
F405_FlightController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000139f0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  08013b80  08013b80  00014b80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013fd4  08013fd4  000152cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013fd4  08013fd4  00014fd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013fdc  08013fdc  000152cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013fdc  08013fdc  00014fdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013fe0  08013fe0  00014fe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002cc  20000000  08013fe4  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000152cc  2**0
                  CONTENTS
 10 .bss          00002b2c  200002cc  200002cc  000152cc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002df8  20002df8  000152cc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000152cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021499  00000000  00000000  000152fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000557f  00000000  00000000  00036795  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b48  00000000  00000000  0003bd18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014df  00000000  00000000  0003d860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026ad2  00000000  00000000  0003ed3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024e6f  00000000  00000000  00065811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6fb5  00000000  00000000  0008a680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00161635  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008158  00000000  00000000  00161678  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  001697d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002cc 	.word	0x200002cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013b68 	.word	0x08013b68

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002d0 	.word	0x200002d0
 80001cc:	08013b68 	.word	0x08013b68

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b988 	b.w	8000f90 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	468e      	mov	lr, r1
 8000ca0:	4604      	mov	r4, r0
 8000ca2:	4688      	mov	r8, r1
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d14a      	bne.n	8000d3e <__udivmoddi4+0xa6>
 8000ca8:	428a      	cmp	r2, r1
 8000caa:	4617      	mov	r7, r2
 8000cac:	d962      	bls.n	8000d74 <__udivmoddi4+0xdc>
 8000cae:	fab2 f682 	clz	r6, r2
 8000cb2:	b14e      	cbz	r6, 8000cc8 <__udivmoddi4+0x30>
 8000cb4:	f1c6 0320 	rsb	r3, r6, #32
 8000cb8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cbc:	fa20 f303 	lsr.w	r3, r0, r3
 8000cc0:	40b7      	lsls	r7, r6
 8000cc2:	ea43 0808 	orr.w	r8, r3, r8
 8000cc6:	40b4      	lsls	r4, r6
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	fa1f fc87 	uxth.w	ip, r7
 8000cd0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cd4:	0c23      	lsrs	r3, r4, #16
 8000cd6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cda:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cde:	fb01 f20c 	mul.w	r2, r1, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d909      	bls.n	8000cfa <__udivmoddi4+0x62>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cec:	f080 80ea 	bcs.w	8000ec4 <__udivmoddi4+0x22c>
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	f240 80e7 	bls.w	8000ec4 <__udivmoddi4+0x22c>
 8000cf6:	3902      	subs	r1, #2
 8000cf8:	443b      	add	r3, r7
 8000cfa:	1a9a      	subs	r2, r3, r2
 8000cfc:	b2a3      	uxth	r3, r4
 8000cfe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d02:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d0e:	459c      	cmp	ip, r3
 8000d10:	d909      	bls.n	8000d26 <__udivmoddi4+0x8e>
 8000d12:	18fb      	adds	r3, r7, r3
 8000d14:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d18:	f080 80d6 	bcs.w	8000ec8 <__udivmoddi4+0x230>
 8000d1c:	459c      	cmp	ip, r3
 8000d1e:	f240 80d3 	bls.w	8000ec8 <__udivmoddi4+0x230>
 8000d22:	443b      	add	r3, r7
 8000d24:	3802      	subs	r0, #2
 8000d26:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d2a:	eba3 030c 	sub.w	r3, r3, ip
 8000d2e:	2100      	movs	r1, #0
 8000d30:	b11d      	cbz	r5, 8000d3a <__udivmoddi4+0xa2>
 8000d32:	40f3      	lsrs	r3, r6
 8000d34:	2200      	movs	r2, #0
 8000d36:	e9c5 3200 	strd	r3, r2, [r5]
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d905      	bls.n	8000d4e <__udivmoddi4+0xb6>
 8000d42:	b10d      	cbz	r5, 8000d48 <__udivmoddi4+0xb0>
 8000d44:	e9c5 0100 	strd	r0, r1, [r5]
 8000d48:	2100      	movs	r1, #0
 8000d4a:	4608      	mov	r0, r1
 8000d4c:	e7f5      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000d4e:	fab3 f183 	clz	r1, r3
 8000d52:	2900      	cmp	r1, #0
 8000d54:	d146      	bne.n	8000de4 <__udivmoddi4+0x14c>
 8000d56:	4573      	cmp	r3, lr
 8000d58:	d302      	bcc.n	8000d60 <__udivmoddi4+0xc8>
 8000d5a:	4282      	cmp	r2, r0
 8000d5c:	f200 8105 	bhi.w	8000f6a <__udivmoddi4+0x2d2>
 8000d60:	1a84      	subs	r4, r0, r2
 8000d62:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d66:	2001      	movs	r0, #1
 8000d68:	4690      	mov	r8, r2
 8000d6a:	2d00      	cmp	r5, #0
 8000d6c:	d0e5      	beq.n	8000d3a <__udivmoddi4+0xa2>
 8000d6e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d72:	e7e2      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000d74:	2a00      	cmp	r2, #0
 8000d76:	f000 8090 	beq.w	8000e9a <__udivmoddi4+0x202>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	f040 80a4 	bne.w	8000ecc <__udivmoddi4+0x234>
 8000d84:	1a8a      	subs	r2, r1, r2
 8000d86:	0c03      	lsrs	r3, r0, #16
 8000d88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8c:	b280      	uxth	r0, r0
 8000d8e:	b2bc      	uxth	r4, r7
 8000d90:	2101      	movs	r1, #1
 8000d92:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d96:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d9e:	fb04 f20c 	mul.w	r2, r4, ip
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x11e>
 8000da6:	18fb      	adds	r3, r7, r3
 8000da8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dac:	d202      	bcs.n	8000db4 <__udivmoddi4+0x11c>
 8000dae:	429a      	cmp	r2, r3
 8000db0:	f200 80e0 	bhi.w	8000f74 <__udivmoddi4+0x2dc>
 8000db4:	46c4      	mov	ip, r8
 8000db6:	1a9b      	subs	r3, r3, r2
 8000db8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dbc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000dc0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000dc4:	fb02 f404 	mul.w	r4, r2, r4
 8000dc8:	429c      	cmp	r4, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x144>
 8000dcc:	18fb      	adds	r3, r7, r3
 8000dce:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x142>
 8000dd4:	429c      	cmp	r4, r3
 8000dd6:	f200 80ca 	bhi.w	8000f6e <__udivmoddi4+0x2d6>
 8000dda:	4602      	mov	r2, r0
 8000ddc:	1b1b      	subs	r3, r3, r4
 8000dde:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000de2:	e7a5      	b.n	8000d30 <__udivmoddi4+0x98>
 8000de4:	f1c1 0620 	rsb	r6, r1, #32
 8000de8:	408b      	lsls	r3, r1
 8000dea:	fa22 f706 	lsr.w	r7, r2, r6
 8000dee:	431f      	orrs	r7, r3
 8000df0:	fa0e f401 	lsl.w	r4, lr, r1
 8000df4:	fa20 f306 	lsr.w	r3, r0, r6
 8000df8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dfc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e00:	4323      	orrs	r3, r4
 8000e02:	fa00 f801 	lsl.w	r8, r0, r1
 8000e06:	fa1f fc87 	uxth.w	ip, r7
 8000e0a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e0e:	0c1c      	lsrs	r4, r3, #16
 8000e10:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e14:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e18:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e1c:	45a6      	cmp	lr, r4
 8000e1e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e22:	d909      	bls.n	8000e38 <__udivmoddi4+0x1a0>
 8000e24:	193c      	adds	r4, r7, r4
 8000e26:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e2a:	f080 809c 	bcs.w	8000f66 <__udivmoddi4+0x2ce>
 8000e2e:	45a6      	cmp	lr, r4
 8000e30:	f240 8099 	bls.w	8000f66 <__udivmoddi4+0x2ce>
 8000e34:	3802      	subs	r0, #2
 8000e36:	443c      	add	r4, r7
 8000e38:	eba4 040e 	sub.w	r4, r4, lr
 8000e3c:	fa1f fe83 	uxth.w	lr, r3
 8000e40:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e44:	fb09 4413 	mls	r4, r9, r3, r4
 8000e48:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e4c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e50:	45a4      	cmp	ip, r4
 8000e52:	d908      	bls.n	8000e66 <__udivmoddi4+0x1ce>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e5a:	f080 8082 	bcs.w	8000f62 <__udivmoddi4+0x2ca>
 8000e5e:	45a4      	cmp	ip, r4
 8000e60:	d97f      	bls.n	8000f62 <__udivmoddi4+0x2ca>
 8000e62:	3b02      	subs	r3, #2
 8000e64:	443c      	add	r4, r7
 8000e66:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e6a:	eba4 040c 	sub.w	r4, r4, ip
 8000e6e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e72:	4564      	cmp	r4, ip
 8000e74:	4673      	mov	r3, lr
 8000e76:	46e1      	mov	r9, ip
 8000e78:	d362      	bcc.n	8000f40 <__udivmoddi4+0x2a8>
 8000e7a:	d05f      	beq.n	8000f3c <__udivmoddi4+0x2a4>
 8000e7c:	b15d      	cbz	r5, 8000e96 <__udivmoddi4+0x1fe>
 8000e7e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e82:	eb64 0409 	sbc.w	r4, r4, r9
 8000e86:	fa04 f606 	lsl.w	r6, r4, r6
 8000e8a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e8e:	431e      	orrs	r6, r3
 8000e90:	40cc      	lsrs	r4, r1
 8000e92:	e9c5 6400 	strd	r6, r4, [r5]
 8000e96:	2100      	movs	r1, #0
 8000e98:	e74f      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000e9a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e9e:	0c01      	lsrs	r1, r0, #16
 8000ea0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ea4:	b280      	uxth	r0, r0
 8000ea6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eaa:	463b      	mov	r3, r7
 8000eac:	4638      	mov	r0, r7
 8000eae:	463c      	mov	r4, r7
 8000eb0:	46b8      	mov	r8, r7
 8000eb2:	46be      	mov	lr, r7
 8000eb4:	2620      	movs	r6, #32
 8000eb6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eba:	eba2 0208 	sub.w	r2, r2, r8
 8000ebe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ec2:	e766      	b.n	8000d92 <__udivmoddi4+0xfa>
 8000ec4:	4601      	mov	r1, r0
 8000ec6:	e718      	b.n	8000cfa <__udivmoddi4+0x62>
 8000ec8:	4610      	mov	r0, r2
 8000eca:	e72c      	b.n	8000d26 <__udivmoddi4+0x8e>
 8000ecc:	f1c6 0220 	rsb	r2, r6, #32
 8000ed0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ed4:	40b7      	lsls	r7, r6
 8000ed6:	40b1      	lsls	r1, r6
 8000ed8:	fa20 f202 	lsr.w	r2, r0, r2
 8000edc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ee0:	430a      	orrs	r2, r1
 8000ee2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ee6:	b2bc      	uxth	r4, r7
 8000ee8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000eec:	0c11      	lsrs	r1, r2, #16
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb08 f904 	mul.w	r9, r8, r4
 8000ef6:	40b0      	lsls	r0, r6
 8000ef8:	4589      	cmp	r9, r1
 8000efa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000efe:	b280      	uxth	r0, r0
 8000f00:	d93e      	bls.n	8000f80 <__udivmoddi4+0x2e8>
 8000f02:	1879      	adds	r1, r7, r1
 8000f04:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f08:	d201      	bcs.n	8000f0e <__udivmoddi4+0x276>
 8000f0a:	4589      	cmp	r9, r1
 8000f0c:	d81f      	bhi.n	8000f4e <__udivmoddi4+0x2b6>
 8000f0e:	eba1 0109 	sub.w	r1, r1, r9
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fb09 f804 	mul.w	r8, r9, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	b292      	uxth	r2, r2
 8000f20:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f24:	4542      	cmp	r2, r8
 8000f26:	d229      	bcs.n	8000f7c <__udivmoddi4+0x2e4>
 8000f28:	18ba      	adds	r2, r7, r2
 8000f2a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f2e:	d2c4      	bcs.n	8000eba <__udivmoddi4+0x222>
 8000f30:	4542      	cmp	r2, r8
 8000f32:	d2c2      	bcs.n	8000eba <__udivmoddi4+0x222>
 8000f34:	f1a9 0102 	sub.w	r1, r9, #2
 8000f38:	443a      	add	r2, r7
 8000f3a:	e7be      	b.n	8000eba <__udivmoddi4+0x222>
 8000f3c:	45f0      	cmp	r8, lr
 8000f3e:	d29d      	bcs.n	8000e7c <__udivmoddi4+0x1e4>
 8000f40:	ebbe 0302 	subs.w	r3, lr, r2
 8000f44:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f48:	3801      	subs	r0, #1
 8000f4a:	46e1      	mov	r9, ip
 8000f4c:	e796      	b.n	8000e7c <__udivmoddi4+0x1e4>
 8000f4e:	eba7 0909 	sub.w	r9, r7, r9
 8000f52:	4449      	add	r1, r9
 8000f54:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f58:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f5c:	fb09 f804 	mul.w	r8, r9, r4
 8000f60:	e7db      	b.n	8000f1a <__udivmoddi4+0x282>
 8000f62:	4673      	mov	r3, lr
 8000f64:	e77f      	b.n	8000e66 <__udivmoddi4+0x1ce>
 8000f66:	4650      	mov	r0, sl
 8000f68:	e766      	b.n	8000e38 <__udivmoddi4+0x1a0>
 8000f6a:	4608      	mov	r0, r1
 8000f6c:	e6fd      	b.n	8000d6a <__udivmoddi4+0xd2>
 8000f6e:	443b      	add	r3, r7
 8000f70:	3a02      	subs	r2, #2
 8000f72:	e733      	b.n	8000ddc <__udivmoddi4+0x144>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	443b      	add	r3, r7
 8000f7a:	e71c      	b.n	8000db6 <__udivmoddi4+0x11e>
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	e79c      	b.n	8000eba <__udivmoddi4+0x222>
 8000f80:	eba1 0109 	sub.w	r1, r1, r9
 8000f84:	46c4      	mov	ip, r8
 8000f86:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f8a:	fb09 f804 	mul.w	r8, r9, r4
 8000f8e:	e7c4      	b.n	8000f1a <__udivmoddi4+0x282>

08000f90 <__aeabi_idiv0>:
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop

08000f94 <Check_valid_Frame>:
//    uint8_t data[MAX_PAYLOAD];
//    uint8_t CRC_val;
//}__attribute__((packed)) CrsF_Frame;


bool Check_valid_Frame(CrsF_Frame *frame){
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
    if(frame->header != CRSF_HEADER){
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	2bc8      	cmp	r3, #200	@ 0xc8
 8000fa2:	d001      	beq.n	8000fa8 <Check_valid_Frame+0x14>
//        CDC_Transmit_FS((uint8_t *)"Invalid header", 16);
        return false;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	e01d      	b.n	8000fe4 <Check_valid_Frame+0x50>
    }
    if(frame ->length <2 || frame ->length > (MAX_PAYLOAD+2)){
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	785b      	ldrb	r3, [r3, #1]
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d903      	bls.n	8000fb8 <Check_valid_Frame+0x24>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	785b      	ldrb	r3, [r3, #1]
 8000fb4:	2b18      	cmp	r3, #24
 8000fb6:	d901      	bls.n	8000fbc <Check_valid_Frame+0x28>
//        CDC_Transmit_FS((uint8_t *)"Invalid length", 14);
        return false;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	e013      	b.n	8000fe4 <Check_valid_Frame+0x50>
    }
    uint8_t calCRC = getCRC8(&frame->type , (frame->length)-1);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	1c9a      	adds	r2, r3, #2
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	785b      	ldrb	r3, [r3, #1]
 8000fc4:	3b01      	subs	r3, #1
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4610      	mov	r0, r2
 8000fcc:	f000 f97a 	bl	80012c4 <getCRC8>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	73fb      	strb	r3, [r7, #15]
    if(calCRC != frame->CRC_val){
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	7e5b      	ldrb	r3, [r3, #25]
 8000fd8:	7bfa      	ldrb	r2, [r7, #15]
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d001      	beq.n	8000fe2 <Check_valid_Frame+0x4e>
//        CDC_Transmit_FS((uint8_t *)"Invalid CRC", 12);
        return false;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	e000      	b.n	8000fe4 <Check_valid_Frame+0x50>
    }
    return true;
 8000fe2:	2301      	movs	r3, #1
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3710      	adds	r7, #16
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}

08000fec <Payload_CRsF>:
    }
    frame->CRC_val = getCRC8(&frame->type, (frame->length)-1);
}

//X l payload vi 16 knh iu khin
void Payload_CRsF(uint8_t* data){
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
    CRsFChannel[0] = ((data[0]    | data[1] <<8)                     & 0x07FF);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	b21a      	sxth	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	b21b      	sxth	r3, r3
 8001002:	021b      	lsls	r3, r3, #8
 8001004:	b21b      	sxth	r3, r3
 8001006:	4313      	orrs	r3, r2
 8001008:	b21b      	sxth	r3, r3
 800100a:	b29b      	uxth	r3, r3
 800100c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001010:	b29a      	uxth	r2, r3
 8001012:	4b9a      	ldr	r3, [pc, #616]	@ (800127c <Payload_CRsF+0x290>)
 8001014:	801a      	strh	r2, [r3, #0]
    CRsFChannel[1] = ((data[1] >>3 | data[2] <<5)                     & 0x07FF);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	3301      	adds	r3, #1
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	08db      	lsrs	r3, r3, #3
 800101e:	b2db      	uxtb	r3, r3
 8001020:	b21a      	sxth	r2, r3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	3302      	adds	r3, #2
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	b21b      	sxth	r3, r3
 800102a:	015b      	lsls	r3, r3, #5
 800102c:	b21b      	sxth	r3, r3
 800102e:	4313      	orrs	r3, r2
 8001030:	b21b      	sxth	r3, r3
 8001032:	b29b      	uxth	r3, r3
 8001034:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001038:	b29a      	uxth	r2, r3
 800103a:	4b90      	ldr	r3, [pc, #576]	@ (800127c <Payload_CRsF+0x290>)
 800103c:	805a      	strh	r2, [r3, #2]
    CRsFChannel[2] = ((data[2] >>6 | data[3] <<2 | data[4]<<10)      & 0x07FF);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	3302      	adds	r3, #2
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	099b      	lsrs	r3, r3, #6
 8001046:	b2db      	uxtb	r3, r3
 8001048:	b21a      	sxth	r2, r3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	3303      	adds	r3, #3
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	b21b      	sxth	r3, r3
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	b21b      	sxth	r3, r3
 8001056:	4313      	orrs	r3, r2
 8001058:	b21a      	sxth	r2, r3
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	3304      	adds	r3, #4
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	b21b      	sxth	r3, r3
 8001062:	029b      	lsls	r3, r3, #10
 8001064:	b21b      	sxth	r3, r3
 8001066:	4313      	orrs	r3, r2
 8001068:	b21b      	sxth	r3, r3
 800106a:	b29b      	uxth	r3, r3
 800106c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001070:	b29a      	uxth	r2, r3
 8001072:	4b82      	ldr	r3, [pc, #520]	@ (800127c <Payload_CRsF+0x290>)
 8001074:	809a      	strh	r2, [r3, #4]
    CRsFChannel[3] = ((data[4] >>1 | data[5] <<7)                     & 0x07FF);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	3304      	adds	r3, #4
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	085b      	lsrs	r3, r3, #1
 800107e:	b2db      	uxtb	r3, r3
 8001080:	b21a      	sxth	r2, r3
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	3305      	adds	r3, #5
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	b21b      	sxth	r3, r3
 800108a:	01db      	lsls	r3, r3, #7
 800108c:	b21b      	sxth	r3, r3
 800108e:	4313      	orrs	r3, r2
 8001090:	b21b      	sxth	r3, r3
 8001092:	b29b      	uxth	r3, r3
 8001094:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001098:	b29a      	uxth	r2, r3
 800109a:	4b78      	ldr	r3, [pc, #480]	@ (800127c <Payload_CRsF+0x290>)
 800109c:	80da      	strh	r2, [r3, #6]
    CRsFChannel[4] = ((data[5] >>4 | data[6] <<4)                     & 0x07FF);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	3305      	adds	r3, #5
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	091b      	lsrs	r3, r3, #4
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	b21a      	sxth	r2, r3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	3306      	adds	r3, #6
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	b21b      	sxth	r3, r3
 80010b2:	011b      	lsls	r3, r3, #4
 80010b4:	b21b      	sxth	r3, r3
 80010b6:	4313      	orrs	r3, r2
 80010b8:	b21b      	sxth	r3, r3
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010c0:	b29a      	uxth	r2, r3
 80010c2:	4b6e      	ldr	r3, [pc, #440]	@ (800127c <Payload_CRsF+0x290>)
 80010c4:	811a      	strh	r2, [r3, #8]
    CRsFChannel[5] = ((data[6] >>7 | data[7] <<1 | data[8]<<9)       & 0x07FF);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	3306      	adds	r3, #6
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	09db      	lsrs	r3, r3, #7
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	b21a      	sxth	r2, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	3307      	adds	r3, #7
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	b21b      	sxth	r3, r3
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	b21b      	sxth	r3, r3
 80010de:	4313      	orrs	r3, r2
 80010e0:	b21a      	sxth	r2, r3
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	3308      	adds	r3, #8
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	b21b      	sxth	r3, r3
 80010ea:	025b      	lsls	r3, r3, #9
 80010ec:	b21b      	sxth	r3, r3
 80010ee:	4313      	orrs	r3, r2
 80010f0:	b21b      	sxth	r3, r3
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010f8:	b29a      	uxth	r2, r3
 80010fa:	4b60      	ldr	r3, [pc, #384]	@ (800127c <Payload_CRsF+0x290>)
 80010fc:	815a      	strh	r2, [r3, #10]
    CRsFChannel[6] = ((data[8] >>2 | data[9] <<6)                    & 0x07FF);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3308      	adds	r3, #8
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	089b      	lsrs	r3, r3, #2
 8001106:	b2db      	uxtb	r3, r3
 8001108:	b21a      	sxth	r2, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	3309      	adds	r3, #9
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	b21b      	sxth	r3, r3
 8001112:	019b      	lsls	r3, r3, #6
 8001114:	b21b      	sxth	r3, r3
 8001116:	4313      	orrs	r3, r2
 8001118:	b21b      	sxth	r3, r3
 800111a:	b29b      	uxth	r3, r3
 800111c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001120:	b29a      	uxth	r2, r3
 8001122:	4b56      	ldr	r3, [pc, #344]	@ (800127c <Payload_CRsF+0x290>)
 8001124:	819a      	strh	r2, [r3, #12]
    CRsFChannel[7] = ((data[9] >>5 | data[10] <<3)                   & 0x07FF);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	3309      	adds	r3, #9
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	095b      	lsrs	r3, r3, #5
 800112e:	b2db      	uxtb	r3, r3
 8001130:	b21a      	sxth	r2, r3
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	330a      	adds	r3, #10
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	b21b      	sxth	r3, r3
 800113a:	00db      	lsls	r3, r3, #3
 800113c:	b21b      	sxth	r3, r3
 800113e:	4313      	orrs	r3, r2
 8001140:	b21b      	sxth	r3, r3
 8001142:	b29b      	uxth	r3, r3
 8001144:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001148:	b29a      	uxth	r2, r3
 800114a:	4b4c      	ldr	r3, [pc, #304]	@ (800127c <Payload_CRsF+0x290>)
 800114c:	81da      	strh	r2, [r3, #14]
    CRsFChannel[8] = ((data[11]   | data[12] <<8)                    & 0x07FF);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	330b      	adds	r3, #11
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	b21a      	sxth	r2, r3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	330c      	adds	r3, #12
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	b21b      	sxth	r3, r3
 800115e:	021b      	lsls	r3, r3, #8
 8001160:	b21b      	sxth	r3, r3
 8001162:	4313      	orrs	r3, r2
 8001164:	b21b      	sxth	r3, r3
 8001166:	b29b      	uxth	r3, r3
 8001168:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800116c:	b29a      	uxth	r2, r3
 800116e:	4b43      	ldr	r3, [pc, #268]	@ (800127c <Payload_CRsF+0x290>)
 8001170:	821a      	strh	r2, [r3, #16]
    CRsFChannel[9] = ((data[12] >>3 | data[13] <<5)                  & 0x07FF);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	330c      	adds	r3, #12
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	08db      	lsrs	r3, r3, #3
 800117a:	b2db      	uxtb	r3, r3
 800117c:	b21a      	sxth	r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	330d      	adds	r3, #13
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	b21b      	sxth	r3, r3
 8001186:	015b      	lsls	r3, r3, #5
 8001188:	b21b      	sxth	r3, r3
 800118a:	4313      	orrs	r3, r2
 800118c:	b21b      	sxth	r3, r3
 800118e:	b29b      	uxth	r3, r3
 8001190:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001194:	b29a      	uxth	r2, r3
 8001196:	4b39      	ldr	r3, [pc, #228]	@ (800127c <Payload_CRsF+0x290>)
 8001198:	825a      	strh	r2, [r3, #18]
    CRsFChannel[10] = ((data[13] >>6 | data[14] <<2 | data[15] <<10) & 0x07FF);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	330d      	adds	r3, #13
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	099b      	lsrs	r3, r3, #6
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	b21a      	sxth	r2, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	330e      	adds	r3, #14
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	b21b      	sxth	r3, r3
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	b21b      	sxth	r3, r3
 80011b2:	4313      	orrs	r3, r2
 80011b4:	b21a      	sxth	r2, r3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	330f      	adds	r3, #15
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	b21b      	sxth	r3, r3
 80011be:	029b      	lsls	r3, r3, #10
 80011c0:	b21b      	sxth	r3, r3
 80011c2:	4313      	orrs	r3, r2
 80011c4:	b21b      	sxth	r3, r3
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011cc:	b29a      	uxth	r2, r3
 80011ce:	4b2b      	ldr	r3, [pc, #172]	@ (800127c <Payload_CRsF+0x290>)
 80011d0:	829a      	strh	r2, [r3, #20]
    CRsFChannel[11] = ((data[15] >>1 | data[16] <<7)                 & 0x07FF);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	330f      	adds	r3, #15
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	085b      	lsrs	r3, r3, #1
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	b21a      	sxth	r2, r3
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	3310      	adds	r3, #16
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	b21b      	sxth	r3, r3
 80011e6:	01db      	lsls	r3, r3, #7
 80011e8:	b21b      	sxth	r3, r3
 80011ea:	4313      	orrs	r3, r2
 80011ec:	b21b      	sxth	r3, r3
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011f4:	b29a      	uxth	r2, r3
 80011f6:	4b21      	ldr	r3, [pc, #132]	@ (800127c <Payload_CRsF+0x290>)
 80011f8:	82da      	strh	r2, [r3, #22]
    CRsFChannel[12] = ((data[16] >>4 | data[17] <<4)                 & 0x07FF);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	3310      	adds	r3, #16
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	091b      	lsrs	r3, r3, #4
 8001202:	b2db      	uxtb	r3, r3
 8001204:	b21a      	sxth	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	3311      	adds	r3, #17
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	b21b      	sxth	r3, r3
 800120e:	011b      	lsls	r3, r3, #4
 8001210:	b21b      	sxth	r3, r3
 8001212:	4313      	orrs	r3, r2
 8001214:	b21b      	sxth	r3, r3
 8001216:	b29b      	uxth	r3, r3
 8001218:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800121c:	b29a      	uxth	r2, r3
 800121e:	4b17      	ldr	r3, [pc, #92]	@ (800127c <Payload_CRsF+0x290>)
 8001220:	831a      	strh	r2, [r3, #24]
    CRsFChannel[13] = ((data[17] >>7 | data[18] <<1 | data[19] <<9)  & 0x07FF);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	3311      	adds	r3, #17
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	09db      	lsrs	r3, r3, #7
 800122a:	b2db      	uxtb	r3, r3
 800122c:	b21a      	sxth	r2, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	3312      	adds	r3, #18
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	b21b      	sxth	r3, r3
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	b21b      	sxth	r3, r3
 800123a:	4313      	orrs	r3, r2
 800123c:	b21a      	sxth	r2, r3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	3313      	adds	r3, #19
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	b21b      	sxth	r3, r3
 8001246:	025b      	lsls	r3, r3, #9
 8001248:	b21b      	sxth	r3, r3
 800124a:	4313      	orrs	r3, r2
 800124c:	b21b      	sxth	r3, r3
 800124e:	b29b      	uxth	r3, r3
 8001250:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001254:	b29a      	uxth	r2, r3
 8001256:	4b09      	ldr	r3, [pc, #36]	@ (800127c <Payload_CRsF+0x290>)
 8001258:	835a      	strh	r2, [r3, #26]
    CRsFChannel[14] = ((data[19] >>2 | data[20] <<6)                 & 0x07FF);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	3313      	adds	r3, #19
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	089b      	lsrs	r3, r3, #2
 8001262:	b2db      	uxtb	r3, r3
 8001264:	b21a      	sxth	r2, r3
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	3314      	adds	r3, #20
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	b21b      	sxth	r3, r3
 800126e:	019b      	lsls	r3, r3, #6
 8001270:	b21b      	sxth	r3, r3
 8001272:	4313      	orrs	r3, r2
 8001274:	b21b      	sxth	r3, r3
 8001276:	b29b      	uxth	r3, r3
 8001278:	e002      	b.n	8001280 <Payload_CRsF+0x294>
 800127a:	bf00      	nop
 800127c:	200002e8 	.word	0x200002e8
 8001280:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001284:	b29a      	uxth	r2, r3
 8001286:	4b0e      	ldr	r3, [pc, #56]	@ (80012c0 <Payload_CRsF+0x2d4>)
 8001288:	839a      	strh	r2, [r3, #28]
    CRsFChannel[15] = ((data[20] >>5 | data[21] <<3)                 & 0x07FF);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	3314      	adds	r3, #20
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	095b      	lsrs	r3, r3, #5
 8001292:	b2db      	uxtb	r3, r3
 8001294:	b21a      	sxth	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	3315      	adds	r3, #21
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	b21b      	sxth	r3, r3
 800129e:	00db      	lsls	r3, r3, #3
 80012a0:	b21b      	sxth	r3, r3
 80012a2:	4313      	orrs	r3, r2
 80012a4:	b21b      	sxth	r3, r3
 80012a6:	b29b      	uxth	r3, r3
 80012a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80012ac:	b29a      	uxth	r2, r3
 80012ae:	4b04      	ldr	r3, [pc, #16]	@ (80012c0 <Payload_CRsF+0x2d4>)
 80012b0:	83da      	strh	r2, [r3, #30]
}
 80012b2:	bf00      	nop
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	200002e8 	.word	0x200002e8

080012c4 <getCRC8>:

//CRC8
 uint8_t getCRC8(uint8_t *buf, uint8_t size)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b087      	sub	sp, #28
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	460b      	mov	r3, r1
 80012ce:	70fb      	strb	r3, [r7, #3]
    uint8_t crc8 = 0x00;
 80012d0:	2300      	movs	r3, #0
 80012d2:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < size; i++)
 80012d4:	2300      	movs	r3, #0
 80012d6:	613b      	str	r3, [r7, #16]
 80012d8:	e022      	b.n	8001320 <getCRC8+0x5c>
    {
        crc8 ^= buf[i];
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	687a      	ldr	r2, [r7, #4]
 80012de:	4413      	add	r3, r2
 80012e0:	781a      	ldrb	r2, [r3, #0]
 80012e2:	7dfb      	ldrb	r3, [r7, #23]
 80012e4:	4053      	eors	r3, r2
 80012e6:	75fb      	strb	r3, [r7, #23]

        for (int j = 0; j < 8; j++)
 80012e8:	2300      	movs	r3, #0
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	e012      	b.n	8001314 <getCRC8+0x50>
        {
            if (crc8 & 0x80)
 80012ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	da08      	bge.n	8001308 <getCRC8+0x44>
            {
                crc8 <<= 1;
 80012f6:	7dfb      	ldrb	r3, [r7, #23]
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	75fb      	strb	r3, [r7, #23]
                crc8 ^= CRSF_CRC_POLY;
 80012fc:	7dfb      	ldrb	r3, [r7, #23]
 80012fe:	f083 032a 	eor.w	r3, r3, #42	@ 0x2a
 8001302:	43db      	mvns	r3, r3
 8001304:	75fb      	strb	r3, [r7, #23]
 8001306:	e002      	b.n	800130e <getCRC8+0x4a>
            }
            else
            {
                crc8 <<= 1;
 8001308:	7dfb      	ldrb	r3, [r7, #23]
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	75fb      	strb	r3, [r7, #23]
        for (int j = 0; j < 8; j++)
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	3301      	adds	r3, #1
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2b07      	cmp	r3, #7
 8001318:	dde9      	ble.n	80012ee <getCRC8+0x2a>
    for (int i = 0; i < size; i++)
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	3301      	adds	r3, #1
 800131e:	613b      	str	r3, [r7, #16]
 8001320:	78fb      	ldrb	r3, [r7, #3]
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	429a      	cmp	r2, r3
 8001326:	dbd8      	blt.n	80012da <getCRC8+0x16>
            }
        }
    }
    return crc8;
 8001328:	7dfb      	ldrb	r3, [r7, #23]
}
 800132a:	4618      	mov	r0, r3
 800132c:	371c      	adds	r7, #28
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
	...

08001338 <Check_Status>:
//    Wait_CRC,
//}CRsF_Status;



bool Check_Status(uint8_t byte , CrsF_Frame* frame){
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	6039      	str	r1, [r7, #0]
 8001342:	71fb      	strb	r3, [r7, #7]
    switch(status){
 8001344:	4b3c      	ldr	r3, [pc, #240]	@ (8001438 <Check_Status+0x100>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b04      	cmp	r3, #4
 800134a:	d86f      	bhi.n	800142c <Check_Status+0xf4>
 800134c:	a201      	add	r2, pc, #4	@ (adr r2, 8001354 <Check_Status+0x1c>)
 800134e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001352:	bf00      	nop
 8001354:	08001369 	.word	0x08001369
 8001358:	08001383 	.word	0x08001383
 800135c:	080013b1 	.word	0x080013b1
 8001360:	080013d5 	.word	0x080013d5
 8001364:	08001401 	.word	0x08001401
        case Wait_Header:
            if(byte == CRSF_HEADER){
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	2bc8      	cmp	r3, #200	@ 0xc8
 800136c:	d15b      	bne.n	8001426 <Check_Status+0xee>
                frame_buff[0] = byte;
 800136e:	4a33      	ldr	r2, [pc, #204]	@ (800143c <Check_Status+0x104>)
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	7013      	strb	r3, [r2, #0]
                frame_index = 1;
 8001374:	4b32      	ldr	r3, [pc, #200]	@ (8001440 <Check_Status+0x108>)
 8001376:	2201      	movs	r2, #1
 8001378:	701a      	strb	r2, [r3, #0]
                status = Wait_Length;
 800137a:	4b2f      	ldr	r3, [pc, #188]	@ (8001438 <Check_Status+0x100>)
 800137c:	2201      	movs	r2, #1
 800137e:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001380:	e051      	b.n	8001426 <Check_Status+0xee>

        case Wait_Length:
            if(byte >=2 && byte <= (MAX_PAYLOAD+2)){
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	2b01      	cmp	r3, #1
 8001386:	d90f      	bls.n	80013a8 <Check_Status+0x70>
 8001388:	79fb      	ldrb	r3, [r7, #7]
 800138a:	2b18      	cmp	r3, #24
 800138c:	d80c      	bhi.n	80013a8 <Check_Status+0x70>
                frame_buff[1] = byte;
 800138e:	4a2b      	ldr	r2, [pc, #172]	@ (800143c <Check_Status+0x104>)
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	7053      	strb	r3, [r2, #1]
                expected_length = byte;
 8001394:	4a2b      	ldr	r2, [pc, #172]	@ (8001444 <Check_Status+0x10c>)
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	7013      	strb	r3, [r2, #0]
                frame_index = 2;
 800139a:	4b29      	ldr	r3, [pc, #164]	@ (8001440 <Check_Status+0x108>)
 800139c:	2202      	movs	r2, #2
 800139e:	701a      	strb	r2, [r3, #0]
                status = Wait_Type;
 80013a0:	4b25      	ldr	r3, [pc, #148]	@ (8001438 <Check_Status+0x100>)
 80013a2:	2202      	movs	r2, #2
 80013a4:	701a      	strb	r2, [r3, #0]
            }else{
                status = Wait_Header;
            }
            break;
 80013a6:	e041      	b.n	800142c <Check_Status+0xf4>
                status = Wait_Header;
 80013a8:	4b23      	ldr	r3, [pc, #140]	@ (8001438 <Check_Status+0x100>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	701a      	strb	r2, [r3, #0]
            break;
 80013ae:	e03d      	b.n	800142c <Check_Status+0xf4>

        case Wait_Type:
            frame_buff[2] = byte;
 80013b0:	4a22      	ldr	r2, [pc, #136]	@ (800143c <Check_Status+0x104>)
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	7093      	strb	r3, [r2, #2]
            frame_index = 3;
 80013b6:	4b22      	ldr	r3, [pc, #136]	@ (8001440 <Check_Status+0x108>)
 80013b8:	2203      	movs	r2, #3
 80013ba:	701a      	strb	r2, [r3, #0]
            if(expected_length ==2){
 80013bc:	4b21      	ldr	r3, [pc, #132]	@ (8001444 <Check_Status+0x10c>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b02      	cmp	r3, #2
 80013c2:	d103      	bne.n	80013cc <Check_Status+0x94>
                status = Wait_CRC;
 80013c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001438 <Check_Status+0x100>)
 80013c6:	2204      	movs	r2, #4
 80013c8:	701a      	strb	r2, [r3, #0]
            }else{
                status = Wait_PayLoad;
            }
            break;
 80013ca:	e02f      	b.n	800142c <Check_Status+0xf4>
                status = Wait_PayLoad;
 80013cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001438 <Check_Status+0x100>)
 80013ce:	2203      	movs	r2, #3
 80013d0:	701a      	strb	r2, [r3, #0]
            break;
 80013d2:	e02b      	b.n	800142c <Check_Status+0xf4>

        case Wait_PayLoad:
            frame_buff[frame_index] = byte;
 80013d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001440 <Check_Status+0x108>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	4619      	mov	r1, r3
 80013da:	4a18      	ldr	r2, [pc, #96]	@ (800143c <Check_Status+0x104>)
 80013dc:	79fb      	ldrb	r3, [r7, #7]
 80013de:	5453      	strb	r3, [r2, r1]
            frame_index++;
 80013e0:	4b17      	ldr	r3, [pc, #92]	@ (8001440 <Check_Status+0x108>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	3301      	adds	r3, #1
 80013e6:	b2da      	uxtb	r2, r3
 80013e8:	4b15      	ldr	r3, [pc, #84]	@ (8001440 <Check_Status+0x108>)
 80013ea:	701a      	strb	r2, [r3, #0]
            if(frame_index >= (expected_length + 1)){
 80013ec:	4b15      	ldr	r3, [pc, #84]	@ (8001444 <Check_Status+0x10c>)
 80013ee:	781a      	ldrb	r2, [r3, #0]
 80013f0:	4b13      	ldr	r3, [pc, #76]	@ (8001440 <Check_Status+0x108>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d218      	bcs.n	800142a <Check_Status+0xf2>
                status = Wait_CRC;
 80013f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001438 <Check_Status+0x100>)
 80013fa:	2204      	movs	r2, #4
 80013fc:	701a      	strb	r2, [r3, #0]
            }
            break;
 80013fe:	e014      	b.n	800142a <Check_Status+0xf2>

        case Wait_CRC:
            frame_buff[frame_index] = byte;
 8001400:	4b0f      	ldr	r3, [pc, #60]	@ (8001440 <Check_Status+0x108>)
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	4619      	mov	r1, r3
 8001406:	4a0d      	ldr	r2, [pc, #52]	@ (800143c <Check_Status+0x104>)
 8001408:	79fb      	ldrb	r3, [r7, #7]
 800140a:	5453      	strb	r3, [r2, r1]
            memcpy(frame, frame_buff, (frame_index+1));
 800140c:	4b0c      	ldr	r3, [pc, #48]	@ (8001440 <Check_Status+0x108>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	3301      	adds	r3, #1
 8001412:	461a      	mov	r2, r3
 8001414:	4909      	ldr	r1, [pc, #36]	@ (800143c <Check_Status+0x104>)
 8001416:	6838      	ldr	r0, [r7, #0]
 8001418:	f010 fa4b 	bl	80118b2 <memcpy>
            status = Wait_Header;
 800141c:	4b06      	ldr	r3, [pc, #24]	@ (8001438 <Check_Status+0x100>)
 800141e:	2200      	movs	r2, #0
 8001420:	701a      	strb	r2, [r3, #0]
            return true;
 8001422:	2301      	movs	r3, #1
 8001424:	e003      	b.n	800142e <Check_Status+0xf6>
            break;
 8001426:	bf00      	nop
 8001428:	e000      	b.n	800142c <Check_Status+0xf4>
            break;
 800142a:	bf00      	nop
            break;
    }
    return false;
 800142c:	2300      	movs	r3, #0
}
 800142e:	4618      	mov	r0, r3
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	2000032e 	.word	0x2000032e
 800143c:	20000330 	.word	0x20000330
 8001440:	2000034a 	.word	0x2000034a
 8001444:	2000034b 	.word	0x2000034b

08001448 <map_float>:
float map_float(float x, float in_min, float in_max, float out_min, float out_max) {
 8001448:	b480      	push	{r7}
 800144a:	b087      	sub	sp, #28
 800144c:	af00      	add	r7, sp, #0
 800144e:	ed87 0a05 	vstr	s0, [r7, #20]
 8001452:	edc7 0a04 	vstr	s1, [r7, #16]
 8001456:	ed87 1a03 	vstr	s2, [r7, #12]
 800145a:	edc7 1a02 	vstr	s3, [r7, #8]
 800145e:	ed87 2a01 	vstr	s4, [r7, #4]
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001462:	ed97 7a05 	vldr	s14, [r7, #20]
 8001466:	edd7 7a04 	vldr	s15, [r7, #16]
 800146a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800146e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001472:	edd7 7a02 	vldr	s15, [r7, #8]
 8001476:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800147a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800147e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001482:	edd7 7a04 	vldr	s15, [r7, #16]
 8001486:	ee77 7a67 	vsub.f32	s15, s14, s15
 800148a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800148e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001492:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001496:	eeb0 0a67 	vmov.f32	s0, s15
 800149a:	371c      	adds	r7, #28
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <CRsF_Process>:
void CRsF_Process(CrsF_Frame*frame){
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
    if(frame == NULL){
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	f000 80ad 	beq.w	800160e <CRsF_Process+0x16a>
//        CDC_Transmit_FS((uint8_t*)"Frame NULL", 10);
        return;
    }

    if(!Check_valid_Frame(frame)){
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f7ff fd6d 	bl	8000f94 <Check_valid_Frame>
 80014ba:	4603      	mov	r3, r0
 80014bc:	f083 0301 	eor.w	r3, r3, #1
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	f040 80a5 	bne.w	8001612 <CRsF_Process+0x16e>
//        CDC_Transmit_FS((uint8_t*)"Frame Invalid", 12);
        return;
    }

    uint8_t total_length = frame->length + 2;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	785b      	ldrb	r3, [r3, #1]
 80014cc:	3302      	adds	r3, #2
 80014ce:	72fb      	strb	r3, [r7, #11]
    if(total_length > MAX_FRAME_SIZE){
 80014d0:	7afb      	ldrb	r3, [r7, #11]
 80014d2:	2b1a      	cmp	r3, #26
 80014d4:	f200 809f 	bhi.w	8001616 <CRsF_Process+0x172>
//        CDC_Transmit_FS((uint8_t*)"Frame too long", 14);
        return;
    }

    Data_Frame[0] = frame->header;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	781a      	ldrb	r2, [r3, #0]
 80014dc:	4b50      	ldr	r3, [pc, #320]	@ (8001620 <CRsF_Process+0x17c>)
 80014de:	701a      	strb	r2, [r3, #0]
    Data_Frame[1] = frame->length;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	785a      	ldrb	r2, [r3, #1]
 80014e4:	4b4e      	ldr	r3, [pc, #312]	@ (8001620 <CRsF_Process+0x17c>)
 80014e6:	705a      	strb	r2, [r3, #1]
    Data_Frame[2] = frame->type;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	789a      	ldrb	r2, [r3, #2]
 80014ec:	4b4c      	ldr	r3, [pc, #304]	@ (8001620 <CRsF_Process+0x17c>)
 80014ee:	709a      	strb	r2, [r3, #2]
    uint8_t payload_length = frame->length - 2;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	785b      	ldrb	r3, [r3, #1]
 80014f4:	3b02      	subs	r3, #2
 80014f6:	72bb      	strb	r3, [r7, #10]
    for(int i = 0 ; i<payload_length ; i++){
 80014f8:	2300      	movs	r3, #0
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	e00b      	b.n	8001516 <CRsF_Process+0x72>
        Data_Frame[i+3] = frame->data[i];
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	3303      	adds	r3, #3
 8001502:	6879      	ldr	r1, [r7, #4]
 8001504:	68fa      	ldr	r2, [r7, #12]
 8001506:	440a      	add	r2, r1
 8001508:	3203      	adds	r2, #3
 800150a:	7811      	ldrb	r1, [r2, #0]
 800150c:	4a44      	ldr	r2, [pc, #272]	@ (8001620 <CRsF_Process+0x17c>)
 800150e:	54d1      	strb	r1, [r2, r3]
    for(int i = 0 ; i<payload_length ; i++){
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	3301      	adds	r3, #1
 8001514:	60fb      	str	r3, [r7, #12]
 8001516:	7abb      	ldrb	r3, [r7, #10]
 8001518:	68fa      	ldr	r2, [r7, #12]
 800151a:	429a      	cmp	r2, r3
 800151c:	dbef      	blt.n	80014fe <CRsF_Process+0x5a>
    }
    Data_Frame[3+payload_length] = frame->CRC_val;
 800151e:	7abb      	ldrb	r3, [r7, #10]
 8001520:	3303      	adds	r3, #3
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	7e51      	ldrb	r1, [r2, #25]
 8001526:	4a3e      	ldr	r2, [pc, #248]	@ (8001620 <CRsF_Process+0x17c>)
 8001528:	54d1      	strb	r1, [r2, r3]

    if(frame->type == RC_Channel && payload_length >= 22){
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	789b      	ldrb	r3, [r3, #2]
 800152e:	2b16      	cmp	r3, #22
 8001530:	d107      	bne.n	8001542 <CRsF_Process+0x9e>
 8001532:	7abb      	ldrb	r3, [r7, #10]
 8001534:	2b15      	cmp	r3, #21
 8001536:	d904      	bls.n	8001542 <CRsF_Process+0x9e>
        Payload_CRsF(frame->data);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	3303      	adds	r3, #3
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff fd55 	bl	8000fec <Payload_CRsF>
//			CRsFChannel[CH_ROLL],
//			CRsFChannel[CH_PITCH],
//			CRsFChannel[CH_YAW],
//			CRsFChannel[CH_ARM]);
//    CDC_Transmit_FS((uint8_t*)logbuf, strlen(logbuf));
    ScaledControllerOutput[CH_THROTTLE] = map_float(CRsFChannel[CH_THROTTLE], 174, 1811, 0, 1600);
 8001542:	4b38      	ldr	r3, [pc, #224]	@ (8001624 <CRsF_Process+0x180>)
 8001544:	885b      	ldrh	r3, [r3, #2]
 8001546:	ee07 3a90 	vmov	s15, r3
 800154a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800154e:	ed9f 2a36 	vldr	s4, [pc, #216]	@ 8001628 <CRsF_Process+0x184>
 8001552:	eddf 1a36 	vldr	s3, [pc, #216]	@ 800162c <CRsF_Process+0x188>
 8001556:	ed9f 1a36 	vldr	s2, [pc, #216]	@ 8001630 <CRsF_Process+0x18c>
 800155a:	eddf 0a36 	vldr	s1, [pc, #216]	@ 8001634 <CRsF_Process+0x190>
 800155e:	eeb0 0a67 	vmov.f32	s0, s15
 8001562:	f7ff ff71 	bl	8001448 <map_float>
 8001566:	eef0 7a40 	vmov.f32	s15, s0
 800156a:	4b33      	ldr	r3, [pc, #204]	@ (8001638 <CRsF_Process+0x194>)
 800156c:	edc3 7a01 	vstr	s15, [r3, #4]
    ScaledControllerOutput[CH_ROLL] = map_float(CRsFChannel[CH_ROLL], 174, 1811, 1000, 2000);
 8001570:	4b2c      	ldr	r3, [pc, #176]	@ (8001624 <CRsF_Process+0x180>)
 8001572:	881b      	ldrh	r3, [r3, #0]
 8001574:	ee07 3a90 	vmov	s15, r3
 8001578:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800157c:	ed9f 2a2f 	vldr	s4, [pc, #188]	@ 800163c <CRsF_Process+0x198>
 8001580:	eddf 1a2f 	vldr	s3, [pc, #188]	@ 8001640 <CRsF_Process+0x19c>
 8001584:	ed9f 1a2a 	vldr	s2, [pc, #168]	@ 8001630 <CRsF_Process+0x18c>
 8001588:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 8001634 <CRsF_Process+0x190>
 800158c:	eeb0 0a67 	vmov.f32	s0, s15
 8001590:	f7ff ff5a 	bl	8001448 <map_float>
 8001594:	eef0 7a40 	vmov.f32	s15, s0
 8001598:	4b27      	ldr	r3, [pc, #156]	@ (8001638 <CRsF_Process+0x194>)
 800159a:	edc3 7a00 	vstr	s15, [r3]
    ScaledControllerOutput[CH_PITCH] = map_float(CRsFChannel[CH_PITCH], 174, 1811, 1000, 2000);
 800159e:	4b21      	ldr	r3, [pc, #132]	@ (8001624 <CRsF_Process+0x180>)
 80015a0:	889b      	ldrh	r3, [r3, #4]
 80015a2:	ee07 3a90 	vmov	s15, r3
 80015a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015aa:	ed9f 2a24 	vldr	s4, [pc, #144]	@ 800163c <CRsF_Process+0x198>
 80015ae:	eddf 1a24 	vldr	s3, [pc, #144]	@ 8001640 <CRsF_Process+0x19c>
 80015b2:	ed9f 1a1f 	vldr	s2, [pc, #124]	@ 8001630 <CRsF_Process+0x18c>
 80015b6:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8001634 <CRsF_Process+0x190>
 80015ba:	eeb0 0a67 	vmov.f32	s0, s15
 80015be:	f7ff ff43 	bl	8001448 <map_float>
 80015c2:	eef0 7a40 	vmov.f32	s15, s0
 80015c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001638 <CRsF_Process+0x194>)
 80015c8:	edc3 7a02 	vstr	s15, [r3, #8]
    ScaledControllerOutput[CH_YAW] = map_float(CRsFChannel[CH_YAW], 174, 1811, 1000, 2000);
 80015cc:	4b15      	ldr	r3, [pc, #84]	@ (8001624 <CRsF_Process+0x180>)
 80015ce:	88db      	ldrh	r3, [r3, #6]
 80015d0:	ee07 3a90 	vmov	s15, r3
 80015d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015d8:	ed9f 2a18 	vldr	s4, [pc, #96]	@ 800163c <CRsF_Process+0x198>
 80015dc:	eddf 1a18 	vldr	s3, [pc, #96]	@ 8001640 <CRsF_Process+0x19c>
 80015e0:	ed9f 1a13 	vldr	s2, [pc, #76]	@ 8001630 <CRsF_Process+0x18c>
 80015e4:	eddf 0a13 	vldr	s1, [pc, #76]	@ 8001634 <CRsF_Process+0x190>
 80015e8:	eeb0 0a67 	vmov.f32	s0, s15
 80015ec:	f7ff ff2c 	bl	8001448 <map_float>
 80015f0:	eef0 7a40 	vmov.f32	s15, s0
 80015f4:	4b10      	ldr	r3, [pc, #64]	@ (8001638 <CRsF_Process+0x194>)
 80015f6:	edc3 7a03 	vstr	s15, [r3, #12]
    ScaledControllerOutput[CH_ARM] = CRsFChannel[CH_ARM];
 80015fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001624 <CRsF_Process+0x180>)
 80015fc:	891b      	ldrh	r3, [r3, #8]
 80015fe:	ee07 3a90 	vmov	s15, r3
 8001602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001606:	4b0c      	ldr	r3, [pc, #48]	@ (8001638 <CRsF_Process+0x194>)
 8001608:	edc3 7a04 	vstr	s15, [r3, #16]
 800160c:	e004      	b.n	8001618 <CRsF_Process+0x174>
        return;
 800160e:	bf00      	nop
 8001610:	e002      	b.n	8001618 <CRsF_Process+0x174>
        return;
 8001612:	bf00      	nop
 8001614:	e000      	b.n	8001618 <CRsF_Process+0x174>
        return;
 8001616:	bf00      	nop


}
 8001618:	3710      	adds	r7, #16
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	20000314 	.word	0x20000314
 8001624:	200002e8 	.word	0x200002e8
 8001628:	44c80000 	.word	0x44c80000
 800162c:	00000000 	.word	0x00000000
 8001630:	44e26000 	.word	0x44e26000
 8001634:	432e0000 	.word	0x432e0000
 8001638:	2000094c 	.word	0x2000094c
 800163c:	44fa0000 	.word	0x44fa0000
 8001640:	447a0000 	.word	0x447a0000

08001644 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800164a:	463b      	mov	r3, r7
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	605a      	str	r2, [r3, #4]
 8001652:	609a      	str	r2, [r3, #8]
 8001654:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001656:	4b21      	ldr	r3, [pc, #132]	@ (80016dc <MX_ADC1_Init+0x98>)
 8001658:	4a21      	ldr	r2, [pc, #132]	@ (80016e0 <MX_ADC1_Init+0x9c>)
 800165a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800165c:	4b1f      	ldr	r3, [pc, #124]	@ (80016dc <MX_ADC1_Init+0x98>)
 800165e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001662:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001664:	4b1d      	ldr	r3, [pc, #116]	@ (80016dc <MX_ADC1_Init+0x98>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800166a:	4b1c      	ldr	r3, [pc, #112]	@ (80016dc <MX_ADC1_Init+0x98>)
 800166c:	2200      	movs	r2, #0
 800166e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001670:	4b1a      	ldr	r3, [pc, #104]	@ (80016dc <MX_ADC1_Init+0x98>)
 8001672:	2201      	movs	r2, #1
 8001674:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001676:	4b19      	ldr	r3, [pc, #100]	@ (80016dc <MX_ADC1_Init+0x98>)
 8001678:	2200      	movs	r2, #0
 800167a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800167e:	4b17      	ldr	r3, [pc, #92]	@ (80016dc <MX_ADC1_Init+0x98>)
 8001680:	2200      	movs	r2, #0
 8001682:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001684:	4b15      	ldr	r3, [pc, #84]	@ (80016dc <MX_ADC1_Init+0x98>)
 8001686:	4a17      	ldr	r2, [pc, #92]	@ (80016e4 <MX_ADC1_Init+0xa0>)
 8001688:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800168a:	4b14      	ldr	r3, [pc, #80]	@ (80016dc <MX_ADC1_Init+0x98>)
 800168c:	2200      	movs	r2, #0
 800168e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001690:	4b12      	ldr	r3, [pc, #72]	@ (80016dc <MX_ADC1_Init+0x98>)
 8001692:	2201      	movs	r2, #1
 8001694:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001696:	4b11      	ldr	r3, [pc, #68]	@ (80016dc <MX_ADC1_Init+0x98>)
 8001698:	2200      	movs	r2, #0
 800169a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800169e:	4b0f      	ldr	r3, [pc, #60]	@ (80016dc <MX_ADC1_Init+0x98>)
 80016a0:	2201      	movs	r2, #1
 80016a2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016a4:	480d      	ldr	r0, [pc, #52]	@ (80016dc <MX_ADC1_Init+0x98>)
 80016a6:	f004 fc8f 	bl	8005fc8 <HAL_ADC_Init>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80016b0:	f002 fdec 	bl	800428c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80016b4:	230b      	movs	r3, #11
 80016b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016b8:	2301      	movs	r3, #1
 80016ba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016bc:	2300      	movs	r3, #0
 80016be:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016c0:	463b      	mov	r3, r7
 80016c2:	4619      	mov	r1, r3
 80016c4:	4805      	ldr	r0, [pc, #20]	@ (80016dc <MX_ADC1_Init+0x98>)
 80016c6:	f004 ff05 	bl	80064d4 <HAL_ADC_ConfigChannel>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80016d0:	f002 fddc 	bl	800428c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016d4:	bf00      	nop
 80016d6:	3710      	adds	r7, #16
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	2000034c 	.word	0x2000034c
 80016e0:	40012000 	.word	0x40012000
 80016e4:	0f000001 	.word	0x0f000001

080016e8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b08a      	sub	sp, #40	@ 0x28
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f0:	f107 0314 	add.w	r3, r7, #20
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	609a      	str	r2, [r3, #8]
 80016fc:	60da      	str	r2, [r3, #12]
 80016fe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a33      	ldr	r2, [pc, #204]	@ (80017d4 <HAL_ADC_MspInit+0xec>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d15f      	bne.n	80017ca <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	613b      	str	r3, [r7, #16]
 800170e:	4b32      	ldr	r3, [pc, #200]	@ (80017d8 <HAL_ADC_MspInit+0xf0>)
 8001710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001712:	4a31      	ldr	r2, [pc, #196]	@ (80017d8 <HAL_ADC_MspInit+0xf0>)
 8001714:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001718:	6453      	str	r3, [r2, #68]	@ 0x44
 800171a:	4b2f      	ldr	r3, [pc, #188]	@ (80017d8 <HAL_ADC_MspInit+0xf0>)
 800171c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800171e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001722:	613b      	str	r3, [r7, #16]
 8001724:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
 800172a:	4b2b      	ldr	r3, [pc, #172]	@ (80017d8 <HAL_ADC_MspInit+0xf0>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172e:	4a2a      	ldr	r2, [pc, #168]	@ (80017d8 <HAL_ADC_MspInit+0xf0>)
 8001730:	f043 0304 	orr.w	r3, r3, #4
 8001734:	6313      	str	r3, [r2, #48]	@ 0x30
 8001736:	4b28      	ldr	r3, [pc, #160]	@ (80017d8 <HAL_ADC_MspInit+0xf0>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173a:	f003 0304 	and.w	r3, r3, #4
 800173e:	60fb      	str	r3, [r7, #12]
 8001740:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001742:	2302      	movs	r3, #2
 8001744:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001746:	2303      	movs	r3, #3
 8001748:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	2300      	movs	r3, #0
 800174c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800174e:	f107 0314 	add.w	r3, r7, #20
 8001752:	4619      	mov	r1, r3
 8001754:	4821      	ldr	r0, [pc, #132]	@ (80017dc <HAL_ADC_MspInit+0xf4>)
 8001756:	f005 fe7b 	bl	8007450 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 800175a:	4b21      	ldr	r3, [pc, #132]	@ (80017e0 <HAL_ADC_MspInit+0xf8>)
 800175c:	4a21      	ldr	r2, [pc, #132]	@ (80017e4 <HAL_ADC_MspInit+0xfc>)
 800175e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001760:	4b1f      	ldr	r3, [pc, #124]	@ (80017e0 <HAL_ADC_MspInit+0xf8>)
 8001762:	2200      	movs	r2, #0
 8001764:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001766:	4b1e      	ldr	r3, [pc, #120]	@ (80017e0 <HAL_ADC_MspInit+0xf8>)
 8001768:	2200      	movs	r2, #0
 800176a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800176c:	4b1c      	ldr	r3, [pc, #112]	@ (80017e0 <HAL_ADC_MspInit+0xf8>)
 800176e:	2200      	movs	r2, #0
 8001770:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001772:	4b1b      	ldr	r3, [pc, #108]	@ (80017e0 <HAL_ADC_MspInit+0xf8>)
 8001774:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001778:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800177a:	4b19      	ldr	r3, [pc, #100]	@ (80017e0 <HAL_ADC_MspInit+0xf8>)
 800177c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001780:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001782:	4b17      	ldr	r3, [pc, #92]	@ (80017e0 <HAL_ADC_MspInit+0xf8>)
 8001784:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001788:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800178a:	4b15      	ldr	r3, [pc, #84]	@ (80017e0 <HAL_ADC_MspInit+0xf8>)
 800178c:	2200      	movs	r2, #0
 800178e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001790:	4b13      	ldr	r3, [pc, #76]	@ (80017e0 <HAL_ADC_MspInit+0xf8>)
 8001792:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001796:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001798:	4b11      	ldr	r3, [pc, #68]	@ (80017e0 <HAL_ADC_MspInit+0xf8>)
 800179a:	2200      	movs	r2, #0
 800179c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800179e:	4810      	ldr	r0, [pc, #64]	@ (80017e0 <HAL_ADC_MspInit+0xf8>)
 80017a0:	f005 fa54 	bl	8006c4c <HAL_DMA_Init>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80017aa:	f002 fd6f 	bl	800428c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a0b      	ldr	r2, [pc, #44]	@ (80017e0 <HAL_ADC_MspInit+0xf8>)
 80017b2:	639a      	str	r2, [r3, #56]	@ 0x38
 80017b4:	4a0a      	ldr	r2, [pc, #40]	@ (80017e0 <HAL_ADC_MspInit+0xf8>)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80017ba:	2200      	movs	r2, #0
 80017bc:	2100      	movs	r1, #0
 80017be:	2012      	movs	r0, #18
 80017c0:	f005 fa0d 	bl	8006bde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80017c4:	2012      	movs	r0, #18
 80017c6:	f005 fa26 	bl	8006c16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80017ca:	bf00      	nop
 80017cc:	3728      	adds	r7, #40	@ 0x28
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40012000 	.word	0x40012000
 80017d8:	40023800 	.word	0x40023800
 80017dc:	40020800 	.word	0x40020800
 80017e0:	20000394 	.word	0x20000394
 80017e4:	40026470 	.word	0x40026470

080017e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	607b      	str	r3, [r7, #4]
 80017f2:	4b33      	ldr	r3, [pc, #204]	@ (80018c0 <MX_DMA_Init+0xd8>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f6:	4a32      	ldr	r2, [pc, #200]	@ (80018c0 <MX_DMA_Init+0xd8>)
 80017f8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80017fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017fe:	4b30      	ldr	r3, [pc, #192]	@ (80018c0 <MX_DMA_Init+0xd8>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001802:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001806:	607b      	str	r3, [r7, #4]
 8001808:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	603b      	str	r3, [r7, #0]
 800180e:	4b2c      	ldr	r3, [pc, #176]	@ (80018c0 <MX_DMA_Init+0xd8>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001812:	4a2b      	ldr	r2, [pc, #172]	@ (80018c0 <MX_DMA_Init+0xd8>)
 8001814:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001818:	6313      	str	r3, [r2, #48]	@ 0x30
 800181a:	4b29      	ldr	r3, [pc, #164]	@ (80018c0 <MX_DMA_Init+0xd8>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001822:	603b      	str	r3, [r7, #0]
 8001824:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 6, 0);
 8001826:	2200      	movs	r2, #0
 8001828:	2106      	movs	r1, #6
 800182a:	200b      	movs	r0, #11
 800182c:	f005 f9d7 	bl	8006bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001830:	200b      	movs	r0, #11
 8001832:	f005 f9f0 	bl	8006c16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 6, 0);
 8001836:	2200      	movs	r2, #0
 8001838:	2106      	movs	r1, #6
 800183a:	200c      	movs	r0, #12
 800183c:	f005 f9cf 	bl	8006bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001840:	200c      	movs	r0, #12
 8001842:	f005 f9e8 	bl	8006c16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 6, 0);
 8001846:	2200      	movs	r2, #0
 8001848:	2106      	movs	r1, #6
 800184a:	200d      	movs	r0, #13
 800184c:	f005 f9c7 	bl	8006bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001850:	200d      	movs	r0, #13
 8001852:	f005 f9e0 	bl	8006c16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001856:	2200      	movs	r2, #0
 8001858:	2100      	movs	r1, #0
 800185a:	2010      	movs	r0, #16
 800185c:	f005 f9bf 	bl	8006bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001860:	2010      	movs	r0, #16
 8001862:	f005 f9d8 	bl	8006c16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 6, 0);
 8001866:	2200      	movs	r2, #0
 8001868:	2106      	movs	r1, #6
 800186a:	202f      	movs	r0, #47	@ 0x2f
 800186c:	f005 f9b7 	bl	8006bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001870:	202f      	movs	r0, #47	@ 0x2f
 8001872:	f005 f9d0 	bl	8006c16 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 6, 0);
 8001876:	2200      	movs	r2, #0
 8001878:	2106      	movs	r1, #6
 800187a:	2038      	movs	r0, #56	@ 0x38
 800187c:	f005 f9af 	bl	8006bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001880:	2038      	movs	r0, #56	@ 0x38
 8001882:	f005 f9c8 	bl	8006c16 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001886:	2200      	movs	r2, #0
 8001888:	2100      	movs	r1, #0
 800188a:	2039      	movs	r0, #57	@ 0x39
 800188c:	f005 f9a7 	bl	8006bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001890:	2039      	movs	r0, #57	@ 0x39
 8001892:	f005 f9c0 	bl	8006c16 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 6, 0);
 8001896:	2200      	movs	r2, #0
 8001898:	2106      	movs	r1, #6
 800189a:	203b      	movs	r0, #59	@ 0x3b
 800189c:	f005 f99f 	bl	8006bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80018a0:	203b      	movs	r0, #59	@ 0x3b
 80018a2:	f005 f9b8 	bl	8006c16 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 80018a6:	2200      	movs	r2, #0
 80018a8:	2100      	movs	r1, #0
 80018aa:	203c      	movs	r0, #60	@ 0x3c
 80018ac:	f005 f997 	bl	8006bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80018b0:	203c      	movs	r0, #60	@ 0x3c
 80018b2:	f005 f9b0 	bl	8006c16 <HAL_NVIC_EnableIRQ>

}
 80018b6:	bf00      	nop
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	40023800 	.word	0x40023800

080018c4 <Dshot_CalculateCRCandTelemtryBit>:
#include "dshot.h"



uint16_t Dshot_CalculateCRCandTelemtryBit(uint16_t value) {
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	80fb      	strh	r3, [r7, #6]
    value = value << 1;
 80018ce:	88fb      	ldrh	r3, [r7, #6]
 80018d0:	005b      	lsls	r3, r3, #1
 80018d2:	80fb      	strh	r3, [r7, #6]
    return ((value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
 80018d4:	88fb      	ldrh	r3, [r7, #6]
 80018d6:	091b      	lsrs	r3, r3, #4
 80018d8:	b29a      	uxth	r2, r3
 80018da:	88fb      	ldrh	r3, [r7, #6]
 80018dc:	4053      	eors	r3, r2
 80018de:	b29a      	uxth	r2, r3
 80018e0:	88fb      	ldrh	r3, [r7, #6]
 80018e2:	0a1b      	lsrs	r3, r3, #8
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	4053      	eors	r3, r2
 80018e8:	b29b      	uxth	r3, r3
 80018ea:	f003 030f 	and.w	r3, r3, #15
 80018ee:	b29b      	uxth	r3, r3
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <Dshot_GetDshotFrame>:

uint16_t Dshot_GetDshotFrame(uint16_t value) {
 80018fc:	b590      	push	{r4, r7, lr}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	80fb      	strh	r3, [r7, #6]
    return ((value << 5) | Dshot_CalculateCRCandTelemtryBit(value));
 8001906:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800190a:	015b      	lsls	r3, r3, #5
 800190c:	b21c      	sxth	r4, r3
 800190e:	88fb      	ldrh	r3, [r7, #6]
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff ffd7 	bl	80018c4 <Dshot_CalculateCRCandTelemtryBit>
 8001916:	4603      	mov	r3, r0
 8001918:	b21b      	sxth	r3, r3
 800191a:	4323      	orrs	r3, r4
 800191c:	b21b      	sxth	r3, r3
 800191e:	b29b      	uxth	r3, r3
}
 8001920:	4618      	mov	r0, r3
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	bd90      	pop	{r4, r7, pc}

08001928 <Dshot_DMABuffer_init>:

void Dshot_DMABuffer_init(uint32_t *MemoryBuffer){
 8001928:	b480      	push	{r7}
 800192a:	b085      	sub	sp, #20
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < MEM_BUFFER_LENGTH ; i++){
 8001930:	2300      	movs	r3, #0
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	e008      	b.n	8001948 <Dshot_DMABuffer_init+0x20>
		MemoryBuffer[i] = BIT_0_CCR_REG_VALUE;
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	687a      	ldr	r2, [r7, #4]
 800193c:	4413      	add	r3, r2
 800193e:	2269      	movs	r2, #105	@ 0x69
 8001940:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < MEM_BUFFER_LENGTH ; i++){
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	3301      	adds	r3, #1
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	2b0f      	cmp	r3, #15
 800194c:	ddf3      	ble.n	8001936 <Dshot_DMABuffer_init+0xe>
	}

}
 800194e:	bf00      	nop
 8001950:	bf00      	nop
 8001952:	3714      	adds	r7, #20
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr

0800195c <Dshot_MemoryBuffer_init>:
void Dshot_MemoryBuffer_init(uint32_t *dmaBuffer){
 800195c:	b480      	push	{r7}
 800195e:	b085      	sub	sp, #20
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
	for (int i = MEM_BUFFER_LENGTH; i < DMA_BUFFER_LENGTH; i++){
 8001964:	2310      	movs	r3, #16
 8001966:	60fb      	str	r3, [r7, #12]
 8001968:	e008      	b.n	800197c <Dshot_MemoryBuffer_init+0x20>
		dmaBuffer[i] = 0;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	4413      	add	r3, r2
 8001972:	2200      	movs	r2, #0
 8001974:	601a      	str	r2, [r3, #0]
	for (int i = MEM_BUFFER_LENGTH; i < DMA_BUFFER_LENGTH; i++){
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	3301      	adds	r3, #1
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	2b1f      	cmp	r3, #31
 8001980:	ddf3      	ble.n	800196a <Dshot_MemoryBuffer_init+0xe>
	}

}
 8001982:	bf00      	nop
 8001984:	bf00      	nop
 8001986:	3714      	adds	r7, #20
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr

08001990 <Dshot_Calibrate>:
            (DshotFrame & 0x01) ? BIT_1_CCR_REG_VALUE : BIT_0_CCR_REG_VALUE;
        DshotFrame >>= 1;
    }
}

void Dshot_Calibrate(uint32_t *mem_buffer) {
 8001990:	b480      	push	{r7}
 8001992:	b085      	sub	sp, #20
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 8001998:	2300      	movs	r3, #0
 800199a:	60fb      	str	r3, [r7, #12]
 800199c:	e008      	b.n	80019b0 <Dshot_Calibrate+0x20>
        mem_buffer[i] = BIT_0_CCR_REG_VALUE;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	4413      	add	r3, r2
 80019a6:	2269      	movs	r2, #105	@ 0x69
 80019a8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	3301      	adds	r3, #1
 80019ae:	60fb      	str	r3, [r7, #12]
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	2b0f      	cmp	r3, #15
 80019b4:	ddf3      	ble.n	800199e <Dshot_Calibrate+0xe>
    }
}
 80019b6:	bf00      	nop
 80019b8:	bf00      	nop
 80019ba:	3714      	adds	r7, #20
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <Dshot_PrepareFrame>:

void Dshot_PrepareFrame(uint16_t throttleValue, uint32_t *mem_buffer) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4603      	mov	r3, r0
 80019cc:	6039      	str	r1, [r7, #0]
 80019ce:	80fb      	strh	r3, [r7, #6]
	throttleValue += 48; //v Dshot i t 48 -> 2047
 80019d0:	88fb      	ldrh	r3, [r7, #6]
 80019d2:	3330      	adds	r3, #48	@ 0x30
 80019d4:	80fb      	strh	r3, [r7, #6]
    uint16_t frame = Dshot_GetDshotFrame(throttleValue);
 80019d6:	88fb      	ldrh	r3, [r7, #6]
 80019d8:	4618      	mov	r0, r3
 80019da:	f7ff ff8f 	bl	80018fc <Dshot_GetDshotFrame>
 80019de:	4603      	mov	r3, r0
 80019e0:	81fb      	strh	r3, [r7, #14]

    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 80019e2:	2300      	movs	r3, #0
 80019e4:	60bb      	str	r3, [r7, #8]
 80019e6:	e014      	b.n	8001a12 <Dshot_PrepareFrame+0x4e>
        mem_buffer[MEM_BUFFER_LENGTH - 1 - i] =
            (frame & 0x01) ? BIT_1_CCR_REG_VALUE : BIT_0_CCR_REG_VALUE;
 80019e8:	89fb      	ldrh	r3, [r7, #14]
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <Dshot_PrepareFrame+0x32>
 80019f2:	22d2      	movs	r2, #210	@ 0xd2
 80019f4:	e000      	b.n	80019f8 <Dshot_PrepareFrame+0x34>
 80019f6:	2269      	movs	r2, #105	@ 0x69
        mem_buffer[MEM_BUFFER_LENGTH - 1 - i] =
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	f1c3 030f 	rsb	r3, r3, #15
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	6839      	ldr	r1, [r7, #0]
 8001a02:	440b      	add	r3, r1
 8001a04:	601a      	str	r2, [r3, #0]
        frame >>= 1;
 8001a06:	89fb      	ldrh	r3, [r7, #14]
 8001a08:	085b      	lsrs	r3, r3, #1
 8001a0a:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	60bb      	str	r3, [r7, #8]
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	2b0f      	cmp	r3, #15
 8001a16:	dde7      	ble.n	80019e8 <Dshot_PrepareFrame+0x24>
    }
}
 8001a18:	bf00      	nop
 8001a1a:	bf00      	nop
 8001a1c:	3710      	adds	r7, #16
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}

08001a22 <quat_normalize>:
#include <string.h>
#include <math.h>


static inline void quat_normalize(float q[4])
{
 8001a22:	b580      	push	{r7, lr}
 8001a24:	b084      	sub	sp, #16
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
    float n = sqrtf(
        q[0]*q[0] +
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	ed93 7a00 	vldr	s14, [r3]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	edd3 7a00 	vldr	s15, [r3]
 8001a36:	ee27 7a27 	vmul.f32	s14, s14, s15
        q[1]*q[1] +
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	3304      	adds	r3, #4
 8001a3e:	edd3 6a00 	vldr	s13, [r3]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	3304      	adds	r3, #4
 8001a46:	edd3 7a00 	vldr	s15, [r3]
 8001a4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
        q[0]*q[0] +
 8001a4e:	ee37 7a27 	vadd.f32	s14, s14, s15
        q[2]*q[2] +
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	3308      	adds	r3, #8
 8001a56:	edd3 6a00 	vldr	s13, [r3]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	3308      	adds	r3, #8
 8001a5e:	edd3 7a00 	vldr	s15, [r3]
 8001a62:	ee66 7aa7 	vmul.f32	s15, s13, s15
        q[1]*q[1] +
 8001a66:	ee37 7a27 	vadd.f32	s14, s14, s15
        q[3]*q[3]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	330c      	adds	r3, #12
 8001a6e:	edd3 6a00 	vldr	s13, [r3]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	330c      	adds	r3, #12
 8001a76:	edd3 7a00 	vldr	s15, [r3]
 8001a7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float n = sqrtf(
 8001a7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a82:	eeb0 0a67 	vmov.f32	s0, s15
 8001a86:	f011 fde7 	bl	8013658 <sqrtf>
 8001a8a:	ed87 0a03 	vstr	s0, [r7, #12]
    );

    if (n > 0.0f) {
 8001a8e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a92:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a9a:	dc00      	bgt.n	8001a9e <quat_normalize+0x7c>
        q[0] *= inv;
        q[1] *= inv;
        q[2] *= inv;
        q[3] *= inv;
    }
}
 8001a9c:	e035      	b.n	8001b0a <quat_normalize+0xe8>
        float inv = 1.0f / n;
 8001a9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001aa2:	ed97 7a03 	vldr	s14, [r7, #12]
 8001aa6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001aaa:	edc7 7a02 	vstr	s15, [r7, #8]
        q[0] *= inv;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	ed93 7a00 	vldr	s14, [r3]
 8001ab4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ab8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	edc3 7a00 	vstr	s15, [r3]
        q[1] *= inv;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	3304      	adds	r3, #4
 8001ac6:	ed93 7a00 	vldr	s14, [r3]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	3304      	adds	r3, #4
 8001ace:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ad2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ad6:	edc3 7a00 	vstr	s15, [r3]
        q[2] *= inv;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	3308      	adds	r3, #8
 8001ade:	ed93 7a00 	vldr	s14, [r3]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	3308      	adds	r3, #8
 8001ae6:	edd7 7a02 	vldr	s15, [r7, #8]
 8001aea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001aee:	edc3 7a00 	vstr	s15, [r3]
        q[3] *= inv;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	330c      	adds	r3, #12
 8001af6:	ed93 7a00 	vldr	s14, [r3]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	330c      	adds	r3, #12
 8001afe:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b06:	edc3 7a00 	vstr	s15, [r3]
}
 8001b0a:	bf00      	nop
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <mat_transpose_3x6>:
static inline void mat_transpose_3x6(const float A[3][6], float At[6][3]){
 8001b12:	b480      	push	{r7}
 8001b14:	b087      	sub	sp, #28
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
 8001b1a:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < 3; i++){
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	617b      	str	r3, [r7, #20]
 8001b20:	e025      	b.n	8001b6e <mat_transpose_3x6+0x5c>
        const float *Ai = A[i];
 8001b22:	697a      	ldr	r2, [r7, #20]
 8001b24:	4613      	mov	r3, r2
 8001b26:	005b      	lsls	r3, r3, #1
 8001b28:	4413      	add	r3, r2
 8001b2a:	00db      	lsls	r3, r3, #3
 8001b2c:	461a      	mov	r2, r3
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4413      	add	r3, r2
 8001b32:	60fb      	str	r3, [r7, #12]
		for (int j = 0; j < 6; j++){
 8001b34:	2300      	movs	r3, #0
 8001b36:	613b      	str	r3, [r7, #16]
 8001b38:	e013      	b.n	8001b62 <mat_transpose_3x6+0x50>
            At[j][i] = Ai[j];
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	009b      	lsls	r3, r3, #2
 8001b3e:	68fa      	ldr	r2, [r7, #12]
 8001b40:	18d0      	adds	r0, r2, r3
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	4613      	mov	r3, r2
 8001b46:	005b      	lsls	r3, r3, #1
 8001b48:	4413      	add	r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	1899      	adds	r1, r3, r2
 8001b52:	6802      	ldr	r2, [r0, #0]
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	440b      	add	r3, r1
 8001b5a:	601a      	str	r2, [r3, #0]
		for (int j = 0; j < 6; j++){
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	613b      	str	r3, [r7, #16]
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	2b05      	cmp	r3, #5
 8001b66:	dde8      	ble.n	8001b3a <mat_transpose_3x6+0x28>
	for (int i = 0; i < 3; i++){
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	617b      	str	r3, [r7, #20]
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	ddd6      	ble.n	8001b22 <mat_transpose_3x6+0x10>
		}
	}
}
 8001b74:	bf00      	nop
 8001b76:	bf00      	nop
 8001b78:	371c      	adds	r7, #28
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr

08001b82 <mat_transpose_6x3>:
static inline void mat_transpose_6x3(const float A[6][3], float At[3][6]){
 8001b82:	b480      	push	{r7}
 8001b84:	b087      	sub	sp, #28
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
 8001b8a:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < 6; i++){
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	617b      	str	r3, [r7, #20]
 8001b90:	e025      	b.n	8001bde <mat_transpose_6x3+0x5c>
        const float *Ai = A[i];
 8001b92:	697a      	ldr	r2, [r7, #20]
 8001b94:	4613      	mov	r3, r2
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	4413      	add	r3, r2
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	60fb      	str	r3, [r7, #12]
		for (int j = 0; j < 3; j++){
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	613b      	str	r3, [r7, #16]
 8001ba8:	e013      	b.n	8001bd2 <mat_transpose_6x3+0x50>
            At[j][i] = Ai[j];
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	68fa      	ldr	r2, [r7, #12]
 8001bb0:	18d0      	adds	r0, r2, r3
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	4613      	mov	r3, r2
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	4413      	add	r3, r2
 8001bba:	00db      	lsls	r3, r3, #3
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	1899      	adds	r1, r3, r2
 8001bc2:	6802      	ldr	r2, [r0, #0]
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	440b      	add	r3, r1
 8001bca:	601a      	str	r2, [r3, #0]
		for (int j = 0; j < 3; j++){
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	3301      	adds	r3, #1
 8001bd0:	613b      	str	r3, [r7, #16]
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	dde8      	ble.n	8001baa <mat_transpose_6x3+0x28>
	for (int i = 0; i < 6; i++){
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	3301      	adds	r3, #1
 8001bdc:	617b      	str	r3, [r7, #20]
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	2b05      	cmp	r3, #5
 8001be2:	ddd6      	ble.n	8001b92 <mat_transpose_6x3+0x10>
		}
	}
}
 8001be4:	bf00      	nop
 8001be6:	bf00      	nop
 8001be8:	371c      	adds	r7, #28
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr

08001bf2 <mat_transpose_6x6>:
static inline void mat_transpose_6x6(const float A[6][6], float At[6][6]){
 8001bf2:	b480      	push	{r7}
 8001bf4:	b087      	sub	sp, #28
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
 8001bfa:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < 6; i++){
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]
 8001c00:	e025      	b.n	8001c4e <mat_transpose_6x6+0x5c>
        const float *Ai = A[i];
 8001c02:	697a      	ldr	r2, [r7, #20]
 8001c04:	4613      	mov	r3, r2
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	4413      	add	r3, r2
 8001c0a:	00db      	lsls	r3, r3, #3
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4413      	add	r3, r2
 8001c12:	60fb      	str	r3, [r7, #12]
		for (int j = 0; j < 6; j++){
 8001c14:	2300      	movs	r3, #0
 8001c16:	613b      	str	r3, [r7, #16]
 8001c18:	e013      	b.n	8001c42 <mat_transpose_6x6+0x50>
            At[j][i] = Ai[j];
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	68fa      	ldr	r2, [r7, #12]
 8001c20:	18d0      	adds	r0, r2, r3
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	4613      	mov	r3, r2
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	4413      	add	r3, r2
 8001c2a:	00db      	lsls	r3, r3, #3
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	1899      	adds	r1, r3, r2
 8001c32:	6802      	ldr	r2, [r0, #0]
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	440b      	add	r3, r1
 8001c3a:	601a      	str	r2, [r3, #0]
		for (int j = 0; j < 6; j++){
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	3301      	adds	r3, #1
 8001c40:	613b      	str	r3, [r7, #16]
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	2b05      	cmp	r3, #5
 8001c46:	dde8      	ble.n	8001c1a <mat_transpose_6x6+0x28>
	for (int i = 0; i < 6; i++){
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	617b      	str	r3, [r7, #20]
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	2b05      	cmp	r3, #5
 8001c52:	ddd6      	ble.n	8001c02 <mat_transpose_6x6+0x10>
		}
	}
}
 8001c54:	bf00      	nop
 8001c56:	bf00      	nop
 8001c58:	371c      	adds	r7, #28
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr

08001c62 <mat_mul_6x6X6x6>:
static inline void mat_mul_6x6X6x6(
    const float A[6][6],
    const float B[6][6],
    float C[6][6])
{
 8001c62:	b480      	push	{r7}
 8001c64:	b08b      	sub	sp, #44	@ 0x2c
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	60f8      	str	r0, [r7, #12]
 8001c6a:	60b9      	str	r1, [r7, #8]
 8001c6c:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 6; i++) {
 8001c6e:	2300      	movs	r3, #0
 8001c70:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c72:	e048      	b.n	8001d06 <mat_mul_6x6X6x6+0xa4>
        const float *Ai = A[i];
 8001c74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c76:	4613      	mov	r3, r2
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	4413      	add	r3, r2
 8001c7c:	00db      	lsls	r3, r3, #3
 8001c7e:	461a      	mov	r2, r3
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	4413      	add	r3, r2
 8001c84:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 6; j++) {
 8001c86:	2300      	movs	r3, #0
 8001c88:	623b      	str	r3, [r7, #32]
 8001c8a:	e036      	b.n	8001cfa <mat_mul_6x6X6x6+0x98>
            float s = 0.0f;
 8001c8c:	f04f 0300 	mov.w	r3, #0
 8001c90:	61fb      	str	r3, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8001c92:	2300      	movs	r3, #0
 8001c94:	61bb      	str	r3, [r7, #24]
 8001c96:	e01d      	b.n	8001cd4 <mat_mul_6x6X6x6+0x72>
                s += Ai[k] * B[k][j];
 8001c98:	69bb      	ldr	r3, [r7, #24]
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	697a      	ldr	r2, [r7, #20]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	ed93 7a00 	vldr	s14, [r3]
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	4613      	mov	r3, r2
 8001ca8:	005b      	lsls	r3, r3, #1
 8001caa:	4413      	add	r3, r2
 8001cac:	00db      	lsls	r3, r3, #3
 8001cae:	461a      	mov	r2, r3
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	441a      	add	r2, r3
 8001cb4:	6a3b      	ldr	r3, [r7, #32]
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	4413      	add	r3, r2
 8001cba:	edd3 7a00 	vldr	s15, [r3]
 8001cbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cc2:	ed97 7a07 	vldr	s14, [r7, #28]
 8001cc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cca:	edc7 7a07 	vstr	s15, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	61bb      	str	r3, [r7, #24]
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	2b05      	cmp	r3, #5
 8001cd8:	ddde      	ble.n	8001c98 <mat_mul_6x6X6x6+0x36>
            }
            C[i][j] = s;
 8001cda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cdc:	4613      	mov	r3, r2
 8001cde:	005b      	lsls	r3, r3, #1
 8001ce0:	4413      	add	r3, r2
 8001ce2:	00db      	lsls	r3, r3, #3
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	441a      	add	r2, r3
 8001cea:	6a3b      	ldr	r3, [r7, #32]
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	4413      	add	r3, r2
 8001cf0:	69fa      	ldr	r2, [r7, #28]
 8001cf2:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 6; j++) {
 8001cf4:	6a3b      	ldr	r3, [r7, #32]
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	623b      	str	r3, [r7, #32]
 8001cfa:	6a3b      	ldr	r3, [r7, #32]
 8001cfc:	2b05      	cmp	r3, #5
 8001cfe:	ddc5      	ble.n	8001c8c <mat_mul_6x6X6x6+0x2a>
    for (int i = 0; i < 6; i++) {
 8001d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d02:	3301      	adds	r3, #1
 8001d04:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d08:	2b05      	cmp	r3, #5
 8001d0a:	ddb3      	ble.n	8001c74 <mat_mul_6x6X6x6+0x12>
        }
    }
}
 8001d0c:	bf00      	nop
 8001d0e:	bf00      	nop
 8001d10:	372c      	adds	r7, #44	@ 0x2c
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr

08001d1a <mat_mul_6x6X6x3>:
static inline void mat_mul_6x6X6x3(
    const float A[6][6],
    const float B[6][3],
    float C[6][3])
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	b08b      	sub	sp, #44	@ 0x2c
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	60f8      	str	r0, [r7, #12]
 8001d22:	60b9      	str	r1, [r7, #8]
 8001d24:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 6; i++) {
 8001d26:	2300      	movs	r3, #0
 8001d28:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d2a:	e048      	b.n	8001dbe <mat_mul_6x6X6x3+0xa4>
        const float *Ai = A[i];
 8001d2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d2e:	4613      	mov	r3, r2
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	4413      	add	r3, r2
 8001d34:	00db      	lsls	r3, r3, #3
 8001d36:	461a      	mov	r2, r3
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	4413      	add	r3, r2
 8001d3c:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 3; j++) {
 8001d3e:	2300      	movs	r3, #0
 8001d40:	623b      	str	r3, [r7, #32]
 8001d42:	e036      	b.n	8001db2 <mat_mul_6x6X6x3+0x98>
            float s = 0.0f;
 8001d44:	f04f 0300 	mov.w	r3, #0
 8001d48:	61fb      	str	r3, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	61bb      	str	r3, [r7, #24]
 8001d4e:	e01d      	b.n	8001d8c <mat_mul_6x6X6x3+0x72>
                s += Ai[k] * B[k][j];
 8001d50:	69bb      	ldr	r3, [r7, #24]
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	697a      	ldr	r2, [r7, #20]
 8001d56:	4413      	add	r3, r2
 8001d58:	ed93 7a00 	vldr	s14, [r3]
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	4613      	mov	r3, r2
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	4413      	add	r3, r2
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	461a      	mov	r2, r3
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	441a      	add	r2, r3
 8001d6c:	6a3b      	ldr	r3, [r7, #32]
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	4413      	add	r3, r2
 8001d72:	edd3 7a00 	vldr	s15, [r3]
 8001d76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d7a:	ed97 7a07 	vldr	s14, [r7, #28]
 8001d7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d82:	edc7 7a07 	vstr	s15, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	3301      	adds	r3, #1
 8001d8a:	61bb      	str	r3, [r7, #24]
 8001d8c:	69bb      	ldr	r3, [r7, #24]
 8001d8e:	2b05      	cmp	r3, #5
 8001d90:	ddde      	ble.n	8001d50 <mat_mul_6x6X6x3+0x36>
            }
            C[i][j] = s;
 8001d92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d94:	4613      	mov	r3, r2
 8001d96:	005b      	lsls	r3, r3, #1
 8001d98:	4413      	add	r3, r2
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	441a      	add	r2, r3
 8001da2:	6a3b      	ldr	r3, [r7, #32]
 8001da4:	009b      	lsls	r3, r3, #2
 8001da6:	4413      	add	r3, r2
 8001da8:	69fa      	ldr	r2, [r7, #28]
 8001daa:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 3; j++) {
 8001dac:	6a3b      	ldr	r3, [r7, #32]
 8001dae:	3301      	adds	r3, #1
 8001db0:	623b      	str	r3, [r7, #32]
 8001db2:	6a3b      	ldr	r3, [r7, #32]
 8001db4:	2b02      	cmp	r3, #2
 8001db6:	ddc5      	ble.n	8001d44 <mat_mul_6x6X6x3+0x2a>
    for (int i = 0; i < 6; i++) {
 8001db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dba:	3301      	adds	r3, #1
 8001dbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8001dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc0:	2b05      	cmp	r3, #5
 8001dc2:	ddb3      	ble.n	8001d2c <mat_mul_6x6X6x3+0x12>
        }
    }
}
 8001dc4:	bf00      	nop
 8001dc6:	bf00      	nop
 8001dc8:	372c      	adds	r7, #44	@ 0x2c
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr

08001dd2 <mat_mul_6x3X3x6>:
}
static inline void mat_mul_6x3X3x6(
    const float A[6][3],
    const float B[3][6],
    float C[6][6])
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	b08b      	sub	sp, #44	@ 0x2c
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	60f8      	str	r0, [r7, #12]
 8001dda:	60b9      	str	r1, [r7, #8]
 8001ddc:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 6; i++) {
 8001dde:	2300      	movs	r3, #0
 8001de0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001de2:	e048      	b.n	8001e76 <mat_mul_6x3X3x6+0xa4>
        const float *Ai = A[i];
 8001de4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001de6:	4613      	mov	r3, r2
 8001de8:	005b      	lsls	r3, r3, #1
 8001dea:	4413      	add	r3, r2
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	461a      	mov	r2, r3
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	4413      	add	r3, r2
 8001df4:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 6; j++) {
 8001df6:	2300      	movs	r3, #0
 8001df8:	623b      	str	r3, [r7, #32]
 8001dfa:	e036      	b.n	8001e6a <mat_mul_6x3X3x6+0x98>
            float s = 0.0f;
 8001dfc:	f04f 0300 	mov.w	r3, #0
 8001e00:	61fb      	str	r3, [r7, #28]
            for (int k = 0; k < 3; k++) {
 8001e02:	2300      	movs	r3, #0
 8001e04:	61bb      	str	r3, [r7, #24]
 8001e06:	e01d      	b.n	8001e44 <mat_mul_6x3X3x6+0x72>
                s += Ai[k] * B[k][j];
 8001e08:	69bb      	ldr	r3, [r7, #24]
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	697a      	ldr	r2, [r7, #20]
 8001e0e:	4413      	add	r3, r2
 8001e10:	ed93 7a00 	vldr	s14, [r3]
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	4613      	mov	r3, r2
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	4413      	add	r3, r2
 8001e1c:	00db      	lsls	r3, r3, #3
 8001e1e:	461a      	mov	r2, r3
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	441a      	add	r2, r3
 8001e24:	6a3b      	ldr	r3, [r7, #32]
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	4413      	add	r3, r2
 8001e2a:	edd3 7a00 	vldr	s15, [r3]
 8001e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e32:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e3a:	edc7 7a07 	vstr	s15, [r7, #28]
            for (int k = 0; k < 3; k++) {
 8001e3e:	69bb      	ldr	r3, [r7, #24]
 8001e40:	3301      	adds	r3, #1
 8001e42:	61bb      	str	r3, [r7, #24]
 8001e44:	69bb      	ldr	r3, [r7, #24]
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	ddde      	ble.n	8001e08 <mat_mul_6x3X3x6+0x36>
            }
            C[i][j] = s;
 8001e4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	4413      	add	r3, r2
 8001e52:	00db      	lsls	r3, r3, #3
 8001e54:	461a      	mov	r2, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	441a      	add	r2, r3
 8001e5a:	6a3b      	ldr	r3, [r7, #32]
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	4413      	add	r3, r2
 8001e60:	69fa      	ldr	r2, [r7, #28]
 8001e62:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 6; j++) {
 8001e64:	6a3b      	ldr	r3, [r7, #32]
 8001e66:	3301      	adds	r3, #1
 8001e68:	623b      	str	r3, [r7, #32]
 8001e6a:	6a3b      	ldr	r3, [r7, #32]
 8001e6c:	2b05      	cmp	r3, #5
 8001e6e:	ddc5      	ble.n	8001dfc <mat_mul_6x3X3x6+0x2a>
    for (int i = 0; i < 6; i++) {
 8001e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e72:	3301      	adds	r3, #1
 8001e74:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e78:	2b05      	cmp	r3, #5
 8001e7a:	ddb3      	ble.n	8001de4 <mat_mul_6x3X3x6+0x12>
        }
    }
}
 8001e7c:	bf00      	nop
 8001e7e:	bf00      	nop
 8001e80:	372c      	adds	r7, #44	@ 0x2c
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr

08001e8a <mat_mul_6x3X3x3>:
static inline void mat_mul_6x3X3x3(
    const float A[6][3],
    const float B[3][3],
    float C[6][3])
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	b08b      	sub	sp, #44	@ 0x2c
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	60f8      	str	r0, [r7, #12]
 8001e92:	60b9      	str	r1, [r7, #8]
 8001e94:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 6; i++) {
 8001e96:	2300      	movs	r3, #0
 8001e98:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e9a:	e048      	b.n	8001f2e <mat_mul_6x3X3x3+0xa4>
        const float *Ai = A[i];
 8001e9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e9e:	4613      	mov	r3, r2
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	4413      	add	r3, r2
 8001ea4:	009b      	lsls	r3, r3, #2
 8001ea6:	461a      	mov	r2, r3
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	4413      	add	r3, r2
 8001eac:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 3; j++) {
 8001eae:	2300      	movs	r3, #0
 8001eb0:	623b      	str	r3, [r7, #32]
 8001eb2:	e036      	b.n	8001f22 <mat_mul_6x3X3x3+0x98>
            float s = 0.0f;
 8001eb4:	f04f 0300 	mov.w	r3, #0
 8001eb8:	61fb      	str	r3, [r7, #28]
            for (int k = 0; k < 3; k++) {
 8001eba:	2300      	movs	r3, #0
 8001ebc:	61bb      	str	r3, [r7, #24]
 8001ebe:	e01d      	b.n	8001efc <mat_mul_6x3X3x3+0x72>
                s += Ai[k] * B[k][j];
 8001ec0:	69bb      	ldr	r3, [r7, #24]
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	697a      	ldr	r2, [r7, #20]
 8001ec6:	4413      	add	r3, r2
 8001ec8:	ed93 7a00 	vldr	s14, [r3]
 8001ecc:	69ba      	ldr	r2, [r7, #24]
 8001ece:	4613      	mov	r3, r2
 8001ed0:	005b      	lsls	r3, r3, #1
 8001ed2:	4413      	add	r3, r2
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	441a      	add	r2, r3
 8001edc:	6a3b      	ldr	r3, [r7, #32]
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	4413      	add	r3, r2
 8001ee2:	edd3 7a00 	vldr	s15, [r3]
 8001ee6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eea:	ed97 7a07 	vldr	s14, [r7, #28]
 8001eee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ef2:	edc7 7a07 	vstr	s15, [r7, #28]
            for (int k = 0; k < 3; k++) {
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	3301      	adds	r3, #1
 8001efa:	61bb      	str	r3, [r7, #24]
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	ddde      	ble.n	8001ec0 <mat_mul_6x3X3x3+0x36>
            }
            C[i][j] = s;
 8001f02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f04:	4613      	mov	r3, r2
 8001f06:	005b      	lsls	r3, r3, #1
 8001f08:	4413      	add	r3, r2
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	441a      	add	r2, r3
 8001f12:	6a3b      	ldr	r3, [r7, #32]
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	4413      	add	r3, r2
 8001f18:	69fa      	ldr	r2, [r7, #28]
 8001f1a:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 3; j++) {
 8001f1c:	6a3b      	ldr	r3, [r7, #32]
 8001f1e:	3301      	adds	r3, #1
 8001f20:	623b      	str	r3, [r7, #32]
 8001f22:	6a3b      	ldr	r3, [r7, #32]
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	ddc5      	ble.n	8001eb4 <mat_mul_6x3X3x3+0x2a>
    for (int i = 0; i < 6; i++) {
 8001f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f30:	2b05      	cmp	r3, #5
 8001f32:	ddb3      	ble.n	8001e9c <mat_mul_6x3X3x3+0x12>
        }
    }
}
 8001f34:	bf00      	nop
 8001f36:	bf00      	nop
 8001f38:	372c      	adds	r7, #44	@ 0x2c
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr

08001f42 <mat_mul_3x6X6x6>:
}
static inline void mat_mul_3x6X6x6(
    const float A[3][6],
    const float B[6][6],
    float C[3][6])
{
 8001f42:	b480      	push	{r7}
 8001f44:	b08b      	sub	sp, #44	@ 0x2c
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	60f8      	str	r0, [r7, #12]
 8001f4a:	60b9      	str	r1, [r7, #8]
 8001f4c:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 3; i++) {
 8001f4e:	2300      	movs	r3, #0
 8001f50:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f52:	e048      	b.n	8001fe6 <mat_mul_3x6X6x6+0xa4>
        const float *Ai = A[i];
 8001f54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f56:	4613      	mov	r3, r2
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	4413      	add	r3, r2
 8001f5c:	00db      	lsls	r3, r3, #3
 8001f5e:	461a      	mov	r2, r3
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	4413      	add	r3, r2
 8001f64:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 6; j++) {
 8001f66:	2300      	movs	r3, #0
 8001f68:	623b      	str	r3, [r7, #32]
 8001f6a:	e036      	b.n	8001fda <mat_mul_3x6X6x6+0x98>
            float s = 0.0f;
 8001f6c:	f04f 0300 	mov.w	r3, #0
 8001f70:	61fb      	str	r3, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8001f72:	2300      	movs	r3, #0
 8001f74:	61bb      	str	r3, [r7, #24]
 8001f76:	e01d      	b.n	8001fb4 <mat_mul_3x6X6x6+0x72>
                s += Ai[k] * B[k][j];
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	697a      	ldr	r2, [r7, #20]
 8001f7e:	4413      	add	r3, r2
 8001f80:	ed93 7a00 	vldr	s14, [r3]
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	4613      	mov	r3, r2
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	4413      	add	r3, r2
 8001f8c:	00db      	lsls	r3, r3, #3
 8001f8e:	461a      	mov	r2, r3
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	441a      	add	r2, r3
 8001f94:	6a3b      	ldr	r3, [r7, #32]
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	4413      	add	r3, r2
 8001f9a:	edd3 7a00 	vldr	s15, [r3]
 8001f9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fa2:	ed97 7a07 	vldr	s14, [r7, #28]
 8001fa6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001faa:	edc7 7a07 	vstr	s15, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	61bb      	str	r3, [r7, #24]
 8001fb4:	69bb      	ldr	r3, [r7, #24]
 8001fb6:	2b05      	cmp	r3, #5
 8001fb8:	ddde      	ble.n	8001f78 <mat_mul_3x6X6x6+0x36>
            }
            C[i][j] = s;
 8001fba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	4413      	add	r3, r2
 8001fc2:	00db      	lsls	r3, r3, #3
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	441a      	add	r2, r3
 8001fca:	6a3b      	ldr	r3, [r7, #32]
 8001fcc:	009b      	lsls	r3, r3, #2
 8001fce:	4413      	add	r3, r2
 8001fd0:	69fa      	ldr	r2, [r7, #28]
 8001fd2:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 6; j++) {
 8001fd4:	6a3b      	ldr	r3, [r7, #32]
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	623b      	str	r3, [r7, #32]
 8001fda:	6a3b      	ldr	r3, [r7, #32]
 8001fdc:	2b05      	cmp	r3, #5
 8001fde:	ddc5      	ble.n	8001f6c <mat_mul_3x6X6x6+0x2a>
    for (int i = 0; i < 3; i++) {
 8001fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	ddb3      	ble.n	8001f54 <mat_mul_3x6X6x6+0x12>
        }
    }
}
 8001fec:	bf00      	nop
 8001fee:	bf00      	nop
 8001ff0:	372c      	adds	r7, #44	@ 0x2c
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr

08001ffa <mat_mul_3x6X6x3>:
static inline void mat_mul_3x6X6x3(
    const float A[3][6],
    const float B[6][3],
    float C[3][3])
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	b08b      	sub	sp, #44	@ 0x2c
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	60f8      	str	r0, [r7, #12]
 8002002:	60b9      	str	r1, [r7, #8]
 8002004:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 3; i++) {
 8002006:	2300      	movs	r3, #0
 8002008:	627b      	str	r3, [r7, #36]	@ 0x24
 800200a:	e048      	b.n	800209e <mat_mul_3x6X6x3+0xa4>
        const float *Ai = A[i];
 800200c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800200e:	4613      	mov	r3, r2
 8002010:	005b      	lsls	r3, r3, #1
 8002012:	4413      	add	r3, r2
 8002014:	00db      	lsls	r3, r3, #3
 8002016:	461a      	mov	r2, r3
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	4413      	add	r3, r2
 800201c:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 3; j++) {
 800201e:	2300      	movs	r3, #0
 8002020:	623b      	str	r3, [r7, #32]
 8002022:	e036      	b.n	8002092 <mat_mul_3x6X6x3+0x98>
            float s = 0.0f;
 8002024:	f04f 0300 	mov.w	r3, #0
 8002028:	61fb      	str	r3, [r7, #28]
            for (int k = 0; k < 6; k++) {
 800202a:	2300      	movs	r3, #0
 800202c:	61bb      	str	r3, [r7, #24]
 800202e:	e01d      	b.n	800206c <mat_mul_3x6X6x3+0x72>
                s += Ai[k] * B[k][j];
 8002030:	69bb      	ldr	r3, [r7, #24]
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	697a      	ldr	r2, [r7, #20]
 8002036:	4413      	add	r3, r2
 8002038:	ed93 7a00 	vldr	s14, [r3]
 800203c:	69ba      	ldr	r2, [r7, #24]
 800203e:	4613      	mov	r3, r2
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	4413      	add	r3, r2
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	461a      	mov	r2, r3
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	441a      	add	r2, r3
 800204c:	6a3b      	ldr	r3, [r7, #32]
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	4413      	add	r3, r2
 8002052:	edd3 7a00 	vldr	s15, [r3]
 8002056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800205a:	ed97 7a07 	vldr	s14, [r7, #28]
 800205e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002062:	edc7 7a07 	vstr	s15, [r7, #28]
            for (int k = 0; k < 6; k++) {
 8002066:	69bb      	ldr	r3, [r7, #24]
 8002068:	3301      	adds	r3, #1
 800206a:	61bb      	str	r3, [r7, #24]
 800206c:	69bb      	ldr	r3, [r7, #24]
 800206e:	2b05      	cmp	r3, #5
 8002070:	ddde      	ble.n	8002030 <mat_mul_3x6X6x3+0x36>
            }
            C[i][j] = s;
 8002072:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002074:	4613      	mov	r3, r2
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	4413      	add	r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	461a      	mov	r2, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	441a      	add	r2, r3
 8002082:	6a3b      	ldr	r3, [r7, #32]
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	4413      	add	r3, r2
 8002088:	69fa      	ldr	r2, [r7, #28]
 800208a:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 3; j++) {
 800208c:	6a3b      	ldr	r3, [r7, #32]
 800208e:	3301      	adds	r3, #1
 8002090:	623b      	str	r3, [r7, #32]
 8002092:	6a3b      	ldr	r3, [r7, #32]
 8002094:	2b02      	cmp	r3, #2
 8002096:	ddc5      	ble.n	8002024 <mat_mul_3x6X6x3+0x2a>
    for (int i = 0; i < 3; i++) {
 8002098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800209a:	3301      	adds	r3, #1
 800209c:	627b      	str	r3, [r7, #36]	@ 0x24
 800209e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	ddb3      	ble.n	800200c <mat_mul_3x6X6x3+0x12>
        }
    }
}
 80020a4:	bf00      	nop
 80020a6:	bf00      	nop
 80020a8:	372c      	adds	r7, #44	@ 0x2c
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr

080020b2 <mat_symmetrize_6x6>:
static inline void mat_symmetrize_6x6(float P[6][6])
{
 80020b2:	b480      	push	{r7}
 80020b4:	b087      	sub	sp, #28
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 6; i++) {
 80020ba:	2300      	movs	r3, #0
 80020bc:	617b      	str	r3, [r7, #20]
 80020be:	e048      	b.n	8002152 <mat_symmetrize_6x6+0xa0>
        for (int j = i + 1; j < 6; j++) {
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	3301      	adds	r3, #1
 80020c4:	613b      	str	r3, [r7, #16]
 80020c6:	e03e      	b.n	8002146 <mat_symmetrize_6x6+0x94>
            float v = 0.5f * (P[i][j] + P[j][i]);
 80020c8:	697a      	ldr	r2, [r7, #20]
 80020ca:	4613      	mov	r3, r2
 80020cc:	005b      	lsls	r3, r3, #1
 80020ce:	4413      	add	r3, r2
 80020d0:	00db      	lsls	r3, r3, #3
 80020d2:	461a      	mov	r2, r3
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	441a      	add	r2, r3
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	4413      	add	r3, r2
 80020de:	ed93 7a00 	vldr	s14, [r3]
 80020e2:	693a      	ldr	r2, [r7, #16]
 80020e4:	4613      	mov	r3, r2
 80020e6:	005b      	lsls	r3, r3, #1
 80020e8:	4413      	add	r3, r2
 80020ea:	00db      	lsls	r3, r3, #3
 80020ec:	461a      	mov	r2, r3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	441a      	add	r2, r3
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	4413      	add	r3, r2
 80020f8:	edd3 7a00 	vldr	s15, [r3]
 80020fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002100:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002104:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002108:	edc7 7a03 	vstr	s15, [r7, #12]
            P[i][j] = v;
 800210c:	697a      	ldr	r2, [r7, #20]
 800210e:	4613      	mov	r3, r2
 8002110:	005b      	lsls	r3, r3, #1
 8002112:	4413      	add	r3, r2
 8002114:	00db      	lsls	r3, r3, #3
 8002116:	461a      	mov	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	441a      	add	r2, r3
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	4413      	add	r3, r2
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	601a      	str	r2, [r3, #0]
            P[j][i] = v;
 8002126:	693a      	ldr	r2, [r7, #16]
 8002128:	4613      	mov	r3, r2
 800212a:	005b      	lsls	r3, r3, #1
 800212c:	4413      	add	r3, r2
 800212e:	00db      	lsls	r3, r3, #3
 8002130:	461a      	mov	r2, r3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	441a      	add	r2, r3
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	4413      	add	r3, r2
 800213c:	68fa      	ldr	r2, [r7, #12]
 800213e:	601a      	str	r2, [r3, #0]
        for (int j = i + 1; j < 6; j++) {
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	3301      	adds	r3, #1
 8002144:	613b      	str	r3, [r7, #16]
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	2b05      	cmp	r3, #5
 800214a:	ddbd      	ble.n	80020c8 <mat_symmetrize_6x6+0x16>
    for (int i = 0; i < 6; i++) {
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	3301      	adds	r3, #1
 8002150:	617b      	str	r3, [r7, #20]
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	2b05      	cmp	r3, #5
 8002156:	ddb3      	ble.n	80020c0 <mat_symmetrize_6x6+0xe>
        }
    }
}
 8002158:	bf00      	nop
 800215a:	bf00      	nop
 800215c:	371c      	adds	r7, #28
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
	...

08002168 <EKF_Init>:
        for (int j=0;j<6;j++)
            C[i][j] = A[i][j] + B[i][j];
}

void EKF_Init(EKF_t *ekf, float bp0, float bq0)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b088      	sub	sp, #32
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	ed87 0a02 	vstr	s0, [r7, #8]
 8002174:	edc7 0a01 	vstr	s1, [r7, #4]


    memset(ekf, 0, sizeof(EKF_t));
 8002178:	f44f 72ae 	mov.w	r2, #348	@ 0x15c
 800217c:	2100      	movs	r1, #0
 800217e:	68f8      	ldr	r0, [r7, #12]
 8002180:	f00f fb17 	bl	80117b2 <memset>

    ekf->X[0] = 1.0f; // identity quaternion
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800218a:	601a      	str	r2, [r3, #0]
    ekf->X[4] = bp0;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	68ba      	ldr	r2, [r7, #8]
 8002190:	611a      	str	r2, [r3, #16]
    ekf->X[5] = bq0;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	615a      	str	r2, [r3, #20]

    for (int i=0;i<6;i++)
 8002198:	2300      	movs	r3, #0
 800219a:	61fb      	str	r3, [r7, #28]
 800219c:	e00c      	b.n	80021b8 <EKF_Init+0x50>
        ekf->P[i][i] = 1e-3f;
 800219e:	68f9      	ldr	r1, [r7, #12]
 80021a0:	69fa      	ldr	r2, [r7, #28]
 80021a2:	4613      	mov	r3, r2
 80021a4:	00db      	lsls	r3, r3, #3
 80021a6:	1a9b      	subs	r3, r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	440b      	add	r3, r1
 80021ac:	33cc      	adds	r3, #204	@ 0xcc
 80021ae:	4a1c      	ldr	r2, [pc, #112]	@ (8002220 <EKF_Init+0xb8>)
 80021b0:	601a      	str	r2, [r3, #0]
    for (int i=0;i<6;i++)
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	3301      	adds	r3, #1
 80021b6:	61fb      	str	r3, [r7, #28]
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	2b05      	cmp	r3, #5
 80021bc:	ddef      	ble.n	800219e <EKF_Init+0x36>

    for (int i=0;i<4;i++)
 80021be:	2300      	movs	r3, #0
 80021c0:	61bb      	str	r3, [r7, #24]
 80021c2:	e00c      	b.n	80021de <EKF_Init+0x76>
        ekf->Q[i][i] = 1e-8f;
 80021c4:	68f9      	ldr	r1, [r7, #12]
 80021c6:	69ba      	ldr	r2, [r7, #24]
 80021c8:	4613      	mov	r3, r2
 80021ca:	00db      	lsls	r3, r3, #3
 80021cc:	1a9b      	subs	r3, r3, r2
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	440b      	add	r3, r1
 80021d2:	3318      	adds	r3, #24
 80021d4:	4a13      	ldr	r2, [pc, #76]	@ (8002224 <EKF_Init+0xbc>)
 80021d6:	601a      	str	r2, [r3, #0]
    for (int i=0;i<4;i++)
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	3301      	adds	r3, #1
 80021dc:	61bb      	str	r3, [r7, #24]
 80021de:	69bb      	ldr	r3, [r7, #24]
 80021e0:	2b03      	cmp	r3, #3
 80021e2:	ddef      	ble.n	80021c4 <EKF_Init+0x5c>

    ekf->Q[4][4] = 1e-8f;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002224 <EKF_Init+0xbc>)
 80021e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    ekf->Q[5][5] = 1e-8f;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	4a0d      	ldr	r2, [pc, #52]	@ (8002224 <EKF_Init+0xbc>)
 80021f0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    for (int i=0;i<3;i++)
 80021f4:	2300      	movs	r3, #0
 80021f6:	617b      	str	r3, [r7, #20]
 80021f8:	e009      	b.n	800220e <EKF_Init+0xa6>
        ekf->R[i][i] = 0.01f;
 80021fa:	68fa      	ldr	r2, [r7, #12]
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	011b      	lsls	r3, r3, #4
 8002200:	4413      	add	r3, r2
 8002202:	33a8      	adds	r3, #168	@ 0xa8
 8002204:	4a08      	ldr	r2, [pc, #32]	@ (8002228 <EKF_Init+0xc0>)
 8002206:	601a      	str	r2, [r3, #0]
    for (int i=0;i<3;i++)
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	3301      	adds	r3, #1
 800220c:	617b      	str	r3, [r7, #20]
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	2b02      	cmp	r3, #2
 8002212:	ddf2      	ble.n	80021fa <EKF_Init+0x92>
}
 8002214:	bf00      	nop
 8002216:	bf00      	nop
 8002218:	3720      	adds	r7, #32
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	3a83126f 	.word	0x3a83126f
 8002224:	322bcc77 	.word	0x322bcc77
 8002228:	3c23d70a 	.word	0x3c23d70a

0800222c <EKF_get_dynamics_matrices>:

void EKF_get_dynamics_matrices(const float X[6], float gyro_rad[3], float A[6][6], float f[6]){
 800222c:	b580      	push	{r7, lr}
 800222e:	b08e      	sub	sp, #56	@ 0x38
 8002230:	af00      	add	r7, sp, #0
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	60b9      	str	r1, [r7, #8]
 8002236:	607a      	str	r2, [r7, #4]
 8002238:	603b      	str	r3, [r7, #0]
	float q0 = X[0];
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	637b      	str	r3, [r7, #52]	@ 0x34
	float q1 = X[1];
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	3304      	adds	r3, #4
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	633b      	str	r3, [r7, #48]	@ 0x30
	float q2 = X[2];
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	3308      	adds	r3, #8
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float q3 = X[3];
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	330c      	adds	r3, #12
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	62bb      	str	r3, [r7, #40]	@ 0x28
	float bp = X[4];
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	3310      	adds	r3, #16
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	627b      	str	r3, [r7, #36]	@ 0x24
	float bq = X[5];
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	3314      	adds	r3, #20
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	623b      	str	r3, [r7, #32]

	float wx = gyro_rad[0] - bp;
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	ed93 7a00 	vldr	s14, [r3]
 800226e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002272:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002276:	edc7 7a07 	vstr	s15, [r7, #28]
	float wy = gyro_rad[1] - bq;
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	3304      	adds	r3, #4
 800227e:	ed93 7a00 	vldr	s14, [r3]
 8002282:	edd7 7a08 	vldr	s15, [r7, #32]
 8002286:	ee77 7a67 	vsub.f32	s15, s14, s15
 800228a:	edc7 7a06 	vstr	s15, [r7, #24]
	float wz = gyro_rad[2];
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	617b      	str	r3, [r7, #20]

	f[0] = 0.5*(-q1*wx - q2*wy - q3*wz);
 8002294:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002298:	eeb1 7a67 	vneg.f32	s14, s15
 800229c:	edd7 7a07 	vldr	s15, [r7, #28]
 80022a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022a4:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 80022a8:	edd7 7a06 	vldr	s15, [r7, #24]
 80022ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022b0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80022b4:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 80022b8:	edd7 7a05 	vldr	s15, [r7, #20]
 80022bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022c4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80022c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	edc3 7a00 	vstr	s15, [r3]
	f[1] = 0.5*(q0*wx + q3*wy - q2*wz);
 80022d2:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80022d6:	edd7 7a07 	vldr	s15, [r7, #28]
 80022da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022de:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 80022e2:	edd7 7a06 	vldr	s15, [r7, #24]
 80022e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022ee:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 80022f2:	edd7 7a05 	vldr	s15, [r7, #20]
 80022f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	3304      	adds	r3, #4
 8002302:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002306:	ee67 7a87 	vmul.f32	s15, s15, s14
 800230a:	edc3 7a00 	vstr	s15, [r3]
	f[2] = 0.5*(-q3*wx + q0*wy - q1*wz);
 800230e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002312:	eeb1 7a67 	vneg.f32	s14, s15
 8002316:	edd7 7a07 	vldr	s15, [r7, #28]
 800231a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800231e:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8002322:	edd7 7a06 	vldr	s15, [r7, #24]
 8002326:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800232a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800232e:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8002332:	edd7 7a05 	vldr	s15, [r7, #20]
 8002336:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800233a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	3308      	adds	r3, #8
 8002342:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002346:	ee67 7a87 	vmul.f32	s15, s15, s14
 800234a:	edc3 7a00 	vstr	s15, [r3]
	f[3] = 0.5*(q2*wx - q1*wy + q0*wz);
 800234e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002352:	edd7 7a07 	vldr	s15, [r7, #28]
 8002356:	ee27 7a27 	vmul.f32	s14, s14, s15
 800235a:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 800235e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002362:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002366:	ee37 7a67 	vsub.f32	s14, s14, s15
 800236a:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 800236e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002372:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002376:	ee77 7a27 	vadd.f32	s15, s14, s15
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	330c      	adds	r3, #12
 800237e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002382:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002386:	edc3 7a00 	vstr	s15, [r3]
	f[4] = 0;
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	3310      	adds	r3, #16
 800238e:	f04f 0200 	mov.w	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
	f[5] = 0;
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	3314      	adds	r3, #20
 8002398:	f04f 0200 	mov.w	r2, #0
 800239c:	601a      	str	r2, [r3, #0]

    memset(A, 0, sizeof(float)*36);
 800239e:	2290      	movs	r2, #144	@ 0x90
 80023a0:	2100      	movs	r1, #0
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	f00f fa05 	bl	80117b2 <memset>

    A[0][1] = -0.5f*wx;  A[0][2] = -0.5f*wy;  A[0][3] = -0.5f*wz;
 80023a8:	edd7 7a07 	vldr	s15, [r7, #28]
 80023ac:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80023b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	edc3 7a01 	vstr	s15, [r3, #4]
 80023ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80023be:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80023c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	edc3 7a02 	vstr	s15, [r3, #8]
 80023cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80023d0:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80023d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	edc3 7a03 	vstr	s15, [r3, #12]
    A[0][4] =  0.5f*q1;  A[0][5] =  0.5f*q2;
 80023de:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80023e2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80023e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	edc3 7a04 	vstr	s15, [r3, #16]
 80023f0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80023f4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80023f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	edc3 7a05 	vstr	s15, [r3, #20]

    A[1][0] =  0.5f*wx;  A[1][2] = -0.5f*wz;  A[1][3] =  0.5f*wy;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	3318      	adds	r3, #24
 8002406:	edd7 7a07 	vldr	s15, [r7, #28]
 800240a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800240e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002412:	edc3 7a00 	vstr	s15, [r3]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	3318      	adds	r3, #24
 800241a:	edd7 7a05 	vldr	s15, [r7, #20]
 800241e:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002422:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002426:	edc3 7a02 	vstr	s15, [r3, #8]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	3318      	adds	r3, #24
 800242e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002432:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002436:	ee67 7a87 	vmul.f32	s15, s15, s14
 800243a:	edc3 7a03 	vstr	s15, [r3, #12]
    A[1][4] = -0.5f*q0;  A[1][5] = -0.5f*q3;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	3318      	adds	r3, #24
 8002442:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002446:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800244a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800244e:	edc3 7a04 	vstr	s15, [r3, #16]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	3318      	adds	r3, #24
 8002456:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800245a:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800245e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002462:	edc3 7a05 	vstr	s15, [r3, #20]

    A[2][0] =  0.5f*wy;  A[2][1] =  0.5f*wz;  A[2][3] = -0.5f*wx;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	3330      	adds	r3, #48	@ 0x30
 800246a:	edd7 7a06 	vldr	s15, [r7, #24]
 800246e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002472:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002476:	edc3 7a00 	vstr	s15, [r3]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	3330      	adds	r3, #48	@ 0x30
 800247e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002482:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002486:	ee67 7a87 	vmul.f32	s15, s15, s14
 800248a:	edc3 7a01 	vstr	s15, [r3, #4]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	3330      	adds	r3, #48	@ 0x30
 8002492:	edd7 7a07 	vldr	s15, [r7, #28]
 8002496:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800249a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800249e:	edc3 7a03 	vstr	s15, [r3, #12]
    A[2][4] =  0.5f*q3;  A[2][5] = -0.5f*q0;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	3330      	adds	r3, #48	@ 0x30
 80024a6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80024aa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80024ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024b2:	edc3 7a04 	vstr	s15, [r3, #16]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	3330      	adds	r3, #48	@ 0x30
 80024ba:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80024be:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80024c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024c6:	edc3 7a05 	vstr	s15, [r3, #20]

    A[3][0] =  0.5f*wz;  A[3][1] = -0.5f*wy;  A[3][2] =  0.5f*wx;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	3348      	adds	r3, #72	@ 0x48
 80024ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80024d2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80024d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024da:	edc3 7a00 	vstr	s15, [r3]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	3348      	adds	r3, #72	@ 0x48
 80024e2:	edd7 7a06 	vldr	s15, [r7, #24]
 80024e6:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80024ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024ee:	edc3 7a01 	vstr	s15, [r3, #4]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	3348      	adds	r3, #72	@ 0x48
 80024f6:	edd7 7a07 	vldr	s15, [r7, #28]
 80024fa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80024fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002502:	edc3 7a02 	vstr	s15, [r3, #8]
    A[3][4] = -0.5f*q2;  A[3][5] =  0.5f*q1;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	3348      	adds	r3, #72	@ 0x48
 800250a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800250e:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002512:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002516:	edc3 7a04 	vstr	s15, [r3, #16]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	3348      	adds	r3, #72	@ 0x48
 800251e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002522:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002526:	ee67 7a87 	vmul.f32	s15, s15, s14
 800252a:	edc3 7a05 	vstr	s15, [r3, #20]
}
 800252e:	bf00      	nop
 8002530:	3738      	adds	r7, #56	@ 0x38
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
	...

08002538 <EKF_Predict>:
/*
 * EKF predict step
 * X = X + f*dt;
 * P = P + (A*P + P*A' + Q)*dt;
 */
void EKF_Predict(EKF_t *ekf, float gyro_rad[3], float dt){
 8002538:	b580      	push	{r7, lr}
 800253a:	f5ad 7d1e 	sub.w	sp, sp, #632	@ 0x278
 800253e:	af00      	add	r7, sp, #0
 8002540:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002544:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8002548:	6018      	str	r0, [r3, #0]
 800254a:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800254e:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8002552:	6019      	str	r1, [r3, #0]
 8002554:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002558:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 800255c:	ed83 0a00 	vstr	s0, [r3]
	float A[6][6];
	float f[6];

	if (dt <= 0.0f || dt > 0.1f)
 8002560:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002564:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8002568:	edd3 7a00 	vldr	s15, [r3]
 800256c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002574:	f240 811c 	bls.w	80027b0 <EKF_Predict+0x278>
 8002578:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800257c:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8002580:	edd3 7a00 	vldr	s15, [r3]
 8002584:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 80027bc <EKF_Predict+0x284>
 8002588:	eef4 7ac7 	vcmpe.f32	s15, s14
 800258c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002590:	f300 810e 	bgt.w	80027b0 <EKF_Predict+0x278>
	    return;

	//Normalize quaternion in X before using it
	quat_normalize(ekf->X);
 8002594:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002598:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4618      	mov	r0, r3
 80025a0:	f7ff fa3f 	bl	8001a22 <quat_normalize>

	//Compute f and A_cont
	EKF_get_dynamics_matrices(ekf->X, gyro_rad, A, f);
 80025a4:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80025a8:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80025ac:	6818      	ldr	r0, [r3, #0]
 80025ae:	f507 73e2 	add.w	r3, r7, #452	@ 0x1c4
 80025b2:	f507 72ee 	add.w	r2, r7, #476	@ 0x1dc
 80025b6:	f507 711e 	add.w	r1, r7, #632	@ 0x278
 80025ba:	f5a1 711c 	sub.w	r1, r1, #624	@ 0x270
 80025be:	6809      	ldr	r1, [r1, #0]
 80025c0:	f7ff fe34 	bl	800222c <EKF_get_dynamics_matrices>

	//X = X + f*dt;
	for (int i = 0; i < 6; i++){
 80025c4:	2300      	movs	r3, #0
 80025c6:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 80025ca:	e02d      	b.n	8002628 <EKF_Predict+0xf0>
		ekf->X[i] += f[i] * dt;
 80025cc:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80025d0:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	4413      	add	r3, r2
 80025de:	ed93 7a00 	vldr	s14, [r3]
 80025e2:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80025ec:	443b      	add	r3, r7
 80025ee:	3bb4      	subs	r3, #180	@ 0xb4
 80025f0:	edd3 6a00 	vldr	s13, [r3]
 80025f4:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80025f8:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80025fc:	edd3 7a00 	vldr	s15, [r3]
 8002600:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002604:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002608:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800260c:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	4413      	add	r3, r2
 800261a:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 6; i++){
 800261e:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 8002622:	3301      	adds	r3, #1
 8002624:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8002628:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 800262c:	2b05      	cmp	r3, #5
 800262e:	ddcd      	ble.n	80025cc <EKF_Predict+0x94>
	}
	quat_normalize(ekf->X);
 8002630:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002634:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4618      	mov	r0, r3
 800263c:	f7ff f9f1 	bl	8001a22 <quat_normalize>
	//P = P + (A*P + P*A' + Q)*dt
    float AP[6][6];
    float At[6][6];
    float PAt[6][6];

    memset(AP, 0, sizeof(AP));
 8002640:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 8002644:	2290      	movs	r2, #144	@ 0x90
 8002646:	2100      	movs	r1, #0
 8002648:	4618      	mov	r0, r3
 800264a:	f00f f8b2 	bl	80117b2 <memset>
    mat_transpose_6x6(A, At);
 800264e:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 8002652:	f507 73ee 	add.w	r3, r7, #476	@ 0x1dc
 8002656:	4611      	mov	r1, r2
 8002658:	4618      	mov	r0, r3
 800265a:	f7ff faca 	bl	8001bf2 <mat_transpose_6x6>
    memset(PAt, 0, sizeof(PAt));
 800265e:	f107 0314 	add.w	r3, r7, #20
 8002662:	2290      	movs	r2, #144	@ 0x90
 8002664:	2100      	movs	r1, #0
 8002666:	4618      	mov	r0, r3
 8002668:	f00f f8a3 	bl	80117b2 <memset>

    mat_mul_6x6X6x6(A, ekf->P, AP);
 800266c:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002670:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f103 01cc 	add.w	r1, r3, #204	@ 0xcc
 800267a:	f507 729a 	add.w	r2, r7, #308	@ 0x134
 800267e:	f507 73ee 	add.w	r3, r7, #476	@ 0x1dc
 8002682:	4618      	mov	r0, r3
 8002684:	f7ff faed 	bl	8001c62 <mat_mul_6x6X6x6>
    mat_mul_6x6X6x6(ekf->P, At, PAt);
 8002688:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800268c:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	33cc      	adds	r3, #204	@ 0xcc
 8002694:	f107 0214 	add.w	r2, r7, #20
 8002698:	f107 01a4 	add.w	r1, r7, #164	@ 0xa4
 800269c:	4618      	mov	r0, r3
 800269e:	f7ff fae0 	bl	8001c62 <mat_mul_6x6X6x6>

    for (int i = 0; i < 6; i++)
 80026a2:	2300      	movs	r3, #0
 80026a4:	f8c7 3270 	str.w	r3, [r7, #624]	@ 0x270
 80026a8:	e07c      	b.n	80027a4 <EKF_Predict+0x26c>
        for (int j = 0; j < 6; j++)
 80026aa:	2300      	movs	r3, #0
 80026ac:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
 80026b0:	e06f      	b.n	8002792 <EKF_Predict+0x25a>
            ekf->P[i][j] += (AP[i][j] + PAt[i][j] + ekf->Q[i][j]) * dt;
 80026b2:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80026b6:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80026ba:	6819      	ldr	r1, [r3, #0]
 80026bc:	f8d7 2270 	ldr.w	r2, [r7, #624]	@ 0x270
 80026c0:	4613      	mov	r3, r2
 80026c2:	005b      	lsls	r3, r3, #1
 80026c4:	4413      	add	r3, r2
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 80026cc:	4413      	add	r3, r2
 80026ce:	3332      	adds	r3, #50	@ 0x32
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	440b      	add	r3, r1
 80026d4:	3304      	adds	r3, #4
 80026d6:	ed93 7a00 	vldr	s14, [r3]
 80026da:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80026de:	f5a3 71a2 	sub.w	r1, r3, #324	@ 0x144
 80026e2:	f8d7 2270 	ldr.w	r2, [r7, #624]	@ 0x270
 80026e6:	4613      	mov	r3, r2
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	4413      	add	r3, r2
 80026ec:	005b      	lsls	r3, r3, #1
 80026ee:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 80026f2:	4413      	add	r3, r2
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	440b      	add	r3, r1
 80026f8:	edd3 6a00 	vldr	s13, [r3]
 80026fc:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002700:	f5a3 7119 	sub.w	r1, r3, #612	@ 0x264
 8002704:	f8d7 2270 	ldr.w	r2, [r7, #624]	@ 0x270
 8002708:	4613      	mov	r3, r2
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	4413      	add	r3, r2
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 8002714:	4413      	add	r3, r2
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	440b      	add	r3, r1
 800271a:	edd3 7a00 	vldr	s15, [r3]
 800271e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002722:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002726:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 800272a:	6819      	ldr	r1, [r3, #0]
 800272c:	f8d7 2270 	ldr.w	r2, [r7, #624]	@ 0x270
 8002730:	4613      	mov	r3, r2
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	4413      	add	r3, r2
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 800273c:	4413      	add	r3, r2
 800273e:	3306      	adds	r3, #6
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	440b      	add	r3, r1
 8002744:	edd3 7a00 	vldr	s15, [r3]
 8002748:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800274c:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002750:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8002754:	edd3 7a00 	vldr	s15, [r3]
 8002758:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800275c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002760:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8002764:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8002768:	6819      	ldr	r1, [r3, #0]
 800276a:	f8d7 2270 	ldr.w	r2, [r7, #624]	@ 0x270
 800276e:	4613      	mov	r3, r2
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	4413      	add	r3, r2
 8002774:	005b      	lsls	r3, r3, #1
 8002776:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 800277a:	4413      	add	r3, r2
 800277c:	3332      	adds	r3, #50	@ 0x32
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	440b      	add	r3, r1
 8002782:	3304      	adds	r3, #4
 8002784:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < 6; j++)
 8002788:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 800278c:	3301      	adds	r3, #1
 800278e:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
 8002792:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 8002796:	2b05      	cmp	r3, #5
 8002798:	dd8b      	ble.n	80026b2 <EKF_Predict+0x17a>
    for (int i = 0; i < 6; i++)
 800279a:	f8d7 3270 	ldr.w	r3, [r7, #624]	@ 0x270
 800279e:	3301      	adds	r3, #1
 80027a0:	f8c7 3270 	str.w	r3, [r7, #624]	@ 0x270
 80027a4:	f8d7 3270 	ldr.w	r3, [r7, #624]	@ 0x270
 80027a8:	2b05      	cmp	r3, #5
 80027aa:	f77f af7e 	ble.w	80026aa <EKF_Predict+0x172>
 80027ae:	e000      	b.n	80027b2 <EKF_Predict+0x27a>
	    return;
 80027b0:	bf00      	nop
}
 80027b2:	f507 771e 	add.w	r7, r7, #632	@ 0x278
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	3dcccccd 	.word	0x3dcccccd

080027c0 <EKF_AccelModel>:

void EKF_AccelModel(const float X[6], float h[3], float C[3][6]){
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b088      	sub	sp, #32
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	60f8      	str	r0, [r7, #12]
 80027c8:	60b9      	str	r1, [r7, #8]
 80027ca:	607a      	str	r2, [r7, #4]
	float q0 = X[0];
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	61fb      	str	r3, [r7, #28]
    float q1 = X[1];
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	3304      	adds	r3, #4
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	61bb      	str	r3, [r7, #24]
    float q2 = X[2];
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	3308      	adds	r3, #8
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	617b      	str	r3, [r7, #20]
    float q3 = X[3];
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	330c      	adds	r3, #12
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	613b      	str	r3, [r7, #16]


    h[0] = G * (2*(q1*q3 - q0*q2));
 80027ea:	ed97 7a06 	vldr	s14, [r7, #24]
 80027ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80027f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027f6:	edd7 6a07 	vldr	s13, [r7, #28]
 80027fa:	edd7 7a05 	vldr	s15, [r7, #20]
 80027fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002802:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002806:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800280a:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8002980 <EKF_AccelModel+0x1c0>
 800280e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	edc3 7a00 	vstr	s15, [r3]
    h[1] = G * (2*(q2*q3 + q0*q1));
 8002818:	ed97 7a05 	vldr	s14, [r7, #20]
 800281c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002820:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002824:	edd7 6a07 	vldr	s13, [r7, #28]
 8002828:	edd7 7a06 	vldr	s15, [r7, #24]
 800282c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002830:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002834:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	3304      	adds	r3, #4
 800283c:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8002980 <EKF_AccelModel+0x1c0>
 8002840:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002844:	edc3 7a00 	vstr	s15, [r3]
    h[2] = G * (q0*q0 - q1*q1 - q2*q2 + q3*q3);
 8002848:	edd7 7a07 	vldr	s15, [r7, #28]
 800284c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002850:	edd7 7a06 	vldr	s15, [r7, #24]
 8002854:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002858:	ee37 7a67 	vsub.f32	s14, s14, s15
 800285c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002860:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002864:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002868:	edd7 7a04 	vldr	s15, [r7, #16]
 800286c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002870:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	3308      	adds	r3, #8
 8002878:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8002980 <EKF_AccelModel+0x1c0>
 800287c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002880:	edc3 7a00 	vstr	s15, [r3]

    memset(C, 0, sizeof(float)*18);
 8002884:	2248      	movs	r2, #72	@ 0x48
 8002886:	2100      	movs	r1, #0
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	f00e ff92 	bl	80117b2 <memset>

    C[0][0] = -2*G*q2;  C[0][1] =  2*G*q3;  C[0][2] = -2*G*q0;  C[0][3] =  2*G*q1;
 800288e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002892:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8002984 <EKF_AccelModel+0x1c4>
 8002896:	ee67 7a87 	vmul.f32	s15, s15, s14
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	edc3 7a00 	vstr	s15, [r3]
 80028a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80028a4:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8002988 <EKF_AccelModel+0x1c8>
 80028a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	edc3 7a01 	vstr	s15, [r3, #4]
 80028b2:	edd7 7a07 	vldr	s15, [r7, #28]
 80028b6:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8002984 <EKF_AccelModel+0x1c4>
 80028ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	edc3 7a02 	vstr	s15, [r3, #8]
 80028c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80028c8:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8002988 <EKF_AccelModel+0x1c8>
 80028cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	edc3 7a03 	vstr	s15, [r3, #12]
    C[1][0] =  2*G*q1;  C[1][1] =  2*G*q0;  C[1][2] =  2*G*q3;  C[1][3] =  2*G*q2;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	3318      	adds	r3, #24
 80028da:	edd7 7a06 	vldr	s15, [r7, #24]
 80028de:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8002988 <EKF_AccelModel+0x1c8>
 80028e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028e6:	edc3 7a00 	vstr	s15, [r3]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	3318      	adds	r3, #24
 80028ee:	edd7 7a07 	vldr	s15, [r7, #28]
 80028f2:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8002988 <EKF_AccelModel+0x1c8>
 80028f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028fa:	edc3 7a01 	vstr	s15, [r3, #4]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	3318      	adds	r3, #24
 8002902:	edd7 7a04 	vldr	s15, [r7, #16]
 8002906:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8002988 <EKF_AccelModel+0x1c8>
 800290a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800290e:	edc3 7a02 	vstr	s15, [r3, #8]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	3318      	adds	r3, #24
 8002916:	edd7 7a05 	vldr	s15, [r7, #20]
 800291a:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8002988 <EKF_AccelModel+0x1c8>
 800291e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002922:	edc3 7a03 	vstr	s15, [r3, #12]
    C[2][0] =  2*G*q0;  C[2][1] = -2*G*q1;  C[2][2] = -2*G*q2;  C[2][3] =  2*G*q3;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	3330      	adds	r3, #48	@ 0x30
 800292a:	edd7 7a07 	vldr	s15, [r7, #28]
 800292e:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8002988 <EKF_AccelModel+0x1c8>
 8002932:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002936:	edc3 7a00 	vstr	s15, [r3]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	3330      	adds	r3, #48	@ 0x30
 800293e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002942:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002984 <EKF_AccelModel+0x1c4>
 8002946:	ee67 7a87 	vmul.f32	s15, s15, s14
 800294a:	edc3 7a01 	vstr	s15, [r3, #4]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	3330      	adds	r3, #48	@ 0x30
 8002952:	edd7 7a05 	vldr	s15, [r7, #20]
 8002956:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002984 <EKF_AccelModel+0x1c4>
 800295a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800295e:	edc3 7a02 	vstr	s15, [r3, #8]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	3330      	adds	r3, #48	@ 0x30
 8002966:	edd7 7a04 	vldr	s15, [r7, #16]
 800296a:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8002988 <EKF_AccelModel+0x1c8>
 800296e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002972:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8002976:	bf00      	nop
 8002978:	3720      	adds	r7, #32
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	411cf5c3 	.word	0x411cf5c3
 8002984:	c19cf5c3 	.word	0xc19cf5c3
 8002988:	419cf5c3 	.word	0x419cf5c3

0800298c <EKF_UpdateAccel>:

void EKF_UpdateAccel(EKF_t *ekf, float accel[3])
{
 800298c:	b580      	push	{r7, lr}
 800298e:	f5ad 6dbe 	sub.w	sp, sp, #1520	@ 0x5f0
 8002992:	af00      	add	r7, sp, #0
 8002994:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002998:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 800299c:	6018      	str	r0, [r3, #0]
 800299e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 80029a2:	f5a3 63be 	sub.w	r3, r3, #1520	@ 0x5f0
 80029a6:	6019      	str	r1, [r3, #0]
    float APA[6][6];

    float KR[6][3];
    float KRKt[6][6];

    EKF_AccelModel(ekf->X, h, C);
 80029a8:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 80029ac:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f207 5264 	addw	r2, r7, #1380	@ 0x564
 80029b6:	f507 61b7 	add.w	r1, r7, #1464	@ 0x5b8
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7ff ff00 	bl	80027c0 <EKF_AccelModel>

    // Y = Z - h
    for (int i=0;i<3;i++)
 80029c0:	2300      	movs	r3, #0
 80029c2:	f8c7 35ec 	str.w	r3, [r7, #1516]	@ 0x5ec
 80029c6:	e023      	b.n	8002a10 <EKF_UpdateAccel+0x84>
        y[i] = accel[i] - h[i];
 80029c8:	f8d7 35ec 	ldr.w	r3, [r7, #1516]	@ 0x5ec
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	f507 62be 	add.w	r2, r7, #1520	@ 0x5f0
 80029d2:	f5a2 62be 	sub.w	r2, r2, #1520	@ 0x5f0
 80029d6:	6812      	ldr	r2, [r2, #0]
 80029d8:	4413      	add	r3, r2
 80029da:	ed93 7a00 	vldr	s14, [r3]
 80029de:	f8d7 35ec 	ldr.w	r3, [r7, #1516]	@ 0x5ec
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	f503 63be 	add.w	r3, r3, #1520	@ 0x5f0
 80029e8:	443b      	add	r3, r7
 80029ea:	3b38      	subs	r3, #56	@ 0x38
 80029ec:	edd3 7a00 	vldr	s15, [r3]
 80029f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029f4:	f8d7 35ec 	ldr.w	r3, [r7, #1516]	@ 0x5ec
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	f503 63be 	add.w	r3, r3, #1520	@ 0x5f0
 80029fe:	443b      	add	r3, r7
 8002a00:	3b44      	subs	r3, #68	@ 0x44
 8002a02:	edc3 7a00 	vstr	s15, [r3]
    for (int i=0;i<3;i++)
 8002a06:	f8d7 35ec 	ldr.w	r3, [r7, #1516]	@ 0x5ec
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	f8c7 35ec 	str.w	r3, [r7, #1516]	@ 0x5ec
 8002a10:	f8d7 35ec 	ldr.w	r3, [r7, #1516]	@ 0x5ec
 8002a14:	2b02      	cmp	r3, #2
 8002a16:	ddd7      	ble.n	80029c8 <EKF_UpdateAccel+0x3c>

    // S = C * P_pred * C' + R;
    mat_mul_3x6X6x6(C, ekf->P, CP);
 8002a18:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002a1c:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f103 01cc 	add.w	r1, r3, #204	@ 0xcc
 8002a26:	f207 521c 	addw	r2, r7, #1308	@ 0x51c
 8002a2a:	f207 5364 	addw	r3, r7, #1380	@ 0x564
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7ff fa87 	bl	8001f42 <mat_mul_3x6X6x6>
    mat_transpose_3x6(C, Ct);
 8002a34:	f207 42d4 	addw	r2, r7, #1236	@ 0x4d4
 8002a38:	f207 5364 	addw	r3, r7, #1380	@ 0x564
 8002a3c:	4611      	mov	r1, r2
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7ff f867 	bl	8001b12 <mat_transpose_3x6>
    mat_mul_3x6X6x3(CP, Ct, S);
 8002a44:	f507 6296 	add.w	r2, r7, #1200	@ 0x4b0
 8002a48:	f207 41d4 	addw	r1, r7, #1236	@ 0x4d4
 8002a4c:	f207 531c 	addw	r3, r7, #1308	@ 0x51c
 8002a50:	4618      	mov	r0, r3
 8002a52:	f7ff fad2 	bl	8001ffa <mat_mul_3x6X6x3>
    for (int i=0;i<3;i++)
 8002a56:	2300      	movs	r3, #0
 8002a58:	f8c7 35e8 	str.w	r3, [r7, #1512]	@ 0x5e8
 8002a5c:	e045      	b.n	8002aea <EKF_UpdateAccel+0x15e>
        for (int j=0;j<3;j++)
 8002a5e:	2300      	movs	r3, #0
 8002a60:	f8c7 35e4 	str.w	r3, [r7, #1508]	@ 0x5e4
 8002a64:	e038      	b.n	8002ad8 <EKF_UpdateAccel+0x14c>
            S[i][j] += ekf->R[i][j];
 8002a66:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002a6a:	f5a3 71a0 	sub.w	r1, r3, #320	@ 0x140
 8002a6e:	f8d7 25e8 	ldr.w	r2, [r7, #1512]	@ 0x5e8
 8002a72:	4613      	mov	r3, r2
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	4413      	add	r3, r2
 8002a78:	f8d7 25e4 	ldr.w	r2, [r7, #1508]	@ 0x5e4
 8002a7c:	4413      	add	r3, r2
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	440b      	add	r3, r1
 8002a82:	ed93 7a00 	vldr	s14, [r3]
 8002a86:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002a8a:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8002a8e:	6819      	ldr	r1, [r3, #0]
 8002a90:	f8d7 25e8 	ldr.w	r2, [r7, #1512]	@ 0x5e8
 8002a94:	4613      	mov	r3, r2
 8002a96:	005b      	lsls	r3, r3, #1
 8002a98:	4413      	add	r3, r2
 8002a9a:	f8d7 25e4 	ldr.w	r2, [r7, #1508]	@ 0x5e4
 8002a9e:	4413      	add	r3, r2
 8002aa0:	332a      	adds	r3, #42	@ 0x2a
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	440b      	add	r3, r1
 8002aa6:	edd3 7a00 	vldr	s15, [r3]
 8002aaa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002aae:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002ab2:	f5a3 71a0 	sub.w	r1, r3, #320	@ 0x140
 8002ab6:	f8d7 25e8 	ldr.w	r2, [r7, #1512]	@ 0x5e8
 8002aba:	4613      	mov	r3, r2
 8002abc:	005b      	lsls	r3, r3, #1
 8002abe:	4413      	add	r3, r2
 8002ac0:	f8d7 25e4 	ldr.w	r2, [r7, #1508]	@ 0x5e4
 8002ac4:	4413      	add	r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	440b      	add	r3, r1
 8002aca:	edc3 7a00 	vstr	s15, [r3]
        for (int j=0;j<3;j++)
 8002ace:	f8d7 35e4 	ldr.w	r3, [r7, #1508]	@ 0x5e4
 8002ad2:	3301      	adds	r3, #1
 8002ad4:	f8c7 35e4 	str.w	r3, [r7, #1508]	@ 0x5e4
 8002ad8:	f8d7 35e4 	ldr.w	r3, [r7, #1508]	@ 0x5e4
 8002adc:	2b02      	cmp	r3, #2
 8002ade:	ddc2      	ble.n	8002a66 <EKF_UpdateAccel+0xda>
    for (int i=0;i<3;i++)
 8002ae0:	f8d7 35e8 	ldr.w	r3, [r7, #1512]	@ 0x5e8
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	f8c7 35e8 	str.w	r3, [r7, #1512]	@ 0x5e8
 8002aea:	f8d7 35e8 	ldr.w	r3, [r7, #1512]	@ 0x5e8
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	ddb5      	ble.n	8002a5e <EKF_UpdateAccel+0xd2>

    // invert S (analytic 3x3)
    float det =
        S[0][0]*(S[1][1]*S[2][2]-S[1][2]*S[2][1]) -
 8002af2:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002af6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002afa:	ed93 7a00 	vldr	s14, [r3]
 8002afe:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b02:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b06:	edd3 6a04 	vldr	s13, [r3, #16]
 8002b0a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b0e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b12:	edd3 7a08 	vldr	s15, [r3, #32]
 8002b16:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002b1a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b1e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b22:	ed93 6a05 	vldr	s12, [r3, #20]
 8002b26:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b2a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b2e:	edd3 7a07 	vldr	s15, [r3, #28]
 8002b32:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002b36:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002b3a:	ee27 7a27 	vmul.f32	s14, s14, s15
        S[0][1]*(S[1][0]*S[2][2]-S[1][2]*S[2][0]) +
 8002b3e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b42:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b46:	edd3 6a01 	vldr	s13, [r3, #4]
 8002b4a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b4e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b52:	ed93 6a03 	vldr	s12, [r3, #12]
 8002b56:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b5a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b5e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002b62:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002b66:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b6a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b6e:	edd3 5a05 	vldr	s11, [r3, #20]
 8002b72:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b76:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b7a:	edd3 7a06 	vldr	s15, [r3, #24]
 8002b7e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002b82:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002b86:	ee66 7aa7 	vmul.f32	s15, s13, s15
        S[0][0]*(S[1][1]*S[2][2]-S[1][2]*S[2][1]) -
 8002b8a:	ee37 7a67 	vsub.f32	s14, s14, s15
        S[0][2]*(S[1][0]*S[2][1]-S[1][1]*S[2][0]);
 8002b8e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b92:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b96:	edd3 6a02 	vldr	s13, [r3, #8]
 8002b9a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002b9e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002ba2:	ed93 6a03 	vldr	s12, [r3, #12]
 8002ba6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002baa:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002bae:	edd3 7a07 	vldr	s15, [r3, #28]
 8002bb2:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002bb6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002bba:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002bbe:	edd3 5a04 	vldr	s11, [r3, #16]
 8002bc2:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002bc6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002bca:	edd3 7a06 	vldr	s15, [r3, #24]
 8002bce:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002bd2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002bd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float det =
 8002bda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bde:	f507 63b9 	add.w	r3, r7, #1480	@ 0x5c8
 8002be2:	edc3 7a00 	vstr	s15, [r3]

    if (fabsf(det) < 1e-6f)
 8002be6:	f507 63b9 	add.w	r3, r7, #1480	@ 0x5c8
 8002bea:	edd3 7a00 	vldr	s15, [r3]
 8002bee:	eef0 7ae7 	vabs.f32	s15, s15
 8002bf2:	ed9f 7ad6 	vldr	s14, [pc, #856]	@ 8002f4c <EKF_UpdateAccel+0x5c0>
 8002bf6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bfe:	f100 82e2 	bmi.w	80031c6 <EKF_UpdateAccel+0x83a>
        return;

    float invdet = 1.0f / det;
 8002c02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c06:	f507 63b9 	add.w	r3, r7, #1480	@ 0x5c8
 8002c0a:	ed93 7a00 	vldr	s14, [r3]
 8002c0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c12:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002c16:	edc3 7a00 	vstr	s15, [r3]

    S_inv[0][0]=(S[1][1]*S[2][2]-S[1][2]*S[2][1])*invdet;
 8002c1a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c1e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c22:	ed93 7a04 	vldr	s14, [r3, #16]
 8002c26:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c2a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c2e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002c32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c36:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c3a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c3e:	edd3 6a05 	vldr	s13, [r3, #20]
 8002c42:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c46:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c4a:	edd3 7a07 	vldr	s15, [r3, #28]
 8002c4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c52:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c56:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002c5a:	edd3 7a00 	vldr	s15, [r3]
 8002c5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c62:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c66:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002c6a:	edc3 7a00 	vstr	s15, [r3]
    S_inv[0][1]=(S[0][2]*S[2][1]-S[0][1]*S[2][2])*invdet;
 8002c6e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c72:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c76:	ed93 7a02 	vldr	s14, [r3, #8]
 8002c7a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c7e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c82:	edd3 7a07 	vldr	s15, [r3, #28]
 8002c86:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c8a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c8e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c92:	edd3 6a01 	vldr	s13, [r3, #4]
 8002c96:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002c9a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c9e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002ca2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ca6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002caa:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002cae:	edd3 7a00 	vldr	s15, [r3]
 8002cb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cb6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002cba:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002cbe:	edc3 7a01 	vstr	s15, [r3, #4]
    S_inv[0][2]=(S[0][1]*S[1][2]-S[0][2]*S[1][1])*invdet;
 8002cc2:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002cc6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002cca:	ed93 7a01 	vldr	s14, [r3, #4]
 8002cce:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002cd2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002cd6:	edd3 7a05 	vldr	s15, [r3, #20]
 8002cda:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cde:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002ce2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002ce6:	edd3 6a02 	vldr	s13, [r3, #8]
 8002cea:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002cee:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002cf2:	edd3 7a04 	vldr	s15, [r3, #16]
 8002cf6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cfa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002cfe:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002d02:	edd3 7a00 	vldr	s15, [r3]
 8002d06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d0a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d0e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002d12:	edc3 7a02 	vstr	s15, [r3, #8]
    S_inv[1][0]=(S[1][2]*S[2][0]-S[1][0]*S[2][2])*invdet;
 8002d16:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d1a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d1e:	ed93 7a05 	vldr	s14, [r3, #20]
 8002d22:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d26:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d2a:	edd3 7a06 	vldr	s15, [r3, #24]
 8002d2e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d32:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d36:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d3a:	edd3 6a03 	vldr	s13, [r3, #12]
 8002d3e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d42:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d46:	edd3 7a08 	vldr	s15, [r3, #32]
 8002d4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d4e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d52:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002d56:	edd3 7a00 	vldr	s15, [r3]
 8002d5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d5e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d62:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002d66:	edc3 7a03 	vstr	s15, [r3, #12]
    S_inv[1][1]=(S[0][0]*S[2][2]-S[0][2]*S[2][0])*invdet;
 8002d6a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d6e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d72:	ed93 7a00 	vldr	s14, [r3]
 8002d76:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d7a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d7e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002d82:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d86:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d8a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d8e:	edd3 6a02 	vldr	s13, [r3, #8]
 8002d92:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002d96:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d9a:	edd3 7a06 	vldr	s15, [r3, #24]
 8002d9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002da2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002da6:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002daa:	edd3 7a00 	vldr	s15, [r3]
 8002dae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002db2:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002db6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002dba:	edc3 7a04 	vstr	s15, [r3, #16]
    S_inv[1][2]=(S[0][2]*S[1][0]-S[0][0]*S[1][2])*invdet;
 8002dbe:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002dc2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002dc6:	ed93 7a02 	vldr	s14, [r3, #8]
 8002dca:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002dce:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002dd2:	edd3 7a03 	vldr	s15, [r3, #12]
 8002dd6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002dda:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002dde:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002de2:	edd3 6a00 	vldr	s13, [r3]
 8002de6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002dea:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002dee:	edd3 7a05 	vldr	s15, [r3, #20]
 8002df2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002df6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002dfa:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002dfe:	edd3 7a00 	vldr	s15, [r3]
 8002e02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e06:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e0a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002e0e:	edc3 7a05 	vstr	s15, [r3, #20]
    S_inv[2][0]=(S[1][0]*S[2][1]-S[1][1]*S[2][0])*invdet;
 8002e12:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e16:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e1a:	ed93 7a03 	vldr	s14, [r3, #12]
 8002e1e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e22:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e26:	edd3 7a07 	vldr	s15, [r3, #28]
 8002e2a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e2e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e32:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e36:	edd3 6a04 	vldr	s13, [r3, #16]
 8002e3a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e3e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e42:	edd3 7a06 	vldr	s15, [r3, #24]
 8002e46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e4a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e4e:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002e52:	edd3 7a00 	vldr	s15, [r3]
 8002e56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e5a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e5e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002e62:	edc3 7a06 	vstr	s15, [r3, #24]
    S_inv[2][1]=(S[0][1]*S[2][0]-S[0][0]*S[2][1])*invdet;
 8002e66:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e6a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e6e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002e72:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e76:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e7a:	edd3 7a06 	vldr	s15, [r3, #24]
 8002e7e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e82:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e86:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e8a:	edd3 6a00 	vldr	s13, [r3]
 8002e8e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002e92:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e96:	edd3 7a07 	vldr	s15, [r3, #28]
 8002e9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e9e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ea2:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002ea6:	edd3 7a00 	vldr	s15, [r3]
 8002eaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eae:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002eb2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002eb6:	edc3 7a07 	vstr	s15, [r3, #28]
    S_inv[2][2]=(S[0][0]*S[1][1]-S[0][1]*S[1][0])*invdet;
 8002eba:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002ebe:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002ec2:	ed93 7a00 	vldr	s14, [r3]
 8002ec6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002eca:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002ece:	edd3 7a04 	vldr	s15, [r3, #16]
 8002ed2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ed6:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002eda:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002ede:	edd3 6a01 	vldr	s13, [r3, #4]
 8002ee2:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002ee6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002eea:	edd3 7a03 	vldr	s15, [r3, #12]
 8002eee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ef2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ef6:	f207 53c4 	addw	r3, r7, #1476	@ 0x5c4
 8002efa:	edd3 7a00 	vldr	s15, [r3]
 8002efe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f02:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002f06:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002f0a:	edc3 7a08 	vstr	s15, [r3, #32]

    // K = (P_pred * C') / S;
    mat_mul_6x6X6x3(ekf->P, Ct, PCt);
 8002f0e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002f12:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	33cc      	adds	r3, #204	@ 0xcc
 8002f1a:	f207 4244 	addw	r2, r7, #1092	@ 0x444
 8002f1e:	f207 41d4 	addw	r1, r7, #1236	@ 0x4d4
 8002f22:	4618      	mov	r0, r3
 8002f24:	f7fe fef9 	bl	8001d1a <mat_mul_6x6X6x3>
    mat_mul_6x3X3x3(PCt, S_inv, K);
 8002f28:	f507 727f 	add.w	r2, r7, #1020	@ 0x3fc
 8002f2c:	f207 418c 	addw	r1, r7, #1164	@ 0x48c
 8002f30:	f207 4344 	addw	r3, r7, #1092	@ 0x444
 8002f34:	4618      	mov	r0, r3
 8002f36:	f7fe ffa8 	bl	8001e8a <mat_mul_6x3X3x3>

    // X = X + K*y
    for (int i=0;i<6;i++)
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	f8c7 35e0 	str.w	r3, [r7, #1504]	@ 0x5e0
 8002f40:	e049      	b.n	8002fd6 <EKF_UpdateAccel+0x64a>
        for (int j=0;j<3;j++)
 8002f42:	2300      	movs	r3, #0
 8002f44:	f8c7 35dc 	str.w	r3, [r7, #1500]	@ 0x5dc
 8002f48:	e03c      	b.n	8002fc4 <EKF_UpdateAccel+0x638>
 8002f4a:	bf00      	nop
 8002f4c:	358637bd 	.word	0x358637bd
 8002f50:	00000000 	.word	0x00000000
            ekf->X[i] += K[i][j]*y[j];
 8002f54:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002f58:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	f8d7 35e0 	ldr.w	r3, [r7, #1504]	@ 0x5e0
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	4413      	add	r3, r2
 8002f66:	ed93 7a00 	vldr	s14, [r3]
 8002f6a:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002f6e:	f5a3 71fa 	sub.w	r1, r3, #500	@ 0x1f4
 8002f72:	f8d7 25e0 	ldr.w	r2, [r7, #1504]	@ 0x5e0
 8002f76:	4613      	mov	r3, r2
 8002f78:	005b      	lsls	r3, r3, #1
 8002f7a:	4413      	add	r3, r2
 8002f7c:	f8d7 25dc 	ldr.w	r2, [r7, #1500]	@ 0x5dc
 8002f80:	4413      	add	r3, r2
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	440b      	add	r3, r1
 8002f86:	edd3 6a00 	vldr	s13, [r3]
 8002f8a:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	f503 63be 	add.w	r3, r3, #1520	@ 0x5f0
 8002f94:	443b      	add	r3, r7
 8002f96:	3b44      	subs	r3, #68	@ 0x44
 8002f98:	edd3 7a00 	vldr	s15, [r3]
 8002f9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fa4:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002fa8:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	f8d7 35e0 	ldr.w	r3, [r7, #1504]	@ 0x5e0
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	4413      	add	r3, r2
 8002fb6:	edc3 7a00 	vstr	s15, [r3]
        for (int j=0;j<3;j++)
 8002fba:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002fbe:	3301      	adds	r3, #1
 8002fc0:	f8c7 35dc 	str.w	r3, [r7, #1500]	@ 0x5dc
 8002fc4:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	ddc3      	ble.n	8002f54 <EKF_UpdateAccel+0x5c8>
    for (int i=0;i<6;i++)
 8002fcc:	f8d7 35e0 	ldr.w	r3, [r7, #1504]	@ 0x5e0
 8002fd0:	3301      	adds	r3, #1
 8002fd2:	f8c7 35e0 	str.w	r3, [r7, #1504]	@ 0x5e0
 8002fd6:	f8d7 35e0 	ldr.w	r3, [r7, #1504]	@ 0x5e0
 8002fda:	2b05      	cmp	r3, #5
 8002fdc:	ddb1      	ble.n	8002f42 <EKF_UpdateAccel+0x5b6>

    // P_corr = (I - K*C) * P_pred * (I - K*C)' + K * R * K';
    quat_normalize(ekf->X);
 8002fde:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8002fe2:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7fe fd1a 	bl	8001a22 <quat_normalize>

    mat_mul_6x3X3x6(K, C, KC); //K*C
 8002fee:	f507 725b 	add.w	r2, r7, #876	@ 0x36c
 8002ff2:	f207 5164 	addw	r1, r7, #1380	@ 0x564
 8002ff6:	f507 737f 	add.w	r3, r7, #1020	@ 0x3fc
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7fe fee9 	bl	8001dd2 <mat_mul_6x3X3x6>
    for (int i=0;i<6;i++)
 8003000:	2300      	movs	r3, #0
 8003002:	f8c7 35d8 	str.w	r3, [r7, #1496]	@ 0x5d8
 8003006:	e040      	b.n	800308a <EKF_UpdateAccel+0x6fe>
        for (int j=0;j<6;j++)
 8003008:	2300      	movs	r3, #0
 800300a:	f8c7 35d4 	str.w	r3, [r7, #1492]	@ 0x5d4
 800300e:	e033      	b.n	8003078 <EKF_UpdateAccel+0x6ec>
            A[i][j] = (i==j ? 1.0f : 0.0f) - KC[i][j]; //(I - K*C)
 8003010:	f8d7 25d8 	ldr.w	r2, [r7, #1496]	@ 0x5d8
 8003014:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 8003018:	429a      	cmp	r2, r3
 800301a:	d102      	bne.n	8003022 <EKF_UpdateAccel+0x696>
 800301c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003020:	e001      	b.n	8003026 <EKF_UpdateAccel+0x69a>
 8003022:	ed1f 7a35 	vldr	s14, [pc, #-212]	@ 8002f50 <EKF_UpdateAccel+0x5c4>
 8003026:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 800302a:	f5a3 7121 	sub.w	r1, r3, #644	@ 0x284
 800302e:	f8d7 25d8 	ldr.w	r2, [r7, #1496]	@ 0x5d8
 8003032:	4613      	mov	r3, r2
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	4413      	add	r3, r2
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	f8d7 25d4 	ldr.w	r2, [r7, #1492]	@ 0x5d4
 800303e:	4413      	add	r3, r2
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	440b      	add	r3, r1
 8003044:	edd3 7a00 	vldr	s15, [r3]
 8003048:	ee77 7a67 	vsub.f32	s15, s14, s15
 800304c:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8003050:	f5a3 7145 	sub.w	r1, r3, #788	@ 0x314
 8003054:	f8d7 25d8 	ldr.w	r2, [r7, #1496]	@ 0x5d8
 8003058:	4613      	mov	r3, r2
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	4413      	add	r3, r2
 800305e:	005b      	lsls	r3, r3, #1
 8003060:	f8d7 25d4 	ldr.w	r2, [r7, #1492]	@ 0x5d4
 8003064:	4413      	add	r3, r2
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	440b      	add	r3, r1
 800306a:	edc3 7a00 	vstr	s15, [r3]
        for (int j=0;j<6;j++)
 800306e:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 8003072:	3301      	adds	r3, #1
 8003074:	f8c7 35d4 	str.w	r3, [r7, #1492]	@ 0x5d4
 8003078:	f8d7 35d4 	ldr.w	r3, [r7, #1492]	@ 0x5d4
 800307c:	2b05      	cmp	r3, #5
 800307e:	ddc7      	ble.n	8003010 <EKF_UpdateAccel+0x684>
    for (int i=0;i<6;i++)
 8003080:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 8003084:	3301      	adds	r3, #1
 8003086:	f8c7 35d8 	str.w	r3, [r7, #1496]	@ 0x5d8
 800308a:	f8d7 35d8 	ldr.w	r3, [r7, #1496]	@ 0x5d8
 800308e:	2b05      	cmp	r3, #5
 8003090:	ddba      	ble.n	8003008 <EKF_UpdateAccel+0x67c>

    mat_mul_6x6X6x6(A, ekf->P, AP); //(I - K*C) * P_pred
 8003092:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8003096:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f103 01cc 	add.w	r1, r3, #204	@ 0xcc
 80030a0:	f507 7213 	add.w	r2, r7, #588	@ 0x24c
 80030a4:	f507 7337 	add.w	r3, r7, #732	@ 0x2dc
 80030a8:	4618      	mov	r0, r3
 80030aa:	f7fe fdda 	bl	8001c62 <mat_mul_6x6X6x6>
    float At[6][6];
    mat_transpose_6x6(A, At);
 80030ae:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 80030b2:	f507 7337 	add.w	r3, r7, #732	@ 0x2dc
 80030b6:	4611      	mov	r1, r2
 80030b8:	4618      	mov	r0, r3
 80030ba:	f7fe fd9a 	bl	8001bf2 <mat_transpose_6x6>
    mat_mul_6x6X6x6(AP, At, APA); // (I - K*C) * P_pred * (I - K*C)'
 80030be:	f507 72de 	add.w	r2, r7, #444	@ 0x1bc
 80030c2:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 80030c6:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80030ca:	4618      	mov	r0, r3
 80030cc:	f7fe fdc9 	bl	8001c62 <mat_mul_6x6X6x6>

    //K * R * K'
    mat_mul_6x3X3x3(K, ekf->R, KR);
 80030d0:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 80030d4:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
 80030de:	f507 72ba 	add.w	r2, r7, #372	@ 0x174
 80030e2:	f507 737f 	add.w	r3, r7, #1020	@ 0x3fc
 80030e6:	4618      	mov	r0, r3
 80030e8:	f7fe fecf 	bl	8001e8a <mat_mul_6x3X3x3>
    float Kt[3][6];
    mat_transpose_6x3(K, Kt);
 80030ec:	f107 020c 	add.w	r2, r7, #12
 80030f0:	f507 737f 	add.w	r3, r7, #1020	@ 0x3fc
 80030f4:	4611      	mov	r1, r2
 80030f6:	4618      	mov	r0, r3
 80030f8:	f7fe fd43 	bl	8001b82 <mat_transpose_6x3>
    mat_mul_6x3X3x6(KR, Kt, KRKt);
 80030fc:	f107 02e4 	add.w	r2, r7, #228	@ 0xe4
 8003100:	f107 010c 	add.w	r1, r7, #12
 8003104:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 8003108:	4618      	mov	r0, r3
 800310a:	f7fe fe62 	bl	8001dd2 <mat_mul_6x3X3x6>

    for (int i=0;i<6;i++)
 800310e:	2300      	movs	r3, #0
 8003110:	f8c7 35d0 	str.w	r3, [r7, #1488]	@ 0x5d0
 8003114:	e049      	b.n	80031aa <EKF_UpdateAccel+0x81e>
        for (int j=0;j<6;j++)
 8003116:	2300      	movs	r3, #0
 8003118:	f8c7 35cc 	str.w	r3, [r7, #1484]	@ 0x5cc
 800311c:	e03c      	b.n	8003198 <EKF_UpdateAccel+0x80c>
            ekf->P[i][j] = APA[i][j] + KRKt[i][j];
 800311e:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8003122:	f2a3 4134 	subw	r1, r3, #1076	@ 0x434
 8003126:	f8d7 25d0 	ldr.w	r2, [r7, #1488]	@ 0x5d0
 800312a:	4613      	mov	r3, r2
 800312c:	005b      	lsls	r3, r3, #1
 800312e:	4413      	add	r3, r2
 8003130:	005b      	lsls	r3, r3, #1
 8003132:	f8d7 25cc 	ldr.w	r2, [r7, #1484]	@ 0x5cc
 8003136:	4413      	add	r3, r2
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	440b      	add	r3, r1
 800313c:	ed93 7a00 	vldr	s14, [r3]
 8003140:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 8003144:	f2a3 510c 	subw	r1, r3, #1292	@ 0x50c
 8003148:	f8d7 25d0 	ldr.w	r2, [r7, #1488]	@ 0x5d0
 800314c:	4613      	mov	r3, r2
 800314e:	005b      	lsls	r3, r3, #1
 8003150:	4413      	add	r3, r2
 8003152:	005b      	lsls	r3, r3, #1
 8003154:	f8d7 25cc 	ldr.w	r2, [r7, #1484]	@ 0x5cc
 8003158:	4413      	add	r3, r2
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	440b      	add	r3, r1
 800315e:	edd3 7a00 	vldr	s15, [r3]
 8003162:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003166:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 800316a:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 800316e:	6819      	ldr	r1, [r3, #0]
 8003170:	f8d7 25d0 	ldr.w	r2, [r7, #1488]	@ 0x5d0
 8003174:	4613      	mov	r3, r2
 8003176:	005b      	lsls	r3, r3, #1
 8003178:	4413      	add	r3, r2
 800317a:	005b      	lsls	r3, r3, #1
 800317c:	f8d7 25cc 	ldr.w	r2, [r7, #1484]	@ 0x5cc
 8003180:	4413      	add	r3, r2
 8003182:	3332      	adds	r3, #50	@ 0x32
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	440b      	add	r3, r1
 8003188:	3304      	adds	r3, #4
 800318a:	edc3 7a00 	vstr	s15, [r3]
        for (int j=0;j<6;j++)
 800318e:	f8d7 35cc 	ldr.w	r3, [r7, #1484]	@ 0x5cc
 8003192:	3301      	adds	r3, #1
 8003194:	f8c7 35cc 	str.w	r3, [r7, #1484]	@ 0x5cc
 8003198:	f8d7 35cc 	ldr.w	r3, [r7, #1484]	@ 0x5cc
 800319c:	2b05      	cmp	r3, #5
 800319e:	ddbe      	ble.n	800311e <EKF_UpdateAccel+0x792>
    for (int i=0;i<6;i++)
 80031a0:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 80031a4:	3301      	adds	r3, #1
 80031a6:	f8c7 35d0 	str.w	r3, [r7, #1488]	@ 0x5d0
 80031aa:	f8d7 35d0 	ldr.w	r3, [r7, #1488]	@ 0x5d0
 80031ae:	2b05      	cmp	r3, #5
 80031b0:	ddb1      	ble.n	8003116 <EKF_UpdateAccel+0x78a>

    mat_symmetrize_6x6(ekf->P);
 80031b2:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 80031b6:	f2a3 53ec 	subw	r3, r3, #1516	@ 0x5ec
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	33cc      	adds	r3, #204	@ 0xcc
 80031be:	4618      	mov	r0, r3
 80031c0:	f7fe ff77 	bl	80020b2 <mat_symmetrize_6x6>
 80031c4:	e000      	b.n	80031c8 <EKF_UpdateAccel+0x83c>
        return;
 80031c6:	bf00      	nop

}
 80031c8:	f507 67be 	add.w	r7, r7, #1520	@ 0x5f0
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <quad_to_euler>:

void quad_to_euler(EKF_t *ekf, float *roll, float *pitch){
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b088      	sub	sp, #32
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	60b9      	str	r1, [r7, #8]
 80031da:	607a      	str	r2, [r7, #4]
	float q0 = ekf->X[0];
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	61fb      	str	r3, [r7, #28]
	float q1 = ekf->X[1];
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	61bb      	str	r3, [r7, #24]
	float q2 = ekf->X[2];
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	617b      	str	r3, [r7, #20]
	float q3 = ekf->X[3];
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	613b      	str	r3, [r7, #16]

	*roll = atan2f(2*(q0 * q1 + q2 * q3), 1 - 2*(q1 * q1 + q2 * q2));
 80031f4:	ed97 7a07 	vldr	s14, [r7, #28]
 80031f8:	edd7 7a06 	vldr	s15, [r7, #24]
 80031fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003200:	edd7 6a05 	vldr	s13, [r7, #20]
 8003204:	edd7 7a04 	vldr	s15, [r7, #16]
 8003208:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800320c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003210:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003214:	edd7 7a06 	vldr	s15, [r7, #24]
 8003218:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800321c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003220:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003224:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003228:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800322c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003230:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003234:	eef0 0a67 	vmov.f32	s1, s15
 8003238:	eeb0 0a66 	vmov.f32	s0, s13
 800323c:	f010 fa0a 	bl	8013654 <atan2f>
 8003240:	eef0 7a40 	vmov.f32	s15, s0
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	edc3 7a00 	vstr	s15, [r3]
	*pitch = asinf(2*(q0 * q2 - q3 * q1));
 800324a:	ed97 7a07 	vldr	s14, [r7, #28]
 800324e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003252:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003256:	edd7 6a04 	vldr	s13, [r7, #16]
 800325a:	edd7 7a06 	vldr	s15, [r7, #24]
 800325e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003262:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003266:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800326a:	eeb0 0a67 	vmov.f32	s0, s15
 800326e:	f010 f9c5 	bl	80135fc <asinf>
 8003272:	eef0 7a40 	vmov.f32	s15, s0
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	edc3 7a00 	vstr	s15, [r3]

}
 800327c:	bf00      	nop
 800327e:	3720      	adds	r7, #32
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}

08003284 <IIR_Filter_1D_Init>:
#include "filter.h"

void IIR_Filter_1D_Init(IIR_Filter_1D *f, float alpha, float beta){
 8003284:	b480      	push	{r7}
 8003286:	b085      	sub	sp, #20
 8003288:	af00      	add	r7, sp, #0
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	ed87 0a02 	vstr	s0, [r7, #8]
 8003290:	edc7 0a01 	vstr	s1, [r7, #4]
    f->alpha = alpha;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	68ba      	ldr	r2, [r7, #8]
 8003298:	601a      	str	r2, [r3, #0]
    f->beta = beta;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	687a      	ldr	r2, [r7, #4]
 800329e:	605a      	str	r2, [r3, #4]
    f->prev_input = 0.0f;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f04f 0200 	mov.w	r2, #0
 80032a6:	60da      	str	r2, [r3, #12]
    f->prev_output = 0.0f;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f04f 0200 	mov.w	r2, #0
 80032ae:	609a      	str	r2, [r3, #8]
}
 80032b0:	bf00      	nop
 80032b2:	3714      	adds	r7, #20
 80032b4:	46bd      	mov	sp, r7
 80032b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ba:	4770      	bx	lr

080032bc <IIR_Filter_1D_Update>:
float IIR_Filter_1D_Update(IIR_Filter_1D *f, float input){
 80032bc:	b480      	push	{r7}
 80032be:	b085      	sub	sp, #20
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
 80032c4:	ed87 0a00 	vstr	s0, [r7]
    float output = f->alpha * f->prev_output + f->beta * input + f->beta * f->prev_input;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	ed93 7a00 	vldr	s14, [r3]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	edd3 7a02 	vldr	s15, [r3, #8]
 80032d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	edd3 6a01 	vldr	s13, [r3, #4]
 80032de:	edd7 7a00 	vldr	s15, [r7]
 80032e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	edd3 6a01 	vldr	s13, [r3, #4]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	edd3 7a03 	vldr	s15, [r3, #12]
 80032f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032fe:	edc7 7a03 	vstr	s15, [r7, #12]
    f->prev_input = input;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	683a      	ldr	r2, [r7, #0]
 8003306:	60da      	str	r2, [r3, #12]
    f->prev_output = output;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	68fa      	ldr	r2, [r7, #12]
 800330c:	609a      	str	r2, [r3, #8]
    return output;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	ee07 3a90 	vmov	s15, r3
}
 8003314:	eeb0 0a67 	vmov.f32	s0, s15
 8003318:	3714      	adds	r7, #20
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr

08003322 <IIR_Filter_3D_Init>:
void IIR_Filter_3D_Init(IIR_Filter_3D *f, float alpha, float beta){
 8003322:	b580      	push	{r7, lr}
 8003324:	b084      	sub	sp, #16
 8003326:	af00      	add	r7, sp, #0
 8003328:	60f8      	str	r0, [r7, #12]
 800332a:	ed87 0a02 	vstr	s0, [r7, #8]
 800332e:	edc7 0a01 	vstr	s1, [r7, #4]
	IIR_Filter_1D_Init(&f->x, alpha, beta);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	edd7 0a01 	vldr	s1, [r7, #4]
 8003338:	ed97 0a02 	vldr	s0, [r7, #8]
 800333c:	4618      	mov	r0, r3
 800333e:	f7ff ffa1 	bl	8003284 <IIR_Filter_1D_Init>
	IIR_Filter_1D_Init(&f->y, alpha, beta);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	3310      	adds	r3, #16
 8003346:	edd7 0a01 	vldr	s1, [r7, #4]
 800334a:	ed97 0a02 	vldr	s0, [r7, #8]
 800334e:	4618      	mov	r0, r3
 8003350:	f7ff ff98 	bl	8003284 <IIR_Filter_1D_Init>
	IIR_Filter_1D_Init(&f->z, alpha, beta);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	3320      	adds	r3, #32
 8003358:	edd7 0a01 	vldr	s1, [r7, #4]
 800335c:	ed97 0a02 	vldr	s0, [r7, #8]
 8003360:	4618      	mov	r0, r3
 8003362:	f7ff ff8f 	bl	8003284 <IIR_Filter_1D_Init>
}
 8003366:	bf00      	nop
 8003368:	3710      	adds	r7, #16
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}

0800336e <IIR_Filter_3D_Update>:
void IIR_Filter_3D_Update(IIR_Filter_3D *f, float x_in, float y_in, float z_in, float *x_out, float *y_out, float *z_out){
 800336e:	b580      	push	{r7, lr}
 8003370:	b088      	sub	sp, #32
 8003372:	af00      	add	r7, sp, #0
 8003374:	61f8      	str	r0, [r7, #28]
 8003376:	ed87 0a06 	vstr	s0, [r7, #24]
 800337a:	edc7 0a05 	vstr	s1, [r7, #20]
 800337e:	ed87 1a04 	vstr	s2, [r7, #16]
 8003382:	60f9      	str	r1, [r7, #12]
 8003384:	60ba      	str	r2, [r7, #8]
 8003386:	607b      	str	r3, [r7, #4]
    *x_out = IIR_Filter_1D_Update(&f->x, x_in);
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	ed97 0a06 	vldr	s0, [r7, #24]
 800338e:	4618      	mov	r0, r3
 8003390:	f7ff ff94 	bl	80032bc <IIR_Filter_1D_Update>
 8003394:	eef0 7a40 	vmov.f32	s15, s0
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	edc3 7a00 	vstr	s15, [r3]
    *y_out = IIR_Filter_1D_Update(&f->y, y_in);
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	3310      	adds	r3, #16
 80033a2:	ed97 0a05 	vldr	s0, [r7, #20]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f7ff ff88 	bl	80032bc <IIR_Filter_1D_Update>
 80033ac:	eef0 7a40 	vmov.f32	s15, s0
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	edc3 7a00 	vstr	s15, [r3]
    *z_out = IIR_Filter_1D_Update(&f->z, z_in);
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	3320      	adds	r3, #32
 80033ba:	ed97 0a04 	vldr	s0, [r7, #16]
 80033be:	4618      	mov	r0, r3
 80033c0:	f7ff ff7c 	bl	80032bc <IIR_Filter_1D_Update>
 80033c4:	eef0 7a40 	vmov.f32	s15, s0
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	edc3 7a00 	vstr	s15, [r3]
}
 80033ce:	bf00      	nop
 80033d0:	3720      	adds	r7, #32
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
	...

080033d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b08a      	sub	sp, #40	@ 0x28
 80033dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033de:	f107 0314 	add.w	r3, r7, #20
 80033e2:	2200      	movs	r2, #0
 80033e4:	601a      	str	r2, [r3, #0]
 80033e6:	605a      	str	r2, [r3, #4]
 80033e8:	609a      	str	r2, [r3, #8]
 80033ea:	60da      	str	r2, [r3, #12]
 80033ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80033ee:	2300      	movs	r3, #0
 80033f0:	613b      	str	r3, [r7, #16]
 80033f2:	4b30      	ldr	r3, [pc, #192]	@ (80034b4 <MX_GPIO_Init+0xdc>)
 80033f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033f6:	4a2f      	ldr	r2, [pc, #188]	@ (80034b4 <MX_GPIO_Init+0xdc>)
 80033f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80033fe:	4b2d      	ldr	r3, [pc, #180]	@ (80034b4 <MX_GPIO_Init+0xdc>)
 8003400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003406:	613b      	str	r3, [r7, #16]
 8003408:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800340a:	2300      	movs	r3, #0
 800340c:	60fb      	str	r3, [r7, #12]
 800340e:	4b29      	ldr	r3, [pc, #164]	@ (80034b4 <MX_GPIO_Init+0xdc>)
 8003410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003412:	4a28      	ldr	r2, [pc, #160]	@ (80034b4 <MX_GPIO_Init+0xdc>)
 8003414:	f043 0304 	orr.w	r3, r3, #4
 8003418:	6313      	str	r3, [r2, #48]	@ 0x30
 800341a:	4b26      	ldr	r3, [pc, #152]	@ (80034b4 <MX_GPIO_Init+0xdc>)
 800341c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341e:	f003 0304 	and.w	r3, r3, #4
 8003422:	60fb      	str	r3, [r7, #12]
 8003424:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003426:	2300      	movs	r3, #0
 8003428:	60bb      	str	r3, [r7, #8]
 800342a:	4b22      	ldr	r3, [pc, #136]	@ (80034b4 <MX_GPIO_Init+0xdc>)
 800342c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342e:	4a21      	ldr	r2, [pc, #132]	@ (80034b4 <MX_GPIO_Init+0xdc>)
 8003430:	f043 0301 	orr.w	r3, r3, #1
 8003434:	6313      	str	r3, [r2, #48]	@ 0x30
 8003436:	4b1f      	ldr	r3, [pc, #124]	@ (80034b4 <MX_GPIO_Init+0xdc>)
 8003438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	60bb      	str	r3, [r7, #8]
 8003440:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003442:	2300      	movs	r3, #0
 8003444:	607b      	str	r3, [r7, #4]
 8003446:	4b1b      	ldr	r3, [pc, #108]	@ (80034b4 <MX_GPIO_Init+0xdc>)
 8003448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800344a:	4a1a      	ldr	r2, [pc, #104]	@ (80034b4 <MX_GPIO_Init+0xdc>)
 800344c:	f043 0302 	orr.w	r3, r3, #2
 8003450:	6313      	str	r3, [r2, #48]	@ 0x30
 8003452:	4b18      	ldr	r3, [pc, #96]	@ (80034b4 <MX_GPIO_Init+0xdc>)
 8003454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003456:	f003 0302 	and.w	r3, r3, #2
 800345a:	607b      	str	r3, [r7, #4]
 800345c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 800345e:	2201      	movs	r2, #1
 8003460:	2110      	movs	r1, #16
 8003462:	4815      	ldr	r0, [pc, #84]	@ (80034b8 <MX_GPIO_Init+0xe0>)
 8003464:	f004 f990 	bl	8007788 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_GPIO_Port, FLASH_CS_Pin, GPIO_PIN_SET);
 8003468:	2201      	movs	r2, #1
 800346a:	2108      	movs	r1, #8
 800346c:	4813      	ldr	r0, [pc, #76]	@ (80034bc <MX_GPIO_Init+0xe4>)
 800346e:	f004 f98b 	bl	8007788 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8003472:	2310      	movs	r3, #16
 8003474:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003476:	2301      	movs	r3, #1
 8003478:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800347a:	2300      	movs	r3, #0
 800347c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800347e:	2302      	movs	r3, #2
 8003480:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8003482:	f107 0314 	add.w	r3, r7, #20
 8003486:	4619      	mov	r1, r3
 8003488:	480b      	ldr	r0, [pc, #44]	@ (80034b8 <MX_GPIO_Init+0xe0>)
 800348a:	f003 ffe1 	bl	8007450 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH_CS_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin;
 800348e:	2308      	movs	r3, #8
 8003490:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003492:	2301      	movs	r3, #1
 8003494:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003496:	2300      	movs	r3, #0
 8003498:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800349a:	2302      	movs	r3, #2
 800349c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(FLASH_CS_GPIO_Port, &GPIO_InitStruct);
 800349e:	f107 0314 	add.w	r3, r7, #20
 80034a2:	4619      	mov	r1, r3
 80034a4:	4805      	ldr	r0, [pc, #20]	@ (80034bc <MX_GPIO_Init+0xe4>)
 80034a6:	f003 ffd3 	bl	8007450 <HAL_GPIO_Init>

}
 80034aa:	bf00      	nop
 80034ac:	3728      	adds	r7, #40	@ 0x28
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	40023800 	.word	0x40023800
 80034b8:	40020000 	.word	0x40020000
 80034bc:	40020400 	.word	0x40020400

080034c0 <HAL_TIM_PeriodElapsedCallback>:
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

// Hm call back gi MPU mi 1ms
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b082      	sub	sp, #8
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034d0:	d118      	bne.n	8003504 <HAL_TIM_PeriodElapsedCallback+0x44>
        if (mpu.state == 0) {
 80034d2:	4b13      	ldr	r3, [pc, #76]	@ (8003520 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80034d4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d106      	bne.n	80034ec <HAL_TIM_PeriodElapsedCallback+0x2c>
            mpu.state = 1; // request new transfer
 80034de:	4b10      	ldr	r3, [pc, #64]	@ (8003520 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80034e0:	2201      	movs	r2, #1
 80034e2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            MPU6000_Start_DMA(&mpu);
 80034e6:	480e      	ldr	r0, [pc, #56]	@ (8003520 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80034e8:	f000 ff76 	bl	80043d8 <MPU6000_Start_DMA>
        }
        if (adc_battery_done_flag == true){
 80034ec:	4b0d      	ldr	r3, [pc, #52]	@ (8003524 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d007      	beq.n	8003504 <HAL_TIM_PeriodElapsedCallback+0x44>
        	adc_battery_done_flag = false;
 80034f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003524 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80034f6:	2200      	movs	r2, #0
 80034f8:	701a      	strb	r2, [r3, #0]
        	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&battery_voltage_raw, 1);
 80034fa:	2201      	movs	r2, #1
 80034fc:	490a      	ldr	r1, [pc, #40]	@ (8003528 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80034fe:	480b      	ldr	r0, [pc, #44]	@ (800352c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8003500:	f002 feb6 	bl	8006270 <HAL_ADC_Start_DMA>
        }
    }
    if (htim->Instance == TIM4){
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a09      	ldr	r2, [pc, #36]	@ (8003530 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d104      	bne.n	8003518 <HAL_TIM_PeriodElapsedCallback+0x58>
    	timer_overflow++;
 800350e:	4b09      	ldr	r3, [pc, #36]	@ (8003534 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	3301      	adds	r3, #1
 8003514:	4a07      	ldr	r2, [pc, #28]	@ (8003534 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8003516:	6013      	str	r3, [r2, #0]
    }
}
 8003518:	bf00      	nop
 800351a:	3708      	adds	r7, #8
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	20000558 	.word	0x20000558
 8003524:	20000004 	.word	0x20000004
 8003528:	200009f0 	.word	0x200009f0
 800352c:	2000034c 	.word	0x2000034c
 8003530:	40000800 	.word	0x40000800
 8003534:	200009f4 	.word	0x200009f4

08003538 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003538:	b480      	push	{r7}
 800353a:	b087      	sub	sp, #28
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) {
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a16      	ldr	r2, [pc, #88]	@ (80035a0 <HAL_ADC_ConvCpltCallback+0x68>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d123      	bne.n	8003592 <HAL_ADC_ConvCpltCallback+0x5a>
        adc_battery_done_flag = true;
 800354a:	4b16      	ldr	r3, [pc, #88]	@ (80035a4 <HAL_ADC_ConvCpltCallback+0x6c>)
 800354c:	2201      	movs	r2, #1
 800354e:	701a      	strb	r2, [r3, #0]

        float vref = 3.3f;
 8003550:	4b15      	ldr	r3, [pc, #84]	@ (80035a8 <HAL_ADC_ConvCpltCallback+0x70>)
 8003552:	617b      	str	r3, [r7, #20]
        float divider = (10.0f + 1.0f) / 1.0f; // 10k/1k
 8003554:	4b15      	ldr	r3, [pc, #84]	@ (80035ac <HAL_ADC_ConvCpltCallback+0x74>)
 8003556:	613b      	str	r3, [r7, #16]
        float adc_raw = battery_voltage_raw;
 8003558:	4b15      	ldr	r3, [pc, #84]	@ (80035b0 <HAL_ADC_ConvCpltCallback+0x78>)
 800355a:	881b      	ldrh	r3, [r3, #0]
 800355c:	ee07 3a90 	vmov	s15, r3
 8003560:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003564:	edc7 7a03 	vstr	s15, [r7, #12]
        battery_voltage = (adc_raw / 4095.0f) * vref * divider * 0.99386f;
 8003568:	edd7 7a03 	vldr	s15, [r7, #12]
 800356c:	eddf 6a11 	vldr	s13, [pc, #68]	@ 80035b4 <HAL_ADC_ConvCpltCallback+0x7c>
 8003570:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003574:	edd7 7a05 	vldr	s15, [r7, #20]
 8003578:	ee27 7a27 	vmul.f32	s14, s14, s15
 800357c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003580:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003584:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80035b8 <HAL_ADC_ConvCpltCallback+0x80>
 8003588:	ee67 7a87 	vmul.f32	s15, s15, s14
 800358c:	4b0b      	ldr	r3, [pc, #44]	@ (80035bc <HAL_ADC_ConvCpltCallback+0x84>)
 800358e:	edc3 7a00 	vstr	s15, [r3]
    }
}
 8003592:	bf00      	nop
 8003594:	371c      	adds	r7, #28
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop
 80035a0:	40012000 	.word	0x40012000
 80035a4:	20000004 	.word	0x20000004
 80035a8:	40533333 	.word	0x40533333
 80035ac:	41300000 	.word	0x41300000
 80035b0:	200009f0 	.word	0x200009f0
 80035b4:	457ff000 	.word	0x457ff000
 80035b8:	3f7e6d9c 	.word	0x3f7e6d9c
 80035bc:	200009ec 	.word	0x200009ec

080035c0 <HAL_SPI_TxRxCpltCallback>:
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI1) {
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a09      	ldr	r2, [pc, #36]	@ (80035f4 <HAL_SPI_TxRxCpltCallback+0x34>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d10c      	bne.n	80035ec <HAL_SPI_TxRxCpltCallback+0x2c>
        HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 80035d2:	2201      	movs	r2, #1
 80035d4:	2110      	movs	r1, #16
 80035d6:	4808      	ldr	r0, [pc, #32]	@ (80035f8 <HAL_SPI_TxRxCpltCallback+0x38>)
 80035d8:	f004 f8d6 	bl	8007788 <HAL_GPIO_WritePin>
        mpu.state = 2; // DMA finished
 80035dc:	4b07      	ldr	r3, [pc, #28]	@ (80035fc <HAL_SPI_TxRxCpltCallback+0x3c>)
 80035de:	2202      	movs	r2, #2
 80035e0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
        mpu.spi_transfer_done = true;
 80035e4:	4b05      	ldr	r3, [pc, #20]	@ (80035fc <HAL_SPI_TxRxCpltCallback+0x3c>)
 80035e6:	2201      	movs	r2, #1
 80035e8:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    }
}
 80035ec:	bf00      	nop
 80035ee:	3708      	adds	r7, #8
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	40013000 	.word	0x40013000
 80035f8:	40020000 	.word	0x40020000
 80035fc:	20000558 	.word	0x20000558

08003600 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
//    }
//}

//Hm call back gi DSHOT cho ng c
void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003600:	b4b0      	push	{r4, r5, r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM5)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a2b      	ldr	r2, [pc, #172]	@ (80036bc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xbc>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d125      	bne.n	800365e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x5e>
    {
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	7f1b      	ldrb	r3, [r3, #28]
 8003616:	2b04      	cmp	r3, #4
 8003618:	d10e      	bne.n	8003638 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x38>
        {
            memcpy(DShot_DMABufferMotor2, DShot_MemoryBufferMotor2,
 800361a:	4a29      	ldr	r2, [pc, #164]	@ (80036c0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc0>)
 800361c:	4b29      	ldr	r3, [pc, #164]	@ (80036c4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc4>)
 800361e:	4614      	mov	r4, r2
 8003620:	461d      	mov	r5, r3
 8003622:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003624:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003626:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003628:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800362a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800362c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800362e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003632:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        {
            memcpy(DShot_DMABufferMotor4, DShot_MemoryBufferMotor4,
                   MEM_BUFFER_LENGTH * sizeof(DShot_DMABufferMotor4[0]));
        }
    }
}
 8003636:	e03c      	b.n	80036b2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
        else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	7f1b      	ldrb	r3, [r3, #28]
 800363c:	2b08      	cmp	r3, #8
 800363e:	d138      	bne.n	80036b2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
            memcpy(DShot_DMABufferMotor3, DShot_MemoryBufferMotor3,
 8003640:	4a21      	ldr	r2, [pc, #132]	@ (80036c8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc8>)
 8003642:	4b22      	ldr	r3, [pc, #136]	@ (80036cc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xcc>)
 8003644:	4614      	mov	r4, r2
 8003646:	461d      	mov	r5, r3
 8003648:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800364a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800364c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800364e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003650:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003652:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003654:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003658:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 800365c:	e029      	b.n	80036b2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
    else if (htim->Instance == TIM3){
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a1b      	ldr	r2, [pc, #108]	@ (80036d0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd0>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d124      	bne.n	80036b2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	7f1b      	ldrb	r3, [r3, #28]
 800366c:	2b08      	cmp	r3, #8
 800366e:	d10e      	bne.n	800368e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x8e>
            memcpy(DShot_DMABufferMotor1, DShot_MemoryBufferMotor1,
 8003670:	4a18      	ldr	r2, [pc, #96]	@ (80036d4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd4>)
 8003672:	4b19      	ldr	r3, [pc, #100]	@ (80036d8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd8>)
 8003674:	4614      	mov	r4, r2
 8003676:	461d      	mov	r5, r3
 8003678:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800367a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800367c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800367e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003680:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003682:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003684:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003688:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 800368c:	e011      	b.n	80036b2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
        else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	7f1b      	ldrb	r3, [r3, #28]
 8003692:	2b04      	cmp	r3, #4
 8003694:	d10d      	bne.n	80036b2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
            memcpy(DShot_DMABufferMotor4, DShot_MemoryBufferMotor4,
 8003696:	4a11      	ldr	r2, [pc, #68]	@ (80036dc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xdc>)
 8003698:	4b11      	ldr	r3, [pc, #68]	@ (80036e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe0>)
 800369a:	4614      	mov	r4, r2
 800369c:	461d      	mov	r5, r3
 800369e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80036a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80036a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80036a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80036a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80036a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80036aa:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80036ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80036b2:	bf00      	nop
 80036b4:	370c      	adds	r7, #12
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bcb0      	pop	{r4, r5, r7}
 80036ba:	4770      	bx	lr
 80036bc:	40000c00 	.word	0x40000c00
 80036c0:	20000714 	.word	0x20000714
 80036c4:	200006d4 	.word	0x200006d4
 80036c8:	200007d4 	.word	0x200007d4
 80036cc:	20000794 	.word	0x20000794
 80036d0:	40000400 	.word	0x40000400
 80036d4:	20000654 	.word	0x20000654
 80036d8:	20000614 	.word	0x20000614
 80036dc:	20000894 	.word	0x20000894
 80036e0:	20000854 	.word	0x20000854

080036e4 <constrain>:

static inline float constrain(float value, float min_val, float max_val)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b085      	sub	sp, #20
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	ed87 0a03 	vstr	s0, [r7, #12]
 80036ee:	edc7 0a02 	vstr	s1, [r7, #8]
 80036f2:	ed87 1a01 	vstr	s2, [r7, #4]
    if (value < min_val) return min_val;
 80036f6:	ed97 7a03 	vldr	s14, [r7, #12]
 80036fa:	edd7 7a02 	vldr	s15, [r7, #8]
 80036fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003706:	d501      	bpl.n	800370c <constrain+0x28>
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	e00b      	b.n	8003724 <constrain+0x40>
    else if (value > max_val) return max_val;
 800370c:	ed97 7a03 	vldr	s14, [r7, #12]
 8003710:	edd7 7a01 	vldr	s15, [r7, #4]
 8003714:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800371c:	dd01      	ble.n	8003722 <constrain+0x3e>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	e000      	b.n	8003724 <constrain+0x40>
    else return value;
 8003722:	68fb      	ldr	r3, [r7, #12]
}
 8003724:	ee07 3a90 	vmov	s15, r3
 8003728:	eeb0 0a67 	vmov.f32	s0, s15
 800372c:	3714      	adds	r7, #20
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
	...

08003738 <init_PIDs>:
float get_roll(float Ax, float Az) {
    return atan2f(-Ax, Az) * 180.0f / M_PI;
}

void init_PIDs(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	af00      	add	r7, sp, #0
//    PID_Init(&pid_roll,  1.5f, 0.0f, 0.05f, 400.0f, 100.0f);
//    PID_Init(&pid_pitch, 1.5f, 0.0f, 0.05f, 400.0f, 100.0f);
//    PID_Init(&pid_yaw,   2.0f, 0.0f, 0.10f, 400.0f, 100.0f);
	PID_Init(&PID_Controller_Pitch.inner_loop, PID_KP_PITCH_INNER, PID_KI_PITCH_INNER, PID_KD_PITCH_INNER, 200.0f, 100.0f);
 800373c:	ed9f 2a27 	vldr	s4, [pc, #156]	@ 80037dc <init_PIDs+0xa4>
 8003740:	eddf 1a27 	vldr	s3, [pc, #156]	@ 80037e0 <init_PIDs+0xa8>
 8003744:	ed9f 1a27 	vldr	s2, [pc, #156]	@ 80037e4 <init_PIDs+0xac>
 8003748:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800374c:	ed9f 0a26 	vldr	s0, [pc, #152]	@ 80037e8 <init_PIDs+0xb0>
 8003750:	4826      	ldr	r0, [pc, #152]	@ (80037ec <init_PIDs+0xb4>)
 8003752:	f001 f942 	bl	80049da <PID_Init>
	PID_Init(&PID_Controller_Roll.inner_loop, PID_KP_ROLL_INNER, PID_KI_ROLL_INNER, PID_KD_ROLL_INNER, 200.0f, 100.0f);
 8003756:	ed9f 2a21 	vldr	s4, [pc, #132]	@ 80037dc <init_PIDs+0xa4>
 800375a:	eddf 1a21 	vldr	s3, [pc, #132]	@ 80037e0 <init_PIDs+0xa8>
 800375e:	ed9f 1a21 	vldr	s2, [pc, #132]	@ 80037e4 <init_PIDs+0xac>
 8003762:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8003766:	ed9f 0a20 	vldr	s0, [pc, #128]	@ 80037e8 <init_PIDs+0xb0>
 800376a:	4821      	ldr	r0, [pc, #132]	@ (80037f0 <init_PIDs+0xb8>)
 800376c:	f001 f935 	bl	80049da <PID_Init>
	PID_Init(&PID_Controller_Yaw, PID_KP_YAW, PID_KI_YAW, PID_KD_YAW, 400.0f, 100.0f);
 8003770:	ed9f 2a1a 	vldr	s4, [pc, #104]	@ 80037dc <init_PIDs+0xa4>
 8003774:	eddf 1a1f 	vldr	s3, [pc, #124]	@ 80037f4 <init_PIDs+0xbc>
 8003778:	ed9f 1a1f 	vldr	s2, [pc, #124]	@ 80037f8 <init_PIDs+0xc0>
 800377c:	eddf 0a1e 	vldr	s1, [pc, #120]	@ 80037f8 <init_PIDs+0xc0>
 8003780:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8003784:	481d      	ldr	r0, [pc, #116]	@ (80037fc <init_PIDs+0xc4>)
 8003786:	f001 f928 	bl	80049da <PID_Init>

	PID_Init(&PID_Controller_Pitch.outer_loop, PID_KP_PITCH_OUTER, PID_KI_PITCH_OUTER, PID_KD_PITCH_OUTER, 200.0f, 50.0f);
 800378a:	ed9f 2a1d 	vldr	s4, [pc, #116]	@ 8003800 <init_PIDs+0xc8>
 800378e:	eddf 1a14 	vldr	s3, [pc, #80]	@ 80037e0 <init_PIDs+0xa8>
 8003792:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8003796:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 8003804 <init_PIDs+0xcc>
 800379a:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 800379e:	481a      	ldr	r0, [pc, #104]	@ (8003808 <init_PIDs+0xd0>)
 80037a0:	f001 f91b 	bl	80049da <PID_Init>
	PID_Init(&PID_Controller_Roll.outer_loop, PID_KP_ROLL_OUTER, PID_KI_ROLL_OUTER, PID_KD_ROLL_OUTER, 200.0f, 50.0f);
 80037a4:	ed9f 2a16 	vldr	s4, [pc, #88]	@ 8003800 <init_PIDs+0xc8>
 80037a8:	eddf 1a0d 	vldr	s3, [pc, #52]	@ 80037e0 <init_PIDs+0xa8>
 80037ac:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 80037b0:	eddf 0a14 	vldr	s1, [pc, #80]	@ 8003804 <init_PIDs+0xcc>
 80037b4:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 80037b8:	4814      	ldr	r0, [pc, #80]	@ (800380c <init_PIDs+0xd4>)
 80037ba:	f001 f90e 	bl	80049da <PID_Init>
	PID_Init(&PID_Controller_Yaw_Rate, PID_KP_YAW_RATE, PID_KI_YAW_RATE, PID_KD_YAW_RATE, 200.0f, 50.0f);
 80037be:	ed9f 2a10 	vldr	s4, [pc, #64]	@ 8003800 <init_PIDs+0xc8>
 80037c2:	eddf 1a07 	vldr	s3, [pc, #28]	@ 80037e0 <init_PIDs+0xa8>
 80037c6:	ed9f 1a0c 	vldr	s2, [pc, #48]	@ 80037f8 <init_PIDs+0xc0>
 80037ca:	eddf 0a0b 	vldr	s1, [pc, #44]	@ 80037f8 <init_PIDs+0xc0>
 80037ce:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 80037d2:	480f      	ldr	r0, [pc, #60]	@ (8003810 <init_PIDs+0xd8>)
 80037d4:	f001 f901 	bl	80049da <PID_Init>

}
 80037d8:	bf00      	nop
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	42c80000 	.word	0x42c80000
 80037e0:	43480000 	.word	0x43480000
 80037e4:	3ecccccd 	.word	0x3ecccccd
 80037e8:	3f99999a 	.word	0x3f99999a
 80037ec:	200004bc 	.word	0x200004bc
 80037f0:	20000454 	.word	0x20000454
 80037f4:	43c80000 	.word	0x43c80000
 80037f8:	00000000 	.word	0x00000000
 80037fc:	200004f0 	.word	0x200004f0
 8003800:	42480000 	.word	0x42480000
 8003804:	3f4ccccd 	.word	0x3f4ccccd
 8003808:	20000488 	.word	0x20000488
 800380c:	20000420 	.word	0x20000420
 8003810:	20000524 	.word	0x20000524

08003814 <CRSF_IdleHandler>:

void CRSF_IdleHandler(void) {
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
    uint16_t dma_remaining = __HAL_DMA_GET_COUNTER(&hdma_usart6_rx);
 800381a:	4b2d      	ldr	r3, [pc, #180]	@ (80038d0 <CRSF_IdleHandler+0xbc>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	813b      	strh	r3, [r7, #8]
    uint16_t new_pos = CRSF_DMA_BUF_SIZE - dma_remaining;
 8003822:	893b      	ldrh	r3, [r7, #8]
 8003824:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8003828:	80fb      	strh	r3, [r7, #6]

    if(new_pos >= old_pos) {
 800382a:	4b2a      	ldr	r3, [pc, #168]	@ (80038d4 <CRSF_IdleHandler+0xc0>)
 800382c:	881b      	ldrh	r3, [r3, #0]
 800382e:	88fa      	ldrh	r2, [r7, #6]
 8003830:	429a      	cmp	r2, r3
 8003832:	d318      	bcc.n	8003866 <CRSF_IdleHandler+0x52>
        for(uint16_t i = old_pos; i < new_pos; i++) {
 8003834:	4b27      	ldr	r3, [pc, #156]	@ (80038d4 <CRSF_IdleHandler+0xc0>)
 8003836:	881b      	ldrh	r3, [r3, #0]
 8003838:	81fb      	strh	r3, [r7, #14]
 800383a:	e00f      	b.n	800385c <CRSF_IdleHandler+0x48>
            if(Check_Status(crsf_dma_buf[i], &receive_frame)) {
 800383c:	89fb      	ldrh	r3, [r7, #14]
 800383e:	4a26      	ldr	r2, [pc, #152]	@ (80038d8 <CRSF_IdleHandler+0xc4>)
 8003840:	5cd3      	ldrb	r3, [r2, r3]
 8003842:	4926      	ldr	r1, [pc, #152]	@ (80038dc <CRSF_IdleHandler+0xc8>)
 8003844:	4618      	mov	r0, r3
 8003846:	f7fd fd77 	bl	8001338 <Check_Status>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d002      	beq.n	8003856 <CRSF_IdleHandler+0x42>
                CRsF_Process(&receive_frame);
 8003850:	4822      	ldr	r0, [pc, #136]	@ (80038dc <CRSF_IdleHandler+0xc8>)
 8003852:	f7fd fe27 	bl	80014a4 <CRsF_Process>
        for(uint16_t i = old_pos; i < new_pos; i++) {
 8003856:	89fb      	ldrh	r3, [r7, #14]
 8003858:	3301      	adds	r3, #1
 800385a:	81fb      	strh	r3, [r7, #14]
 800385c:	89fa      	ldrh	r2, [r7, #14]
 800385e:	88fb      	ldrh	r3, [r7, #6]
 8003860:	429a      	cmp	r2, r3
 8003862:	d3eb      	bcc.n	800383c <CRSF_IdleHandler+0x28>
 8003864:	e02d      	b.n	80038c2 <CRSF_IdleHandler+0xae>
            }
        }
    } else {
        for(uint16_t i = old_pos; i < CRSF_DMA_BUF_SIZE; i++) {
 8003866:	4b1b      	ldr	r3, [pc, #108]	@ (80038d4 <CRSF_IdleHandler+0xc0>)
 8003868:	881b      	ldrh	r3, [r3, #0]
 800386a:	81bb      	strh	r3, [r7, #12]
 800386c:	e00f      	b.n	800388e <CRSF_IdleHandler+0x7a>
            if(Check_Status(crsf_dma_buf[i], &receive_frame)) {
 800386e:	89bb      	ldrh	r3, [r7, #12]
 8003870:	4a19      	ldr	r2, [pc, #100]	@ (80038d8 <CRSF_IdleHandler+0xc4>)
 8003872:	5cd3      	ldrb	r3, [r2, r3]
 8003874:	4919      	ldr	r1, [pc, #100]	@ (80038dc <CRSF_IdleHandler+0xc8>)
 8003876:	4618      	mov	r0, r3
 8003878:	f7fd fd5e 	bl	8001338 <Check_Status>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d002      	beq.n	8003888 <CRSF_IdleHandler+0x74>
                CRsF_Process(&receive_frame);
 8003882:	4816      	ldr	r0, [pc, #88]	@ (80038dc <CRSF_IdleHandler+0xc8>)
 8003884:	f7fd fe0e 	bl	80014a4 <CRsF_Process>
        for(uint16_t i = old_pos; i < CRSF_DMA_BUF_SIZE; i++) {
 8003888:	89bb      	ldrh	r3, [r7, #12]
 800388a:	3301      	adds	r3, #1
 800388c:	81bb      	strh	r3, [r7, #12]
 800388e:	89bb      	ldrh	r3, [r7, #12]
 8003890:	2b7f      	cmp	r3, #127	@ 0x7f
 8003892:	d9ec      	bls.n	800386e <CRSF_IdleHandler+0x5a>
            }
        }
        for(uint16_t i = 0; i < new_pos; i++) {
 8003894:	2300      	movs	r3, #0
 8003896:	817b      	strh	r3, [r7, #10]
 8003898:	e00f      	b.n	80038ba <CRSF_IdleHandler+0xa6>
            if(Check_Status(crsf_dma_buf[i], &receive_frame)) {
 800389a:	897b      	ldrh	r3, [r7, #10]
 800389c:	4a0e      	ldr	r2, [pc, #56]	@ (80038d8 <CRSF_IdleHandler+0xc4>)
 800389e:	5cd3      	ldrb	r3, [r2, r3]
 80038a0:	490e      	ldr	r1, [pc, #56]	@ (80038dc <CRSF_IdleHandler+0xc8>)
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7fd fd48 	bl	8001338 <Check_Status>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d002      	beq.n	80038b4 <CRSF_IdleHandler+0xa0>
                CRsF_Process(&receive_frame);
 80038ae:	480b      	ldr	r0, [pc, #44]	@ (80038dc <CRSF_IdleHandler+0xc8>)
 80038b0:	f7fd fdf8 	bl	80014a4 <CRsF_Process>
        for(uint16_t i = 0; i < new_pos; i++) {
 80038b4:	897b      	ldrh	r3, [r7, #10]
 80038b6:	3301      	adds	r3, #1
 80038b8:	817b      	strh	r3, [r7, #10]
 80038ba:	897a      	ldrh	r2, [r7, #10]
 80038bc:	88fb      	ldrh	r3, [r7, #6]
 80038be:	429a      	cmp	r2, r3
 80038c0:	d3eb      	bcc.n	800389a <CRSF_IdleHandler+0x86>
            }
        }
    }

    old_pos = new_pos;
 80038c2:	4a04      	ldr	r2, [pc, #16]	@ (80038d4 <CRSF_IdleHandler+0xc0>)
 80038c4:	88fb      	ldrh	r3, [r7, #6]
 80038c6:	8013      	strh	r3, [r2, #0]
}
 80038c8:	bf00      	nop
 80038ca:	3710      	adds	r7, #16
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	20001020 	.word	0x20001020
 80038d4:	200009e0 	.word	0x200009e0
 80038d8:	20000960 	.word	0x20000960
 80038dc:	20000930 	.word	0x20000930

080038e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b08a      	sub	sp, #40	@ 0x28
 80038e4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80038e6:	f002 fad9 	bl	8005e9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80038ea:	f000 fc65 	bl	80041b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80038ee:	f7ff fd73 	bl	80033d8 <MX_GPIO_Init>
  MX_DMA_Init();
 80038f2:	f7fd ff79 	bl	80017e8 <MX_DMA_Init>
  MX_SPI1_Init();
 80038f6:	f001 fad1 	bl	8004e9c <MX_SPI1_Init>
  MX_TIM2_Init();
 80038fa:	f001 fe49 	bl	8005590 <MX_TIM2_Init>
  MX_TIM3_Init();
 80038fe:	f001 fe93 	bl	8005628 <MX_TIM3_Init>
  MX_TIM5_Init();
 8003902:	f001 ff61 	bl	80057c8 <MX_TIM5_Init>
  MX_USART6_UART_Init();
 8003906:	f002 f9ef 	bl	8005ce8 <MX_USART6_UART_Init>
  MX_USB_DEVICE_Init();
 800390a:	f00c fc79 	bl	8010200 <MX_USB_DEVICE_Init>
  MX_SPI3_Init();
 800390e:	f001 fafb 	bl	8004f08 <MX_SPI3_Init>
  MX_ADC1_Init();
 8003912:	f7fd fe97 	bl	8001644 <MX_ADC1_Init>
  MX_TIM4_Init();
 8003916:	f001 ff09 	bl	800572c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  //IIR_Filter_3D_Init(&acc_filtered, IIR_ACC_ALPHA, IIR_ACC_BETA);
  IIR_Filter_3D_Init(&gyro_filtered_comp, IIR_GYR_ALPHA, IIR_GYR_BETA);
 800391a:	eddf 0a70 	vldr	s1, [pc, #448]	@ 8003adc <main+0x1fc>
 800391e:	ed9f 0a70 	vldr	s0, [pc, #448]	@ 8003ae0 <main+0x200>
 8003922:	4870      	ldr	r0, [pc, #448]	@ (8003ae4 <main+0x204>)
 8003924:	f7ff fcfd 	bl	8003322 <IIR_Filter_3D_Init>
  IIR_Filter_3D_Init(&gyro_filtered_ekf, IIR_GYR_ALPHA, IIR_GYR_BETA);
 8003928:	eddf 0a6c 	vldr	s1, [pc, #432]	@ 8003adc <main+0x1fc>
 800392c:	ed9f 0a6c 	vldr	s0, [pc, #432]	@ 8003ae0 <main+0x200>
 8003930:	486d      	ldr	r0, [pc, #436]	@ (8003ae8 <main+0x208>)
 8003932:	f7ff fcf6 	bl	8003322 <IIR_Filter_3D_Init>

  MPU6000_Init(&mpu, &hspi1);
 8003936:	496d      	ldr	r1, [pc, #436]	@ (8003aec <main+0x20c>)
 8003938:	486d      	ldr	r0, [pc, #436]	@ (8003af0 <main+0x210>)
 800393a:	f000 fd01 	bl	8004340 <MPU6000_Init>

  mpu.state=0;
 800393e:	4b6c      	ldr	r3, [pc, #432]	@ (8003af0 <main+0x210>)
 8003940:	2200      	movs	r2, #0
 8003942:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
  for(int i=0;i<=14;i++) mpu.tx_buffer[i]=0xFF;
 8003946:	2300      	movs	r3, #0
 8003948:	627b      	str	r3, [r7, #36]	@ 0x24
 800394a:	e008      	b.n	800395e <main+0x7e>
 800394c:	4a68      	ldr	r2, [pc, #416]	@ (8003af0 <main+0x210>)
 800394e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003950:	4413      	add	r3, r2
 8003952:	3338      	adds	r3, #56	@ 0x38
 8003954:	22ff      	movs	r2, #255	@ 0xff
 8003956:	701a      	strb	r2, [r3, #0]
 8003958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800395a:	3301      	adds	r3, #1
 800395c:	627b      	str	r3, [r7, #36]	@ 0x24
 800395e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003960:	2b0e      	cmp	r3, #14
 8003962:	ddf3      	ble.n	800394c <main+0x6c>
  init_PIDs();
 8003964:	f7ff fee8 	bl	8003738 <init_PIDs>
  MPU6000_Calibrate(&mpu);
 8003968:	4861      	ldr	r0, [pc, #388]	@ (8003af0 <main+0x210>)
 800396a:	f000 ff73 	bl	8004854 <MPU6000_Calibrate>

  //Fills arrays in
  Dshot_DMABuffer_init(DShot_DMABufferMotor1);
 800396e:	4861      	ldr	r0, [pc, #388]	@ (8003af4 <main+0x214>)
 8003970:	f7fd ffda 	bl	8001928 <Dshot_DMABuffer_init>
  Dshot_DMABuffer_init(DShot_DMABufferMotor2);
 8003974:	4860      	ldr	r0, [pc, #384]	@ (8003af8 <main+0x218>)
 8003976:	f7fd ffd7 	bl	8001928 <Dshot_DMABuffer_init>
  Dshot_DMABuffer_init(DShot_DMABufferMotor3);
 800397a:	4860      	ldr	r0, [pc, #384]	@ (8003afc <main+0x21c>)
 800397c:	f7fd ffd4 	bl	8001928 <Dshot_DMABuffer_init>
  Dshot_DMABuffer_init(DShot_DMABufferMotor4);
 8003980:	485f      	ldr	r0, [pc, #380]	@ (8003b00 <main+0x220>)
 8003982:	f7fd ffd1 	bl	8001928 <Dshot_DMABuffer_init>
  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor1);
 8003986:	485f      	ldr	r0, [pc, #380]	@ (8003b04 <main+0x224>)
 8003988:	f7fd ffe8 	bl	800195c <Dshot_MemoryBuffer_init>
  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor2);
 800398c:	485e      	ldr	r0, [pc, #376]	@ (8003b08 <main+0x228>)
 800398e:	f7fd ffe5 	bl	800195c <Dshot_MemoryBuffer_init>
  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor3);
 8003992:	485e      	ldr	r0, [pc, #376]	@ (8003b0c <main+0x22c>)
 8003994:	f7fd ffe2 	bl	800195c <Dshot_MemoryBuffer_init>
  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor4);
 8003998:	485d      	ldr	r0, [pc, #372]	@ (8003b10 <main+0x230>)
 800399a:	f7fd ffdf 	bl	800195c <Dshot_MemoryBuffer_init>
  Dshot_Calibrate(DShot_DMABufferMotor1);
 800399e:	4855      	ldr	r0, [pc, #340]	@ (8003af4 <main+0x214>)
 80039a0:	f7fd fff6 	bl	8001990 <Dshot_Calibrate>
  Dshot_Calibrate(DShot_DMABufferMotor2);
 80039a4:	4854      	ldr	r0, [pc, #336]	@ (8003af8 <main+0x218>)
 80039a6:	f7fd fff3 	bl	8001990 <Dshot_Calibrate>
  Dshot_Calibrate(DShot_DMABufferMotor3);
 80039aa:	4854      	ldr	r0, [pc, #336]	@ (8003afc <main+0x21c>)
 80039ac:	f7fd fff0 	bl	8001990 <Dshot_Calibrate>
  Dshot_Calibrate(DShot_DMABufferMotor4);
 80039b0:	4853      	ldr	r0, [pc, #332]	@ (8003b00 <main+0x220>)
 80039b2:	f7fd ffed 	bl	8001990 <Dshot_Calibrate>

  //HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_1, DShot_DMABufferMotor1, DMA_BUFFER_LENGTH);
  HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_4, DShot_DMABufferMotor1, DMA_BUFFER_LENGTH);
 80039b6:	2320      	movs	r3, #32
 80039b8:	4a4e      	ldr	r2, [pc, #312]	@ (8003af4 <main+0x214>)
 80039ba:	210c      	movs	r1, #12
 80039bc:	4855      	ldr	r0, [pc, #340]	@ (8003b14 <main+0x234>)
 80039be:	f006 fec9 	bl	800a754 <HAL_TIM_PWM_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_3, DShot_DMABufferMotor2, DMA_BUFFER_LENGTH);
 80039c2:	2320      	movs	r3, #32
 80039c4:	4a4c      	ldr	r2, [pc, #304]	@ (8003af8 <main+0x218>)
 80039c6:	2108      	movs	r1, #8
 80039c8:	4853      	ldr	r0, [pc, #332]	@ (8003b18 <main+0x238>)
 80039ca:	f006 fec3 	bl	800a754 <HAL_TIM_PWM_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_4, DShot_DMABufferMotor3, DMA_BUFFER_LENGTH);
 80039ce:	2320      	movs	r3, #32
 80039d0:	4a4a      	ldr	r2, [pc, #296]	@ (8003afc <main+0x21c>)
 80039d2:	210c      	movs	r1, #12
 80039d4:	4850      	ldr	r0, [pc, #320]	@ (8003b18 <main+0x238>)
 80039d6:	f006 febd 	bl	800a754 <HAL_TIM_PWM_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_3, DShot_DMABufferMotor4, DMA_BUFFER_LENGTH);
 80039da:	2320      	movs	r3, #32
 80039dc:	4a48      	ldr	r2, [pc, #288]	@ (8003b00 <main+0x220>)
 80039de:	2108      	movs	r1, #8
 80039e0:	484c      	ldr	r0, [pc, #304]	@ (8003b14 <main+0x234>)
 80039e2:	f006 feb7 	bl	800a754 <HAL_TIM_PWM_Start_DMA>

  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor1);
 80039e6:	4947      	ldr	r1, [pc, #284]	@ (8003b04 <main+0x224>)
 80039e8:	2000      	movs	r0, #0
 80039ea:	f7fd ffeb 	bl	80019c4 <Dshot_PrepareFrame>
  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor2);
 80039ee:	4946      	ldr	r1, [pc, #280]	@ (8003b08 <main+0x228>)
 80039f0:	2000      	movs	r0, #0
 80039f2:	f7fd ffe7 	bl	80019c4 <Dshot_PrepareFrame>
  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor3);
 80039f6:	4945      	ldr	r1, [pc, #276]	@ (8003b0c <main+0x22c>)
 80039f8:	2000      	movs	r0, #0
 80039fa:	f7fd ffe3 	bl	80019c4 <Dshot_PrepareFrame>
  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor4);
 80039fe:	4944      	ldr	r1, [pc, #272]	@ (8003b10 <main+0x230>)
 8003a00:	2000      	movs	r0, #0
 8003a02:	f7fd ffdf 	bl	80019c4 <Dshot_PrepareFrame>

  HAL_Delay(3000);
 8003a06:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003a0a:	f002 fab9 	bl	8005f80 <HAL_Delay>

  HAL_UART_Receive_DMA(&huart6, crsf_dma_buf, CRSF_DMA_BUF_SIZE);
 8003a0e:	2280      	movs	r2, #128	@ 0x80
 8003a10:	4942      	ldr	r1, [pc, #264]	@ (8003b1c <main+0x23c>)
 8003a12:	4843      	ldr	r0, [pc, #268]	@ (8003b20 <main+0x240>)
 8003a14:	f007 ffd8 	bl	800b9c8 <HAL_UART_Receive_DMA>
  __HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);  // enable IDLE interrupt
 8003a18:	4b41      	ldr	r3, [pc, #260]	@ (8003b20 <main+0x240>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68da      	ldr	r2, [r3, #12]
 8003a1e:	4b40      	ldr	r3, [pc, #256]	@ (8003b20 <main+0x240>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f042 0210 	orr.w	r2, r2, #16
 8003a26:	60da      	str	r2, [r3, #12]
  HAL_TIM_Base_Start_IT(&htim2);
 8003a28:	483e      	ldr	r0, [pc, #248]	@ (8003b24 <main+0x244>)
 8003a2a:	f006 fdc9 	bl	800a5c0 <HAL_TIM_Base_Start_IT>

  HAL_GPIO_WritePin(FLASH_CS_PORT, FLASH_CS_PIN, GPIO_PIN_SET);
 8003a2e:	2201      	movs	r2, #1
 8003a30:	2108      	movs	r1, #8
 8003a32:	483d      	ldr	r0, [pc, #244]	@ (8003b28 <main+0x248>)
 8003a34:	f003 fea8 	bl	8007788 <HAL_GPIO_WritePin>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&battery_voltage_raw, 1);
 8003a38:	2201      	movs	r2, #1
 8003a3a:	493c      	ldr	r1, [pc, #240]	@ (8003b2c <main+0x24c>)
 8003a3c:	483c      	ldr	r0, [pc, #240]	@ (8003b30 <main+0x250>)
 8003a3e:	f002 fc17 	bl	8006270 <HAL_ADC_Start_DMA>
//      blackbox_packet[i].roll = 0;
//      blackbox_packet[i].pitch = 0;
//      blackbox_packet[i].yaw = 0;
//  }
//  id = W25Q_ReadID();
  HAL_TIM_Base_Start_IT(&htim4);
 8003a42:	483c      	ldr	r0, [pc, #240]	@ (8003b34 <main+0x254>)
 8003a44:	f006 fdbc 	bl	800a5c0 <HAL_TIM_Base_Start_IT>
  EKF_Init(&ekf, mpu.gyro_offset[0], mpu.gyro_offset[1]);
 8003a48:	4b29      	ldr	r3, [pc, #164]	@ (8003af0 <main+0x210>)
 8003a4a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003a4e:	4b28      	ldr	r3, [pc, #160]	@ (8003af0 <main+0x210>)
 8003a50:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8003a54:	eef0 0a47 	vmov.f32	s1, s14
 8003a58:	eeb0 0a67 	vmov.f32	s0, s15
 8003a5c:	4836      	ldr	r0, [pc, #216]	@ (8003b38 <main+0x258>)
 8003a5e:	f7fe fb83 	bl	8002168 <EKF_Init>
  t_prev = micros();
 8003a62:	f002 f917 	bl	8005c94 <micros>
 8003a66:	4603      	mov	r3, r0
 8003a68:	4a34      	ldr	r2, [pc, #208]	@ (8003b3c <main+0x25c>)
 8003a6a:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (drone_system_state == SYSTEM_STATE_FLY_MODE){
 8003a6c:	4b34      	ldr	r3, [pc, #208]	@ (8003b40 <main+0x260>)
 8003a6e:	781b      	ldrb	r3, [r3, #0]
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d1fa      	bne.n	8003a6c <main+0x18c>
		  if (ScaledControllerOutput[CH_ARM] < 1500){
 8003a76:	4b33      	ldr	r3, [pc, #204]	@ (8003b44 <main+0x264>)
 8003a78:	edd3 7a04 	vldr	s15, [r3, #16]
 8003a7c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8003b48 <main+0x268>
 8003a80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a88:	d568      	bpl.n	8003b5c <main+0x27c>
			  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor1);
 8003a8a:	491e      	ldr	r1, [pc, #120]	@ (8003b04 <main+0x224>)
 8003a8c:	2000      	movs	r0, #0
 8003a8e:	f7fd ff99 	bl	80019c4 <Dshot_PrepareFrame>
			  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor2);
 8003a92:	491d      	ldr	r1, [pc, #116]	@ (8003b08 <main+0x228>)
 8003a94:	2000      	movs	r0, #0
 8003a96:	f7fd ff95 	bl	80019c4 <Dshot_PrepareFrame>
			  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor3);
 8003a9a:	491c      	ldr	r1, [pc, #112]	@ (8003b0c <main+0x22c>)
 8003a9c:	2000      	movs	r0, #0
 8003a9e:	f7fd ff91 	bl	80019c4 <Dshot_PrepareFrame>
			  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor4);
 8003aa2:	491b      	ldr	r1, [pc, #108]	@ (8003b10 <main+0x230>)
 8003aa4:	2000      	movs	r0, #0
 8003aa6:	f7fd ff8d 	bl	80019c4 <Dshot_PrepareFrame>
			  PID_Controller_Pitch.inner_loop.error_sum = 0;
 8003aaa:	4b28      	ldr	r3, [pc, #160]	@ (8003b4c <main+0x26c>)
 8003aac:	f04f 0200 	mov.w	r2, #0
 8003ab0:	651a      	str	r2, [r3, #80]	@ 0x50
			  PID_Controller_Pitch.outer_loop.error_sum = 0;
 8003ab2:	4b26      	ldr	r3, [pc, #152]	@ (8003b4c <main+0x26c>)
 8003ab4:	f04f 0200 	mov.w	r2, #0
 8003ab8:	61da      	str	r2, [r3, #28]
			  PID_Controller_Roll.inner_loop.error_sum = 0;
 8003aba:	4b25      	ldr	r3, [pc, #148]	@ (8003b50 <main+0x270>)
 8003abc:	f04f 0200 	mov.w	r2, #0
 8003ac0:	651a      	str	r2, [r3, #80]	@ 0x50
			  PID_Controller_Roll.outer_loop.error_sum = 0;
 8003ac2:	4b23      	ldr	r3, [pc, #140]	@ (8003b50 <main+0x270>)
 8003ac4:	f04f 0200 	mov.w	r2, #0
 8003ac8:	61da      	str	r2, [r3, #28]
			  PID_Controller_Yaw_Rate.error_sum = 0;
 8003aca:	4b22      	ldr	r3, [pc, #136]	@ (8003b54 <main+0x274>)
 8003acc:	f04f 0200 	mov.w	r2, #0
 8003ad0:	61da      	str	r2, [r3, #28]
			  PID_Controller_Yaw.error_sum = 0;
 8003ad2:	4b21      	ldr	r3, [pc, #132]	@ (8003b58 <main+0x278>)
 8003ad4:	f04f 0200 	mov.w	r2, #0
 8003ad8:	61da      	str	r2, [r3, #28]
 8003ada:	e06f      	b.n	8003bbc <main+0x2dc>
 8003adc:	3e3b15b5 	.word	0x3e3b15b5
 8003ae0:	3f227525 	.word	0x3f227525
 8003ae4:	200005e4 	.word	0x200005e4
 8003ae8:	200005b4 	.word	0x200005b4
 8003aec:	20000b64 	.word	0x20000b64
 8003af0:	20000558 	.word	0x20000558
 8003af4:	20000654 	.word	0x20000654
 8003af8:	20000714 	.word	0x20000714
 8003afc:	200007d4 	.word	0x200007d4
 8003b00:	20000894 	.word	0x20000894
 8003b04:	20000614 	.word	0x20000614
 8003b08:	200006d4 	.word	0x200006d4
 8003b0c:	20000794 	.word	0x20000794
 8003b10:	20000854 	.word	0x20000854
 8003b14:	20000e10 	.word	0x20000e10
 8003b18:	20000d80 	.word	0x20000d80
 8003b1c:	20000960 	.word	0x20000960
 8003b20:	20000fd8 	.word	0x20000fd8
 8003b24:	20000d38 	.word	0x20000d38
 8003b28:	40020400 	.word	0x40020400
 8003b2c:	200009f0 	.word	0x200009f0
 8003b30:	2000034c 	.word	0x2000034c
 8003b34:	20000dc8 	.word	0x20000dc8
 8003b38:	20000a08 	.word	0x20000a08
 8003b3c:	20000a04 	.word	0x20000a04
 8003b40:	200009e9 	.word	0x200009e9
 8003b44:	2000094c 	.word	0x2000094c
 8003b48:	44bb8000 	.word	0x44bb8000
 8003b4c:	20000488 	.word	0x20000488
 8003b50:	20000420 	.word	0x20000420
 8003b54:	20000524 	.word	0x20000524
 8003b58:	200004f0 	.word	0x200004f0


		  }
		  else{
			  //0 <= m1, m2, m3, m4 <= 1999
			  Dshot_PrepareFrame(m1, DShot_MemoryBufferMotor1);
 8003b5c:	4bb2      	ldr	r3, [pc, #712]	@ (8003e28 <main+0x548>)
 8003b5e:	edd3 7a00 	vldr	s15, [r3]
 8003b62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b66:	ee17 3a90 	vmov	r3, s15
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	49af      	ldr	r1, [pc, #700]	@ (8003e2c <main+0x54c>)
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f7fd ff28 	bl	80019c4 <Dshot_PrepareFrame>
			  Dshot_PrepareFrame(m2, DShot_MemoryBufferMotor2);
 8003b74:	4bae      	ldr	r3, [pc, #696]	@ (8003e30 <main+0x550>)
 8003b76:	edd3 7a00 	vldr	s15, [r3]
 8003b7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b7e:	ee17 3a90 	vmov	r3, s15
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	49ab      	ldr	r1, [pc, #684]	@ (8003e34 <main+0x554>)
 8003b86:	4618      	mov	r0, r3
 8003b88:	f7fd ff1c 	bl	80019c4 <Dshot_PrepareFrame>
			  Dshot_PrepareFrame(m3, DShot_MemoryBufferMotor3);
 8003b8c:	4baa      	ldr	r3, [pc, #680]	@ (8003e38 <main+0x558>)
 8003b8e:	edd3 7a00 	vldr	s15, [r3]
 8003b92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b96:	ee17 3a90 	vmov	r3, s15
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	49a7      	ldr	r1, [pc, #668]	@ (8003e3c <main+0x55c>)
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7fd ff10 	bl	80019c4 <Dshot_PrepareFrame>
			  Dshot_PrepareFrame(m4, DShot_MemoryBufferMotor4);
 8003ba4:	4ba6      	ldr	r3, [pc, #664]	@ (8003e40 <main+0x560>)
 8003ba6:	edd3 7a00 	vldr	s15, [r3]
 8003baa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bae:	ee17 3a90 	vmov	r3, s15
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	49a3      	ldr	r1, [pc, #652]	@ (8003e44 <main+0x564>)
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7fd ff04 	bl	80019c4 <Dshot_PrepareFrame>
		  }

		  if (mpu.state==2){
 8003bbc:	4ba2      	ldr	r3, [pc, #648]	@ (8003e48 <main+0x568>)
 8003bbe:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	f47f af51 	bne.w	8003a6c <main+0x18c>
			  MPU6000_Process_DMA(&mpu);
 8003bca:	489f      	ldr	r0, [pc, #636]	@ (8003e48 <main+0x568>)
 8003bcc:	f000 fc6e 	bl	80044ac <MPU6000_Process_DMA>
			  mpu.state = 0;
 8003bd0:	4b9d      	ldr	r3, [pc, #628]	@ (8003e48 <main+0x568>)
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			  #if SENSOR_FUSION_MODE ==  EKF_MODE
			  //EKF filter
			  // IIR_Filter_3D_Update(&acc_filtered, mpu.acc[0], mpu.acc[1], mpu.acc[2], &acc_x, &acc_y, &acc_z);
			  acc_x = mpu.acc[0];
 8003bd8:	4b9b      	ldr	r3, [pc, #620]	@ (8003e48 <main+0x568>)
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	4a9b      	ldr	r2, [pc, #620]	@ (8003e4c <main+0x56c>)
 8003bde:	6013      	str	r3, [r2, #0]
			  acc_y = mpu.acc[1];
 8003be0:	4b99      	ldr	r3, [pc, #612]	@ (8003e48 <main+0x568>)
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	4a9a      	ldr	r2, [pc, #616]	@ (8003e50 <main+0x570>)
 8003be6:	6013      	str	r3, [r2, #0]
			  acc_z = mpu.acc[2];
 8003be8:	4b97      	ldr	r3, [pc, #604]	@ (8003e48 <main+0x568>)
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	4a99      	ldr	r2, [pc, #612]	@ (8003e54 <main+0x574>)
 8003bee:	6013      	str	r3, [r2, #0]
			  mpu.gyro[0] += mpu.gyro_offset[0];
 8003bf0:	4b95      	ldr	r3, [pc, #596]	@ (8003e48 <main+0x568>)
 8003bf2:	ed93 7a04 	vldr	s14, [r3, #16]
 8003bf6:	4b94      	ldr	r3, [pc, #592]	@ (8003e48 <main+0x568>)
 8003bf8:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003bfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c00:	4b91      	ldr	r3, [pc, #580]	@ (8003e48 <main+0x568>)
 8003c02:	edc3 7a04 	vstr	s15, [r3, #16]
			  mpu.gyro[1] += mpu.gyro_offset[1];
 8003c06:	4b90      	ldr	r3, [pc, #576]	@ (8003e48 <main+0x568>)
 8003c08:	ed93 7a05 	vldr	s14, [r3, #20]
 8003c0c:	4b8e      	ldr	r3, [pc, #568]	@ (8003e48 <main+0x568>)
 8003c0e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003c12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c16:	4b8c      	ldr	r3, [pc, #560]	@ (8003e48 <main+0x568>)
 8003c18:	edc3 7a05 	vstr	s15, [r3, #20]


			  IIR_Filter_3D_Update(&gyro_filtered_ekf, mpu.gyro[0], mpu.gyro[1], mpu.gyro[2], &gyro_p, &gyro_q, &gyro_r);
 8003c1c:	4b8a      	ldr	r3, [pc, #552]	@ (8003e48 <main+0x568>)
 8003c1e:	edd3 7a04 	vldr	s15, [r3, #16]
 8003c22:	4b89      	ldr	r3, [pc, #548]	@ (8003e48 <main+0x568>)
 8003c24:	ed93 7a05 	vldr	s14, [r3, #20]
 8003c28:	4b87      	ldr	r3, [pc, #540]	@ (8003e48 <main+0x568>)
 8003c2a:	edd3 6a06 	vldr	s13, [r3, #24]
 8003c2e:	4b8a      	ldr	r3, [pc, #552]	@ (8003e58 <main+0x578>)
 8003c30:	4a8a      	ldr	r2, [pc, #552]	@ (8003e5c <main+0x57c>)
 8003c32:	498b      	ldr	r1, [pc, #556]	@ (8003e60 <main+0x580>)
 8003c34:	eeb0 1a66 	vmov.f32	s2, s13
 8003c38:	eef0 0a47 	vmov.f32	s1, s14
 8003c3c:	eeb0 0a67 	vmov.f32	s0, s15
 8003c40:	4888      	ldr	r0, [pc, #544]	@ (8003e64 <main+0x584>)
 8003c42:	f7ff fb94 	bl	800336e <IIR_Filter_3D_Update>

			  float gyro_rad_s[3];
			  gyro_rad_s[0] = gyro_p * M_PI / 180.0f;
 8003c46:	4b86      	ldr	r3, [pc, #536]	@ (8003e60 <main+0x580>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7fc fc8c 	bl	8000568 <__aeabi_f2d>
 8003c50:	a371      	add	r3, pc, #452	@ (adr r3, 8003e18 <main+0x538>)
 8003c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c56:	f7fc fcdf 	bl	8000618 <__aeabi_dmul>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	460b      	mov	r3, r1
 8003c5e:	4610      	mov	r0, r2
 8003c60:	4619      	mov	r1, r3
 8003c62:	f04f 0200 	mov.w	r2, #0
 8003c66:	4b80      	ldr	r3, [pc, #512]	@ (8003e68 <main+0x588>)
 8003c68:	f7fc fe00 	bl	800086c <__aeabi_ddiv>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	460b      	mov	r3, r1
 8003c70:	4610      	mov	r0, r2
 8003c72:	4619      	mov	r1, r3
 8003c74:	f7fc ffa8 	bl	8000bc8 <__aeabi_d2f>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	60fb      	str	r3, [r7, #12]
			  gyro_rad_s[1] = gyro_q * M_PI / 180.0f;
 8003c7c:	4b77      	ldr	r3, [pc, #476]	@ (8003e5c <main+0x57c>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4618      	mov	r0, r3
 8003c82:	f7fc fc71 	bl	8000568 <__aeabi_f2d>
 8003c86:	a364      	add	r3, pc, #400	@ (adr r3, 8003e18 <main+0x538>)
 8003c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c8c:	f7fc fcc4 	bl	8000618 <__aeabi_dmul>
 8003c90:	4602      	mov	r2, r0
 8003c92:	460b      	mov	r3, r1
 8003c94:	4610      	mov	r0, r2
 8003c96:	4619      	mov	r1, r3
 8003c98:	f04f 0200 	mov.w	r2, #0
 8003c9c:	4b72      	ldr	r3, [pc, #456]	@ (8003e68 <main+0x588>)
 8003c9e:	f7fc fde5 	bl	800086c <__aeabi_ddiv>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	4610      	mov	r0, r2
 8003ca8:	4619      	mov	r1, r3
 8003caa:	f7fc ff8d 	bl	8000bc8 <__aeabi_d2f>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	613b      	str	r3, [r7, #16]
			  gyro_rad_s[2] = gyro_r * M_PI / 180.0f;
 8003cb2:	4b69      	ldr	r3, [pc, #420]	@ (8003e58 <main+0x578>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f7fc fc56 	bl	8000568 <__aeabi_f2d>
 8003cbc:	a356      	add	r3, pc, #344	@ (adr r3, 8003e18 <main+0x538>)
 8003cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc2:	f7fc fca9 	bl	8000618 <__aeabi_dmul>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	460b      	mov	r3, r1
 8003cca:	4610      	mov	r0, r2
 8003ccc:	4619      	mov	r1, r3
 8003cce:	f04f 0200 	mov.w	r2, #0
 8003cd2:	4b65      	ldr	r3, [pc, #404]	@ (8003e68 <main+0x588>)
 8003cd4:	f7fc fdca 	bl	800086c <__aeabi_ddiv>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	460b      	mov	r3, r1
 8003cdc:	4610      	mov	r0, r2
 8003cde:	4619      	mov	r1, r3
 8003ce0:	f7fc ff72 	bl	8000bc8 <__aeabi_d2f>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	617b      	str	r3, [r7, #20]

			  float acc_m_s2[3];
			  acc_m_s2[0] = acc_x * 9.81f;
 8003ce8:	4b58      	ldr	r3, [pc, #352]	@ (8003e4c <main+0x56c>)
 8003cea:	edd3 7a00 	vldr	s15, [r3]
 8003cee:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 8003e6c <main+0x58c>
 8003cf2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003cf6:	edc7 7a00 	vstr	s15, [r7]
			  acc_m_s2[1] = acc_y * 9.81f;
 8003cfa:	4b55      	ldr	r3, [pc, #340]	@ (8003e50 <main+0x570>)
 8003cfc:	edd3 7a00 	vldr	s15, [r3]
 8003d00:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8003e6c <main+0x58c>
 8003d04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d08:	edc7 7a01 	vstr	s15, [r7, #4]
			  acc_m_s2[2] = acc_z * 9.81f;
 8003d0c:	4b51      	ldr	r3, [pc, #324]	@ (8003e54 <main+0x574>)
 8003d0e:	edd3 7a00 	vldr	s15, [r3]
 8003d12:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8003e6c <main+0x58c>
 8003d16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d1a:	edc7 7a02 	vstr	s15, [r7, #8]
			  float yawDot = gyro_r;
 8003d1e:	4b4e      	ldr	r3, [pc, #312]	@ (8003e58 <main+0x578>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	623b      	str	r3, [r7, #32]
			  t = micros();
 8003d24:	f001 ffb6 	bl	8005c94 <micros>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	4a51      	ldr	r2, [pc, #324]	@ (8003e70 <main+0x590>)
 8003d2c:	6013      	str	r3, [r2, #0]
			  dt = (t - t_prev) / 1000000.0f;
 8003d2e:	4b50      	ldr	r3, [pc, #320]	@ (8003e70 <main+0x590>)
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	4b50      	ldr	r3, [pc, #320]	@ (8003e74 <main+0x594>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	ee07 3a90 	vmov	s15, r3
 8003d3c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d40:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8003e78 <main+0x598>
 8003d44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d48:	4b4c      	ldr	r3, [pc, #304]	@ (8003e7c <main+0x59c>)
 8003d4a:	edc3 7a00 	vstr	s15, [r3]

			  EKF_Predict(&ekf, gyro_rad_s, dt);
 8003d4e:	4b4b      	ldr	r3, [pc, #300]	@ (8003e7c <main+0x59c>)
 8003d50:	edd3 7a00 	vldr	s15, [r3]
 8003d54:	f107 030c 	add.w	r3, r7, #12
 8003d58:	eeb0 0a67 	vmov.f32	s0, s15
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	4848      	ldr	r0, [pc, #288]	@ (8003e80 <main+0x5a0>)
 8003d60:	f7fe fbea 	bl	8002538 <EKF_Predict>
			  EKF_UpdateAccel(&ekf, acc_m_s2);
 8003d64:	463b      	mov	r3, r7
 8003d66:	4619      	mov	r1, r3
 8003d68:	4845      	ldr	r0, [pc, #276]	@ (8003e80 <main+0x5a0>)
 8003d6a:	f7fe fe0f 	bl	800298c <EKF_UpdateAccel>

			  t_prev = t;
 8003d6e:	4b40      	ldr	r3, [pc, #256]	@ (8003e70 <main+0x590>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a40      	ldr	r2, [pc, #256]	@ (8003e74 <main+0x594>)
 8003d74:	6013      	str	r3, [r2, #0]
			  quad_to_euler(&ekf, &roll_rad_ekf, &pitch_rad);
 8003d76:	4a43      	ldr	r2, [pc, #268]	@ (8003e84 <main+0x5a4>)
 8003d78:	4943      	ldr	r1, [pc, #268]	@ (8003e88 <main+0x5a8>)
 8003d7a:	4841      	ldr	r0, [pc, #260]	@ (8003e80 <main+0x5a0>)
 8003d7c:	f7ff fa28 	bl	80031d0 <quad_to_euler>

			  roll = roll_rad_ekf * (180.0f / M_PI);
 8003d80:	4b41      	ldr	r3, [pc, #260]	@ (8003e88 <main+0x5a8>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4618      	mov	r0, r3
 8003d86:	f7fc fbef 	bl	8000568 <__aeabi_f2d>
 8003d8a:	a325      	add	r3, pc, #148	@ (adr r3, 8003e20 <main+0x540>)
 8003d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d90:	f7fc fc42 	bl	8000618 <__aeabi_dmul>
 8003d94:	4602      	mov	r2, r0
 8003d96:	460b      	mov	r3, r1
 8003d98:	4610      	mov	r0, r2
 8003d9a:	4619      	mov	r1, r3
 8003d9c:	f7fc ff14 	bl	8000bc8 <__aeabi_d2f>
 8003da0:	4603      	mov	r3, r0
 8003da2:	4a3a      	ldr	r2, [pc, #232]	@ (8003e8c <main+0x5ac>)
 8003da4:	6013      	str	r3, [r2, #0]
			  pitch = pitch_rad * (180.0f / M_PI);
 8003da6:	4b37      	ldr	r3, [pc, #220]	@ (8003e84 <main+0x5a4>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4618      	mov	r0, r3
 8003dac:	f7fc fbdc 	bl	8000568 <__aeabi_f2d>
 8003db0:	a31b      	add	r3, pc, #108	@ (adr r3, 8003e20 <main+0x540>)
 8003db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db6:	f7fc fc2f 	bl	8000618 <__aeabi_dmul>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	460b      	mov	r3, r1
 8003dbe:	4610      	mov	r0, r2
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	f7fc ff01 	bl	8000bc8 <__aeabi_d2f>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	4a31      	ldr	r2, [pc, #196]	@ (8003e90 <main+0x5b0>)
 8003dca:	6013      	str	r3, [r2, #0]
			  yaw = yaw + yawDot * dt;
 8003dcc:	4b2b      	ldr	r3, [pc, #172]	@ (8003e7c <main+0x59c>)
 8003dce:	ed93 7a00 	vldr	s14, [r3]
 8003dd2:	edd7 7a08 	vldr	s15, [r7, #32]
 8003dd6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003dda:	4b2e      	ldr	r3, [pc, #184]	@ (8003e94 <main+0x5b4>)
 8003ddc:	edd3 7a00 	vldr	s15, [r3]
 8003de0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003de4:	4b2b      	ldr	r3, [pc, #172]	@ (8003e94 <main+0x5b4>)
 8003de6:	edc3 7a00 	vstr	s15, [r3]
			  while (yaw>= 360.0f) yaw -= 360.0f;
 8003dea:	e009      	b.n	8003e00 <main+0x520>
 8003dec:	4b29      	ldr	r3, [pc, #164]	@ (8003e94 <main+0x5b4>)
 8003dee:	edd3 7a00 	vldr	s15, [r3]
 8003df2:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8003e98 <main+0x5b8>
 8003df6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003dfa:	4b26      	ldr	r3, [pc, #152]	@ (8003e94 <main+0x5b4>)
 8003dfc:	edc3 7a00 	vstr	s15, [r3]
 8003e00:	4b24      	ldr	r3, [pc, #144]	@ (8003e94 <main+0x5b4>)
 8003e02:	edd3 7a00 	vldr	s15, [r3]
 8003e06:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8003e98 <main+0x5b8>
 8003e0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e12:	daeb      	bge.n	8003dec <main+0x50c>
			  while (yaw < 0.0f)         yaw += 360.0f;
 8003e14:	e04c      	b.n	8003eb0 <main+0x5d0>
 8003e16:	bf00      	nop
 8003e18:	54442d18 	.word	0x54442d18
 8003e1c:	400921fb 	.word	0x400921fb
 8003e20:	1a63c1f8 	.word	0x1a63c1f8
 8003e24:	404ca5dc 	.word	0x404ca5dc
 8003e28:	20000920 	.word	0x20000920
 8003e2c:	20000614 	.word	0x20000614
 8003e30:	20000924 	.word	0x20000924
 8003e34:	200006d4 	.word	0x200006d4
 8003e38:	20000928 	.word	0x20000928
 8003e3c:	20000794 	.word	0x20000794
 8003e40:	2000092c 	.word	0x2000092c
 8003e44:	20000854 	.word	0x20000854
 8003e48:	20000558 	.word	0x20000558
 8003e4c:	200003f4 	.word	0x200003f4
 8003e50:	200003f8 	.word	0x200003f8
 8003e54:	200003fc 	.word	0x200003fc
 8003e58:	20000408 	.word	0x20000408
 8003e5c:	20000404 	.word	0x20000404
 8003e60:	20000400 	.word	0x20000400
 8003e64:	200005b4 	.word	0x200005b4
 8003e68:	40668000 	.word	0x40668000
 8003e6c:	411cf5c3 	.word	0x411cf5c3
 8003e70:	20000a00 	.word	0x20000a00
 8003e74:	20000a04 	.word	0x20000a04
 8003e78:	49742400 	.word	0x49742400
 8003e7c:	20000000 	.word	0x20000000
 8003e80:	20000a08 	.word	0x20000a08
 8003e84:	20000418 	.word	0x20000418
 8003e88:	2000041c 	.word	0x2000041c
 8003e8c:	20000410 	.word	0x20000410
 8003e90:	2000040c 	.word	0x2000040c
 8003e94:	20000414 	.word	0x20000414
 8003e98:	43b40000 	.word	0x43b40000
 8003e9c:	4ba9      	ldr	r3, [pc, #676]	@ (8004144 <main+0x864>)
 8003e9e:	edd3 7a00 	vldr	s15, [r3]
 8003ea2:	ed9f 7aa9 	vldr	s14, [pc, #676]	@ 8004148 <main+0x868>
 8003ea6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003eaa:	4ba6      	ldr	r3, [pc, #664]	@ (8004144 <main+0x864>)
 8003eac:	edc3 7a00 	vstr	s15, [r3]
 8003eb0:	4ba4      	ldr	r3, [pc, #656]	@ (8004144 <main+0x864>)
 8003eb2:	edd3 7a00 	vldr	s15, [r3]
 8003eb6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ebe:	d4ed      	bmi.n	8003e9c <main+0x5bc>
			  #endif


//			  global_counter++;
////			  PID_outer_loop_activation_flag = (global_counter % 4 == 0);
			  PID_outer_loop_activation_flag = true;
 8003ec0:	4ba2      	ldr	r3, [pc, #648]	@ (800414c <main+0x86c>)
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	701a      	strb	r2, [r3, #0]

			  float roll_target = (ScaledControllerOutput[CH_ROLL]- 1500.0f) * 0.08f;
 8003ec6:	4ba2      	ldr	r3, [pc, #648]	@ (8004150 <main+0x870>)
 8003ec8:	edd3 7a00 	vldr	s15, [r3]
 8003ecc:	ed9f 7aa1 	vldr	s14, [pc, #644]	@ 8004154 <main+0x874>
 8003ed0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003ed4:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8004158 <main+0x878>
 8003ed8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003edc:	edc7 7a07 	vstr	s15, [r7, #28]
			  float pitch_target = (ScaledControllerOutput[CH_PITCH]- 1500.0f) * -0.08f;
 8003ee0:	4b9b      	ldr	r3, [pc, #620]	@ (8004150 <main+0x870>)
 8003ee2:	edd3 7a02 	vldr	s15, [r3, #8]
 8003ee6:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 8004154 <main+0x874>
 8003eea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003eee:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 800415c <main+0x87c>
 8003ef2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ef6:	edc7 7a06 	vstr	s15, [r7, #24]
			  roll_out = PID_Double_Calculation(&PID_Controller_Roll, roll_target, roll, rollDot, dt);
 8003efa:	4b99      	ldr	r3, [pc, #612]	@ (8004160 <main+0x880>)
 8003efc:	edd3 7a00 	vldr	s15, [r3]
 8003f00:	4b98      	ldr	r3, [pc, #608]	@ (8004164 <main+0x884>)
 8003f02:	ed93 7a00 	vldr	s14, [r3]
 8003f06:	4b98      	ldr	r3, [pc, #608]	@ (8004168 <main+0x888>)
 8003f08:	edd3 6a00 	vldr	s13, [r3]
 8003f0c:	eef0 1a66 	vmov.f32	s3, s13
 8003f10:	eeb0 1a47 	vmov.f32	s2, s14
 8003f14:	eef0 0a67 	vmov.f32	s1, s15
 8003f18:	ed97 0a07 	vldr	s0, [r7, #28]
 8003f1c:	4893      	ldr	r0, [pc, #588]	@ (800416c <main+0x88c>)
 8003f1e:	f000 fd9f 	bl	8004a60 <PID_Double_Calculation>
 8003f22:	eef0 7a40 	vmov.f32	s15, s0
 8003f26:	4b92      	ldr	r3, [pc, #584]	@ (8004170 <main+0x890>)
 8003f28:	edc3 7a00 	vstr	s15, [r3]
			  pitch_out = PID_Double_Calculation(&PID_Controller_Pitch, pitch_target, pitch, pitchDot, dt);
 8003f2c:	4b91      	ldr	r3, [pc, #580]	@ (8004174 <main+0x894>)
 8003f2e:	edd3 7a00 	vldr	s15, [r3]
 8003f32:	4b91      	ldr	r3, [pc, #580]	@ (8004178 <main+0x898>)
 8003f34:	ed93 7a00 	vldr	s14, [r3]
 8003f38:	4b8b      	ldr	r3, [pc, #556]	@ (8004168 <main+0x888>)
 8003f3a:	edd3 6a00 	vldr	s13, [r3]
 8003f3e:	eef0 1a66 	vmov.f32	s3, s13
 8003f42:	eeb0 1a47 	vmov.f32	s2, s14
 8003f46:	eef0 0a67 	vmov.f32	s1, s15
 8003f4a:	ed97 0a06 	vldr	s0, [r7, #24]
 8003f4e:	488b      	ldr	r0, [pc, #556]	@ (800417c <main+0x89c>)
 8003f50:	f000 fd86 	bl	8004a60 <PID_Double_Calculation>
 8003f54:	eef0 7a40 	vmov.f32	s15, s0
 8003f58:	4b89      	ldr	r3, [pc, #548]	@ (8004180 <main+0x8a0>)
 8003f5a:	edc3 7a00 	vstr	s15, [r3]

			  if (ScaledControllerOutput[CH_YAW] < 1485 || ScaledControllerOutput[CH_YAW] > 1515){
 8003f5e:	4b7c      	ldr	r3, [pc, #496]	@ (8004150 <main+0x870>)
 8003f60:	edd3 7a03 	vldr	s15, [r3, #12]
 8003f64:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8004184 <main+0x8a4>
 8003f68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f70:	d409      	bmi.n	8003f86 <main+0x6a6>
 8003f72:	4b77      	ldr	r3, [pc, #476]	@ (8004150 <main+0x870>)
 8003f74:	edd3 7a03 	vldr	s15, [r3, #12]
 8003f78:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8004188 <main+0x8a8>
 8003f7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f84:	dd20      	ble.n	8003fc8 <main+0x6e8>
				  yaw_heading_reference = yaw;
 8003f86:	4b6f      	ldr	r3, [pc, #444]	@ (8004144 <main+0x864>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a80      	ldr	r2, [pc, #512]	@ (800418c <main+0x8ac>)
 8003f8c:	6013      	str	r3, [r2, #0]
				  yaw_out = PID_Yaw_Rate_Calculation(&PID_Controller_Yaw_Rate, (ScaledControllerOutput[CH_YAW] - 1500.0f) * 0.08f , yawDot, dt);
 8003f8e:	4b70      	ldr	r3, [pc, #448]	@ (8004150 <main+0x870>)
 8003f90:	edd3 7a03 	vldr	s15, [r3, #12]
 8003f94:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8004154 <main+0x874>
 8003f98:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003f9c:	ed9f 7a6e 	vldr	s14, [pc, #440]	@ 8004158 <main+0x878>
 8003fa0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003fa4:	4b70      	ldr	r3, [pc, #448]	@ (8004168 <main+0x888>)
 8003fa6:	ed93 7a00 	vldr	s14, [r3]
 8003faa:	eeb0 1a47 	vmov.f32	s2, s14
 8003fae:	edd7 0a08 	vldr	s1, [r7, #32]
 8003fb2:	eeb0 0a67 	vmov.f32	s0, s15
 8003fb6:	4876      	ldr	r0, [pc, #472]	@ (8004190 <main+0x8b0>)
 8003fb8:	f000 ff06 	bl	8004dc8 <PID_Yaw_Rate_Calculation>
 8003fbc:	eef0 7a40 	vmov.f32	s15, s0
 8003fc0:	4b74      	ldr	r3, [pc, #464]	@ (8004194 <main+0x8b4>)
 8003fc2:	edc3 7a00 	vstr	s15, [r3]
 8003fc6:	e018      	b.n	8003ffa <main+0x71a>
			  }
			  else{
				  yaw_out = PID_Yaw_Angle_Calculation(&PID_Controller_Yaw, yaw_heading_reference , yaw, yawDot, dt);
 8003fc8:	4b70      	ldr	r3, [pc, #448]	@ (800418c <main+0x8ac>)
 8003fca:	edd3 7a00 	vldr	s15, [r3]
 8003fce:	4b5d      	ldr	r3, [pc, #372]	@ (8004144 <main+0x864>)
 8003fd0:	ed93 7a00 	vldr	s14, [r3]
 8003fd4:	4b64      	ldr	r3, [pc, #400]	@ (8004168 <main+0x888>)
 8003fd6:	edd3 6a00 	vldr	s13, [r3]
 8003fda:	eef0 1a66 	vmov.f32	s3, s13
 8003fde:	ed97 1a08 	vldr	s2, [r7, #32]
 8003fe2:	eef0 0a47 	vmov.f32	s1, s14
 8003fe6:	eeb0 0a67 	vmov.f32	s0, s15
 8003fea:	486b      	ldr	r0, [pc, #428]	@ (8004198 <main+0x8b8>)
 8003fec:	f000 fe60 	bl	8004cb0 <PID_Yaw_Angle_Calculation>
 8003ff0:	eef0 7a40 	vmov.f32	s15, s0
 8003ff4:	4b67      	ldr	r3, [pc, #412]	@ (8004194 <main+0x8b4>)
 8003ff6:	edc3 7a00 	vstr	s15, [r3]
		//		  roll_out  = constrain(roll_out,  -max_correction, max_correction);
		//		  pitch_out = constrain(pitch_out, -max_correction, max_correction);
		//		  yaw_out   = constrain(yaw_out,   -max_correction, max_correction);

			  // Motor mix
			  m1 = 50 + ScaledControllerOutput[CH_THROTTLE] - pitch_out - roll_out + yaw_out;
 8003ffa:	4b55      	ldr	r3, [pc, #340]	@ (8004150 <main+0x870>)
 8003ffc:	edd3 7a01 	vldr	s15, [r3, #4]
 8004000:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800419c <main+0x8bc>
 8004004:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004008:	4b5d      	ldr	r3, [pc, #372]	@ (8004180 <main+0x8a0>)
 800400a:	edd3 7a00 	vldr	s15, [r3]
 800400e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004012:	4b57      	ldr	r3, [pc, #348]	@ (8004170 <main+0x890>)
 8004014:	edd3 7a00 	vldr	s15, [r3]
 8004018:	ee37 7a67 	vsub.f32	s14, s14, s15
 800401c:	4b5d      	ldr	r3, [pc, #372]	@ (8004194 <main+0x8b4>)
 800401e:	edd3 7a00 	vldr	s15, [r3]
 8004022:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004026:	4b5e      	ldr	r3, [pc, #376]	@ (80041a0 <main+0x8c0>)
 8004028:	edc3 7a00 	vstr	s15, [r3]
			  m2 = 50 + ScaledControllerOutput[CH_THROTTLE] + pitch_out - roll_out - yaw_out;
 800402c:	4b48      	ldr	r3, [pc, #288]	@ (8004150 <main+0x870>)
 800402e:	edd3 7a01 	vldr	s15, [r3, #4]
 8004032:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 800419c <main+0x8bc>
 8004036:	ee37 7a87 	vadd.f32	s14, s15, s14
 800403a:	4b51      	ldr	r3, [pc, #324]	@ (8004180 <main+0x8a0>)
 800403c:	edd3 7a00 	vldr	s15, [r3]
 8004040:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004044:	4b4a      	ldr	r3, [pc, #296]	@ (8004170 <main+0x890>)
 8004046:	edd3 7a00 	vldr	s15, [r3]
 800404a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800404e:	4b51      	ldr	r3, [pc, #324]	@ (8004194 <main+0x8b4>)
 8004050:	edd3 7a00 	vldr	s15, [r3]
 8004054:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004058:	4b52      	ldr	r3, [pc, #328]	@ (80041a4 <main+0x8c4>)
 800405a:	edc3 7a00 	vstr	s15, [r3]
			  m3 = 50 + ScaledControllerOutput[CH_THROTTLE] - pitch_out + roll_out - yaw_out;
 800405e:	4b3c      	ldr	r3, [pc, #240]	@ (8004150 <main+0x870>)
 8004060:	edd3 7a01 	vldr	s15, [r3, #4]
 8004064:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800419c <main+0x8bc>
 8004068:	ee37 7a87 	vadd.f32	s14, s15, s14
 800406c:	4b44      	ldr	r3, [pc, #272]	@ (8004180 <main+0x8a0>)
 800406e:	edd3 7a00 	vldr	s15, [r3]
 8004072:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004076:	4b3e      	ldr	r3, [pc, #248]	@ (8004170 <main+0x890>)
 8004078:	edd3 7a00 	vldr	s15, [r3]
 800407c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004080:	4b44      	ldr	r3, [pc, #272]	@ (8004194 <main+0x8b4>)
 8004082:	edd3 7a00 	vldr	s15, [r3]
 8004086:	ee77 7a67 	vsub.f32	s15, s14, s15
 800408a:	4b47      	ldr	r3, [pc, #284]	@ (80041a8 <main+0x8c8>)
 800408c:	edc3 7a00 	vstr	s15, [r3]
			  m4 = 50 + ScaledControllerOutput[CH_THROTTLE] + pitch_out + roll_out + yaw_out;
 8004090:	4b2f      	ldr	r3, [pc, #188]	@ (8004150 <main+0x870>)
 8004092:	edd3 7a01 	vldr	s15, [r3, #4]
 8004096:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 800419c <main+0x8bc>
 800409a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800409e:	4b38      	ldr	r3, [pc, #224]	@ (8004180 <main+0x8a0>)
 80040a0:	edd3 7a00 	vldr	s15, [r3]
 80040a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80040a8:	4b31      	ldr	r3, [pc, #196]	@ (8004170 <main+0x890>)
 80040aa:	edd3 7a00 	vldr	s15, [r3]
 80040ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80040b2:	4b38      	ldr	r3, [pc, #224]	@ (8004194 <main+0x8b4>)
 80040b4:	edd3 7a00 	vldr	s15, [r3]
 80040b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040bc:	4b3b      	ldr	r3, [pc, #236]	@ (80041ac <main+0x8cc>)
 80040be:	edc3 7a00 	vstr	s15, [r3]

			  // Clamp final motor values
			  m1 = constrain(m1, 0, 1999);
 80040c2:	4b37      	ldr	r3, [pc, #220]	@ (80041a0 <main+0x8c0>)
 80040c4:	edd3 7a00 	vldr	s15, [r3]
 80040c8:	ed9f 1a39 	vldr	s2, [pc, #228]	@ 80041b0 <main+0x8d0>
 80040cc:	eddf 0a39 	vldr	s1, [pc, #228]	@ 80041b4 <main+0x8d4>
 80040d0:	eeb0 0a67 	vmov.f32	s0, s15
 80040d4:	f7ff fb06 	bl	80036e4 <constrain>
 80040d8:	eef0 7a40 	vmov.f32	s15, s0
 80040dc:	4b30      	ldr	r3, [pc, #192]	@ (80041a0 <main+0x8c0>)
 80040de:	edc3 7a00 	vstr	s15, [r3]
			  m2 = constrain(m2, 0, 1999);
 80040e2:	4b30      	ldr	r3, [pc, #192]	@ (80041a4 <main+0x8c4>)
 80040e4:	edd3 7a00 	vldr	s15, [r3]
 80040e8:	ed9f 1a31 	vldr	s2, [pc, #196]	@ 80041b0 <main+0x8d0>
 80040ec:	eddf 0a31 	vldr	s1, [pc, #196]	@ 80041b4 <main+0x8d4>
 80040f0:	eeb0 0a67 	vmov.f32	s0, s15
 80040f4:	f7ff faf6 	bl	80036e4 <constrain>
 80040f8:	eef0 7a40 	vmov.f32	s15, s0
 80040fc:	4b29      	ldr	r3, [pc, #164]	@ (80041a4 <main+0x8c4>)
 80040fe:	edc3 7a00 	vstr	s15, [r3]
			  m3 = constrain(m3, 0, 1999);
 8004102:	4b29      	ldr	r3, [pc, #164]	@ (80041a8 <main+0x8c8>)
 8004104:	edd3 7a00 	vldr	s15, [r3]
 8004108:	ed9f 1a29 	vldr	s2, [pc, #164]	@ 80041b0 <main+0x8d0>
 800410c:	eddf 0a29 	vldr	s1, [pc, #164]	@ 80041b4 <main+0x8d4>
 8004110:	eeb0 0a67 	vmov.f32	s0, s15
 8004114:	f7ff fae6 	bl	80036e4 <constrain>
 8004118:	eef0 7a40 	vmov.f32	s15, s0
 800411c:	4b22      	ldr	r3, [pc, #136]	@ (80041a8 <main+0x8c8>)
 800411e:	edc3 7a00 	vstr	s15, [r3]
			  m4 = constrain(m4, 0, 1999);
 8004122:	4b22      	ldr	r3, [pc, #136]	@ (80041ac <main+0x8cc>)
 8004124:	edd3 7a00 	vldr	s15, [r3]
 8004128:	ed9f 1a21 	vldr	s2, [pc, #132]	@ 80041b0 <main+0x8d0>
 800412c:	eddf 0a21 	vldr	s1, [pc, #132]	@ 80041b4 <main+0x8d4>
 8004130:	eeb0 0a67 	vmov.f32	s0, s15
 8004134:	f7ff fad6 	bl	80036e4 <constrain>
 8004138:	eef0 7a40 	vmov.f32	s15, s0
 800413c:	4b1b      	ldr	r3, [pc, #108]	@ (80041ac <main+0x8cc>)
 800413e:	edc3 7a00 	vstr	s15, [r3]
	  if (drone_system_state == SYSTEM_STATE_FLY_MODE){
 8004142:	e493      	b.n	8003a6c <main+0x18c>
 8004144:	20000414 	.word	0x20000414
 8004148:	43b40000 	.word	0x43b40000
 800414c:	200009e8 	.word	0x200009e8
 8004150:	2000094c 	.word	0x2000094c
 8004154:	44bb8000 	.word	0x44bb8000
 8004158:	3da3d70a 	.word	0x3da3d70a
 800415c:	bda3d70a 	.word	0xbda3d70a
 8004160:	20000410 	.word	0x20000410
 8004164:	200009f8 	.word	0x200009f8
 8004168:	20000000 	.word	0x20000000
 800416c:	20000420 	.word	0x20000420
 8004170:	20000914 	.word	0x20000914
 8004174:	2000040c 	.word	0x2000040c
 8004178:	200009fc 	.word	0x200009fc
 800417c:	20000488 	.word	0x20000488
 8004180:	20000918 	.word	0x20000918
 8004184:	44b9a000 	.word	0x44b9a000
 8004188:	44bd6000 	.word	0x44bd6000
 800418c:	200009e4 	.word	0x200009e4
 8004190:	20000524 	.word	0x20000524
 8004194:	2000091c 	.word	0x2000091c
 8004198:	200004f0 	.word	0x200004f0
 800419c:	42480000 	.word	0x42480000
 80041a0:	20000920 	.word	0x20000920
 80041a4:	20000924 	.word	0x20000924
 80041a8:	20000928 	.word	0x20000928
 80041ac:	2000092c 	.word	0x2000092c
 80041b0:	44f9e000 	.word	0x44f9e000
 80041b4:	00000000 	.word	0x00000000

080041b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b094      	sub	sp, #80	@ 0x50
 80041bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80041be:	f107 0320 	add.w	r3, r7, #32
 80041c2:	2230      	movs	r2, #48	@ 0x30
 80041c4:	2100      	movs	r1, #0
 80041c6:	4618      	mov	r0, r3
 80041c8:	f00d faf3 	bl	80117b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80041cc:	f107 030c 	add.w	r3, r7, #12
 80041d0:	2200      	movs	r2, #0
 80041d2:	601a      	str	r2, [r3, #0]
 80041d4:	605a      	str	r2, [r3, #4]
 80041d6:	609a      	str	r2, [r3, #8]
 80041d8:	60da      	str	r2, [r3, #12]
 80041da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80041dc:	2300      	movs	r3, #0
 80041de:	60bb      	str	r3, [r7, #8]
 80041e0:	4b28      	ldr	r3, [pc, #160]	@ (8004284 <SystemClock_Config+0xcc>)
 80041e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e4:	4a27      	ldr	r2, [pc, #156]	@ (8004284 <SystemClock_Config+0xcc>)
 80041e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80041ec:	4b25      	ldr	r3, [pc, #148]	@ (8004284 <SystemClock_Config+0xcc>)
 80041ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041f4:	60bb      	str	r3, [r7, #8]
 80041f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80041f8:	2300      	movs	r3, #0
 80041fa:	607b      	str	r3, [r7, #4]
 80041fc:	4b22      	ldr	r3, [pc, #136]	@ (8004288 <SystemClock_Config+0xd0>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a21      	ldr	r2, [pc, #132]	@ (8004288 <SystemClock_Config+0xd0>)
 8004202:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004206:	6013      	str	r3, [r2, #0]
 8004208:	4b1f      	ldr	r3, [pc, #124]	@ (8004288 <SystemClock_Config+0xd0>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004210:	607b      	str	r3, [r7, #4]
 8004212:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004214:	2301      	movs	r3, #1
 8004216:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004218:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800421c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800421e:	2302      	movs	r3, #2
 8004220:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004222:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004226:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004228:	2304      	movs	r3, #4
 800422a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800422c:	23a8      	movs	r3, #168	@ 0xa8
 800422e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004230:	2302      	movs	r3, #2
 8004232:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8004234:	2307      	movs	r3, #7
 8004236:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004238:	f107 0320 	add.w	r3, r7, #32
 800423c:	4618      	mov	r0, r3
 800423e:	f004 fd0f 	bl	8008c60 <HAL_RCC_OscConfig>
 8004242:	4603      	mov	r3, r0
 8004244:	2b00      	cmp	r3, #0
 8004246:	d001      	beq.n	800424c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004248:	f000 f820 	bl	800428c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800424c:	230f      	movs	r3, #15
 800424e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004250:	2302      	movs	r3, #2
 8004252:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004254:	2300      	movs	r3, #0
 8004256:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004258:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800425c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800425e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004262:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004264:	f107 030c 	add.w	r3, r7, #12
 8004268:	2105      	movs	r1, #5
 800426a:	4618      	mov	r0, r3
 800426c:	f004 ff70 	bl	8009150 <HAL_RCC_ClockConfig>
 8004270:	4603      	mov	r3, r0
 8004272:	2b00      	cmp	r3, #0
 8004274:	d001      	beq.n	800427a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8004276:	f000 f809 	bl	800428c <Error_Handler>
  }
}
 800427a:	bf00      	nop
 800427c:	3750      	adds	r7, #80	@ 0x50
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	40023800 	.word	0x40023800
 8004288:	40007000 	.word	0x40007000

0800428c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800428c:	b480      	push	{r7}
 800428e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004290:	b672      	cpsid	i
}
 8004292:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004294:	bf00      	nop
 8004296:	e7fd      	b.n	8004294 <Error_Handler+0x8>

08004298 <MPU6000_Read>:
#include "mpu6000.h"
uint16_t MPU6000_Read(MPU6000 *dev, uint8_t reg) {
 8004298:	b580      	push	{r7, lr}
 800429a:	b086      	sub	sp, #24
 800429c:	af02      	add	r7, sp, #8
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	460b      	mov	r3, r1
 80042a2:	70fb      	strb	r3, [r7, #3]
    uint8_t tx[2] = {reg | 0x80, 0x00}; // reg addr + dummy
 80042a4:	78fb      	ldrb	r3, [r7, #3]
 80042a6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	733b      	strb	r3, [r7, #12]
 80042ae:	2300      	movs	r3, #0
 80042b0:	737b      	strb	r3, [r7, #13]
    uint8_t rx[2] = {0};
 80042b2:	2300      	movs	r3, #0
 80042b4:	813b      	strh	r3, [r7, #8]

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_RESET);
 80042b6:	2200      	movs	r2, #0
 80042b8:	2110      	movs	r1, #16
 80042ba:	480c      	ldr	r0, [pc, #48]	@ (80042ec <MPU6000_Read+0x54>)
 80042bc:	f003 fa64 	bl	8007788 <HAL_GPIO_WritePin>

    HAL_SPI_TransmitReceive(dev->hspi, tx, rx, 2, HAL_MAX_DELAY);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6818      	ldr	r0, [r3, #0]
 80042c4:	f107 0208 	add.w	r2, r7, #8
 80042c8:	f107 010c 	add.w	r1, r7, #12
 80042cc:	f04f 33ff 	mov.w	r3, #4294967295
 80042d0:	9300      	str	r3, [sp, #0]
 80042d2:	2302      	movs	r3, #2
 80042d4:	f005 fb29 	bl	800992a <HAL_SPI_TransmitReceive>

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 80042d8:	2201      	movs	r2, #1
 80042da:	2110      	movs	r1, #16
 80042dc:	4803      	ldr	r0, [pc, #12]	@ (80042ec <MPU6000_Read+0x54>)
 80042de:	f003 fa53 	bl	8007788 <HAL_GPIO_WritePin>

    return rx[1]; // the second byte is the register value
 80042e2:	7a7b      	ldrb	r3, [r7, #9]
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3710      	adds	r7, #16
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	40020000 	.word	0x40020000

080042f0 <MPU6000_Write>:

void MPU6000_Write(MPU6000 *dev, uint8_t reg, uint8_t data) {
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	460b      	mov	r3, r1
 80042fa:	70fb      	strb	r3, [r7, #3]
 80042fc:	4613      	mov	r3, r2
 80042fe:	70bb      	strb	r3, [r7, #2]
    uint8_t tx[2] = {reg & 0x7F, data};
 8004300:	78fb      	ldrb	r3, [r7, #3]
 8004302:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004306:	b2db      	uxtb	r3, r3
 8004308:	733b      	strb	r3, [r7, #12]
 800430a:	78bb      	ldrb	r3, [r7, #2]
 800430c:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_RESET);
 800430e:	2200      	movs	r2, #0
 8004310:	2110      	movs	r1, #16
 8004312:	480a      	ldr	r0, [pc, #40]	@ (800433c <MPU6000_Write+0x4c>)
 8004314:	f003 fa38 	bl	8007788 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(dev->hspi, tx, 2, HAL_MAX_DELAY);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6818      	ldr	r0, [r3, #0]
 800431c:	f107 010c 	add.w	r1, r7, #12
 8004320:	f04f 33ff 	mov.w	r3, #4294967295
 8004324:	2202      	movs	r2, #2
 8004326:	f005 f9bc 	bl	80096a2 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 800432a:	2201      	movs	r2, #1
 800432c:	2110      	movs	r1, #16
 800432e:	4803      	ldr	r0, [pc, #12]	@ (800433c <MPU6000_Write+0x4c>)
 8004330:	f003 fa2a 	bl	8007788 <HAL_GPIO_WritePin>
}
 8004334:	bf00      	nop
 8004336:	3710      	adds	r7, #16
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}
 800433c:	40020000 	.word	0x40020000

08004340 <MPU6000_Init>:

void MPU6000_Init(MPU6000 *dev, SPI_HandleTypeDef *hspi) {
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
    dev->hspi = hspi;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	683a      	ldr	r2, [r7, #0]
 800434e:	601a      	str	r2, [r3, #0]

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 8004350:	2201      	movs	r2, #1
 8004352:	2110      	movs	r1, #16
 8004354:	481f      	ldr	r0, [pc, #124]	@ (80043d4 <MPU6000_Init+0x94>)
 8004356:	f003 fa17 	bl	8007788 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800435a:	2064      	movs	r0, #100	@ 0x64
 800435c:	f001 fe10 	bl	8005f80 <HAL_Delay>

    // Reset device
    MPU6000_Write(dev, MPU6000_PWR_MGMT_1, 0x80);
 8004360:	2280      	movs	r2, #128	@ 0x80
 8004362:	216b      	movs	r1, #107	@ 0x6b
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f7ff ffc3 	bl	80042f0 <MPU6000_Write>
    HAL_Delay(100);
 800436a:	2064      	movs	r0, #100	@ 0x64
 800436c:	f001 fe08 	bl	8005f80 <HAL_Delay>

    // Wake up with PLL
    MPU6000_Write(dev, MPU6000_PWR_MGMT_1, 0x01);
 8004370:	2201      	movs	r2, #1
 8004372:	216b      	movs	r1, #107	@ 0x6b
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f7ff ffbb 	bl	80042f0 <MPU6000_Write>
    HAL_Delay(10);
 800437a:	200a      	movs	r0, #10
 800437c:	f001 fe00 	bl	8005f80 <HAL_Delay>

    uint8_t reg = MPU6000_Read(dev, MPU6000_GYRO_CONFIG);
 8004380:	211b      	movs	r1, #27
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f7ff ff88 	bl	8004298 <MPU6000_Read>
 8004388:	4603      	mov	r3, r0
 800438a:	73fb      	strb	r3, [r7, #15]
    reg &= ~0x18; // clear FS_SEL
 800438c:	7bfb      	ldrb	r3, [r7, #15]
 800438e:	f023 0318 	bic.w	r3, r3, #24
 8004392:	73fb      	strb	r3, [r7, #15]
    reg |= (0 << 3);
    MPU6000_Write(dev, MPU6000_GYRO_CONFIG, reg);
 8004394:	7bfb      	ldrb	r3, [r7, #15]
 8004396:	461a      	mov	r2, r3
 8004398:	211b      	movs	r1, #27
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f7ff ffa8 	bl	80042f0 <MPU6000_Write>

    reg = MPU6000_Read(dev, MPU6000_ACCEL_CONFIG);
 80043a0:	211c      	movs	r1, #28
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f7ff ff78 	bl	8004298 <MPU6000_Read>
 80043a8:	4603      	mov	r3, r0
 80043aa:	73fb      	strb	r3, [r7, #15]
    reg &= ~0x18; // clear AFS_SEL
 80043ac:	7bfb      	ldrb	r3, [r7, #15]
 80043ae:	f023 0318 	bic.w	r3, r3, #24
 80043b2:	73fb      	strb	r3, [r7, #15]
    reg |= (0 << 3);
    MPU6000_Write(dev, MPU6000_ACCEL_CONFIG, reg);
 80043b4:	7bfb      	ldrb	r3, [r7, #15]
 80043b6:	461a      	mov	r2, r3
 80043b8:	211c      	movs	r1, #28
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f7ff ff98 	bl	80042f0 <MPU6000_Write>

    // Verify WHO_AM_I
    uint8_t whoami = MPU6000_Read(dev, MPU6000_WHO_AM_I);
 80043c0:	2175      	movs	r1, #117	@ 0x75
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f7ff ff68 	bl	8004298 <MPU6000_Read>
 80043c8:	4603      	mov	r3, r0
 80043ca:	73bb      	strb	r3, [r7, #14]
    if (whoami != 0x68) {
        // handle error
    }
}
 80043cc:	bf00      	nop
 80043ce:	3710      	adds	r7, #16
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	40020000 	.word	0x40020000

080043d8 <MPU6000_Start_DMA>:



void MPU6000_Start_DMA(MPU6000 *dev) {
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
    // Prepare TX buffer: [reg|0x80, dummy...]
    dev->tx_buffer[0] = 0x3B | 0x80; // ACCEL_XOUT_H
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	22bb      	movs	r2, #187	@ 0xbb
 80043e4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    for (int i = 1; i < 15; i++) {
 80043e8:	2301      	movs	r3, #1
 80043ea:	60fb      	str	r3, [r7, #12]
 80043ec:	e008      	b.n	8004400 <MPU6000_Start_DMA+0x28>
        dev->tx_buffer[i] = 0xFF; // dummy bytes
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	4413      	add	r3, r2
 80043f4:	3338      	adds	r3, #56	@ 0x38
 80043f6:	22ff      	movs	r2, #255	@ 0xff
 80043f8:	701a      	strb	r2, [r3, #0]
    for (int i = 1; i < 15; i++) {
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	3301      	adds	r3, #1
 80043fe:	60fb      	str	r3, [r7, #12]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2b0e      	cmp	r3, #14
 8004404:	ddf3      	ble.n	80043ee <MPU6000_Start_DMA+0x16>
    }

    // Pull CS low before starting transfer
    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_RESET);
 8004406:	2200      	movs	r2, #0
 8004408:	2110      	movs	r1, #16
 800440a:	480d      	ldr	r0, [pc, #52]	@ (8004440 <MPU6000_Start_DMA+0x68>)
 800440c:	f003 f9bc 	bl	8007788 <HAL_GPIO_WritePin>

    // Start DMA (15 bytes total: 1 addr + 14 data)
    if (HAL_SPI_TransmitReceive_DMA(dev->hspi, dev->tx_buffer, dev->dma_buffer, 15) != HAL_OK) {
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6818      	ldr	r0, [r3, #0]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8004420:	230f      	movs	r3, #15
 8004422:	f005 fc2b 	bl	8009c7c <HAL_SPI_TransmitReceive_DMA>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d004      	beq.n	8004436 <MPU6000_Start_DMA+0x5e>
        // Handle error if needed
        HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 800442c:	2201      	movs	r2, #1
 800442e:	2110      	movs	r1, #16
 8004430:	4803      	ldr	r0, [pc, #12]	@ (8004440 <MPU6000_Start_DMA+0x68>)
 8004432:	f003 f9a9 	bl	8007788 <HAL_GPIO_WritePin>
    }
}
 8004436:	bf00      	nop
 8004438:	3710      	adds	r7, #16
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	40020000 	.word	0x40020000

08004444 <MPU6000_Read_Blocking>:

void MPU6000_Read_Blocking(MPU6000 *dev, uint8_t *spi_rx_buffer) {
 8004444:	b580      	push	{r7, lr}
 8004446:	b086      	sub	sp, #24
 8004448:	af02      	add	r7, sp, #8
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	6039      	str	r1, [r7, #0]
    // 1. Prepare TX buffer: [register address, dummy bytes...]
    dev->tx_buffer[0] = 0x3B | 0x80; // ACCEL_XOUT_H | Read bit (0x80)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	22bb      	movs	r2, #187	@ 0xbb
 8004452:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    for (int i = 1; i < 15; i++) {
 8004456:	2301      	movs	r3, #1
 8004458:	60fb      	str	r3, [r7, #12]
 800445a:	e008      	b.n	800446e <MPU6000_Read_Blocking+0x2a>
        dev->tx_buffer[i] = 0xFF; // dummy bytes for clocking out data
 800445c:	687a      	ldr	r2, [r7, #4]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	4413      	add	r3, r2
 8004462:	3338      	adds	r3, #56	@ 0x38
 8004464:	22ff      	movs	r2, #255	@ 0xff
 8004466:	701a      	strb	r2, [r3, #0]
    for (int i = 1; i < 15; i++) {
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	3301      	adds	r3, #1
 800446c:	60fb      	str	r3, [r7, #12]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2b0e      	cmp	r3, #14
 8004472:	ddf3      	ble.n	800445c <MPU6000_Read_Blocking+0x18>
    }

    // 2. Pull CS low before starting transfer
    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_RESET);
 8004474:	2200      	movs	r2, #0
 8004476:	2110      	movs	r1, #16
 8004478:	480b      	ldr	r0, [pc, #44]	@ (80044a8 <MPU6000_Read_Blocking+0x64>)
 800447a:	f003 f985 	bl	8007788 <HAL_GPIO_WritePin>

    // 3. Blocking SPI Transfer (Replaces DMA)
    // The task will block (halt) here until the transfer of 15 bytes is complete.
    if (HAL_SPI_TransmitReceive(dev->hspi,
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6818      	ldr	r0, [r3, #0]
                                dev->tx_buffer,
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f103 0138 	add.w	r1, r3, #56	@ 0x38
    if (HAL_SPI_TransmitReceive(dev->hspi,
 8004488:	f04f 33ff 	mov.w	r3, #4294967295
 800448c:	9300      	str	r3, [sp, #0]
 800448e:	230f      	movs	r3, #15
 8004490:	683a      	ldr	r2, [r7, #0]
 8004492:	f005 fa4a 	bl	800992a <HAL_SPI_TransmitReceive>
    {
        // Handle SPI error here (e.g., logging, infinite loop, or return)
    }

    // 4. Pull CS high after transfer is complete
    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 8004496:	2201      	movs	r2, #1
 8004498:	2110      	movs	r1, #16
 800449a:	4803      	ldr	r0, [pc, #12]	@ (80044a8 <MPU6000_Read_Blocking+0x64>)
 800449c:	f003 f974 	bl	8007788 <HAL_GPIO_WritePin>
}
 80044a0:	bf00      	nop
 80044a2:	3710      	adds	r7, #16
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	40020000 	.word	0x40020000

080044ac <MPU6000_Process_DMA>:


void MPU6000_Process_DMA(MPU6000 *dev) {
 80044ac:	b480      	push	{r7}
 80044ae:	b087      	sub	sp, #28
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
    int16_t raw_acc_x = (dev->dma_buffer[1] << 8) | dev->dma_buffer[2];
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80044ba:	b21b      	sxth	r3, r3
 80044bc:	021b      	lsls	r3, r3, #8
 80044be:	b21a      	sxth	r2, r3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 80044c6:	b21b      	sxth	r3, r3
 80044c8:	4313      	orrs	r3, r2
 80044ca:	82bb      	strh	r3, [r7, #20]
    int16_t raw_acc_y = (dev->dma_buffer[3] << 8) | dev->dma_buffer[4];
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 80044d2:	b21b      	sxth	r3, r3
 80044d4:	021b      	lsls	r3, r3, #8
 80044d6:	b21a      	sxth	r2, r3
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80044de:	b21b      	sxth	r3, r3
 80044e0:	4313      	orrs	r3, r2
 80044e2:	827b      	strh	r3, [r7, #18]
    int16_t raw_acc_z = (dev->dma_buffer[5] << 8) | dev->dma_buffer[6];
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80044ea:	b21b      	sxth	r3, r3
 80044ec:	021b      	lsls	r3, r3, #8
 80044ee:	b21a      	sxth	r2, r3
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80044f6:	b21b      	sxth	r3, r3
 80044f8:	4313      	orrs	r3, r2
 80044fa:	823b      	strh	r3, [r7, #16]

    int16_t raw_temp  = (dev->dma_buffer[7] << 8) | dev->dma_buffer[8];
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 8004502:	b21b      	sxth	r3, r3
 8004504:	021b      	lsls	r3, r3, #8
 8004506:	b21a      	sxth	r2, r3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800450e:	b21b      	sxth	r3, r3
 8004510:	4313      	orrs	r3, r2
 8004512:	81fb      	strh	r3, [r7, #14]

    int16_t raw_gyro_x = (dev->dma_buffer[9] << 8) | dev->dma_buffer[10];
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800451a:	b21b      	sxth	r3, r3
 800451c:	021b      	lsls	r3, r3, #8
 800451e:	b21a      	sxth	r2, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8004526:	b21b      	sxth	r3, r3
 8004528:	4313      	orrs	r3, r2
 800452a:	81bb      	strh	r3, [r7, #12]
    int16_t raw_gyro_y = (dev->dma_buffer[11] << 8) | dev->dma_buffer[12];
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8004532:	b21b      	sxth	r3, r3
 8004534:	021b      	lsls	r3, r3, #8
 8004536:	b21a      	sxth	r2, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800453e:	b21b      	sxth	r3, r3
 8004540:	4313      	orrs	r3, r2
 8004542:	817b      	strh	r3, [r7, #10]
    int16_t raw_gyro_z = (dev->dma_buffer[13] << 8) | dev->dma_buffer[14];
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800454a:	b21b      	sxth	r3, r3
 800454c:	021b      	lsls	r3, r3, #8
 800454e:	b21a      	sxth	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8004556:	b21b      	sxth	r3, r3
 8004558:	4313      	orrs	r3, r2
 800455a:	813b      	strh	r3, [r7, #8]

    dev->acc[0] = (float)raw_acc_x / ACCEL_SCALE;
 800455c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004560:	ee07 3a90 	vmov	s15, r3
 8004564:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004568:	eddf 6a50 	vldr	s13, [pc, #320]	@ 80046ac <MPU6000_Process_DMA+0x200>
 800456c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	edc3 7a01 	vstr	s15, [r3, #4]
    dev->acc[1] = -(float)raw_acc_y / ACCEL_SCALE;
 8004576:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800457a:	ee07 3a90 	vmov	s15, r3
 800457e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004582:	eeb1 7a67 	vneg.f32	s14, s15
 8004586:	eddf 6a49 	vldr	s13, [pc, #292]	@ 80046ac <MPU6000_Process_DMA+0x200>
 800458a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	edc3 7a02 	vstr	s15, [r3, #8]
    dev->acc[2] = (float)raw_acc_z / ACCEL_SCALE;
 8004594:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004598:	ee07 3a90 	vmov	s15, r3
 800459c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80045a0:	eddf 6a42 	vldr	s13, [pc, #264]	@ 80046ac <MPU6000_Process_DMA+0x200>
 80045a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	edc3 7a03 	vstr	s15, [r3, #12]

    dev->temp = ((float)raw_temp) / 340.0f + 36.53f;
 80045ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80045b2:	ee07 3a90 	vmov	s15, r3
 80045b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80045ba:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80046b0 <MPU6000_Process_DMA+0x204>
 80045be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80045c2:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 80046b4 <MPU6000_Process_DMA+0x208>
 80045c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    dev->gyro[0] = -(float)raw_gyro_x / GYRO_SCALE;
 80045d0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80045d4:	ee07 3a90 	vmov	s15, r3
 80045d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80045dc:	eeb1 7a67 	vneg.f32	s14, s15
 80045e0:	eddf 6a35 	vldr	s13, [pc, #212]	@ 80046b8 <MPU6000_Process_DMA+0x20c>
 80045e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	edc3 7a04 	vstr	s15, [r3, #16]
    dev->gyro[1] = (float)raw_gyro_y / GYRO_SCALE;
 80045ee:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80045f2:	ee07 3a90 	vmov	s15, r3
 80045f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80045fa:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 80046b8 <MPU6000_Process_DMA+0x20c>
 80045fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	edc3 7a05 	vstr	s15, [r3, #20]
    dev->gyro[2] = -(float)raw_gyro_z / GYRO_SCALE;
 8004608:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800460c:	ee07 3a90 	vmov	s15, r3
 8004610:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004614:	eeb1 7a67 	vneg.f32	s14, s15
 8004618:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80046b8 <MPU6000_Process_DMA+0x20c>
 800461c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	edc3 7a06 	vstr	s15, [r3, #24]

    if (dev->calibrated){
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800462c:	2b00      	cmp	r3, #0
 800462e:	d037      	beq.n	80046a0 <MPU6000_Process_DMA+0x1f4>
        for (uint8_t i = 0; i < 3; i++){
 8004630:	2300      	movs	r3, #0
 8004632:	75fb      	strb	r3, [r7, #23]
 8004634:	e031      	b.n	800469a <MPU6000_Process_DMA+0x1ee>
        	dev->acc[i] -= dev->acc_offset[i];
 8004636:	7dfb      	ldrb	r3, [r7, #23]
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	4413      	add	r3, r2
 800463e:	3304      	adds	r3, #4
 8004640:	ed93 7a00 	vldr	s14, [r3]
 8004644:	7dfb      	ldrb	r3, [r7, #23]
 8004646:	687a      	ldr	r2, [r7, #4]
 8004648:	3306      	adds	r3, #6
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	4413      	add	r3, r2
 800464e:	3304      	adds	r3, #4
 8004650:	edd3 7a00 	vldr	s15, [r3]
 8004654:	7dfb      	ldrb	r3, [r7, #23]
 8004656:	ee77 7a67 	vsub.f32	s15, s14, s15
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	4413      	add	r3, r2
 8004660:	3304      	adds	r3, #4
 8004662:	edc3 7a00 	vstr	s15, [r3]
        	dev->gyro[i] -= dev->gyro_offset[i];
 8004666:	7dfb      	ldrb	r3, [r7, #23]
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	3304      	adds	r3, #4
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	4413      	add	r3, r2
 8004670:	ed93 7a00 	vldr	s14, [r3]
 8004674:	7dfb      	ldrb	r3, [r7, #23]
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	330a      	adds	r3, #10
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	4413      	add	r3, r2
 800467e:	edd3 7a00 	vldr	s15, [r3]
 8004682:	7dfb      	ldrb	r3, [r7, #23]
 8004684:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	3304      	adds	r3, #4
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	4413      	add	r3, r2
 8004690:	edc3 7a00 	vstr	s15, [r3]
        for (uint8_t i = 0; i < 3; i++){
 8004694:	7dfb      	ldrb	r3, [r7, #23]
 8004696:	3301      	adds	r3, #1
 8004698:	75fb      	strb	r3, [r7, #23]
 800469a:	7dfb      	ldrb	r3, [r7, #23]
 800469c:	2b02      	cmp	r3, #2
 800469e:	d9ca      	bls.n	8004636 <MPU6000_Process_DMA+0x18a>
        }
    }
}
 80046a0:	bf00      	nop
 80046a2:	371c      	adds	r7, #28
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr
 80046ac:	46800000 	.word	0x46800000
 80046b0:	43aa0000 	.word	0x43aa0000
 80046b4:	42121eb8 	.word	0x42121eb8
 80046b8:	43030000 	.word	0x43030000

080046bc <MPU6000_Process>:

void MPU6000_Process(MPU6000 *dev, uint8_t* spi_rx_buffer) {
 80046bc:	b480      	push	{r7}
 80046be:	b087      	sub	sp, #28
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	6039      	str	r1, [r7, #0]
    int16_t raw_acc_x = (spi_rx_buffer[1] << 8) | spi_rx_buffer[2];
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	3301      	adds	r3, #1
 80046ca:	781b      	ldrb	r3, [r3, #0]
 80046cc:	b21b      	sxth	r3, r3
 80046ce:	021b      	lsls	r3, r3, #8
 80046d0:	b21a      	sxth	r2, r3
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	3302      	adds	r3, #2
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	b21b      	sxth	r3, r3
 80046da:	4313      	orrs	r3, r2
 80046dc:	82fb      	strh	r3, [r7, #22]
    int16_t raw_acc_y = (spi_rx_buffer[3] << 8) | spi_rx_buffer[4];
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	3303      	adds	r3, #3
 80046e2:	781b      	ldrb	r3, [r3, #0]
 80046e4:	b21b      	sxth	r3, r3
 80046e6:	021b      	lsls	r3, r3, #8
 80046e8:	b21a      	sxth	r2, r3
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	3304      	adds	r3, #4
 80046ee:	781b      	ldrb	r3, [r3, #0]
 80046f0:	b21b      	sxth	r3, r3
 80046f2:	4313      	orrs	r3, r2
 80046f4:	82bb      	strh	r3, [r7, #20]
    int16_t raw_acc_z = (spi_rx_buffer[5] << 8) | spi_rx_buffer[6];
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	3305      	adds	r3, #5
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	b21b      	sxth	r3, r3
 80046fe:	021b      	lsls	r3, r3, #8
 8004700:	b21a      	sxth	r2, r3
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	3306      	adds	r3, #6
 8004706:	781b      	ldrb	r3, [r3, #0]
 8004708:	b21b      	sxth	r3, r3
 800470a:	4313      	orrs	r3, r2
 800470c:	827b      	strh	r3, [r7, #18]

    int16_t raw_temp  = (spi_rx_buffer[7] << 8) | spi_rx_buffer[8];
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	3307      	adds	r3, #7
 8004712:	781b      	ldrb	r3, [r3, #0]
 8004714:	b21b      	sxth	r3, r3
 8004716:	021b      	lsls	r3, r3, #8
 8004718:	b21a      	sxth	r2, r3
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	3308      	adds	r3, #8
 800471e:	781b      	ldrb	r3, [r3, #0]
 8004720:	b21b      	sxth	r3, r3
 8004722:	4313      	orrs	r3, r2
 8004724:	823b      	strh	r3, [r7, #16]

    int16_t raw_gyro_x = (spi_rx_buffer[9] << 8) | spi_rx_buffer[10];
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	3309      	adds	r3, #9
 800472a:	781b      	ldrb	r3, [r3, #0]
 800472c:	b21b      	sxth	r3, r3
 800472e:	021b      	lsls	r3, r3, #8
 8004730:	b21a      	sxth	r2, r3
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	330a      	adds	r3, #10
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	b21b      	sxth	r3, r3
 800473a:	4313      	orrs	r3, r2
 800473c:	81fb      	strh	r3, [r7, #14]
    int16_t raw_gyro_y = (spi_rx_buffer[11] << 8) | spi_rx_buffer[12];
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	330b      	adds	r3, #11
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	b21b      	sxth	r3, r3
 8004746:	021b      	lsls	r3, r3, #8
 8004748:	b21a      	sxth	r2, r3
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	330c      	adds	r3, #12
 800474e:	781b      	ldrb	r3, [r3, #0]
 8004750:	b21b      	sxth	r3, r3
 8004752:	4313      	orrs	r3, r2
 8004754:	81bb      	strh	r3, [r7, #12]
    int16_t raw_gyro_z = (spi_rx_buffer[13] << 8) | spi_rx_buffer[14];
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	330d      	adds	r3, #13
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	b21b      	sxth	r3, r3
 800475e:	021b      	lsls	r3, r3, #8
 8004760:	b21a      	sxth	r2, r3
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	330e      	adds	r3, #14
 8004766:	781b      	ldrb	r3, [r3, #0]
 8004768:	b21b      	sxth	r3, r3
 800476a:	4313      	orrs	r3, r2
 800476c:	817b      	strh	r3, [r7, #10]

    dev->acc[0] = (float)raw_acc_x / ACCEL_SCALE;
 800476e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004772:	ee07 3a90 	vmov	s15, r3
 8004776:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800477a:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8004844 <MPU6000_Process+0x188>
 800477e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	edc3 7a01 	vstr	s15, [r3, #4]
    dev->acc[1] = -(float)raw_acc_y / ACCEL_SCALE;
 8004788:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800478c:	ee07 3a90 	vmov	s15, r3
 8004790:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004794:	eeb1 7a67 	vneg.f32	s14, s15
 8004798:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8004844 <MPU6000_Process+0x188>
 800479c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	edc3 7a02 	vstr	s15, [r3, #8]
    dev->acc[2] = (float)raw_acc_z / ACCEL_SCALE;
 80047a6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80047aa:	ee07 3a90 	vmov	s15, r3
 80047ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80047b2:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8004844 <MPU6000_Process+0x188>
 80047b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	edc3 7a03 	vstr	s15, [r3, #12]

    dev->temp = ((float)raw_temp) / 340.0f + 36.53f;
 80047c0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80047c4:	ee07 3a90 	vmov	s15, r3
 80047c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80047cc:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8004848 <MPU6000_Process+0x18c>
 80047d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80047d4:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800484c <MPU6000_Process+0x190>
 80047d8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    dev->gyro[0] = -(float)raw_gyro_x / GYRO_SCALE;
 80047e2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80047e6:	ee07 3a90 	vmov	s15, r3
 80047ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80047ee:	eeb1 7a67 	vneg.f32	s14, s15
 80047f2:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8004850 <MPU6000_Process+0x194>
 80047f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	edc3 7a04 	vstr	s15, [r3, #16]
    dev->gyro[1] = (float)raw_gyro_y / GYRO_SCALE;
 8004800:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004804:	ee07 3a90 	vmov	s15, r3
 8004808:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800480c:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8004850 <MPU6000_Process+0x194>
 8004810:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	edc3 7a05 	vstr	s15, [r3, #20]
    dev->gyro[2] = -(float)raw_gyro_z / GYRO_SCALE;
 800481a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800481e:	ee07 3a90 	vmov	s15, r3
 8004822:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004826:	eeb1 7a67 	vneg.f32	s14, s15
 800482a:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8004850 <MPU6000_Process+0x194>
 800482e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	edc3 7a06 	vstr	s15, [r3, #24]

}
 8004838:	bf00      	nop
 800483a:	371c      	adds	r7, #28
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr
 8004844:	46800000 	.word	0x46800000
 8004848:	43aa0000 	.word	0x43aa0000
 800484c:	42121eb8 	.word	0x42121eb8
 8004850:	43030000 	.word	0x43030000

08004854 <MPU6000_Calibrate>:

void MPU6000_Calibrate(MPU6000 *dev) {
 8004854:	b580      	push	{r7, lr}
 8004856:	b08c      	sub	sp, #48	@ 0x30
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
    const uint16_t samples = 3000;
 800485c:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8004860:	857b      	strh	r3, [r7, #42]	@ 0x2a
    float acc_sum[3] = {0}, gyro_sum[3] = {0};
 8004862:	f107 031c 	add.w	r3, r7, #28
 8004866:	2200      	movs	r2, #0
 8004868:	601a      	str	r2, [r3, #0]
 800486a:	605a      	str	r2, [r3, #4]
 800486c:	609a      	str	r2, [r3, #8]
 800486e:	f107 0310 	add.w	r3, r7, #16
 8004872:	2200      	movs	r2, #0
 8004874:	601a      	str	r2, [r3, #0]
 8004876:	605a      	str	r2, [r3, #4]
 8004878:	609a      	str	r2, [r3, #8]

    dev->calibrated = false;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    uint8_t spi_rx_buffer[8];

    for (uint16_t i = 0; i < samples; i++) {
 8004882:	2300      	movs	r3, #0
 8004884:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8004886:	e052      	b.n	800492e <MPU6000_Calibrate+0xda>
        // Start a DMA read
        MPU6000_Read_Blocking(dev, spi_rx_buffer);
 8004888:	f107 0308 	add.w	r3, r7, #8
 800488c:	4619      	mov	r1, r3
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f7ff fdd8 	bl	8004444 <MPU6000_Read_Blocking>
        // Process latest sample
        MPU6000_Process(dev, spi_rx_buffer);
 8004894:	f107 0308 	add.w	r3, r7, #8
 8004898:	4619      	mov	r1, r3
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f7ff ff0e 	bl	80046bc <MPU6000_Process>

        for (uint8_t axis = 0; axis < 3; axis++) {
 80048a0:	2300      	movs	r3, #0
 80048a2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80048a6:	e038      	b.n	800491a <MPU6000_Calibrate+0xc6>
            acc_sum[axis]  += dev->acc[axis];
 80048a8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	3330      	adds	r3, #48	@ 0x30
 80048b0:	443b      	add	r3, r7
 80048b2:	3b14      	subs	r3, #20
 80048b4:	ed93 7a00 	vldr	s14, [r3]
 80048b8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80048bc:	687a      	ldr	r2, [r7, #4]
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	4413      	add	r3, r2
 80048c2:	3304      	adds	r3, #4
 80048c4:	edd3 7a00 	vldr	s15, [r3]
 80048c8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80048cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048d0:	009b      	lsls	r3, r3, #2
 80048d2:	3330      	adds	r3, #48	@ 0x30
 80048d4:	443b      	add	r3, r7
 80048d6:	3b14      	subs	r3, #20
 80048d8:	edc3 7a00 	vstr	s15, [r3]
            gyro_sum[axis] += dev->gyro[axis];
 80048dc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80048e0:	009b      	lsls	r3, r3, #2
 80048e2:	3330      	adds	r3, #48	@ 0x30
 80048e4:	443b      	add	r3, r7
 80048e6:	3b20      	subs	r3, #32
 80048e8:	ed93 7a00 	vldr	s14, [r3]
 80048ec:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	3304      	adds	r3, #4
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	4413      	add	r3, r2
 80048f8:	edd3 7a00 	vldr	s15, [r3]
 80048fc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004900:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004904:	009b      	lsls	r3, r3, #2
 8004906:	3330      	adds	r3, #48	@ 0x30
 8004908:	443b      	add	r3, r7
 800490a:	3b20      	subs	r3, #32
 800490c:	edc3 7a00 	vstr	s15, [r3]
        for (uint8_t axis = 0; axis < 3; axis++) {
 8004910:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004914:	3301      	adds	r3, #1
 8004916:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800491a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800491e:	2b02      	cmp	r3, #2
 8004920:	d9c2      	bls.n	80048a8 <MPU6000_Calibrate+0x54>

        }

        HAL_Delay(1); // ~1 kHz sample rate
 8004922:	2001      	movs	r0, #1
 8004924:	f001 fb2c 	bl	8005f80 <HAL_Delay>
    for (uint16_t i = 0; i < samples; i++) {
 8004928:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800492a:	3301      	adds	r3, #1
 800492c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800492e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8004930:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004932:	429a      	cmp	r2, r3
 8004934:	d3a8      	bcc.n	8004888 <MPU6000_Calibrate+0x34>
    }

    for (uint8_t axis = 0; axis < 3; axis++) {
 8004936:	2300      	movs	r3, #0
 8004938:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 800493c:	e033      	b.n	80049a6 <MPU6000_Calibrate+0x152>
        dev->acc_offset[axis]  = acc_sum[axis] / samples;
 800493e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	3330      	adds	r3, #48	@ 0x30
 8004946:	443b      	add	r3, r7
 8004948:	3b14      	subs	r3, #20
 800494a:	edd3 6a00 	vldr	s13, [r3]
 800494e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004950:	ee07 3a90 	vmov	s15, r3
 8004954:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004958:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800495c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	3306      	adds	r3, #6
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	4413      	add	r3, r2
 8004968:	3304      	adds	r3, #4
 800496a:	edc3 7a00 	vstr	s15, [r3]
        dev->gyro_offset[axis] = gyro_sum[axis] / samples;
 800496e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004972:	009b      	lsls	r3, r3, #2
 8004974:	3330      	adds	r3, #48	@ 0x30
 8004976:	443b      	add	r3, r7
 8004978:	3b20      	subs	r3, #32
 800497a:	edd3 6a00 	vldr	s13, [r3]
 800497e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004980:	ee07 3a90 	vmov	s15, r3
 8004984:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004988:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800498c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004990:	687a      	ldr	r2, [r7, #4]
 8004992:	330a      	adds	r3, #10
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	4413      	add	r3, r2
 8004998:	edc3 7a00 	vstr	s15, [r3]
    for (uint8_t axis = 0; axis < 3; axis++) {
 800499c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80049a0:	3301      	adds	r3, #1
 80049a2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80049a6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80049aa:	2b02      	cmp	r3, #2
 80049ac:	d9c7      	bls.n	800493e <MPU6000_Calibrate+0xea>
    }

    // Subtract gravity on Z axis
    dev->acc_offset[2] -= 1;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80049b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049b8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    dev->state = 0;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
    dev->calibrated = true;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 80049d2:	bf00      	nop
 80049d4:	3730      	adds	r7, #48	@ 0x30
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}

080049da <PID_Init>:
#include "pid.h"

void PID_Init(PID_Controller *pid, float Kp, float Ki, float Kd, float output_limit, float integral_limit)
{
 80049da:	b480      	push	{r7}
 80049dc:	b087      	sub	sp, #28
 80049de:	af00      	add	r7, sp, #0
 80049e0:	6178      	str	r0, [r7, #20]
 80049e2:	ed87 0a04 	vstr	s0, [r7, #16]
 80049e6:	edc7 0a03 	vstr	s1, [r7, #12]
 80049ea:	ed87 1a02 	vstr	s2, [r7, #8]
 80049ee:	edc7 1a01 	vstr	s3, [r7, #4]
 80049f2:	ed87 2a00 	vstr	s4, [r7]
    pid->Kp = Kp;
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	693a      	ldr	r2, [r7, #16]
 80049fa:	601a      	str	r2, [r3, #0]
    pid->Ki = Ki;
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	68fa      	ldr	r2, [r7, #12]
 8004a00:	605a      	str	r2, [r3, #4]
    pid->Kd = Kd;
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	68ba      	ldr	r2, [r7, #8]
 8004a06:	609a      	str	r2, [r3, #8]

    pid->target_value = 0.0f;
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	f04f 0200 	mov.w	r2, #0
 8004a0e:	60da      	str	r2, [r3, #12]
    pid->measured_value = 0.0f;
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	f04f 0200 	mov.w	r2, #0
 8004a16:	611a      	str	r2, [r3, #16]
    pid->measured_value_prev = 0.0f;
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	f04f 0200 	mov.w	r2, #0
 8004a1e:	615a      	str	r2, [r3, #20]

    pid->error = 0.0f;
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	f04f 0200 	mov.w	r2, #0
 8004a26:	619a      	str	r2, [r3, #24]
    pid->error_sum = 0.0f;
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	f04f 0200 	mov.w	r2, #0
 8004a2e:	61da      	str	r2, [r3, #28]
    pid->error_deriv = 0.0f;
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	f04f 0200 	mov.w	r2, #0
 8004a36:	621a      	str	r2, [r3, #32]
    pid->error_deriv_filtered = 0.0f;
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	f04f 0200 	mov.w	r2, #0
 8004a3e:	625a      	str	r2, [r3, #36]	@ 0x24

    pid->output = 0.0f;
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	f04f 0200 	mov.w	r2, #0
 8004a46:	631a      	str	r2, [r3, #48]	@ 0x30

    pid->output_limit = output_limit;
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->integral_limit = integral_limit;
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	683a      	ldr	r2, [r7, #0]
 8004a52:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004a54:	bf00      	nop
 8004a56:	371c      	adds	r7, #28
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr

08004a60 <PID_Double_Calculation>:
        pid->output = -pid->output_limit;

    return pid->output;
}

float PID_Double_Calculation(Double_PID_Controller *axis, float target_angle, float measured_angle, float measured_rate, float dt){
 8004a60:	b480      	push	{r7}
 8004a62:	b087      	sub	sp, #28
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6178      	str	r0, [r7, #20]
 8004a68:	ed87 0a04 	vstr	s0, [r7, #16]
 8004a6c:	edc7 0a03 	vstr	s1, [r7, #12]
 8004a70:	ed87 1a02 	vstr	s2, [r7, #8]
 8004a74:	edc7 1a01 	vstr	s3, [r7, #4]
	/*Double PID outer loop calculation */
	if (PID_outer_loop_activation_flag){
 8004a78:	4b8c      	ldr	r3, [pc, #560]	@ (8004cac <PID_Double_Calculation+0x24c>)
 8004a7a:	781b      	ldrb	r3, [r3, #0]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	f000 8090 	beq.w	8004ba2 <PID_Double_Calculation+0x142>
		axis->outer_loop.target_value = target_angle;
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	693a      	ldr	r2, [r7, #16]
 8004a86:	60da      	str	r2, [r3, #12]
		axis->outer_loop.measured_value = measured_angle;
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	611a      	str	r2, [r3, #16]

		axis->outer_loop.error = axis->outer_loop.target_value - axis->outer_loop.measured_value;
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	ed93 7a03 	vldr	s14, [r3, #12]
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	edd3 7a04 	vldr	s15, [r3, #16]
 8004a9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	edc3 7a06 	vstr	s15, [r3, #24]
		axis->outer_loop.error_sum += axis->outer_loop.error * dt;
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	ed93 7a07 	vldr	s14, [r3, #28]
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	edd3 6a06 	vldr	s13, [r3, #24]
 8004ab0:	edd7 7a01 	vldr	s15, [r7, #4]
 8004ab4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ab8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	edc3 7a07 	vstr	s15, [r3, #28]

		if (axis->outer_loop.error_sum > axis->outer_loop.integral_limit) axis->outer_loop.error_sum = axis->outer_loop.integral_limit;
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	ed93 7a07 	vldr	s14, [r3, #28]
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8004ace:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ad6:	dd04      	ble.n	8004ae2 <PID_Double_Calculation+0x82>
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	61da      	str	r2, [r3, #28]
 8004ae0:	e014      	b.n	8004b0c <PID_Double_Calculation+0xac>
		else if (axis->outer_loop.error_sum < -axis->outer_loop.integral_limit) axis->outer_loop.error_sum = -axis->outer_loop.integral_limit;
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	ed93 7a07 	vldr	s14, [r3, #28]
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8004aee:	eef1 7a67 	vneg.f32	s15, s15
 8004af2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004afa:	d507      	bpl.n	8004b0c <PID_Double_Calculation+0xac>
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8004b02:	eef1 7a67 	vneg.f32	s15, s15
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	edc3 7a07 	vstr	s15, [r3, #28]

		axis->outer_loop.error_deriv = -measured_rate;
 8004b0c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004b10:	eef1 7a67 	vneg.f32	s15, s15
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	edc3 7a08 	vstr	s15, [r3, #32]

		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	ed93 7a00 	vldr	s14, [r3]
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	edd3 7a06 	vldr	s15, [r3, #24]
 8004b26:	ee27 7a27 	vmul.f32	s14, s14, s15
								  axis->outer_loop.Ki * axis->outer_loop.error_sum +
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	edd3 6a01 	vldr	s13, [r3, #4]
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	edd3 7a07 	vldr	s15, [r3, #28]
 8004b36:	ee66 7aa7 	vmul.f32	s15, s13, s15
		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
 8004b3a:	ee37 7a27 	vadd.f32	s14, s14, s15
								  axis->outer_loop.Kd * axis->outer_loop.error_deriv;
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	edd3 6a02 	vldr	s13, [r3, #8]
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	edd3 7a08 	vldr	s15, [r3, #32]
 8004b4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
								  axis->outer_loop.Ki * axis->outer_loop.error_sum +
 8004b4e:	ee77 7a27 	vadd.f32	s15, s14, s15
		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
//		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
//								  axis->outer_loop.Ki * axis->outer_loop.error_sum +
//								  axis->outer_loop.Kd * axis->outer_loop.error_deriv_filtered;


	if (axis->outer_loop.output > axis->outer_loop.output_limit) axis->outer_loop.output = axis->outer_loop.output_limit;
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8004b64:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b6c:	dd04      	ble.n	8004b78 <PID_Double_Calculation+0x118>
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	631a      	str	r2, [r3, #48]	@ 0x30
 8004b76:	e014      	b.n	8004ba2 <PID_Double_Calculation+0x142>
	else if (axis->outer_loop.output < -axis->outer_loop.output_limit) axis->outer_loop.output = -axis->outer_loop.output_limit;
 8004b78:	697b      	ldr	r3, [r7, #20]
 8004b7a:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8004b84:	eef1 7a67 	vneg.f32	s15, s15
 8004b88:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b90:	d507      	bpl.n	8004ba2 <PID_Double_Calculation+0x142>
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8004b98:	eef1 7a67 	vneg.f32	s15, s15
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	}

	/*Double PID inner loop calculation*/
	axis->inner_loop.target_value = axis->outer_loop.output;
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	641a      	str	r2, [r3, #64]	@ 0x40
	axis->inner_loop.measured_value = measured_rate;
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	68ba      	ldr	r2, [r7, #8]
 8004bae:	645a      	str	r2, [r3, #68]	@ 0x44

	axis->inner_loop.error = axis->inner_loop.target_value - axis->inner_loop.measured_value;
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8004bbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
	axis->inner_loop.error_sum += axis->inner_loop.error * dt;
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 8004bd2:	edd7 7a01 	vldr	s15, [r7, #4]
 8004bd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004bda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
	if (axis->inner_loop.error_sum > axis->inner_loop.integral_limit) axis->inner_loop.error_sum = axis->inner_loop.integral_limit;
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8004bf0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004bf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bf8:	dd04      	ble.n	8004c04 <PID_Double_Calculation+0x1a4>
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	651a      	str	r2, [r3, #80]	@ 0x50
 8004c02:	e014      	b.n	8004c2e <PID_Double_Calculation+0x1ce>
	else if (axis->inner_loop.error_sum < -axis->inner_loop.integral_limit) axis->inner_loop.error_sum = -axis->inner_loop.integral_limit;
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8004c10:	eef1 7a67 	vneg.f32	s15, s15
 8004c14:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c1c:	d507      	bpl.n	8004c2e <PID_Double_Calculation+0x1ce>
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8004c24:	eef1 7a67 	vneg.f32	s15, s15
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

	axis->inner_loop.error_deriv = -(axis->inner_loop.measured_value - axis->inner_loop.measured_value_prev) / dt;
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004c3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c3e:	eef1 6a67 	vneg.f32	s13, s15
 8004c42:	ed97 7a01 	vldr	s14, [r7, #4]
 8004c46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54

	axis->inner_loop.measured_value_prev = axis->inner_loop.measured_value;
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	649a      	str	r2, [r3, #72]	@ 0x48
	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8004c64:	ee27 7a27 	vmul.f32	s14, s14, s15
			  	  	  	  	  axis->inner_loop.Ki * axis->inner_loop.error_sum +
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	edd3 6a0e 	vldr	s13, [r3, #56]	@ 0x38
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8004c74:	ee66 7aa7 	vmul.f32	s15, s13, s15
	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
 8004c78:	ee37 7a27 	vadd.f32	s14, s14, s15
							  axis->inner_loop.Kd * axis->inner_loop.error_deriv;
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8004c88:	ee66 7aa7 	vmul.f32	s15, s13, s15
			  	  	  	  	  axis->inner_loop.Ki * axis->inner_loop.error_sum +
 8004c8c:	ee77 7a27 	vadd.f32	s15, s14, s15
	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
//	axis->inner_loop.error_deriv_filtered = (1 - INNER_DERIVATIVE_FILTER_ALPHA)*axis->inner_loop.error_deriv_filtered + INNER_DERIVATIVE_FILTER_ALPHA*axis->inner_loop.error_deriv;
//	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
//							  axis->inner_loop.Ki * axis->inner_loop.error_sum +
//							  axis->inner_loop.Kd * axis->inner_loop.error_deriv_filtered;

	return axis->inner_loop.output;
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c9a:	ee07 3a90 	vmov	s15, r3
}
 8004c9e:	eeb0 0a67 	vmov.f32	s0, s15
 8004ca2:	371c      	adds	r7, #28
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr
 8004cac:	200009e8 	.word	0x200009e8

08004cb0 <PID_Yaw_Angle_Calculation>:

/*
 * Yaw angle duoc dung khi throttle chinh yaw duoc giu nguyen -> giu cho heading khong thay doi
 * Yaw rate duoc dung khi throttle di chuyen -> dung pid dieu chinh toc do
 */
float PID_Yaw_Angle_Calculation(PID_Controller *axis, float target_angle, float measured_angle, float measured_rate, float dt){
 8004cb0:	b480      	push	{r7}
 8004cb2:	b087      	sub	sp, #28
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6178      	str	r0, [r7, #20]
 8004cb8:	ed87 0a04 	vstr	s0, [r7, #16]
 8004cbc:	edc7 0a03 	vstr	s1, [r7, #12]
 8004cc0:	ed87 1a02 	vstr	s2, [r7, #8]
 8004cc4:	edc7 1a01 	vstr	s3, [r7, #4]
	axis->target_value = target_angle;
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	693a      	ldr	r2, [r7, #16]
 8004ccc:	60da      	str	r2, [r3, #12]
	axis->measured_value = measured_angle;
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	611a      	str	r2, [r3, #16]

	axis->error = axis->target_value - axis->measured_value;
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	ed93 7a03 	vldr	s14, [r3, #12]
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	edd3 7a04 	vldr	s15, [r3, #16]
 8004ce0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	edc3 7a06 	vstr	s15, [r3, #24]
	//Deal voi truong hop di tu 10 do quay sang 350 do chang han
	if (axis->error > 180.f) axis->error -= 360.f;
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	edd3 7a06 	vldr	s15, [r3, #24]
 8004cf0:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8004dbc <PID_Yaw_Angle_Calculation+0x10c>
 8004cf4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cfc:	dd0a      	ble.n	8004d14 <PID_Yaw_Angle_Calculation+0x64>
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	edd3 7a06 	vldr	s15, [r3, #24]
 8004d04:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8004dc0 <PID_Yaw_Angle_Calculation+0x110>
 8004d08:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	edc3 7a06 	vstr	s15, [r3, #24]
 8004d12:	e013      	b.n	8004d3c <PID_Yaw_Angle_Calculation+0x8c>
	else if (axis->error < -180.f) axis->error += 360.f;
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	edd3 7a06 	vldr	s15, [r3, #24]
 8004d1a:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8004dc4 <PID_Yaw_Angle_Calculation+0x114>
 8004d1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d26:	d509      	bpl.n	8004d3c <PID_Yaw_Angle_Calculation+0x8c>
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	edd3 7a06 	vldr	s15, [r3, #24]
 8004d2e:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8004dc0 <PID_Yaw_Angle_Calculation+0x110>
 8004d32:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	edc3 7a06 	vstr	s15, [r3, #24]

	axis->error_sum += axis->error * dt;
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	ed93 7a07 	vldr	s14, [r3, #28]
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	edd3 6a06 	vldr	s13, [r3, #24]
 8004d48:	edd7 7a01 	vldr	s15, [r7, #4]
 8004d4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004d50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	edc3 7a07 	vstr	s15, [r3, #28]

	axis->error_deriv = -measured_rate;
 8004d5a:	edd7 7a02 	vldr	s15, [r7, #8]
 8004d5e:	eef1 7a67 	vneg.f32	s15, s15
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	edc3 7a08 	vstr	s15, [r3, #32]

	axis->output = axis->Kp * axis->error +
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	ed93 7a00 	vldr	s14, [r3]
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	edd3 7a06 	vldr	s15, [r3, #24]
 8004d74:	ee27 7a27 	vmul.f32	s14, s14, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	edd3 6a01 	vldr	s13, [r3, #4]
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	edd3 7a07 	vldr	s15, [r3, #28]
 8004d84:	ee66 7aa7 	vmul.f32	s15, s13, s15
	axis->output = axis->Kp * axis->error +
 8004d88:	ee37 7a27 	vadd.f32	s14, s14, s15
				   axis->Kd * axis->error_deriv;
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	edd3 6a02 	vldr	s13, [r3, #8]
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	edd3 7a08 	vldr	s15, [r3, #32]
 8004d98:	ee66 7aa7 	vmul.f32	s15, s13, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 8004d9c:	ee77 7a27 	vadd.f32	s15, s14, s15
	axis->output = axis->Kp * axis->error +
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	return axis->output;
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004daa:	ee07 3a90 	vmov	s15, r3
}
 8004dae:	eeb0 0a67 	vmov.f32	s0, s15
 8004db2:	371c      	adds	r7, #28
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr
 8004dbc:	43340000 	.word	0x43340000
 8004dc0:	43b40000 	.word	0x43b40000
 8004dc4:	c3340000 	.word	0xc3340000

08004dc8 <PID_Yaw_Rate_Calculation>:

float PID_Yaw_Rate_Calculation(PID_Controller *axis, float target_rate, float measured_rate, float dt){
 8004dc8:	b480      	push	{r7}
 8004dca:	b085      	sub	sp, #20
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	ed87 0a02 	vstr	s0, [r7, #8]
 8004dd4:	edc7 0a01 	vstr	s1, [r7, #4]
 8004dd8:	ed87 1a00 	vstr	s2, [r7]
	axis->target_value = target_rate;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	68ba      	ldr	r2, [r7, #8]
 8004de0:	60da      	str	r2, [r3, #12]
	axis->measured_value = measured_rate;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	611a      	str	r2, [r3, #16]

	axis->error = axis->target_value - axis->measured_value;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	ed93 7a03 	vldr	s14, [r3, #12]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	edd3 7a04 	vldr	s15, [r3, #16]
 8004df4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	edc3 7a06 	vstr	s15, [r3, #24]

	axis->error_sum += axis->error * dt;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	ed93 7a07 	vldr	s14, [r3, #28]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	edd3 6a06 	vldr	s13, [r3, #24]
 8004e0a:	edd7 7a00 	vldr	s15, [r7]
 8004e0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	edc3 7a07 	vstr	s15, [r3, #28]

	axis->error_deriv = -(axis->measured_value - axis->measured_value_prev) / dt;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	ed93 7a04 	vldr	s14, [r3, #16]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	edd3 7a05 	vldr	s15, [r3, #20]
 8004e28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e2c:	eef1 6a67 	vneg.f32	s13, s15
 8004e30:	ed97 7a00 	vldr	s14, [r7]
 8004e34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	edc3 7a08 	vstr	s15, [r3, #32]
	axis->measured_value_prev = axis->measured_value;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	691a      	ldr	r2, [r3, #16]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	615a      	str	r2, [r3, #20]

	axis->output = axis->Kp * axis->error +
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	ed93 7a00 	vldr	s14, [r3]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	edd3 7a06 	vldr	s15, [r3, #24]
 8004e52:	ee27 7a27 	vmul.f32	s14, s14, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	edd3 6a01 	vldr	s13, [r3, #4]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	edd3 7a07 	vldr	s15, [r3, #28]
 8004e62:	ee66 7aa7 	vmul.f32	s15, s13, s15
	axis->output = axis->Kp * axis->error +
 8004e66:	ee37 7a27 	vadd.f32	s14, s14, s15
				   axis->Kd * axis->error_deriv;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	edd3 6a02 	vldr	s13, [r3, #8]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	edd3 7a08 	vldr	s15, [r3, #32]
 8004e76:	ee66 7aa7 	vmul.f32	s15, s13, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 8004e7a:	ee77 7a27 	vadd.f32	s15, s14, s15
	axis->output = axis->Kp * axis->error +
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	return axis->output;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e88:	ee07 3a90 	vmov	s15, r3
}
 8004e8c:	eeb0 0a67 	vmov.f32	s0, s15
 8004e90:	3714      	adds	r7, #20
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr
	...

08004e9c <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi3_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8004ea0:	4b17      	ldr	r3, [pc, #92]	@ (8004f00 <MX_SPI1_Init+0x64>)
 8004ea2:	4a18      	ldr	r2, [pc, #96]	@ (8004f04 <MX_SPI1_Init+0x68>)
 8004ea4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004ea6:	4b16      	ldr	r3, [pc, #88]	@ (8004f00 <MX_SPI1_Init+0x64>)
 8004ea8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004eac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004eae:	4b14      	ldr	r3, [pc, #80]	@ (8004f00 <MX_SPI1_Init+0x64>)
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004eb4:	4b12      	ldr	r3, [pc, #72]	@ (8004f00 <MX_SPI1_Init+0x64>)
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004eba:	4b11      	ldr	r3, [pc, #68]	@ (8004f00 <MX_SPI1_Init+0x64>)
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004ec0:	4b0f      	ldr	r3, [pc, #60]	@ (8004f00 <MX_SPI1_Init+0x64>)
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004ec6:	4b0e      	ldr	r3, [pc, #56]	@ (8004f00 <MX_SPI1_Init+0x64>)
 8004ec8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ecc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004ece:	4b0c      	ldr	r3, [pc, #48]	@ (8004f00 <MX_SPI1_Init+0x64>)
 8004ed0:	2210      	movs	r2, #16
 8004ed2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8004f00 <MX_SPI1_Init+0x64>)
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004eda:	4b09      	ldr	r3, [pc, #36]	@ (8004f00 <MX_SPI1_Init+0x64>)
 8004edc:	2200      	movs	r2, #0
 8004ede:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ee0:	4b07      	ldr	r3, [pc, #28]	@ (8004f00 <MX_SPI1_Init+0x64>)
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004ee6:	4b06      	ldr	r3, [pc, #24]	@ (8004f00 <MX_SPI1_Init+0x64>)
 8004ee8:	220a      	movs	r2, #10
 8004eea:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004eec:	4804      	ldr	r0, [pc, #16]	@ (8004f00 <MX_SPI1_Init+0x64>)
 8004eee:	f004 fb4f 	bl	8009590 <HAL_SPI_Init>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d001      	beq.n	8004efc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004ef8:	f7ff f9c8 	bl	800428c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004efc:	bf00      	nop
 8004efe:	bd80      	pop	{r7, pc}
 8004f00:	20000b64 	.word	0x20000b64
 8004f04:	40013000 	.word	0x40013000

08004f08 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8004f0c:	4b17      	ldr	r3, [pc, #92]	@ (8004f6c <MX_SPI3_Init+0x64>)
 8004f0e:	4a18      	ldr	r2, [pc, #96]	@ (8004f70 <MX_SPI3_Init+0x68>)
 8004f10:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004f12:	4b16      	ldr	r3, [pc, #88]	@ (8004f6c <MX_SPI3_Init+0x64>)
 8004f14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004f18:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8004f1a:	4b14      	ldr	r3, [pc, #80]	@ (8004f6c <MX_SPI3_Init+0x64>)
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8004f20:	4b12      	ldr	r3, [pc, #72]	@ (8004f6c <MX_SPI3_Init+0x64>)
 8004f22:	2200      	movs	r2, #0
 8004f24:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f26:	4b11      	ldr	r3, [pc, #68]	@ (8004f6c <MX_SPI3_Init+0x64>)
 8004f28:	2200      	movs	r2, #0
 8004f2a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004f2c:	4b0f      	ldr	r3, [pc, #60]	@ (8004f6c <MX_SPI3_Init+0x64>)
 8004f2e:	2200      	movs	r2, #0
 8004f30:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004f32:	4b0e      	ldr	r3, [pc, #56]	@ (8004f6c <MX_SPI3_Init+0x64>)
 8004f34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f38:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004f3a:	4b0c      	ldr	r3, [pc, #48]	@ (8004f6c <MX_SPI3_Init+0x64>)
 8004f3c:	2210      	movs	r2, #16
 8004f3e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004f40:	4b0a      	ldr	r3, [pc, #40]	@ (8004f6c <MX_SPI3_Init+0x64>)
 8004f42:	2200      	movs	r2, #0
 8004f44:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004f46:	4b09      	ldr	r3, [pc, #36]	@ (8004f6c <MX_SPI3_Init+0x64>)
 8004f48:	2200      	movs	r2, #0
 8004f4a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f4c:	4b07      	ldr	r3, [pc, #28]	@ (8004f6c <MX_SPI3_Init+0x64>)
 8004f4e:	2200      	movs	r2, #0
 8004f50:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8004f52:	4b06      	ldr	r3, [pc, #24]	@ (8004f6c <MX_SPI3_Init+0x64>)
 8004f54:	220a      	movs	r2, #10
 8004f56:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004f58:	4804      	ldr	r0, [pc, #16]	@ (8004f6c <MX_SPI3_Init+0x64>)
 8004f5a:	f004 fb19 	bl	8009590 <HAL_SPI_Init>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d001      	beq.n	8004f68 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8004f64:	f7ff f992 	bl	800428c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004f68:	bf00      	nop
 8004f6a:	bd80      	pop	{r7, pc}
 8004f6c:	20000bbc 	.word	0x20000bbc
 8004f70:	40003c00 	.word	0x40003c00

08004f74 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b08c      	sub	sp, #48	@ 0x30
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f7c:	f107 031c 	add.w	r3, r7, #28
 8004f80:	2200      	movs	r2, #0
 8004f82:	601a      	str	r2, [r3, #0]
 8004f84:	605a      	str	r2, [r3, #4]
 8004f86:	609a      	str	r2, [r3, #8]
 8004f88:	60da      	str	r2, [r3, #12]
 8004f8a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a81      	ldr	r2, [pc, #516]	@ (8005198 <HAL_SPI_MspInit+0x224>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	f040 8093 	bne.w	80050be <HAL_SPI_MspInit+0x14a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004f98:	2300      	movs	r3, #0
 8004f9a:	61bb      	str	r3, [r7, #24]
 8004f9c:	4b7f      	ldr	r3, [pc, #508]	@ (800519c <HAL_SPI_MspInit+0x228>)
 8004f9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fa0:	4a7e      	ldr	r2, [pc, #504]	@ (800519c <HAL_SPI_MspInit+0x228>)
 8004fa2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004fa6:	6453      	str	r3, [r2, #68]	@ 0x44
 8004fa8:	4b7c      	ldr	r3, [pc, #496]	@ (800519c <HAL_SPI_MspInit+0x228>)
 8004faa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004fb0:	61bb      	str	r3, [r7, #24]
 8004fb2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	617b      	str	r3, [r7, #20]
 8004fb8:	4b78      	ldr	r3, [pc, #480]	@ (800519c <HAL_SPI_MspInit+0x228>)
 8004fba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fbc:	4a77      	ldr	r2, [pc, #476]	@ (800519c <HAL_SPI_MspInit+0x228>)
 8004fbe:	f043 0301 	orr.w	r3, r3, #1
 8004fc2:	6313      	str	r3, [r2, #48]	@ 0x30
 8004fc4:	4b75      	ldr	r3, [pc, #468]	@ (800519c <HAL_SPI_MspInit+0x228>)
 8004fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fc8:	f003 0301 	and.w	r3, r3, #1
 8004fcc:	617b      	str	r3, [r7, #20]
 8004fce:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004fd0:	23e0      	movs	r3, #224	@ 0xe0
 8004fd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fd4:	2302      	movs	r3, #2
 8004fd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fdc:	2303      	movs	r3, #3
 8004fde:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004fe0:	2305      	movs	r3, #5
 8004fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fe4:	f107 031c 	add.w	r3, r7, #28
 8004fe8:	4619      	mov	r1, r3
 8004fea:	486d      	ldr	r0, [pc, #436]	@ (80051a0 <HAL_SPI_MspInit+0x22c>)
 8004fec:	f002 fa30 	bl	8007450 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8004ff0:	4b6c      	ldr	r3, [pc, #432]	@ (80051a4 <HAL_SPI_MspInit+0x230>)
 8004ff2:	4a6d      	ldr	r2, [pc, #436]	@ (80051a8 <HAL_SPI_MspInit+0x234>)
 8004ff4:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8004ff6:	4b6b      	ldr	r3, [pc, #428]	@ (80051a4 <HAL_SPI_MspInit+0x230>)
 8004ff8:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8004ffc:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004ffe:	4b69      	ldr	r3, [pc, #420]	@ (80051a4 <HAL_SPI_MspInit+0x230>)
 8005000:	2200      	movs	r2, #0
 8005002:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005004:	4b67      	ldr	r3, [pc, #412]	@ (80051a4 <HAL_SPI_MspInit+0x230>)
 8005006:	2200      	movs	r2, #0
 8005008:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800500a:	4b66      	ldr	r3, [pc, #408]	@ (80051a4 <HAL_SPI_MspInit+0x230>)
 800500c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005010:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005012:	4b64      	ldr	r3, [pc, #400]	@ (80051a4 <HAL_SPI_MspInit+0x230>)
 8005014:	2200      	movs	r2, #0
 8005016:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005018:	4b62      	ldr	r3, [pc, #392]	@ (80051a4 <HAL_SPI_MspInit+0x230>)
 800501a:	2200      	movs	r2, #0
 800501c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800501e:	4b61      	ldr	r3, [pc, #388]	@ (80051a4 <HAL_SPI_MspInit+0x230>)
 8005020:	2200      	movs	r2, #0
 8005022:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005024:	4b5f      	ldr	r3, [pc, #380]	@ (80051a4 <HAL_SPI_MspInit+0x230>)
 8005026:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800502a:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800502c:	4b5d      	ldr	r3, [pc, #372]	@ (80051a4 <HAL_SPI_MspInit+0x230>)
 800502e:	2200      	movs	r2, #0
 8005030:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8005032:	485c      	ldr	r0, [pc, #368]	@ (80051a4 <HAL_SPI_MspInit+0x230>)
 8005034:	f001 fe0a 	bl	8006c4c <HAL_DMA_Init>
 8005038:	4603      	mov	r3, r0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d001      	beq.n	8005042 <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 800503e:	f7ff f925 	bl	800428c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	4a57      	ldr	r2, [pc, #348]	@ (80051a4 <HAL_SPI_MspInit+0x230>)
 8005046:	64da      	str	r2, [r3, #76]	@ 0x4c
 8005048:	4a56      	ldr	r2, [pc, #344]	@ (80051a4 <HAL_SPI_MspInit+0x230>)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 800504e:	4b57      	ldr	r3, [pc, #348]	@ (80051ac <HAL_SPI_MspInit+0x238>)
 8005050:	4a57      	ldr	r2, [pc, #348]	@ (80051b0 <HAL_SPI_MspInit+0x23c>)
 8005052:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8005054:	4b55      	ldr	r3, [pc, #340]	@ (80051ac <HAL_SPI_MspInit+0x238>)
 8005056:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800505a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800505c:	4b53      	ldr	r3, [pc, #332]	@ (80051ac <HAL_SPI_MspInit+0x238>)
 800505e:	2240      	movs	r2, #64	@ 0x40
 8005060:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005062:	4b52      	ldr	r3, [pc, #328]	@ (80051ac <HAL_SPI_MspInit+0x238>)
 8005064:	2200      	movs	r2, #0
 8005066:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005068:	4b50      	ldr	r3, [pc, #320]	@ (80051ac <HAL_SPI_MspInit+0x238>)
 800506a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800506e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005070:	4b4e      	ldr	r3, [pc, #312]	@ (80051ac <HAL_SPI_MspInit+0x238>)
 8005072:	2200      	movs	r2, #0
 8005074:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005076:	4b4d      	ldr	r3, [pc, #308]	@ (80051ac <HAL_SPI_MspInit+0x238>)
 8005078:	2200      	movs	r2, #0
 800507a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800507c:	4b4b      	ldr	r3, [pc, #300]	@ (80051ac <HAL_SPI_MspInit+0x238>)
 800507e:	2200      	movs	r2, #0
 8005080:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005082:	4b4a      	ldr	r3, [pc, #296]	@ (80051ac <HAL_SPI_MspInit+0x238>)
 8005084:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005088:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800508a:	4b48      	ldr	r3, [pc, #288]	@ (80051ac <HAL_SPI_MspInit+0x238>)
 800508c:	2200      	movs	r2, #0
 800508e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8005090:	4846      	ldr	r0, [pc, #280]	@ (80051ac <HAL_SPI_MspInit+0x238>)
 8005092:	f001 fddb 	bl	8006c4c <HAL_DMA_Init>
 8005096:	4603      	mov	r3, r0
 8005098:	2b00      	cmp	r3, #0
 800509a:	d001      	beq.n	80050a0 <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 800509c:	f7ff f8f6 	bl	800428c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	4a42      	ldr	r2, [pc, #264]	@ (80051ac <HAL_SPI_MspInit+0x238>)
 80050a4:	649a      	str	r2, [r3, #72]	@ 0x48
 80050a6:	4a41      	ldr	r2, [pc, #260]	@ (80051ac <HAL_SPI_MspInit+0x238>)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 6, 0);
 80050ac:	2200      	movs	r2, #0
 80050ae:	2106      	movs	r1, #6
 80050b0:	2023      	movs	r0, #35	@ 0x23
 80050b2:	f001 fd94 	bl	8006bde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80050b6:	2023      	movs	r0, #35	@ 0x23
 80050b8:	f001 fdad 	bl	8006c16 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80050bc:	e067      	b.n	800518e <HAL_SPI_MspInit+0x21a>
  else if(spiHandle->Instance==SPI3)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a3c      	ldr	r2, [pc, #240]	@ (80051b4 <HAL_SPI_MspInit+0x240>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d162      	bne.n	800518e <HAL_SPI_MspInit+0x21a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80050c8:	2300      	movs	r3, #0
 80050ca:	613b      	str	r3, [r7, #16]
 80050cc:	4b33      	ldr	r3, [pc, #204]	@ (800519c <HAL_SPI_MspInit+0x228>)
 80050ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d0:	4a32      	ldr	r2, [pc, #200]	@ (800519c <HAL_SPI_MspInit+0x228>)
 80050d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80050d8:	4b30      	ldr	r3, [pc, #192]	@ (800519c <HAL_SPI_MspInit+0x228>)
 80050da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80050e0:	613b      	str	r3, [r7, #16]
 80050e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80050e4:	2300      	movs	r3, #0
 80050e6:	60fb      	str	r3, [r7, #12]
 80050e8:	4b2c      	ldr	r3, [pc, #176]	@ (800519c <HAL_SPI_MspInit+0x228>)
 80050ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ec:	4a2b      	ldr	r2, [pc, #172]	@ (800519c <HAL_SPI_MspInit+0x228>)
 80050ee:	f043 0304 	orr.w	r3, r3, #4
 80050f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80050f4:	4b29      	ldr	r3, [pc, #164]	@ (800519c <HAL_SPI_MspInit+0x228>)
 80050f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050f8:	f003 0304 	and.w	r3, r3, #4
 80050fc:	60fb      	str	r3, [r7, #12]
 80050fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8005100:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8005104:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005106:	2302      	movs	r3, #2
 8005108:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800510a:	2300      	movs	r3, #0
 800510c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800510e:	2303      	movs	r3, #3
 8005110:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005112:	2306      	movs	r3, #6
 8005114:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005116:	f107 031c 	add.w	r3, r7, #28
 800511a:	4619      	mov	r1, r3
 800511c:	4826      	ldr	r0, [pc, #152]	@ (80051b8 <HAL_SPI_MspInit+0x244>)
 800511e:	f002 f997 	bl	8007450 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8005122:	4b26      	ldr	r3, [pc, #152]	@ (80051bc <HAL_SPI_MspInit+0x248>)
 8005124:	4a26      	ldr	r2, [pc, #152]	@ (80051c0 <HAL_SPI_MspInit+0x24c>)
 8005126:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8005128:	4b24      	ldr	r3, [pc, #144]	@ (80051bc <HAL_SPI_MspInit+0x248>)
 800512a:	2200      	movs	r2, #0
 800512c:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800512e:	4b23      	ldr	r3, [pc, #140]	@ (80051bc <HAL_SPI_MspInit+0x248>)
 8005130:	2240      	movs	r2, #64	@ 0x40
 8005132:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005134:	4b21      	ldr	r3, [pc, #132]	@ (80051bc <HAL_SPI_MspInit+0x248>)
 8005136:	2200      	movs	r2, #0
 8005138:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800513a:	4b20      	ldr	r3, [pc, #128]	@ (80051bc <HAL_SPI_MspInit+0x248>)
 800513c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005140:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005142:	4b1e      	ldr	r3, [pc, #120]	@ (80051bc <HAL_SPI_MspInit+0x248>)
 8005144:	2200      	movs	r2, #0
 8005146:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005148:	4b1c      	ldr	r3, [pc, #112]	@ (80051bc <HAL_SPI_MspInit+0x248>)
 800514a:	2200      	movs	r2, #0
 800514c:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 800514e:	4b1b      	ldr	r3, [pc, #108]	@ (80051bc <HAL_SPI_MspInit+0x248>)
 8005150:	2200      	movs	r2, #0
 8005152:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005154:	4b19      	ldr	r3, [pc, #100]	@ (80051bc <HAL_SPI_MspInit+0x248>)
 8005156:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800515a:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800515c:	4b17      	ldr	r3, [pc, #92]	@ (80051bc <HAL_SPI_MspInit+0x248>)
 800515e:	2200      	movs	r2, #0
 8005160:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8005162:	4816      	ldr	r0, [pc, #88]	@ (80051bc <HAL_SPI_MspInit+0x248>)
 8005164:	f001 fd72 	bl	8006c4c <HAL_DMA_Init>
 8005168:	4603      	mov	r3, r0
 800516a:	2b00      	cmp	r3, #0
 800516c:	d001      	beq.n	8005172 <HAL_SPI_MspInit+0x1fe>
      Error_Handler();
 800516e:	f7ff f88d 	bl	800428c <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a11      	ldr	r2, [pc, #68]	@ (80051bc <HAL_SPI_MspInit+0x248>)
 8005176:	649a      	str	r2, [r3, #72]	@ 0x48
 8005178:	4a10      	ldr	r2, [pc, #64]	@ (80051bc <HAL_SPI_MspInit+0x248>)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 8, 0);
 800517e:	2200      	movs	r2, #0
 8005180:	2108      	movs	r1, #8
 8005182:	2033      	movs	r0, #51	@ 0x33
 8005184:	f001 fd2b 	bl	8006bde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8005188:	2033      	movs	r0, #51	@ 0x33
 800518a:	f001 fd44 	bl	8006c16 <HAL_NVIC_EnableIRQ>
}
 800518e:	bf00      	nop
 8005190:	3730      	adds	r7, #48	@ 0x30
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
 8005196:	bf00      	nop
 8005198:	40013000 	.word	0x40013000
 800519c:	40023800 	.word	0x40023800
 80051a0:	40020000 	.word	0x40020000
 80051a4:	20000c14 	.word	0x20000c14
 80051a8:	40026410 	.word	0x40026410
 80051ac:	20000c74 	.word	0x20000c74
 80051b0:	40026458 	.word	0x40026458
 80051b4:	40003c00 	.word	0x40003c00
 80051b8:	40020800 	.word	0x40020800
 80051bc:	20000cd4 	.word	0x20000cd4
 80051c0:	40026088 	.word	0x40026088

080051c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051ca:	2300      	movs	r3, #0
 80051cc:	607b      	str	r3, [r7, #4]
 80051ce:	4b10      	ldr	r3, [pc, #64]	@ (8005210 <HAL_MspInit+0x4c>)
 80051d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051d2:	4a0f      	ldr	r2, [pc, #60]	@ (8005210 <HAL_MspInit+0x4c>)
 80051d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80051d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80051da:	4b0d      	ldr	r3, [pc, #52]	@ (8005210 <HAL_MspInit+0x4c>)
 80051dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051e2:	607b      	str	r3, [r7, #4]
 80051e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80051e6:	2300      	movs	r3, #0
 80051e8:	603b      	str	r3, [r7, #0]
 80051ea:	4b09      	ldr	r3, [pc, #36]	@ (8005210 <HAL_MspInit+0x4c>)
 80051ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ee:	4a08      	ldr	r2, [pc, #32]	@ (8005210 <HAL_MspInit+0x4c>)
 80051f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80051f6:	4b06      	ldr	r3, [pc, #24]	@ (8005210 <HAL_MspInit+0x4c>)
 80051f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051fe:	603b      	str	r3, [r7, #0]
 8005200:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005202:	bf00      	nop
 8005204:	370c      	adds	r7, #12
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr
 800520e:	bf00      	nop
 8005210:	40023800 	.word	0x40023800

08005214 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005214:	b480      	push	{r7}
 8005216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005218:	bf00      	nop
 800521a:	e7fd      	b.n	8005218 <NMI_Handler+0x4>

0800521c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800521c:	b480      	push	{r7}
 800521e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005220:	bf00      	nop
 8005222:	e7fd      	b.n	8005220 <HardFault_Handler+0x4>

08005224 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005224:	b480      	push	{r7}
 8005226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005228:	bf00      	nop
 800522a:	e7fd      	b.n	8005228 <MemManage_Handler+0x4>

0800522c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800522c:	b480      	push	{r7}
 800522e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005230:	bf00      	nop
 8005232:	e7fd      	b.n	8005230 <BusFault_Handler+0x4>

08005234 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005234:	b480      	push	{r7}
 8005236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005238:	bf00      	nop
 800523a:	e7fd      	b.n	8005238 <UsageFault_Handler+0x4>

0800523c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800523c:	b480      	push	{r7}
 800523e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005240:	bf00      	nop
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr

0800524a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800524a:	b480      	push	{r7}
 800524c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800524e:	bf00      	nop
 8005250:	46bd      	mov	sp, r7
 8005252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005256:	4770      	bx	lr

08005258 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005258:	b480      	push	{r7}
 800525a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800525c:	bf00      	nop
 800525e:	46bd      	mov	sp, r7
 8005260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005264:	4770      	bx	lr

08005266 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005266:	b580      	push	{r7, lr}
 8005268:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800526a:	f000 fe69 	bl	8005f40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800526e:	bf00      	nop
 8005270:	bd80      	pop	{r7, pc}
	...

08005274 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch3_up);
 8005278:	4802      	ldr	r0, [pc, #8]	@ (8005284 <DMA1_Stream0_IRQHandler+0x10>)
 800527a:	f001 fe7f 	bl	8006f7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800527e:	bf00      	nop
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	20000f18 	.word	0x20000f18

08005288 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4_trig);
 800528c:	4802      	ldr	r0, [pc, #8]	@ (8005298 <DMA1_Stream1_IRQHandler+0x10>)
 800528e:	f001 fe75 	bl	8006f7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8005292:	bf00      	nop
 8005294:	bd80      	pop	{r7, pc}
 8005296:	bf00      	nop
 8005298:	20000f78 	.word	0x20000f78

0800529c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 80052a0:	4802      	ldr	r0, [pc, #8]	@ (80052ac <DMA1_Stream2_IRQHandler+0x10>)
 80052a2:	f001 fe6b 	bl	8006f7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80052a6:	bf00      	nop
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop
 80052ac:	20000e58 	.word	0x20000e58

080052b0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80052b4:	4802      	ldr	r0, [pc, #8]	@ (80052c0 <DMA1_Stream5_IRQHandler+0x10>)
 80052b6:	f001 fe61 	bl	8006f7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80052ba:	bf00      	nop
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop
 80052c0:	20000cd4 	.word	0x20000cd4

080052c4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80052c8:	4802      	ldr	r0, [pc, #8]	@ (80052d4 <ADC_IRQHandler+0x10>)
 80052ca:	f000 fec0 	bl	800604e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80052ce:	bf00      	nop
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop
 80052d4:	2000034c 	.word	0x2000034c

080052d8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80052dc:	4802      	ldr	r0, [pc, #8]	@ (80052e8 <TIM2_IRQHandler+0x10>)
 80052de:	f005 fc01 	bl	800aae4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80052e2:	bf00      	nop
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop
 80052e8:	20000d38 	.word	0x20000d38

080052ec <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80052f0:	4802      	ldr	r0, [pc, #8]	@ (80052fc <TIM4_IRQHandler+0x10>)
 80052f2:	f005 fbf7 	bl	800aae4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80052f6:	bf00      	nop
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	20000dc8 	.word	0x20000dc8

08005300 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8005304:	4802      	ldr	r0, [pc, #8]	@ (8005310 <SPI1_IRQHandler+0x10>)
 8005306:	f004 fdb5 	bl	8009e74 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800530a:	bf00      	nop
 800530c:	bd80      	pop	{r7, pc}
 800530e:	bf00      	nop
 8005310:	20000b64 	.word	0x20000b64

08005314 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 8005318:	4802      	ldr	r0, [pc, #8]	@ (8005324 <DMA1_Stream7_IRQHandler+0x10>)
 800531a:	f001 fe2f 	bl	8006f7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 800531e:	bf00      	nop
 8005320:	bd80      	pop	{r7, pc}
 8005322:	bf00      	nop
 8005324:	20000eb8 	.word	0x20000eb8

08005328 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 800532c:	4802      	ldr	r0, [pc, #8]	@ (8005338 <SPI3_IRQHandler+0x10>)
 800532e:	f004 fda1 	bl	8009e74 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8005332:	bf00      	nop
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	20000bbc 	.word	0x20000bbc

0800533c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8005340:	4802      	ldr	r0, [pc, #8]	@ (800534c <DMA2_Stream0_IRQHandler+0x10>)
 8005342:	f001 fe1b 	bl	8006f7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8005346:	bf00      	nop
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	20000c14 	.word	0x20000c14

08005350 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8005354:	4802      	ldr	r0, [pc, #8]	@ (8005360 <DMA2_Stream1_IRQHandler+0x10>)
 8005356:	f001 fe11 	bl	8006f7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800535a:	bf00      	nop
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	20001020 	.word	0x20001020

08005364 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8005368:	4802      	ldr	r0, [pc, #8]	@ (8005374 <DMA2_Stream3_IRQHandler+0x10>)
 800536a:	f001 fe07 	bl	8006f7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800536e:	bf00      	nop
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop
 8005374:	20000c74 	.word	0x20000c74

08005378 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800537c:	4802      	ldr	r0, [pc, #8]	@ (8005388 <DMA2_Stream4_IRQHandler+0x10>)
 800537e:	f001 fdfd 	bl	8006f7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8005382:	bf00      	nop
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	20000394 	.word	0x20000394

0800538c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005390:	4802      	ldr	r0, [pc, #8]	@ (800539c <OTG_FS_IRQHandler+0x10>)
 8005392:	f002 fb56 	bl	8007a42 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8005396:	bf00      	nop
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	200025a8 	.word	0x200025a8

080053a0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b082      	sub	sp, #8
 80053a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
    if(__HAL_UART_GET_FLAG(&huart6, UART_FLAG_IDLE)) {
 80053a6:	4b0d      	ldr	r3, [pc, #52]	@ (80053dc <USART6_IRQHandler+0x3c>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0310 	and.w	r3, r3, #16
 80053b0:	2b10      	cmp	r3, #16
 80053b2:	d10c      	bne.n	80053ce <USART6_IRQHandler+0x2e>
        __HAL_UART_CLEAR_IDLEFLAG(&huart6);
 80053b4:	2300      	movs	r3, #0
 80053b6:	607b      	str	r3, [r7, #4]
 80053b8:	4b08      	ldr	r3, [pc, #32]	@ (80053dc <USART6_IRQHandler+0x3c>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	607b      	str	r3, [r7, #4]
 80053c0:	4b06      	ldr	r3, [pc, #24]	@ (80053dc <USART6_IRQHandler+0x3c>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	607b      	str	r3, [r7, #4]
 80053c8:	687b      	ldr	r3, [r7, #4]
        CRSF_IdleHandler();   // calls your parser
 80053ca:	f7fe fa23 	bl	8003814 <CRSF_IdleHandler>
    }
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80053ce:	4803      	ldr	r0, [pc, #12]	@ (80053dc <USART6_IRQHandler+0x3c>)
 80053d0:	f006 fb20 	bl	800ba14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80053d4:	bf00      	nop
 80053d6:	3708      	adds	r7, #8
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}
 80053dc:	20000fd8 	.word	0x20000fd8

080053e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80053e0:	b480      	push	{r7}
 80053e2:	af00      	add	r7, sp, #0
  return 1;
 80053e4:	2301      	movs	r3, #1
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	46bd      	mov	sp, r7
 80053ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ee:	4770      	bx	lr

080053f0 <_kill>:

int _kill(int pid, int sig)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b082      	sub	sp, #8
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
 80053f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80053fa:	f00c fa2d 	bl	8011858 <__errno>
 80053fe:	4603      	mov	r3, r0
 8005400:	2216      	movs	r2, #22
 8005402:	601a      	str	r2, [r3, #0]
  return -1;
 8005404:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005408:	4618      	mov	r0, r3
 800540a:	3708      	adds	r7, #8
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}

08005410 <_exit>:

void _exit (int status)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b082      	sub	sp, #8
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005418:	f04f 31ff 	mov.w	r1, #4294967295
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f7ff ffe7 	bl	80053f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005422:	bf00      	nop
 8005424:	e7fd      	b.n	8005422 <_exit+0x12>

08005426 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005426:	b580      	push	{r7, lr}
 8005428:	b086      	sub	sp, #24
 800542a:	af00      	add	r7, sp, #0
 800542c:	60f8      	str	r0, [r7, #12]
 800542e:	60b9      	str	r1, [r7, #8]
 8005430:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005432:	2300      	movs	r3, #0
 8005434:	617b      	str	r3, [r7, #20]
 8005436:	e00a      	b.n	800544e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005438:	f3af 8000 	nop.w
 800543c:	4601      	mov	r1, r0
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	1c5a      	adds	r2, r3, #1
 8005442:	60ba      	str	r2, [r7, #8]
 8005444:	b2ca      	uxtb	r2, r1
 8005446:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	3301      	adds	r3, #1
 800544c:	617b      	str	r3, [r7, #20]
 800544e:	697a      	ldr	r2, [r7, #20]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	429a      	cmp	r2, r3
 8005454:	dbf0      	blt.n	8005438 <_read+0x12>
  }

  return len;
 8005456:	687b      	ldr	r3, [r7, #4]
}
 8005458:	4618      	mov	r0, r3
 800545a:	3718      	adds	r7, #24
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}

08005460 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b086      	sub	sp, #24
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800546c:	2300      	movs	r3, #0
 800546e:	617b      	str	r3, [r7, #20]
 8005470:	e009      	b.n	8005486 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	1c5a      	adds	r2, r3, #1
 8005476:	60ba      	str	r2, [r7, #8]
 8005478:	781b      	ldrb	r3, [r3, #0]
 800547a:	4618      	mov	r0, r3
 800547c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	3301      	adds	r3, #1
 8005484:	617b      	str	r3, [r7, #20]
 8005486:	697a      	ldr	r2, [r7, #20]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	429a      	cmp	r2, r3
 800548c:	dbf1      	blt.n	8005472 <_write+0x12>
  }
  return len;
 800548e:	687b      	ldr	r3, [r7, #4]
}
 8005490:	4618      	mov	r0, r3
 8005492:	3718      	adds	r7, #24
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}

08005498 <_close>:

int _close(int file)
{
 8005498:	b480      	push	{r7}
 800549a:	b083      	sub	sp, #12
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80054a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	370c      	adds	r7, #12
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr

080054b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b083      	sub	sp, #12
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80054c0:	605a      	str	r2, [r3, #4]
  return 0;
 80054c2:	2300      	movs	r3, #0
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	370c      	adds	r7, #12
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr

080054d0 <_isatty>:

int _isatty(int file)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b083      	sub	sp, #12
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80054d8:	2301      	movs	r3, #1
}
 80054da:	4618      	mov	r0, r3
 80054dc:	370c      	adds	r7, #12
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr

080054e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80054e6:	b480      	push	{r7}
 80054e8:	b085      	sub	sp, #20
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	60f8      	str	r0, [r7, #12]
 80054ee:	60b9      	str	r1, [r7, #8]
 80054f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80054f2:	2300      	movs	r3, #0
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3714      	adds	r7, #20
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr

08005500 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b086      	sub	sp, #24
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005508:	4a14      	ldr	r2, [pc, #80]	@ (800555c <_sbrk+0x5c>)
 800550a:	4b15      	ldr	r3, [pc, #84]	@ (8005560 <_sbrk+0x60>)
 800550c:	1ad3      	subs	r3, r2, r3
 800550e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005514:	4b13      	ldr	r3, [pc, #76]	@ (8005564 <_sbrk+0x64>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d102      	bne.n	8005522 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800551c:	4b11      	ldr	r3, [pc, #68]	@ (8005564 <_sbrk+0x64>)
 800551e:	4a12      	ldr	r2, [pc, #72]	@ (8005568 <_sbrk+0x68>)
 8005520:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005522:	4b10      	ldr	r3, [pc, #64]	@ (8005564 <_sbrk+0x64>)
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	4413      	add	r3, r2
 800552a:	693a      	ldr	r2, [r7, #16]
 800552c:	429a      	cmp	r2, r3
 800552e:	d207      	bcs.n	8005540 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005530:	f00c f992 	bl	8011858 <__errno>
 8005534:	4603      	mov	r3, r0
 8005536:	220c      	movs	r2, #12
 8005538:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800553a:	f04f 33ff 	mov.w	r3, #4294967295
 800553e:	e009      	b.n	8005554 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005540:	4b08      	ldr	r3, [pc, #32]	@ (8005564 <_sbrk+0x64>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005546:	4b07      	ldr	r3, [pc, #28]	@ (8005564 <_sbrk+0x64>)
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	4413      	add	r3, r2
 800554e:	4a05      	ldr	r2, [pc, #20]	@ (8005564 <_sbrk+0x64>)
 8005550:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005552:	68fb      	ldr	r3, [r7, #12]
}
 8005554:	4618      	mov	r0, r3
 8005556:	3718      	adds	r7, #24
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}
 800555c:	20020000 	.word	0x20020000
 8005560:	00000400 	.word	0x00000400
 8005564:	20000d34 	.word	0x20000d34
 8005568:	20002df8 	.word	0x20002df8

0800556c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800556c:	b480      	push	{r7}
 800556e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005570:	4b06      	ldr	r3, [pc, #24]	@ (800558c <SystemInit+0x20>)
 8005572:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005576:	4a05      	ldr	r2, [pc, #20]	@ (800558c <SystemInit+0x20>)
 8005578:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800557c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005580:	bf00      	nop
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr
 800558a:	bf00      	nop
 800558c:	e000ed00 	.word	0xe000ed00

08005590 <MX_TIM2_Init>:
DMA_HandleTypeDef hdma_tim5_ch3_up;
DMA_HandleTypeDef hdma_tim5_ch4_trig;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b086      	sub	sp, #24
 8005594:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005596:	f107 0308 	add.w	r3, r7, #8
 800559a:	2200      	movs	r2, #0
 800559c:	601a      	str	r2, [r3, #0]
 800559e:	605a      	str	r2, [r3, #4]
 80055a0:	609a      	str	r2, [r3, #8]
 80055a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80055a4:	463b      	mov	r3, r7
 80055a6:	2200      	movs	r2, #0
 80055a8:	601a      	str	r2, [r3, #0]
 80055aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80055ac:	4b1d      	ldr	r3, [pc, #116]	@ (8005624 <MX_TIM2_Init+0x94>)
 80055ae:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80055b2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 80055b4:	4b1b      	ldr	r3, [pc, #108]	@ (8005624 <MX_TIM2_Init+0x94>)
 80055b6:	2253      	movs	r2, #83	@ 0x53
 80055b8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80055ba:	4b1a      	ldr	r3, [pc, #104]	@ (8005624 <MX_TIM2_Init+0x94>)
 80055bc:	2200      	movs	r2, #0
 80055be:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80055c0:	4b18      	ldr	r3, [pc, #96]	@ (8005624 <MX_TIM2_Init+0x94>)
 80055c2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80055c6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80055c8:	4b16      	ldr	r3, [pc, #88]	@ (8005624 <MX_TIM2_Init+0x94>)
 80055ca:	2200      	movs	r2, #0
 80055cc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80055ce:	4b15      	ldr	r3, [pc, #84]	@ (8005624 <MX_TIM2_Init+0x94>)
 80055d0:	2200      	movs	r2, #0
 80055d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80055d4:	4813      	ldr	r0, [pc, #76]	@ (8005624 <MX_TIM2_Init+0x94>)
 80055d6:	f004 ffa3 	bl	800a520 <HAL_TIM_Base_Init>
 80055da:	4603      	mov	r3, r0
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d001      	beq.n	80055e4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80055e0:	f7fe fe54 	bl	800428c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80055e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80055e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80055ea:	f107 0308 	add.w	r3, r7, #8
 80055ee:	4619      	mov	r1, r3
 80055f0:	480c      	ldr	r0, [pc, #48]	@ (8005624 <MX_TIM2_Init+0x94>)
 80055f2:	f005 fc29 	bl	800ae48 <HAL_TIM_ConfigClockSource>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d001      	beq.n	8005600 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80055fc:	f7fe fe46 	bl	800428c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005600:	2300      	movs	r3, #0
 8005602:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005604:	2300      	movs	r3, #0
 8005606:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005608:	463b      	mov	r3, r7
 800560a:	4619      	mov	r1, r3
 800560c:	4805      	ldr	r0, [pc, #20]	@ (8005624 <MX_TIM2_Init+0x94>)
 800560e:	f006 f8fb 	bl	800b808 <HAL_TIMEx_MasterConfigSynchronization>
 8005612:	4603      	mov	r3, r0
 8005614:	2b00      	cmp	r3, #0
 8005616:	d001      	beq.n	800561c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8005618:	f7fe fe38 	bl	800428c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800561c:	bf00      	nop
 800561e:	3718      	adds	r7, #24
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}
 8005624:	20000d38 	.word	0x20000d38

08005628 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b08e      	sub	sp, #56	@ 0x38
 800562c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800562e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005632:	2200      	movs	r2, #0
 8005634:	601a      	str	r2, [r3, #0]
 8005636:	605a      	str	r2, [r3, #4]
 8005638:	609a      	str	r2, [r3, #8]
 800563a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800563c:	f107 0320 	add.w	r3, r7, #32
 8005640:	2200      	movs	r2, #0
 8005642:	601a      	str	r2, [r3, #0]
 8005644:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005646:	1d3b      	adds	r3, r7, #4
 8005648:	2200      	movs	r2, #0
 800564a:	601a      	str	r2, [r3, #0]
 800564c:	605a      	str	r2, [r3, #4]
 800564e:	609a      	str	r2, [r3, #8]
 8005650:	60da      	str	r2, [r3, #12]
 8005652:	611a      	str	r2, [r3, #16]
 8005654:	615a      	str	r2, [r3, #20]
 8005656:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005658:	4b32      	ldr	r3, [pc, #200]	@ (8005724 <MX_TIM3_Init+0xfc>)
 800565a:	4a33      	ldr	r2, [pc, #204]	@ (8005728 <MX_TIM3_Init+0x100>)
 800565c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800565e:	4b31      	ldr	r3, [pc, #196]	@ (8005724 <MX_TIM3_Init+0xfc>)
 8005660:	2200      	movs	r2, #0
 8005662:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005664:	4b2f      	ldr	r3, [pc, #188]	@ (8005724 <MX_TIM3_Init+0xfc>)
 8005666:	2200      	movs	r2, #0
 8005668:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 279;
 800566a:	4b2e      	ldr	r3, [pc, #184]	@ (8005724 <MX_TIM3_Init+0xfc>)
 800566c:	f240 1217 	movw	r2, #279	@ 0x117
 8005670:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005672:	4b2c      	ldr	r3, [pc, #176]	@ (8005724 <MX_TIM3_Init+0xfc>)
 8005674:	2200      	movs	r2, #0
 8005676:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005678:	4b2a      	ldr	r3, [pc, #168]	@ (8005724 <MX_TIM3_Init+0xfc>)
 800567a:	2200      	movs	r2, #0
 800567c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800567e:	4829      	ldr	r0, [pc, #164]	@ (8005724 <MX_TIM3_Init+0xfc>)
 8005680:	f004 ff4e 	bl	800a520 <HAL_TIM_Base_Init>
 8005684:	4603      	mov	r3, r0
 8005686:	2b00      	cmp	r3, #0
 8005688:	d001      	beq.n	800568e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800568a:	f7fe fdff 	bl	800428c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800568e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005692:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005694:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005698:	4619      	mov	r1, r3
 800569a:	4822      	ldr	r0, [pc, #136]	@ (8005724 <MX_TIM3_Init+0xfc>)
 800569c:	f005 fbd4 	bl	800ae48 <HAL_TIM_ConfigClockSource>
 80056a0:	4603      	mov	r3, r0
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d001      	beq.n	80056aa <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80056a6:	f7fe fdf1 	bl	800428c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80056aa:	481e      	ldr	r0, [pc, #120]	@ (8005724 <MX_TIM3_Init+0xfc>)
 80056ac:	f004 fff8 	bl	800a6a0 <HAL_TIM_PWM_Init>
 80056b0:	4603      	mov	r3, r0
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d001      	beq.n	80056ba <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80056b6:	f7fe fde9 	bl	800428c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80056ba:	2300      	movs	r3, #0
 80056bc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80056be:	2300      	movs	r3, #0
 80056c0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80056c2:	f107 0320 	add.w	r3, r7, #32
 80056c6:	4619      	mov	r1, r3
 80056c8:	4816      	ldr	r0, [pc, #88]	@ (8005724 <MX_TIM3_Init+0xfc>)
 80056ca:	f006 f89d 	bl	800b808 <HAL_TIMEx_MasterConfigSynchronization>
 80056ce:	4603      	mov	r3, r0
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d001      	beq.n	80056d8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80056d4:	f7fe fdda 	bl	800428c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80056d8:	2360      	movs	r3, #96	@ 0x60
 80056da:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 105;
 80056dc:	2369      	movs	r3, #105	@ 0x69
 80056de:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80056e0:	2300      	movs	r3, #0
 80056e2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80056e4:	2304      	movs	r3, #4
 80056e6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80056e8:	1d3b      	adds	r3, r7, #4
 80056ea:	2208      	movs	r2, #8
 80056ec:	4619      	mov	r1, r3
 80056ee:	480d      	ldr	r0, [pc, #52]	@ (8005724 <MX_TIM3_Init+0xfc>)
 80056f0:	f005 fae8 	bl	800acc4 <HAL_TIM_PWM_ConfigChannel>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d001      	beq.n	80056fe <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80056fa:	f7fe fdc7 	bl	800428c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80056fe:	1d3b      	adds	r3, r7, #4
 8005700:	220c      	movs	r2, #12
 8005702:	4619      	mov	r1, r3
 8005704:	4807      	ldr	r0, [pc, #28]	@ (8005724 <MX_TIM3_Init+0xfc>)
 8005706:	f005 fadd 	bl	800acc4 <HAL_TIM_PWM_ConfigChannel>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d001      	beq.n	8005714 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8005710:	f7fe fdbc 	bl	800428c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005714:	4803      	ldr	r0, [pc, #12]	@ (8005724 <MX_TIM3_Init+0xfc>)
 8005716:	f000 fa5b 	bl	8005bd0 <HAL_TIM_MspPostInit>

}
 800571a:	bf00      	nop
 800571c:	3738      	adds	r7, #56	@ 0x38
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	20000d80 	.word	0x20000d80
 8005728:	40000400 	.word	0x40000400

0800572c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b086      	sub	sp, #24
 8005730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005732:	f107 0308 	add.w	r3, r7, #8
 8005736:	2200      	movs	r2, #0
 8005738:	601a      	str	r2, [r3, #0]
 800573a:	605a      	str	r2, [r3, #4]
 800573c:	609a      	str	r2, [r3, #8]
 800573e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005740:	463b      	mov	r3, r7
 8005742:	2200      	movs	r2, #0
 8005744:	601a      	str	r2, [r3, #0]
 8005746:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005748:	4b1d      	ldr	r3, [pc, #116]	@ (80057c0 <MX_TIM4_Init+0x94>)
 800574a:	4a1e      	ldr	r2, [pc, #120]	@ (80057c4 <MX_TIM4_Init+0x98>)
 800574c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 800574e:	4b1c      	ldr	r3, [pc, #112]	@ (80057c0 <MX_TIM4_Init+0x94>)
 8005750:	2253      	movs	r2, #83	@ 0x53
 8005752:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005754:	4b1a      	ldr	r3, [pc, #104]	@ (80057c0 <MX_TIM4_Init+0x94>)
 8005756:	2200      	movs	r2, #0
 8005758:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xFFFF;
 800575a:	4b19      	ldr	r3, [pc, #100]	@ (80057c0 <MX_TIM4_Init+0x94>)
 800575c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005760:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005762:	4b17      	ldr	r3, [pc, #92]	@ (80057c0 <MX_TIM4_Init+0x94>)
 8005764:	2200      	movs	r2, #0
 8005766:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005768:	4b15      	ldr	r3, [pc, #84]	@ (80057c0 <MX_TIM4_Init+0x94>)
 800576a:	2200      	movs	r2, #0
 800576c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800576e:	4814      	ldr	r0, [pc, #80]	@ (80057c0 <MX_TIM4_Init+0x94>)
 8005770:	f004 fed6 	bl	800a520 <HAL_TIM_Base_Init>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d001      	beq.n	800577e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800577a:	f7fe fd87 	bl	800428c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800577e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005782:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005784:	f107 0308 	add.w	r3, r7, #8
 8005788:	4619      	mov	r1, r3
 800578a:	480d      	ldr	r0, [pc, #52]	@ (80057c0 <MX_TIM4_Init+0x94>)
 800578c:	f005 fb5c 	bl	800ae48 <HAL_TIM_ConfigClockSource>
 8005790:	4603      	mov	r3, r0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d001      	beq.n	800579a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8005796:	f7fe fd79 	bl	800428c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800579a:	2300      	movs	r3, #0
 800579c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800579e:	2300      	movs	r3, #0
 80057a0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80057a2:	463b      	mov	r3, r7
 80057a4:	4619      	mov	r1, r3
 80057a6:	4806      	ldr	r0, [pc, #24]	@ (80057c0 <MX_TIM4_Init+0x94>)
 80057a8:	f006 f82e 	bl	800b808 <HAL_TIMEx_MasterConfigSynchronization>
 80057ac:	4603      	mov	r3, r0
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d001      	beq.n	80057b6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80057b2:	f7fe fd6b 	bl	800428c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80057b6:	bf00      	nop
 80057b8:	3718      	adds	r7, #24
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}
 80057be:	bf00      	nop
 80057c0:	20000dc8 	.word	0x20000dc8
 80057c4:	40000800 	.word	0x40000800

080057c8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b08e      	sub	sp, #56	@ 0x38
 80057cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80057ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80057d2:	2200      	movs	r2, #0
 80057d4:	601a      	str	r2, [r3, #0]
 80057d6:	605a      	str	r2, [r3, #4]
 80057d8:	609a      	str	r2, [r3, #8]
 80057da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80057dc:	f107 0320 	add.w	r3, r7, #32
 80057e0:	2200      	movs	r2, #0
 80057e2:	601a      	str	r2, [r3, #0]
 80057e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80057e6:	1d3b      	adds	r3, r7, #4
 80057e8:	2200      	movs	r2, #0
 80057ea:	601a      	str	r2, [r3, #0]
 80057ec:	605a      	str	r2, [r3, #4]
 80057ee:	609a      	str	r2, [r3, #8]
 80057f0:	60da      	str	r2, [r3, #12]
 80057f2:	611a      	str	r2, [r3, #16]
 80057f4:	615a      	str	r2, [r3, #20]
 80057f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80057f8:	4b32      	ldr	r3, [pc, #200]	@ (80058c4 <MX_TIM5_Init+0xfc>)
 80057fa:	4a33      	ldr	r2, [pc, #204]	@ (80058c8 <MX_TIM5_Init+0x100>)
 80057fc:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80057fe:	4b31      	ldr	r3, [pc, #196]	@ (80058c4 <MX_TIM5_Init+0xfc>)
 8005800:	2200      	movs	r2, #0
 8005802:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005804:	4b2f      	ldr	r3, [pc, #188]	@ (80058c4 <MX_TIM5_Init+0xfc>)
 8005806:	2200      	movs	r2, #0
 8005808:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 280-1;
 800580a:	4b2e      	ldr	r3, [pc, #184]	@ (80058c4 <MX_TIM5_Init+0xfc>)
 800580c:	f240 1217 	movw	r2, #279	@ 0x117
 8005810:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005812:	4b2c      	ldr	r3, [pc, #176]	@ (80058c4 <MX_TIM5_Init+0xfc>)
 8005814:	2200      	movs	r2, #0
 8005816:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005818:	4b2a      	ldr	r3, [pc, #168]	@ (80058c4 <MX_TIM5_Init+0xfc>)
 800581a:	2200      	movs	r2, #0
 800581c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800581e:	4829      	ldr	r0, [pc, #164]	@ (80058c4 <MX_TIM5_Init+0xfc>)
 8005820:	f004 fe7e 	bl	800a520 <HAL_TIM_Base_Init>
 8005824:	4603      	mov	r3, r0
 8005826:	2b00      	cmp	r3, #0
 8005828:	d001      	beq.n	800582e <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800582a:	f7fe fd2f 	bl	800428c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800582e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005832:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005834:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005838:	4619      	mov	r1, r3
 800583a:	4822      	ldr	r0, [pc, #136]	@ (80058c4 <MX_TIM5_Init+0xfc>)
 800583c:	f005 fb04 	bl	800ae48 <HAL_TIM_ConfigClockSource>
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d001      	beq.n	800584a <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8005846:	f7fe fd21 	bl	800428c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800584a:	481e      	ldr	r0, [pc, #120]	@ (80058c4 <MX_TIM5_Init+0xfc>)
 800584c:	f004 ff28 	bl	800a6a0 <HAL_TIM_PWM_Init>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d001      	beq.n	800585a <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8005856:	f7fe fd19 	bl	800428c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800585a:	2300      	movs	r3, #0
 800585c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800585e:	2300      	movs	r3, #0
 8005860:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005862:	f107 0320 	add.w	r3, r7, #32
 8005866:	4619      	mov	r1, r3
 8005868:	4816      	ldr	r0, [pc, #88]	@ (80058c4 <MX_TIM5_Init+0xfc>)
 800586a:	f005 ffcd 	bl	800b808 <HAL_TIMEx_MasterConfigSynchronization>
 800586e:	4603      	mov	r3, r0
 8005870:	2b00      	cmp	r3, #0
 8005872:	d001      	beq.n	8005878 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8005874:	f7fe fd0a 	bl	800428c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005878:	2360      	movs	r3, #96	@ 0x60
 800587a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 105;
 800587c:	2369      	movs	r3, #105	@ 0x69
 800587e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005880:	2300      	movs	r3, #0
 8005882:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8005884:	2304      	movs	r3, #4
 8005886:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005888:	1d3b      	adds	r3, r7, #4
 800588a:	2208      	movs	r2, #8
 800588c:	4619      	mov	r1, r3
 800588e:	480d      	ldr	r0, [pc, #52]	@ (80058c4 <MX_TIM5_Init+0xfc>)
 8005890:	f005 fa18 	bl	800acc4 <HAL_TIM_PWM_ConfigChannel>
 8005894:	4603      	mov	r3, r0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d001      	beq.n	800589e <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800589a:	f7fe fcf7 	bl	800428c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800589e:	1d3b      	adds	r3, r7, #4
 80058a0:	220c      	movs	r2, #12
 80058a2:	4619      	mov	r1, r3
 80058a4:	4807      	ldr	r0, [pc, #28]	@ (80058c4 <MX_TIM5_Init+0xfc>)
 80058a6:	f005 fa0d 	bl	800acc4 <HAL_TIM_PWM_ConfigChannel>
 80058aa:	4603      	mov	r3, r0
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d001      	beq.n	80058b4 <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 80058b0:	f7fe fcec 	bl	800428c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80058b4:	4803      	ldr	r0, [pc, #12]	@ (80058c4 <MX_TIM5_Init+0xfc>)
 80058b6:	f000 f98b 	bl	8005bd0 <HAL_TIM_MspPostInit>

}
 80058ba:	bf00      	nop
 80058bc:	3738      	adds	r7, #56	@ 0x38
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}
 80058c2:	bf00      	nop
 80058c4:	20000e10 	.word	0x20000e10
 80058c8:	40000c00 	.word	0x40000c00

080058cc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b086      	sub	sp, #24
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058dc:	d116      	bne.n	800590c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80058de:	2300      	movs	r3, #0
 80058e0:	617b      	str	r3, [r7, #20]
 80058e2:	4b61      	ldr	r3, [pc, #388]	@ (8005a68 <HAL_TIM_Base_MspInit+0x19c>)
 80058e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e6:	4a60      	ldr	r2, [pc, #384]	@ (8005a68 <HAL_TIM_Base_MspInit+0x19c>)
 80058e8:	f043 0301 	orr.w	r3, r3, #1
 80058ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80058ee:	4b5e      	ldr	r3, [pc, #376]	@ (8005a68 <HAL_TIM_Base_MspInit+0x19c>)
 80058f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058f2:	f003 0301 	and.w	r3, r3, #1
 80058f6:	617b      	str	r3, [r7, #20]
 80058f8:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 80058fa:	2200      	movs	r2, #0
 80058fc:	210a      	movs	r1, #10
 80058fe:	201c      	movs	r0, #28
 8005900:	f001 f96d 	bl	8006bde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005904:	201c      	movs	r0, #28
 8005906:	f001 f986 	bl	8006c16 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800590a:	e151      	b.n	8005bb0 <HAL_TIM_Base_MspInit+0x2e4>
  else if(tim_baseHandle->Instance==TIM3)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a56      	ldr	r2, [pc, #344]	@ (8005a6c <HAL_TIM_Base_MspInit+0x1a0>)
 8005912:	4293      	cmp	r3, r2
 8005914:	f040 808b 	bne.w	8005a2e <HAL_TIM_Base_MspInit+0x162>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005918:	2300      	movs	r3, #0
 800591a:	613b      	str	r3, [r7, #16]
 800591c:	4b52      	ldr	r3, [pc, #328]	@ (8005a68 <HAL_TIM_Base_MspInit+0x19c>)
 800591e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005920:	4a51      	ldr	r2, [pc, #324]	@ (8005a68 <HAL_TIM_Base_MspInit+0x19c>)
 8005922:	f043 0302 	orr.w	r3, r3, #2
 8005926:	6413      	str	r3, [r2, #64]	@ 0x40
 8005928:	4b4f      	ldr	r3, [pc, #316]	@ (8005a68 <HAL_TIM_Base_MspInit+0x19c>)
 800592a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800592c:	f003 0302 	and.w	r3, r3, #2
 8005930:	613b      	str	r3, [r7, #16]
 8005932:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch4_up.Instance = DMA1_Stream2;
 8005934:	4b4e      	ldr	r3, [pc, #312]	@ (8005a70 <HAL_TIM_Base_MspInit+0x1a4>)
 8005936:	4a4f      	ldr	r2, [pc, #316]	@ (8005a74 <HAL_TIM_Base_MspInit+0x1a8>)
 8005938:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Channel = DMA_CHANNEL_5;
 800593a:	4b4d      	ldr	r3, [pc, #308]	@ (8005a70 <HAL_TIM_Base_MspInit+0x1a4>)
 800593c:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8005940:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005942:	4b4b      	ldr	r3, [pc, #300]	@ (8005a70 <HAL_TIM_Base_MspInit+0x1a4>)
 8005944:	2240      	movs	r2, #64	@ 0x40
 8005946:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8005948:	4b49      	ldr	r3, [pc, #292]	@ (8005a70 <HAL_TIM_Base_MspInit+0x1a4>)
 800594a:	2200      	movs	r2, #0
 800594c:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 800594e:	4b48      	ldr	r3, [pc, #288]	@ (8005a70 <HAL_TIM_Base_MspInit+0x1a4>)
 8005950:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005954:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005956:	4b46      	ldr	r3, [pc, #280]	@ (8005a70 <HAL_TIM_Base_MspInit+0x1a4>)
 8005958:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800595c:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800595e:	4b44      	ldr	r3, [pc, #272]	@ (8005a70 <HAL_TIM_Base_MspInit+0x1a4>)
 8005960:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005964:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Mode = DMA_CIRCULAR;
 8005966:	4b42      	ldr	r3, [pc, #264]	@ (8005a70 <HAL_TIM_Base_MspInit+0x1a4>)
 8005968:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800596c:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800596e:	4b40      	ldr	r3, [pc, #256]	@ (8005a70 <HAL_TIM_Base_MspInit+0x1a4>)
 8005970:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8005974:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch4_up.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005976:	4b3e      	ldr	r3, [pc, #248]	@ (8005a70 <HAL_TIM_Base_MspInit+0x1a4>)
 8005978:	2204      	movs	r2, #4
 800597a:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim3_ch4_up.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800597c:	4b3c      	ldr	r3, [pc, #240]	@ (8005a70 <HAL_TIM_Base_MspInit+0x1a4>)
 800597e:	2203      	movs	r2, #3
 8005980:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim3_ch4_up.Init.MemBurst = DMA_MBURST_SINGLE;
 8005982:	4b3b      	ldr	r3, [pc, #236]	@ (8005a70 <HAL_TIM_Base_MspInit+0x1a4>)
 8005984:	2200      	movs	r2, #0
 8005986:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim3_ch4_up.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005988:	4b39      	ldr	r3, [pc, #228]	@ (8005a70 <HAL_TIM_Base_MspInit+0x1a4>)
 800598a:	2200      	movs	r2, #0
 800598c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 800598e:	4838      	ldr	r0, [pc, #224]	@ (8005a70 <HAL_TIM_Base_MspInit+0x1a4>)
 8005990:	f001 f95c 	bl	8006c4c <HAL_DMA_Init>
 8005994:	4603      	mov	r3, r0
 8005996:	2b00      	cmp	r3, #0
 8005998:	d001      	beq.n	800599e <HAL_TIM_Base_MspInit+0xd2>
      Error_Handler();
 800599a:	f7fe fc77 	bl	800428c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	4a33      	ldr	r2, [pc, #204]	@ (8005a70 <HAL_TIM_Base_MspInit+0x1a4>)
 80059a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80059a4:	4a32      	ldr	r2, [pc, #200]	@ (8005a70 <HAL_TIM_Base_MspInit+0x1a4>)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a30      	ldr	r2, [pc, #192]	@ (8005a70 <HAL_TIM_Base_MspInit+0x1a4>)
 80059ae:	621a      	str	r2, [r3, #32]
 80059b0:	4a2f      	ldr	r2, [pc, #188]	@ (8005a70 <HAL_TIM_Base_MspInit+0x1a4>)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim3_ch3.Instance = DMA1_Stream7;
 80059b6:	4b30      	ldr	r3, [pc, #192]	@ (8005a78 <HAL_TIM_Base_MspInit+0x1ac>)
 80059b8:	4a30      	ldr	r2, [pc, #192]	@ (8005a7c <HAL_TIM_Base_MspInit+0x1b0>)
 80059ba:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch3.Init.Channel = DMA_CHANNEL_5;
 80059bc:	4b2e      	ldr	r3, [pc, #184]	@ (8005a78 <HAL_TIM_Base_MspInit+0x1ac>)
 80059be:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80059c2:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80059c4:	4b2c      	ldr	r3, [pc, #176]	@ (8005a78 <HAL_TIM_Base_MspInit+0x1ac>)
 80059c6:	2240      	movs	r2, #64	@ 0x40
 80059c8:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80059ca:	4b2b      	ldr	r3, [pc, #172]	@ (8005a78 <HAL_TIM_Base_MspInit+0x1ac>)
 80059cc:	2200      	movs	r2, #0
 80059ce:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80059d0:	4b29      	ldr	r3, [pc, #164]	@ (8005a78 <HAL_TIM_Base_MspInit+0x1ac>)
 80059d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80059d6:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80059d8:	4b27      	ldr	r3, [pc, #156]	@ (8005a78 <HAL_TIM_Base_MspInit+0x1ac>)
 80059da:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80059de:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80059e0:	4b25      	ldr	r3, [pc, #148]	@ (8005a78 <HAL_TIM_Base_MspInit+0x1ac>)
 80059e2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80059e6:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch3.Init.Mode = DMA_CIRCULAR;
 80059e8:	4b23      	ldr	r3, [pc, #140]	@ (8005a78 <HAL_TIM_Base_MspInit+0x1ac>)
 80059ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80059ee:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80059f0:	4b21      	ldr	r3, [pc, #132]	@ (8005a78 <HAL_TIM_Base_MspInit+0x1ac>)
 80059f2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80059f6:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch3.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80059f8:	4b1f      	ldr	r3, [pc, #124]	@ (8005a78 <HAL_TIM_Base_MspInit+0x1ac>)
 80059fa:	2204      	movs	r2, #4
 80059fc:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim3_ch3.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80059fe:	4b1e      	ldr	r3, [pc, #120]	@ (8005a78 <HAL_TIM_Base_MspInit+0x1ac>)
 8005a00:	2203      	movs	r2, #3
 8005a02:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim3_ch3.Init.MemBurst = DMA_MBURST_SINGLE;
 8005a04:	4b1c      	ldr	r3, [pc, #112]	@ (8005a78 <HAL_TIM_Base_MspInit+0x1ac>)
 8005a06:	2200      	movs	r2, #0
 8005a08:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim3_ch3.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005a0a:	4b1b      	ldr	r3, [pc, #108]	@ (8005a78 <HAL_TIM_Base_MspInit+0x1ac>)
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 8005a10:	4819      	ldr	r0, [pc, #100]	@ (8005a78 <HAL_TIM_Base_MspInit+0x1ac>)
 8005a12:	f001 f91b 	bl	8006c4c <HAL_DMA_Init>
 8005a16:	4603      	mov	r3, r0
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d001      	beq.n	8005a20 <HAL_TIM_Base_MspInit+0x154>
      Error_Handler();
 8005a1c:	f7fe fc36 	bl	800428c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	4a15      	ldr	r2, [pc, #84]	@ (8005a78 <HAL_TIM_Base_MspInit+0x1ac>)
 8005a24:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005a26:	4a14      	ldr	r2, [pc, #80]	@ (8005a78 <HAL_TIM_Base_MspInit+0x1ac>)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8005a2c:	e0c0      	b.n	8005bb0 <HAL_TIM_Base_MspInit+0x2e4>
  else if(tim_baseHandle->Instance==TIM4)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a13      	ldr	r2, [pc, #76]	@ (8005a80 <HAL_TIM_Base_MspInit+0x1b4>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d125      	bne.n	8005a84 <HAL_TIM_Base_MspInit+0x1b8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005a38:	2300      	movs	r3, #0
 8005a3a:	60fb      	str	r3, [r7, #12]
 8005a3c:	4b0a      	ldr	r3, [pc, #40]	@ (8005a68 <HAL_TIM_Base_MspInit+0x19c>)
 8005a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a40:	4a09      	ldr	r2, [pc, #36]	@ (8005a68 <HAL_TIM_Base_MspInit+0x19c>)
 8005a42:	f043 0304 	orr.w	r3, r3, #4
 8005a46:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a48:	4b07      	ldr	r3, [pc, #28]	@ (8005a68 <HAL_TIM_Base_MspInit+0x19c>)
 8005a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a4c:	f003 0304 	and.w	r3, r3, #4
 8005a50:	60fb      	str	r3, [r7, #12]
 8005a52:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8005a54:	2200      	movs	r2, #0
 8005a56:	2100      	movs	r1, #0
 8005a58:	201e      	movs	r0, #30
 8005a5a:	f001 f8c0 	bl	8006bde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005a5e:	201e      	movs	r0, #30
 8005a60:	f001 f8d9 	bl	8006c16 <HAL_NVIC_EnableIRQ>
}
 8005a64:	e0a4      	b.n	8005bb0 <HAL_TIM_Base_MspInit+0x2e4>
 8005a66:	bf00      	nop
 8005a68:	40023800 	.word	0x40023800
 8005a6c:	40000400 	.word	0x40000400
 8005a70:	20000e58 	.word	0x20000e58
 8005a74:	40026040 	.word	0x40026040
 8005a78:	20000eb8 	.word	0x20000eb8
 8005a7c:	400260b8 	.word	0x400260b8
 8005a80:	40000800 	.word	0x40000800
  else if(tim_baseHandle->Instance==TIM5)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a4b      	ldr	r2, [pc, #300]	@ (8005bb8 <HAL_TIM_Base_MspInit+0x2ec>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	f040 8090 	bne.w	8005bb0 <HAL_TIM_Base_MspInit+0x2e4>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005a90:	2300      	movs	r3, #0
 8005a92:	60bb      	str	r3, [r7, #8]
 8005a94:	4b49      	ldr	r3, [pc, #292]	@ (8005bbc <HAL_TIM_Base_MspInit+0x2f0>)
 8005a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a98:	4a48      	ldr	r2, [pc, #288]	@ (8005bbc <HAL_TIM_Base_MspInit+0x2f0>)
 8005a9a:	f043 0308 	orr.w	r3, r3, #8
 8005a9e:	6413      	str	r3, [r2, #64]	@ 0x40
 8005aa0:	4b46      	ldr	r3, [pc, #280]	@ (8005bbc <HAL_TIM_Base_MspInit+0x2f0>)
 8005aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aa4:	f003 0308 	and.w	r3, r3, #8
 8005aa8:	60bb      	str	r3, [r7, #8]
 8005aaa:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch3_up.Instance = DMA1_Stream0;
 8005aac:	4b44      	ldr	r3, [pc, #272]	@ (8005bc0 <HAL_TIM_Base_MspInit+0x2f4>)
 8005aae:	4a45      	ldr	r2, [pc, #276]	@ (8005bc4 <HAL_TIM_Base_MspInit+0x2f8>)
 8005ab0:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch3_up.Init.Channel = DMA_CHANNEL_6;
 8005ab2:	4b43      	ldr	r3, [pc, #268]	@ (8005bc0 <HAL_TIM_Base_MspInit+0x2f4>)
 8005ab4:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8005ab8:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005aba:	4b41      	ldr	r3, [pc, #260]	@ (8005bc0 <HAL_TIM_Base_MspInit+0x2f4>)
 8005abc:	2240      	movs	r2, #64	@ 0x40
 8005abe:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8005ac0:	4b3f      	ldr	r3, [pc, #252]	@ (8005bc0 <HAL_TIM_Base_MspInit+0x2f4>)
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 8005ac6:	4b3e      	ldr	r3, [pc, #248]	@ (8005bc0 <HAL_TIM_Base_MspInit+0x2f4>)
 8005ac8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005acc:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005ace:	4b3c      	ldr	r3, [pc, #240]	@ (8005bc0 <HAL_TIM_Base_MspInit+0x2f4>)
 8005ad0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005ad4:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005ad6:	4b3a      	ldr	r3, [pc, #232]	@ (8005bc0 <HAL_TIM_Base_MspInit+0x2f4>)
 8005ad8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005adc:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch3_up.Init.Mode = DMA_CIRCULAR;
 8005ade:	4b38      	ldr	r3, [pc, #224]	@ (8005bc0 <HAL_TIM_Base_MspInit+0x2f4>)
 8005ae0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005ae4:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch3_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005ae6:	4b36      	ldr	r3, [pc, #216]	@ (8005bc0 <HAL_TIM_Base_MspInit+0x2f4>)
 8005ae8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8005aec:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch3_up.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005aee:	4b34      	ldr	r3, [pc, #208]	@ (8005bc0 <HAL_TIM_Base_MspInit+0x2f4>)
 8005af0:	2204      	movs	r2, #4
 8005af2:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim5_ch3_up.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005af4:	4b32      	ldr	r3, [pc, #200]	@ (8005bc0 <HAL_TIM_Base_MspInit+0x2f4>)
 8005af6:	2203      	movs	r2, #3
 8005af8:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim5_ch3_up.Init.MemBurst = DMA_MBURST_SINGLE;
 8005afa:	4b31      	ldr	r3, [pc, #196]	@ (8005bc0 <HAL_TIM_Base_MspInit+0x2f4>)
 8005afc:	2200      	movs	r2, #0
 8005afe:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim5_ch3_up.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005b00:	4b2f      	ldr	r3, [pc, #188]	@ (8005bc0 <HAL_TIM_Base_MspInit+0x2f4>)
 8005b02:	2200      	movs	r2, #0
 8005b04:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch3_up) != HAL_OK)
 8005b06:	482e      	ldr	r0, [pc, #184]	@ (8005bc0 <HAL_TIM_Base_MspInit+0x2f4>)
 8005b08:	f001 f8a0 	bl	8006c4c <HAL_DMA_Init>
 8005b0c:	4603      	mov	r3, r0
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d001      	beq.n	8005b16 <HAL_TIM_Base_MspInit+0x24a>
      Error_Handler();
 8005b12:	f7fe fbbb 	bl	800428c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim5_ch3_up);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a29      	ldr	r2, [pc, #164]	@ (8005bc0 <HAL_TIM_Base_MspInit+0x2f4>)
 8005b1a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005b1c:	4a28      	ldr	r2, [pc, #160]	@ (8005bc0 <HAL_TIM_Base_MspInit+0x2f4>)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim5_ch3_up);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a26      	ldr	r2, [pc, #152]	@ (8005bc0 <HAL_TIM_Base_MspInit+0x2f4>)
 8005b26:	621a      	str	r2, [r3, #32]
 8005b28:	4a25      	ldr	r2, [pc, #148]	@ (8005bc0 <HAL_TIM_Base_MspInit+0x2f4>)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim5_ch4_trig.Instance = DMA1_Stream1;
 8005b2e:	4b26      	ldr	r3, [pc, #152]	@ (8005bc8 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b30:	4a26      	ldr	r2, [pc, #152]	@ (8005bcc <HAL_TIM_Base_MspInit+0x300>)
 8005b32:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4_trig.Init.Channel = DMA_CHANNEL_6;
 8005b34:	4b24      	ldr	r3, [pc, #144]	@ (8005bc8 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b36:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8005b3a:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005b3c:	4b22      	ldr	r3, [pc, #136]	@ (8005bc8 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b3e:	2240      	movs	r2, #64	@ 0x40
 8005b40:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b42:	4b21      	ldr	r3, [pc, #132]	@ (8005bc8 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b44:	2200      	movs	r2, #0
 8005b46:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4_trig.Init.MemInc = DMA_MINC_ENABLE;
 8005b48:	4b1f      	ldr	r3, [pc, #124]	@ (8005bc8 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b4e:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005b50:	4b1d      	ldr	r3, [pc, #116]	@ (8005bc8 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b52:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005b56:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005b58:	4b1b      	ldr	r3, [pc, #108]	@ (8005bc8 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b5a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005b5e:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4_trig.Init.Mode = DMA_CIRCULAR;
 8005b60:	4b19      	ldr	r3, [pc, #100]	@ (8005bc8 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b66:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005b68:	4b17      	ldr	r3, [pc, #92]	@ (8005bc8 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b6a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8005b6e:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4_trig.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005b70:	4b15      	ldr	r3, [pc, #84]	@ (8005bc8 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b72:	2204      	movs	r2, #4
 8005b74:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim5_ch4_trig.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005b76:	4b14      	ldr	r3, [pc, #80]	@ (8005bc8 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b78:	2203      	movs	r2, #3
 8005b7a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim5_ch4_trig.Init.MemBurst = DMA_MBURST_SINGLE;
 8005b7c:	4b12      	ldr	r3, [pc, #72]	@ (8005bc8 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b7e:	2200      	movs	r2, #0
 8005b80:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim5_ch4_trig.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005b82:	4b11      	ldr	r3, [pc, #68]	@ (8005bc8 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b84:	2200      	movs	r2, #0
 8005b86:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch4_trig) != HAL_OK)
 8005b88:	480f      	ldr	r0, [pc, #60]	@ (8005bc8 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b8a:	f001 f85f 	bl	8006c4c <HAL_DMA_Init>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d001      	beq.n	8005b98 <HAL_TIM_Base_MspInit+0x2cc>
      Error_Handler();
 8005b94:	f7fe fb7a 	bl	800428c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4_trig);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a0b      	ldr	r2, [pc, #44]	@ (8005bc8 <HAL_TIM_Base_MspInit+0x2fc>)
 8005b9c:	631a      	str	r2, [r3, #48]	@ 0x30
 8005b9e:	4a0a      	ldr	r2, [pc, #40]	@ (8005bc8 <HAL_TIM_Base_MspInit+0x2fc>)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim5_ch4_trig);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	4a08      	ldr	r2, [pc, #32]	@ (8005bc8 <HAL_TIM_Base_MspInit+0x2fc>)
 8005ba8:	639a      	str	r2, [r3, #56]	@ 0x38
 8005baa:	4a07      	ldr	r2, [pc, #28]	@ (8005bc8 <HAL_TIM_Base_MspInit+0x2fc>)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8005bb0:	bf00      	nop
 8005bb2:	3718      	adds	r7, #24
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	40000c00 	.word	0x40000c00
 8005bbc:	40023800 	.word	0x40023800
 8005bc0:	20000f18 	.word	0x20000f18
 8005bc4:	40026010 	.word	0x40026010
 8005bc8:	20000f78 	.word	0x20000f78
 8005bcc:	40026028 	.word	0x40026028

08005bd0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b08a      	sub	sp, #40	@ 0x28
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bd8:	f107 0314 	add.w	r3, r7, #20
 8005bdc:	2200      	movs	r2, #0
 8005bde:	601a      	str	r2, [r3, #0]
 8005be0:	605a      	str	r2, [r3, #4]
 8005be2:	609a      	str	r2, [r3, #8]
 8005be4:	60da      	str	r2, [r3, #12]
 8005be6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a24      	ldr	r2, [pc, #144]	@ (8005c80 <HAL_TIM_MspPostInit+0xb0>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d11e      	bne.n	8005c30 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	613b      	str	r3, [r7, #16]
 8005bf6:	4b23      	ldr	r3, [pc, #140]	@ (8005c84 <HAL_TIM_MspPostInit+0xb4>)
 8005bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bfa:	4a22      	ldr	r2, [pc, #136]	@ (8005c84 <HAL_TIM_MspPostInit+0xb4>)
 8005bfc:	f043 0302 	orr.w	r3, r3, #2
 8005c00:	6313      	str	r3, [r2, #48]	@ 0x30
 8005c02:	4b20      	ldr	r3, [pc, #128]	@ (8005c84 <HAL_TIM_MspPostInit+0xb4>)
 8005c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c06:	f003 0302 	and.w	r3, r3, #2
 8005c0a:	613b      	str	r3, [r7, #16]
 8005c0c:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005c0e:	2303      	movs	r3, #3
 8005c10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c12:	2302      	movs	r3, #2
 8005c14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c16:	2300      	movs	r3, #0
 8005c18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005c1e:	2302      	movs	r3, #2
 8005c20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c22:	f107 0314 	add.w	r3, r7, #20
 8005c26:	4619      	mov	r1, r3
 8005c28:	4817      	ldr	r0, [pc, #92]	@ (8005c88 <HAL_TIM_MspPostInit+0xb8>)
 8005c2a:	f001 fc11 	bl	8007450 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8005c2e:	e022      	b.n	8005c76 <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM5)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a15      	ldr	r2, [pc, #84]	@ (8005c8c <HAL_TIM_MspPostInit+0xbc>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d11d      	bne.n	8005c76 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	60fb      	str	r3, [r7, #12]
 8005c3e:	4b11      	ldr	r3, [pc, #68]	@ (8005c84 <HAL_TIM_MspPostInit+0xb4>)
 8005c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c42:	4a10      	ldr	r2, [pc, #64]	@ (8005c84 <HAL_TIM_MspPostInit+0xb4>)
 8005c44:	f043 0301 	orr.w	r3, r3, #1
 8005c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8005c4a:	4b0e      	ldr	r3, [pc, #56]	@ (8005c84 <HAL_TIM_MspPostInit+0xb4>)
 8005c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c4e:	f003 0301 	and.w	r3, r3, #1
 8005c52:	60fb      	str	r3, [r7, #12]
 8005c54:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005c56:	230c      	movs	r3, #12
 8005c58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c5a:	2302      	movs	r3, #2
 8005c5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c62:	2300      	movs	r3, #0
 8005c64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8005c66:	2302      	movs	r3, #2
 8005c68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c6a:	f107 0314 	add.w	r3, r7, #20
 8005c6e:	4619      	mov	r1, r3
 8005c70:	4807      	ldr	r0, [pc, #28]	@ (8005c90 <HAL_TIM_MspPostInit+0xc0>)
 8005c72:	f001 fbed 	bl	8007450 <HAL_GPIO_Init>
}
 8005c76:	bf00      	nop
 8005c78:	3728      	adds	r7, #40	@ 0x28
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}
 8005c7e:	bf00      	nop
 8005c80:	40000400 	.word	0x40000400
 8005c84:	40023800 	.word	0x40023800
 8005c88:	40020400 	.word	0x40020400
 8005c8c:	40000c00 	.word	0x40000c00
 8005c90:	40020000 	.word	0x40020000

08005c94 <micros>:
 */
#include "timer_logging.h"

extern volatile uint32_t timer_overflow;
extern TIM_HandleTypeDef htim4;
uint32_t micros(void) {
 8005c94:	b480      	push	{r7}
 8005c96:	b083      	sub	sp, #12
 8005c98:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005c9a:	b672      	cpsid	i
}
 8005c9c:	bf00      	nop
    uint32_t overflow;
    uint32_t cnt;

    __disable_irq();
    overflow = timer_overflow;
 8005c9e:	4b10      	ldr	r3, [pc, #64]	@ (8005ce0 <micros+0x4c>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	607b      	str	r3, [r7, #4]
    cnt = __HAL_TIM_GET_COUNTER(&htim4);
 8005ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8005ce4 <micros+0x50>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005caa:	603b      	str	r3, [r7, #0]
    // If CNT overflowed while reading, increment overflow
    if (__HAL_TIM_GET_FLAG(&htim4, TIM_FLAG_UPDATE)) {
 8005cac:	4b0d      	ldr	r3, [pc, #52]	@ (8005ce4 <micros+0x50>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	691b      	ldr	r3, [r3, #16]
 8005cb2:	f003 0301 	and.w	r3, r3, #1
 8005cb6:	2b01      	cmp	r3, #1
 8005cb8:	d106      	bne.n	8005cc8 <micros+0x34>
        overflow++;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	3301      	adds	r3, #1
 8005cbe:	607b      	str	r3, [r7, #4]
        cnt = __HAL_TIM_GET_COUNTER(&htim4);
 8005cc0:	4b08      	ldr	r3, [pc, #32]	@ (8005ce4 <micros+0x50>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc6:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005cc8:	b662      	cpsie	i
}
 8005cca:	bf00      	nop
    }
    __enable_irq();

    return (overflow << 16) | cnt;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	041a      	lsls	r2, r3, #16
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	4313      	orrs	r3, r2
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	370c      	adds	r7, #12
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr
 8005ce0:	200009f4 	.word	0x200009f4
 8005ce4:	20000dc8 	.word	0x20000dc8

08005ce8 <MX_USART6_UART_Init>:
DMA_HandleTypeDef hdma_usart6_rx;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8005cec:	4b11      	ldr	r3, [pc, #68]	@ (8005d34 <MX_USART6_UART_Init+0x4c>)
 8005cee:	4a12      	ldr	r2, [pc, #72]	@ (8005d38 <MX_USART6_UART_Init+0x50>)
 8005cf0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 420000;
 8005cf2:	4b10      	ldr	r3, [pc, #64]	@ (8005d34 <MX_USART6_UART_Init+0x4c>)
 8005cf4:	4a11      	ldr	r2, [pc, #68]	@ (8005d3c <MX_USART6_UART_Init+0x54>)
 8005cf6:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8005cf8:	4b0e      	ldr	r3, [pc, #56]	@ (8005d34 <MX_USART6_UART_Init+0x4c>)
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8005cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8005d34 <MX_USART6_UART_Init+0x4c>)
 8005d00:	2200      	movs	r2, #0
 8005d02:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8005d04:	4b0b      	ldr	r3, [pc, #44]	@ (8005d34 <MX_USART6_UART_Init+0x4c>)
 8005d06:	2200      	movs	r2, #0
 8005d08:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8005d0a:	4b0a      	ldr	r3, [pc, #40]	@ (8005d34 <MX_USART6_UART_Init+0x4c>)
 8005d0c:	220c      	movs	r2, #12
 8005d0e:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005d10:	4b08      	ldr	r3, [pc, #32]	@ (8005d34 <MX_USART6_UART_Init+0x4c>)
 8005d12:	2200      	movs	r2, #0
 8005d14:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_8;
 8005d16:	4b07      	ldr	r3, [pc, #28]	@ (8005d34 <MX_USART6_UART_Init+0x4c>)
 8005d18:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005d1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8005d1e:	4805      	ldr	r0, [pc, #20]	@ (8005d34 <MX_USART6_UART_Init+0x4c>)
 8005d20:	f005 fe02 	bl	800b928 <HAL_UART_Init>
 8005d24:	4603      	mov	r3, r0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d001      	beq.n	8005d2e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8005d2a:	f7fe faaf 	bl	800428c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8005d2e:	bf00      	nop
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop
 8005d34:	20000fd8 	.word	0x20000fd8
 8005d38:	40011400 	.word	0x40011400
 8005d3c:	000668a0 	.word	0x000668a0

08005d40 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b08a      	sub	sp, #40	@ 0x28
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d48:	f107 0314 	add.w	r3, r7, #20
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	601a      	str	r2, [r3, #0]
 8005d50:	605a      	str	r2, [r3, #4]
 8005d52:	609a      	str	r2, [r3, #8]
 8005d54:	60da      	str	r2, [r3, #12]
 8005d56:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a35      	ldr	r2, [pc, #212]	@ (8005e34 <HAL_UART_MspInit+0xf4>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d163      	bne.n	8005e2a <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8005d62:	2300      	movs	r3, #0
 8005d64:	613b      	str	r3, [r7, #16]
 8005d66:	4b34      	ldr	r3, [pc, #208]	@ (8005e38 <HAL_UART_MspInit+0xf8>)
 8005d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d6a:	4a33      	ldr	r2, [pc, #204]	@ (8005e38 <HAL_UART_MspInit+0xf8>)
 8005d6c:	f043 0320 	orr.w	r3, r3, #32
 8005d70:	6453      	str	r3, [r2, #68]	@ 0x44
 8005d72:	4b31      	ldr	r3, [pc, #196]	@ (8005e38 <HAL_UART_MspInit+0xf8>)
 8005d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d76:	f003 0320 	and.w	r3, r3, #32
 8005d7a:	613b      	str	r3, [r7, #16]
 8005d7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005d7e:	2300      	movs	r3, #0
 8005d80:	60fb      	str	r3, [r7, #12]
 8005d82:	4b2d      	ldr	r3, [pc, #180]	@ (8005e38 <HAL_UART_MspInit+0xf8>)
 8005d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d86:	4a2c      	ldr	r2, [pc, #176]	@ (8005e38 <HAL_UART_MspInit+0xf8>)
 8005d88:	f043 0304 	orr.w	r3, r3, #4
 8005d8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8005d8e:	4b2a      	ldr	r3, [pc, #168]	@ (8005e38 <HAL_UART_MspInit+0xf8>)
 8005d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d92:	f003 0304 	and.w	r3, r3, #4
 8005d96:	60fb      	str	r3, [r7, #12]
 8005d98:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005d9a:	23c0      	movs	r3, #192	@ 0xc0
 8005d9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d9e:	2302      	movs	r3, #2
 8005da0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005da2:	2300      	movs	r3, #0
 8005da4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005da6:	2303      	movs	r3, #3
 8005da8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8005daa:	2308      	movs	r3, #8
 8005dac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005dae:	f107 0314 	add.w	r3, r7, #20
 8005db2:	4619      	mov	r1, r3
 8005db4:	4821      	ldr	r0, [pc, #132]	@ (8005e3c <HAL_UART_MspInit+0xfc>)
 8005db6:	f001 fb4b 	bl	8007450 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8005dba:	4b21      	ldr	r3, [pc, #132]	@ (8005e40 <HAL_UART_MspInit+0x100>)
 8005dbc:	4a21      	ldr	r2, [pc, #132]	@ (8005e44 <HAL_UART_MspInit+0x104>)
 8005dbe:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8005dc0:	4b1f      	ldr	r3, [pc, #124]	@ (8005e40 <HAL_UART_MspInit+0x100>)
 8005dc2:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8005dc6:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005dc8:	4b1d      	ldr	r3, [pc, #116]	@ (8005e40 <HAL_UART_MspInit+0x100>)
 8005dca:	2200      	movs	r2, #0
 8005dcc:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005dce:	4b1c      	ldr	r3, [pc, #112]	@ (8005e40 <HAL_UART_MspInit+0x100>)
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005dd4:	4b1a      	ldr	r3, [pc, #104]	@ (8005e40 <HAL_UART_MspInit+0x100>)
 8005dd6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005dda:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005ddc:	4b18      	ldr	r3, [pc, #96]	@ (8005e40 <HAL_UART_MspInit+0x100>)
 8005dde:	2200      	movs	r2, #0
 8005de0:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005de2:	4b17      	ldr	r3, [pc, #92]	@ (8005e40 <HAL_UART_MspInit+0x100>)
 8005de4:	2200      	movs	r2, #0
 8005de6:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8005de8:	4b15      	ldr	r3, [pc, #84]	@ (8005e40 <HAL_UART_MspInit+0x100>)
 8005dea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005dee:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005df0:	4b13      	ldr	r3, [pc, #76]	@ (8005e40 <HAL_UART_MspInit+0x100>)
 8005df2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8005df6:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005df8:	4b11      	ldr	r3, [pc, #68]	@ (8005e40 <HAL_UART_MspInit+0x100>)
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8005dfe:	4810      	ldr	r0, [pc, #64]	@ (8005e40 <HAL_UART_MspInit+0x100>)
 8005e00:	f000 ff24 	bl	8006c4c <HAL_DMA_Init>
 8005e04:	4603      	mov	r3, r0
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d001      	beq.n	8005e0e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8005e0a:	f7fe fa3f 	bl	800428c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a0b      	ldr	r2, [pc, #44]	@ (8005e40 <HAL_UART_MspInit+0x100>)
 8005e12:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005e14:	4a0a      	ldr	r2, [pc, #40]	@ (8005e40 <HAL_UART_MspInit+0x100>)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	2105      	movs	r1, #5
 8005e1e:	2047      	movs	r0, #71	@ 0x47
 8005e20:	f000 fedd 	bl	8006bde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8005e24:	2047      	movs	r0, #71	@ 0x47
 8005e26:	f000 fef6 	bl	8006c16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8005e2a:	bf00      	nop
 8005e2c:	3728      	adds	r7, #40	@ 0x28
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
 8005e32:	bf00      	nop
 8005e34:	40011400 	.word	0x40011400
 8005e38:	40023800 	.word	0x40023800
 8005e3c:	40020800 	.word	0x40020800
 8005e40:	20001020 	.word	0x20001020
 8005e44:	40026428 	.word	0x40026428

08005e48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005e48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005e80 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005e4c:	f7ff fb8e 	bl	800556c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005e50:	480c      	ldr	r0, [pc, #48]	@ (8005e84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005e52:	490d      	ldr	r1, [pc, #52]	@ (8005e88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005e54:	4a0d      	ldr	r2, [pc, #52]	@ (8005e8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005e56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005e58:	e002      	b.n	8005e60 <LoopCopyDataInit>

08005e5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005e5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005e5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005e5e:	3304      	adds	r3, #4

08005e60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005e60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005e62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005e64:	d3f9      	bcc.n	8005e5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005e66:	4a0a      	ldr	r2, [pc, #40]	@ (8005e90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005e68:	4c0a      	ldr	r4, [pc, #40]	@ (8005e94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005e6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005e6c:	e001      	b.n	8005e72 <LoopFillZerobss>

08005e6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005e6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005e70:	3204      	adds	r2, #4

08005e72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005e72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005e74:	d3fb      	bcc.n	8005e6e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8005e76:	f00b fcf5 	bl	8011864 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005e7a:	f7fd fd31 	bl	80038e0 <main>
  bx  lr    
 8005e7e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005e80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005e84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005e88:	200002cc 	.word	0x200002cc
  ldr r2, =_sidata
 8005e8c:	08013fe4 	.word	0x08013fe4
  ldr r2, =_sbss
 8005e90:	200002cc 	.word	0x200002cc
  ldr r4, =_ebss
 8005e94:	20002df8 	.word	0x20002df8

08005e98 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005e98:	e7fe      	b.n	8005e98 <CAN1_RX0_IRQHandler>
	...

08005e9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005ea0:	4b0e      	ldr	r3, [pc, #56]	@ (8005edc <HAL_Init+0x40>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4a0d      	ldr	r2, [pc, #52]	@ (8005edc <HAL_Init+0x40>)
 8005ea6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005eaa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005eac:	4b0b      	ldr	r3, [pc, #44]	@ (8005edc <HAL_Init+0x40>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a0a      	ldr	r2, [pc, #40]	@ (8005edc <HAL_Init+0x40>)
 8005eb2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005eb6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005eb8:	4b08      	ldr	r3, [pc, #32]	@ (8005edc <HAL_Init+0x40>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a07      	ldr	r2, [pc, #28]	@ (8005edc <HAL_Init+0x40>)
 8005ebe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ec2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005ec4:	2003      	movs	r0, #3
 8005ec6:	f000 fe7f 	bl	8006bc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005eca:	200f      	movs	r0, #15
 8005ecc:	f000 f808 	bl	8005ee0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005ed0:	f7ff f978 	bl	80051c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005ed4:	2300      	movs	r3, #0
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop
 8005edc:	40023c00 	.word	0x40023c00

08005ee0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b082      	sub	sp, #8
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005ee8:	4b12      	ldr	r3, [pc, #72]	@ (8005f34 <HAL_InitTick+0x54>)
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	4b12      	ldr	r3, [pc, #72]	@ (8005f38 <HAL_InitTick+0x58>)
 8005eee:	781b      	ldrb	r3, [r3, #0]
 8005ef0:	4619      	mov	r1, r3
 8005ef2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005ef6:	fbb3 f3f1 	udiv	r3, r3, r1
 8005efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8005efe:	4618      	mov	r0, r3
 8005f00:	f000 fe97 	bl	8006c32 <HAL_SYSTICK_Config>
 8005f04:	4603      	mov	r3, r0
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d001      	beq.n	8005f0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e00e      	b.n	8005f2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2b0f      	cmp	r3, #15
 8005f12:	d80a      	bhi.n	8005f2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005f14:	2200      	movs	r2, #0
 8005f16:	6879      	ldr	r1, [r7, #4]
 8005f18:	f04f 30ff 	mov.w	r0, #4294967295
 8005f1c:	f000 fe5f 	bl	8006bde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005f20:	4a06      	ldr	r2, [pc, #24]	@ (8005f3c <HAL_InitTick+0x5c>)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005f26:	2300      	movs	r3, #0
 8005f28:	e000      	b.n	8005f2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005f2a:	2301      	movs	r3, #1
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	3708      	adds	r7, #8
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}
 8005f34:	20000008 	.word	0x20000008
 8005f38:	20000010 	.word	0x20000010
 8005f3c:	2000000c 	.word	0x2000000c

08005f40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005f40:	b480      	push	{r7}
 8005f42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005f44:	4b06      	ldr	r3, [pc, #24]	@ (8005f60 <HAL_IncTick+0x20>)
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	461a      	mov	r2, r3
 8005f4a:	4b06      	ldr	r3, [pc, #24]	@ (8005f64 <HAL_IncTick+0x24>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4413      	add	r3, r2
 8005f50:	4a04      	ldr	r2, [pc, #16]	@ (8005f64 <HAL_IncTick+0x24>)
 8005f52:	6013      	str	r3, [r2, #0]
}
 8005f54:	bf00      	nop
 8005f56:	46bd      	mov	sp, r7
 8005f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5c:	4770      	bx	lr
 8005f5e:	bf00      	nop
 8005f60:	20000010 	.word	0x20000010
 8005f64:	20001080 	.word	0x20001080

08005f68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	af00      	add	r7, sp, #0
  return uwTick;
 8005f6c:	4b03      	ldr	r3, [pc, #12]	@ (8005f7c <HAL_GetTick+0x14>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	46bd      	mov	sp, r7
 8005f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f78:	4770      	bx	lr
 8005f7a:	bf00      	nop
 8005f7c:	20001080 	.word	0x20001080

08005f80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005f88:	f7ff ffee 	bl	8005f68 <HAL_GetTick>
 8005f8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f98:	d005      	beq.n	8005fa6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8005fc4 <HAL_Delay+0x44>)
 8005f9c:	781b      	ldrb	r3, [r3, #0]
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	4413      	add	r3, r2
 8005fa4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005fa6:	bf00      	nop
 8005fa8:	f7ff ffde 	bl	8005f68 <HAL_GetTick>
 8005fac:	4602      	mov	r2, r0
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	1ad3      	subs	r3, r2, r3
 8005fb2:	68fa      	ldr	r2, [r7, #12]
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d8f7      	bhi.n	8005fa8 <HAL_Delay+0x28>
  {
  }
}
 8005fb8:	bf00      	nop
 8005fba:	bf00      	nop
 8005fbc:	3710      	adds	r7, #16
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}
 8005fc2:	bf00      	nop
 8005fc4:	20000010 	.word	0x20000010

08005fc8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b084      	sub	sp, #16
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d101      	bne.n	8005fde <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e033      	b.n	8006046 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d109      	bne.n	8005ffa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f7fb fb7e 	bl	80016e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ffe:	f003 0310 	and.w	r3, r3, #16
 8006002:	2b00      	cmp	r3, #0
 8006004:	d118      	bne.n	8006038 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800600a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800600e:	f023 0302 	bic.w	r3, r3, #2
 8006012:	f043 0202 	orr.w	r2, r3, #2
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f000 fb7c 	bl	8006718 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800602a:	f023 0303 	bic.w	r3, r3, #3
 800602e:	f043 0201 	orr.w	r2, r3, #1
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	641a      	str	r2, [r3, #64]	@ 0x40
 8006036:	e001      	b.n	800603c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2200      	movs	r2, #0
 8006040:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006044:	7bfb      	ldrb	r3, [r7, #15]
}
 8006046:	4618      	mov	r0, r3
 8006048:	3710      	adds	r7, #16
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}

0800604e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800604e:	b580      	push	{r7, lr}
 8006050:	b086      	sub	sp, #24
 8006052:	af00      	add	r7, sp, #0
 8006054:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8006056:	2300      	movs	r3, #0
 8006058:	617b      	str	r3, [r7, #20]
 800605a:	2300      	movs	r3, #0
 800605c:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	f003 0302 	and.w	r3, r3, #2
 8006074:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	f003 0320 	and.w	r3, r3, #32
 800607c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d049      	beq.n	8006118 <HAL_ADC_IRQHandler+0xca>
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d046      	beq.n	8006118 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800608e:	f003 0310 	and.w	r3, r3, #16
 8006092:	2b00      	cmp	r3, #0
 8006094:	d105      	bne.n	80060a2 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800609a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d12b      	bne.n	8006108 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d127      	bne.n	8006108 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060be:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d006      	beq.n	80060d4 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d119      	bne.n	8006108 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	685a      	ldr	r2, [r3, #4]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f022 0220 	bic.w	r2, r2, #32
 80060e2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d105      	bne.n	8006108 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006100:	f043 0201 	orr.w	r2, r3, #1
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f7fd fa15 	bl	8003538 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f06f 0212 	mvn.w	r2, #18
 8006116:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f003 0304 	and.w	r3, r3, #4
 800611e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006126:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d057      	beq.n	80061de <HAL_ADC_IRQHandler+0x190>
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d054      	beq.n	80061de <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006138:	f003 0310 	and.w	r3, r3, #16
 800613c:	2b00      	cmp	r3, #0
 800613e:	d105      	bne.n	800614c <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006144:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8006156:	2b00      	cmp	r3, #0
 8006158:	d139      	bne.n	80061ce <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006160:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8006164:	2b00      	cmp	r3, #0
 8006166:	d006      	beq.n	8006176 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8006172:	2b00      	cmp	r3, #0
 8006174:	d12b      	bne.n	80061ce <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8006180:	2b00      	cmp	r3, #0
 8006182:	d124      	bne.n	80061ce <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800618e:	2b00      	cmp	r3, #0
 8006190:	d11d      	bne.n	80061ce <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8006196:	2b00      	cmp	r3, #0
 8006198:	d119      	bne.n	80061ce <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	685a      	ldr	r2, [r3, #4]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80061a8:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ae:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d105      	bne.n	80061ce <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061c6:	f043 0201 	orr.w	r2, r3, #1
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 fc20 	bl	8006a14 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f06f 020c 	mvn.w	r2, #12
 80061dc:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	f003 0301 	and.w	r3, r3, #1
 80061e4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061ec:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d017      	beq.n	8006224 <HAL_ADC_IRQHandler+0x1d6>
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d014      	beq.n	8006224 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f003 0301 	and.w	r3, r3, #1
 8006204:	2b01      	cmp	r3, #1
 8006206:	d10d      	bne.n	8006224 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800620c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f000 f949 	bl	80064ac <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f06f 0201 	mvn.w	r2, #1
 8006222:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f003 0320 	and.w	r3, r3, #32
 800622a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006232:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d015      	beq.n	8006266 <HAL_ADC_IRQHandler+0x218>
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d012      	beq.n	8006266 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006244:	f043 0202 	orr.w	r2, r3, #2
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f06f 0220 	mvn.w	r2, #32
 8006254:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 f932 	bl	80064c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f06f 0220 	mvn.w	r2, #32
 8006264:	601a      	str	r2, [r3, #0]
  }
}
 8006266:	bf00      	nop
 8006268:	3718      	adds	r7, #24
 800626a:	46bd      	mov	sp, r7
 800626c:	bd80      	pop	{r7, pc}
	...

08006270 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b088      	sub	sp, #32
 8006274:	af00      	add	r7, sp, #0
 8006276:	60f8      	str	r0, [r7, #12]
 8006278:	60b9      	str	r1, [r7, #8]
 800627a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800627c:	2300      	movs	r3, #0
 800627e:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006280:	2300      	movs	r3, #0
 8006282:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800628a:	2b01      	cmp	r3, #1
 800628c:	d101      	bne.n	8006292 <HAL_ADC_Start_DMA+0x22>
 800628e:	2302      	movs	r3, #2
 8006290:	e0eb      	b.n	800646a <HAL_ADC_Start_DMA+0x1fa>
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2201      	movs	r2, #1
 8006296:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	f003 0301 	and.w	r3, r3, #1
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d018      	beq.n	80062da <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	689a      	ldr	r2, [r3, #8]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f042 0201 	orr.w	r2, r2, #1
 80062b6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80062b8:	4b6e      	ldr	r3, [pc, #440]	@ (8006474 <HAL_ADC_Start_DMA+0x204>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a6e      	ldr	r2, [pc, #440]	@ (8006478 <HAL_ADC_Start_DMA+0x208>)
 80062be:	fba2 2303 	umull	r2, r3, r2, r3
 80062c2:	0c9a      	lsrs	r2, r3, #18
 80062c4:	4613      	mov	r3, r2
 80062c6:	005b      	lsls	r3, r3, #1
 80062c8:	4413      	add	r3, r2
 80062ca:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80062cc:	e002      	b.n	80062d4 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	3b01      	subs	r3, #1
 80062d2:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d1f9      	bne.n	80062ce <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062e8:	d107      	bne.n	80062fa <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	689a      	ldr	r2, [r3, #8]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80062f8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	f003 0301 	and.w	r3, r3, #1
 8006304:	2b01      	cmp	r3, #1
 8006306:	f040 80a3 	bne.w	8006450 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800630e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8006312:	f023 0301 	bic.w	r3, r3, #1
 8006316:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006328:	2b00      	cmp	r3, #0
 800632a:	d007      	beq.n	800633c <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006330:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006334:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006340:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006344:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006348:	d106      	bne.n	8006358 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800634e:	f023 0206 	bic.w	r2, r3, #6
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	645a      	str	r2, [r3, #68]	@ 0x44
 8006356:	e002      	b.n	800635e <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2200      	movs	r2, #0
 800635c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2200      	movs	r2, #0
 8006362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006366:	4b45      	ldr	r3, [pc, #276]	@ (800647c <HAL_ADC_Start_DMA+0x20c>)
 8006368:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800636e:	4a44      	ldr	r2, [pc, #272]	@ (8006480 <HAL_ADC_Start_DMA+0x210>)
 8006370:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006376:	4a43      	ldr	r2, [pc, #268]	@ (8006484 <HAL_ADC_Start_DMA+0x214>)
 8006378:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800637e:	4a42      	ldr	r2, [pc, #264]	@ (8006488 <HAL_ADC_Start_DMA+0x218>)
 8006380:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800638a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	685a      	ldr	r2, [r3, #4]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800639a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	689a      	ldr	r2, [r3, #8]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80063aa:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	334c      	adds	r3, #76	@ 0x4c
 80063b6:	4619      	mov	r1, r3
 80063b8:	68ba      	ldr	r2, [r7, #8]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f000 fcf4 	bl	8006da8 <HAL_DMA_Start_IT>
 80063c0:	4603      	mov	r3, r0
 80063c2:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	f003 031f 	and.w	r3, r3, #31
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d12a      	bne.n	8006426 <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a2d      	ldr	r2, [pc, #180]	@ (800648c <HAL_ADC_Start_DMA+0x21c>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d015      	beq.n	8006406 <HAL_ADC_Start_DMA+0x196>
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a2c      	ldr	r2, [pc, #176]	@ (8006490 <HAL_ADC_Start_DMA+0x220>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d105      	bne.n	80063f0 <HAL_ADC_Start_DMA+0x180>
 80063e4:	4b25      	ldr	r3, [pc, #148]	@ (800647c <HAL_ADC_Start_DMA+0x20c>)
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	f003 031f 	and.w	r3, r3, #31
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d00a      	beq.n	8006406 <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a27      	ldr	r2, [pc, #156]	@ (8006494 <HAL_ADC_Start_DMA+0x224>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d136      	bne.n	8006468 <HAL_ADC_Start_DMA+0x1f8>
 80063fa:	4b20      	ldr	r3, [pc, #128]	@ (800647c <HAL_ADC_Start_DMA+0x20c>)
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	f003 0310 	and.w	r3, r3, #16
 8006402:	2b00      	cmp	r3, #0
 8006404:	d130      	bne.n	8006468 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	689b      	ldr	r3, [r3, #8]
 800640c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006410:	2b00      	cmp	r3, #0
 8006412:	d129      	bne.n	8006468 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	689a      	ldr	r2, [r3, #8]
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8006422:	609a      	str	r2, [r3, #8]
 8006424:	e020      	b.n	8006468 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a18      	ldr	r2, [pc, #96]	@ (800648c <HAL_ADC_Start_DMA+0x21c>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d11b      	bne.n	8006468 <HAL_ADC_Start_DMA+0x1f8>
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	689b      	ldr	r3, [r3, #8]
 8006436:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800643a:	2b00      	cmp	r3, #0
 800643c:	d114      	bne.n	8006468 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	689a      	ldr	r2, [r3, #8]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800644c:	609a      	str	r2, [r3, #8]
 800644e:	e00b      	b.n	8006468 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006454:	f043 0210 	orr.w	r2, r3, #16
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006460:	f043 0201 	orr.w	r2, r3, #1
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8006468:	7ffb      	ldrb	r3, [r7, #31]
}
 800646a:	4618      	mov	r0, r3
 800646c:	3720      	adds	r7, #32
 800646e:	46bd      	mov	sp, r7
 8006470:	bd80      	pop	{r7, pc}
 8006472:	bf00      	nop
 8006474:	20000008 	.word	0x20000008
 8006478:	431bde83 	.word	0x431bde83
 800647c:	40012300 	.word	0x40012300
 8006480:	08006911 	.word	0x08006911
 8006484:	080069cb 	.word	0x080069cb
 8006488:	080069e7 	.word	0x080069e7
 800648c:	40012000 	.word	0x40012000
 8006490:	40012100 	.word	0x40012100
 8006494:	40012200 	.word	0x40012200

08006498 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80064a0:	bf00      	nop
 80064a2:	370c      	adds	r7, #12
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr

080064ac <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b083      	sub	sp, #12
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80064b4:	bf00      	nop
 80064b6:	370c      	adds	r7, #12
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr

080064c0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b083      	sub	sp, #12
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80064c8:	bf00      	nop
 80064ca:	370c      	adds	r7, #12
 80064cc:	46bd      	mov	sp, r7
 80064ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d2:	4770      	bx	lr

080064d4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b085      	sub	sp, #20
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80064de:	2300      	movs	r3, #0
 80064e0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064e8:	2b01      	cmp	r3, #1
 80064ea:	d101      	bne.n	80064f0 <HAL_ADC_ConfigChannel+0x1c>
 80064ec:	2302      	movs	r3, #2
 80064ee:	e105      	b.n	80066fc <HAL_ADC_ConfigChannel+0x228>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2b09      	cmp	r3, #9
 80064fe:	d925      	bls.n	800654c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	68d9      	ldr	r1, [r3, #12]
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	b29b      	uxth	r3, r3
 800650c:	461a      	mov	r2, r3
 800650e:	4613      	mov	r3, r2
 8006510:	005b      	lsls	r3, r3, #1
 8006512:	4413      	add	r3, r2
 8006514:	3b1e      	subs	r3, #30
 8006516:	2207      	movs	r2, #7
 8006518:	fa02 f303 	lsl.w	r3, r2, r3
 800651c:	43da      	mvns	r2, r3
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	400a      	ands	r2, r1
 8006524:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	68d9      	ldr	r1, [r3, #12]
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	689a      	ldr	r2, [r3, #8]
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	b29b      	uxth	r3, r3
 8006536:	4618      	mov	r0, r3
 8006538:	4603      	mov	r3, r0
 800653a:	005b      	lsls	r3, r3, #1
 800653c:	4403      	add	r3, r0
 800653e:	3b1e      	subs	r3, #30
 8006540:	409a      	lsls	r2, r3
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	430a      	orrs	r2, r1
 8006548:	60da      	str	r2, [r3, #12]
 800654a:	e022      	b.n	8006592 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	6919      	ldr	r1, [r3, #16]
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	b29b      	uxth	r3, r3
 8006558:	461a      	mov	r2, r3
 800655a:	4613      	mov	r3, r2
 800655c:	005b      	lsls	r3, r3, #1
 800655e:	4413      	add	r3, r2
 8006560:	2207      	movs	r2, #7
 8006562:	fa02 f303 	lsl.w	r3, r2, r3
 8006566:	43da      	mvns	r2, r3
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	400a      	ands	r2, r1
 800656e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	6919      	ldr	r1, [r3, #16]
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	689a      	ldr	r2, [r3, #8]
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	b29b      	uxth	r3, r3
 8006580:	4618      	mov	r0, r3
 8006582:	4603      	mov	r3, r0
 8006584:	005b      	lsls	r3, r3, #1
 8006586:	4403      	add	r3, r0
 8006588:	409a      	lsls	r2, r3
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	430a      	orrs	r2, r1
 8006590:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	2b06      	cmp	r3, #6
 8006598:	d824      	bhi.n	80065e4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	685a      	ldr	r2, [r3, #4]
 80065a4:	4613      	mov	r3, r2
 80065a6:	009b      	lsls	r3, r3, #2
 80065a8:	4413      	add	r3, r2
 80065aa:	3b05      	subs	r3, #5
 80065ac:	221f      	movs	r2, #31
 80065ae:	fa02 f303 	lsl.w	r3, r2, r3
 80065b2:	43da      	mvns	r2, r3
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	400a      	ands	r2, r1
 80065ba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	b29b      	uxth	r3, r3
 80065c8:	4618      	mov	r0, r3
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	685a      	ldr	r2, [r3, #4]
 80065ce:	4613      	mov	r3, r2
 80065d0:	009b      	lsls	r3, r3, #2
 80065d2:	4413      	add	r3, r2
 80065d4:	3b05      	subs	r3, #5
 80065d6:	fa00 f203 	lsl.w	r2, r0, r3
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	430a      	orrs	r2, r1
 80065e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80065e2:	e04c      	b.n	800667e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	2b0c      	cmp	r3, #12
 80065ea:	d824      	bhi.n	8006636 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	685a      	ldr	r2, [r3, #4]
 80065f6:	4613      	mov	r3, r2
 80065f8:	009b      	lsls	r3, r3, #2
 80065fa:	4413      	add	r3, r2
 80065fc:	3b23      	subs	r3, #35	@ 0x23
 80065fe:	221f      	movs	r2, #31
 8006600:	fa02 f303 	lsl.w	r3, r2, r3
 8006604:	43da      	mvns	r2, r3
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	400a      	ands	r2, r1
 800660c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	b29b      	uxth	r3, r3
 800661a:	4618      	mov	r0, r3
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	685a      	ldr	r2, [r3, #4]
 8006620:	4613      	mov	r3, r2
 8006622:	009b      	lsls	r3, r3, #2
 8006624:	4413      	add	r3, r2
 8006626:	3b23      	subs	r3, #35	@ 0x23
 8006628:	fa00 f203 	lsl.w	r2, r0, r3
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	430a      	orrs	r2, r1
 8006632:	631a      	str	r2, [r3, #48]	@ 0x30
 8006634:	e023      	b.n	800667e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	685a      	ldr	r2, [r3, #4]
 8006640:	4613      	mov	r3, r2
 8006642:	009b      	lsls	r3, r3, #2
 8006644:	4413      	add	r3, r2
 8006646:	3b41      	subs	r3, #65	@ 0x41
 8006648:	221f      	movs	r2, #31
 800664a:	fa02 f303 	lsl.w	r3, r2, r3
 800664e:	43da      	mvns	r2, r3
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	400a      	ands	r2, r1
 8006656:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	b29b      	uxth	r3, r3
 8006664:	4618      	mov	r0, r3
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	685a      	ldr	r2, [r3, #4]
 800666a:	4613      	mov	r3, r2
 800666c:	009b      	lsls	r3, r3, #2
 800666e:	4413      	add	r3, r2
 8006670:	3b41      	subs	r3, #65	@ 0x41
 8006672:	fa00 f203 	lsl.w	r2, r0, r3
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	430a      	orrs	r2, r1
 800667c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800667e:	4b22      	ldr	r3, [pc, #136]	@ (8006708 <HAL_ADC_ConfigChannel+0x234>)
 8006680:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a21      	ldr	r2, [pc, #132]	@ (800670c <HAL_ADC_ConfigChannel+0x238>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d109      	bne.n	80066a0 <HAL_ADC_ConfigChannel+0x1cc>
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	2b12      	cmp	r3, #18
 8006692:	d105      	bne.n	80066a0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a19      	ldr	r2, [pc, #100]	@ (800670c <HAL_ADC_ConfigChannel+0x238>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d123      	bne.n	80066f2 <HAL_ADC_ConfigChannel+0x21e>
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	2b10      	cmp	r3, #16
 80066b0:	d003      	beq.n	80066ba <HAL_ADC_ConfigChannel+0x1e6>
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	2b11      	cmp	r3, #17
 80066b8:	d11b      	bne.n	80066f2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	2b10      	cmp	r3, #16
 80066cc:	d111      	bne.n	80066f2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80066ce:	4b10      	ldr	r3, [pc, #64]	@ (8006710 <HAL_ADC_ConfigChannel+0x23c>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a10      	ldr	r2, [pc, #64]	@ (8006714 <HAL_ADC_ConfigChannel+0x240>)
 80066d4:	fba2 2303 	umull	r2, r3, r2, r3
 80066d8:	0c9a      	lsrs	r2, r3, #18
 80066da:	4613      	mov	r3, r2
 80066dc:	009b      	lsls	r3, r3, #2
 80066de:	4413      	add	r3, r2
 80066e0:	005b      	lsls	r3, r3, #1
 80066e2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80066e4:	e002      	b.n	80066ec <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	3b01      	subs	r3, #1
 80066ea:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d1f9      	bne.n	80066e6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2200      	movs	r2, #0
 80066f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80066fa:	2300      	movs	r3, #0
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3714      	adds	r7, #20
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr
 8006708:	40012300 	.word	0x40012300
 800670c:	40012000 	.word	0x40012000
 8006710:	20000008 	.word	0x20000008
 8006714:	431bde83 	.word	0x431bde83

08006718 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006718:	b480      	push	{r7}
 800671a:	b085      	sub	sp, #20
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006720:	4b79      	ldr	r3, [pc, #484]	@ (8006908 <ADC_Init+0x1f0>)
 8006722:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	685a      	ldr	r2, [r3, #4]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	431a      	orrs	r2, r3
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	685a      	ldr	r2, [r3, #4]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800674c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	6859      	ldr	r1, [r3, #4]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	691b      	ldr	r3, [r3, #16]
 8006758:	021a      	lsls	r2, r3, #8
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	430a      	orrs	r2, r1
 8006760:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	685a      	ldr	r2, [r3, #4]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006770:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	6859      	ldr	r1, [r3, #4]
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	689a      	ldr	r2, [r3, #8]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	430a      	orrs	r2, r1
 8006782:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	689a      	ldr	r2, [r3, #8]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006792:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	6899      	ldr	r1, [r3, #8]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	68da      	ldr	r2, [r3, #12]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	430a      	orrs	r2, r1
 80067a4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067aa:	4a58      	ldr	r2, [pc, #352]	@ (800690c <ADC_Init+0x1f4>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d022      	beq.n	80067f6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	689a      	ldr	r2, [r3, #8]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80067be:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	6899      	ldr	r1, [r3, #8]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	430a      	orrs	r2, r1
 80067d0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	689a      	ldr	r2, [r3, #8]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80067e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	6899      	ldr	r1, [r3, #8]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	430a      	orrs	r2, r1
 80067f2:	609a      	str	r2, [r3, #8]
 80067f4:	e00f      	b.n	8006816 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	689a      	ldr	r2, [r3, #8]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006804:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	689a      	ldr	r2, [r3, #8]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006814:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	689a      	ldr	r2, [r3, #8]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f022 0202 	bic.w	r2, r2, #2
 8006824:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	6899      	ldr	r1, [r3, #8]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	7e1b      	ldrb	r3, [r3, #24]
 8006830:	005a      	lsls	r2, r3, #1
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	430a      	orrs	r2, r1
 8006838:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d01b      	beq.n	800687c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	685a      	ldr	r2, [r3, #4]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006852:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	685a      	ldr	r2, [r3, #4]
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8006862:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	6859      	ldr	r1, [r3, #4]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800686e:	3b01      	subs	r3, #1
 8006870:	035a      	lsls	r2, r3, #13
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	430a      	orrs	r2, r1
 8006878:	605a      	str	r2, [r3, #4]
 800687a:	e007      	b.n	800688c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	685a      	ldr	r2, [r3, #4]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800688a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800689a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	69db      	ldr	r3, [r3, #28]
 80068a6:	3b01      	subs	r3, #1
 80068a8:	051a      	lsls	r2, r3, #20
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	430a      	orrs	r2, r1
 80068b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	689a      	ldr	r2, [r3, #8]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80068c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	6899      	ldr	r1, [r3, #8]
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80068ce:	025a      	lsls	r2, r3, #9
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	430a      	orrs	r2, r1
 80068d6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	689a      	ldr	r2, [r3, #8]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	6899      	ldr	r1, [r3, #8]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	695b      	ldr	r3, [r3, #20]
 80068f2:	029a      	lsls	r2, r3, #10
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	430a      	orrs	r2, r1
 80068fa:	609a      	str	r2, [r3, #8]
}
 80068fc:	bf00      	nop
 80068fe:	3714      	adds	r7, #20
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr
 8006908:	40012300 	.word	0x40012300
 800690c:	0f000001 	.word	0x0f000001

08006910 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b084      	sub	sp, #16
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800691c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006922:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006926:	2b00      	cmp	r3, #0
 8006928:	d13c      	bne.n	80069a4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800692e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	689b      	ldr	r3, [r3, #8]
 800693c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006940:	2b00      	cmp	r3, #0
 8006942:	d12b      	bne.n	800699c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006948:	2b00      	cmp	r3, #0
 800694a:	d127      	bne.n	800699c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006952:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006956:	2b00      	cmp	r3, #0
 8006958:	d006      	beq.n	8006968 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006964:	2b00      	cmp	r3, #0
 8006966:	d119      	bne.n	800699c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	685a      	ldr	r2, [r3, #4]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f022 0220 	bic.w	r2, r2, #32
 8006976:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800697c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006988:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800698c:	2b00      	cmp	r3, #0
 800698e:	d105      	bne.n	800699c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006994:	f043 0201 	orr.w	r2, r3, #1
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800699c:	68f8      	ldr	r0, [r7, #12]
 800699e:	f7fc fdcb 	bl	8003538 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80069a2:	e00e      	b.n	80069c2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069a8:	f003 0310 	and.w	r3, r3, #16
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d003      	beq.n	80069b8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80069b0:	68f8      	ldr	r0, [r7, #12]
 80069b2:	f7ff fd85 	bl	80064c0 <HAL_ADC_ErrorCallback>
}
 80069b6:	e004      	b.n	80069c2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	4798      	blx	r3
}
 80069c2:	bf00      	nop
 80069c4:	3710      	adds	r7, #16
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bd80      	pop	{r7, pc}

080069ca <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80069ca:	b580      	push	{r7, lr}
 80069cc:	b084      	sub	sp, #16
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069d6:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80069d8:	68f8      	ldr	r0, [r7, #12]
 80069da:	f7ff fd5d 	bl	8006498 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80069de:	bf00      	nop
 80069e0:	3710      	adds	r7, #16
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80069e6:	b580      	push	{r7, lr}
 80069e8:	b084      	sub	sp, #16
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069f2:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2240      	movs	r2, #64	@ 0x40
 80069f8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069fe:	f043 0204 	orr.w	r2, r3, #4
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006a06:	68f8      	ldr	r0, [r7, #12]
 8006a08:	f7ff fd5a 	bl	80064c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006a0c:	bf00      	nop
 8006a0e:	3710      	adds	r7, #16
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}

08006a14 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b083      	sub	sp, #12
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8006a1c:	bf00      	nop
 8006a1e:	370c      	adds	r7, #12
 8006a20:	46bd      	mov	sp, r7
 8006a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a26:	4770      	bx	lr

08006a28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b085      	sub	sp, #20
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f003 0307 	and.w	r3, r3, #7
 8006a36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006a38:	4b0c      	ldr	r3, [pc, #48]	@ (8006a6c <__NVIC_SetPriorityGrouping+0x44>)
 8006a3a:	68db      	ldr	r3, [r3, #12]
 8006a3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006a3e:	68ba      	ldr	r2, [r7, #8]
 8006a40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006a44:	4013      	ands	r3, r2
 8006a46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006a50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006a54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006a5a:	4a04      	ldr	r2, [pc, #16]	@ (8006a6c <__NVIC_SetPriorityGrouping+0x44>)
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	60d3      	str	r3, [r2, #12]
}
 8006a60:	bf00      	nop
 8006a62:	3714      	adds	r7, #20
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr
 8006a6c:	e000ed00 	.word	0xe000ed00

08006a70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006a70:	b480      	push	{r7}
 8006a72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006a74:	4b04      	ldr	r3, [pc, #16]	@ (8006a88 <__NVIC_GetPriorityGrouping+0x18>)
 8006a76:	68db      	ldr	r3, [r3, #12]
 8006a78:	0a1b      	lsrs	r3, r3, #8
 8006a7a:	f003 0307 	and.w	r3, r3, #7
}
 8006a7e:	4618      	mov	r0, r3
 8006a80:	46bd      	mov	sp, r7
 8006a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a86:	4770      	bx	lr
 8006a88:	e000ed00 	.word	0xe000ed00

08006a8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b083      	sub	sp, #12
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	4603      	mov	r3, r0
 8006a94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	db0b      	blt.n	8006ab6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006a9e:	79fb      	ldrb	r3, [r7, #7]
 8006aa0:	f003 021f 	and.w	r2, r3, #31
 8006aa4:	4907      	ldr	r1, [pc, #28]	@ (8006ac4 <__NVIC_EnableIRQ+0x38>)
 8006aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006aaa:	095b      	lsrs	r3, r3, #5
 8006aac:	2001      	movs	r0, #1
 8006aae:	fa00 f202 	lsl.w	r2, r0, r2
 8006ab2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006ab6:	bf00      	nop
 8006ab8:	370c      	adds	r7, #12
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr
 8006ac2:	bf00      	nop
 8006ac4:	e000e100 	.word	0xe000e100

08006ac8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	b083      	sub	sp, #12
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	4603      	mov	r3, r0
 8006ad0:	6039      	str	r1, [r7, #0]
 8006ad2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ad4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	db0a      	blt.n	8006af2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	b2da      	uxtb	r2, r3
 8006ae0:	490c      	ldr	r1, [pc, #48]	@ (8006b14 <__NVIC_SetPriority+0x4c>)
 8006ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ae6:	0112      	lsls	r2, r2, #4
 8006ae8:	b2d2      	uxtb	r2, r2
 8006aea:	440b      	add	r3, r1
 8006aec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006af0:	e00a      	b.n	8006b08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	b2da      	uxtb	r2, r3
 8006af6:	4908      	ldr	r1, [pc, #32]	@ (8006b18 <__NVIC_SetPriority+0x50>)
 8006af8:	79fb      	ldrb	r3, [r7, #7]
 8006afa:	f003 030f 	and.w	r3, r3, #15
 8006afe:	3b04      	subs	r3, #4
 8006b00:	0112      	lsls	r2, r2, #4
 8006b02:	b2d2      	uxtb	r2, r2
 8006b04:	440b      	add	r3, r1
 8006b06:	761a      	strb	r2, [r3, #24]
}
 8006b08:	bf00      	nop
 8006b0a:	370c      	adds	r7, #12
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b12:	4770      	bx	lr
 8006b14:	e000e100 	.word	0xe000e100
 8006b18:	e000ed00 	.word	0xe000ed00

08006b1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b089      	sub	sp, #36	@ 0x24
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	60b9      	str	r1, [r7, #8]
 8006b26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	f003 0307 	and.w	r3, r3, #7
 8006b2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006b30:	69fb      	ldr	r3, [r7, #28]
 8006b32:	f1c3 0307 	rsb	r3, r3, #7
 8006b36:	2b04      	cmp	r3, #4
 8006b38:	bf28      	it	cs
 8006b3a:	2304      	movcs	r3, #4
 8006b3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006b3e:	69fb      	ldr	r3, [r7, #28]
 8006b40:	3304      	adds	r3, #4
 8006b42:	2b06      	cmp	r3, #6
 8006b44:	d902      	bls.n	8006b4c <NVIC_EncodePriority+0x30>
 8006b46:	69fb      	ldr	r3, [r7, #28]
 8006b48:	3b03      	subs	r3, #3
 8006b4a:	e000      	b.n	8006b4e <NVIC_EncodePriority+0x32>
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b50:	f04f 32ff 	mov.w	r2, #4294967295
 8006b54:	69bb      	ldr	r3, [r7, #24]
 8006b56:	fa02 f303 	lsl.w	r3, r2, r3
 8006b5a:	43da      	mvns	r2, r3
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	401a      	ands	r2, r3
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006b64:	f04f 31ff 	mov.w	r1, #4294967295
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8006b6e:	43d9      	mvns	r1, r3
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b74:	4313      	orrs	r3, r2
         );
}
 8006b76:	4618      	mov	r0, r3
 8006b78:	3724      	adds	r7, #36	@ 0x24
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b80:	4770      	bx	lr
	...

08006b84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b082      	sub	sp, #8
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	3b01      	subs	r3, #1
 8006b90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b94:	d301      	bcc.n	8006b9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006b96:	2301      	movs	r3, #1
 8006b98:	e00f      	b.n	8006bba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006b9a:	4a0a      	ldr	r2, [pc, #40]	@ (8006bc4 <SysTick_Config+0x40>)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	3b01      	subs	r3, #1
 8006ba0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006ba2:	210f      	movs	r1, #15
 8006ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ba8:	f7ff ff8e 	bl	8006ac8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006bac:	4b05      	ldr	r3, [pc, #20]	@ (8006bc4 <SysTick_Config+0x40>)
 8006bae:	2200      	movs	r2, #0
 8006bb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006bb2:	4b04      	ldr	r3, [pc, #16]	@ (8006bc4 <SysTick_Config+0x40>)
 8006bb4:	2207      	movs	r2, #7
 8006bb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006bb8:	2300      	movs	r3, #0
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3708      	adds	r7, #8
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}
 8006bc2:	bf00      	nop
 8006bc4:	e000e010 	.word	0xe000e010

08006bc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b082      	sub	sp, #8
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f7ff ff29 	bl	8006a28 <__NVIC_SetPriorityGrouping>
}
 8006bd6:	bf00      	nop
 8006bd8:	3708      	adds	r7, #8
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}

08006bde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006bde:	b580      	push	{r7, lr}
 8006be0:	b086      	sub	sp, #24
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	4603      	mov	r3, r0
 8006be6:	60b9      	str	r1, [r7, #8]
 8006be8:	607a      	str	r2, [r7, #4]
 8006bea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006bec:	2300      	movs	r3, #0
 8006bee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006bf0:	f7ff ff3e 	bl	8006a70 <__NVIC_GetPriorityGrouping>
 8006bf4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	68b9      	ldr	r1, [r7, #8]
 8006bfa:	6978      	ldr	r0, [r7, #20]
 8006bfc:	f7ff ff8e 	bl	8006b1c <NVIC_EncodePriority>
 8006c00:	4602      	mov	r2, r0
 8006c02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c06:	4611      	mov	r1, r2
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f7ff ff5d 	bl	8006ac8 <__NVIC_SetPriority>
}
 8006c0e:	bf00      	nop
 8006c10:	3718      	adds	r7, #24
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}

08006c16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006c16:	b580      	push	{r7, lr}
 8006c18:	b082      	sub	sp, #8
 8006c1a:	af00      	add	r7, sp, #0
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c24:	4618      	mov	r0, r3
 8006c26:	f7ff ff31 	bl	8006a8c <__NVIC_EnableIRQ>
}
 8006c2a:	bf00      	nop
 8006c2c:	3708      	adds	r7, #8
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}

08006c32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006c32:	b580      	push	{r7, lr}
 8006c34:	b082      	sub	sp, #8
 8006c36:	af00      	add	r7, sp, #0
 8006c38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f7ff ffa2 	bl	8006b84 <SysTick_Config>
 8006c40:	4603      	mov	r3, r0
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	3708      	adds	r7, #8
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}
	...

08006c4c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b086      	sub	sp, #24
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006c54:	2300      	movs	r3, #0
 8006c56:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006c58:	f7ff f986 	bl	8005f68 <HAL_GetTick>
 8006c5c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d101      	bne.n	8006c68 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006c64:	2301      	movs	r3, #1
 8006c66:	e099      	b.n	8006d9c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2202      	movs	r2, #2
 8006c6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2200      	movs	r2, #0
 8006c74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f022 0201 	bic.w	r2, r2, #1
 8006c86:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006c88:	e00f      	b.n	8006caa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006c8a:	f7ff f96d 	bl	8005f68 <HAL_GetTick>
 8006c8e:	4602      	mov	r2, r0
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	1ad3      	subs	r3, r2, r3
 8006c94:	2b05      	cmp	r3, #5
 8006c96:	d908      	bls.n	8006caa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2220      	movs	r2, #32
 8006c9c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2203      	movs	r2, #3
 8006ca2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006ca6:	2303      	movs	r3, #3
 8006ca8:	e078      	b.n	8006d9c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f003 0301 	and.w	r3, r3, #1
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d1e8      	bne.n	8006c8a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006cc0:	697a      	ldr	r2, [r7, #20]
 8006cc2:	4b38      	ldr	r3, [pc, #224]	@ (8006da4 <HAL_DMA_Init+0x158>)
 8006cc4:	4013      	ands	r3, r2
 8006cc6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	685a      	ldr	r2, [r3, #4]
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006cd6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	691b      	ldr	r3, [r3, #16]
 8006cdc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006ce2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	699b      	ldr	r3, [r3, #24]
 8006ce8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006cee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6a1b      	ldr	r3, [r3, #32]
 8006cf4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006cf6:	697a      	ldr	r2, [r7, #20]
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d00:	2b04      	cmp	r3, #4
 8006d02:	d107      	bne.n	8006d14 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	697a      	ldr	r2, [r7, #20]
 8006d10:	4313      	orrs	r3, r2
 8006d12:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	697a      	ldr	r2, [r7, #20]
 8006d1a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	695b      	ldr	r3, [r3, #20]
 8006d22:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	f023 0307 	bic.w	r3, r3, #7
 8006d2a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d30:	697a      	ldr	r2, [r7, #20]
 8006d32:	4313      	orrs	r3, r2
 8006d34:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d3a:	2b04      	cmp	r3, #4
 8006d3c:	d117      	bne.n	8006d6e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d42:	697a      	ldr	r2, [r7, #20]
 8006d44:	4313      	orrs	r3, r2
 8006d46:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d00e      	beq.n	8006d6e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 fb01 	bl	8007358 <DMA_CheckFifoParam>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d008      	beq.n	8006d6e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2240      	movs	r2, #64	@ 0x40
 8006d60:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2201      	movs	r2, #1
 8006d66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	e016      	b.n	8006d9c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	697a      	ldr	r2, [r7, #20]
 8006d74:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	f000 fab8 	bl	80072ec <DMA_CalcBaseAndBitshift>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d84:	223f      	movs	r2, #63	@ 0x3f
 8006d86:	409a      	lsls	r2, r3
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2201      	movs	r2, #1
 8006d96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006d9a:	2300      	movs	r3, #0
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3718      	adds	r7, #24
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bd80      	pop	{r7, pc}
 8006da4:	f010803f 	.word	0xf010803f

08006da8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b086      	sub	sp, #24
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	60f8      	str	r0, [r7, #12]
 8006db0:	60b9      	str	r1, [r7, #8]
 8006db2:	607a      	str	r2, [r7, #4]
 8006db4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006db6:	2300      	movs	r3, #0
 8006db8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dbe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006dc6:	2b01      	cmp	r3, #1
 8006dc8:	d101      	bne.n	8006dce <HAL_DMA_Start_IT+0x26>
 8006dca:	2302      	movs	r3, #2
 8006dcc:	e040      	b.n	8006e50 <HAL_DMA_Start_IT+0xa8>
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2201      	movs	r2, #1
 8006dd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	2b01      	cmp	r3, #1
 8006de0:	d12f      	bne.n	8006e42 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2202      	movs	r2, #2
 8006de6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2200      	movs	r2, #0
 8006dee:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	687a      	ldr	r2, [r7, #4]
 8006df4:	68b9      	ldr	r1, [r7, #8]
 8006df6:	68f8      	ldr	r0, [r7, #12]
 8006df8:	f000 fa4a 	bl	8007290 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e00:	223f      	movs	r2, #63	@ 0x3f
 8006e02:	409a      	lsls	r2, r3
 8006e04:	693b      	ldr	r3, [r7, #16]
 8006e06:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f042 0216 	orr.w	r2, r2, #22
 8006e16:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d007      	beq.n	8006e30 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	681a      	ldr	r2, [r3, #0]
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f042 0208 	orr.w	r2, r2, #8
 8006e2e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	681a      	ldr	r2, [r3, #0]
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f042 0201 	orr.w	r2, r2, #1
 8006e3e:	601a      	str	r2, [r3, #0]
 8006e40:	e005      	b.n	8006e4e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	2200      	movs	r2, #0
 8006e46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006e4a:	2302      	movs	r3, #2
 8006e4c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006e4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	3718      	adds	r7, #24
 8006e54:	46bd      	mov	sp, r7
 8006e56:	bd80      	pop	{r7, pc}

08006e58 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b084      	sub	sp, #16
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e64:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006e66:	f7ff f87f 	bl	8005f68 <HAL_GetTick>
 8006e6a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006e72:	b2db      	uxtb	r3, r3
 8006e74:	2b02      	cmp	r3, #2
 8006e76:	d008      	beq.n	8006e8a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2280      	movs	r2, #128	@ 0x80
 8006e7c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2200      	movs	r2, #0
 8006e82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006e86:	2301      	movs	r3, #1
 8006e88:	e052      	b.n	8006f30 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f022 0216 	bic.w	r2, r2, #22
 8006e98:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	695a      	ldr	r2, [r3, #20]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006ea8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d103      	bne.n	8006eba <HAL_DMA_Abort+0x62>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d007      	beq.n	8006eca <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	681a      	ldr	r2, [r3, #0]
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f022 0208 	bic.w	r2, r2, #8
 8006ec8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f022 0201 	bic.w	r2, r2, #1
 8006ed8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006eda:	e013      	b.n	8006f04 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006edc:	f7ff f844 	bl	8005f68 <HAL_GetTick>
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	1ad3      	subs	r3, r2, r3
 8006ee6:	2b05      	cmp	r3, #5
 8006ee8:	d90c      	bls.n	8006f04 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2220      	movs	r2, #32
 8006eee:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2203      	movs	r2, #3
 8006ef4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2200      	movs	r2, #0
 8006efc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006f00:	2303      	movs	r3, #3
 8006f02:	e015      	b.n	8006f30 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f003 0301 	and.w	r3, r3, #1
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d1e4      	bne.n	8006edc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f16:	223f      	movs	r2, #63	@ 0x3f
 8006f18:	409a      	lsls	r2, r3
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2201      	movs	r2, #1
 8006f22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8006f2e:	2300      	movs	r3, #0
}
 8006f30:	4618      	mov	r0, r3
 8006f32:	3710      	adds	r7, #16
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}

08006f38 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b083      	sub	sp, #12
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006f46:	b2db      	uxtb	r3, r3
 8006f48:	2b02      	cmp	r3, #2
 8006f4a:	d004      	beq.n	8006f56 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2280      	movs	r2, #128	@ 0x80
 8006f50:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006f52:	2301      	movs	r3, #1
 8006f54:	e00c      	b.n	8006f70 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2205      	movs	r2, #5
 8006f5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	681a      	ldr	r2, [r3, #0]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f022 0201 	bic.w	r2, r2, #1
 8006f6c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006f6e:	2300      	movs	r3, #0
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	370c      	adds	r7, #12
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr

08006f7c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b086      	sub	sp, #24
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006f84:	2300      	movs	r3, #0
 8006f86:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006f88:	4b8e      	ldr	r3, [pc, #568]	@ (80071c4 <HAL_DMA_IRQHandler+0x248>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a8e      	ldr	r2, [pc, #568]	@ (80071c8 <HAL_DMA_IRQHandler+0x24c>)
 8006f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8006f92:	0a9b      	lsrs	r3, r3, #10
 8006f94:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f9a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fa6:	2208      	movs	r2, #8
 8006fa8:	409a      	lsls	r2, r3
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	4013      	ands	r3, r2
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d01a      	beq.n	8006fe8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f003 0304 	and.w	r3, r3, #4
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d013      	beq.n	8006fe8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f022 0204 	bic.w	r2, r2, #4
 8006fce:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fd4:	2208      	movs	r2, #8
 8006fd6:	409a      	lsls	r2, r3
 8006fd8:	693b      	ldr	r3, [r7, #16]
 8006fda:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fe0:	f043 0201 	orr.w	r2, r3, #1
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fec:	2201      	movs	r2, #1
 8006fee:	409a      	lsls	r2, r3
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	4013      	ands	r3, r2
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d012      	beq.n	800701e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	695b      	ldr	r3, [r3, #20]
 8006ffe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007002:	2b00      	cmp	r3, #0
 8007004:	d00b      	beq.n	800701e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800700a:	2201      	movs	r2, #1
 800700c:	409a      	lsls	r2, r3
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007016:	f043 0202 	orr.w	r2, r3, #2
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007022:	2204      	movs	r2, #4
 8007024:	409a      	lsls	r2, r3
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	4013      	ands	r3, r2
 800702a:	2b00      	cmp	r3, #0
 800702c:	d012      	beq.n	8007054 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f003 0302 	and.w	r3, r3, #2
 8007038:	2b00      	cmp	r3, #0
 800703a:	d00b      	beq.n	8007054 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007040:	2204      	movs	r2, #4
 8007042:	409a      	lsls	r2, r3
 8007044:	693b      	ldr	r3, [r7, #16]
 8007046:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800704c:	f043 0204 	orr.w	r2, r3, #4
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007058:	2210      	movs	r2, #16
 800705a:	409a      	lsls	r2, r3
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	4013      	ands	r3, r2
 8007060:	2b00      	cmp	r3, #0
 8007062:	d043      	beq.n	80070ec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f003 0308 	and.w	r3, r3, #8
 800706e:	2b00      	cmp	r3, #0
 8007070:	d03c      	beq.n	80070ec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007076:	2210      	movs	r2, #16
 8007078:	409a      	lsls	r2, r3
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007088:	2b00      	cmp	r3, #0
 800708a:	d018      	beq.n	80070be <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007096:	2b00      	cmp	r3, #0
 8007098:	d108      	bne.n	80070ac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d024      	beq.n	80070ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	4798      	blx	r3
 80070aa:	e01f      	b.n	80070ec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d01b      	beq.n	80070ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	4798      	blx	r3
 80070bc:	e016      	b.n	80070ec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d107      	bne.n	80070dc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	681a      	ldr	r2, [r3, #0]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f022 0208 	bic.w	r2, r2, #8
 80070da:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d003      	beq.n	80070ec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070e8:	6878      	ldr	r0, [r7, #4]
 80070ea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070f0:	2220      	movs	r2, #32
 80070f2:	409a      	lsls	r2, r3
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	4013      	ands	r3, r2
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	f000 808f 	beq.w	800721c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f003 0310 	and.w	r3, r3, #16
 8007108:	2b00      	cmp	r3, #0
 800710a:	f000 8087 	beq.w	800721c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007112:	2220      	movs	r2, #32
 8007114:	409a      	lsls	r2, r3
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007120:	b2db      	uxtb	r3, r3
 8007122:	2b05      	cmp	r3, #5
 8007124:	d136      	bne.n	8007194 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	681a      	ldr	r2, [r3, #0]
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f022 0216 	bic.w	r2, r2, #22
 8007134:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	695a      	ldr	r2, [r3, #20]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007144:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800714a:	2b00      	cmp	r3, #0
 800714c:	d103      	bne.n	8007156 <HAL_DMA_IRQHandler+0x1da>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007152:	2b00      	cmp	r3, #0
 8007154:	d007      	beq.n	8007166 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	681a      	ldr	r2, [r3, #0]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f022 0208 	bic.w	r2, r2, #8
 8007164:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800716a:	223f      	movs	r2, #63	@ 0x3f
 800716c:	409a      	lsls	r2, r3
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2201      	movs	r2, #1
 8007176:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2200      	movs	r2, #0
 800717e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007186:	2b00      	cmp	r3, #0
 8007188:	d07e      	beq.n	8007288 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	4798      	blx	r3
        }
        return;
 8007192:	e079      	b.n	8007288 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d01d      	beq.n	80071de <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d10d      	bne.n	80071cc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d031      	beq.n	800721c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	4798      	blx	r3
 80071c0:	e02c      	b.n	800721c <HAL_DMA_IRQHandler+0x2a0>
 80071c2:	bf00      	nop
 80071c4:	20000008 	.word	0x20000008
 80071c8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d023      	beq.n	800721c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071d8:	6878      	ldr	r0, [r7, #4]
 80071da:	4798      	blx	r3
 80071dc:	e01e      	b.n	800721c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d10f      	bne.n	800720c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	681a      	ldr	r2, [r3, #0]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f022 0210 	bic.w	r2, r2, #16
 80071fa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2200      	movs	r2, #0
 8007208:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007210:	2b00      	cmp	r3, #0
 8007212:	d003      	beq.n	800721c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007220:	2b00      	cmp	r3, #0
 8007222:	d032      	beq.n	800728a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007228:	f003 0301 	and.w	r3, r3, #1
 800722c:	2b00      	cmp	r3, #0
 800722e:	d022      	beq.n	8007276 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2205      	movs	r2, #5
 8007234:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	681a      	ldr	r2, [r3, #0]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f022 0201 	bic.w	r2, r2, #1
 8007246:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	3301      	adds	r3, #1
 800724c:	60bb      	str	r3, [r7, #8]
 800724e:	697a      	ldr	r2, [r7, #20]
 8007250:	429a      	cmp	r2, r3
 8007252:	d307      	bcc.n	8007264 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f003 0301 	and.w	r3, r3, #1
 800725e:	2b00      	cmp	r3, #0
 8007260:	d1f2      	bne.n	8007248 <HAL_DMA_IRQHandler+0x2cc>
 8007262:	e000      	b.n	8007266 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007264:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2201      	movs	r2, #1
 800726a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800727a:	2b00      	cmp	r3, #0
 800727c:	d005      	beq.n	800728a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	4798      	blx	r3
 8007286:	e000      	b.n	800728a <HAL_DMA_IRQHandler+0x30e>
        return;
 8007288:	bf00      	nop
    }
  }
}
 800728a:	3718      	adds	r7, #24
 800728c:	46bd      	mov	sp, r7
 800728e:	bd80      	pop	{r7, pc}

08007290 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007290:	b480      	push	{r7}
 8007292:	b085      	sub	sp, #20
 8007294:	af00      	add	r7, sp, #0
 8007296:	60f8      	str	r0, [r7, #12]
 8007298:	60b9      	str	r1, [r7, #8]
 800729a:	607a      	str	r2, [r7, #4]
 800729c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	681a      	ldr	r2, [r3, #0]
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80072ac:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	683a      	ldr	r2, [r7, #0]
 80072b4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	689b      	ldr	r3, [r3, #8]
 80072ba:	2b40      	cmp	r3, #64	@ 0x40
 80072bc:	d108      	bne.n	80072d0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	687a      	ldr	r2, [r7, #4]
 80072c4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	68ba      	ldr	r2, [r7, #8]
 80072cc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80072ce:	e007      	b.n	80072e0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	68ba      	ldr	r2, [r7, #8]
 80072d6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	687a      	ldr	r2, [r7, #4]
 80072de:	60da      	str	r2, [r3, #12]
}
 80072e0:	bf00      	nop
 80072e2:	3714      	adds	r7, #20
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b085      	sub	sp, #20
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	3b10      	subs	r3, #16
 80072fc:	4a14      	ldr	r2, [pc, #80]	@ (8007350 <DMA_CalcBaseAndBitshift+0x64>)
 80072fe:	fba2 2303 	umull	r2, r3, r2, r3
 8007302:	091b      	lsrs	r3, r3, #4
 8007304:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007306:	4a13      	ldr	r2, [pc, #76]	@ (8007354 <DMA_CalcBaseAndBitshift+0x68>)
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	4413      	add	r3, r2
 800730c:	781b      	ldrb	r3, [r3, #0]
 800730e:	461a      	mov	r2, r3
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	2b03      	cmp	r3, #3
 8007318:	d909      	bls.n	800732e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8007322:	f023 0303 	bic.w	r3, r3, #3
 8007326:	1d1a      	adds	r2, r3, #4
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	659a      	str	r2, [r3, #88]	@ 0x58
 800732c:	e007      	b.n	800733e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8007336:	f023 0303 	bic.w	r3, r3, #3
 800733a:	687a      	ldr	r2, [r7, #4]
 800733c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8007342:	4618      	mov	r0, r3
 8007344:	3714      	adds	r7, #20
 8007346:	46bd      	mov	sp, r7
 8007348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734c:	4770      	bx	lr
 800734e:	bf00      	nop
 8007350:	aaaaaaab 	.word	0xaaaaaaab
 8007354:	08013c20 	.word	0x08013c20

08007358 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007358:	b480      	push	{r7}
 800735a:	b085      	sub	sp, #20
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007360:	2300      	movs	r3, #0
 8007362:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007368:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	699b      	ldr	r3, [r3, #24]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d11f      	bne.n	80073b2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	2b03      	cmp	r3, #3
 8007376:	d856      	bhi.n	8007426 <DMA_CheckFifoParam+0xce>
 8007378:	a201      	add	r2, pc, #4	@ (adr r2, 8007380 <DMA_CheckFifoParam+0x28>)
 800737a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800737e:	bf00      	nop
 8007380:	08007391 	.word	0x08007391
 8007384:	080073a3 	.word	0x080073a3
 8007388:	08007391 	.word	0x08007391
 800738c:	08007427 	.word	0x08007427
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007394:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007398:	2b00      	cmp	r3, #0
 800739a:	d046      	beq.n	800742a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800739c:	2301      	movs	r3, #1
 800739e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80073a0:	e043      	b.n	800742a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073a6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80073aa:	d140      	bne.n	800742e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80073ac:	2301      	movs	r3, #1
 80073ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80073b0:	e03d      	b.n	800742e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	699b      	ldr	r3, [r3, #24]
 80073b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073ba:	d121      	bne.n	8007400 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	2b03      	cmp	r3, #3
 80073c0:	d837      	bhi.n	8007432 <DMA_CheckFifoParam+0xda>
 80073c2:	a201      	add	r2, pc, #4	@ (adr r2, 80073c8 <DMA_CheckFifoParam+0x70>)
 80073c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073c8:	080073d9 	.word	0x080073d9
 80073cc:	080073df 	.word	0x080073df
 80073d0:	080073d9 	.word	0x080073d9
 80073d4:	080073f1 	.word	0x080073f1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80073d8:	2301      	movs	r3, #1
 80073da:	73fb      	strb	r3, [r7, #15]
      break;
 80073dc:	e030      	b.n	8007440 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073e2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d025      	beq.n	8007436 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80073ea:	2301      	movs	r3, #1
 80073ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80073ee:	e022      	b.n	8007436 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073f4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80073f8:	d11f      	bne.n	800743a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80073fe:	e01c      	b.n	800743a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	2b02      	cmp	r3, #2
 8007404:	d903      	bls.n	800740e <DMA_CheckFifoParam+0xb6>
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	2b03      	cmp	r3, #3
 800740a:	d003      	beq.n	8007414 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800740c:	e018      	b.n	8007440 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800740e:	2301      	movs	r3, #1
 8007410:	73fb      	strb	r3, [r7, #15]
      break;
 8007412:	e015      	b.n	8007440 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007418:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800741c:	2b00      	cmp	r3, #0
 800741e:	d00e      	beq.n	800743e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007420:	2301      	movs	r3, #1
 8007422:	73fb      	strb	r3, [r7, #15]
      break;
 8007424:	e00b      	b.n	800743e <DMA_CheckFifoParam+0xe6>
      break;
 8007426:	bf00      	nop
 8007428:	e00a      	b.n	8007440 <DMA_CheckFifoParam+0xe8>
      break;
 800742a:	bf00      	nop
 800742c:	e008      	b.n	8007440 <DMA_CheckFifoParam+0xe8>
      break;
 800742e:	bf00      	nop
 8007430:	e006      	b.n	8007440 <DMA_CheckFifoParam+0xe8>
      break;
 8007432:	bf00      	nop
 8007434:	e004      	b.n	8007440 <DMA_CheckFifoParam+0xe8>
      break;
 8007436:	bf00      	nop
 8007438:	e002      	b.n	8007440 <DMA_CheckFifoParam+0xe8>
      break;   
 800743a:	bf00      	nop
 800743c:	e000      	b.n	8007440 <DMA_CheckFifoParam+0xe8>
      break;
 800743e:	bf00      	nop
    }
  } 
  
  return status; 
 8007440:	7bfb      	ldrb	r3, [r7, #15]
}
 8007442:	4618      	mov	r0, r3
 8007444:	3714      	adds	r7, #20
 8007446:	46bd      	mov	sp, r7
 8007448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744c:	4770      	bx	lr
 800744e:	bf00      	nop

08007450 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007450:	b480      	push	{r7}
 8007452:	b089      	sub	sp, #36	@ 0x24
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
 8007458:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800745a:	2300      	movs	r3, #0
 800745c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800745e:	2300      	movs	r3, #0
 8007460:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007462:	2300      	movs	r3, #0
 8007464:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007466:	2300      	movs	r3, #0
 8007468:	61fb      	str	r3, [r7, #28]
 800746a:	e16b      	b.n	8007744 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800746c:	2201      	movs	r2, #1
 800746e:	69fb      	ldr	r3, [r7, #28]
 8007470:	fa02 f303 	lsl.w	r3, r2, r3
 8007474:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	697a      	ldr	r2, [r7, #20]
 800747c:	4013      	ands	r3, r2
 800747e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007480:	693a      	ldr	r2, [r7, #16]
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	429a      	cmp	r2, r3
 8007486:	f040 815a 	bne.w	800773e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	685b      	ldr	r3, [r3, #4]
 800748e:	f003 0303 	and.w	r3, r3, #3
 8007492:	2b01      	cmp	r3, #1
 8007494:	d005      	beq.n	80074a2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	685b      	ldr	r3, [r3, #4]
 800749a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800749e:	2b02      	cmp	r3, #2
 80074a0:	d130      	bne.n	8007504 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	689b      	ldr	r3, [r3, #8]
 80074a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80074a8:	69fb      	ldr	r3, [r7, #28]
 80074aa:	005b      	lsls	r3, r3, #1
 80074ac:	2203      	movs	r2, #3
 80074ae:	fa02 f303 	lsl.w	r3, r2, r3
 80074b2:	43db      	mvns	r3, r3
 80074b4:	69ba      	ldr	r2, [r7, #24]
 80074b6:	4013      	ands	r3, r2
 80074b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	68da      	ldr	r2, [r3, #12]
 80074be:	69fb      	ldr	r3, [r7, #28]
 80074c0:	005b      	lsls	r3, r3, #1
 80074c2:	fa02 f303 	lsl.w	r3, r2, r3
 80074c6:	69ba      	ldr	r2, [r7, #24]
 80074c8:	4313      	orrs	r3, r2
 80074ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	69ba      	ldr	r2, [r7, #24]
 80074d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80074d8:	2201      	movs	r2, #1
 80074da:	69fb      	ldr	r3, [r7, #28]
 80074dc:	fa02 f303 	lsl.w	r3, r2, r3
 80074e0:	43db      	mvns	r3, r3
 80074e2:	69ba      	ldr	r2, [r7, #24]
 80074e4:	4013      	ands	r3, r2
 80074e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	091b      	lsrs	r3, r3, #4
 80074ee:	f003 0201 	and.w	r2, r3, #1
 80074f2:	69fb      	ldr	r3, [r7, #28]
 80074f4:	fa02 f303 	lsl.w	r3, r2, r3
 80074f8:	69ba      	ldr	r2, [r7, #24]
 80074fa:	4313      	orrs	r3, r2
 80074fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	69ba      	ldr	r2, [r7, #24]
 8007502:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	f003 0303 	and.w	r3, r3, #3
 800750c:	2b03      	cmp	r3, #3
 800750e:	d017      	beq.n	8007540 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	68db      	ldr	r3, [r3, #12]
 8007514:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007516:	69fb      	ldr	r3, [r7, #28]
 8007518:	005b      	lsls	r3, r3, #1
 800751a:	2203      	movs	r2, #3
 800751c:	fa02 f303 	lsl.w	r3, r2, r3
 8007520:	43db      	mvns	r3, r3
 8007522:	69ba      	ldr	r2, [r7, #24]
 8007524:	4013      	ands	r3, r2
 8007526:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	689a      	ldr	r2, [r3, #8]
 800752c:	69fb      	ldr	r3, [r7, #28]
 800752e:	005b      	lsls	r3, r3, #1
 8007530:	fa02 f303 	lsl.w	r3, r2, r3
 8007534:	69ba      	ldr	r2, [r7, #24]
 8007536:	4313      	orrs	r3, r2
 8007538:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	69ba      	ldr	r2, [r7, #24]
 800753e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	f003 0303 	and.w	r3, r3, #3
 8007548:	2b02      	cmp	r3, #2
 800754a:	d123      	bne.n	8007594 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800754c:	69fb      	ldr	r3, [r7, #28]
 800754e:	08da      	lsrs	r2, r3, #3
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	3208      	adds	r2, #8
 8007554:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007558:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800755a:	69fb      	ldr	r3, [r7, #28]
 800755c:	f003 0307 	and.w	r3, r3, #7
 8007560:	009b      	lsls	r3, r3, #2
 8007562:	220f      	movs	r2, #15
 8007564:	fa02 f303 	lsl.w	r3, r2, r3
 8007568:	43db      	mvns	r3, r3
 800756a:	69ba      	ldr	r2, [r7, #24]
 800756c:	4013      	ands	r3, r2
 800756e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	691a      	ldr	r2, [r3, #16]
 8007574:	69fb      	ldr	r3, [r7, #28]
 8007576:	f003 0307 	and.w	r3, r3, #7
 800757a:	009b      	lsls	r3, r3, #2
 800757c:	fa02 f303 	lsl.w	r3, r2, r3
 8007580:	69ba      	ldr	r2, [r7, #24]
 8007582:	4313      	orrs	r3, r2
 8007584:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007586:	69fb      	ldr	r3, [r7, #28]
 8007588:	08da      	lsrs	r2, r3, #3
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	3208      	adds	r2, #8
 800758e:	69b9      	ldr	r1, [r7, #24]
 8007590:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800759a:	69fb      	ldr	r3, [r7, #28]
 800759c:	005b      	lsls	r3, r3, #1
 800759e:	2203      	movs	r2, #3
 80075a0:	fa02 f303 	lsl.w	r3, r2, r3
 80075a4:	43db      	mvns	r3, r3
 80075a6:	69ba      	ldr	r2, [r7, #24]
 80075a8:	4013      	ands	r3, r2
 80075aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	f003 0203 	and.w	r2, r3, #3
 80075b4:	69fb      	ldr	r3, [r7, #28]
 80075b6:	005b      	lsls	r3, r3, #1
 80075b8:	fa02 f303 	lsl.w	r3, r2, r3
 80075bc:	69ba      	ldr	r2, [r7, #24]
 80075be:	4313      	orrs	r3, r2
 80075c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	69ba      	ldr	r2, [r7, #24]
 80075c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	685b      	ldr	r3, [r3, #4]
 80075cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	f000 80b4 	beq.w	800773e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80075d6:	2300      	movs	r3, #0
 80075d8:	60fb      	str	r3, [r7, #12]
 80075da:	4b60      	ldr	r3, [pc, #384]	@ (800775c <HAL_GPIO_Init+0x30c>)
 80075dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075de:	4a5f      	ldr	r2, [pc, #380]	@ (800775c <HAL_GPIO_Init+0x30c>)
 80075e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80075e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80075e6:	4b5d      	ldr	r3, [pc, #372]	@ (800775c <HAL_GPIO_Init+0x30c>)
 80075e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80075ee:	60fb      	str	r3, [r7, #12]
 80075f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80075f2:	4a5b      	ldr	r2, [pc, #364]	@ (8007760 <HAL_GPIO_Init+0x310>)
 80075f4:	69fb      	ldr	r3, [r7, #28]
 80075f6:	089b      	lsrs	r3, r3, #2
 80075f8:	3302      	adds	r3, #2
 80075fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007600:	69fb      	ldr	r3, [r7, #28]
 8007602:	f003 0303 	and.w	r3, r3, #3
 8007606:	009b      	lsls	r3, r3, #2
 8007608:	220f      	movs	r2, #15
 800760a:	fa02 f303 	lsl.w	r3, r2, r3
 800760e:	43db      	mvns	r3, r3
 8007610:	69ba      	ldr	r2, [r7, #24]
 8007612:	4013      	ands	r3, r2
 8007614:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	4a52      	ldr	r2, [pc, #328]	@ (8007764 <HAL_GPIO_Init+0x314>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d02b      	beq.n	8007676 <HAL_GPIO_Init+0x226>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	4a51      	ldr	r2, [pc, #324]	@ (8007768 <HAL_GPIO_Init+0x318>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d025      	beq.n	8007672 <HAL_GPIO_Init+0x222>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	4a50      	ldr	r2, [pc, #320]	@ (800776c <HAL_GPIO_Init+0x31c>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d01f      	beq.n	800766e <HAL_GPIO_Init+0x21e>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4a4f      	ldr	r2, [pc, #316]	@ (8007770 <HAL_GPIO_Init+0x320>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d019      	beq.n	800766a <HAL_GPIO_Init+0x21a>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a4e      	ldr	r2, [pc, #312]	@ (8007774 <HAL_GPIO_Init+0x324>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d013      	beq.n	8007666 <HAL_GPIO_Init+0x216>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	4a4d      	ldr	r2, [pc, #308]	@ (8007778 <HAL_GPIO_Init+0x328>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d00d      	beq.n	8007662 <HAL_GPIO_Init+0x212>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	4a4c      	ldr	r2, [pc, #304]	@ (800777c <HAL_GPIO_Init+0x32c>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d007      	beq.n	800765e <HAL_GPIO_Init+0x20e>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	4a4b      	ldr	r2, [pc, #300]	@ (8007780 <HAL_GPIO_Init+0x330>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d101      	bne.n	800765a <HAL_GPIO_Init+0x20a>
 8007656:	2307      	movs	r3, #7
 8007658:	e00e      	b.n	8007678 <HAL_GPIO_Init+0x228>
 800765a:	2308      	movs	r3, #8
 800765c:	e00c      	b.n	8007678 <HAL_GPIO_Init+0x228>
 800765e:	2306      	movs	r3, #6
 8007660:	e00a      	b.n	8007678 <HAL_GPIO_Init+0x228>
 8007662:	2305      	movs	r3, #5
 8007664:	e008      	b.n	8007678 <HAL_GPIO_Init+0x228>
 8007666:	2304      	movs	r3, #4
 8007668:	e006      	b.n	8007678 <HAL_GPIO_Init+0x228>
 800766a:	2303      	movs	r3, #3
 800766c:	e004      	b.n	8007678 <HAL_GPIO_Init+0x228>
 800766e:	2302      	movs	r3, #2
 8007670:	e002      	b.n	8007678 <HAL_GPIO_Init+0x228>
 8007672:	2301      	movs	r3, #1
 8007674:	e000      	b.n	8007678 <HAL_GPIO_Init+0x228>
 8007676:	2300      	movs	r3, #0
 8007678:	69fa      	ldr	r2, [r7, #28]
 800767a:	f002 0203 	and.w	r2, r2, #3
 800767e:	0092      	lsls	r2, r2, #2
 8007680:	4093      	lsls	r3, r2
 8007682:	69ba      	ldr	r2, [r7, #24]
 8007684:	4313      	orrs	r3, r2
 8007686:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007688:	4935      	ldr	r1, [pc, #212]	@ (8007760 <HAL_GPIO_Init+0x310>)
 800768a:	69fb      	ldr	r3, [r7, #28]
 800768c:	089b      	lsrs	r3, r3, #2
 800768e:	3302      	adds	r3, #2
 8007690:	69ba      	ldr	r2, [r7, #24]
 8007692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007696:	4b3b      	ldr	r3, [pc, #236]	@ (8007784 <HAL_GPIO_Init+0x334>)
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800769c:	693b      	ldr	r3, [r7, #16]
 800769e:	43db      	mvns	r3, r3
 80076a0:	69ba      	ldr	r2, [r7, #24]
 80076a2:	4013      	ands	r3, r2
 80076a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	685b      	ldr	r3, [r3, #4]
 80076aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d003      	beq.n	80076ba <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80076b2:	69ba      	ldr	r2, [r7, #24]
 80076b4:	693b      	ldr	r3, [r7, #16]
 80076b6:	4313      	orrs	r3, r2
 80076b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80076ba:	4a32      	ldr	r2, [pc, #200]	@ (8007784 <HAL_GPIO_Init+0x334>)
 80076bc:	69bb      	ldr	r3, [r7, #24]
 80076be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80076c0:	4b30      	ldr	r3, [pc, #192]	@ (8007784 <HAL_GPIO_Init+0x334>)
 80076c2:	68db      	ldr	r3, [r3, #12]
 80076c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80076c6:	693b      	ldr	r3, [r7, #16]
 80076c8:	43db      	mvns	r3, r3
 80076ca:	69ba      	ldr	r2, [r7, #24]
 80076cc:	4013      	ands	r3, r2
 80076ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d003      	beq.n	80076e4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80076dc:	69ba      	ldr	r2, [r7, #24]
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	4313      	orrs	r3, r2
 80076e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80076e4:	4a27      	ldr	r2, [pc, #156]	@ (8007784 <HAL_GPIO_Init+0x334>)
 80076e6:	69bb      	ldr	r3, [r7, #24]
 80076e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80076ea:	4b26      	ldr	r3, [pc, #152]	@ (8007784 <HAL_GPIO_Init+0x334>)
 80076ec:	685b      	ldr	r3, [r3, #4]
 80076ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	43db      	mvns	r3, r3
 80076f4:	69ba      	ldr	r2, [r7, #24]
 80076f6:	4013      	ands	r3, r2
 80076f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	685b      	ldr	r3, [r3, #4]
 80076fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007702:	2b00      	cmp	r3, #0
 8007704:	d003      	beq.n	800770e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007706:	69ba      	ldr	r2, [r7, #24]
 8007708:	693b      	ldr	r3, [r7, #16]
 800770a:	4313      	orrs	r3, r2
 800770c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800770e:	4a1d      	ldr	r2, [pc, #116]	@ (8007784 <HAL_GPIO_Init+0x334>)
 8007710:	69bb      	ldr	r3, [r7, #24]
 8007712:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007714:	4b1b      	ldr	r3, [pc, #108]	@ (8007784 <HAL_GPIO_Init+0x334>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	43db      	mvns	r3, r3
 800771e:	69ba      	ldr	r2, [r7, #24]
 8007720:	4013      	ands	r3, r2
 8007722:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800772c:	2b00      	cmp	r3, #0
 800772e:	d003      	beq.n	8007738 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007730:	69ba      	ldr	r2, [r7, #24]
 8007732:	693b      	ldr	r3, [r7, #16]
 8007734:	4313      	orrs	r3, r2
 8007736:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007738:	4a12      	ldr	r2, [pc, #72]	@ (8007784 <HAL_GPIO_Init+0x334>)
 800773a:	69bb      	ldr	r3, [r7, #24]
 800773c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800773e:	69fb      	ldr	r3, [r7, #28]
 8007740:	3301      	adds	r3, #1
 8007742:	61fb      	str	r3, [r7, #28]
 8007744:	69fb      	ldr	r3, [r7, #28]
 8007746:	2b0f      	cmp	r3, #15
 8007748:	f67f ae90 	bls.w	800746c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800774c:	bf00      	nop
 800774e:	bf00      	nop
 8007750:	3724      	adds	r7, #36	@ 0x24
 8007752:	46bd      	mov	sp, r7
 8007754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007758:	4770      	bx	lr
 800775a:	bf00      	nop
 800775c:	40023800 	.word	0x40023800
 8007760:	40013800 	.word	0x40013800
 8007764:	40020000 	.word	0x40020000
 8007768:	40020400 	.word	0x40020400
 800776c:	40020800 	.word	0x40020800
 8007770:	40020c00 	.word	0x40020c00
 8007774:	40021000 	.word	0x40021000
 8007778:	40021400 	.word	0x40021400
 800777c:	40021800 	.word	0x40021800
 8007780:	40021c00 	.word	0x40021c00
 8007784:	40013c00 	.word	0x40013c00

08007788 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007788:	b480      	push	{r7}
 800778a:	b083      	sub	sp, #12
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
 8007790:	460b      	mov	r3, r1
 8007792:	807b      	strh	r3, [r7, #2]
 8007794:	4613      	mov	r3, r2
 8007796:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007798:	787b      	ldrb	r3, [r7, #1]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d003      	beq.n	80077a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800779e:	887a      	ldrh	r2, [r7, #2]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80077a4:	e003      	b.n	80077ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80077a6:	887b      	ldrh	r3, [r7, #2]
 80077a8:	041a      	lsls	r2, r3, #16
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	619a      	str	r2, [r3, #24]
}
 80077ae:	bf00      	nop
 80077b0:	370c      	adds	r7, #12
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr

080077ba <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80077ba:	b580      	push	{r7, lr}
 80077bc:	b086      	sub	sp, #24
 80077be:	af02      	add	r7, sp, #8
 80077c0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d101      	bne.n	80077cc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80077c8:	2301      	movs	r3, #1
 80077ca:	e101      	b.n	80079d0 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d106      	bne.n	80077ec <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2200      	movs	r2, #0
 80077e2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f008 ff74 	bl	80106d4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2203      	movs	r2, #3
 80077f0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80077fa:	d102      	bne.n	8007802 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2200      	movs	r2, #0
 8007800:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	4618      	mov	r0, r3
 8007808:	f005 fad3 	bl	800cdb2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6818      	ldr	r0, [r3, #0]
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	7c1a      	ldrb	r2, [r3, #16]
 8007814:	f88d 2000 	strb.w	r2, [sp]
 8007818:	3304      	adds	r3, #4
 800781a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800781c:	f005 f9b2 	bl	800cb84 <USB_CoreInit>
 8007820:	4603      	mov	r3, r0
 8007822:	2b00      	cmp	r3, #0
 8007824:	d005      	beq.n	8007832 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2202      	movs	r2, #2
 800782a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800782e:	2301      	movs	r3, #1
 8007830:	e0ce      	b.n	80079d0 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	2100      	movs	r1, #0
 8007838:	4618      	mov	r0, r3
 800783a:	f005 facb 	bl	800cdd4 <USB_SetCurrentMode>
 800783e:	4603      	mov	r3, r0
 8007840:	2b00      	cmp	r3, #0
 8007842:	d005      	beq.n	8007850 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2202      	movs	r2, #2
 8007848:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	e0bf      	b.n	80079d0 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007850:	2300      	movs	r3, #0
 8007852:	73fb      	strb	r3, [r7, #15]
 8007854:	e04a      	b.n	80078ec <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007856:	7bfa      	ldrb	r2, [r7, #15]
 8007858:	6879      	ldr	r1, [r7, #4]
 800785a:	4613      	mov	r3, r2
 800785c:	00db      	lsls	r3, r3, #3
 800785e:	4413      	add	r3, r2
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	440b      	add	r3, r1
 8007864:	3315      	adds	r3, #21
 8007866:	2201      	movs	r2, #1
 8007868:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800786a:	7bfa      	ldrb	r2, [r7, #15]
 800786c:	6879      	ldr	r1, [r7, #4]
 800786e:	4613      	mov	r3, r2
 8007870:	00db      	lsls	r3, r3, #3
 8007872:	4413      	add	r3, r2
 8007874:	009b      	lsls	r3, r3, #2
 8007876:	440b      	add	r3, r1
 8007878:	3314      	adds	r3, #20
 800787a:	7bfa      	ldrb	r2, [r7, #15]
 800787c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800787e:	7bfa      	ldrb	r2, [r7, #15]
 8007880:	7bfb      	ldrb	r3, [r7, #15]
 8007882:	b298      	uxth	r0, r3
 8007884:	6879      	ldr	r1, [r7, #4]
 8007886:	4613      	mov	r3, r2
 8007888:	00db      	lsls	r3, r3, #3
 800788a:	4413      	add	r3, r2
 800788c:	009b      	lsls	r3, r3, #2
 800788e:	440b      	add	r3, r1
 8007890:	332e      	adds	r3, #46	@ 0x2e
 8007892:	4602      	mov	r2, r0
 8007894:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007896:	7bfa      	ldrb	r2, [r7, #15]
 8007898:	6879      	ldr	r1, [r7, #4]
 800789a:	4613      	mov	r3, r2
 800789c:	00db      	lsls	r3, r3, #3
 800789e:	4413      	add	r3, r2
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	440b      	add	r3, r1
 80078a4:	3318      	adds	r3, #24
 80078a6:	2200      	movs	r2, #0
 80078a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80078aa:	7bfa      	ldrb	r2, [r7, #15]
 80078ac:	6879      	ldr	r1, [r7, #4]
 80078ae:	4613      	mov	r3, r2
 80078b0:	00db      	lsls	r3, r3, #3
 80078b2:	4413      	add	r3, r2
 80078b4:	009b      	lsls	r3, r3, #2
 80078b6:	440b      	add	r3, r1
 80078b8:	331c      	adds	r3, #28
 80078ba:	2200      	movs	r2, #0
 80078bc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80078be:	7bfa      	ldrb	r2, [r7, #15]
 80078c0:	6879      	ldr	r1, [r7, #4]
 80078c2:	4613      	mov	r3, r2
 80078c4:	00db      	lsls	r3, r3, #3
 80078c6:	4413      	add	r3, r2
 80078c8:	009b      	lsls	r3, r3, #2
 80078ca:	440b      	add	r3, r1
 80078cc:	3320      	adds	r3, #32
 80078ce:	2200      	movs	r2, #0
 80078d0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80078d2:	7bfa      	ldrb	r2, [r7, #15]
 80078d4:	6879      	ldr	r1, [r7, #4]
 80078d6:	4613      	mov	r3, r2
 80078d8:	00db      	lsls	r3, r3, #3
 80078da:	4413      	add	r3, r2
 80078dc:	009b      	lsls	r3, r3, #2
 80078de:	440b      	add	r3, r1
 80078e0:	3324      	adds	r3, #36	@ 0x24
 80078e2:	2200      	movs	r2, #0
 80078e4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80078e6:	7bfb      	ldrb	r3, [r7, #15]
 80078e8:	3301      	adds	r3, #1
 80078ea:	73fb      	strb	r3, [r7, #15]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	791b      	ldrb	r3, [r3, #4]
 80078f0:	7bfa      	ldrb	r2, [r7, #15]
 80078f2:	429a      	cmp	r2, r3
 80078f4:	d3af      	bcc.n	8007856 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80078f6:	2300      	movs	r3, #0
 80078f8:	73fb      	strb	r3, [r7, #15]
 80078fa:	e044      	b.n	8007986 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80078fc:	7bfa      	ldrb	r2, [r7, #15]
 80078fe:	6879      	ldr	r1, [r7, #4]
 8007900:	4613      	mov	r3, r2
 8007902:	00db      	lsls	r3, r3, #3
 8007904:	4413      	add	r3, r2
 8007906:	009b      	lsls	r3, r3, #2
 8007908:	440b      	add	r3, r1
 800790a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800790e:	2200      	movs	r2, #0
 8007910:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007912:	7bfa      	ldrb	r2, [r7, #15]
 8007914:	6879      	ldr	r1, [r7, #4]
 8007916:	4613      	mov	r3, r2
 8007918:	00db      	lsls	r3, r3, #3
 800791a:	4413      	add	r3, r2
 800791c:	009b      	lsls	r3, r3, #2
 800791e:	440b      	add	r3, r1
 8007920:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8007924:	7bfa      	ldrb	r2, [r7, #15]
 8007926:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007928:	7bfa      	ldrb	r2, [r7, #15]
 800792a:	6879      	ldr	r1, [r7, #4]
 800792c:	4613      	mov	r3, r2
 800792e:	00db      	lsls	r3, r3, #3
 8007930:	4413      	add	r3, r2
 8007932:	009b      	lsls	r3, r3, #2
 8007934:	440b      	add	r3, r1
 8007936:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800793a:	2200      	movs	r2, #0
 800793c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800793e:	7bfa      	ldrb	r2, [r7, #15]
 8007940:	6879      	ldr	r1, [r7, #4]
 8007942:	4613      	mov	r3, r2
 8007944:	00db      	lsls	r3, r3, #3
 8007946:	4413      	add	r3, r2
 8007948:	009b      	lsls	r3, r3, #2
 800794a:	440b      	add	r3, r1
 800794c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8007950:	2200      	movs	r2, #0
 8007952:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007954:	7bfa      	ldrb	r2, [r7, #15]
 8007956:	6879      	ldr	r1, [r7, #4]
 8007958:	4613      	mov	r3, r2
 800795a:	00db      	lsls	r3, r3, #3
 800795c:	4413      	add	r3, r2
 800795e:	009b      	lsls	r3, r3, #2
 8007960:	440b      	add	r3, r1
 8007962:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007966:	2200      	movs	r2, #0
 8007968:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800796a:	7bfa      	ldrb	r2, [r7, #15]
 800796c:	6879      	ldr	r1, [r7, #4]
 800796e:	4613      	mov	r3, r2
 8007970:	00db      	lsls	r3, r3, #3
 8007972:	4413      	add	r3, r2
 8007974:	009b      	lsls	r3, r3, #2
 8007976:	440b      	add	r3, r1
 8007978:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800797c:	2200      	movs	r2, #0
 800797e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007980:	7bfb      	ldrb	r3, [r7, #15]
 8007982:	3301      	adds	r3, #1
 8007984:	73fb      	strb	r3, [r7, #15]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	791b      	ldrb	r3, [r3, #4]
 800798a:	7bfa      	ldrb	r2, [r7, #15]
 800798c:	429a      	cmp	r2, r3
 800798e:	d3b5      	bcc.n	80078fc <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6818      	ldr	r0, [r3, #0]
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	7c1a      	ldrb	r2, [r3, #16]
 8007998:	f88d 2000 	strb.w	r2, [sp]
 800799c:	3304      	adds	r3, #4
 800799e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80079a0:	f005 fa64 	bl	800ce6c <USB_DevInit>
 80079a4:	4603      	mov	r3, r0
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d005      	beq.n	80079b6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2202      	movs	r2, #2
 80079ae:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80079b2:	2301      	movs	r3, #1
 80079b4:	e00c      	b.n	80079d0 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2200      	movs	r2, #0
 80079ba:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2201      	movs	r2, #1
 80079c0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4618      	mov	r0, r3
 80079ca:	f006 faae 	bl	800df2a <USB_DevDisconnect>

  return HAL_OK;
 80079ce:	2300      	movs	r3, #0
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3710      	adds	r7, #16
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b084      	sub	sp, #16
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d101      	bne.n	80079f4 <HAL_PCD_Start+0x1c>
 80079f0:	2302      	movs	r3, #2
 80079f2:	e022      	b.n	8007a3a <HAL_PCD_Start+0x62>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2201      	movs	r2, #1
 80079f8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	68db      	ldr	r3, [r3, #12]
 8007a00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d009      	beq.n	8007a1c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	d105      	bne.n	8007a1c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a14:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4618      	mov	r0, r3
 8007a22:	f005 f9b5 	bl	800cd90 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f006 fa5c 	bl	800dee8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2200      	movs	r2, #0
 8007a34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007a38:	2300      	movs	r3, #0
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	3710      	adds	r7, #16
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}

08007a42 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007a42:	b590      	push	{r4, r7, lr}
 8007a44:	b08d      	sub	sp, #52	@ 0x34
 8007a46:	af00      	add	r7, sp, #0
 8007a48:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a50:	6a3b      	ldr	r3, [r7, #32]
 8007a52:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4618      	mov	r0, r3
 8007a5a:	f006 fb1a 	bl	800e092 <USB_GetMode>
 8007a5e:	4603      	mov	r3, r0
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	f040 848c 	bne.w	800837e <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f006 fa7e 	bl	800df6c <USB_ReadInterrupts>
 8007a70:	4603      	mov	r3, r0
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	f000 8482 	beq.w	800837c <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8007a78:	69fb      	ldr	r3, [r7, #28]
 8007a7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	0a1b      	lsrs	r3, r3, #8
 8007a82:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4618      	mov	r0, r3
 8007a92:	f006 fa6b 	bl	800df6c <USB_ReadInterrupts>
 8007a96:	4603      	mov	r3, r0
 8007a98:	f003 0302 	and.w	r3, r3, #2
 8007a9c:	2b02      	cmp	r3, #2
 8007a9e:	d107      	bne.n	8007ab0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	695a      	ldr	r2, [r3, #20]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f002 0202 	and.w	r2, r2, #2
 8007aae:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	f006 fa59 	bl	800df6c <USB_ReadInterrupts>
 8007aba:	4603      	mov	r3, r0
 8007abc:	f003 0310 	and.w	r3, r3, #16
 8007ac0:	2b10      	cmp	r3, #16
 8007ac2:	d161      	bne.n	8007b88 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	699a      	ldr	r2, [r3, #24]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f022 0210 	bic.w	r2, r2, #16
 8007ad2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8007ad4:	6a3b      	ldr	r3, [r7, #32]
 8007ad6:	6a1b      	ldr	r3, [r3, #32]
 8007ad8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8007ada:	69bb      	ldr	r3, [r7, #24]
 8007adc:	f003 020f 	and.w	r2, r3, #15
 8007ae0:	4613      	mov	r3, r2
 8007ae2:	00db      	lsls	r3, r3, #3
 8007ae4:	4413      	add	r3, r2
 8007ae6:	009b      	lsls	r3, r3, #2
 8007ae8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007aec:	687a      	ldr	r2, [r7, #4]
 8007aee:	4413      	add	r3, r2
 8007af0:	3304      	adds	r3, #4
 8007af2:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007af4:	69bb      	ldr	r3, [r7, #24]
 8007af6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8007afa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007afe:	d124      	bne.n	8007b4a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007b00:	69ba      	ldr	r2, [r7, #24]
 8007b02:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8007b06:	4013      	ands	r3, r2
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d035      	beq.n	8007b78 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8007b10:	69bb      	ldr	r3, [r7, #24]
 8007b12:	091b      	lsrs	r3, r3, #4
 8007b14:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007b16:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b1a:	b29b      	uxth	r3, r3
 8007b1c:	461a      	mov	r2, r3
 8007b1e:	6a38      	ldr	r0, [r7, #32]
 8007b20:	f006 f890 	bl	800dc44 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	68da      	ldr	r2, [r3, #12]
 8007b28:	69bb      	ldr	r3, [r7, #24]
 8007b2a:	091b      	lsrs	r3, r3, #4
 8007b2c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b30:	441a      	add	r2, r3
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007b36:	697b      	ldr	r3, [r7, #20]
 8007b38:	695a      	ldr	r2, [r3, #20]
 8007b3a:	69bb      	ldr	r3, [r7, #24]
 8007b3c:	091b      	lsrs	r3, r3, #4
 8007b3e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b42:	441a      	add	r2, r3
 8007b44:	697b      	ldr	r3, [r7, #20]
 8007b46:	615a      	str	r2, [r3, #20]
 8007b48:	e016      	b.n	8007b78 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8007b4a:	69bb      	ldr	r3, [r7, #24]
 8007b4c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8007b50:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007b54:	d110      	bne.n	8007b78 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007b5c:	2208      	movs	r2, #8
 8007b5e:	4619      	mov	r1, r3
 8007b60:	6a38      	ldr	r0, [r7, #32]
 8007b62:	f006 f86f 	bl	800dc44 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	695a      	ldr	r2, [r3, #20]
 8007b6a:	69bb      	ldr	r3, [r7, #24]
 8007b6c:	091b      	lsrs	r3, r3, #4
 8007b6e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b72:	441a      	add	r2, r3
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	699a      	ldr	r2, [r3, #24]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f042 0210 	orr.w	r2, r2, #16
 8007b86:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	f006 f9ed 	bl	800df6c <USB_ReadInterrupts>
 8007b92:	4603      	mov	r3, r0
 8007b94:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007b98:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007b9c:	f040 80a7 	bne.w	8007cee <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4618      	mov	r0, r3
 8007baa:	f006 f9f2 	bl	800df92 <USB_ReadDevAllOutEpInterrupt>
 8007bae:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8007bb0:	e099      	b.n	8007ce6 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8007bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bb4:	f003 0301 	and.w	r3, r3, #1
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	f000 808e 	beq.w	8007cda <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bc4:	b2d2      	uxtb	r2, r2
 8007bc6:	4611      	mov	r1, r2
 8007bc8:	4618      	mov	r0, r3
 8007bca:	f006 fa16 	bl	800dffa <USB_ReadDevOutEPInterrupt>
 8007bce:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	f003 0301 	and.w	r3, r3, #1
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d00c      	beq.n	8007bf4 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8007bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bdc:	015a      	lsls	r2, r3, #5
 8007bde:	69fb      	ldr	r3, [r7, #28]
 8007be0:	4413      	add	r3, r2
 8007be2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007be6:	461a      	mov	r2, r3
 8007be8:	2301      	movs	r3, #1
 8007bea:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8007bec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f000 fea4 	bl	800893c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8007bf4:	693b      	ldr	r3, [r7, #16]
 8007bf6:	f003 0308 	and.w	r3, r3, #8
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d00c      	beq.n	8007c18 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8007bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c00:	015a      	lsls	r2, r3, #5
 8007c02:	69fb      	ldr	r3, [r7, #28]
 8007c04:	4413      	add	r3, r2
 8007c06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c0a:	461a      	mov	r2, r3
 8007c0c:	2308      	movs	r3, #8
 8007c0e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8007c10:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f000 ff7a 	bl	8008b0c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8007c18:	693b      	ldr	r3, [r7, #16]
 8007c1a:	f003 0310 	and.w	r3, r3, #16
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d008      	beq.n	8007c34 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8007c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c24:	015a      	lsls	r2, r3, #5
 8007c26:	69fb      	ldr	r3, [r7, #28]
 8007c28:	4413      	add	r3, r2
 8007c2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c2e:	461a      	mov	r2, r3
 8007c30:	2310      	movs	r3, #16
 8007c32:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8007c34:	693b      	ldr	r3, [r7, #16]
 8007c36:	f003 0302 	and.w	r3, r3, #2
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d030      	beq.n	8007ca0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8007c3e:	6a3b      	ldr	r3, [r7, #32]
 8007c40:	695b      	ldr	r3, [r3, #20]
 8007c42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c46:	2b80      	cmp	r3, #128	@ 0x80
 8007c48:	d109      	bne.n	8007c5e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8007c4a:	69fb      	ldr	r3, [r7, #28]
 8007c4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c50:	685b      	ldr	r3, [r3, #4]
 8007c52:	69fa      	ldr	r2, [r7, #28]
 8007c54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007c58:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007c5c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8007c5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c60:	4613      	mov	r3, r2
 8007c62:	00db      	lsls	r3, r3, #3
 8007c64:	4413      	add	r3, r2
 8007c66:	009b      	lsls	r3, r3, #2
 8007c68:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007c6c:	687a      	ldr	r2, [r7, #4]
 8007c6e:	4413      	add	r3, r2
 8007c70:	3304      	adds	r3, #4
 8007c72:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8007c74:	697b      	ldr	r3, [r7, #20]
 8007c76:	78db      	ldrb	r3, [r3, #3]
 8007c78:	2b01      	cmp	r3, #1
 8007c7a:	d108      	bne.n	8007c8e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8007c7c:	697b      	ldr	r3, [r7, #20]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8007c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c84:	b2db      	uxtb	r3, r3
 8007c86:	4619      	mov	r1, r3
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f008 fe29 	bl	80108e0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8007c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c90:	015a      	lsls	r2, r3, #5
 8007c92:	69fb      	ldr	r3, [r7, #28]
 8007c94:	4413      	add	r3, r2
 8007c96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c9a:	461a      	mov	r2, r3
 8007c9c:	2302      	movs	r3, #2
 8007c9e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007ca0:	693b      	ldr	r3, [r7, #16]
 8007ca2:	f003 0320 	and.w	r3, r3, #32
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d008      	beq.n	8007cbc <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cac:	015a      	lsls	r2, r3, #5
 8007cae:	69fb      	ldr	r3, [r7, #28]
 8007cb0:	4413      	add	r3, r2
 8007cb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	2320      	movs	r3, #32
 8007cba:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8007cbc:	693b      	ldr	r3, [r7, #16]
 8007cbe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d009      	beq.n	8007cda <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8007cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cc8:	015a      	lsls	r2, r3, #5
 8007cca:	69fb      	ldr	r3, [r7, #28]
 8007ccc:	4413      	add	r3, r2
 8007cce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cd2:	461a      	mov	r2, r3
 8007cd4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007cd8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8007cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cdc:	3301      	adds	r3, #1
 8007cde:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8007ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ce2:	085b      	lsrs	r3, r3, #1
 8007ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8007ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	f47f af62 	bne.w	8007bb2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f006 f93a 	bl	800df6c <USB_ReadInterrupts>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007cfe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007d02:	f040 80db 	bne.w	8007ebc <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	f006 f95b 	bl	800dfc6 <USB_ReadDevAllInEpInterrupt>
 8007d10:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8007d12:	2300      	movs	r3, #0
 8007d14:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8007d16:	e0cd      	b.n	8007eb4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8007d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d1a:	f003 0301 	and.w	r3, r3, #1
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	f000 80c2 	beq.w	8007ea8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d2a:	b2d2      	uxtb	r2, r2
 8007d2c:	4611      	mov	r1, r2
 8007d2e:	4618      	mov	r0, r3
 8007d30:	f006 f981 	bl	800e036 <USB_ReadDevInEPInterrupt>
 8007d34:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	f003 0301 	and.w	r3, r3, #1
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d057      	beq.n	8007df0 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d42:	f003 030f 	and.w	r3, r3, #15
 8007d46:	2201      	movs	r2, #1
 8007d48:	fa02 f303 	lsl.w	r3, r2, r3
 8007d4c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007d4e:	69fb      	ldr	r3, [r7, #28]
 8007d50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	43db      	mvns	r3, r3
 8007d5a:	69f9      	ldr	r1, [r7, #28]
 8007d5c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007d60:	4013      	ands	r3, r2
 8007d62:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8007d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d66:	015a      	lsls	r2, r3, #5
 8007d68:	69fb      	ldr	r3, [r7, #28]
 8007d6a:	4413      	add	r3, r2
 8007d6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d70:	461a      	mov	r2, r3
 8007d72:	2301      	movs	r3, #1
 8007d74:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	799b      	ldrb	r3, [r3, #6]
 8007d7a:	2b01      	cmp	r3, #1
 8007d7c:	d132      	bne.n	8007de4 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8007d7e:	6879      	ldr	r1, [r7, #4]
 8007d80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d82:	4613      	mov	r3, r2
 8007d84:	00db      	lsls	r3, r3, #3
 8007d86:	4413      	add	r3, r2
 8007d88:	009b      	lsls	r3, r3, #2
 8007d8a:	440b      	add	r3, r1
 8007d8c:	3320      	adds	r3, #32
 8007d8e:	6819      	ldr	r1, [r3, #0]
 8007d90:	6878      	ldr	r0, [r7, #4]
 8007d92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d94:	4613      	mov	r3, r2
 8007d96:	00db      	lsls	r3, r3, #3
 8007d98:	4413      	add	r3, r2
 8007d9a:	009b      	lsls	r3, r3, #2
 8007d9c:	4403      	add	r3, r0
 8007d9e:	331c      	adds	r3, #28
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4419      	add	r1, r3
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007da8:	4613      	mov	r3, r2
 8007daa:	00db      	lsls	r3, r3, #3
 8007dac:	4413      	add	r3, r2
 8007dae:	009b      	lsls	r3, r3, #2
 8007db0:	4403      	add	r3, r0
 8007db2:	3320      	adds	r3, #32
 8007db4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8007db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d113      	bne.n	8007de4 <HAL_PCD_IRQHandler+0x3a2>
 8007dbc:	6879      	ldr	r1, [r7, #4]
 8007dbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007dc0:	4613      	mov	r3, r2
 8007dc2:	00db      	lsls	r3, r3, #3
 8007dc4:	4413      	add	r3, r2
 8007dc6:	009b      	lsls	r3, r3, #2
 8007dc8:	440b      	add	r3, r1
 8007dca:	3324      	adds	r3, #36	@ 0x24
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d108      	bne.n	8007de4 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6818      	ldr	r0, [r3, #0]
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007ddc:	461a      	mov	r2, r3
 8007dde:	2101      	movs	r1, #1
 8007de0:	f006 f988 	bl	800e0f4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8007de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de6:	b2db      	uxtb	r3, r3
 8007de8:	4619      	mov	r1, r3
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f008 fcf3 	bl	80107d6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8007df0:	693b      	ldr	r3, [r7, #16]
 8007df2:	f003 0308 	and.w	r3, r3, #8
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d008      	beq.n	8007e0c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8007dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dfc:	015a      	lsls	r2, r3, #5
 8007dfe:	69fb      	ldr	r3, [r7, #28]
 8007e00:	4413      	add	r3, r2
 8007e02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e06:	461a      	mov	r2, r3
 8007e08:	2308      	movs	r3, #8
 8007e0a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	f003 0310 	and.w	r3, r3, #16
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d008      	beq.n	8007e28 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8007e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e18:	015a      	lsls	r2, r3, #5
 8007e1a:	69fb      	ldr	r3, [r7, #28]
 8007e1c:	4413      	add	r3, r2
 8007e1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e22:	461a      	mov	r2, r3
 8007e24:	2310      	movs	r3, #16
 8007e26:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8007e28:	693b      	ldr	r3, [r7, #16]
 8007e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d008      	beq.n	8007e44 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8007e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e34:	015a      	lsls	r2, r3, #5
 8007e36:	69fb      	ldr	r3, [r7, #28]
 8007e38:	4413      	add	r3, r2
 8007e3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e3e:	461a      	mov	r2, r3
 8007e40:	2340      	movs	r3, #64	@ 0x40
 8007e42:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8007e44:	693b      	ldr	r3, [r7, #16]
 8007e46:	f003 0302 	and.w	r3, r3, #2
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d023      	beq.n	8007e96 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8007e4e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007e50:	6a38      	ldr	r0, [r7, #32]
 8007e52:	f005 f96f 	bl	800d134 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8007e56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e58:	4613      	mov	r3, r2
 8007e5a:	00db      	lsls	r3, r3, #3
 8007e5c:	4413      	add	r3, r2
 8007e5e:	009b      	lsls	r3, r3, #2
 8007e60:	3310      	adds	r3, #16
 8007e62:	687a      	ldr	r2, [r7, #4]
 8007e64:	4413      	add	r3, r2
 8007e66:	3304      	adds	r3, #4
 8007e68:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8007e6a:	697b      	ldr	r3, [r7, #20]
 8007e6c:	78db      	ldrb	r3, [r3, #3]
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d108      	bne.n	8007e84 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	2200      	movs	r2, #0
 8007e76:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8007e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e7a:	b2db      	uxtb	r3, r3
 8007e7c:	4619      	mov	r1, r3
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f008 fd40 	bl	8010904 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8007e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e86:	015a      	lsls	r2, r3, #5
 8007e88:	69fb      	ldr	r3, [r7, #28]
 8007e8a:	4413      	add	r3, r2
 8007e8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e90:	461a      	mov	r2, r3
 8007e92:	2302      	movs	r3, #2
 8007e94:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8007e96:	693b      	ldr	r3, [r7, #16]
 8007e98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d003      	beq.n	8007ea8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8007ea0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f000 fcbd 	bl	8008822 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8007ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eaa:	3301      	adds	r3, #1
 8007eac:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8007eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eb0:	085b      	lsrs	r3, r3, #1
 8007eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8007eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	f47f af2e 	bne.w	8007d18 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f006 f853 	bl	800df6c <USB_ReadInterrupts>
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ecc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ed0:	d122      	bne.n	8007f18 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007ed2:	69fb      	ldr	r3, [r7, #28]
 8007ed4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ed8:	685b      	ldr	r3, [r3, #4]
 8007eda:	69fa      	ldr	r2, [r7, #28]
 8007edc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007ee0:	f023 0301 	bic.w	r3, r3, #1
 8007ee4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8007eec:	2b01      	cmp	r3, #1
 8007eee:	d108      	bne.n	8007f02 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007ef8:	2100      	movs	r1, #0
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f000 fea4 	bl	8008c48 <HAL_PCDEx_LPM_Callback>
 8007f00:	e002      	b.n	8007f08 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f008 fcde 	bl	80108c4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	695a      	ldr	r2, [r3, #20]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8007f16:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	f006 f825 	bl	800df6c <USB_ReadInterrupts>
 8007f22:	4603      	mov	r3, r0
 8007f24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f2c:	d112      	bne.n	8007f54 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8007f2e:	69fb      	ldr	r3, [r7, #28]
 8007f30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f34:	689b      	ldr	r3, [r3, #8]
 8007f36:	f003 0301 	and.w	r3, r3, #1
 8007f3a:	2b01      	cmp	r3, #1
 8007f3c:	d102      	bne.n	8007f44 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f008 fc9a 	bl	8010878 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	695a      	ldr	r2, [r3, #20]
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8007f52:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4618      	mov	r0, r3
 8007f5a:	f006 f807 	bl	800df6c <USB_ReadInterrupts>
 8007f5e:	4603      	mov	r3, r0
 8007f60:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007f64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f68:	f040 80b7 	bne.w	80080da <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007f6c:	69fb      	ldr	r3, [r7, #28]
 8007f6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	69fa      	ldr	r2, [r7, #28]
 8007f76:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f7a:	f023 0301 	bic.w	r3, r3, #1
 8007f7e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	2110      	movs	r1, #16
 8007f86:	4618      	mov	r0, r3
 8007f88:	f005 f8d4 	bl	800d134 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007f90:	e046      	b.n	8008020 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8007f92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f94:	015a      	lsls	r2, r3, #5
 8007f96:	69fb      	ldr	r3, [r7, #28]
 8007f98:	4413      	add	r3, r2
 8007f9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f9e:	461a      	mov	r2, r3
 8007fa0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007fa4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007fa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fa8:	015a      	lsls	r2, r3, #5
 8007faa:	69fb      	ldr	r3, [r7, #28]
 8007fac:	4413      	add	r3, r2
 8007fae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007fb6:	0151      	lsls	r1, r2, #5
 8007fb8:	69fa      	ldr	r2, [r7, #28]
 8007fba:	440a      	add	r2, r1
 8007fbc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007fc0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007fc4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fc8:	015a      	lsls	r2, r3, #5
 8007fca:	69fb      	ldr	r3, [r7, #28]
 8007fcc:	4413      	add	r3, r2
 8007fce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fd2:	461a      	mov	r2, r3
 8007fd4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007fd8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007fda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fdc:	015a      	lsls	r2, r3, #5
 8007fde:	69fb      	ldr	r3, [r7, #28]
 8007fe0:	4413      	add	r3, r2
 8007fe2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007fea:	0151      	lsls	r1, r2, #5
 8007fec:	69fa      	ldr	r2, [r7, #28]
 8007fee:	440a      	add	r2, r1
 8007ff0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ff4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007ff8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ffc:	015a      	lsls	r2, r3, #5
 8007ffe:	69fb      	ldr	r3, [r7, #28]
 8008000:	4413      	add	r3, r2
 8008002:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800800a:	0151      	lsls	r1, r2, #5
 800800c:	69fa      	ldr	r2, [r7, #28]
 800800e:	440a      	add	r2, r1
 8008010:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008014:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008018:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800801a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800801c:	3301      	adds	r3, #1
 800801e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	791b      	ldrb	r3, [r3, #4]
 8008024:	461a      	mov	r2, r3
 8008026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008028:	4293      	cmp	r3, r2
 800802a:	d3b2      	bcc.n	8007f92 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800802c:	69fb      	ldr	r3, [r7, #28]
 800802e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008032:	69db      	ldr	r3, [r3, #28]
 8008034:	69fa      	ldr	r2, [r7, #28]
 8008036:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800803a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800803e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	7bdb      	ldrb	r3, [r3, #15]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d016      	beq.n	8008076 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008048:	69fb      	ldr	r3, [r7, #28]
 800804a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800804e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008052:	69fa      	ldr	r2, [r7, #28]
 8008054:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008058:	f043 030b 	orr.w	r3, r3, #11
 800805c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008060:	69fb      	ldr	r3, [r7, #28]
 8008062:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008066:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008068:	69fa      	ldr	r2, [r7, #28]
 800806a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800806e:	f043 030b 	orr.w	r3, r3, #11
 8008072:	6453      	str	r3, [r2, #68]	@ 0x44
 8008074:	e015      	b.n	80080a2 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008076:	69fb      	ldr	r3, [r7, #28]
 8008078:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800807c:	695b      	ldr	r3, [r3, #20]
 800807e:	69fa      	ldr	r2, [r7, #28]
 8008080:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008084:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8008088:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800808c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800808e:	69fb      	ldr	r3, [r7, #28]
 8008090:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008094:	691b      	ldr	r3, [r3, #16]
 8008096:	69fa      	ldr	r2, [r7, #28]
 8008098:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800809c:	f043 030b 	orr.w	r3, r3, #11
 80080a0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80080a2:	69fb      	ldr	r3, [r7, #28]
 80080a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	69fa      	ldr	r2, [r7, #28]
 80080ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80080b0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80080b4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6818      	ldr	r0, [r3, #0]
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80080c4:	461a      	mov	r2, r3
 80080c6:	f006 f815 	bl	800e0f4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	695a      	ldr	r2, [r3, #20]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80080d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4618      	mov	r0, r3
 80080e0:	f005 ff44 	bl	800df6c <USB_ReadInterrupts>
 80080e4:	4603      	mov	r3, r0
 80080e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80080ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080ee:	d123      	bne.n	8008138 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4618      	mov	r0, r3
 80080f6:	f005 ffda 	bl	800e0ae <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4618      	mov	r0, r3
 8008100:	f005 f891 	bl	800d226 <USB_GetDevSpeed>
 8008104:	4603      	mov	r3, r0
 8008106:	461a      	mov	r2, r3
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681c      	ldr	r4, [r3, #0]
 8008110:	f001 fa0a 	bl	8009528 <HAL_RCC_GetHCLKFreq>
 8008114:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800811a:	461a      	mov	r2, r3
 800811c:	4620      	mov	r0, r4
 800811e:	f004 fd95 	bl	800cc4c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f008 fb7f 	bl	8010826 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	695a      	ldr	r2, [r3, #20]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8008136:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	4618      	mov	r0, r3
 800813e:	f005 ff15 	bl	800df6c <USB_ReadInterrupts>
 8008142:	4603      	mov	r3, r0
 8008144:	f003 0308 	and.w	r3, r3, #8
 8008148:	2b08      	cmp	r3, #8
 800814a:	d10a      	bne.n	8008162 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f008 fb5c 	bl	801080a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	695a      	ldr	r2, [r3, #20]
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f002 0208 	and.w	r2, r2, #8
 8008160:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4618      	mov	r0, r3
 8008168:	f005 ff00 	bl	800df6c <USB_ReadInterrupts>
 800816c:	4603      	mov	r3, r0
 800816e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008172:	2b80      	cmp	r3, #128	@ 0x80
 8008174:	d123      	bne.n	80081be <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8008176:	6a3b      	ldr	r3, [r7, #32]
 8008178:	699b      	ldr	r3, [r3, #24]
 800817a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800817e:	6a3b      	ldr	r3, [r7, #32]
 8008180:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008182:	2301      	movs	r3, #1
 8008184:	627b      	str	r3, [r7, #36]	@ 0x24
 8008186:	e014      	b.n	80081b2 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8008188:	6879      	ldr	r1, [r7, #4]
 800818a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800818c:	4613      	mov	r3, r2
 800818e:	00db      	lsls	r3, r3, #3
 8008190:	4413      	add	r3, r2
 8008192:	009b      	lsls	r3, r3, #2
 8008194:	440b      	add	r3, r1
 8008196:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800819a:	781b      	ldrb	r3, [r3, #0]
 800819c:	2b01      	cmp	r3, #1
 800819e:	d105      	bne.n	80081ac <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80081a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a2:	b2db      	uxtb	r3, r3
 80081a4:	4619      	mov	r1, r3
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	f000 fb0a 	bl	80087c0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80081ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ae:	3301      	adds	r3, #1
 80081b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	791b      	ldrb	r3, [r3, #4]
 80081b6:	461a      	mov	r2, r3
 80081b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d3e4      	bcc.n	8008188 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4618      	mov	r0, r3
 80081c4:	f005 fed2 	bl	800df6c <USB_ReadInterrupts>
 80081c8:	4603      	mov	r3, r0
 80081ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80081ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80081d2:	d13c      	bne.n	800824e <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80081d4:	2301      	movs	r3, #1
 80081d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80081d8:	e02b      	b.n	8008232 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80081da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081dc:	015a      	lsls	r2, r3, #5
 80081de:	69fb      	ldr	r3, [r7, #28]
 80081e0:	4413      	add	r3, r2
 80081e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80081ea:	6879      	ldr	r1, [r7, #4]
 80081ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081ee:	4613      	mov	r3, r2
 80081f0:	00db      	lsls	r3, r3, #3
 80081f2:	4413      	add	r3, r2
 80081f4:	009b      	lsls	r3, r3, #2
 80081f6:	440b      	add	r3, r1
 80081f8:	3318      	adds	r3, #24
 80081fa:	781b      	ldrb	r3, [r3, #0]
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	d115      	bne.n	800822c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8008200:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008202:	2b00      	cmp	r3, #0
 8008204:	da12      	bge.n	800822c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8008206:	6879      	ldr	r1, [r7, #4]
 8008208:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800820a:	4613      	mov	r3, r2
 800820c:	00db      	lsls	r3, r3, #3
 800820e:	4413      	add	r3, r2
 8008210:	009b      	lsls	r3, r3, #2
 8008212:	440b      	add	r3, r1
 8008214:	3317      	adds	r3, #23
 8008216:	2201      	movs	r2, #1
 8008218:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800821a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800821c:	b2db      	uxtb	r3, r3
 800821e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008222:	b2db      	uxtb	r3, r3
 8008224:	4619      	mov	r1, r3
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f000 faca 	bl	80087c0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800822c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800822e:	3301      	adds	r3, #1
 8008230:	627b      	str	r3, [r7, #36]	@ 0x24
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	791b      	ldrb	r3, [r3, #4]
 8008236:	461a      	mov	r2, r3
 8008238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800823a:	4293      	cmp	r3, r2
 800823c:	d3cd      	bcc.n	80081da <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	695a      	ldr	r2, [r3, #20]
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800824c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4618      	mov	r0, r3
 8008254:	f005 fe8a 	bl	800df6c <USB_ReadInterrupts>
 8008258:	4603      	mov	r3, r0
 800825a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800825e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008262:	d156      	bne.n	8008312 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008264:	2301      	movs	r3, #1
 8008266:	627b      	str	r3, [r7, #36]	@ 0x24
 8008268:	e045      	b.n	80082f6 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800826a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800826c:	015a      	lsls	r2, r3, #5
 800826e:	69fb      	ldr	r3, [r7, #28]
 8008270:	4413      	add	r3, r2
 8008272:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800827a:	6879      	ldr	r1, [r7, #4]
 800827c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800827e:	4613      	mov	r3, r2
 8008280:	00db      	lsls	r3, r3, #3
 8008282:	4413      	add	r3, r2
 8008284:	009b      	lsls	r3, r3, #2
 8008286:	440b      	add	r3, r1
 8008288:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800828c:	781b      	ldrb	r3, [r3, #0]
 800828e:	2b01      	cmp	r3, #1
 8008290:	d12e      	bne.n	80082f0 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008292:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008294:	2b00      	cmp	r3, #0
 8008296:	da2b      	bge.n	80082f0 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8008298:	69bb      	ldr	r3, [r7, #24]
 800829a:	0c1a      	lsrs	r2, r3, #16
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80082a2:	4053      	eors	r3, r2
 80082a4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d121      	bne.n	80082f0 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80082ac:	6879      	ldr	r1, [r7, #4]
 80082ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082b0:	4613      	mov	r3, r2
 80082b2:	00db      	lsls	r3, r3, #3
 80082b4:	4413      	add	r3, r2
 80082b6:	009b      	lsls	r3, r3, #2
 80082b8:	440b      	add	r3, r1
 80082ba:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80082be:	2201      	movs	r2, #1
 80082c0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80082c2:	6a3b      	ldr	r3, [r7, #32]
 80082c4:	699b      	ldr	r3, [r3, #24]
 80082c6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80082ca:	6a3b      	ldr	r3, [r7, #32]
 80082cc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80082ce:	6a3b      	ldr	r3, [r7, #32]
 80082d0:	695b      	ldr	r3, [r3, #20]
 80082d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d10a      	bne.n	80082f0 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80082da:	69fb      	ldr	r3, [r7, #28]
 80082dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	69fa      	ldr	r2, [r7, #28]
 80082e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80082e8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80082ec:	6053      	str	r3, [r2, #4]
            break;
 80082ee:	e008      	b.n	8008302 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80082f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f2:	3301      	adds	r3, #1
 80082f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	791b      	ldrb	r3, [r3, #4]
 80082fa:	461a      	mov	r2, r3
 80082fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082fe:	4293      	cmp	r3, r2
 8008300:	d3b3      	bcc.n	800826a <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	695a      	ldr	r2, [r3, #20]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8008310:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4618      	mov	r0, r3
 8008318:	f005 fe28 	bl	800df6c <USB_ReadInterrupts>
 800831c:	4603      	mov	r3, r0
 800831e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008322:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008326:	d10a      	bne.n	800833e <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f008 fafd 	bl	8010928 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	695a      	ldr	r2, [r3, #20]
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800833c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4618      	mov	r0, r3
 8008344:	f005 fe12 	bl	800df6c <USB_ReadInterrupts>
 8008348:	4603      	mov	r3, r0
 800834a:	f003 0304 	and.w	r3, r3, #4
 800834e:	2b04      	cmp	r3, #4
 8008350:	d115      	bne.n	800837e <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	685b      	ldr	r3, [r3, #4]
 8008358:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800835a:	69bb      	ldr	r3, [r7, #24]
 800835c:	f003 0304 	and.w	r3, r3, #4
 8008360:	2b00      	cmp	r3, #0
 8008362:	d002      	beq.n	800836a <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	f008 faed 	bl	8010944 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	6859      	ldr	r1, [r3, #4]
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	69ba      	ldr	r2, [r7, #24]
 8008376:	430a      	orrs	r2, r1
 8008378:	605a      	str	r2, [r3, #4]
 800837a:	e000      	b.n	800837e <HAL_PCD_IRQHandler+0x93c>
      return;
 800837c:	bf00      	nop
    }
  }
}
 800837e:	3734      	adds	r7, #52	@ 0x34
 8008380:	46bd      	mov	sp, r7
 8008382:	bd90      	pop	{r4, r7, pc}

08008384 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b082      	sub	sp, #8
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
 800838c:	460b      	mov	r3, r1
 800838e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008396:	2b01      	cmp	r3, #1
 8008398:	d101      	bne.n	800839e <HAL_PCD_SetAddress+0x1a>
 800839a:	2302      	movs	r3, #2
 800839c:	e012      	b.n	80083c4 <HAL_PCD_SetAddress+0x40>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2201      	movs	r2, #1
 80083a2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	78fa      	ldrb	r2, [r7, #3]
 80083aa:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	78fa      	ldrb	r2, [r7, #3]
 80083b2:	4611      	mov	r1, r2
 80083b4:	4618      	mov	r0, r3
 80083b6:	f005 fd71 	bl	800de9c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2200      	movs	r2, #0
 80083be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80083c2:	2300      	movs	r3, #0
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	3708      	adds	r7, #8
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bd80      	pop	{r7, pc}

080083cc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b084      	sub	sp, #16
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
 80083d4:	4608      	mov	r0, r1
 80083d6:	4611      	mov	r1, r2
 80083d8:	461a      	mov	r2, r3
 80083da:	4603      	mov	r3, r0
 80083dc:	70fb      	strb	r3, [r7, #3]
 80083de:	460b      	mov	r3, r1
 80083e0:	803b      	strh	r3, [r7, #0]
 80083e2:	4613      	mov	r3, r2
 80083e4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80083e6:	2300      	movs	r3, #0
 80083e8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80083ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	da0f      	bge.n	8008412 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80083f2:	78fb      	ldrb	r3, [r7, #3]
 80083f4:	f003 020f 	and.w	r2, r3, #15
 80083f8:	4613      	mov	r3, r2
 80083fa:	00db      	lsls	r3, r3, #3
 80083fc:	4413      	add	r3, r2
 80083fe:	009b      	lsls	r3, r3, #2
 8008400:	3310      	adds	r3, #16
 8008402:	687a      	ldr	r2, [r7, #4]
 8008404:	4413      	add	r3, r2
 8008406:	3304      	adds	r3, #4
 8008408:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	2201      	movs	r2, #1
 800840e:	705a      	strb	r2, [r3, #1]
 8008410:	e00f      	b.n	8008432 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008412:	78fb      	ldrb	r3, [r7, #3]
 8008414:	f003 020f 	and.w	r2, r3, #15
 8008418:	4613      	mov	r3, r2
 800841a:	00db      	lsls	r3, r3, #3
 800841c:	4413      	add	r3, r2
 800841e:	009b      	lsls	r3, r3, #2
 8008420:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008424:	687a      	ldr	r2, [r7, #4]
 8008426:	4413      	add	r3, r2
 8008428:	3304      	adds	r3, #4
 800842a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	2200      	movs	r2, #0
 8008430:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008432:	78fb      	ldrb	r3, [r7, #3]
 8008434:	f003 030f 	and.w	r3, r3, #15
 8008438:	b2da      	uxtb	r2, r3
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800843e:	883b      	ldrh	r3, [r7, #0]
 8008440:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	78ba      	ldrb	r2, [r7, #2]
 800844c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	785b      	ldrb	r3, [r3, #1]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d004      	beq.n	8008460 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	781b      	ldrb	r3, [r3, #0]
 800845a:	461a      	mov	r2, r3
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008460:	78bb      	ldrb	r3, [r7, #2]
 8008462:	2b02      	cmp	r3, #2
 8008464:	d102      	bne.n	800846c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	2200      	movs	r2, #0
 800846a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008472:	2b01      	cmp	r3, #1
 8008474:	d101      	bne.n	800847a <HAL_PCD_EP_Open+0xae>
 8008476:	2302      	movs	r3, #2
 8008478:	e00e      	b.n	8008498 <HAL_PCD_EP_Open+0xcc>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2201      	movs	r2, #1
 800847e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	68f9      	ldr	r1, [r7, #12]
 8008488:	4618      	mov	r0, r3
 800848a:	f004 fef1 	bl	800d270 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2200      	movs	r2, #0
 8008492:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8008496:	7afb      	ldrb	r3, [r7, #11]
}
 8008498:	4618      	mov	r0, r3
 800849a:	3710      	adds	r7, #16
 800849c:	46bd      	mov	sp, r7
 800849e:	bd80      	pop	{r7, pc}

080084a0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b084      	sub	sp, #16
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
 80084a8:	460b      	mov	r3, r1
 80084aa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80084ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	da0f      	bge.n	80084d4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80084b4:	78fb      	ldrb	r3, [r7, #3]
 80084b6:	f003 020f 	and.w	r2, r3, #15
 80084ba:	4613      	mov	r3, r2
 80084bc:	00db      	lsls	r3, r3, #3
 80084be:	4413      	add	r3, r2
 80084c0:	009b      	lsls	r3, r3, #2
 80084c2:	3310      	adds	r3, #16
 80084c4:	687a      	ldr	r2, [r7, #4]
 80084c6:	4413      	add	r3, r2
 80084c8:	3304      	adds	r3, #4
 80084ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	2201      	movs	r2, #1
 80084d0:	705a      	strb	r2, [r3, #1]
 80084d2:	e00f      	b.n	80084f4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80084d4:	78fb      	ldrb	r3, [r7, #3]
 80084d6:	f003 020f 	and.w	r2, r3, #15
 80084da:	4613      	mov	r3, r2
 80084dc:	00db      	lsls	r3, r3, #3
 80084de:	4413      	add	r3, r2
 80084e0:	009b      	lsls	r3, r3, #2
 80084e2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80084e6:	687a      	ldr	r2, [r7, #4]
 80084e8:	4413      	add	r3, r2
 80084ea:	3304      	adds	r3, #4
 80084ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2200      	movs	r2, #0
 80084f2:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80084f4:	78fb      	ldrb	r3, [r7, #3]
 80084f6:	f003 030f 	and.w	r3, r3, #15
 80084fa:	b2da      	uxtb	r2, r3
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008506:	2b01      	cmp	r3, #1
 8008508:	d101      	bne.n	800850e <HAL_PCD_EP_Close+0x6e>
 800850a:	2302      	movs	r3, #2
 800850c:	e00e      	b.n	800852c <HAL_PCD_EP_Close+0x8c>
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	2201      	movs	r2, #1
 8008512:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	68f9      	ldr	r1, [r7, #12]
 800851c:	4618      	mov	r0, r3
 800851e:	f004 ff2f 	bl	800d380 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2200      	movs	r2, #0
 8008526:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800852a:	2300      	movs	r3, #0
}
 800852c:	4618      	mov	r0, r3
 800852e:	3710      	adds	r7, #16
 8008530:	46bd      	mov	sp, r7
 8008532:	bd80      	pop	{r7, pc}

08008534 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b086      	sub	sp, #24
 8008538:	af00      	add	r7, sp, #0
 800853a:	60f8      	str	r0, [r7, #12]
 800853c:	607a      	str	r2, [r7, #4]
 800853e:	603b      	str	r3, [r7, #0]
 8008540:	460b      	mov	r3, r1
 8008542:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008544:	7afb      	ldrb	r3, [r7, #11]
 8008546:	f003 020f 	and.w	r2, r3, #15
 800854a:	4613      	mov	r3, r2
 800854c:	00db      	lsls	r3, r3, #3
 800854e:	4413      	add	r3, r2
 8008550:	009b      	lsls	r3, r3, #2
 8008552:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008556:	68fa      	ldr	r2, [r7, #12]
 8008558:	4413      	add	r3, r2
 800855a:	3304      	adds	r3, #4
 800855c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	687a      	ldr	r2, [r7, #4]
 8008562:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	683a      	ldr	r2, [r7, #0]
 8008568:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800856a:	697b      	ldr	r3, [r7, #20]
 800856c:	2200      	movs	r2, #0
 800856e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	2200      	movs	r2, #0
 8008574:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008576:	7afb      	ldrb	r3, [r7, #11]
 8008578:	f003 030f 	and.w	r3, r3, #15
 800857c:	b2da      	uxtb	r2, r3
 800857e:	697b      	ldr	r3, [r7, #20]
 8008580:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	799b      	ldrb	r3, [r3, #6]
 8008586:	2b01      	cmp	r3, #1
 8008588:	d102      	bne.n	8008590 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800858a:	687a      	ldr	r2, [r7, #4]
 800858c:	697b      	ldr	r3, [r7, #20]
 800858e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	6818      	ldr	r0, [r3, #0]
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	799b      	ldrb	r3, [r3, #6]
 8008598:	461a      	mov	r2, r3
 800859a:	6979      	ldr	r1, [r7, #20]
 800859c:	f004 ffcc 	bl	800d538 <USB_EPStartXfer>

  return HAL_OK;
 80085a0:	2300      	movs	r3, #0
}
 80085a2:	4618      	mov	r0, r3
 80085a4:	3718      	adds	r7, #24
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bd80      	pop	{r7, pc}

080085aa <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80085aa:	b480      	push	{r7}
 80085ac:	b083      	sub	sp, #12
 80085ae:	af00      	add	r7, sp, #0
 80085b0:	6078      	str	r0, [r7, #4]
 80085b2:	460b      	mov	r3, r1
 80085b4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80085b6:	78fb      	ldrb	r3, [r7, #3]
 80085b8:	f003 020f 	and.w	r2, r3, #15
 80085bc:	6879      	ldr	r1, [r7, #4]
 80085be:	4613      	mov	r3, r2
 80085c0:	00db      	lsls	r3, r3, #3
 80085c2:	4413      	add	r3, r2
 80085c4:	009b      	lsls	r3, r3, #2
 80085c6:	440b      	add	r3, r1
 80085c8:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80085cc:	681b      	ldr	r3, [r3, #0]
}
 80085ce:	4618      	mov	r0, r3
 80085d0:	370c      	adds	r7, #12
 80085d2:	46bd      	mov	sp, r7
 80085d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d8:	4770      	bx	lr

080085da <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80085da:	b580      	push	{r7, lr}
 80085dc:	b086      	sub	sp, #24
 80085de:	af00      	add	r7, sp, #0
 80085e0:	60f8      	str	r0, [r7, #12]
 80085e2:	607a      	str	r2, [r7, #4]
 80085e4:	603b      	str	r3, [r7, #0]
 80085e6:	460b      	mov	r3, r1
 80085e8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80085ea:	7afb      	ldrb	r3, [r7, #11]
 80085ec:	f003 020f 	and.w	r2, r3, #15
 80085f0:	4613      	mov	r3, r2
 80085f2:	00db      	lsls	r3, r3, #3
 80085f4:	4413      	add	r3, r2
 80085f6:	009b      	lsls	r3, r3, #2
 80085f8:	3310      	adds	r3, #16
 80085fa:	68fa      	ldr	r2, [r7, #12]
 80085fc:	4413      	add	r3, r2
 80085fe:	3304      	adds	r3, #4
 8008600:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008602:	697b      	ldr	r3, [r7, #20]
 8008604:	687a      	ldr	r2, [r7, #4]
 8008606:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008608:	697b      	ldr	r3, [r7, #20]
 800860a:	683a      	ldr	r2, [r7, #0]
 800860c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800860e:	697b      	ldr	r3, [r7, #20]
 8008610:	2200      	movs	r2, #0
 8008612:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	2201      	movs	r2, #1
 8008618:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800861a:	7afb      	ldrb	r3, [r7, #11]
 800861c:	f003 030f 	and.w	r3, r3, #15
 8008620:	b2da      	uxtb	r2, r3
 8008622:	697b      	ldr	r3, [r7, #20]
 8008624:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	799b      	ldrb	r3, [r3, #6]
 800862a:	2b01      	cmp	r3, #1
 800862c:	d102      	bne.n	8008634 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800862e:	687a      	ldr	r2, [r7, #4]
 8008630:	697b      	ldr	r3, [r7, #20]
 8008632:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	6818      	ldr	r0, [r3, #0]
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	799b      	ldrb	r3, [r3, #6]
 800863c:	461a      	mov	r2, r3
 800863e:	6979      	ldr	r1, [r7, #20]
 8008640:	f004 ff7a 	bl	800d538 <USB_EPStartXfer>

  return HAL_OK;
 8008644:	2300      	movs	r3, #0
}
 8008646:	4618      	mov	r0, r3
 8008648:	3718      	adds	r7, #24
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}

0800864e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800864e:	b580      	push	{r7, lr}
 8008650:	b084      	sub	sp, #16
 8008652:	af00      	add	r7, sp, #0
 8008654:	6078      	str	r0, [r7, #4]
 8008656:	460b      	mov	r3, r1
 8008658:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800865a:	78fb      	ldrb	r3, [r7, #3]
 800865c:	f003 030f 	and.w	r3, r3, #15
 8008660:	687a      	ldr	r2, [r7, #4]
 8008662:	7912      	ldrb	r2, [r2, #4]
 8008664:	4293      	cmp	r3, r2
 8008666:	d901      	bls.n	800866c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008668:	2301      	movs	r3, #1
 800866a:	e04f      	b.n	800870c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800866c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008670:	2b00      	cmp	r3, #0
 8008672:	da0f      	bge.n	8008694 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008674:	78fb      	ldrb	r3, [r7, #3]
 8008676:	f003 020f 	and.w	r2, r3, #15
 800867a:	4613      	mov	r3, r2
 800867c:	00db      	lsls	r3, r3, #3
 800867e:	4413      	add	r3, r2
 8008680:	009b      	lsls	r3, r3, #2
 8008682:	3310      	adds	r3, #16
 8008684:	687a      	ldr	r2, [r7, #4]
 8008686:	4413      	add	r3, r2
 8008688:	3304      	adds	r3, #4
 800868a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	2201      	movs	r2, #1
 8008690:	705a      	strb	r2, [r3, #1]
 8008692:	e00d      	b.n	80086b0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008694:	78fa      	ldrb	r2, [r7, #3]
 8008696:	4613      	mov	r3, r2
 8008698:	00db      	lsls	r3, r3, #3
 800869a:	4413      	add	r3, r2
 800869c:	009b      	lsls	r3, r3, #2
 800869e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80086a2:	687a      	ldr	r2, [r7, #4]
 80086a4:	4413      	add	r3, r2
 80086a6:	3304      	adds	r3, #4
 80086a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	2200      	movs	r2, #0
 80086ae:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	2201      	movs	r2, #1
 80086b4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80086b6:	78fb      	ldrb	r3, [r7, #3]
 80086b8:	f003 030f 	and.w	r3, r3, #15
 80086bc:	b2da      	uxtb	r2, r3
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80086c8:	2b01      	cmp	r3, #1
 80086ca:	d101      	bne.n	80086d0 <HAL_PCD_EP_SetStall+0x82>
 80086cc:	2302      	movs	r3, #2
 80086ce:	e01d      	b.n	800870c <HAL_PCD_EP_SetStall+0xbe>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2201      	movs	r2, #1
 80086d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	68f9      	ldr	r1, [r7, #12]
 80086de:	4618      	mov	r0, r3
 80086e0:	f005 fb08 	bl	800dcf4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80086e4:	78fb      	ldrb	r3, [r7, #3]
 80086e6:	f003 030f 	and.w	r3, r3, #15
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d109      	bne.n	8008702 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6818      	ldr	r0, [r3, #0]
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	7999      	ldrb	r1, [r3, #6]
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80086fc:	461a      	mov	r2, r3
 80086fe:	f005 fcf9 	bl	800e0f4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2200      	movs	r2, #0
 8008706:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800870a:	2300      	movs	r3, #0
}
 800870c:	4618      	mov	r0, r3
 800870e:	3710      	adds	r7, #16
 8008710:	46bd      	mov	sp, r7
 8008712:	bd80      	pop	{r7, pc}

08008714 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008714:	b580      	push	{r7, lr}
 8008716:	b084      	sub	sp, #16
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
 800871c:	460b      	mov	r3, r1
 800871e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008720:	78fb      	ldrb	r3, [r7, #3]
 8008722:	f003 030f 	and.w	r3, r3, #15
 8008726:	687a      	ldr	r2, [r7, #4]
 8008728:	7912      	ldrb	r2, [r2, #4]
 800872a:	4293      	cmp	r3, r2
 800872c:	d901      	bls.n	8008732 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800872e:	2301      	movs	r3, #1
 8008730:	e042      	b.n	80087b8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008732:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008736:	2b00      	cmp	r3, #0
 8008738:	da0f      	bge.n	800875a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800873a:	78fb      	ldrb	r3, [r7, #3]
 800873c:	f003 020f 	and.w	r2, r3, #15
 8008740:	4613      	mov	r3, r2
 8008742:	00db      	lsls	r3, r3, #3
 8008744:	4413      	add	r3, r2
 8008746:	009b      	lsls	r3, r3, #2
 8008748:	3310      	adds	r3, #16
 800874a:	687a      	ldr	r2, [r7, #4]
 800874c:	4413      	add	r3, r2
 800874e:	3304      	adds	r3, #4
 8008750:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	2201      	movs	r2, #1
 8008756:	705a      	strb	r2, [r3, #1]
 8008758:	e00f      	b.n	800877a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800875a:	78fb      	ldrb	r3, [r7, #3]
 800875c:	f003 020f 	and.w	r2, r3, #15
 8008760:	4613      	mov	r3, r2
 8008762:	00db      	lsls	r3, r3, #3
 8008764:	4413      	add	r3, r2
 8008766:	009b      	lsls	r3, r3, #2
 8008768:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800876c:	687a      	ldr	r2, [r7, #4]
 800876e:	4413      	add	r3, r2
 8008770:	3304      	adds	r3, #4
 8008772:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	2200      	movs	r2, #0
 8008778:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	2200      	movs	r2, #0
 800877e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008780:	78fb      	ldrb	r3, [r7, #3]
 8008782:	f003 030f 	and.w	r3, r3, #15
 8008786:	b2da      	uxtb	r2, r3
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008792:	2b01      	cmp	r3, #1
 8008794:	d101      	bne.n	800879a <HAL_PCD_EP_ClrStall+0x86>
 8008796:	2302      	movs	r3, #2
 8008798:	e00e      	b.n	80087b8 <HAL_PCD_EP_ClrStall+0xa4>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2201      	movs	r2, #1
 800879e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	68f9      	ldr	r1, [r7, #12]
 80087a8:	4618      	mov	r0, r3
 80087aa:	f005 fb11 	bl	800ddd0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2200      	movs	r2, #0
 80087b2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80087b6:	2300      	movs	r3, #0
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	3710      	adds	r7, #16
 80087bc:	46bd      	mov	sp, r7
 80087be:	bd80      	pop	{r7, pc}

080087c0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b084      	sub	sp, #16
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
 80087c8:	460b      	mov	r3, r1
 80087ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80087cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	da0c      	bge.n	80087ee <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80087d4:	78fb      	ldrb	r3, [r7, #3]
 80087d6:	f003 020f 	and.w	r2, r3, #15
 80087da:	4613      	mov	r3, r2
 80087dc:	00db      	lsls	r3, r3, #3
 80087de:	4413      	add	r3, r2
 80087e0:	009b      	lsls	r3, r3, #2
 80087e2:	3310      	adds	r3, #16
 80087e4:	687a      	ldr	r2, [r7, #4]
 80087e6:	4413      	add	r3, r2
 80087e8:	3304      	adds	r3, #4
 80087ea:	60fb      	str	r3, [r7, #12]
 80087ec:	e00c      	b.n	8008808 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80087ee:	78fb      	ldrb	r3, [r7, #3]
 80087f0:	f003 020f 	and.w	r2, r3, #15
 80087f4:	4613      	mov	r3, r2
 80087f6:	00db      	lsls	r3, r3, #3
 80087f8:	4413      	add	r3, r2
 80087fa:	009b      	lsls	r3, r3, #2
 80087fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008800:	687a      	ldr	r2, [r7, #4]
 8008802:	4413      	add	r3, r2
 8008804:	3304      	adds	r3, #4
 8008806:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	68f9      	ldr	r1, [r7, #12]
 800880e:	4618      	mov	r0, r3
 8008810:	f005 f930 	bl	800da74 <USB_EPStopXfer>
 8008814:	4603      	mov	r3, r0
 8008816:	72fb      	strb	r3, [r7, #11]

  return ret;
 8008818:	7afb      	ldrb	r3, [r7, #11]
}
 800881a:	4618      	mov	r0, r3
 800881c:	3710      	adds	r7, #16
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}

08008822 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008822:	b580      	push	{r7, lr}
 8008824:	b08a      	sub	sp, #40	@ 0x28
 8008826:	af02      	add	r7, sp, #8
 8008828:	6078      	str	r0, [r7, #4]
 800882a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8008836:	683a      	ldr	r2, [r7, #0]
 8008838:	4613      	mov	r3, r2
 800883a:	00db      	lsls	r3, r3, #3
 800883c:	4413      	add	r3, r2
 800883e:	009b      	lsls	r3, r3, #2
 8008840:	3310      	adds	r3, #16
 8008842:	687a      	ldr	r2, [r7, #4]
 8008844:	4413      	add	r3, r2
 8008846:	3304      	adds	r3, #4
 8008848:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	695a      	ldr	r2, [r3, #20]
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	691b      	ldr	r3, [r3, #16]
 8008852:	429a      	cmp	r2, r3
 8008854:	d901      	bls.n	800885a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8008856:	2301      	movs	r3, #1
 8008858:	e06b      	b.n	8008932 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	691a      	ldr	r2, [r3, #16]
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	695b      	ldr	r3, [r3, #20]
 8008862:	1ad3      	subs	r3, r2, r3
 8008864:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	689b      	ldr	r3, [r3, #8]
 800886a:	69fa      	ldr	r2, [r7, #28]
 800886c:	429a      	cmp	r2, r3
 800886e:	d902      	bls.n	8008876 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	689b      	ldr	r3, [r3, #8]
 8008874:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8008876:	69fb      	ldr	r3, [r7, #28]
 8008878:	3303      	adds	r3, #3
 800887a:	089b      	lsrs	r3, r3, #2
 800887c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800887e:	e02a      	b.n	80088d6 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	691a      	ldr	r2, [r3, #16]
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	695b      	ldr	r3, [r3, #20]
 8008888:	1ad3      	subs	r3, r2, r3
 800888a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	689b      	ldr	r3, [r3, #8]
 8008890:	69fa      	ldr	r2, [r7, #28]
 8008892:	429a      	cmp	r2, r3
 8008894:	d902      	bls.n	800889c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	689b      	ldr	r3, [r3, #8]
 800889a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800889c:	69fb      	ldr	r3, [r7, #28]
 800889e:	3303      	adds	r3, #3
 80088a0:	089b      	lsrs	r3, r3, #2
 80088a2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	68d9      	ldr	r1, [r3, #12]
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	b2da      	uxtb	r2, r3
 80088ac:	69fb      	ldr	r3, [r7, #28]
 80088ae:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80088b4:	9300      	str	r3, [sp, #0]
 80088b6:	4603      	mov	r3, r0
 80088b8:	6978      	ldr	r0, [r7, #20]
 80088ba:	f005 f985 	bl	800dbc8 <USB_WritePacket>

    ep->xfer_buff  += len;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	68da      	ldr	r2, [r3, #12]
 80088c2:	69fb      	ldr	r3, [r7, #28]
 80088c4:	441a      	add	r2, r3
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	695a      	ldr	r2, [r3, #20]
 80088ce:	69fb      	ldr	r3, [r7, #28]
 80088d0:	441a      	add	r2, r3
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	015a      	lsls	r2, r3, #5
 80088da:	693b      	ldr	r3, [r7, #16]
 80088dc:	4413      	add	r3, r2
 80088de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088e2:	699b      	ldr	r3, [r3, #24]
 80088e4:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80088e6:	69ba      	ldr	r2, [r7, #24]
 80088e8:	429a      	cmp	r2, r3
 80088ea:	d809      	bhi.n	8008900 <PCD_WriteEmptyTxFifo+0xde>
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	695a      	ldr	r2, [r3, #20]
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80088f4:	429a      	cmp	r2, r3
 80088f6:	d203      	bcs.n	8008900 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	691b      	ldr	r3, [r3, #16]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d1bf      	bne.n	8008880 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	691a      	ldr	r2, [r3, #16]
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	695b      	ldr	r3, [r3, #20]
 8008908:	429a      	cmp	r2, r3
 800890a:	d811      	bhi.n	8008930 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	f003 030f 	and.w	r3, r3, #15
 8008912:	2201      	movs	r2, #1
 8008914:	fa02 f303 	lsl.w	r3, r2, r3
 8008918:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800891a:	693b      	ldr	r3, [r7, #16]
 800891c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008920:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	43db      	mvns	r3, r3
 8008926:	6939      	ldr	r1, [r7, #16]
 8008928:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800892c:	4013      	ands	r3, r2
 800892e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8008930:	2300      	movs	r3, #0
}
 8008932:	4618      	mov	r0, r3
 8008934:	3720      	adds	r7, #32
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}
	...

0800893c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b088      	sub	sp, #32
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
 8008944:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800894c:	69fb      	ldr	r3, [r7, #28]
 800894e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008950:	69fb      	ldr	r3, [r7, #28]
 8008952:	333c      	adds	r3, #60	@ 0x3c
 8008954:	3304      	adds	r3, #4
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	015a      	lsls	r2, r3, #5
 800895e:	69bb      	ldr	r3, [r7, #24]
 8008960:	4413      	add	r3, r2
 8008962:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008966:	689b      	ldr	r3, [r3, #8]
 8008968:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	799b      	ldrb	r3, [r3, #6]
 800896e:	2b01      	cmp	r3, #1
 8008970:	d17b      	bne.n	8008a6a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8008972:	693b      	ldr	r3, [r7, #16]
 8008974:	f003 0308 	and.w	r3, r3, #8
 8008978:	2b00      	cmp	r3, #0
 800897a:	d015      	beq.n	80089a8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800897c:	697b      	ldr	r3, [r7, #20]
 800897e:	4a61      	ldr	r2, [pc, #388]	@ (8008b04 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8008980:	4293      	cmp	r3, r2
 8008982:	f240 80b9 	bls.w	8008af8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800898c:	2b00      	cmp	r3, #0
 800898e:	f000 80b3 	beq.w	8008af8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	015a      	lsls	r2, r3, #5
 8008996:	69bb      	ldr	r3, [r7, #24]
 8008998:	4413      	add	r3, r2
 800899a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800899e:	461a      	mov	r2, r3
 80089a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80089a4:	6093      	str	r3, [r2, #8]
 80089a6:	e0a7      	b.n	8008af8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	f003 0320 	and.w	r3, r3, #32
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d009      	beq.n	80089c6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	015a      	lsls	r2, r3, #5
 80089b6:	69bb      	ldr	r3, [r7, #24]
 80089b8:	4413      	add	r3, r2
 80089ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089be:	461a      	mov	r2, r3
 80089c0:	2320      	movs	r3, #32
 80089c2:	6093      	str	r3, [r2, #8]
 80089c4:	e098      	b.n	8008af8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80089c6:	693b      	ldr	r3, [r7, #16]
 80089c8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	f040 8093 	bne.w	8008af8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80089d2:	697b      	ldr	r3, [r7, #20]
 80089d4:	4a4b      	ldr	r2, [pc, #300]	@ (8008b04 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d90f      	bls.n	80089fa <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d00a      	beq.n	80089fa <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	015a      	lsls	r2, r3, #5
 80089e8:	69bb      	ldr	r3, [r7, #24]
 80089ea:	4413      	add	r3, r2
 80089ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089f0:	461a      	mov	r2, r3
 80089f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80089f6:	6093      	str	r3, [r2, #8]
 80089f8:	e07e      	b.n	8008af8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80089fa:	683a      	ldr	r2, [r7, #0]
 80089fc:	4613      	mov	r3, r2
 80089fe:	00db      	lsls	r3, r3, #3
 8008a00:	4413      	add	r3, r2
 8008a02:	009b      	lsls	r3, r3, #2
 8008a04:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008a08:	687a      	ldr	r2, [r7, #4]
 8008a0a:	4413      	add	r3, r2
 8008a0c:	3304      	adds	r3, #4
 8008a0e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	6a1a      	ldr	r2, [r3, #32]
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	0159      	lsls	r1, r3, #5
 8008a18:	69bb      	ldr	r3, [r7, #24]
 8008a1a:	440b      	add	r3, r1
 8008a1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a20:	691b      	ldr	r3, [r3, #16]
 8008a22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a26:	1ad2      	subs	r2, r2, r3
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d114      	bne.n	8008a5c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	691b      	ldr	r3, [r3, #16]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d109      	bne.n	8008a4e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6818      	ldr	r0, [r3, #0]
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008a44:	461a      	mov	r2, r3
 8008a46:	2101      	movs	r1, #1
 8008a48:	f005 fb54 	bl	800e0f4 <USB_EP0_OutStart>
 8008a4c:	e006      	b.n	8008a5c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	68da      	ldr	r2, [r3, #12]
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	695b      	ldr	r3, [r3, #20]
 8008a56:	441a      	add	r2, r3
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	b2db      	uxtb	r3, r3
 8008a60:	4619      	mov	r1, r3
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f007 fe9c 	bl	80107a0 <HAL_PCD_DataOutStageCallback>
 8008a68:	e046      	b.n	8008af8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8008a6a:	697b      	ldr	r3, [r7, #20]
 8008a6c:	4a26      	ldr	r2, [pc, #152]	@ (8008b08 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d124      	bne.n	8008abc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8008a72:	693b      	ldr	r3, [r7, #16]
 8008a74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d00a      	beq.n	8008a92 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	015a      	lsls	r2, r3, #5
 8008a80:	69bb      	ldr	r3, [r7, #24]
 8008a82:	4413      	add	r3, r2
 8008a84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a88:	461a      	mov	r2, r3
 8008a8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a8e:	6093      	str	r3, [r2, #8]
 8008a90:	e032      	b.n	8008af8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008a92:	693b      	ldr	r3, [r7, #16]
 8008a94:	f003 0320 	and.w	r3, r3, #32
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d008      	beq.n	8008aae <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	015a      	lsls	r2, r3, #5
 8008aa0:	69bb      	ldr	r3, [r7, #24]
 8008aa2:	4413      	add	r3, r2
 8008aa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008aa8:	461a      	mov	r2, r3
 8008aaa:	2320      	movs	r3, #32
 8008aac:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	b2db      	uxtb	r3, r3
 8008ab2:	4619      	mov	r1, r3
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f007 fe73 	bl	80107a0 <HAL_PCD_DataOutStageCallback>
 8008aba:	e01d      	b.n	8008af8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d114      	bne.n	8008aec <PCD_EP_OutXfrComplete_int+0x1b0>
 8008ac2:	6879      	ldr	r1, [r7, #4]
 8008ac4:	683a      	ldr	r2, [r7, #0]
 8008ac6:	4613      	mov	r3, r2
 8008ac8:	00db      	lsls	r3, r3, #3
 8008aca:	4413      	add	r3, r2
 8008acc:	009b      	lsls	r3, r3, #2
 8008ace:	440b      	add	r3, r1
 8008ad0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d108      	bne.n	8008aec <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6818      	ldr	r0, [r3, #0]
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008ae4:	461a      	mov	r2, r3
 8008ae6:	2100      	movs	r1, #0
 8008ae8:	f005 fb04 	bl	800e0f4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	b2db      	uxtb	r3, r3
 8008af0:	4619      	mov	r1, r3
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f007 fe54 	bl	80107a0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8008af8:	2300      	movs	r3, #0
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3720      	adds	r7, #32
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}
 8008b02:	bf00      	nop
 8008b04:	4f54300a 	.word	0x4f54300a
 8008b08:	4f54310a 	.word	0x4f54310a

08008b0c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b086      	sub	sp, #24
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b1c:	697b      	ldr	r3, [r7, #20]
 8008b1e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008b20:	697b      	ldr	r3, [r7, #20]
 8008b22:	333c      	adds	r3, #60	@ 0x3c
 8008b24:	3304      	adds	r3, #4
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	015a      	lsls	r2, r3, #5
 8008b2e:	693b      	ldr	r3, [r7, #16]
 8008b30:	4413      	add	r3, r2
 8008b32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b36:	689b      	ldr	r3, [r3, #8]
 8008b38:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	4a15      	ldr	r2, [pc, #84]	@ (8008b94 <PCD_EP_OutSetupPacket_int+0x88>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d90e      	bls.n	8008b60 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d009      	beq.n	8008b60 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	015a      	lsls	r2, r3, #5
 8008b50:	693b      	ldr	r3, [r7, #16]
 8008b52:	4413      	add	r3, r2
 8008b54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b58:	461a      	mov	r2, r3
 8008b5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b5e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f007 fe0b 	bl	801077c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	4a0a      	ldr	r2, [pc, #40]	@ (8008b94 <PCD_EP_OutSetupPacket_int+0x88>)
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d90c      	bls.n	8008b88 <PCD_EP_OutSetupPacket_int+0x7c>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	799b      	ldrb	r3, [r3, #6]
 8008b72:	2b01      	cmp	r3, #1
 8008b74:	d108      	bne.n	8008b88 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6818      	ldr	r0, [r3, #0]
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008b80:	461a      	mov	r2, r3
 8008b82:	2101      	movs	r1, #1
 8008b84:	f005 fab6 	bl	800e0f4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8008b88:	2300      	movs	r3, #0
}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	3718      	adds	r7, #24
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bd80      	pop	{r7, pc}
 8008b92:	bf00      	nop
 8008b94:	4f54300a 	.word	0x4f54300a

08008b98 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b085      	sub	sp, #20
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
 8008ba0:	460b      	mov	r3, r1
 8008ba2:	70fb      	strb	r3, [r7, #3]
 8008ba4:	4613      	mov	r3, r2
 8008ba6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bae:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8008bb0:	78fb      	ldrb	r3, [r7, #3]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d107      	bne.n	8008bc6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8008bb6:	883b      	ldrh	r3, [r7, #0]
 8008bb8:	0419      	lsls	r1, r3, #16
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	68ba      	ldr	r2, [r7, #8]
 8008bc0:	430a      	orrs	r2, r1
 8008bc2:	629a      	str	r2, [r3, #40]	@ 0x28
 8008bc4:	e028      	b.n	8008c18 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bcc:	0c1b      	lsrs	r3, r3, #16
 8008bce:	68ba      	ldr	r2, [r7, #8]
 8008bd0:	4413      	add	r3, r2
 8008bd2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	73fb      	strb	r3, [r7, #15]
 8008bd8:	e00d      	b.n	8008bf6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681a      	ldr	r2, [r3, #0]
 8008bde:	7bfb      	ldrb	r3, [r7, #15]
 8008be0:	3340      	adds	r3, #64	@ 0x40
 8008be2:	009b      	lsls	r3, r3, #2
 8008be4:	4413      	add	r3, r2
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	0c1b      	lsrs	r3, r3, #16
 8008bea:	68ba      	ldr	r2, [r7, #8]
 8008bec:	4413      	add	r3, r2
 8008bee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008bf0:	7bfb      	ldrb	r3, [r7, #15]
 8008bf2:	3301      	adds	r3, #1
 8008bf4:	73fb      	strb	r3, [r7, #15]
 8008bf6:	7bfa      	ldrb	r2, [r7, #15]
 8008bf8:	78fb      	ldrb	r3, [r7, #3]
 8008bfa:	3b01      	subs	r3, #1
 8008bfc:	429a      	cmp	r2, r3
 8008bfe:	d3ec      	bcc.n	8008bda <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8008c00:	883b      	ldrh	r3, [r7, #0]
 8008c02:	0418      	lsls	r0, r3, #16
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6819      	ldr	r1, [r3, #0]
 8008c08:	78fb      	ldrb	r3, [r7, #3]
 8008c0a:	3b01      	subs	r3, #1
 8008c0c:	68ba      	ldr	r2, [r7, #8]
 8008c0e:	4302      	orrs	r2, r0
 8008c10:	3340      	adds	r3, #64	@ 0x40
 8008c12:	009b      	lsls	r3, r3, #2
 8008c14:	440b      	add	r3, r1
 8008c16:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8008c18:	2300      	movs	r3, #0
}
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	3714      	adds	r7, #20
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c24:	4770      	bx	lr

08008c26 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8008c26:	b480      	push	{r7}
 8008c28:	b083      	sub	sp, #12
 8008c2a:	af00      	add	r7, sp, #0
 8008c2c:	6078      	str	r0, [r7, #4]
 8008c2e:	460b      	mov	r3, r1
 8008c30:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	887a      	ldrh	r2, [r7, #2]
 8008c38:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008c3a:	2300      	movs	r3, #0
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	370c      	adds	r7, #12
 8008c40:	46bd      	mov	sp, r7
 8008c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c46:	4770      	bx	lr

08008c48 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b083      	sub	sp, #12
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
 8008c50:	460b      	mov	r3, r1
 8008c52:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8008c54:	bf00      	nop
 8008c56:	370c      	adds	r7, #12
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5e:	4770      	bx	lr

08008c60 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b086      	sub	sp, #24
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d101      	bne.n	8008c72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008c6e:	2301      	movs	r3, #1
 8008c70:	e267      	b.n	8009142 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f003 0301 	and.w	r3, r3, #1
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d075      	beq.n	8008d6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008c7e:	4b88      	ldr	r3, [pc, #544]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008c80:	689b      	ldr	r3, [r3, #8]
 8008c82:	f003 030c 	and.w	r3, r3, #12
 8008c86:	2b04      	cmp	r3, #4
 8008c88:	d00c      	beq.n	8008ca4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008c8a:	4b85      	ldr	r3, [pc, #532]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008c8c:	689b      	ldr	r3, [r3, #8]
 8008c8e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008c92:	2b08      	cmp	r3, #8
 8008c94:	d112      	bne.n	8008cbc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008c96:	4b82      	ldr	r3, [pc, #520]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008c98:	685b      	ldr	r3, [r3, #4]
 8008c9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008c9e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008ca2:	d10b      	bne.n	8008cbc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ca4:	4b7e      	ldr	r3, [pc, #504]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d05b      	beq.n	8008d68 <HAL_RCC_OscConfig+0x108>
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d157      	bne.n	8008d68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008cb8:	2301      	movs	r3, #1
 8008cba:	e242      	b.n	8009142 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008cc4:	d106      	bne.n	8008cd4 <HAL_RCC_OscConfig+0x74>
 8008cc6:	4b76      	ldr	r3, [pc, #472]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	4a75      	ldr	r2, [pc, #468]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008ccc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008cd0:	6013      	str	r3, [r2, #0]
 8008cd2:	e01d      	b.n	8008d10 <HAL_RCC_OscConfig+0xb0>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008cdc:	d10c      	bne.n	8008cf8 <HAL_RCC_OscConfig+0x98>
 8008cde:	4b70      	ldr	r3, [pc, #448]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	4a6f      	ldr	r2, [pc, #444]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008ce4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008ce8:	6013      	str	r3, [r2, #0]
 8008cea:	4b6d      	ldr	r3, [pc, #436]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	4a6c      	ldr	r2, [pc, #432]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008cf0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008cf4:	6013      	str	r3, [r2, #0]
 8008cf6:	e00b      	b.n	8008d10 <HAL_RCC_OscConfig+0xb0>
 8008cf8:	4b69      	ldr	r3, [pc, #420]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	4a68      	ldr	r2, [pc, #416]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008cfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008d02:	6013      	str	r3, [r2, #0]
 8008d04:	4b66      	ldr	r3, [pc, #408]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a65      	ldr	r2, [pc, #404]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008d0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008d0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	685b      	ldr	r3, [r3, #4]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d013      	beq.n	8008d40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d18:	f7fd f926 	bl	8005f68 <HAL_GetTick>
 8008d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008d1e:	e008      	b.n	8008d32 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008d20:	f7fd f922 	bl	8005f68 <HAL_GetTick>
 8008d24:	4602      	mov	r2, r0
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	1ad3      	subs	r3, r2, r3
 8008d2a:	2b64      	cmp	r3, #100	@ 0x64
 8008d2c:	d901      	bls.n	8008d32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008d2e:	2303      	movs	r3, #3
 8008d30:	e207      	b.n	8009142 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008d32:	4b5b      	ldr	r3, [pc, #364]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d0f0      	beq.n	8008d20 <HAL_RCC_OscConfig+0xc0>
 8008d3e:	e014      	b.n	8008d6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d40:	f7fd f912 	bl	8005f68 <HAL_GetTick>
 8008d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008d46:	e008      	b.n	8008d5a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008d48:	f7fd f90e 	bl	8005f68 <HAL_GetTick>
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	1ad3      	subs	r3, r2, r3
 8008d52:	2b64      	cmp	r3, #100	@ 0x64
 8008d54:	d901      	bls.n	8008d5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008d56:	2303      	movs	r3, #3
 8008d58:	e1f3      	b.n	8009142 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008d5a:	4b51      	ldr	r3, [pc, #324]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d1f0      	bne.n	8008d48 <HAL_RCC_OscConfig+0xe8>
 8008d66:	e000      	b.n	8008d6a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008d68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f003 0302 	and.w	r3, r3, #2
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d063      	beq.n	8008e3e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008d76:	4b4a      	ldr	r3, [pc, #296]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008d78:	689b      	ldr	r3, [r3, #8]
 8008d7a:	f003 030c 	and.w	r3, r3, #12
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d00b      	beq.n	8008d9a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008d82:	4b47      	ldr	r3, [pc, #284]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008d84:	689b      	ldr	r3, [r3, #8]
 8008d86:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008d8a:	2b08      	cmp	r3, #8
 8008d8c:	d11c      	bne.n	8008dc8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008d8e:	4b44      	ldr	r3, [pc, #272]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008d90:	685b      	ldr	r3, [r3, #4]
 8008d92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d116      	bne.n	8008dc8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008d9a:	4b41      	ldr	r3, [pc, #260]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f003 0302 	and.w	r3, r3, #2
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d005      	beq.n	8008db2 <HAL_RCC_OscConfig+0x152>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	68db      	ldr	r3, [r3, #12]
 8008daa:	2b01      	cmp	r3, #1
 8008dac:	d001      	beq.n	8008db2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008dae:	2301      	movs	r3, #1
 8008db0:	e1c7      	b.n	8009142 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008db2:	4b3b      	ldr	r3, [pc, #236]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	691b      	ldr	r3, [r3, #16]
 8008dbe:	00db      	lsls	r3, r3, #3
 8008dc0:	4937      	ldr	r1, [pc, #220]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008dc6:	e03a      	b.n	8008e3e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	68db      	ldr	r3, [r3, #12]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d020      	beq.n	8008e12 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008dd0:	4b34      	ldr	r3, [pc, #208]	@ (8008ea4 <HAL_RCC_OscConfig+0x244>)
 8008dd2:	2201      	movs	r2, #1
 8008dd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008dd6:	f7fd f8c7 	bl	8005f68 <HAL_GetTick>
 8008dda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008ddc:	e008      	b.n	8008df0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008dde:	f7fd f8c3 	bl	8005f68 <HAL_GetTick>
 8008de2:	4602      	mov	r2, r0
 8008de4:	693b      	ldr	r3, [r7, #16]
 8008de6:	1ad3      	subs	r3, r2, r3
 8008de8:	2b02      	cmp	r3, #2
 8008dea:	d901      	bls.n	8008df0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008dec:	2303      	movs	r3, #3
 8008dee:	e1a8      	b.n	8009142 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008df0:	4b2b      	ldr	r3, [pc, #172]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f003 0302 	and.w	r3, r3, #2
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d0f0      	beq.n	8008dde <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008dfc:	4b28      	ldr	r3, [pc, #160]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	691b      	ldr	r3, [r3, #16]
 8008e08:	00db      	lsls	r3, r3, #3
 8008e0a:	4925      	ldr	r1, [pc, #148]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	600b      	str	r3, [r1, #0]
 8008e10:	e015      	b.n	8008e3e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008e12:	4b24      	ldr	r3, [pc, #144]	@ (8008ea4 <HAL_RCC_OscConfig+0x244>)
 8008e14:	2200      	movs	r2, #0
 8008e16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e18:	f7fd f8a6 	bl	8005f68 <HAL_GetTick>
 8008e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008e1e:	e008      	b.n	8008e32 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008e20:	f7fd f8a2 	bl	8005f68 <HAL_GetTick>
 8008e24:	4602      	mov	r2, r0
 8008e26:	693b      	ldr	r3, [r7, #16]
 8008e28:	1ad3      	subs	r3, r2, r3
 8008e2a:	2b02      	cmp	r3, #2
 8008e2c:	d901      	bls.n	8008e32 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008e2e:	2303      	movs	r3, #3
 8008e30:	e187      	b.n	8009142 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008e32:	4b1b      	ldr	r3, [pc, #108]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f003 0302 	and.w	r3, r3, #2
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d1f0      	bne.n	8008e20 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f003 0308 	and.w	r3, r3, #8
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d036      	beq.n	8008eb8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	695b      	ldr	r3, [r3, #20]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d016      	beq.n	8008e80 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008e52:	4b15      	ldr	r3, [pc, #84]	@ (8008ea8 <HAL_RCC_OscConfig+0x248>)
 8008e54:	2201      	movs	r2, #1
 8008e56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e58:	f7fd f886 	bl	8005f68 <HAL_GetTick>
 8008e5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008e5e:	e008      	b.n	8008e72 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008e60:	f7fd f882 	bl	8005f68 <HAL_GetTick>
 8008e64:	4602      	mov	r2, r0
 8008e66:	693b      	ldr	r3, [r7, #16]
 8008e68:	1ad3      	subs	r3, r2, r3
 8008e6a:	2b02      	cmp	r3, #2
 8008e6c:	d901      	bls.n	8008e72 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008e6e:	2303      	movs	r3, #3
 8008e70:	e167      	b.n	8009142 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008e72:	4b0b      	ldr	r3, [pc, #44]	@ (8008ea0 <HAL_RCC_OscConfig+0x240>)
 8008e74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008e76:	f003 0302 	and.w	r3, r3, #2
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d0f0      	beq.n	8008e60 <HAL_RCC_OscConfig+0x200>
 8008e7e:	e01b      	b.n	8008eb8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008e80:	4b09      	ldr	r3, [pc, #36]	@ (8008ea8 <HAL_RCC_OscConfig+0x248>)
 8008e82:	2200      	movs	r2, #0
 8008e84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008e86:	f7fd f86f 	bl	8005f68 <HAL_GetTick>
 8008e8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008e8c:	e00e      	b.n	8008eac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008e8e:	f7fd f86b 	bl	8005f68 <HAL_GetTick>
 8008e92:	4602      	mov	r2, r0
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	1ad3      	subs	r3, r2, r3
 8008e98:	2b02      	cmp	r3, #2
 8008e9a:	d907      	bls.n	8008eac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008e9c:	2303      	movs	r3, #3
 8008e9e:	e150      	b.n	8009142 <HAL_RCC_OscConfig+0x4e2>
 8008ea0:	40023800 	.word	0x40023800
 8008ea4:	42470000 	.word	0x42470000
 8008ea8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008eac:	4b88      	ldr	r3, [pc, #544]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8008eae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008eb0:	f003 0302 	and.w	r3, r3, #2
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d1ea      	bne.n	8008e8e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	f003 0304 	and.w	r3, r3, #4
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	f000 8097 	beq.w	8008ff4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008eca:	4b81      	ldr	r3, [pc, #516]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8008ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ece:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d10f      	bne.n	8008ef6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	60bb      	str	r3, [r7, #8]
 8008eda:	4b7d      	ldr	r3, [pc, #500]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8008edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ede:	4a7c      	ldr	r2, [pc, #496]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8008ee0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008ee4:	6413      	str	r3, [r2, #64]	@ 0x40
 8008ee6:	4b7a      	ldr	r3, [pc, #488]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8008ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008eea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008eee:	60bb      	str	r3, [r7, #8]
 8008ef0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008ef6:	4b77      	ldr	r3, [pc, #476]	@ (80090d4 <HAL_RCC_OscConfig+0x474>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d118      	bne.n	8008f34 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008f02:	4b74      	ldr	r3, [pc, #464]	@ (80090d4 <HAL_RCC_OscConfig+0x474>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	4a73      	ldr	r2, [pc, #460]	@ (80090d4 <HAL_RCC_OscConfig+0x474>)
 8008f08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008f0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008f0e:	f7fd f82b 	bl	8005f68 <HAL_GetTick>
 8008f12:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008f14:	e008      	b.n	8008f28 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008f16:	f7fd f827 	bl	8005f68 <HAL_GetTick>
 8008f1a:	4602      	mov	r2, r0
 8008f1c:	693b      	ldr	r3, [r7, #16]
 8008f1e:	1ad3      	subs	r3, r2, r3
 8008f20:	2b02      	cmp	r3, #2
 8008f22:	d901      	bls.n	8008f28 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008f24:	2303      	movs	r3, #3
 8008f26:	e10c      	b.n	8009142 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008f28:	4b6a      	ldr	r3, [pc, #424]	@ (80090d4 <HAL_RCC_OscConfig+0x474>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d0f0      	beq.n	8008f16 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	689b      	ldr	r3, [r3, #8]
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	d106      	bne.n	8008f4a <HAL_RCC_OscConfig+0x2ea>
 8008f3c:	4b64      	ldr	r3, [pc, #400]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8008f3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f40:	4a63      	ldr	r2, [pc, #396]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8008f42:	f043 0301 	orr.w	r3, r3, #1
 8008f46:	6713      	str	r3, [r2, #112]	@ 0x70
 8008f48:	e01c      	b.n	8008f84 <HAL_RCC_OscConfig+0x324>
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	689b      	ldr	r3, [r3, #8]
 8008f4e:	2b05      	cmp	r3, #5
 8008f50:	d10c      	bne.n	8008f6c <HAL_RCC_OscConfig+0x30c>
 8008f52:	4b5f      	ldr	r3, [pc, #380]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8008f54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f56:	4a5e      	ldr	r2, [pc, #376]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8008f58:	f043 0304 	orr.w	r3, r3, #4
 8008f5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8008f5e:	4b5c      	ldr	r3, [pc, #368]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8008f60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f62:	4a5b      	ldr	r2, [pc, #364]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8008f64:	f043 0301 	orr.w	r3, r3, #1
 8008f68:	6713      	str	r3, [r2, #112]	@ 0x70
 8008f6a:	e00b      	b.n	8008f84 <HAL_RCC_OscConfig+0x324>
 8008f6c:	4b58      	ldr	r3, [pc, #352]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8008f6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f70:	4a57      	ldr	r2, [pc, #348]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8008f72:	f023 0301 	bic.w	r3, r3, #1
 8008f76:	6713      	str	r3, [r2, #112]	@ 0x70
 8008f78:	4b55      	ldr	r3, [pc, #340]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8008f7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f7c:	4a54      	ldr	r2, [pc, #336]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8008f7e:	f023 0304 	bic.w	r3, r3, #4
 8008f82:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	689b      	ldr	r3, [r3, #8]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d015      	beq.n	8008fb8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f8c:	f7fc ffec 	bl	8005f68 <HAL_GetTick>
 8008f90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008f92:	e00a      	b.n	8008faa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f94:	f7fc ffe8 	bl	8005f68 <HAL_GetTick>
 8008f98:	4602      	mov	r2, r0
 8008f9a:	693b      	ldr	r3, [r7, #16]
 8008f9c:	1ad3      	subs	r3, r2, r3
 8008f9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008fa2:	4293      	cmp	r3, r2
 8008fa4:	d901      	bls.n	8008faa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008fa6:	2303      	movs	r3, #3
 8008fa8:	e0cb      	b.n	8009142 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008faa:	4b49      	ldr	r3, [pc, #292]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8008fac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fae:	f003 0302 	and.w	r3, r3, #2
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d0ee      	beq.n	8008f94 <HAL_RCC_OscConfig+0x334>
 8008fb6:	e014      	b.n	8008fe2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008fb8:	f7fc ffd6 	bl	8005f68 <HAL_GetTick>
 8008fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008fbe:	e00a      	b.n	8008fd6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008fc0:	f7fc ffd2 	bl	8005f68 <HAL_GetTick>
 8008fc4:	4602      	mov	r2, r0
 8008fc6:	693b      	ldr	r3, [r7, #16]
 8008fc8:	1ad3      	subs	r3, r2, r3
 8008fca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d901      	bls.n	8008fd6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008fd2:	2303      	movs	r3, #3
 8008fd4:	e0b5      	b.n	8009142 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008fd6:	4b3e      	ldr	r3, [pc, #248]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8008fd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fda:	f003 0302 	and.w	r3, r3, #2
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d1ee      	bne.n	8008fc0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008fe2:	7dfb      	ldrb	r3, [r7, #23]
 8008fe4:	2b01      	cmp	r3, #1
 8008fe6:	d105      	bne.n	8008ff4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008fe8:	4b39      	ldr	r3, [pc, #228]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8008fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fec:	4a38      	ldr	r2, [pc, #224]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8008fee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008ff2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	699b      	ldr	r3, [r3, #24]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	f000 80a1 	beq.w	8009140 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008ffe:	4b34      	ldr	r3, [pc, #208]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8009000:	689b      	ldr	r3, [r3, #8]
 8009002:	f003 030c 	and.w	r3, r3, #12
 8009006:	2b08      	cmp	r3, #8
 8009008:	d05c      	beq.n	80090c4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	699b      	ldr	r3, [r3, #24]
 800900e:	2b02      	cmp	r3, #2
 8009010:	d141      	bne.n	8009096 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009012:	4b31      	ldr	r3, [pc, #196]	@ (80090d8 <HAL_RCC_OscConfig+0x478>)
 8009014:	2200      	movs	r2, #0
 8009016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009018:	f7fc ffa6 	bl	8005f68 <HAL_GetTick>
 800901c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800901e:	e008      	b.n	8009032 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009020:	f7fc ffa2 	bl	8005f68 <HAL_GetTick>
 8009024:	4602      	mov	r2, r0
 8009026:	693b      	ldr	r3, [r7, #16]
 8009028:	1ad3      	subs	r3, r2, r3
 800902a:	2b02      	cmp	r3, #2
 800902c:	d901      	bls.n	8009032 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800902e:	2303      	movs	r3, #3
 8009030:	e087      	b.n	8009142 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009032:	4b27      	ldr	r3, [pc, #156]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800903a:	2b00      	cmp	r3, #0
 800903c:	d1f0      	bne.n	8009020 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	69da      	ldr	r2, [r3, #28]
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	6a1b      	ldr	r3, [r3, #32]
 8009046:	431a      	orrs	r2, r3
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800904c:	019b      	lsls	r3, r3, #6
 800904e:	431a      	orrs	r2, r3
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009054:	085b      	lsrs	r3, r3, #1
 8009056:	3b01      	subs	r3, #1
 8009058:	041b      	lsls	r3, r3, #16
 800905a:	431a      	orrs	r2, r3
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009060:	061b      	lsls	r3, r3, #24
 8009062:	491b      	ldr	r1, [pc, #108]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 8009064:	4313      	orrs	r3, r2
 8009066:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009068:	4b1b      	ldr	r3, [pc, #108]	@ (80090d8 <HAL_RCC_OscConfig+0x478>)
 800906a:	2201      	movs	r2, #1
 800906c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800906e:	f7fc ff7b 	bl	8005f68 <HAL_GetTick>
 8009072:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009074:	e008      	b.n	8009088 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009076:	f7fc ff77 	bl	8005f68 <HAL_GetTick>
 800907a:	4602      	mov	r2, r0
 800907c:	693b      	ldr	r3, [r7, #16]
 800907e:	1ad3      	subs	r3, r2, r3
 8009080:	2b02      	cmp	r3, #2
 8009082:	d901      	bls.n	8009088 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009084:	2303      	movs	r3, #3
 8009086:	e05c      	b.n	8009142 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009088:	4b11      	ldr	r3, [pc, #68]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009090:	2b00      	cmp	r3, #0
 8009092:	d0f0      	beq.n	8009076 <HAL_RCC_OscConfig+0x416>
 8009094:	e054      	b.n	8009140 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009096:	4b10      	ldr	r3, [pc, #64]	@ (80090d8 <HAL_RCC_OscConfig+0x478>)
 8009098:	2200      	movs	r2, #0
 800909a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800909c:	f7fc ff64 	bl	8005f68 <HAL_GetTick>
 80090a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80090a2:	e008      	b.n	80090b6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80090a4:	f7fc ff60 	bl	8005f68 <HAL_GetTick>
 80090a8:	4602      	mov	r2, r0
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	1ad3      	subs	r3, r2, r3
 80090ae:	2b02      	cmp	r3, #2
 80090b0:	d901      	bls.n	80090b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80090b2:	2303      	movs	r3, #3
 80090b4:	e045      	b.n	8009142 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80090b6:	4b06      	ldr	r3, [pc, #24]	@ (80090d0 <HAL_RCC_OscConfig+0x470>)
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d1f0      	bne.n	80090a4 <HAL_RCC_OscConfig+0x444>
 80090c2:	e03d      	b.n	8009140 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	699b      	ldr	r3, [r3, #24]
 80090c8:	2b01      	cmp	r3, #1
 80090ca:	d107      	bne.n	80090dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80090cc:	2301      	movs	r3, #1
 80090ce:	e038      	b.n	8009142 <HAL_RCC_OscConfig+0x4e2>
 80090d0:	40023800 	.word	0x40023800
 80090d4:	40007000 	.word	0x40007000
 80090d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80090dc:	4b1b      	ldr	r3, [pc, #108]	@ (800914c <HAL_RCC_OscConfig+0x4ec>)
 80090de:	685b      	ldr	r3, [r3, #4]
 80090e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	699b      	ldr	r3, [r3, #24]
 80090e6:	2b01      	cmp	r3, #1
 80090e8:	d028      	beq.n	800913c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80090f4:	429a      	cmp	r2, r3
 80090f6:	d121      	bne.n	800913c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009102:	429a      	cmp	r2, r3
 8009104:	d11a      	bne.n	800913c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009106:	68fa      	ldr	r2, [r7, #12]
 8009108:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800910c:	4013      	ands	r3, r2
 800910e:	687a      	ldr	r2, [r7, #4]
 8009110:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009112:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009114:	4293      	cmp	r3, r2
 8009116:	d111      	bne.n	800913c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009122:	085b      	lsrs	r3, r3, #1
 8009124:	3b01      	subs	r3, #1
 8009126:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009128:	429a      	cmp	r2, r3
 800912a:	d107      	bne.n	800913c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009136:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009138:	429a      	cmp	r2, r3
 800913a:	d001      	beq.n	8009140 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800913c:	2301      	movs	r3, #1
 800913e:	e000      	b.n	8009142 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8009140:	2300      	movs	r3, #0
}
 8009142:	4618      	mov	r0, r3
 8009144:	3718      	adds	r7, #24
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}
 800914a:	bf00      	nop
 800914c:	40023800 	.word	0x40023800

08009150 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b084      	sub	sp, #16
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
 8009158:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d101      	bne.n	8009164 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009160:	2301      	movs	r3, #1
 8009162:	e0cc      	b.n	80092fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009164:	4b68      	ldr	r3, [pc, #416]	@ (8009308 <HAL_RCC_ClockConfig+0x1b8>)
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f003 0307 	and.w	r3, r3, #7
 800916c:	683a      	ldr	r2, [r7, #0]
 800916e:	429a      	cmp	r2, r3
 8009170:	d90c      	bls.n	800918c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009172:	4b65      	ldr	r3, [pc, #404]	@ (8009308 <HAL_RCC_ClockConfig+0x1b8>)
 8009174:	683a      	ldr	r2, [r7, #0]
 8009176:	b2d2      	uxtb	r2, r2
 8009178:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800917a:	4b63      	ldr	r3, [pc, #396]	@ (8009308 <HAL_RCC_ClockConfig+0x1b8>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	f003 0307 	and.w	r3, r3, #7
 8009182:	683a      	ldr	r2, [r7, #0]
 8009184:	429a      	cmp	r2, r3
 8009186:	d001      	beq.n	800918c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009188:	2301      	movs	r3, #1
 800918a:	e0b8      	b.n	80092fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f003 0302 	and.w	r3, r3, #2
 8009194:	2b00      	cmp	r3, #0
 8009196:	d020      	beq.n	80091da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f003 0304 	and.w	r3, r3, #4
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d005      	beq.n	80091b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80091a4:	4b59      	ldr	r3, [pc, #356]	@ (800930c <HAL_RCC_ClockConfig+0x1bc>)
 80091a6:	689b      	ldr	r3, [r3, #8]
 80091a8:	4a58      	ldr	r2, [pc, #352]	@ (800930c <HAL_RCC_ClockConfig+0x1bc>)
 80091aa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80091ae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	f003 0308 	and.w	r3, r3, #8
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d005      	beq.n	80091c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80091bc:	4b53      	ldr	r3, [pc, #332]	@ (800930c <HAL_RCC_ClockConfig+0x1bc>)
 80091be:	689b      	ldr	r3, [r3, #8]
 80091c0:	4a52      	ldr	r2, [pc, #328]	@ (800930c <HAL_RCC_ClockConfig+0x1bc>)
 80091c2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80091c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80091c8:	4b50      	ldr	r3, [pc, #320]	@ (800930c <HAL_RCC_ClockConfig+0x1bc>)
 80091ca:	689b      	ldr	r3, [r3, #8]
 80091cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	689b      	ldr	r3, [r3, #8]
 80091d4:	494d      	ldr	r1, [pc, #308]	@ (800930c <HAL_RCC_ClockConfig+0x1bc>)
 80091d6:	4313      	orrs	r3, r2
 80091d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f003 0301 	and.w	r3, r3, #1
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d044      	beq.n	8009270 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	685b      	ldr	r3, [r3, #4]
 80091ea:	2b01      	cmp	r3, #1
 80091ec:	d107      	bne.n	80091fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80091ee:	4b47      	ldr	r3, [pc, #284]	@ (800930c <HAL_RCC_ClockConfig+0x1bc>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d119      	bne.n	800922e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80091fa:	2301      	movs	r3, #1
 80091fc:	e07f      	b.n	80092fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	685b      	ldr	r3, [r3, #4]
 8009202:	2b02      	cmp	r3, #2
 8009204:	d003      	beq.n	800920e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800920a:	2b03      	cmp	r3, #3
 800920c:	d107      	bne.n	800921e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800920e:	4b3f      	ldr	r3, [pc, #252]	@ (800930c <HAL_RCC_ClockConfig+0x1bc>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009216:	2b00      	cmp	r3, #0
 8009218:	d109      	bne.n	800922e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800921a:	2301      	movs	r3, #1
 800921c:	e06f      	b.n	80092fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800921e:	4b3b      	ldr	r3, [pc, #236]	@ (800930c <HAL_RCC_ClockConfig+0x1bc>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f003 0302 	and.w	r3, r3, #2
 8009226:	2b00      	cmp	r3, #0
 8009228:	d101      	bne.n	800922e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800922a:	2301      	movs	r3, #1
 800922c:	e067      	b.n	80092fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800922e:	4b37      	ldr	r3, [pc, #220]	@ (800930c <HAL_RCC_ClockConfig+0x1bc>)
 8009230:	689b      	ldr	r3, [r3, #8]
 8009232:	f023 0203 	bic.w	r2, r3, #3
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	685b      	ldr	r3, [r3, #4]
 800923a:	4934      	ldr	r1, [pc, #208]	@ (800930c <HAL_RCC_ClockConfig+0x1bc>)
 800923c:	4313      	orrs	r3, r2
 800923e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009240:	f7fc fe92 	bl	8005f68 <HAL_GetTick>
 8009244:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009246:	e00a      	b.n	800925e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009248:	f7fc fe8e 	bl	8005f68 <HAL_GetTick>
 800924c:	4602      	mov	r2, r0
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	1ad3      	subs	r3, r2, r3
 8009252:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009256:	4293      	cmp	r3, r2
 8009258:	d901      	bls.n	800925e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800925a:	2303      	movs	r3, #3
 800925c:	e04f      	b.n	80092fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800925e:	4b2b      	ldr	r3, [pc, #172]	@ (800930c <HAL_RCC_ClockConfig+0x1bc>)
 8009260:	689b      	ldr	r3, [r3, #8]
 8009262:	f003 020c 	and.w	r2, r3, #12
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	685b      	ldr	r3, [r3, #4]
 800926a:	009b      	lsls	r3, r3, #2
 800926c:	429a      	cmp	r2, r3
 800926e:	d1eb      	bne.n	8009248 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009270:	4b25      	ldr	r3, [pc, #148]	@ (8009308 <HAL_RCC_ClockConfig+0x1b8>)
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f003 0307 	and.w	r3, r3, #7
 8009278:	683a      	ldr	r2, [r7, #0]
 800927a:	429a      	cmp	r2, r3
 800927c:	d20c      	bcs.n	8009298 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800927e:	4b22      	ldr	r3, [pc, #136]	@ (8009308 <HAL_RCC_ClockConfig+0x1b8>)
 8009280:	683a      	ldr	r2, [r7, #0]
 8009282:	b2d2      	uxtb	r2, r2
 8009284:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009286:	4b20      	ldr	r3, [pc, #128]	@ (8009308 <HAL_RCC_ClockConfig+0x1b8>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f003 0307 	and.w	r3, r3, #7
 800928e:	683a      	ldr	r2, [r7, #0]
 8009290:	429a      	cmp	r2, r3
 8009292:	d001      	beq.n	8009298 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009294:	2301      	movs	r3, #1
 8009296:	e032      	b.n	80092fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	f003 0304 	and.w	r3, r3, #4
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d008      	beq.n	80092b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80092a4:	4b19      	ldr	r3, [pc, #100]	@ (800930c <HAL_RCC_ClockConfig+0x1bc>)
 80092a6:	689b      	ldr	r3, [r3, #8]
 80092a8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	68db      	ldr	r3, [r3, #12]
 80092b0:	4916      	ldr	r1, [pc, #88]	@ (800930c <HAL_RCC_ClockConfig+0x1bc>)
 80092b2:	4313      	orrs	r3, r2
 80092b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f003 0308 	and.w	r3, r3, #8
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d009      	beq.n	80092d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80092c2:	4b12      	ldr	r3, [pc, #72]	@ (800930c <HAL_RCC_ClockConfig+0x1bc>)
 80092c4:	689b      	ldr	r3, [r3, #8]
 80092c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	691b      	ldr	r3, [r3, #16]
 80092ce:	00db      	lsls	r3, r3, #3
 80092d0:	490e      	ldr	r1, [pc, #56]	@ (800930c <HAL_RCC_ClockConfig+0x1bc>)
 80092d2:	4313      	orrs	r3, r2
 80092d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80092d6:	f000 f821 	bl	800931c <HAL_RCC_GetSysClockFreq>
 80092da:	4602      	mov	r2, r0
 80092dc:	4b0b      	ldr	r3, [pc, #44]	@ (800930c <HAL_RCC_ClockConfig+0x1bc>)
 80092de:	689b      	ldr	r3, [r3, #8]
 80092e0:	091b      	lsrs	r3, r3, #4
 80092e2:	f003 030f 	and.w	r3, r3, #15
 80092e6:	490a      	ldr	r1, [pc, #40]	@ (8009310 <HAL_RCC_ClockConfig+0x1c0>)
 80092e8:	5ccb      	ldrb	r3, [r1, r3]
 80092ea:	fa22 f303 	lsr.w	r3, r2, r3
 80092ee:	4a09      	ldr	r2, [pc, #36]	@ (8009314 <HAL_RCC_ClockConfig+0x1c4>)
 80092f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80092f2:	4b09      	ldr	r3, [pc, #36]	@ (8009318 <HAL_RCC_ClockConfig+0x1c8>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	4618      	mov	r0, r3
 80092f8:	f7fc fdf2 	bl	8005ee0 <HAL_InitTick>

  return HAL_OK;
 80092fc:	2300      	movs	r3, #0
}
 80092fe:	4618      	mov	r0, r3
 8009300:	3710      	adds	r7, #16
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}
 8009306:	bf00      	nop
 8009308:	40023c00 	.word	0x40023c00
 800930c:	40023800 	.word	0x40023800
 8009310:	08013c08 	.word	0x08013c08
 8009314:	20000008 	.word	0x20000008
 8009318:	2000000c 	.word	0x2000000c

0800931c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800931c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009320:	b094      	sub	sp, #80	@ 0x50
 8009322:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009324:	2300      	movs	r3, #0
 8009326:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8009328:	2300      	movs	r3, #0
 800932a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800932c:	2300      	movs	r3, #0
 800932e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8009330:	2300      	movs	r3, #0
 8009332:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009334:	4b79      	ldr	r3, [pc, #484]	@ (800951c <HAL_RCC_GetSysClockFreq+0x200>)
 8009336:	689b      	ldr	r3, [r3, #8]
 8009338:	f003 030c 	and.w	r3, r3, #12
 800933c:	2b08      	cmp	r3, #8
 800933e:	d00d      	beq.n	800935c <HAL_RCC_GetSysClockFreq+0x40>
 8009340:	2b08      	cmp	r3, #8
 8009342:	f200 80e1 	bhi.w	8009508 <HAL_RCC_GetSysClockFreq+0x1ec>
 8009346:	2b00      	cmp	r3, #0
 8009348:	d002      	beq.n	8009350 <HAL_RCC_GetSysClockFreq+0x34>
 800934a:	2b04      	cmp	r3, #4
 800934c:	d003      	beq.n	8009356 <HAL_RCC_GetSysClockFreq+0x3a>
 800934e:	e0db      	b.n	8009508 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009350:	4b73      	ldr	r3, [pc, #460]	@ (8009520 <HAL_RCC_GetSysClockFreq+0x204>)
 8009352:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009354:	e0db      	b.n	800950e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009356:	4b73      	ldr	r3, [pc, #460]	@ (8009524 <HAL_RCC_GetSysClockFreq+0x208>)
 8009358:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800935a:	e0d8      	b.n	800950e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800935c:	4b6f      	ldr	r3, [pc, #444]	@ (800951c <HAL_RCC_GetSysClockFreq+0x200>)
 800935e:	685b      	ldr	r3, [r3, #4]
 8009360:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009364:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009366:	4b6d      	ldr	r3, [pc, #436]	@ (800951c <HAL_RCC_GetSysClockFreq+0x200>)
 8009368:	685b      	ldr	r3, [r3, #4]
 800936a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800936e:	2b00      	cmp	r3, #0
 8009370:	d063      	beq.n	800943a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009372:	4b6a      	ldr	r3, [pc, #424]	@ (800951c <HAL_RCC_GetSysClockFreq+0x200>)
 8009374:	685b      	ldr	r3, [r3, #4]
 8009376:	099b      	lsrs	r3, r3, #6
 8009378:	2200      	movs	r2, #0
 800937a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800937c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800937e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009380:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009384:	633b      	str	r3, [r7, #48]	@ 0x30
 8009386:	2300      	movs	r3, #0
 8009388:	637b      	str	r3, [r7, #52]	@ 0x34
 800938a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800938e:	4622      	mov	r2, r4
 8009390:	462b      	mov	r3, r5
 8009392:	f04f 0000 	mov.w	r0, #0
 8009396:	f04f 0100 	mov.w	r1, #0
 800939a:	0159      	lsls	r1, r3, #5
 800939c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80093a0:	0150      	lsls	r0, r2, #5
 80093a2:	4602      	mov	r2, r0
 80093a4:	460b      	mov	r3, r1
 80093a6:	4621      	mov	r1, r4
 80093a8:	1a51      	subs	r1, r2, r1
 80093aa:	6139      	str	r1, [r7, #16]
 80093ac:	4629      	mov	r1, r5
 80093ae:	eb63 0301 	sbc.w	r3, r3, r1
 80093b2:	617b      	str	r3, [r7, #20]
 80093b4:	f04f 0200 	mov.w	r2, #0
 80093b8:	f04f 0300 	mov.w	r3, #0
 80093bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80093c0:	4659      	mov	r1, fp
 80093c2:	018b      	lsls	r3, r1, #6
 80093c4:	4651      	mov	r1, sl
 80093c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80093ca:	4651      	mov	r1, sl
 80093cc:	018a      	lsls	r2, r1, #6
 80093ce:	4651      	mov	r1, sl
 80093d0:	ebb2 0801 	subs.w	r8, r2, r1
 80093d4:	4659      	mov	r1, fp
 80093d6:	eb63 0901 	sbc.w	r9, r3, r1
 80093da:	f04f 0200 	mov.w	r2, #0
 80093de:	f04f 0300 	mov.w	r3, #0
 80093e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80093e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80093ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80093ee:	4690      	mov	r8, r2
 80093f0:	4699      	mov	r9, r3
 80093f2:	4623      	mov	r3, r4
 80093f4:	eb18 0303 	adds.w	r3, r8, r3
 80093f8:	60bb      	str	r3, [r7, #8]
 80093fa:	462b      	mov	r3, r5
 80093fc:	eb49 0303 	adc.w	r3, r9, r3
 8009400:	60fb      	str	r3, [r7, #12]
 8009402:	f04f 0200 	mov.w	r2, #0
 8009406:	f04f 0300 	mov.w	r3, #0
 800940a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800940e:	4629      	mov	r1, r5
 8009410:	024b      	lsls	r3, r1, #9
 8009412:	4621      	mov	r1, r4
 8009414:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8009418:	4621      	mov	r1, r4
 800941a:	024a      	lsls	r2, r1, #9
 800941c:	4610      	mov	r0, r2
 800941e:	4619      	mov	r1, r3
 8009420:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009422:	2200      	movs	r2, #0
 8009424:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009426:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009428:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800942c:	f7f7 fc1c 	bl	8000c68 <__aeabi_uldivmod>
 8009430:	4602      	mov	r2, r0
 8009432:	460b      	mov	r3, r1
 8009434:	4613      	mov	r3, r2
 8009436:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009438:	e058      	b.n	80094ec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800943a:	4b38      	ldr	r3, [pc, #224]	@ (800951c <HAL_RCC_GetSysClockFreq+0x200>)
 800943c:	685b      	ldr	r3, [r3, #4]
 800943e:	099b      	lsrs	r3, r3, #6
 8009440:	2200      	movs	r2, #0
 8009442:	4618      	mov	r0, r3
 8009444:	4611      	mov	r1, r2
 8009446:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800944a:	623b      	str	r3, [r7, #32]
 800944c:	2300      	movs	r3, #0
 800944e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009450:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8009454:	4642      	mov	r2, r8
 8009456:	464b      	mov	r3, r9
 8009458:	f04f 0000 	mov.w	r0, #0
 800945c:	f04f 0100 	mov.w	r1, #0
 8009460:	0159      	lsls	r1, r3, #5
 8009462:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009466:	0150      	lsls	r0, r2, #5
 8009468:	4602      	mov	r2, r0
 800946a:	460b      	mov	r3, r1
 800946c:	4641      	mov	r1, r8
 800946e:	ebb2 0a01 	subs.w	sl, r2, r1
 8009472:	4649      	mov	r1, r9
 8009474:	eb63 0b01 	sbc.w	fp, r3, r1
 8009478:	f04f 0200 	mov.w	r2, #0
 800947c:	f04f 0300 	mov.w	r3, #0
 8009480:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8009484:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8009488:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800948c:	ebb2 040a 	subs.w	r4, r2, sl
 8009490:	eb63 050b 	sbc.w	r5, r3, fp
 8009494:	f04f 0200 	mov.w	r2, #0
 8009498:	f04f 0300 	mov.w	r3, #0
 800949c:	00eb      	lsls	r3, r5, #3
 800949e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80094a2:	00e2      	lsls	r2, r4, #3
 80094a4:	4614      	mov	r4, r2
 80094a6:	461d      	mov	r5, r3
 80094a8:	4643      	mov	r3, r8
 80094aa:	18e3      	adds	r3, r4, r3
 80094ac:	603b      	str	r3, [r7, #0]
 80094ae:	464b      	mov	r3, r9
 80094b0:	eb45 0303 	adc.w	r3, r5, r3
 80094b4:	607b      	str	r3, [r7, #4]
 80094b6:	f04f 0200 	mov.w	r2, #0
 80094ba:	f04f 0300 	mov.w	r3, #0
 80094be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80094c2:	4629      	mov	r1, r5
 80094c4:	028b      	lsls	r3, r1, #10
 80094c6:	4621      	mov	r1, r4
 80094c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80094cc:	4621      	mov	r1, r4
 80094ce:	028a      	lsls	r2, r1, #10
 80094d0:	4610      	mov	r0, r2
 80094d2:	4619      	mov	r1, r3
 80094d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094d6:	2200      	movs	r2, #0
 80094d8:	61bb      	str	r3, [r7, #24]
 80094da:	61fa      	str	r2, [r7, #28]
 80094dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80094e0:	f7f7 fbc2 	bl	8000c68 <__aeabi_uldivmod>
 80094e4:	4602      	mov	r2, r0
 80094e6:	460b      	mov	r3, r1
 80094e8:	4613      	mov	r3, r2
 80094ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80094ec:	4b0b      	ldr	r3, [pc, #44]	@ (800951c <HAL_RCC_GetSysClockFreq+0x200>)
 80094ee:	685b      	ldr	r3, [r3, #4]
 80094f0:	0c1b      	lsrs	r3, r3, #16
 80094f2:	f003 0303 	and.w	r3, r3, #3
 80094f6:	3301      	adds	r3, #1
 80094f8:	005b      	lsls	r3, r3, #1
 80094fa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80094fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80094fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009500:	fbb2 f3f3 	udiv	r3, r2, r3
 8009504:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009506:	e002      	b.n	800950e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009508:	4b05      	ldr	r3, [pc, #20]	@ (8009520 <HAL_RCC_GetSysClockFreq+0x204>)
 800950a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800950c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800950e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8009510:	4618      	mov	r0, r3
 8009512:	3750      	adds	r7, #80	@ 0x50
 8009514:	46bd      	mov	sp, r7
 8009516:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800951a:	bf00      	nop
 800951c:	40023800 	.word	0x40023800
 8009520:	00f42400 	.word	0x00f42400
 8009524:	007a1200 	.word	0x007a1200

08009528 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009528:	b480      	push	{r7}
 800952a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800952c:	4b03      	ldr	r3, [pc, #12]	@ (800953c <HAL_RCC_GetHCLKFreq+0x14>)
 800952e:	681b      	ldr	r3, [r3, #0]
}
 8009530:	4618      	mov	r0, r3
 8009532:	46bd      	mov	sp, r7
 8009534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009538:	4770      	bx	lr
 800953a:	bf00      	nop
 800953c:	20000008 	.word	0x20000008

08009540 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009540:	b580      	push	{r7, lr}
 8009542:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009544:	f7ff fff0 	bl	8009528 <HAL_RCC_GetHCLKFreq>
 8009548:	4602      	mov	r2, r0
 800954a:	4b05      	ldr	r3, [pc, #20]	@ (8009560 <HAL_RCC_GetPCLK1Freq+0x20>)
 800954c:	689b      	ldr	r3, [r3, #8]
 800954e:	0a9b      	lsrs	r3, r3, #10
 8009550:	f003 0307 	and.w	r3, r3, #7
 8009554:	4903      	ldr	r1, [pc, #12]	@ (8009564 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009556:	5ccb      	ldrb	r3, [r1, r3]
 8009558:	fa22 f303 	lsr.w	r3, r2, r3
}
 800955c:	4618      	mov	r0, r3
 800955e:	bd80      	pop	{r7, pc}
 8009560:	40023800 	.word	0x40023800
 8009564:	08013c18 	.word	0x08013c18

08009568 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800956c:	f7ff ffdc 	bl	8009528 <HAL_RCC_GetHCLKFreq>
 8009570:	4602      	mov	r2, r0
 8009572:	4b05      	ldr	r3, [pc, #20]	@ (8009588 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009574:	689b      	ldr	r3, [r3, #8]
 8009576:	0b5b      	lsrs	r3, r3, #13
 8009578:	f003 0307 	and.w	r3, r3, #7
 800957c:	4903      	ldr	r1, [pc, #12]	@ (800958c <HAL_RCC_GetPCLK2Freq+0x24>)
 800957e:	5ccb      	ldrb	r3, [r1, r3]
 8009580:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009584:	4618      	mov	r0, r3
 8009586:	bd80      	pop	{r7, pc}
 8009588:	40023800 	.word	0x40023800
 800958c:	08013c18 	.word	0x08013c18

08009590 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b082      	sub	sp, #8
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d101      	bne.n	80095a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800959e:	2301      	movs	r3, #1
 80095a0:	e07b      	b.n	800969a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d108      	bne.n	80095bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	685b      	ldr	r3, [r3, #4]
 80095ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80095b2:	d009      	beq.n	80095c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2200      	movs	r2, #0
 80095b8:	61da      	str	r2, [r3, #28]
 80095ba:	e005      	b.n	80095c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2200      	movs	r2, #0
 80095c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2200      	movs	r2, #0
 80095c6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2200      	movs	r2, #0
 80095cc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80095d4:	b2db      	uxtb	r3, r3
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d106      	bne.n	80095e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2200      	movs	r2, #0
 80095de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80095e2:	6878      	ldr	r0, [r7, #4]
 80095e4:	f7fb fcc6 	bl	8004f74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2202      	movs	r2, #2
 80095ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	681a      	ldr	r2, [r3, #0]
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80095fe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	685b      	ldr	r3, [r3, #4]
 8009604:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	689b      	ldr	r3, [r3, #8]
 800960c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009610:	431a      	orrs	r2, r3
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	68db      	ldr	r3, [r3, #12]
 8009616:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800961a:	431a      	orrs	r2, r3
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	691b      	ldr	r3, [r3, #16]
 8009620:	f003 0302 	and.w	r3, r3, #2
 8009624:	431a      	orrs	r2, r3
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	695b      	ldr	r3, [r3, #20]
 800962a:	f003 0301 	and.w	r3, r3, #1
 800962e:	431a      	orrs	r2, r3
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	699b      	ldr	r3, [r3, #24]
 8009634:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009638:	431a      	orrs	r2, r3
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	69db      	ldr	r3, [r3, #28]
 800963e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009642:	431a      	orrs	r2, r3
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6a1b      	ldr	r3, [r3, #32]
 8009648:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800964c:	ea42 0103 	orr.w	r1, r2, r3
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009654:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	430a      	orrs	r2, r1
 800965e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	699b      	ldr	r3, [r3, #24]
 8009664:	0c1b      	lsrs	r3, r3, #16
 8009666:	f003 0104 	and.w	r1, r3, #4
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800966e:	f003 0210 	and.w	r2, r3, #16
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	430a      	orrs	r2, r1
 8009678:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	69da      	ldr	r2, [r3, #28]
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009688:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2200      	movs	r2, #0
 800968e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2201      	movs	r2, #1
 8009694:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009698:	2300      	movs	r3, #0
}
 800969a:	4618      	mov	r0, r3
 800969c:	3708      	adds	r7, #8
 800969e:	46bd      	mov	sp, r7
 80096a0:	bd80      	pop	{r7, pc}

080096a2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096a2:	b580      	push	{r7, lr}
 80096a4:	b088      	sub	sp, #32
 80096a6:	af00      	add	r7, sp, #0
 80096a8:	60f8      	str	r0, [r7, #12]
 80096aa:	60b9      	str	r1, [r7, #8]
 80096ac:	603b      	str	r3, [r7, #0]
 80096ae:	4613      	mov	r3, r2
 80096b0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80096b2:	f7fc fc59 	bl	8005f68 <HAL_GetTick>
 80096b6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80096b8:	88fb      	ldrh	r3, [r7, #6]
 80096ba:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80096c2:	b2db      	uxtb	r3, r3
 80096c4:	2b01      	cmp	r3, #1
 80096c6:	d001      	beq.n	80096cc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80096c8:	2302      	movs	r3, #2
 80096ca:	e12a      	b.n	8009922 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d002      	beq.n	80096d8 <HAL_SPI_Transmit+0x36>
 80096d2:	88fb      	ldrh	r3, [r7, #6]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d101      	bne.n	80096dc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80096d8:	2301      	movs	r3, #1
 80096da:	e122      	b.n	8009922 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80096e2:	2b01      	cmp	r3, #1
 80096e4:	d101      	bne.n	80096ea <HAL_SPI_Transmit+0x48>
 80096e6:	2302      	movs	r3, #2
 80096e8:	e11b      	b.n	8009922 <HAL_SPI_Transmit+0x280>
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	2201      	movs	r2, #1
 80096ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	2203      	movs	r2, #3
 80096f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	2200      	movs	r2, #0
 80096fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	68ba      	ldr	r2, [r7, #8]
 8009704:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	88fa      	ldrh	r2, [r7, #6]
 800970a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	88fa      	ldrh	r2, [r7, #6]
 8009710:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	2200      	movs	r2, #0
 8009716:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	2200      	movs	r2, #0
 800971c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	2200      	movs	r2, #0
 8009722:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	2200      	movs	r2, #0
 8009728:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	2200      	movs	r2, #0
 800972e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	689b      	ldr	r3, [r3, #8]
 8009734:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009738:	d10f      	bne.n	800975a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	681a      	ldr	r2, [r3, #0]
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009748:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	681a      	ldr	r2, [r3, #0]
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009758:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009764:	2b40      	cmp	r3, #64	@ 0x40
 8009766:	d007      	beq.n	8009778 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	681a      	ldr	r2, [r3, #0]
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009776:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	68db      	ldr	r3, [r3, #12]
 800977c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009780:	d152      	bne.n	8009828 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	685b      	ldr	r3, [r3, #4]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d002      	beq.n	8009790 <HAL_SPI_Transmit+0xee>
 800978a:	8b7b      	ldrh	r3, [r7, #26]
 800978c:	2b01      	cmp	r3, #1
 800978e:	d145      	bne.n	800981c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009794:	881a      	ldrh	r2, [r3, #0]
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097a0:	1c9a      	adds	r2, r3, #2
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80097aa:	b29b      	uxth	r3, r3
 80097ac:	3b01      	subs	r3, #1
 80097ae:	b29a      	uxth	r2, r3
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80097b4:	e032      	b.n	800981c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	689b      	ldr	r3, [r3, #8]
 80097bc:	f003 0302 	and.w	r3, r3, #2
 80097c0:	2b02      	cmp	r3, #2
 80097c2:	d112      	bne.n	80097ea <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097c8:	881a      	ldrh	r2, [r3, #0]
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097d4:	1c9a      	adds	r2, r3, #2
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80097de:	b29b      	uxth	r3, r3
 80097e0:	3b01      	subs	r3, #1
 80097e2:	b29a      	uxth	r2, r3
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80097e8:	e018      	b.n	800981c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80097ea:	f7fc fbbd 	bl	8005f68 <HAL_GetTick>
 80097ee:	4602      	mov	r2, r0
 80097f0:	69fb      	ldr	r3, [r7, #28]
 80097f2:	1ad3      	subs	r3, r2, r3
 80097f4:	683a      	ldr	r2, [r7, #0]
 80097f6:	429a      	cmp	r2, r3
 80097f8:	d803      	bhi.n	8009802 <HAL_SPI_Transmit+0x160>
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009800:	d102      	bne.n	8009808 <HAL_SPI_Transmit+0x166>
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d109      	bne.n	800981c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	2201      	movs	r2, #1
 800980c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	2200      	movs	r2, #0
 8009814:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009818:	2303      	movs	r3, #3
 800981a:	e082      	b.n	8009922 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009820:	b29b      	uxth	r3, r3
 8009822:	2b00      	cmp	r3, #0
 8009824:	d1c7      	bne.n	80097b6 <HAL_SPI_Transmit+0x114>
 8009826:	e053      	b.n	80098d0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	685b      	ldr	r3, [r3, #4]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d002      	beq.n	8009836 <HAL_SPI_Transmit+0x194>
 8009830:	8b7b      	ldrh	r3, [r7, #26]
 8009832:	2b01      	cmp	r3, #1
 8009834:	d147      	bne.n	80098c6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	330c      	adds	r3, #12
 8009840:	7812      	ldrb	r2, [r2, #0]
 8009842:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009848:	1c5a      	adds	r2, r3, #1
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009852:	b29b      	uxth	r3, r3
 8009854:	3b01      	subs	r3, #1
 8009856:	b29a      	uxth	r2, r3
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800985c:	e033      	b.n	80098c6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	689b      	ldr	r3, [r3, #8]
 8009864:	f003 0302 	and.w	r3, r3, #2
 8009868:	2b02      	cmp	r3, #2
 800986a:	d113      	bne.n	8009894 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	330c      	adds	r3, #12
 8009876:	7812      	ldrb	r2, [r2, #0]
 8009878:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800987e:	1c5a      	adds	r2, r3, #1
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009888:	b29b      	uxth	r3, r3
 800988a:	3b01      	subs	r3, #1
 800988c:	b29a      	uxth	r2, r3
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009892:	e018      	b.n	80098c6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009894:	f7fc fb68 	bl	8005f68 <HAL_GetTick>
 8009898:	4602      	mov	r2, r0
 800989a:	69fb      	ldr	r3, [r7, #28]
 800989c:	1ad3      	subs	r3, r2, r3
 800989e:	683a      	ldr	r2, [r7, #0]
 80098a0:	429a      	cmp	r2, r3
 80098a2:	d803      	bhi.n	80098ac <HAL_SPI_Transmit+0x20a>
 80098a4:	683b      	ldr	r3, [r7, #0]
 80098a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098aa:	d102      	bne.n	80098b2 <HAL_SPI_Transmit+0x210>
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d109      	bne.n	80098c6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	2201      	movs	r2, #1
 80098b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	2200      	movs	r2, #0
 80098be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80098c2:	2303      	movs	r3, #3
 80098c4:	e02d      	b.n	8009922 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80098ca:	b29b      	uxth	r3, r3
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d1c6      	bne.n	800985e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80098d0:	69fa      	ldr	r2, [r7, #28]
 80098d2:	6839      	ldr	r1, [r7, #0]
 80098d4:	68f8      	ldr	r0, [r7, #12]
 80098d6:	f000 fdcf 	bl	800a478 <SPI_EndRxTxTransaction>
 80098da:	4603      	mov	r3, r0
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d002      	beq.n	80098e6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	2220      	movs	r2, #32
 80098e4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	689b      	ldr	r3, [r3, #8]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d10a      	bne.n	8009904 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80098ee:	2300      	movs	r3, #0
 80098f0:	617b      	str	r3, [r7, #20]
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	68db      	ldr	r3, [r3, #12]
 80098f8:	617b      	str	r3, [r7, #20]
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	689b      	ldr	r3, [r3, #8]
 8009900:	617b      	str	r3, [r7, #20]
 8009902:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	2201      	movs	r2, #1
 8009908:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	2200      	movs	r2, #0
 8009910:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009918:	2b00      	cmp	r3, #0
 800991a:	d001      	beq.n	8009920 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800991c:	2301      	movs	r3, #1
 800991e:	e000      	b.n	8009922 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8009920:	2300      	movs	r3, #0
  }
}
 8009922:	4618      	mov	r0, r3
 8009924:	3720      	adds	r7, #32
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}

0800992a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800992a:	b580      	push	{r7, lr}
 800992c:	b08a      	sub	sp, #40	@ 0x28
 800992e:	af00      	add	r7, sp, #0
 8009930:	60f8      	str	r0, [r7, #12]
 8009932:	60b9      	str	r1, [r7, #8]
 8009934:	607a      	str	r2, [r7, #4]
 8009936:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009938:	2301      	movs	r3, #1
 800993a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800993c:	f7fc fb14 	bl	8005f68 <HAL_GetTick>
 8009940:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009948:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	685b      	ldr	r3, [r3, #4]
 800994e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009950:	887b      	ldrh	r3, [r7, #2]
 8009952:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009954:	7ffb      	ldrb	r3, [r7, #31]
 8009956:	2b01      	cmp	r3, #1
 8009958:	d00c      	beq.n	8009974 <HAL_SPI_TransmitReceive+0x4a>
 800995a:	69bb      	ldr	r3, [r7, #24]
 800995c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009960:	d106      	bne.n	8009970 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	689b      	ldr	r3, [r3, #8]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d102      	bne.n	8009970 <HAL_SPI_TransmitReceive+0x46>
 800996a:	7ffb      	ldrb	r3, [r7, #31]
 800996c:	2b04      	cmp	r3, #4
 800996e:	d001      	beq.n	8009974 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009970:	2302      	movs	r3, #2
 8009972:	e17f      	b.n	8009c74 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d005      	beq.n	8009986 <HAL_SPI_TransmitReceive+0x5c>
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d002      	beq.n	8009986 <HAL_SPI_TransmitReceive+0x5c>
 8009980:	887b      	ldrh	r3, [r7, #2]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d101      	bne.n	800998a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8009986:	2301      	movs	r3, #1
 8009988:	e174      	b.n	8009c74 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009990:	2b01      	cmp	r3, #1
 8009992:	d101      	bne.n	8009998 <HAL_SPI_TransmitReceive+0x6e>
 8009994:	2302      	movs	r3, #2
 8009996:	e16d      	b.n	8009c74 <HAL_SPI_TransmitReceive+0x34a>
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2201      	movs	r2, #1
 800999c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80099a6:	b2db      	uxtb	r3, r3
 80099a8:	2b04      	cmp	r3, #4
 80099aa:	d003      	beq.n	80099b4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	2205      	movs	r2, #5
 80099b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	2200      	movs	r2, #0
 80099b8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	687a      	ldr	r2, [r7, #4]
 80099be:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	887a      	ldrh	r2, [r7, #2]
 80099c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	887a      	ldrh	r2, [r7, #2]
 80099ca:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	68ba      	ldr	r2, [r7, #8]
 80099d0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	887a      	ldrh	r2, [r7, #2]
 80099d6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	887a      	ldrh	r2, [r7, #2]
 80099dc:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	2200      	movs	r2, #0
 80099e2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	2200      	movs	r2, #0
 80099e8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099f4:	2b40      	cmp	r3, #64	@ 0x40
 80099f6:	d007      	beq.n	8009a08 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	681a      	ldr	r2, [r3, #0]
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009a06:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	68db      	ldr	r3, [r3, #12]
 8009a0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009a10:	d17e      	bne.n	8009b10 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	685b      	ldr	r3, [r3, #4]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d002      	beq.n	8009a20 <HAL_SPI_TransmitReceive+0xf6>
 8009a1a:	8afb      	ldrh	r3, [r7, #22]
 8009a1c:	2b01      	cmp	r3, #1
 8009a1e:	d16c      	bne.n	8009afa <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a24:	881a      	ldrh	r2, [r3, #0]
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a30:	1c9a      	adds	r2, r3, #2
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009a3a:	b29b      	uxth	r3, r3
 8009a3c:	3b01      	subs	r3, #1
 8009a3e:	b29a      	uxth	r2, r3
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009a44:	e059      	b.n	8009afa <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	689b      	ldr	r3, [r3, #8]
 8009a4c:	f003 0302 	and.w	r3, r3, #2
 8009a50:	2b02      	cmp	r3, #2
 8009a52:	d11b      	bne.n	8009a8c <HAL_SPI_TransmitReceive+0x162>
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009a58:	b29b      	uxth	r3, r3
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d016      	beq.n	8009a8c <HAL_SPI_TransmitReceive+0x162>
 8009a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a60:	2b01      	cmp	r3, #1
 8009a62:	d113      	bne.n	8009a8c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a68:	881a      	ldrh	r2, [r3, #0]
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a74:	1c9a      	adds	r2, r3, #2
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009a7e:	b29b      	uxth	r3, r3
 8009a80:	3b01      	subs	r3, #1
 8009a82:	b29a      	uxth	r2, r3
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009a88:	2300      	movs	r3, #0
 8009a8a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	689b      	ldr	r3, [r3, #8]
 8009a92:	f003 0301 	and.w	r3, r3, #1
 8009a96:	2b01      	cmp	r3, #1
 8009a98:	d119      	bne.n	8009ace <HAL_SPI_TransmitReceive+0x1a4>
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009a9e:	b29b      	uxth	r3, r3
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d014      	beq.n	8009ace <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	68da      	ldr	r2, [r3, #12]
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009aae:	b292      	uxth	r2, r2
 8009ab0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ab6:	1c9a      	adds	r2, r3, #2
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009ac0:	b29b      	uxth	r3, r3
 8009ac2:	3b01      	subs	r3, #1
 8009ac4:	b29a      	uxth	r2, r3
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009aca:	2301      	movs	r3, #1
 8009acc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009ace:	f7fc fa4b 	bl	8005f68 <HAL_GetTick>
 8009ad2:	4602      	mov	r2, r0
 8009ad4:	6a3b      	ldr	r3, [r7, #32]
 8009ad6:	1ad3      	subs	r3, r2, r3
 8009ad8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ada:	429a      	cmp	r2, r3
 8009adc:	d80d      	bhi.n	8009afa <HAL_SPI_TransmitReceive+0x1d0>
 8009ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ae4:	d009      	beq.n	8009afa <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	2201      	movs	r2, #1
 8009aea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	2200      	movs	r2, #0
 8009af2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8009af6:	2303      	movs	r3, #3
 8009af8:	e0bc      	b.n	8009c74 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009afe:	b29b      	uxth	r3, r3
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d1a0      	bne.n	8009a46 <HAL_SPI_TransmitReceive+0x11c>
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009b08:	b29b      	uxth	r3, r3
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d19b      	bne.n	8009a46 <HAL_SPI_TransmitReceive+0x11c>
 8009b0e:	e082      	b.n	8009c16 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	685b      	ldr	r3, [r3, #4]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d002      	beq.n	8009b1e <HAL_SPI_TransmitReceive+0x1f4>
 8009b18:	8afb      	ldrh	r3, [r7, #22]
 8009b1a:	2b01      	cmp	r3, #1
 8009b1c:	d171      	bne.n	8009c02 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	330c      	adds	r3, #12
 8009b28:	7812      	ldrb	r2, [r2, #0]
 8009b2a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b30:	1c5a      	adds	r2, r3, #1
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009b3a:	b29b      	uxth	r3, r3
 8009b3c:	3b01      	subs	r3, #1
 8009b3e:	b29a      	uxth	r2, r3
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009b44:	e05d      	b.n	8009c02 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	689b      	ldr	r3, [r3, #8]
 8009b4c:	f003 0302 	and.w	r3, r3, #2
 8009b50:	2b02      	cmp	r3, #2
 8009b52:	d11c      	bne.n	8009b8e <HAL_SPI_TransmitReceive+0x264>
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009b58:	b29b      	uxth	r3, r3
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d017      	beq.n	8009b8e <HAL_SPI_TransmitReceive+0x264>
 8009b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b60:	2b01      	cmp	r3, #1
 8009b62:	d114      	bne.n	8009b8e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	330c      	adds	r3, #12
 8009b6e:	7812      	ldrb	r2, [r2, #0]
 8009b70:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b76:	1c5a      	adds	r2, r3, #1
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009b80:	b29b      	uxth	r3, r3
 8009b82:	3b01      	subs	r3, #1
 8009b84:	b29a      	uxth	r2, r3
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	689b      	ldr	r3, [r3, #8]
 8009b94:	f003 0301 	and.w	r3, r3, #1
 8009b98:	2b01      	cmp	r3, #1
 8009b9a:	d119      	bne.n	8009bd0 <HAL_SPI_TransmitReceive+0x2a6>
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009ba0:	b29b      	uxth	r3, r3
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d014      	beq.n	8009bd0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	68da      	ldr	r2, [r3, #12]
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bb0:	b2d2      	uxtb	r2, r2
 8009bb2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bb8:	1c5a      	adds	r2, r3, #1
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009bc2:	b29b      	uxth	r3, r3
 8009bc4:	3b01      	subs	r3, #1
 8009bc6:	b29a      	uxth	r2, r3
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009bcc:	2301      	movs	r3, #1
 8009bce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009bd0:	f7fc f9ca 	bl	8005f68 <HAL_GetTick>
 8009bd4:	4602      	mov	r2, r0
 8009bd6:	6a3b      	ldr	r3, [r7, #32]
 8009bd8:	1ad3      	subs	r3, r2, r3
 8009bda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bdc:	429a      	cmp	r2, r3
 8009bde:	d803      	bhi.n	8009be8 <HAL_SPI_TransmitReceive+0x2be>
 8009be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009be2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009be6:	d102      	bne.n	8009bee <HAL_SPI_TransmitReceive+0x2c4>
 8009be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d109      	bne.n	8009c02 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	2201      	movs	r2, #1
 8009bf2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8009bfe:	2303      	movs	r3, #3
 8009c00:	e038      	b.n	8009c74 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009c06:	b29b      	uxth	r3, r3
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d19c      	bne.n	8009b46 <HAL_SPI_TransmitReceive+0x21c>
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009c10:	b29b      	uxth	r3, r3
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d197      	bne.n	8009b46 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009c16:	6a3a      	ldr	r2, [r7, #32]
 8009c18:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009c1a:	68f8      	ldr	r0, [r7, #12]
 8009c1c:	f000 fc2c 	bl	800a478 <SPI_EndRxTxTransaction>
 8009c20:	4603      	mov	r3, r0
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d008      	beq.n	8009c38 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	2220      	movs	r2, #32
 8009c2a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	2200      	movs	r2, #0
 8009c30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8009c34:	2301      	movs	r3, #1
 8009c36:	e01d      	b.n	8009c74 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	689b      	ldr	r3, [r3, #8]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d10a      	bne.n	8009c56 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009c40:	2300      	movs	r3, #0
 8009c42:	613b      	str	r3, [r7, #16]
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	68db      	ldr	r3, [r3, #12]
 8009c4a:	613b      	str	r3, [r7, #16]
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	689b      	ldr	r3, [r3, #8]
 8009c52:	613b      	str	r3, [r7, #16]
 8009c54:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	2201      	movs	r2, #1
 8009c5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	2200      	movs	r2, #0
 8009c62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d001      	beq.n	8009c72 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8009c6e:	2301      	movs	r3, #1
 8009c70:	e000      	b.n	8009c74 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8009c72:	2300      	movs	r3, #0
  }
}
 8009c74:	4618      	mov	r0, r3
 8009c76:	3728      	adds	r7, #40	@ 0x28
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bd80      	pop	{r7, pc}

08009c7c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b086      	sub	sp, #24
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	60f8      	str	r0, [r7, #12]
 8009c84:	60b9      	str	r1, [r7, #8]
 8009c86:	607a      	str	r2, [r7, #4]
 8009c88:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009c90:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	685b      	ldr	r3, [r3, #4]
 8009c96:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8009c98:	7dfb      	ldrb	r3, [r7, #23]
 8009c9a:	2b01      	cmp	r3, #1
 8009c9c:	d00c      	beq.n	8009cb8 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8009c9e:	693b      	ldr	r3, [r7, #16]
 8009ca0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009ca4:	d106      	bne.n	8009cb4 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	689b      	ldr	r3, [r3, #8]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d102      	bne.n	8009cb4 <HAL_SPI_TransmitReceive_DMA+0x38>
 8009cae:	7dfb      	ldrb	r3, [r7, #23]
 8009cb0:	2b04      	cmp	r3, #4
 8009cb2:	d001      	beq.n	8009cb8 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009cb4:	2302      	movs	r3, #2
 8009cb6:	e0cf      	b.n	8009e58 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009cb8:	68bb      	ldr	r3, [r7, #8]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d005      	beq.n	8009cca <HAL_SPI_TransmitReceive_DMA+0x4e>
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d002      	beq.n	8009cca <HAL_SPI_TransmitReceive_DMA+0x4e>
 8009cc4:	887b      	ldrh	r3, [r7, #2]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d101      	bne.n	8009cce <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8009cca:	2301      	movs	r3, #1
 8009ccc:	e0c4      	b.n	8009e58 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009cd4:	2b01      	cmp	r3, #1
 8009cd6:	d101      	bne.n	8009cdc <HAL_SPI_TransmitReceive_DMA+0x60>
 8009cd8:	2302      	movs	r3, #2
 8009cda:	e0bd      	b.n	8009e58 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	2201      	movs	r2, #1
 8009ce0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009cea:	b2db      	uxtb	r3, r3
 8009cec:	2b04      	cmp	r3, #4
 8009cee:	d003      	beq.n	8009cf8 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	2205      	movs	r2, #5
 8009cf4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	68ba      	ldr	r2, [r7, #8]
 8009d02:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	887a      	ldrh	r2, [r7, #2]
 8009d08:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	887a      	ldrh	r2, [r7, #2]
 8009d0e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	687a      	ldr	r2, [r7, #4]
 8009d14:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	887a      	ldrh	r2, [r7, #2]
 8009d1a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	887a      	ldrh	r2, [r7, #2]
 8009d20:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	2200      	movs	r2, #0
 8009d26:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009d34:	b2db      	uxtb	r3, r3
 8009d36:	2b04      	cmp	r3, #4
 8009d38:	d108      	bne.n	8009d4c <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d3e:	4a48      	ldr	r2, [pc, #288]	@ (8009e60 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8009d40:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d46:	4a47      	ldr	r2, [pc, #284]	@ (8009e64 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8009d48:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009d4a:	e007      	b.n	8009d5c <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d50:	4a45      	ldr	r2, [pc, #276]	@ (8009e68 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8009d52:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d58:	4a44      	ldr	r2, [pc, #272]	@ (8009e6c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8009d5a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d60:	4a43      	ldr	r2, [pc, #268]	@ (8009e70 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8009d62:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d68:	2200      	movs	r2, #0
 8009d6a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	330c      	adds	r3, #12
 8009d76:	4619      	mov	r1, r3
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d7c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009d82:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009d84:	f7fd f810 	bl	8006da8 <HAL_DMA_Start_IT>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d00b      	beq.n	8009da6 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d92:	f043 0210 	orr.w	r2, r3, #16
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8009da2:	2301      	movs	r3, #1
 8009da4:	e058      	b.n	8009e58 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	685a      	ldr	r2, [r3, #4]
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	f042 0201 	orr.w	r2, r2, #1
 8009db4:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009dba:	2200      	movs	r2, #0
 8009dbc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009dca:	2200      	movs	r2, #0
 8009dcc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009dde:	4619      	mov	r1, r3
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	330c      	adds	r3, #12
 8009de6:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009dec:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8009dee:	f7fc ffdb 	bl	8006da8 <HAL_DMA_Start_IT>
 8009df2:	4603      	mov	r3, r0
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d00b      	beq.n	8009e10 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009dfc:	f043 0210 	orr.w	r2, r3, #16
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	2200      	movs	r2, #0
 8009e08:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8009e0c:	2301      	movs	r3, #1
 8009e0e:	e023      	b.n	8009e58 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e1a:	2b40      	cmp	r3, #64	@ 0x40
 8009e1c:	d007      	beq.n	8009e2e <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	681a      	ldr	r2, [r3, #0]
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e2c:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	2200      	movs	r2, #0
 8009e32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	685a      	ldr	r2, [r3, #4]
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	f042 0220 	orr.w	r2, r2, #32
 8009e44:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	685a      	ldr	r2, [r3, #4]
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	f042 0202 	orr.w	r2, r2, #2
 8009e54:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009e56:	2300      	movs	r3, #0
}
 8009e58:	4618      	mov	r0, r3
 8009e5a:	3718      	adds	r7, #24
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	bd80      	pop	{r7, pc}
 8009e60:	0800a1fd 	.word	0x0800a1fd
 8009e64:	0800a0c5 	.word	0x0800a0c5
 8009e68:	0800a219 	.word	0x0800a219
 8009e6c:	0800a16d 	.word	0x0800a16d
 8009e70:	0800a235 	.word	0x0800a235

08009e74 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009e74:	b580      	push	{r7, lr}
 8009e76:	b088      	sub	sp, #32
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	685b      	ldr	r3, [r3, #4]
 8009e82:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	689b      	ldr	r3, [r3, #8]
 8009e8a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009e8c:	69bb      	ldr	r3, [r7, #24]
 8009e8e:	099b      	lsrs	r3, r3, #6
 8009e90:	f003 0301 	and.w	r3, r3, #1
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d10f      	bne.n	8009eb8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009e98:	69bb      	ldr	r3, [r7, #24]
 8009e9a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d00a      	beq.n	8009eb8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009ea2:	69fb      	ldr	r3, [r7, #28]
 8009ea4:	099b      	lsrs	r3, r3, #6
 8009ea6:	f003 0301 	and.w	r3, r3, #1
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d004      	beq.n	8009eb8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009eb2:	6878      	ldr	r0, [r7, #4]
 8009eb4:	4798      	blx	r3
    return;
 8009eb6:	e0d7      	b.n	800a068 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009eb8:	69bb      	ldr	r3, [r7, #24]
 8009eba:	085b      	lsrs	r3, r3, #1
 8009ebc:	f003 0301 	and.w	r3, r3, #1
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d00a      	beq.n	8009eda <HAL_SPI_IRQHandler+0x66>
 8009ec4:	69fb      	ldr	r3, [r7, #28]
 8009ec6:	09db      	lsrs	r3, r3, #7
 8009ec8:	f003 0301 	and.w	r3, r3, #1
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d004      	beq.n	8009eda <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	4798      	blx	r3
    return;
 8009ed8:	e0c6      	b.n	800a068 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009eda:	69bb      	ldr	r3, [r7, #24]
 8009edc:	095b      	lsrs	r3, r3, #5
 8009ede:	f003 0301 	and.w	r3, r3, #1
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d10c      	bne.n	8009f00 <HAL_SPI_IRQHandler+0x8c>
 8009ee6:	69bb      	ldr	r3, [r7, #24]
 8009ee8:	099b      	lsrs	r3, r3, #6
 8009eea:	f003 0301 	and.w	r3, r3, #1
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d106      	bne.n	8009f00 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009ef2:	69bb      	ldr	r3, [r7, #24]
 8009ef4:	0a1b      	lsrs	r3, r3, #8
 8009ef6:	f003 0301 	and.w	r3, r3, #1
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	f000 80b4 	beq.w	800a068 <HAL_SPI_IRQHandler+0x1f4>
 8009f00:	69fb      	ldr	r3, [r7, #28]
 8009f02:	095b      	lsrs	r3, r3, #5
 8009f04:	f003 0301 	and.w	r3, r3, #1
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	f000 80ad 	beq.w	800a068 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009f0e:	69bb      	ldr	r3, [r7, #24]
 8009f10:	099b      	lsrs	r3, r3, #6
 8009f12:	f003 0301 	and.w	r3, r3, #1
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d023      	beq.n	8009f62 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009f20:	b2db      	uxtb	r3, r3
 8009f22:	2b03      	cmp	r3, #3
 8009f24:	d011      	beq.n	8009f4a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f2a:	f043 0204 	orr.w	r2, r3, #4
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009f32:	2300      	movs	r3, #0
 8009f34:	617b      	str	r3, [r7, #20]
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	68db      	ldr	r3, [r3, #12]
 8009f3c:	617b      	str	r3, [r7, #20]
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	689b      	ldr	r3, [r3, #8]
 8009f44:	617b      	str	r3, [r7, #20]
 8009f46:	697b      	ldr	r3, [r7, #20]
 8009f48:	e00b      	b.n	8009f62 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	613b      	str	r3, [r7, #16]
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	68db      	ldr	r3, [r3, #12]
 8009f54:	613b      	str	r3, [r7, #16]
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	689b      	ldr	r3, [r3, #8]
 8009f5c:	613b      	str	r3, [r7, #16]
 8009f5e:	693b      	ldr	r3, [r7, #16]
        return;
 8009f60:	e082      	b.n	800a068 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009f62:	69bb      	ldr	r3, [r7, #24]
 8009f64:	095b      	lsrs	r3, r3, #5
 8009f66:	f003 0301 	and.w	r3, r3, #1
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d014      	beq.n	8009f98 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f72:	f043 0201 	orr.w	r2, r3, #1
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	60fb      	str	r3, [r7, #12]
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	689b      	ldr	r3, [r3, #8]
 8009f84:	60fb      	str	r3, [r7, #12]
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	681a      	ldr	r2, [r3, #0]
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009f94:	601a      	str	r2, [r3, #0]
 8009f96:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009f98:	69bb      	ldr	r3, [r7, #24]
 8009f9a:	0a1b      	lsrs	r3, r3, #8
 8009f9c:	f003 0301 	and.w	r3, r3, #1
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d00c      	beq.n	8009fbe <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fa8:	f043 0208 	orr.w	r2, r3, #8
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	60bb      	str	r3, [r7, #8]
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	689b      	ldr	r3, [r3, #8]
 8009fba:	60bb      	str	r3, [r7, #8]
 8009fbc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d04f      	beq.n	800a066 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	685a      	ldr	r2, [r3, #4]
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009fd4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2201      	movs	r2, #1
 8009fda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009fde:	69fb      	ldr	r3, [r7, #28]
 8009fe0:	f003 0302 	and.w	r3, r3, #2
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d104      	bne.n	8009ff2 <HAL_SPI_IRQHandler+0x17e>
 8009fe8:	69fb      	ldr	r3, [r7, #28]
 8009fea:	f003 0301 	and.w	r3, r3, #1
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d034      	beq.n	800a05c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	685a      	ldr	r2, [r3, #4]
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	f022 0203 	bic.w	r2, r2, #3
 800a000:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a006:	2b00      	cmp	r3, #0
 800a008:	d011      	beq.n	800a02e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a00e:	4a18      	ldr	r2, [pc, #96]	@ (800a070 <HAL_SPI_IRQHandler+0x1fc>)
 800a010:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a016:	4618      	mov	r0, r3
 800a018:	f7fc ff8e 	bl	8006f38 <HAL_DMA_Abort_IT>
 800a01c:	4603      	mov	r3, r0
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d005      	beq.n	800a02e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a026:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a032:	2b00      	cmp	r3, #0
 800a034:	d016      	beq.n	800a064 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a03a:	4a0d      	ldr	r2, [pc, #52]	@ (800a070 <HAL_SPI_IRQHandler+0x1fc>)
 800a03c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a042:	4618      	mov	r0, r3
 800a044:	f7fc ff78 	bl	8006f38 <HAL_DMA_Abort_IT>
 800a048:	4603      	mov	r3, r0
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d00a      	beq.n	800a064 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a052:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800a05a:	e003      	b.n	800a064 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a05c:	6878      	ldr	r0, [r7, #4]
 800a05e:	f000 f827 	bl	800a0b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a062:	e000      	b.n	800a066 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800a064:	bf00      	nop
    return;
 800a066:	bf00      	nop
  }
}
 800a068:	3720      	adds	r7, #32
 800a06a:	46bd      	mov	sp, r7
 800a06c:	bd80      	pop	{r7, pc}
 800a06e:	bf00      	nop
 800a070:	0800a275 	.word	0x0800a275

0800a074 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a074:	b480      	push	{r7}
 800a076:	b083      	sub	sp, #12
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800a07c:	bf00      	nop
 800a07e:	370c      	adds	r7, #12
 800a080:	46bd      	mov	sp, r7
 800a082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a086:	4770      	bx	lr

0800a088 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a088:	b480      	push	{r7}
 800a08a:	b083      	sub	sp, #12
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800a090:	bf00      	nop
 800a092:	370c      	adds	r7, #12
 800a094:	46bd      	mov	sp, r7
 800a096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09a:	4770      	bx	lr

0800a09c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a09c:	b480      	push	{r7}
 800a09e:	b083      	sub	sp, #12
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800a0a4:	bf00      	nop
 800a0a6:	370c      	adds	r7, #12
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ae:	4770      	bx	lr

0800a0b0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a0b0:	b480      	push	{r7}
 800a0b2:	b083      	sub	sp, #12
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a0b8:	bf00      	nop
 800a0ba:	370c      	adds	r7, #12
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c2:	4770      	bx	lr

0800a0c4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b084      	sub	sp, #16
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0d0:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a0d2:	f7fb ff49 	bl	8005f68 <HAL_GetTick>
 800a0d6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a0e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a0e6:	d03b      	beq.n	800a160 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	685a      	ldr	r2, [r3, #4]
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	f022 0220 	bic.w	r2, r2, #32
 800a0f6:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	689b      	ldr	r3, [r3, #8]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d10d      	bne.n	800a11c <SPI_DMAReceiveCplt+0x58>
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	685b      	ldr	r3, [r3, #4]
 800a104:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a108:	d108      	bne.n	800a11c <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	685a      	ldr	r2, [r3, #4]
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	f022 0203 	bic.w	r2, r2, #3
 800a118:	605a      	str	r2, [r3, #4]
 800a11a:	e007      	b.n	800a12c <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	685a      	ldr	r2, [r3, #4]
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	f022 0201 	bic.w	r2, r2, #1
 800a12a:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a12c:	68ba      	ldr	r2, [r7, #8]
 800a12e:	2164      	movs	r1, #100	@ 0x64
 800a130:	68f8      	ldr	r0, [r7, #12]
 800a132:	f000 f93b 	bl	800a3ac <SPI_EndRxTransaction>
 800a136:	4603      	mov	r3, r0
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d002      	beq.n	800a142 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	2220      	movs	r2, #32
 800a140:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	2200      	movs	r2, #0
 800a146:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	2201      	movs	r2, #1
 800a14c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a154:	2b00      	cmp	r3, #0
 800a156:	d003      	beq.n	800a160 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800a158:	68f8      	ldr	r0, [r7, #12]
 800a15a:	f7ff ffa9 	bl	800a0b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800a15e:	e002      	b.n	800a166 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800a160:	68f8      	ldr	r0, [r7, #12]
 800a162:	f7ff ff87 	bl	800a074 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a166:	3710      	adds	r7, #16
 800a168:	46bd      	mov	sp, r7
 800a16a:	bd80      	pop	{r7, pc}

0800a16c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b084      	sub	sp, #16
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a178:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a17a:	f7fb fef5 	bl	8005f68 <HAL_GetTick>
 800a17e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a18a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a18e:	d02f      	beq.n	800a1f0 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	685a      	ldr	r2, [r3, #4]
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f022 0220 	bic.w	r2, r2, #32
 800a19e:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a1a0:	68ba      	ldr	r2, [r7, #8]
 800a1a2:	2164      	movs	r1, #100	@ 0x64
 800a1a4:	68f8      	ldr	r0, [r7, #12]
 800a1a6:	f000 f967 	bl	800a478 <SPI_EndRxTxTransaction>
 800a1aa:	4603      	mov	r3, r0
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d005      	beq.n	800a1bc <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1b4:	f043 0220 	orr.w	r2, r3, #32
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	685a      	ldr	r2, [r3, #4]
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f022 0203 	bic.w	r2, r2, #3
 800a1ca:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	2200      	movs	r2, #0
 800a1d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	2201      	movs	r2, #1
 800a1dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d003      	beq.n	800a1f0 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800a1e8:	68f8      	ldr	r0, [r7, #12]
 800a1ea:	f7ff ff61 	bl	800a0b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800a1ee:	e002      	b.n	800a1f6 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800a1f0:	68f8      	ldr	r0, [r7, #12]
 800a1f2:	f7f9 f9e5 	bl	80035c0 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a1f6:	3710      	adds	r7, #16
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	bd80      	pop	{r7, pc}

0800a1fc <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b084      	sub	sp, #16
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a208:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800a20a:	68f8      	ldr	r0, [r7, #12]
 800a20c:	f7ff ff3c 	bl	800a088 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a210:	bf00      	nop
 800a212:	3710      	adds	r7, #16
 800a214:	46bd      	mov	sp, r7
 800a216:	bd80      	pop	{r7, pc}

0800a218 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b084      	sub	sp, #16
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a224:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800a226:	68f8      	ldr	r0, [r7, #12]
 800a228:	f7ff ff38 	bl	800a09c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a22c:	bf00      	nop
 800a22e:	3710      	adds	r7, #16
 800a230:	46bd      	mov	sp, r7
 800a232:	bd80      	pop	{r7, pc}

0800a234 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800a234:	b580      	push	{r7, lr}
 800a236:	b084      	sub	sp, #16
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a240:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	685a      	ldr	r2, [r3, #4]
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f022 0203 	bic.w	r2, r2, #3
 800a250:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a256:	f043 0210 	orr.w	r2, r3, #16
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	2201      	movs	r2, #1
 800a262:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a266:	68f8      	ldr	r0, [r7, #12]
 800a268:	f7ff ff22 	bl	800a0b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a26c:	bf00      	nop
 800a26e:	3710      	adds	r7, #16
 800a270:	46bd      	mov	sp, r7
 800a272:	bd80      	pop	{r7, pc}

0800a274 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b084      	sub	sp, #16
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a280:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	2200      	movs	r2, #0
 800a286:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	2200      	movs	r2, #0
 800a28c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a28e:	68f8      	ldr	r0, [r7, #12]
 800a290:	f7ff ff0e 	bl	800a0b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a294:	bf00      	nop
 800a296:	3710      	adds	r7, #16
 800a298:	46bd      	mov	sp, r7
 800a29a:	bd80      	pop	{r7, pc}

0800a29c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b088      	sub	sp, #32
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	60f8      	str	r0, [r7, #12]
 800a2a4:	60b9      	str	r1, [r7, #8]
 800a2a6:	603b      	str	r3, [r7, #0]
 800a2a8:	4613      	mov	r3, r2
 800a2aa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a2ac:	f7fb fe5c 	bl	8005f68 <HAL_GetTick>
 800a2b0:	4602      	mov	r2, r0
 800a2b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2b4:	1a9b      	subs	r3, r3, r2
 800a2b6:	683a      	ldr	r2, [r7, #0]
 800a2b8:	4413      	add	r3, r2
 800a2ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a2bc:	f7fb fe54 	bl	8005f68 <HAL_GetTick>
 800a2c0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a2c2:	4b39      	ldr	r3, [pc, #228]	@ (800a3a8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	015b      	lsls	r3, r3, #5
 800a2c8:	0d1b      	lsrs	r3, r3, #20
 800a2ca:	69fa      	ldr	r2, [r7, #28]
 800a2cc:	fb02 f303 	mul.w	r3, r2, r3
 800a2d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a2d2:	e055      	b.n	800a380 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2da:	d051      	beq.n	800a380 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a2dc:	f7fb fe44 	bl	8005f68 <HAL_GetTick>
 800a2e0:	4602      	mov	r2, r0
 800a2e2:	69bb      	ldr	r3, [r7, #24]
 800a2e4:	1ad3      	subs	r3, r2, r3
 800a2e6:	69fa      	ldr	r2, [r7, #28]
 800a2e8:	429a      	cmp	r2, r3
 800a2ea:	d902      	bls.n	800a2f2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800a2ec:	69fb      	ldr	r3, [r7, #28]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d13d      	bne.n	800a36e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	685a      	ldr	r2, [r3, #4]
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a300:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	685b      	ldr	r3, [r3, #4]
 800a306:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a30a:	d111      	bne.n	800a330 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	689b      	ldr	r3, [r3, #8]
 800a310:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a314:	d004      	beq.n	800a320 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	689b      	ldr	r3, [r3, #8]
 800a31a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a31e:	d107      	bne.n	800a330 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	681a      	ldr	r2, [r3, #0]
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a32e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a334:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a338:	d10f      	bne.n	800a35a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	681a      	ldr	r2, [r3, #0]
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a348:	601a      	str	r2, [r3, #0]
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	681a      	ldr	r2, [r3, #0]
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a358:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	2201      	movs	r2, #1
 800a35e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	2200      	movs	r2, #0
 800a366:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800a36a:	2303      	movs	r3, #3
 800a36c:	e018      	b.n	800a3a0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a36e:	697b      	ldr	r3, [r7, #20]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d102      	bne.n	800a37a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800a374:	2300      	movs	r3, #0
 800a376:	61fb      	str	r3, [r7, #28]
 800a378:	e002      	b.n	800a380 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800a37a:	697b      	ldr	r3, [r7, #20]
 800a37c:	3b01      	subs	r3, #1
 800a37e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	689a      	ldr	r2, [r3, #8]
 800a386:	68bb      	ldr	r3, [r7, #8]
 800a388:	4013      	ands	r3, r2
 800a38a:	68ba      	ldr	r2, [r7, #8]
 800a38c:	429a      	cmp	r2, r3
 800a38e:	bf0c      	ite	eq
 800a390:	2301      	moveq	r3, #1
 800a392:	2300      	movne	r3, #0
 800a394:	b2db      	uxtb	r3, r3
 800a396:	461a      	mov	r2, r3
 800a398:	79fb      	ldrb	r3, [r7, #7]
 800a39a:	429a      	cmp	r2, r3
 800a39c:	d19a      	bne.n	800a2d4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800a39e:	2300      	movs	r3, #0
}
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	3720      	adds	r7, #32
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	bd80      	pop	{r7, pc}
 800a3a8:	20000008 	.word	0x20000008

0800a3ac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b086      	sub	sp, #24
 800a3b0:	af02      	add	r7, sp, #8
 800a3b2:	60f8      	str	r0, [r7, #12]
 800a3b4:	60b9      	str	r1, [r7, #8]
 800a3b6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	685b      	ldr	r3, [r3, #4]
 800a3bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a3c0:	d111      	bne.n	800a3e6 <SPI_EndRxTransaction+0x3a>
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	689b      	ldr	r3, [r3, #8]
 800a3c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a3ca:	d004      	beq.n	800a3d6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	689b      	ldr	r3, [r3, #8]
 800a3d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a3d4:	d107      	bne.n	800a3e6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	681a      	ldr	r2, [r3, #0]
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a3e4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	685b      	ldr	r3, [r3, #4]
 800a3ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a3ee:	d12a      	bne.n	800a446 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	689b      	ldr	r3, [r3, #8]
 800a3f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a3f8:	d012      	beq.n	800a420 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	9300      	str	r3, [sp, #0]
 800a3fe:	68bb      	ldr	r3, [r7, #8]
 800a400:	2200      	movs	r2, #0
 800a402:	2180      	movs	r1, #128	@ 0x80
 800a404:	68f8      	ldr	r0, [r7, #12]
 800a406:	f7ff ff49 	bl	800a29c <SPI_WaitFlagStateUntilTimeout>
 800a40a:	4603      	mov	r3, r0
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d02d      	beq.n	800a46c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a414:	f043 0220 	orr.w	r2, r3, #32
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800a41c:	2303      	movs	r3, #3
 800a41e:	e026      	b.n	800a46e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	9300      	str	r3, [sp, #0]
 800a424:	68bb      	ldr	r3, [r7, #8]
 800a426:	2200      	movs	r2, #0
 800a428:	2101      	movs	r1, #1
 800a42a:	68f8      	ldr	r0, [r7, #12]
 800a42c:	f7ff ff36 	bl	800a29c <SPI_WaitFlagStateUntilTimeout>
 800a430:	4603      	mov	r3, r0
 800a432:	2b00      	cmp	r3, #0
 800a434:	d01a      	beq.n	800a46c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a43a:	f043 0220 	orr.w	r2, r3, #32
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800a442:	2303      	movs	r3, #3
 800a444:	e013      	b.n	800a46e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	9300      	str	r3, [sp, #0]
 800a44a:	68bb      	ldr	r3, [r7, #8]
 800a44c:	2200      	movs	r2, #0
 800a44e:	2101      	movs	r1, #1
 800a450:	68f8      	ldr	r0, [r7, #12]
 800a452:	f7ff ff23 	bl	800a29c <SPI_WaitFlagStateUntilTimeout>
 800a456:	4603      	mov	r3, r0
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d007      	beq.n	800a46c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a460:	f043 0220 	orr.w	r2, r3, #32
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a468:	2303      	movs	r3, #3
 800a46a:	e000      	b.n	800a46e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800a46c:	2300      	movs	r3, #0
}
 800a46e:	4618      	mov	r0, r3
 800a470:	3710      	adds	r7, #16
 800a472:	46bd      	mov	sp, r7
 800a474:	bd80      	pop	{r7, pc}
	...

0800a478 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b088      	sub	sp, #32
 800a47c:	af02      	add	r7, sp, #8
 800a47e:	60f8      	str	r0, [r7, #12]
 800a480:	60b9      	str	r1, [r7, #8]
 800a482:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	9300      	str	r3, [sp, #0]
 800a488:	68bb      	ldr	r3, [r7, #8]
 800a48a:	2201      	movs	r2, #1
 800a48c:	2102      	movs	r1, #2
 800a48e:	68f8      	ldr	r0, [r7, #12]
 800a490:	f7ff ff04 	bl	800a29c <SPI_WaitFlagStateUntilTimeout>
 800a494:	4603      	mov	r3, r0
 800a496:	2b00      	cmp	r3, #0
 800a498:	d007      	beq.n	800a4aa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a49e:	f043 0220 	orr.w	r2, r3, #32
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800a4a6:	2303      	movs	r3, #3
 800a4a8:	e032      	b.n	800a510 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a4aa:	4b1b      	ldr	r3, [pc, #108]	@ (800a518 <SPI_EndRxTxTransaction+0xa0>)
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	4a1b      	ldr	r2, [pc, #108]	@ (800a51c <SPI_EndRxTxTransaction+0xa4>)
 800a4b0:	fba2 2303 	umull	r2, r3, r2, r3
 800a4b4:	0d5b      	lsrs	r3, r3, #21
 800a4b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a4ba:	fb02 f303 	mul.w	r3, r2, r3
 800a4be:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	685b      	ldr	r3, [r3, #4]
 800a4c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a4c8:	d112      	bne.n	800a4f0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	9300      	str	r3, [sp, #0]
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	2180      	movs	r1, #128	@ 0x80
 800a4d4:	68f8      	ldr	r0, [r7, #12]
 800a4d6:	f7ff fee1 	bl	800a29c <SPI_WaitFlagStateUntilTimeout>
 800a4da:	4603      	mov	r3, r0
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d016      	beq.n	800a50e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4e4:	f043 0220 	orr.w	r2, r3, #32
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a4ec:	2303      	movs	r3, #3
 800a4ee:	e00f      	b.n	800a510 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a4f0:	697b      	ldr	r3, [r7, #20]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d00a      	beq.n	800a50c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800a4f6:	697b      	ldr	r3, [r7, #20]
 800a4f8:	3b01      	subs	r3, #1
 800a4fa:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	689b      	ldr	r3, [r3, #8]
 800a502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a506:	2b80      	cmp	r3, #128	@ 0x80
 800a508:	d0f2      	beq.n	800a4f0 <SPI_EndRxTxTransaction+0x78>
 800a50a:	e000      	b.n	800a50e <SPI_EndRxTxTransaction+0x96>
        break;
 800a50c:	bf00      	nop
  }

  return HAL_OK;
 800a50e:	2300      	movs	r3, #0
}
 800a510:	4618      	mov	r0, r3
 800a512:	3718      	adds	r7, #24
 800a514:	46bd      	mov	sp, r7
 800a516:	bd80      	pop	{r7, pc}
 800a518:	20000008 	.word	0x20000008
 800a51c:	165e9f81 	.word	0x165e9f81

0800a520 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b082      	sub	sp, #8
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d101      	bne.n	800a532 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a52e:	2301      	movs	r3, #1
 800a530:	e041      	b.n	800a5b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a538:	b2db      	uxtb	r3, r3
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d106      	bne.n	800a54c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	2200      	movs	r2, #0
 800a542:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a546:	6878      	ldr	r0, [r7, #4]
 800a548:	f7fb f9c0 	bl	80058cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2202      	movs	r2, #2
 800a550:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681a      	ldr	r2, [r3, #0]
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	3304      	adds	r3, #4
 800a55c:	4619      	mov	r1, r3
 800a55e:	4610      	mov	r0, r2
 800a560:	f000 fe3c 	bl	800b1dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2201      	movs	r2, #1
 800a568:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2201      	movs	r2, #1
 800a570:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	2201      	movs	r2, #1
 800a578:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2201      	movs	r2, #1
 800a580:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2201      	movs	r2, #1
 800a588:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	2201      	movs	r2, #1
 800a590:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2201      	movs	r2, #1
 800a598:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2201      	movs	r2, #1
 800a5a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2201      	movs	r2, #1
 800a5a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2201      	movs	r2, #1
 800a5b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a5b4:	2300      	movs	r3, #0
}
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	3708      	adds	r7, #8
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bd80      	pop	{r7, pc}
	...

0800a5c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b085      	sub	sp, #20
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a5ce:	b2db      	uxtb	r3, r3
 800a5d0:	2b01      	cmp	r3, #1
 800a5d2:	d001      	beq.n	800a5d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a5d4:	2301      	movs	r3, #1
 800a5d6:	e04e      	b.n	800a676 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2202      	movs	r2, #2
 800a5dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	68da      	ldr	r2, [r3, #12]
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	f042 0201 	orr.w	r2, r2, #1
 800a5ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	4a23      	ldr	r2, [pc, #140]	@ (800a684 <HAL_TIM_Base_Start_IT+0xc4>)
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d022      	beq.n	800a640 <HAL_TIM_Base_Start_IT+0x80>
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a602:	d01d      	beq.n	800a640 <HAL_TIM_Base_Start_IT+0x80>
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	4a1f      	ldr	r2, [pc, #124]	@ (800a688 <HAL_TIM_Base_Start_IT+0xc8>)
 800a60a:	4293      	cmp	r3, r2
 800a60c:	d018      	beq.n	800a640 <HAL_TIM_Base_Start_IT+0x80>
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	4a1e      	ldr	r2, [pc, #120]	@ (800a68c <HAL_TIM_Base_Start_IT+0xcc>)
 800a614:	4293      	cmp	r3, r2
 800a616:	d013      	beq.n	800a640 <HAL_TIM_Base_Start_IT+0x80>
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	4a1c      	ldr	r2, [pc, #112]	@ (800a690 <HAL_TIM_Base_Start_IT+0xd0>)
 800a61e:	4293      	cmp	r3, r2
 800a620:	d00e      	beq.n	800a640 <HAL_TIM_Base_Start_IT+0x80>
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	4a1b      	ldr	r2, [pc, #108]	@ (800a694 <HAL_TIM_Base_Start_IT+0xd4>)
 800a628:	4293      	cmp	r3, r2
 800a62a:	d009      	beq.n	800a640 <HAL_TIM_Base_Start_IT+0x80>
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	4a19      	ldr	r2, [pc, #100]	@ (800a698 <HAL_TIM_Base_Start_IT+0xd8>)
 800a632:	4293      	cmp	r3, r2
 800a634:	d004      	beq.n	800a640 <HAL_TIM_Base_Start_IT+0x80>
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	4a18      	ldr	r2, [pc, #96]	@ (800a69c <HAL_TIM_Base_Start_IT+0xdc>)
 800a63c:	4293      	cmp	r3, r2
 800a63e:	d111      	bne.n	800a664 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	689b      	ldr	r3, [r3, #8]
 800a646:	f003 0307 	and.w	r3, r3, #7
 800a64a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	2b06      	cmp	r3, #6
 800a650:	d010      	beq.n	800a674 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	681a      	ldr	r2, [r3, #0]
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	f042 0201 	orr.w	r2, r2, #1
 800a660:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a662:	e007      	b.n	800a674 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	681a      	ldr	r2, [r3, #0]
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	f042 0201 	orr.w	r2, r2, #1
 800a672:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a674:	2300      	movs	r3, #0
}
 800a676:	4618      	mov	r0, r3
 800a678:	3714      	adds	r7, #20
 800a67a:	46bd      	mov	sp, r7
 800a67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a680:	4770      	bx	lr
 800a682:	bf00      	nop
 800a684:	40010000 	.word	0x40010000
 800a688:	40000400 	.word	0x40000400
 800a68c:	40000800 	.word	0x40000800
 800a690:	40000c00 	.word	0x40000c00
 800a694:	40010400 	.word	0x40010400
 800a698:	40014000 	.word	0x40014000
 800a69c:	40001800 	.word	0x40001800

0800a6a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b082      	sub	sp, #8
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d101      	bne.n	800a6b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	e041      	b.n	800a736 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a6b8:	b2db      	uxtb	r3, r3
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d106      	bne.n	800a6cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a6c6:	6878      	ldr	r0, [r7, #4]
 800a6c8:	f000 f839 	bl	800a73e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2202      	movs	r2, #2
 800a6d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681a      	ldr	r2, [r3, #0]
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	3304      	adds	r3, #4
 800a6dc:	4619      	mov	r1, r3
 800a6de:	4610      	mov	r0, r2
 800a6e0:	f000 fd7c 	bl	800b1dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	2201      	movs	r2, #1
 800a6e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2201      	movs	r2, #1
 800a6f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	2201      	movs	r2, #1
 800a700:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2201      	movs	r2, #1
 800a708:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	2201      	movs	r2, #1
 800a710:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	2201      	movs	r2, #1
 800a718:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	2201      	movs	r2, #1
 800a720:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	2201      	movs	r2, #1
 800a728:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	2201      	movs	r2, #1
 800a730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a734:	2300      	movs	r3, #0
}
 800a736:	4618      	mov	r0, r3
 800a738:	3708      	adds	r7, #8
 800a73a:	46bd      	mov	sp, r7
 800a73c:	bd80      	pop	{r7, pc}

0800a73e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a73e:	b480      	push	{r7}
 800a740:	b083      	sub	sp, #12
 800a742:	af00      	add	r7, sp, #0
 800a744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a746:	bf00      	nop
 800a748:	370c      	adds	r7, #12
 800a74a:	46bd      	mov	sp, r7
 800a74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a750:	4770      	bx	lr
	...

0800a754 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b086      	sub	sp, #24
 800a758:	af00      	add	r7, sp, #0
 800a75a:	60f8      	str	r0, [r7, #12]
 800a75c:	60b9      	str	r1, [r7, #8]
 800a75e:	607a      	str	r2, [r7, #4]
 800a760:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800a762:	2300      	movs	r3, #0
 800a764:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800a766:	68bb      	ldr	r3, [r7, #8]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d109      	bne.n	800a780 <HAL_TIM_PWM_Start_DMA+0x2c>
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a772:	b2db      	uxtb	r3, r3
 800a774:	2b02      	cmp	r3, #2
 800a776:	bf0c      	ite	eq
 800a778:	2301      	moveq	r3, #1
 800a77a:	2300      	movne	r3, #0
 800a77c:	b2db      	uxtb	r3, r3
 800a77e:	e022      	b.n	800a7c6 <HAL_TIM_PWM_Start_DMA+0x72>
 800a780:	68bb      	ldr	r3, [r7, #8]
 800a782:	2b04      	cmp	r3, #4
 800a784:	d109      	bne.n	800a79a <HAL_TIM_PWM_Start_DMA+0x46>
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a78c:	b2db      	uxtb	r3, r3
 800a78e:	2b02      	cmp	r3, #2
 800a790:	bf0c      	ite	eq
 800a792:	2301      	moveq	r3, #1
 800a794:	2300      	movne	r3, #0
 800a796:	b2db      	uxtb	r3, r3
 800a798:	e015      	b.n	800a7c6 <HAL_TIM_PWM_Start_DMA+0x72>
 800a79a:	68bb      	ldr	r3, [r7, #8]
 800a79c:	2b08      	cmp	r3, #8
 800a79e:	d109      	bne.n	800a7b4 <HAL_TIM_PWM_Start_DMA+0x60>
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a7a6:	b2db      	uxtb	r3, r3
 800a7a8:	2b02      	cmp	r3, #2
 800a7aa:	bf0c      	ite	eq
 800a7ac:	2301      	moveq	r3, #1
 800a7ae:	2300      	movne	r3, #0
 800a7b0:	b2db      	uxtb	r3, r3
 800a7b2:	e008      	b.n	800a7c6 <HAL_TIM_PWM_Start_DMA+0x72>
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a7ba:	b2db      	uxtb	r3, r3
 800a7bc:	2b02      	cmp	r3, #2
 800a7be:	bf0c      	ite	eq
 800a7c0:	2301      	moveq	r3, #1
 800a7c2:	2300      	movne	r3, #0
 800a7c4:	b2db      	uxtb	r3, r3
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d001      	beq.n	800a7ce <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800a7ca:	2302      	movs	r3, #2
 800a7cc:	e171      	b.n	800aab2 <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800a7ce:	68bb      	ldr	r3, [r7, #8]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d109      	bne.n	800a7e8 <HAL_TIM_PWM_Start_DMA+0x94>
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a7da:	b2db      	uxtb	r3, r3
 800a7dc:	2b01      	cmp	r3, #1
 800a7de:	bf0c      	ite	eq
 800a7e0:	2301      	moveq	r3, #1
 800a7e2:	2300      	movne	r3, #0
 800a7e4:	b2db      	uxtb	r3, r3
 800a7e6:	e022      	b.n	800a82e <HAL_TIM_PWM_Start_DMA+0xda>
 800a7e8:	68bb      	ldr	r3, [r7, #8]
 800a7ea:	2b04      	cmp	r3, #4
 800a7ec:	d109      	bne.n	800a802 <HAL_TIM_PWM_Start_DMA+0xae>
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a7f4:	b2db      	uxtb	r3, r3
 800a7f6:	2b01      	cmp	r3, #1
 800a7f8:	bf0c      	ite	eq
 800a7fa:	2301      	moveq	r3, #1
 800a7fc:	2300      	movne	r3, #0
 800a7fe:	b2db      	uxtb	r3, r3
 800a800:	e015      	b.n	800a82e <HAL_TIM_PWM_Start_DMA+0xda>
 800a802:	68bb      	ldr	r3, [r7, #8]
 800a804:	2b08      	cmp	r3, #8
 800a806:	d109      	bne.n	800a81c <HAL_TIM_PWM_Start_DMA+0xc8>
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a80e:	b2db      	uxtb	r3, r3
 800a810:	2b01      	cmp	r3, #1
 800a812:	bf0c      	ite	eq
 800a814:	2301      	moveq	r3, #1
 800a816:	2300      	movne	r3, #0
 800a818:	b2db      	uxtb	r3, r3
 800a81a:	e008      	b.n	800a82e <HAL_TIM_PWM_Start_DMA+0xda>
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a822:	b2db      	uxtb	r3, r3
 800a824:	2b01      	cmp	r3, #1
 800a826:	bf0c      	ite	eq
 800a828:	2301      	moveq	r3, #1
 800a82a:	2300      	movne	r3, #0
 800a82c:	b2db      	uxtb	r3, r3
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d024      	beq.n	800a87c <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d002      	beq.n	800a83e <HAL_TIM_PWM_Start_DMA+0xea>
 800a838:	887b      	ldrh	r3, [r7, #2]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d101      	bne.n	800a842 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 800a83e:	2301      	movs	r3, #1
 800a840:	e137      	b.n	800aab2 <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a842:	68bb      	ldr	r3, [r7, #8]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d104      	bne.n	800a852 <HAL_TIM_PWM_Start_DMA+0xfe>
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	2202      	movs	r2, #2
 800a84c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a850:	e016      	b.n	800a880 <HAL_TIM_PWM_Start_DMA+0x12c>
 800a852:	68bb      	ldr	r3, [r7, #8]
 800a854:	2b04      	cmp	r3, #4
 800a856:	d104      	bne.n	800a862 <HAL_TIM_PWM_Start_DMA+0x10e>
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	2202      	movs	r2, #2
 800a85c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a860:	e00e      	b.n	800a880 <HAL_TIM_PWM_Start_DMA+0x12c>
 800a862:	68bb      	ldr	r3, [r7, #8]
 800a864:	2b08      	cmp	r3, #8
 800a866:	d104      	bne.n	800a872 <HAL_TIM_PWM_Start_DMA+0x11e>
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	2202      	movs	r2, #2
 800a86c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a870:	e006      	b.n	800a880 <HAL_TIM_PWM_Start_DMA+0x12c>
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	2202      	movs	r2, #2
 800a876:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a87a:	e001      	b.n	800a880 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 800a87c:	2301      	movs	r3, #1
 800a87e:	e118      	b.n	800aab2 <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 800a880:	68bb      	ldr	r3, [r7, #8]
 800a882:	2b0c      	cmp	r3, #12
 800a884:	f200 80ae 	bhi.w	800a9e4 <HAL_TIM_PWM_Start_DMA+0x290>
 800a888:	a201      	add	r2, pc, #4	@ (adr r2, 800a890 <HAL_TIM_PWM_Start_DMA+0x13c>)
 800a88a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a88e:	bf00      	nop
 800a890:	0800a8c5 	.word	0x0800a8c5
 800a894:	0800a9e5 	.word	0x0800a9e5
 800a898:	0800a9e5 	.word	0x0800a9e5
 800a89c:	0800a9e5 	.word	0x0800a9e5
 800a8a0:	0800a90d 	.word	0x0800a90d
 800a8a4:	0800a9e5 	.word	0x0800a9e5
 800a8a8:	0800a9e5 	.word	0x0800a9e5
 800a8ac:	0800a9e5 	.word	0x0800a9e5
 800a8b0:	0800a955 	.word	0x0800a955
 800a8b4:	0800a9e5 	.word	0x0800a9e5
 800a8b8:	0800a9e5 	.word	0x0800a9e5
 800a8bc:	0800a9e5 	.word	0x0800a9e5
 800a8c0:	0800a99d 	.word	0x0800a99d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8c8:	4a7c      	ldr	r2, [pc, #496]	@ (800aabc <HAL_TIM_PWM_Start_DMA+0x368>)
 800a8ca:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8d0:	4a7b      	ldr	r2, [pc, #492]	@ (800aac0 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800a8d2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8d8:	4a7a      	ldr	r2, [pc, #488]	@ (800aac4 <HAL_TIM_PWM_Start_DMA+0x370>)
 800a8da:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800a8e0:	6879      	ldr	r1, [r7, #4]
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	3334      	adds	r3, #52	@ 0x34
 800a8e8:	461a      	mov	r2, r3
 800a8ea:	887b      	ldrh	r3, [r7, #2]
 800a8ec:	f7fc fa5c 	bl	8006da8 <HAL_DMA_Start_IT>
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d001      	beq.n	800a8fa <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a8f6:	2301      	movs	r3, #1
 800a8f8:	e0db      	b.n	800aab2 <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	68da      	ldr	r2, [r3, #12]
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a908:	60da      	str	r2, [r3, #12]
      break;
 800a90a:	e06e      	b.n	800a9ea <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a910:	4a6a      	ldr	r2, [pc, #424]	@ (800aabc <HAL_TIM_PWM_Start_DMA+0x368>)
 800a912:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a918:	4a69      	ldr	r2, [pc, #420]	@ (800aac0 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800a91a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a920:	4a68      	ldr	r2, [pc, #416]	@ (800aac4 <HAL_TIM_PWM_Start_DMA+0x370>)
 800a922:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800a928:	6879      	ldr	r1, [r7, #4]
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	3338      	adds	r3, #56	@ 0x38
 800a930:	461a      	mov	r2, r3
 800a932:	887b      	ldrh	r3, [r7, #2]
 800a934:	f7fc fa38 	bl	8006da8 <HAL_DMA_Start_IT>
 800a938:	4603      	mov	r3, r0
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d001      	beq.n	800a942 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a93e:	2301      	movs	r3, #1
 800a940:	e0b7      	b.n	800aab2 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	68da      	ldr	r2, [r3, #12]
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a950:	60da      	str	r2, [r3, #12]
      break;
 800a952:	e04a      	b.n	800a9ea <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a958:	4a58      	ldr	r2, [pc, #352]	@ (800aabc <HAL_TIM_PWM_Start_DMA+0x368>)
 800a95a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a960:	4a57      	ldr	r2, [pc, #348]	@ (800aac0 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800a962:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a968:	4a56      	ldr	r2, [pc, #344]	@ (800aac4 <HAL_TIM_PWM_Start_DMA+0x370>)
 800a96a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800a970:	6879      	ldr	r1, [r7, #4]
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	333c      	adds	r3, #60	@ 0x3c
 800a978:	461a      	mov	r2, r3
 800a97a:	887b      	ldrh	r3, [r7, #2]
 800a97c:	f7fc fa14 	bl	8006da8 <HAL_DMA_Start_IT>
 800a980:	4603      	mov	r3, r0
 800a982:	2b00      	cmp	r3, #0
 800a984:	d001      	beq.n	800a98a <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a986:	2301      	movs	r3, #1
 800a988:	e093      	b.n	800aab2 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	68da      	ldr	r2, [r3, #12]
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a998:	60da      	str	r2, [r3, #12]
      break;
 800a99a:	e026      	b.n	800a9ea <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9a0:	4a46      	ldr	r2, [pc, #280]	@ (800aabc <HAL_TIM_PWM_Start_DMA+0x368>)
 800a9a2:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9a8:	4a45      	ldr	r2, [pc, #276]	@ (800aac0 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800a9aa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9b0:	4a44      	ldr	r2, [pc, #272]	@ (800aac4 <HAL_TIM_PWM_Start_DMA+0x370>)
 800a9b2:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a9b8:	6879      	ldr	r1, [r7, #4]
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	3340      	adds	r3, #64	@ 0x40
 800a9c0:	461a      	mov	r2, r3
 800a9c2:	887b      	ldrh	r3, [r7, #2]
 800a9c4:	f7fc f9f0 	bl	8006da8 <HAL_DMA_Start_IT>
 800a9c8:	4603      	mov	r3, r0
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d001      	beq.n	800a9d2 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	e06f      	b.n	800aab2 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	68da      	ldr	r2, [r3, #12]
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a9e0:	60da      	str	r2, [r3, #12]
      break;
 800a9e2:	e002      	b.n	800a9ea <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 800a9e4:	2301      	movs	r3, #1
 800a9e6:	75fb      	strb	r3, [r7, #23]
      break;
 800a9e8:	bf00      	nop
  }

  if (status == HAL_OK)
 800a9ea:	7dfb      	ldrb	r3, [r7, #23]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d15f      	bne.n	800aab0 <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	2201      	movs	r2, #1
 800a9f6:	68b9      	ldr	r1, [r7, #8]
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	f000 fedf 	bl	800b7bc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	4a31      	ldr	r2, [pc, #196]	@ (800aac8 <HAL_TIM_PWM_Start_DMA+0x374>)
 800aa04:	4293      	cmp	r3, r2
 800aa06:	d004      	beq.n	800aa12 <HAL_TIM_PWM_Start_DMA+0x2be>
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	4a2f      	ldr	r2, [pc, #188]	@ (800aacc <HAL_TIM_PWM_Start_DMA+0x378>)
 800aa0e:	4293      	cmp	r3, r2
 800aa10:	d101      	bne.n	800aa16 <HAL_TIM_PWM_Start_DMA+0x2c2>
 800aa12:	2301      	movs	r3, #1
 800aa14:	e000      	b.n	800aa18 <HAL_TIM_PWM_Start_DMA+0x2c4>
 800aa16:	2300      	movs	r3, #0
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d007      	beq.n	800aa2c <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800aa2a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	4a25      	ldr	r2, [pc, #148]	@ (800aac8 <HAL_TIM_PWM_Start_DMA+0x374>)
 800aa32:	4293      	cmp	r3, r2
 800aa34:	d022      	beq.n	800aa7c <HAL_TIM_PWM_Start_DMA+0x328>
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa3e:	d01d      	beq.n	800aa7c <HAL_TIM_PWM_Start_DMA+0x328>
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	4a22      	ldr	r2, [pc, #136]	@ (800aad0 <HAL_TIM_PWM_Start_DMA+0x37c>)
 800aa46:	4293      	cmp	r3, r2
 800aa48:	d018      	beq.n	800aa7c <HAL_TIM_PWM_Start_DMA+0x328>
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	4a21      	ldr	r2, [pc, #132]	@ (800aad4 <HAL_TIM_PWM_Start_DMA+0x380>)
 800aa50:	4293      	cmp	r3, r2
 800aa52:	d013      	beq.n	800aa7c <HAL_TIM_PWM_Start_DMA+0x328>
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	4a1f      	ldr	r2, [pc, #124]	@ (800aad8 <HAL_TIM_PWM_Start_DMA+0x384>)
 800aa5a:	4293      	cmp	r3, r2
 800aa5c:	d00e      	beq.n	800aa7c <HAL_TIM_PWM_Start_DMA+0x328>
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	4a1a      	ldr	r2, [pc, #104]	@ (800aacc <HAL_TIM_PWM_Start_DMA+0x378>)
 800aa64:	4293      	cmp	r3, r2
 800aa66:	d009      	beq.n	800aa7c <HAL_TIM_PWM_Start_DMA+0x328>
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	4a1b      	ldr	r2, [pc, #108]	@ (800aadc <HAL_TIM_PWM_Start_DMA+0x388>)
 800aa6e:	4293      	cmp	r3, r2
 800aa70:	d004      	beq.n	800aa7c <HAL_TIM_PWM_Start_DMA+0x328>
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	4a1a      	ldr	r2, [pc, #104]	@ (800aae0 <HAL_TIM_PWM_Start_DMA+0x38c>)
 800aa78:	4293      	cmp	r3, r2
 800aa7a:	d111      	bne.n	800aaa0 <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	689b      	ldr	r3, [r3, #8]
 800aa82:	f003 0307 	and.w	r3, r3, #7
 800aa86:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa88:	693b      	ldr	r3, [r7, #16]
 800aa8a:	2b06      	cmp	r3, #6
 800aa8c:	d010      	beq.n	800aab0 <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	681a      	ldr	r2, [r3, #0]
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f042 0201 	orr.w	r2, r2, #1
 800aa9c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa9e:	e007      	b.n	800aab0 <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	681a      	ldr	r2, [r3, #0]
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	f042 0201 	orr.w	r2, r2, #1
 800aaae:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800aab0:	7dfb      	ldrb	r3, [r7, #23]
}
 800aab2:	4618      	mov	r0, r3
 800aab4:	3718      	adds	r7, #24
 800aab6:	46bd      	mov	sp, r7
 800aab8:	bd80      	pop	{r7, pc}
 800aaba:	bf00      	nop
 800aabc:	0800b0cd 	.word	0x0800b0cd
 800aac0:	0800b175 	.word	0x0800b175
 800aac4:	0800b03b 	.word	0x0800b03b
 800aac8:	40010000 	.word	0x40010000
 800aacc:	40010400 	.word	0x40010400
 800aad0:	40000400 	.word	0x40000400
 800aad4:	40000800 	.word	0x40000800
 800aad8:	40000c00 	.word	0x40000c00
 800aadc:	40014000 	.word	0x40014000
 800aae0:	40001800 	.word	0x40001800

0800aae4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b084      	sub	sp, #16
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	68db      	ldr	r3, [r3, #12]
 800aaf2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	691b      	ldr	r3, [r3, #16]
 800aafa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800aafc:	68bb      	ldr	r3, [r7, #8]
 800aafe:	f003 0302 	and.w	r3, r3, #2
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d020      	beq.n	800ab48 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	f003 0302 	and.w	r3, r3, #2
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d01b      	beq.n	800ab48 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	f06f 0202 	mvn.w	r2, #2
 800ab18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	2201      	movs	r2, #1
 800ab1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	699b      	ldr	r3, [r3, #24]
 800ab26:	f003 0303 	and.w	r3, r3, #3
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d003      	beq.n	800ab36 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ab2e:	6878      	ldr	r0, [r7, #4]
 800ab30:	f000 fa5b 	bl	800afea <HAL_TIM_IC_CaptureCallback>
 800ab34:	e005      	b.n	800ab42 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ab36:	6878      	ldr	r0, [r7, #4]
 800ab38:	f000 fa4d 	bl	800afd6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab3c:	6878      	ldr	r0, [r7, #4]
 800ab3e:	f000 fa5e 	bl	800affe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	2200      	movs	r2, #0
 800ab46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ab48:	68bb      	ldr	r3, [r7, #8]
 800ab4a:	f003 0304 	and.w	r3, r3, #4
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d020      	beq.n	800ab94 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	f003 0304 	and.w	r3, r3, #4
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d01b      	beq.n	800ab94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	f06f 0204 	mvn.w	r2, #4
 800ab64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	2202      	movs	r2, #2
 800ab6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	699b      	ldr	r3, [r3, #24]
 800ab72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d003      	beq.n	800ab82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ab7a:	6878      	ldr	r0, [r7, #4]
 800ab7c:	f000 fa35 	bl	800afea <HAL_TIM_IC_CaptureCallback>
 800ab80:	e005      	b.n	800ab8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ab82:	6878      	ldr	r0, [r7, #4]
 800ab84:	f000 fa27 	bl	800afd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab88:	6878      	ldr	r0, [r7, #4]
 800ab8a:	f000 fa38 	bl	800affe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	2200      	movs	r2, #0
 800ab92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ab94:	68bb      	ldr	r3, [r7, #8]
 800ab96:	f003 0308 	and.w	r3, r3, #8
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d020      	beq.n	800abe0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	f003 0308 	and.w	r3, r3, #8
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d01b      	beq.n	800abe0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	f06f 0208 	mvn.w	r2, #8
 800abb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	2204      	movs	r2, #4
 800abb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	69db      	ldr	r3, [r3, #28]
 800abbe:	f003 0303 	and.w	r3, r3, #3
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d003      	beq.n	800abce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800abc6:	6878      	ldr	r0, [r7, #4]
 800abc8:	f000 fa0f 	bl	800afea <HAL_TIM_IC_CaptureCallback>
 800abcc:	e005      	b.n	800abda <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f000 fa01 	bl	800afd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800abd4:	6878      	ldr	r0, [r7, #4]
 800abd6:	f000 fa12 	bl	800affe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2200      	movs	r2, #0
 800abde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	f003 0310 	and.w	r3, r3, #16
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d020      	beq.n	800ac2c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	f003 0310 	and.w	r3, r3, #16
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d01b      	beq.n	800ac2c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	f06f 0210 	mvn.w	r2, #16
 800abfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	2208      	movs	r2, #8
 800ac02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	69db      	ldr	r3, [r3, #28]
 800ac0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d003      	beq.n	800ac1a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ac12:	6878      	ldr	r0, [r7, #4]
 800ac14:	f000 f9e9 	bl	800afea <HAL_TIM_IC_CaptureCallback>
 800ac18:	e005      	b.n	800ac26 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac1a:	6878      	ldr	r0, [r7, #4]
 800ac1c:	f000 f9db 	bl	800afd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac20:	6878      	ldr	r0, [r7, #4]
 800ac22:	f000 f9ec 	bl	800affe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	2200      	movs	r2, #0
 800ac2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ac2c:	68bb      	ldr	r3, [r7, #8]
 800ac2e:	f003 0301 	and.w	r3, r3, #1
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d00c      	beq.n	800ac50 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	f003 0301 	and.w	r3, r3, #1
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d007      	beq.n	800ac50 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f06f 0201 	mvn.w	r2, #1
 800ac48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ac4a:	6878      	ldr	r0, [r7, #4]
 800ac4c:	f7f8 fc38 	bl	80034c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800ac50:	68bb      	ldr	r3, [r7, #8]
 800ac52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d00c      	beq.n	800ac74 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d007      	beq.n	800ac74 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800ac6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	f000 fe50 	bl	800b914 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ac74:	68bb      	ldr	r3, [r7, #8]
 800ac76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d00c      	beq.n	800ac98 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d007      	beq.n	800ac98 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ac90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ac92:	6878      	ldr	r0, [r7, #4]
 800ac94:	f000 f9bd 	bl	800b012 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ac98:	68bb      	ldr	r3, [r7, #8]
 800ac9a:	f003 0320 	and.w	r3, r3, #32
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d00c      	beq.n	800acbc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	f003 0320 	and.w	r3, r3, #32
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d007      	beq.n	800acbc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	f06f 0220 	mvn.w	r2, #32
 800acb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800acb6:	6878      	ldr	r0, [r7, #4]
 800acb8:	f000 fe22 	bl	800b900 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800acbc:	bf00      	nop
 800acbe:	3710      	adds	r7, #16
 800acc0:	46bd      	mov	sp, r7
 800acc2:	bd80      	pop	{r7, pc}

0800acc4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800acc4:	b580      	push	{r7, lr}
 800acc6:	b086      	sub	sp, #24
 800acc8:	af00      	add	r7, sp, #0
 800acca:	60f8      	str	r0, [r7, #12]
 800accc:	60b9      	str	r1, [r7, #8]
 800acce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800acd0:	2300      	movs	r3, #0
 800acd2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800acda:	2b01      	cmp	r3, #1
 800acdc:	d101      	bne.n	800ace2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800acde:	2302      	movs	r3, #2
 800ace0:	e0ae      	b.n	800ae40 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	2201      	movs	r2, #1
 800ace6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	2b0c      	cmp	r3, #12
 800acee:	f200 809f 	bhi.w	800ae30 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800acf2:	a201      	add	r2, pc, #4	@ (adr r2, 800acf8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800acf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acf8:	0800ad2d 	.word	0x0800ad2d
 800acfc:	0800ae31 	.word	0x0800ae31
 800ad00:	0800ae31 	.word	0x0800ae31
 800ad04:	0800ae31 	.word	0x0800ae31
 800ad08:	0800ad6d 	.word	0x0800ad6d
 800ad0c:	0800ae31 	.word	0x0800ae31
 800ad10:	0800ae31 	.word	0x0800ae31
 800ad14:	0800ae31 	.word	0x0800ae31
 800ad18:	0800adaf 	.word	0x0800adaf
 800ad1c:	0800ae31 	.word	0x0800ae31
 800ad20:	0800ae31 	.word	0x0800ae31
 800ad24:	0800ae31 	.word	0x0800ae31
 800ad28:	0800adef 	.word	0x0800adef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	68b9      	ldr	r1, [r7, #8]
 800ad32:	4618      	mov	r0, r3
 800ad34:	f000 faf8 	bl	800b328 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	699a      	ldr	r2, [r3, #24]
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	f042 0208 	orr.w	r2, r2, #8
 800ad46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	699a      	ldr	r2, [r3, #24]
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	f022 0204 	bic.w	r2, r2, #4
 800ad56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	6999      	ldr	r1, [r3, #24]
 800ad5e:	68bb      	ldr	r3, [r7, #8]
 800ad60:	691a      	ldr	r2, [r3, #16]
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	430a      	orrs	r2, r1
 800ad68:	619a      	str	r2, [r3, #24]
      break;
 800ad6a:	e064      	b.n	800ae36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	68b9      	ldr	r1, [r7, #8]
 800ad72:	4618      	mov	r0, r3
 800ad74:	f000 fb48 	bl	800b408 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	699a      	ldr	r2, [r3, #24]
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ad86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	699a      	ldr	r2, [r3, #24]
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ad96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	6999      	ldr	r1, [r3, #24]
 800ad9e:	68bb      	ldr	r3, [r7, #8]
 800ada0:	691b      	ldr	r3, [r3, #16]
 800ada2:	021a      	lsls	r2, r3, #8
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	430a      	orrs	r2, r1
 800adaa:	619a      	str	r2, [r3, #24]
      break;
 800adac:	e043      	b.n	800ae36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	68b9      	ldr	r1, [r7, #8]
 800adb4:	4618      	mov	r0, r3
 800adb6:	f000 fb9d 	bl	800b4f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	69da      	ldr	r2, [r3, #28]
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	f042 0208 	orr.w	r2, r2, #8
 800adc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	69da      	ldr	r2, [r3, #28]
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	f022 0204 	bic.w	r2, r2, #4
 800add8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	69d9      	ldr	r1, [r3, #28]
 800ade0:	68bb      	ldr	r3, [r7, #8]
 800ade2:	691a      	ldr	r2, [r3, #16]
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	430a      	orrs	r2, r1
 800adea:	61da      	str	r2, [r3, #28]
      break;
 800adec:	e023      	b.n	800ae36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	68b9      	ldr	r1, [r7, #8]
 800adf4:	4618      	mov	r0, r3
 800adf6:	f000 fbf1 	bl	800b5dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	69da      	ldr	r2, [r3, #28]
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ae08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	69da      	ldr	r2, [r3, #28]
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ae18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	69d9      	ldr	r1, [r3, #28]
 800ae20:	68bb      	ldr	r3, [r7, #8]
 800ae22:	691b      	ldr	r3, [r3, #16]
 800ae24:	021a      	lsls	r2, r3, #8
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	430a      	orrs	r2, r1
 800ae2c:	61da      	str	r2, [r3, #28]
      break;
 800ae2e:	e002      	b.n	800ae36 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800ae30:	2301      	movs	r3, #1
 800ae32:	75fb      	strb	r3, [r7, #23]
      break;
 800ae34:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	2200      	movs	r2, #0
 800ae3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ae3e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae40:	4618      	mov	r0, r3
 800ae42:	3718      	adds	r7, #24
 800ae44:	46bd      	mov	sp, r7
 800ae46:	bd80      	pop	{r7, pc}

0800ae48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ae48:	b580      	push	{r7, lr}
 800ae4a:	b084      	sub	sp, #16
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	6078      	str	r0, [r7, #4]
 800ae50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ae52:	2300      	movs	r3, #0
 800ae54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ae5c:	2b01      	cmp	r3, #1
 800ae5e:	d101      	bne.n	800ae64 <HAL_TIM_ConfigClockSource+0x1c>
 800ae60:	2302      	movs	r3, #2
 800ae62:	e0b4      	b.n	800afce <HAL_TIM_ConfigClockSource+0x186>
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	2201      	movs	r2, #1
 800ae68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	2202      	movs	r2, #2
 800ae70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	689b      	ldr	r3, [r3, #8]
 800ae7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ae7c:	68bb      	ldr	r3, [r7, #8]
 800ae7e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800ae82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ae84:	68bb      	ldr	r3, [r7, #8]
 800ae86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ae8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	68ba      	ldr	r2, [r7, #8]
 800ae92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ae94:	683b      	ldr	r3, [r7, #0]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae9c:	d03e      	beq.n	800af1c <HAL_TIM_ConfigClockSource+0xd4>
 800ae9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aea2:	f200 8087 	bhi.w	800afb4 <HAL_TIM_ConfigClockSource+0x16c>
 800aea6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aeaa:	f000 8086 	beq.w	800afba <HAL_TIM_ConfigClockSource+0x172>
 800aeae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aeb2:	d87f      	bhi.n	800afb4 <HAL_TIM_ConfigClockSource+0x16c>
 800aeb4:	2b70      	cmp	r3, #112	@ 0x70
 800aeb6:	d01a      	beq.n	800aeee <HAL_TIM_ConfigClockSource+0xa6>
 800aeb8:	2b70      	cmp	r3, #112	@ 0x70
 800aeba:	d87b      	bhi.n	800afb4 <HAL_TIM_ConfigClockSource+0x16c>
 800aebc:	2b60      	cmp	r3, #96	@ 0x60
 800aebe:	d050      	beq.n	800af62 <HAL_TIM_ConfigClockSource+0x11a>
 800aec0:	2b60      	cmp	r3, #96	@ 0x60
 800aec2:	d877      	bhi.n	800afb4 <HAL_TIM_ConfigClockSource+0x16c>
 800aec4:	2b50      	cmp	r3, #80	@ 0x50
 800aec6:	d03c      	beq.n	800af42 <HAL_TIM_ConfigClockSource+0xfa>
 800aec8:	2b50      	cmp	r3, #80	@ 0x50
 800aeca:	d873      	bhi.n	800afb4 <HAL_TIM_ConfigClockSource+0x16c>
 800aecc:	2b40      	cmp	r3, #64	@ 0x40
 800aece:	d058      	beq.n	800af82 <HAL_TIM_ConfigClockSource+0x13a>
 800aed0:	2b40      	cmp	r3, #64	@ 0x40
 800aed2:	d86f      	bhi.n	800afb4 <HAL_TIM_ConfigClockSource+0x16c>
 800aed4:	2b30      	cmp	r3, #48	@ 0x30
 800aed6:	d064      	beq.n	800afa2 <HAL_TIM_ConfigClockSource+0x15a>
 800aed8:	2b30      	cmp	r3, #48	@ 0x30
 800aeda:	d86b      	bhi.n	800afb4 <HAL_TIM_ConfigClockSource+0x16c>
 800aedc:	2b20      	cmp	r3, #32
 800aede:	d060      	beq.n	800afa2 <HAL_TIM_ConfigClockSource+0x15a>
 800aee0:	2b20      	cmp	r3, #32
 800aee2:	d867      	bhi.n	800afb4 <HAL_TIM_ConfigClockSource+0x16c>
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d05c      	beq.n	800afa2 <HAL_TIM_ConfigClockSource+0x15a>
 800aee8:	2b10      	cmp	r3, #16
 800aeea:	d05a      	beq.n	800afa2 <HAL_TIM_ConfigClockSource+0x15a>
 800aeec:	e062      	b.n	800afb4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800aefa:	683b      	ldr	r3, [r7, #0]
 800aefc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800aefe:	f000 fc3d 	bl	800b77c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	689b      	ldr	r3, [r3, #8]
 800af08:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800af0a:	68bb      	ldr	r3, [r7, #8]
 800af0c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800af10:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	68ba      	ldr	r2, [r7, #8]
 800af18:	609a      	str	r2, [r3, #8]
      break;
 800af1a:	e04f      	b.n	800afbc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800af28:	683b      	ldr	r3, [r7, #0]
 800af2a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800af2c:	f000 fc26 	bl	800b77c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	689a      	ldr	r2, [r3, #8]
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800af3e:	609a      	str	r2, [r3, #8]
      break;
 800af40:	e03c      	b.n	800afbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800af46:	683b      	ldr	r3, [r7, #0]
 800af48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800af4a:	683b      	ldr	r3, [r7, #0]
 800af4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800af4e:	461a      	mov	r2, r3
 800af50:	f000 fb9a 	bl	800b688 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	2150      	movs	r1, #80	@ 0x50
 800af5a:	4618      	mov	r0, r3
 800af5c:	f000 fbf3 	bl	800b746 <TIM_ITRx_SetConfig>
      break;
 800af60:	e02c      	b.n	800afbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800af6e:	461a      	mov	r2, r3
 800af70:	f000 fbb9 	bl	800b6e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	2160      	movs	r1, #96	@ 0x60
 800af7a:	4618      	mov	r0, r3
 800af7c:	f000 fbe3 	bl	800b746 <TIM_ITRx_SetConfig>
      break;
 800af80:	e01c      	b.n	800afbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800af8a:	683b      	ldr	r3, [r7, #0]
 800af8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800af8e:	461a      	mov	r2, r3
 800af90:	f000 fb7a 	bl	800b688 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	2140      	movs	r1, #64	@ 0x40
 800af9a:	4618      	mov	r0, r3
 800af9c:	f000 fbd3 	bl	800b746 <TIM_ITRx_SetConfig>
      break;
 800afa0:	e00c      	b.n	800afbc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	681a      	ldr	r2, [r3, #0]
 800afa6:	683b      	ldr	r3, [r7, #0]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	4619      	mov	r1, r3
 800afac:	4610      	mov	r0, r2
 800afae:	f000 fbca 	bl	800b746 <TIM_ITRx_SetConfig>
      break;
 800afb2:	e003      	b.n	800afbc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800afb4:	2301      	movs	r3, #1
 800afb6:	73fb      	strb	r3, [r7, #15]
      break;
 800afb8:	e000      	b.n	800afbc <HAL_TIM_ConfigClockSource+0x174>
      break;
 800afba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	2201      	movs	r2, #1
 800afc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	2200      	movs	r2, #0
 800afc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800afcc:	7bfb      	ldrb	r3, [r7, #15]
}
 800afce:	4618      	mov	r0, r3
 800afd0:	3710      	adds	r7, #16
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}

0800afd6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800afd6:	b480      	push	{r7}
 800afd8:	b083      	sub	sp, #12
 800afda:	af00      	add	r7, sp, #0
 800afdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800afde:	bf00      	nop
 800afe0:	370c      	adds	r7, #12
 800afe2:	46bd      	mov	sp, r7
 800afe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe8:	4770      	bx	lr

0800afea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800afea:	b480      	push	{r7}
 800afec:	b083      	sub	sp, #12
 800afee:	af00      	add	r7, sp, #0
 800aff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800aff2:	bf00      	nop
 800aff4:	370c      	adds	r7, #12
 800aff6:	46bd      	mov	sp, r7
 800aff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affc:	4770      	bx	lr

0800affe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800affe:	b480      	push	{r7}
 800b000:	b083      	sub	sp, #12
 800b002:	af00      	add	r7, sp, #0
 800b004:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b006:	bf00      	nop
 800b008:	370c      	adds	r7, #12
 800b00a:	46bd      	mov	sp, r7
 800b00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b010:	4770      	bx	lr

0800b012 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b012:	b480      	push	{r7}
 800b014:	b083      	sub	sp, #12
 800b016:	af00      	add	r7, sp, #0
 800b018:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b01a:	bf00      	nop
 800b01c:	370c      	adds	r7, #12
 800b01e:	46bd      	mov	sp, r7
 800b020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b024:	4770      	bx	lr

0800b026 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800b026:	b480      	push	{r7}
 800b028:	b083      	sub	sp, #12
 800b02a:	af00      	add	r7, sp, #0
 800b02c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800b02e:	bf00      	nop
 800b030:	370c      	adds	r7, #12
 800b032:	46bd      	mov	sp, r7
 800b034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b038:	4770      	bx	lr

0800b03a <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800b03a:	b580      	push	{r7, lr}
 800b03c:	b084      	sub	sp, #16
 800b03e:	af00      	add	r7, sp, #0
 800b040:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b046:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b04c:	687a      	ldr	r2, [r7, #4]
 800b04e:	429a      	cmp	r2, r3
 800b050:	d107      	bne.n	800b062 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	2201      	movs	r2, #1
 800b056:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	2201      	movs	r2, #1
 800b05c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b060:	e02a      	b.n	800b0b8 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b066:	687a      	ldr	r2, [r7, #4]
 800b068:	429a      	cmp	r2, r3
 800b06a:	d107      	bne.n	800b07c <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	2202      	movs	r2, #2
 800b070:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	2201      	movs	r2, #1
 800b076:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b07a:	e01d      	b.n	800b0b8 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b080:	687a      	ldr	r2, [r7, #4]
 800b082:	429a      	cmp	r2, r3
 800b084:	d107      	bne.n	800b096 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	2204      	movs	r2, #4
 800b08a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	2201      	movs	r2, #1
 800b090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b094:	e010      	b.n	800b0b8 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b09a:	687a      	ldr	r2, [r7, #4]
 800b09c:	429a      	cmp	r2, r3
 800b09e:	d107      	bne.n	800b0b0 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	2208      	movs	r2, #8
 800b0a4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	2201      	movs	r2, #1
 800b0aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b0ae:	e003      	b.n	800b0b8 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	2201      	movs	r2, #1
 800b0b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800b0b8:	68f8      	ldr	r0, [r7, #12]
 800b0ba:	f7ff ffb4 	bl	800b026 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	771a      	strb	r2, [r3, #28]
}
 800b0c4:	bf00      	nop
 800b0c6:	3710      	adds	r7, #16
 800b0c8:	46bd      	mov	sp, r7
 800b0ca:	bd80      	pop	{r7, pc}

0800b0cc <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b084      	sub	sp, #16
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0d8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0de:	687a      	ldr	r2, [r7, #4]
 800b0e0:	429a      	cmp	r2, r3
 800b0e2:	d10b      	bne.n	800b0fc <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	2201      	movs	r2, #1
 800b0e8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	69db      	ldr	r3, [r3, #28]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d136      	bne.n	800b160 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	2201      	movs	r2, #1
 800b0f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b0fa:	e031      	b.n	800b160 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b100:	687a      	ldr	r2, [r7, #4]
 800b102:	429a      	cmp	r2, r3
 800b104:	d10b      	bne.n	800b11e <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	2202      	movs	r2, #2
 800b10a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	69db      	ldr	r3, [r3, #28]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d125      	bne.n	800b160 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	2201      	movs	r2, #1
 800b118:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b11c:	e020      	b.n	800b160 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b122:	687a      	ldr	r2, [r7, #4]
 800b124:	429a      	cmp	r2, r3
 800b126:	d10b      	bne.n	800b140 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	2204      	movs	r2, #4
 800b12c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	69db      	ldr	r3, [r3, #28]
 800b132:	2b00      	cmp	r3, #0
 800b134:	d114      	bne.n	800b160 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	2201      	movs	r2, #1
 800b13a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b13e:	e00f      	b.n	800b160 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b144:	687a      	ldr	r2, [r7, #4]
 800b146:	429a      	cmp	r2, r3
 800b148:	d10a      	bne.n	800b160 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	2208      	movs	r2, #8
 800b14e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	69db      	ldr	r3, [r3, #28]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d103      	bne.n	800b160 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	2201      	movs	r2, #1
 800b15c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b160:	68f8      	ldr	r0, [r7, #12]
 800b162:	f7ff ff4c 	bl	800affe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	2200      	movs	r2, #0
 800b16a:	771a      	strb	r2, [r3, #28]
}
 800b16c:	bf00      	nop
 800b16e:	3710      	adds	r7, #16
 800b170:	46bd      	mov	sp, r7
 800b172:	bd80      	pop	{r7, pc}

0800b174 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b084      	sub	sp, #16
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b180:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b186:	687a      	ldr	r2, [r7, #4]
 800b188:	429a      	cmp	r2, r3
 800b18a:	d103      	bne.n	800b194 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	2201      	movs	r2, #1
 800b190:	771a      	strb	r2, [r3, #28]
 800b192:	e019      	b.n	800b1c8 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b198:	687a      	ldr	r2, [r7, #4]
 800b19a:	429a      	cmp	r2, r3
 800b19c:	d103      	bne.n	800b1a6 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	2202      	movs	r2, #2
 800b1a2:	771a      	strb	r2, [r3, #28]
 800b1a4:	e010      	b.n	800b1c8 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1aa:	687a      	ldr	r2, [r7, #4]
 800b1ac:	429a      	cmp	r2, r3
 800b1ae:	d103      	bne.n	800b1b8 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	2204      	movs	r2, #4
 800b1b4:	771a      	strb	r2, [r3, #28]
 800b1b6:	e007      	b.n	800b1c8 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1bc:	687a      	ldr	r2, [r7, #4]
 800b1be:	429a      	cmp	r2, r3
 800b1c0:	d102      	bne.n	800b1c8 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	2208      	movs	r2, #8
 800b1c6:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800b1c8:	68f8      	ldr	r0, [r7, #12]
 800b1ca:	f7f8 fa19 	bl	8003600 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	771a      	strb	r2, [r3, #28]
}
 800b1d4:	bf00      	nop
 800b1d6:	3710      	adds	r7, #16
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	bd80      	pop	{r7, pc}

0800b1dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b1dc:	b480      	push	{r7}
 800b1de:	b085      	sub	sp, #20
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
 800b1e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	4a43      	ldr	r2, [pc, #268]	@ (800b2fc <TIM_Base_SetConfig+0x120>)
 800b1f0:	4293      	cmp	r3, r2
 800b1f2:	d013      	beq.n	800b21c <TIM_Base_SetConfig+0x40>
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1fa:	d00f      	beq.n	800b21c <TIM_Base_SetConfig+0x40>
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	4a40      	ldr	r2, [pc, #256]	@ (800b300 <TIM_Base_SetConfig+0x124>)
 800b200:	4293      	cmp	r3, r2
 800b202:	d00b      	beq.n	800b21c <TIM_Base_SetConfig+0x40>
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	4a3f      	ldr	r2, [pc, #252]	@ (800b304 <TIM_Base_SetConfig+0x128>)
 800b208:	4293      	cmp	r3, r2
 800b20a:	d007      	beq.n	800b21c <TIM_Base_SetConfig+0x40>
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	4a3e      	ldr	r2, [pc, #248]	@ (800b308 <TIM_Base_SetConfig+0x12c>)
 800b210:	4293      	cmp	r3, r2
 800b212:	d003      	beq.n	800b21c <TIM_Base_SetConfig+0x40>
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	4a3d      	ldr	r2, [pc, #244]	@ (800b30c <TIM_Base_SetConfig+0x130>)
 800b218:	4293      	cmp	r3, r2
 800b21a:	d108      	bne.n	800b22e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b222:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b224:	683b      	ldr	r3, [r7, #0]
 800b226:	685b      	ldr	r3, [r3, #4]
 800b228:	68fa      	ldr	r2, [r7, #12]
 800b22a:	4313      	orrs	r3, r2
 800b22c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	4a32      	ldr	r2, [pc, #200]	@ (800b2fc <TIM_Base_SetConfig+0x120>)
 800b232:	4293      	cmp	r3, r2
 800b234:	d02b      	beq.n	800b28e <TIM_Base_SetConfig+0xb2>
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b23c:	d027      	beq.n	800b28e <TIM_Base_SetConfig+0xb2>
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	4a2f      	ldr	r2, [pc, #188]	@ (800b300 <TIM_Base_SetConfig+0x124>)
 800b242:	4293      	cmp	r3, r2
 800b244:	d023      	beq.n	800b28e <TIM_Base_SetConfig+0xb2>
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	4a2e      	ldr	r2, [pc, #184]	@ (800b304 <TIM_Base_SetConfig+0x128>)
 800b24a:	4293      	cmp	r3, r2
 800b24c:	d01f      	beq.n	800b28e <TIM_Base_SetConfig+0xb2>
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	4a2d      	ldr	r2, [pc, #180]	@ (800b308 <TIM_Base_SetConfig+0x12c>)
 800b252:	4293      	cmp	r3, r2
 800b254:	d01b      	beq.n	800b28e <TIM_Base_SetConfig+0xb2>
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	4a2c      	ldr	r2, [pc, #176]	@ (800b30c <TIM_Base_SetConfig+0x130>)
 800b25a:	4293      	cmp	r3, r2
 800b25c:	d017      	beq.n	800b28e <TIM_Base_SetConfig+0xb2>
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	4a2b      	ldr	r2, [pc, #172]	@ (800b310 <TIM_Base_SetConfig+0x134>)
 800b262:	4293      	cmp	r3, r2
 800b264:	d013      	beq.n	800b28e <TIM_Base_SetConfig+0xb2>
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	4a2a      	ldr	r2, [pc, #168]	@ (800b314 <TIM_Base_SetConfig+0x138>)
 800b26a:	4293      	cmp	r3, r2
 800b26c:	d00f      	beq.n	800b28e <TIM_Base_SetConfig+0xb2>
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	4a29      	ldr	r2, [pc, #164]	@ (800b318 <TIM_Base_SetConfig+0x13c>)
 800b272:	4293      	cmp	r3, r2
 800b274:	d00b      	beq.n	800b28e <TIM_Base_SetConfig+0xb2>
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	4a28      	ldr	r2, [pc, #160]	@ (800b31c <TIM_Base_SetConfig+0x140>)
 800b27a:	4293      	cmp	r3, r2
 800b27c:	d007      	beq.n	800b28e <TIM_Base_SetConfig+0xb2>
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	4a27      	ldr	r2, [pc, #156]	@ (800b320 <TIM_Base_SetConfig+0x144>)
 800b282:	4293      	cmp	r3, r2
 800b284:	d003      	beq.n	800b28e <TIM_Base_SetConfig+0xb2>
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	4a26      	ldr	r2, [pc, #152]	@ (800b324 <TIM_Base_SetConfig+0x148>)
 800b28a:	4293      	cmp	r3, r2
 800b28c:	d108      	bne.n	800b2a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b294:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b296:	683b      	ldr	r3, [r7, #0]
 800b298:	68db      	ldr	r3, [r3, #12]
 800b29a:	68fa      	ldr	r2, [r7, #12]
 800b29c:	4313      	orrs	r3, r2
 800b29e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b2a6:	683b      	ldr	r3, [r7, #0]
 800b2a8:	695b      	ldr	r3, [r3, #20]
 800b2aa:	4313      	orrs	r3, r2
 800b2ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b2ae:	683b      	ldr	r3, [r7, #0]
 800b2b0:	689a      	ldr	r2, [r3, #8]
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b2b6:	683b      	ldr	r3, [r7, #0]
 800b2b8:	681a      	ldr	r2, [r3, #0]
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	4a0e      	ldr	r2, [pc, #56]	@ (800b2fc <TIM_Base_SetConfig+0x120>)
 800b2c2:	4293      	cmp	r3, r2
 800b2c4:	d003      	beq.n	800b2ce <TIM_Base_SetConfig+0xf2>
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	4a10      	ldr	r2, [pc, #64]	@ (800b30c <TIM_Base_SetConfig+0x130>)
 800b2ca:	4293      	cmp	r3, r2
 800b2cc:	d103      	bne.n	800b2d6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	691a      	ldr	r2, [r3, #16]
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	f043 0204 	orr.w	r2, r3, #4
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	2201      	movs	r2, #1
 800b2e6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	68fa      	ldr	r2, [r7, #12]
 800b2ec:	601a      	str	r2, [r3, #0]
}
 800b2ee:	bf00      	nop
 800b2f0:	3714      	adds	r7, #20
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f8:	4770      	bx	lr
 800b2fa:	bf00      	nop
 800b2fc:	40010000 	.word	0x40010000
 800b300:	40000400 	.word	0x40000400
 800b304:	40000800 	.word	0x40000800
 800b308:	40000c00 	.word	0x40000c00
 800b30c:	40010400 	.word	0x40010400
 800b310:	40014000 	.word	0x40014000
 800b314:	40014400 	.word	0x40014400
 800b318:	40014800 	.word	0x40014800
 800b31c:	40001800 	.word	0x40001800
 800b320:	40001c00 	.word	0x40001c00
 800b324:	40002000 	.word	0x40002000

0800b328 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b328:	b480      	push	{r7}
 800b32a:	b087      	sub	sp, #28
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
 800b330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	6a1b      	ldr	r3, [r3, #32]
 800b336:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	6a1b      	ldr	r3, [r3, #32]
 800b33c:	f023 0201 	bic.w	r2, r3, #1
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	685b      	ldr	r3, [r3, #4]
 800b348:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	699b      	ldr	r3, [r3, #24]
 800b34e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b356:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	f023 0303 	bic.w	r3, r3, #3
 800b35e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	68fa      	ldr	r2, [r7, #12]
 800b366:	4313      	orrs	r3, r2
 800b368:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b36a:	697b      	ldr	r3, [r7, #20]
 800b36c:	f023 0302 	bic.w	r3, r3, #2
 800b370:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b372:	683b      	ldr	r3, [r7, #0]
 800b374:	689b      	ldr	r3, [r3, #8]
 800b376:	697a      	ldr	r2, [r7, #20]
 800b378:	4313      	orrs	r3, r2
 800b37a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	4a20      	ldr	r2, [pc, #128]	@ (800b400 <TIM_OC1_SetConfig+0xd8>)
 800b380:	4293      	cmp	r3, r2
 800b382:	d003      	beq.n	800b38c <TIM_OC1_SetConfig+0x64>
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	4a1f      	ldr	r2, [pc, #124]	@ (800b404 <TIM_OC1_SetConfig+0xdc>)
 800b388:	4293      	cmp	r3, r2
 800b38a:	d10c      	bne.n	800b3a6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b38c:	697b      	ldr	r3, [r7, #20]
 800b38e:	f023 0308 	bic.w	r3, r3, #8
 800b392:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	68db      	ldr	r3, [r3, #12]
 800b398:	697a      	ldr	r2, [r7, #20]
 800b39a:	4313      	orrs	r3, r2
 800b39c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b39e:	697b      	ldr	r3, [r7, #20]
 800b3a0:	f023 0304 	bic.w	r3, r3, #4
 800b3a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	4a15      	ldr	r2, [pc, #84]	@ (800b400 <TIM_OC1_SetConfig+0xd8>)
 800b3aa:	4293      	cmp	r3, r2
 800b3ac:	d003      	beq.n	800b3b6 <TIM_OC1_SetConfig+0x8e>
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	4a14      	ldr	r2, [pc, #80]	@ (800b404 <TIM_OC1_SetConfig+0xdc>)
 800b3b2:	4293      	cmp	r3, r2
 800b3b4:	d111      	bne.n	800b3da <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b3b6:	693b      	ldr	r3, [r7, #16]
 800b3b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b3bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b3be:	693b      	ldr	r3, [r7, #16]
 800b3c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b3c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	695b      	ldr	r3, [r3, #20]
 800b3ca:	693a      	ldr	r2, [r7, #16]
 800b3cc:	4313      	orrs	r3, r2
 800b3ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	699b      	ldr	r3, [r3, #24]
 800b3d4:	693a      	ldr	r2, [r7, #16]
 800b3d6:	4313      	orrs	r3, r2
 800b3d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	693a      	ldr	r2, [r7, #16]
 800b3de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	68fa      	ldr	r2, [r7, #12]
 800b3e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b3e6:	683b      	ldr	r3, [r7, #0]
 800b3e8:	685a      	ldr	r2, [r3, #4]
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	697a      	ldr	r2, [r7, #20]
 800b3f2:	621a      	str	r2, [r3, #32]
}
 800b3f4:	bf00      	nop
 800b3f6:	371c      	adds	r7, #28
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fe:	4770      	bx	lr
 800b400:	40010000 	.word	0x40010000
 800b404:	40010400 	.word	0x40010400

0800b408 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b408:	b480      	push	{r7}
 800b40a:	b087      	sub	sp, #28
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
 800b410:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	6a1b      	ldr	r3, [r3, #32]
 800b416:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	6a1b      	ldr	r3, [r3, #32]
 800b41c:	f023 0210 	bic.w	r2, r3, #16
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	685b      	ldr	r3, [r3, #4]
 800b428:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	699b      	ldr	r3, [r3, #24]
 800b42e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b436:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b43e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	021b      	lsls	r3, r3, #8
 800b446:	68fa      	ldr	r2, [r7, #12]
 800b448:	4313      	orrs	r3, r2
 800b44a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b44c:	697b      	ldr	r3, [r7, #20]
 800b44e:	f023 0320 	bic.w	r3, r3, #32
 800b452:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	689b      	ldr	r3, [r3, #8]
 800b458:	011b      	lsls	r3, r3, #4
 800b45a:	697a      	ldr	r2, [r7, #20]
 800b45c:	4313      	orrs	r3, r2
 800b45e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	4a22      	ldr	r2, [pc, #136]	@ (800b4ec <TIM_OC2_SetConfig+0xe4>)
 800b464:	4293      	cmp	r3, r2
 800b466:	d003      	beq.n	800b470 <TIM_OC2_SetConfig+0x68>
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	4a21      	ldr	r2, [pc, #132]	@ (800b4f0 <TIM_OC2_SetConfig+0xe8>)
 800b46c:	4293      	cmp	r3, r2
 800b46e:	d10d      	bne.n	800b48c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b470:	697b      	ldr	r3, [r7, #20]
 800b472:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b476:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b478:	683b      	ldr	r3, [r7, #0]
 800b47a:	68db      	ldr	r3, [r3, #12]
 800b47c:	011b      	lsls	r3, r3, #4
 800b47e:	697a      	ldr	r2, [r7, #20]
 800b480:	4313      	orrs	r3, r2
 800b482:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b484:	697b      	ldr	r3, [r7, #20]
 800b486:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b48a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	4a17      	ldr	r2, [pc, #92]	@ (800b4ec <TIM_OC2_SetConfig+0xe4>)
 800b490:	4293      	cmp	r3, r2
 800b492:	d003      	beq.n	800b49c <TIM_OC2_SetConfig+0x94>
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	4a16      	ldr	r2, [pc, #88]	@ (800b4f0 <TIM_OC2_SetConfig+0xe8>)
 800b498:	4293      	cmp	r3, r2
 800b49a:	d113      	bne.n	800b4c4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b49c:	693b      	ldr	r3, [r7, #16]
 800b49e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b4a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b4a4:	693b      	ldr	r3, [r7, #16]
 800b4a6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b4aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	695b      	ldr	r3, [r3, #20]
 800b4b0:	009b      	lsls	r3, r3, #2
 800b4b2:	693a      	ldr	r2, [r7, #16]
 800b4b4:	4313      	orrs	r3, r2
 800b4b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	699b      	ldr	r3, [r3, #24]
 800b4bc:	009b      	lsls	r3, r3, #2
 800b4be:	693a      	ldr	r2, [r7, #16]
 800b4c0:	4313      	orrs	r3, r2
 800b4c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	693a      	ldr	r2, [r7, #16]
 800b4c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	68fa      	ldr	r2, [r7, #12]
 800b4ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b4d0:	683b      	ldr	r3, [r7, #0]
 800b4d2:	685a      	ldr	r2, [r3, #4]
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	697a      	ldr	r2, [r7, #20]
 800b4dc:	621a      	str	r2, [r3, #32]
}
 800b4de:	bf00      	nop
 800b4e0:	371c      	adds	r7, #28
 800b4e2:	46bd      	mov	sp, r7
 800b4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e8:	4770      	bx	lr
 800b4ea:	bf00      	nop
 800b4ec:	40010000 	.word	0x40010000
 800b4f0:	40010400 	.word	0x40010400

0800b4f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b4f4:	b480      	push	{r7}
 800b4f6:	b087      	sub	sp, #28
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
 800b4fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	6a1b      	ldr	r3, [r3, #32]
 800b502:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	6a1b      	ldr	r3, [r3, #32]
 800b508:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	685b      	ldr	r3, [r3, #4]
 800b514:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	69db      	ldr	r3, [r3, #28]
 800b51a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b522:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	f023 0303 	bic.w	r3, r3, #3
 800b52a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b52c:	683b      	ldr	r3, [r7, #0]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	68fa      	ldr	r2, [r7, #12]
 800b532:	4313      	orrs	r3, r2
 800b534:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b536:	697b      	ldr	r3, [r7, #20]
 800b538:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b53c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b53e:	683b      	ldr	r3, [r7, #0]
 800b540:	689b      	ldr	r3, [r3, #8]
 800b542:	021b      	lsls	r3, r3, #8
 800b544:	697a      	ldr	r2, [r7, #20]
 800b546:	4313      	orrs	r3, r2
 800b548:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	4a21      	ldr	r2, [pc, #132]	@ (800b5d4 <TIM_OC3_SetConfig+0xe0>)
 800b54e:	4293      	cmp	r3, r2
 800b550:	d003      	beq.n	800b55a <TIM_OC3_SetConfig+0x66>
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	4a20      	ldr	r2, [pc, #128]	@ (800b5d8 <TIM_OC3_SetConfig+0xe4>)
 800b556:	4293      	cmp	r3, r2
 800b558:	d10d      	bne.n	800b576 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b55a:	697b      	ldr	r3, [r7, #20]
 800b55c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b560:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b562:	683b      	ldr	r3, [r7, #0]
 800b564:	68db      	ldr	r3, [r3, #12]
 800b566:	021b      	lsls	r3, r3, #8
 800b568:	697a      	ldr	r2, [r7, #20]
 800b56a:	4313      	orrs	r3, r2
 800b56c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b56e:	697b      	ldr	r3, [r7, #20]
 800b570:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b574:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	4a16      	ldr	r2, [pc, #88]	@ (800b5d4 <TIM_OC3_SetConfig+0xe0>)
 800b57a:	4293      	cmp	r3, r2
 800b57c:	d003      	beq.n	800b586 <TIM_OC3_SetConfig+0x92>
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	4a15      	ldr	r2, [pc, #84]	@ (800b5d8 <TIM_OC3_SetConfig+0xe4>)
 800b582:	4293      	cmp	r3, r2
 800b584:	d113      	bne.n	800b5ae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b586:	693b      	ldr	r3, [r7, #16]
 800b588:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b58c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b58e:	693b      	ldr	r3, [r7, #16]
 800b590:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b594:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	695b      	ldr	r3, [r3, #20]
 800b59a:	011b      	lsls	r3, r3, #4
 800b59c:	693a      	ldr	r2, [r7, #16]
 800b59e:	4313      	orrs	r3, r2
 800b5a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b5a2:	683b      	ldr	r3, [r7, #0]
 800b5a4:	699b      	ldr	r3, [r3, #24]
 800b5a6:	011b      	lsls	r3, r3, #4
 800b5a8:	693a      	ldr	r2, [r7, #16]
 800b5aa:	4313      	orrs	r3, r2
 800b5ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	693a      	ldr	r2, [r7, #16]
 800b5b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	68fa      	ldr	r2, [r7, #12]
 800b5b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b5ba:	683b      	ldr	r3, [r7, #0]
 800b5bc:	685a      	ldr	r2, [r3, #4]
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	697a      	ldr	r2, [r7, #20]
 800b5c6:	621a      	str	r2, [r3, #32]
}
 800b5c8:	bf00      	nop
 800b5ca:	371c      	adds	r7, #28
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d2:	4770      	bx	lr
 800b5d4:	40010000 	.word	0x40010000
 800b5d8:	40010400 	.word	0x40010400

0800b5dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b5dc:	b480      	push	{r7}
 800b5de:	b087      	sub	sp, #28
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	6078      	str	r0, [r7, #4]
 800b5e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	6a1b      	ldr	r3, [r3, #32]
 800b5ea:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	6a1b      	ldr	r3, [r3, #32]
 800b5f0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	685b      	ldr	r3, [r3, #4]
 800b5fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	69db      	ldr	r3, [r3, #28]
 800b602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b60a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b612:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b614:	683b      	ldr	r3, [r7, #0]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	021b      	lsls	r3, r3, #8
 800b61a:	68fa      	ldr	r2, [r7, #12]
 800b61c:	4313      	orrs	r3, r2
 800b61e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b620:	693b      	ldr	r3, [r7, #16]
 800b622:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b626:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b628:	683b      	ldr	r3, [r7, #0]
 800b62a:	689b      	ldr	r3, [r3, #8]
 800b62c:	031b      	lsls	r3, r3, #12
 800b62e:	693a      	ldr	r2, [r7, #16]
 800b630:	4313      	orrs	r3, r2
 800b632:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	4a12      	ldr	r2, [pc, #72]	@ (800b680 <TIM_OC4_SetConfig+0xa4>)
 800b638:	4293      	cmp	r3, r2
 800b63a:	d003      	beq.n	800b644 <TIM_OC4_SetConfig+0x68>
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	4a11      	ldr	r2, [pc, #68]	@ (800b684 <TIM_OC4_SetConfig+0xa8>)
 800b640:	4293      	cmp	r3, r2
 800b642:	d109      	bne.n	800b658 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b644:	697b      	ldr	r3, [r7, #20]
 800b646:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b64a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b64c:	683b      	ldr	r3, [r7, #0]
 800b64e:	695b      	ldr	r3, [r3, #20]
 800b650:	019b      	lsls	r3, r3, #6
 800b652:	697a      	ldr	r2, [r7, #20]
 800b654:	4313      	orrs	r3, r2
 800b656:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	697a      	ldr	r2, [r7, #20]
 800b65c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	68fa      	ldr	r2, [r7, #12]
 800b662:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b664:	683b      	ldr	r3, [r7, #0]
 800b666:	685a      	ldr	r2, [r3, #4]
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	693a      	ldr	r2, [r7, #16]
 800b670:	621a      	str	r2, [r3, #32]
}
 800b672:	bf00      	nop
 800b674:	371c      	adds	r7, #28
 800b676:	46bd      	mov	sp, r7
 800b678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b67c:	4770      	bx	lr
 800b67e:	bf00      	nop
 800b680:	40010000 	.word	0x40010000
 800b684:	40010400 	.word	0x40010400

0800b688 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b688:	b480      	push	{r7}
 800b68a:	b087      	sub	sp, #28
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	60f8      	str	r0, [r7, #12]
 800b690:	60b9      	str	r1, [r7, #8]
 800b692:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	6a1b      	ldr	r3, [r3, #32]
 800b698:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	6a1b      	ldr	r3, [r3, #32]
 800b69e:	f023 0201 	bic.w	r2, r3, #1
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	699b      	ldr	r3, [r3, #24]
 800b6aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b6ac:	693b      	ldr	r3, [r7, #16]
 800b6ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b6b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	011b      	lsls	r3, r3, #4
 800b6b8:	693a      	ldr	r2, [r7, #16]
 800b6ba:	4313      	orrs	r3, r2
 800b6bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b6be:	697b      	ldr	r3, [r7, #20]
 800b6c0:	f023 030a 	bic.w	r3, r3, #10
 800b6c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b6c6:	697a      	ldr	r2, [r7, #20]
 800b6c8:	68bb      	ldr	r3, [r7, #8]
 800b6ca:	4313      	orrs	r3, r2
 800b6cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	693a      	ldr	r2, [r7, #16]
 800b6d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	697a      	ldr	r2, [r7, #20]
 800b6d8:	621a      	str	r2, [r3, #32]
}
 800b6da:	bf00      	nop
 800b6dc:	371c      	adds	r7, #28
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e4:	4770      	bx	lr

0800b6e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b6e6:	b480      	push	{r7}
 800b6e8:	b087      	sub	sp, #28
 800b6ea:	af00      	add	r7, sp, #0
 800b6ec:	60f8      	str	r0, [r7, #12]
 800b6ee:	60b9      	str	r1, [r7, #8]
 800b6f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	6a1b      	ldr	r3, [r3, #32]
 800b6f6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	6a1b      	ldr	r3, [r3, #32]
 800b6fc:	f023 0210 	bic.w	r2, r3, #16
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	699b      	ldr	r3, [r3, #24]
 800b708:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b70a:	693b      	ldr	r3, [r7, #16]
 800b70c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b710:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	031b      	lsls	r3, r3, #12
 800b716:	693a      	ldr	r2, [r7, #16]
 800b718:	4313      	orrs	r3, r2
 800b71a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b71c:	697b      	ldr	r3, [r7, #20]
 800b71e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b722:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b724:	68bb      	ldr	r3, [r7, #8]
 800b726:	011b      	lsls	r3, r3, #4
 800b728:	697a      	ldr	r2, [r7, #20]
 800b72a:	4313      	orrs	r3, r2
 800b72c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	693a      	ldr	r2, [r7, #16]
 800b732:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	697a      	ldr	r2, [r7, #20]
 800b738:	621a      	str	r2, [r3, #32]
}
 800b73a:	bf00      	nop
 800b73c:	371c      	adds	r7, #28
 800b73e:	46bd      	mov	sp, r7
 800b740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b744:	4770      	bx	lr

0800b746 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b746:	b480      	push	{r7}
 800b748:	b085      	sub	sp, #20
 800b74a:	af00      	add	r7, sp, #0
 800b74c:	6078      	str	r0, [r7, #4]
 800b74e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	689b      	ldr	r3, [r3, #8]
 800b754:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b75c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b75e:	683a      	ldr	r2, [r7, #0]
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	4313      	orrs	r3, r2
 800b764:	f043 0307 	orr.w	r3, r3, #7
 800b768:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	68fa      	ldr	r2, [r7, #12]
 800b76e:	609a      	str	r2, [r3, #8]
}
 800b770:	bf00      	nop
 800b772:	3714      	adds	r7, #20
 800b774:	46bd      	mov	sp, r7
 800b776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77a:	4770      	bx	lr

0800b77c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b77c:	b480      	push	{r7}
 800b77e:	b087      	sub	sp, #28
 800b780:	af00      	add	r7, sp, #0
 800b782:	60f8      	str	r0, [r7, #12]
 800b784:	60b9      	str	r1, [r7, #8]
 800b786:	607a      	str	r2, [r7, #4]
 800b788:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	689b      	ldr	r3, [r3, #8]
 800b78e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b790:	697b      	ldr	r3, [r7, #20]
 800b792:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b796:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b798:	683b      	ldr	r3, [r7, #0]
 800b79a:	021a      	lsls	r2, r3, #8
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	431a      	orrs	r2, r3
 800b7a0:	68bb      	ldr	r3, [r7, #8]
 800b7a2:	4313      	orrs	r3, r2
 800b7a4:	697a      	ldr	r2, [r7, #20]
 800b7a6:	4313      	orrs	r3, r2
 800b7a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	697a      	ldr	r2, [r7, #20]
 800b7ae:	609a      	str	r2, [r3, #8]
}
 800b7b0:	bf00      	nop
 800b7b2:	371c      	adds	r7, #28
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ba:	4770      	bx	lr

0800b7bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b7bc:	b480      	push	{r7}
 800b7be:	b087      	sub	sp, #28
 800b7c0:	af00      	add	r7, sp, #0
 800b7c2:	60f8      	str	r0, [r7, #12]
 800b7c4:	60b9      	str	r1, [r7, #8]
 800b7c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b7c8:	68bb      	ldr	r3, [r7, #8]
 800b7ca:	f003 031f 	and.w	r3, r3, #31
 800b7ce:	2201      	movs	r2, #1
 800b7d0:	fa02 f303 	lsl.w	r3, r2, r3
 800b7d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	6a1a      	ldr	r2, [r3, #32]
 800b7da:	697b      	ldr	r3, [r7, #20]
 800b7dc:	43db      	mvns	r3, r3
 800b7de:	401a      	ands	r2, r3
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	6a1a      	ldr	r2, [r3, #32]
 800b7e8:	68bb      	ldr	r3, [r7, #8]
 800b7ea:	f003 031f 	and.w	r3, r3, #31
 800b7ee:	6879      	ldr	r1, [r7, #4]
 800b7f0:	fa01 f303 	lsl.w	r3, r1, r3
 800b7f4:	431a      	orrs	r2, r3
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	621a      	str	r2, [r3, #32]
}
 800b7fa:	bf00      	nop
 800b7fc:	371c      	adds	r7, #28
 800b7fe:	46bd      	mov	sp, r7
 800b800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b804:	4770      	bx	lr
	...

0800b808 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b808:	b480      	push	{r7}
 800b80a:	b085      	sub	sp, #20
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]
 800b810:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b818:	2b01      	cmp	r3, #1
 800b81a:	d101      	bne.n	800b820 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b81c:	2302      	movs	r3, #2
 800b81e:	e05a      	b.n	800b8d6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2201      	movs	r2, #1
 800b824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	2202      	movs	r2, #2
 800b82c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	685b      	ldr	r3, [r3, #4]
 800b836:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	689b      	ldr	r3, [r3, #8]
 800b83e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b846:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	68fa      	ldr	r2, [r7, #12]
 800b84e:	4313      	orrs	r3, r2
 800b850:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	68fa      	ldr	r2, [r7, #12]
 800b858:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	4a21      	ldr	r2, [pc, #132]	@ (800b8e4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b860:	4293      	cmp	r3, r2
 800b862:	d022      	beq.n	800b8aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b86c:	d01d      	beq.n	800b8aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	4a1d      	ldr	r2, [pc, #116]	@ (800b8e8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b874:	4293      	cmp	r3, r2
 800b876:	d018      	beq.n	800b8aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	4a1b      	ldr	r2, [pc, #108]	@ (800b8ec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b87e:	4293      	cmp	r3, r2
 800b880:	d013      	beq.n	800b8aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	4a1a      	ldr	r2, [pc, #104]	@ (800b8f0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b888:	4293      	cmp	r3, r2
 800b88a:	d00e      	beq.n	800b8aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	4a18      	ldr	r2, [pc, #96]	@ (800b8f4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b892:	4293      	cmp	r3, r2
 800b894:	d009      	beq.n	800b8aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	4a17      	ldr	r2, [pc, #92]	@ (800b8f8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b89c:	4293      	cmp	r3, r2
 800b89e:	d004      	beq.n	800b8aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	4a15      	ldr	r2, [pc, #84]	@ (800b8fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b8a6:	4293      	cmp	r3, r2
 800b8a8:	d10c      	bne.n	800b8c4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b8aa:	68bb      	ldr	r3, [r7, #8]
 800b8ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b8b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b8b2:	683b      	ldr	r3, [r7, #0]
 800b8b4:	685b      	ldr	r3, [r3, #4]
 800b8b6:	68ba      	ldr	r2, [r7, #8]
 800b8b8:	4313      	orrs	r3, r2
 800b8ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	68ba      	ldr	r2, [r7, #8]
 800b8c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	2201      	movs	r2, #1
 800b8c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b8d4:	2300      	movs	r3, #0
}
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	3714      	adds	r7, #20
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e0:	4770      	bx	lr
 800b8e2:	bf00      	nop
 800b8e4:	40010000 	.word	0x40010000
 800b8e8:	40000400 	.word	0x40000400
 800b8ec:	40000800 	.word	0x40000800
 800b8f0:	40000c00 	.word	0x40000c00
 800b8f4:	40010400 	.word	0x40010400
 800b8f8:	40014000 	.word	0x40014000
 800b8fc:	40001800 	.word	0x40001800

0800b900 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b900:	b480      	push	{r7}
 800b902:	b083      	sub	sp, #12
 800b904:	af00      	add	r7, sp, #0
 800b906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b908:	bf00      	nop
 800b90a:	370c      	adds	r7, #12
 800b90c:	46bd      	mov	sp, r7
 800b90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b912:	4770      	bx	lr

0800b914 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b914:	b480      	push	{r7}
 800b916:	b083      	sub	sp, #12
 800b918:	af00      	add	r7, sp, #0
 800b91a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b91c:	bf00      	nop
 800b91e:	370c      	adds	r7, #12
 800b920:	46bd      	mov	sp, r7
 800b922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b926:	4770      	bx	lr

0800b928 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b928:	b580      	push	{r7, lr}
 800b92a:	b082      	sub	sp, #8
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d101      	bne.n	800b93a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b936:	2301      	movs	r3, #1
 800b938:	e042      	b.n	800b9c0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b940:	b2db      	uxtb	r3, r3
 800b942:	2b00      	cmp	r3, #0
 800b944:	d106      	bne.n	800b954 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	2200      	movs	r2, #0
 800b94a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b94e:	6878      	ldr	r0, [r7, #4]
 800b950:	f7fa f9f6 	bl	8005d40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2224      	movs	r2, #36	@ 0x24
 800b958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	68da      	ldr	r2, [r3, #12]
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b96a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b96c:	6878      	ldr	r0, [r7, #4]
 800b96e:	f000 fe95 	bl	800c69c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	691a      	ldr	r2, [r3, #16]
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b980:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	695a      	ldr	r2, [r3, #20]
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b990:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	68da      	ldr	r2, [r3, #12]
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b9a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	2220      	movs	r2, #32
 800b9ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	2220      	movs	r2, #32
 800b9b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	2200      	movs	r2, #0
 800b9bc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800b9be:	2300      	movs	r3, #0
}
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	3708      	adds	r7, #8
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	bd80      	pop	{r7, pc}

0800b9c8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b9c8:	b580      	push	{r7, lr}
 800b9ca:	b084      	sub	sp, #16
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	60f8      	str	r0, [r7, #12]
 800b9d0:	60b9      	str	r1, [r7, #8]
 800b9d2:	4613      	mov	r3, r2
 800b9d4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b9dc:	b2db      	uxtb	r3, r3
 800b9de:	2b20      	cmp	r3, #32
 800b9e0:	d112      	bne.n	800ba08 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800b9e2:	68bb      	ldr	r3, [r7, #8]
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d002      	beq.n	800b9ee <HAL_UART_Receive_DMA+0x26>
 800b9e8:	88fb      	ldrh	r3, [r7, #6]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d101      	bne.n	800b9f2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800b9ee:	2301      	movs	r3, #1
 800b9f0:	e00b      	b.n	800ba0a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800b9f8:	88fb      	ldrh	r3, [r7, #6]
 800b9fa:	461a      	mov	r2, r3
 800b9fc:	68b9      	ldr	r1, [r7, #8]
 800b9fe:	68f8      	ldr	r0, [r7, #12]
 800ba00:	f000 fbe4 	bl	800c1cc <UART_Start_Receive_DMA>
 800ba04:	4603      	mov	r3, r0
 800ba06:	e000      	b.n	800ba0a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800ba08:	2302      	movs	r3, #2
  }
}
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	3710      	adds	r7, #16
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	bd80      	pop	{r7, pc}
	...

0800ba14 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ba14:	b580      	push	{r7, lr}
 800ba16:	b0ba      	sub	sp, #232	@ 0xe8
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	68db      	ldr	r3, [r3, #12]
 800ba2c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	695b      	ldr	r3, [r3, #20]
 800ba36:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800ba40:	2300      	movs	r3, #0
 800ba42:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ba46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba4a:	f003 030f 	and.w	r3, r3, #15
 800ba4e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800ba52:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d10f      	bne.n	800ba7a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ba5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba5e:	f003 0320 	and.w	r3, r3, #32
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d009      	beq.n	800ba7a <HAL_UART_IRQHandler+0x66>
 800ba66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba6a:	f003 0320 	and.w	r3, r3, #32
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d003      	beq.n	800ba7a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800ba72:	6878      	ldr	r0, [r7, #4]
 800ba74:	f000 fd54 	bl	800c520 <UART_Receive_IT>
      return;
 800ba78:	e273      	b.n	800bf62 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800ba7a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	f000 80de 	beq.w	800bc40 <HAL_UART_IRQHandler+0x22c>
 800ba84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ba88:	f003 0301 	and.w	r3, r3, #1
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d106      	bne.n	800ba9e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ba90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba94:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	f000 80d1 	beq.w	800bc40 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ba9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800baa2:	f003 0301 	and.w	r3, r3, #1
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d00b      	beq.n	800bac2 <HAL_UART_IRQHandler+0xae>
 800baaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800baae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d005      	beq.n	800bac2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800baba:	f043 0201 	orr.w	r2, r3, #1
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bac2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bac6:	f003 0304 	and.w	r3, r3, #4
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d00b      	beq.n	800bae6 <HAL_UART_IRQHandler+0xd2>
 800bace:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bad2:	f003 0301 	and.w	r3, r3, #1
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d005      	beq.n	800bae6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bade:	f043 0202 	orr.w	r2, r3, #2
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bae6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800baea:	f003 0302 	and.w	r3, r3, #2
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d00b      	beq.n	800bb0a <HAL_UART_IRQHandler+0xf6>
 800baf2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800baf6:	f003 0301 	and.w	r3, r3, #1
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d005      	beq.n	800bb0a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb02:	f043 0204 	orr.w	r2, r3, #4
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800bb0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bb0e:	f003 0308 	and.w	r3, r3, #8
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d011      	beq.n	800bb3a <HAL_UART_IRQHandler+0x126>
 800bb16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bb1a:	f003 0320 	and.w	r3, r3, #32
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d105      	bne.n	800bb2e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800bb22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bb26:	f003 0301 	and.w	r3, r3, #1
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d005      	beq.n	800bb3a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb32:	f043 0208 	orr.w	r2, r3, #8
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	f000 820a 	beq.w	800bf58 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800bb44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bb48:	f003 0320 	and.w	r3, r3, #32
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d008      	beq.n	800bb62 <HAL_UART_IRQHandler+0x14e>
 800bb50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bb54:	f003 0320 	and.w	r3, r3, #32
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d002      	beq.n	800bb62 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800bb5c:	6878      	ldr	r0, [r7, #4]
 800bb5e:	f000 fcdf 	bl	800c520 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	695b      	ldr	r3, [r3, #20]
 800bb68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb6c:	2b40      	cmp	r3, #64	@ 0x40
 800bb6e:	bf0c      	ite	eq
 800bb70:	2301      	moveq	r3, #1
 800bb72:	2300      	movne	r3, #0
 800bb74:	b2db      	uxtb	r3, r3
 800bb76:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb7e:	f003 0308 	and.w	r3, r3, #8
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d103      	bne.n	800bb8e <HAL_UART_IRQHandler+0x17a>
 800bb86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d04f      	beq.n	800bc2e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bb8e:	6878      	ldr	r0, [r7, #4]
 800bb90:	f000 fbea 	bl	800c368 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	695b      	ldr	r3, [r3, #20]
 800bb9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb9e:	2b40      	cmp	r3, #64	@ 0x40
 800bba0:	d141      	bne.n	800bc26 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	3314      	adds	r3, #20
 800bba8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bbb0:	e853 3f00 	ldrex	r3, [r3]
 800bbb4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800bbb8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bbbc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bbc0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	3314      	adds	r3, #20
 800bbca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800bbce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800bbd2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbd6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800bbda:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800bbde:	e841 2300 	strex	r3, r2, [r1]
 800bbe2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800bbe6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d1d9      	bne.n	800bba2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d013      	beq.n	800bc1e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbfa:	4a8a      	ldr	r2, [pc, #552]	@ (800be24 <HAL_UART_IRQHandler+0x410>)
 800bbfc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc02:	4618      	mov	r0, r3
 800bc04:	f7fb f998 	bl	8006f38 <HAL_DMA_Abort_IT>
 800bc08:	4603      	mov	r3, r0
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d016      	beq.n	800bc3c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc14:	687a      	ldr	r2, [r7, #4]
 800bc16:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800bc18:	4610      	mov	r0, r2
 800bc1a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc1c:	e00e      	b.n	800bc3c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bc1e:	6878      	ldr	r0, [r7, #4]
 800bc20:	f000 f9c0 	bl	800bfa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc24:	e00a      	b.n	800bc3c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bc26:	6878      	ldr	r0, [r7, #4]
 800bc28:	f000 f9bc 	bl	800bfa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc2c:	e006      	b.n	800bc3c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bc2e:	6878      	ldr	r0, [r7, #4]
 800bc30:	f000 f9b8 	bl	800bfa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	2200      	movs	r2, #0
 800bc38:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800bc3a:	e18d      	b.n	800bf58 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc3c:	bf00      	nop
    return;
 800bc3e:	e18b      	b.n	800bf58 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc44:	2b01      	cmp	r3, #1
 800bc46:	f040 8167 	bne.w	800bf18 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800bc4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bc4e:	f003 0310 	and.w	r3, r3, #16
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	f000 8160 	beq.w	800bf18 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800bc58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bc5c:	f003 0310 	and.w	r3, r3, #16
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	f000 8159 	beq.w	800bf18 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bc66:	2300      	movs	r3, #0
 800bc68:	60bb      	str	r3, [r7, #8]
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	60bb      	str	r3, [r7, #8]
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	685b      	ldr	r3, [r3, #4]
 800bc78:	60bb      	str	r3, [r7, #8]
 800bc7a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	695b      	ldr	r3, [r3, #20]
 800bc82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc86:	2b40      	cmp	r3, #64	@ 0x40
 800bc88:	f040 80ce 	bne.w	800be28 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	685b      	ldr	r3, [r3, #4]
 800bc94:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bc98:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	f000 80a9 	beq.w	800bdf4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bca6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bcaa:	429a      	cmp	r2, r3
 800bcac:	f080 80a2 	bcs.w	800bdf4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bcb6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcbc:	69db      	ldr	r3, [r3, #28]
 800bcbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bcc2:	f000 8088 	beq.w	800bdd6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	330c      	adds	r3, #12
 800bccc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcd0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bcd4:	e853 3f00 	ldrex	r3, [r3]
 800bcd8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800bcdc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bce0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bce4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	330c      	adds	r3, #12
 800bcee:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800bcf2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800bcf6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcfa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800bcfe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bd02:	e841 2300 	strex	r3, r2, [r1]
 800bd06:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800bd0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d1d9      	bne.n	800bcc6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	3314      	adds	r3, #20
 800bd18:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bd1c:	e853 3f00 	ldrex	r3, [r3]
 800bd20:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bd22:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bd24:	f023 0301 	bic.w	r3, r3, #1
 800bd28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	3314      	adds	r3, #20
 800bd32:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800bd36:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800bd3a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd3c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bd3e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800bd42:	e841 2300 	strex	r3, r2, [r1]
 800bd46:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800bd48:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d1e1      	bne.n	800bd12 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	3314      	adds	r3, #20
 800bd54:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bd58:	e853 3f00 	ldrex	r3, [r3]
 800bd5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800bd5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bd60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bd64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	3314      	adds	r3, #20
 800bd6e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800bd72:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800bd74:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd76:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bd78:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bd7a:	e841 2300 	strex	r3, r2, [r1]
 800bd7e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800bd80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d1e3      	bne.n	800bd4e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	2220      	movs	r2, #32
 800bd8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	2200      	movs	r2, #0
 800bd92:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	330c      	adds	r3, #12
 800bd9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd9e:	e853 3f00 	ldrex	r3, [r3]
 800bda2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bda4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bda6:	f023 0310 	bic.w	r3, r3, #16
 800bdaa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	330c      	adds	r3, #12
 800bdb4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800bdb8:	65ba      	str	r2, [r7, #88]	@ 0x58
 800bdba:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdbc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bdbe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bdc0:	e841 2300 	strex	r3, r2, [r1]
 800bdc4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bdc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d1e3      	bne.n	800bd94 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bdd0:	4618      	mov	r0, r3
 800bdd2:	f7fb f841 	bl	8006e58 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	2202      	movs	r2, #2
 800bdda:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bde4:	b29b      	uxth	r3, r3
 800bde6:	1ad3      	subs	r3, r2, r3
 800bde8:	b29b      	uxth	r3, r3
 800bdea:	4619      	mov	r1, r3
 800bdec:	6878      	ldr	r0, [r7, #4]
 800bdee:	f000 f8e3 	bl	800bfb8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800bdf2:	e0b3      	b.n	800bf5c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bdf8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bdfc:	429a      	cmp	r2, r3
 800bdfe:	f040 80ad 	bne.w	800bf5c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be06:	69db      	ldr	r3, [r3, #28]
 800be08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800be0c:	f040 80a6 	bne.w	800bf5c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	2202      	movs	r2, #2
 800be14:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800be1a:	4619      	mov	r1, r3
 800be1c:	6878      	ldr	r0, [r7, #4]
 800be1e:	f000 f8cb 	bl	800bfb8 <HAL_UARTEx_RxEventCallback>
      return;
 800be22:	e09b      	b.n	800bf5c <HAL_UART_IRQHandler+0x548>
 800be24:	0800c42f 	.word	0x0800c42f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800be30:	b29b      	uxth	r3, r3
 800be32:	1ad3      	subs	r3, r2, r3
 800be34:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800be3c:	b29b      	uxth	r3, r3
 800be3e:	2b00      	cmp	r3, #0
 800be40:	f000 808e 	beq.w	800bf60 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800be44:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800be48:	2b00      	cmp	r3, #0
 800be4a:	f000 8089 	beq.w	800bf60 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	330c      	adds	r3, #12
 800be54:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be58:	e853 3f00 	ldrex	r3, [r3]
 800be5c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800be5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800be64:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	330c      	adds	r3, #12
 800be6e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800be72:	647a      	str	r2, [r7, #68]	@ 0x44
 800be74:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be76:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800be78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800be7a:	e841 2300 	strex	r3, r2, [r1]
 800be7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800be80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be82:	2b00      	cmp	r3, #0
 800be84:	d1e3      	bne.n	800be4e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	3314      	adds	r3, #20
 800be8c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be90:	e853 3f00 	ldrex	r3, [r3]
 800be94:	623b      	str	r3, [r7, #32]
   return(result);
 800be96:	6a3b      	ldr	r3, [r7, #32]
 800be98:	f023 0301 	bic.w	r3, r3, #1
 800be9c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	3314      	adds	r3, #20
 800bea6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800beaa:	633a      	str	r2, [r7, #48]	@ 0x30
 800beac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800beae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800beb0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800beb2:	e841 2300 	strex	r3, r2, [r1]
 800beb6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800beb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d1e3      	bne.n	800be86 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	2220      	movs	r2, #32
 800bec2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	2200      	movs	r2, #0
 800beca:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	330c      	adds	r3, #12
 800bed2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bed4:	693b      	ldr	r3, [r7, #16]
 800bed6:	e853 3f00 	ldrex	r3, [r3]
 800beda:	60fb      	str	r3, [r7, #12]
   return(result);
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	f023 0310 	bic.w	r3, r3, #16
 800bee2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	330c      	adds	r3, #12
 800beec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800bef0:	61fa      	str	r2, [r7, #28]
 800bef2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bef4:	69b9      	ldr	r1, [r7, #24]
 800bef6:	69fa      	ldr	r2, [r7, #28]
 800bef8:	e841 2300 	strex	r3, r2, [r1]
 800befc:	617b      	str	r3, [r7, #20]
   return(result);
 800befe:	697b      	ldr	r3, [r7, #20]
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d1e3      	bne.n	800becc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	2202      	movs	r2, #2
 800bf08:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800bf0a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800bf0e:	4619      	mov	r1, r3
 800bf10:	6878      	ldr	r0, [r7, #4]
 800bf12:	f000 f851 	bl	800bfb8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800bf16:	e023      	b.n	800bf60 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800bf18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d009      	beq.n	800bf38 <HAL_UART_IRQHandler+0x524>
 800bf24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bf28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d003      	beq.n	800bf38 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800bf30:	6878      	ldr	r0, [r7, #4]
 800bf32:	f000 fa8d 	bl	800c450 <UART_Transmit_IT>
    return;
 800bf36:	e014      	b.n	800bf62 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800bf38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d00e      	beq.n	800bf62 <HAL_UART_IRQHandler+0x54e>
 800bf44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bf48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d008      	beq.n	800bf62 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800bf50:	6878      	ldr	r0, [r7, #4]
 800bf52:	f000 facd 	bl	800c4f0 <UART_EndTransmit_IT>
    return;
 800bf56:	e004      	b.n	800bf62 <HAL_UART_IRQHandler+0x54e>
    return;
 800bf58:	bf00      	nop
 800bf5a:	e002      	b.n	800bf62 <HAL_UART_IRQHandler+0x54e>
      return;
 800bf5c:	bf00      	nop
 800bf5e:	e000      	b.n	800bf62 <HAL_UART_IRQHandler+0x54e>
      return;
 800bf60:	bf00      	nop
  }
}
 800bf62:	37e8      	adds	r7, #232	@ 0xe8
 800bf64:	46bd      	mov	sp, r7
 800bf66:	bd80      	pop	{r7, pc}

0800bf68 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bf68:	b480      	push	{r7}
 800bf6a:	b083      	sub	sp, #12
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800bf70:	bf00      	nop
 800bf72:	370c      	adds	r7, #12
 800bf74:	46bd      	mov	sp, r7
 800bf76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7a:	4770      	bx	lr

0800bf7c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800bf7c:	b480      	push	{r7}
 800bf7e:	b083      	sub	sp, #12
 800bf80:	af00      	add	r7, sp, #0
 800bf82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800bf84:	bf00      	nop
 800bf86:	370c      	adds	r7, #12
 800bf88:	46bd      	mov	sp, r7
 800bf8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf8e:	4770      	bx	lr

0800bf90 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800bf90:	b480      	push	{r7}
 800bf92:	b083      	sub	sp, #12
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800bf98:	bf00      	nop
 800bf9a:	370c      	adds	r7, #12
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa2:	4770      	bx	lr

0800bfa4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bfa4:	b480      	push	{r7}
 800bfa6:	b083      	sub	sp, #12
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800bfac:	bf00      	nop
 800bfae:	370c      	adds	r7, #12
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb6:	4770      	bx	lr

0800bfb8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bfb8:	b480      	push	{r7}
 800bfba:	b083      	sub	sp, #12
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	6078      	str	r0, [r7, #4]
 800bfc0:	460b      	mov	r3, r1
 800bfc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800bfc4:	bf00      	nop
 800bfc6:	370c      	adds	r7, #12
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfce:	4770      	bx	lr

0800bfd0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bfd0:	b580      	push	{r7, lr}
 800bfd2:	b09c      	sub	sp, #112	@ 0x70
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bfdc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d172      	bne.n	800c0d2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800bfec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bfee:	2200      	movs	r2, #0
 800bff0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bff2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	330c      	adds	r3, #12
 800bff8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bffa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bffc:	e853 3f00 	ldrex	r3, [r3]
 800c000:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c002:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c004:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c008:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c00a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	330c      	adds	r3, #12
 800c010:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c012:	65ba      	str	r2, [r7, #88]	@ 0x58
 800c014:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c016:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c018:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c01a:	e841 2300 	strex	r3, r2, [r1]
 800c01e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c020:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c022:	2b00      	cmp	r3, #0
 800c024:	d1e5      	bne.n	800bff2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c026:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	3314      	adds	r3, #20
 800c02c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c02e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c030:	e853 3f00 	ldrex	r3, [r3]
 800c034:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c038:	f023 0301 	bic.w	r3, r3, #1
 800c03c:	667b      	str	r3, [r7, #100]	@ 0x64
 800c03e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	3314      	adds	r3, #20
 800c044:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c046:	647a      	str	r2, [r7, #68]	@ 0x44
 800c048:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c04a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c04c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c04e:	e841 2300 	strex	r3, r2, [r1]
 800c052:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c054:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c056:	2b00      	cmp	r3, #0
 800c058:	d1e5      	bne.n	800c026 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c05a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	3314      	adds	r3, #20
 800c060:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c064:	e853 3f00 	ldrex	r3, [r3]
 800c068:	623b      	str	r3, [r7, #32]
   return(result);
 800c06a:	6a3b      	ldr	r3, [r7, #32]
 800c06c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c070:	663b      	str	r3, [r7, #96]	@ 0x60
 800c072:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	3314      	adds	r3, #20
 800c078:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c07a:	633a      	str	r2, [r7, #48]	@ 0x30
 800c07c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c07e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c080:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c082:	e841 2300 	strex	r3, r2, [r1]
 800c086:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d1e5      	bne.n	800c05a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c08e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c090:	2220      	movs	r2, #32
 800c092:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c096:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c09a:	2b01      	cmp	r3, #1
 800c09c:	d119      	bne.n	800c0d2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c09e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	330c      	adds	r3, #12
 800c0a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0a6:	693b      	ldr	r3, [r7, #16]
 800c0a8:	e853 3f00 	ldrex	r3, [r3]
 800c0ac:	60fb      	str	r3, [r7, #12]
   return(result);
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	f023 0310 	bic.w	r3, r3, #16
 800c0b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c0b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	330c      	adds	r3, #12
 800c0bc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c0be:	61fa      	str	r2, [r7, #28]
 800c0c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0c2:	69b9      	ldr	r1, [r7, #24]
 800c0c4:	69fa      	ldr	r2, [r7, #28]
 800c0c6:	e841 2300 	strex	r3, r2, [r1]
 800c0ca:	617b      	str	r3, [r7, #20]
   return(result);
 800c0cc:	697b      	ldr	r3, [r7, #20]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d1e5      	bne.n	800c09e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c0d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c0d4:	2200      	movs	r2, #0
 800c0d6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c0d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c0da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0dc:	2b01      	cmp	r3, #1
 800c0de:	d106      	bne.n	800c0ee <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c0e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c0e2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c0e4:	4619      	mov	r1, r3
 800c0e6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c0e8:	f7ff ff66 	bl	800bfb8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c0ec:	e002      	b.n	800c0f4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800c0ee:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c0f0:	f7ff ff44 	bl	800bf7c <HAL_UART_RxCpltCallback>
}
 800c0f4:	bf00      	nop
 800c0f6:	3770      	adds	r7, #112	@ 0x70
 800c0f8:	46bd      	mov	sp, r7
 800c0fa:	bd80      	pop	{r7, pc}

0800c0fc <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b084      	sub	sp, #16
 800c100:	af00      	add	r7, sp, #0
 800c102:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c108:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	2201      	movs	r2, #1
 800c10e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c114:	2b01      	cmp	r3, #1
 800c116:	d108      	bne.n	800c12a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c11c:	085b      	lsrs	r3, r3, #1
 800c11e:	b29b      	uxth	r3, r3
 800c120:	4619      	mov	r1, r3
 800c122:	68f8      	ldr	r0, [r7, #12]
 800c124:	f7ff ff48 	bl	800bfb8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c128:	e002      	b.n	800c130 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800c12a:	68f8      	ldr	r0, [r7, #12]
 800c12c:	f7ff ff30 	bl	800bf90 <HAL_UART_RxHalfCpltCallback>
}
 800c130:	bf00      	nop
 800c132:	3710      	adds	r7, #16
 800c134:	46bd      	mov	sp, r7
 800c136:	bd80      	pop	{r7, pc}

0800c138 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c138:	b580      	push	{r7, lr}
 800c13a:	b084      	sub	sp, #16
 800c13c:	af00      	add	r7, sp, #0
 800c13e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800c140:	2300      	movs	r3, #0
 800c142:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c148:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800c14a:	68bb      	ldr	r3, [r7, #8]
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	695b      	ldr	r3, [r3, #20]
 800c150:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c154:	2b80      	cmp	r3, #128	@ 0x80
 800c156:	bf0c      	ite	eq
 800c158:	2301      	moveq	r3, #1
 800c15a:	2300      	movne	r3, #0
 800c15c:	b2db      	uxtb	r3, r3
 800c15e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800c160:	68bb      	ldr	r3, [r7, #8]
 800c162:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c166:	b2db      	uxtb	r3, r3
 800c168:	2b21      	cmp	r3, #33	@ 0x21
 800c16a:	d108      	bne.n	800c17e <UART_DMAError+0x46>
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d005      	beq.n	800c17e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800c172:	68bb      	ldr	r3, [r7, #8]
 800c174:	2200      	movs	r2, #0
 800c176:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800c178:	68b8      	ldr	r0, [r7, #8]
 800c17a:	f000 f8cd 	bl	800c318 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c17e:	68bb      	ldr	r3, [r7, #8]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	695b      	ldr	r3, [r3, #20]
 800c184:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c188:	2b40      	cmp	r3, #64	@ 0x40
 800c18a:	bf0c      	ite	eq
 800c18c:	2301      	moveq	r3, #1
 800c18e:	2300      	movne	r3, #0
 800c190:	b2db      	uxtb	r3, r3
 800c192:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800c194:	68bb      	ldr	r3, [r7, #8]
 800c196:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c19a:	b2db      	uxtb	r3, r3
 800c19c:	2b22      	cmp	r3, #34	@ 0x22
 800c19e:	d108      	bne.n	800c1b2 <UART_DMAError+0x7a>
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d005      	beq.n	800c1b2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800c1a6:	68bb      	ldr	r3, [r7, #8]
 800c1a8:	2200      	movs	r2, #0
 800c1aa:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800c1ac:	68b8      	ldr	r0, [r7, #8]
 800c1ae:	f000 f8db 	bl	800c368 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c1b2:	68bb      	ldr	r3, [r7, #8]
 800c1b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c1b6:	f043 0210 	orr.w	r2, r3, #16
 800c1ba:	68bb      	ldr	r3, [r7, #8]
 800c1bc:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c1be:	68b8      	ldr	r0, [r7, #8]
 800c1c0:	f7ff fef0 	bl	800bfa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c1c4:	bf00      	nop
 800c1c6:	3710      	adds	r7, #16
 800c1c8:	46bd      	mov	sp, r7
 800c1ca:	bd80      	pop	{r7, pc}

0800c1cc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b098      	sub	sp, #96	@ 0x60
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	60f8      	str	r0, [r7, #12]
 800c1d4:	60b9      	str	r1, [r7, #8]
 800c1d6:	4613      	mov	r3, r2
 800c1d8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800c1da:	68ba      	ldr	r2, [r7, #8]
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	88fa      	ldrh	r2, [r7, #6]
 800c1e4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	2222      	movs	r2, #34	@ 0x22
 800c1f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c1f8:	4a44      	ldr	r2, [pc, #272]	@ (800c30c <UART_Start_Receive_DMA+0x140>)
 800c1fa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c200:	4a43      	ldr	r2, [pc, #268]	@ (800c310 <UART_Start_Receive_DMA+0x144>)
 800c202:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c208:	4a42      	ldr	r2, [pc, #264]	@ (800c314 <UART_Start_Receive_DMA+0x148>)
 800c20a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c210:	2200      	movs	r2, #0
 800c212:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800c214:	f107 0308 	add.w	r3, r7, #8
 800c218:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	3304      	adds	r3, #4
 800c224:	4619      	mov	r1, r3
 800c226:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c228:	681a      	ldr	r2, [r3, #0]
 800c22a:	88fb      	ldrh	r3, [r7, #6]
 800c22c:	f7fa fdbc 	bl	8006da8 <HAL_DMA_Start_IT>
 800c230:	4603      	mov	r3, r0
 800c232:	2b00      	cmp	r3, #0
 800c234:	d008      	beq.n	800c248 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	2210      	movs	r2, #16
 800c23a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	2220      	movs	r2, #32
 800c240:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800c244:	2301      	movs	r3, #1
 800c246:	e05d      	b.n	800c304 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800c248:	2300      	movs	r3, #0
 800c24a:	613b      	str	r3, [r7, #16]
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	613b      	str	r3, [r7, #16]
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	685b      	ldr	r3, [r3, #4]
 800c25a:	613b      	str	r3, [r7, #16]
 800c25c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	691b      	ldr	r3, [r3, #16]
 800c262:	2b00      	cmp	r3, #0
 800c264:	d019      	beq.n	800c29a <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	330c      	adds	r3, #12
 800c26c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c26e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c270:	e853 3f00 	ldrex	r3, [r3]
 800c274:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c276:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c278:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c27c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	330c      	adds	r3, #12
 800c284:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c286:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800c288:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c28a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800c28c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c28e:	e841 2300 	strex	r3, r2, [r1]
 800c292:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c294:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c296:	2b00      	cmp	r3, #0
 800c298:	d1e5      	bne.n	800c266 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	3314      	adds	r3, #20
 800c2a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2a4:	e853 3f00 	ldrex	r3, [r3]
 800c2a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c2aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2ac:	f043 0301 	orr.w	r3, r3, #1
 800c2b0:	657b      	str	r3, [r7, #84]	@ 0x54
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	3314      	adds	r3, #20
 800c2b8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c2ba:	63ba      	str	r2, [r7, #56]	@ 0x38
 800c2bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2be:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c2c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c2c2:	e841 2300 	strex	r3, r2, [r1]
 800c2c6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c2c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d1e5      	bne.n	800c29a <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	3314      	adds	r3, #20
 800c2d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2d6:	69bb      	ldr	r3, [r7, #24]
 800c2d8:	e853 3f00 	ldrex	r3, [r3]
 800c2dc:	617b      	str	r3, [r7, #20]
   return(result);
 800c2de:	697b      	ldr	r3, [r7, #20]
 800c2e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c2e4:	653b      	str	r3, [r7, #80]	@ 0x50
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	3314      	adds	r3, #20
 800c2ec:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c2ee:	627a      	str	r2, [r7, #36]	@ 0x24
 800c2f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2f2:	6a39      	ldr	r1, [r7, #32]
 800c2f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c2f6:	e841 2300 	strex	r3, r2, [r1]
 800c2fa:	61fb      	str	r3, [r7, #28]
   return(result);
 800c2fc:	69fb      	ldr	r3, [r7, #28]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d1e5      	bne.n	800c2ce <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800c302:	2300      	movs	r3, #0
}
 800c304:	4618      	mov	r0, r3
 800c306:	3760      	adds	r7, #96	@ 0x60
 800c308:	46bd      	mov	sp, r7
 800c30a:	bd80      	pop	{r7, pc}
 800c30c:	0800bfd1 	.word	0x0800bfd1
 800c310:	0800c0fd 	.word	0x0800c0fd
 800c314:	0800c139 	.word	0x0800c139

0800c318 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c318:	b480      	push	{r7}
 800c31a:	b089      	sub	sp, #36	@ 0x24
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	330c      	adds	r3, #12
 800c326:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	e853 3f00 	ldrex	r3, [r3]
 800c32e:	60bb      	str	r3, [r7, #8]
   return(result);
 800c330:	68bb      	ldr	r3, [r7, #8]
 800c332:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c336:	61fb      	str	r3, [r7, #28]
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	330c      	adds	r3, #12
 800c33e:	69fa      	ldr	r2, [r7, #28]
 800c340:	61ba      	str	r2, [r7, #24]
 800c342:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c344:	6979      	ldr	r1, [r7, #20]
 800c346:	69ba      	ldr	r2, [r7, #24]
 800c348:	e841 2300 	strex	r3, r2, [r1]
 800c34c:	613b      	str	r3, [r7, #16]
   return(result);
 800c34e:	693b      	ldr	r3, [r7, #16]
 800c350:	2b00      	cmp	r3, #0
 800c352:	d1e5      	bne.n	800c320 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2220      	movs	r2, #32
 800c358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800c35c:	bf00      	nop
 800c35e:	3724      	adds	r7, #36	@ 0x24
 800c360:	46bd      	mov	sp, r7
 800c362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c366:	4770      	bx	lr

0800c368 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c368:	b480      	push	{r7}
 800c36a:	b095      	sub	sp, #84	@ 0x54
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	330c      	adds	r3, #12
 800c376:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c378:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c37a:	e853 3f00 	ldrex	r3, [r3]
 800c37e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c382:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c386:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	330c      	adds	r3, #12
 800c38e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c390:	643a      	str	r2, [r7, #64]	@ 0x40
 800c392:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c394:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c396:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c398:	e841 2300 	strex	r3, r2, [r1]
 800c39c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c39e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d1e5      	bne.n	800c370 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	3314      	adds	r3, #20
 800c3aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3ac:	6a3b      	ldr	r3, [r7, #32]
 800c3ae:	e853 3f00 	ldrex	r3, [r3]
 800c3b2:	61fb      	str	r3, [r7, #28]
   return(result);
 800c3b4:	69fb      	ldr	r3, [r7, #28]
 800c3b6:	f023 0301 	bic.w	r3, r3, #1
 800c3ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	3314      	adds	r3, #20
 800c3c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c3c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c3c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c3ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c3cc:	e841 2300 	strex	r3, r2, [r1]
 800c3d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c3d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d1e5      	bne.n	800c3a4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c3dc:	2b01      	cmp	r3, #1
 800c3de:	d119      	bne.n	800c414 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	330c      	adds	r3, #12
 800c3e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	e853 3f00 	ldrex	r3, [r3]
 800c3ee:	60bb      	str	r3, [r7, #8]
   return(result);
 800c3f0:	68bb      	ldr	r3, [r7, #8]
 800c3f2:	f023 0310 	bic.w	r3, r3, #16
 800c3f6:	647b      	str	r3, [r7, #68]	@ 0x44
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	330c      	adds	r3, #12
 800c3fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c400:	61ba      	str	r2, [r7, #24]
 800c402:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c404:	6979      	ldr	r1, [r7, #20]
 800c406:	69ba      	ldr	r2, [r7, #24]
 800c408:	e841 2300 	strex	r3, r2, [r1]
 800c40c:	613b      	str	r3, [r7, #16]
   return(result);
 800c40e:	693b      	ldr	r3, [r7, #16]
 800c410:	2b00      	cmp	r3, #0
 800c412:	d1e5      	bne.n	800c3e0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	2220      	movs	r2, #32
 800c418:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	2200      	movs	r2, #0
 800c420:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800c422:	bf00      	nop
 800c424:	3754      	adds	r7, #84	@ 0x54
 800c426:	46bd      	mov	sp, r7
 800c428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c42c:	4770      	bx	lr

0800c42e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c42e:	b580      	push	{r7, lr}
 800c430:	b084      	sub	sp, #16
 800c432:	af00      	add	r7, sp, #0
 800c434:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c43a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	2200      	movs	r2, #0
 800c440:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c442:	68f8      	ldr	r0, [r7, #12]
 800c444:	f7ff fdae 	bl	800bfa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c448:	bf00      	nop
 800c44a:	3710      	adds	r7, #16
 800c44c:	46bd      	mov	sp, r7
 800c44e:	bd80      	pop	{r7, pc}

0800c450 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c450:	b480      	push	{r7}
 800c452:	b085      	sub	sp, #20
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c45e:	b2db      	uxtb	r3, r3
 800c460:	2b21      	cmp	r3, #33	@ 0x21
 800c462:	d13e      	bne.n	800c4e2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	689b      	ldr	r3, [r3, #8]
 800c468:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c46c:	d114      	bne.n	800c498 <UART_Transmit_IT+0x48>
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	691b      	ldr	r3, [r3, #16]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d110      	bne.n	800c498 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	6a1b      	ldr	r3, [r3, #32]
 800c47a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	881b      	ldrh	r3, [r3, #0]
 800c480:	461a      	mov	r2, r3
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c48a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	6a1b      	ldr	r3, [r3, #32]
 800c490:	1c9a      	adds	r2, r3, #2
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	621a      	str	r2, [r3, #32]
 800c496:	e008      	b.n	800c4aa <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	6a1b      	ldr	r3, [r3, #32]
 800c49c:	1c59      	adds	r1, r3, #1
 800c49e:	687a      	ldr	r2, [r7, #4]
 800c4a0:	6211      	str	r1, [r2, #32]
 800c4a2:	781a      	ldrb	r2, [r3, #0]
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800c4ae:	b29b      	uxth	r3, r3
 800c4b0:	3b01      	subs	r3, #1
 800c4b2:	b29b      	uxth	r3, r3
 800c4b4:	687a      	ldr	r2, [r7, #4]
 800c4b6:	4619      	mov	r1, r3
 800c4b8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d10f      	bne.n	800c4de <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	68da      	ldr	r2, [r3, #12]
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c4cc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	68da      	ldr	r2, [r3, #12]
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c4dc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800c4de:	2300      	movs	r3, #0
 800c4e0:	e000      	b.n	800c4e4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800c4e2:	2302      	movs	r3, #2
  }
}
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	3714      	adds	r7, #20
 800c4e8:	46bd      	mov	sp, r7
 800c4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ee:	4770      	bx	lr

0800c4f0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c4f0:	b580      	push	{r7, lr}
 800c4f2:	b082      	sub	sp, #8
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	68da      	ldr	r2, [r3, #12]
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c506:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	2220      	movs	r2, #32
 800c50c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c510:	6878      	ldr	r0, [r7, #4]
 800c512:	f7ff fd29 	bl	800bf68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c516:	2300      	movs	r3, #0
}
 800c518:	4618      	mov	r0, r3
 800c51a:	3708      	adds	r7, #8
 800c51c:	46bd      	mov	sp, r7
 800c51e:	bd80      	pop	{r7, pc}

0800c520 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c520:	b580      	push	{r7, lr}
 800c522:	b08c      	sub	sp, #48	@ 0x30
 800c524:	af00      	add	r7, sp, #0
 800c526:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800c528:	2300      	movs	r3, #0
 800c52a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800c52c:	2300      	movs	r3, #0
 800c52e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c536:	b2db      	uxtb	r3, r3
 800c538:	2b22      	cmp	r3, #34	@ 0x22
 800c53a:	f040 80aa 	bne.w	800c692 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	689b      	ldr	r3, [r3, #8]
 800c542:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c546:	d115      	bne.n	800c574 <UART_Receive_IT+0x54>
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	691b      	ldr	r3, [r3, #16]
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d111      	bne.n	800c574 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c554:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	685b      	ldr	r3, [r3, #4]
 800c55c:	b29b      	uxth	r3, r3
 800c55e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c562:	b29a      	uxth	r2, r3
 800c564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c566:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c56c:	1c9a      	adds	r2, r3, #2
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	629a      	str	r2, [r3, #40]	@ 0x28
 800c572:	e024      	b.n	800c5be <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c578:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	689b      	ldr	r3, [r3, #8]
 800c57e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c582:	d007      	beq.n	800c594 <UART_Receive_IT+0x74>
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	689b      	ldr	r3, [r3, #8]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d10a      	bne.n	800c5a2 <UART_Receive_IT+0x82>
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	691b      	ldr	r3, [r3, #16]
 800c590:	2b00      	cmp	r3, #0
 800c592:	d106      	bne.n	800c5a2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	685b      	ldr	r3, [r3, #4]
 800c59a:	b2da      	uxtb	r2, r3
 800c59c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c59e:	701a      	strb	r2, [r3, #0]
 800c5a0:	e008      	b.n	800c5b4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	685b      	ldr	r3, [r3, #4]
 800c5a8:	b2db      	uxtb	r3, r3
 800c5aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c5ae:	b2da      	uxtb	r2, r3
 800c5b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5b2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5b8:	1c5a      	adds	r2, r3, #1
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c5c2:	b29b      	uxth	r3, r3
 800c5c4:	3b01      	subs	r3, #1
 800c5c6:	b29b      	uxth	r3, r3
 800c5c8:	687a      	ldr	r2, [r7, #4]
 800c5ca:	4619      	mov	r1, r3
 800c5cc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d15d      	bne.n	800c68e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	68da      	ldr	r2, [r3, #12]
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	f022 0220 	bic.w	r2, r2, #32
 800c5e0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	68da      	ldr	r2, [r3, #12]
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c5f0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	695a      	ldr	r2, [r3, #20]
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	f022 0201 	bic.w	r2, r2, #1
 800c600:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	2220      	movs	r2, #32
 800c606:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	2200      	movs	r2, #0
 800c60e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c614:	2b01      	cmp	r3, #1
 800c616:	d135      	bne.n	800c684 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2200      	movs	r2, #0
 800c61c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	330c      	adds	r3, #12
 800c624:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c626:	697b      	ldr	r3, [r7, #20]
 800c628:	e853 3f00 	ldrex	r3, [r3]
 800c62c:	613b      	str	r3, [r7, #16]
   return(result);
 800c62e:	693b      	ldr	r3, [r7, #16]
 800c630:	f023 0310 	bic.w	r3, r3, #16
 800c634:	627b      	str	r3, [r7, #36]	@ 0x24
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	330c      	adds	r3, #12
 800c63c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c63e:	623a      	str	r2, [r7, #32]
 800c640:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c642:	69f9      	ldr	r1, [r7, #28]
 800c644:	6a3a      	ldr	r2, [r7, #32]
 800c646:	e841 2300 	strex	r3, r2, [r1]
 800c64a:	61bb      	str	r3, [r7, #24]
   return(result);
 800c64c:	69bb      	ldr	r3, [r7, #24]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d1e5      	bne.n	800c61e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	f003 0310 	and.w	r3, r3, #16
 800c65c:	2b10      	cmp	r3, #16
 800c65e:	d10a      	bne.n	800c676 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c660:	2300      	movs	r3, #0
 800c662:	60fb      	str	r3, [r7, #12]
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	60fb      	str	r3, [r7, #12]
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	685b      	ldr	r3, [r3, #4]
 800c672:	60fb      	str	r3, [r7, #12]
 800c674:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c67a:	4619      	mov	r1, r3
 800c67c:	6878      	ldr	r0, [r7, #4]
 800c67e:	f7ff fc9b 	bl	800bfb8 <HAL_UARTEx_RxEventCallback>
 800c682:	e002      	b.n	800c68a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c684:	6878      	ldr	r0, [r7, #4]
 800c686:	f7ff fc79 	bl	800bf7c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800c68a:	2300      	movs	r3, #0
 800c68c:	e002      	b.n	800c694 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800c68e:	2300      	movs	r3, #0
 800c690:	e000      	b.n	800c694 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800c692:	2302      	movs	r3, #2
  }
}
 800c694:	4618      	mov	r0, r3
 800c696:	3730      	adds	r7, #48	@ 0x30
 800c698:	46bd      	mov	sp, r7
 800c69a:	bd80      	pop	{r7, pc}

0800c69c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c69c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c6a0:	b0c0      	sub	sp, #256	@ 0x100
 800c6a2:	af00      	add	r7, sp, #0
 800c6a4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c6a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	691b      	ldr	r3, [r3, #16]
 800c6b0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800c6b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6b8:	68d9      	ldr	r1, [r3, #12]
 800c6ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6be:	681a      	ldr	r2, [r3, #0]
 800c6c0:	ea40 0301 	orr.w	r3, r0, r1
 800c6c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c6c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6ca:	689a      	ldr	r2, [r3, #8]
 800c6cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6d0:	691b      	ldr	r3, [r3, #16]
 800c6d2:	431a      	orrs	r2, r3
 800c6d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6d8:	695b      	ldr	r3, [r3, #20]
 800c6da:	431a      	orrs	r2, r3
 800c6dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6e0:	69db      	ldr	r3, [r3, #28]
 800c6e2:	4313      	orrs	r3, r2
 800c6e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800c6e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	68db      	ldr	r3, [r3, #12]
 800c6f0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800c6f4:	f021 010c 	bic.w	r1, r1, #12
 800c6f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6fc:	681a      	ldr	r2, [r3, #0]
 800c6fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800c702:	430b      	orrs	r3, r1
 800c704:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c706:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	695b      	ldr	r3, [r3, #20]
 800c70e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800c712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c716:	6999      	ldr	r1, [r3, #24]
 800c718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c71c:	681a      	ldr	r2, [r3, #0]
 800c71e:	ea40 0301 	orr.w	r3, r0, r1
 800c722:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c728:	681a      	ldr	r2, [r3, #0]
 800c72a:	4b8f      	ldr	r3, [pc, #572]	@ (800c968 <UART_SetConfig+0x2cc>)
 800c72c:	429a      	cmp	r2, r3
 800c72e:	d005      	beq.n	800c73c <UART_SetConfig+0xa0>
 800c730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c734:	681a      	ldr	r2, [r3, #0]
 800c736:	4b8d      	ldr	r3, [pc, #564]	@ (800c96c <UART_SetConfig+0x2d0>)
 800c738:	429a      	cmp	r2, r3
 800c73a:	d104      	bne.n	800c746 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c73c:	f7fc ff14 	bl	8009568 <HAL_RCC_GetPCLK2Freq>
 800c740:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800c744:	e003      	b.n	800c74e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c746:	f7fc fefb 	bl	8009540 <HAL_RCC_GetPCLK1Freq>
 800c74a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c74e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c752:	69db      	ldr	r3, [r3, #28]
 800c754:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c758:	f040 810c 	bne.w	800c974 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c75c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c760:	2200      	movs	r2, #0
 800c762:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800c766:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800c76a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800c76e:	4622      	mov	r2, r4
 800c770:	462b      	mov	r3, r5
 800c772:	1891      	adds	r1, r2, r2
 800c774:	65b9      	str	r1, [r7, #88]	@ 0x58
 800c776:	415b      	adcs	r3, r3
 800c778:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c77a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800c77e:	4621      	mov	r1, r4
 800c780:	eb12 0801 	adds.w	r8, r2, r1
 800c784:	4629      	mov	r1, r5
 800c786:	eb43 0901 	adc.w	r9, r3, r1
 800c78a:	f04f 0200 	mov.w	r2, #0
 800c78e:	f04f 0300 	mov.w	r3, #0
 800c792:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c796:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c79a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c79e:	4690      	mov	r8, r2
 800c7a0:	4699      	mov	r9, r3
 800c7a2:	4623      	mov	r3, r4
 800c7a4:	eb18 0303 	adds.w	r3, r8, r3
 800c7a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800c7ac:	462b      	mov	r3, r5
 800c7ae:	eb49 0303 	adc.w	r3, r9, r3
 800c7b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800c7b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c7ba:	685b      	ldr	r3, [r3, #4]
 800c7bc:	2200      	movs	r2, #0
 800c7be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800c7c2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800c7c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800c7ca:	460b      	mov	r3, r1
 800c7cc:	18db      	adds	r3, r3, r3
 800c7ce:	653b      	str	r3, [r7, #80]	@ 0x50
 800c7d0:	4613      	mov	r3, r2
 800c7d2:	eb42 0303 	adc.w	r3, r2, r3
 800c7d6:	657b      	str	r3, [r7, #84]	@ 0x54
 800c7d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c7dc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800c7e0:	f7f4 fa42 	bl	8000c68 <__aeabi_uldivmod>
 800c7e4:	4602      	mov	r2, r0
 800c7e6:	460b      	mov	r3, r1
 800c7e8:	4b61      	ldr	r3, [pc, #388]	@ (800c970 <UART_SetConfig+0x2d4>)
 800c7ea:	fba3 2302 	umull	r2, r3, r3, r2
 800c7ee:	095b      	lsrs	r3, r3, #5
 800c7f0:	011c      	lsls	r4, r3, #4
 800c7f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c7fc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800c800:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800c804:	4642      	mov	r2, r8
 800c806:	464b      	mov	r3, r9
 800c808:	1891      	adds	r1, r2, r2
 800c80a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800c80c:	415b      	adcs	r3, r3
 800c80e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c810:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800c814:	4641      	mov	r1, r8
 800c816:	eb12 0a01 	adds.w	sl, r2, r1
 800c81a:	4649      	mov	r1, r9
 800c81c:	eb43 0b01 	adc.w	fp, r3, r1
 800c820:	f04f 0200 	mov.w	r2, #0
 800c824:	f04f 0300 	mov.w	r3, #0
 800c828:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c82c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800c830:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c834:	4692      	mov	sl, r2
 800c836:	469b      	mov	fp, r3
 800c838:	4643      	mov	r3, r8
 800c83a:	eb1a 0303 	adds.w	r3, sl, r3
 800c83e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c842:	464b      	mov	r3, r9
 800c844:	eb4b 0303 	adc.w	r3, fp, r3
 800c848:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800c84c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c850:	685b      	ldr	r3, [r3, #4]
 800c852:	2200      	movs	r2, #0
 800c854:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c858:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800c85c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800c860:	460b      	mov	r3, r1
 800c862:	18db      	adds	r3, r3, r3
 800c864:	643b      	str	r3, [r7, #64]	@ 0x40
 800c866:	4613      	mov	r3, r2
 800c868:	eb42 0303 	adc.w	r3, r2, r3
 800c86c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c86e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800c872:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800c876:	f7f4 f9f7 	bl	8000c68 <__aeabi_uldivmod>
 800c87a:	4602      	mov	r2, r0
 800c87c:	460b      	mov	r3, r1
 800c87e:	4611      	mov	r1, r2
 800c880:	4b3b      	ldr	r3, [pc, #236]	@ (800c970 <UART_SetConfig+0x2d4>)
 800c882:	fba3 2301 	umull	r2, r3, r3, r1
 800c886:	095b      	lsrs	r3, r3, #5
 800c888:	2264      	movs	r2, #100	@ 0x64
 800c88a:	fb02 f303 	mul.w	r3, r2, r3
 800c88e:	1acb      	subs	r3, r1, r3
 800c890:	00db      	lsls	r3, r3, #3
 800c892:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800c896:	4b36      	ldr	r3, [pc, #216]	@ (800c970 <UART_SetConfig+0x2d4>)
 800c898:	fba3 2302 	umull	r2, r3, r3, r2
 800c89c:	095b      	lsrs	r3, r3, #5
 800c89e:	005b      	lsls	r3, r3, #1
 800c8a0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800c8a4:	441c      	add	r4, r3
 800c8a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c8aa:	2200      	movs	r2, #0
 800c8ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c8b0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800c8b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800c8b8:	4642      	mov	r2, r8
 800c8ba:	464b      	mov	r3, r9
 800c8bc:	1891      	adds	r1, r2, r2
 800c8be:	63b9      	str	r1, [r7, #56]	@ 0x38
 800c8c0:	415b      	adcs	r3, r3
 800c8c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c8c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800c8c8:	4641      	mov	r1, r8
 800c8ca:	1851      	adds	r1, r2, r1
 800c8cc:	6339      	str	r1, [r7, #48]	@ 0x30
 800c8ce:	4649      	mov	r1, r9
 800c8d0:	414b      	adcs	r3, r1
 800c8d2:	637b      	str	r3, [r7, #52]	@ 0x34
 800c8d4:	f04f 0200 	mov.w	r2, #0
 800c8d8:	f04f 0300 	mov.w	r3, #0
 800c8dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800c8e0:	4659      	mov	r1, fp
 800c8e2:	00cb      	lsls	r3, r1, #3
 800c8e4:	4651      	mov	r1, sl
 800c8e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c8ea:	4651      	mov	r1, sl
 800c8ec:	00ca      	lsls	r2, r1, #3
 800c8ee:	4610      	mov	r0, r2
 800c8f0:	4619      	mov	r1, r3
 800c8f2:	4603      	mov	r3, r0
 800c8f4:	4642      	mov	r2, r8
 800c8f6:	189b      	adds	r3, r3, r2
 800c8f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c8fc:	464b      	mov	r3, r9
 800c8fe:	460a      	mov	r2, r1
 800c900:	eb42 0303 	adc.w	r3, r2, r3
 800c904:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c90c:	685b      	ldr	r3, [r3, #4]
 800c90e:	2200      	movs	r2, #0
 800c910:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c914:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800c918:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800c91c:	460b      	mov	r3, r1
 800c91e:	18db      	adds	r3, r3, r3
 800c920:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c922:	4613      	mov	r3, r2
 800c924:	eb42 0303 	adc.w	r3, r2, r3
 800c928:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c92a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800c92e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800c932:	f7f4 f999 	bl	8000c68 <__aeabi_uldivmod>
 800c936:	4602      	mov	r2, r0
 800c938:	460b      	mov	r3, r1
 800c93a:	4b0d      	ldr	r3, [pc, #52]	@ (800c970 <UART_SetConfig+0x2d4>)
 800c93c:	fba3 1302 	umull	r1, r3, r3, r2
 800c940:	095b      	lsrs	r3, r3, #5
 800c942:	2164      	movs	r1, #100	@ 0x64
 800c944:	fb01 f303 	mul.w	r3, r1, r3
 800c948:	1ad3      	subs	r3, r2, r3
 800c94a:	00db      	lsls	r3, r3, #3
 800c94c:	3332      	adds	r3, #50	@ 0x32
 800c94e:	4a08      	ldr	r2, [pc, #32]	@ (800c970 <UART_SetConfig+0x2d4>)
 800c950:	fba2 2303 	umull	r2, r3, r2, r3
 800c954:	095b      	lsrs	r3, r3, #5
 800c956:	f003 0207 	and.w	r2, r3, #7
 800c95a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	4422      	add	r2, r4
 800c962:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c964:	e106      	b.n	800cb74 <UART_SetConfig+0x4d8>
 800c966:	bf00      	nop
 800c968:	40011000 	.word	0x40011000
 800c96c:	40011400 	.word	0x40011400
 800c970:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c974:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c978:	2200      	movs	r2, #0
 800c97a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c97e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800c982:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800c986:	4642      	mov	r2, r8
 800c988:	464b      	mov	r3, r9
 800c98a:	1891      	adds	r1, r2, r2
 800c98c:	6239      	str	r1, [r7, #32]
 800c98e:	415b      	adcs	r3, r3
 800c990:	627b      	str	r3, [r7, #36]	@ 0x24
 800c992:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c996:	4641      	mov	r1, r8
 800c998:	1854      	adds	r4, r2, r1
 800c99a:	4649      	mov	r1, r9
 800c99c:	eb43 0501 	adc.w	r5, r3, r1
 800c9a0:	f04f 0200 	mov.w	r2, #0
 800c9a4:	f04f 0300 	mov.w	r3, #0
 800c9a8:	00eb      	lsls	r3, r5, #3
 800c9aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c9ae:	00e2      	lsls	r2, r4, #3
 800c9b0:	4614      	mov	r4, r2
 800c9b2:	461d      	mov	r5, r3
 800c9b4:	4643      	mov	r3, r8
 800c9b6:	18e3      	adds	r3, r4, r3
 800c9b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c9bc:	464b      	mov	r3, r9
 800c9be:	eb45 0303 	adc.w	r3, r5, r3
 800c9c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c9c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c9ca:	685b      	ldr	r3, [r3, #4]
 800c9cc:	2200      	movs	r2, #0
 800c9ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c9d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800c9d6:	f04f 0200 	mov.w	r2, #0
 800c9da:	f04f 0300 	mov.w	r3, #0
 800c9de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800c9e2:	4629      	mov	r1, r5
 800c9e4:	008b      	lsls	r3, r1, #2
 800c9e6:	4621      	mov	r1, r4
 800c9e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c9ec:	4621      	mov	r1, r4
 800c9ee:	008a      	lsls	r2, r1, #2
 800c9f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800c9f4:	f7f4 f938 	bl	8000c68 <__aeabi_uldivmod>
 800c9f8:	4602      	mov	r2, r0
 800c9fa:	460b      	mov	r3, r1
 800c9fc:	4b60      	ldr	r3, [pc, #384]	@ (800cb80 <UART_SetConfig+0x4e4>)
 800c9fe:	fba3 2302 	umull	r2, r3, r3, r2
 800ca02:	095b      	lsrs	r3, r3, #5
 800ca04:	011c      	lsls	r4, r3, #4
 800ca06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ca0a:	2200      	movs	r2, #0
 800ca0c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ca10:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800ca14:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800ca18:	4642      	mov	r2, r8
 800ca1a:	464b      	mov	r3, r9
 800ca1c:	1891      	adds	r1, r2, r2
 800ca1e:	61b9      	str	r1, [r7, #24]
 800ca20:	415b      	adcs	r3, r3
 800ca22:	61fb      	str	r3, [r7, #28]
 800ca24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ca28:	4641      	mov	r1, r8
 800ca2a:	1851      	adds	r1, r2, r1
 800ca2c:	6139      	str	r1, [r7, #16]
 800ca2e:	4649      	mov	r1, r9
 800ca30:	414b      	adcs	r3, r1
 800ca32:	617b      	str	r3, [r7, #20]
 800ca34:	f04f 0200 	mov.w	r2, #0
 800ca38:	f04f 0300 	mov.w	r3, #0
 800ca3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ca40:	4659      	mov	r1, fp
 800ca42:	00cb      	lsls	r3, r1, #3
 800ca44:	4651      	mov	r1, sl
 800ca46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ca4a:	4651      	mov	r1, sl
 800ca4c:	00ca      	lsls	r2, r1, #3
 800ca4e:	4610      	mov	r0, r2
 800ca50:	4619      	mov	r1, r3
 800ca52:	4603      	mov	r3, r0
 800ca54:	4642      	mov	r2, r8
 800ca56:	189b      	adds	r3, r3, r2
 800ca58:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ca5c:	464b      	mov	r3, r9
 800ca5e:	460a      	mov	r2, r1
 800ca60:	eb42 0303 	adc.w	r3, r2, r3
 800ca64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ca68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ca6c:	685b      	ldr	r3, [r3, #4]
 800ca6e:	2200      	movs	r2, #0
 800ca70:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ca72:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800ca74:	f04f 0200 	mov.w	r2, #0
 800ca78:	f04f 0300 	mov.w	r3, #0
 800ca7c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800ca80:	4649      	mov	r1, r9
 800ca82:	008b      	lsls	r3, r1, #2
 800ca84:	4641      	mov	r1, r8
 800ca86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ca8a:	4641      	mov	r1, r8
 800ca8c:	008a      	lsls	r2, r1, #2
 800ca8e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800ca92:	f7f4 f8e9 	bl	8000c68 <__aeabi_uldivmod>
 800ca96:	4602      	mov	r2, r0
 800ca98:	460b      	mov	r3, r1
 800ca9a:	4611      	mov	r1, r2
 800ca9c:	4b38      	ldr	r3, [pc, #224]	@ (800cb80 <UART_SetConfig+0x4e4>)
 800ca9e:	fba3 2301 	umull	r2, r3, r3, r1
 800caa2:	095b      	lsrs	r3, r3, #5
 800caa4:	2264      	movs	r2, #100	@ 0x64
 800caa6:	fb02 f303 	mul.w	r3, r2, r3
 800caaa:	1acb      	subs	r3, r1, r3
 800caac:	011b      	lsls	r3, r3, #4
 800caae:	3332      	adds	r3, #50	@ 0x32
 800cab0:	4a33      	ldr	r2, [pc, #204]	@ (800cb80 <UART_SetConfig+0x4e4>)
 800cab2:	fba2 2303 	umull	r2, r3, r2, r3
 800cab6:	095b      	lsrs	r3, r3, #5
 800cab8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800cabc:	441c      	add	r4, r3
 800cabe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800cac2:	2200      	movs	r2, #0
 800cac4:	673b      	str	r3, [r7, #112]	@ 0x70
 800cac6:	677a      	str	r2, [r7, #116]	@ 0x74
 800cac8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800cacc:	4642      	mov	r2, r8
 800cace:	464b      	mov	r3, r9
 800cad0:	1891      	adds	r1, r2, r2
 800cad2:	60b9      	str	r1, [r7, #8]
 800cad4:	415b      	adcs	r3, r3
 800cad6:	60fb      	str	r3, [r7, #12]
 800cad8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800cadc:	4641      	mov	r1, r8
 800cade:	1851      	adds	r1, r2, r1
 800cae0:	6039      	str	r1, [r7, #0]
 800cae2:	4649      	mov	r1, r9
 800cae4:	414b      	adcs	r3, r1
 800cae6:	607b      	str	r3, [r7, #4]
 800cae8:	f04f 0200 	mov.w	r2, #0
 800caec:	f04f 0300 	mov.w	r3, #0
 800caf0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800caf4:	4659      	mov	r1, fp
 800caf6:	00cb      	lsls	r3, r1, #3
 800caf8:	4651      	mov	r1, sl
 800cafa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800cafe:	4651      	mov	r1, sl
 800cb00:	00ca      	lsls	r2, r1, #3
 800cb02:	4610      	mov	r0, r2
 800cb04:	4619      	mov	r1, r3
 800cb06:	4603      	mov	r3, r0
 800cb08:	4642      	mov	r2, r8
 800cb0a:	189b      	adds	r3, r3, r2
 800cb0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cb0e:	464b      	mov	r3, r9
 800cb10:	460a      	mov	r2, r1
 800cb12:	eb42 0303 	adc.w	r3, r2, r3
 800cb16:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800cb18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cb1c:	685b      	ldr	r3, [r3, #4]
 800cb1e:	2200      	movs	r2, #0
 800cb20:	663b      	str	r3, [r7, #96]	@ 0x60
 800cb22:	667a      	str	r2, [r7, #100]	@ 0x64
 800cb24:	f04f 0200 	mov.w	r2, #0
 800cb28:	f04f 0300 	mov.w	r3, #0
 800cb2c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800cb30:	4649      	mov	r1, r9
 800cb32:	008b      	lsls	r3, r1, #2
 800cb34:	4641      	mov	r1, r8
 800cb36:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cb3a:	4641      	mov	r1, r8
 800cb3c:	008a      	lsls	r2, r1, #2
 800cb3e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800cb42:	f7f4 f891 	bl	8000c68 <__aeabi_uldivmod>
 800cb46:	4602      	mov	r2, r0
 800cb48:	460b      	mov	r3, r1
 800cb4a:	4b0d      	ldr	r3, [pc, #52]	@ (800cb80 <UART_SetConfig+0x4e4>)
 800cb4c:	fba3 1302 	umull	r1, r3, r3, r2
 800cb50:	095b      	lsrs	r3, r3, #5
 800cb52:	2164      	movs	r1, #100	@ 0x64
 800cb54:	fb01 f303 	mul.w	r3, r1, r3
 800cb58:	1ad3      	subs	r3, r2, r3
 800cb5a:	011b      	lsls	r3, r3, #4
 800cb5c:	3332      	adds	r3, #50	@ 0x32
 800cb5e:	4a08      	ldr	r2, [pc, #32]	@ (800cb80 <UART_SetConfig+0x4e4>)
 800cb60:	fba2 2303 	umull	r2, r3, r2, r3
 800cb64:	095b      	lsrs	r3, r3, #5
 800cb66:	f003 020f 	and.w	r2, r3, #15
 800cb6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	4422      	add	r2, r4
 800cb72:	609a      	str	r2, [r3, #8]
}
 800cb74:	bf00      	nop
 800cb76:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cb80:	51eb851f 	.word	0x51eb851f

0800cb84 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800cb84:	b084      	sub	sp, #16
 800cb86:	b580      	push	{r7, lr}
 800cb88:	b084      	sub	sp, #16
 800cb8a:	af00      	add	r7, sp, #0
 800cb8c:	6078      	str	r0, [r7, #4]
 800cb8e:	f107 001c 	add.w	r0, r7, #28
 800cb92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800cb96:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800cb9a:	2b01      	cmp	r3, #1
 800cb9c:	d123      	bne.n	800cbe6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cba2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	68db      	ldr	r3, [r3, #12]
 800cbae:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800cbb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cbb6:	687a      	ldr	r2, [r7, #4]
 800cbb8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	68db      	ldr	r3, [r3, #12]
 800cbbe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800cbc6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800cbca:	2b01      	cmp	r3, #1
 800cbcc:	d105      	bne.n	800cbda <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	68db      	ldr	r3, [r3, #12]
 800cbd2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800cbda:	6878      	ldr	r0, [r7, #4]
 800cbdc:	f001 fae8 	bl	800e1b0 <USB_CoreReset>
 800cbe0:	4603      	mov	r3, r0
 800cbe2:	73fb      	strb	r3, [r7, #15]
 800cbe4:	e01b      	b.n	800cc1e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	68db      	ldr	r3, [r3, #12]
 800cbea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800cbf2:	6878      	ldr	r0, [r7, #4]
 800cbf4:	f001 fadc 	bl	800e1b0 <USB_CoreReset>
 800cbf8:	4603      	mov	r3, r0
 800cbfa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800cbfc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d106      	bne.n	800cc12 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc08:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	639a      	str	r2, [r3, #56]	@ 0x38
 800cc10:	e005      	b.n	800cc1e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc16:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800cc1e:	7fbb      	ldrb	r3, [r7, #30]
 800cc20:	2b01      	cmp	r3, #1
 800cc22:	d10b      	bne.n	800cc3c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	689b      	ldr	r3, [r3, #8]
 800cc28:	f043 0206 	orr.w	r2, r3, #6
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	689b      	ldr	r3, [r3, #8]
 800cc34:	f043 0220 	orr.w	r2, r3, #32
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800cc3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc3e:	4618      	mov	r0, r3
 800cc40:	3710      	adds	r7, #16
 800cc42:	46bd      	mov	sp, r7
 800cc44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800cc48:	b004      	add	sp, #16
 800cc4a:	4770      	bx	lr

0800cc4c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800cc4c:	b480      	push	{r7}
 800cc4e:	b087      	sub	sp, #28
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	60f8      	str	r0, [r7, #12]
 800cc54:	60b9      	str	r1, [r7, #8]
 800cc56:	4613      	mov	r3, r2
 800cc58:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800cc5a:	79fb      	ldrb	r3, [r7, #7]
 800cc5c:	2b02      	cmp	r3, #2
 800cc5e:	d165      	bne.n	800cd2c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800cc60:	68bb      	ldr	r3, [r7, #8]
 800cc62:	4a41      	ldr	r2, [pc, #260]	@ (800cd68 <USB_SetTurnaroundTime+0x11c>)
 800cc64:	4293      	cmp	r3, r2
 800cc66:	d906      	bls.n	800cc76 <USB_SetTurnaroundTime+0x2a>
 800cc68:	68bb      	ldr	r3, [r7, #8]
 800cc6a:	4a40      	ldr	r2, [pc, #256]	@ (800cd6c <USB_SetTurnaroundTime+0x120>)
 800cc6c:	4293      	cmp	r3, r2
 800cc6e:	d202      	bcs.n	800cc76 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800cc70:	230f      	movs	r3, #15
 800cc72:	617b      	str	r3, [r7, #20]
 800cc74:	e062      	b.n	800cd3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800cc76:	68bb      	ldr	r3, [r7, #8]
 800cc78:	4a3c      	ldr	r2, [pc, #240]	@ (800cd6c <USB_SetTurnaroundTime+0x120>)
 800cc7a:	4293      	cmp	r3, r2
 800cc7c:	d306      	bcc.n	800cc8c <USB_SetTurnaroundTime+0x40>
 800cc7e:	68bb      	ldr	r3, [r7, #8]
 800cc80:	4a3b      	ldr	r2, [pc, #236]	@ (800cd70 <USB_SetTurnaroundTime+0x124>)
 800cc82:	4293      	cmp	r3, r2
 800cc84:	d202      	bcs.n	800cc8c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800cc86:	230e      	movs	r3, #14
 800cc88:	617b      	str	r3, [r7, #20]
 800cc8a:	e057      	b.n	800cd3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800cc8c:	68bb      	ldr	r3, [r7, #8]
 800cc8e:	4a38      	ldr	r2, [pc, #224]	@ (800cd70 <USB_SetTurnaroundTime+0x124>)
 800cc90:	4293      	cmp	r3, r2
 800cc92:	d306      	bcc.n	800cca2 <USB_SetTurnaroundTime+0x56>
 800cc94:	68bb      	ldr	r3, [r7, #8]
 800cc96:	4a37      	ldr	r2, [pc, #220]	@ (800cd74 <USB_SetTurnaroundTime+0x128>)
 800cc98:	4293      	cmp	r3, r2
 800cc9a:	d202      	bcs.n	800cca2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800cc9c:	230d      	movs	r3, #13
 800cc9e:	617b      	str	r3, [r7, #20]
 800cca0:	e04c      	b.n	800cd3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800cca2:	68bb      	ldr	r3, [r7, #8]
 800cca4:	4a33      	ldr	r2, [pc, #204]	@ (800cd74 <USB_SetTurnaroundTime+0x128>)
 800cca6:	4293      	cmp	r3, r2
 800cca8:	d306      	bcc.n	800ccb8 <USB_SetTurnaroundTime+0x6c>
 800ccaa:	68bb      	ldr	r3, [r7, #8]
 800ccac:	4a32      	ldr	r2, [pc, #200]	@ (800cd78 <USB_SetTurnaroundTime+0x12c>)
 800ccae:	4293      	cmp	r3, r2
 800ccb0:	d802      	bhi.n	800ccb8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800ccb2:	230c      	movs	r3, #12
 800ccb4:	617b      	str	r3, [r7, #20]
 800ccb6:	e041      	b.n	800cd3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800ccb8:	68bb      	ldr	r3, [r7, #8]
 800ccba:	4a2f      	ldr	r2, [pc, #188]	@ (800cd78 <USB_SetTurnaroundTime+0x12c>)
 800ccbc:	4293      	cmp	r3, r2
 800ccbe:	d906      	bls.n	800ccce <USB_SetTurnaroundTime+0x82>
 800ccc0:	68bb      	ldr	r3, [r7, #8]
 800ccc2:	4a2e      	ldr	r2, [pc, #184]	@ (800cd7c <USB_SetTurnaroundTime+0x130>)
 800ccc4:	4293      	cmp	r3, r2
 800ccc6:	d802      	bhi.n	800ccce <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800ccc8:	230b      	movs	r3, #11
 800ccca:	617b      	str	r3, [r7, #20]
 800cccc:	e036      	b.n	800cd3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800ccce:	68bb      	ldr	r3, [r7, #8]
 800ccd0:	4a2a      	ldr	r2, [pc, #168]	@ (800cd7c <USB_SetTurnaroundTime+0x130>)
 800ccd2:	4293      	cmp	r3, r2
 800ccd4:	d906      	bls.n	800cce4 <USB_SetTurnaroundTime+0x98>
 800ccd6:	68bb      	ldr	r3, [r7, #8]
 800ccd8:	4a29      	ldr	r2, [pc, #164]	@ (800cd80 <USB_SetTurnaroundTime+0x134>)
 800ccda:	4293      	cmp	r3, r2
 800ccdc:	d802      	bhi.n	800cce4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800ccde:	230a      	movs	r3, #10
 800cce0:	617b      	str	r3, [r7, #20]
 800cce2:	e02b      	b.n	800cd3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800cce4:	68bb      	ldr	r3, [r7, #8]
 800cce6:	4a26      	ldr	r2, [pc, #152]	@ (800cd80 <USB_SetTurnaroundTime+0x134>)
 800cce8:	4293      	cmp	r3, r2
 800ccea:	d906      	bls.n	800ccfa <USB_SetTurnaroundTime+0xae>
 800ccec:	68bb      	ldr	r3, [r7, #8]
 800ccee:	4a25      	ldr	r2, [pc, #148]	@ (800cd84 <USB_SetTurnaroundTime+0x138>)
 800ccf0:	4293      	cmp	r3, r2
 800ccf2:	d202      	bcs.n	800ccfa <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800ccf4:	2309      	movs	r3, #9
 800ccf6:	617b      	str	r3, [r7, #20]
 800ccf8:	e020      	b.n	800cd3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800ccfa:	68bb      	ldr	r3, [r7, #8]
 800ccfc:	4a21      	ldr	r2, [pc, #132]	@ (800cd84 <USB_SetTurnaroundTime+0x138>)
 800ccfe:	4293      	cmp	r3, r2
 800cd00:	d306      	bcc.n	800cd10 <USB_SetTurnaroundTime+0xc4>
 800cd02:	68bb      	ldr	r3, [r7, #8]
 800cd04:	4a20      	ldr	r2, [pc, #128]	@ (800cd88 <USB_SetTurnaroundTime+0x13c>)
 800cd06:	4293      	cmp	r3, r2
 800cd08:	d802      	bhi.n	800cd10 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800cd0a:	2308      	movs	r3, #8
 800cd0c:	617b      	str	r3, [r7, #20]
 800cd0e:	e015      	b.n	800cd3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800cd10:	68bb      	ldr	r3, [r7, #8]
 800cd12:	4a1d      	ldr	r2, [pc, #116]	@ (800cd88 <USB_SetTurnaroundTime+0x13c>)
 800cd14:	4293      	cmp	r3, r2
 800cd16:	d906      	bls.n	800cd26 <USB_SetTurnaroundTime+0xda>
 800cd18:	68bb      	ldr	r3, [r7, #8]
 800cd1a:	4a1c      	ldr	r2, [pc, #112]	@ (800cd8c <USB_SetTurnaroundTime+0x140>)
 800cd1c:	4293      	cmp	r3, r2
 800cd1e:	d202      	bcs.n	800cd26 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800cd20:	2307      	movs	r3, #7
 800cd22:	617b      	str	r3, [r7, #20]
 800cd24:	e00a      	b.n	800cd3c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800cd26:	2306      	movs	r3, #6
 800cd28:	617b      	str	r3, [r7, #20]
 800cd2a:	e007      	b.n	800cd3c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800cd2c:	79fb      	ldrb	r3, [r7, #7]
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d102      	bne.n	800cd38 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800cd32:	2309      	movs	r3, #9
 800cd34:	617b      	str	r3, [r7, #20]
 800cd36:	e001      	b.n	800cd3c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800cd38:	2309      	movs	r3, #9
 800cd3a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	68db      	ldr	r3, [r3, #12]
 800cd40:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	68da      	ldr	r2, [r3, #12]
 800cd4c:	697b      	ldr	r3, [r7, #20]
 800cd4e:	029b      	lsls	r3, r3, #10
 800cd50:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800cd54:	431a      	orrs	r2, r3
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800cd5a:	2300      	movs	r3, #0
}
 800cd5c:	4618      	mov	r0, r3
 800cd5e:	371c      	adds	r7, #28
 800cd60:	46bd      	mov	sp, r7
 800cd62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd66:	4770      	bx	lr
 800cd68:	00d8acbf 	.word	0x00d8acbf
 800cd6c:	00e4e1c0 	.word	0x00e4e1c0
 800cd70:	00f42400 	.word	0x00f42400
 800cd74:	01067380 	.word	0x01067380
 800cd78:	011a499f 	.word	0x011a499f
 800cd7c:	01312cff 	.word	0x01312cff
 800cd80:	014ca43f 	.word	0x014ca43f
 800cd84:	016e3600 	.word	0x016e3600
 800cd88:	01a6ab1f 	.word	0x01a6ab1f
 800cd8c:	01e84800 	.word	0x01e84800

0800cd90 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800cd90:	b480      	push	{r7}
 800cd92:	b083      	sub	sp, #12
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	689b      	ldr	r3, [r3, #8]
 800cd9c:	f043 0201 	orr.w	r2, r3, #1
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800cda4:	2300      	movs	r3, #0
}
 800cda6:	4618      	mov	r0, r3
 800cda8:	370c      	adds	r7, #12
 800cdaa:	46bd      	mov	sp, r7
 800cdac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdb0:	4770      	bx	lr

0800cdb2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800cdb2:	b480      	push	{r7}
 800cdb4:	b083      	sub	sp, #12
 800cdb6:	af00      	add	r7, sp, #0
 800cdb8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	689b      	ldr	r3, [r3, #8]
 800cdbe:	f023 0201 	bic.w	r2, r3, #1
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800cdc6:	2300      	movs	r3, #0
}
 800cdc8:	4618      	mov	r0, r3
 800cdca:	370c      	adds	r7, #12
 800cdcc:	46bd      	mov	sp, r7
 800cdce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd2:	4770      	bx	lr

0800cdd4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b084      	sub	sp, #16
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	6078      	str	r0, [r7, #4]
 800cddc:	460b      	mov	r3, r1
 800cdde:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800cde0:	2300      	movs	r3, #0
 800cde2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	68db      	ldr	r3, [r3, #12]
 800cde8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800cdf0:	78fb      	ldrb	r3, [r7, #3]
 800cdf2:	2b01      	cmp	r3, #1
 800cdf4:	d115      	bne.n	800ce22 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	68db      	ldr	r3, [r3, #12]
 800cdfa:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ce02:	200a      	movs	r0, #10
 800ce04:	f7f9 f8bc 	bl	8005f80 <HAL_Delay>
      ms += 10U;
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	330a      	adds	r3, #10
 800ce0c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ce0e:	6878      	ldr	r0, [r7, #4]
 800ce10:	f001 f93f 	bl	800e092 <USB_GetMode>
 800ce14:	4603      	mov	r3, r0
 800ce16:	2b01      	cmp	r3, #1
 800ce18:	d01e      	beq.n	800ce58 <USB_SetCurrentMode+0x84>
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	2bc7      	cmp	r3, #199	@ 0xc7
 800ce1e:	d9f0      	bls.n	800ce02 <USB_SetCurrentMode+0x2e>
 800ce20:	e01a      	b.n	800ce58 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800ce22:	78fb      	ldrb	r3, [r7, #3]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d115      	bne.n	800ce54 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	68db      	ldr	r3, [r3, #12]
 800ce2c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ce34:	200a      	movs	r0, #10
 800ce36:	f7f9 f8a3 	bl	8005f80 <HAL_Delay>
      ms += 10U;
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	330a      	adds	r3, #10
 800ce3e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ce40:	6878      	ldr	r0, [r7, #4]
 800ce42:	f001 f926 	bl	800e092 <USB_GetMode>
 800ce46:	4603      	mov	r3, r0
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d005      	beq.n	800ce58 <USB_SetCurrentMode+0x84>
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	2bc7      	cmp	r3, #199	@ 0xc7
 800ce50:	d9f0      	bls.n	800ce34 <USB_SetCurrentMode+0x60>
 800ce52:	e001      	b.n	800ce58 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800ce54:	2301      	movs	r3, #1
 800ce56:	e005      	b.n	800ce64 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	2bc8      	cmp	r3, #200	@ 0xc8
 800ce5c:	d101      	bne.n	800ce62 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800ce5e:	2301      	movs	r3, #1
 800ce60:	e000      	b.n	800ce64 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800ce62:	2300      	movs	r3, #0
}
 800ce64:	4618      	mov	r0, r3
 800ce66:	3710      	adds	r7, #16
 800ce68:	46bd      	mov	sp, r7
 800ce6a:	bd80      	pop	{r7, pc}

0800ce6c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ce6c:	b084      	sub	sp, #16
 800ce6e:	b580      	push	{r7, lr}
 800ce70:	b086      	sub	sp, #24
 800ce72:	af00      	add	r7, sp, #0
 800ce74:	6078      	str	r0, [r7, #4]
 800ce76:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800ce7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800ce7e:	2300      	movs	r3, #0
 800ce80:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800ce86:	2300      	movs	r3, #0
 800ce88:	613b      	str	r3, [r7, #16]
 800ce8a:	e009      	b.n	800cea0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800ce8c:	687a      	ldr	r2, [r7, #4]
 800ce8e:	693b      	ldr	r3, [r7, #16]
 800ce90:	3340      	adds	r3, #64	@ 0x40
 800ce92:	009b      	lsls	r3, r3, #2
 800ce94:	4413      	add	r3, r2
 800ce96:	2200      	movs	r2, #0
 800ce98:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800ce9a:	693b      	ldr	r3, [r7, #16]
 800ce9c:	3301      	adds	r3, #1
 800ce9e:	613b      	str	r3, [r7, #16]
 800cea0:	693b      	ldr	r3, [r7, #16]
 800cea2:	2b0e      	cmp	r3, #14
 800cea4:	d9f2      	bls.n	800ce8c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800cea6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d11c      	bne.n	800cee8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ceb4:	685b      	ldr	r3, [r3, #4]
 800ceb6:	68fa      	ldr	r2, [r7, #12]
 800ceb8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cebc:	f043 0302 	orr.w	r3, r3, #2
 800cec0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cec6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ced2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cede:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	639a      	str	r2, [r3, #56]	@ 0x38
 800cee6:	e00b      	b.n	800cf00 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ceec:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cef8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cf06:	461a      	mov	r2, r3
 800cf08:	2300      	movs	r3, #0
 800cf0a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800cf0c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800cf10:	2b01      	cmp	r3, #1
 800cf12:	d10d      	bne.n	800cf30 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800cf14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d104      	bne.n	800cf26 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800cf1c:	2100      	movs	r1, #0
 800cf1e:	6878      	ldr	r0, [r7, #4]
 800cf20:	f000 f968 	bl	800d1f4 <USB_SetDevSpeed>
 800cf24:	e008      	b.n	800cf38 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800cf26:	2101      	movs	r1, #1
 800cf28:	6878      	ldr	r0, [r7, #4]
 800cf2a:	f000 f963 	bl	800d1f4 <USB_SetDevSpeed>
 800cf2e:	e003      	b.n	800cf38 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800cf30:	2103      	movs	r1, #3
 800cf32:	6878      	ldr	r0, [r7, #4]
 800cf34:	f000 f95e 	bl	800d1f4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800cf38:	2110      	movs	r1, #16
 800cf3a:	6878      	ldr	r0, [r7, #4]
 800cf3c:	f000 f8fa 	bl	800d134 <USB_FlushTxFifo>
 800cf40:	4603      	mov	r3, r0
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d001      	beq.n	800cf4a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800cf46:	2301      	movs	r3, #1
 800cf48:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800cf4a:	6878      	ldr	r0, [r7, #4]
 800cf4c:	f000 f924 	bl	800d198 <USB_FlushRxFifo>
 800cf50:	4603      	mov	r3, r0
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d001      	beq.n	800cf5a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800cf56:	2301      	movs	r3, #1
 800cf58:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf60:	461a      	mov	r2, r3
 800cf62:	2300      	movs	r3, #0
 800cf64:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf6c:	461a      	mov	r2, r3
 800cf6e:	2300      	movs	r3, #0
 800cf70:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf78:	461a      	mov	r2, r3
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800cf7e:	2300      	movs	r3, #0
 800cf80:	613b      	str	r3, [r7, #16]
 800cf82:	e043      	b.n	800d00c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800cf84:	693b      	ldr	r3, [r7, #16]
 800cf86:	015a      	lsls	r2, r3, #5
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	4413      	add	r3, r2
 800cf8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cf96:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cf9a:	d118      	bne.n	800cfce <USB_DevInit+0x162>
    {
      if (i == 0U)
 800cf9c:	693b      	ldr	r3, [r7, #16]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d10a      	bne.n	800cfb8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800cfa2:	693b      	ldr	r3, [r7, #16]
 800cfa4:	015a      	lsls	r2, r3, #5
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	4413      	add	r3, r2
 800cfaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cfae:	461a      	mov	r2, r3
 800cfb0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800cfb4:	6013      	str	r3, [r2, #0]
 800cfb6:	e013      	b.n	800cfe0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800cfb8:	693b      	ldr	r3, [r7, #16]
 800cfba:	015a      	lsls	r2, r3, #5
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	4413      	add	r3, r2
 800cfc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cfc4:	461a      	mov	r2, r3
 800cfc6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800cfca:	6013      	str	r3, [r2, #0]
 800cfcc:	e008      	b.n	800cfe0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800cfce:	693b      	ldr	r3, [r7, #16]
 800cfd0:	015a      	lsls	r2, r3, #5
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	4413      	add	r3, r2
 800cfd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cfda:	461a      	mov	r2, r3
 800cfdc:	2300      	movs	r3, #0
 800cfde:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800cfe0:	693b      	ldr	r3, [r7, #16]
 800cfe2:	015a      	lsls	r2, r3, #5
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	4413      	add	r3, r2
 800cfe8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cfec:	461a      	mov	r2, r3
 800cfee:	2300      	movs	r3, #0
 800cff0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800cff2:	693b      	ldr	r3, [r7, #16]
 800cff4:	015a      	lsls	r2, r3, #5
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	4413      	add	r3, r2
 800cffa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cffe:	461a      	mov	r2, r3
 800d000:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800d004:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d006:	693b      	ldr	r3, [r7, #16]
 800d008:	3301      	adds	r3, #1
 800d00a:	613b      	str	r3, [r7, #16]
 800d00c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d010:	461a      	mov	r2, r3
 800d012:	693b      	ldr	r3, [r7, #16]
 800d014:	4293      	cmp	r3, r2
 800d016:	d3b5      	bcc.n	800cf84 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d018:	2300      	movs	r3, #0
 800d01a:	613b      	str	r3, [r7, #16]
 800d01c:	e043      	b.n	800d0a6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d01e:	693b      	ldr	r3, [r7, #16]
 800d020:	015a      	lsls	r2, r3, #5
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	4413      	add	r3, r2
 800d026:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d030:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d034:	d118      	bne.n	800d068 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800d036:	693b      	ldr	r3, [r7, #16]
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d10a      	bne.n	800d052 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800d03c:	693b      	ldr	r3, [r7, #16]
 800d03e:	015a      	lsls	r2, r3, #5
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	4413      	add	r3, r2
 800d044:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d048:	461a      	mov	r2, r3
 800d04a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d04e:	6013      	str	r3, [r2, #0]
 800d050:	e013      	b.n	800d07a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800d052:	693b      	ldr	r3, [r7, #16]
 800d054:	015a      	lsls	r2, r3, #5
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	4413      	add	r3, r2
 800d05a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d05e:	461a      	mov	r2, r3
 800d060:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800d064:	6013      	str	r3, [r2, #0]
 800d066:	e008      	b.n	800d07a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800d068:	693b      	ldr	r3, [r7, #16]
 800d06a:	015a      	lsls	r2, r3, #5
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	4413      	add	r3, r2
 800d070:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d074:	461a      	mov	r2, r3
 800d076:	2300      	movs	r3, #0
 800d078:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800d07a:	693b      	ldr	r3, [r7, #16]
 800d07c:	015a      	lsls	r2, r3, #5
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	4413      	add	r3, r2
 800d082:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d086:	461a      	mov	r2, r3
 800d088:	2300      	movs	r3, #0
 800d08a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800d08c:	693b      	ldr	r3, [r7, #16]
 800d08e:	015a      	lsls	r2, r3, #5
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	4413      	add	r3, r2
 800d094:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d098:	461a      	mov	r2, r3
 800d09a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800d09e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d0a0:	693b      	ldr	r3, [r7, #16]
 800d0a2:	3301      	adds	r3, #1
 800d0a4:	613b      	str	r3, [r7, #16]
 800d0a6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d0aa:	461a      	mov	r2, r3
 800d0ac:	693b      	ldr	r3, [r7, #16]
 800d0ae:	4293      	cmp	r3, r2
 800d0b0:	d3b5      	bcc.n	800d01e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d0b8:	691b      	ldr	r3, [r3, #16]
 800d0ba:	68fa      	ldr	r2, [r7, #12]
 800d0bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d0c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d0c4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	2200      	movs	r2, #0
 800d0ca:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800d0d2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800d0d4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d105      	bne.n	800d0e8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	699b      	ldr	r3, [r3, #24]
 800d0e0:	f043 0210 	orr.w	r2, r3, #16
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	699a      	ldr	r2, [r3, #24]
 800d0ec:	4b10      	ldr	r3, [pc, #64]	@ (800d130 <USB_DevInit+0x2c4>)
 800d0ee:	4313      	orrs	r3, r2
 800d0f0:	687a      	ldr	r2, [r7, #4]
 800d0f2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800d0f4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d005      	beq.n	800d108 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	699b      	ldr	r3, [r3, #24]
 800d100:	f043 0208 	orr.w	r2, r3, #8
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800d108:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800d10c:	2b01      	cmp	r3, #1
 800d10e:	d107      	bne.n	800d120 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	699b      	ldr	r3, [r3, #24]
 800d114:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d118:	f043 0304 	orr.w	r3, r3, #4
 800d11c:	687a      	ldr	r2, [r7, #4]
 800d11e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800d120:	7dfb      	ldrb	r3, [r7, #23]
}
 800d122:	4618      	mov	r0, r3
 800d124:	3718      	adds	r7, #24
 800d126:	46bd      	mov	sp, r7
 800d128:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d12c:	b004      	add	sp, #16
 800d12e:	4770      	bx	lr
 800d130:	803c3800 	.word	0x803c3800

0800d134 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800d134:	b480      	push	{r7}
 800d136:	b085      	sub	sp, #20
 800d138:	af00      	add	r7, sp, #0
 800d13a:	6078      	str	r0, [r7, #4]
 800d13c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d13e:	2300      	movs	r3, #0
 800d140:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	3301      	adds	r3, #1
 800d146:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d14e:	d901      	bls.n	800d154 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800d150:	2303      	movs	r3, #3
 800d152:	e01b      	b.n	800d18c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	691b      	ldr	r3, [r3, #16]
 800d158:	2b00      	cmp	r3, #0
 800d15a:	daf2      	bge.n	800d142 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800d15c:	2300      	movs	r3, #0
 800d15e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800d160:	683b      	ldr	r3, [r7, #0]
 800d162:	019b      	lsls	r3, r3, #6
 800d164:	f043 0220 	orr.w	r2, r3, #32
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	3301      	adds	r3, #1
 800d170:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d178:	d901      	bls.n	800d17e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800d17a:	2303      	movs	r3, #3
 800d17c:	e006      	b.n	800d18c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	691b      	ldr	r3, [r3, #16]
 800d182:	f003 0320 	and.w	r3, r3, #32
 800d186:	2b20      	cmp	r3, #32
 800d188:	d0f0      	beq.n	800d16c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800d18a:	2300      	movs	r3, #0
}
 800d18c:	4618      	mov	r0, r3
 800d18e:	3714      	adds	r7, #20
 800d190:	46bd      	mov	sp, r7
 800d192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d196:	4770      	bx	lr

0800d198 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800d198:	b480      	push	{r7}
 800d19a:	b085      	sub	sp, #20
 800d19c:	af00      	add	r7, sp, #0
 800d19e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d1a0:	2300      	movs	r3, #0
 800d1a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	3301      	adds	r3, #1
 800d1a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d1b0:	d901      	bls.n	800d1b6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800d1b2:	2303      	movs	r3, #3
 800d1b4:	e018      	b.n	800d1e8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	691b      	ldr	r3, [r3, #16]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	daf2      	bge.n	800d1a4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800d1be:	2300      	movs	r3, #0
 800d1c0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	2210      	movs	r2, #16
 800d1c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	3301      	adds	r3, #1
 800d1cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d1d4:	d901      	bls.n	800d1da <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800d1d6:	2303      	movs	r3, #3
 800d1d8:	e006      	b.n	800d1e8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	691b      	ldr	r3, [r3, #16]
 800d1de:	f003 0310 	and.w	r3, r3, #16
 800d1e2:	2b10      	cmp	r3, #16
 800d1e4:	d0f0      	beq.n	800d1c8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800d1e6:	2300      	movs	r3, #0
}
 800d1e8:	4618      	mov	r0, r3
 800d1ea:	3714      	adds	r7, #20
 800d1ec:	46bd      	mov	sp, r7
 800d1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f2:	4770      	bx	lr

0800d1f4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800d1f4:	b480      	push	{r7}
 800d1f6:	b085      	sub	sp, #20
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	6078      	str	r0, [r7, #4]
 800d1fc:	460b      	mov	r3, r1
 800d1fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d20a:	681a      	ldr	r2, [r3, #0]
 800d20c:	78fb      	ldrb	r3, [r7, #3]
 800d20e:	68f9      	ldr	r1, [r7, #12]
 800d210:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d214:	4313      	orrs	r3, r2
 800d216:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800d218:	2300      	movs	r3, #0
}
 800d21a:	4618      	mov	r0, r3
 800d21c:	3714      	adds	r7, #20
 800d21e:	46bd      	mov	sp, r7
 800d220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d224:	4770      	bx	lr

0800d226 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800d226:	b480      	push	{r7}
 800d228:	b087      	sub	sp, #28
 800d22a:	af00      	add	r7, sp, #0
 800d22c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800d232:	693b      	ldr	r3, [r7, #16]
 800d234:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d238:	689b      	ldr	r3, [r3, #8]
 800d23a:	f003 0306 	and.w	r3, r3, #6
 800d23e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	2b00      	cmp	r3, #0
 800d244:	d102      	bne.n	800d24c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800d246:	2300      	movs	r3, #0
 800d248:	75fb      	strb	r3, [r7, #23]
 800d24a:	e00a      	b.n	800d262 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	2b02      	cmp	r3, #2
 800d250:	d002      	beq.n	800d258 <USB_GetDevSpeed+0x32>
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	2b06      	cmp	r3, #6
 800d256:	d102      	bne.n	800d25e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800d258:	2302      	movs	r3, #2
 800d25a:	75fb      	strb	r3, [r7, #23]
 800d25c:	e001      	b.n	800d262 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800d25e:	230f      	movs	r3, #15
 800d260:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800d262:	7dfb      	ldrb	r3, [r7, #23]
}
 800d264:	4618      	mov	r0, r3
 800d266:	371c      	adds	r7, #28
 800d268:	46bd      	mov	sp, r7
 800d26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d26e:	4770      	bx	lr

0800d270 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d270:	b480      	push	{r7}
 800d272:	b085      	sub	sp, #20
 800d274:	af00      	add	r7, sp, #0
 800d276:	6078      	str	r0, [r7, #4]
 800d278:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d27e:	683b      	ldr	r3, [r7, #0]
 800d280:	781b      	ldrb	r3, [r3, #0]
 800d282:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d284:	683b      	ldr	r3, [r7, #0]
 800d286:	785b      	ldrb	r3, [r3, #1]
 800d288:	2b01      	cmp	r3, #1
 800d28a:	d13a      	bne.n	800d302 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d292:	69da      	ldr	r2, [r3, #28]
 800d294:	683b      	ldr	r3, [r7, #0]
 800d296:	781b      	ldrb	r3, [r3, #0]
 800d298:	f003 030f 	and.w	r3, r3, #15
 800d29c:	2101      	movs	r1, #1
 800d29e:	fa01 f303 	lsl.w	r3, r1, r3
 800d2a2:	b29b      	uxth	r3, r3
 800d2a4:	68f9      	ldr	r1, [r7, #12]
 800d2a6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d2aa:	4313      	orrs	r3, r2
 800d2ac:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800d2ae:	68bb      	ldr	r3, [r7, #8]
 800d2b0:	015a      	lsls	r2, r3, #5
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	4413      	add	r3, r2
 800d2b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d155      	bne.n	800d370 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d2c4:	68bb      	ldr	r3, [r7, #8]
 800d2c6:	015a      	lsls	r2, r3, #5
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	4413      	add	r3, r2
 800d2cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d2d0:	681a      	ldr	r2, [r3, #0]
 800d2d2:	683b      	ldr	r3, [r7, #0]
 800d2d4:	689b      	ldr	r3, [r3, #8]
 800d2d6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800d2da:	683b      	ldr	r3, [r7, #0]
 800d2dc:	791b      	ldrb	r3, [r3, #4]
 800d2de:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d2e0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800d2e2:	68bb      	ldr	r3, [r7, #8]
 800d2e4:	059b      	lsls	r3, r3, #22
 800d2e6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d2e8:	4313      	orrs	r3, r2
 800d2ea:	68ba      	ldr	r2, [r7, #8]
 800d2ec:	0151      	lsls	r1, r2, #5
 800d2ee:	68fa      	ldr	r2, [r7, #12]
 800d2f0:	440a      	add	r2, r1
 800d2f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d2f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d2fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d2fe:	6013      	str	r3, [r2, #0]
 800d300:	e036      	b.n	800d370 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d308:	69da      	ldr	r2, [r3, #28]
 800d30a:	683b      	ldr	r3, [r7, #0]
 800d30c:	781b      	ldrb	r3, [r3, #0]
 800d30e:	f003 030f 	and.w	r3, r3, #15
 800d312:	2101      	movs	r1, #1
 800d314:	fa01 f303 	lsl.w	r3, r1, r3
 800d318:	041b      	lsls	r3, r3, #16
 800d31a:	68f9      	ldr	r1, [r7, #12]
 800d31c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d320:	4313      	orrs	r3, r2
 800d322:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800d324:	68bb      	ldr	r3, [r7, #8]
 800d326:	015a      	lsls	r2, r3, #5
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	4413      	add	r3, r2
 800d32c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d336:	2b00      	cmp	r3, #0
 800d338:	d11a      	bne.n	800d370 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800d33a:	68bb      	ldr	r3, [r7, #8]
 800d33c:	015a      	lsls	r2, r3, #5
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	4413      	add	r3, r2
 800d342:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d346:	681a      	ldr	r2, [r3, #0]
 800d348:	683b      	ldr	r3, [r7, #0]
 800d34a:	689b      	ldr	r3, [r3, #8]
 800d34c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800d350:	683b      	ldr	r3, [r7, #0]
 800d352:	791b      	ldrb	r3, [r3, #4]
 800d354:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800d356:	430b      	orrs	r3, r1
 800d358:	4313      	orrs	r3, r2
 800d35a:	68ba      	ldr	r2, [r7, #8]
 800d35c:	0151      	lsls	r1, r2, #5
 800d35e:	68fa      	ldr	r2, [r7, #12]
 800d360:	440a      	add	r2, r1
 800d362:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d366:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d36a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d36e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800d370:	2300      	movs	r3, #0
}
 800d372:	4618      	mov	r0, r3
 800d374:	3714      	adds	r7, #20
 800d376:	46bd      	mov	sp, r7
 800d378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37c:	4770      	bx	lr
	...

0800d380 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d380:	b480      	push	{r7}
 800d382:	b085      	sub	sp, #20
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
 800d388:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d38e:	683b      	ldr	r3, [r7, #0]
 800d390:	781b      	ldrb	r3, [r3, #0]
 800d392:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800d394:	683b      	ldr	r3, [r7, #0]
 800d396:	785b      	ldrb	r3, [r3, #1]
 800d398:	2b01      	cmp	r3, #1
 800d39a:	d161      	bne.n	800d460 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d39c:	68bb      	ldr	r3, [r7, #8]
 800d39e:	015a      	lsls	r2, r3, #5
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	4413      	add	r3, r2
 800d3a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d3ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d3b2:	d11f      	bne.n	800d3f4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800d3b4:	68bb      	ldr	r3, [r7, #8]
 800d3b6:	015a      	lsls	r2, r3, #5
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	4413      	add	r3, r2
 800d3bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	68ba      	ldr	r2, [r7, #8]
 800d3c4:	0151      	lsls	r1, r2, #5
 800d3c6:	68fa      	ldr	r2, [r7, #12]
 800d3c8:	440a      	add	r2, r1
 800d3ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d3ce:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d3d2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800d3d4:	68bb      	ldr	r3, [r7, #8]
 800d3d6:	015a      	lsls	r2, r3, #5
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	4413      	add	r3, r2
 800d3dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	68ba      	ldr	r2, [r7, #8]
 800d3e4:	0151      	lsls	r1, r2, #5
 800d3e6:	68fa      	ldr	r2, [r7, #12]
 800d3e8:	440a      	add	r2, r1
 800d3ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d3ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d3f2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d3fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	781b      	ldrb	r3, [r3, #0]
 800d400:	f003 030f 	and.w	r3, r3, #15
 800d404:	2101      	movs	r1, #1
 800d406:	fa01 f303 	lsl.w	r3, r1, r3
 800d40a:	b29b      	uxth	r3, r3
 800d40c:	43db      	mvns	r3, r3
 800d40e:	68f9      	ldr	r1, [r7, #12]
 800d410:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d414:	4013      	ands	r3, r2
 800d416:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d41e:	69da      	ldr	r2, [r3, #28]
 800d420:	683b      	ldr	r3, [r7, #0]
 800d422:	781b      	ldrb	r3, [r3, #0]
 800d424:	f003 030f 	and.w	r3, r3, #15
 800d428:	2101      	movs	r1, #1
 800d42a:	fa01 f303 	lsl.w	r3, r1, r3
 800d42e:	b29b      	uxth	r3, r3
 800d430:	43db      	mvns	r3, r3
 800d432:	68f9      	ldr	r1, [r7, #12]
 800d434:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d438:	4013      	ands	r3, r2
 800d43a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800d43c:	68bb      	ldr	r3, [r7, #8]
 800d43e:	015a      	lsls	r2, r3, #5
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	4413      	add	r3, r2
 800d444:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d448:	681a      	ldr	r2, [r3, #0]
 800d44a:	68bb      	ldr	r3, [r7, #8]
 800d44c:	0159      	lsls	r1, r3, #5
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	440b      	add	r3, r1
 800d452:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d456:	4619      	mov	r1, r3
 800d458:	4b35      	ldr	r3, [pc, #212]	@ (800d530 <USB_DeactivateEndpoint+0x1b0>)
 800d45a:	4013      	ands	r3, r2
 800d45c:	600b      	str	r3, [r1, #0]
 800d45e:	e060      	b.n	800d522 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d460:	68bb      	ldr	r3, [r7, #8]
 800d462:	015a      	lsls	r2, r3, #5
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	4413      	add	r3, r2
 800d468:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d472:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d476:	d11f      	bne.n	800d4b8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800d478:	68bb      	ldr	r3, [r7, #8]
 800d47a:	015a      	lsls	r2, r3, #5
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	4413      	add	r3, r2
 800d480:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	68ba      	ldr	r2, [r7, #8]
 800d488:	0151      	lsls	r1, r2, #5
 800d48a:	68fa      	ldr	r2, [r7, #12]
 800d48c:	440a      	add	r2, r1
 800d48e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d492:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d496:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800d498:	68bb      	ldr	r3, [r7, #8]
 800d49a:	015a      	lsls	r2, r3, #5
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	4413      	add	r3, r2
 800d4a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	68ba      	ldr	r2, [r7, #8]
 800d4a8:	0151      	lsls	r1, r2, #5
 800d4aa:	68fa      	ldr	r2, [r7, #12]
 800d4ac:	440a      	add	r2, r1
 800d4ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d4b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d4b6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d4be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d4c0:	683b      	ldr	r3, [r7, #0]
 800d4c2:	781b      	ldrb	r3, [r3, #0]
 800d4c4:	f003 030f 	and.w	r3, r3, #15
 800d4c8:	2101      	movs	r1, #1
 800d4ca:	fa01 f303 	lsl.w	r3, r1, r3
 800d4ce:	041b      	lsls	r3, r3, #16
 800d4d0:	43db      	mvns	r3, r3
 800d4d2:	68f9      	ldr	r1, [r7, #12]
 800d4d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d4d8:	4013      	ands	r3, r2
 800d4da:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d4e2:	69da      	ldr	r2, [r3, #28]
 800d4e4:	683b      	ldr	r3, [r7, #0]
 800d4e6:	781b      	ldrb	r3, [r3, #0]
 800d4e8:	f003 030f 	and.w	r3, r3, #15
 800d4ec:	2101      	movs	r1, #1
 800d4ee:	fa01 f303 	lsl.w	r3, r1, r3
 800d4f2:	041b      	lsls	r3, r3, #16
 800d4f4:	43db      	mvns	r3, r3
 800d4f6:	68f9      	ldr	r1, [r7, #12]
 800d4f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d4fc:	4013      	ands	r3, r2
 800d4fe:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800d500:	68bb      	ldr	r3, [r7, #8]
 800d502:	015a      	lsls	r2, r3, #5
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	4413      	add	r3, r2
 800d508:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d50c:	681a      	ldr	r2, [r3, #0]
 800d50e:	68bb      	ldr	r3, [r7, #8]
 800d510:	0159      	lsls	r1, r3, #5
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	440b      	add	r3, r1
 800d516:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d51a:	4619      	mov	r1, r3
 800d51c:	4b05      	ldr	r3, [pc, #20]	@ (800d534 <USB_DeactivateEndpoint+0x1b4>)
 800d51e:	4013      	ands	r3, r2
 800d520:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800d522:	2300      	movs	r3, #0
}
 800d524:	4618      	mov	r0, r3
 800d526:	3714      	adds	r7, #20
 800d528:	46bd      	mov	sp, r7
 800d52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d52e:	4770      	bx	lr
 800d530:	ec337800 	.word	0xec337800
 800d534:	eff37800 	.word	0xeff37800

0800d538 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800d538:	b580      	push	{r7, lr}
 800d53a:	b08a      	sub	sp, #40	@ 0x28
 800d53c:	af02      	add	r7, sp, #8
 800d53e:	60f8      	str	r0, [r7, #12]
 800d540:	60b9      	str	r1, [r7, #8]
 800d542:	4613      	mov	r3, r2
 800d544:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800d54a:	68bb      	ldr	r3, [r7, #8]
 800d54c:	781b      	ldrb	r3, [r3, #0]
 800d54e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d550:	68bb      	ldr	r3, [r7, #8]
 800d552:	785b      	ldrb	r3, [r3, #1]
 800d554:	2b01      	cmp	r3, #1
 800d556:	f040 817f 	bne.w	800d858 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d55a:	68bb      	ldr	r3, [r7, #8]
 800d55c:	691b      	ldr	r3, [r3, #16]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d132      	bne.n	800d5c8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d562:	69bb      	ldr	r3, [r7, #24]
 800d564:	015a      	lsls	r2, r3, #5
 800d566:	69fb      	ldr	r3, [r7, #28]
 800d568:	4413      	add	r3, r2
 800d56a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d56e:	691b      	ldr	r3, [r3, #16]
 800d570:	69ba      	ldr	r2, [r7, #24]
 800d572:	0151      	lsls	r1, r2, #5
 800d574:	69fa      	ldr	r2, [r7, #28]
 800d576:	440a      	add	r2, r1
 800d578:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d57c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800d580:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800d584:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d586:	69bb      	ldr	r3, [r7, #24]
 800d588:	015a      	lsls	r2, r3, #5
 800d58a:	69fb      	ldr	r3, [r7, #28]
 800d58c:	4413      	add	r3, r2
 800d58e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d592:	691b      	ldr	r3, [r3, #16]
 800d594:	69ba      	ldr	r2, [r7, #24]
 800d596:	0151      	lsls	r1, r2, #5
 800d598:	69fa      	ldr	r2, [r7, #28]
 800d59a:	440a      	add	r2, r1
 800d59c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d5a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d5a4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d5a6:	69bb      	ldr	r3, [r7, #24]
 800d5a8:	015a      	lsls	r2, r3, #5
 800d5aa:	69fb      	ldr	r3, [r7, #28]
 800d5ac:	4413      	add	r3, r2
 800d5ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d5b2:	691b      	ldr	r3, [r3, #16]
 800d5b4:	69ba      	ldr	r2, [r7, #24]
 800d5b6:	0151      	lsls	r1, r2, #5
 800d5b8:	69fa      	ldr	r2, [r7, #28]
 800d5ba:	440a      	add	r2, r1
 800d5bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d5c0:	0cdb      	lsrs	r3, r3, #19
 800d5c2:	04db      	lsls	r3, r3, #19
 800d5c4:	6113      	str	r3, [r2, #16]
 800d5c6:	e097      	b.n	800d6f8 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d5c8:	69bb      	ldr	r3, [r7, #24]
 800d5ca:	015a      	lsls	r2, r3, #5
 800d5cc:	69fb      	ldr	r3, [r7, #28]
 800d5ce:	4413      	add	r3, r2
 800d5d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d5d4:	691b      	ldr	r3, [r3, #16]
 800d5d6:	69ba      	ldr	r2, [r7, #24]
 800d5d8:	0151      	lsls	r1, r2, #5
 800d5da:	69fa      	ldr	r2, [r7, #28]
 800d5dc:	440a      	add	r2, r1
 800d5de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d5e2:	0cdb      	lsrs	r3, r3, #19
 800d5e4:	04db      	lsls	r3, r3, #19
 800d5e6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d5e8:	69bb      	ldr	r3, [r7, #24]
 800d5ea:	015a      	lsls	r2, r3, #5
 800d5ec:	69fb      	ldr	r3, [r7, #28]
 800d5ee:	4413      	add	r3, r2
 800d5f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d5f4:	691b      	ldr	r3, [r3, #16]
 800d5f6:	69ba      	ldr	r2, [r7, #24]
 800d5f8:	0151      	lsls	r1, r2, #5
 800d5fa:	69fa      	ldr	r2, [r7, #28]
 800d5fc:	440a      	add	r2, r1
 800d5fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d602:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800d606:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800d60a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800d60c:	69bb      	ldr	r3, [r7, #24]
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d11a      	bne.n	800d648 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800d612:	68bb      	ldr	r3, [r7, #8]
 800d614:	691a      	ldr	r2, [r3, #16]
 800d616:	68bb      	ldr	r3, [r7, #8]
 800d618:	689b      	ldr	r3, [r3, #8]
 800d61a:	429a      	cmp	r2, r3
 800d61c:	d903      	bls.n	800d626 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800d61e:	68bb      	ldr	r3, [r7, #8]
 800d620:	689a      	ldr	r2, [r3, #8]
 800d622:	68bb      	ldr	r3, [r7, #8]
 800d624:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d626:	69bb      	ldr	r3, [r7, #24]
 800d628:	015a      	lsls	r2, r3, #5
 800d62a:	69fb      	ldr	r3, [r7, #28]
 800d62c:	4413      	add	r3, r2
 800d62e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d632:	691b      	ldr	r3, [r3, #16]
 800d634:	69ba      	ldr	r2, [r7, #24]
 800d636:	0151      	lsls	r1, r2, #5
 800d638:	69fa      	ldr	r2, [r7, #28]
 800d63a:	440a      	add	r2, r1
 800d63c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d640:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d644:	6113      	str	r3, [r2, #16]
 800d646:	e044      	b.n	800d6d2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d648:	68bb      	ldr	r3, [r7, #8]
 800d64a:	691a      	ldr	r2, [r3, #16]
 800d64c:	68bb      	ldr	r3, [r7, #8]
 800d64e:	689b      	ldr	r3, [r3, #8]
 800d650:	4413      	add	r3, r2
 800d652:	1e5a      	subs	r2, r3, #1
 800d654:	68bb      	ldr	r3, [r7, #8]
 800d656:	689b      	ldr	r3, [r3, #8]
 800d658:	fbb2 f3f3 	udiv	r3, r2, r3
 800d65c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800d65e:	69bb      	ldr	r3, [r7, #24]
 800d660:	015a      	lsls	r2, r3, #5
 800d662:	69fb      	ldr	r3, [r7, #28]
 800d664:	4413      	add	r3, r2
 800d666:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d66a:	691a      	ldr	r2, [r3, #16]
 800d66c:	8afb      	ldrh	r3, [r7, #22]
 800d66e:	04d9      	lsls	r1, r3, #19
 800d670:	4ba4      	ldr	r3, [pc, #656]	@ (800d904 <USB_EPStartXfer+0x3cc>)
 800d672:	400b      	ands	r3, r1
 800d674:	69b9      	ldr	r1, [r7, #24]
 800d676:	0148      	lsls	r0, r1, #5
 800d678:	69f9      	ldr	r1, [r7, #28]
 800d67a:	4401      	add	r1, r0
 800d67c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d680:	4313      	orrs	r3, r2
 800d682:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800d684:	68bb      	ldr	r3, [r7, #8]
 800d686:	791b      	ldrb	r3, [r3, #4]
 800d688:	2b01      	cmp	r3, #1
 800d68a:	d122      	bne.n	800d6d2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800d68c:	69bb      	ldr	r3, [r7, #24]
 800d68e:	015a      	lsls	r2, r3, #5
 800d690:	69fb      	ldr	r3, [r7, #28]
 800d692:	4413      	add	r3, r2
 800d694:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d698:	691b      	ldr	r3, [r3, #16]
 800d69a:	69ba      	ldr	r2, [r7, #24]
 800d69c:	0151      	lsls	r1, r2, #5
 800d69e:	69fa      	ldr	r2, [r7, #28]
 800d6a0:	440a      	add	r2, r1
 800d6a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d6a6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800d6aa:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800d6ac:	69bb      	ldr	r3, [r7, #24]
 800d6ae:	015a      	lsls	r2, r3, #5
 800d6b0:	69fb      	ldr	r3, [r7, #28]
 800d6b2:	4413      	add	r3, r2
 800d6b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d6b8:	691a      	ldr	r2, [r3, #16]
 800d6ba:	8afb      	ldrh	r3, [r7, #22]
 800d6bc:	075b      	lsls	r3, r3, #29
 800d6be:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800d6c2:	69b9      	ldr	r1, [r7, #24]
 800d6c4:	0148      	lsls	r0, r1, #5
 800d6c6:	69f9      	ldr	r1, [r7, #28]
 800d6c8:	4401      	add	r1, r0
 800d6ca:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d6ce:	4313      	orrs	r3, r2
 800d6d0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d6d2:	69bb      	ldr	r3, [r7, #24]
 800d6d4:	015a      	lsls	r2, r3, #5
 800d6d6:	69fb      	ldr	r3, [r7, #28]
 800d6d8:	4413      	add	r3, r2
 800d6da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d6de:	691a      	ldr	r2, [r3, #16]
 800d6e0:	68bb      	ldr	r3, [r7, #8]
 800d6e2:	691b      	ldr	r3, [r3, #16]
 800d6e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d6e8:	69b9      	ldr	r1, [r7, #24]
 800d6ea:	0148      	lsls	r0, r1, #5
 800d6ec:	69f9      	ldr	r1, [r7, #28]
 800d6ee:	4401      	add	r1, r0
 800d6f0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d6f4:	4313      	orrs	r3, r2
 800d6f6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d6f8:	79fb      	ldrb	r3, [r7, #7]
 800d6fa:	2b01      	cmp	r3, #1
 800d6fc:	d14b      	bne.n	800d796 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800d6fe:	68bb      	ldr	r3, [r7, #8]
 800d700:	69db      	ldr	r3, [r3, #28]
 800d702:	2b00      	cmp	r3, #0
 800d704:	d009      	beq.n	800d71a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800d706:	69bb      	ldr	r3, [r7, #24]
 800d708:	015a      	lsls	r2, r3, #5
 800d70a:	69fb      	ldr	r3, [r7, #28]
 800d70c:	4413      	add	r3, r2
 800d70e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d712:	461a      	mov	r2, r3
 800d714:	68bb      	ldr	r3, [r7, #8]
 800d716:	69db      	ldr	r3, [r3, #28]
 800d718:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800d71a:	68bb      	ldr	r3, [r7, #8]
 800d71c:	791b      	ldrb	r3, [r3, #4]
 800d71e:	2b01      	cmp	r3, #1
 800d720:	d128      	bne.n	800d774 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d722:	69fb      	ldr	r3, [r7, #28]
 800d724:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d728:	689b      	ldr	r3, [r3, #8]
 800d72a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d110      	bne.n	800d754 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d732:	69bb      	ldr	r3, [r7, #24]
 800d734:	015a      	lsls	r2, r3, #5
 800d736:	69fb      	ldr	r3, [r7, #28]
 800d738:	4413      	add	r3, r2
 800d73a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	69ba      	ldr	r2, [r7, #24]
 800d742:	0151      	lsls	r1, r2, #5
 800d744:	69fa      	ldr	r2, [r7, #28]
 800d746:	440a      	add	r2, r1
 800d748:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d74c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d750:	6013      	str	r3, [r2, #0]
 800d752:	e00f      	b.n	800d774 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d754:	69bb      	ldr	r3, [r7, #24]
 800d756:	015a      	lsls	r2, r3, #5
 800d758:	69fb      	ldr	r3, [r7, #28]
 800d75a:	4413      	add	r3, r2
 800d75c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	69ba      	ldr	r2, [r7, #24]
 800d764:	0151      	lsls	r1, r2, #5
 800d766:	69fa      	ldr	r2, [r7, #28]
 800d768:	440a      	add	r2, r1
 800d76a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d76e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d772:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d774:	69bb      	ldr	r3, [r7, #24]
 800d776:	015a      	lsls	r2, r3, #5
 800d778:	69fb      	ldr	r3, [r7, #28]
 800d77a:	4413      	add	r3, r2
 800d77c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	69ba      	ldr	r2, [r7, #24]
 800d784:	0151      	lsls	r1, r2, #5
 800d786:	69fa      	ldr	r2, [r7, #28]
 800d788:	440a      	add	r2, r1
 800d78a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d78e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d792:	6013      	str	r3, [r2, #0]
 800d794:	e166      	b.n	800da64 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d796:	69bb      	ldr	r3, [r7, #24]
 800d798:	015a      	lsls	r2, r3, #5
 800d79a:	69fb      	ldr	r3, [r7, #28]
 800d79c:	4413      	add	r3, r2
 800d79e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	69ba      	ldr	r2, [r7, #24]
 800d7a6:	0151      	lsls	r1, r2, #5
 800d7a8:	69fa      	ldr	r2, [r7, #28]
 800d7aa:	440a      	add	r2, r1
 800d7ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d7b0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d7b4:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d7b6:	68bb      	ldr	r3, [r7, #8]
 800d7b8:	791b      	ldrb	r3, [r3, #4]
 800d7ba:	2b01      	cmp	r3, #1
 800d7bc:	d015      	beq.n	800d7ea <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800d7be:	68bb      	ldr	r3, [r7, #8]
 800d7c0:	691b      	ldr	r3, [r3, #16]
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	f000 814e 	beq.w	800da64 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d7c8:	69fb      	ldr	r3, [r7, #28]
 800d7ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d7ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d7d0:	68bb      	ldr	r3, [r7, #8]
 800d7d2:	781b      	ldrb	r3, [r3, #0]
 800d7d4:	f003 030f 	and.w	r3, r3, #15
 800d7d8:	2101      	movs	r1, #1
 800d7da:	fa01 f303 	lsl.w	r3, r1, r3
 800d7de:	69f9      	ldr	r1, [r7, #28]
 800d7e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d7e4:	4313      	orrs	r3, r2
 800d7e6:	634b      	str	r3, [r1, #52]	@ 0x34
 800d7e8:	e13c      	b.n	800da64 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d7ea:	69fb      	ldr	r3, [r7, #28]
 800d7ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d7f0:	689b      	ldr	r3, [r3, #8]
 800d7f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d110      	bne.n	800d81c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d7fa:	69bb      	ldr	r3, [r7, #24]
 800d7fc:	015a      	lsls	r2, r3, #5
 800d7fe:	69fb      	ldr	r3, [r7, #28]
 800d800:	4413      	add	r3, r2
 800d802:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	69ba      	ldr	r2, [r7, #24]
 800d80a:	0151      	lsls	r1, r2, #5
 800d80c:	69fa      	ldr	r2, [r7, #28]
 800d80e:	440a      	add	r2, r1
 800d810:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d814:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d818:	6013      	str	r3, [r2, #0]
 800d81a:	e00f      	b.n	800d83c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d81c:	69bb      	ldr	r3, [r7, #24]
 800d81e:	015a      	lsls	r2, r3, #5
 800d820:	69fb      	ldr	r3, [r7, #28]
 800d822:	4413      	add	r3, r2
 800d824:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	69ba      	ldr	r2, [r7, #24]
 800d82c:	0151      	lsls	r1, r2, #5
 800d82e:	69fa      	ldr	r2, [r7, #28]
 800d830:	440a      	add	r2, r1
 800d832:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d836:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d83a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800d83c:	68bb      	ldr	r3, [r7, #8]
 800d83e:	68d9      	ldr	r1, [r3, #12]
 800d840:	68bb      	ldr	r3, [r7, #8]
 800d842:	781a      	ldrb	r2, [r3, #0]
 800d844:	68bb      	ldr	r3, [r7, #8]
 800d846:	691b      	ldr	r3, [r3, #16]
 800d848:	b298      	uxth	r0, r3
 800d84a:	79fb      	ldrb	r3, [r7, #7]
 800d84c:	9300      	str	r3, [sp, #0]
 800d84e:	4603      	mov	r3, r0
 800d850:	68f8      	ldr	r0, [r7, #12]
 800d852:	f000 f9b9 	bl	800dbc8 <USB_WritePacket>
 800d856:	e105      	b.n	800da64 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d858:	69bb      	ldr	r3, [r7, #24]
 800d85a:	015a      	lsls	r2, r3, #5
 800d85c:	69fb      	ldr	r3, [r7, #28]
 800d85e:	4413      	add	r3, r2
 800d860:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d864:	691b      	ldr	r3, [r3, #16]
 800d866:	69ba      	ldr	r2, [r7, #24]
 800d868:	0151      	lsls	r1, r2, #5
 800d86a:	69fa      	ldr	r2, [r7, #28]
 800d86c:	440a      	add	r2, r1
 800d86e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d872:	0cdb      	lsrs	r3, r3, #19
 800d874:	04db      	lsls	r3, r3, #19
 800d876:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d878:	69bb      	ldr	r3, [r7, #24]
 800d87a:	015a      	lsls	r2, r3, #5
 800d87c:	69fb      	ldr	r3, [r7, #28]
 800d87e:	4413      	add	r3, r2
 800d880:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d884:	691b      	ldr	r3, [r3, #16]
 800d886:	69ba      	ldr	r2, [r7, #24]
 800d888:	0151      	lsls	r1, r2, #5
 800d88a:	69fa      	ldr	r2, [r7, #28]
 800d88c:	440a      	add	r2, r1
 800d88e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d892:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800d896:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800d89a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800d89c:	69bb      	ldr	r3, [r7, #24]
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d132      	bne.n	800d908 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800d8a2:	68bb      	ldr	r3, [r7, #8]
 800d8a4:	691b      	ldr	r3, [r3, #16]
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d003      	beq.n	800d8b2 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800d8aa:	68bb      	ldr	r3, [r7, #8]
 800d8ac:	689a      	ldr	r2, [r3, #8]
 800d8ae:	68bb      	ldr	r3, [r7, #8]
 800d8b0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800d8b2:	68bb      	ldr	r3, [r7, #8]
 800d8b4:	689a      	ldr	r2, [r3, #8]
 800d8b6:	68bb      	ldr	r3, [r7, #8]
 800d8b8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800d8ba:	69bb      	ldr	r3, [r7, #24]
 800d8bc:	015a      	lsls	r2, r3, #5
 800d8be:	69fb      	ldr	r3, [r7, #28]
 800d8c0:	4413      	add	r3, r2
 800d8c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d8c6:	691a      	ldr	r2, [r3, #16]
 800d8c8:	68bb      	ldr	r3, [r7, #8]
 800d8ca:	6a1b      	ldr	r3, [r3, #32]
 800d8cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d8d0:	69b9      	ldr	r1, [r7, #24]
 800d8d2:	0148      	lsls	r0, r1, #5
 800d8d4:	69f9      	ldr	r1, [r7, #28]
 800d8d6:	4401      	add	r1, r0
 800d8d8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d8dc:	4313      	orrs	r3, r2
 800d8de:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d8e0:	69bb      	ldr	r3, [r7, #24]
 800d8e2:	015a      	lsls	r2, r3, #5
 800d8e4:	69fb      	ldr	r3, [r7, #28]
 800d8e6:	4413      	add	r3, r2
 800d8e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d8ec:	691b      	ldr	r3, [r3, #16]
 800d8ee:	69ba      	ldr	r2, [r7, #24]
 800d8f0:	0151      	lsls	r1, r2, #5
 800d8f2:	69fa      	ldr	r2, [r7, #28]
 800d8f4:	440a      	add	r2, r1
 800d8f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d8fa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d8fe:	6113      	str	r3, [r2, #16]
 800d900:	e062      	b.n	800d9c8 <USB_EPStartXfer+0x490>
 800d902:	bf00      	nop
 800d904:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800d908:	68bb      	ldr	r3, [r7, #8]
 800d90a:	691b      	ldr	r3, [r3, #16]
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d123      	bne.n	800d958 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d910:	69bb      	ldr	r3, [r7, #24]
 800d912:	015a      	lsls	r2, r3, #5
 800d914:	69fb      	ldr	r3, [r7, #28]
 800d916:	4413      	add	r3, r2
 800d918:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d91c:	691a      	ldr	r2, [r3, #16]
 800d91e:	68bb      	ldr	r3, [r7, #8]
 800d920:	689b      	ldr	r3, [r3, #8]
 800d922:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d926:	69b9      	ldr	r1, [r7, #24]
 800d928:	0148      	lsls	r0, r1, #5
 800d92a:	69f9      	ldr	r1, [r7, #28]
 800d92c:	4401      	add	r1, r0
 800d92e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d932:	4313      	orrs	r3, r2
 800d934:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d936:	69bb      	ldr	r3, [r7, #24]
 800d938:	015a      	lsls	r2, r3, #5
 800d93a:	69fb      	ldr	r3, [r7, #28]
 800d93c:	4413      	add	r3, r2
 800d93e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d942:	691b      	ldr	r3, [r3, #16]
 800d944:	69ba      	ldr	r2, [r7, #24]
 800d946:	0151      	lsls	r1, r2, #5
 800d948:	69fa      	ldr	r2, [r7, #28]
 800d94a:	440a      	add	r2, r1
 800d94c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d950:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d954:	6113      	str	r3, [r2, #16]
 800d956:	e037      	b.n	800d9c8 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d958:	68bb      	ldr	r3, [r7, #8]
 800d95a:	691a      	ldr	r2, [r3, #16]
 800d95c:	68bb      	ldr	r3, [r7, #8]
 800d95e:	689b      	ldr	r3, [r3, #8]
 800d960:	4413      	add	r3, r2
 800d962:	1e5a      	subs	r2, r3, #1
 800d964:	68bb      	ldr	r3, [r7, #8]
 800d966:	689b      	ldr	r3, [r3, #8]
 800d968:	fbb2 f3f3 	udiv	r3, r2, r3
 800d96c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800d96e:	68bb      	ldr	r3, [r7, #8]
 800d970:	689b      	ldr	r3, [r3, #8]
 800d972:	8afa      	ldrh	r2, [r7, #22]
 800d974:	fb03 f202 	mul.w	r2, r3, r2
 800d978:	68bb      	ldr	r3, [r7, #8]
 800d97a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d97c:	69bb      	ldr	r3, [r7, #24]
 800d97e:	015a      	lsls	r2, r3, #5
 800d980:	69fb      	ldr	r3, [r7, #28]
 800d982:	4413      	add	r3, r2
 800d984:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d988:	691a      	ldr	r2, [r3, #16]
 800d98a:	8afb      	ldrh	r3, [r7, #22]
 800d98c:	04d9      	lsls	r1, r3, #19
 800d98e:	4b38      	ldr	r3, [pc, #224]	@ (800da70 <USB_EPStartXfer+0x538>)
 800d990:	400b      	ands	r3, r1
 800d992:	69b9      	ldr	r1, [r7, #24]
 800d994:	0148      	lsls	r0, r1, #5
 800d996:	69f9      	ldr	r1, [r7, #28]
 800d998:	4401      	add	r1, r0
 800d99a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d99e:	4313      	orrs	r3, r2
 800d9a0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800d9a2:	69bb      	ldr	r3, [r7, #24]
 800d9a4:	015a      	lsls	r2, r3, #5
 800d9a6:	69fb      	ldr	r3, [r7, #28]
 800d9a8:	4413      	add	r3, r2
 800d9aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d9ae:	691a      	ldr	r2, [r3, #16]
 800d9b0:	68bb      	ldr	r3, [r7, #8]
 800d9b2:	6a1b      	ldr	r3, [r3, #32]
 800d9b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d9b8:	69b9      	ldr	r1, [r7, #24]
 800d9ba:	0148      	lsls	r0, r1, #5
 800d9bc:	69f9      	ldr	r1, [r7, #28]
 800d9be:	4401      	add	r1, r0
 800d9c0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d9c4:	4313      	orrs	r3, r2
 800d9c6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800d9c8:	79fb      	ldrb	r3, [r7, #7]
 800d9ca:	2b01      	cmp	r3, #1
 800d9cc:	d10d      	bne.n	800d9ea <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d9ce:	68bb      	ldr	r3, [r7, #8]
 800d9d0:	68db      	ldr	r3, [r3, #12]
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d009      	beq.n	800d9ea <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d9d6:	68bb      	ldr	r3, [r7, #8]
 800d9d8:	68d9      	ldr	r1, [r3, #12]
 800d9da:	69bb      	ldr	r3, [r7, #24]
 800d9dc:	015a      	lsls	r2, r3, #5
 800d9de:	69fb      	ldr	r3, [r7, #28]
 800d9e0:	4413      	add	r3, r2
 800d9e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d9e6:	460a      	mov	r2, r1
 800d9e8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800d9ea:	68bb      	ldr	r3, [r7, #8]
 800d9ec:	791b      	ldrb	r3, [r3, #4]
 800d9ee:	2b01      	cmp	r3, #1
 800d9f0:	d128      	bne.n	800da44 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d9f2:	69fb      	ldr	r3, [r7, #28]
 800d9f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d9f8:	689b      	ldr	r3, [r3, #8]
 800d9fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d110      	bne.n	800da24 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800da02:	69bb      	ldr	r3, [r7, #24]
 800da04:	015a      	lsls	r2, r3, #5
 800da06:	69fb      	ldr	r3, [r7, #28]
 800da08:	4413      	add	r3, r2
 800da0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	69ba      	ldr	r2, [r7, #24]
 800da12:	0151      	lsls	r1, r2, #5
 800da14:	69fa      	ldr	r2, [r7, #28]
 800da16:	440a      	add	r2, r1
 800da18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800da1c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800da20:	6013      	str	r3, [r2, #0]
 800da22:	e00f      	b.n	800da44 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800da24:	69bb      	ldr	r3, [r7, #24]
 800da26:	015a      	lsls	r2, r3, #5
 800da28:	69fb      	ldr	r3, [r7, #28]
 800da2a:	4413      	add	r3, r2
 800da2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	69ba      	ldr	r2, [r7, #24]
 800da34:	0151      	lsls	r1, r2, #5
 800da36:	69fa      	ldr	r2, [r7, #28]
 800da38:	440a      	add	r2, r1
 800da3a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800da3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800da42:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800da44:	69bb      	ldr	r3, [r7, #24]
 800da46:	015a      	lsls	r2, r3, #5
 800da48:	69fb      	ldr	r3, [r7, #28]
 800da4a:	4413      	add	r3, r2
 800da4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	69ba      	ldr	r2, [r7, #24]
 800da54:	0151      	lsls	r1, r2, #5
 800da56:	69fa      	ldr	r2, [r7, #28]
 800da58:	440a      	add	r2, r1
 800da5a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800da5e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800da62:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800da64:	2300      	movs	r3, #0
}
 800da66:	4618      	mov	r0, r3
 800da68:	3720      	adds	r7, #32
 800da6a:	46bd      	mov	sp, r7
 800da6c:	bd80      	pop	{r7, pc}
 800da6e:	bf00      	nop
 800da70:	1ff80000 	.word	0x1ff80000

0800da74 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800da74:	b480      	push	{r7}
 800da76:	b087      	sub	sp, #28
 800da78:	af00      	add	r7, sp, #0
 800da7a:	6078      	str	r0, [r7, #4]
 800da7c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800da7e:	2300      	movs	r3, #0
 800da80:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800da82:	2300      	movs	r3, #0
 800da84:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800da8a:	683b      	ldr	r3, [r7, #0]
 800da8c:	785b      	ldrb	r3, [r3, #1]
 800da8e:	2b01      	cmp	r3, #1
 800da90:	d14a      	bne.n	800db28 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800da92:	683b      	ldr	r3, [r7, #0]
 800da94:	781b      	ldrb	r3, [r3, #0]
 800da96:	015a      	lsls	r2, r3, #5
 800da98:	693b      	ldr	r3, [r7, #16]
 800da9a:	4413      	add	r3, r2
 800da9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800daa6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800daaa:	f040 8086 	bne.w	800dbba <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800daae:	683b      	ldr	r3, [r7, #0]
 800dab0:	781b      	ldrb	r3, [r3, #0]
 800dab2:	015a      	lsls	r2, r3, #5
 800dab4:	693b      	ldr	r3, [r7, #16]
 800dab6:	4413      	add	r3, r2
 800dab8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	683a      	ldr	r2, [r7, #0]
 800dac0:	7812      	ldrb	r2, [r2, #0]
 800dac2:	0151      	lsls	r1, r2, #5
 800dac4:	693a      	ldr	r2, [r7, #16]
 800dac6:	440a      	add	r2, r1
 800dac8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800dacc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800dad0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800dad2:	683b      	ldr	r3, [r7, #0]
 800dad4:	781b      	ldrb	r3, [r3, #0]
 800dad6:	015a      	lsls	r2, r3, #5
 800dad8:	693b      	ldr	r3, [r7, #16]
 800dada:	4413      	add	r3, r2
 800dadc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	683a      	ldr	r2, [r7, #0]
 800dae4:	7812      	ldrb	r2, [r2, #0]
 800dae6:	0151      	lsls	r1, r2, #5
 800dae8:	693a      	ldr	r2, [r7, #16]
 800daea:	440a      	add	r2, r1
 800daec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800daf0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800daf4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800daf6:	68fb      	ldr	r3, [r7, #12]
 800daf8:	3301      	adds	r3, #1
 800dafa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	f242 7210 	movw	r2, #10000	@ 0x2710
 800db02:	4293      	cmp	r3, r2
 800db04:	d902      	bls.n	800db0c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800db06:	2301      	movs	r3, #1
 800db08:	75fb      	strb	r3, [r7, #23]
          break;
 800db0a:	e056      	b.n	800dbba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800db0c:	683b      	ldr	r3, [r7, #0]
 800db0e:	781b      	ldrb	r3, [r3, #0]
 800db10:	015a      	lsls	r2, r3, #5
 800db12:	693b      	ldr	r3, [r7, #16]
 800db14:	4413      	add	r3, r2
 800db16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800db20:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800db24:	d0e7      	beq.n	800daf6 <USB_EPStopXfer+0x82>
 800db26:	e048      	b.n	800dbba <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800db28:	683b      	ldr	r3, [r7, #0]
 800db2a:	781b      	ldrb	r3, [r3, #0]
 800db2c:	015a      	lsls	r2, r3, #5
 800db2e:	693b      	ldr	r3, [r7, #16]
 800db30:	4413      	add	r3, r2
 800db32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800db3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800db40:	d13b      	bne.n	800dbba <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800db42:	683b      	ldr	r3, [r7, #0]
 800db44:	781b      	ldrb	r3, [r3, #0]
 800db46:	015a      	lsls	r2, r3, #5
 800db48:	693b      	ldr	r3, [r7, #16]
 800db4a:	4413      	add	r3, r2
 800db4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	683a      	ldr	r2, [r7, #0]
 800db54:	7812      	ldrb	r2, [r2, #0]
 800db56:	0151      	lsls	r1, r2, #5
 800db58:	693a      	ldr	r2, [r7, #16]
 800db5a:	440a      	add	r2, r1
 800db5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800db60:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800db64:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800db66:	683b      	ldr	r3, [r7, #0]
 800db68:	781b      	ldrb	r3, [r3, #0]
 800db6a:	015a      	lsls	r2, r3, #5
 800db6c:	693b      	ldr	r3, [r7, #16]
 800db6e:	4413      	add	r3, r2
 800db70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	683a      	ldr	r2, [r7, #0]
 800db78:	7812      	ldrb	r2, [r2, #0]
 800db7a:	0151      	lsls	r1, r2, #5
 800db7c:	693a      	ldr	r2, [r7, #16]
 800db7e:	440a      	add	r2, r1
 800db80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800db84:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800db88:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	3301      	adds	r3, #1
 800db8e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	f242 7210 	movw	r2, #10000	@ 0x2710
 800db96:	4293      	cmp	r3, r2
 800db98:	d902      	bls.n	800dba0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800db9a:	2301      	movs	r3, #1
 800db9c:	75fb      	strb	r3, [r7, #23]
          break;
 800db9e:	e00c      	b.n	800dbba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800dba0:	683b      	ldr	r3, [r7, #0]
 800dba2:	781b      	ldrb	r3, [r3, #0]
 800dba4:	015a      	lsls	r2, r3, #5
 800dba6:	693b      	ldr	r3, [r7, #16]
 800dba8:	4413      	add	r3, r2
 800dbaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800dbb4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800dbb8:	d0e7      	beq.n	800db8a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800dbba:	7dfb      	ldrb	r3, [r7, #23]
}
 800dbbc:	4618      	mov	r0, r3
 800dbbe:	371c      	adds	r7, #28
 800dbc0:	46bd      	mov	sp, r7
 800dbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc6:	4770      	bx	lr

0800dbc8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800dbc8:	b480      	push	{r7}
 800dbca:	b089      	sub	sp, #36	@ 0x24
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	60f8      	str	r0, [r7, #12]
 800dbd0:	60b9      	str	r1, [r7, #8]
 800dbd2:	4611      	mov	r1, r2
 800dbd4:	461a      	mov	r2, r3
 800dbd6:	460b      	mov	r3, r1
 800dbd8:	71fb      	strb	r3, [r7, #7]
 800dbda:	4613      	mov	r3, r2
 800dbdc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800dbe2:	68bb      	ldr	r3, [r7, #8]
 800dbe4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800dbe6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	d123      	bne.n	800dc36 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800dbee:	88bb      	ldrh	r3, [r7, #4]
 800dbf0:	3303      	adds	r3, #3
 800dbf2:	089b      	lsrs	r3, r3, #2
 800dbf4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800dbf6:	2300      	movs	r3, #0
 800dbf8:	61bb      	str	r3, [r7, #24]
 800dbfa:	e018      	b.n	800dc2e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800dbfc:	79fb      	ldrb	r3, [r7, #7]
 800dbfe:	031a      	lsls	r2, r3, #12
 800dc00:	697b      	ldr	r3, [r7, #20]
 800dc02:	4413      	add	r3, r2
 800dc04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800dc08:	461a      	mov	r2, r3
 800dc0a:	69fb      	ldr	r3, [r7, #28]
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800dc10:	69fb      	ldr	r3, [r7, #28]
 800dc12:	3301      	adds	r3, #1
 800dc14:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800dc16:	69fb      	ldr	r3, [r7, #28]
 800dc18:	3301      	adds	r3, #1
 800dc1a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800dc1c:	69fb      	ldr	r3, [r7, #28]
 800dc1e:	3301      	adds	r3, #1
 800dc20:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800dc22:	69fb      	ldr	r3, [r7, #28]
 800dc24:	3301      	adds	r3, #1
 800dc26:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800dc28:	69bb      	ldr	r3, [r7, #24]
 800dc2a:	3301      	adds	r3, #1
 800dc2c:	61bb      	str	r3, [r7, #24]
 800dc2e:	69ba      	ldr	r2, [r7, #24]
 800dc30:	693b      	ldr	r3, [r7, #16]
 800dc32:	429a      	cmp	r2, r3
 800dc34:	d3e2      	bcc.n	800dbfc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800dc36:	2300      	movs	r3, #0
}
 800dc38:	4618      	mov	r0, r3
 800dc3a:	3724      	adds	r7, #36	@ 0x24
 800dc3c:	46bd      	mov	sp, r7
 800dc3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc42:	4770      	bx	lr

0800dc44 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800dc44:	b480      	push	{r7}
 800dc46:	b08b      	sub	sp, #44	@ 0x2c
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	60f8      	str	r0, [r7, #12]
 800dc4c:	60b9      	str	r1, [r7, #8]
 800dc4e:	4613      	mov	r3, r2
 800dc50:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800dc56:	68bb      	ldr	r3, [r7, #8]
 800dc58:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800dc5a:	88fb      	ldrh	r3, [r7, #6]
 800dc5c:	089b      	lsrs	r3, r3, #2
 800dc5e:	b29b      	uxth	r3, r3
 800dc60:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800dc62:	88fb      	ldrh	r3, [r7, #6]
 800dc64:	f003 0303 	and.w	r3, r3, #3
 800dc68:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800dc6a:	2300      	movs	r3, #0
 800dc6c:	623b      	str	r3, [r7, #32]
 800dc6e:	e014      	b.n	800dc9a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800dc70:	69bb      	ldr	r3, [r7, #24]
 800dc72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800dc76:	681a      	ldr	r2, [r3, #0]
 800dc78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc7a:	601a      	str	r2, [r3, #0]
    pDest++;
 800dc7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc7e:	3301      	adds	r3, #1
 800dc80:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800dc82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc84:	3301      	adds	r3, #1
 800dc86:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800dc88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc8a:	3301      	adds	r3, #1
 800dc8c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800dc8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc90:	3301      	adds	r3, #1
 800dc92:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800dc94:	6a3b      	ldr	r3, [r7, #32]
 800dc96:	3301      	adds	r3, #1
 800dc98:	623b      	str	r3, [r7, #32]
 800dc9a:	6a3a      	ldr	r2, [r7, #32]
 800dc9c:	697b      	ldr	r3, [r7, #20]
 800dc9e:	429a      	cmp	r2, r3
 800dca0:	d3e6      	bcc.n	800dc70 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800dca2:	8bfb      	ldrh	r3, [r7, #30]
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	d01e      	beq.n	800dce6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800dca8:	2300      	movs	r3, #0
 800dcaa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800dcac:	69bb      	ldr	r3, [r7, #24]
 800dcae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800dcb2:	461a      	mov	r2, r3
 800dcb4:	f107 0310 	add.w	r3, r7, #16
 800dcb8:	6812      	ldr	r2, [r2, #0]
 800dcba:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800dcbc:	693a      	ldr	r2, [r7, #16]
 800dcbe:	6a3b      	ldr	r3, [r7, #32]
 800dcc0:	b2db      	uxtb	r3, r3
 800dcc2:	00db      	lsls	r3, r3, #3
 800dcc4:	fa22 f303 	lsr.w	r3, r2, r3
 800dcc8:	b2da      	uxtb	r2, r3
 800dcca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dccc:	701a      	strb	r2, [r3, #0]
      i++;
 800dcce:	6a3b      	ldr	r3, [r7, #32]
 800dcd0:	3301      	adds	r3, #1
 800dcd2:	623b      	str	r3, [r7, #32]
      pDest++;
 800dcd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcd6:	3301      	adds	r3, #1
 800dcd8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800dcda:	8bfb      	ldrh	r3, [r7, #30]
 800dcdc:	3b01      	subs	r3, #1
 800dcde:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800dce0:	8bfb      	ldrh	r3, [r7, #30]
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d1ea      	bne.n	800dcbc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800dce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800dce8:	4618      	mov	r0, r3
 800dcea:	372c      	adds	r7, #44	@ 0x2c
 800dcec:	46bd      	mov	sp, r7
 800dcee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf2:	4770      	bx	lr

0800dcf4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800dcf4:	b480      	push	{r7}
 800dcf6:	b085      	sub	sp, #20
 800dcf8:	af00      	add	r7, sp, #0
 800dcfa:	6078      	str	r0, [r7, #4]
 800dcfc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800dd02:	683b      	ldr	r3, [r7, #0]
 800dd04:	781b      	ldrb	r3, [r3, #0]
 800dd06:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800dd08:	683b      	ldr	r3, [r7, #0]
 800dd0a:	785b      	ldrb	r3, [r3, #1]
 800dd0c:	2b01      	cmp	r3, #1
 800dd0e:	d12c      	bne.n	800dd6a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800dd10:	68bb      	ldr	r3, [r7, #8]
 800dd12:	015a      	lsls	r2, r3, #5
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	4413      	add	r3, r2
 800dd18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	db12      	blt.n	800dd48 <USB_EPSetStall+0x54>
 800dd22:	68bb      	ldr	r3, [r7, #8]
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d00f      	beq.n	800dd48 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800dd28:	68bb      	ldr	r3, [r7, #8]
 800dd2a:	015a      	lsls	r2, r3, #5
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	4413      	add	r3, r2
 800dd30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	68ba      	ldr	r2, [r7, #8]
 800dd38:	0151      	lsls	r1, r2, #5
 800dd3a:	68fa      	ldr	r2, [r7, #12]
 800dd3c:	440a      	add	r2, r1
 800dd3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800dd42:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800dd46:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800dd48:	68bb      	ldr	r3, [r7, #8]
 800dd4a:	015a      	lsls	r2, r3, #5
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	4413      	add	r3, r2
 800dd50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	68ba      	ldr	r2, [r7, #8]
 800dd58:	0151      	lsls	r1, r2, #5
 800dd5a:	68fa      	ldr	r2, [r7, #12]
 800dd5c:	440a      	add	r2, r1
 800dd5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800dd62:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800dd66:	6013      	str	r3, [r2, #0]
 800dd68:	e02b      	b.n	800ddc2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800dd6a:	68bb      	ldr	r3, [r7, #8]
 800dd6c:	015a      	lsls	r2, r3, #5
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	4413      	add	r3, r2
 800dd72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	db12      	blt.n	800dda2 <USB_EPSetStall+0xae>
 800dd7c:	68bb      	ldr	r3, [r7, #8]
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d00f      	beq.n	800dda2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800dd82:	68bb      	ldr	r3, [r7, #8]
 800dd84:	015a      	lsls	r2, r3, #5
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	4413      	add	r3, r2
 800dd8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	68ba      	ldr	r2, [r7, #8]
 800dd92:	0151      	lsls	r1, r2, #5
 800dd94:	68fa      	ldr	r2, [r7, #12]
 800dd96:	440a      	add	r2, r1
 800dd98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800dd9c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800dda0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800dda2:	68bb      	ldr	r3, [r7, #8]
 800dda4:	015a      	lsls	r2, r3, #5
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	4413      	add	r3, r2
 800ddaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	68ba      	ldr	r2, [r7, #8]
 800ddb2:	0151      	lsls	r1, r2, #5
 800ddb4:	68fa      	ldr	r2, [r7, #12]
 800ddb6:	440a      	add	r2, r1
 800ddb8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ddbc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ddc0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ddc2:	2300      	movs	r3, #0
}
 800ddc4:	4618      	mov	r0, r3
 800ddc6:	3714      	adds	r7, #20
 800ddc8:	46bd      	mov	sp, r7
 800ddca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddce:	4770      	bx	lr

0800ddd0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ddd0:	b480      	push	{r7}
 800ddd2:	b085      	sub	sp, #20
 800ddd4:	af00      	add	r7, sp, #0
 800ddd6:	6078      	str	r0, [r7, #4]
 800ddd8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ddde:	683b      	ldr	r3, [r7, #0]
 800dde0:	781b      	ldrb	r3, [r3, #0]
 800dde2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800dde4:	683b      	ldr	r3, [r7, #0]
 800dde6:	785b      	ldrb	r3, [r3, #1]
 800dde8:	2b01      	cmp	r3, #1
 800ddea:	d128      	bne.n	800de3e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ddec:	68bb      	ldr	r3, [r7, #8]
 800ddee:	015a      	lsls	r2, r3, #5
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	4413      	add	r3, r2
 800ddf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	68ba      	ldr	r2, [r7, #8]
 800ddfc:	0151      	lsls	r1, r2, #5
 800ddfe:	68fa      	ldr	r2, [r7, #12]
 800de00:	440a      	add	r2, r1
 800de02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800de06:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800de0a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800de0c:	683b      	ldr	r3, [r7, #0]
 800de0e:	791b      	ldrb	r3, [r3, #4]
 800de10:	2b03      	cmp	r3, #3
 800de12:	d003      	beq.n	800de1c <USB_EPClearStall+0x4c>
 800de14:	683b      	ldr	r3, [r7, #0]
 800de16:	791b      	ldrb	r3, [r3, #4]
 800de18:	2b02      	cmp	r3, #2
 800de1a:	d138      	bne.n	800de8e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800de1c:	68bb      	ldr	r3, [r7, #8]
 800de1e:	015a      	lsls	r2, r3, #5
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	4413      	add	r3, r2
 800de24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	68ba      	ldr	r2, [r7, #8]
 800de2c:	0151      	lsls	r1, r2, #5
 800de2e:	68fa      	ldr	r2, [r7, #12]
 800de30:	440a      	add	r2, r1
 800de32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800de36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800de3a:	6013      	str	r3, [r2, #0]
 800de3c:	e027      	b.n	800de8e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800de3e:	68bb      	ldr	r3, [r7, #8]
 800de40:	015a      	lsls	r2, r3, #5
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	4413      	add	r3, r2
 800de46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	68ba      	ldr	r2, [r7, #8]
 800de4e:	0151      	lsls	r1, r2, #5
 800de50:	68fa      	ldr	r2, [r7, #12]
 800de52:	440a      	add	r2, r1
 800de54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800de58:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800de5c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800de5e:	683b      	ldr	r3, [r7, #0]
 800de60:	791b      	ldrb	r3, [r3, #4]
 800de62:	2b03      	cmp	r3, #3
 800de64:	d003      	beq.n	800de6e <USB_EPClearStall+0x9e>
 800de66:	683b      	ldr	r3, [r7, #0]
 800de68:	791b      	ldrb	r3, [r3, #4]
 800de6a:	2b02      	cmp	r3, #2
 800de6c:	d10f      	bne.n	800de8e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800de6e:	68bb      	ldr	r3, [r7, #8]
 800de70:	015a      	lsls	r2, r3, #5
 800de72:	68fb      	ldr	r3, [r7, #12]
 800de74:	4413      	add	r3, r2
 800de76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	68ba      	ldr	r2, [r7, #8]
 800de7e:	0151      	lsls	r1, r2, #5
 800de80:	68fa      	ldr	r2, [r7, #12]
 800de82:	440a      	add	r2, r1
 800de84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800de88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800de8c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800de8e:	2300      	movs	r3, #0
}
 800de90:	4618      	mov	r0, r3
 800de92:	3714      	adds	r7, #20
 800de94:	46bd      	mov	sp, r7
 800de96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de9a:	4770      	bx	lr

0800de9c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800de9c:	b480      	push	{r7}
 800de9e:	b085      	sub	sp, #20
 800dea0:	af00      	add	r7, sp, #0
 800dea2:	6078      	str	r0, [r7, #4]
 800dea4:	460b      	mov	r3, r1
 800dea6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	68fa      	ldr	r2, [r7, #12]
 800deb6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800deba:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800debe:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dec6:	681a      	ldr	r2, [r3, #0]
 800dec8:	78fb      	ldrb	r3, [r7, #3]
 800deca:	011b      	lsls	r3, r3, #4
 800decc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800ded0:	68f9      	ldr	r1, [r7, #12]
 800ded2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ded6:	4313      	orrs	r3, r2
 800ded8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800deda:	2300      	movs	r3, #0
}
 800dedc:	4618      	mov	r0, r3
 800dede:	3714      	adds	r7, #20
 800dee0:	46bd      	mov	sp, r7
 800dee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dee6:	4770      	bx	lr

0800dee8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800dee8:	b480      	push	{r7}
 800deea:	b085      	sub	sp, #20
 800deec:	af00      	add	r7, sp, #0
 800deee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	68fa      	ldr	r2, [r7, #12]
 800defe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800df02:	f023 0303 	bic.w	r3, r3, #3
 800df06:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800df0e:	685b      	ldr	r3, [r3, #4]
 800df10:	68fa      	ldr	r2, [r7, #12]
 800df12:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800df16:	f023 0302 	bic.w	r3, r3, #2
 800df1a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800df1c:	2300      	movs	r3, #0
}
 800df1e:	4618      	mov	r0, r3
 800df20:	3714      	adds	r7, #20
 800df22:	46bd      	mov	sp, r7
 800df24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df28:	4770      	bx	lr

0800df2a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800df2a:	b480      	push	{r7}
 800df2c:	b085      	sub	sp, #20
 800df2e:	af00      	add	r7, sp, #0
 800df30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	68fa      	ldr	r2, [r7, #12]
 800df40:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800df44:	f023 0303 	bic.w	r3, r3, #3
 800df48:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800df50:	685b      	ldr	r3, [r3, #4]
 800df52:	68fa      	ldr	r2, [r7, #12]
 800df54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800df58:	f043 0302 	orr.w	r3, r3, #2
 800df5c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800df5e:	2300      	movs	r3, #0
}
 800df60:	4618      	mov	r0, r3
 800df62:	3714      	adds	r7, #20
 800df64:	46bd      	mov	sp, r7
 800df66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df6a:	4770      	bx	lr

0800df6c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800df6c:	b480      	push	{r7}
 800df6e:	b085      	sub	sp, #20
 800df70:	af00      	add	r7, sp, #0
 800df72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	695b      	ldr	r3, [r3, #20]
 800df78:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	699b      	ldr	r3, [r3, #24]
 800df7e:	68fa      	ldr	r2, [r7, #12]
 800df80:	4013      	ands	r3, r2
 800df82:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800df84:	68fb      	ldr	r3, [r7, #12]
}
 800df86:	4618      	mov	r0, r3
 800df88:	3714      	adds	r7, #20
 800df8a:	46bd      	mov	sp, r7
 800df8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df90:	4770      	bx	lr

0800df92 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800df92:	b480      	push	{r7}
 800df94:	b085      	sub	sp, #20
 800df96:	af00      	add	r7, sp, #0
 800df98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dfa4:	699b      	ldr	r3, [r3, #24]
 800dfa6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dfae:	69db      	ldr	r3, [r3, #28]
 800dfb0:	68ba      	ldr	r2, [r7, #8]
 800dfb2:	4013      	ands	r3, r2
 800dfb4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800dfb6:	68bb      	ldr	r3, [r7, #8]
 800dfb8:	0c1b      	lsrs	r3, r3, #16
}
 800dfba:	4618      	mov	r0, r3
 800dfbc:	3714      	adds	r7, #20
 800dfbe:	46bd      	mov	sp, r7
 800dfc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfc4:	4770      	bx	lr

0800dfc6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800dfc6:	b480      	push	{r7}
 800dfc8:	b085      	sub	sp, #20
 800dfca:	af00      	add	r7, sp, #0
 800dfcc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dfd8:	699b      	ldr	r3, [r3, #24]
 800dfda:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dfe2:	69db      	ldr	r3, [r3, #28]
 800dfe4:	68ba      	ldr	r2, [r7, #8]
 800dfe6:	4013      	ands	r3, r2
 800dfe8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800dfea:	68bb      	ldr	r3, [r7, #8]
 800dfec:	b29b      	uxth	r3, r3
}
 800dfee:	4618      	mov	r0, r3
 800dff0:	3714      	adds	r7, #20
 800dff2:	46bd      	mov	sp, r7
 800dff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff8:	4770      	bx	lr

0800dffa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800dffa:	b480      	push	{r7}
 800dffc:	b085      	sub	sp, #20
 800dffe:	af00      	add	r7, sp, #0
 800e000:	6078      	str	r0, [r7, #4]
 800e002:	460b      	mov	r3, r1
 800e004:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800e00a:	78fb      	ldrb	r3, [r7, #3]
 800e00c:	015a      	lsls	r2, r3, #5
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	4413      	add	r3, r2
 800e012:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e016:	689b      	ldr	r3, [r3, #8]
 800e018:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e020:	695b      	ldr	r3, [r3, #20]
 800e022:	68ba      	ldr	r2, [r7, #8]
 800e024:	4013      	ands	r3, r2
 800e026:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800e028:	68bb      	ldr	r3, [r7, #8]
}
 800e02a:	4618      	mov	r0, r3
 800e02c:	3714      	adds	r7, #20
 800e02e:	46bd      	mov	sp, r7
 800e030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e034:	4770      	bx	lr

0800e036 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800e036:	b480      	push	{r7}
 800e038:	b087      	sub	sp, #28
 800e03a:	af00      	add	r7, sp, #0
 800e03c:	6078      	str	r0, [r7, #4]
 800e03e:	460b      	mov	r3, r1
 800e040:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800e046:	697b      	ldr	r3, [r7, #20]
 800e048:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e04c:	691b      	ldr	r3, [r3, #16]
 800e04e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800e050:	697b      	ldr	r3, [r7, #20]
 800e052:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e056:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e058:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800e05a:	78fb      	ldrb	r3, [r7, #3]
 800e05c:	f003 030f 	and.w	r3, r3, #15
 800e060:	68fa      	ldr	r2, [r7, #12]
 800e062:	fa22 f303 	lsr.w	r3, r2, r3
 800e066:	01db      	lsls	r3, r3, #7
 800e068:	b2db      	uxtb	r3, r3
 800e06a:	693a      	ldr	r2, [r7, #16]
 800e06c:	4313      	orrs	r3, r2
 800e06e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800e070:	78fb      	ldrb	r3, [r7, #3]
 800e072:	015a      	lsls	r2, r3, #5
 800e074:	697b      	ldr	r3, [r7, #20]
 800e076:	4413      	add	r3, r2
 800e078:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e07c:	689b      	ldr	r3, [r3, #8]
 800e07e:	693a      	ldr	r2, [r7, #16]
 800e080:	4013      	ands	r3, r2
 800e082:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800e084:	68bb      	ldr	r3, [r7, #8]
}
 800e086:	4618      	mov	r0, r3
 800e088:	371c      	adds	r7, #28
 800e08a:	46bd      	mov	sp, r7
 800e08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e090:	4770      	bx	lr

0800e092 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800e092:	b480      	push	{r7}
 800e094:	b083      	sub	sp, #12
 800e096:	af00      	add	r7, sp, #0
 800e098:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	695b      	ldr	r3, [r3, #20]
 800e09e:	f003 0301 	and.w	r3, r3, #1
}
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	370c      	adds	r7, #12
 800e0a6:	46bd      	mov	sp, r7
 800e0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ac:	4770      	bx	lr

0800e0ae <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800e0ae:	b480      	push	{r7}
 800e0b0:	b085      	sub	sp, #20
 800e0b2:	af00      	add	r7, sp, #0
 800e0b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e0c0:	681b      	ldr	r3, [r3, #0]
 800e0c2:	68fa      	ldr	r2, [r7, #12]
 800e0c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e0c8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800e0cc:	f023 0307 	bic.w	r3, r3, #7
 800e0d0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e0d8:	685b      	ldr	r3, [r3, #4]
 800e0da:	68fa      	ldr	r2, [r7, #12]
 800e0dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800e0e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e0e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800e0e6:	2300      	movs	r3, #0
}
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	3714      	adds	r7, #20
 800e0ec:	46bd      	mov	sp, r7
 800e0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0f2:	4770      	bx	lr

0800e0f4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800e0f4:	b480      	push	{r7}
 800e0f6:	b087      	sub	sp, #28
 800e0f8:	af00      	add	r7, sp, #0
 800e0fa:	60f8      	str	r0, [r7, #12]
 800e0fc:	460b      	mov	r3, r1
 800e0fe:	607a      	str	r2, [r7, #4]
 800e100:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	333c      	adds	r3, #60	@ 0x3c
 800e10a:	3304      	adds	r3, #4
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800e110:	693b      	ldr	r3, [r7, #16]
 800e112:	4a26      	ldr	r2, [pc, #152]	@ (800e1ac <USB_EP0_OutStart+0xb8>)
 800e114:	4293      	cmp	r3, r2
 800e116:	d90a      	bls.n	800e12e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e118:	697b      	ldr	r3, [r7, #20]
 800e11a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e124:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e128:	d101      	bne.n	800e12e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800e12a:	2300      	movs	r3, #0
 800e12c:	e037      	b.n	800e19e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800e12e:	697b      	ldr	r3, [r7, #20]
 800e130:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e134:	461a      	mov	r2, r3
 800e136:	2300      	movs	r3, #0
 800e138:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e13a:	697b      	ldr	r3, [r7, #20]
 800e13c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e140:	691b      	ldr	r3, [r3, #16]
 800e142:	697a      	ldr	r2, [r7, #20]
 800e144:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e148:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e14c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800e14e:	697b      	ldr	r3, [r7, #20]
 800e150:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e154:	691b      	ldr	r3, [r3, #16]
 800e156:	697a      	ldr	r2, [r7, #20]
 800e158:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e15c:	f043 0318 	orr.w	r3, r3, #24
 800e160:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800e162:	697b      	ldr	r3, [r7, #20]
 800e164:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e168:	691b      	ldr	r3, [r3, #16]
 800e16a:	697a      	ldr	r2, [r7, #20]
 800e16c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e170:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800e174:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800e176:	7afb      	ldrb	r3, [r7, #11]
 800e178:	2b01      	cmp	r3, #1
 800e17a:	d10f      	bne.n	800e19c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800e17c:	697b      	ldr	r3, [r7, #20]
 800e17e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e182:	461a      	mov	r2, r3
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800e188:	697b      	ldr	r3, [r7, #20]
 800e18a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	697a      	ldr	r2, [r7, #20]
 800e192:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e196:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800e19a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800e19c:	2300      	movs	r3, #0
}
 800e19e:	4618      	mov	r0, r3
 800e1a0:	371c      	adds	r7, #28
 800e1a2:	46bd      	mov	sp, r7
 800e1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1a8:	4770      	bx	lr
 800e1aa:	bf00      	nop
 800e1ac:	4f54300a 	.word	0x4f54300a

0800e1b0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800e1b0:	b480      	push	{r7}
 800e1b2:	b085      	sub	sp, #20
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e1b8:	2300      	movs	r3, #0
 800e1ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	3301      	adds	r3, #1
 800e1c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e1c8:	d901      	bls.n	800e1ce <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800e1ca:	2303      	movs	r3, #3
 800e1cc:	e022      	b.n	800e214 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	691b      	ldr	r3, [r3, #16]
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	daf2      	bge.n	800e1bc <USB_CoreReset+0xc>

  count = 10U;
 800e1d6:	230a      	movs	r3, #10
 800e1d8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800e1da:	e002      	b.n	800e1e2 <USB_CoreReset+0x32>
  {
    count--;
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	3b01      	subs	r3, #1
 800e1e0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d1f9      	bne.n	800e1dc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	691b      	ldr	r3, [r3, #16]
 800e1ec:	f043 0201 	orr.w	r2, r3, #1
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	3301      	adds	r3, #1
 800e1f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e200:	d901      	bls.n	800e206 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800e202:	2303      	movs	r3, #3
 800e204:	e006      	b.n	800e214 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	691b      	ldr	r3, [r3, #16]
 800e20a:	f003 0301 	and.w	r3, r3, #1
 800e20e:	2b01      	cmp	r3, #1
 800e210:	d0f0      	beq.n	800e1f4 <USB_CoreReset+0x44>

  return HAL_OK;
 800e212:	2300      	movs	r3, #0
}
 800e214:	4618      	mov	r0, r3
 800e216:	3714      	adds	r7, #20
 800e218:	46bd      	mov	sp, r7
 800e21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e21e:	4770      	bx	lr

0800e220 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e220:	b580      	push	{r7, lr}
 800e222:	b084      	sub	sp, #16
 800e224:	af00      	add	r7, sp, #0
 800e226:	6078      	str	r0, [r7, #4]
 800e228:	460b      	mov	r3, r1
 800e22a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800e22c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800e230:	f002 fd20 	bl	8010c74 <USBD_static_malloc>
 800e234:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d109      	bne.n	800e250 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	32b0      	adds	r2, #176	@ 0xb0
 800e246:	2100      	movs	r1, #0
 800e248:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800e24c:	2302      	movs	r3, #2
 800e24e:	e0d4      	b.n	800e3fa <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800e250:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800e254:	2100      	movs	r1, #0
 800e256:	68f8      	ldr	r0, [r7, #12]
 800e258:	f003 faab 	bl	80117b2 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	32b0      	adds	r2, #176	@ 0xb0
 800e266:	68f9      	ldr	r1, [r7, #12]
 800e268:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	32b0      	adds	r2, #176	@ 0xb0
 800e276:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	7c1b      	ldrb	r3, [r3, #16]
 800e284:	2b00      	cmp	r3, #0
 800e286:	d138      	bne.n	800e2fa <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800e288:	4b5e      	ldr	r3, [pc, #376]	@ (800e404 <USBD_CDC_Init+0x1e4>)
 800e28a:	7819      	ldrb	r1, [r3, #0]
 800e28c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e290:	2202      	movs	r2, #2
 800e292:	6878      	ldr	r0, [r7, #4]
 800e294:	f002 fbcb 	bl	8010a2e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800e298:	4b5a      	ldr	r3, [pc, #360]	@ (800e404 <USBD_CDC_Init+0x1e4>)
 800e29a:	781b      	ldrb	r3, [r3, #0]
 800e29c:	f003 020f 	and.w	r2, r3, #15
 800e2a0:	6879      	ldr	r1, [r7, #4]
 800e2a2:	4613      	mov	r3, r2
 800e2a4:	009b      	lsls	r3, r3, #2
 800e2a6:	4413      	add	r3, r2
 800e2a8:	009b      	lsls	r3, r3, #2
 800e2aa:	440b      	add	r3, r1
 800e2ac:	3323      	adds	r3, #35	@ 0x23
 800e2ae:	2201      	movs	r2, #1
 800e2b0:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800e2b2:	4b55      	ldr	r3, [pc, #340]	@ (800e408 <USBD_CDC_Init+0x1e8>)
 800e2b4:	7819      	ldrb	r1, [r3, #0]
 800e2b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e2ba:	2202      	movs	r2, #2
 800e2bc:	6878      	ldr	r0, [r7, #4]
 800e2be:	f002 fbb6 	bl	8010a2e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800e2c2:	4b51      	ldr	r3, [pc, #324]	@ (800e408 <USBD_CDC_Init+0x1e8>)
 800e2c4:	781b      	ldrb	r3, [r3, #0]
 800e2c6:	f003 020f 	and.w	r2, r3, #15
 800e2ca:	6879      	ldr	r1, [r7, #4]
 800e2cc:	4613      	mov	r3, r2
 800e2ce:	009b      	lsls	r3, r3, #2
 800e2d0:	4413      	add	r3, r2
 800e2d2:	009b      	lsls	r3, r3, #2
 800e2d4:	440b      	add	r3, r1
 800e2d6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800e2da:	2201      	movs	r2, #1
 800e2dc:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800e2de:	4b4b      	ldr	r3, [pc, #300]	@ (800e40c <USBD_CDC_Init+0x1ec>)
 800e2e0:	781b      	ldrb	r3, [r3, #0]
 800e2e2:	f003 020f 	and.w	r2, r3, #15
 800e2e6:	6879      	ldr	r1, [r7, #4]
 800e2e8:	4613      	mov	r3, r2
 800e2ea:	009b      	lsls	r3, r3, #2
 800e2ec:	4413      	add	r3, r2
 800e2ee:	009b      	lsls	r3, r3, #2
 800e2f0:	440b      	add	r3, r1
 800e2f2:	331c      	adds	r3, #28
 800e2f4:	2210      	movs	r2, #16
 800e2f6:	601a      	str	r2, [r3, #0]
 800e2f8:	e035      	b.n	800e366 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800e2fa:	4b42      	ldr	r3, [pc, #264]	@ (800e404 <USBD_CDC_Init+0x1e4>)
 800e2fc:	7819      	ldrb	r1, [r3, #0]
 800e2fe:	2340      	movs	r3, #64	@ 0x40
 800e300:	2202      	movs	r2, #2
 800e302:	6878      	ldr	r0, [r7, #4]
 800e304:	f002 fb93 	bl	8010a2e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800e308:	4b3e      	ldr	r3, [pc, #248]	@ (800e404 <USBD_CDC_Init+0x1e4>)
 800e30a:	781b      	ldrb	r3, [r3, #0]
 800e30c:	f003 020f 	and.w	r2, r3, #15
 800e310:	6879      	ldr	r1, [r7, #4]
 800e312:	4613      	mov	r3, r2
 800e314:	009b      	lsls	r3, r3, #2
 800e316:	4413      	add	r3, r2
 800e318:	009b      	lsls	r3, r3, #2
 800e31a:	440b      	add	r3, r1
 800e31c:	3323      	adds	r3, #35	@ 0x23
 800e31e:	2201      	movs	r2, #1
 800e320:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800e322:	4b39      	ldr	r3, [pc, #228]	@ (800e408 <USBD_CDC_Init+0x1e8>)
 800e324:	7819      	ldrb	r1, [r3, #0]
 800e326:	2340      	movs	r3, #64	@ 0x40
 800e328:	2202      	movs	r2, #2
 800e32a:	6878      	ldr	r0, [r7, #4]
 800e32c:	f002 fb7f 	bl	8010a2e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800e330:	4b35      	ldr	r3, [pc, #212]	@ (800e408 <USBD_CDC_Init+0x1e8>)
 800e332:	781b      	ldrb	r3, [r3, #0]
 800e334:	f003 020f 	and.w	r2, r3, #15
 800e338:	6879      	ldr	r1, [r7, #4]
 800e33a:	4613      	mov	r3, r2
 800e33c:	009b      	lsls	r3, r3, #2
 800e33e:	4413      	add	r3, r2
 800e340:	009b      	lsls	r3, r3, #2
 800e342:	440b      	add	r3, r1
 800e344:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800e348:	2201      	movs	r2, #1
 800e34a:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800e34c:	4b2f      	ldr	r3, [pc, #188]	@ (800e40c <USBD_CDC_Init+0x1ec>)
 800e34e:	781b      	ldrb	r3, [r3, #0]
 800e350:	f003 020f 	and.w	r2, r3, #15
 800e354:	6879      	ldr	r1, [r7, #4]
 800e356:	4613      	mov	r3, r2
 800e358:	009b      	lsls	r3, r3, #2
 800e35a:	4413      	add	r3, r2
 800e35c:	009b      	lsls	r3, r3, #2
 800e35e:	440b      	add	r3, r1
 800e360:	331c      	adds	r3, #28
 800e362:	2210      	movs	r2, #16
 800e364:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e366:	4b29      	ldr	r3, [pc, #164]	@ (800e40c <USBD_CDC_Init+0x1ec>)
 800e368:	7819      	ldrb	r1, [r3, #0]
 800e36a:	2308      	movs	r3, #8
 800e36c:	2203      	movs	r2, #3
 800e36e:	6878      	ldr	r0, [r7, #4]
 800e370:	f002 fb5d 	bl	8010a2e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800e374:	4b25      	ldr	r3, [pc, #148]	@ (800e40c <USBD_CDC_Init+0x1ec>)
 800e376:	781b      	ldrb	r3, [r3, #0]
 800e378:	f003 020f 	and.w	r2, r3, #15
 800e37c:	6879      	ldr	r1, [r7, #4]
 800e37e:	4613      	mov	r3, r2
 800e380:	009b      	lsls	r3, r3, #2
 800e382:	4413      	add	r3, r2
 800e384:	009b      	lsls	r3, r3, #2
 800e386:	440b      	add	r3, r1
 800e388:	3323      	adds	r3, #35	@ 0x23
 800e38a:	2201      	movs	r2, #1
 800e38c:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	2200      	movs	r2, #0
 800e392:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e39c:	687a      	ldr	r2, [r7, #4]
 800e39e:	33b0      	adds	r3, #176	@ 0xb0
 800e3a0:	009b      	lsls	r3, r3, #2
 800e3a2:	4413      	add	r3, r2
 800e3a4:	685b      	ldr	r3, [r3, #4]
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	2200      	movs	r2, #0
 800e3ae:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	2200      	movs	r2, #0
 800e3b6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d101      	bne.n	800e3c8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800e3c4:	2302      	movs	r3, #2
 800e3c6:	e018      	b.n	800e3fa <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	7c1b      	ldrb	r3, [r3, #16]
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	d10a      	bne.n	800e3e6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e3d0:	4b0d      	ldr	r3, [pc, #52]	@ (800e408 <USBD_CDC_Init+0x1e8>)
 800e3d2:	7819      	ldrb	r1, [r3, #0]
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e3da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e3de:	6878      	ldr	r0, [r7, #4]
 800e3e0:	f002 fc14 	bl	8010c0c <USBD_LL_PrepareReceive>
 800e3e4:	e008      	b.n	800e3f8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e3e6:	4b08      	ldr	r3, [pc, #32]	@ (800e408 <USBD_CDC_Init+0x1e8>)
 800e3e8:	7819      	ldrb	r1, [r3, #0]
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e3f0:	2340      	movs	r3, #64	@ 0x40
 800e3f2:	6878      	ldr	r0, [r7, #4]
 800e3f4:	f002 fc0a 	bl	8010c0c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e3f8:	2300      	movs	r3, #0
}
 800e3fa:	4618      	mov	r0, r3
 800e3fc:	3710      	adds	r7, #16
 800e3fe:	46bd      	mov	sp, r7
 800e400:	bd80      	pop	{r7, pc}
 800e402:	bf00      	nop
 800e404:	2000009b 	.word	0x2000009b
 800e408:	2000009c 	.word	0x2000009c
 800e40c:	2000009d 	.word	0x2000009d

0800e410 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e410:	b580      	push	{r7, lr}
 800e412:	b082      	sub	sp, #8
 800e414:	af00      	add	r7, sp, #0
 800e416:	6078      	str	r0, [r7, #4]
 800e418:	460b      	mov	r3, r1
 800e41a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800e41c:	4b3a      	ldr	r3, [pc, #232]	@ (800e508 <USBD_CDC_DeInit+0xf8>)
 800e41e:	781b      	ldrb	r3, [r3, #0]
 800e420:	4619      	mov	r1, r3
 800e422:	6878      	ldr	r0, [r7, #4]
 800e424:	f002 fb29 	bl	8010a7a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800e428:	4b37      	ldr	r3, [pc, #220]	@ (800e508 <USBD_CDC_DeInit+0xf8>)
 800e42a:	781b      	ldrb	r3, [r3, #0]
 800e42c:	f003 020f 	and.w	r2, r3, #15
 800e430:	6879      	ldr	r1, [r7, #4]
 800e432:	4613      	mov	r3, r2
 800e434:	009b      	lsls	r3, r3, #2
 800e436:	4413      	add	r3, r2
 800e438:	009b      	lsls	r3, r3, #2
 800e43a:	440b      	add	r3, r1
 800e43c:	3323      	adds	r3, #35	@ 0x23
 800e43e:	2200      	movs	r2, #0
 800e440:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800e442:	4b32      	ldr	r3, [pc, #200]	@ (800e50c <USBD_CDC_DeInit+0xfc>)
 800e444:	781b      	ldrb	r3, [r3, #0]
 800e446:	4619      	mov	r1, r3
 800e448:	6878      	ldr	r0, [r7, #4]
 800e44a:	f002 fb16 	bl	8010a7a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800e44e:	4b2f      	ldr	r3, [pc, #188]	@ (800e50c <USBD_CDC_DeInit+0xfc>)
 800e450:	781b      	ldrb	r3, [r3, #0]
 800e452:	f003 020f 	and.w	r2, r3, #15
 800e456:	6879      	ldr	r1, [r7, #4]
 800e458:	4613      	mov	r3, r2
 800e45a:	009b      	lsls	r3, r3, #2
 800e45c:	4413      	add	r3, r2
 800e45e:	009b      	lsls	r3, r3, #2
 800e460:	440b      	add	r3, r1
 800e462:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800e466:	2200      	movs	r2, #0
 800e468:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800e46a:	4b29      	ldr	r3, [pc, #164]	@ (800e510 <USBD_CDC_DeInit+0x100>)
 800e46c:	781b      	ldrb	r3, [r3, #0]
 800e46e:	4619      	mov	r1, r3
 800e470:	6878      	ldr	r0, [r7, #4]
 800e472:	f002 fb02 	bl	8010a7a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800e476:	4b26      	ldr	r3, [pc, #152]	@ (800e510 <USBD_CDC_DeInit+0x100>)
 800e478:	781b      	ldrb	r3, [r3, #0]
 800e47a:	f003 020f 	and.w	r2, r3, #15
 800e47e:	6879      	ldr	r1, [r7, #4]
 800e480:	4613      	mov	r3, r2
 800e482:	009b      	lsls	r3, r3, #2
 800e484:	4413      	add	r3, r2
 800e486:	009b      	lsls	r3, r3, #2
 800e488:	440b      	add	r3, r1
 800e48a:	3323      	adds	r3, #35	@ 0x23
 800e48c:	2200      	movs	r2, #0
 800e48e:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800e490:	4b1f      	ldr	r3, [pc, #124]	@ (800e510 <USBD_CDC_DeInit+0x100>)
 800e492:	781b      	ldrb	r3, [r3, #0]
 800e494:	f003 020f 	and.w	r2, r3, #15
 800e498:	6879      	ldr	r1, [r7, #4]
 800e49a:	4613      	mov	r3, r2
 800e49c:	009b      	lsls	r3, r3, #2
 800e49e:	4413      	add	r3, r2
 800e4a0:	009b      	lsls	r3, r3, #2
 800e4a2:	440b      	add	r3, r1
 800e4a4:	331c      	adds	r3, #28
 800e4a6:	2200      	movs	r2, #0
 800e4a8:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	32b0      	adds	r2, #176	@ 0xb0
 800e4b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d01f      	beq.n	800e4fc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e4c2:	687a      	ldr	r2, [r7, #4]
 800e4c4:	33b0      	adds	r3, #176	@ 0xb0
 800e4c6:	009b      	lsls	r3, r3, #2
 800e4c8:	4413      	add	r3, r2
 800e4ca:	685b      	ldr	r3, [r3, #4]
 800e4cc:	685b      	ldr	r3, [r3, #4]
 800e4ce:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	32b0      	adds	r2, #176	@ 0xb0
 800e4da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e4de:	4618      	mov	r0, r3
 800e4e0:	f002 fbd6 	bl	8010c90 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	32b0      	adds	r2, #176	@ 0xb0
 800e4ee:	2100      	movs	r1, #0
 800e4f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	2200      	movs	r2, #0
 800e4f8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e4fc:	2300      	movs	r3, #0
}
 800e4fe:	4618      	mov	r0, r3
 800e500:	3708      	adds	r7, #8
 800e502:	46bd      	mov	sp, r7
 800e504:	bd80      	pop	{r7, pc}
 800e506:	bf00      	nop
 800e508:	2000009b 	.word	0x2000009b
 800e50c:	2000009c 	.word	0x2000009c
 800e510:	2000009d 	.word	0x2000009d

0800e514 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800e514:	b580      	push	{r7, lr}
 800e516:	b086      	sub	sp, #24
 800e518:	af00      	add	r7, sp, #0
 800e51a:	6078      	str	r0, [r7, #4]
 800e51c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	32b0      	adds	r2, #176	@ 0xb0
 800e528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e52c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800e52e:	2300      	movs	r3, #0
 800e530:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800e532:	2300      	movs	r3, #0
 800e534:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800e536:	2300      	movs	r3, #0
 800e538:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800e53a:	693b      	ldr	r3, [r7, #16]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d101      	bne.n	800e544 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800e540:	2303      	movs	r3, #3
 800e542:	e0bf      	b.n	800e6c4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e544:	683b      	ldr	r3, [r7, #0]
 800e546:	781b      	ldrb	r3, [r3, #0]
 800e548:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d050      	beq.n	800e5f2 <USBD_CDC_Setup+0xde>
 800e550:	2b20      	cmp	r3, #32
 800e552:	f040 80af 	bne.w	800e6b4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800e556:	683b      	ldr	r3, [r7, #0]
 800e558:	88db      	ldrh	r3, [r3, #6]
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d03a      	beq.n	800e5d4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800e55e:	683b      	ldr	r3, [r7, #0]
 800e560:	781b      	ldrb	r3, [r3, #0]
 800e562:	b25b      	sxtb	r3, r3
 800e564:	2b00      	cmp	r3, #0
 800e566:	da1b      	bge.n	800e5a0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e56e:	687a      	ldr	r2, [r7, #4]
 800e570:	33b0      	adds	r3, #176	@ 0xb0
 800e572:	009b      	lsls	r3, r3, #2
 800e574:	4413      	add	r3, r2
 800e576:	685b      	ldr	r3, [r3, #4]
 800e578:	689b      	ldr	r3, [r3, #8]
 800e57a:	683a      	ldr	r2, [r7, #0]
 800e57c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800e57e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e580:	683a      	ldr	r2, [r7, #0]
 800e582:	88d2      	ldrh	r2, [r2, #6]
 800e584:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e586:	683b      	ldr	r3, [r7, #0]
 800e588:	88db      	ldrh	r3, [r3, #6]
 800e58a:	2b07      	cmp	r3, #7
 800e58c:	bf28      	it	cs
 800e58e:	2307      	movcs	r3, #7
 800e590:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e592:	693b      	ldr	r3, [r7, #16]
 800e594:	89fa      	ldrh	r2, [r7, #14]
 800e596:	4619      	mov	r1, r3
 800e598:	6878      	ldr	r0, [r7, #4]
 800e59a:	f001 fda9 	bl	80100f0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800e59e:	e090      	b.n	800e6c2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800e5a0:	683b      	ldr	r3, [r7, #0]
 800e5a2:	785a      	ldrb	r2, [r3, #1]
 800e5a4:	693b      	ldr	r3, [r7, #16]
 800e5a6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800e5aa:	683b      	ldr	r3, [r7, #0]
 800e5ac:	88db      	ldrh	r3, [r3, #6]
 800e5ae:	2b3f      	cmp	r3, #63	@ 0x3f
 800e5b0:	d803      	bhi.n	800e5ba <USBD_CDC_Setup+0xa6>
 800e5b2:	683b      	ldr	r3, [r7, #0]
 800e5b4:	88db      	ldrh	r3, [r3, #6]
 800e5b6:	b2da      	uxtb	r2, r3
 800e5b8:	e000      	b.n	800e5bc <USBD_CDC_Setup+0xa8>
 800e5ba:	2240      	movs	r2, #64	@ 0x40
 800e5bc:	693b      	ldr	r3, [r7, #16]
 800e5be:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800e5c2:	6939      	ldr	r1, [r7, #16]
 800e5c4:	693b      	ldr	r3, [r7, #16]
 800e5c6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800e5ca:	461a      	mov	r2, r3
 800e5cc:	6878      	ldr	r0, [r7, #4]
 800e5ce:	f001 fdbe 	bl	801014e <USBD_CtlPrepareRx>
      break;
 800e5d2:	e076      	b.n	800e6c2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e5da:	687a      	ldr	r2, [r7, #4]
 800e5dc:	33b0      	adds	r3, #176	@ 0xb0
 800e5de:	009b      	lsls	r3, r3, #2
 800e5e0:	4413      	add	r3, r2
 800e5e2:	685b      	ldr	r3, [r3, #4]
 800e5e4:	689b      	ldr	r3, [r3, #8]
 800e5e6:	683a      	ldr	r2, [r7, #0]
 800e5e8:	7850      	ldrb	r0, [r2, #1]
 800e5ea:	2200      	movs	r2, #0
 800e5ec:	6839      	ldr	r1, [r7, #0]
 800e5ee:	4798      	blx	r3
      break;
 800e5f0:	e067      	b.n	800e6c2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e5f2:	683b      	ldr	r3, [r7, #0]
 800e5f4:	785b      	ldrb	r3, [r3, #1]
 800e5f6:	2b0b      	cmp	r3, #11
 800e5f8:	d851      	bhi.n	800e69e <USBD_CDC_Setup+0x18a>
 800e5fa:	a201      	add	r2, pc, #4	@ (adr r2, 800e600 <USBD_CDC_Setup+0xec>)
 800e5fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e600:	0800e631 	.word	0x0800e631
 800e604:	0800e6ad 	.word	0x0800e6ad
 800e608:	0800e69f 	.word	0x0800e69f
 800e60c:	0800e69f 	.word	0x0800e69f
 800e610:	0800e69f 	.word	0x0800e69f
 800e614:	0800e69f 	.word	0x0800e69f
 800e618:	0800e69f 	.word	0x0800e69f
 800e61c:	0800e69f 	.word	0x0800e69f
 800e620:	0800e69f 	.word	0x0800e69f
 800e624:	0800e69f 	.word	0x0800e69f
 800e628:	0800e65b 	.word	0x0800e65b
 800e62c:	0800e685 	.word	0x0800e685
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e636:	b2db      	uxtb	r3, r3
 800e638:	2b03      	cmp	r3, #3
 800e63a:	d107      	bne.n	800e64c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e63c:	f107 030a 	add.w	r3, r7, #10
 800e640:	2202      	movs	r2, #2
 800e642:	4619      	mov	r1, r3
 800e644:	6878      	ldr	r0, [r7, #4]
 800e646:	f001 fd53 	bl	80100f0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e64a:	e032      	b.n	800e6b2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800e64c:	6839      	ldr	r1, [r7, #0]
 800e64e:	6878      	ldr	r0, [r7, #4]
 800e650:	f001 fcd1 	bl	800fff6 <USBD_CtlError>
            ret = USBD_FAIL;
 800e654:	2303      	movs	r3, #3
 800e656:	75fb      	strb	r3, [r7, #23]
          break;
 800e658:	e02b      	b.n	800e6b2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e660:	b2db      	uxtb	r3, r3
 800e662:	2b03      	cmp	r3, #3
 800e664:	d107      	bne.n	800e676 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e666:	f107 030d 	add.w	r3, r7, #13
 800e66a:	2201      	movs	r2, #1
 800e66c:	4619      	mov	r1, r3
 800e66e:	6878      	ldr	r0, [r7, #4]
 800e670:	f001 fd3e 	bl	80100f0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e674:	e01d      	b.n	800e6b2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800e676:	6839      	ldr	r1, [r7, #0]
 800e678:	6878      	ldr	r0, [r7, #4]
 800e67a:	f001 fcbc 	bl	800fff6 <USBD_CtlError>
            ret = USBD_FAIL;
 800e67e:	2303      	movs	r3, #3
 800e680:	75fb      	strb	r3, [r7, #23]
          break;
 800e682:	e016      	b.n	800e6b2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e68a:	b2db      	uxtb	r3, r3
 800e68c:	2b03      	cmp	r3, #3
 800e68e:	d00f      	beq.n	800e6b0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800e690:	6839      	ldr	r1, [r7, #0]
 800e692:	6878      	ldr	r0, [r7, #4]
 800e694:	f001 fcaf 	bl	800fff6 <USBD_CtlError>
            ret = USBD_FAIL;
 800e698:	2303      	movs	r3, #3
 800e69a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e69c:	e008      	b.n	800e6b0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e69e:	6839      	ldr	r1, [r7, #0]
 800e6a0:	6878      	ldr	r0, [r7, #4]
 800e6a2:	f001 fca8 	bl	800fff6 <USBD_CtlError>
          ret = USBD_FAIL;
 800e6a6:	2303      	movs	r3, #3
 800e6a8:	75fb      	strb	r3, [r7, #23]
          break;
 800e6aa:	e002      	b.n	800e6b2 <USBD_CDC_Setup+0x19e>
          break;
 800e6ac:	bf00      	nop
 800e6ae:	e008      	b.n	800e6c2 <USBD_CDC_Setup+0x1ae>
          break;
 800e6b0:	bf00      	nop
      }
      break;
 800e6b2:	e006      	b.n	800e6c2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800e6b4:	6839      	ldr	r1, [r7, #0]
 800e6b6:	6878      	ldr	r0, [r7, #4]
 800e6b8:	f001 fc9d 	bl	800fff6 <USBD_CtlError>
      ret = USBD_FAIL;
 800e6bc:	2303      	movs	r3, #3
 800e6be:	75fb      	strb	r3, [r7, #23]
      break;
 800e6c0:	bf00      	nop
  }

  return (uint8_t)ret;
 800e6c2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e6c4:	4618      	mov	r0, r3
 800e6c6:	3718      	adds	r7, #24
 800e6c8:	46bd      	mov	sp, r7
 800e6ca:	bd80      	pop	{r7, pc}

0800e6cc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e6cc:	b580      	push	{r7, lr}
 800e6ce:	b084      	sub	sp, #16
 800e6d0:	af00      	add	r7, sp, #0
 800e6d2:	6078      	str	r0, [r7, #4]
 800e6d4:	460b      	mov	r3, r1
 800e6d6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e6de:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	32b0      	adds	r2, #176	@ 0xb0
 800e6ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d101      	bne.n	800e6f6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800e6f2:	2303      	movs	r3, #3
 800e6f4:	e065      	b.n	800e7c2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	32b0      	adds	r2, #176	@ 0xb0
 800e700:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e704:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e706:	78fb      	ldrb	r3, [r7, #3]
 800e708:	f003 020f 	and.w	r2, r3, #15
 800e70c:	6879      	ldr	r1, [r7, #4]
 800e70e:	4613      	mov	r3, r2
 800e710:	009b      	lsls	r3, r3, #2
 800e712:	4413      	add	r3, r2
 800e714:	009b      	lsls	r3, r3, #2
 800e716:	440b      	add	r3, r1
 800e718:	3314      	adds	r3, #20
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d02f      	beq.n	800e780 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800e720:	78fb      	ldrb	r3, [r7, #3]
 800e722:	f003 020f 	and.w	r2, r3, #15
 800e726:	6879      	ldr	r1, [r7, #4]
 800e728:	4613      	mov	r3, r2
 800e72a:	009b      	lsls	r3, r3, #2
 800e72c:	4413      	add	r3, r2
 800e72e:	009b      	lsls	r3, r3, #2
 800e730:	440b      	add	r3, r1
 800e732:	3314      	adds	r3, #20
 800e734:	681a      	ldr	r2, [r3, #0]
 800e736:	78fb      	ldrb	r3, [r7, #3]
 800e738:	f003 010f 	and.w	r1, r3, #15
 800e73c:	68f8      	ldr	r0, [r7, #12]
 800e73e:	460b      	mov	r3, r1
 800e740:	00db      	lsls	r3, r3, #3
 800e742:	440b      	add	r3, r1
 800e744:	009b      	lsls	r3, r3, #2
 800e746:	4403      	add	r3, r0
 800e748:	331c      	adds	r3, #28
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	fbb2 f1f3 	udiv	r1, r2, r3
 800e750:	fb01 f303 	mul.w	r3, r1, r3
 800e754:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e756:	2b00      	cmp	r3, #0
 800e758:	d112      	bne.n	800e780 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800e75a:	78fb      	ldrb	r3, [r7, #3]
 800e75c:	f003 020f 	and.w	r2, r3, #15
 800e760:	6879      	ldr	r1, [r7, #4]
 800e762:	4613      	mov	r3, r2
 800e764:	009b      	lsls	r3, r3, #2
 800e766:	4413      	add	r3, r2
 800e768:	009b      	lsls	r3, r3, #2
 800e76a:	440b      	add	r3, r1
 800e76c:	3314      	adds	r3, #20
 800e76e:	2200      	movs	r2, #0
 800e770:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e772:	78f9      	ldrb	r1, [r7, #3]
 800e774:	2300      	movs	r3, #0
 800e776:	2200      	movs	r2, #0
 800e778:	6878      	ldr	r0, [r7, #4]
 800e77a:	f002 fa26 	bl	8010bca <USBD_LL_Transmit>
 800e77e:	e01f      	b.n	800e7c0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800e780:	68bb      	ldr	r3, [r7, #8]
 800e782:	2200      	movs	r2, #0
 800e784:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e78e:	687a      	ldr	r2, [r7, #4]
 800e790:	33b0      	adds	r3, #176	@ 0xb0
 800e792:	009b      	lsls	r3, r3, #2
 800e794:	4413      	add	r3, r2
 800e796:	685b      	ldr	r3, [r3, #4]
 800e798:	691b      	ldr	r3, [r3, #16]
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d010      	beq.n	800e7c0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e7a4:	687a      	ldr	r2, [r7, #4]
 800e7a6:	33b0      	adds	r3, #176	@ 0xb0
 800e7a8:	009b      	lsls	r3, r3, #2
 800e7aa:	4413      	add	r3, r2
 800e7ac:	685b      	ldr	r3, [r3, #4]
 800e7ae:	691b      	ldr	r3, [r3, #16]
 800e7b0:	68ba      	ldr	r2, [r7, #8]
 800e7b2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800e7b6:	68ba      	ldr	r2, [r7, #8]
 800e7b8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800e7bc:	78fa      	ldrb	r2, [r7, #3]
 800e7be:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e7c0:	2300      	movs	r3, #0
}
 800e7c2:	4618      	mov	r0, r3
 800e7c4:	3710      	adds	r7, #16
 800e7c6:	46bd      	mov	sp, r7
 800e7c8:	bd80      	pop	{r7, pc}

0800e7ca <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e7ca:	b580      	push	{r7, lr}
 800e7cc:	b084      	sub	sp, #16
 800e7ce:	af00      	add	r7, sp, #0
 800e7d0:	6078      	str	r0, [r7, #4]
 800e7d2:	460b      	mov	r3, r1
 800e7d4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	32b0      	adds	r2, #176	@ 0xb0
 800e7e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e7e4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	32b0      	adds	r2, #176	@ 0xb0
 800e7f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d101      	bne.n	800e7fc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800e7f8:	2303      	movs	r3, #3
 800e7fa:	e01a      	b.n	800e832 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e7fc:	78fb      	ldrb	r3, [r7, #3]
 800e7fe:	4619      	mov	r1, r3
 800e800:	6878      	ldr	r0, [r7, #4]
 800e802:	f002 fa24 	bl	8010c4e <USBD_LL_GetRxDataSize>
 800e806:	4602      	mov	r2, r0
 800e808:	68fb      	ldr	r3, [r7, #12]
 800e80a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e814:	687a      	ldr	r2, [r7, #4]
 800e816:	33b0      	adds	r3, #176	@ 0xb0
 800e818:	009b      	lsls	r3, r3, #2
 800e81a:	4413      	add	r3, r2
 800e81c:	685b      	ldr	r3, [r3, #4]
 800e81e:	68db      	ldr	r3, [r3, #12]
 800e820:	68fa      	ldr	r2, [r7, #12]
 800e822:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800e826:	68fa      	ldr	r2, [r7, #12]
 800e828:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800e82c:	4611      	mov	r1, r2
 800e82e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e830:	2300      	movs	r3, #0
}
 800e832:	4618      	mov	r0, r3
 800e834:	3710      	adds	r7, #16
 800e836:	46bd      	mov	sp, r7
 800e838:	bd80      	pop	{r7, pc}

0800e83a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e83a:	b580      	push	{r7, lr}
 800e83c:	b084      	sub	sp, #16
 800e83e:	af00      	add	r7, sp, #0
 800e840:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	32b0      	adds	r2, #176	@ 0xb0
 800e84c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e850:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	2b00      	cmp	r3, #0
 800e856:	d101      	bne.n	800e85c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e858:	2303      	movs	r3, #3
 800e85a:	e024      	b.n	800e8a6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e862:	687a      	ldr	r2, [r7, #4]
 800e864:	33b0      	adds	r3, #176	@ 0xb0
 800e866:	009b      	lsls	r3, r3, #2
 800e868:	4413      	add	r3, r2
 800e86a:	685b      	ldr	r3, [r3, #4]
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	d019      	beq.n	800e8a4 <USBD_CDC_EP0_RxReady+0x6a>
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800e876:	2bff      	cmp	r3, #255	@ 0xff
 800e878:	d014      	beq.n	800e8a4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e880:	687a      	ldr	r2, [r7, #4]
 800e882:	33b0      	adds	r3, #176	@ 0xb0
 800e884:	009b      	lsls	r3, r3, #2
 800e886:	4413      	add	r3, r2
 800e888:	685b      	ldr	r3, [r3, #4]
 800e88a:	689b      	ldr	r3, [r3, #8]
 800e88c:	68fa      	ldr	r2, [r7, #12]
 800e88e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800e892:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800e894:	68fa      	ldr	r2, [r7, #12]
 800e896:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800e89a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	22ff      	movs	r2, #255	@ 0xff
 800e8a0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800e8a4:	2300      	movs	r3, #0
}
 800e8a6:	4618      	mov	r0, r3
 800e8a8:	3710      	adds	r7, #16
 800e8aa:	46bd      	mov	sp, r7
 800e8ac:	bd80      	pop	{r7, pc}
	...

0800e8b0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e8b0:	b580      	push	{r7, lr}
 800e8b2:	b086      	sub	sp, #24
 800e8b4:	af00      	add	r7, sp, #0
 800e8b6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e8b8:	2182      	movs	r1, #130	@ 0x82
 800e8ba:	4818      	ldr	r0, [pc, #96]	@ (800e91c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e8bc:	f000 fd62 	bl	800f384 <USBD_GetEpDesc>
 800e8c0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e8c2:	2101      	movs	r1, #1
 800e8c4:	4815      	ldr	r0, [pc, #84]	@ (800e91c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e8c6:	f000 fd5d 	bl	800f384 <USBD_GetEpDesc>
 800e8ca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e8cc:	2181      	movs	r1, #129	@ 0x81
 800e8ce:	4813      	ldr	r0, [pc, #76]	@ (800e91c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e8d0:	f000 fd58 	bl	800f384 <USBD_GetEpDesc>
 800e8d4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e8d6:	697b      	ldr	r3, [r7, #20]
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d002      	beq.n	800e8e2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e8dc:	697b      	ldr	r3, [r7, #20]
 800e8de:	2210      	movs	r2, #16
 800e8e0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e8e2:	693b      	ldr	r3, [r7, #16]
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	d006      	beq.n	800e8f6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e8e8:	693b      	ldr	r3, [r7, #16]
 800e8ea:	2200      	movs	r2, #0
 800e8ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e8f0:	711a      	strb	r2, [r3, #4]
 800e8f2:	2200      	movs	r2, #0
 800e8f4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d006      	beq.n	800e90a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	2200      	movs	r2, #0
 800e900:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e904:	711a      	strb	r2, [r3, #4]
 800e906:	2200      	movs	r2, #0
 800e908:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	2243      	movs	r2, #67	@ 0x43
 800e90e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e910:	4b02      	ldr	r3, [pc, #8]	@ (800e91c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800e912:	4618      	mov	r0, r3
 800e914:	3718      	adds	r7, #24
 800e916:	46bd      	mov	sp, r7
 800e918:	bd80      	pop	{r7, pc}
 800e91a:	bf00      	nop
 800e91c:	20000058 	.word	0x20000058

0800e920 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e920:	b580      	push	{r7, lr}
 800e922:	b086      	sub	sp, #24
 800e924:	af00      	add	r7, sp, #0
 800e926:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e928:	2182      	movs	r1, #130	@ 0x82
 800e92a:	4818      	ldr	r0, [pc, #96]	@ (800e98c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e92c:	f000 fd2a 	bl	800f384 <USBD_GetEpDesc>
 800e930:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e932:	2101      	movs	r1, #1
 800e934:	4815      	ldr	r0, [pc, #84]	@ (800e98c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e936:	f000 fd25 	bl	800f384 <USBD_GetEpDesc>
 800e93a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e93c:	2181      	movs	r1, #129	@ 0x81
 800e93e:	4813      	ldr	r0, [pc, #76]	@ (800e98c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e940:	f000 fd20 	bl	800f384 <USBD_GetEpDesc>
 800e944:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e946:	697b      	ldr	r3, [r7, #20]
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d002      	beq.n	800e952 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800e94c:	697b      	ldr	r3, [r7, #20]
 800e94e:	2210      	movs	r2, #16
 800e950:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e952:	693b      	ldr	r3, [r7, #16]
 800e954:	2b00      	cmp	r3, #0
 800e956:	d006      	beq.n	800e966 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e958:	693b      	ldr	r3, [r7, #16]
 800e95a:	2200      	movs	r2, #0
 800e95c:	711a      	strb	r2, [r3, #4]
 800e95e:	2200      	movs	r2, #0
 800e960:	f042 0202 	orr.w	r2, r2, #2
 800e964:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d006      	beq.n	800e97a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e96c:	68fb      	ldr	r3, [r7, #12]
 800e96e:	2200      	movs	r2, #0
 800e970:	711a      	strb	r2, [r3, #4]
 800e972:	2200      	movs	r2, #0
 800e974:	f042 0202 	orr.w	r2, r2, #2
 800e978:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	2243      	movs	r2, #67	@ 0x43
 800e97e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e980:	4b02      	ldr	r3, [pc, #8]	@ (800e98c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800e982:	4618      	mov	r0, r3
 800e984:	3718      	adds	r7, #24
 800e986:	46bd      	mov	sp, r7
 800e988:	bd80      	pop	{r7, pc}
 800e98a:	bf00      	nop
 800e98c:	20000058 	.word	0x20000058

0800e990 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e990:	b580      	push	{r7, lr}
 800e992:	b086      	sub	sp, #24
 800e994:	af00      	add	r7, sp, #0
 800e996:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e998:	2182      	movs	r1, #130	@ 0x82
 800e99a:	4818      	ldr	r0, [pc, #96]	@ (800e9fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e99c:	f000 fcf2 	bl	800f384 <USBD_GetEpDesc>
 800e9a0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e9a2:	2101      	movs	r1, #1
 800e9a4:	4815      	ldr	r0, [pc, #84]	@ (800e9fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e9a6:	f000 fced 	bl	800f384 <USBD_GetEpDesc>
 800e9aa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e9ac:	2181      	movs	r1, #129	@ 0x81
 800e9ae:	4813      	ldr	r0, [pc, #76]	@ (800e9fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e9b0:	f000 fce8 	bl	800f384 <USBD_GetEpDesc>
 800e9b4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e9b6:	697b      	ldr	r3, [r7, #20]
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d002      	beq.n	800e9c2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e9bc:	697b      	ldr	r3, [r7, #20]
 800e9be:	2210      	movs	r2, #16
 800e9c0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e9c2:	693b      	ldr	r3, [r7, #16]
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d006      	beq.n	800e9d6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e9c8:	693b      	ldr	r3, [r7, #16]
 800e9ca:	2200      	movs	r2, #0
 800e9cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e9d0:	711a      	strb	r2, [r3, #4]
 800e9d2:	2200      	movs	r2, #0
 800e9d4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d006      	beq.n	800e9ea <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	2200      	movs	r2, #0
 800e9e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e9e4:	711a      	strb	r2, [r3, #4]
 800e9e6:	2200      	movs	r2, #0
 800e9e8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	2243      	movs	r2, #67	@ 0x43
 800e9ee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e9f0:	4b02      	ldr	r3, [pc, #8]	@ (800e9fc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800e9f2:	4618      	mov	r0, r3
 800e9f4:	3718      	adds	r7, #24
 800e9f6:	46bd      	mov	sp, r7
 800e9f8:	bd80      	pop	{r7, pc}
 800e9fa:	bf00      	nop
 800e9fc:	20000058 	.word	0x20000058

0800ea00 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ea00:	b480      	push	{r7}
 800ea02:	b083      	sub	sp, #12
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	220a      	movs	r2, #10
 800ea0c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800ea0e:	4b03      	ldr	r3, [pc, #12]	@ (800ea1c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ea10:	4618      	mov	r0, r3
 800ea12:	370c      	adds	r7, #12
 800ea14:	46bd      	mov	sp, r7
 800ea16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea1a:	4770      	bx	lr
 800ea1c:	20000014 	.word	0x20000014

0800ea20 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800ea20:	b480      	push	{r7}
 800ea22:	b083      	sub	sp, #12
 800ea24:	af00      	add	r7, sp, #0
 800ea26:	6078      	str	r0, [r7, #4]
 800ea28:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800ea2a:	683b      	ldr	r3, [r7, #0]
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d101      	bne.n	800ea34 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800ea30:	2303      	movs	r3, #3
 800ea32:	e009      	b.n	800ea48 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ea3a:	687a      	ldr	r2, [r7, #4]
 800ea3c:	33b0      	adds	r3, #176	@ 0xb0
 800ea3e:	009b      	lsls	r3, r3, #2
 800ea40:	4413      	add	r3, r2
 800ea42:	683a      	ldr	r2, [r7, #0]
 800ea44:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800ea46:	2300      	movs	r3, #0
}
 800ea48:	4618      	mov	r0, r3
 800ea4a:	370c      	adds	r7, #12
 800ea4c:	46bd      	mov	sp, r7
 800ea4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea52:	4770      	bx	lr

0800ea54 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800ea54:	b480      	push	{r7}
 800ea56:	b087      	sub	sp, #28
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	60f8      	str	r0, [r7, #12]
 800ea5c:	60b9      	str	r1, [r7, #8]
 800ea5e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ea66:	68fb      	ldr	r3, [r7, #12]
 800ea68:	32b0      	adds	r2, #176	@ 0xb0
 800ea6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea6e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800ea70:	697b      	ldr	r3, [r7, #20]
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d101      	bne.n	800ea7a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800ea76:	2303      	movs	r3, #3
 800ea78:	e008      	b.n	800ea8c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800ea7a:	697b      	ldr	r3, [r7, #20]
 800ea7c:	68ba      	ldr	r2, [r7, #8]
 800ea7e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800ea82:	697b      	ldr	r3, [r7, #20]
 800ea84:	687a      	ldr	r2, [r7, #4]
 800ea86:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800ea8a:	2300      	movs	r3, #0
}
 800ea8c:	4618      	mov	r0, r3
 800ea8e:	371c      	adds	r7, #28
 800ea90:	46bd      	mov	sp, r7
 800ea92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea96:	4770      	bx	lr

0800ea98 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800ea98:	b480      	push	{r7}
 800ea9a:	b085      	sub	sp, #20
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	6078      	str	r0, [r7, #4]
 800eaa0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	32b0      	adds	r2, #176	@ 0xb0
 800eaac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eab0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d101      	bne.n	800eabc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800eab8:	2303      	movs	r3, #3
 800eaba:	e004      	b.n	800eac6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	683a      	ldr	r2, [r7, #0]
 800eac0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800eac4:	2300      	movs	r3, #0
}
 800eac6:	4618      	mov	r0, r3
 800eac8:	3714      	adds	r7, #20
 800eaca:	46bd      	mov	sp, r7
 800eacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ead0:	4770      	bx	lr
	...

0800ead4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800ead4:	b580      	push	{r7, lr}
 800ead6:	b084      	sub	sp, #16
 800ead8:	af00      	add	r7, sp, #0
 800eada:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	32b0      	adds	r2, #176	@ 0xb0
 800eae6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eaea:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800eaec:	2301      	movs	r3, #1
 800eaee:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800eaf0:	68bb      	ldr	r3, [r7, #8]
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d101      	bne.n	800eafa <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800eaf6:	2303      	movs	r3, #3
 800eaf8:	e025      	b.n	800eb46 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800eafa:	68bb      	ldr	r3, [r7, #8]
 800eafc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d11f      	bne.n	800eb44 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800eb04:	68bb      	ldr	r3, [r7, #8]
 800eb06:	2201      	movs	r2, #1
 800eb08:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800eb0c:	4b10      	ldr	r3, [pc, #64]	@ (800eb50 <USBD_CDC_TransmitPacket+0x7c>)
 800eb0e:	781b      	ldrb	r3, [r3, #0]
 800eb10:	f003 020f 	and.w	r2, r3, #15
 800eb14:	68bb      	ldr	r3, [r7, #8]
 800eb16:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800eb1a:	6878      	ldr	r0, [r7, #4]
 800eb1c:	4613      	mov	r3, r2
 800eb1e:	009b      	lsls	r3, r3, #2
 800eb20:	4413      	add	r3, r2
 800eb22:	009b      	lsls	r3, r3, #2
 800eb24:	4403      	add	r3, r0
 800eb26:	3314      	adds	r3, #20
 800eb28:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800eb2a:	4b09      	ldr	r3, [pc, #36]	@ (800eb50 <USBD_CDC_TransmitPacket+0x7c>)
 800eb2c:	7819      	ldrb	r1, [r3, #0]
 800eb2e:	68bb      	ldr	r3, [r7, #8]
 800eb30:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800eb34:	68bb      	ldr	r3, [r7, #8]
 800eb36:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800eb3a:	6878      	ldr	r0, [r7, #4]
 800eb3c:	f002 f845 	bl	8010bca <USBD_LL_Transmit>

    ret = USBD_OK;
 800eb40:	2300      	movs	r3, #0
 800eb42:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800eb44:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb46:	4618      	mov	r0, r3
 800eb48:	3710      	adds	r7, #16
 800eb4a:	46bd      	mov	sp, r7
 800eb4c:	bd80      	pop	{r7, pc}
 800eb4e:	bf00      	nop
 800eb50:	2000009b 	.word	0x2000009b

0800eb54 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b084      	sub	sp, #16
 800eb58:	af00      	add	r7, sp, #0
 800eb5a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	32b0      	adds	r2, #176	@ 0xb0
 800eb66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb6a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	32b0      	adds	r2, #176	@ 0xb0
 800eb76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d101      	bne.n	800eb82 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800eb7e:	2303      	movs	r3, #3
 800eb80:	e018      	b.n	800ebb4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	7c1b      	ldrb	r3, [r3, #16]
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d10a      	bne.n	800eba0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800eb8a:	4b0c      	ldr	r3, [pc, #48]	@ (800ebbc <USBD_CDC_ReceivePacket+0x68>)
 800eb8c:	7819      	ldrb	r1, [r3, #0]
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800eb94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800eb98:	6878      	ldr	r0, [r7, #4]
 800eb9a:	f002 f837 	bl	8010c0c <USBD_LL_PrepareReceive>
 800eb9e:	e008      	b.n	800ebb2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800eba0:	4b06      	ldr	r3, [pc, #24]	@ (800ebbc <USBD_CDC_ReceivePacket+0x68>)
 800eba2:	7819      	ldrb	r1, [r3, #0]
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ebaa:	2340      	movs	r3, #64	@ 0x40
 800ebac:	6878      	ldr	r0, [r7, #4]
 800ebae:	f002 f82d 	bl	8010c0c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ebb2:	2300      	movs	r3, #0
}
 800ebb4:	4618      	mov	r0, r3
 800ebb6:	3710      	adds	r7, #16
 800ebb8:	46bd      	mov	sp, r7
 800ebba:	bd80      	pop	{r7, pc}
 800ebbc:	2000009c 	.word	0x2000009c

0800ebc0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ebc0:	b580      	push	{r7, lr}
 800ebc2:	b086      	sub	sp, #24
 800ebc4:	af00      	add	r7, sp, #0
 800ebc6:	60f8      	str	r0, [r7, #12]
 800ebc8:	60b9      	str	r1, [r7, #8]
 800ebca:	4613      	mov	r3, r2
 800ebcc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d101      	bne.n	800ebd8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ebd4:	2303      	movs	r3, #3
 800ebd6:	e01f      	b.n	800ec18 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	2200      	movs	r2, #0
 800ebdc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	2200      	movs	r2, #0
 800ebe4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	2200      	movs	r2, #0
 800ebec:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ebf0:	68bb      	ldr	r3, [r7, #8]
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d003      	beq.n	800ebfe <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	68ba      	ldr	r2, [r7, #8]
 800ebfa:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	2201      	movs	r2, #1
 800ec02:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	79fa      	ldrb	r2, [r7, #7]
 800ec0a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ec0c:	68f8      	ldr	r0, [r7, #12]
 800ec0e:	f001 fea7 	bl	8010960 <USBD_LL_Init>
 800ec12:	4603      	mov	r3, r0
 800ec14:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ec16:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec18:	4618      	mov	r0, r3
 800ec1a:	3718      	adds	r7, #24
 800ec1c:	46bd      	mov	sp, r7
 800ec1e:	bd80      	pop	{r7, pc}

0800ec20 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ec20:	b580      	push	{r7, lr}
 800ec22:	b084      	sub	sp, #16
 800ec24:	af00      	add	r7, sp, #0
 800ec26:	6078      	str	r0, [r7, #4]
 800ec28:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ec2a:	2300      	movs	r3, #0
 800ec2c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ec2e:	683b      	ldr	r3, [r7, #0]
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d101      	bne.n	800ec38 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ec34:	2303      	movs	r3, #3
 800ec36:	e025      	b.n	800ec84 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	683a      	ldr	r2, [r7, #0]
 800ec3c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	32ae      	adds	r2, #174	@ 0xae
 800ec4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d00f      	beq.n	800ec74 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	32ae      	adds	r2, #174	@ 0xae
 800ec5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec64:	f107 020e 	add.w	r2, r7, #14
 800ec68:	4610      	mov	r0, r2
 800ec6a:	4798      	blx	r3
 800ec6c:	4602      	mov	r2, r0
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ec7a:	1c5a      	adds	r2, r3, #1
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800ec82:	2300      	movs	r3, #0
}
 800ec84:	4618      	mov	r0, r3
 800ec86:	3710      	adds	r7, #16
 800ec88:	46bd      	mov	sp, r7
 800ec8a:	bd80      	pop	{r7, pc}

0800ec8c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ec8c:	b580      	push	{r7, lr}
 800ec8e:	b082      	sub	sp, #8
 800ec90:	af00      	add	r7, sp, #0
 800ec92:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ec94:	6878      	ldr	r0, [r7, #4]
 800ec96:	f001 feaf 	bl	80109f8 <USBD_LL_Start>
 800ec9a:	4603      	mov	r3, r0
}
 800ec9c:	4618      	mov	r0, r3
 800ec9e:	3708      	adds	r7, #8
 800eca0:	46bd      	mov	sp, r7
 800eca2:	bd80      	pop	{r7, pc}

0800eca4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800eca4:	b480      	push	{r7}
 800eca6:	b083      	sub	sp, #12
 800eca8:	af00      	add	r7, sp, #0
 800ecaa:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ecac:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800ecae:	4618      	mov	r0, r3
 800ecb0:	370c      	adds	r7, #12
 800ecb2:	46bd      	mov	sp, r7
 800ecb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecb8:	4770      	bx	lr

0800ecba <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ecba:	b580      	push	{r7, lr}
 800ecbc:	b084      	sub	sp, #16
 800ecbe:	af00      	add	r7, sp, #0
 800ecc0:	6078      	str	r0, [r7, #4]
 800ecc2:	460b      	mov	r3, r1
 800ecc4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ecc6:	2300      	movs	r3, #0
 800ecc8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d009      	beq.n	800ece8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ecda:	681b      	ldr	r3, [r3, #0]
 800ecdc:	78fa      	ldrb	r2, [r7, #3]
 800ecde:	4611      	mov	r1, r2
 800ece0:	6878      	ldr	r0, [r7, #4]
 800ece2:	4798      	blx	r3
 800ece4:	4603      	mov	r3, r0
 800ece6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ece8:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecea:	4618      	mov	r0, r3
 800ecec:	3710      	adds	r7, #16
 800ecee:	46bd      	mov	sp, r7
 800ecf0:	bd80      	pop	{r7, pc}

0800ecf2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ecf2:	b580      	push	{r7, lr}
 800ecf4:	b084      	sub	sp, #16
 800ecf6:	af00      	add	r7, sp, #0
 800ecf8:	6078      	str	r0, [r7, #4]
 800ecfa:	460b      	mov	r3, r1
 800ecfc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ecfe:	2300      	movs	r3, #0
 800ed00:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed08:	685b      	ldr	r3, [r3, #4]
 800ed0a:	78fa      	ldrb	r2, [r7, #3]
 800ed0c:	4611      	mov	r1, r2
 800ed0e:	6878      	ldr	r0, [r7, #4]
 800ed10:	4798      	blx	r3
 800ed12:	4603      	mov	r3, r0
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d001      	beq.n	800ed1c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800ed18:	2303      	movs	r3, #3
 800ed1a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ed1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed1e:	4618      	mov	r0, r3
 800ed20:	3710      	adds	r7, #16
 800ed22:	46bd      	mov	sp, r7
 800ed24:	bd80      	pop	{r7, pc}

0800ed26 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ed26:	b580      	push	{r7, lr}
 800ed28:	b084      	sub	sp, #16
 800ed2a:	af00      	add	r7, sp, #0
 800ed2c:	6078      	str	r0, [r7, #4]
 800ed2e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ed36:	6839      	ldr	r1, [r7, #0]
 800ed38:	4618      	mov	r0, r3
 800ed3a:	f001 f922 	bl	800ff82 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	2201      	movs	r2, #1
 800ed42:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ed4c:	461a      	mov	r2, r3
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ed5a:	f003 031f 	and.w	r3, r3, #31
 800ed5e:	2b02      	cmp	r3, #2
 800ed60:	d01a      	beq.n	800ed98 <USBD_LL_SetupStage+0x72>
 800ed62:	2b02      	cmp	r3, #2
 800ed64:	d822      	bhi.n	800edac <USBD_LL_SetupStage+0x86>
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d002      	beq.n	800ed70 <USBD_LL_SetupStage+0x4a>
 800ed6a:	2b01      	cmp	r3, #1
 800ed6c:	d00a      	beq.n	800ed84 <USBD_LL_SetupStage+0x5e>
 800ed6e:	e01d      	b.n	800edac <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ed76:	4619      	mov	r1, r3
 800ed78:	6878      	ldr	r0, [r7, #4]
 800ed7a:	f000 fb77 	bl	800f46c <USBD_StdDevReq>
 800ed7e:	4603      	mov	r3, r0
 800ed80:	73fb      	strb	r3, [r7, #15]
      break;
 800ed82:	e020      	b.n	800edc6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ed8a:	4619      	mov	r1, r3
 800ed8c:	6878      	ldr	r0, [r7, #4]
 800ed8e:	f000 fbdf 	bl	800f550 <USBD_StdItfReq>
 800ed92:	4603      	mov	r3, r0
 800ed94:	73fb      	strb	r3, [r7, #15]
      break;
 800ed96:	e016      	b.n	800edc6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ed9e:	4619      	mov	r1, r3
 800eda0:	6878      	ldr	r0, [r7, #4]
 800eda2:	f000 fc41 	bl	800f628 <USBD_StdEPReq>
 800eda6:	4603      	mov	r3, r0
 800eda8:	73fb      	strb	r3, [r7, #15]
      break;
 800edaa:	e00c      	b.n	800edc6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800edb2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800edb6:	b2db      	uxtb	r3, r3
 800edb8:	4619      	mov	r1, r3
 800edba:	6878      	ldr	r0, [r7, #4]
 800edbc:	f001 fe7c 	bl	8010ab8 <USBD_LL_StallEP>
 800edc0:	4603      	mov	r3, r0
 800edc2:	73fb      	strb	r3, [r7, #15]
      break;
 800edc4:	bf00      	nop
  }

  return ret;
 800edc6:	7bfb      	ldrb	r3, [r7, #15]
}
 800edc8:	4618      	mov	r0, r3
 800edca:	3710      	adds	r7, #16
 800edcc:	46bd      	mov	sp, r7
 800edce:	bd80      	pop	{r7, pc}

0800edd0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800edd0:	b580      	push	{r7, lr}
 800edd2:	b086      	sub	sp, #24
 800edd4:	af00      	add	r7, sp, #0
 800edd6:	60f8      	str	r0, [r7, #12]
 800edd8:	460b      	mov	r3, r1
 800edda:	607a      	str	r2, [r7, #4]
 800eddc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800edde:	2300      	movs	r3, #0
 800ede0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800ede2:	7afb      	ldrb	r3, [r7, #11]
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d177      	bne.n	800eed8 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800edee:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800edf6:	2b03      	cmp	r3, #3
 800edf8:	f040 80a1 	bne.w	800ef3e <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800edfc:	693b      	ldr	r3, [r7, #16]
 800edfe:	685b      	ldr	r3, [r3, #4]
 800ee00:	693a      	ldr	r2, [r7, #16]
 800ee02:	8992      	ldrh	r2, [r2, #12]
 800ee04:	4293      	cmp	r3, r2
 800ee06:	d91c      	bls.n	800ee42 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800ee08:	693b      	ldr	r3, [r7, #16]
 800ee0a:	685b      	ldr	r3, [r3, #4]
 800ee0c:	693a      	ldr	r2, [r7, #16]
 800ee0e:	8992      	ldrh	r2, [r2, #12]
 800ee10:	1a9a      	subs	r2, r3, r2
 800ee12:	693b      	ldr	r3, [r7, #16]
 800ee14:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800ee16:	693b      	ldr	r3, [r7, #16]
 800ee18:	691b      	ldr	r3, [r3, #16]
 800ee1a:	693a      	ldr	r2, [r7, #16]
 800ee1c:	8992      	ldrh	r2, [r2, #12]
 800ee1e:	441a      	add	r2, r3
 800ee20:	693b      	ldr	r3, [r7, #16]
 800ee22:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800ee24:	693b      	ldr	r3, [r7, #16]
 800ee26:	6919      	ldr	r1, [r3, #16]
 800ee28:	693b      	ldr	r3, [r7, #16]
 800ee2a:	899b      	ldrh	r3, [r3, #12]
 800ee2c:	461a      	mov	r2, r3
 800ee2e:	693b      	ldr	r3, [r7, #16]
 800ee30:	685b      	ldr	r3, [r3, #4]
 800ee32:	4293      	cmp	r3, r2
 800ee34:	bf38      	it	cc
 800ee36:	4613      	movcc	r3, r2
 800ee38:	461a      	mov	r2, r3
 800ee3a:	68f8      	ldr	r0, [r7, #12]
 800ee3c:	f001 f9a8 	bl	8010190 <USBD_CtlContinueRx>
 800ee40:	e07d      	b.n	800ef3e <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800ee42:	68fb      	ldr	r3, [r7, #12]
 800ee44:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ee48:	f003 031f 	and.w	r3, r3, #31
 800ee4c:	2b02      	cmp	r3, #2
 800ee4e:	d014      	beq.n	800ee7a <USBD_LL_DataOutStage+0xaa>
 800ee50:	2b02      	cmp	r3, #2
 800ee52:	d81d      	bhi.n	800ee90 <USBD_LL_DataOutStage+0xc0>
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d002      	beq.n	800ee5e <USBD_LL_DataOutStage+0x8e>
 800ee58:	2b01      	cmp	r3, #1
 800ee5a:	d003      	beq.n	800ee64 <USBD_LL_DataOutStage+0x94>
 800ee5c:	e018      	b.n	800ee90 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800ee5e:	2300      	movs	r3, #0
 800ee60:	75bb      	strb	r3, [r7, #22]
            break;
 800ee62:	e018      	b.n	800ee96 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ee6a:	b2db      	uxtb	r3, r3
 800ee6c:	4619      	mov	r1, r3
 800ee6e:	68f8      	ldr	r0, [r7, #12]
 800ee70:	f000 fa6e 	bl	800f350 <USBD_CoreFindIF>
 800ee74:	4603      	mov	r3, r0
 800ee76:	75bb      	strb	r3, [r7, #22]
            break;
 800ee78:	e00d      	b.n	800ee96 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ee80:	b2db      	uxtb	r3, r3
 800ee82:	4619      	mov	r1, r3
 800ee84:	68f8      	ldr	r0, [r7, #12]
 800ee86:	f000 fa70 	bl	800f36a <USBD_CoreFindEP>
 800ee8a:	4603      	mov	r3, r0
 800ee8c:	75bb      	strb	r3, [r7, #22]
            break;
 800ee8e:	e002      	b.n	800ee96 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800ee90:	2300      	movs	r3, #0
 800ee92:	75bb      	strb	r3, [r7, #22]
            break;
 800ee94:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ee96:	7dbb      	ldrb	r3, [r7, #22]
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d119      	bne.n	800eed0 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eea2:	b2db      	uxtb	r3, r3
 800eea4:	2b03      	cmp	r3, #3
 800eea6:	d113      	bne.n	800eed0 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800eea8:	7dba      	ldrb	r2, [r7, #22]
 800eeaa:	68fb      	ldr	r3, [r7, #12]
 800eeac:	32ae      	adds	r2, #174	@ 0xae
 800eeae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eeb2:	691b      	ldr	r3, [r3, #16]
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	d00b      	beq.n	800eed0 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800eeb8:	7dba      	ldrb	r2, [r7, #22]
 800eeba:	68fb      	ldr	r3, [r7, #12]
 800eebc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800eec0:	7dba      	ldrb	r2, [r7, #22]
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	32ae      	adds	r2, #174	@ 0xae
 800eec6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eeca:	691b      	ldr	r3, [r3, #16]
 800eecc:	68f8      	ldr	r0, [r7, #12]
 800eece:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800eed0:	68f8      	ldr	r0, [r7, #12]
 800eed2:	f001 f96e 	bl	80101b2 <USBD_CtlSendStatus>
 800eed6:	e032      	b.n	800ef3e <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800eed8:	7afb      	ldrb	r3, [r7, #11]
 800eeda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eede:	b2db      	uxtb	r3, r3
 800eee0:	4619      	mov	r1, r3
 800eee2:	68f8      	ldr	r0, [r7, #12]
 800eee4:	f000 fa41 	bl	800f36a <USBD_CoreFindEP>
 800eee8:	4603      	mov	r3, r0
 800eeea:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800eeec:	7dbb      	ldrb	r3, [r7, #22]
 800eeee:	2bff      	cmp	r3, #255	@ 0xff
 800eef0:	d025      	beq.n	800ef3e <USBD_LL_DataOutStage+0x16e>
 800eef2:	7dbb      	ldrb	r3, [r7, #22]
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d122      	bne.n	800ef3e <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eefe:	b2db      	uxtb	r3, r3
 800ef00:	2b03      	cmp	r3, #3
 800ef02:	d117      	bne.n	800ef34 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ef04:	7dba      	ldrb	r2, [r7, #22]
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	32ae      	adds	r2, #174	@ 0xae
 800ef0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef0e:	699b      	ldr	r3, [r3, #24]
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d00f      	beq.n	800ef34 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800ef14:	7dba      	ldrb	r2, [r7, #22]
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800ef1c:	7dba      	ldrb	r2, [r7, #22]
 800ef1e:	68fb      	ldr	r3, [r7, #12]
 800ef20:	32ae      	adds	r2, #174	@ 0xae
 800ef22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef26:	699b      	ldr	r3, [r3, #24]
 800ef28:	7afa      	ldrb	r2, [r7, #11]
 800ef2a:	4611      	mov	r1, r2
 800ef2c:	68f8      	ldr	r0, [r7, #12]
 800ef2e:	4798      	blx	r3
 800ef30:	4603      	mov	r3, r0
 800ef32:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800ef34:	7dfb      	ldrb	r3, [r7, #23]
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d001      	beq.n	800ef3e <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800ef3a:	7dfb      	ldrb	r3, [r7, #23]
 800ef3c:	e000      	b.n	800ef40 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800ef3e:	2300      	movs	r3, #0
}
 800ef40:	4618      	mov	r0, r3
 800ef42:	3718      	adds	r7, #24
 800ef44:	46bd      	mov	sp, r7
 800ef46:	bd80      	pop	{r7, pc}

0800ef48 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ef48:	b580      	push	{r7, lr}
 800ef4a:	b086      	sub	sp, #24
 800ef4c:	af00      	add	r7, sp, #0
 800ef4e:	60f8      	str	r0, [r7, #12]
 800ef50:	460b      	mov	r3, r1
 800ef52:	607a      	str	r2, [r7, #4]
 800ef54:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800ef56:	7afb      	ldrb	r3, [r7, #11]
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d178      	bne.n	800f04e <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	3314      	adds	r3, #20
 800ef60:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ef68:	2b02      	cmp	r3, #2
 800ef6a:	d163      	bne.n	800f034 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800ef6c:	693b      	ldr	r3, [r7, #16]
 800ef6e:	685b      	ldr	r3, [r3, #4]
 800ef70:	693a      	ldr	r2, [r7, #16]
 800ef72:	8992      	ldrh	r2, [r2, #12]
 800ef74:	4293      	cmp	r3, r2
 800ef76:	d91c      	bls.n	800efb2 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800ef78:	693b      	ldr	r3, [r7, #16]
 800ef7a:	685b      	ldr	r3, [r3, #4]
 800ef7c:	693a      	ldr	r2, [r7, #16]
 800ef7e:	8992      	ldrh	r2, [r2, #12]
 800ef80:	1a9a      	subs	r2, r3, r2
 800ef82:	693b      	ldr	r3, [r7, #16]
 800ef84:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800ef86:	693b      	ldr	r3, [r7, #16]
 800ef88:	691b      	ldr	r3, [r3, #16]
 800ef8a:	693a      	ldr	r2, [r7, #16]
 800ef8c:	8992      	ldrh	r2, [r2, #12]
 800ef8e:	441a      	add	r2, r3
 800ef90:	693b      	ldr	r3, [r7, #16]
 800ef92:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800ef94:	693b      	ldr	r3, [r7, #16]
 800ef96:	6919      	ldr	r1, [r3, #16]
 800ef98:	693b      	ldr	r3, [r7, #16]
 800ef9a:	685b      	ldr	r3, [r3, #4]
 800ef9c:	461a      	mov	r2, r3
 800ef9e:	68f8      	ldr	r0, [r7, #12]
 800efa0:	f001 f8c4 	bl	801012c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800efa4:	2300      	movs	r3, #0
 800efa6:	2200      	movs	r2, #0
 800efa8:	2100      	movs	r1, #0
 800efaa:	68f8      	ldr	r0, [r7, #12]
 800efac:	f001 fe2e 	bl	8010c0c <USBD_LL_PrepareReceive>
 800efb0:	e040      	b.n	800f034 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800efb2:	693b      	ldr	r3, [r7, #16]
 800efb4:	899b      	ldrh	r3, [r3, #12]
 800efb6:	461a      	mov	r2, r3
 800efb8:	693b      	ldr	r3, [r7, #16]
 800efba:	685b      	ldr	r3, [r3, #4]
 800efbc:	429a      	cmp	r2, r3
 800efbe:	d11c      	bne.n	800effa <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800efc0:	693b      	ldr	r3, [r7, #16]
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	693a      	ldr	r2, [r7, #16]
 800efc6:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800efc8:	4293      	cmp	r3, r2
 800efca:	d316      	bcc.n	800effa <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800efcc:	693b      	ldr	r3, [r7, #16]
 800efce:	681a      	ldr	r2, [r3, #0]
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800efd6:	429a      	cmp	r2, r3
 800efd8:	d20f      	bcs.n	800effa <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800efda:	2200      	movs	r2, #0
 800efdc:	2100      	movs	r1, #0
 800efde:	68f8      	ldr	r0, [r7, #12]
 800efe0:	f001 f8a4 	bl	801012c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	2200      	movs	r2, #0
 800efe8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800efec:	2300      	movs	r3, #0
 800efee:	2200      	movs	r2, #0
 800eff0:	2100      	movs	r1, #0
 800eff2:	68f8      	ldr	r0, [r7, #12]
 800eff4:	f001 fe0a 	bl	8010c0c <USBD_LL_PrepareReceive>
 800eff8:	e01c      	b.n	800f034 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f000:	b2db      	uxtb	r3, r3
 800f002:	2b03      	cmp	r3, #3
 800f004:	d10f      	bne.n	800f026 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f00c:	68db      	ldr	r3, [r3, #12]
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d009      	beq.n	800f026 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	2200      	movs	r2, #0
 800f016:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f020:	68db      	ldr	r3, [r3, #12]
 800f022:	68f8      	ldr	r0, [r7, #12]
 800f024:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800f026:	2180      	movs	r1, #128	@ 0x80
 800f028:	68f8      	ldr	r0, [r7, #12]
 800f02a:	f001 fd45 	bl	8010ab8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800f02e:	68f8      	ldr	r0, [r7, #12]
 800f030:	f001 f8d2 	bl	80101d8 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d03a      	beq.n	800f0b4 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800f03e:	68f8      	ldr	r0, [r7, #12]
 800f040:	f7ff fe30 	bl	800eca4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	2200      	movs	r2, #0
 800f048:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800f04c:	e032      	b.n	800f0b4 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800f04e:	7afb      	ldrb	r3, [r7, #11]
 800f050:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800f054:	b2db      	uxtb	r3, r3
 800f056:	4619      	mov	r1, r3
 800f058:	68f8      	ldr	r0, [r7, #12]
 800f05a:	f000 f986 	bl	800f36a <USBD_CoreFindEP>
 800f05e:	4603      	mov	r3, r0
 800f060:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f062:	7dfb      	ldrb	r3, [r7, #23]
 800f064:	2bff      	cmp	r3, #255	@ 0xff
 800f066:	d025      	beq.n	800f0b4 <USBD_LL_DataInStage+0x16c>
 800f068:	7dfb      	ldrb	r3, [r7, #23]
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d122      	bne.n	800f0b4 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f074:	b2db      	uxtb	r3, r3
 800f076:	2b03      	cmp	r3, #3
 800f078:	d11c      	bne.n	800f0b4 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800f07a:	7dfa      	ldrb	r2, [r7, #23]
 800f07c:	68fb      	ldr	r3, [r7, #12]
 800f07e:	32ae      	adds	r2, #174	@ 0xae
 800f080:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f084:	695b      	ldr	r3, [r3, #20]
 800f086:	2b00      	cmp	r3, #0
 800f088:	d014      	beq.n	800f0b4 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800f08a:	7dfa      	ldrb	r2, [r7, #23]
 800f08c:	68fb      	ldr	r3, [r7, #12]
 800f08e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800f092:	7dfa      	ldrb	r2, [r7, #23]
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	32ae      	adds	r2, #174	@ 0xae
 800f098:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f09c:	695b      	ldr	r3, [r3, #20]
 800f09e:	7afa      	ldrb	r2, [r7, #11]
 800f0a0:	4611      	mov	r1, r2
 800f0a2:	68f8      	ldr	r0, [r7, #12]
 800f0a4:	4798      	blx	r3
 800f0a6:	4603      	mov	r3, r0
 800f0a8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800f0aa:	7dbb      	ldrb	r3, [r7, #22]
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d001      	beq.n	800f0b4 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800f0b0:	7dbb      	ldrb	r3, [r7, #22]
 800f0b2:	e000      	b.n	800f0b6 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800f0b4:	2300      	movs	r3, #0
}
 800f0b6:	4618      	mov	r0, r3
 800f0b8:	3718      	adds	r7, #24
 800f0ba:	46bd      	mov	sp, r7
 800f0bc:	bd80      	pop	{r7, pc}

0800f0be <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800f0be:	b580      	push	{r7, lr}
 800f0c0:	b084      	sub	sp, #16
 800f0c2:	af00      	add	r7, sp, #0
 800f0c4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	2201      	movs	r2, #1
 800f0ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	2200      	movs	r2, #0
 800f0d6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	2200      	movs	r2, #0
 800f0de:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	2200      	movs	r2, #0
 800f0e4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	2200      	movs	r2, #0
 800f0ec:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d014      	beq.n	800f124 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f100:	685b      	ldr	r3, [r3, #4]
 800f102:	2b00      	cmp	r3, #0
 800f104:	d00e      	beq.n	800f124 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f10c:	685b      	ldr	r3, [r3, #4]
 800f10e:	687a      	ldr	r2, [r7, #4]
 800f110:	6852      	ldr	r2, [r2, #4]
 800f112:	b2d2      	uxtb	r2, r2
 800f114:	4611      	mov	r1, r2
 800f116:	6878      	ldr	r0, [r7, #4]
 800f118:	4798      	blx	r3
 800f11a:	4603      	mov	r3, r0
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d001      	beq.n	800f124 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800f120:	2303      	movs	r3, #3
 800f122:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f124:	2340      	movs	r3, #64	@ 0x40
 800f126:	2200      	movs	r2, #0
 800f128:	2100      	movs	r1, #0
 800f12a:	6878      	ldr	r0, [r7, #4]
 800f12c:	f001 fc7f 	bl	8010a2e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	2201      	movs	r2, #1
 800f134:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	2240      	movs	r2, #64	@ 0x40
 800f13c:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f140:	2340      	movs	r3, #64	@ 0x40
 800f142:	2200      	movs	r2, #0
 800f144:	2180      	movs	r1, #128	@ 0x80
 800f146:	6878      	ldr	r0, [r7, #4]
 800f148:	f001 fc71 	bl	8010a2e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	2201      	movs	r2, #1
 800f150:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	2240      	movs	r2, #64	@ 0x40
 800f158:	841a      	strh	r2, [r3, #32]

  return ret;
 800f15a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f15c:	4618      	mov	r0, r3
 800f15e:	3710      	adds	r7, #16
 800f160:	46bd      	mov	sp, r7
 800f162:	bd80      	pop	{r7, pc}

0800f164 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800f164:	b480      	push	{r7}
 800f166:	b083      	sub	sp, #12
 800f168:	af00      	add	r7, sp, #0
 800f16a:	6078      	str	r0, [r7, #4]
 800f16c:	460b      	mov	r3, r1
 800f16e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	78fa      	ldrb	r2, [r7, #3]
 800f174:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800f176:	2300      	movs	r3, #0
}
 800f178:	4618      	mov	r0, r3
 800f17a:	370c      	adds	r7, #12
 800f17c:	46bd      	mov	sp, r7
 800f17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f182:	4770      	bx	lr

0800f184 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800f184:	b480      	push	{r7}
 800f186:	b083      	sub	sp, #12
 800f188:	af00      	add	r7, sp, #0
 800f18a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f192:	b2db      	uxtb	r3, r3
 800f194:	2b04      	cmp	r3, #4
 800f196:	d006      	beq.n	800f1a6 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f19e:	b2da      	uxtb	r2, r3
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	2204      	movs	r2, #4
 800f1aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800f1ae:	2300      	movs	r3, #0
}
 800f1b0:	4618      	mov	r0, r3
 800f1b2:	370c      	adds	r7, #12
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ba:	4770      	bx	lr

0800f1bc <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800f1bc:	b480      	push	{r7}
 800f1be:	b083      	sub	sp, #12
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f1ca:	b2db      	uxtb	r3, r3
 800f1cc:	2b04      	cmp	r3, #4
 800f1ce:	d106      	bne.n	800f1de <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800f1d6:	b2da      	uxtb	r2, r3
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800f1de:	2300      	movs	r3, #0
}
 800f1e0:	4618      	mov	r0, r3
 800f1e2:	370c      	adds	r7, #12
 800f1e4:	46bd      	mov	sp, r7
 800f1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ea:	4770      	bx	lr

0800f1ec <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800f1ec:	b580      	push	{r7, lr}
 800f1ee:	b082      	sub	sp, #8
 800f1f0:	af00      	add	r7, sp, #0
 800f1f2:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f1fa:	b2db      	uxtb	r3, r3
 800f1fc:	2b03      	cmp	r3, #3
 800f1fe:	d110      	bne.n	800f222 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f206:	2b00      	cmp	r3, #0
 800f208:	d00b      	beq.n	800f222 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f210:	69db      	ldr	r3, [r3, #28]
 800f212:	2b00      	cmp	r3, #0
 800f214:	d005      	beq.n	800f222 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f21c:	69db      	ldr	r3, [r3, #28]
 800f21e:	6878      	ldr	r0, [r7, #4]
 800f220:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800f222:	2300      	movs	r3, #0
}
 800f224:	4618      	mov	r0, r3
 800f226:	3708      	adds	r7, #8
 800f228:	46bd      	mov	sp, r7
 800f22a:	bd80      	pop	{r7, pc}

0800f22c <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800f22c:	b580      	push	{r7, lr}
 800f22e:	b082      	sub	sp, #8
 800f230:	af00      	add	r7, sp, #0
 800f232:	6078      	str	r0, [r7, #4]
 800f234:	460b      	mov	r3, r1
 800f236:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	32ae      	adds	r2, #174	@ 0xae
 800f242:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f246:	2b00      	cmp	r3, #0
 800f248:	d101      	bne.n	800f24e <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800f24a:	2303      	movs	r3, #3
 800f24c:	e01c      	b.n	800f288 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f254:	b2db      	uxtb	r3, r3
 800f256:	2b03      	cmp	r3, #3
 800f258:	d115      	bne.n	800f286 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	32ae      	adds	r2, #174	@ 0xae
 800f264:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f268:	6a1b      	ldr	r3, [r3, #32]
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d00b      	beq.n	800f286 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	32ae      	adds	r2, #174	@ 0xae
 800f278:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f27c:	6a1b      	ldr	r3, [r3, #32]
 800f27e:	78fa      	ldrb	r2, [r7, #3]
 800f280:	4611      	mov	r1, r2
 800f282:	6878      	ldr	r0, [r7, #4]
 800f284:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f286:	2300      	movs	r3, #0
}
 800f288:	4618      	mov	r0, r3
 800f28a:	3708      	adds	r7, #8
 800f28c:	46bd      	mov	sp, r7
 800f28e:	bd80      	pop	{r7, pc}

0800f290 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800f290:	b580      	push	{r7, lr}
 800f292:	b082      	sub	sp, #8
 800f294:	af00      	add	r7, sp, #0
 800f296:	6078      	str	r0, [r7, #4]
 800f298:	460b      	mov	r3, r1
 800f29a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	32ae      	adds	r2, #174	@ 0xae
 800f2a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d101      	bne.n	800f2b2 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800f2ae:	2303      	movs	r3, #3
 800f2b0:	e01c      	b.n	800f2ec <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f2b8:	b2db      	uxtb	r3, r3
 800f2ba:	2b03      	cmp	r3, #3
 800f2bc:	d115      	bne.n	800f2ea <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	32ae      	adds	r2, #174	@ 0xae
 800f2c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f2cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	d00b      	beq.n	800f2ea <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	32ae      	adds	r2, #174	@ 0xae
 800f2dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f2e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2e2:	78fa      	ldrb	r2, [r7, #3]
 800f2e4:	4611      	mov	r1, r2
 800f2e6:	6878      	ldr	r0, [r7, #4]
 800f2e8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f2ea:	2300      	movs	r3, #0
}
 800f2ec:	4618      	mov	r0, r3
 800f2ee:	3708      	adds	r7, #8
 800f2f0:	46bd      	mov	sp, r7
 800f2f2:	bd80      	pop	{r7, pc}

0800f2f4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800f2f4:	b480      	push	{r7}
 800f2f6:	b083      	sub	sp, #12
 800f2f8:	af00      	add	r7, sp, #0
 800f2fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f2fc:	2300      	movs	r3, #0
}
 800f2fe:	4618      	mov	r0, r3
 800f300:	370c      	adds	r7, #12
 800f302:	46bd      	mov	sp, r7
 800f304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f308:	4770      	bx	lr

0800f30a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800f30a:	b580      	push	{r7, lr}
 800f30c:	b084      	sub	sp, #16
 800f30e:	af00      	add	r7, sp, #0
 800f310:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800f312:	2300      	movs	r3, #0
 800f314:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	2201      	movs	r2, #1
 800f31a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f324:	2b00      	cmp	r3, #0
 800f326:	d00e      	beq.n	800f346 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f32e:	685b      	ldr	r3, [r3, #4]
 800f330:	687a      	ldr	r2, [r7, #4]
 800f332:	6852      	ldr	r2, [r2, #4]
 800f334:	b2d2      	uxtb	r2, r2
 800f336:	4611      	mov	r1, r2
 800f338:	6878      	ldr	r0, [r7, #4]
 800f33a:	4798      	blx	r3
 800f33c:	4603      	mov	r3, r0
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d001      	beq.n	800f346 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800f342:	2303      	movs	r3, #3
 800f344:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800f346:	7bfb      	ldrb	r3, [r7, #15]
}
 800f348:	4618      	mov	r0, r3
 800f34a:	3710      	adds	r7, #16
 800f34c:	46bd      	mov	sp, r7
 800f34e:	bd80      	pop	{r7, pc}

0800f350 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800f350:	b480      	push	{r7}
 800f352:	b083      	sub	sp, #12
 800f354:	af00      	add	r7, sp, #0
 800f356:	6078      	str	r0, [r7, #4]
 800f358:	460b      	mov	r3, r1
 800f35a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800f35c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800f35e:	4618      	mov	r0, r3
 800f360:	370c      	adds	r7, #12
 800f362:	46bd      	mov	sp, r7
 800f364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f368:	4770      	bx	lr

0800f36a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800f36a:	b480      	push	{r7}
 800f36c:	b083      	sub	sp, #12
 800f36e:	af00      	add	r7, sp, #0
 800f370:	6078      	str	r0, [r7, #4]
 800f372:	460b      	mov	r3, r1
 800f374:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800f376:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800f378:	4618      	mov	r0, r3
 800f37a:	370c      	adds	r7, #12
 800f37c:	46bd      	mov	sp, r7
 800f37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f382:	4770      	bx	lr

0800f384 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800f384:	b580      	push	{r7, lr}
 800f386:	b086      	sub	sp, #24
 800f388:	af00      	add	r7, sp, #0
 800f38a:	6078      	str	r0, [r7, #4]
 800f38c:	460b      	mov	r3, r1
 800f38e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800f398:	2300      	movs	r3, #0
 800f39a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800f39c:	68fb      	ldr	r3, [r7, #12]
 800f39e:	885b      	ldrh	r3, [r3, #2]
 800f3a0:	b29b      	uxth	r3, r3
 800f3a2:	68fa      	ldr	r2, [r7, #12]
 800f3a4:	7812      	ldrb	r2, [r2, #0]
 800f3a6:	4293      	cmp	r3, r2
 800f3a8:	d91f      	bls.n	800f3ea <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800f3aa:	68fb      	ldr	r3, [r7, #12]
 800f3ac:	781b      	ldrb	r3, [r3, #0]
 800f3ae:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800f3b0:	e013      	b.n	800f3da <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800f3b2:	f107 030a 	add.w	r3, r7, #10
 800f3b6:	4619      	mov	r1, r3
 800f3b8:	6978      	ldr	r0, [r7, #20]
 800f3ba:	f000 f81b 	bl	800f3f4 <USBD_GetNextDesc>
 800f3be:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800f3c0:	697b      	ldr	r3, [r7, #20]
 800f3c2:	785b      	ldrb	r3, [r3, #1]
 800f3c4:	2b05      	cmp	r3, #5
 800f3c6:	d108      	bne.n	800f3da <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800f3c8:	697b      	ldr	r3, [r7, #20]
 800f3ca:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800f3cc:	693b      	ldr	r3, [r7, #16]
 800f3ce:	789b      	ldrb	r3, [r3, #2]
 800f3d0:	78fa      	ldrb	r2, [r7, #3]
 800f3d2:	429a      	cmp	r2, r3
 800f3d4:	d008      	beq.n	800f3e8 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800f3d6:	2300      	movs	r3, #0
 800f3d8:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800f3da:	68fb      	ldr	r3, [r7, #12]
 800f3dc:	885b      	ldrh	r3, [r3, #2]
 800f3de:	b29a      	uxth	r2, r3
 800f3e0:	897b      	ldrh	r3, [r7, #10]
 800f3e2:	429a      	cmp	r2, r3
 800f3e4:	d8e5      	bhi.n	800f3b2 <USBD_GetEpDesc+0x2e>
 800f3e6:	e000      	b.n	800f3ea <USBD_GetEpDesc+0x66>
          break;
 800f3e8:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800f3ea:	693b      	ldr	r3, [r7, #16]
}
 800f3ec:	4618      	mov	r0, r3
 800f3ee:	3718      	adds	r7, #24
 800f3f0:	46bd      	mov	sp, r7
 800f3f2:	bd80      	pop	{r7, pc}

0800f3f4 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800f3f4:	b480      	push	{r7}
 800f3f6:	b085      	sub	sp, #20
 800f3f8:	af00      	add	r7, sp, #0
 800f3fa:	6078      	str	r0, [r7, #4]
 800f3fc:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800f402:	683b      	ldr	r3, [r7, #0]
 800f404:	881b      	ldrh	r3, [r3, #0]
 800f406:	68fa      	ldr	r2, [r7, #12]
 800f408:	7812      	ldrb	r2, [r2, #0]
 800f40a:	4413      	add	r3, r2
 800f40c:	b29a      	uxth	r2, r3
 800f40e:	683b      	ldr	r3, [r7, #0]
 800f410:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800f412:	68fb      	ldr	r3, [r7, #12]
 800f414:	781b      	ldrb	r3, [r3, #0]
 800f416:	461a      	mov	r2, r3
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	4413      	add	r3, r2
 800f41c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800f41e:	68fb      	ldr	r3, [r7, #12]
}
 800f420:	4618      	mov	r0, r3
 800f422:	3714      	adds	r7, #20
 800f424:	46bd      	mov	sp, r7
 800f426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f42a:	4770      	bx	lr

0800f42c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f42c:	b480      	push	{r7}
 800f42e:	b087      	sub	sp, #28
 800f430:	af00      	add	r7, sp, #0
 800f432:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f438:	697b      	ldr	r3, [r7, #20]
 800f43a:	781b      	ldrb	r3, [r3, #0]
 800f43c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f43e:	697b      	ldr	r3, [r7, #20]
 800f440:	3301      	adds	r3, #1
 800f442:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f444:	697b      	ldr	r3, [r7, #20]
 800f446:	781b      	ldrb	r3, [r3, #0]
 800f448:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f44a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800f44e:	021b      	lsls	r3, r3, #8
 800f450:	b21a      	sxth	r2, r3
 800f452:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f456:	4313      	orrs	r3, r2
 800f458:	b21b      	sxth	r3, r3
 800f45a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f45c:	89fb      	ldrh	r3, [r7, #14]
}
 800f45e:	4618      	mov	r0, r3
 800f460:	371c      	adds	r7, #28
 800f462:	46bd      	mov	sp, r7
 800f464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f468:	4770      	bx	lr
	...

0800f46c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f46c:	b580      	push	{r7, lr}
 800f46e:	b084      	sub	sp, #16
 800f470:	af00      	add	r7, sp, #0
 800f472:	6078      	str	r0, [r7, #4]
 800f474:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f476:	2300      	movs	r3, #0
 800f478:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f47a:	683b      	ldr	r3, [r7, #0]
 800f47c:	781b      	ldrb	r3, [r3, #0]
 800f47e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f482:	2b40      	cmp	r3, #64	@ 0x40
 800f484:	d005      	beq.n	800f492 <USBD_StdDevReq+0x26>
 800f486:	2b40      	cmp	r3, #64	@ 0x40
 800f488:	d857      	bhi.n	800f53a <USBD_StdDevReq+0xce>
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d00f      	beq.n	800f4ae <USBD_StdDevReq+0x42>
 800f48e:	2b20      	cmp	r3, #32
 800f490:	d153      	bne.n	800f53a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	32ae      	adds	r2, #174	@ 0xae
 800f49c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f4a0:	689b      	ldr	r3, [r3, #8]
 800f4a2:	6839      	ldr	r1, [r7, #0]
 800f4a4:	6878      	ldr	r0, [r7, #4]
 800f4a6:	4798      	blx	r3
 800f4a8:	4603      	mov	r3, r0
 800f4aa:	73fb      	strb	r3, [r7, #15]
      break;
 800f4ac:	e04a      	b.n	800f544 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f4ae:	683b      	ldr	r3, [r7, #0]
 800f4b0:	785b      	ldrb	r3, [r3, #1]
 800f4b2:	2b09      	cmp	r3, #9
 800f4b4:	d83b      	bhi.n	800f52e <USBD_StdDevReq+0xc2>
 800f4b6:	a201      	add	r2, pc, #4	@ (adr r2, 800f4bc <USBD_StdDevReq+0x50>)
 800f4b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f4bc:	0800f511 	.word	0x0800f511
 800f4c0:	0800f525 	.word	0x0800f525
 800f4c4:	0800f52f 	.word	0x0800f52f
 800f4c8:	0800f51b 	.word	0x0800f51b
 800f4cc:	0800f52f 	.word	0x0800f52f
 800f4d0:	0800f4ef 	.word	0x0800f4ef
 800f4d4:	0800f4e5 	.word	0x0800f4e5
 800f4d8:	0800f52f 	.word	0x0800f52f
 800f4dc:	0800f507 	.word	0x0800f507
 800f4e0:	0800f4f9 	.word	0x0800f4f9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f4e4:	6839      	ldr	r1, [r7, #0]
 800f4e6:	6878      	ldr	r0, [r7, #4]
 800f4e8:	f000 fa3e 	bl	800f968 <USBD_GetDescriptor>
          break;
 800f4ec:	e024      	b.n	800f538 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f4ee:	6839      	ldr	r1, [r7, #0]
 800f4f0:	6878      	ldr	r0, [r7, #4]
 800f4f2:	f000 fba3 	bl	800fc3c <USBD_SetAddress>
          break;
 800f4f6:	e01f      	b.n	800f538 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f4f8:	6839      	ldr	r1, [r7, #0]
 800f4fa:	6878      	ldr	r0, [r7, #4]
 800f4fc:	f000 fbe2 	bl	800fcc4 <USBD_SetConfig>
 800f500:	4603      	mov	r3, r0
 800f502:	73fb      	strb	r3, [r7, #15]
          break;
 800f504:	e018      	b.n	800f538 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f506:	6839      	ldr	r1, [r7, #0]
 800f508:	6878      	ldr	r0, [r7, #4]
 800f50a:	f000 fc85 	bl	800fe18 <USBD_GetConfig>
          break;
 800f50e:	e013      	b.n	800f538 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f510:	6839      	ldr	r1, [r7, #0]
 800f512:	6878      	ldr	r0, [r7, #4]
 800f514:	f000 fcb6 	bl	800fe84 <USBD_GetStatus>
          break;
 800f518:	e00e      	b.n	800f538 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f51a:	6839      	ldr	r1, [r7, #0]
 800f51c:	6878      	ldr	r0, [r7, #4]
 800f51e:	f000 fce5 	bl	800feec <USBD_SetFeature>
          break;
 800f522:	e009      	b.n	800f538 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f524:	6839      	ldr	r1, [r7, #0]
 800f526:	6878      	ldr	r0, [r7, #4]
 800f528:	f000 fd09 	bl	800ff3e <USBD_ClrFeature>
          break;
 800f52c:	e004      	b.n	800f538 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800f52e:	6839      	ldr	r1, [r7, #0]
 800f530:	6878      	ldr	r0, [r7, #4]
 800f532:	f000 fd60 	bl	800fff6 <USBD_CtlError>
          break;
 800f536:	bf00      	nop
      }
      break;
 800f538:	e004      	b.n	800f544 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800f53a:	6839      	ldr	r1, [r7, #0]
 800f53c:	6878      	ldr	r0, [r7, #4]
 800f53e:	f000 fd5a 	bl	800fff6 <USBD_CtlError>
      break;
 800f542:	bf00      	nop
  }

  return ret;
 800f544:	7bfb      	ldrb	r3, [r7, #15]
}
 800f546:	4618      	mov	r0, r3
 800f548:	3710      	adds	r7, #16
 800f54a:	46bd      	mov	sp, r7
 800f54c:	bd80      	pop	{r7, pc}
 800f54e:	bf00      	nop

0800f550 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f550:	b580      	push	{r7, lr}
 800f552:	b084      	sub	sp, #16
 800f554:	af00      	add	r7, sp, #0
 800f556:	6078      	str	r0, [r7, #4]
 800f558:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f55a:	2300      	movs	r3, #0
 800f55c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f55e:	683b      	ldr	r3, [r7, #0]
 800f560:	781b      	ldrb	r3, [r3, #0]
 800f562:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f566:	2b40      	cmp	r3, #64	@ 0x40
 800f568:	d005      	beq.n	800f576 <USBD_StdItfReq+0x26>
 800f56a:	2b40      	cmp	r3, #64	@ 0x40
 800f56c:	d852      	bhi.n	800f614 <USBD_StdItfReq+0xc4>
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d001      	beq.n	800f576 <USBD_StdItfReq+0x26>
 800f572:	2b20      	cmp	r3, #32
 800f574:	d14e      	bne.n	800f614 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f57c:	b2db      	uxtb	r3, r3
 800f57e:	3b01      	subs	r3, #1
 800f580:	2b02      	cmp	r3, #2
 800f582:	d840      	bhi.n	800f606 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f584:	683b      	ldr	r3, [r7, #0]
 800f586:	889b      	ldrh	r3, [r3, #4]
 800f588:	b2db      	uxtb	r3, r3
 800f58a:	2b01      	cmp	r3, #1
 800f58c:	d836      	bhi.n	800f5fc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800f58e:	683b      	ldr	r3, [r7, #0]
 800f590:	889b      	ldrh	r3, [r3, #4]
 800f592:	b2db      	uxtb	r3, r3
 800f594:	4619      	mov	r1, r3
 800f596:	6878      	ldr	r0, [r7, #4]
 800f598:	f7ff feda 	bl	800f350 <USBD_CoreFindIF>
 800f59c:	4603      	mov	r3, r0
 800f59e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f5a0:	7bbb      	ldrb	r3, [r7, #14]
 800f5a2:	2bff      	cmp	r3, #255	@ 0xff
 800f5a4:	d01d      	beq.n	800f5e2 <USBD_StdItfReq+0x92>
 800f5a6:	7bbb      	ldrb	r3, [r7, #14]
 800f5a8:	2b00      	cmp	r3, #0
 800f5aa:	d11a      	bne.n	800f5e2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800f5ac:	7bba      	ldrb	r2, [r7, #14]
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	32ae      	adds	r2, #174	@ 0xae
 800f5b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f5b6:	689b      	ldr	r3, [r3, #8]
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d00f      	beq.n	800f5dc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800f5bc:	7bba      	ldrb	r2, [r7, #14]
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f5c4:	7bba      	ldrb	r2, [r7, #14]
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	32ae      	adds	r2, #174	@ 0xae
 800f5ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f5ce:	689b      	ldr	r3, [r3, #8]
 800f5d0:	6839      	ldr	r1, [r7, #0]
 800f5d2:	6878      	ldr	r0, [r7, #4]
 800f5d4:	4798      	blx	r3
 800f5d6:	4603      	mov	r3, r0
 800f5d8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800f5da:	e004      	b.n	800f5e6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800f5dc:	2303      	movs	r3, #3
 800f5de:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800f5e0:	e001      	b.n	800f5e6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800f5e2:	2303      	movs	r3, #3
 800f5e4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f5e6:	683b      	ldr	r3, [r7, #0]
 800f5e8:	88db      	ldrh	r3, [r3, #6]
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d110      	bne.n	800f610 <USBD_StdItfReq+0xc0>
 800f5ee:	7bfb      	ldrb	r3, [r7, #15]
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d10d      	bne.n	800f610 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f5f4:	6878      	ldr	r0, [r7, #4]
 800f5f6:	f000 fddc 	bl	80101b2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f5fa:	e009      	b.n	800f610 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800f5fc:	6839      	ldr	r1, [r7, #0]
 800f5fe:	6878      	ldr	r0, [r7, #4]
 800f600:	f000 fcf9 	bl	800fff6 <USBD_CtlError>
          break;
 800f604:	e004      	b.n	800f610 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800f606:	6839      	ldr	r1, [r7, #0]
 800f608:	6878      	ldr	r0, [r7, #4]
 800f60a:	f000 fcf4 	bl	800fff6 <USBD_CtlError>
          break;
 800f60e:	e000      	b.n	800f612 <USBD_StdItfReq+0xc2>
          break;
 800f610:	bf00      	nop
      }
      break;
 800f612:	e004      	b.n	800f61e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800f614:	6839      	ldr	r1, [r7, #0]
 800f616:	6878      	ldr	r0, [r7, #4]
 800f618:	f000 fced 	bl	800fff6 <USBD_CtlError>
      break;
 800f61c:	bf00      	nop
  }

  return ret;
 800f61e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f620:	4618      	mov	r0, r3
 800f622:	3710      	adds	r7, #16
 800f624:	46bd      	mov	sp, r7
 800f626:	bd80      	pop	{r7, pc}

0800f628 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f628:	b580      	push	{r7, lr}
 800f62a:	b084      	sub	sp, #16
 800f62c:	af00      	add	r7, sp, #0
 800f62e:	6078      	str	r0, [r7, #4]
 800f630:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800f632:	2300      	movs	r3, #0
 800f634:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800f636:	683b      	ldr	r3, [r7, #0]
 800f638:	889b      	ldrh	r3, [r3, #4]
 800f63a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f63c:	683b      	ldr	r3, [r7, #0]
 800f63e:	781b      	ldrb	r3, [r3, #0]
 800f640:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f644:	2b40      	cmp	r3, #64	@ 0x40
 800f646:	d007      	beq.n	800f658 <USBD_StdEPReq+0x30>
 800f648:	2b40      	cmp	r3, #64	@ 0x40
 800f64a:	f200 8181 	bhi.w	800f950 <USBD_StdEPReq+0x328>
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d02a      	beq.n	800f6a8 <USBD_StdEPReq+0x80>
 800f652:	2b20      	cmp	r3, #32
 800f654:	f040 817c 	bne.w	800f950 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800f658:	7bbb      	ldrb	r3, [r7, #14]
 800f65a:	4619      	mov	r1, r3
 800f65c:	6878      	ldr	r0, [r7, #4]
 800f65e:	f7ff fe84 	bl	800f36a <USBD_CoreFindEP>
 800f662:	4603      	mov	r3, r0
 800f664:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f666:	7b7b      	ldrb	r3, [r7, #13]
 800f668:	2bff      	cmp	r3, #255	@ 0xff
 800f66a:	f000 8176 	beq.w	800f95a <USBD_StdEPReq+0x332>
 800f66e:	7b7b      	ldrb	r3, [r7, #13]
 800f670:	2b00      	cmp	r3, #0
 800f672:	f040 8172 	bne.w	800f95a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800f676:	7b7a      	ldrb	r2, [r7, #13]
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800f67e:	7b7a      	ldrb	r2, [r7, #13]
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	32ae      	adds	r2, #174	@ 0xae
 800f684:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f688:	689b      	ldr	r3, [r3, #8]
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	f000 8165 	beq.w	800f95a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800f690:	7b7a      	ldrb	r2, [r7, #13]
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	32ae      	adds	r2, #174	@ 0xae
 800f696:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f69a:	689b      	ldr	r3, [r3, #8]
 800f69c:	6839      	ldr	r1, [r7, #0]
 800f69e:	6878      	ldr	r0, [r7, #4]
 800f6a0:	4798      	blx	r3
 800f6a2:	4603      	mov	r3, r0
 800f6a4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800f6a6:	e158      	b.n	800f95a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f6a8:	683b      	ldr	r3, [r7, #0]
 800f6aa:	785b      	ldrb	r3, [r3, #1]
 800f6ac:	2b03      	cmp	r3, #3
 800f6ae:	d008      	beq.n	800f6c2 <USBD_StdEPReq+0x9a>
 800f6b0:	2b03      	cmp	r3, #3
 800f6b2:	f300 8147 	bgt.w	800f944 <USBD_StdEPReq+0x31c>
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	f000 809b 	beq.w	800f7f2 <USBD_StdEPReq+0x1ca>
 800f6bc:	2b01      	cmp	r3, #1
 800f6be:	d03c      	beq.n	800f73a <USBD_StdEPReq+0x112>
 800f6c0:	e140      	b.n	800f944 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f6c8:	b2db      	uxtb	r3, r3
 800f6ca:	2b02      	cmp	r3, #2
 800f6cc:	d002      	beq.n	800f6d4 <USBD_StdEPReq+0xac>
 800f6ce:	2b03      	cmp	r3, #3
 800f6d0:	d016      	beq.n	800f700 <USBD_StdEPReq+0xd8>
 800f6d2:	e02c      	b.n	800f72e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f6d4:	7bbb      	ldrb	r3, [r7, #14]
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d00d      	beq.n	800f6f6 <USBD_StdEPReq+0xce>
 800f6da:	7bbb      	ldrb	r3, [r7, #14]
 800f6dc:	2b80      	cmp	r3, #128	@ 0x80
 800f6de:	d00a      	beq.n	800f6f6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f6e0:	7bbb      	ldrb	r3, [r7, #14]
 800f6e2:	4619      	mov	r1, r3
 800f6e4:	6878      	ldr	r0, [r7, #4]
 800f6e6:	f001 f9e7 	bl	8010ab8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f6ea:	2180      	movs	r1, #128	@ 0x80
 800f6ec:	6878      	ldr	r0, [r7, #4]
 800f6ee:	f001 f9e3 	bl	8010ab8 <USBD_LL_StallEP>
 800f6f2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f6f4:	e020      	b.n	800f738 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800f6f6:	6839      	ldr	r1, [r7, #0]
 800f6f8:	6878      	ldr	r0, [r7, #4]
 800f6fa:	f000 fc7c 	bl	800fff6 <USBD_CtlError>
              break;
 800f6fe:	e01b      	b.n	800f738 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f700:	683b      	ldr	r3, [r7, #0]
 800f702:	885b      	ldrh	r3, [r3, #2]
 800f704:	2b00      	cmp	r3, #0
 800f706:	d10e      	bne.n	800f726 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f708:	7bbb      	ldrb	r3, [r7, #14]
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d00b      	beq.n	800f726 <USBD_StdEPReq+0xfe>
 800f70e:	7bbb      	ldrb	r3, [r7, #14]
 800f710:	2b80      	cmp	r3, #128	@ 0x80
 800f712:	d008      	beq.n	800f726 <USBD_StdEPReq+0xfe>
 800f714:	683b      	ldr	r3, [r7, #0]
 800f716:	88db      	ldrh	r3, [r3, #6]
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d104      	bne.n	800f726 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f71c:	7bbb      	ldrb	r3, [r7, #14]
 800f71e:	4619      	mov	r1, r3
 800f720:	6878      	ldr	r0, [r7, #4]
 800f722:	f001 f9c9 	bl	8010ab8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800f726:	6878      	ldr	r0, [r7, #4]
 800f728:	f000 fd43 	bl	80101b2 <USBD_CtlSendStatus>

              break;
 800f72c:	e004      	b.n	800f738 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800f72e:	6839      	ldr	r1, [r7, #0]
 800f730:	6878      	ldr	r0, [r7, #4]
 800f732:	f000 fc60 	bl	800fff6 <USBD_CtlError>
              break;
 800f736:	bf00      	nop
          }
          break;
 800f738:	e109      	b.n	800f94e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f740:	b2db      	uxtb	r3, r3
 800f742:	2b02      	cmp	r3, #2
 800f744:	d002      	beq.n	800f74c <USBD_StdEPReq+0x124>
 800f746:	2b03      	cmp	r3, #3
 800f748:	d016      	beq.n	800f778 <USBD_StdEPReq+0x150>
 800f74a:	e04b      	b.n	800f7e4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f74c:	7bbb      	ldrb	r3, [r7, #14]
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d00d      	beq.n	800f76e <USBD_StdEPReq+0x146>
 800f752:	7bbb      	ldrb	r3, [r7, #14]
 800f754:	2b80      	cmp	r3, #128	@ 0x80
 800f756:	d00a      	beq.n	800f76e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f758:	7bbb      	ldrb	r3, [r7, #14]
 800f75a:	4619      	mov	r1, r3
 800f75c:	6878      	ldr	r0, [r7, #4]
 800f75e:	f001 f9ab 	bl	8010ab8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f762:	2180      	movs	r1, #128	@ 0x80
 800f764:	6878      	ldr	r0, [r7, #4]
 800f766:	f001 f9a7 	bl	8010ab8 <USBD_LL_StallEP>
 800f76a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f76c:	e040      	b.n	800f7f0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800f76e:	6839      	ldr	r1, [r7, #0]
 800f770:	6878      	ldr	r0, [r7, #4]
 800f772:	f000 fc40 	bl	800fff6 <USBD_CtlError>
              break;
 800f776:	e03b      	b.n	800f7f0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f778:	683b      	ldr	r3, [r7, #0]
 800f77a:	885b      	ldrh	r3, [r3, #2]
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d136      	bne.n	800f7ee <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f780:	7bbb      	ldrb	r3, [r7, #14]
 800f782:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f786:	2b00      	cmp	r3, #0
 800f788:	d004      	beq.n	800f794 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f78a:	7bbb      	ldrb	r3, [r7, #14]
 800f78c:	4619      	mov	r1, r3
 800f78e:	6878      	ldr	r0, [r7, #4]
 800f790:	f001 f9b1 	bl	8010af6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f794:	6878      	ldr	r0, [r7, #4]
 800f796:	f000 fd0c 	bl	80101b2 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800f79a:	7bbb      	ldrb	r3, [r7, #14]
 800f79c:	4619      	mov	r1, r3
 800f79e:	6878      	ldr	r0, [r7, #4]
 800f7a0:	f7ff fde3 	bl	800f36a <USBD_CoreFindEP>
 800f7a4:	4603      	mov	r3, r0
 800f7a6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f7a8:	7b7b      	ldrb	r3, [r7, #13]
 800f7aa:	2bff      	cmp	r3, #255	@ 0xff
 800f7ac:	d01f      	beq.n	800f7ee <USBD_StdEPReq+0x1c6>
 800f7ae:	7b7b      	ldrb	r3, [r7, #13]
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d11c      	bne.n	800f7ee <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800f7b4:	7b7a      	ldrb	r2, [r7, #13]
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800f7bc:	7b7a      	ldrb	r2, [r7, #13]
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	32ae      	adds	r2, #174	@ 0xae
 800f7c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f7c6:	689b      	ldr	r3, [r3, #8]
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d010      	beq.n	800f7ee <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f7cc:	7b7a      	ldrb	r2, [r7, #13]
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	32ae      	adds	r2, #174	@ 0xae
 800f7d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f7d6:	689b      	ldr	r3, [r3, #8]
 800f7d8:	6839      	ldr	r1, [r7, #0]
 800f7da:	6878      	ldr	r0, [r7, #4]
 800f7dc:	4798      	blx	r3
 800f7de:	4603      	mov	r3, r0
 800f7e0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800f7e2:	e004      	b.n	800f7ee <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800f7e4:	6839      	ldr	r1, [r7, #0]
 800f7e6:	6878      	ldr	r0, [r7, #4]
 800f7e8:	f000 fc05 	bl	800fff6 <USBD_CtlError>
              break;
 800f7ec:	e000      	b.n	800f7f0 <USBD_StdEPReq+0x1c8>
              break;
 800f7ee:	bf00      	nop
          }
          break;
 800f7f0:	e0ad      	b.n	800f94e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f7f8:	b2db      	uxtb	r3, r3
 800f7fa:	2b02      	cmp	r3, #2
 800f7fc:	d002      	beq.n	800f804 <USBD_StdEPReq+0x1dc>
 800f7fe:	2b03      	cmp	r3, #3
 800f800:	d033      	beq.n	800f86a <USBD_StdEPReq+0x242>
 800f802:	e099      	b.n	800f938 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f804:	7bbb      	ldrb	r3, [r7, #14]
 800f806:	2b00      	cmp	r3, #0
 800f808:	d007      	beq.n	800f81a <USBD_StdEPReq+0x1f2>
 800f80a:	7bbb      	ldrb	r3, [r7, #14]
 800f80c:	2b80      	cmp	r3, #128	@ 0x80
 800f80e:	d004      	beq.n	800f81a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800f810:	6839      	ldr	r1, [r7, #0]
 800f812:	6878      	ldr	r0, [r7, #4]
 800f814:	f000 fbef 	bl	800fff6 <USBD_CtlError>
                break;
 800f818:	e093      	b.n	800f942 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f81a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f81e:	2b00      	cmp	r3, #0
 800f820:	da0b      	bge.n	800f83a <USBD_StdEPReq+0x212>
 800f822:	7bbb      	ldrb	r3, [r7, #14]
 800f824:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f828:	4613      	mov	r3, r2
 800f82a:	009b      	lsls	r3, r3, #2
 800f82c:	4413      	add	r3, r2
 800f82e:	009b      	lsls	r3, r3, #2
 800f830:	3310      	adds	r3, #16
 800f832:	687a      	ldr	r2, [r7, #4]
 800f834:	4413      	add	r3, r2
 800f836:	3304      	adds	r3, #4
 800f838:	e00b      	b.n	800f852 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f83a:	7bbb      	ldrb	r3, [r7, #14]
 800f83c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f840:	4613      	mov	r3, r2
 800f842:	009b      	lsls	r3, r3, #2
 800f844:	4413      	add	r3, r2
 800f846:	009b      	lsls	r3, r3, #2
 800f848:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f84c:	687a      	ldr	r2, [r7, #4]
 800f84e:	4413      	add	r3, r2
 800f850:	3304      	adds	r3, #4
 800f852:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f854:	68bb      	ldr	r3, [r7, #8]
 800f856:	2200      	movs	r2, #0
 800f858:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f85a:	68bb      	ldr	r3, [r7, #8]
 800f85c:	330e      	adds	r3, #14
 800f85e:	2202      	movs	r2, #2
 800f860:	4619      	mov	r1, r3
 800f862:	6878      	ldr	r0, [r7, #4]
 800f864:	f000 fc44 	bl	80100f0 <USBD_CtlSendData>
              break;
 800f868:	e06b      	b.n	800f942 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f86a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f86e:	2b00      	cmp	r3, #0
 800f870:	da11      	bge.n	800f896 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f872:	7bbb      	ldrb	r3, [r7, #14]
 800f874:	f003 020f 	and.w	r2, r3, #15
 800f878:	6879      	ldr	r1, [r7, #4]
 800f87a:	4613      	mov	r3, r2
 800f87c:	009b      	lsls	r3, r3, #2
 800f87e:	4413      	add	r3, r2
 800f880:	009b      	lsls	r3, r3, #2
 800f882:	440b      	add	r3, r1
 800f884:	3323      	adds	r3, #35	@ 0x23
 800f886:	781b      	ldrb	r3, [r3, #0]
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d117      	bne.n	800f8bc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800f88c:	6839      	ldr	r1, [r7, #0]
 800f88e:	6878      	ldr	r0, [r7, #4]
 800f890:	f000 fbb1 	bl	800fff6 <USBD_CtlError>
                  break;
 800f894:	e055      	b.n	800f942 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f896:	7bbb      	ldrb	r3, [r7, #14]
 800f898:	f003 020f 	and.w	r2, r3, #15
 800f89c:	6879      	ldr	r1, [r7, #4]
 800f89e:	4613      	mov	r3, r2
 800f8a0:	009b      	lsls	r3, r3, #2
 800f8a2:	4413      	add	r3, r2
 800f8a4:	009b      	lsls	r3, r3, #2
 800f8a6:	440b      	add	r3, r1
 800f8a8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800f8ac:	781b      	ldrb	r3, [r3, #0]
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d104      	bne.n	800f8bc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800f8b2:	6839      	ldr	r1, [r7, #0]
 800f8b4:	6878      	ldr	r0, [r7, #4]
 800f8b6:	f000 fb9e 	bl	800fff6 <USBD_CtlError>
                  break;
 800f8ba:	e042      	b.n	800f942 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f8bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	da0b      	bge.n	800f8dc <USBD_StdEPReq+0x2b4>
 800f8c4:	7bbb      	ldrb	r3, [r7, #14]
 800f8c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f8ca:	4613      	mov	r3, r2
 800f8cc:	009b      	lsls	r3, r3, #2
 800f8ce:	4413      	add	r3, r2
 800f8d0:	009b      	lsls	r3, r3, #2
 800f8d2:	3310      	adds	r3, #16
 800f8d4:	687a      	ldr	r2, [r7, #4]
 800f8d6:	4413      	add	r3, r2
 800f8d8:	3304      	adds	r3, #4
 800f8da:	e00b      	b.n	800f8f4 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f8dc:	7bbb      	ldrb	r3, [r7, #14]
 800f8de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f8e2:	4613      	mov	r3, r2
 800f8e4:	009b      	lsls	r3, r3, #2
 800f8e6:	4413      	add	r3, r2
 800f8e8:	009b      	lsls	r3, r3, #2
 800f8ea:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f8ee:	687a      	ldr	r2, [r7, #4]
 800f8f0:	4413      	add	r3, r2
 800f8f2:	3304      	adds	r3, #4
 800f8f4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f8f6:	7bbb      	ldrb	r3, [r7, #14]
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	d002      	beq.n	800f902 <USBD_StdEPReq+0x2da>
 800f8fc:	7bbb      	ldrb	r3, [r7, #14]
 800f8fe:	2b80      	cmp	r3, #128	@ 0x80
 800f900:	d103      	bne.n	800f90a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800f902:	68bb      	ldr	r3, [r7, #8]
 800f904:	2200      	movs	r2, #0
 800f906:	739a      	strb	r2, [r3, #14]
 800f908:	e00e      	b.n	800f928 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f90a:	7bbb      	ldrb	r3, [r7, #14]
 800f90c:	4619      	mov	r1, r3
 800f90e:	6878      	ldr	r0, [r7, #4]
 800f910:	f001 f910 	bl	8010b34 <USBD_LL_IsStallEP>
 800f914:	4603      	mov	r3, r0
 800f916:	2b00      	cmp	r3, #0
 800f918:	d003      	beq.n	800f922 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800f91a:	68bb      	ldr	r3, [r7, #8]
 800f91c:	2201      	movs	r2, #1
 800f91e:	739a      	strb	r2, [r3, #14]
 800f920:	e002      	b.n	800f928 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800f922:	68bb      	ldr	r3, [r7, #8]
 800f924:	2200      	movs	r2, #0
 800f926:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f928:	68bb      	ldr	r3, [r7, #8]
 800f92a:	330e      	adds	r3, #14
 800f92c:	2202      	movs	r2, #2
 800f92e:	4619      	mov	r1, r3
 800f930:	6878      	ldr	r0, [r7, #4]
 800f932:	f000 fbdd 	bl	80100f0 <USBD_CtlSendData>
              break;
 800f936:	e004      	b.n	800f942 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800f938:	6839      	ldr	r1, [r7, #0]
 800f93a:	6878      	ldr	r0, [r7, #4]
 800f93c:	f000 fb5b 	bl	800fff6 <USBD_CtlError>
              break;
 800f940:	bf00      	nop
          }
          break;
 800f942:	e004      	b.n	800f94e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800f944:	6839      	ldr	r1, [r7, #0]
 800f946:	6878      	ldr	r0, [r7, #4]
 800f948:	f000 fb55 	bl	800fff6 <USBD_CtlError>
          break;
 800f94c:	bf00      	nop
      }
      break;
 800f94e:	e005      	b.n	800f95c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800f950:	6839      	ldr	r1, [r7, #0]
 800f952:	6878      	ldr	r0, [r7, #4]
 800f954:	f000 fb4f 	bl	800fff6 <USBD_CtlError>
      break;
 800f958:	e000      	b.n	800f95c <USBD_StdEPReq+0x334>
      break;
 800f95a:	bf00      	nop
  }

  return ret;
 800f95c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f95e:	4618      	mov	r0, r3
 800f960:	3710      	adds	r7, #16
 800f962:	46bd      	mov	sp, r7
 800f964:	bd80      	pop	{r7, pc}
	...

0800f968 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f968:	b580      	push	{r7, lr}
 800f96a:	b084      	sub	sp, #16
 800f96c:	af00      	add	r7, sp, #0
 800f96e:	6078      	str	r0, [r7, #4]
 800f970:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f972:	2300      	movs	r3, #0
 800f974:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f976:	2300      	movs	r3, #0
 800f978:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f97a:	2300      	movs	r3, #0
 800f97c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f97e:	683b      	ldr	r3, [r7, #0]
 800f980:	885b      	ldrh	r3, [r3, #2]
 800f982:	0a1b      	lsrs	r3, r3, #8
 800f984:	b29b      	uxth	r3, r3
 800f986:	3b01      	subs	r3, #1
 800f988:	2b06      	cmp	r3, #6
 800f98a:	f200 8128 	bhi.w	800fbde <USBD_GetDescriptor+0x276>
 800f98e:	a201      	add	r2, pc, #4	@ (adr r2, 800f994 <USBD_GetDescriptor+0x2c>)
 800f990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f994:	0800f9b1 	.word	0x0800f9b1
 800f998:	0800f9c9 	.word	0x0800f9c9
 800f99c:	0800fa09 	.word	0x0800fa09
 800f9a0:	0800fbdf 	.word	0x0800fbdf
 800f9a4:	0800fbdf 	.word	0x0800fbdf
 800f9a8:	0800fb7f 	.word	0x0800fb7f
 800f9ac:	0800fbab 	.word	0x0800fbab
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	687a      	ldr	r2, [r7, #4]
 800f9ba:	7c12      	ldrb	r2, [r2, #16]
 800f9bc:	f107 0108 	add.w	r1, r7, #8
 800f9c0:	4610      	mov	r0, r2
 800f9c2:	4798      	blx	r3
 800f9c4:	60f8      	str	r0, [r7, #12]
      break;
 800f9c6:	e112      	b.n	800fbee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	7c1b      	ldrb	r3, [r3, #16]
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	d10d      	bne.n	800f9ec <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f9d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f9d8:	f107 0208 	add.w	r2, r7, #8
 800f9dc:	4610      	mov	r0, r2
 800f9de:	4798      	blx	r3
 800f9e0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f9e2:	68fb      	ldr	r3, [r7, #12]
 800f9e4:	3301      	adds	r3, #1
 800f9e6:	2202      	movs	r2, #2
 800f9e8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f9ea:	e100      	b.n	800fbee <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f9f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f9f4:	f107 0208 	add.w	r2, r7, #8
 800f9f8:	4610      	mov	r0, r2
 800f9fa:	4798      	blx	r3
 800f9fc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f9fe:	68fb      	ldr	r3, [r7, #12]
 800fa00:	3301      	adds	r3, #1
 800fa02:	2202      	movs	r2, #2
 800fa04:	701a      	strb	r2, [r3, #0]
      break;
 800fa06:	e0f2      	b.n	800fbee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800fa08:	683b      	ldr	r3, [r7, #0]
 800fa0a:	885b      	ldrh	r3, [r3, #2]
 800fa0c:	b2db      	uxtb	r3, r3
 800fa0e:	2b05      	cmp	r3, #5
 800fa10:	f200 80ac 	bhi.w	800fb6c <USBD_GetDescriptor+0x204>
 800fa14:	a201      	add	r2, pc, #4	@ (adr r2, 800fa1c <USBD_GetDescriptor+0xb4>)
 800fa16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa1a:	bf00      	nop
 800fa1c:	0800fa35 	.word	0x0800fa35
 800fa20:	0800fa69 	.word	0x0800fa69
 800fa24:	0800fa9d 	.word	0x0800fa9d
 800fa28:	0800fad1 	.word	0x0800fad1
 800fa2c:	0800fb05 	.word	0x0800fb05
 800fa30:	0800fb39 	.word	0x0800fb39
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fa3a:	685b      	ldr	r3, [r3, #4]
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d00b      	beq.n	800fa58 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fa46:	685b      	ldr	r3, [r3, #4]
 800fa48:	687a      	ldr	r2, [r7, #4]
 800fa4a:	7c12      	ldrb	r2, [r2, #16]
 800fa4c:	f107 0108 	add.w	r1, r7, #8
 800fa50:	4610      	mov	r0, r2
 800fa52:	4798      	blx	r3
 800fa54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fa56:	e091      	b.n	800fb7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fa58:	6839      	ldr	r1, [r7, #0]
 800fa5a:	6878      	ldr	r0, [r7, #4]
 800fa5c:	f000 facb 	bl	800fff6 <USBD_CtlError>
            err++;
 800fa60:	7afb      	ldrb	r3, [r7, #11]
 800fa62:	3301      	adds	r3, #1
 800fa64:	72fb      	strb	r3, [r7, #11]
          break;
 800fa66:	e089      	b.n	800fb7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fa6e:	689b      	ldr	r3, [r3, #8]
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d00b      	beq.n	800fa8c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fa7a:	689b      	ldr	r3, [r3, #8]
 800fa7c:	687a      	ldr	r2, [r7, #4]
 800fa7e:	7c12      	ldrb	r2, [r2, #16]
 800fa80:	f107 0108 	add.w	r1, r7, #8
 800fa84:	4610      	mov	r0, r2
 800fa86:	4798      	blx	r3
 800fa88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fa8a:	e077      	b.n	800fb7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fa8c:	6839      	ldr	r1, [r7, #0]
 800fa8e:	6878      	ldr	r0, [r7, #4]
 800fa90:	f000 fab1 	bl	800fff6 <USBD_CtlError>
            err++;
 800fa94:	7afb      	ldrb	r3, [r7, #11]
 800fa96:	3301      	adds	r3, #1
 800fa98:	72fb      	strb	r3, [r7, #11]
          break;
 800fa9a:	e06f      	b.n	800fb7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800faa2:	68db      	ldr	r3, [r3, #12]
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d00b      	beq.n	800fac0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800faae:	68db      	ldr	r3, [r3, #12]
 800fab0:	687a      	ldr	r2, [r7, #4]
 800fab2:	7c12      	ldrb	r2, [r2, #16]
 800fab4:	f107 0108 	add.w	r1, r7, #8
 800fab8:	4610      	mov	r0, r2
 800faba:	4798      	blx	r3
 800fabc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fabe:	e05d      	b.n	800fb7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fac0:	6839      	ldr	r1, [r7, #0]
 800fac2:	6878      	ldr	r0, [r7, #4]
 800fac4:	f000 fa97 	bl	800fff6 <USBD_CtlError>
            err++;
 800fac8:	7afb      	ldrb	r3, [r7, #11]
 800faca:	3301      	adds	r3, #1
 800facc:	72fb      	strb	r3, [r7, #11]
          break;
 800face:	e055      	b.n	800fb7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fad6:	691b      	ldr	r3, [r3, #16]
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d00b      	beq.n	800faf4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fae2:	691b      	ldr	r3, [r3, #16]
 800fae4:	687a      	ldr	r2, [r7, #4]
 800fae6:	7c12      	ldrb	r2, [r2, #16]
 800fae8:	f107 0108 	add.w	r1, r7, #8
 800faec:	4610      	mov	r0, r2
 800faee:	4798      	blx	r3
 800faf0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800faf2:	e043      	b.n	800fb7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800faf4:	6839      	ldr	r1, [r7, #0]
 800faf6:	6878      	ldr	r0, [r7, #4]
 800faf8:	f000 fa7d 	bl	800fff6 <USBD_CtlError>
            err++;
 800fafc:	7afb      	ldrb	r3, [r7, #11]
 800fafe:	3301      	adds	r3, #1
 800fb00:	72fb      	strb	r3, [r7, #11]
          break;
 800fb02:	e03b      	b.n	800fb7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fb0a:	695b      	ldr	r3, [r3, #20]
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	d00b      	beq.n	800fb28 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fb16:	695b      	ldr	r3, [r3, #20]
 800fb18:	687a      	ldr	r2, [r7, #4]
 800fb1a:	7c12      	ldrb	r2, [r2, #16]
 800fb1c:	f107 0108 	add.w	r1, r7, #8
 800fb20:	4610      	mov	r0, r2
 800fb22:	4798      	blx	r3
 800fb24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fb26:	e029      	b.n	800fb7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fb28:	6839      	ldr	r1, [r7, #0]
 800fb2a:	6878      	ldr	r0, [r7, #4]
 800fb2c:	f000 fa63 	bl	800fff6 <USBD_CtlError>
            err++;
 800fb30:	7afb      	ldrb	r3, [r7, #11]
 800fb32:	3301      	adds	r3, #1
 800fb34:	72fb      	strb	r3, [r7, #11]
          break;
 800fb36:	e021      	b.n	800fb7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fb3e:	699b      	ldr	r3, [r3, #24]
 800fb40:	2b00      	cmp	r3, #0
 800fb42:	d00b      	beq.n	800fb5c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fb4a:	699b      	ldr	r3, [r3, #24]
 800fb4c:	687a      	ldr	r2, [r7, #4]
 800fb4e:	7c12      	ldrb	r2, [r2, #16]
 800fb50:	f107 0108 	add.w	r1, r7, #8
 800fb54:	4610      	mov	r0, r2
 800fb56:	4798      	blx	r3
 800fb58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fb5a:	e00f      	b.n	800fb7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800fb5c:	6839      	ldr	r1, [r7, #0]
 800fb5e:	6878      	ldr	r0, [r7, #4]
 800fb60:	f000 fa49 	bl	800fff6 <USBD_CtlError>
            err++;
 800fb64:	7afb      	ldrb	r3, [r7, #11]
 800fb66:	3301      	adds	r3, #1
 800fb68:	72fb      	strb	r3, [r7, #11]
          break;
 800fb6a:	e007      	b.n	800fb7c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800fb6c:	6839      	ldr	r1, [r7, #0]
 800fb6e:	6878      	ldr	r0, [r7, #4]
 800fb70:	f000 fa41 	bl	800fff6 <USBD_CtlError>
          err++;
 800fb74:	7afb      	ldrb	r3, [r7, #11]
 800fb76:	3301      	adds	r3, #1
 800fb78:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800fb7a:	bf00      	nop
      }
      break;
 800fb7c:	e037      	b.n	800fbee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	7c1b      	ldrb	r3, [r3, #16]
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d109      	bne.n	800fb9a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fb8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fb8e:	f107 0208 	add.w	r2, r7, #8
 800fb92:	4610      	mov	r0, r2
 800fb94:	4798      	blx	r3
 800fb96:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fb98:	e029      	b.n	800fbee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800fb9a:	6839      	ldr	r1, [r7, #0]
 800fb9c:	6878      	ldr	r0, [r7, #4]
 800fb9e:	f000 fa2a 	bl	800fff6 <USBD_CtlError>
        err++;
 800fba2:	7afb      	ldrb	r3, [r7, #11]
 800fba4:	3301      	adds	r3, #1
 800fba6:	72fb      	strb	r3, [r7, #11]
      break;
 800fba8:	e021      	b.n	800fbee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	7c1b      	ldrb	r3, [r3, #16]
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d10d      	bne.n	800fbce <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fbb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fbba:	f107 0208 	add.w	r2, r7, #8
 800fbbe:	4610      	mov	r0, r2
 800fbc0:	4798      	blx	r3
 800fbc2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	3301      	adds	r3, #1
 800fbc8:	2207      	movs	r2, #7
 800fbca:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fbcc:	e00f      	b.n	800fbee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800fbce:	6839      	ldr	r1, [r7, #0]
 800fbd0:	6878      	ldr	r0, [r7, #4]
 800fbd2:	f000 fa10 	bl	800fff6 <USBD_CtlError>
        err++;
 800fbd6:	7afb      	ldrb	r3, [r7, #11]
 800fbd8:	3301      	adds	r3, #1
 800fbda:	72fb      	strb	r3, [r7, #11]
      break;
 800fbdc:	e007      	b.n	800fbee <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800fbde:	6839      	ldr	r1, [r7, #0]
 800fbe0:	6878      	ldr	r0, [r7, #4]
 800fbe2:	f000 fa08 	bl	800fff6 <USBD_CtlError>
      err++;
 800fbe6:	7afb      	ldrb	r3, [r7, #11]
 800fbe8:	3301      	adds	r3, #1
 800fbea:	72fb      	strb	r3, [r7, #11]
      break;
 800fbec:	bf00      	nop
  }

  if (err != 0U)
 800fbee:	7afb      	ldrb	r3, [r7, #11]
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d11e      	bne.n	800fc32 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800fbf4:	683b      	ldr	r3, [r7, #0]
 800fbf6:	88db      	ldrh	r3, [r3, #6]
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d016      	beq.n	800fc2a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800fbfc:	893b      	ldrh	r3, [r7, #8]
 800fbfe:	2b00      	cmp	r3, #0
 800fc00:	d00e      	beq.n	800fc20 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800fc02:	683b      	ldr	r3, [r7, #0]
 800fc04:	88da      	ldrh	r2, [r3, #6]
 800fc06:	893b      	ldrh	r3, [r7, #8]
 800fc08:	4293      	cmp	r3, r2
 800fc0a:	bf28      	it	cs
 800fc0c:	4613      	movcs	r3, r2
 800fc0e:	b29b      	uxth	r3, r3
 800fc10:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800fc12:	893b      	ldrh	r3, [r7, #8]
 800fc14:	461a      	mov	r2, r3
 800fc16:	68f9      	ldr	r1, [r7, #12]
 800fc18:	6878      	ldr	r0, [r7, #4]
 800fc1a:	f000 fa69 	bl	80100f0 <USBD_CtlSendData>
 800fc1e:	e009      	b.n	800fc34 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800fc20:	6839      	ldr	r1, [r7, #0]
 800fc22:	6878      	ldr	r0, [r7, #4]
 800fc24:	f000 f9e7 	bl	800fff6 <USBD_CtlError>
 800fc28:	e004      	b.n	800fc34 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800fc2a:	6878      	ldr	r0, [r7, #4]
 800fc2c:	f000 fac1 	bl	80101b2 <USBD_CtlSendStatus>
 800fc30:	e000      	b.n	800fc34 <USBD_GetDescriptor+0x2cc>
    return;
 800fc32:	bf00      	nop
  }
}
 800fc34:	3710      	adds	r7, #16
 800fc36:	46bd      	mov	sp, r7
 800fc38:	bd80      	pop	{r7, pc}
 800fc3a:	bf00      	nop

0800fc3c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fc3c:	b580      	push	{r7, lr}
 800fc3e:	b084      	sub	sp, #16
 800fc40:	af00      	add	r7, sp, #0
 800fc42:	6078      	str	r0, [r7, #4]
 800fc44:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800fc46:	683b      	ldr	r3, [r7, #0]
 800fc48:	889b      	ldrh	r3, [r3, #4]
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d131      	bne.n	800fcb2 <USBD_SetAddress+0x76>
 800fc4e:	683b      	ldr	r3, [r7, #0]
 800fc50:	88db      	ldrh	r3, [r3, #6]
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d12d      	bne.n	800fcb2 <USBD_SetAddress+0x76>
 800fc56:	683b      	ldr	r3, [r7, #0]
 800fc58:	885b      	ldrh	r3, [r3, #2]
 800fc5a:	2b7f      	cmp	r3, #127	@ 0x7f
 800fc5c:	d829      	bhi.n	800fcb2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800fc5e:	683b      	ldr	r3, [r7, #0]
 800fc60:	885b      	ldrh	r3, [r3, #2]
 800fc62:	b2db      	uxtb	r3, r3
 800fc64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fc68:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fc70:	b2db      	uxtb	r3, r3
 800fc72:	2b03      	cmp	r3, #3
 800fc74:	d104      	bne.n	800fc80 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800fc76:	6839      	ldr	r1, [r7, #0]
 800fc78:	6878      	ldr	r0, [r7, #4]
 800fc7a:	f000 f9bc 	bl	800fff6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fc7e:	e01d      	b.n	800fcbc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	7bfa      	ldrb	r2, [r7, #15]
 800fc84:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800fc88:	7bfb      	ldrb	r3, [r7, #15]
 800fc8a:	4619      	mov	r1, r3
 800fc8c:	6878      	ldr	r0, [r7, #4]
 800fc8e:	f000 ff7d 	bl	8010b8c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800fc92:	6878      	ldr	r0, [r7, #4]
 800fc94:	f000 fa8d 	bl	80101b2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800fc98:	7bfb      	ldrb	r3, [r7, #15]
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d004      	beq.n	800fca8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	2202      	movs	r2, #2
 800fca2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fca6:	e009      	b.n	800fcbc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	2201      	movs	r2, #1
 800fcac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fcb0:	e004      	b.n	800fcbc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800fcb2:	6839      	ldr	r1, [r7, #0]
 800fcb4:	6878      	ldr	r0, [r7, #4]
 800fcb6:	f000 f99e 	bl	800fff6 <USBD_CtlError>
  }
}
 800fcba:	bf00      	nop
 800fcbc:	bf00      	nop
 800fcbe:	3710      	adds	r7, #16
 800fcc0:	46bd      	mov	sp, r7
 800fcc2:	bd80      	pop	{r7, pc}

0800fcc4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fcc4:	b580      	push	{r7, lr}
 800fcc6:	b084      	sub	sp, #16
 800fcc8:	af00      	add	r7, sp, #0
 800fcca:	6078      	str	r0, [r7, #4]
 800fccc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800fcce:	2300      	movs	r3, #0
 800fcd0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800fcd2:	683b      	ldr	r3, [r7, #0]
 800fcd4:	885b      	ldrh	r3, [r3, #2]
 800fcd6:	b2da      	uxtb	r2, r3
 800fcd8:	4b4e      	ldr	r3, [pc, #312]	@ (800fe14 <USBD_SetConfig+0x150>)
 800fcda:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800fcdc:	4b4d      	ldr	r3, [pc, #308]	@ (800fe14 <USBD_SetConfig+0x150>)
 800fcde:	781b      	ldrb	r3, [r3, #0]
 800fce0:	2b01      	cmp	r3, #1
 800fce2:	d905      	bls.n	800fcf0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800fce4:	6839      	ldr	r1, [r7, #0]
 800fce6:	6878      	ldr	r0, [r7, #4]
 800fce8:	f000 f985 	bl	800fff6 <USBD_CtlError>
    return USBD_FAIL;
 800fcec:	2303      	movs	r3, #3
 800fcee:	e08c      	b.n	800fe0a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fcf6:	b2db      	uxtb	r3, r3
 800fcf8:	2b02      	cmp	r3, #2
 800fcfa:	d002      	beq.n	800fd02 <USBD_SetConfig+0x3e>
 800fcfc:	2b03      	cmp	r3, #3
 800fcfe:	d029      	beq.n	800fd54 <USBD_SetConfig+0x90>
 800fd00:	e075      	b.n	800fdee <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800fd02:	4b44      	ldr	r3, [pc, #272]	@ (800fe14 <USBD_SetConfig+0x150>)
 800fd04:	781b      	ldrb	r3, [r3, #0]
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	d020      	beq.n	800fd4c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800fd0a:	4b42      	ldr	r3, [pc, #264]	@ (800fe14 <USBD_SetConfig+0x150>)
 800fd0c:	781b      	ldrb	r3, [r3, #0]
 800fd0e:	461a      	mov	r2, r3
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800fd14:	4b3f      	ldr	r3, [pc, #252]	@ (800fe14 <USBD_SetConfig+0x150>)
 800fd16:	781b      	ldrb	r3, [r3, #0]
 800fd18:	4619      	mov	r1, r3
 800fd1a:	6878      	ldr	r0, [r7, #4]
 800fd1c:	f7fe ffcd 	bl	800ecba <USBD_SetClassConfig>
 800fd20:	4603      	mov	r3, r0
 800fd22:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800fd24:	7bfb      	ldrb	r3, [r7, #15]
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	d008      	beq.n	800fd3c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800fd2a:	6839      	ldr	r1, [r7, #0]
 800fd2c:	6878      	ldr	r0, [r7, #4]
 800fd2e:	f000 f962 	bl	800fff6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	2202      	movs	r2, #2
 800fd36:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800fd3a:	e065      	b.n	800fe08 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800fd3c:	6878      	ldr	r0, [r7, #4]
 800fd3e:	f000 fa38 	bl	80101b2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	2203      	movs	r2, #3
 800fd46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800fd4a:	e05d      	b.n	800fe08 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800fd4c:	6878      	ldr	r0, [r7, #4]
 800fd4e:	f000 fa30 	bl	80101b2 <USBD_CtlSendStatus>
      break;
 800fd52:	e059      	b.n	800fe08 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800fd54:	4b2f      	ldr	r3, [pc, #188]	@ (800fe14 <USBD_SetConfig+0x150>)
 800fd56:	781b      	ldrb	r3, [r3, #0]
 800fd58:	2b00      	cmp	r3, #0
 800fd5a:	d112      	bne.n	800fd82 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	2202      	movs	r2, #2
 800fd60:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800fd64:	4b2b      	ldr	r3, [pc, #172]	@ (800fe14 <USBD_SetConfig+0x150>)
 800fd66:	781b      	ldrb	r3, [r3, #0]
 800fd68:	461a      	mov	r2, r3
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800fd6e:	4b29      	ldr	r3, [pc, #164]	@ (800fe14 <USBD_SetConfig+0x150>)
 800fd70:	781b      	ldrb	r3, [r3, #0]
 800fd72:	4619      	mov	r1, r3
 800fd74:	6878      	ldr	r0, [r7, #4]
 800fd76:	f7fe ffbc 	bl	800ecf2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800fd7a:	6878      	ldr	r0, [r7, #4]
 800fd7c:	f000 fa19 	bl	80101b2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800fd80:	e042      	b.n	800fe08 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800fd82:	4b24      	ldr	r3, [pc, #144]	@ (800fe14 <USBD_SetConfig+0x150>)
 800fd84:	781b      	ldrb	r3, [r3, #0]
 800fd86:	461a      	mov	r2, r3
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	685b      	ldr	r3, [r3, #4]
 800fd8c:	429a      	cmp	r2, r3
 800fd8e:	d02a      	beq.n	800fde6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	685b      	ldr	r3, [r3, #4]
 800fd94:	b2db      	uxtb	r3, r3
 800fd96:	4619      	mov	r1, r3
 800fd98:	6878      	ldr	r0, [r7, #4]
 800fd9a:	f7fe ffaa 	bl	800ecf2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800fd9e:	4b1d      	ldr	r3, [pc, #116]	@ (800fe14 <USBD_SetConfig+0x150>)
 800fda0:	781b      	ldrb	r3, [r3, #0]
 800fda2:	461a      	mov	r2, r3
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800fda8:	4b1a      	ldr	r3, [pc, #104]	@ (800fe14 <USBD_SetConfig+0x150>)
 800fdaa:	781b      	ldrb	r3, [r3, #0]
 800fdac:	4619      	mov	r1, r3
 800fdae:	6878      	ldr	r0, [r7, #4]
 800fdb0:	f7fe ff83 	bl	800ecba <USBD_SetClassConfig>
 800fdb4:	4603      	mov	r3, r0
 800fdb6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800fdb8:	7bfb      	ldrb	r3, [r7, #15]
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	d00f      	beq.n	800fdde <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800fdbe:	6839      	ldr	r1, [r7, #0]
 800fdc0:	6878      	ldr	r0, [r7, #4]
 800fdc2:	f000 f918 	bl	800fff6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	685b      	ldr	r3, [r3, #4]
 800fdca:	b2db      	uxtb	r3, r3
 800fdcc:	4619      	mov	r1, r3
 800fdce:	6878      	ldr	r0, [r7, #4]
 800fdd0:	f7fe ff8f 	bl	800ecf2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	2202      	movs	r2, #2
 800fdd8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800fddc:	e014      	b.n	800fe08 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800fdde:	6878      	ldr	r0, [r7, #4]
 800fde0:	f000 f9e7 	bl	80101b2 <USBD_CtlSendStatus>
      break;
 800fde4:	e010      	b.n	800fe08 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800fde6:	6878      	ldr	r0, [r7, #4]
 800fde8:	f000 f9e3 	bl	80101b2 <USBD_CtlSendStatus>
      break;
 800fdec:	e00c      	b.n	800fe08 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800fdee:	6839      	ldr	r1, [r7, #0]
 800fdf0:	6878      	ldr	r0, [r7, #4]
 800fdf2:	f000 f900 	bl	800fff6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800fdf6:	4b07      	ldr	r3, [pc, #28]	@ (800fe14 <USBD_SetConfig+0x150>)
 800fdf8:	781b      	ldrb	r3, [r3, #0]
 800fdfa:	4619      	mov	r1, r3
 800fdfc:	6878      	ldr	r0, [r7, #4]
 800fdfe:	f7fe ff78 	bl	800ecf2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800fe02:	2303      	movs	r3, #3
 800fe04:	73fb      	strb	r3, [r7, #15]
      break;
 800fe06:	bf00      	nop
  }

  return ret;
 800fe08:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe0a:	4618      	mov	r0, r3
 800fe0c:	3710      	adds	r7, #16
 800fe0e:	46bd      	mov	sp, r7
 800fe10:	bd80      	pop	{r7, pc}
 800fe12:	bf00      	nop
 800fe14:	20001084 	.word	0x20001084

0800fe18 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fe18:	b580      	push	{r7, lr}
 800fe1a:	b082      	sub	sp, #8
 800fe1c:	af00      	add	r7, sp, #0
 800fe1e:	6078      	str	r0, [r7, #4]
 800fe20:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800fe22:	683b      	ldr	r3, [r7, #0]
 800fe24:	88db      	ldrh	r3, [r3, #6]
 800fe26:	2b01      	cmp	r3, #1
 800fe28:	d004      	beq.n	800fe34 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800fe2a:	6839      	ldr	r1, [r7, #0]
 800fe2c:	6878      	ldr	r0, [r7, #4]
 800fe2e:	f000 f8e2 	bl	800fff6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800fe32:	e023      	b.n	800fe7c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fe3a:	b2db      	uxtb	r3, r3
 800fe3c:	2b02      	cmp	r3, #2
 800fe3e:	dc02      	bgt.n	800fe46 <USBD_GetConfig+0x2e>
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	dc03      	bgt.n	800fe4c <USBD_GetConfig+0x34>
 800fe44:	e015      	b.n	800fe72 <USBD_GetConfig+0x5a>
 800fe46:	2b03      	cmp	r3, #3
 800fe48:	d00b      	beq.n	800fe62 <USBD_GetConfig+0x4a>
 800fe4a:	e012      	b.n	800fe72 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	2200      	movs	r2, #0
 800fe50:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	3308      	adds	r3, #8
 800fe56:	2201      	movs	r2, #1
 800fe58:	4619      	mov	r1, r3
 800fe5a:	6878      	ldr	r0, [r7, #4]
 800fe5c:	f000 f948 	bl	80100f0 <USBD_CtlSendData>
        break;
 800fe60:	e00c      	b.n	800fe7c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	3304      	adds	r3, #4
 800fe66:	2201      	movs	r2, #1
 800fe68:	4619      	mov	r1, r3
 800fe6a:	6878      	ldr	r0, [r7, #4]
 800fe6c:	f000 f940 	bl	80100f0 <USBD_CtlSendData>
        break;
 800fe70:	e004      	b.n	800fe7c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800fe72:	6839      	ldr	r1, [r7, #0]
 800fe74:	6878      	ldr	r0, [r7, #4]
 800fe76:	f000 f8be 	bl	800fff6 <USBD_CtlError>
        break;
 800fe7a:	bf00      	nop
}
 800fe7c:	bf00      	nop
 800fe7e:	3708      	adds	r7, #8
 800fe80:	46bd      	mov	sp, r7
 800fe82:	bd80      	pop	{r7, pc}

0800fe84 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fe84:	b580      	push	{r7, lr}
 800fe86:	b082      	sub	sp, #8
 800fe88:	af00      	add	r7, sp, #0
 800fe8a:	6078      	str	r0, [r7, #4]
 800fe8c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fe94:	b2db      	uxtb	r3, r3
 800fe96:	3b01      	subs	r3, #1
 800fe98:	2b02      	cmp	r3, #2
 800fe9a:	d81e      	bhi.n	800feda <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800fe9c:	683b      	ldr	r3, [r7, #0]
 800fe9e:	88db      	ldrh	r3, [r3, #6]
 800fea0:	2b02      	cmp	r3, #2
 800fea2:	d004      	beq.n	800feae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800fea4:	6839      	ldr	r1, [r7, #0]
 800fea6:	6878      	ldr	r0, [r7, #4]
 800fea8:	f000 f8a5 	bl	800fff6 <USBD_CtlError>
        break;
 800feac:	e01a      	b.n	800fee4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	2201      	movs	r2, #1
 800feb2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800feba:	2b00      	cmp	r3, #0
 800febc:	d005      	beq.n	800feca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	68db      	ldr	r3, [r3, #12]
 800fec2:	f043 0202 	orr.w	r2, r3, #2
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	330c      	adds	r3, #12
 800fece:	2202      	movs	r2, #2
 800fed0:	4619      	mov	r1, r3
 800fed2:	6878      	ldr	r0, [r7, #4]
 800fed4:	f000 f90c 	bl	80100f0 <USBD_CtlSendData>
      break;
 800fed8:	e004      	b.n	800fee4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800feda:	6839      	ldr	r1, [r7, #0]
 800fedc:	6878      	ldr	r0, [r7, #4]
 800fede:	f000 f88a 	bl	800fff6 <USBD_CtlError>
      break;
 800fee2:	bf00      	nop
  }
}
 800fee4:	bf00      	nop
 800fee6:	3708      	adds	r7, #8
 800fee8:	46bd      	mov	sp, r7
 800feea:	bd80      	pop	{r7, pc}

0800feec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800feec:	b580      	push	{r7, lr}
 800feee:	b082      	sub	sp, #8
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	6078      	str	r0, [r7, #4]
 800fef4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fef6:	683b      	ldr	r3, [r7, #0]
 800fef8:	885b      	ldrh	r3, [r3, #2]
 800fefa:	2b01      	cmp	r3, #1
 800fefc:	d107      	bne.n	800ff0e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	2201      	movs	r2, #1
 800ff02:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ff06:	6878      	ldr	r0, [r7, #4]
 800ff08:	f000 f953 	bl	80101b2 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ff0c:	e013      	b.n	800ff36 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ff0e:	683b      	ldr	r3, [r7, #0]
 800ff10:	885b      	ldrh	r3, [r3, #2]
 800ff12:	2b02      	cmp	r3, #2
 800ff14:	d10b      	bne.n	800ff2e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800ff16:	683b      	ldr	r3, [r7, #0]
 800ff18:	889b      	ldrh	r3, [r3, #4]
 800ff1a:	0a1b      	lsrs	r3, r3, #8
 800ff1c:	b29b      	uxth	r3, r3
 800ff1e:	b2da      	uxtb	r2, r3
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ff26:	6878      	ldr	r0, [r7, #4]
 800ff28:	f000 f943 	bl	80101b2 <USBD_CtlSendStatus>
}
 800ff2c:	e003      	b.n	800ff36 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ff2e:	6839      	ldr	r1, [r7, #0]
 800ff30:	6878      	ldr	r0, [r7, #4]
 800ff32:	f000 f860 	bl	800fff6 <USBD_CtlError>
}
 800ff36:	bf00      	nop
 800ff38:	3708      	adds	r7, #8
 800ff3a:	46bd      	mov	sp, r7
 800ff3c:	bd80      	pop	{r7, pc}

0800ff3e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ff3e:	b580      	push	{r7, lr}
 800ff40:	b082      	sub	sp, #8
 800ff42:	af00      	add	r7, sp, #0
 800ff44:	6078      	str	r0, [r7, #4]
 800ff46:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ff4e:	b2db      	uxtb	r3, r3
 800ff50:	3b01      	subs	r3, #1
 800ff52:	2b02      	cmp	r3, #2
 800ff54:	d80b      	bhi.n	800ff6e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ff56:	683b      	ldr	r3, [r7, #0]
 800ff58:	885b      	ldrh	r3, [r3, #2]
 800ff5a:	2b01      	cmp	r3, #1
 800ff5c:	d10c      	bne.n	800ff78 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	2200      	movs	r2, #0
 800ff62:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ff66:	6878      	ldr	r0, [r7, #4]
 800ff68:	f000 f923 	bl	80101b2 <USBD_CtlSendStatus>
      }
      break;
 800ff6c:	e004      	b.n	800ff78 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ff6e:	6839      	ldr	r1, [r7, #0]
 800ff70:	6878      	ldr	r0, [r7, #4]
 800ff72:	f000 f840 	bl	800fff6 <USBD_CtlError>
      break;
 800ff76:	e000      	b.n	800ff7a <USBD_ClrFeature+0x3c>
      break;
 800ff78:	bf00      	nop
  }
}
 800ff7a:	bf00      	nop
 800ff7c:	3708      	adds	r7, #8
 800ff7e:	46bd      	mov	sp, r7
 800ff80:	bd80      	pop	{r7, pc}

0800ff82 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ff82:	b580      	push	{r7, lr}
 800ff84:	b084      	sub	sp, #16
 800ff86:	af00      	add	r7, sp, #0
 800ff88:	6078      	str	r0, [r7, #4]
 800ff8a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ff8c:	683b      	ldr	r3, [r7, #0]
 800ff8e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ff90:	68fb      	ldr	r3, [r7, #12]
 800ff92:	781a      	ldrb	r2, [r3, #0]
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	3301      	adds	r3, #1
 800ff9c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ff9e:	68fb      	ldr	r3, [r7, #12]
 800ffa0:	781a      	ldrb	r2, [r3, #0]
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	3301      	adds	r3, #1
 800ffaa:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ffac:	68f8      	ldr	r0, [r7, #12]
 800ffae:	f7ff fa3d 	bl	800f42c <SWAPBYTE>
 800ffb2:	4603      	mov	r3, r0
 800ffb4:	461a      	mov	r2, r3
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	3301      	adds	r3, #1
 800ffbe:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ffc0:	68fb      	ldr	r3, [r7, #12]
 800ffc2:	3301      	adds	r3, #1
 800ffc4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ffc6:	68f8      	ldr	r0, [r7, #12]
 800ffc8:	f7ff fa30 	bl	800f42c <SWAPBYTE>
 800ffcc:	4603      	mov	r3, r0
 800ffce:	461a      	mov	r2, r3
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	3301      	adds	r3, #1
 800ffd8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ffda:	68fb      	ldr	r3, [r7, #12]
 800ffdc:	3301      	adds	r3, #1
 800ffde:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ffe0:	68f8      	ldr	r0, [r7, #12]
 800ffe2:	f7ff fa23 	bl	800f42c <SWAPBYTE>
 800ffe6:	4603      	mov	r3, r0
 800ffe8:	461a      	mov	r2, r3
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	80da      	strh	r2, [r3, #6]
}
 800ffee:	bf00      	nop
 800fff0:	3710      	adds	r7, #16
 800fff2:	46bd      	mov	sp, r7
 800fff4:	bd80      	pop	{r7, pc}

0800fff6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fff6:	b580      	push	{r7, lr}
 800fff8:	b082      	sub	sp, #8
 800fffa:	af00      	add	r7, sp, #0
 800fffc:	6078      	str	r0, [r7, #4]
 800fffe:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010000:	2180      	movs	r1, #128	@ 0x80
 8010002:	6878      	ldr	r0, [r7, #4]
 8010004:	f000 fd58 	bl	8010ab8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010008:	2100      	movs	r1, #0
 801000a:	6878      	ldr	r0, [r7, #4]
 801000c:	f000 fd54 	bl	8010ab8 <USBD_LL_StallEP>
}
 8010010:	bf00      	nop
 8010012:	3708      	adds	r7, #8
 8010014:	46bd      	mov	sp, r7
 8010016:	bd80      	pop	{r7, pc}

08010018 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8010018:	b580      	push	{r7, lr}
 801001a:	b086      	sub	sp, #24
 801001c:	af00      	add	r7, sp, #0
 801001e:	60f8      	str	r0, [r7, #12]
 8010020:	60b9      	str	r1, [r7, #8]
 8010022:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8010024:	2300      	movs	r3, #0
 8010026:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	2b00      	cmp	r3, #0
 801002c:	d042      	beq.n	80100b4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 801002e:	68fb      	ldr	r3, [r7, #12]
 8010030:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8010032:	6938      	ldr	r0, [r7, #16]
 8010034:	f000 f842 	bl	80100bc <USBD_GetLen>
 8010038:	4603      	mov	r3, r0
 801003a:	3301      	adds	r3, #1
 801003c:	005b      	lsls	r3, r3, #1
 801003e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010042:	d808      	bhi.n	8010056 <USBD_GetString+0x3e>
 8010044:	6938      	ldr	r0, [r7, #16]
 8010046:	f000 f839 	bl	80100bc <USBD_GetLen>
 801004a:	4603      	mov	r3, r0
 801004c:	3301      	adds	r3, #1
 801004e:	b29b      	uxth	r3, r3
 8010050:	005b      	lsls	r3, r3, #1
 8010052:	b29a      	uxth	r2, r3
 8010054:	e001      	b.n	801005a <USBD_GetString+0x42>
 8010056:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801005e:	7dfb      	ldrb	r3, [r7, #23]
 8010060:	68ba      	ldr	r2, [r7, #8]
 8010062:	4413      	add	r3, r2
 8010064:	687a      	ldr	r2, [r7, #4]
 8010066:	7812      	ldrb	r2, [r2, #0]
 8010068:	701a      	strb	r2, [r3, #0]
  idx++;
 801006a:	7dfb      	ldrb	r3, [r7, #23]
 801006c:	3301      	adds	r3, #1
 801006e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8010070:	7dfb      	ldrb	r3, [r7, #23]
 8010072:	68ba      	ldr	r2, [r7, #8]
 8010074:	4413      	add	r3, r2
 8010076:	2203      	movs	r2, #3
 8010078:	701a      	strb	r2, [r3, #0]
  idx++;
 801007a:	7dfb      	ldrb	r3, [r7, #23]
 801007c:	3301      	adds	r3, #1
 801007e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8010080:	e013      	b.n	80100aa <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8010082:	7dfb      	ldrb	r3, [r7, #23]
 8010084:	68ba      	ldr	r2, [r7, #8]
 8010086:	4413      	add	r3, r2
 8010088:	693a      	ldr	r2, [r7, #16]
 801008a:	7812      	ldrb	r2, [r2, #0]
 801008c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801008e:	693b      	ldr	r3, [r7, #16]
 8010090:	3301      	adds	r3, #1
 8010092:	613b      	str	r3, [r7, #16]
    idx++;
 8010094:	7dfb      	ldrb	r3, [r7, #23]
 8010096:	3301      	adds	r3, #1
 8010098:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801009a:	7dfb      	ldrb	r3, [r7, #23]
 801009c:	68ba      	ldr	r2, [r7, #8]
 801009e:	4413      	add	r3, r2
 80100a0:	2200      	movs	r2, #0
 80100a2:	701a      	strb	r2, [r3, #0]
    idx++;
 80100a4:	7dfb      	ldrb	r3, [r7, #23]
 80100a6:	3301      	adds	r3, #1
 80100a8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80100aa:	693b      	ldr	r3, [r7, #16]
 80100ac:	781b      	ldrb	r3, [r3, #0]
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	d1e7      	bne.n	8010082 <USBD_GetString+0x6a>
 80100b2:	e000      	b.n	80100b6 <USBD_GetString+0x9e>
    return;
 80100b4:	bf00      	nop
  }
}
 80100b6:	3718      	adds	r7, #24
 80100b8:	46bd      	mov	sp, r7
 80100ba:	bd80      	pop	{r7, pc}

080100bc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80100bc:	b480      	push	{r7}
 80100be:	b085      	sub	sp, #20
 80100c0:	af00      	add	r7, sp, #0
 80100c2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80100c4:	2300      	movs	r3, #0
 80100c6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80100cc:	e005      	b.n	80100da <USBD_GetLen+0x1e>
  {
    len++;
 80100ce:	7bfb      	ldrb	r3, [r7, #15]
 80100d0:	3301      	adds	r3, #1
 80100d2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80100d4:	68bb      	ldr	r3, [r7, #8]
 80100d6:	3301      	adds	r3, #1
 80100d8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80100da:	68bb      	ldr	r3, [r7, #8]
 80100dc:	781b      	ldrb	r3, [r3, #0]
 80100de:	2b00      	cmp	r3, #0
 80100e0:	d1f5      	bne.n	80100ce <USBD_GetLen+0x12>
  }

  return len;
 80100e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80100e4:	4618      	mov	r0, r3
 80100e6:	3714      	adds	r7, #20
 80100e8:	46bd      	mov	sp, r7
 80100ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ee:	4770      	bx	lr

080100f0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80100f0:	b580      	push	{r7, lr}
 80100f2:	b084      	sub	sp, #16
 80100f4:	af00      	add	r7, sp, #0
 80100f6:	60f8      	str	r0, [r7, #12]
 80100f8:	60b9      	str	r1, [r7, #8]
 80100fa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80100fc:	68fb      	ldr	r3, [r7, #12]
 80100fe:	2202      	movs	r2, #2
 8010100:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8010104:	68fb      	ldr	r3, [r7, #12]
 8010106:	687a      	ldr	r2, [r7, #4]
 8010108:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 801010a:	68fb      	ldr	r3, [r7, #12]
 801010c:	68ba      	ldr	r2, [r7, #8]
 801010e:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	687a      	ldr	r2, [r7, #4]
 8010114:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	68ba      	ldr	r2, [r7, #8]
 801011a:	2100      	movs	r1, #0
 801011c:	68f8      	ldr	r0, [r7, #12]
 801011e:	f000 fd54 	bl	8010bca <USBD_LL_Transmit>

  return USBD_OK;
 8010122:	2300      	movs	r3, #0
}
 8010124:	4618      	mov	r0, r3
 8010126:	3710      	adds	r7, #16
 8010128:	46bd      	mov	sp, r7
 801012a:	bd80      	pop	{r7, pc}

0801012c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801012c:	b580      	push	{r7, lr}
 801012e:	b084      	sub	sp, #16
 8010130:	af00      	add	r7, sp, #0
 8010132:	60f8      	str	r0, [r7, #12]
 8010134:	60b9      	str	r1, [r7, #8]
 8010136:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	68ba      	ldr	r2, [r7, #8]
 801013c:	2100      	movs	r1, #0
 801013e:	68f8      	ldr	r0, [r7, #12]
 8010140:	f000 fd43 	bl	8010bca <USBD_LL_Transmit>

  return USBD_OK;
 8010144:	2300      	movs	r3, #0
}
 8010146:	4618      	mov	r0, r3
 8010148:	3710      	adds	r7, #16
 801014a:	46bd      	mov	sp, r7
 801014c:	bd80      	pop	{r7, pc}

0801014e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801014e:	b580      	push	{r7, lr}
 8010150:	b084      	sub	sp, #16
 8010152:	af00      	add	r7, sp, #0
 8010154:	60f8      	str	r0, [r7, #12]
 8010156:	60b9      	str	r1, [r7, #8]
 8010158:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801015a:	68fb      	ldr	r3, [r7, #12]
 801015c:	2203      	movs	r2, #3
 801015e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	687a      	ldr	r2, [r7, #4]
 8010166:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 801016a:	68fb      	ldr	r3, [r7, #12]
 801016c:	68ba      	ldr	r2, [r7, #8]
 801016e:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	687a      	ldr	r2, [r7, #4]
 8010176:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	68ba      	ldr	r2, [r7, #8]
 801017e:	2100      	movs	r1, #0
 8010180:	68f8      	ldr	r0, [r7, #12]
 8010182:	f000 fd43 	bl	8010c0c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010186:	2300      	movs	r3, #0
}
 8010188:	4618      	mov	r0, r3
 801018a:	3710      	adds	r7, #16
 801018c:	46bd      	mov	sp, r7
 801018e:	bd80      	pop	{r7, pc}

08010190 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8010190:	b580      	push	{r7, lr}
 8010192:	b084      	sub	sp, #16
 8010194:	af00      	add	r7, sp, #0
 8010196:	60f8      	str	r0, [r7, #12]
 8010198:	60b9      	str	r1, [r7, #8]
 801019a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	68ba      	ldr	r2, [r7, #8]
 80101a0:	2100      	movs	r1, #0
 80101a2:	68f8      	ldr	r0, [r7, #12]
 80101a4:	f000 fd32 	bl	8010c0c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80101a8:	2300      	movs	r3, #0
}
 80101aa:	4618      	mov	r0, r3
 80101ac:	3710      	adds	r7, #16
 80101ae:	46bd      	mov	sp, r7
 80101b0:	bd80      	pop	{r7, pc}

080101b2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80101b2:	b580      	push	{r7, lr}
 80101b4:	b082      	sub	sp, #8
 80101b6:	af00      	add	r7, sp, #0
 80101b8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	2204      	movs	r2, #4
 80101be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80101c2:	2300      	movs	r3, #0
 80101c4:	2200      	movs	r2, #0
 80101c6:	2100      	movs	r1, #0
 80101c8:	6878      	ldr	r0, [r7, #4]
 80101ca:	f000 fcfe 	bl	8010bca <USBD_LL_Transmit>

  return USBD_OK;
 80101ce:	2300      	movs	r3, #0
}
 80101d0:	4618      	mov	r0, r3
 80101d2:	3708      	adds	r7, #8
 80101d4:	46bd      	mov	sp, r7
 80101d6:	bd80      	pop	{r7, pc}

080101d8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80101d8:	b580      	push	{r7, lr}
 80101da:	b082      	sub	sp, #8
 80101dc:	af00      	add	r7, sp, #0
 80101de:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	2205      	movs	r2, #5
 80101e4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80101e8:	2300      	movs	r3, #0
 80101ea:	2200      	movs	r2, #0
 80101ec:	2100      	movs	r1, #0
 80101ee:	6878      	ldr	r0, [r7, #4]
 80101f0:	f000 fd0c 	bl	8010c0c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80101f4:	2300      	movs	r3, #0
}
 80101f6:	4618      	mov	r0, r3
 80101f8:	3708      	adds	r7, #8
 80101fa:	46bd      	mov	sp, r7
 80101fc:	bd80      	pop	{r7, pc}
	...

08010200 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8010200:	b580      	push	{r7, lr}
 8010202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8010204:	2200      	movs	r2, #0
 8010206:	4912      	ldr	r1, [pc, #72]	@ (8010250 <MX_USB_DEVICE_Init+0x50>)
 8010208:	4812      	ldr	r0, [pc, #72]	@ (8010254 <MX_USB_DEVICE_Init+0x54>)
 801020a:	f7fe fcd9 	bl	800ebc0 <USBD_Init>
 801020e:	4603      	mov	r3, r0
 8010210:	2b00      	cmp	r3, #0
 8010212:	d001      	beq.n	8010218 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8010214:	f7f4 f83a 	bl	800428c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8010218:	490f      	ldr	r1, [pc, #60]	@ (8010258 <MX_USB_DEVICE_Init+0x58>)
 801021a:	480e      	ldr	r0, [pc, #56]	@ (8010254 <MX_USB_DEVICE_Init+0x54>)
 801021c:	f7fe fd00 	bl	800ec20 <USBD_RegisterClass>
 8010220:	4603      	mov	r3, r0
 8010222:	2b00      	cmp	r3, #0
 8010224:	d001      	beq.n	801022a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8010226:	f7f4 f831 	bl	800428c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801022a:	490c      	ldr	r1, [pc, #48]	@ (801025c <MX_USB_DEVICE_Init+0x5c>)
 801022c:	4809      	ldr	r0, [pc, #36]	@ (8010254 <MX_USB_DEVICE_Init+0x54>)
 801022e:	f7fe fbf7 	bl	800ea20 <USBD_CDC_RegisterInterface>
 8010232:	4603      	mov	r3, r0
 8010234:	2b00      	cmp	r3, #0
 8010236:	d001      	beq.n	801023c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8010238:	f7f4 f828 	bl	800428c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801023c:	4805      	ldr	r0, [pc, #20]	@ (8010254 <MX_USB_DEVICE_Init+0x54>)
 801023e:	f7fe fd25 	bl	800ec8c <USBD_Start>
 8010242:	4603      	mov	r3, r0
 8010244:	2b00      	cmp	r3, #0
 8010246:	d001      	beq.n	801024c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8010248:	f7f4 f820 	bl	800428c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801024c:	bf00      	nop
 801024e:	bd80      	pop	{r7, pc}
 8010250:	200000b4 	.word	0x200000b4
 8010254:	20001088 	.word	0x20001088
 8010258:	20000020 	.word	0x20000020
 801025c:	200000a0 	.word	0x200000a0

08010260 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8010260:	b580      	push	{r7, lr}
 8010262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8010264:	2200      	movs	r2, #0
 8010266:	4905      	ldr	r1, [pc, #20]	@ (801027c <CDC_Init_FS+0x1c>)
 8010268:	4805      	ldr	r0, [pc, #20]	@ (8010280 <CDC_Init_FS+0x20>)
 801026a:	f7fe fbf3 	bl	800ea54 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801026e:	4905      	ldr	r1, [pc, #20]	@ (8010284 <CDC_Init_FS+0x24>)
 8010270:	4803      	ldr	r0, [pc, #12]	@ (8010280 <CDC_Init_FS+0x20>)
 8010272:	f7fe fc11 	bl	800ea98 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8010276:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8010278:	4618      	mov	r0, r3
 801027a:	bd80      	pop	{r7, pc}
 801027c:	20001ba8 	.word	0x20001ba8
 8010280:	20001088 	.word	0x20001088
 8010284:	200013a8 	.word	0x200013a8

08010288 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8010288:	b480      	push	{r7}
 801028a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 801028c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801028e:	4618      	mov	r0, r3
 8010290:	46bd      	mov	sp, r7
 8010292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010296:	4770      	bx	lr

08010298 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8010298:	b480      	push	{r7}
 801029a:	b083      	sub	sp, #12
 801029c:	af00      	add	r7, sp, #0
 801029e:	4603      	mov	r3, r0
 80102a0:	6039      	str	r1, [r7, #0]
 80102a2:	71fb      	strb	r3, [r7, #7]
 80102a4:	4613      	mov	r3, r2
 80102a6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80102a8:	79fb      	ldrb	r3, [r7, #7]
 80102aa:	2b23      	cmp	r3, #35	@ 0x23
 80102ac:	d84a      	bhi.n	8010344 <CDC_Control_FS+0xac>
 80102ae:	a201      	add	r2, pc, #4	@ (adr r2, 80102b4 <CDC_Control_FS+0x1c>)
 80102b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80102b4:	08010345 	.word	0x08010345
 80102b8:	08010345 	.word	0x08010345
 80102bc:	08010345 	.word	0x08010345
 80102c0:	08010345 	.word	0x08010345
 80102c4:	08010345 	.word	0x08010345
 80102c8:	08010345 	.word	0x08010345
 80102cc:	08010345 	.word	0x08010345
 80102d0:	08010345 	.word	0x08010345
 80102d4:	08010345 	.word	0x08010345
 80102d8:	08010345 	.word	0x08010345
 80102dc:	08010345 	.word	0x08010345
 80102e0:	08010345 	.word	0x08010345
 80102e4:	08010345 	.word	0x08010345
 80102e8:	08010345 	.word	0x08010345
 80102ec:	08010345 	.word	0x08010345
 80102f0:	08010345 	.word	0x08010345
 80102f4:	08010345 	.word	0x08010345
 80102f8:	08010345 	.word	0x08010345
 80102fc:	08010345 	.word	0x08010345
 8010300:	08010345 	.word	0x08010345
 8010304:	08010345 	.word	0x08010345
 8010308:	08010345 	.word	0x08010345
 801030c:	08010345 	.word	0x08010345
 8010310:	08010345 	.word	0x08010345
 8010314:	08010345 	.word	0x08010345
 8010318:	08010345 	.word	0x08010345
 801031c:	08010345 	.word	0x08010345
 8010320:	08010345 	.word	0x08010345
 8010324:	08010345 	.word	0x08010345
 8010328:	08010345 	.word	0x08010345
 801032c:	08010345 	.word	0x08010345
 8010330:	08010345 	.word	0x08010345
 8010334:	08010345 	.word	0x08010345
 8010338:	08010345 	.word	0x08010345
 801033c:	08010345 	.word	0x08010345
 8010340:	08010345 	.word	0x08010345
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8010344:	bf00      	nop
  }

  return (USBD_OK);
 8010346:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8010348:	4618      	mov	r0, r3
 801034a:	370c      	adds	r7, #12
 801034c:	46bd      	mov	sp, r7
 801034e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010352:	4770      	bx	lr

08010354 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8010354:	b580      	push	{r7, lr}
 8010356:	b084      	sub	sp, #16
 8010358:	af00      	add	r7, sp, #0
 801035a:	6078      	str	r0, [r7, #4]
 801035c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
    for (uint32_t i = 0; i < *Len; i++) {
 801035e:	2300      	movs	r3, #0
 8010360:	60fb      	str	r3, [r7, #12]
 8010362:	e04b      	b.n	80103fc <CDC_Receive_FS+0xa8>
        char c = (char)Buf[i];
 8010364:	687a      	ldr	r2, [r7, #4]
 8010366:	68fb      	ldr	r3, [r7, #12]
 8010368:	4413      	add	r3, r2
 801036a:	781b      	ldrb	r3, [r3, #0]
 801036c:	72fb      	strb	r3, [r7, #11]

        // End of command
        if (c == '\r' || c == '\n') {
 801036e:	7afb      	ldrb	r3, [r7, #11]
 8010370:	2b0d      	cmp	r3, #13
 8010372:	d002      	beq.n	801037a <CDC_Receive_FS+0x26>
 8010374:	7afb      	ldrb	r3, [r7, #11]
 8010376:	2b0a      	cmp	r3, #10
 8010378:	d12f      	bne.n	80103da <CDC_Receive_FS+0x86>
            if (cmd_index > 0) {
 801037a:	4b29      	ldr	r3, [pc, #164]	@ (8010420 <CDC_Receive_FS+0xcc>)
 801037c:	781b      	ldrb	r3, [r3, #0]
 801037e:	2b00      	cmp	r3, #0
 8010380:	d039      	beq.n	80103f6 <CDC_Receive_FS+0xa2>
                cmd_buffer[cmd_index] = '\0'; // Null-terminate
 8010382:	4b27      	ldr	r3, [pc, #156]	@ (8010420 <CDC_Receive_FS+0xcc>)
 8010384:	781b      	ldrb	r3, [r3, #0]
 8010386:	461a      	mov	r2, r3
 8010388:	4b26      	ldr	r3, [pc, #152]	@ (8010424 <CDC_Receive_FS+0xd0>)
 801038a:	2100      	movs	r1, #0
 801038c:	5499      	strb	r1, [r3, r2]

                // Process command
                if (strcmp(cmd_buffer, "FLY") == 0) {
 801038e:	4926      	ldr	r1, [pc, #152]	@ (8010428 <CDC_Receive_FS+0xd4>)
 8010390:	4824      	ldr	r0, [pc, #144]	@ (8010424 <CDC_Receive_FS+0xd0>)
 8010392:	f7ef ff1d 	bl	80001d0 <strcmp>
 8010396:	4603      	mov	r3, r0
 8010398:	2b00      	cmp	r3, #0
 801039a:	d107      	bne.n	80103ac <CDC_Receive_FS+0x58>
                    drone_system_state = SYSTEM_STATE_FLY_MODE;
 801039c:	4b23      	ldr	r3, [pc, #140]	@ (801042c <CDC_Receive_FS+0xd8>)
 801039e:	2200      	movs	r2, #0
 80103a0:	701a      	strb	r2, [r3, #0]
                    CDC_Transmit_FS((uint8_t*)"MODE: FLY\r\n", 11);
 80103a2:	210b      	movs	r1, #11
 80103a4:	4822      	ldr	r0, [pc, #136]	@ (8010430 <CDC_Receive_FS+0xdc>)
 80103a6:	f000 f84d 	bl	8010444 <CDC_Transmit_FS>
 80103aa:	e012      	b.n	80103d2 <CDC_Receive_FS+0x7e>
                }
                else if (strcmp(cmd_buffer, "DUMP") == 0) {
 80103ac:	4921      	ldr	r1, [pc, #132]	@ (8010434 <CDC_Receive_FS+0xe0>)
 80103ae:	481d      	ldr	r0, [pc, #116]	@ (8010424 <CDC_Receive_FS+0xd0>)
 80103b0:	f7ef ff0e 	bl	80001d0 <strcmp>
 80103b4:	4603      	mov	r3, r0
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	d107      	bne.n	80103ca <CDC_Receive_FS+0x76>
                    drone_system_state = SYSTEM_STATE_DUMP_DATA_MODE;
 80103ba:	4b1c      	ldr	r3, [pc, #112]	@ (801042c <CDC_Receive_FS+0xd8>)
 80103bc:	2201      	movs	r2, #1
 80103be:	701a      	strb	r2, [r3, #0]
                    CDC_Transmit_FS((uint8_t*)"MODE: DATA DUMP\r\n", 17);
 80103c0:	2111      	movs	r1, #17
 80103c2:	481d      	ldr	r0, [pc, #116]	@ (8010438 <CDC_Receive_FS+0xe4>)
 80103c4:	f000 f83e 	bl	8010444 <CDC_Transmit_FS>
 80103c8:	e003      	b.n	80103d2 <CDC_Receive_FS+0x7e>
                }
                else {
                    CDC_Transmit_FS((uint8_t*)"Unknown command\r\n", 17);
 80103ca:	2111      	movs	r1, #17
 80103cc:	481b      	ldr	r0, [pc, #108]	@ (801043c <CDC_Receive_FS+0xe8>)
 80103ce:	f000 f839 	bl	8010444 <CDC_Transmit_FS>
                }

                cmd_index = 0; // Reset for next command
 80103d2:	4b13      	ldr	r3, [pc, #76]	@ (8010420 <CDC_Receive_FS+0xcc>)
 80103d4:	2200      	movs	r2, #0
 80103d6:	701a      	strb	r2, [r3, #0]
            if (cmd_index > 0) {
 80103d8:	e00d      	b.n	80103f6 <CDC_Receive_FS+0xa2>
            }
        } else {
            // Append character to buffer
            if (cmd_index < CMD_BUFFER_SIZE - 1) {
 80103da:	4b11      	ldr	r3, [pc, #68]	@ (8010420 <CDC_Receive_FS+0xcc>)
 80103dc:	781b      	ldrb	r3, [r3, #0]
 80103de:	2b3e      	cmp	r3, #62	@ 0x3e
 80103e0:	d809      	bhi.n	80103f6 <CDC_Receive_FS+0xa2>
                cmd_buffer[cmd_index++] = c;
 80103e2:	4b0f      	ldr	r3, [pc, #60]	@ (8010420 <CDC_Receive_FS+0xcc>)
 80103e4:	781b      	ldrb	r3, [r3, #0]
 80103e6:	1c5a      	adds	r2, r3, #1
 80103e8:	b2d1      	uxtb	r1, r2
 80103ea:	4a0d      	ldr	r2, [pc, #52]	@ (8010420 <CDC_Receive_FS+0xcc>)
 80103ec:	7011      	strb	r1, [r2, #0]
 80103ee:	4619      	mov	r1, r3
 80103f0:	4a0c      	ldr	r2, [pc, #48]	@ (8010424 <CDC_Receive_FS+0xd0>)
 80103f2:	7afb      	ldrb	r3, [r7, #11]
 80103f4:	5453      	strb	r3, [r2, r1]
    for (uint32_t i = 0; i < *Len; i++) {
 80103f6:	68fb      	ldr	r3, [r7, #12]
 80103f8:	3301      	adds	r3, #1
 80103fa:	60fb      	str	r3, [r7, #12]
 80103fc:	683b      	ldr	r3, [r7, #0]
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	68fa      	ldr	r2, [r7, #12]
 8010402:	429a      	cmp	r2, r3
 8010404:	d3ae      	bcc.n	8010364 <CDC_Receive_FS+0x10>
            }
        }
    }

    // Re-enable USB receive
    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, Buf);
 8010406:	6879      	ldr	r1, [r7, #4]
 8010408:	480d      	ldr	r0, [pc, #52]	@ (8010440 <CDC_Receive_FS+0xec>)
 801040a:	f7fe fb45 	bl	800ea98 <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801040e:	480c      	ldr	r0, [pc, #48]	@ (8010440 <CDC_Receive_FS+0xec>)
 8010410:	f7fe fba0 	bl	800eb54 <USBD_CDC_ReceivePacket>

    return USBD_OK;
 8010414:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8010416:	4618      	mov	r0, r3
 8010418:	3710      	adds	r7, #16
 801041a:	46bd      	mov	sp, r7
 801041c:	bd80      	pop	{r7, pc}
 801041e:	bf00      	nop
 8010420:	200013a4 	.word	0x200013a4
 8010424:	20001364 	.word	0x20001364
 8010428:	08013b80 	.word	0x08013b80
 801042c:	200009e9 	.word	0x200009e9
 8010430:	08013b84 	.word	0x08013b84
 8010434:	08013b90 	.word	0x08013b90
 8010438:	08013b98 	.word	0x08013b98
 801043c:	08013bac 	.word	0x08013bac
 8010440:	20001088 	.word	0x20001088

08010444 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8010444:	b580      	push	{r7, lr}
 8010446:	b084      	sub	sp, #16
 8010448:	af00      	add	r7, sp, #0
 801044a:	6078      	str	r0, [r7, #4]
 801044c:	460b      	mov	r3, r1
 801044e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010450:	2300      	movs	r3, #0
 8010452:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8010454:	4b0d      	ldr	r3, [pc, #52]	@ (801048c <CDC_Transmit_FS+0x48>)
 8010456:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801045a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801045c:	68bb      	ldr	r3, [r7, #8]
 801045e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8010462:	2b00      	cmp	r3, #0
 8010464:	d001      	beq.n	801046a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8010466:	2301      	movs	r3, #1
 8010468:	e00b      	b.n	8010482 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801046a:	887b      	ldrh	r3, [r7, #2]
 801046c:	461a      	mov	r2, r3
 801046e:	6879      	ldr	r1, [r7, #4]
 8010470:	4806      	ldr	r0, [pc, #24]	@ (801048c <CDC_Transmit_FS+0x48>)
 8010472:	f7fe faef 	bl	800ea54 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010476:	4805      	ldr	r0, [pc, #20]	@ (801048c <CDC_Transmit_FS+0x48>)
 8010478:	f7fe fb2c 	bl	800ead4 <USBD_CDC_TransmitPacket>
 801047c:	4603      	mov	r3, r0
 801047e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8010480:	7bfb      	ldrb	r3, [r7, #15]
}
 8010482:	4618      	mov	r0, r3
 8010484:	3710      	adds	r7, #16
 8010486:	46bd      	mov	sp, r7
 8010488:	bd80      	pop	{r7, pc}
 801048a:	bf00      	nop
 801048c:	20001088 	.word	0x20001088

08010490 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8010490:	b480      	push	{r7}
 8010492:	b087      	sub	sp, #28
 8010494:	af00      	add	r7, sp, #0
 8010496:	60f8      	str	r0, [r7, #12]
 8010498:	60b9      	str	r1, [r7, #8]
 801049a:	4613      	mov	r3, r2
 801049c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801049e:	2300      	movs	r3, #0
 80104a0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80104a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80104a6:	4618      	mov	r0, r3
 80104a8:	371c      	adds	r7, #28
 80104aa:	46bd      	mov	sp, r7
 80104ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104b0:	4770      	bx	lr
	...

080104b4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80104b4:	b480      	push	{r7}
 80104b6:	b083      	sub	sp, #12
 80104b8:	af00      	add	r7, sp, #0
 80104ba:	4603      	mov	r3, r0
 80104bc:	6039      	str	r1, [r7, #0]
 80104be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80104c0:	683b      	ldr	r3, [r7, #0]
 80104c2:	2212      	movs	r2, #18
 80104c4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80104c6:	4b03      	ldr	r3, [pc, #12]	@ (80104d4 <USBD_FS_DeviceDescriptor+0x20>)
}
 80104c8:	4618      	mov	r0, r3
 80104ca:	370c      	adds	r7, #12
 80104cc:	46bd      	mov	sp, r7
 80104ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104d2:	4770      	bx	lr
 80104d4:	200000d0 	.word	0x200000d0

080104d8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80104d8:	b480      	push	{r7}
 80104da:	b083      	sub	sp, #12
 80104dc:	af00      	add	r7, sp, #0
 80104de:	4603      	mov	r3, r0
 80104e0:	6039      	str	r1, [r7, #0]
 80104e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80104e4:	683b      	ldr	r3, [r7, #0]
 80104e6:	2204      	movs	r2, #4
 80104e8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80104ea:	4b03      	ldr	r3, [pc, #12]	@ (80104f8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80104ec:	4618      	mov	r0, r3
 80104ee:	370c      	adds	r7, #12
 80104f0:	46bd      	mov	sp, r7
 80104f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104f6:	4770      	bx	lr
 80104f8:	200000e4 	.word	0x200000e4

080104fc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80104fc:	b580      	push	{r7, lr}
 80104fe:	b082      	sub	sp, #8
 8010500:	af00      	add	r7, sp, #0
 8010502:	4603      	mov	r3, r0
 8010504:	6039      	str	r1, [r7, #0]
 8010506:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010508:	79fb      	ldrb	r3, [r7, #7]
 801050a:	2b00      	cmp	r3, #0
 801050c:	d105      	bne.n	801051a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801050e:	683a      	ldr	r2, [r7, #0]
 8010510:	4907      	ldr	r1, [pc, #28]	@ (8010530 <USBD_FS_ProductStrDescriptor+0x34>)
 8010512:	4808      	ldr	r0, [pc, #32]	@ (8010534 <USBD_FS_ProductStrDescriptor+0x38>)
 8010514:	f7ff fd80 	bl	8010018 <USBD_GetString>
 8010518:	e004      	b.n	8010524 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801051a:	683a      	ldr	r2, [r7, #0]
 801051c:	4904      	ldr	r1, [pc, #16]	@ (8010530 <USBD_FS_ProductStrDescriptor+0x34>)
 801051e:	4805      	ldr	r0, [pc, #20]	@ (8010534 <USBD_FS_ProductStrDescriptor+0x38>)
 8010520:	f7ff fd7a 	bl	8010018 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010524:	4b02      	ldr	r3, [pc, #8]	@ (8010530 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8010526:	4618      	mov	r0, r3
 8010528:	3708      	adds	r7, #8
 801052a:	46bd      	mov	sp, r7
 801052c:	bd80      	pop	{r7, pc}
 801052e:	bf00      	nop
 8010530:	200023a8 	.word	0x200023a8
 8010534:	08013bc0 	.word	0x08013bc0

08010538 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010538:	b580      	push	{r7, lr}
 801053a:	b082      	sub	sp, #8
 801053c:	af00      	add	r7, sp, #0
 801053e:	4603      	mov	r3, r0
 8010540:	6039      	str	r1, [r7, #0]
 8010542:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010544:	683a      	ldr	r2, [r7, #0]
 8010546:	4904      	ldr	r1, [pc, #16]	@ (8010558 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8010548:	4804      	ldr	r0, [pc, #16]	@ (801055c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801054a:	f7ff fd65 	bl	8010018 <USBD_GetString>
  return USBD_StrDesc;
 801054e:	4b02      	ldr	r3, [pc, #8]	@ (8010558 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8010550:	4618      	mov	r0, r3
 8010552:	3708      	adds	r7, #8
 8010554:	46bd      	mov	sp, r7
 8010556:	bd80      	pop	{r7, pc}
 8010558:	200023a8 	.word	0x200023a8
 801055c:	08013bd8 	.word	0x08013bd8

08010560 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010560:	b580      	push	{r7, lr}
 8010562:	b082      	sub	sp, #8
 8010564:	af00      	add	r7, sp, #0
 8010566:	4603      	mov	r3, r0
 8010568:	6039      	str	r1, [r7, #0]
 801056a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801056c:	683b      	ldr	r3, [r7, #0]
 801056e:	221a      	movs	r2, #26
 8010570:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8010572:	f000 f843 	bl	80105fc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8010576:	4b02      	ldr	r3, [pc, #8]	@ (8010580 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8010578:	4618      	mov	r0, r3
 801057a:	3708      	adds	r7, #8
 801057c:	46bd      	mov	sp, r7
 801057e:	bd80      	pop	{r7, pc}
 8010580:	200000e8 	.word	0x200000e8

08010584 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010584:	b580      	push	{r7, lr}
 8010586:	b082      	sub	sp, #8
 8010588:	af00      	add	r7, sp, #0
 801058a:	4603      	mov	r3, r0
 801058c:	6039      	str	r1, [r7, #0]
 801058e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010590:	79fb      	ldrb	r3, [r7, #7]
 8010592:	2b00      	cmp	r3, #0
 8010594:	d105      	bne.n	80105a2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010596:	683a      	ldr	r2, [r7, #0]
 8010598:	4907      	ldr	r1, [pc, #28]	@ (80105b8 <USBD_FS_ConfigStrDescriptor+0x34>)
 801059a:	4808      	ldr	r0, [pc, #32]	@ (80105bc <USBD_FS_ConfigStrDescriptor+0x38>)
 801059c:	f7ff fd3c 	bl	8010018 <USBD_GetString>
 80105a0:	e004      	b.n	80105ac <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80105a2:	683a      	ldr	r2, [r7, #0]
 80105a4:	4904      	ldr	r1, [pc, #16]	@ (80105b8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80105a6:	4805      	ldr	r0, [pc, #20]	@ (80105bc <USBD_FS_ConfigStrDescriptor+0x38>)
 80105a8:	f7ff fd36 	bl	8010018 <USBD_GetString>
  }
  return USBD_StrDesc;
 80105ac:	4b02      	ldr	r3, [pc, #8]	@ (80105b8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80105ae:	4618      	mov	r0, r3
 80105b0:	3708      	adds	r7, #8
 80105b2:	46bd      	mov	sp, r7
 80105b4:	bd80      	pop	{r7, pc}
 80105b6:	bf00      	nop
 80105b8:	200023a8 	.word	0x200023a8
 80105bc:	08013bec 	.word	0x08013bec

080105c0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80105c0:	b580      	push	{r7, lr}
 80105c2:	b082      	sub	sp, #8
 80105c4:	af00      	add	r7, sp, #0
 80105c6:	4603      	mov	r3, r0
 80105c8:	6039      	str	r1, [r7, #0]
 80105ca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80105cc:	79fb      	ldrb	r3, [r7, #7]
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d105      	bne.n	80105de <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80105d2:	683a      	ldr	r2, [r7, #0]
 80105d4:	4907      	ldr	r1, [pc, #28]	@ (80105f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80105d6:	4808      	ldr	r0, [pc, #32]	@ (80105f8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80105d8:	f7ff fd1e 	bl	8010018 <USBD_GetString>
 80105dc:	e004      	b.n	80105e8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80105de:	683a      	ldr	r2, [r7, #0]
 80105e0:	4904      	ldr	r1, [pc, #16]	@ (80105f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80105e2:	4805      	ldr	r0, [pc, #20]	@ (80105f8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80105e4:	f7ff fd18 	bl	8010018 <USBD_GetString>
  }
  return USBD_StrDesc;
 80105e8:	4b02      	ldr	r3, [pc, #8]	@ (80105f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80105ea:	4618      	mov	r0, r3
 80105ec:	3708      	adds	r7, #8
 80105ee:	46bd      	mov	sp, r7
 80105f0:	bd80      	pop	{r7, pc}
 80105f2:	bf00      	nop
 80105f4:	200023a8 	.word	0x200023a8
 80105f8:	08013bf8 	.word	0x08013bf8

080105fc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80105fc:	b580      	push	{r7, lr}
 80105fe:	b084      	sub	sp, #16
 8010600:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8010602:	4b0f      	ldr	r3, [pc, #60]	@ (8010640 <Get_SerialNum+0x44>)
 8010604:	681b      	ldr	r3, [r3, #0]
 8010606:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010608:	4b0e      	ldr	r3, [pc, #56]	@ (8010644 <Get_SerialNum+0x48>)
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801060e:	4b0e      	ldr	r3, [pc, #56]	@ (8010648 <Get_SerialNum+0x4c>)
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010614:	68fa      	ldr	r2, [r7, #12]
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	4413      	add	r3, r2
 801061a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801061c:	68fb      	ldr	r3, [r7, #12]
 801061e:	2b00      	cmp	r3, #0
 8010620:	d009      	beq.n	8010636 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8010622:	2208      	movs	r2, #8
 8010624:	4909      	ldr	r1, [pc, #36]	@ (801064c <Get_SerialNum+0x50>)
 8010626:	68f8      	ldr	r0, [r7, #12]
 8010628:	f000 f814 	bl	8010654 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801062c:	2204      	movs	r2, #4
 801062e:	4908      	ldr	r1, [pc, #32]	@ (8010650 <Get_SerialNum+0x54>)
 8010630:	68b8      	ldr	r0, [r7, #8]
 8010632:	f000 f80f 	bl	8010654 <IntToUnicode>
  }
}
 8010636:	bf00      	nop
 8010638:	3710      	adds	r7, #16
 801063a:	46bd      	mov	sp, r7
 801063c:	bd80      	pop	{r7, pc}
 801063e:	bf00      	nop
 8010640:	1fff7a10 	.word	0x1fff7a10
 8010644:	1fff7a14 	.word	0x1fff7a14
 8010648:	1fff7a18 	.word	0x1fff7a18
 801064c:	200000ea 	.word	0x200000ea
 8010650:	200000fa 	.word	0x200000fa

08010654 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8010654:	b480      	push	{r7}
 8010656:	b087      	sub	sp, #28
 8010658:	af00      	add	r7, sp, #0
 801065a:	60f8      	str	r0, [r7, #12]
 801065c:	60b9      	str	r1, [r7, #8]
 801065e:	4613      	mov	r3, r2
 8010660:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8010662:	2300      	movs	r3, #0
 8010664:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8010666:	2300      	movs	r3, #0
 8010668:	75fb      	strb	r3, [r7, #23]
 801066a:	e027      	b.n	80106bc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801066c:	68fb      	ldr	r3, [r7, #12]
 801066e:	0f1b      	lsrs	r3, r3, #28
 8010670:	2b09      	cmp	r3, #9
 8010672:	d80b      	bhi.n	801068c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8010674:	68fb      	ldr	r3, [r7, #12]
 8010676:	0f1b      	lsrs	r3, r3, #28
 8010678:	b2da      	uxtb	r2, r3
 801067a:	7dfb      	ldrb	r3, [r7, #23]
 801067c:	005b      	lsls	r3, r3, #1
 801067e:	4619      	mov	r1, r3
 8010680:	68bb      	ldr	r3, [r7, #8]
 8010682:	440b      	add	r3, r1
 8010684:	3230      	adds	r2, #48	@ 0x30
 8010686:	b2d2      	uxtb	r2, r2
 8010688:	701a      	strb	r2, [r3, #0]
 801068a:	e00a      	b.n	80106a2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801068c:	68fb      	ldr	r3, [r7, #12]
 801068e:	0f1b      	lsrs	r3, r3, #28
 8010690:	b2da      	uxtb	r2, r3
 8010692:	7dfb      	ldrb	r3, [r7, #23]
 8010694:	005b      	lsls	r3, r3, #1
 8010696:	4619      	mov	r1, r3
 8010698:	68bb      	ldr	r3, [r7, #8]
 801069a:	440b      	add	r3, r1
 801069c:	3237      	adds	r2, #55	@ 0x37
 801069e:	b2d2      	uxtb	r2, r2
 80106a0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80106a2:	68fb      	ldr	r3, [r7, #12]
 80106a4:	011b      	lsls	r3, r3, #4
 80106a6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80106a8:	7dfb      	ldrb	r3, [r7, #23]
 80106aa:	005b      	lsls	r3, r3, #1
 80106ac:	3301      	adds	r3, #1
 80106ae:	68ba      	ldr	r2, [r7, #8]
 80106b0:	4413      	add	r3, r2
 80106b2:	2200      	movs	r2, #0
 80106b4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80106b6:	7dfb      	ldrb	r3, [r7, #23]
 80106b8:	3301      	adds	r3, #1
 80106ba:	75fb      	strb	r3, [r7, #23]
 80106bc:	7dfa      	ldrb	r2, [r7, #23]
 80106be:	79fb      	ldrb	r3, [r7, #7]
 80106c0:	429a      	cmp	r2, r3
 80106c2:	d3d3      	bcc.n	801066c <IntToUnicode+0x18>
  }
}
 80106c4:	bf00      	nop
 80106c6:	bf00      	nop
 80106c8:	371c      	adds	r7, #28
 80106ca:	46bd      	mov	sp, r7
 80106cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106d0:	4770      	bx	lr
	...

080106d4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80106d4:	b580      	push	{r7, lr}
 80106d6:	b08a      	sub	sp, #40	@ 0x28
 80106d8:	af00      	add	r7, sp, #0
 80106da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80106dc:	f107 0314 	add.w	r3, r7, #20
 80106e0:	2200      	movs	r2, #0
 80106e2:	601a      	str	r2, [r3, #0]
 80106e4:	605a      	str	r2, [r3, #4]
 80106e6:	609a      	str	r2, [r3, #8]
 80106e8:	60da      	str	r2, [r3, #12]
 80106ea:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	681b      	ldr	r3, [r3, #0]
 80106f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80106f4:	d13a      	bne.n	801076c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80106f6:	2300      	movs	r3, #0
 80106f8:	613b      	str	r3, [r7, #16]
 80106fa:	4b1e      	ldr	r3, [pc, #120]	@ (8010774 <HAL_PCD_MspInit+0xa0>)
 80106fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80106fe:	4a1d      	ldr	r2, [pc, #116]	@ (8010774 <HAL_PCD_MspInit+0xa0>)
 8010700:	f043 0301 	orr.w	r3, r3, #1
 8010704:	6313      	str	r3, [r2, #48]	@ 0x30
 8010706:	4b1b      	ldr	r3, [pc, #108]	@ (8010774 <HAL_PCD_MspInit+0xa0>)
 8010708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801070a:	f003 0301 	and.w	r3, r3, #1
 801070e:	613b      	str	r3, [r7, #16]
 8010710:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8010712:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8010716:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010718:	2302      	movs	r3, #2
 801071a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801071c:	2300      	movs	r3, #0
 801071e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010720:	2303      	movs	r3, #3
 8010722:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8010724:	230a      	movs	r3, #10
 8010726:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010728:	f107 0314 	add.w	r3, r7, #20
 801072c:	4619      	mov	r1, r3
 801072e:	4812      	ldr	r0, [pc, #72]	@ (8010778 <HAL_PCD_MspInit+0xa4>)
 8010730:	f7f6 fe8e 	bl	8007450 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010734:	4b0f      	ldr	r3, [pc, #60]	@ (8010774 <HAL_PCD_MspInit+0xa0>)
 8010736:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010738:	4a0e      	ldr	r2, [pc, #56]	@ (8010774 <HAL_PCD_MspInit+0xa0>)
 801073a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801073e:	6353      	str	r3, [r2, #52]	@ 0x34
 8010740:	2300      	movs	r3, #0
 8010742:	60fb      	str	r3, [r7, #12]
 8010744:	4b0b      	ldr	r3, [pc, #44]	@ (8010774 <HAL_PCD_MspInit+0xa0>)
 8010746:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010748:	4a0a      	ldr	r2, [pc, #40]	@ (8010774 <HAL_PCD_MspInit+0xa0>)
 801074a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801074e:	6453      	str	r3, [r2, #68]	@ 0x44
 8010750:	4b08      	ldr	r3, [pc, #32]	@ (8010774 <HAL_PCD_MspInit+0xa0>)
 8010752:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010754:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010758:	60fb      	str	r3, [r7, #12]
 801075a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 801075c:	2200      	movs	r2, #0
 801075e:	2100      	movs	r1, #0
 8010760:	2043      	movs	r0, #67	@ 0x43
 8010762:	f7f6 fa3c 	bl	8006bde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8010766:	2043      	movs	r0, #67	@ 0x43
 8010768:	f7f6 fa55 	bl	8006c16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801076c:	bf00      	nop
 801076e:	3728      	adds	r7, #40	@ 0x28
 8010770:	46bd      	mov	sp, r7
 8010772:	bd80      	pop	{r7, pc}
 8010774:	40023800 	.word	0x40023800
 8010778:	40020000 	.word	0x40020000

0801077c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801077c:	b580      	push	{r7, lr}
 801077e:	b082      	sub	sp, #8
 8010780:	af00      	add	r7, sp, #0
 8010782:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8010790:	4619      	mov	r1, r3
 8010792:	4610      	mov	r0, r2
 8010794:	f7fe fac7 	bl	800ed26 <USBD_LL_SetupStage>
}
 8010798:	bf00      	nop
 801079a:	3708      	adds	r7, #8
 801079c:	46bd      	mov	sp, r7
 801079e:	bd80      	pop	{r7, pc}

080107a0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80107a0:	b580      	push	{r7, lr}
 80107a2:	b082      	sub	sp, #8
 80107a4:	af00      	add	r7, sp, #0
 80107a6:	6078      	str	r0, [r7, #4]
 80107a8:	460b      	mov	r3, r1
 80107aa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80107b2:	78fa      	ldrb	r2, [r7, #3]
 80107b4:	6879      	ldr	r1, [r7, #4]
 80107b6:	4613      	mov	r3, r2
 80107b8:	00db      	lsls	r3, r3, #3
 80107ba:	4413      	add	r3, r2
 80107bc:	009b      	lsls	r3, r3, #2
 80107be:	440b      	add	r3, r1
 80107c0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80107c4:	681a      	ldr	r2, [r3, #0]
 80107c6:	78fb      	ldrb	r3, [r7, #3]
 80107c8:	4619      	mov	r1, r3
 80107ca:	f7fe fb01 	bl	800edd0 <USBD_LL_DataOutStage>
}
 80107ce:	bf00      	nop
 80107d0:	3708      	adds	r7, #8
 80107d2:	46bd      	mov	sp, r7
 80107d4:	bd80      	pop	{r7, pc}

080107d6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80107d6:	b580      	push	{r7, lr}
 80107d8:	b082      	sub	sp, #8
 80107da:	af00      	add	r7, sp, #0
 80107dc:	6078      	str	r0, [r7, #4]
 80107de:	460b      	mov	r3, r1
 80107e0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80107e8:	78fa      	ldrb	r2, [r7, #3]
 80107ea:	6879      	ldr	r1, [r7, #4]
 80107ec:	4613      	mov	r3, r2
 80107ee:	00db      	lsls	r3, r3, #3
 80107f0:	4413      	add	r3, r2
 80107f2:	009b      	lsls	r3, r3, #2
 80107f4:	440b      	add	r3, r1
 80107f6:	3320      	adds	r3, #32
 80107f8:	681a      	ldr	r2, [r3, #0]
 80107fa:	78fb      	ldrb	r3, [r7, #3]
 80107fc:	4619      	mov	r1, r3
 80107fe:	f7fe fba3 	bl	800ef48 <USBD_LL_DataInStage>
}
 8010802:	bf00      	nop
 8010804:	3708      	adds	r7, #8
 8010806:	46bd      	mov	sp, r7
 8010808:	bd80      	pop	{r7, pc}

0801080a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801080a:	b580      	push	{r7, lr}
 801080c:	b082      	sub	sp, #8
 801080e:	af00      	add	r7, sp, #0
 8010810:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010818:	4618      	mov	r0, r3
 801081a:	f7fe fce7 	bl	800f1ec <USBD_LL_SOF>
}
 801081e:	bf00      	nop
 8010820:	3708      	adds	r7, #8
 8010822:	46bd      	mov	sp, r7
 8010824:	bd80      	pop	{r7, pc}

08010826 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010826:	b580      	push	{r7, lr}
 8010828:	b084      	sub	sp, #16
 801082a:	af00      	add	r7, sp, #0
 801082c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801082e:	2301      	movs	r3, #1
 8010830:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	79db      	ldrb	r3, [r3, #7]
 8010836:	2b00      	cmp	r3, #0
 8010838:	d102      	bne.n	8010840 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801083a:	2300      	movs	r3, #0
 801083c:	73fb      	strb	r3, [r7, #15]
 801083e:	e008      	b.n	8010852 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	79db      	ldrb	r3, [r3, #7]
 8010844:	2b02      	cmp	r3, #2
 8010846:	d102      	bne.n	801084e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8010848:	2301      	movs	r3, #1
 801084a:	73fb      	strb	r3, [r7, #15]
 801084c:	e001      	b.n	8010852 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801084e:	f7f3 fd1d 	bl	800428c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010858:	7bfa      	ldrb	r2, [r7, #15]
 801085a:	4611      	mov	r1, r2
 801085c:	4618      	mov	r0, r3
 801085e:	f7fe fc81 	bl	800f164 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010868:	4618      	mov	r0, r3
 801086a:	f7fe fc28 	bl	800f0be <USBD_LL_Reset>
}
 801086e:	bf00      	nop
 8010870:	3710      	adds	r7, #16
 8010872:	46bd      	mov	sp, r7
 8010874:	bd80      	pop	{r7, pc}
	...

08010878 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010878:	b580      	push	{r7, lr}
 801087a:	b082      	sub	sp, #8
 801087c:	af00      	add	r7, sp, #0
 801087e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010886:	4618      	mov	r0, r3
 8010888:	f7fe fc7c 	bl	800f184 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	681b      	ldr	r3, [r3, #0]
 8010890:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010894:	681b      	ldr	r3, [r3, #0]
 8010896:	687a      	ldr	r2, [r7, #4]
 8010898:	6812      	ldr	r2, [r2, #0]
 801089a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801089e:	f043 0301 	orr.w	r3, r3, #1
 80108a2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	7adb      	ldrb	r3, [r3, #11]
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	d005      	beq.n	80108b8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80108ac:	4b04      	ldr	r3, [pc, #16]	@ (80108c0 <HAL_PCD_SuspendCallback+0x48>)
 80108ae:	691b      	ldr	r3, [r3, #16]
 80108b0:	4a03      	ldr	r2, [pc, #12]	@ (80108c0 <HAL_PCD_SuspendCallback+0x48>)
 80108b2:	f043 0306 	orr.w	r3, r3, #6
 80108b6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80108b8:	bf00      	nop
 80108ba:	3708      	adds	r7, #8
 80108bc:	46bd      	mov	sp, r7
 80108be:	bd80      	pop	{r7, pc}
 80108c0:	e000ed00 	.word	0xe000ed00

080108c4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80108c4:	b580      	push	{r7, lr}
 80108c6:	b082      	sub	sp, #8
 80108c8:	af00      	add	r7, sp, #0
 80108ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80108d2:	4618      	mov	r0, r3
 80108d4:	f7fe fc72 	bl	800f1bc <USBD_LL_Resume>
}
 80108d8:	bf00      	nop
 80108da:	3708      	adds	r7, #8
 80108dc:	46bd      	mov	sp, r7
 80108de:	bd80      	pop	{r7, pc}

080108e0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80108e0:	b580      	push	{r7, lr}
 80108e2:	b082      	sub	sp, #8
 80108e4:	af00      	add	r7, sp, #0
 80108e6:	6078      	str	r0, [r7, #4]
 80108e8:	460b      	mov	r3, r1
 80108ea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80108f2:	78fa      	ldrb	r2, [r7, #3]
 80108f4:	4611      	mov	r1, r2
 80108f6:	4618      	mov	r0, r3
 80108f8:	f7fe fcca 	bl	800f290 <USBD_LL_IsoOUTIncomplete>
}
 80108fc:	bf00      	nop
 80108fe:	3708      	adds	r7, #8
 8010900:	46bd      	mov	sp, r7
 8010902:	bd80      	pop	{r7, pc}

08010904 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010904:	b580      	push	{r7, lr}
 8010906:	b082      	sub	sp, #8
 8010908:	af00      	add	r7, sp, #0
 801090a:	6078      	str	r0, [r7, #4]
 801090c:	460b      	mov	r3, r1
 801090e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010916:	78fa      	ldrb	r2, [r7, #3]
 8010918:	4611      	mov	r1, r2
 801091a:	4618      	mov	r0, r3
 801091c:	f7fe fc86 	bl	800f22c <USBD_LL_IsoINIncomplete>
}
 8010920:	bf00      	nop
 8010922:	3708      	adds	r7, #8
 8010924:	46bd      	mov	sp, r7
 8010926:	bd80      	pop	{r7, pc}

08010928 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010928:	b580      	push	{r7, lr}
 801092a:	b082      	sub	sp, #8
 801092c:	af00      	add	r7, sp, #0
 801092e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010936:	4618      	mov	r0, r3
 8010938:	f7fe fcdc 	bl	800f2f4 <USBD_LL_DevConnected>
}
 801093c:	bf00      	nop
 801093e:	3708      	adds	r7, #8
 8010940:	46bd      	mov	sp, r7
 8010942:	bd80      	pop	{r7, pc}

08010944 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010944:	b580      	push	{r7, lr}
 8010946:	b082      	sub	sp, #8
 8010948:	af00      	add	r7, sp, #0
 801094a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010952:	4618      	mov	r0, r3
 8010954:	f7fe fcd9 	bl	800f30a <USBD_LL_DevDisconnected>
}
 8010958:	bf00      	nop
 801095a:	3708      	adds	r7, #8
 801095c:	46bd      	mov	sp, r7
 801095e:	bd80      	pop	{r7, pc}

08010960 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010960:	b580      	push	{r7, lr}
 8010962:	b082      	sub	sp, #8
 8010964:	af00      	add	r7, sp, #0
 8010966:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	781b      	ldrb	r3, [r3, #0]
 801096c:	2b00      	cmp	r3, #0
 801096e:	d13c      	bne.n	80109ea <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8010970:	4a20      	ldr	r2, [pc, #128]	@ (80109f4 <USBD_LL_Init+0x94>)
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	4a1e      	ldr	r2, [pc, #120]	@ (80109f4 <USBD_LL_Init+0x94>)
 801097c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8010980:	4b1c      	ldr	r3, [pc, #112]	@ (80109f4 <USBD_LL_Init+0x94>)
 8010982:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8010986:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8010988:	4b1a      	ldr	r3, [pc, #104]	@ (80109f4 <USBD_LL_Init+0x94>)
 801098a:	2204      	movs	r2, #4
 801098c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801098e:	4b19      	ldr	r3, [pc, #100]	@ (80109f4 <USBD_LL_Init+0x94>)
 8010990:	2202      	movs	r2, #2
 8010992:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8010994:	4b17      	ldr	r3, [pc, #92]	@ (80109f4 <USBD_LL_Init+0x94>)
 8010996:	2200      	movs	r2, #0
 8010998:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801099a:	4b16      	ldr	r3, [pc, #88]	@ (80109f4 <USBD_LL_Init+0x94>)
 801099c:	2202      	movs	r2, #2
 801099e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80109a0:	4b14      	ldr	r3, [pc, #80]	@ (80109f4 <USBD_LL_Init+0x94>)
 80109a2:	2200      	movs	r2, #0
 80109a4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80109a6:	4b13      	ldr	r3, [pc, #76]	@ (80109f4 <USBD_LL_Init+0x94>)
 80109a8:	2200      	movs	r2, #0
 80109aa:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80109ac:	4b11      	ldr	r3, [pc, #68]	@ (80109f4 <USBD_LL_Init+0x94>)
 80109ae:	2200      	movs	r2, #0
 80109b0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80109b2:	4b10      	ldr	r3, [pc, #64]	@ (80109f4 <USBD_LL_Init+0x94>)
 80109b4:	2200      	movs	r2, #0
 80109b6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80109b8:	4b0e      	ldr	r3, [pc, #56]	@ (80109f4 <USBD_LL_Init+0x94>)
 80109ba:	2200      	movs	r2, #0
 80109bc:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80109be:	480d      	ldr	r0, [pc, #52]	@ (80109f4 <USBD_LL_Init+0x94>)
 80109c0:	f7f6 fefb 	bl	80077ba <HAL_PCD_Init>
 80109c4:	4603      	mov	r3, r0
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	d001      	beq.n	80109ce <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80109ca:	f7f3 fc5f 	bl	800428c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80109ce:	2180      	movs	r1, #128	@ 0x80
 80109d0:	4808      	ldr	r0, [pc, #32]	@ (80109f4 <USBD_LL_Init+0x94>)
 80109d2:	f7f8 f928 	bl	8008c26 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80109d6:	2240      	movs	r2, #64	@ 0x40
 80109d8:	2100      	movs	r1, #0
 80109da:	4806      	ldr	r0, [pc, #24]	@ (80109f4 <USBD_LL_Init+0x94>)
 80109dc:	f7f8 f8dc 	bl	8008b98 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80109e0:	2280      	movs	r2, #128	@ 0x80
 80109e2:	2101      	movs	r1, #1
 80109e4:	4803      	ldr	r0, [pc, #12]	@ (80109f4 <USBD_LL_Init+0x94>)
 80109e6:	f7f8 f8d7 	bl	8008b98 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80109ea:	2300      	movs	r3, #0
}
 80109ec:	4618      	mov	r0, r3
 80109ee:	3708      	adds	r7, #8
 80109f0:	46bd      	mov	sp, r7
 80109f2:	bd80      	pop	{r7, pc}
 80109f4:	200025a8 	.word	0x200025a8

080109f8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80109f8:	b580      	push	{r7, lr}
 80109fa:	b084      	sub	sp, #16
 80109fc:	af00      	add	r7, sp, #0
 80109fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010a00:	2300      	movs	r3, #0
 8010a02:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010a04:	2300      	movs	r3, #0
 8010a06:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010a0e:	4618      	mov	r0, r3
 8010a10:	f7f6 ffe2 	bl	80079d8 <HAL_PCD_Start>
 8010a14:	4603      	mov	r3, r0
 8010a16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010a18:	7bfb      	ldrb	r3, [r7, #15]
 8010a1a:	4618      	mov	r0, r3
 8010a1c:	f000 f942 	bl	8010ca4 <USBD_Get_USB_Status>
 8010a20:	4603      	mov	r3, r0
 8010a22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010a24:	7bbb      	ldrb	r3, [r7, #14]
}
 8010a26:	4618      	mov	r0, r3
 8010a28:	3710      	adds	r7, #16
 8010a2a:	46bd      	mov	sp, r7
 8010a2c:	bd80      	pop	{r7, pc}

08010a2e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010a2e:	b580      	push	{r7, lr}
 8010a30:	b084      	sub	sp, #16
 8010a32:	af00      	add	r7, sp, #0
 8010a34:	6078      	str	r0, [r7, #4]
 8010a36:	4608      	mov	r0, r1
 8010a38:	4611      	mov	r1, r2
 8010a3a:	461a      	mov	r2, r3
 8010a3c:	4603      	mov	r3, r0
 8010a3e:	70fb      	strb	r3, [r7, #3]
 8010a40:	460b      	mov	r3, r1
 8010a42:	70bb      	strb	r3, [r7, #2]
 8010a44:	4613      	mov	r3, r2
 8010a46:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010a48:	2300      	movs	r3, #0
 8010a4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010a4c:	2300      	movs	r3, #0
 8010a4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010a56:	78bb      	ldrb	r3, [r7, #2]
 8010a58:	883a      	ldrh	r2, [r7, #0]
 8010a5a:	78f9      	ldrb	r1, [r7, #3]
 8010a5c:	f7f7 fcb6 	bl	80083cc <HAL_PCD_EP_Open>
 8010a60:	4603      	mov	r3, r0
 8010a62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010a64:	7bfb      	ldrb	r3, [r7, #15]
 8010a66:	4618      	mov	r0, r3
 8010a68:	f000 f91c 	bl	8010ca4 <USBD_Get_USB_Status>
 8010a6c:	4603      	mov	r3, r0
 8010a6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010a70:	7bbb      	ldrb	r3, [r7, #14]
}
 8010a72:	4618      	mov	r0, r3
 8010a74:	3710      	adds	r7, #16
 8010a76:	46bd      	mov	sp, r7
 8010a78:	bd80      	pop	{r7, pc}

08010a7a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010a7a:	b580      	push	{r7, lr}
 8010a7c:	b084      	sub	sp, #16
 8010a7e:	af00      	add	r7, sp, #0
 8010a80:	6078      	str	r0, [r7, #4]
 8010a82:	460b      	mov	r3, r1
 8010a84:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010a86:	2300      	movs	r3, #0
 8010a88:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010a8a:	2300      	movs	r3, #0
 8010a8c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010a94:	78fa      	ldrb	r2, [r7, #3]
 8010a96:	4611      	mov	r1, r2
 8010a98:	4618      	mov	r0, r3
 8010a9a:	f7f7 fd01 	bl	80084a0 <HAL_PCD_EP_Close>
 8010a9e:	4603      	mov	r3, r0
 8010aa0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010aa2:	7bfb      	ldrb	r3, [r7, #15]
 8010aa4:	4618      	mov	r0, r3
 8010aa6:	f000 f8fd 	bl	8010ca4 <USBD_Get_USB_Status>
 8010aaa:	4603      	mov	r3, r0
 8010aac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010aae:	7bbb      	ldrb	r3, [r7, #14]
}
 8010ab0:	4618      	mov	r0, r3
 8010ab2:	3710      	adds	r7, #16
 8010ab4:	46bd      	mov	sp, r7
 8010ab6:	bd80      	pop	{r7, pc}

08010ab8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010ab8:	b580      	push	{r7, lr}
 8010aba:	b084      	sub	sp, #16
 8010abc:	af00      	add	r7, sp, #0
 8010abe:	6078      	str	r0, [r7, #4]
 8010ac0:	460b      	mov	r3, r1
 8010ac2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010ac4:	2300      	movs	r3, #0
 8010ac6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010ac8:	2300      	movs	r3, #0
 8010aca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010ad2:	78fa      	ldrb	r2, [r7, #3]
 8010ad4:	4611      	mov	r1, r2
 8010ad6:	4618      	mov	r0, r3
 8010ad8:	f7f7 fdb9 	bl	800864e <HAL_PCD_EP_SetStall>
 8010adc:	4603      	mov	r3, r0
 8010ade:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010ae0:	7bfb      	ldrb	r3, [r7, #15]
 8010ae2:	4618      	mov	r0, r3
 8010ae4:	f000 f8de 	bl	8010ca4 <USBD_Get_USB_Status>
 8010ae8:	4603      	mov	r3, r0
 8010aea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010aec:	7bbb      	ldrb	r3, [r7, #14]
}
 8010aee:	4618      	mov	r0, r3
 8010af0:	3710      	adds	r7, #16
 8010af2:	46bd      	mov	sp, r7
 8010af4:	bd80      	pop	{r7, pc}

08010af6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010af6:	b580      	push	{r7, lr}
 8010af8:	b084      	sub	sp, #16
 8010afa:	af00      	add	r7, sp, #0
 8010afc:	6078      	str	r0, [r7, #4]
 8010afe:	460b      	mov	r3, r1
 8010b00:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010b02:	2300      	movs	r3, #0
 8010b04:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010b06:	2300      	movs	r3, #0
 8010b08:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010b10:	78fa      	ldrb	r2, [r7, #3]
 8010b12:	4611      	mov	r1, r2
 8010b14:	4618      	mov	r0, r3
 8010b16:	f7f7 fdfd 	bl	8008714 <HAL_PCD_EP_ClrStall>
 8010b1a:	4603      	mov	r3, r0
 8010b1c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010b1e:	7bfb      	ldrb	r3, [r7, #15]
 8010b20:	4618      	mov	r0, r3
 8010b22:	f000 f8bf 	bl	8010ca4 <USBD_Get_USB_Status>
 8010b26:	4603      	mov	r3, r0
 8010b28:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010b2a:	7bbb      	ldrb	r3, [r7, #14]
}
 8010b2c:	4618      	mov	r0, r3
 8010b2e:	3710      	adds	r7, #16
 8010b30:	46bd      	mov	sp, r7
 8010b32:	bd80      	pop	{r7, pc}

08010b34 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010b34:	b480      	push	{r7}
 8010b36:	b085      	sub	sp, #20
 8010b38:	af00      	add	r7, sp, #0
 8010b3a:	6078      	str	r0, [r7, #4]
 8010b3c:	460b      	mov	r3, r1
 8010b3e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010b46:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010b48:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	da0b      	bge.n	8010b68 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010b50:	78fb      	ldrb	r3, [r7, #3]
 8010b52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010b56:	68f9      	ldr	r1, [r7, #12]
 8010b58:	4613      	mov	r3, r2
 8010b5a:	00db      	lsls	r3, r3, #3
 8010b5c:	4413      	add	r3, r2
 8010b5e:	009b      	lsls	r3, r3, #2
 8010b60:	440b      	add	r3, r1
 8010b62:	3316      	adds	r3, #22
 8010b64:	781b      	ldrb	r3, [r3, #0]
 8010b66:	e00b      	b.n	8010b80 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010b68:	78fb      	ldrb	r3, [r7, #3]
 8010b6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010b6e:	68f9      	ldr	r1, [r7, #12]
 8010b70:	4613      	mov	r3, r2
 8010b72:	00db      	lsls	r3, r3, #3
 8010b74:	4413      	add	r3, r2
 8010b76:	009b      	lsls	r3, r3, #2
 8010b78:	440b      	add	r3, r1
 8010b7a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8010b7e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010b80:	4618      	mov	r0, r3
 8010b82:	3714      	adds	r7, #20
 8010b84:	46bd      	mov	sp, r7
 8010b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b8a:	4770      	bx	lr

08010b8c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010b8c:	b580      	push	{r7, lr}
 8010b8e:	b084      	sub	sp, #16
 8010b90:	af00      	add	r7, sp, #0
 8010b92:	6078      	str	r0, [r7, #4]
 8010b94:	460b      	mov	r3, r1
 8010b96:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010b98:	2300      	movs	r3, #0
 8010b9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010b9c:	2300      	movs	r3, #0
 8010b9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010ba6:	78fa      	ldrb	r2, [r7, #3]
 8010ba8:	4611      	mov	r1, r2
 8010baa:	4618      	mov	r0, r3
 8010bac:	f7f7 fbea 	bl	8008384 <HAL_PCD_SetAddress>
 8010bb0:	4603      	mov	r3, r0
 8010bb2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010bb4:	7bfb      	ldrb	r3, [r7, #15]
 8010bb6:	4618      	mov	r0, r3
 8010bb8:	f000 f874 	bl	8010ca4 <USBD_Get_USB_Status>
 8010bbc:	4603      	mov	r3, r0
 8010bbe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010bc0:	7bbb      	ldrb	r3, [r7, #14]
}
 8010bc2:	4618      	mov	r0, r3
 8010bc4:	3710      	adds	r7, #16
 8010bc6:	46bd      	mov	sp, r7
 8010bc8:	bd80      	pop	{r7, pc}

08010bca <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010bca:	b580      	push	{r7, lr}
 8010bcc:	b086      	sub	sp, #24
 8010bce:	af00      	add	r7, sp, #0
 8010bd0:	60f8      	str	r0, [r7, #12]
 8010bd2:	607a      	str	r2, [r7, #4]
 8010bd4:	603b      	str	r3, [r7, #0]
 8010bd6:	460b      	mov	r3, r1
 8010bd8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010bda:	2300      	movs	r3, #0
 8010bdc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010bde:	2300      	movs	r3, #0
 8010be0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010be2:	68fb      	ldr	r3, [r7, #12]
 8010be4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010be8:	7af9      	ldrb	r1, [r7, #11]
 8010bea:	683b      	ldr	r3, [r7, #0]
 8010bec:	687a      	ldr	r2, [r7, #4]
 8010bee:	f7f7 fcf4 	bl	80085da <HAL_PCD_EP_Transmit>
 8010bf2:	4603      	mov	r3, r0
 8010bf4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010bf6:	7dfb      	ldrb	r3, [r7, #23]
 8010bf8:	4618      	mov	r0, r3
 8010bfa:	f000 f853 	bl	8010ca4 <USBD_Get_USB_Status>
 8010bfe:	4603      	mov	r3, r0
 8010c00:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010c02:	7dbb      	ldrb	r3, [r7, #22]
}
 8010c04:	4618      	mov	r0, r3
 8010c06:	3718      	adds	r7, #24
 8010c08:	46bd      	mov	sp, r7
 8010c0a:	bd80      	pop	{r7, pc}

08010c0c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010c0c:	b580      	push	{r7, lr}
 8010c0e:	b086      	sub	sp, #24
 8010c10:	af00      	add	r7, sp, #0
 8010c12:	60f8      	str	r0, [r7, #12]
 8010c14:	607a      	str	r2, [r7, #4]
 8010c16:	603b      	str	r3, [r7, #0]
 8010c18:	460b      	mov	r3, r1
 8010c1a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010c1c:	2300      	movs	r3, #0
 8010c1e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010c20:	2300      	movs	r3, #0
 8010c22:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010c24:	68fb      	ldr	r3, [r7, #12]
 8010c26:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010c2a:	7af9      	ldrb	r1, [r7, #11]
 8010c2c:	683b      	ldr	r3, [r7, #0]
 8010c2e:	687a      	ldr	r2, [r7, #4]
 8010c30:	f7f7 fc80 	bl	8008534 <HAL_PCD_EP_Receive>
 8010c34:	4603      	mov	r3, r0
 8010c36:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010c38:	7dfb      	ldrb	r3, [r7, #23]
 8010c3a:	4618      	mov	r0, r3
 8010c3c:	f000 f832 	bl	8010ca4 <USBD_Get_USB_Status>
 8010c40:	4603      	mov	r3, r0
 8010c42:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010c44:	7dbb      	ldrb	r3, [r7, #22]
}
 8010c46:	4618      	mov	r0, r3
 8010c48:	3718      	adds	r7, #24
 8010c4a:	46bd      	mov	sp, r7
 8010c4c:	bd80      	pop	{r7, pc}

08010c4e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010c4e:	b580      	push	{r7, lr}
 8010c50:	b082      	sub	sp, #8
 8010c52:	af00      	add	r7, sp, #0
 8010c54:	6078      	str	r0, [r7, #4]
 8010c56:	460b      	mov	r3, r1
 8010c58:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010c60:	78fa      	ldrb	r2, [r7, #3]
 8010c62:	4611      	mov	r1, r2
 8010c64:	4618      	mov	r0, r3
 8010c66:	f7f7 fca0 	bl	80085aa <HAL_PCD_EP_GetRxCount>
 8010c6a:	4603      	mov	r3, r0
}
 8010c6c:	4618      	mov	r0, r3
 8010c6e:	3708      	adds	r7, #8
 8010c70:	46bd      	mov	sp, r7
 8010c72:	bd80      	pop	{r7, pc}

08010c74 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8010c74:	b480      	push	{r7}
 8010c76:	b083      	sub	sp, #12
 8010c78:	af00      	add	r7, sp, #0
 8010c7a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010c7c:	4b03      	ldr	r3, [pc, #12]	@ (8010c8c <USBD_static_malloc+0x18>)
}
 8010c7e:	4618      	mov	r0, r3
 8010c80:	370c      	adds	r7, #12
 8010c82:	46bd      	mov	sp, r7
 8010c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c88:	4770      	bx	lr
 8010c8a:	bf00      	nop
 8010c8c:	20002a8c 	.word	0x20002a8c

08010c90 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010c90:	b480      	push	{r7}
 8010c92:	b083      	sub	sp, #12
 8010c94:	af00      	add	r7, sp, #0
 8010c96:	6078      	str	r0, [r7, #4]

}
 8010c98:	bf00      	nop
 8010c9a:	370c      	adds	r7, #12
 8010c9c:	46bd      	mov	sp, r7
 8010c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ca2:	4770      	bx	lr

08010ca4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010ca4:	b480      	push	{r7}
 8010ca6:	b085      	sub	sp, #20
 8010ca8:	af00      	add	r7, sp, #0
 8010caa:	4603      	mov	r3, r0
 8010cac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010cae:	2300      	movs	r3, #0
 8010cb0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010cb2:	79fb      	ldrb	r3, [r7, #7]
 8010cb4:	2b03      	cmp	r3, #3
 8010cb6:	d817      	bhi.n	8010ce8 <USBD_Get_USB_Status+0x44>
 8010cb8:	a201      	add	r2, pc, #4	@ (adr r2, 8010cc0 <USBD_Get_USB_Status+0x1c>)
 8010cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010cbe:	bf00      	nop
 8010cc0:	08010cd1 	.word	0x08010cd1
 8010cc4:	08010cd7 	.word	0x08010cd7
 8010cc8:	08010cdd 	.word	0x08010cdd
 8010ccc:	08010ce3 	.word	0x08010ce3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010cd0:	2300      	movs	r3, #0
 8010cd2:	73fb      	strb	r3, [r7, #15]
    break;
 8010cd4:	e00b      	b.n	8010cee <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010cd6:	2303      	movs	r3, #3
 8010cd8:	73fb      	strb	r3, [r7, #15]
    break;
 8010cda:	e008      	b.n	8010cee <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010cdc:	2301      	movs	r3, #1
 8010cde:	73fb      	strb	r3, [r7, #15]
    break;
 8010ce0:	e005      	b.n	8010cee <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010ce2:	2303      	movs	r3, #3
 8010ce4:	73fb      	strb	r3, [r7, #15]
    break;
 8010ce6:	e002      	b.n	8010cee <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010ce8:	2303      	movs	r3, #3
 8010cea:	73fb      	strb	r3, [r7, #15]
    break;
 8010cec:	bf00      	nop
  }
  return usb_status;
 8010cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8010cf0:	4618      	mov	r0, r3
 8010cf2:	3714      	adds	r7, #20
 8010cf4:	46bd      	mov	sp, r7
 8010cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cfa:	4770      	bx	lr

08010cfc <__cvt>:
 8010cfc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010d00:	ec57 6b10 	vmov	r6, r7, d0
 8010d04:	2f00      	cmp	r7, #0
 8010d06:	460c      	mov	r4, r1
 8010d08:	4619      	mov	r1, r3
 8010d0a:	463b      	mov	r3, r7
 8010d0c:	bfbb      	ittet	lt
 8010d0e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8010d12:	461f      	movlt	r7, r3
 8010d14:	2300      	movge	r3, #0
 8010d16:	232d      	movlt	r3, #45	@ 0x2d
 8010d18:	700b      	strb	r3, [r1, #0]
 8010d1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010d1c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010d20:	4691      	mov	r9, r2
 8010d22:	f023 0820 	bic.w	r8, r3, #32
 8010d26:	bfbc      	itt	lt
 8010d28:	4632      	movlt	r2, r6
 8010d2a:	4616      	movlt	r6, r2
 8010d2c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010d30:	d005      	beq.n	8010d3e <__cvt+0x42>
 8010d32:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8010d36:	d100      	bne.n	8010d3a <__cvt+0x3e>
 8010d38:	3401      	adds	r4, #1
 8010d3a:	2102      	movs	r1, #2
 8010d3c:	e000      	b.n	8010d40 <__cvt+0x44>
 8010d3e:	2103      	movs	r1, #3
 8010d40:	ab03      	add	r3, sp, #12
 8010d42:	9301      	str	r3, [sp, #4]
 8010d44:	ab02      	add	r3, sp, #8
 8010d46:	9300      	str	r3, [sp, #0]
 8010d48:	ec47 6b10 	vmov	d0, r6, r7
 8010d4c:	4653      	mov	r3, sl
 8010d4e:	4622      	mov	r2, r4
 8010d50:	f000 fe46 	bl	80119e0 <_dtoa_r>
 8010d54:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8010d58:	4605      	mov	r5, r0
 8010d5a:	d119      	bne.n	8010d90 <__cvt+0x94>
 8010d5c:	f019 0f01 	tst.w	r9, #1
 8010d60:	d00e      	beq.n	8010d80 <__cvt+0x84>
 8010d62:	eb00 0904 	add.w	r9, r0, r4
 8010d66:	2200      	movs	r2, #0
 8010d68:	2300      	movs	r3, #0
 8010d6a:	4630      	mov	r0, r6
 8010d6c:	4639      	mov	r1, r7
 8010d6e:	f7ef febb 	bl	8000ae8 <__aeabi_dcmpeq>
 8010d72:	b108      	cbz	r0, 8010d78 <__cvt+0x7c>
 8010d74:	f8cd 900c 	str.w	r9, [sp, #12]
 8010d78:	2230      	movs	r2, #48	@ 0x30
 8010d7a:	9b03      	ldr	r3, [sp, #12]
 8010d7c:	454b      	cmp	r3, r9
 8010d7e:	d31e      	bcc.n	8010dbe <__cvt+0xc2>
 8010d80:	9b03      	ldr	r3, [sp, #12]
 8010d82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010d84:	1b5b      	subs	r3, r3, r5
 8010d86:	4628      	mov	r0, r5
 8010d88:	6013      	str	r3, [r2, #0]
 8010d8a:	b004      	add	sp, #16
 8010d8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d90:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010d94:	eb00 0904 	add.w	r9, r0, r4
 8010d98:	d1e5      	bne.n	8010d66 <__cvt+0x6a>
 8010d9a:	7803      	ldrb	r3, [r0, #0]
 8010d9c:	2b30      	cmp	r3, #48	@ 0x30
 8010d9e:	d10a      	bne.n	8010db6 <__cvt+0xba>
 8010da0:	2200      	movs	r2, #0
 8010da2:	2300      	movs	r3, #0
 8010da4:	4630      	mov	r0, r6
 8010da6:	4639      	mov	r1, r7
 8010da8:	f7ef fe9e 	bl	8000ae8 <__aeabi_dcmpeq>
 8010dac:	b918      	cbnz	r0, 8010db6 <__cvt+0xba>
 8010dae:	f1c4 0401 	rsb	r4, r4, #1
 8010db2:	f8ca 4000 	str.w	r4, [sl]
 8010db6:	f8da 3000 	ldr.w	r3, [sl]
 8010dba:	4499      	add	r9, r3
 8010dbc:	e7d3      	b.n	8010d66 <__cvt+0x6a>
 8010dbe:	1c59      	adds	r1, r3, #1
 8010dc0:	9103      	str	r1, [sp, #12]
 8010dc2:	701a      	strb	r2, [r3, #0]
 8010dc4:	e7d9      	b.n	8010d7a <__cvt+0x7e>

08010dc6 <__exponent>:
 8010dc6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010dc8:	2900      	cmp	r1, #0
 8010dca:	bfba      	itte	lt
 8010dcc:	4249      	neglt	r1, r1
 8010dce:	232d      	movlt	r3, #45	@ 0x2d
 8010dd0:	232b      	movge	r3, #43	@ 0x2b
 8010dd2:	2909      	cmp	r1, #9
 8010dd4:	7002      	strb	r2, [r0, #0]
 8010dd6:	7043      	strb	r3, [r0, #1]
 8010dd8:	dd29      	ble.n	8010e2e <__exponent+0x68>
 8010dda:	f10d 0307 	add.w	r3, sp, #7
 8010dde:	461d      	mov	r5, r3
 8010de0:	270a      	movs	r7, #10
 8010de2:	461a      	mov	r2, r3
 8010de4:	fbb1 f6f7 	udiv	r6, r1, r7
 8010de8:	fb07 1416 	mls	r4, r7, r6, r1
 8010dec:	3430      	adds	r4, #48	@ 0x30
 8010dee:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010df2:	460c      	mov	r4, r1
 8010df4:	2c63      	cmp	r4, #99	@ 0x63
 8010df6:	f103 33ff 	add.w	r3, r3, #4294967295
 8010dfa:	4631      	mov	r1, r6
 8010dfc:	dcf1      	bgt.n	8010de2 <__exponent+0x1c>
 8010dfe:	3130      	adds	r1, #48	@ 0x30
 8010e00:	1e94      	subs	r4, r2, #2
 8010e02:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010e06:	1c41      	adds	r1, r0, #1
 8010e08:	4623      	mov	r3, r4
 8010e0a:	42ab      	cmp	r3, r5
 8010e0c:	d30a      	bcc.n	8010e24 <__exponent+0x5e>
 8010e0e:	f10d 0309 	add.w	r3, sp, #9
 8010e12:	1a9b      	subs	r3, r3, r2
 8010e14:	42ac      	cmp	r4, r5
 8010e16:	bf88      	it	hi
 8010e18:	2300      	movhi	r3, #0
 8010e1a:	3302      	adds	r3, #2
 8010e1c:	4403      	add	r3, r0
 8010e1e:	1a18      	subs	r0, r3, r0
 8010e20:	b003      	add	sp, #12
 8010e22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e24:	f813 6b01 	ldrb.w	r6, [r3], #1
 8010e28:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010e2c:	e7ed      	b.n	8010e0a <__exponent+0x44>
 8010e2e:	2330      	movs	r3, #48	@ 0x30
 8010e30:	3130      	adds	r1, #48	@ 0x30
 8010e32:	7083      	strb	r3, [r0, #2]
 8010e34:	70c1      	strb	r1, [r0, #3]
 8010e36:	1d03      	adds	r3, r0, #4
 8010e38:	e7f1      	b.n	8010e1e <__exponent+0x58>
	...

08010e3c <_printf_float>:
 8010e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e40:	b08d      	sub	sp, #52	@ 0x34
 8010e42:	460c      	mov	r4, r1
 8010e44:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010e48:	4616      	mov	r6, r2
 8010e4a:	461f      	mov	r7, r3
 8010e4c:	4605      	mov	r5, r0
 8010e4e:	f000 fcb9 	bl	80117c4 <_localeconv_r>
 8010e52:	6803      	ldr	r3, [r0, #0]
 8010e54:	9304      	str	r3, [sp, #16]
 8010e56:	4618      	mov	r0, r3
 8010e58:	f7ef fa1a 	bl	8000290 <strlen>
 8010e5c:	2300      	movs	r3, #0
 8010e5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8010e60:	f8d8 3000 	ldr.w	r3, [r8]
 8010e64:	9005      	str	r0, [sp, #20]
 8010e66:	3307      	adds	r3, #7
 8010e68:	f023 0307 	bic.w	r3, r3, #7
 8010e6c:	f103 0208 	add.w	r2, r3, #8
 8010e70:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010e74:	f8d4 b000 	ldr.w	fp, [r4]
 8010e78:	f8c8 2000 	str.w	r2, [r8]
 8010e7c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010e80:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8010e84:	9307      	str	r3, [sp, #28]
 8010e86:	f8cd 8018 	str.w	r8, [sp, #24]
 8010e8a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8010e8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010e92:	4b9c      	ldr	r3, [pc, #624]	@ (8011104 <_printf_float+0x2c8>)
 8010e94:	f04f 32ff 	mov.w	r2, #4294967295
 8010e98:	f7ef fe58 	bl	8000b4c <__aeabi_dcmpun>
 8010e9c:	bb70      	cbnz	r0, 8010efc <_printf_float+0xc0>
 8010e9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010ea2:	4b98      	ldr	r3, [pc, #608]	@ (8011104 <_printf_float+0x2c8>)
 8010ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8010ea8:	f7ef fe32 	bl	8000b10 <__aeabi_dcmple>
 8010eac:	bb30      	cbnz	r0, 8010efc <_printf_float+0xc0>
 8010eae:	2200      	movs	r2, #0
 8010eb0:	2300      	movs	r3, #0
 8010eb2:	4640      	mov	r0, r8
 8010eb4:	4649      	mov	r1, r9
 8010eb6:	f7ef fe21 	bl	8000afc <__aeabi_dcmplt>
 8010eba:	b110      	cbz	r0, 8010ec2 <_printf_float+0x86>
 8010ebc:	232d      	movs	r3, #45	@ 0x2d
 8010ebe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010ec2:	4a91      	ldr	r2, [pc, #580]	@ (8011108 <_printf_float+0x2cc>)
 8010ec4:	4b91      	ldr	r3, [pc, #580]	@ (801110c <_printf_float+0x2d0>)
 8010ec6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010eca:	bf8c      	ite	hi
 8010ecc:	4690      	movhi	r8, r2
 8010ece:	4698      	movls	r8, r3
 8010ed0:	2303      	movs	r3, #3
 8010ed2:	6123      	str	r3, [r4, #16]
 8010ed4:	f02b 0304 	bic.w	r3, fp, #4
 8010ed8:	6023      	str	r3, [r4, #0]
 8010eda:	f04f 0900 	mov.w	r9, #0
 8010ede:	9700      	str	r7, [sp, #0]
 8010ee0:	4633      	mov	r3, r6
 8010ee2:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010ee4:	4621      	mov	r1, r4
 8010ee6:	4628      	mov	r0, r5
 8010ee8:	f000 f9d2 	bl	8011290 <_printf_common>
 8010eec:	3001      	adds	r0, #1
 8010eee:	f040 808d 	bne.w	801100c <_printf_float+0x1d0>
 8010ef2:	f04f 30ff 	mov.w	r0, #4294967295
 8010ef6:	b00d      	add	sp, #52	@ 0x34
 8010ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010efc:	4642      	mov	r2, r8
 8010efe:	464b      	mov	r3, r9
 8010f00:	4640      	mov	r0, r8
 8010f02:	4649      	mov	r1, r9
 8010f04:	f7ef fe22 	bl	8000b4c <__aeabi_dcmpun>
 8010f08:	b140      	cbz	r0, 8010f1c <_printf_float+0xe0>
 8010f0a:	464b      	mov	r3, r9
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	bfbc      	itt	lt
 8010f10:	232d      	movlt	r3, #45	@ 0x2d
 8010f12:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8010f16:	4a7e      	ldr	r2, [pc, #504]	@ (8011110 <_printf_float+0x2d4>)
 8010f18:	4b7e      	ldr	r3, [pc, #504]	@ (8011114 <_printf_float+0x2d8>)
 8010f1a:	e7d4      	b.n	8010ec6 <_printf_float+0x8a>
 8010f1c:	6863      	ldr	r3, [r4, #4]
 8010f1e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8010f22:	9206      	str	r2, [sp, #24]
 8010f24:	1c5a      	adds	r2, r3, #1
 8010f26:	d13b      	bne.n	8010fa0 <_printf_float+0x164>
 8010f28:	2306      	movs	r3, #6
 8010f2a:	6063      	str	r3, [r4, #4]
 8010f2c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8010f30:	2300      	movs	r3, #0
 8010f32:	6022      	str	r2, [r4, #0]
 8010f34:	9303      	str	r3, [sp, #12]
 8010f36:	ab0a      	add	r3, sp, #40	@ 0x28
 8010f38:	e9cd a301 	strd	sl, r3, [sp, #4]
 8010f3c:	ab09      	add	r3, sp, #36	@ 0x24
 8010f3e:	9300      	str	r3, [sp, #0]
 8010f40:	6861      	ldr	r1, [r4, #4]
 8010f42:	ec49 8b10 	vmov	d0, r8, r9
 8010f46:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8010f4a:	4628      	mov	r0, r5
 8010f4c:	f7ff fed6 	bl	8010cfc <__cvt>
 8010f50:	9b06      	ldr	r3, [sp, #24]
 8010f52:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010f54:	2b47      	cmp	r3, #71	@ 0x47
 8010f56:	4680      	mov	r8, r0
 8010f58:	d129      	bne.n	8010fae <_printf_float+0x172>
 8010f5a:	1cc8      	adds	r0, r1, #3
 8010f5c:	db02      	blt.n	8010f64 <_printf_float+0x128>
 8010f5e:	6863      	ldr	r3, [r4, #4]
 8010f60:	4299      	cmp	r1, r3
 8010f62:	dd41      	ble.n	8010fe8 <_printf_float+0x1ac>
 8010f64:	f1aa 0a02 	sub.w	sl, sl, #2
 8010f68:	fa5f fa8a 	uxtb.w	sl, sl
 8010f6c:	3901      	subs	r1, #1
 8010f6e:	4652      	mov	r2, sl
 8010f70:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010f74:	9109      	str	r1, [sp, #36]	@ 0x24
 8010f76:	f7ff ff26 	bl	8010dc6 <__exponent>
 8010f7a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010f7c:	1813      	adds	r3, r2, r0
 8010f7e:	2a01      	cmp	r2, #1
 8010f80:	4681      	mov	r9, r0
 8010f82:	6123      	str	r3, [r4, #16]
 8010f84:	dc02      	bgt.n	8010f8c <_printf_float+0x150>
 8010f86:	6822      	ldr	r2, [r4, #0]
 8010f88:	07d2      	lsls	r2, r2, #31
 8010f8a:	d501      	bpl.n	8010f90 <_printf_float+0x154>
 8010f8c:	3301      	adds	r3, #1
 8010f8e:	6123      	str	r3, [r4, #16]
 8010f90:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	d0a2      	beq.n	8010ede <_printf_float+0xa2>
 8010f98:	232d      	movs	r3, #45	@ 0x2d
 8010f9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010f9e:	e79e      	b.n	8010ede <_printf_float+0xa2>
 8010fa0:	9a06      	ldr	r2, [sp, #24]
 8010fa2:	2a47      	cmp	r2, #71	@ 0x47
 8010fa4:	d1c2      	bne.n	8010f2c <_printf_float+0xf0>
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d1c0      	bne.n	8010f2c <_printf_float+0xf0>
 8010faa:	2301      	movs	r3, #1
 8010fac:	e7bd      	b.n	8010f2a <_printf_float+0xee>
 8010fae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010fb2:	d9db      	bls.n	8010f6c <_printf_float+0x130>
 8010fb4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8010fb8:	d118      	bne.n	8010fec <_printf_float+0x1b0>
 8010fba:	2900      	cmp	r1, #0
 8010fbc:	6863      	ldr	r3, [r4, #4]
 8010fbe:	dd0b      	ble.n	8010fd8 <_printf_float+0x19c>
 8010fc0:	6121      	str	r1, [r4, #16]
 8010fc2:	b913      	cbnz	r3, 8010fca <_printf_float+0x18e>
 8010fc4:	6822      	ldr	r2, [r4, #0]
 8010fc6:	07d0      	lsls	r0, r2, #31
 8010fc8:	d502      	bpl.n	8010fd0 <_printf_float+0x194>
 8010fca:	3301      	adds	r3, #1
 8010fcc:	440b      	add	r3, r1
 8010fce:	6123      	str	r3, [r4, #16]
 8010fd0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8010fd2:	f04f 0900 	mov.w	r9, #0
 8010fd6:	e7db      	b.n	8010f90 <_printf_float+0x154>
 8010fd8:	b913      	cbnz	r3, 8010fe0 <_printf_float+0x1a4>
 8010fda:	6822      	ldr	r2, [r4, #0]
 8010fdc:	07d2      	lsls	r2, r2, #31
 8010fde:	d501      	bpl.n	8010fe4 <_printf_float+0x1a8>
 8010fe0:	3302      	adds	r3, #2
 8010fe2:	e7f4      	b.n	8010fce <_printf_float+0x192>
 8010fe4:	2301      	movs	r3, #1
 8010fe6:	e7f2      	b.n	8010fce <_printf_float+0x192>
 8010fe8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8010fec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010fee:	4299      	cmp	r1, r3
 8010ff0:	db05      	blt.n	8010ffe <_printf_float+0x1c2>
 8010ff2:	6823      	ldr	r3, [r4, #0]
 8010ff4:	6121      	str	r1, [r4, #16]
 8010ff6:	07d8      	lsls	r0, r3, #31
 8010ff8:	d5ea      	bpl.n	8010fd0 <_printf_float+0x194>
 8010ffa:	1c4b      	adds	r3, r1, #1
 8010ffc:	e7e7      	b.n	8010fce <_printf_float+0x192>
 8010ffe:	2900      	cmp	r1, #0
 8011000:	bfd4      	ite	le
 8011002:	f1c1 0202 	rsble	r2, r1, #2
 8011006:	2201      	movgt	r2, #1
 8011008:	4413      	add	r3, r2
 801100a:	e7e0      	b.n	8010fce <_printf_float+0x192>
 801100c:	6823      	ldr	r3, [r4, #0]
 801100e:	055a      	lsls	r2, r3, #21
 8011010:	d407      	bmi.n	8011022 <_printf_float+0x1e6>
 8011012:	6923      	ldr	r3, [r4, #16]
 8011014:	4642      	mov	r2, r8
 8011016:	4631      	mov	r1, r6
 8011018:	4628      	mov	r0, r5
 801101a:	47b8      	blx	r7
 801101c:	3001      	adds	r0, #1
 801101e:	d12b      	bne.n	8011078 <_printf_float+0x23c>
 8011020:	e767      	b.n	8010ef2 <_printf_float+0xb6>
 8011022:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011026:	f240 80dd 	bls.w	80111e4 <_printf_float+0x3a8>
 801102a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801102e:	2200      	movs	r2, #0
 8011030:	2300      	movs	r3, #0
 8011032:	f7ef fd59 	bl	8000ae8 <__aeabi_dcmpeq>
 8011036:	2800      	cmp	r0, #0
 8011038:	d033      	beq.n	80110a2 <_printf_float+0x266>
 801103a:	4a37      	ldr	r2, [pc, #220]	@ (8011118 <_printf_float+0x2dc>)
 801103c:	2301      	movs	r3, #1
 801103e:	4631      	mov	r1, r6
 8011040:	4628      	mov	r0, r5
 8011042:	47b8      	blx	r7
 8011044:	3001      	adds	r0, #1
 8011046:	f43f af54 	beq.w	8010ef2 <_printf_float+0xb6>
 801104a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801104e:	4543      	cmp	r3, r8
 8011050:	db02      	blt.n	8011058 <_printf_float+0x21c>
 8011052:	6823      	ldr	r3, [r4, #0]
 8011054:	07d8      	lsls	r0, r3, #31
 8011056:	d50f      	bpl.n	8011078 <_printf_float+0x23c>
 8011058:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801105c:	4631      	mov	r1, r6
 801105e:	4628      	mov	r0, r5
 8011060:	47b8      	blx	r7
 8011062:	3001      	adds	r0, #1
 8011064:	f43f af45 	beq.w	8010ef2 <_printf_float+0xb6>
 8011068:	f04f 0900 	mov.w	r9, #0
 801106c:	f108 38ff 	add.w	r8, r8, #4294967295
 8011070:	f104 0a1a 	add.w	sl, r4, #26
 8011074:	45c8      	cmp	r8, r9
 8011076:	dc09      	bgt.n	801108c <_printf_float+0x250>
 8011078:	6823      	ldr	r3, [r4, #0]
 801107a:	079b      	lsls	r3, r3, #30
 801107c:	f100 8103 	bmi.w	8011286 <_printf_float+0x44a>
 8011080:	68e0      	ldr	r0, [r4, #12]
 8011082:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011084:	4298      	cmp	r0, r3
 8011086:	bfb8      	it	lt
 8011088:	4618      	movlt	r0, r3
 801108a:	e734      	b.n	8010ef6 <_printf_float+0xba>
 801108c:	2301      	movs	r3, #1
 801108e:	4652      	mov	r2, sl
 8011090:	4631      	mov	r1, r6
 8011092:	4628      	mov	r0, r5
 8011094:	47b8      	blx	r7
 8011096:	3001      	adds	r0, #1
 8011098:	f43f af2b 	beq.w	8010ef2 <_printf_float+0xb6>
 801109c:	f109 0901 	add.w	r9, r9, #1
 80110a0:	e7e8      	b.n	8011074 <_printf_float+0x238>
 80110a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80110a4:	2b00      	cmp	r3, #0
 80110a6:	dc39      	bgt.n	801111c <_printf_float+0x2e0>
 80110a8:	4a1b      	ldr	r2, [pc, #108]	@ (8011118 <_printf_float+0x2dc>)
 80110aa:	2301      	movs	r3, #1
 80110ac:	4631      	mov	r1, r6
 80110ae:	4628      	mov	r0, r5
 80110b0:	47b8      	blx	r7
 80110b2:	3001      	adds	r0, #1
 80110b4:	f43f af1d 	beq.w	8010ef2 <_printf_float+0xb6>
 80110b8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80110bc:	ea59 0303 	orrs.w	r3, r9, r3
 80110c0:	d102      	bne.n	80110c8 <_printf_float+0x28c>
 80110c2:	6823      	ldr	r3, [r4, #0]
 80110c4:	07d9      	lsls	r1, r3, #31
 80110c6:	d5d7      	bpl.n	8011078 <_printf_float+0x23c>
 80110c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80110cc:	4631      	mov	r1, r6
 80110ce:	4628      	mov	r0, r5
 80110d0:	47b8      	blx	r7
 80110d2:	3001      	adds	r0, #1
 80110d4:	f43f af0d 	beq.w	8010ef2 <_printf_float+0xb6>
 80110d8:	f04f 0a00 	mov.w	sl, #0
 80110dc:	f104 0b1a 	add.w	fp, r4, #26
 80110e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80110e2:	425b      	negs	r3, r3
 80110e4:	4553      	cmp	r3, sl
 80110e6:	dc01      	bgt.n	80110ec <_printf_float+0x2b0>
 80110e8:	464b      	mov	r3, r9
 80110ea:	e793      	b.n	8011014 <_printf_float+0x1d8>
 80110ec:	2301      	movs	r3, #1
 80110ee:	465a      	mov	r2, fp
 80110f0:	4631      	mov	r1, r6
 80110f2:	4628      	mov	r0, r5
 80110f4:	47b8      	blx	r7
 80110f6:	3001      	adds	r0, #1
 80110f8:	f43f aefb 	beq.w	8010ef2 <_printf_float+0xb6>
 80110fc:	f10a 0a01 	add.w	sl, sl, #1
 8011100:	e7ee      	b.n	80110e0 <_printf_float+0x2a4>
 8011102:	bf00      	nop
 8011104:	7fefffff 	.word	0x7fefffff
 8011108:	08013c2c 	.word	0x08013c2c
 801110c:	08013c28 	.word	0x08013c28
 8011110:	08013c34 	.word	0x08013c34
 8011114:	08013c30 	.word	0x08013c30
 8011118:	08013c38 	.word	0x08013c38
 801111c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801111e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011122:	4553      	cmp	r3, sl
 8011124:	bfa8      	it	ge
 8011126:	4653      	movge	r3, sl
 8011128:	2b00      	cmp	r3, #0
 801112a:	4699      	mov	r9, r3
 801112c:	dc36      	bgt.n	801119c <_printf_float+0x360>
 801112e:	f04f 0b00 	mov.w	fp, #0
 8011132:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011136:	f104 021a 	add.w	r2, r4, #26
 801113a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801113c:	9306      	str	r3, [sp, #24]
 801113e:	eba3 0309 	sub.w	r3, r3, r9
 8011142:	455b      	cmp	r3, fp
 8011144:	dc31      	bgt.n	80111aa <_printf_float+0x36e>
 8011146:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011148:	459a      	cmp	sl, r3
 801114a:	dc3a      	bgt.n	80111c2 <_printf_float+0x386>
 801114c:	6823      	ldr	r3, [r4, #0]
 801114e:	07da      	lsls	r2, r3, #31
 8011150:	d437      	bmi.n	80111c2 <_printf_float+0x386>
 8011152:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011154:	ebaa 0903 	sub.w	r9, sl, r3
 8011158:	9b06      	ldr	r3, [sp, #24]
 801115a:	ebaa 0303 	sub.w	r3, sl, r3
 801115e:	4599      	cmp	r9, r3
 8011160:	bfa8      	it	ge
 8011162:	4699      	movge	r9, r3
 8011164:	f1b9 0f00 	cmp.w	r9, #0
 8011168:	dc33      	bgt.n	80111d2 <_printf_float+0x396>
 801116a:	f04f 0800 	mov.w	r8, #0
 801116e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011172:	f104 0b1a 	add.w	fp, r4, #26
 8011176:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011178:	ebaa 0303 	sub.w	r3, sl, r3
 801117c:	eba3 0309 	sub.w	r3, r3, r9
 8011180:	4543      	cmp	r3, r8
 8011182:	f77f af79 	ble.w	8011078 <_printf_float+0x23c>
 8011186:	2301      	movs	r3, #1
 8011188:	465a      	mov	r2, fp
 801118a:	4631      	mov	r1, r6
 801118c:	4628      	mov	r0, r5
 801118e:	47b8      	blx	r7
 8011190:	3001      	adds	r0, #1
 8011192:	f43f aeae 	beq.w	8010ef2 <_printf_float+0xb6>
 8011196:	f108 0801 	add.w	r8, r8, #1
 801119a:	e7ec      	b.n	8011176 <_printf_float+0x33a>
 801119c:	4642      	mov	r2, r8
 801119e:	4631      	mov	r1, r6
 80111a0:	4628      	mov	r0, r5
 80111a2:	47b8      	blx	r7
 80111a4:	3001      	adds	r0, #1
 80111a6:	d1c2      	bne.n	801112e <_printf_float+0x2f2>
 80111a8:	e6a3      	b.n	8010ef2 <_printf_float+0xb6>
 80111aa:	2301      	movs	r3, #1
 80111ac:	4631      	mov	r1, r6
 80111ae:	4628      	mov	r0, r5
 80111b0:	9206      	str	r2, [sp, #24]
 80111b2:	47b8      	blx	r7
 80111b4:	3001      	adds	r0, #1
 80111b6:	f43f ae9c 	beq.w	8010ef2 <_printf_float+0xb6>
 80111ba:	9a06      	ldr	r2, [sp, #24]
 80111bc:	f10b 0b01 	add.w	fp, fp, #1
 80111c0:	e7bb      	b.n	801113a <_printf_float+0x2fe>
 80111c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80111c6:	4631      	mov	r1, r6
 80111c8:	4628      	mov	r0, r5
 80111ca:	47b8      	blx	r7
 80111cc:	3001      	adds	r0, #1
 80111ce:	d1c0      	bne.n	8011152 <_printf_float+0x316>
 80111d0:	e68f      	b.n	8010ef2 <_printf_float+0xb6>
 80111d2:	9a06      	ldr	r2, [sp, #24]
 80111d4:	464b      	mov	r3, r9
 80111d6:	4442      	add	r2, r8
 80111d8:	4631      	mov	r1, r6
 80111da:	4628      	mov	r0, r5
 80111dc:	47b8      	blx	r7
 80111de:	3001      	adds	r0, #1
 80111e0:	d1c3      	bne.n	801116a <_printf_float+0x32e>
 80111e2:	e686      	b.n	8010ef2 <_printf_float+0xb6>
 80111e4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80111e8:	f1ba 0f01 	cmp.w	sl, #1
 80111ec:	dc01      	bgt.n	80111f2 <_printf_float+0x3b6>
 80111ee:	07db      	lsls	r3, r3, #31
 80111f0:	d536      	bpl.n	8011260 <_printf_float+0x424>
 80111f2:	2301      	movs	r3, #1
 80111f4:	4642      	mov	r2, r8
 80111f6:	4631      	mov	r1, r6
 80111f8:	4628      	mov	r0, r5
 80111fa:	47b8      	blx	r7
 80111fc:	3001      	adds	r0, #1
 80111fe:	f43f ae78 	beq.w	8010ef2 <_printf_float+0xb6>
 8011202:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011206:	4631      	mov	r1, r6
 8011208:	4628      	mov	r0, r5
 801120a:	47b8      	blx	r7
 801120c:	3001      	adds	r0, #1
 801120e:	f43f ae70 	beq.w	8010ef2 <_printf_float+0xb6>
 8011212:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011216:	2200      	movs	r2, #0
 8011218:	2300      	movs	r3, #0
 801121a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801121e:	f7ef fc63 	bl	8000ae8 <__aeabi_dcmpeq>
 8011222:	b9c0      	cbnz	r0, 8011256 <_printf_float+0x41a>
 8011224:	4653      	mov	r3, sl
 8011226:	f108 0201 	add.w	r2, r8, #1
 801122a:	4631      	mov	r1, r6
 801122c:	4628      	mov	r0, r5
 801122e:	47b8      	blx	r7
 8011230:	3001      	adds	r0, #1
 8011232:	d10c      	bne.n	801124e <_printf_float+0x412>
 8011234:	e65d      	b.n	8010ef2 <_printf_float+0xb6>
 8011236:	2301      	movs	r3, #1
 8011238:	465a      	mov	r2, fp
 801123a:	4631      	mov	r1, r6
 801123c:	4628      	mov	r0, r5
 801123e:	47b8      	blx	r7
 8011240:	3001      	adds	r0, #1
 8011242:	f43f ae56 	beq.w	8010ef2 <_printf_float+0xb6>
 8011246:	f108 0801 	add.w	r8, r8, #1
 801124a:	45d0      	cmp	r8, sl
 801124c:	dbf3      	blt.n	8011236 <_printf_float+0x3fa>
 801124e:	464b      	mov	r3, r9
 8011250:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011254:	e6df      	b.n	8011016 <_printf_float+0x1da>
 8011256:	f04f 0800 	mov.w	r8, #0
 801125a:	f104 0b1a 	add.w	fp, r4, #26
 801125e:	e7f4      	b.n	801124a <_printf_float+0x40e>
 8011260:	2301      	movs	r3, #1
 8011262:	4642      	mov	r2, r8
 8011264:	e7e1      	b.n	801122a <_printf_float+0x3ee>
 8011266:	2301      	movs	r3, #1
 8011268:	464a      	mov	r2, r9
 801126a:	4631      	mov	r1, r6
 801126c:	4628      	mov	r0, r5
 801126e:	47b8      	blx	r7
 8011270:	3001      	adds	r0, #1
 8011272:	f43f ae3e 	beq.w	8010ef2 <_printf_float+0xb6>
 8011276:	f108 0801 	add.w	r8, r8, #1
 801127a:	68e3      	ldr	r3, [r4, #12]
 801127c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801127e:	1a5b      	subs	r3, r3, r1
 8011280:	4543      	cmp	r3, r8
 8011282:	dcf0      	bgt.n	8011266 <_printf_float+0x42a>
 8011284:	e6fc      	b.n	8011080 <_printf_float+0x244>
 8011286:	f04f 0800 	mov.w	r8, #0
 801128a:	f104 0919 	add.w	r9, r4, #25
 801128e:	e7f4      	b.n	801127a <_printf_float+0x43e>

08011290 <_printf_common>:
 8011290:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011294:	4616      	mov	r6, r2
 8011296:	4698      	mov	r8, r3
 8011298:	688a      	ldr	r2, [r1, #8]
 801129a:	690b      	ldr	r3, [r1, #16]
 801129c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80112a0:	4293      	cmp	r3, r2
 80112a2:	bfb8      	it	lt
 80112a4:	4613      	movlt	r3, r2
 80112a6:	6033      	str	r3, [r6, #0]
 80112a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80112ac:	4607      	mov	r7, r0
 80112ae:	460c      	mov	r4, r1
 80112b0:	b10a      	cbz	r2, 80112b6 <_printf_common+0x26>
 80112b2:	3301      	adds	r3, #1
 80112b4:	6033      	str	r3, [r6, #0]
 80112b6:	6823      	ldr	r3, [r4, #0]
 80112b8:	0699      	lsls	r1, r3, #26
 80112ba:	bf42      	ittt	mi
 80112bc:	6833      	ldrmi	r3, [r6, #0]
 80112be:	3302      	addmi	r3, #2
 80112c0:	6033      	strmi	r3, [r6, #0]
 80112c2:	6825      	ldr	r5, [r4, #0]
 80112c4:	f015 0506 	ands.w	r5, r5, #6
 80112c8:	d106      	bne.n	80112d8 <_printf_common+0x48>
 80112ca:	f104 0a19 	add.w	sl, r4, #25
 80112ce:	68e3      	ldr	r3, [r4, #12]
 80112d0:	6832      	ldr	r2, [r6, #0]
 80112d2:	1a9b      	subs	r3, r3, r2
 80112d4:	42ab      	cmp	r3, r5
 80112d6:	dc26      	bgt.n	8011326 <_printf_common+0x96>
 80112d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80112dc:	6822      	ldr	r2, [r4, #0]
 80112de:	3b00      	subs	r3, #0
 80112e0:	bf18      	it	ne
 80112e2:	2301      	movne	r3, #1
 80112e4:	0692      	lsls	r2, r2, #26
 80112e6:	d42b      	bmi.n	8011340 <_printf_common+0xb0>
 80112e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80112ec:	4641      	mov	r1, r8
 80112ee:	4638      	mov	r0, r7
 80112f0:	47c8      	blx	r9
 80112f2:	3001      	adds	r0, #1
 80112f4:	d01e      	beq.n	8011334 <_printf_common+0xa4>
 80112f6:	6823      	ldr	r3, [r4, #0]
 80112f8:	6922      	ldr	r2, [r4, #16]
 80112fa:	f003 0306 	and.w	r3, r3, #6
 80112fe:	2b04      	cmp	r3, #4
 8011300:	bf02      	ittt	eq
 8011302:	68e5      	ldreq	r5, [r4, #12]
 8011304:	6833      	ldreq	r3, [r6, #0]
 8011306:	1aed      	subeq	r5, r5, r3
 8011308:	68a3      	ldr	r3, [r4, #8]
 801130a:	bf0c      	ite	eq
 801130c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011310:	2500      	movne	r5, #0
 8011312:	4293      	cmp	r3, r2
 8011314:	bfc4      	itt	gt
 8011316:	1a9b      	subgt	r3, r3, r2
 8011318:	18ed      	addgt	r5, r5, r3
 801131a:	2600      	movs	r6, #0
 801131c:	341a      	adds	r4, #26
 801131e:	42b5      	cmp	r5, r6
 8011320:	d11a      	bne.n	8011358 <_printf_common+0xc8>
 8011322:	2000      	movs	r0, #0
 8011324:	e008      	b.n	8011338 <_printf_common+0xa8>
 8011326:	2301      	movs	r3, #1
 8011328:	4652      	mov	r2, sl
 801132a:	4641      	mov	r1, r8
 801132c:	4638      	mov	r0, r7
 801132e:	47c8      	blx	r9
 8011330:	3001      	adds	r0, #1
 8011332:	d103      	bne.n	801133c <_printf_common+0xac>
 8011334:	f04f 30ff 	mov.w	r0, #4294967295
 8011338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801133c:	3501      	adds	r5, #1
 801133e:	e7c6      	b.n	80112ce <_printf_common+0x3e>
 8011340:	18e1      	adds	r1, r4, r3
 8011342:	1c5a      	adds	r2, r3, #1
 8011344:	2030      	movs	r0, #48	@ 0x30
 8011346:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801134a:	4422      	add	r2, r4
 801134c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011350:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011354:	3302      	adds	r3, #2
 8011356:	e7c7      	b.n	80112e8 <_printf_common+0x58>
 8011358:	2301      	movs	r3, #1
 801135a:	4622      	mov	r2, r4
 801135c:	4641      	mov	r1, r8
 801135e:	4638      	mov	r0, r7
 8011360:	47c8      	blx	r9
 8011362:	3001      	adds	r0, #1
 8011364:	d0e6      	beq.n	8011334 <_printf_common+0xa4>
 8011366:	3601      	adds	r6, #1
 8011368:	e7d9      	b.n	801131e <_printf_common+0x8e>
	...

0801136c <_printf_i>:
 801136c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011370:	7e0f      	ldrb	r7, [r1, #24]
 8011372:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011374:	2f78      	cmp	r7, #120	@ 0x78
 8011376:	4691      	mov	r9, r2
 8011378:	4680      	mov	r8, r0
 801137a:	460c      	mov	r4, r1
 801137c:	469a      	mov	sl, r3
 801137e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011382:	d807      	bhi.n	8011394 <_printf_i+0x28>
 8011384:	2f62      	cmp	r7, #98	@ 0x62
 8011386:	d80a      	bhi.n	801139e <_printf_i+0x32>
 8011388:	2f00      	cmp	r7, #0
 801138a:	f000 80d1 	beq.w	8011530 <_printf_i+0x1c4>
 801138e:	2f58      	cmp	r7, #88	@ 0x58
 8011390:	f000 80b8 	beq.w	8011504 <_printf_i+0x198>
 8011394:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011398:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801139c:	e03a      	b.n	8011414 <_printf_i+0xa8>
 801139e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80113a2:	2b15      	cmp	r3, #21
 80113a4:	d8f6      	bhi.n	8011394 <_printf_i+0x28>
 80113a6:	a101      	add	r1, pc, #4	@ (adr r1, 80113ac <_printf_i+0x40>)
 80113a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80113ac:	08011405 	.word	0x08011405
 80113b0:	08011419 	.word	0x08011419
 80113b4:	08011395 	.word	0x08011395
 80113b8:	08011395 	.word	0x08011395
 80113bc:	08011395 	.word	0x08011395
 80113c0:	08011395 	.word	0x08011395
 80113c4:	08011419 	.word	0x08011419
 80113c8:	08011395 	.word	0x08011395
 80113cc:	08011395 	.word	0x08011395
 80113d0:	08011395 	.word	0x08011395
 80113d4:	08011395 	.word	0x08011395
 80113d8:	08011517 	.word	0x08011517
 80113dc:	08011443 	.word	0x08011443
 80113e0:	080114d1 	.word	0x080114d1
 80113e4:	08011395 	.word	0x08011395
 80113e8:	08011395 	.word	0x08011395
 80113ec:	08011539 	.word	0x08011539
 80113f0:	08011395 	.word	0x08011395
 80113f4:	08011443 	.word	0x08011443
 80113f8:	08011395 	.word	0x08011395
 80113fc:	08011395 	.word	0x08011395
 8011400:	080114d9 	.word	0x080114d9
 8011404:	6833      	ldr	r3, [r6, #0]
 8011406:	1d1a      	adds	r2, r3, #4
 8011408:	681b      	ldr	r3, [r3, #0]
 801140a:	6032      	str	r2, [r6, #0]
 801140c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011410:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011414:	2301      	movs	r3, #1
 8011416:	e09c      	b.n	8011552 <_printf_i+0x1e6>
 8011418:	6833      	ldr	r3, [r6, #0]
 801141a:	6820      	ldr	r0, [r4, #0]
 801141c:	1d19      	adds	r1, r3, #4
 801141e:	6031      	str	r1, [r6, #0]
 8011420:	0606      	lsls	r6, r0, #24
 8011422:	d501      	bpl.n	8011428 <_printf_i+0xbc>
 8011424:	681d      	ldr	r5, [r3, #0]
 8011426:	e003      	b.n	8011430 <_printf_i+0xc4>
 8011428:	0645      	lsls	r5, r0, #25
 801142a:	d5fb      	bpl.n	8011424 <_printf_i+0xb8>
 801142c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011430:	2d00      	cmp	r5, #0
 8011432:	da03      	bge.n	801143c <_printf_i+0xd0>
 8011434:	232d      	movs	r3, #45	@ 0x2d
 8011436:	426d      	negs	r5, r5
 8011438:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801143c:	4858      	ldr	r0, [pc, #352]	@ (80115a0 <_printf_i+0x234>)
 801143e:	230a      	movs	r3, #10
 8011440:	e011      	b.n	8011466 <_printf_i+0xfa>
 8011442:	6821      	ldr	r1, [r4, #0]
 8011444:	6833      	ldr	r3, [r6, #0]
 8011446:	0608      	lsls	r0, r1, #24
 8011448:	f853 5b04 	ldr.w	r5, [r3], #4
 801144c:	d402      	bmi.n	8011454 <_printf_i+0xe8>
 801144e:	0649      	lsls	r1, r1, #25
 8011450:	bf48      	it	mi
 8011452:	b2ad      	uxthmi	r5, r5
 8011454:	2f6f      	cmp	r7, #111	@ 0x6f
 8011456:	4852      	ldr	r0, [pc, #328]	@ (80115a0 <_printf_i+0x234>)
 8011458:	6033      	str	r3, [r6, #0]
 801145a:	bf14      	ite	ne
 801145c:	230a      	movne	r3, #10
 801145e:	2308      	moveq	r3, #8
 8011460:	2100      	movs	r1, #0
 8011462:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011466:	6866      	ldr	r6, [r4, #4]
 8011468:	60a6      	str	r6, [r4, #8]
 801146a:	2e00      	cmp	r6, #0
 801146c:	db05      	blt.n	801147a <_printf_i+0x10e>
 801146e:	6821      	ldr	r1, [r4, #0]
 8011470:	432e      	orrs	r6, r5
 8011472:	f021 0104 	bic.w	r1, r1, #4
 8011476:	6021      	str	r1, [r4, #0]
 8011478:	d04b      	beq.n	8011512 <_printf_i+0x1a6>
 801147a:	4616      	mov	r6, r2
 801147c:	fbb5 f1f3 	udiv	r1, r5, r3
 8011480:	fb03 5711 	mls	r7, r3, r1, r5
 8011484:	5dc7      	ldrb	r7, [r0, r7]
 8011486:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801148a:	462f      	mov	r7, r5
 801148c:	42bb      	cmp	r3, r7
 801148e:	460d      	mov	r5, r1
 8011490:	d9f4      	bls.n	801147c <_printf_i+0x110>
 8011492:	2b08      	cmp	r3, #8
 8011494:	d10b      	bne.n	80114ae <_printf_i+0x142>
 8011496:	6823      	ldr	r3, [r4, #0]
 8011498:	07df      	lsls	r7, r3, #31
 801149a:	d508      	bpl.n	80114ae <_printf_i+0x142>
 801149c:	6923      	ldr	r3, [r4, #16]
 801149e:	6861      	ldr	r1, [r4, #4]
 80114a0:	4299      	cmp	r1, r3
 80114a2:	bfde      	ittt	le
 80114a4:	2330      	movle	r3, #48	@ 0x30
 80114a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80114aa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80114ae:	1b92      	subs	r2, r2, r6
 80114b0:	6122      	str	r2, [r4, #16]
 80114b2:	f8cd a000 	str.w	sl, [sp]
 80114b6:	464b      	mov	r3, r9
 80114b8:	aa03      	add	r2, sp, #12
 80114ba:	4621      	mov	r1, r4
 80114bc:	4640      	mov	r0, r8
 80114be:	f7ff fee7 	bl	8011290 <_printf_common>
 80114c2:	3001      	adds	r0, #1
 80114c4:	d14a      	bne.n	801155c <_printf_i+0x1f0>
 80114c6:	f04f 30ff 	mov.w	r0, #4294967295
 80114ca:	b004      	add	sp, #16
 80114cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80114d0:	6823      	ldr	r3, [r4, #0]
 80114d2:	f043 0320 	orr.w	r3, r3, #32
 80114d6:	6023      	str	r3, [r4, #0]
 80114d8:	4832      	ldr	r0, [pc, #200]	@ (80115a4 <_printf_i+0x238>)
 80114da:	2778      	movs	r7, #120	@ 0x78
 80114dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80114e0:	6823      	ldr	r3, [r4, #0]
 80114e2:	6831      	ldr	r1, [r6, #0]
 80114e4:	061f      	lsls	r7, r3, #24
 80114e6:	f851 5b04 	ldr.w	r5, [r1], #4
 80114ea:	d402      	bmi.n	80114f2 <_printf_i+0x186>
 80114ec:	065f      	lsls	r7, r3, #25
 80114ee:	bf48      	it	mi
 80114f0:	b2ad      	uxthmi	r5, r5
 80114f2:	6031      	str	r1, [r6, #0]
 80114f4:	07d9      	lsls	r1, r3, #31
 80114f6:	bf44      	itt	mi
 80114f8:	f043 0320 	orrmi.w	r3, r3, #32
 80114fc:	6023      	strmi	r3, [r4, #0]
 80114fe:	b11d      	cbz	r5, 8011508 <_printf_i+0x19c>
 8011500:	2310      	movs	r3, #16
 8011502:	e7ad      	b.n	8011460 <_printf_i+0xf4>
 8011504:	4826      	ldr	r0, [pc, #152]	@ (80115a0 <_printf_i+0x234>)
 8011506:	e7e9      	b.n	80114dc <_printf_i+0x170>
 8011508:	6823      	ldr	r3, [r4, #0]
 801150a:	f023 0320 	bic.w	r3, r3, #32
 801150e:	6023      	str	r3, [r4, #0]
 8011510:	e7f6      	b.n	8011500 <_printf_i+0x194>
 8011512:	4616      	mov	r6, r2
 8011514:	e7bd      	b.n	8011492 <_printf_i+0x126>
 8011516:	6833      	ldr	r3, [r6, #0]
 8011518:	6825      	ldr	r5, [r4, #0]
 801151a:	6961      	ldr	r1, [r4, #20]
 801151c:	1d18      	adds	r0, r3, #4
 801151e:	6030      	str	r0, [r6, #0]
 8011520:	062e      	lsls	r6, r5, #24
 8011522:	681b      	ldr	r3, [r3, #0]
 8011524:	d501      	bpl.n	801152a <_printf_i+0x1be>
 8011526:	6019      	str	r1, [r3, #0]
 8011528:	e002      	b.n	8011530 <_printf_i+0x1c4>
 801152a:	0668      	lsls	r0, r5, #25
 801152c:	d5fb      	bpl.n	8011526 <_printf_i+0x1ba>
 801152e:	8019      	strh	r1, [r3, #0]
 8011530:	2300      	movs	r3, #0
 8011532:	6123      	str	r3, [r4, #16]
 8011534:	4616      	mov	r6, r2
 8011536:	e7bc      	b.n	80114b2 <_printf_i+0x146>
 8011538:	6833      	ldr	r3, [r6, #0]
 801153a:	1d1a      	adds	r2, r3, #4
 801153c:	6032      	str	r2, [r6, #0]
 801153e:	681e      	ldr	r6, [r3, #0]
 8011540:	6862      	ldr	r2, [r4, #4]
 8011542:	2100      	movs	r1, #0
 8011544:	4630      	mov	r0, r6
 8011546:	f7ee fe53 	bl	80001f0 <memchr>
 801154a:	b108      	cbz	r0, 8011550 <_printf_i+0x1e4>
 801154c:	1b80      	subs	r0, r0, r6
 801154e:	6060      	str	r0, [r4, #4]
 8011550:	6863      	ldr	r3, [r4, #4]
 8011552:	6123      	str	r3, [r4, #16]
 8011554:	2300      	movs	r3, #0
 8011556:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801155a:	e7aa      	b.n	80114b2 <_printf_i+0x146>
 801155c:	6923      	ldr	r3, [r4, #16]
 801155e:	4632      	mov	r2, r6
 8011560:	4649      	mov	r1, r9
 8011562:	4640      	mov	r0, r8
 8011564:	47d0      	blx	sl
 8011566:	3001      	adds	r0, #1
 8011568:	d0ad      	beq.n	80114c6 <_printf_i+0x15a>
 801156a:	6823      	ldr	r3, [r4, #0]
 801156c:	079b      	lsls	r3, r3, #30
 801156e:	d413      	bmi.n	8011598 <_printf_i+0x22c>
 8011570:	68e0      	ldr	r0, [r4, #12]
 8011572:	9b03      	ldr	r3, [sp, #12]
 8011574:	4298      	cmp	r0, r3
 8011576:	bfb8      	it	lt
 8011578:	4618      	movlt	r0, r3
 801157a:	e7a6      	b.n	80114ca <_printf_i+0x15e>
 801157c:	2301      	movs	r3, #1
 801157e:	4632      	mov	r2, r6
 8011580:	4649      	mov	r1, r9
 8011582:	4640      	mov	r0, r8
 8011584:	47d0      	blx	sl
 8011586:	3001      	adds	r0, #1
 8011588:	d09d      	beq.n	80114c6 <_printf_i+0x15a>
 801158a:	3501      	adds	r5, #1
 801158c:	68e3      	ldr	r3, [r4, #12]
 801158e:	9903      	ldr	r1, [sp, #12]
 8011590:	1a5b      	subs	r3, r3, r1
 8011592:	42ab      	cmp	r3, r5
 8011594:	dcf2      	bgt.n	801157c <_printf_i+0x210>
 8011596:	e7eb      	b.n	8011570 <_printf_i+0x204>
 8011598:	2500      	movs	r5, #0
 801159a:	f104 0619 	add.w	r6, r4, #25
 801159e:	e7f5      	b.n	801158c <_printf_i+0x220>
 80115a0:	08013c3a 	.word	0x08013c3a
 80115a4:	08013c4b 	.word	0x08013c4b

080115a8 <std>:
 80115a8:	2300      	movs	r3, #0
 80115aa:	b510      	push	{r4, lr}
 80115ac:	4604      	mov	r4, r0
 80115ae:	e9c0 3300 	strd	r3, r3, [r0]
 80115b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80115b6:	6083      	str	r3, [r0, #8]
 80115b8:	8181      	strh	r1, [r0, #12]
 80115ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80115bc:	81c2      	strh	r2, [r0, #14]
 80115be:	6183      	str	r3, [r0, #24]
 80115c0:	4619      	mov	r1, r3
 80115c2:	2208      	movs	r2, #8
 80115c4:	305c      	adds	r0, #92	@ 0x5c
 80115c6:	f000 f8f4 	bl	80117b2 <memset>
 80115ca:	4b0d      	ldr	r3, [pc, #52]	@ (8011600 <std+0x58>)
 80115cc:	6263      	str	r3, [r4, #36]	@ 0x24
 80115ce:	4b0d      	ldr	r3, [pc, #52]	@ (8011604 <std+0x5c>)
 80115d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80115d2:	4b0d      	ldr	r3, [pc, #52]	@ (8011608 <std+0x60>)
 80115d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80115d6:	4b0d      	ldr	r3, [pc, #52]	@ (801160c <std+0x64>)
 80115d8:	6323      	str	r3, [r4, #48]	@ 0x30
 80115da:	4b0d      	ldr	r3, [pc, #52]	@ (8011610 <std+0x68>)
 80115dc:	6224      	str	r4, [r4, #32]
 80115de:	429c      	cmp	r4, r3
 80115e0:	d006      	beq.n	80115f0 <std+0x48>
 80115e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80115e6:	4294      	cmp	r4, r2
 80115e8:	d002      	beq.n	80115f0 <std+0x48>
 80115ea:	33d0      	adds	r3, #208	@ 0xd0
 80115ec:	429c      	cmp	r4, r3
 80115ee:	d105      	bne.n	80115fc <std+0x54>
 80115f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80115f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80115f8:	f000 b958 	b.w	80118ac <__retarget_lock_init_recursive>
 80115fc:	bd10      	pop	{r4, pc}
 80115fe:	bf00      	nop
 8011600:	0801172d 	.word	0x0801172d
 8011604:	0801174f 	.word	0x0801174f
 8011608:	08011787 	.word	0x08011787
 801160c:	080117ab 	.word	0x080117ab
 8011610:	20002cac 	.word	0x20002cac

08011614 <stdio_exit_handler>:
 8011614:	4a02      	ldr	r2, [pc, #8]	@ (8011620 <stdio_exit_handler+0xc>)
 8011616:	4903      	ldr	r1, [pc, #12]	@ (8011624 <stdio_exit_handler+0x10>)
 8011618:	4803      	ldr	r0, [pc, #12]	@ (8011628 <stdio_exit_handler+0x14>)
 801161a:	f000 b869 	b.w	80116f0 <_fwalk_sglue>
 801161e:	bf00      	nop
 8011620:	20000104 	.word	0x20000104
 8011624:	08012f7d 	.word	0x08012f7d
 8011628:	20000114 	.word	0x20000114

0801162c <cleanup_stdio>:
 801162c:	6841      	ldr	r1, [r0, #4]
 801162e:	4b0c      	ldr	r3, [pc, #48]	@ (8011660 <cleanup_stdio+0x34>)
 8011630:	4299      	cmp	r1, r3
 8011632:	b510      	push	{r4, lr}
 8011634:	4604      	mov	r4, r0
 8011636:	d001      	beq.n	801163c <cleanup_stdio+0x10>
 8011638:	f001 fca0 	bl	8012f7c <_fflush_r>
 801163c:	68a1      	ldr	r1, [r4, #8]
 801163e:	4b09      	ldr	r3, [pc, #36]	@ (8011664 <cleanup_stdio+0x38>)
 8011640:	4299      	cmp	r1, r3
 8011642:	d002      	beq.n	801164a <cleanup_stdio+0x1e>
 8011644:	4620      	mov	r0, r4
 8011646:	f001 fc99 	bl	8012f7c <_fflush_r>
 801164a:	68e1      	ldr	r1, [r4, #12]
 801164c:	4b06      	ldr	r3, [pc, #24]	@ (8011668 <cleanup_stdio+0x3c>)
 801164e:	4299      	cmp	r1, r3
 8011650:	d004      	beq.n	801165c <cleanup_stdio+0x30>
 8011652:	4620      	mov	r0, r4
 8011654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011658:	f001 bc90 	b.w	8012f7c <_fflush_r>
 801165c:	bd10      	pop	{r4, pc}
 801165e:	bf00      	nop
 8011660:	20002cac 	.word	0x20002cac
 8011664:	20002d14 	.word	0x20002d14
 8011668:	20002d7c 	.word	0x20002d7c

0801166c <global_stdio_init.part.0>:
 801166c:	b510      	push	{r4, lr}
 801166e:	4b0b      	ldr	r3, [pc, #44]	@ (801169c <global_stdio_init.part.0+0x30>)
 8011670:	4c0b      	ldr	r4, [pc, #44]	@ (80116a0 <global_stdio_init.part.0+0x34>)
 8011672:	4a0c      	ldr	r2, [pc, #48]	@ (80116a4 <global_stdio_init.part.0+0x38>)
 8011674:	601a      	str	r2, [r3, #0]
 8011676:	4620      	mov	r0, r4
 8011678:	2200      	movs	r2, #0
 801167a:	2104      	movs	r1, #4
 801167c:	f7ff ff94 	bl	80115a8 <std>
 8011680:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011684:	2201      	movs	r2, #1
 8011686:	2109      	movs	r1, #9
 8011688:	f7ff ff8e 	bl	80115a8 <std>
 801168c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011690:	2202      	movs	r2, #2
 8011692:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011696:	2112      	movs	r1, #18
 8011698:	f7ff bf86 	b.w	80115a8 <std>
 801169c:	20002de4 	.word	0x20002de4
 80116a0:	20002cac 	.word	0x20002cac
 80116a4:	08011615 	.word	0x08011615

080116a8 <__sfp_lock_acquire>:
 80116a8:	4801      	ldr	r0, [pc, #4]	@ (80116b0 <__sfp_lock_acquire+0x8>)
 80116aa:	f000 b900 	b.w	80118ae <__retarget_lock_acquire_recursive>
 80116ae:	bf00      	nop
 80116b0:	20002ded 	.word	0x20002ded

080116b4 <__sfp_lock_release>:
 80116b4:	4801      	ldr	r0, [pc, #4]	@ (80116bc <__sfp_lock_release+0x8>)
 80116b6:	f000 b8fb 	b.w	80118b0 <__retarget_lock_release_recursive>
 80116ba:	bf00      	nop
 80116bc:	20002ded 	.word	0x20002ded

080116c0 <__sinit>:
 80116c0:	b510      	push	{r4, lr}
 80116c2:	4604      	mov	r4, r0
 80116c4:	f7ff fff0 	bl	80116a8 <__sfp_lock_acquire>
 80116c8:	6a23      	ldr	r3, [r4, #32]
 80116ca:	b11b      	cbz	r3, 80116d4 <__sinit+0x14>
 80116cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80116d0:	f7ff bff0 	b.w	80116b4 <__sfp_lock_release>
 80116d4:	4b04      	ldr	r3, [pc, #16]	@ (80116e8 <__sinit+0x28>)
 80116d6:	6223      	str	r3, [r4, #32]
 80116d8:	4b04      	ldr	r3, [pc, #16]	@ (80116ec <__sinit+0x2c>)
 80116da:	681b      	ldr	r3, [r3, #0]
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d1f5      	bne.n	80116cc <__sinit+0xc>
 80116e0:	f7ff ffc4 	bl	801166c <global_stdio_init.part.0>
 80116e4:	e7f2      	b.n	80116cc <__sinit+0xc>
 80116e6:	bf00      	nop
 80116e8:	0801162d 	.word	0x0801162d
 80116ec:	20002de4 	.word	0x20002de4

080116f0 <_fwalk_sglue>:
 80116f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80116f4:	4607      	mov	r7, r0
 80116f6:	4688      	mov	r8, r1
 80116f8:	4614      	mov	r4, r2
 80116fa:	2600      	movs	r6, #0
 80116fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011700:	f1b9 0901 	subs.w	r9, r9, #1
 8011704:	d505      	bpl.n	8011712 <_fwalk_sglue+0x22>
 8011706:	6824      	ldr	r4, [r4, #0]
 8011708:	2c00      	cmp	r4, #0
 801170a:	d1f7      	bne.n	80116fc <_fwalk_sglue+0xc>
 801170c:	4630      	mov	r0, r6
 801170e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011712:	89ab      	ldrh	r3, [r5, #12]
 8011714:	2b01      	cmp	r3, #1
 8011716:	d907      	bls.n	8011728 <_fwalk_sglue+0x38>
 8011718:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801171c:	3301      	adds	r3, #1
 801171e:	d003      	beq.n	8011728 <_fwalk_sglue+0x38>
 8011720:	4629      	mov	r1, r5
 8011722:	4638      	mov	r0, r7
 8011724:	47c0      	blx	r8
 8011726:	4306      	orrs	r6, r0
 8011728:	3568      	adds	r5, #104	@ 0x68
 801172a:	e7e9      	b.n	8011700 <_fwalk_sglue+0x10>

0801172c <__sread>:
 801172c:	b510      	push	{r4, lr}
 801172e:	460c      	mov	r4, r1
 8011730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011734:	f000 f86c 	bl	8011810 <_read_r>
 8011738:	2800      	cmp	r0, #0
 801173a:	bfab      	itete	ge
 801173c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801173e:	89a3      	ldrhlt	r3, [r4, #12]
 8011740:	181b      	addge	r3, r3, r0
 8011742:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011746:	bfac      	ite	ge
 8011748:	6563      	strge	r3, [r4, #84]	@ 0x54
 801174a:	81a3      	strhlt	r3, [r4, #12]
 801174c:	bd10      	pop	{r4, pc}

0801174e <__swrite>:
 801174e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011752:	461f      	mov	r7, r3
 8011754:	898b      	ldrh	r3, [r1, #12]
 8011756:	05db      	lsls	r3, r3, #23
 8011758:	4605      	mov	r5, r0
 801175a:	460c      	mov	r4, r1
 801175c:	4616      	mov	r6, r2
 801175e:	d505      	bpl.n	801176c <__swrite+0x1e>
 8011760:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011764:	2302      	movs	r3, #2
 8011766:	2200      	movs	r2, #0
 8011768:	f000 f840 	bl	80117ec <_lseek_r>
 801176c:	89a3      	ldrh	r3, [r4, #12]
 801176e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011772:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011776:	81a3      	strh	r3, [r4, #12]
 8011778:	4632      	mov	r2, r6
 801177a:	463b      	mov	r3, r7
 801177c:	4628      	mov	r0, r5
 801177e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011782:	f000 b857 	b.w	8011834 <_write_r>

08011786 <__sseek>:
 8011786:	b510      	push	{r4, lr}
 8011788:	460c      	mov	r4, r1
 801178a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801178e:	f000 f82d 	bl	80117ec <_lseek_r>
 8011792:	1c43      	adds	r3, r0, #1
 8011794:	89a3      	ldrh	r3, [r4, #12]
 8011796:	bf15      	itete	ne
 8011798:	6560      	strne	r0, [r4, #84]	@ 0x54
 801179a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801179e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80117a2:	81a3      	strheq	r3, [r4, #12]
 80117a4:	bf18      	it	ne
 80117a6:	81a3      	strhne	r3, [r4, #12]
 80117a8:	bd10      	pop	{r4, pc}

080117aa <__sclose>:
 80117aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80117ae:	f000 b80d 	b.w	80117cc <_close_r>

080117b2 <memset>:
 80117b2:	4402      	add	r2, r0
 80117b4:	4603      	mov	r3, r0
 80117b6:	4293      	cmp	r3, r2
 80117b8:	d100      	bne.n	80117bc <memset+0xa>
 80117ba:	4770      	bx	lr
 80117bc:	f803 1b01 	strb.w	r1, [r3], #1
 80117c0:	e7f9      	b.n	80117b6 <memset+0x4>
	...

080117c4 <_localeconv_r>:
 80117c4:	4800      	ldr	r0, [pc, #0]	@ (80117c8 <_localeconv_r+0x4>)
 80117c6:	4770      	bx	lr
 80117c8:	20000250 	.word	0x20000250

080117cc <_close_r>:
 80117cc:	b538      	push	{r3, r4, r5, lr}
 80117ce:	4d06      	ldr	r5, [pc, #24]	@ (80117e8 <_close_r+0x1c>)
 80117d0:	2300      	movs	r3, #0
 80117d2:	4604      	mov	r4, r0
 80117d4:	4608      	mov	r0, r1
 80117d6:	602b      	str	r3, [r5, #0]
 80117d8:	f7f3 fe5e 	bl	8005498 <_close>
 80117dc:	1c43      	adds	r3, r0, #1
 80117de:	d102      	bne.n	80117e6 <_close_r+0x1a>
 80117e0:	682b      	ldr	r3, [r5, #0]
 80117e2:	b103      	cbz	r3, 80117e6 <_close_r+0x1a>
 80117e4:	6023      	str	r3, [r4, #0]
 80117e6:	bd38      	pop	{r3, r4, r5, pc}
 80117e8:	20002de8 	.word	0x20002de8

080117ec <_lseek_r>:
 80117ec:	b538      	push	{r3, r4, r5, lr}
 80117ee:	4d07      	ldr	r5, [pc, #28]	@ (801180c <_lseek_r+0x20>)
 80117f0:	4604      	mov	r4, r0
 80117f2:	4608      	mov	r0, r1
 80117f4:	4611      	mov	r1, r2
 80117f6:	2200      	movs	r2, #0
 80117f8:	602a      	str	r2, [r5, #0]
 80117fa:	461a      	mov	r2, r3
 80117fc:	f7f3 fe73 	bl	80054e6 <_lseek>
 8011800:	1c43      	adds	r3, r0, #1
 8011802:	d102      	bne.n	801180a <_lseek_r+0x1e>
 8011804:	682b      	ldr	r3, [r5, #0]
 8011806:	b103      	cbz	r3, 801180a <_lseek_r+0x1e>
 8011808:	6023      	str	r3, [r4, #0]
 801180a:	bd38      	pop	{r3, r4, r5, pc}
 801180c:	20002de8 	.word	0x20002de8

08011810 <_read_r>:
 8011810:	b538      	push	{r3, r4, r5, lr}
 8011812:	4d07      	ldr	r5, [pc, #28]	@ (8011830 <_read_r+0x20>)
 8011814:	4604      	mov	r4, r0
 8011816:	4608      	mov	r0, r1
 8011818:	4611      	mov	r1, r2
 801181a:	2200      	movs	r2, #0
 801181c:	602a      	str	r2, [r5, #0]
 801181e:	461a      	mov	r2, r3
 8011820:	f7f3 fe01 	bl	8005426 <_read>
 8011824:	1c43      	adds	r3, r0, #1
 8011826:	d102      	bne.n	801182e <_read_r+0x1e>
 8011828:	682b      	ldr	r3, [r5, #0]
 801182a:	b103      	cbz	r3, 801182e <_read_r+0x1e>
 801182c:	6023      	str	r3, [r4, #0]
 801182e:	bd38      	pop	{r3, r4, r5, pc}
 8011830:	20002de8 	.word	0x20002de8

08011834 <_write_r>:
 8011834:	b538      	push	{r3, r4, r5, lr}
 8011836:	4d07      	ldr	r5, [pc, #28]	@ (8011854 <_write_r+0x20>)
 8011838:	4604      	mov	r4, r0
 801183a:	4608      	mov	r0, r1
 801183c:	4611      	mov	r1, r2
 801183e:	2200      	movs	r2, #0
 8011840:	602a      	str	r2, [r5, #0]
 8011842:	461a      	mov	r2, r3
 8011844:	f7f3 fe0c 	bl	8005460 <_write>
 8011848:	1c43      	adds	r3, r0, #1
 801184a:	d102      	bne.n	8011852 <_write_r+0x1e>
 801184c:	682b      	ldr	r3, [r5, #0]
 801184e:	b103      	cbz	r3, 8011852 <_write_r+0x1e>
 8011850:	6023      	str	r3, [r4, #0]
 8011852:	bd38      	pop	{r3, r4, r5, pc}
 8011854:	20002de8 	.word	0x20002de8

08011858 <__errno>:
 8011858:	4b01      	ldr	r3, [pc, #4]	@ (8011860 <__errno+0x8>)
 801185a:	6818      	ldr	r0, [r3, #0]
 801185c:	4770      	bx	lr
 801185e:	bf00      	nop
 8011860:	20000110 	.word	0x20000110

08011864 <__libc_init_array>:
 8011864:	b570      	push	{r4, r5, r6, lr}
 8011866:	4d0d      	ldr	r5, [pc, #52]	@ (801189c <__libc_init_array+0x38>)
 8011868:	4c0d      	ldr	r4, [pc, #52]	@ (80118a0 <__libc_init_array+0x3c>)
 801186a:	1b64      	subs	r4, r4, r5
 801186c:	10a4      	asrs	r4, r4, #2
 801186e:	2600      	movs	r6, #0
 8011870:	42a6      	cmp	r6, r4
 8011872:	d109      	bne.n	8011888 <__libc_init_array+0x24>
 8011874:	4d0b      	ldr	r5, [pc, #44]	@ (80118a4 <__libc_init_array+0x40>)
 8011876:	4c0c      	ldr	r4, [pc, #48]	@ (80118a8 <__libc_init_array+0x44>)
 8011878:	f002 f976 	bl	8013b68 <_init>
 801187c:	1b64      	subs	r4, r4, r5
 801187e:	10a4      	asrs	r4, r4, #2
 8011880:	2600      	movs	r6, #0
 8011882:	42a6      	cmp	r6, r4
 8011884:	d105      	bne.n	8011892 <__libc_init_array+0x2e>
 8011886:	bd70      	pop	{r4, r5, r6, pc}
 8011888:	f855 3b04 	ldr.w	r3, [r5], #4
 801188c:	4798      	blx	r3
 801188e:	3601      	adds	r6, #1
 8011890:	e7ee      	b.n	8011870 <__libc_init_array+0xc>
 8011892:	f855 3b04 	ldr.w	r3, [r5], #4
 8011896:	4798      	blx	r3
 8011898:	3601      	adds	r6, #1
 801189a:	e7f2      	b.n	8011882 <__libc_init_array+0x1e>
 801189c:	08013fdc 	.word	0x08013fdc
 80118a0:	08013fdc 	.word	0x08013fdc
 80118a4:	08013fdc 	.word	0x08013fdc
 80118a8:	08013fe0 	.word	0x08013fe0

080118ac <__retarget_lock_init_recursive>:
 80118ac:	4770      	bx	lr

080118ae <__retarget_lock_acquire_recursive>:
 80118ae:	4770      	bx	lr

080118b0 <__retarget_lock_release_recursive>:
 80118b0:	4770      	bx	lr

080118b2 <memcpy>:
 80118b2:	440a      	add	r2, r1
 80118b4:	4291      	cmp	r1, r2
 80118b6:	f100 33ff 	add.w	r3, r0, #4294967295
 80118ba:	d100      	bne.n	80118be <memcpy+0xc>
 80118bc:	4770      	bx	lr
 80118be:	b510      	push	{r4, lr}
 80118c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80118c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80118c8:	4291      	cmp	r1, r2
 80118ca:	d1f9      	bne.n	80118c0 <memcpy+0xe>
 80118cc:	bd10      	pop	{r4, pc}

080118ce <quorem>:
 80118ce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118d2:	6903      	ldr	r3, [r0, #16]
 80118d4:	690c      	ldr	r4, [r1, #16]
 80118d6:	42a3      	cmp	r3, r4
 80118d8:	4607      	mov	r7, r0
 80118da:	db7e      	blt.n	80119da <quorem+0x10c>
 80118dc:	3c01      	subs	r4, #1
 80118de:	f101 0814 	add.w	r8, r1, #20
 80118e2:	00a3      	lsls	r3, r4, #2
 80118e4:	f100 0514 	add.w	r5, r0, #20
 80118e8:	9300      	str	r3, [sp, #0]
 80118ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80118ee:	9301      	str	r3, [sp, #4]
 80118f0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80118f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80118f8:	3301      	adds	r3, #1
 80118fa:	429a      	cmp	r2, r3
 80118fc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011900:	fbb2 f6f3 	udiv	r6, r2, r3
 8011904:	d32e      	bcc.n	8011964 <quorem+0x96>
 8011906:	f04f 0a00 	mov.w	sl, #0
 801190a:	46c4      	mov	ip, r8
 801190c:	46ae      	mov	lr, r5
 801190e:	46d3      	mov	fp, sl
 8011910:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011914:	b298      	uxth	r0, r3
 8011916:	fb06 a000 	mla	r0, r6, r0, sl
 801191a:	0c02      	lsrs	r2, r0, #16
 801191c:	0c1b      	lsrs	r3, r3, #16
 801191e:	fb06 2303 	mla	r3, r6, r3, r2
 8011922:	f8de 2000 	ldr.w	r2, [lr]
 8011926:	b280      	uxth	r0, r0
 8011928:	b292      	uxth	r2, r2
 801192a:	1a12      	subs	r2, r2, r0
 801192c:	445a      	add	r2, fp
 801192e:	f8de 0000 	ldr.w	r0, [lr]
 8011932:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011936:	b29b      	uxth	r3, r3
 8011938:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801193c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011940:	b292      	uxth	r2, r2
 8011942:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8011946:	45e1      	cmp	r9, ip
 8011948:	f84e 2b04 	str.w	r2, [lr], #4
 801194c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011950:	d2de      	bcs.n	8011910 <quorem+0x42>
 8011952:	9b00      	ldr	r3, [sp, #0]
 8011954:	58eb      	ldr	r3, [r5, r3]
 8011956:	b92b      	cbnz	r3, 8011964 <quorem+0x96>
 8011958:	9b01      	ldr	r3, [sp, #4]
 801195a:	3b04      	subs	r3, #4
 801195c:	429d      	cmp	r5, r3
 801195e:	461a      	mov	r2, r3
 8011960:	d32f      	bcc.n	80119c2 <quorem+0xf4>
 8011962:	613c      	str	r4, [r7, #16]
 8011964:	4638      	mov	r0, r7
 8011966:	f001 f97d 	bl	8012c64 <__mcmp>
 801196a:	2800      	cmp	r0, #0
 801196c:	db25      	blt.n	80119ba <quorem+0xec>
 801196e:	4629      	mov	r1, r5
 8011970:	2000      	movs	r0, #0
 8011972:	f858 2b04 	ldr.w	r2, [r8], #4
 8011976:	f8d1 c000 	ldr.w	ip, [r1]
 801197a:	fa1f fe82 	uxth.w	lr, r2
 801197e:	fa1f f38c 	uxth.w	r3, ip
 8011982:	eba3 030e 	sub.w	r3, r3, lr
 8011986:	4403      	add	r3, r0
 8011988:	0c12      	lsrs	r2, r2, #16
 801198a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801198e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8011992:	b29b      	uxth	r3, r3
 8011994:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011998:	45c1      	cmp	r9, r8
 801199a:	f841 3b04 	str.w	r3, [r1], #4
 801199e:	ea4f 4022 	mov.w	r0, r2, asr #16
 80119a2:	d2e6      	bcs.n	8011972 <quorem+0xa4>
 80119a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80119a8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80119ac:	b922      	cbnz	r2, 80119b8 <quorem+0xea>
 80119ae:	3b04      	subs	r3, #4
 80119b0:	429d      	cmp	r5, r3
 80119b2:	461a      	mov	r2, r3
 80119b4:	d30b      	bcc.n	80119ce <quorem+0x100>
 80119b6:	613c      	str	r4, [r7, #16]
 80119b8:	3601      	adds	r6, #1
 80119ba:	4630      	mov	r0, r6
 80119bc:	b003      	add	sp, #12
 80119be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119c2:	6812      	ldr	r2, [r2, #0]
 80119c4:	3b04      	subs	r3, #4
 80119c6:	2a00      	cmp	r2, #0
 80119c8:	d1cb      	bne.n	8011962 <quorem+0x94>
 80119ca:	3c01      	subs	r4, #1
 80119cc:	e7c6      	b.n	801195c <quorem+0x8e>
 80119ce:	6812      	ldr	r2, [r2, #0]
 80119d0:	3b04      	subs	r3, #4
 80119d2:	2a00      	cmp	r2, #0
 80119d4:	d1ef      	bne.n	80119b6 <quorem+0xe8>
 80119d6:	3c01      	subs	r4, #1
 80119d8:	e7ea      	b.n	80119b0 <quorem+0xe2>
 80119da:	2000      	movs	r0, #0
 80119dc:	e7ee      	b.n	80119bc <quorem+0xee>
	...

080119e0 <_dtoa_r>:
 80119e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119e4:	69c7      	ldr	r7, [r0, #28]
 80119e6:	b097      	sub	sp, #92	@ 0x5c
 80119e8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80119ec:	ec55 4b10 	vmov	r4, r5, d0
 80119f0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80119f2:	9107      	str	r1, [sp, #28]
 80119f4:	4681      	mov	r9, r0
 80119f6:	920c      	str	r2, [sp, #48]	@ 0x30
 80119f8:	9311      	str	r3, [sp, #68]	@ 0x44
 80119fa:	b97f      	cbnz	r7, 8011a1c <_dtoa_r+0x3c>
 80119fc:	2010      	movs	r0, #16
 80119fe:	f000 fe09 	bl	8012614 <malloc>
 8011a02:	4602      	mov	r2, r0
 8011a04:	f8c9 001c 	str.w	r0, [r9, #28]
 8011a08:	b920      	cbnz	r0, 8011a14 <_dtoa_r+0x34>
 8011a0a:	4ba9      	ldr	r3, [pc, #676]	@ (8011cb0 <_dtoa_r+0x2d0>)
 8011a0c:	21ef      	movs	r1, #239	@ 0xef
 8011a0e:	48a9      	ldr	r0, [pc, #676]	@ (8011cb4 <_dtoa_r+0x2d4>)
 8011a10:	f001 faec 	bl	8012fec <__assert_func>
 8011a14:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8011a18:	6007      	str	r7, [r0, #0]
 8011a1a:	60c7      	str	r7, [r0, #12]
 8011a1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011a20:	6819      	ldr	r1, [r3, #0]
 8011a22:	b159      	cbz	r1, 8011a3c <_dtoa_r+0x5c>
 8011a24:	685a      	ldr	r2, [r3, #4]
 8011a26:	604a      	str	r2, [r1, #4]
 8011a28:	2301      	movs	r3, #1
 8011a2a:	4093      	lsls	r3, r2
 8011a2c:	608b      	str	r3, [r1, #8]
 8011a2e:	4648      	mov	r0, r9
 8011a30:	f000 fee6 	bl	8012800 <_Bfree>
 8011a34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011a38:	2200      	movs	r2, #0
 8011a3a:	601a      	str	r2, [r3, #0]
 8011a3c:	1e2b      	subs	r3, r5, #0
 8011a3e:	bfb9      	ittee	lt
 8011a40:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8011a44:	9305      	strlt	r3, [sp, #20]
 8011a46:	2300      	movge	r3, #0
 8011a48:	6033      	strge	r3, [r6, #0]
 8011a4a:	9f05      	ldr	r7, [sp, #20]
 8011a4c:	4b9a      	ldr	r3, [pc, #616]	@ (8011cb8 <_dtoa_r+0x2d8>)
 8011a4e:	bfbc      	itt	lt
 8011a50:	2201      	movlt	r2, #1
 8011a52:	6032      	strlt	r2, [r6, #0]
 8011a54:	43bb      	bics	r3, r7
 8011a56:	d112      	bne.n	8011a7e <_dtoa_r+0x9e>
 8011a58:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011a5a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8011a5e:	6013      	str	r3, [r2, #0]
 8011a60:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011a64:	4323      	orrs	r3, r4
 8011a66:	f000 855a 	beq.w	801251e <_dtoa_r+0xb3e>
 8011a6a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011a6c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8011ccc <_dtoa_r+0x2ec>
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	f000 855c 	beq.w	801252e <_dtoa_r+0xb4e>
 8011a76:	f10a 0303 	add.w	r3, sl, #3
 8011a7a:	f000 bd56 	b.w	801252a <_dtoa_r+0xb4a>
 8011a7e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8011a82:	2200      	movs	r2, #0
 8011a84:	ec51 0b17 	vmov	r0, r1, d7
 8011a88:	2300      	movs	r3, #0
 8011a8a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8011a8e:	f7ef f82b 	bl	8000ae8 <__aeabi_dcmpeq>
 8011a92:	4680      	mov	r8, r0
 8011a94:	b158      	cbz	r0, 8011aae <_dtoa_r+0xce>
 8011a96:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011a98:	2301      	movs	r3, #1
 8011a9a:	6013      	str	r3, [r2, #0]
 8011a9c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011a9e:	b113      	cbz	r3, 8011aa6 <_dtoa_r+0xc6>
 8011aa0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011aa2:	4b86      	ldr	r3, [pc, #536]	@ (8011cbc <_dtoa_r+0x2dc>)
 8011aa4:	6013      	str	r3, [r2, #0]
 8011aa6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8011cd0 <_dtoa_r+0x2f0>
 8011aaa:	f000 bd40 	b.w	801252e <_dtoa_r+0xb4e>
 8011aae:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8011ab2:	aa14      	add	r2, sp, #80	@ 0x50
 8011ab4:	a915      	add	r1, sp, #84	@ 0x54
 8011ab6:	4648      	mov	r0, r9
 8011ab8:	f001 f984 	bl	8012dc4 <__d2b>
 8011abc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8011ac0:	9002      	str	r0, [sp, #8]
 8011ac2:	2e00      	cmp	r6, #0
 8011ac4:	d078      	beq.n	8011bb8 <_dtoa_r+0x1d8>
 8011ac6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011ac8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8011acc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011ad0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011ad4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8011ad8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8011adc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8011ae0:	4619      	mov	r1, r3
 8011ae2:	2200      	movs	r2, #0
 8011ae4:	4b76      	ldr	r3, [pc, #472]	@ (8011cc0 <_dtoa_r+0x2e0>)
 8011ae6:	f7ee fbdf 	bl	80002a8 <__aeabi_dsub>
 8011aea:	a36b      	add	r3, pc, #428	@ (adr r3, 8011c98 <_dtoa_r+0x2b8>)
 8011aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011af0:	f7ee fd92 	bl	8000618 <__aeabi_dmul>
 8011af4:	a36a      	add	r3, pc, #424	@ (adr r3, 8011ca0 <_dtoa_r+0x2c0>)
 8011af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011afa:	f7ee fbd7 	bl	80002ac <__adddf3>
 8011afe:	4604      	mov	r4, r0
 8011b00:	4630      	mov	r0, r6
 8011b02:	460d      	mov	r5, r1
 8011b04:	f7ee fd1e 	bl	8000544 <__aeabi_i2d>
 8011b08:	a367      	add	r3, pc, #412	@ (adr r3, 8011ca8 <_dtoa_r+0x2c8>)
 8011b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b0e:	f7ee fd83 	bl	8000618 <__aeabi_dmul>
 8011b12:	4602      	mov	r2, r0
 8011b14:	460b      	mov	r3, r1
 8011b16:	4620      	mov	r0, r4
 8011b18:	4629      	mov	r1, r5
 8011b1a:	f7ee fbc7 	bl	80002ac <__adddf3>
 8011b1e:	4604      	mov	r4, r0
 8011b20:	460d      	mov	r5, r1
 8011b22:	f7ef f829 	bl	8000b78 <__aeabi_d2iz>
 8011b26:	2200      	movs	r2, #0
 8011b28:	4607      	mov	r7, r0
 8011b2a:	2300      	movs	r3, #0
 8011b2c:	4620      	mov	r0, r4
 8011b2e:	4629      	mov	r1, r5
 8011b30:	f7ee ffe4 	bl	8000afc <__aeabi_dcmplt>
 8011b34:	b140      	cbz	r0, 8011b48 <_dtoa_r+0x168>
 8011b36:	4638      	mov	r0, r7
 8011b38:	f7ee fd04 	bl	8000544 <__aeabi_i2d>
 8011b3c:	4622      	mov	r2, r4
 8011b3e:	462b      	mov	r3, r5
 8011b40:	f7ee ffd2 	bl	8000ae8 <__aeabi_dcmpeq>
 8011b44:	b900      	cbnz	r0, 8011b48 <_dtoa_r+0x168>
 8011b46:	3f01      	subs	r7, #1
 8011b48:	2f16      	cmp	r7, #22
 8011b4a:	d852      	bhi.n	8011bf2 <_dtoa_r+0x212>
 8011b4c:	4b5d      	ldr	r3, [pc, #372]	@ (8011cc4 <_dtoa_r+0x2e4>)
 8011b4e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011b5a:	f7ee ffcf 	bl	8000afc <__aeabi_dcmplt>
 8011b5e:	2800      	cmp	r0, #0
 8011b60:	d049      	beq.n	8011bf6 <_dtoa_r+0x216>
 8011b62:	3f01      	subs	r7, #1
 8011b64:	2300      	movs	r3, #0
 8011b66:	9310      	str	r3, [sp, #64]	@ 0x40
 8011b68:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011b6a:	1b9b      	subs	r3, r3, r6
 8011b6c:	1e5a      	subs	r2, r3, #1
 8011b6e:	bf45      	ittet	mi
 8011b70:	f1c3 0301 	rsbmi	r3, r3, #1
 8011b74:	9300      	strmi	r3, [sp, #0]
 8011b76:	2300      	movpl	r3, #0
 8011b78:	2300      	movmi	r3, #0
 8011b7a:	9206      	str	r2, [sp, #24]
 8011b7c:	bf54      	ite	pl
 8011b7e:	9300      	strpl	r3, [sp, #0]
 8011b80:	9306      	strmi	r3, [sp, #24]
 8011b82:	2f00      	cmp	r7, #0
 8011b84:	db39      	blt.n	8011bfa <_dtoa_r+0x21a>
 8011b86:	9b06      	ldr	r3, [sp, #24]
 8011b88:	970d      	str	r7, [sp, #52]	@ 0x34
 8011b8a:	443b      	add	r3, r7
 8011b8c:	9306      	str	r3, [sp, #24]
 8011b8e:	2300      	movs	r3, #0
 8011b90:	9308      	str	r3, [sp, #32]
 8011b92:	9b07      	ldr	r3, [sp, #28]
 8011b94:	2b09      	cmp	r3, #9
 8011b96:	d863      	bhi.n	8011c60 <_dtoa_r+0x280>
 8011b98:	2b05      	cmp	r3, #5
 8011b9a:	bfc4      	itt	gt
 8011b9c:	3b04      	subgt	r3, #4
 8011b9e:	9307      	strgt	r3, [sp, #28]
 8011ba0:	9b07      	ldr	r3, [sp, #28]
 8011ba2:	f1a3 0302 	sub.w	r3, r3, #2
 8011ba6:	bfcc      	ite	gt
 8011ba8:	2400      	movgt	r4, #0
 8011baa:	2401      	movle	r4, #1
 8011bac:	2b03      	cmp	r3, #3
 8011bae:	d863      	bhi.n	8011c78 <_dtoa_r+0x298>
 8011bb0:	e8df f003 	tbb	[pc, r3]
 8011bb4:	2b375452 	.word	0x2b375452
 8011bb8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8011bbc:	441e      	add	r6, r3
 8011bbe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8011bc2:	2b20      	cmp	r3, #32
 8011bc4:	bfc1      	itttt	gt
 8011bc6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8011bca:	409f      	lslgt	r7, r3
 8011bcc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8011bd0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8011bd4:	bfd6      	itet	le
 8011bd6:	f1c3 0320 	rsble	r3, r3, #32
 8011bda:	ea47 0003 	orrgt.w	r0, r7, r3
 8011bde:	fa04 f003 	lslle.w	r0, r4, r3
 8011be2:	f7ee fc9f 	bl	8000524 <__aeabi_ui2d>
 8011be6:	2201      	movs	r2, #1
 8011be8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8011bec:	3e01      	subs	r6, #1
 8011bee:	9212      	str	r2, [sp, #72]	@ 0x48
 8011bf0:	e776      	b.n	8011ae0 <_dtoa_r+0x100>
 8011bf2:	2301      	movs	r3, #1
 8011bf4:	e7b7      	b.n	8011b66 <_dtoa_r+0x186>
 8011bf6:	9010      	str	r0, [sp, #64]	@ 0x40
 8011bf8:	e7b6      	b.n	8011b68 <_dtoa_r+0x188>
 8011bfa:	9b00      	ldr	r3, [sp, #0]
 8011bfc:	1bdb      	subs	r3, r3, r7
 8011bfe:	9300      	str	r3, [sp, #0]
 8011c00:	427b      	negs	r3, r7
 8011c02:	9308      	str	r3, [sp, #32]
 8011c04:	2300      	movs	r3, #0
 8011c06:	930d      	str	r3, [sp, #52]	@ 0x34
 8011c08:	e7c3      	b.n	8011b92 <_dtoa_r+0x1b2>
 8011c0a:	2301      	movs	r3, #1
 8011c0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011c10:	eb07 0b03 	add.w	fp, r7, r3
 8011c14:	f10b 0301 	add.w	r3, fp, #1
 8011c18:	2b01      	cmp	r3, #1
 8011c1a:	9303      	str	r3, [sp, #12]
 8011c1c:	bfb8      	it	lt
 8011c1e:	2301      	movlt	r3, #1
 8011c20:	e006      	b.n	8011c30 <_dtoa_r+0x250>
 8011c22:	2301      	movs	r3, #1
 8011c24:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011c28:	2b00      	cmp	r3, #0
 8011c2a:	dd28      	ble.n	8011c7e <_dtoa_r+0x29e>
 8011c2c:	469b      	mov	fp, r3
 8011c2e:	9303      	str	r3, [sp, #12]
 8011c30:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8011c34:	2100      	movs	r1, #0
 8011c36:	2204      	movs	r2, #4
 8011c38:	f102 0514 	add.w	r5, r2, #20
 8011c3c:	429d      	cmp	r5, r3
 8011c3e:	d926      	bls.n	8011c8e <_dtoa_r+0x2ae>
 8011c40:	6041      	str	r1, [r0, #4]
 8011c42:	4648      	mov	r0, r9
 8011c44:	f000 fd9c 	bl	8012780 <_Balloc>
 8011c48:	4682      	mov	sl, r0
 8011c4a:	2800      	cmp	r0, #0
 8011c4c:	d142      	bne.n	8011cd4 <_dtoa_r+0x2f4>
 8011c4e:	4b1e      	ldr	r3, [pc, #120]	@ (8011cc8 <_dtoa_r+0x2e8>)
 8011c50:	4602      	mov	r2, r0
 8011c52:	f240 11af 	movw	r1, #431	@ 0x1af
 8011c56:	e6da      	b.n	8011a0e <_dtoa_r+0x2e>
 8011c58:	2300      	movs	r3, #0
 8011c5a:	e7e3      	b.n	8011c24 <_dtoa_r+0x244>
 8011c5c:	2300      	movs	r3, #0
 8011c5e:	e7d5      	b.n	8011c0c <_dtoa_r+0x22c>
 8011c60:	2401      	movs	r4, #1
 8011c62:	2300      	movs	r3, #0
 8011c64:	9307      	str	r3, [sp, #28]
 8011c66:	9409      	str	r4, [sp, #36]	@ 0x24
 8011c68:	f04f 3bff 	mov.w	fp, #4294967295
 8011c6c:	2200      	movs	r2, #0
 8011c6e:	f8cd b00c 	str.w	fp, [sp, #12]
 8011c72:	2312      	movs	r3, #18
 8011c74:	920c      	str	r2, [sp, #48]	@ 0x30
 8011c76:	e7db      	b.n	8011c30 <_dtoa_r+0x250>
 8011c78:	2301      	movs	r3, #1
 8011c7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c7c:	e7f4      	b.n	8011c68 <_dtoa_r+0x288>
 8011c7e:	f04f 0b01 	mov.w	fp, #1
 8011c82:	f8cd b00c 	str.w	fp, [sp, #12]
 8011c86:	465b      	mov	r3, fp
 8011c88:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8011c8c:	e7d0      	b.n	8011c30 <_dtoa_r+0x250>
 8011c8e:	3101      	adds	r1, #1
 8011c90:	0052      	lsls	r2, r2, #1
 8011c92:	e7d1      	b.n	8011c38 <_dtoa_r+0x258>
 8011c94:	f3af 8000 	nop.w
 8011c98:	636f4361 	.word	0x636f4361
 8011c9c:	3fd287a7 	.word	0x3fd287a7
 8011ca0:	8b60c8b3 	.word	0x8b60c8b3
 8011ca4:	3fc68a28 	.word	0x3fc68a28
 8011ca8:	509f79fb 	.word	0x509f79fb
 8011cac:	3fd34413 	.word	0x3fd34413
 8011cb0:	08013c69 	.word	0x08013c69
 8011cb4:	08013c80 	.word	0x08013c80
 8011cb8:	7ff00000 	.word	0x7ff00000
 8011cbc:	08013c39 	.word	0x08013c39
 8011cc0:	3ff80000 	.word	0x3ff80000
 8011cc4:	08013dd0 	.word	0x08013dd0
 8011cc8:	08013cd8 	.word	0x08013cd8
 8011ccc:	08013c65 	.word	0x08013c65
 8011cd0:	08013c38 	.word	0x08013c38
 8011cd4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011cd8:	6018      	str	r0, [r3, #0]
 8011cda:	9b03      	ldr	r3, [sp, #12]
 8011cdc:	2b0e      	cmp	r3, #14
 8011cde:	f200 80a1 	bhi.w	8011e24 <_dtoa_r+0x444>
 8011ce2:	2c00      	cmp	r4, #0
 8011ce4:	f000 809e 	beq.w	8011e24 <_dtoa_r+0x444>
 8011ce8:	2f00      	cmp	r7, #0
 8011cea:	dd33      	ble.n	8011d54 <_dtoa_r+0x374>
 8011cec:	4b9c      	ldr	r3, [pc, #624]	@ (8011f60 <_dtoa_r+0x580>)
 8011cee:	f007 020f 	and.w	r2, r7, #15
 8011cf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011cf6:	ed93 7b00 	vldr	d7, [r3]
 8011cfa:	05f8      	lsls	r0, r7, #23
 8011cfc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8011d00:	ea4f 1427 	mov.w	r4, r7, asr #4
 8011d04:	d516      	bpl.n	8011d34 <_dtoa_r+0x354>
 8011d06:	4b97      	ldr	r3, [pc, #604]	@ (8011f64 <_dtoa_r+0x584>)
 8011d08:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011d0c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011d10:	f7ee fdac 	bl	800086c <__aeabi_ddiv>
 8011d14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011d18:	f004 040f 	and.w	r4, r4, #15
 8011d1c:	2603      	movs	r6, #3
 8011d1e:	4d91      	ldr	r5, [pc, #580]	@ (8011f64 <_dtoa_r+0x584>)
 8011d20:	b954      	cbnz	r4, 8011d38 <_dtoa_r+0x358>
 8011d22:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011d26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d2a:	f7ee fd9f 	bl	800086c <__aeabi_ddiv>
 8011d2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011d32:	e028      	b.n	8011d86 <_dtoa_r+0x3a6>
 8011d34:	2602      	movs	r6, #2
 8011d36:	e7f2      	b.n	8011d1e <_dtoa_r+0x33e>
 8011d38:	07e1      	lsls	r1, r4, #31
 8011d3a:	d508      	bpl.n	8011d4e <_dtoa_r+0x36e>
 8011d3c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011d40:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011d44:	f7ee fc68 	bl	8000618 <__aeabi_dmul>
 8011d48:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011d4c:	3601      	adds	r6, #1
 8011d4e:	1064      	asrs	r4, r4, #1
 8011d50:	3508      	adds	r5, #8
 8011d52:	e7e5      	b.n	8011d20 <_dtoa_r+0x340>
 8011d54:	f000 80af 	beq.w	8011eb6 <_dtoa_r+0x4d6>
 8011d58:	427c      	negs	r4, r7
 8011d5a:	4b81      	ldr	r3, [pc, #516]	@ (8011f60 <_dtoa_r+0x580>)
 8011d5c:	4d81      	ldr	r5, [pc, #516]	@ (8011f64 <_dtoa_r+0x584>)
 8011d5e:	f004 020f 	and.w	r2, r4, #15
 8011d62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d6a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011d6e:	f7ee fc53 	bl	8000618 <__aeabi_dmul>
 8011d72:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011d76:	1124      	asrs	r4, r4, #4
 8011d78:	2300      	movs	r3, #0
 8011d7a:	2602      	movs	r6, #2
 8011d7c:	2c00      	cmp	r4, #0
 8011d7e:	f040 808f 	bne.w	8011ea0 <_dtoa_r+0x4c0>
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	d1d3      	bne.n	8011d2e <_dtoa_r+0x34e>
 8011d86:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011d88:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011d8c:	2b00      	cmp	r3, #0
 8011d8e:	f000 8094 	beq.w	8011eba <_dtoa_r+0x4da>
 8011d92:	4b75      	ldr	r3, [pc, #468]	@ (8011f68 <_dtoa_r+0x588>)
 8011d94:	2200      	movs	r2, #0
 8011d96:	4620      	mov	r0, r4
 8011d98:	4629      	mov	r1, r5
 8011d9a:	f7ee feaf 	bl	8000afc <__aeabi_dcmplt>
 8011d9e:	2800      	cmp	r0, #0
 8011da0:	f000 808b 	beq.w	8011eba <_dtoa_r+0x4da>
 8011da4:	9b03      	ldr	r3, [sp, #12]
 8011da6:	2b00      	cmp	r3, #0
 8011da8:	f000 8087 	beq.w	8011eba <_dtoa_r+0x4da>
 8011dac:	f1bb 0f00 	cmp.w	fp, #0
 8011db0:	dd34      	ble.n	8011e1c <_dtoa_r+0x43c>
 8011db2:	4620      	mov	r0, r4
 8011db4:	4b6d      	ldr	r3, [pc, #436]	@ (8011f6c <_dtoa_r+0x58c>)
 8011db6:	2200      	movs	r2, #0
 8011db8:	4629      	mov	r1, r5
 8011dba:	f7ee fc2d 	bl	8000618 <__aeabi_dmul>
 8011dbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011dc2:	f107 38ff 	add.w	r8, r7, #4294967295
 8011dc6:	3601      	adds	r6, #1
 8011dc8:	465c      	mov	r4, fp
 8011dca:	4630      	mov	r0, r6
 8011dcc:	f7ee fbba 	bl	8000544 <__aeabi_i2d>
 8011dd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011dd4:	f7ee fc20 	bl	8000618 <__aeabi_dmul>
 8011dd8:	4b65      	ldr	r3, [pc, #404]	@ (8011f70 <_dtoa_r+0x590>)
 8011dda:	2200      	movs	r2, #0
 8011ddc:	f7ee fa66 	bl	80002ac <__adddf3>
 8011de0:	4605      	mov	r5, r0
 8011de2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8011de6:	2c00      	cmp	r4, #0
 8011de8:	d16a      	bne.n	8011ec0 <_dtoa_r+0x4e0>
 8011dea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011dee:	4b61      	ldr	r3, [pc, #388]	@ (8011f74 <_dtoa_r+0x594>)
 8011df0:	2200      	movs	r2, #0
 8011df2:	f7ee fa59 	bl	80002a8 <__aeabi_dsub>
 8011df6:	4602      	mov	r2, r0
 8011df8:	460b      	mov	r3, r1
 8011dfa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011dfe:	462a      	mov	r2, r5
 8011e00:	4633      	mov	r3, r6
 8011e02:	f7ee fe99 	bl	8000b38 <__aeabi_dcmpgt>
 8011e06:	2800      	cmp	r0, #0
 8011e08:	f040 8298 	bne.w	801233c <_dtoa_r+0x95c>
 8011e0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011e10:	462a      	mov	r2, r5
 8011e12:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8011e16:	f7ee fe71 	bl	8000afc <__aeabi_dcmplt>
 8011e1a:	bb38      	cbnz	r0, 8011e6c <_dtoa_r+0x48c>
 8011e1c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8011e20:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8011e24:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	f2c0 8157 	blt.w	80120da <_dtoa_r+0x6fa>
 8011e2c:	2f0e      	cmp	r7, #14
 8011e2e:	f300 8154 	bgt.w	80120da <_dtoa_r+0x6fa>
 8011e32:	4b4b      	ldr	r3, [pc, #300]	@ (8011f60 <_dtoa_r+0x580>)
 8011e34:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011e38:	ed93 7b00 	vldr	d7, [r3]
 8011e3c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011e3e:	2b00      	cmp	r3, #0
 8011e40:	ed8d 7b00 	vstr	d7, [sp]
 8011e44:	f280 80e5 	bge.w	8012012 <_dtoa_r+0x632>
 8011e48:	9b03      	ldr	r3, [sp, #12]
 8011e4a:	2b00      	cmp	r3, #0
 8011e4c:	f300 80e1 	bgt.w	8012012 <_dtoa_r+0x632>
 8011e50:	d10c      	bne.n	8011e6c <_dtoa_r+0x48c>
 8011e52:	4b48      	ldr	r3, [pc, #288]	@ (8011f74 <_dtoa_r+0x594>)
 8011e54:	2200      	movs	r2, #0
 8011e56:	ec51 0b17 	vmov	r0, r1, d7
 8011e5a:	f7ee fbdd 	bl	8000618 <__aeabi_dmul>
 8011e5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011e62:	f7ee fe5f 	bl	8000b24 <__aeabi_dcmpge>
 8011e66:	2800      	cmp	r0, #0
 8011e68:	f000 8266 	beq.w	8012338 <_dtoa_r+0x958>
 8011e6c:	2400      	movs	r4, #0
 8011e6e:	4625      	mov	r5, r4
 8011e70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011e72:	4656      	mov	r6, sl
 8011e74:	ea6f 0803 	mvn.w	r8, r3
 8011e78:	2700      	movs	r7, #0
 8011e7a:	4621      	mov	r1, r4
 8011e7c:	4648      	mov	r0, r9
 8011e7e:	f000 fcbf 	bl	8012800 <_Bfree>
 8011e82:	2d00      	cmp	r5, #0
 8011e84:	f000 80bd 	beq.w	8012002 <_dtoa_r+0x622>
 8011e88:	b12f      	cbz	r7, 8011e96 <_dtoa_r+0x4b6>
 8011e8a:	42af      	cmp	r7, r5
 8011e8c:	d003      	beq.n	8011e96 <_dtoa_r+0x4b6>
 8011e8e:	4639      	mov	r1, r7
 8011e90:	4648      	mov	r0, r9
 8011e92:	f000 fcb5 	bl	8012800 <_Bfree>
 8011e96:	4629      	mov	r1, r5
 8011e98:	4648      	mov	r0, r9
 8011e9a:	f000 fcb1 	bl	8012800 <_Bfree>
 8011e9e:	e0b0      	b.n	8012002 <_dtoa_r+0x622>
 8011ea0:	07e2      	lsls	r2, r4, #31
 8011ea2:	d505      	bpl.n	8011eb0 <_dtoa_r+0x4d0>
 8011ea4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011ea8:	f7ee fbb6 	bl	8000618 <__aeabi_dmul>
 8011eac:	3601      	adds	r6, #1
 8011eae:	2301      	movs	r3, #1
 8011eb0:	1064      	asrs	r4, r4, #1
 8011eb2:	3508      	adds	r5, #8
 8011eb4:	e762      	b.n	8011d7c <_dtoa_r+0x39c>
 8011eb6:	2602      	movs	r6, #2
 8011eb8:	e765      	b.n	8011d86 <_dtoa_r+0x3a6>
 8011eba:	9c03      	ldr	r4, [sp, #12]
 8011ebc:	46b8      	mov	r8, r7
 8011ebe:	e784      	b.n	8011dca <_dtoa_r+0x3ea>
 8011ec0:	4b27      	ldr	r3, [pc, #156]	@ (8011f60 <_dtoa_r+0x580>)
 8011ec2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011ec4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011ec8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011ecc:	4454      	add	r4, sl
 8011ece:	2900      	cmp	r1, #0
 8011ed0:	d054      	beq.n	8011f7c <_dtoa_r+0x59c>
 8011ed2:	4929      	ldr	r1, [pc, #164]	@ (8011f78 <_dtoa_r+0x598>)
 8011ed4:	2000      	movs	r0, #0
 8011ed6:	f7ee fcc9 	bl	800086c <__aeabi_ddiv>
 8011eda:	4633      	mov	r3, r6
 8011edc:	462a      	mov	r2, r5
 8011ede:	f7ee f9e3 	bl	80002a8 <__aeabi_dsub>
 8011ee2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011ee6:	4656      	mov	r6, sl
 8011ee8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011eec:	f7ee fe44 	bl	8000b78 <__aeabi_d2iz>
 8011ef0:	4605      	mov	r5, r0
 8011ef2:	f7ee fb27 	bl	8000544 <__aeabi_i2d>
 8011ef6:	4602      	mov	r2, r0
 8011ef8:	460b      	mov	r3, r1
 8011efa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011efe:	f7ee f9d3 	bl	80002a8 <__aeabi_dsub>
 8011f02:	3530      	adds	r5, #48	@ 0x30
 8011f04:	4602      	mov	r2, r0
 8011f06:	460b      	mov	r3, r1
 8011f08:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011f0c:	f806 5b01 	strb.w	r5, [r6], #1
 8011f10:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011f14:	f7ee fdf2 	bl	8000afc <__aeabi_dcmplt>
 8011f18:	2800      	cmp	r0, #0
 8011f1a:	d172      	bne.n	8012002 <_dtoa_r+0x622>
 8011f1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011f20:	4911      	ldr	r1, [pc, #68]	@ (8011f68 <_dtoa_r+0x588>)
 8011f22:	2000      	movs	r0, #0
 8011f24:	f7ee f9c0 	bl	80002a8 <__aeabi_dsub>
 8011f28:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011f2c:	f7ee fde6 	bl	8000afc <__aeabi_dcmplt>
 8011f30:	2800      	cmp	r0, #0
 8011f32:	f040 80b4 	bne.w	801209e <_dtoa_r+0x6be>
 8011f36:	42a6      	cmp	r6, r4
 8011f38:	f43f af70 	beq.w	8011e1c <_dtoa_r+0x43c>
 8011f3c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011f40:	4b0a      	ldr	r3, [pc, #40]	@ (8011f6c <_dtoa_r+0x58c>)
 8011f42:	2200      	movs	r2, #0
 8011f44:	f7ee fb68 	bl	8000618 <__aeabi_dmul>
 8011f48:	4b08      	ldr	r3, [pc, #32]	@ (8011f6c <_dtoa_r+0x58c>)
 8011f4a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011f4e:	2200      	movs	r2, #0
 8011f50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011f54:	f7ee fb60 	bl	8000618 <__aeabi_dmul>
 8011f58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011f5c:	e7c4      	b.n	8011ee8 <_dtoa_r+0x508>
 8011f5e:	bf00      	nop
 8011f60:	08013dd0 	.word	0x08013dd0
 8011f64:	08013da8 	.word	0x08013da8
 8011f68:	3ff00000 	.word	0x3ff00000
 8011f6c:	40240000 	.word	0x40240000
 8011f70:	401c0000 	.word	0x401c0000
 8011f74:	40140000 	.word	0x40140000
 8011f78:	3fe00000 	.word	0x3fe00000
 8011f7c:	4631      	mov	r1, r6
 8011f7e:	4628      	mov	r0, r5
 8011f80:	f7ee fb4a 	bl	8000618 <__aeabi_dmul>
 8011f84:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011f88:	9413      	str	r4, [sp, #76]	@ 0x4c
 8011f8a:	4656      	mov	r6, sl
 8011f8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011f90:	f7ee fdf2 	bl	8000b78 <__aeabi_d2iz>
 8011f94:	4605      	mov	r5, r0
 8011f96:	f7ee fad5 	bl	8000544 <__aeabi_i2d>
 8011f9a:	4602      	mov	r2, r0
 8011f9c:	460b      	mov	r3, r1
 8011f9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011fa2:	f7ee f981 	bl	80002a8 <__aeabi_dsub>
 8011fa6:	3530      	adds	r5, #48	@ 0x30
 8011fa8:	f806 5b01 	strb.w	r5, [r6], #1
 8011fac:	4602      	mov	r2, r0
 8011fae:	460b      	mov	r3, r1
 8011fb0:	42a6      	cmp	r6, r4
 8011fb2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011fb6:	f04f 0200 	mov.w	r2, #0
 8011fba:	d124      	bne.n	8012006 <_dtoa_r+0x626>
 8011fbc:	4baf      	ldr	r3, [pc, #700]	@ (801227c <_dtoa_r+0x89c>)
 8011fbe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011fc2:	f7ee f973 	bl	80002ac <__adddf3>
 8011fc6:	4602      	mov	r2, r0
 8011fc8:	460b      	mov	r3, r1
 8011fca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011fce:	f7ee fdb3 	bl	8000b38 <__aeabi_dcmpgt>
 8011fd2:	2800      	cmp	r0, #0
 8011fd4:	d163      	bne.n	801209e <_dtoa_r+0x6be>
 8011fd6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011fda:	49a8      	ldr	r1, [pc, #672]	@ (801227c <_dtoa_r+0x89c>)
 8011fdc:	2000      	movs	r0, #0
 8011fde:	f7ee f963 	bl	80002a8 <__aeabi_dsub>
 8011fe2:	4602      	mov	r2, r0
 8011fe4:	460b      	mov	r3, r1
 8011fe6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011fea:	f7ee fd87 	bl	8000afc <__aeabi_dcmplt>
 8011fee:	2800      	cmp	r0, #0
 8011ff0:	f43f af14 	beq.w	8011e1c <_dtoa_r+0x43c>
 8011ff4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8011ff6:	1e73      	subs	r3, r6, #1
 8011ff8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011ffa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011ffe:	2b30      	cmp	r3, #48	@ 0x30
 8012000:	d0f8      	beq.n	8011ff4 <_dtoa_r+0x614>
 8012002:	4647      	mov	r7, r8
 8012004:	e03b      	b.n	801207e <_dtoa_r+0x69e>
 8012006:	4b9e      	ldr	r3, [pc, #632]	@ (8012280 <_dtoa_r+0x8a0>)
 8012008:	f7ee fb06 	bl	8000618 <__aeabi_dmul>
 801200c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012010:	e7bc      	b.n	8011f8c <_dtoa_r+0x5ac>
 8012012:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012016:	4656      	mov	r6, sl
 8012018:	e9dd 2300 	ldrd	r2, r3, [sp]
 801201c:	4620      	mov	r0, r4
 801201e:	4629      	mov	r1, r5
 8012020:	f7ee fc24 	bl	800086c <__aeabi_ddiv>
 8012024:	f7ee fda8 	bl	8000b78 <__aeabi_d2iz>
 8012028:	4680      	mov	r8, r0
 801202a:	f7ee fa8b 	bl	8000544 <__aeabi_i2d>
 801202e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012032:	f7ee faf1 	bl	8000618 <__aeabi_dmul>
 8012036:	4602      	mov	r2, r0
 8012038:	460b      	mov	r3, r1
 801203a:	4620      	mov	r0, r4
 801203c:	4629      	mov	r1, r5
 801203e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012042:	f7ee f931 	bl	80002a8 <__aeabi_dsub>
 8012046:	f806 4b01 	strb.w	r4, [r6], #1
 801204a:	9d03      	ldr	r5, [sp, #12]
 801204c:	eba6 040a 	sub.w	r4, r6, sl
 8012050:	42a5      	cmp	r5, r4
 8012052:	4602      	mov	r2, r0
 8012054:	460b      	mov	r3, r1
 8012056:	d133      	bne.n	80120c0 <_dtoa_r+0x6e0>
 8012058:	f7ee f928 	bl	80002ac <__adddf3>
 801205c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012060:	4604      	mov	r4, r0
 8012062:	460d      	mov	r5, r1
 8012064:	f7ee fd68 	bl	8000b38 <__aeabi_dcmpgt>
 8012068:	b9c0      	cbnz	r0, 801209c <_dtoa_r+0x6bc>
 801206a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801206e:	4620      	mov	r0, r4
 8012070:	4629      	mov	r1, r5
 8012072:	f7ee fd39 	bl	8000ae8 <__aeabi_dcmpeq>
 8012076:	b110      	cbz	r0, 801207e <_dtoa_r+0x69e>
 8012078:	f018 0f01 	tst.w	r8, #1
 801207c:	d10e      	bne.n	801209c <_dtoa_r+0x6bc>
 801207e:	9902      	ldr	r1, [sp, #8]
 8012080:	4648      	mov	r0, r9
 8012082:	f000 fbbd 	bl	8012800 <_Bfree>
 8012086:	2300      	movs	r3, #0
 8012088:	7033      	strb	r3, [r6, #0]
 801208a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801208c:	3701      	adds	r7, #1
 801208e:	601f      	str	r7, [r3, #0]
 8012090:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012092:	2b00      	cmp	r3, #0
 8012094:	f000 824b 	beq.w	801252e <_dtoa_r+0xb4e>
 8012098:	601e      	str	r6, [r3, #0]
 801209a:	e248      	b.n	801252e <_dtoa_r+0xb4e>
 801209c:	46b8      	mov	r8, r7
 801209e:	4633      	mov	r3, r6
 80120a0:	461e      	mov	r6, r3
 80120a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80120a6:	2a39      	cmp	r2, #57	@ 0x39
 80120a8:	d106      	bne.n	80120b8 <_dtoa_r+0x6d8>
 80120aa:	459a      	cmp	sl, r3
 80120ac:	d1f8      	bne.n	80120a0 <_dtoa_r+0x6c0>
 80120ae:	2230      	movs	r2, #48	@ 0x30
 80120b0:	f108 0801 	add.w	r8, r8, #1
 80120b4:	f88a 2000 	strb.w	r2, [sl]
 80120b8:	781a      	ldrb	r2, [r3, #0]
 80120ba:	3201      	adds	r2, #1
 80120bc:	701a      	strb	r2, [r3, #0]
 80120be:	e7a0      	b.n	8012002 <_dtoa_r+0x622>
 80120c0:	4b6f      	ldr	r3, [pc, #444]	@ (8012280 <_dtoa_r+0x8a0>)
 80120c2:	2200      	movs	r2, #0
 80120c4:	f7ee faa8 	bl	8000618 <__aeabi_dmul>
 80120c8:	2200      	movs	r2, #0
 80120ca:	2300      	movs	r3, #0
 80120cc:	4604      	mov	r4, r0
 80120ce:	460d      	mov	r5, r1
 80120d0:	f7ee fd0a 	bl	8000ae8 <__aeabi_dcmpeq>
 80120d4:	2800      	cmp	r0, #0
 80120d6:	d09f      	beq.n	8012018 <_dtoa_r+0x638>
 80120d8:	e7d1      	b.n	801207e <_dtoa_r+0x69e>
 80120da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80120dc:	2a00      	cmp	r2, #0
 80120de:	f000 80ea 	beq.w	80122b6 <_dtoa_r+0x8d6>
 80120e2:	9a07      	ldr	r2, [sp, #28]
 80120e4:	2a01      	cmp	r2, #1
 80120e6:	f300 80cd 	bgt.w	8012284 <_dtoa_r+0x8a4>
 80120ea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80120ec:	2a00      	cmp	r2, #0
 80120ee:	f000 80c1 	beq.w	8012274 <_dtoa_r+0x894>
 80120f2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80120f6:	9c08      	ldr	r4, [sp, #32]
 80120f8:	9e00      	ldr	r6, [sp, #0]
 80120fa:	9a00      	ldr	r2, [sp, #0]
 80120fc:	441a      	add	r2, r3
 80120fe:	9200      	str	r2, [sp, #0]
 8012100:	9a06      	ldr	r2, [sp, #24]
 8012102:	2101      	movs	r1, #1
 8012104:	441a      	add	r2, r3
 8012106:	4648      	mov	r0, r9
 8012108:	9206      	str	r2, [sp, #24]
 801210a:	f000 fc2d 	bl	8012968 <__i2b>
 801210e:	4605      	mov	r5, r0
 8012110:	b166      	cbz	r6, 801212c <_dtoa_r+0x74c>
 8012112:	9b06      	ldr	r3, [sp, #24]
 8012114:	2b00      	cmp	r3, #0
 8012116:	dd09      	ble.n	801212c <_dtoa_r+0x74c>
 8012118:	42b3      	cmp	r3, r6
 801211a:	9a00      	ldr	r2, [sp, #0]
 801211c:	bfa8      	it	ge
 801211e:	4633      	movge	r3, r6
 8012120:	1ad2      	subs	r2, r2, r3
 8012122:	9200      	str	r2, [sp, #0]
 8012124:	9a06      	ldr	r2, [sp, #24]
 8012126:	1af6      	subs	r6, r6, r3
 8012128:	1ad3      	subs	r3, r2, r3
 801212a:	9306      	str	r3, [sp, #24]
 801212c:	9b08      	ldr	r3, [sp, #32]
 801212e:	b30b      	cbz	r3, 8012174 <_dtoa_r+0x794>
 8012130:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012132:	2b00      	cmp	r3, #0
 8012134:	f000 80c6 	beq.w	80122c4 <_dtoa_r+0x8e4>
 8012138:	2c00      	cmp	r4, #0
 801213a:	f000 80c0 	beq.w	80122be <_dtoa_r+0x8de>
 801213e:	4629      	mov	r1, r5
 8012140:	4622      	mov	r2, r4
 8012142:	4648      	mov	r0, r9
 8012144:	f000 fcc8 	bl	8012ad8 <__pow5mult>
 8012148:	9a02      	ldr	r2, [sp, #8]
 801214a:	4601      	mov	r1, r0
 801214c:	4605      	mov	r5, r0
 801214e:	4648      	mov	r0, r9
 8012150:	f000 fc20 	bl	8012994 <__multiply>
 8012154:	9902      	ldr	r1, [sp, #8]
 8012156:	4680      	mov	r8, r0
 8012158:	4648      	mov	r0, r9
 801215a:	f000 fb51 	bl	8012800 <_Bfree>
 801215e:	9b08      	ldr	r3, [sp, #32]
 8012160:	1b1b      	subs	r3, r3, r4
 8012162:	9308      	str	r3, [sp, #32]
 8012164:	f000 80b1 	beq.w	80122ca <_dtoa_r+0x8ea>
 8012168:	9a08      	ldr	r2, [sp, #32]
 801216a:	4641      	mov	r1, r8
 801216c:	4648      	mov	r0, r9
 801216e:	f000 fcb3 	bl	8012ad8 <__pow5mult>
 8012172:	9002      	str	r0, [sp, #8]
 8012174:	2101      	movs	r1, #1
 8012176:	4648      	mov	r0, r9
 8012178:	f000 fbf6 	bl	8012968 <__i2b>
 801217c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801217e:	4604      	mov	r4, r0
 8012180:	2b00      	cmp	r3, #0
 8012182:	f000 81d8 	beq.w	8012536 <_dtoa_r+0xb56>
 8012186:	461a      	mov	r2, r3
 8012188:	4601      	mov	r1, r0
 801218a:	4648      	mov	r0, r9
 801218c:	f000 fca4 	bl	8012ad8 <__pow5mult>
 8012190:	9b07      	ldr	r3, [sp, #28]
 8012192:	2b01      	cmp	r3, #1
 8012194:	4604      	mov	r4, r0
 8012196:	f300 809f 	bgt.w	80122d8 <_dtoa_r+0x8f8>
 801219a:	9b04      	ldr	r3, [sp, #16]
 801219c:	2b00      	cmp	r3, #0
 801219e:	f040 8097 	bne.w	80122d0 <_dtoa_r+0x8f0>
 80121a2:	9b05      	ldr	r3, [sp, #20]
 80121a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	f040 8093 	bne.w	80122d4 <_dtoa_r+0x8f4>
 80121ae:	9b05      	ldr	r3, [sp, #20]
 80121b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80121b4:	0d1b      	lsrs	r3, r3, #20
 80121b6:	051b      	lsls	r3, r3, #20
 80121b8:	b133      	cbz	r3, 80121c8 <_dtoa_r+0x7e8>
 80121ba:	9b00      	ldr	r3, [sp, #0]
 80121bc:	3301      	adds	r3, #1
 80121be:	9300      	str	r3, [sp, #0]
 80121c0:	9b06      	ldr	r3, [sp, #24]
 80121c2:	3301      	adds	r3, #1
 80121c4:	9306      	str	r3, [sp, #24]
 80121c6:	2301      	movs	r3, #1
 80121c8:	9308      	str	r3, [sp, #32]
 80121ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80121cc:	2b00      	cmp	r3, #0
 80121ce:	f000 81b8 	beq.w	8012542 <_dtoa_r+0xb62>
 80121d2:	6923      	ldr	r3, [r4, #16]
 80121d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80121d8:	6918      	ldr	r0, [r3, #16]
 80121da:	f000 fb79 	bl	80128d0 <__hi0bits>
 80121de:	f1c0 0020 	rsb	r0, r0, #32
 80121e2:	9b06      	ldr	r3, [sp, #24]
 80121e4:	4418      	add	r0, r3
 80121e6:	f010 001f 	ands.w	r0, r0, #31
 80121ea:	f000 8082 	beq.w	80122f2 <_dtoa_r+0x912>
 80121ee:	f1c0 0320 	rsb	r3, r0, #32
 80121f2:	2b04      	cmp	r3, #4
 80121f4:	dd73      	ble.n	80122de <_dtoa_r+0x8fe>
 80121f6:	9b00      	ldr	r3, [sp, #0]
 80121f8:	f1c0 001c 	rsb	r0, r0, #28
 80121fc:	4403      	add	r3, r0
 80121fe:	9300      	str	r3, [sp, #0]
 8012200:	9b06      	ldr	r3, [sp, #24]
 8012202:	4403      	add	r3, r0
 8012204:	4406      	add	r6, r0
 8012206:	9306      	str	r3, [sp, #24]
 8012208:	9b00      	ldr	r3, [sp, #0]
 801220a:	2b00      	cmp	r3, #0
 801220c:	dd05      	ble.n	801221a <_dtoa_r+0x83a>
 801220e:	9902      	ldr	r1, [sp, #8]
 8012210:	461a      	mov	r2, r3
 8012212:	4648      	mov	r0, r9
 8012214:	f000 fcba 	bl	8012b8c <__lshift>
 8012218:	9002      	str	r0, [sp, #8]
 801221a:	9b06      	ldr	r3, [sp, #24]
 801221c:	2b00      	cmp	r3, #0
 801221e:	dd05      	ble.n	801222c <_dtoa_r+0x84c>
 8012220:	4621      	mov	r1, r4
 8012222:	461a      	mov	r2, r3
 8012224:	4648      	mov	r0, r9
 8012226:	f000 fcb1 	bl	8012b8c <__lshift>
 801222a:	4604      	mov	r4, r0
 801222c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801222e:	2b00      	cmp	r3, #0
 8012230:	d061      	beq.n	80122f6 <_dtoa_r+0x916>
 8012232:	9802      	ldr	r0, [sp, #8]
 8012234:	4621      	mov	r1, r4
 8012236:	f000 fd15 	bl	8012c64 <__mcmp>
 801223a:	2800      	cmp	r0, #0
 801223c:	da5b      	bge.n	80122f6 <_dtoa_r+0x916>
 801223e:	2300      	movs	r3, #0
 8012240:	9902      	ldr	r1, [sp, #8]
 8012242:	220a      	movs	r2, #10
 8012244:	4648      	mov	r0, r9
 8012246:	f000 fafd 	bl	8012844 <__multadd>
 801224a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801224c:	9002      	str	r0, [sp, #8]
 801224e:	f107 38ff 	add.w	r8, r7, #4294967295
 8012252:	2b00      	cmp	r3, #0
 8012254:	f000 8177 	beq.w	8012546 <_dtoa_r+0xb66>
 8012258:	4629      	mov	r1, r5
 801225a:	2300      	movs	r3, #0
 801225c:	220a      	movs	r2, #10
 801225e:	4648      	mov	r0, r9
 8012260:	f000 faf0 	bl	8012844 <__multadd>
 8012264:	f1bb 0f00 	cmp.w	fp, #0
 8012268:	4605      	mov	r5, r0
 801226a:	dc6f      	bgt.n	801234c <_dtoa_r+0x96c>
 801226c:	9b07      	ldr	r3, [sp, #28]
 801226e:	2b02      	cmp	r3, #2
 8012270:	dc49      	bgt.n	8012306 <_dtoa_r+0x926>
 8012272:	e06b      	b.n	801234c <_dtoa_r+0x96c>
 8012274:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012276:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801227a:	e73c      	b.n	80120f6 <_dtoa_r+0x716>
 801227c:	3fe00000 	.word	0x3fe00000
 8012280:	40240000 	.word	0x40240000
 8012284:	9b03      	ldr	r3, [sp, #12]
 8012286:	1e5c      	subs	r4, r3, #1
 8012288:	9b08      	ldr	r3, [sp, #32]
 801228a:	42a3      	cmp	r3, r4
 801228c:	db09      	blt.n	80122a2 <_dtoa_r+0x8c2>
 801228e:	1b1c      	subs	r4, r3, r4
 8012290:	9b03      	ldr	r3, [sp, #12]
 8012292:	2b00      	cmp	r3, #0
 8012294:	f6bf af30 	bge.w	80120f8 <_dtoa_r+0x718>
 8012298:	9b00      	ldr	r3, [sp, #0]
 801229a:	9a03      	ldr	r2, [sp, #12]
 801229c:	1a9e      	subs	r6, r3, r2
 801229e:	2300      	movs	r3, #0
 80122a0:	e72b      	b.n	80120fa <_dtoa_r+0x71a>
 80122a2:	9b08      	ldr	r3, [sp, #32]
 80122a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80122a6:	9408      	str	r4, [sp, #32]
 80122a8:	1ae3      	subs	r3, r4, r3
 80122aa:	441a      	add	r2, r3
 80122ac:	9e00      	ldr	r6, [sp, #0]
 80122ae:	9b03      	ldr	r3, [sp, #12]
 80122b0:	920d      	str	r2, [sp, #52]	@ 0x34
 80122b2:	2400      	movs	r4, #0
 80122b4:	e721      	b.n	80120fa <_dtoa_r+0x71a>
 80122b6:	9c08      	ldr	r4, [sp, #32]
 80122b8:	9e00      	ldr	r6, [sp, #0]
 80122ba:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80122bc:	e728      	b.n	8012110 <_dtoa_r+0x730>
 80122be:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80122c2:	e751      	b.n	8012168 <_dtoa_r+0x788>
 80122c4:	9a08      	ldr	r2, [sp, #32]
 80122c6:	9902      	ldr	r1, [sp, #8]
 80122c8:	e750      	b.n	801216c <_dtoa_r+0x78c>
 80122ca:	f8cd 8008 	str.w	r8, [sp, #8]
 80122ce:	e751      	b.n	8012174 <_dtoa_r+0x794>
 80122d0:	2300      	movs	r3, #0
 80122d2:	e779      	b.n	80121c8 <_dtoa_r+0x7e8>
 80122d4:	9b04      	ldr	r3, [sp, #16]
 80122d6:	e777      	b.n	80121c8 <_dtoa_r+0x7e8>
 80122d8:	2300      	movs	r3, #0
 80122da:	9308      	str	r3, [sp, #32]
 80122dc:	e779      	b.n	80121d2 <_dtoa_r+0x7f2>
 80122de:	d093      	beq.n	8012208 <_dtoa_r+0x828>
 80122e0:	9a00      	ldr	r2, [sp, #0]
 80122e2:	331c      	adds	r3, #28
 80122e4:	441a      	add	r2, r3
 80122e6:	9200      	str	r2, [sp, #0]
 80122e8:	9a06      	ldr	r2, [sp, #24]
 80122ea:	441a      	add	r2, r3
 80122ec:	441e      	add	r6, r3
 80122ee:	9206      	str	r2, [sp, #24]
 80122f0:	e78a      	b.n	8012208 <_dtoa_r+0x828>
 80122f2:	4603      	mov	r3, r0
 80122f4:	e7f4      	b.n	80122e0 <_dtoa_r+0x900>
 80122f6:	9b03      	ldr	r3, [sp, #12]
 80122f8:	2b00      	cmp	r3, #0
 80122fa:	46b8      	mov	r8, r7
 80122fc:	dc20      	bgt.n	8012340 <_dtoa_r+0x960>
 80122fe:	469b      	mov	fp, r3
 8012300:	9b07      	ldr	r3, [sp, #28]
 8012302:	2b02      	cmp	r3, #2
 8012304:	dd1e      	ble.n	8012344 <_dtoa_r+0x964>
 8012306:	f1bb 0f00 	cmp.w	fp, #0
 801230a:	f47f adb1 	bne.w	8011e70 <_dtoa_r+0x490>
 801230e:	4621      	mov	r1, r4
 8012310:	465b      	mov	r3, fp
 8012312:	2205      	movs	r2, #5
 8012314:	4648      	mov	r0, r9
 8012316:	f000 fa95 	bl	8012844 <__multadd>
 801231a:	4601      	mov	r1, r0
 801231c:	4604      	mov	r4, r0
 801231e:	9802      	ldr	r0, [sp, #8]
 8012320:	f000 fca0 	bl	8012c64 <__mcmp>
 8012324:	2800      	cmp	r0, #0
 8012326:	f77f ada3 	ble.w	8011e70 <_dtoa_r+0x490>
 801232a:	4656      	mov	r6, sl
 801232c:	2331      	movs	r3, #49	@ 0x31
 801232e:	f806 3b01 	strb.w	r3, [r6], #1
 8012332:	f108 0801 	add.w	r8, r8, #1
 8012336:	e59f      	b.n	8011e78 <_dtoa_r+0x498>
 8012338:	9c03      	ldr	r4, [sp, #12]
 801233a:	46b8      	mov	r8, r7
 801233c:	4625      	mov	r5, r4
 801233e:	e7f4      	b.n	801232a <_dtoa_r+0x94a>
 8012340:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012344:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012346:	2b00      	cmp	r3, #0
 8012348:	f000 8101 	beq.w	801254e <_dtoa_r+0xb6e>
 801234c:	2e00      	cmp	r6, #0
 801234e:	dd05      	ble.n	801235c <_dtoa_r+0x97c>
 8012350:	4629      	mov	r1, r5
 8012352:	4632      	mov	r2, r6
 8012354:	4648      	mov	r0, r9
 8012356:	f000 fc19 	bl	8012b8c <__lshift>
 801235a:	4605      	mov	r5, r0
 801235c:	9b08      	ldr	r3, [sp, #32]
 801235e:	2b00      	cmp	r3, #0
 8012360:	d05c      	beq.n	801241c <_dtoa_r+0xa3c>
 8012362:	6869      	ldr	r1, [r5, #4]
 8012364:	4648      	mov	r0, r9
 8012366:	f000 fa0b 	bl	8012780 <_Balloc>
 801236a:	4606      	mov	r6, r0
 801236c:	b928      	cbnz	r0, 801237a <_dtoa_r+0x99a>
 801236e:	4b82      	ldr	r3, [pc, #520]	@ (8012578 <_dtoa_r+0xb98>)
 8012370:	4602      	mov	r2, r0
 8012372:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012376:	f7ff bb4a 	b.w	8011a0e <_dtoa_r+0x2e>
 801237a:	692a      	ldr	r2, [r5, #16]
 801237c:	3202      	adds	r2, #2
 801237e:	0092      	lsls	r2, r2, #2
 8012380:	f105 010c 	add.w	r1, r5, #12
 8012384:	300c      	adds	r0, #12
 8012386:	f7ff fa94 	bl	80118b2 <memcpy>
 801238a:	2201      	movs	r2, #1
 801238c:	4631      	mov	r1, r6
 801238e:	4648      	mov	r0, r9
 8012390:	f000 fbfc 	bl	8012b8c <__lshift>
 8012394:	f10a 0301 	add.w	r3, sl, #1
 8012398:	9300      	str	r3, [sp, #0]
 801239a:	eb0a 030b 	add.w	r3, sl, fp
 801239e:	9308      	str	r3, [sp, #32]
 80123a0:	9b04      	ldr	r3, [sp, #16]
 80123a2:	f003 0301 	and.w	r3, r3, #1
 80123a6:	462f      	mov	r7, r5
 80123a8:	9306      	str	r3, [sp, #24]
 80123aa:	4605      	mov	r5, r0
 80123ac:	9b00      	ldr	r3, [sp, #0]
 80123ae:	9802      	ldr	r0, [sp, #8]
 80123b0:	4621      	mov	r1, r4
 80123b2:	f103 3bff 	add.w	fp, r3, #4294967295
 80123b6:	f7ff fa8a 	bl	80118ce <quorem>
 80123ba:	4603      	mov	r3, r0
 80123bc:	3330      	adds	r3, #48	@ 0x30
 80123be:	9003      	str	r0, [sp, #12]
 80123c0:	4639      	mov	r1, r7
 80123c2:	9802      	ldr	r0, [sp, #8]
 80123c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80123c6:	f000 fc4d 	bl	8012c64 <__mcmp>
 80123ca:	462a      	mov	r2, r5
 80123cc:	9004      	str	r0, [sp, #16]
 80123ce:	4621      	mov	r1, r4
 80123d0:	4648      	mov	r0, r9
 80123d2:	f000 fc63 	bl	8012c9c <__mdiff>
 80123d6:	68c2      	ldr	r2, [r0, #12]
 80123d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80123da:	4606      	mov	r6, r0
 80123dc:	bb02      	cbnz	r2, 8012420 <_dtoa_r+0xa40>
 80123de:	4601      	mov	r1, r0
 80123e0:	9802      	ldr	r0, [sp, #8]
 80123e2:	f000 fc3f 	bl	8012c64 <__mcmp>
 80123e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80123e8:	4602      	mov	r2, r0
 80123ea:	4631      	mov	r1, r6
 80123ec:	4648      	mov	r0, r9
 80123ee:	920c      	str	r2, [sp, #48]	@ 0x30
 80123f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80123f2:	f000 fa05 	bl	8012800 <_Bfree>
 80123f6:	9b07      	ldr	r3, [sp, #28]
 80123f8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80123fa:	9e00      	ldr	r6, [sp, #0]
 80123fc:	ea42 0103 	orr.w	r1, r2, r3
 8012400:	9b06      	ldr	r3, [sp, #24]
 8012402:	4319      	orrs	r1, r3
 8012404:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012406:	d10d      	bne.n	8012424 <_dtoa_r+0xa44>
 8012408:	2b39      	cmp	r3, #57	@ 0x39
 801240a:	d027      	beq.n	801245c <_dtoa_r+0xa7c>
 801240c:	9a04      	ldr	r2, [sp, #16]
 801240e:	2a00      	cmp	r2, #0
 8012410:	dd01      	ble.n	8012416 <_dtoa_r+0xa36>
 8012412:	9b03      	ldr	r3, [sp, #12]
 8012414:	3331      	adds	r3, #49	@ 0x31
 8012416:	f88b 3000 	strb.w	r3, [fp]
 801241a:	e52e      	b.n	8011e7a <_dtoa_r+0x49a>
 801241c:	4628      	mov	r0, r5
 801241e:	e7b9      	b.n	8012394 <_dtoa_r+0x9b4>
 8012420:	2201      	movs	r2, #1
 8012422:	e7e2      	b.n	80123ea <_dtoa_r+0xa0a>
 8012424:	9904      	ldr	r1, [sp, #16]
 8012426:	2900      	cmp	r1, #0
 8012428:	db04      	blt.n	8012434 <_dtoa_r+0xa54>
 801242a:	9807      	ldr	r0, [sp, #28]
 801242c:	4301      	orrs	r1, r0
 801242e:	9806      	ldr	r0, [sp, #24]
 8012430:	4301      	orrs	r1, r0
 8012432:	d120      	bne.n	8012476 <_dtoa_r+0xa96>
 8012434:	2a00      	cmp	r2, #0
 8012436:	ddee      	ble.n	8012416 <_dtoa_r+0xa36>
 8012438:	9902      	ldr	r1, [sp, #8]
 801243a:	9300      	str	r3, [sp, #0]
 801243c:	2201      	movs	r2, #1
 801243e:	4648      	mov	r0, r9
 8012440:	f000 fba4 	bl	8012b8c <__lshift>
 8012444:	4621      	mov	r1, r4
 8012446:	9002      	str	r0, [sp, #8]
 8012448:	f000 fc0c 	bl	8012c64 <__mcmp>
 801244c:	2800      	cmp	r0, #0
 801244e:	9b00      	ldr	r3, [sp, #0]
 8012450:	dc02      	bgt.n	8012458 <_dtoa_r+0xa78>
 8012452:	d1e0      	bne.n	8012416 <_dtoa_r+0xa36>
 8012454:	07da      	lsls	r2, r3, #31
 8012456:	d5de      	bpl.n	8012416 <_dtoa_r+0xa36>
 8012458:	2b39      	cmp	r3, #57	@ 0x39
 801245a:	d1da      	bne.n	8012412 <_dtoa_r+0xa32>
 801245c:	2339      	movs	r3, #57	@ 0x39
 801245e:	f88b 3000 	strb.w	r3, [fp]
 8012462:	4633      	mov	r3, r6
 8012464:	461e      	mov	r6, r3
 8012466:	3b01      	subs	r3, #1
 8012468:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801246c:	2a39      	cmp	r2, #57	@ 0x39
 801246e:	d04e      	beq.n	801250e <_dtoa_r+0xb2e>
 8012470:	3201      	adds	r2, #1
 8012472:	701a      	strb	r2, [r3, #0]
 8012474:	e501      	b.n	8011e7a <_dtoa_r+0x49a>
 8012476:	2a00      	cmp	r2, #0
 8012478:	dd03      	ble.n	8012482 <_dtoa_r+0xaa2>
 801247a:	2b39      	cmp	r3, #57	@ 0x39
 801247c:	d0ee      	beq.n	801245c <_dtoa_r+0xa7c>
 801247e:	3301      	adds	r3, #1
 8012480:	e7c9      	b.n	8012416 <_dtoa_r+0xa36>
 8012482:	9a00      	ldr	r2, [sp, #0]
 8012484:	9908      	ldr	r1, [sp, #32]
 8012486:	f802 3c01 	strb.w	r3, [r2, #-1]
 801248a:	428a      	cmp	r2, r1
 801248c:	d028      	beq.n	80124e0 <_dtoa_r+0xb00>
 801248e:	9902      	ldr	r1, [sp, #8]
 8012490:	2300      	movs	r3, #0
 8012492:	220a      	movs	r2, #10
 8012494:	4648      	mov	r0, r9
 8012496:	f000 f9d5 	bl	8012844 <__multadd>
 801249a:	42af      	cmp	r7, r5
 801249c:	9002      	str	r0, [sp, #8]
 801249e:	f04f 0300 	mov.w	r3, #0
 80124a2:	f04f 020a 	mov.w	r2, #10
 80124a6:	4639      	mov	r1, r7
 80124a8:	4648      	mov	r0, r9
 80124aa:	d107      	bne.n	80124bc <_dtoa_r+0xadc>
 80124ac:	f000 f9ca 	bl	8012844 <__multadd>
 80124b0:	4607      	mov	r7, r0
 80124b2:	4605      	mov	r5, r0
 80124b4:	9b00      	ldr	r3, [sp, #0]
 80124b6:	3301      	adds	r3, #1
 80124b8:	9300      	str	r3, [sp, #0]
 80124ba:	e777      	b.n	80123ac <_dtoa_r+0x9cc>
 80124bc:	f000 f9c2 	bl	8012844 <__multadd>
 80124c0:	4629      	mov	r1, r5
 80124c2:	4607      	mov	r7, r0
 80124c4:	2300      	movs	r3, #0
 80124c6:	220a      	movs	r2, #10
 80124c8:	4648      	mov	r0, r9
 80124ca:	f000 f9bb 	bl	8012844 <__multadd>
 80124ce:	4605      	mov	r5, r0
 80124d0:	e7f0      	b.n	80124b4 <_dtoa_r+0xad4>
 80124d2:	f1bb 0f00 	cmp.w	fp, #0
 80124d6:	bfcc      	ite	gt
 80124d8:	465e      	movgt	r6, fp
 80124da:	2601      	movle	r6, #1
 80124dc:	4456      	add	r6, sl
 80124de:	2700      	movs	r7, #0
 80124e0:	9902      	ldr	r1, [sp, #8]
 80124e2:	9300      	str	r3, [sp, #0]
 80124e4:	2201      	movs	r2, #1
 80124e6:	4648      	mov	r0, r9
 80124e8:	f000 fb50 	bl	8012b8c <__lshift>
 80124ec:	4621      	mov	r1, r4
 80124ee:	9002      	str	r0, [sp, #8]
 80124f0:	f000 fbb8 	bl	8012c64 <__mcmp>
 80124f4:	2800      	cmp	r0, #0
 80124f6:	dcb4      	bgt.n	8012462 <_dtoa_r+0xa82>
 80124f8:	d102      	bne.n	8012500 <_dtoa_r+0xb20>
 80124fa:	9b00      	ldr	r3, [sp, #0]
 80124fc:	07db      	lsls	r3, r3, #31
 80124fe:	d4b0      	bmi.n	8012462 <_dtoa_r+0xa82>
 8012500:	4633      	mov	r3, r6
 8012502:	461e      	mov	r6, r3
 8012504:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012508:	2a30      	cmp	r2, #48	@ 0x30
 801250a:	d0fa      	beq.n	8012502 <_dtoa_r+0xb22>
 801250c:	e4b5      	b.n	8011e7a <_dtoa_r+0x49a>
 801250e:	459a      	cmp	sl, r3
 8012510:	d1a8      	bne.n	8012464 <_dtoa_r+0xa84>
 8012512:	2331      	movs	r3, #49	@ 0x31
 8012514:	f108 0801 	add.w	r8, r8, #1
 8012518:	f88a 3000 	strb.w	r3, [sl]
 801251c:	e4ad      	b.n	8011e7a <_dtoa_r+0x49a>
 801251e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012520:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801257c <_dtoa_r+0xb9c>
 8012524:	b11b      	cbz	r3, 801252e <_dtoa_r+0xb4e>
 8012526:	f10a 0308 	add.w	r3, sl, #8
 801252a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801252c:	6013      	str	r3, [r2, #0]
 801252e:	4650      	mov	r0, sl
 8012530:	b017      	add	sp, #92	@ 0x5c
 8012532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012536:	9b07      	ldr	r3, [sp, #28]
 8012538:	2b01      	cmp	r3, #1
 801253a:	f77f ae2e 	ble.w	801219a <_dtoa_r+0x7ba>
 801253e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012540:	9308      	str	r3, [sp, #32]
 8012542:	2001      	movs	r0, #1
 8012544:	e64d      	b.n	80121e2 <_dtoa_r+0x802>
 8012546:	f1bb 0f00 	cmp.w	fp, #0
 801254a:	f77f aed9 	ble.w	8012300 <_dtoa_r+0x920>
 801254e:	4656      	mov	r6, sl
 8012550:	9802      	ldr	r0, [sp, #8]
 8012552:	4621      	mov	r1, r4
 8012554:	f7ff f9bb 	bl	80118ce <quorem>
 8012558:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801255c:	f806 3b01 	strb.w	r3, [r6], #1
 8012560:	eba6 020a 	sub.w	r2, r6, sl
 8012564:	4593      	cmp	fp, r2
 8012566:	ddb4      	ble.n	80124d2 <_dtoa_r+0xaf2>
 8012568:	9902      	ldr	r1, [sp, #8]
 801256a:	2300      	movs	r3, #0
 801256c:	220a      	movs	r2, #10
 801256e:	4648      	mov	r0, r9
 8012570:	f000 f968 	bl	8012844 <__multadd>
 8012574:	9002      	str	r0, [sp, #8]
 8012576:	e7eb      	b.n	8012550 <_dtoa_r+0xb70>
 8012578:	08013cd8 	.word	0x08013cd8
 801257c:	08013c5c 	.word	0x08013c5c

08012580 <_free_r>:
 8012580:	b538      	push	{r3, r4, r5, lr}
 8012582:	4605      	mov	r5, r0
 8012584:	2900      	cmp	r1, #0
 8012586:	d041      	beq.n	801260c <_free_r+0x8c>
 8012588:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801258c:	1f0c      	subs	r4, r1, #4
 801258e:	2b00      	cmp	r3, #0
 8012590:	bfb8      	it	lt
 8012592:	18e4      	addlt	r4, r4, r3
 8012594:	f000 f8e8 	bl	8012768 <__malloc_lock>
 8012598:	4a1d      	ldr	r2, [pc, #116]	@ (8012610 <_free_r+0x90>)
 801259a:	6813      	ldr	r3, [r2, #0]
 801259c:	b933      	cbnz	r3, 80125ac <_free_r+0x2c>
 801259e:	6063      	str	r3, [r4, #4]
 80125a0:	6014      	str	r4, [r2, #0]
 80125a2:	4628      	mov	r0, r5
 80125a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80125a8:	f000 b8e4 	b.w	8012774 <__malloc_unlock>
 80125ac:	42a3      	cmp	r3, r4
 80125ae:	d908      	bls.n	80125c2 <_free_r+0x42>
 80125b0:	6820      	ldr	r0, [r4, #0]
 80125b2:	1821      	adds	r1, r4, r0
 80125b4:	428b      	cmp	r3, r1
 80125b6:	bf01      	itttt	eq
 80125b8:	6819      	ldreq	r1, [r3, #0]
 80125ba:	685b      	ldreq	r3, [r3, #4]
 80125bc:	1809      	addeq	r1, r1, r0
 80125be:	6021      	streq	r1, [r4, #0]
 80125c0:	e7ed      	b.n	801259e <_free_r+0x1e>
 80125c2:	461a      	mov	r2, r3
 80125c4:	685b      	ldr	r3, [r3, #4]
 80125c6:	b10b      	cbz	r3, 80125cc <_free_r+0x4c>
 80125c8:	42a3      	cmp	r3, r4
 80125ca:	d9fa      	bls.n	80125c2 <_free_r+0x42>
 80125cc:	6811      	ldr	r1, [r2, #0]
 80125ce:	1850      	adds	r0, r2, r1
 80125d0:	42a0      	cmp	r0, r4
 80125d2:	d10b      	bne.n	80125ec <_free_r+0x6c>
 80125d4:	6820      	ldr	r0, [r4, #0]
 80125d6:	4401      	add	r1, r0
 80125d8:	1850      	adds	r0, r2, r1
 80125da:	4283      	cmp	r3, r0
 80125dc:	6011      	str	r1, [r2, #0]
 80125de:	d1e0      	bne.n	80125a2 <_free_r+0x22>
 80125e0:	6818      	ldr	r0, [r3, #0]
 80125e2:	685b      	ldr	r3, [r3, #4]
 80125e4:	6053      	str	r3, [r2, #4]
 80125e6:	4408      	add	r0, r1
 80125e8:	6010      	str	r0, [r2, #0]
 80125ea:	e7da      	b.n	80125a2 <_free_r+0x22>
 80125ec:	d902      	bls.n	80125f4 <_free_r+0x74>
 80125ee:	230c      	movs	r3, #12
 80125f0:	602b      	str	r3, [r5, #0]
 80125f2:	e7d6      	b.n	80125a2 <_free_r+0x22>
 80125f4:	6820      	ldr	r0, [r4, #0]
 80125f6:	1821      	adds	r1, r4, r0
 80125f8:	428b      	cmp	r3, r1
 80125fa:	bf04      	itt	eq
 80125fc:	6819      	ldreq	r1, [r3, #0]
 80125fe:	685b      	ldreq	r3, [r3, #4]
 8012600:	6063      	str	r3, [r4, #4]
 8012602:	bf04      	itt	eq
 8012604:	1809      	addeq	r1, r1, r0
 8012606:	6021      	streq	r1, [r4, #0]
 8012608:	6054      	str	r4, [r2, #4]
 801260a:	e7ca      	b.n	80125a2 <_free_r+0x22>
 801260c:	bd38      	pop	{r3, r4, r5, pc}
 801260e:	bf00      	nop
 8012610:	20002df4 	.word	0x20002df4

08012614 <malloc>:
 8012614:	4b02      	ldr	r3, [pc, #8]	@ (8012620 <malloc+0xc>)
 8012616:	4601      	mov	r1, r0
 8012618:	6818      	ldr	r0, [r3, #0]
 801261a:	f000 b825 	b.w	8012668 <_malloc_r>
 801261e:	bf00      	nop
 8012620:	20000110 	.word	0x20000110

08012624 <sbrk_aligned>:
 8012624:	b570      	push	{r4, r5, r6, lr}
 8012626:	4e0f      	ldr	r6, [pc, #60]	@ (8012664 <sbrk_aligned+0x40>)
 8012628:	460c      	mov	r4, r1
 801262a:	6831      	ldr	r1, [r6, #0]
 801262c:	4605      	mov	r5, r0
 801262e:	b911      	cbnz	r1, 8012636 <sbrk_aligned+0x12>
 8012630:	f000 fccc 	bl	8012fcc <_sbrk_r>
 8012634:	6030      	str	r0, [r6, #0]
 8012636:	4621      	mov	r1, r4
 8012638:	4628      	mov	r0, r5
 801263a:	f000 fcc7 	bl	8012fcc <_sbrk_r>
 801263e:	1c43      	adds	r3, r0, #1
 8012640:	d103      	bne.n	801264a <sbrk_aligned+0x26>
 8012642:	f04f 34ff 	mov.w	r4, #4294967295
 8012646:	4620      	mov	r0, r4
 8012648:	bd70      	pop	{r4, r5, r6, pc}
 801264a:	1cc4      	adds	r4, r0, #3
 801264c:	f024 0403 	bic.w	r4, r4, #3
 8012650:	42a0      	cmp	r0, r4
 8012652:	d0f8      	beq.n	8012646 <sbrk_aligned+0x22>
 8012654:	1a21      	subs	r1, r4, r0
 8012656:	4628      	mov	r0, r5
 8012658:	f000 fcb8 	bl	8012fcc <_sbrk_r>
 801265c:	3001      	adds	r0, #1
 801265e:	d1f2      	bne.n	8012646 <sbrk_aligned+0x22>
 8012660:	e7ef      	b.n	8012642 <sbrk_aligned+0x1e>
 8012662:	bf00      	nop
 8012664:	20002df0 	.word	0x20002df0

08012668 <_malloc_r>:
 8012668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801266c:	1ccd      	adds	r5, r1, #3
 801266e:	f025 0503 	bic.w	r5, r5, #3
 8012672:	3508      	adds	r5, #8
 8012674:	2d0c      	cmp	r5, #12
 8012676:	bf38      	it	cc
 8012678:	250c      	movcc	r5, #12
 801267a:	2d00      	cmp	r5, #0
 801267c:	4606      	mov	r6, r0
 801267e:	db01      	blt.n	8012684 <_malloc_r+0x1c>
 8012680:	42a9      	cmp	r1, r5
 8012682:	d904      	bls.n	801268e <_malloc_r+0x26>
 8012684:	230c      	movs	r3, #12
 8012686:	6033      	str	r3, [r6, #0]
 8012688:	2000      	movs	r0, #0
 801268a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801268e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012764 <_malloc_r+0xfc>
 8012692:	f000 f869 	bl	8012768 <__malloc_lock>
 8012696:	f8d8 3000 	ldr.w	r3, [r8]
 801269a:	461c      	mov	r4, r3
 801269c:	bb44      	cbnz	r4, 80126f0 <_malloc_r+0x88>
 801269e:	4629      	mov	r1, r5
 80126a0:	4630      	mov	r0, r6
 80126a2:	f7ff ffbf 	bl	8012624 <sbrk_aligned>
 80126a6:	1c43      	adds	r3, r0, #1
 80126a8:	4604      	mov	r4, r0
 80126aa:	d158      	bne.n	801275e <_malloc_r+0xf6>
 80126ac:	f8d8 4000 	ldr.w	r4, [r8]
 80126b0:	4627      	mov	r7, r4
 80126b2:	2f00      	cmp	r7, #0
 80126b4:	d143      	bne.n	801273e <_malloc_r+0xd6>
 80126b6:	2c00      	cmp	r4, #0
 80126b8:	d04b      	beq.n	8012752 <_malloc_r+0xea>
 80126ba:	6823      	ldr	r3, [r4, #0]
 80126bc:	4639      	mov	r1, r7
 80126be:	4630      	mov	r0, r6
 80126c0:	eb04 0903 	add.w	r9, r4, r3
 80126c4:	f000 fc82 	bl	8012fcc <_sbrk_r>
 80126c8:	4581      	cmp	r9, r0
 80126ca:	d142      	bne.n	8012752 <_malloc_r+0xea>
 80126cc:	6821      	ldr	r1, [r4, #0]
 80126ce:	1a6d      	subs	r5, r5, r1
 80126d0:	4629      	mov	r1, r5
 80126d2:	4630      	mov	r0, r6
 80126d4:	f7ff ffa6 	bl	8012624 <sbrk_aligned>
 80126d8:	3001      	adds	r0, #1
 80126da:	d03a      	beq.n	8012752 <_malloc_r+0xea>
 80126dc:	6823      	ldr	r3, [r4, #0]
 80126de:	442b      	add	r3, r5
 80126e0:	6023      	str	r3, [r4, #0]
 80126e2:	f8d8 3000 	ldr.w	r3, [r8]
 80126e6:	685a      	ldr	r2, [r3, #4]
 80126e8:	bb62      	cbnz	r2, 8012744 <_malloc_r+0xdc>
 80126ea:	f8c8 7000 	str.w	r7, [r8]
 80126ee:	e00f      	b.n	8012710 <_malloc_r+0xa8>
 80126f0:	6822      	ldr	r2, [r4, #0]
 80126f2:	1b52      	subs	r2, r2, r5
 80126f4:	d420      	bmi.n	8012738 <_malloc_r+0xd0>
 80126f6:	2a0b      	cmp	r2, #11
 80126f8:	d917      	bls.n	801272a <_malloc_r+0xc2>
 80126fa:	1961      	adds	r1, r4, r5
 80126fc:	42a3      	cmp	r3, r4
 80126fe:	6025      	str	r5, [r4, #0]
 8012700:	bf18      	it	ne
 8012702:	6059      	strne	r1, [r3, #4]
 8012704:	6863      	ldr	r3, [r4, #4]
 8012706:	bf08      	it	eq
 8012708:	f8c8 1000 	streq.w	r1, [r8]
 801270c:	5162      	str	r2, [r4, r5]
 801270e:	604b      	str	r3, [r1, #4]
 8012710:	4630      	mov	r0, r6
 8012712:	f000 f82f 	bl	8012774 <__malloc_unlock>
 8012716:	f104 000b 	add.w	r0, r4, #11
 801271a:	1d23      	adds	r3, r4, #4
 801271c:	f020 0007 	bic.w	r0, r0, #7
 8012720:	1ac2      	subs	r2, r0, r3
 8012722:	bf1c      	itt	ne
 8012724:	1a1b      	subne	r3, r3, r0
 8012726:	50a3      	strne	r3, [r4, r2]
 8012728:	e7af      	b.n	801268a <_malloc_r+0x22>
 801272a:	6862      	ldr	r2, [r4, #4]
 801272c:	42a3      	cmp	r3, r4
 801272e:	bf0c      	ite	eq
 8012730:	f8c8 2000 	streq.w	r2, [r8]
 8012734:	605a      	strne	r2, [r3, #4]
 8012736:	e7eb      	b.n	8012710 <_malloc_r+0xa8>
 8012738:	4623      	mov	r3, r4
 801273a:	6864      	ldr	r4, [r4, #4]
 801273c:	e7ae      	b.n	801269c <_malloc_r+0x34>
 801273e:	463c      	mov	r4, r7
 8012740:	687f      	ldr	r7, [r7, #4]
 8012742:	e7b6      	b.n	80126b2 <_malloc_r+0x4a>
 8012744:	461a      	mov	r2, r3
 8012746:	685b      	ldr	r3, [r3, #4]
 8012748:	42a3      	cmp	r3, r4
 801274a:	d1fb      	bne.n	8012744 <_malloc_r+0xdc>
 801274c:	2300      	movs	r3, #0
 801274e:	6053      	str	r3, [r2, #4]
 8012750:	e7de      	b.n	8012710 <_malloc_r+0xa8>
 8012752:	230c      	movs	r3, #12
 8012754:	6033      	str	r3, [r6, #0]
 8012756:	4630      	mov	r0, r6
 8012758:	f000 f80c 	bl	8012774 <__malloc_unlock>
 801275c:	e794      	b.n	8012688 <_malloc_r+0x20>
 801275e:	6005      	str	r5, [r0, #0]
 8012760:	e7d6      	b.n	8012710 <_malloc_r+0xa8>
 8012762:	bf00      	nop
 8012764:	20002df4 	.word	0x20002df4

08012768 <__malloc_lock>:
 8012768:	4801      	ldr	r0, [pc, #4]	@ (8012770 <__malloc_lock+0x8>)
 801276a:	f7ff b8a0 	b.w	80118ae <__retarget_lock_acquire_recursive>
 801276e:	bf00      	nop
 8012770:	20002dec 	.word	0x20002dec

08012774 <__malloc_unlock>:
 8012774:	4801      	ldr	r0, [pc, #4]	@ (801277c <__malloc_unlock+0x8>)
 8012776:	f7ff b89b 	b.w	80118b0 <__retarget_lock_release_recursive>
 801277a:	bf00      	nop
 801277c:	20002dec 	.word	0x20002dec

08012780 <_Balloc>:
 8012780:	b570      	push	{r4, r5, r6, lr}
 8012782:	69c6      	ldr	r6, [r0, #28]
 8012784:	4604      	mov	r4, r0
 8012786:	460d      	mov	r5, r1
 8012788:	b976      	cbnz	r6, 80127a8 <_Balloc+0x28>
 801278a:	2010      	movs	r0, #16
 801278c:	f7ff ff42 	bl	8012614 <malloc>
 8012790:	4602      	mov	r2, r0
 8012792:	61e0      	str	r0, [r4, #28]
 8012794:	b920      	cbnz	r0, 80127a0 <_Balloc+0x20>
 8012796:	4b18      	ldr	r3, [pc, #96]	@ (80127f8 <_Balloc+0x78>)
 8012798:	4818      	ldr	r0, [pc, #96]	@ (80127fc <_Balloc+0x7c>)
 801279a:	216b      	movs	r1, #107	@ 0x6b
 801279c:	f000 fc26 	bl	8012fec <__assert_func>
 80127a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80127a4:	6006      	str	r6, [r0, #0]
 80127a6:	60c6      	str	r6, [r0, #12]
 80127a8:	69e6      	ldr	r6, [r4, #28]
 80127aa:	68f3      	ldr	r3, [r6, #12]
 80127ac:	b183      	cbz	r3, 80127d0 <_Balloc+0x50>
 80127ae:	69e3      	ldr	r3, [r4, #28]
 80127b0:	68db      	ldr	r3, [r3, #12]
 80127b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80127b6:	b9b8      	cbnz	r0, 80127e8 <_Balloc+0x68>
 80127b8:	2101      	movs	r1, #1
 80127ba:	fa01 f605 	lsl.w	r6, r1, r5
 80127be:	1d72      	adds	r2, r6, #5
 80127c0:	0092      	lsls	r2, r2, #2
 80127c2:	4620      	mov	r0, r4
 80127c4:	f000 fc30 	bl	8013028 <_calloc_r>
 80127c8:	b160      	cbz	r0, 80127e4 <_Balloc+0x64>
 80127ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80127ce:	e00e      	b.n	80127ee <_Balloc+0x6e>
 80127d0:	2221      	movs	r2, #33	@ 0x21
 80127d2:	2104      	movs	r1, #4
 80127d4:	4620      	mov	r0, r4
 80127d6:	f000 fc27 	bl	8013028 <_calloc_r>
 80127da:	69e3      	ldr	r3, [r4, #28]
 80127dc:	60f0      	str	r0, [r6, #12]
 80127de:	68db      	ldr	r3, [r3, #12]
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d1e4      	bne.n	80127ae <_Balloc+0x2e>
 80127e4:	2000      	movs	r0, #0
 80127e6:	bd70      	pop	{r4, r5, r6, pc}
 80127e8:	6802      	ldr	r2, [r0, #0]
 80127ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80127ee:	2300      	movs	r3, #0
 80127f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80127f4:	e7f7      	b.n	80127e6 <_Balloc+0x66>
 80127f6:	bf00      	nop
 80127f8:	08013c69 	.word	0x08013c69
 80127fc:	08013ce9 	.word	0x08013ce9

08012800 <_Bfree>:
 8012800:	b570      	push	{r4, r5, r6, lr}
 8012802:	69c6      	ldr	r6, [r0, #28]
 8012804:	4605      	mov	r5, r0
 8012806:	460c      	mov	r4, r1
 8012808:	b976      	cbnz	r6, 8012828 <_Bfree+0x28>
 801280a:	2010      	movs	r0, #16
 801280c:	f7ff ff02 	bl	8012614 <malloc>
 8012810:	4602      	mov	r2, r0
 8012812:	61e8      	str	r0, [r5, #28]
 8012814:	b920      	cbnz	r0, 8012820 <_Bfree+0x20>
 8012816:	4b09      	ldr	r3, [pc, #36]	@ (801283c <_Bfree+0x3c>)
 8012818:	4809      	ldr	r0, [pc, #36]	@ (8012840 <_Bfree+0x40>)
 801281a:	218f      	movs	r1, #143	@ 0x8f
 801281c:	f000 fbe6 	bl	8012fec <__assert_func>
 8012820:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012824:	6006      	str	r6, [r0, #0]
 8012826:	60c6      	str	r6, [r0, #12]
 8012828:	b13c      	cbz	r4, 801283a <_Bfree+0x3a>
 801282a:	69eb      	ldr	r3, [r5, #28]
 801282c:	6862      	ldr	r2, [r4, #4]
 801282e:	68db      	ldr	r3, [r3, #12]
 8012830:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012834:	6021      	str	r1, [r4, #0]
 8012836:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801283a:	bd70      	pop	{r4, r5, r6, pc}
 801283c:	08013c69 	.word	0x08013c69
 8012840:	08013ce9 	.word	0x08013ce9

08012844 <__multadd>:
 8012844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012848:	690d      	ldr	r5, [r1, #16]
 801284a:	4607      	mov	r7, r0
 801284c:	460c      	mov	r4, r1
 801284e:	461e      	mov	r6, r3
 8012850:	f101 0c14 	add.w	ip, r1, #20
 8012854:	2000      	movs	r0, #0
 8012856:	f8dc 3000 	ldr.w	r3, [ip]
 801285a:	b299      	uxth	r1, r3
 801285c:	fb02 6101 	mla	r1, r2, r1, r6
 8012860:	0c1e      	lsrs	r6, r3, #16
 8012862:	0c0b      	lsrs	r3, r1, #16
 8012864:	fb02 3306 	mla	r3, r2, r6, r3
 8012868:	b289      	uxth	r1, r1
 801286a:	3001      	adds	r0, #1
 801286c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012870:	4285      	cmp	r5, r0
 8012872:	f84c 1b04 	str.w	r1, [ip], #4
 8012876:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801287a:	dcec      	bgt.n	8012856 <__multadd+0x12>
 801287c:	b30e      	cbz	r6, 80128c2 <__multadd+0x7e>
 801287e:	68a3      	ldr	r3, [r4, #8]
 8012880:	42ab      	cmp	r3, r5
 8012882:	dc19      	bgt.n	80128b8 <__multadd+0x74>
 8012884:	6861      	ldr	r1, [r4, #4]
 8012886:	4638      	mov	r0, r7
 8012888:	3101      	adds	r1, #1
 801288a:	f7ff ff79 	bl	8012780 <_Balloc>
 801288e:	4680      	mov	r8, r0
 8012890:	b928      	cbnz	r0, 801289e <__multadd+0x5a>
 8012892:	4602      	mov	r2, r0
 8012894:	4b0c      	ldr	r3, [pc, #48]	@ (80128c8 <__multadd+0x84>)
 8012896:	480d      	ldr	r0, [pc, #52]	@ (80128cc <__multadd+0x88>)
 8012898:	21ba      	movs	r1, #186	@ 0xba
 801289a:	f000 fba7 	bl	8012fec <__assert_func>
 801289e:	6922      	ldr	r2, [r4, #16]
 80128a0:	3202      	adds	r2, #2
 80128a2:	f104 010c 	add.w	r1, r4, #12
 80128a6:	0092      	lsls	r2, r2, #2
 80128a8:	300c      	adds	r0, #12
 80128aa:	f7ff f802 	bl	80118b2 <memcpy>
 80128ae:	4621      	mov	r1, r4
 80128b0:	4638      	mov	r0, r7
 80128b2:	f7ff ffa5 	bl	8012800 <_Bfree>
 80128b6:	4644      	mov	r4, r8
 80128b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80128bc:	3501      	adds	r5, #1
 80128be:	615e      	str	r6, [r3, #20]
 80128c0:	6125      	str	r5, [r4, #16]
 80128c2:	4620      	mov	r0, r4
 80128c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80128c8:	08013cd8 	.word	0x08013cd8
 80128cc:	08013ce9 	.word	0x08013ce9

080128d0 <__hi0bits>:
 80128d0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80128d4:	4603      	mov	r3, r0
 80128d6:	bf36      	itet	cc
 80128d8:	0403      	lslcc	r3, r0, #16
 80128da:	2000      	movcs	r0, #0
 80128dc:	2010      	movcc	r0, #16
 80128de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80128e2:	bf3c      	itt	cc
 80128e4:	021b      	lslcc	r3, r3, #8
 80128e6:	3008      	addcc	r0, #8
 80128e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80128ec:	bf3c      	itt	cc
 80128ee:	011b      	lslcc	r3, r3, #4
 80128f0:	3004      	addcc	r0, #4
 80128f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80128f6:	bf3c      	itt	cc
 80128f8:	009b      	lslcc	r3, r3, #2
 80128fa:	3002      	addcc	r0, #2
 80128fc:	2b00      	cmp	r3, #0
 80128fe:	db05      	blt.n	801290c <__hi0bits+0x3c>
 8012900:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8012904:	f100 0001 	add.w	r0, r0, #1
 8012908:	bf08      	it	eq
 801290a:	2020      	moveq	r0, #32
 801290c:	4770      	bx	lr

0801290e <__lo0bits>:
 801290e:	6803      	ldr	r3, [r0, #0]
 8012910:	4602      	mov	r2, r0
 8012912:	f013 0007 	ands.w	r0, r3, #7
 8012916:	d00b      	beq.n	8012930 <__lo0bits+0x22>
 8012918:	07d9      	lsls	r1, r3, #31
 801291a:	d421      	bmi.n	8012960 <__lo0bits+0x52>
 801291c:	0798      	lsls	r0, r3, #30
 801291e:	bf49      	itett	mi
 8012920:	085b      	lsrmi	r3, r3, #1
 8012922:	089b      	lsrpl	r3, r3, #2
 8012924:	2001      	movmi	r0, #1
 8012926:	6013      	strmi	r3, [r2, #0]
 8012928:	bf5c      	itt	pl
 801292a:	6013      	strpl	r3, [r2, #0]
 801292c:	2002      	movpl	r0, #2
 801292e:	4770      	bx	lr
 8012930:	b299      	uxth	r1, r3
 8012932:	b909      	cbnz	r1, 8012938 <__lo0bits+0x2a>
 8012934:	0c1b      	lsrs	r3, r3, #16
 8012936:	2010      	movs	r0, #16
 8012938:	b2d9      	uxtb	r1, r3
 801293a:	b909      	cbnz	r1, 8012940 <__lo0bits+0x32>
 801293c:	3008      	adds	r0, #8
 801293e:	0a1b      	lsrs	r3, r3, #8
 8012940:	0719      	lsls	r1, r3, #28
 8012942:	bf04      	itt	eq
 8012944:	091b      	lsreq	r3, r3, #4
 8012946:	3004      	addeq	r0, #4
 8012948:	0799      	lsls	r1, r3, #30
 801294a:	bf04      	itt	eq
 801294c:	089b      	lsreq	r3, r3, #2
 801294e:	3002      	addeq	r0, #2
 8012950:	07d9      	lsls	r1, r3, #31
 8012952:	d403      	bmi.n	801295c <__lo0bits+0x4e>
 8012954:	085b      	lsrs	r3, r3, #1
 8012956:	f100 0001 	add.w	r0, r0, #1
 801295a:	d003      	beq.n	8012964 <__lo0bits+0x56>
 801295c:	6013      	str	r3, [r2, #0]
 801295e:	4770      	bx	lr
 8012960:	2000      	movs	r0, #0
 8012962:	4770      	bx	lr
 8012964:	2020      	movs	r0, #32
 8012966:	4770      	bx	lr

08012968 <__i2b>:
 8012968:	b510      	push	{r4, lr}
 801296a:	460c      	mov	r4, r1
 801296c:	2101      	movs	r1, #1
 801296e:	f7ff ff07 	bl	8012780 <_Balloc>
 8012972:	4602      	mov	r2, r0
 8012974:	b928      	cbnz	r0, 8012982 <__i2b+0x1a>
 8012976:	4b05      	ldr	r3, [pc, #20]	@ (801298c <__i2b+0x24>)
 8012978:	4805      	ldr	r0, [pc, #20]	@ (8012990 <__i2b+0x28>)
 801297a:	f240 1145 	movw	r1, #325	@ 0x145
 801297e:	f000 fb35 	bl	8012fec <__assert_func>
 8012982:	2301      	movs	r3, #1
 8012984:	6144      	str	r4, [r0, #20]
 8012986:	6103      	str	r3, [r0, #16]
 8012988:	bd10      	pop	{r4, pc}
 801298a:	bf00      	nop
 801298c:	08013cd8 	.word	0x08013cd8
 8012990:	08013ce9 	.word	0x08013ce9

08012994 <__multiply>:
 8012994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012998:	4617      	mov	r7, r2
 801299a:	690a      	ldr	r2, [r1, #16]
 801299c:	693b      	ldr	r3, [r7, #16]
 801299e:	429a      	cmp	r2, r3
 80129a0:	bfa8      	it	ge
 80129a2:	463b      	movge	r3, r7
 80129a4:	4689      	mov	r9, r1
 80129a6:	bfa4      	itt	ge
 80129a8:	460f      	movge	r7, r1
 80129aa:	4699      	movge	r9, r3
 80129ac:	693d      	ldr	r5, [r7, #16]
 80129ae:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80129b2:	68bb      	ldr	r3, [r7, #8]
 80129b4:	6879      	ldr	r1, [r7, #4]
 80129b6:	eb05 060a 	add.w	r6, r5, sl
 80129ba:	42b3      	cmp	r3, r6
 80129bc:	b085      	sub	sp, #20
 80129be:	bfb8      	it	lt
 80129c0:	3101      	addlt	r1, #1
 80129c2:	f7ff fedd 	bl	8012780 <_Balloc>
 80129c6:	b930      	cbnz	r0, 80129d6 <__multiply+0x42>
 80129c8:	4602      	mov	r2, r0
 80129ca:	4b41      	ldr	r3, [pc, #260]	@ (8012ad0 <__multiply+0x13c>)
 80129cc:	4841      	ldr	r0, [pc, #260]	@ (8012ad4 <__multiply+0x140>)
 80129ce:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80129d2:	f000 fb0b 	bl	8012fec <__assert_func>
 80129d6:	f100 0414 	add.w	r4, r0, #20
 80129da:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80129de:	4623      	mov	r3, r4
 80129e0:	2200      	movs	r2, #0
 80129e2:	4573      	cmp	r3, lr
 80129e4:	d320      	bcc.n	8012a28 <__multiply+0x94>
 80129e6:	f107 0814 	add.w	r8, r7, #20
 80129ea:	f109 0114 	add.w	r1, r9, #20
 80129ee:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80129f2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80129f6:	9302      	str	r3, [sp, #8]
 80129f8:	1beb      	subs	r3, r5, r7
 80129fa:	3b15      	subs	r3, #21
 80129fc:	f023 0303 	bic.w	r3, r3, #3
 8012a00:	3304      	adds	r3, #4
 8012a02:	3715      	adds	r7, #21
 8012a04:	42bd      	cmp	r5, r7
 8012a06:	bf38      	it	cc
 8012a08:	2304      	movcc	r3, #4
 8012a0a:	9301      	str	r3, [sp, #4]
 8012a0c:	9b02      	ldr	r3, [sp, #8]
 8012a0e:	9103      	str	r1, [sp, #12]
 8012a10:	428b      	cmp	r3, r1
 8012a12:	d80c      	bhi.n	8012a2e <__multiply+0x9a>
 8012a14:	2e00      	cmp	r6, #0
 8012a16:	dd03      	ble.n	8012a20 <__multiply+0x8c>
 8012a18:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8012a1c:	2b00      	cmp	r3, #0
 8012a1e:	d055      	beq.n	8012acc <__multiply+0x138>
 8012a20:	6106      	str	r6, [r0, #16]
 8012a22:	b005      	add	sp, #20
 8012a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a28:	f843 2b04 	str.w	r2, [r3], #4
 8012a2c:	e7d9      	b.n	80129e2 <__multiply+0x4e>
 8012a2e:	f8b1 a000 	ldrh.w	sl, [r1]
 8012a32:	f1ba 0f00 	cmp.w	sl, #0
 8012a36:	d01f      	beq.n	8012a78 <__multiply+0xe4>
 8012a38:	46c4      	mov	ip, r8
 8012a3a:	46a1      	mov	r9, r4
 8012a3c:	2700      	movs	r7, #0
 8012a3e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8012a42:	f8d9 3000 	ldr.w	r3, [r9]
 8012a46:	fa1f fb82 	uxth.w	fp, r2
 8012a4a:	b29b      	uxth	r3, r3
 8012a4c:	fb0a 330b 	mla	r3, sl, fp, r3
 8012a50:	443b      	add	r3, r7
 8012a52:	f8d9 7000 	ldr.w	r7, [r9]
 8012a56:	0c12      	lsrs	r2, r2, #16
 8012a58:	0c3f      	lsrs	r7, r7, #16
 8012a5a:	fb0a 7202 	mla	r2, sl, r2, r7
 8012a5e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8012a62:	b29b      	uxth	r3, r3
 8012a64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012a68:	4565      	cmp	r5, ip
 8012a6a:	f849 3b04 	str.w	r3, [r9], #4
 8012a6e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8012a72:	d8e4      	bhi.n	8012a3e <__multiply+0xaa>
 8012a74:	9b01      	ldr	r3, [sp, #4]
 8012a76:	50e7      	str	r7, [r4, r3]
 8012a78:	9b03      	ldr	r3, [sp, #12]
 8012a7a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8012a7e:	3104      	adds	r1, #4
 8012a80:	f1b9 0f00 	cmp.w	r9, #0
 8012a84:	d020      	beq.n	8012ac8 <__multiply+0x134>
 8012a86:	6823      	ldr	r3, [r4, #0]
 8012a88:	4647      	mov	r7, r8
 8012a8a:	46a4      	mov	ip, r4
 8012a8c:	f04f 0a00 	mov.w	sl, #0
 8012a90:	f8b7 b000 	ldrh.w	fp, [r7]
 8012a94:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8012a98:	fb09 220b 	mla	r2, r9, fp, r2
 8012a9c:	4452      	add	r2, sl
 8012a9e:	b29b      	uxth	r3, r3
 8012aa0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012aa4:	f84c 3b04 	str.w	r3, [ip], #4
 8012aa8:	f857 3b04 	ldr.w	r3, [r7], #4
 8012aac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012ab0:	f8bc 3000 	ldrh.w	r3, [ip]
 8012ab4:	fb09 330a 	mla	r3, r9, sl, r3
 8012ab8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8012abc:	42bd      	cmp	r5, r7
 8012abe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012ac2:	d8e5      	bhi.n	8012a90 <__multiply+0xfc>
 8012ac4:	9a01      	ldr	r2, [sp, #4]
 8012ac6:	50a3      	str	r3, [r4, r2]
 8012ac8:	3404      	adds	r4, #4
 8012aca:	e79f      	b.n	8012a0c <__multiply+0x78>
 8012acc:	3e01      	subs	r6, #1
 8012ace:	e7a1      	b.n	8012a14 <__multiply+0x80>
 8012ad0:	08013cd8 	.word	0x08013cd8
 8012ad4:	08013ce9 	.word	0x08013ce9

08012ad8 <__pow5mult>:
 8012ad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012adc:	4615      	mov	r5, r2
 8012ade:	f012 0203 	ands.w	r2, r2, #3
 8012ae2:	4607      	mov	r7, r0
 8012ae4:	460e      	mov	r6, r1
 8012ae6:	d007      	beq.n	8012af8 <__pow5mult+0x20>
 8012ae8:	4c25      	ldr	r4, [pc, #148]	@ (8012b80 <__pow5mult+0xa8>)
 8012aea:	3a01      	subs	r2, #1
 8012aec:	2300      	movs	r3, #0
 8012aee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012af2:	f7ff fea7 	bl	8012844 <__multadd>
 8012af6:	4606      	mov	r6, r0
 8012af8:	10ad      	asrs	r5, r5, #2
 8012afa:	d03d      	beq.n	8012b78 <__pow5mult+0xa0>
 8012afc:	69fc      	ldr	r4, [r7, #28]
 8012afe:	b97c      	cbnz	r4, 8012b20 <__pow5mult+0x48>
 8012b00:	2010      	movs	r0, #16
 8012b02:	f7ff fd87 	bl	8012614 <malloc>
 8012b06:	4602      	mov	r2, r0
 8012b08:	61f8      	str	r0, [r7, #28]
 8012b0a:	b928      	cbnz	r0, 8012b18 <__pow5mult+0x40>
 8012b0c:	4b1d      	ldr	r3, [pc, #116]	@ (8012b84 <__pow5mult+0xac>)
 8012b0e:	481e      	ldr	r0, [pc, #120]	@ (8012b88 <__pow5mult+0xb0>)
 8012b10:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8012b14:	f000 fa6a 	bl	8012fec <__assert_func>
 8012b18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012b1c:	6004      	str	r4, [r0, #0]
 8012b1e:	60c4      	str	r4, [r0, #12]
 8012b20:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8012b24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012b28:	b94c      	cbnz	r4, 8012b3e <__pow5mult+0x66>
 8012b2a:	f240 2171 	movw	r1, #625	@ 0x271
 8012b2e:	4638      	mov	r0, r7
 8012b30:	f7ff ff1a 	bl	8012968 <__i2b>
 8012b34:	2300      	movs	r3, #0
 8012b36:	f8c8 0008 	str.w	r0, [r8, #8]
 8012b3a:	4604      	mov	r4, r0
 8012b3c:	6003      	str	r3, [r0, #0]
 8012b3e:	f04f 0900 	mov.w	r9, #0
 8012b42:	07eb      	lsls	r3, r5, #31
 8012b44:	d50a      	bpl.n	8012b5c <__pow5mult+0x84>
 8012b46:	4631      	mov	r1, r6
 8012b48:	4622      	mov	r2, r4
 8012b4a:	4638      	mov	r0, r7
 8012b4c:	f7ff ff22 	bl	8012994 <__multiply>
 8012b50:	4631      	mov	r1, r6
 8012b52:	4680      	mov	r8, r0
 8012b54:	4638      	mov	r0, r7
 8012b56:	f7ff fe53 	bl	8012800 <_Bfree>
 8012b5a:	4646      	mov	r6, r8
 8012b5c:	106d      	asrs	r5, r5, #1
 8012b5e:	d00b      	beq.n	8012b78 <__pow5mult+0xa0>
 8012b60:	6820      	ldr	r0, [r4, #0]
 8012b62:	b938      	cbnz	r0, 8012b74 <__pow5mult+0x9c>
 8012b64:	4622      	mov	r2, r4
 8012b66:	4621      	mov	r1, r4
 8012b68:	4638      	mov	r0, r7
 8012b6a:	f7ff ff13 	bl	8012994 <__multiply>
 8012b6e:	6020      	str	r0, [r4, #0]
 8012b70:	f8c0 9000 	str.w	r9, [r0]
 8012b74:	4604      	mov	r4, r0
 8012b76:	e7e4      	b.n	8012b42 <__pow5mult+0x6a>
 8012b78:	4630      	mov	r0, r6
 8012b7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b7e:	bf00      	nop
 8012b80:	08013d9c 	.word	0x08013d9c
 8012b84:	08013c69 	.word	0x08013c69
 8012b88:	08013ce9 	.word	0x08013ce9

08012b8c <__lshift>:
 8012b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012b90:	460c      	mov	r4, r1
 8012b92:	6849      	ldr	r1, [r1, #4]
 8012b94:	6923      	ldr	r3, [r4, #16]
 8012b96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012b9a:	68a3      	ldr	r3, [r4, #8]
 8012b9c:	4607      	mov	r7, r0
 8012b9e:	4691      	mov	r9, r2
 8012ba0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012ba4:	f108 0601 	add.w	r6, r8, #1
 8012ba8:	42b3      	cmp	r3, r6
 8012baa:	db0b      	blt.n	8012bc4 <__lshift+0x38>
 8012bac:	4638      	mov	r0, r7
 8012bae:	f7ff fde7 	bl	8012780 <_Balloc>
 8012bb2:	4605      	mov	r5, r0
 8012bb4:	b948      	cbnz	r0, 8012bca <__lshift+0x3e>
 8012bb6:	4602      	mov	r2, r0
 8012bb8:	4b28      	ldr	r3, [pc, #160]	@ (8012c5c <__lshift+0xd0>)
 8012bba:	4829      	ldr	r0, [pc, #164]	@ (8012c60 <__lshift+0xd4>)
 8012bbc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012bc0:	f000 fa14 	bl	8012fec <__assert_func>
 8012bc4:	3101      	adds	r1, #1
 8012bc6:	005b      	lsls	r3, r3, #1
 8012bc8:	e7ee      	b.n	8012ba8 <__lshift+0x1c>
 8012bca:	2300      	movs	r3, #0
 8012bcc:	f100 0114 	add.w	r1, r0, #20
 8012bd0:	f100 0210 	add.w	r2, r0, #16
 8012bd4:	4618      	mov	r0, r3
 8012bd6:	4553      	cmp	r3, sl
 8012bd8:	db33      	blt.n	8012c42 <__lshift+0xb6>
 8012bda:	6920      	ldr	r0, [r4, #16]
 8012bdc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012be0:	f104 0314 	add.w	r3, r4, #20
 8012be4:	f019 091f 	ands.w	r9, r9, #31
 8012be8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012bec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012bf0:	d02b      	beq.n	8012c4a <__lshift+0xbe>
 8012bf2:	f1c9 0e20 	rsb	lr, r9, #32
 8012bf6:	468a      	mov	sl, r1
 8012bf8:	2200      	movs	r2, #0
 8012bfa:	6818      	ldr	r0, [r3, #0]
 8012bfc:	fa00 f009 	lsl.w	r0, r0, r9
 8012c00:	4310      	orrs	r0, r2
 8012c02:	f84a 0b04 	str.w	r0, [sl], #4
 8012c06:	f853 2b04 	ldr.w	r2, [r3], #4
 8012c0a:	459c      	cmp	ip, r3
 8012c0c:	fa22 f20e 	lsr.w	r2, r2, lr
 8012c10:	d8f3      	bhi.n	8012bfa <__lshift+0x6e>
 8012c12:	ebac 0304 	sub.w	r3, ip, r4
 8012c16:	3b15      	subs	r3, #21
 8012c18:	f023 0303 	bic.w	r3, r3, #3
 8012c1c:	3304      	adds	r3, #4
 8012c1e:	f104 0015 	add.w	r0, r4, #21
 8012c22:	4560      	cmp	r0, ip
 8012c24:	bf88      	it	hi
 8012c26:	2304      	movhi	r3, #4
 8012c28:	50ca      	str	r2, [r1, r3]
 8012c2a:	b10a      	cbz	r2, 8012c30 <__lshift+0xa4>
 8012c2c:	f108 0602 	add.w	r6, r8, #2
 8012c30:	3e01      	subs	r6, #1
 8012c32:	4638      	mov	r0, r7
 8012c34:	612e      	str	r6, [r5, #16]
 8012c36:	4621      	mov	r1, r4
 8012c38:	f7ff fde2 	bl	8012800 <_Bfree>
 8012c3c:	4628      	mov	r0, r5
 8012c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012c42:	f842 0f04 	str.w	r0, [r2, #4]!
 8012c46:	3301      	adds	r3, #1
 8012c48:	e7c5      	b.n	8012bd6 <__lshift+0x4a>
 8012c4a:	3904      	subs	r1, #4
 8012c4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012c50:	f841 2f04 	str.w	r2, [r1, #4]!
 8012c54:	459c      	cmp	ip, r3
 8012c56:	d8f9      	bhi.n	8012c4c <__lshift+0xc0>
 8012c58:	e7ea      	b.n	8012c30 <__lshift+0xa4>
 8012c5a:	bf00      	nop
 8012c5c:	08013cd8 	.word	0x08013cd8
 8012c60:	08013ce9 	.word	0x08013ce9

08012c64 <__mcmp>:
 8012c64:	690a      	ldr	r2, [r1, #16]
 8012c66:	4603      	mov	r3, r0
 8012c68:	6900      	ldr	r0, [r0, #16]
 8012c6a:	1a80      	subs	r0, r0, r2
 8012c6c:	b530      	push	{r4, r5, lr}
 8012c6e:	d10e      	bne.n	8012c8e <__mcmp+0x2a>
 8012c70:	3314      	adds	r3, #20
 8012c72:	3114      	adds	r1, #20
 8012c74:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012c78:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012c7c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012c80:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012c84:	4295      	cmp	r5, r2
 8012c86:	d003      	beq.n	8012c90 <__mcmp+0x2c>
 8012c88:	d205      	bcs.n	8012c96 <__mcmp+0x32>
 8012c8a:	f04f 30ff 	mov.w	r0, #4294967295
 8012c8e:	bd30      	pop	{r4, r5, pc}
 8012c90:	42a3      	cmp	r3, r4
 8012c92:	d3f3      	bcc.n	8012c7c <__mcmp+0x18>
 8012c94:	e7fb      	b.n	8012c8e <__mcmp+0x2a>
 8012c96:	2001      	movs	r0, #1
 8012c98:	e7f9      	b.n	8012c8e <__mcmp+0x2a>
	...

08012c9c <__mdiff>:
 8012c9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ca0:	4689      	mov	r9, r1
 8012ca2:	4606      	mov	r6, r0
 8012ca4:	4611      	mov	r1, r2
 8012ca6:	4648      	mov	r0, r9
 8012ca8:	4614      	mov	r4, r2
 8012caa:	f7ff ffdb 	bl	8012c64 <__mcmp>
 8012cae:	1e05      	subs	r5, r0, #0
 8012cb0:	d112      	bne.n	8012cd8 <__mdiff+0x3c>
 8012cb2:	4629      	mov	r1, r5
 8012cb4:	4630      	mov	r0, r6
 8012cb6:	f7ff fd63 	bl	8012780 <_Balloc>
 8012cba:	4602      	mov	r2, r0
 8012cbc:	b928      	cbnz	r0, 8012cca <__mdiff+0x2e>
 8012cbe:	4b3f      	ldr	r3, [pc, #252]	@ (8012dbc <__mdiff+0x120>)
 8012cc0:	f240 2137 	movw	r1, #567	@ 0x237
 8012cc4:	483e      	ldr	r0, [pc, #248]	@ (8012dc0 <__mdiff+0x124>)
 8012cc6:	f000 f991 	bl	8012fec <__assert_func>
 8012cca:	2301      	movs	r3, #1
 8012ccc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012cd0:	4610      	mov	r0, r2
 8012cd2:	b003      	add	sp, #12
 8012cd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012cd8:	bfbc      	itt	lt
 8012cda:	464b      	movlt	r3, r9
 8012cdc:	46a1      	movlt	r9, r4
 8012cde:	4630      	mov	r0, r6
 8012ce0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012ce4:	bfba      	itte	lt
 8012ce6:	461c      	movlt	r4, r3
 8012ce8:	2501      	movlt	r5, #1
 8012cea:	2500      	movge	r5, #0
 8012cec:	f7ff fd48 	bl	8012780 <_Balloc>
 8012cf0:	4602      	mov	r2, r0
 8012cf2:	b918      	cbnz	r0, 8012cfc <__mdiff+0x60>
 8012cf4:	4b31      	ldr	r3, [pc, #196]	@ (8012dbc <__mdiff+0x120>)
 8012cf6:	f240 2145 	movw	r1, #581	@ 0x245
 8012cfa:	e7e3      	b.n	8012cc4 <__mdiff+0x28>
 8012cfc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012d00:	6926      	ldr	r6, [r4, #16]
 8012d02:	60c5      	str	r5, [r0, #12]
 8012d04:	f109 0310 	add.w	r3, r9, #16
 8012d08:	f109 0514 	add.w	r5, r9, #20
 8012d0c:	f104 0e14 	add.w	lr, r4, #20
 8012d10:	f100 0b14 	add.w	fp, r0, #20
 8012d14:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012d18:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012d1c:	9301      	str	r3, [sp, #4]
 8012d1e:	46d9      	mov	r9, fp
 8012d20:	f04f 0c00 	mov.w	ip, #0
 8012d24:	9b01      	ldr	r3, [sp, #4]
 8012d26:	f85e 0b04 	ldr.w	r0, [lr], #4
 8012d2a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012d2e:	9301      	str	r3, [sp, #4]
 8012d30:	fa1f f38a 	uxth.w	r3, sl
 8012d34:	4619      	mov	r1, r3
 8012d36:	b283      	uxth	r3, r0
 8012d38:	1acb      	subs	r3, r1, r3
 8012d3a:	0c00      	lsrs	r0, r0, #16
 8012d3c:	4463      	add	r3, ip
 8012d3e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012d42:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8012d46:	b29b      	uxth	r3, r3
 8012d48:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012d4c:	4576      	cmp	r6, lr
 8012d4e:	f849 3b04 	str.w	r3, [r9], #4
 8012d52:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012d56:	d8e5      	bhi.n	8012d24 <__mdiff+0x88>
 8012d58:	1b33      	subs	r3, r6, r4
 8012d5a:	3b15      	subs	r3, #21
 8012d5c:	f023 0303 	bic.w	r3, r3, #3
 8012d60:	3415      	adds	r4, #21
 8012d62:	3304      	adds	r3, #4
 8012d64:	42a6      	cmp	r6, r4
 8012d66:	bf38      	it	cc
 8012d68:	2304      	movcc	r3, #4
 8012d6a:	441d      	add	r5, r3
 8012d6c:	445b      	add	r3, fp
 8012d6e:	461e      	mov	r6, r3
 8012d70:	462c      	mov	r4, r5
 8012d72:	4544      	cmp	r4, r8
 8012d74:	d30e      	bcc.n	8012d94 <__mdiff+0xf8>
 8012d76:	f108 0103 	add.w	r1, r8, #3
 8012d7a:	1b49      	subs	r1, r1, r5
 8012d7c:	f021 0103 	bic.w	r1, r1, #3
 8012d80:	3d03      	subs	r5, #3
 8012d82:	45a8      	cmp	r8, r5
 8012d84:	bf38      	it	cc
 8012d86:	2100      	movcc	r1, #0
 8012d88:	440b      	add	r3, r1
 8012d8a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012d8e:	b191      	cbz	r1, 8012db6 <__mdiff+0x11a>
 8012d90:	6117      	str	r7, [r2, #16]
 8012d92:	e79d      	b.n	8012cd0 <__mdiff+0x34>
 8012d94:	f854 1b04 	ldr.w	r1, [r4], #4
 8012d98:	46e6      	mov	lr, ip
 8012d9a:	0c08      	lsrs	r0, r1, #16
 8012d9c:	fa1c fc81 	uxtah	ip, ip, r1
 8012da0:	4471      	add	r1, lr
 8012da2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012da6:	b289      	uxth	r1, r1
 8012da8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012dac:	f846 1b04 	str.w	r1, [r6], #4
 8012db0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012db4:	e7dd      	b.n	8012d72 <__mdiff+0xd6>
 8012db6:	3f01      	subs	r7, #1
 8012db8:	e7e7      	b.n	8012d8a <__mdiff+0xee>
 8012dba:	bf00      	nop
 8012dbc:	08013cd8 	.word	0x08013cd8
 8012dc0:	08013ce9 	.word	0x08013ce9

08012dc4 <__d2b>:
 8012dc4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012dc8:	460f      	mov	r7, r1
 8012dca:	2101      	movs	r1, #1
 8012dcc:	ec59 8b10 	vmov	r8, r9, d0
 8012dd0:	4616      	mov	r6, r2
 8012dd2:	f7ff fcd5 	bl	8012780 <_Balloc>
 8012dd6:	4604      	mov	r4, r0
 8012dd8:	b930      	cbnz	r0, 8012de8 <__d2b+0x24>
 8012dda:	4602      	mov	r2, r0
 8012ddc:	4b23      	ldr	r3, [pc, #140]	@ (8012e6c <__d2b+0xa8>)
 8012dde:	4824      	ldr	r0, [pc, #144]	@ (8012e70 <__d2b+0xac>)
 8012de0:	f240 310f 	movw	r1, #783	@ 0x30f
 8012de4:	f000 f902 	bl	8012fec <__assert_func>
 8012de8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012dec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012df0:	b10d      	cbz	r5, 8012df6 <__d2b+0x32>
 8012df2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012df6:	9301      	str	r3, [sp, #4]
 8012df8:	f1b8 0300 	subs.w	r3, r8, #0
 8012dfc:	d023      	beq.n	8012e46 <__d2b+0x82>
 8012dfe:	4668      	mov	r0, sp
 8012e00:	9300      	str	r3, [sp, #0]
 8012e02:	f7ff fd84 	bl	801290e <__lo0bits>
 8012e06:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012e0a:	b1d0      	cbz	r0, 8012e42 <__d2b+0x7e>
 8012e0c:	f1c0 0320 	rsb	r3, r0, #32
 8012e10:	fa02 f303 	lsl.w	r3, r2, r3
 8012e14:	430b      	orrs	r3, r1
 8012e16:	40c2      	lsrs	r2, r0
 8012e18:	6163      	str	r3, [r4, #20]
 8012e1a:	9201      	str	r2, [sp, #4]
 8012e1c:	9b01      	ldr	r3, [sp, #4]
 8012e1e:	61a3      	str	r3, [r4, #24]
 8012e20:	2b00      	cmp	r3, #0
 8012e22:	bf0c      	ite	eq
 8012e24:	2201      	moveq	r2, #1
 8012e26:	2202      	movne	r2, #2
 8012e28:	6122      	str	r2, [r4, #16]
 8012e2a:	b1a5      	cbz	r5, 8012e56 <__d2b+0x92>
 8012e2c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012e30:	4405      	add	r5, r0
 8012e32:	603d      	str	r5, [r7, #0]
 8012e34:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012e38:	6030      	str	r0, [r6, #0]
 8012e3a:	4620      	mov	r0, r4
 8012e3c:	b003      	add	sp, #12
 8012e3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012e42:	6161      	str	r1, [r4, #20]
 8012e44:	e7ea      	b.n	8012e1c <__d2b+0x58>
 8012e46:	a801      	add	r0, sp, #4
 8012e48:	f7ff fd61 	bl	801290e <__lo0bits>
 8012e4c:	9b01      	ldr	r3, [sp, #4]
 8012e4e:	6163      	str	r3, [r4, #20]
 8012e50:	3020      	adds	r0, #32
 8012e52:	2201      	movs	r2, #1
 8012e54:	e7e8      	b.n	8012e28 <__d2b+0x64>
 8012e56:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012e5a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012e5e:	6038      	str	r0, [r7, #0]
 8012e60:	6918      	ldr	r0, [r3, #16]
 8012e62:	f7ff fd35 	bl	80128d0 <__hi0bits>
 8012e66:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012e6a:	e7e5      	b.n	8012e38 <__d2b+0x74>
 8012e6c:	08013cd8 	.word	0x08013cd8
 8012e70:	08013ce9 	.word	0x08013ce9

08012e74 <__sflush_r>:
 8012e74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e7c:	0716      	lsls	r6, r2, #28
 8012e7e:	4605      	mov	r5, r0
 8012e80:	460c      	mov	r4, r1
 8012e82:	d454      	bmi.n	8012f2e <__sflush_r+0xba>
 8012e84:	684b      	ldr	r3, [r1, #4]
 8012e86:	2b00      	cmp	r3, #0
 8012e88:	dc02      	bgt.n	8012e90 <__sflush_r+0x1c>
 8012e8a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012e8c:	2b00      	cmp	r3, #0
 8012e8e:	dd48      	ble.n	8012f22 <__sflush_r+0xae>
 8012e90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012e92:	2e00      	cmp	r6, #0
 8012e94:	d045      	beq.n	8012f22 <__sflush_r+0xae>
 8012e96:	2300      	movs	r3, #0
 8012e98:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012e9c:	682f      	ldr	r7, [r5, #0]
 8012e9e:	6a21      	ldr	r1, [r4, #32]
 8012ea0:	602b      	str	r3, [r5, #0]
 8012ea2:	d030      	beq.n	8012f06 <__sflush_r+0x92>
 8012ea4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012ea6:	89a3      	ldrh	r3, [r4, #12]
 8012ea8:	0759      	lsls	r1, r3, #29
 8012eaa:	d505      	bpl.n	8012eb8 <__sflush_r+0x44>
 8012eac:	6863      	ldr	r3, [r4, #4]
 8012eae:	1ad2      	subs	r2, r2, r3
 8012eb0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012eb2:	b10b      	cbz	r3, 8012eb8 <__sflush_r+0x44>
 8012eb4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012eb6:	1ad2      	subs	r2, r2, r3
 8012eb8:	2300      	movs	r3, #0
 8012eba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012ebc:	6a21      	ldr	r1, [r4, #32]
 8012ebe:	4628      	mov	r0, r5
 8012ec0:	47b0      	blx	r6
 8012ec2:	1c43      	adds	r3, r0, #1
 8012ec4:	89a3      	ldrh	r3, [r4, #12]
 8012ec6:	d106      	bne.n	8012ed6 <__sflush_r+0x62>
 8012ec8:	6829      	ldr	r1, [r5, #0]
 8012eca:	291d      	cmp	r1, #29
 8012ecc:	d82b      	bhi.n	8012f26 <__sflush_r+0xb2>
 8012ece:	4a2a      	ldr	r2, [pc, #168]	@ (8012f78 <__sflush_r+0x104>)
 8012ed0:	40ca      	lsrs	r2, r1
 8012ed2:	07d6      	lsls	r6, r2, #31
 8012ed4:	d527      	bpl.n	8012f26 <__sflush_r+0xb2>
 8012ed6:	2200      	movs	r2, #0
 8012ed8:	6062      	str	r2, [r4, #4]
 8012eda:	04d9      	lsls	r1, r3, #19
 8012edc:	6922      	ldr	r2, [r4, #16]
 8012ede:	6022      	str	r2, [r4, #0]
 8012ee0:	d504      	bpl.n	8012eec <__sflush_r+0x78>
 8012ee2:	1c42      	adds	r2, r0, #1
 8012ee4:	d101      	bne.n	8012eea <__sflush_r+0x76>
 8012ee6:	682b      	ldr	r3, [r5, #0]
 8012ee8:	b903      	cbnz	r3, 8012eec <__sflush_r+0x78>
 8012eea:	6560      	str	r0, [r4, #84]	@ 0x54
 8012eec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012eee:	602f      	str	r7, [r5, #0]
 8012ef0:	b1b9      	cbz	r1, 8012f22 <__sflush_r+0xae>
 8012ef2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012ef6:	4299      	cmp	r1, r3
 8012ef8:	d002      	beq.n	8012f00 <__sflush_r+0x8c>
 8012efa:	4628      	mov	r0, r5
 8012efc:	f7ff fb40 	bl	8012580 <_free_r>
 8012f00:	2300      	movs	r3, #0
 8012f02:	6363      	str	r3, [r4, #52]	@ 0x34
 8012f04:	e00d      	b.n	8012f22 <__sflush_r+0xae>
 8012f06:	2301      	movs	r3, #1
 8012f08:	4628      	mov	r0, r5
 8012f0a:	47b0      	blx	r6
 8012f0c:	4602      	mov	r2, r0
 8012f0e:	1c50      	adds	r0, r2, #1
 8012f10:	d1c9      	bne.n	8012ea6 <__sflush_r+0x32>
 8012f12:	682b      	ldr	r3, [r5, #0]
 8012f14:	2b00      	cmp	r3, #0
 8012f16:	d0c6      	beq.n	8012ea6 <__sflush_r+0x32>
 8012f18:	2b1d      	cmp	r3, #29
 8012f1a:	d001      	beq.n	8012f20 <__sflush_r+0xac>
 8012f1c:	2b16      	cmp	r3, #22
 8012f1e:	d11e      	bne.n	8012f5e <__sflush_r+0xea>
 8012f20:	602f      	str	r7, [r5, #0]
 8012f22:	2000      	movs	r0, #0
 8012f24:	e022      	b.n	8012f6c <__sflush_r+0xf8>
 8012f26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012f2a:	b21b      	sxth	r3, r3
 8012f2c:	e01b      	b.n	8012f66 <__sflush_r+0xf2>
 8012f2e:	690f      	ldr	r7, [r1, #16]
 8012f30:	2f00      	cmp	r7, #0
 8012f32:	d0f6      	beq.n	8012f22 <__sflush_r+0xae>
 8012f34:	0793      	lsls	r3, r2, #30
 8012f36:	680e      	ldr	r6, [r1, #0]
 8012f38:	bf08      	it	eq
 8012f3a:	694b      	ldreq	r3, [r1, #20]
 8012f3c:	600f      	str	r7, [r1, #0]
 8012f3e:	bf18      	it	ne
 8012f40:	2300      	movne	r3, #0
 8012f42:	eba6 0807 	sub.w	r8, r6, r7
 8012f46:	608b      	str	r3, [r1, #8]
 8012f48:	f1b8 0f00 	cmp.w	r8, #0
 8012f4c:	dde9      	ble.n	8012f22 <__sflush_r+0xae>
 8012f4e:	6a21      	ldr	r1, [r4, #32]
 8012f50:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012f52:	4643      	mov	r3, r8
 8012f54:	463a      	mov	r2, r7
 8012f56:	4628      	mov	r0, r5
 8012f58:	47b0      	blx	r6
 8012f5a:	2800      	cmp	r0, #0
 8012f5c:	dc08      	bgt.n	8012f70 <__sflush_r+0xfc>
 8012f5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012f62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012f66:	81a3      	strh	r3, [r4, #12]
 8012f68:	f04f 30ff 	mov.w	r0, #4294967295
 8012f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f70:	4407      	add	r7, r0
 8012f72:	eba8 0800 	sub.w	r8, r8, r0
 8012f76:	e7e7      	b.n	8012f48 <__sflush_r+0xd4>
 8012f78:	20400001 	.word	0x20400001

08012f7c <_fflush_r>:
 8012f7c:	b538      	push	{r3, r4, r5, lr}
 8012f7e:	690b      	ldr	r3, [r1, #16]
 8012f80:	4605      	mov	r5, r0
 8012f82:	460c      	mov	r4, r1
 8012f84:	b913      	cbnz	r3, 8012f8c <_fflush_r+0x10>
 8012f86:	2500      	movs	r5, #0
 8012f88:	4628      	mov	r0, r5
 8012f8a:	bd38      	pop	{r3, r4, r5, pc}
 8012f8c:	b118      	cbz	r0, 8012f96 <_fflush_r+0x1a>
 8012f8e:	6a03      	ldr	r3, [r0, #32]
 8012f90:	b90b      	cbnz	r3, 8012f96 <_fflush_r+0x1a>
 8012f92:	f7fe fb95 	bl	80116c0 <__sinit>
 8012f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012f9a:	2b00      	cmp	r3, #0
 8012f9c:	d0f3      	beq.n	8012f86 <_fflush_r+0xa>
 8012f9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012fa0:	07d0      	lsls	r0, r2, #31
 8012fa2:	d404      	bmi.n	8012fae <_fflush_r+0x32>
 8012fa4:	0599      	lsls	r1, r3, #22
 8012fa6:	d402      	bmi.n	8012fae <_fflush_r+0x32>
 8012fa8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012faa:	f7fe fc80 	bl	80118ae <__retarget_lock_acquire_recursive>
 8012fae:	4628      	mov	r0, r5
 8012fb0:	4621      	mov	r1, r4
 8012fb2:	f7ff ff5f 	bl	8012e74 <__sflush_r>
 8012fb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012fb8:	07da      	lsls	r2, r3, #31
 8012fba:	4605      	mov	r5, r0
 8012fbc:	d4e4      	bmi.n	8012f88 <_fflush_r+0xc>
 8012fbe:	89a3      	ldrh	r3, [r4, #12]
 8012fc0:	059b      	lsls	r3, r3, #22
 8012fc2:	d4e1      	bmi.n	8012f88 <_fflush_r+0xc>
 8012fc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012fc6:	f7fe fc73 	bl	80118b0 <__retarget_lock_release_recursive>
 8012fca:	e7dd      	b.n	8012f88 <_fflush_r+0xc>

08012fcc <_sbrk_r>:
 8012fcc:	b538      	push	{r3, r4, r5, lr}
 8012fce:	4d06      	ldr	r5, [pc, #24]	@ (8012fe8 <_sbrk_r+0x1c>)
 8012fd0:	2300      	movs	r3, #0
 8012fd2:	4604      	mov	r4, r0
 8012fd4:	4608      	mov	r0, r1
 8012fd6:	602b      	str	r3, [r5, #0]
 8012fd8:	f7f2 fa92 	bl	8005500 <_sbrk>
 8012fdc:	1c43      	adds	r3, r0, #1
 8012fde:	d102      	bne.n	8012fe6 <_sbrk_r+0x1a>
 8012fe0:	682b      	ldr	r3, [r5, #0]
 8012fe2:	b103      	cbz	r3, 8012fe6 <_sbrk_r+0x1a>
 8012fe4:	6023      	str	r3, [r4, #0]
 8012fe6:	bd38      	pop	{r3, r4, r5, pc}
 8012fe8:	20002de8 	.word	0x20002de8

08012fec <__assert_func>:
 8012fec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012fee:	4614      	mov	r4, r2
 8012ff0:	461a      	mov	r2, r3
 8012ff2:	4b09      	ldr	r3, [pc, #36]	@ (8013018 <__assert_func+0x2c>)
 8012ff4:	681b      	ldr	r3, [r3, #0]
 8012ff6:	4605      	mov	r5, r0
 8012ff8:	68d8      	ldr	r0, [r3, #12]
 8012ffa:	b14c      	cbz	r4, 8013010 <__assert_func+0x24>
 8012ffc:	4b07      	ldr	r3, [pc, #28]	@ (801301c <__assert_func+0x30>)
 8012ffe:	9100      	str	r1, [sp, #0]
 8013000:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013004:	4906      	ldr	r1, [pc, #24]	@ (8013020 <__assert_func+0x34>)
 8013006:	462b      	mov	r3, r5
 8013008:	f000 f842 	bl	8013090 <fiprintf>
 801300c:	f000 f852 	bl	80130b4 <abort>
 8013010:	4b04      	ldr	r3, [pc, #16]	@ (8013024 <__assert_func+0x38>)
 8013012:	461c      	mov	r4, r3
 8013014:	e7f3      	b.n	8012ffe <__assert_func+0x12>
 8013016:	bf00      	nop
 8013018:	20000110 	.word	0x20000110
 801301c:	08013d4c 	.word	0x08013d4c
 8013020:	08013d59 	.word	0x08013d59
 8013024:	08013d87 	.word	0x08013d87

08013028 <_calloc_r>:
 8013028:	b570      	push	{r4, r5, r6, lr}
 801302a:	fba1 5402 	umull	r5, r4, r1, r2
 801302e:	b934      	cbnz	r4, 801303e <_calloc_r+0x16>
 8013030:	4629      	mov	r1, r5
 8013032:	f7ff fb19 	bl	8012668 <_malloc_r>
 8013036:	4606      	mov	r6, r0
 8013038:	b928      	cbnz	r0, 8013046 <_calloc_r+0x1e>
 801303a:	4630      	mov	r0, r6
 801303c:	bd70      	pop	{r4, r5, r6, pc}
 801303e:	220c      	movs	r2, #12
 8013040:	6002      	str	r2, [r0, #0]
 8013042:	2600      	movs	r6, #0
 8013044:	e7f9      	b.n	801303a <_calloc_r+0x12>
 8013046:	462a      	mov	r2, r5
 8013048:	4621      	mov	r1, r4
 801304a:	f7fe fbb2 	bl	80117b2 <memset>
 801304e:	e7f4      	b.n	801303a <_calloc_r+0x12>

08013050 <__ascii_mbtowc>:
 8013050:	b082      	sub	sp, #8
 8013052:	b901      	cbnz	r1, 8013056 <__ascii_mbtowc+0x6>
 8013054:	a901      	add	r1, sp, #4
 8013056:	b142      	cbz	r2, 801306a <__ascii_mbtowc+0x1a>
 8013058:	b14b      	cbz	r3, 801306e <__ascii_mbtowc+0x1e>
 801305a:	7813      	ldrb	r3, [r2, #0]
 801305c:	600b      	str	r3, [r1, #0]
 801305e:	7812      	ldrb	r2, [r2, #0]
 8013060:	1e10      	subs	r0, r2, #0
 8013062:	bf18      	it	ne
 8013064:	2001      	movne	r0, #1
 8013066:	b002      	add	sp, #8
 8013068:	4770      	bx	lr
 801306a:	4610      	mov	r0, r2
 801306c:	e7fb      	b.n	8013066 <__ascii_mbtowc+0x16>
 801306e:	f06f 0001 	mvn.w	r0, #1
 8013072:	e7f8      	b.n	8013066 <__ascii_mbtowc+0x16>

08013074 <__ascii_wctomb>:
 8013074:	4603      	mov	r3, r0
 8013076:	4608      	mov	r0, r1
 8013078:	b141      	cbz	r1, 801308c <__ascii_wctomb+0x18>
 801307a:	2aff      	cmp	r2, #255	@ 0xff
 801307c:	d904      	bls.n	8013088 <__ascii_wctomb+0x14>
 801307e:	228a      	movs	r2, #138	@ 0x8a
 8013080:	601a      	str	r2, [r3, #0]
 8013082:	f04f 30ff 	mov.w	r0, #4294967295
 8013086:	4770      	bx	lr
 8013088:	700a      	strb	r2, [r1, #0]
 801308a:	2001      	movs	r0, #1
 801308c:	4770      	bx	lr
	...

08013090 <fiprintf>:
 8013090:	b40e      	push	{r1, r2, r3}
 8013092:	b503      	push	{r0, r1, lr}
 8013094:	4601      	mov	r1, r0
 8013096:	ab03      	add	r3, sp, #12
 8013098:	4805      	ldr	r0, [pc, #20]	@ (80130b0 <fiprintf+0x20>)
 801309a:	f853 2b04 	ldr.w	r2, [r3], #4
 801309e:	6800      	ldr	r0, [r0, #0]
 80130a0:	9301      	str	r3, [sp, #4]
 80130a2:	f000 f837 	bl	8013114 <_vfiprintf_r>
 80130a6:	b002      	add	sp, #8
 80130a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80130ac:	b003      	add	sp, #12
 80130ae:	4770      	bx	lr
 80130b0:	20000110 	.word	0x20000110

080130b4 <abort>:
 80130b4:	b508      	push	{r3, lr}
 80130b6:	2006      	movs	r0, #6
 80130b8:	f000 fa00 	bl	80134bc <raise>
 80130bc:	2001      	movs	r0, #1
 80130be:	f7f2 f9a7 	bl	8005410 <_exit>

080130c2 <__sfputc_r>:
 80130c2:	6893      	ldr	r3, [r2, #8]
 80130c4:	3b01      	subs	r3, #1
 80130c6:	2b00      	cmp	r3, #0
 80130c8:	b410      	push	{r4}
 80130ca:	6093      	str	r3, [r2, #8]
 80130cc:	da08      	bge.n	80130e0 <__sfputc_r+0x1e>
 80130ce:	6994      	ldr	r4, [r2, #24]
 80130d0:	42a3      	cmp	r3, r4
 80130d2:	db01      	blt.n	80130d8 <__sfputc_r+0x16>
 80130d4:	290a      	cmp	r1, #10
 80130d6:	d103      	bne.n	80130e0 <__sfputc_r+0x1e>
 80130d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80130dc:	f000 b932 	b.w	8013344 <__swbuf_r>
 80130e0:	6813      	ldr	r3, [r2, #0]
 80130e2:	1c58      	adds	r0, r3, #1
 80130e4:	6010      	str	r0, [r2, #0]
 80130e6:	7019      	strb	r1, [r3, #0]
 80130e8:	4608      	mov	r0, r1
 80130ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80130ee:	4770      	bx	lr

080130f0 <__sfputs_r>:
 80130f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80130f2:	4606      	mov	r6, r0
 80130f4:	460f      	mov	r7, r1
 80130f6:	4614      	mov	r4, r2
 80130f8:	18d5      	adds	r5, r2, r3
 80130fa:	42ac      	cmp	r4, r5
 80130fc:	d101      	bne.n	8013102 <__sfputs_r+0x12>
 80130fe:	2000      	movs	r0, #0
 8013100:	e007      	b.n	8013112 <__sfputs_r+0x22>
 8013102:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013106:	463a      	mov	r2, r7
 8013108:	4630      	mov	r0, r6
 801310a:	f7ff ffda 	bl	80130c2 <__sfputc_r>
 801310e:	1c43      	adds	r3, r0, #1
 8013110:	d1f3      	bne.n	80130fa <__sfputs_r+0xa>
 8013112:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013114 <_vfiprintf_r>:
 8013114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013118:	460d      	mov	r5, r1
 801311a:	b09d      	sub	sp, #116	@ 0x74
 801311c:	4614      	mov	r4, r2
 801311e:	4698      	mov	r8, r3
 8013120:	4606      	mov	r6, r0
 8013122:	b118      	cbz	r0, 801312c <_vfiprintf_r+0x18>
 8013124:	6a03      	ldr	r3, [r0, #32]
 8013126:	b90b      	cbnz	r3, 801312c <_vfiprintf_r+0x18>
 8013128:	f7fe faca 	bl	80116c0 <__sinit>
 801312c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801312e:	07d9      	lsls	r1, r3, #31
 8013130:	d405      	bmi.n	801313e <_vfiprintf_r+0x2a>
 8013132:	89ab      	ldrh	r3, [r5, #12]
 8013134:	059a      	lsls	r2, r3, #22
 8013136:	d402      	bmi.n	801313e <_vfiprintf_r+0x2a>
 8013138:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801313a:	f7fe fbb8 	bl	80118ae <__retarget_lock_acquire_recursive>
 801313e:	89ab      	ldrh	r3, [r5, #12]
 8013140:	071b      	lsls	r3, r3, #28
 8013142:	d501      	bpl.n	8013148 <_vfiprintf_r+0x34>
 8013144:	692b      	ldr	r3, [r5, #16]
 8013146:	b99b      	cbnz	r3, 8013170 <_vfiprintf_r+0x5c>
 8013148:	4629      	mov	r1, r5
 801314a:	4630      	mov	r0, r6
 801314c:	f000 f938 	bl	80133c0 <__swsetup_r>
 8013150:	b170      	cbz	r0, 8013170 <_vfiprintf_r+0x5c>
 8013152:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013154:	07dc      	lsls	r4, r3, #31
 8013156:	d504      	bpl.n	8013162 <_vfiprintf_r+0x4e>
 8013158:	f04f 30ff 	mov.w	r0, #4294967295
 801315c:	b01d      	add	sp, #116	@ 0x74
 801315e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013162:	89ab      	ldrh	r3, [r5, #12]
 8013164:	0598      	lsls	r0, r3, #22
 8013166:	d4f7      	bmi.n	8013158 <_vfiprintf_r+0x44>
 8013168:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801316a:	f7fe fba1 	bl	80118b0 <__retarget_lock_release_recursive>
 801316e:	e7f3      	b.n	8013158 <_vfiprintf_r+0x44>
 8013170:	2300      	movs	r3, #0
 8013172:	9309      	str	r3, [sp, #36]	@ 0x24
 8013174:	2320      	movs	r3, #32
 8013176:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801317a:	f8cd 800c 	str.w	r8, [sp, #12]
 801317e:	2330      	movs	r3, #48	@ 0x30
 8013180:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013330 <_vfiprintf_r+0x21c>
 8013184:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013188:	f04f 0901 	mov.w	r9, #1
 801318c:	4623      	mov	r3, r4
 801318e:	469a      	mov	sl, r3
 8013190:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013194:	b10a      	cbz	r2, 801319a <_vfiprintf_r+0x86>
 8013196:	2a25      	cmp	r2, #37	@ 0x25
 8013198:	d1f9      	bne.n	801318e <_vfiprintf_r+0x7a>
 801319a:	ebba 0b04 	subs.w	fp, sl, r4
 801319e:	d00b      	beq.n	80131b8 <_vfiprintf_r+0xa4>
 80131a0:	465b      	mov	r3, fp
 80131a2:	4622      	mov	r2, r4
 80131a4:	4629      	mov	r1, r5
 80131a6:	4630      	mov	r0, r6
 80131a8:	f7ff ffa2 	bl	80130f0 <__sfputs_r>
 80131ac:	3001      	adds	r0, #1
 80131ae:	f000 80a7 	beq.w	8013300 <_vfiprintf_r+0x1ec>
 80131b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80131b4:	445a      	add	r2, fp
 80131b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80131b8:	f89a 3000 	ldrb.w	r3, [sl]
 80131bc:	2b00      	cmp	r3, #0
 80131be:	f000 809f 	beq.w	8013300 <_vfiprintf_r+0x1ec>
 80131c2:	2300      	movs	r3, #0
 80131c4:	f04f 32ff 	mov.w	r2, #4294967295
 80131c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80131cc:	f10a 0a01 	add.w	sl, sl, #1
 80131d0:	9304      	str	r3, [sp, #16]
 80131d2:	9307      	str	r3, [sp, #28]
 80131d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80131d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80131da:	4654      	mov	r4, sl
 80131dc:	2205      	movs	r2, #5
 80131de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80131e2:	4853      	ldr	r0, [pc, #332]	@ (8013330 <_vfiprintf_r+0x21c>)
 80131e4:	f7ed f804 	bl	80001f0 <memchr>
 80131e8:	9a04      	ldr	r2, [sp, #16]
 80131ea:	b9d8      	cbnz	r0, 8013224 <_vfiprintf_r+0x110>
 80131ec:	06d1      	lsls	r1, r2, #27
 80131ee:	bf44      	itt	mi
 80131f0:	2320      	movmi	r3, #32
 80131f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80131f6:	0713      	lsls	r3, r2, #28
 80131f8:	bf44      	itt	mi
 80131fa:	232b      	movmi	r3, #43	@ 0x2b
 80131fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013200:	f89a 3000 	ldrb.w	r3, [sl]
 8013204:	2b2a      	cmp	r3, #42	@ 0x2a
 8013206:	d015      	beq.n	8013234 <_vfiprintf_r+0x120>
 8013208:	9a07      	ldr	r2, [sp, #28]
 801320a:	4654      	mov	r4, sl
 801320c:	2000      	movs	r0, #0
 801320e:	f04f 0c0a 	mov.w	ip, #10
 8013212:	4621      	mov	r1, r4
 8013214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013218:	3b30      	subs	r3, #48	@ 0x30
 801321a:	2b09      	cmp	r3, #9
 801321c:	d94b      	bls.n	80132b6 <_vfiprintf_r+0x1a2>
 801321e:	b1b0      	cbz	r0, 801324e <_vfiprintf_r+0x13a>
 8013220:	9207      	str	r2, [sp, #28]
 8013222:	e014      	b.n	801324e <_vfiprintf_r+0x13a>
 8013224:	eba0 0308 	sub.w	r3, r0, r8
 8013228:	fa09 f303 	lsl.w	r3, r9, r3
 801322c:	4313      	orrs	r3, r2
 801322e:	9304      	str	r3, [sp, #16]
 8013230:	46a2      	mov	sl, r4
 8013232:	e7d2      	b.n	80131da <_vfiprintf_r+0xc6>
 8013234:	9b03      	ldr	r3, [sp, #12]
 8013236:	1d19      	adds	r1, r3, #4
 8013238:	681b      	ldr	r3, [r3, #0]
 801323a:	9103      	str	r1, [sp, #12]
 801323c:	2b00      	cmp	r3, #0
 801323e:	bfbb      	ittet	lt
 8013240:	425b      	neglt	r3, r3
 8013242:	f042 0202 	orrlt.w	r2, r2, #2
 8013246:	9307      	strge	r3, [sp, #28]
 8013248:	9307      	strlt	r3, [sp, #28]
 801324a:	bfb8      	it	lt
 801324c:	9204      	strlt	r2, [sp, #16]
 801324e:	7823      	ldrb	r3, [r4, #0]
 8013250:	2b2e      	cmp	r3, #46	@ 0x2e
 8013252:	d10a      	bne.n	801326a <_vfiprintf_r+0x156>
 8013254:	7863      	ldrb	r3, [r4, #1]
 8013256:	2b2a      	cmp	r3, #42	@ 0x2a
 8013258:	d132      	bne.n	80132c0 <_vfiprintf_r+0x1ac>
 801325a:	9b03      	ldr	r3, [sp, #12]
 801325c:	1d1a      	adds	r2, r3, #4
 801325e:	681b      	ldr	r3, [r3, #0]
 8013260:	9203      	str	r2, [sp, #12]
 8013262:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013266:	3402      	adds	r4, #2
 8013268:	9305      	str	r3, [sp, #20]
 801326a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013340 <_vfiprintf_r+0x22c>
 801326e:	7821      	ldrb	r1, [r4, #0]
 8013270:	2203      	movs	r2, #3
 8013272:	4650      	mov	r0, sl
 8013274:	f7ec ffbc 	bl	80001f0 <memchr>
 8013278:	b138      	cbz	r0, 801328a <_vfiprintf_r+0x176>
 801327a:	9b04      	ldr	r3, [sp, #16]
 801327c:	eba0 000a 	sub.w	r0, r0, sl
 8013280:	2240      	movs	r2, #64	@ 0x40
 8013282:	4082      	lsls	r2, r0
 8013284:	4313      	orrs	r3, r2
 8013286:	3401      	adds	r4, #1
 8013288:	9304      	str	r3, [sp, #16]
 801328a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801328e:	4829      	ldr	r0, [pc, #164]	@ (8013334 <_vfiprintf_r+0x220>)
 8013290:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013294:	2206      	movs	r2, #6
 8013296:	f7ec ffab 	bl	80001f0 <memchr>
 801329a:	2800      	cmp	r0, #0
 801329c:	d03f      	beq.n	801331e <_vfiprintf_r+0x20a>
 801329e:	4b26      	ldr	r3, [pc, #152]	@ (8013338 <_vfiprintf_r+0x224>)
 80132a0:	bb1b      	cbnz	r3, 80132ea <_vfiprintf_r+0x1d6>
 80132a2:	9b03      	ldr	r3, [sp, #12]
 80132a4:	3307      	adds	r3, #7
 80132a6:	f023 0307 	bic.w	r3, r3, #7
 80132aa:	3308      	adds	r3, #8
 80132ac:	9303      	str	r3, [sp, #12]
 80132ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80132b0:	443b      	add	r3, r7
 80132b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80132b4:	e76a      	b.n	801318c <_vfiprintf_r+0x78>
 80132b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80132ba:	460c      	mov	r4, r1
 80132bc:	2001      	movs	r0, #1
 80132be:	e7a8      	b.n	8013212 <_vfiprintf_r+0xfe>
 80132c0:	2300      	movs	r3, #0
 80132c2:	3401      	adds	r4, #1
 80132c4:	9305      	str	r3, [sp, #20]
 80132c6:	4619      	mov	r1, r3
 80132c8:	f04f 0c0a 	mov.w	ip, #10
 80132cc:	4620      	mov	r0, r4
 80132ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80132d2:	3a30      	subs	r2, #48	@ 0x30
 80132d4:	2a09      	cmp	r2, #9
 80132d6:	d903      	bls.n	80132e0 <_vfiprintf_r+0x1cc>
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d0c6      	beq.n	801326a <_vfiprintf_r+0x156>
 80132dc:	9105      	str	r1, [sp, #20]
 80132de:	e7c4      	b.n	801326a <_vfiprintf_r+0x156>
 80132e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80132e4:	4604      	mov	r4, r0
 80132e6:	2301      	movs	r3, #1
 80132e8:	e7f0      	b.n	80132cc <_vfiprintf_r+0x1b8>
 80132ea:	ab03      	add	r3, sp, #12
 80132ec:	9300      	str	r3, [sp, #0]
 80132ee:	462a      	mov	r2, r5
 80132f0:	4b12      	ldr	r3, [pc, #72]	@ (801333c <_vfiprintf_r+0x228>)
 80132f2:	a904      	add	r1, sp, #16
 80132f4:	4630      	mov	r0, r6
 80132f6:	f7fd fda1 	bl	8010e3c <_printf_float>
 80132fa:	4607      	mov	r7, r0
 80132fc:	1c78      	adds	r0, r7, #1
 80132fe:	d1d6      	bne.n	80132ae <_vfiprintf_r+0x19a>
 8013300:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013302:	07d9      	lsls	r1, r3, #31
 8013304:	d405      	bmi.n	8013312 <_vfiprintf_r+0x1fe>
 8013306:	89ab      	ldrh	r3, [r5, #12]
 8013308:	059a      	lsls	r2, r3, #22
 801330a:	d402      	bmi.n	8013312 <_vfiprintf_r+0x1fe>
 801330c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801330e:	f7fe facf 	bl	80118b0 <__retarget_lock_release_recursive>
 8013312:	89ab      	ldrh	r3, [r5, #12]
 8013314:	065b      	lsls	r3, r3, #25
 8013316:	f53f af1f 	bmi.w	8013158 <_vfiprintf_r+0x44>
 801331a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801331c:	e71e      	b.n	801315c <_vfiprintf_r+0x48>
 801331e:	ab03      	add	r3, sp, #12
 8013320:	9300      	str	r3, [sp, #0]
 8013322:	462a      	mov	r2, r5
 8013324:	4b05      	ldr	r3, [pc, #20]	@ (801333c <_vfiprintf_r+0x228>)
 8013326:	a904      	add	r1, sp, #16
 8013328:	4630      	mov	r0, r6
 801332a:	f7fe f81f 	bl	801136c <_printf_i>
 801332e:	e7e4      	b.n	80132fa <_vfiprintf_r+0x1e6>
 8013330:	08013d88 	.word	0x08013d88
 8013334:	08013d92 	.word	0x08013d92
 8013338:	08010e3d 	.word	0x08010e3d
 801333c:	080130f1 	.word	0x080130f1
 8013340:	08013d8e 	.word	0x08013d8e

08013344 <__swbuf_r>:
 8013344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013346:	460e      	mov	r6, r1
 8013348:	4614      	mov	r4, r2
 801334a:	4605      	mov	r5, r0
 801334c:	b118      	cbz	r0, 8013356 <__swbuf_r+0x12>
 801334e:	6a03      	ldr	r3, [r0, #32]
 8013350:	b90b      	cbnz	r3, 8013356 <__swbuf_r+0x12>
 8013352:	f7fe f9b5 	bl	80116c0 <__sinit>
 8013356:	69a3      	ldr	r3, [r4, #24]
 8013358:	60a3      	str	r3, [r4, #8]
 801335a:	89a3      	ldrh	r3, [r4, #12]
 801335c:	071a      	lsls	r2, r3, #28
 801335e:	d501      	bpl.n	8013364 <__swbuf_r+0x20>
 8013360:	6923      	ldr	r3, [r4, #16]
 8013362:	b943      	cbnz	r3, 8013376 <__swbuf_r+0x32>
 8013364:	4621      	mov	r1, r4
 8013366:	4628      	mov	r0, r5
 8013368:	f000 f82a 	bl	80133c0 <__swsetup_r>
 801336c:	b118      	cbz	r0, 8013376 <__swbuf_r+0x32>
 801336e:	f04f 37ff 	mov.w	r7, #4294967295
 8013372:	4638      	mov	r0, r7
 8013374:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013376:	6823      	ldr	r3, [r4, #0]
 8013378:	6922      	ldr	r2, [r4, #16]
 801337a:	1a98      	subs	r0, r3, r2
 801337c:	6963      	ldr	r3, [r4, #20]
 801337e:	b2f6      	uxtb	r6, r6
 8013380:	4283      	cmp	r3, r0
 8013382:	4637      	mov	r7, r6
 8013384:	dc05      	bgt.n	8013392 <__swbuf_r+0x4e>
 8013386:	4621      	mov	r1, r4
 8013388:	4628      	mov	r0, r5
 801338a:	f7ff fdf7 	bl	8012f7c <_fflush_r>
 801338e:	2800      	cmp	r0, #0
 8013390:	d1ed      	bne.n	801336e <__swbuf_r+0x2a>
 8013392:	68a3      	ldr	r3, [r4, #8]
 8013394:	3b01      	subs	r3, #1
 8013396:	60a3      	str	r3, [r4, #8]
 8013398:	6823      	ldr	r3, [r4, #0]
 801339a:	1c5a      	adds	r2, r3, #1
 801339c:	6022      	str	r2, [r4, #0]
 801339e:	701e      	strb	r6, [r3, #0]
 80133a0:	6962      	ldr	r2, [r4, #20]
 80133a2:	1c43      	adds	r3, r0, #1
 80133a4:	429a      	cmp	r2, r3
 80133a6:	d004      	beq.n	80133b2 <__swbuf_r+0x6e>
 80133a8:	89a3      	ldrh	r3, [r4, #12]
 80133aa:	07db      	lsls	r3, r3, #31
 80133ac:	d5e1      	bpl.n	8013372 <__swbuf_r+0x2e>
 80133ae:	2e0a      	cmp	r6, #10
 80133b0:	d1df      	bne.n	8013372 <__swbuf_r+0x2e>
 80133b2:	4621      	mov	r1, r4
 80133b4:	4628      	mov	r0, r5
 80133b6:	f7ff fde1 	bl	8012f7c <_fflush_r>
 80133ba:	2800      	cmp	r0, #0
 80133bc:	d0d9      	beq.n	8013372 <__swbuf_r+0x2e>
 80133be:	e7d6      	b.n	801336e <__swbuf_r+0x2a>

080133c0 <__swsetup_r>:
 80133c0:	b538      	push	{r3, r4, r5, lr}
 80133c2:	4b29      	ldr	r3, [pc, #164]	@ (8013468 <__swsetup_r+0xa8>)
 80133c4:	4605      	mov	r5, r0
 80133c6:	6818      	ldr	r0, [r3, #0]
 80133c8:	460c      	mov	r4, r1
 80133ca:	b118      	cbz	r0, 80133d4 <__swsetup_r+0x14>
 80133cc:	6a03      	ldr	r3, [r0, #32]
 80133ce:	b90b      	cbnz	r3, 80133d4 <__swsetup_r+0x14>
 80133d0:	f7fe f976 	bl	80116c0 <__sinit>
 80133d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80133d8:	0719      	lsls	r1, r3, #28
 80133da:	d422      	bmi.n	8013422 <__swsetup_r+0x62>
 80133dc:	06da      	lsls	r2, r3, #27
 80133de:	d407      	bmi.n	80133f0 <__swsetup_r+0x30>
 80133e0:	2209      	movs	r2, #9
 80133e2:	602a      	str	r2, [r5, #0]
 80133e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80133e8:	81a3      	strh	r3, [r4, #12]
 80133ea:	f04f 30ff 	mov.w	r0, #4294967295
 80133ee:	e033      	b.n	8013458 <__swsetup_r+0x98>
 80133f0:	0758      	lsls	r0, r3, #29
 80133f2:	d512      	bpl.n	801341a <__swsetup_r+0x5a>
 80133f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80133f6:	b141      	cbz	r1, 801340a <__swsetup_r+0x4a>
 80133f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80133fc:	4299      	cmp	r1, r3
 80133fe:	d002      	beq.n	8013406 <__swsetup_r+0x46>
 8013400:	4628      	mov	r0, r5
 8013402:	f7ff f8bd 	bl	8012580 <_free_r>
 8013406:	2300      	movs	r3, #0
 8013408:	6363      	str	r3, [r4, #52]	@ 0x34
 801340a:	89a3      	ldrh	r3, [r4, #12]
 801340c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013410:	81a3      	strh	r3, [r4, #12]
 8013412:	2300      	movs	r3, #0
 8013414:	6063      	str	r3, [r4, #4]
 8013416:	6923      	ldr	r3, [r4, #16]
 8013418:	6023      	str	r3, [r4, #0]
 801341a:	89a3      	ldrh	r3, [r4, #12]
 801341c:	f043 0308 	orr.w	r3, r3, #8
 8013420:	81a3      	strh	r3, [r4, #12]
 8013422:	6923      	ldr	r3, [r4, #16]
 8013424:	b94b      	cbnz	r3, 801343a <__swsetup_r+0x7a>
 8013426:	89a3      	ldrh	r3, [r4, #12]
 8013428:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801342c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013430:	d003      	beq.n	801343a <__swsetup_r+0x7a>
 8013432:	4621      	mov	r1, r4
 8013434:	4628      	mov	r0, r5
 8013436:	f000 f883 	bl	8013540 <__smakebuf_r>
 801343a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801343e:	f013 0201 	ands.w	r2, r3, #1
 8013442:	d00a      	beq.n	801345a <__swsetup_r+0x9a>
 8013444:	2200      	movs	r2, #0
 8013446:	60a2      	str	r2, [r4, #8]
 8013448:	6962      	ldr	r2, [r4, #20]
 801344a:	4252      	negs	r2, r2
 801344c:	61a2      	str	r2, [r4, #24]
 801344e:	6922      	ldr	r2, [r4, #16]
 8013450:	b942      	cbnz	r2, 8013464 <__swsetup_r+0xa4>
 8013452:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013456:	d1c5      	bne.n	80133e4 <__swsetup_r+0x24>
 8013458:	bd38      	pop	{r3, r4, r5, pc}
 801345a:	0799      	lsls	r1, r3, #30
 801345c:	bf58      	it	pl
 801345e:	6962      	ldrpl	r2, [r4, #20]
 8013460:	60a2      	str	r2, [r4, #8]
 8013462:	e7f4      	b.n	801344e <__swsetup_r+0x8e>
 8013464:	2000      	movs	r0, #0
 8013466:	e7f7      	b.n	8013458 <__swsetup_r+0x98>
 8013468:	20000110 	.word	0x20000110

0801346c <_raise_r>:
 801346c:	291f      	cmp	r1, #31
 801346e:	b538      	push	{r3, r4, r5, lr}
 8013470:	4605      	mov	r5, r0
 8013472:	460c      	mov	r4, r1
 8013474:	d904      	bls.n	8013480 <_raise_r+0x14>
 8013476:	2316      	movs	r3, #22
 8013478:	6003      	str	r3, [r0, #0]
 801347a:	f04f 30ff 	mov.w	r0, #4294967295
 801347e:	bd38      	pop	{r3, r4, r5, pc}
 8013480:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013482:	b112      	cbz	r2, 801348a <_raise_r+0x1e>
 8013484:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013488:	b94b      	cbnz	r3, 801349e <_raise_r+0x32>
 801348a:	4628      	mov	r0, r5
 801348c:	f000 f830 	bl	80134f0 <_getpid_r>
 8013490:	4622      	mov	r2, r4
 8013492:	4601      	mov	r1, r0
 8013494:	4628      	mov	r0, r5
 8013496:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801349a:	f000 b817 	b.w	80134cc <_kill_r>
 801349e:	2b01      	cmp	r3, #1
 80134a0:	d00a      	beq.n	80134b8 <_raise_r+0x4c>
 80134a2:	1c59      	adds	r1, r3, #1
 80134a4:	d103      	bne.n	80134ae <_raise_r+0x42>
 80134a6:	2316      	movs	r3, #22
 80134a8:	6003      	str	r3, [r0, #0]
 80134aa:	2001      	movs	r0, #1
 80134ac:	e7e7      	b.n	801347e <_raise_r+0x12>
 80134ae:	2100      	movs	r1, #0
 80134b0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80134b4:	4620      	mov	r0, r4
 80134b6:	4798      	blx	r3
 80134b8:	2000      	movs	r0, #0
 80134ba:	e7e0      	b.n	801347e <_raise_r+0x12>

080134bc <raise>:
 80134bc:	4b02      	ldr	r3, [pc, #8]	@ (80134c8 <raise+0xc>)
 80134be:	4601      	mov	r1, r0
 80134c0:	6818      	ldr	r0, [r3, #0]
 80134c2:	f7ff bfd3 	b.w	801346c <_raise_r>
 80134c6:	bf00      	nop
 80134c8:	20000110 	.word	0x20000110

080134cc <_kill_r>:
 80134cc:	b538      	push	{r3, r4, r5, lr}
 80134ce:	4d07      	ldr	r5, [pc, #28]	@ (80134ec <_kill_r+0x20>)
 80134d0:	2300      	movs	r3, #0
 80134d2:	4604      	mov	r4, r0
 80134d4:	4608      	mov	r0, r1
 80134d6:	4611      	mov	r1, r2
 80134d8:	602b      	str	r3, [r5, #0]
 80134da:	f7f1 ff89 	bl	80053f0 <_kill>
 80134de:	1c43      	adds	r3, r0, #1
 80134e0:	d102      	bne.n	80134e8 <_kill_r+0x1c>
 80134e2:	682b      	ldr	r3, [r5, #0]
 80134e4:	b103      	cbz	r3, 80134e8 <_kill_r+0x1c>
 80134e6:	6023      	str	r3, [r4, #0]
 80134e8:	bd38      	pop	{r3, r4, r5, pc}
 80134ea:	bf00      	nop
 80134ec:	20002de8 	.word	0x20002de8

080134f0 <_getpid_r>:
 80134f0:	f7f1 bf76 	b.w	80053e0 <_getpid>

080134f4 <__swhatbuf_r>:
 80134f4:	b570      	push	{r4, r5, r6, lr}
 80134f6:	460c      	mov	r4, r1
 80134f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80134fc:	2900      	cmp	r1, #0
 80134fe:	b096      	sub	sp, #88	@ 0x58
 8013500:	4615      	mov	r5, r2
 8013502:	461e      	mov	r6, r3
 8013504:	da0d      	bge.n	8013522 <__swhatbuf_r+0x2e>
 8013506:	89a3      	ldrh	r3, [r4, #12]
 8013508:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801350c:	f04f 0100 	mov.w	r1, #0
 8013510:	bf14      	ite	ne
 8013512:	2340      	movne	r3, #64	@ 0x40
 8013514:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013518:	2000      	movs	r0, #0
 801351a:	6031      	str	r1, [r6, #0]
 801351c:	602b      	str	r3, [r5, #0]
 801351e:	b016      	add	sp, #88	@ 0x58
 8013520:	bd70      	pop	{r4, r5, r6, pc}
 8013522:	466a      	mov	r2, sp
 8013524:	f000 f848 	bl	80135b8 <_fstat_r>
 8013528:	2800      	cmp	r0, #0
 801352a:	dbec      	blt.n	8013506 <__swhatbuf_r+0x12>
 801352c:	9901      	ldr	r1, [sp, #4]
 801352e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013532:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013536:	4259      	negs	r1, r3
 8013538:	4159      	adcs	r1, r3
 801353a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801353e:	e7eb      	b.n	8013518 <__swhatbuf_r+0x24>

08013540 <__smakebuf_r>:
 8013540:	898b      	ldrh	r3, [r1, #12]
 8013542:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013544:	079d      	lsls	r5, r3, #30
 8013546:	4606      	mov	r6, r0
 8013548:	460c      	mov	r4, r1
 801354a:	d507      	bpl.n	801355c <__smakebuf_r+0x1c>
 801354c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013550:	6023      	str	r3, [r4, #0]
 8013552:	6123      	str	r3, [r4, #16]
 8013554:	2301      	movs	r3, #1
 8013556:	6163      	str	r3, [r4, #20]
 8013558:	b003      	add	sp, #12
 801355a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801355c:	ab01      	add	r3, sp, #4
 801355e:	466a      	mov	r2, sp
 8013560:	f7ff ffc8 	bl	80134f4 <__swhatbuf_r>
 8013564:	9f00      	ldr	r7, [sp, #0]
 8013566:	4605      	mov	r5, r0
 8013568:	4639      	mov	r1, r7
 801356a:	4630      	mov	r0, r6
 801356c:	f7ff f87c 	bl	8012668 <_malloc_r>
 8013570:	b948      	cbnz	r0, 8013586 <__smakebuf_r+0x46>
 8013572:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013576:	059a      	lsls	r2, r3, #22
 8013578:	d4ee      	bmi.n	8013558 <__smakebuf_r+0x18>
 801357a:	f023 0303 	bic.w	r3, r3, #3
 801357e:	f043 0302 	orr.w	r3, r3, #2
 8013582:	81a3      	strh	r3, [r4, #12]
 8013584:	e7e2      	b.n	801354c <__smakebuf_r+0xc>
 8013586:	89a3      	ldrh	r3, [r4, #12]
 8013588:	6020      	str	r0, [r4, #0]
 801358a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801358e:	81a3      	strh	r3, [r4, #12]
 8013590:	9b01      	ldr	r3, [sp, #4]
 8013592:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013596:	b15b      	cbz	r3, 80135b0 <__smakebuf_r+0x70>
 8013598:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801359c:	4630      	mov	r0, r6
 801359e:	f000 f81d 	bl	80135dc <_isatty_r>
 80135a2:	b128      	cbz	r0, 80135b0 <__smakebuf_r+0x70>
 80135a4:	89a3      	ldrh	r3, [r4, #12]
 80135a6:	f023 0303 	bic.w	r3, r3, #3
 80135aa:	f043 0301 	orr.w	r3, r3, #1
 80135ae:	81a3      	strh	r3, [r4, #12]
 80135b0:	89a3      	ldrh	r3, [r4, #12]
 80135b2:	431d      	orrs	r5, r3
 80135b4:	81a5      	strh	r5, [r4, #12]
 80135b6:	e7cf      	b.n	8013558 <__smakebuf_r+0x18>

080135b8 <_fstat_r>:
 80135b8:	b538      	push	{r3, r4, r5, lr}
 80135ba:	4d07      	ldr	r5, [pc, #28]	@ (80135d8 <_fstat_r+0x20>)
 80135bc:	2300      	movs	r3, #0
 80135be:	4604      	mov	r4, r0
 80135c0:	4608      	mov	r0, r1
 80135c2:	4611      	mov	r1, r2
 80135c4:	602b      	str	r3, [r5, #0]
 80135c6:	f7f1 ff73 	bl	80054b0 <_fstat>
 80135ca:	1c43      	adds	r3, r0, #1
 80135cc:	d102      	bne.n	80135d4 <_fstat_r+0x1c>
 80135ce:	682b      	ldr	r3, [r5, #0]
 80135d0:	b103      	cbz	r3, 80135d4 <_fstat_r+0x1c>
 80135d2:	6023      	str	r3, [r4, #0]
 80135d4:	bd38      	pop	{r3, r4, r5, pc}
 80135d6:	bf00      	nop
 80135d8:	20002de8 	.word	0x20002de8

080135dc <_isatty_r>:
 80135dc:	b538      	push	{r3, r4, r5, lr}
 80135de:	4d06      	ldr	r5, [pc, #24]	@ (80135f8 <_isatty_r+0x1c>)
 80135e0:	2300      	movs	r3, #0
 80135e2:	4604      	mov	r4, r0
 80135e4:	4608      	mov	r0, r1
 80135e6:	602b      	str	r3, [r5, #0]
 80135e8:	f7f1 ff72 	bl	80054d0 <_isatty>
 80135ec:	1c43      	adds	r3, r0, #1
 80135ee:	d102      	bne.n	80135f6 <_isatty_r+0x1a>
 80135f0:	682b      	ldr	r3, [r5, #0]
 80135f2:	b103      	cbz	r3, 80135f6 <_isatty_r+0x1a>
 80135f4:	6023      	str	r3, [r4, #0]
 80135f6:	bd38      	pop	{r3, r4, r5, pc}
 80135f8:	20002de8 	.word	0x20002de8

080135fc <asinf>:
 80135fc:	b508      	push	{r3, lr}
 80135fe:	ed2d 8b02 	vpush	{d8}
 8013602:	eeb0 8a40 	vmov.f32	s16, s0
 8013606:	f000 f857 	bl	80136b8 <__ieee754_asinf>
 801360a:	eeb4 8a48 	vcmp.f32	s16, s16
 801360e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013612:	eef0 8a40 	vmov.f32	s17, s0
 8013616:	d615      	bvs.n	8013644 <asinf+0x48>
 8013618:	eeb0 0a48 	vmov.f32	s0, s16
 801361c:	f000 f83a 	bl	8013694 <fabsf>
 8013620:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013624:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8013628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801362c:	dd0a      	ble.n	8013644 <asinf+0x48>
 801362e:	f7fe f913 	bl	8011858 <__errno>
 8013632:	ecbd 8b02 	vpop	{d8}
 8013636:	2321      	movs	r3, #33	@ 0x21
 8013638:	6003      	str	r3, [r0, #0]
 801363a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801363e:	4804      	ldr	r0, [pc, #16]	@ (8013650 <asinf+0x54>)
 8013640:	f000 b830 	b.w	80136a4 <nanf>
 8013644:	eeb0 0a68 	vmov.f32	s0, s17
 8013648:	ecbd 8b02 	vpop	{d8}
 801364c:	bd08      	pop	{r3, pc}
 801364e:	bf00      	nop
 8013650:	08013d87 	.word	0x08013d87

08013654 <atan2f>:
 8013654:	f000 b914 	b.w	8013880 <__ieee754_atan2f>

08013658 <sqrtf>:
 8013658:	b508      	push	{r3, lr}
 801365a:	ed2d 8b02 	vpush	{d8}
 801365e:	eeb0 8a40 	vmov.f32	s16, s0
 8013662:	f000 f825 	bl	80136b0 <__ieee754_sqrtf>
 8013666:	eeb4 8a48 	vcmp.f32	s16, s16
 801366a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801366e:	d60c      	bvs.n	801368a <sqrtf+0x32>
 8013670:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8013690 <sqrtf+0x38>
 8013674:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8013678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801367c:	d505      	bpl.n	801368a <sqrtf+0x32>
 801367e:	f7fe f8eb 	bl	8011858 <__errno>
 8013682:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8013686:	2321      	movs	r3, #33	@ 0x21
 8013688:	6003      	str	r3, [r0, #0]
 801368a:	ecbd 8b02 	vpop	{d8}
 801368e:	bd08      	pop	{r3, pc}
 8013690:	00000000 	.word	0x00000000

08013694 <fabsf>:
 8013694:	ee10 3a10 	vmov	r3, s0
 8013698:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801369c:	ee00 3a10 	vmov	s0, r3
 80136a0:	4770      	bx	lr
	...

080136a4 <nanf>:
 80136a4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80136ac <nanf+0x8>
 80136a8:	4770      	bx	lr
 80136aa:	bf00      	nop
 80136ac:	7fc00000 	.word	0x7fc00000

080136b0 <__ieee754_sqrtf>:
 80136b0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80136b4:	4770      	bx	lr
	...

080136b8 <__ieee754_asinf>:
 80136b8:	b538      	push	{r3, r4, r5, lr}
 80136ba:	ee10 5a10 	vmov	r5, s0
 80136be:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80136c2:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 80136c6:	ed2d 8b04 	vpush	{d8-d9}
 80136ca:	d10c      	bne.n	80136e6 <__ieee754_asinf+0x2e>
 80136cc:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8013840 <__ieee754_asinf+0x188>
 80136d0:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8013844 <__ieee754_asinf+0x18c>
 80136d4:	ee60 7a27 	vmul.f32	s15, s0, s15
 80136d8:	eee0 7a07 	vfma.f32	s15, s0, s14
 80136dc:	eeb0 0a67 	vmov.f32	s0, s15
 80136e0:	ecbd 8b04 	vpop	{d8-d9}
 80136e4:	bd38      	pop	{r3, r4, r5, pc}
 80136e6:	d904      	bls.n	80136f2 <__ieee754_asinf+0x3a>
 80136e8:	ee70 7a40 	vsub.f32	s15, s0, s0
 80136ec:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80136f0:	e7f6      	b.n	80136e0 <__ieee754_asinf+0x28>
 80136f2:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80136f6:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80136fa:	d20b      	bcs.n	8013714 <__ieee754_asinf+0x5c>
 80136fc:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 8013700:	d252      	bcs.n	80137a8 <__ieee754_asinf+0xf0>
 8013702:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8013848 <__ieee754_asinf+0x190>
 8013706:	ee70 7a27 	vadd.f32	s15, s0, s15
 801370a:	eef4 7ae8 	vcmpe.f32	s15, s17
 801370e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013712:	dce5      	bgt.n	80136e0 <__ieee754_asinf+0x28>
 8013714:	f7ff ffbe 	bl	8013694 <fabsf>
 8013718:	ee38 8ac0 	vsub.f32	s16, s17, s0
 801371c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8013720:	ee28 8a27 	vmul.f32	s16, s16, s15
 8013724:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 801384c <__ieee754_asinf+0x194>
 8013728:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8013850 <__ieee754_asinf+0x198>
 801372c:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8013854 <__ieee754_asinf+0x19c>
 8013730:	eea8 7a27 	vfma.f32	s14, s16, s15
 8013734:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8013858 <__ieee754_asinf+0x1a0>
 8013738:	eee7 7a08 	vfma.f32	s15, s14, s16
 801373c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 801385c <__ieee754_asinf+0x1a4>
 8013740:	eea7 7a88 	vfma.f32	s14, s15, s16
 8013744:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8013860 <__ieee754_asinf+0x1a8>
 8013748:	eee7 7a08 	vfma.f32	s15, s14, s16
 801374c:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8013864 <__ieee754_asinf+0x1ac>
 8013750:	eea7 9a88 	vfma.f32	s18, s15, s16
 8013754:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8013868 <__ieee754_asinf+0x1b0>
 8013758:	eee8 7a07 	vfma.f32	s15, s16, s14
 801375c:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 801386c <__ieee754_asinf+0x1b4>
 8013760:	eea7 7a88 	vfma.f32	s14, s15, s16
 8013764:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8013870 <__ieee754_asinf+0x1b8>
 8013768:	eee7 7a08 	vfma.f32	s15, s14, s16
 801376c:	eeb0 0a48 	vmov.f32	s0, s16
 8013770:	eee7 8a88 	vfma.f32	s17, s15, s16
 8013774:	f7ff ff9c 	bl	80136b0 <__ieee754_sqrtf>
 8013778:	4b3e      	ldr	r3, [pc, #248]	@ (8013874 <__ieee754_asinf+0x1bc>)
 801377a:	ee29 9a08 	vmul.f32	s18, s18, s16
 801377e:	429c      	cmp	r4, r3
 8013780:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8013784:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8013788:	d93d      	bls.n	8013806 <__ieee754_asinf+0x14e>
 801378a:	eea0 0a06 	vfma.f32	s0, s0, s12
 801378e:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8013878 <__ieee754_asinf+0x1c0>
 8013792:	eee0 7a26 	vfma.f32	s15, s0, s13
 8013796:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8013844 <__ieee754_asinf+0x18c>
 801379a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801379e:	2d00      	cmp	r5, #0
 80137a0:	bfd8      	it	le
 80137a2:	eeb1 0a40 	vnegle.f32	s0, s0
 80137a6:	e79b      	b.n	80136e0 <__ieee754_asinf+0x28>
 80137a8:	ee60 7a00 	vmul.f32	s15, s0, s0
 80137ac:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8013850 <__ieee754_asinf+0x198>
 80137b0:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 801384c <__ieee754_asinf+0x194>
 80137b4:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8013864 <__ieee754_asinf+0x1ac>
 80137b8:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80137bc:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8013858 <__ieee754_asinf+0x1a0>
 80137c0:	eee7 6a27 	vfma.f32	s13, s14, s15
 80137c4:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 801385c <__ieee754_asinf+0x1a4>
 80137c8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80137cc:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8013860 <__ieee754_asinf+0x1a8>
 80137d0:	eee7 6a27 	vfma.f32	s13, s14, s15
 80137d4:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8013854 <__ieee754_asinf+0x19c>
 80137d8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80137dc:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8013868 <__ieee754_asinf+0x1b0>
 80137e0:	eee7 6a86 	vfma.f32	s13, s15, s12
 80137e4:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 801386c <__ieee754_asinf+0x1b4>
 80137e8:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80137ec:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8013870 <__ieee754_asinf+0x1b8>
 80137f0:	eee6 6a27 	vfma.f32	s13, s12, s15
 80137f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80137f8:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80137fc:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8013800:	eea0 0a27 	vfma.f32	s0, s0, s15
 8013804:	e76c      	b.n	80136e0 <__ieee754_asinf+0x28>
 8013806:	ee10 3a10 	vmov	r3, s0
 801380a:	f36f 030b 	bfc	r3, #0, #12
 801380e:	ee07 3a10 	vmov	s14, r3
 8013812:	eea7 8a47 	vfms.f32	s16, s14, s14
 8013816:	ee70 5a00 	vadd.f32	s11, s0, s0
 801381a:	ee30 0a07 	vadd.f32	s0, s0, s14
 801381e:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8013840 <__ieee754_asinf+0x188>
 8013822:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8013826:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 801387c <__ieee754_asinf+0x1c4>
 801382a:	eee5 7a66 	vfms.f32	s15, s10, s13
 801382e:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8013832:	eeb0 6a40 	vmov.f32	s12, s0
 8013836:	eea7 6a66 	vfms.f32	s12, s14, s13
 801383a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801383e:	e7ac      	b.n	801379a <__ieee754_asinf+0xe2>
 8013840:	b33bbd2e 	.word	0xb33bbd2e
 8013844:	3fc90fdb 	.word	0x3fc90fdb
 8013848:	7149f2ca 	.word	0x7149f2ca
 801384c:	3a4f7f04 	.word	0x3a4f7f04
 8013850:	3811ef08 	.word	0x3811ef08
 8013854:	3e2aaaab 	.word	0x3e2aaaab
 8013858:	bd241146 	.word	0xbd241146
 801385c:	3e4e0aa8 	.word	0x3e4e0aa8
 8013860:	bea6b090 	.word	0xbea6b090
 8013864:	3d9dc62e 	.word	0x3d9dc62e
 8013868:	bf303361 	.word	0xbf303361
 801386c:	4001572d 	.word	0x4001572d
 8013870:	c019d139 	.word	0xc019d139
 8013874:	3f799999 	.word	0x3f799999
 8013878:	333bbd2e 	.word	0x333bbd2e
 801387c:	3f490fdb 	.word	0x3f490fdb

08013880 <__ieee754_atan2f>:
 8013880:	ee10 2a90 	vmov	r2, s1
 8013884:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8013888:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801388c:	b510      	push	{r4, lr}
 801388e:	eef0 7a40 	vmov.f32	s15, s0
 8013892:	d806      	bhi.n	80138a2 <__ieee754_atan2f+0x22>
 8013894:	ee10 0a10 	vmov	r0, s0
 8013898:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 801389c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80138a0:	d904      	bls.n	80138ac <__ieee754_atan2f+0x2c>
 80138a2:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80138a6:	eeb0 0a67 	vmov.f32	s0, s15
 80138aa:	bd10      	pop	{r4, pc}
 80138ac:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80138b0:	d103      	bne.n	80138ba <__ieee754_atan2f+0x3a>
 80138b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80138b6:	f000 b883 	b.w	80139c0 <atanf>
 80138ba:	1794      	asrs	r4, r2, #30
 80138bc:	f004 0402 	and.w	r4, r4, #2
 80138c0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80138c4:	b943      	cbnz	r3, 80138d8 <__ieee754_atan2f+0x58>
 80138c6:	2c02      	cmp	r4, #2
 80138c8:	d05e      	beq.n	8013988 <__ieee754_atan2f+0x108>
 80138ca:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 801399c <__ieee754_atan2f+0x11c>
 80138ce:	2c03      	cmp	r4, #3
 80138d0:	bf08      	it	eq
 80138d2:	eef0 7a47 	vmoveq.f32	s15, s14
 80138d6:	e7e6      	b.n	80138a6 <__ieee754_atan2f+0x26>
 80138d8:	b941      	cbnz	r1, 80138ec <__ieee754_atan2f+0x6c>
 80138da:	eddf 7a31 	vldr	s15, [pc, #196]	@ 80139a0 <__ieee754_atan2f+0x120>
 80138de:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80139a4 <__ieee754_atan2f+0x124>
 80138e2:	2800      	cmp	r0, #0
 80138e4:	bfa8      	it	ge
 80138e6:	eef0 7a47 	vmovge.f32	s15, s14
 80138ea:	e7dc      	b.n	80138a6 <__ieee754_atan2f+0x26>
 80138ec:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80138f0:	d110      	bne.n	8013914 <__ieee754_atan2f+0x94>
 80138f2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80138f6:	f104 34ff 	add.w	r4, r4, #4294967295
 80138fa:	d107      	bne.n	801390c <__ieee754_atan2f+0x8c>
 80138fc:	2c02      	cmp	r4, #2
 80138fe:	d846      	bhi.n	801398e <__ieee754_atan2f+0x10e>
 8013900:	4b29      	ldr	r3, [pc, #164]	@ (80139a8 <__ieee754_atan2f+0x128>)
 8013902:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8013906:	edd3 7a00 	vldr	s15, [r3]
 801390a:	e7cc      	b.n	80138a6 <__ieee754_atan2f+0x26>
 801390c:	2c02      	cmp	r4, #2
 801390e:	d841      	bhi.n	8013994 <__ieee754_atan2f+0x114>
 8013910:	4b26      	ldr	r3, [pc, #152]	@ (80139ac <__ieee754_atan2f+0x12c>)
 8013912:	e7f6      	b.n	8013902 <__ieee754_atan2f+0x82>
 8013914:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013918:	d0df      	beq.n	80138da <__ieee754_atan2f+0x5a>
 801391a:	1a5b      	subs	r3, r3, r1
 801391c:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8013920:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8013924:	da1a      	bge.n	801395c <__ieee754_atan2f+0xdc>
 8013926:	2a00      	cmp	r2, #0
 8013928:	da01      	bge.n	801392e <__ieee754_atan2f+0xae>
 801392a:	313c      	adds	r1, #60	@ 0x3c
 801392c:	db19      	blt.n	8013962 <__ieee754_atan2f+0xe2>
 801392e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8013932:	f7ff feaf 	bl	8013694 <fabsf>
 8013936:	f000 f843 	bl	80139c0 <atanf>
 801393a:	eef0 7a40 	vmov.f32	s15, s0
 801393e:	2c01      	cmp	r4, #1
 8013940:	d012      	beq.n	8013968 <__ieee754_atan2f+0xe8>
 8013942:	2c02      	cmp	r4, #2
 8013944:	d017      	beq.n	8013976 <__ieee754_atan2f+0xf6>
 8013946:	2c00      	cmp	r4, #0
 8013948:	d0ad      	beq.n	80138a6 <__ieee754_atan2f+0x26>
 801394a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80139b0 <__ieee754_atan2f+0x130>
 801394e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013952:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80139b4 <__ieee754_atan2f+0x134>
 8013956:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801395a:	e7a4      	b.n	80138a6 <__ieee754_atan2f+0x26>
 801395c:	eddf 7a11 	vldr	s15, [pc, #68]	@ 80139a4 <__ieee754_atan2f+0x124>
 8013960:	e7ed      	b.n	801393e <__ieee754_atan2f+0xbe>
 8013962:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80139b8 <__ieee754_atan2f+0x138>
 8013966:	e7ea      	b.n	801393e <__ieee754_atan2f+0xbe>
 8013968:	ee17 3a90 	vmov	r3, s15
 801396c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8013970:	ee07 3a90 	vmov	s15, r3
 8013974:	e797      	b.n	80138a6 <__ieee754_atan2f+0x26>
 8013976:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80139b0 <__ieee754_atan2f+0x130>
 801397a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801397e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80139b4 <__ieee754_atan2f+0x134>
 8013982:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013986:	e78e      	b.n	80138a6 <__ieee754_atan2f+0x26>
 8013988:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 80139b4 <__ieee754_atan2f+0x134>
 801398c:	e78b      	b.n	80138a6 <__ieee754_atan2f+0x26>
 801398e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 80139bc <__ieee754_atan2f+0x13c>
 8013992:	e788      	b.n	80138a6 <__ieee754_atan2f+0x26>
 8013994:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80139b8 <__ieee754_atan2f+0x138>
 8013998:	e785      	b.n	80138a6 <__ieee754_atan2f+0x26>
 801399a:	bf00      	nop
 801399c:	c0490fdb 	.word	0xc0490fdb
 80139a0:	bfc90fdb 	.word	0xbfc90fdb
 80139a4:	3fc90fdb 	.word	0x3fc90fdb
 80139a8:	08013fa8 	.word	0x08013fa8
 80139ac:	08013f9c 	.word	0x08013f9c
 80139b0:	33bbbd2e 	.word	0x33bbbd2e
 80139b4:	40490fdb 	.word	0x40490fdb
 80139b8:	00000000 	.word	0x00000000
 80139bc:	3f490fdb 	.word	0x3f490fdb

080139c0 <atanf>:
 80139c0:	b538      	push	{r3, r4, r5, lr}
 80139c2:	ee10 5a10 	vmov	r5, s0
 80139c6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80139ca:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80139ce:	eef0 7a40 	vmov.f32	s15, s0
 80139d2:	d310      	bcc.n	80139f6 <atanf+0x36>
 80139d4:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80139d8:	d904      	bls.n	80139e4 <atanf+0x24>
 80139da:	ee70 7a00 	vadd.f32	s15, s0, s0
 80139de:	eeb0 0a67 	vmov.f32	s0, s15
 80139e2:	bd38      	pop	{r3, r4, r5, pc}
 80139e4:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8013b1c <atanf+0x15c>
 80139e8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8013b20 <atanf+0x160>
 80139ec:	2d00      	cmp	r5, #0
 80139ee:	bfc8      	it	gt
 80139f0:	eef0 7a47 	vmovgt.f32	s15, s14
 80139f4:	e7f3      	b.n	80139de <atanf+0x1e>
 80139f6:	4b4b      	ldr	r3, [pc, #300]	@ (8013b24 <atanf+0x164>)
 80139f8:	429c      	cmp	r4, r3
 80139fa:	d810      	bhi.n	8013a1e <atanf+0x5e>
 80139fc:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8013a00:	d20a      	bcs.n	8013a18 <atanf+0x58>
 8013a02:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8013b28 <atanf+0x168>
 8013a06:	ee30 7a07 	vadd.f32	s14, s0, s14
 8013a0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013a0e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8013a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a16:	dce2      	bgt.n	80139de <atanf+0x1e>
 8013a18:	f04f 33ff 	mov.w	r3, #4294967295
 8013a1c:	e013      	b.n	8013a46 <atanf+0x86>
 8013a1e:	f7ff fe39 	bl	8013694 <fabsf>
 8013a22:	4b42      	ldr	r3, [pc, #264]	@ (8013b2c <atanf+0x16c>)
 8013a24:	429c      	cmp	r4, r3
 8013a26:	d84f      	bhi.n	8013ac8 <atanf+0x108>
 8013a28:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8013a2c:	429c      	cmp	r4, r3
 8013a2e:	d841      	bhi.n	8013ab4 <atanf+0xf4>
 8013a30:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8013a34:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8013a38:	eea0 7a27 	vfma.f32	s14, s0, s15
 8013a3c:	2300      	movs	r3, #0
 8013a3e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013a42:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013a46:	1c5a      	adds	r2, r3, #1
 8013a48:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8013a4c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8013b30 <atanf+0x170>
 8013a50:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8013b34 <atanf+0x174>
 8013a54:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8013b38 <atanf+0x178>
 8013a58:	ee66 6a06 	vmul.f32	s13, s12, s12
 8013a5c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8013a60:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8013b3c <atanf+0x17c>
 8013a64:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013a68:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8013b40 <atanf+0x180>
 8013a6c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8013a70:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8013b44 <atanf+0x184>
 8013a74:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013a78:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8013b48 <atanf+0x188>
 8013a7c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8013a80:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8013b4c <atanf+0x18c>
 8013a84:	eea6 5a87 	vfma.f32	s10, s13, s14
 8013a88:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8013b50 <atanf+0x190>
 8013a8c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8013a90:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8013b54 <atanf+0x194>
 8013a94:	eea7 5a26 	vfma.f32	s10, s14, s13
 8013a98:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8013b58 <atanf+0x198>
 8013a9c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8013aa0:	ee27 7a26 	vmul.f32	s14, s14, s13
 8013aa4:	eea5 7a86 	vfma.f32	s14, s11, s12
 8013aa8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8013aac:	d121      	bne.n	8013af2 <atanf+0x132>
 8013aae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013ab2:	e794      	b.n	80139de <atanf+0x1e>
 8013ab4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013ab8:	ee30 7a67 	vsub.f32	s14, s0, s15
 8013abc:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013ac0:	2301      	movs	r3, #1
 8013ac2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013ac6:	e7be      	b.n	8013a46 <atanf+0x86>
 8013ac8:	4b24      	ldr	r3, [pc, #144]	@ (8013b5c <atanf+0x19c>)
 8013aca:	429c      	cmp	r4, r3
 8013acc:	d80b      	bhi.n	8013ae6 <atanf+0x126>
 8013ace:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8013ad2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8013ad6:	eea0 7a27 	vfma.f32	s14, s0, s15
 8013ada:	2302      	movs	r3, #2
 8013adc:	ee70 6a67 	vsub.f32	s13, s0, s15
 8013ae0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013ae4:	e7af      	b.n	8013a46 <atanf+0x86>
 8013ae6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8013aea:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013aee:	2303      	movs	r3, #3
 8013af0:	e7a9      	b.n	8013a46 <atanf+0x86>
 8013af2:	4a1b      	ldr	r2, [pc, #108]	@ (8013b60 <atanf+0x1a0>)
 8013af4:	491b      	ldr	r1, [pc, #108]	@ (8013b64 <atanf+0x1a4>)
 8013af6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8013afa:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8013afe:	edd3 6a00 	vldr	s13, [r3]
 8013b02:	ee37 7a66 	vsub.f32	s14, s14, s13
 8013b06:	2d00      	cmp	r5, #0
 8013b08:	ee37 7a67 	vsub.f32	s14, s14, s15
 8013b0c:	edd2 7a00 	vldr	s15, [r2]
 8013b10:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013b14:	bfb8      	it	lt
 8013b16:	eef1 7a67 	vneglt.f32	s15, s15
 8013b1a:	e760      	b.n	80139de <atanf+0x1e>
 8013b1c:	bfc90fdb 	.word	0xbfc90fdb
 8013b20:	3fc90fdb 	.word	0x3fc90fdb
 8013b24:	3edfffff 	.word	0x3edfffff
 8013b28:	7149f2ca 	.word	0x7149f2ca
 8013b2c:	3f97ffff 	.word	0x3f97ffff
 8013b30:	3c8569d7 	.word	0x3c8569d7
 8013b34:	3d4bda59 	.word	0x3d4bda59
 8013b38:	bd6ef16b 	.word	0xbd6ef16b
 8013b3c:	3d886b35 	.word	0x3d886b35
 8013b40:	3dba2e6e 	.word	0x3dba2e6e
 8013b44:	3e124925 	.word	0x3e124925
 8013b48:	3eaaaaab 	.word	0x3eaaaaab
 8013b4c:	bd15a221 	.word	0xbd15a221
 8013b50:	bd9d8795 	.word	0xbd9d8795
 8013b54:	bde38e38 	.word	0xbde38e38
 8013b58:	be4ccccd 	.word	0xbe4ccccd
 8013b5c:	401bffff 	.word	0x401bffff
 8013b60:	08013fc4 	.word	0x08013fc4
 8013b64:	08013fb4 	.word	0x08013fb4

08013b68 <_init>:
 8013b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013b6a:	bf00      	nop
 8013b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013b6e:	bc08      	pop	{r3}
 8013b70:	469e      	mov	lr, r3
 8013b72:	4770      	bx	lr

08013b74 <_fini>:
 8013b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013b76:	bf00      	nop
 8013b78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013b7a:	bc08      	pop	{r3}
 8013b7c:	469e      	mov	lr, r3
 8013b7e:	4770      	bx	lr
