0,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v.out,50,5829,49,5828,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/DataTransferUnit.v.out,149,7251,69,6779,0,0,0,113,4,0,0,13,13,0,0,13,15,0,0,0,0,0,0,0,0,0,0,0,0,0,37,0,4,14,0,0,5,0,62,43,0,0,0,0,0,0,10,2,0,0,330,2,0,0,0,0,0,1,0,0,0,0,0,0,0,7,191,0,0,0,0,0,0,0,0,0,0,0,0,0
2,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v.out,314,40347,261,35565,0,0,0,186,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9838,64,0,0,0,0,0,13621,32,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0
3,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v.out,480,8077,214,5911,0,0,0,463,2,0,0,2,37,0,0,13,18,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,533,20,0,0,96,7,831,224,0,0,0,0,0,0,23,11,0,0,710,135,0,0,0,0,0,5255,35,0,0,0,0,0,0,274,92,0,0,0,0,0,0,0,0,0,0,0,0,0
4,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController.v.out,232,1700,49,483,0,0,0,217,2,0,0,7,6,0,0,18,13,0,0,0,0,0,0,0,0,0,0,0,0,0,40,20,239,7,0,0,0,0,270,103,0,0,0,0,0,0,5,28,0,0,681,11,0,0,0,0,0,33,183,0,0,0,0,0,0,23,112,0,0,0,0,0,0,0,0,0,0,0,0,0
5,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo.v.out,28,117,13,53,0,0,0,22,0,0,0,0,0,0,0,7,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,5,0,0,0,0,40,5,0,0,0,0,0,0,4,0,0,0,10,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
6,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/assemble.v.out,16,257,12,163,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,156,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
7,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b.v.out,75,2076,28,1247,0,0,0,94,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,852,0,0,0,0,0,0,0,805,0,0,0,0,0,0,0,0,0,0,1105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
8,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
9,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/exponent.v.out,10,130,5,32,0,0,0,6,0,0,0,0,9,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
10,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/flag.v.out,10,14,7,11,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
11,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpmul.v.out,42,502,41,501,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
12,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v.out,126,1419,11,243,0,0,0,148,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,368,0,0,0,0,8,33,250,0,0,0,0,0,0,3,0,0,0,905,48,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
13,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_div.v.out,62,1094,12,195,0,0,0,83,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,8,208,0,0,0,0,0,0,0,0,0,0,721,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
14,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/memcmd_fifo.v.out,28,195,13,158,0,0,0,22,0,0,0,0,0,0,0,7,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,5,0,0,0,0,13,5,0,0,0,0,0,0,4,0,0,0,10,0,0,0,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
15,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/mult_add.v.out,10,262,10,262,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
16,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/multiply_a.v.out,4,97,4,97,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
17,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/normalize.v.out,7,148,4,98,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
18,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/prenorm.v.out,108,1792,14,210,0,0,0,98,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,230,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,1520,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
19,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/preprocess.v.out,31,153,23,145,0,0,0,21,0,0,0,16,62,0,0,0,4,0,0,0,8,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
20,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram.v.out,11,6288,11,6288,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,1024,1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
21,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram1.v.out,11,6288,11,6288,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,1024,1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
22,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram2.v.out,11,6288,11,6288,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,1024,1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
23,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram3.v.out,11,6288,11,6288,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,1024,1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
24,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/rfifo.v.out,73,1386,13,1301,0,0,0,82,15,0,0,135,0,0,0,7,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,60,0,0,0,0,0,17,5,0,0,0,0,0,0,3,0,0,0,10,0,0,0,0,0,0,0,1037,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0
25,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round.v.out,45,327,22,211,0,0,0,34,4,0,0,8,153,0,0,0,1,0,0,0,10,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
26,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift.v.out,47,472,11,374,0,0,0,42,1,0,10,0,48,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,155,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,160,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
27,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/special.v.out,24,206,14,136,0,0,0,17,1,0,0,0,0,0,0,0,0,0,0,0,2,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,126,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
28,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/top_ram.v.out,9,186,9,186,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,32,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
29,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/wfifo.v.out,63,5267,14,4185,0,0,0,56,0,0,0,0,0,0,0,23,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,60,5,0,0,0,0,17,5,0,0,0,0,0,0,4,0,0,0,1034,0,0,0,0,0,0,0,77,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0
30,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng.v.out,50,11343,49,11342,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
31,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/DataTransferUnit.v.out,149,13549,69,13060,0,0,0,113,4,0,0,13,13,0,0,13,17,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,4,14,0,0,6,0,63,45,0,0,0,0,0,0,10,2,0,0,344,2,0,0,0,0,0,1,0,0,0,0,0,0,0,7,195,0,0,0,0,0,0,0,0,0,0,0,0,0
32,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU.v.out,474,79864,389,70436,0,0,0,282,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,378,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19572,64,0,0,0,0,0,26959,32,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0
33,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LUControl.v.out,520,13346,214,10698,0,0,0,503,2,0,0,2,69,0,0,13,20,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,766,21,0,0,96,8,836,224,0,0,0,0,0,0,23,11,0,0,1017,263,0,0,0,0,0,9623,40,0,0,0,0,0,0,531,105,0,0,0,0,0,0,0,0,0,0,0,0,0
34,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/MarshallerController.v.out,232,1720,49,496,0,0,0,217,2,0,0,7,6,0,0,18,13,0,0,0,0,0,0,0,0,0,0,0,0,0,40,20,241,7,0,0,0,0,272,103,0,0,0,0,0,0,5,28,0,0,686,11,0,0,0,0,0,30,186,0,0,0,0,0,0,25,115,0,0,0,0,0,0,0,0,0,0,0,0,0
35,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/addr_fifo.v.out,28,122,13,58,0,0,0,22,0,0,0,0,0,0,0,7,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,5,0,0,0,0,40,5,0,0,0,0,0,0,4,0,0,0,10,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
36,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/assemble.v.out,16,257,12,163,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,156,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
37,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/div_24b.v.out,75,2076,28,1247,0,0,0,94,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,852,0,0,0,0,0,0,0,805,0,0,0,0,0,0,0,0,0,0,1105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
38,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
39,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/exponent.v.out,10,130,5,32,0,0,0,6,0,0,0,0,9,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
40,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/flag.v.out,10,14,7,11,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
41,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/fpmul.v.out,42,502,41,501,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
42,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/fpu_add.v.out,126,1419,11,243,0,0,0,148,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,368,0,0,0,0,8,33,250,0,0,0,0,0,0,3,0,0,0,905,48,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
43,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/fpu_div.v.out,62,1094,12,195,0,0,0,83,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,8,208,0,0,0,0,0,0,0,0,0,0,721,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
44,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/memcmd_fifo.v.out,28,195,13,158,0,0,0,22,0,0,0,0,0,0,0,7,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,5,0,0,0,0,13,5,0,0,0,0,0,0,4,0,0,0,10,0,0,0,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
45,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/mult_add.v.out,10,262,10,262,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
46,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/multiply_a.v.out,4,97,4,97,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
47,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/normalize.v.out,7,148,4,98,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
48,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/prenorm.v.out,108,1792,14,210,0,0,0,98,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,230,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,1520,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
49,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/preprocess.v.out,31,153,23,145,0,0,0,21,0,0,0,16,62,0,0,0,4,0,0,0,8,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
50,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/ram.v.out,11,12562,11,12562,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,2048,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
51,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/ram1.v.out,11,12562,11,12562,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,2048,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
52,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/ram2.v.out,11,12562,11,12562,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,2048,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
53,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/ram3.v.out,11,12562,11,12562,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,2048,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
54,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo.v.out,121,2460,13,2326,0,0,0,146,31,0,0,527,0,0,0,7,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,0,0,18,5,0,0,0,0,0,0,3,0,0,0,10,0,0,0,0,0,0,0,2061,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
55,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/round.v.out,45,327,22,211,0,0,0,34,4,0,0,8,153,0,0,0,1,0,0,0,10,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
56,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/shift.v.out,47,472,11,374,0,0,0,42,1,0,10,0,48,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,155,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,160,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
57,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/special.v.out,24,206,14,136,0,0,0,17,1,0,0,0,0,0,0,0,0,0,0,0,2,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,126,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
58,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/top_ram.v.out,9,190,9,190,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,32,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
59,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/wfifo.v.out,95,10405,14,8282,0,0,0,88,0,0,0,0,0,0,0,39,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,155,5,0,0,0,0,18,5,0,0,0,0,0,0,4,0,0,0,2058,0,0,0,0,0,0,0,77,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
60,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v.out,50,1681,49,1680,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
61,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v.out,149,2495,69,2057,0,0,0,113,4,0,0,13,13,0,0,13,11,0,0,0,0,0,0,0,0,0,0,0,0,0,35,0,4,14,0,0,3,0,60,39,0,0,0,0,0,0,10,2,0,0,302,2,0,0,0,0,0,1,0,0,0,0,0,0,0,7,183,0,0,0,0,0,0,0,0,0,0,0,0,0
62,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v.out,194,10633,165,9343,0,0,0,114,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2530,64,0,0,0,0,0,3585,32,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0
63,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v.out,450,3829,214,2097,0,0,0,433,2,0,0,2,13,0,0,13,14,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,379,18,0,0,96,5,821,224,0,0,0,0,0,0,23,11,0,0,416,39,0,0,0,0,0,1799,25,0,0,0,0,0,0,80,66,0,0,0,0,0,0,0,0,0,0,0,0,0
64,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/MarshallerController.v.out,232,1660,49,457,0,0,0,217,2,0,0,7,6,0,0,18,13,0,0,0,0,0,0,0,0,0,0,0,0,0,40,20,235,7,0,0,0,0,266,103,0,0,0,0,0,0,5,28,0,0,671,11,0,0,0,0,0,39,177,0,0,0,0,0,0,19,106,0,0,0,0,0,0,0,0,0,0,0,0,0
65,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v.out,28,107,13,43,0,0,0,22,0,0,0,0,0,0,0,7,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,5,0,0,0,0,40,5,0,0,0,0,0,0,4,0,0,0,10,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
66,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/assemble.v.out,16,257,12,163,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,156,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
67,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/div_24b.v.out,75,2076,28,1247,0,0,0,94,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,852,0,0,0,0,0,0,0,805,0,0,0,0,0,0,0,0,0,0,1105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
68,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
69,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/exponent.v.out,10,130,5,32,0,0,0,6,0,0,0,0,9,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
70,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/flag.v.out,10,14,7,11,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
71,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/fpmul.v.out,41,501,41,501,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
72,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/fpu_add.v.out,126,1419,11,243,0,0,0,148,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,368,0,0,0,0,8,33,250,0,0,0,0,0,0,3,0,0,0,905,48,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
73,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/fpu_div.v.out,62,1094,12,195,0,0,0,83,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,8,208,0,0,0,0,0,0,0,0,0,0,721,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
74,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/memcmd_fifo.v.out,28,195,13,158,0,0,0,22,0,0,0,0,0,0,0,7,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,5,0,0,0,0,13,5,0,0,0,0,0,0,4,0,0,0,10,0,0,0,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
75,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/mult_add.v.out,10,262,10,262,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
76,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/multiply_a.v.out,4,97,4,97,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
77,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/normalize.v.out,7,148,4,98,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
78,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/prenorm.v.out,108,1792,14,210,0,0,0,98,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,230,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,1520,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
79,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/preprocess.v.out,31,153,23,145,0,0,0,21,0,0,0,16,62,0,0,0,4,0,0,0,8,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
80,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/ram.v.out,11,1580,11,1580,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,256,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
81,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/ram1.v.out,11,1580,11,1580,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,256,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
82,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/ram2.v.out,11,1580,11,1580,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,256,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
83,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/ram3.v.out,11,1580,11,1580,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,256,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
84,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/rfifo.v.out,37,578,13,531,0,0,0,34,3,0,0,9,0,0,0,7,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,15,5,0,0,0,0,0,0,3,0,0,0,10,0,0,0,0,0,0,0,269,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
85,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/round.v.out,45,327,22,211,0,0,0,34,4,0,0,8,153,0,0,0,1,0,0,0,10,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
86,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/shift.v.out,47,472,11,374,0,0,0,42,1,0,10,0,48,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,155,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,160,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
87,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/special.v.out,24,206,14,136,0,0,0,17,1,0,0,0,0,0,0,0,0,0,0,0,2,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,126,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
88,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/top_ram.v.out,9,178,9,178,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,32,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
89,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/wfifo.v.out,39,1411,14,1111,0,0,0,32,0,0,0,0,0,0,0,11,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,5,0,0,0,0,15,5,0,0,0,0,0,0,4,0,0,0,266,0,0,0,0,0,0,0,77,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
90,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/and_latch.v.out,5,5,4,4,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
91,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core.v.out,116,1628,115,1627,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
92,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_alu.v.out,56,786,27,477,0,0,0,41,33,0,0,0,32,0,0,0,9,0,0,0,32,32,32,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,66,0,0,0,0,0,0,0,5,1,0,0,355,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
93,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_barrel_shift.v.out,18,181,16,179,0,0,0,10,0,0,0,0,6,0,0,0,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
94,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_coprocessor.v.out,37,336,19,287,0,0,0,26,1,0,0,14,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,32,0,0,0,0,0,0,171,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
95,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_dcache.v.out,260,4014,76,2178,0,0,0,255,1,0,0,20,8,0,0,18,15,0,0,0,0,4,1,0,0,0,0,0,0,0,32,0,215,21,0,0,0,0,11,0,0,0,0,0,0,0,58,32,0,0,2508,12,0,0,0,0,0,1,344,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0
96,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v.out,1092,5245,207,1104,0,0,0,1063,19,0,0,19,26,0,0,297,72,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,977,64,0,0,0,10,75,0,0,0,0,0,0,0,197,77,0,0,3296,0,0,0,0,0,0,0,425,0,0,0,0,0,0,0,0,59,0,0,0,0,0,0,0,0,0,0,0,0
97,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute.v.out,316,2563,140,1520,0,0,0,250,5,0,0,2,6,0,0,10,38,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,173,1,0,0,0,0,128,32,0,0,0,0,0,0,37,26,0,0,1395,0,0,0,0,0,0,36,181,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0
98,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_fetch.v.out,119,745,28,499,0,0,0,103,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,172,0,0,0,32,0,0,0,0,0,0,0,0,0,10,9,0,0,287,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
99,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_icache.v.out,134,2151,52,1438,0,0,0,136,1,0,0,17,6,0,0,9,11,0,0,0,0,0,1,0,0,0,0,0,0,0,32,0,171,40,0,0,0,0,11,0,0,0,0,0,0,0,28,7,0,0,967,8,0,0,0,0,0,33,232,0,0,0,0,0,0,0,18,4,0,0,0,0,0,0,0,0,0,0,0,0
100,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem.v.out,166,1036,55,802,0,0,0,142,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,172,0,0,0,32,0,0,0,0,0,0,0,0,0,28,11,0,0,283,0,0,0,0,0,0,6,44,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
101,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_multiply.v.out,46,665,21,425,0,0,0,37,35,0,0,9,0,0,0,3,39,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,22,3,0,0,0,0,107,0,0,0,0,0,0,0,3,1,0,0,290,0,0,0,0,0,0,0,39,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0
102,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v.out,314,5009,91,2012,0,0,0,280,2,0,0,0,0,0,0,54,23,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,244,2,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,3376,79,0,0,0,0,0,0,856,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
103,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full.v.out,210,4632,11,209,0,0,0,204,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,410,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4521,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
104,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_quick.v.out,34,680,11,209,0,0,0,28,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,627,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
105,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v.out,70,2322,45,1774,0,0,0,40,1,0,0,2,2,0,0,3,3,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,1,0,0,538,0,0,0,0,0,0,0,177,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0
106,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v.out,71,1211,32,980,0,0,0,62,2,0,0,6,0,0,0,4,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,2,2,0,0,0,0,0,0,14,3,0,0,375,0,0,0,0,0,0,0,358,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
107,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_write_back.v.out,12,166,12,166,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
108,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/single_port_ram_128_8.v.out,9,658,5,266,1,32768,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,137,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
109,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/single_port_ram_21_8.v.out,9,123,5,52,1,5376,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
110,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm.v.out,63,1474,63,1474,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
111,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/add_sub27.v.out,7,139,5,83,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,28,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
112,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter.v.out,150,296,3,102,0,0,0,148,49,0,0,0,0,0,0,0,6,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0
113,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter_new.v.out,174,344,3,118,0,0,0,172,57,0,0,0,0,0,0,0,6,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,336,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0
114,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/b_right_shifter.v.out,150,296,3,102,0,0,0,148,49,0,0,0,0,0,0,0,6,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0
115,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/b_right_shifter_new.v.out,87,169,3,59,0,0,0,85,28,0,0,0,0,0,0,0,5,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,135,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0
116,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/delay5.v.out,4,97,4,97,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
117,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/except.v.out,61,179,31,149,0,0,0,52,0,0,0,16,106,0,0,0,6,0,0,0,13,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
118,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_add.v.out,103,654,78,599,0,0,0,61,0,0,0,8,54,0,0,0,7,0,0,0,8,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,183,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
119,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul.v.out,151,696,91,606,0,0,0,105,0,0,0,8,54,0,0,48,44,0,0,0,21,29,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,63,0,0,0,0,0,0,161,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
120,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/mul_r2.v.out,6,193,5,145,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
121,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/post_norm.v.out,458,1475,133,995,0,0,0,435,0,0,0,54,197,0,0,0,38,0,0,0,169,83,0,0,0,0,0,0,0,0,66,0,34,32,0,0,0,55,81,118,0,0,0,0,0,0,0,0,0,0,628,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
122,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm.v.out,150,580,52,482,0,0,0,135,1,0,0,0,335,0,0,0,14,0,0,0,13,6,0,0,0,0,0,0,0,0,23,0,190,0,0,0,0,43,0,16,0,0,0,0,0,0,0,0,0,0,173,3,0,0,0,0,0,63,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0
123,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v.out,82,349,34,227,0,0,0,75,0,0,0,0,128,0,0,0,10,0,0,0,15,8,0,0,0,0,0,0,0,0,8,0,17,0,0,0,0,9,34,34,0,0,0,0,0,0,0,0,0,0,85,1,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
124,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/bgm_submodules/pri_encoder.v.out,1371,1663,3,60,0,0,0,1369,49,0,0,0,0,0,0,0,48,0,0,0,1224,0,0,0,0,0,0,0,0,0,0,0,1175,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,282,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0
125,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v.out,1719,8266,83,1241,0,0,0,1722,14,0,0,395,44,0,0,129,41,0,0,0,24,0,0,0,0,0,0,0,0,0,3102,132,413,457,0,0,132,428,545,2772,0,0,0,0,0,0,15,227,0,0,2273,473,0,0,0,0,0,0,586,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0
126,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/blob_merge_submodules/divider.v.out,39,422,39,422,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
127,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v.out,191,1830,178,1808,0,0,0,44,0,0,0,0,0,0,0,4,0,0,0,0,2,57,0,0,0,0,0,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,104,0,0,0,0,0,0,0,0,0,0,0,0,0
128,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v.out,436,2161,119,1254,0,0,0,373,44,0,0,0,84,0,0,18,23,0,0,0,127,7,0,0,0,0,0,0,0,0,2,0,157,15,0,0,0,0,187,128,0,0,0,0,0,0,0,0,0,0,265,42,0,0,0,0,0,0,5,0,0,0,0,0,0,262,0,0,268,0,0,0,0,0,0,0,0,0,0,0
129,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/listhandler.v.out,436,872,37,210,0,0,0,422,28,0,0,0,110,0,0,0,9,0,0,0,257,7,0,0,0,0,0,0,0,0,0,0,45,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,161,7,0,0,0,0,0,0,2,0,0,0,0,0,0,19,0,0,35,0,0,0,0,0,0,0,0,0,0,0
130,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/onlyonecycle.v.out,24,61,8,10,0,0,0,21,3,0,0,0,0,0,0,0,2,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,4,0,0,0,0,0,0,0,0,0,0,0
131,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/rayinterface.v.out,33,153,18,128,0,0,0,24,1,0,0,2,2,0,0,2,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,43,37,0,0,0,0,0,0,0,0,0,0,0,0,0
132,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultcounter.v.out,15,52,9,15,0,0,0,10,0,0,0,0,0,0,0,6,4,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
133,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface.v.out,73,574,40,535,0,0,0,69,10,0,0,0,2,0,0,0,4,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,4,0,0,0,0,0,0,0,0,0,0,0,0,0,250,0,0,250,0,0,0,0,0,0,0,0,0,0,0
134,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit.v.out,96,477,46,386,0,0,0,68,10,0,0,4,14,0,0,0,4,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,176,0,0,10,37,0,0,0,0,0,0,8,0,0,0,0,0,0,39,2,0,39,0,0,0,0,0,0,0,0,0,0,0
135,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/single_port_ram.v.out,9,1302,5,524,1,2560,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,267,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
136,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sortedstack.v.out,170,1964,32,493,0,0,0,163,7,0,0,14,0,0,0,27,3,0,0,0,0,8,0,0,0,0,0,0,0,0,224,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1433,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,336,0,0,0,0,0,0,0,0,0,0,0,0,0
137,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/spram.v.out,7,67,7,67,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
138,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/spramblock.v.out,5,76,5,76,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
139,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller.v.out,97,747,27,507,0,0,0,86,10,0,0,0,29,0,0,0,3,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,114,25,0,0,0,0,0,0,3,0,0,0,0,0,0,86,0,0,185,0,0,0,0,0,0,0,0,0,0,0
140,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/vblockramcontroller.v.out,76,312,21,194,0,0,0,67,9,0,0,0,13,0,0,3,3,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,42,3,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,49,0,0,0,0,0,0,0,0,0,0,0
141,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/ch_intrinsics.v.out,60,571,22,428,0,0,0,51,1,0,0,17,28,0,0,19,4,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,88,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,37,0,0,0,0,0,0,195,0,0,0,0,0,0,0,4,0,64,0,0,0,0,0,0,0,0,0,0,0
142,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/ch_intrinsics_submodules/memory_controller.v.out,13,124,11,122,0,0,0,9,0,0,0,0,64,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0
143,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/ch_intrinsics_submodules/single_port_ram.v.out,9,1302,5,524,1,2560,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,267,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
144,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/diffeq1.v.out,36,842,15,387,0,0,0,29,2,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,2,0,0,0,0,64,64,160,0,0,0,0,0,0,0,0,0,194,0,0,0,0,0,0,0,96,0,0,0,0,0,0,1,96,0,0,0,0,0,0,0,0,0,0,0,0,0
145,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/diffeq2.v.out,17,451,8,194,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,64,64,160,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0
146,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer.v.out,132,14935,78,13917,0,0,0,92,6,0,0,17,5,0,0,6,12,0,0,0,0,9,0,0,576,0,0,0,0,0,0,0,47,2,0,0,0,0,320,0,0,0,0,0,0,0,0,1,0,0,98,0,0,0,0,0,0,0,65,0,0,0,0,0,0,64,538,1,0,0,0,0,0,0,0,0,0,0,0,0
147,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/ExpLUT.v.out,131,168,2,39,0,0,0,130,0,0,0,0,2,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,889,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
148,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FP8LUT2.v.out,258,280,2,24,0,0,0,257,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2040,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
149,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub.v.out,45,590,45,590,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,157,0,0,0,0,0,0,0,0,0,0,0,0,0,0
150,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignModule.v.out,8,71,8,71,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
151,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift1.v.out,11,114,9,112,0,0,0,11,1,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
152,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift2.v.out,11,63,5,57,0,0,0,17,0,0,0,0,5,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
153,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExceptionModule.v.out,23,61,13,51,0,0,0,15,2,0,0,5,8,0,0,0,1,0,0,0,4,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
154,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExecutionModule.v.out,13,84,10,49,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,17,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
155,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeModule.v.out,16,116,4,56,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,82,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
156,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v.out,26,175,7,140,0,0,0,41,3,0,0,0,10,0,0,0,4,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0
157,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift2.v.out,14,62,13,61,0,0,0,6,0,0,0,0,21,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,6,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
158,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_PrealignModule.v.out,30,295,16,95,0,0,0,19,64,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
159,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_RoundModule.v.out,36,130,20,78,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,7,5,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
160,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPLUT1.v.out,34,53,2,21,0,0,0,33,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
161,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/align.v.out,4,49,3,33,0,0,0,2,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
162,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/align_t.v.out,6,87,5,55,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
163,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/am_shift.v.out,3,37,3,37,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
164,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/am_shift_t.v.out,8,87,4,56,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,32,0,0,0,0,32,0,0,0,0,0,0,0,0,0,1,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
165,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/comparator.v.out,63,247,14,74,0,0,0,55,71,0,0,0,0,0,0,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,32,0,0,16,0,0,0,32,64,0,0,0,0,0,0,0,4,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0
166,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/divideby8.v.out,3,48,3,48,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
167,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram.v.out,17,10263,9,4109,1,32768,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2060,0,0,0,0,0,0,0,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
168,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram_small.v.out,17,199,9,85,1,8192,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
169,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram_t.v.out,17,5147,9,2063,1,32768,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1038,0,0,0,0,0,0,0,1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
170,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/exception.v.out,15,124,8,51,0,0,0,10,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,64,0,0,0,0,0,0,0,1,2,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
171,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/expunit.v.out,21,365,17,284,0,0,0,15,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,64,0,32,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,144,0,0,0,0,0,0,0,0,0,0,0,0,0
172,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/final_out.v.out,7,58,5,49,0,0,0,5,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
173,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/final_out_t.v.out,10,111,4,78,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,5,0,0,0,0,0,0,0,0,2,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
174,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/fixed_point_addsub.v.out,17,206,9,89,0,0,0,10,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,66,0,0,0,0,0,0,0,2,0,0,0,49,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
175,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/float_to_int_fp16.v.out,8,117,8,117,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
176,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/int_to_float_fp16.v.out,10,96,10,96,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
177,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v.out,16,173,16,173,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
178,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/lzc.v.out,9,57,6,54,0,0,0,10,2,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
179,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v.out,50,215,44,209,0,0,0,17,2,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0
180,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub.v.out,15,166,15,166,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
181,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode3_exp.v.out,12,132,12,132,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
182,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode4_adder_tree.v.out,35,306,23,219,0,0,0,20,1,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,80,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
183,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode5_ln.v.out,7,37,7,37,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
184,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode6_sub.v.out,15,166,15,166,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
185,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode7_exp.v.out,12,132,12,132,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
186,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/qadd2.v.out,3,48,3,48,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
187,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/signedmul.v.out,21,278,14,181,0,0,0,20,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,48,0,32,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,66,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
188,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v.out,191,1799,101,1271,0,0,0,165,8,0,0,15,0,0,0,17,0,0,0,0,3,0,0,0,0,0,0,0,0,0,12,0,12,10,0,0,0,0,96,0,0,0,0,0,0,0,4,0,0,0,393,0,0,0,0,0,0,3,0,0,0,0,0,0,0,19,675,0,0,0,0,0,0,0,0,0,0,0,0,0
189,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub.v.out,2,10,2,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
190,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub2.v.out,3,42,2,10,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
191,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub_t.v.out,3,44,2,12,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
192,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/two_comp_t.v.out,4,85,3,57,0,0,0,2,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
193,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add.v.out,83,2306,83,2306,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,272,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
194,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add_32.v.out,43,1154,43,1154,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,144,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
195,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v.out,5,3074,5,3074,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
196,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul_32.v.out,5,1538,5,1538,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
197,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v.out,62,2519,10,277,1,1024,0,62,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1104,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
198,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram_2.v.out,398,134347,10,2121,1,1024,0,454,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,65792,0,0,0,0,0,0,0,1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
199,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v.out,1657,14272,1515,14130,0,0,0,620,70,0,0,0,2,0,0,0,0,0,0,0,72,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,262,0,0,0,0,0,0,0,6224,0,0,0,0,0,0,0,324,0,0,0,0,0,0,0,0,0,0,0,0,0
200,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v.out,1046,16991,1046,16991,0,0,0,1029,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4016,5568,0,0,0,0,0,0,0,0,0,0,1024,0,0,0,0,0,0,1025,5056,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
201,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v.out,1374,21744,1374,21744,0,0,0,1327,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5424,7344,0,0,0,0,0,0,0,0,0,0,512,0,0,0,0,0,0,513,7424,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
202,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v.out,3061,48616,3061,48616,0,0,0,2974,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11504,15296,0,0,0,0,0,0,0,0,0,0,512,0,0,0,0,0,0,513,19744,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
203,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v.out,393,6078,393,6078,0,0,0,348,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1136,1168,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,81,3088,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
204,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_10ns_26_2_0.v.out,7,31,6,6,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
205,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_10ns_26_2_0_MulnS_4.v.out,6,80,6,80,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
206,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_11ns_26_2_0.v.out,7,31,6,6,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
207,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_11ns_26_2_0_MulnS_1.v.out,6,81,6,81,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
208,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_12ns_26_2_0.v.out,7,31,6,6,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
209,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_12ns_26_2_0_MulnS_0.v.out,6,82,6,82,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
210,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_13ns_26_2_0.v.out,7,31,6,6,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
211,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_13ns_26_2_0_MulnS_2.v.out,6,83,6,83,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
212,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0.v.out,7,29,6,6,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
213,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0_MulnS_5.v.out,6,74,6,74,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
214,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_9ns_25_2_0.v.out,7,30,6,6,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
215,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_9ns_25_2_0_MulnS_3.v.out,6,77,6,77,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,25,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,25,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
216,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v.out,590,8842,590,8842,0,0,0,389,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1102,0,0,0,0,0,0,0,0,0,0,0,1025,0,0,0,0,0,0,1025,2096,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
217,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v.out,311,4505,311,4505,0,0,0,195,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,511,25,0,0,0,0,0,0,0,0,0,0,513,0,0,0,0,0,0,513,1028,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
218,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v.out,333,4910,333,4910,0,0,0,197,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,585,0,0,0,0,0,0,0,0,0,0,0,513,0,0,0,0,0,0,513,1042,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
219,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0.v.out,58,727,58,727,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,78,0,0,0,0,0,0,0,0,0,0,0,81,0,0,0,0,0,0,81,166,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
220,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/relu_max_ap_fixed_ap_fixed_1_relu1_config13_s.v.out,353,2593,321,2561,0,0,0,160,32,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,544,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
221,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/relu_max_ap_fixed_ap_fixed_1_relu1_config5_s.v.out,705,5185,641,5121,0,0,0,320,64,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1024,0,0,0,0,0,0,0,0,0,0,0,0,1088,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
222,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/relu_max_ap_fixed_ap_fixed_1_relu1_config9_s.v.out,353,2593,321,2561,0,0,0,160,32,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,544,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
223,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large.v.out,1647,29255,1647,29255,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
224,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_1_18_10_160_512_3_16_1.v.out,443,7651,439,7647,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
225,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_2_18_10_48_1.v.out,2081,36353,2081,36353,0,0,0,735,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12098,0,0,0,0,0,0,0,0,0,0,0,0,0
226,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v.out,144,2438,143,2421,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
227,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/abs_unit_18.v.out,11,96,10,78,0,0,0,4,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0
228,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/addfxp_18_1.v.out,6,91,5,73,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
229,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v.out,710,12117,686,11736,0,0,0,221,1,0,378,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2902,0,0,0,0,0,0,0,0,0,0,0,0,0
230,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v.out,296,5355,288,5099,0,0,0,182,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1440,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
231,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v.out,197,3461,197,3461,0,0,0,98,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,576,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
232,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock98050_18.v.out,296,5355,288,5099,0,0,0,182,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1440,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
233,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock99168_18.v.out,197,3461,197,3461,0,0,0,98,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,576,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
234,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_20_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
235,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_31_3.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
236,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_41_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
237,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_41_1_32.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
238,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_63_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
239,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_63_3.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
240,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_8_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
241,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v.out,167,2887,167,2887,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
242,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mac_18_13_23_32.v.out,18,244,16,180,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,86,3,0,0,0,0,0,0,0,0,0,0,0,0,0
243,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_18_1.v.out,22,374,20,300,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,74,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,149,0,0,0,0,0,0,0,0,0,0,0,0,0
244,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0.v.out,18,296,16,224,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
245,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dual_port_ram.v.out,17,2907,9,1167,1,1728,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
246,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v.out,345,6057,297,5193,0,0,0,195,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2594,0,0,0,0,0,0,0,0,0,0,0,0,0
247,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v.out,72,1143,63,981,0,0,0,39,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,488,0,0,0,0,0,0,0,0,0,0,0,0,0
248,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_1810_9_1.v.out,99,1665,99,1665,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,325,0,0,0,0,0,0,0,0,0,0,0,0,0
249,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v.out,489,8841,489,8841,0,0,0,170,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1729,0,0,0,0,0,0,0,0,0,0,0,0,0
250,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_sub_core_18_18_9.v.out,72,1143,63,981,0,0,0,39,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,488,0,0,0,0,0,0,0,0,0,0,0,0,0
251,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_32_11.v.out,15,232,14,200,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,0,0,0,0,0,0
252,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10.v.out,15,267,14,230,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,37,0,0,0,0,0,0,0,0,0,0,0,37,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,0,0,0,0,0,0
253,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/idft_16_top_18.v.out,167,2887,167,2887,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
254,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v.out,589,8749,589,8749,0,0,0,53,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
255,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v.out,125,2131,125,2131,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
256,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/multfix_alt_dsp_18.v.out,12,218,12,218,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
257,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.v.out,519,9053,519,9053,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,674,0,0,0,0,0,0,0,0,0,0,0,0,0
258,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.v.out,519,9053,519,9053,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,674,0,0,0,0,0,0,0,0,0,0,0,0,0
259,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v.out,345,4425,345,4425,0,0,0,50,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
260,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v.out,239,4047,154,2602,0,0,0,170,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1445,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1445,0,0,0,0,0,0,0,0,0,0,0,0,0
261,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/ram_288_0_42.v.out,8,1166,8,1166,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
262,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/ram_288_0_64.v.out,8,1166,8,1166,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
263,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shiftRegFIFO_2_1.v.out,6,6,6,6,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
264,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shiftRegFIFO_5_1.v.out,9,9,9,9,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
265,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1.v.out,35,579,35,579,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
266,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_3.v.out,35,579,35,579,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
267,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10.v.out,99,1731,99,1731,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
268,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14.v.out,99,1731,99,1731,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
269,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_18.v.out,99,1731,99,1731,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
270,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3.v.out,99,1731,99,1731,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
271,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6.v.out,99,1731,99,1731,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
272,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910.v.out,21,327,21,327,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
273,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_12.v.out,7,7,7,7,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
274,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_1.v.out,6,57,6,57,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0
275,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_10.v.out,15,219,15,219,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,180,0,0,0,0,0,0,0,0,0,0,0,0,0
276,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_14.v.out,19,291,19,291,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,252,0,0,0,0,0,0,0,0,0,0,0,0,0
277,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_18.v.out,23,363,23,363,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,324,0,0,0,0,0,0,0,0,0,0,0,0,0
278,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_3.v.out,8,93,8,93,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,54,0,0,0,0,0,0,0,0,0,0,0,0,0
279,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_6.v.out,11,147,11,147,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,0,0,0,0,0,0
280,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_1_2.v.out,7,7,7,7,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
281,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_1_3.v.out,8,8,8,8,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
282,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sigmoid_core_18_18_10_32_1.v.out,191,1991,92,1117,0,0,0,114,1,0,0,2,0,0,0,0,5,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,32,0,0,32,0,0,0,0,0,0,0,0,0,0,901,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0
283,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/single_port_ram.v.out,9,1454,5,584,1,1728,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,295,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
284,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage1_parameter_buffer_18_3_16_42_2688.v.out,226,3999,224,3935,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,32,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
285,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v.out,82,2408,77,2341,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
286,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_mt_buffer_18_3_16_64_32.v.out,72,1234,50,1212,0,0,0,35,2,0,0,0,0,0,0,4,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0
287,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_parameter_buffer_18_3_16_64.v.out,676,12113,676,12113,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
288,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage3_X_Y_buffer_18_16_3_10_32_64.v.out,98,1799,82,1783,0,0,0,43,2,0,0,0,0,0,0,4,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,32,0,0,0,0,0,0,0,0,0,6,0,0,0,293,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0
289,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage3_parameter_buffer_18_3_16_64_2048.v.out,63,1051,61,1018,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
290,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/subfxp_18_1.v.out,6,91,5,73,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
291,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42.v.out,171,2948,104,1749,0,0,0,103,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,608,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,591,0,0,0,0,0,0,0,0,0,0,0,0,0
292,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_64.v.out,171,2948,104,1749,0,0,0,103,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,608,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,591,0,0,0,0,0,0,0,0,0,0,0,0,0
293,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/tanh_core_18_18_10_32_1.v.out,191,1991,92,1117,0,0,0,114,1,0,0,2,0,0,0,0,5,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,32,0,0,32,0,0,0,0,0,0,0,0,0,0,901,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0
294,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_Wfc_0.v.out,62,1784,60,1772,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
295,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_Wic_0.v.out,62,1784,60,1772,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
296,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_Woc_0.v.out,62,1784,60,1772,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
297,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_bc_0.v.out,62,1784,60,1772,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
298,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_bf_0.v.out,62,1784,60,1772,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
299,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_bi_0.v.out,62,1784,60,1772,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
300,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_bo_0.v.out,62,1784,60,1772,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
301,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_3_64_2048_Wym_imag_half_0.v.out,41,1073,39,1051,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
302,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_3_64_2048_Wym_real_half_0.v.out,41,1073,39,1051,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
303,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Wcxr_imag_half_0.v.out,41,1082,39,1058,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
304,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Wcxr_real_half_0.v.out,41,1082,39,1058,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
305,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Wfxr_imag_half_0.v.out,41,1082,39,1058,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
306,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Wfxr_real_half_0.v.out,41,1082,39,1058,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
307,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Wixr_imag_half_0.v.out,41,1082,39,1058,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
308,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Wixr_real_half_0.v.out,41,1082,39,1058,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
309,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Woxr_imag_half_0.v.out,41,1082,39,1058,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
310,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Woxr_real_half_0.v.out,41,1082,39,1058,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
311,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v.out,1143,20183,1143,20183,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
312,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_1_18_10_160_512_2_16_1.v.out,307,5203,303,5199,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
313,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v.out,1393,24241,1393,24241,0,0,0,495,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8066,0,0,0,0,0,0,0,0,0,0,0,0,0
314,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_3_18_10_64_2048_2_16_1.v.out,110,1826,109,1809,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
315,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/abs_unit_18.v.out,11,96,10,78,0,0,0,4,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0
316,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/addfxp_18_1.v.out,6,91,5,73,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
317,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v.out,505,8563,488,8308,0,0,0,161,1,0,252,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2128,0,0,0,0,0,0,0,0,0,0,0,0,0
318,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/codeBlock88206_18.v.out,296,5355,288,5099,0,0,0,182,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1440,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
319,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/codeBlock89324_18.v.out,197,3461,197,3461,0,0,0,98,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,576,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
320,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/codeBlock98050_18.v.out,296,5355,288,5099,0,0,0,182,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1440,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
321,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/codeBlock99168_18.v.out,197,3461,197,3461,0,0,0,98,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,576,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
322,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/counter_14_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
323,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/counter_31_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
324,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/counter_31_2.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
325,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/counter_41_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
326,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/counter_41_1_32.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
327,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/counter_63_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
328,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/counter_63_2.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
329,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/dft_16_top_18.v.out,167,2887,167,2887,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
330,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/dsp_signed_mac_18_13_23_32.v.out,18,244,16,180,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,86,3,0,0,0,0,0,0,0,0,0,0,0,0,0
331,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/dsp_signed_mult_18x18_unit_18_18_1.v.out,22,374,20,300,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,74,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,149,0,0,0,0,0,0,0,0,0,0,0,0,0
332,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/dsp_signed_mult_18x18_unit_18_36_0.v.out,18,296,16,224,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
333,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/dual_port_ram.v.out,17,2907,9,1167,1,1728,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
334,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v.out,233,4041,201,3465,0,0,0,131,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1730,0,0,0,0,0,0,0,0,0,0,0,0,0
335,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_9.v.out,72,1143,63,981,0,0,0,39,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,488,0,0,0,0,0,0,0,0,0,0,0,0,0
336,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_1810_9_1.v.out,99,1665,99,1665,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,325,0,0,0,0,0,0,0,0,0,0,0,0,0
337,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v.out,329,5897,329,5897,0,0,0,114,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1153,0,0,0,0,0,0,0,0,0,0,0,0,0
338,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_sub_core_18_18_9.v.out,72,1143,63,981,0,0,0,39,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,488,0,0,0,0,0,0,0,0,0,0,0,0,0
339,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/fp_rounding_unit_1_32_11.v.out,15,232,14,200,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,0,0,0,0,0,0
340,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/fp_rounding_unit_1_37_10.v.out,15,267,14,230,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,37,0,0,0,0,0,0,0,0,0,0,0,37,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,0,0,0,0,0,0
341,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v.out,167,2887,167,2887,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
342,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v.out,397,5837,397,5837,0,0,0,37,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
343,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/matrix_times_two_vectors_18_10_2_672_16_1.v.out,91,1519,91,1519,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
344,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multfix_alt_dsp_18.v.out,12,218,12,218,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
345,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v.out,355,6135,355,6135,0,0,0,44,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,450,0,0,0,0,0,0,0,0,0,0,0,0,0
346,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64.v.out,355,6135,355,6135,0,0,0,44,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,450,0,0,0,0,0,0,0,0,0,0,0,0,0
347,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v.out,233,2953,233,2953,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
348,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v.out,155,2603,104,1736,0,0,0,102,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,867,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,867,0,0,0,0,0,0,0,0,0,0,0,0,0
349,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/ram_288_0_42.v.out,8,1166,8,1166,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
350,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/ram_288_0_64.v.out,8,1166,8,1166,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
351,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shiftRegFIFO_2_1.v.out,6,6,6,6,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
352,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shiftRegFIFO_5_1.v.out,9,9,9,9,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
353,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_16_1.v.out,35,579,35,579,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
354,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_16_3.v.out,35,579,35,579,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
355,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_10.v.out,67,1155,67,1155,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
356,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_14.v.out,67,1155,67,1155,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
357,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_18.v.out,67,1155,67,1155,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
358,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_3.v.out,67,1155,67,1155,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
359,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_6.v.out,67,1155,67,1155,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
360,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_910.v.out,21,327,21,327,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
361,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_12.v.out,7,7,7,7,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
362,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_1.v.out,6,57,6,57,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0
363,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_10.v.out,15,219,15,219,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,180,0,0,0,0,0,0,0,0,0,0,0,0,0
364,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_14.v.out,19,291,19,291,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,252,0,0,0,0,0,0,0,0,0,0,0,0,0
365,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v.out,23,363,23,363,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,324,0,0,0,0,0,0,0,0,0,0,0,0,0
366,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_3.v.out,8,93,8,93,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,54,0,0,0,0,0,0,0,0,0,0,0,0,0
367,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_6.v.out,11,147,11,147,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,0,0,0,0,0,0
368,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_1_2.v.out,7,7,7,7,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
369,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_1_3.v.out,8,8,8,8,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
370,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/sigmoid_core_18_18_10_32_1.v.out,191,1991,92,1117,0,0,0,114,1,0,0,2,0,0,0,0,5,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,32,0,0,32,0,0,0,0,0,0,0,0,0,0,901,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0
371,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/single_port_ram.v.out,9,1454,5,584,1,1728,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,295,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
372,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v.out,154,2703,152,2639,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,32,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
373,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage2_Ct_buffer_18_2_16_64.v.out,62,1793,59,1759,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0
374,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage2_mt_buffer_18_2_16_64_32.v.out,72,1234,50,1212,0,0,0,35,2,0,0,0,0,0,0,4,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0
375,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage2_parameter_buffer_18_2_16_64.v.out,452,8081,452,8081,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
376,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage3_X_Y_buffer_18_16_2_10_32_64.v.out,98,1799,82,1783,0,0,0,43,2,0,0,0,0,0,0,4,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,32,0,0,0,0,0,0,0,0,0,6,0,0,0,293,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0
377,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage3_parameter_buffer_18_2_16_64_2048.v.out,45,727,43,694,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
378,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/subfxp_18_1.v.out,6,91,5,73,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
379,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/sum_complex_vector_unit_18_18_16_42.v.out,171,2948,104,1749,0,0,0,103,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,608,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,591,0,0,0,0,0,0,0,0,0,0,0,0,0
380,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/sum_complex_vector_unit_18_18_16_64.v.out,171,2948,104,1749,0,0,0,103,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,608,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,591,0,0,0,0,0,0,0,0,0,0,0,0,0
381,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/tanh_core_18_18_10_32_1.v.out,191,1991,92,1117,0,0,0,114,1,0,0,2,0,0,0,0,5,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,32,0,0,32,0,0,0,0,0,0,0,0,0,0,901,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0
382,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_Wfc_0.v.out,42,1190,41,1184,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
383,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_Wic_0.v.out,42,1190,41,1184,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
384,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_Woc_0.v.out,42,1190,41,1184,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
385,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_bc_0.v.out,42,1190,41,1184,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
386,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_bf_0.v.out,42,1190,41,1184,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
387,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_bi_0.v.out,42,1190,41,1184,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
388,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_bo_0.v.out,42,1190,41,1184,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
389,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_2_64_2048_Wym_imag_half_0.v.out,28,716,27,705,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
390,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_2_64_2048_Wym_real_half_0.v.out,28,716,27,705,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
391,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Wcxr_imag_half_0.v.out,28,722,27,710,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
392,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Wcxr_real_half_0.v.out,28,722,27,710,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
393,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Wfxr_imag_half_0.v.out,28,722,27,710,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
394,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Wfxr_real_half_0.v.out,28,722,27,710,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
395,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Wixr_imag_half_0.v.out,28,722,27,710,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
396,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Wixr_real_half_0.v.out,28,722,27,710,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
397,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Woxr_imag_half_0.v.out,28,722,27,710,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
398,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Woxr_real_half_0.v.out,28,722,27,710,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
399,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small.v.out,639,11111,639,11111,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
400,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_1_18_10_160_512_1_16_1.v.out,171,2755,167,2751,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
401,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v.out,705,12129,705,12129,0,0,0,255,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4034,0,0,0,0,0,0,0,0,0,0,0,0,0
402,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v.out,76,1214,75,1197,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
403,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/abs_unit_18.v.out,11,96,10,78,0,0,0,4,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0
404,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/addfxp_18_1.v.out,6,91,5,73,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
405,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v.out,300,5009,290,4880,0,0,0,101,1,0,126,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1354,0,0,0,0,0,0,0,0,0,0,0,0,0
406,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/codeBlock88206_18.v.out,296,5355,288,5099,0,0,0,182,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1440,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
407,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/codeBlock89324_18.v.out,197,3461,197,3461,0,0,0,98,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,576,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
408,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/codeBlock98050_18.v.out,296,5355,288,5099,0,0,0,182,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1440,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
409,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/codeBlock99168_18.v.out,197,3461,197,3461,0,0,0,98,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,576,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
410,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/counter_30_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
411,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/counter_31_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
412,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/counter_41_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
413,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/counter_41_1_32.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
414,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/counter_63_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
415,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/dft_16_top_18.v.out,167,2887,167,2887,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
416,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/dsp_signed_mac_18_13_23_32.v.out,18,244,16,180,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,86,3,0,0,0,0,0,0,0,0,0,0,0,0,0
417,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/dsp_signed_mult_18x18_unit_18_18_1.v.out,22,374,20,300,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,74,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,149,0,0,0,0,0,0,0,0,0,0,0,0,0
418,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/dsp_signed_mult_18x18_unit_18_36_0.v.out,18,296,16,224,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
419,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/dual_port_ram.v.out,17,2907,9,1167,1,1728,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
420,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v.out,121,2025,105,1737,0,0,0,67,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,866,0,0,0,0,0,0,0,0,0,0,0,0,0
421,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_9.v.out,72,1143,63,981,0,0,0,39,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,488,0,0,0,0,0,0,0,0,0,0,0,0,0
422,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v.out,99,1665,99,1665,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,325,0,0,0,0,0,0,0,0,0,0,0,0,0
423,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_18_10_16_1.v.out,169,2953,169,2953,0,0,0,58,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,577,0,0,0,0,0,0,0,0,0,0,0,0,0
424,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_sub_core_18_18_9.v.out,72,1143,63,981,0,0,0,39,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,488,0,0,0,0,0,0,0,0,0,0,0,0,0
425,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/fp_rounding_unit_1_32_11.v.out,15,232,14,200,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,0,0,0,0,0,0
426,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/fp_rounding_unit_1_37_10.v.out,15,267,14,230,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,37,0,0,0,0,0,0,0,0,0,0,0,37,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,0,0,0,0,0,0
427,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/idft_16_top_18.v.out,167,2887,167,2887,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
428,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v.out,205,2925,205,2925,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
429,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/matrix_times_two_vectors_18_10_1_672_16_1.v.out,57,907,57,907,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
430,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/multfix_alt_dsp_18.v.out,12,218,12,218,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
431,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42.v.out,191,3217,191,3217,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,226,0,0,0,0,0,0,0,0,0,0,0,0,0
432,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.v.out,191,3217,191,3217,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,226,0,0,0,0,0,0,0,0,0,0,0,0,0
433,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v.out,121,1481,121,1481,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
434,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/pipelined_input_18_1_16.v.out,71,1159,54,870,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,289,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,289,0,0,0,0,0,0,0,0,0,0,0,0,0
435,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/ram_288_0_42.v.out,8,1166,8,1166,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
436,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/ram_288_0_64.v.out,8,1166,8,1166,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
437,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shiftRegFIFO_2_1.v.out,6,6,6,6,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
438,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shiftRegFIFO_5_1.v.out,9,9,9,9,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
439,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_1.v.out,35,579,35,579,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
440,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10.v.out,35,579,35,579,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
441,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14.v.out,35,579,35,579,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
442,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_18.v.out,35,579,35,579,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
443,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_3.v.out,35,579,35,579,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
444,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_6.v.out,35,579,35,579,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
445,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_910.v.out,21,327,21,327,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
446,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_unit_12.v.out,7,7,7,7,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
447,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_unit_18_1.v.out,6,57,6,57,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0
448,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_unit_18_10.v.out,15,219,15,219,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,180,0,0,0,0,0,0,0,0,0,0,0,0,0
449,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_unit_18_14.v.out,19,291,19,291,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,252,0,0,0,0,0,0,0,0,0,0,0,0,0
450,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_unit_18_18.v.out,23,363,23,363,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,324,0,0,0,0,0,0,0,0,0,0,0,0,0
451,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_unit_18_3.v.out,8,93,8,93,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,54,0,0,0,0,0,0,0,0,0,0,0,0,0
452,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_unit_18_6.v.out,11,147,11,147,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,0,0,0,0,0,0
453,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_unit_1_2.v.out,7,7,7,7,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
454,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_unit_1_3.v.out,8,8,8,8,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
455,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/sigmoid_core_18_18_10_32_1.v.out,191,1991,92,1117,0,0,0,114,1,0,0,2,0,0,0,0,5,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,32,0,0,32,0,0,0,0,0,0,0,0,0,0,901,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0
456,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/single_port_ram.v.out,9,1454,5,584,1,1728,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,295,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
457,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage1_parameter_buffer_18_1_16_42_2688.v.out,82,1407,80,1343,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,32,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
458,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_Ct_buffer_18_1_16_64.v.out,42,1178,41,1177,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0
459,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_mt_buffer_18_1_16_64_32.v.out,72,1234,50,1212,0,0,0,35,2,0,0,0,0,0,0,4,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0
460,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v.out,228,4049,228,4049,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
461,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v.out,98,1799,82,1783,0,0,0,43,2,0,0,0,0,0,0,4,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,32,0,0,0,0,0,0,0,0,0,6,0,0,0,293,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0
462,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v.out,27,403,25,370,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
463,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/subfxp_18_1.v.out,6,91,5,73,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
464,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/sum_complex_vector_unit_18_18_16_42.v.out,171,2948,104,1749,0,0,0,103,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,608,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,591,0,0,0,0,0,0,0,0,0,0,0,0,0
465,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/sum_complex_vector_unit_18_18_16_64.v.out,171,2948,104,1749,0,0,0,103,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,608,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,591,0,0,0,0,0,0,0,0,0,0,0,0,0
466,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/tanh_core_18_18_10_32_1.v.out,191,1991,92,1117,0,0,0,114,1,0,0,2,0,0,0,0,5,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,32,0,0,32,0,0,0,0,0,0,0,0,0,0,901,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0
467,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_Wfc_0.v.out,22,596,22,596,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
468,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_Wic_0.v.out,22,596,22,596,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
469,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_Woc_0.v.out,22,596,22,596,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
470,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_bc_0.v.out,22,596,22,596,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
471,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_bf_0.v.out,22,596,22,596,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
472,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_bi_0.v.out,22,596,22,596,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
473,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_bo_0.v.out,22,596,22,596,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
474,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_1_64_2048_Wym_imag_half_0.v.out,15,359,15,359,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
475,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_1_64_2048_Wym_real_half_0.v.out,15,359,15,359,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
476,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Wcxr_imag_half_0.v.out,15,362,15,362,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
477,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Wcxr_real_half_0.v.out,15,362,15,362,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
478,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Wfxr_imag_half_0.v.out,15,362,15,362,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
479,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Wfxr_real_half_0.v.out,15,362,15,362,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
480,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Wixr_imag_half_0.v.out,15,362,15,362,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
481,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Wixr_real_half_0.v.out,15,362,15,362,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
482,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Woxr_imag_half_0.v.out,15,362,15,362,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
483,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Woxr_real_half_0.v.out,15,362,15,362,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
484,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v.out,419,8209,307,7712,0,0,0,241,2,0,0,12,28,0,0,33,13,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,154,14,0,0,0,0,192,0,0,0,0,0,0,0,0,0,0,0,135,271,0,0,0,0,0,0,0,0,0,0,0,0,0,0,316,0,1092,0,0,0,0,0,0,0,0,0,0,0
485,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v.out,119,4313,119,4313,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
486,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub.v.out,45,591,45,591,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,338,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
487,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_AlignModule.v.out,8,71,8,71,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
488,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_AlignShift1.v.out,12,74,6,68,0,0,0,18,0,0,0,0,5,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
489,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_AlignShift2.v.out,11,63,5,57,0,0,0,17,0,0,0,0,5,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
490,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_ExceptionModule.v.out,23,61,13,51,0,0,0,15,2,0,0,5,8,0,0,0,1,0,0,0,4,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
491,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_ExecutionModule.v.out,12,79,9,44,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,17,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
492,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_NormalizeModule.v.out,16,116,4,56,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,82,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
493,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_NormalizeShift1.v.out,19,152,7,140,0,0,0,20,0,0,0,0,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
494,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_NormalizeShift2.v.out,14,62,13,61,0,0,0,6,0,0,0,0,21,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,6,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
495,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_PrealignModule.v.out,30,295,16,95,0,0,0,19,64,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
496,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_RoundModule.v.out,35,124,19,72,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,7,5,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
497,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_16.v.out,27,348,27,348,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,165,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
498,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_ExecuteModule.v.out,15,103,12,95,0,0,0,7,0,0,0,0,10,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
499,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_NormalizeModule.v.out,8,114,6,50,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
500,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_PrepModule.v.out,23,86,14,77,0,0,0,15,0,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
501,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_RoundModule.v.out,12,90,12,90,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
502,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/dpram.v.out,17,363,9,151,1,32768,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,86,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
503,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_Block_entry_proc_proc505.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
504,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_ap_hadd_0_full_dsp_16.v.out,6,51,6,51,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
505,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_ap_hmul_0_max_dsp_16.v.out,6,51,6,51,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
506,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v.out,249,2397,222,2370,0,0,0,58,10,0,0,0,2,0,0,0,0,0,0,0,22,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
507,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.v.out,99,349,54,285,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
508,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.v.out,14,78,14,78,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
509,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v.out,99,365,55,317,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,158,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
510,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.v.out,14,82,14,82,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
511,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.v.out,101,381,51,297,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,172,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
512,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.v.out,13,81,13,81,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
513,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.v.out,55,138,28,107,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
514,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.v.out,14,84,14,84,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
515,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w12_d6_S.v.out,46,169,17,66,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
516,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w12_d6_S_shiftReg.v.out,16,106,11,101,0,0,0,12,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
517,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w16_d2_S_x0.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
518,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w16_d2_S_x0_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
519,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w4_d2_S_x.v.out,45,124,17,30,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
520,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w4_d2_S_x_shiftReg.v.out,8,20,7,19,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
521,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w6_d6_S.v.out,46,145,17,42,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
522,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w6_d6_S_shiftReg.v.out,16,58,11,53,0,0,0,12,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
523,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.v.out,17,167,17,167,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,17,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
524,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.v.out,17,167,17,167,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,17,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
525,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v.out,187,1497,110,1207,0,0,0,135,10,0,0,0,4,0,0,4,3,0,0,0,21,43,0,0,0,0,0,0,0,0,0,0,79,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,360,8,0,0,0,0,0,0,243,0,0,0,0,0,0,9,6,0,0,0,0,0,0,0,0,0,0,0,0,0
526,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_2.v.out,41,202,28,183,0,0,0,29,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,29,4,0,0,0,0,0,0,4,0,0,0,0,0,0,21,20,0,0,0,0,0,0,0,0,0,0,0,0,0
527,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v.out,76,306,45,269,0,0,0,53,8,0,0,0,4,0,0,0,0,0,0,0,12,2,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,18,3,0,0,0,0,0,0,12,0,0,0,0,0,0,6,7,0,0,0,0,0,0,0,0,0,0,0,0,0
528,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v.out,50,233,30,183,0,0,0,37,5,0,0,0,2,0,0,0,0,0,0,0,5,4,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,0,16,0,0,0,0,0,0,0,0,0,0,0,0
529,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v.out,66,307,42,269,0,0,0,45,4,0,0,0,4,0,0,2,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,33,3,0,0,0,0,0,0,17,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
530,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v.out,146,1047,97,944,0,0,0,90,8,0,0,0,4,0,0,4,0,0,0,0,13,24,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,32,20,13,0,0,0,0,0,0,0,0,0,0,167,4,0,0,0,0,0,0,33,0,0,0,0,0,0,5,2,32,0,0,0,0,0,0,0,0,0,0,0,0
531,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_writeOutputs_unaligned.v.out,189,15519,155,15484,0,0,0,125,5,0,0,0,2,0,0,0,2,0,0,0,3085,1071,1096,0,2048,1024,0,0,0,0,0,0,42,0,0,0,0,32,44,12,0,0,0,0,0,0,0,0,0,0,1145,2,0,0,0,0,0,0,77,0,0,0,0,0,0,3,16,32,0,0,0,0,0,0,0,0,0,0,0,0
532,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/matmul_4x4_systolic.v.out,94,1503,83,1337,0,0,0,26,1,0,0,0,0,0,0,0,16,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,8,96,32,0,0,0,0,0,0,0,1,0,0,161,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0
533,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/output_logic.v.out,90,2337,40,925,0,0,0,59,1,0,0,5,0,0,0,11,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,64,5,0,0,32,0,112,80,0,0,0,0,0,0,0,0,0,0,1209,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,290,0,0,0,0,0,0,0,0,0,0,0,0,0
534,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/processing_element.v.out,20,114,14,108,0,0,0,12,3,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0
535,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/qadd.v.out,3,96,3,96,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
536,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/qmult.v.out,3,64,3,64,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
537,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/ram.v.out,42,1149,10,317,1,16384,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,192,0,0,0,0,0,0,0,0,0,0,0,392,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
538,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/seq_mac.v.out,23,400,18,334,0,0,0,12,0,0,0,0,16,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0
539,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/systolic_data_setup.v.out,124,1052,52,688,0,0,0,106,11,0,0,0,4,0,0,4,8,0,0,0,256,0,0,0,0,0,0,0,0,0,16,0,64,0,0,0,96,0,112,32,0,0,0,0,0,0,10,10,0,0,138,0,0,0,0,0,0,0,20,0,0,0,0,0,0,208,2,0,0,0,0,0,0,0,0,0,0,0,0,0
540,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/systolic_pe_matrix.v.out,89,1092,79,1052,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
541,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium.v.out,1166,17955,1166,17955,0,0,0,102,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
542,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/accumulator_24_30_4.v.out,14,298,11,237,0,0,0,9,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,150,30,0,0,0,0,0,0,0,0,0,0,0,0,0
543,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_00.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
544,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_01.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
545,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_02.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
546,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_03.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
547,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_04.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
548,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_05.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
549,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_10.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
550,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_11.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
551,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_12.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
552,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_13.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
553,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_14.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
554,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_15.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
555,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_20.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
556,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_21.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
557,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_22.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
558,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_23.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
559,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_24.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
560,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_25.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
561,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_30.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
562,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_31.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
563,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_32.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
564,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_33.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
565,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_34.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
566,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_35.v.out,12,156,12,156,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
567,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dot_product_16_8_30_4.v.out,29,444,29,444,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,145,0,0,0,0,0,0,0,0,0,0,0,0,0,0
568,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dsp_block_16_8_false.v.out,19,518,15,262,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0
569,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dsp_block_16_8_true.v.out,19,518,15,262,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0
570,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dual_port_ram.v.out,17,219,9,95,1,224,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
571,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_0.v.out,376,9560,223,5568,0,0,0,360,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,3391,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
572,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_1.v.out,371,9439,218,5447,0,0,0,355,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,3270,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
573,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_10.v.out,326,8350,173,4358,0,0,0,310,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2181,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
574,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_11.v.out,321,8229,168,4237,0,0,0,305,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2060,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
575,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_12.v.out,316,8108,163,4116,0,0,0,300,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,1939,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
576,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_13.v.out,311,7987,158,3995,0,0,0,295,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,1818,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
577,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_14.v.out,306,7866,153,3874,0,0,0,290,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,1697,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
578,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_15.v.out,301,7745,148,3753,0,0,0,285,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,1576,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
579,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_16.v.out,296,7624,143,3632,0,0,0,280,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,1455,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
580,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_17.v.out,291,7503,138,3511,0,0,0,275,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,1334,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
581,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_18.v.out,286,7382,133,3390,0,0,0,270,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,1213,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
582,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_19.v.out,281,7261,128,3269,0,0,0,265,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,1092,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
583,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2.v.out,366,9318,213,5326,0,0,0,350,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,3149,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
584,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_20.v.out,276,7140,123,3148,0,0,0,260,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,971,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
585,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_21.v.out,271,7019,118,3027,0,0,0,255,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,850,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
586,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_22.v.out,266,6898,113,2906,0,0,0,250,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,729,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
587,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_23.v.out,261,6777,108,2785,0,0,0,245,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,608,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
588,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_3.v.out,361,9197,208,5205,0,0,0,345,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,3028,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
589,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_4.v.out,356,9076,203,5084,0,0,0,340,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2907,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
590,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_5.v.out,351,8955,198,4963,0,0,0,335,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2786,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
591,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_6.v.out,346,8834,193,4842,0,0,0,330,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2665,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
592,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_7.v.out,341,8713,188,4721,0,0,0,325,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2544,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
593,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_8.v.out,336,8592,183,4600,0,0,0,320,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2423,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
594,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_9.v.out,331,8471,178,4479,0,0,0,315,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2302,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
595,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_adder_30_3.v.out,19,574,14,409,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,165,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,198,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
596,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/pipelined_xor_tree_16.v.out,67,82,52,67,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0
597,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/pooling.v.out,35,275,19,184,0,0,0,26,2,0,0,5,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,1,0,0,0,0,0,0,0,0,1,0,0,80,0,0,0,0,0,0,35,64,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
598,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v.out,227,2385,168,2135,0,0,0,137,5,0,0,13,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,2,12,0,0,0,0,74,0,0,0,0,0,0,0,2,1,0,0,168,0,0,0,0,0,0,5,384,0,0,0,0,0,0,0,12,49,0,0,0,0,0,0,0,0,0,0,0,0
599,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v.out,50,410,50,410,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
600,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output.v.out,161,1597,97,1254,0,0,0,103,0,0,0,17,0,0,0,4,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,12,0,0,0,0,96,0,0,0,0,0,0,0,6,1,0,0,220,0,0,0,0,0,0,399,0,0,0,0,0,0,0,0,58,0,0,0,0,0,0,0,0,0,0,0,0,0
601,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_0_0.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
602,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_0_1.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
603,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_0_2.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
604,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_0_3.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
605,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_1_0.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
606,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_1_1.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
607,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_1_2.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
608,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_1_3.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
609,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_2_0.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
610,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_2_1.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
611,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_2_2.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
612,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_2_3.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
613,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_3_0.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
614,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_3_1.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
615,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_3_2.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
616,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_3_3.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
617,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_4_0.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
618,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_4_1.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
619,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_4_2.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
620,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_4_3.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
621,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_5_0.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
622,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_5_1.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
623,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_5_2.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
624,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_5_3.v.out,62,500,33,261,0,0,0,45,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,81,0,0,0,0,0,0,1,0,0,0,0,0,0,0,34,32,0,0,0,0,0,0,0,0,0,0,0,0,0
625,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_00.v.out,15,111,15,111,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
626,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_01.v.out,15,111,15,111,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
627,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_02.v.out,15,111,15,111,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
628,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_03.v.out,15,111,15,111,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
629,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_04.v.out,15,111,15,111,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
630,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_05.v.out,15,111,15,111,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
631,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_20.v.out,15,111,15,111,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
632,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_21.v.out,15,111,15,111,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
633,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_22.v.out,15,111,15,111,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
634,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_23.v.out,15,111,15,111,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
635,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_24.v.out,15,111,15,111,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
636,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_25.v.out,15,111,15,111,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
637,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v.out,49,878,34,578,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,300,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,300,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
638,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_dsp_16.v.out,51,475,15,169,0,0,0,44,0,0,0,0,4,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0
639,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_transform_0.v.out,528,8530,494,7924,0,0,0,269,0,0,1152,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,601,0,0,0,0,0,0,1285,216,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0
640,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_transform_1.v.out,528,8530,494,7924,0,0,0,269,0,0,1152,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,601,0,0,0,0,0,0,1285,216,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0
641,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_transform_2.v.out,528,8530,494,7924,0,0,0,269,0,0,1152,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,601,0,0,0,0,0,0,1285,216,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0
642,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_transform_3.v.out,528,8530,494,7924,0,0,0,269,0,0,1152,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,601,0,0,0,0,0,0,1285,216,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0
643,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small.v.out,444,6686,444,6686,0,0,0,52,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
644,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/accumulator_24_30_3.v.out,13,268,10,207,0,0,0,8,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,120,30,0,0,0,0,0,0,0,0,0,0,0,0,0
645,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_00.v.out,12,159,12,159,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
646,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_01.v.out,12,159,12,159,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
647,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_02.v.out,12,159,12,159,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
648,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_03.v.out,12,159,12,159,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
649,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_04.v.out,12,159,12,159,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
650,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_05.v.out,12,159,12,159,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
651,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_10.v.out,12,159,12,159,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
652,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_11.v.out,12,159,12,159,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
653,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_12.v.out,12,159,12,159,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
654,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_13.v.out,12,159,12,159,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
655,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_14.v.out,12,159,12,159,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
656,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_15.v.out,12,159,12,159,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
657,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/dot_product_16_8_30_2.v.out,14,211,14,211,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0
658,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/dsp_block_16_8_false.v.out,19,518,15,262,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0
659,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
660,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_0.v.out,316,8108,163,4116,0,0,0,300,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,1939,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
661,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_1.v.out,311,7987,158,3995,0,0,0,295,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,1818,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
662,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_10.v.out,266,6898,113,2906,0,0,0,250,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,729,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
663,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_11.v.out,261,6777,108,2785,0,0,0,245,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,608,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
664,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_2.v.out,306,7866,153,3874,0,0,0,290,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,1697,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
665,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_3.v.out,301,7745,148,3753,0,0,0,285,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,1576,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
666,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_4.v.out,296,7624,143,3632,0,0,0,280,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,1455,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
667,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_5.v.out,291,7503,138,3511,0,0,0,275,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,1334,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
668,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_6.v.out,286,7382,133,3390,0,0,0,270,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,1213,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
669,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_7.v.out,281,7261,128,3269,0,0,0,265,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,1092,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
670,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_8.v.out,276,7140,123,3148,0,0,0,260,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,971,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
671,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_9.v.out,271,7019,118,3027,0,0,0,255,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,850,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
672,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_adder_30_3.v.out,19,574,14,409,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,165,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,198,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
673,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/pipelined_xor_tree_16.v.out,67,82,52,67,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0
674,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/pooling.v.out,35,275,19,184,0,0,0,26,2,0,0,5,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,1,0,0,0,0,0,0,0,0,1,0,0,80,0,0,0,0,0,0,35,64,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
675,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/processing_element.v.out,167,1521,108,1271,0,0,0,119,5,0,0,13,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,2,12,0,0,0,0,74,0,0,0,0,0,0,0,2,1,0,0,168,0,0,0,0,0,0,5,192,0,0,0,0,0,0,0,12,49,0,0,0,0,0,0,0,0,0,0,0,0
676,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v.out,26,206,26,206,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
677,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/store_output.v.out,125,1034,61,682,0,0,0,91,0,0,0,17,0,0,0,4,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,12,0,0,0,0,97,0,0,0,0,0,0,0,6,1,0,0,228,0,0,0,0,0,0,208,0,0,0,0,0,0,0,0,60,0,0,0,0,0,0,0,0,0,0,0,0,0
678,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_0_0.v.out,62,514,33,269,0,0,0,45,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,85,0,0,0,0,0,0,1,0,0,0,0,0,0,0,36,34,0,0,0,0,0,0,0,0,0,0,0,0,0
679,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_0_1.v.out,62,514,33,269,0,0,0,45,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,85,0,0,0,0,0,0,1,0,0,0,0,0,0,0,36,34,0,0,0,0,0,0,0,0,0,0,0,0,0
680,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_1_0.v.out,62,514,33,269,0,0,0,45,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,85,0,0,0,0,0,0,1,0,0,0,0,0,0,0,36,34,0,0,0,0,0,0,0,0,0,0,0,0,0
681,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_1_1.v.out,62,514,33,269,0,0,0,45,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,85,0,0,0,0,0,0,1,0,0,0,0,0,0,0,36,34,0,0,0,0,0,0,0,0,0,0,0,0,0
682,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_2_0.v.out,62,514,33,269,0,0,0,45,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,85,0,0,0,0,0,0,1,0,0,0,0,0,0,0,36,34,0,0,0,0,0,0,0,0,0,0,0,0,0
683,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_2_1.v.out,62,514,33,269,0,0,0,45,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,85,0,0,0,0,0,0,1,0,0,0,0,0,0,0,36,34,0,0,0,0,0,0,0,0,0,0,0,0,0
684,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_3_0.v.out,62,514,33,269,0,0,0,45,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,85,0,0,0,0,0,0,1,0,0,0,0,0,0,0,36,34,0,0,0,0,0,0,0,0,0,0,0,0,0
685,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_3_1.v.out,62,514,33,269,0,0,0,45,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,85,0,0,0,0,0,0,1,0,0,0,0,0,0,0,36,34,0,0,0,0,0,0,0,0,0,0,0,0,0
686,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_4_0.v.out,62,514,33,269,0,0,0,45,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,85,0,0,0,0,0,0,1,0,0,0,0,0,0,0,36,34,0,0,0,0,0,0,0,0,0,0,0,0,0
687,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_4_1.v.out,62,514,33,269,0,0,0,45,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,85,0,0,0,0,0,0,1,0,0,0,0,0,0,0,36,34,0,0,0,0,0,0,0,0,0,0,0,0,0
688,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_5_0.v.out,62,514,33,269,0,0,0,45,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,85,0,0,0,0,0,0,1,0,0,0,0,0,0,0,36,34,0,0,0,0,0,0,0,0,0,0,0,0,0
689,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_5_1.v.out,62,514,33,269,0,0,0,45,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,85,0,0,0,0,0,0,1,0,0,0,0,0,0,0,36,34,0,0,0,0,0,0,0,0,0,0,0,0,0
690,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/weight_cache_2048_8_0_weight_init_00.v.out,15,111,15,111,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
691,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/weight_cache_2048_8_0_weight_init_01.v.out,15,111,15,111,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
692,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/weight_cache_2048_8_0_weight_init_02.v.out,15,111,15,111,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
693,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/weight_cache_2048_8_0_weight_init_03.v.out,15,111,15,111,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
694,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/weight_cache_2048_8_0_weight_init_04.v.out,15,111,15,111,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
695,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/weight_cache_2048_8_0_weight_init_05.v.out,15,111,15,111,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
696,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_adder_16_20_4.v.out,49,878,34,578,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,300,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,300,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
697,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_dsp_16.v.out,51,475,15,169,0,0,0,44,0,0,0,0,4,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0
698,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v.out,516,8338,482,7732,0,0,0,269,0,0,1152,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,601,0,0,0,0,0,0,1285,216,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0
699,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_1.v.out,516,8338,482,7732,0,0,0,269,0,0,1152,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,601,0,0,0,0,0,0,1285,216,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0
700,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer.v.out,285,6066,210,5885,0,0,0,183,3,0,0,36,7,0,0,12,15,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,208,6,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,457,134,0,0,0,0,0,0,66,0,0,0,0,0,0,0,78,0,1404,0,0,0,0,0,0,0,0,0,0,0
701,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub.v.out,45,590,45,590,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,157,0,0,0,0,0,0,0,0,0,0,0,0,0,0
702,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_AlignModule.v.out,8,71,8,71,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
703,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_AlignShift1.v.out,11,114,9,112,0,0,0,11,1,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
704,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_AlignShift2.v.out,11,63,5,57,0,0,0,17,0,0,0,0,5,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
705,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_ExceptionModule.v.out,23,61,13,51,0,0,0,15,2,0,0,5,8,0,0,0,1,0,0,0,4,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
706,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_ExecutionModule.v.out,13,84,10,49,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,17,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
707,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_NormalizeModule.v.out,16,116,4,56,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,82,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
708,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_NormalizeShift1.v.out,26,175,7,140,0,0,0,41,3,0,0,0,10,0,0,0,4,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0
709,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_NormalizeShift2.v.out,14,62,13,61,0,0,0,6,0,0,0,0,21,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,6,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
710,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_PrealignModule.v.out,30,295,16,95,0,0,0,19,64,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
711,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_RoundModule.v.out,36,130,20,78,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,7,5,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
712,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_16.v.out,27,343,27,343,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,0,0,0,0,0,0,0,0,0,0,0,0
713,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_ExecuteModule.v.out,15,103,12,95,0,0,0,7,0,0,0,0,10,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
714,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_NormalizeModule.v.out,9,119,7,55,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
715,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_PrepModule.v.out,23,86,14,77,0,0,0,15,0,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
716,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_RoundModule.v.out,12,90,12,90,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
717,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v.out,39,600,33,532,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,64,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0
718,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic.v.out,82,733,27,367,0,0,0,71,10,0,0,0,2,0,0,2,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,32,64,0,0,0,64,0,160,0,0,0,0,0,0,0,8,7,0,0,42,0,0,0,0,0,0,0,20,0,0,0,0,0,0,16,9,0,0,0,0,0,0,0,0,0,0,0,0,0
719,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic.v.out,21,249,13,161,0,0,0,12,1,0,0,0,0,0,0,2,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,64,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,10,0,0,0,0,0,0,8,65,0,0,0,0,0,0,0,0,0,0,0,0,0
720,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/pe_array.v.out,17,198,17,198,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
721,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v.out,12,118,9,100,0,0,0,7,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
722,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v.out,42,1149,10,317,1,16384,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,192,0,0,0,0,0,0,0,0,0,0,0,392,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
723,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_add.v.out,9,114,9,114,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0
724,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_mul.v.out,9,114,9,114,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0
725,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_sub.v.out,9,114,9,114,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0
726,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer.v.out,36,2130,36,2130,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
727,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_a.v.out,56,658,30,446,0,0,0,81,64,0,0,16,56,0,0,0,6,0,0,0,4,3,0,0,0,0,0,0,0,0,31,0,12,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,83,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
728,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_c.v.out,32,350,19,337,0,0,0,81,0,0,0,0,50,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,9,9,0,0,0,0,0,0,0,0,0,0,9,66,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
729,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_d.v.out,53,245,28,181,0,0,0,36,4,0,0,8,11,0,0,0,1,0,0,0,11,9,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
730,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_single.v.out,30,420,30,420,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,170,0,0,0,0,0,0,0,0,0,0,0,0,0,0
731,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPMult_16.v.out,27,343,27,343,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,0,0,0,0,0,0,0,0,0,0,0,0
732,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPMult_ExecuteModule.v.out,15,103,12,95,0,0,0,7,0,0,0,0,10,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
733,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPMult_NormalizeModule.v.out,9,119,7,55,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
734,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPMult_PrepModule.v.out,23,86,14,77,0,0,0,15,0,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
735,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPMult_RoundModule.v.out,12,90,12,90,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
736,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FpAddSub_b.v.out,40,349,12,157,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,33,0,0,0,0,0,0,0,0,0,0,197,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
737,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/fp16_to_fp32.v.out,73,343,5,88,0,0,0,70,12,0,0,0,4,0,0,0,20,0,0,0,55,0,0,0,23,0,0,0,0,0,0,0,5,0,0,0,0,0,12,40,0,0,0,0,0,0,0,0,0,0,110,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0
738,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/fp32_to_fp16.v.out,14,136,3,64,0,0,0,14,0,0,0,0,0,0,0,0,31,0,0,0,0,0,0,0,0,11,0,0,0,0,0,8,8,0,0,0,8,0,16,8,0,0,0,0,0,0,1,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
739,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v.out,172,3910,73,3799,0,0,0,146,6,0,0,89,0,0,0,15,12,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,76,2,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,27,38,0,0,0,0,0,0,0,0,0,0,0,0,0,3,285,0,0,0,0,0,0,0,0,0,0,0,0,0
740,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v.out,559,11109,552,11071,0,0,0,52,1,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,32,0,0,0,0,0,0,0,0,1,0,0,641,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0
741,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic.v.out,542,39024,434,13192,0,0,0,133,1,0,0,5,0,0,0,11,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,8,5,0,0,32,0,40,8,0,0,0,0,0,0,0,0,0,0,25774,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,6434,0,0,0,0,0,0,0,0,0,0,0,0,0
742,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v.out,8,98,8,98,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0
743,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/qadd.v.out,6,103,6,103,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
744,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/qmult.v.out,7,87,7,87,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
745,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/seq_mac.v.out,12,242,12,242,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0
746,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/systolic_data_setup.v.out,676,8547,444,7535,0,0,0,660,43,0,0,0,4,0,0,4,8,0,0,0,1280,0,0,0,0,0,0,0,0,0,64,0,320,0,0,0,144,0,144,16,0,0,0,0,0,0,42,42,0,0,34,0,0,0,0,0,0,0,16,0,0,0,0,0,0,6096,2,0,0,0,0,0,0,0,0,0,0,0,0,0
747,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/systolic_pe_matrix.v.out,1246,20484,1246,20484,0,0,0,401,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
748,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v.out,585,19807,41,18007,0,0,0,696,66,0,0,389,4034,0,0,4,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1267,5,0,0,0,128,224,0,0,0,0,0,0,0,0,1,0,0,72,1040,0,0,0,0,0,0,7,0,0,0,0,0,0,15,3084,0,0,0,0,0,0,0,0,0,0,0,0,0
749,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v.out,84,35010,84,35010,0,0,0,66,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10896,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
750,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/qadd2.v.out,3,48,3,48,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
751,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/sigmoid.v.out,229,424,4,54,0,0,0,227,5,0,0,0,11,0,0,0,10,0,0,0,116,0,0,0,0,0,0,0,0,0,0,48,328,0,0,0,12,48,0,0,0,0,0,0,0,0,4,0,0,0,168,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0
752,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/signedmul.v.out,21,278,14,181,0,0,0,20,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,48,0,32,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,66,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
753,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_b.v.out,9,96,5,41,1,1024,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
754,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_u.v.out,9,5136,5,2057,1,65536,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1032,0,0,0,0,0,0,0,1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
755,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_v.v.out,9,8016,5,3209,1,102400,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1608,0,0,0,0,0,0,0,1600,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
756,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/tanh.v.out,254,465,5,69,0,0,0,253,45,0,0,0,5,0,0,0,9,0,0,0,145,0,0,0,0,0,0,0,0,0,176,0,123,0,0,0,208,0,32,0,0,0,0,0,0,0,11,0,0,0,137,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0
757,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_h.v.out,83,2306,83,2306,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,272,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
758,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x.v.out,116,3410,116,3410,0,0,0,113,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,224,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
759,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_mul_h.v.out,7,5122,7,5122,0,0,0,66,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
760,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_mul_x.v.out,7,8002,7,8002,0,0,0,102,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3200,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
761,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer.v.out,52,4322,20,4205,0,0,0,42,0,0,0,11,2,0,0,11,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,8,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,5,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0
762,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/processing_element.v.out,15,106,7,50,0,0,0,9,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,2,0,0,0,0,16,16,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
763,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v.out,387,7172,387,7172,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2560,0,0,0,0,0,0,0,0,0,0,0,0,0,0
764,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/rounding.v.out,4,81,3,80,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
765,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/spram.v.out,9,10252,5,4103,1,65536,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2054,0,0,0,0,0,0,0,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
766,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v.out,211,3051,124,2176,0,0,0,166,8,0,0,18,0,0,0,17,0,0,0,0,2,0,0,0,0,0,0,0,0,0,21,0,21,10,0,0,0,0,96,0,0,0,0,0,0,0,5,0,0,0,739,0,0,0,0,0,0,2,0,0,0,0,0,0,0,15,1068,0,0,0,0,0,0,0,0,0,0,0,0,0
767,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPAddSub.v.out,7,56,7,56,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
768,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_16.v.out,45,590,45,590,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,157,0,0,0,0,0,0,0,0,0,0,0,0,0,0
769,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_AlignModule.v.out,8,71,8,71,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
770,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_AlignShift1.v.out,11,114,9,112,0,0,0,11,1,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
771,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_AlignShift2.v.out,11,63,5,57,0,0,0,17,0,0,0,0,5,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
772,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_ExceptionModule.v.out,23,61,13,51,0,0,0,15,2,0,0,5,8,0,0,0,1,0,0,0,4,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
773,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_ExecutionModule.v.out,13,84,10,49,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,17,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
774,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_NormalizeModule.v.out,16,116,4,56,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,82,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
775,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_NormalizeShift1.v.out,26,175,7,140,0,0,0,41,3,0,0,0,10,0,0,0,4,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0
776,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_NormalizeShift2.v.out,14,62,13,61,0,0,0,6,0,0,0,0,21,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,6,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
777,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_PrealignModule.v.out,30,295,16,95,0,0,0,19,64,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
778,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_RoundModule.v.out,36,130,20,78,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,7,5,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
779,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPMult.v.out,6,55,6,55,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
780,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPMult_16.v.out,27,343,27,343,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,0,0,0,0,0,0,0,0,0,0,0,0
781,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPMult_ExecuteModule.v.out,15,103,12,95,0,0,0,7,0,0,0,0,10,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
782,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPMult_NormalizeModule.v.out,9,119,7,55,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
783,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPMult_PrepModule.v.out,23,86,14,77,0,0,0,15,0,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
784,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPMult_RoundModule.v.out,12,90,12,90,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
785,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/LUT.v.out,66,102,2,38,0,0,0,65,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,378,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
786,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/LUT1.v.out,34,53,2,21,0,0,0,33,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
787,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/LUT2.v.out,66,86,2,22,0,0,0,65,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,378,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
788,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/comparator.v.out,16,82,16,82,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
789,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/compareRecFN_Fp16.v.out,57,127,31,101,0,0,0,43,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,17,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
790,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/countLeadingZerosfp16.v.out,16,145,4,35,0,0,0,14,10,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
791,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/expunit.v.out,17,197,15,195,0,0,0,10,1,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0
792,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/fNToRecFN.v.out,21,203,13,37,0,0,0,15,0,0,0,0,0,0,0,0,6,0,0,0,0,32,32,0,4,0,0,0,0,0,0,0,2,0,0,0,0,0,32,0,0,0,0,0,0,0,1,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
793,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/fptofixed_para.v.out,18,263,9,85,0,0,0,11,32,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,16,16,0,0,0,0,0,0,0,0,0,0,0,32,32,32,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
794,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/isSigNaNRecFN.v.out,4,10,3,9,0,0,0,3,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
795,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/logunit.v.out,7,71,7,71,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
796,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v.out,97,442,85,430,0,0,0,35,5,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,112,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0
797,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode2_sub.v.out,27,314,27,314,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
798,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode3_exp.v.out,20,260,20,260,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
799,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v.out,56,583,38,430,0,0,0,34,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,144,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
800,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode5_ln.v.out,4,34,4,34,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
801,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode6_sub.v.out,27,314,27,314,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
802,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode7_exp.v.out,20,260,20,260,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
803,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/recFNToRawFN.v.out,11,28,10,27,0,0,0,6,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
804,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/reverseFp16.v.out,2,20,2,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
805,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv.v.out,57,4102,38,3224,0,0,0,34,35,0,0,43,96,0,0,0,1,0,0,0,34,0,0,0,32,800,0,0,0,0,0,0,5,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,8,0,0,1,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
806,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Accumulator.v.out,51,190,27,115,0,0,0,36,5,0,0,15,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,43,0,0,0,0,0,0,0,34,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
807,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Big_Channel.v.out,18,1828,18,1828,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
808,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel.v.out,27,86,19,63,0,0,0,14,3,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
809,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v.out,22,80,22,80,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
810,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/bvb.v.out,30,1134,20,745,0,0,0,50,3,0,0,2,0,0,0,0,0,0,0,0,2,0,0,0,64,320,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,41,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
811,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/dpram.v.out,17,363,9,151,1,32768,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,86,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
812,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher.v.out,57,1869,31,1347,0,0,0,139,4,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,96,96,0,0,0,0,0,0,0,6,0,0,32,0,224,0,0,0,0,0,0,0,0,0,0,0,192,0,0,0,0,0,0,0,0,0,0,0,168,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
813,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v.out,30,114,16,72,0,0,0,22,0,0,0,0,0,0,0,7,1,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,35,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
814,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/spram.v.out,9,92,5,39,1,512,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
815,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test.v.out,14,170,14,170,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
816,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test_submodules/FPMult_16.v.out,27,343,27,343,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,0,0,0,0,0,0,0,0,0,0,0,0
817,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test_submodules/FPMult_ExecuteModule.v.out,15,103,12,95,0,0,0,7,0,0,0,0,10,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
818,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test_submodules/FPMult_NormalizeModule.v.out,9,119,7,55,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
819,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test_submodules/FPMult_PrepModule.v.out,23,86,14,77,0,0,0,15,0,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
820,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test_submodules/FPMult_RoundModule.v.out,12,90,12,90,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
821,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test_submodules/dot_product_16_8_30_4.v.out,29,444,29,444,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,145,0,0,0,0,0,0,0,0,0,0,0,0,0,0
822,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test_submodules/dsp_block_16_8.v.out,19,518,15,262,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0
823,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/test_submodules/seq_mul.v.out,9,114,9,114,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0
824,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v.out,812,10107,780,10020,0,0,0,158,4,0,0,0,2,0,0,2,0,0,0,0,9,3,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,160,4,0,0,0,0,0,0,0,0,0,0,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0
825,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub.v.out,45,591,45,591,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,338,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
826,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_AlignModule.v.out,8,71,8,71,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
827,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_AlignShift1.v.out,12,74,6,68,0,0,0,18,0,0,0,0,5,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
828,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_AlignShift2.v.out,11,63,5,57,0,0,0,17,0,0,0,0,5,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
829,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_ExceptionModule.v.out,23,61,13,51,0,0,0,15,2,0,0,5,8,0,0,0,1,0,0,0,4,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
830,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_ExecutionModule.v.out,12,79,9,44,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,17,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
831,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_NormalizeModule.v.out,16,116,4,56,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,82,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
832,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_NormalizeShift1.v.out,19,152,7,140,0,0,0,20,0,0,0,0,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
833,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_NormalizeShift2.v.out,14,62,13,61,0,0,0,6,0,0,0,0,21,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,6,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
834,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_PrealignModule.v.out,30,295,16,95,0,0,0,19,64,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
835,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_RoundModule.v.out,35,124,19,72,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,7,5,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
836,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPMult_16.v.out,27,348,27,348,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,165,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
837,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPMult_ExecuteModule.v.out,15,103,12,95,0,0,0,7,0,0,0,0,10,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
838,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPMult_NormalizeModule.v.out,8,114,6,50,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
839,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPMult_PrepModule.v.out,23,86,14,77,0,0,0,15,0,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
840,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPMult_RoundModule.v.out,12,90,12,90,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
841,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
842,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc491.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
843,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc492.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
844,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc493.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
845,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc498.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
846,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc499.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
847,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc500.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
848,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc501.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
849,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc506.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
850,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc512.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
851,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc513.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
852,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc514.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
853,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc515.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
854,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc520.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
855,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc521.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
856,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc522.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
857,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc523.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
858,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc528.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
859,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc534.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
860,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc535.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
861,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
862,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc537.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
863,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc542.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
864,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc543.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
865,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc544.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
866,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc545.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
867,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc550.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
868,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc556.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
869,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc557.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
870,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc558.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
871,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc559.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
872,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc565.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
873,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc566.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
874,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc567.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
875,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc568.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
876,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc573.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
877,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc574.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
878,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_ap_hadd_6_full_dsp_16.v.out,12,117,12,117,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
879,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_ap_hcmp_0_no_dsp_16.v.out,10,84,10,84,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
880,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_ap_hmul_3_max_dsp_16.v.out,12,117,12,117,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
881,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16.v.out,1057,4628,828,4399,0,0,0,423,79,0,0,0,18,0,0,0,0,0,0,0,190,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0
882,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0.v.out,101,373,51,289,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,168,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
883,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore.v.out,10,61,10,61,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
884,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram.v.out,17,164,9,60,1,224,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
885,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0.v.out,101,365,51,281,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,164,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
886,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore.v.out,10,59,10,59,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
887,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram.v.out,17,160,9,58,1,112,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
888,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec.v.out,55,138,28,107,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
889,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore.v.out,12,82,12,82,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
890,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram.v.out,25,265,11,81,1,864,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
891,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0.v.out,101,381,51,297,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,172,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
892,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore.v.out,10,63,10,63,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
893,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram.v.out,17,168,9,62,1,432,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
894,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680.v.out,582,3121,486,3025,0,0,0,190,34,0,0,0,10,0,0,0,0,0,0,0,82,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0
895,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0.v.out,110,443,58,357,0,0,0,88,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,204,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
896,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore.v.out,12,78,12,78,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
897,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram.v.out,25,253,11,77,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
898,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0.v.out,55,130,28,99,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
899,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore.v.out,12,78,12,78,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
900,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore_ram.v.out,25,253,11,77,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
901,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0.v.out,55,142,28,111,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
902,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore.v.out,12,84,12,84,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
903,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram.v.out,25,271,11,83,1,2048,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
904,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0.v.out,101,389,51,305,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,176,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
905,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore.v.out,10,65,10,65,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
906,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram.v.out,17,172,9,64,1,1024,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
907,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773.v.out,1897,10087,1517,9707,0,0,0,676,130,0,0,0,14,0,0,0,0,0,0,0,318,58,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,58,0,0,0,0,0,0,0,0,0,0,0,0,0,0
908,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v.out,110,451,58,365,0,0,0,88,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,208,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
909,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore.v.out,12,80,12,80,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
910,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.v.out,25,259,11,79,1,512,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
911,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0.v.out,99,349,54,285,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
912,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore.v.out,11,60,11,60,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
913,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
914,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0.v.out,55,150,28,119,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
915,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore.v.out,12,88,12,88,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
916,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore_ram.v.out,25,283,11,87,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
917,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0.v.out,101,405,51,321,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,184,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
918,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore.v.out,10,69,10,69,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
919,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore_ram.v.out,17,180,9,68,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
920,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866.v.out,1669,8933,1337,8601,0,0,0,596,114,0,0,0,14,0,0,0,0,0,0,0,278,50,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,0,0,0,0,0,0,0
921,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0.v.out,110,451,58,365,0,0,0,88,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,208,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
922,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0_memcore.v.out,12,80,12,80,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
923,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0_memcore_ram.v.out,25,259,11,79,1,512,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
924,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0.v.out,99,349,54,285,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
925,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0_memcore.v.out,11,60,11,60,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
926,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
927,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0.v.out,55,150,28,119,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
928,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0_memcore.v.out,12,88,12,88,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
929,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0_memcore_ram.v.out,25,283,11,87,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
930,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0.v.out,99,357,54,293,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,154,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
931,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore.v.out,11,62,11,62,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
932,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore_ram.v.out,23,221,10,61,1,256,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
933,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0.v.out,101,389,51,305,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,176,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
934,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0_memcore.v.out,10,65,10,65,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
935,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0_memcore_ram.v.out,17,172,9,64,1,1024,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
936,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0.v.out,101,405,51,321,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,184,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
937,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0_memcore.v.out,10,69,10,69,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
938,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0_memcore_ram.v.out,17,180,9,68,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
939,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956.v.out,910,4645,732,4467,0,0,0,332,62,0,0,0,12,0,0,0,0,0,0,0,150,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0
940,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0.v.out,99,357,54,293,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,154,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
941,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0_memcore.v.out,11,62,11,62,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
942,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0_memcore_ram.v.out,23,221,10,61,1,256,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
943,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0.v.out,55,150,28,119,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
944,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0_memcore.v.out,12,88,12,88,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
945,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0_memcore_ram.v.out,25,283,11,87,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
946,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0.v.out,101,405,51,321,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,184,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
947,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0_memcore.v.out,10,69,10,69,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
948,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0_memcore_ram.v.out,17,180,9,68,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
949,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049.v.out,1669,8781,1337,8449,0,0,0,596,114,0,0,0,14,0,0,0,0,0,0,0,278,50,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,0,0,0,0,0,0,0
950,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0.v.out,110,451,58,365,0,0,0,88,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,208,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
951,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0_memcore.v.out,12,80,12,80,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
952,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0_memcore_ram.v.out,25,259,11,79,1,512,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
953,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0.v.out,99,349,54,285,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
954,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0_memcore.v.out,11,60,11,60,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
955,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
956,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0.v.out,55,146,28,115,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
957,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore.v.out,12,86,12,86,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
958,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore_ram.v.out,25,277,11,85,1,2304,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
959,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0.v.out,99,349,54,285,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
960,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0_memcore.v.out,11,60,11,60,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
961,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
962,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0.v.out,101,381,51,297,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,172,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
963,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore.v.out,10,63,10,63,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
964,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram.v.out,17,168,9,62,1,512,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
965,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0.v.out,101,397,51,313,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,180,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
966,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore.v.out,10,67,10,67,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
967,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore_ram.v.out,17,176,9,66,1,1152,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
968,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139.v.out,1014,5012,824,4822,0,0,0,352,66,0,0,0,12,0,0,0,0,0,0,0,158,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0
969,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0.v.out,110,443,58,357,0,0,0,88,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,204,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
970,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore.v.out,12,78,12,78,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
971,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore_ram.v.out,25,253,11,77,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
972,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0.v.out,55,130,28,99,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
973,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore.v.out,12,78,12,78,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
974,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore_ram.v.out,25,253,11,77,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
975,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0.v.out,55,146,28,115,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
976,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore.v.out,12,86,12,86,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
977,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore_ram.v.out,25,277,11,85,1,2304,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
978,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0.v.out,101,397,51,313,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,180,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
979,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore.v.out,10,67,10,67,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
980,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore_ram.v.out,17,176,9,66,1,1152,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
981,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232.v.out,1917,9485,1493,9061,0,0,0,764,146,0,0,0,22,0,0,0,0,0,0,0,358,66,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,66,0,0,0,0,0,0,0,0,0,0,0,0,0,0
982,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0.v.out,110,451,58,365,0,0,0,88,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,208,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
983,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore.v.out,12,80,12,80,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
984,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore_ram.v.out,25,259,11,79,1,512,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
985,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0.v.out,110,435,58,349,0,0,0,88,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,200,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
986,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore.v.out,12,76,12,76,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
987,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram.v.out,25,247,11,75,1,128,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
988,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0.v.out,55,142,28,111,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
989,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore.v.out,12,84,12,84,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
990,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram.v.out,25,271,11,83,1,1152,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
991,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0.v.out,99,341,54,277,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,146,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
992,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore.v.out,11,58,11,58,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
993,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram.v.out,23,209,10,57,1,64,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
994,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0.v.out,101,373,51,289,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,168,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
995,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore.v.out,10,61,10,61,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
996,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram.v.out,17,164,9,60,1,256,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
997,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0.v.out,101,389,51,305,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,176,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
998,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore.v.out,10,65,10,65,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
999,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram.v.out,17,172,9,64,1,576,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1000,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322.v.out,1014,4982,824,4792,0,0,0,352,66,0,0,0,12,0,0,0,0,0,0,0,158,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1001,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0.v.out,110,443,58,357,0,0,0,88,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,204,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1002,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore.v.out,12,78,12,78,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1003,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore_ram.v.out,25,253,11,77,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1004,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0.v.out,55,130,28,99,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1005,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore.v.out,12,78,12,78,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1006,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore_ram.v.out,25,253,11,77,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1007,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0.v.out,55,146,28,115,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1008,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore.v.out,12,86,12,86,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1009,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore_ram.v.out,25,277,11,85,1,2304,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1010,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0.v.out,101,397,51,313,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,180,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1011,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore.v.out,10,67,10,67,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1012,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore_ram.v.out,17,176,9,66,1,1152,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1013,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v.out,278,1726,253,1701,0,0,0,57,9,0,0,0,2,0,0,0,0,0,0,0,20,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1014,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.v.out,99,349,54,285,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1015,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.v.out,11,60,11,60,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1016,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1017,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.v.out,99,389,54,325,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,170,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1018,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.v.out,11,70,11,70,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1019,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.v.out,23,245,10,69,1,4096,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1020,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.v.out,101,405,51,321,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,184,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1021,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.v.out,10,69,10,69,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1022,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.v.out,17,180,9,68,1,4096,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1023,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.v.out,55,150,28,119,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1024,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.v.out,12,88,12,88,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1025,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.v.out,25,283,11,87,1,8192,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1026,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545.v.out,278,1717,253,1692,0,0,0,57,9,0,0,0,2,0,0,0,0,0,0,0,20,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1027,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.v.out,99,349,54,285,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1028,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore.v.out,11,60,11,60,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1029,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1030,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v.out,99,381,54,317,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,166,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1031,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.v.out,11,68,11,68,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1032,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.v.out,23,239,10,67,1,2048,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1033,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.v.out,101,397,51,313,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,180,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1034,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore.v.out,10,67,10,67,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1035,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.v.out,17,176,9,66,1,2048,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1036,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.v.out,55,146,28,115,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1037,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore.v.out,12,86,12,86,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1038,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.v.out,25,277,11,85,1,4096,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1039,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v.out,340,1908,292,1860,0,0,0,99,17,0,0,0,4,0,0,0,0,0,0,0,40,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1040,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.v.out,110,435,58,349,0,0,0,88,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,200,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1041,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.v.out,12,76,12,76,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1042,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.v.out,25,247,11,75,1,128,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1043,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.v.out,99,365,54,301,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,158,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1044,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.v.out,11,64,11,64,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1045,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.v.out,23,227,10,63,1,512,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1046,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.v.out,101,381,51,297,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,172,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1047,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.v.out,10,63,10,63,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1048,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.v.out,17,168,9,62,1,512,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1049,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.v.out,55,138,28,107,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1050,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.v.out,12,82,12,82,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1051,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.v.out,25,265,11,81,1,1024,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1052,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d10_S.v.out,46,167,17,60,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1053,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d10_S_shiftReg.v.out,24,135,15,126,0,0,0,20,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,100,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1054,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d7_S.v.out,46,161,17,58,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1055,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d7_S_shiftReg.v.out,18,101,12,95,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1056,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d9_S.v.out,46,167,17,60,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1057,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d9_S_shiftReg.v.out,22,124,14,116,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,90,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1058,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d11_S.v.out,46,175,17,68,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1059,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d11_S_shiftReg.v.out,26,172,16,162,0,0,0,22,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,132,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1060,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d8_S.v.out,46,169,17,66,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1061,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d8_S_shiftReg.v.out,21,133,13,125,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1062,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d9_S.v.out,46,175,17,68,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1063,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d9_S_shiftReg.v.out,22,146,14,138,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,108,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1064,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w14_d10_S.v.out,46,183,17,76,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1065,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w14_d10_S_shiftReg.v.out,24,183,15,174,0,0,0,20,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,140,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1066,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1067,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1068,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1069,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x0.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1070,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x0_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1071,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x1.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1072,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x1_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1073,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x2.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1074,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x2_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1075,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x3.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1076,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x3_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1077,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x4.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1078,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x4_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1079,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x5.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1080,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x5_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1081,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x6.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1082,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x6_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1083,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x7.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1084,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x7_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1085,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x8.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1086,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x8_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1087,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x9.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1088,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x9_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1089,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1090,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d10_S.v.out,46,131,17,24,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1091,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d10_S_shiftReg.v.out,24,27,15,18,0,0,0,20,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1092,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d11_S.v.out,46,131,17,24,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1093,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d11_S_shiftReg.v.out,26,29,16,19,0,0,0,22,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1094,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d11_S_x.v.out,46,131,17,24,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1095,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d11_S_x0.v.out,46,131,17,24,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1096,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d11_S_x0_shiftReg.v.out,26,29,16,19,0,0,0,22,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1097,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d11_S_x_shiftReg.v.out,26,29,16,19,0,0,0,22,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1098,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v.out,46,131,17,24,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1099,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S_shiftReg.v.out,28,31,17,20,0,0,0,24,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1100,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d8_S.v.out,46,125,17,22,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1101,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d8_S_shiftReg.v.out,21,23,13,15,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1102,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d9_S.v.out,46,131,17,24,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1103,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d9_S_shiftReg.v.out,22,25,14,17,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1104,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d9_S_x.v.out,46,131,17,24,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1105,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d9_S_x_shiftReg.v.out,22,25,14,17,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1106,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w2_d2_S.v.out,45,116,17,22,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1107,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w2_d2_S_shiftReg.v.out,8,12,7,11,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1108,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w3_d2_S.v.out,45,120,17,26,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1109,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w3_d2_S_shiftReg.v.out,8,16,7,15,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1110,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d10_S.v.out,46,143,17,36,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1111,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d10_S_shiftReg.v.out,24,63,15,54,0,0,0,20,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1112,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d10_S_x.v.out,46,143,17,36,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1113,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d10_S_x_shiftReg.v.out,24,63,15,54,0,0,0,20,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1114,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d2_S.v.out,45,124,17,30,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1115,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d2_S_shiftReg.v.out,8,20,7,19,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1116,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d2_S_x.v.out,45,124,17,30,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1117,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d2_S_x_shiftReg.v.out,8,20,7,19,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1118,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d7_S.v.out,46,137,17,34,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1119,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d7_S_shiftReg.v.out,18,47,12,41,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1120,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d8_S.v.out,46,137,17,34,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1121,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d8_S_shiftReg.v.out,21,53,13,45,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1122,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d8_S_x.v.out,46,137,17,34,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1123,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d8_S_x0.v.out,46,137,17,34,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1124,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d8_S_x0_shiftReg.v.out,21,53,13,45,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1125,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d8_S_x_shiftReg.v.out,21,53,13,45,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1126,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d9_S.v.out,46,143,17,36,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1127,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d9_S_shiftReg.v.out,22,58,14,50,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1128,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d10_S.v.out,46,147,17,40,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1129,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d10_S_shiftReg.v.out,24,75,15,66,0,0,0,20,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,50,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1130,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S.v.out,45,128,17,34,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1131,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S_shiftReg.v.out,8,24,7,23,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1132,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S_x.v.out,45,128,17,34,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1133,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S_x0.v.out,45,128,17,34,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1134,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S_x0_shiftReg.v.out,8,24,7,23,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1135,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S_x1.v.out,45,128,17,34,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1136,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S_x1_shiftReg.v.out,8,24,7,23,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1137,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S_x_shiftReg.v.out,8,24,7,23,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1138,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d7_S.v.out,46,141,17,38,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1139,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d7_S_shiftReg.v.out,18,56,12,50,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,35,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1140,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d8_S.v.out,46,141,17,38,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1141,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d8_S_shiftReg.v.out,21,63,13,55,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1142,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d9_S.v.out,46,147,17,40,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1143,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d9_S_shiftReg.v.out,22,69,14,61,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1144,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d9_S_x.v.out,46,147,17,40,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1145,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d9_S_x_shiftReg.v.out,22,69,14,61,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1146,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d11_S.v.out,46,151,17,44,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1147,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d11_S_shiftReg.v.out,26,94,16,84,0,0,0,22,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,66,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1148,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d2_S.v.out,45,132,17,38,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1149,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d2_S_shiftReg.v.out,8,28,7,27,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1150,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d2_S_x.v.out,45,132,17,38,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1151,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d2_S_x0.v.out,45,132,17,38,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1152,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d2_S_x0_shiftReg.v.out,8,28,7,27,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1153,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d2_S_x_shiftReg.v.out,8,28,7,27,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1154,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d7_S.v.out,46,145,17,42,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1155,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d7_S_shiftReg.v.out,18,65,12,59,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1156,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d8_S.v.out,46,145,17,42,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1157,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d8_S_shiftReg.v.out,21,73,13,65,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1158,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d8_S_x.v.out,46,145,17,42,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1159,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d8_S_x_shiftReg.v.out,21,73,13,65,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1160,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d9_S.v.out,46,151,17,44,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1161,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d9_S_shiftReg.v.out,22,80,14,72,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,54,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1162,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S.v.out,46,155,17,48,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1163,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v.out,24,99,15,90,0,0,0,20,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1164,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d2_S.v.out,45,136,17,42,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1165,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d2_S_shiftReg.v.out,8,32,7,31,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1166,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d2_S_x.v.out,45,136,17,42,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1167,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d2_S_x0.v.out,45,136,17,42,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1168,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d2_S_x0_shiftReg.v.out,8,32,7,31,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1169,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d2_S_x_shiftReg.v.out,8,32,7,31,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1170,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d8_S.v.out,46,149,17,46,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1171,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d8_S_shiftReg.v.out,21,83,13,75,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1172,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d8_S_x.v.out,46,149,17,46,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1173,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d8_S_x0.v.out,46,149,17,46,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1174,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d8_S_x0_shiftReg.v.out,21,83,13,75,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1175,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d8_S_x_shiftReg.v.out,21,83,13,75,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1176,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d10_S.v.out,46,159,17,52,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1177,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d10_S_shiftReg.v.out,24,111,15,102,0,0,0,20,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1178,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d10_S_x.v.out,46,159,17,52,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1179,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d10_S_x_shiftReg.v.out,24,111,15,102,0,0,0,20,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1180,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d2_S.v.out,45,140,17,46,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1181,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d2_S_shiftReg.v.out,8,36,7,35,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1182,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d7_S.v.out,46,153,17,50,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1183,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d7_S_shiftReg.v.out,18,83,12,77,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1184,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d7_S_x.v.out,46,153,17,50,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1185,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d7_S_x_shiftReg.v.out,18,83,12,77,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1186,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d8_S.v.out,46,153,17,50,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1187,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d8_S_shiftReg.v.out,21,93,13,85,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1188,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d8_S_x.v.out,46,153,17,50,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1189,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d8_S_x_shiftReg.v.out,21,93,13,85,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1190,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d2_S.v.out,45,144,17,50,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1191,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d2_S_shiftReg.v.out,8,40,7,39,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1192,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d8_S.v.out,46,157,17,54,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1193,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d8_S_shiftReg.v.out,21,103,13,95,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1194,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.v.out,19,169,19,169,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,17,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1195,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.v.out,27,139,21,133,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,8,0,0,0,0,0,2,37,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1196,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.v.out,19,169,19,169,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,17,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1197,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.v.out,19,169,19,169,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,17,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1198,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1.v.out,8,22,7,7,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1199,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.v.out,16,370,16,370,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,112,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1200,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mul_10s_9ns_16_1_1.v.out,4,18,3,3,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1201,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0.v.out,3,35,3,35,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1202,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_16_1_1.v.out,24,384,24,384,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1203,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_32_1_1.v.out,24,736,24,736,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1204,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_64_1_1.v.out,24,1440,24,1440,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,192,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1205,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_42_16_1_1.v.out,10,132,10,132,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1206,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_42_1_1_1.v.out,10,12,10,12,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1207,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_464_16_1_1.v.out,72,1248,72,1248,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1208,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_816_16_1_1.v.out,31,496,31,496,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,112,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1209,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_regslice_both.v.out,59,249,24,211,0,0,0,46,6,0,0,0,2,0,0,0,0,0,0,0,16,5,0,0,0,0,0,0,0,0,0,0,10,2,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,39,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0
1210,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf10_readFilters70_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1211,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf10_readFilters70_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1212,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf11_readFilters77_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1213,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf11_readFilters77_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1214,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf12_readFilters82_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1215,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf12_readFilters82_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1216,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf1_readFilters18_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1217,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf1_readFilters18_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1218,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf2_readFilters24_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1219,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1220,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf3_readFilters30_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1221,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1222,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf4_readFilters36_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1223,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf4_readFilters36_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1224,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf5_readFilters41_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1225,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf5_readFilters41_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1226,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf6_readFilters47_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1227,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1228,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf7_readFilters53_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1229,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf7_readFilters53_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1230,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf8_readFilters58_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1231,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf8_readFilters58_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1232,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf9_readFilters64_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1233,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1234,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused.v.out,1624,25051,1586,25013,0,0,0,66,13,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1235,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in.v.out,148,880,100,753,0,0,0,104,7,0,0,0,4,0,0,4,0,0,0,0,20,2,0,0,0,0,0,0,0,0,0,0,41,0,0,0,0,0,62,16,0,0,0,0,0,0,0,0,0,0,174,3,0,0,0,0,0,0,100,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1236,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in_p.v.out,18,98,18,98,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1237,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in_p_ram.v.out,27,229,17,97,4,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1238,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out.v.out,211,912,115,647,0,0,0,160,14,0,0,0,4,0,0,4,0,0,0,0,51,10,0,0,0,0,0,0,0,0,0,0,74,0,0,0,0,0,56,9,0,0,0,0,0,0,0,0,0,0,274,6,0,0,0,0,0,0,138,0,0,0,0,0,0,7,3,22,0,0,0,0,0,0,0,0,0,0,0,0
1239,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps.v.out,90,911,47,801,0,0,0,71,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,406,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,71,0,0,0,0,0,0,0,0,0,0,0,0,0
1240,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps_memcore.v.out,9,165,9,165,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1241,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps_memcore_ram.v.out,15,516,8,164,1,3136000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1242,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps.v.out,90,879,47,769,0,0,0,71,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,390,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,71,0,0,0,0,0,0,0,0,0,0,0,0,0
1243,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore.v.out,9,157,9,157,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1244,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore_ram.v.out,15,500,8,156,1,200704,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,154,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1245,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v.out,90,911,47,801,0,0,0,71,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,406,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,71,0,0,0,0,0,0,0,0,0,0,0,0,0
1246,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore.v.out,9,165,9,165,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1247,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore_ram.v.out,15,516,8,164,1,3211264,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1248,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps.v.out,90,903,47,793,0,0,0,71,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,402,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,71,0,0,0,0,0,0,0,0,0,0,0,0,0
1249,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore.v.out,9,163,9,163,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1250,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore_ram.v.out,15,512,8,162,1,1605632,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,160,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1251,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps.v.out,90,895,47,785,0,0,0,71,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,398,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,71,0,0,0,0,0,0,0,0,0,0,0,0,0
1252,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore.v.out,9,161,9,161,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1253,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore_ram.v.out,15,508,8,160,1,802816,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,158,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1254,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps.v.out,90,887,47,777,0,0,0,71,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,394,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,71,0,0,0,0,0,0,0,0,0,0,0,0,0
1255,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore.v.out,9,159,9,159,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1256,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore_ram.v.out,15,504,8,158,1,401408,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,156,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1257,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_15.v.out,234,3840,208,3730,0,0,0,33,3,0,0,0,0,0,0,4,15,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0
1258,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_1.v.out,496,4490,276,3106,0,0,0,374,22,0,0,0,6,0,0,4,5,0,0,0,61,66,0,0,0,0,0,0,0,0,10,0,263,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,1719,11,0,0,0,0,0,0,1076,0,0,0,0,0,0,13,10,0,0,0,0,0,0,0,0,0,0,0,0,0
1259,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_2.v.out,243,1878,139,1392,0,0,0,166,11,0,0,0,4,0,0,4,3,0,0,0,33,43,0,0,0,0,0,0,0,0,0,0,136,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,572,11,0,0,0,0,0,0,275,0,0,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1260,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_3.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1261,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_3_1.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1262,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_3_2.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1263,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_3_3.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1264,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjust.v.out,218,1121,177,1072,0,0,0,161,11,0,0,13,4,0,0,2,2,0,0,0,9,3,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,40,3,0,0,0,0,0,364,192,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1265,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjustments.v.out,9,119,9,119,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1266,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjustments_ram.v.out,15,376,8,118,1,24576,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,116,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1267,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_dot_product.v.out,353,2580,307,2493,0,0,0,187,11,0,0,0,4,0,0,4,0,0,0,0,14,21,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,40,13,0,0,0,0,0,0,0,0,0,0,105,3,0,0,0,0,0,90,642,0,0,0,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1268,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_0.v.out,9,163,9,163,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1269,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_0_ram.v.out,15,512,8,162,1,1179648,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,160,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1270,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1.v.out,5,82,5,82,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1271,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v.out,5,145,4,81,1,1179648,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1272,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_get_next_ijk.v.out,80,278,45,213,0,0,0,56,10,0,0,0,2,0,0,2,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,77,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1273,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_accum.v.out,147,1288,118,1222,0,0,0,73,3,0,0,0,2,0,0,2,0,0,0,0,5,5,0,0,0,0,0,0,0,0,0,0,151,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,49,12,0,0,0,0,0,0,272,0,0,0,0,0,0,13,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1274,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_0.v.out,10,81,10,81,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1275,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_0_ram.v.out,17,204,9,80,1,262144,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1276,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v.out,8,64,8,64,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1277,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1_rom.v.out,9,95,7,63,1,262144,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1278,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_multiply68.v.out,152,962,113,901,0,0,0,94,11,0,0,0,4,0,0,2,0,0,0,0,13,8,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,37,3,0,0,0,0,0,40,178,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1279,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1.v.out,352,2498,307,2432,0,0,0,261,11,0,0,0,4,0,0,2,2,0,0,0,13,5,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,17,9,0,0,0,0,0,0,0,0,0,0,218,4,0,0,0,0,0,702,166,0,0,0,0,0,0,35,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1280,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3.v.out,9,49,9,49,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1281,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3_ram.v.out,15,140,8,48,1,1024,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1282,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readFilters70.v.out,235,2333,187,2244,0,0,0,112,12,0,0,0,4,0,0,4,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,103,75,0,0,0,0,0,0,0,0,0,0,94,3,0,0,0,0,0,11,323,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1283,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v.out,276,1522,210,1412,0,0,0,190,16,0,0,0,4,0,0,4,0,0,0,0,19,13,0,0,0,0,0,0,0,0,0,0,31,0,0,0,0,89,190,14,0,0,0,0,0,0,0,0,0,0,170,4,0,0,0,0,0,23,191,0,0,0,0,0,0,9,1,64,0,0,0,0,0,0,0,0,0,0,0,0
1284,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_14.v.out,270,4168,244,4058,0,0,0,33,3,0,0,0,0,0,0,4,15,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0
1285,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_accum_1.v.out,496,4490,276,3106,0,0,0,374,22,0,0,0,6,0,0,4,5,0,0,0,61,66,0,0,0,0,0,0,0,0,10,0,263,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,1719,11,0,0,0,0,0,0,1076,0,0,0,0,0,0,13,10,0,0,0,0,0,0,0,0,0,0,0,0,0
1286,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_accum_2.v.out,243,1878,139,1392,0,0,0,166,11,0,0,0,4,0,0,4,3,0,0,0,33,43,0,0,0,0,0,0,0,0,0,0,136,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,572,11,0,0,0,0,0,0,275,0,0,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1287,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_accum_3.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1288,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_accum_3_1.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1289,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_accum_3_2.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1290,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_accum_3_3.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1291,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_adjust.v.out,218,1121,177,1072,0,0,0,161,11,0,0,13,4,0,0,2,2,0,0,0,9,3,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,40,3,0,0,0,0,0,364,192,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1292,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_dot_product.v.out,353,2580,307,2493,0,0,0,187,11,0,0,0,4,0,0,4,0,0,0,0,14,21,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,40,13,0,0,0,0,0,0,0,0,0,0,105,3,0,0,0,0,0,90,642,0,0,0,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1293,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_get_next_ijk.v.out,80,278,45,213,0,0,0,56,10,0,0,0,2,0,0,2,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,77,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1294,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_accum.v.out,227,2032,198,1966,0,0,0,97,3,0,0,0,2,0,0,2,0,0,0,0,5,5,0,0,0,0,0,0,0,0,0,0,151,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,49,12,0,0,0,0,0,0,528,0,0,0,0,0,0,13,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1295,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_multiply75.v.out,194,1393,154,1329,0,0,0,107,11,0,0,0,4,0,0,2,0,0,0,0,14,8,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,39,3,0,0,0,0,0,40,307,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1296,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1.v.out,367,2596,320,2526,0,0,0,263,12,0,0,0,4,0,0,2,2,0,0,0,14,5,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,18,9,0,0,0,0,0,0,0,0,0,0,228,4,0,0,0,0,0,744,174,0,0,0,0,0,0,35,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1297,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2.v.out,9,51,9,51,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1298,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2_ram.v.out,15,144,8,50,1,2048,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1299,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_readFilters77.v.out,235,2333,187,2244,0,0,0,112,12,0,0,0,4,0,0,4,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,103,75,0,0,0,0,0,0,0,0,0,0,94,3,0,0,0,0,0,11,323,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1300,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_readInputs78.v.out,276,1522,210,1412,0,0,0,190,16,0,0,0,4,0,0,4,0,0,0,0,19,13,0,0,0,0,0,0,0,0,0,0,31,0,0,0,0,89,190,14,0,0,0,0,0,0,0,0,0,0,170,4,0,0,0,0,0,23,191,0,0,0,0,0,0,9,1,64,0,0,0,0,0,0,0,0,0,0,0,0
1301,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_13.v.out,144,1954,118,1832,0,0,0,33,3,0,0,0,0,0,0,4,17,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0
1302,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_accum_1.v.out,329,2761,182,1950,0,0,0,237,14,0,0,0,4,0,0,4,4,0,0,0,47,51,0,0,0,0,0,0,0,0,0,0,173,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,976,11,0,0,0,0,0,0,536,0,0,0,0,0,0,12,8,0,0,0,0,0,0,0,0,0,0,0,0,0
1303,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_accum_2.v.out,114,471,83,434,0,0,0,82,9,0,0,0,4,0,0,0,0,0,0,0,11,6,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,22,3,0,0,0,0,0,40,58,0,0,0,0,0,0,18,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1304,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_accum_3.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1305,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_accum_3_1.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1306,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjust.v.out,198,984,165,945,0,0,0,148,8,0,0,4,4,0,0,2,0,0,0,0,10,2,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,51,3,0,0,0,0,0,344,159,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1307,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjustments.v.out,9,121,9,121,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1308,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjustments_ram.v.out,15,380,8,120,1,48000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,118,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1309,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_dot_product.v.out,137,1094,101,1038,0,0,0,86,10,0,0,0,4,0,0,2,0,0,0,0,12,2,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,34,3,0,0,0,0,0,35,182,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1310,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_0.v.out,9,99,9,99,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1311,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_0_ram.v.out,15,288,8,98,1,1024000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1312,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_1.v.out,5,50,5,50,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1313,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_1_rom.v.out,5,81,4,49,1,1024000,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1314,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_get_next_ijk.v.out,74,278,42,216,0,0,0,52,9,0,0,0,2,0,0,2,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1315,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v.out,91,523,61,475,0,0,0,50,6,0,0,0,4,0,0,2,0,0,0,0,11,2,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,32,3,0,0,0,0,0,0,24,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1316,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v.out,176,1889,126,1816,0,0,0,115,14,0,0,0,4,0,0,2,0,0,0,0,141,25,14,0,0,256,0,0,0,0,0,0,24,0,0,0,0,44,18,51,0,0,0,0,0,0,0,0,0,0,238,4,0,0,0,0,0,0,195,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1317,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_writeOutputs_unaligned.v.out,111,726,69,629,0,0,0,77,6,0,0,0,4,0,0,5,2,0,0,0,11,3,0,0,0,0,0,0,0,0,0,0,65,0,0,0,0,0,60,9,0,0,0,0,0,0,0,0,0,0,87,5,0,0,0,0,0,0,139,0,0,0,0,0,0,6,0,16,0,0,0,0,0,0,0,0,0,0,0,0
1318,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_114.v.out,180,1959,154,1831,0,0,0,33,3,0,0,0,0,0,0,4,18,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0
1319,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v.out,119,481,85,441,0,0,0,87,10,0,0,0,4,0,0,0,0,0,0,0,12,7,0,0,0,0,0,0,0,0,5,0,13,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,23,3,0,0,0,0,0,40,43,0,0,0,0,0,0,18,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1320,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_2.v.out,114,458,83,421,0,0,0,82,9,0,0,0,4,0,0,0,0,0,0,0,11,6,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,21,3,0,0,0,0,0,32,56,0,0,0,0,0,0,17,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1321,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_3.v.out,132,503,92,455,0,0,0,98,9,0,0,13,4,0,0,2,2,0,0,0,11,4,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,24,3,0,0,0,0,0,24,106,0,0,0,0,0,0,14,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1322,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_3_1.v.out,132,503,92,455,0,0,0,98,9,0,0,13,4,0,0,2,2,0,0,0,11,4,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,24,3,0,0,0,0,0,24,106,0,0,0,0,0,0,14,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1323,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_3_2.v.out,132,503,92,455,0,0,0,98,9,0,0,13,4,0,0,2,2,0,0,0,11,4,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,24,3,0,0,0,0,0,24,106,0,0,0,0,0,0,14,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1324,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_3_3.v.out,132,503,92,455,0,0,0,98,9,0,0,13,4,0,0,2,2,0,0,0,11,4,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,24,3,0,0,0,0,0,24,106,0,0,0,0,0,0,14,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1325,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_4.v.out,68,323,36,246,0,0,0,49,2,0,0,0,2,0,0,0,0,0,0,0,3,8,0,0,0,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,101,16,0,0,0,0,0,0,32,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1326,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_4_1.v.out,68,323,36,246,0,0,0,49,2,0,0,0,2,0,0,0,0,0,0,0,3,8,0,0,0,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,101,16,0,0,0,0,0,0,32,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1327,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_4_2.v.out,68,323,36,246,0,0,0,49,2,0,0,0,2,0,0,0,0,0,0,0,3,8,0,0,0,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,101,16,0,0,0,0,0,0,32,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1328,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_4_3.v.out,68,323,36,246,0,0,0,49,2,0,0,0,2,0,0,0,0,0,0,0,3,8,0,0,0,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,101,16,0,0,0,0,0,0,32,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1329,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjust.v.out,219,1102,178,1053,0,0,0,161,11,0,0,13,4,0,0,2,2,0,0,0,9,3,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,40,3,0,0,0,0,0,364,187,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1330,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjustments.v.out,9,109,9,109,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1331,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjustments_ram.v.out,15,356,8,108,1,768,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,106,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1332,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v.out,211,947,165,877,0,0,0,142,11,0,0,0,4,0,0,4,0,0,0,0,14,3,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,41,35,0,0,0,0,0,0,0,0,0,0,77,3,0,0,0,0,0,36,197,0,0,0,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1333,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_0.v.out,9,51,9,51,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1334,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_0_ram.v.out,15,144,8,50,1,1728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1335,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_1.v.out,5,26,5,26,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1336,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_1_rom.v.out,5,41,4,25,1,1728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1337,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v.out,111,379,72,340,0,0,0,82,14,0,0,0,6,0,0,2,2,0,0,0,14,10,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,84,0,0,0,0,0,0,0,0,0,0,0,0
1338,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_poolOutputs.v.out,109,447,70,396,0,0,0,68,11,0,0,8,2,0,0,2,0,0,0,0,9,10,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,4,0,0,0,0,0,0,90,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1339,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v.out,182,1036,130,960,0,0,0,117,12,0,0,0,4,0,0,6,0,0,0,0,17,4,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,101,84,0,0,0,0,0,0,0,0,0,0,64,3,0,0,0,0,0,1,46,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1340,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readInputs19.v.out,269,2051,209,1967,0,0,0,202,13,0,0,0,4,0,0,6,0,0,0,0,83,15,7,0,0,128,0,0,0,0,0,0,20,0,0,0,0,95,258,79,0,0,0,0,0,0,0,0,0,0,278,3,0,0,0,0,0,18,218,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1341,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_writeOutputs_aligned.v.out,45,501,38,493,0,0,0,16,1,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,32,15,0,0,0,0,0,0,0,0,0,0,5,2,0,0,0,0,0,0,16,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1342,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_113.v.out,180,2382,154,2260,0,0,0,33,3,0,0,0,0,0,0,4,17,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0
1343,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_accum_1.v.out,329,2782,182,1963,0,0,0,238,12,0,0,0,4,0,0,4,4,0,0,0,48,58,0,0,0,0,0,0,0,0,8,0,173,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,987,11,0,0,0,0,0,0,537,0,0,0,0,0,0,12,8,0,0,0,0,0,0,0,0,0,0,0,0,0
1344,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_accum_2.v.out,114,471,83,434,0,0,0,82,9,0,0,0,4,0,0,0,0,0,0,0,11,6,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,22,3,0,0,0,0,0,40,58,0,0,0,0,0,0,18,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1345,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_accum_3.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1346,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_accum_3_1.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1347,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_accum_3_2.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1348,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_accum_3_3.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1349,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjust.v.out,219,1108,178,1059,0,0,0,161,11,0,0,13,4,0,0,2,2,0,0,0,9,3,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,40,3,0,0,0,0,0,364,188,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1350,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjustments.v.out,9,111,9,111,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1351,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjustments_ram.v.out,15,360,8,110,1,1536,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1352,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v.out,255,1465,210,1381,0,0,0,158,11,0,0,0,4,0,0,4,0,0,0,0,12,7,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,36,13,0,0,0,0,0,0,0,0,0,0,99,3,0,0,0,0,0,66,342,0,0,0,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1353,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_0.v.out,9,89,9,89,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1354,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_0_ram.v.out,15,268,8,88,1,18432,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,86,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1355,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_1.v.out,5,45,5,45,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1356,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_1_rom.v.out,5,76,4,44,1,18432,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1357,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_get_next_ijk.v.out,111,378,72,339,0,0,0,82,14,0,0,0,6,0,0,2,2,0,0,0,14,10,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,84,0,0,0,0,0,0,0,0,0,0,0,0
1358,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_poolOutputs.v.out,109,441,70,390,0,0,0,68,11,0,0,8,2,0,0,2,0,0,0,0,9,10,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,4,0,0,0,0,0,0,88,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1359,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readFilters24.v.out,195,1527,147,1440,0,0,0,112,12,0,0,0,4,0,0,4,0,0,0,0,13,4,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,96,72,0,0,0,0,0,0,0,0,0,0,88,3,0,0,0,0,0,10,181,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1360,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v.out,300,2685,237,2583,0,0,0,222,15,0,0,0,4,0,0,6,0,0,0,0,146,23,14,0,0,256,0,0,0,0,0,0,22,0,0,0,0,101,219,62,0,0,0,0,0,0,0,0,0,0,398,3,0,0,0,0,0,32,305,0,0,0,0,0,0,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1361,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_writeOutputs_aligned.v.out,42,430,35,422,0,0,0,16,1,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,27,12,0,0,0,0,0,0,0,0,0,0,5,2,0,0,0,0,0,0,12,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1362,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v.out,125,1540,100,1425,0,0,0,32,3,0,0,0,0,0,0,4,16,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,68,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0
1363,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_accum_1.v.out,243,1878,139,1392,0,0,0,166,11,0,0,0,4,0,0,4,3,0,0,0,33,43,0,0,0,0,0,0,0,0,0,0,136,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,572,11,0,0,0,0,0,0,275,0,0,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1364,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_accum_2.v.out,129,500,90,453,0,0,0,95,9,0,0,13,4,0,0,2,2,0,0,0,11,4,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,23,3,0,0,0,0,0,24,121,0,0,0,0,0,0,14,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1365,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_accum_3.v.out,52,245,31,206,0,0,0,38,3,0,0,0,2,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,103,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,40,10,0,0,0,0,0,0,19,0,0,0,0,0,0,27,19,0,0,0,0,0,0,0,0,0,0,0,0,0
1366,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_adjust.v.out,75,497,44,444,0,0,0,49,3,0,0,0,2,0,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,529,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,43,23,0,0,0,0,0,0,96,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1367,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_dot_product.v.out,102,397,68,357,0,0,0,74,10,0,0,0,4,0,0,0,0,0,0,0,13,2,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,18,3,0,0,0,0,0,30,60,0,0,0,0,0,0,11,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1368,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_filters.v.out,9,55,9,55,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1369,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_filters_ram.v.out,15,152,8,54,1,8192,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1370,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_get_next_ijk.v.out,74,263,42,201,0,0,0,52,9,0,0,0,2,0,0,2,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1371,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readFilters30.v.out,70,311,44,271,0,0,0,48,5,0,0,0,4,0,0,2,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,34,3,0,0,0,0,0,0,17,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1372,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v.out,150,1075,100,969,0,0,0,93,8,0,0,0,6,0,0,4,0,0,0,0,12,24,0,0,0,0,0,0,0,0,0,0,31,0,0,0,0,32,20,13,0,0,0,0,0,0,0,0,0,0,169,5,0,0,0,0,0,0,55,0,0,0,0,0,0,6,2,32,0,0,0,0,0,0,0,0,0,0,0,0
1373,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_writeOutputs_unaligned.v.out,84,621,58,593,0,0,0,53,5,0,0,0,2,0,0,0,2,0,0,0,8,3,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,60,13,0,0,0,0,0,0,0,0,0,0,10,3,0,0,0,0,0,0,95,0,0,0,0,0,0,4,16,32,0,0,0,0,0,0,0,0,0,0,0,0
1374,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_111.v.out,234,3762,208,3640,0,0,0,33,3,0,0,0,0,0,0,4,17,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0
1375,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_1.v.out,597,5517,348,4064,0,0,0,453,22,0,0,0,6,0,0,4,5,0,0,0,62,156,0,0,0,0,0,0,0,0,136,0,263,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,1817,11,0,0,0,0,0,0,830,0,0,0,0,0,0,13,10,256,0,0,0,0,0,0,0,0,0,0,0,0
1376,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_2.v.out,243,1878,139,1392,0,0,0,166,11,0,0,0,4,0,0,4,3,0,0,0,33,43,0,0,0,0,0,0,0,0,0,0,136,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,572,11,0,0,0,0,0,0,275,0,0,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1377,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_3.v.out,129,500,90,453,0,0,0,95,9,0,0,13,4,0,0,2,2,0,0,0,11,4,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,23,3,0,0,0,0,0,24,121,0,0,0,0,0,0,14,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1378,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_3_1.v.out,129,500,90,453,0,0,0,95,9,0,0,13,4,0,0,2,2,0,0,0,11,4,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,23,3,0,0,0,0,0,24,121,0,0,0,0,0,0,14,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1379,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_3_2.v.out,129,500,90,453,0,0,0,95,9,0,0,13,4,0,0,2,2,0,0,0,11,4,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,23,3,0,0,0,0,0,24,121,0,0,0,0,0,0,14,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1380,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_3_3.v.out,129,500,90,453,0,0,0,95,9,0,0,13,4,0,0,2,2,0,0,0,11,4,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,23,3,0,0,0,0,0,24,121,0,0,0,0,0,0,14,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1381,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_4.v.out,52,245,31,206,0,0,0,38,3,0,0,0,2,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,103,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,40,10,0,0,0,0,0,0,19,0,0,0,0,0,0,27,19,0,0,0,0,0,0,0,0,0,0,0,0,0
1382,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_4_1.v.out,52,245,31,206,0,0,0,38,3,0,0,0,2,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,103,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,40,10,0,0,0,0,0,0,19,0,0,0,0,0,0,27,19,0,0,0,0,0,0,0,0,0,0,0,0,0
1383,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_4_2.v.out,52,245,31,206,0,0,0,38,3,0,0,0,2,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,103,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,40,10,0,0,0,0,0,0,19,0,0,0,0,0,0,27,19,0,0,0,0,0,0,0,0,0,0,0,0,0
1384,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_4_3.v.out,52,245,31,206,0,0,0,38,3,0,0,0,2,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,103,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,40,10,0,0,0,0,0,0,19,0,0,0,0,0,0,27,19,0,0,0,0,0,0,0,0,0,0,0,0,0
1385,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjust.v.out,218,1111,177,1062,0,0,0,161,11,0,0,13,4,0,0,2,2,0,0,0,9,3,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,40,3,0,0,0,0,0,364,190,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1386,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjustments.v.out,9,115,9,115,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1387,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjustments_ram.v.out,15,368,8,114,1,6144,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,112,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1388,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v.out,359,2420,307,2337,0,0,0,192,12,0,0,0,4,0,0,6,0,0,0,0,18,15,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,34,13,0,0,0,0,0,0,0,0,0,0,90,3,0,0,0,0,0,66,615,0,0,0,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1389,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_0.v.out,9,155,9,155,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1390,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_0_ram.v.out,15,496,8,154,1,73728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,152,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1391,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_1.v.out,5,78,5,78,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1392,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_1_rom.v.out,5,141,4,77,1,73728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1393,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_get_next_ijk.v.out,80,272,45,207,0,0,0,56,10,0,0,0,2,0,0,2,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,77,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1394,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_accum.v.out,147,1236,118,1170,0,0,0,73,3,0,0,0,2,0,0,2,0,0,0,0,5,3,0,0,0,0,0,0,0,0,0,0,149,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,49,12,0,0,0,0,0,0,266,0,0,0,0,0,0,13,2,0,0,0,0,0,0,0,0,0,0,0,0,0
1395,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_0.v.out,10,73,10,73,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1396,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_0_ram.v.out,17,188,9,72,1,16384,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,54,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1397,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_1.v.out,8,56,8,56,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1398,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_1_rom.v.out,9,87,7,55,1,16384,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1399,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_multiply34.v.out,145,847,110,806,0,0,0,88,11,0,0,0,4,0,0,0,0,0,0,0,13,6,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,18,3,0,0,0,0,0,25,161,0,0,0,0,0,0,11,8,0,0,0,0,0,0,0,0,0,0,0,0,0
1400,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v.out,352,2448,307,2386,0,0,0,261,11,0,0,0,4,0,0,2,2,0,0,0,13,5,0,0,0,0,0,0,0,0,0,0,27,0,0,0,0,0,19,13,0,0,0,0,0,0,0,0,0,0,214,4,0,0,0,0,0,618,162,0,0,0,0,0,0,35,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1401,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1.v.out,9,45,9,45,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1402,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.v.out,15,132,8,44,1,256,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1403,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v.out,225,1969,178,1891,0,0,0,103,11,0,0,0,4,0,0,4,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,97,75,0,0,0,0,0,0,0,0,0,0,78,3,0,0,0,0,0,0,53,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1404,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readInputs37.v.out,266,1534,201,1435,0,0,0,185,15,0,0,0,4,0,0,4,0,0,0,0,19,13,0,0,0,0,0,0,0,0,0,0,27,0,0,0,0,89,206,18,0,0,0,0,0,0,0,0,0,0,250,4,0,0,0,0,0,10,203,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1405,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_110.v.out,180,2414,154,2292,0,0,0,33,3,0,0,0,0,0,0,4,17,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0
1406,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_accum_1.v.out,329,2782,182,1963,0,0,0,238,12,0,0,0,4,0,0,4,4,0,0,0,48,58,0,0,0,0,0,0,0,0,8,0,173,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,987,11,0,0,0,0,0,0,537,0,0,0,0,0,0,12,8,0,0,0,0,0,0,0,0,0,0,0,0,0
1407,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_accum_2.v.out,114,471,83,434,0,0,0,82,9,0,0,0,4,0,0,0,0,0,0,0,11,6,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,22,3,0,0,0,0,0,40,58,0,0,0,0,0,0,18,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1408,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_accum_3.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1409,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_accum_3_1.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1410,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_accum_3_2.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1411,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_accum_3_3.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1412,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_adjust.v.out,219,1120,178,1071,0,0,0,161,11,0,0,13,4,0,0,2,2,0,0,0,9,3,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,40,3,0,0,0,0,0,364,190,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1413,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_dot_product.v.out,255,1465,210,1381,0,0,0,158,11,0,0,0,4,0,0,4,0,0,0,0,12,7,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,36,13,0,0,0,0,0,0,0,0,0,0,99,3,0,0,0,0,0,66,342,0,0,0,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1414,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_0.v.out,9,93,9,93,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1415,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_0_ram.v.out,15,276,8,92,1,73728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,90,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1416,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_1.v.out,5,47,5,47,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1417,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_1_rom.v.out,5,78,4,46,1,73728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1418,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_get_next_ijk.v.out,111,379,72,340,0,0,0,82,14,0,0,0,6,0,0,2,2,0,0,0,14,10,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,84,0,0,0,0,0,0,0,0,0,0,0,0
1419,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_poolOutputs.v.out,109,439,70,388,0,0,0,68,11,0,0,8,2,0,0,2,0,0,0,0,9,10,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,4,0,0,0,0,0,0,87,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1420,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v.out,195,1557,147,1470,0,0,0,112,12,0,0,0,4,0,0,4,0,0,0,0,13,4,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,98,74,0,0,0,0,0,0,0,0,0,0,88,3,0,0,0,0,0,10,185,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1421,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v.out,291,2634,230,2534,0,0,0,214,14,0,0,0,4,0,0,4,0,0,0,0,146,23,14,0,0,256,0,0,0,0,0,0,22,0,0,0,0,101,208,60,0,0,0,0,0,0,0,0,0,0,382,3,0,0,0,0,0,24,317,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1422,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v.out,42,417,35,409,0,0,0,16,1,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,25,10,0,0,0,0,0,0,0,0,0,0,5,2,0,0,0,0,0,0,10,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1423,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v.out,125,1543,100,1434,0,0,0,32,3,0,0,0,0,0,0,4,15,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0
1424,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_accum_1.v.out,243,1928,139,1422,0,0,0,166,11,0,0,0,4,0,0,4,3,0,0,0,33,57,0,0,0,0,0,0,0,0,0,0,136,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,598,11,0,0,0,0,0,0,281,0,0,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1425,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_accum_2.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1426,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_adjust.v.out,75,499,44,446,0,0,0,49,3,0,0,0,2,0,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,529,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,43,23,0,0,0,0,0,0,96,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1427,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_dot_product.v.out,103,768,66,711,0,0,0,77,10,0,0,0,4,0,0,2,0,0,0,0,13,2,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,34,3,0,0,0,0,0,45,74,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1428,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_filters.v.out,9,61,9,61,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1429,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_filters_ram.v.out,15,164,8,60,1,65536,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,58,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1430,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_get_next_ijk.v.out,74,266,42,204,0,0,0,52,9,0,0,0,2,0,0,2,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1431,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_readFilters47.v.out,70,341,44,297,0,0,0,48,5,0,0,0,4,0,0,2,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,40,3,0,0,0,0,0,0,22,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1432,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_readInputs.v.out,160,1137,102,969,0,0,0,102,10,0,0,0,4,0,0,4,0,0,0,0,15,29,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,32,20,11,0,0,0,0,0,0,0,0,0,0,200,5,0,0,0,0,0,0,59,0,0,0,0,0,0,6,2,64,0,0,0,0,0,0,0,0,0,0,0,0
1433,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_writeOutputs_unaligned.v.out,82,541,52,510,0,0,0,55,5,0,0,0,2,0,0,0,2,0,0,0,13,3,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,55,10,0,0,0,0,0,0,0,0,0,0,9,2,0,0,0,0,0,0,75,0,0,0,0,0,0,3,16,32,0,0,0,0,0,0,0,0,0,0,0,0
1434,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_18.v.out,234,3801,208,3685,0,0,0,33,3,0,0,0,0,0,0,4,16,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,68,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0
1435,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_accum_1.v.out,496,4459,276,3085,0,0,0,374,22,0,0,0,6,0,0,4,5,0,0,0,61,59,0,0,0,0,0,0,0,0,9,0,263,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,1706,11,0,0,0,0,0,0,1073,0,0,0,0,0,0,13,10,0,0,0,0,0,0,0,0,0,0,0,0,0
1436,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_accum_2.v.out,243,1878,139,1392,0,0,0,166,11,0,0,0,4,0,0,4,3,0,0,0,33,43,0,0,0,0,0,0,0,0,0,0,136,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,572,11,0,0,0,0,0,0,275,0,0,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1437,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_accum_3.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1438,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_accum_3_1.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1439,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_accum_3_2.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1440,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_accum_3_3.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1441,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjust.v.out,218,1116,177,1067,0,0,0,161,11,0,0,13,4,0,0,2,2,0,0,0,9,3,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,40,3,0,0,0,0,0,364,191,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1442,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjustments.v.out,9,117,9,117,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1443,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjustments_ram.v.out,15,372,8,116,1,12288,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,114,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1444,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_dot_product.v.out,353,2502,307,2420,0,0,0,187,11,0,0,0,4,0,0,4,0,0,0,0,14,18,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,37,13,0,0,0,0,0,0,0,0,0,0,97,3,0,0,0,0,0,78,635,0,0,0,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1445,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_0.v.out,9,159,9,159,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1446,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_0_ram.v.out,15,504,8,158,1,294912,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,156,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1447,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_1.v.out,5,80,5,80,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1448,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_1_rom.v.out,5,143,4,79,1,294912,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1449,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_get_next_ijk.v.out,80,275,45,210,0,0,0,56,10,0,0,0,2,0,0,2,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,77,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1450,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_accum.v.out,147,1262,118,1196,0,0,0,73,3,0,0,0,2,0,0,2,0,0,0,0,5,4,0,0,0,0,0,0,0,0,0,0,150,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,49,12,0,0,0,0,0,0,269,0,0,0,0,0,0,13,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1451,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_0.v.out,10,77,10,77,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1452,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_0_ram.v.out,17,196,9,76,1,65536,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,58,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1453,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_1.v.out,8,60,8,60,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1454,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_1_rom.v.out,9,91,7,59,1,65536,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1455,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v.out,152,928,113,869,0,0,0,94,11,0,0,0,4,0,0,2,0,0,0,0,13,7,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,35,3,0,0,0,0,0,35,174,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1456,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1.v.out,352,2473,307,2409,0,0,0,261,11,0,0,0,4,0,0,2,2,0,0,0,13,5,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,18,11,0,0,0,0,0,0,0,0,0,0,216,4,0,0,0,0,0,660,164,0,0,0,0,0,0,35,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1457,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1_running_sums.v.out,9,47,9,47,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1458,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1_running_sums_ram.v.out,15,136,8,46,1,512,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1459,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v.out,235,2285,187,2201,0,0,0,112,12,0,0,0,4,0,0,4,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,100,75,0,0,0,0,0,0,0,0,0,0,86,3,0,0,0,0,0,10,316,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1460,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readInputs54.v.out,276,1566,210,1461,0,0,0,190,16,0,0,0,4,0,0,4,0,0,0,0,19,13,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,89,198,16,0,0,0,0,0,0,0,0,0,0,178,4,0,0,0,0,0,21,197,0,0,0,0,0,0,9,1,64,0,0,0,0,0,0,0,0,0,0,0,0
1461,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_17.v.out,180,2433,154,2317,0,0,0,33,3,0,0,0,0,0,0,4,16,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,68,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0
1462,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_accum_1.v.out,329,2809,182,1980,0,0,0,238,12,0,0,0,4,0,0,4,4,0,0,0,48,65,0,0,0,0,0,0,0,0,9,0,173,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,1000,11,0,0,0,0,0,0,540,0,0,0,0,0,0,12,8,0,0,0,0,0,0,0,0,0,0,0,0,0
1463,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_accum_2.v.out,50,258,30,218,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,126,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,21,0,0,0,0,0,0,28,21,0,0,0,0,0,0,0,0,0,0,0,0,0
1464,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_accum_2_1.v.out,50,258,30,218,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,126,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,21,0,0,0,0,0,0,28,21,0,0,0,0,0,0,0,0,0,0,0,0,0
1465,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_accum_2_2.v.out,50,258,30,218,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,126,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,21,0,0,0,0,0,0,28,21,0,0,0,0,0,0,0,0,0,0,0,0,0
1466,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_accum_2_3.v.out,50,258,30,218,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,126,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,21,0,0,0,0,0,0,28,21,0,0,0,0,0,0,0,0,0,0,0,0,0
1467,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_adjust.v.out,219,1126,178,1077,0,0,0,161,11,0,0,13,4,0,0,2,2,0,0,0,9,3,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,40,3,0,0,0,0,0,364,191,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1468,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_dot_product.v.out,255,1519,210,1429,0,0,0,158,11,0,0,0,4,0,0,4,0,0,0,0,12,8,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,39,13,0,0,0,0,0,0,0,0,0,0,108,3,0,0,0,0,0,78,349,0,0,0,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1469,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_0.v.out,9,97,9,97,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1470,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_0_ram.v.out,15,284,8,96,1,294912,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,94,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1471,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_1.v.out,5,49,5,49,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1472,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_1_rom.v.out,5,80,4,48,1,294912,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1473,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_get_next_ijk.v.out,111,378,72,339,0,0,0,82,14,0,0,0,6,0,0,2,2,0,0,0,14,10,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,84,0,0,0,0,0,0,0,0,0,0,0,0
1474,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_poolOutputs.v.out,109,433,70,382,0,0,0,68,11,0,0,8,2,0,0,2,0,0,0,0,9,10,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,4,0,0,0,0,0,0,85,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1475,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readFilters58.v.out,195,1598,147,1505,0,0,0,112,12,0,0,0,4,0,0,4,0,0,0,0,13,4,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,101,74,0,0,0,0,0,0,0,0,0,0,97,3,0,0,0,0,0,11,192,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1476,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v.out,297,2610,235,2503,0,0,0,220,14,0,0,0,4,0,0,4,0,0,0,0,147,23,14,0,0,256,0,0,0,0,0,0,24,0,0,0,0,101,200,58,0,0,0,0,0,0,0,0,0,0,375,3,0,0,0,0,0,24,330,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1477,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_writeOutputs_aligned.v.out,42,399,35,391,0,0,0,16,1,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,22,8,0,0,0,0,0,0,0,0,0,0,5,2,0,0,0,0,0,0,8,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1478,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v.out,126,1539,100,1435,0,0,0,33,3,0,0,0,0,0,0,4,14,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,60,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0
1479,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_accum_1.v.out,243,1953,139,1437,0,0,0,166,11,0,0,0,4,0,0,4,3,0,0,0,33,64,0,0,0,0,0,0,0,0,0,0,136,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,611,11,0,0,0,0,0,0,284,0,0,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1480,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_accum_2.v.out,50,254,30,214,0,0,0,37,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,125,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,43,11,0,0,0,0,0,0,20,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1481,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjust.v.out,75,501,44,448,0,0,0,49,3,0,0,0,2,0,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,529,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,43,23,0,0,0,0,0,0,96,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1482,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjustments.v.out,9,113,9,113,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1483,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjustments_ram.v.out,15,364,8,112,1,3072,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,110,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1484,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_dot_product.v.out,103,775,66,716,0,0,0,77,10,0,0,0,4,0,0,2,0,0,0,0,13,2,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,36,3,0,0,0,0,0,50,77,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1485,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_filters.v.out,9,65,9,65,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1486,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_filters_ram.v.out,15,172,8,64,1,262144,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1487,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_get_next_ijk.v.out,74,269,42,207,0,0,0,52,9,0,0,0,2,0,0,2,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1488,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_readFilters64.v.out,70,359,44,313,0,0,0,48,5,0,0,0,4,0,0,2,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,43,3,0,0,0,0,0,0,25,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1489,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_readInputs.v.out,160,1127,102,953,0,0,0,102,10,0,0,0,4,0,0,4,0,0,0,0,15,32,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,32,19,9,0,0,0,0,0,0,0,0,0,0,207,5,0,0,0,0,0,0,59,0,0,0,0,0,0,6,2,64,0,0,0,0,0,0,0,0,0,0,0,0
1490,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v.out,82,524,52,493,0,0,0,55,5,0,0,0,2,0,0,0,2,0,0,0,13,3,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,52,8,0,0,0,0,0,0,0,0,0,0,9,2,0,0,0,0,0,0,73,0,0,0,0,0,0,3,16,32,0,0,0,0,0,0,0,0,0,0,0,0
1491,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small.v.out,517,4891,491,4853,0,0,0,114,4,0,0,0,2,0,0,2,0,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,25,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,56,5,0,0,0,0,0,0,0,0,0,0,0,0,0,5,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1492,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub.v.out,45,591,45,591,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,338,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1493,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_AlignModule.v.out,8,71,8,71,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1494,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_AlignShift1.v.out,12,74,6,68,0,0,0,18,0,0,0,0,5,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1495,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_AlignShift2.v.out,11,63,5,57,0,0,0,17,0,0,0,0,5,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1496,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_ExceptionModule.v.out,23,61,13,51,0,0,0,15,2,0,0,5,8,0,0,0,1,0,0,0,4,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1497,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_ExecutionModule.v.out,12,79,9,44,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,17,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1498,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_NormalizeModule.v.out,16,116,4,56,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,82,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1499,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_NormalizeShift1.v.out,19,152,7,140,0,0,0,20,0,0,0,0,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1500,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_NormalizeShift2.v.out,14,62,13,61,0,0,0,6,0,0,0,0,21,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,6,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1501,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_PrealignModule.v.out,30,295,16,95,0,0,0,19,64,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1502,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_RoundModule.v.out,35,124,19,72,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,7,5,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1503,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPMult_16.v.out,27,348,27,348,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,165,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1504,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPMult_ExecuteModule.v.out,15,103,12,95,0,0,0,7,0,0,0,0,10,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1505,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPMult_NormalizeModule.v.out,8,114,6,50,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1506,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPMult_PrepModule.v.out,23,86,14,77,0,0,0,15,0,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1507,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPMult_RoundModule.v.out,12,90,12,90,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1508,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1509,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc392.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1510,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc397.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1511,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc403.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1512,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc408.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1513,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc413.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1514,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc419.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1515,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc424.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1516,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc429.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1517,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc435.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1518,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc441.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1519,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc446.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1520,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_ap_hadd_3_full_dsp_16.v.out,12,117,12,117,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1521,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_ap_hcmp_0_no_dsp_16.v.out,10,84,10,84,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1522,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_ap_hmul_2_max_dsp_16.v.out,12,117,12,117,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1523,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v.out,278,1726,253,1701,0,0,0,57,9,0,0,0,2,0,0,0,0,0,0,0,20,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1524,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.v.out,99,349,54,285,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1525,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore.v.out,11,60,11,60,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1526,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1527,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.v.out,99,389,54,325,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,170,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1528,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore.v.out,11,70,11,70,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1529,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.v.out,23,245,10,69,1,4096,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1530,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.v.out,101,405,51,321,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,184,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1531,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore.v.out,10,69,10,69,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1532,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.v.out,17,180,9,68,1,4096,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1533,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.v.out,55,150,28,119,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1534,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore.v.out,12,88,12,88,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1535,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.v.out,25,283,11,87,1,8192,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1536,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v.out,306,1788,269,1751,0,0,0,78,13,0,0,0,4,0,0,0,0,0,0,0,30,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1537,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.v.out,99,349,54,285,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1538,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.v.out,11,60,11,60,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1539,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1540,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.v.out,99,397,54,333,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,174,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1541,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.v.out,11,72,11,72,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1542,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.v.out,23,251,10,71,1,4608,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1543,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.v.out,101,413,51,329,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,188,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1544,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.v.out,10,71,10,71,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1545,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.v.out,17,184,9,70,1,4608,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1546,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.v.out,55,154,28,123,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1547,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.v.out,12,90,12,90,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1548,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.v.out,25,289,11,89,1,9216,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1549,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548.v.out,337,2205,309,2177,0,0,0,64,10,0,0,0,2,0,0,0,0,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1550,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_accum1_out_0.v.out,99,349,54,285,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1551,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_accum1_out_0_memcore.v.out,11,60,11,60,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1552,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1553,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_ifmap_vec.v.out,99,397,54,333,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,174,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1554,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_ifmap_vec_memcore.v.out,11,72,11,72,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1555,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_ifmap_vec_memcore_ram.v.out,23,251,10,71,1,4608,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1556,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_l2_products.v.out,55,138,28,107,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1557,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_l2_products_memcore.v.out,12,82,12,82,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1558,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_l2_products_memcore_ram.v.out,25,265,11,81,1,1024,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1559,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_products_0.v.out,101,413,51,329,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,188,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1560,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_products_0_memcore.v.out,10,71,10,71,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1561,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_products_0_memcore_ram.v.out,17,184,9,70,1,4608,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1562,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_weight_vecs_0.v.out,55,154,28,123,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1563,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_weight_vecs_0_memcore.v.out,12,90,12,90,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1564,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_weight_vecs_0_memcore_ram.v.out,25,289,11,89,1,9216,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1565,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v.out,278,1717,253,1692,0,0,0,57,9,0,0,0,2,0,0,0,0,0,0,0,20,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1566,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.v.out,99,349,54,285,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1567,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore.v.out,11,60,11,60,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1568,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1569,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.v.out,99,381,54,317,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,166,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1570,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore.v.out,11,68,11,68,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1571,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.v.out,23,239,10,67,1,2048,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1572,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.v.out,101,397,51,313,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,180,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1573,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore.v.out,10,67,10,67,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1574,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.v.out,17,176,9,66,1,2048,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1575,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.v.out,55,146,28,115,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1576,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore.v.out,12,86,12,86,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1577,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.v.out,25,277,11,85,1,4096,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1578,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738.v.out,306,1779,269,1742,0,0,0,78,13,0,0,0,4,0,0,0,0,0,0,0,30,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1579,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_accum1_out_0.v.out,99,349,54,285,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1580,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_accum1_out_0_memcore.v.out,11,60,11,60,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1581,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1582,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec.v.out,99,389,54,325,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,170,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1583,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore.v.out,11,70,11,70,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1584,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore_ram.v.out,23,245,10,69,1,2304,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1585,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_products_0.v.out,101,405,51,321,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,184,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1586,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_products_0_memcore.v.out,10,69,10,69,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1587,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_products_0_memcore_ram.v.out,17,180,9,68,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1588,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_weight_vecs_0.v.out,55,150,28,119,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1589,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_weight_vecs_0_memcore.v.out,12,88,12,88,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1590,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_weight_vecs_0_memcore_ram.v.out,25,283,11,87,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1591,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832.v.out,337,2179,309,2151,0,0,0,64,10,0,0,0,2,0,0,0,0,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1592,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_accum1_out_0.v.out,99,349,54,285,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1593,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_accum1_out_0_memcore.v.out,11,60,11,60,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1594,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1595,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_ifmap_vec.v.out,99,389,54,325,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,170,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1596,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_ifmap_vec_memcore.v.out,11,70,11,70,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1597,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_ifmap_vec_memcore_ram.v.out,23,245,10,69,1,2304,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1598,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_l2_products.v.out,55,134,28,103,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1599,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_l2_products_memcore.v.out,12,80,12,80,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1600,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_l2_products_memcore_ram.v.out,25,259,11,79,1,512,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1601,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_products_0.v.out,101,405,51,321,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,184,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1602,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_products_0_memcore.v.out,10,69,10,69,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1603,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_products_0_memcore_ram.v.out,17,180,9,68,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1604,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_weight_vecs_0.v.out,55,150,28,119,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1605,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_weight_vecs_0_memcore.v.out,12,88,12,88,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1606,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_weight_vecs_0_memcore_ram.v.out,25,283,11,87,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1607,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928.v.out,278,1694,253,1669,0,0,0,57,9,0,0,0,2,0,0,0,0,0,0,0,20,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1608,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_accum1_out_0.v.out,99,349,54,285,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1609,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_accum1_out_0_memcore.v.out,11,60,11,60,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1610,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1611,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_ifmap_vec_0_0.v.out,99,365,54,301,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,158,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1612,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_ifmap_vec_0_0_memcore.v.out,11,64,11,64,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1613,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_ifmap_vec_0_0_memcore_ram.v.out,23,227,10,63,1,512,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1614,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_products_0.v.out,101,381,51,297,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,172,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1615,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_products_0_memcore.v.out,10,63,10,63,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1616,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_products_0_memcore_ram.v.out,17,168,9,62,1,512,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1617,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_weight_vecs_0_0_0.v.out,55,138,28,107,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1618,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_weight_vecs_0_0_0_memcore.v.out,12,82,12,82,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1619,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_weight_vecs_0_0_0_memcore_ram.v.out,25,265,11,81,1,1024,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1620,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v.out,306,1771,269,1734,0,0,0,78,13,0,0,0,4,0,0,0,0,0,0,0,30,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1621,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.v.out,99,349,54,285,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1622,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.v.out,11,60,11,60,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1623,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1624,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.v.out,99,389,54,325,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,170,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1625,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.v.out,11,70,11,70,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1626,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.v.out,23,245,10,69,1,2304,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1627,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.v.out,101,405,51,321,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,184,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1628,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.v.out,10,69,10,69,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1629,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.v.out,17,180,9,68,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1630,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.v.out,55,150,28,119,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1631,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.v.out,12,88,12,88,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1632,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.v.out,25,283,11,87,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1633,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116.v.out,326,1820,286,1780,0,0,0,83,14,0,0,0,4,0,0,0,0,0,0,0,32,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1634,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum1_out_0.v.out,101,373,51,289,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,168,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1635,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum1_out_0_memcore.v.out,10,61,10,61,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1636,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum1_out_0_memcore_ram.v.out,17,164,9,60,1,224,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1637,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0.v.out,55,130,28,99,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1638,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore.v.out,12,78,12,78,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1639,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore_ram.v.out,25,253,11,77,1,224,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1640,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_ifmap_vec.v.out,55,138,28,107,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1641,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_ifmap_vec_memcore.v.out,12,82,12,82,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1642,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_ifmap_vec_memcore_ram.v.out,25,265,11,81,1,864,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1643,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_products_0.v.out,101,381,51,297,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,172,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1644,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_products_0_memcore.v.out,10,63,10,63,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1645,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_products_0_memcore_ram.v.out,17,168,9,62,1,432,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1646,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270.v.out,341,2432,313,2404,0,0,0,64,10,0,0,0,2,0,0,0,0,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1647,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_accum1_out_0.v.out,99,349,54,285,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1648,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_accum1_out_0_memcore.v.out,11,60,11,60,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1649,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1650,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec.v.out,99,405,54,341,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,178,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1651,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore.v.out,11,74,11,74,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1652,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore_ram.v.out,23,257,10,73,1,9216,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1653,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_l2_products.v.out,55,146,28,115,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1654,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_l2_products_memcore.v.out,12,86,12,86,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1655,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_l2_products_memcore_ram.v.out,25,277,11,85,1,4096,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1656,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0.v.out,101,421,51,337,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,192,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1657,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore.v.out,10,73,10,73,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1658,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore_ram.v.out,17,188,9,72,1,9216,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,54,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1659,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364.v.out,341,2445,313,2417,0,0,0,64,10,0,0,0,2,0,0,0,0,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1660,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_accum1_out_0.v.out,99,349,54,285,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1661,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_accum1_out_0_memcore.v.out,11,60,11,60,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1662,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1663,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_ifmap_vec.v.out,99,405,54,341,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,178,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1664,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_ifmap_vec_memcore.v.out,11,74,11,74,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1665,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_ifmap_vec_memcore_ram.v.out,23,257,10,73,1,9216,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1666,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_l2_products.v.out,55,142,28,111,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1667,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_l2_products_memcore.v.out,12,84,12,84,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1668,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_l2_products_memcore_ram.v.out,25,271,11,83,1,2048,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1669,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_products_0.v.out,101,421,51,337,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,192,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1670,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_products_0_memcore.v.out,10,73,10,73,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1671,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_products_0_memcore_ram.v.out,17,188,9,72,1,9216,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,54,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1672,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76.v.out,278,1764,253,1739,0,0,0,57,9,0,0,0,2,0,0,0,0,0,0,0,20,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1673,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.v.out,99,349,54,285,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1674,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore.v.out,11,60,11,60,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1675,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1676,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.v.out,99,381,54,317,0,0,0,77,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,166,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,23,0,0,0,0,0,0,0,0,0,0,0,0,0
1677,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore.v.out,11,68,11,68,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1678,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.v.out,23,239,10,67,1,2048,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1679,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v.out,101,397,51,313,0,0,0,82,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,180,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1680,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore.v.out,10,67,10,67,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1681,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.v.out,17,176,9,66,1,2048,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1682,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.v.out,55,146,28,115,0,0,0,36,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1683,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore.v.out,12,86,12,86,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1684,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.v.out,25,277,11,85,1,4096,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1685,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d2_S.v.out,45,148,17,54,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1686,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d2_S_shiftReg.v.out,8,44,7,43,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1687,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d7_S.v.out,46,161,17,58,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1688,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d7_S_shiftReg.v.out,18,101,12,95,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1689,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d7_S_x.v.out,46,161,17,58,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1690,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d7_S_x_shiftReg.v.out,18,101,12,95,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1691,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d8_S.v.out,46,161,17,58,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1692,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d8_S_shiftReg.v.out,21,113,13,105,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1693,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d8_S_x.v.out,46,161,17,58,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1694,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d8_S_x_shiftReg.v.out,21,113,13,105,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1695,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d2_S.v.out,45,152,17,58,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1696,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d2_S_shiftReg.v.out,8,48,7,47,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1697,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d7_S.v.out,46,165,17,62,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1698,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d7_S_shiftReg.v.out,18,110,12,104,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,77,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1699,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w12_d7_S.v.out,46,169,17,66,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1700,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w12_d7_S_shiftReg.v.out,18,119,12,113,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,84,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1701,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w12_d8_S.v.out,46,169,17,66,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1702,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w12_d8_S_shiftReg.v.out,21,133,13,125,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1703,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w12_d8_S_x.v.out,46,169,17,66,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1704,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w12_d8_S_x_shiftReg.v.out,21,133,13,125,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1705,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d2_S.v.out,45,160,17,66,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1706,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d2_S_shiftReg.v.out,8,56,7,55,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1707,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d7_S.v.out,46,173,17,70,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1708,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d7_S_shiftReg.v.out,18,128,12,122,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,91,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1709,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w14_d9_S.v.out,46,183,17,76,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1710,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w14_d9_S_shiftReg.v.out,22,168,14,160,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,126,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1711,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d2_S.v.out,45,168,17,74,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1712,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d2_S_shiftReg.v.out,8,64,7,63,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1713,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d7_S.v.out,46,181,17,78,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1714,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d7_S_shiftReg.v.out,18,146,12,140,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1715,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1716,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1717,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1718,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x0.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1719,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x0_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1720,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x1.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1721,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x1_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1722,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x2.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1723,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x2_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1724,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x3.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1725,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x3_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1726,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x4.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1727,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x4_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1728,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x5.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1729,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x5_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1730,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x6.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1731,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x6_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1732,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x7.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1733,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x7_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1734,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x8.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1735,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x8_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1736,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x9.v.out,45,172,17,78,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1737,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x9_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1738,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1739,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d8_S.v.out,46,125,17,22,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1740,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d8_S_shiftReg.v.out,21,23,13,15,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1741,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d8_S_x.v.out,46,125,17,22,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1742,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d8_S_x0.v.out,46,125,17,22,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1743,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d8_S_x0_shiftReg.v.out,21,23,13,15,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1744,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d8_S_x_shiftReg.v.out,21,23,13,15,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1745,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S.v.out,46,131,17,24,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1746,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S_shiftReg.v.out,22,25,14,17,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1747,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S_x.v.out,46,131,17,24,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1748,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S_x0.v.out,46,131,17,24,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1749,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S_x0_shiftReg.v.out,22,25,14,17,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1750,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S_x1.v.out,46,131,17,24,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1751,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S_x1_shiftReg.v.out,22,25,14,17,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1752,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S_x2.v.out,46,131,17,24,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1753,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S_x2_shiftReg.v.out,22,25,14,17,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1754,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S_x_shiftReg.v.out,22,25,14,17,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1755,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d2_S.v.out,45,124,17,30,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1756,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d2_S_shiftReg.v.out,8,20,7,19,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1757,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d2_S_x.v.out,45,124,17,30,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1758,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d2_S_x_shiftReg.v.out,8,20,7,19,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1759,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d7_S.v.out,46,137,17,34,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1760,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d7_S_shiftReg.v.out,18,47,12,41,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1761,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d7_S_x.v.out,46,137,17,34,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1762,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d7_S_x0.v.out,46,137,17,34,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1763,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d7_S_x0_shiftReg.v.out,18,47,12,41,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1764,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d7_S_x_shiftReg.v.out,18,47,12,41,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1765,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d8_S.v.out,46,137,17,34,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1766,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d8_S_shiftReg.v.out,21,53,13,45,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1767,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d8_S_x.v.out,46,137,17,34,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1768,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d8_S_x0.v.out,46,137,17,34,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1769,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d8_S_x0_shiftReg.v.out,21,53,13,45,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1770,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d8_S_x1.v.out,46,137,17,34,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1771,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d8_S_x1_shiftReg.v.out,21,53,13,45,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1772,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d8_S_x_shiftReg.v.out,21,53,13,45,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1773,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d2_S.v.out,45,128,17,34,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1774,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d2_S_shiftReg.v.out,8,24,7,23,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1775,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d2_S_x.v.out,45,128,17,34,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1776,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d2_S_x_shiftReg.v.out,8,24,7,23,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1777,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d7_S.v.out,46,141,17,38,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1778,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d7_S_shiftReg.v.out,18,56,12,50,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,35,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1779,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d7_S_x.v.out,46,141,17,38,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1780,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d7_S_x_shiftReg.v.out,18,56,12,50,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,35,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1781,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d8_S.v.out,46,141,17,38,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1782,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d8_S_shiftReg.v.out,21,63,13,55,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1783,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d8_S_x.v.out,46,141,17,38,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1784,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d8_S_x_shiftReg.v.out,21,63,13,55,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1785,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d2_S.v.out,45,132,17,38,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1786,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d2_S_shiftReg.v.out,8,28,7,27,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1787,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d7_S.v.out,46,145,17,42,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1788,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d7_S_shiftReg.v.out,18,65,12,59,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1789,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d7_S_x.v.out,46,145,17,42,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1790,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d7_S_x_shiftReg.v.out,18,65,12,59,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1791,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d8_S.v.out,46,145,17,42,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1792,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d8_S_shiftReg.v.out,21,73,13,65,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1793,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d8_S_x.v.out,46,145,17,42,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1794,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d8_S_x_shiftReg.v.out,21,73,13,65,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1795,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d2_S.v.out,45,136,17,42,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1796,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d2_S_shiftReg.v.out,8,32,7,31,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1797,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d2_S_x.v.out,45,136,17,42,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1798,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d2_S_x_shiftReg.v.out,8,32,7,31,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1799,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d7_S.v.out,46,149,17,46,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1800,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d7_S_shiftReg.v.out,18,74,12,68,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,49,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1801,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d9_S.v.out,46,155,17,48,0,0,0,35,2,0,0,4,2,0,0,2,69,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,69,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1802,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d9_S_shiftReg.v.out,22,91,14,83,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,63,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1803,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d2_S.v.out,45,140,17,46,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1804,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d2_S_shiftReg.v.out,8,36,7,35,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1805,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d2_S_x.v.out,45,140,17,46,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1806,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d2_S_x_shiftReg.v.out,8,36,7,35,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1807,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d7_S.v.out,46,153,17,50,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1808,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d7_S_shiftReg.v.out,18,83,12,77,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1809,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d7_S_x.v.out,46,153,17,50,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1810,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d7_S_x0.v.out,46,153,17,50,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1811,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d7_S_x0_shiftReg.v.out,18,83,12,77,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1812,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d7_S_x_shiftReg.v.out,18,83,12,77,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1813,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d8_S.v.out,46,153,17,50,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1814,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d8_S_shiftReg.v.out,21,93,13,85,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1815,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d8_S_x.v.out,46,153,17,50,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1816,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d8_S_x0.v.out,46,153,17,50,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1817,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d8_S_x0_shiftReg.v.out,21,93,13,85,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1818,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d8_S_x_shiftReg.v.out,21,93,13,85,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1819,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w9_d2_S.v.out,45,144,17,50,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1820,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w9_d2_S_shiftReg.v.out,8,40,7,39,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1821,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w9_d2_S_x.v.out,45,144,17,50,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1822,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w9_d2_S_x_shiftReg.v.out,8,40,7,39,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1823,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w9_d7_S.v.out,46,157,17,54,0,0,0,35,2,0,0,4,2,0,0,2,68,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,68,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1824,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w9_d7_S_shiftReg.v.out,18,92,12,86,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,63,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1825,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.v.out,19,169,19,169,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,17,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1826,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.v.out,27,139,21,133,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,8,0,0,0,0,0,2,37,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1827,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.v.out,19,169,19,169,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,17,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1828,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.v.out,19,169,19,169,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,17,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1829,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1.v.out,8,22,7,7,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1830,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.v.out,16,370,16,370,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,112,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1831,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_mul_10s_9ns_16_1_1.v.out,4,18,3,3,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1832,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0.v.out,3,35,3,35,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1833,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_regslice_both.v.out,59,249,24,211,0,0,0,46,6,0,0,0,2,0,0,0,0,0,0,0,16,5,0,0,0,0,0,0,0,0,0,0,10,2,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,39,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0
1834,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf10_readFilters68_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1835,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf10_readFilters68_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1836,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf11_readFilters74_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1837,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf11_readFilters74_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1838,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf12_readFilters78_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1839,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1840,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf1_readFilters18_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1841,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf1_readFilters18_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1842,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf2_readFilters24_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1843,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1844,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf3_readFilters30_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1845,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1846,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf4_readFilters36_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1847,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf4_readFilters36_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1848,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf5_readFilters40_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1849,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf5_readFilters40_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1850,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf6_readFilters46_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1851,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1852,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf7_readFilters52_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1853,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf7_readFilters52_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1854,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf8_readFilters56_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1855,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1856,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf9_readFilters62_U0.v.out,45,112,17,18,0,0,0,34,2,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1857,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1858,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused.v.out,1066,15035,1028,14997,0,0,0,66,13,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1859,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_in.v.out,154,886,105,758,0,0,0,109,8,0,0,0,4,0,0,4,0,0,0,0,19,3,0,0,0,0,0,0,0,0,0,0,41,0,0,0,0,0,62,16,0,0,0,0,0,0,0,0,0,0,174,3,0,0,0,0,0,1,102,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1860,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_in_p.v.out,18,98,18,98,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1861,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_in_p_ram.v.out,27,229,17,97,4,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1862,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v.out,235,929,115,650,0,0,0,185,17,0,0,0,4,0,0,6,0,0,0,0,68,12,0,0,0,0,0,0,0,0,0,0,74,0,0,0,0,0,56,9,0,0,0,0,0,0,0,0,0,0,260,6,0,0,0,0,0,0,144,0,0,0,0,0,0,7,3,26,0,0,0,0,0,0,0,0,0,0,0,0
1863,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps.v.out,90,911,47,801,0,0,0,71,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,406,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,71,0,0,0,0,0,0,0,0,0,0,0,0,0
1864,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps_memcore.v.out,9,165,9,165,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1865,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps_memcore_ram.v.out,25,838,18,486,1,3136000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,225,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1866,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps.v.out,90,879,47,769,0,0,0,71,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,390,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,71,0,0,0,0,0,0,0,0,0,0,0,0,0
1867,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore.v.out,9,157,9,157,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1868,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore_ram.v.out,25,806,18,462,1,200704,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,154,0,0,0,0,0,0,0,217,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1869,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps.v.out,90,911,47,801,0,0,0,71,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,406,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,71,0,0,0,0,0,0,0,0,0,0,0,0,0
1870,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore.v.out,9,165,9,165,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1871,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore_ram.v.out,25,838,18,486,1,3211264,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,225,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1872,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps.v.out,90,903,47,793,0,0,0,71,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,402,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,71,0,0,0,0,0,0,0,0,0,0,0,0,0
1873,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore.v.out,9,163,9,163,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1874,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore_ram.v.out,25,830,18,480,1,1605632,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,160,0,0,0,0,0,0,0,223,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1875,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps.v.out,90,895,47,785,0,0,0,71,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,398,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,71,0,0,0,0,0,0,0,0,0,0,0,0,0
1876,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore.v.out,9,161,9,161,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1877,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore_ram.v.out,25,822,18,474,1,802816,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,158,0,0,0,0,0,0,0,221,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1878,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps.v.out,90,887,47,777,0,0,0,71,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,394,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,71,0,0,0,0,0,0,0,0,0,0,0,0,0
1879,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore.v.out,9,159,9,159,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1880,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore_ram.v.out,25,814,18,468,1,401408,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,156,0,0,0,0,0,0,0,219,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1881,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_15.v.out,162,2354,136,2232,0,0,0,33,3,0,0,0,0,0,0,4,17,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0
1882,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_accum_1.v.out,217,1875,124,1424,0,0,0,157,8,0,0,0,4,0,0,4,3,0,0,0,31,78,0,0,0,0,0,0,0,0,10,0,79,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,559,8,0,0,0,0,0,0,279,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1883,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_accum_2.v.out,44,217,28,189,0,0,0,32,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,53,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,35,7,0,0,0,0,0,0,4,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1884,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjust.v.out,76,488,46,442,0,0,0,47,4,0,0,0,2,0,0,0,0,0,0,0,2,6,0,0,0,0,0,0,0,0,0,0,289,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,17,0,0,0,0,0,0,64,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1885,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjustments.v.out,9,119,9,119,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1886,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjustments_ram.v.out,25,606,18,348,1,24576,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,116,0,0,0,0,0,0,0,163,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1887,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_dot_product.v.out,176,719,123,611,0,0,0,136,12,0,0,0,4,0,0,6,0,0,0,0,18,3,0,0,0,0,0,0,0,0,0,0,35,0,0,0,0,0,52,12,0,0,0,0,0,0,0,0,0,0,117,3,0,0,0,0,0,55,111,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1888,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_filters.v.out,9,167,9,167,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1889,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_filters_ram.v.out,25,846,18,492,1,4718592,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,164,0,0,0,0,0,0,0,227,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1890,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_get_next_ijk.v.out,79,281,44,216,0,0,0,56,10,0,0,0,2,0,0,2,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,77,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1891,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_filters.v.out,9,67,9,67,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1892,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_filters_ram.v.out,25,302,18,192,1,524288,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,79,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1893,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_multiply66.v.out,108,446,70,402,0,0,0,79,10,0,0,0,4,0,0,0,0,0,0,0,13,6,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,19,3,0,0,0,0,0,35,45,0,0,0,0,0,0,11,8,0,0,0,0,0,0,0,0,0,0,0,0,0
1894,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_writeOutputs_165.v.out,283,1795,233,1727,0,0,0,213,11,0,0,0,4,0,0,2,2,0,0,0,15,9,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,17,9,0,0,0,0,0,0,0,0,0,0,215,3,0,0,0,0,0,465,154,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1895,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_writeOutputs_165_running_sums_3.v.out,9,49,9,49,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1896,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_writeOutputs_165_running_sums_3_ram.v.out,15,140,8,48,1,1024,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1897,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v.out,198,1511,129,1350,0,0,0,141,10,0,0,0,4,0,0,4,0,0,0,0,25,28,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,115,77,0,0,0,0,0,0,0,0,0,0,211,4,0,0,0,0,0,0,125,0,0,0,0,0,0,5,3,10,0,0,0,0,0,0,0,0,0,0,0,0
1898,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readInputs69.v.out,301,1874,216,1646,0,0,0,214,15,0,0,0,4,0,0,6,0,0,0,0,22,36,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,89,200,14,0,0,0,0,0,0,0,0,0,0,371,5,0,0,0,0,0,0,188,0,0,0,0,0,0,6,3,42,0,0,0,0,0,0,0,0,0,0,0,0
1899,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_14.v.out,162,2366,136,2244,0,0,0,33,3,0,0,0,0,0,0,4,17,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0
1900,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_accum_1.v.out,217,1875,124,1424,0,0,0,157,8,0,0,0,4,0,0,4,3,0,0,0,31,78,0,0,0,0,0,0,0,0,10,0,79,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,559,8,0,0,0,0,0,0,279,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1901,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_accum_2.v.out,44,217,28,189,0,0,0,32,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,53,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,35,7,0,0,0,0,0,0,4,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1902,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_adjust.v.out,75,467,45,421,0,0,0,47,4,0,0,0,2,0,0,0,0,0,0,0,2,6,0,0,0,0,0,0,0,0,0,0,289,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,17,0,0,0,0,0,0,64,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1903,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_dot_product.v.out,176,719,123,611,0,0,0,136,12,0,0,0,4,0,0,6,0,0,0,0,18,3,0,0,0,0,0,0,0,0,0,0,35,0,0,0,0,0,52,12,0,0,0,0,0,0,0,0,0,0,117,3,0,0,0,0,0,55,111,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1904,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_get_next_ijk.v.out,80,284,45,219,0,0,0,56,10,0,0,0,2,0,0,2,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,77,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1905,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_filters.v.out,9,69,9,69,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1906,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_filters_ram.v.out,25,310,18,198,1,1048576,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,66,0,0,0,0,0,0,0,81,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1907,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_multiply72.v.out,111,472,71,412,0,0,0,81,10,0,0,0,4,0,0,2,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,43,3,0,0,0,0,0,45,51,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1908,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_writeOutputs_171.v.out,283,1832,233,1762,0,0,0,213,11,0,0,0,4,0,0,2,2,0,0,0,15,9,0,0,0,0,0,0,0,0,0,0,23,0,0,0,0,0,18,9,0,0,0,0,0,0,0,0,0,0,217,3,0,0,0,0,0,491,161,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1909,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_writeOutputs_171_running_sums_2.v.out,9,51,9,51,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1910,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_writeOutputs_171_running_sums_2_ram.v.out,15,144,8,50,1,2048,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1911,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readFilters74.v.out,198,1511,129,1350,0,0,0,141,10,0,0,0,4,0,0,4,0,0,0,0,25,28,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,115,77,0,0,0,0,0,0,0,0,0,0,211,4,0,0,0,0,0,0,125,0,0,0,0,0,0,5,3,10,0,0,0,0,0,0,0,0,0,0,0,0
1912,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v.out,301,1874,216,1646,0,0,0,214,15,0,0,0,4,0,0,6,0,0,0,0,22,36,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,89,200,14,0,0,0,0,0,0,0,0,0,0,371,5,0,0,0,0,0,0,188,0,0,0,0,0,0,6,3,42,0,0,0,0,0,0,0,0,0,0,0,0
1913,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v.out,126,1615,100,1487,0,0,0,33,3,0,0,0,0,0,0,4,18,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0
1914,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_accum_1.v.out,224,1831,126,1403,0,0,0,162,11,0,0,0,4,0,0,4,3,0,0,0,34,57,0,0,0,0,0,0,0,0,0,0,79,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,522,8,0,0,0,0,0,0,282,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1915,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_accum_2.v.out,44,217,28,189,0,0,0,32,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,53,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,35,7,0,0,0,0,0,0,4,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1916,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjust.v.out,70,456,42,412,0,0,0,45,3,0,0,0,2,0,0,0,0,0,0,0,2,5,0,0,0,0,0,0,0,0,0,0,289,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,17,0,0,0,0,0,0,64,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1917,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjustments.v.out,9,121,9,121,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1918,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjustments_ram.v.out,25,614,18,354,1,48000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,118,0,0,0,0,0,0,0,165,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1919,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_dot_product.v.out,99,701,62,644,0,0,0,74,10,0,0,0,4,0,0,2,0,0,0,0,13,2,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,34,3,0,0,0,0,0,36,74,0,0,0,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1920,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_filters.v.out,9,71,9,71,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1921,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_filters_ram.v.out,25,318,18,204,1,2048000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,68,0,0,0,0,0,0,0,83,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1922,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_get_next_ijk.v.out,74,281,42,219,0,0,0,52,9,0,0,0,2,0,0,2,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1923,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v.out,92,409,52,349,0,0,0,68,10,0,0,0,4,0,0,2,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,25,0,0,0,0,0,0,0,0,0,0,0,43,3,0,0,0,0,0,9,36,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1924,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readInputs.v.out,171,1083,105,949,0,0,0,112,11,0,0,0,6,0,0,4,0,0,0,0,20,34,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,32,18,9,0,0,0,0,0,0,0,0,0,0,184,5,0,0,0,0,0,0,64,0,0,0,0,0,0,6,3,32,0,0,0,0,0,0,0,0,0,0,0,0
1925,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_writeOutputs_unaligned.v.out,92,670,63,638,0,0,0,61,5,0,0,0,2,0,0,0,2,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,54,0,0,0,0,0,58,9,0,0,0,0,0,0,0,0,0,0,76,4,0,0,0,0,0,64,27,0,0,0,0,0,0,5,16,32,0,0,0,0,0,0,0,0,0,0,0,0
1926,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_114.v.out,126,1589,100,1449,0,0,0,33,3,0,0,0,0,0,0,4,20,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0
1927,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_accum_1.v.out,103,427,68,386,0,0,0,76,10,0,0,0,4,0,0,0,0,0,0,0,13,7,0,0,0,0,0,0,0,0,5,0,13,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,24,3,0,0,0,0,0,20,15,0,0,0,0,0,0,14,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1928,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_accum_2.v.out,91,380,60,343,0,0,0,64,9,0,0,0,4,0,0,0,0,0,0,0,11,6,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,21,3,0,0,0,0,0,12,8,0,0,0,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1929,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_accum_3.v.out,44,214,28,186,0,0,0,32,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,35,7,0,0,0,0,0,0,3,0,0,0,0,0,0,24,19,0,0,0,0,0,0,0,0,0,0,0,0,0
1930,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjust.v.out,70,444,42,400,0,0,0,45,3,0,0,0,2,0,0,0,0,0,0,0,2,5,0,0,0,0,0,0,0,0,0,0,289,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,17,0,0,0,0,0,0,64,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1931,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjustments.v.out,9,109,9,109,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1932,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjustments_ram.v.out,25,566,18,318,1,768,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,106,0,0,0,0,0,0,0,153,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1933,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_dot_product.v.out,167,579,115,503,0,0,0,122,12,0,0,0,4,0,0,6,0,0,0,0,18,3,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,41,35,0,0,0,0,0,0,0,0,0,0,78,3,0,0,0,0,0,18,29,0,0,0,0,0,0,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1934,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_filters.v.out,9,55,9,55,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1935,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_filters_ram.v.out,25,254,18,156,1,6912,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,0,0,67,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1936,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_get_next_ijk.v.out,112,385,73,346,0,0,0,82,14,0,0,0,6,0,0,2,2,0,0,0,14,10,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,84,0,0,0,0,0,0,0,0,0,0,0,0
1937,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_poolOutputs.v.out,85,327,51,281,0,0,0,53,10,0,0,2,2,0,0,2,0,0,0,0,9,6,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,4,0,0,0,0,0,0,38,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1938,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v.out,164,869,107,788,0,0,0,119,13,0,0,0,4,0,0,6,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,105,88,0,0,0,0,0,0,0,0,0,0,64,3,0,0,0,0,0,12,34,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1939,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v.out,271,1951,213,1869,0,0,0,204,11,0,0,0,4,0,0,4,0,0,0,0,81,18,7,0,0,128,0,0,0,0,0,0,20,0,0,0,0,95,258,79,0,0,0,0,0,0,0,0,0,0,278,3,0,0,0,0,0,24,107,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1940,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v.out,76,685,53,660,0,0,0,50,2,0,0,0,0,0,0,0,2,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,64,15,0,0,0,0,0,0,0,0,0,0,74,3,0,0,0,0,0,64,12,0,0,0,0,0,0,3,16,32,0,0,0,0,0,0,0,0,0,0,0,0
1941,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v.out,126,1596,100,1462,0,0,0,33,3,0,0,0,0,0,0,4,19,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0
1942,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_accum_1.v.out,217,1829,124,1398,0,0,0,157,8,0,0,0,4,0,0,4,3,0,0,0,31,64,0,0,0,0,0,0,0,0,8,0,79,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,533,8,0,0,0,0,0,0,275,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1943,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_accum_2.v.out,44,217,28,189,0,0,0,32,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,53,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,35,7,0,0,0,0,0,0,4,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1944,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjust.v.out,70,446,42,402,0,0,0,45,3,0,0,0,2,0,0,0,0,0,0,0,2,5,0,0,0,0,0,0,0,0,0,0,289,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,17,0,0,0,0,0,0,64,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1945,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjustments.v.out,9,111,9,111,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1946,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjustments_ram.v.out,25,574,18,324,1,1536,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,155,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1947,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_dot_product.v.out,176,659,123,563,0,0,0,136,12,0,0,0,4,0,0,6,0,0,0,0,18,3,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,44,12,0,0,0,0,0,0,0,0,0,0,101,3,0,0,0,0,0,45,99,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1948,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_filters.v.out,9,63,9,63,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1949,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_filters_ram.v.out,25,286,18,180,1,73728,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,60,0,0,0,0,0,0,0,75,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1950,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_get_next_ijk.v.out,112,385,73,346,0,0,0,82,14,0,0,0,6,0,0,2,2,0,0,0,14,10,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,84,0,0,0,0,0,0,0,0,0,0,0,0
1951,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_poolOutputs.v.out,85,319,51,273,0,0,0,53,10,0,0,2,2,0,0,2,0,0,0,0,9,6,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,4,0,0,0,0,0,0,35,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1952,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v.out,155,620,97,519,0,0,0,118,13,0,0,0,4,0,0,6,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,67,21,0,0,0,0,0,0,0,0,0,0,90,3,0,0,0,0,0,18,47,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1953,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readInputs25.v.out,281,1908,203,1708,0,0,0,204,11,0,0,0,4,0,0,6,0,0,0,0,24,26,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,89,225,20,0,0,0,0,0,0,0,0,0,0,385,4,0,0,0,0,0,0,159,0,0,0,0,0,0,5,3,40,0,0,0,0,0,0,0,0,0,0,0,0
1954,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v.out,80,608,48,575,0,0,0,58,2,0,0,0,0,0,0,0,2,0,0,0,19,2,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,59,12,0,0,0,0,0,0,0,0,0,0,73,2,0,0,0,0,0,0,65,0,0,0,0,0,0,2,16,32,0,0,0,0,0,0,0,0,0,0,0,0
1955,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_112.v.out,125,1540,100,1425,0,0,0,32,3,0,0,0,0,0,0,4,16,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,68,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0
1956,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_accum_1.v.out,200,1517,114,1211,0,0,0,139,10,0,0,0,4,0,0,4,3,0,0,0,29,43,0,0,0,0,0,0,0,0,0,0,79,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,368,8,0,0,0,0,0,0,147,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1957,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_accum_2.v.out,44,217,28,189,0,0,0,32,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,53,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,35,7,0,0,0,0,0,0,4,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1958,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_adjust.v.out,70,444,42,400,0,0,0,45,3,0,0,0,2,0,0,0,0,0,0,0,2,5,0,0,0,0,0,0,0,0,0,0,289,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,17,0,0,0,0,0,0,64,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1959,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_dot_product.v.out,85,323,53,285,0,0,0,60,9,0,0,0,4,0,0,0,0,0,0,0,12,2,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,18,3,0,0,0,0,0,12,12,0,0,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1960,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_filters.v.out,9,55,9,55,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1961,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_filters_ram.v.out,25,254,18,156,1,8192,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,0,0,67,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1962,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_get_next_ijk.v.out,74,263,42,201,0,0,0,52,9,0,0,0,2,0,0,2,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1963,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_readFilters30.v.out,92,345,52,289,0,0,0,68,10,0,0,0,4,0,0,2,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,37,3,0,0,0,0,0,7,24,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1964,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_readInputs.v.out,171,1105,105,979,0,0,0,112,11,0,0,0,6,0,0,4,0,0,0,0,20,28,0,0,0,0,0,0,0,0,0,0,31,0,0,0,0,32,20,13,0,0,0,0,0,0,0,0,0,0,174,5,0,0,0,0,0,0,62,0,0,0,0,0,0,6,3,32,0,0,0,0,0,0,0,0,0,0,0,0
1965,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_writeOutputs_unaligned.v.out,88,669,60,639,0,0,0,58,5,0,0,0,2,0,0,0,2,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,60,13,0,0,0,0,0,0,0,0,0,0,75,3,0,0,0,0,0,64,13,0,0,0,0,0,0,4,16,32,0,0,0,0,0,0,0,0,0,0,0,0
1966,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_111.v.out,162,2060,136,1926,0,0,0,33,3,0,0,0,0,0,0,4,19,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0
1967,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_accum_1.v.out,217,1829,124,1398,0,0,0,157,8,0,0,0,4,0,0,4,3,0,0,0,31,64,0,0,0,0,0,0,0,0,8,0,79,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,533,8,0,0,0,0,0,0,275,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1968,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_accum_2.v.out,44,217,28,189,0,0,0,32,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,53,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,35,7,0,0,0,0,0,0,4,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1969,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjust.v.out,76,476,46,430,0,0,0,47,4,0,0,0,2,0,0,0,0,0,0,0,2,6,0,0,0,0,0,0,0,0,0,0,289,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,17,0,0,0,0,0,0,64,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1970,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjustments.v.out,9,115,9,115,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1971,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjustments_ram.v.out,25,590,18,336,1,6144,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,112,0,0,0,0,0,0,0,159,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1972,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_dot_product.v.out,176,659,123,563,0,0,0,136,12,0,0,0,4,0,0,6,0,0,0,0,18,3,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,44,12,0,0,0,0,0,0,0,0,0,0,101,3,0,0,0,0,0,45,99,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1973,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_filters.v.out,9,67,9,67,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1974,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_filters_ram.v.out,25,302,18,192,1,294912,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,79,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1975,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v.out,79,275,44,210,0,0,0,56,10,0,0,0,2,0,0,2,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,77,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1976,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_filters.v.out,9,59,9,59,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1977,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_filters_ram.v.out,25,270,18,168,1,32768,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,0,0,71,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1978,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_multiply34.v.out,108,404,70,360,0,0,0,79,10,0,0,0,4,0,0,0,0,0,0,0,13,6,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,19,3,0,0,0,0,0,25,37,0,0,0,0,0,0,11,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1979,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_writeOutputs_133.v.out,283,1771,233,1707,0,0,0,213,11,0,0,0,4,0,0,2,2,0,0,0,15,9,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,19,13,0,0,0,0,0,0,0,0,0,0,211,3,0,0,0,0,0,413,144,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1980,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_writeOutputs_133_running_sums_1.v.out,9,45,9,45,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1981,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_writeOutputs_133_running_sums_1_ram.v.out,15,132,8,44,1,256,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1982,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readFilters36.v.out,155,654,97,553,0,0,0,118,13,0,0,0,4,0,0,6,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,73,25,0,0,0,0,0,0,0,0,0,0,90,3,0,0,0,0,0,18,49,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1983,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v.out,302,1924,217,1714,0,0,0,215,15,0,0,0,4,0,0,6,0,0,0,0,22,30,0,0,0,0,0,0,0,0,0,0,41,0,0,0,0,89,214,18,0,0,0,0,0,0,0,0,0,0,373,5,0,0,0,0,0,0,190,0,0,0,0,0,0,6,3,40,0,0,0,0,0,0,0,0,0,0,0,0
1984,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_110.v.out,126,1604,100,1470,0,0,0,33,3,0,0,0,0,0,0,4,19,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0
1985,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_accum_1.v.out,217,1829,124,1398,0,0,0,157,8,0,0,0,4,0,0,4,3,0,0,0,31,64,0,0,0,0,0,0,0,0,8,0,79,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,533,8,0,0,0,0,0,0,275,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1986,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_accum_2.v.out,44,217,28,189,0,0,0,32,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,53,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,35,7,0,0,0,0,0,0,4,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1987,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_adjust.v.out,70,450,42,406,0,0,0,45,3,0,0,0,2,0,0,0,0,0,0,0,2,5,0,0,0,0,0,0,0,0,0,0,289,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,17,0,0,0,0,0,0,64,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1988,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v.out,176,659,123,563,0,0,0,136,12,0,0,0,4,0,0,6,0,0,0,0,18,3,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,44,12,0,0,0,0,0,0,0,0,0,0,101,3,0,0,0,0,0,45,99,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1989,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_get_next_ijk.v.out,112,388,73,349,0,0,0,82,14,0,0,0,6,0,0,2,2,0,0,0,14,10,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,84,0,0,0,0,0,0,0,0,0,0,0,0
1990,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_poolOutputs.v.out,85,313,51,267,0,0,0,53,10,0,0,2,2,0,0,2,0,0,0,0,9,6,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,4,0,0,0,0,0,0,32,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1991,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readFilters40.v.out,155,654,97,553,0,0,0,118,13,0,0,0,4,0,0,6,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,73,25,0,0,0,0,0,0,0,0,0,0,90,3,0,0,0,0,0,18,49,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1992,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v.out,281,1847,203,1647,0,0,0,204,11,0,0,0,4,0,0,6,0,0,0,0,24,26,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,89,214,18,0,0,0,0,0,0,0,0,0,0,369,4,0,0,0,0,0,0,152,0,0,0,0,0,0,5,3,40,0,0,0,0,0,0,0,0,0,0,0,0
1993,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_writeOutputs_unaligned.v.out,80,597,48,564,0,0,0,58,2,0,0,0,0,0,0,0,2,0,0,0,19,2,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,57,10,0,0,0,0,0,0,0,0,0,0,73,2,0,0,0,0,0,0,65,0,0,0,0,0,0,2,16,32,0,0,0,0,0,0,0,0,0,0,0,0
1994,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_19.v.out,125,1543,100,1434,0,0,0,32,3,0,0,0,0,0,0,4,15,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0
1995,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_accum_1.v.out,224,1831,126,1403,0,0,0,162,11,0,0,0,4,0,0,4,3,0,0,0,34,57,0,0,0,0,0,0,0,0,0,0,79,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,522,8,0,0,0,0,0,0,282,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1996,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_accum_2.v.out,44,217,28,189,0,0,0,32,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,53,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,35,7,0,0,0,0,0,0,4,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1997,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_adjust.v.out,70,446,42,402,0,0,0,45,3,0,0,0,2,0,0,0,0,0,0,0,2,5,0,0,0,0,0,0,0,0,0,0,289,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,17,0,0,0,0,0,0,64,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1998,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_dot_product.v.out,99,701,62,644,0,0,0,74,10,0,0,0,4,0,0,2,0,0,0,0,13,2,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,34,3,0,0,0,0,0,36,74,0,0,0,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1999,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_filters.v.out,9,61,9,61,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2000,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_filters_ram.v.out,25,278,18,174,1,65536,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,58,0,0,0,0,0,0,0,73,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2001,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_get_next_ijk.v.out,74,266,42,204,0,0,0,52,9,0,0,0,2,0,0,2,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
2002,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readFilters46.v.out,92,379,52,319,0,0,0,68,10,0,0,0,4,0,0,2,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,43,3,0,0,0,0,0,9,31,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2003,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v.out,171,1113,105,979,0,0,0,112,11,0,0,0,6,0,0,4,0,0,0,0,20,34,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,32,20,11,0,0,0,0,0,0,0,0,0,0,186,5,0,0,0,0,0,0,67,0,0,0,0,0,0,6,3,32,0,0,0,0,0,0,0,0,0,0,0,0
2004,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_writeOutputs_unaligned.v.out,85,604,57,574,0,0,0,58,5,0,0,0,2,0,0,0,2,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,55,10,0,0,0,0,0,0,0,0,0,0,75,3,0,0,0,0,0,64,11,0,0,0,0,0,0,4,16,32,0,0,0,0,0,0,0,0,0,0,0,0
2005,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_18.v.out,162,2067,136,1939,0,0,0,33,3,0,0,0,0,0,0,4,18,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0
2006,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_accum_1.v.out,217,1852,124,1411,0,0,0,157,8,0,0,0,4,0,0,4,3,0,0,0,31,71,0,0,0,0,0,0,0,0,9,0,79,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,546,8,0,0,0,0,0,0,277,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
2007,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_accum_2.v.out,44,217,28,189,0,0,0,32,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,53,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,35,7,0,0,0,0,0,0,4,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
2008,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjust.v.out,76,482,46,436,0,0,0,47,4,0,0,0,2,0,0,0,0,0,0,0,2,6,0,0,0,0,0,0,0,0,0,0,289,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,17,0,0,0,0,0,0,64,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2009,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjustments.v.out,9,117,9,117,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2010,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjustments_ram.v.out,25,598,18,342,1,12288,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,114,0,0,0,0,0,0,0,161,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2011,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_dot_product.v.out,176,689,123,587,0,0,0,136,12,0,0,0,4,0,0,6,0,0,0,0,18,3,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,48,12,0,0,0,0,0,0,0,0,0,0,109,3,0,0,0,0,0,50,105,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2012,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_filters.v.out,9,71,9,71,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2013,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_filters_ram.v.out,25,318,18,204,1,1179648,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,68,0,0,0,0,0,0,0,83,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2014,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_get_next_ijk.v.out,79,278,44,213,0,0,0,56,10,0,0,0,2,0,0,2,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,77,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
2015,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_filters.v.out,9,63,9,63,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2016,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_filters_ram.v.out,25,286,18,180,1,131072,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,60,0,0,0,0,0,0,0,75,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2017,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_multiply50.v.out,108,425,70,381,0,0,0,79,10,0,0,0,4,0,0,0,0,0,0,0,13,6,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,19,3,0,0,0,0,0,30,41,0,0,0,0,0,0,11,7,0,0,0,0,0,0,0,0,0,0,0,0,0
2018,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_writeOutputs_149.v.out,283,1783,233,1717,0,0,0,213,11,0,0,0,4,0,0,2,2,0,0,0,15,9,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,18,11,0,0,0,0,0,0,0,0,0,0,213,3,0,0,0,0,0,439,149,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2019,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_writeOutputs_149_running_sums.v.out,9,47,9,47,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2020,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_writeOutputs_149_running_sums_ram.v.out,15,136,8,46,1,512,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2021,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_readFilters52.v.out,155,696,97,589,0,0,0,118,13,0,0,0,4,0,0,6,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,81,27,0,0,0,0,0,0,0,0,0,0,98,3,0,0,0,0,0,20,54,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2022,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_readInputs53.v.out,302,1901,217,1682,0,0,0,215,15,0,0,0,4,0,0,6,0,0,0,0,22,33,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,89,207,16,0,0,0,0,0,0,0,0,0,0,372,5,0,0,0,0,0,0,191,0,0,0,0,0,0,6,3,41,0,0,0,0,0,0,0,0,0,0,0,0
2023,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v.out,125,1598,100,1471,0,0,0,32,3,0,0,0,0,0,0,4,18,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0
2024,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_accum_1.v.out,217,1852,124,1411,0,0,0,157,8,0,0,0,4,0,0,4,3,0,0,0,31,71,0,0,0,0,0,0,0,0,9,0,79,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,546,8,0,0,0,0,0,0,277,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
2025,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_accum_2.v.out,44,217,28,189,0,0,0,32,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,53,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,35,7,0,0,0,0,0,0,4,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
2026,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_adjust.v.out,70,452,42,408,0,0,0,45,3,0,0,0,2,0,0,0,0,0,0,0,2,5,0,0,0,0,0,0,0,0,0,0,289,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,17,0,0,0,0,0,0,64,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2027,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_dot_product.v.out,176,689,123,587,0,0,0,136,12,0,0,0,4,0,0,6,0,0,0,0,18,3,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,48,12,0,0,0,0,0,0,0,0,0,0,109,3,0,0,0,0,0,50,105,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2028,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_get_next_ijk.v.out,112,388,73,349,0,0,0,82,14,0,0,0,6,0,0,2,2,0,0,0,14,10,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,84,0,0,0,0,0,0,0,0,0,0,0,0
2029,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_poolOutputs.v.out,85,305,51,259,0,0,0,53,10,0,0,2,2,0,0,2,0,0,0,0,9,6,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,4,0,0,0,0,0,0,29,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2030,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_readFilters56.v.out,155,696,97,589,0,0,0,118,13,0,0,0,4,0,0,6,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,81,27,0,0,0,0,0,0,0,0,0,0,98,3,0,0,0,0,0,20,54,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2031,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_readInputs57.v.out,281,1828,203,1619,0,0,0,204,11,0,0,0,4,0,0,6,0,0,0,0,24,29,0,0,0,0,0,0,0,0,0,0,35,0,0,0,0,89,207,16,0,0,0,0,0,0,0,0,0,0,368,4,0,0,0,0,0,0,154,0,0,0,0,0,0,5,3,41,0,0,0,0,0,0,0,0,0,0,0,0
2032,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_writeOutputs_unaligned.v.out,80,581,48,548,0,0,0,58,2,0,0,0,0,0,0,0,2,0,0,0,19,2,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,54,8,0,0,0,0,0,0,0,0,0,0,73,2,0,0,0,0,0,0,65,0,0,0,0,0,0,2,16,32,0,0,0,0,0,0,0,0,0,0,0,0
2033,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_16.v.out,126,1539,100,1435,0,0,0,33,3,0,0,0,0,0,0,4,14,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,60,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0
2034,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_accum_1.v.out,224,1856,126,1418,0,0,0,162,11,0,0,0,4,0,0,4,3,0,0,0,34,64,0,0,0,0,0,0,0,0,0,0,79,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,535,8,0,0,0,0,0,0,285,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
2035,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_accum_2.v.out,44,217,28,189,0,0,0,32,2,0,0,0,2,0,0,0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,53,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,35,7,0,0,0,0,0,0,4,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
2036,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjust.v.out,70,448,42,404,0,0,0,45,3,0,0,0,2,0,0,0,0,0,0,0,2,5,0,0,0,0,0,0,0,0,0,0,289,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,17,0,0,0,0,0,0,64,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2037,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjustments.v.out,9,113,9,113,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2038,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjustments_ram.v.out,25,582,18,330,1,3072,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,110,0,0,0,0,0,0,0,157,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2039,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_dot_product.v.out,99,708,62,649,0,0,0,74,10,0,0,0,4,0,0,2,0,0,0,0,13,2,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,36,3,0,0,0,0,0,40,77,0,0,0,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2040,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_filters.v.out,9,65,9,65,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2041,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_filters_ram.v.out,25,294,18,186,1,262144,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,0,77,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2042,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_get_next_ijk.v.out,74,269,42,207,0,0,0,52,9,0,0,0,2,0,0,2,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
2043,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_readFilters62.v.out,92,399,52,337,0,0,0,68,10,0,0,0,4,0,0,2,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,46,3,0,0,0,0,0,10,35,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2044,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_readInputs.v.out,171,1102,105,964,0,0,0,112,11,0,0,0,6,0,0,4,0,0,0,0,20,37,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,32,19,9,0,0,0,0,0,0,0,0,0,0,191,5,0,0,0,0,0,0,68,0,0,0,0,0,0,6,3,32,0,0,0,0,0,0,0,0,0,0,0,0
2045,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v.out,85,586,57,556,0,0,0,58,5,0,0,0,2,0,0,0,2,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,52,8,0,0,0,0,0,0,0,0,0,0,75,3,0,0,0,0,0,64,9,0,0,0,0,0,0,4,16,32,0,0,0,0,0,0,0,0,0,0,0,0
2046,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v.out,96,4837,89,4782,0,0,0,20,1,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,16,0,0,0,0,0,0,0,0,0,0,63,0,0,0,0,0,0,10,0,0,0,0,0,0,0,257,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2047,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation.v.out,1749,6723,28,3339,0,0,0,1833,2,0,0,4,194,0,0,4,384,0,0,0,0,0,0,0,0,0,0,0,0,0,4096,5120,1280,4,0,0,5120,4096,288,0,256,0,0,0,0,0,256,2,0,0,2187,512,0,0,0,0,0,0,1,0,0,0,0,0,0,545,1282,0,0,0,0,0,0,0,0,0,0,0,0,0
2048,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/cfg.v.out,125,677,50,508,0,0,0,117,1,0,0,79,22,0,0,7,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,172,7,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,38,66,0,0,0,0,0,0,0,0,0,0,0,0,0,0,462,0,0,0,0,0,0,0,0,0,0,0,0,0
2049,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/control.v.out,51,90,15,18,0,0,0,39,1,0,0,11,0,0,0,8,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,15,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,48,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
2050,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/matmul_32x32_systolic.v.out,1256,12097,1249,12059,0,0,0,76,1,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,32,0,0,0,0,0,0,0,0,1,0,0,513,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2051,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm.v.out,157,2690,20,1626,0,0,0,148,2,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,32,256,256,0,0,0,0,0,0,2,0,0,771,0,0,0,0,0,0,0,257,0,0,0,0,0,0,545,2,0,0,0,0,0,0,0,0,0,0,0,0,0
2052,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic.v.out,1227,49758,1071,16732,0,0,0,193,1,0,0,5,0,0,0,11,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,8,5,0,0,32,0,48,16,0,0,0,0,0,0,0,0,0,0,32952,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,8226,0,0,0,0,0,0,0,0,0,0,0,0,0
2053,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/pool.v.out,38,1226,17,1132,0,0,0,32,2,0,0,8,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,41,0,0,0,0,0,64,0,0,0,0,0,0,0,0,2,0,0,258,16,0,0,0,0,0,0,257,0,0,0,0,0,0,0,290,0,0,0,0,0,0,0,0,0,0,0,0,0
2054,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/processing_element.v.out,8,50,8,50,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2055,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/qadd.v.out,3,48,3,48,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2056,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/qmult.v.out,3,32,3,32,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2057,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/ram.v.out,19,2667,9,1109,1,262144,0,14,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2058,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/seq_mac.v.out,14,123,11,106,0,0,0,10,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2059,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup.v.out,1433,10235,1081,9215,0,0,0,1416,67,0,0,0,4,0,0,4,8,0,0,0,1024,0,0,0,0,0,0,0,0,0,64,0,512,0,0,0,144,0,160,32,0,0,0,0,0,0,66,66,0,0,42,0,0,0,0,0,0,0,20,0,0,0,0,0,0,7952,2,0,0,0,0,0,0,0,0,0,0,0,0,0
2060,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_pe_matrix.v.out,3142,25604,3142,25604,0,0,0,1025,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2061,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v.out,96,2661,89,2606,0,0,0,20,1,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,16,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,0,10,0,0,0,0,0,0,0,129,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2062,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation.v.out,901,3427,28,1707,0,0,0,937,2,0,0,4,98,0,0,4,192,0,0,0,0,0,0,0,0,0,0,0,0,0,2048,2560,704,4,0,0,2560,2048,160,0,128,0,0,0,0,0,128,2,0,0,1099,256,0,0,0,0,0,0,1,0,0,0,0,0,0,289,642,0,0,0,0,0,0,0,0,0,0,0,0,0
2063,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/cfg.v.out,125,613,50,444,0,0,0,117,1,0,0,79,22,0,0,7,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,172,7,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,38,66,0,0,0,0,0,0,0,0,0,0,0,0,0,0,398,0,0,0,0,0,0,0,0,0,0,0,0,0
2064,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/control.v.out,51,90,15,18,0,0,0,39,1,0,0,11,0,0,0,8,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,15,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,48,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
2065,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v.out,394,4161,385,4059,0,0,0,46,1,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,64,32,0,0,0,0,0,0,0,1,0,0,257,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2066,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm.v.out,93,1394,20,842,0,0,0,84,2,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,32,128,128,0,0,0,0,0,0,2,0,0,387,0,0,0,0,0,0,0,129,0,0,0,0,0,0,289,2,0,0,0,0,0,0,0,0,0,0,0,0,0
2067,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v.out,382,12862,287,4316,0,0,0,116,1,0,0,5,0,0,0,11,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,32,5,0,0,32,0,80,80,0,0,0,0,0,0,0,0,0,0,8376,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,2082,0,0,0,0,0,0,0,0,0,0,0,0,0
2068,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool.v.out,34,664,17,588,0,0,0,27,2,0,0,6,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,41,0,0,0,0,0,56,0,0,0,0,0,0,0,0,2,0,0,130,8,0,0,0,0,0,0,129,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,0
2069,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/processing_element.v.out,8,50,8,50,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2070,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/qadd.v.out,3,48,3,48,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2071,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/qmult.v.out,3,32,3,32,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2072,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v.out,138,3349,10,597,1,8192,0,192,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,960,0,0,0,0,0,0,0,0,0,0,0,1312,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2073,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/seq_mac.v.out,14,123,11,106,0,0,0,10,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2074,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v.out,489,3211,297,2623,0,0,0,472,35,0,0,0,4,0,0,4,8,0,0,0,512,0,0,0,0,0,0,0,0,0,16,0,256,0,0,0,96,0,112,32,0,0,0,0,0,0,34,34,0,0,42,0,0,0,0,0,0,0,20,0,0,0,0,0,0,1936,2,0,0,0,0,0,0,0,0,0,0,0,0,0
2075,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_pe_matrix.v.out,806,6660,806,6660,0,0,0,257,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2076,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml.v.out,436,11087,250,7277,0,0,0,324,0,0,0,2,12,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,76,2,0,0,103,0,45,0,0,0,0,0,0,0,0,0,0,0,3887,67,0,0,0,0,0,1,0,0,0,0,0,0,0,83,3329,0,0,0,0,0,0,0,0,0,0,0,0,0
2077,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber.v.out,240,5091,213,4581,0,0,0,103,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,143,0,0,0,64,0,144,32,192,0,0,0,0,0,2,0,0,0,625,32,0,0,0,0,0,1,0,0,0,0,0,0,0,0,352,0,0,0,0,0,0,0,0,0,0,0,0,0
2078,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary.v.out,1948,51087,1934,50948,0,0,0,932,0,0,0,0,0,0,0,32,35,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,32,0,96,0,0,0,0,0,0,2,0,0,0,225,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24366,0,0,0,0,0,0,0,0,0,0,0,0,0
2079,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b.v.out,10,386,7,289,0,0,0,6,0,0,96,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2080,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned.v.out,277,15501,149,11373,0,0,0,315,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4064,0,0,4064,0,0,0,0,0,0,0,0,0,0,6144,0,0,0,0,0,0,3105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2081,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v.out,625,16427,624,16426,0,0,0,45,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2082,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Hop.v.out,56,1244,41,1105,0,0,0,39,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,3,3,0,0,0,0,99,0,0,0,0,0,0,0,3,0,0,0,225,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,357,0,0,0,0,0,0,0,0,0,0,0,0,0
2083,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock.v.out,51,1667,51,1667,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,832,0,0,0,0,0,0,0,0,0,0,0,0,0
2084,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock_Reflector.v.out,17,707,17,707,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,352,0,0,0,0,0,0,0,0,0,0,0,0,0
2085,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/LogCalc.v.out,93,1259,12,191,0,0,0,87,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,132,0,0,0,12,0,64,64,32,0,0,0,0,0,0,0,0,0,932,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0
2086,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper.v.out,5,107,5,107,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2087,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Move.v.out,71,1844,63,1805,0,0,0,32,0,0,0,0,0,0,0,0,35,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,32,128,0,0,0,0,0,0,0,0,0,224,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,324,0,0,0,0,0,0,0,0,0,0,0,0,0
2088,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Mult_32b.v.out,16,579,12,450,0,0,0,10,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,130,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2089,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock1.v.out,9,195,9,195,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0
2090,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock2.v.out,9,71,9,71,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0
2091,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock5.v.out,31,717,31,717,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,357,0,0,0,0,0,0,0,0,0,0,0,0,0
2092,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v.out,205,5829,189,5627,0,0,0,48,2,0,0,5,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,64,32,32,0,0,0,0,0,0,1,0,0,0,549,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,35,0,0,0,0,0,0,0,0,0,0,0,0,0
2093,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector.v.out,518,17931,360,16361,0,0,0,227,11,0,96,0,4,0,0,0,4,0,0,0,68,972,0,0,0,0,0,0,0,0,0,128,51,0,0,0,0,0,3,3,0,0,0,0,0,0,4,0,0,0,472,386,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,0,0,0,0,0,0
2094,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Roulette.v.out,44,854,32,780,0,0,0,27,0,0,0,0,0,0,0,0,33,0,0,0,0,1,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,101,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,356,0,0,0,0,0,0,0,0,0,0,0,0,0
2095,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer.v.out,1214,34748,1010,34387,0,0,0,271,36,0,32,0,4,0,0,0,4,0,0,0,64,275,0,0,0,0,0,0,0,0,0,0,300,0,0,0,32,0,0,0,0,0,0,0,0,0,0,8,0,0,257,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0
2096,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v.out,154,5093,150,5089,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,320,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2097,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v.out,410,17246,131,8257,0,0,0,443,31,0,0,0,0,0,0,0,2048,0,0,0,61,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2048,0,3968,3904,0,0,0,0,0,0,0,0,0,0,5056,0,0,0,0,0,0,1339,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2098,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/add_32b.v.out,5,130,5,130,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2099,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/dual.v.out,9,179,9,179,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2100,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/dual2.v.out,9,107,9,107,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2101,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/dual3.v.out,9,67,9,67,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2102,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/dual_port_mem_ww.v.out,9,157,9,157,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2103,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/dual_port_mem_xx.v.out,9,157,9,157,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2104,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/dual_port_mem_yy.v.out,9,157,9,157,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2105,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/dual_port_mem_zz.v.out,9,157,9,157,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2106,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2107,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/mult_signed_32.v.out,13,451,8,258,0,0,0,10,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,130,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2108,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/mult_signed_32_bc.v.out,17,580,14,452,0,0,0,12,128,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,64,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2109,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/rng.v.out,27,740,12,260,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,96,0,320,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2110,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30.v.out,5,193,5,193,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2111,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/single_port_ram.v.out,9,1302,5,524,1,2560,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,267,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2112,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/sub_32b.v.out,5,130,5,130,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2113,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/sub_64b.v.out,3,192,3,192,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2114,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B.v.out,1165,19057,837,18585,0,0,0,719,1,0,0,1336,9,0,0,106,265,0,0,0,8,0,28,0,0,0,0,0,0,0,0,0,571,164,0,0,64,32,611,72,0,0,0,0,0,0,204,98,0,0,3325,1449,0,0,0,0,0,16,224,0,0,0,0,0,0,33,2364,0,0,0,0,0,0,0,0,0,0,0,0,0
2115,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/ResetToBool.v.out,2,2,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2116,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v.out,17,136,17,136,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2117,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_b.v.out,17,642,17,642,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2118,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_x.v.out,17,278,17,278,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2119,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_a.v.out,18,81,18,81,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2120,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_b.v.out,18,81,18,81,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2121,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_c.v.out,18,273,18,273,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2122,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_d.v.out,18,273,18,273,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2123,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2124,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_a.v.out,93,253,27,171,0,0,0,84,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0
2125,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_b.v.out,93,253,27,171,0,0,0,84,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0
2126,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_c.v.out,93,365,27,283,0,0,0,84,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0
2127,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_d.v.out,93,637,27,555,0,0,0,84,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0
2128,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_f.v.out,93,355,27,277,0,0,0,84,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,12,9,0,0,64,0,17,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0
2129,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_g.v.out,93,1367,27,1289,0,0,0,84,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,12,9,0,0,64,0,17,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0
2130,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_x.v.out,93,629,27,555,0,0,0,84,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,8,6,0,0,64,0,12,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0
2131,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkPktMerge.v.out,72,1592,58,1578,0,0,0,36,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,4,0,0,157,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
2132,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkPktMerge_submodules/arSRLFIFO_a.v.out,18,323,18,323,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2133,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkPktMerge_submodules/arSRLFIFO_b.v.out,18,323,18,323,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2134,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkPktMerge_submodules/arSRLFIFO_c.v.out,18,323,18,323,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2135,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkPktMerge_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2136,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkPktMerge_submodules/generic_fifo_sc_a.v.out,94,890,28,808,0,0,0,84,1,0,0,0,2,0,0,14,5,0,0,0,0,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,25,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0
2137,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkPktMerge_submodules/generic_fifo_sc_b.v.out,94,890,28,808,0,0,0,84,1,0,0,0,2,0,0,14,5,0,0,0,0,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,25,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0
2138,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkPktMerge_submodules/generic_fifo_sc_c.v.out,94,890,28,808,0,0,0,84,1,0,0,0,2,0,0,14,5,0,0,0,0,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,25,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0
2139,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B.v.out,966,5493,667,5137,0,0,0,621,1,0,0,153,6,0,0,64,139,0,0,0,2,0,4,0,0,0,0,0,0,0,0,14,248,40,0,0,0,8,274,56,0,0,0,0,0,0,185,110,0,0,894,591,0,0,0,0,0,13,14,0,0,0,0,0,0,45,831,14,0,0,0,0,0,0,0,0,0,0,0,0
2140,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/ResetToBool.v.out,2,2,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2141,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a.v.out,17,136,17,136,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2142,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_b.v.out,17,80,17,80,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2143,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_c.v.out,17,138,17,138,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2144,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2145,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_a.v.out,93,385,27,295,0,0,0,84,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,24,18,0,0,64,0,32,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,25,0,0,0,0,0,0,0,0,0,0,0,0,0
2146,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_b.v.out,93,233,27,159,0,0,0,84,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,8,6,0,0,64,0,12,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0
2147,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_c.v.out,93,359,27,281,0,0,0,84,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,12,9,0,0,64,0,17,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0
2148,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/multiclock_output_and_latch.v.out,9,43,7,10,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2149,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/multiclock_output_and_latch_submodules/and_latch.v.out,5,5,4,4,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2150,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/multiclock_reader_writer.v.out,27,100,7,18,0,0,0,27,0,0,0,0,8,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1,4,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2151,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/multiclock_separate_and_latch.v.out,5,8,5,8,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2152,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/multiclock_separate_and_latch_submodules/and_latch.v.out,5,5,4,4,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2153,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200.v.out,143,1691,143,1691,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2154,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2155,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_alu.v.out,109,1801,28,385,0,0,0,95,3,0,0,0,6,0,0,0,107,0,0,0,64,65,122,0,0,0,0,0,0,0,32,0,122,0,0,0,0,0,98,32,0,0,0,0,0,0,0,0,0,0,1090,131,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2156,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_cfgr.v.out,19,112,2,64,0,0,0,27,0,0,0,0,51,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0
2157,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v.out,147,455,48,323,0,0,0,129,0,0,0,0,70,0,0,0,14,0,0,0,6,4,0,0,0,0,0,0,0,0,0,0,332,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,86,18,0,0,0,0,0,0,0,0,0,0,0,0,0,2,150,0,0,0,0,0,0,0,0,0,0,0,0,0
2158,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except.v.out,176,1194,62,494,0,0,0,162,20,0,0,21,27,0,0,24,7,0,0,0,45,8,0,0,0,0,0,0,0,0,0,0,12,20,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,645,8,0,0,0,0,0,0,0,0,0,0,0,0,0,3,191,0,0,0,0,0,0,0,0,0,0,0,0,0
2159,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_freeze.v.out,41,46,22,24,0,0,0,26,1,0,0,0,4,0,0,2,1,0,0,0,2,11,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
2160,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_genpc.v.out,69,649,26,310,0,0,0,47,0,0,0,0,20,0,0,3,11,0,0,0,5,3,0,0,0,0,0,0,0,0,0,0,70,0,0,0,0,0,60,36,0,0,0,0,0,0,0,0,0,0,208,33,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2161,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_if.v.out,46,421,21,210,0,0,0,35,0,0,0,0,2,0,0,0,4,0,0,0,11,2,0,0,0,0,0,0,0,0,0,0,12,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,258,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,65,0,0,0,0,0,0,0,0,0,0,0,0,0
2162,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_lsu.v.out,70,299,23,252,0,0,0,58,0,0,0,0,27,0,0,0,0,0,0,0,6,7,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,5,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2163,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg.v.out,57,178,13,127,0,0,0,52,6,0,0,0,8,0,0,0,16,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0
2164,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mult_mac.v.out,94,1494,31,511,0,0,0,82,98,0,0,6,14,0,0,16,2,0,0,0,7,7,1,0,0,0,0,0,0,0,0,0,16,2,0,0,0,0,160,102,64,0,0,0,0,0,1,0,0,0,718,32,0,0,0,0,0,0,0,0,0,0,0,0,0,7,135,0,0,0,0,0,0,0,0,0,0,0,0,0
2165,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_operandmuxes.v.out,49,454,17,298,0,0,0,38,0,0,0,4,0,0,0,10,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,4,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,133,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,66,0,0,0,0,0,0,0,0,0,0,0,0,0
2166,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_reg2mem.v.out,12,106,8,102,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2167,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_rf.v.out,55,607,35,491,0,0,0,32,2,0,0,0,5,0,0,0,3,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,6,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,205,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,67,0,0,0,0,0,0,0,0,0,0,0,0,0
2168,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_sprs.v.out,142,1496,59,871,0,0,0,114,1,0,0,2,2,0,0,0,12,0,0,0,296,263,0,0,0,0,0,0,0,0,0,0,238,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,204,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0
2169,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_wbmux.v.out,16,235,11,199,0,0,0,8,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0
2170,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop.v.out,113,1514,113,1514,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2171,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v.out,72,669,49,422,0,0,0,46,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,90,16,135,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,222,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2172,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/col16to21.v.out,10,107,6,103,0,0,0,5,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2173,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/delay1x3.v.out,6,6,6,6,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2174,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/fifo3.v.out,48,453,10,96,0,0,0,42,1,0,0,9,7,0,0,5,2,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,6,14,0,0,0,0,32,32,0,0,0,0,0,0,0,0,0,0,220,54,0,0,0,0,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0
2175,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/linearmap.v.out,28,259,10,71,0,0,0,21,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,18,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2176,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/matmult.v.out,40,913,25,529,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,336,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2177,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/onlyonecycle.v.out,24,61,8,10,0,0,0,21,3,0,0,0,0,0,0,0,2,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,4,0,0,0,0,0,0,0,0,0,0,0
2178,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont.v.out,245,707,46,354,0,0,0,227,17,0,0,0,67,0,0,0,5,0,0,0,111,0,0,0,0,0,0,0,0,0,0,0,14,4,0,0,0,32,34,32,0,0,0,0,0,0,0,0,0,0,96,8,0,0,0,0,0,0,2,0,0,0,0,0,0,106,0,0,113,0,0,0,0,0,0,0,0,0,0,0
2179,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/raysend.v.out,96,363,22,233,0,0,0,87,15,0,0,0,18,0,0,0,4,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,42,0,0,0,0,0,0,0,0,0,0,0,0,0,45,0,0,48,0,0,0,0,0,0,0,0,0,0,0
2180,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve.v.out,90,435,56,395,0,0,0,82,8,0,0,0,4,0,0,0,3,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,3,0,0,0,0,0,0,0,0,0,0,0,0,0,155,0,0,155,0,0,0,0,0,0,0,0,0,0,0
2181,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter.v.out,271,1209,83,794,0,0,0,237,23,0,0,0,61,0,0,0,4,0,0,0,106,5,0,0,0,0,0,0,0,0,0,0,54,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,191,85,0,0,0,0,0,0,63,0,0,0,0,0,0,92,0,0,116,0,0,0,0,0,0,0,0,0,0,0
2182,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v.out,594,1096,35,537,0,0,0,588,13,0,0,0,156,0,0,0,0,0,0,0,443,0,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,229,0,0,228,0,0,0,0,0,0,0,0,0,0,0
2183,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v.out,154,1255,50,850,0,0,0,127,14,0,0,0,19,0,0,7,4,0,0,0,28,5,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,64,32,0,0,0,0,0,0,0,0,0,0,114,87,0,0,0,0,0,0,0,0,0,0,0,0,0,160,0,0,145,0,0,0,0,0,0,0,0,0,0,0
2184,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/single_port_ram.v.out,9,1302,5,524,1,2560,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,267,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2185,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/spram21x4.v.out,5,52,5,52,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2186,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/sha.v.out,251,3527,48,1376,0,0,0,246,35,0,0,15,168,0,0,39,10,0,0,0,128,0,256,0,0,0,0,0,0,0,42,0,572,9,0,0,0,0,320,7,0,0,0,0,0,0,0,0,0,0,597,872,0,0,0,0,0,0,0,0,0,0,0,0,0,39,872,0,0,0,0,0,0,0,0,0,0,0,0,0
2187,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/single_ff.v.out,3,3,3,3,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2188,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/single_wire.v.out,2,2,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2189,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree.v.out,398,2301,141,1603,0,0,0,318,4,0,0,32,352,0,0,52,24,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,635,48,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,595,53,0,0,0,0,0,1,37,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2190,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/addersub.v.out,8,135,8,135,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2191,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/branchresolve.v.out,16,78,10,72,0,0,0,13,4,0,0,0,32,0,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2192,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/data_mem.v.out,20,193,20,193,0,0,0,7,2,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2193,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2194,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/dummy_add_sub.v.out,6,162,6,162,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2195,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/dummy_counter.v.out,23,172,8,68,0,0,0,16,1,0,0,2,5,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,2,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,30,30,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2196,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/dummy_mult.v.out,6,130,5,98,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2197,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/fakedelay.v.out,4,66,4,66,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2198,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/full_adder.v.out,10,10,5,5,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,3,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2199,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/hi_reg.v.out,5,67,5,67,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0
2200,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/ifetch.v.out,42,451,36,445,0,0,0,15,5,0,0,0,0,0,0,0,0,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2201,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/lo_reg.v.out,5,67,5,67,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0
2202,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/load_data_translator.v.out,4,67,4,67,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2203,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit.v.out,13,262,5,130,0,0,0,9,32,0,0,0,0,0,0,0,2,0,0,0,32,32,32,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2204,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/merge26lo.v.out,3,90,3,90,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2205,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/mul.v.out,25,253,20,248,0,0,0,11,1,0,0,0,10,0,0,0,0,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2206,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/nop.v.out,2,64,2,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2207,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/onecyclestall.v.out,7,7,6,6,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2208,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/pcadder.v.out,5,131,4,97,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2209,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w1.v.out,9,9,6,6,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2210,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w26.v.out,9,59,6,56,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0
2211,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w32.v.out,9,71,6,68,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0
2212,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w5.v.out,9,71,6,68,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0
2213,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w6.v.out,9,71,6,68,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
2214,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/reg_file.v.out,15,263,14,262,0,0,0,4,0,0,0,0,32,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2215,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/register_1bit.v.out,5,5,5,5,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2216,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/signext16.v.out,2,48,2,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2217,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/single_port_ram.v.out,9,1302,5,524,1,2560,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,267,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2218,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/store_data_translator.v.out,14,149,5,72,0,0,0,11,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2219,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/spree_submodules/zeroer.v.out,4,70,3,38,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2220,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0.v.out,497,4831,355,3831,0,0,0,354,1,0,0,32,12,0,0,24,7,0,0,0,6,0,0,0,0,0,0,0,0,0,64,96,101,16,0,0,105,0,147,19,0,0,0,0,0,0,0,0,0,0,254,473,0,0,0,0,0,144,537,0,0,0,0,0,0,74,0,20,0,0,0,0,0,0,0,0,0,0,0,0
2221,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/combine_res.v.out,13,110,11,88,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2222,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v.out,130,949,71,614,0,0,0,105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,220,0,0,0,0,0,0,0,0,0,0,0,0,315,0,0,0,0,0,0,353,13,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2223,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/lp_fltr.v.out,14,112,12,92,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,49,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2224,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/lp_fltr_v1.v.out,14,106,12,86,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2225,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/lp_fltr_v2.v.out,14,106,12,86,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2226,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/lp_fltr_v4.v.out,14,106,12,86,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2227,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_1.v.out,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2228,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_179.v.out,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2229,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_2.v.out,6,38,6,38,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2230,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_316.v.out,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2231,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_359.v.out,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2232,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_496.v.out,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2233,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_89.v.out,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2234,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v.out,117,773,98,754,0,0,0,109,4,0,0,5,6,0,0,9,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,51,648,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2235,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v.out,145,1365,106,1033,0,0,0,130,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,242,90,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,503,424,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2236,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20.v.out,185,1760,127,1247,0,0,0,173,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,378,135,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,779,384,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2237,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scaler.v.out,26,99,16,89,0,0,0,18,4,0,0,5,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,1,24,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2238,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr.v.out,52,480,42,364,0,0,0,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,132,104,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2239,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr.v.out,43,408,33,292,0,0,0,39,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,132,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2240,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/sh_reg_1.v.out,4,18,4,18,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2241,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/v_fltr_316.v.out,8,50,8,50,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2242,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/v_fltr_496.v.out,16,114,16,114,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2243,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v.out,100,1462,100,1462,0,0,0,43,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,672,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2244,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_5_20.v.out,95,1422,95,1422,0,0,0,43,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,672,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2245,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1.v.out,373,4614,193,3307,0,0,0,269,2,0,0,59,73,0,0,48,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,196,0,0,0,0,0,736,0,0,0,0,0,0,0,0,0,0,0,18,443,0,0,0,0,0,70,895,0,0,0,0,0,0,1,222,72,0,0,0,0,0,0,0,0,0,0,0,0
2246,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/corr.v.out,13,146,10,98,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2247,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/corr_seq.v.out,17,178,14,130,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2248,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/my_divider.v.out,53,373,26,122,0,0,0,42,33,0,0,0,6,0,0,4,6,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,95,4,0,0,0,0,0,0,0,0,0,0,0,0,0,3,45,0,0,0,0,0,0,0,0,0,0,0,0,0
2249,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/my_wrapper_divider.v.out,19,67,12,59,0,0,0,12,0,0,0,0,6,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,4,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2250,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v.out,120,860,98,757,0,0,0,79,0,0,0,0,7,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,25,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,8,51,0,0,0,0,0,0,0,0,0,0,0,0,0,106,324,0,0,0,0,0,0,0,0,0,0,0,0,0
2251,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v.out,94,1052,70,950,0,0,0,85,4,0,0,2,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,2,84,0,0,0,0,0,1,808,0,0,0,0,0,0,68,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2252,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/sh_reg.v.out,6,34,6,34,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2253,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_10.v.out,52,578,52,578,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,176,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2254,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20.v.out,92,1058,92,1058,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,336,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2255,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v.out,32,338,32,338,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2256,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v.out,21,292,15,195,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,32,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,112,32,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2257,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_10.v.out,21,274,21,274,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2258,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_20.v.out,31,434,31,434,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2259,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v.out,16,194,16,194,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2260,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_seq.v.out,21,292,15,195,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,32,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,112,32,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2261,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2.v.out,204,2665,146,2347,0,0,0,115,1,0,0,36,28,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,74,0,0,0,0,0,104,0,0,0,0,0,0,0,0,0,0,0,72,101,0,0,0,0,0,103,436,0,0,0,0,0,0,2,20,70,0,0,0,0,0,0,0,0,0,0,0,0
2262,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fifo226.v.out,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2263,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fifo316.v.out,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2264,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fifo496.v.out,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2265,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f1.v.out,24,451,11,212,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,120,0,119,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2266,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f2.v.out,22,417,11,212,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,120,0,83,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,135,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2267,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3.v.out,22,414,11,212,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,94,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,130,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2268,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_h1.v.out,22,414,11,212,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,102,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,138,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2269,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_h2.v.out,22,417,11,212,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,120,0,83,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,135,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2270,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_h3.v.out,22,414,11,212,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,132,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2271,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_h4.v.out,24,451,11,212,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,120,0,107,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,143,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2272,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/h_fltr.v.out,42,705,42,705,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,196,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2273,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1.v.out,25,560,11,143,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,192,0,224,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,124,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2274,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f2.v.out,23,496,11,143,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,192,0,158,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,124,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2275,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f3.v.out,23,496,11,143,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,160,0,184,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,124,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2276,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_h1.v.out,23,496,11,143,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,160,0,192,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,124,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2277,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_h2.v.out,23,496,11,143,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,192,0,158,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,124,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2278,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_h3.v.out,23,496,11,143,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,160,0,186,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,124,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2279,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_h4.v.out,23,496,11,143,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,160,0,186,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,124,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2280,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v.out,86,1034,65,948,0,0,0,58,0,0,0,0,2,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,71,0,0,0,0,0,134,404,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2281,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v.out,51,1363,37,937,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,333,93,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,543,196,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2282,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v.out,18,186,18,186,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2283,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_316x7.v.out,18,186,18,186,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2284,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_496x7.v.out,18,186,18,186,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2285,/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision3.v.out,266,641,33,181,0,0,0,256,32,0,0,0,221,0,0,10,7,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,688,2,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,148,22,0,0,0,0,0,9,99,0,0,0,0,0,0,5,18,0,22,0,0,0,0,0,0,0,0,0,0,0
