/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Oct 20 06:11:22 2016
 *                 Full Compile MD5 Checksum  a4cf01343914cbe977ff5dbbfecedfc2
 *                     (minus title and desc)
 *                 MD5 Checksum               79b3267dbc97ab78b1475c8950650765
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_MISC_H__
#define BCHP_MISC_H__

/***************************************************************************
 *MISC - VEC Registers
 ***************************************************************************/
#define BCHP_MISC_MISC_REVISION_ID               0x206e7000 /* [RO][32] Revision ID Register */
#define BCHP_MISC_DAC_0_CFG                      0x206e7004 /* [RW][32] Config register for DAC_0 */
#define BCHP_MISC_SYNC_0_CFG                     0x206e7008 /* [RW][32] Config Register for Sync Port 0 */
#define BCHP_MISC_IT_0_MASTER_SEL                0x206e700c /* [RW][32] Master Select for IT_0 */
#define BCHP_MISC_IT_1_MASTER_SEL                0x206e7010 /* [RW][32] Master Select for IT_1 */
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL           0x206e7014 /* [RW][32] Master Select for DVI DTG_0 */
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL        0x206e7018 /* [RW][32] Master Select for 656 DTG_0 */
#define BCHP_MISC_DVI_0_SA_CONFIG                0x206e701c /* [RW][32] SA config for DVI_0 */
#define BCHP_MISC_DVI_0_SA_CH0_STATUS            0x206e7020 /* [RO][32] SA status for channel 0 for DVI_0 */
#define BCHP_MISC_DVI_0_SA_CH1_STATUS            0x206e7024 /* [RO][32] SA status for channel 1 for DVI_0 */
#define BCHP_MISC_DVI_0_SA_CH2_STATUS            0x206e7028 /* [RO][32] SA status for channel 2 for DVI_0 */
#define BCHP_MISC_ADC_CTRL_0                     0x206e702c /* [RW][32] ADC control register for DAC0 */
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0           0x206e7030 /* [RW][32] DAC bais control register for QDAC0 */
#define BCHP_MISC_DAC_0_CTRL                     0x206e7034 /* [RW][32] DAC control register for DAC 0 */
#define BCHP_MISC_DAC_0_SCALE_CTRL               0x206e7038 /* [RW][32] DAC Scale control register for DAC 0 */
#define BCHP_MISC_DAC_CAL_CTRL_0                 0x206e703c /* [RW][32] DAC calibration control register for DAC0 */
#define BCHP_MISC_DAC_CAL_ADC_DATA_0             0x206e7040 /* [RO][32] DAC calibration cal ADC data register for DAC0 */
#define BCHP_MISC_DAC_ADC_DATA_0                 0x206e7044 /* [RO][32] DAC calibration adc data register for DAC0 */
#define BCHP_MISC_DAC_DETECT_CTRL_0              0x206e7048 /* [RW][32] DAC CABLE DETECT control register for DAC0 */
#define BCHP_MISC_DAC_DETECT_EN_0                0x206e704c /* [RW][32] DAC CABLE DETECT Enable register for DAC0 */
#define BCHP_MISC_DAC_DETECT_SYNC_CTRL_0         0x206e7050 /* [RW][32] DAC sync present register */
#define BCHP_MISC_DAC_SQWAVE_LEVEL_0             0x206e7054 /* [RW][32] Square Wave levels for cable detect */
#define BCHP_MISC_DAC_DETECT_TIMING_0            0x206e7058 /* [RW][32] Cable Detect timing control register */
#define BCHP_MISC_DAC_CABLE_STATUS_0             0x206e705c /* [RW][32] DAC cable connect status */
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0       0x206e7060 /* [RO][32] Dac Cable detect debug register */
#define BCHP_MISC_DAC_CABLE_RECALIBRATE_0        0x206e7064 /* [RW][32] DAC cable recalibrate for dac instance 0 */
#define BCHP_MISC_DAC_CRC_CTRL                   0x206e7068 /* [RW][32] Dac CRC control register */
#define BCHP_MISC_DAC_CRC_VALUE                  0x206e706c /* [RW][32] DAC CRC value register */
#define BCHP_MISC_VEC_CRC_VALUE                  0x206e7070 /* [RW][32] VEC CRC value register */
#define BCHP_MISC_DAC_CRC_STATUS                 0x206e7074 /* [RW][32] DAC CRC status register */
#define BCHP_MISC_ADC_RESET_DEASSERT_DELAY       0x206e7078 /* [RW][32] ADC RESET DEASSERTION delay register */

/***************************************************************************
 *MISC_REVISION_ID - Revision ID Register
 ***************************************************************************/
/* MISC :: MISC_REVISION_ID :: reserved0 [31:16] */
#define BCHP_MISC_MISC_REVISION_ID_reserved0_MASK                  0xffff0000
#define BCHP_MISC_MISC_REVISION_ID_reserved0_SHIFT                 16

/* MISC :: MISC_REVISION_ID :: REVISION_ID [15:00] */
#define BCHP_MISC_MISC_REVISION_ID_REVISION_ID_MASK                0x0000ffff
#define BCHP_MISC_MISC_REVISION_ID_REVISION_ID_SHIFT               0
#define BCHP_MISC_MISC_REVISION_ID_REVISION_ID_DEFAULT             0x00006100

/***************************************************************************
 *DAC_0_CFG - Config register for DAC_0
 ***************************************************************************/
/* MISC :: DAC_0_CFG :: reserved0 [31:26] */
#define BCHP_MISC_DAC_0_CFG_reserved0_MASK                         0xfc000000
#define BCHP_MISC_DAC_0_CFG_reserved0_SHIFT                        26

/* MISC :: DAC_0_CFG :: CONST [25:16] */
#define BCHP_MISC_DAC_0_CFG_CONST_MASK                             0x03ff0000
#define BCHP_MISC_DAC_0_CFG_CONST_SHIFT                            16
#define BCHP_MISC_DAC_0_CFG_CONST_DEFAULT                          0x00000000

/* MISC :: DAC_0_CFG :: reserved1 [15:13] */
#define BCHP_MISC_DAC_0_CFG_reserved1_MASK                         0x0000e000
#define BCHP_MISC_DAC_0_CFG_reserved1_SHIFT                        13

/* MISC :: DAC_0_CFG :: SINC [12:12] */
#define BCHP_MISC_DAC_0_CFG_SINC_MASK                              0x00001000
#define BCHP_MISC_DAC_0_CFG_SINC_SHIFT                             12
#define BCHP_MISC_DAC_0_CFG_SINC_DEFAULT                           0x00000001
#define BCHP_MISC_DAC_0_CFG_SINC_ON                                1
#define BCHP_MISC_DAC_0_CFG_SINC_OFF                               0

/* MISC :: DAC_0_CFG :: DELAY [11:08] */
#define BCHP_MISC_DAC_0_CFG_DELAY_MASK                             0x00000f00
#define BCHP_MISC_DAC_0_CFG_DELAY_SHIFT                            8
#define BCHP_MISC_DAC_0_CFG_DELAY_DEFAULT                          0x00000000

/* MISC :: DAC_0_CFG :: SEL [07:00] */
#define BCHP_MISC_DAC_0_CFG_SEL_MASK                               0x000000ff
#define BCHP_MISC_DAC_0_CFG_SEL_SHIFT                              0
#define BCHP_MISC_DAC_0_CFG_SEL_DEFAULT                            0x00000003
#define BCHP_MISC_DAC_0_CFG_SEL_SDSRC_0_CH0                        0
#define BCHP_MISC_DAC_0_CFG_SEL_SDSRC_0_CH1                        1
#define BCHP_MISC_DAC_0_CFG_SEL_SDSRC_0_CH2                        2
#define BCHP_MISC_DAC_0_CFG_SEL_CONST                              3

/***************************************************************************
 *SYNC_0_CFG - Config Register for Sync Port 0
 ***************************************************************************/
/* MISC :: SYNC_0_CFG :: reserved0 [31:16] */
#define BCHP_MISC_SYNC_0_CFG_reserved0_MASK                        0xffff0000
#define BCHP_MISC_SYNC_0_CFG_reserved0_SHIFT                       16

/* MISC :: SYNC_0_CFG :: VS_DELAY [15:12] */
#define BCHP_MISC_SYNC_0_CFG_VS_DELAY_MASK                         0x0000f000
#define BCHP_MISC_SYNC_0_CFG_VS_DELAY_SHIFT                        12
#define BCHP_MISC_SYNC_0_CFG_VS_DELAY_DEFAULT                      0x00000000

/* MISC :: SYNC_0_CFG :: HS_DELAY [11:08] */
#define BCHP_MISC_SYNC_0_CFG_HS_DELAY_MASK                         0x00000f00
#define BCHP_MISC_SYNC_0_CFG_HS_DELAY_SHIFT                        8
#define BCHP_MISC_SYNC_0_CFG_HS_DELAY_DEFAULT                      0x00000000

/* MISC :: SYNC_0_CFG :: SEL [07:00] */
#define BCHP_MISC_SYNC_0_CFG_SEL_MASK                              0x000000ff
#define BCHP_MISC_SYNC_0_CFG_SEL_SHIFT                             0
#define BCHP_MISC_SYNC_0_CFG_SEL_DEFAULT                           0x00000000
#define BCHP_MISC_SYNC_0_CFG_SEL_SDSRC_0                           0

/***************************************************************************
 *IT_0_MASTER_SEL - Master Select for IT_0
 ***************************************************************************/
/* MISC :: IT_0_MASTER_SEL :: reserved0 [31:03] */
#define BCHP_MISC_IT_0_MASTER_SEL_reserved0_MASK                   0xfffffff8
#define BCHP_MISC_IT_0_MASTER_SEL_reserved0_SHIFT                  3

/* MISC :: IT_0_MASTER_SEL :: OVERRIDE [02:02] */
#define BCHP_MISC_IT_0_MASTER_SEL_OVERRIDE_MASK                    0x00000004
#define BCHP_MISC_IT_0_MASTER_SEL_OVERRIDE_SHIFT                   2
#define BCHP_MISC_IT_0_MASTER_SEL_OVERRIDE_DEFAULT                 0x00000000

/* MISC :: IT_0_MASTER_SEL :: SELECT [01:00] */
#define BCHP_MISC_IT_0_MASTER_SEL_SELECT_MASK                      0x00000003
#define BCHP_MISC_IT_0_MASTER_SEL_SELECT_SHIFT                     0
#define BCHP_MISC_IT_0_MASTER_SEL_SELECT_DEFAULT                   0x00000000
#define BCHP_MISC_IT_0_MASTER_SEL_SELECT_IT_0                      0
#define BCHP_MISC_IT_0_MASTER_SEL_SELECT_IT_1                      1
#define BCHP_MISC_IT_0_MASTER_SEL_SELECT_DVI_DTG_0                 2
#define BCHP_MISC_IT_0_MASTER_SEL_SELECT_ITU656_DTG_0              3

/***************************************************************************
 *IT_1_MASTER_SEL - Master Select for IT_1
 ***************************************************************************/
/* MISC :: IT_1_MASTER_SEL :: reserved0 [31:03] */
#define BCHP_MISC_IT_1_MASTER_SEL_reserved0_MASK                   0xfffffff8
#define BCHP_MISC_IT_1_MASTER_SEL_reserved0_SHIFT                  3

/* MISC :: IT_1_MASTER_SEL :: OVERRIDE [02:02] */
#define BCHP_MISC_IT_1_MASTER_SEL_OVERRIDE_MASK                    0x00000004
#define BCHP_MISC_IT_1_MASTER_SEL_OVERRIDE_SHIFT                   2
#define BCHP_MISC_IT_1_MASTER_SEL_OVERRIDE_DEFAULT                 0x00000000

/* MISC :: IT_1_MASTER_SEL :: SELECT [01:00] */
#define BCHP_MISC_IT_1_MASTER_SEL_SELECT_MASK                      0x00000003
#define BCHP_MISC_IT_1_MASTER_SEL_SELECT_SHIFT                     0
#define BCHP_MISC_IT_1_MASTER_SEL_SELECT_DEFAULT                   0x00000000
#define BCHP_MISC_IT_1_MASTER_SEL_SELECT_IT_0                      0
#define BCHP_MISC_IT_1_MASTER_SEL_SELECT_IT_1                      1
#define BCHP_MISC_IT_1_MASTER_SEL_SELECT_DVI_DTG_0                 2
#define BCHP_MISC_IT_1_MASTER_SEL_SELECT_ITU656_DTG_0              3

/***************************************************************************
 *DVI_DTG_0_MASTER_SEL - Master Select for DVI DTG_0
 ***************************************************************************/
/* MISC :: DVI_DTG_0_MASTER_SEL :: reserved0 [31:05] */
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL_reserved0_MASK              0xffffffe0
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL_reserved0_SHIFT             5

/* MISC :: DVI_DTG_0_MASTER_SEL :: OVERRIDE [04:04] */
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL_OVERRIDE_MASK               0x00000010
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL_OVERRIDE_SHIFT              4
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL_OVERRIDE_DEFAULT            0x00000000

/* MISC :: DVI_DTG_0_MASTER_SEL :: FREERUN [03:02] */
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL_FREERUN_MASK                0x0000000c
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL_FREERUN_SHIFT               2
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL_FREERUN_DEFAULT             0x00000000
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL_FREERUN_OFF                 0
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL_FREERUN_DWNSTRM_RM          1
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL_FREERUN_DTG_RM              2
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL_FREERUN_TWICE_DTG_RM        3

/* MISC :: DVI_DTG_0_MASTER_SEL :: SELECT [01:00] */
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL_SELECT_MASK                 0x00000003
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL_SELECT_SHIFT                0
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL_SELECT_DEFAULT              0x00000000
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL_SELECT_IT_0                 0
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL_SELECT_IT_1                 1
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL_SELECT_DVI_DTG_0            2
#define BCHP_MISC_DVI_DTG_0_MASTER_SEL_SELECT_ITU656_DTG_0         3

/***************************************************************************
 *ITU656_DTG_0_MASTER_SEL - Master Select for 656 DTG_0
 ***************************************************************************/
/* MISC :: ITU656_DTG_0_MASTER_SEL :: reserved0 [31:05] */
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL_reserved0_MASK           0xffffffe0
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL_reserved0_SHIFT          5

/* MISC :: ITU656_DTG_0_MASTER_SEL :: OVERRIDE [04:04] */
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL_OVERRIDE_MASK            0x00000010
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL_OVERRIDE_SHIFT           4
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL_OVERRIDE_DEFAULT         0x00000000

/* MISC :: ITU656_DTG_0_MASTER_SEL :: FREERUN [03:02] */
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL_FREERUN_MASK             0x0000000c
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL_FREERUN_SHIFT            2
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL_FREERUN_DEFAULT          0x00000000
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL_FREERUN_OFF              0
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL_FREERUN_DWNSTRM_RM       1
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL_FREERUN_DTG_RM           2
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL_FREERUN_TWICE_DTG_RM     3

/* MISC :: ITU656_DTG_0_MASTER_SEL :: SELECT [01:00] */
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL_SELECT_MASK              0x00000003
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL_SELECT_SHIFT             0
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL_SELECT_DEFAULT           0x00000000
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL_SELECT_IT_0              0
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL_SELECT_IT_1              1
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL_SELECT_DVI_DTG_0         2
#define BCHP_MISC_ITU656_DTG_0_MASTER_SEL_SELECT_ITU656_DTG_0      3

/***************************************************************************
 *DVI_0_SA_CONFIG - SA config for DVI_0
 ***************************************************************************/
/* MISC :: DVI_0_SA_CONFIG :: reserved0 [31:13] */
#define BCHP_MISC_DVI_0_SA_CONFIG_reserved0_MASK                   0xffffe000
#define BCHP_MISC_DVI_0_SA_CONFIG_reserved0_SHIFT                  13

/* MISC :: DVI_0_SA_CONFIG :: SEL [12:11] */
#define BCHP_MISC_DVI_0_SA_CONFIG_SEL_MASK                         0x00001800
#define BCHP_MISC_DVI_0_SA_CONFIG_SEL_SHIFT                        11
#define BCHP_MISC_DVI_0_SA_CONFIG_SEL_DEFAULT                      0x00000000

/* MISC :: DVI_0_SA_CONFIG :: EDGE_SELECT [10:09] */
#define BCHP_MISC_DVI_0_SA_CONFIG_EDGE_SELECT_MASK                 0x00000600
#define BCHP_MISC_DVI_0_SA_CONFIG_EDGE_SELECT_SHIFT                9
#define BCHP_MISC_DVI_0_SA_CONFIG_EDGE_SELECT_DEFAULT              0x00000000
#define BCHP_MISC_DVI_0_SA_CONFIG_EDGE_SELECT_RISE_EDGE            0
#define BCHP_MISC_DVI_0_SA_CONFIG_EDGE_SELECT_FALL_EDGE            1
#define BCHP_MISC_DVI_0_SA_CONFIG_EDGE_SELECT_BOTH_EDGES           2
#define BCHP_MISC_DVI_0_SA_CONFIG_EDGE_SELECT_NOT_DEFINED          3

/* MISC :: DVI_0_SA_CONFIG :: SA_CH0_EN [08:08] */
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH0_EN_MASK                   0x00000100
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH0_EN_SHIFT                  8
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH0_EN_DEFAULT                0x00000000
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH0_EN_ON                     1
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH0_EN_OFF                    0

/* MISC :: DVI_0_SA_CONFIG :: SA_CH1_EN [07:07] */
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH1_EN_MASK                   0x00000080
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH1_EN_SHIFT                  7
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH1_EN_DEFAULT                0x00000000
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH1_EN_ON                     1
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH1_EN_OFF                    0

/* MISC :: DVI_0_SA_CONFIG :: SA_CH2_EN [06:06] */
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH2_EN_MASK                   0x00000040
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH2_EN_SHIFT                  6
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH2_EN_DEFAULT                0x00000000
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH2_EN_ON                     1
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH2_EN_OFF                    0

/* MISC :: DVI_0_SA_CONFIG :: SA_CH0_CLEAR [05:05] */
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH0_CLEAR_MASK                0x00000020
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH0_CLEAR_SHIFT               5
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH0_CLEAR_DEFAULT             0x00000000
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH0_CLEAR_ON                  1
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH0_CLEAR_OFF                 0

/* MISC :: DVI_0_SA_CONFIG :: SA_CH1_CLEAR [04:04] */
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH1_CLEAR_MASK                0x00000010
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH1_CLEAR_SHIFT               4
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH1_CLEAR_DEFAULT             0x00000000
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH1_CLEAR_ON                  1
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH1_CLEAR_OFF                 0

/* MISC :: DVI_0_SA_CONFIG :: SA_CH2_CLEAR [03:03] */
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH2_CLEAR_MASK                0x00000008
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH2_CLEAR_SHIFT               3
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH2_CLEAR_DEFAULT             0x00000000
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH2_CLEAR_ON                  1
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_CH2_CLEAR_OFF                 0

/* MISC :: DVI_0_SA_CONFIG :: SA_PROBE_RATE [02:00] */
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_PROBE_RATE_MASK               0x00000007
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_PROBE_RATE_SHIFT              0
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_PROBE_RATE_DEFAULT            0x00000001
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_PROBE_RATE_ZERO               0
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_PROBE_RATE_PER_WINDOW         1
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_PROBE_RATE_PER_2WINDOWS       2
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_PROBE_RATE_PER_3WINDOWS       3
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_PROBE_RATE_PER_4WINDOWS       4
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_PROBE_RATE_PER_5WINDOWS       5
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_PROBE_RATE_PER_6WINDOWS       6
#define BCHP_MISC_DVI_0_SA_CONFIG_SA_PROBE_RATE_PER_7WINDOWS       7

/***************************************************************************
 *DVI_0_SA_CH0_STATUS - SA status for channel 0 for DVI_0
 ***************************************************************************/
/* MISC :: DVI_0_SA_CH0_STATUS :: STATUS [31:00] */
#define BCHP_MISC_DVI_0_SA_CH0_STATUS_STATUS_MASK                  0xffffffff
#define BCHP_MISC_DVI_0_SA_CH0_STATUS_STATUS_SHIFT                 0

/***************************************************************************
 *DVI_0_SA_CH1_STATUS - SA status for channel 1 for DVI_0
 ***************************************************************************/
/* MISC :: DVI_0_SA_CH1_STATUS :: STATUS [31:00] */
#define BCHP_MISC_DVI_0_SA_CH1_STATUS_STATUS_MASK                  0xffffffff
#define BCHP_MISC_DVI_0_SA_CH1_STATUS_STATUS_SHIFT                 0

/***************************************************************************
 *DVI_0_SA_CH2_STATUS - SA status for channel 2 for DVI_0
 ***************************************************************************/
/* MISC :: DVI_0_SA_CH2_STATUS :: STATUS [31:00] */
#define BCHP_MISC_DVI_0_SA_CH2_STATUS_STATUS_MASK                  0xffffffff
#define BCHP_MISC_DVI_0_SA_CH2_STATUS_STATUS_SHIFT                 0

/***************************************************************************
 *ADC_CTRL_0 - ADC control register for DAC0
 ***************************************************************************/
/* MISC :: ADC_CTRL_0 :: reserved0 [31:09] */
#define BCHP_MISC_ADC_CTRL_0_reserved0_MASK                        0xfffffe00
#define BCHP_MISC_ADC_CTRL_0_reserved0_SHIFT                       9

/* MISC :: ADC_CTRL_0 :: RESETB [08:08] */
#define BCHP_MISC_ADC_CTRL_0_RESETB_MASK                           0x00000100
#define BCHP_MISC_ADC_CTRL_0_RESETB_SHIFT                          8
#define BCHP_MISC_ADC_CTRL_0_RESETB_DEFAULT                        0x00000001

/* MISC :: ADC_CTRL_0 :: CTRL [07:04] */
#define BCHP_MISC_ADC_CTRL_0_CTRL_MASK                             0x000000f0
#define BCHP_MISC_ADC_CTRL_0_CTRL_SHIFT                            4
#define BCHP_MISC_ADC_CTRL_0_CTRL_DEFAULT                          0x00000000

/* MISC :: ADC_CTRL_0 :: MUX_MODE [03:03] */
#define BCHP_MISC_ADC_CTRL_0_MUX_MODE_MASK                         0x00000008
#define BCHP_MISC_ADC_CTRL_0_MUX_MODE_SHIFT                        3
#define BCHP_MISC_ADC_CTRL_0_MUX_MODE_DEFAULT                      0x00000001
#define BCHP_MISC_ADC_CTRL_0_MUX_MODE_T_N_H                        0
#define BCHP_MISC_ADC_CTRL_0_MUX_MODE_SCALED                       1

/* MISC :: ADC_CTRL_0 :: CH_SEL [02:01] */
#define BCHP_MISC_ADC_CTRL_0_CH_SEL_MASK                           0x00000006
#define BCHP_MISC_ADC_CTRL_0_CH_SEL_SHIFT                          1
#define BCHP_MISC_ADC_CTRL_0_CH_SEL_DEFAULT                        0x00000000
#define BCHP_MISC_ADC_CTRL_0_CH_SEL_DAC0                           0
#define BCHP_MISC_ADC_CTRL_0_CH_SEL_RSVD1                          1
#define BCHP_MISC_ADC_CTRL_0_CH_SEL_RSVD2                          2
#define BCHP_MISC_ADC_CTRL_0_CH_SEL_RSVD3                          3

/* MISC :: ADC_CTRL_0 :: PWRDN [00:00] */
#define BCHP_MISC_ADC_CTRL_0_PWRDN_MASK                            0x00000001
#define BCHP_MISC_ADC_CTRL_0_PWRDN_SHIFT                           0
#define BCHP_MISC_ADC_CTRL_0_PWRDN_DEFAULT                         0x00000001

/***************************************************************************
 *DAC_INST_BIAS_CTRL_0 - DAC bais control register for QDAC0
 ***************************************************************************/
/* MISC :: DAC_INST_BIAS_CTRL_0 :: reserved0 [31:21] */
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_reserved0_MASK              0xffe00000
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_reserved0_SHIFT             21

/* MISC :: DAC_INST_BIAS_CTRL_0 :: GAIN_OVERRIDE [20:20] */
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_GAIN_OVERRIDE_MASK          0x00100000
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_GAIN_OVERRIDE_SHIFT         20
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_GAIN_OVERRIDE_DEFAULT       0x00000000

/* MISC :: DAC_INST_BIAS_CTRL_0 :: CLOCK_EDGE_SELF_TEST [19:19] */
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_CLOCK_EDGE_SELF_TEST_MASK   0x00080000
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_CLOCK_EDGE_SELF_TEST_SHIFT  19
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_CLOCK_EDGE_SELF_TEST_DEFAULT 0x00000000
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_CLOCK_EDGE_SELF_TEST_POSEDGE 0
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_CLOCK_EDGE_SELF_TEST_NEGEDGE 1

/* MISC :: DAC_INST_BIAS_CTRL_0 :: RESETB_SELF_TEST [18:18] */
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_RESETB_SELF_TEST_MASK       0x00040000
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_RESETB_SELF_TEST_SHIFT      18
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_RESETB_SELF_TEST_DEFAULT    0x00000000
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_RESETB_SELF_TEST_RESET_MODE 0
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_RESETB_SELF_TEST_OPERATION_MODE 1

/* MISC :: DAC_INST_BIAS_CTRL_0 :: CLOCK_ENABLE_SELF_TEST [17:17] */
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_CLOCK_ENABLE_SELF_TEST_MASK 0x00020000
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_CLOCK_ENABLE_SELF_TEST_SHIFT 17
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_CLOCK_ENABLE_SELF_TEST_DEFAULT 0x00000000
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_CLOCK_ENABLE_SELF_TEST_CLOCK_DISABLED 0
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_CLOCK_ENABLE_SELF_TEST_CLOCK_ENABLED 1

/* MISC :: DAC_INST_BIAS_CTRL_0 :: BIAS_RESISTOR_SELECT [16:16] */
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_BIAS_RESISTOR_SELECT_MASK   0x00010000
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_BIAS_RESISTOR_SELECT_SHIFT  16
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_BIAS_RESISTOR_SELECT_DEFAULT 0x00000000
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_BIAS_RESISTOR_SELECT_EXTERNAL_RESISTOR 0
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_BIAS_RESISTOR_SELECT_INTERNAL_RESISTOR 1

/* MISC :: DAC_INST_BIAS_CTRL_0 :: GAIN_ADJ [15:08] */
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_GAIN_ADJ_MASK               0x0000ff00
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_GAIN_ADJ_SHIFT              8
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_GAIN_ADJ_DEFAULT            0x000000c0

/* MISC :: DAC_INST_BIAS_CTRL_0 :: REG_ADJ [07:04] */
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_REG_ADJ_MASK                0x000000f0
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_REG_ADJ_SHIFT               4
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_REG_ADJ_DEFAULT             0x00000000

/* MISC :: DAC_INST_BIAS_CTRL_0 :: BG_ADJ [03:01] */
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_BG_ADJ_MASK                 0x0000000e
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_BG_ADJ_SHIFT                1
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_BG_ADJ_DEFAULT              0x00000000
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_BG_ADJ_BG_ADJ_0             0
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_BG_ADJ_BG_ADJ_1             1
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_BG_ADJ_BG_ADJ_2             2
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_BG_ADJ_BG_ADJ_3             3
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_BG_ADJ_BG_ADJ_4             4
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_BG_ADJ_BG_ADJ_5             5
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_BG_ADJ_BG_ADJ_6             6
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_BG_ADJ_BG_ADJ_7             7

/* MISC :: DAC_INST_BIAS_CTRL_0 :: PWRDN [00:00] */
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_PWRDN_MASK                  0x00000001
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_PWRDN_SHIFT                 0
#define BCHP_MISC_DAC_INST_BIAS_CTRL_0_PWRDN_DEFAULT               0x00000001

/***************************************************************************
 *DAC_0_CTRL - DAC control register for DAC 0
 ***************************************************************************/
/* MISC :: DAC_0_CTRL :: reserved0 [31:09] */
#define BCHP_MISC_DAC_0_CTRL_reserved0_MASK                        0xfffffe00
#define BCHP_MISC_DAC_0_CTRL_reserved0_SHIFT                       9

/* MISC :: DAC_0_CTRL :: RSTB [08:08] */
#define BCHP_MISC_DAC_0_CTRL_RSTB_MASK                             0x00000100
#define BCHP_MISC_DAC_0_CTRL_RSTB_SHIFT                            8
#define BCHP_MISC_DAC_0_CTRL_RSTB_DEFAULT                          0x00000001

/* MISC :: DAC_0_CTRL :: ANALOG_SELF_TEST [07:07] */
#define BCHP_MISC_DAC_0_CTRL_ANALOG_SELF_TEST_MASK                 0x00000080
#define BCHP_MISC_DAC_0_CTRL_ANALOG_SELF_TEST_SHIFT                7
#define BCHP_MISC_DAC_0_CTRL_ANALOG_SELF_TEST_DEFAULT              0x00000000

/* MISC :: DAC_0_CTRL :: CRC_DISABLE [06:06] */
#define BCHP_MISC_DAC_0_CTRL_CRC_DISABLE_MASK                      0x00000040
#define BCHP_MISC_DAC_0_CTRL_CRC_DISABLE_SHIFT                     6
#define BCHP_MISC_DAC_0_CTRL_CRC_DISABLE_DEFAULT                   0x00000000
#define BCHP_MISC_DAC_0_CTRL_CRC_DISABLE_ENABLED                   0
#define BCHP_MISC_DAC_0_CTRL_CRC_DISABLE_DISABLED                  1

/* MISC :: DAC_0_CTRL :: SHUFFLE_DATA_ENABLE [05:05] */
#define BCHP_MISC_DAC_0_CTRL_SHUFFLE_DATA_ENABLE_MASK              0x00000020
#define BCHP_MISC_DAC_0_CTRL_SHUFFLE_DATA_ENABLE_SHIFT             5
#define BCHP_MISC_DAC_0_CTRL_SHUFFLE_DATA_ENABLE_DEFAULT           0x00000000
#define BCHP_MISC_DAC_0_CTRL_SHUFFLE_DATA_ENABLE_ENABLED           0
#define BCHP_MISC_DAC_0_CTRL_SHUFFLE_DATA_ENABLE_DISABLED          1

/* MISC :: DAC_0_CTRL :: FORMAT [04:04] */
#define BCHP_MISC_DAC_0_CTRL_FORMAT_MASK                           0x00000010
#define BCHP_MISC_DAC_0_CTRL_FORMAT_SHIFT                          4
#define BCHP_MISC_DAC_0_CTRL_FORMAT_DEFAULT                        0x00000000
#define BCHP_MISC_DAC_0_CTRL_FORMAT_OFFSET_BINARY                  0
#define BCHP_MISC_DAC_0_CTRL_FORMAT_TWOS_COMPLEMENT                1

/* MISC :: DAC_0_CTRL :: SELECT_SELF_TEST_DATA [03:03] */
#define BCHP_MISC_DAC_0_CTRL_SELECT_SELF_TEST_DATA_MASK            0x00000008
#define BCHP_MISC_DAC_0_CTRL_SELECT_SELF_TEST_DATA_SHIFT           3
#define BCHP_MISC_DAC_0_CTRL_SELECT_SELF_TEST_DATA_DEFAULT         0x00000000

/* MISC :: DAC_0_CTRL :: POSCLOCK_AT_RETIMING_OUTPUT [02:02] */
#define BCHP_MISC_DAC_0_CTRL_POSCLOCK_AT_RETIMING_OUTPUT_MASK      0x00000004
#define BCHP_MISC_DAC_0_CTRL_POSCLOCK_AT_RETIMING_OUTPUT_SHIFT     2
#define BCHP_MISC_DAC_0_CTRL_POSCLOCK_AT_RETIMING_OUTPUT_DEFAULT   0x00000000

/* MISC :: DAC_0_CTRL :: POSEDGE_AT_DATA_DFF [01:01] */
#define BCHP_MISC_DAC_0_CTRL_POSEDGE_AT_DATA_DFF_MASK              0x00000002
#define BCHP_MISC_DAC_0_CTRL_POSEDGE_AT_DATA_DFF_SHIFT             1
#define BCHP_MISC_DAC_0_CTRL_POSEDGE_AT_DATA_DFF_DEFAULT           0x00000000

/* MISC :: DAC_0_CTRL :: PWRDN [00:00] */
#define BCHP_MISC_DAC_0_CTRL_PWRDN_MASK                            0x00000001
#define BCHP_MISC_DAC_0_CTRL_PWRDN_SHIFT                           0
#define BCHP_MISC_DAC_0_CTRL_PWRDN_DEFAULT                         0x00000001

/***************************************************************************
 *DAC_0_SCALE_CTRL - DAC Scale control register for DAC 0
 ***************************************************************************/
/* MISC :: DAC_0_SCALE_CTRL :: reserved0 [31:03] */
#define BCHP_MISC_DAC_0_SCALE_CTRL_reserved0_MASK                  0xfffffff8
#define BCHP_MISC_DAC_0_SCALE_CTRL_reserved0_SHIFT                 3

/* MISC :: DAC_0_SCALE_CTRL :: SCALE_LP [02:02] */
#define BCHP_MISC_DAC_0_SCALE_CTRL_SCALE_LP_MASK                   0x00000004
#define BCHP_MISC_DAC_0_SCALE_CTRL_SCALE_LP_SHIFT                  2
#define BCHP_MISC_DAC_0_SCALE_CTRL_SCALE_LP_DEFAULT                0x00000000

/* MISC :: DAC_0_SCALE_CTRL :: SCALE_SEL [01:00] */
#define BCHP_MISC_DAC_0_SCALE_CTRL_SCALE_SEL_MASK                  0x00000003
#define BCHP_MISC_DAC_0_SCALE_CTRL_SCALE_SEL_SHIFT                 0
#define BCHP_MISC_DAC_0_SCALE_CTRL_SCALE_SEL_DEFAULT               0x00000003
#define BCHP_MISC_DAC_0_SCALE_CTRL_SCALE_SEL_SCALE_0               0
#define BCHP_MISC_DAC_0_SCALE_CTRL_SCALE_SEL_SCALE_1               1
#define BCHP_MISC_DAC_0_SCALE_CTRL_SCALE_SEL_SCALE_2               2
#define BCHP_MISC_DAC_0_SCALE_CTRL_SCALE_SEL_SCALE_3               3

/***************************************************************************
 *DAC_CAL_CTRL_0 - DAC calibration control register for DAC0
 ***************************************************************************/
/* MISC :: DAC_CAL_CTRL_0 :: MAX_TARGET_DELTA [31:26] */
#define BCHP_MISC_DAC_CAL_CTRL_0_MAX_TARGET_DELTA_MASK             0xfc000000
#define BCHP_MISC_DAC_CAL_CTRL_0_MAX_TARGET_DELTA_SHIFT            26
#define BCHP_MISC_DAC_CAL_CTRL_0_MAX_TARGET_DELTA_DEFAULT          0x00000002

/* MISC :: DAC_CAL_CTRL_0 :: ADC_MAX_VAL [25:16] */
#define BCHP_MISC_DAC_CAL_CTRL_0_ADC_MAX_VAL_MASK                  0x03ff0000
#define BCHP_MISC_DAC_CAL_CTRL_0_ADC_MAX_VAL_SHIFT                 16
#define BCHP_MISC_DAC_CAL_CTRL_0_ADC_MAX_VAL_DEFAULT               0x000003ff

/* MISC :: DAC_CAL_CTRL_0 :: COUNT [15:14] */
#define BCHP_MISC_DAC_CAL_CTRL_0_COUNT_MASK                        0x0000c000
#define BCHP_MISC_DAC_CAL_CTRL_0_COUNT_SHIFT                       14
#define BCHP_MISC_DAC_CAL_CTRL_0_COUNT_DEFAULT                     0x00000001

/* MISC :: DAC_CAL_CTRL_0 :: STEP_DLY [13:10] */
#define BCHP_MISC_DAC_CAL_CTRL_0_STEP_DLY_MASK                     0x00003c00
#define BCHP_MISC_DAC_CAL_CTRL_0_STEP_DLY_SHIFT                    10
#define BCHP_MISC_DAC_CAL_CTRL_0_STEP_DLY_DEFAULT                  0x00000000

/* MISC :: DAC_CAL_CTRL_0 :: TARGET_VAL [09:00] */
#define BCHP_MISC_DAC_CAL_CTRL_0_TARGET_VAL_MASK                   0x000003ff
#define BCHP_MISC_DAC_CAL_CTRL_0_TARGET_VAL_SHIFT                  0
#define BCHP_MISC_DAC_CAL_CTRL_0_TARGET_VAL_DEFAULT                0x000002d8

/***************************************************************************
 *DAC_CAL_ADC_DATA_0 - DAC calibration cal ADC data register for DAC0
 ***************************************************************************/
/* MISC :: DAC_CAL_ADC_DATA_0 :: reserved0 [31:30] */
#define BCHP_MISC_DAC_CAL_ADC_DATA_0_reserved0_MASK                0xc0000000
#define BCHP_MISC_DAC_CAL_ADC_DATA_0_reserved0_SHIFT               30

/* MISC :: DAC_CAL_ADC_DATA_0 :: HIGH [29:20] */
#define BCHP_MISC_DAC_CAL_ADC_DATA_0_HIGH_MASK                     0x3ff00000
#define BCHP_MISC_DAC_CAL_ADC_DATA_0_HIGH_SHIFT                    20
#define BCHP_MISC_DAC_CAL_ADC_DATA_0_HIGH_DEFAULT                  0x00000000

/* MISC :: DAC_CAL_ADC_DATA_0 :: LOW [19:10] */
#define BCHP_MISC_DAC_CAL_ADC_DATA_0_LOW_MASK                      0x000ffc00
#define BCHP_MISC_DAC_CAL_ADC_DATA_0_LOW_SHIFT                     10
#define BCHP_MISC_DAC_CAL_ADC_DATA_0_LOW_DEFAULT                   0x00000000

/* MISC :: DAC_CAL_ADC_DATA_0 :: DIFF [09:00] */
#define BCHP_MISC_DAC_CAL_ADC_DATA_0_DIFF_MASK                     0x000003ff
#define BCHP_MISC_DAC_CAL_ADC_DATA_0_DIFF_SHIFT                    0
#define BCHP_MISC_DAC_CAL_ADC_DATA_0_DIFF_DEFAULT                  0x00000000

/***************************************************************************
 *DAC_ADC_DATA_0 - DAC calibration adc data register for DAC0
 ***************************************************************************/
/* MISC :: DAC_ADC_DATA_0 :: reserved0 [31:10] */
#define BCHP_MISC_DAC_ADC_DATA_0_reserved0_MASK                    0xfffffc00
#define BCHP_MISC_DAC_ADC_DATA_0_reserved0_SHIFT                   10

/* MISC :: DAC_ADC_DATA_0 :: VAL [09:00] */
#define BCHP_MISC_DAC_ADC_DATA_0_VAL_MASK                          0x000003ff
#define BCHP_MISC_DAC_ADC_DATA_0_VAL_SHIFT                         0
#define BCHP_MISC_DAC_ADC_DATA_0_VAL_DEFAULT                       0x00000000

/***************************************************************************
 *DAC_DETECT_CTRL_0 - DAC CABLE DETECT control register for DAC0
 ***************************************************************************/
/* MISC :: DAC_DETECT_CTRL_0 :: PLUGIN_CNT [31:28] */
#define BCHP_MISC_DAC_DETECT_CTRL_0_PLUGIN_CNT_MASK                0xf0000000
#define BCHP_MISC_DAC_DETECT_CTRL_0_PLUGIN_CNT_SHIFT               28
#define BCHP_MISC_DAC_DETECT_CTRL_0_PLUGIN_CNT_DEFAULT             0x00000002

/* MISC :: DAC_DETECT_CTRL_0 :: PLUGOUT_CNT [27:24] */
#define BCHP_MISC_DAC_DETECT_CTRL_0_PLUGOUT_CNT_MASK               0x0f000000
#define BCHP_MISC_DAC_DETECT_CTRL_0_PLUGOUT_CNT_SHIFT              24
#define BCHP_MISC_DAC_DETECT_CTRL_0_PLUGOUT_CNT_DEFAULT            0x00000002

/* MISC :: DAC_DETECT_CTRL_0 :: PLUGOUT_THRESHOLD [23:14] */
#define BCHP_MISC_DAC_DETECT_CTRL_0_PLUGOUT_THRESHOLD_MASK         0x00ffc000
#define BCHP_MISC_DAC_DETECT_CTRL_0_PLUGOUT_THRESHOLD_SHIFT        14
#define BCHP_MISC_DAC_DETECT_CTRL_0_PLUGOUT_THRESHOLD_DEFAULT      0x0000021c

/* MISC :: DAC_DETECT_CTRL_0 :: STEP_DLY [13:10] */
#define BCHP_MISC_DAC_DETECT_CTRL_0_STEP_DLY_MASK                  0x00003c00
#define BCHP_MISC_DAC_DETECT_CTRL_0_STEP_DLY_SHIFT                 10
#define BCHP_MISC_DAC_DETECT_CTRL_0_STEP_DLY_DEFAULT               0x00000002

/* MISC :: DAC_DETECT_CTRL_0 :: PLUGIN_THRESHOLD [09:00] */
#define BCHP_MISC_DAC_DETECT_CTRL_0_PLUGIN_THRESHOLD_MASK          0x000003ff
#define BCHP_MISC_DAC_DETECT_CTRL_0_PLUGIN_THRESHOLD_SHIFT         0
#define BCHP_MISC_DAC_DETECT_CTRL_0_PLUGIN_THRESHOLD_DEFAULT       0x000000aa

/***************************************************************************
 *DAC_DETECT_EN_0 - DAC CABLE DETECT Enable register for DAC0
 ***************************************************************************/
/* MISC :: DAC_DETECT_EN_0 :: reserved0 [31:06] */
#define BCHP_MISC_DAC_DETECT_EN_0_reserved0_MASK                   0xffffffc0
#define BCHP_MISC_DAC_DETECT_EN_0_reserved0_SHIFT                  6

/* MISC :: DAC_DETECT_EN_0 :: USE_STEP_DLY [05:05] */
#define BCHP_MISC_DAC_DETECT_EN_0_USE_STEP_DLY_MASK                0x00000020
#define BCHP_MISC_DAC_DETECT_EN_0_USE_STEP_DLY_SHIFT               5
#define BCHP_MISC_DAC_DETECT_EN_0_USE_STEP_DLY_DEFAULT             0x00000000

/* MISC :: DAC_DETECT_EN_0 :: SW_CALIBRATE [04:04] */
#define BCHP_MISC_DAC_DETECT_EN_0_SW_CALIBRATE_MASK                0x00000010
#define BCHP_MISC_DAC_DETECT_EN_0_SW_CALIBRATE_SHIFT               4
#define BCHP_MISC_DAC_DETECT_EN_0_SW_CALIBRATE_DEFAULT             0x00000000

/* MISC :: DAC_DETECT_EN_0 :: CALIBRATE [03:03] */
#define BCHP_MISC_DAC_DETECT_EN_0_CALIBRATE_MASK                   0x00000008
#define BCHP_MISC_DAC_DETECT_EN_0_CALIBRATE_SHIFT                  3
#define BCHP_MISC_DAC_DETECT_EN_0_CALIBRATE_DEFAULT                0x00000000

/* MISC :: DAC_DETECT_EN_0 :: PLUGOUT_DETECT [02:02] */
#define BCHP_MISC_DAC_DETECT_EN_0_PLUGOUT_DETECT_MASK              0x00000004
#define BCHP_MISC_DAC_DETECT_EN_0_PLUGOUT_DETECT_SHIFT             2
#define BCHP_MISC_DAC_DETECT_EN_0_PLUGOUT_DETECT_DEFAULT           0x00000000

/* MISC :: DAC_DETECT_EN_0 :: PLUGIN_DETECT [01:01] */
#define BCHP_MISC_DAC_DETECT_EN_0_PLUGIN_DETECT_MASK               0x00000002
#define BCHP_MISC_DAC_DETECT_EN_0_PLUGIN_DETECT_SHIFT              1
#define BCHP_MISC_DAC_DETECT_EN_0_PLUGIN_DETECT_DEFAULT            0x00000000

/* MISC :: DAC_DETECT_EN_0 :: AUTO_DETECT [00:00] */
#define BCHP_MISC_DAC_DETECT_EN_0_AUTO_DETECT_MASK                 0x00000001
#define BCHP_MISC_DAC_DETECT_EN_0_AUTO_DETECT_SHIFT                0
#define BCHP_MISC_DAC_DETECT_EN_0_AUTO_DETECT_DEFAULT              0x00000000

/***************************************************************************
 *DAC_DETECT_SYNC_CTRL_0 - DAC sync present register
 ***************************************************************************/
/* MISC :: DAC_DETECT_SYNC_CTRL_0 :: reserved0 [31:06] */
#define BCHP_MISC_DAC_DETECT_SYNC_CTRL_0_reserved0_MASK            0xffffffc0
#define BCHP_MISC_DAC_DETECT_SYNC_CTRL_0_reserved0_SHIFT           6

/* MISC :: DAC_DETECT_SYNC_CTRL_0 :: DAC0_SYNC_SOURCE [05:04] */
#define BCHP_MISC_DAC_DETECT_SYNC_CTRL_0_DAC0_SYNC_SOURCE_MASK     0x00000030
#define BCHP_MISC_DAC_DETECT_SYNC_CTRL_0_DAC0_SYNC_SOURCE_SHIFT    4
#define BCHP_MISC_DAC_DETECT_SYNC_CTRL_0_DAC0_SYNC_SOURCE_DEFAULT  0x00000000
#define BCHP_MISC_DAC_DETECT_SYNC_CTRL_0_DAC0_SYNC_SOURCE_DAC0     0
#define BCHP_MISC_DAC_DETECT_SYNC_CTRL_0_DAC0_SYNC_SOURCE_RSVD1    1
#define BCHP_MISC_DAC_DETECT_SYNC_CTRL_0_DAC0_SYNC_SOURCE_RSVD2    2
#define BCHP_MISC_DAC_DETECT_SYNC_CTRL_0_DAC0_SYNC_SOURCE_RSVD3    3

/* MISC :: DAC_DETECT_SYNC_CTRL_0 :: reserved1 [03:01] */
#define BCHP_MISC_DAC_DETECT_SYNC_CTRL_0_reserved1_MASK            0x0000000e
#define BCHP_MISC_DAC_DETECT_SYNC_CTRL_0_reserved1_SHIFT           1

/* MISC :: DAC_DETECT_SYNC_CTRL_0 :: DAC0_SYNC_EN [00:00] */
#define BCHP_MISC_DAC_DETECT_SYNC_CTRL_0_DAC0_SYNC_EN_MASK         0x00000001
#define BCHP_MISC_DAC_DETECT_SYNC_CTRL_0_DAC0_SYNC_EN_SHIFT        0
#define BCHP_MISC_DAC_DETECT_SYNC_CTRL_0_DAC0_SYNC_EN_DEFAULT      0x00000000

/***************************************************************************
 *DAC_SQWAVE_LEVEL_0 - Square Wave levels for cable detect
 ***************************************************************************/
/* MISC :: DAC_SQWAVE_LEVEL_0 :: reserved0 [31:22] */
#define BCHP_MISC_DAC_SQWAVE_LEVEL_0_reserved0_MASK                0xffc00000
#define BCHP_MISC_DAC_SQWAVE_LEVEL_0_reserved0_SHIFT               22

/* MISC :: DAC_SQWAVE_LEVEL_0 :: HIGH [21:12] */
#define BCHP_MISC_DAC_SQWAVE_LEVEL_0_HIGH_MASK                     0x003ff000
#define BCHP_MISC_DAC_SQWAVE_LEVEL_0_HIGH_SHIFT                    12
#define BCHP_MISC_DAC_SQWAVE_LEVEL_0_HIGH_DEFAULT                  0x00000320

/* MISC :: DAC_SQWAVE_LEVEL_0 :: reserved1 [11:10] */
#define BCHP_MISC_DAC_SQWAVE_LEVEL_0_reserved1_MASK                0x00000c00
#define BCHP_MISC_DAC_SQWAVE_LEVEL_0_reserved1_SHIFT               10

/* MISC :: DAC_SQWAVE_LEVEL_0 :: LOW [09:00] */
#define BCHP_MISC_DAC_SQWAVE_LEVEL_0_LOW_MASK                      0x000003ff
#define BCHP_MISC_DAC_SQWAVE_LEVEL_0_LOW_SHIFT                     0
#define BCHP_MISC_DAC_SQWAVE_LEVEL_0_LOW_DEFAULT                   0x00000010

/***************************************************************************
 *DAC_DETECT_TIMING_0 - Cable Detect timing control register
 ***************************************************************************/
/* MISC :: DAC_DETECT_TIMING_0 :: reserved_for_eco0 [31:28] */
#define BCHP_MISC_DAC_DETECT_TIMING_0_reserved_for_eco0_MASK       0xf0000000
#define BCHP_MISC_DAC_DETECT_TIMING_0_reserved_for_eco0_SHIFT      28
#define BCHP_MISC_DAC_DETECT_TIMING_0_reserved_for_eco0_DEFAULT    0x00000000

/* MISC :: DAC_DETECT_TIMING_0 :: ADC_VALID_DLY [27:24] */
#define BCHP_MISC_DAC_DETECT_TIMING_0_ADC_VALID_DLY_MASK           0x0f000000
#define BCHP_MISC_DAC_DETECT_TIMING_0_ADC_VALID_DLY_SHIFT          24
#define BCHP_MISC_DAC_DETECT_TIMING_0_ADC_VALID_DLY_DEFAULT        0x00000002

/* MISC :: DAC_DETECT_TIMING_0 :: ADC_RST_DLY [23:16] */
#define BCHP_MISC_DAC_DETECT_TIMING_0_ADC_RST_DLY_MASK             0x00ff0000
#define BCHP_MISC_DAC_DETECT_TIMING_0_ADC_RST_DLY_SHIFT            16
#define BCHP_MISC_DAC_DETECT_TIMING_0_ADC_RST_DLY_DEFAULT          0x00000004

/* MISC :: DAC_DETECT_TIMING_0 :: STRB_WIDTH [15:08] */
#define BCHP_MISC_DAC_DETECT_TIMING_0_STRB_WIDTH_MASK              0x0000ff00
#define BCHP_MISC_DAC_DETECT_TIMING_0_STRB_WIDTH_SHIFT             8
#define BCHP_MISC_DAC_DETECT_TIMING_0_STRB_WIDTH_DEFAULT           0x00000004

/* MISC :: DAC_DETECT_TIMING_0 :: STRB_DLY [07:00] */
#define BCHP_MISC_DAC_DETECT_TIMING_0_STRB_DLY_MASK                0x000000ff
#define BCHP_MISC_DAC_DETECT_TIMING_0_STRB_DLY_SHIFT               0
#define BCHP_MISC_DAC_DETECT_TIMING_0_STRB_DLY_DEFAULT             0x00000004

/***************************************************************************
 *DAC_CABLE_STATUS_0 - DAC cable connect status
 ***************************************************************************/
/* MISC :: DAC_CABLE_STATUS_0 :: reserved0 [31:05] */
#define BCHP_MISC_DAC_CABLE_STATUS_0_reserved0_MASK                0xffffffe0
#define BCHP_MISC_DAC_CABLE_STATUS_0_reserved0_SHIFT               5

/* MISC :: DAC_CABLE_STATUS_0 :: CALIBRATED [04:04] */
#define BCHP_MISC_DAC_CABLE_STATUS_0_CALIBRATED_MASK               0x00000010
#define BCHP_MISC_DAC_CABLE_STATUS_0_CALIBRATED_SHIFT              4
#define BCHP_MISC_DAC_CABLE_STATUS_0_CALIBRATED_DEFAULT            0x00000000

/* MISC :: DAC_CABLE_STATUS_0 :: reserved1 [03:01] */
#define BCHP_MISC_DAC_CABLE_STATUS_0_reserved1_MASK                0x0000000e
#define BCHP_MISC_DAC_CABLE_STATUS_0_reserved1_SHIFT               1

/* MISC :: DAC_CABLE_STATUS_0 :: DAC0_CONNECTED [00:00] */
#define BCHP_MISC_DAC_CABLE_STATUS_0_DAC0_CONNECTED_MASK           0x00000001
#define BCHP_MISC_DAC_CABLE_STATUS_0_DAC0_CONNECTED_SHIFT          0
#define BCHP_MISC_DAC_CABLE_STATUS_0_DAC0_CONNECTED_DEFAULT        0x00000000

/***************************************************************************
 *DAC_CABLE_DETECT_DEBUG_0 - Dac Cable detect debug register
 ***************************************************************************/
/* MISC :: DAC_CABLE_DETECT_DEBUG_0 :: reserved0 [31:29] */
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_reserved0_MASK          0xe0000000
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_reserved0_SHIFT         29

/* MISC :: DAC_CABLE_DETECT_DEBUG_0 :: CAL_STATE [28:27] */
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_CAL_STATE_MASK          0x18000000
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_CAL_STATE_SHIFT         27
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_CAL_STATE_DEFAULT       0x00000000

/* MISC :: DAC_CABLE_DETECT_DEBUG_0 :: TOP_STATE [26:24] */
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_TOP_STATE_MASK          0x07000000
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_TOP_STATE_SHIFT         24
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_TOP_STATE_DEFAULT       0x00000000

/* MISC :: DAC_CABLE_DETECT_DEBUG_0 :: SDAC_STATE [23:21] */
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_SDAC_STATE_MASK         0x00e00000
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_SDAC_STATE_SHIFT        21
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_SDAC_STATE_DEFAULT      0x00000000

/* MISC :: DAC_CABLE_DETECT_DEBUG_0 :: ADC_CYCLE_STATE [20:18] */
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_ADC_CYCLE_STATE_MASK    0x001c0000
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_ADC_CYCLE_STATE_SHIFT   18
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_ADC_CYCLE_STATE_DEFAULT 0x00000000

/* MISC :: DAC_CABLE_DETECT_DEBUG_0 :: SQWAVE_STATE [17:15] */
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_SQWAVE_STATE_MASK       0x00038000
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_SQWAVE_STATE_SHIFT      15
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_SQWAVE_STATE_DEFAULT    0x00000000

/* MISC :: DAC_CABLE_DETECT_DEBUG_0 :: GAIN_ADJ_OUT [14:07] */
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_GAIN_ADJ_OUT_MASK       0x00007f80
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_GAIN_ADJ_OUT_SHIFT      7
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_GAIN_ADJ_OUT_DEFAULT    0x00000000

/* MISC :: DAC_CABLE_DETECT_DEBUG_0 :: LOW_POWER_EN [06:03] */
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_LOW_POWER_EN_MASK       0x00000078
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_LOW_POWER_EN_SHIFT      3
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_LOW_POWER_EN_DEFAULT    0x00000000

/* MISC :: DAC_CABLE_DETECT_DEBUG_0 :: MUX_MODE [02:02] */
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_MUX_MODE_MASK           0x00000004
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_MUX_MODE_SHIFT          2
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_MUX_MODE_DEFAULT        0x00000000

/* MISC :: DAC_CABLE_DETECT_DEBUG_0 :: CH_SEL [01:00] */
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_CH_SEL_MASK             0x00000003
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_CH_SEL_SHIFT            0
#define BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0_CH_SEL_DEFAULT          0x00000000

/***************************************************************************
 *DAC_CABLE_RECALIBRATE_0 - DAC cable recalibrate for dac instance 0
 ***************************************************************************/
/* MISC :: DAC_CABLE_RECALIBRATE_0 :: reserved0 [31:01] */
#define BCHP_MISC_DAC_CABLE_RECALIBRATE_0_reserved0_MASK           0xfffffffe
#define BCHP_MISC_DAC_CABLE_RECALIBRATE_0_reserved0_SHIFT          1

/* MISC :: DAC_CABLE_RECALIBRATE_0 :: START [00:00] */
#define BCHP_MISC_DAC_CABLE_RECALIBRATE_0_START_MASK               0x00000001
#define BCHP_MISC_DAC_CABLE_RECALIBRATE_0_START_SHIFT              0
#define BCHP_MISC_DAC_CABLE_RECALIBRATE_0_START_DEFAULT            0x00000000

/***************************************************************************
 *DAC_CRC_CTRL - Dac CRC control register
 ***************************************************************************/
/* MISC :: DAC_CRC_CTRL :: reserved0 [31:23] */
#define BCHP_MISC_DAC_CRC_CTRL_reserved0_MASK                      0xff800000
#define BCHP_MISC_DAC_CRC_CTRL_reserved0_SHIFT                     23

/* MISC :: DAC_CRC_CTRL :: VSYNC [22:22] */
#define BCHP_MISC_DAC_CRC_CTRL_VSYNC_MASK                          0x00400000
#define BCHP_MISC_DAC_CRC_CTRL_VSYNC_SHIFT                         22
#define BCHP_MISC_DAC_CRC_CTRL_VSYNC_DEFAULT                       0x00000000

/* MISC :: DAC_CRC_CTRL :: COUNT [21:06] */
#define BCHP_MISC_DAC_CRC_CTRL_COUNT_MASK                          0x003fffc0
#define BCHP_MISC_DAC_CRC_CTRL_COUNT_SHIFT                         6
#define BCHP_MISC_DAC_CRC_CTRL_COUNT_DEFAULT                       0x00000000

/* MISC :: DAC_CRC_CTRL :: START [05:05] */
#define BCHP_MISC_DAC_CRC_CTRL_START_MASK                          0x00000020
#define BCHP_MISC_DAC_CRC_CTRL_START_SHIFT                         5
#define BCHP_MISC_DAC_CRC_CTRL_START_DEFAULT                       0x00000000

/* MISC :: DAC_CRC_CTRL :: DAC_SEL [04:02] */
#define BCHP_MISC_DAC_CRC_CTRL_DAC_SEL_MASK                        0x0000001c
#define BCHP_MISC_DAC_CRC_CTRL_DAC_SEL_SHIFT                       2
#define BCHP_MISC_DAC_CRC_CTRL_DAC_SEL_DEFAULT                     0x00000000

/* MISC :: DAC_CRC_CTRL :: MODE [01:01] */
#define BCHP_MISC_DAC_CRC_CTRL_MODE_MASK                           0x00000002
#define BCHP_MISC_DAC_CRC_CTRL_MODE_SHIFT                          1
#define BCHP_MISC_DAC_CRC_CTRL_MODE_DEFAULT                        0x00000000
#define BCHP_MISC_DAC_CRC_CTRL_MODE_SINGLE                         0
#define BCHP_MISC_DAC_CRC_CTRL_MODE_CONTINUOUS                     1

/* MISC :: DAC_CRC_CTRL :: EN [00:00] */
#define BCHP_MISC_DAC_CRC_CTRL_EN_MASK                             0x00000001
#define BCHP_MISC_DAC_CRC_CTRL_EN_SHIFT                            0
#define BCHP_MISC_DAC_CRC_CTRL_EN_DEFAULT                          0x00000000

/***************************************************************************
 *DAC_CRC_VALUE - DAC CRC value register
 ***************************************************************************/
/* MISC :: DAC_CRC_VALUE :: VALUE [31:00] */
#define BCHP_MISC_DAC_CRC_VALUE_VALUE_MASK                         0xffffffff
#define BCHP_MISC_DAC_CRC_VALUE_VALUE_SHIFT                        0
#define BCHP_MISC_DAC_CRC_VALUE_VALUE_DEFAULT                      0x00000000

/***************************************************************************
 *VEC_CRC_VALUE - VEC CRC value register
 ***************************************************************************/
/* MISC :: VEC_CRC_VALUE :: VALUE [31:00] */
#define BCHP_MISC_VEC_CRC_VALUE_VALUE_MASK                         0xffffffff
#define BCHP_MISC_VEC_CRC_VALUE_VALUE_SHIFT                        0
#define BCHP_MISC_VEC_CRC_VALUE_VALUE_DEFAULT                      0x00000000

/***************************************************************************
 *DAC_CRC_STATUS - DAC CRC status register
 ***************************************************************************/
/* MISC :: DAC_CRC_STATUS :: reserved0 [31:02] */
#define BCHP_MISC_DAC_CRC_STATUS_reserved0_MASK                    0xfffffffc
#define BCHP_MISC_DAC_CRC_STATUS_reserved0_SHIFT                   2

/* MISC :: DAC_CRC_STATUS :: VALID [01:01] */
#define BCHP_MISC_DAC_CRC_STATUS_VALID_MASK                        0x00000002
#define BCHP_MISC_DAC_CRC_STATUS_VALID_SHIFT                       1
#define BCHP_MISC_DAC_CRC_STATUS_VALID_DEFAULT                     0x00000000

/* MISC :: DAC_CRC_STATUS :: MATCHING [00:00] */
#define BCHP_MISC_DAC_CRC_STATUS_MATCHING_MASK                     0x00000001
#define BCHP_MISC_DAC_CRC_STATUS_MATCHING_SHIFT                    0
#define BCHP_MISC_DAC_CRC_STATUS_MATCHING_DEFAULT                  0x00000000

/***************************************************************************
 *ADC_RESET_DEASSERT_DELAY - ADC RESET DEASSERTION delay register
 ***************************************************************************/
/* MISC :: ADC_RESET_DEASSERT_DELAY :: reserved0 [31:16] */
#define BCHP_MISC_ADC_RESET_DEASSERT_DELAY_reserved0_MASK          0xffff0000
#define BCHP_MISC_ADC_RESET_DEASSERT_DELAY_reserved0_SHIFT         16

/* MISC :: ADC_RESET_DEASSERT_DELAY :: VALID [15:00] */
#define BCHP_MISC_ADC_RESET_DEASSERT_DELAY_VALID_MASK              0x0000ffff
#define BCHP_MISC_ADC_RESET_DEASSERT_DELAY_VALID_SHIFT             0
#define BCHP_MISC_ADC_RESET_DEASSERT_DELAY_VALID_DEFAULT           0x000009c4

#endif /* #ifndef BCHP_MISC_H__ */

/* End of File */
