[options]
mode prove
depth 8

[engines]
smtbmc yices

[script]
--pycode-begin--
early_log(workdir, "Verifying module: {}".format(taskname))
output("read -formal {}.sv".format(taskname))
output("prep -top {}".format(taskname))
--pycode-end--

[files]
verilog/core.sv
verilog/program_counter.sv
verilog/memory.sv
verilog/instruction_decode.sv
verilog/register_file.sv
verilog/alu.sv
verilog/adder4.sv
verilog/adder32.sv
verilog/adder32_sync.sv
verilog/csr.sv
verilog/fsm.sv
verilog/control.sv
