/*
 * R830T2.c
 *
 *  Created on: 31/ott/2020
 *      Author: ik1xp
 */

#include "config.h"
#define DebugPrint(level, str, ...) DbgPrintf(str, __VA_ARGS__)
#define CyU3PThreadSleep Sleep

typedef int ReturnStatus_t;
#define CY_U3P_SUCCESS 0
extern int I2cTransfer (
        uint8_t   byteAddress,
        uint8_t   devAddr,
        uint8_t   byteCount,
        uint8_t   *buffer,
        bool  isRead);

#define R820T2_ADDRESS	  (0x34) //  ((0x1A)<<1)
#define R828D_ADDRESS	    (0x74) //  ((0x3A)<<1)
#define R820T2_IF_CARRIER (5000000)
#define R820T2_NUM_REGS   (0x20)
#define R820T2_WRITE_START	(5)
#define R820T2_FREQ  (16000000)
#define R820T2_MAXSR (8000000)
#define FLAG_TIMEOUT         ((UINT32)0x1000)
#define LONG_TIMEOUT         ((UINT32)(10 * FLAG_TIMEOUT))

#define CALIBRATION_LO 106800000

#define GAIN_STEPS (29)

#define _R820T2DEBUG_


const uint8_t vga_gains[GAIN_STEPS] =   { 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8};

const uint8_t mixer_gains[GAIN_STEPS] = { 0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9,10,10,11,11,12,12,13,13,14 };
const uint8_t lna_gains[GAIN_STEPS] =   { 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9,10,10,11,11,12,12,13,13,14,15 };
// total gain dB x 10
const uint16_t total_gain[GAIN_STEPS] =  { 0, 9, 14, 27, 37, 77, 87, 125, 144, 157,
                            166, 197, 207, 229, 254, 280, 297, 328,
                            338, 364, 372, 386, 402, 421, 434, 439,
                            445, 480, 496 };

/* initial freq @ 128MHz -> ~5MHz IF due to xtal mismatch */
const UINT8 r82xx_init_array[R820T2_NUM_REGS] =
{
	0x00, 0x00, 0x00, 0x00,	0x00,		/* 00 to 04 */
	/* 05 */ 0x90, // 0x90 LNA manual gain mode, init to 0
	/* 06 */ 0x80, // 0x80
	/* 07 */ 0x60,
	/* 08 */ 0xc0, // Image Gain Adjustment
	/* 09 */ 0x40, //  40 Image Phase Adjustment
	/* 0A */ 0x80, // 0xa0  A8 Channel filter [0..3]: 0 = widest, f = narrowest - Optimal. Don't touch!
	/* 0B */ 0x6f, // 6F High pass filter - Optimal. Don't touch!
	/* 0C */ 0x40, // 0x480x40 VGA control by code, init at 0
	/* 0D */ 0x63, // 0x63  LNA AGC settings: [0..3]: Lower threshold; [4..7]: High threshold
	/* 0E */ 0x75,
	/* 0F */ 0xF8, // F8 Filter Widest, LDO_5V OFF, clk out OFF,
	/* 10 */ 0x7C,
	/* 11 */ 0x83,
	/* 12 */ 0x80,
	/* 13 */ 0x00,
	/* 14 */ 0x0F,
	/* 15 */ 0x00,
	/* 16 */ 0xC0,
	/* 17 */ 0x30,
	/* 18 */ 0x48,
	/* 19 */ 0xCC, //0xCC
	/* 1A */ 0x62, //0x60
	/* 1B */ 0x00,
	/* 1C */ 0x54,  //0x54
	/* 1D */ 0xAE,  //0xAE
	/* 1E */ 0x0A,
	/* 1F */ 0xC0
};

// Nibble-level bit reverse table
const UINT8 bitrevnibble[16] = { 0x0, 0x8, 0x4, 0xc, 0x2, 0xa, 0x6, 0xe,
      0x1, 0x9, 0x5, 0xd, 0x3, 0xb, 0x7, 0xf };

UINT8 r820t_regs[R820T2_NUM_REGS];
int totalgain;
UINT8 m_gain_index;
UINT8 m_lnagain_index ;
UINT8 m_vgagain_index;
UINT8 m_mixergain_index;
UINT32 r_freq;
UINT32 r_xtal;
UINT32 r_ifreq;
void set_lna_gain(UINT8 gain_index);
void set_mixer_gain(UINT8 gain_index);
void set_vga_gain(UINT8 gain_index);
uint8_t i2c_addr;

ReturnStatus_t rt820init(void); // Initialize the R820T2

#define ARRAY_SIZE(arr) (sizeof(arr) / sizeof((arr)[0]))

/*
 * Tuner frequency ranges
 * Kanged & modified from airspy firmware to include freq for scanning table
 * "Copyright (C) 2013 Mauro Carvalho Chehab"
 * https://stuff.mit.edu/afs/sipb/contrib/linux/drivers/media/tuners/r820t.c
 */
struct r820t_freq_range
{
  UINT16 freq;
  UINT8 open_d;
  UINT8 rf_mux_ploy;
  UINT8 tf_c;
};

/* Tuner frequency ranges
"Copyright (C) 2013 Mauro Carvalho Chehab"
https://stuff.mit.edu/afs/sipb/contrib/linux/drivers/media/tuners/r820t.c
part of freq_ranges()
*/
const struct r820t_freq_range freq_ranges[21] =
{
  {
  /* 0 MHz */              0,
  /* .open_d = */       0x08, /* low */
  /* .rf_mux_ploy = */  0x02, /* R26[7:6]=0 (LPF)  R26[1:0]=2 (low) */
  /* .tf_c = */         0xdf, /* R27[7:0]  band2,band0 */
  }, {
  /* 50 MHz */            50,
  /* .open_d = */       0x08, /* low */
  /* .rf_mux_ploy = */  0x02, /* R26[7:6]=0 (LPF)  R26[1:0]=2 (low) */
  /* .tf_c = */         0xbe, /* R27[7:0]  band4,band1  */
  }, {
  /* 55 MHz */            55,
  /* .open_d = */       0x08, /* low */
  /* .rf_mux_ploy = */  0x02, /* R26[7:6]=0 (LPF)  R26[1:0]=2 (low) */
  /* .tf_c = */         0x8b, /* R27[7:0]  band7,band4 */
  }, {
  /* 60 MHz */            60,
  /* .open_d = */       0x08, /* low */
  /* .rf_mux_ploy = */  0x02, /* R26[7:6]=0 (LPF)  R26[1:0]=2 (low) */
  /* .tf_c = */         0x7b, /* R27[7:0]  band8,band4 */
  }, {
  /* 65 MHz */            65,
  /* .open_d = */       0x08, /* low */
  /* .rf_mux_ploy = */  0x02, /* R26[7:6]=0 (LPF)  R26[1:0]=2 (low) */
  /* .tf_c = */         0x69, /* R27[7:0]  band9,band6 */
  }, {
  /* 70 MHz */            70,
  /* .open_d = */       0x08, /* low */
  /* .rf_mux_ploy = */  0x02, /* R26[7:6]=0 (LPF)  R26[1:0]=2 (low) */
  /* .tf_c = */         0x58, /* R27[7:0]  band10,band7 */
  }, {
  /* 75 MHz */            75,
  /* .open_d = */       0x00, /* high */
  /* .rf_mux_ploy = */  0x02, /* R26[7:6]=0 (LPF)  R26[1:0]=2 (low) */
  /* .tf_c = */         0x44, /* R27[7:0]  band11,band11 */
  }, {
  /* 80 MHz */            80,
  /* .open_d = */       0x00, /* high */
  /* .rf_mux_ploy = */  0x02, /* R26[7:6]=0 (LPF)  R26[1:0]=2 (low) */
  /* .tf_c = */         0x44, /* R27[7:0]  band11,band11 */
  }, {
  /* 90 MHz */           90,
  /* .open_d = */      0x00, /* high */
  /* .rf_mux_ploy = */ 0x02, /* R26[7:6]=0 (LPF)  R26[1:0]=2 (low) */
  /* .tf_c = */        0x34, /* R27[7:0]  band12,band11 */
  }, {
  /* 100 MHz */         100,
  /* .open_d = */      0x00, /* high */
  /* .rf_mux_ploy = */ 0x02, /* R26[7:6]=0 (LPF)  R26[1:0]=2 (low) */
  /* .tf_c = */        0x34, /* R27[7:0]  band12,band11 */
  }, {
  /* 110 MHz */         110,
  /* .open_d = */      0x00, /* high */
  /* .rf_mux_ploy = */ 0x02, /* R26[7:6]=0 (LPF)  R26[1:0]=2 (low) */
  /* .tf_c = */        0x24, /* R27[7:0]  band13,band11 */
  }, {
  /* 120 MHz */         120,
  /* .open_d = */      0x00, /* high */
  /* .rf_mux_ploy = */ 0x02, /* R26[7:6]=0 (LPF)  R26[1:0]=2 (low) */
  /* .tf_c = */        0x24, /* R27[7:0]  band13,band11 */
  }, {
  /* 140 MHz */         140,
  /* .open_d = */      0x00, /* high */
  /* .rf_mux_ploy = */ 0x02, /* R26[7:6]=0 (LPF)  R26[1:0]=2 (low) */
  /* .tf_c = */        0x14, /* R27[7:0]  band14,band11 */
  }, {
  /* 180 MHz */         180,
  /* .open_d = */      0x00, /* high */
  /* .rf_mux_ploy = */ 0x02, /* R26[7:6]=0 (LPF)  R26[1:0]=2 (low) */
  /* .tf_c = */        0x13, /* R27[7:0]  band14,band12 */
  }, {
  /* 220 MHz */         220,
  /* .open_d = */      0x00, /* high */
  /* .rf_mux_ploy = */ 0x02, /* R26[7:6]=0 (LPF)  R26[1:0]=2 (low) */
  /* .tf_c = */        0x13, /* R27[7:0]  band14,band12 */
  }, {
  /* 250 MHz */         250,
  /* .open_d = */      0x00, /* high */
  /* .rf_mux_ploy = */ 0x02, /* R26[7:6]=0 (LPF)  R26[1:0]=2 (low) */
  /* .tf_c = */        0x11, /* R27[7:0]  highest,highest */
  }, {
  /* 280 MHz */         280,
  /* .open_d = */      0x00, /* high */
  /* .rf_mux_ploy = */ 0x02, /* R26[7:6]=0 (LPF)  R26[1:0]=2 (low) */
  /* .tf_c = */        0x00, /* R27[7:0]  highest,highest */
  }, {
  /* 310 MHz */         310,
  /* .open_d = */      0x00, /* high */
  /* .rf_mux_ploy = */ 0x41, /* R26[7:6]=1 (bypass)  R26[1:0]=1 (middle) */
  /* .tf_c = */        0x00, /* R27[7:0]  highest,highest */
  }, {
  /* 450 MHz */         450,
  /* .open_d = */      0x00, /* high */
  /* .rf_mux_ploy = */ 0x41, /* R26[7:6]=1 (bypass)  R26[1:0]=1 (middle) */
  /* .tf_c = */        0x00, /* R27[7:0]  highest,highest */
  }, {
  /* 588 MHz */         588,
  /* .open_d = */      0x00, /* high */
  /* .rf_mux_ploy = */ 0x40, /* R26[7:6]=1 (bypass)  R26[1:0]=0 (highest) */
  /* .tf_c = */        0x00, /* R27[7:0]  highest,highest */
  }, {
  /* 650 MHz */         650,
  /* .open_d = */      0x00, /* high */
  /* .rf_mux_ploy = */ 0x40, /* R26[7:6]=1 (bypass)  R26[1:0]=0 (highest) */
  /* .tf_c = */        0x00, /* R27[7:0]  highest,highest */
  }
};

/*
 * Write single R820T2 reg via I2C
 */
void i2c_write_reg(UINT8 reg, UINT8 data)
{
    if(reg>=R820T2_NUM_REGS) return;
    r820t_regs[reg] = data;
	  I2cTransfer ( reg , i2c_addr, 1, &r820t_regs[reg], false); // write 1 byte
}

// get all regs up to & including desired reg
void i2c_read_raw(UINT8 *data, UINT8 sz)
{
	int i;
	I2cTransfer ( 0 , i2c_addr, sz, data, true); //read
	for ( i =0; i <sz; i++) // nibble reverse
	{
        data[i] = (bitrevnibble[data[i] & 0xf] << 4) | bitrevnibble[data[i] >> 4]; // bit reverse
	}
}

void i2c_write_cache_mask(UINT8 reg, UINT8 data, UINT8 mask)
{
    data = (data & mask) | (r820t_regs[reg] & ~mask);    // update with mask
    r820t_regs[reg] = data;                              // update buffer
    I2cTransfer ( reg , i2c_addr, 1, &data, false); // write 1 byte
}

/*
 * Read R820T2 reg - uncached
 */
UINT8 i2c_read_reg_uncached(UINT8 reg)
{
    UINT8 sz = reg+1;
    UINT8 *data = r820t_regs;
    /* get all regs up to & including desired reg */
    i2c_read_raw(data, sz);
    return r820t_regs[reg];
}

/*
 * Read R820T2 reg - cached
 */
UINT8 i2c_read_reg_cached(UINT8 reg)
{
    /* return desired */
    return r820t_regs[reg];
}

// Send a block of data to the R820T2 via I2C
ReturnStatus_t i2c_write(UINT8 reg, UINT8 *data, UINT8 sz)
{
	ReturnStatus_t r = -1;
	if (sz <= R820T2_NUM_REGS)
		r = I2cTransfer ( reg , i2c_addr, sz, data, false);
    return r;
}

/*
 * r820t tuning logic
 */
#ifdef OPTIM_SET_MUX
int r820t_set_mux_freq_idx = -1; /* Default set to invalid value in order to force set_mux */
#endif

/*
 * Update Tracking Filter
 *
 * "inspired by Mauro Carvalho Chehab set_mux technique"
 * https://stuff.mit.edu/afs/sipb/contrib/linux/drivers/media/tuners/r820t.c
 * part of r820t_set_mux() (set tracking filter)
 */
void set_tf(UINT32 freq)
{
    const struct r820t_freq_range *range;
    unsigned int i;
	// Get the proper frequency range in MHz instead of Hz
    freq = (UINT32)((unsigned long long int)freq * 4295 >> 32);

    // Scan array for proper range
    for(i=0;i<ARRAY_SIZE(freq_ranges)-1;i++)
    {
        if (freq < freq_ranges[i + 1].freq)
            break;
    }
    range = &freq_ranges[i];
    i2c_write_cache_mask(0x17, range->open_d, 0x08); // Open Drain
    i2c_write_cache_mask(0x1a, range->rf_mux_ploy, 0xc3); // RF_MUX,Polymux
    i2c_write_reg(0x1b, range->tf_c); // TF Band

    /* XTAL CAP & Drive */
    i2c_write_cache_mask(0x10, 0x08, 0x0b);
	i2c_write_cache_mask(0x08, 0x00, 0x3f);  // Mixer buffer power on, high current, Image Gain Adjustment min
	i2c_write_cache_mask(0x09, 0x00, 0x3f);  // IF Filter power on, high current, Image Gain Adjustment min

}

/*
 * Update LO PLL
 */

void set_pll(UINT32 freq)
{
	const UINT32 vco_min = 1770000000LL;
	const UINT32 vco_max = 3540000000LL;  // max 1.850.000.000
	UINT32 pll_ref = (r_xtal >> 1);
	UINT32 pll_ref_2x = r_xtal;
	UINT64 vco_exact;
	UINT32 vco_frac;
	UINT32 con_frac;
	UINT8 div_num;
	UINT32 n_sdm;
	UINT16 sdm;
	UINT8 ni;
	UINT8 si;
	UINT8 nint;
	UINT8 tmp;
	UINT8 data[5];

#ifdef _R820T2DEBUG_
	//  freq = 106800000;
	DebugPrint(4, "\r\nR820T2 set_pll %d r_xtal %d", freq, r_xtal);
#endif

	/* Calculate vco output divider
	  example:
	  freq = 106.800.000
	  div = 4
	  vco_exact = 3.417.600.000
	*/
	for (div_num = 0; div_num < 5; div_num++)
	{
		vco_exact = (uint64_t) ((uint64_t) freq << (div_num + 1));  // https://stackoverflow.com/questions/7401888/why-doesnt-left-bit-shift-for-32-bit-integers-work-as-expected-when-used
		if (vco_exact >= vco_min && vco_exact <= vco_max)
		{
			break;
		}
	}
#ifdef _R820T2DEBUG_
	UINT16 vco_e[4];
	UINT64 *pvco_e =(UINT64 *) &vco_e[0];
	*pvco_e = vco_exact;
	DebugPrint(4, "\r\nR820T2 vco_e %d %d %d %d", vco_e[3],vco_e[2],vco_e[1],vco_e[0] );
	DebugPrint(4, "\r\nR820T2 vco_exact %llu div %d", vco_exact, (int)div_num );
#endif

	uint8_t vco_fine_tune, vco_power_ref = 2;

	i2c_read_raw(data, sizeof(data));

	if (i2c_addr == R828D_ADDRESS)
		vco_power_ref = 1;

	vco_fine_tune = (data[4] & 0x30) >> 4;

	if (vco_fine_tune > vco_power_ref)
		div_num = div_num - 1;
	else if (vco_fine_tune < vco_power_ref)
		div_num = div_num + 1;

	/* Calculate the integer PLL feedback divider
      example:
	  freq = 106.800.000
	  vco_exact = 3.417.600.000
      nint = 93
      vco_frac = 25.600.000
      nint = 75
      ni = 18
      si = 3
	*/
	vco_exact = (UINT64) ((UINT64)freq << (div_num + 1));
	nint = (UINT8)((vco_exact + (pll_ref >> 16)) / pll_ref_2x);
	vco_frac = vco_exact - pll_ref_2x * nint;

	nint -=  13;
	ni = (nint >> 2);
	si = nint - (ni << 2);

#ifdef _R820T2DEBUG_
	DebugPrint(4, "\r\nR820T2 vco_exact %llu div %d", vco_exact, (int)div_num );
	DebugPrint(4, "\r\nR820T2 nint %d ni %d si %d", nint, ni, si);
#endif

	i2c_write_cache_mask( 0x10, 0x10, 0x10);  // REF /2?????
	/* Set the vco output divider */
	i2c_write_cache_mask(0x10, (UINT8)(div_num << 5), 0xe0);

	/* Set the PLL Feedback integer divider */
	tmp = (UINT8)(ni + (si << 6));
	i2c_write_reg(0x14, tmp);
#ifdef _R820T2DEBUG_
	DebugPrint(4,"\r\nR820T2 PLL Feedback integer divider = %d", tmp);
#endif
	sdm = 0;
	/* Update Fractional PLL */
	if (vco_frac == 0)
	{
#ifdef _R820T2DEBUG_
		DebugPrint(4, "\r\nR820T2  Disable frac pll");
#endif
		i2c_write_cache_mask(0x12, 0x08, 0x08);
	}
	else
	{
#ifdef _R820T2DEBUG_
		DebugPrint(4, "\r\nR820T2 Compute the Sigma-Delta Modulator");
#endif
	/* Compute the Sigma-Delta Modulator */
		vco_frac += pll_ref >> 16;
		sdm = 0;
		for (n_sdm = 0; n_sdm < 16; n_sdm++)
		{
			con_frac = (UINT32)((unsigned long long int)pll_ref >> n_sdm);
			if (vco_frac >= con_frac)
			{
				sdm |= (UINT16)((unsigned long long int)0x8000 >> n_sdm);
				vco_frac -= con_frac;
				if (vco_frac == 0)
					break;
			}
		}

#ifdef _R820T2DEBUG_
        DebugPrint(4, " \r\nfreg %d nint %d sdm %d", freq ,nint, sdm);
#endif

		/* Update Sigma-Delta Modulator */
		i2c_write_reg(0x15, (UINT8)(sdm & 0xff));
		i2c_write_reg(0x16, (UINT8)(sdm >> 8));
		/* Enable frac pll */
		i2c_write_cache_mask(0x12, 0x00, 0x08);

	}
	int i;
		for (i = 0; i < 2; i++)
		{
			CyU3PThreadSleep(10);
			/* Check if PLL has locked */
			i2c_read_raw(data, 3);
			if (data[2] & 0x40)
				break;

			if (!i) {
				/* Didn't lock. Increase VCO current */
	#ifdef _R820T2DEBUG_
			DebugPrint(4, "\r\nR820T2 increase VCO %d\n", i);
	#endif
				i2c_write_cache_mask(0x12, 0x60, 0xe0);
			}
		}

		if (data[2] & 0x40)
		{
	#ifdef _R820T2DEBUG_
			DebugPrint(4, "\r\nR820T2 Pll set reg2 = %x\n", data[2]);
	#endif
			return;
		}
	#ifdef _R820T2DEBUG_
			DebugPrint(4, "\r\nR820T2 Pll has lock at frequency %d kHz\n", freq);
	#endif
		/* set pll autotune = 8kHz    ??? */
		i2c_write_cache_mask(0x1a, 0x08, 0x08);

		return;
}


void set_pll2(UINT32 freq)
{
	int i;
	unsigned sleep_time = 10000;
	uint64_t vco_freq;
	uint32_t vco_fra;	/* VCO contribution by SDM (kHz) */
	uint32_t vco_min = 1770000;
	uint32_t vco_max = vco_min * 2;
	uint32_t freq_khz, pll_ref, pll_ref_khz;
	uint16_t n_sdm = 2;
	uint16_t sdm = 0;
	uint8_t mix_div = 2;
	uint8_t div_buf = 0;
	uint8_t div_num = 0;
	uint8_t vco_power_ref = 2;
	uint8_t refdiv2 = 0;
	uint8_t ni, si, nint, vco_fine_tune, val;
	uint8_t data[5];

	/* Frequency in kHz */
	freq_khz = (freq + 500) / 1000;
	pll_ref = r_xtal;
	pll_ref_khz = (r_xtal + 500) / 1000;

	i2c_write_cache_mask(0x10, refdiv2, 0x10);

	/* set pll autotune = 128kHz */
	i2c_write_cache_mask(0x1a, 0x00, 0x0c);

	/* set VCO current = 100 */
	i2c_write_cache_mask(0x12, 0x80, 0xe0);

	/* Calculate divider */
	while (mix_div <= 64) {
		if (((freq_khz * mix_div) >= vco_min) &&
		   ((freq_khz * mix_div) < vco_max)) {
			div_buf = mix_div;
			while (div_buf > 2) {
				div_buf = div_buf >> 1;
				div_num++;
			}
			break;
		}
		mix_div = mix_div << 1;
	}

	i2c_read_raw(data, sizeof(data));

	if (i2c_addr == R828D_ADDRESS)
		vco_power_ref = 1;

	vco_fine_tune = (data[4] & 0x30) >> 4;

	if (vco_fine_tune > vco_power_ref)
		div_num = div_num - 1;
	else if (vco_fine_tune < vco_power_ref)
		div_num = div_num + 1;

	i2c_write_cache_mask(0x10, div_num << 5, 0xe0);

	vco_freq = (uint64_t)freq * (uint64_t)mix_div;
	nint = vco_freq / (2 * pll_ref);
	vco_fra = (vco_freq - 2 * pll_ref * nint) / 1000;

	if (nint > ((128 / vco_power_ref) - 1)) {
		return;
	}

	ni = (nint - 13) / 4;
	si = nint - 4 * ni - 13;

	i2c_write_reg(0x14, ni + (si << 6));

	/* pw_sdm */
	if (!vco_fra)
		val = 0x08;
	else
		val = 0x00;

	i2c_write_cache_mask(0x12, val, 0x08);

	/* sdm calculator */
	while (vco_fra > 1) {
		if (vco_fra > (2 * pll_ref_khz / n_sdm)) {
			sdm = sdm + 32768 / (n_sdm / 2);
			vco_fra = vco_fra - 2 * pll_ref_khz / n_sdm;
			if (n_sdm >= 0x8000)
				break;
		}
		n_sdm <<= 1;
	}

	i2c_write_reg(0x16, sdm >> 8);

	i2c_write_reg(0x15, sdm & 0xff);

	for (i = 0; i < 2; i++)
	{
		CyU3PThreadSleep(1);
		/* Check if PLL has locked */
		i2c_read_raw(data, 3);
		if (data[2] & 0x40)
			break;

		if (!i) {
			/* Didn't lock. Increase VCO current */
			i2c_write_cache_mask(0x12, 0x60, 0xe0);
		}
	}

	if (data[2] & 0x40)
	{
#ifdef _R820T2DEBUG_
		DebugPrint(4, "\r\nR820T2 Pll set reg2 = %x, no lock\n", data[2]);
#endif
		return;
	}
#ifdef _R820T2DEBUG_
		DebugPrint(4, "\r\nR820T2 Pll has lock at frequency %d kHz\n", freq);
#endif
	/* set pll autotune = 8kHz    ??? */
	i2c_write_cache_mask(0x1a, 0x08, 0x08);

	return;
}



/*
 * Update Tracking Filter and LO to frequency
 */
void set_freq(UINT32 freq)
{
  UINT32 lo_freq = freq + r_ifreq;
#ifdef _R820T2DEBUG_
		DebugPrint(4,(char *) "\r\nR820T2 set_freq %d Hz",lo_freq );
#endif
  set_tf(freq);
  set_pll(lo_freq);
  
  if (i2c_addr == R828D_ADDRESS)
  {
    // switch the line
    uint8_t air_cable_in = (freq > 345L*1000*1000) ? 0x00 : 0x60;
    i2c_write_cache_mask(0x05, 0x60, 0x60);
  }

  r_freq = freq;
}


void set_all_gains(UINT8 gain_index)
{
  m_gain_index = gain_index;
  uint8_t lna, mix, vga;
  lna = lna_gains [ gain_index ];
  mix = mixer_gains [ gain_index ];
  vga =  vga_gains [ gain_index ];
  totalgain = total_gain[ gain_index ];
  vga = 9;
  set_lna_gain(lna);
  set_mixer_gain(mix);
  set_vga_gain(vga);
  DebugPrint(4, "\r\nset_all_gains %d",gain_index);
}


/*
 * Update LNA Gain
 */
void set_lna_gain(UINT8 gain_index)
{
  if (m_lnagain_index != gain_index)
  {
      i2c_write_cache_mask(0x05, gain_index, 0x0f);
      m_lnagain_index = gain_index;
  }
}

/*
 * Update Mixer Gain
 */
void set_mixer_gain(UINT8 gain_index)
{
  if (m_mixergain_index != gain_index)
  {
      i2c_write_cache_mask(0x07, gain_index, 0x0f);
      m_mixergain_index = gain_index;
  }
}

/*
 * Update VGA Gain
 */
void set_vga_gain(UINT8 gain_index)
{
  if (m_vgagain_index != gain_index)
  {
      i2c_write_cache_mask(0x0c, gain_index, 0x0f);
      m_vgagain_index = gain_index;
  }
}

/*
 * Enable/Disable LNA AGC (not used)
 */
void set_lna_agc(UINT8 value)
{
  value = value != 0 ? 0x00 : 0x10;
  i2c_write_cache_mask(0x05, value, 0x10);
}

/*
 * Enable/Disable Mixer AGC (not used)
 */
void set_mixer_agc(UINT8 value)
{
  value = value != 0 ? 0x10 : 0x00;
  i2c_write_cache_mask(0x07, value, 0x10);
}





/*
 * Calibrate
 * "inspired by Mauro Carvalho Chehab calibration technique"
 * https://stuff.mit.edu/afs/sipb/contrib/linux/drivers/media/tuners/r820t.c
 *
 */
int calibrate(void)
{
	int i, cal_code;

	for (i = 0; i < 5; i++) // 5 try
	{
		// Set filt_cap
		i2c_write_cache_mask(0x0b, 0x08, 0x60);
		// set cali clk =on
		i2c_write_cache_mask(0x0f, 0x04, 0x04);
		// X'tal cap 0pF for PLL
		i2c_write_cache_mask(0x10, 0x00, 0x03);
		// freq used for calibration
		set_pll(CALIBRATION_LO);
		// Start Trigger
		i2c_write_cache_mask(0x0b, 0x10, 0x10);
		//	Sleep 2ms
		CyU3PThreadSleep(2);
		// Stop Trigger
		i2c_write_cache_mask(0x0b, 0x00, 0x10);
		/* set cali clk =off */
		i2c_write_cache_mask(0x0f, 0x00, 0x04);
		/* Check if calibration worked */
		cal_code = i2c_read_reg_uncached(0x04) & 0x0f;
		if (cal_code && cal_code != 0x0f)
		{
			return 0;
		}
	}

	DbgPrintf("Calibration failed!\n");
	
	return -1;
}

/*
 * Initialize the R820T2
 */
ReturnStatus_t rt820init(void)
{
	r_xtal  = R820T2_FREQ;  // reference frequency
	r_ifreq = R820T2_IF_CARRIER;  // IF offset
	ReturnStatus_t r = 0xffff;
	memcpy(r820t_regs, r82xx_init_array, R820T2_NUM_REGS);
    r = i2c_write(R820T2_WRITE_START,(UINT8 *) &r82xx_init_array[R820T2_WRITE_START], R820T2_NUM_REGS - R820T2_WRITE_START);
    if (r != 0) return r;

    /* Calibrate */
    r = calibrate();
    if (r != 0) return r;
    /* set freq after calibrate */

    r_freq = 101800000; // FM Radio5 in Turin (any value)
    set_freq(r_freq);
    set_all_gains(0x10);
    return r;
}

void rt820shutdown(void)
{
  UINT8 val = 0;
  i2c_write(0x05, &val, 1);
  i2c_write(0x06, &val, 1);
  i2c_write(0x07, &val, 1);
  i2c_write(0x08, &val, 1);
  i2c_write(0x09, &val, 1);
  i2c_write(0x0a, &val, 1);
  i2c_write(0x0b, &val, 1);
  i2c_write(0x0c, &val, 1);
  i2c_write(0x11, &val, 1);
  i2c_write(0x17, &val, 1);
  i2c_write(0x19, &val, 1);
}

uint8_t rt820detect(void)
{
  uint8_t identity;
  // detect the hardware
  if (I2cTransfer( 0 , R820T2_ADDRESS, 1, &identity, true) == CY_U3P_SUCCESS) {
    i2c_addr = R820T2_ADDRESS;
  }
	else if (I2cTransfer ( 0 , R828D_ADDRESS, 1, &identity, true) == CY_U3P_SUCCESS) {
    i2c_addr = R828D_ADDRESS;
  }
  else
    i2c_addr = 0;

  return i2c_addr;
}