/*

Xilinx Vivado v2019.2 (64-bit) [Major: 2019, Minor: 2]
SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019

Process ID (PID): 3894124
License: Customer

Current time: 	Sat Dec 23 16:23:47 UTC 2023
Time zone: 	Coordinated Universal Time (Etc/UTC)

OS: Ubuntu
OS Version: 5.15.0-88-generic
OS Architecture: amd64
Available processors (cores): 48

Display: :4
Screen size: 1920x1200
Screen resolution (DPI): 114
Available screens: 1
Available disk space: 793 GB
Default font: family=Dialog,name=Dialog,style=plain,size=14

Java version: 	9.0.4 64-bit
Java home: 	/cad/xilinx/Vivado/2019.2/tps/lnx64/jre9.0.4
Java executable location: 	/cad/xilinx/Vivado/2019.2/tps/lnx64/jre9.0.4/bin/java
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	azafeer
User home directory: /home/azafeer
User working directory: /home/azafeer/Desktop/test/pulp-master/fpga/pulp
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: /cad/xilinx/Vivado
HDI_APPROOT: /cad/xilinx/Vivado/2019.2
RDI_DATADIR: /cad/xilinx/Vivado/2019.2/data
RDI_BINDIR: /cad/xilinx/Vivado/2019.2/bin

Vivado preferences file location: /home/azafeer/.Xilinx/Vivado/2019.2/vivado.xml
Vivado preferences directory: /home/azafeer/.Xilinx/Vivado/2019.2/
Vivado layouts directory: /home/azafeer/.Xilinx/Vivado/2019.2/layouts
PlanAhead jar file location: 	/cad/xilinx/Vivado/2019.2/lib/classes/planAhead.jar
Vivado log file location: 	/home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado.log
Vivado journal file location: 	/home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado.jou
Engine tmp dir: 	./.Xil/Vivado-3894124-compute

Xilinx Environment Variables
----------------------------
XILINX: /cad/xilinx/Vivado/2019.2/ids_lite/ISE
XILINXD_LICENSE_FILE: 2100@compute.eees.dei.unibo.it
XILINX_DSP: /cad/xilinx/Vivado/2019.2/ids_lite/ISE
XILINX_PLANAHEAD: /cad/xilinx/Vivado/2019.2
XILINX_SDK: /cad/xilinx/Vitis/2019.2
XILINX_SDX: /cad/xilinx/SDx/2019.2
XILINX_VITIS: /cad/xilinx/Vitis/2019.2
XILINX_VIVADO: /cad/xilinx/Vivado/2019.2
XILINX_VIVADO_HLS: /cad/xilinx/Vivado/2019.2


GUI allocated memory:	200 MB
GUI max memory:		3,072 MB
Engine allocated memory: 1,067 MB

Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// HMemoryUtils.trashcanNow. Engine heap size: 1,040 MB. GUI used memory: 50 MB. Current time: 12/23/23, 4:23:49 PM UTC
selectList(PAResourceQtoS.SyntheticaGettingStartedView_RECENT_PROJECTS, "/home/azafeer/Desktop/test/reg_sim/reg_sim.xpr", 0); // r (O, cr)
// [GUI Memory]: 108 MB (+110458kb) [00:01:14]
// [Engine Memory]: 1,053 MB (+952465kb) [00:01:14]
// bB (cr):  Open Project : addNotify
// Opening Vivado Project: /home/azafeer/Desktop/test/reg_sim/reg_sim.xpr. Version: Vivado v2019.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project /home/azafeer/Desktop/test/reg_sim/reg_sim.xpr 
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: open_project /home/azafeer/Desktop/test/reg_sim/reg_sim.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// HMemoryUtils.trashcanNow. Engine heap size: 1,160 MB. GUI used memory: 51 MB. Current time: 12/23/23, 4:24:59 PM UTC
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// TclEventType: PROJECT_NEW
// [Engine Memory]: 1,172 MB (+70188kb) [00:01:28]
// [Engine Memory]: 1,242 MB (+11480kb) [00:01:29]
// WARNING: HEventQueue.dispatchEvent() is taking  4169 ms.
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/Vivado/2019.2/data/ip'. 
// Project name: reg_sim; location: /home/azafeer/Desktop/test/reg_sim; part: xczu9eg-ffvb1156-2-e
// Tcl Message: open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 6782.086 ; gain = 191.895 ; free physical = 6123 ; free virtual = 83504 
// Elapsed time: 17 seconds
dismissDialog("Open Project"); // bB (cr)
// [GUI Memory]: 116 MB (+3481kb) [00:01:33]
// Tcl Message: update_compile_order -fileset sources_1 
// HMemoryUtils.trashcanNow. Engine heap size: 1,281 MB. GUI used memory: 58 MB. Current time: 12/23/23, 4:25:14 PM UTC
// Elapsed time: 184 seconds
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 15); // u (O, cr)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 15); // u (O, cr)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design, Schematic]", 26, false); // u (O, cr)
// bB (cr):  Open Synthesized Design : addNotify
// Tcl Message: open_run synth_1 -name synth_1 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xczu9eg-ffvb1156-2-e 
// HMemoryUtils.trashcanNow. Engine heap size: 1,335 MB. GUI used memory: 58 MB. Current time: 12/23/23, 4:28:24 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 2,069 MB. GUI used memory: 58 MB. Current time: 12/23/23, 4:28:39 PM UTC
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 2,125 MB. GUI used memory: 58 MB. Current time: 12/23/23, 4:29:07 PM UTC
// [Engine Memory]: 2,126 MB (+861528kb) [00:05:29]
// TclEventType: DESIGN_NEW
// Xgd.load filename: /cad/xilinx/Vivado/2019.2/data/parts/xilinx/zynquplus/devint/zynquplus/xczu9eg/xczu9eg.xgd; ZipEntry: xczu9eg_detail.xgd elapsed time: 1.2s
// [GUI Memory]: 130 MB (+8428kb) [00:05:32]
// [Engine Memory]: 2,281 MB (+51708kb) [00:05:32]
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 1.7s
// [GUI Memory]: 177 MB (+41777kb) [00:05:33]
// Device: addNotify
// DeviceView Instantiated
// WARNING: HEventQueue.dispatchEvent() is taking  3437 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7598.164 ; gain = 0.000 ; free physical = 5558 ; free virtual = 82939 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2019.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Parsing XDC File [/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/constrs_1/new/clock_const.xdc] Finished Parsing XDC File [/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/constrs_1/new/clock_const.xdc] 
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7654.090 ; gain = 0.000 ; free physical = 5473 ; free virtual = 82854 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 37 instances were transformed.   IBUF => IBUF (IBUFCTRL, INBUF): 37 instances  
// ExpRunCommands.openSynthResults elapsed time: 57.7s
// Device view-level: 0.0
// Tcl Message: open_run: Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 7812.742 ; gain = 1001.211 ; free physical = 5262 ; free virtual = 82644 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// [GUI Memory]: 191 MB (+5427kb) [00:05:36]
// Elapsed time: 59 seconds
dismissDialog("Open Synthesized Design"); // bB (cr)
// HMemoryUtils.trashcanNow. Engine heap size: 2,402 MB. GUI used memory: 125 MB. Current time: 12/23/23, 4:29:30 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 2,617 MB. GUI used memory: 125 MB. Current time: 12/23/23, 4:29:50 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 2,678 MB. GUI used memory: 125 MB. Current time: 12/23/23, 4:30:09 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 2,845 MB. GUI used memory: 125 MB. Current time: 12/23/23, 4:30:25 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,642 MB. GUI used memory: 125 MB. Current time: 12/23/23, 4:30:40 PM UTC
// [Engine Memory]: 3,642 MB (+1307239kb) [00:07:02]
// RouteApi::initDelayMediator elapsed time: 99.3s
// RouteApi: Init Delay Mediator Swing Worker Finished
// [Engine Memory]: 3,870 MB (+47944kb) [00:07:29]
// HMemoryUtils.trashcanNow. Engine heap size: 3,872 MB. GUI used memory: 125 MB. Current time: 12/23/23, 5:00:40 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/23/23, 5:30:40 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/23/23, 6:00:40 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/23/23, 6:30:40 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/23/23, 7:00:40 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/23/23, 7:30:40 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/23/23, 8:00:40 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/23/23, 8:30:40 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/23/23, 9:00:40 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/23/23, 9:30:40 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/23/23, 10:00:40 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/23/23, 10:30:40 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/23/23, 11:00:40 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/23/23, 11:30:40 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 12:00:40 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 12:30:41 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 1:00:41 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 1:30:41 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 2:00:41 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 2:30:41 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 3:00:41 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 3:30:41 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 4:00:41 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 4:30:41 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 5:00:41 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 5:30:41 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 6:00:41 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 6:30:41 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 7:00:41 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 7:30:41 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 8:00:42 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 8:30:42 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 9:00:42 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 9:30:42 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 10:00:42 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 10:30:42 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 11:00:42 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 11:30:42 AM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 12:00:42 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 12:30:42 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 1:00:42 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 1:30:42 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 2:00:42 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 2:30:42 PM UTC
// HMemoryUtils.trashcanNow. Engine heap size: 3,873 MB. GUI used memory: 117 MB. Current time: 12/24/23, 3:00:42 PM UTC
// Elapsed time: 81120 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aL (aI, cr)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fifo_reg (registers.sv)]", 1); // B (F, cr)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fifo_reg (registers.sv)]", 1); // B (F, cr)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 2); // B (F, cr)
// PAPropertyPanels.initPanels (clock_const.xdc) elapsed time: 0.2s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, clock_const.xdc]", 4, false); // B (F, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, clock_const.xdc]", 4, false, false, false, false, false, true); // B (F, cr) - Double Click
selectCodeEditor("clock_const.xdc", 13, 8); // ch (w, cr)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 24 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cr)
// bB (cr):  Reloading : addNotify
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,876 MB. GUI used memory: 115 MB. Current time: 12/24/23, 3:01:51 PM UTC
// Engine heap size: 3,876 MB. GUI used memory: 115 MB. Current time: 12/24/23, 3:01:51 PM UTC
// WARNING: HEventQueue.dispatchEvent() is taking  2203 ms.
// Tcl Message: refresh_design 
// TclEventType: DEBUG_GRAPH_STALE
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,832 MB. GUI used memory: 59 MB. Current time: 12/24/23, 3:01:57 PM UTC
// Xgd.load filename: /cad/xilinx/Vivado/2019.2/data/parts/xilinx/zynquplus/devint/zynquplus/xczu9eg/xczu9eg.xgd; ZipEntry: xczu9eg_detail.xgd elapsed time: 0.9s
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 1.6s
// Device: addNotify
// DeviceView Instantiated
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3990 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Parsing XDC File [/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/constrs_1/new/clock_const.xdc] 
// Tcl Message: Finished Parsing XDC File [/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/constrs_1/new/clock_const.xdc] 
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 9330.715 ; gain = 10.004 ; free physical = 1507 ; free virtual = 81039 
// S (cr): Critical Messages: addNotify
// Elapsed time: 13 seconds
dismissDialog("Reloading"); // bB (cr)
// RouteApi::initDelayMediator elapsed time: 3.8s
// RouteApi: Init Delay Mediator Swing Worker Finished
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (S)
dismissDialog("Critical Messages"); // S (cr)
selectCodeEditor("clock_const.xdc", 262, 26); // ch (w, cr)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Command: 'rdi::info_commands {get*}'
// Tcl Command: 'rdi::info_commands {get_*}'
// Tcl Command: 'rdi::info_commands {get_p*}'
// Tcl Command: 'rdi::info_commands {get_pins*}'
// Tcl Command: 'rdi::info_commands {get_pins*}'
// Elapsed time: 10 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "get_pins", true); // aF (ac, cr)
// Tcl Command: 'get_pins'
// Tcl Command: 'get_pins'
// Tcl Message: get_pins 
// Elapsed time: 12 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cr)
// bB (cr):  Reloading : addNotify
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,937 MB. GUI used memory: 119 MB. Current time: 12/24/23, 3:02:35 PM UTC
// Engine heap size: 3,937 MB. GUI used memory: 119 MB. Current time: 12/24/23, 3:02:35 PM UTC
// WARNING: HEventQueue.dispatchEvent() is taking  2081 ms.
// Tcl Message: refresh_design 
// TclEventType: DEBUG_GRAPH_STALE
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,853 MB. GUI used memory: 61 MB. Current time: 12/24/23, 3:02:42 PM UTC
// Xgd.load filename: /cad/xilinx/Vivado/2019.2/data/parts/xilinx/zynquplus/devint/zynquplus/xczu9eg/xczu9eg.xgd; ZipEntry: xczu9eg_detail.xgd elapsed time: 1s
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 1.4s
// Device: addNotify
// DeviceView Instantiated
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3831 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Parsing XDC File [/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/constrs_1/new/clock_const.xdc] 
// Tcl Message: Finished Parsing XDC File [/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/constrs_1/new/clock_const.xdc] 
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 9330.715 ; gain = 0.000 ; free physical = 1521 ; free virtual = 81055 
// S (cr): Critical Messages: addNotify
// Elapsed time: 12 seconds
dismissDialog("Reloading"); // bB (cr)
// RouteApi::initDelayMediator elapsed time: 3.6s
// RouteApi: Init Delay Mediator Swing Worker Finished
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (S)
dismissDialog("Critical Messages"); // S (cr)
// HMemoryUtils.trashcanNow. Engine heap size: 3,957 MB. GUI used memory: 123 MB. Current time: 12/24/23, 3:03:03 PM UTC
// Elapsed time: 14 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1, 74); // dT (af, cr)
// Tcl Command: 'rdi::info_commands {get*}'
// Tcl Command: 'rdi::info_commands {get_*}'
// Elapsed time: 14 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "get_pins clk", true); // aF (ac, cr)
// Tcl Command: 'get_pins clk'
// Tcl Command: 'get_pins clk'
// Tcl Message: get_pins clk 
// Tcl Command: 'rdi::info_commands {get*}'
// Tcl Command: 'rdi::info_commands {get_*}'
// Tcl Command: 'rdi::info_commands {get_p*}'
// Tcl Command: 'rdi::match_options {get_pins} {}'
// Tcl Command: 'rdi::match_options {get_pins} {o}'
// Tcl Command: 'rdi::match_options {get_pins} {of}'
// Elapsed time: 41 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "get_pins -of_objects clk", true); // aF (ac, cr)
// Tcl Command: 'get_pins -of_objects clk'
// Tcl Command: 'get_pins -of_objects clk'
// Tcl Message: get_pins -of_objects clk 
// Tcl Message: ERROR: [Common 17-697] get_pins: option '-of_objects' requires explicit objects, e.g. -of_objects [get_cells lut2], implicit search for '-of_objects' using name or pattern is not supported. 
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, (String) null); // aF (ac, cr)
// Tcl Command: 'rdi::info_commands {get*}'
// Tcl Command: 'rdi::info_commands {get_*}'
// Tcl Command: 'rdi::info_commands {get_ce*}'
// Elapsed time: 75 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "get_cells clk", true); // aF (ac, cr)
// Tcl Command: 'get_cells clk'
// Tcl Command: 'get_cells clk'
// Tcl Message: get_cells clk 
// Tcl Command: 'rdi::info_commands {get*}'
// Tcl Command: 'rdi::info_commands {clk*}'
// Elapsed time: 311 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "clk", true); // aF (ac, cr)
// Tcl Command: 'clk'
// Tcl Command: 'clk'
// Tcl Message: clk 
// Tcl Message: invalid command name "clk" 
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[fifo_reg, Leaf Cells (156)]", 2); // bD (O, cr)
collapseTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[fifo_reg, Leaf Cells (156)]", 2); // bD (O, cr)
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[fifo_reg, Nets (321)]", 1); // bD (O, cr)
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[fifo_reg, ff_0 (ff_d__1)]", 74); // bD (O, cr)
expandTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[fifo_reg, ff_0 (ff_d__1), Nets (102)]", 75); // bD (O, cr)
// PAPropertyPanels.initPanels (clk) elapsed time: 0.4s
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[fifo_reg, ff_0 (ff_d__1), Nets (102), clk]", 80, false); // bD (O, cr)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Connectivity", 2); // i (c, cr)
// Elapsed time: 64 seconds
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Aliases", 4); // i (c, cr)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Cell Pins", 5); // i (c, cr)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design, Schematic]", 27, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 2); // i (h, cr)
// PAPropertyPanels.initPanels (clk) elapsed time: 0.2s
// Tcl Command: 'rdi::info_commands {get*}'
// Tcl Command: 'rdi::info_commands {get_*}'
// Tcl Command: 'rdi::info_commands {get_pins*}'
// Tcl Command: 'rdi::info_commands {get_pins*}'
// Elapsed time: 18 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "get_pins clk", true); // aF (ac, cr)
// Tcl Command: 'get_pins clk'
// Tcl Command: 'get_pins clk'
// Tcl Message: get_pins clk 
// Tcl Command: 'rdi::match_options {get_pins} {}'
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "get_pins -hierarchical clk", true); // aF (ac, cr)
// Tcl Command: 'get_pins -hierarchical clk'
// Tcl Command: 'get_pins -hierarchical clk'
// Tcl Message: get_pins -hierarchical clk 
// Tcl Command: 'rdi::match_options {get_pins} {}'
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "get_pins -hierarchical - clk", true); // aF (ac, cr)
// Tcl Command: 'rdi::match_options {get_pins} {leaf}'
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "get_pins -hierarchical -leaf clk", true); // aF (ac, cr)
// Tcl Command: 'get_pins -hierarchical -leaf clk'
// Tcl Command: 'get_pins -hierarchical -leaf clk'
// Tcl Message: get_pins -hierarchical -leaf clk 
// Tcl Message: ERROR: [Vivado 12-1821] Cannot specify '-leaf' without '-of_objects'. 
// Tcl Command: 'rdi::match_options {get_pins} {}'
// Elapsed time: 173 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "get_pins"); // aF (ac, cr)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // i (c, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "HOLD_SLACK ; needs timing update***", 3, "HOLD_SLACK", 0, false); // l (C, cr)
selectView(PAResourceOtoP.PAViews_TCL_OBJECT_VIEW, "Tcl Object View", 75, 75, 476, 235, false, false, false, true, false); // u (E, cr) - Popup Trigger
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "HOLD_SLACK ; needs timing update***", 3, "needs timing update***", 1, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "HOLD_SLACK ; needs timing update***", 3, "needs timing update***", 1, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IS_CLOCK ; false", 5, "false", 1, false); // l (C, cr)
selectView(PAResourceOtoP.PAViews_TCL_OBJECT_VIEW, "Tcl Object View", 75, 75, 476, 235, false, false, false, true, false); // u (E, cr) - Popup Trigger
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IS_CLOCK ; false", 5, "IS_CLOCK", 0, false); // l (C, cr)
// Tcl Command: 'rdi::info_commands {set*}'
// Tcl Command: 'rdi::info_commands {get*}'
// Tcl Command: 'rdi::info_commands {get_*}'
// Tcl Command: 'rdi::info_commands {get_p*}'
// Tcl Command: 'rdi::info_commands {get_pins*}'
// Tcl Command: 'rdi::match_options {get_pins} {}'
// Tcl Command: 'rdi::match_options {get_pins} {p}'
// Tcl Command: 'rdi::match_options {get_pins} {pf}'
// Tcl Command: 'rdi::match_options {get_pins} {}'
// Tcl Command: 'rdi::match_options {get_pins} {of}'
// Tcl Command: 'rdi::info_commands {get*}'
// Tcl Command: 'rdi::info_commands {get_*}'
// Tcl Command: 'rdi::info_commands {get_p*}'
// Tcl Command: 'rdi::info_commands {get_pins*}'
// Tcl Command: 'rdi::info_commands {get_pin*}'
// Tcl Command: 'rdi::info_commands {get*}'
// Tcl Command: 'rdi::info_commands {g*}'
// Tcl Command: 'rdi::info_commands {ff*}'
// Tcl Command: 'rdi::info_commands {ff_*}'
// Tcl Command: 'rdi::info_commands {ff_0*}'
// Elapsed time: 34 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "get_pins -of_objects [ff_0]", true); // aF (ac, cr)
// Tcl Command: 'get_pins -of_objects [ff_0]'
// Tcl Command: 'get_pins -of_objects [ff_0]'
// Tcl Message: get_pins -of_objects [ff_0] 
// Tcl Message: invalid command name "ff_0" 
// Elapsed time: 140 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, (String) null); // aF (ac, cr)
// Elapsed time: 100 seconds
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "LOGIC_VALUE ; needs timing update***", 18, "LOGIC_VALUE", 0, false); // l (C, cr)
// Tcl Command: 'rdi::info_commands {get*}'
// Tcl Command: 'rdi::info_commands {get_*}'
// Tcl Command: 'rdi::info_commands {get_p*}'
// Tcl Command: 'rdi::info_commands {get_pi*}'
// Tcl Command: 'rdi::info_commands {get_pins*}'
// Tcl Command: 'rdi::match_options {get_pins} {}'
// Tcl Command: 'rdi::match_options {get_pins} {of}'
// Tcl Command: 'rdi::info_commands {get*}'
// Tcl Command: 'rdi::info_commands {g*}'
// Tcl Command: 'rdi::info_commands {g*}'
// Tcl Command: 'rdi::match_options {get_pins} {of_o}'
// Tcl Command: 'rdi::match_options {get_pins} {of}'
// Tcl Command: 'rdi::match_options {get_pins} {}'
// Elapsed time: 37 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "get_pins -filter {REF_PIN_NAME =~ clk}", true); // aF (ac, cr)
// Tcl Command: 'get_pins -filter {REF_PIN_NAME =~ clk}'
// Tcl Command: 'get_pins -filter {REF_PIN_NAME =~ clk}'
// Tcl Message: get_pins -filter {REF_PIN_NAME =~ clk} 
// Tcl Message: ff_0/clk ff_1/clk ff_2/clk ff_3/clk 
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, (String) null); // aF (ac, cr)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "clock_const.xdc", 3); // i (h, cr)
selectCodeEditor("clock_const.xdc", 191, 19); // ch (w, cr)
typeControlKey((HResource) null, "clock_const.xdc", 'v'); // ch (w, cr)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cr)
// bB (cr):  Reloading : addNotify
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,968 MB. GUI used memory: 123 MB. Current time: 12/24/23, 3:21:30 PM UTC
// Engine heap size: 3,969 MB. GUI used memory: 124 MB. Current time: 12/24/23, 3:21:30 PM UTC
// WARNING: HEventQueue.dispatchEvent() is taking  1834 ms.
// Tcl Message: refresh_design 
// TclEventType: DEBUG_GRAPH_STALE
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,887 MB. GUI used memory: 64 MB. Current time: 12/24/23, 3:21:37 PM UTC
// Xgd.load filename: /cad/xilinx/Vivado/2019.2/data/parts/xilinx/zynquplus/devint/zynquplus/xczu9eg/xczu9eg.xgd; ZipEntry: xczu9eg_detail.xgd elapsed time: 1s
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 1.4s
// Device: addNotify
// DeviceView Instantiated
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3678 ms.
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Parsing XDC File [/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/constrs_1/new/clock_const.xdc] 
// Tcl Message: Finished Parsing XDC File [/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/constrs_1/new/clock_const.xdc] 
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 9376.684 ; gain = 16.008 ; free physical = 1433 ; free virtual = 80953 
// Elapsed time: 12 seconds
dismissDialog("Reloading"); // bB (cr)
// RouteApi::initDelayMediator elapsed time: 3.4s
// RouteApi: Init Delay Mediator Swing Worker Finished
// HMemoryUtils.trashcanNow. Engine heap size: 4,003 MB. GUI used memory: 125 MB. Current time: 12/24/23, 3:22:43 PM UTC
// Elapsed time: 65 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, cr)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL, "Run Post-Synthesis Functional Simulation"); // ai (ao, cr)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL
// TclEventType: FILE_SET_CHANGE
// e (cr):  Run Simulation : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation -mode post-synthesis -type functional 
// Tcl Message: Command: launch_simulation -mode post-synthesis -type functional 
// Tcl Message: xvlog --incr --relax -prj tb_fifo_reg_vlog.prj 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-2263] Analyzing Verilog file "/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim/tb_fifo_reg_func_synth.v" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module ff_d INFO: [VRFC 10-311] analyzing module ff_d__1 INFO: [VRFC 10-311] analyzing module ff_d__2 INFO: [VRFC 10-311] analyzing module ff_d__3 INFO: [VRFC 10-311] analyzing module fifo_reg INFO: [VRFC 10-311] analyzing module glbl 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design 
// Tcl Message: INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim' 
// Tcl Message: xelab -wto 05271b77e15d41cd8c532b4cdbcab925 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_fifo_reg_func_synth xil_defaultlib.tb_fifo_reg xil_defaultlib.glbl -log elaborate.log 
// Tcl Message: Built simulation snapshot tb_fifo_reg_func_synth 
// Tcl Message:  ****** Webtalk v2019.2 (64-bit)   **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019   **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019     ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.  source /home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim/xsim.dir/tb_fifo_reg_func_synth/webtalk/xsim_webtalk.tcl -notrace 
// TclEventType: LAUNCH_SIM
// TclEventType: LOAD_FEATURE
// Tcl Message: INFO: [Common 17-206] Exiting Webtalk at Sun Dec 24 15:22:56 2023... 
// Tcl Message: run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9376.684 ; gain = 0.000 ; free physical = 1387 ; free virtual = 80837 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_fifo_reg_func_synth -key {Post-Synthesis:sim_1:Functional:tb_fifo_reg} -tclbatch {tb_fifo_reg.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2019.2 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// WARNING: HEventQueue.dispatchEvent() is taking  1207 ms.
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Elapsed time: 12 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Tcl Message: source tb_fifo_reg.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,052 MB. GUI used memory: 132 MB. Current time: 12/24/23, 3:23:01 PM UTC
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: # run 1000ns 
// Tcl Message: $stop called at time : 58 ps : File "/home/azafeer/Desktop/test/FIFO/FIFO.srcs/sim_1/new/tb_fifo_reg.sv" Line 121 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_reg_func_synth' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 9795.660 ; gain = 418.977 ; free physical = 1309 ; free virtual = 80758 
// 'd' command handler elapsed time: 14 seconds
dismissDialog("Run Simulation"); // e (cr)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1", 1); // i (h, cr)
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "dut ; fifo_reg ; Verilog Module", 1, "dut", 0, true); // c (c, cr) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "dut ; fifo_reg ; Verilog Module", 1, "dut", 0, true); // c (c, cr) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "ff_0 ; ff_d__1 ; Verilog Module", 2, "ff_0", 0, false); // c (c, cr)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "clk ; 0 ; Logic", 1, "clk", 0, false); // c (c, cr)
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "clk ; 0 ; Logic", 1, "clk", 0, false, false, false, false, true, false); // c (c, cr) - Popup Trigger
selectMenuItem((HResource) null, "Add to Wave Window"); // ai (ao, cr)
// Tcl Command: 'current_wave_config {Untitled 1}'
// Tcl Message: current_wave_config {Untitled 1} 
// Tcl Message: Untitled 1 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// [Engine Memory]: 4,078 MB (+15366kb) [22:59:31]
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// Tcl Message: add_wave {{/tb_fifo_reg/dut/ff_0/clk}}  
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "tb_fifo_reg ; tb_fifo_reg ; Verilog Module", 0, "tb_fifo_reg", 0, true); // c (c, cr) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "dut ; fifo_reg ; Verilog Module", 1, "fifo_reg", 1, true); // c (c, cr) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "clk_i_IBUF ; 1 ; Logic", 3, "clk_i_IBUF", 0, false); // c (c, cr)
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "clk_i_IBUF ; 1 ; Logic", 3, "clk_i_IBUF", 0, false, false, false, false, true, false); // c (c, cr) - Popup Trigger
selectMenuItem((HResource) null, "Add to Wave Window"); // ai (ao, cr)
// Tcl Command: 'current_wave_config {Untitled 1}'
// Tcl Message: current_wave_config {Untitled 1} 
// Tcl Message: Untitled 1 
// TclEventType: WAVEFORM_MODEL_EVENT
// [Engine Memory]: 4,407 MB (+130805kb) [22:59:37]
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// Tcl Message: add_wave {{/tb_fifo_reg/dut/clk_i_IBUF}}  
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "clk_i_IBUF_BUFG ; 0 ; Logic", 4, "clk_i_IBUF_BUFG", 0, false); // c (c, cr)
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "clk_i_IBUF_BUFG ; 0 ; Logic", 4, "clk_i_IBUF_BUFG", 0, false, false, false, false, true, false); // c (c, cr) - Popup Trigger
selectMenuItem((HResource) null, "Add to Wave Window"); // ai (ao, cr)
// Tcl Command: 'current_wave_config {Untitled 1}'
// Tcl Message: current_wave_config {Untitled 1} 
// Tcl Message: Untitled 1 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// Tcl Message: add_wave {{/tb_fifo_reg/dut/clk_i_IBUF_BUFG}}  
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RESTART, "simulation_live_restart"); // E (f, cr)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RESTART
// bB (cr):  Restart : addNotify
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// Tcl Message: restart 
// Tcl Message: INFO: [Simtcl 6-17] Simulation restarted 
dismissDialog("Restart"); // bB (cr)
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN_ALL, "simulation_live_run_all"); // E (f, cr)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN_ALL
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 4,080 MB. GUI used memory: 165 MB. Current time: 12/24/23, 3:23:20 PM UTC
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// Tcl Message: run all 
// Tcl Message: $stop called at time : 58 ps : File "/home/azafeer/Desktop/test/FIFO/FIFO.srcs/sim_1/new/tb_fifo_reg.sv" Line 121 
// Elapsed time: 211 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 13, true); // u (O, cr) - Node
// Run Command: PAResourceCommand.PACommandNames_SHOW_NETLIST_DESIGN
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 14, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// bB (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: DESIGN_STALE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cr): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bB (cr):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (cr)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 24 
// Tcl Message: [Sun Dec 24 15:26:58 2023] Launched synth_1... Run output will be captured here: /home/azafeer/Desktop/test/reg_sim/reg_sim.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bB (cr)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// aj (cr): Synthesis Completed: addNotify
// Elapsed time: 327 seconds
selectRadioButton(PAResourceCommand.PACommandNames_GOTO_NETLIST_DESIGN, "Open Synthesized Design"); // a (Q, aj)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aj)
// Run Command: PAResourceCommand.PACommandNames_GOTO_NETLIST_DESIGN
// bB (cr):  Reloading design : addNotify
// TclEventType: DESIGN_CLOSE
// Waveform: addNotify
// Waveform: addNotify
// Waveform: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 4,073 MB. GUI used memory: 132 MB. Current time: 12/24/23, 3:32:29 PM UTC
// Engine heap size: 4,073 MB. GUI used memory: 133 MB. Current time: 12/24/23, 3:32:29 PM UTC
// WARNING: HEventQueue.dispatchEvent() is taking  2407 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: DESIGN_CLOSE
// Tcl Message: open_run synth_1 -name synth_1 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xczu9eg-ffvb1156-2-e 
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 4,008 MB. GUI used memory: 74 MB. Current time: 12/24/23, 3:32:36 PM UTC
// Xgd.load filename: /cad/xilinx/Vivado/2019.2/data/parts/xilinx/zynquplus/devint/zynquplus/xczu9eg/xczu9eg.xgd; ZipEntry: xczu9eg_detail.xgd elapsed time: 1.1s
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 1.4s
// Device: addNotify
// DeviceView Instantiated
// WARNING: HEventQueue.dispatchEvent() is taking  2534 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9816.672 ; gain = 0.000 ; free physical = 3331 ; free virtual = 81168 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2019.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Parsing XDC File [/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/constrs_1/new/clock_const.xdc] 
// Tcl Message: create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9816.672 ; gain = 0.000 ; free physical = 3278 ; free virtual = 81115 
// Tcl Message: Finished Parsing XDC File [/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/constrs_1/new/clock_const.xdc] 
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9816.672 ; gain = 0.000 ; free physical = 3278 ; free virtual = 81115 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 37 instances were transformed.   IBUF => IBUF (IBUFCTRL, INBUF): 37 instances  
// Device view-level: 0.0
// Tcl Message: open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 9816.672 ; gain = 0.000 ; free physical = 3184 ; free virtual = 81018 
// Elapsed time: 11 seconds
dismissDialog("Reloading design"); // bB (cr)
// RouteApi::initDelayMediator elapsed time: 3.6s
// RouteApi: Init Delay Mediator Swing Worker Finished
// Elapsed time: 215 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design, Schematic]", 27, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// [GUI Memory]: 202 MB (+1379kb) [23:12:40]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, cr)
// Waveform: addNotify
// Waveform: addNotify
// Waveform: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1262 ms.
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// HMemoryUtils.trashcanNow. Engine heap size: 4,204 MB. GUI used memory: 141 MB. Current time: 12/24/23, 3:36:23 PM UTC
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL, "Run Post-Synthesis Functional Simulation"); // ai (ao, cr)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_SYNTHESIS_FUNCTIONAL
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "Yes"); // JButton (A, G)
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_CLOSE_WCFG
// bB (cr):  Close : addNotify
selectButton("OptionPane.button", "Discard"); // JButton (A, G)
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// Tcl Message: close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9816.672 ; gain = 0.000 ; free physical = 2935 ; free virtual = 80776 
// e (cr):  Run Simulation : addNotify
// TclEventType: FILE_SET_CHANGE
dismissDialog("Close"); // bB (cr)
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation -mode post-synthesis -type functional 
// Tcl Message: Command: launch_simulation -mode post-synthesis -type functional 
// Tcl Message: xvlog --incr --relax -prj tb_fifo_reg_vlog.prj 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-2263] Analyzing Verilog file "/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim/tb_fifo_reg_func_synth.v" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module ff_d INFO: [VRFC 10-311] analyzing module ff_d__1 INFO: [VRFC 10-311] analyzing module ff_d__2 INFO: [VRFC 10-311] analyzing module ff_d__3 INFO: [VRFC 10-311] analyzing module fifo_reg INFO: [VRFC 10-311] analyzing module glbl 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim' 
// Tcl Message: xelab -wto 05271b77e15d41cd8c532b4cdbcab925 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_fifo_reg_func_synth xil_defaultlib.tb_fifo_reg xil_defaultlib.glbl -log elaborate.log 
// TclEventType: LAUNCH_SIM
// Tcl Message: Built simulation snapshot tb_fifo_reg_func_synth 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/func/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_fifo_reg_func_synth -key {Post-Synthesis:sim_1:Functional:tb_fifo_reg} -tclbatch {tb_fifo_reg.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2019.2 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,217 MB. GUI used memory: 152 MB. Current time: 12/24/23, 3:36:41 PM UTC
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source tb_fifo_reg.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: $stop called at time : 58 ps : File "/home/azafeer/Desktop/test/FIFO/FIFO.srcs/sim_1/new/tb_fifo_reg.sv" Line 121 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_reg_func_synth' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 9826.672 ; gain = 10.000 ; free physical = 2919 ; free virtual = 80762 
// 'd' command handler elapsed time: 17 seconds
dismissDialog("Run Simulation"); // e (cr)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// Elapsed time: 53 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 2", 2); // i (h, cr)
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "dut ; fifo_reg ; Verilog Module", 1, "dut", 0, true); // c (c, cr) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "clk_i_IBUF ; 1 ; Logic", 3, "clk_i_IBUF", 0, false); // c (c, cr)
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "clk_i_IBUF ; 1 ; Logic", 3, "clk_i_IBUF", 0, false, false, false, false, true, false); // c (c, cr) - Popup Trigger
selectMenuItem((HResource) null, "Add to Wave Window"); // ai (ao, cr)
// Tcl Command: 'current_wave_config {Untitled 2}'
// Tcl Message: current_wave_config {Untitled 2} 
// Tcl Message: Untitled 2 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "clk_i_IBUF_BUFG ; 0 ; Logic", 4, "clk_i_IBUF_BUFG", 0, false); // c (c, cr)
// Tcl Message: add_wave {{/tb_fifo_reg/dut/clk_i_IBUF}}  
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "clk_i_IBUF_BUFG ; 0 ; Logic", 4, "clk_i_IBUF_BUFG", 0, false, false, false, false, true, false); // c (c, cr) - Popup Trigger
selectMenuItem((HResource) null, "Add to Wave Window"); // ai (ao, cr)
// Tcl Command: 'current_wave_config {Untitled 2}'
// Tcl Message: current_wave_config {Untitled 2} 
// Tcl Message: Untitled 2 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// Tcl Message: add_wave {{/tb_fifo_reg/dut/clk_i_IBUF_BUFG}}  
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 4,201 MB. GUI used memory: 143 MB. Current time: 12/24/23, 4:06:43 PM UTC
// Elapsed time: 1759 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 352, 81); // dT (af, cr)
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RESTART, "simulation_live_restart"); // E (f, cr)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RESTART
// bB (cr):  Restart : addNotify
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: restart 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// Tcl Message: INFO: [Simtcl 6-17] Simulation restarted 
dismissDialog("Restart"); // bB (cr)
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN_ALL, "simulation_live_run_all"); // E (f, cr)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN_ALL
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 4,209 MB. GUI used memory: 200 MB. Current time: 12/24/23, 4:07:05 PM UTC
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run all 
// Tcl Message: $stop called at time : 58 ps : File "/home/azafeer/Desktop/test/FIFO/FIFO.srcs/sim_1/new/tb_fifo_reg.sv" Line 121 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// Elapsed time: 119 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 2*", 2); // i (h, cr)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,201 MB. GUI used memory: 142 MB. Current time: 12/24/23, 4:09:08 PM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,201 MB. GUI used memory: 142 MB. Current time: 12/24/23, 4:09:09 PM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,201 MB. GUI used memory: 142 MB. Current time: 12/24/23, 4:09:10 PM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,201 MB. GUI used memory: 142 MB. Current time: 12/24/23, 4:09:11 PM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,201 MB. GUI used memory: 142 MB. Current time: 12/24/23, 4:09:11 PM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,201 MB. GUI used memory: 142 MB. Current time: 12/24/23, 4:09:12 PM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 4,201 MB. GUI used memory: 142 MB. Current time: 12/24/23, 4:09:13 PM UTC
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design, Schematic]", 26, false); // u (O, cr)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 4); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1620 ms.
// PAPropertyPanels.initPanels (clk_i_IBUF_BUFG_inst (BUFGCE)) elapsed time: 0.3s
// PAPropertyPanels.initPanels (clk_i_IBUF_BUFG) elapsed time: 0.2s
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 9, true); // u (O, cr) - Node
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_TASK
// Waveform: addNotify
// Waveform: addNotify
// Waveform: addNotify
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "tb_fifo_reg ; tb_fifo_reg ; Verilog Module", 0, "tb_fifo_reg", 0, true); // c (c, cr) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "dut ; fifo_reg ; Verilog Module", 1, "dut", 0, true); // c (c, cr) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "counter[0:1] ; XX ; Array", 5, "counter[0:1]", 0, true); // c (c, cr) - Node
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "[0] ; X ; Logic", 6, "[0]", 0, false); // c (c, cr)
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "counter[0:1] ; XX ; Array", 5, "counter[0:1]", 0, true); // c (c, cr) - Node
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design, Schematic]", 26, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1557 ms.
// Elapsed time: 22 seconds
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // i (c, cr)
maximizeFrame(RDIResource.RDIViews_PROPERTIES, "Net Properties"); // aA (aL, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "CE_TYPE ; ASYNC", 0, "CE_TYPE", 0, false); // l (C, cr)
selectView(PAResourceOtoP.PAViews_TCL_OBJECT_VIEW, "Tcl Object View", 75, 75, 1592, 876, false, false, false, true, false); // u (E, cr) - Popup Trigger
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "CE_TYPE ; ASYNC", 0, "ASYNC", 1, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "CE_TYPE ; ASYNC", 0, "ASYNC", 1, false); // l (C, cr)
// [GUI Memory]: 212 MB (+130kb) [23:46:54]
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "CLASS ; cell", 1, "cell", 1, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "CE_TYPE ; ASYNC", 0, "ASYNC", 1, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "FILE_NAME ; /home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/sources_1/new/registers.sv", 2, "FILE_NAME", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IS_DEBUGGABLE ; true", 4, "IS_DEBUGGABLE", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IS_PRIMITIVE ; true", 7, "IS_PRIMITIVE", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IS_REUSED ; false", 8, "IS_REUSED", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IS_SEQUENTIAL ; true", 9, "IS_SEQUENTIAL", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "LINE_NUMBER ; 17", 10, "LINE_NUMBER", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "PRIMITIVE_COUNT ; 1", 12, "PRIMITIVE_COUNT", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "SIM_DEVICE ; ULTRASCALE_PLUS", 19, "SIM_DEVICE", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "STARTUP_SYNC ; FALSE", 20, "STARTUP_SYNC", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "STATUS ; UNPLACED", 21, "UNPLACED", 1, false); // l (C, cr)
expandTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "STATUS ; UNPLACED", 21); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "STATUS ; UNPLACED", 21, "UNPLACED", 1, false, false, false, false, false, true); // l (C, cr) - Double Click
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "STATUS ; UNPLACED", 21, "UNPLACED", 1, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "STARTUP_SYNC ; FALSE", 20, "FALSE", 1, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "STARTUP_SYNC ; FALSE", 20, "FALSE", 1, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "REUSE_STATUS ; ", 18, "REUSE_STATUS", 0, false); // l (C, cr)
// Tcl Message: set_property STARTUP_SYNC TRUE [get_cells clk_i_IBUF_BUFG_inst] 
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "REF_NAME ; BUFGCE", 17, "REF_NAME", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "PRIMITIVE_TYPE ; CLOCK.BUFFER.BUFGCE", 16, "PRIMITIVE_TYPE", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "PRIMITIVE_SUBGROUP ; BUFFER", 15, "PRIMITIVE_SUBGROUP", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "PRIMITIVE_LEVEL ; LEAF", 14, "PRIMITIVE_LEVEL", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "PRIMITIVE_GROUP ; CLOCK", 13, "PRIMITIVE_GROUP", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "PRIMITIVE_COUNT ; 1", 12, "PRIMITIVE_COUNT", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "NAME ; clk_i_IBUF_BUFG_inst", 11, "NAME", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IS_SEQUENTIAL ; true", 9, "IS_SEQUENTIAL", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IS_REUSED ; false", 8, "IS_REUSED", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IS_PRIMITIVE ; true", 7, "IS_PRIMITIVE", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IS_ORIG_CELL ; true", 6, "IS_ORIG_CELL", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IS_MATCHED ; true", 5, "IS_MATCHED", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IS_DEBUGGABLE ; true", 4, "IS_DEBUGGABLE", 0, false); // l (C, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IS_BLACKBOX ; false", 3, "IS_BLACKBOX", 0, false); // l (C, cr)
floatFrame(RDIResource.RDIViews_PROPERTIES, "Net Properties"); // aA (aL, cr)
// RDIResource.RDIViews_PROPERTIES: Cell Properties: float view
// Elapsed time: 13 seconds
maximizeFrame(RDIResource.RDIViews_PROPERTIES, "Cell Properties"); // aA (aL, aN)
dockFrame(RDIResource.RDIViews_PROPERTIES, "Cell Properties"); // aA (aL, aN)
maximizeFrame(RDIResource.RDIViews_PROPERTIES, "Cell Properties"); // aA (aL, aN)
// RDIResource.RDIViews_PROPERTIES: Cell Properties: dock view
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Nets", 2); // i (c, cr)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Cell Pins", 3); // i (c, cr)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "General", 0); // i (c, cr)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // i (c, cr)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 9, true); // u (O, cr) - Node
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_TASK
// Waveform: addNotify
// Waveform: addNotify
// Waveform: addNotify
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RESTART, "simulation_live_restart"); // E (f, cr)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RESTART
// bB (cr):  Restart : addNotify
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// Tcl Message: restart 
// Tcl Message: INFO: [Simtcl 6-17] Simulation restarted 
dismissDialog("Restart"); // bB (cr)
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN_ALL, "simulation_live_run_all"); // E (f, cr)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN_ALL
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run all 
// Tcl Message: $stop called at time : 58 ps : File "/home/azafeer/Desktop/test/FIFO/FIFO.srcs/sim_1/new/tb_fifo_reg.sv" Line 121 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, cr)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ai (ao, cr)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: FILE_SET_CHANGE
// al (cr): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_DONT_SAVE, "Don't Save"); // a (al)
// e (cr):  Run Simulation : addNotify
dismissDialog("Save Project"); // al (cr)
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/behav/xsim' 
// Tcl Message: INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_reg' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/behav/xsim' 
// Tcl Message: xvlog --incr --relax -prj tb_fifo_reg_vlog.prj 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/sources_1/new/registers.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module ff_d INFO: [VRFC 10-311] analyzing module fifo_reg INFO: [VRFC 10-2458] undeclared symbol flag, assumed default net type wire [/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/sources_1/new/registers.sv:49] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/azafeer/Desktop/test/FIFO/FIFO.srcs/sim_1/new/tb_fifo_reg.sv" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module tb_fifo_reg 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/behav/xsim' 
// Tcl Message: xelab -wto 05271b77e15d41cd8c532b4cdbcab925 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_reg_behav xil_defaultlib.tb_fifo_reg xil_defaultlib.glbl -log elaborate.log 
// Tcl Message:  ****** Webtalk v2019.2 (64-bit)   **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019   **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019     ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.  source /home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/behav/xsim/xsim.dir/tb_fifo_reg_behav/webtalk/xsim_webtalk.tcl -notrace 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [Common 17-206] Exiting Webtalk at Sun Dec 24 16:12:05 2023... 
// Tcl Message: run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9826.672 ; gain = 0.000 ; free physical = 3015 ; free virtual = 80916 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_fifo_reg_behav -key {Behavioral:sim_1:Functional:tb_fifo_reg} -tclbatch {tb_fifo_reg.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2019.2 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 4,259 MB. GUI used memory: 168 MB. Current time: 12/24/23, 4:12:08 PM UTC
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source tb_fifo_reg.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: $stop called at time : 58 ps : File "/home/azafeer/Desktop/test/FIFO/FIFO.srcs/sim_1/new/tb_fifo_reg.sv" Line 121 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_reg_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 9873.773 ; gain = 47.102 ; free physical = 3002 ; free virtual = 80903 
// 'd' command handler elapsed time: 12 seconds
// Elapsed time: 11 seconds
dismissDialog("Run Simulation"); // e (cr)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 3", 2); // i (h, cr)
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "dut ; fifo_reg ; Verilog Module", 1, "dut", 0, true); // c (c, cr) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "dut ; fifo_reg ; Verilog Module", 1, "dut", 0, true); // c (c, cr) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "ff_0 ; ff_d ; Verilog Module", 2, "ff_0", 0, false); // c (c, cr)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "clk ; 1 ; Logic", 0, "clk", 0, false); // c (c, cr)
// [GUI Memory]: 223 MB (+830kb) [23:48:48]
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "clk ; 1 ; Logic", 0, "clk", 0, false, false, false, false, true, false); // c (c, cr) - Popup Trigger
selectMenuItem((HResource) null, "Add to Wave Window"); // ai (ao, cr)
// Tcl Command: 'current_wave_config {Untitled 3}'
// Tcl Message: current_wave_config {Untitled 3} 
// Tcl Message: Untitled 3 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// Tcl Message: add_wave {{/tb_fifo_reg/dut/ff_0/clk}}  
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RESTART, "simulation_live_restart"); // E (f, cr)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RESTART
// bB (cr):  Restart : addNotify
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// Tcl Message: restart 
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// Tcl Message: INFO: [Simtcl 6-17] Simulation restarted 
dismissDialog("Restart"); // bB (cr)
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN_ALL, "simulation_live_run_all"); // E (f, cr)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN_ALL
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 4,255 MB. GUI used memory: 169 MB. Current time: 12/24/23, 4:12:32 PM UTC
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run all 
// Tcl Message: $stop called at time : 58 ps : File "/home/azafeer/Desktop/test/FIFO/FIFO.srcs/sim_1/new/tb_fifo_reg.sv" Line 121 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 3*", 2); // i (h, cr)
// Waveform: addNotify
// Waveform: addNotify
// Waveform: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1013 ms.
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Elapsed time: 527 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 2*", 2); // i (h, cr)
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "dut ; fifo_reg ; Verilog Module", 1, "dut", 0, true); // c (c, cr) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "dut ; fifo_reg ; Verilog Module", 1, "dut", 0, true); // c (c, cr) - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "ff_0 ; ff_d__1 ; Verilog Module", 2, "ff_0", 0, false); // c (c, cr)
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "q[31:0] ; XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX ; Array", 5, "q[31:0]", 0, true); // c (c, cr) - Node
// TclEventType: SIMULATION_CURRENT_SIMULATION
// Waveform: addNotify
// Waveform: addNotify
// Waveform: addNotify
// PAPropertyPanels.initPanels (Simulation Object: q) elapsed time: 1s
// WARNING: HEventQueue.dispatchEvent() is taking  1027 ms.
// Tcl Message: current_sim simulation_2 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design, Schematic]", 26, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1831 ms.
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
// Elapsed time: 18 seconds
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E (f, cr)
// Elapsed time: 102 seconds
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 409, 166, 1095, 591, false, false, false, true, false); // f (i, cr) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "Net Properties..."); // ai (ao, cr)
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // i (c, cr)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "ROUTE_STATUS ; UNPLACED", 13, "UNPLACED", 1, false); // l (C, cr)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Connectivity", 2); // i (c, cr)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // i (c, cr)
// Elapsed time: 205 seconds
selectButton(PAResourceItoN.NetlistSchematicView_SHOW_IO_PORTS_IN_THIS_SCHEMATIC, "71 I/O Ports"); // h (f, cr)
// PAPropertyPanels.initPanels (clk_i) elapsed time: 0.2s
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "clk_i ; IN ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ; N/A ;  ;  ;  ;  ;  ;  ; ", 1, "default (LVCMOS18)", 9); // m (O, cr)
editTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "default (LVCMOS18)", 1, "I/O Std", 9); // m (O, cr)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "clk_i ; IN ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ; N/A ;  ;  ;  ;  ;  ;  ; ", 1, (String) null, 12); // m (O, cr)
// Elapsed time: 14 seconds
selectButton(PAResourceItoN.NetlistSchematicView_SHOW_CELLS_IN_THIS_SCHEMATIC, "158 Cells"); // h (f, cr)
// [GUI Memory]: 238 MB (+3386kb) [24:05:42]
// Elapsed time: 116 seconds
selectTable(PAResourceItoN.InstanceTablePanel_INSTANCE_TABLE, "ff_0 ; ff_d__1 ; 68", 136, "ff_d__1", 1); // q (O, cr)
selectTable(PAResourceItoN.InstanceTablePanel_INSTANCE_TABLE, "ff_1 ; ff_d__2 ; 68", 137, "ff_1", 0); // q (O, cr)
selectTable(PAResourceItoN.InstanceTablePanel_INSTANCE_TABLE, "ff_2 ; ff_d__3 ; 68", 138, "ff_2", 0); // q (O, cr)
selectTable(PAResourceItoN.InstanceTablePanel_INSTANCE_TABLE, "ff_2 ; ff_d__3 ; 68", 138, "ff_2", 0); // q (O, cr)
selectTable(PAResourceItoN.InstanceTablePanel_INSTANCE_TABLE, "ff_3 ; ff_d ; 68", 139, "ff_3", 0); // q (O, cr)
// Elapsed time: 66 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 4); // i (h, cr)
// Elapsed time: 72 seconds
selectButton(PAResourceItoN.NetlistSchematicView_SHOW_CELLS_IN_THIS_SCHEMATIC, "158 Cells"); // h (f, cr)
selectButton(PAResourceItoN.NetlistSchematicView_SHOW_IO_PORTS_IN_THIS_SCHEMATIC, "71 I/O Ports"); // h (f, cr)
// Elapsed time: 16 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "clk_i ; IN ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ; N/A ;  ;  ;  ;  ;  ;  ; ", 1, "default (LVCMOS18)", 9); // m (O, cr)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD HSLVDCI_15 [get_ports [list clk_i]] 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 14, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// al (cr): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_DONT_SAVE, "Don't Save"); // a (al)
dismissDialog("Save Project"); // al (cr)
// bB (cr):  Resetting Runs : addNotify
selectButton("OptionPane.button", "OK"); // JButton (A, G)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: DESIGN_STALE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_MODIFY
// f (cr): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bB (cr):  Starting Design Runs : addNotify
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Launch Runs"); // f (cr)
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 24 
// Tcl Message: [Sun Dec 24 16:32:39 2023] Launched synth_1... Run output will be captured here: /home/azafeer/Desktop/test/reg_sim/reg_sim.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 5 seconds
dismissDialog("Starting Design Runs"); // bB (cr)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// aj (cr): Synthesis Completed: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 4,253 MB. GUI used memory: 174 MB. Current time: 12/24/23, 4:42:33 PM UTC
// Elapsed time: 668 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aj)
// Run Command: PAResourceCommand.PACommandNames_GOTO_NETLIST_DESIGN
// bB (cr):  Reloading design : addNotify
// TclEventType: DESIGN_CLOSE
// Waveform: addNotify
// Waveform: addNotify
// Waveform: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 4,253 MB. GUI used memory: 159 MB. Current time: 12/24/23, 4:43:50 PM UTC
// Engine heap size: 4,253 MB. GUI used memory: 160 MB. Current time: 12/24/23, 4:43:51 PM UTC
// WARNING: HEventQueue.dispatchEvent() is taking  2130 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: DESIGN_CLOSE
// Tcl Message: open_run synth_1 -name synth_1 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xczu9eg-ffvb1156-2-e 
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 4,130 MB. GUI used memory: 94 MB. Current time: 12/24/23, 4:43:58 PM UTC
// Xgd.load filename: /cad/xilinx/Vivado/2019.2/data/parts/xilinx/zynquplus/devint/zynquplus/xczu9eg/xczu9eg.xgd; ZipEntry: xczu9eg_detail.xgd elapsed time: 1s
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 1.6s
// Device: addNotify
// DeviceView Instantiated
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:01 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException: 3 (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
// WARNING: HEventQueue.dispatchEvent() is taking  2195 ms.
// TclEventType: CURR_DESIGN_SET
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:01 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException: 3 (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9873.773 ; gain = 0.000 ; free physical = 3427 ; free virtual = 81133 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2019.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Parsing XDC File [/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/constrs_1/new/clock_const.xdc] 
// Tcl Message: Finished Parsing XDC File [/home/azafeer/Desktop/test/reg_sim/reg_sim.srcs/constrs_1/new/clock_const.xdc] 
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9873.773 ; gain = 0.000 ; free physical = 3369 ; free virtual = 81076 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 37 instances were transformed.   IBUF => IBUF (IBUFCTRL, INBUF): 37 instances  
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:01 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:01 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:01 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:01 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:01 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:01 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:02 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:02 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
// Tcl Message: ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 3 (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug) 
// Tcl Message: open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 9873.773 ; gain = 0.000 ; free physical = 3375 ; free virtual = 81082 
// Tcl Message: ERROR: [Common 17-39] 'open_run' failed due to earlier errors. 
// Tcl Message: ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug) 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'open_run' failed due to earlier errors.  
// S (cr): Critical Messages: addNotify
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:02 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:02 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:02 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:02 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
// Elapsed time: 12 seconds
selectButton(RDIResource.HExceptionDialog_EXIT, "Exit"); // a (ah, ad)
// A (cr): Exit Vivado: addNotify
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:03 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:04 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:04 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:04 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:04 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
dismissDialog("Exit Vivado"); // A (cr)
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:04 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:04 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (S)
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:05 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:05 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:05 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
dismissDialog("Critical Messages"); // S (cr)
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:05 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
// RouteApi::initDelayMediator elapsed time: 3.6s
// RouteApi: Init Delay Mediator Swing Worker Finished
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:05 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:05 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:07 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:08 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:11 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:14 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:17 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:20 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:23 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:26 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:29 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:32 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:35 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:35 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:35 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:35 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:35 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:35 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:35 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:35 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:36 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:36 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:36 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:36 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:36 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:38 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:39 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:39 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:39 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:40 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:40 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:40 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:41 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:42 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:42 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:42 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:43 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:43 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:43 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2019.2 (64-bit)
# SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019
# Current time: Sun Dec 24 16:44:44 UTC 2023
# Process ID (PID): 3894124
# OS: Ubuntu
# User: azafeer
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
java.lang.ArrayIndexOutOfBoundsException (See /home/azafeer/Desktop/test/pulp-master/fpga/pulp/vivado_pid3894124.debug)
*/
