{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1434372468758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1434372468759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 09:47:48 2015 " "Processing started: Mon Jun 15 09:47:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1434372468759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1434372468759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1434372468759 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1434372469215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto-Structure " "Found design unit 1: projeto-Structure" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1434372469780 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto " "Found entity 1: projeto" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1434372469780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1434372469780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd-Behavior " "Found design unit 1: bcd-Behavior" {  } { { "bcd.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/bcd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1434372469787 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/bcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1434372469787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1434372469787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-LogicFunc " "Found design unit 1: fulladd-LogicFunc" {  } { { "fulladd.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/fulladd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1434372469793 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1434372469793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1434372469793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto " "Elaborating entity \"projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1434372469851 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stourou projeto.vhd(71) " "VHDL Process Statement warning at projeto.vhd(71): signal \"stourou\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1434372469854 "|projeto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salva projeto.vhd(95) " "VHDL Process Statement warning at projeto.vhd(95): signal \"salva\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1434372469854 "|projeto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salva projeto.vhd(96) " "VHDL Process Statement warning at projeto.vhd(96): signal \"salva\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1434372469854 "|projeto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salva projeto.vhd(97) " "VHDL Process Statement warning at projeto.vhd(97): signal \"salva\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1434372469855 "|projeto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salva projeto.vhd(98) " "VHDL Process Statement warning at projeto.vhd(98): signal \"salva\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1434372469855 "|projeto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salvaMOD projeto.vhd(99) " "VHDL Process Statement warning at projeto.vhd(99): signal \"salvaMOD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1434372469855 "|projeto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 projeto.vhd(133) " "VHDL Process Statement warning at projeto.vhd(133): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1434372469855 "|projeto"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "subousoma projeto.vhd(68) " "VHDL Process Statement warning at projeto.vhd(68): inferring latch(es) for signal or variable \"subousoma\", which holds its previous value in one or more paths through the process" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1434372469855 "|projeto"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux2 projeto.vhd(68) " "VHDL Process Statement warning at projeto.vhd(68): inferring latch(es) for signal or variable \"aux2\", which holds its previous value in one or more paths through the process" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1434372469855 "|projeto"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2\[0\] projeto.vhd(68) " "Inferred latch for \"aux2\[0\]\" at projeto.vhd(68)" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1434372469856 "|projeto"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2\[1\] projeto.vhd(68) " "Inferred latch for \"aux2\[1\]\" at projeto.vhd(68)" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1434372469856 "|projeto"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2\[2\] projeto.vhd(68) " "Inferred latch for \"aux2\[2\]\" at projeto.vhd(68)" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1434372469856 "|projeto"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2\[3\] projeto.vhd(68) " "Inferred latch for \"aux2\[3\]\" at projeto.vhd(68)" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1434372469857 "|projeto"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subousoma projeto.vhd(68) " "Inferred latch for \"subousoma\" at projeto.vhd(68)" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1434372469857 "|projeto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:stagex " "Elaborating entity \"bcd\" for hierarchy \"bcd:stagex\"" {  } { { "projeto.vhd" "stagex" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1434372469877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd fulladd:stage0 " "Elaborating entity \"fulladd\" for hierarchy \"fulladd:stage0\"" {  } { { "projeto.vhd" "stage0" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1434372469881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux2\[3\] " "Latch aux2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA subousoma " "Ports D and ENA on the latch are fed by the same signal subousoma" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1434372470553 ""}  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1434372470553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "subousoma " "Latch subousoma has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA somar " "Ports D and ENA on the latch are fed by the same signal somar" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1434372470553 ""}  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1434372470553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux2\[0\] " "Latch aux2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x0 " "Ports D and ENA on the latch are fed by the same signal x0" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1434372470554 ""}  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1434372470554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux2\[1\] " "Latch aux2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA z1 " "Ports D and ENA on the latch are fed by the same signal z1" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1434372470554 ""}  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1434372470554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux2\[2\] " "Latch aux2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA subousoma " "Ports D and ENA on the latch are fed by the same signal subousoma" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1434372470554 ""}  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1434372470554 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledmais VCC " "Pin \"ledmais\" is stuck at VCC" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1434372470635 "|projeto|ledmais"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaE\[4\] VCC " "Pin \"saidaE\[4\]\" is stuck at VCC" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1434372470635 "|projeto|saidaE[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaE\[5\] VCC " "Pin \"saidaE\[5\]\" is stuck at VCC" {  } { { "projeto.vhd" "" { Text "C:/Users/14089940/Desktop/proj2/projeto.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1434372470635 "|projeto|saidaE[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1434372470635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1434372470775 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1434372471111 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1434372471111 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1434372471205 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1434372471205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1434372471205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1434372471205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1434372471248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 15 09:47:51 2015 " "Processing ended: Mon Jun 15 09:47:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1434372471248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1434372471248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1434372471248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1434372471248 ""}
