

================================================================
== Vitis HLS Report for 'circular_shift_reg_Pipeline_WRITE'
================================================================
* Date:           Wed Jun  5 09:56:18 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m1
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE   |       10|       10|         3|          1|          1|     9|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      53|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      17|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      17|      98|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln70_1_fu_153_p2       |         +|   0|  0|  12|           4|           4|
    |i_fu_125_p2                |         +|   0|  0|  12|           4|           1|
    |sub_ln70_fu_135_p2         |         -|   0|  0|  12|           5|           5|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_119_p2        |      icmp|   0|  0|   9|           4|           4|
    |select_ln43_fu_159_p3      |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  53|          20|          21|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_V_1  |   9|          2|    4|          8|
    |gmem_blk_n_W              |   9|          2|    1|          2|
    |idx_V_fu_68               |   9|          2|    4|          8|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  45|         10|   11|         22|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |idx_V_fu_68                       |  4|   0|    4|          0|
    |regs_mem_V_load_reg_198           |  8|   0|    8|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 17|   0|   17|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  circular_shift_reg_Pipeline_WRITE|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  circular_shift_reg_Pipeline_WRITE|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  circular_shift_reg_Pipeline_WRITE|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  circular_shift_reg_Pipeline_WRITE|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  circular_shift_reg_Pipeline_WRITE|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  circular_shift_reg_Pipeline_WRITE|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WDATA     |  out|    8|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RDATA     |   in|    8|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|   11|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                               gmem|       pointer|
|dout                 |   in|   64|     ap_none|                               dout|        scalar|
|add_ln70             |   in|    5|     ap_none|                           add_ln70|        scalar|
|regs_mem_V_address0  |  out|    4|   ap_memory|                         regs_mem_V|         array|
|regs_mem_V_ce0       |  out|    1|   ap_memory|                         regs_mem_V|         array|
|regs_mem_V_q0        |   in|    8|   ap_memory|                         regs_mem_V|         array|
+---------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx_V = alloca i32 1"   --->   Operation 6 'alloca' 'idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %regs_mem_V, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_ln70_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %add_ln70"   --->   Operation 9 'read' 'add_ln70_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%dout_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dout"   --->   Operation 10 'read' 'dout_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %idx_V"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%idx_V_1 = load i4 %idx_V" [../src/shift_reg.cpp:13]   --->   Operation 13 'load' 'idx_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %dout_read" [../src/shift_reg.cpp:13]   --->   Operation 15 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.72ns)   --->   "%icmp_ln13 = icmp_eq  i4 %idx_V_1, i4 9" [../src/shift_reg.cpp:13]   --->   Operation 16 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%i = add i4 %idx_V_1, i4 1" [../src/shift_reg.cpp:13]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit.split, void %.exitStub" [../src/shift_reg.cpp:13]   --->   Operation 19 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %idx_V_1"   --->   Operation 20 'zext' 'zext_ln70' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%sub_ln70 = sub i5 %add_ln70_read, i5 %zext_ln70"   --->   Operation 21 'sub' 'sub_ln70' <Predicate = (!icmp_ln13)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln1072 = trunc i5 %sub_ln70"   --->   Operation 22 'trunc' 'trunc_ln1072' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %sub_ln70, i32 4"   --->   Operation 23 'bitselect' 'tmp' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%add_ln70_1 = add i4 %trunc_ln1072, i4 9"   --->   Operation 24 'add' 'add_ln70_1' <Predicate = (!icmp_ln13)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.39ns)   --->   "%select_ln43 = select i1 %tmp, i4 %add_ln70_1, i4 %trunc_ln1072" [../src/./circular_shift.h:43]   --->   Operation 25 'select' 'select_ln43' <Predicate = (!icmp_ln13)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i4 %select_ln43"   --->   Operation 26 'zext' 'zext_ln587' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%regs_mem_V_addr = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587" [../src/./circular_shift.h:44]   --->   Operation 27 'getelementptr' 'regs_mem_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%regs_mem_V_load = load i4 %regs_mem_V_addr" [../src/./circular_shift.h:44]   --->   Operation 28 'load' 'regs_mem_V_load' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln13 = store i4 %i, i4 %idx_V" [../src/shift_reg.cpp:13]   --->   Operation 29 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 30 [1/2] (1.23ns)   --->   "%regs_mem_V_load = load i4 %regs_mem_V_addr" [../src/./circular_shift.h:44]   --->   Operation 30 'load' 'regs_mem_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 31 'specpipeline' 'specpipeline_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11"   --->   Operation 32 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (7.30ns)   --->   "%write_ln16 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem_addr, i8 %regs_mem_V_load, i1 1" [../src/shift_reg.cpp:16]   --->   Operation 33 'write' 'write_ln16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln70]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regs_mem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx_V              (alloca           ) [ 0100]
specmemcore_ln0    (specmemcore      ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
add_ln70_read      (read             ) [ 0000]
dout_read          (read             ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
idx_V_1            (load             ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
gmem_addr          (getelementptr    ) [ 0111]
icmp_ln13          (icmp             ) [ 0110]
empty              (speclooptripcount) [ 0000]
i                  (add              ) [ 0000]
br_ln13            (br               ) [ 0000]
zext_ln70          (zext             ) [ 0000]
sub_ln70           (sub              ) [ 0000]
trunc_ln1072       (trunc            ) [ 0000]
tmp                (bitselect        ) [ 0000]
add_ln70_1         (add              ) [ 0000]
select_ln43        (select           ) [ 0000]
zext_ln587         (zext             ) [ 0000]
regs_mem_V_addr    (getelementptr    ) [ 0110]
store_ln13         (store            ) [ 0000]
regs_mem_V_load    (load             ) [ 0101]
specpipeline_ln321 (specpipeline     ) [ 0000]
specloopname_ln321 (specloopname     ) [ 0000]
write_ln16         (write            ) [ 0000]
br_ln0             (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dout">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln70">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln70"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="regs_mem_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_mem_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="idx_V_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="add_ln70_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="0" index="1" bw="5" slack="0"/>
<pin id="75" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln70_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="dout_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dout_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln16_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="2"/>
<pin id="87" dir="0" index="2" bw="8" slack="1"/>
<pin id="88" dir="0" index="3" bw="1" slack="0"/>
<pin id="89" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln16/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="regs_mem_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regs_mem_V_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regs_mem_V_load/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="4" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="idx_V_1_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_V_1/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="gmem_addr_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="0"/>
<pin id="116" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln13_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="0" index="1" bw="4" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln70_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="sub_ln70_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="0" index="1" bw="4" slack="0"/>
<pin id="138" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln70/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln1072_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1072/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="5" slack="0"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln70_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="4" slack="0"/>
<pin id="156" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="select_ln43_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="4" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln587_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln13_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="177" class="1005" name="idx_V_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="idx_V "/>
</bind>
</comp>

<comp id="184" class="1005" name="gmem_addr_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="2"/>
<pin id="186" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="189" class="1005" name="icmp_ln13_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="193" class="1005" name="regs_mem_V_addr_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="1"/>
<pin id="195" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="regs_mem_V_addr "/>
</bind>
</comp>

<comp id="198" class="1005" name="regs_mem_V_load_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="1"/>
<pin id="200" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="regs_mem_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="64" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="66" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="54" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="78" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="110" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="110" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="110" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="72" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="131" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="135" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="52" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="157"><net_src comp="141" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="145" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="153" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="141" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="176"><net_src comp="125" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="68" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="187"><net_src comp="113" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="192"><net_src comp="119" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="92" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="201"><net_src comp="99" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 }
	Port: regs_mem_V | {}
 - Input state : 
	Port: circular_shift_reg_Pipeline_WRITE : gmem | {}
	Port: circular_shift_reg_Pipeline_WRITE : dout | {1 }
	Port: circular_shift_reg_Pipeline_WRITE : add_ln70 | {1 }
	Port: circular_shift_reg_Pipeline_WRITE : regs_mem_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		idx_V_1 : 1
		icmp_ln13 : 2
		i : 2
		br_ln13 : 3
		zext_ln70 : 2
		sub_ln70 : 3
		trunc_ln1072 : 4
		tmp : 4
		add_ln70_1 : 5
		select_ln43 : 6
		zext_ln587 : 7
		regs_mem_V_addr : 8
		regs_mem_V_load : 9
		store_ln13 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |         i_fu_125         |    0    |    12   |
|          |     add_ln70_1_fu_153    |    0    |    12   |
|----------|--------------------------|---------|---------|
|    sub   |      sub_ln70_fu_135     |    0    |    12   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln13_fu_119     |    0    |    9    |
|----------|--------------------------|---------|---------|
|  select  |    select_ln43_fu_159    |    0    |    4    |
|----------|--------------------------|---------|---------|
|   read   | add_ln70_read_read_fu_72 |    0    |    0    |
|          |   dout_read_read_fu_78   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln16_write_fu_84  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln70_fu_131     |    0    |    0    |
|          |     zext_ln587_fu_167    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln1072_fu_141   |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|        tmp_fu_145        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    49   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   gmem_addr_reg_184   |    8   |
|   icmp_ln13_reg_189   |    1   |
|     idx_V_reg_177     |    4   |
|regs_mem_V_addr_reg_193|    4   |
|regs_mem_V_load_reg_198|    8   |
+-----------------------+--------+
|         Total         |   25   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_99 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   49   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   25   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   25   |   58   |
+-----------+--------+--------+--------+
