`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2022/05/27 16:42:20
// Design Name: 
// Module Name: FSM_tem
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module FSM_tem(
    input en,
    input button_op_L,
    input button_op_R,
    input clk,
    input reset,
    input KB_op_L,
    input KB_op_R,
    input SW_op_U_1, // 灿o~
    input SW_op_U_2, // е~
    input SW_op_U_3, // p绐
    output [2:0] state
    );
    
// N龄LT腹P龆sT腹暗Xㄖ    
wire turn_up, turn_down;
assign turn_up = (button_op_R | KB_op_R) & en;     // n en ~iち传
assign turn_down = (button_op_L | KB_op_L) & en;     // n en ~iち传

   
reg [2:0] state, next_state;
always @(state or turn_up or turn_down)
begin
    case(state)
        3'd1: // 蔼放
        if (turn_down)
            next_state = 3'd2;
        else 
            next_state = 3'd1;
            
        3'd2: // い放
        if(turn_up)
            next_state = 3'd1;
        else if (turn_down)
            next_state = 3'd4;
        else 
            next_state = 3'd2;
        
        3'd4: // C放
        if(turn_up)
            next_state = 3'd2;
        else 
            next_state = 3'd4;
        
        default: // w靖U@
            next_state = 3'd2;

    endcase 
end

always @(posedge clk or negedge reset)
begin
    if(~reset)
        state = 3'd2; // w]い放
    else if(SW_op_U_1)
        state = 3'd1; // 灿oC放
    else if(SW_op_U_2)
        state = 3'd2; // е~い放
    else if(SW_op_U_3)
        state = 3'd4; // p蔼放
    else
        state <= next_state;
end

endmodule
