INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Yongjing_desktop_backup/NUS_Studies/Y2S1/EE2026/Lab/Tetris_EE2026_/tetris.srcs/sim_1/new/sim_occupied.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_occupied
