
PPM_standalone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e1c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b8  0800a01c  0800a01c  0001a01c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a2d4  0800a2d4  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a2d4  0800a2d4  0001a2d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a2dc  0800a2dc  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a2dc  0800a2dc  0001a2dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a2e0  0800a2e0  0001a2e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a2e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0005a86c  200001e4  0800a4c8  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2005aa50  0800a4c8  0002aa50  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015a73  00000000  00000000  00020212  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000289e  00000000  00000000  00035c85  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001550  00000000  00000000  00038528  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001438  00000000  00000000  00039a78  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00029847  00000000  00000000  0003aeb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000fa4c  00000000  00000000  000646f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001039ee  00000000  00000000  00074143  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00177b31  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ff8  00000000  00000000  00177bac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e4 	.word	0x200001e4
 800021c:	00000000 	.word	0x00000000
 8000220:	0800a004 	.word	0x0800a004

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e8 	.word	0x200001e8
 800023c:	0800a004 	.word	0x0800a004

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b972 	b.w	800060c <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9e08      	ldr	r6, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	4688      	mov	r8, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	d14b      	bne.n	80003e6 <__udivmoddi4+0xa6>
 800034e:	428a      	cmp	r2, r1
 8000350:	4615      	mov	r5, r2
 8000352:	d967      	bls.n	8000424 <__udivmoddi4+0xe4>
 8000354:	fab2 f282 	clz	r2, r2
 8000358:	b14a      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035a:	f1c2 0720 	rsb	r7, r2, #32
 800035e:	fa01 f302 	lsl.w	r3, r1, r2
 8000362:	fa20 f707 	lsr.w	r7, r0, r7
 8000366:	4095      	lsls	r5, r2
 8000368:	ea47 0803 	orr.w	r8, r7, r3
 800036c:	4094      	lsls	r4, r2
 800036e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fbb8 f7fe 	udiv	r7, r8, lr
 8000378:	fa1f fc85 	uxth.w	ip, r5
 800037c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000380:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000384:	fb07 f10c 	mul.w	r1, r7, ip
 8000388:	4299      	cmp	r1, r3
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x60>
 800038c:	18eb      	adds	r3, r5, r3
 800038e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000392:	f080 811b 	bcs.w	80005cc <__udivmoddi4+0x28c>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 8118 	bls.w	80005cc <__udivmoddi4+0x28c>
 800039c:	3f02      	subs	r7, #2
 800039e:	442b      	add	r3, r5
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b2a4      	uxth	r4, r4
 80003a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80003a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80003ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b0:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b4:	45a4      	cmp	ip, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x8c>
 80003b8:	192c      	adds	r4, r5, r4
 80003ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80003be:	f080 8107 	bcs.w	80005d0 <__udivmoddi4+0x290>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	f240 8104 	bls.w	80005d0 <__udivmoddi4+0x290>
 80003c8:	3802      	subs	r0, #2
 80003ca:	442c      	add	r4, r5
 80003cc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003d0:	eba4 040c 	sub.w	r4, r4, ip
 80003d4:	2700      	movs	r7, #0
 80003d6:	b11e      	cbz	r6, 80003e0 <__udivmoddi4+0xa0>
 80003d8:	40d4      	lsrs	r4, r2
 80003da:	2300      	movs	r3, #0
 80003dc:	e9c6 4300 	strd	r4, r3, [r6]
 80003e0:	4639      	mov	r1, r7
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d909      	bls.n	80003fe <__udivmoddi4+0xbe>
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	f000 80eb 	beq.w	80005c6 <__udivmoddi4+0x286>
 80003f0:	2700      	movs	r7, #0
 80003f2:	e9c6 0100 	strd	r0, r1, [r6]
 80003f6:	4638      	mov	r0, r7
 80003f8:	4639      	mov	r1, r7
 80003fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fe:	fab3 f783 	clz	r7, r3
 8000402:	2f00      	cmp	r7, #0
 8000404:	d147      	bne.n	8000496 <__udivmoddi4+0x156>
 8000406:	428b      	cmp	r3, r1
 8000408:	d302      	bcc.n	8000410 <__udivmoddi4+0xd0>
 800040a:	4282      	cmp	r2, r0
 800040c:	f200 80fa 	bhi.w	8000604 <__udivmoddi4+0x2c4>
 8000410:	1a84      	subs	r4, r0, r2
 8000412:	eb61 0303 	sbc.w	r3, r1, r3
 8000416:	2001      	movs	r0, #1
 8000418:	4698      	mov	r8, r3
 800041a:	2e00      	cmp	r6, #0
 800041c:	d0e0      	beq.n	80003e0 <__udivmoddi4+0xa0>
 800041e:	e9c6 4800 	strd	r4, r8, [r6]
 8000422:	e7dd      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000424:	b902      	cbnz	r2, 8000428 <__udivmoddi4+0xe8>
 8000426:	deff      	udf	#255	; 0xff
 8000428:	fab2 f282 	clz	r2, r2
 800042c:	2a00      	cmp	r2, #0
 800042e:	f040 808f 	bne.w	8000550 <__udivmoddi4+0x210>
 8000432:	1b49      	subs	r1, r1, r5
 8000434:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000438:	fa1f f885 	uxth.w	r8, r5
 800043c:	2701      	movs	r7, #1
 800043e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000442:	0c23      	lsrs	r3, r4, #16
 8000444:	fb0e 111c 	mls	r1, lr, ip, r1
 8000448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044c:	fb08 f10c 	mul.w	r1, r8, ip
 8000450:	4299      	cmp	r1, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x124>
 8000454:	18eb      	adds	r3, r5, r3
 8000456:	f10c 30ff 	add.w	r0, ip, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x122>
 800045c:	4299      	cmp	r1, r3
 800045e:	f200 80cd 	bhi.w	80005fc <__udivmoddi4+0x2bc>
 8000462:	4684      	mov	ip, r0
 8000464:	1a59      	subs	r1, r3, r1
 8000466:	b2a3      	uxth	r3, r4
 8000468:	fbb1 f0fe 	udiv	r0, r1, lr
 800046c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000470:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000474:	fb08 f800 	mul.w	r8, r8, r0
 8000478:	45a0      	cmp	r8, r4
 800047a:	d907      	bls.n	800048c <__udivmoddi4+0x14c>
 800047c:	192c      	adds	r4, r5, r4
 800047e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000482:	d202      	bcs.n	800048a <__udivmoddi4+0x14a>
 8000484:	45a0      	cmp	r8, r4
 8000486:	f200 80b6 	bhi.w	80005f6 <__udivmoddi4+0x2b6>
 800048a:	4618      	mov	r0, r3
 800048c:	eba4 0408 	sub.w	r4, r4, r8
 8000490:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000494:	e79f      	b.n	80003d6 <__udivmoddi4+0x96>
 8000496:	f1c7 0c20 	rsb	ip, r7, #32
 800049a:	40bb      	lsls	r3, r7
 800049c:	fa22 fe0c 	lsr.w	lr, r2, ip
 80004a0:	ea4e 0e03 	orr.w	lr, lr, r3
 80004a4:	fa01 f407 	lsl.w	r4, r1, r7
 80004a8:	fa20 f50c 	lsr.w	r5, r0, ip
 80004ac:	fa21 f30c 	lsr.w	r3, r1, ip
 80004b0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80004b4:	4325      	orrs	r5, r4
 80004b6:	fbb3 f9f8 	udiv	r9, r3, r8
 80004ba:	0c2c      	lsrs	r4, r5, #16
 80004bc:	fb08 3319 	mls	r3, r8, r9, r3
 80004c0:	fa1f fa8e 	uxth.w	sl, lr
 80004c4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004c8:	fb09 f40a 	mul.w	r4, r9, sl
 80004cc:	429c      	cmp	r4, r3
 80004ce:	fa02 f207 	lsl.w	r2, r2, r7
 80004d2:	fa00 f107 	lsl.w	r1, r0, r7
 80004d6:	d90b      	bls.n	80004f0 <__udivmoddi4+0x1b0>
 80004d8:	eb1e 0303 	adds.w	r3, lr, r3
 80004dc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e0:	f080 8087 	bcs.w	80005f2 <__udivmoddi4+0x2b2>
 80004e4:	429c      	cmp	r4, r3
 80004e6:	f240 8084 	bls.w	80005f2 <__udivmoddi4+0x2b2>
 80004ea:	f1a9 0902 	sub.w	r9, r9, #2
 80004ee:	4473      	add	r3, lr
 80004f0:	1b1b      	subs	r3, r3, r4
 80004f2:	b2ad      	uxth	r5, r5
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3310 	mls	r3, r8, r0, r3
 80004fc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000500:	fb00 fa0a 	mul.w	sl, r0, sl
 8000504:	45a2      	cmp	sl, r4
 8000506:	d908      	bls.n	800051a <__udivmoddi4+0x1da>
 8000508:	eb1e 0404 	adds.w	r4, lr, r4
 800050c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000510:	d26b      	bcs.n	80005ea <__udivmoddi4+0x2aa>
 8000512:	45a2      	cmp	sl, r4
 8000514:	d969      	bls.n	80005ea <__udivmoddi4+0x2aa>
 8000516:	3802      	subs	r0, #2
 8000518:	4474      	add	r4, lr
 800051a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800051e:	fba0 8902 	umull	r8, r9, r0, r2
 8000522:	eba4 040a 	sub.w	r4, r4, sl
 8000526:	454c      	cmp	r4, r9
 8000528:	46c2      	mov	sl, r8
 800052a:	464b      	mov	r3, r9
 800052c:	d354      	bcc.n	80005d8 <__udivmoddi4+0x298>
 800052e:	d051      	beq.n	80005d4 <__udivmoddi4+0x294>
 8000530:	2e00      	cmp	r6, #0
 8000532:	d069      	beq.n	8000608 <__udivmoddi4+0x2c8>
 8000534:	ebb1 050a 	subs.w	r5, r1, sl
 8000538:	eb64 0403 	sbc.w	r4, r4, r3
 800053c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000540:	40fd      	lsrs	r5, r7
 8000542:	40fc      	lsrs	r4, r7
 8000544:	ea4c 0505 	orr.w	r5, ip, r5
 8000548:	e9c6 5400 	strd	r5, r4, [r6]
 800054c:	2700      	movs	r7, #0
 800054e:	e747      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000550:	f1c2 0320 	rsb	r3, r2, #32
 8000554:	fa20 f703 	lsr.w	r7, r0, r3
 8000558:	4095      	lsls	r5, r2
 800055a:	fa01 f002 	lsl.w	r0, r1, r2
 800055e:	fa21 f303 	lsr.w	r3, r1, r3
 8000562:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000566:	4338      	orrs	r0, r7
 8000568:	0c01      	lsrs	r1, r0, #16
 800056a:	fbb3 f7fe 	udiv	r7, r3, lr
 800056e:	fa1f f885 	uxth.w	r8, r5
 8000572:	fb0e 3317 	mls	r3, lr, r7, r3
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb07 f308 	mul.w	r3, r7, r8
 800057e:	428b      	cmp	r3, r1
 8000580:	fa04 f402 	lsl.w	r4, r4, r2
 8000584:	d907      	bls.n	8000596 <__udivmoddi4+0x256>
 8000586:	1869      	adds	r1, r5, r1
 8000588:	f107 3cff 	add.w	ip, r7, #4294967295
 800058c:	d22f      	bcs.n	80005ee <__udivmoddi4+0x2ae>
 800058e:	428b      	cmp	r3, r1
 8000590:	d92d      	bls.n	80005ee <__udivmoddi4+0x2ae>
 8000592:	3f02      	subs	r7, #2
 8000594:	4429      	add	r1, r5
 8000596:	1acb      	subs	r3, r1, r3
 8000598:	b281      	uxth	r1, r0
 800059a:	fbb3 f0fe 	udiv	r0, r3, lr
 800059e:	fb0e 3310 	mls	r3, lr, r0, r3
 80005a2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005a6:	fb00 f308 	mul.w	r3, r0, r8
 80005aa:	428b      	cmp	r3, r1
 80005ac:	d907      	bls.n	80005be <__udivmoddi4+0x27e>
 80005ae:	1869      	adds	r1, r5, r1
 80005b0:	f100 3cff 	add.w	ip, r0, #4294967295
 80005b4:	d217      	bcs.n	80005e6 <__udivmoddi4+0x2a6>
 80005b6:	428b      	cmp	r3, r1
 80005b8:	d915      	bls.n	80005e6 <__udivmoddi4+0x2a6>
 80005ba:	3802      	subs	r0, #2
 80005bc:	4429      	add	r1, r5
 80005be:	1ac9      	subs	r1, r1, r3
 80005c0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005c4:	e73b      	b.n	800043e <__udivmoddi4+0xfe>
 80005c6:	4637      	mov	r7, r6
 80005c8:	4630      	mov	r0, r6
 80005ca:	e709      	b.n	80003e0 <__udivmoddi4+0xa0>
 80005cc:	4607      	mov	r7, r0
 80005ce:	e6e7      	b.n	80003a0 <__udivmoddi4+0x60>
 80005d0:	4618      	mov	r0, r3
 80005d2:	e6fb      	b.n	80003cc <__udivmoddi4+0x8c>
 80005d4:	4541      	cmp	r1, r8
 80005d6:	d2ab      	bcs.n	8000530 <__udivmoddi4+0x1f0>
 80005d8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005dc:	eb69 020e 	sbc.w	r2, r9, lr
 80005e0:	3801      	subs	r0, #1
 80005e2:	4613      	mov	r3, r2
 80005e4:	e7a4      	b.n	8000530 <__udivmoddi4+0x1f0>
 80005e6:	4660      	mov	r0, ip
 80005e8:	e7e9      	b.n	80005be <__udivmoddi4+0x27e>
 80005ea:	4618      	mov	r0, r3
 80005ec:	e795      	b.n	800051a <__udivmoddi4+0x1da>
 80005ee:	4667      	mov	r7, ip
 80005f0:	e7d1      	b.n	8000596 <__udivmoddi4+0x256>
 80005f2:	4681      	mov	r9, r0
 80005f4:	e77c      	b.n	80004f0 <__udivmoddi4+0x1b0>
 80005f6:	3802      	subs	r0, #2
 80005f8:	442c      	add	r4, r5
 80005fa:	e747      	b.n	800048c <__udivmoddi4+0x14c>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	442b      	add	r3, r5
 8000602:	e72f      	b.n	8000464 <__udivmoddi4+0x124>
 8000604:	4638      	mov	r0, r7
 8000606:	e708      	b.n	800041a <__udivmoddi4+0xda>
 8000608:	4637      	mov	r7, r6
 800060a:	e6e9      	b.n	80003e0 <__udivmoddi4+0xa0>

0800060c <__aeabi_idiv0>:
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop

08000610 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b088      	sub	sp, #32
 8000614:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000616:	f002 fe00 	bl	800321a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800061a:	f000 f86b 	bl	80006f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800061e:	f000 feb5 	bl	800138c <MX_GPIO_Init>
  MX_DMA_Init();
 8000622:	f000 fe79 	bl	8001318 <MX_DMA_Init>
  MX_ADC1_Init();
 8000626:	f000 f907 	bl	8000838 <MX_ADC1_Init>
  MX_SPI1_Init();
 800062a:	f000 f9d7 	bl	80009dc <MX_SPI1_Init>
  MX_TIM1_Init();
 800062e:	f000 fa4d 	bl	8000acc <MX_TIM1_Init>
  MX_TIM2_Init();
 8000632:	f000 fb0b 	bl	8000c4c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000636:	f000 fb5d 	bl	8000cf4 <MX_TIM3_Init>
  MX_TIM4_Init();
 800063a:	f000 fbd3 	bl	8000de4 <MX_TIM4_Init>
  MX_TIM8_Init();
 800063e:	f000 fcaf 	bl	8000fa0 <MX_TIM8_Init>
  MX_UART5_Init();
 8000642:	f000 fd79 	bl	8001138 <MX_UART5_Init>
  MX_USART1_UART_Init();
 8000646:	f000 fdd7 	bl	80011f8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800064a:	f000 fe05 	bl	8001258 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800064e:	f000 fe33 	bl	80012b8 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8000652:	f000 f943 	bl	80008dc <MX_I2C1_Init>
  MX_I2C3_Init();
 8000656:	f000 f981 	bl	800095c <MX_I2C3_Init>
  MX_SPI4_Init();
 800065a:	f000 f9f9 	bl	8000a50 <MX_SPI4_Init>
  MX_TIM5_Init();
 800065e:	f000 fc1b 	bl	8000e98 <MX_TIM5_Init>
  MX_UART7_Init();
 8000662:	f000 fd99 	bl	8001198 <MX_UART7_Init>
  MX_TIM6_Init();
 8000666:	f000 fc65 	bl	8000f34 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart3, buffer_uart_rx, 1);
 800066a:	2201      	movs	r2, #1
 800066c:	491c      	ldr	r1, [pc, #112]	; (80006e0 <main+0xd0>)
 800066e:	481d      	ldr	r0, [pc, #116]	; (80006e4 <main+0xd4>)
 8000670:	f008 f85c 	bl	800872c <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim5);
 8000674:	481c      	ldr	r0, [pc, #112]	; (80006e8 <main+0xd8>)
 8000676:	f006 f8c1 	bl	80067fc <HAL_TIM_Base_Start_IT>
	char msg_buffers[25];
	uint16_t index = 0;
 800067a:	2300      	movs	r3, #0
 800067c:	83fb      	strh	r3, [r7, #30]
	switchingCircuitIdle();
 800067e:	f001 f887 	bl	8001790 <switchingCircuitIdle>
	// visualise
	set_LED1(0, 0, 0);
 8000682:	2200      	movs	r2, #0
 8000684:	2100      	movs	r1, #0
 8000686:	2000      	movs	r0, #0
 8000688:	f001 f828 	bl	80016dc <set_LED1>
	HAL_Delay(1000);
 800068c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000690:	f002 fe20 	bl	80032d4 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		//parse text every time before polarization
		parseText();
 8000694:	f001 fb44 	bl	8001d20 <parseText>

		// if new measurement technique was updated - change state regarding to the update
		if (stateCanBeUpdated()) {
 8000698:	f001 ff5a 	bl	8002550 <stateCanBeUpdated>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <main+0x96>
			updateState();
 80006a2:	f001 ff35 	bl	8002510 <updateState>
		}
		//
		if (measurementCanRun() && timeToNextPolarization == 0) {
 80006a6:	f001 ff7b 	bl	80025a0 <measurementCanRun>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d009      	beq.n	80006c4 <main+0xb4>
 80006b0:	4b0e      	ldr	r3, [pc, #56]	; (80006ec <main+0xdc>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d105      	bne.n	80006c4 <main+0xb4>
			timeToNextPolarization = 20000000;
 80006b8:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <main+0xdc>)
 80006ba:	4a0d      	ldr	r2, [pc, #52]	; (80006f0 <main+0xe0>)
 80006bc:	601a      	str	r2, [r3, #0]
			runMeasurementMethod();
 80006be:	f000 fef7 	bl	80014b0 <runMeasurementMethod>
		if (measurementCanRun() && timeToNextPolarization == 0) {
 80006c2:	e00c      	b.n	80006de <main+0xce>
		}
		// idle state - if no method is active and there are no data to be sent
		else if (stateIsIdle()) {
 80006c4:	f001 ff94 	bl	80025f0 <stateIsIdle>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d005      	beq.n	80006da <main+0xca>
			set_LED1(0, 0, 0);
 80006ce:	2200      	movs	r2, #0
 80006d0:	2100      	movs	r1, #0
 80006d2:	2000      	movs	r0, #0
 80006d4:	f001 f802 	bl	80016dc <set_LED1>
 80006d8:	e7dc      	b.n	8000694 <main+0x84>
		} else {
			sendMeasuredData();
 80006da:	f001 fd99 	bl	8002210 <sendMeasuredData>
	while (1) {
 80006de:	e7d9      	b.n	8000694 <main+0x84>
 80006e0:	20004314 	.word	0x20004314
 80006e4:	20004248 	.word	0x20004248
 80006e8:	2002f428 	.word	0x2002f428
 80006ec:	20000208 	.word	0x20000208
 80006f0:	01312d00 	.word	0x01312d00

080006f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b0b8      	sub	sp, #224	; 0xe0
 80006f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006fa:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80006fe:	2234      	movs	r2, #52	; 0x34
 8000700:	2100      	movs	r1, #0
 8000702:	4618      	mov	r0, r3
 8000704:	f008 ff48 	bl	8009598 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000708:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800070c:	2200      	movs	r2, #0
 800070e:	601a      	str	r2, [r3, #0]
 8000710:	605a      	str	r2, [r3, #4]
 8000712:	609a      	str	r2, [r3, #8]
 8000714:	60da      	str	r2, [r3, #12]
 8000716:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000718:	f107 0308 	add.w	r3, r7, #8
 800071c:	2290      	movs	r2, #144	; 0x90
 800071e:	2100      	movs	r1, #0
 8000720:	4618      	mov	r0, r3
 8000722:	f008 ff39 	bl	8009598 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8000726:	f004 f999 	bl	8004a5c <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800072a:	4b40      	ldr	r3, [pc, #256]	; (800082c <SystemClock_Config+0x138>)
 800072c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800072e:	4a3f      	ldr	r2, [pc, #252]	; (800082c <SystemClock_Config+0x138>)
 8000730:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000734:	6413      	str	r3, [r2, #64]	; 0x40
 8000736:	4b3d      	ldr	r3, [pc, #244]	; (800082c <SystemClock_Config+0x138>)
 8000738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800073a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800073e:	607b      	str	r3, [r7, #4]
 8000740:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000742:	4b3b      	ldr	r3, [pc, #236]	; (8000830 <SystemClock_Config+0x13c>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4a3a      	ldr	r2, [pc, #232]	; (8000830 <SystemClock_Config+0x13c>)
 8000748:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800074c:	6013      	str	r3, [r2, #0]
 800074e:	4b38      	ldr	r3, [pc, #224]	; (8000830 <SystemClock_Config+0x13c>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000756:	603b      	str	r3, [r7, #0]
 8000758:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800075a:	2301      	movs	r3, #1
 800075c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000760:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000764:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000768:	2302      	movs	r3, #2
 800076a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800076e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000772:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000776:	2305      	movs	r3, #5
 8000778:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 800077c:	23d8      	movs	r3, #216	; 0xd8
 800077e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000782:	2302      	movs	r3, #2
 8000784:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000788:	2302      	movs	r3, #2
 800078a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800078e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000792:	4618      	mov	r0, r3
 8000794:	f004 f9c2 	bl	8004b1c <HAL_RCC_OscConfig>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800079e:	f001 ff4b 	bl	8002638 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80007a2:	f004 f96b 	bl	8004a7c <HAL_PWREx_EnableOverDrive>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80007ac:	f001 ff44 	bl	8002638 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b0:	230f      	movs	r3, #15
 80007b2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007b6:	2302      	movs	r3, #2
 80007b8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007bc:	2300      	movs	r3, #0
 80007be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007c2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007ce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80007d2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80007d6:	2107      	movs	r1, #7
 80007d8:	4618      	mov	r0, r3
 80007da:	f004 fc4d 	bl	8005078 <HAL_RCC_ClockConfig>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 80007e4:	f001 ff28 	bl	8002638 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_TIM|RCC_PERIPHCLK_USART1
 80007e8:	4b12      	ldr	r3, [pc, #72]	; (8000834 <SystemClock_Config+0x140>)
 80007ea:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
                              |RCC_PERIPHCLK_UART5|RCC_PERIPHCLK_UART7
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C3;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80007ec:	2300      	movs	r3, #0
 80007ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80007f0:	2300      	movs	r3, #0
 80007f2:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80007f4:	2300      	movs	r3, #0
 80007f6:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80007f8:	2300      	movs	r3, #0
 80007fa:	65fb      	str	r3, [r7, #92]	; 0x5c
  PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 80007fc:	2300      	movs	r3, #0
 80007fe:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000800:	2300      	movs	r3, #0
 8000802:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8000804:	2300      	movs	r3, #0
 8000806:	677b      	str	r3, [r7, #116]	; 0x74
  PeriphClkInitStruct.TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8000808:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800080c:	643b      	str	r3, [r7, #64]	; 0x40

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800080e:	f107 0308 	add.w	r3, r7, #8
 8000812:	4618      	mov	r0, r3
 8000814:	f004 fe02 	bl	800541c <HAL_RCCEx_PeriphCLKConfig>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <SystemClock_Config+0x12e>
  {
    Error_Handler();
 800081e:	f001 ff0b 	bl	8002638 <Error_Handler>
  }
}
 8000822:	bf00      	nop
 8000824:	37e0      	adds	r7, #224	; 0xe0
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40023800 	.word	0x40023800
 8000830:	40007000 	.word	0x40007000
 8000834:	000155d0 	.word	0x000155d0

08000838 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b084      	sub	sp, #16
 800083c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800083e:	463b      	mov	r3, r7
 8000840:	2200      	movs	r2, #0
 8000842:	601a      	str	r2, [r3, #0]
 8000844:	605a      	str	r2, [r3, #4]
 8000846:	609a      	str	r2, [r3, #8]
 8000848:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800084a:	4b22      	ldr	r3, [pc, #136]	; (80008d4 <MX_ADC1_Init+0x9c>)
 800084c:	4a22      	ldr	r2, [pc, #136]	; (80008d8 <MX_ADC1_Init+0xa0>)
 800084e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000850:	4b20      	ldr	r3, [pc, #128]	; (80008d4 <MX_ADC1_Init+0x9c>)
 8000852:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000856:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000858:	4b1e      	ldr	r3, [pc, #120]	; (80008d4 <MX_ADC1_Init+0x9c>)
 800085a:	2200      	movs	r2, #0
 800085c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800085e:	4b1d      	ldr	r3, [pc, #116]	; (80008d4 <MX_ADC1_Init+0x9c>)
 8000860:	2200      	movs	r2, #0
 8000862:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000864:	4b1b      	ldr	r3, [pc, #108]	; (80008d4 <MX_ADC1_Init+0x9c>)
 8000866:	2200      	movs	r2, #0
 8000868:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800086a:	4b1a      	ldr	r3, [pc, #104]	; (80008d4 <MX_ADC1_Init+0x9c>)
 800086c:	2200      	movs	r2, #0
 800086e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000872:	4b18      	ldr	r3, [pc, #96]	; (80008d4 <MX_ADC1_Init+0x9c>)
 8000874:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000878:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T6_TRGO;
 800087a:	4b16      	ldr	r3, [pc, #88]	; (80008d4 <MX_ADC1_Init+0x9c>)
 800087c:	f04f 6250 	mov.w	r2, #218103808	; 0xd000000
 8000880:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000882:	4b14      	ldr	r3, [pc, #80]	; (80008d4 <MX_ADC1_Init+0x9c>)
 8000884:	2200      	movs	r2, #0
 8000886:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000888:	4b12      	ldr	r3, [pc, #72]	; (80008d4 <MX_ADC1_Init+0x9c>)
 800088a:	2201      	movs	r2, #1
 800088c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800088e:	4b11      	ldr	r3, [pc, #68]	; (80008d4 <MX_ADC1_Init+0x9c>)
 8000890:	2200      	movs	r2, #0
 8000892:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000896:	4b0f      	ldr	r3, [pc, #60]	; (80008d4 <MX_ADC1_Init+0x9c>)
 8000898:	2201      	movs	r2, #1
 800089a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800089c:	480d      	ldr	r0, [pc, #52]	; (80008d4 <MX_ADC1_Init+0x9c>)
 800089e:	f002 fd3b 	bl	8003318 <HAL_ADC_Init>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80008a8:	f001 fec6 	bl	8002638 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80008ac:	2300      	movs	r3, #0
 80008ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008b0:	2301      	movs	r3, #1
 80008b2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80008b4:	2301      	movs	r3, #1
 80008b6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008b8:	463b      	mov	r3, r7
 80008ba:	4619      	mov	r1, r3
 80008bc:	4805      	ldr	r0, [pc, #20]	; (80008d4 <MX_ADC1_Init+0x9c>)
 80008be:	f002 fe71 	bl	80035a4 <HAL_ADC_ConfigChannel>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80008c8:	f001 feb6 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008cc:	bf00      	nop
 80008ce:	3710      	adds	r7, #16
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	2002f540 	.word	0x2002f540
 80008d8:	40012000 	.word	0x40012000

080008dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008e0:	4b1b      	ldr	r3, [pc, #108]	; (8000950 <MX_I2C1_Init+0x74>)
 80008e2:	4a1c      	ldr	r2, [pc, #112]	; (8000954 <MX_I2C1_Init+0x78>)
 80008e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 80008e6:	4b1a      	ldr	r3, [pc, #104]	; (8000950 <MX_I2C1_Init+0x74>)
 80008e8:	4a1b      	ldr	r2, [pc, #108]	; (8000958 <MX_I2C1_Init+0x7c>)
 80008ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80008ec:	4b18      	ldr	r3, [pc, #96]	; (8000950 <MX_I2C1_Init+0x74>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008f2:	4b17      	ldr	r3, [pc, #92]	; (8000950 <MX_I2C1_Init+0x74>)
 80008f4:	2201      	movs	r2, #1
 80008f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008f8:	4b15      	ldr	r3, [pc, #84]	; (8000950 <MX_I2C1_Init+0x74>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80008fe:	4b14      	ldr	r3, [pc, #80]	; (8000950 <MX_I2C1_Init+0x74>)
 8000900:	2200      	movs	r2, #0
 8000902:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000904:	4b12      	ldr	r3, [pc, #72]	; (8000950 <MX_I2C1_Init+0x74>)
 8000906:	2200      	movs	r2, #0
 8000908:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800090a:	4b11      	ldr	r3, [pc, #68]	; (8000950 <MX_I2C1_Init+0x74>)
 800090c:	2200      	movs	r2, #0
 800090e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000910:	4b0f      	ldr	r3, [pc, #60]	; (8000950 <MX_I2C1_Init+0x74>)
 8000912:	2200      	movs	r2, #0
 8000914:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000916:	480e      	ldr	r0, [pc, #56]	; (8000950 <MX_I2C1_Init+0x74>)
 8000918:	f003 ff78 	bl	800480c <HAL_I2C_Init>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000922:	f001 fe89 	bl	8002638 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000926:	2100      	movs	r1, #0
 8000928:	4809      	ldr	r0, [pc, #36]	; (8000950 <MX_I2C1_Init+0x74>)
 800092a:	f003 ffff 	bl	800492c <HAL_I2CEx_ConfigAnalogFilter>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000934:	f001 fe80 	bl	8002638 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000938:	2100      	movs	r1, #0
 800093a:	4805      	ldr	r0, [pc, #20]	; (8000950 <MX_I2C1_Init+0x74>)
 800093c:	f004 f841 	bl	80049c2 <HAL_I2CEx_ConfigDigitalFilter>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000946:	f001 fe77 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	200042c8 	.word	0x200042c8
 8000954:	40005400 	.word	0x40005400
 8000958:	20404768 	.word	0x20404768

0800095c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000960:	4b1b      	ldr	r3, [pc, #108]	; (80009d0 <MX_I2C3_Init+0x74>)
 8000962:	4a1c      	ldr	r2, [pc, #112]	; (80009d4 <MX_I2C3_Init+0x78>)
 8000964:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x20404768;
 8000966:	4b1a      	ldr	r3, [pc, #104]	; (80009d0 <MX_I2C3_Init+0x74>)
 8000968:	4a1b      	ldr	r2, [pc, #108]	; (80009d8 <MX_I2C3_Init+0x7c>)
 800096a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 800096c:	4b18      	ldr	r3, [pc, #96]	; (80009d0 <MX_I2C3_Init+0x74>)
 800096e:	2200      	movs	r2, #0
 8000970:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000972:	4b17      	ldr	r3, [pc, #92]	; (80009d0 <MX_I2C3_Init+0x74>)
 8000974:	2201      	movs	r2, #1
 8000976:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000978:	4b15      	ldr	r3, [pc, #84]	; (80009d0 <MX_I2C3_Init+0x74>)
 800097a:	2200      	movs	r2, #0
 800097c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800097e:	4b14      	ldr	r3, [pc, #80]	; (80009d0 <MX_I2C3_Init+0x74>)
 8000980:	2200      	movs	r2, #0
 8000982:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000984:	4b12      	ldr	r3, [pc, #72]	; (80009d0 <MX_I2C3_Init+0x74>)
 8000986:	2200      	movs	r2, #0
 8000988:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800098a:	4b11      	ldr	r3, [pc, #68]	; (80009d0 <MX_I2C3_Init+0x74>)
 800098c:	2200      	movs	r2, #0
 800098e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000990:	4b0f      	ldr	r3, [pc, #60]	; (80009d0 <MX_I2C3_Init+0x74>)
 8000992:	2200      	movs	r2, #0
 8000994:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000996:	480e      	ldr	r0, [pc, #56]	; (80009d0 <MX_I2C3_Init+0x74>)
 8000998:	f003 ff38 	bl	800480c <HAL_I2C_Init>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80009a2:	f001 fe49 	bl	8002638 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009a6:	2100      	movs	r1, #0
 80009a8:	4809      	ldr	r0, [pc, #36]	; (80009d0 <MX_I2C3_Init+0x74>)
 80009aa:	f003 ffbf 	bl	800492c <HAL_I2CEx_ConfigAnalogFilter>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80009b4:	f001 fe40 	bl	8002638 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80009b8:	2100      	movs	r1, #0
 80009ba:	4805      	ldr	r0, [pc, #20]	; (80009d0 <MX_I2C3_Init+0x74>)
 80009bc:	f004 f801 	bl	80049c2 <HAL_I2CEx_ConfigDigitalFilter>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80009c6:	f001 fe37 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80009ca:	bf00      	nop
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	2000409c 	.word	0x2000409c
 80009d4:	40005c00 	.word	0x40005c00
 80009d8:	20404768 	.word	0x20404768

080009dc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80009e0:	4b19      	ldr	r3, [pc, #100]	; (8000a48 <MX_SPI1_Init+0x6c>)
 80009e2:	4a1a      	ldr	r2, [pc, #104]	; (8000a4c <MX_SPI1_Init+0x70>)
 80009e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80009e6:	4b18      	ldr	r3, [pc, #96]	; (8000a48 <MX_SPI1_Init+0x6c>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80009ec:	4b16      	ldr	r3, [pc, #88]	; (8000a48 <MX_SPI1_Init+0x6c>)
 80009ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80009f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80009f4:	4b14      	ldr	r3, [pc, #80]	; (8000a48 <MX_SPI1_Init+0x6c>)
 80009f6:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 80009fa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009fc:	4b12      	ldr	r3, [pc, #72]	; (8000a48 <MX_SPI1_Init+0x6c>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a02:	4b11      	ldr	r3, [pc, #68]	; (8000a48 <MX_SPI1_Init+0x6c>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8000a08:	4b0f      	ldr	r3, [pc, #60]	; (8000a48 <MX_SPI1_Init+0x6c>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a0e:	4b0e      	ldr	r3, [pc, #56]	; (8000a48 <MX_SPI1_Init+0x6c>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a14:	4b0c      	ldr	r3, [pc, #48]	; (8000a48 <MX_SPI1_Init+0x6c>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a1a:	4b0b      	ldr	r3, [pc, #44]	; (8000a48 <MX_SPI1_Init+0x6c>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000a20:	4b09      	ldr	r3, [pc, #36]	; (8000a48 <MX_SPI1_Init+0x6c>)
 8000a22:	2207      	movs	r2, #7
 8000a24:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a26:	4b08      	ldr	r3, [pc, #32]	; (8000a48 <MX_SPI1_Init+0x6c>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000a2c:	4b06      	ldr	r3, [pc, #24]	; (8000a48 <MX_SPI1_Init+0x6c>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a32:	4805      	ldr	r0, [pc, #20]	; (8000a48 <MX_SPI1_Init+0x6c>)
 8000a34:	f005 f918 	bl	8005c68 <HAL_SPI_Init>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_SPI1_Init+0x66>
  {
    Error_Handler();
 8000a3e:	f001 fdfb 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a42:	bf00      	nop
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	2002f7b4 	.word	0x2002f7b4
 8000a4c:	40013000 	.word	0x40013000

08000a50 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8000a54:	4b1b      	ldr	r3, [pc, #108]	; (8000ac4 <MX_SPI4_Init+0x74>)
 8000a56:	4a1c      	ldr	r2, [pc, #112]	; (8000ac8 <MX_SPI4_Init+0x78>)
 8000a58:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8000a5a:	4b1a      	ldr	r3, [pc, #104]	; (8000ac4 <MX_SPI4_Init+0x74>)
 8000a5c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a60:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8000a62:	4b18      	ldr	r3, [pc, #96]	; (8000ac4 <MX_SPI4_Init+0x74>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8000a68:	4b16      	ldr	r3, [pc, #88]	; (8000ac4 <MX_SPI4_Init+0x74>)
 8000a6a:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000a6e:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a70:	4b14      	ldr	r3, [pc, #80]	; (8000ac4 <MX_SPI4_Init+0x74>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a76:	4b13      	ldr	r3, [pc, #76]	; (8000ac4 <MX_SPI4_Init+0x74>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000a7c:	4b11      	ldr	r3, [pc, #68]	; (8000ac4 <MX_SPI4_Init+0x74>)
 8000a7e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000a82:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a84:	4b0f      	ldr	r3, [pc, #60]	; (8000ac4 <MX_SPI4_Init+0x74>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a8a:	4b0e      	ldr	r3, [pc, #56]	; (8000ac4 <MX_SPI4_Init+0x74>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a90:	4b0c      	ldr	r3, [pc, #48]	; (8000ac4 <MX_SPI4_Init+0x74>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a96:	4b0b      	ldr	r3, [pc, #44]	; (8000ac4 <MX_SPI4_Init+0x74>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8000a9c:	4b09      	ldr	r3, [pc, #36]	; (8000ac4 <MX_SPI4_Init+0x74>)
 8000a9e:	2207      	movs	r2, #7
 8000aa0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000aa2:	4b08      	ldr	r3, [pc, #32]	; (8000ac4 <MX_SPI4_Init+0x74>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000aa8:	4b06      	ldr	r3, [pc, #24]	; (8000ac4 <MX_SPI4_Init+0x74>)
 8000aaa:	2208      	movs	r2, #8
 8000aac:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000aae:	4805      	ldr	r0, [pc, #20]	; (8000ac4 <MX_SPI4_Init+0x74>)
 8000ab0:	f005 f8da 	bl	8005c68 <HAL_SPI_Init>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8000aba:	f001 fdbd 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8000abe:	bf00      	nop
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	2002f608 	.word	0x2002f608
 8000ac8:	40013400 	.word	0x40013400

08000acc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b09a      	sub	sp, #104	; 0x68
 8000ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ad2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	601a      	str	r2, [r3, #0]
 8000ada:	605a      	str	r2, [r3, #4]
 8000adc:	609a      	str	r2, [r3, #8]
 8000ade:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ae0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	601a      	str	r2, [r3, #0]
 8000ae8:	605a      	str	r2, [r3, #4]
 8000aea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000aec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
 8000af8:	60da      	str	r2, [r3, #12]
 8000afa:	611a      	str	r2, [r3, #16]
 8000afc:	615a      	str	r2, [r3, #20]
 8000afe:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b00:	1d3b      	adds	r3, r7, #4
 8000b02:	222c      	movs	r2, #44	; 0x2c
 8000b04:	2100      	movs	r1, #0
 8000b06:	4618      	mov	r0, r3
 8000b08:	f008 fd46 	bl	8009598 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000b0c:	4b4d      	ldr	r3, [pc, #308]	; (8000c44 <MX_TIM1_Init+0x178>)
 8000b0e:	4a4e      	ldr	r2, [pc, #312]	; (8000c48 <MX_TIM1_Init+0x17c>)
 8000b10:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000b12:	4b4c      	ldr	r3, [pc, #304]	; (8000c44 <MX_TIM1_Init+0x178>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b18:	4b4a      	ldr	r3, [pc, #296]	; (8000c44 <MX_TIM1_Init+0x178>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4898-1;
 8000b1e:	4b49      	ldr	r3, [pc, #292]	; (8000c44 <MX_TIM1_Init+0x178>)
 8000b20:	f241 3221 	movw	r2, #4897	; 0x1321
 8000b24:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b26:	4b47      	ldr	r3, [pc, #284]	; (8000c44 <MX_TIM1_Init+0x178>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b2c:	4b45      	ldr	r3, [pc, #276]	; (8000c44 <MX_TIM1_Init+0x178>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b32:	4b44      	ldr	r3, [pc, #272]	; (8000c44 <MX_TIM1_Init+0x178>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b38:	4842      	ldr	r0, [pc, #264]	; (8000c44 <MX_TIM1_Init+0x178>)
 8000b3a:	f005 fe34 	bl	80067a6 <HAL_TIM_Base_Init>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000b44:	f001 fd78 	bl	8002638 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b4c:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b4e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000b52:	4619      	mov	r1, r3
 8000b54:	483b      	ldr	r0, [pc, #236]	; (8000c44 <MX_TIM1_Init+0x178>)
 8000b56:	f006 fcbf 	bl	80074d8 <HAL_TIM_ConfigClockSource>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000b60:	f001 fd6a 	bl	8002638 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000b64:	4837      	ldr	r0, [pc, #220]	; (8000c44 <MX_TIM1_Init+0x178>)
 8000b66:	f005 fe9e 	bl	80068a6 <HAL_TIM_PWM_Init>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d001      	beq.n	8000b74 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000b70:	f001 fd62 	bl	8002638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000b74:	2320      	movs	r3, #32
 8000b76:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000b7c:	2380      	movs	r3, #128	; 0x80
 8000b7e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b80:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000b84:	4619      	mov	r1, r3
 8000b86:	482f      	ldr	r0, [pc, #188]	; (8000c44 <MX_TIM1_Init+0x178>)
 8000b88:	f007 fbc6 	bl	8008318 <HAL_TIMEx_MasterConfigSynchronization>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000b92:	f001 fd51 	bl	8002638 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000b96:	2370      	movs	r3, #112	; 0x70
 8000b98:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 864+10;
 8000b9a:	f240 336a 	movw	r3, #874	; 0x36a
 8000b9e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 8000bac:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bb0:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bb6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000bba:	2200      	movs	r2, #0
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	4821      	ldr	r0, [pc, #132]	; (8000c44 <MX_TIM1_Init+0x178>)
 8000bc0:	f006 fb72 	bl	80072a8 <HAL_TIM_PWM_ConfigChannel>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 8000bca:	f001 fd35 	bl	8002638 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bce:	2360      	movs	r3, #96	; 0x60
 8000bd0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 3000;
 8000bd2:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8000bd6:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000bd8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000bdc:	2204      	movs	r2, #4
 8000bde:	4619      	mov	r1, r3
 8000be0:	4818      	ldr	r0, [pc, #96]	; (8000c44 <MX_TIM1_Init+0x178>)
 8000be2:	f006 fb61 	bl	80072a8 <HAL_TIM_PWM_ConfigChannel>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_TIM1_Init+0x124>
  {
    Error_Handler();
 8000bec:	f001 fd24 	bl	8002638 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c00:	2300      	movs	r3, #0
 8000c02:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c08:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000c12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000c16:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000c20:	1d3b      	adds	r3, r7, #4
 8000c22:	4619      	mov	r1, r3
 8000c24:	4807      	ldr	r0, [pc, #28]	; (8000c44 <MX_TIM1_Init+0x178>)
 8000c26:	f007 fc05 	bl	8008434 <HAL_TIMEx_ConfigBreakDeadTime>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_TIM1_Init+0x168>
  {
    Error_Handler();
 8000c30:	f001 fd02 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000c34:	4803      	ldr	r0, [pc, #12]	; (8000c44 <MX_TIM1_Init+0x178>)
 8000c36:	f002 f81f 	bl	8002c78 <HAL_TIM_MspPostInit>

}
 8000c3a:	bf00      	nop
 8000c3c:	3768      	adds	r7, #104	; 0x68
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	2002f774 	.word	0x2002f774
 8000c48:	40010000 	.word	0x40010000

08000c4c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b088      	sub	sp, #32
 8000c50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c52:	f107 0314 	add.w	r3, r7, #20
 8000c56:	2200      	movs	r2, #0
 8000c58:	601a      	str	r2, [r3, #0]
 8000c5a:	605a      	str	r2, [r3, #4]
 8000c5c:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c6a:	4b21      	ldr	r3, [pc, #132]	; (8000cf0 <MX_TIM2_Init+0xa4>)
 8000c6c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c70:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000c72:	4b1f      	ldr	r3, [pc, #124]	; (8000cf0 <MX_TIM2_Init+0xa4>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c78:	4b1d      	ldr	r3, [pc, #116]	; (8000cf0 <MX_TIM2_Init+0xa4>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffffffff;
 8000c7e:	4b1c      	ldr	r3, [pc, #112]	; (8000cf0 <MX_TIM2_Init+0xa4>)
 8000c80:	f04f 32ff 	mov.w	r2, #4294967295
 8000c84:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c86:	4b1a      	ldr	r3, [pc, #104]	; (8000cf0 <MX_TIM2_Init+0xa4>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c8c:	4b18      	ldr	r3, [pc, #96]	; (8000cf0 <MX_TIM2_Init+0xa4>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000c92:	4817      	ldr	r0, [pc, #92]	; (8000cf0 <MX_TIM2_Init+0xa4>)
 8000c94:	f005 ff56 	bl	8006b44 <HAL_TIM_IC_Init>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000c9e:	f001 fccb 	bl	8002638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000caa:	f107 0314 	add.w	r3, r7, #20
 8000cae:	4619      	mov	r1, r3
 8000cb0:	480f      	ldr	r0, [pc, #60]	; (8000cf0 <MX_TIM2_Init+0xa4>)
 8000cb2:	f007 fb31 	bl	8008318 <HAL_TIMEx_MasterConfigSynchronization>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d001      	beq.n	8000cc0 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000cbc:	f001 fcbc 	bl	8002638 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000cd0:	1d3b      	adds	r3, r7, #4
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	4806      	ldr	r0, [pc, #24]	; (8000cf0 <MX_TIM2_Init+0xa4>)
 8000cd8:	f006 fa49 	bl	800716e <HAL_TIM_IC_ConfigChannel>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000ce2:	f001 fca9 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ce6:	bf00      	nop
 8000ce8:	3720      	adds	r7, #32
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	2002f818 	.word	0x2002f818

08000cf4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b090      	sub	sp, #64	; 0x40
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000cfa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000cfe:	2200      	movs	r2, #0
 8000d00:	601a      	str	r2, [r3, #0]
 8000d02:	605a      	str	r2, [r3, #4]
 8000d04:	609a      	str	r2, [r3, #8]
 8000d06:	60da      	str	r2, [r3, #12]
 8000d08:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d0a:	f107 0320 	add.w	r3, r7, #32
 8000d0e:	2200      	movs	r2, #0
 8000d10:	601a      	str	r2, [r3, #0]
 8000d12:	605a      	str	r2, [r3, #4]
 8000d14:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d16:	1d3b      	adds	r3, r7, #4
 8000d18:	2200      	movs	r2, #0
 8000d1a:	601a      	str	r2, [r3, #0]
 8000d1c:	605a      	str	r2, [r3, #4]
 8000d1e:	609a      	str	r2, [r3, #8]
 8000d20:	60da      	str	r2, [r3, #12]
 8000d22:	611a      	str	r2, [r3, #16]
 8000d24:	615a      	str	r2, [r3, #20]
 8000d26:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d28:	4b2c      	ldr	r3, [pc, #176]	; (8000ddc <MX_TIM3_Init+0xe8>)
 8000d2a:	4a2d      	ldr	r2, [pc, #180]	; (8000de0 <MX_TIM3_Init+0xec>)
 8000d2c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000d2e:	4b2b      	ldr	r3, [pc, #172]	; (8000ddc <MX_TIM3_Init+0xe8>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d34:	4b29      	ldr	r3, [pc, #164]	; (8000ddc <MX_TIM3_Init+0xe8>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 8000d3a:	4b28      	ldr	r3, [pc, #160]	; (8000ddc <MX_TIM3_Init+0xe8>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d40:	4b26      	ldr	r3, [pc, #152]	; (8000ddc <MX_TIM3_Init+0xe8>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d46:	4b25      	ldr	r3, [pc, #148]	; (8000ddc <MX_TIM3_Init+0xe8>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d4c:	4823      	ldr	r0, [pc, #140]	; (8000ddc <MX_TIM3_Init+0xe8>)
 8000d4e:	f005 fd2a 	bl	80067a6 <HAL_TIM_Base_Init>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000d58:	f001 fc6e 	bl	8002638 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000d5c:	481f      	ldr	r0, [pc, #124]	; (8000ddc <MX_TIM3_Init+0xe8>)
 8000d5e:	f005 fda2 	bl	80068a6 <HAL_TIM_PWM_Init>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8000d68:	f001 fc66 	bl	8002638 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000d70:	2300      	movs	r3, #0
 8000d72:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8000d74:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4818      	ldr	r0, [pc, #96]	; (8000ddc <MX_TIM3_Init+0xe8>)
 8000d7c:	f006 fc66 	bl	800764c <HAL_TIM_SlaveConfigSynchro>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000d86:	f001 fc57 	bl	8002638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d92:	f107 0320 	add.w	r3, r7, #32
 8000d96:	4619      	mov	r1, r3
 8000d98:	4810      	ldr	r0, [pc, #64]	; (8000ddc <MX_TIM3_Init+0xe8>)
 8000d9a:	f007 fabd 	bl	8008318 <HAL_TIMEx_MasterConfigSynchronization>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8000da4:	f001 fc48 	bl	8002638 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000da8:	2360      	movs	r3, #96	; 0x60
 8000daa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000dac:	2300      	movs	r3, #0
 8000dae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000db0:	2300      	movs	r3, #0
 8000db2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000db4:	2300      	movs	r3, #0
 8000db6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000db8:	1d3b      	adds	r3, r7, #4
 8000dba:	2200      	movs	r2, #0
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4807      	ldr	r0, [pc, #28]	; (8000ddc <MX_TIM3_Init+0xe8>)
 8000dc0:	f006 fa72 	bl	80072a8 <HAL_TIM_PWM_ConfigChannel>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8000dca:	f001 fc35 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000dce:	4803      	ldr	r0, [pc, #12]	; (8000ddc <MX_TIM3_Init+0xe8>)
 8000dd0:	f001 ff52 	bl	8002c78 <HAL_TIM_MspPostInit>

}
 8000dd4:	bf00      	nop
 8000dd6:	3740      	adds	r7, #64	; 0x40
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	2002f468 	.word	0x2002f468
 8000de0:	40000400 	.word	0x40000400

08000de4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b08a      	sub	sp, #40	; 0x28
 8000de8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dea:	f107 031c 	add.w	r3, r7, #28
 8000dee:	2200      	movs	r2, #0
 8000df0:	601a      	str	r2, [r3, #0]
 8000df2:	605a      	str	r2, [r3, #4]
 8000df4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000df6:	463b      	mov	r3, r7
 8000df8:	2200      	movs	r2, #0
 8000dfa:	601a      	str	r2, [r3, #0]
 8000dfc:	605a      	str	r2, [r3, #4]
 8000dfe:	609a      	str	r2, [r3, #8]
 8000e00:	60da      	str	r2, [r3, #12]
 8000e02:	611a      	str	r2, [r3, #16]
 8000e04:	615a      	str	r2, [r3, #20]
 8000e06:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000e08:	4b21      	ldr	r3, [pc, #132]	; (8000e90 <MX_TIM4_Init+0xac>)
 8000e0a:	4a22      	ldr	r2, [pc, #136]	; (8000e94 <MX_TIM4_Init+0xb0>)
 8000e0c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000e0e:	4b20      	ldr	r3, [pc, #128]	; (8000e90 <MX_TIM4_Init+0xac>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e14:	4b1e      	ldr	r3, [pc, #120]	; (8000e90 <MX_TIM4_Init+0xac>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0;
 8000e1a:	4b1d      	ldr	r3, [pc, #116]	; (8000e90 <MX_TIM4_Init+0xac>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e20:	4b1b      	ldr	r3, [pc, #108]	; (8000e90 <MX_TIM4_Init+0xac>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e26:	4b1a      	ldr	r3, [pc, #104]	; (8000e90 <MX_TIM4_Init+0xac>)
 8000e28:	2280      	movs	r2, #128	; 0x80
 8000e2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000e2c:	4818      	ldr	r0, [pc, #96]	; (8000e90 <MX_TIM4_Init+0xac>)
 8000e2e:	f005 fd3a 	bl	80068a6 <HAL_TIM_PWM_Init>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8000e38:	f001 fbfe 	bl	8002638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000e3c:	2320      	movs	r3, #32
 8000e3e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e40:	2300      	movs	r3, #0
 8000e42:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000e44:	f107 031c 	add.w	r3, r7, #28
 8000e48:	4619      	mov	r1, r3
 8000e4a:	4811      	ldr	r0, [pc, #68]	; (8000e90 <MX_TIM4_Init+0xac>)
 8000e4c:	f007 fa64 	bl	8008318 <HAL_TIMEx_MasterConfigSynchronization>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8000e56:	f001 fbef 	bl	8002638 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e5a:	2360      	movs	r3, #96	; 0x60
 8000e5c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e62:	2300      	movs	r3, #0
 8000e64:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e66:	2300      	movs	r3, #0
 8000e68:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	4619      	mov	r1, r3
 8000e70:	4807      	ldr	r0, [pc, #28]	; (8000e90 <MX_TIM4_Init+0xac>)
 8000e72:	f006 fa19 	bl	80072a8 <HAL_TIM_PWM_ConfigChannel>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8000e7c:	f001 fbdc 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000e80:	4803      	ldr	r0, [pc, #12]	; (8000e90 <MX_TIM4_Init+0xac>)
 8000e82:	f001 fef9 	bl	8002c78 <HAL_TIM_MspPostInit>

}
 8000e86:	bf00      	nop
 8000e88:	3728      	adds	r7, #40	; 0x28
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	20004208 	.word	0x20004208
 8000e94:	40000800 	.word	0x40000800

08000e98 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b088      	sub	sp, #32
 8000e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e9e:	f107 0310 	add.w	r3, r7, #16
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	601a      	str	r2, [r3, #0]
 8000ea6:	605a      	str	r2, [r3, #4]
 8000ea8:	609a      	str	r2, [r3, #8]
 8000eaa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000eac:	1d3b      	adds	r3, r7, #4
 8000eae:	2200      	movs	r2, #0
 8000eb0:	601a      	str	r2, [r3, #0]
 8000eb2:	605a      	str	r2, [r3, #4]
 8000eb4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000eb6:	4b1d      	ldr	r3, [pc, #116]	; (8000f2c <MX_TIM5_Init+0x94>)
 8000eb8:	4a1d      	ldr	r2, [pc, #116]	; (8000f30 <MX_TIM5_Init+0x98>)
 8000eba:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8000ebc:	4b1b      	ldr	r3, [pc, #108]	; (8000f2c <MX_TIM5_Init+0x94>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ec2:	4b1a      	ldr	r3, [pc, #104]	; (8000f2c <MX_TIM5_Init+0x94>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = (21600/2) -1;
 8000ec8:	4b18      	ldr	r3, [pc, #96]	; (8000f2c <MX_TIM5_Init+0x94>)
 8000eca:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8000ece:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ed0:	4b16      	ldr	r3, [pc, #88]	; (8000f2c <MX_TIM5_Init+0x94>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ed6:	4b15      	ldr	r3, [pc, #84]	; (8000f2c <MX_TIM5_Init+0x94>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000edc:	4813      	ldr	r0, [pc, #76]	; (8000f2c <MX_TIM5_Init+0x94>)
 8000ede:	f005 fc62 	bl	80067a6 <HAL_TIM_Base_Init>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d001      	beq.n	8000eec <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8000ee8:	f001 fba6 	bl	8002638 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000eec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ef0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000ef2:	f107 0310 	add.w	r3, r7, #16
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	480c      	ldr	r0, [pc, #48]	; (8000f2c <MX_TIM5_Init+0x94>)
 8000efa:	f006 faed 	bl	80074d8 <HAL_TIM_ConfigClockSource>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8000f04:	f001 fb98 	bl	8002638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000f10:	1d3b      	adds	r3, r7, #4
 8000f12:	4619      	mov	r1, r3
 8000f14:	4805      	ldr	r0, [pc, #20]	; (8000f2c <MX_TIM5_Init+0x94>)
 8000f16:	f007 f9ff 	bl	8008318 <HAL_TIMEx_MasterConfigSynchronization>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d001      	beq.n	8000f24 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8000f20:	f001 fb8a 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000f24:	bf00      	nop
 8000f26:	3720      	adds	r7, #32
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	2002f428 	.word	0x2002f428
 8000f30:	40000c00 	.word	0x40000c00

08000f34 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f3a:	1d3b      	adds	r3, r7, #4
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	605a      	str	r2, [r3, #4]
 8000f42:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000f44:	4b14      	ldr	r3, [pc, #80]	; (8000f98 <MX_TIM6_Init+0x64>)
 8000f46:	4a15      	ldr	r2, [pc, #84]	; (8000f9c <MX_TIM6_Init+0x68>)
 8000f48:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8000f4a:	4b13      	ldr	r3, [pc, #76]	; (8000f98 <MX_TIM6_Init+0x64>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f50:	4b11      	ldr	r3, [pc, #68]	; (8000f98 <MX_TIM6_Init+0x64>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4898-1;
 8000f56:	4b10      	ldr	r3, [pc, #64]	; (8000f98 <MX_TIM6_Init+0x64>)
 8000f58:	f241 3221 	movw	r2, #4897	; 0x1321
 8000f5c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f5e:	4b0e      	ldr	r3, [pc, #56]	; (8000f98 <MX_TIM6_Init+0x64>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000f64:	480c      	ldr	r0, [pc, #48]	; (8000f98 <MX_TIM6_Init+0x64>)
 8000f66:	f005 fc1e 	bl	80067a6 <HAL_TIM_Base_Init>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000f70:	f001 fb62 	bl	8002638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000f74:	2320      	movs	r3, #32
 8000f76:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000f7c:	1d3b      	adds	r3, r7, #4
 8000f7e:	4619      	mov	r1, r3
 8000f80:	4805      	ldr	r0, [pc, #20]	; (8000f98 <MX_TIM6_Init+0x64>)
 8000f82:	f007 f9c9 	bl	8008318 <HAL_TIMEx_MasterConfigSynchronization>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000f8c:	f001 fb54 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000f90:	bf00      	nop
 8000f92:	3710      	adds	r7, #16
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	2002f730 	.word	0x2002f730
 8000f9c:	40001000 	.word	0x40001000

08000fa0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b09e      	sub	sp, #120	; 0x78
 8000fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fa6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000faa:	2200      	movs	r2, #0
 8000fac:	601a      	str	r2, [r3, #0]
 8000fae:	605a      	str	r2, [r3, #4]
 8000fb0:	609a      	str	r2, [r3, #8]
 8000fb2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000fb4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fc4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fd0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	60da      	str	r2, [r3, #12]
 8000fde:	611a      	str	r2, [r3, #16]
 8000fe0:	615a      	str	r2, [r3, #20]
 8000fe2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000fe4:	463b      	mov	r3, r7
 8000fe6:	222c      	movs	r2, #44	; 0x2c
 8000fe8:	2100      	movs	r1, #0
 8000fea:	4618      	mov	r0, r3
 8000fec:	f008 fad4 	bl	8009598 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000ff0:	4b4f      	ldr	r3, [pc, #316]	; (8001130 <MX_TIM8_Init+0x190>)
 8000ff2:	4a50      	ldr	r2, [pc, #320]	; (8001134 <MX_TIM8_Init+0x194>)
 8000ff4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8000ff6:	4b4e      	ldr	r3, [pc, #312]	; (8001130 <MX_TIM8_Init+0x190>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ffc:	4b4c      	ldr	r3, [pc, #304]	; (8001130 <MX_TIM8_Init+0x190>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 108-1;
 8001002:	4b4b      	ldr	r3, [pc, #300]	; (8001130 <MX_TIM8_Init+0x190>)
 8001004:	226b      	movs	r2, #107	; 0x6b
 8001006:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001008:	4b49      	ldr	r3, [pc, #292]	; (8001130 <MX_TIM8_Init+0x190>)
 800100a:	2200      	movs	r2, #0
 800100c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 24;
 800100e:	4b48      	ldr	r3, [pc, #288]	; (8001130 <MX_TIM8_Init+0x190>)
 8001010:	2218      	movs	r2, #24
 8001012:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001014:	4b46      	ldr	r3, [pc, #280]	; (8001130 <MX_TIM8_Init+0x190>)
 8001016:	2200      	movs	r2, #0
 8001018:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800101a:	4845      	ldr	r0, [pc, #276]	; (8001130 <MX_TIM8_Init+0x190>)
 800101c:	f005 fbc3 	bl	80067a6 <HAL_TIM_Base_Init>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8001026:	f001 fb07 	bl	8002638 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800102a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800102e:	66bb      	str	r3, [r7, #104]	; 0x68
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001030:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001034:	4619      	mov	r1, r3
 8001036:	483e      	ldr	r0, [pc, #248]	; (8001130 <MX_TIM8_Init+0x190>)
 8001038:	f006 fa4e 	bl	80074d8 <HAL_TIM_ConfigClockSource>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001042:	f001 faf9 	bl	8002638 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001046:	483a      	ldr	r0, [pc, #232]	; (8001130 <MX_TIM8_Init+0x190>)
 8001048:	f005 fc2d 	bl	80068a6 <HAL_TIM_PWM_Init>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <MX_TIM8_Init+0xb6>
  {
    Error_Handler();
 8001052:	f001 faf1 	bl	8002638 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim8, TIM_OPMODE_SINGLE) != HAL_OK)
 8001056:	2108      	movs	r1, #8
 8001058:	4835      	ldr	r0, [pc, #212]	; (8001130 <MX_TIM8_Init+0x190>)
 800105a:	f005 ff23 	bl	8006ea4 <HAL_TIM_OnePulse_Init>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <MX_TIM8_Init+0xc8>
  {
    Error_Handler();
 8001064:	f001 fae8 	bl	8002638 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8001068:	2306      	movs	r3, #6
 800106a:	657b      	str	r3, [r7, #84]	; 0x54
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800106c:	2300      	movs	r3, #0
 800106e:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 8001070:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001074:	4619      	mov	r1, r3
 8001076:	482e      	ldr	r0, [pc, #184]	; (8001130 <MX_TIM8_Init+0x190>)
 8001078:	f006 fae8 	bl	800764c <HAL_TIM_SlaveConfigSynchro>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_TIM8_Init+0xe6>
  {
    Error_Handler();
 8001082:	f001 fad9 	bl	8002638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001086:	2300      	movs	r3, #0
 8001088:	64bb      	str	r3, [r7, #72]	; 0x48
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800108a:	2300      	movs	r3, #0
 800108c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800108e:	2300      	movs	r3, #0
 8001090:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001092:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001096:	4619      	mov	r1, r3
 8001098:	4825      	ldr	r0, [pc, #148]	; (8001130 <MX_TIM8_Init+0x190>)
 800109a:	f007 f93d 	bl	8008318 <HAL_TIMEx_MasterConfigSynchronization>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 80010a4:	f001 fac8 	bl	8002638 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80010a8:	2370      	movs	r3, #112	; 0x70
 80010aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 54;
 80010ac:	2336      	movs	r3, #54	; 0x36
 80010ae:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010b0:	2300      	movs	r3, #0
 80010b2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010b4:	2300      	movs	r3, #0
 80010b6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010b8:	2300      	movs	r3, #0
 80010ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010bc:	2300      	movs	r3, #0
 80010be:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010c0:	2300      	movs	r3, #0
 80010c2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010c8:	2200      	movs	r2, #0
 80010ca:	4619      	mov	r1, r3
 80010cc:	4818      	ldr	r0, [pc, #96]	; (8001130 <MX_TIM8_Init+0x190>)
 80010ce:	f006 f8eb 	bl	80072a8 <HAL_TIM_PWM_ConfigChannel>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_TIM8_Init+0x13c>
  {
    Error_Handler();
 80010d8:	f001 faae 	bl	8002638 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80010dc:	2300      	movs	r3, #0
 80010de:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80010e0:	2300      	movs	r3, #0
 80010e2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80010e4:	2300      	movs	r3, #0
 80010e6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80010ec:	2300      	movs	r3, #0
 80010ee:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80010f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010f4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80010fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001102:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001104:	2300      	movs	r3, #0
 8001106:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001108:	2300      	movs	r3, #0
 800110a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800110c:	463b      	mov	r3, r7
 800110e:	4619      	mov	r1, r3
 8001110:	4807      	ldr	r0, [pc, #28]	; (8001130 <MX_TIM8_Init+0x190>)
 8001112:	f007 f98f 	bl	8008434 <HAL_TIMEx_ConfigBreakDeadTime>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_TIM8_Init+0x180>
  {
    Error_Handler();
 800111c:	f001 fa8c 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001120:	4803      	ldr	r0, [pc, #12]	; (8001130 <MX_TIM8_Init+0x190>)
 8001122:	f001 fda9 	bl	8002c78 <HAL_TIM_MspPostInit>

}
 8001126:	bf00      	nop
 8001128:	3778      	adds	r7, #120	; 0x78
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	200041c8 	.word	0x200041c8
 8001134:	40010400 	.word	0x40010400

08001138 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800113c:	4b14      	ldr	r3, [pc, #80]	; (8001190 <MX_UART5_Init+0x58>)
 800113e:	4a15      	ldr	r2, [pc, #84]	; (8001194 <MX_UART5_Init+0x5c>)
 8001140:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001142:	4b13      	ldr	r3, [pc, #76]	; (8001190 <MX_UART5_Init+0x58>)
 8001144:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001148:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800114a:	4b11      	ldr	r3, [pc, #68]	; (8001190 <MX_UART5_Init+0x58>)
 800114c:	2200      	movs	r2, #0
 800114e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001150:	4b0f      	ldr	r3, [pc, #60]	; (8001190 <MX_UART5_Init+0x58>)
 8001152:	2200      	movs	r2, #0
 8001154:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001156:	4b0e      	ldr	r3, [pc, #56]	; (8001190 <MX_UART5_Init+0x58>)
 8001158:	2200      	movs	r2, #0
 800115a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800115c:	4b0c      	ldr	r3, [pc, #48]	; (8001190 <MX_UART5_Init+0x58>)
 800115e:	220c      	movs	r2, #12
 8001160:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001162:	4b0b      	ldr	r3, [pc, #44]	; (8001190 <MX_UART5_Init+0x58>)
 8001164:	2200      	movs	r2, #0
 8001166:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001168:	4b09      	ldr	r3, [pc, #36]	; (8001190 <MX_UART5_Init+0x58>)
 800116a:	2200      	movs	r2, #0
 800116c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800116e:	4b08      	ldr	r3, [pc, #32]	; (8001190 <MX_UART5_Init+0x58>)
 8001170:	2200      	movs	r2, #0
 8001172:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001174:	4b06      	ldr	r3, [pc, #24]	; (8001190 <MX_UART5_Init+0x58>)
 8001176:	2200      	movs	r2, #0
 8001178:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800117a:	4805      	ldr	r0, [pc, #20]	; (8001190 <MX_UART5_Init+0x58>)
 800117c:	f007 f9f6 	bl	800856c <HAL_UART_Init>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_UART5_Init+0x52>
  {
    Error_Handler();
 8001186:	f001 fa57 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800118a:	bf00      	nop
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	2002f4c0 	.word	0x2002f4c0
 8001194:	40005000 	.word	0x40005000

08001198 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 800119c:	4b14      	ldr	r3, [pc, #80]	; (80011f0 <MX_UART7_Init+0x58>)
 800119e:	4a15      	ldr	r2, [pc, #84]	; (80011f4 <MX_UART7_Init+0x5c>)
 80011a0:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 80011a2:	4b13      	ldr	r3, [pc, #76]	; (80011f0 <MX_UART7_Init+0x58>)
 80011a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011a8:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 80011aa:	4b11      	ldr	r3, [pc, #68]	; (80011f0 <MX_UART7_Init+0x58>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80011b0:	4b0f      	ldr	r3, [pc, #60]	; (80011f0 <MX_UART7_Init+0x58>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 80011b6:	4b0e      	ldr	r3, [pc, #56]	; (80011f0 <MX_UART7_Init+0x58>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80011bc:	4b0c      	ldr	r3, [pc, #48]	; (80011f0 <MX_UART7_Init+0x58>)
 80011be:	220c      	movs	r2, #12
 80011c0:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011c2:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <MX_UART7_Init+0x58>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80011c8:	4b09      	ldr	r3, [pc, #36]	; (80011f0 <MX_UART7_Init+0x58>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011ce:	4b08      	ldr	r3, [pc, #32]	; (80011f0 <MX_UART7_Init+0x58>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011d4:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <MX_UART7_Init+0x58>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80011da:	4805      	ldr	r0, [pc, #20]	; (80011f0 <MX_UART7_Init+0x58>)
 80011dc:	f007 f9c6 	bl	800856c <HAL_UART_Init>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_UART7_Init+0x52>
  {
    Error_Handler();
 80011e6:	f001 fa27 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20004148 	.word	0x20004148
 80011f4:	40007800 	.word	0x40007800

080011f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011fc:	4b14      	ldr	r3, [pc, #80]	; (8001250 <MX_USART1_UART_Init+0x58>)
 80011fe:	4a15      	ldr	r2, [pc, #84]	; (8001254 <MX_USART1_UART_Init+0x5c>)
 8001200:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001202:	4b13      	ldr	r3, [pc, #76]	; (8001250 <MX_USART1_UART_Init+0x58>)
 8001204:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001208:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800120a:	4b11      	ldr	r3, [pc, #68]	; (8001250 <MX_USART1_UART_Init+0x58>)
 800120c:	2200      	movs	r2, #0
 800120e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001210:	4b0f      	ldr	r3, [pc, #60]	; (8001250 <MX_USART1_UART_Init+0x58>)
 8001212:	2200      	movs	r2, #0
 8001214:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001216:	4b0e      	ldr	r3, [pc, #56]	; (8001250 <MX_USART1_UART_Init+0x58>)
 8001218:	2200      	movs	r2, #0
 800121a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800121c:	4b0c      	ldr	r3, [pc, #48]	; (8001250 <MX_USART1_UART_Init+0x58>)
 800121e:	220c      	movs	r2, #12
 8001220:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001222:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <MX_USART1_UART_Init+0x58>)
 8001224:	2200      	movs	r2, #0
 8001226:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001228:	4b09      	ldr	r3, [pc, #36]	; (8001250 <MX_USART1_UART_Init+0x58>)
 800122a:	2200      	movs	r2, #0
 800122c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800122e:	4b08      	ldr	r3, [pc, #32]	; (8001250 <MX_USART1_UART_Init+0x58>)
 8001230:	2200      	movs	r2, #0
 8001232:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001234:	4b06      	ldr	r3, [pc, #24]	; (8001250 <MX_USART1_UART_Init+0x58>)
 8001236:	2200      	movs	r2, #0
 8001238:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800123a:	4805      	ldr	r0, [pc, #20]	; (8001250 <MX_USART1_UART_Init+0x58>)
 800123c:	f007 f996 	bl	800856c <HAL_UART_Init>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001246:	f001 f9f7 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	2002f588 	.word	0x2002f588
 8001254:	40011000 	.word	0x40011000

08001258 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800125c:	4b14      	ldr	r3, [pc, #80]	; (80012b0 <MX_USART2_UART_Init+0x58>)
 800125e:	4a15      	ldr	r2, [pc, #84]	; (80012b4 <MX_USART2_UART_Init+0x5c>)
 8001260:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001262:	4b13      	ldr	r3, [pc, #76]	; (80012b0 <MX_USART2_UART_Init+0x58>)
 8001264:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001268:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800126a:	4b11      	ldr	r3, [pc, #68]	; (80012b0 <MX_USART2_UART_Init+0x58>)
 800126c:	2200      	movs	r2, #0
 800126e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001270:	4b0f      	ldr	r3, [pc, #60]	; (80012b0 <MX_USART2_UART_Init+0x58>)
 8001272:	2200      	movs	r2, #0
 8001274:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001276:	4b0e      	ldr	r3, [pc, #56]	; (80012b0 <MX_USART2_UART_Init+0x58>)
 8001278:	2200      	movs	r2, #0
 800127a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800127c:	4b0c      	ldr	r3, [pc, #48]	; (80012b0 <MX_USART2_UART_Init+0x58>)
 800127e:	220c      	movs	r2, #12
 8001280:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001282:	4b0b      	ldr	r3, [pc, #44]	; (80012b0 <MX_USART2_UART_Init+0x58>)
 8001284:	2200      	movs	r2, #0
 8001286:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001288:	4b09      	ldr	r3, [pc, #36]	; (80012b0 <MX_USART2_UART_Init+0x58>)
 800128a:	2200      	movs	r2, #0
 800128c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800128e:	4b08      	ldr	r3, [pc, #32]	; (80012b0 <MX_USART2_UART_Init+0x58>)
 8001290:	2200      	movs	r2, #0
 8001292:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001294:	4b06      	ldr	r3, [pc, #24]	; (80012b0 <MX_USART2_UART_Init+0x58>)
 8001296:	2200      	movs	r2, #0
 8001298:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800129a:	4805      	ldr	r0, [pc, #20]	; (80012b0 <MX_USART2_UART_Init+0x58>)
 800129c:	f007 f966 	bl	800856c <HAL_UART_Init>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80012a6:	f001 f9c7 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012aa:	bf00      	nop
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	2002f858 	.word	0x2002f858
 80012b4:	40004400 	.word	0x40004400

080012b8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80012bc:	4b13      	ldr	r3, [pc, #76]	; (800130c <MX_USART3_UART_Init+0x54>)
 80012be:	4a14      	ldr	r2, [pc, #80]	; (8001310 <MX_USART3_UART_Init+0x58>)
 80012c0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 2000000;
 80012c2:	4b12      	ldr	r3, [pc, #72]	; (800130c <MX_USART3_UART_Init+0x54>)
 80012c4:	4a13      	ldr	r2, [pc, #76]	; (8001314 <MX_USART3_UART_Init+0x5c>)
 80012c6:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80012c8:	4b10      	ldr	r3, [pc, #64]	; (800130c <MX_USART3_UART_Init+0x54>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80012ce:	4b0f      	ldr	r3, [pc, #60]	; (800130c <MX_USART3_UART_Init+0x54>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80012d4:	4b0d      	ldr	r3, [pc, #52]	; (800130c <MX_USART3_UART_Init+0x54>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80012da:	4b0c      	ldr	r3, [pc, #48]	; (800130c <MX_USART3_UART_Init+0x54>)
 80012dc:	220c      	movs	r2, #12
 80012de:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012e0:	4b0a      	ldr	r3, [pc, #40]	; (800130c <MX_USART3_UART_Init+0x54>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80012e6:	4b09      	ldr	r3, [pc, #36]	; (800130c <MX_USART3_UART_Init+0x54>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012ec:	4b07      	ldr	r3, [pc, #28]	; (800130c <MX_USART3_UART_Init+0x54>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012f2:	4b06      	ldr	r3, [pc, #24]	; (800130c <MX_USART3_UART_Init+0x54>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80012f8:	4804      	ldr	r0, [pc, #16]	; (800130c <MX_USART3_UART_Init+0x54>)
 80012fa:	f007 f937 	bl	800856c <HAL_UART_Init>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_USART3_UART_Init+0x50>
  {
    Error_Handler();
 8001304:	f001 f998 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20004248 	.word	0x20004248
 8001310:	40004800 	.word	0x40004800
 8001314:	001e8480 	.word	0x001e8480

08001318 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800131e:	4b1a      	ldr	r3, [pc, #104]	; (8001388 <MX_DMA_Init+0x70>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001322:	4a19      	ldr	r2, [pc, #100]	; (8001388 <MX_DMA_Init+0x70>)
 8001324:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001328:	6313      	str	r3, [r2, #48]	; 0x30
 800132a:	4b17      	ldr	r3, [pc, #92]	; (8001388 <MX_DMA_Init+0x70>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001332:	607b      	str	r3, [r7, #4]
 8001334:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001336:	4b14      	ldr	r3, [pc, #80]	; (8001388 <MX_DMA_Init+0x70>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133a:	4a13      	ldr	r2, [pc, #76]	; (8001388 <MX_DMA_Init+0x70>)
 800133c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001340:	6313      	str	r3, [r2, #48]	; 0x30
 8001342:	4b11      	ldr	r3, [pc, #68]	; (8001388 <MX_DMA_Init+0x70>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001346:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800134a:	603b      	str	r3, [r7, #0]
 800134c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800134e:	2200      	movs	r2, #0
 8001350:	2100      	movs	r1, #0
 8001352:	2010      	movs	r0, #16
 8001354:	f002 fcc7 	bl	8003ce6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001358:	2010      	movs	r0, #16
 800135a:	f002 fce0 	bl	8003d1e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800135e:	2200      	movs	r2, #0
 8001360:	2100      	movs	r1, #0
 8001362:	2038      	movs	r0, #56	; 0x38
 8001364:	f002 fcbf 	bl	8003ce6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001368:	2038      	movs	r0, #56	; 0x38
 800136a:	f002 fcd8 	bl	8003d1e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 800136e:	2200      	movs	r2, #0
 8001370:	2100      	movs	r1, #0
 8001372:	203c      	movs	r0, #60	; 0x3c
 8001374:	f002 fcb7 	bl	8003ce6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001378:	203c      	movs	r0, #60	; 0x3c
 800137a:	f002 fcd0 	bl	8003d1e <HAL_NVIC_EnableIRQ>

}
 800137e:	bf00      	nop
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40023800 	.word	0x40023800

0800138c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b08c      	sub	sp, #48	; 0x30
 8001390:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001392:	f107 031c 	add.w	r3, r7, #28
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]
 800139c:	609a      	str	r2, [r3, #8]
 800139e:	60da      	str	r2, [r3, #12]
 80013a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013a2:	4b40      	ldr	r3, [pc, #256]	; (80014a4 <MX_GPIO_Init+0x118>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	4a3f      	ldr	r2, [pc, #252]	; (80014a4 <MX_GPIO_Init+0x118>)
 80013a8:	f043 0310 	orr.w	r3, r3, #16
 80013ac:	6313      	str	r3, [r2, #48]	; 0x30
 80013ae:	4b3d      	ldr	r3, [pc, #244]	; (80014a4 <MX_GPIO_Init+0x118>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	f003 0310 	and.w	r3, r3, #16
 80013b6:	61bb      	str	r3, [r7, #24]
 80013b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ba:	4b3a      	ldr	r3, [pc, #232]	; (80014a4 <MX_GPIO_Init+0x118>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013be:	4a39      	ldr	r2, [pc, #228]	; (80014a4 <MX_GPIO_Init+0x118>)
 80013c0:	f043 0304 	orr.w	r3, r3, #4
 80013c4:	6313      	str	r3, [r2, #48]	; 0x30
 80013c6:	4b37      	ldr	r3, [pc, #220]	; (80014a4 <MX_GPIO_Init+0x118>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ca:	f003 0304 	and.w	r3, r3, #4
 80013ce:	617b      	str	r3, [r7, #20]
 80013d0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013d2:	4b34      	ldr	r3, [pc, #208]	; (80014a4 <MX_GPIO_Init+0x118>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d6:	4a33      	ldr	r2, [pc, #204]	; (80014a4 <MX_GPIO_Init+0x118>)
 80013d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013dc:	6313      	str	r3, [r2, #48]	; 0x30
 80013de:	4b31      	ldr	r3, [pc, #196]	; (80014a4 <MX_GPIO_Init+0x118>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013e6:	613b      	str	r3, [r7, #16]
 80013e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ea:	4b2e      	ldr	r3, [pc, #184]	; (80014a4 <MX_GPIO_Init+0x118>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ee:	4a2d      	ldr	r2, [pc, #180]	; (80014a4 <MX_GPIO_Init+0x118>)
 80013f0:	f043 0301 	orr.w	r3, r3, #1
 80013f4:	6313      	str	r3, [r2, #48]	; 0x30
 80013f6:	4b2b      	ldr	r3, [pc, #172]	; (80014a4 <MX_GPIO_Init+0x118>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fa:	f003 0301 	and.w	r3, r3, #1
 80013fe:	60fb      	str	r3, [r7, #12]
 8001400:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001402:	4b28      	ldr	r3, [pc, #160]	; (80014a4 <MX_GPIO_Init+0x118>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	4a27      	ldr	r2, [pc, #156]	; (80014a4 <MX_GPIO_Init+0x118>)
 8001408:	f043 0302 	orr.w	r3, r3, #2
 800140c:	6313      	str	r3, [r2, #48]	; 0x30
 800140e:	4b25      	ldr	r3, [pc, #148]	; (80014a4 <MX_GPIO_Init+0x118>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	f003 0302 	and.w	r3, r3, #2
 8001416:	60bb      	str	r3, [r7, #8]
 8001418:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800141a:	4b22      	ldr	r3, [pc, #136]	; (80014a4 <MX_GPIO_Init+0x118>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141e:	4a21      	ldr	r2, [pc, #132]	; (80014a4 <MX_GPIO_Init+0x118>)
 8001420:	f043 0308 	orr.w	r3, r3, #8
 8001424:	6313      	str	r3, [r2, #48]	; 0x30
 8001426:	4b1f      	ldr	r3, [pc, #124]	; (80014a4 <MX_GPIO_Init+0x118>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142a:	f003 0308 	and.w	r3, r3, #8
 800142e:	607b      	str	r3, [r7, #4]
 8001430:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SN6505_EN_GPIO_Port, SN6505_EN_Pin, GPIO_PIN_RESET);
 8001432:	2200      	movs	r2, #0
 8001434:	2108      	movs	r1, #8
 8001436:	481c      	ldr	r0, [pc, #112]	; (80014a8 <MX_GPIO_Init+0x11c>)
 8001438:	f003 f9ce 	bl	80047d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED1_R_Pin|LED1_G_Pin|LED1_B_Pin|SN6505_END11_Pin 
 800143c:	2200      	movs	r2, #0
 800143e:	f64e 717f 	movw	r1, #61311	; 0xef7f
 8001442:	481a      	ldr	r0, [pc, #104]	; (80014ac <MX_GPIO_Init+0x120>)
 8001444:	f003 f9c8 	bl	80047d8 <HAL_GPIO_WritePin>
                          |LED2_Pin|LED3_Pin|LED4_Pin|Switches_driver_enable_Pin 
                          |S1_Pin|S2_Pin|S3_Pin|S4_Pin 
                          |S5_Pin|S6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : SN6505_EN_Pin */
  GPIO_InitStruct.Pin = SN6505_EN_Pin;
 8001448:	2308      	movs	r3, #8
 800144a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144c:	2301      	movs	r3, #1
 800144e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001454:	2300      	movs	r3, #0
 8001456:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SN6505_EN_GPIO_Port, &GPIO_InitStruct);
 8001458:	f107 031c 	add.w	r3, r7, #28
 800145c:	4619      	mov	r1, r3
 800145e:	4812      	ldr	r0, [pc, #72]	; (80014a8 <MX_GPIO_Init+0x11c>)
 8001460:	f003 f810 	bl	8004484 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_R_Pin LED1_G_Pin LED1_B_Pin SN6505_END11_Pin 
                           LED2_Pin LED3_Pin LED4_Pin Switches_driver_enable_Pin 
                           S1_Pin S2_Pin S3_Pin S4_Pin 
                           S5_Pin S6_Pin */
  GPIO_InitStruct.Pin = LED1_R_Pin|LED1_G_Pin|LED1_B_Pin|SN6505_END11_Pin 
 8001464:	f64e 737f 	movw	r3, #61311	; 0xef7f
 8001468:	61fb      	str	r3, [r7, #28]
                          |LED2_Pin|LED3_Pin|LED4_Pin|Switches_driver_enable_Pin 
                          |S1_Pin|S2_Pin|S3_Pin|S4_Pin 
                          |S5_Pin|S6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800146a:	2301      	movs	r3, #1
 800146c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146e:	2300      	movs	r3, #0
 8001470:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001472:	2300      	movs	r3, #0
 8001474:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001476:	f107 031c 	add.w	r3, r7, #28
 800147a:	4619      	mov	r1, r3
 800147c:	480b      	ldr	r0, [pc, #44]	; (80014ac <MX_GPIO_Init+0x120>)
 800147e:	f003 f801 	bl	8004484 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN1_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin|BTN2_Pin;
 8001482:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001486:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001488:	2300      	movs	r3, #0
 800148a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	2300      	movs	r3, #0
 800148e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001490:	f107 031c 	add.w	r3, r7, #28
 8001494:	4619      	mov	r1, r3
 8001496:	4804      	ldr	r0, [pc, #16]	; (80014a8 <MX_GPIO_Init+0x11c>)
 8001498:	f002 fff4 	bl	8004484 <HAL_GPIO_Init>

}
 800149c:	bf00      	nop
 800149e:	3730      	adds	r7, #48	; 0x30
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	40023800 	.word	0x40023800
 80014a8:	40020800 	.word	0x40020800
 80014ac:	40020c00 	.word	0x40020c00

080014b0 <runMeasurementMethod>:

/* USER CODE BEGIN 4 */

void runMeasurementMethod() {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0

	//if measurement method is set, run the polarization sequence
	if ((state.remainingMeasurements > 0) || (state.remainingMeasurements == -1) && ((state.extAdcActiveState == 1) || (state.intAdcActiveState == 1) || (state.compActiveState == 1))) {
 80014b4:	4b1a      	ldr	r3, [pc, #104]	; (8001520 <runMeasurementMethod+0x70>)
 80014b6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	dc11      	bgt.n	80014e2 <runMeasurementMethod+0x32>
 80014be:	4b18      	ldr	r3, [pc, #96]	; (8001520 <runMeasurementMethod+0x70>)
 80014c0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80014c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014c8:	d128      	bne.n	800151c <runMeasurementMethod+0x6c>
 80014ca:	4b15      	ldr	r3, [pc, #84]	; (8001520 <runMeasurementMethod+0x70>)
 80014cc:	78db      	ldrb	r3, [r3, #3]
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d007      	beq.n	80014e2 <runMeasurementMethod+0x32>
 80014d2:	4b13      	ldr	r3, [pc, #76]	; (8001520 <runMeasurementMethod+0x70>)
 80014d4:	791b      	ldrb	r3, [r3, #4]
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d003      	beq.n	80014e2 <runMeasurementMethod+0x32>
 80014da:	4b11      	ldr	r3, [pc, #68]	; (8001520 <runMeasurementMethod+0x70>)
 80014dc:	795b      	ldrb	r3, [r3, #5]
 80014de:	2b01      	cmp	r3, #1
 80014e0:	d11c      	bne.n	800151c <runMeasurementMethod+0x6c>
		runPolarizationSequence();
 80014e2:	f000 f81f 	bl	8001524 <runPolarizationSequence>
		// check, if there isn't new user update before starting measurement
		parseText();
 80014e6:	f000 fc1b 	bl	8001d20 <parseText>
		if (stateCanBeUpdated()) {
 80014ea:	f001 f831 	bl	8002550 <stateCanBeUpdated>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <runMeasurementMethod+0x48>
			updateState();
 80014f4:	f001 f80c 	bl	8002510 <updateState>
		}
		if (state.intAdcActiveState == 1) {
 80014f8:	4b09      	ldr	r3, [pc, #36]	; (8001520 <runMeasurementMethod+0x70>)
 80014fa:	791b      	ldrb	r3, [r3, #4]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d101      	bne.n	8001504 <runMeasurementMethod+0x54>
			measureWithIntADC();
 8001500:	f000 f9f4 	bl	80018ec <measureWithIntADC>
		}
		if (state.extAdcActiveState == 1) {
 8001504:	4b06      	ldr	r3, [pc, #24]	; (8001520 <runMeasurementMethod+0x70>)
 8001506:	78db      	ldrb	r3, [r3, #3]
 8001508:	2b01      	cmp	r3, #1
 800150a:	d101      	bne.n	8001510 <runMeasurementMethod+0x60>
			measureWithExtADC();
 800150c:	f000 f9be 	bl	800188c <measureWithExtADC>
		}
		if (state.compActiveState == 1) {
 8001510:	4b03      	ldr	r3, [pc, #12]	; (8001520 <runMeasurementMethod+0x70>)
 8001512:	795b      	ldrb	r3, [r3, #5]
 8001514:	2b01      	cmp	r3, #1
 8001516:	d101      	bne.n	800151c <runMeasurementMethod+0x6c>
			measureWithComp();
 8001518:	f000 fa0c 	bl	8001934 <measureWithComp>
		}
	}
}
 800151c:	bf00      	nop
 800151e:	bd80      	pop	{r7, pc}
 8001520:	2002f4a8 	.word	0x2002f4a8

08001524 <runPolarizationSequence>:

void runPolarizationSequence() {
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0

	//polarization phase will be ready after measurements
	state.preparedToRunPolarizationPhase = 0;
 8001528:	4b69      	ldr	r3, [pc, #420]	; (80016d0 <runPolarizationSequence+0x1ac>)
 800152a:	2200      	movs	r2, #0
 800152c:	745a      	strb	r2, [r3, #17]
	state.index++;
 800152e:	4b68      	ldr	r3, [pc, #416]	; (80016d0 <runPolarizationSequence+0x1ac>)
 8001530:	695b      	ldr	r3, [r3, #20]
 8001532:	3301      	adds	r3, #1
 8001534:	4a66      	ldr	r2, [pc, #408]	; (80016d0 <runPolarizationSequence+0x1ac>)
 8001536:	6153      	str	r3, [r2, #20]
	// visualise
	set_LED1(1, 1, 1);
 8001538:	2201      	movs	r2, #1
 800153a:	2101      	movs	r1, #1
 800153c:	2001      	movs	r0, #1
 800153e:	f000 f8cd 	bl	80016dc <set_LED1>
	//run sequnece T2 - prepare for polarization
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 1);
 8001542:	2201      	movs	r2, #1
 8001544:	2102      	movs	r1, #2
 8001546:	4863      	ldr	r0, [pc, #396]	; (80016d4 <runPolarizationSequence+0x1b0>)
 8001548:	f003 f946 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 800154c:	2200      	movs	r2, #0
 800154e:	2104      	movs	r1, #4
 8001550:	4860      	ldr	r0, [pc, #384]	; (80016d4 <runPolarizationSequence+0x1b0>)
 8001552:	f003 f941 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 8001556:	2201      	movs	r2, #1
 8001558:	2108      	movs	r1, #8
 800155a:	485e      	ldr	r0, [pc, #376]	; (80016d4 <runPolarizationSequence+0x1b0>)
 800155c:	f003 f93c 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 8001560:	2200      	movs	r2, #0
 8001562:	2110      	movs	r1, #16
 8001564:	485b      	ldr	r0, [pc, #364]	; (80016d4 <runPolarizationSequence+0x1b0>)
 8001566:	f003 f937 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
 800156a:	2200      	movs	r2, #0
 800156c:	2120      	movs	r1, #32
 800156e:	4859      	ldr	r0, [pc, #356]	; (80016d4 <runPolarizationSequence+0x1b0>)
 8001570:	f003 f932 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 1);
 8001574:	2201      	movs	r2, #1
 8001576:	2140      	movs	r1, #64	; 0x40
 8001578:	4856      	ldr	r0, [pc, #344]	; (80016d4 <runPolarizationSequence+0x1b0>)
 800157a:	f003 f92d 	bl	80047d8 <HAL_GPIO_WritePin>
	delay_ms(5);
 800157e:	2005      	movs	r0, #5
 8001580:	f000 f96c 	bl	800185c <delay_ms>

	//run sequnece T3 - Polarization phase
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 1);
 8001584:	2201      	movs	r2, #1
 8001586:	2102      	movs	r1, #2
 8001588:	4852      	ldr	r0, [pc, #328]	; (80016d4 <runPolarizationSequence+0x1b0>)
 800158a:	f003 f925 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 800158e:	2200      	movs	r2, #0
 8001590:	2104      	movs	r1, #4
 8001592:	4850      	ldr	r0, [pc, #320]	; (80016d4 <runPolarizationSequence+0x1b0>)
 8001594:	f003 f920 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 8001598:	2201      	movs	r2, #1
 800159a:	2108      	movs	r1, #8
 800159c:	484d      	ldr	r0, [pc, #308]	; (80016d4 <runPolarizationSequence+0x1b0>)
 800159e:	f003 f91b 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 1);
 80015a2:	2201      	movs	r2, #1
 80015a4:	2110      	movs	r1, #16
 80015a6:	484b      	ldr	r0, [pc, #300]	; (80016d4 <runPolarizationSequence+0x1b0>)
 80015a8:	f003 f916 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
 80015ac:	2200      	movs	r2, #0
 80015ae:	2120      	movs	r1, #32
 80015b0:	4848      	ldr	r0, [pc, #288]	; (80016d4 <runPolarizationSequence+0x1b0>)
 80015b2:	f003 f911 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 1);
 80015b6:	2201      	movs	r2, #1
 80015b8:	2140      	movs	r1, #64	; 0x40
 80015ba:	4846      	ldr	r0, [pc, #280]	; (80016d4 <runPolarizationSequence+0x1b0>)
 80015bc:	f003 f90c 	bl	80047d8 <HAL_GPIO_WritePin>
	delay_ms(polarizationTime);
 80015c0:	4b45      	ldr	r3, [pc, #276]	; (80016d8 <runPolarizationSequence+0x1b4>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f000 f949 	bl	800185c <delay_ms>

	//run sequnece T4 - Coil discharge
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 0);
 80015ca:	2200      	movs	r2, #0
 80015cc:	2102      	movs	r1, #2
 80015ce:	4841      	ldr	r0, [pc, #260]	; (80016d4 <runPolarizationSequence+0x1b0>)
 80015d0:	f003 f902 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 80015d4:	2200      	movs	r2, #0
 80015d6:	2104      	movs	r1, #4
 80015d8:	483e      	ldr	r0, [pc, #248]	; (80016d4 <runPolarizationSequence+0x1b0>)
 80015da:	f003 f8fd 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 80015de:	2201      	movs	r2, #1
 80015e0:	2108      	movs	r1, #8
 80015e2:	483c      	ldr	r0, [pc, #240]	; (80016d4 <runPolarizationSequence+0x1b0>)
 80015e4:	f003 f8f8 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 80015e8:	2200      	movs	r2, #0
 80015ea:	2110      	movs	r1, #16
 80015ec:	4839      	ldr	r0, [pc, #228]	; (80016d4 <runPolarizationSequence+0x1b0>)
 80015ee:	f003 f8f3 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
 80015f2:	2200      	movs	r2, #0
 80015f4:	2120      	movs	r1, #32
 80015f6:	4837      	ldr	r0, [pc, #220]	; (80016d4 <runPolarizationSequence+0x1b0>)
 80015f8:	f003 f8ee 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 1);
 80015fc:	2201      	movs	r2, #1
 80015fe:	2140      	movs	r1, #64	; 0x40
 8001600:	4834      	ldr	r0, [pc, #208]	; (80016d4 <runPolarizationSequence+0x1b0>)
 8001602:	f003 f8e9 	bl	80047d8 <HAL_GPIO_WritePin>
	delay_us(50);
 8001606:	2032      	movs	r0, #50	; 0x32
 8001608:	f000 f914 	bl	8001834 <delay_us>

	//run sequnece T5 - Coil discharge
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 0);
 800160c:	2200      	movs	r2, #0
 800160e:	2102      	movs	r1, #2
 8001610:	4830      	ldr	r0, [pc, #192]	; (80016d4 <runPolarizationSequence+0x1b0>)
 8001612:	f003 f8e1 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 8001616:	2200      	movs	r2, #0
 8001618:	2104      	movs	r1, #4
 800161a:	482e      	ldr	r0, [pc, #184]	; (80016d4 <runPolarizationSequence+0x1b0>)
 800161c:	f003 f8dc 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 8001620:	2201      	movs	r2, #1
 8001622:	2108      	movs	r1, #8
 8001624:	482b      	ldr	r0, [pc, #172]	; (80016d4 <runPolarizationSequence+0x1b0>)
 8001626:	f003 f8d7 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 800162a:	2200      	movs	r2, #0
 800162c:	2110      	movs	r1, #16
 800162e:	4829      	ldr	r0, [pc, #164]	; (80016d4 <runPolarizationSequence+0x1b0>)
 8001630:	f003 f8d2 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 1);
 8001634:	2201      	movs	r2, #1
 8001636:	2120      	movs	r1, #32
 8001638:	4826      	ldr	r0, [pc, #152]	; (80016d4 <runPolarizationSequence+0x1b0>)
 800163a:	f003 f8cd 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 1);
 800163e:	2201      	movs	r2, #1
 8001640:	2140      	movs	r1, #64	; 0x40
 8001642:	4824      	ldr	r0, [pc, #144]	; (80016d4 <runPolarizationSequence+0x1b0>)
 8001644:	f003 f8c8 	bl	80047d8 <HAL_GPIO_WritePin>
	delay_ms(10);
 8001648:	200a      	movs	r0, #10
 800164a:	f000 f907 	bl	800185c <delay_ms>

	//run sequnece T6 - wait before measuring
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 0);
 800164e:	2200      	movs	r2, #0
 8001650:	2102      	movs	r1, #2
 8001652:	4820      	ldr	r0, [pc, #128]	; (80016d4 <runPolarizationSequence+0x1b0>)
 8001654:	f003 f8c0 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 8001658:	2200      	movs	r2, #0
 800165a:	2104      	movs	r1, #4
 800165c:	481d      	ldr	r0, [pc, #116]	; (80016d4 <runPolarizationSequence+0x1b0>)
 800165e:	f003 f8bb 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 8001662:	2201      	movs	r2, #1
 8001664:	2108      	movs	r1, #8
 8001666:	481b      	ldr	r0, [pc, #108]	; (80016d4 <runPolarizationSequence+0x1b0>)
 8001668:	f003 f8b6 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 800166c:	2200      	movs	r2, #0
 800166e:	2110      	movs	r1, #16
 8001670:	4818      	ldr	r0, [pc, #96]	; (80016d4 <runPolarizationSequence+0x1b0>)
 8001672:	f003 f8b1 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 1);
 8001676:	2201      	movs	r2, #1
 8001678:	2120      	movs	r1, #32
 800167a:	4816      	ldr	r0, [pc, #88]	; (80016d4 <runPolarizationSequence+0x1b0>)
 800167c:	f003 f8ac 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 0);
 8001680:	2200      	movs	r2, #0
 8001682:	2140      	movs	r1, #64	; 0x40
 8001684:	4813      	ldr	r0, [pc, #76]	; (80016d4 <runPolarizationSequence+0x1b0>)
 8001686:	f003 f8a7 	bl	80047d8 <HAL_GPIO_WritePin>
	delay_ms(5);
 800168a:	2005      	movs	r0, #5
 800168c:	f000 f8e6 	bl	800185c <delay_ms>
	//run sequnece T7 - measure
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 0);
 8001690:	2200      	movs	r2, #0
 8001692:	2102      	movs	r1, #2
 8001694:	480f      	ldr	r0, [pc, #60]	; (80016d4 <runPolarizationSequence+0x1b0>)
 8001696:	f003 f89f 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 1);
 800169a:	2201      	movs	r2, #1
 800169c:	2104      	movs	r1, #4
 800169e:	480d      	ldr	r0, [pc, #52]	; (80016d4 <runPolarizationSequence+0x1b0>)
 80016a0:	f003 f89a 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 0);
 80016a4:	2200      	movs	r2, #0
 80016a6:	2108      	movs	r1, #8
 80016a8:	480a      	ldr	r0, [pc, #40]	; (80016d4 <runPolarizationSequence+0x1b0>)
 80016aa:	f003 f895 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 80016ae:	2200      	movs	r2, #0
 80016b0:	2110      	movs	r1, #16
 80016b2:	4808      	ldr	r0, [pc, #32]	; (80016d4 <runPolarizationSequence+0x1b0>)
 80016b4:	f003 f890 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 1);
 80016b8:	2201      	movs	r2, #1
 80016ba:	2120      	movs	r1, #32
 80016bc:	4805      	ldr	r0, [pc, #20]	; (80016d4 <runPolarizationSequence+0x1b0>)
 80016be:	f003 f88b 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 0);
 80016c2:	2200      	movs	r2, #0
 80016c4:	2140      	movs	r1, #64	; 0x40
 80016c6:	4803      	ldr	r0, [pc, #12]	; (80016d4 <runPolarizationSequence+0x1b0>)
 80016c8:	f003 f886 	bl	80047d8 <HAL_GPIO_WritePin>

}
 80016cc:	bf00      	nop
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	2002f4a8 	.word	0x2002f4a8
 80016d4:	40020c00 	.word	0x40020c00
 80016d8:	20000004 	.word	0x20000004

080016dc <set_LED1>:

void set_LED1(uint8_t R, uint8_t G, uint8_t B) {
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	4603      	mov	r3, r0
 80016e4:	71fb      	strb	r3, [r7, #7]
 80016e6:	460b      	mov	r3, r1
 80016e8:	71bb      	strb	r3, [r7, #6]
 80016ea:	4613      	mov	r3, r2
 80016ec:	717b      	strb	r3, [r7, #5]
	HAL_GPIO_WritePin(LED1_R_GPIO_Port, LED1_R_Pin, G);
 80016ee:	79bb      	ldrb	r3, [r7, #6]
 80016f0:	461a      	mov	r2, r3
 80016f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016f6:	480a      	ldr	r0, [pc, #40]	; (8001720 <set_LED1+0x44>)
 80016f8:	f003 f86e 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_G_GPIO_Port, LED1_G_Pin, B);
 80016fc:	797b      	ldrb	r3, [r7, #5]
 80016fe:	461a      	mov	r2, r3
 8001700:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001704:	4806      	ldr	r0, [pc, #24]	; (8001720 <set_LED1+0x44>)
 8001706:	f003 f867 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, R);
 800170a:	79fb      	ldrb	r3, [r7, #7]
 800170c:	461a      	mov	r2, r3
 800170e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001712:	4803      	ldr	r0, [pc, #12]	; (8001720 <set_LED1+0x44>)
 8001714:	f003 f860 	bl	80047d8 <HAL_GPIO_WritePin>
}
 8001718:	bf00      	nop
 800171a:	3708      	adds	r7, #8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	40020c00 	.word	0x40020c00

08001724 <set_LED2>:
void set_LED2(uint8_t val) {
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, val);
 800172e:	79fb      	ldrb	r3, [r7, #7]
 8001730:	461a      	mov	r2, r3
 8001732:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001736:	4803      	ldr	r0, [pc, #12]	; (8001744 <set_LED2+0x20>)
 8001738:	f003 f84e 	bl	80047d8 <HAL_GPIO_WritePin>
}
 800173c:	bf00      	nop
 800173e:	3708      	adds	r7, #8
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	40020c00 	.word	0x40020c00

08001748 <set_LED3>:

void set_LED3(uint8_t val) {
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	4603      	mov	r3, r0
 8001750:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, val);
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	461a      	mov	r2, r3
 8001756:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800175a:	4803      	ldr	r0, [pc, #12]	; (8001768 <set_LED3+0x20>)
 800175c:	f003 f83c 	bl	80047d8 <HAL_GPIO_WritePin>
}
 8001760:	bf00      	nop
 8001762:	3708      	adds	r7, #8
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	40020c00 	.word	0x40020c00

0800176c <set_LED4>:

void set_LED4(uint8_t val) {
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	4603      	mov	r3, r0
 8001774:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, val);
 8001776:	79fb      	ldrb	r3, [r7, #7]
 8001778:	461a      	mov	r2, r3
 800177a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800177e:	4803      	ldr	r0, [pc, #12]	; (800178c <set_LED4+0x20>)
 8001780:	f003 f82a 	bl	80047d8 <HAL_GPIO_WritePin>
}
 8001784:	bf00      	nop
 8001786:	3708      	adds	r7, #8
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40020c00 	.word	0x40020c00

08001790 <switchingCircuitIdle>:

void switchingCircuitIdle() {
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
	// active low output enable
	HAL_GPIO_WritePin(Switches_driver_enable_GPIO_Port,
 8001794:	2200      	movs	r2, #0
 8001796:	2101      	movs	r1, #1
 8001798:	4811      	ldr	r0, [pc, #68]	; (80017e0 <switchingCircuitIdle+0x50>)
 800179a:	f003 f81d 	bl	80047d8 <HAL_GPIO_WritePin>
	Switches_driver_enable_Pin, 0);
	//also run the sequnece T1 (isolate amplifier)
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 0);
 800179e:	2200      	movs	r2, #0
 80017a0:	2102      	movs	r1, #2
 80017a2:	480f      	ldr	r0, [pc, #60]	; (80017e0 <switchingCircuitIdle+0x50>)
 80017a4:	f003 f818 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 80017a8:	2200      	movs	r2, #0
 80017aa:	2104      	movs	r1, #4
 80017ac:	480c      	ldr	r0, [pc, #48]	; (80017e0 <switchingCircuitIdle+0x50>)
 80017ae:	f003 f813 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 80017b2:	2201      	movs	r2, #1
 80017b4:	2108      	movs	r1, #8
 80017b6:	480a      	ldr	r0, [pc, #40]	; (80017e0 <switchingCircuitIdle+0x50>)
 80017b8:	f003 f80e 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 80017bc:	2200      	movs	r2, #0
 80017be:	2110      	movs	r1, #16
 80017c0:	4807      	ldr	r0, [pc, #28]	; (80017e0 <switchingCircuitIdle+0x50>)
 80017c2:	f003 f809 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
 80017c6:	2200      	movs	r2, #0
 80017c8:	2120      	movs	r1, #32
 80017ca:	4805      	ldr	r0, [pc, #20]	; (80017e0 <switchingCircuitIdle+0x50>)
 80017cc:	f003 f804 	bl	80047d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 0);
 80017d0:	2200      	movs	r2, #0
 80017d2:	2140      	movs	r1, #64	; 0x40
 80017d4:	4802      	ldr	r0, [pc, #8]	; (80017e0 <switchingCircuitIdle+0x50>)
 80017d6:	f002 ffff 	bl	80047d8 <HAL_GPIO_WritePin>
}
 80017da:	bf00      	nop
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40020c00 	.word	0x40020c00

080017e4 <HAL_TIM_PeriodElapsedCallback>:
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 0);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM5) {
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a0d      	ldr	r2, [pc, #52]	; (8001828 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d111      	bne.n	800181a <HAL_TIM_PeriodElapsedCallback+0x36>
		if (timeIndex > 0) {
 80017f6:	4b0d      	ldr	r3, [pc, #52]	; (800182c <HAL_TIM_PeriodElapsedCallback+0x48>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d004      	beq.n	8001808 <HAL_TIM_PeriodElapsedCallback+0x24>
			timeIndex -= 50;
 80017fe:	4b0b      	ldr	r3, [pc, #44]	; (800182c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	3b32      	subs	r3, #50	; 0x32
 8001804:	4a09      	ldr	r2, [pc, #36]	; (800182c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001806:	6013      	str	r3, [r2, #0]
		}
		if (timeToNextPolarization > 0)
 8001808:	4b09      	ldr	r3, [pc, #36]	; (8001830 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d004      	beq.n	800181a <HAL_TIM_PeriodElapsedCallback+0x36>
		{
			timeToNextPolarization -= 50;
 8001810:	4b07      	ldr	r3, [pc, #28]	; (8001830 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	3b32      	subs	r3, #50	; 0x32
 8001816:	4a06      	ldr	r2, [pc, #24]	; (8001830 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001818:	6013      	str	r3, [r2, #0]
		}
	}
}
 800181a:	bf00      	nop
 800181c:	370c      	adds	r7, #12
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	40000c00 	.word	0x40000c00
 800182c:	20000204 	.word	0x20000204
 8001830:	20000208 	.word	0x20000208

08001834 <delay_us>:

void delay_us(uint32_t delay_us) {
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
	timeIndex = delay_us;
 800183c:	4a06      	ldr	r2, [pc, #24]	; (8001858 <delay_us+0x24>)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6013      	str	r3, [r2, #0]
	while (timeIndex > 0)
 8001842:	bf00      	nop
 8001844:	4b04      	ldr	r3, [pc, #16]	; (8001858 <delay_us+0x24>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d1fb      	bne.n	8001844 <delay_us+0x10>
		;
}
 800184c:	bf00      	nop
 800184e:	370c      	adds	r7, #12
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr
 8001858:	20000204 	.word	0x20000204

0800185c <delay_ms>:

void delay_ms(uint32_t delay_us) {
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
	timeIndex = delay_us * 1000;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800186a:	fb02 f303 	mul.w	r3, r2, r3
 800186e:	4a06      	ldr	r2, [pc, #24]	; (8001888 <delay_ms+0x2c>)
 8001870:	6013      	str	r3, [r2, #0]
	while (timeIndex > 0);
 8001872:	bf00      	nop
 8001874:	4b04      	ldr	r3, [pc, #16]	; (8001888 <delay_ms+0x2c>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d1fb      	bne.n	8001874 <delay_ms+0x18>
}
 800187c:	bf00      	nop
 800187e:	370c      	adds	r7, #12
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr
 8001888:	20000204 	.word	0x20000204

0800188c <measureWithExtADC>:

void measureWithExtADC() {
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
	// visualise with green color
	set_LED1(0, 1, 0);
 8001890:	2200      	movs	r2, #0
 8001892:	2101      	movs	r1, #1
 8001894:	2000      	movs	r0, #0
 8001896:	f7ff ff21 	bl	80016dc <set_LED1>
	// Start SPI communication over DMA
	HAL_SPI_Receive_DMA(&hspi1, buffer_extAdc_1.uint8, samplesPerPeriod);
 800189a:	4b0e      	ldr	r3, [pc, #56]	; (80018d4 <measureWithExtADC+0x48>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	b29b      	uxth	r3, r3
 80018a0:	461a      	mov	r2, r3
 80018a2:	490d      	ldr	r1, [pc, #52]	; (80018d8 <measureWithExtADC+0x4c>)
 80018a4:	480d      	ldr	r0, [pc, #52]	; (80018dc <measureWithExtADC+0x50>)
 80018a6:	f004 fa71 	bl	8005d8c <HAL_SPI_Receive_DMA>
	//turn on timers
	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);	// SPI -  MCU NSS
 80018aa:	2100      	movs	r1, #0
 80018ac:	480c      	ldr	r0, [pc, #48]	; (80018e0 <measureWithExtADC+0x54>)
 80018ae:	f005 f825 	bl	80068fc <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_2); 	// SPI -  External ADC NSS
 80018b2:	2104      	movs	r1, #4
 80018b4:	480a      	ldr	r0, [pc, #40]	; (80018e0 <measureWithExtADC+0x54>)
 80018b6:	f005 f821 	bl	80068fc <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim8, TIM_CHANNEL_1);	// SPI -  CLK
 80018ba:	2100      	movs	r1, #0
 80018bc:	4809      	ldr	r0, [pc, #36]	; (80018e4 <measureWithExtADC+0x58>)
 80018be:	f005 f81d 	bl	80068fc <HAL_TIM_PWM_Start_IT>
	set_LED2(1);
 80018c2:	2001      	movs	r0, #1
 80018c4:	f7ff ff2e 	bl	8001724 <set_LED2>
	state.extAdcMeasuring = 1;
 80018c8:	4b07      	ldr	r3, [pc, #28]	; (80018e8 <measureWithExtADC+0x5c>)
 80018ca:	2201      	movs	r2, #1
 80018cc:	719a      	strb	r2, [r3, #6]
}
 80018ce:	bf00      	nop
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	20000000 	.word	0x20000000
 80018d8:	200451c0 	.word	0x200451c0
 80018dc:	2002f7b4 	.word	0x2002f7b4
 80018e0:	2002f774 	.word	0x2002f774
 80018e4:	200041c8 	.word	0x200041c8
 80018e8:	2002f4a8 	.word	0x2002f4a8

080018ec <measureWithIntADC>:

void measureWithIntADC() {
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
	// visualise with green color
	set_LED1(0, 1, 0);
 80018f0:	2200      	movs	r2, #0
 80018f2:	2101      	movs	r1, #1
 80018f4:	2000      	movs	r0, #0
 80018f6:	f7ff fef1 	bl	80016dc <set_LED1>
	//start ADC
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &buffer_intAdc_1.uint16, samplesPerPeriod);
 80018fa:	4b09      	ldr	r3, [pc, #36]	; (8001920 <measureWithIntADC+0x34>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	461a      	mov	r2, r3
 8001900:	4908      	ldr	r1, [pc, #32]	; (8001924 <measureWithIntADC+0x38>)
 8001902:	4809      	ldr	r0, [pc, #36]	; (8001928 <measureWithIntADC+0x3c>)
 8001904:	f001 fd4c 	bl	80033a0 <HAL_ADC_Start_DMA>
	// start timer
	HAL_TIM_Base_Start_IT(&htim6);
 8001908:	4808      	ldr	r0, [pc, #32]	; (800192c <measureWithIntADC+0x40>)
 800190a:	f004 ff77 	bl	80067fc <HAL_TIM_Base_Start_IT>
	set_LED3(1);
 800190e:	2001      	movs	r0, #1
 8001910:	f7ff ff1a 	bl	8001748 <set_LED3>
	state.intAdcMeasuring = 1;
 8001914:	4b06      	ldr	r3, [pc, #24]	; (8001930 <measureWithIntADC+0x44>)
 8001916:	2201      	movs	r2, #1
 8001918:	71da      	strb	r2, [r3, #7]
}
 800191a:	bf00      	nop
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	20000000 	.word	0x20000000
 8001924:	2002f8d8 	.word	0x2002f8d8
 8001928:	2002f540 	.word	0x2002f540
 800192c:	2002f730 	.word	0x2002f730
 8001930:	2002f4a8 	.word	0x2002f4a8

08001934 <measureWithComp>:

void measureWithComp() {
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
	// visualise with green color
	set_LED1(0, 1, 0);
 8001938:	2200      	movs	r2, #0
 800193a:	2101      	movs	r1, #1
 800193c:	2000      	movs	r0, #0
 800193e:	f7ff fecd 	bl	80016dc <set_LED1>
	// run the timer 4001 - 2 seconds for 2 kHz
	HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_1, buffer_comp, 4001);
 8001942:	f640 73a1 	movw	r3, #4001	; 0xfa1
 8001946:	4a06      	ldr	r2, [pc, #24]	; (8001960 <measureWithComp+0x2c>)
 8001948:	2100      	movs	r1, #0
 800194a:	4806      	ldr	r0, [pc, #24]	; (8001964 <measureWithComp+0x30>)
 800194c:	f005 f926 	bl	8006b9c <HAL_TIM_IC_Start_DMA>
	set_LED4(1);
 8001950:	2001      	movs	r0, #1
 8001952:	f7ff ff0b 	bl	800176c <set_LED4>
	state.compMeasuring = 1;
 8001956:	4b04      	ldr	r3, [pc, #16]	; (8001968 <measureWithComp+0x34>)
 8001958:	2201      	movs	r2, #1
 800195a:	721a      	strb	r2, [r3, #8]
}
 800195c:	bf00      	nop
 800195e:	bd80      	pop	{r7, pc}
 8001960:	20000218 	.word	0x20000218
 8001964:	2002f818 	.word	0x2002f818
 8001968:	2002f4a8 	.word	0x2002f4a8

0800196c <measurementWithExtAdcDone>:

void measurementWithExtAdcDone() {
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0

	//stop DMA
	SPI1->CR2 &= ~SPI_CR2_RXDMAEN;
 8001970:	4b29      	ldr	r3, [pc, #164]	; (8001a18 <measurementWithExtAdcDone+0xac>)
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	4a28      	ldr	r2, [pc, #160]	; (8001a18 <measurementWithExtAdcDone+0xac>)
 8001976:	f023 0301 	bic.w	r3, r3, #1
 800197a:	6053      	str	r3, [r2, #4]

	filledBuffersExtADC++;
 800197c:	4b27      	ldr	r3, [pc, #156]	; (8001a1c <measurementWithExtAdcDone+0xb0>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	3301      	adds	r3, #1
 8001982:	b2da      	uxtb	r2, r3
 8001984:	4b25      	ldr	r3, [pc, #148]	; (8001a1c <measurementWithExtAdcDone+0xb0>)
 8001986:	701a      	strb	r2, [r3, #0]
	// turn off timers
	HAL_TIM_PWM_Stop_IT(&htim1, TIM_CHANNEL_1);
 8001988:	2100      	movs	r1, #0
 800198a:	4825      	ldr	r0, [pc, #148]	; (8001a20 <measurementWithExtAdcDone+0xb4>)
 800198c:	f005 f840 	bl	8006a10 <HAL_TIM_PWM_Stop_IT>
	HAL_TIM_PWM_Stop_IT(&htim1, TIM_CHANNEL_2);
 8001990:	2104      	movs	r1, #4
 8001992:	4823      	ldr	r0, [pc, #140]	; (8001a20 <measurementWithExtAdcDone+0xb4>)
 8001994:	f005 f83c 	bl	8006a10 <HAL_TIM_PWM_Stop_IT>
	HAL_TIM_PWM_Stop_IT(&htim8, TIM_CHANNEL_1);
 8001998:	2100      	movs	r1, #0
 800199a:	4822      	ldr	r0, [pc, #136]	; (8001a24 <measurementWithExtAdcDone+0xb8>)
 800199c:	f005 f838 	bl	8006a10 <HAL_TIM_PWM_Stop_IT>


	//first buffer is filled
	if (filledBuffersExtADC == 1) {
 80019a0:	4b1e      	ldr	r3, [pc, #120]	; (8001a1c <measurementWithExtAdcDone+0xb0>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d114      	bne.n	80019d2 <measurementWithExtAdcDone+0x66>
		//start DMA again with second buffer
		HAL_SPI_Receive_DMA(&hspi1, buffer_extAdc_2.uint8, samplesPerPeriod);
 80019a8:	4b1f      	ldr	r3, [pc, #124]	; (8001a28 <measurementWithExtAdcDone+0xbc>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	461a      	mov	r2, r3
 80019b0:	491e      	ldr	r1, [pc, #120]	; (8001a2c <measurementWithExtAdcDone+0xc0>)
 80019b2:	481f      	ldr	r0, [pc, #124]	; (8001a30 <measurementWithExtAdcDone+0xc4>)
 80019b4:	f004 f9ea 	bl	8005d8c <HAL_SPI_Receive_DMA>
		// turn on timers
		HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 80019b8:	2100      	movs	r1, #0
 80019ba:	4819      	ldr	r0, [pc, #100]	; (8001a20 <measurementWithExtAdcDone+0xb4>)
 80019bc:	f004 ff9e 	bl	80068fc <HAL_TIM_PWM_Start_IT>
		HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_2);
 80019c0:	2104      	movs	r1, #4
 80019c2:	4817      	ldr	r0, [pc, #92]	; (8001a20 <measurementWithExtAdcDone+0xb4>)
 80019c4:	f004 ff9a 	bl	80068fc <HAL_TIM_PWM_Start_IT>
		HAL_TIM_PWM_Start_IT(&htim8, TIM_CHANNEL_1);
 80019c8:	2100      	movs	r1, #0
 80019ca:	4816      	ldr	r0, [pc, #88]	; (8001a24 <measurementWithExtAdcDone+0xb8>)
 80019cc:	f004 ff96 	bl	80068fc <HAL_TIM_PWM_Start_IT>
			state.extAdcSetState = 0;
		} else {
			prepareForPolarizationPhaseIfPossible();
		}
	}
}
 80019d0:	e01f      	b.n	8001a12 <measurementWithExtAdcDone+0xa6>
	else if (filledBuffersExtADC == 2) {
 80019d2:	4b12      	ldr	r3, [pc, #72]	; (8001a1c <measurementWithExtAdcDone+0xb0>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d11b      	bne.n	8001a12 <measurementWithExtAdcDone+0xa6>
		set_LED2(0);
 80019da:	2000      	movs	r0, #0
 80019dc:	f7ff fea2 	bl	8001724 <set_LED2>
		state.extAdcReadyToSend = 1;
 80019e0:	4b14      	ldr	r3, [pc, #80]	; (8001a34 <measurementWithExtAdcDone+0xc8>)
 80019e2:	2201      	movs	r2, #1
 80019e4:	701a      	strb	r2, [r3, #0]
		state.extAdcMeasuring = 0;
 80019e6:	4b13      	ldr	r3, [pc, #76]	; (8001a34 <measurementWithExtAdcDone+0xc8>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	719a      	strb	r2, [r3, #6]
		filledBuffersExtADC = 0;
 80019ec:	4b0b      	ldr	r3, [pc, #44]	; (8001a1c <measurementWithExtAdcDone+0xb0>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	701a      	strb	r2, [r3, #0]
		goToIdleAfterMeasurement();
 80019f2:	f000 f899 	bl	8001b28 <goToIdleAfterMeasurement>
		if (state.remainingMeasurements == 0) {
 80019f6:	4b0f      	ldr	r3, [pc, #60]	; (8001a34 <measurementWithExtAdcDone+0xc8>)
 80019f8:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d106      	bne.n	8001a0e <measurementWithExtAdcDone+0xa2>
			state.extAdcActiveState = 0;
 8001a00:	4b0c      	ldr	r3, [pc, #48]	; (8001a34 <measurementWithExtAdcDone+0xc8>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	70da      	strb	r2, [r3, #3]
			state.extAdcSetState = 0;
 8001a06:	4b0b      	ldr	r3, [pc, #44]	; (8001a34 <measurementWithExtAdcDone+0xc8>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	725a      	strb	r2, [r3, #9]
}
 8001a0c:	e001      	b.n	8001a12 <measurementWithExtAdcDone+0xa6>
			prepareForPolarizationPhaseIfPossible();
 8001a0e:	f000 f8c5 	bl	8001b9c <prepareForPolarizationPhaseIfPossible>
}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40013000 	.word	0x40013000
 8001a1c:	20000200 	.word	0x20000200
 8001a20:	2002f774 	.word	0x2002f774
 8001a24:	200041c8 	.word	0x200041c8
 8001a28:	20000000 	.word	0x20000000
 8001a2c:	20019ba0 	.word	0x20019ba0
 8001a30:	2002f7b4 	.word	0x2002f7b4
 8001a34:	2002f4a8 	.word	0x2002f4a8

08001a38 <measurementWithIntAdcDone>:

void measurementWithIntAdcDone() {
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
	//stop the ADC when in interrupt
	//if function HAL_ADC_Stop_DMA(&hadc1) would be called, it wouldn't be possible to Start DMA again.
	ADC1->CR2 &= ~ADC_CR2_DMA;
 8001a3c:	4b1e      	ldr	r3, [pc, #120]	; (8001ab8 <measurementWithIntAdcDone+0x80>)
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	4a1d      	ldr	r2, [pc, #116]	; (8001ab8 <measurementWithIntAdcDone+0x80>)
 8001a42:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a46:	6093      	str	r3, [r2, #8]

	filledBuffersIntADC++;
 8001a48:	4b1c      	ldr	r3, [pc, #112]	; (8001abc <measurementWithIntAdcDone+0x84>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	b2da      	uxtb	r2, r3
 8001a50:	4b1a      	ldr	r3, [pc, #104]	; (8001abc <measurementWithIntAdcDone+0x84>)
 8001a52:	701a      	strb	r2, [r3, #0]

	//first buffer is filled
	if (filledBuffersIntADC == 1) {
 8001a54:	4b19      	ldr	r3, [pc, #100]	; (8001abc <measurementWithIntAdcDone+0x84>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d107      	bne.n	8001a6c <measurementWithIntAdcDone+0x34>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &buffer_intAdc_2.uint16, samplesPerPeriod);
 8001a5c:	4b18      	ldr	r3, [pc, #96]	; (8001ac0 <measurementWithIntAdcDone+0x88>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	461a      	mov	r2, r3
 8001a62:	4918      	ldr	r1, [pc, #96]	; (8001ac4 <measurementWithIntAdcDone+0x8c>)
 8001a64:	4818      	ldr	r0, [pc, #96]	; (8001ac8 <measurementWithIntAdcDone+0x90>)
 8001a66:	f001 fc9b 	bl	80033a0 <HAL_ADC_Start_DMA>
		// if there are remaning
		else {
			prepareForPolarizationPhaseIfPossible();
		}
	}
}
 8001a6a:	e022      	b.n	8001ab2 <measurementWithIntAdcDone+0x7a>
	else if (filledBuffersIntADC == 2) {
 8001a6c:	4b13      	ldr	r3, [pc, #76]	; (8001abc <measurementWithIntAdcDone+0x84>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d11e      	bne.n	8001ab2 <measurementWithIntAdcDone+0x7a>
		HAL_TIM_Base_Stop_IT(&htim6);
 8001a74:	4815      	ldr	r0, [pc, #84]	; (8001acc <measurementWithIntAdcDone+0x94>)
 8001a76:	f004 feeb 	bl	8006850 <HAL_TIM_Base_Stop_IT>
		set_LED3(0);
 8001a7a:	2000      	movs	r0, #0
 8001a7c:	f7ff fe64 	bl	8001748 <set_LED3>
		filledBuffersIntADC = 0;
 8001a80:	4b0e      	ldr	r3, [pc, #56]	; (8001abc <measurementWithIntAdcDone+0x84>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	701a      	strb	r2, [r3, #0]
		state.intAdcReadyToSend = 1;
 8001a86:	4b12      	ldr	r3, [pc, #72]	; (8001ad0 <measurementWithIntAdcDone+0x98>)
 8001a88:	2201      	movs	r2, #1
 8001a8a:	705a      	strb	r2, [r3, #1]
		state.intAdcMeasuring = 0;
 8001a8c:	4b10      	ldr	r3, [pc, #64]	; (8001ad0 <measurementWithIntAdcDone+0x98>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	71da      	strb	r2, [r3, #7]
		goToIdleAfterMeasurement();
 8001a92:	f000 f849 	bl	8001b28 <goToIdleAfterMeasurement>
		if (state.remainingMeasurements == 0) {
 8001a96:	4b0e      	ldr	r3, [pc, #56]	; (8001ad0 <measurementWithIntAdcDone+0x98>)
 8001a98:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d106      	bne.n	8001aae <measurementWithIntAdcDone+0x76>
			state.intAdcActiveState = 0;
 8001aa0:	4b0b      	ldr	r3, [pc, #44]	; (8001ad0 <measurementWithIntAdcDone+0x98>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	711a      	strb	r2, [r3, #4]
			state.intAdcSetState = 0;
 8001aa6:	4b0a      	ldr	r3, [pc, #40]	; (8001ad0 <measurementWithIntAdcDone+0x98>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	729a      	strb	r2, [r3, #10]
}
 8001aac:	e001      	b.n	8001ab2 <measurementWithIntAdcDone+0x7a>
			prepareForPolarizationPhaseIfPossible();
 8001aae:	f000 f875 	bl	8001b9c <prepareForPolarizationPhaseIfPossible>
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40012000 	.word	0x40012000
 8001abc:	20000201 	.word	0x20000201
 8001ac0:	20000000 	.word	0x20000000
 8001ac4:	20004318 	.word	0x20004318
 8001ac8:	2002f540 	.word	0x2002f540
 8001acc:	2002f730 	.word	0x2002f730
 8001ad0:	2002f4a8 	.word	0x2002f4a8

08001ad4 <measurementWithCompDone>:

void measurementWithCompDone(TIM_HandleTypeDef *htim) {
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_1);
 8001adc:	2100      	movs	r1, #0
 8001ade:	4810      	ldr	r0, [pc, #64]	; (8001b20 <measurementWithCompDone+0x4c>)
 8001ae0:	f005 f958 	bl	8006d94 <HAL_TIM_IC_Stop_DMA>
	set_LED4(0);
 8001ae4:	2000      	movs	r0, #0
 8001ae6:	f7ff fe41 	bl	800176c <set_LED4>
	state.compReadyToSend = 1;
 8001aea:	4b0e      	ldr	r3, [pc, #56]	; (8001b24 <measurementWithCompDone+0x50>)
 8001aec:	2201      	movs	r2, #1
 8001aee:	709a      	strb	r2, [r3, #2]
	state.compMeasuring = 0;
 8001af0:	4b0c      	ldr	r3, [pc, #48]	; (8001b24 <measurementWithCompDone+0x50>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	721a      	strb	r2, [r3, #8]

	goToIdleAfterMeasurement();
 8001af6:	f000 f817 	bl	8001b28 <goToIdleAfterMeasurement>

	//if freq should be measured only once, after the measurement, go to idle state
	if (state.remainingMeasurements == 0) {
 8001afa:	4b0a      	ldr	r3, [pc, #40]	; (8001b24 <measurementWithCompDone+0x50>)
 8001afc:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d106      	bne.n	8001b12 <measurementWithCompDone+0x3e>
		state.compActiveState = 0;
 8001b04:	4b07      	ldr	r3, [pc, #28]	; (8001b24 <measurementWithCompDone+0x50>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	715a      	strb	r2, [r3, #5]
		state.compSetState = 0;
 8001b0a:	4b06      	ldr	r3, [pc, #24]	; (8001b24 <measurementWithCompDone+0x50>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	72da      	strb	r2, [r3, #11]
	} else {
		prepareForPolarizationPhaseIfPossible();
	}
}
 8001b10:	e001      	b.n	8001b16 <measurementWithCompDone+0x42>
		prepareForPolarizationPhaseIfPossible();
 8001b12:	f000 f843 	bl	8001b9c <prepareForPolarizationPhaseIfPossible>
}
 8001b16:	bf00      	nop
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	2002f818 	.word	0x2002f818
 8001b24:	2002f4a8 	.word	0x2002f4a8

08001b28 <goToIdleAfterMeasurement>:

void goToIdleAfterMeasurement() {
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
	//only if all measurements were done
	if ((state.extAdcMeasuring == 0) && (state.intAdcMeasuring == 0) && (state.compMeasuring == 0)) {
 8001b2c:	4b1a      	ldr	r3, [pc, #104]	; (8001b98 <goToIdleAfterMeasurement+0x70>)
 8001b2e:	799b      	ldrb	r3, [r3, #6]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d12f      	bne.n	8001b94 <goToIdleAfterMeasurement+0x6c>
 8001b34:	4b18      	ldr	r3, [pc, #96]	; (8001b98 <goToIdleAfterMeasurement+0x70>)
 8001b36:	79db      	ldrb	r3, [r3, #7]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d12b      	bne.n	8001b94 <goToIdleAfterMeasurement+0x6c>
 8001b3c:	4b16      	ldr	r3, [pc, #88]	; (8001b98 <goToIdleAfterMeasurement+0x70>)
 8001b3e:	7a1b      	ldrb	r3, [r3, #8]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d127      	bne.n	8001b94 <goToIdleAfterMeasurement+0x6c>
		switchingCircuitIdle();
 8001b44:	f7ff fe24 	bl	8001790 <switchingCircuitIdle>
		// -1 indicates infinity measurements
		if (state.remainingMeasurements != -1) {
 8001b48:	4b13      	ldr	r3, [pc, #76]	; (8001b98 <goToIdleAfterMeasurement+0x70>)
 8001b4a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b52:	d01f      	beq.n	8001b94 <goToIdleAfterMeasurement+0x6c>
			state.remainingMeasurements--;
 8001b54:	4b10      	ldr	r3, [pc, #64]	; (8001b98 <goToIdleAfterMeasurement+0x70>)
 8001b56:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	3b01      	subs	r3, #1
 8001b5e:	b29b      	uxth	r3, r3
 8001b60:	b21a      	sxth	r2, r3
 8001b62:	4b0d      	ldr	r3, [pc, #52]	; (8001b98 <goToIdleAfterMeasurement+0x70>)
 8001b64:	819a      	strh	r2, [r3, #12]
			//if this was the last measurement - set all states to 0
			if (state.remainingMeasurements == 0)
 8001b66:	4b0c      	ldr	r3, [pc, #48]	; (8001b98 <goToIdleAfterMeasurement+0x70>)
 8001b68:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d111      	bne.n	8001b94 <goToIdleAfterMeasurement+0x6c>
			{
				state.extAdcActiveState = 0;
 8001b70:	4b09      	ldr	r3, [pc, #36]	; (8001b98 <goToIdleAfterMeasurement+0x70>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	70da      	strb	r2, [r3, #3]
				state.extAdcSetState = 0;
 8001b76:	4b08      	ldr	r3, [pc, #32]	; (8001b98 <goToIdleAfterMeasurement+0x70>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	725a      	strb	r2, [r3, #9]
				state.intAdcActiveState = 0;
 8001b7c:	4b06      	ldr	r3, [pc, #24]	; (8001b98 <goToIdleAfterMeasurement+0x70>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	711a      	strb	r2, [r3, #4]
				state.intAdcSetState = 0;
 8001b82:	4b05      	ldr	r3, [pc, #20]	; (8001b98 <goToIdleAfterMeasurement+0x70>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	729a      	strb	r2, [r3, #10]
				state.compActiveState = 0;
 8001b88:	4b03      	ldr	r3, [pc, #12]	; (8001b98 <goToIdleAfterMeasurement+0x70>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	715a      	strb	r2, [r3, #5]
				state.compSetState = 0;
 8001b8e:	4b02      	ldr	r3, [pc, #8]	; (8001b98 <goToIdleAfterMeasurement+0x70>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	72da      	strb	r2, [r3, #11]
			}
		}
	}
}
 8001b94:	bf00      	nop
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	2002f4a8 	.word	0x2002f4a8

08001b9c <prepareForPolarizationPhaseIfPossible>:

void prepareForPolarizationPhaseIfPossible() {
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
	if ((state.extAdcMeasuring == 0) && (state.intAdcMeasuring == 0) && (state.compMeasuring == 0)) {
 8001ba0:	4b09      	ldr	r3, [pc, #36]	; (8001bc8 <prepareForPolarizationPhaseIfPossible+0x2c>)
 8001ba2:	799b      	ldrb	r3, [r3, #6]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d10a      	bne.n	8001bbe <prepareForPolarizationPhaseIfPossible+0x22>
 8001ba8:	4b07      	ldr	r3, [pc, #28]	; (8001bc8 <prepareForPolarizationPhaseIfPossible+0x2c>)
 8001baa:	79db      	ldrb	r3, [r3, #7]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d106      	bne.n	8001bbe <prepareForPolarizationPhaseIfPossible+0x22>
 8001bb0:	4b05      	ldr	r3, [pc, #20]	; (8001bc8 <prepareForPolarizationPhaseIfPossible+0x2c>)
 8001bb2:	7a1b      	ldrb	r3, [r3, #8]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d102      	bne.n	8001bbe <prepareForPolarizationPhaseIfPossible+0x22>
		state.preparedToRunPolarizationPhase = 1;
 8001bb8:	4b03      	ldr	r3, [pc, #12]	; (8001bc8 <prepareForPolarizationPhaseIfPossible+0x2c>)
 8001bba:	2201      	movs	r2, #1
 8001bbc:	745a      	strb	r2, [r3, #17]
	}
}
 8001bbe:	bf00      	nop
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	2002f4a8 	.word	0x2002f4a8

08001bcc <initState>:

void initState() {
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
	state.extAdcReadyToSend = 0;
 8001bd0:	4b1b      	ldr	r3, [pc, #108]	; (8001c40 <initState+0x74>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	701a      	strb	r2, [r3, #0]
	state.intAdcReadyToSend = 0;
 8001bd6:	4b1a      	ldr	r3, [pc, #104]	; (8001c40 <initState+0x74>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	705a      	strb	r2, [r3, #1]
	state.compReadyToSend = 0;
 8001bdc:	4b18      	ldr	r3, [pc, #96]	; (8001c40 <initState+0x74>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	709a      	strb	r2, [r3, #2]

	state.extAdcActiveState = 0;
 8001be2:	4b17      	ldr	r3, [pc, #92]	; (8001c40 <initState+0x74>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	70da      	strb	r2, [r3, #3]
	state.extAdcSetState = 0;
 8001be8:	4b15      	ldr	r3, [pc, #84]	; (8001c40 <initState+0x74>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	725a      	strb	r2, [r3, #9]
	state.intAdcActiveState = 0;
 8001bee:	4b14      	ldr	r3, [pc, #80]	; (8001c40 <initState+0x74>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	711a      	strb	r2, [r3, #4]

	state.extAdcMeasuring = 0;
 8001bf4:	4b12      	ldr	r3, [pc, #72]	; (8001c40 <initState+0x74>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	719a      	strb	r2, [r3, #6]
	state.intAdcMeasuring = 0;
 8001bfa:	4b11      	ldr	r3, [pc, #68]	; (8001c40 <initState+0x74>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	71da      	strb	r2, [r3, #7]
	state.compMeasuring = 0;
 8001c00:	4b0f      	ldr	r3, [pc, #60]	; (8001c40 <initState+0x74>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	721a      	strb	r2, [r3, #8]

	state.intAdcSetState = 0;
 8001c06:	4b0e      	ldr	r3, [pc, #56]	; (8001c40 <initState+0x74>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	729a      	strb	r2, [r3, #10]
	state.compActiveState = 0;
 8001c0c:	4b0c      	ldr	r3, [pc, #48]	; (8001c40 <initState+0x74>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	715a      	strb	r2, [r3, #5]
	state.compSetState = 0;
 8001c12:	4b0b      	ldr	r3, [pc, #44]	; (8001c40 <initState+0x74>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	72da      	strb	r2, [r3, #11]

	state.setMeasurements = 0;
 8001c18:	4b09      	ldr	r3, [pc, #36]	; (8001c40 <initState+0x74>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	81da      	strh	r2, [r3, #14]
	state.remainingMeasurements = 0;
 8001c1e:	4b08      	ldr	r3, [pc, #32]	; (8001c40 <initState+0x74>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	819a      	strh	r2, [r3, #12]
	state.preparedToRunPolarizationPhase = 0;
 8001c24:	4b06      	ldr	r3, [pc, #24]	; (8001c40 <initState+0x74>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	745a      	strb	r2, [r3, #17]
	state.measureTechniqueUpdated = 0;
 8001c2a:	4b05      	ldr	r3, [pc, #20]	; (8001c40 <initState+0x74>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	741a      	strb	r2, [r3, #16]

	state.index = 0;
 8001c30:	4b03      	ldr	r3, [pc, #12]	; (8001c40 <initState+0x74>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	615a      	str	r2, [r3, #20]
}
 8001c36:	bf00      	nop
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	2002f4a8 	.word	0x2002f4a8

08001c44 <HAL_TIM_IC_CaptureCallback>:

//comparator finished measuring
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c54:	d102      	bne.n	8001c5c <HAL_TIM_IC_CaptureCallback+0x18>
		measurementWithCompDone(htim);
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f7ff ff3c 	bl	8001ad4 <measurementWithCompDone>
	}
}
 8001c5c:	bf00      	nop
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <HAL_ADC_ConvCpltCallback>:

//intADC - buffer filled
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) {
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a04      	ldr	r2, [pc, #16]	; (8001c84 <HAL_ADC_ConvCpltCallback+0x20>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d101      	bne.n	8001c7a <HAL_ADC_ConvCpltCallback+0x16>
		measurementWithIntAdcDone();
 8001c76:	f7ff fedf 	bl	8001a38 <measurementWithIntAdcDone>
	}
}
 8001c7a:	bf00      	nop
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	40012000 	.word	0x40012000

08001c88 <HAL_UART_RxCpltCallback>:

//char received with via USB
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a04      	ldr	r2, [pc, #16]	; (8001ca8 <HAL_UART_RxCpltCallback+0x20>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d101      	bne.n	8001c9e <HAL_UART_RxCpltCallback+0x16>
		characterReceived();
 8001c9a:	f000 f807 	bl	8001cac <characterReceived>
	}
}
 8001c9e:	bf00      	nop
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	40004800 	.word	0x40004800

08001cac <characterReceived>:

void characterReceived() {
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart3, buffer_uart_rx, 1);
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	490d      	ldr	r1, [pc, #52]	; (8001ce8 <characterReceived+0x3c>)
 8001cb4:	480d      	ldr	r0, [pc, #52]	; (8001cec <characterReceived+0x40>)
 8001cb6:	f006 fd39 	bl	800872c <HAL_UART_Receive_IT>
	//receivedCharIndex shouldn't exceed 100
	receivedChars[(receivedCharIndex++) % 100] = buffer_uart_rx[0];
 8001cba:	4b0d      	ldr	r3, [pc, #52]	; (8001cf0 <characterReceived+0x44>)
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	1c5a      	adds	r2, r3, #1
 8001cc0:	b2d1      	uxtb	r1, r2
 8001cc2:	4a0b      	ldr	r2, [pc, #44]	; (8001cf0 <characterReceived+0x44>)
 8001cc4:	7011      	strb	r1, [r2, #0]
 8001cc6:	4a0b      	ldr	r2, [pc, #44]	; (8001cf4 <characterReceived+0x48>)
 8001cc8:	fba2 1203 	umull	r1, r2, r2, r3
 8001ccc:	0952      	lsrs	r2, r2, #5
 8001cce:	2164      	movs	r1, #100	; 0x64
 8001cd0:	fb01 f202 	mul.w	r2, r1, r2
 8001cd4:	1a9b      	subs	r3, r3, r2
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	461a      	mov	r2, r3
 8001cda:	4b03      	ldr	r3, [pc, #12]	; (8001ce8 <characterReceived+0x3c>)
 8001cdc:	7819      	ldrb	r1, [r3, #0]
 8001cde:	4b06      	ldr	r3, [pc, #24]	; (8001cf8 <characterReceived+0x4c>)
 8001ce0:	5499      	strb	r1, [r3, r2]

}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	20004314 	.word	0x20004314
 8001cec:	20004248 	.word	0x20004248
 8001cf0:	2002f770 	.word	0x2002f770
 8001cf4:	51eb851f 	.word	0x51eb851f
 8001cf8:	2002f6cc 	.word	0x2002f6cc

08001cfc <HAL_SPI_RxCpltCallback>:

//extADC - buffer filled
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1) {
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a04      	ldr	r2, [pc, #16]	; (8001d1c <HAL_SPI_RxCpltCallback+0x20>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d101      	bne.n	8001d12 <HAL_SPI_RxCpltCallback+0x16>
		measurementWithExtAdcDone();
 8001d0e:	f7ff fe2d 	bl	800196c <measurementWithExtAdcDone>
	}
}
 8001d12:	bf00      	nop
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40013000 	.word	0x40013000

08001d20 <parseText>:

int parseText() {
 8001d20:	b5b0      	push	{r4, r5, r7, lr}
 8001d22:	b0a6      	sub	sp, #152	; 0x98
 8001d24:	af00      	add	r7, sp, #0
	//-------------------------------------------------------------------------------------
	//check if there is two times character * indicating complete command
	//-------------------------------------------------------------------------------------
	uint8_t i, indexOfHead, indexOfTail, tailCount = 0, headCount = 0;
 8001d26:	2300      	movs	r3, #0
 8001d28:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
	char msg_buffers[80];
	char receivedCommand[50];

	for (i = 0; i < strlen(receivedCommand); i++) {
 8001d32:	2300      	movs	r3, #0
 8001d34:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8001d38:	e00c      	b.n	8001d54 <parseText+0x34>
		receivedCommand[i] = '\0';
 8001d3a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001d3e:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8001d42:	4413      	add	r3, r2
 8001d44:	2200      	movs	r2, #0
 8001d46:	f803 2c98 	strb.w	r2, [r3, #-152]
	for (i = 0; i < strlen(receivedCommand); i++) {
 8001d4a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001d4e:	3301      	adds	r3, #1
 8001d50:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8001d54:	f897 4097 	ldrb.w	r4, [r7, #151]	; 0x97
 8001d58:	463b      	mov	r3, r7
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f7fe fa7a 	bl	8000254 <strlen>
 8001d60:	4603      	mov	r3, r0
 8001d62:	429c      	cmp	r4, r3
 8001d64:	d3e9      	bcc.n	8001d3a <parseText+0x1a>
	}
	for (i = 0; i < strlen(msg_buffers); i++) {
 8001d66:	2300      	movs	r3, #0
 8001d68:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8001d6c:	e00c      	b.n	8001d88 <parseText+0x68>
		msg_buffers[i] = '\0';
 8001d6e:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001d72:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8001d76:	4413      	add	r3, r2
 8001d78:	2200      	movs	r2, #0
 8001d7a:	f803 2c64 	strb.w	r2, [r3, #-100]
	for (i = 0; i < strlen(msg_buffers); i++) {
 8001d7e:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001d82:	3301      	adds	r3, #1
 8001d84:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8001d88:	f897 4097 	ldrb.w	r4, [r7, #151]	; 0x97
 8001d8c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7fe fa5f 	bl	8000254 <strlen>
 8001d96:	4603      	mov	r3, r0
 8001d98:	429c      	cmp	r4, r3
 8001d9a:	d3e8      	bcc.n	8001d6e <parseText+0x4e>
	}
	for (i = 0; i < strlen(receivedChars); i++) {
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8001da2:	e023      	b.n	8001dec <parseText+0xcc>
		//head of the message
		if (receivedChars[i] == '<') {
 8001da4:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001da8:	4abc      	ldr	r2, [pc, #752]	; (800209c <parseText+0x37c>)
 8001daa:	5cd3      	ldrb	r3, [r2, r3]
 8001dac:	2b3c      	cmp	r3, #60	; 0x3c
 8001dae:	d109      	bne.n	8001dc4 <parseText+0xa4>
			indexOfHead = i;
 8001db0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001db4:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
			headCount++;
 8001db8:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
 8001dc2:	e00e      	b.n	8001de2 <parseText+0xc2>
		}
		//tail of the message
		else if (receivedChars[i] == '>') {
 8001dc4:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001dc8:	4ab4      	ldr	r2, [pc, #720]	; (800209c <parseText+0x37c>)
 8001dca:	5cd3      	ldrb	r3, [r2, r3]
 8001dcc:	2b3e      	cmp	r3, #62	; 0x3e
 8001dce:	d108      	bne.n	8001de2 <parseText+0xc2>
			indexOfTail = i;
 8001dd0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001dd4:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
			tailCount++;
 8001dd8:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8001ddc:	3301      	adds	r3, #1
 8001dde:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
	for (i = 0; i < strlen(receivedChars); i++) {
 8001de2:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001de6:	3301      	adds	r3, #1
 8001de8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8001dec:	f897 4097 	ldrb.w	r4, [r7, #151]	; 0x97
 8001df0:	48aa      	ldr	r0, [pc, #680]	; (800209c <parseText+0x37c>)
 8001df2:	f7fe fa2f 	bl	8000254 <strlen>
 8001df6:	4603      	mov	r3, r0
 8001df8:	429c      	cmp	r4, r3
 8001dfa:	d3d3      	bcc.n	8001da4 <parseText+0x84>
		}
	}
	//received message is not complete
	if (headCount > tailCount) {
 8001dfc:	f897 2093 	ldrb.w	r2, [r7, #147]	; 0x93
 8001e00:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d901      	bls.n	8001e0c <parseText+0xec>
		return 0;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	e1c6      	b.n	800219a <parseText+0x47a>
	}
	// received message is complete ->
	else if (headCount == tailCount && headCount > 0 && tailCount > 0) {
 8001e0c:	f897 2093 	ldrb.w	r2, [r7, #147]	; 0x93
 8001e10:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d158      	bne.n	8001eca <parseText+0x1aa>
 8001e18:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d054      	beq.n	8001eca <parseText+0x1aa>
 8001e20:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d050      	beq.n	8001eca <parseText+0x1aa>
		sprintf(msg_buffers, "<INFO:Message accepted>\n");
 8001e28:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001e2c:	4a9c      	ldr	r2, [pc, #624]	; (80020a0 <parseText+0x380>)
 8001e2e:	461c      	mov	r4, r3
 8001e30:	4615      	mov	r5, r2
 8001e32:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e36:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e3a:	c403      	stmia	r4!, {r0, r1}
 8001e3c:	7022      	strb	r2, [r4, #0]
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers), HAL_MAX_DELAY);
 8001e3e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001e42:	4618      	mov	r0, r3
 8001e44:	f7fe fa06 	bl	8000254 <strlen>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8001e50:	f04f 33ff 	mov.w	r3, #4294967295
 8001e54:	4893      	ldr	r0, [pc, #588]	; (80020a4 <parseText+0x384>)
 8001e56:	f006 fbd7 	bl	8008608 <HAL_UART_Transmit>
	}

	//-------------------------------------------------------------------------------------
	// get string between special chars (Only if specialCharCount == 2)
	//-------------------------------------------------------------------------------------
	strncpy(receivedCommand, receivedChars + indexOfHead + 1, indexOfTail - indexOfHead - 1);
 8001e5a:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8001e5e:	3301      	adds	r3, #1
 8001e60:	4a8e      	ldr	r2, [pc, #568]	; (800209c <parseText+0x37c>)
 8001e62:	1899      	adds	r1, r3, r2
 8001e64:	f897 2095 	ldrb.w	r2, [r7, #149]	; 0x95
 8001e68:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	3b01      	subs	r3, #1
 8001e70:	461a      	mov	r2, r3
 8001e72:	463b      	mov	r3, r7
 8001e74:	4618      	mov	r0, r3
 8001e76:	f007 fbb7 	bl	80095e8 <strncpy>
	receivedCommand[indexOfTail - indexOfHead - 1] = '\0';
 8001e7a:	f897 2095 	ldrb.w	r2, [r7, #149]	; 0x95
 8001e7e:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	3b01      	subs	r3, #1
 8001e86:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8001e8a:	4413      	add	r3, r2
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	f803 2c98 	strb.w	r2, [r3, #-152]

	char *command = strtok(receivedCommand, ":");
 8001e92:	463b      	mov	r3, r7
 8001e94:	4984      	ldr	r1, [pc, #528]	; (80020a8 <parseText+0x388>)
 8001e96:	4618      	mov	r0, r3
 8001e98:	f007 fbbc 	bl	8009614 <strtok>
 8001e9c:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	char *method = strtok(NULL, ":");
 8001ea0:	4981      	ldr	r1, [pc, #516]	; (80020a8 <parseText+0x388>)
 8001ea2:	2000      	movs	r0, #0
 8001ea4:	f007 fbb6 	bl	8009614 <strtok>
 8001ea8:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
	char *count = strtok(NULL, ":");
 8001eac:	497e      	ldr	r1, [pc, #504]	; (80020a8 <parseText+0x388>)
 8001eae:	2000      	movs	r0, #0
 8001eb0:	f007 fbb0 	bl	8009614 <strtok>
 8001eb4:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	//-------------------------------------------------------------------------------------
	// Perform action based on received message
	//-------------------------------------------------------------------------------------

	//<IDN> - identification
	if (strcmp(command, "IDN") == 0) {
 8001eb8:	497c      	ldr	r1, [pc, #496]	; (80020ac <parseText+0x38c>)
 8001eba:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001ebe:	f7fe f9bf 	bl	8000240 <strcmp>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d00c      	beq.n	8001ee2 <parseText+0x1c2>
 8001ec8:	e02b      	b.n	8001f22 <parseText+0x202>
	else if ((headCount < tailCount)) {
 8001eca:	f897 2093 	ldrb.w	r2, [r7, #147]	; 0x93
 8001ece:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d203      	bcs.n	8001ede <parseText+0x1be>
		clearReceivedCharsBuffer(); // receivedChars needs to be cleared
 8001ed6:	f000 f971 	bl	80021bc <clearReceivedCharsBuffer>
		return 0;
 8001eda:	2300      	movs	r3, #0
 8001edc:	e15d      	b.n	800219a <parseText+0x47a>
		return 0;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	e15b      	b.n	800219a <parseText+0x47a>
		sprintf(msg_buffers, "<INFO:This is proton precession magnetometer - version 1>\n");
 8001ee2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ee6:	4a72      	ldr	r2, [pc, #456]	; (80020b0 <parseText+0x390>)
 8001ee8:	461c      	mov	r4, r3
 8001eea:	4615      	mov	r5, r2
 8001eec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001eee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ef0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ef2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ef4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ef6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ef8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001efc:	c403      	stmia	r4!, {r0, r1}
 8001efe:	8022      	strh	r2, [r4, #0]
 8001f00:	3402      	adds	r4, #2
 8001f02:	0c13      	lsrs	r3, r2, #16
 8001f04:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers), HAL_MAX_DELAY);
 8001f06:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7fe f9a2 	bl	8000254 <strlen>
 8001f10:	4603      	mov	r3, r0
 8001f12:	b29a      	uxth	r2, r3
 8001f14:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8001f18:	f04f 33ff 	mov.w	r3, #4294967295
 8001f1c:	4861      	ldr	r0, [pc, #388]	; (80020a4 <parseText+0x384>)
 8001f1e:	f006 fb73 	bl	8008608 <HAL_UART_Transmit>
	}

	//<INIT> - initialization state
	if (strcmp(command, "INIT") == 0) {
 8001f22:	4964      	ldr	r1, [pc, #400]	; (80020b4 <parseText+0x394>)
 8001f24:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001f28:	f7fe f98a 	bl	8000240 <strcmp>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d101      	bne.n	8001f36 <parseText+0x216>
		initState();
 8001f32:	f7ff fe4b 	bl	8001bcc <initState>
	}
	//<SET:parameter:value>
	if (strcmp(command, "SET") == 0) {
 8001f36:	4960      	ldr	r1, [pc, #384]	; (80020b8 <parseText+0x398>)
 8001f38:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001f3c:	f7fe f980 	bl	8000240 <strcmp>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d127      	bne.n	8001f96 <parseText+0x276>
		//polarization time
		if (strcmp(method, "polT") == 0) {
 8001f46:	495d      	ldr	r1, [pc, #372]	; (80020bc <parseText+0x39c>)
 8001f48:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8001f4c:	f7fe f978 	bl	8000240 <strcmp>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	f040 811f 	bne.w	8002196 <parseText+0x476>
			//convert received string to integer
			polarizationTime = atoi(count);
 8001f58:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8001f5c:	f007 faed 	bl	800953a <atoi>
 8001f60:	4603      	mov	r3, r0
 8001f62:	461a      	mov	r2, r3
 8001f64:	4b56      	ldr	r3, [pc, #344]	; (80020c0 <parseText+0x3a0>)
 8001f66:	601a      	str	r2, [r3, #0]

			//min = 5 seconds
			if (polarizationTime < 5000) {
 8001f68:	4b55      	ldr	r3, [pc, #340]	; (80020c0 <parseText+0x3a0>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f241 3287 	movw	r2, #4999	; 0x1387
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d804      	bhi.n	8001f7e <parseText+0x25e>
				polarizationTime = 5000;
 8001f74:	4b52      	ldr	r3, [pc, #328]	; (80020c0 <parseText+0x3a0>)
 8001f76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f7a:	601a      	str	r2, [r3, #0]
 8001f7c:	e10b      	b.n	8002196 <parseText+0x476>
			}
			//max = 60 seconds
			else if (polarizationTime > 60000) {
 8001f7e:	4b50      	ldr	r3, [pc, #320]	; (80020c0 <parseText+0x3a0>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f64e 2260 	movw	r2, #60000	; 0xea60
 8001f86:	4293      	cmp	r3, r2
 8001f88:	f240 8105 	bls.w	8002196 <parseText+0x476>
				polarizationTime = 60000;
 8001f8c:	4b4c      	ldr	r3, [pc, #304]	; (80020c0 <parseText+0x3a0>)
 8001f8e:	f64e 2260 	movw	r2, #60000	; 0xea60
 8001f92:	601a      	str	r2, [r3, #0]
 8001f94:	e0ff      	b.n	8002196 <parseText+0x476>
			}
		}
	}
	//<MEAS:method:count>
	else if (strcmp(command, "MEAS") == 0) {
 8001f96:	494b      	ldr	r1, [pc, #300]	; (80020c4 <parseText+0x3a4>)
 8001f98:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001f9c:	f7fe f950 	bl	8000240 <strcmp>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	f040 80f7 	bne.w	8002196 <parseText+0x476>
		//external ADC only
		if (strcmp(method, "extADC") == 0) {
 8001fa8:	4947      	ldr	r1, [pc, #284]	; (80020c8 <parseText+0x3a8>)
 8001faa:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8001fae:	f7fe f947 	bl	8000240 <strcmp>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d10c      	bne.n	8001fd2 <parseText+0x2b2>
			state.extAdcSetState = 1;
 8001fb8:	4b44      	ldr	r3, [pc, #272]	; (80020cc <parseText+0x3ac>)
 8001fba:	2201      	movs	r2, #1
 8001fbc:	725a      	strb	r2, [r3, #9]
			state.intAdcSetState = 0;
 8001fbe:	4b43      	ldr	r3, [pc, #268]	; (80020cc <parseText+0x3ac>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	729a      	strb	r2, [r3, #10]
			state.compSetState = 0;
 8001fc4:	4b41      	ldr	r3, [pc, #260]	; (80020cc <parseText+0x3ac>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	72da      	strb	r2, [r3, #11]
			state.measureTechniqueUpdated = 1;
 8001fca:	4b40      	ldr	r3, [pc, #256]	; (80020cc <parseText+0x3ac>)
 8001fcc:	2201      	movs	r2, #1
 8001fce:	741a      	strb	r2, [r3, #16]
 8001fd0:	e0c3      	b.n	800215a <parseText+0x43a>
		}
		//internal ADC only
		else if (strcmp(method, "intADC") == 0) {
 8001fd2:	493f      	ldr	r1, [pc, #252]	; (80020d0 <parseText+0x3b0>)
 8001fd4:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8001fd8:	f7fe f932 	bl	8000240 <strcmp>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d10c      	bne.n	8001ffc <parseText+0x2dc>
			state.extAdcSetState = 0;
 8001fe2:	4b3a      	ldr	r3, [pc, #232]	; (80020cc <parseText+0x3ac>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	725a      	strb	r2, [r3, #9]
			state.intAdcSetState = 1;
 8001fe8:	4b38      	ldr	r3, [pc, #224]	; (80020cc <parseText+0x3ac>)
 8001fea:	2201      	movs	r2, #1
 8001fec:	729a      	strb	r2, [r3, #10]
			state.compSetState = 0;
 8001fee:	4b37      	ldr	r3, [pc, #220]	; (80020cc <parseText+0x3ac>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	72da      	strb	r2, [r3, #11]
			state.measureTechniqueUpdated = 1;
 8001ff4:	4b35      	ldr	r3, [pc, #212]	; (80020cc <parseText+0x3ac>)
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	741a      	strb	r2, [r3, #16]
 8001ffa:	e0ae      	b.n	800215a <parseText+0x43a>
		}
		//comparator only
		else if (strcmp(method, "comp") == 0) {
 8001ffc:	4935      	ldr	r1, [pc, #212]	; (80020d4 <parseText+0x3b4>)
 8001ffe:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8002002:	f7fe f91d 	bl	8000240 <strcmp>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d10c      	bne.n	8002026 <parseText+0x306>
			state.extAdcSetState = 0;
 800200c:	4b2f      	ldr	r3, [pc, #188]	; (80020cc <parseText+0x3ac>)
 800200e:	2200      	movs	r2, #0
 8002010:	725a      	strb	r2, [r3, #9]
			state.intAdcSetState = 0;
 8002012:	4b2e      	ldr	r3, [pc, #184]	; (80020cc <parseText+0x3ac>)
 8002014:	2200      	movs	r2, #0
 8002016:	729a      	strb	r2, [r3, #10]
			state.compSetState = 1;
 8002018:	4b2c      	ldr	r3, [pc, #176]	; (80020cc <parseText+0x3ac>)
 800201a:	2201      	movs	r2, #1
 800201c:	72da      	strb	r2, [r3, #11]
			state.measureTechniqueUpdated = 1;
 800201e:	4b2b      	ldr	r3, [pc, #172]	; (80020cc <parseText+0x3ac>)
 8002020:	2201      	movs	r2, #1
 8002022:	741a      	strb	r2, [r3, #16]
 8002024:	e099      	b.n	800215a <parseText+0x43a>
		}
		//external ADC + internal ADC
		else if ((strcmp(method, "extADC+intADC")) == 0 || (strcmp(method, "intADC+extADC")) == 0) {
 8002026:	492c      	ldr	r1, [pc, #176]	; (80020d8 <parseText+0x3b8>)
 8002028:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 800202c:	f7fe f908 	bl	8000240 <strcmp>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d007      	beq.n	8002046 <parseText+0x326>
 8002036:	4929      	ldr	r1, [pc, #164]	; (80020dc <parseText+0x3bc>)
 8002038:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 800203c:	f7fe f900 	bl	8000240 <strcmp>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d10c      	bne.n	8002060 <parseText+0x340>
			state.extAdcSetState = 1;
 8002046:	4b21      	ldr	r3, [pc, #132]	; (80020cc <parseText+0x3ac>)
 8002048:	2201      	movs	r2, #1
 800204a:	725a      	strb	r2, [r3, #9]
			state.intAdcSetState = 1;
 800204c:	4b1f      	ldr	r3, [pc, #124]	; (80020cc <parseText+0x3ac>)
 800204e:	2201      	movs	r2, #1
 8002050:	729a      	strb	r2, [r3, #10]
			state.compSetState = 0;
 8002052:	4b1e      	ldr	r3, [pc, #120]	; (80020cc <parseText+0x3ac>)
 8002054:	2200      	movs	r2, #0
 8002056:	72da      	strb	r2, [r3, #11]
			state.measureTechniqueUpdated = 1;
 8002058:	4b1c      	ldr	r3, [pc, #112]	; (80020cc <parseText+0x3ac>)
 800205a:	2201      	movs	r2, #1
 800205c:	741a      	strb	r2, [r3, #16]
 800205e:	e07c      	b.n	800215a <parseText+0x43a>
		}
		//external ADC + comparator
		else if ((strcmp(method, "extADC+comp") == 0) || (strcmp(method, "comp+extADC") == 0)) {
 8002060:	491f      	ldr	r1, [pc, #124]	; (80020e0 <parseText+0x3c0>)
 8002062:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8002066:	f7fe f8eb 	bl	8000240 <strcmp>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d007      	beq.n	8002080 <parseText+0x360>
 8002070:	491c      	ldr	r1, [pc, #112]	; (80020e4 <parseText+0x3c4>)
 8002072:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8002076:	f7fe f8e3 	bl	8000240 <strcmp>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d133      	bne.n	80020e8 <parseText+0x3c8>
			state.extAdcSetState = 1;
 8002080:	4b12      	ldr	r3, [pc, #72]	; (80020cc <parseText+0x3ac>)
 8002082:	2201      	movs	r2, #1
 8002084:	725a      	strb	r2, [r3, #9]
			state.intAdcSetState = 0;
 8002086:	4b11      	ldr	r3, [pc, #68]	; (80020cc <parseText+0x3ac>)
 8002088:	2200      	movs	r2, #0
 800208a:	729a      	strb	r2, [r3, #10]
			state.compSetState = 1;
 800208c:	4b0f      	ldr	r3, [pc, #60]	; (80020cc <parseText+0x3ac>)
 800208e:	2201      	movs	r2, #1
 8002090:	72da      	strb	r2, [r3, #11]
			state.measureTechniqueUpdated = 1;
 8002092:	4b0e      	ldr	r3, [pc, #56]	; (80020cc <parseText+0x3ac>)
 8002094:	2201      	movs	r2, #1
 8002096:	741a      	strb	r2, [r3, #16]
 8002098:	e05f      	b.n	800215a <parseText+0x43a>
 800209a:	bf00      	nop
 800209c:	2002f6cc 	.word	0x2002f6cc
 80020a0:	0800a01c 	.word	0x0800a01c
 80020a4:	20004248 	.word	0x20004248
 80020a8:	0800a038 	.word	0x0800a038
 80020ac:	0800a03c 	.word	0x0800a03c
 80020b0:	0800a040 	.word	0x0800a040
 80020b4:	0800a07c 	.word	0x0800a07c
 80020b8:	0800a084 	.word	0x0800a084
 80020bc:	0800a088 	.word	0x0800a088
 80020c0:	20000004 	.word	0x20000004
 80020c4:	0800a090 	.word	0x0800a090
 80020c8:	0800a098 	.word	0x0800a098
 80020cc:	2002f4a8 	.word	0x2002f4a8
 80020d0:	0800a0a0 	.word	0x0800a0a0
 80020d4:	0800a0a8 	.word	0x0800a0a8
 80020d8:	0800a0b0 	.word	0x0800a0b0
 80020dc:	0800a0c0 	.word	0x0800a0c0
 80020e0:	0800a0d0 	.word	0x0800a0d0
 80020e4:	0800a0dc 	.word	0x0800a0dc
		}
		//internal ADC + comparator
		else if ((strcmp(method, "intADC+comp") == 0) || (strcmp(method, "comp+intADC")) == 0) {
 80020e8:	492e      	ldr	r1, [pc, #184]	; (80021a4 <parseText+0x484>)
 80020ea:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 80020ee:	f7fe f8a7 	bl	8000240 <strcmp>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d007      	beq.n	8002108 <parseText+0x3e8>
 80020f8:	492b      	ldr	r1, [pc, #172]	; (80021a8 <parseText+0x488>)
 80020fa:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 80020fe:	f7fe f89f 	bl	8000240 <strcmp>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d10c      	bne.n	8002122 <parseText+0x402>
			state.extAdcSetState = 0;
 8002108:	4b28      	ldr	r3, [pc, #160]	; (80021ac <parseText+0x48c>)
 800210a:	2200      	movs	r2, #0
 800210c:	725a      	strb	r2, [r3, #9]
			state.intAdcSetState = 1;
 800210e:	4b27      	ldr	r3, [pc, #156]	; (80021ac <parseText+0x48c>)
 8002110:	2201      	movs	r2, #1
 8002112:	729a      	strb	r2, [r3, #10]
			state.compSetState = 1;
 8002114:	4b25      	ldr	r3, [pc, #148]	; (80021ac <parseText+0x48c>)
 8002116:	2201      	movs	r2, #1
 8002118:	72da      	strb	r2, [r3, #11]
			state.measureTechniqueUpdated = 1;
 800211a:	4b24      	ldr	r3, [pc, #144]	; (80021ac <parseText+0x48c>)
 800211c:	2201      	movs	r2, #1
 800211e:	741a      	strb	r2, [r3, #16]
 8002120:	e01b      	b.n	800215a <parseText+0x43a>
		}
		//external ADC + internal ADC + comparator
		else if ((strcmp(method, "extADC+intADC+comp") == 0) || (strcmp(method, "intADC+extADC+comp") == 0)) {
 8002122:	4923      	ldr	r1, [pc, #140]	; (80021b0 <parseText+0x490>)
 8002124:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8002128:	f7fe f88a 	bl	8000240 <strcmp>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d007      	beq.n	8002142 <parseText+0x422>
 8002132:	4920      	ldr	r1, [pc, #128]	; (80021b4 <parseText+0x494>)
 8002134:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8002138:	f7fe f882 	bl	8000240 <strcmp>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d10b      	bne.n	800215a <parseText+0x43a>
			state.compSetState = 1;
 8002142:	4b1a      	ldr	r3, [pc, #104]	; (80021ac <parseText+0x48c>)
 8002144:	2201      	movs	r2, #1
 8002146:	72da      	strb	r2, [r3, #11]
			state.extAdcSetState = 1;
 8002148:	4b18      	ldr	r3, [pc, #96]	; (80021ac <parseText+0x48c>)
 800214a:	2201      	movs	r2, #1
 800214c:	725a      	strb	r2, [r3, #9]
			state.intAdcSetState = 1;
 800214e:	4b17      	ldr	r3, [pc, #92]	; (80021ac <parseText+0x48c>)
 8002150:	2201      	movs	r2, #1
 8002152:	729a      	strb	r2, [r3, #10]
			state.measureTechniqueUpdated = 1;
 8002154:	4b15      	ldr	r3, [pc, #84]	; (80021ac <parseText+0x48c>)
 8002156:	2201      	movs	r2, #1
 8002158:	741a      	strb	r2, [r3, #16]
		} else /* default: */
		{

		}
		if (strcmp(count, "INF") == 0) {
 800215a:	4917      	ldr	r1, [pc, #92]	; (80021b8 <parseText+0x498>)
 800215c:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8002160:	f7fe f86e 	bl	8000240 <strcmp>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d104      	bne.n	8002174 <parseText+0x454>
			state.setMeasurements = -1;
 800216a:	4b10      	ldr	r3, [pc, #64]	; (80021ac <parseText+0x48c>)
 800216c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002170:	81da      	strh	r2, [r3, #14]
 8002172:	e010      	b.n	8002196 <parseText+0x476>
		} else if (strcmp(count, "") == 0) {
 8002174:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d103      	bne.n	8002186 <parseText+0x466>
			state.setMeasurements = 1;
 800217e:	4b0b      	ldr	r3, [pc, #44]	; (80021ac <parseText+0x48c>)
 8002180:	2201      	movs	r2, #1
 8002182:	81da      	strh	r2, [r3, #14]
 8002184:	e007      	b.n	8002196 <parseText+0x476>
		} else {
			state.setMeasurements = atoi(count);
 8002186:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800218a:	f007 f9d6 	bl	800953a <atoi>
 800218e:	4603      	mov	r3, r0
 8002190:	b21a      	sxth	r2, r3
 8002192:	4b06      	ldr	r3, [pc, #24]	; (80021ac <parseText+0x48c>)
 8002194:	81da      	strh	r2, [r3, #14]
	}
	/* more else if clauses */
	else /* default: */
	{
	}
	clearReceivedCharsBuffer();
 8002196:	f000 f811 	bl	80021bc <clearReceivedCharsBuffer>
}
 800219a:	4618      	mov	r0, r3
 800219c:	3798      	adds	r7, #152	; 0x98
 800219e:	46bd      	mov	sp, r7
 80021a0:	bdb0      	pop	{r4, r5, r7, pc}
 80021a2:	bf00      	nop
 80021a4:	0800a0e8 	.word	0x0800a0e8
 80021a8:	0800a0f4 	.word	0x0800a0f4
 80021ac:	2002f4a8 	.word	0x2002f4a8
 80021b0:	0800a100 	.word	0x0800a100
 80021b4:	0800a114 	.word	0x0800a114
 80021b8:	0800a128 	.word	0x0800a128

080021bc <clearReceivedCharsBuffer>:

void clearReceivedCharsBuffer() {
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
	int i = 0;
 80021c2:	2300      	movs	r3, #0
 80021c4:	607b      	str	r3, [r7, #4]
	//keep everything in range
	if (receivedCharIndex > 50) {
 80021c6:	4b10      	ldr	r3, [pc, #64]	; (8002208 <clearReceivedCharsBuffer+0x4c>)
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	2b32      	cmp	r3, #50	; 0x32
 80021cc:	d902      	bls.n	80021d4 <clearReceivedCharsBuffer+0x18>
		receivedCharIndex = 50;
 80021ce:	4b0e      	ldr	r3, [pc, #56]	; (8002208 <clearReceivedCharsBuffer+0x4c>)
 80021d0:	2232      	movs	r2, #50	; 0x32
 80021d2:	701a      	strb	r2, [r3, #0]
	}
	for (i = 0; i < receivedCharIndex; i++) {
 80021d4:	2300      	movs	r3, #0
 80021d6:	607b      	str	r3, [r7, #4]
 80021d8:	e007      	b.n	80021ea <clearReceivedCharsBuffer+0x2e>
		receivedChars[i] = '\0';
 80021da:	4a0c      	ldr	r2, [pc, #48]	; (800220c <clearReceivedCharsBuffer+0x50>)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4413      	add	r3, r2
 80021e0:	2200      	movs	r2, #0
 80021e2:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < receivedCharIndex; i++) {
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3301      	adds	r3, #1
 80021e8:	607b      	str	r3, [r7, #4]
 80021ea:	4b07      	ldr	r3, [pc, #28]	; (8002208 <clearReceivedCharsBuffer+0x4c>)
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	461a      	mov	r2, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4293      	cmp	r3, r2
 80021f4:	dbf1      	blt.n	80021da <clearReceivedCharsBuffer+0x1e>
	}
	receivedCharIndex = 0;
 80021f6:	4b04      	ldr	r3, [pc, #16]	; (8002208 <clearReceivedCharsBuffer+0x4c>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	701a      	strb	r2, [r3, #0]
}
 80021fc:	bf00      	nop
 80021fe:	370c      	adds	r7, #12
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr
 8002208:	2002f770 	.word	0x2002f770
 800220c:	2002f6cc 	.word	0x2002f6cc

08002210 <sendMeasuredData>:

void sendMeasuredData() {
 8002210:	b580      	push	{r7, lr}
 8002212:	b094      	sub	sp, #80	; 0x50
 8002214:	af00      	add	r7, sp, #0
	char msg_freq[16];
	char msg_buffers[50];
	uint16_t adc = 0;
 8002216:	2300      	movs	r3, #0
 8002218:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	int i = 0;
 800221c:	2300      	movs	r3, #0
 800221e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if ((state.extAdcReadyToSend == 1)) {
 8002220:	4bad      	ldr	r3, [pc, #692]	; (80024d8 <sendMeasuredData+0x2c8>)
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	2b01      	cmp	r3, #1
 8002226:	d176      	bne.n	8002316 <sendMeasuredData+0x106>
		set_LED1(0, 0, 1);
 8002228:	2201      	movs	r2, #1
 800222a:	2100      	movs	r1, #0
 800222c:	2000      	movs	r0, #0
 800222e:	f7ff fa55 	bl	80016dc <set_LED1>
		sprintf(msg_buffers, "<MEAS:%u:extADC:\n", state.index);
 8002232:	4ba9      	ldr	r3, [pc, #676]	; (80024d8 <sendMeasuredData+0x2c8>)
 8002234:	695a      	ldr	r2, [r3, #20]
 8002236:	463b      	mov	r3, r7
 8002238:	49a8      	ldr	r1, [pc, #672]	; (80024dc <sendMeasuredData+0x2cc>)
 800223a:	4618      	mov	r0, r3
 800223c:	f007 f9b4 	bl	80095a8 <siprintf>
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers), HAL_MAX_DELAY);
 8002240:	463b      	mov	r3, r7
 8002242:	4618      	mov	r0, r3
 8002244:	f7fe f806 	bl	8000254 <strlen>
 8002248:	4603      	mov	r3, r0
 800224a:	b29a      	uxth	r2, r3
 800224c:	4639      	mov	r1, r7
 800224e:	f04f 33ff 	mov.w	r3, #4294967295
 8002252:	48a3      	ldr	r0, [pc, #652]	; (80024e0 <sendMeasuredData+0x2d0>)
 8002254:	f006 f9d8 	bl	8008608 <HAL_UART_Transmit>

		// first buffer
		for (i = 0; i < samplesPerPeriod; i++) {
 8002258:	2300      	movs	r3, #0
 800225a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800225c:	e01b      	b.n	8002296 <sendMeasuredData+0x86>
			adc = (buffer_extAdc_1.uint16[i]);
 800225e:	4aa1      	ldr	r2, [pc, #644]	; (80024e4 <sendMeasuredData+0x2d4>)
 8002260:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002262:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002266:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
			sprintf(msg_buffers, "%hu\n", adc);
 800226a:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 800226e:	463b      	mov	r3, r7
 8002270:	499d      	ldr	r1, [pc, #628]	; (80024e8 <sendMeasuredData+0x2d8>)
 8002272:	4618      	mov	r0, r3
 8002274:	f007 f998 	bl	80095a8 <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers), HAL_MAX_DELAY);
 8002278:	463b      	mov	r3, r7
 800227a:	4618      	mov	r0, r3
 800227c:	f7fd ffea 	bl	8000254 <strlen>
 8002280:	4603      	mov	r3, r0
 8002282:	b29a      	uxth	r2, r3
 8002284:	4639      	mov	r1, r7
 8002286:	f04f 33ff 	mov.w	r3, #4294967295
 800228a:	4895      	ldr	r0, [pc, #596]	; (80024e0 <sendMeasuredData+0x2d0>)
 800228c:	f006 f9bc 	bl	8008608 <HAL_UART_Transmit>
		for (i = 0; i < samplesPerPeriod; i++) {
 8002290:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002292:	3301      	adds	r3, #1
 8002294:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002296:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002298:	4b94      	ldr	r3, [pc, #592]	; (80024ec <sendMeasuredData+0x2dc>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	429a      	cmp	r2, r3
 800229e:	d3de      	bcc.n	800225e <sendMeasuredData+0x4e>
		}
		//second buffer
		for (i = 0; i < samplesPerPeriod; i++) {
 80022a0:	2300      	movs	r3, #0
 80022a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80022a4:	e01b      	b.n	80022de <sendMeasuredData+0xce>
			adc = (buffer_extAdc_2.uint16[i]);
 80022a6:	4a92      	ldr	r2, [pc, #584]	; (80024f0 <sendMeasuredData+0x2e0>)
 80022a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80022aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80022ae:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
			sprintf(msg_buffers, "%hu\n", adc);
 80022b2:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 80022b6:	463b      	mov	r3, r7
 80022b8:	498b      	ldr	r1, [pc, #556]	; (80024e8 <sendMeasuredData+0x2d8>)
 80022ba:	4618      	mov	r0, r3
 80022bc:	f007 f974 	bl	80095a8 <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers), HAL_MAX_DELAY);
 80022c0:	463b      	mov	r3, r7
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7fd ffc6 	bl	8000254 <strlen>
 80022c8:	4603      	mov	r3, r0
 80022ca:	b29a      	uxth	r2, r3
 80022cc:	4639      	mov	r1, r7
 80022ce:	f04f 33ff 	mov.w	r3, #4294967295
 80022d2:	4883      	ldr	r0, [pc, #524]	; (80024e0 <sendMeasuredData+0x2d0>)
 80022d4:	f006 f998 	bl	8008608 <HAL_UART_Transmit>
		for (i = 0; i < samplesPerPeriod; i++) {
 80022d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80022da:	3301      	adds	r3, #1
 80022dc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80022de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80022e0:	4b82      	ldr	r3, [pc, #520]	; (80024ec <sendMeasuredData+0x2dc>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d3de      	bcc.n	80022a6 <sendMeasuredData+0x96>
		}
		sprintf(msg_buffers, ">\n");
 80022e8:	463b      	mov	r3, r7
 80022ea:	4a82      	ldr	r2, [pc, #520]	; (80024f4 <sendMeasuredData+0x2e4>)
 80022ec:	6812      	ldr	r2, [r2, #0]
 80022ee:	4611      	mov	r1, r2
 80022f0:	8019      	strh	r1, [r3, #0]
 80022f2:	3302      	adds	r3, #2
 80022f4:	0c12      	lsrs	r2, r2, #16
 80022f6:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers), HAL_MAX_DELAY);
 80022f8:	463b      	mov	r3, r7
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7fd ffaa 	bl	8000254 <strlen>
 8002300:	4603      	mov	r3, r0
 8002302:	b29a      	uxth	r2, r3
 8002304:	4639      	mov	r1, r7
 8002306:	f04f 33ff 	mov.w	r3, #4294967295
 800230a:	4875      	ldr	r0, [pc, #468]	; (80024e0 <sendMeasuredData+0x2d0>)
 800230c:	f006 f97c 	bl	8008608 <HAL_UART_Transmit>
		state.extAdcReadyToSend = 0;
 8002310:	4b71      	ldr	r3, [pc, #452]	; (80024d8 <sendMeasuredData+0x2c8>)
 8002312:	2200      	movs	r2, #0
 8002314:	701a      	strb	r2, [r3, #0]
	}

	if ((state.intAdcReadyToSend == 1)) {
 8002316:	4b70      	ldr	r3, [pc, #448]	; (80024d8 <sendMeasuredData+0x2c8>)
 8002318:	785b      	ldrb	r3, [r3, #1]
 800231a:	2b01      	cmp	r3, #1
 800231c:	d176      	bne.n	800240c <sendMeasuredData+0x1fc>
		set_LED1(0, 0, 1);
 800231e:	2201      	movs	r2, #1
 8002320:	2100      	movs	r1, #0
 8002322:	2000      	movs	r0, #0
 8002324:	f7ff f9da 	bl	80016dc <set_LED1>
		sprintf(msg_buffers, "<MEAS:%u:intADC:\n", state.index);
 8002328:	4b6b      	ldr	r3, [pc, #428]	; (80024d8 <sendMeasuredData+0x2c8>)
 800232a:	695a      	ldr	r2, [r3, #20]
 800232c:	463b      	mov	r3, r7
 800232e:	4972      	ldr	r1, [pc, #456]	; (80024f8 <sendMeasuredData+0x2e8>)
 8002330:	4618      	mov	r0, r3
 8002332:	f007 f939 	bl	80095a8 <siprintf>
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers), HAL_MAX_DELAY);
 8002336:	463b      	mov	r3, r7
 8002338:	4618      	mov	r0, r3
 800233a:	f7fd ff8b 	bl	8000254 <strlen>
 800233e:	4603      	mov	r3, r0
 8002340:	b29a      	uxth	r2, r3
 8002342:	4639      	mov	r1, r7
 8002344:	f04f 33ff 	mov.w	r3, #4294967295
 8002348:	4865      	ldr	r0, [pc, #404]	; (80024e0 <sendMeasuredData+0x2d0>)
 800234a:	f006 f95d 	bl	8008608 <HAL_UART_Transmit>
		// first buffer
		for (i = 0; i < samplesPerPeriod; i++) {
 800234e:	2300      	movs	r3, #0
 8002350:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002352:	e01b      	b.n	800238c <sendMeasuredData+0x17c>
			adc = (buffer_intAdc_1.uint16[i]);
 8002354:	4a69      	ldr	r2, [pc, #420]	; (80024fc <sendMeasuredData+0x2ec>)
 8002356:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002358:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800235c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
			sprintf(msg_buffers, "%hu\n", adc);
 8002360:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8002364:	463b      	mov	r3, r7
 8002366:	4960      	ldr	r1, [pc, #384]	; (80024e8 <sendMeasuredData+0x2d8>)
 8002368:	4618      	mov	r0, r3
 800236a:	f007 f91d 	bl	80095a8 <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers), HAL_MAX_DELAY);
 800236e:	463b      	mov	r3, r7
 8002370:	4618      	mov	r0, r3
 8002372:	f7fd ff6f 	bl	8000254 <strlen>
 8002376:	4603      	mov	r3, r0
 8002378:	b29a      	uxth	r2, r3
 800237a:	4639      	mov	r1, r7
 800237c:	f04f 33ff 	mov.w	r3, #4294967295
 8002380:	4857      	ldr	r0, [pc, #348]	; (80024e0 <sendMeasuredData+0x2d0>)
 8002382:	f006 f941 	bl	8008608 <HAL_UART_Transmit>
		for (i = 0; i < samplesPerPeriod; i++) {
 8002386:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002388:	3301      	adds	r3, #1
 800238a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800238c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800238e:	4b57      	ldr	r3, [pc, #348]	; (80024ec <sendMeasuredData+0x2dc>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	429a      	cmp	r2, r3
 8002394:	d3de      	bcc.n	8002354 <sendMeasuredData+0x144>
		}
		//second buffer
		for (i = 0; i < samplesPerPeriod; i++) {
 8002396:	2300      	movs	r3, #0
 8002398:	64fb      	str	r3, [r7, #76]	; 0x4c
 800239a:	e01b      	b.n	80023d4 <sendMeasuredData+0x1c4>
			adc = (buffer_intAdc_2.uint16[i]);
 800239c:	4a58      	ldr	r2, [pc, #352]	; (8002500 <sendMeasuredData+0x2f0>)
 800239e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80023a4:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
			sprintf(msg_buffers, "%hu\n", adc);
 80023a8:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 80023ac:	463b      	mov	r3, r7
 80023ae:	494e      	ldr	r1, [pc, #312]	; (80024e8 <sendMeasuredData+0x2d8>)
 80023b0:	4618      	mov	r0, r3
 80023b2:	f007 f8f9 	bl	80095a8 <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers), HAL_MAX_DELAY);
 80023b6:	463b      	mov	r3, r7
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7fd ff4b 	bl	8000254 <strlen>
 80023be:	4603      	mov	r3, r0
 80023c0:	b29a      	uxth	r2, r3
 80023c2:	4639      	mov	r1, r7
 80023c4:	f04f 33ff 	mov.w	r3, #4294967295
 80023c8:	4845      	ldr	r0, [pc, #276]	; (80024e0 <sendMeasuredData+0x2d0>)
 80023ca:	f006 f91d 	bl	8008608 <HAL_UART_Transmit>
		for (i = 0; i < samplesPerPeriod; i++) {
 80023ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023d0:	3301      	adds	r3, #1
 80023d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80023d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80023d6:	4b45      	ldr	r3, [pc, #276]	; (80024ec <sendMeasuredData+0x2dc>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	429a      	cmp	r2, r3
 80023dc:	d3de      	bcc.n	800239c <sendMeasuredData+0x18c>
		}
		sprintf(msg_buffers, ">\n");
 80023de:	463b      	mov	r3, r7
 80023e0:	4a44      	ldr	r2, [pc, #272]	; (80024f4 <sendMeasuredData+0x2e4>)
 80023e2:	6812      	ldr	r2, [r2, #0]
 80023e4:	4611      	mov	r1, r2
 80023e6:	8019      	strh	r1, [r3, #0]
 80023e8:	3302      	adds	r3, #2
 80023ea:	0c12      	lsrs	r2, r2, #16
 80023ec:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers), HAL_MAX_DELAY);
 80023ee:	463b      	mov	r3, r7
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7fd ff2f 	bl	8000254 <strlen>
 80023f6:	4603      	mov	r3, r0
 80023f8:	b29a      	uxth	r2, r3
 80023fa:	4639      	mov	r1, r7
 80023fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002400:	4837      	ldr	r0, [pc, #220]	; (80024e0 <sendMeasuredData+0x2d0>)
 8002402:	f006 f901 	bl	8008608 <HAL_UART_Transmit>
		state.intAdcReadyToSend = 0;
 8002406:	4b34      	ldr	r3, [pc, #208]	; (80024d8 <sendMeasuredData+0x2c8>)
 8002408:	2200      	movs	r2, #0
 800240a:	705a      	strb	r2, [r3, #1]
	}

	if ((state.compReadyToSend == 1)) {
 800240c:	4b32      	ldr	r3, [pc, #200]	; (80024d8 <sendMeasuredData+0x2c8>)
 800240e:	789b      	ldrb	r3, [r3, #2]
 8002410:	2b01      	cmp	r3, #1
 8002412:	d15d      	bne.n	80024d0 <sendMeasuredData+0x2c0>
		set_LED1(0, 0, 1);
 8002414:	2201      	movs	r2, #1
 8002416:	2100      	movs	r1, #0
 8002418:	2000      	movs	r0, #0
 800241a:	f7ff f95f 	bl	80016dc <set_LED1>
		//send frequency
		sprintf(msg_buffers, "<MEAS:%u:comp:\n", state.index);
 800241e:	4b2e      	ldr	r3, [pc, #184]	; (80024d8 <sendMeasuredData+0x2c8>)
 8002420:	695a      	ldr	r2, [r3, #20]
 8002422:	463b      	mov	r3, r7
 8002424:	4937      	ldr	r1, [pc, #220]	; (8002504 <sendMeasuredData+0x2f4>)
 8002426:	4618      	mov	r0, r3
 8002428:	f007 f8be 	bl	80095a8 <siprintf>
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers), HAL_MAX_DELAY);
 800242c:	463b      	mov	r3, r7
 800242e:	4618      	mov	r0, r3
 8002430:	f7fd ff10 	bl	8000254 <strlen>
 8002434:	4603      	mov	r3, r0
 8002436:	b29a      	uxth	r2, r3
 8002438:	4639      	mov	r1, r7
 800243a:	f04f 33ff 	mov.w	r3, #4294967295
 800243e:	4828      	ldr	r0, [pc, #160]	; (80024e0 <sendMeasuredData+0x2d0>)
 8002440:	f006 f8e2 	bl	8008608 <HAL_UART_Transmit>
		for (i = 0; i < 4000; i++) {
 8002444:	2300      	movs	r3, #0
 8002446:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002448:	e022      	b.n	8002490 <sendMeasuredData+0x280>
			uint32_t freq = buffer_comp[i + 1] - buffer_comp[i];
 800244a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800244c:	3301      	adds	r3, #1
 800244e:	4a2e      	ldr	r2, [pc, #184]	; (8002508 <sendMeasuredData+0x2f8>)
 8002450:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002454:	492c      	ldr	r1, [pc, #176]	; (8002508 <sendMeasuredData+0x2f8>)
 8002456:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002458:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	647b      	str	r3, [r7, #68]	; 0x44
			sprintf(msg_freq, "%d\n", freq);
 8002460:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002464:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002466:	4929      	ldr	r1, [pc, #164]	; (800250c <sendMeasuredData+0x2fc>)
 8002468:	4618      	mov	r0, r3
 800246a:	f007 f89d 	bl	80095a8 <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_freq, strlen(msg_freq), HAL_MAX_DELAY);
 800246e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002472:	4618      	mov	r0, r3
 8002474:	f7fd feee 	bl	8000254 <strlen>
 8002478:	4603      	mov	r3, r0
 800247a:	b29a      	uxth	r2, r3
 800247c:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8002480:	f04f 33ff 	mov.w	r3, #4294967295
 8002484:	4816      	ldr	r0, [pc, #88]	; (80024e0 <sendMeasuredData+0x2d0>)
 8002486:	f006 f8bf 	bl	8008608 <HAL_UART_Transmit>
		for (i = 0; i < 4000; i++) {
 800248a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800248c:	3301      	adds	r3, #1
 800248e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002490:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002492:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8002496:	dbd8      	blt.n	800244a <sendMeasuredData+0x23a>
		}
		sprintf(msg_buffers, ">\n");
 8002498:	463b      	mov	r3, r7
 800249a:	4a16      	ldr	r2, [pc, #88]	; (80024f4 <sendMeasuredData+0x2e4>)
 800249c:	6812      	ldr	r2, [r2, #0]
 800249e:	4611      	mov	r1, r2
 80024a0:	8019      	strh	r1, [r3, #0]
 80024a2:	3302      	adds	r3, #2
 80024a4:	0c12      	lsrs	r2, r2, #16
 80024a6:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers), HAL_MAX_DELAY);
 80024a8:	463b      	mov	r3, r7
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7fd fed2 	bl	8000254 <strlen>
 80024b0:	4603      	mov	r3, r0
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	4639      	mov	r1, r7
 80024b6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ba:	4809      	ldr	r0, [pc, #36]	; (80024e0 <sendMeasuredData+0x2d0>)
 80024bc:	f006 f8a4 	bl	8008608 <HAL_UART_Transmit>
		set_LED1(0, 0, 0);
 80024c0:	2200      	movs	r2, #0
 80024c2:	2100      	movs	r1, #0
 80024c4:	2000      	movs	r0, #0
 80024c6:	f7ff f909 	bl	80016dc <set_LED1>
		state.compReadyToSend = 0;
 80024ca:	4b03      	ldr	r3, [pc, #12]	; (80024d8 <sendMeasuredData+0x2c8>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	709a      	strb	r2, [r3, #2]
	}
}
 80024d0:	bf00      	nop
 80024d2:	3750      	adds	r7, #80	; 0x50
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	2002f4a8 	.word	0x2002f4a8
 80024dc:	0800a12c 	.word	0x0800a12c
 80024e0:	20004248 	.word	0x20004248
 80024e4:	200451c0 	.word	0x200451c0
 80024e8:	0800a140 	.word	0x0800a140
 80024ec:	20000000 	.word	0x20000000
 80024f0:	20019ba0 	.word	0x20019ba0
 80024f4:	0800a148 	.word	0x0800a148
 80024f8:	0800a14c 	.word	0x0800a14c
 80024fc:	2002f8d8 	.word	0x2002f8d8
 8002500:	20004318 	.word	0x20004318
 8002504:	0800a160 	.word	0x0800a160
 8002508:	20000218 	.word	0x20000218
 800250c:	0800a170 	.word	0x0800a170

08002510 <updateState>:

void updateState() {
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
	state.remainingMeasurements = state.setMeasurements;
 8002514:	4b0d      	ldr	r3, [pc, #52]	; (800254c <updateState+0x3c>)
 8002516:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 800251a:	4b0c      	ldr	r3, [pc, #48]	; (800254c <updateState+0x3c>)
 800251c:	819a      	strh	r2, [r3, #12]
	state.extAdcActiveState = state.extAdcSetState;
 800251e:	4b0b      	ldr	r3, [pc, #44]	; (800254c <updateState+0x3c>)
 8002520:	7a5a      	ldrb	r2, [r3, #9]
 8002522:	4b0a      	ldr	r3, [pc, #40]	; (800254c <updateState+0x3c>)
 8002524:	70da      	strb	r2, [r3, #3]
	state.intAdcActiveState = state.intAdcSetState;
 8002526:	4b09      	ldr	r3, [pc, #36]	; (800254c <updateState+0x3c>)
 8002528:	7a9a      	ldrb	r2, [r3, #10]
 800252a:	4b08      	ldr	r3, [pc, #32]	; (800254c <updateState+0x3c>)
 800252c:	711a      	strb	r2, [r3, #4]
	state.compActiveState = state.compSetState;
 800252e:	4b07      	ldr	r3, [pc, #28]	; (800254c <updateState+0x3c>)
 8002530:	7ada      	ldrb	r2, [r3, #11]
 8002532:	4b06      	ldr	r3, [pc, #24]	; (800254c <updateState+0x3c>)
 8002534:	715a      	strb	r2, [r3, #5]
	state.preparedToRunPolarizationPhase = 1;
 8002536:	4b05      	ldr	r3, [pc, #20]	; (800254c <updateState+0x3c>)
 8002538:	2201      	movs	r2, #1
 800253a:	745a      	strb	r2, [r3, #17]
	state.measureTechniqueUpdated = 0;
 800253c:	4b03      	ldr	r3, [pc, #12]	; (800254c <updateState+0x3c>)
 800253e:	2200      	movs	r2, #0
 8002540:	741a      	strb	r2, [r3, #16]
}
 8002542:	bf00      	nop
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr
 800254c:	2002f4a8 	.word	0x2002f4a8

08002550 <stateCanBeUpdated>:

int stateCanBeUpdated() {
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
	return (state.measureTechniqueUpdated && !state.extAdcMeasuring && !state.intAdcMeasuring && !state.compMeasuring && !state.extAdcReadyToSend && !state.intAdcReadyToSend && !state.compReadyToSend);
 8002554:	4b11      	ldr	r3, [pc, #68]	; (800259c <stateCanBeUpdated+0x4c>)
 8002556:	7c1b      	ldrb	r3, [r3, #16]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d019      	beq.n	8002590 <stateCanBeUpdated+0x40>
 800255c:	4b0f      	ldr	r3, [pc, #60]	; (800259c <stateCanBeUpdated+0x4c>)
 800255e:	799b      	ldrb	r3, [r3, #6]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d115      	bne.n	8002590 <stateCanBeUpdated+0x40>
 8002564:	4b0d      	ldr	r3, [pc, #52]	; (800259c <stateCanBeUpdated+0x4c>)
 8002566:	79db      	ldrb	r3, [r3, #7]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d111      	bne.n	8002590 <stateCanBeUpdated+0x40>
 800256c:	4b0b      	ldr	r3, [pc, #44]	; (800259c <stateCanBeUpdated+0x4c>)
 800256e:	7a1b      	ldrb	r3, [r3, #8]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d10d      	bne.n	8002590 <stateCanBeUpdated+0x40>
 8002574:	4b09      	ldr	r3, [pc, #36]	; (800259c <stateCanBeUpdated+0x4c>)
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d109      	bne.n	8002590 <stateCanBeUpdated+0x40>
 800257c:	4b07      	ldr	r3, [pc, #28]	; (800259c <stateCanBeUpdated+0x4c>)
 800257e:	785b      	ldrb	r3, [r3, #1]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d105      	bne.n	8002590 <stateCanBeUpdated+0x40>
 8002584:	4b05      	ldr	r3, [pc, #20]	; (800259c <stateCanBeUpdated+0x4c>)
 8002586:	789b      	ldrb	r3, [r3, #2]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d101      	bne.n	8002590 <stateCanBeUpdated+0x40>
 800258c:	2301      	movs	r3, #1
 800258e:	e000      	b.n	8002592 <stateCanBeUpdated+0x42>
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr
 800259c:	2002f4a8 	.word	0x2002f4a8

080025a0 <measurementCanRun>:

int measurementCanRun() {
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
	return (state.preparedToRunPolarizationPhase && !state.extAdcMeasuring && !state.intAdcMeasuring && !state.compMeasuring && !state.extAdcReadyToSend && !state.intAdcReadyToSend
 80025a4:	4b11      	ldr	r3, [pc, #68]	; (80025ec <measurementCanRun+0x4c>)
 80025a6:	7c5b      	ldrb	r3, [r3, #17]
			&& !state.compReadyToSend);
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d019      	beq.n	80025e0 <measurementCanRun+0x40>
	return (state.preparedToRunPolarizationPhase && !state.extAdcMeasuring && !state.intAdcMeasuring && !state.compMeasuring && !state.extAdcReadyToSend && !state.intAdcReadyToSend
 80025ac:	4b0f      	ldr	r3, [pc, #60]	; (80025ec <measurementCanRun+0x4c>)
 80025ae:	799b      	ldrb	r3, [r3, #6]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d115      	bne.n	80025e0 <measurementCanRun+0x40>
 80025b4:	4b0d      	ldr	r3, [pc, #52]	; (80025ec <measurementCanRun+0x4c>)
 80025b6:	79db      	ldrb	r3, [r3, #7]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d111      	bne.n	80025e0 <measurementCanRun+0x40>
 80025bc:	4b0b      	ldr	r3, [pc, #44]	; (80025ec <measurementCanRun+0x4c>)
 80025be:	7a1b      	ldrb	r3, [r3, #8]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d10d      	bne.n	80025e0 <measurementCanRun+0x40>
 80025c4:	4b09      	ldr	r3, [pc, #36]	; (80025ec <measurementCanRun+0x4c>)
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d109      	bne.n	80025e0 <measurementCanRun+0x40>
 80025cc:	4b07      	ldr	r3, [pc, #28]	; (80025ec <measurementCanRun+0x4c>)
 80025ce:	785b      	ldrb	r3, [r3, #1]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d105      	bne.n	80025e0 <measurementCanRun+0x40>
			&& !state.compReadyToSend);
 80025d4:	4b05      	ldr	r3, [pc, #20]	; (80025ec <measurementCanRun+0x4c>)
 80025d6:	789b      	ldrb	r3, [r3, #2]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d101      	bne.n	80025e0 <measurementCanRun+0x40>
 80025dc:	2301      	movs	r3, #1
 80025de:	e000      	b.n	80025e2 <measurementCanRun+0x42>
 80025e0:	2300      	movs	r3, #0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	2002f4a8 	.word	0x2002f4a8

080025f0 <stateIsIdle>:

int stateIsIdle() {
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
	return (!state.extAdcActiveState && !state.intAdcActiveState && !state.compActiveState && !state.extAdcReadyToSend && !state.intAdcReadyToSend && !state.compReadyToSend);
 80025f4:	4b0f      	ldr	r3, [pc, #60]	; (8002634 <stateIsIdle+0x44>)
 80025f6:	78db      	ldrb	r3, [r3, #3]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d115      	bne.n	8002628 <stateIsIdle+0x38>
 80025fc:	4b0d      	ldr	r3, [pc, #52]	; (8002634 <stateIsIdle+0x44>)
 80025fe:	791b      	ldrb	r3, [r3, #4]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d111      	bne.n	8002628 <stateIsIdle+0x38>
 8002604:	4b0b      	ldr	r3, [pc, #44]	; (8002634 <stateIsIdle+0x44>)
 8002606:	795b      	ldrb	r3, [r3, #5]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d10d      	bne.n	8002628 <stateIsIdle+0x38>
 800260c:	4b09      	ldr	r3, [pc, #36]	; (8002634 <stateIsIdle+0x44>)
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d109      	bne.n	8002628 <stateIsIdle+0x38>
 8002614:	4b07      	ldr	r3, [pc, #28]	; (8002634 <stateIsIdle+0x44>)
 8002616:	785b      	ldrb	r3, [r3, #1]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d105      	bne.n	8002628 <stateIsIdle+0x38>
 800261c:	4b05      	ldr	r3, [pc, #20]	; (8002634 <stateIsIdle+0x44>)
 800261e:	789b      	ldrb	r3, [r3, #2]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d101      	bne.n	8002628 <stateIsIdle+0x38>
 8002624:	2301      	movs	r3, #1
 8002626:	e000      	b.n	800262a <stateIsIdle+0x3a>
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr
 8002634:	2002f4a8 	.word	0x2002f4a8

08002638 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800263c:	bf00      	nop
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
	...

08002648 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800264e:	4b0f      	ldr	r3, [pc, #60]	; (800268c <HAL_MspInit+0x44>)
 8002650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002652:	4a0e      	ldr	r2, [pc, #56]	; (800268c <HAL_MspInit+0x44>)
 8002654:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002658:	6413      	str	r3, [r2, #64]	; 0x40
 800265a:	4b0c      	ldr	r3, [pc, #48]	; (800268c <HAL_MspInit+0x44>)
 800265c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002662:	607b      	str	r3, [r7, #4]
 8002664:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002666:	4b09      	ldr	r3, [pc, #36]	; (800268c <HAL_MspInit+0x44>)
 8002668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800266a:	4a08      	ldr	r2, [pc, #32]	; (800268c <HAL_MspInit+0x44>)
 800266c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002670:	6453      	str	r3, [r2, #68]	; 0x44
 8002672:	4b06      	ldr	r3, [pc, #24]	; (800268c <HAL_MspInit+0x44>)
 8002674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002676:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800267a:	603b      	str	r3, [r7, #0]
 800267c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800267e:	bf00      	nop
 8002680:	370c      	adds	r7, #12
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	40023800 	.word	0x40023800

08002690 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b08a      	sub	sp, #40	; 0x28
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002698:	f107 0314 	add.w	r3, r7, #20
 800269c:	2200      	movs	r2, #0
 800269e:	601a      	str	r2, [r3, #0]
 80026a0:	605a      	str	r2, [r3, #4]
 80026a2:	609a      	str	r2, [r3, #8]
 80026a4:	60da      	str	r2, [r3, #12]
 80026a6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a2c      	ldr	r2, [pc, #176]	; (8002760 <HAL_ADC_MspInit+0xd0>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d152      	bne.n	8002758 <HAL_ADC_MspInit+0xc8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80026b2:	4b2c      	ldr	r3, [pc, #176]	; (8002764 <HAL_ADC_MspInit+0xd4>)
 80026b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b6:	4a2b      	ldr	r2, [pc, #172]	; (8002764 <HAL_ADC_MspInit+0xd4>)
 80026b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026bc:	6453      	str	r3, [r2, #68]	; 0x44
 80026be:	4b29      	ldr	r3, [pc, #164]	; (8002764 <HAL_ADC_MspInit+0xd4>)
 80026c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026c6:	613b      	str	r3, [r7, #16]
 80026c8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ca:	4b26      	ldr	r3, [pc, #152]	; (8002764 <HAL_ADC_MspInit+0xd4>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ce:	4a25      	ldr	r2, [pc, #148]	; (8002764 <HAL_ADC_MspInit+0xd4>)
 80026d0:	f043 0301 	orr.w	r3, r3, #1
 80026d4:	6313      	str	r3, [r2, #48]	; 0x30
 80026d6:	4b23      	ldr	r3, [pc, #140]	; (8002764 <HAL_ADC_MspInit+0xd4>)
 80026d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026da:	f003 0301 	and.w	r3, r3, #1
 80026de:	60fb      	str	r3, [r7, #12]
 80026e0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0/WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = Amp_fil_sig_int_ADC_Pin;
 80026e2:	2301      	movs	r3, #1
 80026e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026e6:	2303      	movs	r3, #3
 80026e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ea:	2300      	movs	r3, #0
 80026ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Amp_fil_sig_int_ADC_GPIO_Port, &GPIO_InitStruct);
 80026ee:	f107 0314 	add.w	r3, r7, #20
 80026f2:	4619      	mov	r1, r3
 80026f4:	481c      	ldr	r0, [pc, #112]	; (8002768 <HAL_ADC_MspInit+0xd8>)
 80026f6:	f001 fec5 	bl	8004484 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 80026fa:	4b1c      	ldr	r3, [pc, #112]	; (800276c <HAL_ADC_MspInit+0xdc>)
 80026fc:	4a1c      	ldr	r2, [pc, #112]	; (8002770 <HAL_ADC_MspInit+0xe0>)
 80026fe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002700:	4b1a      	ldr	r3, [pc, #104]	; (800276c <HAL_ADC_MspInit+0xdc>)
 8002702:	2200      	movs	r2, #0
 8002704:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002706:	4b19      	ldr	r3, [pc, #100]	; (800276c <HAL_ADC_MspInit+0xdc>)
 8002708:	2200      	movs	r2, #0
 800270a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800270c:	4b17      	ldr	r3, [pc, #92]	; (800276c <HAL_ADC_MspInit+0xdc>)
 800270e:	2200      	movs	r2, #0
 8002710:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002712:	4b16      	ldr	r3, [pc, #88]	; (800276c <HAL_ADC_MspInit+0xdc>)
 8002714:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002718:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800271a:	4b14      	ldr	r3, [pc, #80]	; (800276c <HAL_ADC_MspInit+0xdc>)
 800271c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002720:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002722:	4b12      	ldr	r3, [pc, #72]	; (800276c <HAL_ADC_MspInit+0xdc>)
 8002724:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002728:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800272a:	4b10      	ldr	r3, [pc, #64]	; (800276c <HAL_ADC_MspInit+0xdc>)
 800272c:	2200      	movs	r2, #0
 800272e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002730:	4b0e      	ldr	r3, [pc, #56]	; (800276c <HAL_ADC_MspInit+0xdc>)
 8002732:	2200      	movs	r2, #0
 8002734:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002736:	4b0d      	ldr	r3, [pc, #52]	; (800276c <HAL_ADC_MspInit+0xdc>)
 8002738:	2200      	movs	r2, #0
 800273a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800273c:	480b      	ldr	r0, [pc, #44]	; (800276c <HAL_ADC_MspInit+0xdc>)
 800273e:	f001 fb09 	bl	8003d54 <HAL_DMA_Init>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <HAL_ADC_MspInit+0xbc>
    {
      Error_Handler();
 8002748:	f7ff ff76 	bl	8002638 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	4a07      	ldr	r2, [pc, #28]	; (800276c <HAL_ADC_MspInit+0xdc>)
 8002750:	639a      	str	r2, [r3, #56]	; 0x38
 8002752:	4a06      	ldr	r2, [pc, #24]	; (800276c <HAL_ADC_MspInit+0xdc>)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002758:	bf00      	nop
 800275a:	3728      	adds	r7, #40	; 0x28
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	40012000 	.word	0x40012000
 8002764:	40023800 	.word	0x40023800
 8002768:	40020000 	.word	0x40020000
 800276c:	2002f66c 	.word	0x2002f66c
 8002770:	40026470 	.word	0x40026470

08002774 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b08c      	sub	sp, #48	; 0x30
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800277c:	f107 031c 	add.w	r3, r7, #28
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	605a      	str	r2, [r3, #4]
 8002786:	609a      	str	r2, [r3, #8]
 8002788:	60da      	str	r2, [r3, #12]
 800278a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a3d      	ldr	r2, [pc, #244]	; (8002888 <HAL_I2C_MspInit+0x114>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d128      	bne.n	80027e8 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002796:	4b3d      	ldr	r3, [pc, #244]	; (800288c <HAL_I2C_MspInit+0x118>)
 8002798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279a:	4a3c      	ldr	r2, [pc, #240]	; (800288c <HAL_I2C_MspInit+0x118>)
 800279c:	f043 0302 	orr.w	r3, r3, #2
 80027a0:	6313      	str	r3, [r2, #48]	; 0x30
 80027a2:	4b3a      	ldr	r3, [pc, #232]	; (800288c <HAL_I2C_MspInit+0x118>)
 80027a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a6:	f003 0302 	and.w	r3, r3, #2
 80027aa:	61bb      	str	r3, [r7, #24]
 80027ac:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80027ae:	23c0      	movs	r3, #192	; 0xc0
 80027b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027b2:	2312      	movs	r3, #18
 80027b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027b6:	2301      	movs	r3, #1
 80027b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027ba:	2303      	movs	r3, #3
 80027bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80027be:	2304      	movs	r3, #4
 80027c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027c2:	f107 031c 	add.w	r3, r7, #28
 80027c6:	4619      	mov	r1, r3
 80027c8:	4831      	ldr	r0, [pc, #196]	; (8002890 <HAL_I2C_MspInit+0x11c>)
 80027ca:	f001 fe5b 	bl	8004484 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80027ce:	4b2f      	ldr	r3, [pc, #188]	; (800288c <HAL_I2C_MspInit+0x118>)
 80027d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d2:	4a2e      	ldr	r2, [pc, #184]	; (800288c <HAL_I2C_MspInit+0x118>)
 80027d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80027d8:	6413      	str	r3, [r2, #64]	; 0x40
 80027da:	4b2c      	ldr	r3, [pc, #176]	; (800288c <HAL_I2C_MspInit+0x118>)
 80027dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027e2:	617b      	str	r3, [r7, #20]
 80027e4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80027e6:	e04a      	b.n	800287e <HAL_I2C_MspInit+0x10a>
  else if(hi2c->Instance==I2C3)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a29      	ldr	r2, [pc, #164]	; (8002894 <HAL_I2C_MspInit+0x120>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d145      	bne.n	800287e <HAL_I2C_MspInit+0x10a>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027f2:	4b26      	ldr	r3, [pc, #152]	; (800288c <HAL_I2C_MspInit+0x118>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f6:	4a25      	ldr	r2, [pc, #148]	; (800288c <HAL_I2C_MspInit+0x118>)
 80027f8:	f043 0304 	orr.w	r3, r3, #4
 80027fc:	6313      	str	r3, [r2, #48]	; 0x30
 80027fe:	4b23      	ldr	r3, [pc, #140]	; (800288c <HAL_I2C_MspInit+0x118>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002802:	f003 0304 	and.w	r3, r3, #4
 8002806:	613b      	str	r3, [r7, #16]
 8002808:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800280a:	4b20      	ldr	r3, [pc, #128]	; (800288c <HAL_I2C_MspInit+0x118>)
 800280c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280e:	4a1f      	ldr	r2, [pc, #124]	; (800288c <HAL_I2C_MspInit+0x118>)
 8002810:	f043 0301 	orr.w	r3, r3, #1
 8002814:	6313      	str	r3, [r2, #48]	; 0x30
 8002816:	4b1d      	ldr	r3, [pc, #116]	; (800288c <HAL_I2C_MspInit+0x118>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	60fb      	str	r3, [r7, #12]
 8002820:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002822:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002826:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002828:	2312      	movs	r3, #18
 800282a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800282c:	2301      	movs	r3, #1
 800282e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002830:	2303      	movs	r3, #3
 8002832:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002834:	2304      	movs	r3, #4
 8002836:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002838:	f107 031c 	add.w	r3, r7, #28
 800283c:	4619      	mov	r1, r3
 800283e:	4816      	ldr	r0, [pc, #88]	; (8002898 <HAL_I2C_MspInit+0x124>)
 8002840:	f001 fe20 	bl	8004484 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002844:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002848:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800284a:	2312      	movs	r3, #18
 800284c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800284e:	2301      	movs	r3, #1
 8002850:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002852:	2303      	movs	r3, #3
 8002854:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002856:	2304      	movs	r3, #4
 8002858:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800285a:	f107 031c 	add.w	r3, r7, #28
 800285e:	4619      	mov	r1, r3
 8002860:	480e      	ldr	r0, [pc, #56]	; (800289c <HAL_I2C_MspInit+0x128>)
 8002862:	f001 fe0f 	bl	8004484 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002866:	4b09      	ldr	r3, [pc, #36]	; (800288c <HAL_I2C_MspInit+0x118>)
 8002868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286a:	4a08      	ldr	r2, [pc, #32]	; (800288c <HAL_I2C_MspInit+0x118>)
 800286c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002870:	6413      	str	r3, [r2, #64]	; 0x40
 8002872:	4b06      	ldr	r3, [pc, #24]	; (800288c <HAL_I2C_MspInit+0x118>)
 8002874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002876:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800287a:	60bb      	str	r3, [r7, #8]
 800287c:	68bb      	ldr	r3, [r7, #8]
}
 800287e:	bf00      	nop
 8002880:	3730      	adds	r7, #48	; 0x30
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	40005400 	.word	0x40005400
 800288c:	40023800 	.word	0x40023800
 8002890:	40020400 	.word	0x40020400
 8002894:	40005c00 	.word	0x40005c00
 8002898:	40020800 	.word	0x40020800
 800289c:	40020000 	.word	0x40020000

080028a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b08c      	sub	sp, #48	; 0x30
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a8:	f107 031c 	add.w	r3, r7, #28
 80028ac:	2200      	movs	r2, #0
 80028ae:	601a      	str	r2, [r3, #0]
 80028b0:	605a      	str	r2, [r3, #4]
 80028b2:	609a      	str	r2, [r3, #8]
 80028b4:	60da      	str	r2, [r3, #12]
 80028b6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a46      	ldr	r2, [pc, #280]	; (80029d8 <HAL_SPI_MspInit+0x138>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d158      	bne.n	8002974 <HAL_SPI_MspInit+0xd4>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80028c2:	4b46      	ldr	r3, [pc, #280]	; (80029dc <HAL_SPI_MspInit+0x13c>)
 80028c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c6:	4a45      	ldr	r2, [pc, #276]	; (80029dc <HAL_SPI_MspInit+0x13c>)
 80028c8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80028cc:	6453      	str	r3, [r2, #68]	; 0x44
 80028ce:	4b43      	ldr	r3, [pc, #268]	; (80029dc <HAL_SPI_MspInit+0x13c>)
 80028d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028d6:	61bb      	str	r3, [r7, #24]
 80028d8:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028da:	4b40      	ldr	r3, [pc, #256]	; (80029dc <HAL_SPI_MspInit+0x13c>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028de:	4a3f      	ldr	r2, [pc, #252]	; (80029dc <HAL_SPI_MspInit+0x13c>)
 80028e0:	f043 0301 	orr.w	r3, r3, #1
 80028e4:	6313      	str	r3, [r2, #48]	; 0x30
 80028e6:	4b3d      	ldr	r3, [pc, #244]	; (80029dc <HAL_SPI_MspInit+0x13c>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	617b      	str	r3, [r7, #20]
 80028f0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_NSS_for_MCU_Pin|SPI1_CLK_ext_ADC_Pin|SPI1_MOSI_ext_ADC_Pin;
 80028f2:	23b0      	movs	r3, #176	; 0xb0
 80028f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f6:	2302      	movs	r3, #2
 80028f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028fa:	2300      	movs	r3, #0
 80028fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028fe:	2303      	movs	r3, #3
 8002900:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002902:	2305      	movs	r3, #5
 8002904:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002906:	f107 031c 	add.w	r3, r7, #28
 800290a:	4619      	mov	r1, r3
 800290c:	4834      	ldr	r0, [pc, #208]	; (80029e0 <HAL_SPI_MspInit+0x140>)
 800290e:	f001 fdb9 	bl	8004484 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8002912:	4b34      	ldr	r3, [pc, #208]	; (80029e4 <HAL_SPI_MspInit+0x144>)
 8002914:	4a34      	ldr	r2, [pc, #208]	; (80029e8 <HAL_SPI_MspInit+0x148>)
 8002916:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8002918:	4b32      	ldr	r3, [pc, #200]	; (80029e4 <HAL_SPI_MspInit+0x144>)
 800291a:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800291e:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002920:	4b30      	ldr	r3, [pc, #192]	; (80029e4 <HAL_SPI_MspInit+0x144>)
 8002922:	2200      	movs	r2, #0
 8002924:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002926:	4b2f      	ldr	r3, [pc, #188]	; (80029e4 <HAL_SPI_MspInit+0x144>)
 8002928:	2200      	movs	r2, #0
 800292a:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800292c:	4b2d      	ldr	r3, [pc, #180]	; (80029e4 <HAL_SPI_MspInit+0x144>)
 800292e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002932:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002934:	4b2b      	ldr	r3, [pc, #172]	; (80029e4 <HAL_SPI_MspInit+0x144>)
 8002936:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800293a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800293c:	4b29      	ldr	r3, [pc, #164]	; (80029e4 <HAL_SPI_MspInit+0x144>)
 800293e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002942:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002944:	4b27      	ldr	r3, [pc, #156]	; (80029e4 <HAL_SPI_MspInit+0x144>)
 8002946:	2200      	movs	r2, #0
 8002948:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800294a:	4b26      	ldr	r3, [pc, #152]	; (80029e4 <HAL_SPI_MspInit+0x144>)
 800294c:	2200      	movs	r2, #0
 800294e:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002950:	4b24      	ldr	r3, [pc, #144]	; (80029e4 <HAL_SPI_MspInit+0x144>)
 8002952:	2200      	movs	r2, #0
 8002954:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002956:	4823      	ldr	r0, [pc, #140]	; (80029e4 <HAL_SPI_MspInit+0x144>)
 8002958:	f001 f9fc 	bl	8003d54 <HAL_DMA_Init>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <HAL_SPI_MspInit+0xc6>
    {
      Error_Handler();
 8002962:	f7ff fe69 	bl	8002638 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a1e      	ldr	r2, [pc, #120]	; (80029e4 <HAL_SPI_MspInit+0x144>)
 800296a:	659a      	str	r2, [r3, #88]	; 0x58
 800296c:	4a1d      	ldr	r2, [pc, #116]	; (80029e4 <HAL_SPI_MspInit+0x144>)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8002972:	e02c      	b.n	80029ce <HAL_SPI_MspInit+0x12e>
  else if(hspi->Instance==SPI4)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a1c      	ldr	r2, [pc, #112]	; (80029ec <HAL_SPI_MspInit+0x14c>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d127      	bne.n	80029ce <HAL_SPI_MspInit+0x12e>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800297e:	4b17      	ldr	r3, [pc, #92]	; (80029dc <HAL_SPI_MspInit+0x13c>)
 8002980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002982:	4a16      	ldr	r2, [pc, #88]	; (80029dc <HAL_SPI_MspInit+0x13c>)
 8002984:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002988:	6453      	str	r3, [r2, #68]	; 0x44
 800298a:	4b14      	ldr	r3, [pc, #80]	; (80029dc <HAL_SPI_MspInit+0x13c>)
 800298c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800298e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002992:	613b      	str	r3, [r7, #16]
 8002994:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002996:	4b11      	ldr	r3, [pc, #68]	; (80029dc <HAL_SPI_MspInit+0x13c>)
 8002998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299a:	4a10      	ldr	r2, [pc, #64]	; (80029dc <HAL_SPI_MspInit+0x13c>)
 800299c:	f043 0310 	orr.w	r3, r3, #16
 80029a0:	6313      	str	r3, [r2, #48]	; 0x30
 80029a2:	4b0e      	ldr	r3, [pc, #56]	; (80029dc <HAL_SPI_MspInit+0x13c>)
 80029a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a6:	f003 0310 	and.w	r3, r3, #16
 80029aa:	60fb      	str	r3, [r7, #12]
 80029ac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80029ae:	2374      	movs	r3, #116	; 0x74
 80029b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b2:	2302      	movs	r3, #2
 80029b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b6:	2300      	movs	r3, #0
 80029b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029ba:	2303      	movs	r3, #3
 80029bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80029be:	2305      	movs	r3, #5
 80029c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029c2:	f107 031c 	add.w	r3, r7, #28
 80029c6:	4619      	mov	r1, r3
 80029c8:	4809      	ldr	r0, [pc, #36]	; (80029f0 <HAL_SPI_MspInit+0x150>)
 80029ca:	f001 fd5b 	bl	8004484 <HAL_GPIO_Init>
}
 80029ce:	bf00      	nop
 80029d0:	3730      	adds	r7, #48	; 0x30
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	40013000 	.word	0x40013000
 80029dc:	40023800 	.word	0x40023800
 80029e0:	40020000 	.word	0x40020000
 80029e4:	20045160 	.word	0x20045160
 80029e8:	40026410 	.word	0x40026410
 80029ec:	40013400 	.word	0x40013400
 80029f0:	40021000 	.word	0x40021000

080029f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b088      	sub	sp, #32
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a45      	ldr	r2, [pc, #276]	; (8002b18 <HAL_TIM_Base_MspInit+0x124>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d11c      	bne.n	8002a40 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a06:	4b45      	ldr	r3, [pc, #276]	; (8002b1c <HAL_TIM_Base_MspInit+0x128>)
 8002a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a0a:	4a44      	ldr	r2, [pc, #272]	; (8002b1c <HAL_TIM_Base_MspInit+0x128>)
 8002a0c:	f043 0301 	orr.w	r3, r3, #1
 8002a10:	6453      	str	r3, [r2, #68]	; 0x44
 8002a12:	4b42      	ldr	r3, [pc, #264]	; (8002b1c <HAL_TIM_Base_MspInit+0x128>)
 8002a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	61fb      	str	r3, [r7, #28]
 8002a1c:	69fb      	ldr	r3, [r7, #28]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002a1e:	2200      	movs	r2, #0
 8002a20:	2100      	movs	r1, #0
 8002a22:	2018      	movs	r0, #24
 8002a24:	f001 f95f 	bl	8003ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002a28:	2018      	movs	r0, #24
 8002a2a:	f001 f978 	bl	8003d1e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002a2e:	2200      	movs	r2, #0
 8002a30:	2100      	movs	r1, #0
 8002a32:	2019      	movs	r0, #25
 8002a34:	f001 f957 	bl	8003ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002a38:	2019      	movs	r0, #25
 8002a3a:	f001 f970 	bl	8003d1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002a3e:	e066      	b.n	8002b0e <HAL_TIM_Base_MspInit+0x11a>
  else if(htim_base->Instance==TIM3)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a36      	ldr	r2, [pc, #216]	; (8002b20 <HAL_TIM_Base_MspInit+0x12c>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d114      	bne.n	8002a74 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a4a:	4b34      	ldr	r3, [pc, #208]	; (8002b1c <HAL_TIM_Base_MspInit+0x128>)
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4e:	4a33      	ldr	r2, [pc, #204]	; (8002b1c <HAL_TIM_Base_MspInit+0x128>)
 8002a50:	f043 0302 	orr.w	r3, r3, #2
 8002a54:	6413      	str	r3, [r2, #64]	; 0x40
 8002a56:	4b31      	ldr	r3, [pc, #196]	; (8002b1c <HAL_TIM_Base_MspInit+0x128>)
 8002a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5a:	f003 0302 	and.w	r3, r3, #2
 8002a5e:	61bb      	str	r3, [r7, #24]
 8002a60:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8002a62:	2200      	movs	r2, #0
 8002a64:	2101      	movs	r1, #1
 8002a66:	201d      	movs	r0, #29
 8002a68:	f001 f93d 	bl	8003ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002a6c:	201d      	movs	r0, #29
 8002a6e:	f001 f956 	bl	8003d1e <HAL_NVIC_EnableIRQ>
}
 8002a72:	e04c      	b.n	8002b0e <HAL_TIM_Base_MspInit+0x11a>
  else if(htim_base->Instance==TIM5)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a2a      	ldr	r2, [pc, #168]	; (8002b24 <HAL_TIM_Base_MspInit+0x130>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d114      	bne.n	8002aa8 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002a7e:	4b27      	ldr	r3, [pc, #156]	; (8002b1c <HAL_TIM_Base_MspInit+0x128>)
 8002a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a82:	4a26      	ldr	r2, [pc, #152]	; (8002b1c <HAL_TIM_Base_MspInit+0x128>)
 8002a84:	f043 0308 	orr.w	r3, r3, #8
 8002a88:	6413      	str	r3, [r2, #64]	; 0x40
 8002a8a:	4b24      	ldr	r3, [pc, #144]	; (8002b1c <HAL_TIM_Base_MspInit+0x128>)
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8e:	f003 0308 	and.w	r3, r3, #8
 8002a92:	617b      	str	r3, [r7, #20]
 8002a94:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM5_IRQn, 1, 0);
 8002a96:	2200      	movs	r2, #0
 8002a98:	2101      	movs	r1, #1
 8002a9a:	2032      	movs	r0, #50	; 0x32
 8002a9c:	f001 f923 	bl	8003ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002aa0:	2032      	movs	r0, #50	; 0x32
 8002aa2:	f001 f93c 	bl	8003d1e <HAL_NVIC_EnableIRQ>
}
 8002aa6:	e032      	b.n	8002b0e <HAL_TIM_Base_MspInit+0x11a>
  else if(htim_base->Instance==TIM6)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a1e      	ldr	r2, [pc, #120]	; (8002b28 <HAL_TIM_Base_MspInit+0x134>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d114      	bne.n	8002adc <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002ab2:	4b1a      	ldr	r3, [pc, #104]	; (8002b1c <HAL_TIM_Base_MspInit+0x128>)
 8002ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab6:	4a19      	ldr	r2, [pc, #100]	; (8002b1c <HAL_TIM_Base_MspInit+0x128>)
 8002ab8:	f043 0310 	orr.w	r3, r3, #16
 8002abc:	6413      	str	r3, [r2, #64]	; 0x40
 8002abe:	4b17      	ldr	r3, [pc, #92]	; (8002b1c <HAL_TIM_Base_MspInit+0x128>)
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac2:	f003 0310 	and.w	r3, r3, #16
 8002ac6:	613b      	str	r3, [r7, #16]
 8002ac8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8002aca:	2200      	movs	r2, #0
 8002acc:	2101      	movs	r1, #1
 8002ace:	2036      	movs	r0, #54	; 0x36
 8002ad0:	f001 f909 	bl	8003ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002ad4:	2036      	movs	r0, #54	; 0x36
 8002ad6:	f001 f922 	bl	8003d1e <HAL_NVIC_EnableIRQ>
}
 8002ada:	e018      	b.n	8002b0e <HAL_TIM_Base_MspInit+0x11a>
  else if(htim_base->Instance==TIM8)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a12      	ldr	r2, [pc, #72]	; (8002b2c <HAL_TIM_Base_MspInit+0x138>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d113      	bne.n	8002b0e <HAL_TIM_Base_MspInit+0x11a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002ae6:	4b0d      	ldr	r3, [pc, #52]	; (8002b1c <HAL_TIM_Base_MspInit+0x128>)
 8002ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aea:	4a0c      	ldr	r2, [pc, #48]	; (8002b1c <HAL_TIM_Base_MspInit+0x128>)
 8002aec:	f043 0302 	orr.w	r3, r3, #2
 8002af0:	6453      	str	r3, [r2, #68]	; 0x44
 8002af2:	4b0a      	ldr	r3, [pc, #40]	; (8002b1c <HAL_TIM_Base_MspInit+0x128>)
 8002af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	60fb      	str	r3, [r7, #12]
 8002afc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 1, 0);
 8002afe:	2200      	movs	r2, #0
 8002b00:	2101      	movs	r1, #1
 8002b02:	202e      	movs	r0, #46	; 0x2e
 8002b04:	f001 f8ef 	bl	8003ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8002b08:	202e      	movs	r0, #46	; 0x2e
 8002b0a:	f001 f908 	bl	8003d1e <HAL_NVIC_EnableIRQ>
}
 8002b0e:	bf00      	nop
 8002b10:	3720      	adds	r7, #32
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	40010000 	.word	0x40010000
 8002b1c:	40023800 	.word	0x40023800
 8002b20:	40000400 	.word	0x40000400
 8002b24:	40000c00 	.word	0x40000c00
 8002b28:	40001000 	.word	0x40001000
 8002b2c:	40010400 	.word	0x40010400

08002b30 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b08a      	sub	sp, #40	; 0x28
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b38:	f107 0314 	add.w	r3, r7, #20
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	601a      	str	r2, [r3, #0]
 8002b40:	605a      	str	r2, [r3, #4]
 8002b42:	609a      	str	r2, [r3, #8]
 8002b44:	60da      	str	r2, [r3, #12]
 8002b46:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b50:	d160      	bne.n	8002c14 <HAL_TIM_IC_MspInit+0xe4>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b52:	4b32      	ldr	r3, [pc, #200]	; (8002c1c <HAL_TIM_IC_MspInit+0xec>)
 8002b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b56:	4a31      	ldr	r2, [pc, #196]	; (8002c1c <HAL_TIM_IC_MspInit+0xec>)
 8002b58:	f043 0301 	orr.w	r3, r3, #1
 8002b5c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b5e:	4b2f      	ldr	r3, [pc, #188]	; (8002c1c <HAL_TIM_IC_MspInit+0xec>)
 8002b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b62:	f003 0301 	and.w	r3, r3, #1
 8002b66:	613b      	str	r3, [r7, #16]
 8002b68:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b6a:	4b2c      	ldr	r3, [pc, #176]	; (8002c1c <HAL_TIM_IC_MspInit+0xec>)
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6e:	4a2b      	ldr	r2, [pc, #172]	; (8002c1c <HAL_TIM_IC_MspInit+0xec>)
 8002b70:	f043 0301 	orr.w	r3, r3, #1
 8002b74:	6313      	str	r3, [r2, #48]	; 0x30
 8002b76:	4b29      	ldr	r3, [pc, #164]	; (8002c1c <HAL_TIM_IC_MspInit+0xec>)
 8002b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7a:	f003 0301 	and.w	r3, r3, #1
 8002b7e:	60fb      	str	r3, [r7, #12]
 8002b80:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = Comp_Pin;
 8002b82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b88:	2302      	movs	r3, #2
 8002b8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b90:	2300      	movs	r3, #0
 8002b92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b94:	2301      	movs	r3, #1
 8002b96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Comp_GPIO_Port, &GPIO_InitStruct);
 8002b98:	f107 0314 	add.w	r3, r7, #20
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	4820      	ldr	r0, [pc, #128]	; (8002c20 <HAL_TIM_IC_MspInit+0xf0>)
 8002ba0:	f001 fc70 	bl	8004484 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 8002ba4:	4b1f      	ldr	r3, [pc, #124]	; (8002c24 <HAL_TIM_IC_MspInit+0xf4>)
 8002ba6:	4a20      	ldr	r2, [pc, #128]	; (8002c28 <HAL_TIM_IC_MspInit+0xf8>)
 8002ba8:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 8002baa:	4b1e      	ldr	r3, [pc, #120]	; (8002c24 <HAL_TIM_IC_MspInit+0xf4>)
 8002bac:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002bb0:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002bb2:	4b1c      	ldr	r3, [pc, #112]	; (8002c24 <HAL_TIM_IC_MspInit+0xf4>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bb8:	4b1a      	ldr	r3, [pc, #104]	; (8002c24 <HAL_TIM_IC_MspInit+0xf4>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002bbe:	4b19      	ldr	r3, [pc, #100]	; (8002c24 <HAL_TIM_IC_MspInit+0xf4>)
 8002bc0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bc4:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002bc6:	4b17      	ldr	r3, [pc, #92]	; (8002c24 <HAL_TIM_IC_MspInit+0xf4>)
 8002bc8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002bcc:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002bce:	4b15      	ldr	r3, [pc, #84]	; (8002c24 <HAL_TIM_IC_MspInit+0xf4>)
 8002bd0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002bd4:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8002bd6:	4b13      	ldr	r3, [pc, #76]	; (8002c24 <HAL_TIM_IC_MspInit+0xf4>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002bdc:	4b11      	ldr	r3, [pc, #68]	; (8002c24 <HAL_TIM_IC_MspInit+0xf4>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002be2:	4b10      	ldr	r3, [pc, #64]	; (8002c24 <HAL_TIM_IC_MspInit+0xf4>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8002be8:	480e      	ldr	r0, [pc, #56]	; (8002c24 <HAL_TIM_IC_MspInit+0xf4>)
 8002bea:	f001 f8b3 	bl	8003d54 <HAL_DMA_Init>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d001      	beq.n	8002bf8 <HAL_TIM_IC_MspInit+0xc8>
    {
      Error_Handler();
 8002bf4:	f7ff fd20 	bl	8002638 <Error_Handler>
    }

    __HAL_LINKDMA(htim_ic,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	4a0a      	ldr	r2, [pc, #40]	; (8002c24 <HAL_TIM_IC_MspInit+0xf4>)
 8002bfc:	625a      	str	r2, [r3, #36]	; 0x24
 8002bfe:	4a09      	ldr	r2, [pc, #36]	; (8002c24 <HAL_TIM_IC_MspInit+0xf4>)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8002c04:	2200      	movs	r2, #0
 8002c06:	2101      	movs	r1, #1
 8002c08:	201c      	movs	r0, #28
 8002c0a:	f001 f86c 	bl	8003ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002c0e:	201c      	movs	r0, #28
 8002c10:	f001 f885 	bl	8003d1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002c14:	bf00      	nop
 8002c16:	3728      	adds	r7, #40	; 0x28
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	40023800 	.word	0x40023800
 8002c20:	40020000 	.word	0x40020000
 8002c24:	200040e8 	.word	0x200040e8
 8002c28:	40026088 	.word	0x40026088

08002c2c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b084      	sub	sp, #16
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a0d      	ldr	r2, [pc, #52]	; (8002c70 <HAL_TIM_PWM_MspInit+0x44>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d113      	bne.n	8002c66 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002c3e:	4b0d      	ldr	r3, [pc, #52]	; (8002c74 <HAL_TIM_PWM_MspInit+0x48>)
 8002c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c42:	4a0c      	ldr	r2, [pc, #48]	; (8002c74 <HAL_TIM_PWM_MspInit+0x48>)
 8002c44:	f043 0304 	orr.w	r3, r3, #4
 8002c48:	6413      	str	r3, [r2, #64]	; 0x40
 8002c4a:	4b0a      	ldr	r3, [pc, #40]	; (8002c74 <HAL_TIM_PWM_MspInit+0x48>)
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4e:	f003 0304 	and.w	r3, r3, #4
 8002c52:	60fb      	str	r3, [r7, #12]
 8002c54:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8002c56:	2200      	movs	r2, #0
 8002c58:	2101      	movs	r1, #1
 8002c5a:	201e      	movs	r0, #30
 8002c5c:	f001 f843 	bl	8003ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002c60:	201e      	movs	r0, #30
 8002c62:	f001 f85c 	bl	8003d1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002c66:	bf00      	nop
 8002c68:	3710      	adds	r7, #16
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	40000800 	.word	0x40000800
 8002c74:	40023800 	.word	0x40023800

08002c78 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b08c      	sub	sp, #48	; 0x30
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c80:	f107 031c 	add.w	r3, r7, #28
 8002c84:	2200      	movs	r2, #0
 8002c86:	601a      	str	r2, [r3, #0]
 8002c88:	605a      	str	r2, [r3, #4]
 8002c8a:	609a      	str	r2, [r3, #8]
 8002c8c:	60da      	str	r2, [r3, #12]
 8002c8e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a45      	ldr	r2, [pc, #276]	; (8002dac <HAL_TIM_MspPostInit+0x134>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d11d      	bne.n	8002cd6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c9a:	4b45      	ldr	r3, [pc, #276]	; (8002db0 <HAL_TIM_MspPostInit+0x138>)
 8002c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c9e:	4a44      	ldr	r2, [pc, #272]	; (8002db0 <HAL_TIM_MspPostInit+0x138>)
 8002ca0:	f043 0310 	orr.w	r3, r3, #16
 8002ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ca6:	4b42      	ldr	r3, [pc, #264]	; (8002db0 <HAL_TIM_MspPostInit+0x138>)
 8002ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002caa:	f003 0310 	and.w	r3, r3, #16
 8002cae:	61bb      	str	r3, [r7, #24]
 8002cb0:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration    
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = Gen_SP1I_NSS_MCU_Pin|Gen_SPI1_NSS_ext_ADC_Pin;
 8002cb2:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8002cb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cb8:	2302      	movs	r3, #2
 8002cba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002cc8:	f107 031c 	add.w	r3, r7, #28
 8002ccc:	4619      	mov	r1, r3
 8002cce:	4839      	ldr	r0, [pc, #228]	; (8002db4 <HAL_TIM_MspPostInit+0x13c>)
 8002cd0:	f001 fbd8 	bl	8004484 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002cd4:	e065      	b.n	8002da2 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM3)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a37      	ldr	r2, [pc, #220]	; (8002db8 <HAL_TIM_MspPostInit+0x140>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d11c      	bne.n	8002d1a <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ce0:	4b33      	ldr	r3, [pc, #204]	; (8002db0 <HAL_TIM_MspPostInit+0x138>)
 8002ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce4:	4a32      	ldr	r2, [pc, #200]	; (8002db0 <HAL_TIM_MspPostInit+0x138>)
 8002ce6:	f043 0301 	orr.w	r3, r3, #1
 8002cea:	6313      	str	r3, [r2, #48]	; 0x30
 8002cec:	4b30      	ldr	r3, [pc, #192]	; (8002db0 <HAL_TIM_MspPostInit+0x138>)
 8002cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf0:	f003 0301 	and.w	r3, r3, #1
 8002cf4:	617b      	str	r3, [r7, #20]
 8002cf6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = LT1777_SYNC_Pin;
 8002cf8:	2340      	movs	r3, #64	; 0x40
 8002cfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cfc:	2302      	movs	r3, #2
 8002cfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d00:	2300      	movs	r3, #0
 8002d02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d04:	2300      	movs	r3, #0
 8002d06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002d08:	2302      	movs	r3, #2
 8002d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(LT1777_SYNC_GPIO_Port, &GPIO_InitStruct);
 8002d0c:	f107 031c 	add.w	r3, r7, #28
 8002d10:	4619      	mov	r1, r3
 8002d12:	482a      	ldr	r0, [pc, #168]	; (8002dbc <HAL_TIM_MspPostInit+0x144>)
 8002d14:	f001 fbb6 	bl	8004484 <HAL_GPIO_Init>
}
 8002d18:	e043      	b.n	8002da2 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM4)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a28      	ldr	r2, [pc, #160]	; (8002dc0 <HAL_TIM_MspPostInit+0x148>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d11d      	bne.n	8002d60 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d24:	4b22      	ldr	r3, [pc, #136]	; (8002db0 <HAL_TIM_MspPostInit+0x138>)
 8002d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d28:	4a21      	ldr	r2, [pc, #132]	; (8002db0 <HAL_TIM_MspPostInit+0x138>)
 8002d2a:	f043 0308 	orr.w	r3, r3, #8
 8002d2e:	6313      	str	r3, [r2, #48]	; 0x30
 8002d30:	4b1f      	ldr	r3, [pc, #124]	; (8002db0 <HAL_TIM_MspPostInit+0x138>)
 8002d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d34:	f003 0308 	and.w	r3, r3, #8
 8002d38:	613b      	str	r3, [r7, #16]
 8002d3a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SN6505_SYNC_Pin;
 8002d3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d42:	2302      	movs	r3, #2
 8002d44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d46:	2300      	movs	r3, #0
 8002d48:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002d4e:	2302      	movs	r3, #2
 8002d50:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SN6505_SYNC_GPIO_Port, &GPIO_InitStruct);
 8002d52:	f107 031c 	add.w	r3, r7, #28
 8002d56:	4619      	mov	r1, r3
 8002d58:	481a      	ldr	r0, [pc, #104]	; (8002dc4 <HAL_TIM_MspPostInit+0x14c>)
 8002d5a:	f001 fb93 	bl	8004484 <HAL_GPIO_Init>
}
 8002d5e:	e020      	b.n	8002da2 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM8)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a18      	ldr	r2, [pc, #96]	; (8002dc8 <HAL_TIM_MspPostInit+0x150>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d11b      	bne.n	8002da2 <HAL_TIM_MspPostInit+0x12a>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d6a:	4b11      	ldr	r3, [pc, #68]	; (8002db0 <HAL_TIM_MspPostInit+0x138>)
 8002d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6e:	4a10      	ldr	r2, [pc, #64]	; (8002db0 <HAL_TIM_MspPostInit+0x138>)
 8002d70:	f043 0304 	orr.w	r3, r3, #4
 8002d74:	6313      	str	r3, [r2, #48]	; 0x30
 8002d76:	4b0e      	ldr	r3, [pc, #56]	; (8002db0 <HAL_TIM_MspPostInit+0x138>)
 8002d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7a:	f003 0304 	and.w	r3, r3, #4
 8002d7e:	60fb      	str	r3, [r7, #12]
 8002d80:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Gen_SPI1_CLK_for_ext_ADC_Pin;
 8002d82:	2340      	movs	r3, #64	; 0x40
 8002d84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d86:	2302      	movs	r3, #2
 8002d88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002d92:	2303      	movs	r3, #3
 8002d94:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Gen_SPI1_CLK_for_ext_ADC_GPIO_Port, &GPIO_InitStruct);
 8002d96:	f107 031c 	add.w	r3, r7, #28
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	480b      	ldr	r0, [pc, #44]	; (8002dcc <HAL_TIM_MspPostInit+0x154>)
 8002d9e:	f001 fb71 	bl	8004484 <HAL_GPIO_Init>
}
 8002da2:	bf00      	nop
 8002da4:	3730      	adds	r7, #48	; 0x30
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	40010000 	.word	0x40010000
 8002db0:	40023800 	.word	0x40023800
 8002db4:	40021000 	.word	0x40021000
 8002db8:	40000400 	.word	0x40000400
 8002dbc:	40020000 	.word	0x40020000
 8002dc0:	40000800 	.word	0x40000800
 8002dc4:	40020c00 	.word	0x40020c00
 8002dc8:	40010400 	.word	0x40010400
 8002dcc:	40020800 	.word	0x40020800

08002dd0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b092      	sub	sp, #72	; 0x48
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dd8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002ddc:	2200      	movs	r2, #0
 8002dde:	601a      	str	r2, [r3, #0]
 8002de0:	605a      	str	r2, [r3, #4]
 8002de2:	609a      	str	r2, [r3, #8]
 8002de4:	60da      	str	r2, [r3, #12]
 8002de6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a79      	ldr	r2, [pc, #484]	; (8002fd4 <HAL_UART_MspInit+0x204>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d129      	bne.n	8002e46 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002df2:	4b79      	ldr	r3, [pc, #484]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df6:	4a78      	ldr	r2, [pc, #480]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002df8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002dfc:	6413      	str	r3, [r2, #64]	; 0x40
 8002dfe:	4b76      	ldr	r3, [pc, #472]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e06:	633b      	str	r3, [r7, #48]	; 0x30
 8002e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e0a:	4b73      	ldr	r3, [pc, #460]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0e:	4a72      	ldr	r2, [pc, #456]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002e10:	f043 0302 	orr.w	r3, r3, #2
 8002e14:	6313      	str	r3, [r2, #48]	; 0x30
 8002e16:	4b70      	ldr	r3, [pc, #448]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1a:	f003 0302 	and.w	r3, r3, #2
 8002e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**UART5 GPIO Configuration    
    PB12     ------> UART5_RX
    PB13     ------> UART5_TX 
    */
    GPIO_InitStruct.Pin = UART5_RX_Pin|UART5_TX_Pin;
 8002e22:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002e26:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e28:	2302      	movs	r3, #2
 8002e2a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e30:	2303      	movs	r3, #3
 8002e32:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002e34:	2308      	movs	r3, #8
 8002e36:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e38:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	4867      	ldr	r0, [pc, #412]	; (8002fdc <HAL_UART_MspInit+0x20c>)
 8002e40:	f001 fb20 	bl	8004484 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002e44:	e0c1      	b.n	8002fca <HAL_UART_MspInit+0x1fa>
  else if(huart->Instance==UART7)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a65      	ldr	r2, [pc, #404]	; (8002fe0 <HAL_UART_MspInit+0x210>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d129      	bne.n	8002ea4 <HAL_UART_MspInit+0xd4>
    __HAL_RCC_UART7_CLK_ENABLE();
 8002e50:	4b61      	ldr	r3, [pc, #388]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e54:	4a60      	ldr	r2, [pc, #384]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002e56:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002e5a:	6413      	str	r3, [r2, #64]	; 0x40
 8002e5c:	4b5e      	ldr	r3, [pc, #376]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e60:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002e64:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e66:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e68:	4b5b      	ldr	r3, [pc, #364]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6c:	4a5a      	ldr	r2, [pc, #360]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002e6e:	f043 0310 	orr.w	r3, r3, #16
 8002e72:	6313      	str	r3, [r2, #48]	; 0x30
 8002e74:	4b58      	ldr	r3, [pc, #352]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e78:	f003 0310 	and.w	r3, r3, #16
 8002e7c:	627b      	str	r3, [r7, #36]	; 0x24
 8002e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002e80:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002e84:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e86:	2302      	movs	r3, #2
 8002e88:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8002e92:	2308      	movs	r3, #8
 8002e94:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e96:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	4851      	ldr	r0, [pc, #324]	; (8002fe4 <HAL_UART_MspInit+0x214>)
 8002e9e:	f001 faf1 	bl	8004484 <HAL_GPIO_Init>
}
 8002ea2:	e092      	b.n	8002fca <HAL_UART_MspInit+0x1fa>
  else if(huart->Instance==USART1)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a4f      	ldr	r2, [pc, #316]	; (8002fe8 <HAL_UART_MspInit+0x218>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d129      	bne.n	8002f02 <HAL_UART_MspInit+0x132>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002eae:	4b4a      	ldr	r3, [pc, #296]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb2:	4a49      	ldr	r2, [pc, #292]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002eb4:	f043 0310 	orr.w	r3, r3, #16
 8002eb8:	6453      	str	r3, [r2, #68]	; 0x44
 8002eba:	4b47      	ldr	r3, [pc, #284]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ebe:	f003 0310 	and.w	r3, r3, #16
 8002ec2:	623b      	str	r3, [r7, #32]
 8002ec4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ec6:	4b44      	ldr	r3, [pc, #272]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eca:	4a43      	ldr	r2, [pc, #268]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002ecc:	f043 0302 	orr.w	r3, r3, #2
 8002ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ed2:	4b41      	ldr	r3, [pc, #260]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	61fb      	str	r3, [r7, #28]
 8002edc:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = UART1_TX_Pin|UART1_RX_Pin;
 8002ede:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002ee2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eec:	2303      	movs	r3, #3
 8002eee:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002ef0:	2304      	movs	r3, #4
 8002ef2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ef4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002ef8:	4619      	mov	r1, r3
 8002efa:	4838      	ldr	r0, [pc, #224]	; (8002fdc <HAL_UART_MspInit+0x20c>)
 8002efc:	f001 fac2 	bl	8004484 <HAL_GPIO_Init>
}
 8002f00:	e063      	b.n	8002fca <HAL_UART_MspInit+0x1fa>
  else if(huart->Instance==USART2)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a39      	ldr	r2, [pc, #228]	; (8002fec <HAL_UART_MspInit+0x21c>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d128      	bne.n	8002f5e <HAL_UART_MspInit+0x18e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f0c:	4b32      	ldr	r3, [pc, #200]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f10:	4a31      	ldr	r2, [pc, #196]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002f12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f16:	6413      	str	r3, [r2, #64]	; 0x40
 8002f18:	4b2f      	ldr	r3, [pc, #188]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f20:	61bb      	str	r3, [r7, #24]
 8002f22:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f24:	4b2c      	ldr	r3, [pc, #176]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f28:	4a2b      	ldr	r2, [pc, #172]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002f2a:	f043 0301 	orr.w	r3, r3, #1
 8002f2e:	6313      	str	r3, [r2, #48]	; 0x30
 8002f30:	4b29      	ldr	r3, [pc, #164]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f34:	f003 0301 	and.w	r3, r3, #1
 8002f38:	617b      	str	r3, [r7, #20]
 8002f3a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = UART2_TX_RS232_Pin|UART2_RX_RS232_Pin;
 8002f3c:	230c      	movs	r3, #12
 8002f3e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f40:	2302      	movs	r3, #2
 8002f42:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f44:	2300      	movs	r3, #0
 8002f46:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f48:	2303      	movs	r3, #3
 8002f4a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f4c:	2307      	movs	r3, #7
 8002f4e:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f50:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002f54:	4619      	mov	r1, r3
 8002f56:	4826      	ldr	r0, [pc, #152]	; (8002ff0 <HAL_UART_MspInit+0x220>)
 8002f58:	f001 fa94 	bl	8004484 <HAL_GPIO_Init>
}
 8002f5c:	e035      	b.n	8002fca <HAL_UART_MspInit+0x1fa>
  else if(huart->Instance==USART3)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a24      	ldr	r2, [pc, #144]	; (8002ff4 <HAL_UART_MspInit+0x224>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d130      	bne.n	8002fca <HAL_UART_MspInit+0x1fa>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002f68:	4b1b      	ldr	r3, [pc, #108]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6c:	4a1a      	ldr	r2, [pc, #104]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002f6e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f72:	6413      	str	r3, [r2, #64]	; 0x40
 8002f74:	4b18      	ldr	r3, [pc, #96]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f78:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f7c:	613b      	str	r3, [r7, #16]
 8002f7e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f80:	4b15      	ldr	r3, [pc, #84]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f84:	4a14      	ldr	r2, [pc, #80]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002f86:	f043 0302 	orr.w	r3, r3, #2
 8002f8a:	6313      	str	r3, [r2, #48]	; 0x30
 8002f8c:	4b12      	ldr	r3, [pc, #72]	; (8002fd8 <HAL_UART_MspInit+0x208>)
 8002f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f90:	f003 0302 	and.w	r3, r3, #2
 8002f94:	60fb      	str	r3, [r7, #12]
 8002f96:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = UART3_TX_FT230_Pin|UART3_RX_FT230_Pin;
 8002f98:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002f9c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f9e:	2302      	movs	r3, #2
 8002fa0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fa6:	2303      	movs	r3, #3
 8002fa8:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002faa:	2307      	movs	r3, #7
 8002fac:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fae:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	4809      	ldr	r0, [pc, #36]	; (8002fdc <HAL_UART_MspInit+0x20c>)
 8002fb6:	f001 fa65 	bl	8004484 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002fba:	2200      	movs	r2, #0
 8002fbc:	2100      	movs	r1, #0
 8002fbe:	2027      	movs	r0, #39	; 0x27
 8002fc0:	f000 fe91 	bl	8003ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002fc4:	2027      	movs	r0, #39	; 0x27
 8002fc6:	f000 feaa 	bl	8003d1e <HAL_NVIC_EnableIRQ>
}
 8002fca:	bf00      	nop
 8002fcc:	3748      	adds	r7, #72	; 0x48
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	40005000 	.word	0x40005000
 8002fd8:	40023800 	.word	0x40023800
 8002fdc:	40020400 	.word	0x40020400
 8002fe0:	40007800 	.word	0x40007800
 8002fe4:	40021000 	.word	0x40021000
 8002fe8:	40011000 	.word	0x40011000
 8002fec:	40004400 	.word	0x40004400
 8002ff0:	40020000 	.word	0x40020000
 8002ff4:	40004800 	.word	0x40004800

08002ff8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002ffc:	bf00      	nop
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr

08003006 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003006:	b480      	push	{r7}
 8003008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800300a:	e7fe      	b.n	800300a <HardFault_Handler+0x4>

0800300c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003010:	e7fe      	b.n	8003010 <MemManage_Handler+0x4>

08003012 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003012:	b480      	push	{r7}
 8003014:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003016:	e7fe      	b.n	8003016 <BusFault_Handler+0x4>

08003018 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003018:	b480      	push	{r7}
 800301a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800301c:	e7fe      	b.n	800301c <UsageFault_Handler+0x4>

0800301e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800301e:	b480      	push	{r7}
 8003020:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003022:	bf00      	nop
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr

0800302c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003030:	bf00      	nop
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr

0800303a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800303a:	b480      	push	{r7}
 800303c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800303e:	bf00      	nop
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr

08003048 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800304c:	f000 f922 	bl	8003294 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003050:	bf00      	nop
 8003052:	bd80      	pop	{r7, pc}

08003054 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8003058:	4802      	ldr	r0, [pc, #8]	; (8003064 <DMA1_Stream5_IRQHandler+0x10>)
 800305a:	f000 ffab 	bl	8003fb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800305e:	bf00      	nop
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	200040e8 	.word	0x200040e8

08003068 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800306c:	4802      	ldr	r0, [pc, #8]	; (8003078 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800306e:	f003 ff5f 	bl	8006f30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8003072:	bf00      	nop
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	2002f774 	.word	0x2002f774

0800307c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003080:	4802      	ldr	r0, [pc, #8]	; (800308c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003082:	f003 ff55 	bl	8006f30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003086:	bf00      	nop
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	2002f774 	.word	0x2002f774

08003090 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003094:	4802      	ldr	r0, [pc, #8]	; (80030a0 <TIM2_IRQHandler+0x10>)
 8003096:	f003 ff4b 	bl	8006f30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800309a:	bf00      	nop
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	2002f818 	.word	0x2002f818

080030a4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80030a8:	4802      	ldr	r0, [pc, #8]	; (80030b4 <TIM3_IRQHandler+0x10>)
 80030aa:	f003 ff41 	bl	8006f30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80030ae:	bf00      	nop
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	2002f468 	.word	0x2002f468

080030b8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80030bc:	4802      	ldr	r0, [pc, #8]	; (80030c8 <TIM4_IRQHandler+0x10>)
 80030be:	f003 ff37 	bl	8006f30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80030c2:	bf00      	nop
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	20004208 	.word	0x20004208

080030cc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80030d0:	4802      	ldr	r0, [pc, #8]	; (80030dc <USART3_IRQHandler+0x10>)
 80030d2:	f005 fbcd 	bl	8008870 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80030d6:	bf00      	nop
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	20004248 	.word	0x20004248

080030e0 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80030e4:	4802      	ldr	r0, [pc, #8]	; (80030f0 <TIM8_CC_IRQHandler+0x10>)
 80030e6:	f003 ff23 	bl	8006f30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 80030ea:	bf00      	nop
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	200041c8 	.word	0x200041c8

080030f4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80030f8:	4802      	ldr	r0, [pc, #8]	; (8003104 <TIM5_IRQHandler+0x10>)
 80030fa:	f003 ff19 	bl	8006f30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80030fe:	bf00      	nop
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	2002f428 	.word	0x2002f428

08003108 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800310c:	4802      	ldr	r0, [pc, #8]	; (8003118 <TIM6_DAC_IRQHandler+0x10>)
 800310e:	f003 ff0f 	bl	8006f30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003112:	bf00      	nop
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	2002f730 	.word	0x2002f730

0800311c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8003120:	4802      	ldr	r0, [pc, #8]	; (800312c <DMA2_Stream0_IRQHandler+0x10>)
 8003122:	f000 ff47 	bl	8003fb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003126:	bf00      	nop
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	20045160 	.word	0x20045160

08003130 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003134:	4802      	ldr	r0, [pc, #8]	; (8003140 <DMA2_Stream4_IRQHandler+0x10>)
 8003136:	f000 ff3d 	bl	8003fb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 800313a:	bf00      	nop
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	2002f66c 	.word	0x2002f66c

08003144 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800314c:	4b11      	ldr	r3, [pc, #68]	; (8003194 <_sbrk+0x50>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d102      	bne.n	800315a <_sbrk+0x16>
		heap_end = &end;
 8003154:	4b0f      	ldr	r3, [pc, #60]	; (8003194 <_sbrk+0x50>)
 8003156:	4a10      	ldr	r2, [pc, #64]	; (8003198 <_sbrk+0x54>)
 8003158:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800315a:	4b0e      	ldr	r3, [pc, #56]	; (8003194 <_sbrk+0x50>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003160:	4b0c      	ldr	r3, [pc, #48]	; (8003194 <_sbrk+0x50>)
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	4413      	add	r3, r2
 8003168:	466a      	mov	r2, sp
 800316a:	4293      	cmp	r3, r2
 800316c:	d907      	bls.n	800317e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800316e:	f006 f9e9 	bl	8009544 <__errno>
 8003172:	4602      	mov	r2, r0
 8003174:	230c      	movs	r3, #12
 8003176:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8003178:	f04f 33ff 	mov.w	r3, #4294967295
 800317c:	e006      	b.n	800318c <_sbrk+0x48>
	}

	heap_end += incr;
 800317e:	4b05      	ldr	r3, [pc, #20]	; (8003194 <_sbrk+0x50>)
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	4413      	add	r3, r2
 8003186:	4a03      	ldr	r2, [pc, #12]	; (8003194 <_sbrk+0x50>)
 8003188:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800318a:	68fb      	ldr	r3, [r7, #12]
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	2000020c 	.word	0x2000020c
 8003198:	2005aa50 	.word	0x2005aa50

0800319c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031a0:	4b08      	ldr	r3, [pc, #32]	; (80031c4 <SystemInit+0x28>)
 80031a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031a6:	4a07      	ldr	r2, [pc, #28]	; (80031c4 <SystemInit+0x28>)
 80031a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80031ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80031b0:	4b04      	ldr	r3, [pc, #16]	; (80031c4 <SystemInit+0x28>)
 80031b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80031b6:	609a      	str	r2, [r3, #8]
#endif
}
 80031b8:	bf00      	nop
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	e000ed00 	.word	0xe000ed00

080031c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80031c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003200 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80031cc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80031ce:	e003      	b.n	80031d8 <LoopCopyDataInit>

080031d0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80031d0:	4b0c      	ldr	r3, [pc, #48]	; (8003204 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80031d2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80031d4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80031d6:	3104      	adds	r1, #4

080031d8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80031d8:	480b      	ldr	r0, [pc, #44]	; (8003208 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80031da:	4b0c      	ldr	r3, [pc, #48]	; (800320c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80031dc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80031de:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80031e0:	d3f6      	bcc.n	80031d0 <CopyDataInit>
  ldr  r2, =_sbss
 80031e2:	4a0b      	ldr	r2, [pc, #44]	; (8003210 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80031e4:	e002      	b.n	80031ec <LoopFillZerobss>

080031e6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80031e6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80031e8:	f842 3b04 	str.w	r3, [r2], #4

080031ec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80031ec:	4b09      	ldr	r3, [pc, #36]	; (8003214 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80031ee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80031f0:	d3f9      	bcc.n	80031e6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80031f2:	f7ff ffd3 	bl	800319c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80031f6:	f006 f9ab 	bl	8009550 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80031fa:	f7fd fa09 	bl	8000610 <main>
  bx  lr    
 80031fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003200:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8003204:	0800a2e4 	.word	0x0800a2e4
  ldr  r0, =_sdata
 8003208:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800320c:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8003210:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 8003214:	2005aa50 	.word	0x2005aa50

08003218 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003218:	e7fe      	b.n	8003218 <ADC_IRQHandler>

0800321a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800321a:	b580      	push	{r7, lr}
 800321c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800321e:	2003      	movs	r0, #3
 8003220:	f000 fd56 	bl	8003cd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003224:	2000      	movs	r0, #0
 8003226:	f000 f805 	bl	8003234 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800322a:	f7ff fa0d 	bl	8002648 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800322e:	2300      	movs	r3, #0
}
 8003230:	4618      	mov	r0, r3
 8003232:	bd80      	pop	{r7, pc}

08003234 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b082      	sub	sp, #8
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800323c:	4b12      	ldr	r3, [pc, #72]	; (8003288 <HAL_InitTick+0x54>)
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	4b12      	ldr	r3, [pc, #72]	; (800328c <HAL_InitTick+0x58>)
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	4619      	mov	r1, r3
 8003246:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800324a:	fbb3 f3f1 	udiv	r3, r3, r1
 800324e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003252:	4618      	mov	r0, r3
 8003254:	f000 fd71 	bl	8003d3a <HAL_SYSTICK_Config>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e00e      	b.n	8003280 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2b0f      	cmp	r3, #15
 8003266:	d80a      	bhi.n	800327e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003268:	2200      	movs	r2, #0
 800326a:	6879      	ldr	r1, [r7, #4]
 800326c:	f04f 30ff 	mov.w	r0, #4294967295
 8003270:	f000 fd39 	bl	8003ce6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003274:	4a06      	ldr	r2, [pc, #24]	; (8003290 <HAL_InitTick+0x5c>)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800327a:	2300      	movs	r3, #0
 800327c:	e000      	b.n	8003280 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
}
 8003280:	4618      	mov	r0, r3
 8003282:	3708      	adds	r7, #8
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	20000008 	.word	0x20000008
 800328c:	20000010 	.word	0x20000010
 8003290:	2000000c 	.word	0x2000000c

08003294 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003294:	b480      	push	{r7}
 8003296:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003298:	4b06      	ldr	r3, [pc, #24]	; (80032b4 <HAL_IncTick+0x20>)
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	461a      	mov	r2, r3
 800329e:	4b06      	ldr	r3, [pc, #24]	; (80032b8 <HAL_IncTick+0x24>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4413      	add	r3, r2
 80032a4:	4a04      	ldr	r2, [pc, #16]	; (80032b8 <HAL_IncTick+0x24>)
 80032a6:	6013      	str	r3, [r2, #0]
}
 80032a8:	bf00      	nop
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	20000010 	.word	0x20000010
 80032b8:	2005aa48 	.word	0x2005aa48

080032bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032bc:	b480      	push	{r7}
 80032be:	af00      	add	r7, sp, #0
  return uwTick;
 80032c0:	4b03      	ldr	r3, [pc, #12]	; (80032d0 <HAL_GetTick+0x14>)
 80032c2:	681b      	ldr	r3, [r3, #0]
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop
 80032d0:	2005aa48 	.word	0x2005aa48

080032d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032dc:	f7ff ffee 	bl	80032bc <HAL_GetTick>
 80032e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ec:	d005      	beq.n	80032fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032ee:	4b09      	ldr	r3, [pc, #36]	; (8003314 <HAL_Delay+0x40>)
 80032f0:	781b      	ldrb	r3, [r3, #0]
 80032f2:	461a      	mov	r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	4413      	add	r3, r2
 80032f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80032fa:	bf00      	nop
 80032fc:	f7ff ffde 	bl	80032bc <HAL_GetTick>
 8003300:	4602      	mov	r2, r0
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	68fa      	ldr	r2, [r7, #12]
 8003308:	429a      	cmp	r2, r3
 800330a:	d8f7      	bhi.n	80032fc <HAL_Delay+0x28>
  {
  }
}
 800330c:	bf00      	nop
 800330e:	3710      	adds	r7, #16
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	20000010 	.word	0x20000010

08003318 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003320:	2300      	movs	r3, #0
 8003322:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d101      	bne.n	800332e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e031      	b.n	8003392 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003332:	2b00      	cmp	r3, #0
 8003334:	d109      	bne.n	800334a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f7ff f9aa 	bl	8002690 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2200      	movs	r2, #0
 8003340:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334e:	f003 0310 	and.w	r3, r3, #16
 8003352:	2b00      	cmp	r3, #0
 8003354:	d116      	bne.n	8003384 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800335a:	4b10      	ldr	r3, [pc, #64]	; (800339c <HAL_ADC_Init+0x84>)
 800335c:	4013      	ands	r3, r2
 800335e:	f043 0202 	orr.w	r2, r3, #2
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f000 fa66 	bl	8003838 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003376:	f023 0303 	bic.w	r3, r3, #3
 800337a:	f043 0201 	orr.w	r2, r3, #1
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	641a      	str	r2, [r3, #64]	; 0x40
 8003382:	e001      	b.n	8003388 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003390:	7bfb      	ldrb	r3, [r7, #15]
}
 8003392:	4618      	mov	r0, r3
 8003394:	3710      	adds	r7, #16
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	ffffeefd 	.word	0xffffeefd

080033a0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b086      	sub	sp, #24
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 80033ac:	2300      	movs	r3, #0
 80033ae:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d101      	bne.n	80033be <HAL_ADC_Start_DMA+0x1e>
 80033ba:	2302      	movs	r3, #2
 80033bc:	e0c7      	b.n	800354e <HAL_ADC_Start_DMA+0x1ae>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2201      	movs	r2, #1
 80033c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	f003 0301 	and.w	r3, r3, #1
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d018      	beq.n	8003406 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	689a      	ldr	r2, [r3, #8]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f042 0201 	orr.w	r2, r2, #1
 80033e2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80033e4:	4b5c      	ldr	r3, [pc, #368]	; (8003558 <HAL_ADC_Start_DMA+0x1b8>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a5c      	ldr	r2, [pc, #368]	; (800355c <HAL_ADC_Start_DMA+0x1bc>)
 80033ea:	fba2 2303 	umull	r2, r3, r2, r3
 80033ee:	0c9a      	lsrs	r2, r3, #18
 80033f0:	4613      	mov	r3, r2
 80033f2:	005b      	lsls	r3, r3, #1
 80033f4:	4413      	add	r3, r2
 80033f6:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80033f8:	e002      	b.n	8003400 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	3b01      	subs	r3, #1
 80033fe:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d1f9      	bne.n	80033fa <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	2b01      	cmp	r3, #1
 8003412:	f040 809b 	bne.w	800354c <HAL_ADC_Start_DMA+0x1ac>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800341a:	4b51      	ldr	r3, [pc, #324]	; (8003560 <HAL_ADC_Start_DMA+0x1c0>)
 800341c:	4013      	ands	r3, r2
 800341e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003430:	2b00      	cmp	r3, #0
 8003432:	d007      	beq.n	8003444 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003438:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800343c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003448:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800344c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003450:	d106      	bne.n	8003460 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003456:	f023 0206 	bic.w	r2, r3, #6
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	645a      	str	r2, [r3, #68]	; 0x44
 800345e:	e002      	b.n	8003466 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2200      	movs	r2, #0
 8003464:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2200      	movs	r2, #0
 800346a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003472:	4a3c      	ldr	r2, [pc, #240]	; (8003564 <HAL_ADC_Start_DMA+0x1c4>)
 8003474:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800347a:	4a3b      	ldr	r2, [pc, #236]	; (8003568 <HAL_ADC_Start_DMA+0x1c8>)
 800347c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003482:	4a3a      	ldr	r2, [pc, #232]	; (800356c <HAL_ADC_Start_DMA+0x1cc>)
 8003484:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800348e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	685a      	ldr	r2, [r3, #4]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800349e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	689a      	ldr	r2, [r3, #8]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034ae:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	334c      	adds	r3, #76	; 0x4c
 80034ba:	4619      	mov	r1, r3
 80034bc:	68ba      	ldr	r2, [r7, #8]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f000 fcf6 	bl	8003eb0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80034c4:	4b2a      	ldr	r3, [pc, #168]	; (8003570 <HAL_ADC_Start_DMA+0x1d0>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f003 031f 	and.w	r3, r3, #31
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d10f      	bne.n	80034f0 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d136      	bne.n	800354c <HAL_ADC_Start_DMA+0x1ac>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	689a      	ldr	r2, [r3, #8]
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80034ec:	609a      	str	r2, [r3, #8]
 80034ee:	e02d      	b.n	800354c <HAL_ADC_Start_DMA+0x1ac>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a1f      	ldr	r2, [pc, #124]	; (8003574 <HAL_ADC_Start_DMA+0x1d4>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d10e      	bne.n	8003518 <HAL_ADC_Start_DMA+0x178>
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d107      	bne.n	8003518 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	689a      	ldr	r2, [r3, #8]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003516:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003518:	4b15      	ldr	r3, [pc, #84]	; (8003570 <HAL_ADC_Start_DMA+0x1d0>)
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f003 0310 	and.w	r3, r3, #16
 8003520:	2b00      	cmp	r3, #0
 8003522:	d113      	bne.n	800354c <HAL_ADC_Start_DMA+0x1ac>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a13      	ldr	r2, [pc, #76]	; (8003578 <HAL_ADC_Start_DMA+0x1d8>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d10e      	bne.n	800354c <HAL_ADC_Start_DMA+0x1ac>
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d107      	bne.n	800354c <HAL_ADC_Start_DMA+0x1ac>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	689a      	ldr	r2, [r3, #8]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800354a:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800354c:	2300      	movs	r3, #0
}
 800354e:	4618      	mov	r0, r3
 8003550:	3718      	adds	r7, #24
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	20000008 	.word	0x20000008
 800355c:	431bde83 	.word	0x431bde83
 8003560:	fffff8fe 	.word	0xfffff8fe
 8003564:	08003a2d 	.word	0x08003a2d
 8003568:	08003ae7 	.word	0x08003ae7
 800356c:	08003b03 	.word	0x08003b03
 8003570:	40012300 	.word	0x40012300
 8003574:	40012000 	.word	0x40012000
 8003578:	40012200 	.word	0x40012200

0800357c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003584:	bf00      	nop
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr

08003590 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr

080035a4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b085      	sub	sp, #20
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80035ae:	2300      	movs	r3, #0
 80035b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d101      	bne.n	80035c0 <HAL_ADC_ConfigChannel+0x1c>
 80035bc:	2302      	movs	r3, #2
 80035be:	e12a      	b.n	8003816 <HAL_ADC_ConfigChannel+0x272>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	2b09      	cmp	r3, #9
 80035ce:	d93a      	bls.n	8003646 <HAL_ADC_ConfigChannel+0xa2>
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80035d8:	d035      	beq.n	8003646 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	68d9      	ldr	r1, [r3, #12]
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	b29b      	uxth	r3, r3
 80035e6:	461a      	mov	r2, r3
 80035e8:	4613      	mov	r3, r2
 80035ea:	005b      	lsls	r3, r3, #1
 80035ec:	4413      	add	r3, r2
 80035ee:	3b1e      	subs	r3, #30
 80035f0:	2207      	movs	r2, #7
 80035f2:	fa02 f303 	lsl.w	r3, r2, r3
 80035f6:	43da      	mvns	r2, r3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	400a      	ands	r2, r1
 80035fe:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a87      	ldr	r2, [pc, #540]	; (8003824 <HAL_ADC_ConfigChannel+0x280>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d10a      	bne.n	8003620 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68d9      	ldr	r1, [r3, #12]
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	061a      	lsls	r2, r3, #24
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	430a      	orrs	r2, r1
 800361c:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800361e:	e035      	b.n	800368c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	68d9      	ldr	r1, [r3, #12]
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	689a      	ldr	r2, [r3, #8]
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	b29b      	uxth	r3, r3
 8003630:	4618      	mov	r0, r3
 8003632:	4603      	mov	r3, r0
 8003634:	005b      	lsls	r3, r3, #1
 8003636:	4403      	add	r3, r0
 8003638:	3b1e      	subs	r3, #30
 800363a:	409a      	lsls	r2, r3
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	430a      	orrs	r2, r1
 8003642:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003644:	e022      	b.n	800368c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	6919      	ldr	r1, [r3, #16]
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	b29b      	uxth	r3, r3
 8003652:	461a      	mov	r2, r3
 8003654:	4613      	mov	r3, r2
 8003656:	005b      	lsls	r3, r3, #1
 8003658:	4413      	add	r3, r2
 800365a:	2207      	movs	r2, #7
 800365c:	fa02 f303 	lsl.w	r3, r2, r3
 8003660:	43da      	mvns	r2, r3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	400a      	ands	r2, r1
 8003668:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	6919      	ldr	r1, [r3, #16]
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	689a      	ldr	r2, [r3, #8]
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	b29b      	uxth	r3, r3
 800367a:	4618      	mov	r0, r3
 800367c:	4603      	mov	r3, r0
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	4403      	add	r3, r0
 8003682:	409a      	lsls	r2, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	430a      	orrs	r2, r1
 800368a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	2b06      	cmp	r3, #6
 8003692:	d824      	bhi.n	80036de <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	685a      	ldr	r2, [r3, #4]
 800369e:	4613      	mov	r3, r2
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	4413      	add	r3, r2
 80036a4:	3b05      	subs	r3, #5
 80036a6:	221f      	movs	r2, #31
 80036a8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ac:	43da      	mvns	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	400a      	ands	r2, r1
 80036b4:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	b29b      	uxth	r3, r3
 80036c2:	4618      	mov	r0, r3
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	685a      	ldr	r2, [r3, #4]
 80036c8:	4613      	mov	r3, r2
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	4413      	add	r3, r2
 80036ce:	3b05      	subs	r3, #5
 80036d0:	fa00 f203 	lsl.w	r2, r0, r3
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	430a      	orrs	r2, r1
 80036da:	635a      	str	r2, [r3, #52]	; 0x34
 80036dc:	e04c      	b.n	8003778 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	2b0c      	cmp	r3, #12
 80036e4:	d824      	bhi.n	8003730 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	685a      	ldr	r2, [r3, #4]
 80036f0:	4613      	mov	r3, r2
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	4413      	add	r3, r2
 80036f6:	3b23      	subs	r3, #35	; 0x23
 80036f8:	221f      	movs	r2, #31
 80036fa:	fa02 f303 	lsl.w	r3, r2, r3
 80036fe:	43da      	mvns	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	400a      	ands	r2, r1
 8003706:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	b29b      	uxth	r3, r3
 8003714:	4618      	mov	r0, r3
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	685a      	ldr	r2, [r3, #4]
 800371a:	4613      	mov	r3, r2
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	4413      	add	r3, r2
 8003720:	3b23      	subs	r3, #35	; 0x23
 8003722:	fa00 f203 	lsl.w	r2, r0, r3
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	430a      	orrs	r2, r1
 800372c:	631a      	str	r2, [r3, #48]	; 0x30
 800372e:	e023      	b.n	8003778 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	685a      	ldr	r2, [r3, #4]
 800373a:	4613      	mov	r3, r2
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	4413      	add	r3, r2
 8003740:	3b41      	subs	r3, #65	; 0x41
 8003742:	221f      	movs	r2, #31
 8003744:	fa02 f303 	lsl.w	r3, r2, r3
 8003748:	43da      	mvns	r2, r3
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	400a      	ands	r2, r1
 8003750:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	b29b      	uxth	r3, r3
 800375e:	4618      	mov	r0, r3
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	685a      	ldr	r2, [r3, #4]
 8003764:	4613      	mov	r3, r2
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	4413      	add	r3, r2
 800376a:	3b41      	subs	r3, #65	; 0x41
 800376c:	fa00 f203 	lsl.w	r2, r0, r3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	430a      	orrs	r2, r1
 8003776:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a2a      	ldr	r2, [pc, #168]	; (8003828 <HAL_ADC_ConfigChannel+0x284>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d10a      	bne.n	8003798 <HAL_ADC_ConfigChannel+0x1f4>
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800378a:	d105      	bne.n	8003798 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800378c:	4b27      	ldr	r3, [pc, #156]	; (800382c <HAL_ADC_ConfigChannel+0x288>)
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	4a26      	ldr	r2, [pc, #152]	; (800382c <HAL_ADC_ConfigChannel+0x288>)
 8003792:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003796:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a22      	ldr	r2, [pc, #136]	; (8003828 <HAL_ADC_ConfigChannel+0x284>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d109      	bne.n	80037b6 <HAL_ADC_ConfigChannel+0x212>
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2b12      	cmp	r3, #18
 80037a8:	d105      	bne.n	80037b6 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80037aa:	4b20      	ldr	r3, [pc, #128]	; (800382c <HAL_ADC_ConfigChannel+0x288>)
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	4a1f      	ldr	r2, [pc, #124]	; (800382c <HAL_ADC_ConfigChannel+0x288>)
 80037b0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80037b4:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a1b      	ldr	r2, [pc, #108]	; (8003828 <HAL_ADC_ConfigChannel+0x284>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d125      	bne.n	800380c <HAL_ADC_ConfigChannel+0x268>
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a17      	ldr	r2, [pc, #92]	; (8003824 <HAL_ADC_ConfigChannel+0x280>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d003      	beq.n	80037d2 <HAL_ADC_ConfigChannel+0x22e>
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2b11      	cmp	r3, #17
 80037d0:	d11c      	bne.n	800380c <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80037d2:	4b16      	ldr	r3, [pc, #88]	; (800382c <HAL_ADC_ConfigChannel+0x288>)
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	4a15      	ldr	r2, [pc, #84]	; (800382c <HAL_ADC_ConfigChannel+0x288>)
 80037d8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80037dc:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a10      	ldr	r2, [pc, #64]	; (8003824 <HAL_ADC_ConfigChannel+0x280>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d111      	bne.n	800380c <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80037e8:	4b11      	ldr	r3, [pc, #68]	; (8003830 <HAL_ADC_ConfigChannel+0x28c>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a11      	ldr	r2, [pc, #68]	; (8003834 <HAL_ADC_ConfigChannel+0x290>)
 80037ee:	fba2 2303 	umull	r2, r3, r2, r3
 80037f2:	0c9a      	lsrs	r2, r3, #18
 80037f4:	4613      	mov	r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	4413      	add	r3, r2
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80037fe:	e002      	b.n	8003806 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	3b01      	subs	r3, #1
 8003804:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d1f9      	bne.n	8003800 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003814:	2300      	movs	r3, #0
}
 8003816:	4618      	mov	r0, r3
 8003818:	3714      	adds	r7, #20
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr
 8003822:	bf00      	nop
 8003824:	10000012 	.word	0x10000012
 8003828:	40012000 	.word	0x40012000
 800382c:	40012300 	.word	0x40012300
 8003830:	20000008 	.word	0x20000008
 8003834:	431bde83 	.word	0x431bde83

08003838 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003840:	4b78      	ldr	r3, [pc, #480]	; (8003a24 <ADC_Init+0x1ec>)
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	4a77      	ldr	r2, [pc, #476]	; (8003a24 <ADC_Init+0x1ec>)
 8003846:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800384a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800384c:	4b75      	ldr	r3, [pc, #468]	; (8003a24 <ADC_Init+0x1ec>)
 800384e:	685a      	ldr	r2, [r3, #4]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	4973      	ldr	r1, [pc, #460]	; (8003a24 <ADC_Init+0x1ec>)
 8003856:	4313      	orrs	r3, r2
 8003858:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	685a      	ldr	r2, [r3, #4]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003868:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	6859      	ldr	r1, [r3, #4]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	691b      	ldr	r3, [r3, #16]
 8003874:	021a      	lsls	r2, r3, #8
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	430a      	orrs	r2, r1
 800387c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	685a      	ldr	r2, [r3, #4]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800388c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	6859      	ldr	r1, [r3, #4]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	689a      	ldr	r2, [r3, #8]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	430a      	orrs	r2, r1
 800389e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	689a      	ldr	r2, [r3, #8]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	6899      	ldr	r1, [r3, #8]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	68da      	ldr	r2, [r3, #12]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	430a      	orrs	r2, r1
 80038c0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038c6:	4a58      	ldr	r2, [pc, #352]	; (8003a28 <ADC_Init+0x1f0>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d022      	beq.n	8003912 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	689a      	ldr	r2, [r3, #8]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80038da:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	6899      	ldr	r1, [r3, #8]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	430a      	orrs	r2, r1
 80038ec:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	689a      	ldr	r2, [r3, #8]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80038fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	6899      	ldr	r1, [r3, #8]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	430a      	orrs	r2, r1
 800390e:	609a      	str	r2, [r3, #8]
 8003910:	e00f      	b.n	8003932 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	689a      	ldr	r2, [r3, #8]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003920:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	689a      	ldr	r2, [r3, #8]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003930:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f022 0202 	bic.w	r2, r2, #2
 8003940:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	6899      	ldr	r1, [r3, #8]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	005a      	lsls	r2, r3, #1
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	430a      	orrs	r2, r1
 8003954:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f893 3020 	ldrb.w	r3, [r3, #32]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d01b      	beq.n	8003998 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	685a      	ldr	r2, [r3, #4]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800396e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	685a      	ldr	r2, [r3, #4]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800397e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	6859      	ldr	r1, [r3, #4]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398a:	3b01      	subs	r3, #1
 800398c:	035a      	lsls	r2, r3, #13
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	430a      	orrs	r2, r1
 8003994:	605a      	str	r2, [r3, #4]
 8003996:	e007      	b.n	80039a8 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	685a      	ldr	r2, [r3, #4]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039a6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80039b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	69db      	ldr	r3, [r3, #28]
 80039c2:	3b01      	subs	r3, #1
 80039c4:	051a      	lsls	r2, r3, #20
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	430a      	orrs	r2, r1
 80039cc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	689a      	ldr	r2, [r3, #8]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80039dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	6899      	ldr	r1, [r3, #8]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80039ea:	025a      	lsls	r2, r3, #9
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	430a      	orrs	r2, r1
 80039f2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	689a      	ldr	r2, [r3, #8]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a02:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	6899      	ldr	r1, [r3, #8]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	029a      	lsls	r2, r3, #10
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	430a      	orrs	r2, r1
 8003a16:	609a      	str	r2, [r3, #8]
}
 8003a18:	bf00      	nop
 8003a1a:	370c      	adds	r7, #12
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr
 8003a24:	40012300 	.word	0x40012300
 8003a28:	0f000001 	.word	0x0f000001

08003a2c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a38:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d13c      	bne.n	8003ac0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d12b      	bne.n	8003ab8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d127      	bne.n	8003ab8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a6e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d006      	beq.n	8003a84 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d119      	bne.n	8003ab8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	685a      	ldr	r2, [r3, #4]
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f022 0220 	bic.w	r2, r2, #32
 8003a92:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a98:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d105      	bne.n	8003ab8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab0:	f043 0201 	orr.w	r2, r3, #1
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ab8:	68f8      	ldr	r0, [r7, #12]
 8003aba:	f7fe f8d3 	bl	8001c64 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003abe:	e00e      	b.n	8003ade <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac4:	f003 0310 	and.w	r3, r3, #16
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d003      	beq.n	8003ad4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003acc:	68f8      	ldr	r0, [r7, #12]
 8003ace:	f7ff fd5f 	bl	8003590 <HAL_ADC_ErrorCallback>
}
 8003ad2:	e004      	b.n	8003ade <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	4798      	blx	r3
}
 8003ade:	bf00      	nop
 8003ae0:	3710      	adds	r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}

08003ae6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003ae6:	b580      	push	{r7, lr}
 8003ae8:	b084      	sub	sp, #16
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003af2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003af4:	68f8      	ldr	r0, [r7, #12]
 8003af6:	f7ff fd41 	bl	800357c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003afa:	bf00      	nop
 8003afc:	3710      	adds	r7, #16
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}

08003b02 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003b02:	b580      	push	{r7, lr}
 8003b04:	b084      	sub	sp, #16
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b0e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2240      	movs	r2, #64	; 0x40
 8003b14:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b1a:	f043 0204 	orr.w	r2, r3, #4
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003b22:	68f8      	ldr	r0, [r7, #12]
 8003b24:	f7ff fd34 	bl	8003590 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b28:	bf00      	nop
 8003b2a:	3710      	adds	r7, #16
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b085      	sub	sp, #20
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	f003 0307 	and.w	r3, r3, #7
 8003b3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b40:	4b0b      	ldr	r3, [pc, #44]	; (8003b70 <__NVIC_SetPriorityGrouping+0x40>)
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b46:	68ba      	ldr	r2, [r7, #8]
 8003b48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003b58:	4b06      	ldr	r3, [pc, #24]	; (8003b74 <__NVIC_SetPriorityGrouping+0x44>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b5e:	4a04      	ldr	r2, [pc, #16]	; (8003b70 <__NVIC_SetPriorityGrouping+0x40>)
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	60d3      	str	r3, [r2, #12]
}
 8003b64:	bf00      	nop
 8003b66:	3714      	adds	r7, #20
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6e:	4770      	bx	lr
 8003b70:	e000ed00 	.word	0xe000ed00
 8003b74:	05fa0000 	.word	0x05fa0000

08003b78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b7c:	4b04      	ldr	r3, [pc, #16]	; (8003b90 <__NVIC_GetPriorityGrouping+0x18>)
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	0a1b      	lsrs	r3, r3, #8
 8003b82:	f003 0307 	and.w	r3, r3, #7
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr
 8003b90:	e000ed00 	.word	0xe000ed00

08003b94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	db0b      	blt.n	8003bbe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ba6:	79fb      	ldrb	r3, [r7, #7]
 8003ba8:	f003 021f 	and.w	r2, r3, #31
 8003bac:	4907      	ldr	r1, [pc, #28]	; (8003bcc <__NVIC_EnableIRQ+0x38>)
 8003bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bb2:	095b      	lsrs	r3, r3, #5
 8003bb4:	2001      	movs	r0, #1
 8003bb6:	fa00 f202 	lsl.w	r2, r0, r2
 8003bba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003bbe:	bf00      	nop
 8003bc0:	370c      	adds	r7, #12
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	e000e100 	.word	0xe000e100

08003bd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	6039      	str	r1, [r7, #0]
 8003bda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	db0a      	blt.n	8003bfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	b2da      	uxtb	r2, r3
 8003be8:	490c      	ldr	r1, [pc, #48]	; (8003c1c <__NVIC_SetPriority+0x4c>)
 8003bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bee:	0112      	lsls	r2, r2, #4
 8003bf0:	b2d2      	uxtb	r2, r2
 8003bf2:	440b      	add	r3, r1
 8003bf4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003bf8:	e00a      	b.n	8003c10 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	b2da      	uxtb	r2, r3
 8003bfe:	4908      	ldr	r1, [pc, #32]	; (8003c20 <__NVIC_SetPriority+0x50>)
 8003c00:	79fb      	ldrb	r3, [r7, #7]
 8003c02:	f003 030f 	and.w	r3, r3, #15
 8003c06:	3b04      	subs	r3, #4
 8003c08:	0112      	lsls	r2, r2, #4
 8003c0a:	b2d2      	uxtb	r2, r2
 8003c0c:	440b      	add	r3, r1
 8003c0e:	761a      	strb	r2, [r3, #24]
}
 8003c10:	bf00      	nop
 8003c12:	370c      	adds	r7, #12
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr
 8003c1c:	e000e100 	.word	0xe000e100
 8003c20:	e000ed00 	.word	0xe000ed00

08003c24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b089      	sub	sp, #36	; 0x24
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f003 0307 	and.w	r3, r3, #7
 8003c36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	f1c3 0307 	rsb	r3, r3, #7
 8003c3e:	2b04      	cmp	r3, #4
 8003c40:	bf28      	it	cs
 8003c42:	2304      	movcs	r3, #4
 8003c44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	3304      	adds	r3, #4
 8003c4a:	2b06      	cmp	r3, #6
 8003c4c:	d902      	bls.n	8003c54 <NVIC_EncodePriority+0x30>
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	3b03      	subs	r3, #3
 8003c52:	e000      	b.n	8003c56 <NVIC_EncodePriority+0x32>
 8003c54:	2300      	movs	r3, #0
 8003c56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c58:	f04f 32ff 	mov.w	r2, #4294967295
 8003c5c:	69bb      	ldr	r3, [r7, #24]
 8003c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c62:	43da      	mvns	r2, r3
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	401a      	ands	r2, r3
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c6c:	f04f 31ff 	mov.w	r1, #4294967295
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	fa01 f303 	lsl.w	r3, r1, r3
 8003c76:	43d9      	mvns	r1, r3
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c7c:	4313      	orrs	r3, r2
         );
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3724      	adds	r7, #36	; 0x24
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
	...

08003c8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b082      	sub	sp, #8
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	3b01      	subs	r3, #1
 8003c98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c9c:	d301      	bcc.n	8003ca2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e00f      	b.n	8003cc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ca2:	4a0a      	ldr	r2, [pc, #40]	; (8003ccc <SysTick_Config+0x40>)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003caa:	210f      	movs	r1, #15
 8003cac:	f04f 30ff 	mov.w	r0, #4294967295
 8003cb0:	f7ff ff8e 	bl	8003bd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003cb4:	4b05      	ldr	r3, [pc, #20]	; (8003ccc <SysTick_Config+0x40>)
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003cba:	4b04      	ldr	r3, [pc, #16]	; (8003ccc <SysTick_Config+0x40>)
 8003cbc:	2207      	movs	r2, #7
 8003cbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003cc0:	2300      	movs	r3, #0
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3708      	adds	r7, #8
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	e000e010 	.word	0xe000e010

08003cd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f7ff ff29 	bl	8003b30 <__NVIC_SetPriorityGrouping>
}
 8003cde:	bf00      	nop
 8003ce0:	3708      	adds	r7, #8
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	b086      	sub	sp, #24
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	4603      	mov	r3, r0
 8003cee:	60b9      	str	r1, [r7, #8]
 8003cf0:	607a      	str	r2, [r7, #4]
 8003cf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003cf8:	f7ff ff3e 	bl	8003b78 <__NVIC_GetPriorityGrouping>
 8003cfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	68b9      	ldr	r1, [r7, #8]
 8003d02:	6978      	ldr	r0, [r7, #20]
 8003d04:	f7ff ff8e 	bl	8003c24 <NVIC_EncodePriority>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d0e:	4611      	mov	r1, r2
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7ff ff5d 	bl	8003bd0 <__NVIC_SetPriority>
}
 8003d16:	bf00      	nop
 8003d18:	3718      	adds	r7, #24
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}

08003d1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d1e:	b580      	push	{r7, lr}
 8003d20:	b082      	sub	sp, #8
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	4603      	mov	r3, r0
 8003d26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7ff ff31 	bl	8003b94 <__NVIC_EnableIRQ>
}
 8003d32:	bf00      	nop
 8003d34:	3708      	adds	r7, #8
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}

08003d3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d3a:	b580      	push	{r7, lr}
 8003d3c:	b082      	sub	sp, #8
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f7ff ffa2 	bl	8003c8c <SysTick_Config>
 8003d48:	4603      	mov	r3, r0
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3708      	adds	r7, #8
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
	...

08003d54 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b086      	sub	sp, #24
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003d60:	f7ff faac 	bl	80032bc <HAL_GetTick>
 8003d64:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d101      	bne.n	8003d70 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e099      	b.n	8003ea4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2202      	movs	r2, #2
 8003d7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f022 0201 	bic.w	r2, r2, #1
 8003d8e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d90:	e00f      	b.n	8003db2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d92:	f7ff fa93 	bl	80032bc <HAL_GetTick>
 8003d96:	4602      	mov	r2, r0
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	2b05      	cmp	r3, #5
 8003d9e:	d908      	bls.n	8003db2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2220      	movs	r2, #32
 8003da4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2203      	movs	r2, #3
 8003daa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003dae:	2303      	movs	r3, #3
 8003db0:	e078      	b.n	8003ea4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 0301 	and.w	r3, r3, #1
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d1e8      	bne.n	8003d92 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003dc8:	697a      	ldr	r2, [r7, #20]
 8003dca:	4b38      	ldr	r3, [pc, #224]	; (8003eac <HAL_DMA_Init+0x158>)
 8003dcc:	4013      	ands	r3, r2
 8003dce:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685a      	ldr	r2, [r3, #4]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003dde:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	691b      	ldr	r3, [r3, #16]
 8003de4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	699b      	ldr	r3, [r3, #24]
 8003df0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003df6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6a1b      	ldr	r3, [r3, #32]
 8003dfc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003dfe:	697a      	ldr	r2, [r7, #20]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e08:	2b04      	cmp	r3, #4
 8003e0a:	d107      	bne.n	8003e1c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e14:	4313      	orrs	r3, r2
 8003e16:	697a      	ldr	r2, [r7, #20]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	697a      	ldr	r2, [r7, #20]
 8003e22:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	695b      	ldr	r3, [r3, #20]
 8003e2a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	f023 0307 	bic.w	r3, r3, #7
 8003e32:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e38:	697a      	ldr	r2, [r7, #20]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e42:	2b04      	cmp	r3, #4
 8003e44:	d117      	bne.n	8003e76 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e4a:	697a      	ldr	r2, [r7, #20]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d00e      	beq.n	8003e76 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f000 fa99 	bl	8004390 <DMA_CheckFifoParam>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d008      	beq.n	8003e76 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2240      	movs	r2, #64	; 0x40
 8003e68:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003e72:	2301      	movs	r3, #1
 8003e74:	e016      	b.n	8003ea4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	697a      	ldr	r2, [r7, #20]
 8003e7c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f000 fa50 	bl	8004324 <DMA_CalcBaseAndBitshift>
 8003e84:	4603      	mov	r3, r0
 8003e86:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e8c:	223f      	movs	r2, #63	; 0x3f
 8003e8e:	409a      	lsls	r2, r3
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003ea2:	2300      	movs	r3, #0
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3718      	adds	r7, #24
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	e010803f 	.word	0xe010803f

08003eb0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b086      	sub	sp, #24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	60f8      	str	r0, [r7, #12]
 8003eb8:	60b9      	str	r1, [r7, #8]
 8003eba:	607a      	str	r2, [r7, #4]
 8003ebc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ec6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d101      	bne.n	8003ed6 <HAL_DMA_Start_IT+0x26>
 8003ed2:	2302      	movs	r3, #2
 8003ed4:	e048      	b.n	8003f68 <HAL_DMA_Start_IT+0xb8>
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2201      	movs	r2, #1
 8003eda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d137      	bne.n	8003f5a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2202      	movs	r2, #2
 8003eee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	68b9      	ldr	r1, [r7, #8]
 8003efe:	68f8      	ldr	r0, [r7, #12]
 8003f00:	f000 f9e2 	bl	80042c8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f08:	223f      	movs	r2, #63	; 0x3f
 8003f0a:	409a      	lsls	r2, r3
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f042 0216 	orr.w	r2, r2, #22
 8003f1e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	695a      	ldr	r2, [r3, #20]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003f2e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d007      	beq.n	8003f48 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f042 0208 	orr.w	r2, r2, #8
 8003f46:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f042 0201 	orr.w	r2, r2, #1
 8003f56:	601a      	str	r2, [r3, #0]
 8003f58:	e005      	b.n	8003f66 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003f62:	2302      	movs	r3, #2
 8003f64:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003f66:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3718      	adds	r7, #24
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d004      	beq.n	8003f8e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2280      	movs	r2, #128	; 0x80
 8003f88:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e00c      	b.n	8003fa8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2205      	movs	r2, #5
 8003f92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f022 0201 	bic.w	r2, r2, #1
 8003fa4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003fa6:	2300      	movs	r3, #0
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	370c      	adds	r7, #12
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b086      	sub	sp, #24
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003fc0:	4b92      	ldr	r3, [pc, #584]	; (800420c <HAL_DMA_IRQHandler+0x258>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a92      	ldr	r2, [pc, #584]	; (8004210 <HAL_DMA_IRQHandler+0x25c>)
 8003fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003fca:	0a9b      	lsrs	r3, r3, #10
 8003fcc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fd2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fde:	2208      	movs	r2, #8
 8003fe0:	409a      	lsls	r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d01a      	beq.n	8004020 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0304 	and.w	r3, r3, #4
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d013      	beq.n	8004020 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f022 0204 	bic.w	r2, r2, #4
 8004006:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800400c:	2208      	movs	r2, #8
 800400e:	409a      	lsls	r2, r3
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004018:	f043 0201 	orr.w	r2, r3, #1
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004024:	2201      	movs	r2, #1
 8004026:	409a      	lsls	r2, r3
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	4013      	ands	r3, r2
 800402c:	2b00      	cmp	r3, #0
 800402e:	d012      	beq.n	8004056 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	695b      	ldr	r3, [r3, #20]
 8004036:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800403a:	2b00      	cmp	r3, #0
 800403c:	d00b      	beq.n	8004056 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004042:	2201      	movs	r2, #1
 8004044:	409a      	lsls	r2, r3
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800404e:	f043 0202 	orr.w	r2, r3, #2
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800405a:	2204      	movs	r2, #4
 800405c:	409a      	lsls	r2, r3
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	4013      	ands	r3, r2
 8004062:	2b00      	cmp	r3, #0
 8004064:	d012      	beq.n	800408c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0302 	and.w	r3, r3, #2
 8004070:	2b00      	cmp	r3, #0
 8004072:	d00b      	beq.n	800408c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004078:	2204      	movs	r2, #4
 800407a:	409a      	lsls	r2, r3
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004084:	f043 0204 	orr.w	r2, r3, #4
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004090:	2210      	movs	r2, #16
 8004092:	409a      	lsls	r2, r3
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	4013      	ands	r3, r2
 8004098:	2b00      	cmp	r3, #0
 800409a:	d043      	beq.n	8004124 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 0308 	and.w	r3, r3, #8
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d03c      	beq.n	8004124 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ae:	2210      	movs	r2, #16
 80040b0:	409a      	lsls	r2, r3
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d018      	beq.n	80040f6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d108      	bne.n	80040e4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d024      	beq.n	8004124 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	4798      	blx	r3
 80040e2:	e01f      	b.n	8004124 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d01b      	beq.n	8004124 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	4798      	blx	r3
 80040f4:	e016      	b.n	8004124 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004100:	2b00      	cmp	r3, #0
 8004102:	d107      	bne.n	8004114 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f022 0208 	bic.w	r2, r2, #8
 8004112:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004118:	2b00      	cmp	r3, #0
 800411a:	d003      	beq.n	8004124 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004128:	2220      	movs	r2, #32
 800412a:	409a      	lsls	r2, r3
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	4013      	ands	r3, r2
 8004130:	2b00      	cmp	r3, #0
 8004132:	f000 808e 	beq.w	8004252 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 0310 	and.w	r3, r3, #16
 8004140:	2b00      	cmp	r3, #0
 8004142:	f000 8086 	beq.w	8004252 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800414a:	2220      	movs	r2, #32
 800414c:	409a      	lsls	r2, r3
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004158:	b2db      	uxtb	r3, r3
 800415a:	2b05      	cmp	r3, #5
 800415c:	d136      	bne.n	80041cc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f022 0216 	bic.w	r2, r2, #22
 800416c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	695a      	ldr	r2, [r3, #20]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800417c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004182:	2b00      	cmp	r3, #0
 8004184:	d103      	bne.n	800418e <HAL_DMA_IRQHandler+0x1da>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800418a:	2b00      	cmp	r3, #0
 800418c:	d007      	beq.n	800419e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f022 0208 	bic.w	r2, r2, #8
 800419c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041a2:	223f      	movs	r2, #63	; 0x3f
 80041a4:	409a      	lsls	r2, r3
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2201      	movs	r2, #1
 80041b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d07d      	beq.n	80042be <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	4798      	blx	r3
        }
        return;
 80041ca:	e078      	b.n	80042be <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d01c      	beq.n	8004214 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d108      	bne.n	80041fa <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d030      	beq.n	8004252 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	4798      	blx	r3
 80041f8:	e02b      	b.n	8004252 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d027      	beq.n	8004252 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	4798      	blx	r3
 800420a:	e022      	b.n	8004252 <HAL_DMA_IRQHandler+0x29e>
 800420c:	20000008 	.word	0x20000008
 8004210:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800421e:	2b00      	cmp	r3, #0
 8004220:	d10f      	bne.n	8004242 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f022 0210 	bic.w	r2, r2, #16
 8004230:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2201      	movs	r2, #1
 800423e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004246:	2b00      	cmp	r3, #0
 8004248:	d003      	beq.n	8004252 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004256:	2b00      	cmp	r3, #0
 8004258:	d032      	beq.n	80042c0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800425e:	f003 0301 	and.w	r3, r3, #1
 8004262:	2b00      	cmp	r3, #0
 8004264:	d022      	beq.n	80042ac <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2205      	movs	r2, #5
 800426a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f022 0201 	bic.w	r2, r2, #1
 800427c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	3301      	adds	r3, #1
 8004282:	60bb      	str	r3, [r7, #8]
 8004284:	697a      	ldr	r2, [r7, #20]
 8004286:	429a      	cmp	r2, r3
 8004288:	d307      	bcc.n	800429a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0301 	and.w	r3, r3, #1
 8004294:	2b00      	cmp	r3, #0
 8004296:	d1f2      	bne.n	800427e <HAL_DMA_IRQHandler+0x2ca>
 8004298:	e000      	b.n	800429c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800429a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d005      	beq.n	80042c0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	4798      	blx	r3
 80042bc:	e000      	b.n	80042c0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80042be:	bf00      	nop
    }
  }
}
 80042c0:	3718      	adds	r7, #24
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	bf00      	nop

080042c8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b085      	sub	sp, #20
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	60f8      	str	r0, [r7, #12]
 80042d0:	60b9      	str	r1, [r7, #8]
 80042d2:	607a      	str	r2, [r7, #4]
 80042d4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80042e4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	683a      	ldr	r2, [r7, #0]
 80042ec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	2b40      	cmp	r3, #64	; 0x40
 80042f4:	d108      	bne.n	8004308 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	68ba      	ldr	r2, [r7, #8]
 8004304:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004306:	e007      	b.n	8004318 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	68ba      	ldr	r2, [r7, #8]
 800430e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	60da      	str	r2, [r3, #12]
}
 8004318:	bf00      	nop
 800431a:	3714      	adds	r7, #20
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr

08004324 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004324:	b480      	push	{r7}
 8004326:	b085      	sub	sp, #20
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	b2db      	uxtb	r3, r3
 8004332:	3b10      	subs	r3, #16
 8004334:	4a13      	ldr	r2, [pc, #76]	; (8004384 <DMA_CalcBaseAndBitshift+0x60>)
 8004336:	fba2 2303 	umull	r2, r3, r2, r3
 800433a:	091b      	lsrs	r3, r3, #4
 800433c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800433e:	4a12      	ldr	r2, [pc, #72]	; (8004388 <DMA_CalcBaseAndBitshift+0x64>)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	4413      	add	r3, r2
 8004344:	781b      	ldrb	r3, [r3, #0]
 8004346:	461a      	mov	r2, r3
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2b03      	cmp	r3, #3
 8004350:	d908      	bls.n	8004364 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	461a      	mov	r2, r3
 8004358:	4b0c      	ldr	r3, [pc, #48]	; (800438c <DMA_CalcBaseAndBitshift+0x68>)
 800435a:	4013      	ands	r3, r2
 800435c:	1d1a      	adds	r2, r3, #4
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	659a      	str	r2, [r3, #88]	; 0x58
 8004362:	e006      	b.n	8004372 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	461a      	mov	r2, r3
 800436a:	4b08      	ldr	r3, [pc, #32]	; (800438c <DMA_CalcBaseAndBitshift+0x68>)
 800436c:	4013      	ands	r3, r2
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004376:	4618      	mov	r0, r3
 8004378:	3714      	adds	r7, #20
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	aaaaaaab 	.word	0xaaaaaaab
 8004388:	0800a18c 	.word	0x0800a18c
 800438c:	fffffc00 	.word	0xfffffc00

08004390 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004390:	b480      	push	{r7}
 8004392:	b085      	sub	sp, #20
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004398:	2300      	movs	r3, #0
 800439a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043a0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	699b      	ldr	r3, [r3, #24]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d11f      	bne.n	80043ea <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	2b03      	cmp	r3, #3
 80043ae:	d855      	bhi.n	800445c <DMA_CheckFifoParam+0xcc>
 80043b0:	a201      	add	r2, pc, #4	; (adr r2, 80043b8 <DMA_CheckFifoParam+0x28>)
 80043b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043b6:	bf00      	nop
 80043b8:	080043c9 	.word	0x080043c9
 80043bc:	080043db 	.word	0x080043db
 80043c0:	080043c9 	.word	0x080043c9
 80043c4:	0800445d 	.word	0x0800445d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d045      	beq.n	8004460 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043d8:	e042      	b.n	8004460 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043de:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80043e2:	d13f      	bne.n	8004464 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043e8:	e03c      	b.n	8004464 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	699b      	ldr	r3, [r3, #24]
 80043ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043f2:	d121      	bne.n	8004438 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	2b03      	cmp	r3, #3
 80043f8:	d836      	bhi.n	8004468 <DMA_CheckFifoParam+0xd8>
 80043fa:	a201      	add	r2, pc, #4	; (adr r2, 8004400 <DMA_CheckFifoParam+0x70>)
 80043fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004400:	08004411 	.word	0x08004411
 8004404:	08004417 	.word	0x08004417
 8004408:	08004411 	.word	0x08004411
 800440c:	08004429 	.word	0x08004429
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	73fb      	strb	r3, [r7, #15]
      break;
 8004414:	e02f      	b.n	8004476 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800441a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800441e:	2b00      	cmp	r3, #0
 8004420:	d024      	beq.n	800446c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004426:	e021      	b.n	800446c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800442c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004430:	d11e      	bne.n	8004470 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004436:	e01b      	b.n	8004470 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	2b02      	cmp	r3, #2
 800443c:	d902      	bls.n	8004444 <DMA_CheckFifoParam+0xb4>
 800443e:	2b03      	cmp	r3, #3
 8004440:	d003      	beq.n	800444a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004442:	e018      	b.n	8004476 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	73fb      	strb	r3, [r7, #15]
      break;
 8004448:	e015      	b.n	8004476 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800444e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004452:	2b00      	cmp	r3, #0
 8004454:	d00e      	beq.n	8004474 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	73fb      	strb	r3, [r7, #15]
      break;
 800445a:	e00b      	b.n	8004474 <DMA_CheckFifoParam+0xe4>
      break;
 800445c:	bf00      	nop
 800445e:	e00a      	b.n	8004476 <DMA_CheckFifoParam+0xe6>
      break;
 8004460:	bf00      	nop
 8004462:	e008      	b.n	8004476 <DMA_CheckFifoParam+0xe6>
      break;
 8004464:	bf00      	nop
 8004466:	e006      	b.n	8004476 <DMA_CheckFifoParam+0xe6>
      break;
 8004468:	bf00      	nop
 800446a:	e004      	b.n	8004476 <DMA_CheckFifoParam+0xe6>
      break;
 800446c:	bf00      	nop
 800446e:	e002      	b.n	8004476 <DMA_CheckFifoParam+0xe6>
      break;   
 8004470:	bf00      	nop
 8004472:	e000      	b.n	8004476 <DMA_CheckFifoParam+0xe6>
      break;
 8004474:	bf00      	nop
    }
  } 
  
  return status; 
 8004476:	7bfb      	ldrb	r3, [r7, #15]
}
 8004478:	4618      	mov	r0, r3
 800447a:	3714      	adds	r7, #20
 800447c:	46bd      	mov	sp, r7
 800447e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004482:	4770      	bx	lr

08004484 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004484:	b480      	push	{r7}
 8004486:	b089      	sub	sp, #36	; 0x24
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800448e:	2300      	movs	r3, #0
 8004490:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004492:	2300      	movs	r3, #0
 8004494:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004496:	2300      	movs	r3, #0
 8004498:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800449a:	2300      	movs	r3, #0
 800449c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800449e:	2300      	movs	r3, #0
 80044a0:	61fb      	str	r3, [r7, #28]
 80044a2:	e175      	b.n	8004790 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80044a4:	2201      	movs	r2, #1
 80044a6:	69fb      	ldr	r3, [r7, #28]
 80044a8:	fa02 f303 	lsl.w	r3, r2, r3
 80044ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	697a      	ldr	r2, [r7, #20]
 80044b4:	4013      	ands	r3, r2
 80044b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	429a      	cmp	r2, r3
 80044be:	f040 8164 	bne.w	800478a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d00b      	beq.n	80044e2 <HAL_GPIO_Init+0x5e>
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	2b02      	cmp	r3, #2
 80044d0:	d007      	beq.n	80044e2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80044d6:	2b11      	cmp	r3, #17
 80044d8:	d003      	beq.n	80044e2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	2b12      	cmp	r3, #18
 80044e0:	d130      	bne.n	8004544 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80044e8:	69fb      	ldr	r3, [r7, #28]
 80044ea:	005b      	lsls	r3, r3, #1
 80044ec:	2203      	movs	r2, #3
 80044ee:	fa02 f303 	lsl.w	r3, r2, r3
 80044f2:	43db      	mvns	r3, r3
 80044f4:	69ba      	ldr	r2, [r7, #24]
 80044f6:	4013      	ands	r3, r2
 80044f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	68da      	ldr	r2, [r3, #12]
 80044fe:	69fb      	ldr	r3, [r7, #28]
 8004500:	005b      	lsls	r3, r3, #1
 8004502:	fa02 f303 	lsl.w	r3, r2, r3
 8004506:	69ba      	ldr	r2, [r7, #24]
 8004508:	4313      	orrs	r3, r2
 800450a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	69ba      	ldr	r2, [r7, #24]
 8004510:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004518:	2201      	movs	r2, #1
 800451a:	69fb      	ldr	r3, [r7, #28]
 800451c:	fa02 f303 	lsl.w	r3, r2, r3
 8004520:	43db      	mvns	r3, r3
 8004522:	69ba      	ldr	r2, [r7, #24]
 8004524:	4013      	ands	r3, r2
 8004526:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	091b      	lsrs	r3, r3, #4
 800452e:	f003 0201 	and.w	r2, r3, #1
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	fa02 f303 	lsl.w	r3, r2, r3
 8004538:	69ba      	ldr	r2, [r7, #24]
 800453a:	4313      	orrs	r3, r2
 800453c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	69ba      	ldr	r2, [r7, #24]
 8004542:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	005b      	lsls	r3, r3, #1
 800454e:	2203      	movs	r2, #3
 8004550:	fa02 f303 	lsl.w	r3, r2, r3
 8004554:	43db      	mvns	r3, r3
 8004556:	69ba      	ldr	r2, [r7, #24]
 8004558:	4013      	ands	r3, r2
 800455a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	689a      	ldr	r2, [r3, #8]
 8004560:	69fb      	ldr	r3, [r7, #28]
 8004562:	005b      	lsls	r3, r3, #1
 8004564:	fa02 f303 	lsl.w	r3, r2, r3
 8004568:	69ba      	ldr	r2, [r7, #24]
 800456a:	4313      	orrs	r3, r2
 800456c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	69ba      	ldr	r2, [r7, #24]
 8004572:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	2b02      	cmp	r3, #2
 800457a:	d003      	beq.n	8004584 <HAL_GPIO_Init+0x100>
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	2b12      	cmp	r3, #18
 8004582:	d123      	bne.n	80045cc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	08da      	lsrs	r2, r3, #3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	3208      	adds	r2, #8
 800458c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004590:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004592:	69fb      	ldr	r3, [r7, #28]
 8004594:	f003 0307 	and.w	r3, r3, #7
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	220f      	movs	r2, #15
 800459c:	fa02 f303 	lsl.w	r3, r2, r3
 80045a0:	43db      	mvns	r3, r3
 80045a2:	69ba      	ldr	r2, [r7, #24]
 80045a4:	4013      	ands	r3, r2
 80045a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	691a      	ldr	r2, [r3, #16]
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	f003 0307 	and.w	r3, r3, #7
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	fa02 f303 	lsl.w	r3, r2, r3
 80045b8:	69ba      	ldr	r2, [r7, #24]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	08da      	lsrs	r2, r3, #3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	3208      	adds	r2, #8
 80045c6:	69b9      	ldr	r1, [r7, #24]
 80045c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80045d2:	69fb      	ldr	r3, [r7, #28]
 80045d4:	005b      	lsls	r3, r3, #1
 80045d6:	2203      	movs	r2, #3
 80045d8:	fa02 f303 	lsl.w	r3, r2, r3
 80045dc:	43db      	mvns	r3, r3
 80045de:	69ba      	ldr	r2, [r7, #24]
 80045e0:	4013      	ands	r3, r2
 80045e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f003 0203 	and.w	r2, r3, #3
 80045ec:	69fb      	ldr	r3, [r7, #28]
 80045ee:	005b      	lsls	r3, r3, #1
 80045f0:	fa02 f303 	lsl.w	r3, r2, r3
 80045f4:	69ba      	ldr	r2, [r7, #24]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	69ba      	ldr	r2, [r7, #24]
 80045fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004608:	2b00      	cmp	r3, #0
 800460a:	f000 80be 	beq.w	800478a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800460e:	4b65      	ldr	r3, [pc, #404]	; (80047a4 <HAL_GPIO_Init+0x320>)
 8004610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004612:	4a64      	ldr	r2, [pc, #400]	; (80047a4 <HAL_GPIO_Init+0x320>)
 8004614:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004618:	6453      	str	r3, [r2, #68]	; 0x44
 800461a:	4b62      	ldr	r3, [pc, #392]	; (80047a4 <HAL_GPIO_Init+0x320>)
 800461c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800461e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004622:	60fb      	str	r3, [r7, #12]
 8004624:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004626:	4a60      	ldr	r2, [pc, #384]	; (80047a8 <HAL_GPIO_Init+0x324>)
 8004628:	69fb      	ldr	r3, [r7, #28]
 800462a:	089b      	lsrs	r3, r3, #2
 800462c:	3302      	adds	r3, #2
 800462e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004632:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004634:	69fb      	ldr	r3, [r7, #28]
 8004636:	f003 0303 	and.w	r3, r3, #3
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	220f      	movs	r2, #15
 800463e:	fa02 f303 	lsl.w	r3, r2, r3
 8004642:	43db      	mvns	r3, r3
 8004644:	69ba      	ldr	r2, [r7, #24]
 8004646:	4013      	ands	r3, r2
 8004648:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	4a57      	ldr	r2, [pc, #348]	; (80047ac <HAL_GPIO_Init+0x328>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d037      	beq.n	80046c2 <HAL_GPIO_Init+0x23e>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a56      	ldr	r2, [pc, #344]	; (80047b0 <HAL_GPIO_Init+0x32c>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d031      	beq.n	80046be <HAL_GPIO_Init+0x23a>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a55      	ldr	r2, [pc, #340]	; (80047b4 <HAL_GPIO_Init+0x330>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d02b      	beq.n	80046ba <HAL_GPIO_Init+0x236>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	4a54      	ldr	r2, [pc, #336]	; (80047b8 <HAL_GPIO_Init+0x334>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d025      	beq.n	80046b6 <HAL_GPIO_Init+0x232>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4a53      	ldr	r2, [pc, #332]	; (80047bc <HAL_GPIO_Init+0x338>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d01f      	beq.n	80046b2 <HAL_GPIO_Init+0x22e>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a52      	ldr	r2, [pc, #328]	; (80047c0 <HAL_GPIO_Init+0x33c>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d019      	beq.n	80046ae <HAL_GPIO_Init+0x22a>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	4a51      	ldr	r2, [pc, #324]	; (80047c4 <HAL_GPIO_Init+0x340>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d013      	beq.n	80046aa <HAL_GPIO_Init+0x226>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	4a50      	ldr	r2, [pc, #320]	; (80047c8 <HAL_GPIO_Init+0x344>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d00d      	beq.n	80046a6 <HAL_GPIO_Init+0x222>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a4f      	ldr	r2, [pc, #316]	; (80047cc <HAL_GPIO_Init+0x348>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d007      	beq.n	80046a2 <HAL_GPIO_Init+0x21e>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a4e      	ldr	r2, [pc, #312]	; (80047d0 <HAL_GPIO_Init+0x34c>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d101      	bne.n	800469e <HAL_GPIO_Init+0x21a>
 800469a:	2309      	movs	r3, #9
 800469c:	e012      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 800469e:	230a      	movs	r3, #10
 80046a0:	e010      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 80046a2:	2308      	movs	r3, #8
 80046a4:	e00e      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 80046a6:	2307      	movs	r3, #7
 80046a8:	e00c      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 80046aa:	2306      	movs	r3, #6
 80046ac:	e00a      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 80046ae:	2305      	movs	r3, #5
 80046b0:	e008      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 80046b2:	2304      	movs	r3, #4
 80046b4:	e006      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 80046b6:	2303      	movs	r3, #3
 80046b8:	e004      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 80046ba:	2302      	movs	r3, #2
 80046bc:	e002      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 80046be:	2301      	movs	r3, #1
 80046c0:	e000      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 80046c2:	2300      	movs	r3, #0
 80046c4:	69fa      	ldr	r2, [r7, #28]
 80046c6:	f002 0203 	and.w	r2, r2, #3
 80046ca:	0092      	lsls	r2, r2, #2
 80046cc:	4093      	lsls	r3, r2
 80046ce:	69ba      	ldr	r2, [r7, #24]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80046d4:	4934      	ldr	r1, [pc, #208]	; (80047a8 <HAL_GPIO_Init+0x324>)
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	089b      	lsrs	r3, r3, #2
 80046da:	3302      	adds	r3, #2
 80046dc:	69ba      	ldr	r2, [r7, #24]
 80046de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80046e2:	4b3c      	ldr	r3, [pc, #240]	; (80047d4 <HAL_GPIO_Init+0x350>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	43db      	mvns	r3, r3
 80046ec:	69ba      	ldr	r2, [r7, #24]
 80046ee:	4013      	ands	r3, r2
 80046f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d003      	beq.n	8004706 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80046fe:	69ba      	ldr	r2, [r7, #24]
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	4313      	orrs	r3, r2
 8004704:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004706:	4a33      	ldr	r2, [pc, #204]	; (80047d4 <HAL_GPIO_Init+0x350>)
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800470c:	4b31      	ldr	r3, [pc, #196]	; (80047d4 <HAL_GPIO_Init+0x350>)
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	43db      	mvns	r3, r3
 8004716:	69ba      	ldr	r2, [r7, #24]
 8004718:	4013      	ands	r3, r2
 800471a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d003      	beq.n	8004730 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004728:	69ba      	ldr	r2, [r7, #24]
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	4313      	orrs	r3, r2
 800472e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004730:	4a28      	ldr	r2, [pc, #160]	; (80047d4 <HAL_GPIO_Init+0x350>)
 8004732:	69bb      	ldr	r3, [r7, #24]
 8004734:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004736:	4b27      	ldr	r3, [pc, #156]	; (80047d4 <HAL_GPIO_Init+0x350>)
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	43db      	mvns	r3, r3
 8004740:	69ba      	ldr	r2, [r7, #24]
 8004742:	4013      	ands	r3, r2
 8004744:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800474e:	2b00      	cmp	r3, #0
 8004750:	d003      	beq.n	800475a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004752:	69ba      	ldr	r2, [r7, #24]
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	4313      	orrs	r3, r2
 8004758:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800475a:	4a1e      	ldr	r2, [pc, #120]	; (80047d4 <HAL_GPIO_Init+0x350>)
 800475c:	69bb      	ldr	r3, [r7, #24]
 800475e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004760:	4b1c      	ldr	r3, [pc, #112]	; (80047d4 <HAL_GPIO_Init+0x350>)
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	43db      	mvns	r3, r3
 800476a:	69ba      	ldr	r2, [r7, #24]
 800476c:	4013      	ands	r3, r2
 800476e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004778:	2b00      	cmp	r3, #0
 800477a:	d003      	beq.n	8004784 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800477c:	69ba      	ldr	r2, [r7, #24]
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	4313      	orrs	r3, r2
 8004782:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004784:	4a13      	ldr	r2, [pc, #76]	; (80047d4 <HAL_GPIO_Init+0x350>)
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	3301      	adds	r3, #1
 800478e:	61fb      	str	r3, [r7, #28]
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	2b0f      	cmp	r3, #15
 8004794:	f67f ae86 	bls.w	80044a4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004798:	bf00      	nop
 800479a:	3724      	adds	r7, #36	; 0x24
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr
 80047a4:	40023800 	.word	0x40023800
 80047a8:	40013800 	.word	0x40013800
 80047ac:	40020000 	.word	0x40020000
 80047b0:	40020400 	.word	0x40020400
 80047b4:	40020800 	.word	0x40020800
 80047b8:	40020c00 	.word	0x40020c00
 80047bc:	40021000 	.word	0x40021000
 80047c0:	40021400 	.word	0x40021400
 80047c4:	40021800 	.word	0x40021800
 80047c8:	40021c00 	.word	0x40021c00
 80047cc:	40022000 	.word	0x40022000
 80047d0:	40022400 	.word	0x40022400
 80047d4:	40013c00 	.word	0x40013c00

080047d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047d8:	b480      	push	{r7}
 80047da:	b083      	sub	sp, #12
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	460b      	mov	r3, r1
 80047e2:	807b      	strh	r3, [r7, #2]
 80047e4:	4613      	mov	r3, r2
 80047e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80047e8:	787b      	ldrb	r3, [r7, #1]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d003      	beq.n	80047f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80047ee:	887a      	ldrh	r2, [r7, #2]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80047f4:	e003      	b.n	80047fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80047f6:	887b      	ldrh	r3, [r7, #2]
 80047f8:	041a      	lsls	r2, r3, #16
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	619a      	str	r2, [r3, #24]
}
 80047fe:	bf00      	nop
 8004800:	370c      	adds	r7, #12
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr
	...

0800480c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b082      	sub	sp, #8
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d101      	bne.n	800481e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e07f      	b.n	800491e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004824:	b2db      	uxtb	r3, r3
 8004826:	2b00      	cmp	r3, #0
 8004828:	d106      	bne.n	8004838 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f7fd ff9e 	bl	8002774 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2224      	movs	r2, #36	; 0x24
 800483c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f022 0201 	bic.w	r2, r2, #1
 800484e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	685a      	ldr	r2, [r3, #4]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800485c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	689a      	ldr	r2, [r3, #8]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800486c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	68db      	ldr	r3, [r3, #12]
 8004872:	2b01      	cmp	r3, #1
 8004874:	d107      	bne.n	8004886 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	689a      	ldr	r2, [r3, #8]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004882:	609a      	str	r2, [r3, #8]
 8004884:	e006      	b.n	8004894 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	689a      	ldr	r2, [r3, #8]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004892:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	2b02      	cmp	r3, #2
 800489a:	d104      	bne.n	80048a6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80048a4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	6859      	ldr	r1, [r3, #4]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	4b1d      	ldr	r3, [pc, #116]	; (8004928 <HAL_I2C_Init+0x11c>)
 80048b2:	430b      	orrs	r3, r1
 80048b4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68da      	ldr	r2, [r3, #12]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80048c4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	691a      	ldr	r2, [r3, #16]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	ea42 0103 	orr.w	r1, r2, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	699b      	ldr	r3, [r3, #24]
 80048d6:	021a      	lsls	r2, r3, #8
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	430a      	orrs	r2, r1
 80048de:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	69d9      	ldr	r1, [r3, #28]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6a1a      	ldr	r2, [r3, #32]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	430a      	orrs	r2, r1
 80048ee:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f042 0201 	orr.w	r2, r2, #1
 80048fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2200      	movs	r2, #0
 8004904:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2220      	movs	r2, #32
 800490a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800491c:	2300      	movs	r3, #0
}
 800491e:	4618      	mov	r0, r3
 8004920:	3708      	adds	r7, #8
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	02008000 	.word	0x02008000

0800492c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800492c:	b480      	push	{r7}
 800492e:	b083      	sub	sp, #12
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800493c:	b2db      	uxtb	r3, r3
 800493e:	2b20      	cmp	r3, #32
 8004940:	d138      	bne.n	80049b4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004948:	2b01      	cmp	r3, #1
 800494a:	d101      	bne.n	8004950 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800494c:	2302      	movs	r3, #2
 800494e:	e032      	b.n	80049b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2224      	movs	r2, #36	; 0x24
 800495c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f022 0201 	bic.w	r2, r2, #1
 800496e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800497e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	6819      	ldr	r1, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	683a      	ldr	r2, [r7, #0]
 800498c:	430a      	orrs	r2, r1
 800498e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f042 0201 	orr.w	r2, r2, #1
 800499e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2220      	movs	r2, #32
 80049a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2200      	movs	r2, #0
 80049ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80049b0:	2300      	movs	r3, #0
 80049b2:	e000      	b.n	80049b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80049b4:	2302      	movs	r3, #2
  }
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	370c      	adds	r7, #12
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr

080049c2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80049c2:	b480      	push	{r7}
 80049c4:	b085      	sub	sp, #20
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	6078      	str	r0, [r7, #4]
 80049ca:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	2b20      	cmp	r3, #32
 80049d6:	d139      	bne.n	8004a4c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d101      	bne.n	80049e6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80049e2:	2302      	movs	r3, #2
 80049e4:	e033      	b.n	8004a4e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2201      	movs	r2, #1
 80049ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2224      	movs	r2, #36	; 0x24
 80049f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f022 0201 	bic.w	r2, r2, #1
 8004a04:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004a14:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	021b      	lsls	r3, r3, #8
 8004a1a:	68fa      	ldr	r2, [r7, #12]
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	68fa      	ldr	r2, [r7, #12]
 8004a26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f042 0201 	orr.w	r2, r2, #1
 8004a36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2220      	movs	r2, #32
 8004a3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	e000      	b.n	8004a4e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004a4c:	2302      	movs	r3, #2
  }
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3714      	adds	r7, #20
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr
	...

08004a5c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a60:	4b05      	ldr	r3, [pc, #20]	; (8004a78 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a04      	ldr	r2, [pc, #16]	; (8004a78 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004a66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a6a:	6013      	str	r3, [r2, #0]
}
 8004a6c:	bf00      	nop
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop
 8004a78:	40007000 	.word	0x40007000

08004a7c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b082      	sub	sp, #8
 8004a80:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004a82:	2300      	movs	r3, #0
 8004a84:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004a86:	4b23      	ldr	r3, [pc, #140]	; (8004b14 <HAL_PWREx_EnableOverDrive+0x98>)
 8004a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a8a:	4a22      	ldr	r2, [pc, #136]	; (8004b14 <HAL_PWREx_EnableOverDrive+0x98>)
 8004a8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a90:	6413      	str	r3, [r2, #64]	; 0x40
 8004a92:	4b20      	ldr	r3, [pc, #128]	; (8004b14 <HAL_PWREx_EnableOverDrive+0x98>)
 8004a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a9a:	603b      	str	r3, [r7, #0]
 8004a9c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004a9e:	4b1e      	ldr	r3, [pc, #120]	; (8004b18 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a1d      	ldr	r2, [pc, #116]	; (8004b18 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004aa4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004aa8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004aaa:	f7fe fc07 	bl	80032bc <HAL_GetTick>
 8004aae:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004ab0:	e009      	b.n	8004ac6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004ab2:	f7fe fc03 	bl	80032bc <HAL_GetTick>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	1ad3      	subs	r3, r2, r3
 8004abc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004ac0:	d901      	bls.n	8004ac6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004ac2:	2303      	movs	r3, #3
 8004ac4:	e022      	b.n	8004b0c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004ac6:	4b14      	ldr	r3, [pc, #80]	; (8004b18 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ace:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ad2:	d1ee      	bne.n	8004ab2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004ad4:	4b10      	ldr	r3, [pc, #64]	; (8004b18 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a0f      	ldr	r2, [pc, #60]	; (8004b18 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004ada:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ade:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ae0:	f7fe fbec 	bl	80032bc <HAL_GetTick>
 8004ae4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004ae6:	e009      	b.n	8004afc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004ae8:	f7fe fbe8 	bl	80032bc <HAL_GetTick>
 8004aec:	4602      	mov	r2, r0
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	1ad3      	subs	r3, r2, r3
 8004af2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004af6:	d901      	bls.n	8004afc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e007      	b.n	8004b0c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004afc:	4b06      	ldr	r3, [pc, #24]	; (8004b18 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b04:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004b08:	d1ee      	bne.n	8004ae8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3708      	adds	r7, #8
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}
 8004b14:	40023800 	.word	0x40023800
 8004b18:	40007000 	.word	0x40007000

08004b1c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b086      	sub	sp, #24
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004b24:	2300      	movs	r3, #0
 8004b26:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d101      	bne.n	8004b32 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e29b      	b.n	800506a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 0301 	and.w	r3, r3, #1
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	f000 8087 	beq.w	8004c4e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b40:	4b96      	ldr	r3, [pc, #600]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	f003 030c 	and.w	r3, r3, #12
 8004b48:	2b04      	cmp	r3, #4
 8004b4a:	d00c      	beq.n	8004b66 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b4c:	4b93      	ldr	r3, [pc, #588]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f003 030c 	and.w	r3, r3, #12
 8004b54:	2b08      	cmp	r3, #8
 8004b56:	d112      	bne.n	8004b7e <HAL_RCC_OscConfig+0x62>
 8004b58:	4b90      	ldr	r3, [pc, #576]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b64:	d10b      	bne.n	8004b7e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b66:	4b8d      	ldr	r3, [pc, #564]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d06c      	beq.n	8004c4c <HAL_RCC_OscConfig+0x130>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d168      	bne.n	8004c4c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e275      	b.n	800506a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b86:	d106      	bne.n	8004b96 <HAL_RCC_OscConfig+0x7a>
 8004b88:	4b84      	ldr	r3, [pc, #528]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a83      	ldr	r2, [pc, #524]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004b8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b92:	6013      	str	r3, [r2, #0]
 8004b94:	e02e      	b.n	8004bf4 <HAL_RCC_OscConfig+0xd8>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d10c      	bne.n	8004bb8 <HAL_RCC_OscConfig+0x9c>
 8004b9e:	4b7f      	ldr	r3, [pc, #508]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a7e      	ldr	r2, [pc, #504]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004ba4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ba8:	6013      	str	r3, [r2, #0]
 8004baa:	4b7c      	ldr	r3, [pc, #496]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a7b      	ldr	r2, [pc, #492]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004bb0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004bb4:	6013      	str	r3, [r2, #0]
 8004bb6:	e01d      	b.n	8004bf4 <HAL_RCC_OscConfig+0xd8>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004bc0:	d10c      	bne.n	8004bdc <HAL_RCC_OscConfig+0xc0>
 8004bc2:	4b76      	ldr	r3, [pc, #472]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a75      	ldr	r2, [pc, #468]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004bc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004bcc:	6013      	str	r3, [r2, #0]
 8004bce:	4b73      	ldr	r3, [pc, #460]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a72      	ldr	r2, [pc, #456]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004bd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bd8:	6013      	str	r3, [r2, #0]
 8004bda:	e00b      	b.n	8004bf4 <HAL_RCC_OscConfig+0xd8>
 8004bdc:	4b6f      	ldr	r3, [pc, #444]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a6e      	ldr	r2, [pc, #440]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004be2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004be6:	6013      	str	r3, [r2, #0]
 8004be8:	4b6c      	ldr	r3, [pc, #432]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a6b      	ldr	r2, [pc, #428]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004bee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004bf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d013      	beq.n	8004c24 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bfc:	f7fe fb5e 	bl	80032bc <HAL_GetTick>
 8004c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c02:	e008      	b.n	8004c16 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c04:	f7fe fb5a 	bl	80032bc <HAL_GetTick>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	2b64      	cmp	r3, #100	; 0x64
 8004c10:	d901      	bls.n	8004c16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e229      	b.n	800506a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c16:	4b61      	ldr	r3, [pc, #388]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d0f0      	beq.n	8004c04 <HAL_RCC_OscConfig+0xe8>
 8004c22:	e014      	b.n	8004c4e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c24:	f7fe fb4a 	bl	80032bc <HAL_GetTick>
 8004c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c2a:	e008      	b.n	8004c3e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c2c:	f7fe fb46 	bl	80032bc <HAL_GetTick>
 8004c30:	4602      	mov	r2, r0
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	2b64      	cmp	r3, #100	; 0x64
 8004c38:	d901      	bls.n	8004c3e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	e215      	b.n	800506a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c3e:	4b57      	ldr	r3, [pc, #348]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d1f0      	bne.n	8004c2c <HAL_RCC_OscConfig+0x110>
 8004c4a:	e000      	b.n	8004c4e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f003 0302 	and.w	r3, r3, #2
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d069      	beq.n	8004d2e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c5a:	4b50      	ldr	r3, [pc, #320]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	f003 030c 	and.w	r3, r3, #12
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00b      	beq.n	8004c7e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c66:	4b4d      	ldr	r3, [pc, #308]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	f003 030c 	and.w	r3, r3, #12
 8004c6e:	2b08      	cmp	r3, #8
 8004c70:	d11c      	bne.n	8004cac <HAL_RCC_OscConfig+0x190>
 8004c72:	4b4a      	ldr	r3, [pc, #296]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d116      	bne.n	8004cac <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c7e:	4b47      	ldr	r3, [pc, #284]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 0302 	and.w	r3, r3, #2
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d005      	beq.n	8004c96 <HAL_RCC_OscConfig+0x17a>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	d001      	beq.n	8004c96 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e1e9      	b.n	800506a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c96:	4b41      	ldr	r3, [pc, #260]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	691b      	ldr	r3, [r3, #16]
 8004ca2:	00db      	lsls	r3, r3, #3
 8004ca4:	493d      	ldr	r1, [pc, #244]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004caa:	e040      	b.n	8004d2e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d023      	beq.n	8004cfc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004cb4:	4b39      	ldr	r3, [pc, #228]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a38      	ldr	r2, [pc, #224]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004cba:	f043 0301 	orr.w	r3, r3, #1
 8004cbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cc0:	f7fe fafc 	bl	80032bc <HAL_GetTick>
 8004cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cc6:	e008      	b.n	8004cda <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cc8:	f7fe faf8 	bl	80032bc <HAL_GetTick>
 8004ccc:	4602      	mov	r2, r0
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	1ad3      	subs	r3, r2, r3
 8004cd2:	2b02      	cmp	r3, #2
 8004cd4:	d901      	bls.n	8004cda <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004cd6:	2303      	movs	r3, #3
 8004cd8:	e1c7      	b.n	800506a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cda:	4b30      	ldr	r3, [pc, #192]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0302 	and.w	r3, r3, #2
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d0f0      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ce6:	4b2d      	ldr	r3, [pc, #180]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	691b      	ldr	r3, [r3, #16]
 8004cf2:	00db      	lsls	r3, r3, #3
 8004cf4:	4929      	ldr	r1, [pc, #164]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	600b      	str	r3, [r1, #0]
 8004cfa:	e018      	b.n	8004d2e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004cfc:	4b27      	ldr	r3, [pc, #156]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a26      	ldr	r2, [pc, #152]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004d02:	f023 0301 	bic.w	r3, r3, #1
 8004d06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d08:	f7fe fad8 	bl	80032bc <HAL_GetTick>
 8004d0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d0e:	e008      	b.n	8004d22 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d10:	f7fe fad4 	bl	80032bc <HAL_GetTick>
 8004d14:	4602      	mov	r2, r0
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d901      	bls.n	8004d22 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	e1a3      	b.n	800506a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d22:	4b1e      	ldr	r3, [pc, #120]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 0302 	and.w	r3, r3, #2
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d1f0      	bne.n	8004d10 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 0308 	and.w	r3, r3, #8
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d038      	beq.n	8004dac <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d019      	beq.n	8004d76 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d42:	4b16      	ldr	r3, [pc, #88]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004d44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d46:	4a15      	ldr	r2, [pc, #84]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004d48:	f043 0301 	orr.w	r3, r3, #1
 8004d4c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d4e:	f7fe fab5 	bl	80032bc <HAL_GetTick>
 8004d52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d54:	e008      	b.n	8004d68 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d56:	f7fe fab1 	bl	80032bc <HAL_GetTick>
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	1ad3      	subs	r3, r2, r3
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d901      	bls.n	8004d68 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004d64:	2303      	movs	r3, #3
 8004d66:	e180      	b.n	800506a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d68:	4b0c      	ldr	r3, [pc, #48]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004d6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d6c:	f003 0302 	and.w	r3, r3, #2
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d0f0      	beq.n	8004d56 <HAL_RCC_OscConfig+0x23a>
 8004d74:	e01a      	b.n	8004dac <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d76:	4b09      	ldr	r3, [pc, #36]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004d78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d7a:	4a08      	ldr	r2, [pc, #32]	; (8004d9c <HAL_RCC_OscConfig+0x280>)
 8004d7c:	f023 0301 	bic.w	r3, r3, #1
 8004d80:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d82:	f7fe fa9b 	bl	80032bc <HAL_GetTick>
 8004d86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d88:	e00a      	b.n	8004da0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d8a:	f7fe fa97 	bl	80032bc <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d903      	bls.n	8004da0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e166      	b.n	800506a <HAL_RCC_OscConfig+0x54e>
 8004d9c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004da0:	4b92      	ldr	r3, [pc, #584]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004da2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004da4:	f003 0302 	and.w	r3, r3, #2
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d1ee      	bne.n	8004d8a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0304 	and.w	r3, r3, #4
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	f000 80a4 	beq.w	8004f02 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004dba:	4b8c      	ldr	r3, [pc, #560]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d10d      	bne.n	8004de2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dc6:	4b89      	ldr	r3, [pc, #548]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dca:	4a88      	ldr	r2, [pc, #544]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004dcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004dd0:	6413      	str	r3, [r2, #64]	; 0x40
 8004dd2:	4b86      	ldr	r3, [pc, #536]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dda:	60bb      	str	r3, [r7, #8]
 8004ddc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004dde:	2301      	movs	r3, #1
 8004de0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004de2:	4b83      	ldr	r3, [pc, #524]	; (8004ff0 <HAL_RCC_OscConfig+0x4d4>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d118      	bne.n	8004e20 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004dee:	4b80      	ldr	r3, [pc, #512]	; (8004ff0 <HAL_RCC_OscConfig+0x4d4>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a7f      	ldr	r2, [pc, #508]	; (8004ff0 <HAL_RCC_OscConfig+0x4d4>)
 8004df4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004df8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004dfa:	f7fe fa5f 	bl	80032bc <HAL_GetTick>
 8004dfe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e00:	e008      	b.n	8004e14 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e02:	f7fe fa5b 	bl	80032bc <HAL_GetTick>
 8004e06:	4602      	mov	r2, r0
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	2b64      	cmp	r3, #100	; 0x64
 8004e0e:	d901      	bls.n	8004e14 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004e10:	2303      	movs	r3, #3
 8004e12:	e12a      	b.n	800506a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e14:	4b76      	ldr	r3, [pc, #472]	; (8004ff0 <HAL_RCC_OscConfig+0x4d4>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d0f0      	beq.n	8004e02 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d106      	bne.n	8004e36 <HAL_RCC_OscConfig+0x31a>
 8004e28:	4b70      	ldr	r3, [pc, #448]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004e2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e2c:	4a6f      	ldr	r2, [pc, #444]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004e2e:	f043 0301 	orr.w	r3, r3, #1
 8004e32:	6713      	str	r3, [r2, #112]	; 0x70
 8004e34:	e02d      	b.n	8004e92 <HAL_RCC_OscConfig+0x376>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d10c      	bne.n	8004e58 <HAL_RCC_OscConfig+0x33c>
 8004e3e:	4b6b      	ldr	r3, [pc, #428]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004e40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e42:	4a6a      	ldr	r2, [pc, #424]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004e44:	f023 0301 	bic.w	r3, r3, #1
 8004e48:	6713      	str	r3, [r2, #112]	; 0x70
 8004e4a:	4b68      	ldr	r3, [pc, #416]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004e4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e4e:	4a67      	ldr	r2, [pc, #412]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004e50:	f023 0304 	bic.w	r3, r3, #4
 8004e54:	6713      	str	r3, [r2, #112]	; 0x70
 8004e56:	e01c      	b.n	8004e92 <HAL_RCC_OscConfig+0x376>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	2b05      	cmp	r3, #5
 8004e5e:	d10c      	bne.n	8004e7a <HAL_RCC_OscConfig+0x35e>
 8004e60:	4b62      	ldr	r3, [pc, #392]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004e62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e64:	4a61      	ldr	r2, [pc, #388]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004e66:	f043 0304 	orr.w	r3, r3, #4
 8004e6a:	6713      	str	r3, [r2, #112]	; 0x70
 8004e6c:	4b5f      	ldr	r3, [pc, #380]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004e6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e70:	4a5e      	ldr	r2, [pc, #376]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004e72:	f043 0301 	orr.w	r3, r3, #1
 8004e76:	6713      	str	r3, [r2, #112]	; 0x70
 8004e78:	e00b      	b.n	8004e92 <HAL_RCC_OscConfig+0x376>
 8004e7a:	4b5c      	ldr	r3, [pc, #368]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004e7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e7e:	4a5b      	ldr	r2, [pc, #364]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004e80:	f023 0301 	bic.w	r3, r3, #1
 8004e84:	6713      	str	r3, [r2, #112]	; 0x70
 8004e86:	4b59      	ldr	r3, [pc, #356]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004e88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e8a:	4a58      	ldr	r2, [pc, #352]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004e8c:	f023 0304 	bic.w	r3, r3, #4
 8004e90:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d015      	beq.n	8004ec6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e9a:	f7fe fa0f 	bl	80032bc <HAL_GetTick>
 8004e9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ea0:	e00a      	b.n	8004eb8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ea2:	f7fe fa0b 	bl	80032bc <HAL_GetTick>
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	1ad3      	subs	r3, r2, r3
 8004eac:	f241 3288 	movw	r2, #5000	; 0x1388
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d901      	bls.n	8004eb8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004eb4:	2303      	movs	r3, #3
 8004eb6:	e0d8      	b.n	800506a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eb8:	4b4c      	ldr	r3, [pc, #304]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004eba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ebc:	f003 0302 	and.w	r3, r3, #2
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d0ee      	beq.n	8004ea2 <HAL_RCC_OscConfig+0x386>
 8004ec4:	e014      	b.n	8004ef0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ec6:	f7fe f9f9 	bl	80032bc <HAL_GetTick>
 8004eca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ecc:	e00a      	b.n	8004ee4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ece:	f7fe f9f5 	bl	80032bc <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d901      	bls.n	8004ee4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004ee0:	2303      	movs	r3, #3
 8004ee2:	e0c2      	b.n	800506a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ee4:	4b41      	ldr	r3, [pc, #260]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004ee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ee8:	f003 0302 	and.w	r3, r3, #2
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d1ee      	bne.n	8004ece <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004ef0:	7dfb      	ldrb	r3, [r7, #23]
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d105      	bne.n	8004f02 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ef6:	4b3d      	ldr	r3, [pc, #244]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efa:	4a3c      	ldr	r2, [pc, #240]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004efc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f00:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	f000 80ae 	beq.w	8005068 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f0c:	4b37      	ldr	r3, [pc, #220]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	f003 030c 	and.w	r3, r3, #12
 8004f14:	2b08      	cmp	r3, #8
 8004f16:	d06d      	beq.n	8004ff4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	699b      	ldr	r3, [r3, #24]
 8004f1c:	2b02      	cmp	r3, #2
 8004f1e:	d14b      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f20:	4b32      	ldr	r3, [pc, #200]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a31      	ldr	r2, [pc, #196]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004f26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f2c:	f7fe f9c6 	bl	80032bc <HAL_GetTick>
 8004f30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f32:	e008      	b.n	8004f46 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f34:	f7fe f9c2 	bl	80032bc <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	d901      	bls.n	8004f46 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004f42:	2303      	movs	r3, #3
 8004f44:	e091      	b.n	800506a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f46:	4b29      	ldr	r3, [pc, #164]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d1f0      	bne.n	8004f34 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	69da      	ldr	r2, [r3, #28]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6a1b      	ldr	r3, [r3, #32]
 8004f5a:	431a      	orrs	r2, r3
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f60:	019b      	lsls	r3, r3, #6
 8004f62:	431a      	orrs	r2, r3
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f68:	085b      	lsrs	r3, r3, #1
 8004f6a:	3b01      	subs	r3, #1
 8004f6c:	041b      	lsls	r3, r3, #16
 8004f6e:	431a      	orrs	r2, r3
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f74:	061b      	lsls	r3, r3, #24
 8004f76:	431a      	orrs	r2, r3
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f7c:	071b      	lsls	r3, r3, #28
 8004f7e:	491b      	ldr	r1, [pc, #108]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004f80:	4313      	orrs	r3, r2
 8004f82:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f84:	4b19      	ldr	r3, [pc, #100]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a18      	ldr	r2, [pc, #96]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004f8a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f90:	f7fe f994 	bl	80032bc <HAL_GetTick>
 8004f94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f96:	e008      	b.n	8004faa <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f98:	f7fe f990 	bl	80032bc <HAL_GetTick>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	2b02      	cmp	r3, #2
 8004fa4:	d901      	bls.n	8004faa <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004fa6:	2303      	movs	r3, #3
 8004fa8:	e05f      	b.n	800506a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004faa:	4b10      	ldr	r3, [pc, #64]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d0f0      	beq.n	8004f98 <HAL_RCC_OscConfig+0x47c>
 8004fb6:	e057      	b.n	8005068 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fb8:	4b0c      	ldr	r3, [pc, #48]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a0b      	ldr	r2, [pc, #44]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004fbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004fc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fc4:	f7fe f97a 	bl	80032bc <HAL_GetTick>
 8004fc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fca:	e008      	b.n	8004fde <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fcc:	f7fe f976 	bl	80032bc <HAL_GetTick>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	d901      	bls.n	8004fde <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e045      	b.n	800506a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fde:	4b03      	ldr	r3, [pc, #12]	; (8004fec <HAL_RCC_OscConfig+0x4d0>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d1f0      	bne.n	8004fcc <HAL_RCC_OscConfig+0x4b0>
 8004fea:	e03d      	b.n	8005068 <HAL_RCC_OscConfig+0x54c>
 8004fec:	40023800 	.word	0x40023800
 8004ff0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004ff4:	4b1f      	ldr	r3, [pc, #124]	; (8005074 <HAL_RCC_OscConfig+0x558>)
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	699b      	ldr	r3, [r3, #24]
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d030      	beq.n	8005064 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800500c:	429a      	cmp	r2, r3
 800500e:	d129      	bne.n	8005064 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800501a:	429a      	cmp	r2, r3
 800501c:	d122      	bne.n	8005064 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800501e:	68fa      	ldr	r2, [r7, #12]
 8005020:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005024:	4013      	ands	r3, r2
 8005026:	687a      	ldr	r2, [r7, #4]
 8005028:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800502a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800502c:	4293      	cmp	r3, r2
 800502e:	d119      	bne.n	8005064 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800503a:	085b      	lsrs	r3, r3, #1
 800503c:	3b01      	subs	r3, #1
 800503e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005040:	429a      	cmp	r2, r3
 8005042:	d10f      	bne.n	8005064 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800504e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005050:	429a      	cmp	r2, r3
 8005052:	d107      	bne.n	8005064 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800505e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005060:	429a      	cmp	r2, r3
 8005062:	d001      	beq.n	8005068 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e000      	b.n	800506a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005068:	2300      	movs	r3, #0
}
 800506a:	4618      	mov	r0, r3
 800506c:	3718      	adds	r7, #24
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop
 8005074:	40023800 	.word	0x40023800

08005078 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b084      	sub	sp, #16
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
 8005080:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005082:	2300      	movs	r3, #0
 8005084:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d101      	bne.n	8005090 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	e0d0      	b.n	8005232 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005090:	4b6a      	ldr	r3, [pc, #424]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 030f 	and.w	r3, r3, #15
 8005098:	683a      	ldr	r2, [r7, #0]
 800509a:	429a      	cmp	r2, r3
 800509c:	d910      	bls.n	80050c0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800509e:	4b67      	ldr	r3, [pc, #412]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f023 020f 	bic.w	r2, r3, #15
 80050a6:	4965      	ldr	r1, [pc, #404]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050ae:	4b63      	ldr	r3, [pc, #396]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 030f 	and.w	r3, r3, #15
 80050b6:	683a      	ldr	r2, [r7, #0]
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d001      	beq.n	80050c0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	e0b8      	b.n	8005232 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 0302 	and.w	r3, r3, #2
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d020      	beq.n	800510e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0304 	and.w	r3, r3, #4
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d005      	beq.n	80050e4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80050d8:	4b59      	ldr	r3, [pc, #356]	; (8005240 <HAL_RCC_ClockConfig+0x1c8>)
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	4a58      	ldr	r2, [pc, #352]	; (8005240 <HAL_RCC_ClockConfig+0x1c8>)
 80050de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80050e2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0308 	and.w	r3, r3, #8
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d005      	beq.n	80050fc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80050f0:	4b53      	ldr	r3, [pc, #332]	; (8005240 <HAL_RCC_ClockConfig+0x1c8>)
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	4a52      	ldr	r2, [pc, #328]	; (8005240 <HAL_RCC_ClockConfig+0x1c8>)
 80050f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80050fa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050fc:	4b50      	ldr	r3, [pc, #320]	; (8005240 <HAL_RCC_ClockConfig+0x1c8>)
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	494d      	ldr	r1, [pc, #308]	; (8005240 <HAL_RCC_ClockConfig+0x1c8>)
 800510a:	4313      	orrs	r3, r2
 800510c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0301 	and.w	r3, r3, #1
 8005116:	2b00      	cmp	r3, #0
 8005118:	d040      	beq.n	800519c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	2b01      	cmp	r3, #1
 8005120:	d107      	bne.n	8005132 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005122:	4b47      	ldr	r3, [pc, #284]	; (8005240 <HAL_RCC_ClockConfig+0x1c8>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800512a:	2b00      	cmp	r3, #0
 800512c:	d115      	bne.n	800515a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e07f      	b.n	8005232 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	2b02      	cmp	r3, #2
 8005138:	d107      	bne.n	800514a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800513a:	4b41      	ldr	r3, [pc, #260]	; (8005240 <HAL_RCC_ClockConfig+0x1c8>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005142:	2b00      	cmp	r3, #0
 8005144:	d109      	bne.n	800515a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e073      	b.n	8005232 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800514a:	4b3d      	ldr	r3, [pc, #244]	; (8005240 <HAL_RCC_ClockConfig+0x1c8>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d101      	bne.n	800515a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e06b      	b.n	8005232 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800515a:	4b39      	ldr	r3, [pc, #228]	; (8005240 <HAL_RCC_ClockConfig+0x1c8>)
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f023 0203 	bic.w	r2, r3, #3
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	4936      	ldr	r1, [pc, #216]	; (8005240 <HAL_RCC_ClockConfig+0x1c8>)
 8005168:	4313      	orrs	r3, r2
 800516a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800516c:	f7fe f8a6 	bl	80032bc <HAL_GetTick>
 8005170:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005172:	e00a      	b.n	800518a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005174:	f7fe f8a2 	bl	80032bc <HAL_GetTick>
 8005178:	4602      	mov	r2, r0
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005182:	4293      	cmp	r3, r2
 8005184:	d901      	bls.n	800518a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	e053      	b.n	8005232 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800518a:	4b2d      	ldr	r3, [pc, #180]	; (8005240 <HAL_RCC_ClockConfig+0x1c8>)
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f003 020c 	and.w	r2, r3, #12
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	009b      	lsls	r3, r3, #2
 8005198:	429a      	cmp	r2, r3
 800519a:	d1eb      	bne.n	8005174 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800519c:	4b27      	ldr	r3, [pc, #156]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f003 030f 	and.w	r3, r3, #15
 80051a4:	683a      	ldr	r2, [r7, #0]
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d210      	bcs.n	80051cc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051aa:	4b24      	ldr	r3, [pc, #144]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f023 020f 	bic.w	r2, r3, #15
 80051b2:	4922      	ldr	r1, [pc, #136]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	4313      	orrs	r3, r2
 80051b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051ba:	4b20      	ldr	r3, [pc, #128]	; (800523c <HAL_RCC_ClockConfig+0x1c4>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 030f 	and.w	r3, r3, #15
 80051c2:	683a      	ldr	r2, [r7, #0]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d001      	beq.n	80051cc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e032      	b.n	8005232 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 0304 	and.w	r3, r3, #4
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d008      	beq.n	80051ea <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051d8:	4b19      	ldr	r3, [pc, #100]	; (8005240 <HAL_RCC_ClockConfig+0x1c8>)
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	4916      	ldr	r1, [pc, #88]	; (8005240 <HAL_RCC_ClockConfig+0x1c8>)
 80051e6:	4313      	orrs	r3, r2
 80051e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0308 	and.w	r3, r3, #8
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d009      	beq.n	800520a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80051f6:	4b12      	ldr	r3, [pc, #72]	; (8005240 <HAL_RCC_ClockConfig+0x1c8>)
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	00db      	lsls	r3, r3, #3
 8005204:	490e      	ldr	r1, [pc, #56]	; (8005240 <HAL_RCC_ClockConfig+0x1c8>)
 8005206:	4313      	orrs	r3, r2
 8005208:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800520a:	f000 f821 	bl	8005250 <HAL_RCC_GetSysClockFreq>
 800520e:	4601      	mov	r1, r0
 8005210:	4b0b      	ldr	r3, [pc, #44]	; (8005240 <HAL_RCC_ClockConfig+0x1c8>)
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	091b      	lsrs	r3, r3, #4
 8005216:	f003 030f 	and.w	r3, r3, #15
 800521a:	4a0a      	ldr	r2, [pc, #40]	; (8005244 <HAL_RCC_ClockConfig+0x1cc>)
 800521c:	5cd3      	ldrb	r3, [r2, r3]
 800521e:	fa21 f303 	lsr.w	r3, r1, r3
 8005222:	4a09      	ldr	r2, [pc, #36]	; (8005248 <HAL_RCC_ClockConfig+0x1d0>)
 8005224:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005226:	4b09      	ldr	r3, [pc, #36]	; (800524c <HAL_RCC_ClockConfig+0x1d4>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4618      	mov	r0, r3
 800522c:	f7fe f802 	bl	8003234 <HAL_InitTick>

  return HAL_OK;
 8005230:	2300      	movs	r3, #0
}
 8005232:	4618      	mov	r0, r3
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	40023c00 	.word	0x40023c00
 8005240:	40023800 	.word	0x40023800
 8005244:	0800a174 	.word	0x0800a174
 8005248:	20000008 	.word	0x20000008
 800524c:	2000000c 	.word	0x2000000c

08005250 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005252:	b085      	sub	sp, #20
 8005254:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005256:	2300      	movs	r3, #0
 8005258:	607b      	str	r3, [r7, #4]
 800525a:	2300      	movs	r3, #0
 800525c:	60fb      	str	r3, [r7, #12]
 800525e:	2300      	movs	r3, #0
 8005260:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8005262:	2300      	movs	r3, #0
 8005264:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005266:	4b50      	ldr	r3, [pc, #320]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x158>)
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	f003 030c 	and.w	r3, r3, #12
 800526e:	2b04      	cmp	r3, #4
 8005270:	d007      	beq.n	8005282 <HAL_RCC_GetSysClockFreq+0x32>
 8005272:	2b08      	cmp	r3, #8
 8005274:	d008      	beq.n	8005288 <HAL_RCC_GetSysClockFreq+0x38>
 8005276:	2b00      	cmp	r3, #0
 8005278:	f040 808d 	bne.w	8005396 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800527c:	4b4b      	ldr	r3, [pc, #300]	; (80053ac <HAL_RCC_GetSysClockFreq+0x15c>)
 800527e:	60bb      	str	r3, [r7, #8]
      break;
 8005280:	e08c      	b.n	800539c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005282:	4b4b      	ldr	r3, [pc, #300]	; (80053b0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005284:	60bb      	str	r3, [r7, #8]
      break;
 8005286:	e089      	b.n	800539c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005288:	4b47      	ldr	r3, [pc, #284]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x158>)
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005290:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005292:	4b45      	ldr	r3, [pc, #276]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x158>)
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800529a:	2b00      	cmp	r3, #0
 800529c:	d023      	beq.n	80052e6 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800529e:	4b42      	ldr	r3, [pc, #264]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x158>)
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	099b      	lsrs	r3, r3, #6
 80052a4:	f04f 0400 	mov.w	r4, #0
 80052a8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80052ac:	f04f 0200 	mov.w	r2, #0
 80052b0:	ea03 0501 	and.w	r5, r3, r1
 80052b4:	ea04 0602 	and.w	r6, r4, r2
 80052b8:	4a3d      	ldr	r2, [pc, #244]	; (80053b0 <HAL_RCC_GetSysClockFreq+0x160>)
 80052ba:	fb02 f106 	mul.w	r1, r2, r6
 80052be:	2200      	movs	r2, #0
 80052c0:	fb02 f205 	mul.w	r2, r2, r5
 80052c4:	440a      	add	r2, r1
 80052c6:	493a      	ldr	r1, [pc, #232]	; (80053b0 <HAL_RCC_GetSysClockFreq+0x160>)
 80052c8:	fba5 0101 	umull	r0, r1, r5, r1
 80052cc:	1853      	adds	r3, r2, r1
 80052ce:	4619      	mov	r1, r3
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	f04f 0400 	mov.w	r4, #0
 80052d6:	461a      	mov	r2, r3
 80052d8:	4623      	mov	r3, r4
 80052da:	f7fb f819 	bl	8000310 <__aeabi_uldivmod>
 80052de:	4603      	mov	r3, r0
 80052e0:	460c      	mov	r4, r1
 80052e2:	60fb      	str	r3, [r7, #12]
 80052e4:	e049      	b.n	800537a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052e6:	4b30      	ldr	r3, [pc, #192]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x158>)
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	099b      	lsrs	r3, r3, #6
 80052ec:	f04f 0400 	mov.w	r4, #0
 80052f0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80052f4:	f04f 0200 	mov.w	r2, #0
 80052f8:	ea03 0501 	and.w	r5, r3, r1
 80052fc:	ea04 0602 	and.w	r6, r4, r2
 8005300:	4629      	mov	r1, r5
 8005302:	4632      	mov	r2, r6
 8005304:	f04f 0300 	mov.w	r3, #0
 8005308:	f04f 0400 	mov.w	r4, #0
 800530c:	0154      	lsls	r4, r2, #5
 800530e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005312:	014b      	lsls	r3, r1, #5
 8005314:	4619      	mov	r1, r3
 8005316:	4622      	mov	r2, r4
 8005318:	1b49      	subs	r1, r1, r5
 800531a:	eb62 0206 	sbc.w	r2, r2, r6
 800531e:	f04f 0300 	mov.w	r3, #0
 8005322:	f04f 0400 	mov.w	r4, #0
 8005326:	0194      	lsls	r4, r2, #6
 8005328:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800532c:	018b      	lsls	r3, r1, #6
 800532e:	1a5b      	subs	r3, r3, r1
 8005330:	eb64 0402 	sbc.w	r4, r4, r2
 8005334:	f04f 0100 	mov.w	r1, #0
 8005338:	f04f 0200 	mov.w	r2, #0
 800533c:	00e2      	lsls	r2, r4, #3
 800533e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005342:	00d9      	lsls	r1, r3, #3
 8005344:	460b      	mov	r3, r1
 8005346:	4614      	mov	r4, r2
 8005348:	195b      	adds	r3, r3, r5
 800534a:	eb44 0406 	adc.w	r4, r4, r6
 800534e:	f04f 0100 	mov.w	r1, #0
 8005352:	f04f 0200 	mov.w	r2, #0
 8005356:	02a2      	lsls	r2, r4, #10
 8005358:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800535c:	0299      	lsls	r1, r3, #10
 800535e:	460b      	mov	r3, r1
 8005360:	4614      	mov	r4, r2
 8005362:	4618      	mov	r0, r3
 8005364:	4621      	mov	r1, r4
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	f04f 0400 	mov.w	r4, #0
 800536c:	461a      	mov	r2, r3
 800536e:	4623      	mov	r3, r4
 8005370:	f7fa ffce 	bl	8000310 <__aeabi_uldivmod>
 8005374:	4603      	mov	r3, r0
 8005376:	460c      	mov	r4, r1
 8005378:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800537a:	4b0b      	ldr	r3, [pc, #44]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x158>)
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	0c1b      	lsrs	r3, r3, #16
 8005380:	f003 0303 	and.w	r3, r3, #3
 8005384:	3301      	adds	r3, #1
 8005386:	005b      	lsls	r3, r3, #1
 8005388:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800538a:	68fa      	ldr	r2, [r7, #12]
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005392:	60bb      	str	r3, [r7, #8]
      break;
 8005394:	e002      	b.n	800539c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005396:	4b05      	ldr	r3, [pc, #20]	; (80053ac <HAL_RCC_GetSysClockFreq+0x15c>)
 8005398:	60bb      	str	r3, [r7, #8]
      break;
 800539a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800539c:	68bb      	ldr	r3, [r7, #8]
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3714      	adds	r7, #20
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053a6:	bf00      	nop
 80053a8:	40023800 	.word	0x40023800
 80053ac:	00f42400 	.word	0x00f42400
 80053b0:	00989680 	.word	0x00989680

080053b4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053b4:	b480      	push	{r7}
 80053b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053b8:	4b03      	ldr	r3, [pc, #12]	; (80053c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80053ba:	681b      	ldr	r3, [r3, #0]
}
 80053bc:	4618      	mov	r0, r3
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr
 80053c6:	bf00      	nop
 80053c8:	20000008 	.word	0x20000008

080053cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80053d0:	f7ff fff0 	bl	80053b4 <HAL_RCC_GetHCLKFreq>
 80053d4:	4601      	mov	r1, r0
 80053d6:	4b05      	ldr	r3, [pc, #20]	; (80053ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	0a9b      	lsrs	r3, r3, #10
 80053dc:	f003 0307 	and.w	r3, r3, #7
 80053e0:	4a03      	ldr	r2, [pc, #12]	; (80053f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80053e2:	5cd3      	ldrb	r3, [r2, r3]
 80053e4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	bd80      	pop	{r7, pc}
 80053ec:	40023800 	.word	0x40023800
 80053f0:	0800a184 	.word	0x0800a184

080053f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80053f8:	f7ff ffdc 	bl	80053b4 <HAL_RCC_GetHCLKFreq>
 80053fc:	4601      	mov	r1, r0
 80053fe:	4b05      	ldr	r3, [pc, #20]	; (8005414 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	0b5b      	lsrs	r3, r3, #13
 8005404:	f003 0307 	and.w	r3, r3, #7
 8005408:	4a03      	ldr	r2, [pc, #12]	; (8005418 <HAL_RCC_GetPCLK2Freq+0x24>)
 800540a:	5cd3      	ldrb	r3, [r2, r3]
 800540c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005410:	4618      	mov	r0, r3
 8005412:	bd80      	pop	{r7, pc}
 8005414:	40023800 	.word	0x40023800
 8005418:	0800a184 	.word	0x0800a184

0800541c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b088      	sub	sp, #32
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005424:	2300      	movs	r3, #0
 8005426:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005428:	2300      	movs	r3, #0
 800542a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800542c:	2300      	movs	r3, #0
 800542e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005430:	2300      	movs	r3, #0
 8005432:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005434:	2300      	movs	r3, #0
 8005436:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	2b00      	cmp	r3, #0
 8005442:	d012      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005444:	4b69      	ldr	r3, [pc, #420]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	4a68      	ldr	r2, [pc, #416]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800544a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800544e:	6093      	str	r3, [r2, #8]
 8005450:	4b66      	ldr	r3, [pc, #408]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005452:	689a      	ldr	r2, [r3, #8]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005458:	4964      	ldr	r1, [pc, #400]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800545a:	4313      	orrs	r3, r2
 800545c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005462:	2b00      	cmp	r3, #0
 8005464:	d101      	bne.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005466:	2301      	movs	r3, #1
 8005468:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005472:	2b00      	cmp	r3, #0
 8005474:	d017      	beq.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005476:	4b5d      	ldr	r3, [pc, #372]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005478:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800547c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005484:	4959      	ldr	r1, [pc, #356]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005486:	4313      	orrs	r3, r2
 8005488:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005490:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005494:	d101      	bne.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005496:	2301      	movs	r3, #1
 8005498:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d101      	bne.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80054a2:	2301      	movs	r3, #1
 80054a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d017      	beq.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80054b2:	4b4e      	ldr	r3, [pc, #312]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054b8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c0:	494a      	ldr	r1, [pc, #296]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80054d0:	d101      	bne.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80054d2:	2301      	movs	r3, #1
 80054d4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d101      	bne.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80054de:	2301      	movs	r3, #1
 80054e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d001      	beq.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80054ee:	2301      	movs	r3, #1
 80054f0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 0320 	and.w	r3, r3, #32
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	f000 808b 	beq.w	8005616 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005500:	4b3a      	ldr	r3, [pc, #232]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005504:	4a39      	ldr	r2, [pc, #228]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005506:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800550a:	6413      	str	r3, [r2, #64]	; 0x40
 800550c:	4b37      	ldr	r3, [pc, #220]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800550e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005510:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005514:	60bb      	str	r3, [r7, #8]
 8005516:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005518:	4b35      	ldr	r3, [pc, #212]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a34      	ldr	r2, [pc, #208]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800551e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005522:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005524:	f7fd feca 	bl	80032bc <HAL_GetTick>
 8005528:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800552a:	e008      	b.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800552c:	f7fd fec6 	bl	80032bc <HAL_GetTick>
 8005530:	4602      	mov	r2, r0
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	2b64      	cmp	r3, #100	; 0x64
 8005538:	d901      	bls.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800553a:	2303      	movs	r3, #3
 800553c:	e38d      	b.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800553e:	4b2c      	ldr	r3, [pc, #176]	; (80055f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005546:	2b00      	cmp	r3, #0
 8005548:	d0f0      	beq.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800554a:	4b28      	ldr	r3, [pc, #160]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800554c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800554e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005552:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d035      	beq.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800555e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005562:	693a      	ldr	r2, [r7, #16]
 8005564:	429a      	cmp	r2, r3
 8005566:	d02e      	beq.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005568:	4b20      	ldr	r3, [pc, #128]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800556a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800556c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005570:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005572:	4b1e      	ldr	r3, [pc, #120]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005576:	4a1d      	ldr	r2, [pc, #116]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005578:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800557c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800557e:	4b1b      	ldr	r3, [pc, #108]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005580:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005582:	4a1a      	ldr	r2, [pc, #104]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005584:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005588:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800558a:	4a18      	ldr	r2, [pc, #96]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005590:	4b16      	ldr	r3, [pc, #88]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005592:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005594:	f003 0301 	and.w	r3, r3, #1
 8005598:	2b01      	cmp	r3, #1
 800559a:	d114      	bne.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800559c:	f7fd fe8e 	bl	80032bc <HAL_GetTick>
 80055a0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055a2:	e00a      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055a4:	f7fd fe8a 	bl	80032bc <HAL_GetTick>
 80055a8:	4602      	mov	r2, r0
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	1ad3      	subs	r3, r2, r3
 80055ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d901      	bls.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80055b6:	2303      	movs	r3, #3
 80055b8:	e34f      	b.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055ba:	4b0c      	ldr	r3, [pc, #48]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055be:	f003 0302 	and.w	r3, r3, #2
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d0ee      	beq.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80055d2:	d111      	bne.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80055d4:	4b05      	ldr	r3, [pc, #20]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80055e0:	4b04      	ldr	r3, [pc, #16]	; (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80055e2:	400b      	ands	r3, r1
 80055e4:	4901      	ldr	r1, [pc, #4]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055e6:	4313      	orrs	r3, r2
 80055e8:	608b      	str	r3, [r1, #8]
 80055ea:	e00b      	b.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80055ec:	40023800 	.word	0x40023800
 80055f0:	40007000 	.word	0x40007000
 80055f4:	0ffffcff 	.word	0x0ffffcff
 80055f8:	4bb3      	ldr	r3, [pc, #716]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	4ab2      	ldr	r2, [pc, #712]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055fe:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005602:	6093      	str	r3, [r2, #8]
 8005604:	4bb0      	ldr	r3, [pc, #704]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005606:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800560c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005610:	49ad      	ldr	r1, [pc, #692]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005612:	4313      	orrs	r3, r2
 8005614:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 0310 	and.w	r3, r3, #16
 800561e:	2b00      	cmp	r3, #0
 8005620:	d010      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005622:	4ba9      	ldr	r3, [pc, #676]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005624:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005628:	4aa7      	ldr	r2, [pc, #668]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800562a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800562e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005632:	4ba5      	ldr	r3, [pc, #660]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005634:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800563c:	49a2      	ldr	r1, [pc, #648]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800563e:	4313      	orrs	r3, r2
 8005640:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800564c:	2b00      	cmp	r3, #0
 800564e:	d00a      	beq.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005650:	4b9d      	ldr	r3, [pc, #628]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005656:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800565e:	499a      	ldr	r1, [pc, #616]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005660:	4313      	orrs	r3, r2
 8005662:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800566e:	2b00      	cmp	r3, #0
 8005670:	d00a      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005672:	4b95      	ldr	r3, [pc, #596]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005674:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005678:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005680:	4991      	ldr	r1, [pc, #580]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005682:	4313      	orrs	r3, r2
 8005684:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d00a      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005694:	4b8c      	ldr	r3, [pc, #560]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005696:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800569a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056a2:	4989      	ldr	r1, [pc, #548]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056a4:	4313      	orrs	r3, r2
 80056a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d00a      	beq.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80056b6:	4b84      	ldr	r3, [pc, #528]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056bc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056c4:	4980      	ldr	r1, [pc, #512]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056c6:	4313      	orrs	r3, r2
 80056c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d00a      	beq.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80056d8:	4b7b      	ldr	r3, [pc, #492]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056de:	f023 0203 	bic.w	r2, r3, #3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056e6:	4978      	ldr	r1, [pc, #480]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056e8:	4313      	orrs	r3, r2
 80056ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d00a      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80056fa:	4b73      	ldr	r3, [pc, #460]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005700:	f023 020c 	bic.w	r2, r3, #12
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005708:	496f      	ldr	r1, [pc, #444]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800570a:	4313      	orrs	r3, r2
 800570c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005718:	2b00      	cmp	r3, #0
 800571a:	d00a      	beq.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800571c:	4b6a      	ldr	r3, [pc, #424]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800571e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005722:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800572a:	4967      	ldr	r1, [pc, #412]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800572c:	4313      	orrs	r3, r2
 800572e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800573a:	2b00      	cmp	r3, #0
 800573c:	d00a      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800573e:	4b62      	ldr	r3, [pc, #392]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005740:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005744:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800574c:	495e      	ldr	r1, [pc, #376]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800574e:	4313      	orrs	r3, r2
 8005750:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800575c:	2b00      	cmp	r3, #0
 800575e:	d00a      	beq.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005760:	4b59      	ldr	r3, [pc, #356]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005762:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005766:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800576e:	4956      	ldr	r1, [pc, #344]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005770:	4313      	orrs	r3, r2
 8005772:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800577e:	2b00      	cmp	r3, #0
 8005780:	d00a      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005782:	4b51      	ldr	r3, [pc, #324]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005784:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005788:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005790:	494d      	ldr	r1, [pc, #308]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005792:	4313      	orrs	r3, r2
 8005794:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d00a      	beq.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80057a4:	4b48      	ldr	r3, [pc, #288]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057aa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057b2:	4945      	ldr	r1, [pc, #276]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057b4:	4313      	orrs	r3, r2
 80057b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d00a      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80057c6:	4b40      	ldr	r3, [pc, #256]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057cc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057d4:	493c      	ldr	r1, [pc, #240]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057d6:	4313      	orrs	r3, r2
 80057d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d00a      	beq.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80057e8:	4b37      	ldr	r3, [pc, #220]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057ee:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80057f6:	4934      	ldr	r1, [pc, #208]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80057f8:	4313      	orrs	r3, r2
 80057fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d011      	beq.n	800582e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800580a:	4b2f      	ldr	r3, [pc, #188]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800580c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005810:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005818:	492b      	ldr	r1, [pc, #172]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800581a:	4313      	orrs	r3, r2
 800581c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005824:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005828:	d101      	bne.n	800582e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800582a:	2301      	movs	r3, #1
 800582c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 0308 	and.w	r3, r3, #8
 8005836:	2b00      	cmp	r3, #0
 8005838:	d001      	beq.n	800583e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800583a:	2301      	movs	r3, #1
 800583c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005846:	2b00      	cmp	r3, #0
 8005848:	d00a      	beq.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800584a:	4b1f      	ldr	r3, [pc, #124]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800584c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005850:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005858:	491b      	ldr	r1, [pc, #108]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800585a:	4313      	orrs	r3, r2
 800585c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005868:	2b00      	cmp	r3, #0
 800586a:	d00b      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800586c:	4b16      	ldr	r3, [pc, #88]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800586e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005872:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800587c:	4912      	ldr	r1, [pc, #72]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800587e:	4313      	orrs	r3, r2
 8005880:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800588c:	2b00      	cmp	r3, #0
 800588e:	d00b      	beq.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005890:	4b0d      	ldr	r3, [pc, #52]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005892:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005896:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058a0:	4909      	ldr	r1, [pc, #36]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058a2:	4313      	orrs	r3, r2
 80058a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d00f      	beq.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80058b4:	4b04      	ldr	r3, [pc, #16]	; (80058c8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80058b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058ba:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058c4:	e002      	b.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80058c6:	bf00      	nop
 80058c8:	40023800 	.word	0x40023800
 80058cc:	4985      	ldr	r1, [pc, #532]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80058ce:	4313      	orrs	r3, r2
 80058d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d00b      	beq.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80058e0:	4b80      	ldr	r3, [pc, #512]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80058e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058e6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058f0:	497c      	ldr	r1, [pc, #496]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80058f2:	4313      	orrs	r3, r2
 80058f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80058f8:	69fb      	ldr	r3, [r7, #28]
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d005      	beq.n	800590a <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005906:	f040 80d6 	bne.w	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800590a:	4b76      	ldr	r3, [pc, #472]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a75      	ldr	r2, [pc, #468]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005910:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005914:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005916:	f7fd fcd1 	bl	80032bc <HAL_GetTick>
 800591a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800591c:	e008      	b.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800591e:	f7fd fccd 	bl	80032bc <HAL_GetTick>
 8005922:	4602      	mov	r2, r0
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	1ad3      	subs	r3, r2, r3
 8005928:	2b64      	cmp	r3, #100	; 0x64
 800592a:	d901      	bls.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800592c:	2303      	movs	r3, #3
 800592e:	e194      	b.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005930:	4b6c      	ldr	r3, [pc, #432]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005938:	2b00      	cmp	r3, #0
 800593a:	d1f0      	bne.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 0301 	and.w	r3, r3, #1
 8005944:	2b00      	cmp	r3, #0
 8005946:	d021      	beq.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x570>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800594c:	2b00      	cmp	r3, #0
 800594e:	d11d      	bne.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005950:	4b64      	ldr	r3, [pc, #400]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005952:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005956:	0c1b      	lsrs	r3, r3, #16
 8005958:	f003 0303 	and.w	r3, r3, #3
 800595c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800595e:	4b61      	ldr	r3, [pc, #388]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005960:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005964:	0e1b      	lsrs	r3, r3, #24
 8005966:	f003 030f 	and.w	r3, r3, #15
 800596a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	019a      	lsls	r2, r3, #6
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	041b      	lsls	r3, r3, #16
 8005976:	431a      	orrs	r2, r3
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	061b      	lsls	r3, r3, #24
 800597c:	431a      	orrs	r2, r3
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	071b      	lsls	r3, r3, #28
 8005984:	4957      	ldr	r1, [pc, #348]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005986:	4313      	orrs	r3, r2
 8005988:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005994:	2b00      	cmp	r3, #0
 8005996:	d004      	beq.n	80059a2 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800599c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80059a0:	d00a      	beq.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d02e      	beq.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80059b6:	d129      	bne.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80059b8:	4b4a      	ldr	r3, [pc, #296]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80059ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059be:	0c1b      	lsrs	r3, r3, #16
 80059c0:	f003 0303 	and.w	r3, r3, #3
 80059c4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80059c6:	4b47      	ldr	r3, [pc, #284]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80059c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059cc:	0f1b      	lsrs	r3, r3, #28
 80059ce:	f003 0307 	and.w	r3, r3, #7
 80059d2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	019a      	lsls	r2, r3, #6
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	041b      	lsls	r3, r3, #16
 80059de:	431a      	orrs	r2, r3
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	061b      	lsls	r3, r3, #24
 80059e6:	431a      	orrs	r2, r3
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	071b      	lsls	r3, r3, #28
 80059ec:	493d      	ldr	r1, [pc, #244]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80059ee:	4313      	orrs	r3, r2
 80059f0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80059f4:	4b3b      	ldr	r3, [pc, #236]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80059f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80059fa:	f023 021f 	bic.w	r2, r3, #31
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a02:	3b01      	subs	r3, #1
 8005a04:	4937      	ldr	r1, [pc, #220]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005a06:	4313      	orrs	r3, r2
 8005a08:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d01d      	beq.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005a18:	4b32      	ldr	r3, [pc, #200]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005a1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a1e:	0e1b      	lsrs	r3, r3, #24
 8005a20:	f003 030f 	and.w	r3, r3, #15
 8005a24:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005a26:	4b2f      	ldr	r3, [pc, #188]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005a28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a2c:	0f1b      	lsrs	r3, r3, #28
 8005a2e:	f003 0307 	and.w	r3, r3, #7
 8005a32:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	019a      	lsls	r2, r3, #6
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	691b      	ldr	r3, [r3, #16]
 8005a3e:	041b      	lsls	r3, r3, #16
 8005a40:	431a      	orrs	r2, r3
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	061b      	lsls	r3, r3, #24
 8005a46:	431a      	orrs	r2, r3
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	071b      	lsls	r3, r3, #28
 8005a4c:	4925      	ldr	r1, [pc, #148]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d011      	beq.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	019a      	lsls	r2, r3, #6
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	691b      	ldr	r3, [r3, #16]
 8005a6a:	041b      	lsls	r3, r3, #16
 8005a6c:	431a      	orrs	r2, r3
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	68db      	ldr	r3, [r3, #12]
 8005a72:	061b      	lsls	r3, r3, #24
 8005a74:	431a      	orrs	r2, r3
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	689b      	ldr	r3, [r3, #8]
 8005a7a:	071b      	lsls	r3, r3, #28
 8005a7c:	4919      	ldr	r1, [pc, #100]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005a84:	4b17      	ldr	r3, [pc, #92]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a16      	ldr	r2, [pc, #88]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005a8a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005a8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a90:	f7fd fc14 	bl	80032bc <HAL_GetTick>
 8005a94:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a96:	e008      	b.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005a98:	f7fd fc10 	bl	80032bc <HAL_GetTick>
 8005a9c:	4602      	mov	r2, r0
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	1ad3      	subs	r3, r2, r3
 8005aa2:	2b64      	cmp	r3, #100	; 0x64
 8005aa4:	d901      	bls.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005aa6:	2303      	movs	r3, #3
 8005aa8:	e0d7      	b.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005aaa:	4b0e      	ldr	r3, [pc, #56]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d0f0      	beq.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005ab6:	69bb      	ldr	r3, [r7, #24]
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	f040 80cd 	bne.w	8005c58 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005abe:	4b09      	ldr	r3, [pc, #36]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a08      	ldr	r2, [pc, #32]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005ac4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005ac8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005aca:	f7fd fbf7 	bl	80032bc <HAL_GetTick>
 8005ace:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005ad0:	e00a      	b.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005ad2:	f7fd fbf3 	bl	80032bc <HAL_GetTick>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	1ad3      	subs	r3, r2, r3
 8005adc:	2b64      	cmp	r3, #100	; 0x64
 8005ade:	d903      	bls.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ae0:	2303      	movs	r3, #3
 8005ae2:	e0ba      	b.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8005ae4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005ae8:	4b5e      	ldr	r3, [pc, #376]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005af0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005af4:	d0ed      	beq.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d003      	beq.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d009      	beq.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d02e      	beq.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d12a      	bne.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005b1e:	4b51      	ldr	r3, [pc, #324]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005b20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b24:	0c1b      	lsrs	r3, r3, #16
 8005b26:	f003 0303 	and.w	r3, r3, #3
 8005b2a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005b2c:	4b4d      	ldr	r3, [pc, #308]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b32:	0f1b      	lsrs	r3, r3, #28
 8005b34:	f003 0307 	and.w	r3, r3, #7
 8005b38:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	695b      	ldr	r3, [r3, #20]
 8005b3e:	019a      	lsls	r2, r3, #6
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	041b      	lsls	r3, r3, #16
 8005b44:	431a      	orrs	r2, r3
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	699b      	ldr	r3, [r3, #24]
 8005b4a:	061b      	lsls	r3, r3, #24
 8005b4c:	431a      	orrs	r2, r3
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	071b      	lsls	r3, r3, #28
 8005b52:	4944      	ldr	r1, [pc, #272]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005b54:	4313      	orrs	r3, r2
 8005b56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005b5a:	4b42      	ldr	r3, [pc, #264]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005b5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b60:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b68:	3b01      	subs	r3, #1
 8005b6a:	021b      	lsls	r3, r3, #8
 8005b6c:	493d      	ldr	r1, [pc, #244]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d022      	beq.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b84:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005b88:	d11d      	bne.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005b8a:	4b36      	ldr	r3, [pc, #216]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b90:	0e1b      	lsrs	r3, r3, #24
 8005b92:	f003 030f 	and.w	r3, r3, #15
 8005b96:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005b98:	4b32      	ldr	r3, [pc, #200]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b9e:	0f1b      	lsrs	r3, r3, #28
 8005ba0:	f003 0307 	and.w	r3, r3, #7
 8005ba4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	695b      	ldr	r3, [r3, #20]
 8005baa:	019a      	lsls	r2, r3, #6
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6a1b      	ldr	r3, [r3, #32]
 8005bb0:	041b      	lsls	r3, r3, #16
 8005bb2:	431a      	orrs	r2, r3
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	061b      	lsls	r3, r3, #24
 8005bb8:	431a      	orrs	r2, r3
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	071b      	lsls	r3, r3, #28
 8005bbe:	4929      	ldr	r1, [pc, #164]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 0308 	and.w	r3, r3, #8
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d028      	beq.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005bd2:	4b24      	ldr	r3, [pc, #144]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bd8:	0e1b      	lsrs	r3, r3, #24
 8005bda:	f003 030f 	and.w	r3, r3, #15
 8005bde:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005be0:	4b20      	ldr	r3, [pc, #128]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005be6:	0c1b      	lsrs	r3, r3, #16
 8005be8:	f003 0303 	and.w	r3, r3, #3
 8005bec:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	695b      	ldr	r3, [r3, #20]
 8005bf2:	019a      	lsls	r2, r3, #6
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	041b      	lsls	r3, r3, #16
 8005bf8:	431a      	orrs	r2, r3
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	061b      	lsls	r3, r3, #24
 8005bfe:	431a      	orrs	r2, r3
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	69db      	ldr	r3, [r3, #28]
 8005c04:	071b      	lsls	r3, r3, #28
 8005c06:	4917      	ldr	r1, [pc, #92]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005c0e:	4b15      	ldr	r3, [pc, #84]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005c10:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c14:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c1c:	4911      	ldr	r1, [pc, #68]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005c24:	4b0f      	ldr	r3, [pc, #60]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a0e      	ldr	r2, [pc, #56]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005c2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c2e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c30:	f7fd fb44 	bl	80032bc <HAL_GetTick>
 8005c34:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005c36:	e008      	b.n	8005c4a <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005c38:	f7fd fb40 	bl	80032bc <HAL_GetTick>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	1ad3      	subs	r3, r2, r3
 8005c42:	2b64      	cmp	r3, #100	; 0x64
 8005c44:	d901      	bls.n	8005c4a <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c46:	2303      	movs	r3, #3
 8005c48:	e007      	b.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005c4a:	4b06      	ldr	r3, [pc, #24]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005c52:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c56:	d1ef      	bne.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8005c58:	2300      	movs	r3, #0
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3720      	adds	r7, #32
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}
 8005c62:	bf00      	nop
 8005c64:	40023800 	.word	0x40023800

08005c68 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b084      	sub	sp, #16
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d101      	bne.n	8005c7a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	e084      	b.n	8005d84 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d106      	bne.n	8005c9a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f7fc fe03 	bl	80028a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2202      	movs	r2, #2
 8005c9e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cb0:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005cba:	d902      	bls.n	8005cc2 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	60fb      	str	r3, [r7, #12]
 8005cc0:	e002      	b.n	8005cc8 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005cc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005cc6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005cd0:	d007      	beq.n	8005ce2 <HAL_SPI_Init+0x7a>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005cda:	d002      	beq.n	8005ce2 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d10b      	bne.n	8005d02 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	68db      	ldr	r3, [r3, #12]
 8005cee:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005cf2:	d903      	bls.n	8005cfc <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2202      	movs	r2, #2
 8005cf8:	631a      	str	r2, [r3, #48]	; 0x30
 8005cfa:	e002      	b.n	8005d02 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2201      	movs	r2, #1
 8005d00:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	685a      	ldr	r2, [r3, #4]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	431a      	orrs	r2, r3
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	431a      	orrs	r2, r3
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	695b      	ldr	r3, [r3, #20]
 8005d16:	431a      	orrs	r2, r3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	699b      	ldr	r3, [r3, #24]
 8005d1c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d20:	431a      	orrs	r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	69db      	ldr	r3, [r3, #28]
 8005d26:	431a      	orrs	r2, r3
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6a1b      	ldr	r3, [r3, #32]
 8005d2c:	ea42 0103 	orr.w	r1, r2, r3
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	430a      	orrs	r2, r1
 8005d3a:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	699b      	ldr	r3, [r3, #24]
 8005d40:	0c1b      	lsrs	r3, r3, #16
 8005d42:	f003 0204 	and.w	r2, r3, #4
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d4a:	431a      	orrs	r2, r3
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d50:	431a      	orrs	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	68db      	ldr	r3, [r3, #12]
 8005d56:	ea42 0103 	orr.w	r1, r2, r3
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	68fa      	ldr	r2, [r7, #12]
 8005d60:	430a      	orrs	r2, r1
 8005d62:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	69da      	ldr	r2, [r3, #28]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d72:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2200      	movs	r2, #0
 8005d78:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005d82:	2300      	movs	r3, #0
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3710      	adds	r7, #16
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b086      	sub	sp, #24
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	60f8      	str	r0, [r7, #12]
 8005d94:	60b9      	str	r1, [r7, #8]
 8005d96:	4613      	mov	r3, r2
 8005d98:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d110      	bne.n	8005dc8 <HAL_SPI_Receive_DMA+0x3c>
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005dae:	d10b      	bne.n	8005dc8 <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2204      	movs	r2, #4
 8005db4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8005db8:	88fb      	ldrh	r3, [r7, #6]
 8005dba:	68ba      	ldr	r2, [r7, #8]
 8005dbc:	68b9      	ldr	r1, [r7, #8]
 8005dbe:	68f8      	ldr	r0, [r7, #12]
 8005dc0:	f000 f900 	bl	8005fc4 <HAL_SPI_TransmitReceive_DMA>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	e0f3      	b.n	8005fb0 <HAL_SPI_Receive_DMA+0x224>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005dce:	2b01      	cmp	r3, #1
 8005dd0:	d101      	bne.n	8005dd6 <HAL_SPI_Receive_DMA+0x4a>
 8005dd2:	2302      	movs	r3, #2
 8005dd4:	e0ec      	b.n	8005fb0 <HAL_SPI_Receive_DMA+0x224>
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2201      	movs	r2, #1
 8005dda:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005de4:	b2db      	uxtb	r3, r3
 8005de6:	2b01      	cmp	r3, #1
 8005de8:	d002      	beq.n	8005df0 <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 8005dea:	2302      	movs	r3, #2
 8005dec:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005dee:	e0da      	b.n	8005fa6 <HAL_SPI_Receive_DMA+0x21a>
  }

  if ((pData == NULL) || (Size == 0U))
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d002      	beq.n	8005dfc <HAL_SPI_Receive_DMA+0x70>
 8005df6:	88fb      	ldrh	r3, [r7, #6]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d102      	bne.n	8005e02 <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005e00:	e0d1      	b.n	8005fa6 <HAL_SPI_Receive_DMA+0x21a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2204      	movs	r2, #4
 8005e06:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	68ba      	ldr	r2, [r7, #8]
 8005e14:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	88fa      	ldrh	r2, [r7, #6]
 8005e1a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	88fa      	ldrh	r2, [r7, #6]
 8005e22:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2200      	movs	r2, #0
 8005e36:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e46:	d107      	bne.n	8005e58 <HAL_SPI_Receive_DMA+0xcc>
  {
    SPI_1LINE_RX(hspi);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005e56:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	685a      	ldr	r2, [r3, #4]
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e66:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	68db      	ldr	r3, [r3, #12]
 8005e6c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005e70:	d908      	bls.n	8005e84 <HAL_SPI_Receive_DMA+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	685a      	ldr	r2, [r3, #4]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005e80:	605a      	str	r2, [r3, #4]
 8005e82:	e042      	b.n	8005f0a <HAL_SPI_Receive_DMA+0x17e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	685a      	ldr	r2, [r3, #4]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005e92:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e98:	699b      	ldr	r3, [r3, #24]
 8005e9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e9e:	d134      	bne.n	8005f0a <HAL_SPI_Receive_DMA+0x17e>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	685a      	ldr	r2, [r3, #4]
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005eae:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005eb6:	b29b      	uxth	r3, r3
 8005eb8:	f003 0301 	and.w	r3, r3, #1
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d111      	bne.n	8005ee4 <HAL_SPI_Receive_DMA+0x158>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	685a      	ldr	r2, [r3, #4]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ece:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ed6:	b29b      	uxth	r3, r3
 8005ed8:	085b      	lsrs	r3, r3, #1
 8005eda:	b29a      	uxth	r2, r3
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005ee2:	e012      	b.n	8005f0a <HAL_SPI_Receive_DMA+0x17e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	685a      	ldr	r2, [r3, #4]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ef2:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005efa:	b29b      	uxth	r3, r3
 8005efc:	085b      	lsrs	r3, r3, #1
 8005efe:	b29b      	uxth	r3, r3
 8005f00:	3301      	adds	r3, #1
 8005f02:	b29a      	uxth	r2, r3
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f0e:	4a2a      	ldr	r2, [pc, #168]	; (8005fb8 <HAL_SPI_Receive_DMA+0x22c>)
 8005f10:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f16:	4a29      	ldr	r2, [pc, #164]	; (8005fbc <HAL_SPI_Receive_DMA+0x230>)
 8005f18:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f1e:	4a28      	ldr	r2, [pc, #160]	; (8005fc0 <HAL_SPI_Receive_DMA+0x234>)
 8005f20:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f26:	2200      	movs	r2, #0
 8005f28:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	330c      	adds	r3, #12
 8005f34:	4619      	mov	r1, r3
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f3a:	461a      	mov	r2, r3
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f42:	b29b      	uxth	r3, r3
 8005f44:	f7fd ffb4 	bl	8003eb0 <HAL_DMA_Start_IT>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d00c      	beq.n	8005f68 <HAL_SPI_Receive_DMA+0x1dc>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f52:	f043 0210 	orr.w	r2, r3, #16
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2201      	movs	r2, #1
 8005f62:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8005f66:	e01e      	b.n	8005fa6 <HAL_SPI_Receive_DMA+0x21a>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f72:	2b40      	cmp	r3, #64	; 0x40
 8005f74:	d007      	beq.n	8005f86 <HAL_SPI_Receive_DMA+0x1fa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	681a      	ldr	r2, [r3, #0]
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f84:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	685a      	ldr	r2, [r3, #4]
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f042 0220 	orr.w	r2, r2, #32
 8005f94:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	685a      	ldr	r2, [r3, #4]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f042 0201 	orr.w	r2, r2, #1
 8005fa4:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005fae:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3718      	adds	r7, #24
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}
 8005fb8:	08006445 	.word	0x08006445
 8005fbc:	0800632d 	.word	0x0800632d
 8005fc0:	0800647d 	.word	0x0800647d

08005fc4 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b086      	sub	sp, #24
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	60f8      	str	r0, [r7, #12]
 8005fcc:	60b9      	str	r1, [r7, #8]
 8005fce:	607a      	str	r2, [r7, #4]
 8005fd0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d101      	bne.n	8005fe4 <HAL_SPI_TransmitReceive_DMA+0x20>
 8005fe0:	2302      	movs	r3, #2
 8005fe2:	e16c      	b.n	80062be <HAL_SPI_TransmitReceive_DMA+0x2fa>
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005ff2:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005ffa:	7dbb      	ldrb	r3, [r7, #22]
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d00d      	beq.n	800601c <HAL_SPI_TransmitReceive_DMA+0x58>
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006006:	d106      	bne.n	8006016 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d102      	bne.n	8006016 <HAL_SPI_TransmitReceive_DMA+0x52>
 8006010:	7dbb      	ldrb	r3, [r7, #22]
 8006012:	2b04      	cmp	r3, #4
 8006014:	d002      	beq.n	800601c <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8006016:	2302      	movs	r3, #2
 8006018:	75fb      	strb	r3, [r7, #23]
    goto error;
 800601a:	e14b      	b.n	80062b4 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d005      	beq.n	800602e <HAL_SPI_TransmitReceive_DMA+0x6a>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d002      	beq.n	800602e <HAL_SPI_TransmitReceive_DMA+0x6a>
 8006028:	887b      	ldrh	r3, [r7, #2]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d102      	bne.n	8006034 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006032:	e13f      	b.n	80062b4 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800603a:	b2db      	uxtb	r3, r3
 800603c:	2b04      	cmp	r3, #4
 800603e:	d003      	beq.n	8006048 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2205      	movs	r2, #5
 8006044:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2200      	movs	r2, #0
 800604c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	68ba      	ldr	r2, [r7, #8]
 8006052:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	887a      	ldrh	r2, [r7, #2]
 8006058:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	887a      	ldrh	r2, [r7, #2]
 800605e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	687a      	ldr	r2, [r7, #4]
 8006064:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	887a      	ldrh	r2, [r7, #2]
 800606a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	887a      	ldrh	r2, [r7, #2]
 8006072:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2200      	movs	r2, #0
 800607a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2200      	movs	r2, #0
 8006080:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	685a      	ldr	r2, [r3, #4]
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 8006090:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	68db      	ldr	r3, [r3, #12]
 8006096:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800609a:	d908      	bls.n	80060ae <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	685a      	ldr	r2, [r3, #4]
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80060aa:	605a      	str	r2, [r3, #4]
 80060ac:	e06f      	b.n	800618e <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	685a      	ldr	r2, [r3, #4]
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80060bc:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060c2:	699b      	ldr	r3, [r3, #24]
 80060c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060c8:	d126      	bne.n	8006118 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80060ce:	f003 0301 	and.w	r3, r3, #1
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d10f      	bne.n	80060f6 <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	685a      	ldr	r2, [r3, #4]
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80060e4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	085b      	lsrs	r3, r3, #1
 80060ee:	b29a      	uxth	r2, r3
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80060f4:	e010      	b.n	8006118 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	685a      	ldr	r2, [r3, #4]
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006104:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800610a:	b29b      	uxth	r3, r3
 800610c:	085b      	lsrs	r3, r3, #1
 800610e:	b29b      	uxth	r3, r3
 8006110:	3301      	adds	r3, #1
 8006112:	b29a      	uxth	r2, r3
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800611c:	699b      	ldr	r3, [r3, #24]
 800611e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006122:	d134      	bne.n	800618e <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	685a      	ldr	r2, [r3, #4]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006132:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800613a:	b29b      	uxth	r3, r3
 800613c:	f003 0301 	and.w	r3, r3, #1
 8006140:	2b00      	cmp	r3, #0
 8006142:	d111      	bne.n	8006168 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	685a      	ldr	r2, [r3, #4]
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006152:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800615a:	b29b      	uxth	r3, r3
 800615c:	085b      	lsrs	r3, r3, #1
 800615e:	b29a      	uxth	r2, r3
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006166:	e012      	b.n	800618e <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	685a      	ldr	r2, [r3, #4]
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006176:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800617e:	b29b      	uxth	r3, r3
 8006180:	085b      	lsrs	r3, r3, #1
 8006182:	b29b      	uxth	r3, r3
 8006184:	3301      	adds	r3, #1
 8006186:	b29a      	uxth	r2, r3
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006194:	b2db      	uxtb	r3, r3
 8006196:	2b04      	cmp	r3, #4
 8006198:	d108      	bne.n	80061ac <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800619e:	4a4a      	ldr	r2, [pc, #296]	; (80062c8 <HAL_SPI_TransmitReceive_DMA+0x304>)
 80061a0:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061a6:	4a49      	ldr	r2, [pc, #292]	; (80062cc <HAL_SPI_TransmitReceive_DMA+0x308>)
 80061a8:	63da      	str	r2, [r3, #60]	; 0x3c
 80061aa:	e007      	b.n	80061bc <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061b0:	4a47      	ldr	r2, [pc, #284]	; (80062d0 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 80061b2:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061b8:	4a46      	ldr	r2, [pc, #280]	; (80062d4 <HAL_SPI_TransmitReceive_DMA+0x310>)
 80061ba:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061c0:	4a45      	ldr	r2, [pc, #276]	; (80062d8 <HAL_SPI_TransmitReceive_DMA+0x314>)
 80061c2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061c8:	2200      	movs	r2, #0
 80061ca:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	330c      	adds	r3, #12
 80061d6:	4619      	mov	r1, r3
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061dc:	461a      	mov	r2, r3
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80061e4:	b29b      	uxth	r3, r3
 80061e6:	f7fd fe63 	bl	8003eb0 <HAL_DMA_Start_IT>
 80061ea:	4603      	mov	r3, r0
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d00c      	beq.n	800620a <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061f4:	f043 0210 	orr.w	r2, r3, #16
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8006208:	e054      	b.n	80062b4 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	685a      	ldr	r2, [r3, #4]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f042 0201 	orr.w	r2, r2, #1
 8006218:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800621e:	2200      	movs	r2, #0
 8006220:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006226:	2200      	movs	r2, #0
 8006228:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800622e:	2200      	movs	r2, #0
 8006230:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006236:	2200      	movs	r2, #0
 8006238:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006242:	4619      	mov	r1, r3
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	330c      	adds	r3, #12
 800624a:	461a      	mov	r2, r3
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006250:	b29b      	uxth	r3, r3
 8006252:	f7fd fe2d 	bl	8003eb0 <HAL_DMA_Start_IT>
 8006256:	4603      	mov	r3, r0
 8006258:	2b00      	cmp	r3, #0
 800625a:	d00c      	beq.n	8006276 <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006260:	f043 0210 	orr.w	r2, r3, #16
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8006274:	e01e      	b.n	80062b4 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006280:	2b40      	cmp	r3, #64	; 0x40
 8006282:	d007      	beq.n	8006294 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006292:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	685a      	ldr	r2, [r3, #4]
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f042 0220 	orr.w	r2, r2, #32
 80062a2:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	685a      	ldr	r2, [r3, #4]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f042 0202 	orr.w	r2, r2, #2
 80062b2:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2200      	movs	r2, #0
 80062b8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80062bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3718      	adds	r7, #24
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}
 80062c6:	bf00      	nop
 80062c8:	08006445 	.word	0x08006445
 80062cc:	0800632d 	.word	0x0800632d
 80062d0:	08006461 	.word	0x08006461
 80062d4:	080063b3 	.word	0x080063b3
 80062d8:	0800647d 	.word	0x0800647d

080062dc <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80062dc:	b480      	push	{r7}
 80062de:	b083      	sub	sp, #12
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80062e4:	bf00      	nop
 80062e6:	370c      	adds	r7, #12
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr

080062f0 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b083      	sub	sp, #12
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80062f8:	bf00      	nop
 80062fa:	370c      	adds	r7, #12
 80062fc:	46bd      	mov	sp, r7
 80062fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006302:	4770      	bx	lr

08006304 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006304:	b480      	push	{r7}
 8006306:	b083      	sub	sp, #12
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800630c:	bf00      	nop
 800630e:	370c      	adds	r7, #12
 8006310:	46bd      	mov	sp, r7
 8006312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006316:	4770      	bx	lr

08006318 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006318:	b480      	push	{r7}
 800631a:	b083      	sub	sp, #12
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006320:	bf00      	nop
 8006322:	370c      	adds	r7, #12
 8006324:	46bd      	mov	sp, r7
 8006326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632a:	4770      	bx	lr

0800632c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b084      	sub	sp, #16
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006338:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800633a:	f7fc ffbf 	bl	80032bc <HAL_GetTick>
 800633e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800634a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800634e:	d02a      	beq.n	80063a6 <SPI_DMAReceiveCplt+0x7a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	685a      	ldr	r2, [r3, #4]
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f022 0220 	bic.w	r2, r2, #32
 800635e:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	685a      	ldr	r2, [r3, #4]
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f022 0203 	bic.w	r2, r2, #3
 800636e:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006370:	68ba      	ldr	r2, [r7, #8]
 8006372:	2164      	movs	r1, #100	; 0x64
 8006374:	68f8      	ldr	r0, [r7, #12]
 8006376:	f000 f978 	bl	800666a <SPI_EndRxTransaction>
 800637a:	4603      	mov	r3, r0
 800637c:	2b00      	cmp	r3, #0
 800637e:	d002      	beq.n	8006386 <SPI_DMAReceiveCplt+0x5a>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2220      	movs	r2, #32
 8006384:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2200      	movs	r2, #0
 800638a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2201      	movs	r2, #1
 8006392:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800639a:	2b00      	cmp	r3, #0
 800639c:	d003      	beq.n	80063a6 <SPI_DMAReceiveCplt+0x7a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800639e:	68f8      	ldr	r0, [r7, #12]
 80063a0:	f7ff ffba 	bl	8006318 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80063a4:	e002      	b.n	80063ac <SPI_DMAReceiveCplt+0x80>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80063a6:	68f8      	ldr	r0, [r7, #12]
 80063a8:	f7fb fca8 	bl	8001cfc <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80063ac:	3710      	adds	r7, #16
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}

080063b2 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80063b2:	b580      	push	{r7, lr}
 80063b4:	b084      	sub	sp, #16
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063be:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80063c0:	f7fc ff7c 	bl	80032bc <HAL_GetTick>
 80063c4:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063d4:	d030      	beq.n	8006438 <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	685a      	ldr	r2, [r3, #4]
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f022 0220 	bic.w	r2, r2, #32
 80063e4:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80063e6:	68ba      	ldr	r2, [r7, #8]
 80063e8:	2164      	movs	r1, #100	; 0x64
 80063ea:	68f8      	ldr	r0, [r7, #12]
 80063ec:	f000 f995 	bl	800671a <SPI_EndRxTxTransaction>
 80063f0:	4603      	mov	r3, r0
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d005      	beq.n	8006402 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063fa:	f043 0220 	orr.w	r2, r3, #32
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	685a      	ldr	r2, [r3, #4]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f022 0203 	bic.w	r2, r2, #3
 8006410:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2200      	movs	r2, #0
 8006416:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2200      	movs	r2, #0
 800641c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2201      	movs	r2, #1
 8006424:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800642c:	2b00      	cmp	r3, #0
 800642e:	d003      	beq.n	8006438 <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006430:	68f8      	ldr	r0, [r7, #12]
 8006432:	f7ff ff71 	bl	8006318 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006436:	e002      	b.n	800643e <SPI_DMATransmitReceiveCplt+0x8c>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006438:	68f8      	ldr	r0, [r7, #12]
 800643a:	f7ff ff4f 	bl	80062dc <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800643e:	3710      	adds	r7, #16
 8006440:	46bd      	mov	sp, r7
 8006442:	bd80      	pop	{r7, pc}

08006444 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b084      	sub	sp, #16
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006450:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006452:	68f8      	ldr	r0, [r7, #12]
 8006454:	f7ff ff4c 	bl	80062f0 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006458:	bf00      	nop
 800645a:	3710      	adds	r7, #16
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}

08006460 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b084      	sub	sp, #16
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800646c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800646e:	68f8      	ldr	r0, [r7, #12]
 8006470:	f7ff ff48 	bl	8006304 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006474:	bf00      	nop
 8006476:	3710      	adds	r7, #16
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}

0800647c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b084      	sub	sp, #16
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006488:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	685a      	ldr	r2, [r3, #4]
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f022 0203 	bic.w	r2, r2, #3
 8006498:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800649e:	f043 0210 	orr.w	r2, r3, #16
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2201      	movs	r2, #1
 80064aa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80064ae:	68f8      	ldr	r0, [r7, #12]
 80064b0:	f7ff ff32 	bl	8006318 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80064b4:	bf00      	nop
 80064b6:	3710      	adds	r7, #16
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}

080064bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b084      	sub	sp, #16
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	60f8      	str	r0, [r7, #12]
 80064c4:	60b9      	str	r1, [r7, #8]
 80064c6:	603b      	str	r3, [r7, #0]
 80064c8:	4613      	mov	r3, r2
 80064ca:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80064cc:	e04c      	b.n	8006568 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064d4:	d048      	beq.n	8006568 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80064d6:	f7fc fef1 	bl	80032bc <HAL_GetTick>
 80064da:	4602      	mov	r2, r0
 80064dc:	69bb      	ldr	r3, [r7, #24]
 80064de:	1ad3      	subs	r3, r2, r3
 80064e0:	683a      	ldr	r2, [r7, #0]
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d902      	bls.n	80064ec <SPI_WaitFlagStateUntilTimeout+0x30>
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d13d      	bne.n	8006568 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	685a      	ldr	r2, [r3, #4]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80064fa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006504:	d111      	bne.n	800652a <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	689b      	ldr	r3, [r3, #8]
 800650a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800650e:	d004      	beq.n	800651a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	689b      	ldr	r3, [r3, #8]
 8006514:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006518:	d107      	bne.n	800652a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006528:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800652e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006532:	d10f      	bne.n	8006554 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006542:	601a      	str	r2, [r3, #0]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	681a      	ldr	r2, [r3, #0]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006552:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2201      	movs	r2, #1
 8006558:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2200      	movs	r2, #0
 8006560:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006564:	2303      	movs	r3, #3
 8006566:	e00f      	b.n	8006588 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	689a      	ldr	r2, [r3, #8]
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	4013      	ands	r3, r2
 8006572:	68ba      	ldr	r2, [r7, #8]
 8006574:	429a      	cmp	r2, r3
 8006576:	bf0c      	ite	eq
 8006578:	2301      	moveq	r3, #1
 800657a:	2300      	movne	r3, #0
 800657c:	b2db      	uxtb	r3, r3
 800657e:	461a      	mov	r2, r3
 8006580:	79fb      	ldrb	r3, [r7, #7]
 8006582:	429a      	cmp	r2, r3
 8006584:	d1a3      	bne.n	80064ce <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006586:	2300      	movs	r3, #0
}
 8006588:	4618      	mov	r0, r3
 800658a:	3710      	adds	r7, #16
 800658c:	46bd      	mov	sp, r7
 800658e:	bd80      	pop	{r7, pc}

08006590 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b084      	sub	sp, #16
 8006594:	af00      	add	r7, sp, #0
 8006596:	60f8      	str	r0, [r7, #12]
 8006598:	60b9      	str	r1, [r7, #8]
 800659a:	607a      	str	r2, [r7, #4]
 800659c:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 800659e:	e057      	b.n	8006650 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80065a6:	d106      	bne.n	80065b6 <SPI_WaitFifoStateUntilTimeout+0x26>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d103      	bne.n	80065b6 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	330c      	adds	r3, #12
 80065b4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065bc:	d048      	beq.n	8006650 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80065be:	f7fc fe7d 	bl	80032bc <HAL_GetTick>
 80065c2:	4602      	mov	r2, r0
 80065c4:	69bb      	ldr	r3, [r7, #24]
 80065c6:	1ad3      	subs	r3, r2, r3
 80065c8:	683a      	ldr	r2, [r7, #0]
 80065ca:	429a      	cmp	r2, r3
 80065cc:	d902      	bls.n	80065d4 <SPI_WaitFifoStateUntilTimeout+0x44>
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d13d      	bne.n	8006650 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	685a      	ldr	r2, [r3, #4]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80065e2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80065ec:	d111      	bne.n	8006612 <SPI_WaitFifoStateUntilTimeout+0x82>
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065f6:	d004      	beq.n	8006602 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006600:	d107      	bne.n	8006612 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	681a      	ldr	r2, [r3, #0]
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006610:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006616:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800661a:	d10f      	bne.n	800663c <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800662a:	601a      	str	r2, [r3, #0]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800663a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	2201      	movs	r2, #1
 8006640:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2200      	movs	r2, #0
 8006648:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800664c:	2303      	movs	r3, #3
 800664e:	e008      	b.n	8006662 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	689a      	ldr	r2, [r3, #8]
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	4013      	ands	r3, r2
 800665a:	687a      	ldr	r2, [r7, #4]
 800665c:	429a      	cmp	r2, r3
 800665e:	d19f      	bne.n	80065a0 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8006660:	2300      	movs	r3, #0
}
 8006662:	4618      	mov	r0, r3
 8006664:	3710      	adds	r7, #16
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}

0800666a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800666a:	b580      	push	{r7, lr}
 800666c:	b086      	sub	sp, #24
 800666e:	af02      	add	r7, sp, #8
 8006670:	60f8      	str	r0, [r7, #12]
 8006672:	60b9      	str	r1, [r7, #8]
 8006674:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800667e:	d111      	bne.n	80066a4 <SPI_EndRxTransaction+0x3a>
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006688:	d004      	beq.n	8006694 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	689b      	ldr	r3, [r3, #8]
 800668e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006692:	d107      	bne.n	80066a4 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066a2:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	9300      	str	r3, [sp, #0]
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	2200      	movs	r2, #0
 80066ac:	2180      	movs	r1, #128	; 0x80
 80066ae:	68f8      	ldr	r0, [r7, #12]
 80066b0:	f7ff ff04 	bl	80064bc <SPI_WaitFlagStateUntilTimeout>
 80066b4:	4603      	mov	r3, r0
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d007      	beq.n	80066ca <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066be:	f043 0220 	orr.w	r2, r3, #32
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80066c6:	2303      	movs	r3, #3
 80066c8:	e023      	b.n	8006712 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80066d2:	d11d      	bne.n	8006710 <SPI_EndRxTransaction+0xa6>
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066dc:	d004      	beq.n	80066e8 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	689b      	ldr	r3, [r3, #8]
 80066e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066e6:	d113      	bne.n	8006710 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	9300      	str	r3, [sp, #0]
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	2200      	movs	r2, #0
 80066f0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80066f4:	68f8      	ldr	r0, [r7, #12]
 80066f6:	f7ff ff4b 	bl	8006590 <SPI_WaitFifoStateUntilTimeout>
 80066fa:	4603      	mov	r3, r0
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d007      	beq.n	8006710 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006704:	f043 0220 	orr.w	r2, r3, #32
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800670c:	2303      	movs	r3, #3
 800670e:	e000      	b.n	8006712 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006710:	2300      	movs	r3, #0
}
 8006712:	4618      	mov	r0, r3
 8006714:	3710      	adds	r7, #16
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}

0800671a <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800671a:	b580      	push	{r7, lr}
 800671c:	b086      	sub	sp, #24
 800671e:	af02      	add	r7, sp, #8
 8006720:	60f8      	str	r0, [r7, #12]
 8006722:	60b9      	str	r1, [r7, #8]
 8006724:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	9300      	str	r3, [sp, #0]
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	2200      	movs	r2, #0
 800672e:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006732:	68f8      	ldr	r0, [r7, #12]
 8006734:	f7ff ff2c 	bl	8006590 <SPI_WaitFifoStateUntilTimeout>
 8006738:	4603      	mov	r3, r0
 800673a:	2b00      	cmp	r3, #0
 800673c:	d007      	beq.n	800674e <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006742:	f043 0220 	orr.w	r2, r3, #32
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800674a:	2303      	movs	r3, #3
 800674c:	e027      	b.n	800679e <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	9300      	str	r3, [sp, #0]
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	2200      	movs	r2, #0
 8006756:	2180      	movs	r1, #128	; 0x80
 8006758:	68f8      	ldr	r0, [r7, #12]
 800675a:	f7ff feaf 	bl	80064bc <SPI_WaitFlagStateUntilTimeout>
 800675e:	4603      	mov	r3, r0
 8006760:	2b00      	cmp	r3, #0
 8006762:	d007      	beq.n	8006774 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006768:	f043 0220 	orr.w	r2, r3, #32
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006770:	2303      	movs	r3, #3
 8006772:	e014      	b.n	800679e <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	9300      	str	r3, [sp, #0]
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	2200      	movs	r2, #0
 800677c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006780:	68f8      	ldr	r0, [r7, #12]
 8006782:	f7ff ff05 	bl	8006590 <SPI_WaitFifoStateUntilTimeout>
 8006786:	4603      	mov	r3, r0
 8006788:	2b00      	cmp	r3, #0
 800678a:	d007      	beq.n	800679c <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006790:	f043 0220 	orr.w	r2, r3, #32
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006798:	2303      	movs	r3, #3
 800679a:	e000      	b.n	800679e <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800679c:	2300      	movs	r3, #0
}
 800679e:	4618      	mov	r0, r3
 80067a0:	3710      	adds	r7, #16
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}

080067a6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80067a6:	b580      	push	{r7, lr}
 80067a8:	b082      	sub	sp, #8
 80067aa:	af00      	add	r7, sp, #0
 80067ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d101      	bne.n	80067b8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80067b4:	2301      	movs	r3, #1
 80067b6:	e01d      	b.n	80067f4 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067be:	b2db      	uxtb	r3, r3
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d106      	bne.n	80067d2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2200      	movs	r2, #0
 80067c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f7fc f911 	bl	80029f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2202      	movs	r2, #2
 80067d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681a      	ldr	r2, [r3, #0]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	3304      	adds	r3, #4
 80067e2:	4619      	mov	r1, r3
 80067e4:	4610      	mov	r0, r2
 80067e6:	f001 f827 	bl	8007838 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2201      	movs	r2, #1
 80067ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80067f2:	2300      	movs	r3, #0
}
 80067f4:	4618      	mov	r0, r3
 80067f6:	3708      	adds	r7, #8
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bd80      	pop	{r7, pc}

080067fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b085      	sub	sp, #20
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	68da      	ldr	r2, [r3, #12]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f042 0201 	orr.w	r2, r2, #1
 8006812:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	689a      	ldr	r2, [r3, #8]
 800681a:	4b0c      	ldr	r3, [pc, #48]	; (800684c <HAL_TIM_Base_Start_IT+0x50>)
 800681c:	4013      	ands	r3, r2
 800681e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	2b06      	cmp	r3, #6
 8006824:	d00b      	beq.n	800683e <HAL_TIM_Base_Start_IT+0x42>
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800682c:	d007      	beq.n	800683e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f042 0201 	orr.w	r2, r2, #1
 800683c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800683e:	2300      	movs	r3, #0
}
 8006840:	4618      	mov	r0, r3
 8006842:	3714      	adds	r7, #20
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr
 800684c:	00010007 	.word	0x00010007

08006850 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006850:	b480      	push	{r7}
 8006852:	b083      	sub	sp, #12
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	68da      	ldr	r2, [r3, #12]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f022 0201 	bic.w	r2, r2, #1
 8006866:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	6a1a      	ldr	r2, [r3, #32]
 800686e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006872:	4013      	ands	r3, r2
 8006874:	2b00      	cmp	r3, #0
 8006876:	d10f      	bne.n	8006898 <HAL_TIM_Base_Stop_IT+0x48>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	6a1a      	ldr	r2, [r3, #32]
 800687e:	f240 4344 	movw	r3, #1092	; 0x444
 8006882:	4013      	ands	r3, r2
 8006884:	2b00      	cmp	r3, #0
 8006886:	d107      	bne.n	8006898 <HAL_TIM_Base_Stop_IT+0x48>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	681a      	ldr	r2, [r3, #0]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f022 0201 	bic.w	r2, r2, #1
 8006896:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006898:	2300      	movs	r3, #0
}
 800689a:	4618      	mov	r0, r3
 800689c:	370c      	adds	r7, #12
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr

080068a6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80068a6:	b580      	push	{r7, lr}
 80068a8:	b082      	sub	sp, #8
 80068aa:	af00      	add	r7, sp, #0
 80068ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d101      	bne.n	80068b8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80068b4:	2301      	movs	r3, #1
 80068b6:	e01d      	b.n	80068f4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068be:	b2db      	uxtb	r3, r3
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d106      	bne.n	80068d2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2200      	movs	r2, #0
 80068c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f7fc f9ad 	bl	8002c2c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2202      	movs	r2, #2
 80068d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681a      	ldr	r2, [r3, #0]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	3304      	adds	r3, #4
 80068e2:	4619      	mov	r1, r3
 80068e4:	4610      	mov	r0, r2
 80068e6:	f000 ffa7 	bl	8007838 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2201      	movs	r2, #1
 80068ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80068f2:	2300      	movs	r3, #0
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3708      	adds	r7, #8
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}

080068fc <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	2b0c      	cmp	r3, #12
 800690a:	d841      	bhi.n	8006990 <HAL_TIM_PWM_Start_IT+0x94>
 800690c:	a201      	add	r2, pc, #4	; (adr r2, 8006914 <HAL_TIM_PWM_Start_IT+0x18>)
 800690e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006912:	bf00      	nop
 8006914:	08006949 	.word	0x08006949
 8006918:	08006991 	.word	0x08006991
 800691c:	08006991 	.word	0x08006991
 8006920:	08006991 	.word	0x08006991
 8006924:	0800695b 	.word	0x0800695b
 8006928:	08006991 	.word	0x08006991
 800692c:	08006991 	.word	0x08006991
 8006930:	08006991 	.word	0x08006991
 8006934:	0800696d 	.word	0x0800696d
 8006938:	08006991 	.word	0x08006991
 800693c:	08006991 	.word	0x08006991
 8006940:	08006991 	.word	0x08006991
 8006944:	0800697f 	.word	0x0800697f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	68da      	ldr	r2, [r3, #12]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f042 0202 	orr.w	r2, r2, #2
 8006956:	60da      	str	r2, [r3, #12]
      break;
 8006958:	e01b      	b.n	8006992 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	68da      	ldr	r2, [r3, #12]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f042 0204 	orr.w	r2, r2, #4
 8006968:	60da      	str	r2, [r3, #12]
      break;
 800696a:	e012      	b.n	8006992 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	68da      	ldr	r2, [r3, #12]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f042 0208 	orr.w	r2, r2, #8
 800697a:	60da      	str	r2, [r3, #12]
      break;
 800697c:	e009      	b.n	8006992 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	68da      	ldr	r2, [r3, #12]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f042 0210 	orr.w	r2, r2, #16
 800698c:	60da      	str	r2, [r3, #12]
      break;
 800698e:	e000      	b.n	8006992 <HAL_TIM_PWM_Start_IT+0x96>
    }

    default:
      break;
 8006990:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	2201      	movs	r2, #1
 8006998:	6839      	ldr	r1, [r7, #0]
 800699a:	4618      	mov	r0, r3
 800699c:	f001 fc96 	bl	80082cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4a17      	ldr	r2, [pc, #92]	; (8006a04 <HAL_TIM_PWM_Start_IT+0x108>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d004      	beq.n	80069b4 <HAL_TIM_PWM_Start_IT+0xb8>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a16      	ldr	r2, [pc, #88]	; (8006a08 <HAL_TIM_PWM_Start_IT+0x10c>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d101      	bne.n	80069b8 <HAL_TIM_PWM_Start_IT+0xbc>
 80069b4:	2301      	movs	r3, #1
 80069b6:	e000      	b.n	80069ba <HAL_TIM_PWM_Start_IT+0xbe>
 80069b8:	2300      	movs	r3, #0
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d007      	beq.n	80069ce <HAL_TIM_PWM_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80069cc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	689a      	ldr	r2, [r3, #8]
 80069d4:	4b0d      	ldr	r3, [pc, #52]	; (8006a0c <HAL_TIM_PWM_Start_IT+0x110>)
 80069d6:	4013      	ands	r3, r2
 80069d8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	2b06      	cmp	r3, #6
 80069de:	d00b      	beq.n	80069f8 <HAL_TIM_PWM_Start_IT+0xfc>
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069e6:	d007      	beq.n	80069f8 <HAL_TIM_PWM_Start_IT+0xfc>
  {
    __HAL_TIM_ENABLE(htim);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	681a      	ldr	r2, [r3, #0]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f042 0201 	orr.w	r2, r2, #1
 80069f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80069f8:	2300      	movs	r3, #0
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	3710      	adds	r7, #16
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}
 8006a02:	bf00      	nop
 8006a04:	40010000 	.word	0x40010000
 8006a08:	40010400 	.word	0x40010400
 8006a0c:	00010007 	.word	0x00010007

08006a10 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b082      	sub	sp, #8
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
 8006a18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	2b0c      	cmp	r3, #12
 8006a1e:	d841      	bhi.n	8006aa4 <HAL_TIM_PWM_Stop_IT+0x94>
 8006a20:	a201      	add	r2, pc, #4	; (adr r2, 8006a28 <HAL_TIM_PWM_Stop_IT+0x18>)
 8006a22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a26:	bf00      	nop
 8006a28:	08006a5d 	.word	0x08006a5d
 8006a2c:	08006aa5 	.word	0x08006aa5
 8006a30:	08006aa5 	.word	0x08006aa5
 8006a34:	08006aa5 	.word	0x08006aa5
 8006a38:	08006a6f 	.word	0x08006a6f
 8006a3c:	08006aa5 	.word	0x08006aa5
 8006a40:	08006aa5 	.word	0x08006aa5
 8006a44:	08006aa5 	.word	0x08006aa5
 8006a48:	08006a81 	.word	0x08006a81
 8006a4c:	08006aa5 	.word	0x08006aa5
 8006a50:	08006aa5 	.word	0x08006aa5
 8006a54:	08006aa5 	.word	0x08006aa5
 8006a58:	08006a93 	.word	0x08006a93
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	68da      	ldr	r2, [r3, #12]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f022 0202 	bic.w	r2, r2, #2
 8006a6a:	60da      	str	r2, [r3, #12]
      break;
 8006a6c:	e01b      	b.n	8006aa6 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	68da      	ldr	r2, [r3, #12]
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f022 0204 	bic.w	r2, r2, #4
 8006a7c:	60da      	str	r2, [r3, #12]
      break;
 8006a7e:	e012      	b.n	8006aa6 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	68da      	ldr	r2, [r3, #12]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f022 0208 	bic.w	r2, r2, #8
 8006a8e:	60da      	str	r2, [r3, #12]
      break;
 8006a90:	e009      	b.n	8006aa6 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	68da      	ldr	r2, [r3, #12]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f022 0210 	bic.w	r2, r2, #16
 8006aa0:	60da      	str	r2, [r3, #12]
      break;
 8006aa2:	e000      	b.n	8006aa6 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    default:
      break;
 8006aa4:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	6839      	ldr	r1, [r7, #0]
 8006aae:	4618      	mov	r0, r3
 8006ab0:	f001 fc0c 	bl	80082cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a20      	ldr	r2, [pc, #128]	; (8006b3c <HAL_TIM_PWM_Stop_IT+0x12c>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d004      	beq.n	8006ac8 <HAL_TIM_PWM_Stop_IT+0xb8>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a1f      	ldr	r2, [pc, #124]	; (8006b40 <HAL_TIM_PWM_Stop_IT+0x130>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d101      	bne.n	8006acc <HAL_TIM_PWM_Stop_IT+0xbc>
 8006ac8:	2301      	movs	r3, #1
 8006aca:	e000      	b.n	8006ace <HAL_TIM_PWM_Stop_IT+0xbe>
 8006acc:	2300      	movs	r3, #0
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d017      	beq.n	8006b02 <HAL_TIM_PWM_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	6a1a      	ldr	r2, [r3, #32]
 8006ad8:	f241 1311 	movw	r3, #4369	; 0x1111
 8006adc:	4013      	ands	r3, r2
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d10f      	bne.n	8006b02 <HAL_TIM_PWM_Stop_IT+0xf2>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	6a1a      	ldr	r2, [r3, #32]
 8006ae8:	f240 4344 	movw	r3, #1092	; 0x444
 8006aec:	4013      	ands	r3, r2
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d107      	bne.n	8006b02 <HAL_TIM_PWM_Stop_IT+0xf2>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006b00:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	6a1a      	ldr	r2, [r3, #32]
 8006b08:	f241 1311 	movw	r3, #4369	; 0x1111
 8006b0c:	4013      	ands	r3, r2
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d10f      	bne.n	8006b32 <HAL_TIM_PWM_Stop_IT+0x122>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	6a1a      	ldr	r2, [r3, #32]
 8006b18:	f240 4344 	movw	r3, #1092	; 0x444
 8006b1c:	4013      	ands	r3, r2
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d107      	bne.n	8006b32 <HAL_TIM_PWM_Stop_IT+0x122>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f022 0201 	bic.w	r2, r2, #1
 8006b30:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006b32:	2300      	movs	r3, #0
}
 8006b34:	4618      	mov	r0, r3
 8006b36:	3708      	adds	r7, #8
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}
 8006b3c:	40010000 	.word	0x40010000
 8006b40:	40010400 	.word	0x40010400

08006b44 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b082      	sub	sp, #8
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d101      	bne.n	8006b56 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006b52:	2301      	movs	r3, #1
 8006b54:	e01d      	b.n	8006b92 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b5c:	b2db      	uxtb	r3, r3
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d106      	bne.n	8006b70 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2200      	movs	r2, #0
 8006b66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f7fb ffe0 	bl	8002b30 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2202      	movs	r2, #2
 8006b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681a      	ldr	r2, [r3, #0]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	3304      	adds	r3, #4
 8006b80:	4619      	mov	r1, r3
 8006b82:	4610      	mov	r0, r2
 8006b84:	f000 fe58 	bl	8007838 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006b90:	2300      	movs	r3, #0
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3708      	adds	r7, #8
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
	...

08006b9c <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b086      	sub	sp, #24
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	60f8      	str	r0, [r7, #12]
 8006ba4:	60b9      	str	r1, [r7, #8]
 8006ba6:	607a      	str	r2, [r7, #4]
 8006ba8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  if (htim->State == HAL_TIM_STATE_BUSY)
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bb0:	b2db      	uxtb	r3, r3
 8006bb2:	2b02      	cmp	r3, #2
 8006bb4:	d101      	bne.n	8006bba <HAL_TIM_IC_Start_DMA+0x1e>
  {
    return HAL_BUSY;
 8006bb6:	2302      	movs	r3, #2
 8006bb8:	e0e0      	b.n	8006d7c <HAL_TIM_IC_Start_DMA+0x1e0>
  }
  else if (htim->State == HAL_TIM_STATE_READY)
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bc0:	b2db      	uxtb	r3, r3
 8006bc2:	2b01      	cmp	r3, #1
 8006bc4:	d10b      	bne.n	8006bde <HAL_TIM_IC_Start_DMA+0x42>
  {
    if ((pData == NULL) && (Length > 0U))
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d104      	bne.n	8006bd6 <HAL_TIM_IC_Start_DMA+0x3a>
 8006bcc:	887b      	ldrh	r3, [r7, #2]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d001      	beq.n	8006bd6 <HAL_TIM_IC_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e0d2      	b.n	8006d7c <HAL_TIM_IC_Start_DMA+0x1e0>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2202      	movs	r2, #2
 8006bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  else
  {
    /* nothing to do */
  }

  switch (Channel)
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	2b0c      	cmp	r3, #12
 8006be2:	f200 80ad 	bhi.w	8006d40 <HAL_TIM_IC_Start_DMA+0x1a4>
 8006be6:	a201      	add	r2, pc, #4	; (adr r2, 8006bec <HAL_TIM_IC_Start_DMA+0x50>)
 8006be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bec:	08006c21 	.word	0x08006c21
 8006bf0:	08006d41 	.word	0x08006d41
 8006bf4:	08006d41 	.word	0x08006d41
 8006bf8:	08006d41 	.word	0x08006d41
 8006bfc:	08006c69 	.word	0x08006c69
 8006c00:	08006d41 	.word	0x08006d41
 8006c04:	08006d41 	.word	0x08006d41
 8006c08:	08006d41 	.word	0x08006d41
 8006c0c:	08006cb1 	.word	0x08006cb1
 8006c10:	08006d41 	.word	0x08006d41
 8006c14:	08006d41 	.word	0x08006d41
 8006c18:	08006d41 	.word	0x08006d41
 8006c1c:	08006cf9 	.word	0x08006cf9
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c24:	4a57      	ldr	r2, [pc, #348]	; (8006d84 <HAL_TIM_IC_Start_DMA+0x1e8>)
 8006c26:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c2c:	4a56      	ldr	r2, [pc, #344]	; (8006d88 <HAL_TIM_IC_Start_DMA+0x1ec>)
 8006c2e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c34:	4a55      	ldr	r2, [pc, #340]	; (8006d8c <HAL_TIM_IC_Start_DMA+0x1f0>)
 8006c36:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	3334      	adds	r3, #52	; 0x34
 8006c42:	4619      	mov	r1, r3
 8006c44:	687a      	ldr	r2, [r7, #4]
 8006c46:	887b      	ldrh	r3, [r7, #2]
 8006c48:	f7fd f932 	bl	8003eb0 <HAL_DMA_Start_IT>
 8006c4c:	4603      	mov	r3, r0
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d001      	beq.n	8006c56 <HAL_TIM_IC_Start_DMA+0xba>
      {
        return HAL_ERROR;
 8006c52:	2301      	movs	r3, #1
 8006c54:	e092      	b.n	8006d7c <HAL_TIM_IC_Start_DMA+0x1e0>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	68da      	ldr	r2, [r3, #12]
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c64:	60da      	str	r2, [r3, #12]
      break;
 8006c66:	e06c      	b.n	8006d42 <HAL_TIM_IC_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c6c:	4a45      	ldr	r2, [pc, #276]	; (8006d84 <HAL_TIM_IC_Start_DMA+0x1e8>)
 8006c6e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c74:	4a44      	ldr	r2, [pc, #272]	; (8006d88 <HAL_TIM_IC_Start_DMA+0x1ec>)
 8006c76:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c7c:	4a43      	ldr	r2, [pc, #268]	; (8006d8c <HAL_TIM_IC_Start_DMA+0x1f0>)
 8006c7e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK)
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	3338      	adds	r3, #56	; 0x38
 8006c8a:	4619      	mov	r1, r3
 8006c8c:	687a      	ldr	r2, [r7, #4]
 8006c8e:	887b      	ldrh	r3, [r7, #2]
 8006c90:	f7fd f90e 	bl	8003eb0 <HAL_DMA_Start_IT>
 8006c94:	4603      	mov	r3, r0
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d001      	beq.n	8006c9e <HAL_TIM_IC_Start_DMA+0x102>
      {
        return HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e06e      	b.n	8006d7c <HAL_TIM_IC_Start_DMA+0x1e0>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	68da      	ldr	r2, [r3, #12]
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006cac:	60da      	str	r2, [r3, #12]
      break;
 8006cae:	e048      	b.n	8006d42 <HAL_TIM_IC_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cb4:	4a33      	ldr	r2, [pc, #204]	; (8006d84 <HAL_TIM_IC_Start_DMA+0x1e8>)
 8006cb6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cbc:	4a32      	ldr	r2, [pc, #200]	; (8006d88 <HAL_TIM_IC_Start_DMA+0x1ec>)
 8006cbe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cc4:	4a31      	ldr	r2, [pc, #196]	; (8006d8c <HAL_TIM_IC_Start_DMA+0x1f0>)
 8006cc6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK)
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	333c      	adds	r3, #60	; 0x3c
 8006cd2:	4619      	mov	r1, r3
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	887b      	ldrh	r3, [r7, #2]
 8006cd8:	f7fd f8ea 	bl	8003eb0 <HAL_DMA_Start_IT>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d001      	beq.n	8006ce6 <HAL_TIM_IC_Start_DMA+0x14a>
      {
        return HAL_ERROR;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e04a      	b.n	8006d7c <HAL_TIM_IC_Start_DMA+0x1e0>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	68da      	ldr	r2, [r3, #12]
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006cf4:	60da      	str	r2, [r3, #12]
      break;
 8006cf6:	e024      	b.n	8006d42 <HAL_TIM_IC_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cfc:	4a21      	ldr	r2, [pc, #132]	; (8006d84 <HAL_TIM_IC_Start_DMA+0x1e8>)
 8006cfe:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d04:	4a20      	ldr	r2, [pc, #128]	; (8006d88 <HAL_TIM_IC_Start_DMA+0x1ec>)
 8006d06:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d0c:	4a1f      	ldr	r2, [pc, #124]	; (8006d8c <HAL_TIM_IC_Start_DMA+0x1f0>)
 8006d0e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK)
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	3340      	adds	r3, #64	; 0x40
 8006d1a:	4619      	mov	r1, r3
 8006d1c:	687a      	ldr	r2, [r7, #4]
 8006d1e:	887b      	ldrh	r3, [r7, #2]
 8006d20:	f7fd f8c6 	bl	8003eb0 <HAL_DMA_Start_IT>
 8006d24:	4603      	mov	r3, r0
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d001      	beq.n	8006d2e <HAL_TIM_IC_Start_DMA+0x192>
      {
        return HAL_ERROR;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	e026      	b.n	8006d7c <HAL_TIM_IC_Start_DMA+0x1e0>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	68da      	ldr	r2, [r3, #12]
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006d3c:	60da      	str	r2, [r3, #12]
      break;
 8006d3e:	e000      	b.n	8006d42 <HAL_TIM_IC_Start_DMA+0x1a6>
    }

    default:
      break;
 8006d40:	bf00      	nop
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	2201      	movs	r2, #1
 8006d48:	68b9      	ldr	r1, [r7, #8]
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f001 fabe 	bl	80082cc <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	689a      	ldr	r2, [r3, #8]
 8006d56:	4b0e      	ldr	r3, [pc, #56]	; (8006d90 <HAL_TIM_IC_Start_DMA+0x1f4>)
 8006d58:	4013      	ands	r3, r2
 8006d5a:	617b      	str	r3, [r7, #20]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	2b06      	cmp	r3, #6
 8006d60:	d00b      	beq.n	8006d7a <HAL_TIM_IC_Start_DMA+0x1de>
 8006d62:	697b      	ldr	r3, [r7, #20]
 8006d64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d68:	d007      	beq.n	8006d7a <HAL_TIM_IC_Start_DMA+0x1de>
  {
    __HAL_TIM_ENABLE(htim);
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f042 0201 	orr.w	r2, r2, #1
 8006d78:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3718      	adds	r7, #24
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}
 8006d84:	08007759 	.word	0x08007759
 8006d88:	080077c9 	.word	0x080077c9
 8006d8c:	08007735 	.word	0x08007735
 8006d90:	00010007 	.word	0x00010007

08006d94 <HAL_TIM_IC_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b082      	sub	sp, #8
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
 8006d9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  switch (Channel)
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	2b0c      	cmp	r3, #12
 8006da2:	d855      	bhi.n	8006e50 <HAL_TIM_IC_Stop_DMA+0xbc>
 8006da4:	a201      	add	r2, pc, #4	; (adr r2, 8006dac <HAL_TIM_IC_Stop_DMA+0x18>)
 8006da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006daa:	bf00      	nop
 8006dac:	08006de1 	.word	0x08006de1
 8006db0:	08006e51 	.word	0x08006e51
 8006db4:	08006e51 	.word	0x08006e51
 8006db8:	08006e51 	.word	0x08006e51
 8006dbc:	08006dfd 	.word	0x08006dfd
 8006dc0:	08006e51 	.word	0x08006e51
 8006dc4:	08006e51 	.word	0x08006e51
 8006dc8:	08006e51 	.word	0x08006e51
 8006dcc:	08006e19 	.word	0x08006e19
 8006dd0:	08006e51 	.word	0x08006e51
 8006dd4:	08006e51 	.word	0x08006e51
 8006dd8:	08006e51 	.word	0x08006e51
 8006ddc:	08006e35 	.word	0x08006e35
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	68da      	ldr	r2, [r3, #12]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006dee:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df4:	4618      	mov	r0, r3
 8006df6:	f7fd f8bb 	bl	8003f70 <HAL_DMA_Abort_IT>
      break;
 8006dfa:	e02a      	b.n	8006e52 <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	68da      	ldr	r2, [r3, #12]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e0a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e10:	4618      	mov	r0, r3
 8006e12:	f7fd f8ad 	bl	8003f70 <HAL_DMA_Abort_IT>
      break;
 8006e16:	e01c      	b.n	8006e52 <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	68da      	ldr	r2, [r3, #12]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006e26:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	f7fd f89f 	bl	8003f70 <HAL_DMA_Abort_IT>
      break;
 8006e32:	e00e      	b.n	8006e52 <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	68da      	ldr	r2, [r3, #12]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006e42:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e48:	4618      	mov	r0, r3
 8006e4a:	f7fd f891 	bl	8003f70 <HAL_DMA_Abort_IT>
      break;
 8006e4e:	e000      	b.n	8006e52 <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    default:
      break;
 8006e50:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	2200      	movs	r2, #0
 8006e58:	6839      	ldr	r1, [r7, #0]
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f001 fa36 	bl	80082cc <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	6a1a      	ldr	r2, [r3, #32]
 8006e66:	f241 1311 	movw	r3, #4369	; 0x1111
 8006e6a:	4013      	ands	r3, r2
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d10f      	bne.n	8006e90 <HAL_TIM_IC_Stop_DMA+0xfc>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	6a1a      	ldr	r2, [r3, #32]
 8006e76:	f240 4344 	movw	r3, #1092	; 0x444
 8006e7a:	4013      	ands	r3, r2
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d107      	bne.n	8006e90 <HAL_TIM_IC_Stop_DMA+0xfc>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	681a      	ldr	r2, [r3, #0]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f022 0201 	bic.w	r2, r2, #1
 8006e8e:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006e98:	2300      	movs	r3, #0
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3708      	adds	r7, #8
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	bf00      	nop

08006ea4 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b082      	sub	sp, #8
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
 8006eac:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d101      	bne.n	8006eb8 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	e02d      	b.n	8006f14 <HAL_TIM_OnePulse_Init+0x70>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d106      	bne.n	8006ed2 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f000 f825 	bl	8006f1c <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2202      	movs	r2, #2
 8006ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	3304      	adds	r3, #4
 8006ee2:	4619      	mov	r1, r3
 8006ee4:	4610      	mov	r0, r2
 8006ee6:	f000 fca7 	bl	8007838 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f022 0208 	bic.w	r2, r2, #8
 8006ef8:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	6819      	ldr	r1, [r3, #0]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	683a      	ldr	r2, [r7, #0]
 8006f06:	430a      	orrs	r2, r1
 8006f08:	601a      	str	r2, [r3, #0]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f12:	2300      	movs	r3, #0
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	3708      	adds	r7, #8
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}

08006f1c <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b083      	sub	sp, #12
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8006f24:	bf00      	nop
 8006f26:	370c      	adds	r7, #12
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2e:	4770      	bx	lr

08006f30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b082      	sub	sp, #8
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	691b      	ldr	r3, [r3, #16]
 8006f3e:	f003 0302 	and.w	r3, r3, #2
 8006f42:	2b02      	cmp	r3, #2
 8006f44:	d122      	bne.n	8006f8c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	68db      	ldr	r3, [r3, #12]
 8006f4c:	f003 0302 	and.w	r3, r3, #2
 8006f50:	2b02      	cmp	r3, #2
 8006f52:	d11b      	bne.n	8006f8c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f06f 0202 	mvn.w	r2, #2
 8006f5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2201      	movs	r2, #1
 8006f62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	699b      	ldr	r3, [r3, #24]
 8006f6a:	f003 0303 	and.w	r3, r3, #3
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d003      	beq.n	8006f7a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f7fa fe66 	bl	8001c44 <HAL_TIM_IC_CaptureCallback>
 8006f78:	e005      	b.n	8006f86 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f7a:	6878      	ldr	r0, [r7, #4]
 8006f7c:	f000 fba8 	bl	80076d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f000 fbb9 	bl	80076f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	691b      	ldr	r3, [r3, #16]
 8006f92:	f003 0304 	and.w	r3, r3, #4
 8006f96:	2b04      	cmp	r3, #4
 8006f98:	d122      	bne.n	8006fe0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	68db      	ldr	r3, [r3, #12]
 8006fa0:	f003 0304 	and.w	r3, r3, #4
 8006fa4:	2b04      	cmp	r3, #4
 8006fa6:	d11b      	bne.n	8006fe0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f06f 0204 	mvn.w	r2, #4
 8006fb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2202      	movs	r2, #2
 8006fb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	699b      	ldr	r3, [r3, #24]
 8006fbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d003      	beq.n	8006fce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f7fa fe3c 	bl	8001c44 <HAL_TIM_IC_CaptureCallback>
 8006fcc:	e005      	b.n	8006fda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f000 fb7e 	bl	80076d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f000 fb8f 	bl	80076f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	691b      	ldr	r3, [r3, #16]
 8006fe6:	f003 0308 	and.w	r3, r3, #8
 8006fea:	2b08      	cmp	r3, #8
 8006fec:	d122      	bne.n	8007034 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	68db      	ldr	r3, [r3, #12]
 8006ff4:	f003 0308 	and.w	r3, r3, #8
 8006ff8:	2b08      	cmp	r3, #8
 8006ffa:	d11b      	bne.n	8007034 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f06f 0208 	mvn.w	r2, #8
 8007004:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2204      	movs	r2, #4
 800700a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	69db      	ldr	r3, [r3, #28]
 8007012:	f003 0303 	and.w	r3, r3, #3
 8007016:	2b00      	cmp	r3, #0
 8007018:	d003      	beq.n	8007022 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f7fa fe12 	bl	8001c44 <HAL_TIM_IC_CaptureCallback>
 8007020:	e005      	b.n	800702e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f000 fb54 	bl	80076d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007028:	6878      	ldr	r0, [r7, #4]
 800702a:	f000 fb65 	bl	80076f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2200      	movs	r2, #0
 8007032:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	691b      	ldr	r3, [r3, #16]
 800703a:	f003 0310 	and.w	r3, r3, #16
 800703e:	2b10      	cmp	r3, #16
 8007040:	d122      	bne.n	8007088 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	68db      	ldr	r3, [r3, #12]
 8007048:	f003 0310 	and.w	r3, r3, #16
 800704c:	2b10      	cmp	r3, #16
 800704e:	d11b      	bne.n	8007088 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f06f 0210 	mvn.w	r2, #16
 8007058:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2208      	movs	r2, #8
 800705e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	69db      	ldr	r3, [r3, #28]
 8007066:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800706a:	2b00      	cmp	r3, #0
 800706c:	d003      	beq.n	8007076 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f7fa fde8 	bl	8001c44 <HAL_TIM_IC_CaptureCallback>
 8007074:	e005      	b.n	8007082 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f000 fb2a 	bl	80076d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800707c:	6878      	ldr	r0, [r7, #4]
 800707e:	f000 fb3b 	bl	80076f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	691b      	ldr	r3, [r3, #16]
 800708e:	f003 0301 	and.w	r3, r3, #1
 8007092:	2b01      	cmp	r3, #1
 8007094:	d10e      	bne.n	80070b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	68db      	ldr	r3, [r3, #12]
 800709c:	f003 0301 	and.w	r3, r3, #1
 80070a0:	2b01      	cmp	r3, #1
 80070a2:	d107      	bne.n	80070b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f06f 0201 	mvn.w	r2, #1
 80070ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f7fa fb98 	bl	80017e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	691b      	ldr	r3, [r3, #16]
 80070ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070be:	2b80      	cmp	r3, #128	; 0x80
 80070c0:	d10e      	bne.n	80070e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	68db      	ldr	r3, [r3, #12]
 80070c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070cc:	2b80      	cmp	r3, #128	; 0x80
 80070ce:	d107      	bne.n	80070e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80070d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f001 fa32 	bl	8008544 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	691b      	ldr	r3, [r3, #16]
 80070e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070ee:	d10e      	bne.n	800710e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	68db      	ldr	r3, [r3, #12]
 80070f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070fa:	2b80      	cmp	r3, #128	; 0x80
 80070fc:	d107      	bne.n	800710e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007106:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f001 fa25 	bl	8008558 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	691b      	ldr	r3, [r3, #16]
 8007114:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007118:	2b40      	cmp	r3, #64	; 0x40
 800711a:	d10e      	bne.n	800713a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	68db      	ldr	r3, [r3, #12]
 8007122:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007126:	2b40      	cmp	r3, #64	; 0x40
 8007128:	d107      	bne.n	800713a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007132:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f000 fae9 	bl	800770c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	691b      	ldr	r3, [r3, #16]
 8007140:	f003 0320 	and.w	r3, r3, #32
 8007144:	2b20      	cmp	r3, #32
 8007146:	d10e      	bne.n	8007166 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	68db      	ldr	r3, [r3, #12]
 800714e:	f003 0320 	and.w	r3, r3, #32
 8007152:	2b20      	cmp	r3, #32
 8007154:	d107      	bne.n	8007166 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f06f 0220 	mvn.w	r2, #32
 800715e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f001 f9e5 	bl	8008530 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007166:	bf00      	nop
 8007168:	3708      	adds	r7, #8
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}

0800716e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800716e:	b580      	push	{r7, lr}
 8007170:	b084      	sub	sp, #16
 8007172:	af00      	add	r7, sp, #0
 8007174:	60f8      	str	r0, [r7, #12]
 8007176:	60b9      	str	r1, [r7, #8]
 8007178:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007180:	2b01      	cmp	r3, #1
 8007182:	d101      	bne.n	8007188 <HAL_TIM_IC_ConfigChannel+0x1a>
 8007184:	2302      	movs	r3, #2
 8007186:	e08a      	b.n	800729e <HAL_TIM_IC_ConfigChannel+0x130>
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2201      	movs	r2, #1
 800718c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2202      	movs	r2, #2
 8007194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d11b      	bne.n	80071d6 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	6818      	ldr	r0, [r3, #0]
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	6819      	ldr	r1, [r3, #0]
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	685a      	ldr	r2, [r3, #4]
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	68db      	ldr	r3, [r3, #12]
 80071ae:	f000 fec9 	bl	8007f44 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	699a      	ldr	r2, [r3, #24]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f022 020c 	bic.w	r2, r2, #12
 80071c0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	6999      	ldr	r1, [r3, #24]
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	689a      	ldr	r2, [r3, #8]
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	430a      	orrs	r2, r1
 80071d2:	619a      	str	r2, [r3, #24]
 80071d4:	e05a      	b.n	800728c <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2b04      	cmp	r3, #4
 80071da:	d11c      	bne.n	8007216 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	6818      	ldr	r0, [r3, #0]
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	6819      	ldr	r1, [r3, #0]
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	685a      	ldr	r2, [r3, #4]
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	68db      	ldr	r3, [r3, #12]
 80071ec:	f000 ff4d 	bl	800808a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	699a      	ldr	r2, [r3, #24]
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80071fe:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	6999      	ldr	r1, [r3, #24]
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	689b      	ldr	r3, [r3, #8]
 800720a:	021a      	lsls	r2, r3, #8
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	430a      	orrs	r2, r1
 8007212:	619a      	str	r2, [r3, #24]
 8007214:	e03a      	b.n	800728c <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2b08      	cmp	r3, #8
 800721a:	d11b      	bne.n	8007254 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	6818      	ldr	r0, [r3, #0]
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	6819      	ldr	r1, [r3, #0]
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	685a      	ldr	r2, [r3, #4]
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	68db      	ldr	r3, [r3, #12]
 800722c:	f000 ff9a 	bl	8008164 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	69da      	ldr	r2, [r3, #28]
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f022 020c 	bic.w	r2, r2, #12
 800723e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	69d9      	ldr	r1, [r3, #28]
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	689a      	ldr	r2, [r3, #8]
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	430a      	orrs	r2, r1
 8007250:	61da      	str	r2, [r3, #28]
 8007252:	e01b      	b.n	800728c <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	6818      	ldr	r0, [r3, #0]
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	6819      	ldr	r1, [r3, #0]
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	685a      	ldr	r2, [r3, #4]
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	68db      	ldr	r3, [r3, #12]
 8007264:	f000 ffba 	bl	80081dc <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	69da      	ldr	r2, [r3, #28]
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007276:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	69d9      	ldr	r1, [r3, #28]
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	689b      	ldr	r3, [r3, #8]
 8007282:	021a      	lsls	r2, r3, #8
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	430a      	orrs	r2, r1
 800728a:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	2201      	movs	r2, #1
 8007290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2200      	movs	r2, #0
 8007298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800729c:	2300      	movs	r3, #0
}
 800729e:	4618      	mov	r0, r3
 80072a0:	3710      	adds	r7, #16
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd80      	pop	{r7, pc}
	...

080072a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b084      	sub	sp, #16
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	60f8      	str	r0, [r7, #12]
 80072b0:	60b9      	str	r1, [r7, #8]
 80072b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072ba:	2b01      	cmp	r3, #1
 80072bc:	d101      	bne.n	80072c2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80072be:	2302      	movs	r3, #2
 80072c0:	e105      	b.n	80074ce <HAL_TIM_PWM_ConfigChannel+0x226>
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2201      	movs	r2, #1
 80072c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2202      	movs	r2, #2
 80072ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2b14      	cmp	r3, #20
 80072d6:	f200 80f0 	bhi.w	80074ba <HAL_TIM_PWM_ConfigChannel+0x212>
 80072da:	a201      	add	r2, pc, #4	; (adr r2, 80072e0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80072dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072e0:	08007335 	.word	0x08007335
 80072e4:	080074bb 	.word	0x080074bb
 80072e8:	080074bb 	.word	0x080074bb
 80072ec:	080074bb 	.word	0x080074bb
 80072f0:	08007375 	.word	0x08007375
 80072f4:	080074bb 	.word	0x080074bb
 80072f8:	080074bb 	.word	0x080074bb
 80072fc:	080074bb 	.word	0x080074bb
 8007300:	080073b7 	.word	0x080073b7
 8007304:	080074bb 	.word	0x080074bb
 8007308:	080074bb 	.word	0x080074bb
 800730c:	080074bb 	.word	0x080074bb
 8007310:	080073f7 	.word	0x080073f7
 8007314:	080074bb 	.word	0x080074bb
 8007318:	080074bb 	.word	0x080074bb
 800731c:	080074bb 	.word	0x080074bb
 8007320:	08007439 	.word	0x08007439
 8007324:	080074bb 	.word	0x080074bb
 8007328:	080074bb 	.word	0x080074bb
 800732c:	080074bb 	.word	0x080074bb
 8007330:	08007479 	.word	0x08007479
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	68b9      	ldr	r1, [r7, #8]
 800733a:	4618      	mov	r0, r3
 800733c:	f000 fb1c 	bl	8007978 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	699a      	ldr	r2, [r3, #24]
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f042 0208 	orr.w	r2, r2, #8
 800734e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	699a      	ldr	r2, [r3, #24]
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f022 0204 	bic.w	r2, r2, #4
 800735e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	6999      	ldr	r1, [r3, #24]
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	691a      	ldr	r2, [r3, #16]
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	430a      	orrs	r2, r1
 8007370:	619a      	str	r2, [r3, #24]
      break;
 8007372:	e0a3      	b.n	80074bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	68b9      	ldr	r1, [r7, #8]
 800737a:	4618      	mov	r0, r3
 800737c:	f000 fb6e 	bl	8007a5c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	699a      	ldr	r2, [r3, #24]
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800738e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	699a      	ldr	r2, [r3, #24]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800739e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	6999      	ldr	r1, [r3, #24]
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	691b      	ldr	r3, [r3, #16]
 80073aa:	021a      	lsls	r2, r3, #8
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	430a      	orrs	r2, r1
 80073b2:	619a      	str	r2, [r3, #24]
      break;
 80073b4:	e082      	b.n	80074bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	68b9      	ldr	r1, [r7, #8]
 80073bc:	4618      	mov	r0, r3
 80073be:	f000 fbc5 	bl	8007b4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	69da      	ldr	r2, [r3, #28]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f042 0208 	orr.w	r2, r2, #8
 80073d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	69da      	ldr	r2, [r3, #28]
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f022 0204 	bic.w	r2, r2, #4
 80073e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	69d9      	ldr	r1, [r3, #28]
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	691a      	ldr	r2, [r3, #16]
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	430a      	orrs	r2, r1
 80073f2:	61da      	str	r2, [r3, #28]
      break;
 80073f4:	e062      	b.n	80074bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	68b9      	ldr	r1, [r7, #8]
 80073fc:	4618      	mov	r0, r3
 80073fe:	f000 fc1b 	bl	8007c38 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	69da      	ldr	r2, [r3, #28]
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007410:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	69da      	ldr	r2, [r3, #28]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007420:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	69d9      	ldr	r1, [r3, #28]
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	691b      	ldr	r3, [r3, #16]
 800742c:	021a      	lsls	r2, r3, #8
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	430a      	orrs	r2, r1
 8007434:	61da      	str	r2, [r3, #28]
      break;
 8007436:	e041      	b.n	80074bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	68b9      	ldr	r1, [r7, #8]
 800743e:	4618      	mov	r0, r3
 8007440:	f000 fc52 	bl	8007ce8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f042 0208 	orr.w	r2, r2, #8
 8007452:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f022 0204 	bic.w	r2, r2, #4
 8007462:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	691a      	ldr	r2, [r3, #16]
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	430a      	orrs	r2, r1
 8007474:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007476:	e021      	b.n	80074bc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	68b9      	ldr	r1, [r7, #8]
 800747e:	4618      	mov	r0, r3
 8007480:	f000 fc84 	bl	8007d8c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007492:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074a2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	691b      	ldr	r3, [r3, #16]
 80074ae:	021a      	lsls	r2, r3, #8
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	430a      	orrs	r2, r1
 80074b6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80074b8:	e000      	b.n	80074bc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 80074ba:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2201      	movs	r2, #1
 80074c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	2200      	movs	r2, #0
 80074c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80074cc:	2300      	movs	r3, #0
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3710      	adds	r7, #16
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}
 80074d6:	bf00      	nop

080074d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
 80074e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	d101      	bne.n	80074f0 <HAL_TIM_ConfigClockSource+0x18>
 80074ec:	2302      	movs	r3, #2
 80074ee:	e0a6      	b.n	800763e <HAL_TIM_ConfigClockSource+0x166>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2201      	movs	r2, #1
 80074f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2202      	movs	r2, #2
 80074fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007508:	68fa      	ldr	r2, [r7, #12]
 800750a:	4b4f      	ldr	r3, [pc, #316]	; (8007648 <HAL_TIM_ConfigClockSource+0x170>)
 800750c:	4013      	ands	r3, r2
 800750e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007516:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	68fa      	ldr	r2, [r7, #12]
 800751e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	2b40      	cmp	r3, #64	; 0x40
 8007526:	d067      	beq.n	80075f8 <HAL_TIM_ConfigClockSource+0x120>
 8007528:	2b40      	cmp	r3, #64	; 0x40
 800752a:	d80b      	bhi.n	8007544 <HAL_TIM_ConfigClockSource+0x6c>
 800752c:	2b10      	cmp	r3, #16
 800752e:	d073      	beq.n	8007618 <HAL_TIM_ConfigClockSource+0x140>
 8007530:	2b10      	cmp	r3, #16
 8007532:	d802      	bhi.n	800753a <HAL_TIM_ConfigClockSource+0x62>
 8007534:	2b00      	cmp	r3, #0
 8007536:	d06f      	beq.n	8007618 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8007538:	e078      	b.n	800762c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800753a:	2b20      	cmp	r3, #32
 800753c:	d06c      	beq.n	8007618 <HAL_TIM_ConfigClockSource+0x140>
 800753e:	2b30      	cmp	r3, #48	; 0x30
 8007540:	d06a      	beq.n	8007618 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8007542:	e073      	b.n	800762c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007544:	2b70      	cmp	r3, #112	; 0x70
 8007546:	d00d      	beq.n	8007564 <HAL_TIM_ConfigClockSource+0x8c>
 8007548:	2b70      	cmp	r3, #112	; 0x70
 800754a:	d804      	bhi.n	8007556 <HAL_TIM_ConfigClockSource+0x7e>
 800754c:	2b50      	cmp	r3, #80	; 0x50
 800754e:	d033      	beq.n	80075b8 <HAL_TIM_ConfigClockSource+0xe0>
 8007550:	2b60      	cmp	r3, #96	; 0x60
 8007552:	d041      	beq.n	80075d8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8007554:	e06a      	b.n	800762c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007556:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800755a:	d066      	beq.n	800762a <HAL_TIM_ConfigClockSource+0x152>
 800755c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007560:	d017      	beq.n	8007592 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8007562:	e063      	b.n	800762c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6818      	ldr	r0, [r3, #0]
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	6899      	ldr	r1, [r3, #8]
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	685a      	ldr	r2, [r3, #4]
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	68db      	ldr	r3, [r3, #12]
 8007574:	f000 fe8a 	bl	800828c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	689b      	ldr	r3, [r3, #8]
 800757e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007586:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	68fa      	ldr	r2, [r7, #12]
 800758e:	609a      	str	r2, [r3, #8]
      break;
 8007590:	e04c      	b.n	800762c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6818      	ldr	r0, [r3, #0]
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	6899      	ldr	r1, [r3, #8]
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	685a      	ldr	r2, [r3, #4]
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	68db      	ldr	r3, [r3, #12]
 80075a2:	f000 fe73 	bl	800828c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	689a      	ldr	r2, [r3, #8]
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80075b4:	609a      	str	r2, [r3, #8]
      break;
 80075b6:	e039      	b.n	800762c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6818      	ldr	r0, [r3, #0]
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	6859      	ldr	r1, [r3, #4]
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	68db      	ldr	r3, [r3, #12]
 80075c4:	461a      	mov	r2, r3
 80075c6:	f000 fd31 	bl	800802c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	2150      	movs	r1, #80	; 0x50
 80075d0:	4618      	mov	r0, r3
 80075d2:	f000 fe40 	bl	8008256 <TIM_ITRx_SetConfig>
      break;
 80075d6:	e029      	b.n	800762c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6818      	ldr	r0, [r3, #0]
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	6859      	ldr	r1, [r3, #4]
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	68db      	ldr	r3, [r3, #12]
 80075e4:	461a      	mov	r2, r3
 80075e6:	f000 fd8d 	bl	8008104 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	2160      	movs	r1, #96	; 0x60
 80075f0:	4618      	mov	r0, r3
 80075f2:	f000 fe30 	bl	8008256 <TIM_ITRx_SetConfig>
      break;
 80075f6:	e019      	b.n	800762c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6818      	ldr	r0, [r3, #0]
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	6859      	ldr	r1, [r3, #4]
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	68db      	ldr	r3, [r3, #12]
 8007604:	461a      	mov	r2, r3
 8007606:	f000 fd11 	bl	800802c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	2140      	movs	r1, #64	; 0x40
 8007610:	4618      	mov	r0, r3
 8007612:	f000 fe20 	bl	8008256 <TIM_ITRx_SetConfig>
      break;
 8007616:	e009      	b.n	800762c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681a      	ldr	r2, [r3, #0]
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4619      	mov	r1, r3
 8007622:	4610      	mov	r0, r2
 8007624:	f000 fe17 	bl	8008256 <TIM_ITRx_SetConfig>
      break;
 8007628:	e000      	b.n	800762c <HAL_TIM_ConfigClockSource+0x154>
      break;
 800762a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2201      	movs	r2, #1
 8007630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800763c:	2300      	movs	r3, #0
}
 800763e:	4618      	mov	r0, r3
 8007640:	3710      	adds	r7, #16
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}
 8007646:	bf00      	nop
 8007648:	fffeff88 	.word	0xfffeff88

0800764c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b082      	sub	sp, #8
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
 8007654:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800765c:	2b01      	cmp	r3, #1
 800765e:	d101      	bne.n	8007664 <HAL_TIM_SlaveConfigSynchro+0x18>
 8007660:	2302      	movs	r3, #2
 8007662:	e031      	b.n	80076c8 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2201      	movs	r2, #1
 8007668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2202      	movs	r2, #2
 8007670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007674:	6839      	ldr	r1, [r7, #0]
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f000 fbdc 	bl	8007e34 <TIM_SlaveTimer_SetConfig>
 800767c:	4603      	mov	r3, r0
 800767e:	2b00      	cmp	r3, #0
 8007680:	d009      	beq.n	8007696 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2201      	movs	r2, #1
 8007686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2200      	movs	r2, #0
 800768e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8007692:	2301      	movs	r3, #1
 8007694:	e018      	b.n	80076c8 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	68da      	ldr	r2, [r3, #12]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076a4:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	68da      	ldr	r2, [r3, #12]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80076b4:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2201      	movs	r2, #1
 80076ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2200      	movs	r2, #0
 80076c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80076c6:	2300      	movs	r3, #0
}
 80076c8:	4618      	mov	r0, r3
 80076ca:	3708      	adds	r7, #8
 80076cc:	46bd      	mov	sp, r7
 80076ce:	bd80      	pop	{r7, pc}

080076d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b083      	sub	sp, #12
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076d8:	bf00      	nop
 80076da:	370c      	adds	r7, #12
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr

080076e4 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b083      	sub	sp, #12
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80076ec:	bf00      	nop
 80076ee:	370c      	adds	r7, #12
 80076f0:	46bd      	mov	sp, r7
 80076f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f6:	4770      	bx	lr

080076f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80076f8:	b480      	push	{r7}
 80076fa:	b083      	sub	sp, #12
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007700:	bf00      	nop
 8007702:	370c      	adds	r7, #12
 8007704:	46bd      	mov	sp, r7
 8007706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770a:	4770      	bx	lr

0800770c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800770c:	b480      	push	{r7}
 800770e:	b083      	sub	sp, #12
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007714:	bf00      	nop
 8007716:	370c      	adds	r7, #12
 8007718:	46bd      	mov	sp, r7
 800771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771e:	4770      	bx	lr

08007720 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8007720:	b480      	push	{r7}
 8007722:	b083      	sub	sp, #12
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007728:	bf00      	nop
 800772a:	370c      	adds	r7, #12
 800772c:	46bd      	mov	sp, r7
 800772e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007732:	4770      	bx	lr

08007734 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b084      	sub	sp, #16
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007740:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2201      	movs	r2, #1
 8007746:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800774a:	68f8      	ldr	r0, [r7, #12]
 800774c:	f7ff ffe8 	bl	8007720 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 8007750:	bf00      	nop
 8007752:	3710      	adds	r7, #16
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}

08007758 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b084      	sub	sp, #16
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007764:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	2201      	movs	r2, #1
 800776a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007772:	687a      	ldr	r2, [r7, #4]
 8007774:	429a      	cmp	r2, r3
 8007776:	d103      	bne.n	8007780 <TIM_DMACaptureCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	2201      	movs	r2, #1
 800777c:	771a      	strb	r2, [r3, #28]
 800777e:	e019      	b.n	80077b4 <TIM_DMACaptureCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007784:	687a      	ldr	r2, [r7, #4]
 8007786:	429a      	cmp	r2, r3
 8007788:	d103      	bne.n	8007792 <TIM_DMACaptureCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	2202      	movs	r2, #2
 800778e:	771a      	strb	r2, [r3, #28]
 8007790:	e010      	b.n	80077b4 <TIM_DMACaptureCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007796:	687a      	ldr	r2, [r7, #4]
 8007798:	429a      	cmp	r2, r3
 800779a:	d103      	bne.n	80077a4 <TIM_DMACaptureCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2204      	movs	r2, #4
 80077a0:	771a      	strb	r2, [r3, #28]
 80077a2:	e007      	b.n	80077b4 <TIM_DMACaptureCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077a8:	687a      	ldr	r2, [r7, #4]
 80077aa:	429a      	cmp	r2, r3
 80077ac:	d102      	bne.n	80077b4 <TIM_DMACaptureCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	2208      	movs	r2, #8
 80077b2:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 80077b4:	68f8      	ldr	r0, [r7, #12]
 80077b6:	f7fa fa45 	bl	8001c44 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2200      	movs	r2, #0
 80077be:	771a      	strb	r2, [r3, #28]
}
 80077c0:	bf00      	nop
 80077c2:	3710      	adds	r7, #16
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}

080077c8 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b084      	sub	sp, #16
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077d4:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2201      	movs	r2, #1
 80077da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077e2:	687a      	ldr	r2, [r7, #4]
 80077e4:	429a      	cmp	r2, r3
 80077e6:	d103      	bne.n	80077f0 <TIM_DMACaptureHalfCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2201      	movs	r2, #1
 80077ec:	771a      	strb	r2, [r3, #28]
 80077ee:	e019      	b.n	8007824 <TIM_DMACaptureHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077f4:	687a      	ldr	r2, [r7, #4]
 80077f6:	429a      	cmp	r2, r3
 80077f8:	d103      	bne.n	8007802 <TIM_DMACaptureHalfCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2202      	movs	r2, #2
 80077fe:	771a      	strb	r2, [r3, #28]
 8007800:	e010      	b.n	8007824 <TIM_DMACaptureHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007806:	687a      	ldr	r2, [r7, #4]
 8007808:	429a      	cmp	r2, r3
 800780a:	d103      	bne.n	8007814 <TIM_DMACaptureHalfCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2204      	movs	r2, #4
 8007810:	771a      	strb	r2, [r3, #28]
 8007812:	e007      	b.n	8007824 <TIM_DMACaptureHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007818:	687a      	ldr	r2, [r7, #4]
 800781a:	429a      	cmp	r2, r3
 800781c:	d102      	bne.n	8007824 <TIM_DMACaptureHalfCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2208      	movs	r2, #8
 8007822:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8007824:	68f8      	ldr	r0, [r7, #12]
 8007826:	f7ff ff5d 	bl	80076e4 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2200      	movs	r2, #0
 800782e:	771a      	strb	r2, [r3, #28]
}
 8007830:	bf00      	nop
 8007832:	3710      	adds	r7, #16
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}

08007838 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007838:	b480      	push	{r7}
 800783a:	b085      	sub	sp, #20
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
 8007840:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	4a40      	ldr	r2, [pc, #256]	; (800794c <TIM_Base_SetConfig+0x114>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d013      	beq.n	8007878 <TIM_Base_SetConfig+0x40>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007856:	d00f      	beq.n	8007878 <TIM_Base_SetConfig+0x40>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	4a3d      	ldr	r2, [pc, #244]	; (8007950 <TIM_Base_SetConfig+0x118>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d00b      	beq.n	8007878 <TIM_Base_SetConfig+0x40>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	4a3c      	ldr	r2, [pc, #240]	; (8007954 <TIM_Base_SetConfig+0x11c>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d007      	beq.n	8007878 <TIM_Base_SetConfig+0x40>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	4a3b      	ldr	r2, [pc, #236]	; (8007958 <TIM_Base_SetConfig+0x120>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d003      	beq.n	8007878 <TIM_Base_SetConfig+0x40>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	4a3a      	ldr	r2, [pc, #232]	; (800795c <TIM_Base_SetConfig+0x124>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d108      	bne.n	800788a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800787e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	68fa      	ldr	r2, [r7, #12]
 8007886:	4313      	orrs	r3, r2
 8007888:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	4a2f      	ldr	r2, [pc, #188]	; (800794c <TIM_Base_SetConfig+0x114>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d02b      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007898:	d027      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	4a2c      	ldr	r2, [pc, #176]	; (8007950 <TIM_Base_SetConfig+0x118>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d023      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	4a2b      	ldr	r2, [pc, #172]	; (8007954 <TIM_Base_SetConfig+0x11c>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d01f      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	4a2a      	ldr	r2, [pc, #168]	; (8007958 <TIM_Base_SetConfig+0x120>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d01b      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	4a29      	ldr	r2, [pc, #164]	; (800795c <TIM_Base_SetConfig+0x124>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d017      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	4a28      	ldr	r2, [pc, #160]	; (8007960 <TIM_Base_SetConfig+0x128>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d013      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	4a27      	ldr	r2, [pc, #156]	; (8007964 <TIM_Base_SetConfig+0x12c>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d00f      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	4a26      	ldr	r2, [pc, #152]	; (8007968 <TIM_Base_SetConfig+0x130>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d00b      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	4a25      	ldr	r2, [pc, #148]	; (800796c <TIM_Base_SetConfig+0x134>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d007      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	4a24      	ldr	r2, [pc, #144]	; (8007970 <TIM_Base_SetConfig+0x138>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d003      	beq.n	80078ea <TIM_Base_SetConfig+0xb2>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	4a23      	ldr	r2, [pc, #140]	; (8007974 <TIM_Base_SetConfig+0x13c>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d108      	bne.n	80078fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	68db      	ldr	r3, [r3, #12]
 80078f6:	68fa      	ldr	r2, [r7, #12]
 80078f8:	4313      	orrs	r3, r2
 80078fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	695b      	ldr	r3, [r3, #20]
 8007906:	4313      	orrs	r3, r2
 8007908:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	68fa      	ldr	r2, [r7, #12]
 800790e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	689a      	ldr	r2, [r3, #8]
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	681a      	ldr	r2, [r3, #0]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	4a0a      	ldr	r2, [pc, #40]	; (800794c <TIM_Base_SetConfig+0x114>)
 8007924:	4293      	cmp	r3, r2
 8007926:	d003      	beq.n	8007930 <TIM_Base_SetConfig+0xf8>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	4a0c      	ldr	r2, [pc, #48]	; (800795c <TIM_Base_SetConfig+0x124>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d103      	bne.n	8007938 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	691a      	ldr	r2, [r3, #16]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2201      	movs	r2, #1
 800793c:	615a      	str	r2, [r3, #20]
}
 800793e:	bf00      	nop
 8007940:	3714      	adds	r7, #20
 8007942:	46bd      	mov	sp, r7
 8007944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007948:	4770      	bx	lr
 800794a:	bf00      	nop
 800794c:	40010000 	.word	0x40010000
 8007950:	40000400 	.word	0x40000400
 8007954:	40000800 	.word	0x40000800
 8007958:	40000c00 	.word	0x40000c00
 800795c:	40010400 	.word	0x40010400
 8007960:	40014000 	.word	0x40014000
 8007964:	40014400 	.word	0x40014400
 8007968:	40014800 	.word	0x40014800
 800796c:	40001800 	.word	0x40001800
 8007970:	40001c00 	.word	0x40001c00
 8007974:	40002000 	.word	0x40002000

08007978 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007978:	b480      	push	{r7}
 800797a:	b087      	sub	sp, #28
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6a1b      	ldr	r3, [r3, #32]
 8007986:	f023 0201 	bic.w	r2, r3, #1
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a1b      	ldr	r3, [r3, #32]
 8007992:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	699b      	ldr	r3, [r3, #24]
 800799e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80079a0:	68fa      	ldr	r2, [r7, #12]
 80079a2:	4b2b      	ldr	r3, [pc, #172]	; (8007a50 <TIM_OC1_SetConfig+0xd8>)
 80079a4:	4013      	ands	r3, r2
 80079a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	f023 0303 	bic.w	r3, r3, #3
 80079ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	68fa      	ldr	r2, [r7, #12]
 80079b6:	4313      	orrs	r3, r2
 80079b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	f023 0302 	bic.w	r3, r3, #2
 80079c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	689b      	ldr	r3, [r3, #8]
 80079c6:	697a      	ldr	r2, [r7, #20]
 80079c8:	4313      	orrs	r3, r2
 80079ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	4a21      	ldr	r2, [pc, #132]	; (8007a54 <TIM_OC1_SetConfig+0xdc>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d003      	beq.n	80079dc <TIM_OC1_SetConfig+0x64>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	4a20      	ldr	r2, [pc, #128]	; (8007a58 <TIM_OC1_SetConfig+0xe0>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	d10c      	bne.n	80079f6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	f023 0308 	bic.w	r3, r3, #8
 80079e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	68db      	ldr	r3, [r3, #12]
 80079e8:	697a      	ldr	r2, [r7, #20]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	f023 0304 	bic.w	r3, r3, #4
 80079f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	4a16      	ldr	r2, [pc, #88]	; (8007a54 <TIM_OC1_SetConfig+0xdc>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d003      	beq.n	8007a06 <TIM_OC1_SetConfig+0x8e>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	4a15      	ldr	r2, [pc, #84]	; (8007a58 <TIM_OC1_SetConfig+0xe0>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d111      	bne.n	8007a2a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007a14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	695b      	ldr	r3, [r3, #20]
 8007a1a:	693a      	ldr	r2, [r7, #16]
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	699b      	ldr	r3, [r3, #24]
 8007a24:	693a      	ldr	r2, [r7, #16]
 8007a26:	4313      	orrs	r3, r2
 8007a28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	693a      	ldr	r2, [r7, #16]
 8007a2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	68fa      	ldr	r2, [r7, #12]
 8007a34:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	685a      	ldr	r2, [r3, #4]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	697a      	ldr	r2, [r7, #20]
 8007a42:	621a      	str	r2, [r3, #32]
}
 8007a44:	bf00      	nop
 8007a46:	371c      	adds	r7, #28
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4e:	4770      	bx	lr
 8007a50:	fffeff8f 	.word	0xfffeff8f
 8007a54:	40010000 	.word	0x40010000
 8007a58:	40010400 	.word	0x40010400

08007a5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b087      	sub	sp, #28
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
 8007a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6a1b      	ldr	r3, [r3, #32]
 8007a6a:	f023 0210 	bic.w	r2, r3, #16
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6a1b      	ldr	r3, [r3, #32]
 8007a76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	699b      	ldr	r3, [r3, #24]
 8007a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a84:	68fa      	ldr	r2, [r7, #12]
 8007a86:	4b2e      	ldr	r3, [pc, #184]	; (8007b40 <TIM_OC2_SetConfig+0xe4>)
 8007a88:	4013      	ands	r3, r2
 8007a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	021b      	lsls	r3, r3, #8
 8007a9a:	68fa      	ldr	r2, [r7, #12]
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	f023 0320 	bic.w	r3, r3, #32
 8007aa6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	689b      	ldr	r3, [r3, #8]
 8007aac:	011b      	lsls	r3, r3, #4
 8007aae:	697a      	ldr	r2, [r7, #20]
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	4a23      	ldr	r2, [pc, #140]	; (8007b44 <TIM_OC2_SetConfig+0xe8>)
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d003      	beq.n	8007ac4 <TIM_OC2_SetConfig+0x68>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	4a22      	ldr	r2, [pc, #136]	; (8007b48 <TIM_OC2_SetConfig+0xec>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d10d      	bne.n	8007ae0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007ac4:	697b      	ldr	r3, [r7, #20]
 8007ac6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007aca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	68db      	ldr	r3, [r3, #12]
 8007ad0:	011b      	lsls	r3, r3, #4
 8007ad2:	697a      	ldr	r2, [r7, #20]
 8007ad4:	4313      	orrs	r3, r2
 8007ad6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ade:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	4a18      	ldr	r2, [pc, #96]	; (8007b44 <TIM_OC2_SetConfig+0xe8>)
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d003      	beq.n	8007af0 <TIM_OC2_SetConfig+0x94>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	4a17      	ldr	r2, [pc, #92]	; (8007b48 <TIM_OC2_SetConfig+0xec>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d113      	bne.n	8007b18 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007af6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007afe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	695b      	ldr	r3, [r3, #20]
 8007b04:	009b      	lsls	r3, r3, #2
 8007b06:	693a      	ldr	r2, [r7, #16]
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	699b      	ldr	r3, [r3, #24]
 8007b10:	009b      	lsls	r3, r3, #2
 8007b12:	693a      	ldr	r2, [r7, #16]
 8007b14:	4313      	orrs	r3, r2
 8007b16:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	693a      	ldr	r2, [r7, #16]
 8007b1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	68fa      	ldr	r2, [r7, #12]
 8007b22:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	685a      	ldr	r2, [r3, #4]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	697a      	ldr	r2, [r7, #20]
 8007b30:	621a      	str	r2, [r3, #32]
}
 8007b32:	bf00      	nop
 8007b34:	371c      	adds	r7, #28
 8007b36:	46bd      	mov	sp, r7
 8007b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3c:	4770      	bx	lr
 8007b3e:	bf00      	nop
 8007b40:	feff8fff 	.word	0xfeff8fff
 8007b44:	40010000 	.word	0x40010000
 8007b48:	40010400 	.word	0x40010400

08007b4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b087      	sub	sp, #28
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
 8007b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6a1b      	ldr	r3, [r3, #32]
 8007b5a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6a1b      	ldr	r3, [r3, #32]
 8007b66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	685b      	ldr	r3, [r3, #4]
 8007b6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	69db      	ldr	r3, [r3, #28]
 8007b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007b74:	68fa      	ldr	r2, [r7, #12]
 8007b76:	4b2d      	ldr	r3, [pc, #180]	; (8007c2c <TIM_OC3_SetConfig+0xe0>)
 8007b78:	4013      	ands	r3, r2
 8007b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	f023 0303 	bic.w	r3, r3, #3
 8007b82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	68fa      	ldr	r2, [r7, #12]
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	689b      	ldr	r3, [r3, #8]
 8007b9a:	021b      	lsls	r3, r3, #8
 8007b9c:	697a      	ldr	r2, [r7, #20]
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	4a22      	ldr	r2, [pc, #136]	; (8007c30 <TIM_OC3_SetConfig+0xe4>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d003      	beq.n	8007bb2 <TIM_OC3_SetConfig+0x66>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	4a21      	ldr	r2, [pc, #132]	; (8007c34 <TIM_OC3_SetConfig+0xe8>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d10d      	bne.n	8007bce <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007bb2:	697b      	ldr	r3, [r7, #20]
 8007bb4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007bb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	68db      	ldr	r3, [r3, #12]
 8007bbe:	021b      	lsls	r3, r3, #8
 8007bc0:	697a      	ldr	r2, [r7, #20]
 8007bc2:	4313      	orrs	r3, r2
 8007bc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007bcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	4a17      	ldr	r2, [pc, #92]	; (8007c30 <TIM_OC3_SetConfig+0xe4>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d003      	beq.n	8007bde <TIM_OC3_SetConfig+0x92>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	4a16      	ldr	r2, [pc, #88]	; (8007c34 <TIM_OC3_SetConfig+0xe8>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d113      	bne.n	8007c06 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007be4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007bec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	695b      	ldr	r3, [r3, #20]
 8007bf2:	011b      	lsls	r3, r3, #4
 8007bf4:	693a      	ldr	r2, [r7, #16]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	699b      	ldr	r3, [r3, #24]
 8007bfe:	011b      	lsls	r3, r3, #4
 8007c00:	693a      	ldr	r2, [r7, #16]
 8007c02:	4313      	orrs	r3, r2
 8007c04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	693a      	ldr	r2, [r7, #16]
 8007c0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	68fa      	ldr	r2, [r7, #12]
 8007c10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	685a      	ldr	r2, [r3, #4]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	697a      	ldr	r2, [r7, #20]
 8007c1e:	621a      	str	r2, [r3, #32]
}
 8007c20:	bf00      	nop
 8007c22:	371c      	adds	r7, #28
 8007c24:	46bd      	mov	sp, r7
 8007c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2a:	4770      	bx	lr
 8007c2c:	fffeff8f 	.word	0xfffeff8f
 8007c30:	40010000 	.word	0x40010000
 8007c34:	40010400 	.word	0x40010400

08007c38 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b087      	sub	sp, #28
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
 8007c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6a1b      	ldr	r3, [r3, #32]
 8007c46:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6a1b      	ldr	r3, [r3, #32]
 8007c52:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	685b      	ldr	r3, [r3, #4]
 8007c58:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	69db      	ldr	r3, [r3, #28]
 8007c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c60:	68fa      	ldr	r2, [r7, #12]
 8007c62:	4b1e      	ldr	r3, [pc, #120]	; (8007cdc <TIM_OC4_SetConfig+0xa4>)
 8007c64:	4013      	ands	r3, r2
 8007c66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	021b      	lsls	r3, r3, #8
 8007c76:	68fa      	ldr	r2, [r7, #12]
 8007c78:	4313      	orrs	r3, r2
 8007c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c7c:	693b      	ldr	r3, [r7, #16]
 8007c7e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007c82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	031b      	lsls	r3, r3, #12
 8007c8a:	693a      	ldr	r2, [r7, #16]
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	4a13      	ldr	r2, [pc, #76]	; (8007ce0 <TIM_OC4_SetConfig+0xa8>)
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d003      	beq.n	8007ca0 <TIM_OC4_SetConfig+0x68>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	4a12      	ldr	r2, [pc, #72]	; (8007ce4 <TIM_OC4_SetConfig+0xac>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d109      	bne.n	8007cb4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007ca6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	695b      	ldr	r3, [r3, #20]
 8007cac:	019b      	lsls	r3, r3, #6
 8007cae:	697a      	ldr	r2, [r7, #20]
 8007cb0:	4313      	orrs	r3, r2
 8007cb2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	697a      	ldr	r2, [r7, #20]
 8007cb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	68fa      	ldr	r2, [r7, #12]
 8007cbe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	685a      	ldr	r2, [r3, #4]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	693a      	ldr	r2, [r7, #16]
 8007ccc:	621a      	str	r2, [r3, #32]
}
 8007cce:	bf00      	nop
 8007cd0:	371c      	adds	r7, #28
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd8:	4770      	bx	lr
 8007cda:	bf00      	nop
 8007cdc:	feff8fff 	.word	0xfeff8fff
 8007ce0:	40010000 	.word	0x40010000
 8007ce4:	40010400 	.word	0x40010400

08007ce8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b087      	sub	sp, #28
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6a1b      	ldr	r3, [r3, #32]
 8007cf6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6a1b      	ldr	r3, [r3, #32]
 8007d02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007d10:	68fa      	ldr	r2, [r7, #12]
 8007d12:	4b1b      	ldr	r3, [pc, #108]	; (8007d80 <TIM_OC5_SetConfig+0x98>)
 8007d14:	4013      	ands	r3, r2
 8007d16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	68fa      	ldr	r2, [r7, #12]
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007d28:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	689b      	ldr	r3, [r3, #8]
 8007d2e:	041b      	lsls	r3, r3, #16
 8007d30:	693a      	ldr	r2, [r7, #16]
 8007d32:	4313      	orrs	r3, r2
 8007d34:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	4a12      	ldr	r2, [pc, #72]	; (8007d84 <TIM_OC5_SetConfig+0x9c>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d003      	beq.n	8007d46 <TIM_OC5_SetConfig+0x5e>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	4a11      	ldr	r2, [pc, #68]	; (8007d88 <TIM_OC5_SetConfig+0xa0>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d109      	bne.n	8007d5a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d4c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	695b      	ldr	r3, [r3, #20]
 8007d52:	021b      	lsls	r3, r3, #8
 8007d54:	697a      	ldr	r2, [r7, #20]
 8007d56:	4313      	orrs	r3, r2
 8007d58:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	697a      	ldr	r2, [r7, #20]
 8007d5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	68fa      	ldr	r2, [r7, #12]
 8007d64:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	685a      	ldr	r2, [r3, #4]
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	693a      	ldr	r2, [r7, #16]
 8007d72:	621a      	str	r2, [r3, #32]
}
 8007d74:	bf00      	nop
 8007d76:	371c      	adds	r7, #28
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7e:	4770      	bx	lr
 8007d80:	fffeff8f 	.word	0xfffeff8f
 8007d84:	40010000 	.word	0x40010000
 8007d88:	40010400 	.word	0x40010400

08007d8c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b087      	sub	sp, #28
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
 8007d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6a1b      	ldr	r3, [r3, #32]
 8007d9a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6a1b      	ldr	r3, [r3, #32]
 8007da6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007db4:	68fa      	ldr	r2, [r7, #12]
 8007db6:	4b1c      	ldr	r3, [pc, #112]	; (8007e28 <TIM_OC6_SetConfig+0x9c>)
 8007db8:	4013      	ands	r3, r2
 8007dba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	021b      	lsls	r3, r3, #8
 8007dc2:	68fa      	ldr	r2, [r7, #12]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007dc8:	693b      	ldr	r3, [r7, #16]
 8007dca:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007dce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	689b      	ldr	r3, [r3, #8]
 8007dd4:	051b      	lsls	r3, r3, #20
 8007dd6:	693a      	ldr	r2, [r7, #16]
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	4a13      	ldr	r2, [pc, #76]	; (8007e2c <TIM_OC6_SetConfig+0xa0>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d003      	beq.n	8007dec <TIM_OC6_SetConfig+0x60>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	4a12      	ldr	r2, [pc, #72]	; (8007e30 <TIM_OC6_SetConfig+0xa4>)
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d109      	bne.n	8007e00 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007df2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	695b      	ldr	r3, [r3, #20]
 8007df8:	029b      	lsls	r3, r3, #10
 8007dfa:	697a      	ldr	r2, [r7, #20]
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	697a      	ldr	r2, [r7, #20]
 8007e04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	68fa      	ldr	r2, [r7, #12]
 8007e0a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	685a      	ldr	r2, [r3, #4]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	693a      	ldr	r2, [r7, #16]
 8007e18:	621a      	str	r2, [r3, #32]
}
 8007e1a:	bf00      	nop
 8007e1c:	371c      	adds	r7, #28
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr
 8007e26:	bf00      	nop
 8007e28:	feff8fff 	.word	0xfeff8fff
 8007e2c:	40010000 	.word	0x40010000
 8007e30:	40010400 	.word	0x40010400

08007e34 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b086      	sub	sp, #24
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	689b      	ldr	r3, [r3, #8]
 8007e44:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e4c:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	685b      	ldr	r3, [r3, #4]
 8007e52:	697a      	ldr	r2, [r7, #20]
 8007e54:	4313      	orrs	r3, r2
 8007e56:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007e58:	697a      	ldr	r2, [r7, #20]
 8007e5a:	4b39      	ldr	r3, [pc, #228]	; (8007f40 <TIM_SlaveTimer_SetConfig+0x10c>)
 8007e5c:	4013      	ands	r3, r2
 8007e5e:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	697a      	ldr	r2, [r7, #20]
 8007e66:	4313      	orrs	r3, r2
 8007e68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	697a      	ldr	r2, [r7, #20]
 8007e70:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	2b30      	cmp	r3, #48	; 0x30
 8007e78:	d05c      	beq.n	8007f34 <TIM_SlaveTimer_SetConfig+0x100>
 8007e7a:	2b30      	cmp	r3, #48	; 0x30
 8007e7c:	d806      	bhi.n	8007e8c <TIM_SlaveTimer_SetConfig+0x58>
 8007e7e:	2b10      	cmp	r3, #16
 8007e80:	d058      	beq.n	8007f34 <TIM_SlaveTimer_SetConfig+0x100>
 8007e82:	2b20      	cmp	r3, #32
 8007e84:	d056      	beq.n	8007f34 <TIM_SlaveTimer_SetConfig+0x100>
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d054      	beq.n	8007f34 <TIM_SlaveTimer_SetConfig+0x100>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8007e8a:	e054      	b.n	8007f36 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 8007e8c:	2b50      	cmp	r3, #80	; 0x50
 8007e8e:	d03d      	beq.n	8007f0c <TIM_SlaveTimer_SetConfig+0xd8>
 8007e90:	2b50      	cmp	r3, #80	; 0x50
 8007e92:	d802      	bhi.n	8007e9a <TIM_SlaveTimer_SetConfig+0x66>
 8007e94:	2b40      	cmp	r3, #64	; 0x40
 8007e96:	d010      	beq.n	8007eba <TIM_SlaveTimer_SetConfig+0x86>
      break;
 8007e98:	e04d      	b.n	8007f36 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 8007e9a:	2b60      	cmp	r3, #96	; 0x60
 8007e9c:	d040      	beq.n	8007f20 <TIM_SlaveTimer_SetConfig+0xec>
 8007e9e:	2b70      	cmp	r3, #112	; 0x70
 8007ea0:	d000      	beq.n	8007ea4 <TIM_SlaveTimer_SetConfig+0x70>
      break;
 8007ea2:	e048      	b.n	8007f36 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_ETR_SetConfig(htim->Instance,
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6818      	ldr	r0, [r3, #0]
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	68d9      	ldr	r1, [r3, #12]
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	689a      	ldr	r2, [r3, #8]
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	691b      	ldr	r3, [r3, #16]
 8007eb4:	f000 f9ea 	bl	800828c <TIM_ETR_SetConfig>
      break;
 8007eb8:	e03d      	b.n	8007f36 <TIM_SlaveTimer_SetConfig+0x102>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	2b05      	cmp	r3, #5
 8007ec0:	d101      	bne.n	8007ec6 <TIM_SlaveTimer_SetConfig+0x92>
        return HAL_ERROR;
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	e038      	b.n	8007f38 <TIM_SlaveTimer_SetConfig+0x104>
      tmpccer = htim->Instance->CCER;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	6a1b      	ldr	r3, [r3, #32]
 8007ecc:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	6a1a      	ldr	r2, [r3, #32]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f022 0201 	bic.w	r2, r2, #1
 8007edc:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	699b      	ldr	r3, [r3, #24]
 8007ee4:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007eec:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	691b      	ldr	r3, [r3, #16]
 8007ef2:	011b      	lsls	r3, r3, #4
 8007ef4:	68fa      	ldr	r2, [r7, #12]
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	68fa      	ldr	r2, [r7, #12]
 8007f00:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	693a      	ldr	r2, [r7, #16]
 8007f08:	621a      	str	r2, [r3, #32]
      break;
 8007f0a:	e014      	b.n	8007f36 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6818      	ldr	r0, [r3, #0]
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	6899      	ldr	r1, [r3, #8]
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	691b      	ldr	r3, [r3, #16]
 8007f18:	461a      	mov	r2, r3
 8007f1a:	f000 f887 	bl	800802c <TIM_TI1_ConfigInputStage>
      break;
 8007f1e:	e00a      	b.n	8007f36 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6818      	ldr	r0, [r3, #0]
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	6899      	ldr	r1, [r3, #8]
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	691b      	ldr	r3, [r3, #16]
 8007f2c:	461a      	mov	r2, r3
 8007f2e:	f000 f8e9 	bl	8008104 <TIM_TI2_ConfigInputStage>
      break;
 8007f32:	e000      	b.n	8007f36 <TIM_SlaveTimer_SetConfig+0x102>
      break;
 8007f34:	bf00      	nop
  }
  return HAL_OK;
 8007f36:	2300      	movs	r3, #0
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	3718      	adds	r7, #24
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}
 8007f40:	fffefff8 	.word	0xfffefff8

08007f44 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007f44:	b480      	push	{r7}
 8007f46:	b087      	sub	sp, #28
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	60f8      	str	r0, [r7, #12]
 8007f4c:	60b9      	str	r1, [r7, #8]
 8007f4e:	607a      	str	r2, [r7, #4]
 8007f50:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	6a1b      	ldr	r3, [r3, #32]
 8007f56:	f023 0201 	bic.w	r2, r3, #1
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	699b      	ldr	r3, [r3, #24]
 8007f62:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	6a1b      	ldr	r3, [r3, #32]
 8007f68:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	4a28      	ldr	r2, [pc, #160]	; (8008010 <TIM_TI1_SetConfig+0xcc>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d01b      	beq.n	8007faa <TIM_TI1_SetConfig+0x66>
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f78:	d017      	beq.n	8007faa <TIM_TI1_SetConfig+0x66>
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	4a25      	ldr	r2, [pc, #148]	; (8008014 <TIM_TI1_SetConfig+0xd0>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d013      	beq.n	8007faa <TIM_TI1_SetConfig+0x66>
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	4a24      	ldr	r2, [pc, #144]	; (8008018 <TIM_TI1_SetConfig+0xd4>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d00f      	beq.n	8007faa <TIM_TI1_SetConfig+0x66>
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	4a23      	ldr	r2, [pc, #140]	; (800801c <TIM_TI1_SetConfig+0xd8>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d00b      	beq.n	8007faa <TIM_TI1_SetConfig+0x66>
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	4a22      	ldr	r2, [pc, #136]	; (8008020 <TIM_TI1_SetConfig+0xdc>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d007      	beq.n	8007faa <TIM_TI1_SetConfig+0x66>
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	4a21      	ldr	r2, [pc, #132]	; (8008024 <TIM_TI1_SetConfig+0xe0>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d003      	beq.n	8007faa <TIM_TI1_SetConfig+0x66>
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	4a20      	ldr	r2, [pc, #128]	; (8008028 <TIM_TI1_SetConfig+0xe4>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d101      	bne.n	8007fae <TIM_TI1_SetConfig+0x6a>
 8007faa:	2301      	movs	r3, #1
 8007fac:	e000      	b.n	8007fb0 <TIM_TI1_SetConfig+0x6c>
 8007fae:	2300      	movs	r3, #0
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d008      	beq.n	8007fc6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	f023 0303 	bic.w	r3, r3, #3
 8007fba:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007fbc:	697a      	ldr	r2, [r7, #20]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	4313      	orrs	r3, r2
 8007fc2:	617b      	str	r3, [r7, #20]
 8007fc4:	e003      	b.n	8007fce <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	f043 0301 	orr.w	r3, r3, #1
 8007fcc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007fd4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	011b      	lsls	r3, r3, #4
 8007fda:	b2db      	uxtb	r3, r3
 8007fdc:	697a      	ldr	r2, [r7, #20]
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007fe2:	693b      	ldr	r3, [r7, #16]
 8007fe4:	f023 030a 	bic.w	r3, r3, #10
 8007fe8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	f003 030a 	and.w	r3, r3, #10
 8007ff0:	693a      	ldr	r2, [r7, #16]
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	697a      	ldr	r2, [r7, #20]
 8007ffa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	693a      	ldr	r2, [r7, #16]
 8008000:	621a      	str	r2, [r3, #32]
}
 8008002:	bf00      	nop
 8008004:	371c      	adds	r7, #28
 8008006:	46bd      	mov	sp, r7
 8008008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800c:	4770      	bx	lr
 800800e:	bf00      	nop
 8008010:	40010000 	.word	0x40010000
 8008014:	40000400 	.word	0x40000400
 8008018:	40000800 	.word	0x40000800
 800801c:	40000c00 	.word	0x40000c00
 8008020:	40010400 	.word	0x40010400
 8008024:	40014000 	.word	0x40014000
 8008028:	40001800 	.word	0x40001800

0800802c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800802c:	b480      	push	{r7}
 800802e:	b087      	sub	sp, #28
 8008030:	af00      	add	r7, sp, #0
 8008032:	60f8      	str	r0, [r7, #12]
 8008034:	60b9      	str	r1, [r7, #8]
 8008036:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	6a1b      	ldr	r3, [r3, #32]
 800803c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	6a1b      	ldr	r3, [r3, #32]
 8008042:	f023 0201 	bic.w	r2, r3, #1
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	699b      	ldr	r3, [r3, #24]
 800804e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008050:	693b      	ldr	r3, [r7, #16]
 8008052:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008056:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	011b      	lsls	r3, r3, #4
 800805c:	693a      	ldr	r2, [r7, #16]
 800805e:	4313      	orrs	r3, r2
 8008060:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008062:	697b      	ldr	r3, [r7, #20]
 8008064:	f023 030a 	bic.w	r3, r3, #10
 8008068:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800806a:	697a      	ldr	r2, [r7, #20]
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	4313      	orrs	r3, r2
 8008070:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	693a      	ldr	r2, [r7, #16]
 8008076:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	697a      	ldr	r2, [r7, #20]
 800807c:	621a      	str	r2, [r3, #32]
}
 800807e:	bf00      	nop
 8008080:	371c      	adds	r7, #28
 8008082:	46bd      	mov	sp, r7
 8008084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008088:	4770      	bx	lr

0800808a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800808a:	b480      	push	{r7}
 800808c:	b087      	sub	sp, #28
 800808e:	af00      	add	r7, sp, #0
 8008090:	60f8      	str	r0, [r7, #12]
 8008092:	60b9      	str	r1, [r7, #8]
 8008094:	607a      	str	r2, [r7, #4]
 8008096:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	6a1b      	ldr	r3, [r3, #32]
 800809c:	f023 0210 	bic.w	r2, r3, #16
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	699b      	ldr	r3, [r3, #24]
 80080a8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	6a1b      	ldr	r3, [r3, #32]
 80080ae:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80080b0:	697b      	ldr	r3, [r7, #20]
 80080b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80080b6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	021b      	lsls	r3, r3, #8
 80080bc:	697a      	ldr	r2, [r7, #20]
 80080be:	4313      	orrs	r3, r2
 80080c0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80080c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	031b      	lsls	r3, r3, #12
 80080ce:	b29b      	uxth	r3, r3
 80080d0:	697a      	ldr	r2, [r7, #20]
 80080d2:	4313      	orrs	r3, r2
 80080d4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80080d6:	693b      	ldr	r3, [r7, #16]
 80080d8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80080dc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	011b      	lsls	r3, r3, #4
 80080e2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80080e6:	693a      	ldr	r2, [r7, #16]
 80080e8:	4313      	orrs	r3, r2
 80080ea:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	697a      	ldr	r2, [r7, #20]
 80080f0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	693a      	ldr	r2, [r7, #16]
 80080f6:	621a      	str	r2, [r3, #32]
}
 80080f8:	bf00      	nop
 80080fa:	371c      	adds	r7, #28
 80080fc:	46bd      	mov	sp, r7
 80080fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008102:	4770      	bx	lr

08008104 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008104:	b480      	push	{r7}
 8008106:	b087      	sub	sp, #28
 8008108:	af00      	add	r7, sp, #0
 800810a:	60f8      	str	r0, [r7, #12]
 800810c:	60b9      	str	r1, [r7, #8]
 800810e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	6a1b      	ldr	r3, [r3, #32]
 8008114:	f023 0210 	bic.w	r2, r3, #16
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	699b      	ldr	r3, [r3, #24]
 8008120:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	6a1b      	ldr	r3, [r3, #32]
 8008126:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008128:	697b      	ldr	r3, [r7, #20]
 800812a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800812e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	031b      	lsls	r3, r3, #12
 8008134:	697a      	ldr	r2, [r7, #20]
 8008136:	4313      	orrs	r3, r2
 8008138:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800813a:	693b      	ldr	r3, [r7, #16]
 800813c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008140:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	011b      	lsls	r3, r3, #4
 8008146:	693a      	ldr	r2, [r7, #16]
 8008148:	4313      	orrs	r3, r2
 800814a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	697a      	ldr	r2, [r7, #20]
 8008150:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	693a      	ldr	r2, [r7, #16]
 8008156:	621a      	str	r2, [r3, #32]
}
 8008158:	bf00      	nop
 800815a:	371c      	adds	r7, #28
 800815c:	46bd      	mov	sp, r7
 800815e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008162:	4770      	bx	lr

08008164 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008164:	b480      	push	{r7}
 8008166:	b087      	sub	sp, #28
 8008168:	af00      	add	r7, sp, #0
 800816a:	60f8      	str	r0, [r7, #12]
 800816c:	60b9      	str	r1, [r7, #8]
 800816e:	607a      	str	r2, [r7, #4]
 8008170:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	6a1b      	ldr	r3, [r3, #32]
 8008176:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	69db      	ldr	r3, [r3, #28]
 8008182:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	6a1b      	ldr	r3, [r3, #32]
 8008188:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	f023 0303 	bic.w	r3, r3, #3
 8008190:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008192:	697a      	ldr	r2, [r7, #20]
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	4313      	orrs	r3, r2
 8008198:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80081a0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	011b      	lsls	r3, r3, #4
 80081a6:	b2db      	uxtb	r3, r3
 80081a8:	697a      	ldr	r2, [r7, #20]
 80081aa:	4313      	orrs	r3, r2
 80081ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80081b4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	021b      	lsls	r3, r3, #8
 80081ba:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80081be:	693a      	ldr	r2, [r7, #16]
 80081c0:	4313      	orrs	r3, r2
 80081c2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	697a      	ldr	r2, [r7, #20]
 80081c8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	693a      	ldr	r2, [r7, #16]
 80081ce:	621a      	str	r2, [r3, #32]
}
 80081d0:	bf00      	nop
 80081d2:	371c      	adds	r7, #28
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr

080081dc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80081dc:	b480      	push	{r7}
 80081de:	b087      	sub	sp, #28
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	60f8      	str	r0, [r7, #12]
 80081e4:	60b9      	str	r1, [r7, #8]
 80081e6:	607a      	str	r2, [r7, #4]
 80081e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	6a1b      	ldr	r3, [r3, #32]
 80081ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	69db      	ldr	r3, [r3, #28]
 80081fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	6a1b      	ldr	r3, [r3, #32]
 8008200:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008208:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	021b      	lsls	r3, r3, #8
 800820e:	697a      	ldr	r2, [r7, #20]
 8008210:	4313      	orrs	r3, r2
 8008212:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008214:	697b      	ldr	r3, [r7, #20]
 8008216:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800821a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	031b      	lsls	r3, r3, #12
 8008220:	b29b      	uxth	r3, r3
 8008222:	697a      	ldr	r2, [r7, #20]
 8008224:	4313      	orrs	r3, r2
 8008226:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008228:	693b      	ldr	r3, [r7, #16]
 800822a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800822e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	031b      	lsls	r3, r3, #12
 8008234:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008238:	693a      	ldr	r2, [r7, #16]
 800823a:	4313      	orrs	r3, r2
 800823c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	697a      	ldr	r2, [r7, #20]
 8008242:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	693a      	ldr	r2, [r7, #16]
 8008248:	621a      	str	r2, [r3, #32]
}
 800824a:	bf00      	nop
 800824c:	371c      	adds	r7, #28
 800824e:	46bd      	mov	sp, r7
 8008250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008254:	4770      	bx	lr

08008256 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008256:	b480      	push	{r7}
 8008258:	b085      	sub	sp, #20
 800825a:	af00      	add	r7, sp, #0
 800825c:	6078      	str	r0, [r7, #4]
 800825e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	689b      	ldr	r3, [r3, #8]
 8008264:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800826c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800826e:	683a      	ldr	r2, [r7, #0]
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	4313      	orrs	r3, r2
 8008274:	f043 0307 	orr.w	r3, r3, #7
 8008278:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	68fa      	ldr	r2, [r7, #12]
 800827e:	609a      	str	r2, [r3, #8]
}
 8008280:	bf00      	nop
 8008282:	3714      	adds	r7, #20
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr

0800828c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800828c:	b480      	push	{r7}
 800828e:	b087      	sub	sp, #28
 8008290:	af00      	add	r7, sp, #0
 8008292:	60f8      	str	r0, [r7, #12]
 8008294:	60b9      	str	r1, [r7, #8]
 8008296:	607a      	str	r2, [r7, #4]
 8008298:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	689b      	ldr	r3, [r3, #8]
 800829e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80082a0:	697b      	ldr	r3, [r7, #20]
 80082a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80082a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	021a      	lsls	r2, r3, #8
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	431a      	orrs	r2, r3
 80082b0:	68bb      	ldr	r3, [r7, #8]
 80082b2:	4313      	orrs	r3, r2
 80082b4:	697a      	ldr	r2, [r7, #20]
 80082b6:	4313      	orrs	r3, r2
 80082b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	697a      	ldr	r2, [r7, #20]
 80082be:	609a      	str	r2, [r3, #8]
}
 80082c0:	bf00      	nop
 80082c2:	371c      	adds	r7, #28
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b087      	sub	sp, #28
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	60f8      	str	r0, [r7, #12]
 80082d4:	60b9      	str	r1, [r7, #8]
 80082d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	f003 031f 	and.w	r3, r3, #31
 80082de:	2201      	movs	r2, #1
 80082e0:	fa02 f303 	lsl.w	r3, r2, r3
 80082e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	6a1a      	ldr	r2, [r3, #32]
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	43db      	mvns	r3, r3
 80082ee:	401a      	ands	r2, r3
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	6a1a      	ldr	r2, [r3, #32]
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	f003 031f 	and.w	r3, r3, #31
 80082fe:	6879      	ldr	r1, [r7, #4]
 8008300:	fa01 f303 	lsl.w	r3, r1, r3
 8008304:	431a      	orrs	r2, r3
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	621a      	str	r2, [r3, #32]
}
 800830a:	bf00      	nop
 800830c:	371c      	adds	r7, #28
 800830e:	46bd      	mov	sp, r7
 8008310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008314:	4770      	bx	lr
	...

08008318 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008318:	b480      	push	{r7}
 800831a:	b085      	sub	sp, #20
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
 8008320:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008328:	2b01      	cmp	r3, #1
 800832a:	d101      	bne.n	8008330 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800832c:	2302      	movs	r3, #2
 800832e:	e06d      	b.n	800840c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2201      	movs	r2, #1
 8008334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2202      	movs	r2, #2
 800833c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	685b      	ldr	r3, [r3, #4]
 8008346:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	689b      	ldr	r3, [r3, #8]
 800834e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a30      	ldr	r2, [pc, #192]	; (8008418 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d004      	beq.n	8008364 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	4a2f      	ldr	r2, [pc, #188]	; (800841c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d108      	bne.n	8008376 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800836a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	685b      	ldr	r3, [r3, #4]
 8008370:	68fa      	ldr	r2, [r7, #12]
 8008372:	4313      	orrs	r3, r2
 8008374:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800837c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	68fa      	ldr	r2, [r7, #12]
 8008384:	4313      	orrs	r3, r2
 8008386:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	68fa      	ldr	r2, [r7, #12]
 800838e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	4a20      	ldr	r2, [pc, #128]	; (8008418 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d022      	beq.n	80083e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083a2:	d01d      	beq.n	80083e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4a1d      	ldr	r2, [pc, #116]	; (8008420 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d018      	beq.n	80083e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	4a1c      	ldr	r2, [pc, #112]	; (8008424 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d013      	beq.n	80083e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4a1a      	ldr	r2, [pc, #104]	; (8008428 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	d00e      	beq.n	80083e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4a15      	ldr	r2, [pc, #84]	; (800841c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d009      	beq.n	80083e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4a16      	ldr	r2, [pc, #88]	; (800842c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d004      	beq.n	80083e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4a15      	ldr	r2, [pc, #84]	; (8008430 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d10c      	bne.n	80083fa <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80083e0:	68bb      	ldr	r3, [r7, #8]
 80083e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80083e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	689b      	ldr	r3, [r3, #8]
 80083ec:	68ba      	ldr	r2, [r7, #8]
 80083ee:	4313      	orrs	r3, r2
 80083f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	68ba      	ldr	r2, [r7, #8]
 80083f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2201      	movs	r2, #1
 80083fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2200      	movs	r2, #0
 8008406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800840a:	2300      	movs	r3, #0
}
 800840c:	4618      	mov	r0, r3
 800840e:	3714      	adds	r7, #20
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr
 8008418:	40010000 	.word	0x40010000
 800841c:	40010400 	.word	0x40010400
 8008420:	40000400 	.word	0x40000400
 8008424:	40000800 	.word	0x40000800
 8008428:	40000c00 	.word	0x40000c00
 800842c:	40014000 	.word	0x40014000
 8008430:	40001800 	.word	0x40001800

08008434 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008434:	b480      	push	{r7}
 8008436:	b085      	sub	sp, #20
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
 800843c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800843e:	2300      	movs	r3, #0
 8008440:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008448:	2b01      	cmp	r3, #1
 800844a:	d101      	bne.n	8008450 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800844c:	2302      	movs	r3, #2
 800844e:	e065      	b.n	800851c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2201      	movs	r2, #1
 8008454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	68db      	ldr	r3, [r3, #12]
 8008462:	4313      	orrs	r3, r2
 8008464:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	689b      	ldr	r3, [r3, #8]
 8008470:	4313      	orrs	r3, r2
 8008472:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	685b      	ldr	r3, [r3, #4]
 800847e:	4313      	orrs	r3, r2
 8008480:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4313      	orrs	r3, r2
 800848e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	691b      	ldr	r3, [r3, #16]
 800849a:	4313      	orrs	r3, r2
 800849c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	695b      	ldr	r3, [r3, #20]
 80084a8:	4313      	orrs	r3, r2
 80084aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084b6:	4313      	orrs	r3, r2
 80084b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	699b      	ldr	r3, [r3, #24]
 80084c4:	041b      	lsls	r3, r3, #16
 80084c6:	4313      	orrs	r3, r2
 80084c8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a16      	ldr	r2, [pc, #88]	; (8008528 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d004      	beq.n	80084de <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4a14      	ldr	r2, [pc, #80]	; (800852c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d115      	bne.n	800850a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084e8:	051b      	lsls	r3, r3, #20
 80084ea:	4313      	orrs	r3, r2
 80084ec:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	69db      	ldr	r3, [r3, #28]
 80084f8:	4313      	orrs	r3, r2
 80084fa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	6a1b      	ldr	r3, [r3, #32]
 8008506:	4313      	orrs	r3, r2
 8008508:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	68fa      	ldr	r2, [r7, #12]
 8008510:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2200      	movs	r2, #0
 8008516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800851a:	2300      	movs	r3, #0
}
 800851c:	4618      	mov	r0, r3
 800851e:	3714      	adds	r7, #20
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr
 8008528:	40010000 	.word	0x40010000
 800852c:	40010400 	.word	0x40010400

08008530 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008530:	b480      	push	{r7}
 8008532:	b083      	sub	sp, #12
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008538:	bf00      	nop
 800853a:	370c      	adds	r7, #12
 800853c:	46bd      	mov	sp, r7
 800853e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008542:	4770      	bx	lr

08008544 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008544:	b480      	push	{r7}
 8008546:	b083      	sub	sp, #12
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800854c:	bf00      	nop
 800854e:	370c      	adds	r7, #12
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr

08008558 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008558:	b480      	push	{r7}
 800855a:	b083      	sub	sp, #12
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008560:	bf00      	nop
 8008562:	370c      	adds	r7, #12
 8008564:	46bd      	mov	sp, r7
 8008566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856a:	4770      	bx	lr

0800856c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b082      	sub	sp, #8
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d101      	bne.n	800857e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800857a:	2301      	movs	r3, #1
 800857c:	e040      	b.n	8008600 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008582:	2b00      	cmp	r3, #0
 8008584:	d106      	bne.n	8008594 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2200      	movs	r2, #0
 800858a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f7fa fc1e 	bl	8002dd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2224      	movs	r2, #36	; 0x24
 8008598:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	681a      	ldr	r2, [r3, #0]
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f022 0201 	bic.w	r2, r2, #1
 80085a8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f000 fac4 	bl	8008b38 <UART_SetConfig>
 80085b0:	4603      	mov	r3, r0
 80085b2:	2b01      	cmp	r3, #1
 80085b4:	d101      	bne.n	80085ba <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80085b6:	2301      	movs	r3, #1
 80085b8:	e022      	b.n	8008600 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d002      	beq.n	80085c8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f000 fd62 	bl	800908c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	685a      	ldr	r2, [r3, #4]
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80085d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	689a      	ldr	r2, [r3, #8]
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80085e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	681a      	ldr	r2, [r3, #0]
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f042 0201 	orr.w	r2, r2, #1
 80085f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f000 fde9 	bl	80091d0 <UART_CheckIdleState>
 80085fe:	4603      	mov	r3, r0
}
 8008600:	4618      	mov	r0, r3
 8008602:	3708      	adds	r7, #8
 8008604:	46bd      	mov	sp, r7
 8008606:	bd80      	pop	{r7, pc}

08008608 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b08a      	sub	sp, #40	; 0x28
 800860c:	af02      	add	r7, sp, #8
 800860e:	60f8      	str	r0, [r7, #12]
 8008610:	60b9      	str	r1, [r7, #8]
 8008612:	603b      	str	r3, [r7, #0]
 8008614:	4613      	mov	r3, r2
 8008616:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800861c:	2b20      	cmp	r3, #32
 800861e:	d17f      	bne.n	8008720 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d002      	beq.n	800862c <HAL_UART_Transmit+0x24>
 8008626:	88fb      	ldrh	r3, [r7, #6]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d101      	bne.n	8008630 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800862c:	2301      	movs	r3, #1
 800862e:	e078      	b.n	8008722 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8008636:	2b01      	cmp	r3, #1
 8008638:	d101      	bne.n	800863e <HAL_UART_Transmit+0x36>
 800863a:	2302      	movs	r3, #2
 800863c:	e071      	b.n	8008722 <HAL_UART_Transmit+0x11a>
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	2201      	movs	r2, #1
 8008642:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	2200      	movs	r2, #0
 800864a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2221      	movs	r2, #33	; 0x21
 8008650:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8008652:	f7fa fe33 	bl	80032bc <HAL_GetTick>
 8008656:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	88fa      	ldrh	r2, [r7, #6]
 800865c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	88fa      	ldrh	r2, [r7, #6]
 8008664:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	689b      	ldr	r3, [r3, #8]
 800866c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008670:	d108      	bne.n	8008684 <HAL_UART_Transmit+0x7c>
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	691b      	ldr	r3, [r3, #16]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d104      	bne.n	8008684 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 800867a:	2300      	movs	r3, #0
 800867c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	61bb      	str	r3, [r7, #24]
 8008682:	e003      	b.n	800868c <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008688:	2300      	movs	r3, #0
 800868a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	2200      	movs	r2, #0
 8008690:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8008694:	e02c      	b.n	80086f0 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	9300      	str	r3, [sp, #0]
 800869a:	697b      	ldr	r3, [r7, #20]
 800869c:	2200      	movs	r2, #0
 800869e:	2180      	movs	r1, #128	; 0x80
 80086a0:	68f8      	ldr	r0, [r7, #12]
 80086a2:	f000 fdda 	bl	800925a <UART_WaitOnFlagUntilTimeout>
 80086a6:	4603      	mov	r3, r0
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d001      	beq.n	80086b0 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 80086ac:	2303      	movs	r3, #3
 80086ae:	e038      	b.n	8008722 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 80086b0:	69fb      	ldr	r3, [r7, #28]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d10b      	bne.n	80086ce <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80086b6:	69bb      	ldr	r3, [r7, #24]
 80086b8:	881b      	ldrh	r3, [r3, #0]
 80086ba:	461a      	mov	r2, r3
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80086c4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80086c6:	69bb      	ldr	r3, [r7, #24]
 80086c8:	3302      	adds	r3, #2
 80086ca:	61bb      	str	r3, [r7, #24]
 80086cc:	e007      	b.n	80086de <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80086ce:	69fb      	ldr	r3, [r7, #28]
 80086d0:	781a      	ldrb	r2, [r3, #0]
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80086d8:	69fb      	ldr	r3, [r7, #28]
 80086da:	3301      	adds	r3, #1
 80086dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80086e4:	b29b      	uxth	r3, r3
 80086e6:	3b01      	subs	r3, #1
 80086e8:	b29a      	uxth	r2, r3
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80086f6:	b29b      	uxth	r3, r3
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d1cc      	bne.n	8008696 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	9300      	str	r3, [sp, #0]
 8008700:	697b      	ldr	r3, [r7, #20]
 8008702:	2200      	movs	r2, #0
 8008704:	2140      	movs	r1, #64	; 0x40
 8008706:	68f8      	ldr	r0, [r7, #12]
 8008708:	f000 fda7 	bl	800925a <UART_WaitOnFlagUntilTimeout>
 800870c:	4603      	mov	r3, r0
 800870e:	2b00      	cmp	r3, #0
 8008710:	d001      	beq.n	8008716 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008712:	2303      	movs	r3, #3
 8008714:	e005      	b.n	8008722 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	2220      	movs	r2, #32
 800871a:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 800871c:	2300      	movs	r3, #0
 800871e:	e000      	b.n	8008722 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8008720:	2302      	movs	r3, #2
  }
}
 8008722:	4618      	mov	r0, r3
 8008724:	3720      	adds	r7, #32
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}
	...

0800872c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800872c:	b480      	push	{r7}
 800872e:	b085      	sub	sp, #20
 8008730:	af00      	add	r7, sp, #0
 8008732:	60f8      	str	r0, [r7, #12]
 8008734:	60b9      	str	r1, [r7, #8]
 8008736:	4613      	mov	r3, r2
 8008738:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800873e:	2b20      	cmp	r3, #32
 8008740:	f040 808a 	bne.w	8008858 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d002      	beq.n	8008750 <HAL_UART_Receive_IT+0x24>
 800874a:	88fb      	ldrh	r3, [r7, #6]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d101      	bne.n	8008754 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008750:	2301      	movs	r3, #1
 8008752:	e082      	b.n	800885a <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800875a:	2b01      	cmp	r3, #1
 800875c:	d101      	bne.n	8008762 <HAL_UART_Receive_IT+0x36>
 800875e:	2302      	movs	r3, #2
 8008760:	e07b      	b.n	800885a <HAL_UART_Receive_IT+0x12e>
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	2201      	movs	r2, #1
 8008766:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	68ba      	ldr	r2, [r7, #8]
 800876e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	88fa      	ldrh	r2, [r7, #6]
 8008774:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	88fa      	ldrh	r2, [r7, #6]
 800877c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	2200      	movs	r2, #0
 8008784:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	689b      	ldr	r3, [r3, #8]
 800878a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800878e:	d10e      	bne.n	80087ae <HAL_UART_Receive_IT+0x82>
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	691b      	ldr	r3, [r3, #16]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d105      	bne.n	80087a4 <HAL_UART_Receive_IT+0x78>
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800879e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80087a2:	e02d      	b.n	8008800 <HAL_UART_Receive_IT+0xd4>
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	22ff      	movs	r2, #255	; 0xff
 80087a8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80087ac:	e028      	b.n	8008800 <HAL_UART_Receive_IT+0xd4>
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	689b      	ldr	r3, [r3, #8]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d10d      	bne.n	80087d2 <HAL_UART_Receive_IT+0xa6>
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	691b      	ldr	r3, [r3, #16]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d104      	bne.n	80087c8 <HAL_UART_Receive_IT+0x9c>
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	22ff      	movs	r2, #255	; 0xff
 80087c2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80087c6:	e01b      	b.n	8008800 <HAL_UART_Receive_IT+0xd4>
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	227f      	movs	r2, #127	; 0x7f
 80087cc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80087d0:	e016      	b.n	8008800 <HAL_UART_Receive_IT+0xd4>
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	689b      	ldr	r3, [r3, #8]
 80087d6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80087da:	d10d      	bne.n	80087f8 <HAL_UART_Receive_IT+0xcc>
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	691b      	ldr	r3, [r3, #16]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d104      	bne.n	80087ee <HAL_UART_Receive_IT+0xc2>
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	227f      	movs	r2, #127	; 0x7f
 80087e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80087ec:	e008      	b.n	8008800 <HAL_UART_Receive_IT+0xd4>
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	223f      	movs	r2, #63	; 0x3f
 80087f2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80087f6:	e003      	b.n	8008800 <HAL_UART_Receive_IT+0xd4>
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	2200      	movs	r2, #0
 80087fc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2200      	movs	r2, #0
 8008804:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	2222      	movs	r2, #34	; 0x22
 800880a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	689a      	ldr	r2, [r3, #8]
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f042 0201 	orr.w	r2, r2, #1
 800881a:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	689b      	ldr	r3, [r3, #8]
 8008820:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008824:	d107      	bne.n	8008836 <HAL_UART_Receive_IT+0x10a>
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	691b      	ldr	r3, [r3, #16]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d103      	bne.n	8008836 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	4a0d      	ldr	r2, [pc, #52]	; (8008868 <HAL_UART_Receive_IT+0x13c>)
 8008832:	661a      	str	r2, [r3, #96]	; 0x60
 8008834:	e002      	b.n	800883c <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	4a0c      	ldr	r2, [pc, #48]	; (800886c <HAL_UART_Receive_IT+0x140>)
 800883a:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2200      	movs	r2, #0
 8008840:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	681a      	ldr	r2, [r3, #0]
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8008852:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8008854:	2300      	movs	r3, #0
 8008856:	e000      	b.n	800885a <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8008858:	2302      	movs	r3, #2
  }
}
 800885a:	4618      	mov	r0, r3
 800885c:	3714      	adds	r7, #20
 800885e:	46bd      	mov	sp, r7
 8008860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008864:	4770      	bx	lr
 8008866:	bf00      	nop
 8008868:	08009495 	.word	0x08009495
 800886c:	080093ef 	.word	0x080093ef

08008870 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b088      	sub	sp, #32
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	69db      	ldr	r3, [r3, #28]
 800887e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	689b      	ldr	r3, [r3, #8]
 800888e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008890:	69fa      	ldr	r2, [r7, #28]
 8008892:	f640 030f 	movw	r3, #2063	; 0x80f
 8008896:	4013      	ands	r3, r2
 8008898:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d113      	bne.n	80088c8 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80088a0:	69fb      	ldr	r3, [r7, #28]
 80088a2:	f003 0320 	and.w	r3, r3, #32
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d00e      	beq.n	80088c8 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80088aa:	69bb      	ldr	r3, [r7, #24]
 80088ac:	f003 0320 	and.w	r3, r3, #32
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d009      	beq.n	80088c8 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	f000 8114 	beq.w	8008ae6 <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	4798      	blx	r3
      }
      return;
 80088c6:	e10e      	b.n	8008ae6 <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	f000 80d6 	beq.w	8008a7c <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	f003 0301 	and.w	r3, r3, #1
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d105      	bne.n	80088e6 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80088da:	69bb      	ldr	r3, [r7, #24]
 80088dc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	f000 80cb 	beq.w	8008a7c <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80088e6:	69fb      	ldr	r3, [r7, #28]
 80088e8:	f003 0301 	and.w	r3, r3, #1
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d00e      	beq.n	800890e <HAL_UART_IRQHandler+0x9e>
 80088f0:	69bb      	ldr	r3, [r7, #24]
 80088f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d009      	beq.n	800890e <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	2201      	movs	r2, #1
 8008900:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008906:	f043 0201 	orr.w	r2, r3, #1
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800890e:	69fb      	ldr	r3, [r7, #28]
 8008910:	f003 0302 	and.w	r3, r3, #2
 8008914:	2b00      	cmp	r3, #0
 8008916:	d00e      	beq.n	8008936 <HAL_UART_IRQHandler+0xc6>
 8008918:	697b      	ldr	r3, [r7, #20]
 800891a:	f003 0301 	and.w	r3, r3, #1
 800891e:	2b00      	cmp	r3, #0
 8008920:	d009      	beq.n	8008936 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	2202      	movs	r2, #2
 8008928:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800892e:	f043 0204 	orr.w	r2, r3, #4
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008936:	69fb      	ldr	r3, [r7, #28]
 8008938:	f003 0304 	and.w	r3, r3, #4
 800893c:	2b00      	cmp	r3, #0
 800893e:	d00e      	beq.n	800895e <HAL_UART_IRQHandler+0xee>
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	f003 0301 	and.w	r3, r3, #1
 8008946:	2b00      	cmp	r3, #0
 8008948:	d009      	beq.n	800895e <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	2204      	movs	r2, #4
 8008950:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008956:	f043 0202 	orr.w	r2, r3, #2
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800895e:	69fb      	ldr	r3, [r7, #28]
 8008960:	f003 0308 	and.w	r3, r3, #8
 8008964:	2b00      	cmp	r3, #0
 8008966:	d013      	beq.n	8008990 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008968:	69bb      	ldr	r3, [r7, #24]
 800896a:	f003 0320 	and.w	r3, r3, #32
 800896e:	2b00      	cmp	r3, #0
 8008970:	d104      	bne.n	800897c <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008972:	697b      	ldr	r3, [r7, #20]
 8008974:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008978:	2b00      	cmp	r3, #0
 800897a:	d009      	beq.n	8008990 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	2208      	movs	r2, #8
 8008982:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008988:	f043 0208 	orr.w	r2, r3, #8
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008990:	69fb      	ldr	r3, [r7, #28]
 8008992:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008996:	2b00      	cmp	r3, #0
 8008998:	d00f      	beq.n	80089ba <HAL_UART_IRQHandler+0x14a>
 800899a:	69bb      	ldr	r3, [r7, #24]
 800899c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d00a      	beq.n	80089ba <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80089ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80089b2:	f043 0220 	orr.w	r2, r3, #32
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80089be:	2b00      	cmp	r3, #0
 80089c0:	f000 8093 	beq.w	8008aea <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80089c4:	69fb      	ldr	r3, [r7, #28]
 80089c6:	f003 0320 	and.w	r3, r3, #32
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d00c      	beq.n	80089e8 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80089ce:	69bb      	ldr	r3, [r7, #24]
 80089d0:	f003 0320 	and.w	r3, r3, #32
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d007      	beq.n	80089e8 <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d003      	beq.n	80089e8 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089e4:	6878      	ldr	r0, [r7, #4]
 80089e6:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80089ec:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	689b      	ldr	r3, [r3, #8]
 80089f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089f8:	2b40      	cmp	r3, #64	; 0x40
 80089fa:	d004      	beq.n	8008a06 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d031      	beq.n	8008a6a <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f000 fca2 	bl	8009350 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	689b      	ldr	r3, [r3, #8]
 8008a12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a16:	2b40      	cmp	r3, #64	; 0x40
 8008a18:	d123      	bne.n	8008a62 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	689a      	ldr	r2, [r3, #8]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a28:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d013      	beq.n	8008a5a <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a36:	4a30      	ldr	r2, [pc, #192]	; (8008af8 <HAL_UART_IRQHandler+0x288>)
 8008a38:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a3e:	4618      	mov	r0, r3
 8008a40:	f7fb fa96 	bl	8003f70 <HAL_DMA_Abort_IT>
 8008a44:	4603      	mov	r3, r0
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d016      	beq.n	8008a78 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a50:	687a      	ldr	r2, [r7, #4]
 8008a52:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008a54:	4610      	mov	r0, r2
 8008a56:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a58:	e00e      	b.n	8008a78 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f000 f858 	bl	8008b10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a60:	e00a      	b.n	8008a78 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 f854 	bl	8008b10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a68:	e006      	b.n	8008a78 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f000 f850 	bl	8008b10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2200      	movs	r2, #0
 8008a74:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8008a76:	e038      	b.n	8008aea <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a78:	bf00      	nop
    return;
 8008a7a:	e036      	b.n	8008aea <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */
#if defined(USART_CR1_UESM)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008a7c:	69fb      	ldr	r3, [r7, #28]
 8008a7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d00d      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x232>
 8008a86:	697b      	ldr	r3, [r7, #20]
 8008a88:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d008      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008a98:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f000 f842 	bl	8008b24 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008aa0:	e026      	b.n	8008af0 <HAL_UART_IRQHandler+0x280>
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008aa2:	69fb      	ldr	r3, [r7, #28]
 8008aa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d00d      	beq.n	8008ac8 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008aac:	69bb      	ldr	r3, [r7, #24]
 8008aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d008      	beq.n	8008ac8 <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d017      	beq.n	8008aee <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	4798      	blx	r3
    }
    return;
 8008ac6:	e012      	b.n	8008aee <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008ac8:	69fb      	ldr	r3, [r7, #28]
 8008aca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d00e      	beq.n	8008af0 <HAL_UART_IRQHandler+0x280>
 8008ad2:	69bb      	ldr	r3, [r7, #24]
 8008ad4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d009      	beq.n	8008af0 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f000 fc6d 	bl	80093bc <UART_EndTransmit_IT>
    return;
 8008ae2:	bf00      	nop
 8008ae4:	e004      	b.n	8008af0 <HAL_UART_IRQHandler+0x280>
      return;
 8008ae6:	bf00      	nop
 8008ae8:	e002      	b.n	8008af0 <HAL_UART_IRQHandler+0x280>
    return;
 8008aea:	bf00      	nop
 8008aec:	e000      	b.n	8008af0 <HAL_UART_IRQHandler+0x280>
    return;
 8008aee:	bf00      	nop
  }

}
 8008af0:	3720      	adds	r7, #32
 8008af2:	46bd      	mov	sp, r7
 8008af4:	bd80      	pop	{r7, pc}
 8008af6:	bf00      	nop
 8008af8:	08009391 	.word	0x08009391

08008afc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008afc:	b480      	push	{r7}
 8008afe:	b083      	sub	sp, #12
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008b04:	bf00      	nop
 8008b06:	370c      	adds	r7, #12
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0e:	4770      	bx	lr

08008b10 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008b10:	b480      	push	{r7}
 8008b12:	b083      	sub	sp, #12
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008b18:	bf00      	nop
 8008b1a:	370c      	adds	r7, #12
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b22:	4770      	bx	lr

08008b24 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008b24:	b480      	push	{r7}
 8008b26:	b083      	sub	sp, #12
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008b2c:	bf00      	nop
 8008b2e:	370c      	adds	r7, #12
 8008b30:	46bd      	mov	sp, r7
 8008b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b36:	4770      	bx	lr

08008b38 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b088      	sub	sp, #32
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8008b40:	2300      	movs	r3, #0
 8008b42:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008b44:	2300      	movs	r3, #0
 8008b46:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	689a      	ldr	r2, [r3, #8]
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	691b      	ldr	r3, [r3, #16]
 8008b50:	431a      	orrs	r2, r3
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	695b      	ldr	r3, [r3, #20]
 8008b56:	431a      	orrs	r2, r3
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	69db      	ldr	r3, [r3, #28]
 8008b5c:	4313      	orrs	r3, r2
 8008b5e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	681a      	ldr	r2, [r3, #0]
 8008b66:	4bb1      	ldr	r3, [pc, #708]	; (8008e2c <UART_SetConfig+0x2f4>)
 8008b68:	4013      	ands	r3, r2
 8008b6a:	687a      	ldr	r2, [r7, #4]
 8008b6c:	6812      	ldr	r2, [r2, #0]
 8008b6e:	6939      	ldr	r1, [r7, #16]
 8008b70:	430b      	orrs	r3, r1
 8008b72:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	685b      	ldr	r3, [r3, #4]
 8008b7a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	68da      	ldr	r2, [r3, #12]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	430a      	orrs	r2, r1
 8008b88:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	699b      	ldr	r3, [r3, #24]
 8008b8e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6a1b      	ldr	r3, [r3, #32]
 8008b94:	693a      	ldr	r2, [r7, #16]
 8008b96:	4313      	orrs	r3, r2
 8008b98:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	689b      	ldr	r3, [r3, #8]
 8008ba0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	693a      	ldr	r2, [r7, #16]
 8008baa:	430a      	orrs	r2, r1
 8008bac:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	4a9f      	ldr	r2, [pc, #636]	; (8008e30 <UART_SetConfig+0x2f8>)
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d121      	bne.n	8008bfc <UART_SetConfig+0xc4>
 8008bb8:	4b9e      	ldr	r3, [pc, #632]	; (8008e34 <UART_SetConfig+0x2fc>)
 8008bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008bbe:	f003 0303 	and.w	r3, r3, #3
 8008bc2:	2b03      	cmp	r3, #3
 8008bc4:	d816      	bhi.n	8008bf4 <UART_SetConfig+0xbc>
 8008bc6:	a201      	add	r2, pc, #4	; (adr r2, 8008bcc <UART_SetConfig+0x94>)
 8008bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bcc:	08008bdd 	.word	0x08008bdd
 8008bd0:	08008be9 	.word	0x08008be9
 8008bd4:	08008be3 	.word	0x08008be3
 8008bd8:	08008bef 	.word	0x08008bef
 8008bdc:	2301      	movs	r3, #1
 8008bde:	77fb      	strb	r3, [r7, #31]
 8008be0:	e151      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008be2:	2302      	movs	r3, #2
 8008be4:	77fb      	strb	r3, [r7, #31]
 8008be6:	e14e      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008be8:	2304      	movs	r3, #4
 8008bea:	77fb      	strb	r3, [r7, #31]
 8008bec:	e14b      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008bee:	2308      	movs	r3, #8
 8008bf0:	77fb      	strb	r3, [r7, #31]
 8008bf2:	e148      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008bf4:	2310      	movs	r3, #16
 8008bf6:	77fb      	strb	r3, [r7, #31]
 8008bf8:	bf00      	nop
 8008bfa:	e144      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	4a8d      	ldr	r2, [pc, #564]	; (8008e38 <UART_SetConfig+0x300>)
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d134      	bne.n	8008c70 <UART_SetConfig+0x138>
 8008c06:	4b8b      	ldr	r3, [pc, #556]	; (8008e34 <UART_SetConfig+0x2fc>)
 8008c08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c0c:	f003 030c 	and.w	r3, r3, #12
 8008c10:	2b0c      	cmp	r3, #12
 8008c12:	d829      	bhi.n	8008c68 <UART_SetConfig+0x130>
 8008c14:	a201      	add	r2, pc, #4	; (adr r2, 8008c1c <UART_SetConfig+0xe4>)
 8008c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c1a:	bf00      	nop
 8008c1c:	08008c51 	.word	0x08008c51
 8008c20:	08008c69 	.word	0x08008c69
 8008c24:	08008c69 	.word	0x08008c69
 8008c28:	08008c69 	.word	0x08008c69
 8008c2c:	08008c5d 	.word	0x08008c5d
 8008c30:	08008c69 	.word	0x08008c69
 8008c34:	08008c69 	.word	0x08008c69
 8008c38:	08008c69 	.word	0x08008c69
 8008c3c:	08008c57 	.word	0x08008c57
 8008c40:	08008c69 	.word	0x08008c69
 8008c44:	08008c69 	.word	0x08008c69
 8008c48:	08008c69 	.word	0x08008c69
 8008c4c:	08008c63 	.word	0x08008c63
 8008c50:	2300      	movs	r3, #0
 8008c52:	77fb      	strb	r3, [r7, #31]
 8008c54:	e117      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008c56:	2302      	movs	r3, #2
 8008c58:	77fb      	strb	r3, [r7, #31]
 8008c5a:	e114      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008c5c:	2304      	movs	r3, #4
 8008c5e:	77fb      	strb	r3, [r7, #31]
 8008c60:	e111      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008c62:	2308      	movs	r3, #8
 8008c64:	77fb      	strb	r3, [r7, #31]
 8008c66:	e10e      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008c68:	2310      	movs	r3, #16
 8008c6a:	77fb      	strb	r3, [r7, #31]
 8008c6c:	bf00      	nop
 8008c6e:	e10a      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	4a71      	ldr	r2, [pc, #452]	; (8008e3c <UART_SetConfig+0x304>)
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d120      	bne.n	8008cbc <UART_SetConfig+0x184>
 8008c7a:	4b6e      	ldr	r3, [pc, #440]	; (8008e34 <UART_SetConfig+0x2fc>)
 8008c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c80:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008c84:	2b10      	cmp	r3, #16
 8008c86:	d00f      	beq.n	8008ca8 <UART_SetConfig+0x170>
 8008c88:	2b10      	cmp	r3, #16
 8008c8a:	d802      	bhi.n	8008c92 <UART_SetConfig+0x15a>
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d005      	beq.n	8008c9c <UART_SetConfig+0x164>
 8008c90:	e010      	b.n	8008cb4 <UART_SetConfig+0x17c>
 8008c92:	2b20      	cmp	r3, #32
 8008c94:	d005      	beq.n	8008ca2 <UART_SetConfig+0x16a>
 8008c96:	2b30      	cmp	r3, #48	; 0x30
 8008c98:	d009      	beq.n	8008cae <UART_SetConfig+0x176>
 8008c9a:	e00b      	b.n	8008cb4 <UART_SetConfig+0x17c>
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	77fb      	strb	r3, [r7, #31]
 8008ca0:	e0f1      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008ca2:	2302      	movs	r3, #2
 8008ca4:	77fb      	strb	r3, [r7, #31]
 8008ca6:	e0ee      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008ca8:	2304      	movs	r3, #4
 8008caa:	77fb      	strb	r3, [r7, #31]
 8008cac:	e0eb      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008cae:	2308      	movs	r3, #8
 8008cb0:	77fb      	strb	r3, [r7, #31]
 8008cb2:	e0e8      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008cb4:	2310      	movs	r3, #16
 8008cb6:	77fb      	strb	r3, [r7, #31]
 8008cb8:	bf00      	nop
 8008cba:	e0e4      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	4a5f      	ldr	r2, [pc, #380]	; (8008e40 <UART_SetConfig+0x308>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d120      	bne.n	8008d08 <UART_SetConfig+0x1d0>
 8008cc6:	4b5b      	ldr	r3, [pc, #364]	; (8008e34 <UART_SetConfig+0x2fc>)
 8008cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ccc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008cd0:	2b40      	cmp	r3, #64	; 0x40
 8008cd2:	d00f      	beq.n	8008cf4 <UART_SetConfig+0x1bc>
 8008cd4:	2b40      	cmp	r3, #64	; 0x40
 8008cd6:	d802      	bhi.n	8008cde <UART_SetConfig+0x1a6>
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d005      	beq.n	8008ce8 <UART_SetConfig+0x1b0>
 8008cdc:	e010      	b.n	8008d00 <UART_SetConfig+0x1c8>
 8008cde:	2b80      	cmp	r3, #128	; 0x80
 8008ce0:	d005      	beq.n	8008cee <UART_SetConfig+0x1b6>
 8008ce2:	2bc0      	cmp	r3, #192	; 0xc0
 8008ce4:	d009      	beq.n	8008cfa <UART_SetConfig+0x1c2>
 8008ce6:	e00b      	b.n	8008d00 <UART_SetConfig+0x1c8>
 8008ce8:	2300      	movs	r3, #0
 8008cea:	77fb      	strb	r3, [r7, #31]
 8008cec:	e0cb      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008cee:	2302      	movs	r3, #2
 8008cf0:	77fb      	strb	r3, [r7, #31]
 8008cf2:	e0c8      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008cf4:	2304      	movs	r3, #4
 8008cf6:	77fb      	strb	r3, [r7, #31]
 8008cf8:	e0c5      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008cfa:	2308      	movs	r3, #8
 8008cfc:	77fb      	strb	r3, [r7, #31]
 8008cfe:	e0c2      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008d00:	2310      	movs	r3, #16
 8008d02:	77fb      	strb	r3, [r7, #31]
 8008d04:	bf00      	nop
 8008d06:	e0be      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	4a4d      	ldr	r2, [pc, #308]	; (8008e44 <UART_SetConfig+0x30c>)
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	d124      	bne.n	8008d5c <UART_SetConfig+0x224>
 8008d12:	4b48      	ldr	r3, [pc, #288]	; (8008e34 <UART_SetConfig+0x2fc>)
 8008d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d20:	d012      	beq.n	8008d48 <UART_SetConfig+0x210>
 8008d22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d26:	d802      	bhi.n	8008d2e <UART_SetConfig+0x1f6>
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d007      	beq.n	8008d3c <UART_SetConfig+0x204>
 8008d2c:	e012      	b.n	8008d54 <UART_SetConfig+0x21c>
 8008d2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008d32:	d006      	beq.n	8008d42 <UART_SetConfig+0x20a>
 8008d34:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008d38:	d009      	beq.n	8008d4e <UART_SetConfig+0x216>
 8008d3a:	e00b      	b.n	8008d54 <UART_SetConfig+0x21c>
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	77fb      	strb	r3, [r7, #31]
 8008d40:	e0a1      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008d42:	2302      	movs	r3, #2
 8008d44:	77fb      	strb	r3, [r7, #31]
 8008d46:	e09e      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008d48:	2304      	movs	r3, #4
 8008d4a:	77fb      	strb	r3, [r7, #31]
 8008d4c:	e09b      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008d4e:	2308      	movs	r3, #8
 8008d50:	77fb      	strb	r3, [r7, #31]
 8008d52:	e098      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008d54:	2310      	movs	r3, #16
 8008d56:	77fb      	strb	r3, [r7, #31]
 8008d58:	bf00      	nop
 8008d5a:	e094      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	4a39      	ldr	r2, [pc, #228]	; (8008e48 <UART_SetConfig+0x310>)
 8008d62:	4293      	cmp	r3, r2
 8008d64:	d124      	bne.n	8008db0 <UART_SetConfig+0x278>
 8008d66:	4b33      	ldr	r3, [pc, #204]	; (8008e34 <UART_SetConfig+0x2fc>)
 8008d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d6c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008d70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d74:	d012      	beq.n	8008d9c <UART_SetConfig+0x264>
 8008d76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d7a:	d802      	bhi.n	8008d82 <UART_SetConfig+0x24a>
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d007      	beq.n	8008d90 <UART_SetConfig+0x258>
 8008d80:	e012      	b.n	8008da8 <UART_SetConfig+0x270>
 8008d82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d86:	d006      	beq.n	8008d96 <UART_SetConfig+0x25e>
 8008d88:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008d8c:	d009      	beq.n	8008da2 <UART_SetConfig+0x26a>
 8008d8e:	e00b      	b.n	8008da8 <UART_SetConfig+0x270>
 8008d90:	2301      	movs	r3, #1
 8008d92:	77fb      	strb	r3, [r7, #31]
 8008d94:	e077      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008d96:	2302      	movs	r3, #2
 8008d98:	77fb      	strb	r3, [r7, #31]
 8008d9a:	e074      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008d9c:	2304      	movs	r3, #4
 8008d9e:	77fb      	strb	r3, [r7, #31]
 8008da0:	e071      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008da2:	2308      	movs	r3, #8
 8008da4:	77fb      	strb	r3, [r7, #31]
 8008da6:	e06e      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008da8:	2310      	movs	r3, #16
 8008daa:	77fb      	strb	r3, [r7, #31]
 8008dac:	bf00      	nop
 8008dae:	e06a      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	4a25      	ldr	r2, [pc, #148]	; (8008e4c <UART_SetConfig+0x314>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d124      	bne.n	8008e04 <UART_SetConfig+0x2cc>
 8008dba:	4b1e      	ldr	r3, [pc, #120]	; (8008e34 <UART_SetConfig+0x2fc>)
 8008dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008dc0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008dc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dc8:	d012      	beq.n	8008df0 <UART_SetConfig+0x2b8>
 8008dca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dce:	d802      	bhi.n	8008dd6 <UART_SetConfig+0x29e>
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d007      	beq.n	8008de4 <UART_SetConfig+0x2ac>
 8008dd4:	e012      	b.n	8008dfc <UART_SetConfig+0x2c4>
 8008dd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008dda:	d006      	beq.n	8008dea <UART_SetConfig+0x2b2>
 8008ddc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008de0:	d009      	beq.n	8008df6 <UART_SetConfig+0x2be>
 8008de2:	e00b      	b.n	8008dfc <UART_SetConfig+0x2c4>
 8008de4:	2300      	movs	r3, #0
 8008de6:	77fb      	strb	r3, [r7, #31]
 8008de8:	e04d      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008dea:	2302      	movs	r3, #2
 8008dec:	77fb      	strb	r3, [r7, #31]
 8008dee:	e04a      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008df0:	2304      	movs	r3, #4
 8008df2:	77fb      	strb	r3, [r7, #31]
 8008df4:	e047      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008df6:	2308      	movs	r3, #8
 8008df8:	77fb      	strb	r3, [r7, #31]
 8008dfa:	e044      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008dfc:	2310      	movs	r3, #16
 8008dfe:	77fb      	strb	r3, [r7, #31]
 8008e00:	bf00      	nop
 8008e02:	e040      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	4a11      	ldr	r2, [pc, #68]	; (8008e50 <UART_SetConfig+0x318>)
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d139      	bne.n	8008e82 <UART_SetConfig+0x34a>
 8008e0e:	4b09      	ldr	r3, [pc, #36]	; (8008e34 <UART_SetConfig+0x2fc>)
 8008e10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e14:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008e18:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008e1c:	d027      	beq.n	8008e6e <UART_SetConfig+0x336>
 8008e1e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008e22:	d817      	bhi.n	8008e54 <UART_SetConfig+0x31c>
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d01c      	beq.n	8008e62 <UART_SetConfig+0x32a>
 8008e28:	e027      	b.n	8008e7a <UART_SetConfig+0x342>
 8008e2a:	bf00      	nop
 8008e2c:	efff69f3 	.word	0xefff69f3
 8008e30:	40011000 	.word	0x40011000
 8008e34:	40023800 	.word	0x40023800
 8008e38:	40004400 	.word	0x40004400
 8008e3c:	40004800 	.word	0x40004800
 8008e40:	40004c00 	.word	0x40004c00
 8008e44:	40005000 	.word	0x40005000
 8008e48:	40011400 	.word	0x40011400
 8008e4c:	40007800 	.word	0x40007800
 8008e50:	40007c00 	.word	0x40007c00
 8008e54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e58:	d006      	beq.n	8008e68 <UART_SetConfig+0x330>
 8008e5a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008e5e:	d009      	beq.n	8008e74 <UART_SetConfig+0x33c>
 8008e60:	e00b      	b.n	8008e7a <UART_SetConfig+0x342>
 8008e62:	2300      	movs	r3, #0
 8008e64:	77fb      	strb	r3, [r7, #31]
 8008e66:	e00e      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008e68:	2302      	movs	r3, #2
 8008e6a:	77fb      	strb	r3, [r7, #31]
 8008e6c:	e00b      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008e6e:	2304      	movs	r3, #4
 8008e70:	77fb      	strb	r3, [r7, #31]
 8008e72:	e008      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008e74:	2308      	movs	r3, #8
 8008e76:	77fb      	strb	r3, [r7, #31]
 8008e78:	e005      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008e7a:	2310      	movs	r3, #16
 8008e7c:	77fb      	strb	r3, [r7, #31]
 8008e7e:	bf00      	nop
 8008e80:	e001      	b.n	8008e86 <UART_SetConfig+0x34e>
 8008e82:	2310      	movs	r3, #16
 8008e84:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	69db      	ldr	r3, [r3, #28]
 8008e8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e8e:	d17f      	bne.n	8008f90 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8008e90:	7ffb      	ldrb	r3, [r7, #31]
 8008e92:	2b08      	cmp	r3, #8
 8008e94:	d85c      	bhi.n	8008f50 <UART_SetConfig+0x418>
 8008e96:	a201      	add	r2, pc, #4	; (adr r2, 8008e9c <UART_SetConfig+0x364>)
 8008e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e9c:	08008ec1 	.word	0x08008ec1
 8008ea0:	08008ee1 	.word	0x08008ee1
 8008ea4:	08008f01 	.word	0x08008f01
 8008ea8:	08008f51 	.word	0x08008f51
 8008eac:	08008f19 	.word	0x08008f19
 8008eb0:	08008f51 	.word	0x08008f51
 8008eb4:	08008f51 	.word	0x08008f51
 8008eb8:	08008f51 	.word	0x08008f51
 8008ebc:	08008f39 	.word	0x08008f39
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ec0:	f7fc fa84 	bl	80053cc <HAL_RCC_GetPCLK1Freq>
 8008ec4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	005a      	lsls	r2, r3, #1
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	685b      	ldr	r3, [r3, #4]
 8008ece:	085b      	lsrs	r3, r3, #1
 8008ed0:	441a      	add	r2, r3
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	685b      	ldr	r3, [r3, #4]
 8008ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008eda:	b29b      	uxth	r3, r3
 8008edc:	61bb      	str	r3, [r7, #24]
        break;
 8008ede:	e03a      	b.n	8008f56 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008ee0:	f7fc fa88 	bl	80053f4 <HAL_RCC_GetPCLK2Freq>
 8008ee4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	005a      	lsls	r2, r3, #1
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	685b      	ldr	r3, [r3, #4]
 8008eee:	085b      	lsrs	r3, r3, #1
 8008ef0:	441a      	add	r2, r3
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	685b      	ldr	r3, [r3, #4]
 8008ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008efa:	b29b      	uxth	r3, r3
 8008efc:	61bb      	str	r3, [r7, #24]
        break;
 8008efe:	e02a      	b.n	8008f56 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	685b      	ldr	r3, [r3, #4]
 8008f04:	085a      	lsrs	r2, r3, #1
 8008f06:	4b5f      	ldr	r3, [pc, #380]	; (8009084 <UART_SetConfig+0x54c>)
 8008f08:	4413      	add	r3, r2
 8008f0a:	687a      	ldr	r2, [r7, #4]
 8008f0c:	6852      	ldr	r2, [r2, #4]
 8008f0e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008f12:	b29b      	uxth	r3, r3
 8008f14:	61bb      	str	r3, [r7, #24]
        break;
 8008f16:	e01e      	b.n	8008f56 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008f18:	f7fc f99a 	bl	8005250 <HAL_RCC_GetSysClockFreq>
 8008f1c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	005a      	lsls	r2, r3, #1
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	685b      	ldr	r3, [r3, #4]
 8008f26:	085b      	lsrs	r3, r3, #1
 8008f28:	441a      	add	r2, r3
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	685b      	ldr	r3, [r3, #4]
 8008f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f32:	b29b      	uxth	r3, r3
 8008f34:	61bb      	str	r3, [r7, #24]
        break;
 8008f36:	e00e      	b.n	8008f56 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	685b      	ldr	r3, [r3, #4]
 8008f3c:	085b      	lsrs	r3, r3, #1
 8008f3e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	685b      	ldr	r3, [r3, #4]
 8008f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f4a:	b29b      	uxth	r3, r3
 8008f4c:	61bb      	str	r3, [r7, #24]
        break;
 8008f4e:	e002      	b.n	8008f56 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8008f50:	2301      	movs	r3, #1
 8008f52:	75fb      	strb	r3, [r7, #23]
        break;
 8008f54:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008f56:	69bb      	ldr	r3, [r7, #24]
 8008f58:	2b0f      	cmp	r3, #15
 8008f5a:	d916      	bls.n	8008f8a <UART_SetConfig+0x452>
 8008f5c:	69bb      	ldr	r3, [r7, #24]
 8008f5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f62:	d212      	bcs.n	8008f8a <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008f64:	69bb      	ldr	r3, [r7, #24]
 8008f66:	b29b      	uxth	r3, r3
 8008f68:	f023 030f 	bic.w	r3, r3, #15
 8008f6c:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008f6e:	69bb      	ldr	r3, [r7, #24]
 8008f70:	085b      	lsrs	r3, r3, #1
 8008f72:	b29b      	uxth	r3, r3
 8008f74:	f003 0307 	and.w	r3, r3, #7
 8008f78:	b29a      	uxth	r2, r3
 8008f7a:	897b      	ldrh	r3, [r7, #10]
 8008f7c:	4313      	orrs	r3, r2
 8008f7e:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	897a      	ldrh	r2, [r7, #10]
 8008f86:	60da      	str	r2, [r3, #12]
 8008f88:	e070      	b.n	800906c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	75fb      	strb	r3, [r7, #23]
 8008f8e:	e06d      	b.n	800906c <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8008f90:	7ffb      	ldrb	r3, [r7, #31]
 8008f92:	2b08      	cmp	r3, #8
 8008f94:	d859      	bhi.n	800904a <UART_SetConfig+0x512>
 8008f96:	a201      	add	r2, pc, #4	; (adr r2, 8008f9c <UART_SetConfig+0x464>)
 8008f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f9c:	08008fc1 	.word	0x08008fc1
 8008fa0:	08008fdf 	.word	0x08008fdf
 8008fa4:	08008ffd 	.word	0x08008ffd
 8008fa8:	0800904b 	.word	0x0800904b
 8008fac:	08009015 	.word	0x08009015
 8008fb0:	0800904b 	.word	0x0800904b
 8008fb4:	0800904b 	.word	0x0800904b
 8008fb8:	0800904b 	.word	0x0800904b
 8008fbc:	08009033 	.word	0x08009033
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008fc0:	f7fc fa04 	bl	80053cc <HAL_RCC_GetPCLK1Freq>
 8008fc4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	685b      	ldr	r3, [r3, #4]
 8008fca:	085a      	lsrs	r2, r3, #1
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	441a      	add	r2, r3
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	685b      	ldr	r3, [r3, #4]
 8008fd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fd8:	b29b      	uxth	r3, r3
 8008fda:	61bb      	str	r3, [r7, #24]
        break;
 8008fdc:	e038      	b.n	8009050 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008fde:	f7fc fa09 	bl	80053f4 <HAL_RCC_GetPCLK2Freq>
 8008fe2:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	685b      	ldr	r3, [r3, #4]
 8008fe8:	085a      	lsrs	r2, r3, #1
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	441a      	add	r2, r3
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ff6:	b29b      	uxth	r3, r3
 8008ff8:	61bb      	str	r3, [r7, #24]
        break;
 8008ffa:	e029      	b.n	8009050 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	685b      	ldr	r3, [r3, #4]
 8009000:	085a      	lsrs	r2, r3, #1
 8009002:	4b21      	ldr	r3, [pc, #132]	; (8009088 <UART_SetConfig+0x550>)
 8009004:	4413      	add	r3, r2
 8009006:	687a      	ldr	r2, [r7, #4]
 8009008:	6852      	ldr	r2, [r2, #4]
 800900a:	fbb3 f3f2 	udiv	r3, r3, r2
 800900e:	b29b      	uxth	r3, r3
 8009010:	61bb      	str	r3, [r7, #24]
        break;
 8009012:	e01d      	b.n	8009050 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009014:	f7fc f91c 	bl	8005250 <HAL_RCC_GetSysClockFreq>
 8009018:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	685b      	ldr	r3, [r3, #4]
 800901e:	085a      	lsrs	r2, r3, #1
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	441a      	add	r2, r3
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	685b      	ldr	r3, [r3, #4]
 8009028:	fbb2 f3f3 	udiv	r3, r2, r3
 800902c:	b29b      	uxth	r3, r3
 800902e:	61bb      	str	r3, [r7, #24]
        break;
 8009030:	e00e      	b.n	8009050 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	685b      	ldr	r3, [r3, #4]
 8009036:	085b      	lsrs	r3, r3, #1
 8009038:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	685b      	ldr	r3, [r3, #4]
 8009040:	fbb2 f3f3 	udiv	r3, r2, r3
 8009044:	b29b      	uxth	r3, r3
 8009046:	61bb      	str	r3, [r7, #24]
        break;
 8009048:	e002      	b.n	8009050 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 800904a:	2301      	movs	r3, #1
 800904c:	75fb      	strb	r3, [r7, #23]
        break;
 800904e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009050:	69bb      	ldr	r3, [r7, #24]
 8009052:	2b0f      	cmp	r3, #15
 8009054:	d908      	bls.n	8009068 <UART_SetConfig+0x530>
 8009056:	69bb      	ldr	r3, [r7, #24]
 8009058:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800905c:	d204      	bcs.n	8009068 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	69ba      	ldr	r2, [r7, #24]
 8009064:	60da      	str	r2, [r3, #12]
 8009066:	e001      	b.n	800906c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8009068:	2301      	movs	r3, #1
 800906a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2200      	movs	r2, #0
 8009070:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2200      	movs	r2, #0
 8009076:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8009078:	7dfb      	ldrb	r3, [r7, #23]
}
 800907a:	4618      	mov	r0, r3
 800907c:	3720      	adds	r7, #32
 800907e:	46bd      	mov	sp, r7
 8009080:	bd80      	pop	{r7, pc}
 8009082:	bf00      	nop
 8009084:	01e84800 	.word	0x01e84800
 8009088:	00f42400 	.word	0x00f42400

0800908c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800908c:	b480      	push	{r7}
 800908e:	b083      	sub	sp, #12
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009098:	f003 0301 	and.w	r3, r3, #1
 800909c:	2b00      	cmp	r3, #0
 800909e:	d00a      	beq.n	80090b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	685b      	ldr	r3, [r3, #4]
 80090a6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	430a      	orrs	r2, r1
 80090b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090ba:	f003 0302 	and.w	r3, r3, #2
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d00a      	beq.n	80090d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	685b      	ldr	r3, [r3, #4]
 80090c8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	430a      	orrs	r2, r1
 80090d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090dc:	f003 0304 	and.w	r3, r3, #4
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d00a      	beq.n	80090fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	685b      	ldr	r3, [r3, #4]
 80090ea:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	430a      	orrs	r2, r1
 80090f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090fe:	f003 0308 	and.w	r3, r3, #8
 8009102:	2b00      	cmp	r3, #0
 8009104:	d00a      	beq.n	800911c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	685b      	ldr	r3, [r3, #4]
 800910c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	430a      	orrs	r2, r1
 800911a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009120:	f003 0310 	and.w	r3, r3, #16
 8009124:	2b00      	cmp	r3, #0
 8009126:	d00a      	beq.n	800913e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	689b      	ldr	r3, [r3, #8]
 800912e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	430a      	orrs	r2, r1
 800913c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009142:	f003 0320 	and.w	r3, r3, #32
 8009146:	2b00      	cmp	r3, #0
 8009148:	d00a      	beq.n	8009160 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	689b      	ldr	r3, [r3, #8]
 8009150:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	430a      	orrs	r2, r1
 800915e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009164:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009168:	2b00      	cmp	r3, #0
 800916a:	d01a      	beq.n	80091a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	685b      	ldr	r3, [r3, #4]
 8009172:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	430a      	orrs	r2, r1
 8009180:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009186:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800918a:	d10a      	bne.n	80091a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	685b      	ldr	r3, [r3, #4]
 8009192:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	430a      	orrs	r2, r1
 80091a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d00a      	beq.n	80091c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	685b      	ldr	r3, [r3, #4]
 80091b4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	430a      	orrs	r2, r1
 80091c2:	605a      	str	r2, [r3, #4]
  }
}
 80091c4:	bf00      	nop
 80091c6:	370c      	adds	r7, #12
 80091c8:	46bd      	mov	sp, r7
 80091ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ce:	4770      	bx	lr

080091d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b086      	sub	sp, #24
 80091d4:	af02      	add	r7, sp, #8
 80091d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2200      	movs	r2, #0
 80091dc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80091de:	f7fa f86d 	bl	80032bc <HAL_GetTick>
 80091e2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	f003 0308 	and.w	r3, r3, #8
 80091ee:	2b08      	cmp	r3, #8
 80091f0:	d10e      	bne.n	8009210 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80091f2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80091f6:	9300      	str	r3, [sp, #0]
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2200      	movs	r2, #0
 80091fc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009200:	6878      	ldr	r0, [r7, #4]
 8009202:	f000 f82a 	bl	800925a <UART_WaitOnFlagUntilTimeout>
 8009206:	4603      	mov	r3, r0
 8009208:	2b00      	cmp	r3, #0
 800920a:	d001      	beq.n	8009210 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800920c:	2303      	movs	r3, #3
 800920e:	e020      	b.n	8009252 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f003 0304 	and.w	r3, r3, #4
 800921a:	2b04      	cmp	r3, #4
 800921c:	d10e      	bne.n	800923c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800921e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009222:	9300      	str	r3, [sp, #0]
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	2200      	movs	r2, #0
 8009228:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f000 f814 	bl	800925a <UART_WaitOnFlagUntilTimeout>
 8009232:	4603      	mov	r3, r0
 8009234:	2b00      	cmp	r3, #0
 8009236:	d001      	beq.n	800923c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009238:	2303      	movs	r3, #3
 800923a:	e00a      	b.n	8009252 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2220      	movs	r2, #32
 8009240:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2220      	movs	r2, #32
 8009246:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2200      	movs	r2, #0
 800924c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8009250:	2300      	movs	r3, #0
}
 8009252:	4618      	mov	r0, r3
 8009254:	3710      	adds	r7, #16
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}

0800925a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800925a:	b580      	push	{r7, lr}
 800925c:	b084      	sub	sp, #16
 800925e:	af00      	add	r7, sp, #0
 8009260:	60f8      	str	r0, [r7, #12]
 8009262:	60b9      	str	r1, [r7, #8]
 8009264:	603b      	str	r3, [r7, #0]
 8009266:	4613      	mov	r3, r2
 8009268:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800926a:	e05d      	b.n	8009328 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800926c:	69bb      	ldr	r3, [r7, #24]
 800926e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009272:	d059      	beq.n	8009328 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009274:	f7fa f822 	bl	80032bc <HAL_GetTick>
 8009278:	4602      	mov	r2, r0
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	1ad3      	subs	r3, r2, r3
 800927e:	69ba      	ldr	r2, [r7, #24]
 8009280:	429a      	cmp	r2, r3
 8009282:	d302      	bcc.n	800928a <UART_WaitOnFlagUntilTimeout+0x30>
 8009284:	69bb      	ldr	r3, [r7, #24]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d11b      	bne.n	80092c2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	681a      	ldr	r2, [r3, #0]
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009298:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	689a      	ldr	r2, [r3, #8]
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	f022 0201 	bic.w	r2, r2, #1
 80092a8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	2220      	movs	r2, #32
 80092ae:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	2220      	movs	r2, #32
 80092b4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	2200      	movs	r2, #0
 80092ba:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80092be:	2303      	movs	r3, #3
 80092c0:	e042      	b.n	8009348 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f003 0304 	and.w	r3, r3, #4
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d02b      	beq.n	8009328 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	69db      	ldr	r3, [r3, #28]
 80092d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80092da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80092de:	d123      	bne.n	8009328 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80092e8:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	681a      	ldr	r2, [r3, #0]
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80092f8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	689a      	ldr	r2, [r3, #8]
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f022 0201 	bic.w	r2, r2, #1
 8009308:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	2220      	movs	r2, #32
 800930e:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	2220      	movs	r2, #32
 8009314:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	2220      	movs	r2, #32
 800931a:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	2200      	movs	r2, #0
 8009320:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8009324:	2303      	movs	r3, #3
 8009326:	e00f      	b.n	8009348 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	69da      	ldr	r2, [r3, #28]
 800932e:	68bb      	ldr	r3, [r7, #8]
 8009330:	4013      	ands	r3, r2
 8009332:	68ba      	ldr	r2, [r7, #8]
 8009334:	429a      	cmp	r2, r3
 8009336:	bf0c      	ite	eq
 8009338:	2301      	moveq	r3, #1
 800933a:	2300      	movne	r3, #0
 800933c:	b2db      	uxtb	r3, r3
 800933e:	461a      	mov	r2, r3
 8009340:	79fb      	ldrb	r3, [r7, #7]
 8009342:	429a      	cmp	r2, r3
 8009344:	d092      	beq.n	800926c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009346:	2300      	movs	r3, #0
}
 8009348:	4618      	mov	r0, r3
 800934a:	3710      	adds	r7, #16
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}

08009350 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009350:	b480      	push	{r7}
 8009352:	b083      	sub	sp, #12
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	681a      	ldr	r2, [r3, #0]
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009366:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	689a      	ldr	r2, [r3, #8]
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f022 0201 	bic.w	r2, r2, #1
 8009376:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2220      	movs	r2, #32
 800937c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2200      	movs	r2, #0
 8009382:	661a      	str	r2, [r3, #96]	; 0x60
}
 8009384:	bf00      	nop
 8009386:	370c      	adds	r7, #12
 8009388:	46bd      	mov	sp, r7
 800938a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938e:	4770      	bx	lr

08009390 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b084      	sub	sp, #16
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800939c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	2200      	movs	r2, #0
 80093a2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	2200      	movs	r2, #0
 80093aa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80093ae:	68f8      	ldr	r0, [r7, #12]
 80093b0:	f7ff fbae 	bl	8008b10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80093b4:	bf00      	nop
 80093b6:	3710      	adds	r7, #16
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}

080093bc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b082      	sub	sp, #8
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	681a      	ldr	r2, [r3, #0]
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80093d2:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2220      	movs	r2, #32
 80093d8:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2200      	movs	r2, #0
 80093de:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80093e0:	6878      	ldr	r0, [r7, #4]
 80093e2:	f7ff fb8b 	bl	8008afc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80093e6:	bf00      	nop
 80093e8:	3708      	adds	r7, #8
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}

080093ee <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80093ee:	b580      	push	{r7, lr}
 80093f0:	b084      	sub	sp, #16
 80093f2:	af00      	add	r7, sp, #0
 80093f4:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80093fc:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009402:	2b22      	cmp	r3, #34	; 0x22
 8009404:	d13a      	bne.n	800947c <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800940c:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800940e:	89bb      	ldrh	r3, [r7, #12]
 8009410:	b2d9      	uxtb	r1, r3
 8009412:	89fb      	ldrh	r3, [r7, #14]
 8009414:	b2da      	uxtb	r2, r3
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800941a:	400a      	ands	r2, r1
 800941c:	b2d2      	uxtb	r2, r2
 800941e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009424:	1c5a      	adds	r2, r3, #1
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009430:	b29b      	uxth	r3, r3
 8009432:	3b01      	subs	r3, #1
 8009434:	b29a      	uxth	r2, r3
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009442:	b29b      	uxth	r3, r3
 8009444:	2b00      	cmp	r3, #0
 8009446:	d121      	bne.n	800948c <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	681a      	ldr	r2, [r3, #0]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009456:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	689a      	ldr	r2, [r3, #8]
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	f022 0201 	bic.w	r2, r2, #1
 8009466:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2220      	movs	r2, #32
 800946c:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	2200      	movs	r2, #0
 8009472:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f7f8 fc07 	bl	8001c88 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800947a:	e007      	b.n	800948c <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	699a      	ldr	r2, [r3, #24]
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f042 0208 	orr.w	r2, r2, #8
 800948a:	619a      	str	r2, [r3, #24]
}
 800948c:	bf00      	nop
 800948e:	3710      	adds	r7, #16
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}

08009494 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009494:	b580      	push	{r7, lr}
 8009496:	b084      	sub	sp, #16
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80094a2:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80094a8:	2b22      	cmp	r3, #34	; 0x22
 80094aa:	d13a      	bne.n	8009522 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094b2:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80094b8:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80094ba:	89ba      	ldrh	r2, [r7, #12]
 80094bc:	89fb      	ldrh	r3, [r7, #14]
 80094be:	4013      	ands	r3, r2
 80094c0:	b29a      	uxth	r2, r3
 80094c2:	68bb      	ldr	r3, [r7, #8]
 80094c4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80094ca:	1c9a      	adds	r2, r3, #2
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80094d6:	b29b      	uxth	r3, r3
 80094d8:	3b01      	subs	r3, #1
 80094da:	b29a      	uxth	r2, r3
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80094e8:	b29b      	uxth	r3, r3
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d121      	bne.n	8009532 <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	681a      	ldr	r2, [r3, #0]
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80094fc:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	689a      	ldr	r2, [r3, #8]
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f022 0201 	bic.w	r2, r2, #1
 800950c:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2220      	movs	r2, #32
 8009512:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2200      	movs	r2, #0
 8009518:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800951a:	6878      	ldr	r0, [r7, #4]
 800951c:	f7f8 fbb4 	bl	8001c88 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009520:	e007      	b.n	8009532 <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	699a      	ldr	r2, [r3, #24]
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f042 0208 	orr.w	r2, r2, #8
 8009530:	619a      	str	r2, [r3, #24]
}
 8009532:	bf00      	nop
 8009534:	3710      	adds	r7, #16
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}

0800953a <atoi>:
 800953a:	220a      	movs	r2, #10
 800953c:	2100      	movs	r1, #0
 800953e:	f000 b939 	b.w	80097b4 <strtol>
	...

08009544 <__errno>:
 8009544:	4b01      	ldr	r3, [pc, #4]	; (800954c <__errno+0x8>)
 8009546:	6818      	ldr	r0, [r3, #0]
 8009548:	4770      	bx	lr
 800954a:	bf00      	nop
 800954c:	20000014 	.word	0x20000014

08009550 <__libc_init_array>:
 8009550:	b570      	push	{r4, r5, r6, lr}
 8009552:	4e0d      	ldr	r6, [pc, #52]	; (8009588 <__libc_init_array+0x38>)
 8009554:	4c0d      	ldr	r4, [pc, #52]	; (800958c <__libc_init_array+0x3c>)
 8009556:	1ba4      	subs	r4, r4, r6
 8009558:	10a4      	asrs	r4, r4, #2
 800955a:	2500      	movs	r5, #0
 800955c:	42a5      	cmp	r5, r4
 800955e:	d109      	bne.n	8009574 <__libc_init_array+0x24>
 8009560:	4e0b      	ldr	r6, [pc, #44]	; (8009590 <__libc_init_array+0x40>)
 8009562:	4c0c      	ldr	r4, [pc, #48]	; (8009594 <__libc_init_array+0x44>)
 8009564:	f000 fd4e 	bl	800a004 <_init>
 8009568:	1ba4      	subs	r4, r4, r6
 800956a:	10a4      	asrs	r4, r4, #2
 800956c:	2500      	movs	r5, #0
 800956e:	42a5      	cmp	r5, r4
 8009570:	d105      	bne.n	800957e <__libc_init_array+0x2e>
 8009572:	bd70      	pop	{r4, r5, r6, pc}
 8009574:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009578:	4798      	blx	r3
 800957a:	3501      	adds	r5, #1
 800957c:	e7ee      	b.n	800955c <__libc_init_array+0xc>
 800957e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009582:	4798      	blx	r3
 8009584:	3501      	adds	r5, #1
 8009586:	e7f2      	b.n	800956e <__libc_init_array+0x1e>
 8009588:	0800a2dc 	.word	0x0800a2dc
 800958c:	0800a2dc 	.word	0x0800a2dc
 8009590:	0800a2dc 	.word	0x0800a2dc
 8009594:	0800a2e0 	.word	0x0800a2e0

08009598 <memset>:
 8009598:	4402      	add	r2, r0
 800959a:	4603      	mov	r3, r0
 800959c:	4293      	cmp	r3, r2
 800959e:	d100      	bne.n	80095a2 <memset+0xa>
 80095a0:	4770      	bx	lr
 80095a2:	f803 1b01 	strb.w	r1, [r3], #1
 80095a6:	e7f9      	b.n	800959c <memset+0x4>

080095a8 <siprintf>:
 80095a8:	b40e      	push	{r1, r2, r3}
 80095aa:	b500      	push	{lr}
 80095ac:	b09c      	sub	sp, #112	; 0x70
 80095ae:	ab1d      	add	r3, sp, #116	; 0x74
 80095b0:	9002      	str	r0, [sp, #8]
 80095b2:	9006      	str	r0, [sp, #24]
 80095b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80095b8:	4809      	ldr	r0, [pc, #36]	; (80095e0 <siprintf+0x38>)
 80095ba:	9107      	str	r1, [sp, #28]
 80095bc:	9104      	str	r1, [sp, #16]
 80095be:	4909      	ldr	r1, [pc, #36]	; (80095e4 <siprintf+0x3c>)
 80095c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80095c4:	9105      	str	r1, [sp, #20]
 80095c6:	6800      	ldr	r0, [r0, #0]
 80095c8:	9301      	str	r3, [sp, #4]
 80095ca:	a902      	add	r1, sp, #8
 80095cc:	f000 fa28 	bl	8009a20 <_svfiprintf_r>
 80095d0:	9b02      	ldr	r3, [sp, #8]
 80095d2:	2200      	movs	r2, #0
 80095d4:	701a      	strb	r2, [r3, #0]
 80095d6:	b01c      	add	sp, #112	; 0x70
 80095d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80095dc:	b003      	add	sp, #12
 80095de:	4770      	bx	lr
 80095e0:	20000014 	.word	0x20000014
 80095e4:	ffff0208 	.word	0xffff0208

080095e8 <strncpy>:
 80095e8:	b570      	push	{r4, r5, r6, lr}
 80095ea:	3901      	subs	r1, #1
 80095ec:	4604      	mov	r4, r0
 80095ee:	b902      	cbnz	r2, 80095f2 <strncpy+0xa>
 80095f0:	bd70      	pop	{r4, r5, r6, pc}
 80095f2:	4623      	mov	r3, r4
 80095f4:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 80095f8:	f803 5b01 	strb.w	r5, [r3], #1
 80095fc:	1e56      	subs	r6, r2, #1
 80095fe:	b92d      	cbnz	r5, 800960c <strncpy+0x24>
 8009600:	4414      	add	r4, r2
 8009602:	42a3      	cmp	r3, r4
 8009604:	d0f4      	beq.n	80095f0 <strncpy+0x8>
 8009606:	f803 5b01 	strb.w	r5, [r3], #1
 800960a:	e7fa      	b.n	8009602 <strncpy+0x1a>
 800960c:	461c      	mov	r4, r3
 800960e:	4632      	mov	r2, r6
 8009610:	e7ed      	b.n	80095ee <strncpy+0x6>
	...

08009614 <strtok>:
 8009614:	4b13      	ldr	r3, [pc, #76]	; (8009664 <strtok+0x50>)
 8009616:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800961a:	681d      	ldr	r5, [r3, #0]
 800961c:	6dac      	ldr	r4, [r5, #88]	; 0x58
 800961e:	4606      	mov	r6, r0
 8009620:	460f      	mov	r7, r1
 8009622:	b9b4      	cbnz	r4, 8009652 <strtok+0x3e>
 8009624:	2050      	movs	r0, #80	; 0x50
 8009626:	f000 f8df 	bl	80097e8 <malloc>
 800962a:	65a8      	str	r0, [r5, #88]	; 0x58
 800962c:	e9c0 4400 	strd	r4, r4, [r0]
 8009630:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8009634:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8009638:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800963c:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8009640:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8009644:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8009648:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800964c:	6184      	str	r4, [r0, #24]
 800964e:	7704      	strb	r4, [r0, #28]
 8009650:	6244      	str	r4, [r0, #36]	; 0x24
 8009652:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8009654:	4639      	mov	r1, r7
 8009656:	4630      	mov	r0, r6
 8009658:	2301      	movs	r3, #1
 800965a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800965e:	f000 b803 	b.w	8009668 <__strtok_r>
 8009662:	bf00      	nop
 8009664:	20000014 	.word	0x20000014

08009668 <__strtok_r>:
 8009668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800966a:	b918      	cbnz	r0, 8009674 <__strtok_r+0xc>
 800966c:	6810      	ldr	r0, [r2, #0]
 800966e:	b908      	cbnz	r0, 8009674 <__strtok_r+0xc>
 8009670:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009672:	4620      	mov	r0, r4
 8009674:	4604      	mov	r4, r0
 8009676:	460f      	mov	r7, r1
 8009678:	f814 5b01 	ldrb.w	r5, [r4], #1
 800967c:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009680:	b91e      	cbnz	r6, 800968a <__strtok_r+0x22>
 8009682:	b96d      	cbnz	r5, 80096a0 <__strtok_r+0x38>
 8009684:	6015      	str	r5, [r2, #0]
 8009686:	4628      	mov	r0, r5
 8009688:	e7f2      	b.n	8009670 <__strtok_r+0x8>
 800968a:	42b5      	cmp	r5, r6
 800968c:	d1f6      	bne.n	800967c <__strtok_r+0x14>
 800968e:	2b00      	cmp	r3, #0
 8009690:	d1ef      	bne.n	8009672 <__strtok_r+0xa>
 8009692:	6014      	str	r4, [r2, #0]
 8009694:	7003      	strb	r3, [r0, #0]
 8009696:	e7eb      	b.n	8009670 <__strtok_r+0x8>
 8009698:	462b      	mov	r3, r5
 800969a:	e00d      	b.n	80096b8 <__strtok_r+0x50>
 800969c:	b926      	cbnz	r6, 80096a8 <__strtok_r+0x40>
 800969e:	461c      	mov	r4, r3
 80096a0:	4623      	mov	r3, r4
 80096a2:	460f      	mov	r7, r1
 80096a4:	f813 5b01 	ldrb.w	r5, [r3], #1
 80096a8:	f817 6b01 	ldrb.w	r6, [r7], #1
 80096ac:	42b5      	cmp	r5, r6
 80096ae:	d1f5      	bne.n	800969c <__strtok_r+0x34>
 80096b0:	2d00      	cmp	r5, #0
 80096b2:	d0f1      	beq.n	8009698 <__strtok_r+0x30>
 80096b4:	2100      	movs	r1, #0
 80096b6:	7021      	strb	r1, [r4, #0]
 80096b8:	6013      	str	r3, [r2, #0]
 80096ba:	e7d9      	b.n	8009670 <__strtok_r+0x8>

080096bc <_strtol_l.isra.0>:
 80096bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096c0:	4680      	mov	r8, r0
 80096c2:	4689      	mov	r9, r1
 80096c4:	4692      	mov	sl, r2
 80096c6:	461e      	mov	r6, r3
 80096c8:	460f      	mov	r7, r1
 80096ca:	463d      	mov	r5, r7
 80096cc:	9808      	ldr	r0, [sp, #32]
 80096ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 80096d2:	f000 f885 	bl	80097e0 <__locale_ctype_ptr_l>
 80096d6:	4420      	add	r0, r4
 80096d8:	7843      	ldrb	r3, [r0, #1]
 80096da:	f013 0308 	ands.w	r3, r3, #8
 80096de:	d132      	bne.n	8009746 <_strtol_l.isra.0+0x8a>
 80096e0:	2c2d      	cmp	r4, #45	; 0x2d
 80096e2:	d132      	bne.n	800974a <_strtol_l.isra.0+0x8e>
 80096e4:	787c      	ldrb	r4, [r7, #1]
 80096e6:	1cbd      	adds	r5, r7, #2
 80096e8:	2201      	movs	r2, #1
 80096ea:	2e00      	cmp	r6, #0
 80096ec:	d05d      	beq.n	80097aa <_strtol_l.isra.0+0xee>
 80096ee:	2e10      	cmp	r6, #16
 80096f0:	d109      	bne.n	8009706 <_strtol_l.isra.0+0x4a>
 80096f2:	2c30      	cmp	r4, #48	; 0x30
 80096f4:	d107      	bne.n	8009706 <_strtol_l.isra.0+0x4a>
 80096f6:	782b      	ldrb	r3, [r5, #0]
 80096f8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80096fc:	2b58      	cmp	r3, #88	; 0x58
 80096fe:	d14f      	bne.n	80097a0 <_strtol_l.isra.0+0xe4>
 8009700:	786c      	ldrb	r4, [r5, #1]
 8009702:	2610      	movs	r6, #16
 8009704:	3502      	adds	r5, #2
 8009706:	2a00      	cmp	r2, #0
 8009708:	bf14      	ite	ne
 800970a:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800970e:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8009712:	2700      	movs	r7, #0
 8009714:	fbb1 fcf6 	udiv	ip, r1, r6
 8009718:	4638      	mov	r0, r7
 800971a:	fb06 1e1c 	mls	lr, r6, ip, r1
 800971e:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8009722:	2b09      	cmp	r3, #9
 8009724:	d817      	bhi.n	8009756 <_strtol_l.isra.0+0x9a>
 8009726:	461c      	mov	r4, r3
 8009728:	42a6      	cmp	r6, r4
 800972a:	dd23      	ble.n	8009774 <_strtol_l.isra.0+0xb8>
 800972c:	1c7b      	adds	r3, r7, #1
 800972e:	d007      	beq.n	8009740 <_strtol_l.isra.0+0x84>
 8009730:	4584      	cmp	ip, r0
 8009732:	d31c      	bcc.n	800976e <_strtol_l.isra.0+0xb2>
 8009734:	d101      	bne.n	800973a <_strtol_l.isra.0+0x7e>
 8009736:	45a6      	cmp	lr, r4
 8009738:	db19      	blt.n	800976e <_strtol_l.isra.0+0xb2>
 800973a:	fb00 4006 	mla	r0, r0, r6, r4
 800973e:	2701      	movs	r7, #1
 8009740:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009744:	e7eb      	b.n	800971e <_strtol_l.isra.0+0x62>
 8009746:	462f      	mov	r7, r5
 8009748:	e7bf      	b.n	80096ca <_strtol_l.isra.0+0xe>
 800974a:	2c2b      	cmp	r4, #43	; 0x2b
 800974c:	bf04      	itt	eq
 800974e:	1cbd      	addeq	r5, r7, #2
 8009750:	787c      	ldrbeq	r4, [r7, #1]
 8009752:	461a      	mov	r2, r3
 8009754:	e7c9      	b.n	80096ea <_strtol_l.isra.0+0x2e>
 8009756:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800975a:	2b19      	cmp	r3, #25
 800975c:	d801      	bhi.n	8009762 <_strtol_l.isra.0+0xa6>
 800975e:	3c37      	subs	r4, #55	; 0x37
 8009760:	e7e2      	b.n	8009728 <_strtol_l.isra.0+0x6c>
 8009762:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8009766:	2b19      	cmp	r3, #25
 8009768:	d804      	bhi.n	8009774 <_strtol_l.isra.0+0xb8>
 800976a:	3c57      	subs	r4, #87	; 0x57
 800976c:	e7dc      	b.n	8009728 <_strtol_l.isra.0+0x6c>
 800976e:	f04f 37ff 	mov.w	r7, #4294967295
 8009772:	e7e5      	b.n	8009740 <_strtol_l.isra.0+0x84>
 8009774:	1c7b      	adds	r3, r7, #1
 8009776:	d108      	bne.n	800978a <_strtol_l.isra.0+0xce>
 8009778:	2322      	movs	r3, #34	; 0x22
 800977a:	f8c8 3000 	str.w	r3, [r8]
 800977e:	4608      	mov	r0, r1
 8009780:	f1ba 0f00 	cmp.w	sl, #0
 8009784:	d107      	bne.n	8009796 <_strtol_l.isra.0+0xda>
 8009786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800978a:	b102      	cbz	r2, 800978e <_strtol_l.isra.0+0xd2>
 800978c:	4240      	negs	r0, r0
 800978e:	f1ba 0f00 	cmp.w	sl, #0
 8009792:	d0f8      	beq.n	8009786 <_strtol_l.isra.0+0xca>
 8009794:	b10f      	cbz	r7, 800979a <_strtol_l.isra.0+0xde>
 8009796:	f105 39ff 	add.w	r9, r5, #4294967295
 800979a:	f8ca 9000 	str.w	r9, [sl]
 800979e:	e7f2      	b.n	8009786 <_strtol_l.isra.0+0xca>
 80097a0:	2430      	movs	r4, #48	; 0x30
 80097a2:	2e00      	cmp	r6, #0
 80097a4:	d1af      	bne.n	8009706 <_strtol_l.isra.0+0x4a>
 80097a6:	2608      	movs	r6, #8
 80097a8:	e7ad      	b.n	8009706 <_strtol_l.isra.0+0x4a>
 80097aa:	2c30      	cmp	r4, #48	; 0x30
 80097ac:	d0a3      	beq.n	80096f6 <_strtol_l.isra.0+0x3a>
 80097ae:	260a      	movs	r6, #10
 80097b0:	e7a9      	b.n	8009706 <_strtol_l.isra.0+0x4a>
	...

080097b4 <strtol>:
 80097b4:	4b08      	ldr	r3, [pc, #32]	; (80097d8 <strtol+0x24>)
 80097b6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80097b8:	681c      	ldr	r4, [r3, #0]
 80097ba:	4d08      	ldr	r5, [pc, #32]	; (80097dc <strtol+0x28>)
 80097bc:	6a23      	ldr	r3, [r4, #32]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	bf08      	it	eq
 80097c2:	462b      	moveq	r3, r5
 80097c4:	9300      	str	r3, [sp, #0]
 80097c6:	4613      	mov	r3, r2
 80097c8:	460a      	mov	r2, r1
 80097ca:	4601      	mov	r1, r0
 80097cc:	4620      	mov	r0, r4
 80097ce:	f7ff ff75 	bl	80096bc <_strtol_l.isra.0>
 80097d2:	b003      	add	sp, #12
 80097d4:	bd30      	pop	{r4, r5, pc}
 80097d6:	bf00      	nop
 80097d8:	20000014 	.word	0x20000014
 80097dc:	20000078 	.word	0x20000078

080097e0 <__locale_ctype_ptr_l>:
 80097e0:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80097e4:	4770      	bx	lr
	...

080097e8 <malloc>:
 80097e8:	4b02      	ldr	r3, [pc, #8]	; (80097f4 <malloc+0xc>)
 80097ea:	4601      	mov	r1, r0
 80097ec:	6818      	ldr	r0, [r3, #0]
 80097ee:	f000 b863 	b.w	80098b8 <_malloc_r>
 80097f2:	bf00      	nop
 80097f4:	20000014 	.word	0x20000014

080097f8 <__ascii_mbtowc>:
 80097f8:	b082      	sub	sp, #8
 80097fa:	b901      	cbnz	r1, 80097fe <__ascii_mbtowc+0x6>
 80097fc:	a901      	add	r1, sp, #4
 80097fe:	b142      	cbz	r2, 8009812 <__ascii_mbtowc+0x1a>
 8009800:	b14b      	cbz	r3, 8009816 <__ascii_mbtowc+0x1e>
 8009802:	7813      	ldrb	r3, [r2, #0]
 8009804:	600b      	str	r3, [r1, #0]
 8009806:	7812      	ldrb	r2, [r2, #0]
 8009808:	1c10      	adds	r0, r2, #0
 800980a:	bf18      	it	ne
 800980c:	2001      	movne	r0, #1
 800980e:	b002      	add	sp, #8
 8009810:	4770      	bx	lr
 8009812:	4610      	mov	r0, r2
 8009814:	e7fb      	b.n	800980e <__ascii_mbtowc+0x16>
 8009816:	f06f 0001 	mvn.w	r0, #1
 800981a:	e7f8      	b.n	800980e <__ascii_mbtowc+0x16>

0800981c <_free_r>:
 800981c:	b538      	push	{r3, r4, r5, lr}
 800981e:	4605      	mov	r5, r0
 8009820:	2900      	cmp	r1, #0
 8009822:	d045      	beq.n	80098b0 <_free_r+0x94>
 8009824:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009828:	1f0c      	subs	r4, r1, #4
 800982a:	2b00      	cmp	r3, #0
 800982c:	bfb8      	it	lt
 800982e:	18e4      	addlt	r4, r4, r3
 8009830:	f000 fbb7 	bl	8009fa2 <__malloc_lock>
 8009834:	4a1f      	ldr	r2, [pc, #124]	; (80098b4 <_free_r+0x98>)
 8009836:	6813      	ldr	r3, [r2, #0]
 8009838:	4610      	mov	r0, r2
 800983a:	b933      	cbnz	r3, 800984a <_free_r+0x2e>
 800983c:	6063      	str	r3, [r4, #4]
 800983e:	6014      	str	r4, [r2, #0]
 8009840:	4628      	mov	r0, r5
 8009842:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009846:	f000 bbad 	b.w	8009fa4 <__malloc_unlock>
 800984a:	42a3      	cmp	r3, r4
 800984c:	d90c      	bls.n	8009868 <_free_r+0x4c>
 800984e:	6821      	ldr	r1, [r4, #0]
 8009850:	1862      	adds	r2, r4, r1
 8009852:	4293      	cmp	r3, r2
 8009854:	bf04      	itt	eq
 8009856:	681a      	ldreq	r2, [r3, #0]
 8009858:	685b      	ldreq	r3, [r3, #4]
 800985a:	6063      	str	r3, [r4, #4]
 800985c:	bf04      	itt	eq
 800985e:	1852      	addeq	r2, r2, r1
 8009860:	6022      	streq	r2, [r4, #0]
 8009862:	6004      	str	r4, [r0, #0]
 8009864:	e7ec      	b.n	8009840 <_free_r+0x24>
 8009866:	4613      	mov	r3, r2
 8009868:	685a      	ldr	r2, [r3, #4]
 800986a:	b10a      	cbz	r2, 8009870 <_free_r+0x54>
 800986c:	42a2      	cmp	r2, r4
 800986e:	d9fa      	bls.n	8009866 <_free_r+0x4a>
 8009870:	6819      	ldr	r1, [r3, #0]
 8009872:	1858      	adds	r0, r3, r1
 8009874:	42a0      	cmp	r0, r4
 8009876:	d10b      	bne.n	8009890 <_free_r+0x74>
 8009878:	6820      	ldr	r0, [r4, #0]
 800987a:	4401      	add	r1, r0
 800987c:	1858      	adds	r0, r3, r1
 800987e:	4282      	cmp	r2, r0
 8009880:	6019      	str	r1, [r3, #0]
 8009882:	d1dd      	bne.n	8009840 <_free_r+0x24>
 8009884:	6810      	ldr	r0, [r2, #0]
 8009886:	6852      	ldr	r2, [r2, #4]
 8009888:	605a      	str	r2, [r3, #4]
 800988a:	4401      	add	r1, r0
 800988c:	6019      	str	r1, [r3, #0]
 800988e:	e7d7      	b.n	8009840 <_free_r+0x24>
 8009890:	d902      	bls.n	8009898 <_free_r+0x7c>
 8009892:	230c      	movs	r3, #12
 8009894:	602b      	str	r3, [r5, #0]
 8009896:	e7d3      	b.n	8009840 <_free_r+0x24>
 8009898:	6820      	ldr	r0, [r4, #0]
 800989a:	1821      	adds	r1, r4, r0
 800989c:	428a      	cmp	r2, r1
 800989e:	bf04      	itt	eq
 80098a0:	6811      	ldreq	r1, [r2, #0]
 80098a2:	6852      	ldreq	r2, [r2, #4]
 80098a4:	6062      	str	r2, [r4, #4]
 80098a6:	bf04      	itt	eq
 80098a8:	1809      	addeq	r1, r1, r0
 80098aa:	6021      	streq	r1, [r4, #0]
 80098ac:	605c      	str	r4, [r3, #4]
 80098ae:	e7c7      	b.n	8009840 <_free_r+0x24>
 80098b0:	bd38      	pop	{r3, r4, r5, pc}
 80098b2:	bf00      	nop
 80098b4:	20000210 	.word	0x20000210

080098b8 <_malloc_r>:
 80098b8:	b570      	push	{r4, r5, r6, lr}
 80098ba:	1ccd      	adds	r5, r1, #3
 80098bc:	f025 0503 	bic.w	r5, r5, #3
 80098c0:	3508      	adds	r5, #8
 80098c2:	2d0c      	cmp	r5, #12
 80098c4:	bf38      	it	cc
 80098c6:	250c      	movcc	r5, #12
 80098c8:	2d00      	cmp	r5, #0
 80098ca:	4606      	mov	r6, r0
 80098cc:	db01      	blt.n	80098d2 <_malloc_r+0x1a>
 80098ce:	42a9      	cmp	r1, r5
 80098d0:	d903      	bls.n	80098da <_malloc_r+0x22>
 80098d2:	230c      	movs	r3, #12
 80098d4:	6033      	str	r3, [r6, #0]
 80098d6:	2000      	movs	r0, #0
 80098d8:	bd70      	pop	{r4, r5, r6, pc}
 80098da:	f000 fb62 	bl	8009fa2 <__malloc_lock>
 80098de:	4a21      	ldr	r2, [pc, #132]	; (8009964 <_malloc_r+0xac>)
 80098e0:	6814      	ldr	r4, [r2, #0]
 80098e2:	4621      	mov	r1, r4
 80098e4:	b991      	cbnz	r1, 800990c <_malloc_r+0x54>
 80098e6:	4c20      	ldr	r4, [pc, #128]	; (8009968 <_malloc_r+0xb0>)
 80098e8:	6823      	ldr	r3, [r4, #0]
 80098ea:	b91b      	cbnz	r3, 80098f4 <_malloc_r+0x3c>
 80098ec:	4630      	mov	r0, r6
 80098ee:	f000 fb17 	bl	8009f20 <_sbrk_r>
 80098f2:	6020      	str	r0, [r4, #0]
 80098f4:	4629      	mov	r1, r5
 80098f6:	4630      	mov	r0, r6
 80098f8:	f000 fb12 	bl	8009f20 <_sbrk_r>
 80098fc:	1c43      	adds	r3, r0, #1
 80098fe:	d124      	bne.n	800994a <_malloc_r+0x92>
 8009900:	230c      	movs	r3, #12
 8009902:	6033      	str	r3, [r6, #0]
 8009904:	4630      	mov	r0, r6
 8009906:	f000 fb4d 	bl	8009fa4 <__malloc_unlock>
 800990a:	e7e4      	b.n	80098d6 <_malloc_r+0x1e>
 800990c:	680b      	ldr	r3, [r1, #0]
 800990e:	1b5b      	subs	r3, r3, r5
 8009910:	d418      	bmi.n	8009944 <_malloc_r+0x8c>
 8009912:	2b0b      	cmp	r3, #11
 8009914:	d90f      	bls.n	8009936 <_malloc_r+0x7e>
 8009916:	600b      	str	r3, [r1, #0]
 8009918:	50cd      	str	r5, [r1, r3]
 800991a:	18cc      	adds	r4, r1, r3
 800991c:	4630      	mov	r0, r6
 800991e:	f000 fb41 	bl	8009fa4 <__malloc_unlock>
 8009922:	f104 000b 	add.w	r0, r4, #11
 8009926:	1d23      	adds	r3, r4, #4
 8009928:	f020 0007 	bic.w	r0, r0, #7
 800992c:	1ac3      	subs	r3, r0, r3
 800992e:	d0d3      	beq.n	80098d8 <_malloc_r+0x20>
 8009930:	425a      	negs	r2, r3
 8009932:	50e2      	str	r2, [r4, r3]
 8009934:	e7d0      	b.n	80098d8 <_malloc_r+0x20>
 8009936:	428c      	cmp	r4, r1
 8009938:	684b      	ldr	r3, [r1, #4]
 800993a:	bf16      	itet	ne
 800993c:	6063      	strne	r3, [r4, #4]
 800993e:	6013      	streq	r3, [r2, #0]
 8009940:	460c      	movne	r4, r1
 8009942:	e7eb      	b.n	800991c <_malloc_r+0x64>
 8009944:	460c      	mov	r4, r1
 8009946:	6849      	ldr	r1, [r1, #4]
 8009948:	e7cc      	b.n	80098e4 <_malloc_r+0x2c>
 800994a:	1cc4      	adds	r4, r0, #3
 800994c:	f024 0403 	bic.w	r4, r4, #3
 8009950:	42a0      	cmp	r0, r4
 8009952:	d005      	beq.n	8009960 <_malloc_r+0xa8>
 8009954:	1a21      	subs	r1, r4, r0
 8009956:	4630      	mov	r0, r6
 8009958:	f000 fae2 	bl	8009f20 <_sbrk_r>
 800995c:	3001      	adds	r0, #1
 800995e:	d0cf      	beq.n	8009900 <_malloc_r+0x48>
 8009960:	6025      	str	r5, [r4, #0]
 8009962:	e7db      	b.n	800991c <_malloc_r+0x64>
 8009964:	20000210 	.word	0x20000210
 8009968:	20000214 	.word	0x20000214

0800996c <__ssputs_r>:
 800996c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009970:	688e      	ldr	r6, [r1, #8]
 8009972:	429e      	cmp	r6, r3
 8009974:	4682      	mov	sl, r0
 8009976:	460c      	mov	r4, r1
 8009978:	4690      	mov	r8, r2
 800997a:	4699      	mov	r9, r3
 800997c:	d837      	bhi.n	80099ee <__ssputs_r+0x82>
 800997e:	898a      	ldrh	r2, [r1, #12]
 8009980:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009984:	d031      	beq.n	80099ea <__ssputs_r+0x7e>
 8009986:	6825      	ldr	r5, [r4, #0]
 8009988:	6909      	ldr	r1, [r1, #16]
 800998a:	1a6f      	subs	r7, r5, r1
 800998c:	6965      	ldr	r5, [r4, #20]
 800998e:	2302      	movs	r3, #2
 8009990:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009994:	fb95 f5f3 	sdiv	r5, r5, r3
 8009998:	f109 0301 	add.w	r3, r9, #1
 800999c:	443b      	add	r3, r7
 800999e:	429d      	cmp	r5, r3
 80099a0:	bf38      	it	cc
 80099a2:	461d      	movcc	r5, r3
 80099a4:	0553      	lsls	r3, r2, #21
 80099a6:	d530      	bpl.n	8009a0a <__ssputs_r+0x9e>
 80099a8:	4629      	mov	r1, r5
 80099aa:	f7ff ff85 	bl	80098b8 <_malloc_r>
 80099ae:	4606      	mov	r6, r0
 80099b0:	b950      	cbnz	r0, 80099c8 <__ssputs_r+0x5c>
 80099b2:	230c      	movs	r3, #12
 80099b4:	f8ca 3000 	str.w	r3, [sl]
 80099b8:	89a3      	ldrh	r3, [r4, #12]
 80099ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099be:	81a3      	strh	r3, [r4, #12]
 80099c0:	f04f 30ff 	mov.w	r0, #4294967295
 80099c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099c8:	463a      	mov	r2, r7
 80099ca:	6921      	ldr	r1, [r4, #16]
 80099cc:	f000 fac5 	bl	8009f5a <memcpy>
 80099d0:	89a3      	ldrh	r3, [r4, #12]
 80099d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80099d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099da:	81a3      	strh	r3, [r4, #12]
 80099dc:	6126      	str	r6, [r4, #16]
 80099de:	6165      	str	r5, [r4, #20]
 80099e0:	443e      	add	r6, r7
 80099e2:	1bed      	subs	r5, r5, r7
 80099e4:	6026      	str	r6, [r4, #0]
 80099e6:	60a5      	str	r5, [r4, #8]
 80099e8:	464e      	mov	r6, r9
 80099ea:	454e      	cmp	r6, r9
 80099ec:	d900      	bls.n	80099f0 <__ssputs_r+0x84>
 80099ee:	464e      	mov	r6, r9
 80099f0:	4632      	mov	r2, r6
 80099f2:	4641      	mov	r1, r8
 80099f4:	6820      	ldr	r0, [r4, #0]
 80099f6:	f000 fabb 	bl	8009f70 <memmove>
 80099fa:	68a3      	ldr	r3, [r4, #8]
 80099fc:	1b9b      	subs	r3, r3, r6
 80099fe:	60a3      	str	r3, [r4, #8]
 8009a00:	6823      	ldr	r3, [r4, #0]
 8009a02:	441e      	add	r6, r3
 8009a04:	6026      	str	r6, [r4, #0]
 8009a06:	2000      	movs	r0, #0
 8009a08:	e7dc      	b.n	80099c4 <__ssputs_r+0x58>
 8009a0a:	462a      	mov	r2, r5
 8009a0c:	f000 facb 	bl	8009fa6 <_realloc_r>
 8009a10:	4606      	mov	r6, r0
 8009a12:	2800      	cmp	r0, #0
 8009a14:	d1e2      	bne.n	80099dc <__ssputs_r+0x70>
 8009a16:	6921      	ldr	r1, [r4, #16]
 8009a18:	4650      	mov	r0, sl
 8009a1a:	f7ff feff 	bl	800981c <_free_r>
 8009a1e:	e7c8      	b.n	80099b2 <__ssputs_r+0x46>

08009a20 <_svfiprintf_r>:
 8009a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a24:	461d      	mov	r5, r3
 8009a26:	898b      	ldrh	r3, [r1, #12]
 8009a28:	061f      	lsls	r7, r3, #24
 8009a2a:	b09d      	sub	sp, #116	; 0x74
 8009a2c:	4680      	mov	r8, r0
 8009a2e:	460c      	mov	r4, r1
 8009a30:	4616      	mov	r6, r2
 8009a32:	d50f      	bpl.n	8009a54 <_svfiprintf_r+0x34>
 8009a34:	690b      	ldr	r3, [r1, #16]
 8009a36:	b96b      	cbnz	r3, 8009a54 <_svfiprintf_r+0x34>
 8009a38:	2140      	movs	r1, #64	; 0x40
 8009a3a:	f7ff ff3d 	bl	80098b8 <_malloc_r>
 8009a3e:	6020      	str	r0, [r4, #0]
 8009a40:	6120      	str	r0, [r4, #16]
 8009a42:	b928      	cbnz	r0, 8009a50 <_svfiprintf_r+0x30>
 8009a44:	230c      	movs	r3, #12
 8009a46:	f8c8 3000 	str.w	r3, [r8]
 8009a4a:	f04f 30ff 	mov.w	r0, #4294967295
 8009a4e:	e0c8      	b.n	8009be2 <_svfiprintf_r+0x1c2>
 8009a50:	2340      	movs	r3, #64	; 0x40
 8009a52:	6163      	str	r3, [r4, #20]
 8009a54:	2300      	movs	r3, #0
 8009a56:	9309      	str	r3, [sp, #36]	; 0x24
 8009a58:	2320      	movs	r3, #32
 8009a5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a5e:	2330      	movs	r3, #48	; 0x30
 8009a60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a64:	9503      	str	r5, [sp, #12]
 8009a66:	f04f 0b01 	mov.w	fp, #1
 8009a6a:	4637      	mov	r7, r6
 8009a6c:	463d      	mov	r5, r7
 8009a6e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009a72:	b10b      	cbz	r3, 8009a78 <_svfiprintf_r+0x58>
 8009a74:	2b25      	cmp	r3, #37	; 0x25
 8009a76:	d13e      	bne.n	8009af6 <_svfiprintf_r+0xd6>
 8009a78:	ebb7 0a06 	subs.w	sl, r7, r6
 8009a7c:	d00b      	beq.n	8009a96 <_svfiprintf_r+0x76>
 8009a7e:	4653      	mov	r3, sl
 8009a80:	4632      	mov	r2, r6
 8009a82:	4621      	mov	r1, r4
 8009a84:	4640      	mov	r0, r8
 8009a86:	f7ff ff71 	bl	800996c <__ssputs_r>
 8009a8a:	3001      	adds	r0, #1
 8009a8c:	f000 80a4 	beq.w	8009bd8 <_svfiprintf_r+0x1b8>
 8009a90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a92:	4453      	add	r3, sl
 8009a94:	9309      	str	r3, [sp, #36]	; 0x24
 8009a96:	783b      	ldrb	r3, [r7, #0]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	f000 809d 	beq.w	8009bd8 <_svfiprintf_r+0x1b8>
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8009aa4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009aa8:	9304      	str	r3, [sp, #16]
 8009aaa:	9307      	str	r3, [sp, #28]
 8009aac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009ab0:	931a      	str	r3, [sp, #104]	; 0x68
 8009ab2:	462f      	mov	r7, r5
 8009ab4:	2205      	movs	r2, #5
 8009ab6:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009aba:	4850      	ldr	r0, [pc, #320]	; (8009bfc <_svfiprintf_r+0x1dc>)
 8009abc:	f7f6 fbd8 	bl	8000270 <memchr>
 8009ac0:	9b04      	ldr	r3, [sp, #16]
 8009ac2:	b9d0      	cbnz	r0, 8009afa <_svfiprintf_r+0xda>
 8009ac4:	06d9      	lsls	r1, r3, #27
 8009ac6:	bf44      	itt	mi
 8009ac8:	2220      	movmi	r2, #32
 8009aca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009ace:	071a      	lsls	r2, r3, #28
 8009ad0:	bf44      	itt	mi
 8009ad2:	222b      	movmi	r2, #43	; 0x2b
 8009ad4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009ad8:	782a      	ldrb	r2, [r5, #0]
 8009ada:	2a2a      	cmp	r2, #42	; 0x2a
 8009adc:	d015      	beq.n	8009b0a <_svfiprintf_r+0xea>
 8009ade:	9a07      	ldr	r2, [sp, #28]
 8009ae0:	462f      	mov	r7, r5
 8009ae2:	2000      	movs	r0, #0
 8009ae4:	250a      	movs	r5, #10
 8009ae6:	4639      	mov	r1, r7
 8009ae8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009aec:	3b30      	subs	r3, #48	; 0x30
 8009aee:	2b09      	cmp	r3, #9
 8009af0:	d94d      	bls.n	8009b8e <_svfiprintf_r+0x16e>
 8009af2:	b1b8      	cbz	r0, 8009b24 <_svfiprintf_r+0x104>
 8009af4:	e00f      	b.n	8009b16 <_svfiprintf_r+0xf6>
 8009af6:	462f      	mov	r7, r5
 8009af8:	e7b8      	b.n	8009a6c <_svfiprintf_r+0x4c>
 8009afa:	4a40      	ldr	r2, [pc, #256]	; (8009bfc <_svfiprintf_r+0x1dc>)
 8009afc:	1a80      	subs	r0, r0, r2
 8009afe:	fa0b f000 	lsl.w	r0, fp, r0
 8009b02:	4318      	orrs	r0, r3
 8009b04:	9004      	str	r0, [sp, #16]
 8009b06:	463d      	mov	r5, r7
 8009b08:	e7d3      	b.n	8009ab2 <_svfiprintf_r+0x92>
 8009b0a:	9a03      	ldr	r2, [sp, #12]
 8009b0c:	1d11      	adds	r1, r2, #4
 8009b0e:	6812      	ldr	r2, [r2, #0]
 8009b10:	9103      	str	r1, [sp, #12]
 8009b12:	2a00      	cmp	r2, #0
 8009b14:	db01      	blt.n	8009b1a <_svfiprintf_r+0xfa>
 8009b16:	9207      	str	r2, [sp, #28]
 8009b18:	e004      	b.n	8009b24 <_svfiprintf_r+0x104>
 8009b1a:	4252      	negs	r2, r2
 8009b1c:	f043 0302 	orr.w	r3, r3, #2
 8009b20:	9207      	str	r2, [sp, #28]
 8009b22:	9304      	str	r3, [sp, #16]
 8009b24:	783b      	ldrb	r3, [r7, #0]
 8009b26:	2b2e      	cmp	r3, #46	; 0x2e
 8009b28:	d10c      	bne.n	8009b44 <_svfiprintf_r+0x124>
 8009b2a:	787b      	ldrb	r3, [r7, #1]
 8009b2c:	2b2a      	cmp	r3, #42	; 0x2a
 8009b2e:	d133      	bne.n	8009b98 <_svfiprintf_r+0x178>
 8009b30:	9b03      	ldr	r3, [sp, #12]
 8009b32:	1d1a      	adds	r2, r3, #4
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	9203      	str	r2, [sp, #12]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	bfb8      	it	lt
 8009b3c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009b40:	3702      	adds	r7, #2
 8009b42:	9305      	str	r3, [sp, #20]
 8009b44:	4d2e      	ldr	r5, [pc, #184]	; (8009c00 <_svfiprintf_r+0x1e0>)
 8009b46:	7839      	ldrb	r1, [r7, #0]
 8009b48:	2203      	movs	r2, #3
 8009b4a:	4628      	mov	r0, r5
 8009b4c:	f7f6 fb90 	bl	8000270 <memchr>
 8009b50:	b138      	cbz	r0, 8009b62 <_svfiprintf_r+0x142>
 8009b52:	2340      	movs	r3, #64	; 0x40
 8009b54:	1b40      	subs	r0, r0, r5
 8009b56:	fa03 f000 	lsl.w	r0, r3, r0
 8009b5a:	9b04      	ldr	r3, [sp, #16]
 8009b5c:	4303      	orrs	r3, r0
 8009b5e:	3701      	adds	r7, #1
 8009b60:	9304      	str	r3, [sp, #16]
 8009b62:	7839      	ldrb	r1, [r7, #0]
 8009b64:	4827      	ldr	r0, [pc, #156]	; (8009c04 <_svfiprintf_r+0x1e4>)
 8009b66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b6a:	2206      	movs	r2, #6
 8009b6c:	1c7e      	adds	r6, r7, #1
 8009b6e:	f7f6 fb7f 	bl	8000270 <memchr>
 8009b72:	2800      	cmp	r0, #0
 8009b74:	d038      	beq.n	8009be8 <_svfiprintf_r+0x1c8>
 8009b76:	4b24      	ldr	r3, [pc, #144]	; (8009c08 <_svfiprintf_r+0x1e8>)
 8009b78:	bb13      	cbnz	r3, 8009bc0 <_svfiprintf_r+0x1a0>
 8009b7a:	9b03      	ldr	r3, [sp, #12]
 8009b7c:	3307      	adds	r3, #7
 8009b7e:	f023 0307 	bic.w	r3, r3, #7
 8009b82:	3308      	adds	r3, #8
 8009b84:	9303      	str	r3, [sp, #12]
 8009b86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b88:	444b      	add	r3, r9
 8009b8a:	9309      	str	r3, [sp, #36]	; 0x24
 8009b8c:	e76d      	b.n	8009a6a <_svfiprintf_r+0x4a>
 8009b8e:	fb05 3202 	mla	r2, r5, r2, r3
 8009b92:	2001      	movs	r0, #1
 8009b94:	460f      	mov	r7, r1
 8009b96:	e7a6      	b.n	8009ae6 <_svfiprintf_r+0xc6>
 8009b98:	2300      	movs	r3, #0
 8009b9a:	3701      	adds	r7, #1
 8009b9c:	9305      	str	r3, [sp, #20]
 8009b9e:	4619      	mov	r1, r3
 8009ba0:	250a      	movs	r5, #10
 8009ba2:	4638      	mov	r0, r7
 8009ba4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ba8:	3a30      	subs	r2, #48	; 0x30
 8009baa:	2a09      	cmp	r2, #9
 8009bac:	d903      	bls.n	8009bb6 <_svfiprintf_r+0x196>
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d0c8      	beq.n	8009b44 <_svfiprintf_r+0x124>
 8009bb2:	9105      	str	r1, [sp, #20]
 8009bb4:	e7c6      	b.n	8009b44 <_svfiprintf_r+0x124>
 8009bb6:	fb05 2101 	mla	r1, r5, r1, r2
 8009bba:	2301      	movs	r3, #1
 8009bbc:	4607      	mov	r7, r0
 8009bbe:	e7f0      	b.n	8009ba2 <_svfiprintf_r+0x182>
 8009bc0:	ab03      	add	r3, sp, #12
 8009bc2:	9300      	str	r3, [sp, #0]
 8009bc4:	4622      	mov	r2, r4
 8009bc6:	4b11      	ldr	r3, [pc, #68]	; (8009c0c <_svfiprintf_r+0x1ec>)
 8009bc8:	a904      	add	r1, sp, #16
 8009bca:	4640      	mov	r0, r8
 8009bcc:	f3af 8000 	nop.w
 8009bd0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009bd4:	4681      	mov	r9, r0
 8009bd6:	d1d6      	bne.n	8009b86 <_svfiprintf_r+0x166>
 8009bd8:	89a3      	ldrh	r3, [r4, #12]
 8009bda:	065b      	lsls	r3, r3, #25
 8009bdc:	f53f af35 	bmi.w	8009a4a <_svfiprintf_r+0x2a>
 8009be0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009be2:	b01d      	add	sp, #116	; 0x74
 8009be4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009be8:	ab03      	add	r3, sp, #12
 8009bea:	9300      	str	r3, [sp, #0]
 8009bec:	4622      	mov	r2, r4
 8009bee:	4b07      	ldr	r3, [pc, #28]	; (8009c0c <_svfiprintf_r+0x1ec>)
 8009bf0:	a904      	add	r1, sp, #16
 8009bf2:	4640      	mov	r0, r8
 8009bf4:	f000 f882 	bl	8009cfc <_printf_i>
 8009bf8:	e7ea      	b.n	8009bd0 <_svfiprintf_r+0x1b0>
 8009bfa:	bf00      	nop
 8009bfc:	0800a19e 	.word	0x0800a19e
 8009c00:	0800a1a4 	.word	0x0800a1a4
 8009c04:	0800a1a8 	.word	0x0800a1a8
 8009c08:	00000000 	.word	0x00000000
 8009c0c:	0800996d 	.word	0x0800996d

08009c10 <_printf_common>:
 8009c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c14:	4691      	mov	r9, r2
 8009c16:	461f      	mov	r7, r3
 8009c18:	688a      	ldr	r2, [r1, #8]
 8009c1a:	690b      	ldr	r3, [r1, #16]
 8009c1c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009c20:	4293      	cmp	r3, r2
 8009c22:	bfb8      	it	lt
 8009c24:	4613      	movlt	r3, r2
 8009c26:	f8c9 3000 	str.w	r3, [r9]
 8009c2a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009c2e:	4606      	mov	r6, r0
 8009c30:	460c      	mov	r4, r1
 8009c32:	b112      	cbz	r2, 8009c3a <_printf_common+0x2a>
 8009c34:	3301      	adds	r3, #1
 8009c36:	f8c9 3000 	str.w	r3, [r9]
 8009c3a:	6823      	ldr	r3, [r4, #0]
 8009c3c:	0699      	lsls	r1, r3, #26
 8009c3e:	bf42      	ittt	mi
 8009c40:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009c44:	3302      	addmi	r3, #2
 8009c46:	f8c9 3000 	strmi.w	r3, [r9]
 8009c4a:	6825      	ldr	r5, [r4, #0]
 8009c4c:	f015 0506 	ands.w	r5, r5, #6
 8009c50:	d107      	bne.n	8009c62 <_printf_common+0x52>
 8009c52:	f104 0a19 	add.w	sl, r4, #25
 8009c56:	68e3      	ldr	r3, [r4, #12]
 8009c58:	f8d9 2000 	ldr.w	r2, [r9]
 8009c5c:	1a9b      	subs	r3, r3, r2
 8009c5e:	42ab      	cmp	r3, r5
 8009c60:	dc28      	bgt.n	8009cb4 <_printf_common+0xa4>
 8009c62:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009c66:	6822      	ldr	r2, [r4, #0]
 8009c68:	3300      	adds	r3, #0
 8009c6a:	bf18      	it	ne
 8009c6c:	2301      	movne	r3, #1
 8009c6e:	0692      	lsls	r2, r2, #26
 8009c70:	d42d      	bmi.n	8009cce <_printf_common+0xbe>
 8009c72:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009c76:	4639      	mov	r1, r7
 8009c78:	4630      	mov	r0, r6
 8009c7a:	47c0      	blx	r8
 8009c7c:	3001      	adds	r0, #1
 8009c7e:	d020      	beq.n	8009cc2 <_printf_common+0xb2>
 8009c80:	6823      	ldr	r3, [r4, #0]
 8009c82:	68e5      	ldr	r5, [r4, #12]
 8009c84:	f8d9 2000 	ldr.w	r2, [r9]
 8009c88:	f003 0306 	and.w	r3, r3, #6
 8009c8c:	2b04      	cmp	r3, #4
 8009c8e:	bf08      	it	eq
 8009c90:	1aad      	subeq	r5, r5, r2
 8009c92:	68a3      	ldr	r3, [r4, #8]
 8009c94:	6922      	ldr	r2, [r4, #16]
 8009c96:	bf0c      	ite	eq
 8009c98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009c9c:	2500      	movne	r5, #0
 8009c9e:	4293      	cmp	r3, r2
 8009ca0:	bfc4      	itt	gt
 8009ca2:	1a9b      	subgt	r3, r3, r2
 8009ca4:	18ed      	addgt	r5, r5, r3
 8009ca6:	f04f 0900 	mov.w	r9, #0
 8009caa:	341a      	adds	r4, #26
 8009cac:	454d      	cmp	r5, r9
 8009cae:	d11a      	bne.n	8009ce6 <_printf_common+0xd6>
 8009cb0:	2000      	movs	r0, #0
 8009cb2:	e008      	b.n	8009cc6 <_printf_common+0xb6>
 8009cb4:	2301      	movs	r3, #1
 8009cb6:	4652      	mov	r2, sl
 8009cb8:	4639      	mov	r1, r7
 8009cba:	4630      	mov	r0, r6
 8009cbc:	47c0      	blx	r8
 8009cbe:	3001      	adds	r0, #1
 8009cc0:	d103      	bne.n	8009cca <_printf_common+0xba>
 8009cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8009cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cca:	3501      	adds	r5, #1
 8009ccc:	e7c3      	b.n	8009c56 <_printf_common+0x46>
 8009cce:	18e1      	adds	r1, r4, r3
 8009cd0:	1c5a      	adds	r2, r3, #1
 8009cd2:	2030      	movs	r0, #48	; 0x30
 8009cd4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009cd8:	4422      	add	r2, r4
 8009cda:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009cde:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009ce2:	3302      	adds	r3, #2
 8009ce4:	e7c5      	b.n	8009c72 <_printf_common+0x62>
 8009ce6:	2301      	movs	r3, #1
 8009ce8:	4622      	mov	r2, r4
 8009cea:	4639      	mov	r1, r7
 8009cec:	4630      	mov	r0, r6
 8009cee:	47c0      	blx	r8
 8009cf0:	3001      	adds	r0, #1
 8009cf2:	d0e6      	beq.n	8009cc2 <_printf_common+0xb2>
 8009cf4:	f109 0901 	add.w	r9, r9, #1
 8009cf8:	e7d8      	b.n	8009cac <_printf_common+0x9c>
	...

08009cfc <_printf_i>:
 8009cfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009d00:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009d04:	460c      	mov	r4, r1
 8009d06:	7e09      	ldrb	r1, [r1, #24]
 8009d08:	b085      	sub	sp, #20
 8009d0a:	296e      	cmp	r1, #110	; 0x6e
 8009d0c:	4617      	mov	r7, r2
 8009d0e:	4606      	mov	r6, r0
 8009d10:	4698      	mov	r8, r3
 8009d12:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009d14:	f000 80b3 	beq.w	8009e7e <_printf_i+0x182>
 8009d18:	d822      	bhi.n	8009d60 <_printf_i+0x64>
 8009d1a:	2963      	cmp	r1, #99	; 0x63
 8009d1c:	d036      	beq.n	8009d8c <_printf_i+0x90>
 8009d1e:	d80a      	bhi.n	8009d36 <_printf_i+0x3a>
 8009d20:	2900      	cmp	r1, #0
 8009d22:	f000 80b9 	beq.w	8009e98 <_printf_i+0x19c>
 8009d26:	2958      	cmp	r1, #88	; 0x58
 8009d28:	f000 8083 	beq.w	8009e32 <_printf_i+0x136>
 8009d2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009d30:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009d34:	e032      	b.n	8009d9c <_printf_i+0xa0>
 8009d36:	2964      	cmp	r1, #100	; 0x64
 8009d38:	d001      	beq.n	8009d3e <_printf_i+0x42>
 8009d3a:	2969      	cmp	r1, #105	; 0x69
 8009d3c:	d1f6      	bne.n	8009d2c <_printf_i+0x30>
 8009d3e:	6820      	ldr	r0, [r4, #0]
 8009d40:	6813      	ldr	r3, [r2, #0]
 8009d42:	0605      	lsls	r5, r0, #24
 8009d44:	f103 0104 	add.w	r1, r3, #4
 8009d48:	d52a      	bpl.n	8009da0 <_printf_i+0xa4>
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	6011      	str	r1, [r2, #0]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	da03      	bge.n	8009d5a <_printf_i+0x5e>
 8009d52:	222d      	movs	r2, #45	; 0x2d
 8009d54:	425b      	negs	r3, r3
 8009d56:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009d5a:	486f      	ldr	r0, [pc, #444]	; (8009f18 <_printf_i+0x21c>)
 8009d5c:	220a      	movs	r2, #10
 8009d5e:	e039      	b.n	8009dd4 <_printf_i+0xd8>
 8009d60:	2973      	cmp	r1, #115	; 0x73
 8009d62:	f000 809d 	beq.w	8009ea0 <_printf_i+0x1a4>
 8009d66:	d808      	bhi.n	8009d7a <_printf_i+0x7e>
 8009d68:	296f      	cmp	r1, #111	; 0x6f
 8009d6a:	d020      	beq.n	8009dae <_printf_i+0xb2>
 8009d6c:	2970      	cmp	r1, #112	; 0x70
 8009d6e:	d1dd      	bne.n	8009d2c <_printf_i+0x30>
 8009d70:	6823      	ldr	r3, [r4, #0]
 8009d72:	f043 0320 	orr.w	r3, r3, #32
 8009d76:	6023      	str	r3, [r4, #0]
 8009d78:	e003      	b.n	8009d82 <_printf_i+0x86>
 8009d7a:	2975      	cmp	r1, #117	; 0x75
 8009d7c:	d017      	beq.n	8009dae <_printf_i+0xb2>
 8009d7e:	2978      	cmp	r1, #120	; 0x78
 8009d80:	d1d4      	bne.n	8009d2c <_printf_i+0x30>
 8009d82:	2378      	movs	r3, #120	; 0x78
 8009d84:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009d88:	4864      	ldr	r0, [pc, #400]	; (8009f1c <_printf_i+0x220>)
 8009d8a:	e055      	b.n	8009e38 <_printf_i+0x13c>
 8009d8c:	6813      	ldr	r3, [r2, #0]
 8009d8e:	1d19      	adds	r1, r3, #4
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	6011      	str	r1, [r2, #0]
 8009d94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009d98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	e08c      	b.n	8009eba <_printf_i+0x1be>
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	6011      	str	r1, [r2, #0]
 8009da4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009da8:	bf18      	it	ne
 8009daa:	b21b      	sxthne	r3, r3
 8009dac:	e7cf      	b.n	8009d4e <_printf_i+0x52>
 8009dae:	6813      	ldr	r3, [r2, #0]
 8009db0:	6825      	ldr	r5, [r4, #0]
 8009db2:	1d18      	adds	r0, r3, #4
 8009db4:	6010      	str	r0, [r2, #0]
 8009db6:	0628      	lsls	r0, r5, #24
 8009db8:	d501      	bpl.n	8009dbe <_printf_i+0xc2>
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	e002      	b.n	8009dc4 <_printf_i+0xc8>
 8009dbe:	0668      	lsls	r0, r5, #25
 8009dc0:	d5fb      	bpl.n	8009dba <_printf_i+0xbe>
 8009dc2:	881b      	ldrh	r3, [r3, #0]
 8009dc4:	4854      	ldr	r0, [pc, #336]	; (8009f18 <_printf_i+0x21c>)
 8009dc6:	296f      	cmp	r1, #111	; 0x6f
 8009dc8:	bf14      	ite	ne
 8009dca:	220a      	movne	r2, #10
 8009dcc:	2208      	moveq	r2, #8
 8009dce:	2100      	movs	r1, #0
 8009dd0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009dd4:	6865      	ldr	r5, [r4, #4]
 8009dd6:	60a5      	str	r5, [r4, #8]
 8009dd8:	2d00      	cmp	r5, #0
 8009dda:	f2c0 8095 	blt.w	8009f08 <_printf_i+0x20c>
 8009dde:	6821      	ldr	r1, [r4, #0]
 8009de0:	f021 0104 	bic.w	r1, r1, #4
 8009de4:	6021      	str	r1, [r4, #0]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d13d      	bne.n	8009e66 <_printf_i+0x16a>
 8009dea:	2d00      	cmp	r5, #0
 8009dec:	f040 808e 	bne.w	8009f0c <_printf_i+0x210>
 8009df0:	4665      	mov	r5, ip
 8009df2:	2a08      	cmp	r2, #8
 8009df4:	d10b      	bne.n	8009e0e <_printf_i+0x112>
 8009df6:	6823      	ldr	r3, [r4, #0]
 8009df8:	07db      	lsls	r3, r3, #31
 8009dfa:	d508      	bpl.n	8009e0e <_printf_i+0x112>
 8009dfc:	6923      	ldr	r3, [r4, #16]
 8009dfe:	6862      	ldr	r2, [r4, #4]
 8009e00:	429a      	cmp	r2, r3
 8009e02:	bfde      	ittt	le
 8009e04:	2330      	movle	r3, #48	; 0x30
 8009e06:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009e0a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009e0e:	ebac 0305 	sub.w	r3, ip, r5
 8009e12:	6123      	str	r3, [r4, #16]
 8009e14:	f8cd 8000 	str.w	r8, [sp]
 8009e18:	463b      	mov	r3, r7
 8009e1a:	aa03      	add	r2, sp, #12
 8009e1c:	4621      	mov	r1, r4
 8009e1e:	4630      	mov	r0, r6
 8009e20:	f7ff fef6 	bl	8009c10 <_printf_common>
 8009e24:	3001      	adds	r0, #1
 8009e26:	d14d      	bne.n	8009ec4 <_printf_i+0x1c8>
 8009e28:	f04f 30ff 	mov.w	r0, #4294967295
 8009e2c:	b005      	add	sp, #20
 8009e2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009e32:	4839      	ldr	r0, [pc, #228]	; (8009f18 <_printf_i+0x21c>)
 8009e34:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009e38:	6813      	ldr	r3, [r2, #0]
 8009e3a:	6821      	ldr	r1, [r4, #0]
 8009e3c:	1d1d      	adds	r5, r3, #4
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	6015      	str	r5, [r2, #0]
 8009e42:	060a      	lsls	r2, r1, #24
 8009e44:	d50b      	bpl.n	8009e5e <_printf_i+0x162>
 8009e46:	07ca      	lsls	r2, r1, #31
 8009e48:	bf44      	itt	mi
 8009e4a:	f041 0120 	orrmi.w	r1, r1, #32
 8009e4e:	6021      	strmi	r1, [r4, #0]
 8009e50:	b91b      	cbnz	r3, 8009e5a <_printf_i+0x15e>
 8009e52:	6822      	ldr	r2, [r4, #0]
 8009e54:	f022 0220 	bic.w	r2, r2, #32
 8009e58:	6022      	str	r2, [r4, #0]
 8009e5a:	2210      	movs	r2, #16
 8009e5c:	e7b7      	b.n	8009dce <_printf_i+0xd2>
 8009e5e:	064d      	lsls	r5, r1, #25
 8009e60:	bf48      	it	mi
 8009e62:	b29b      	uxthmi	r3, r3
 8009e64:	e7ef      	b.n	8009e46 <_printf_i+0x14a>
 8009e66:	4665      	mov	r5, ip
 8009e68:	fbb3 f1f2 	udiv	r1, r3, r2
 8009e6c:	fb02 3311 	mls	r3, r2, r1, r3
 8009e70:	5cc3      	ldrb	r3, [r0, r3]
 8009e72:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009e76:	460b      	mov	r3, r1
 8009e78:	2900      	cmp	r1, #0
 8009e7a:	d1f5      	bne.n	8009e68 <_printf_i+0x16c>
 8009e7c:	e7b9      	b.n	8009df2 <_printf_i+0xf6>
 8009e7e:	6813      	ldr	r3, [r2, #0]
 8009e80:	6825      	ldr	r5, [r4, #0]
 8009e82:	6961      	ldr	r1, [r4, #20]
 8009e84:	1d18      	adds	r0, r3, #4
 8009e86:	6010      	str	r0, [r2, #0]
 8009e88:	0628      	lsls	r0, r5, #24
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	d501      	bpl.n	8009e92 <_printf_i+0x196>
 8009e8e:	6019      	str	r1, [r3, #0]
 8009e90:	e002      	b.n	8009e98 <_printf_i+0x19c>
 8009e92:	066a      	lsls	r2, r5, #25
 8009e94:	d5fb      	bpl.n	8009e8e <_printf_i+0x192>
 8009e96:	8019      	strh	r1, [r3, #0]
 8009e98:	2300      	movs	r3, #0
 8009e9a:	6123      	str	r3, [r4, #16]
 8009e9c:	4665      	mov	r5, ip
 8009e9e:	e7b9      	b.n	8009e14 <_printf_i+0x118>
 8009ea0:	6813      	ldr	r3, [r2, #0]
 8009ea2:	1d19      	adds	r1, r3, #4
 8009ea4:	6011      	str	r1, [r2, #0]
 8009ea6:	681d      	ldr	r5, [r3, #0]
 8009ea8:	6862      	ldr	r2, [r4, #4]
 8009eaa:	2100      	movs	r1, #0
 8009eac:	4628      	mov	r0, r5
 8009eae:	f7f6 f9df 	bl	8000270 <memchr>
 8009eb2:	b108      	cbz	r0, 8009eb8 <_printf_i+0x1bc>
 8009eb4:	1b40      	subs	r0, r0, r5
 8009eb6:	6060      	str	r0, [r4, #4]
 8009eb8:	6863      	ldr	r3, [r4, #4]
 8009eba:	6123      	str	r3, [r4, #16]
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ec2:	e7a7      	b.n	8009e14 <_printf_i+0x118>
 8009ec4:	6923      	ldr	r3, [r4, #16]
 8009ec6:	462a      	mov	r2, r5
 8009ec8:	4639      	mov	r1, r7
 8009eca:	4630      	mov	r0, r6
 8009ecc:	47c0      	blx	r8
 8009ece:	3001      	adds	r0, #1
 8009ed0:	d0aa      	beq.n	8009e28 <_printf_i+0x12c>
 8009ed2:	6823      	ldr	r3, [r4, #0]
 8009ed4:	079b      	lsls	r3, r3, #30
 8009ed6:	d413      	bmi.n	8009f00 <_printf_i+0x204>
 8009ed8:	68e0      	ldr	r0, [r4, #12]
 8009eda:	9b03      	ldr	r3, [sp, #12]
 8009edc:	4298      	cmp	r0, r3
 8009ede:	bfb8      	it	lt
 8009ee0:	4618      	movlt	r0, r3
 8009ee2:	e7a3      	b.n	8009e2c <_printf_i+0x130>
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	464a      	mov	r2, r9
 8009ee8:	4639      	mov	r1, r7
 8009eea:	4630      	mov	r0, r6
 8009eec:	47c0      	blx	r8
 8009eee:	3001      	adds	r0, #1
 8009ef0:	d09a      	beq.n	8009e28 <_printf_i+0x12c>
 8009ef2:	3501      	adds	r5, #1
 8009ef4:	68e3      	ldr	r3, [r4, #12]
 8009ef6:	9a03      	ldr	r2, [sp, #12]
 8009ef8:	1a9b      	subs	r3, r3, r2
 8009efa:	42ab      	cmp	r3, r5
 8009efc:	dcf2      	bgt.n	8009ee4 <_printf_i+0x1e8>
 8009efe:	e7eb      	b.n	8009ed8 <_printf_i+0x1dc>
 8009f00:	2500      	movs	r5, #0
 8009f02:	f104 0919 	add.w	r9, r4, #25
 8009f06:	e7f5      	b.n	8009ef4 <_printf_i+0x1f8>
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d1ac      	bne.n	8009e66 <_printf_i+0x16a>
 8009f0c:	7803      	ldrb	r3, [r0, #0]
 8009f0e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009f12:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f16:	e76c      	b.n	8009df2 <_printf_i+0xf6>
 8009f18:	0800a1af 	.word	0x0800a1af
 8009f1c:	0800a1c0 	.word	0x0800a1c0

08009f20 <_sbrk_r>:
 8009f20:	b538      	push	{r3, r4, r5, lr}
 8009f22:	4c06      	ldr	r4, [pc, #24]	; (8009f3c <_sbrk_r+0x1c>)
 8009f24:	2300      	movs	r3, #0
 8009f26:	4605      	mov	r5, r0
 8009f28:	4608      	mov	r0, r1
 8009f2a:	6023      	str	r3, [r4, #0]
 8009f2c:	f7f9 f90a 	bl	8003144 <_sbrk>
 8009f30:	1c43      	adds	r3, r0, #1
 8009f32:	d102      	bne.n	8009f3a <_sbrk_r+0x1a>
 8009f34:	6823      	ldr	r3, [r4, #0]
 8009f36:	b103      	cbz	r3, 8009f3a <_sbrk_r+0x1a>
 8009f38:	602b      	str	r3, [r5, #0]
 8009f3a:	bd38      	pop	{r3, r4, r5, pc}
 8009f3c:	2005aa4c 	.word	0x2005aa4c

08009f40 <__ascii_wctomb>:
 8009f40:	b149      	cbz	r1, 8009f56 <__ascii_wctomb+0x16>
 8009f42:	2aff      	cmp	r2, #255	; 0xff
 8009f44:	bf85      	ittet	hi
 8009f46:	238a      	movhi	r3, #138	; 0x8a
 8009f48:	6003      	strhi	r3, [r0, #0]
 8009f4a:	700a      	strbls	r2, [r1, #0]
 8009f4c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009f50:	bf98      	it	ls
 8009f52:	2001      	movls	r0, #1
 8009f54:	4770      	bx	lr
 8009f56:	4608      	mov	r0, r1
 8009f58:	4770      	bx	lr

08009f5a <memcpy>:
 8009f5a:	b510      	push	{r4, lr}
 8009f5c:	1e43      	subs	r3, r0, #1
 8009f5e:	440a      	add	r2, r1
 8009f60:	4291      	cmp	r1, r2
 8009f62:	d100      	bne.n	8009f66 <memcpy+0xc>
 8009f64:	bd10      	pop	{r4, pc}
 8009f66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f6e:	e7f7      	b.n	8009f60 <memcpy+0x6>

08009f70 <memmove>:
 8009f70:	4288      	cmp	r0, r1
 8009f72:	b510      	push	{r4, lr}
 8009f74:	eb01 0302 	add.w	r3, r1, r2
 8009f78:	d807      	bhi.n	8009f8a <memmove+0x1a>
 8009f7a:	1e42      	subs	r2, r0, #1
 8009f7c:	4299      	cmp	r1, r3
 8009f7e:	d00a      	beq.n	8009f96 <memmove+0x26>
 8009f80:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f84:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009f88:	e7f8      	b.n	8009f7c <memmove+0xc>
 8009f8a:	4283      	cmp	r3, r0
 8009f8c:	d9f5      	bls.n	8009f7a <memmove+0xa>
 8009f8e:	1881      	adds	r1, r0, r2
 8009f90:	1ad2      	subs	r2, r2, r3
 8009f92:	42d3      	cmn	r3, r2
 8009f94:	d100      	bne.n	8009f98 <memmove+0x28>
 8009f96:	bd10      	pop	{r4, pc}
 8009f98:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009f9c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009fa0:	e7f7      	b.n	8009f92 <memmove+0x22>

08009fa2 <__malloc_lock>:
 8009fa2:	4770      	bx	lr

08009fa4 <__malloc_unlock>:
 8009fa4:	4770      	bx	lr

08009fa6 <_realloc_r>:
 8009fa6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fa8:	4607      	mov	r7, r0
 8009faa:	4614      	mov	r4, r2
 8009fac:	460e      	mov	r6, r1
 8009fae:	b921      	cbnz	r1, 8009fba <_realloc_r+0x14>
 8009fb0:	4611      	mov	r1, r2
 8009fb2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009fb6:	f7ff bc7f 	b.w	80098b8 <_malloc_r>
 8009fba:	b922      	cbnz	r2, 8009fc6 <_realloc_r+0x20>
 8009fbc:	f7ff fc2e 	bl	800981c <_free_r>
 8009fc0:	4625      	mov	r5, r4
 8009fc2:	4628      	mov	r0, r5
 8009fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fc6:	f000 f814 	bl	8009ff2 <_malloc_usable_size_r>
 8009fca:	42a0      	cmp	r0, r4
 8009fcc:	d20f      	bcs.n	8009fee <_realloc_r+0x48>
 8009fce:	4621      	mov	r1, r4
 8009fd0:	4638      	mov	r0, r7
 8009fd2:	f7ff fc71 	bl	80098b8 <_malloc_r>
 8009fd6:	4605      	mov	r5, r0
 8009fd8:	2800      	cmp	r0, #0
 8009fda:	d0f2      	beq.n	8009fc2 <_realloc_r+0x1c>
 8009fdc:	4631      	mov	r1, r6
 8009fde:	4622      	mov	r2, r4
 8009fe0:	f7ff ffbb 	bl	8009f5a <memcpy>
 8009fe4:	4631      	mov	r1, r6
 8009fe6:	4638      	mov	r0, r7
 8009fe8:	f7ff fc18 	bl	800981c <_free_r>
 8009fec:	e7e9      	b.n	8009fc2 <_realloc_r+0x1c>
 8009fee:	4635      	mov	r5, r6
 8009ff0:	e7e7      	b.n	8009fc2 <_realloc_r+0x1c>

08009ff2 <_malloc_usable_size_r>:
 8009ff2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ff6:	1f18      	subs	r0, r3, #4
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	bfbc      	itt	lt
 8009ffc:	580b      	ldrlt	r3, [r1, r0]
 8009ffe:	18c0      	addlt	r0, r0, r3
 800a000:	4770      	bx	lr
	...

0800a004 <_init>:
 800a004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a006:	bf00      	nop
 800a008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a00a:	bc08      	pop	{r3}
 800a00c:	469e      	mov	lr, r3
 800a00e:	4770      	bx	lr

0800a010 <_fini>:
 800a010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a012:	bf00      	nop
 800a014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a016:	bc08      	pop	{r3}
 800a018:	469e      	mov	lr, r3
 800a01a:	4770      	bx	lr
