
sim800l.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c79c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a4  0800c860  0800c860  0000d860  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ce04  0800ce04  0000e1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ce04  0800ce04  0000de04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ce0c  0800ce0c  0000e1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ce0c  0800ce0c  0000de0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ce10  0800ce10  0000de10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800ce14  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000368  200001d4  0800cfe8  0000e1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000053c  0800cfe8  0000e53c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000e1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f1d5  00000000  00000000  0000e1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024c7  00000000  00000000  0001d3d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d00  00000000  00000000  0001f898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a22  00000000  00000000  00020598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000165db  00000000  00000000  00020fba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012379  00000000  00000000  00037595  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086279  00000000  00000000  0004990e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cfb87  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043f0  00000000  00000000  000cfbcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000d3fbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800c844 	.word	0x0800c844

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	0800c844 	.word	0x0800c844

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f002 f935 	bl	80026ac <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f002 f879 	bl	8002544 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f002 f927 	bl	80026ac <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f002 f91d 	bl	80026ac <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f002 f8a3 	bl	80025cc <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f002 f899 	bl	80025cc <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 fc97 	bl	8000de4 <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 fc1f 	bl	8000d04 <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fc89 	bl	8000de4 <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			@ (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fc7f 	bl	8000de4 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fc2d 	bl	8000d54 <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fc23 	bl	8000d54 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__aeabi_uldivmod>:
 800051c:	2b00      	cmp	r3, #0
 800051e:	d111      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000520:	2a00      	cmp	r2, #0
 8000522:	d10f      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000524:	2900      	cmp	r1, #0
 8000526:	d100      	bne.n	800052a <__aeabi_uldivmod+0xe>
 8000528:	2800      	cmp	r0, #0
 800052a:	d002      	beq.n	8000532 <__aeabi_uldivmod+0x16>
 800052c:	2100      	movs	r1, #0
 800052e:	43c9      	mvns	r1, r1
 8000530:	0008      	movs	r0, r1
 8000532:	b407      	push	{r0, r1, r2}
 8000534:	4802      	ldr	r0, [pc, #8]	@ (8000540 <__aeabi_uldivmod+0x24>)
 8000536:	a102      	add	r1, pc, #8	@ (adr r1, 8000540 <__aeabi_uldivmod+0x24>)
 8000538:	1840      	adds	r0, r0, r1
 800053a:	9002      	str	r0, [sp, #8]
 800053c:	bd03      	pop	{r0, r1, pc}
 800053e:	46c0      	nop			@ (mov r8, r8)
 8000540:	fffffee9 	.word	0xfffffee9
 8000544:	b403      	push	{r0, r1}
 8000546:	4668      	mov	r0, sp
 8000548:	b501      	push	{r0, lr}
 800054a:	9802      	ldr	r0, [sp, #8]
 800054c:	f000 f806 	bl	800055c <__udivmoddi4>
 8000550:	9b01      	ldr	r3, [sp, #4]
 8000552:	469e      	mov	lr, r3
 8000554:	b002      	add	sp, #8
 8000556:	bc0c      	pop	{r2, r3}
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			@ (mov r8, r8)

0800055c <__udivmoddi4>:
 800055c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800055e:	4657      	mov	r7, sl
 8000560:	464e      	mov	r6, r9
 8000562:	4645      	mov	r5, r8
 8000564:	46de      	mov	lr, fp
 8000566:	b5e0      	push	{r5, r6, r7, lr}
 8000568:	0004      	movs	r4, r0
 800056a:	000d      	movs	r5, r1
 800056c:	4692      	mov	sl, r2
 800056e:	4699      	mov	r9, r3
 8000570:	b083      	sub	sp, #12
 8000572:	428b      	cmp	r3, r1
 8000574:	d830      	bhi.n	80005d8 <__udivmoddi4+0x7c>
 8000576:	d02d      	beq.n	80005d4 <__udivmoddi4+0x78>
 8000578:	4649      	mov	r1, r9
 800057a:	4650      	mov	r0, sl
 800057c:	f003 f90a 	bl	8003794 <__clzdi2>
 8000580:	0029      	movs	r1, r5
 8000582:	0006      	movs	r6, r0
 8000584:	0020      	movs	r0, r4
 8000586:	f003 f905 	bl	8003794 <__clzdi2>
 800058a:	1a33      	subs	r3, r6, r0
 800058c:	4698      	mov	r8, r3
 800058e:	3b20      	subs	r3, #32
 8000590:	d434      	bmi.n	80005fc <__udivmoddi4+0xa0>
 8000592:	469b      	mov	fp, r3
 8000594:	4653      	mov	r3, sl
 8000596:	465a      	mov	r2, fp
 8000598:	4093      	lsls	r3, r2
 800059a:	4642      	mov	r2, r8
 800059c:	001f      	movs	r7, r3
 800059e:	4653      	mov	r3, sl
 80005a0:	4093      	lsls	r3, r2
 80005a2:	001e      	movs	r6, r3
 80005a4:	42af      	cmp	r7, r5
 80005a6:	d83b      	bhi.n	8000620 <__udivmoddi4+0xc4>
 80005a8:	42af      	cmp	r7, r5
 80005aa:	d100      	bne.n	80005ae <__udivmoddi4+0x52>
 80005ac:	e079      	b.n	80006a2 <__udivmoddi4+0x146>
 80005ae:	465b      	mov	r3, fp
 80005b0:	1ba4      	subs	r4, r4, r6
 80005b2:	41bd      	sbcs	r5, r7
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	da00      	bge.n	80005ba <__udivmoddi4+0x5e>
 80005b8:	e076      	b.n	80006a8 <__udivmoddi4+0x14c>
 80005ba:	2200      	movs	r2, #0
 80005bc:	2300      	movs	r3, #0
 80005be:	9200      	str	r2, [sp, #0]
 80005c0:	9301      	str	r3, [sp, #4]
 80005c2:	2301      	movs	r3, #1
 80005c4:	465a      	mov	r2, fp
 80005c6:	4093      	lsls	r3, r2
 80005c8:	9301      	str	r3, [sp, #4]
 80005ca:	2301      	movs	r3, #1
 80005cc:	4642      	mov	r2, r8
 80005ce:	4093      	lsls	r3, r2
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	e029      	b.n	8000628 <__udivmoddi4+0xcc>
 80005d4:	4282      	cmp	r2, r0
 80005d6:	d9cf      	bls.n	8000578 <__udivmoddi4+0x1c>
 80005d8:	2200      	movs	r2, #0
 80005da:	2300      	movs	r3, #0
 80005dc:	9200      	str	r2, [sp, #0]
 80005de:	9301      	str	r3, [sp, #4]
 80005e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <__udivmoddi4+0x8e>
 80005e6:	601c      	str	r4, [r3, #0]
 80005e8:	605d      	str	r5, [r3, #4]
 80005ea:	9800      	ldr	r0, [sp, #0]
 80005ec:	9901      	ldr	r1, [sp, #4]
 80005ee:	b003      	add	sp, #12
 80005f0:	bcf0      	pop	{r4, r5, r6, r7}
 80005f2:	46bb      	mov	fp, r7
 80005f4:	46b2      	mov	sl, r6
 80005f6:	46a9      	mov	r9, r5
 80005f8:	46a0      	mov	r8, r4
 80005fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005fc:	4642      	mov	r2, r8
 80005fe:	469b      	mov	fp, r3
 8000600:	2320      	movs	r3, #32
 8000602:	1a9b      	subs	r3, r3, r2
 8000604:	4652      	mov	r2, sl
 8000606:	40da      	lsrs	r2, r3
 8000608:	4641      	mov	r1, r8
 800060a:	0013      	movs	r3, r2
 800060c:	464a      	mov	r2, r9
 800060e:	408a      	lsls	r2, r1
 8000610:	0017      	movs	r7, r2
 8000612:	4642      	mov	r2, r8
 8000614:	431f      	orrs	r7, r3
 8000616:	4653      	mov	r3, sl
 8000618:	4093      	lsls	r3, r2
 800061a:	001e      	movs	r6, r3
 800061c:	42af      	cmp	r7, r5
 800061e:	d9c3      	bls.n	80005a8 <__udivmoddi4+0x4c>
 8000620:	2200      	movs	r2, #0
 8000622:	2300      	movs	r3, #0
 8000624:	9200      	str	r2, [sp, #0]
 8000626:	9301      	str	r3, [sp, #4]
 8000628:	4643      	mov	r3, r8
 800062a:	2b00      	cmp	r3, #0
 800062c:	d0d8      	beq.n	80005e0 <__udivmoddi4+0x84>
 800062e:	07fb      	lsls	r3, r7, #31
 8000630:	0872      	lsrs	r2, r6, #1
 8000632:	431a      	orrs	r2, r3
 8000634:	4646      	mov	r6, r8
 8000636:	087b      	lsrs	r3, r7, #1
 8000638:	e00e      	b.n	8000658 <__udivmoddi4+0xfc>
 800063a:	42ab      	cmp	r3, r5
 800063c:	d101      	bne.n	8000642 <__udivmoddi4+0xe6>
 800063e:	42a2      	cmp	r2, r4
 8000640:	d80c      	bhi.n	800065c <__udivmoddi4+0x100>
 8000642:	1aa4      	subs	r4, r4, r2
 8000644:	419d      	sbcs	r5, r3
 8000646:	2001      	movs	r0, #1
 8000648:	1924      	adds	r4, r4, r4
 800064a:	416d      	adcs	r5, r5
 800064c:	2100      	movs	r1, #0
 800064e:	3e01      	subs	r6, #1
 8000650:	1824      	adds	r4, r4, r0
 8000652:	414d      	adcs	r5, r1
 8000654:	2e00      	cmp	r6, #0
 8000656:	d006      	beq.n	8000666 <__udivmoddi4+0x10a>
 8000658:	42ab      	cmp	r3, r5
 800065a:	d9ee      	bls.n	800063a <__udivmoddi4+0xde>
 800065c:	3e01      	subs	r6, #1
 800065e:	1924      	adds	r4, r4, r4
 8000660:	416d      	adcs	r5, r5
 8000662:	2e00      	cmp	r6, #0
 8000664:	d1f8      	bne.n	8000658 <__udivmoddi4+0xfc>
 8000666:	9800      	ldr	r0, [sp, #0]
 8000668:	9901      	ldr	r1, [sp, #4]
 800066a:	465b      	mov	r3, fp
 800066c:	1900      	adds	r0, r0, r4
 800066e:	4169      	adcs	r1, r5
 8000670:	2b00      	cmp	r3, #0
 8000672:	db24      	blt.n	80006be <__udivmoddi4+0x162>
 8000674:	002b      	movs	r3, r5
 8000676:	465a      	mov	r2, fp
 8000678:	4644      	mov	r4, r8
 800067a:	40d3      	lsrs	r3, r2
 800067c:	002a      	movs	r2, r5
 800067e:	40e2      	lsrs	r2, r4
 8000680:	001c      	movs	r4, r3
 8000682:	465b      	mov	r3, fp
 8000684:	0015      	movs	r5, r2
 8000686:	2b00      	cmp	r3, #0
 8000688:	db2a      	blt.n	80006e0 <__udivmoddi4+0x184>
 800068a:	0026      	movs	r6, r4
 800068c:	409e      	lsls	r6, r3
 800068e:	0033      	movs	r3, r6
 8000690:	0026      	movs	r6, r4
 8000692:	4647      	mov	r7, r8
 8000694:	40be      	lsls	r6, r7
 8000696:	0032      	movs	r2, r6
 8000698:	1a80      	subs	r0, r0, r2
 800069a:	4199      	sbcs	r1, r3
 800069c:	9000      	str	r0, [sp, #0]
 800069e:	9101      	str	r1, [sp, #4]
 80006a0:	e79e      	b.n	80005e0 <__udivmoddi4+0x84>
 80006a2:	42a3      	cmp	r3, r4
 80006a4:	d8bc      	bhi.n	8000620 <__udivmoddi4+0xc4>
 80006a6:	e782      	b.n	80005ae <__udivmoddi4+0x52>
 80006a8:	4642      	mov	r2, r8
 80006aa:	2320      	movs	r3, #32
 80006ac:	2100      	movs	r1, #0
 80006ae:	1a9b      	subs	r3, r3, r2
 80006b0:	2200      	movs	r2, #0
 80006b2:	9100      	str	r1, [sp, #0]
 80006b4:	9201      	str	r2, [sp, #4]
 80006b6:	2201      	movs	r2, #1
 80006b8:	40da      	lsrs	r2, r3
 80006ba:	9201      	str	r2, [sp, #4]
 80006bc:	e785      	b.n	80005ca <__udivmoddi4+0x6e>
 80006be:	4642      	mov	r2, r8
 80006c0:	2320      	movs	r3, #32
 80006c2:	1a9b      	subs	r3, r3, r2
 80006c4:	002a      	movs	r2, r5
 80006c6:	4646      	mov	r6, r8
 80006c8:	409a      	lsls	r2, r3
 80006ca:	0023      	movs	r3, r4
 80006cc:	40f3      	lsrs	r3, r6
 80006ce:	4644      	mov	r4, r8
 80006d0:	4313      	orrs	r3, r2
 80006d2:	002a      	movs	r2, r5
 80006d4:	40e2      	lsrs	r2, r4
 80006d6:	001c      	movs	r4, r3
 80006d8:	465b      	mov	r3, fp
 80006da:	0015      	movs	r5, r2
 80006dc:	2b00      	cmp	r3, #0
 80006de:	dad4      	bge.n	800068a <__udivmoddi4+0x12e>
 80006e0:	4642      	mov	r2, r8
 80006e2:	002f      	movs	r7, r5
 80006e4:	2320      	movs	r3, #32
 80006e6:	0026      	movs	r6, r4
 80006e8:	4097      	lsls	r7, r2
 80006ea:	1a9b      	subs	r3, r3, r2
 80006ec:	40de      	lsrs	r6, r3
 80006ee:	003b      	movs	r3, r7
 80006f0:	4333      	orrs	r3, r6
 80006f2:	e7cd      	b.n	8000690 <__udivmoddi4+0x134>

080006f4 <__aeabi_fadd>:
 80006f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006f6:	024b      	lsls	r3, r1, #9
 80006f8:	0a5a      	lsrs	r2, r3, #9
 80006fa:	4694      	mov	ip, r2
 80006fc:	004a      	lsls	r2, r1, #1
 80006fe:	0fc9      	lsrs	r1, r1, #31
 8000700:	46ce      	mov	lr, r9
 8000702:	4647      	mov	r7, r8
 8000704:	4689      	mov	r9, r1
 8000706:	0045      	lsls	r5, r0, #1
 8000708:	0246      	lsls	r6, r0, #9
 800070a:	0e2d      	lsrs	r5, r5, #24
 800070c:	0e12      	lsrs	r2, r2, #24
 800070e:	b580      	push	{r7, lr}
 8000710:	0999      	lsrs	r1, r3, #6
 8000712:	0a77      	lsrs	r7, r6, #9
 8000714:	0fc4      	lsrs	r4, r0, #31
 8000716:	09b6      	lsrs	r6, r6, #6
 8000718:	1aab      	subs	r3, r5, r2
 800071a:	454c      	cmp	r4, r9
 800071c:	d020      	beq.n	8000760 <__aeabi_fadd+0x6c>
 800071e:	2b00      	cmp	r3, #0
 8000720:	dd0c      	ble.n	800073c <__aeabi_fadd+0x48>
 8000722:	2a00      	cmp	r2, #0
 8000724:	d134      	bne.n	8000790 <__aeabi_fadd+0x9c>
 8000726:	2900      	cmp	r1, #0
 8000728:	d02a      	beq.n	8000780 <__aeabi_fadd+0x8c>
 800072a:	1e5a      	subs	r2, r3, #1
 800072c:	2b01      	cmp	r3, #1
 800072e:	d100      	bne.n	8000732 <__aeabi_fadd+0x3e>
 8000730:	e08f      	b.n	8000852 <__aeabi_fadd+0x15e>
 8000732:	2bff      	cmp	r3, #255	@ 0xff
 8000734:	d100      	bne.n	8000738 <__aeabi_fadd+0x44>
 8000736:	e0cd      	b.n	80008d4 <__aeabi_fadd+0x1e0>
 8000738:	0013      	movs	r3, r2
 800073a:	e02f      	b.n	800079c <__aeabi_fadd+0xa8>
 800073c:	2b00      	cmp	r3, #0
 800073e:	d060      	beq.n	8000802 <__aeabi_fadd+0x10e>
 8000740:	1b53      	subs	r3, r2, r5
 8000742:	2d00      	cmp	r5, #0
 8000744:	d000      	beq.n	8000748 <__aeabi_fadd+0x54>
 8000746:	e0ee      	b.n	8000926 <__aeabi_fadd+0x232>
 8000748:	2e00      	cmp	r6, #0
 800074a:	d100      	bne.n	800074e <__aeabi_fadd+0x5a>
 800074c:	e13e      	b.n	80009cc <__aeabi_fadd+0x2d8>
 800074e:	1e5c      	subs	r4, r3, #1
 8000750:	2b01      	cmp	r3, #1
 8000752:	d100      	bne.n	8000756 <__aeabi_fadd+0x62>
 8000754:	e16b      	b.n	8000a2e <__aeabi_fadd+0x33a>
 8000756:	2bff      	cmp	r3, #255	@ 0xff
 8000758:	d100      	bne.n	800075c <__aeabi_fadd+0x68>
 800075a:	e0b9      	b.n	80008d0 <__aeabi_fadd+0x1dc>
 800075c:	0023      	movs	r3, r4
 800075e:	e0e7      	b.n	8000930 <__aeabi_fadd+0x23c>
 8000760:	2b00      	cmp	r3, #0
 8000762:	dc00      	bgt.n	8000766 <__aeabi_fadd+0x72>
 8000764:	e0a4      	b.n	80008b0 <__aeabi_fadd+0x1bc>
 8000766:	2a00      	cmp	r2, #0
 8000768:	d069      	beq.n	800083e <__aeabi_fadd+0x14a>
 800076a:	2dff      	cmp	r5, #255	@ 0xff
 800076c:	d100      	bne.n	8000770 <__aeabi_fadd+0x7c>
 800076e:	e0b1      	b.n	80008d4 <__aeabi_fadd+0x1e0>
 8000770:	2280      	movs	r2, #128	@ 0x80
 8000772:	04d2      	lsls	r2, r2, #19
 8000774:	4311      	orrs	r1, r2
 8000776:	2b1b      	cmp	r3, #27
 8000778:	dc00      	bgt.n	800077c <__aeabi_fadd+0x88>
 800077a:	e0e9      	b.n	8000950 <__aeabi_fadd+0x25c>
 800077c:	002b      	movs	r3, r5
 800077e:	3605      	adds	r6, #5
 8000780:	08f7      	lsrs	r7, r6, #3
 8000782:	2bff      	cmp	r3, #255	@ 0xff
 8000784:	d100      	bne.n	8000788 <__aeabi_fadd+0x94>
 8000786:	e0a5      	b.n	80008d4 <__aeabi_fadd+0x1e0>
 8000788:	027a      	lsls	r2, r7, #9
 800078a:	0a52      	lsrs	r2, r2, #9
 800078c:	b2d8      	uxtb	r0, r3
 800078e:	e030      	b.n	80007f2 <__aeabi_fadd+0xfe>
 8000790:	2dff      	cmp	r5, #255	@ 0xff
 8000792:	d100      	bne.n	8000796 <__aeabi_fadd+0xa2>
 8000794:	e09e      	b.n	80008d4 <__aeabi_fadd+0x1e0>
 8000796:	2280      	movs	r2, #128	@ 0x80
 8000798:	04d2      	lsls	r2, r2, #19
 800079a:	4311      	orrs	r1, r2
 800079c:	2001      	movs	r0, #1
 800079e:	2b1b      	cmp	r3, #27
 80007a0:	dc08      	bgt.n	80007b4 <__aeabi_fadd+0xc0>
 80007a2:	0008      	movs	r0, r1
 80007a4:	2220      	movs	r2, #32
 80007a6:	40d8      	lsrs	r0, r3
 80007a8:	1ad3      	subs	r3, r2, r3
 80007aa:	4099      	lsls	r1, r3
 80007ac:	000b      	movs	r3, r1
 80007ae:	1e5a      	subs	r2, r3, #1
 80007b0:	4193      	sbcs	r3, r2
 80007b2:	4318      	orrs	r0, r3
 80007b4:	1a36      	subs	r6, r6, r0
 80007b6:	0173      	lsls	r3, r6, #5
 80007b8:	d400      	bmi.n	80007bc <__aeabi_fadd+0xc8>
 80007ba:	e071      	b.n	80008a0 <__aeabi_fadd+0x1ac>
 80007bc:	01b6      	lsls	r6, r6, #6
 80007be:	09b7      	lsrs	r7, r6, #6
 80007c0:	0038      	movs	r0, r7
 80007c2:	f002 ffc9 	bl	8003758 <__clzsi2>
 80007c6:	003b      	movs	r3, r7
 80007c8:	3805      	subs	r0, #5
 80007ca:	4083      	lsls	r3, r0
 80007cc:	4285      	cmp	r5, r0
 80007ce:	dd4d      	ble.n	800086c <__aeabi_fadd+0x178>
 80007d0:	4eb4      	ldr	r6, [pc, #720]	@ (8000aa4 <__aeabi_fadd+0x3b0>)
 80007d2:	1a2d      	subs	r5, r5, r0
 80007d4:	401e      	ands	r6, r3
 80007d6:	075a      	lsls	r2, r3, #29
 80007d8:	d068      	beq.n	80008ac <__aeabi_fadd+0x1b8>
 80007da:	220f      	movs	r2, #15
 80007dc:	4013      	ands	r3, r2
 80007de:	2b04      	cmp	r3, #4
 80007e0:	d064      	beq.n	80008ac <__aeabi_fadd+0x1b8>
 80007e2:	3604      	adds	r6, #4
 80007e4:	0173      	lsls	r3, r6, #5
 80007e6:	d561      	bpl.n	80008ac <__aeabi_fadd+0x1b8>
 80007e8:	1c68      	adds	r0, r5, #1
 80007ea:	2dfe      	cmp	r5, #254	@ 0xfe
 80007ec:	d154      	bne.n	8000898 <__aeabi_fadd+0x1a4>
 80007ee:	20ff      	movs	r0, #255	@ 0xff
 80007f0:	2200      	movs	r2, #0
 80007f2:	05c0      	lsls	r0, r0, #23
 80007f4:	4310      	orrs	r0, r2
 80007f6:	07e4      	lsls	r4, r4, #31
 80007f8:	4320      	orrs	r0, r4
 80007fa:	bcc0      	pop	{r6, r7}
 80007fc:	46b9      	mov	r9, r7
 80007fe:	46b0      	mov	r8, r6
 8000800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000802:	22fe      	movs	r2, #254	@ 0xfe
 8000804:	4690      	mov	r8, r2
 8000806:	1c68      	adds	r0, r5, #1
 8000808:	0002      	movs	r2, r0
 800080a:	4640      	mov	r0, r8
 800080c:	4210      	tst	r0, r2
 800080e:	d16b      	bne.n	80008e8 <__aeabi_fadd+0x1f4>
 8000810:	2d00      	cmp	r5, #0
 8000812:	d000      	beq.n	8000816 <__aeabi_fadd+0x122>
 8000814:	e0dd      	b.n	80009d2 <__aeabi_fadd+0x2de>
 8000816:	2e00      	cmp	r6, #0
 8000818:	d100      	bne.n	800081c <__aeabi_fadd+0x128>
 800081a:	e102      	b.n	8000a22 <__aeabi_fadd+0x32e>
 800081c:	2900      	cmp	r1, #0
 800081e:	d0b3      	beq.n	8000788 <__aeabi_fadd+0x94>
 8000820:	2280      	movs	r2, #128	@ 0x80
 8000822:	1a77      	subs	r7, r6, r1
 8000824:	04d2      	lsls	r2, r2, #19
 8000826:	4217      	tst	r7, r2
 8000828:	d100      	bne.n	800082c <__aeabi_fadd+0x138>
 800082a:	e136      	b.n	8000a9a <__aeabi_fadd+0x3a6>
 800082c:	464c      	mov	r4, r9
 800082e:	1b8e      	subs	r6, r1, r6
 8000830:	d061      	beq.n	80008f6 <__aeabi_fadd+0x202>
 8000832:	2001      	movs	r0, #1
 8000834:	4216      	tst	r6, r2
 8000836:	d130      	bne.n	800089a <__aeabi_fadd+0x1a6>
 8000838:	2300      	movs	r3, #0
 800083a:	08f7      	lsrs	r7, r6, #3
 800083c:	e7a4      	b.n	8000788 <__aeabi_fadd+0x94>
 800083e:	2900      	cmp	r1, #0
 8000840:	d09e      	beq.n	8000780 <__aeabi_fadd+0x8c>
 8000842:	1e5a      	subs	r2, r3, #1
 8000844:	2b01      	cmp	r3, #1
 8000846:	d100      	bne.n	800084a <__aeabi_fadd+0x156>
 8000848:	e0ca      	b.n	80009e0 <__aeabi_fadd+0x2ec>
 800084a:	2bff      	cmp	r3, #255	@ 0xff
 800084c:	d042      	beq.n	80008d4 <__aeabi_fadd+0x1e0>
 800084e:	0013      	movs	r3, r2
 8000850:	e791      	b.n	8000776 <__aeabi_fadd+0x82>
 8000852:	1a71      	subs	r1, r6, r1
 8000854:	014b      	lsls	r3, r1, #5
 8000856:	d400      	bmi.n	800085a <__aeabi_fadd+0x166>
 8000858:	e0d1      	b.n	80009fe <__aeabi_fadd+0x30a>
 800085a:	018f      	lsls	r7, r1, #6
 800085c:	09bf      	lsrs	r7, r7, #6
 800085e:	0038      	movs	r0, r7
 8000860:	f002 ff7a 	bl	8003758 <__clzsi2>
 8000864:	003b      	movs	r3, r7
 8000866:	3805      	subs	r0, #5
 8000868:	4083      	lsls	r3, r0
 800086a:	2501      	movs	r5, #1
 800086c:	2220      	movs	r2, #32
 800086e:	1b40      	subs	r0, r0, r5
 8000870:	3001      	adds	r0, #1
 8000872:	1a12      	subs	r2, r2, r0
 8000874:	001e      	movs	r6, r3
 8000876:	4093      	lsls	r3, r2
 8000878:	40c6      	lsrs	r6, r0
 800087a:	1e5a      	subs	r2, r3, #1
 800087c:	4193      	sbcs	r3, r2
 800087e:	431e      	orrs	r6, r3
 8000880:	d039      	beq.n	80008f6 <__aeabi_fadd+0x202>
 8000882:	0773      	lsls	r3, r6, #29
 8000884:	d100      	bne.n	8000888 <__aeabi_fadd+0x194>
 8000886:	e11b      	b.n	8000ac0 <__aeabi_fadd+0x3cc>
 8000888:	230f      	movs	r3, #15
 800088a:	2500      	movs	r5, #0
 800088c:	4033      	ands	r3, r6
 800088e:	2b04      	cmp	r3, #4
 8000890:	d1a7      	bne.n	80007e2 <__aeabi_fadd+0xee>
 8000892:	2001      	movs	r0, #1
 8000894:	0172      	lsls	r2, r6, #5
 8000896:	d57c      	bpl.n	8000992 <__aeabi_fadd+0x29e>
 8000898:	b2c0      	uxtb	r0, r0
 800089a:	01b2      	lsls	r2, r6, #6
 800089c:	0a52      	lsrs	r2, r2, #9
 800089e:	e7a8      	b.n	80007f2 <__aeabi_fadd+0xfe>
 80008a0:	0773      	lsls	r3, r6, #29
 80008a2:	d003      	beq.n	80008ac <__aeabi_fadd+0x1b8>
 80008a4:	230f      	movs	r3, #15
 80008a6:	4033      	ands	r3, r6
 80008a8:	2b04      	cmp	r3, #4
 80008aa:	d19a      	bne.n	80007e2 <__aeabi_fadd+0xee>
 80008ac:	002b      	movs	r3, r5
 80008ae:	e767      	b.n	8000780 <__aeabi_fadd+0x8c>
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d023      	beq.n	80008fc <__aeabi_fadd+0x208>
 80008b4:	1b53      	subs	r3, r2, r5
 80008b6:	2d00      	cmp	r5, #0
 80008b8:	d17b      	bne.n	80009b2 <__aeabi_fadd+0x2be>
 80008ba:	2e00      	cmp	r6, #0
 80008bc:	d100      	bne.n	80008c0 <__aeabi_fadd+0x1cc>
 80008be:	e086      	b.n	80009ce <__aeabi_fadd+0x2da>
 80008c0:	1e5d      	subs	r5, r3, #1
 80008c2:	2b01      	cmp	r3, #1
 80008c4:	d100      	bne.n	80008c8 <__aeabi_fadd+0x1d4>
 80008c6:	e08b      	b.n	80009e0 <__aeabi_fadd+0x2ec>
 80008c8:	2bff      	cmp	r3, #255	@ 0xff
 80008ca:	d002      	beq.n	80008d2 <__aeabi_fadd+0x1de>
 80008cc:	002b      	movs	r3, r5
 80008ce:	e075      	b.n	80009bc <__aeabi_fadd+0x2c8>
 80008d0:	464c      	mov	r4, r9
 80008d2:	4667      	mov	r7, ip
 80008d4:	2f00      	cmp	r7, #0
 80008d6:	d100      	bne.n	80008da <__aeabi_fadd+0x1e6>
 80008d8:	e789      	b.n	80007ee <__aeabi_fadd+0xfa>
 80008da:	2280      	movs	r2, #128	@ 0x80
 80008dc:	03d2      	lsls	r2, r2, #15
 80008de:	433a      	orrs	r2, r7
 80008e0:	0252      	lsls	r2, r2, #9
 80008e2:	20ff      	movs	r0, #255	@ 0xff
 80008e4:	0a52      	lsrs	r2, r2, #9
 80008e6:	e784      	b.n	80007f2 <__aeabi_fadd+0xfe>
 80008e8:	1a77      	subs	r7, r6, r1
 80008ea:	017b      	lsls	r3, r7, #5
 80008ec:	d46b      	bmi.n	80009c6 <__aeabi_fadd+0x2d2>
 80008ee:	2f00      	cmp	r7, #0
 80008f0:	d000      	beq.n	80008f4 <__aeabi_fadd+0x200>
 80008f2:	e765      	b.n	80007c0 <__aeabi_fadd+0xcc>
 80008f4:	2400      	movs	r4, #0
 80008f6:	2000      	movs	r0, #0
 80008f8:	2200      	movs	r2, #0
 80008fa:	e77a      	b.n	80007f2 <__aeabi_fadd+0xfe>
 80008fc:	22fe      	movs	r2, #254	@ 0xfe
 80008fe:	1c6b      	adds	r3, r5, #1
 8000900:	421a      	tst	r2, r3
 8000902:	d149      	bne.n	8000998 <__aeabi_fadd+0x2a4>
 8000904:	2d00      	cmp	r5, #0
 8000906:	d000      	beq.n	800090a <__aeabi_fadd+0x216>
 8000908:	e09f      	b.n	8000a4a <__aeabi_fadd+0x356>
 800090a:	2e00      	cmp	r6, #0
 800090c:	d100      	bne.n	8000910 <__aeabi_fadd+0x21c>
 800090e:	e0ba      	b.n	8000a86 <__aeabi_fadd+0x392>
 8000910:	2900      	cmp	r1, #0
 8000912:	d100      	bne.n	8000916 <__aeabi_fadd+0x222>
 8000914:	e0cf      	b.n	8000ab6 <__aeabi_fadd+0x3c2>
 8000916:	1872      	adds	r2, r6, r1
 8000918:	0153      	lsls	r3, r2, #5
 800091a:	d400      	bmi.n	800091e <__aeabi_fadd+0x22a>
 800091c:	e0cd      	b.n	8000aba <__aeabi_fadd+0x3c6>
 800091e:	0192      	lsls	r2, r2, #6
 8000920:	2001      	movs	r0, #1
 8000922:	0a52      	lsrs	r2, r2, #9
 8000924:	e765      	b.n	80007f2 <__aeabi_fadd+0xfe>
 8000926:	2aff      	cmp	r2, #255	@ 0xff
 8000928:	d0d2      	beq.n	80008d0 <__aeabi_fadd+0x1dc>
 800092a:	2080      	movs	r0, #128	@ 0x80
 800092c:	04c0      	lsls	r0, r0, #19
 800092e:	4306      	orrs	r6, r0
 8000930:	2001      	movs	r0, #1
 8000932:	2b1b      	cmp	r3, #27
 8000934:	dc08      	bgt.n	8000948 <__aeabi_fadd+0x254>
 8000936:	0030      	movs	r0, r6
 8000938:	2420      	movs	r4, #32
 800093a:	40d8      	lsrs	r0, r3
 800093c:	1ae3      	subs	r3, r4, r3
 800093e:	409e      	lsls	r6, r3
 8000940:	0033      	movs	r3, r6
 8000942:	1e5c      	subs	r4, r3, #1
 8000944:	41a3      	sbcs	r3, r4
 8000946:	4318      	orrs	r0, r3
 8000948:	464c      	mov	r4, r9
 800094a:	0015      	movs	r5, r2
 800094c:	1a0e      	subs	r6, r1, r0
 800094e:	e732      	b.n	80007b6 <__aeabi_fadd+0xc2>
 8000950:	0008      	movs	r0, r1
 8000952:	2220      	movs	r2, #32
 8000954:	40d8      	lsrs	r0, r3
 8000956:	1ad3      	subs	r3, r2, r3
 8000958:	4099      	lsls	r1, r3
 800095a:	000b      	movs	r3, r1
 800095c:	1e5a      	subs	r2, r3, #1
 800095e:	4193      	sbcs	r3, r2
 8000960:	4303      	orrs	r3, r0
 8000962:	18f6      	adds	r6, r6, r3
 8000964:	0173      	lsls	r3, r6, #5
 8000966:	d59b      	bpl.n	80008a0 <__aeabi_fadd+0x1ac>
 8000968:	3501      	adds	r5, #1
 800096a:	2dff      	cmp	r5, #255	@ 0xff
 800096c:	d100      	bne.n	8000970 <__aeabi_fadd+0x27c>
 800096e:	e73e      	b.n	80007ee <__aeabi_fadd+0xfa>
 8000970:	2301      	movs	r3, #1
 8000972:	494d      	ldr	r1, [pc, #308]	@ (8000aa8 <__aeabi_fadd+0x3b4>)
 8000974:	0872      	lsrs	r2, r6, #1
 8000976:	4033      	ands	r3, r6
 8000978:	400a      	ands	r2, r1
 800097a:	431a      	orrs	r2, r3
 800097c:	0016      	movs	r6, r2
 800097e:	0753      	lsls	r3, r2, #29
 8000980:	d004      	beq.n	800098c <__aeabi_fadd+0x298>
 8000982:	230f      	movs	r3, #15
 8000984:	4013      	ands	r3, r2
 8000986:	2b04      	cmp	r3, #4
 8000988:	d000      	beq.n	800098c <__aeabi_fadd+0x298>
 800098a:	e72a      	b.n	80007e2 <__aeabi_fadd+0xee>
 800098c:	0173      	lsls	r3, r6, #5
 800098e:	d500      	bpl.n	8000992 <__aeabi_fadd+0x29e>
 8000990:	e72a      	b.n	80007e8 <__aeabi_fadd+0xf4>
 8000992:	002b      	movs	r3, r5
 8000994:	08f7      	lsrs	r7, r6, #3
 8000996:	e6f7      	b.n	8000788 <__aeabi_fadd+0x94>
 8000998:	2bff      	cmp	r3, #255	@ 0xff
 800099a:	d100      	bne.n	800099e <__aeabi_fadd+0x2aa>
 800099c:	e727      	b.n	80007ee <__aeabi_fadd+0xfa>
 800099e:	1871      	adds	r1, r6, r1
 80009a0:	0849      	lsrs	r1, r1, #1
 80009a2:	074a      	lsls	r2, r1, #29
 80009a4:	d02f      	beq.n	8000a06 <__aeabi_fadd+0x312>
 80009a6:	220f      	movs	r2, #15
 80009a8:	400a      	ands	r2, r1
 80009aa:	2a04      	cmp	r2, #4
 80009ac:	d02b      	beq.n	8000a06 <__aeabi_fadd+0x312>
 80009ae:	1d0e      	adds	r6, r1, #4
 80009b0:	e6e6      	b.n	8000780 <__aeabi_fadd+0x8c>
 80009b2:	2aff      	cmp	r2, #255	@ 0xff
 80009b4:	d08d      	beq.n	80008d2 <__aeabi_fadd+0x1de>
 80009b6:	2080      	movs	r0, #128	@ 0x80
 80009b8:	04c0      	lsls	r0, r0, #19
 80009ba:	4306      	orrs	r6, r0
 80009bc:	2b1b      	cmp	r3, #27
 80009be:	dd24      	ble.n	8000a0a <__aeabi_fadd+0x316>
 80009c0:	0013      	movs	r3, r2
 80009c2:	1d4e      	adds	r6, r1, #5
 80009c4:	e6dc      	b.n	8000780 <__aeabi_fadd+0x8c>
 80009c6:	464c      	mov	r4, r9
 80009c8:	1b8f      	subs	r7, r1, r6
 80009ca:	e6f9      	b.n	80007c0 <__aeabi_fadd+0xcc>
 80009cc:	464c      	mov	r4, r9
 80009ce:	000e      	movs	r6, r1
 80009d0:	e6d6      	b.n	8000780 <__aeabi_fadd+0x8c>
 80009d2:	2e00      	cmp	r6, #0
 80009d4:	d149      	bne.n	8000a6a <__aeabi_fadd+0x376>
 80009d6:	2900      	cmp	r1, #0
 80009d8:	d068      	beq.n	8000aac <__aeabi_fadd+0x3b8>
 80009da:	4667      	mov	r7, ip
 80009dc:	464c      	mov	r4, r9
 80009de:	e77c      	b.n	80008da <__aeabi_fadd+0x1e6>
 80009e0:	1870      	adds	r0, r6, r1
 80009e2:	0143      	lsls	r3, r0, #5
 80009e4:	d574      	bpl.n	8000ad0 <__aeabi_fadd+0x3dc>
 80009e6:	4930      	ldr	r1, [pc, #192]	@ (8000aa8 <__aeabi_fadd+0x3b4>)
 80009e8:	0840      	lsrs	r0, r0, #1
 80009ea:	4001      	ands	r1, r0
 80009ec:	0743      	lsls	r3, r0, #29
 80009ee:	d009      	beq.n	8000a04 <__aeabi_fadd+0x310>
 80009f0:	230f      	movs	r3, #15
 80009f2:	4003      	ands	r3, r0
 80009f4:	2b04      	cmp	r3, #4
 80009f6:	d005      	beq.n	8000a04 <__aeabi_fadd+0x310>
 80009f8:	2302      	movs	r3, #2
 80009fa:	1d0e      	adds	r6, r1, #4
 80009fc:	e6c0      	b.n	8000780 <__aeabi_fadd+0x8c>
 80009fe:	2301      	movs	r3, #1
 8000a00:	08cf      	lsrs	r7, r1, #3
 8000a02:	e6c1      	b.n	8000788 <__aeabi_fadd+0x94>
 8000a04:	2302      	movs	r3, #2
 8000a06:	08cf      	lsrs	r7, r1, #3
 8000a08:	e6be      	b.n	8000788 <__aeabi_fadd+0x94>
 8000a0a:	2520      	movs	r5, #32
 8000a0c:	0030      	movs	r0, r6
 8000a0e:	40d8      	lsrs	r0, r3
 8000a10:	1aeb      	subs	r3, r5, r3
 8000a12:	409e      	lsls	r6, r3
 8000a14:	0033      	movs	r3, r6
 8000a16:	1e5d      	subs	r5, r3, #1
 8000a18:	41ab      	sbcs	r3, r5
 8000a1a:	4303      	orrs	r3, r0
 8000a1c:	0015      	movs	r5, r2
 8000a1e:	185e      	adds	r6, r3, r1
 8000a20:	e7a0      	b.n	8000964 <__aeabi_fadd+0x270>
 8000a22:	2900      	cmp	r1, #0
 8000a24:	d100      	bne.n	8000a28 <__aeabi_fadd+0x334>
 8000a26:	e765      	b.n	80008f4 <__aeabi_fadd+0x200>
 8000a28:	464c      	mov	r4, r9
 8000a2a:	4667      	mov	r7, ip
 8000a2c:	e6ac      	b.n	8000788 <__aeabi_fadd+0x94>
 8000a2e:	1b8f      	subs	r7, r1, r6
 8000a30:	017b      	lsls	r3, r7, #5
 8000a32:	d52e      	bpl.n	8000a92 <__aeabi_fadd+0x39e>
 8000a34:	01bf      	lsls	r7, r7, #6
 8000a36:	09bf      	lsrs	r7, r7, #6
 8000a38:	0038      	movs	r0, r7
 8000a3a:	f002 fe8d 	bl	8003758 <__clzsi2>
 8000a3e:	003b      	movs	r3, r7
 8000a40:	3805      	subs	r0, #5
 8000a42:	4083      	lsls	r3, r0
 8000a44:	464c      	mov	r4, r9
 8000a46:	3501      	adds	r5, #1
 8000a48:	e710      	b.n	800086c <__aeabi_fadd+0x178>
 8000a4a:	2e00      	cmp	r6, #0
 8000a4c:	d100      	bne.n	8000a50 <__aeabi_fadd+0x35c>
 8000a4e:	e740      	b.n	80008d2 <__aeabi_fadd+0x1de>
 8000a50:	2900      	cmp	r1, #0
 8000a52:	d100      	bne.n	8000a56 <__aeabi_fadd+0x362>
 8000a54:	e741      	b.n	80008da <__aeabi_fadd+0x1e6>
 8000a56:	2380      	movs	r3, #128	@ 0x80
 8000a58:	03db      	lsls	r3, r3, #15
 8000a5a:	429f      	cmp	r7, r3
 8000a5c:	d200      	bcs.n	8000a60 <__aeabi_fadd+0x36c>
 8000a5e:	e73c      	b.n	80008da <__aeabi_fadd+0x1e6>
 8000a60:	459c      	cmp	ip, r3
 8000a62:	d300      	bcc.n	8000a66 <__aeabi_fadd+0x372>
 8000a64:	e739      	b.n	80008da <__aeabi_fadd+0x1e6>
 8000a66:	4667      	mov	r7, ip
 8000a68:	e737      	b.n	80008da <__aeabi_fadd+0x1e6>
 8000a6a:	2900      	cmp	r1, #0
 8000a6c:	d100      	bne.n	8000a70 <__aeabi_fadd+0x37c>
 8000a6e:	e734      	b.n	80008da <__aeabi_fadd+0x1e6>
 8000a70:	2380      	movs	r3, #128	@ 0x80
 8000a72:	03db      	lsls	r3, r3, #15
 8000a74:	429f      	cmp	r7, r3
 8000a76:	d200      	bcs.n	8000a7a <__aeabi_fadd+0x386>
 8000a78:	e72f      	b.n	80008da <__aeabi_fadd+0x1e6>
 8000a7a:	459c      	cmp	ip, r3
 8000a7c:	d300      	bcc.n	8000a80 <__aeabi_fadd+0x38c>
 8000a7e:	e72c      	b.n	80008da <__aeabi_fadd+0x1e6>
 8000a80:	464c      	mov	r4, r9
 8000a82:	4667      	mov	r7, ip
 8000a84:	e729      	b.n	80008da <__aeabi_fadd+0x1e6>
 8000a86:	2900      	cmp	r1, #0
 8000a88:	d100      	bne.n	8000a8c <__aeabi_fadd+0x398>
 8000a8a:	e734      	b.n	80008f6 <__aeabi_fadd+0x202>
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	08cf      	lsrs	r7, r1, #3
 8000a90:	e67a      	b.n	8000788 <__aeabi_fadd+0x94>
 8000a92:	464c      	mov	r4, r9
 8000a94:	2301      	movs	r3, #1
 8000a96:	08ff      	lsrs	r7, r7, #3
 8000a98:	e676      	b.n	8000788 <__aeabi_fadd+0x94>
 8000a9a:	2f00      	cmp	r7, #0
 8000a9c:	d100      	bne.n	8000aa0 <__aeabi_fadd+0x3ac>
 8000a9e:	e729      	b.n	80008f4 <__aeabi_fadd+0x200>
 8000aa0:	08ff      	lsrs	r7, r7, #3
 8000aa2:	e671      	b.n	8000788 <__aeabi_fadd+0x94>
 8000aa4:	fbffffff 	.word	0xfbffffff
 8000aa8:	7dffffff 	.word	0x7dffffff
 8000aac:	2280      	movs	r2, #128	@ 0x80
 8000aae:	2400      	movs	r4, #0
 8000ab0:	20ff      	movs	r0, #255	@ 0xff
 8000ab2:	03d2      	lsls	r2, r2, #15
 8000ab4:	e69d      	b.n	80007f2 <__aeabi_fadd+0xfe>
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	e666      	b.n	8000788 <__aeabi_fadd+0x94>
 8000aba:	2300      	movs	r3, #0
 8000abc:	08d7      	lsrs	r7, r2, #3
 8000abe:	e663      	b.n	8000788 <__aeabi_fadd+0x94>
 8000ac0:	2001      	movs	r0, #1
 8000ac2:	0172      	lsls	r2, r6, #5
 8000ac4:	d500      	bpl.n	8000ac8 <__aeabi_fadd+0x3d4>
 8000ac6:	e6e7      	b.n	8000898 <__aeabi_fadd+0x1a4>
 8000ac8:	0031      	movs	r1, r6
 8000aca:	2300      	movs	r3, #0
 8000acc:	08cf      	lsrs	r7, r1, #3
 8000ace:	e65b      	b.n	8000788 <__aeabi_fadd+0x94>
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	08c7      	lsrs	r7, r0, #3
 8000ad4:	e658      	b.n	8000788 <__aeabi_fadd+0x94>
 8000ad6:	46c0      	nop			@ (mov r8, r8)

08000ad8 <__aeabi_fdiv>:
 8000ad8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ada:	4646      	mov	r6, r8
 8000adc:	464f      	mov	r7, r9
 8000ade:	46d6      	mov	lr, sl
 8000ae0:	0245      	lsls	r5, r0, #9
 8000ae2:	b5c0      	push	{r6, r7, lr}
 8000ae4:	0fc3      	lsrs	r3, r0, #31
 8000ae6:	0047      	lsls	r7, r0, #1
 8000ae8:	4698      	mov	r8, r3
 8000aea:	1c0e      	adds	r6, r1, #0
 8000aec:	0a6d      	lsrs	r5, r5, #9
 8000aee:	0e3f      	lsrs	r7, r7, #24
 8000af0:	d05b      	beq.n	8000baa <__aeabi_fdiv+0xd2>
 8000af2:	2fff      	cmp	r7, #255	@ 0xff
 8000af4:	d021      	beq.n	8000b3a <__aeabi_fdiv+0x62>
 8000af6:	2380      	movs	r3, #128	@ 0x80
 8000af8:	00ed      	lsls	r5, r5, #3
 8000afa:	04db      	lsls	r3, r3, #19
 8000afc:	431d      	orrs	r5, r3
 8000afe:	2300      	movs	r3, #0
 8000b00:	4699      	mov	r9, r3
 8000b02:	469a      	mov	sl, r3
 8000b04:	3f7f      	subs	r7, #127	@ 0x7f
 8000b06:	0274      	lsls	r4, r6, #9
 8000b08:	0073      	lsls	r3, r6, #1
 8000b0a:	0a64      	lsrs	r4, r4, #9
 8000b0c:	0e1b      	lsrs	r3, r3, #24
 8000b0e:	0ff6      	lsrs	r6, r6, #31
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d020      	beq.n	8000b56 <__aeabi_fdiv+0x7e>
 8000b14:	2bff      	cmp	r3, #255	@ 0xff
 8000b16:	d043      	beq.n	8000ba0 <__aeabi_fdiv+0xc8>
 8000b18:	2280      	movs	r2, #128	@ 0x80
 8000b1a:	2000      	movs	r0, #0
 8000b1c:	00e4      	lsls	r4, r4, #3
 8000b1e:	04d2      	lsls	r2, r2, #19
 8000b20:	4314      	orrs	r4, r2
 8000b22:	3b7f      	subs	r3, #127	@ 0x7f
 8000b24:	4642      	mov	r2, r8
 8000b26:	1aff      	subs	r7, r7, r3
 8000b28:	464b      	mov	r3, r9
 8000b2a:	4072      	eors	r2, r6
 8000b2c:	2b0f      	cmp	r3, #15
 8000b2e:	d900      	bls.n	8000b32 <__aeabi_fdiv+0x5a>
 8000b30:	e09d      	b.n	8000c6e <__aeabi_fdiv+0x196>
 8000b32:	4971      	ldr	r1, [pc, #452]	@ (8000cf8 <__aeabi_fdiv+0x220>)
 8000b34:	009b      	lsls	r3, r3, #2
 8000b36:	58cb      	ldr	r3, [r1, r3]
 8000b38:	469f      	mov	pc, r3
 8000b3a:	2d00      	cmp	r5, #0
 8000b3c:	d15a      	bne.n	8000bf4 <__aeabi_fdiv+0x11c>
 8000b3e:	2308      	movs	r3, #8
 8000b40:	4699      	mov	r9, r3
 8000b42:	3b06      	subs	r3, #6
 8000b44:	0274      	lsls	r4, r6, #9
 8000b46:	469a      	mov	sl, r3
 8000b48:	0073      	lsls	r3, r6, #1
 8000b4a:	27ff      	movs	r7, #255	@ 0xff
 8000b4c:	0a64      	lsrs	r4, r4, #9
 8000b4e:	0e1b      	lsrs	r3, r3, #24
 8000b50:	0ff6      	lsrs	r6, r6, #31
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d1de      	bne.n	8000b14 <__aeabi_fdiv+0x3c>
 8000b56:	2c00      	cmp	r4, #0
 8000b58:	d13b      	bne.n	8000bd2 <__aeabi_fdiv+0xfa>
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	4642      	mov	r2, r8
 8000b5e:	4649      	mov	r1, r9
 8000b60:	4072      	eors	r2, r6
 8000b62:	4319      	orrs	r1, r3
 8000b64:	290e      	cmp	r1, #14
 8000b66:	d818      	bhi.n	8000b9a <__aeabi_fdiv+0xc2>
 8000b68:	4864      	ldr	r0, [pc, #400]	@ (8000cfc <__aeabi_fdiv+0x224>)
 8000b6a:	0089      	lsls	r1, r1, #2
 8000b6c:	5841      	ldr	r1, [r0, r1]
 8000b6e:	468f      	mov	pc, r1
 8000b70:	4653      	mov	r3, sl
 8000b72:	2b02      	cmp	r3, #2
 8000b74:	d100      	bne.n	8000b78 <__aeabi_fdiv+0xa0>
 8000b76:	e0b8      	b.n	8000cea <__aeabi_fdiv+0x212>
 8000b78:	2b03      	cmp	r3, #3
 8000b7a:	d06e      	beq.n	8000c5a <__aeabi_fdiv+0x182>
 8000b7c:	4642      	mov	r2, r8
 8000b7e:	002c      	movs	r4, r5
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	d140      	bne.n	8000c06 <__aeabi_fdiv+0x12e>
 8000b84:	2000      	movs	r0, #0
 8000b86:	2400      	movs	r4, #0
 8000b88:	05c0      	lsls	r0, r0, #23
 8000b8a:	4320      	orrs	r0, r4
 8000b8c:	07d2      	lsls	r2, r2, #31
 8000b8e:	4310      	orrs	r0, r2
 8000b90:	bce0      	pop	{r5, r6, r7}
 8000b92:	46ba      	mov	sl, r7
 8000b94:	46b1      	mov	r9, r6
 8000b96:	46a8      	mov	r8, r5
 8000b98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b9a:	20ff      	movs	r0, #255	@ 0xff
 8000b9c:	2400      	movs	r4, #0
 8000b9e:	e7f3      	b.n	8000b88 <__aeabi_fdiv+0xb0>
 8000ba0:	2c00      	cmp	r4, #0
 8000ba2:	d120      	bne.n	8000be6 <__aeabi_fdiv+0x10e>
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	3fff      	subs	r7, #255	@ 0xff
 8000ba8:	e7d8      	b.n	8000b5c <__aeabi_fdiv+0x84>
 8000baa:	2d00      	cmp	r5, #0
 8000bac:	d105      	bne.n	8000bba <__aeabi_fdiv+0xe2>
 8000bae:	2304      	movs	r3, #4
 8000bb0:	4699      	mov	r9, r3
 8000bb2:	3b03      	subs	r3, #3
 8000bb4:	2700      	movs	r7, #0
 8000bb6:	469a      	mov	sl, r3
 8000bb8:	e7a5      	b.n	8000b06 <__aeabi_fdiv+0x2e>
 8000bba:	0028      	movs	r0, r5
 8000bbc:	f002 fdcc 	bl	8003758 <__clzsi2>
 8000bc0:	2776      	movs	r7, #118	@ 0x76
 8000bc2:	1f43      	subs	r3, r0, #5
 8000bc4:	409d      	lsls	r5, r3
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	427f      	negs	r7, r7
 8000bca:	4699      	mov	r9, r3
 8000bcc:	469a      	mov	sl, r3
 8000bce:	1a3f      	subs	r7, r7, r0
 8000bd0:	e799      	b.n	8000b06 <__aeabi_fdiv+0x2e>
 8000bd2:	0020      	movs	r0, r4
 8000bd4:	f002 fdc0 	bl	8003758 <__clzsi2>
 8000bd8:	1f43      	subs	r3, r0, #5
 8000bda:	409c      	lsls	r4, r3
 8000bdc:	2376      	movs	r3, #118	@ 0x76
 8000bde:	425b      	negs	r3, r3
 8000be0:	1a1b      	subs	r3, r3, r0
 8000be2:	2000      	movs	r0, #0
 8000be4:	e79e      	b.n	8000b24 <__aeabi_fdiv+0x4c>
 8000be6:	2303      	movs	r3, #3
 8000be8:	464a      	mov	r2, r9
 8000bea:	431a      	orrs	r2, r3
 8000bec:	4691      	mov	r9, r2
 8000bee:	2003      	movs	r0, #3
 8000bf0:	33fc      	adds	r3, #252	@ 0xfc
 8000bf2:	e797      	b.n	8000b24 <__aeabi_fdiv+0x4c>
 8000bf4:	230c      	movs	r3, #12
 8000bf6:	4699      	mov	r9, r3
 8000bf8:	3b09      	subs	r3, #9
 8000bfa:	27ff      	movs	r7, #255	@ 0xff
 8000bfc:	469a      	mov	sl, r3
 8000bfe:	e782      	b.n	8000b06 <__aeabi_fdiv+0x2e>
 8000c00:	2803      	cmp	r0, #3
 8000c02:	d02c      	beq.n	8000c5e <__aeabi_fdiv+0x186>
 8000c04:	0032      	movs	r2, r6
 8000c06:	0038      	movs	r0, r7
 8000c08:	307f      	adds	r0, #127	@ 0x7f
 8000c0a:	2800      	cmp	r0, #0
 8000c0c:	dd47      	ble.n	8000c9e <__aeabi_fdiv+0x1c6>
 8000c0e:	0763      	lsls	r3, r4, #29
 8000c10:	d004      	beq.n	8000c1c <__aeabi_fdiv+0x144>
 8000c12:	230f      	movs	r3, #15
 8000c14:	4023      	ands	r3, r4
 8000c16:	2b04      	cmp	r3, #4
 8000c18:	d000      	beq.n	8000c1c <__aeabi_fdiv+0x144>
 8000c1a:	3404      	adds	r4, #4
 8000c1c:	0123      	lsls	r3, r4, #4
 8000c1e:	d503      	bpl.n	8000c28 <__aeabi_fdiv+0x150>
 8000c20:	0038      	movs	r0, r7
 8000c22:	4b37      	ldr	r3, [pc, #220]	@ (8000d00 <__aeabi_fdiv+0x228>)
 8000c24:	3080      	adds	r0, #128	@ 0x80
 8000c26:	401c      	ands	r4, r3
 8000c28:	28fe      	cmp	r0, #254	@ 0xfe
 8000c2a:	dcb6      	bgt.n	8000b9a <__aeabi_fdiv+0xc2>
 8000c2c:	01a4      	lsls	r4, r4, #6
 8000c2e:	0a64      	lsrs	r4, r4, #9
 8000c30:	b2c0      	uxtb	r0, r0
 8000c32:	e7a9      	b.n	8000b88 <__aeabi_fdiv+0xb0>
 8000c34:	2480      	movs	r4, #128	@ 0x80
 8000c36:	2200      	movs	r2, #0
 8000c38:	20ff      	movs	r0, #255	@ 0xff
 8000c3a:	03e4      	lsls	r4, r4, #15
 8000c3c:	e7a4      	b.n	8000b88 <__aeabi_fdiv+0xb0>
 8000c3e:	2380      	movs	r3, #128	@ 0x80
 8000c40:	03db      	lsls	r3, r3, #15
 8000c42:	421d      	tst	r5, r3
 8000c44:	d001      	beq.n	8000c4a <__aeabi_fdiv+0x172>
 8000c46:	421c      	tst	r4, r3
 8000c48:	d00b      	beq.n	8000c62 <__aeabi_fdiv+0x18a>
 8000c4a:	2480      	movs	r4, #128	@ 0x80
 8000c4c:	03e4      	lsls	r4, r4, #15
 8000c4e:	432c      	orrs	r4, r5
 8000c50:	0264      	lsls	r4, r4, #9
 8000c52:	4642      	mov	r2, r8
 8000c54:	20ff      	movs	r0, #255	@ 0xff
 8000c56:	0a64      	lsrs	r4, r4, #9
 8000c58:	e796      	b.n	8000b88 <__aeabi_fdiv+0xb0>
 8000c5a:	4646      	mov	r6, r8
 8000c5c:	002c      	movs	r4, r5
 8000c5e:	2380      	movs	r3, #128	@ 0x80
 8000c60:	03db      	lsls	r3, r3, #15
 8000c62:	431c      	orrs	r4, r3
 8000c64:	0264      	lsls	r4, r4, #9
 8000c66:	0032      	movs	r2, r6
 8000c68:	20ff      	movs	r0, #255	@ 0xff
 8000c6a:	0a64      	lsrs	r4, r4, #9
 8000c6c:	e78c      	b.n	8000b88 <__aeabi_fdiv+0xb0>
 8000c6e:	016d      	lsls	r5, r5, #5
 8000c70:	0160      	lsls	r0, r4, #5
 8000c72:	4285      	cmp	r5, r0
 8000c74:	d22d      	bcs.n	8000cd2 <__aeabi_fdiv+0x1fa>
 8000c76:	231b      	movs	r3, #27
 8000c78:	2400      	movs	r4, #0
 8000c7a:	3f01      	subs	r7, #1
 8000c7c:	2601      	movs	r6, #1
 8000c7e:	0029      	movs	r1, r5
 8000c80:	0064      	lsls	r4, r4, #1
 8000c82:	006d      	lsls	r5, r5, #1
 8000c84:	2900      	cmp	r1, #0
 8000c86:	db01      	blt.n	8000c8c <__aeabi_fdiv+0x1b4>
 8000c88:	4285      	cmp	r5, r0
 8000c8a:	d301      	bcc.n	8000c90 <__aeabi_fdiv+0x1b8>
 8000c8c:	1a2d      	subs	r5, r5, r0
 8000c8e:	4334      	orrs	r4, r6
 8000c90:	3b01      	subs	r3, #1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d1f3      	bne.n	8000c7e <__aeabi_fdiv+0x1a6>
 8000c96:	1e6b      	subs	r3, r5, #1
 8000c98:	419d      	sbcs	r5, r3
 8000c9a:	432c      	orrs	r4, r5
 8000c9c:	e7b3      	b.n	8000c06 <__aeabi_fdiv+0x12e>
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	1a1b      	subs	r3, r3, r0
 8000ca2:	2b1b      	cmp	r3, #27
 8000ca4:	dd00      	ble.n	8000ca8 <__aeabi_fdiv+0x1d0>
 8000ca6:	e76d      	b.n	8000b84 <__aeabi_fdiv+0xac>
 8000ca8:	0021      	movs	r1, r4
 8000caa:	379e      	adds	r7, #158	@ 0x9e
 8000cac:	40d9      	lsrs	r1, r3
 8000cae:	40bc      	lsls	r4, r7
 8000cb0:	000b      	movs	r3, r1
 8000cb2:	1e61      	subs	r1, r4, #1
 8000cb4:	418c      	sbcs	r4, r1
 8000cb6:	4323      	orrs	r3, r4
 8000cb8:	0759      	lsls	r1, r3, #29
 8000cba:	d004      	beq.n	8000cc6 <__aeabi_fdiv+0x1ee>
 8000cbc:	210f      	movs	r1, #15
 8000cbe:	4019      	ands	r1, r3
 8000cc0:	2904      	cmp	r1, #4
 8000cc2:	d000      	beq.n	8000cc6 <__aeabi_fdiv+0x1ee>
 8000cc4:	3304      	adds	r3, #4
 8000cc6:	0159      	lsls	r1, r3, #5
 8000cc8:	d413      	bmi.n	8000cf2 <__aeabi_fdiv+0x21a>
 8000cca:	019b      	lsls	r3, r3, #6
 8000ccc:	2000      	movs	r0, #0
 8000cce:	0a5c      	lsrs	r4, r3, #9
 8000cd0:	e75a      	b.n	8000b88 <__aeabi_fdiv+0xb0>
 8000cd2:	231a      	movs	r3, #26
 8000cd4:	2401      	movs	r4, #1
 8000cd6:	1a2d      	subs	r5, r5, r0
 8000cd8:	e7d0      	b.n	8000c7c <__aeabi_fdiv+0x1a4>
 8000cda:	1e98      	subs	r0, r3, #2
 8000cdc:	4243      	negs	r3, r0
 8000cde:	4158      	adcs	r0, r3
 8000ce0:	4240      	negs	r0, r0
 8000ce2:	0032      	movs	r2, r6
 8000ce4:	2400      	movs	r4, #0
 8000ce6:	b2c0      	uxtb	r0, r0
 8000ce8:	e74e      	b.n	8000b88 <__aeabi_fdiv+0xb0>
 8000cea:	4642      	mov	r2, r8
 8000cec:	20ff      	movs	r0, #255	@ 0xff
 8000cee:	2400      	movs	r4, #0
 8000cf0:	e74a      	b.n	8000b88 <__aeabi_fdiv+0xb0>
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	2400      	movs	r4, #0
 8000cf6:	e747      	b.n	8000b88 <__aeabi_fdiv+0xb0>
 8000cf8:	0800c948 	.word	0x0800c948
 8000cfc:	0800c988 	.word	0x0800c988
 8000d00:	f7ffffff 	.word	0xf7ffffff

08000d04 <__eqsf2>:
 8000d04:	b570      	push	{r4, r5, r6, lr}
 8000d06:	0042      	lsls	r2, r0, #1
 8000d08:	024e      	lsls	r6, r1, #9
 8000d0a:	004c      	lsls	r4, r1, #1
 8000d0c:	0245      	lsls	r5, r0, #9
 8000d0e:	0a6d      	lsrs	r5, r5, #9
 8000d10:	0e12      	lsrs	r2, r2, #24
 8000d12:	0fc3      	lsrs	r3, r0, #31
 8000d14:	0a76      	lsrs	r6, r6, #9
 8000d16:	0e24      	lsrs	r4, r4, #24
 8000d18:	0fc9      	lsrs	r1, r1, #31
 8000d1a:	2aff      	cmp	r2, #255	@ 0xff
 8000d1c:	d010      	beq.n	8000d40 <__eqsf2+0x3c>
 8000d1e:	2cff      	cmp	r4, #255	@ 0xff
 8000d20:	d00c      	beq.n	8000d3c <__eqsf2+0x38>
 8000d22:	2001      	movs	r0, #1
 8000d24:	42a2      	cmp	r2, r4
 8000d26:	d10a      	bne.n	8000d3e <__eqsf2+0x3a>
 8000d28:	42b5      	cmp	r5, r6
 8000d2a:	d108      	bne.n	8000d3e <__eqsf2+0x3a>
 8000d2c:	428b      	cmp	r3, r1
 8000d2e:	d00f      	beq.n	8000d50 <__eqsf2+0x4c>
 8000d30:	2a00      	cmp	r2, #0
 8000d32:	d104      	bne.n	8000d3e <__eqsf2+0x3a>
 8000d34:	0028      	movs	r0, r5
 8000d36:	1e43      	subs	r3, r0, #1
 8000d38:	4198      	sbcs	r0, r3
 8000d3a:	e000      	b.n	8000d3e <__eqsf2+0x3a>
 8000d3c:	2001      	movs	r0, #1
 8000d3e:	bd70      	pop	{r4, r5, r6, pc}
 8000d40:	2001      	movs	r0, #1
 8000d42:	2cff      	cmp	r4, #255	@ 0xff
 8000d44:	d1fb      	bne.n	8000d3e <__eqsf2+0x3a>
 8000d46:	4335      	orrs	r5, r6
 8000d48:	d1f9      	bne.n	8000d3e <__eqsf2+0x3a>
 8000d4a:	404b      	eors	r3, r1
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	e7f6      	b.n	8000d3e <__eqsf2+0x3a>
 8000d50:	2000      	movs	r0, #0
 8000d52:	e7f4      	b.n	8000d3e <__eqsf2+0x3a>

08000d54 <__gesf2>:
 8000d54:	b530      	push	{r4, r5, lr}
 8000d56:	0042      	lsls	r2, r0, #1
 8000d58:	0244      	lsls	r4, r0, #9
 8000d5a:	024d      	lsls	r5, r1, #9
 8000d5c:	0fc3      	lsrs	r3, r0, #31
 8000d5e:	0048      	lsls	r0, r1, #1
 8000d60:	0a64      	lsrs	r4, r4, #9
 8000d62:	0e12      	lsrs	r2, r2, #24
 8000d64:	0a6d      	lsrs	r5, r5, #9
 8000d66:	0e00      	lsrs	r0, r0, #24
 8000d68:	0fc9      	lsrs	r1, r1, #31
 8000d6a:	2aff      	cmp	r2, #255	@ 0xff
 8000d6c:	d018      	beq.n	8000da0 <__gesf2+0x4c>
 8000d6e:	28ff      	cmp	r0, #255	@ 0xff
 8000d70:	d00a      	beq.n	8000d88 <__gesf2+0x34>
 8000d72:	2a00      	cmp	r2, #0
 8000d74:	d11e      	bne.n	8000db4 <__gesf2+0x60>
 8000d76:	2800      	cmp	r0, #0
 8000d78:	d10a      	bne.n	8000d90 <__gesf2+0x3c>
 8000d7a:	2d00      	cmp	r5, #0
 8000d7c:	d029      	beq.n	8000dd2 <__gesf2+0x7e>
 8000d7e:	2c00      	cmp	r4, #0
 8000d80:	d12d      	bne.n	8000dde <__gesf2+0x8a>
 8000d82:	0048      	lsls	r0, r1, #1
 8000d84:	3801      	subs	r0, #1
 8000d86:	bd30      	pop	{r4, r5, pc}
 8000d88:	2d00      	cmp	r5, #0
 8000d8a:	d125      	bne.n	8000dd8 <__gesf2+0x84>
 8000d8c:	2a00      	cmp	r2, #0
 8000d8e:	d101      	bne.n	8000d94 <__gesf2+0x40>
 8000d90:	2c00      	cmp	r4, #0
 8000d92:	d0f6      	beq.n	8000d82 <__gesf2+0x2e>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d019      	beq.n	8000dcc <__gesf2+0x78>
 8000d98:	2001      	movs	r0, #1
 8000d9a:	425b      	negs	r3, r3
 8000d9c:	4318      	orrs	r0, r3
 8000d9e:	e7f2      	b.n	8000d86 <__gesf2+0x32>
 8000da0:	2c00      	cmp	r4, #0
 8000da2:	d119      	bne.n	8000dd8 <__gesf2+0x84>
 8000da4:	28ff      	cmp	r0, #255	@ 0xff
 8000da6:	d1f7      	bne.n	8000d98 <__gesf2+0x44>
 8000da8:	2d00      	cmp	r5, #0
 8000daa:	d115      	bne.n	8000dd8 <__gesf2+0x84>
 8000dac:	2000      	movs	r0, #0
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d1f2      	bne.n	8000d98 <__gesf2+0x44>
 8000db2:	e7e8      	b.n	8000d86 <__gesf2+0x32>
 8000db4:	2800      	cmp	r0, #0
 8000db6:	d0ef      	beq.n	8000d98 <__gesf2+0x44>
 8000db8:	428b      	cmp	r3, r1
 8000dba:	d1ed      	bne.n	8000d98 <__gesf2+0x44>
 8000dbc:	4282      	cmp	r2, r0
 8000dbe:	dceb      	bgt.n	8000d98 <__gesf2+0x44>
 8000dc0:	db04      	blt.n	8000dcc <__gesf2+0x78>
 8000dc2:	42ac      	cmp	r4, r5
 8000dc4:	d8e8      	bhi.n	8000d98 <__gesf2+0x44>
 8000dc6:	2000      	movs	r0, #0
 8000dc8:	42ac      	cmp	r4, r5
 8000dca:	d2dc      	bcs.n	8000d86 <__gesf2+0x32>
 8000dcc:	0058      	lsls	r0, r3, #1
 8000dce:	3801      	subs	r0, #1
 8000dd0:	e7d9      	b.n	8000d86 <__gesf2+0x32>
 8000dd2:	2c00      	cmp	r4, #0
 8000dd4:	d0d7      	beq.n	8000d86 <__gesf2+0x32>
 8000dd6:	e7df      	b.n	8000d98 <__gesf2+0x44>
 8000dd8:	2002      	movs	r0, #2
 8000dda:	4240      	negs	r0, r0
 8000ddc:	e7d3      	b.n	8000d86 <__gesf2+0x32>
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d1da      	bne.n	8000d98 <__gesf2+0x44>
 8000de2:	e7ee      	b.n	8000dc2 <__gesf2+0x6e>

08000de4 <__lesf2>:
 8000de4:	b530      	push	{r4, r5, lr}
 8000de6:	0042      	lsls	r2, r0, #1
 8000de8:	0244      	lsls	r4, r0, #9
 8000dea:	024d      	lsls	r5, r1, #9
 8000dec:	0fc3      	lsrs	r3, r0, #31
 8000dee:	0048      	lsls	r0, r1, #1
 8000df0:	0a64      	lsrs	r4, r4, #9
 8000df2:	0e12      	lsrs	r2, r2, #24
 8000df4:	0a6d      	lsrs	r5, r5, #9
 8000df6:	0e00      	lsrs	r0, r0, #24
 8000df8:	0fc9      	lsrs	r1, r1, #31
 8000dfa:	2aff      	cmp	r2, #255	@ 0xff
 8000dfc:	d017      	beq.n	8000e2e <__lesf2+0x4a>
 8000dfe:	28ff      	cmp	r0, #255	@ 0xff
 8000e00:	d00a      	beq.n	8000e18 <__lesf2+0x34>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	d11b      	bne.n	8000e3e <__lesf2+0x5a>
 8000e06:	2800      	cmp	r0, #0
 8000e08:	d10a      	bne.n	8000e20 <__lesf2+0x3c>
 8000e0a:	2d00      	cmp	r5, #0
 8000e0c:	d01d      	beq.n	8000e4a <__lesf2+0x66>
 8000e0e:	2c00      	cmp	r4, #0
 8000e10:	d12d      	bne.n	8000e6e <__lesf2+0x8a>
 8000e12:	0048      	lsls	r0, r1, #1
 8000e14:	3801      	subs	r0, #1
 8000e16:	e011      	b.n	8000e3c <__lesf2+0x58>
 8000e18:	2d00      	cmp	r5, #0
 8000e1a:	d10e      	bne.n	8000e3a <__lesf2+0x56>
 8000e1c:	2a00      	cmp	r2, #0
 8000e1e:	d101      	bne.n	8000e24 <__lesf2+0x40>
 8000e20:	2c00      	cmp	r4, #0
 8000e22:	d0f6      	beq.n	8000e12 <__lesf2+0x2e>
 8000e24:	428b      	cmp	r3, r1
 8000e26:	d10c      	bne.n	8000e42 <__lesf2+0x5e>
 8000e28:	0058      	lsls	r0, r3, #1
 8000e2a:	3801      	subs	r0, #1
 8000e2c:	e006      	b.n	8000e3c <__lesf2+0x58>
 8000e2e:	2c00      	cmp	r4, #0
 8000e30:	d103      	bne.n	8000e3a <__lesf2+0x56>
 8000e32:	28ff      	cmp	r0, #255	@ 0xff
 8000e34:	d105      	bne.n	8000e42 <__lesf2+0x5e>
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d015      	beq.n	8000e66 <__lesf2+0x82>
 8000e3a:	2002      	movs	r0, #2
 8000e3c:	bd30      	pop	{r4, r5, pc}
 8000e3e:	2800      	cmp	r0, #0
 8000e40:	d106      	bne.n	8000e50 <__lesf2+0x6c>
 8000e42:	2001      	movs	r0, #1
 8000e44:	425b      	negs	r3, r3
 8000e46:	4318      	orrs	r0, r3
 8000e48:	e7f8      	b.n	8000e3c <__lesf2+0x58>
 8000e4a:	2c00      	cmp	r4, #0
 8000e4c:	d0f6      	beq.n	8000e3c <__lesf2+0x58>
 8000e4e:	e7f8      	b.n	8000e42 <__lesf2+0x5e>
 8000e50:	428b      	cmp	r3, r1
 8000e52:	d1f6      	bne.n	8000e42 <__lesf2+0x5e>
 8000e54:	4282      	cmp	r2, r0
 8000e56:	dcf4      	bgt.n	8000e42 <__lesf2+0x5e>
 8000e58:	dbe6      	blt.n	8000e28 <__lesf2+0x44>
 8000e5a:	42ac      	cmp	r4, r5
 8000e5c:	d8f1      	bhi.n	8000e42 <__lesf2+0x5e>
 8000e5e:	2000      	movs	r0, #0
 8000e60:	42ac      	cmp	r4, r5
 8000e62:	d2eb      	bcs.n	8000e3c <__lesf2+0x58>
 8000e64:	e7e0      	b.n	8000e28 <__lesf2+0x44>
 8000e66:	2000      	movs	r0, #0
 8000e68:	428b      	cmp	r3, r1
 8000e6a:	d1ea      	bne.n	8000e42 <__lesf2+0x5e>
 8000e6c:	e7e6      	b.n	8000e3c <__lesf2+0x58>
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	d1e7      	bne.n	8000e42 <__lesf2+0x5e>
 8000e72:	e7f2      	b.n	8000e5a <__lesf2+0x76>

08000e74 <__aeabi_fmul>:
 8000e74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e76:	464f      	mov	r7, r9
 8000e78:	4646      	mov	r6, r8
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	0044      	lsls	r4, r0, #1
 8000e7e:	b5c0      	push	{r6, r7, lr}
 8000e80:	0246      	lsls	r6, r0, #9
 8000e82:	1c0f      	adds	r7, r1, #0
 8000e84:	0a76      	lsrs	r6, r6, #9
 8000e86:	0e24      	lsrs	r4, r4, #24
 8000e88:	0fc5      	lsrs	r5, r0, #31
 8000e8a:	2c00      	cmp	r4, #0
 8000e8c:	d100      	bne.n	8000e90 <__aeabi_fmul+0x1c>
 8000e8e:	e0da      	b.n	8001046 <__aeabi_fmul+0x1d2>
 8000e90:	2cff      	cmp	r4, #255	@ 0xff
 8000e92:	d074      	beq.n	8000f7e <__aeabi_fmul+0x10a>
 8000e94:	2380      	movs	r3, #128	@ 0x80
 8000e96:	00f6      	lsls	r6, r6, #3
 8000e98:	04db      	lsls	r3, r3, #19
 8000e9a:	431e      	orrs	r6, r3
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	4699      	mov	r9, r3
 8000ea0:	469a      	mov	sl, r3
 8000ea2:	3c7f      	subs	r4, #127	@ 0x7f
 8000ea4:	027b      	lsls	r3, r7, #9
 8000ea6:	0a5b      	lsrs	r3, r3, #9
 8000ea8:	4698      	mov	r8, r3
 8000eaa:	007b      	lsls	r3, r7, #1
 8000eac:	0e1b      	lsrs	r3, r3, #24
 8000eae:	0fff      	lsrs	r7, r7, #31
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d074      	beq.n	8000f9e <__aeabi_fmul+0x12a>
 8000eb4:	2bff      	cmp	r3, #255	@ 0xff
 8000eb6:	d100      	bne.n	8000eba <__aeabi_fmul+0x46>
 8000eb8:	e08e      	b.n	8000fd8 <__aeabi_fmul+0x164>
 8000eba:	4642      	mov	r2, r8
 8000ebc:	2180      	movs	r1, #128	@ 0x80
 8000ebe:	00d2      	lsls	r2, r2, #3
 8000ec0:	04c9      	lsls	r1, r1, #19
 8000ec2:	4311      	orrs	r1, r2
 8000ec4:	3b7f      	subs	r3, #127	@ 0x7f
 8000ec6:	002a      	movs	r2, r5
 8000ec8:	18e4      	adds	r4, r4, r3
 8000eca:	464b      	mov	r3, r9
 8000ecc:	407a      	eors	r2, r7
 8000ece:	4688      	mov	r8, r1
 8000ed0:	b2d2      	uxtb	r2, r2
 8000ed2:	2b0a      	cmp	r3, #10
 8000ed4:	dc75      	bgt.n	8000fc2 <__aeabi_fmul+0x14e>
 8000ed6:	464b      	mov	r3, r9
 8000ed8:	2000      	movs	r0, #0
 8000eda:	2b02      	cmp	r3, #2
 8000edc:	dd0f      	ble.n	8000efe <__aeabi_fmul+0x8a>
 8000ede:	4649      	mov	r1, r9
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	408b      	lsls	r3, r1
 8000ee4:	21a6      	movs	r1, #166	@ 0xa6
 8000ee6:	00c9      	lsls	r1, r1, #3
 8000ee8:	420b      	tst	r3, r1
 8000eea:	d169      	bne.n	8000fc0 <__aeabi_fmul+0x14c>
 8000eec:	2190      	movs	r1, #144	@ 0x90
 8000eee:	0089      	lsls	r1, r1, #2
 8000ef0:	420b      	tst	r3, r1
 8000ef2:	d000      	beq.n	8000ef6 <__aeabi_fmul+0x82>
 8000ef4:	e100      	b.n	80010f8 <__aeabi_fmul+0x284>
 8000ef6:	2188      	movs	r1, #136	@ 0x88
 8000ef8:	4219      	tst	r1, r3
 8000efa:	d000      	beq.n	8000efe <__aeabi_fmul+0x8a>
 8000efc:	e0f5      	b.n	80010ea <__aeabi_fmul+0x276>
 8000efe:	4641      	mov	r1, r8
 8000f00:	0409      	lsls	r1, r1, #16
 8000f02:	0c09      	lsrs	r1, r1, #16
 8000f04:	4643      	mov	r3, r8
 8000f06:	0008      	movs	r0, r1
 8000f08:	0c35      	lsrs	r5, r6, #16
 8000f0a:	0436      	lsls	r6, r6, #16
 8000f0c:	0c1b      	lsrs	r3, r3, #16
 8000f0e:	0c36      	lsrs	r6, r6, #16
 8000f10:	4370      	muls	r0, r6
 8000f12:	4369      	muls	r1, r5
 8000f14:	435e      	muls	r6, r3
 8000f16:	435d      	muls	r5, r3
 8000f18:	1876      	adds	r6, r6, r1
 8000f1a:	0c03      	lsrs	r3, r0, #16
 8000f1c:	199b      	adds	r3, r3, r6
 8000f1e:	4299      	cmp	r1, r3
 8000f20:	d903      	bls.n	8000f2a <__aeabi_fmul+0xb6>
 8000f22:	2180      	movs	r1, #128	@ 0x80
 8000f24:	0249      	lsls	r1, r1, #9
 8000f26:	468c      	mov	ip, r1
 8000f28:	4465      	add	r5, ip
 8000f2a:	0400      	lsls	r0, r0, #16
 8000f2c:	0419      	lsls	r1, r3, #16
 8000f2e:	0c00      	lsrs	r0, r0, #16
 8000f30:	1809      	adds	r1, r1, r0
 8000f32:	018e      	lsls	r6, r1, #6
 8000f34:	1e70      	subs	r0, r6, #1
 8000f36:	4186      	sbcs	r6, r0
 8000f38:	0c1b      	lsrs	r3, r3, #16
 8000f3a:	0e89      	lsrs	r1, r1, #26
 8000f3c:	195b      	adds	r3, r3, r5
 8000f3e:	430e      	orrs	r6, r1
 8000f40:	019b      	lsls	r3, r3, #6
 8000f42:	431e      	orrs	r6, r3
 8000f44:	011b      	lsls	r3, r3, #4
 8000f46:	d46c      	bmi.n	8001022 <__aeabi_fmul+0x1ae>
 8000f48:	0023      	movs	r3, r4
 8000f4a:	337f      	adds	r3, #127	@ 0x7f
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	dc00      	bgt.n	8000f52 <__aeabi_fmul+0xde>
 8000f50:	e0b1      	b.n	80010b6 <__aeabi_fmul+0x242>
 8000f52:	0015      	movs	r5, r2
 8000f54:	0771      	lsls	r1, r6, #29
 8000f56:	d00b      	beq.n	8000f70 <__aeabi_fmul+0xfc>
 8000f58:	200f      	movs	r0, #15
 8000f5a:	0021      	movs	r1, r4
 8000f5c:	4030      	ands	r0, r6
 8000f5e:	2804      	cmp	r0, #4
 8000f60:	d006      	beq.n	8000f70 <__aeabi_fmul+0xfc>
 8000f62:	3604      	adds	r6, #4
 8000f64:	0132      	lsls	r2, r6, #4
 8000f66:	d503      	bpl.n	8000f70 <__aeabi_fmul+0xfc>
 8000f68:	4b6e      	ldr	r3, [pc, #440]	@ (8001124 <__aeabi_fmul+0x2b0>)
 8000f6a:	401e      	ands	r6, r3
 8000f6c:	000b      	movs	r3, r1
 8000f6e:	3380      	adds	r3, #128	@ 0x80
 8000f70:	2bfe      	cmp	r3, #254	@ 0xfe
 8000f72:	dd00      	ble.n	8000f76 <__aeabi_fmul+0x102>
 8000f74:	e0bd      	b.n	80010f2 <__aeabi_fmul+0x27e>
 8000f76:	01b2      	lsls	r2, r6, #6
 8000f78:	0a52      	lsrs	r2, r2, #9
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	e048      	b.n	8001010 <__aeabi_fmul+0x19c>
 8000f7e:	2e00      	cmp	r6, #0
 8000f80:	d000      	beq.n	8000f84 <__aeabi_fmul+0x110>
 8000f82:	e092      	b.n	80010aa <__aeabi_fmul+0x236>
 8000f84:	2308      	movs	r3, #8
 8000f86:	4699      	mov	r9, r3
 8000f88:	3b06      	subs	r3, #6
 8000f8a:	469a      	mov	sl, r3
 8000f8c:	027b      	lsls	r3, r7, #9
 8000f8e:	0a5b      	lsrs	r3, r3, #9
 8000f90:	4698      	mov	r8, r3
 8000f92:	007b      	lsls	r3, r7, #1
 8000f94:	24ff      	movs	r4, #255	@ 0xff
 8000f96:	0e1b      	lsrs	r3, r3, #24
 8000f98:	0fff      	lsrs	r7, r7, #31
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d18a      	bne.n	8000eb4 <__aeabi_fmul+0x40>
 8000f9e:	4642      	mov	r2, r8
 8000fa0:	2a00      	cmp	r2, #0
 8000fa2:	d164      	bne.n	800106e <__aeabi_fmul+0x1fa>
 8000fa4:	4649      	mov	r1, r9
 8000fa6:	3201      	adds	r2, #1
 8000fa8:	4311      	orrs	r1, r2
 8000faa:	4689      	mov	r9, r1
 8000fac:	290a      	cmp	r1, #10
 8000fae:	dc08      	bgt.n	8000fc2 <__aeabi_fmul+0x14e>
 8000fb0:	407d      	eors	r5, r7
 8000fb2:	2001      	movs	r0, #1
 8000fb4:	b2ea      	uxtb	r2, r5
 8000fb6:	2902      	cmp	r1, #2
 8000fb8:	dc91      	bgt.n	8000ede <__aeabi_fmul+0x6a>
 8000fba:	0015      	movs	r5, r2
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	e027      	b.n	8001010 <__aeabi_fmul+0x19c>
 8000fc0:	0015      	movs	r5, r2
 8000fc2:	4653      	mov	r3, sl
 8000fc4:	2b02      	cmp	r3, #2
 8000fc6:	d100      	bne.n	8000fca <__aeabi_fmul+0x156>
 8000fc8:	e093      	b.n	80010f2 <__aeabi_fmul+0x27e>
 8000fca:	2b03      	cmp	r3, #3
 8000fcc:	d01a      	beq.n	8001004 <__aeabi_fmul+0x190>
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d12c      	bne.n	800102c <__aeabi_fmul+0x1b8>
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	e01b      	b.n	8001010 <__aeabi_fmul+0x19c>
 8000fd8:	4643      	mov	r3, r8
 8000fda:	34ff      	adds	r4, #255	@ 0xff
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d055      	beq.n	800108c <__aeabi_fmul+0x218>
 8000fe0:	2103      	movs	r1, #3
 8000fe2:	464b      	mov	r3, r9
 8000fe4:	430b      	orrs	r3, r1
 8000fe6:	0019      	movs	r1, r3
 8000fe8:	2b0a      	cmp	r3, #10
 8000fea:	dc00      	bgt.n	8000fee <__aeabi_fmul+0x17a>
 8000fec:	e092      	b.n	8001114 <__aeabi_fmul+0x2a0>
 8000fee:	2b0f      	cmp	r3, #15
 8000ff0:	d000      	beq.n	8000ff4 <__aeabi_fmul+0x180>
 8000ff2:	e08c      	b.n	800110e <__aeabi_fmul+0x29a>
 8000ff4:	2280      	movs	r2, #128	@ 0x80
 8000ff6:	03d2      	lsls	r2, r2, #15
 8000ff8:	4216      	tst	r6, r2
 8000ffa:	d003      	beq.n	8001004 <__aeabi_fmul+0x190>
 8000ffc:	4643      	mov	r3, r8
 8000ffe:	4213      	tst	r3, r2
 8001000:	d100      	bne.n	8001004 <__aeabi_fmul+0x190>
 8001002:	e07d      	b.n	8001100 <__aeabi_fmul+0x28c>
 8001004:	2280      	movs	r2, #128	@ 0x80
 8001006:	03d2      	lsls	r2, r2, #15
 8001008:	4332      	orrs	r2, r6
 800100a:	0252      	lsls	r2, r2, #9
 800100c:	0a52      	lsrs	r2, r2, #9
 800100e:	23ff      	movs	r3, #255	@ 0xff
 8001010:	05d8      	lsls	r0, r3, #23
 8001012:	07ed      	lsls	r5, r5, #31
 8001014:	4310      	orrs	r0, r2
 8001016:	4328      	orrs	r0, r5
 8001018:	bce0      	pop	{r5, r6, r7}
 800101a:	46ba      	mov	sl, r7
 800101c:	46b1      	mov	r9, r6
 800101e:	46a8      	mov	r8, r5
 8001020:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001022:	2301      	movs	r3, #1
 8001024:	0015      	movs	r5, r2
 8001026:	0871      	lsrs	r1, r6, #1
 8001028:	401e      	ands	r6, r3
 800102a:	430e      	orrs	r6, r1
 800102c:	0023      	movs	r3, r4
 800102e:	3380      	adds	r3, #128	@ 0x80
 8001030:	1c61      	adds	r1, r4, #1
 8001032:	2b00      	cmp	r3, #0
 8001034:	dd41      	ble.n	80010ba <__aeabi_fmul+0x246>
 8001036:	0772      	lsls	r2, r6, #29
 8001038:	d094      	beq.n	8000f64 <__aeabi_fmul+0xf0>
 800103a:	220f      	movs	r2, #15
 800103c:	4032      	ands	r2, r6
 800103e:	2a04      	cmp	r2, #4
 8001040:	d000      	beq.n	8001044 <__aeabi_fmul+0x1d0>
 8001042:	e78e      	b.n	8000f62 <__aeabi_fmul+0xee>
 8001044:	e78e      	b.n	8000f64 <__aeabi_fmul+0xf0>
 8001046:	2e00      	cmp	r6, #0
 8001048:	d105      	bne.n	8001056 <__aeabi_fmul+0x1e2>
 800104a:	2304      	movs	r3, #4
 800104c:	4699      	mov	r9, r3
 800104e:	3b03      	subs	r3, #3
 8001050:	2400      	movs	r4, #0
 8001052:	469a      	mov	sl, r3
 8001054:	e726      	b.n	8000ea4 <__aeabi_fmul+0x30>
 8001056:	0030      	movs	r0, r6
 8001058:	f002 fb7e 	bl	8003758 <__clzsi2>
 800105c:	2476      	movs	r4, #118	@ 0x76
 800105e:	1f43      	subs	r3, r0, #5
 8001060:	409e      	lsls	r6, r3
 8001062:	2300      	movs	r3, #0
 8001064:	4264      	negs	r4, r4
 8001066:	4699      	mov	r9, r3
 8001068:	469a      	mov	sl, r3
 800106a:	1a24      	subs	r4, r4, r0
 800106c:	e71a      	b.n	8000ea4 <__aeabi_fmul+0x30>
 800106e:	4640      	mov	r0, r8
 8001070:	f002 fb72 	bl	8003758 <__clzsi2>
 8001074:	464b      	mov	r3, r9
 8001076:	1a24      	subs	r4, r4, r0
 8001078:	3c76      	subs	r4, #118	@ 0x76
 800107a:	2b0a      	cmp	r3, #10
 800107c:	dca1      	bgt.n	8000fc2 <__aeabi_fmul+0x14e>
 800107e:	4643      	mov	r3, r8
 8001080:	3805      	subs	r0, #5
 8001082:	4083      	lsls	r3, r0
 8001084:	407d      	eors	r5, r7
 8001086:	4698      	mov	r8, r3
 8001088:	b2ea      	uxtb	r2, r5
 800108a:	e724      	b.n	8000ed6 <__aeabi_fmul+0x62>
 800108c:	464a      	mov	r2, r9
 800108e:	3302      	adds	r3, #2
 8001090:	4313      	orrs	r3, r2
 8001092:	002a      	movs	r2, r5
 8001094:	407a      	eors	r2, r7
 8001096:	b2d2      	uxtb	r2, r2
 8001098:	2b0a      	cmp	r3, #10
 800109a:	dc92      	bgt.n	8000fc2 <__aeabi_fmul+0x14e>
 800109c:	4649      	mov	r1, r9
 800109e:	0015      	movs	r5, r2
 80010a0:	2900      	cmp	r1, #0
 80010a2:	d026      	beq.n	80010f2 <__aeabi_fmul+0x27e>
 80010a4:	4699      	mov	r9, r3
 80010a6:	2002      	movs	r0, #2
 80010a8:	e719      	b.n	8000ede <__aeabi_fmul+0x6a>
 80010aa:	230c      	movs	r3, #12
 80010ac:	4699      	mov	r9, r3
 80010ae:	3b09      	subs	r3, #9
 80010b0:	24ff      	movs	r4, #255	@ 0xff
 80010b2:	469a      	mov	sl, r3
 80010b4:	e6f6      	b.n	8000ea4 <__aeabi_fmul+0x30>
 80010b6:	0015      	movs	r5, r2
 80010b8:	0021      	movs	r1, r4
 80010ba:	2201      	movs	r2, #1
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	2b1b      	cmp	r3, #27
 80010c0:	dd00      	ble.n	80010c4 <__aeabi_fmul+0x250>
 80010c2:	e786      	b.n	8000fd2 <__aeabi_fmul+0x15e>
 80010c4:	319e      	adds	r1, #158	@ 0x9e
 80010c6:	0032      	movs	r2, r6
 80010c8:	408e      	lsls	r6, r1
 80010ca:	40da      	lsrs	r2, r3
 80010cc:	1e73      	subs	r3, r6, #1
 80010ce:	419e      	sbcs	r6, r3
 80010d0:	4332      	orrs	r2, r6
 80010d2:	0753      	lsls	r3, r2, #29
 80010d4:	d004      	beq.n	80010e0 <__aeabi_fmul+0x26c>
 80010d6:	230f      	movs	r3, #15
 80010d8:	4013      	ands	r3, r2
 80010da:	2b04      	cmp	r3, #4
 80010dc:	d000      	beq.n	80010e0 <__aeabi_fmul+0x26c>
 80010de:	3204      	adds	r2, #4
 80010e0:	0153      	lsls	r3, r2, #5
 80010e2:	d510      	bpl.n	8001106 <__aeabi_fmul+0x292>
 80010e4:	2301      	movs	r3, #1
 80010e6:	2200      	movs	r2, #0
 80010e8:	e792      	b.n	8001010 <__aeabi_fmul+0x19c>
 80010ea:	003d      	movs	r5, r7
 80010ec:	4646      	mov	r6, r8
 80010ee:	4682      	mov	sl, r0
 80010f0:	e767      	b.n	8000fc2 <__aeabi_fmul+0x14e>
 80010f2:	23ff      	movs	r3, #255	@ 0xff
 80010f4:	2200      	movs	r2, #0
 80010f6:	e78b      	b.n	8001010 <__aeabi_fmul+0x19c>
 80010f8:	2280      	movs	r2, #128	@ 0x80
 80010fa:	2500      	movs	r5, #0
 80010fc:	03d2      	lsls	r2, r2, #15
 80010fe:	e786      	b.n	800100e <__aeabi_fmul+0x19a>
 8001100:	003d      	movs	r5, r7
 8001102:	431a      	orrs	r2, r3
 8001104:	e783      	b.n	800100e <__aeabi_fmul+0x19a>
 8001106:	0192      	lsls	r2, r2, #6
 8001108:	2300      	movs	r3, #0
 800110a:	0a52      	lsrs	r2, r2, #9
 800110c:	e780      	b.n	8001010 <__aeabi_fmul+0x19c>
 800110e:	003d      	movs	r5, r7
 8001110:	4646      	mov	r6, r8
 8001112:	e777      	b.n	8001004 <__aeabi_fmul+0x190>
 8001114:	002a      	movs	r2, r5
 8001116:	2301      	movs	r3, #1
 8001118:	407a      	eors	r2, r7
 800111a:	408b      	lsls	r3, r1
 800111c:	2003      	movs	r0, #3
 800111e:	b2d2      	uxtb	r2, r2
 8001120:	e6e9      	b.n	8000ef6 <__aeabi_fmul+0x82>
 8001122:	46c0      	nop			@ (mov r8, r8)
 8001124:	f7ffffff 	.word	0xf7ffffff

08001128 <__aeabi_fsub>:
 8001128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800112a:	4647      	mov	r7, r8
 800112c:	46ce      	mov	lr, r9
 800112e:	0243      	lsls	r3, r0, #9
 8001130:	b580      	push	{r7, lr}
 8001132:	0a5f      	lsrs	r7, r3, #9
 8001134:	099b      	lsrs	r3, r3, #6
 8001136:	0045      	lsls	r5, r0, #1
 8001138:	004a      	lsls	r2, r1, #1
 800113a:	469c      	mov	ip, r3
 800113c:	024b      	lsls	r3, r1, #9
 800113e:	0fc4      	lsrs	r4, r0, #31
 8001140:	0fce      	lsrs	r6, r1, #31
 8001142:	0e2d      	lsrs	r5, r5, #24
 8001144:	0a58      	lsrs	r0, r3, #9
 8001146:	0e12      	lsrs	r2, r2, #24
 8001148:	0999      	lsrs	r1, r3, #6
 800114a:	2aff      	cmp	r2, #255	@ 0xff
 800114c:	d06b      	beq.n	8001226 <__aeabi_fsub+0xfe>
 800114e:	2301      	movs	r3, #1
 8001150:	405e      	eors	r6, r3
 8001152:	1aab      	subs	r3, r5, r2
 8001154:	42b4      	cmp	r4, r6
 8001156:	d04b      	beq.n	80011f0 <__aeabi_fsub+0xc8>
 8001158:	2b00      	cmp	r3, #0
 800115a:	dc00      	bgt.n	800115e <__aeabi_fsub+0x36>
 800115c:	e0ff      	b.n	800135e <__aeabi_fsub+0x236>
 800115e:	2a00      	cmp	r2, #0
 8001160:	d100      	bne.n	8001164 <__aeabi_fsub+0x3c>
 8001162:	e088      	b.n	8001276 <__aeabi_fsub+0x14e>
 8001164:	2dff      	cmp	r5, #255	@ 0xff
 8001166:	d100      	bne.n	800116a <__aeabi_fsub+0x42>
 8001168:	e0ef      	b.n	800134a <__aeabi_fsub+0x222>
 800116a:	2280      	movs	r2, #128	@ 0x80
 800116c:	04d2      	lsls	r2, r2, #19
 800116e:	4311      	orrs	r1, r2
 8001170:	2001      	movs	r0, #1
 8001172:	2b1b      	cmp	r3, #27
 8001174:	dc08      	bgt.n	8001188 <__aeabi_fsub+0x60>
 8001176:	0008      	movs	r0, r1
 8001178:	2220      	movs	r2, #32
 800117a:	40d8      	lsrs	r0, r3
 800117c:	1ad3      	subs	r3, r2, r3
 800117e:	4099      	lsls	r1, r3
 8001180:	000b      	movs	r3, r1
 8001182:	1e5a      	subs	r2, r3, #1
 8001184:	4193      	sbcs	r3, r2
 8001186:	4318      	orrs	r0, r3
 8001188:	4663      	mov	r3, ip
 800118a:	1a1b      	subs	r3, r3, r0
 800118c:	469c      	mov	ip, r3
 800118e:	4663      	mov	r3, ip
 8001190:	015b      	lsls	r3, r3, #5
 8001192:	d400      	bmi.n	8001196 <__aeabi_fsub+0x6e>
 8001194:	e0cd      	b.n	8001332 <__aeabi_fsub+0x20a>
 8001196:	4663      	mov	r3, ip
 8001198:	019f      	lsls	r7, r3, #6
 800119a:	09bf      	lsrs	r7, r7, #6
 800119c:	0038      	movs	r0, r7
 800119e:	f002 fadb 	bl	8003758 <__clzsi2>
 80011a2:	003b      	movs	r3, r7
 80011a4:	3805      	subs	r0, #5
 80011a6:	4083      	lsls	r3, r0
 80011a8:	4285      	cmp	r5, r0
 80011aa:	dc00      	bgt.n	80011ae <__aeabi_fsub+0x86>
 80011ac:	e0a2      	b.n	80012f4 <__aeabi_fsub+0x1cc>
 80011ae:	4ab7      	ldr	r2, [pc, #732]	@ (800148c <__aeabi_fsub+0x364>)
 80011b0:	1a2d      	subs	r5, r5, r0
 80011b2:	401a      	ands	r2, r3
 80011b4:	4694      	mov	ip, r2
 80011b6:	075a      	lsls	r2, r3, #29
 80011b8:	d100      	bne.n	80011bc <__aeabi_fsub+0x94>
 80011ba:	e0c3      	b.n	8001344 <__aeabi_fsub+0x21c>
 80011bc:	220f      	movs	r2, #15
 80011be:	4013      	ands	r3, r2
 80011c0:	2b04      	cmp	r3, #4
 80011c2:	d100      	bne.n	80011c6 <__aeabi_fsub+0x9e>
 80011c4:	e0be      	b.n	8001344 <__aeabi_fsub+0x21c>
 80011c6:	2304      	movs	r3, #4
 80011c8:	4698      	mov	r8, r3
 80011ca:	44c4      	add	ip, r8
 80011cc:	4663      	mov	r3, ip
 80011ce:	015b      	lsls	r3, r3, #5
 80011d0:	d400      	bmi.n	80011d4 <__aeabi_fsub+0xac>
 80011d2:	e0b7      	b.n	8001344 <__aeabi_fsub+0x21c>
 80011d4:	1c68      	adds	r0, r5, #1
 80011d6:	2dfe      	cmp	r5, #254	@ 0xfe
 80011d8:	d000      	beq.n	80011dc <__aeabi_fsub+0xb4>
 80011da:	e0a5      	b.n	8001328 <__aeabi_fsub+0x200>
 80011dc:	20ff      	movs	r0, #255	@ 0xff
 80011de:	2200      	movs	r2, #0
 80011e0:	05c0      	lsls	r0, r0, #23
 80011e2:	4310      	orrs	r0, r2
 80011e4:	07e4      	lsls	r4, r4, #31
 80011e6:	4320      	orrs	r0, r4
 80011e8:	bcc0      	pop	{r6, r7}
 80011ea:	46b9      	mov	r9, r7
 80011ec:	46b0      	mov	r8, r6
 80011ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	dc00      	bgt.n	80011f6 <__aeabi_fsub+0xce>
 80011f4:	e1eb      	b.n	80015ce <__aeabi_fsub+0x4a6>
 80011f6:	2a00      	cmp	r2, #0
 80011f8:	d046      	beq.n	8001288 <__aeabi_fsub+0x160>
 80011fa:	2dff      	cmp	r5, #255	@ 0xff
 80011fc:	d100      	bne.n	8001200 <__aeabi_fsub+0xd8>
 80011fe:	e0a4      	b.n	800134a <__aeabi_fsub+0x222>
 8001200:	2280      	movs	r2, #128	@ 0x80
 8001202:	04d2      	lsls	r2, r2, #19
 8001204:	4311      	orrs	r1, r2
 8001206:	2b1b      	cmp	r3, #27
 8001208:	dc00      	bgt.n	800120c <__aeabi_fsub+0xe4>
 800120a:	e0fb      	b.n	8001404 <__aeabi_fsub+0x2dc>
 800120c:	2305      	movs	r3, #5
 800120e:	4698      	mov	r8, r3
 8001210:	002b      	movs	r3, r5
 8001212:	44c4      	add	ip, r8
 8001214:	4662      	mov	r2, ip
 8001216:	08d7      	lsrs	r7, r2, #3
 8001218:	2bff      	cmp	r3, #255	@ 0xff
 800121a:	d100      	bne.n	800121e <__aeabi_fsub+0xf6>
 800121c:	e095      	b.n	800134a <__aeabi_fsub+0x222>
 800121e:	027a      	lsls	r2, r7, #9
 8001220:	0a52      	lsrs	r2, r2, #9
 8001222:	b2d8      	uxtb	r0, r3
 8001224:	e7dc      	b.n	80011e0 <__aeabi_fsub+0xb8>
 8001226:	002b      	movs	r3, r5
 8001228:	3bff      	subs	r3, #255	@ 0xff
 800122a:	4699      	mov	r9, r3
 800122c:	2900      	cmp	r1, #0
 800122e:	d118      	bne.n	8001262 <__aeabi_fsub+0x13a>
 8001230:	2301      	movs	r3, #1
 8001232:	405e      	eors	r6, r3
 8001234:	42b4      	cmp	r4, r6
 8001236:	d100      	bne.n	800123a <__aeabi_fsub+0x112>
 8001238:	e0ca      	b.n	80013d0 <__aeabi_fsub+0x2a8>
 800123a:	464b      	mov	r3, r9
 800123c:	2b00      	cmp	r3, #0
 800123e:	d02d      	beq.n	800129c <__aeabi_fsub+0x174>
 8001240:	2d00      	cmp	r5, #0
 8001242:	d000      	beq.n	8001246 <__aeabi_fsub+0x11e>
 8001244:	e13c      	b.n	80014c0 <__aeabi_fsub+0x398>
 8001246:	23ff      	movs	r3, #255	@ 0xff
 8001248:	4664      	mov	r4, ip
 800124a:	2c00      	cmp	r4, #0
 800124c:	d100      	bne.n	8001250 <__aeabi_fsub+0x128>
 800124e:	e15f      	b.n	8001510 <__aeabi_fsub+0x3e8>
 8001250:	1e5d      	subs	r5, r3, #1
 8001252:	2b01      	cmp	r3, #1
 8001254:	d100      	bne.n	8001258 <__aeabi_fsub+0x130>
 8001256:	e174      	b.n	8001542 <__aeabi_fsub+0x41a>
 8001258:	0034      	movs	r4, r6
 800125a:	2bff      	cmp	r3, #255	@ 0xff
 800125c:	d074      	beq.n	8001348 <__aeabi_fsub+0x220>
 800125e:	002b      	movs	r3, r5
 8001260:	e103      	b.n	800146a <__aeabi_fsub+0x342>
 8001262:	42b4      	cmp	r4, r6
 8001264:	d100      	bne.n	8001268 <__aeabi_fsub+0x140>
 8001266:	e09c      	b.n	80013a2 <__aeabi_fsub+0x27a>
 8001268:	2b00      	cmp	r3, #0
 800126a:	d017      	beq.n	800129c <__aeabi_fsub+0x174>
 800126c:	2d00      	cmp	r5, #0
 800126e:	d0ea      	beq.n	8001246 <__aeabi_fsub+0x11e>
 8001270:	0007      	movs	r7, r0
 8001272:	0034      	movs	r4, r6
 8001274:	e06c      	b.n	8001350 <__aeabi_fsub+0x228>
 8001276:	2900      	cmp	r1, #0
 8001278:	d0cc      	beq.n	8001214 <__aeabi_fsub+0xec>
 800127a:	1e5a      	subs	r2, r3, #1
 800127c:	2b01      	cmp	r3, #1
 800127e:	d02b      	beq.n	80012d8 <__aeabi_fsub+0x1b0>
 8001280:	2bff      	cmp	r3, #255	@ 0xff
 8001282:	d062      	beq.n	800134a <__aeabi_fsub+0x222>
 8001284:	0013      	movs	r3, r2
 8001286:	e773      	b.n	8001170 <__aeabi_fsub+0x48>
 8001288:	2900      	cmp	r1, #0
 800128a:	d0c3      	beq.n	8001214 <__aeabi_fsub+0xec>
 800128c:	1e5a      	subs	r2, r3, #1
 800128e:	2b01      	cmp	r3, #1
 8001290:	d100      	bne.n	8001294 <__aeabi_fsub+0x16c>
 8001292:	e11e      	b.n	80014d2 <__aeabi_fsub+0x3aa>
 8001294:	2bff      	cmp	r3, #255	@ 0xff
 8001296:	d058      	beq.n	800134a <__aeabi_fsub+0x222>
 8001298:	0013      	movs	r3, r2
 800129a:	e7b4      	b.n	8001206 <__aeabi_fsub+0xde>
 800129c:	22fe      	movs	r2, #254	@ 0xfe
 800129e:	1c6b      	adds	r3, r5, #1
 80012a0:	421a      	tst	r2, r3
 80012a2:	d10d      	bne.n	80012c0 <__aeabi_fsub+0x198>
 80012a4:	2d00      	cmp	r5, #0
 80012a6:	d060      	beq.n	800136a <__aeabi_fsub+0x242>
 80012a8:	4663      	mov	r3, ip
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d000      	beq.n	80012b0 <__aeabi_fsub+0x188>
 80012ae:	e120      	b.n	80014f2 <__aeabi_fsub+0x3ca>
 80012b0:	2900      	cmp	r1, #0
 80012b2:	d000      	beq.n	80012b6 <__aeabi_fsub+0x18e>
 80012b4:	e128      	b.n	8001508 <__aeabi_fsub+0x3e0>
 80012b6:	2280      	movs	r2, #128	@ 0x80
 80012b8:	2400      	movs	r4, #0
 80012ba:	20ff      	movs	r0, #255	@ 0xff
 80012bc:	03d2      	lsls	r2, r2, #15
 80012be:	e78f      	b.n	80011e0 <__aeabi_fsub+0xb8>
 80012c0:	4663      	mov	r3, ip
 80012c2:	1a5f      	subs	r7, r3, r1
 80012c4:	017b      	lsls	r3, r7, #5
 80012c6:	d500      	bpl.n	80012ca <__aeabi_fsub+0x1a2>
 80012c8:	e0fe      	b.n	80014c8 <__aeabi_fsub+0x3a0>
 80012ca:	2f00      	cmp	r7, #0
 80012cc:	d000      	beq.n	80012d0 <__aeabi_fsub+0x1a8>
 80012ce:	e765      	b.n	800119c <__aeabi_fsub+0x74>
 80012d0:	2400      	movs	r4, #0
 80012d2:	2000      	movs	r0, #0
 80012d4:	2200      	movs	r2, #0
 80012d6:	e783      	b.n	80011e0 <__aeabi_fsub+0xb8>
 80012d8:	4663      	mov	r3, ip
 80012da:	1a59      	subs	r1, r3, r1
 80012dc:	014b      	lsls	r3, r1, #5
 80012de:	d400      	bmi.n	80012e2 <__aeabi_fsub+0x1ba>
 80012e0:	e119      	b.n	8001516 <__aeabi_fsub+0x3ee>
 80012e2:	018f      	lsls	r7, r1, #6
 80012e4:	09bf      	lsrs	r7, r7, #6
 80012e6:	0038      	movs	r0, r7
 80012e8:	f002 fa36 	bl	8003758 <__clzsi2>
 80012ec:	003b      	movs	r3, r7
 80012ee:	3805      	subs	r0, #5
 80012f0:	4083      	lsls	r3, r0
 80012f2:	2501      	movs	r5, #1
 80012f4:	2220      	movs	r2, #32
 80012f6:	1b40      	subs	r0, r0, r5
 80012f8:	3001      	adds	r0, #1
 80012fa:	1a12      	subs	r2, r2, r0
 80012fc:	0019      	movs	r1, r3
 80012fe:	4093      	lsls	r3, r2
 8001300:	40c1      	lsrs	r1, r0
 8001302:	1e5a      	subs	r2, r3, #1
 8001304:	4193      	sbcs	r3, r2
 8001306:	4319      	orrs	r1, r3
 8001308:	468c      	mov	ip, r1
 800130a:	1e0b      	subs	r3, r1, #0
 800130c:	d0e1      	beq.n	80012d2 <__aeabi_fsub+0x1aa>
 800130e:	075b      	lsls	r3, r3, #29
 8001310:	d100      	bne.n	8001314 <__aeabi_fsub+0x1ec>
 8001312:	e152      	b.n	80015ba <__aeabi_fsub+0x492>
 8001314:	230f      	movs	r3, #15
 8001316:	2500      	movs	r5, #0
 8001318:	400b      	ands	r3, r1
 800131a:	2b04      	cmp	r3, #4
 800131c:	d000      	beq.n	8001320 <__aeabi_fsub+0x1f8>
 800131e:	e752      	b.n	80011c6 <__aeabi_fsub+0x9e>
 8001320:	2001      	movs	r0, #1
 8001322:	014a      	lsls	r2, r1, #5
 8001324:	d400      	bmi.n	8001328 <__aeabi_fsub+0x200>
 8001326:	e092      	b.n	800144e <__aeabi_fsub+0x326>
 8001328:	b2c0      	uxtb	r0, r0
 800132a:	4663      	mov	r3, ip
 800132c:	019a      	lsls	r2, r3, #6
 800132e:	0a52      	lsrs	r2, r2, #9
 8001330:	e756      	b.n	80011e0 <__aeabi_fsub+0xb8>
 8001332:	4663      	mov	r3, ip
 8001334:	075b      	lsls	r3, r3, #29
 8001336:	d005      	beq.n	8001344 <__aeabi_fsub+0x21c>
 8001338:	230f      	movs	r3, #15
 800133a:	4662      	mov	r2, ip
 800133c:	4013      	ands	r3, r2
 800133e:	2b04      	cmp	r3, #4
 8001340:	d000      	beq.n	8001344 <__aeabi_fsub+0x21c>
 8001342:	e740      	b.n	80011c6 <__aeabi_fsub+0x9e>
 8001344:	002b      	movs	r3, r5
 8001346:	e765      	b.n	8001214 <__aeabi_fsub+0xec>
 8001348:	0007      	movs	r7, r0
 800134a:	2f00      	cmp	r7, #0
 800134c:	d100      	bne.n	8001350 <__aeabi_fsub+0x228>
 800134e:	e745      	b.n	80011dc <__aeabi_fsub+0xb4>
 8001350:	2280      	movs	r2, #128	@ 0x80
 8001352:	03d2      	lsls	r2, r2, #15
 8001354:	433a      	orrs	r2, r7
 8001356:	0252      	lsls	r2, r2, #9
 8001358:	20ff      	movs	r0, #255	@ 0xff
 800135a:	0a52      	lsrs	r2, r2, #9
 800135c:	e740      	b.n	80011e0 <__aeabi_fsub+0xb8>
 800135e:	2b00      	cmp	r3, #0
 8001360:	d179      	bne.n	8001456 <__aeabi_fsub+0x32e>
 8001362:	22fe      	movs	r2, #254	@ 0xfe
 8001364:	1c6b      	adds	r3, r5, #1
 8001366:	421a      	tst	r2, r3
 8001368:	d1aa      	bne.n	80012c0 <__aeabi_fsub+0x198>
 800136a:	4663      	mov	r3, ip
 800136c:	2b00      	cmp	r3, #0
 800136e:	d100      	bne.n	8001372 <__aeabi_fsub+0x24a>
 8001370:	e0f5      	b.n	800155e <__aeabi_fsub+0x436>
 8001372:	2900      	cmp	r1, #0
 8001374:	d100      	bne.n	8001378 <__aeabi_fsub+0x250>
 8001376:	e0d1      	b.n	800151c <__aeabi_fsub+0x3f4>
 8001378:	1a5f      	subs	r7, r3, r1
 800137a:	2380      	movs	r3, #128	@ 0x80
 800137c:	04db      	lsls	r3, r3, #19
 800137e:	421f      	tst	r7, r3
 8001380:	d100      	bne.n	8001384 <__aeabi_fsub+0x25c>
 8001382:	e10e      	b.n	80015a2 <__aeabi_fsub+0x47a>
 8001384:	4662      	mov	r2, ip
 8001386:	2401      	movs	r4, #1
 8001388:	1a8a      	subs	r2, r1, r2
 800138a:	4694      	mov	ip, r2
 800138c:	2000      	movs	r0, #0
 800138e:	4034      	ands	r4, r6
 8001390:	2a00      	cmp	r2, #0
 8001392:	d100      	bne.n	8001396 <__aeabi_fsub+0x26e>
 8001394:	e724      	b.n	80011e0 <__aeabi_fsub+0xb8>
 8001396:	2001      	movs	r0, #1
 8001398:	421a      	tst	r2, r3
 800139a:	d1c6      	bne.n	800132a <__aeabi_fsub+0x202>
 800139c:	2300      	movs	r3, #0
 800139e:	08d7      	lsrs	r7, r2, #3
 80013a0:	e73d      	b.n	800121e <__aeabi_fsub+0xf6>
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d017      	beq.n	80013d6 <__aeabi_fsub+0x2ae>
 80013a6:	2d00      	cmp	r5, #0
 80013a8:	d000      	beq.n	80013ac <__aeabi_fsub+0x284>
 80013aa:	e0af      	b.n	800150c <__aeabi_fsub+0x3e4>
 80013ac:	23ff      	movs	r3, #255	@ 0xff
 80013ae:	4665      	mov	r5, ip
 80013b0:	2d00      	cmp	r5, #0
 80013b2:	d100      	bne.n	80013b6 <__aeabi_fsub+0x28e>
 80013b4:	e0ad      	b.n	8001512 <__aeabi_fsub+0x3ea>
 80013b6:	1e5e      	subs	r6, r3, #1
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	d100      	bne.n	80013be <__aeabi_fsub+0x296>
 80013bc:	e089      	b.n	80014d2 <__aeabi_fsub+0x3aa>
 80013be:	2bff      	cmp	r3, #255	@ 0xff
 80013c0:	d0c2      	beq.n	8001348 <__aeabi_fsub+0x220>
 80013c2:	2e1b      	cmp	r6, #27
 80013c4:	dc00      	bgt.n	80013c8 <__aeabi_fsub+0x2a0>
 80013c6:	e0ab      	b.n	8001520 <__aeabi_fsub+0x3f8>
 80013c8:	1d4b      	adds	r3, r1, #5
 80013ca:	469c      	mov	ip, r3
 80013cc:	0013      	movs	r3, r2
 80013ce:	e721      	b.n	8001214 <__aeabi_fsub+0xec>
 80013d0:	464b      	mov	r3, r9
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d170      	bne.n	80014b8 <__aeabi_fsub+0x390>
 80013d6:	22fe      	movs	r2, #254	@ 0xfe
 80013d8:	1c6b      	adds	r3, r5, #1
 80013da:	421a      	tst	r2, r3
 80013dc:	d15e      	bne.n	800149c <__aeabi_fsub+0x374>
 80013de:	2d00      	cmp	r5, #0
 80013e0:	d000      	beq.n	80013e4 <__aeabi_fsub+0x2bc>
 80013e2:	e0c3      	b.n	800156c <__aeabi_fsub+0x444>
 80013e4:	4663      	mov	r3, ip
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d100      	bne.n	80013ec <__aeabi_fsub+0x2c4>
 80013ea:	e0d0      	b.n	800158e <__aeabi_fsub+0x466>
 80013ec:	2900      	cmp	r1, #0
 80013ee:	d100      	bne.n	80013f2 <__aeabi_fsub+0x2ca>
 80013f0:	e094      	b.n	800151c <__aeabi_fsub+0x3f4>
 80013f2:	000a      	movs	r2, r1
 80013f4:	4462      	add	r2, ip
 80013f6:	0153      	lsls	r3, r2, #5
 80013f8:	d400      	bmi.n	80013fc <__aeabi_fsub+0x2d4>
 80013fa:	e0d8      	b.n	80015ae <__aeabi_fsub+0x486>
 80013fc:	0192      	lsls	r2, r2, #6
 80013fe:	2001      	movs	r0, #1
 8001400:	0a52      	lsrs	r2, r2, #9
 8001402:	e6ed      	b.n	80011e0 <__aeabi_fsub+0xb8>
 8001404:	0008      	movs	r0, r1
 8001406:	2220      	movs	r2, #32
 8001408:	40d8      	lsrs	r0, r3
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	4099      	lsls	r1, r3
 800140e:	000b      	movs	r3, r1
 8001410:	1e5a      	subs	r2, r3, #1
 8001412:	4193      	sbcs	r3, r2
 8001414:	4303      	orrs	r3, r0
 8001416:	449c      	add	ip, r3
 8001418:	4663      	mov	r3, ip
 800141a:	015b      	lsls	r3, r3, #5
 800141c:	d589      	bpl.n	8001332 <__aeabi_fsub+0x20a>
 800141e:	3501      	adds	r5, #1
 8001420:	2dff      	cmp	r5, #255	@ 0xff
 8001422:	d100      	bne.n	8001426 <__aeabi_fsub+0x2fe>
 8001424:	e6da      	b.n	80011dc <__aeabi_fsub+0xb4>
 8001426:	4662      	mov	r2, ip
 8001428:	2301      	movs	r3, #1
 800142a:	4919      	ldr	r1, [pc, #100]	@ (8001490 <__aeabi_fsub+0x368>)
 800142c:	4013      	ands	r3, r2
 800142e:	0852      	lsrs	r2, r2, #1
 8001430:	400a      	ands	r2, r1
 8001432:	431a      	orrs	r2, r3
 8001434:	0013      	movs	r3, r2
 8001436:	4694      	mov	ip, r2
 8001438:	075b      	lsls	r3, r3, #29
 800143a:	d004      	beq.n	8001446 <__aeabi_fsub+0x31e>
 800143c:	230f      	movs	r3, #15
 800143e:	4013      	ands	r3, r2
 8001440:	2b04      	cmp	r3, #4
 8001442:	d000      	beq.n	8001446 <__aeabi_fsub+0x31e>
 8001444:	e6bf      	b.n	80011c6 <__aeabi_fsub+0x9e>
 8001446:	4663      	mov	r3, ip
 8001448:	015b      	lsls	r3, r3, #5
 800144a:	d500      	bpl.n	800144e <__aeabi_fsub+0x326>
 800144c:	e6c2      	b.n	80011d4 <__aeabi_fsub+0xac>
 800144e:	4663      	mov	r3, ip
 8001450:	08df      	lsrs	r7, r3, #3
 8001452:	002b      	movs	r3, r5
 8001454:	e6e3      	b.n	800121e <__aeabi_fsub+0xf6>
 8001456:	1b53      	subs	r3, r2, r5
 8001458:	2d00      	cmp	r5, #0
 800145a:	d100      	bne.n	800145e <__aeabi_fsub+0x336>
 800145c:	e6f4      	b.n	8001248 <__aeabi_fsub+0x120>
 800145e:	2080      	movs	r0, #128	@ 0x80
 8001460:	4664      	mov	r4, ip
 8001462:	04c0      	lsls	r0, r0, #19
 8001464:	4304      	orrs	r4, r0
 8001466:	46a4      	mov	ip, r4
 8001468:	0034      	movs	r4, r6
 800146a:	2001      	movs	r0, #1
 800146c:	2b1b      	cmp	r3, #27
 800146e:	dc09      	bgt.n	8001484 <__aeabi_fsub+0x35c>
 8001470:	2520      	movs	r5, #32
 8001472:	4660      	mov	r0, ip
 8001474:	40d8      	lsrs	r0, r3
 8001476:	1aeb      	subs	r3, r5, r3
 8001478:	4665      	mov	r5, ip
 800147a:	409d      	lsls	r5, r3
 800147c:	002b      	movs	r3, r5
 800147e:	1e5d      	subs	r5, r3, #1
 8001480:	41ab      	sbcs	r3, r5
 8001482:	4318      	orrs	r0, r3
 8001484:	1a0b      	subs	r3, r1, r0
 8001486:	469c      	mov	ip, r3
 8001488:	0015      	movs	r5, r2
 800148a:	e680      	b.n	800118e <__aeabi_fsub+0x66>
 800148c:	fbffffff 	.word	0xfbffffff
 8001490:	7dffffff 	.word	0x7dffffff
 8001494:	22fe      	movs	r2, #254	@ 0xfe
 8001496:	1c6b      	adds	r3, r5, #1
 8001498:	4213      	tst	r3, r2
 800149a:	d0a3      	beq.n	80013e4 <__aeabi_fsub+0x2bc>
 800149c:	2bff      	cmp	r3, #255	@ 0xff
 800149e:	d100      	bne.n	80014a2 <__aeabi_fsub+0x37a>
 80014a0:	e69c      	b.n	80011dc <__aeabi_fsub+0xb4>
 80014a2:	4461      	add	r1, ip
 80014a4:	0849      	lsrs	r1, r1, #1
 80014a6:	074a      	lsls	r2, r1, #29
 80014a8:	d049      	beq.n	800153e <__aeabi_fsub+0x416>
 80014aa:	220f      	movs	r2, #15
 80014ac:	400a      	ands	r2, r1
 80014ae:	2a04      	cmp	r2, #4
 80014b0:	d045      	beq.n	800153e <__aeabi_fsub+0x416>
 80014b2:	1d0a      	adds	r2, r1, #4
 80014b4:	4694      	mov	ip, r2
 80014b6:	e6ad      	b.n	8001214 <__aeabi_fsub+0xec>
 80014b8:	2d00      	cmp	r5, #0
 80014ba:	d100      	bne.n	80014be <__aeabi_fsub+0x396>
 80014bc:	e776      	b.n	80013ac <__aeabi_fsub+0x284>
 80014be:	e68d      	b.n	80011dc <__aeabi_fsub+0xb4>
 80014c0:	0034      	movs	r4, r6
 80014c2:	20ff      	movs	r0, #255	@ 0xff
 80014c4:	2200      	movs	r2, #0
 80014c6:	e68b      	b.n	80011e0 <__aeabi_fsub+0xb8>
 80014c8:	4663      	mov	r3, ip
 80014ca:	2401      	movs	r4, #1
 80014cc:	1acf      	subs	r7, r1, r3
 80014ce:	4034      	ands	r4, r6
 80014d0:	e664      	b.n	800119c <__aeabi_fsub+0x74>
 80014d2:	4461      	add	r1, ip
 80014d4:	014b      	lsls	r3, r1, #5
 80014d6:	d56d      	bpl.n	80015b4 <__aeabi_fsub+0x48c>
 80014d8:	0848      	lsrs	r0, r1, #1
 80014da:	4944      	ldr	r1, [pc, #272]	@ (80015ec <__aeabi_fsub+0x4c4>)
 80014dc:	4001      	ands	r1, r0
 80014de:	0743      	lsls	r3, r0, #29
 80014e0:	d02c      	beq.n	800153c <__aeabi_fsub+0x414>
 80014e2:	230f      	movs	r3, #15
 80014e4:	4003      	ands	r3, r0
 80014e6:	2b04      	cmp	r3, #4
 80014e8:	d028      	beq.n	800153c <__aeabi_fsub+0x414>
 80014ea:	1d0b      	adds	r3, r1, #4
 80014ec:	469c      	mov	ip, r3
 80014ee:	2302      	movs	r3, #2
 80014f0:	e690      	b.n	8001214 <__aeabi_fsub+0xec>
 80014f2:	2900      	cmp	r1, #0
 80014f4:	d100      	bne.n	80014f8 <__aeabi_fsub+0x3d0>
 80014f6:	e72b      	b.n	8001350 <__aeabi_fsub+0x228>
 80014f8:	2380      	movs	r3, #128	@ 0x80
 80014fa:	03db      	lsls	r3, r3, #15
 80014fc:	429f      	cmp	r7, r3
 80014fe:	d200      	bcs.n	8001502 <__aeabi_fsub+0x3da>
 8001500:	e726      	b.n	8001350 <__aeabi_fsub+0x228>
 8001502:	4298      	cmp	r0, r3
 8001504:	d300      	bcc.n	8001508 <__aeabi_fsub+0x3e0>
 8001506:	e723      	b.n	8001350 <__aeabi_fsub+0x228>
 8001508:	2401      	movs	r4, #1
 800150a:	4034      	ands	r4, r6
 800150c:	0007      	movs	r7, r0
 800150e:	e71f      	b.n	8001350 <__aeabi_fsub+0x228>
 8001510:	0034      	movs	r4, r6
 8001512:	468c      	mov	ip, r1
 8001514:	e67e      	b.n	8001214 <__aeabi_fsub+0xec>
 8001516:	2301      	movs	r3, #1
 8001518:	08cf      	lsrs	r7, r1, #3
 800151a:	e680      	b.n	800121e <__aeabi_fsub+0xf6>
 800151c:	2300      	movs	r3, #0
 800151e:	e67e      	b.n	800121e <__aeabi_fsub+0xf6>
 8001520:	2020      	movs	r0, #32
 8001522:	4665      	mov	r5, ip
 8001524:	1b80      	subs	r0, r0, r6
 8001526:	4085      	lsls	r5, r0
 8001528:	4663      	mov	r3, ip
 800152a:	0028      	movs	r0, r5
 800152c:	40f3      	lsrs	r3, r6
 800152e:	1e45      	subs	r5, r0, #1
 8001530:	41a8      	sbcs	r0, r5
 8001532:	4303      	orrs	r3, r0
 8001534:	469c      	mov	ip, r3
 8001536:	0015      	movs	r5, r2
 8001538:	448c      	add	ip, r1
 800153a:	e76d      	b.n	8001418 <__aeabi_fsub+0x2f0>
 800153c:	2302      	movs	r3, #2
 800153e:	08cf      	lsrs	r7, r1, #3
 8001540:	e66d      	b.n	800121e <__aeabi_fsub+0xf6>
 8001542:	1b0f      	subs	r7, r1, r4
 8001544:	017b      	lsls	r3, r7, #5
 8001546:	d528      	bpl.n	800159a <__aeabi_fsub+0x472>
 8001548:	01bf      	lsls	r7, r7, #6
 800154a:	09bf      	lsrs	r7, r7, #6
 800154c:	0038      	movs	r0, r7
 800154e:	f002 f903 	bl	8003758 <__clzsi2>
 8001552:	003b      	movs	r3, r7
 8001554:	3805      	subs	r0, #5
 8001556:	4083      	lsls	r3, r0
 8001558:	0034      	movs	r4, r6
 800155a:	2501      	movs	r5, #1
 800155c:	e6ca      	b.n	80012f4 <__aeabi_fsub+0x1cc>
 800155e:	2900      	cmp	r1, #0
 8001560:	d100      	bne.n	8001564 <__aeabi_fsub+0x43c>
 8001562:	e6b5      	b.n	80012d0 <__aeabi_fsub+0x1a8>
 8001564:	2401      	movs	r4, #1
 8001566:	0007      	movs	r7, r0
 8001568:	4034      	ands	r4, r6
 800156a:	e658      	b.n	800121e <__aeabi_fsub+0xf6>
 800156c:	4663      	mov	r3, ip
 800156e:	2b00      	cmp	r3, #0
 8001570:	d100      	bne.n	8001574 <__aeabi_fsub+0x44c>
 8001572:	e6e9      	b.n	8001348 <__aeabi_fsub+0x220>
 8001574:	2900      	cmp	r1, #0
 8001576:	d100      	bne.n	800157a <__aeabi_fsub+0x452>
 8001578:	e6ea      	b.n	8001350 <__aeabi_fsub+0x228>
 800157a:	2380      	movs	r3, #128	@ 0x80
 800157c:	03db      	lsls	r3, r3, #15
 800157e:	429f      	cmp	r7, r3
 8001580:	d200      	bcs.n	8001584 <__aeabi_fsub+0x45c>
 8001582:	e6e5      	b.n	8001350 <__aeabi_fsub+0x228>
 8001584:	4298      	cmp	r0, r3
 8001586:	d300      	bcc.n	800158a <__aeabi_fsub+0x462>
 8001588:	e6e2      	b.n	8001350 <__aeabi_fsub+0x228>
 800158a:	0007      	movs	r7, r0
 800158c:	e6e0      	b.n	8001350 <__aeabi_fsub+0x228>
 800158e:	2900      	cmp	r1, #0
 8001590:	d100      	bne.n	8001594 <__aeabi_fsub+0x46c>
 8001592:	e69e      	b.n	80012d2 <__aeabi_fsub+0x1aa>
 8001594:	2300      	movs	r3, #0
 8001596:	08cf      	lsrs	r7, r1, #3
 8001598:	e641      	b.n	800121e <__aeabi_fsub+0xf6>
 800159a:	0034      	movs	r4, r6
 800159c:	2301      	movs	r3, #1
 800159e:	08ff      	lsrs	r7, r7, #3
 80015a0:	e63d      	b.n	800121e <__aeabi_fsub+0xf6>
 80015a2:	2f00      	cmp	r7, #0
 80015a4:	d100      	bne.n	80015a8 <__aeabi_fsub+0x480>
 80015a6:	e693      	b.n	80012d0 <__aeabi_fsub+0x1a8>
 80015a8:	2300      	movs	r3, #0
 80015aa:	08ff      	lsrs	r7, r7, #3
 80015ac:	e637      	b.n	800121e <__aeabi_fsub+0xf6>
 80015ae:	2300      	movs	r3, #0
 80015b0:	08d7      	lsrs	r7, r2, #3
 80015b2:	e634      	b.n	800121e <__aeabi_fsub+0xf6>
 80015b4:	2301      	movs	r3, #1
 80015b6:	08cf      	lsrs	r7, r1, #3
 80015b8:	e631      	b.n	800121e <__aeabi_fsub+0xf6>
 80015ba:	2280      	movs	r2, #128	@ 0x80
 80015bc:	000b      	movs	r3, r1
 80015be:	04d2      	lsls	r2, r2, #19
 80015c0:	2001      	movs	r0, #1
 80015c2:	4013      	ands	r3, r2
 80015c4:	4211      	tst	r1, r2
 80015c6:	d000      	beq.n	80015ca <__aeabi_fsub+0x4a2>
 80015c8:	e6ae      	b.n	8001328 <__aeabi_fsub+0x200>
 80015ca:	08cf      	lsrs	r7, r1, #3
 80015cc:	e627      	b.n	800121e <__aeabi_fsub+0xf6>
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d100      	bne.n	80015d4 <__aeabi_fsub+0x4ac>
 80015d2:	e75f      	b.n	8001494 <__aeabi_fsub+0x36c>
 80015d4:	1b56      	subs	r6, r2, r5
 80015d6:	2d00      	cmp	r5, #0
 80015d8:	d101      	bne.n	80015de <__aeabi_fsub+0x4b6>
 80015da:	0033      	movs	r3, r6
 80015dc:	e6e7      	b.n	80013ae <__aeabi_fsub+0x286>
 80015de:	2380      	movs	r3, #128	@ 0x80
 80015e0:	4660      	mov	r0, ip
 80015e2:	04db      	lsls	r3, r3, #19
 80015e4:	4318      	orrs	r0, r3
 80015e6:	4684      	mov	ip, r0
 80015e8:	e6eb      	b.n	80013c2 <__aeabi_fsub+0x29a>
 80015ea:	46c0      	nop			@ (mov r8, r8)
 80015ec:	7dffffff 	.word	0x7dffffff

080015f0 <__aeabi_fcmpun>:
 80015f0:	0243      	lsls	r3, r0, #9
 80015f2:	024a      	lsls	r2, r1, #9
 80015f4:	0040      	lsls	r0, r0, #1
 80015f6:	0049      	lsls	r1, r1, #1
 80015f8:	0a5b      	lsrs	r3, r3, #9
 80015fa:	0a52      	lsrs	r2, r2, #9
 80015fc:	0e09      	lsrs	r1, r1, #24
 80015fe:	0e00      	lsrs	r0, r0, #24
 8001600:	28ff      	cmp	r0, #255	@ 0xff
 8001602:	d006      	beq.n	8001612 <__aeabi_fcmpun+0x22>
 8001604:	2000      	movs	r0, #0
 8001606:	29ff      	cmp	r1, #255	@ 0xff
 8001608:	d102      	bne.n	8001610 <__aeabi_fcmpun+0x20>
 800160a:	1e53      	subs	r3, r2, #1
 800160c:	419a      	sbcs	r2, r3
 800160e:	0010      	movs	r0, r2
 8001610:	4770      	bx	lr
 8001612:	38fe      	subs	r0, #254	@ 0xfe
 8001614:	2b00      	cmp	r3, #0
 8001616:	d1fb      	bne.n	8001610 <__aeabi_fcmpun+0x20>
 8001618:	e7f4      	b.n	8001604 <__aeabi_fcmpun+0x14>
 800161a:	46c0      	nop			@ (mov r8, r8)

0800161c <__aeabi_f2iz>:
 800161c:	0241      	lsls	r1, r0, #9
 800161e:	0042      	lsls	r2, r0, #1
 8001620:	0fc3      	lsrs	r3, r0, #31
 8001622:	0a49      	lsrs	r1, r1, #9
 8001624:	2000      	movs	r0, #0
 8001626:	0e12      	lsrs	r2, r2, #24
 8001628:	2a7e      	cmp	r2, #126	@ 0x7e
 800162a:	dd03      	ble.n	8001634 <__aeabi_f2iz+0x18>
 800162c:	2a9d      	cmp	r2, #157	@ 0x9d
 800162e:	dd02      	ble.n	8001636 <__aeabi_f2iz+0x1a>
 8001630:	4a09      	ldr	r2, [pc, #36]	@ (8001658 <__aeabi_f2iz+0x3c>)
 8001632:	1898      	adds	r0, r3, r2
 8001634:	4770      	bx	lr
 8001636:	2080      	movs	r0, #128	@ 0x80
 8001638:	0400      	lsls	r0, r0, #16
 800163a:	4301      	orrs	r1, r0
 800163c:	2a95      	cmp	r2, #149	@ 0x95
 800163e:	dc07      	bgt.n	8001650 <__aeabi_f2iz+0x34>
 8001640:	2096      	movs	r0, #150	@ 0x96
 8001642:	1a82      	subs	r2, r0, r2
 8001644:	40d1      	lsrs	r1, r2
 8001646:	4248      	negs	r0, r1
 8001648:	2b00      	cmp	r3, #0
 800164a:	d1f3      	bne.n	8001634 <__aeabi_f2iz+0x18>
 800164c:	0008      	movs	r0, r1
 800164e:	e7f1      	b.n	8001634 <__aeabi_f2iz+0x18>
 8001650:	3a96      	subs	r2, #150	@ 0x96
 8001652:	4091      	lsls	r1, r2
 8001654:	e7f7      	b.n	8001646 <__aeabi_f2iz+0x2a>
 8001656:	46c0      	nop			@ (mov r8, r8)
 8001658:	7fffffff 	.word	0x7fffffff

0800165c <__aeabi_i2f>:
 800165c:	b570      	push	{r4, r5, r6, lr}
 800165e:	2800      	cmp	r0, #0
 8001660:	d012      	beq.n	8001688 <__aeabi_i2f+0x2c>
 8001662:	17c3      	asrs	r3, r0, #31
 8001664:	18c5      	adds	r5, r0, r3
 8001666:	405d      	eors	r5, r3
 8001668:	0fc4      	lsrs	r4, r0, #31
 800166a:	0028      	movs	r0, r5
 800166c:	f002 f874 	bl	8003758 <__clzsi2>
 8001670:	239e      	movs	r3, #158	@ 0x9e
 8001672:	1a1b      	subs	r3, r3, r0
 8001674:	2b96      	cmp	r3, #150	@ 0x96
 8001676:	dc0f      	bgt.n	8001698 <__aeabi_i2f+0x3c>
 8001678:	2808      	cmp	r0, #8
 800167a:	d038      	beq.n	80016ee <__aeabi_i2f+0x92>
 800167c:	3808      	subs	r0, #8
 800167e:	4085      	lsls	r5, r0
 8001680:	026d      	lsls	r5, r5, #9
 8001682:	0a6d      	lsrs	r5, r5, #9
 8001684:	b2d8      	uxtb	r0, r3
 8001686:	e002      	b.n	800168e <__aeabi_i2f+0x32>
 8001688:	2400      	movs	r4, #0
 800168a:	2000      	movs	r0, #0
 800168c:	2500      	movs	r5, #0
 800168e:	05c0      	lsls	r0, r0, #23
 8001690:	4328      	orrs	r0, r5
 8001692:	07e4      	lsls	r4, r4, #31
 8001694:	4320      	orrs	r0, r4
 8001696:	bd70      	pop	{r4, r5, r6, pc}
 8001698:	2b99      	cmp	r3, #153	@ 0x99
 800169a:	dc14      	bgt.n	80016c6 <__aeabi_i2f+0x6a>
 800169c:	1f42      	subs	r2, r0, #5
 800169e:	4095      	lsls	r5, r2
 80016a0:	002a      	movs	r2, r5
 80016a2:	4915      	ldr	r1, [pc, #84]	@ (80016f8 <__aeabi_i2f+0x9c>)
 80016a4:	4011      	ands	r1, r2
 80016a6:	0755      	lsls	r5, r2, #29
 80016a8:	d01c      	beq.n	80016e4 <__aeabi_i2f+0x88>
 80016aa:	250f      	movs	r5, #15
 80016ac:	402a      	ands	r2, r5
 80016ae:	2a04      	cmp	r2, #4
 80016b0:	d018      	beq.n	80016e4 <__aeabi_i2f+0x88>
 80016b2:	3104      	adds	r1, #4
 80016b4:	08ca      	lsrs	r2, r1, #3
 80016b6:	0149      	lsls	r1, r1, #5
 80016b8:	d515      	bpl.n	80016e6 <__aeabi_i2f+0x8a>
 80016ba:	239f      	movs	r3, #159	@ 0x9f
 80016bc:	0252      	lsls	r2, r2, #9
 80016be:	1a18      	subs	r0, r3, r0
 80016c0:	0a55      	lsrs	r5, r2, #9
 80016c2:	b2c0      	uxtb	r0, r0
 80016c4:	e7e3      	b.n	800168e <__aeabi_i2f+0x32>
 80016c6:	2205      	movs	r2, #5
 80016c8:	0029      	movs	r1, r5
 80016ca:	1a12      	subs	r2, r2, r0
 80016cc:	40d1      	lsrs	r1, r2
 80016ce:	0002      	movs	r2, r0
 80016d0:	321b      	adds	r2, #27
 80016d2:	4095      	lsls	r5, r2
 80016d4:	002a      	movs	r2, r5
 80016d6:	1e55      	subs	r5, r2, #1
 80016d8:	41aa      	sbcs	r2, r5
 80016da:	430a      	orrs	r2, r1
 80016dc:	4906      	ldr	r1, [pc, #24]	@ (80016f8 <__aeabi_i2f+0x9c>)
 80016de:	4011      	ands	r1, r2
 80016e0:	0755      	lsls	r5, r2, #29
 80016e2:	d1e2      	bne.n	80016aa <__aeabi_i2f+0x4e>
 80016e4:	08ca      	lsrs	r2, r1, #3
 80016e6:	0252      	lsls	r2, r2, #9
 80016e8:	0a55      	lsrs	r5, r2, #9
 80016ea:	b2d8      	uxtb	r0, r3
 80016ec:	e7cf      	b.n	800168e <__aeabi_i2f+0x32>
 80016ee:	026d      	lsls	r5, r5, #9
 80016f0:	0a6d      	lsrs	r5, r5, #9
 80016f2:	308e      	adds	r0, #142	@ 0x8e
 80016f4:	e7cb      	b.n	800168e <__aeabi_i2f+0x32>
 80016f6:	46c0      	nop			@ (mov r8, r8)
 80016f8:	fbffffff 	.word	0xfbffffff

080016fc <__aeabi_ui2f>:
 80016fc:	b510      	push	{r4, lr}
 80016fe:	1e04      	subs	r4, r0, #0
 8001700:	d00d      	beq.n	800171e <__aeabi_ui2f+0x22>
 8001702:	f002 f829 	bl	8003758 <__clzsi2>
 8001706:	239e      	movs	r3, #158	@ 0x9e
 8001708:	1a1b      	subs	r3, r3, r0
 800170a:	2b96      	cmp	r3, #150	@ 0x96
 800170c:	dc0c      	bgt.n	8001728 <__aeabi_ui2f+0x2c>
 800170e:	2808      	cmp	r0, #8
 8001710:	d034      	beq.n	800177c <__aeabi_ui2f+0x80>
 8001712:	3808      	subs	r0, #8
 8001714:	4084      	lsls	r4, r0
 8001716:	0264      	lsls	r4, r4, #9
 8001718:	0a64      	lsrs	r4, r4, #9
 800171a:	b2d8      	uxtb	r0, r3
 800171c:	e001      	b.n	8001722 <__aeabi_ui2f+0x26>
 800171e:	2000      	movs	r0, #0
 8001720:	2400      	movs	r4, #0
 8001722:	05c0      	lsls	r0, r0, #23
 8001724:	4320      	orrs	r0, r4
 8001726:	bd10      	pop	{r4, pc}
 8001728:	2b99      	cmp	r3, #153	@ 0x99
 800172a:	dc13      	bgt.n	8001754 <__aeabi_ui2f+0x58>
 800172c:	1f42      	subs	r2, r0, #5
 800172e:	4094      	lsls	r4, r2
 8001730:	4a14      	ldr	r2, [pc, #80]	@ (8001784 <__aeabi_ui2f+0x88>)
 8001732:	4022      	ands	r2, r4
 8001734:	0761      	lsls	r1, r4, #29
 8001736:	d01c      	beq.n	8001772 <__aeabi_ui2f+0x76>
 8001738:	210f      	movs	r1, #15
 800173a:	4021      	ands	r1, r4
 800173c:	2904      	cmp	r1, #4
 800173e:	d018      	beq.n	8001772 <__aeabi_ui2f+0x76>
 8001740:	3204      	adds	r2, #4
 8001742:	08d4      	lsrs	r4, r2, #3
 8001744:	0152      	lsls	r2, r2, #5
 8001746:	d515      	bpl.n	8001774 <__aeabi_ui2f+0x78>
 8001748:	239f      	movs	r3, #159	@ 0x9f
 800174a:	0264      	lsls	r4, r4, #9
 800174c:	1a18      	subs	r0, r3, r0
 800174e:	0a64      	lsrs	r4, r4, #9
 8001750:	b2c0      	uxtb	r0, r0
 8001752:	e7e6      	b.n	8001722 <__aeabi_ui2f+0x26>
 8001754:	0002      	movs	r2, r0
 8001756:	0021      	movs	r1, r4
 8001758:	321b      	adds	r2, #27
 800175a:	4091      	lsls	r1, r2
 800175c:	000a      	movs	r2, r1
 800175e:	1e51      	subs	r1, r2, #1
 8001760:	418a      	sbcs	r2, r1
 8001762:	2105      	movs	r1, #5
 8001764:	1a09      	subs	r1, r1, r0
 8001766:	40cc      	lsrs	r4, r1
 8001768:	4314      	orrs	r4, r2
 800176a:	4a06      	ldr	r2, [pc, #24]	@ (8001784 <__aeabi_ui2f+0x88>)
 800176c:	4022      	ands	r2, r4
 800176e:	0761      	lsls	r1, r4, #29
 8001770:	d1e2      	bne.n	8001738 <__aeabi_ui2f+0x3c>
 8001772:	08d4      	lsrs	r4, r2, #3
 8001774:	0264      	lsls	r4, r4, #9
 8001776:	0a64      	lsrs	r4, r4, #9
 8001778:	b2d8      	uxtb	r0, r3
 800177a:	e7d2      	b.n	8001722 <__aeabi_ui2f+0x26>
 800177c:	0264      	lsls	r4, r4, #9
 800177e:	0a64      	lsrs	r4, r4, #9
 8001780:	308e      	adds	r0, #142	@ 0x8e
 8001782:	e7ce      	b.n	8001722 <__aeabi_ui2f+0x26>
 8001784:	fbffffff 	.word	0xfbffffff

08001788 <__aeabi_dadd>:
 8001788:	b5f0      	push	{r4, r5, r6, r7, lr}
 800178a:	464f      	mov	r7, r9
 800178c:	4646      	mov	r6, r8
 800178e:	46d6      	mov	lr, sl
 8001790:	b5c0      	push	{r6, r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	9000      	str	r0, [sp, #0]
 8001796:	9101      	str	r1, [sp, #4]
 8001798:	030e      	lsls	r6, r1, #12
 800179a:	004c      	lsls	r4, r1, #1
 800179c:	0fcd      	lsrs	r5, r1, #31
 800179e:	0a71      	lsrs	r1, r6, #9
 80017a0:	9e00      	ldr	r6, [sp, #0]
 80017a2:	005f      	lsls	r7, r3, #1
 80017a4:	0f76      	lsrs	r6, r6, #29
 80017a6:	430e      	orrs	r6, r1
 80017a8:	9900      	ldr	r1, [sp, #0]
 80017aa:	9200      	str	r2, [sp, #0]
 80017ac:	9301      	str	r3, [sp, #4]
 80017ae:	00c9      	lsls	r1, r1, #3
 80017b0:	4689      	mov	r9, r1
 80017b2:	0319      	lsls	r1, r3, #12
 80017b4:	0d7b      	lsrs	r3, r7, #21
 80017b6:	4698      	mov	r8, r3
 80017b8:	9b01      	ldr	r3, [sp, #4]
 80017ba:	0a49      	lsrs	r1, r1, #9
 80017bc:	0fdb      	lsrs	r3, r3, #31
 80017be:	469c      	mov	ip, r3
 80017c0:	9b00      	ldr	r3, [sp, #0]
 80017c2:	9a00      	ldr	r2, [sp, #0]
 80017c4:	0f5b      	lsrs	r3, r3, #29
 80017c6:	430b      	orrs	r3, r1
 80017c8:	4641      	mov	r1, r8
 80017ca:	0d64      	lsrs	r4, r4, #21
 80017cc:	00d2      	lsls	r2, r2, #3
 80017ce:	1a61      	subs	r1, r4, r1
 80017d0:	4565      	cmp	r5, ip
 80017d2:	d100      	bne.n	80017d6 <__aeabi_dadd+0x4e>
 80017d4:	e0a6      	b.n	8001924 <__aeabi_dadd+0x19c>
 80017d6:	2900      	cmp	r1, #0
 80017d8:	dd72      	ble.n	80018c0 <__aeabi_dadd+0x138>
 80017da:	4647      	mov	r7, r8
 80017dc:	2f00      	cmp	r7, #0
 80017de:	d100      	bne.n	80017e2 <__aeabi_dadd+0x5a>
 80017e0:	e0dd      	b.n	800199e <__aeabi_dadd+0x216>
 80017e2:	4fcc      	ldr	r7, [pc, #816]	@ (8001b14 <__aeabi_dadd+0x38c>)
 80017e4:	42bc      	cmp	r4, r7
 80017e6:	d100      	bne.n	80017ea <__aeabi_dadd+0x62>
 80017e8:	e19a      	b.n	8001b20 <__aeabi_dadd+0x398>
 80017ea:	2701      	movs	r7, #1
 80017ec:	2938      	cmp	r1, #56	@ 0x38
 80017ee:	dc17      	bgt.n	8001820 <__aeabi_dadd+0x98>
 80017f0:	2780      	movs	r7, #128	@ 0x80
 80017f2:	043f      	lsls	r7, r7, #16
 80017f4:	433b      	orrs	r3, r7
 80017f6:	291f      	cmp	r1, #31
 80017f8:	dd00      	ble.n	80017fc <__aeabi_dadd+0x74>
 80017fa:	e1dd      	b.n	8001bb8 <__aeabi_dadd+0x430>
 80017fc:	2720      	movs	r7, #32
 80017fe:	1a78      	subs	r0, r7, r1
 8001800:	001f      	movs	r7, r3
 8001802:	4087      	lsls	r7, r0
 8001804:	46ba      	mov	sl, r7
 8001806:	0017      	movs	r7, r2
 8001808:	40cf      	lsrs	r7, r1
 800180a:	4684      	mov	ip, r0
 800180c:	0038      	movs	r0, r7
 800180e:	4657      	mov	r7, sl
 8001810:	4307      	orrs	r7, r0
 8001812:	4660      	mov	r0, ip
 8001814:	4082      	lsls	r2, r0
 8001816:	40cb      	lsrs	r3, r1
 8001818:	1e50      	subs	r0, r2, #1
 800181a:	4182      	sbcs	r2, r0
 800181c:	1af6      	subs	r6, r6, r3
 800181e:	4317      	orrs	r7, r2
 8001820:	464b      	mov	r3, r9
 8001822:	1bdf      	subs	r7, r3, r7
 8001824:	45b9      	cmp	r9, r7
 8001826:	4180      	sbcs	r0, r0
 8001828:	4240      	negs	r0, r0
 800182a:	1a36      	subs	r6, r6, r0
 800182c:	0233      	lsls	r3, r6, #8
 800182e:	d400      	bmi.n	8001832 <__aeabi_dadd+0xaa>
 8001830:	e0ff      	b.n	8001a32 <__aeabi_dadd+0x2aa>
 8001832:	0276      	lsls	r6, r6, #9
 8001834:	0a76      	lsrs	r6, r6, #9
 8001836:	2e00      	cmp	r6, #0
 8001838:	d100      	bne.n	800183c <__aeabi_dadd+0xb4>
 800183a:	e13c      	b.n	8001ab6 <__aeabi_dadd+0x32e>
 800183c:	0030      	movs	r0, r6
 800183e:	f001 ff8b 	bl	8003758 <__clzsi2>
 8001842:	0003      	movs	r3, r0
 8001844:	3b08      	subs	r3, #8
 8001846:	2120      	movs	r1, #32
 8001848:	0038      	movs	r0, r7
 800184a:	1aca      	subs	r2, r1, r3
 800184c:	40d0      	lsrs	r0, r2
 800184e:	409e      	lsls	r6, r3
 8001850:	0002      	movs	r2, r0
 8001852:	409f      	lsls	r7, r3
 8001854:	4332      	orrs	r2, r6
 8001856:	429c      	cmp	r4, r3
 8001858:	dd00      	ble.n	800185c <__aeabi_dadd+0xd4>
 800185a:	e1a6      	b.n	8001baa <__aeabi_dadd+0x422>
 800185c:	1b18      	subs	r0, r3, r4
 800185e:	3001      	adds	r0, #1
 8001860:	1a09      	subs	r1, r1, r0
 8001862:	003e      	movs	r6, r7
 8001864:	408f      	lsls	r7, r1
 8001866:	40c6      	lsrs	r6, r0
 8001868:	1e7b      	subs	r3, r7, #1
 800186a:	419f      	sbcs	r7, r3
 800186c:	0013      	movs	r3, r2
 800186e:	408b      	lsls	r3, r1
 8001870:	4337      	orrs	r7, r6
 8001872:	431f      	orrs	r7, r3
 8001874:	40c2      	lsrs	r2, r0
 8001876:	003b      	movs	r3, r7
 8001878:	0016      	movs	r6, r2
 800187a:	2400      	movs	r4, #0
 800187c:	4313      	orrs	r3, r2
 800187e:	d100      	bne.n	8001882 <__aeabi_dadd+0xfa>
 8001880:	e1df      	b.n	8001c42 <__aeabi_dadd+0x4ba>
 8001882:	077b      	lsls	r3, r7, #29
 8001884:	d100      	bne.n	8001888 <__aeabi_dadd+0x100>
 8001886:	e332      	b.n	8001eee <__aeabi_dadd+0x766>
 8001888:	230f      	movs	r3, #15
 800188a:	003a      	movs	r2, r7
 800188c:	403b      	ands	r3, r7
 800188e:	2b04      	cmp	r3, #4
 8001890:	d004      	beq.n	800189c <__aeabi_dadd+0x114>
 8001892:	1d3a      	adds	r2, r7, #4
 8001894:	42ba      	cmp	r2, r7
 8001896:	41bf      	sbcs	r7, r7
 8001898:	427f      	negs	r7, r7
 800189a:	19f6      	adds	r6, r6, r7
 800189c:	0233      	lsls	r3, r6, #8
 800189e:	d400      	bmi.n	80018a2 <__aeabi_dadd+0x11a>
 80018a0:	e323      	b.n	8001eea <__aeabi_dadd+0x762>
 80018a2:	4b9c      	ldr	r3, [pc, #624]	@ (8001b14 <__aeabi_dadd+0x38c>)
 80018a4:	3401      	adds	r4, #1
 80018a6:	429c      	cmp	r4, r3
 80018a8:	d100      	bne.n	80018ac <__aeabi_dadd+0x124>
 80018aa:	e0b4      	b.n	8001a16 <__aeabi_dadd+0x28e>
 80018ac:	4b9a      	ldr	r3, [pc, #616]	@ (8001b18 <__aeabi_dadd+0x390>)
 80018ae:	0564      	lsls	r4, r4, #21
 80018b0:	401e      	ands	r6, r3
 80018b2:	0d64      	lsrs	r4, r4, #21
 80018b4:	0777      	lsls	r7, r6, #29
 80018b6:	08d2      	lsrs	r2, r2, #3
 80018b8:	0276      	lsls	r6, r6, #9
 80018ba:	4317      	orrs	r7, r2
 80018bc:	0b36      	lsrs	r6, r6, #12
 80018be:	e0ac      	b.n	8001a1a <__aeabi_dadd+0x292>
 80018c0:	2900      	cmp	r1, #0
 80018c2:	d100      	bne.n	80018c6 <__aeabi_dadd+0x13e>
 80018c4:	e07e      	b.n	80019c4 <__aeabi_dadd+0x23c>
 80018c6:	4641      	mov	r1, r8
 80018c8:	1b09      	subs	r1, r1, r4
 80018ca:	2c00      	cmp	r4, #0
 80018cc:	d000      	beq.n	80018d0 <__aeabi_dadd+0x148>
 80018ce:	e160      	b.n	8001b92 <__aeabi_dadd+0x40a>
 80018d0:	0034      	movs	r4, r6
 80018d2:	4648      	mov	r0, r9
 80018d4:	4304      	orrs	r4, r0
 80018d6:	d100      	bne.n	80018da <__aeabi_dadd+0x152>
 80018d8:	e1c9      	b.n	8001c6e <__aeabi_dadd+0x4e6>
 80018da:	1e4c      	subs	r4, r1, #1
 80018dc:	2901      	cmp	r1, #1
 80018de:	d100      	bne.n	80018e2 <__aeabi_dadd+0x15a>
 80018e0:	e22e      	b.n	8001d40 <__aeabi_dadd+0x5b8>
 80018e2:	4d8c      	ldr	r5, [pc, #560]	@ (8001b14 <__aeabi_dadd+0x38c>)
 80018e4:	42a9      	cmp	r1, r5
 80018e6:	d100      	bne.n	80018ea <__aeabi_dadd+0x162>
 80018e8:	e224      	b.n	8001d34 <__aeabi_dadd+0x5ac>
 80018ea:	2701      	movs	r7, #1
 80018ec:	2c38      	cmp	r4, #56	@ 0x38
 80018ee:	dc11      	bgt.n	8001914 <__aeabi_dadd+0x18c>
 80018f0:	0021      	movs	r1, r4
 80018f2:	291f      	cmp	r1, #31
 80018f4:	dd00      	ble.n	80018f8 <__aeabi_dadd+0x170>
 80018f6:	e20b      	b.n	8001d10 <__aeabi_dadd+0x588>
 80018f8:	2420      	movs	r4, #32
 80018fa:	0037      	movs	r7, r6
 80018fc:	4648      	mov	r0, r9
 80018fe:	1a64      	subs	r4, r4, r1
 8001900:	40a7      	lsls	r7, r4
 8001902:	40c8      	lsrs	r0, r1
 8001904:	4307      	orrs	r7, r0
 8001906:	4648      	mov	r0, r9
 8001908:	40a0      	lsls	r0, r4
 800190a:	40ce      	lsrs	r6, r1
 800190c:	1e44      	subs	r4, r0, #1
 800190e:	41a0      	sbcs	r0, r4
 8001910:	1b9b      	subs	r3, r3, r6
 8001912:	4307      	orrs	r7, r0
 8001914:	1bd7      	subs	r7, r2, r7
 8001916:	42ba      	cmp	r2, r7
 8001918:	4192      	sbcs	r2, r2
 800191a:	4252      	negs	r2, r2
 800191c:	4665      	mov	r5, ip
 800191e:	4644      	mov	r4, r8
 8001920:	1a9e      	subs	r6, r3, r2
 8001922:	e783      	b.n	800182c <__aeabi_dadd+0xa4>
 8001924:	2900      	cmp	r1, #0
 8001926:	dc00      	bgt.n	800192a <__aeabi_dadd+0x1a2>
 8001928:	e09c      	b.n	8001a64 <__aeabi_dadd+0x2dc>
 800192a:	4647      	mov	r7, r8
 800192c:	2f00      	cmp	r7, #0
 800192e:	d167      	bne.n	8001a00 <__aeabi_dadd+0x278>
 8001930:	001f      	movs	r7, r3
 8001932:	4317      	orrs	r7, r2
 8001934:	d100      	bne.n	8001938 <__aeabi_dadd+0x1b0>
 8001936:	e0e4      	b.n	8001b02 <__aeabi_dadd+0x37a>
 8001938:	1e48      	subs	r0, r1, #1
 800193a:	2901      	cmp	r1, #1
 800193c:	d100      	bne.n	8001940 <__aeabi_dadd+0x1b8>
 800193e:	e19b      	b.n	8001c78 <__aeabi_dadd+0x4f0>
 8001940:	4f74      	ldr	r7, [pc, #464]	@ (8001b14 <__aeabi_dadd+0x38c>)
 8001942:	42b9      	cmp	r1, r7
 8001944:	d100      	bne.n	8001948 <__aeabi_dadd+0x1c0>
 8001946:	e0eb      	b.n	8001b20 <__aeabi_dadd+0x398>
 8001948:	2701      	movs	r7, #1
 800194a:	0001      	movs	r1, r0
 800194c:	2838      	cmp	r0, #56	@ 0x38
 800194e:	dc11      	bgt.n	8001974 <__aeabi_dadd+0x1ec>
 8001950:	291f      	cmp	r1, #31
 8001952:	dd00      	ble.n	8001956 <__aeabi_dadd+0x1ce>
 8001954:	e1c7      	b.n	8001ce6 <__aeabi_dadd+0x55e>
 8001956:	2720      	movs	r7, #32
 8001958:	1a78      	subs	r0, r7, r1
 800195a:	001f      	movs	r7, r3
 800195c:	4684      	mov	ip, r0
 800195e:	4087      	lsls	r7, r0
 8001960:	0010      	movs	r0, r2
 8001962:	40c8      	lsrs	r0, r1
 8001964:	4307      	orrs	r7, r0
 8001966:	4660      	mov	r0, ip
 8001968:	4082      	lsls	r2, r0
 800196a:	40cb      	lsrs	r3, r1
 800196c:	1e50      	subs	r0, r2, #1
 800196e:	4182      	sbcs	r2, r0
 8001970:	18f6      	adds	r6, r6, r3
 8001972:	4317      	orrs	r7, r2
 8001974:	444f      	add	r7, r9
 8001976:	454f      	cmp	r7, r9
 8001978:	4180      	sbcs	r0, r0
 800197a:	4240      	negs	r0, r0
 800197c:	1836      	adds	r6, r6, r0
 800197e:	0233      	lsls	r3, r6, #8
 8001980:	d557      	bpl.n	8001a32 <__aeabi_dadd+0x2aa>
 8001982:	4b64      	ldr	r3, [pc, #400]	@ (8001b14 <__aeabi_dadd+0x38c>)
 8001984:	3401      	adds	r4, #1
 8001986:	429c      	cmp	r4, r3
 8001988:	d045      	beq.n	8001a16 <__aeabi_dadd+0x28e>
 800198a:	2101      	movs	r1, #1
 800198c:	4b62      	ldr	r3, [pc, #392]	@ (8001b18 <__aeabi_dadd+0x390>)
 800198e:	087a      	lsrs	r2, r7, #1
 8001990:	401e      	ands	r6, r3
 8001992:	4039      	ands	r1, r7
 8001994:	430a      	orrs	r2, r1
 8001996:	07f7      	lsls	r7, r6, #31
 8001998:	4317      	orrs	r7, r2
 800199a:	0876      	lsrs	r6, r6, #1
 800199c:	e771      	b.n	8001882 <__aeabi_dadd+0xfa>
 800199e:	001f      	movs	r7, r3
 80019a0:	4317      	orrs	r7, r2
 80019a2:	d100      	bne.n	80019a6 <__aeabi_dadd+0x21e>
 80019a4:	e0ad      	b.n	8001b02 <__aeabi_dadd+0x37a>
 80019a6:	1e4f      	subs	r7, r1, #1
 80019a8:	46bc      	mov	ip, r7
 80019aa:	2901      	cmp	r1, #1
 80019ac:	d100      	bne.n	80019b0 <__aeabi_dadd+0x228>
 80019ae:	e182      	b.n	8001cb6 <__aeabi_dadd+0x52e>
 80019b0:	4f58      	ldr	r7, [pc, #352]	@ (8001b14 <__aeabi_dadd+0x38c>)
 80019b2:	42b9      	cmp	r1, r7
 80019b4:	d100      	bne.n	80019b8 <__aeabi_dadd+0x230>
 80019b6:	e190      	b.n	8001cda <__aeabi_dadd+0x552>
 80019b8:	4661      	mov	r1, ip
 80019ba:	2701      	movs	r7, #1
 80019bc:	2938      	cmp	r1, #56	@ 0x38
 80019be:	dd00      	ble.n	80019c2 <__aeabi_dadd+0x23a>
 80019c0:	e72e      	b.n	8001820 <__aeabi_dadd+0x98>
 80019c2:	e718      	b.n	80017f6 <__aeabi_dadd+0x6e>
 80019c4:	4f55      	ldr	r7, [pc, #340]	@ (8001b1c <__aeabi_dadd+0x394>)
 80019c6:	1c61      	adds	r1, r4, #1
 80019c8:	4239      	tst	r1, r7
 80019ca:	d000      	beq.n	80019ce <__aeabi_dadd+0x246>
 80019cc:	e0d0      	b.n	8001b70 <__aeabi_dadd+0x3e8>
 80019ce:	0031      	movs	r1, r6
 80019d0:	4648      	mov	r0, r9
 80019d2:	001f      	movs	r7, r3
 80019d4:	4301      	orrs	r1, r0
 80019d6:	4317      	orrs	r7, r2
 80019d8:	2c00      	cmp	r4, #0
 80019da:	d000      	beq.n	80019de <__aeabi_dadd+0x256>
 80019dc:	e13d      	b.n	8001c5a <__aeabi_dadd+0x4d2>
 80019de:	2900      	cmp	r1, #0
 80019e0:	d100      	bne.n	80019e4 <__aeabi_dadd+0x25c>
 80019e2:	e1bc      	b.n	8001d5e <__aeabi_dadd+0x5d6>
 80019e4:	2f00      	cmp	r7, #0
 80019e6:	d000      	beq.n	80019ea <__aeabi_dadd+0x262>
 80019e8:	e1bf      	b.n	8001d6a <__aeabi_dadd+0x5e2>
 80019ea:	464b      	mov	r3, r9
 80019ec:	2100      	movs	r1, #0
 80019ee:	08d8      	lsrs	r0, r3, #3
 80019f0:	0777      	lsls	r7, r6, #29
 80019f2:	4307      	orrs	r7, r0
 80019f4:	08f0      	lsrs	r0, r6, #3
 80019f6:	0306      	lsls	r6, r0, #12
 80019f8:	054c      	lsls	r4, r1, #21
 80019fa:	0b36      	lsrs	r6, r6, #12
 80019fc:	0d64      	lsrs	r4, r4, #21
 80019fe:	e00c      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001a00:	4f44      	ldr	r7, [pc, #272]	@ (8001b14 <__aeabi_dadd+0x38c>)
 8001a02:	42bc      	cmp	r4, r7
 8001a04:	d100      	bne.n	8001a08 <__aeabi_dadd+0x280>
 8001a06:	e08b      	b.n	8001b20 <__aeabi_dadd+0x398>
 8001a08:	2701      	movs	r7, #1
 8001a0a:	2938      	cmp	r1, #56	@ 0x38
 8001a0c:	dcb2      	bgt.n	8001974 <__aeabi_dadd+0x1ec>
 8001a0e:	2780      	movs	r7, #128	@ 0x80
 8001a10:	043f      	lsls	r7, r7, #16
 8001a12:	433b      	orrs	r3, r7
 8001a14:	e79c      	b.n	8001950 <__aeabi_dadd+0x1c8>
 8001a16:	2600      	movs	r6, #0
 8001a18:	2700      	movs	r7, #0
 8001a1a:	0524      	lsls	r4, r4, #20
 8001a1c:	4334      	orrs	r4, r6
 8001a1e:	07ed      	lsls	r5, r5, #31
 8001a20:	432c      	orrs	r4, r5
 8001a22:	0038      	movs	r0, r7
 8001a24:	0021      	movs	r1, r4
 8001a26:	b002      	add	sp, #8
 8001a28:	bce0      	pop	{r5, r6, r7}
 8001a2a:	46ba      	mov	sl, r7
 8001a2c:	46b1      	mov	r9, r6
 8001a2e:	46a8      	mov	r8, r5
 8001a30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a32:	077b      	lsls	r3, r7, #29
 8001a34:	d004      	beq.n	8001a40 <__aeabi_dadd+0x2b8>
 8001a36:	230f      	movs	r3, #15
 8001a38:	403b      	ands	r3, r7
 8001a3a:	2b04      	cmp	r3, #4
 8001a3c:	d000      	beq.n	8001a40 <__aeabi_dadd+0x2b8>
 8001a3e:	e728      	b.n	8001892 <__aeabi_dadd+0x10a>
 8001a40:	08f8      	lsrs	r0, r7, #3
 8001a42:	4b34      	ldr	r3, [pc, #208]	@ (8001b14 <__aeabi_dadd+0x38c>)
 8001a44:	0777      	lsls	r7, r6, #29
 8001a46:	4307      	orrs	r7, r0
 8001a48:	08f0      	lsrs	r0, r6, #3
 8001a4a:	429c      	cmp	r4, r3
 8001a4c:	d000      	beq.n	8001a50 <__aeabi_dadd+0x2c8>
 8001a4e:	e24a      	b.n	8001ee6 <__aeabi_dadd+0x75e>
 8001a50:	003b      	movs	r3, r7
 8001a52:	4303      	orrs	r3, r0
 8001a54:	d059      	beq.n	8001b0a <__aeabi_dadd+0x382>
 8001a56:	2680      	movs	r6, #128	@ 0x80
 8001a58:	0336      	lsls	r6, r6, #12
 8001a5a:	4306      	orrs	r6, r0
 8001a5c:	0336      	lsls	r6, r6, #12
 8001a5e:	4c2d      	ldr	r4, [pc, #180]	@ (8001b14 <__aeabi_dadd+0x38c>)
 8001a60:	0b36      	lsrs	r6, r6, #12
 8001a62:	e7da      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001a64:	2900      	cmp	r1, #0
 8001a66:	d061      	beq.n	8001b2c <__aeabi_dadd+0x3a4>
 8001a68:	4641      	mov	r1, r8
 8001a6a:	1b09      	subs	r1, r1, r4
 8001a6c:	2c00      	cmp	r4, #0
 8001a6e:	d100      	bne.n	8001a72 <__aeabi_dadd+0x2ea>
 8001a70:	e0b9      	b.n	8001be6 <__aeabi_dadd+0x45e>
 8001a72:	4c28      	ldr	r4, [pc, #160]	@ (8001b14 <__aeabi_dadd+0x38c>)
 8001a74:	45a0      	cmp	r8, r4
 8001a76:	d100      	bne.n	8001a7a <__aeabi_dadd+0x2f2>
 8001a78:	e1a5      	b.n	8001dc6 <__aeabi_dadd+0x63e>
 8001a7a:	2701      	movs	r7, #1
 8001a7c:	2938      	cmp	r1, #56	@ 0x38
 8001a7e:	dc13      	bgt.n	8001aa8 <__aeabi_dadd+0x320>
 8001a80:	2480      	movs	r4, #128	@ 0x80
 8001a82:	0424      	lsls	r4, r4, #16
 8001a84:	4326      	orrs	r6, r4
 8001a86:	291f      	cmp	r1, #31
 8001a88:	dd00      	ble.n	8001a8c <__aeabi_dadd+0x304>
 8001a8a:	e1c8      	b.n	8001e1e <__aeabi_dadd+0x696>
 8001a8c:	2420      	movs	r4, #32
 8001a8e:	0037      	movs	r7, r6
 8001a90:	4648      	mov	r0, r9
 8001a92:	1a64      	subs	r4, r4, r1
 8001a94:	40a7      	lsls	r7, r4
 8001a96:	40c8      	lsrs	r0, r1
 8001a98:	4307      	orrs	r7, r0
 8001a9a:	4648      	mov	r0, r9
 8001a9c:	40a0      	lsls	r0, r4
 8001a9e:	40ce      	lsrs	r6, r1
 8001aa0:	1e44      	subs	r4, r0, #1
 8001aa2:	41a0      	sbcs	r0, r4
 8001aa4:	199b      	adds	r3, r3, r6
 8001aa6:	4307      	orrs	r7, r0
 8001aa8:	18bf      	adds	r7, r7, r2
 8001aaa:	4297      	cmp	r7, r2
 8001aac:	4192      	sbcs	r2, r2
 8001aae:	4252      	negs	r2, r2
 8001ab0:	4644      	mov	r4, r8
 8001ab2:	18d6      	adds	r6, r2, r3
 8001ab4:	e763      	b.n	800197e <__aeabi_dadd+0x1f6>
 8001ab6:	0038      	movs	r0, r7
 8001ab8:	f001 fe4e 	bl	8003758 <__clzsi2>
 8001abc:	0003      	movs	r3, r0
 8001abe:	3318      	adds	r3, #24
 8001ac0:	2b1f      	cmp	r3, #31
 8001ac2:	dc00      	bgt.n	8001ac6 <__aeabi_dadd+0x33e>
 8001ac4:	e6bf      	b.n	8001846 <__aeabi_dadd+0xbe>
 8001ac6:	003a      	movs	r2, r7
 8001ac8:	3808      	subs	r0, #8
 8001aca:	4082      	lsls	r2, r0
 8001acc:	429c      	cmp	r4, r3
 8001ace:	dd00      	ble.n	8001ad2 <__aeabi_dadd+0x34a>
 8001ad0:	e083      	b.n	8001bda <__aeabi_dadd+0x452>
 8001ad2:	1b1b      	subs	r3, r3, r4
 8001ad4:	1c58      	adds	r0, r3, #1
 8001ad6:	281f      	cmp	r0, #31
 8001ad8:	dc00      	bgt.n	8001adc <__aeabi_dadd+0x354>
 8001ada:	e1b4      	b.n	8001e46 <__aeabi_dadd+0x6be>
 8001adc:	0017      	movs	r7, r2
 8001ade:	3b1f      	subs	r3, #31
 8001ae0:	40df      	lsrs	r7, r3
 8001ae2:	2820      	cmp	r0, #32
 8001ae4:	d005      	beq.n	8001af2 <__aeabi_dadd+0x36a>
 8001ae6:	2340      	movs	r3, #64	@ 0x40
 8001ae8:	1a1b      	subs	r3, r3, r0
 8001aea:	409a      	lsls	r2, r3
 8001aec:	1e53      	subs	r3, r2, #1
 8001aee:	419a      	sbcs	r2, r3
 8001af0:	4317      	orrs	r7, r2
 8001af2:	2400      	movs	r4, #0
 8001af4:	2f00      	cmp	r7, #0
 8001af6:	d00a      	beq.n	8001b0e <__aeabi_dadd+0x386>
 8001af8:	077b      	lsls	r3, r7, #29
 8001afa:	d000      	beq.n	8001afe <__aeabi_dadd+0x376>
 8001afc:	e6c4      	b.n	8001888 <__aeabi_dadd+0x100>
 8001afe:	0026      	movs	r6, r4
 8001b00:	e79e      	b.n	8001a40 <__aeabi_dadd+0x2b8>
 8001b02:	464b      	mov	r3, r9
 8001b04:	000c      	movs	r4, r1
 8001b06:	08d8      	lsrs	r0, r3, #3
 8001b08:	e79b      	b.n	8001a42 <__aeabi_dadd+0x2ba>
 8001b0a:	2700      	movs	r7, #0
 8001b0c:	4c01      	ldr	r4, [pc, #4]	@ (8001b14 <__aeabi_dadd+0x38c>)
 8001b0e:	2600      	movs	r6, #0
 8001b10:	e783      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001b12:	46c0      	nop			@ (mov r8, r8)
 8001b14:	000007ff 	.word	0x000007ff
 8001b18:	ff7fffff 	.word	0xff7fffff
 8001b1c:	000007fe 	.word	0x000007fe
 8001b20:	464b      	mov	r3, r9
 8001b22:	0777      	lsls	r7, r6, #29
 8001b24:	08d8      	lsrs	r0, r3, #3
 8001b26:	4307      	orrs	r7, r0
 8001b28:	08f0      	lsrs	r0, r6, #3
 8001b2a:	e791      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001b2c:	4fcd      	ldr	r7, [pc, #820]	@ (8001e64 <__aeabi_dadd+0x6dc>)
 8001b2e:	1c61      	adds	r1, r4, #1
 8001b30:	4239      	tst	r1, r7
 8001b32:	d16b      	bne.n	8001c0c <__aeabi_dadd+0x484>
 8001b34:	0031      	movs	r1, r6
 8001b36:	4648      	mov	r0, r9
 8001b38:	4301      	orrs	r1, r0
 8001b3a:	2c00      	cmp	r4, #0
 8001b3c:	d000      	beq.n	8001b40 <__aeabi_dadd+0x3b8>
 8001b3e:	e14b      	b.n	8001dd8 <__aeabi_dadd+0x650>
 8001b40:	001f      	movs	r7, r3
 8001b42:	4317      	orrs	r7, r2
 8001b44:	2900      	cmp	r1, #0
 8001b46:	d100      	bne.n	8001b4a <__aeabi_dadd+0x3c2>
 8001b48:	e181      	b.n	8001e4e <__aeabi_dadd+0x6c6>
 8001b4a:	2f00      	cmp	r7, #0
 8001b4c:	d100      	bne.n	8001b50 <__aeabi_dadd+0x3c8>
 8001b4e:	e74c      	b.n	80019ea <__aeabi_dadd+0x262>
 8001b50:	444a      	add	r2, r9
 8001b52:	454a      	cmp	r2, r9
 8001b54:	4180      	sbcs	r0, r0
 8001b56:	18f6      	adds	r6, r6, r3
 8001b58:	4240      	negs	r0, r0
 8001b5a:	1836      	adds	r6, r6, r0
 8001b5c:	0233      	lsls	r3, r6, #8
 8001b5e:	d500      	bpl.n	8001b62 <__aeabi_dadd+0x3da>
 8001b60:	e1b0      	b.n	8001ec4 <__aeabi_dadd+0x73c>
 8001b62:	0017      	movs	r7, r2
 8001b64:	4691      	mov	r9, r2
 8001b66:	4337      	orrs	r7, r6
 8001b68:	d000      	beq.n	8001b6c <__aeabi_dadd+0x3e4>
 8001b6a:	e73e      	b.n	80019ea <__aeabi_dadd+0x262>
 8001b6c:	2600      	movs	r6, #0
 8001b6e:	e754      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001b70:	4649      	mov	r1, r9
 8001b72:	1a89      	subs	r1, r1, r2
 8001b74:	4688      	mov	r8, r1
 8001b76:	45c1      	cmp	r9, r8
 8001b78:	41bf      	sbcs	r7, r7
 8001b7a:	1af1      	subs	r1, r6, r3
 8001b7c:	427f      	negs	r7, r7
 8001b7e:	1bc9      	subs	r1, r1, r7
 8001b80:	020f      	lsls	r7, r1, #8
 8001b82:	d461      	bmi.n	8001c48 <__aeabi_dadd+0x4c0>
 8001b84:	4647      	mov	r7, r8
 8001b86:	430f      	orrs	r7, r1
 8001b88:	d100      	bne.n	8001b8c <__aeabi_dadd+0x404>
 8001b8a:	e0bd      	b.n	8001d08 <__aeabi_dadd+0x580>
 8001b8c:	000e      	movs	r6, r1
 8001b8e:	4647      	mov	r7, r8
 8001b90:	e651      	b.n	8001836 <__aeabi_dadd+0xae>
 8001b92:	4cb5      	ldr	r4, [pc, #724]	@ (8001e68 <__aeabi_dadd+0x6e0>)
 8001b94:	45a0      	cmp	r8, r4
 8001b96:	d100      	bne.n	8001b9a <__aeabi_dadd+0x412>
 8001b98:	e100      	b.n	8001d9c <__aeabi_dadd+0x614>
 8001b9a:	2701      	movs	r7, #1
 8001b9c:	2938      	cmp	r1, #56	@ 0x38
 8001b9e:	dd00      	ble.n	8001ba2 <__aeabi_dadd+0x41a>
 8001ba0:	e6b8      	b.n	8001914 <__aeabi_dadd+0x18c>
 8001ba2:	2480      	movs	r4, #128	@ 0x80
 8001ba4:	0424      	lsls	r4, r4, #16
 8001ba6:	4326      	orrs	r6, r4
 8001ba8:	e6a3      	b.n	80018f2 <__aeabi_dadd+0x16a>
 8001baa:	4eb0      	ldr	r6, [pc, #704]	@ (8001e6c <__aeabi_dadd+0x6e4>)
 8001bac:	1ae4      	subs	r4, r4, r3
 8001bae:	4016      	ands	r6, r2
 8001bb0:	077b      	lsls	r3, r7, #29
 8001bb2:	d000      	beq.n	8001bb6 <__aeabi_dadd+0x42e>
 8001bb4:	e73f      	b.n	8001a36 <__aeabi_dadd+0x2ae>
 8001bb6:	e743      	b.n	8001a40 <__aeabi_dadd+0x2b8>
 8001bb8:	000f      	movs	r7, r1
 8001bba:	0018      	movs	r0, r3
 8001bbc:	3f20      	subs	r7, #32
 8001bbe:	40f8      	lsrs	r0, r7
 8001bc0:	4684      	mov	ip, r0
 8001bc2:	2920      	cmp	r1, #32
 8001bc4:	d003      	beq.n	8001bce <__aeabi_dadd+0x446>
 8001bc6:	2740      	movs	r7, #64	@ 0x40
 8001bc8:	1a79      	subs	r1, r7, r1
 8001bca:	408b      	lsls	r3, r1
 8001bcc:	431a      	orrs	r2, r3
 8001bce:	1e53      	subs	r3, r2, #1
 8001bd0:	419a      	sbcs	r2, r3
 8001bd2:	4663      	mov	r3, ip
 8001bd4:	0017      	movs	r7, r2
 8001bd6:	431f      	orrs	r7, r3
 8001bd8:	e622      	b.n	8001820 <__aeabi_dadd+0x98>
 8001bda:	48a4      	ldr	r0, [pc, #656]	@ (8001e6c <__aeabi_dadd+0x6e4>)
 8001bdc:	1ae1      	subs	r1, r4, r3
 8001bde:	4010      	ands	r0, r2
 8001be0:	0747      	lsls	r7, r0, #29
 8001be2:	08c0      	lsrs	r0, r0, #3
 8001be4:	e707      	b.n	80019f6 <__aeabi_dadd+0x26e>
 8001be6:	0034      	movs	r4, r6
 8001be8:	4648      	mov	r0, r9
 8001bea:	4304      	orrs	r4, r0
 8001bec:	d100      	bne.n	8001bf0 <__aeabi_dadd+0x468>
 8001bee:	e0fa      	b.n	8001de6 <__aeabi_dadd+0x65e>
 8001bf0:	1e4c      	subs	r4, r1, #1
 8001bf2:	2901      	cmp	r1, #1
 8001bf4:	d100      	bne.n	8001bf8 <__aeabi_dadd+0x470>
 8001bf6:	e0d7      	b.n	8001da8 <__aeabi_dadd+0x620>
 8001bf8:	4f9b      	ldr	r7, [pc, #620]	@ (8001e68 <__aeabi_dadd+0x6e0>)
 8001bfa:	42b9      	cmp	r1, r7
 8001bfc:	d100      	bne.n	8001c00 <__aeabi_dadd+0x478>
 8001bfe:	e0e2      	b.n	8001dc6 <__aeabi_dadd+0x63e>
 8001c00:	2701      	movs	r7, #1
 8001c02:	2c38      	cmp	r4, #56	@ 0x38
 8001c04:	dd00      	ble.n	8001c08 <__aeabi_dadd+0x480>
 8001c06:	e74f      	b.n	8001aa8 <__aeabi_dadd+0x320>
 8001c08:	0021      	movs	r1, r4
 8001c0a:	e73c      	b.n	8001a86 <__aeabi_dadd+0x2fe>
 8001c0c:	4c96      	ldr	r4, [pc, #600]	@ (8001e68 <__aeabi_dadd+0x6e0>)
 8001c0e:	42a1      	cmp	r1, r4
 8001c10:	d100      	bne.n	8001c14 <__aeabi_dadd+0x48c>
 8001c12:	e0dd      	b.n	8001dd0 <__aeabi_dadd+0x648>
 8001c14:	444a      	add	r2, r9
 8001c16:	454a      	cmp	r2, r9
 8001c18:	4180      	sbcs	r0, r0
 8001c1a:	18f3      	adds	r3, r6, r3
 8001c1c:	4240      	negs	r0, r0
 8001c1e:	1818      	adds	r0, r3, r0
 8001c20:	07c7      	lsls	r7, r0, #31
 8001c22:	0852      	lsrs	r2, r2, #1
 8001c24:	4317      	orrs	r7, r2
 8001c26:	0846      	lsrs	r6, r0, #1
 8001c28:	0752      	lsls	r2, r2, #29
 8001c2a:	d005      	beq.n	8001c38 <__aeabi_dadd+0x4b0>
 8001c2c:	220f      	movs	r2, #15
 8001c2e:	000c      	movs	r4, r1
 8001c30:	403a      	ands	r2, r7
 8001c32:	2a04      	cmp	r2, #4
 8001c34:	d000      	beq.n	8001c38 <__aeabi_dadd+0x4b0>
 8001c36:	e62c      	b.n	8001892 <__aeabi_dadd+0x10a>
 8001c38:	0776      	lsls	r6, r6, #29
 8001c3a:	08ff      	lsrs	r7, r7, #3
 8001c3c:	4337      	orrs	r7, r6
 8001c3e:	0900      	lsrs	r0, r0, #4
 8001c40:	e6d9      	b.n	80019f6 <__aeabi_dadd+0x26e>
 8001c42:	2700      	movs	r7, #0
 8001c44:	2600      	movs	r6, #0
 8001c46:	e6e8      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001c48:	4649      	mov	r1, r9
 8001c4a:	1a57      	subs	r7, r2, r1
 8001c4c:	42ba      	cmp	r2, r7
 8001c4e:	4192      	sbcs	r2, r2
 8001c50:	1b9e      	subs	r6, r3, r6
 8001c52:	4252      	negs	r2, r2
 8001c54:	4665      	mov	r5, ip
 8001c56:	1ab6      	subs	r6, r6, r2
 8001c58:	e5ed      	b.n	8001836 <__aeabi_dadd+0xae>
 8001c5a:	2900      	cmp	r1, #0
 8001c5c:	d000      	beq.n	8001c60 <__aeabi_dadd+0x4d8>
 8001c5e:	e0c6      	b.n	8001dee <__aeabi_dadd+0x666>
 8001c60:	2f00      	cmp	r7, #0
 8001c62:	d167      	bne.n	8001d34 <__aeabi_dadd+0x5ac>
 8001c64:	2680      	movs	r6, #128	@ 0x80
 8001c66:	2500      	movs	r5, #0
 8001c68:	4c7f      	ldr	r4, [pc, #508]	@ (8001e68 <__aeabi_dadd+0x6e0>)
 8001c6a:	0336      	lsls	r6, r6, #12
 8001c6c:	e6d5      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001c6e:	4665      	mov	r5, ip
 8001c70:	000c      	movs	r4, r1
 8001c72:	001e      	movs	r6, r3
 8001c74:	08d0      	lsrs	r0, r2, #3
 8001c76:	e6e4      	b.n	8001a42 <__aeabi_dadd+0x2ba>
 8001c78:	444a      	add	r2, r9
 8001c7a:	454a      	cmp	r2, r9
 8001c7c:	4180      	sbcs	r0, r0
 8001c7e:	18f3      	adds	r3, r6, r3
 8001c80:	4240      	negs	r0, r0
 8001c82:	1818      	adds	r0, r3, r0
 8001c84:	0011      	movs	r1, r2
 8001c86:	0203      	lsls	r3, r0, #8
 8001c88:	d400      	bmi.n	8001c8c <__aeabi_dadd+0x504>
 8001c8a:	e096      	b.n	8001dba <__aeabi_dadd+0x632>
 8001c8c:	4b77      	ldr	r3, [pc, #476]	@ (8001e6c <__aeabi_dadd+0x6e4>)
 8001c8e:	0849      	lsrs	r1, r1, #1
 8001c90:	4018      	ands	r0, r3
 8001c92:	07c3      	lsls	r3, r0, #31
 8001c94:	430b      	orrs	r3, r1
 8001c96:	0844      	lsrs	r4, r0, #1
 8001c98:	0749      	lsls	r1, r1, #29
 8001c9a:	d100      	bne.n	8001c9e <__aeabi_dadd+0x516>
 8001c9c:	e129      	b.n	8001ef2 <__aeabi_dadd+0x76a>
 8001c9e:	220f      	movs	r2, #15
 8001ca0:	401a      	ands	r2, r3
 8001ca2:	2a04      	cmp	r2, #4
 8001ca4:	d100      	bne.n	8001ca8 <__aeabi_dadd+0x520>
 8001ca6:	e0ea      	b.n	8001e7e <__aeabi_dadd+0x6f6>
 8001ca8:	1d1f      	adds	r7, r3, #4
 8001caa:	429f      	cmp	r7, r3
 8001cac:	41b6      	sbcs	r6, r6
 8001cae:	4276      	negs	r6, r6
 8001cb0:	1936      	adds	r6, r6, r4
 8001cb2:	2402      	movs	r4, #2
 8001cb4:	e6c4      	b.n	8001a40 <__aeabi_dadd+0x2b8>
 8001cb6:	4649      	mov	r1, r9
 8001cb8:	1a8f      	subs	r7, r1, r2
 8001cba:	45b9      	cmp	r9, r7
 8001cbc:	4180      	sbcs	r0, r0
 8001cbe:	1af6      	subs	r6, r6, r3
 8001cc0:	4240      	negs	r0, r0
 8001cc2:	1a36      	subs	r6, r6, r0
 8001cc4:	0233      	lsls	r3, r6, #8
 8001cc6:	d406      	bmi.n	8001cd6 <__aeabi_dadd+0x54e>
 8001cc8:	0773      	lsls	r3, r6, #29
 8001cca:	08ff      	lsrs	r7, r7, #3
 8001ccc:	2101      	movs	r1, #1
 8001cce:	431f      	orrs	r7, r3
 8001cd0:	08f0      	lsrs	r0, r6, #3
 8001cd2:	e690      	b.n	80019f6 <__aeabi_dadd+0x26e>
 8001cd4:	4665      	mov	r5, ip
 8001cd6:	2401      	movs	r4, #1
 8001cd8:	e5ab      	b.n	8001832 <__aeabi_dadd+0xaa>
 8001cda:	464b      	mov	r3, r9
 8001cdc:	0777      	lsls	r7, r6, #29
 8001cde:	08d8      	lsrs	r0, r3, #3
 8001ce0:	4307      	orrs	r7, r0
 8001ce2:	08f0      	lsrs	r0, r6, #3
 8001ce4:	e6b4      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001ce6:	000f      	movs	r7, r1
 8001ce8:	0018      	movs	r0, r3
 8001cea:	3f20      	subs	r7, #32
 8001cec:	40f8      	lsrs	r0, r7
 8001cee:	4684      	mov	ip, r0
 8001cf0:	2920      	cmp	r1, #32
 8001cf2:	d003      	beq.n	8001cfc <__aeabi_dadd+0x574>
 8001cf4:	2740      	movs	r7, #64	@ 0x40
 8001cf6:	1a79      	subs	r1, r7, r1
 8001cf8:	408b      	lsls	r3, r1
 8001cfa:	431a      	orrs	r2, r3
 8001cfc:	1e53      	subs	r3, r2, #1
 8001cfe:	419a      	sbcs	r2, r3
 8001d00:	4663      	mov	r3, ip
 8001d02:	0017      	movs	r7, r2
 8001d04:	431f      	orrs	r7, r3
 8001d06:	e635      	b.n	8001974 <__aeabi_dadd+0x1ec>
 8001d08:	2500      	movs	r5, #0
 8001d0a:	2400      	movs	r4, #0
 8001d0c:	2600      	movs	r6, #0
 8001d0e:	e684      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001d10:	000c      	movs	r4, r1
 8001d12:	0035      	movs	r5, r6
 8001d14:	3c20      	subs	r4, #32
 8001d16:	40e5      	lsrs	r5, r4
 8001d18:	2920      	cmp	r1, #32
 8001d1a:	d005      	beq.n	8001d28 <__aeabi_dadd+0x5a0>
 8001d1c:	2440      	movs	r4, #64	@ 0x40
 8001d1e:	1a61      	subs	r1, r4, r1
 8001d20:	408e      	lsls	r6, r1
 8001d22:	4649      	mov	r1, r9
 8001d24:	4331      	orrs	r1, r6
 8001d26:	4689      	mov	r9, r1
 8001d28:	4648      	mov	r0, r9
 8001d2a:	1e41      	subs	r1, r0, #1
 8001d2c:	4188      	sbcs	r0, r1
 8001d2e:	0007      	movs	r7, r0
 8001d30:	432f      	orrs	r7, r5
 8001d32:	e5ef      	b.n	8001914 <__aeabi_dadd+0x18c>
 8001d34:	08d2      	lsrs	r2, r2, #3
 8001d36:	075f      	lsls	r7, r3, #29
 8001d38:	4665      	mov	r5, ip
 8001d3a:	4317      	orrs	r7, r2
 8001d3c:	08d8      	lsrs	r0, r3, #3
 8001d3e:	e687      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001d40:	1a17      	subs	r7, r2, r0
 8001d42:	42ba      	cmp	r2, r7
 8001d44:	4192      	sbcs	r2, r2
 8001d46:	1b9e      	subs	r6, r3, r6
 8001d48:	4252      	negs	r2, r2
 8001d4a:	1ab6      	subs	r6, r6, r2
 8001d4c:	0233      	lsls	r3, r6, #8
 8001d4e:	d4c1      	bmi.n	8001cd4 <__aeabi_dadd+0x54c>
 8001d50:	0773      	lsls	r3, r6, #29
 8001d52:	08ff      	lsrs	r7, r7, #3
 8001d54:	4665      	mov	r5, ip
 8001d56:	2101      	movs	r1, #1
 8001d58:	431f      	orrs	r7, r3
 8001d5a:	08f0      	lsrs	r0, r6, #3
 8001d5c:	e64b      	b.n	80019f6 <__aeabi_dadd+0x26e>
 8001d5e:	2f00      	cmp	r7, #0
 8001d60:	d07b      	beq.n	8001e5a <__aeabi_dadd+0x6d2>
 8001d62:	4665      	mov	r5, ip
 8001d64:	001e      	movs	r6, r3
 8001d66:	4691      	mov	r9, r2
 8001d68:	e63f      	b.n	80019ea <__aeabi_dadd+0x262>
 8001d6a:	1a81      	subs	r1, r0, r2
 8001d6c:	4688      	mov	r8, r1
 8001d6e:	45c1      	cmp	r9, r8
 8001d70:	41a4      	sbcs	r4, r4
 8001d72:	1af1      	subs	r1, r6, r3
 8001d74:	4264      	negs	r4, r4
 8001d76:	1b09      	subs	r1, r1, r4
 8001d78:	2480      	movs	r4, #128	@ 0x80
 8001d7a:	0424      	lsls	r4, r4, #16
 8001d7c:	4221      	tst	r1, r4
 8001d7e:	d077      	beq.n	8001e70 <__aeabi_dadd+0x6e8>
 8001d80:	1a10      	subs	r0, r2, r0
 8001d82:	4282      	cmp	r2, r0
 8001d84:	4192      	sbcs	r2, r2
 8001d86:	0007      	movs	r7, r0
 8001d88:	1b9e      	subs	r6, r3, r6
 8001d8a:	4252      	negs	r2, r2
 8001d8c:	1ab6      	subs	r6, r6, r2
 8001d8e:	4337      	orrs	r7, r6
 8001d90:	d000      	beq.n	8001d94 <__aeabi_dadd+0x60c>
 8001d92:	e0a0      	b.n	8001ed6 <__aeabi_dadd+0x74e>
 8001d94:	4665      	mov	r5, ip
 8001d96:	2400      	movs	r4, #0
 8001d98:	2600      	movs	r6, #0
 8001d9a:	e63e      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001d9c:	075f      	lsls	r7, r3, #29
 8001d9e:	08d2      	lsrs	r2, r2, #3
 8001da0:	4665      	mov	r5, ip
 8001da2:	4317      	orrs	r7, r2
 8001da4:	08d8      	lsrs	r0, r3, #3
 8001da6:	e653      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001da8:	1881      	adds	r1, r0, r2
 8001daa:	4291      	cmp	r1, r2
 8001dac:	4192      	sbcs	r2, r2
 8001dae:	18f0      	adds	r0, r6, r3
 8001db0:	4252      	negs	r2, r2
 8001db2:	1880      	adds	r0, r0, r2
 8001db4:	0203      	lsls	r3, r0, #8
 8001db6:	d500      	bpl.n	8001dba <__aeabi_dadd+0x632>
 8001db8:	e768      	b.n	8001c8c <__aeabi_dadd+0x504>
 8001dba:	0747      	lsls	r7, r0, #29
 8001dbc:	08c9      	lsrs	r1, r1, #3
 8001dbe:	430f      	orrs	r7, r1
 8001dc0:	08c0      	lsrs	r0, r0, #3
 8001dc2:	2101      	movs	r1, #1
 8001dc4:	e617      	b.n	80019f6 <__aeabi_dadd+0x26e>
 8001dc6:	08d2      	lsrs	r2, r2, #3
 8001dc8:	075f      	lsls	r7, r3, #29
 8001dca:	4317      	orrs	r7, r2
 8001dcc:	08d8      	lsrs	r0, r3, #3
 8001dce:	e63f      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001dd0:	000c      	movs	r4, r1
 8001dd2:	2600      	movs	r6, #0
 8001dd4:	2700      	movs	r7, #0
 8001dd6:	e620      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001dd8:	2900      	cmp	r1, #0
 8001dda:	d156      	bne.n	8001e8a <__aeabi_dadd+0x702>
 8001ddc:	075f      	lsls	r7, r3, #29
 8001dde:	08d2      	lsrs	r2, r2, #3
 8001de0:	4317      	orrs	r7, r2
 8001de2:	08d8      	lsrs	r0, r3, #3
 8001de4:	e634      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001de6:	000c      	movs	r4, r1
 8001de8:	001e      	movs	r6, r3
 8001dea:	08d0      	lsrs	r0, r2, #3
 8001dec:	e629      	b.n	8001a42 <__aeabi_dadd+0x2ba>
 8001dee:	08c1      	lsrs	r1, r0, #3
 8001df0:	0770      	lsls	r0, r6, #29
 8001df2:	4301      	orrs	r1, r0
 8001df4:	08f0      	lsrs	r0, r6, #3
 8001df6:	2f00      	cmp	r7, #0
 8001df8:	d062      	beq.n	8001ec0 <__aeabi_dadd+0x738>
 8001dfa:	2480      	movs	r4, #128	@ 0x80
 8001dfc:	0324      	lsls	r4, r4, #12
 8001dfe:	4220      	tst	r0, r4
 8001e00:	d007      	beq.n	8001e12 <__aeabi_dadd+0x68a>
 8001e02:	08de      	lsrs	r6, r3, #3
 8001e04:	4226      	tst	r6, r4
 8001e06:	d104      	bne.n	8001e12 <__aeabi_dadd+0x68a>
 8001e08:	4665      	mov	r5, ip
 8001e0a:	0030      	movs	r0, r6
 8001e0c:	08d1      	lsrs	r1, r2, #3
 8001e0e:	075b      	lsls	r3, r3, #29
 8001e10:	4319      	orrs	r1, r3
 8001e12:	0f4f      	lsrs	r7, r1, #29
 8001e14:	00c9      	lsls	r1, r1, #3
 8001e16:	08c9      	lsrs	r1, r1, #3
 8001e18:	077f      	lsls	r7, r7, #29
 8001e1a:	430f      	orrs	r7, r1
 8001e1c:	e618      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001e1e:	000c      	movs	r4, r1
 8001e20:	0030      	movs	r0, r6
 8001e22:	3c20      	subs	r4, #32
 8001e24:	40e0      	lsrs	r0, r4
 8001e26:	4684      	mov	ip, r0
 8001e28:	2920      	cmp	r1, #32
 8001e2a:	d005      	beq.n	8001e38 <__aeabi_dadd+0x6b0>
 8001e2c:	2440      	movs	r4, #64	@ 0x40
 8001e2e:	1a61      	subs	r1, r4, r1
 8001e30:	408e      	lsls	r6, r1
 8001e32:	4649      	mov	r1, r9
 8001e34:	4331      	orrs	r1, r6
 8001e36:	4689      	mov	r9, r1
 8001e38:	4648      	mov	r0, r9
 8001e3a:	1e41      	subs	r1, r0, #1
 8001e3c:	4188      	sbcs	r0, r1
 8001e3e:	4661      	mov	r1, ip
 8001e40:	0007      	movs	r7, r0
 8001e42:	430f      	orrs	r7, r1
 8001e44:	e630      	b.n	8001aa8 <__aeabi_dadd+0x320>
 8001e46:	2120      	movs	r1, #32
 8001e48:	2700      	movs	r7, #0
 8001e4a:	1a09      	subs	r1, r1, r0
 8001e4c:	e50e      	b.n	800186c <__aeabi_dadd+0xe4>
 8001e4e:	001e      	movs	r6, r3
 8001e50:	2f00      	cmp	r7, #0
 8001e52:	d000      	beq.n	8001e56 <__aeabi_dadd+0x6ce>
 8001e54:	e522      	b.n	800189c <__aeabi_dadd+0x114>
 8001e56:	2400      	movs	r4, #0
 8001e58:	e758      	b.n	8001d0c <__aeabi_dadd+0x584>
 8001e5a:	2500      	movs	r5, #0
 8001e5c:	2400      	movs	r4, #0
 8001e5e:	2600      	movs	r6, #0
 8001e60:	e5db      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001e62:	46c0      	nop			@ (mov r8, r8)
 8001e64:	000007fe 	.word	0x000007fe
 8001e68:	000007ff 	.word	0x000007ff
 8001e6c:	ff7fffff 	.word	0xff7fffff
 8001e70:	4647      	mov	r7, r8
 8001e72:	430f      	orrs	r7, r1
 8001e74:	d100      	bne.n	8001e78 <__aeabi_dadd+0x6f0>
 8001e76:	e747      	b.n	8001d08 <__aeabi_dadd+0x580>
 8001e78:	000e      	movs	r6, r1
 8001e7a:	46c1      	mov	r9, r8
 8001e7c:	e5b5      	b.n	80019ea <__aeabi_dadd+0x262>
 8001e7e:	08df      	lsrs	r7, r3, #3
 8001e80:	0764      	lsls	r4, r4, #29
 8001e82:	2102      	movs	r1, #2
 8001e84:	4327      	orrs	r7, r4
 8001e86:	0900      	lsrs	r0, r0, #4
 8001e88:	e5b5      	b.n	80019f6 <__aeabi_dadd+0x26e>
 8001e8a:	0019      	movs	r1, r3
 8001e8c:	08c0      	lsrs	r0, r0, #3
 8001e8e:	0777      	lsls	r7, r6, #29
 8001e90:	4307      	orrs	r7, r0
 8001e92:	4311      	orrs	r1, r2
 8001e94:	08f0      	lsrs	r0, r6, #3
 8001e96:	2900      	cmp	r1, #0
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dadd+0x714>
 8001e9a:	e5d9      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001e9c:	2180      	movs	r1, #128	@ 0x80
 8001e9e:	0309      	lsls	r1, r1, #12
 8001ea0:	4208      	tst	r0, r1
 8001ea2:	d007      	beq.n	8001eb4 <__aeabi_dadd+0x72c>
 8001ea4:	08dc      	lsrs	r4, r3, #3
 8001ea6:	420c      	tst	r4, r1
 8001ea8:	d104      	bne.n	8001eb4 <__aeabi_dadd+0x72c>
 8001eaa:	08d2      	lsrs	r2, r2, #3
 8001eac:	075b      	lsls	r3, r3, #29
 8001eae:	431a      	orrs	r2, r3
 8001eb0:	0017      	movs	r7, r2
 8001eb2:	0020      	movs	r0, r4
 8001eb4:	0f7b      	lsrs	r3, r7, #29
 8001eb6:	00ff      	lsls	r7, r7, #3
 8001eb8:	08ff      	lsrs	r7, r7, #3
 8001eba:	075b      	lsls	r3, r3, #29
 8001ebc:	431f      	orrs	r7, r3
 8001ebe:	e5c7      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001ec0:	000f      	movs	r7, r1
 8001ec2:	e5c5      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001ec4:	4b12      	ldr	r3, [pc, #72]	@ (8001f10 <__aeabi_dadd+0x788>)
 8001ec6:	08d2      	lsrs	r2, r2, #3
 8001ec8:	4033      	ands	r3, r6
 8001eca:	075f      	lsls	r7, r3, #29
 8001ecc:	025b      	lsls	r3, r3, #9
 8001ece:	2401      	movs	r4, #1
 8001ed0:	4317      	orrs	r7, r2
 8001ed2:	0b1e      	lsrs	r6, r3, #12
 8001ed4:	e5a1      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001ed6:	4226      	tst	r6, r4
 8001ed8:	d012      	beq.n	8001f00 <__aeabi_dadd+0x778>
 8001eda:	4b0d      	ldr	r3, [pc, #52]	@ (8001f10 <__aeabi_dadd+0x788>)
 8001edc:	4665      	mov	r5, ip
 8001ede:	0002      	movs	r2, r0
 8001ee0:	2401      	movs	r4, #1
 8001ee2:	401e      	ands	r6, r3
 8001ee4:	e4e6      	b.n	80018b4 <__aeabi_dadd+0x12c>
 8001ee6:	0021      	movs	r1, r4
 8001ee8:	e585      	b.n	80019f6 <__aeabi_dadd+0x26e>
 8001eea:	0017      	movs	r7, r2
 8001eec:	e5a8      	b.n	8001a40 <__aeabi_dadd+0x2b8>
 8001eee:	003a      	movs	r2, r7
 8001ef0:	e4d4      	b.n	800189c <__aeabi_dadd+0x114>
 8001ef2:	08db      	lsrs	r3, r3, #3
 8001ef4:	0764      	lsls	r4, r4, #29
 8001ef6:	431c      	orrs	r4, r3
 8001ef8:	0027      	movs	r7, r4
 8001efa:	2102      	movs	r1, #2
 8001efc:	0900      	lsrs	r0, r0, #4
 8001efe:	e57a      	b.n	80019f6 <__aeabi_dadd+0x26e>
 8001f00:	08c0      	lsrs	r0, r0, #3
 8001f02:	0777      	lsls	r7, r6, #29
 8001f04:	4307      	orrs	r7, r0
 8001f06:	4665      	mov	r5, ip
 8001f08:	2100      	movs	r1, #0
 8001f0a:	08f0      	lsrs	r0, r6, #3
 8001f0c:	e573      	b.n	80019f6 <__aeabi_dadd+0x26e>
 8001f0e:	46c0      	nop			@ (mov r8, r8)
 8001f10:	ff7fffff 	.word	0xff7fffff

08001f14 <__aeabi_ddiv>:
 8001f14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f16:	46de      	mov	lr, fp
 8001f18:	4645      	mov	r5, r8
 8001f1a:	4657      	mov	r7, sl
 8001f1c:	464e      	mov	r6, r9
 8001f1e:	b5e0      	push	{r5, r6, r7, lr}
 8001f20:	b087      	sub	sp, #28
 8001f22:	9200      	str	r2, [sp, #0]
 8001f24:	9301      	str	r3, [sp, #4]
 8001f26:	030b      	lsls	r3, r1, #12
 8001f28:	0b1b      	lsrs	r3, r3, #12
 8001f2a:	469b      	mov	fp, r3
 8001f2c:	0fca      	lsrs	r2, r1, #31
 8001f2e:	004b      	lsls	r3, r1, #1
 8001f30:	0004      	movs	r4, r0
 8001f32:	4680      	mov	r8, r0
 8001f34:	0d5b      	lsrs	r3, r3, #21
 8001f36:	9202      	str	r2, [sp, #8]
 8001f38:	d100      	bne.n	8001f3c <__aeabi_ddiv+0x28>
 8001f3a:	e098      	b.n	800206e <__aeabi_ddiv+0x15a>
 8001f3c:	4a7c      	ldr	r2, [pc, #496]	@ (8002130 <__aeabi_ddiv+0x21c>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d037      	beq.n	8001fb2 <__aeabi_ddiv+0x9e>
 8001f42:	4659      	mov	r1, fp
 8001f44:	0f42      	lsrs	r2, r0, #29
 8001f46:	00c9      	lsls	r1, r1, #3
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	2180      	movs	r1, #128	@ 0x80
 8001f4c:	0409      	lsls	r1, r1, #16
 8001f4e:	4311      	orrs	r1, r2
 8001f50:	00c2      	lsls	r2, r0, #3
 8001f52:	4690      	mov	r8, r2
 8001f54:	4a77      	ldr	r2, [pc, #476]	@ (8002134 <__aeabi_ddiv+0x220>)
 8001f56:	4689      	mov	r9, r1
 8001f58:	4692      	mov	sl, r2
 8001f5a:	449a      	add	sl, r3
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	2400      	movs	r4, #0
 8001f60:	9303      	str	r3, [sp, #12]
 8001f62:	9e00      	ldr	r6, [sp, #0]
 8001f64:	9f01      	ldr	r7, [sp, #4]
 8001f66:	033b      	lsls	r3, r7, #12
 8001f68:	0b1b      	lsrs	r3, r3, #12
 8001f6a:	469b      	mov	fp, r3
 8001f6c:	007b      	lsls	r3, r7, #1
 8001f6e:	0030      	movs	r0, r6
 8001f70:	0d5b      	lsrs	r3, r3, #21
 8001f72:	0ffd      	lsrs	r5, r7, #31
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d059      	beq.n	800202c <__aeabi_ddiv+0x118>
 8001f78:	4a6d      	ldr	r2, [pc, #436]	@ (8002130 <__aeabi_ddiv+0x21c>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d048      	beq.n	8002010 <__aeabi_ddiv+0xfc>
 8001f7e:	4659      	mov	r1, fp
 8001f80:	0f72      	lsrs	r2, r6, #29
 8001f82:	00c9      	lsls	r1, r1, #3
 8001f84:	430a      	orrs	r2, r1
 8001f86:	2180      	movs	r1, #128	@ 0x80
 8001f88:	0409      	lsls	r1, r1, #16
 8001f8a:	4311      	orrs	r1, r2
 8001f8c:	468b      	mov	fp, r1
 8001f8e:	4969      	ldr	r1, [pc, #420]	@ (8002134 <__aeabi_ddiv+0x220>)
 8001f90:	00f2      	lsls	r2, r6, #3
 8001f92:	468c      	mov	ip, r1
 8001f94:	4651      	mov	r1, sl
 8001f96:	4463      	add	r3, ip
 8001f98:	1acb      	subs	r3, r1, r3
 8001f9a:	469a      	mov	sl, r3
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	9e02      	ldr	r6, [sp, #8]
 8001fa0:	406e      	eors	r6, r5
 8001fa2:	b2f6      	uxtb	r6, r6
 8001fa4:	2c0f      	cmp	r4, #15
 8001fa6:	d900      	bls.n	8001faa <__aeabi_ddiv+0x96>
 8001fa8:	e0ce      	b.n	8002148 <__aeabi_ddiv+0x234>
 8001faa:	4b63      	ldr	r3, [pc, #396]	@ (8002138 <__aeabi_ddiv+0x224>)
 8001fac:	00a4      	lsls	r4, r4, #2
 8001fae:	591b      	ldr	r3, [r3, r4]
 8001fb0:	469f      	mov	pc, r3
 8001fb2:	465a      	mov	r2, fp
 8001fb4:	4302      	orrs	r2, r0
 8001fb6:	4691      	mov	r9, r2
 8001fb8:	d000      	beq.n	8001fbc <__aeabi_ddiv+0xa8>
 8001fba:	e090      	b.n	80020de <__aeabi_ddiv+0x1ca>
 8001fbc:	469a      	mov	sl, r3
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	4690      	mov	r8, r2
 8001fc2:	2408      	movs	r4, #8
 8001fc4:	9303      	str	r3, [sp, #12]
 8001fc6:	e7cc      	b.n	8001f62 <__aeabi_ddiv+0x4e>
 8001fc8:	46cb      	mov	fp, r9
 8001fca:	4642      	mov	r2, r8
 8001fcc:	9d02      	ldr	r5, [sp, #8]
 8001fce:	9903      	ldr	r1, [sp, #12]
 8001fd0:	2902      	cmp	r1, #2
 8001fd2:	d100      	bne.n	8001fd6 <__aeabi_ddiv+0xc2>
 8001fd4:	e1de      	b.n	8002394 <__aeabi_ddiv+0x480>
 8001fd6:	2903      	cmp	r1, #3
 8001fd8:	d100      	bne.n	8001fdc <__aeabi_ddiv+0xc8>
 8001fda:	e08d      	b.n	80020f8 <__aeabi_ddiv+0x1e4>
 8001fdc:	2901      	cmp	r1, #1
 8001fde:	d000      	beq.n	8001fe2 <__aeabi_ddiv+0xce>
 8001fe0:	e179      	b.n	80022d6 <__aeabi_ddiv+0x3c2>
 8001fe2:	002e      	movs	r6, r5
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	2400      	movs	r4, #0
 8001fea:	4690      	mov	r8, r2
 8001fec:	051b      	lsls	r3, r3, #20
 8001fee:	4323      	orrs	r3, r4
 8001ff0:	07f6      	lsls	r6, r6, #31
 8001ff2:	4333      	orrs	r3, r6
 8001ff4:	4640      	mov	r0, r8
 8001ff6:	0019      	movs	r1, r3
 8001ff8:	b007      	add	sp, #28
 8001ffa:	bcf0      	pop	{r4, r5, r6, r7}
 8001ffc:	46bb      	mov	fp, r7
 8001ffe:	46b2      	mov	sl, r6
 8002000:	46a9      	mov	r9, r5
 8002002:	46a0      	mov	r8, r4
 8002004:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002006:	2200      	movs	r2, #0
 8002008:	2400      	movs	r4, #0
 800200a:	4690      	mov	r8, r2
 800200c:	4b48      	ldr	r3, [pc, #288]	@ (8002130 <__aeabi_ddiv+0x21c>)
 800200e:	e7ed      	b.n	8001fec <__aeabi_ddiv+0xd8>
 8002010:	465a      	mov	r2, fp
 8002012:	9b00      	ldr	r3, [sp, #0]
 8002014:	431a      	orrs	r2, r3
 8002016:	4b49      	ldr	r3, [pc, #292]	@ (800213c <__aeabi_ddiv+0x228>)
 8002018:	469c      	mov	ip, r3
 800201a:	44e2      	add	sl, ip
 800201c:	2a00      	cmp	r2, #0
 800201e:	d159      	bne.n	80020d4 <__aeabi_ddiv+0x1c0>
 8002020:	2302      	movs	r3, #2
 8002022:	431c      	orrs	r4, r3
 8002024:	2300      	movs	r3, #0
 8002026:	2102      	movs	r1, #2
 8002028:	469b      	mov	fp, r3
 800202a:	e7b8      	b.n	8001f9e <__aeabi_ddiv+0x8a>
 800202c:	465a      	mov	r2, fp
 800202e:	9b00      	ldr	r3, [sp, #0]
 8002030:	431a      	orrs	r2, r3
 8002032:	d049      	beq.n	80020c8 <__aeabi_ddiv+0x1b4>
 8002034:	465b      	mov	r3, fp
 8002036:	2b00      	cmp	r3, #0
 8002038:	d100      	bne.n	800203c <__aeabi_ddiv+0x128>
 800203a:	e19c      	b.n	8002376 <__aeabi_ddiv+0x462>
 800203c:	4658      	mov	r0, fp
 800203e:	f001 fb8b 	bl	8003758 <__clzsi2>
 8002042:	0002      	movs	r2, r0
 8002044:	0003      	movs	r3, r0
 8002046:	3a0b      	subs	r2, #11
 8002048:	271d      	movs	r7, #29
 800204a:	9e00      	ldr	r6, [sp, #0]
 800204c:	1aba      	subs	r2, r7, r2
 800204e:	0019      	movs	r1, r3
 8002050:	4658      	mov	r0, fp
 8002052:	40d6      	lsrs	r6, r2
 8002054:	3908      	subs	r1, #8
 8002056:	4088      	lsls	r0, r1
 8002058:	0032      	movs	r2, r6
 800205a:	4302      	orrs	r2, r0
 800205c:	4693      	mov	fp, r2
 800205e:	9a00      	ldr	r2, [sp, #0]
 8002060:	408a      	lsls	r2, r1
 8002062:	4937      	ldr	r1, [pc, #220]	@ (8002140 <__aeabi_ddiv+0x22c>)
 8002064:	4453      	add	r3, sl
 8002066:	468a      	mov	sl, r1
 8002068:	2100      	movs	r1, #0
 800206a:	449a      	add	sl, r3
 800206c:	e797      	b.n	8001f9e <__aeabi_ddiv+0x8a>
 800206e:	465b      	mov	r3, fp
 8002070:	4303      	orrs	r3, r0
 8002072:	4699      	mov	r9, r3
 8002074:	d021      	beq.n	80020ba <__aeabi_ddiv+0x1a6>
 8002076:	465b      	mov	r3, fp
 8002078:	2b00      	cmp	r3, #0
 800207a:	d100      	bne.n	800207e <__aeabi_ddiv+0x16a>
 800207c:	e169      	b.n	8002352 <__aeabi_ddiv+0x43e>
 800207e:	4658      	mov	r0, fp
 8002080:	f001 fb6a 	bl	8003758 <__clzsi2>
 8002084:	230b      	movs	r3, #11
 8002086:	425b      	negs	r3, r3
 8002088:	469c      	mov	ip, r3
 800208a:	0002      	movs	r2, r0
 800208c:	4484      	add	ip, r0
 800208e:	4666      	mov	r6, ip
 8002090:	231d      	movs	r3, #29
 8002092:	1b9b      	subs	r3, r3, r6
 8002094:	0026      	movs	r6, r4
 8002096:	0011      	movs	r1, r2
 8002098:	4658      	mov	r0, fp
 800209a:	40de      	lsrs	r6, r3
 800209c:	3908      	subs	r1, #8
 800209e:	4088      	lsls	r0, r1
 80020a0:	0033      	movs	r3, r6
 80020a2:	4303      	orrs	r3, r0
 80020a4:	4699      	mov	r9, r3
 80020a6:	0023      	movs	r3, r4
 80020a8:	408b      	lsls	r3, r1
 80020aa:	4698      	mov	r8, r3
 80020ac:	4b25      	ldr	r3, [pc, #148]	@ (8002144 <__aeabi_ddiv+0x230>)
 80020ae:	2400      	movs	r4, #0
 80020b0:	1a9b      	subs	r3, r3, r2
 80020b2:	469a      	mov	sl, r3
 80020b4:	2300      	movs	r3, #0
 80020b6:	9303      	str	r3, [sp, #12]
 80020b8:	e753      	b.n	8001f62 <__aeabi_ddiv+0x4e>
 80020ba:	2300      	movs	r3, #0
 80020bc:	4698      	mov	r8, r3
 80020be:	469a      	mov	sl, r3
 80020c0:	3301      	adds	r3, #1
 80020c2:	2404      	movs	r4, #4
 80020c4:	9303      	str	r3, [sp, #12]
 80020c6:	e74c      	b.n	8001f62 <__aeabi_ddiv+0x4e>
 80020c8:	2301      	movs	r3, #1
 80020ca:	431c      	orrs	r4, r3
 80020cc:	2300      	movs	r3, #0
 80020ce:	2101      	movs	r1, #1
 80020d0:	469b      	mov	fp, r3
 80020d2:	e764      	b.n	8001f9e <__aeabi_ddiv+0x8a>
 80020d4:	2303      	movs	r3, #3
 80020d6:	0032      	movs	r2, r6
 80020d8:	2103      	movs	r1, #3
 80020da:	431c      	orrs	r4, r3
 80020dc:	e75f      	b.n	8001f9e <__aeabi_ddiv+0x8a>
 80020de:	469a      	mov	sl, r3
 80020e0:	2303      	movs	r3, #3
 80020e2:	46d9      	mov	r9, fp
 80020e4:	240c      	movs	r4, #12
 80020e6:	9303      	str	r3, [sp, #12]
 80020e8:	e73b      	b.n	8001f62 <__aeabi_ddiv+0x4e>
 80020ea:	2300      	movs	r3, #0
 80020ec:	2480      	movs	r4, #128	@ 0x80
 80020ee:	4698      	mov	r8, r3
 80020f0:	2600      	movs	r6, #0
 80020f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002130 <__aeabi_ddiv+0x21c>)
 80020f4:	0324      	lsls	r4, r4, #12
 80020f6:	e779      	b.n	8001fec <__aeabi_ddiv+0xd8>
 80020f8:	2480      	movs	r4, #128	@ 0x80
 80020fa:	465b      	mov	r3, fp
 80020fc:	0324      	lsls	r4, r4, #12
 80020fe:	431c      	orrs	r4, r3
 8002100:	0324      	lsls	r4, r4, #12
 8002102:	002e      	movs	r6, r5
 8002104:	4690      	mov	r8, r2
 8002106:	4b0a      	ldr	r3, [pc, #40]	@ (8002130 <__aeabi_ddiv+0x21c>)
 8002108:	0b24      	lsrs	r4, r4, #12
 800210a:	e76f      	b.n	8001fec <__aeabi_ddiv+0xd8>
 800210c:	2480      	movs	r4, #128	@ 0x80
 800210e:	464b      	mov	r3, r9
 8002110:	0324      	lsls	r4, r4, #12
 8002112:	4223      	tst	r3, r4
 8002114:	d002      	beq.n	800211c <__aeabi_ddiv+0x208>
 8002116:	465b      	mov	r3, fp
 8002118:	4223      	tst	r3, r4
 800211a:	d0f0      	beq.n	80020fe <__aeabi_ddiv+0x1ea>
 800211c:	2480      	movs	r4, #128	@ 0x80
 800211e:	464b      	mov	r3, r9
 8002120:	0324      	lsls	r4, r4, #12
 8002122:	431c      	orrs	r4, r3
 8002124:	0324      	lsls	r4, r4, #12
 8002126:	9e02      	ldr	r6, [sp, #8]
 8002128:	4b01      	ldr	r3, [pc, #4]	@ (8002130 <__aeabi_ddiv+0x21c>)
 800212a:	0b24      	lsrs	r4, r4, #12
 800212c:	e75e      	b.n	8001fec <__aeabi_ddiv+0xd8>
 800212e:	46c0      	nop			@ (mov r8, r8)
 8002130:	000007ff 	.word	0x000007ff
 8002134:	fffffc01 	.word	0xfffffc01
 8002138:	0800c9c4 	.word	0x0800c9c4
 800213c:	fffff801 	.word	0xfffff801
 8002140:	000003f3 	.word	0x000003f3
 8002144:	fffffc0d 	.word	0xfffffc0d
 8002148:	45cb      	cmp	fp, r9
 800214a:	d200      	bcs.n	800214e <__aeabi_ddiv+0x23a>
 800214c:	e0f8      	b.n	8002340 <__aeabi_ddiv+0x42c>
 800214e:	d100      	bne.n	8002152 <__aeabi_ddiv+0x23e>
 8002150:	e0f3      	b.n	800233a <__aeabi_ddiv+0x426>
 8002152:	2301      	movs	r3, #1
 8002154:	425b      	negs	r3, r3
 8002156:	469c      	mov	ip, r3
 8002158:	4644      	mov	r4, r8
 800215a:	4648      	mov	r0, r9
 800215c:	2500      	movs	r5, #0
 800215e:	44e2      	add	sl, ip
 8002160:	465b      	mov	r3, fp
 8002162:	0e17      	lsrs	r7, r2, #24
 8002164:	021b      	lsls	r3, r3, #8
 8002166:	431f      	orrs	r7, r3
 8002168:	0c19      	lsrs	r1, r3, #16
 800216a:	043b      	lsls	r3, r7, #16
 800216c:	0212      	lsls	r2, r2, #8
 800216e:	9700      	str	r7, [sp, #0]
 8002170:	0c1f      	lsrs	r7, r3, #16
 8002172:	4691      	mov	r9, r2
 8002174:	9102      	str	r1, [sp, #8]
 8002176:	9703      	str	r7, [sp, #12]
 8002178:	f7fe f868 	bl	800024c <__aeabi_uidivmod>
 800217c:	0002      	movs	r2, r0
 800217e:	437a      	muls	r2, r7
 8002180:	040b      	lsls	r3, r1, #16
 8002182:	0c21      	lsrs	r1, r4, #16
 8002184:	4680      	mov	r8, r0
 8002186:	4319      	orrs	r1, r3
 8002188:	428a      	cmp	r2, r1
 800218a:	d909      	bls.n	80021a0 <__aeabi_ddiv+0x28c>
 800218c:	9f00      	ldr	r7, [sp, #0]
 800218e:	2301      	movs	r3, #1
 8002190:	46bc      	mov	ip, r7
 8002192:	425b      	negs	r3, r3
 8002194:	4461      	add	r1, ip
 8002196:	469c      	mov	ip, r3
 8002198:	44e0      	add	r8, ip
 800219a:	428f      	cmp	r7, r1
 800219c:	d800      	bhi.n	80021a0 <__aeabi_ddiv+0x28c>
 800219e:	e15c      	b.n	800245a <__aeabi_ddiv+0x546>
 80021a0:	1a88      	subs	r0, r1, r2
 80021a2:	9902      	ldr	r1, [sp, #8]
 80021a4:	f7fe f852 	bl	800024c <__aeabi_uidivmod>
 80021a8:	9a03      	ldr	r2, [sp, #12]
 80021aa:	0424      	lsls	r4, r4, #16
 80021ac:	4342      	muls	r2, r0
 80021ae:	0409      	lsls	r1, r1, #16
 80021b0:	0c24      	lsrs	r4, r4, #16
 80021b2:	0003      	movs	r3, r0
 80021b4:	430c      	orrs	r4, r1
 80021b6:	42a2      	cmp	r2, r4
 80021b8:	d906      	bls.n	80021c8 <__aeabi_ddiv+0x2b4>
 80021ba:	9900      	ldr	r1, [sp, #0]
 80021bc:	3b01      	subs	r3, #1
 80021be:	468c      	mov	ip, r1
 80021c0:	4464      	add	r4, ip
 80021c2:	42a1      	cmp	r1, r4
 80021c4:	d800      	bhi.n	80021c8 <__aeabi_ddiv+0x2b4>
 80021c6:	e142      	b.n	800244e <__aeabi_ddiv+0x53a>
 80021c8:	1aa0      	subs	r0, r4, r2
 80021ca:	4642      	mov	r2, r8
 80021cc:	0412      	lsls	r2, r2, #16
 80021ce:	431a      	orrs	r2, r3
 80021d0:	4693      	mov	fp, r2
 80021d2:	464b      	mov	r3, r9
 80021d4:	4659      	mov	r1, fp
 80021d6:	0c1b      	lsrs	r3, r3, #16
 80021d8:	001f      	movs	r7, r3
 80021da:	9304      	str	r3, [sp, #16]
 80021dc:	040b      	lsls	r3, r1, #16
 80021de:	4649      	mov	r1, r9
 80021e0:	0409      	lsls	r1, r1, #16
 80021e2:	0c09      	lsrs	r1, r1, #16
 80021e4:	000c      	movs	r4, r1
 80021e6:	0c1b      	lsrs	r3, r3, #16
 80021e8:	435c      	muls	r4, r3
 80021ea:	0c12      	lsrs	r2, r2, #16
 80021ec:	437b      	muls	r3, r7
 80021ee:	4688      	mov	r8, r1
 80021f0:	4351      	muls	r1, r2
 80021f2:	437a      	muls	r2, r7
 80021f4:	0c27      	lsrs	r7, r4, #16
 80021f6:	46bc      	mov	ip, r7
 80021f8:	185b      	adds	r3, r3, r1
 80021fa:	4463      	add	r3, ip
 80021fc:	4299      	cmp	r1, r3
 80021fe:	d903      	bls.n	8002208 <__aeabi_ddiv+0x2f4>
 8002200:	2180      	movs	r1, #128	@ 0x80
 8002202:	0249      	lsls	r1, r1, #9
 8002204:	468c      	mov	ip, r1
 8002206:	4462      	add	r2, ip
 8002208:	0c19      	lsrs	r1, r3, #16
 800220a:	0424      	lsls	r4, r4, #16
 800220c:	041b      	lsls	r3, r3, #16
 800220e:	0c24      	lsrs	r4, r4, #16
 8002210:	188a      	adds	r2, r1, r2
 8002212:	191c      	adds	r4, r3, r4
 8002214:	4290      	cmp	r0, r2
 8002216:	d302      	bcc.n	800221e <__aeabi_ddiv+0x30a>
 8002218:	d116      	bne.n	8002248 <__aeabi_ddiv+0x334>
 800221a:	42a5      	cmp	r5, r4
 800221c:	d214      	bcs.n	8002248 <__aeabi_ddiv+0x334>
 800221e:	465b      	mov	r3, fp
 8002220:	9f00      	ldr	r7, [sp, #0]
 8002222:	3b01      	subs	r3, #1
 8002224:	444d      	add	r5, r9
 8002226:	9305      	str	r3, [sp, #20]
 8002228:	454d      	cmp	r5, r9
 800222a:	419b      	sbcs	r3, r3
 800222c:	46bc      	mov	ip, r7
 800222e:	425b      	negs	r3, r3
 8002230:	4463      	add	r3, ip
 8002232:	18c0      	adds	r0, r0, r3
 8002234:	4287      	cmp	r7, r0
 8002236:	d300      	bcc.n	800223a <__aeabi_ddiv+0x326>
 8002238:	e102      	b.n	8002440 <__aeabi_ddiv+0x52c>
 800223a:	4282      	cmp	r2, r0
 800223c:	d900      	bls.n	8002240 <__aeabi_ddiv+0x32c>
 800223e:	e129      	b.n	8002494 <__aeabi_ddiv+0x580>
 8002240:	d100      	bne.n	8002244 <__aeabi_ddiv+0x330>
 8002242:	e124      	b.n	800248e <__aeabi_ddiv+0x57a>
 8002244:	9b05      	ldr	r3, [sp, #20]
 8002246:	469b      	mov	fp, r3
 8002248:	1b2c      	subs	r4, r5, r4
 800224a:	42a5      	cmp	r5, r4
 800224c:	41ad      	sbcs	r5, r5
 800224e:	9b00      	ldr	r3, [sp, #0]
 8002250:	1a80      	subs	r0, r0, r2
 8002252:	426d      	negs	r5, r5
 8002254:	1b40      	subs	r0, r0, r5
 8002256:	4283      	cmp	r3, r0
 8002258:	d100      	bne.n	800225c <__aeabi_ddiv+0x348>
 800225a:	e10f      	b.n	800247c <__aeabi_ddiv+0x568>
 800225c:	9902      	ldr	r1, [sp, #8]
 800225e:	f7fd fff5 	bl	800024c <__aeabi_uidivmod>
 8002262:	9a03      	ldr	r2, [sp, #12]
 8002264:	040b      	lsls	r3, r1, #16
 8002266:	4342      	muls	r2, r0
 8002268:	0c21      	lsrs	r1, r4, #16
 800226a:	0005      	movs	r5, r0
 800226c:	4319      	orrs	r1, r3
 800226e:	428a      	cmp	r2, r1
 8002270:	d900      	bls.n	8002274 <__aeabi_ddiv+0x360>
 8002272:	e0cb      	b.n	800240c <__aeabi_ddiv+0x4f8>
 8002274:	1a88      	subs	r0, r1, r2
 8002276:	9902      	ldr	r1, [sp, #8]
 8002278:	f7fd ffe8 	bl	800024c <__aeabi_uidivmod>
 800227c:	9a03      	ldr	r2, [sp, #12]
 800227e:	0424      	lsls	r4, r4, #16
 8002280:	4342      	muls	r2, r0
 8002282:	0409      	lsls	r1, r1, #16
 8002284:	0c24      	lsrs	r4, r4, #16
 8002286:	0003      	movs	r3, r0
 8002288:	430c      	orrs	r4, r1
 800228a:	42a2      	cmp	r2, r4
 800228c:	d900      	bls.n	8002290 <__aeabi_ddiv+0x37c>
 800228e:	e0ca      	b.n	8002426 <__aeabi_ddiv+0x512>
 8002290:	4641      	mov	r1, r8
 8002292:	1aa4      	subs	r4, r4, r2
 8002294:	042a      	lsls	r2, r5, #16
 8002296:	431a      	orrs	r2, r3
 8002298:	9f04      	ldr	r7, [sp, #16]
 800229a:	0413      	lsls	r3, r2, #16
 800229c:	0c1b      	lsrs	r3, r3, #16
 800229e:	4359      	muls	r1, r3
 80022a0:	4640      	mov	r0, r8
 80022a2:	437b      	muls	r3, r7
 80022a4:	469c      	mov	ip, r3
 80022a6:	0c15      	lsrs	r5, r2, #16
 80022a8:	4368      	muls	r0, r5
 80022aa:	0c0b      	lsrs	r3, r1, #16
 80022ac:	4484      	add	ip, r0
 80022ae:	4463      	add	r3, ip
 80022b0:	437d      	muls	r5, r7
 80022b2:	4298      	cmp	r0, r3
 80022b4:	d903      	bls.n	80022be <__aeabi_ddiv+0x3aa>
 80022b6:	2080      	movs	r0, #128	@ 0x80
 80022b8:	0240      	lsls	r0, r0, #9
 80022ba:	4684      	mov	ip, r0
 80022bc:	4465      	add	r5, ip
 80022be:	0c18      	lsrs	r0, r3, #16
 80022c0:	0409      	lsls	r1, r1, #16
 80022c2:	041b      	lsls	r3, r3, #16
 80022c4:	0c09      	lsrs	r1, r1, #16
 80022c6:	1940      	adds	r0, r0, r5
 80022c8:	185b      	adds	r3, r3, r1
 80022ca:	4284      	cmp	r4, r0
 80022cc:	d327      	bcc.n	800231e <__aeabi_ddiv+0x40a>
 80022ce:	d023      	beq.n	8002318 <__aeabi_ddiv+0x404>
 80022d0:	2301      	movs	r3, #1
 80022d2:	0035      	movs	r5, r6
 80022d4:	431a      	orrs	r2, r3
 80022d6:	4b94      	ldr	r3, [pc, #592]	@ (8002528 <__aeabi_ddiv+0x614>)
 80022d8:	4453      	add	r3, sl
 80022da:	2b00      	cmp	r3, #0
 80022dc:	dd60      	ble.n	80023a0 <__aeabi_ddiv+0x48c>
 80022de:	0751      	lsls	r1, r2, #29
 80022e0:	d000      	beq.n	80022e4 <__aeabi_ddiv+0x3d0>
 80022e2:	e086      	b.n	80023f2 <__aeabi_ddiv+0x4de>
 80022e4:	002e      	movs	r6, r5
 80022e6:	08d1      	lsrs	r1, r2, #3
 80022e8:	465a      	mov	r2, fp
 80022ea:	01d2      	lsls	r2, r2, #7
 80022ec:	d506      	bpl.n	80022fc <__aeabi_ddiv+0x3e8>
 80022ee:	465a      	mov	r2, fp
 80022f0:	4b8e      	ldr	r3, [pc, #568]	@ (800252c <__aeabi_ddiv+0x618>)
 80022f2:	401a      	ands	r2, r3
 80022f4:	2380      	movs	r3, #128	@ 0x80
 80022f6:	4693      	mov	fp, r2
 80022f8:	00db      	lsls	r3, r3, #3
 80022fa:	4453      	add	r3, sl
 80022fc:	4a8c      	ldr	r2, [pc, #560]	@ (8002530 <__aeabi_ddiv+0x61c>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	dd00      	ble.n	8002304 <__aeabi_ddiv+0x3f0>
 8002302:	e680      	b.n	8002006 <__aeabi_ddiv+0xf2>
 8002304:	465a      	mov	r2, fp
 8002306:	0752      	lsls	r2, r2, #29
 8002308:	430a      	orrs	r2, r1
 800230a:	4690      	mov	r8, r2
 800230c:	465a      	mov	r2, fp
 800230e:	055b      	lsls	r3, r3, #21
 8002310:	0254      	lsls	r4, r2, #9
 8002312:	0b24      	lsrs	r4, r4, #12
 8002314:	0d5b      	lsrs	r3, r3, #21
 8002316:	e669      	b.n	8001fec <__aeabi_ddiv+0xd8>
 8002318:	0035      	movs	r5, r6
 800231a:	2b00      	cmp	r3, #0
 800231c:	d0db      	beq.n	80022d6 <__aeabi_ddiv+0x3c2>
 800231e:	9d00      	ldr	r5, [sp, #0]
 8002320:	1e51      	subs	r1, r2, #1
 8002322:	46ac      	mov	ip, r5
 8002324:	4464      	add	r4, ip
 8002326:	42ac      	cmp	r4, r5
 8002328:	d200      	bcs.n	800232c <__aeabi_ddiv+0x418>
 800232a:	e09e      	b.n	800246a <__aeabi_ddiv+0x556>
 800232c:	4284      	cmp	r4, r0
 800232e:	d200      	bcs.n	8002332 <__aeabi_ddiv+0x41e>
 8002330:	e0e1      	b.n	80024f6 <__aeabi_ddiv+0x5e2>
 8002332:	d100      	bne.n	8002336 <__aeabi_ddiv+0x422>
 8002334:	e0ee      	b.n	8002514 <__aeabi_ddiv+0x600>
 8002336:	000a      	movs	r2, r1
 8002338:	e7ca      	b.n	80022d0 <__aeabi_ddiv+0x3bc>
 800233a:	4542      	cmp	r2, r8
 800233c:	d900      	bls.n	8002340 <__aeabi_ddiv+0x42c>
 800233e:	e708      	b.n	8002152 <__aeabi_ddiv+0x23e>
 8002340:	464b      	mov	r3, r9
 8002342:	07dc      	lsls	r4, r3, #31
 8002344:	0858      	lsrs	r0, r3, #1
 8002346:	4643      	mov	r3, r8
 8002348:	085b      	lsrs	r3, r3, #1
 800234a:	431c      	orrs	r4, r3
 800234c:	4643      	mov	r3, r8
 800234e:	07dd      	lsls	r5, r3, #31
 8002350:	e706      	b.n	8002160 <__aeabi_ddiv+0x24c>
 8002352:	f001 fa01 	bl	8003758 <__clzsi2>
 8002356:	2315      	movs	r3, #21
 8002358:	469c      	mov	ip, r3
 800235a:	4484      	add	ip, r0
 800235c:	0002      	movs	r2, r0
 800235e:	4663      	mov	r3, ip
 8002360:	3220      	adds	r2, #32
 8002362:	2b1c      	cmp	r3, #28
 8002364:	dc00      	bgt.n	8002368 <__aeabi_ddiv+0x454>
 8002366:	e692      	b.n	800208e <__aeabi_ddiv+0x17a>
 8002368:	0023      	movs	r3, r4
 800236a:	3808      	subs	r0, #8
 800236c:	4083      	lsls	r3, r0
 800236e:	4699      	mov	r9, r3
 8002370:	2300      	movs	r3, #0
 8002372:	4698      	mov	r8, r3
 8002374:	e69a      	b.n	80020ac <__aeabi_ddiv+0x198>
 8002376:	f001 f9ef 	bl	8003758 <__clzsi2>
 800237a:	0002      	movs	r2, r0
 800237c:	0003      	movs	r3, r0
 800237e:	3215      	adds	r2, #21
 8002380:	3320      	adds	r3, #32
 8002382:	2a1c      	cmp	r2, #28
 8002384:	dc00      	bgt.n	8002388 <__aeabi_ddiv+0x474>
 8002386:	e65f      	b.n	8002048 <__aeabi_ddiv+0x134>
 8002388:	9900      	ldr	r1, [sp, #0]
 800238a:	3808      	subs	r0, #8
 800238c:	4081      	lsls	r1, r0
 800238e:	2200      	movs	r2, #0
 8002390:	468b      	mov	fp, r1
 8002392:	e666      	b.n	8002062 <__aeabi_ddiv+0x14e>
 8002394:	2200      	movs	r2, #0
 8002396:	002e      	movs	r6, r5
 8002398:	2400      	movs	r4, #0
 800239a:	4690      	mov	r8, r2
 800239c:	4b65      	ldr	r3, [pc, #404]	@ (8002534 <__aeabi_ddiv+0x620>)
 800239e:	e625      	b.n	8001fec <__aeabi_ddiv+0xd8>
 80023a0:	002e      	movs	r6, r5
 80023a2:	2101      	movs	r1, #1
 80023a4:	1ac9      	subs	r1, r1, r3
 80023a6:	2938      	cmp	r1, #56	@ 0x38
 80023a8:	dd00      	ble.n	80023ac <__aeabi_ddiv+0x498>
 80023aa:	e61b      	b.n	8001fe4 <__aeabi_ddiv+0xd0>
 80023ac:	291f      	cmp	r1, #31
 80023ae:	dc7e      	bgt.n	80024ae <__aeabi_ddiv+0x59a>
 80023b0:	4861      	ldr	r0, [pc, #388]	@ (8002538 <__aeabi_ddiv+0x624>)
 80023b2:	0014      	movs	r4, r2
 80023b4:	4450      	add	r0, sl
 80023b6:	465b      	mov	r3, fp
 80023b8:	4082      	lsls	r2, r0
 80023ba:	4083      	lsls	r3, r0
 80023bc:	40cc      	lsrs	r4, r1
 80023be:	1e50      	subs	r0, r2, #1
 80023c0:	4182      	sbcs	r2, r0
 80023c2:	4323      	orrs	r3, r4
 80023c4:	431a      	orrs	r2, r3
 80023c6:	465b      	mov	r3, fp
 80023c8:	40cb      	lsrs	r3, r1
 80023ca:	0751      	lsls	r1, r2, #29
 80023cc:	d009      	beq.n	80023e2 <__aeabi_ddiv+0x4ce>
 80023ce:	210f      	movs	r1, #15
 80023d0:	4011      	ands	r1, r2
 80023d2:	2904      	cmp	r1, #4
 80023d4:	d005      	beq.n	80023e2 <__aeabi_ddiv+0x4ce>
 80023d6:	1d11      	adds	r1, r2, #4
 80023d8:	4291      	cmp	r1, r2
 80023da:	4192      	sbcs	r2, r2
 80023dc:	4252      	negs	r2, r2
 80023de:	189b      	adds	r3, r3, r2
 80023e0:	000a      	movs	r2, r1
 80023e2:	0219      	lsls	r1, r3, #8
 80023e4:	d400      	bmi.n	80023e8 <__aeabi_ddiv+0x4d4>
 80023e6:	e09b      	b.n	8002520 <__aeabi_ddiv+0x60c>
 80023e8:	2200      	movs	r2, #0
 80023ea:	2301      	movs	r3, #1
 80023ec:	2400      	movs	r4, #0
 80023ee:	4690      	mov	r8, r2
 80023f0:	e5fc      	b.n	8001fec <__aeabi_ddiv+0xd8>
 80023f2:	210f      	movs	r1, #15
 80023f4:	4011      	ands	r1, r2
 80023f6:	2904      	cmp	r1, #4
 80023f8:	d100      	bne.n	80023fc <__aeabi_ddiv+0x4e8>
 80023fa:	e773      	b.n	80022e4 <__aeabi_ddiv+0x3d0>
 80023fc:	1d11      	adds	r1, r2, #4
 80023fe:	4291      	cmp	r1, r2
 8002400:	4192      	sbcs	r2, r2
 8002402:	4252      	negs	r2, r2
 8002404:	002e      	movs	r6, r5
 8002406:	08c9      	lsrs	r1, r1, #3
 8002408:	4493      	add	fp, r2
 800240a:	e76d      	b.n	80022e8 <__aeabi_ddiv+0x3d4>
 800240c:	9b00      	ldr	r3, [sp, #0]
 800240e:	3d01      	subs	r5, #1
 8002410:	469c      	mov	ip, r3
 8002412:	4461      	add	r1, ip
 8002414:	428b      	cmp	r3, r1
 8002416:	d900      	bls.n	800241a <__aeabi_ddiv+0x506>
 8002418:	e72c      	b.n	8002274 <__aeabi_ddiv+0x360>
 800241a:	428a      	cmp	r2, r1
 800241c:	d800      	bhi.n	8002420 <__aeabi_ddiv+0x50c>
 800241e:	e729      	b.n	8002274 <__aeabi_ddiv+0x360>
 8002420:	1e85      	subs	r5, r0, #2
 8002422:	4461      	add	r1, ip
 8002424:	e726      	b.n	8002274 <__aeabi_ddiv+0x360>
 8002426:	9900      	ldr	r1, [sp, #0]
 8002428:	3b01      	subs	r3, #1
 800242a:	468c      	mov	ip, r1
 800242c:	4464      	add	r4, ip
 800242e:	42a1      	cmp	r1, r4
 8002430:	d900      	bls.n	8002434 <__aeabi_ddiv+0x520>
 8002432:	e72d      	b.n	8002290 <__aeabi_ddiv+0x37c>
 8002434:	42a2      	cmp	r2, r4
 8002436:	d800      	bhi.n	800243a <__aeabi_ddiv+0x526>
 8002438:	e72a      	b.n	8002290 <__aeabi_ddiv+0x37c>
 800243a:	1e83      	subs	r3, r0, #2
 800243c:	4464      	add	r4, ip
 800243e:	e727      	b.n	8002290 <__aeabi_ddiv+0x37c>
 8002440:	4287      	cmp	r7, r0
 8002442:	d000      	beq.n	8002446 <__aeabi_ddiv+0x532>
 8002444:	e6fe      	b.n	8002244 <__aeabi_ddiv+0x330>
 8002446:	45a9      	cmp	r9, r5
 8002448:	d900      	bls.n	800244c <__aeabi_ddiv+0x538>
 800244a:	e6fb      	b.n	8002244 <__aeabi_ddiv+0x330>
 800244c:	e6f5      	b.n	800223a <__aeabi_ddiv+0x326>
 800244e:	42a2      	cmp	r2, r4
 8002450:	d800      	bhi.n	8002454 <__aeabi_ddiv+0x540>
 8002452:	e6b9      	b.n	80021c8 <__aeabi_ddiv+0x2b4>
 8002454:	1e83      	subs	r3, r0, #2
 8002456:	4464      	add	r4, ip
 8002458:	e6b6      	b.n	80021c8 <__aeabi_ddiv+0x2b4>
 800245a:	428a      	cmp	r2, r1
 800245c:	d800      	bhi.n	8002460 <__aeabi_ddiv+0x54c>
 800245e:	e69f      	b.n	80021a0 <__aeabi_ddiv+0x28c>
 8002460:	46bc      	mov	ip, r7
 8002462:	1e83      	subs	r3, r0, #2
 8002464:	4698      	mov	r8, r3
 8002466:	4461      	add	r1, ip
 8002468:	e69a      	b.n	80021a0 <__aeabi_ddiv+0x28c>
 800246a:	000a      	movs	r2, r1
 800246c:	4284      	cmp	r4, r0
 800246e:	d000      	beq.n	8002472 <__aeabi_ddiv+0x55e>
 8002470:	e72e      	b.n	80022d0 <__aeabi_ddiv+0x3bc>
 8002472:	454b      	cmp	r3, r9
 8002474:	d000      	beq.n	8002478 <__aeabi_ddiv+0x564>
 8002476:	e72b      	b.n	80022d0 <__aeabi_ddiv+0x3bc>
 8002478:	0035      	movs	r5, r6
 800247a:	e72c      	b.n	80022d6 <__aeabi_ddiv+0x3c2>
 800247c:	4b2a      	ldr	r3, [pc, #168]	@ (8002528 <__aeabi_ddiv+0x614>)
 800247e:	4a2f      	ldr	r2, [pc, #188]	@ (800253c <__aeabi_ddiv+0x628>)
 8002480:	4453      	add	r3, sl
 8002482:	4592      	cmp	sl, r2
 8002484:	db43      	blt.n	800250e <__aeabi_ddiv+0x5fa>
 8002486:	2201      	movs	r2, #1
 8002488:	2100      	movs	r1, #0
 800248a:	4493      	add	fp, r2
 800248c:	e72c      	b.n	80022e8 <__aeabi_ddiv+0x3d4>
 800248e:	42ac      	cmp	r4, r5
 8002490:	d800      	bhi.n	8002494 <__aeabi_ddiv+0x580>
 8002492:	e6d7      	b.n	8002244 <__aeabi_ddiv+0x330>
 8002494:	2302      	movs	r3, #2
 8002496:	425b      	negs	r3, r3
 8002498:	469c      	mov	ip, r3
 800249a:	9900      	ldr	r1, [sp, #0]
 800249c:	444d      	add	r5, r9
 800249e:	454d      	cmp	r5, r9
 80024a0:	419b      	sbcs	r3, r3
 80024a2:	44e3      	add	fp, ip
 80024a4:	468c      	mov	ip, r1
 80024a6:	425b      	negs	r3, r3
 80024a8:	4463      	add	r3, ip
 80024aa:	18c0      	adds	r0, r0, r3
 80024ac:	e6cc      	b.n	8002248 <__aeabi_ddiv+0x334>
 80024ae:	201f      	movs	r0, #31
 80024b0:	4240      	negs	r0, r0
 80024b2:	1ac3      	subs	r3, r0, r3
 80024b4:	4658      	mov	r0, fp
 80024b6:	40d8      	lsrs	r0, r3
 80024b8:	2920      	cmp	r1, #32
 80024ba:	d004      	beq.n	80024c6 <__aeabi_ddiv+0x5b2>
 80024bc:	4659      	mov	r1, fp
 80024be:	4b20      	ldr	r3, [pc, #128]	@ (8002540 <__aeabi_ddiv+0x62c>)
 80024c0:	4453      	add	r3, sl
 80024c2:	4099      	lsls	r1, r3
 80024c4:	430a      	orrs	r2, r1
 80024c6:	1e53      	subs	r3, r2, #1
 80024c8:	419a      	sbcs	r2, r3
 80024ca:	2307      	movs	r3, #7
 80024cc:	0019      	movs	r1, r3
 80024ce:	4302      	orrs	r2, r0
 80024d0:	2400      	movs	r4, #0
 80024d2:	4011      	ands	r1, r2
 80024d4:	4213      	tst	r3, r2
 80024d6:	d009      	beq.n	80024ec <__aeabi_ddiv+0x5d8>
 80024d8:	3308      	adds	r3, #8
 80024da:	4013      	ands	r3, r2
 80024dc:	2b04      	cmp	r3, #4
 80024de:	d01d      	beq.n	800251c <__aeabi_ddiv+0x608>
 80024e0:	1d13      	adds	r3, r2, #4
 80024e2:	4293      	cmp	r3, r2
 80024e4:	4189      	sbcs	r1, r1
 80024e6:	001a      	movs	r2, r3
 80024e8:	4249      	negs	r1, r1
 80024ea:	0749      	lsls	r1, r1, #29
 80024ec:	08d2      	lsrs	r2, r2, #3
 80024ee:	430a      	orrs	r2, r1
 80024f0:	4690      	mov	r8, r2
 80024f2:	2300      	movs	r3, #0
 80024f4:	e57a      	b.n	8001fec <__aeabi_ddiv+0xd8>
 80024f6:	4649      	mov	r1, r9
 80024f8:	9f00      	ldr	r7, [sp, #0]
 80024fa:	004d      	lsls	r5, r1, #1
 80024fc:	454d      	cmp	r5, r9
 80024fe:	4189      	sbcs	r1, r1
 8002500:	46bc      	mov	ip, r7
 8002502:	4249      	negs	r1, r1
 8002504:	4461      	add	r1, ip
 8002506:	46a9      	mov	r9, r5
 8002508:	3a02      	subs	r2, #2
 800250a:	1864      	adds	r4, r4, r1
 800250c:	e7ae      	b.n	800246c <__aeabi_ddiv+0x558>
 800250e:	2201      	movs	r2, #1
 8002510:	4252      	negs	r2, r2
 8002512:	e746      	b.n	80023a2 <__aeabi_ddiv+0x48e>
 8002514:	4599      	cmp	r9, r3
 8002516:	d3ee      	bcc.n	80024f6 <__aeabi_ddiv+0x5e2>
 8002518:	000a      	movs	r2, r1
 800251a:	e7aa      	b.n	8002472 <__aeabi_ddiv+0x55e>
 800251c:	2100      	movs	r1, #0
 800251e:	e7e5      	b.n	80024ec <__aeabi_ddiv+0x5d8>
 8002520:	0759      	lsls	r1, r3, #29
 8002522:	025b      	lsls	r3, r3, #9
 8002524:	0b1c      	lsrs	r4, r3, #12
 8002526:	e7e1      	b.n	80024ec <__aeabi_ddiv+0x5d8>
 8002528:	000003ff 	.word	0x000003ff
 800252c:	feffffff 	.word	0xfeffffff
 8002530:	000007fe 	.word	0x000007fe
 8002534:	000007ff 	.word	0x000007ff
 8002538:	0000041e 	.word	0x0000041e
 800253c:	fffffc02 	.word	0xfffffc02
 8002540:	0000043e 	.word	0x0000043e

08002544 <__eqdf2>:
 8002544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002546:	4657      	mov	r7, sl
 8002548:	46de      	mov	lr, fp
 800254a:	464e      	mov	r6, r9
 800254c:	4645      	mov	r5, r8
 800254e:	b5e0      	push	{r5, r6, r7, lr}
 8002550:	000d      	movs	r5, r1
 8002552:	0004      	movs	r4, r0
 8002554:	0fe8      	lsrs	r0, r5, #31
 8002556:	4683      	mov	fp, r0
 8002558:	0309      	lsls	r1, r1, #12
 800255a:	0fd8      	lsrs	r0, r3, #31
 800255c:	0b09      	lsrs	r1, r1, #12
 800255e:	4682      	mov	sl, r0
 8002560:	4819      	ldr	r0, [pc, #100]	@ (80025c8 <__eqdf2+0x84>)
 8002562:	468c      	mov	ip, r1
 8002564:	031f      	lsls	r7, r3, #12
 8002566:	0069      	lsls	r1, r5, #1
 8002568:	005e      	lsls	r6, r3, #1
 800256a:	0d49      	lsrs	r1, r1, #21
 800256c:	0b3f      	lsrs	r7, r7, #12
 800256e:	0d76      	lsrs	r6, r6, #21
 8002570:	4281      	cmp	r1, r0
 8002572:	d018      	beq.n	80025a6 <__eqdf2+0x62>
 8002574:	4286      	cmp	r6, r0
 8002576:	d00f      	beq.n	8002598 <__eqdf2+0x54>
 8002578:	2001      	movs	r0, #1
 800257a:	42b1      	cmp	r1, r6
 800257c:	d10d      	bne.n	800259a <__eqdf2+0x56>
 800257e:	45bc      	cmp	ip, r7
 8002580:	d10b      	bne.n	800259a <__eqdf2+0x56>
 8002582:	4294      	cmp	r4, r2
 8002584:	d109      	bne.n	800259a <__eqdf2+0x56>
 8002586:	45d3      	cmp	fp, sl
 8002588:	d01c      	beq.n	80025c4 <__eqdf2+0x80>
 800258a:	2900      	cmp	r1, #0
 800258c:	d105      	bne.n	800259a <__eqdf2+0x56>
 800258e:	4660      	mov	r0, ip
 8002590:	4320      	orrs	r0, r4
 8002592:	1e43      	subs	r3, r0, #1
 8002594:	4198      	sbcs	r0, r3
 8002596:	e000      	b.n	800259a <__eqdf2+0x56>
 8002598:	2001      	movs	r0, #1
 800259a:	bcf0      	pop	{r4, r5, r6, r7}
 800259c:	46bb      	mov	fp, r7
 800259e:	46b2      	mov	sl, r6
 80025a0:	46a9      	mov	r9, r5
 80025a2:	46a0      	mov	r8, r4
 80025a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025a6:	2001      	movs	r0, #1
 80025a8:	428e      	cmp	r6, r1
 80025aa:	d1f6      	bne.n	800259a <__eqdf2+0x56>
 80025ac:	4661      	mov	r1, ip
 80025ae:	4339      	orrs	r1, r7
 80025b0:	000f      	movs	r7, r1
 80025b2:	4317      	orrs	r7, r2
 80025b4:	4327      	orrs	r7, r4
 80025b6:	d1f0      	bne.n	800259a <__eqdf2+0x56>
 80025b8:	465b      	mov	r3, fp
 80025ba:	4652      	mov	r2, sl
 80025bc:	1a98      	subs	r0, r3, r2
 80025be:	1e43      	subs	r3, r0, #1
 80025c0:	4198      	sbcs	r0, r3
 80025c2:	e7ea      	b.n	800259a <__eqdf2+0x56>
 80025c4:	2000      	movs	r0, #0
 80025c6:	e7e8      	b.n	800259a <__eqdf2+0x56>
 80025c8:	000007ff 	.word	0x000007ff

080025cc <__gedf2>:
 80025cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ce:	4657      	mov	r7, sl
 80025d0:	464e      	mov	r6, r9
 80025d2:	4645      	mov	r5, r8
 80025d4:	46de      	mov	lr, fp
 80025d6:	b5e0      	push	{r5, r6, r7, lr}
 80025d8:	000d      	movs	r5, r1
 80025da:	030e      	lsls	r6, r1, #12
 80025dc:	0049      	lsls	r1, r1, #1
 80025de:	0d49      	lsrs	r1, r1, #21
 80025e0:	468a      	mov	sl, r1
 80025e2:	0fdf      	lsrs	r7, r3, #31
 80025e4:	0fe9      	lsrs	r1, r5, #31
 80025e6:	46bc      	mov	ip, r7
 80025e8:	b083      	sub	sp, #12
 80025ea:	4f2f      	ldr	r7, [pc, #188]	@ (80026a8 <__gedf2+0xdc>)
 80025ec:	0004      	movs	r4, r0
 80025ee:	4680      	mov	r8, r0
 80025f0:	9101      	str	r1, [sp, #4]
 80025f2:	0058      	lsls	r0, r3, #1
 80025f4:	0319      	lsls	r1, r3, #12
 80025f6:	4691      	mov	r9, r2
 80025f8:	0b36      	lsrs	r6, r6, #12
 80025fa:	0b09      	lsrs	r1, r1, #12
 80025fc:	0d40      	lsrs	r0, r0, #21
 80025fe:	45ba      	cmp	sl, r7
 8002600:	d01d      	beq.n	800263e <__gedf2+0x72>
 8002602:	42b8      	cmp	r0, r7
 8002604:	d00d      	beq.n	8002622 <__gedf2+0x56>
 8002606:	4657      	mov	r7, sl
 8002608:	2f00      	cmp	r7, #0
 800260a:	d12a      	bne.n	8002662 <__gedf2+0x96>
 800260c:	4334      	orrs	r4, r6
 800260e:	2800      	cmp	r0, #0
 8002610:	d124      	bne.n	800265c <__gedf2+0x90>
 8002612:	430a      	orrs	r2, r1
 8002614:	d036      	beq.n	8002684 <__gedf2+0xb8>
 8002616:	2c00      	cmp	r4, #0
 8002618:	d141      	bne.n	800269e <__gedf2+0xd2>
 800261a:	4663      	mov	r3, ip
 800261c:	0058      	lsls	r0, r3, #1
 800261e:	3801      	subs	r0, #1
 8002620:	e015      	b.n	800264e <__gedf2+0x82>
 8002622:	4311      	orrs	r1, r2
 8002624:	d138      	bne.n	8002698 <__gedf2+0xcc>
 8002626:	4653      	mov	r3, sl
 8002628:	2b00      	cmp	r3, #0
 800262a:	d101      	bne.n	8002630 <__gedf2+0x64>
 800262c:	4326      	orrs	r6, r4
 800262e:	d0f4      	beq.n	800261a <__gedf2+0x4e>
 8002630:	9b01      	ldr	r3, [sp, #4]
 8002632:	4563      	cmp	r3, ip
 8002634:	d107      	bne.n	8002646 <__gedf2+0x7a>
 8002636:	9b01      	ldr	r3, [sp, #4]
 8002638:	0058      	lsls	r0, r3, #1
 800263a:	3801      	subs	r0, #1
 800263c:	e007      	b.n	800264e <__gedf2+0x82>
 800263e:	4326      	orrs	r6, r4
 8002640:	d12a      	bne.n	8002698 <__gedf2+0xcc>
 8002642:	4550      	cmp	r0, sl
 8002644:	d021      	beq.n	800268a <__gedf2+0xbe>
 8002646:	2001      	movs	r0, #1
 8002648:	9b01      	ldr	r3, [sp, #4]
 800264a:	425f      	negs	r7, r3
 800264c:	4338      	orrs	r0, r7
 800264e:	b003      	add	sp, #12
 8002650:	bcf0      	pop	{r4, r5, r6, r7}
 8002652:	46bb      	mov	fp, r7
 8002654:	46b2      	mov	sl, r6
 8002656:	46a9      	mov	r9, r5
 8002658:	46a0      	mov	r8, r4
 800265a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800265c:	2c00      	cmp	r4, #0
 800265e:	d0dc      	beq.n	800261a <__gedf2+0x4e>
 8002660:	e7e6      	b.n	8002630 <__gedf2+0x64>
 8002662:	2800      	cmp	r0, #0
 8002664:	d0ef      	beq.n	8002646 <__gedf2+0x7a>
 8002666:	9b01      	ldr	r3, [sp, #4]
 8002668:	4563      	cmp	r3, ip
 800266a:	d1ec      	bne.n	8002646 <__gedf2+0x7a>
 800266c:	4582      	cmp	sl, r0
 800266e:	dcea      	bgt.n	8002646 <__gedf2+0x7a>
 8002670:	dbe1      	blt.n	8002636 <__gedf2+0x6a>
 8002672:	428e      	cmp	r6, r1
 8002674:	d8e7      	bhi.n	8002646 <__gedf2+0x7a>
 8002676:	d1de      	bne.n	8002636 <__gedf2+0x6a>
 8002678:	45c8      	cmp	r8, r9
 800267a:	d8e4      	bhi.n	8002646 <__gedf2+0x7a>
 800267c:	2000      	movs	r0, #0
 800267e:	45c8      	cmp	r8, r9
 8002680:	d2e5      	bcs.n	800264e <__gedf2+0x82>
 8002682:	e7d8      	b.n	8002636 <__gedf2+0x6a>
 8002684:	2c00      	cmp	r4, #0
 8002686:	d0e2      	beq.n	800264e <__gedf2+0x82>
 8002688:	e7dd      	b.n	8002646 <__gedf2+0x7a>
 800268a:	4311      	orrs	r1, r2
 800268c:	d104      	bne.n	8002698 <__gedf2+0xcc>
 800268e:	9b01      	ldr	r3, [sp, #4]
 8002690:	4563      	cmp	r3, ip
 8002692:	d1d8      	bne.n	8002646 <__gedf2+0x7a>
 8002694:	2000      	movs	r0, #0
 8002696:	e7da      	b.n	800264e <__gedf2+0x82>
 8002698:	2002      	movs	r0, #2
 800269a:	4240      	negs	r0, r0
 800269c:	e7d7      	b.n	800264e <__gedf2+0x82>
 800269e:	9b01      	ldr	r3, [sp, #4]
 80026a0:	4563      	cmp	r3, ip
 80026a2:	d0e6      	beq.n	8002672 <__gedf2+0xa6>
 80026a4:	e7cf      	b.n	8002646 <__gedf2+0x7a>
 80026a6:	46c0      	nop			@ (mov r8, r8)
 80026a8:	000007ff 	.word	0x000007ff

080026ac <__ledf2>:
 80026ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026ae:	4657      	mov	r7, sl
 80026b0:	464e      	mov	r6, r9
 80026b2:	4645      	mov	r5, r8
 80026b4:	46de      	mov	lr, fp
 80026b6:	b5e0      	push	{r5, r6, r7, lr}
 80026b8:	000d      	movs	r5, r1
 80026ba:	030e      	lsls	r6, r1, #12
 80026bc:	0049      	lsls	r1, r1, #1
 80026be:	0d49      	lsrs	r1, r1, #21
 80026c0:	468a      	mov	sl, r1
 80026c2:	0fdf      	lsrs	r7, r3, #31
 80026c4:	0fe9      	lsrs	r1, r5, #31
 80026c6:	46bc      	mov	ip, r7
 80026c8:	b083      	sub	sp, #12
 80026ca:	4f2e      	ldr	r7, [pc, #184]	@ (8002784 <__ledf2+0xd8>)
 80026cc:	0004      	movs	r4, r0
 80026ce:	4680      	mov	r8, r0
 80026d0:	9101      	str	r1, [sp, #4]
 80026d2:	0058      	lsls	r0, r3, #1
 80026d4:	0319      	lsls	r1, r3, #12
 80026d6:	4691      	mov	r9, r2
 80026d8:	0b36      	lsrs	r6, r6, #12
 80026da:	0b09      	lsrs	r1, r1, #12
 80026dc:	0d40      	lsrs	r0, r0, #21
 80026de:	45ba      	cmp	sl, r7
 80026e0:	d01e      	beq.n	8002720 <__ledf2+0x74>
 80026e2:	42b8      	cmp	r0, r7
 80026e4:	d00d      	beq.n	8002702 <__ledf2+0x56>
 80026e6:	4657      	mov	r7, sl
 80026e8:	2f00      	cmp	r7, #0
 80026ea:	d127      	bne.n	800273c <__ledf2+0x90>
 80026ec:	4334      	orrs	r4, r6
 80026ee:	2800      	cmp	r0, #0
 80026f0:	d133      	bne.n	800275a <__ledf2+0xae>
 80026f2:	430a      	orrs	r2, r1
 80026f4:	d034      	beq.n	8002760 <__ledf2+0xb4>
 80026f6:	2c00      	cmp	r4, #0
 80026f8:	d140      	bne.n	800277c <__ledf2+0xd0>
 80026fa:	4663      	mov	r3, ip
 80026fc:	0058      	lsls	r0, r3, #1
 80026fe:	3801      	subs	r0, #1
 8002700:	e015      	b.n	800272e <__ledf2+0x82>
 8002702:	4311      	orrs	r1, r2
 8002704:	d112      	bne.n	800272c <__ledf2+0x80>
 8002706:	4653      	mov	r3, sl
 8002708:	2b00      	cmp	r3, #0
 800270a:	d101      	bne.n	8002710 <__ledf2+0x64>
 800270c:	4326      	orrs	r6, r4
 800270e:	d0f4      	beq.n	80026fa <__ledf2+0x4e>
 8002710:	9b01      	ldr	r3, [sp, #4]
 8002712:	4563      	cmp	r3, ip
 8002714:	d01d      	beq.n	8002752 <__ledf2+0xa6>
 8002716:	2001      	movs	r0, #1
 8002718:	9b01      	ldr	r3, [sp, #4]
 800271a:	425f      	negs	r7, r3
 800271c:	4338      	orrs	r0, r7
 800271e:	e006      	b.n	800272e <__ledf2+0x82>
 8002720:	4326      	orrs	r6, r4
 8002722:	d103      	bne.n	800272c <__ledf2+0x80>
 8002724:	4550      	cmp	r0, sl
 8002726:	d1f6      	bne.n	8002716 <__ledf2+0x6a>
 8002728:	4311      	orrs	r1, r2
 800272a:	d01c      	beq.n	8002766 <__ledf2+0xba>
 800272c:	2002      	movs	r0, #2
 800272e:	b003      	add	sp, #12
 8002730:	bcf0      	pop	{r4, r5, r6, r7}
 8002732:	46bb      	mov	fp, r7
 8002734:	46b2      	mov	sl, r6
 8002736:	46a9      	mov	r9, r5
 8002738:	46a0      	mov	r8, r4
 800273a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800273c:	2800      	cmp	r0, #0
 800273e:	d0ea      	beq.n	8002716 <__ledf2+0x6a>
 8002740:	9b01      	ldr	r3, [sp, #4]
 8002742:	4563      	cmp	r3, ip
 8002744:	d1e7      	bne.n	8002716 <__ledf2+0x6a>
 8002746:	4582      	cmp	sl, r0
 8002748:	dce5      	bgt.n	8002716 <__ledf2+0x6a>
 800274a:	db02      	blt.n	8002752 <__ledf2+0xa6>
 800274c:	428e      	cmp	r6, r1
 800274e:	d8e2      	bhi.n	8002716 <__ledf2+0x6a>
 8002750:	d00e      	beq.n	8002770 <__ledf2+0xc4>
 8002752:	9b01      	ldr	r3, [sp, #4]
 8002754:	0058      	lsls	r0, r3, #1
 8002756:	3801      	subs	r0, #1
 8002758:	e7e9      	b.n	800272e <__ledf2+0x82>
 800275a:	2c00      	cmp	r4, #0
 800275c:	d0cd      	beq.n	80026fa <__ledf2+0x4e>
 800275e:	e7d7      	b.n	8002710 <__ledf2+0x64>
 8002760:	2c00      	cmp	r4, #0
 8002762:	d0e4      	beq.n	800272e <__ledf2+0x82>
 8002764:	e7d7      	b.n	8002716 <__ledf2+0x6a>
 8002766:	9b01      	ldr	r3, [sp, #4]
 8002768:	2000      	movs	r0, #0
 800276a:	4563      	cmp	r3, ip
 800276c:	d0df      	beq.n	800272e <__ledf2+0x82>
 800276e:	e7d2      	b.n	8002716 <__ledf2+0x6a>
 8002770:	45c8      	cmp	r8, r9
 8002772:	d8d0      	bhi.n	8002716 <__ledf2+0x6a>
 8002774:	2000      	movs	r0, #0
 8002776:	45c8      	cmp	r8, r9
 8002778:	d2d9      	bcs.n	800272e <__ledf2+0x82>
 800277a:	e7ea      	b.n	8002752 <__ledf2+0xa6>
 800277c:	9b01      	ldr	r3, [sp, #4]
 800277e:	4563      	cmp	r3, ip
 8002780:	d0e4      	beq.n	800274c <__ledf2+0xa0>
 8002782:	e7c8      	b.n	8002716 <__ledf2+0x6a>
 8002784:	000007ff 	.word	0x000007ff

08002788 <__aeabi_dmul>:
 8002788:	b5f0      	push	{r4, r5, r6, r7, lr}
 800278a:	4657      	mov	r7, sl
 800278c:	464e      	mov	r6, r9
 800278e:	46de      	mov	lr, fp
 8002790:	4645      	mov	r5, r8
 8002792:	b5e0      	push	{r5, r6, r7, lr}
 8002794:	001f      	movs	r7, r3
 8002796:	030b      	lsls	r3, r1, #12
 8002798:	0b1b      	lsrs	r3, r3, #12
 800279a:	0016      	movs	r6, r2
 800279c:	469a      	mov	sl, r3
 800279e:	0fca      	lsrs	r2, r1, #31
 80027a0:	004b      	lsls	r3, r1, #1
 80027a2:	0004      	movs	r4, r0
 80027a4:	4691      	mov	r9, r2
 80027a6:	b085      	sub	sp, #20
 80027a8:	0d5b      	lsrs	r3, r3, #21
 80027aa:	d100      	bne.n	80027ae <__aeabi_dmul+0x26>
 80027ac:	e1cf      	b.n	8002b4e <__aeabi_dmul+0x3c6>
 80027ae:	4acd      	ldr	r2, [pc, #820]	@ (8002ae4 <__aeabi_dmul+0x35c>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d055      	beq.n	8002860 <__aeabi_dmul+0xd8>
 80027b4:	4651      	mov	r1, sl
 80027b6:	0f42      	lsrs	r2, r0, #29
 80027b8:	00c9      	lsls	r1, r1, #3
 80027ba:	430a      	orrs	r2, r1
 80027bc:	2180      	movs	r1, #128	@ 0x80
 80027be:	0409      	lsls	r1, r1, #16
 80027c0:	4311      	orrs	r1, r2
 80027c2:	00c2      	lsls	r2, r0, #3
 80027c4:	4690      	mov	r8, r2
 80027c6:	4ac8      	ldr	r2, [pc, #800]	@ (8002ae8 <__aeabi_dmul+0x360>)
 80027c8:	468a      	mov	sl, r1
 80027ca:	4693      	mov	fp, r2
 80027cc:	449b      	add	fp, r3
 80027ce:	2300      	movs	r3, #0
 80027d0:	2500      	movs	r5, #0
 80027d2:	9302      	str	r3, [sp, #8]
 80027d4:	033c      	lsls	r4, r7, #12
 80027d6:	007b      	lsls	r3, r7, #1
 80027d8:	0ffa      	lsrs	r2, r7, #31
 80027da:	9601      	str	r6, [sp, #4]
 80027dc:	0b24      	lsrs	r4, r4, #12
 80027de:	0d5b      	lsrs	r3, r3, #21
 80027e0:	9200      	str	r2, [sp, #0]
 80027e2:	d100      	bne.n	80027e6 <__aeabi_dmul+0x5e>
 80027e4:	e188      	b.n	8002af8 <__aeabi_dmul+0x370>
 80027e6:	4abf      	ldr	r2, [pc, #764]	@ (8002ae4 <__aeabi_dmul+0x35c>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d100      	bne.n	80027ee <__aeabi_dmul+0x66>
 80027ec:	e092      	b.n	8002914 <__aeabi_dmul+0x18c>
 80027ee:	4abe      	ldr	r2, [pc, #760]	@ (8002ae8 <__aeabi_dmul+0x360>)
 80027f0:	4694      	mov	ip, r2
 80027f2:	4463      	add	r3, ip
 80027f4:	449b      	add	fp, r3
 80027f6:	2d0a      	cmp	r5, #10
 80027f8:	dc42      	bgt.n	8002880 <__aeabi_dmul+0xf8>
 80027fa:	00e4      	lsls	r4, r4, #3
 80027fc:	0f73      	lsrs	r3, r6, #29
 80027fe:	4323      	orrs	r3, r4
 8002800:	2480      	movs	r4, #128	@ 0x80
 8002802:	4649      	mov	r1, r9
 8002804:	0424      	lsls	r4, r4, #16
 8002806:	431c      	orrs	r4, r3
 8002808:	00f3      	lsls	r3, r6, #3
 800280a:	9301      	str	r3, [sp, #4]
 800280c:	9b00      	ldr	r3, [sp, #0]
 800280e:	2000      	movs	r0, #0
 8002810:	4059      	eors	r1, r3
 8002812:	b2cb      	uxtb	r3, r1
 8002814:	9303      	str	r3, [sp, #12]
 8002816:	2d02      	cmp	r5, #2
 8002818:	dc00      	bgt.n	800281c <__aeabi_dmul+0x94>
 800281a:	e094      	b.n	8002946 <__aeabi_dmul+0x1be>
 800281c:	2301      	movs	r3, #1
 800281e:	40ab      	lsls	r3, r5
 8002820:	001d      	movs	r5, r3
 8002822:	23a6      	movs	r3, #166	@ 0xa6
 8002824:	002a      	movs	r2, r5
 8002826:	00db      	lsls	r3, r3, #3
 8002828:	401a      	ands	r2, r3
 800282a:	421d      	tst	r5, r3
 800282c:	d000      	beq.n	8002830 <__aeabi_dmul+0xa8>
 800282e:	e229      	b.n	8002c84 <__aeabi_dmul+0x4fc>
 8002830:	2390      	movs	r3, #144	@ 0x90
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	421d      	tst	r5, r3
 8002836:	d100      	bne.n	800283a <__aeabi_dmul+0xb2>
 8002838:	e24d      	b.n	8002cd6 <__aeabi_dmul+0x54e>
 800283a:	2300      	movs	r3, #0
 800283c:	2480      	movs	r4, #128	@ 0x80
 800283e:	4699      	mov	r9, r3
 8002840:	0324      	lsls	r4, r4, #12
 8002842:	4ba8      	ldr	r3, [pc, #672]	@ (8002ae4 <__aeabi_dmul+0x35c>)
 8002844:	0010      	movs	r0, r2
 8002846:	464a      	mov	r2, r9
 8002848:	051b      	lsls	r3, r3, #20
 800284a:	4323      	orrs	r3, r4
 800284c:	07d2      	lsls	r2, r2, #31
 800284e:	4313      	orrs	r3, r2
 8002850:	0019      	movs	r1, r3
 8002852:	b005      	add	sp, #20
 8002854:	bcf0      	pop	{r4, r5, r6, r7}
 8002856:	46bb      	mov	fp, r7
 8002858:	46b2      	mov	sl, r6
 800285a:	46a9      	mov	r9, r5
 800285c:	46a0      	mov	r8, r4
 800285e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002860:	4652      	mov	r2, sl
 8002862:	4302      	orrs	r2, r0
 8002864:	4690      	mov	r8, r2
 8002866:	d000      	beq.n	800286a <__aeabi_dmul+0xe2>
 8002868:	e1ac      	b.n	8002bc4 <__aeabi_dmul+0x43c>
 800286a:	469b      	mov	fp, r3
 800286c:	2302      	movs	r3, #2
 800286e:	4692      	mov	sl, r2
 8002870:	2508      	movs	r5, #8
 8002872:	9302      	str	r3, [sp, #8]
 8002874:	e7ae      	b.n	80027d4 <__aeabi_dmul+0x4c>
 8002876:	9b00      	ldr	r3, [sp, #0]
 8002878:	46a2      	mov	sl, r4
 800287a:	4699      	mov	r9, r3
 800287c:	9b01      	ldr	r3, [sp, #4]
 800287e:	4698      	mov	r8, r3
 8002880:	9b02      	ldr	r3, [sp, #8]
 8002882:	2b02      	cmp	r3, #2
 8002884:	d100      	bne.n	8002888 <__aeabi_dmul+0x100>
 8002886:	e1ca      	b.n	8002c1e <__aeabi_dmul+0x496>
 8002888:	2b03      	cmp	r3, #3
 800288a:	d100      	bne.n	800288e <__aeabi_dmul+0x106>
 800288c:	e192      	b.n	8002bb4 <__aeabi_dmul+0x42c>
 800288e:	2b01      	cmp	r3, #1
 8002890:	d110      	bne.n	80028b4 <__aeabi_dmul+0x12c>
 8002892:	2300      	movs	r3, #0
 8002894:	2400      	movs	r4, #0
 8002896:	2200      	movs	r2, #0
 8002898:	e7d4      	b.n	8002844 <__aeabi_dmul+0xbc>
 800289a:	2201      	movs	r2, #1
 800289c:	087b      	lsrs	r3, r7, #1
 800289e:	403a      	ands	r2, r7
 80028a0:	4313      	orrs	r3, r2
 80028a2:	4652      	mov	r2, sl
 80028a4:	07d2      	lsls	r2, r2, #31
 80028a6:	4313      	orrs	r3, r2
 80028a8:	4698      	mov	r8, r3
 80028aa:	4653      	mov	r3, sl
 80028ac:	085b      	lsrs	r3, r3, #1
 80028ae:	469a      	mov	sl, r3
 80028b0:	9b03      	ldr	r3, [sp, #12]
 80028b2:	4699      	mov	r9, r3
 80028b4:	465b      	mov	r3, fp
 80028b6:	1c58      	adds	r0, r3, #1
 80028b8:	2380      	movs	r3, #128	@ 0x80
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	445b      	add	r3, fp
 80028be:	2b00      	cmp	r3, #0
 80028c0:	dc00      	bgt.n	80028c4 <__aeabi_dmul+0x13c>
 80028c2:	e1b1      	b.n	8002c28 <__aeabi_dmul+0x4a0>
 80028c4:	4642      	mov	r2, r8
 80028c6:	0752      	lsls	r2, r2, #29
 80028c8:	d00b      	beq.n	80028e2 <__aeabi_dmul+0x15a>
 80028ca:	220f      	movs	r2, #15
 80028cc:	4641      	mov	r1, r8
 80028ce:	400a      	ands	r2, r1
 80028d0:	2a04      	cmp	r2, #4
 80028d2:	d006      	beq.n	80028e2 <__aeabi_dmul+0x15a>
 80028d4:	4642      	mov	r2, r8
 80028d6:	1d11      	adds	r1, r2, #4
 80028d8:	4541      	cmp	r1, r8
 80028da:	4192      	sbcs	r2, r2
 80028dc:	4688      	mov	r8, r1
 80028de:	4252      	negs	r2, r2
 80028e0:	4492      	add	sl, r2
 80028e2:	4652      	mov	r2, sl
 80028e4:	01d2      	lsls	r2, r2, #7
 80028e6:	d506      	bpl.n	80028f6 <__aeabi_dmul+0x16e>
 80028e8:	4652      	mov	r2, sl
 80028ea:	4b80      	ldr	r3, [pc, #512]	@ (8002aec <__aeabi_dmul+0x364>)
 80028ec:	401a      	ands	r2, r3
 80028ee:	2380      	movs	r3, #128	@ 0x80
 80028f0:	4692      	mov	sl, r2
 80028f2:	00db      	lsls	r3, r3, #3
 80028f4:	18c3      	adds	r3, r0, r3
 80028f6:	4a7e      	ldr	r2, [pc, #504]	@ (8002af0 <__aeabi_dmul+0x368>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	dd00      	ble.n	80028fe <__aeabi_dmul+0x176>
 80028fc:	e18f      	b.n	8002c1e <__aeabi_dmul+0x496>
 80028fe:	4642      	mov	r2, r8
 8002900:	08d1      	lsrs	r1, r2, #3
 8002902:	4652      	mov	r2, sl
 8002904:	0752      	lsls	r2, r2, #29
 8002906:	430a      	orrs	r2, r1
 8002908:	4651      	mov	r1, sl
 800290a:	055b      	lsls	r3, r3, #21
 800290c:	024c      	lsls	r4, r1, #9
 800290e:	0b24      	lsrs	r4, r4, #12
 8002910:	0d5b      	lsrs	r3, r3, #21
 8002912:	e797      	b.n	8002844 <__aeabi_dmul+0xbc>
 8002914:	4b73      	ldr	r3, [pc, #460]	@ (8002ae4 <__aeabi_dmul+0x35c>)
 8002916:	4326      	orrs	r6, r4
 8002918:	469c      	mov	ip, r3
 800291a:	44e3      	add	fp, ip
 800291c:	2e00      	cmp	r6, #0
 800291e:	d100      	bne.n	8002922 <__aeabi_dmul+0x19a>
 8002920:	e16f      	b.n	8002c02 <__aeabi_dmul+0x47a>
 8002922:	2303      	movs	r3, #3
 8002924:	4649      	mov	r1, r9
 8002926:	431d      	orrs	r5, r3
 8002928:	9b00      	ldr	r3, [sp, #0]
 800292a:	4059      	eors	r1, r3
 800292c:	b2cb      	uxtb	r3, r1
 800292e:	9303      	str	r3, [sp, #12]
 8002930:	2d0a      	cmp	r5, #10
 8002932:	dd00      	ble.n	8002936 <__aeabi_dmul+0x1ae>
 8002934:	e133      	b.n	8002b9e <__aeabi_dmul+0x416>
 8002936:	2301      	movs	r3, #1
 8002938:	40ab      	lsls	r3, r5
 800293a:	001d      	movs	r5, r3
 800293c:	2303      	movs	r3, #3
 800293e:	9302      	str	r3, [sp, #8]
 8002940:	2288      	movs	r2, #136	@ 0x88
 8002942:	422a      	tst	r2, r5
 8002944:	d197      	bne.n	8002876 <__aeabi_dmul+0xee>
 8002946:	4642      	mov	r2, r8
 8002948:	4643      	mov	r3, r8
 800294a:	0412      	lsls	r2, r2, #16
 800294c:	0c12      	lsrs	r2, r2, #16
 800294e:	0016      	movs	r6, r2
 8002950:	9801      	ldr	r0, [sp, #4]
 8002952:	0c1d      	lsrs	r5, r3, #16
 8002954:	0c03      	lsrs	r3, r0, #16
 8002956:	0400      	lsls	r0, r0, #16
 8002958:	0c00      	lsrs	r0, r0, #16
 800295a:	4346      	muls	r6, r0
 800295c:	46b4      	mov	ip, r6
 800295e:	001e      	movs	r6, r3
 8002960:	436e      	muls	r6, r5
 8002962:	9600      	str	r6, [sp, #0]
 8002964:	0016      	movs	r6, r2
 8002966:	0007      	movs	r7, r0
 8002968:	435e      	muls	r6, r3
 800296a:	4661      	mov	r1, ip
 800296c:	46b0      	mov	r8, r6
 800296e:	436f      	muls	r7, r5
 8002970:	0c0e      	lsrs	r6, r1, #16
 8002972:	44b8      	add	r8, r7
 8002974:	4446      	add	r6, r8
 8002976:	42b7      	cmp	r7, r6
 8002978:	d905      	bls.n	8002986 <__aeabi_dmul+0x1fe>
 800297a:	2180      	movs	r1, #128	@ 0x80
 800297c:	0249      	lsls	r1, r1, #9
 800297e:	4688      	mov	r8, r1
 8002980:	9f00      	ldr	r7, [sp, #0]
 8002982:	4447      	add	r7, r8
 8002984:	9700      	str	r7, [sp, #0]
 8002986:	4661      	mov	r1, ip
 8002988:	0409      	lsls	r1, r1, #16
 800298a:	0c09      	lsrs	r1, r1, #16
 800298c:	0c37      	lsrs	r7, r6, #16
 800298e:	0436      	lsls	r6, r6, #16
 8002990:	468c      	mov	ip, r1
 8002992:	0031      	movs	r1, r6
 8002994:	4461      	add	r1, ip
 8002996:	9101      	str	r1, [sp, #4]
 8002998:	0011      	movs	r1, r2
 800299a:	0c26      	lsrs	r6, r4, #16
 800299c:	0424      	lsls	r4, r4, #16
 800299e:	0c24      	lsrs	r4, r4, #16
 80029a0:	4361      	muls	r1, r4
 80029a2:	468c      	mov	ip, r1
 80029a4:	0021      	movs	r1, r4
 80029a6:	4369      	muls	r1, r5
 80029a8:	4689      	mov	r9, r1
 80029aa:	4661      	mov	r1, ip
 80029ac:	0c09      	lsrs	r1, r1, #16
 80029ae:	4688      	mov	r8, r1
 80029b0:	4372      	muls	r2, r6
 80029b2:	444a      	add	r2, r9
 80029b4:	4442      	add	r2, r8
 80029b6:	4375      	muls	r5, r6
 80029b8:	4591      	cmp	r9, r2
 80029ba:	d903      	bls.n	80029c4 <__aeabi_dmul+0x23c>
 80029bc:	2180      	movs	r1, #128	@ 0x80
 80029be:	0249      	lsls	r1, r1, #9
 80029c0:	4688      	mov	r8, r1
 80029c2:	4445      	add	r5, r8
 80029c4:	0c11      	lsrs	r1, r2, #16
 80029c6:	4688      	mov	r8, r1
 80029c8:	4661      	mov	r1, ip
 80029ca:	0409      	lsls	r1, r1, #16
 80029cc:	0c09      	lsrs	r1, r1, #16
 80029ce:	468c      	mov	ip, r1
 80029d0:	0412      	lsls	r2, r2, #16
 80029d2:	4462      	add	r2, ip
 80029d4:	18b9      	adds	r1, r7, r2
 80029d6:	9102      	str	r1, [sp, #8]
 80029d8:	4651      	mov	r1, sl
 80029da:	0c09      	lsrs	r1, r1, #16
 80029dc:	468c      	mov	ip, r1
 80029de:	4651      	mov	r1, sl
 80029e0:	040f      	lsls	r7, r1, #16
 80029e2:	0c3f      	lsrs	r7, r7, #16
 80029e4:	0039      	movs	r1, r7
 80029e6:	4341      	muls	r1, r0
 80029e8:	4445      	add	r5, r8
 80029ea:	4688      	mov	r8, r1
 80029ec:	4661      	mov	r1, ip
 80029ee:	4341      	muls	r1, r0
 80029f0:	468a      	mov	sl, r1
 80029f2:	4641      	mov	r1, r8
 80029f4:	4660      	mov	r0, ip
 80029f6:	0c09      	lsrs	r1, r1, #16
 80029f8:	4689      	mov	r9, r1
 80029fa:	4358      	muls	r0, r3
 80029fc:	437b      	muls	r3, r7
 80029fe:	4453      	add	r3, sl
 8002a00:	444b      	add	r3, r9
 8002a02:	459a      	cmp	sl, r3
 8002a04:	d903      	bls.n	8002a0e <__aeabi_dmul+0x286>
 8002a06:	2180      	movs	r1, #128	@ 0x80
 8002a08:	0249      	lsls	r1, r1, #9
 8002a0a:	4689      	mov	r9, r1
 8002a0c:	4448      	add	r0, r9
 8002a0e:	0c19      	lsrs	r1, r3, #16
 8002a10:	4689      	mov	r9, r1
 8002a12:	4641      	mov	r1, r8
 8002a14:	0409      	lsls	r1, r1, #16
 8002a16:	0c09      	lsrs	r1, r1, #16
 8002a18:	4688      	mov	r8, r1
 8002a1a:	0039      	movs	r1, r7
 8002a1c:	4361      	muls	r1, r4
 8002a1e:	041b      	lsls	r3, r3, #16
 8002a20:	4443      	add	r3, r8
 8002a22:	4688      	mov	r8, r1
 8002a24:	4661      	mov	r1, ip
 8002a26:	434c      	muls	r4, r1
 8002a28:	4371      	muls	r1, r6
 8002a2a:	468c      	mov	ip, r1
 8002a2c:	4641      	mov	r1, r8
 8002a2e:	4377      	muls	r7, r6
 8002a30:	0c0e      	lsrs	r6, r1, #16
 8002a32:	193f      	adds	r7, r7, r4
 8002a34:	19f6      	adds	r6, r6, r7
 8002a36:	4448      	add	r0, r9
 8002a38:	42b4      	cmp	r4, r6
 8002a3a:	d903      	bls.n	8002a44 <__aeabi_dmul+0x2bc>
 8002a3c:	2180      	movs	r1, #128	@ 0x80
 8002a3e:	0249      	lsls	r1, r1, #9
 8002a40:	4689      	mov	r9, r1
 8002a42:	44cc      	add	ip, r9
 8002a44:	9902      	ldr	r1, [sp, #8]
 8002a46:	9f00      	ldr	r7, [sp, #0]
 8002a48:	4689      	mov	r9, r1
 8002a4a:	0431      	lsls	r1, r6, #16
 8002a4c:	444f      	add	r7, r9
 8002a4e:	4689      	mov	r9, r1
 8002a50:	4641      	mov	r1, r8
 8002a52:	4297      	cmp	r7, r2
 8002a54:	4192      	sbcs	r2, r2
 8002a56:	040c      	lsls	r4, r1, #16
 8002a58:	0c24      	lsrs	r4, r4, #16
 8002a5a:	444c      	add	r4, r9
 8002a5c:	18ff      	adds	r7, r7, r3
 8002a5e:	4252      	negs	r2, r2
 8002a60:	1964      	adds	r4, r4, r5
 8002a62:	18a1      	adds	r1, r4, r2
 8002a64:	429f      	cmp	r7, r3
 8002a66:	419b      	sbcs	r3, r3
 8002a68:	4688      	mov	r8, r1
 8002a6a:	4682      	mov	sl, r0
 8002a6c:	425b      	negs	r3, r3
 8002a6e:	4699      	mov	r9, r3
 8002a70:	4590      	cmp	r8, r2
 8002a72:	4192      	sbcs	r2, r2
 8002a74:	42ac      	cmp	r4, r5
 8002a76:	41a4      	sbcs	r4, r4
 8002a78:	44c2      	add	sl, r8
 8002a7a:	44d1      	add	r9, sl
 8002a7c:	4252      	negs	r2, r2
 8002a7e:	4264      	negs	r4, r4
 8002a80:	4314      	orrs	r4, r2
 8002a82:	4599      	cmp	r9, r3
 8002a84:	419b      	sbcs	r3, r3
 8002a86:	4582      	cmp	sl, r0
 8002a88:	4192      	sbcs	r2, r2
 8002a8a:	425b      	negs	r3, r3
 8002a8c:	4252      	negs	r2, r2
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	464a      	mov	r2, r9
 8002a92:	0c36      	lsrs	r6, r6, #16
 8002a94:	19a4      	adds	r4, r4, r6
 8002a96:	18e3      	adds	r3, r4, r3
 8002a98:	4463      	add	r3, ip
 8002a9a:	025b      	lsls	r3, r3, #9
 8002a9c:	0dd2      	lsrs	r2, r2, #23
 8002a9e:	431a      	orrs	r2, r3
 8002aa0:	9901      	ldr	r1, [sp, #4]
 8002aa2:	4692      	mov	sl, r2
 8002aa4:	027a      	lsls	r2, r7, #9
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	1e50      	subs	r0, r2, #1
 8002aaa:	4182      	sbcs	r2, r0
 8002aac:	0dff      	lsrs	r7, r7, #23
 8002aae:	4317      	orrs	r7, r2
 8002ab0:	464a      	mov	r2, r9
 8002ab2:	0252      	lsls	r2, r2, #9
 8002ab4:	4317      	orrs	r7, r2
 8002ab6:	46b8      	mov	r8, r7
 8002ab8:	01db      	lsls	r3, r3, #7
 8002aba:	d500      	bpl.n	8002abe <__aeabi_dmul+0x336>
 8002abc:	e6ed      	b.n	800289a <__aeabi_dmul+0x112>
 8002abe:	4b0d      	ldr	r3, [pc, #52]	@ (8002af4 <__aeabi_dmul+0x36c>)
 8002ac0:	9a03      	ldr	r2, [sp, #12]
 8002ac2:	445b      	add	r3, fp
 8002ac4:	4691      	mov	r9, r2
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	dc00      	bgt.n	8002acc <__aeabi_dmul+0x344>
 8002aca:	e0ac      	b.n	8002c26 <__aeabi_dmul+0x49e>
 8002acc:	003a      	movs	r2, r7
 8002ace:	0752      	lsls	r2, r2, #29
 8002ad0:	d100      	bne.n	8002ad4 <__aeabi_dmul+0x34c>
 8002ad2:	e710      	b.n	80028f6 <__aeabi_dmul+0x16e>
 8002ad4:	220f      	movs	r2, #15
 8002ad6:	4658      	mov	r0, fp
 8002ad8:	403a      	ands	r2, r7
 8002ada:	2a04      	cmp	r2, #4
 8002adc:	d000      	beq.n	8002ae0 <__aeabi_dmul+0x358>
 8002ade:	e6f9      	b.n	80028d4 <__aeabi_dmul+0x14c>
 8002ae0:	e709      	b.n	80028f6 <__aeabi_dmul+0x16e>
 8002ae2:	46c0      	nop			@ (mov r8, r8)
 8002ae4:	000007ff 	.word	0x000007ff
 8002ae8:	fffffc01 	.word	0xfffffc01
 8002aec:	feffffff 	.word	0xfeffffff
 8002af0:	000007fe 	.word	0x000007fe
 8002af4:	000003ff 	.word	0x000003ff
 8002af8:	0022      	movs	r2, r4
 8002afa:	4332      	orrs	r2, r6
 8002afc:	d06f      	beq.n	8002bde <__aeabi_dmul+0x456>
 8002afe:	2c00      	cmp	r4, #0
 8002b00:	d100      	bne.n	8002b04 <__aeabi_dmul+0x37c>
 8002b02:	e0c2      	b.n	8002c8a <__aeabi_dmul+0x502>
 8002b04:	0020      	movs	r0, r4
 8002b06:	f000 fe27 	bl	8003758 <__clzsi2>
 8002b0a:	0002      	movs	r2, r0
 8002b0c:	0003      	movs	r3, r0
 8002b0e:	3a0b      	subs	r2, #11
 8002b10:	201d      	movs	r0, #29
 8002b12:	1a82      	subs	r2, r0, r2
 8002b14:	0030      	movs	r0, r6
 8002b16:	0019      	movs	r1, r3
 8002b18:	40d0      	lsrs	r0, r2
 8002b1a:	3908      	subs	r1, #8
 8002b1c:	408c      	lsls	r4, r1
 8002b1e:	0002      	movs	r2, r0
 8002b20:	4322      	orrs	r2, r4
 8002b22:	0034      	movs	r4, r6
 8002b24:	408c      	lsls	r4, r1
 8002b26:	4659      	mov	r1, fp
 8002b28:	1acb      	subs	r3, r1, r3
 8002b2a:	4986      	ldr	r1, [pc, #536]	@ (8002d44 <__aeabi_dmul+0x5bc>)
 8002b2c:	468b      	mov	fp, r1
 8002b2e:	449b      	add	fp, r3
 8002b30:	2d0a      	cmp	r5, #10
 8002b32:	dd00      	ble.n	8002b36 <__aeabi_dmul+0x3ae>
 8002b34:	e6a4      	b.n	8002880 <__aeabi_dmul+0xf8>
 8002b36:	4649      	mov	r1, r9
 8002b38:	9b00      	ldr	r3, [sp, #0]
 8002b3a:	9401      	str	r4, [sp, #4]
 8002b3c:	4059      	eors	r1, r3
 8002b3e:	b2cb      	uxtb	r3, r1
 8002b40:	0014      	movs	r4, r2
 8002b42:	2000      	movs	r0, #0
 8002b44:	9303      	str	r3, [sp, #12]
 8002b46:	2d02      	cmp	r5, #2
 8002b48:	dd00      	ble.n	8002b4c <__aeabi_dmul+0x3c4>
 8002b4a:	e667      	b.n	800281c <__aeabi_dmul+0x94>
 8002b4c:	e6fb      	b.n	8002946 <__aeabi_dmul+0x1be>
 8002b4e:	4653      	mov	r3, sl
 8002b50:	4303      	orrs	r3, r0
 8002b52:	4698      	mov	r8, r3
 8002b54:	d03c      	beq.n	8002bd0 <__aeabi_dmul+0x448>
 8002b56:	4653      	mov	r3, sl
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d100      	bne.n	8002b5e <__aeabi_dmul+0x3d6>
 8002b5c:	e0a3      	b.n	8002ca6 <__aeabi_dmul+0x51e>
 8002b5e:	4650      	mov	r0, sl
 8002b60:	f000 fdfa 	bl	8003758 <__clzsi2>
 8002b64:	230b      	movs	r3, #11
 8002b66:	425b      	negs	r3, r3
 8002b68:	469c      	mov	ip, r3
 8002b6a:	0002      	movs	r2, r0
 8002b6c:	4484      	add	ip, r0
 8002b6e:	0011      	movs	r1, r2
 8002b70:	4650      	mov	r0, sl
 8002b72:	3908      	subs	r1, #8
 8002b74:	4088      	lsls	r0, r1
 8002b76:	231d      	movs	r3, #29
 8002b78:	4680      	mov	r8, r0
 8002b7a:	4660      	mov	r0, ip
 8002b7c:	1a1b      	subs	r3, r3, r0
 8002b7e:	0020      	movs	r0, r4
 8002b80:	40d8      	lsrs	r0, r3
 8002b82:	0003      	movs	r3, r0
 8002b84:	4640      	mov	r0, r8
 8002b86:	4303      	orrs	r3, r0
 8002b88:	469a      	mov	sl, r3
 8002b8a:	0023      	movs	r3, r4
 8002b8c:	408b      	lsls	r3, r1
 8002b8e:	4698      	mov	r8, r3
 8002b90:	4b6c      	ldr	r3, [pc, #432]	@ (8002d44 <__aeabi_dmul+0x5bc>)
 8002b92:	2500      	movs	r5, #0
 8002b94:	1a9b      	subs	r3, r3, r2
 8002b96:	469b      	mov	fp, r3
 8002b98:	2300      	movs	r3, #0
 8002b9a:	9302      	str	r3, [sp, #8]
 8002b9c:	e61a      	b.n	80027d4 <__aeabi_dmul+0x4c>
 8002b9e:	2d0f      	cmp	r5, #15
 8002ba0:	d000      	beq.n	8002ba4 <__aeabi_dmul+0x41c>
 8002ba2:	e0c9      	b.n	8002d38 <__aeabi_dmul+0x5b0>
 8002ba4:	2380      	movs	r3, #128	@ 0x80
 8002ba6:	4652      	mov	r2, sl
 8002ba8:	031b      	lsls	r3, r3, #12
 8002baa:	421a      	tst	r2, r3
 8002bac:	d002      	beq.n	8002bb4 <__aeabi_dmul+0x42c>
 8002bae:	421c      	tst	r4, r3
 8002bb0:	d100      	bne.n	8002bb4 <__aeabi_dmul+0x42c>
 8002bb2:	e092      	b.n	8002cda <__aeabi_dmul+0x552>
 8002bb4:	2480      	movs	r4, #128	@ 0x80
 8002bb6:	4653      	mov	r3, sl
 8002bb8:	0324      	lsls	r4, r4, #12
 8002bba:	431c      	orrs	r4, r3
 8002bbc:	0324      	lsls	r4, r4, #12
 8002bbe:	4642      	mov	r2, r8
 8002bc0:	0b24      	lsrs	r4, r4, #12
 8002bc2:	e63e      	b.n	8002842 <__aeabi_dmul+0xba>
 8002bc4:	469b      	mov	fp, r3
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	4680      	mov	r8, r0
 8002bca:	250c      	movs	r5, #12
 8002bcc:	9302      	str	r3, [sp, #8]
 8002bce:	e601      	b.n	80027d4 <__aeabi_dmul+0x4c>
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	469a      	mov	sl, r3
 8002bd4:	469b      	mov	fp, r3
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	2504      	movs	r5, #4
 8002bda:	9302      	str	r3, [sp, #8]
 8002bdc:	e5fa      	b.n	80027d4 <__aeabi_dmul+0x4c>
 8002bde:	2101      	movs	r1, #1
 8002be0:	430d      	orrs	r5, r1
 8002be2:	2d0a      	cmp	r5, #10
 8002be4:	dd00      	ble.n	8002be8 <__aeabi_dmul+0x460>
 8002be6:	e64b      	b.n	8002880 <__aeabi_dmul+0xf8>
 8002be8:	4649      	mov	r1, r9
 8002bea:	9800      	ldr	r0, [sp, #0]
 8002bec:	4041      	eors	r1, r0
 8002bee:	b2c9      	uxtb	r1, r1
 8002bf0:	9103      	str	r1, [sp, #12]
 8002bf2:	2d02      	cmp	r5, #2
 8002bf4:	dc00      	bgt.n	8002bf8 <__aeabi_dmul+0x470>
 8002bf6:	e096      	b.n	8002d26 <__aeabi_dmul+0x59e>
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	2400      	movs	r4, #0
 8002bfc:	2001      	movs	r0, #1
 8002bfe:	9301      	str	r3, [sp, #4]
 8002c00:	e60c      	b.n	800281c <__aeabi_dmul+0x94>
 8002c02:	4649      	mov	r1, r9
 8002c04:	2302      	movs	r3, #2
 8002c06:	9a00      	ldr	r2, [sp, #0]
 8002c08:	432b      	orrs	r3, r5
 8002c0a:	4051      	eors	r1, r2
 8002c0c:	b2ca      	uxtb	r2, r1
 8002c0e:	9203      	str	r2, [sp, #12]
 8002c10:	2b0a      	cmp	r3, #10
 8002c12:	dd00      	ble.n	8002c16 <__aeabi_dmul+0x48e>
 8002c14:	e634      	b.n	8002880 <__aeabi_dmul+0xf8>
 8002c16:	2d00      	cmp	r5, #0
 8002c18:	d157      	bne.n	8002cca <__aeabi_dmul+0x542>
 8002c1a:	9b03      	ldr	r3, [sp, #12]
 8002c1c:	4699      	mov	r9, r3
 8002c1e:	2400      	movs	r4, #0
 8002c20:	2200      	movs	r2, #0
 8002c22:	4b49      	ldr	r3, [pc, #292]	@ (8002d48 <__aeabi_dmul+0x5c0>)
 8002c24:	e60e      	b.n	8002844 <__aeabi_dmul+0xbc>
 8002c26:	4658      	mov	r0, fp
 8002c28:	2101      	movs	r1, #1
 8002c2a:	1ac9      	subs	r1, r1, r3
 8002c2c:	2938      	cmp	r1, #56	@ 0x38
 8002c2e:	dd00      	ble.n	8002c32 <__aeabi_dmul+0x4aa>
 8002c30:	e62f      	b.n	8002892 <__aeabi_dmul+0x10a>
 8002c32:	291f      	cmp	r1, #31
 8002c34:	dd56      	ble.n	8002ce4 <__aeabi_dmul+0x55c>
 8002c36:	221f      	movs	r2, #31
 8002c38:	4654      	mov	r4, sl
 8002c3a:	4252      	negs	r2, r2
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	40dc      	lsrs	r4, r3
 8002c40:	2920      	cmp	r1, #32
 8002c42:	d007      	beq.n	8002c54 <__aeabi_dmul+0x4cc>
 8002c44:	4b41      	ldr	r3, [pc, #260]	@ (8002d4c <__aeabi_dmul+0x5c4>)
 8002c46:	4642      	mov	r2, r8
 8002c48:	469c      	mov	ip, r3
 8002c4a:	4653      	mov	r3, sl
 8002c4c:	4460      	add	r0, ip
 8002c4e:	4083      	lsls	r3, r0
 8002c50:	431a      	orrs	r2, r3
 8002c52:	4690      	mov	r8, r2
 8002c54:	4642      	mov	r2, r8
 8002c56:	2107      	movs	r1, #7
 8002c58:	1e53      	subs	r3, r2, #1
 8002c5a:	419a      	sbcs	r2, r3
 8002c5c:	000b      	movs	r3, r1
 8002c5e:	4322      	orrs	r2, r4
 8002c60:	4013      	ands	r3, r2
 8002c62:	2400      	movs	r4, #0
 8002c64:	4211      	tst	r1, r2
 8002c66:	d009      	beq.n	8002c7c <__aeabi_dmul+0x4f4>
 8002c68:	230f      	movs	r3, #15
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	2b04      	cmp	r3, #4
 8002c6e:	d05d      	beq.n	8002d2c <__aeabi_dmul+0x5a4>
 8002c70:	1d11      	adds	r1, r2, #4
 8002c72:	4291      	cmp	r1, r2
 8002c74:	419b      	sbcs	r3, r3
 8002c76:	000a      	movs	r2, r1
 8002c78:	425b      	negs	r3, r3
 8002c7a:	075b      	lsls	r3, r3, #29
 8002c7c:	08d2      	lsrs	r2, r2, #3
 8002c7e:	431a      	orrs	r2, r3
 8002c80:	2300      	movs	r3, #0
 8002c82:	e5df      	b.n	8002844 <__aeabi_dmul+0xbc>
 8002c84:	9b03      	ldr	r3, [sp, #12]
 8002c86:	4699      	mov	r9, r3
 8002c88:	e5fa      	b.n	8002880 <__aeabi_dmul+0xf8>
 8002c8a:	9801      	ldr	r0, [sp, #4]
 8002c8c:	f000 fd64 	bl	8003758 <__clzsi2>
 8002c90:	0002      	movs	r2, r0
 8002c92:	0003      	movs	r3, r0
 8002c94:	3215      	adds	r2, #21
 8002c96:	3320      	adds	r3, #32
 8002c98:	2a1c      	cmp	r2, #28
 8002c9a:	dc00      	bgt.n	8002c9e <__aeabi_dmul+0x516>
 8002c9c:	e738      	b.n	8002b10 <__aeabi_dmul+0x388>
 8002c9e:	9a01      	ldr	r2, [sp, #4]
 8002ca0:	3808      	subs	r0, #8
 8002ca2:	4082      	lsls	r2, r0
 8002ca4:	e73f      	b.n	8002b26 <__aeabi_dmul+0x39e>
 8002ca6:	f000 fd57 	bl	8003758 <__clzsi2>
 8002caa:	2315      	movs	r3, #21
 8002cac:	469c      	mov	ip, r3
 8002cae:	4484      	add	ip, r0
 8002cb0:	0002      	movs	r2, r0
 8002cb2:	4663      	mov	r3, ip
 8002cb4:	3220      	adds	r2, #32
 8002cb6:	2b1c      	cmp	r3, #28
 8002cb8:	dc00      	bgt.n	8002cbc <__aeabi_dmul+0x534>
 8002cba:	e758      	b.n	8002b6e <__aeabi_dmul+0x3e6>
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	4698      	mov	r8, r3
 8002cc0:	0023      	movs	r3, r4
 8002cc2:	3808      	subs	r0, #8
 8002cc4:	4083      	lsls	r3, r0
 8002cc6:	469a      	mov	sl, r3
 8002cc8:	e762      	b.n	8002b90 <__aeabi_dmul+0x408>
 8002cca:	001d      	movs	r5, r3
 8002ccc:	2300      	movs	r3, #0
 8002cce:	2400      	movs	r4, #0
 8002cd0:	2002      	movs	r0, #2
 8002cd2:	9301      	str	r3, [sp, #4]
 8002cd4:	e5a2      	b.n	800281c <__aeabi_dmul+0x94>
 8002cd6:	9002      	str	r0, [sp, #8]
 8002cd8:	e632      	b.n	8002940 <__aeabi_dmul+0x1b8>
 8002cda:	431c      	orrs	r4, r3
 8002cdc:	9b00      	ldr	r3, [sp, #0]
 8002cde:	9a01      	ldr	r2, [sp, #4]
 8002ce0:	4699      	mov	r9, r3
 8002ce2:	e5ae      	b.n	8002842 <__aeabi_dmul+0xba>
 8002ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8002d50 <__aeabi_dmul+0x5c8>)
 8002ce6:	4652      	mov	r2, sl
 8002ce8:	18c3      	adds	r3, r0, r3
 8002cea:	4640      	mov	r0, r8
 8002cec:	409a      	lsls	r2, r3
 8002cee:	40c8      	lsrs	r0, r1
 8002cf0:	4302      	orrs	r2, r0
 8002cf2:	4640      	mov	r0, r8
 8002cf4:	4098      	lsls	r0, r3
 8002cf6:	0003      	movs	r3, r0
 8002cf8:	1e58      	subs	r0, r3, #1
 8002cfa:	4183      	sbcs	r3, r0
 8002cfc:	4654      	mov	r4, sl
 8002cfe:	431a      	orrs	r2, r3
 8002d00:	40cc      	lsrs	r4, r1
 8002d02:	0753      	lsls	r3, r2, #29
 8002d04:	d009      	beq.n	8002d1a <__aeabi_dmul+0x592>
 8002d06:	230f      	movs	r3, #15
 8002d08:	4013      	ands	r3, r2
 8002d0a:	2b04      	cmp	r3, #4
 8002d0c:	d005      	beq.n	8002d1a <__aeabi_dmul+0x592>
 8002d0e:	1d13      	adds	r3, r2, #4
 8002d10:	4293      	cmp	r3, r2
 8002d12:	4192      	sbcs	r2, r2
 8002d14:	4252      	negs	r2, r2
 8002d16:	18a4      	adds	r4, r4, r2
 8002d18:	001a      	movs	r2, r3
 8002d1a:	0223      	lsls	r3, r4, #8
 8002d1c:	d508      	bpl.n	8002d30 <__aeabi_dmul+0x5a8>
 8002d1e:	2301      	movs	r3, #1
 8002d20:	2400      	movs	r4, #0
 8002d22:	2200      	movs	r2, #0
 8002d24:	e58e      	b.n	8002844 <__aeabi_dmul+0xbc>
 8002d26:	4689      	mov	r9, r1
 8002d28:	2400      	movs	r4, #0
 8002d2a:	e58b      	b.n	8002844 <__aeabi_dmul+0xbc>
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	e7a5      	b.n	8002c7c <__aeabi_dmul+0x4f4>
 8002d30:	0763      	lsls	r3, r4, #29
 8002d32:	0264      	lsls	r4, r4, #9
 8002d34:	0b24      	lsrs	r4, r4, #12
 8002d36:	e7a1      	b.n	8002c7c <__aeabi_dmul+0x4f4>
 8002d38:	9b00      	ldr	r3, [sp, #0]
 8002d3a:	46a2      	mov	sl, r4
 8002d3c:	4699      	mov	r9, r3
 8002d3e:	9b01      	ldr	r3, [sp, #4]
 8002d40:	4698      	mov	r8, r3
 8002d42:	e737      	b.n	8002bb4 <__aeabi_dmul+0x42c>
 8002d44:	fffffc0d 	.word	0xfffffc0d
 8002d48:	000007ff 	.word	0x000007ff
 8002d4c:	0000043e 	.word	0x0000043e
 8002d50:	0000041e 	.word	0x0000041e

08002d54 <__aeabi_dsub>:
 8002d54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d56:	4657      	mov	r7, sl
 8002d58:	464e      	mov	r6, r9
 8002d5a:	4645      	mov	r5, r8
 8002d5c:	46de      	mov	lr, fp
 8002d5e:	b5e0      	push	{r5, r6, r7, lr}
 8002d60:	b083      	sub	sp, #12
 8002d62:	9000      	str	r0, [sp, #0]
 8002d64:	9101      	str	r1, [sp, #4]
 8002d66:	030c      	lsls	r4, r1, #12
 8002d68:	004d      	lsls	r5, r1, #1
 8002d6a:	0fce      	lsrs	r6, r1, #31
 8002d6c:	0a61      	lsrs	r1, r4, #9
 8002d6e:	9c00      	ldr	r4, [sp, #0]
 8002d70:	005f      	lsls	r7, r3, #1
 8002d72:	0f64      	lsrs	r4, r4, #29
 8002d74:	430c      	orrs	r4, r1
 8002d76:	9900      	ldr	r1, [sp, #0]
 8002d78:	9200      	str	r2, [sp, #0]
 8002d7a:	9301      	str	r3, [sp, #4]
 8002d7c:	00c8      	lsls	r0, r1, #3
 8002d7e:	0319      	lsls	r1, r3, #12
 8002d80:	0d7b      	lsrs	r3, r7, #21
 8002d82:	4699      	mov	r9, r3
 8002d84:	9b01      	ldr	r3, [sp, #4]
 8002d86:	4fcc      	ldr	r7, [pc, #816]	@ (80030b8 <__aeabi_dsub+0x364>)
 8002d88:	0fdb      	lsrs	r3, r3, #31
 8002d8a:	469c      	mov	ip, r3
 8002d8c:	0a4b      	lsrs	r3, r1, #9
 8002d8e:	9900      	ldr	r1, [sp, #0]
 8002d90:	4680      	mov	r8, r0
 8002d92:	0f49      	lsrs	r1, r1, #29
 8002d94:	4319      	orrs	r1, r3
 8002d96:	9b00      	ldr	r3, [sp, #0]
 8002d98:	468b      	mov	fp, r1
 8002d9a:	00da      	lsls	r2, r3, #3
 8002d9c:	4692      	mov	sl, r2
 8002d9e:	0d6d      	lsrs	r5, r5, #21
 8002da0:	45b9      	cmp	r9, r7
 8002da2:	d100      	bne.n	8002da6 <__aeabi_dsub+0x52>
 8002da4:	e0bf      	b.n	8002f26 <__aeabi_dsub+0x1d2>
 8002da6:	2301      	movs	r3, #1
 8002da8:	4661      	mov	r1, ip
 8002daa:	4059      	eors	r1, r3
 8002dac:	464b      	mov	r3, r9
 8002dae:	468c      	mov	ip, r1
 8002db0:	1aeb      	subs	r3, r5, r3
 8002db2:	428e      	cmp	r6, r1
 8002db4:	d075      	beq.n	8002ea2 <__aeabi_dsub+0x14e>
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	dc00      	bgt.n	8002dbc <__aeabi_dsub+0x68>
 8002dba:	e2a3      	b.n	8003304 <__aeabi_dsub+0x5b0>
 8002dbc:	4649      	mov	r1, r9
 8002dbe:	2900      	cmp	r1, #0
 8002dc0:	d100      	bne.n	8002dc4 <__aeabi_dsub+0x70>
 8002dc2:	e0ce      	b.n	8002f62 <__aeabi_dsub+0x20e>
 8002dc4:	42bd      	cmp	r5, r7
 8002dc6:	d100      	bne.n	8002dca <__aeabi_dsub+0x76>
 8002dc8:	e200      	b.n	80031cc <__aeabi_dsub+0x478>
 8002dca:	2701      	movs	r7, #1
 8002dcc:	2b38      	cmp	r3, #56	@ 0x38
 8002dce:	dc19      	bgt.n	8002e04 <__aeabi_dsub+0xb0>
 8002dd0:	2780      	movs	r7, #128	@ 0x80
 8002dd2:	4659      	mov	r1, fp
 8002dd4:	043f      	lsls	r7, r7, #16
 8002dd6:	4339      	orrs	r1, r7
 8002dd8:	468b      	mov	fp, r1
 8002dda:	2b1f      	cmp	r3, #31
 8002ddc:	dd00      	ble.n	8002de0 <__aeabi_dsub+0x8c>
 8002dde:	e1fa      	b.n	80031d6 <__aeabi_dsub+0x482>
 8002de0:	2720      	movs	r7, #32
 8002de2:	1af9      	subs	r1, r7, r3
 8002de4:	468c      	mov	ip, r1
 8002de6:	4659      	mov	r1, fp
 8002de8:	4667      	mov	r7, ip
 8002dea:	40b9      	lsls	r1, r7
 8002dec:	000f      	movs	r7, r1
 8002dee:	0011      	movs	r1, r2
 8002df0:	40d9      	lsrs	r1, r3
 8002df2:	430f      	orrs	r7, r1
 8002df4:	4661      	mov	r1, ip
 8002df6:	408a      	lsls	r2, r1
 8002df8:	1e51      	subs	r1, r2, #1
 8002dfa:	418a      	sbcs	r2, r1
 8002dfc:	4659      	mov	r1, fp
 8002dfe:	40d9      	lsrs	r1, r3
 8002e00:	4317      	orrs	r7, r2
 8002e02:	1a64      	subs	r4, r4, r1
 8002e04:	1bc7      	subs	r7, r0, r7
 8002e06:	42b8      	cmp	r0, r7
 8002e08:	4180      	sbcs	r0, r0
 8002e0a:	4240      	negs	r0, r0
 8002e0c:	1a24      	subs	r4, r4, r0
 8002e0e:	0223      	lsls	r3, r4, #8
 8002e10:	d400      	bmi.n	8002e14 <__aeabi_dsub+0xc0>
 8002e12:	e140      	b.n	8003096 <__aeabi_dsub+0x342>
 8002e14:	0264      	lsls	r4, r4, #9
 8002e16:	0a64      	lsrs	r4, r4, #9
 8002e18:	2c00      	cmp	r4, #0
 8002e1a:	d100      	bne.n	8002e1e <__aeabi_dsub+0xca>
 8002e1c:	e154      	b.n	80030c8 <__aeabi_dsub+0x374>
 8002e1e:	0020      	movs	r0, r4
 8002e20:	f000 fc9a 	bl	8003758 <__clzsi2>
 8002e24:	0003      	movs	r3, r0
 8002e26:	3b08      	subs	r3, #8
 8002e28:	2120      	movs	r1, #32
 8002e2a:	0038      	movs	r0, r7
 8002e2c:	1aca      	subs	r2, r1, r3
 8002e2e:	40d0      	lsrs	r0, r2
 8002e30:	409c      	lsls	r4, r3
 8002e32:	0002      	movs	r2, r0
 8002e34:	409f      	lsls	r7, r3
 8002e36:	4322      	orrs	r2, r4
 8002e38:	429d      	cmp	r5, r3
 8002e3a:	dd00      	ble.n	8002e3e <__aeabi_dsub+0xea>
 8002e3c:	e1a6      	b.n	800318c <__aeabi_dsub+0x438>
 8002e3e:	1b58      	subs	r0, r3, r5
 8002e40:	3001      	adds	r0, #1
 8002e42:	1a09      	subs	r1, r1, r0
 8002e44:	003c      	movs	r4, r7
 8002e46:	408f      	lsls	r7, r1
 8002e48:	40c4      	lsrs	r4, r0
 8002e4a:	1e7b      	subs	r3, r7, #1
 8002e4c:	419f      	sbcs	r7, r3
 8002e4e:	0013      	movs	r3, r2
 8002e50:	408b      	lsls	r3, r1
 8002e52:	4327      	orrs	r7, r4
 8002e54:	431f      	orrs	r7, r3
 8002e56:	40c2      	lsrs	r2, r0
 8002e58:	003b      	movs	r3, r7
 8002e5a:	0014      	movs	r4, r2
 8002e5c:	2500      	movs	r5, #0
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	d100      	bne.n	8002e64 <__aeabi_dsub+0x110>
 8002e62:	e1f7      	b.n	8003254 <__aeabi_dsub+0x500>
 8002e64:	077b      	lsls	r3, r7, #29
 8002e66:	d100      	bne.n	8002e6a <__aeabi_dsub+0x116>
 8002e68:	e377      	b.n	800355a <__aeabi_dsub+0x806>
 8002e6a:	230f      	movs	r3, #15
 8002e6c:	0038      	movs	r0, r7
 8002e6e:	403b      	ands	r3, r7
 8002e70:	2b04      	cmp	r3, #4
 8002e72:	d004      	beq.n	8002e7e <__aeabi_dsub+0x12a>
 8002e74:	1d38      	adds	r0, r7, #4
 8002e76:	42b8      	cmp	r0, r7
 8002e78:	41bf      	sbcs	r7, r7
 8002e7a:	427f      	negs	r7, r7
 8002e7c:	19e4      	adds	r4, r4, r7
 8002e7e:	0223      	lsls	r3, r4, #8
 8002e80:	d400      	bmi.n	8002e84 <__aeabi_dsub+0x130>
 8002e82:	e368      	b.n	8003556 <__aeabi_dsub+0x802>
 8002e84:	4b8c      	ldr	r3, [pc, #560]	@ (80030b8 <__aeabi_dsub+0x364>)
 8002e86:	3501      	adds	r5, #1
 8002e88:	429d      	cmp	r5, r3
 8002e8a:	d100      	bne.n	8002e8e <__aeabi_dsub+0x13a>
 8002e8c:	e0f4      	b.n	8003078 <__aeabi_dsub+0x324>
 8002e8e:	4b8b      	ldr	r3, [pc, #556]	@ (80030bc <__aeabi_dsub+0x368>)
 8002e90:	056d      	lsls	r5, r5, #21
 8002e92:	401c      	ands	r4, r3
 8002e94:	0d6d      	lsrs	r5, r5, #21
 8002e96:	0767      	lsls	r7, r4, #29
 8002e98:	08c0      	lsrs	r0, r0, #3
 8002e9a:	0264      	lsls	r4, r4, #9
 8002e9c:	4307      	orrs	r7, r0
 8002e9e:	0b24      	lsrs	r4, r4, #12
 8002ea0:	e0ec      	b.n	800307c <__aeabi_dsub+0x328>
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	dc00      	bgt.n	8002ea8 <__aeabi_dsub+0x154>
 8002ea6:	e329      	b.n	80034fc <__aeabi_dsub+0x7a8>
 8002ea8:	4649      	mov	r1, r9
 8002eaa:	2900      	cmp	r1, #0
 8002eac:	d000      	beq.n	8002eb0 <__aeabi_dsub+0x15c>
 8002eae:	e0d6      	b.n	800305e <__aeabi_dsub+0x30a>
 8002eb0:	4659      	mov	r1, fp
 8002eb2:	4311      	orrs	r1, r2
 8002eb4:	d100      	bne.n	8002eb8 <__aeabi_dsub+0x164>
 8002eb6:	e12e      	b.n	8003116 <__aeabi_dsub+0x3c2>
 8002eb8:	1e59      	subs	r1, r3, #1
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d100      	bne.n	8002ec0 <__aeabi_dsub+0x16c>
 8002ebe:	e1e6      	b.n	800328e <__aeabi_dsub+0x53a>
 8002ec0:	42bb      	cmp	r3, r7
 8002ec2:	d100      	bne.n	8002ec6 <__aeabi_dsub+0x172>
 8002ec4:	e182      	b.n	80031cc <__aeabi_dsub+0x478>
 8002ec6:	2701      	movs	r7, #1
 8002ec8:	000b      	movs	r3, r1
 8002eca:	2938      	cmp	r1, #56	@ 0x38
 8002ecc:	dc14      	bgt.n	8002ef8 <__aeabi_dsub+0x1a4>
 8002ece:	2b1f      	cmp	r3, #31
 8002ed0:	dd00      	ble.n	8002ed4 <__aeabi_dsub+0x180>
 8002ed2:	e23c      	b.n	800334e <__aeabi_dsub+0x5fa>
 8002ed4:	2720      	movs	r7, #32
 8002ed6:	1af9      	subs	r1, r7, r3
 8002ed8:	468c      	mov	ip, r1
 8002eda:	4659      	mov	r1, fp
 8002edc:	4667      	mov	r7, ip
 8002ede:	40b9      	lsls	r1, r7
 8002ee0:	000f      	movs	r7, r1
 8002ee2:	0011      	movs	r1, r2
 8002ee4:	40d9      	lsrs	r1, r3
 8002ee6:	430f      	orrs	r7, r1
 8002ee8:	4661      	mov	r1, ip
 8002eea:	408a      	lsls	r2, r1
 8002eec:	1e51      	subs	r1, r2, #1
 8002eee:	418a      	sbcs	r2, r1
 8002ef0:	4659      	mov	r1, fp
 8002ef2:	40d9      	lsrs	r1, r3
 8002ef4:	4317      	orrs	r7, r2
 8002ef6:	1864      	adds	r4, r4, r1
 8002ef8:	183f      	adds	r7, r7, r0
 8002efa:	4287      	cmp	r7, r0
 8002efc:	4180      	sbcs	r0, r0
 8002efe:	4240      	negs	r0, r0
 8002f00:	1824      	adds	r4, r4, r0
 8002f02:	0223      	lsls	r3, r4, #8
 8002f04:	d400      	bmi.n	8002f08 <__aeabi_dsub+0x1b4>
 8002f06:	e0c6      	b.n	8003096 <__aeabi_dsub+0x342>
 8002f08:	4b6b      	ldr	r3, [pc, #428]	@ (80030b8 <__aeabi_dsub+0x364>)
 8002f0a:	3501      	adds	r5, #1
 8002f0c:	429d      	cmp	r5, r3
 8002f0e:	d100      	bne.n	8002f12 <__aeabi_dsub+0x1be>
 8002f10:	e0b2      	b.n	8003078 <__aeabi_dsub+0x324>
 8002f12:	2101      	movs	r1, #1
 8002f14:	4b69      	ldr	r3, [pc, #420]	@ (80030bc <__aeabi_dsub+0x368>)
 8002f16:	087a      	lsrs	r2, r7, #1
 8002f18:	401c      	ands	r4, r3
 8002f1a:	4039      	ands	r1, r7
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	07e7      	lsls	r7, r4, #31
 8002f20:	4317      	orrs	r7, r2
 8002f22:	0864      	lsrs	r4, r4, #1
 8002f24:	e79e      	b.n	8002e64 <__aeabi_dsub+0x110>
 8002f26:	4b66      	ldr	r3, [pc, #408]	@ (80030c0 <__aeabi_dsub+0x36c>)
 8002f28:	4311      	orrs	r1, r2
 8002f2a:	468a      	mov	sl, r1
 8002f2c:	18eb      	adds	r3, r5, r3
 8002f2e:	2900      	cmp	r1, #0
 8002f30:	d028      	beq.n	8002f84 <__aeabi_dsub+0x230>
 8002f32:	4566      	cmp	r6, ip
 8002f34:	d02c      	beq.n	8002f90 <__aeabi_dsub+0x23c>
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d05b      	beq.n	8002ff2 <__aeabi_dsub+0x29e>
 8002f3a:	2d00      	cmp	r5, #0
 8002f3c:	d100      	bne.n	8002f40 <__aeabi_dsub+0x1ec>
 8002f3e:	e12c      	b.n	800319a <__aeabi_dsub+0x446>
 8002f40:	465b      	mov	r3, fp
 8002f42:	4666      	mov	r6, ip
 8002f44:	075f      	lsls	r7, r3, #29
 8002f46:	08d2      	lsrs	r2, r2, #3
 8002f48:	4317      	orrs	r7, r2
 8002f4a:	08dd      	lsrs	r5, r3, #3
 8002f4c:	003b      	movs	r3, r7
 8002f4e:	432b      	orrs	r3, r5
 8002f50:	d100      	bne.n	8002f54 <__aeabi_dsub+0x200>
 8002f52:	e0e2      	b.n	800311a <__aeabi_dsub+0x3c6>
 8002f54:	2480      	movs	r4, #128	@ 0x80
 8002f56:	0324      	lsls	r4, r4, #12
 8002f58:	432c      	orrs	r4, r5
 8002f5a:	0324      	lsls	r4, r4, #12
 8002f5c:	4d56      	ldr	r5, [pc, #344]	@ (80030b8 <__aeabi_dsub+0x364>)
 8002f5e:	0b24      	lsrs	r4, r4, #12
 8002f60:	e08c      	b.n	800307c <__aeabi_dsub+0x328>
 8002f62:	4659      	mov	r1, fp
 8002f64:	4311      	orrs	r1, r2
 8002f66:	d100      	bne.n	8002f6a <__aeabi_dsub+0x216>
 8002f68:	e0d5      	b.n	8003116 <__aeabi_dsub+0x3c2>
 8002f6a:	1e59      	subs	r1, r3, #1
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d100      	bne.n	8002f72 <__aeabi_dsub+0x21e>
 8002f70:	e1b9      	b.n	80032e6 <__aeabi_dsub+0x592>
 8002f72:	42bb      	cmp	r3, r7
 8002f74:	d100      	bne.n	8002f78 <__aeabi_dsub+0x224>
 8002f76:	e1b1      	b.n	80032dc <__aeabi_dsub+0x588>
 8002f78:	2701      	movs	r7, #1
 8002f7a:	000b      	movs	r3, r1
 8002f7c:	2938      	cmp	r1, #56	@ 0x38
 8002f7e:	dd00      	ble.n	8002f82 <__aeabi_dsub+0x22e>
 8002f80:	e740      	b.n	8002e04 <__aeabi_dsub+0xb0>
 8002f82:	e72a      	b.n	8002dda <__aeabi_dsub+0x86>
 8002f84:	4661      	mov	r1, ip
 8002f86:	2701      	movs	r7, #1
 8002f88:	4079      	eors	r1, r7
 8002f8a:	468c      	mov	ip, r1
 8002f8c:	4566      	cmp	r6, ip
 8002f8e:	d1d2      	bne.n	8002f36 <__aeabi_dsub+0x1e2>
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d100      	bne.n	8002f96 <__aeabi_dsub+0x242>
 8002f94:	e0c5      	b.n	8003122 <__aeabi_dsub+0x3ce>
 8002f96:	2d00      	cmp	r5, #0
 8002f98:	d000      	beq.n	8002f9c <__aeabi_dsub+0x248>
 8002f9a:	e155      	b.n	8003248 <__aeabi_dsub+0x4f4>
 8002f9c:	464b      	mov	r3, r9
 8002f9e:	0025      	movs	r5, r4
 8002fa0:	4305      	orrs	r5, r0
 8002fa2:	d100      	bne.n	8002fa6 <__aeabi_dsub+0x252>
 8002fa4:	e212      	b.n	80033cc <__aeabi_dsub+0x678>
 8002fa6:	1e59      	subs	r1, r3, #1
 8002fa8:	468c      	mov	ip, r1
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d100      	bne.n	8002fb0 <__aeabi_dsub+0x25c>
 8002fae:	e249      	b.n	8003444 <__aeabi_dsub+0x6f0>
 8002fb0:	4d41      	ldr	r5, [pc, #260]	@ (80030b8 <__aeabi_dsub+0x364>)
 8002fb2:	42ab      	cmp	r3, r5
 8002fb4:	d100      	bne.n	8002fb8 <__aeabi_dsub+0x264>
 8002fb6:	e28f      	b.n	80034d8 <__aeabi_dsub+0x784>
 8002fb8:	2701      	movs	r7, #1
 8002fba:	2938      	cmp	r1, #56	@ 0x38
 8002fbc:	dc11      	bgt.n	8002fe2 <__aeabi_dsub+0x28e>
 8002fbe:	4663      	mov	r3, ip
 8002fc0:	2b1f      	cmp	r3, #31
 8002fc2:	dd00      	ble.n	8002fc6 <__aeabi_dsub+0x272>
 8002fc4:	e25b      	b.n	800347e <__aeabi_dsub+0x72a>
 8002fc6:	4661      	mov	r1, ip
 8002fc8:	2320      	movs	r3, #32
 8002fca:	0027      	movs	r7, r4
 8002fcc:	1a5b      	subs	r3, r3, r1
 8002fce:	0005      	movs	r5, r0
 8002fd0:	4098      	lsls	r0, r3
 8002fd2:	409f      	lsls	r7, r3
 8002fd4:	40cd      	lsrs	r5, r1
 8002fd6:	1e43      	subs	r3, r0, #1
 8002fd8:	4198      	sbcs	r0, r3
 8002fda:	40cc      	lsrs	r4, r1
 8002fdc:	432f      	orrs	r7, r5
 8002fde:	4307      	orrs	r7, r0
 8002fe0:	44a3      	add	fp, r4
 8002fe2:	18bf      	adds	r7, r7, r2
 8002fe4:	4297      	cmp	r7, r2
 8002fe6:	4192      	sbcs	r2, r2
 8002fe8:	4252      	negs	r2, r2
 8002fea:	445a      	add	r2, fp
 8002fec:	0014      	movs	r4, r2
 8002fee:	464d      	mov	r5, r9
 8002ff0:	e787      	b.n	8002f02 <__aeabi_dsub+0x1ae>
 8002ff2:	4f34      	ldr	r7, [pc, #208]	@ (80030c4 <__aeabi_dsub+0x370>)
 8002ff4:	1c6b      	adds	r3, r5, #1
 8002ff6:	423b      	tst	r3, r7
 8002ff8:	d000      	beq.n	8002ffc <__aeabi_dsub+0x2a8>
 8002ffa:	e0b6      	b.n	800316a <__aeabi_dsub+0x416>
 8002ffc:	4659      	mov	r1, fp
 8002ffe:	0023      	movs	r3, r4
 8003000:	4311      	orrs	r1, r2
 8003002:	000f      	movs	r7, r1
 8003004:	4303      	orrs	r3, r0
 8003006:	2d00      	cmp	r5, #0
 8003008:	d000      	beq.n	800300c <__aeabi_dsub+0x2b8>
 800300a:	e126      	b.n	800325a <__aeabi_dsub+0x506>
 800300c:	2b00      	cmp	r3, #0
 800300e:	d100      	bne.n	8003012 <__aeabi_dsub+0x2be>
 8003010:	e1c0      	b.n	8003394 <__aeabi_dsub+0x640>
 8003012:	2900      	cmp	r1, #0
 8003014:	d100      	bne.n	8003018 <__aeabi_dsub+0x2c4>
 8003016:	e0a1      	b.n	800315c <__aeabi_dsub+0x408>
 8003018:	1a83      	subs	r3, r0, r2
 800301a:	4698      	mov	r8, r3
 800301c:	465b      	mov	r3, fp
 800301e:	4540      	cmp	r0, r8
 8003020:	41ad      	sbcs	r5, r5
 8003022:	1ae3      	subs	r3, r4, r3
 8003024:	426d      	negs	r5, r5
 8003026:	1b5b      	subs	r3, r3, r5
 8003028:	2580      	movs	r5, #128	@ 0x80
 800302a:	042d      	lsls	r5, r5, #16
 800302c:	422b      	tst	r3, r5
 800302e:	d100      	bne.n	8003032 <__aeabi_dsub+0x2de>
 8003030:	e14b      	b.n	80032ca <__aeabi_dsub+0x576>
 8003032:	465b      	mov	r3, fp
 8003034:	1a10      	subs	r0, r2, r0
 8003036:	4282      	cmp	r2, r0
 8003038:	4192      	sbcs	r2, r2
 800303a:	1b1c      	subs	r4, r3, r4
 800303c:	0007      	movs	r7, r0
 800303e:	2601      	movs	r6, #1
 8003040:	4663      	mov	r3, ip
 8003042:	4252      	negs	r2, r2
 8003044:	1aa4      	subs	r4, r4, r2
 8003046:	4327      	orrs	r7, r4
 8003048:	401e      	ands	r6, r3
 800304a:	2f00      	cmp	r7, #0
 800304c:	d100      	bne.n	8003050 <__aeabi_dsub+0x2fc>
 800304e:	e142      	b.n	80032d6 <__aeabi_dsub+0x582>
 8003050:	422c      	tst	r4, r5
 8003052:	d100      	bne.n	8003056 <__aeabi_dsub+0x302>
 8003054:	e26d      	b.n	8003532 <__aeabi_dsub+0x7de>
 8003056:	4b19      	ldr	r3, [pc, #100]	@ (80030bc <__aeabi_dsub+0x368>)
 8003058:	2501      	movs	r5, #1
 800305a:	401c      	ands	r4, r3
 800305c:	e71b      	b.n	8002e96 <__aeabi_dsub+0x142>
 800305e:	42bd      	cmp	r5, r7
 8003060:	d100      	bne.n	8003064 <__aeabi_dsub+0x310>
 8003062:	e13b      	b.n	80032dc <__aeabi_dsub+0x588>
 8003064:	2701      	movs	r7, #1
 8003066:	2b38      	cmp	r3, #56	@ 0x38
 8003068:	dd00      	ble.n	800306c <__aeabi_dsub+0x318>
 800306a:	e745      	b.n	8002ef8 <__aeabi_dsub+0x1a4>
 800306c:	2780      	movs	r7, #128	@ 0x80
 800306e:	4659      	mov	r1, fp
 8003070:	043f      	lsls	r7, r7, #16
 8003072:	4339      	orrs	r1, r7
 8003074:	468b      	mov	fp, r1
 8003076:	e72a      	b.n	8002ece <__aeabi_dsub+0x17a>
 8003078:	2400      	movs	r4, #0
 800307a:	2700      	movs	r7, #0
 800307c:	052d      	lsls	r5, r5, #20
 800307e:	4325      	orrs	r5, r4
 8003080:	07f6      	lsls	r6, r6, #31
 8003082:	4335      	orrs	r5, r6
 8003084:	0038      	movs	r0, r7
 8003086:	0029      	movs	r1, r5
 8003088:	b003      	add	sp, #12
 800308a:	bcf0      	pop	{r4, r5, r6, r7}
 800308c:	46bb      	mov	fp, r7
 800308e:	46b2      	mov	sl, r6
 8003090:	46a9      	mov	r9, r5
 8003092:	46a0      	mov	r8, r4
 8003094:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003096:	077b      	lsls	r3, r7, #29
 8003098:	d004      	beq.n	80030a4 <__aeabi_dsub+0x350>
 800309a:	230f      	movs	r3, #15
 800309c:	403b      	ands	r3, r7
 800309e:	2b04      	cmp	r3, #4
 80030a0:	d000      	beq.n	80030a4 <__aeabi_dsub+0x350>
 80030a2:	e6e7      	b.n	8002e74 <__aeabi_dsub+0x120>
 80030a4:	002b      	movs	r3, r5
 80030a6:	08f8      	lsrs	r0, r7, #3
 80030a8:	4a03      	ldr	r2, [pc, #12]	@ (80030b8 <__aeabi_dsub+0x364>)
 80030aa:	0767      	lsls	r7, r4, #29
 80030ac:	4307      	orrs	r7, r0
 80030ae:	08e5      	lsrs	r5, r4, #3
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d100      	bne.n	80030b6 <__aeabi_dsub+0x362>
 80030b4:	e74a      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 80030b6:	e0a5      	b.n	8003204 <__aeabi_dsub+0x4b0>
 80030b8:	000007ff 	.word	0x000007ff
 80030bc:	ff7fffff 	.word	0xff7fffff
 80030c0:	fffff801 	.word	0xfffff801
 80030c4:	000007fe 	.word	0x000007fe
 80030c8:	0038      	movs	r0, r7
 80030ca:	f000 fb45 	bl	8003758 <__clzsi2>
 80030ce:	0003      	movs	r3, r0
 80030d0:	3318      	adds	r3, #24
 80030d2:	2b1f      	cmp	r3, #31
 80030d4:	dc00      	bgt.n	80030d8 <__aeabi_dsub+0x384>
 80030d6:	e6a7      	b.n	8002e28 <__aeabi_dsub+0xd4>
 80030d8:	003a      	movs	r2, r7
 80030da:	3808      	subs	r0, #8
 80030dc:	4082      	lsls	r2, r0
 80030de:	429d      	cmp	r5, r3
 80030e0:	dd00      	ble.n	80030e4 <__aeabi_dsub+0x390>
 80030e2:	e08a      	b.n	80031fa <__aeabi_dsub+0x4a6>
 80030e4:	1b5b      	subs	r3, r3, r5
 80030e6:	1c58      	adds	r0, r3, #1
 80030e8:	281f      	cmp	r0, #31
 80030ea:	dc00      	bgt.n	80030ee <__aeabi_dsub+0x39a>
 80030ec:	e1d8      	b.n	80034a0 <__aeabi_dsub+0x74c>
 80030ee:	0017      	movs	r7, r2
 80030f0:	3b1f      	subs	r3, #31
 80030f2:	40df      	lsrs	r7, r3
 80030f4:	2820      	cmp	r0, #32
 80030f6:	d005      	beq.n	8003104 <__aeabi_dsub+0x3b0>
 80030f8:	2340      	movs	r3, #64	@ 0x40
 80030fa:	1a1b      	subs	r3, r3, r0
 80030fc:	409a      	lsls	r2, r3
 80030fe:	1e53      	subs	r3, r2, #1
 8003100:	419a      	sbcs	r2, r3
 8003102:	4317      	orrs	r7, r2
 8003104:	2500      	movs	r5, #0
 8003106:	2f00      	cmp	r7, #0
 8003108:	d100      	bne.n	800310c <__aeabi_dsub+0x3b8>
 800310a:	e0e5      	b.n	80032d8 <__aeabi_dsub+0x584>
 800310c:	077b      	lsls	r3, r7, #29
 800310e:	d000      	beq.n	8003112 <__aeabi_dsub+0x3be>
 8003110:	e6ab      	b.n	8002e6a <__aeabi_dsub+0x116>
 8003112:	002c      	movs	r4, r5
 8003114:	e7c6      	b.n	80030a4 <__aeabi_dsub+0x350>
 8003116:	08c0      	lsrs	r0, r0, #3
 8003118:	e7c6      	b.n	80030a8 <__aeabi_dsub+0x354>
 800311a:	2700      	movs	r7, #0
 800311c:	2400      	movs	r4, #0
 800311e:	4dd1      	ldr	r5, [pc, #836]	@ (8003464 <__aeabi_dsub+0x710>)
 8003120:	e7ac      	b.n	800307c <__aeabi_dsub+0x328>
 8003122:	4fd1      	ldr	r7, [pc, #836]	@ (8003468 <__aeabi_dsub+0x714>)
 8003124:	1c6b      	adds	r3, r5, #1
 8003126:	423b      	tst	r3, r7
 8003128:	d171      	bne.n	800320e <__aeabi_dsub+0x4ba>
 800312a:	0023      	movs	r3, r4
 800312c:	4303      	orrs	r3, r0
 800312e:	2d00      	cmp	r5, #0
 8003130:	d000      	beq.n	8003134 <__aeabi_dsub+0x3e0>
 8003132:	e14e      	b.n	80033d2 <__aeabi_dsub+0x67e>
 8003134:	4657      	mov	r7, sl
 8003136:	2b00      	cmp	r3, #0
 8003138:	d100      	bne.n	800313c <__aeabi_dsub+0x3e8>
 800313a:	e1b5      	b.n	80034a8 <__aeabi_dsub+0x754>
 800313c:	2f00      	cmp	r7, #0
 800313e:	d00d      	beq.n	800315c <__aeabi_dsub+0x408>
 8003140:	1883      	adds	r3, r0, r2
 8003142:	4283      	cmp	r3, r0
 8003144:	4180      	sbcs	r0, r0
 8003146:	445c      	add	r4, fp
 8003148:	4240      	negs	r0, r0
 800314a:	1824      	adds	r4, r4, r0
 800314c:	0222      	lsls	r2, r4, #8
 800314e:	d500      	bpl.n	8003152 <__aeabi_dsub+0x3fe>
 8003150:	e1c8      	b.n	80034e4 <__aeabi_dsub+0x790>
 8003152:	001f      	movs	r7, r3
 8003154:	4698      	mov	r8, r3
 8003156:	4327      	orrs	r7, r4
 8003158:	d100      	bne.n	800315c <__aeabi_dsub+0x408>
 800315a:	e0bc      	b.n	80032d6 <__aeabi_dsub+0x582>
 800315c:	4643      	mov	r3, r8
 800315e:	0767      	lsls	r7, r4, #29
 8003160:	08db      	lsrs	r3, r3, #3
 8003162:	431f      	orrs	r7, r3
 8003164:	08e5      	lsrs	r5, r4, #3
 8003166:	2300      	movs	r3, #0
 8003168:	e04c      	b.n	8003204 <__aeabi_dsub+0x4b0>
 800316a:	1a83      	subs	r3, r0, r2
 800316c:	4698      	mov	r8, r3
 800316e:	465b      	mov	r3, fp
 8003170:	4540      	cmp	r0, r8
 8003172:	41bf      	sbcs	r7, r7
 8003174:	1ae3      	subs	r3, r4, r3
 8003176:	427f      	negs	r7, r7
 8003178:	1bdb      	subs	r3, r3, r7
 800317a:	021f      	lsls	r7, r3, #8
 800317c:	d47c      	bmi.n	8003278 <__aeabi_dsub+0x524>
 800317e:	4647      	mov	r7, r8
 8003180:	431f      	orrs	r7, r3
 8003182:	d100      	bne.n	8003186 <__aeabi_dsub+0x432>
 8003184:	e0a6      	b.n	80032d4 <__aeabi_dsub+0x580>
 8003186:	001c      	movs	r4, r3
 8003188:	4647      	mov	r7, r8
 800318a:	e645      	b.n	8002e18 <__aeabi_dsub+0xc4>
 800318c:	4cb7      	ldr	r4, [pc, #732]	@ (800346c <__aeabi_dsub+0x718>)
 800318e:	1aed      	subs	r5, r5, r3
 8003190:	4014      	ands	r4, r2
 8003192:	077b      	lsls	r3, r7, #29
 8003194:	d000      	beq.n	8003198 <__aeabi_dsub+0x444>
 8003196:	e780      	b.n	800309a <__aeabi_dsub+0x346>
 8003198:	e784      	b.n	80030a4 <__aeabi_dsub+0x350>
 800319a:	464b      	mov	r3, r9
 800319c:	0025      	movs	r5, r4
 800319e:	4305      	orrs	r5, r0
 80031a0:	d066      	beq.n	8003270 <__aeabi_dsub+0x51c>
 80031a2:	1e5f      	subs	r7, r3, #1
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d100      	bne.n	80031aa <__aeabi_dsub+0x456>
 80031a8:	e0fc      	b.n	80033a4 <__aeabi_dsub+0x650>
 80031aa:	4dae      	ldr	r5, [pc, #696]	@ (8003464 <__aeabi_dsub+0x710>)
 80031ac:	42ab      	cmp	r3, r5
 80031ae:	d100      	bne.n	80031b2 <__aeabi_dsub+0x45e>
 80031b0:	e15e      	b.n	8003470 <__aeabi_dsub+0x71c>
 80031b2:	4666      	mov	r6, ip
 80031b4:	2f38      	cmp	r7, #56	@ 0x38
 80031b6:	dc00      	bgt.n	80031ba <__aeabi_dsub+0x466>
 80031b8:	e0b4      	b.n	8003324 <__aeabi_dsub+0x5d0>
 80031ba:	2001      	movs	r0, #1
 80031bc:	1a17      	subs	r7, r2, r0
 80031be:	42ba      	cmp	r2, r7
 80031c0:	4192      	sbcs	r2, r2
 80031c2:	465b      	mov	r3, fp
 80031c4:	4252      	negs	r2, r2
 80031c6:	464d      	mov	r5, r9
 80031c8:	1a9c      	subs	r4, r3, r2
 80031ca:	e620      	b.n	8002e0e <__aeabi_dsub+0xba>
 80031cc:	0767      	lsls	r7, r4, #29
 80031ce:	08c0      	lsrs	r0, r0, #3
 80031d0:	4307      	orrs	r7, r0
 80031d2:	08e5      	lsrs	r5, r4, #3
 80031d4:	e6ba      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 80031d6:	001f      	movs	r7, r3
 80031d8:	4659      	mov	r1, fp
 80031da:	3f20      	subs	r7, #32
 80031dc:	40f9      	lsrs	r1, r7
 80031de:	000f      	movs	r7, r1
 80031e0:	2b20      	cmp	r3, #32
 80031e2:	d005      	beq.n	80031f0 <__aeabi_dsub+0x49c>
 80031e4:	2140      	movs	r1, #64	@ 0x40
 80031e6:	1acb      	subs	r3, r1, r3
 80031e8:	4659      	mov	r1, fp
 80031ea:	4099      	lsls	r1, r3
 80031ec:	430a      	orrs	r2, r1
 80031ee:	4692      	mov	sl, r2
 80031f0:	4653      	mov	r3, sl
 80031f2:	1e5a      	subs	r2, r3, #1
 80031f4:	4193      	sbcs	r3, r2
 80031f6:	431f      	orrs	r7, r3
 80031f8:	e604      	b.n	8002e04 <__aeabi_dsub+0xb0>
 80031fa:	1aeb      	subs	r3, r5, r3
 80031fc:	4d9b      	ldr	r5, [pc, #620]	@ (800346c <__aeabi_dsub+0x718>)
 80031fe:	4015      	ands	r5, r2
 8003200:	076f      	lsls	r7, r5, #29
 8003202:	08ed      	lsrs	r5, r5, #3
 8003204:	032c      	lsls	r4, r5, #12
 8003206:	055d      	lsls	r5, r3, #21
 8003208:	0b24      	lsrs	r4, r4, #12
 800320a:	0d6d      	lsrs	r5, r5, #21
 800320c:	e736      	b.n	800307c <__aeabi_dsub+0x328>
 800320e:	4d95      	ldr	r5, [pc, #596]	@ (8003464 <__aeabi_dsub+0x710>)
 8003210:	42ab      	cmp	r3, r5
 8003212:	d100      	bne.n	8003216 <__aeabi_dsub+0x4c2>
 8003214:	e0d6      	b.n	80033c4 <__aeabi_dsub+0x670>
 8003216:	1882      	adds	r2, r0, r2
 8003218:	0021      	movs	r1, r4
 800321a:	4282      	cmp	r2, r0
 800321c:	4180      	sbcs	r0, r0
 800321e:	4459      	add	r1, fp
 8003220:	4240      	negs	r0, r0
 8003222:	1808      	adds	r0, r1, r0
 8003224:	07c7      	lsls	r7, r0, #31
 8003226:	0852      	lsrs	r2, r2, #1
 8003228:	4317      	orrs	r7, r2
 800322a:	0844      	lsrs	r4, r0, #1
 800322c:	0752      	lsls	r2, r2, #29
 800322e:	d400      	bmi.n	8003232 <__aeabi_dsub+0x4de>
 8003230:	e185      	b.n	800353e <__aeabi_dsub+0x7ea>
 8003232:	220f      	movs	r2, #15
 8003234:	001d      	movs	r5, r3
 8003236:	403a      	ands	r2, r7
 8003238:	2a04      	cmp	r2, #4
 800323a:	d000      	beq.n	800323e <__aeabi_dsub+0x4ea>
 800323c:	e61a      	b.n	8002e74 <__aeabi_dsub+0x120>
 800323e:	08ff      	lsrs	r7, r7, #3
 8003240:	0764      	lsls	r4, r4, #29
 8003242:	4327      	orrs	r7, r4
 8003244:	0905      	lsrs	r5, r0, #4
 8003246:	e7dd      	b.n	8003204 <__aeabi_dsub+0x4b0>
 8003248:	465b      	mov	r3, fp
 800324a:	08d2      	lsrs	r2, r2, #3
 800324c:	075f      	lsls	r7, r3, #29
 800324e:	4317      	orrs	r7, r2
 8003250:	08dd      	lsrs	r5, r3, #3
 8003252:	e67b      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 8003254:	2700      	movs	r7, #0
 8003256:	2400      	movs	r4, #0
 8003258:	e710      	b.n	800307c <__aeabi_dsub+0x328>
 800325a:	2b00      	cmp	r3, #0
 800325c:	d000      	beq.n	8003260 <__aeabi_dsub+0x50c>
 800325e:	e0d6      	b.n	800340e <__aeabi_dsub+0x6ba>
 8003260:	2900      	cmp	r1, #0
 8003262:	d000      	beq.n	8003266 <__aeabi_dsub+0x512>
 8003264:	e12f      	b.n	80034c6 <__aeabi_dsub+0x772>
 8003266:	2480      	movs	r4, #128	@ 0x80
 8003268:	2600      	movs	r6, #0
 800326a:	4d7e      	ldr	r5, [pc, #504]	@ (8003464 <__aeabi_dsub+0x710>)
 800326c:	0324      	lsls	r4, r4, #12
 800326e:	e705      	b.n	800307c <__aeabi_dsub+0x328>
 8003270:	4666      	mov	r6, ip
 8003272:	465c      	mov	r4, fp
 8003274:	08d0      	lsrs	r0, r2, #3
 8003276:	e717      	b.n	80030a8 <__aeabi_dsub+0x354>
 8003278:	465b      	mov	r3, fp
 800327a:	1a17      	subs	r7, r2, r0
 800327c:	42ba      	cmp	r2, r7
 800327e:	4192      	sbcs	r2, r2
 8003280:	1b1c      	subs	r4, r3, r4
 8003282:	2601      	movs	r6, #1
 8003284:	4663      	mov	r3, ip
 8003286:	4252      	negs	r2, r2
 8003288:	1aa4      	subs	r4, r4, r2
 800328a:	401e      	ands	r6, r3
 800328c:	e5c4      	b.n	8002e18 <__aeabi_dsub+0xc4>
 800328e:	1883      	adds	r3, r0, r2
 8003290:	4283      	cmp	r3, r0
 8003292:	4180      	sbcs	r0, r0
 8003294:	445c      	add	r4, fp
 8003296:	4240      	negs	r0, r0
 8003298:	1825      	adds	r5, r4, r0
 800329a:	022a      	lsls	r2, r5, #8
 800329c:	d400      	bmi.n	80032a0 <__aeabi_dsub+0x54c>
 800329e:	e0da      	b.n	8003456 <__aeabi_dsub+0x702>
 80032a0:	4a72      	ldr	r2, [pc, #456]	@ (800346c <__aeabi_dsub+0x718>)
 80032a2:	085b      	lsrs	r3, r3, #1
 80032a4:	4015      	ands	r5, r2
 80032a6:	07ea      	lsls	r2, r5, #31
 80032a8:	431a      	orrs	r2, r3
 80032aa:	0869      	lsrs	r1, r5, #1
 80032ac:	075b      	lsls	r3, r3, #29
 80032ae:	d400      	bmi.n	80032b2 <__aeabi_dsub+0x55e>
 80032b0:	e14a      	b.n	8003548 <__aeabi_dsub+0x7f4>
 80032b2:	230f      	movs	r3, #15
 80032b4:	4013      	ands	r3, r2
 80032b6:	2b04      	cmp	r3, #4
 80032b8:	d100      	bne.n	80032bc <__aeabi_dsub+0x568>
 80032ba:	e0fc      	b.n	80034b6 <__aeabi_dsub+0x762>
 80032bc:	1d17      	adds	r7, r2, #4
 80032be:	4297      	cmp	r7, r2
 80032c0:	41a4      	sbcs	r4, r4
 80032c2:	4264      	negs	r4, r4
 80032c4:	2502      	movs	r5, #2
 80032c6:	1864      	adds	r4, r4, r1
 80032c8:	e6ec      	b.n	80030a4 <__aeabi_dsub+0x350>
 80032ca:	4647      	mov	r7, r8
 80032cc:	001c      	movs	r4, r3
 80032ce:	431f      	orrs	r7, r3
 80032d0:	d000      	beq.n	80032d4 <__aeabi_dsub+0x580>
 80032d2:	e743      	b.n	800315c <__aeabi_dsub+0x408>
 80032d4:	2600      	movs	r6, #0
 80032d6:	2500      	movs	r5, #0
 80032d8:	2400      	movs	r4, #0
 80032da:	e6cf      	b.n	800307c <__aeabi_dsub+0x328>
 80032dc:	08c0      	lsrs	r0, r0, #3
 80032de:	0767      	lsls	r7, r4, #29
 80032e0:	4307      	orrs	r7, r0
 80032e2:	08e5      	lsrs	r5, r4, #3
 80032e4:	e632      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 80032e6:	1a87      	subs	r7, r0, r2
 80032e8:	465b      	mov	r3, fp
 80032ea:	42b8      	cmp	r0, r7
 80032ec:	4180      	sbcs	r0, r0
 80032ee:	1ae4      	subs	r4, r4, r3
 80032f0:	4240      	negs	r0, r0
 80032f2:	1a24      	subs	r4, r4, r0
 80032f4:	0223      	lsls	r3, r4, #8
 80032f6:	d428      	bmi.n	800334a <__aeabi_dsub+0x5f6>
 80032f8:	0763      	lsls	r3, r4, #29
 80032fa:	08ff      	lsrs	r7, r7, #3
 80032fc:	431f      	orrs	r7, r3
 80032fe:	08e5      	lsrs	r5, r4, #3
 8003300:	2301      	movs	r3, #1
 8003302:	e77f      	b.n	8003204 <__aeabi_dsub+0x4b0>
 8003304:	2b00      	cmp	r3, #0
 8003306:	d100      	bne.n	800330a <__aeabi_dsub+0x5b6>
 8003308:	e673      	b.n	8002ff2 <__aeabi_dsub+0x29e>
 800330a:	464b      	mov	r3, r9
 800330c:	1b5f      	subs	r7, r3, r5
 800330e:	003b      	movs	r3, r7
 8003310:	2d00      	cmp	r5, #0
 8003312:	d100      	bne.n	8003316 <__aeabi_dsub+0x5c2>
 8003314:	e742      	b.n	800319c <__aeabi_dsub+0x448>
 8003316:	2f38      	cmp	r7, #56	@ 0x38
 8003318:	dd00      	ble.n	800331c <__aeabi_dsub+0x5c8>
 800331a:	e0ec      	b.n	80034f6 <__aeabi_dsub+0x7a2>
 800331c:	2380      	movs	r3, #128	@ 0x80
 800331e:	000e      	movs	r6, r1
 8003320:	041b      	lsls	r3, r3, #16
 8003322:	431c      	orrs	r4, r3
 8003324:	2f1f      	cmp	r7, #31
 8003326:	dc25      	bgt.n	8003374 <__aeabi_dsub+0x620>
 8003328:	2520      	movs	r5, #32
 800332a:	0023      	movs	r3, r4
 800332c:	1bed      	subs	r5, r5, r7
 800332e:	0001      	movs	r1, r0
 8003330:	40a8      	lsls	r0, r5
 8003332:	40ab      	lsls	r3, r5
 8003334:	40f9      	lsrs	r1, r7
 8003336:	1e45      	subs	r5, r0, #1
 8003338:	41a8      	sbcs	r0, r5
 800333a:	430b      	orrs	r3, r1
 800333c:	40fc      	lsrs	r4, r7
 800333e:	4318      	orrs	r0, r3
 8003340:	465b      	mov	r3, fp
 8003342:	1b1b      	subs	r3, r3, r4
 8003344:	469b      	mov	fp, r3
 8003346:	e739      	b.n	80031bc <__aeabi_dsub+0x468>
 8003348:	4666      	mov	r6, ip
 800334a:	2501      	movs	r5, #1
 800334c:	e562      	b.n	8002e14 <__aeabi_dsub+0xc0>
 800334e:	001f      	movs	r7, r3
 8003350:	4659      	mov	r1, fp
 8003352:	3f20      	subs	r7, #32
 8003354:	40f9      	lsrs	r1, r7
 8003356:	468c      	mov	ip, r1
 8003358:	2b20      	cmp	r3, #32
 800335a:	d005      	beq.n	8003368 <__aeabi_dsub+0x614>
 800335c:	2740      	movs	r7, #64	@ 0x40
 800335e:	4659      	mov	r1, fp
 8003360:	1afb      	subs	r3, r7, r3
 8003362:	4099      	lsls	r1, r3
 8003364:	430a      	orrs	r2, r1
 8003366:	4692      	mov	sl, r2
 8003368:	4657      	mov	r7, sl
 800336a:	1e7b      	subs	r3, r7, #1
 800336c:	419f      	sbcs	r7, r3
 800336e:	4663      	mov	r3, ip
 8003370:	431f      	orrs	r7, r3
 8003372:	e5c1      	b.n	8002ef8 <__aeabi_dsub+0x1a4>
 8003374:	003b      	movs	r3, r7
 8003376:	0025      	movs	r5, r4
 8003378:	3b20      	subs	r3, #32
 800337a:	40dd      	lsrs	r5, r3
 800337c:	2f20      	cmp	r7, #32
 800337e:	d004      	beq.n	800338a <__aeabi_dsub+0x636>
 8003380:	2340      	movs	r3, #64	@ 0x40
 8003382:	1bdb      	subs	r3, r3, r7
 8003384:	409c      	lsls	r4, r3
 8003386:	4320      	orrs	r0, r4
 8003388:	4680      	mov	r8, r0
 800338a:	4640      	mov	r0, r8
 800338c:	1e43      	subs	r3, r0, #1
 800338e:	4198      	sbcs	r0, r3
 8003390:	4328      	orrs	r0, r5
 8003392:	e713      	b.n	80031bc <__aeabi_dsub+0x468>
 8003394:	2900      	cmp	r1, #0
 8003396:	d09d      	beq.n	80032d4 <__aeabi_dsub+0x580>
 8003398:	2601      	movs	r6, #1
 800339a:	4663      	mov	r3, ip
 800339c:	465c      	mov	r4, fp
 800339e:	4690      	mov	r8, r2
 80033a0:	401e      	ands	r6, r3
 80033a2:	e6db      	b.n	800315c <__aeabi_dsub+0x408>
 80033a4:	1a17      	subs	r7, r2, r0
 80033a6:	465b      	mov	r3, fp
 80033a8:	42ba      	cmp	r2, r7
 80033aa:	4192      	sbcs	r2, r2
 80033ac:	1b1c      	subs	r4, r3, r4
 80033ae:	4252      	negs	r2, r2
 80033b0:	1aa4      	subs	r4, r4, r2
 80033b2:	0223      	lsls	r3, r4, #8
 80033b4:	d4c8      	bmi.n	8003348 <__aeabi_dsub+0x5f4>
 80033b6:	0763      	lsls	r3, r4, #29
 80033b8:	08ff      	lsrs	r7, r7, #3
 80033ba:	431f      	orrs	r7, r3
 80033bc:	4666      	mov	r6, ip
 80033be:	2301      	movs	r3, #1
 80033c0:	08e5      	lsrs	r5, r4, #3
 80033c2:	e71f      	b.n	8003204 <__aeabi_dsub+0x4b0>
 80033c4:	001d      	movs	r5, r3
 80033c6:	2400      	movs	r4, #0
 80033c8:	2700      	movs	r7, #0
 80033ca:	e657      	b.n	800307c <__aeabi_dsub+0x328>
 80033cc:	465c      	mov	r4, fp
 80033ce:	08d0      	lsrs	r0, r2, #3
 80033d0:	e66a      	b.n	80030a8 <__aeabi_dsub+0x354>
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d100      	bne.n	80033d8 <__aeabi_dsub+0x684>
 80033d6:	e737      	b.n	8003248 <__aeabi_dsub+0x4f4>
 80033d8:	4653      	mov	r3, sl
 80033da:	08c0      	lsrs	r0, r0, #3
 80033dc:	0767      	lsls	r7, r4, #29
 80033de:	4307      	orrs	r7, r0
 80033e0:	08e5      	lsrs	r5, r4, #3
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d100      	bne.n	80033e8 <__aeabi_dsub+0x694>
 80033e6:	e5b1      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 80033e8:	2380      	movs	r3, #128	@ 0x80
 80033ea:	031b      	lsls	r3, r3, #12
 80033ec:	421d      	tst	r5, r3
 80033ee:	d008      	beq.n	8003402 <__aeabi_dsub+0x6ae>
 80033f0:	4659      	mov	r1, fp
 80033f2:	08c8      	lsrs	r0, r1, #3
 80033f4:	4218      	tst	r0, r3
 80033f6:	d104      	bne.n	8003402 <__aeabi_dsub+0x6ae>
 80033f8:	08d2      	lsrs	r2, r2, #3
 80033fa:	0749      	lsls	r1, r1, #29
 80033fc:	430a      	orrs	r2, r1
 80033fe:	0017      	movs	r7, r2
 8003400:	0005      	movs	r5, r0
 8003402:	0f7b      	lsrs	r3, r7, #29
 8003404:	00ff      	lsls	r7, r7, #3
 8003406:	08ff      	lsrs	r7, r7, #3
 8003408:	075b      	lsls	r3, r3, #29
 800340a:	431f      	orrs	r7, r3
 800340c:	e59e      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 800340e:	08c0      	lsrs	r0, r0, #3
 8003410:	0763      	lsls	r3, r4, #29
 8003412:	4318      	orrs	r0, r3
 8003414:	08e5      	lsrs	r5, r4, #3
 8003416:	2900      	cmp	r1, #0
 8003418:	d053      	beq.n	80034c2 <__aeabi_dsub+0x76e>
 800341a:	2380      	movs	r3, #128	@ 0x80
 800341c:	031b      	lsls	r3, r3, #12
 800341e:	421d      	tst	r5, r3
 8003420:	d00a      	beq.n	8003438 <__aeabi_dsub+0x6e4>
 8003422:	4659      	mov	r1, fp
 8003424:	08cc      	lsrs	r4, r1, #3
 8003426:	421c      	tst	r4, r3
 8003428:	d106      	bne.n	8003438 <__aeabi_dsub+0x6e4>
 800342a:	2601      	movs	r6, #1
 800342c:	4663      	mov	r3, ip
 800342e:	0025      	movs	r5, r4
 8003430:	08d0      	lsrs	r0, r2, #3
 8003432:	0749      	lsls	r1, r1, #29
 8003434:	4308      	orrs	r0, r1
 8003436:	401e      	ands	r6, r3
 8003438:	0f47      	lsrs	r7, r0, #29
 800343a:	00c0      	lsls	r0, r0, #3
 800343c:	08c0      	lsrs	r0, r0, #3
 800343e:	077f      	lsls	r7, r7, #29
 8003440:	4307      	orrs	r7, r0
 8003442:	e583      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 8003444:	1883      	adds	r3, r0, r2
 8003446:	4293      	cmp	r3, r2
 8003448:	4192      	sbcs	r2, r2
 800344a:	445c      	add	r4, fp
 800344c:	4252      	negs	r2, r2
 800344e:	18a5      	adds	r5, r4, r2
 8003450:	022a      	lsls	r2, r5, #8
 8003452:	d500      	bpl.n	8003456 <__aeabi_dsub+0x702>
 8003454:	e724      	b.n	80032a0 <__aeabi_dsub+0x54c>
 8003456:	076f      	lsls	r7, r5, #29
 8003458:	08db      	lsrs	r3, r3, #3
 800345a:	431f      	orrs	r7, r3
 800345c:	08ed      	lsrs	r5, r5, #3
 800345e:	2301      	movs	r3, #1
 8003460:	e6d0      	b.n	8003204 <__aeabi_dsub+0x4b0>
 8003462:	46c0      	nop			@ (mov r8, r8)
 8003464:	000007ff 	.word	0x000007ff
 8003468:	000007fe 	.word	0x000007fe
 800346c:	ff7fffff 	.word	0xff7fffff
 8003470:	465b      	mov	r3, fp
 8003472:	08d2      	lsrs	r2, r2, #3
 8003474:	075f      	lsls	r7, r3, #29
 8003476:	4666      	mov	r6, ip
 8003478:	4317      	orrs	r7, r2
 800347a:	08dd      	lsrs	r5, r3, #3
 800347c:	e566      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 800347e:	0025      	movs	r5, r4
 8003480:	3b20      	subs	r3, #32
 8003482:	40dd      	lsrs	r5, r3
 8003484:	4663      	mov	r3, ip
 8003486:	2b20      	cmp	r3, #32
 8003488:	d005      	beq.n	8003496 <__aeabi_dsub+0x742>
 800348a:	2340      	movs	r3, #64	@ 0x40
 800348c:	4661      	mov	r1, ip
 800348e:	1a5b      	subs	r3, r3, r1
 8003490:	409c      	lsls	r4, r3
 8003492:	4320      	orrs	r0, r4
 8003494:	4680      	mov	r8, r0
 8003496:	4647      	mov	r7, r8
 8003498:	1e7b      	subs	r3, r7, #1
 800349a:	419f      	sbcs	r7, r3
 800349c:	432f      	orrs	r7, r5
 800349e:	e5a0      	b.n	8002fe2 <__aeabi_dsub+0x28e>
 80034a0:	2120      	movs	r1, #32
 80034a2:	2700      	movs	r7, #0
 80034a4:	1a09      	subs	r1, r1, r0
 80034a6:	e4d2      	b.n	8002e4e <__aeabi_dsub+0xfa>
 80034a8:	2f00      	cmp	r7, #0
 80034aa:	d100      	bne.n	80034ae <__aeabi_dsub+0x75a>
 80034ac:	e713      	b.n	80032d6 <__aeabi_dsub+0x582>
 80034ae:	465c      	mov	r4, fp
 80034b0:	0017      	movs	r7, r2
 80034b2:	2500      	movs	r5, #0
 80034b4:	e5f6      	b.n	80030a4 <__aeabi_dsub+0x350>
 80034b6:	08d7      	lsrs	r7, r2, #3
 80034b8:	0749      	lsls	r1, r1, #29
 80034ba:	2302      	movs	r3, #2
 80034bc:	430f      	orrs	r7, r1
 80034be:	092d      	lsrs	r5, r5, #4
 80034c0:	e6a0      	b.n	8003204 <__aeabi_dsub+0x4b0>
 80034c2:	0007      	movs	r7, r0
 80034c4:	e542      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 80034c6:	465b      	mov	r3, fp
 80034c8:	2601      	movs	r6, #1
 80034ca:	075f      	lsls	r7, r3, #29
 80034cc:	08dd      	lsrs	r5, r3, #3
 80034ce:	4663      	mov	r3, ip
 80034d0:	08d2      	lsrs	r2, r2, #3
 80034d2:	4317      	orrs	r7, r2
 80034d4:	401e      	ands	r6, r3
 80034d6:	e539      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 80034d8:	465b      	mov	r3, fp
 80034da:	08d2      	lsrs	r2, r2, #3
 80034dc:	075f      	lsls	r7, r3, #29
 80034de:	4317      	orrs	r7, r2
 80034e0:	08dd      	lsrs	r5, r3, #3
 80034e2:	e533      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 80034e4:	4a1e      	ldr	r2, [pc, #120]	@ (8003560 <__aeabi_dsub+0x80c>)
 80034e6:	08db      	lsrs	r3, r3, #3
 80034e8:	4022      	ands	r2, r4
 80034ea:	0757      	lsls	r7, r2, #29
 80034ec:	0252      	lsls	r2, r2, #9
 80034ee:	2501      	movs	r5, #1
 80034f0:	431f      	orrs	r7, r3
 80034f2:	0b14      	lsrs	r4, r2, #12
 80034f4:	e5c2      	b.n	800307c <__aeabi_dsub+0x328>
 80034f6:	000e      	movs	r6, r1
 80034f8:	2001      	movs	r0, #1
 80034fa:	e65f      	b.n	80031bc <__aeabi_dsub+0x468>
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d00d      	beq.n	800351c <__aeabi_dsub+0x7c8>
 8003500:	464b      	mov	r3, r9
 8003502:	1b5b      	subs	r3, r3, r5
 8003504:	469c      	mov	ip, r3
 8003506:	2d00      	cmp	r5, #0
 8003508:	d100      	bne.n	800350c <__aeabi_dsub+0x7b8>
 800350a:	e548      	b.n	8002f9e <__aeabi_dsub+0x24a>
 800350c:	2701      	movs	r7, #1
 800350e:	2b38      	cmp	r3, #56	@ 0x38
 8003510:	dd00      	ble.n	8003514 <__aeabi_dsub+0x7c0>
 8003512:	e566      	b.n	8002fe2 <__aeabi_dsub+0x28e>
 8003514:	2380      	movs	r3, #128	@ 0x80
 8003516:	041b      	lsls	r3, r3, #16
 8003518:	431c      	orrs	r4, r3
 800351a:	e550      	b.n	8002fbe <__aeabi_dsub+0x26a>
 800351c:	1c6b      	adds	r3, r5, #1
 800351e:	4d11      	ldr	r5, [pc, #68]	@ (8003564 <__aeabi_dsub+0x810>)
 8003520:	422b      	tst	r3, r5
 8003522:	d000      	beq.n	8003526 <__aeabi_dsub+0x7d2>
 8003524:	e673      	b.n	800320e <__aeabi_dsub+0x4ba>
 8003526:	4659      	mov	r1, fp
 8003528:	0023      	movs	r3, r4
 800352a:	4311      	orrs	r1, r2
 800352c:	468a      	mov	sl, r1
 800352e:	4303      	orrs	r3, r0
 8003530:	e600      	b.n	8003134 <__aeabi_dsub+0x3e0>
 8003532:	0767      	lsls	r7, r4, #29
 8003534:	08c0      	lsrs	r0, r0, #3
 8003536:	2300      	movs	r3, #0
 8003538:	4307      	orrs	r7, r0
 800353a:	08e5      	lsrs	r5, r4, #3
 800353c:	e662      	b.n	8003204 <__aeabi_dsub+0x4b0>
 800353e:	0764      	lsls	r4, r4, #29
 8003540:	08ff      	lsrs	r7, r7, #3
 8003542:	4327      	orrs	r7, r4
 8003544:	0905      	lsrs	r5, r0, #4
 8003546:	e65d      	b.n	8003204 <__aeabi_dsub+0x4b0>
 8003548:	08d2      	lsrs	r2, r2, #3
 800354a:	0749      	lsls	r1, r1, #29
 800354c:	4311      	orrs	r1, r2
 800354e:	000f      	movs	r7, r1
 8003550:	2302      	movs	r3, #2
 8003552:	092d      	lsrs	r5, r5, #4
 8003554:	e656      	b.n	8003204 <__aeabi_dsub+0x4b0>
 8003556:	0007      	movs	r7, r0
 8003558:	e5a4      	b.n	80030a4 <__aeabi_dsub+0x350>
 800355a:	0038      	movs	r0, r7
 800355c:	e48f      	b.n	8002e7e <__aeabi_dsub+0x12a>
 800355e:	46c0      	nop			@ (mov r8, r8)
 8003560:	ff7fffff 	.word	0xff7fffff
 8003564:	000007fe 	.word	0x000007fe

08003568 <__aeabi_dcmpun>:
 8003568:	b5f0      	push	{r4, r5, r6, r7, lr}
 800356a:	46c6      	mov	lr, r8
 800356c:	031e      	lsls	r6, r3, #12
 800356e:	0b36      	lsrs	r6, r6, #12
 8003570:	46b0      	mov	r8, r6
 8003572:	4e0d      	ldr	r6, [pc, #52]	@ (80035a8 <__aeabi_dcmpun+0x40>)
 8003574:	030c      	lsls	r4, r1, #12
 8003576:	004d      	lsls	r5, r1, #1
 8003578:	005f      	lsls	r7, r3, #1
 800357a:	b500      	push	{lr}
 800357c:	0b24      	lsrs	r4, r4, #12
 800357e:	0d6d      	lsrs	r5, r5, #21
 8003580:	0d7f      	lsrs	r7, r7, #21
 8003582:	42b5      	cmp	r5, r6
 8003584:	d00b      	beq.n	800359e <__aeabi_dcmpun+0x36>
 8003586:	4908      	ldr	r1, [pc, #32]	@ (80035a8 <__aeabi_dcmpun+0x40>)
 8003588:	2000      	movs	r0, #0
 800358a:	428f      	cmp	r7, r1
 800358c:	d104      	bne.n	8003598 <__aeabi_dcmpun+0x30>
 800358e:	4646      	mov	r6, r8
 8003590:	4316      	orrs	r6, r2
 8003592:	0030      	movs	r0, r6
 8003594:	1e43      	subs	r3, r0, #1
 8003596:	4198      	sbcs	r0, r3
 8003598:	bc80      	pop	{r7}
 800359a:	46b8      	mov	r8, r7
 800359c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800359e:	4304      	orrs	r4, r0
 80035a0:	2001      	movs	r0, #1
 80035a2:	2c00      	cmp	r4, #0
 80035a4:	d1f8      	bne.n	8003598 <__aeabi_dcmpun+0x30>
 80035a6:	e7ee      	b.n	8003586 <__aeabi_dcmpun+0x1e>
 80035a8:	000007ff 	.word	0x000007ff

080035ac <__aeabi_d2iz>:
 80035ac:	000b      	movs	r3, r1
 80035ae:	0002      	movs	r2, r0
 80035b0:	b570      	push	{r4, r5, r6, lr}
 80035b2:	4d16      	ldr	r5, [pc, #88]	@ (800360c <__aeabi_d2iz+0x60>)
 80035b4:	030c      	lsls	r4, r1, #12
 80035b6:	b082      	sub	sp, #8
 80035b8:	0049      	lsls	r1, r1, #1
 80035ba:	2000      	movs	r0, #0
 80035bc:	9200      	str	r2, [sp, #0]
 80035be:	9301      	str	r3, [sp, #4]
 80035c0:	0b24      	lsrs	r4, r4, #12
 80035c2:	0d49      	lsrs	r1, r1, #21
 80035c4:	0fde      	lsrs	r6, r3, #31
 80035c6:	42a9      	cmp	r1, r5
 80035c8:	dd04      	ble.n	80035d4 <__aeabi_d2iz+0x28>
 80035ca:	4811      	ldr	r0, [pc, #68]	@ (8003610 <__aeabi_d2iz+0x64>)
 80035cc:	4281      	cmp	r1, r0
 80035ce:	dd03      	ble.n	80035d8 <__aeabi_d2iz+0x2c>
 80035d0:	4b10      	ldr	r3, [pc, #64]	@ (8003614 <__aeabi_d2iz+0x68>)
 80035d2:	18f0      	adds	r0, r6, r3
 80035d4:	b002      	add	sp, #8
 80035d6:	bd70      	pop	{r4, r5, r6, pc}
 80035d8:	2080      	movs	r0, #128	@ 0x80
 80035da:	0340      	lsls	r0, r0, #13
 80035dc:	4320      	orrs	r0, r4
 80035de:	4c0e      	ldr	r4, [pc, #56]	@ (8003618 <__aeabi_d2iz+0x6c>)
 80035e0:	1a64      	subs	r4, r4, r1
 80035e2:	2c1f      	cmp	r4, #31
 80035e4:	dd08      	ble.n	80035f8 <__aeabi_d2iz+0x4c>
 80035e6:	4b0d      	ldr	r3, [pc, #52]	@ (800361c <__aeabi_d2iz+0x70>)
 80035e8:	1a5b      	subs	r3, r3, r1
 80035ea:	40d8      	lsrs	r0, r3
 80035ec:	0003      	movs	r3, r0
 80035ee:	4258      	negs	r0, r3
 80035f0:	2e00      	cmp	r6, #0
 80035f2:	d1ef      	bne.n	80035d4 <__aeabi_d2iz+0x28>
 80035f4:	0018      	movs	r0, r3
 80035f6:	e7ed      	b.n	80035d4 <__aeabi_d2iz+0x28>
 80035f8:	4b09      	ldr	r3, [pc, #36]	@ (8003620 <__aeabi_d2iz+0x74>)
 80035fa:	9a00      	ldr	r2, [sp, #0]
 80035fc:	469c      	mov	ip, r3
 80035fe:	0003      	movs	r3, r0
 8003600:	4461      	add	r1, ip
 8003602:	408b      	lsls	r3, r1
 8003604:	40e2      	lsrs	r2, r4
 8003606:	4313      	orrs	r3, r2
 8003608:	e7f1      	b.n	80035ee <__aeabi_d2iz+0x42>
 800360a:	46c0      	nop			@ (mov r8, r8)
 800360c:	000003fe 	.word	0x000003fe
 8003610:	0000041d 	.word	0x0000041d
 8003614:	7fffffff 	.word	0x7fffffff
 8003618:	00000433 	.word	0x00000433
 800361c:	00000413 	.word	0x00000413
 8003620:	fffffbed 	.word	0xfffffbed

08003624 <__aeabi_i2d>:
 8003624:	b570      	push	{r4, r5, r6, lr}
 8003626:	2800      	cmp	r0, #0
 8003628:	d016      	beq.n	8003658 <__aeabi_i2d+0x34>
 800362a:	17c3      	asrs	r3, r0, #31
 800362c:	18c5      	adds	r5, r0, r3
 800362e:	405d      	eors	r5, r3
 8003630:	0fc4      	lsrs	r4, r0, #31
 8003632:	0028      	movs	r0, r5
 8003634:	f000 f890 	bl	8003758 <__clzsi2>
 8003638:	4b10      	ldr	r3, [pc, #64]	@ (800367c <__aeabi_i2d+0x58>)
 800363a:	1a1b      	subs	r3, r3, r0
 800363c:	055b      	lsls	r3, r3, #21
 800363e:	0d5b      	lsrs	r3, r3, #21
 8003640:	280a      	cmp	r0, #10
 8003642:	dc14      	bgt.n	800366e <__aeabi_i2d+0x4a>
 8003644:	0002      	movs	r2, r0
 8003646:	002e      	movs	r6, r5
 8003648:	3215      	adds	r2, #21
 800364a:	4096      	lsls	r6, r2
 800364c:	220b      	movs	r2, #11
 800364e:	1a12      	subs	r2, r2, r0
 8003650:	40d5      	lsrs	r5, r2
 8003652:	032d      	lsls	r5, r5, #12
 8003654:	0b2d      	lsrs	r5, r5, #12
 8003656:	e003      	b.n	8003660 <__aeabi_i2d+0x3c>
 8003658:	2400      	movs	r4, #0
 800365a:	2300      	movs	r3, #0
 800365c:	2500      	movs	r5, #0
 800365e:	2600      	movs	r6, #0
 8003660:	051b      	lsls	r3, r3, #20
 8003662:	432b      	orrs	r3, r5
 8003664:	07e4      	lsls	r4, r4, #31
 8003666:	4323      	orrs	r3, r4
 8003668:	0030      	movs	r0, r6
 800366a:	0019      	movs	r1, r3
 800366c:	bd70      	pop	{r4, r5, r6, pc}
 800366e:	380b      	subs	r0, #11
 8003670:	4085      	lsls	r5, r0
 8003672:	032d      	lsls	r5, r5, #12
 8003674:	2600      	movs	r6, #0
 8003676:	0b2d      	lsrs	r5, r5, #12
 8003678:	e7f2      	b.n	8003660 <__aeabi_i2d+0x3c>
 800367a:	46c0      	nop			@ (mov r8, r8)
 800367c:	0000041e 	.word	0x0000041e

08003680 <__aeabi_ui2d>:
 8003680:	b510      	push	{r4, lr}
 8003682:	1e04      	subs	r4, r0, #0
 8003684:	d010      	beq.n	80036a8 <__aeabi_ui2d+0x28>
 8003686:	f000 f867 	bl	8003758 <__clzsi2>
 800368a:	4b0e      	ldr	r3, [pc, #56]	@ (80036c4 <__aeabi_ui2d+0x44>)
 800368c:	1a1b      	subs	r3, r3, r0
 800368e:	055b      	lsls	r3, r3, #21
 8003690:	0d5b      	lsrs	r3, r3, #21
 8003692:	280a      	cmp	r0, #10
 8003694:	dc0f      	bgt.n	80036b6 <__aeabi_ui2d+0x36>
 8003696:	220b      	movs	r2, #11
 8003698:	0021      	movs	r1, r4
 800369a:	1a12      	subs	r2, r2, r0
 800369c:	40d1      	lsrs	r1, r2
 800369e:	3015      	adds	r0, #21
 80036a0:	030a      	lsls	r2, r1, #12
 80036a2:	4084      	lsls	r4, r0
 80036a4:	0b12      	lsrs	r2, r2, #12
 80036a6:	e001      	b.n	80036ac <__aeabi_ui2d+0x2c>
 80036a8:	2300      	movs	r3, #0
 80036aa:	2200      	movs	r2, #0
 80036ac:	051b      	lsls	r3, r3, #20
 80036ae:	4313      	orrs	r3, r2
 80036b0:	0020      	movs	r0, r4
 80036b2:	0019      	movs	r1, r3
 80036b4:	bd10      	pop	{r4, pc}
 80036b6:	0022      	movs	r2, r4
 80036b8:	380b      	subs	r0, #11
 80036ba:	4082      	lsls	r2, r0
 80036bc:	0312      	lsls	r2, r2, #12
 80036be:	2400      	movs	r4, #0
 80036c0:	0b12      	lsrs	r2, r2, #12
 80036c2:	e7f3      	b.n	80036ac <__aeabi_ui2d+0x2c>
 80036c4:	0000041e 	.word	0x0000041e

080036c8 <__aeabi_f2d>:
 80036c8:	b570      	push	{r4, r5, r6, lr}
 80036ca:	0242      	lsls	r2, r0, #9
 80036cc:	0043      	lsls	r3, r0, #1
 80036ce:	0fc4      	lsrs	r4, r0, #31
 80036d0:	20fe      	movs	r0, #254	@ 0xfe
 80036d2:	0e1b      	lsrs	r3, r3, #24
 80036d4:	1c59      	adds	r1, r3, #1
 80036d6:	0a55      	lsrs	r5, r2, #9
 80036d8:	4208      	tst	r0, r1
 80036da:	d00c      	beq.n	80036f6 <__aeabi_f2d+0x2e>
 80036dc:	21e0      	movs	r1, #224	@ 0xe0
 80036de:	0089      	lsls	r1, r1, #2
 80036e0:	468c      	mov	ip, r1
 80036e2:	076d      	lsls	r5, r5, #29
 80036e4:	0b12      	lsrs	r2, r2, #12
 80036e6:	4463      	add	r3, ip
 80036e8:	051b      	lsls	r3, r3, #20
 80036ea:	4313      	orrs	r3, r2
 80036ec:	07e4      	lsls	r4, r4, #31
 80036ee:	4323      	orrs	r3, r4
 80036f0:	0028      	movs	r0, r5
 80036f2:	0019      	movs	r1, r3
 80036f4:	bd70      	pop	{r4, r5, r6, pc}
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d114      	bne.n	8003724 <__aeabi_f2d+0x5c>
 80036fa:	2d00      	cmp	r5, #0
 80036fc:	d01b      	beq.n	8003736 <__aeabi_f2d+0x6e>
 80036fe:	0028      	movs	r0, r5
 8003700:	f000 f82a 	bl	8003758 <__clzsi2>
 8003704:	280a      	cmp	r0, #10
 8003706:	dc1c      	bgt.n	8003742 <__aeabi_f2d+0x7a>
 8003708:	230b      	movs	r3, #11
 800370a:	002a      	movs	r2, r5
 800370c:	1a1b      	subs	r3, r3, r0
 800370e:	40da      	lsrs	r2, r3
 8003710:	0003      	movs	r3, r0
 8003712:	3315      	adds	r3, #21
 8003714:	409d      	lsls	r5, r3
 8003716:	4b0e      	ldr	r3, [pc, #56]	@ (8003750 <__aeabi_f2d+0x88>)
 8003718:	0312      	lsls	r2, r2, #12
 800371a:	1a1b      	subs	r3, r3, r0
 800371c:	055b      	lsls	r3, r3, #21
 800371e:	0b12      	lsrs	r2, r2, #12
 8003720:	0d5b      	lsrs	r3, r3, #21
 8003722:	e7e1      	b.n	80036e8 <__aeabi_f2d+0x20>
 8003724:	2d00      	cmp	r5, #0
 8003726:	d009      	beq.n	800373c <__aeabi_f2d+0x74>
 8003728:	0b13      	lsrs	r3, r2, #12
 800372a:	2280      	movs	r2, #128	@ 0x80
 800372c:	0312      	lsls	r2, r2, #12
 800372e:	431a      	orrs	r2, r3
 8003730:	076d      	lsls	r5, r5, #29
 8003732:	4b08      	ldr	r3, [pc, #32]	@ (8003754 <__aeabi_f2d+0x8c>)
 8003734:	e7d8      	b.n	80036e8 <__aeabi_f2d+0x20>
 8003736:	2300      	movs	r3, #0
 8003738:	2200      	movs	r2, #0
 800373a:	e7d5      	b.n	80036e8 <__aeabi_f2d+0x20>
 800373c:	2200      	movs	r2, #0
 800373e:	4b05      	ldr	r3, [pc, #20]	@ (8003754 <__aeabi_f2d+0x8c>)
 8003740:	e7d2      	b.n	80036e8 <__aeabi_f2d+0x20>
 8003742:	0003      	movs	r3, r0
 8003744:	002a      	movs	r2, r5
 8003746:	3b0b      	subs	r3, #11
 8003748:	409a      	lsls	r2, r3
 800374a:	2500      	movs	r5, #0
 800374c:	e7e3      	b.n	8003716 <__aeabi_f2d+0x4e>
 800374e:	46c0      	nop			@ (mov r8, r8)
 8003750:	00000389 	.word	0x00000389
 8003754:	000007ff 	.word	0x000007ff

08003758 <__clzsi2>:
 8003758:	211c      	movs	r1, #28
 800375a:	2301      	movs	r3, #1
 800375c:	041b      	lsls	r3, r3, #16
 800375e:	4298      	cmp	r0, r3
 8003760:	d301      	bcc.n	8003766 <__clzsi2+0xe>
 8003762:	0c00      	lsrs	r0, r0, #16
 8003764:	3910      	subs	r1, #16
 8003766:	0a1b      	lsrs	r3, r3, #8
 8003768:	4298      	cmp	r0, r3
 800376a:	d301      	bcc.n	8003770 <__clzsi2+0x18>
 800376c:	0a00      	lsrs	r0, r0, #8
 800376e:	3908      	subs	r1, #8
 8003770:	091b      	lsrs	r3, r3, #4
 8003772:	4298      	cmp	r0, r3
 8003774:	d301      	bcc.n	800377a <__clzsi2+0x22>
 8003776:	0900      	lsrs	r0, r0, #4
 8003778:	3904      	subs	r1, #4
 800377a:	a202      	add	r2, pc, #8	@ (adr r2, 8003784 <__clzsi2+0x2c>)
 800377c:	5c10      	ldrb	r0, [r2, r0]
 800377e:	1840      	adds	r0, r0, r1
 8003780:	4770      	bx	lr
 8003782:	46c0      	nop			@ (mov r8, r8)
 8003784:	02020304 	.word	0x02020304
 8003788:	01010101 	.word	0x01010101
	...

08003794 <__clzdi2>:
 8003794:	b510      	push	{r4, lr}
 8003796:	2900      	cmp	r1, #0
 8003798:	d103      	bne.n	80037a2 <__clzdi2+0xe>
 800379a:	f7ff ffdd 	bl	8003758 <__clzsi2>
 800379e:	3020      	adds	r0, #32
 80037a0:	e002      	b.n	80037a8 <__clzdi2+0x14>
 80037a2:	0008      	movs	r0, r1
 80037a4:	f7ff ffd8 	bl	8003758 <__clzsi2>
 80037a8:	bd10      	pop	{r4, pc}
 80037aa:	46c0      	nop			@ (mov r8, r8)

080037ac <Measure_Current>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

float Measure_Current(void) {
 80037ac:	b590      	push	{r4, r7, lr}
 80037ae:	b087      	sub	sp, #28
 80037b0:	af00      	add	r7, sp, #0
    uint32_t total_raw = 0;
 80037b2:	2300      	movs	r3, #0
 80037b4:	617b      	str	r3, [r7, #20]
    int samples = 10; // nuskaitome 10 kart
 80037b6:	230a      	movs	r3, #10
 80037b8:	60fb      	str	r3, [r7, #12]

    for(int i = 0; i < samples; i++) {
 80037ba:	2300      	movs	r3, #0
 80037bc:	613b      	str	r3, [r7, #16]
 80037be:	e013      	b.n	80037e8 <Measure_Current+0x3c>
        HAL_ADC_Start(&hadc);
 80037c0:	4b1f      	ldr	r3, [pc, #124]	@ (8003840 <Measure_Current+0x94>)
 80037c2:	0018      	movs	r0, r3
 80037c4:	f001 fdce 	bl	8005364 <HAL_ADC_Start>
        HAL_ADC_PollForConversion(&hadc, 2);
 80037c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003840 <Measure_Current+0x94>)
 80037ca:	2102      	movs	r1, #2
 80037cc:	0018      	movs	r0, r3
 80037ce:	f001 fe1d 	bl	800540c <HAL_ADC_PollForConversion>
        total_raw += HAL_ADC_GetValue(&hadc);
 80037d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003840 <Measure_Current+0x94>)
 80037d4:	0018      	movs	r0, r3
 80037d6:	f001 feb5 	bl	8005544 <HAL_ADC_GetValue>
 80037da:	0002      	movs	r2, r0
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	189b      	adds	r3, r3, r2
 80037e0:	617b      	str	r3, [r7, #20]
    for(int i = 0; i < samples; i++) {
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	3301      	adds	r3, #1
 80037e6:	613b      	str	r3, [r7, #16]
 80037e8:	693a      	ldr	r2, [r7, #16]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	429a      	cmp	r2, r3
 80037ee:	dbe7      	blt.n	80037c0 <Measure_Current+0x14>
    }

    float avg_raw = (float)total_raw / samples;
 80037f0:	6978      	ldr	r0, [r7, #20]
 80037f2:	f7fd ff83 	bl	80016fc <__aeabi_ui2f>
 80037f6:	1c04      	adds	r4, r0, #0
 80037f8:	68f8      	ldr	r0, [r7, #12]
 80037fa:	f7fd ff2f 	bl	800165c <__aeabi_i2f>
 80037fe:	1c03      	adds	r3, r0, #0
 8003800:	1c19      	adds	r1, r3, #0
 8003802:	1c20      	adds	r0, r4, #0
 8003804:	f7fd f968 	bl	8000ad8 <__aeabi_fdiv>
 8003808:	1c03      	adds	r3, r0, #0
 800380a:	60bb      	str	r3, [r7, #8]
    float voltage = (avg_raw * ADC_REF_VOLTAGE) / 4095.0f;
 800380c:	490d      	ldr	r1, [pc, #52]	@ (8003844 <Measure_Current+0x98>)
 800380e:	68b8      	ldr	r0, [r7, #8]
 8003810:	f7fd fb30 	bl	8000e74 <__aeabi_fmul>
 8003814:	1c03      	adds	r3, r0, #0
 8003816:	490c      	ldr	r1, [pc, #48]	@ (8003848 <Measure_Current+0x9c>)
 8003818:	1c18      	adds	r0, r3, #0
 800381a:	f7fd f95d 	bl	8000ad8 <__aeabi_fdiv>
 800381e:	1c03      	adds	r3, r0, #0
 8003820:	607b      	str	r3, [r7, #4]
    return (voltage / SHUNT_RESISTOR) * 1000.0f;
 8003822:	490a      	ldr	r1, [pc, #40]	@ (800384c <Measure_Current+0xa0>)
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f7fd f957 	bl	8000ad8 <__aeabi_fdiv>
 800382a:	1c03      	adds	r3, r0, #0
 800382c:	4908      	ldr	r1, [pc, #32]	@ (8003850 <Measure_Current+0xa4>)
 800382e:	1c18      	adds	r0, r3, #0
 8003830:	f7fd fb20 	bl	8000e74 <__aeabi_fmul>
 8003834:	1c03      	adds	r3, r0, #0
}
 8003836:	1c18      	adds	r0, r3, #0
 8003838:	46bd      	mov	sp, r7
 800383a:	b007      	add	sp, #28
 800383c:	bd90      	pop	{r4, r7, pc}
 800383e:	46c0      	nop			@ (mov r8, r8)
 8003840:	200001f0 	.word	0x200001f0
 8003844:	40533333 	.word	0x40533333
 8003848:	457ff000 	.word	0x457ff000
 800384c:	3dcccccd 	.word	0x3dcccccd
 8003850:	447a0000 	.word	0x447a0000

08003854 <SIM800_Init_Receive>:

// Funkcija ivalyti SIM800 bufer ir paruoti primimui
void SIM800_Init_Receive(void) {
 8003854:	b580      	push	{r7, lr}
 8003856:	af00      	add	r7, sp, #0
    SIM800_SendCmd("AT+CNMI=2,2,0,0,0\r\n"); // Tiesioginis SMS rodymas UART'e
 8003858:	4b03      	ldr	r3, [pc, #12]	@ (8003868 <SIM800_Init_Receive+0x14>)
 800385a:	0018      	movs	r0, r3
 800385c:	f000 f84a 	bl	80038f4 <SIM800_SendCmd>
}
 8003860:	46c0      	nop			@ (mov r8, r8)
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	46c0      	nop			@ (mov r8, r8)
 8003868:	0800c860 	.word	0x0800c860

0800386c <fmt_float_comma>:

/* ---------------- Pagalbin funkcija: float -> "12,34" ---------------- */
static void fmt_float_comma(char *out, size_t out_sz, float v, int decimals)
{
 800386c:	b590      	push	{r4, r7, lr}
 800386e:	b08b      	sub	sp, #44	@ 0x2c
 8003870:	af02      	add	r7, sp, #8
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	607a      	str	r2, [r7, #4]
 8003878:	603b      	str	r3, [r7, #0]
    if (!out || out_sz == 0) return;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d032      	beq.n	80038e6 <fmt_float_comma+0x7a>
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d02f      	beq.n	80038e6 <fmt_float_comma+0x7a>

    char fmt[8];
    // pvz. "%.2f"
    snprintf(fmt, sizeof(fmt), "%%.%df", decimals);
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	4a19      	ldr	r2, [pc, #100]	@ (80038f0 <fmt_float_comma+0x84>)
 800388a:	2414      	movs	r4, #20
 800388c:	1938      	adds	r0, r7, r4
 800388e:	2108      	movs	r1, #8
 8003890:	f005 ffce 	bl	8009830 <sniprintf>

    snprintf(out, out_sz, fmt, (double)v);
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f7ff ff17 	bl	80036c8 <__aeabi_f2d>
 800389a:	0002      	movs	r2, r0
 800389c:	000b      	movs	r3, r1
 800389e:	193c      	adds	r4, r7, r4
 80038a0:	68b9      	ldr	r1, [r7, #8]
 80038a2:	68f8      	ldr	r0, [r7, #12]
 80038a4:	9200      	str	r2, [sp, #0]
 80038a6:	9301      	str	r3, [sp, #4]
 80038a8:	0022      	movs	r2, r4
 80038aa:	f005 ffc1 	bl	8009830 <sniprintf>

    // pakeiiam '.'  ','
    for (size_t i = 0; i < out_sz && out[i] != '\0'; i++)
 80038ae:	2300      	movs	r3, #0
 80038b0:	61fb      	str	r3, [r7, #28]
 80038b2:	e00d      	b.n	80038d0 <fmt_float_comma+0x64>
    {
        if (out[i] == '.')
 80038b4:	68fa      	ldr	r2, [r7, #12]
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	18d3      	adds	r3, r2, r3
 80038ba:	781b      	ldrb	r3, [r3, #0]
 80038bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80038be:	d104      	bne.n	80038ca <fmt_float_comma+0x5e>
            out[i] = ',';
 80038c0:	68fa      	ldr	r2, [r7, #12]
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	18d3      	adds	r3, r2, r3
 80038c6:	222c      	movs	r2, #44	@ 0x2c
 80038c8:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < out_sz && out[i] != '\0'; i++)
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	3301      	adds	r3, #1
 80038ce:	61fb      	str	r3, [r7, #28]
 80038d0:	69fa      	ldr	r2, [r7, #28]
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d207      	bcs.n	80038e8 <fmt_float_comma+0x7c>
 80038d8:	68fa      	ldr	r2, [r7, #12]
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	18d3      	adds	r3, r2, r3
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1e7      	bne.n	80038b4 <fmt_float_comma+0x48>
 80038e4:	e000      	b.n	80038e8 <fmt_float_comma+0x7c>
    if (!out || out_sz == 0) return;
 80038e6:	46c0      	nop			@ (mov r8, r8)
    }
}
 80038e8:	46bd      	mov	sp, r7
 80038ea:	b009      	add	sp, #36	@ 0x24
 80038ec:	bd90      	pop	{r4, r7, pc}
 80038ee:	46c0      	nop			@ (mov r8, r8)
 80038f0:	0800c874 	.word	0x0800c874

080038f4 <SIM800_SendCmd>:

/* ---------------- SIM800 ---------------- */
static void SIM800_SendCmd(const char *cmd)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)cmd, (uint16_t)strlen(cmd), 1000);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	0018      	movs	r0, r3
 8003900:	f7fc fc02 	bl	8000108 <strlen>
 8003904:	0003      	movs	r3, r0
 8003906:	b29a      	uxth	r2, r3
 8003908:	23fa      	movs	r3, #250	@ 0xfa
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	6879      	ldr	r1, [r7, #4]
 800390e:	4806      	ldr	r0, [pc, #24]	@ (8003928 <SIM800_SendCmd+0x34>)
 8003910:	f004 f99a 	bl	8007c48 <HAL_UART_Transmit>
    HAL_Delay(300);
 8003914:	2396      	movs	r3, #150	@ 0x96
 8003916:	005b      	lsls	r3, r3, #1
 8003918:	0018      	movs	r0, r3
 800391a:	f001 fb8b 	bl	8005034 <HAL_Delay>
}
 800391e:	46c0      	nop			@ (mov r8, r8)
 8003920:	46bd      	mov	sp, r7
 8003922:	b002      	add	sp, #8
 8003924:	bd80      	pop	{r7, pc}
 8003926:	46c0      	nop			@ (mov r8, r8)
 8003928:	200002f4 	.word	0x200002f4

0800392c <SIM800_SendSMS>:

static void SIM800_SendSMS(const char *number, const char *text)
{
 800392c:	b590      	push	{r4, r7, lr}
 800392e:	b095      	sub	sp, #84	@ 0x54
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
 8003934:	6039      	str	r1, [r7, #0]
    char cmd[64];

    SIM800_SendCmd("AT\r\n");
 8003936:	4b1a      	ldr	r3, [pc, #104]	@ (80039a0 <SIM800_SendSMS+0x74>)
 8003938:	0018      	movs	r0, r3
 800393a:	f7ff ffdb 	bl	80038f4 <SIM800_SendCmd>
    SIM800_SendCmd("ATE0\r\n");
 800393e:	4b19      	ldr	r3, [pc, #100]	@ (80039a4 <SIM800_SendSMS+0x78>)
 8003940:	0018      	movs	r0, r3
 8003942:	f7ff ffd7 	bl	80038f4 <SIM800_SendCmd>
    SIM800_SendCmd("AT+CMGF=1\r\n");   // SMS TEXT MODE
 8003946:	4b18      	ldr	r3, [pc, #96]	@ (80039a8 <SIM800_SendSMS+0x7c>)
 8003948:	0018      	movs	r0, r3
 800394a:	f7ff ffd3 	bl	80038f4 <SIM800_SendCmd>

    snprintf(cmd, sizeof(cmd), "AT+CMGS=\"%s\"\r\n", number);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a16      	ldr	r2, [pc, #88]	@ (80039ac <SIM800_SendSMS+0x80>)
 8003952:	2410      	movs	r4, #16
 8003954:	1938      	adds	r0, r7, r4
 8003956:	2140      	movs	r1, #64	@ 0x40
 8003958:	f005 ff6a 	bl	8009830 <sniprintf>
    SIM800_SendCmd(cmd);
 800395c:	193b      	adds	r3, r7, r4
 800395e:	0018      	movs	r0, r3
 8003960:	f7ff ffc8 	bl	80038f4 <SIM800_SendCmd>

    HAL_UART_Transmit(&huart1, (uint8_t*)text, (uint16_t)strlen(text), 3000);
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	0018      	movs	r0, r3
 8003968:	f7fc fbce 	bl	8000108 <strlen>
 800396c:	0003      	movs	r3, r0
 800396e:	b29a      	uxth	r2, r3
 8003970:	4b0f      	ldr	r3, [pc, #60]	@ (80039b0 <SIM800_SendSMS+0x84>)
 8003972:	6839      	ldr	r1, [r7, #0]
 8003974:	480f      	ldr	r0, [pc, #60]	@ (80039b4 <SIM800_SendSMS+0x88>)
 8003976:	f004 f967 	bl	8007c48 <HAL_UART_Transmit>

    uint8_t ctrlZ = 26;
 800397a:	210f      	movs	r1, #15
 800397c:	187b      	adds	r3, r7, r1
 800397e:	221a      	movs	r2, #26
 8003980:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit(&huart1, &ctrlZ, 1, 1000);
 8003982:	23fa      	movs	r3, #250	@ 0xfa
 8003984:	009b      	lsls	r3, r3, #2
 8003986:	1879      	adds	r1, r7, r1
 8003988:	480a      	ldr	r0, [pc, #40]	@ (80039b4 <SIM800_SendSMS+0x88>)
 800398a:	2201      	movs	r2, #1
 800398c:	f004 f95c 	bl	8007c48 <HAL_UART_Transmit>

    HAL_Delay(5000); // palaukiam isiuntimo
 8003990:	4b09      	ldr	r3, [pc, #36]	@ (80039b8 <SIM800_SendSMS+0x8c>)
 8003992:	0018      	movs	r0, r3
 8003994:	f001 fb4e 	bl	8005034 <HAL_Delay>
}
 8003998:	46c0      	nop			@ (mov r8, r8)
 800399a:	46bd      	mov	sp, r7
 800399c:	b015      	add	sp, #84	@ 0x54
 800399e:	bd90      	pop	{r4, r7, pc}
 80039a0:	0800c87c 	.word	0x0800c87c
 80039a4:	0800c884 	.word	0x0800c884
 80039a8:	0800c88c 	.word	0x0800c88c
 80039ac:	0800c898 	.word	0x0800c898
 80039b0:	00000bb8 	.word	0x00000bb8
 80039b4:	200002f4 	.word	0x200002f4
 80039b8:	00001388 	.word	0x00001388

080039bc <PCA9548A_SelectChannel>:

/* ---------------- PCA9548A ---------------- */
static HAL_StatusTypeDef PCA9548A_SelectChannel(uint8_t channel)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b086      	sub	sp, #24
 80039c0:	af02      	add	r7, sp, #8
 80039c2:	0002      	movs	r2, r0
 80039c4:	1dfb      	adds	r3, r7, #7
 80039c6:	701a      	strb	r2, [r3, #0]
    uint8_t data = (uint8_t)(1U << channel);
 80039c8:	1dfb      	adds	r3, r7, #7
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	2201      	movs	r2, #1
 80039ce:	409a      	lsls	r2, r3
 80039d0:	0013      	movs	r3, r2
 80039d2:	b2da      	uxtb	r2, r3
 80039d4:	210f      	movs	r1, #15
 80039d6:	187b      	adds	r3, r7, r1
 80039d8:	701a      	strb	r2, [r3, #0]
    return HAL_I2C_Master_Transmit(&hi2c1, PCA9548A_ADDR, &data, 1, 20);
 80039da:	187a      	adds	r2, r7, r1
 80039dc:	4805      	ldr	r0, [pc, #20]	@ (80039f4 <PCA9548A_SelectChannel+0x38>)
 80039de:	2314      	movs	r3, #20
 80039e0:	9300      	str	r3, [sp, #0]
 80039e2:	2301      	movs	r3, #1
 80039e4:	21e0      	movs	r1, #224	@ 0xe0
 80039e6:	f002 facb 	bl	8005f80 <HAL_I2C_Master_Transmit>
 80039ea:	0003      	movs	r3, r0
}
 80039ec:	0018      	movs	r0, r3
 80039ee:	46bd      	mov	sp, r7
 80039f0:	b004      	add	sp, #16
 80039f2:	bd80      	pop	{r7, pc}
 80039f4:	2000024c 	.word	0x2000024c

080039f8 <SHT40_Read>:

/* ---------------- SHT40 ---------------- */
static HAL_StatusTypeDef SHT40_Read(uint8_t channel, float *temperatura, float *dregme_mc)
{
 80039f8:	b5b0      	push	{r4, r5, r7, lr}
 80039fa:	b092      	sub	sp, #72	@ 0x48
 80039fc:	af02      	add	r7, sp, #8
 80039fe:	60b9      	str	r1, [r7, #8]
 8003a00:	607a      	str	r2, [r7, #4]
 8003a02:	210f      	movs	r1, #15
 8003a04:	187b      	adds	r3, r7, r1
 8003a06:	1c02      	adds	r2, r0, #0
 8003a08:	701a      	strb	r2, [r3, #0]
    uint8_t cmd = SHT40_MEASURE_HIGH_PREC;
 8003a0a:	231b      	movs	r3, #27
 8003a0c:	18fb      	adds	r3, r7, r3
 8003a0e:	22fd      	movs	r2, #253	@ 0xfd
 8003a10:	701a      	strb	r2, [r3, #0]
    uint8_t data[6];
    HAL_StatusTypeDef status;

    status = PCA9548A_SelectChannel(channel);
 8003a12:	253b      	movs	r5, #59	@ 0x3b
 8003a14:	197c      	adds	r4, r7, r5
 8003a16:	187b      	adds	r3, r7, r1
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	0018      	movs	r0, r3
 8003a1c:	f7ff ffce 	bl	80039bc <PCA9548A_SelectChannel>
 8003a20:	0003      	movs	r3, r0
 8003a22:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK)
 8003a24:	197b      	adds	r3, r7, r5
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d008      	beq.n	8003a3e <SHT40_Read+0x46>
    {
        *temperatura = 0.0f;
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	601a      	str	r2, [r3, #0]
        *dregme_mc   = 0.0f;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	601a      	str	r2, [r3, #0]
        return status;
 8003a38:	197b      	adds	r3, r7, r5
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	e100      	b.n	8003c40 <SHT40_Read+0x248>
    }

    status = HAL_I2C_IsDeviceReady(&hi2c1, SHT40_ADDR, 2, 20);
 8003a3e:	253b      	movs	r5, #59	@ 0x3b
 8003a40:	197c      	adds	r4, r7, r5
 8003a42:	4881      	ldr	r0, [pc, #516]	@ (8003c48 <SHT40_Read+0x250>)
 8003a44:	2314      	movs	r3, #20
 8003a46:	2202      	movs	r2, #2
 8003a48:	2188      	movs	r1, #136	@ 0x88
 8003a4a:	f002 fccb 	bl	80063e4 <HAL_I2C_IsDeviceReady>
 8003a4e:	0003      	movs	r3, r0
 8003a50:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK)
 8003a52:	0029      	movs	r1, r5
 8003a54:	187b      	adds	r3, r7, r1
 8003a56:	781b      	ldrb	r3, [r3, #0]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d008      	beq.n	8003a6e <SHT40_Read+0x76>
    {
        *temperatura = 0.0f;
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	601a      	str	r2, [r3, #0]
        *dregme_mc   = 0.0f;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	601a      	str	r2, [r3, #0]
        return status;
 8003a68:	187b      	adds	r3, r7, r1
 8003a6a:	781b      	ldrb	r3, [r3, #0]
 8003a6c:	e0e8      	b.n	8003c40 <SHT40_Read+0x248>
    }

    status = HAL_I2C_Master_Transmit(&hi2c1, SHT40_ADDR, &cmd, 1, 50);
 8003a6e:	253b      	movs	r5, #59	@ 0x3b
 8003a70:	197c      	adds	r4, r7, r5
 8003a72:	231b      	movs	r3, #27
 8003a74:	18fa      	adds	r2, r7, r3
 8003a76:	4874      	ldr	r0, [pc, #464]	@ (8003c48 <SHT40_Read+0x250>)
 8003a78:	2332      	movs	r3, #50	@ 0x32
 8003a7a:	9300      	str	r3, [sp, #0]
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	2188      	movs	r1, #136	@ 0x88
 8003a80:	f002 fa7e 	bl	8005f80 <HAL_I2C_Master_Transmit>
 8003a84:	0003      	movs	r3, r0
 8003a86:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK)
 8003a88:	197b      	adds	r3, r7, r5
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d008      	beq.n	8003aa2 <SHT40_Read+0xaa>
    {
        *temperatura = 0.0f;
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	2200      	movs	r2, #0
 8003a94:	601a      	str	r2, [r3, #0]
        *dregme_mc   = 0.0f;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	601a      	str	r2, [r3, #0]
        return status;
 8003a9c:	197b      	adds	r3, r7, r5
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	e0ce      	b.n	8003c40 <SHT40_Read+0x248>
    }

    HAL_Delay(10);
 8003aa2:	200a      	movs	r0, #10
 8003aa4:	f001 fac6 	bl	8005034 <HAL_Delay>

    status = HAL_I2C_Master_Receive(&hi2c1, SHT40_ADDR, data, 6, 50);
 8003aa8:	253b      	movs	r5, #59	@ 0x3b
 8003aaa:	197c      	adds	r4, r7, r5
 8003aac:	2314      	movs	r3, #20
 8003aae:	18fa      	adds	r2, r7, r3
 8003ab0:	4865      	ldr	r0, [pc, #404]	@ (8003c48 <SHT40_Read+0x250>)
 8003ab2:	2332      	movs	r3, #50	@ 0x32
 8003ab4:	9300      	str	r3, [sp, #0]
 8003ab6:	2306      	movs	r3, #6
 8003ab8:	2188      	movs	r1, #136	@ 0x88
 8003aba:	f002 fb8b 	bl	80061d4 <HAL_I2C_Master_Receive>
 8003abe:	0003      	movs	r3, r0
 8003ac0:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK)
 8003ac2:	197b      	adds	r3, r7, r5
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d008      	beq.n	8003adc <SHT40_Read+0xe4>
    {
        *temperatura = 0.0f;
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	2200      	movs	r2, #0
 8003ace:	601a      	str	r2, [r3, #0]
        *dregme_mc   = 0.0f;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	601a      	str	r2, [r3, #0]
        return status;
 8003ad6:	197b      	adds	r3, r7, r5
 8003ad8:	781b      	ldrb	r3, [r3, #0]
 8003ada:	e0b1      	b.n	8003c40 <SHT40_Read+0x248>
    }

    uint16_t rawT  = (uint16_t)((data[0] << 8) | data[1]);
 8003adc:	2114      	movs	r1, #20
 8003ade:	187b      	adds	r3, r7, r1
 8003ae0:	781b      	ldrb	r3, [r3, #0]
 8003ae2:	b21b      	sxth	r3, r3
 8003ae4:	021b      	lsls	r3, r3, #8
 8003ae6:	b21a      	sxth	r2, r3
 8003ae8:	187b      	adds	r3, r7, r1
 8003aea:	785b      	ldrb	r3, [r3, #1]
 8003aec:	b21b      	sxth	r3, r3
 8003aee:	4313      	orrs	r3, r2
 8003af0:	b21a      	sxth	r2, r3
 8003af2:	2038      	movs	r0, #56	@ 0x38
 8003af4:	183b      	adds	r3, r7, r0
 8003af6:	801a      	strh	r2, [r3, #0]
    uint16_t rawRH = (uint16_t)((data[3] << 8) | data[4]);
 8003af8:	187b      	adds	r3, r7, r1
 8003afa:	78db      	ldrb	r3, [r3, #3]
 8003afc:	b21b      	sxth	r3, r3
 8003afe:	021b      	lsls	r3, r3, #8
 8003b00:	b21a      	sxth	r2, r3
 8003b02:	187b      	adds	r3, r7, r1
 8003b04:	791b      	ldrb	r3, [r3, #4]
 8003b06:	b21b      	sxth	r3, r3
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	b21a      	sxth	r2, r3
 8003b0c:	2436      	movs	r4, #54	@ 0x36
 8003b0e:	193b      	adds	r3, r7, r4
 8003b10:	801a      	strh	r2, [r3, #0]

    *temperatura = -45.0f + (175.0f * (float)rawT  / 65535.0f);      // C
 8003b12:	183b      	adds	r3, r7, r0
 8003b14:	881b      	ldrh	r3, [r3, #0]
 8003b16:	0018      	movs	r0, r3
 8003b18:	f7fd fdf0 	bl	80016fc <__aeabi_ui2f>
 8003b1c:	1c03      	adds	r3, r0, #0
 8003b1e:	494b      	ldr	r1, [pc, #300]	@ (8003c4c <SHT40_Read+0x254>)
 8003b20:	1c18      	adds	r0, r3, #0
 8003b22:	f7fd f9a7 	bl	8000e74 <__aeabi_fmul>
 8003b26:	1c03      	adds	r3, r0, #0
 8003b28:	4949      	ldr	r1, [pc, #292]	@ (8003c50 <SHT40_Read+0x258>)
 8003b2a:	1c18      	adds	r0, r3, #0
 8003b2c:	f7fc ffd4 	bl	8000ad8 <__aeabi_fdiv>
 8003b30:	1c03      	adds	r3, r0, #0
 8003b32:	4948      	ldr	r1, [pc, #288]	@ (8003c54 <SHT40_Read+0x25c>)
 8003b34:	1c18      	adds	r0, r3, #0
 8003b36:	f7fd faf7 	bl	8001128 <__aeabi_fsub>
 8003b3a:	1c03      	adds	r3, r0, #0
 8003b3c:	1c1a      	adds	r2, r3, #0
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	601a      	str	r2, [r3, #0]
    float rh_pct = -6.0f  + (125.0f * (float)rawRH / 65535.0f);      // %RH
 8003b42:	193b      	adds	r3, r7, r4
 8003b44:	881b      	ldrh	r3, [r3, #0]
 8003b46:	0018      	movs	r0, r3
 8003b48:	f7fd fdd8 	bl	80016fc <__aeabi_ui2f>
 8003b4c:	1c03      	adds	r3, r0, #0
 8003b4e:	4942      	ldr	r1, [pc, #264]	@ (8003c58 <SHT40_Read+0x260>)
 8003b50:	1c18      	adds	r0, r3, #0
 8003b52:	f7fd f98f 	bl	8000e74 <__aeabi_fmul>
 8003b56:	1c03      	adds	r3, r0, #0
 8003b58:	493d      	ldr	r1, [pc, #244]	@ (8003c50 <SHT40_Read+0x258>)
 8003b5a:	1c18      	adds	r0, r3, #0
 8003b5c:	f7fc ffbc 	bl	8000ad8 <__aeabi_fdiv>
 8003b60:	1c03      	adds	r3, r0, #0
 8003b62:	493e      	ldr	r1, [pc, #248]	@ (8003c5c <SHT40_Read+0x264>)
 8003b64:	1c18      	adds	r0, r3, #0
 8003b66:	f7fd fadf 	bl	8001128 <__aeabi_fsub>
 8003b6a:	1c03      	adds	r3, r0, #0
 8003b6c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* MC = [ -ln(1 - RH) / (A * (T + C)) ]^(1/B) */
    float RH = rh_pct / 100.0f;
 8003b6e:	493c      	ldr	r1, [pc, #240]	@ (8003c60 <SHT40_Read+0x268>)
 8003b70:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003b72:	f7fc ffb1 	bl	8000ad8 <__aeabi_fdiv>
 8003b76:	1c03      	adds	r3, r0, #0
 8003b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (RH <= 0.0f) RH = 0.0001f;
 8003b7a:	2100      	movs	r1, #0
 8003b7c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003b7e:	f7fc fcaf 	bl	80004e0 <__aeabi_fcmple>
 8003b82:	1e03      	subs	r3, r0, #0
 8003b84:	d001      	beq.n	8003b8a <SHT40_Read+0x192>
 8003b86:	4b37      	ldr	r3, [pc, #220]	@ (8003c64 <SHT40_Read+0x26c>)
 8003b88:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (RH >= 1.0f) RH = 0.9999f;
 8003b8a:	21fe      	movs	r1, #254	@ 0xfe
 8003b8c:	0589      	lsls	r1, r1, #22
 8003b8e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003b90:	f7fc fcba 	bl	8000508 <__aeabi_fcmpge>
 8003b94:	1e03      	subs	r3, r0, #0
 8003b96:	d001      	beq.n	8003b9c <SHT40_Read+0x1a4>
 8003b98:	4b33      	ldr	r3, [pc, #204]	@ (8003c68 <SHT40_Read+0x270>)
 8003b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c

    float skaitiklis   = -logf(1.0f - RH);
 8003b9c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b9e:	20fe      	movs	r0, #254	@ 0xfe
 8003ba0:	0580      	lsls	r0, r0, #22
 8003ba2:	f7fd fac1 	bl	8001128 <__aeabi_fsub>
 8003ba6:	1c03      	adds	r3, r0, #0
 8003ba8:	1c18      	adds	r0, r3, #0
 8003baa:	f008 f833 	bl	800bc14 <logf>
 8003bae:	1c02      	adds	r2, r0, #0
 8003bb0:	2380      	movs	r3, #128	@ 0x80
 8003bb2:	061b      	lsls	r3, r3, #24
 8003bb4:	4053      	eors	r3, r2
 8003bb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float vardiklis    = A_const * (*temperatura + C_const);
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a2b      	ldr	r2, [pc, #172]	@ (8003c6c <SHT40_Read+0x274>)
 8003bbe:	1c11      	adds	r1, r2, #0
 8003bc0:	1c18      	adds	r0, r3, #0
 8003bc2:	f7fc fd97 	bl	80006f4 <__aeabi_fadd>
 8003bc6:	1c03      	adds	r3, r0, #0
 8003bc8:	1c1a      	adds	r2, r3, #0
 8003bca:	4b29      	ldr	r3, [pc, #164]	@ (8003c70 <SHT40_Read+0x278>)
 8003bcc:	1c19      	adds	r1, r3, #0
 8003bce:	1c10      	adds	r0, r2, #0
 8003bd0:	f7fd f950 	bl	8000e74 <__aeabi_fmul>
 8003bd4:	1c03      	adds	r3, r0, #0
 8003bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    float skliaustuose = skaitiklis / vardiklis;
 8003bd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bda:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003bdc:	f7fc ff7c 	bl	8000ad8 <__aeabi_fdiv>
 8003be0:	1c03      	adds	r3, r0, #0
 8003be2:	627b      	str	r3, [r7, #36]	@ 0x24

    if (skliaustuose <= 0.0f)
 8003be4:	2100      	movs	r1, #0
 8003be6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003be8:	f7fc fc7a 	bl	80004e0 <__aeabi_fcmple>
 8003bec:	1e03      	subs	r3, r0, #0
 8003bee:	d004      	beq.n	8003bfa <SHT40_Read+0x202>
    {
        *dregme_mc = 0.0f;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	601a      	str	r2, [r3, #0]
        return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	e022      	b.n	8003c40 <SHT40_Read+0x248>
    }

    float MC = powf(skliaustuose, 1.0f / B_const);
 8003bfa:	4b1e      	ldr	r3, [pc, #120]	@ (8003c74 <SHT40_Read+0x27c>)
 8003bfc:	1c19      	adds	r1, r3, #0
 8003bfe:	20fe      	movs	r0, #254	@ 0xfe
 8003c00:	0580      	lsls	r0, r0, #22
 8003c02:	f7fc ff69 	bl	8000ad8 <__aeabi_fdiv>
 8003c06:	1c03      	adds	r3, r0, #0
 8003c08:	1c1a      	adds	r2, r3, #0
 8003c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c0c:	1c11      	adds	r1, r2, #0
 8003c0e:	1c18      	adds	r0, r3, #0
 8003c10:	f008 f82c 	bl	800bc6c <powf>
 8003c14:	1c03      	adds	r3, r0, #0
 8003c16:	623b      	str	r3, [r7, #32]
    float MC_wb = (MC / (100.0f + MC)) * 100.0f;
 8003c18:	4911      	ldr	r1, [pc, #68]	@ (8003c60 <SHT40_Read+0x268>)
 8003c1a:	6a38      	ldr	r0, [r7, #32]
 8003c1c:	f7fc fd6a 	bl	80006f4 <__aeabi_fadd>
 8003c20:	1c03      	adds	r3, r0, #0
 8003c22:	1c19      	adds	r1, r3, #0
 8003c24:	6a38      	ldr	r0, [r7, #32]
 8003c26:	f7fc ff57 	bl	8000ad8 <__aeabi_fdiv>
 8003c2a:	1c03      	adds	r3, r0, #0
 8003c2c:	490c      	ldr	r1, [pc, #48]	@ (8003c60 <SHT40_Read+0x268>)
 8003c2e:	1c18      	adds	r0, r3, #0
 8003c30:	f7fd f920 	bl	8000e74 <__aeabi_fmul>
 8003c34:	1c03      	adds	r3, r0, #0
 8003c36:	61fb      	str	r3, [r7, #28]

    *dregme_mc = MC_wb;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	69fa      	ldr	r2, [r7, #28]
 8003c3c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003c3e:	2300      	movs	r3, #0
}
 8003c40:	0018      	movs	r0, r3
 8003c42:	46bd      	mov	sp, r7
 8003c44:	b010      	add	sp, #64	@ 0x40
 8003c46:	bdb0      	pop	{r4, r5, r7, pc}
 8003c48:	2000024c 	.word	0x2000024c
 8003c4c:	432f0000 	.word	0x432f0000
 8003c50:	477fff00 	.word	0x477fff00
 8003c54:	42340000 	.word	0x42340000
 8003c58:	42fa0000 	.word	0x42fa0000
 8003c5c:	40c00000 	.word	0x40c00000
 8003c60:	42c80000 	.word	0x42c80000
 8003c64:	38d1b717 	.word	0x38d1b717
 8003c68:	3f7ff972 	.word	0x3f7ff972
 8003c6c:	4226428f 	.word	0x4226428f
 8003c70:	383597a7 	.word	0x383597a7
 8003c74:	4007295f 	.word	0x4007295f

08003c78 <scd30_crc8>:

/* ================= SCD30 ================= */
static uint8_t scd30_crc8(const uint8_t *data, int len)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b086      	sub	sp, #24
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
    // CRC-8 polynomial 0x31, init 0xFF (Sensirion)
    uint8_t crc = 0xFF;
 8003c82:	2317      	movs	r3, #23
 8003c84:	18fb      	adds	r3, r7, r3
 8003c86:	22ff      	movs	r2, #255	@ 0xff
 8003c88:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < len; i++)
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	613b      	str	r3, [r7, #16]
 8003c8e:	e02d      	b.n	8003cec <scd30_crc8+0x74>
    {
        crc ^= data[i];
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	18d3      	adds	r3, r2, r3
 8003c96:	7819      	ldrb	r1, [r3, #0]
 8003c98:	2217      	movs	r2, #23
 8003c9a:	18bb      	adds	r3, r7, r2
 8003c9c:	18ba      	adds	r2, r7, r2
 8003c9e:	7812      	ldrb	r2, [r2, #0]
 8003ca0:	404a      	eors	r2, r1
 8003ca2:	701a      	strb	r2, [r3, #0]
        for (int b = 0; b < 8; b++)
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	60fb      	str	r3, [r7, #12]
 8003ca8:	e01a      	b.n	8003ce0 <scd30_crc8+0x68>
        {
            crc = (crc & 0x80) ? (uint8_t)((crc << 1) ^ 0x31) : (uint8_t)(crc << 1);
 8003caa:	2217      	movs	r2, #23
 8003cac:	18bb      	adds	r3, r7, r2
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	b25b      	sxtb	r3, r3
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	da09      	bge.n	8003cca <scd30_crc8+0x52>
 8003cb6:	18bb      	adds	r3, r7, r2
 8003cb8:	781b      	ldrb	r3, [r3, #0]
 8003cba:	b25b      	sxtb	r3, r3
 8003cbc:	18db      	adds	r3, r3, r3
 8003cbe:	b25b      	sxtb	r3, r3
 8003cc0:	2231      	movs	r2, #49	@ 0x31
 8003cc2:	4053      	eors	r3, r2
 8003cc4:	b25b      	sxtb	r3, r3
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	e004      	b.n	8003cd4 <scd30_crc8+0x5c>
 8003cca:	2317      	movs	r3, #23
 8003ccc:	18fb      	adds	r3, r7, r3
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	18db      	adds	r3, r3, r3
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	2217      	movs	r2, #23
 8003cd6:	18ba      	adds	r2, r7, r2
 8003cd8:	7013      	strb	r3, [r2, #0]
        for (int b = 0; b < 8; b++)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	3301      	adds	r3, #1
 8003cde:	60fb      	str	r3, [r7, #12]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2b07      	cmp	r3, #7
 8003ce4:	dde1      	ble.n	8003caa <scd30_crc8+0x32>
    for (int i = 0; i < len; i++)
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	3301      	adds	r3, #1
 8003cea:	613b      	str	r3, [r7, #16]
 8003cec:	693a      	ldr	r2, [r7, #16]
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	dbcd      	blt.n	8003c90 <scd30_crc8+0x18>
        }
    }
    return crc;
 8003cf4:	2317      	movs	r3, #23
 8003cf6:	18fb      	adds	r3, r7, r3
 8003cf8:	781b      	ldrb	r3, [r3, #0]
}
 8003cfa:	0018      	movs	r0, r3
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	b006      	add	sp, #24
 8003d00:	bd80      	pop	{r7, pc}
	...

08003d04 <SCD30_StartContinuousMeasurement>:

static HAL_StatusTypeDef SCD30_StartContinuousMeasurement(void)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af02      	add	r7, sp, #8
    // Command: 0x0010, arg: 0x0000 (ambient pressure disabled)
    uint8_t cmd[5];
    cmd[0] = 0x00; cmd[1] = 0x10;
 8003d0a:	003b      	movs	r3, r7
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	701a      	strb	r2, [r3, #0]
 8003d10:	003b      	movs	r3, r7
 8003d12:	2210      	movs	r2, #16
 8003d14:	705a      	strb	r2, [r3, #1]
    cmd[2] = 0x00; cmd[3] = 0x00;
 8003d16:	003b      	movs	r3, r7
 8003d18:	2200      	movs	r2, #0
 8003d1a:	709a      	strb	r2, [r3, #2]
 8003d1c:	003b      	movs	r3, r7
 8003d1e:	2200      	movs	r2, #0
 8003d20:	70da      	strb	r2, [r3, #3]
    cmd[4] = scd30_crc8(&cmd[2], 2);
 8003d22:	003b      	movs	r3, r7
 8003d24:	3302      	adds	r3, #2
 8003d26:	2102      	movs	r1, #2
 8003d28:	0018      	movs	r0, r3
 8003d2a:	f7ff ffa5 	bl	8003c78 <scd30_crc8>
 8003d2e:	0003      	movs	r3, r0
 8003d30:	001a      	movs	r2, r3
 8003d32:	003b      	movs	r3, r7
 8003d34:	711a      	strb	r2, [r3, #4]

    return HAL_I2C_Master_Transmit(&hi2c2, SCD30_ADDR, cmd, 5, 200);
 8003d36:	003a      	movs	r2, r7
 8003d38:	4805      	ldr	r0, [pc, #20]	@ (8003d50 <SCD30_StartContinuousMeasurement+0x4c>)
 8003d3a:	23c8      	movs	r3, #200	@ 0xc8
 8003d3c:	9300      	str	r3, [sp, #0]
 8003d3e:	2305      	movs	r3, #5
 8003d40:	21c2      	movs	r1, #194	@ 0xc2
 8003d42:	f002 f91d 	bl	8005f80 <HAL_I2C_Master_Transmit>
 8003d46:	0003      	movs	r3, r0
}
 8003d48:	0018      	movs	r0, r3
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	b002      	add	sp, #8
 8003d4e:	bd80      	pop	{r7, pc}
 8003d50:	200002a0 	.word	0x200002a0

08003d54 <SCD30_DataReady_GPIO>:

static inline uint8_t SCD30_DataReady_GPIO(void)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(SCD30_RDY_GPIO_Port, SCD30_RDY_Pin) == GPIO_PIN_SET);
 8003d58:	4b06      	ldr	r3, [pc, #24]	@ (8003d74 <SCD30_DataReady_GPIO+0x20>)
 8003d5a:	2104      	movs	r1, #4
 8003d5c:	0018      	movs	r0, r3
 8003d5e:	f002 f809 	bl	8005d74 <HAL_GPIO_ReadPin>
 8003d62:	0003      	movs	r3, r0
 8003d64:	3b01      	subs	r3, #1
 8003d66:	425a      	negs	r2, r3
 8003d68:	4153      	adcs	r3, r2
 8003d6a:	b2db      	uxtb	r3, r3
}
 8003d6c:	0018      	movs	r0, r3
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	46c0      	nop			@ (mov r8, r8)
 8003d74:	50000800 	.word	0x50000800

08003d78 <SCD30_ReadMeasurement>:

static HAL_StatusTypeDef SCD30_ReadMeasurement(float *co2_ppm, float *temp_c, float *rh_pct)
{
 8003d78:	b590      	push	{r4, r7, lr}
 8003d7a:	b091      	sub	sp, #68	@ 0x44
 8003d7c:	af02      	add	r7, sp, #8
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	607a      	str	r2, [r7, #4]
    // Command: 0x0300, read 3 floats => 18 bytes (2 bytes + CRC per word)
    uint8_t cmd[2] = {0x03, 0x00};
 8003d84:	2130      	movs	r1, #48	@ 0x30
 8003d86:	187b      	adds	r3, r7, r1
 8003d88:	2203      	movs	r2, #3
 8003d8a:	801a      	strh	r2, [r3, #0]
    uint8_t rx[18];

    if (HAL_I2C_Master_Transmit(&hi2c2, SCD30_ADDR, cmd, 2, 200) != HAL_OK)
 8003d8c:	187a      	adds	r2, r7, r1
 8003d8e:	483f      	ldr	r0, [pc, #252]	@ (8003e8c <SCD30_ReadMeasurement+0x114>)
 8003d90:	23c8      	movs	r3, #200	@ 0xc8
 8003d92:	9300      	str	r3, [sp, #0]
 8003d94:	2302      	movs	r3, #2
 8003d96:	21c2      	movs	r1, #194	@ 0xc2
 8003d98:	f002 f8f2 	bl	8005f80 <HAL_I2C_Master_Transmit>
 8003d9c:	1e03      	subs	r3, r0, #0
 8003d9e:	d001      	beq.n	8003da4 <SCD30_ReadMeasurement+0x2c>
        return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e06e      	b.n	8003e82 <SCD30_ReadMeasurement+0x10a>

    HAL_Delay(2);
 8003da4:	2002      	movs	r0, #2
 8003da6:	f001 f945 	bl	8005034 <HAL_Delay>

    if (HAL_I2C_Master_Receive(&hi2c2, SCD30_ADDR, rx, 18, 200) != HAL_OK)
 8003daa:	231c      	movs	r3, #28
 8003dac:	18fa      	adds	r2, r7, r3
 8003dae:	4837      	ldr	r0, [pc, #220]	@ (8003e8c <SCD30_ReadMeasurement+0x114>)
 8003db0:	23c8      	movs	r3, #200	@ 0xc8
 8003db2:	9300      	str	r3, [sp, #0]
 8003db4:	2312      	movs	r3, #18
 8003db6:	21c2      	movs	r1, #194	@ 0xc2
 8003db8:	f002 fa0c 	bl	80061d4 <HAL_I2C_Master_Receive>
 8003dbc:	1e03      	subs	r3, r0, #0
 8003dbe:	d001      	beq.n	8003dc4 <SCD30_ReadMeasurement+0x4c>
        return HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e05e      	b.n	8003e82 <SCD30_ReadMeasurement+0x10a>

    for (int i = 0; i < 18; i += 3)
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dc8:	e014      	b.n	8003df4 <SCD30_ReadMeasurement+0x7c>
    {
        if (scd30_crc8(&rx[i], 2) != rx[i + 2])
 8003dca:	241c      	movs	r4, #28
 8003dcc:	193a      	adds	r2, r7, r4
 8003dce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dd0:	18d3      	adds	r3, r2, r3
 8003dd2:	2102      	movs	r1, #2
 8003dd4:	0018      	movs	r0, r3
 8003dd6:	f7ff ff4f 	bl	8003c78 <scd30_crc8>
 8003dda:	0003      	movs	r3, r0
 8003ddc:	0019      	movs	r1, r3
 8003dde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003de0:	3302      	adds	r3, #2
 8003de2:	193a      	adds	r2, r7, r4
 8003de4:	5cd3      	ldrb	r3, [r2, r3]
 8003de6:	4299      	cmp	r1, r3
 8003de8:	d001      	beq.n	8003dee <SCD30_ReadMeasurement+0x76>
            return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e049      	b.n	8003e82 <SCD30_ReadMeasurement+0x10a>
    for (int i = 0; i < 18; i += 3)
 8003dee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003df0:	3303      	adds	r3, #3
 8003df2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003df4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003df6:	2b11      	cmp	r3, #17
 8003df8:	dde7      	ble.n	8003dca <SCD30_ReadMeasurement+0x52>
    }

    uint32_t co2_u =
        ((uint32_t)rx[0] << 24) | ((uint32_t)rx[1] << 16) |
 8003dfa:	211c      	movs	r1, #28
 8003dfc:	187b      	adds	r3, r7, r1
 8003dfe:	781b      	ldrb	r3, [r3, #0]
 8003e00:	061a      	lsls	r2, r3, #24
 8003e02:	187b      	adds	r3, r7, r1
 8003e04:	785b      	ldrb	r3, [r3, #1]
 8003e06:	041b      	lsls	r3, r3, #16
 8003e08:	431a      	orrs	r2, r3
        ((uint32_t)rx[3] <<  8) | ((uint32_t)rx[4] <<  0);
 8003e0a:	187b      	adds	r3, r7, r1
 8003e0c:	78db      	ldrb	r3, [r3, #3]
 8003e0e:	021b      	lsls	r3, r3, #8
        ((uint32_t)rx[0] << 24) | ((uint32_t)rx[1] << 16) |
 8003e10:	4313      	orrs	r3, r2
        ((uint32_t)rx[3] <<  8) | ((uint32_t)rx[4] <<  0);
 8003e12:	187a      	adds	r2, r7, r1
 8003e14:	7912      	ldrb	r2, [r2, #4]
 8003e16:	4313      	orrs	r3, r2
    uint32_t co2_u =
 8003e18:	61bb      	str	r3, [r7, #24]

    uint32_t t_u =
        ((uint32_t)rx[6] << 24) | ((uint32_t)rx[7] << 16) |
 8003e1a:	187b      	adds	r3, r7, r1
 8003e1c:	799b      	ldrb	r3, [r3, #6]
 8003e1e:	061a      	lsls	r2, r3, #24
 8003e20:	187b      	adds	r3, r7, r1
 8003e22:	79db      	ldrb	r3, [r3, #7]
 8003e24:	041b      	lsls	r3, r3, #16
 8003e26:	431a      	orrs	r2, r3
        ((uint32_t)rx[9] <<  8) | ((uint32_t)rx[10] << 0);
 8003e28:	187b      	adds	r3, r7, r1
 8003e2a:	7a5b      	ldrb	r3, [r3, #9]
 8003e2c:	021b      	lsls	r3, r3, #8
        ((uint32_t)rx[6] << 24) | ((uint32_t)rx[7] << 16) |
 8003e2e:	4313      	orrs	r3, r2
        ((uint32_t)rx[9] <<  8) | ((uint32_t)rx[10] << 0);
 8003e30:	187a      	adds	r2, r7, r1
 8003e32:	7a92      	ldrb	r2, [r2, #10]
 8003e34:	4313      	orrs	r3, r2
    uint32_t t_u =
 8003e36:	617b      	str	r3, [r7, #20]

    uint32_t rh_u =
        ((uint32_t)rx[12] << 24) | ((uint32_t)rx[13] << 16) |
 8003e38:	187b      	adds	r3, r7, r1
 8003e3a:	7b1b      	ldrb	r3, [r3, #12]
 8003e3c:	061a      	lsls	r2, r3, #24
 8003e3e:	187b      	adds	r3, r7, r1
 8003e40:	7b5b      	ldrb	r3, [r3, #13]
 8003e42:	041b      	lsls	r3, r3, #16
 8003e44:	431a      	orrs	r2, r3
        ((uint32_t)rx[15] <<  8) | ((uint32_t)rx[16] << 0);
 8003e46:	187b      	adds	r3, r7, r1
 8003e48:	7bdb      	ldrb	r3, [r3, #15]
 8003e4a:	021b      	lsls	r3, r3, #8
        ((uint32_t)rx[12] << 24) | ((uint32_t)rx[13] << 16) |
 8003e4c:	4313      	orrs	r3, r2
        ((uint32_t)rx[15] <<  8) | ((uint32_t)rx[16] << 0);
 8003e4e:	187a      	adds	r2, r7, r1
 8003e50:	7c12      	ldrb	r2, [r2, #16]
 8003e52:	4313      	orrs	r3, r2
    uint32_t rh_u =
 8003e54:	613b      	str	r3, [r7, #16]

    memcpy(co2_ppm, &co2_u, 4);
 8003e56:	2318      	movs	r3, #24
 8003e58:	18f9      	adds	r1, r7, r3
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2204      	movs	r2, #4
 8003e5e:	0018      	movs	r0, r3
 8003e60:	f005 fe0e 	bl	8009a80 <memcpy>
    memcpy(temp_c,  &t_u,   4);
 8003e64:	2314      	movs	r3, #20
 8003e66:	18f9      	adds	r1, r7, r3
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	2204      	movs	r2, #4
 8003e6c:	0018      	movs	r0, r3
 8003e6e:	f005 fe07 	bl	8009a80 <memcpy>
    memcpy(rh_pct,  &rh_u,  4);
 8003e72:	2310      	movs	r3, #16
 8003e74:	18f9      	adds	r1, r7, r3
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2204      	movs	r2, #4
 8003e7a:	0018      	movs	r0, r3
 8003e7c:	f005 fe00 	bl	8009a80 <memcpy>

    return HAL_OK;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	0018      	movs	r0, r3
 8003e84:	46bd      	mov	sp, r7
 8003e86:	b00f      	add	sp, #60	@ 0x3c
 8003e88:	bd90      	pop	{r4, r7, pc}
 8003e8a:	46c0      	nop			@ (mov r8, r8)
 8003e8c:	200002a0 	.word	0x200002a0

08003e90 <SCD30_Task>:

static void SCD30_Task(void)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
	uint32_t now = HAL_GetTick();
 8003e96:	f001 f8c3 	bl	8005020 <HAL_GetTick>
 8003e9a:	0003      	movs	r3, r0
 8003e9c:	607b      	str	r3, [r7, #4]

	    /* 1) Startuojam vien kart */
	    if (!scd30_started)
 8003e9e:	4b2a      	ldr	r3, [pc, #168]	@ (8003f48 <SCD30_Task+0xb8>)
 8003ea0:	781b      	ldrb	r3, [r3, #0]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d121      	bne.n	8003eea <SCD30_Task+0x5a>
	    {
	        if (HAL_I2C_IsDeviceReady(&hi2c2, SCD30_ADDR, 3, 100) != HAL_OK)
 8003ea6:	4829      	ldr	r0, [pc, #164]	@ (8003f4c <SCD30_Task+0xbc>)
 8003ea8:	2364      	movs	r3, #100	@ 0x64
 8003eaa:	2203      	movs	r2, #3
 8003eac:	21c2      	movs	r1, #194	@ 0xc2
 8003eae:	f002 fa99 	bl	80063e4 <HAL_I2C_IsDeviceReady>
 8003eb2:	1e03      	subs	r3, r0, #0
 8003eb4:	d004      	beq.n	8003ec0 <SCD30_Task+0x30>
	        {
	            scd30_status = -1; // nemato per I2C
 8003eb6:	4b26      	ldr	r3, [pc, #152]	@ (8003f50 <SCD30_Task+0xc0>)
 8003eb8:	2201      	movs	r2, #1
 8003eba:	4252      	negs	r2, r2
 8003ebc:	601a      	str	r2, [r3, #0]
	            return;
 8003ebe:	e040      	b.n	8003f42 <SCD30_Task+0xb2>
	        }

	        if (SCD30_StartContinuousMeasurement() != HAL_OK)
 8003ec0:	f7ff ff20 	bl	8003d04 <SCD30_StartContinuousMeasurement>
 8003ec4:	1e03      	subs	r3, r0, #0
 8003ec6:	d004      	beq.n	8003ed2 <SCD30_Task+0x42>
	        {
	            scd30_status = -2; // start fail
 8003ec8:	4b21      	ldr	r3, [pc, #132]	@ (8003f50 <SCD30_Task+0xc0>)
 8003eca:	2202      	movs	r2, #2
 8003ecc:	4252      	negs	r2, r2
 8003ece:	601a      	str	r2, [r3, #0]
	            return;
 8003ed0:	e037      	b.n	8003f42 <SCD30_Task+0xb2>
	        }

	        scd30_started   = 1;
 8003ed2:	4b1d      	ldr	r3, [pc, #116]	@ (8003f48 <SCD30_Task+0xb8>)
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	701a      	strb	r2, [r3, #0]
	        scd30_status    = 1;
 8003ed8:	4b1d      	ldr	r3, [pc, #116]	@ (8003f50 <SCD30_Task+0xc0>)
 8003eda:	2201      	movs	r2, #1
 8003edc:	601a      	str	r2, [r3, #0]
	        scd30_next_poll = now + 2500;   // laukiam pirmo matavimo
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a1c      	ldr	r2, [pc, #112]	@ (8003f54 <SCD30_Task+0xc4>)
 8003ee2:	189a      	adds	r2, r3, r2
 8003ee4:	4b1c      	ldr	r3, [pc, #112]	@ (8003f58 <SCD30_Task+0xc8>)
 8003ee6:	601a      	str	r2, [r3, #0]
	        return;
 8003ee8:	e02b      	b.n	8003f42 <SCD30_Task+0xb2>
	    }

	    /* 2) Neskaitom per danai */
	    if ((int32_t)(now - scd30_next_poll) < 0)
 8003eea:	4b1b      	ldr	r3, [pc, #108]	@ (8003f58 <SCD30_Task+0xc8>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	687a      	ldr	r2, [r7, #4]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	d423      	bmi.n	8003f3c <SCD30_Task+0xac>
	        return;

	    /* 3) Tikrinam RDY PIN */
	    if (!SCD30_DataReady_GPIO())
 8003ef4:	f7ff ff2e 	bl	8003d54 <SCD30_DataReady_GPIO>
 8003ef8:	1e03      	subs	r3, r0, #0
 8003efa:	d021      	beq.n	8003f40 <SCD30_Task+0xb0>
	        // dar nra nauj duomen
	        return;
	    }

	    /* 4) Bandom skaityti */
	    if (SCD30_ReadMeasurement(&scd30_co2_ppm,
 8003efc:	4a17      	ldr	r2, [pc, #92]	@ (8003f5c <SCD30_Task+0xcc>)
 8003efe:	4918      	ldr	r1, [pc, #96]	@ (8003f60 <SCD30_Task+0xd0>)
 8003f00:	4b18      	ldr	r3, [pc, #96]	@ (8003f64 <SCD30_Task+0xd4>)
 8003f02:	0018      	movs	r0, r3
 8003f04:	f7ff ff38 	bl	8003d78 <SCD30_ReadMeasurement>
 8003f08:	1e03      	subs	r3, r0, #0
 8003f0a:	d00a      	beq.n	8003f22 <SCD30_Task+0x92>
	                              &scd30_temp_c,
	                              &scd30_rh_pct) != HAL_OK)
	    {
	        scd30_status = -3; // read / CRC fail
 8003f0c:	4b10      	ldr	r3, [pc, #64]	@ (8003f50 <SCD30_Task+0xc0>)
 8003f0e:	2203      	movs	r2, #3
 8003f10:	4252      	negs	r2, r2
 8003f12:	601a      	str	r2, [r3, #0]
	        scd30_next_poll = now + 1000; // bandysim dar kart po 1s
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	22fa      	movs	r2, #250	@ 0xfa
 8003f18:	0092      	lsls	r2, r2, #2
 8003f1a:	189a      	adds	r2, r3, r2
 8003f1c:	4b0e      	ldr	r3, [pc, #56]	@ (8003f58 <SCD30_Task+0xc8>)
 8003f1e:	601a      	str	r2, [r3, #0]
	        return;
 8003f20:	e00f      	b.n	8003f42 <SCD30_Task+0xb2>
	    }

	    /* 5) Skmingas skaitymas */
	    scd30_status    = 1;
 8003f22:	4b0b      	ldr	r3, [pc, #44]	@ (8003f50 <SCD30_Task+0xc0>)
 8003f24:	2201      	movs	r2, #1
 8003f26:	601a      	str	r2, [r3, #0]
	    scd30_last_read = now;
 8003f28:	4b0f      	ldr	r3, [pc, #60]	@ (8003f68 <SCD30_Task+0xd8>)
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	601a      	str	r2, [r3, #0]
	    scd30_next_poll = now + 2000; // SCD30 tipinis intervalas
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	22fa      	movs	r2, #250	@ 0xfa
 8003f32:	00d2      	lsls	r2, r2, #3
 8003f34:	189a      	adds	r2, r3, r2
 8003f36:	4b08      	ldr	r3, [pc, #32]	@ (8003f58 <SCD30_Task+0xc8>)
 8003f38:	601a      	str	r2, [r3, #0]
 8003f3a:	e002      	b.n	8003f42 <SCD30_Task+0xb2>
	        return;
 8003f3c:	46c0      	nop			@ (mov r8, r8)
 8003f3e:	e000      	b.n	8003f42 <SCD30_Task+0xb2>
	        return;
 8003f40:	46c0      	nop			@ (mov r8, r8)
}
 8003f42:	46bd      	mov	sp, r7
 8003f44:	b002      	add	sp, #8
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	200003e0 	.word	0x200003e0
 8003f4c:	200002a0 	.word	0x200002a0
 8003f50:	200003bc 	.word	0x200003bc
 8003f54:	000009c4 	.word	0x000009c4
 8003f58:	200003e4 	.word	0x200003e4
 8003f5c:	200003dc 	.word	0x200003dc
 8003f60:	200003d8 	.word	0x200003d8
 8003f64:	200003d4 	.word	0x200003d4
 8003f68:	200003c0 	.word	0x200003c0

08003f6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003f6c:	b5b0      	push	{r4, r5, r7, lr}
 8003f6e:	4cd7      	ldr	r4, [pc, #860]	@ (80042cc <main+0x360>)
 8003f70:	44a5      	add	sp, r4
 8003f72:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003f74:	f000 ffee 	bl	8004f54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003f78:	f000 fba6 	bl	80046c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003f7c:	f000 fd28 	bl	80049d0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8003f80:	f000 fcf6 	bl	8004970 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8003f84:	f000 fc74 	bl	8004870 <MX_I2C1_Init>
  MX_I2C2_Init();
 8003f88:	f000 fcb2 	bl	80048f0 <MX_I2C2_Init>
  MX_ADC_Init();
 8003f8c:	f000 fc0a 	bl	80047a4 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(Pilnumo_variklis_GPIO_Port, Pilnumo_variklis_Pin, GPIO_PIN_SET);
 8003f90:	23a0      	movs	r3, #160	@ 0xa0
 8003f92:	05db      	lsls	r3, r3, #23
 8003f94:	2201      	movs	r2, #1
 8003f96:	2104      	movs	r1, #4
 8003f98:	0018      	movs	r0, r3
 8003f9a:	f001 ff08 	bl	8005dae <HAL_GPIO_WritePin>

  HAL_Delay(4000); // SIM800 boot
 8003f9e:	23fa      	movs	r3, #250	@ 0xfa
 8003fa0:	011b      	lsls	r3, r3, #4
 8003fa2:	0018      	movs	r0, r3
 8003fa4:	f001 f846 	bl	8005034 <HAL_Delay>

    last_sms = HAL_GetTick();
 8003fa8:	f001 f83a 	bl	8005020 <HAL_GetTick>
 8003fac:	0002      	movs	r2, r0
 8003fae:	4bc8      	ldr	r3, [pc, #800]	@ (80042d0 <main+0x364>)
 8003fb0:	601a      	str	r2, [r3, #0]
    last_measure = HAL_GetTick();
 8003fb2:	f001 f835 	bl	8005020 <HAL_GetTick>
 8003fb6:	0002      	movs	r2, r0
 8003fb8:	4bc6      	ldr	r3, [pc, #792]	@ (80042d4 <main+0x368>)
 8003fba:	601a      	str	r2, [r3, #0]
    scd30_next_poll = HAL_GetTick() + 1000;
 8003fbc:	f001 f830 	bl	8005020 <HAL_GetTick>
 8003fc0:	0003      	movs	r3, r0
 8003fc2:	22fa      	movs	r2, #250	@ 0xfa
 8003fc4:	0092      	lsls	r2, r2, #2
 8003fc6:	189a      	adds	r2, r3, r2
 8003fc8:	4bc3      	ldr	r3, [pc, #780]	@ (80042d8 <main+0x36c>)
 8003fca:	601a      	str	r2, [r3, #0]

    SIM800_Init_Receive();
 8003fcc:	f7ff fc42 	bl	8003854 <SIM800_Init_Receive>
  /* USER CODE BEGIN WHILE */
    while (1)
     {


    	 uint32_t now = HAL_GetTick();
 8003fd0:	f001 f826 	bl	8005020 <HAL_GetTick>
 8003fd4:	0003      	movs	r3, r0
 8003fd6:	24af      	movs	r4, #175	@ 0xaf
 8003fd8:	00a4      	lsls	r4, r4, #2
 8003fda:	193a      	adds	r2, r7, r4
 8003fdc:	6013      	str	r3, [r2, #0]

    	      /* SCD30 atnaujinam kas ~1s (CO2 + T + RH) */
    	      SCD30_Task();
 8003fde:	f7ff ff57 	bl	8003e90 <SCD30_Task>



    	      // 1. Tikriname, ar laikas paleisti varikl (kas 60000 ms)
    	          if (!motor_active && (now - motor_cycle_timer >= 60000UL))
 8003fe2:	4bbe      	ldr	r3, [pc, #760]	@ (80042dc <main+0x370>)
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d119      	bne.n	800401e <main+0xb2>
 8003fea:	4bbd      	ldr	r3, [pc, #756]	@ (80042e0 <main+0x374>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	193a      	adds	r2, r7, r4
 8003ff0:	6812      	ldr	r2, [r2, #0]
 8003ff2:	1ad3      	subs	r3, r2, r3
 8003ff4:	4abb      	ldr	r2, [pc, #748]	@ (80042e4 <main+0x378>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d911      	bls.n	800401e <main+0xb2>
    	          {
    	              motor_cycle_timer = now;
 8003ffa:	4bb9      	ldr	r3, [pc, #740]	@ (80042e0 <main+0x374>)
 8003ffc:	193a      	adds	r2, r7, r4
 8003ffe:	6812      	ldr	r2, [r2, #0]
 8004000:	601a      	str	r2, [r3, #0]
    	              motor_start_time = now;
 8004002:	4bb9      	ldr	r3, [pc, #740]	@ (80042e8 <main+0x37c>)
 8004004:	193a      	adds	r2, r7, r4
 8004006:	6812      	ldr	r2, [r2, #0]
 8004008:	601a      	str	r2, [r3, #0]
    	              motor_active = 1;
 800400a:	4bb4      	ldr	r3, [pc, #720]	@ (80042dc <main+0x370>)
 800400c:	2201      	movs	r2, #1
 800400e:	701a      	strb	r2, [r3, #0]
    	              // JUNGTI varikl (RESET = ON js schemoje)
    	              HAL_GPIO_WritePin(Pilnumo_variklis_GPIO_Port, Pilnumo_variklis_Pin, GPIO_PIN_RESET);
 8004010:	23a0      	movs	r3, #160	@ 0xa0
 8004012:	05db      	lsls	r3, r3, #23
 8004014:	2200      	movs	r2, #0
 8004016:	2104      	movs	r1, #4
 8004018:	0018      	movs	r0, r3
 800401a:	f001 fec8 	bl	8005dae <HAL_GPIO_WritePin>
    	          }

    	          // 2. Jei variklis veikia, tikriname srov ir veikimo laik
    	          if (motor_active)
 800401e:	4baf      	ldr	r3, [pc, #700]	@ (80042dc <main+0x370>)
 8004020:	781b      	ldrb	r3, [r3, #0]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d100      	bne.n	8004028 <main+0xbc>
 8004026:	e072      	b.n	800410e <main+0x1a2>
    	          {
    	        	  // A. PALEIDIMO LOGIKA: Kas 60 sekundi jungiam varikl
    	        	  if (!motor_active && (now - motor_cycle_timer >= 60000UL)) {
 8004028:	4bac      	ldr	r3, [pc, #688]	@ (80042dc <main+0x370>)
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d117      	bne.n	8004060 <main+0xf4>
 8004030:	4bab      	ldr	r3, [pc, #684]	@ (80042e0 <main+0x374>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	21af      	movs	r1, #175	@ 0xaf
 8004036:	0089      	lsls	r1, r1, #2
 8004038:	187a      	adds	r2, r7, r1
 800403a:	6812      	ldr	r2, [r2, #0]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	4aa9      	ldr	r2, [pc, #676]	@ (80042e4 <main+0x378>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d90d      	bls.n	8004060 <main+0xf4>
    	        	      motor_active = 1;
 8004044:	4ba5      	ldr	r3, [pc, #660]	@ (80042dc <main+0x370>)
 8004046:	2201      	movs	r2, #1
 8004048:	701a      	strb	r2, [r3, #0]
    	        	      motor_start_time = now; // Ufiksuojam TIKSL jungimo laik
 800404a:	4ba7      	ldr	r3, [pc, #668]	@ (80042e8 <main+0x37c>)
 800404c:	187a      	adds	r2, r7, r1
 800404e:	6812      	ldr	r2, [r2, #0]
 8004050:	601a      	str	r2, [r3, #0]

    	        	      // JUNGIAM: RESET = ON (pagal js schem)
    	        	      HAL_GPIO_WritePin(Pilnumo_variklis_GPIO_Port, Pilnumo_variklis_Pin, GPIO_PIN_RESET);
 8004052:	23a0      	movs	r3, #160	@ 0xa0
 8004054:	05db      	lsls	r3, r3, #23
 8004056:	2200      	movs	r2, #0
 8004058:	2104      	movs	r1, #4
 800405a:	0018      	movs	r0, r3
 800405c:	f001 fea7 	bl	8005dae <HAL_GPIO_WritePin>
    	        	  }

    	        	  // B. VEIKIMO LOGIKA: Tikrinam srov ir laiko limit
    	        	  if (motor_active) {
 8004060:	4b9e      	ldr	r3, [pc, #632]	@ (80042dc <main+0x370>)
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d052      	beq.n	800410e <main+0x1a2>

    	        	      // APSAUGA: Srov matuojame TIK jei prajo daugiau nei 1.5s (Startup Ignore)
    	        	      // Tai apsaugo nuo srovs uolio fiksavimo paleidimo metu
    	        	      if (now - motor_start_time > MOTOR_STARTUP_IGNORE_MS) {
 8004068:	4b9f      	ldr	r3, [pc, #636]	@ (80042e8 <main+0x37c>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	24af      	movs	r4, #175	@ 0xaf
 800406e:	00a4      	lsls	r4, r4, #2
 8004070:	193a      	adds	r2, r7, r4
 8004072:	6812      	ldr	r2, [r2, #0]
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	4a9d      	ldr	r2, [pc, #628]	@ (80042ec <main+0x380>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d92c      	bls.n	80040d6 <main+0x16a>

    	        	          // Matuojame srov kas 200ms, kad neapkrautume procesoriaus
    	        	          if (now - last_current_measure >= 200) {
 800407c:	4b9c      	ldr	r3, [pc, #624]	@ (80042f0 <main+0x384>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	193a      	adds	r2, r7, r4
 8004082:	6812      	ldr	r2, [r2, #0]
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	2bc7      	cmp	r3, #199	@ 0xc7
 8004088:	d925      	bls.n	80040d6 <main+0x16a>
    	        	              last_current_measure = now;
 800408a:	4b99      	ldr	r3, [pc, #612]	@ (80042f0 <main+0x384>)
 800408c:	193a      	adds	r2, r7, r4
 800408e:	6812      	ldr	r2, [r2, #0]
 8004090:	601a      	str	r2, [r3, #0]
    	        	              float current = Measure_Current();
 8004092:	f7ff fb8b 	bl	80037ac <Measure_Current>
 8004096:	1c03      	adds	r3, r0, #0
 8004098:	22ae      	movs	r2, #174	@ 0xae
 800409a:	0092      	lsls	r2, r2, #2
 800409c:	18b9      	adds	r1, r7, r2
 800409e:	600b      	str	r3, [r1, #0]

    	        	              if (current > CURRENT_LIMIT_MA) {
 80040a0:	4994      	ldr	r1, [pc, #592]	@ (80042f4 <main+0x388>)
 80040a2:	18bb      	adds	r3, r7, r2
 80040a4:	6818      	ldr	r0, [r3, #0]
 80040a6:	f7fc fa25 	bl	80004f4 <__aeabi_fcmpgt>
 80040aa:	1e03      	subs	r3, r0, #0
 80040ac:	d013      	beq.n	80040d6 <main+0x16a>
    	        	                  // STABDOME: viryta srov (usipild)
    	        	                  motor_active = 0;
 80040ae:	4b8b      	ldr	r3, [pc, #556]	@ (80042dc <main+0x370>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	701a      	strb	r2, [r3, #0]
    	        	                  HAL_GPIO_WritePin(Pilnumo_variklis_GPIO_Port, Pilnumo_variklis_Pin, GPIO_PIN_SET);
 80040b4:	23a0      	movs	r3, #160	@ 0xa0
 80040b6:	05db      	lsls	r3, r3, #23
 80040b8:	2201      	movs	r2, #1
 80040ba:	2104      	movs	r1, #4
 80040bc:	0018      	movs	r0, r3
 80040be:	f001 fe76 	bl	8005dae <HAL_GPIO_WritePin>
    	        	                  SIM800_SendSMS(PHONE_NUMBER, "FULL");
 80040c2:	4a8d      	ldr	r2, [pc, #564]	@ (80042f8 <main+0x38c>)
 80040c4:	4b8d      	ldr	r3, [pc, #564]	@ (80042fc <main+0x390>)
 80040c6:	0011      	movs	r1, r2
 80040c8:	0018      	movs	r0, r3
 80040ca:	f7ff fc2f 	bl	800392c <SIM800_SendSMS>
    	        	                  motor_cycle_timer = now; // Pradedam laukti naujos minuts nuo dabar
 80040ce:	4b84      	ldr	r3, [pc, #528]	@ (80042e0 <main+0x374>)
 80040d0:	193a      	adds	r2, r7, r4
 80040d2:	6812      	ldr	r2, [r2, #0]
 80040d4:	601a      	str	r2, [r3, #0]
    	        	              }
    	        	          }
    	        	      }

    	        	      // C. LAIKO LIMITAS: Jei srov nebuvo viryta, po 5s varikl ijungiam
    	        	      if (motor_active && (now - motor_start_time >= 5000UL)) {
 80040d6:	4b81      	ldr	r3, [pc, #516]	@ (80042dc <main+0x370>)
 80040d8:	781b      	ldrb	r3, [r3, #0]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d017      	beq.n	800410e <main+0x1a2>
 80040de:	4b82      	ldr	r3, [pc, #520]	@ (80042e8 <main+0x37c>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	24af      	movs	r4, #175	@ 0xaf
 80040e4:	00a4      	lsls	r4, r4, #2
 80040e6:	193a      	adds	r2, r7, r4
 80040e8:	6812      	ldr	r2, [r2, #0]
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	4a84      	ldr	r2, [pc, #528]	@ (8004300 <main+0x394>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d90d      	bls.n	800410e <main+0x1a2>
    	        	          motor_active = 0;
 80040f2:	4b7a      	ldr	r3, [pc, #488]	@ (80042dc <main+0x370>)
 80040f4:	2200      	movs	r2, #0
 80040f6:	701a      	strb	r2, [r3, #0]
    	        	          // IJUNGIAM: SET = OFF
    	        	          HAL_GPIO_WritePin(Pilnumo_variklis_GPIO_Port, Pilnumo_variklis_Pin, GPIO_PIN_SET);
 80040f8:	23a0      	movs	r3, #160	@ 0xa0
 80040fa:	05db      	lsls	r3, r3, #23
 80040fc:	2201      	movs	r2, #1
 80040fe:	2104      	movs	r1, #4
 8004100:	0018      	movs	r0, r3
 8004102:	f001 fe54 	bl	8005dae <HAL_GPIO_WritePin>
    	        	          motor_cycle_timer = now; // Ciklas baigtas, laukiam minuts
 8004106:	4b76      	ldr	r3, [pc, #472]	@ (80042e0 <main+0x374>)
 8004108:	193a      	adds	r2, r7, r4
 800410a:	6812      	ldr	r2, [r2, #0]
 800410c:	601a      	str	r2, [r3, #0]
    	        	  }
    	          }


    	      /* ---- 1) SHT40 nuskaitymai kas 1s ---- */
    	      if (now - last_measure >= 1000UL)
 800410e:	4b71      	ldr	r3, [pc, #452]	@ (80042d4 <main+0x368>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	21af      	movs	r1, #175	@ 0xaf
 8004114:	0089      	lsls	r1, r1, #2
 8004116:	187a      	adds	r2, r7, r1
 8004118:	6812      	ldr	r2, [r2, #0]
 800411a:	1ad2      	subs	r2, r2, r3
 800411c:	23fa      	movs	r3, #250	@ 0xfa
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	429a      	cmp	r2, r3
 8004122:	d200      	bcs.n	8004126 <main+0x1ba>
 8004124:	e0bd      	b.n	80042a2 <main+0x336>
    	      {
    	          last_measure = now;
 8004126:	4b6b      	ldr	r3, [pc, #428]	@ (80042d4 <main+0x368>)
 8004128:	187a      	adds	r2, r7, r1
 800412a:	6812      	ldr	r2, [r2, #0]
 800412c:	601a      	str	r2, [r3, #0]

    	          if (HAL_I2C_IsDeviceReady(&hi2c1, PCA9548A_ADDR, 2, 20) != HAL_OK)
 800412e:	4875      	ldr	r0, [pc, #468]	@ (8004304 <main+0x398>)
 8004130:	2314      	movs	r3, #20
 8004132:	2202      	movs	r2, #2
 8004134:	21e0      	movs	r1, #224	@ 0xe0
 8004136:	f002 f955 	bl	80063e4 <HAL_I2C_IsDeviceReady>
 800413a:	1e03      	subs	r3, r0, #0
 800413c:	d021      	beq.n	8004182 <main+0x216>
    	          {
    	              for (uint8_t i = 0; i < JUTIKLIU_KIEKIS; i++)
 800413e:	4b72      	ldr	r3, [pc, #456]	@ (8004308 <main+0x39c>)
 8004140:	18fb      	adds	r3, r7, r3
 8004142:	2200      	movs	r2, #0
 8004144:	701a      	strb	r2, [r3, #0]
 8004146:	e016      	b.n	8004176 <main+0x20a>
    	              {
    	                  valid[i]  = 0;
 8004148:	486f      	ldr	r0, [pc, #444]	@ (8004308 <main+0x39c>)
 800414a:	183b      	adds	r3, r7, r0
 800414c:	781b      	ldrb	r3, [r3, #0]
 800414e:	4a6f      	ldr	r2, [pc, #444]	@ (800430c <main+0x3a0>)
 8004150:	2100      	movs	r1, #0
 8004152:	54d1      	strb	r1, [r2, r3]
    	                  temp[i]   = 0.0f;
 8004154:	183b      	adds	r3, r7, r0
 8004156:	781a      	ldrb	r2, [r3, #0]
 8004158:	4b6d      	ldr	r3, [pc, #436]	@ (8004310 <main+0x3a4>)
 800415a:	0092      	lsls	r2, r2, #2
 800415c:	2100      	movs	r1, #0
 800415e:	50d1      	str	r1, [r2, r3]
    	                  hum_mc[i] = 0.0f;
 8004160:	183b      	adds	r3, r7, r0
 8004162:	781a      	ldrb	r2, [r3, #0]
 8004164:	4b6b      	ldr	r3, [pc, #428]	@ (8004314 <main+0x3a8>)
 8004166:	0092      	lsls	r2, r2, #2
 8004168:	2100      	movs	r1, #0
 800416a:	50d1      	str	r1, [r2, r3]
    	              for (uint8_t i = 0; i < JUTIKLIU_KIEKIS; i++)
 800416c:	183b      	adds	r3, r7, r0
 800416e:	781a      	ldrb	r2, [r3, #0]
 8004170:	183b      	adds	r3, r7, r0
 8004172:	3201      	adds	r2, #1
 8004174:	701a      	strb	r2, [r3, #0]
 8004176:	4b64      	ldr	r3, [pc, #400]	@ (8004308 <main+0x39c>)
 8004178:	18fb      	adds	r3, r7, r3
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	2b05      	cmp	r3, #5
 800417e:	d9e3      	bls.n	8004148 <main+0x1dc>
 8004180:	e041      	b.n	8004206 <main+0x29a>
    	              }
    	          }
    	          else
    	          {
    	              for (uint8_t i = 0; i < JUTIKLIU_KIEKIS; i++)
 8004182:	4b65      	ldr	r3, [pc, #404]	@ (8004318 <main+0x3ac>)
 8004184:	18fb      	adds	r3, r7, r3
 8004186:	2200      	movs	r2, #0
 8004188:	701a      	strb	r2, [r3, #0]
 800418a:	e037      	b.n	80041fc <main+0x290>
    	              {
    	                  HAL_StatusTypeDef st = SHT40_Read(i, &temp[i], &hum_mc[i]);
 800418c:	4862      	ldr	r0, [pc, #392]	@ (8004318 <main+0x3ac>)
 800418e:	183b      	adds	r3, r7, r0
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	009a      	lsls	r2, r3, #2
 8004194:	4b5e      	ldr	r3, [pc, #376]	@ (8004310 <main+0x3a4>)
 8004196:	18d1      	adds	r1, r2, r3
 8004198:	183b      	adds	r3, r7, r0
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	009a      	lsls	r2, r3, #2
 800419e:	4b5d      	ldr	r3, [pc, #372]	@ (8004314 <main+0x3a8>)
 80041a0:	18d2      	adds	r2, r2, r3
 80041a2:	4d5e      	ldr	r5, [pc, #376]	@ (800431c <main+0x3b0>)
 80041a4:	197c      	adds	r4, r7, r5
 80041a6:	183b      	adds	r3, r7, r0
 80041a8:	781b      	ldrb	r3, [r3, #0]
 80041aa:	0018      	movs	r0, r3
 80041ac:	f7ff fc24 	bl	80039f8 <SHT40_Read>
 80041b0:	0003      	movs	r3, r0
 80041b2:	7023      	strb	r3, [r4, #0]
    	                  valid[i] = (st == HAL_OK) ? 1U : 0U;
 80041b4:	197b      	adds	r3, r7, r5
 80041b6:	781b      	ldrb	r3, [r3, #0]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d101      	bne.n	80041c0 <main+0x254>
 80041bc:	2101      	movs	r1, #1
 80041be:	e000      	b.n	80041c2 <main+0x256>
 80041c0:	2100      	movs	r1, #0
 80041c2:	4855      	ldr	r0, [pc, #340]	@ (8004318 <main+0x3ac>)
 80041c4:	183b      	adds	r3, r7, r0
 80041c6:	781b      	ldrb	r3, [r3, #0]
 80041c8:	4a50      	ldr	r2, [pc, #320]	@ (800430c <main+0x3a0>)
 80041ca:	54d1      	strb	r1, [r2, r3]
    	                  if (!valid[i])
 80041cc:	183b      	adds	r3, r7, r0
 80041ce:	781b      	ldrb	r3, [r3, #0]
 80041d0:	4a4e      	ldr	r2, [pc, #312]	@ (800430c <main+0x3a0>)
 80041d2:	5cd3      	ldrb	r3, [r2, r3]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d10b      	bne.n	80041f0 <main+0x284>
    	                  {
    	                      temp[i]   = 0.0f;
 80041d8:	183b      	adds	r3, r7, r0
 80041da:	781a      	ldrb	r2, [r3, #0]
 80041dc:	4b4c      	ldr	r3, [pc, #304]	@ (8004310 <main+0x3a4>)
 80041de:	0092      	lsls	r2, r2, #2
 80041e0:	2100      	movs	r1, #0
 80041e2:	50d1      	str	r1, [r2, r3]
    	                      hum_mc[i] = 0.0f;
 80041e4:	183b      	adds	r3, r7, r0
 80041e6:	781a      	ldrb	r2, [r3, #0]
 80041e8:	4b4a      	ldr	r3, [pc, #296]	@ (8004314 <main+0x3a8>)
 80041ea:	0092      	lsls	r2, r2, #2
 80041ec:	2100      	movs	r1, #0
 80041ee:	50d1      	str	r1, [r2, r3]
    	              for (uint8_t i = 0; i < JUTIKLIU_KIEKIS; i++)
 80041f0:	4949      	ldr	r1, [pc, #292]	@ (8004318 <main+0x3ac>)
 80041f2:	187b      	adds	r3, r7, r1
 80041f4:	781a      	ldrb	r2, [r3, #0]
 80041f6:	187b      	adds	r3, r7, r1
 80041f8:	3201      	adds	r2, #1
 80041fa:	701a      	strb	r2, [r3, #0]
 80041fc:	4b46      	ldr	r3, [pc, #280]	@ (8004318 <main+0x3ac>)
 80041fe:	18fb      	adds	r3, r7, r3
 8004200:	781b      	ldrb	r3, [r3, #0]
 8004202:	2b05      	cmp	r3, #5
 8004204:	d9c2      	bls.n	800418c <main+0x220>
    	                  }
    	              }
    	          }

    	          /* Ventiliatoriaus logika pagal ribas (SHT40) */
    	          uint8_t overLimit = 0;
 8004206:	4b46      	ldr	r3, [pc, #280]	@ (8004320 <main+0x3b4>)
 8004208:	18fb      	adds	r3, r7, r3
 800420a:	2200      	movs	r2, #0
 800420c:	701a      	strb	r2, [r3, #0]
    	          for (uint8_t i = 0; i < JUTIKLIU_KIEKIS; i++)
 800420e:	23b3      	movs	r3, #179	@ 0xb3
 8004210:	009b      	lsls	r3, r3, #2
 8004212:	18fb      	adds	r3, r7, r3
 8004214:	2200      	movs	r2, #0
 8004216:	701a      	strb	r2, [r3, #0]
 8004218:	e029      	b.n	800426e <main+0x302>
    	          {
    	              if (valid[i])
 800421a:	24b3      	movs	r4, #179	@ 0xb3
 800421c:	00a4      	lsls	r4, r4, #2
 800421e:	193b      	adds	r3, r7, r4
 8004220:	781b      	ldrb	r3, [r3, #0]
 8004222:	4a3a      	ldr	r2, [pc, #232]	@ (800430c <main+0x3a0>)
 8004224:	5cd3      	ldrb	r3, [r2, r3]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d01a      	beq.n	8004260 <main+0x2f4>
    	              {
    	                  if (temp[i] > TEMP_RIBA || hum_mc[i] > DREGMES_RIBA)
 800422a:	193b      	adds	r3, r7, r4
 800422c:	781a      	ldrb	r2, [r3, #0]
 800422e:	4b38      	ldr	r3, [pc, #224]	@ (8004310 <main+0x3a4>)
 8004230:	0092      	lsls	r2, r2, #2
 8004232:	58d3      	ldr	r3, [r2, r3]
 8004234:	493b      	ldr	r1, [pc, #236]	@ (8004324 <main+0x3b8>)
 8004236:	1c18      	adds	r0, r3, #0
 8004238:	f7fc f95c 	bl	80004f4 <__aeabi_fcmpgt>
 800423c:	1e03      	subs	r3, r0, #0
 800423e:	d10a      	bne.n	8004256 <main+0x2ea>
 8004240:	193b      	adds	r3, r7, r4
 8004242:	781a      	ldrb	r2, [r3, #0]
 8004244:	4b33      	ldr	r3, [pc, #204]	@ (8004314 <main+0x3a8>)
 8004246:	0092      	lsls	r2, r2, #2
 8004248:	58d3      	ldr	r3, [r2, r3]
 800424a:	4937      	ldr	r1, [pc, #220]	@ (8004328 <main+0x3bc>)
 800424c:	1c18      	adds	r0, r3, #0
 800424e:	f7fc f951 	bl	80004f4 <__aeabi_fcmpgt>
 8004252:	1e03      	subs	r3, r0, #0
 8004254:	d004      	beq.n	8004260 <main+0x2f4>
    	                  {
    	                      overLimit = 1;
 8004256:	4b32      	ldr	r3, [pc, #200]	@ (8004320 <main+0x3b4>)
 8004258:	18fb      	adds	r3, r7, r3
 800425a:	2201      	movs	r2, #1
 800425c:	701a      	strb	r2, [r3, #0]
    	                      break;
 800425e:	e00c      	b.n	800427a <main+0x30e>
    	          for (uint8_t i = 0; i < JUTIKLIU_KIEKIS; i++)
 8004260:	21b3      	movs	r1, #179	@ 0xb3
 8004262:	0089      	lsls	r1, r1, #2
 8004264:	187b      	adds	r3, r7, r1
 8004266:	781a      	ldrb	r2, [r3, #0]
 8004268:	187b      	adds	r3, r7, r1
 800426a:	3201      	adds	r2, #1
 800426c:	701a      	strb	r2, [r3, #0]
 800426e:	23b3      	movs	r3, #179	@ 0xb3
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	18fb      	adds	r3, r7, r3
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	2b05      	cmp	r3, #5
 8004278:	d9cf      	bls.n	800421a <main+0x2ae>
    	                  }
    	              }
    	          }

    	          if (overLimit)
 800427a:	4b29      	ldr	r3, [pc, #164]	@ (8004320 <main+0x3b4>)
 800427c:	18fb      	adds	r3, r7, r3
 800427e:	781b      	ldrb	r3, [r3, #0]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d007      	beq.n	8004294 <main+0x328>
    	          {
    	              HAL_GPIO_WritePin(Vedinimo_ventiliatorius_GPIO_Port,
 8004284:	23a0      	movs	r3, #160	@ 0xa0
 8004286:	05db      	lsls	r3, r3, #23
 8004288:	2200      	movs	r2, #0
 800428a:	2101      	movs	r1, #1
 800428c:	0018      	movs	r0, r3
 800428e:	f001 fd8e 	bl	8005dae <HAL_GPIO_WritePin>
 8004292:	e006      	b.n	80042a2 <main+0x336>
    	                                Vedinimo_ventiliatorius_Pin,
    	                                GPIO_PIN_RESET);
    	          }
    	          else
    	          {
    	              HAL_GPIO_WritePin(Vedinimo_ventiliatorius_GPIO_Port,
 8004294:	23a0      	movs	r3, #160	@ 0xa0
 8004296:	05db      	lsls	r3, r3, #23
 8004298:	2201      	movs	r2, #1
 800429a:	2101      	movs	r1, #1
 800429c:	0018      	movs	r0, r3
 800429e:	f001 fd86 	bl	8005dae <HAL_GPIO_WritePin>
    	                                GPIO_PIN_SET);
    	          }
    	      }

    	      /* ---- 2) SMS kas SMS_PERIOD_MS ---- */
    	      if (now - last_sms >= SMS_PERIOD_MS)
 80042a2:	4b0b      	ldr	r3, [pc, #44]	@ (80042d0 <main+0x364>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	21af      	movs	r1, #175	@ 0xaf
 80042a8:	0089      	lsls	r1, r1, #2
 80042aa:	187a      	adds	r2, r7, r1
 80042ac:	6812      	ldr	r2, [r2, #0]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	4a0c      	ldr	r2, [pc, #48]	@ (80042e4 <main+0x378>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d800      	bhi.n	80042b8 <main+0x34c>
 80042b6:	e1e0      	b.n	800467a <main+0x70e>
    	      {
    	          last_sms = now;
 80042b8:	4b05      	ldr	r3, [pc, #20]	@ (80042d0 <main+0x364>)
 80042ba:	187a      	adds	r2, r7, r1
 80042bc:	6812      	ldr	r2, [r2, #0]
 80042be:	601a      	str	r2, [r3, #0]
    	          char D1[16],D2[16],D3[16],D4[16],D5[16],D6[16];

    	          float tval[JUTIKLIU_KIEKIS];
    	          float dval[JUTIKLIU_KIEKIS];

    	          for (uint8_t i = 0; i < JUTIKLIU_KIEKIS; i++)
 80042c0:	4b1a      	ldr	r3, [pc, #104]	@ (800432c <main+0x3c0>)
 80042c2:	18fb      	adds	r3, r7, r3
 80042c4:	2200      	movs	r2, #0
 80042c6:	701a      	strb	r2, [r3, #0]
 80042c8:	e06d      	b.n	80043a6 <main+0x43a>
 80042ca:	46c0      	nop			@ (mov r8, r8)
 80042cc:	fffffce8 	.word	0xfffffce8
 80042d0:	200003b4 	.word	0x200003b4
 80042d4:	200003b8 	.word	0x200003b8
 80042d8:	200003e4 	.word	0x200003e4
 80042dc:	200003c8 	.word	0x200003c8
 80042e0:	200003c4 	.word	0x200003c4
 80042e4:	0000ea5f 	.word	0x0000ea5f
 80042e8:	200003d0 	.word	0x200003d0
 80042ec:	000005dc 	.word	0x000005dc
 80042f0:	200003cc 	.word	0x200003cc
 80042f4:	44638000 	.word	0x44638000
 80042f8:	0800c8a8 	.word	0x0800c8a8
 80042fc:	0800c8b0 	.word	0x0800c8b0
 8004300:	00001387 	.word	0x00001387
 8004304:	2000024c 	.word	0x2000024c
 8004308:	000002cf 	.word	0x000002cf
 800430c:	200003ac 	.word	0x200003ac
 8004310:	2000037c 	.word	0x2000037c
 8004314:	20000394 	.word	0x20000394
 8004318:	000002ce 	.word	0x000002ce
 800431c:	000002b7 	.word	0x000002b7
 8004320:	000002cd 	.word	0x000002cd
 8004324:	41c80000 	.word	0x41c80000
 8004328:	41680000 	.word	0x41680000
 800432c:	000002cb 	.word	0x000002cb
    	          {
    	              if (valid[i])
 8004330:	48d4      	ldr	r0, [pc, #848]	@ (8004684 <main+0x718>)
 8004332:	183b      	adds	r3, r7, r0
 8004334:	781b      	ldrb	r3, [r3, #0]
 8004336:	4ad4      	ldr	r2, [pc, #848]	@ (8004688 <main+0x71c>)
 8004338:	5cd3      	ldrb	r3, [r2, r3]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d01a      	beq.n	8004374 <main+0x408>
    	              {
    	                  tval[i] = temp[i];
 800433e:	183b      	adds	r3, r7, r0
 8004340:	7819      	ldrb	r1, [r3, #0]
 8004342:	183b      	adds	r3, r7, r0
 8004344:	781a      	ldrb	r2, [r3, #0]
 8004346:	4bd1      	ldr	r3, [pc, #836]	@ (800468c <main+0x720>)
 8004348:	0089      	lsls	r1, r1, #2
 800434a:	58c9      	ldr	r1, [r1, r3]
 800434c:	4bd0      	ldr	r3, [pc, #832]	@ (8004690 <main+0x724>)
 800434e:	24b4      	movs	r4, #180	@ 0xb4
 8004350:	00a4      	lsls	r4, r4, #2
 8004352:	191b      	adds	r3, r3, r4
 8004354:	19db      	adds	r3, r3, r7
 8004356:	0092      	lsls	r2, r2, #2
 8004358:	50d1      	str	r1, [r2, r3]
    	                  dval[i] = hum_mc[i];
 800435a:	183b      	adds	r3, r7, r0
 800435c:	7819      	ldrb	r1, [r3, #0]
 800435e:	183b      	adds	r3, r7, r0
 8004360:	781a      	ldrb	r2, [r3, #0]
 8004362:	4bcc      	ldr	r3, [pc, #816]	@ (8004694 <main+0x728>)
 8004364:	0089      	lsls	r1, r1, #2
 8004366:	58c9      	ldr	r1, [r1, r3]
 8004368:	4bcb      	ldr	r3, [pc, #812]	@ (8004698 <main+0x72c>)
 800436a:	191b      	adds	r3, r3, r4
 800436c:	19db      	adds	r3, r3, r7
 800436e:	0092      	lsls	r2, r2, #2
 8004370:	50d1      	str	r1, [r2, r3]
 8004372:	e012      	b.n	800439a <main+0x42e>
    	              }
    	              else
    	              {
    	                  tval[i] = 0.0f;
 8004374:	48c3      	ldr	r0, [pc, #780]	@ (8004684 <main+0x718>)
 8004376:	183b      	adds	r3, r7, r0
 8004378:	781a      	ldrb	r2, [r3, #0]
 800437a:	4bc5      	ldr	r3, [pc, #788]	@ (8004690 <main+0x724>)
 800437c:	24b4      	movs	r4, #180	@ 0xb4
 800437e:	00a4      	lsls	r4, r4, #2
 8004380:	191b      	adds	r3, r3, r4
 8004382:	19db      	adds	r3, r3, r7
 8004384:	0092      	lsls	r2, r2, #2
 8004386:	2100      	movs	r1, #0
 8004388:	50d1      	str	r1, [r2, r3]
    	                  dval[i] = 0.0f;
 800438a:	183b      	adds	r3, r7, r0
 800438c:	781a      	ldrb	r2, [r3, #0]
 800438e:	4bc2      	ldr	r3, [pc, #776]	@ (8004698 <main+0x72c>)
 8004390:	191b      	adds	r3, r3, r4
 8004392:	19db      	adds	r3, r3, r7
 8004394:	0092      	lsls	r2, r2, #2
 8004396:	2100      	movs	r1, #0
 8004398:	50d1      	str	r1, [r2, r3]
    	          for (uint8_t i = 0; i < JUTIKLIU_KIEKIS; i++)
 800439a:	49ba      	ldr	r1, [pc, #744]	@ (8004684 <main+0x718>)
 800439c:	187b      	adds	r3, r7, r1
 800439e:	781a      	ldrb	r2, [r3, #0]
 80043a0:	187b      	adds	r3, r7, r1
 80043a2:	3201      	adds	r2, #1
 80043a4:	701a      	strb	r2, [r3, #0]
 80043a6:	4bb7      	ldr	r3, [pc, #732]	@ (8004684 <main+0x718>)
 80043a8:	18fb      	adds	r3, r7, r3
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	2b05      	cmp	r3, #5
 80043ae:	d9bf      	bls.n	8004330 <main+0x3c4>
    	              }
    	          }

    	          fmt_float_comma(T1, sizeof(T1), tval[0], 2);
 80043b0:	4bb7      	ldr	r3, [pc, #732]	@ (8004690 <main+0x724>)
 80043b2:	24b4      	movs	r4, #180	@ 0xb4
 80043b4:	00a4      	lsls	r4, r4, #2
 80043b6:	191b      	adds	r3, r3, r4
 80043b8:	19db      	adds	r3, r3, r7
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	23a6      	movs	r3, #166	@ 0xa6
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	18f8      	adds	r0, r7, r3
 80043c2:	2302      	movs	r3, #2
 80043c4:	2110      	movs	r1, #16
 80043c6:	f7ff fa51 	bl	800386c <fmt_float_comma>
    	          fmt_float_comma(T2, sizeof(T2), tval[1], 2);
 80043ca:	4bb1      	ldr	r3, [pc, #708]	@ (8004690 <main+0x724>)
 80043cc:	191b      	adds	r3, r3, r4
 80043ce:	19db      	adds	r3, r3, r7
 80043d0:	685a      	ldr	r2, [r3, #4]
 80043d2:	23a2      	movs	r3, #162	@ 0xa2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	18f8      	adds	r0, r7, r3
 80043d8:	2302      	movs	r3, #2
 80043da:	2110      	movs	r1, #16
 80043dc:	f7ff fa46 	bl	800386c <fmt_float_comma>
    	          fmt_float_comma(T3, sizeof(T3), tval[2], 2);
 80043e0:	4bab      	ldr	r3, [pc, #684]	@ (8004690 <main+0x724>)
 80043e2:	191b      	adds	r3, r3, r4
 80043e4:	19db      	adds	r3, r3, r7
 80043e6:	689a      	ldr	r2, [r3, #8]
 80043e8:	239e      	movs	r3, #158	@ 0x9e
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	18f8      	adds	r0, r7, r3
 80043ee:	2302      	movs	r3, #2
 80043f0:	2110      	movs	r1, #16
 80043f2:	f7ff fa3b 	bl	800386c <fmt_float_comma>
    	          fmt_float_comma(T4, sizeof(T4), tval[3], 2);
 80043f6:	4ba6      	ldr	r3, [pc, #664]	@ (8004690 <main+0x724>)
 80043f8:	191b      	adds	r3, r3, r4
 80043fa:	19db      	adds	r3, r3, r7
 80043fc:	68da      	ldr	r2, [r3, #12]
 80043fe:	239a      	movs	r3, #154	@ 0x9a
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	18f8      	adds	r0, r7, r3
 8004404:	2302      	movs	r3, #2
 8004406:	2110      	movs	r1, #16
 8004408:	f7ff fa30 	bl	800386c <fmt_float_comma>
    	          fmt_float_comma(T5, sizeof(T5), tval[4], 2);
 800440c:	4ba0      	ldr	r3, [pc, #640]	@ (8004690 <main+0x724>)
 800440e:	191b      	adds	r3, r3, r4
 8004410:	19db      	adds	r3, r3, r7
 8004412:	691a      	ldr	r2, [r3, #16]
 8004414:	2396      	movs	r3, #150	@ 0x96
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	18f8      	adds	r0, r7, r3
 800441a:	2302      	movs	r3, #2
 800441c:	2110      	movs	r1, #16
 800441e:	f7ff fa25 	bl	800386c <fmt_float_comma>
    	          fmt_float_comma(T6, sizeof(T6), tval[5], 2);
 8004422:	4b9b      	ldr	r3, [pc, #620]	@ (8004690 <main+0x724>)
 8004424:	191b      	adds	r3, r3, r4
 8004426:	19db      	adds	r3, r3, r7
 8004428:	695a      	ldr	r2, [r3, #20]
 800442a:	2392      	movs	r3, #146	@ 0x92
 800442c:	009b      	lsls	r3, r3, #2
 800442e:	18f8      	adds	r0, r7, r3
 8004430:	2302      	movs	r3, #2
 8004432:	2110      	movs	r1, #16
 8004434:	f7ff fa1a 	bl	800386c <fmt_float_comma>

    	          fmt_float_comma(D1, sizeof(D1), dval[0], 2);
 8004438:	4b97      	ldr	r3, [pc, #604]	@ (8004698 <main+0x72c>)
 800443a:	191b      	adds	r3, r3, r4
 800443c:	19db      	adds	r3, r3, r7
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	238e      	movs	r3, #142	@ 0x8e
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	18f8      	adds	r0, r7, r3
 8004446:	2302      	movs	r3, #2
 8004448:	2110      	movs	r1, #16
 800444a:	f7ff fa0f 	bl	800386c <fmt_float_comma>
    	          fmt_float_comma(D2, sizeof(D2), dval[1], 2);
 800444e:	4b92      	ldr	r3, [pc, #584]	@ (8004698 <main+0x72c>)
 8004450:	191b      	adds	r3, r3, r4
 8004452:	19db      	adds	r3, r3, r7
 8004454:	685a      	ldr	r2, [r3, #4]
 8004456:	238a      	movs	r3, #138	@ 0x8a
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	18f8      	adds	r0, r7, r3
 800445c:	2302      	movs	r3, #2
 800445e:	2110      	movs	r1, #16
 8004460:	f7ff fa04 	bl	800386c <fmt_float_comma>
    	          fmt_float_comma(D3, sizeof(D3), dval[2], 2);
 8004464:	4b8c      	ldr	r3, [pc, #560]	@ (8004698 <main+0x72c>)
 8004466:	191b      	adds	r3, r3, r4
 8004468:	19db      	adds	r3, r3, r7
 800446a:	689a      	ldr	r2, [r3, #8]
 800446c:	2386      	movs	r3, #134	@ 0x86
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	18f8      	adds	r0, r7, r3
 8004472:	2302      	movs	r3, #2
 8004474:	2110      	movs	r1, #16
 8004476:	f7ff f9f9 	bl	800386c <fmt_float_comma>
    	          fmt_float_comma(D4, sizeof(D4), dval[3], 2);
 800447a:	4b87      	ldr	r3, [pc, #540]	@ (8004698 <main+0x72c>)
 800447c:	191b      	adds	r3, r3, r4
 800447e:	19db      	adds	r3, r3, r7
 8004480:	68da      	ldr	r2, [r3, #12]
 8004482:	2382      	movs	r3, #130	@ 0x82
 8004484:	009b      	lsls	r3, r3, #2
 8004486:	18f8      	adds	r0, r7, r3
 8004488:	2302      	movs	r3, #2
 800448a:	2110      	movs	r1, #16
 800448c:	f7ff f9ee 	bl	800386c <fmt_float_comma>
    	          fmt_float_comma(D5, sizeof(D5), dval[4], 2);
 8004490:	4b81      	ldr	r3, [pc, #516]	@ (8004698 <main+0x72c>)
 8004492:	191b      	adds	r3, r3, r4
 8004494:	19db      	adds	r3, r3, r7
 8004496:	691a      	ldr	r2, [r3, #16]
 8004498:	23fc      	movs	r3, #252	@ 0xfc
 800449a:	005b      	lsls	r3, r3, #1
 800449c:	18f8      	adds	r0, r7, r3
 800449e:	2302      	movs	r3, #2
 80044a0:	2110      	movs	r1, #16
 80044a2:	f7ff f9e3 	bl	800386c <fmt_float_comma>
    	          fmt_float_comma(D6, sizeof(D6), dval[5], 2);
 80044a6:	4b7c      	ldr	r3, [pc, #496]	@ (8004698 <main+0x72c>)
 80044a8:	191b      	adds	r3, r3, r4
 80044aa:	19db      	adds	r3, r3, r7
 80044ac:	695a      	ldr	r2, [r3, #20]
 80044ae:	23f4      	movs	r3, #244	@ 0xf4
 80044b0:	005b      	lsls	r3, r3, #1
 80044b2:	18f8      	adds	r0, r7, r3
 80044b4:	2302      	movs	r3, #2
 80044b6:	2110      	movs	r1, #16
 80044b8:	f7ff f9d8 	bl	800386c <fmt_float_comma>

    	          /* Tall i SCD30 temperatros (su kableliu) */
    	          char Tall[16];
    	          if (scd30_started)
 80044bc:	4b77      	ldr	r3, [pc, #476]	@ (800469c <main+0x730>)
 80044be:	781b      	ldrb	r3, [r3, #0]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d009      	beq.n	80044d8 <main+0x56c>
    	              fmt_float_comma(Tall, sizeof(Tall), scd30_temp_c, 2);
 80044c4:	4b76      	ldr	r3, [pc, #472]	@ (80046a0 <main+0x734>)
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	23d4      	movs	r3, #212	@ 0xd4
 80044ca:	005b      	lsls	r3, r3, #1
 80044cc:	18f8      	adds	r0, r7, r3
 80044ce:	2302      	movs	r3, #2
 80044d0:	2110      	movs	r1, #16
 80044d2:	f7ff f9cb 	bl	800386c <fmt_float_comma>
 80044d6:	e007      	b.n	80044e8 <main+0x57c>
    	          else
    	              strncpy(Tall, "0,00", sizeof(Tall));
 80044d8:	4972      	ldr	r1, [pc, #456]	@ (80046a4 <main+0x738>)
 80044da:	23d4      	movs	r3, #212	@ 0xd4
 80044dc:	005b      	lsls	r3, r3, #1
 80044de:	18fb      	adds	r3, r7, r3
 80044e0:	2210      	movs	r2, #16
 80044e2:	0018      	movs	r0, r3
 80044e4:	f005 fa2e 	bl	8009944 <strncpy>

    	          /* CO2 i SCD30 (ppm, sveikas) */
    	          int CO2 = (scd30_started && scd30_co2_ppm > 0.0f) ? (int)(scd30_co2_ppm + 0.5f) : 0;
 80044e8:	4b6c      	ldr	r3, [pc, #432]	@ (800469c <main+0x730>)
 80044ea:	781b      	ldrb	r3, [r3, #0]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d014      	beq.n	800451a <main+0x5ae>
 80044f0:	4b6d      	ldr	r3, [pc, #436]	@ (80046a8 <main+0x73c>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	2100      	movs	r1, #0
 80044f6:	1c18      	adds	r0, r3, #0
 80044f8:	f7fb fffc 	bl	80004f4 <__aeabi_fcmpgt>
 80044fc:	1e03      	subs	r3, r0, #0
 80044fe:	d00c      	beq.n	800451a <main+0x5ae>
 8004500:	4b69      	ldr	r3, [pc, #420]	@ (80046a8 <main+0x73c>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	21fc      	movs	r1, #252	@ 0xfc
 8004506:	0589      	lsls	r1, r1, #22
 8004508:	1c18      	adds	r0, r3, #0
 800450a:	f7fc f8f3 	bl	80006f4 <__aeabi_fadd>
 800450e:	1c03      	adds	r3, r0, #0
 8004510:	1c18      	adds	r0, r3, #0
 8004512:	f7fd f883 	bl	800161c <__aeabi_f2iz>
 8004516:	0003      	movs	r3, r0
 8004518:	e000      	b.n	800451c <main+0x5b0>
 800451a:	2300      	movs	r3, #0
 800451c:	22ac      	movs	r2, #172	@ 0xac
 800451e:	0092      	lsls	r2, r2, #2
 8004520:	18ba      	adds	r2, r7, r2
 8004522:	6013      	str	r3, [r2, #0]

    	          int FAN = (HAL_GPIO_ReadPin(Vedinimo_ventiliatorius_GPIO_Port,
 8004524:	23a0      	movs	r3, #160	@ 0xa0
 8004526:	05db      	lsls	r3, r3, #23
 8004528:	2101      	movs	r1, #1
 800452a:	0018      	movs	r0, r3
 800452c:	f001 fc22 	bl	8005d74 <HAL_GPIO_ReadPin>
 8004530:	0003      	movs	r3, r0
    	                                      Vedinimo_ventiliatorius_Pin) == GPIO_PIN_RESET) ? 1 : 0;
 8004532:	425a      	negs	r2, r3
 8004534:	4153      	adcs	r3, r2
 8004536:	b2db      	uxtb	r3, r3
    	          int FAN = (HAL_GPIO_ReadPin(Vedinimo_ventiliatorius_GPIO_Port,
 8004538:	22ab      	movs	r2, #171	@ 0xab
 800453a:	0092      	lsls	r2, r2, #2
 800453c:	18ba      	adds	r2, r7, r2
 800453e:	6013      	str	r3, [r2, #0]

    	          /* CODE: 0=OK, 1=virytos ribos, 2=nra multiplekserio */
    	          int CODE = 0;
 8004540:	2300      	movs	r3, #0
 8004542:	24b1      	movs	r4, #177	@ 0xb1
 8004544:	00a4      	lsls	r4, r4, #2
 8004546:	193a      	adds	r2, r7, r4
 8004548:	6013      	str	r3, [r2, #0]

    	          if (HAL_I2C_IsDeviceReady(&hi2c1, PCA9548A_ADDR, 2, 20) != HAL_OK)
 800454a:	4858      	ldr	r0, [pc, #352]	@ (80046ac <main+0x740>)
 800454c:	2314      	movs	r3, #20
 800454e:	2202      	movs	r2, #2
 8004550:	21e0      	movs	r1, #224	@ 0xe0
 8004552:	f001 ff47 	bl	80063e4 <HAL_I2C_IsDeviceReady>
 8004556:	1e03      	subs	r3, r0, #0
 8004558:	d003      	beq.n	8004562 <main+0x5f6>
    	          {
    	              CODE = 2;
 800455a:	2302      	movs	r3, #2
 800455c:	193a      	adds	r2, r7, r4
 800455e:	6013      	str	r3, [r2, #0]
 8004560:	e032      	b.n	80045c8 <main+0x65c>
    	          }
    	          else
    	          {
    	              for (uint8_t i = 0; i < JUTIKLIU_KIEKIS; i++)
 8004562:	4b53      	ldr	r3, [pc, #332]	@ (80046b0 <main+0x744>)
 8004564:	18fb      	adds	r3, r7, r3
 8004566:	2200      	movs	r2, #0
 8004568:	701a      	strb	r2, [r3, #0]
 800456a:	e028      	b.n	80045be <main+0x652>
    	              {
    	                  if (valid[i] && (temp[i] > TEMP_RIBA || hum_mc[i] > DREGMES_RIBA))
 800456c:	4c50      	ldr	r4, [pc, #320]	@ (80046b0 <main+0x744>)
 800456e:	193b      	adds	r3, r7, r4
 8004570:	781b      	ldrb	r3, [r3, #0]
 8004572:	4a45      	ldr	r2, [pc, #276]	@ (8004688 <main+0x71c>)
 8004574:	5cd3      	ldrb	r3, [r2, r3]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d01b      	beq.n	80045b2 <main+0x646>
 800457a:	193b      	adds	r3, r7, r4
 800457c:	781a      	ldrb	r2, [r3, #0]
 800457e:	4b43      	ldr	r3, [pc, #268]	@ (800468c <main+0x720>)
 8004580:	0092      	lsls	r2, r2, #2
 8004582:	58d3      	ldr	r3, [r2, r3]
 8004584:	494b      	ldr	r1, [pc, #300]	@ (80046b4 <main+0x748>)
 8004586:	1c18      	adds	r0, r3, #0
 8004588:	f7fb ffb4 	bl	80004f4 <__aeabi_fcmpgt>
 800458c:	1e03      	subs	r3, r0, #0
 800458e:	d10a      	bne.n	80045a6 <main+0x63a>
 8004590:	193b      	adds	r3, r7, r4
 8004592:	781a      	ldrb	r2, [r3, #0]
 8004594:	4b3f      	ldr	r3, [pc, #252]	@ (8004694 <main+0x728>)
 8004596:	0092      	lsls	r2, r2, #2
 8004598:	58d3      	ldr	r3, [r2, r3]
 800459a:	4947      	ldr	r1, [pc, #284]	@ (80046b8 <main+0x74c>)
 800459c:	1c18      	adds	r0, r3, #0
 800459e:	f7fb ffa9 	bl	80004f4 <__aeabi_fcmpgt>
 80045a2:	1e03      	subs	r3, r0, #0
 80045a4:	d005      	beq.n	80045b2 <main+0x646>
    	                  {
    	                      CODE = 1;
 80045a6:	2301      	movs	r3, #1
 80045a8:	22b1      	movs	r2, #177	@ 0xb1
 80045aa:	0092      	lsls	r2, r2, #2
 80045ac:	18ba      	adds	r2, r7, r2
 80045ae:	6013      	str	r3, [r2, #0]
    	                      break;
 80045b0:	e00a      	b.n	80045c8 <main+0x65c>
    	              for (uint8_t i = 0; i < JUTIKLIU_KIEKIS; i++)
 80045b2:	493f      	ldr	r1, [pc, #252]	@ (80046b0 <main+0x744>)
 80045b4:	187b      	adds	r3, r7, r1
 80045b6:	781a      	ldrb	r2, [r3, #0]
 80045b8:	187b      	adds	r3, r7, r1
 80045ba:	3201      	adds	r2, #1
 80045bc:	701a      	strb	r2, [r3, #0]
 80045be:	4b3c      	ldr	r3, [pc, #240]	@ (80046b0 <main+0x744>)
 80045c0:	18fb      	adds	r3, r7, r3
 80045c2:	781b      	ldrb	r3, [r3, #0]
 80045c4:	2b05      	cmp	r3, #5
 80045c6:	d9d1      	bls.n	800456c <main+0x600>
    	                  }
    	              }
    	          }

    	          int LVL = 0;
 80045c8:	2300      	movs	r3, #0
 80045ca:	25aa      	movs	r5, #170	@ 0xaa
 80045cc:	00ad      	lsls	r5, r5, #2
 80045ce:	197a      	adds	r2, r7, r5
 80045d0:	6013      	str	r3, [r2, #0]

    	          char sms[420];
    	          snprintf(sms, sizeof(sms),
 80045d2:	4c3a      	ldr	r4, [pc, #232]	@ (80046bc <main+0x750>)
 80045d4:	4a3a      	ldr	r2, [pc, #232]	@ (80046c0 <main+0x754>)
 80045d6:	23d2      	movs	r3, #210	@ 0xd2
 80045d8:	0059      	lsls	r1, r3, #1
 80045da:	1d38      	adds	r0, r7, #4
 80045dc:	23b1      	movs	r3, #177	@ 0xb1
 80045de:	009b      	lsls	r3, r3, #2
 80045e0:	18fb      	adds	r3, r7, r3
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	9310      	str	r3, [sp, #64]	@ 0x40
 80045e6:	23ab      	movs	r3, #171	@ 0xab
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	18fb      	adds	r3, r7, r3
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	930f      	str	r3, [sp, #60]	@ 0x3c
 80045f0:	197b      	adds	r3, r7, r5
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	930e      	str	r3, [sp, #56]	@ 0x38
 80045f6:	23ac      	movs	r3, #172	@ 0xac
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	18fb      	adds	r3, r7, r3
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	930d      	str	r3, [sp, #52]	@ 0x34
 8004600:	23d4      	movs	r3, #212	@ 0xd4
 8004602:	005b      	lsls	r3, r3, #1
 8004604:	18fb      	adds	r3, r7, r3
 8004606:	930c      	str	r3, [sp, #48]	@ 0x30
 8004608:	23f4      	movs	r3, #244	@ 0xf4
 800460a:	005b      	lsls	r3, r3, #1
 800460c:	18fb      	adds	r3, r7, r3
 800460e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004610:	23fc      	movs	r3, #252	@ 0xfc
 8004612:	005b      	lsls	r3, r3, #1
 8004614:	18fb      	adds	r3, r7, r3
 8004616:	930a      	str	r3, [sp, #40]	@ 0x28
 8004618:	2382      	movs	r3, #130	@ 0x82
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	18fb      	adds	r3, r7, r3
 800461e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004620:	2386      	movs	r3, #134	@ 0x86
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	18fb      	adds	r3, r7, r3
 8004626:	9308      	str	r3, [sp, #32]
 8004628:	238a      	movs	r3, #138	@ 0x8a
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	18fb      	adds	r3, r7, r3
 800462e:	9307      	str	r3, [sp, #28]
 8004630:	238e      	movs	r3, #142	@ 0x8e
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	18fb      	adds	r3, r7, r3
 8004636:	9306      	str	r3, [sp, #24]
 8004638:	2392      	movs	r3, #146	@ 0x92
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	18fb      	adds	r3, r7, r3
 800463e:	9305      	str	r3, [sp, #20]
 8004640:	2396      	movs	r3, #150	@ 0x96
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	18fb      	adds	r3, r7, r3
 8004646:	9304      	str	r3, [sp, #16]
 8004648:	239a      	movs	r3, #154	@ 0x9a
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	18fb      	adds	r3, r7, r3
 800464e:	9303      	str	r3, [sp, #12]
 8004650:	239e      	movs	r3, #158	@ 0x9e
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	18fb      	adds	r3, r7, r3
 8004656:	9302      	str	r3, [sp, #8]
 8004658:	23a2      	movs	r3, #162	@ 0xa2
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	18fb      	adds	r3, r7, r3
 800465e:	9301      	str	r3, [sp, #4]
 8004660:	23a6      	movs	r3, #166	@ 0xa6
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	18fb      	adds	r3, r7, r3
 8004666:	9300      	str	r3, [sp, #0]
 8004668:	0023      	movs	r3, r4
 800466a:	f005 f8e1 	bl	8009830 <sniprintf>
    	                   DEVICE_ID,
    	                   T1,T2,T3,T4,T5,T6,
    	                   D1,D2,D3,D4,D5,D6,
    	                   Tall, CO2, LVL, FAN, CODE);

    	          SIM800_SendSMS(PHONE_NUMBER, sms);
 800466e:	1d3a      	adds	r2, r7, #4
 8004670:	4b14      	ldr	r3, [pc, #80]	@ (80046c4 <main+0x758>)
 8004672:	0011      	movs	r1, r2
 8004674:	0018      	movs	r0, r3
 8004676:	f7ff f959 	bl	800392c <SIM800_SendSMS>
    	      }

    	      HAL_Delay(50);
 800467a:	2032      	movs	r0, #50	@ 0x32
 800467c:	f000 fcda 	bl	8005034 <HAL_Delay>
     {
 8004680:	e4a6      	b.n	8003fd0 <main+0x64>
 8004682:	46c0      	nop			@ (mov r8, r8)
 8004684:	000002cb 	.word	0x000002cb
 8004688:	200003ac 	.word	0x200003ac
 800468c:	2000037c 	.word	0x2000037c
 8004690:	ffffff00 	.word	0xffffff00
 8004694:	20000394 	.word	0x20000394
 8004698:	fffffee8 	.word	0xfffffee8
 800469c:	200003e0 	.word	0x200003e0
 80046a0:	200003d8 	.word	0x200003d8
 80046a4:	0800c8c0 	.word	0x0800c8c0
 80046a8:	200003d4 	.word	0x200003d4
 80046ac:	2000024c 	.word	0x2000024c
 80046b0:	000002c3 	.word	0x000002c3
 80046b4:	41c80000 	.word	0x41c80000
 80046b8:	41680000 	.word	0x41680000
 80046bc:	0800c8c8 	.word	0x0800c8c8
 80046c0:	0800c8d4 	.word	0x0800c8d4
 80046c4:	0800c8b0 	.word	0x0800c8b0

080046c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80046c8:	b590      	push	{r4, r7, lr}
 80046ca:	b09f      	sub	sp, #124	@ 0x7c
 80046cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80046ce:	2440      	movs	r4, #64	@ 0x40
 80046d0:	193b      	adds	r3, r7, r4
 80046d2:	0018      	movs	r0, r3
 80046d4:	2338      	movs	r3, #56	@ 0x38
 80046d6:	001a      	movs	r2, r3
 80046d8:	2100      	movs	r1, #0
 80046da:	f005 f92b 	bl	8009934 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80046de:	232c      	movs	r3, #44	@ 0x2c
 80046e0:	18fb      	adds	r3, r7, r3
 80046e2:	0018      	movs	r0, r3
 80046e4:	2314      	movs	r3, #20
 80046e6:	001a      	movs	r2, r3
 80046e8:	2100      	movs	r1, #0
 80046ea:	f005 f923 	bl	8009934 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80046ee:	1d3b      	adds	r3, r7, #4
 80046f0:	0018      	movs	r0, r3
 80046f2:	2328      	movs	r3, #40	@ 0x28
 80046f4:	001a      	movs	r2, r3
 80046f6:	2100      	movs	r1, #0
 80046f8:	f005 f91c 	bl	8009934 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80046fc:	4b27      	ldr	r3, [pc, #156]	@ (800479c <SystemClock_Config+0xd4>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a27      	ldr	r2, [pc, #156]	@ (80047a0 <SystemClock_Config+0xd8>)
 8004702:	401a      	ands	r2, r3
 8004704:	4b25      	ldr	r3, [pc, #148]	@ (800479c <SystemClock_Config+0xd4>)
 8004706:	2180      	movs	r1, #128	@ 0x80
 8004708:	0109      	lsls	r1, r1, #4
 800470a:	430a      	orrs	r2, r1
 800470c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800470e:	0021      	movs	r1, r4
 8004710:	187b      	adds	r3, r7, r1
 8004712:	2210      	movs	r2, #16
 8004714:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8004716:	187b      	adds	r3, r7, r1
 8004718:	2201      	movs	r2, #1
 800471a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800471c:	187b      	adds	r3, r7, r1
 800471e:	2200      	movs	r2, #0
 8004720:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8004722:	187b      	adds	r3, r7, r1
 8004724:	22a0      	movs	r2, #160	@ 0xa0
 8004726:	0212      	lsls	r2, r2, #8
 8004728:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800472a:	187b      	adds	r3, r7, r1
 800472c:	2200      	movs	r2, #0
 800472e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004730:	187b      	adds	r3, r7, r1
 8004732:	0018      	movs	r0, r3
 8004734:	f002 fabe 	bl	8006cb4 <HAL_RCC_OscConfig>
 8004738:	1e03      	subs	r3, r0, #0
 800473a:	d001      	beq.n	8004740 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800473c:	f000 f9d4 	bl	8004ae8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004740:	212c      	movs	r1, #44	@ 0x2c
 8004742:	187b      	adds	r3, r7, r1
 8004744:	220f      	movs	r2, #15
 8004746:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8004748:	187b      	adds	r3, r7, r1
 800474a:	2200      	movs	r2, #0
 800474c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800474e:	187b      	adds	r3, r7, r1
 8004750:	2200      	movs	r2, #0
 8004752:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004754:	187b      	adds	r3, r7, r1
 8004756:	2200      	movs	r2, #0
 8004758:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800475a:	187b      	adds	r3, r7, r1
 800475c:	2200      	movs	r2, #0
 800475e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004760:	187b      	adds	r3, r7, r1
 8004762:	2100      	movs	r1, #0
 8004764:	0018      	movs	r0, r3
 8004766:	f002 fe79 	bl	800745c <HAL_RCC_ClockConfig>
 800476a:	1e03      	subs	r3, r0, #0
 800476c:	d001      	beq.n	8004772 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800476e:	f000 f9bb 	bl	8004ae8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8004772:	1d3b      	adds	r3, r7, #4
 8004774:	2209      	movs	r2, #9
 8004776:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004778:	1d3b      	adds	r3, r7, #4
 800477a:	2200      	movs	r2, #0
 800477c:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800477e:	1d3b      	adds	r3, r7, #4
 8004780:	2200      	movs	r2, #0
 8004782:	619a      	str	r2, [r3, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004784:	1d3b      	adds	r3, r7, #4
 8004786:	0018      	movs	r0, r3
 8004788:	f003 f86c 	bl	8007864 <HAL_RCCEx_PeriphCLKConfig>
 800478c:	1e03      	subs	r3, r0, #0
 800478e:	d001      	beq.n	8004794 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8004790:	f000 f9aa 	bl	8004ae8 <Error_Handler>
  }
}
 8004794:	46c0      	nop			@ (mov r8, r8)
 8004796:	46bd      	mov	sp, r7
 8004798:	b01f      	add	sp, #124	@ 0x7c
 800479a:	bd90      	pop	{r4, r7, pc}
 800479c:	40007000 	.word	0x40007000
 80047a0:	ffffe7ff 	.word	0xffffe7ff

080047a4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80047aa:	003b      	movs	r3, r7
 80047ac:	0018      	movs	r0, r3
 80047ae:	2308      	movs	r3, #8
 80047b0:	001a      	movs	r2, r3
 80047b2:	2100      	movs	r1, #0
 80047b4:	f005 f8be 	bl	8009934 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80047b8:	4b2a      	ldr	r3, [pc, #168]	@ (8004864 <MX_ADC_Init+0xc0>)
 80047ba:	4a2b      	ldr	r2, [pc, #172]	@ (8004868 <MX_ADC_Init+0xc4>)
 80047bc:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 80047be:	4b29      	ldr	r3, [pc, #164]	@ (8004864 <MX_ADC_Init+0xc0>)
 80047c0:	2200      	movs	r2, #0
 80047c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80047c4:	4b27      	ldr	r3, [pc, #156]	@ (8004864 <MX_ADC_Init+0xc0>)
 80047c6:	22c0      	movs	r2, #192	@ 0xc0
 80047c8:	0612      	lsls	r2, r2, #24
 80047ca:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80047cc:	4b25      	ldr	r3, [pc, #148]	@ (8004864 <MX_ADC_Init+0xc0>)
 80047ce:	2200      	movs	r2, #0
 80047d0:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80047d2:	4b24      	ldr	r3, [pc, #144]	@ (8004864 <MX_ADC_Init+0xc0>)
 80047d4:	2200      	movs	r2, #0
 80047d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80047d8:	4b22      	ldr	r3, [pc, #136]	@ (8004864 <MX_ADC_Init+0xc0>)
 80047da:	2201      	movs	r2, #1
 80047dc:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80047de:	4b21      	ldr	r3, [pc, #132]	@ (8004864 <MX_ADC_Init+0xc0>)
 80047e0:	2200      	movs	r2, #0
 80047e2:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 80047e4:	4b1f      	ldr	r3, [pc, #124]	@ (8004864 <MX_ADC_Init+0xc0>)
 80047e6:	2220      	movs	r2, #32
 80047e8:	2100      	movs	r1, #0
 80047ea:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80047ec:	4b1d      	ldr	r3, [pc, #116]	@ (8004864 <MX_ADC_Init+0xc0>)
 80047ee:	2221      	movs	r2, #33	@ 0x21
 80047f0:	2100      	movs	r1, #0
 80047f2:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80047f4:	4b1b      	ldr	r3, [pc, #108]	@ (8004864 <MX_ADC_Init+0xc0>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80047fa:	4b1a      	ldr	r3, [pc, #104]	@ (8004864 <MX_ADC_Init+0xc0>)
 80047fc:	22c2      	movs	r2, #194	@ 0xc2
 80047fe:	32ff      	adds	r2, #255	@ 0xff
 8004800:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8004802:	4b18      	ldr	r3, [pc, #96]	@ (8004864 <MX_ADC_Init+0xc0>)
 8004804:	222c      	movs	r2, #44	@ 0x2c
 8004806:	2100      	movs	r1, #0
 8004808:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800480a:	4b16      	ldr	r3, [pc, #88]	@ (8004864 <MX_ADC_Init+0xc0>)
 800480c:	2204      	movs	r2, #4
 800480e:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004810:	4b14      	ldr	r3, [pc, #80]	@ (8004864 <MX_ADC_Init+0xc0>)
 8004812:	2200      	movs	r2, #0
 8004814:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8004816:	4b13      	ldr	r3, [pc, #76]	@ (8004864 <MX_ADC_Init+0xc0>)
 8004818:	2200      	movs	r2, #0
 800481a:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 800481c:	4b11      	ldr	r3, [pc, #68]	@ (8004864 <MX_ADC_Init+0xc0>)
 800481e:	2201      	movs	r2, #1
 8004820:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8004822:	4b10      	ldr	r3, [pc, #64]	@ (8004864 <MX_ADC_Init+0xc0>)
 8004824:	2200      	movs	r2, #0
 8004826:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8004828:	4b0e      	ldr	r3, [pc, #56]	@ (8004864 <MX_ADC_Init+0xc0>)
 800482a:	0018      	movs	r0, r3
 800482c:	f000 fc26 	bl	800507c <HAL_ADC_Init>
 8004830:	1e03      	subs	r3, r0, #0
 8004832:	d001      	beq.n	8004838 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8004834:	f000 f958 	bl	8004ae8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004838:	003b      	movs	r3, r7
 800483a:	4a0c      	ldr	r2, [pc, #48]	@ (800486c <MX_ADC_Init+0xc8>)
 800483c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800483e:	003b      	movs	r3, r7
 8004840:	2280      	movs	r2, #128	@ 0x80
 8004842:	0152      	lsls	r2, r2, #5
 8004844:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004846:	003a      	movs	r2, r7
 8004848:	4b06      	ldr	r3, [pc, #24]	@ (8004864 <MX_ADC_Init+0xc0>)
 800484a:	0011      	movs	r1, r2
 800484c:	0018      	movs	r0, r3
 800484e:	f000 fe85 	bl	800555c <HAL_ADC_ConfigChannel>
 8004852:	1e03      	subs	r3, r0, #0
 8004854:	d001      	beq.n	800485a <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8004856:	f000 f947 	bl	8004ae8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800485a:	46c0      	nop			@ (mov r8, r8)
 800485c:	46bd      	mov	sp, r7
 800485e:	b002      	add	sp, #8
 8004860:	bd80      	pop	{r7, pc}
 8004862:	46c0      	nop			@ (mov r8, r8)
 8004864:	200001f0 	.word	0x200001f0
 8004868:	40012400 	.word	0x40012400
 800486c:	04000002 	.word	0x04000002

08004870 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004874:	4b1c      	ldr	r3, [pc, #112]	@ (80048e8 <MX_I2C1_Init+0x78>)
 8004876:	4a1d      	ldr	r2, [pc, #116]	@ (80048ec <MX_I2C1_Init+0x7c>)
 8004878:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000608;
 800487a:	4b1b      	ldr	r3, [pc, #108]	@ (80048e8 <MX_I2C1_Init+0x78>)
 800487c:	22c1      	movs	r2, #193	@ 0xc1
 800487e:	00d2      	lsls	r2, r2, #3
 8004880:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004882:	4b19      	ldr	r3, [pc, #100]	@ (80048e8 <MX_I2C1_Init+0x78>)
 8004884:	2200      	movs	r2, #0
 8004886:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004888:	4b17      	ldr	r3, [pc, #92]	@ (80048e8 <MX_I2C1_Init+0x78>)
 800488a:	2201      	movs	r2, #1
 800488c:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800488e:	4b16      	ldr	r3, [pc, #88]	@ (80048e8 <MX_I2C1_Init+0x78>)
 8004890:	2200      	movs	r2, #0
 8004892:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004894:	4b14      	ldr	r3, [pc, #80]	@ (80048e8 <MX_I2C1_Init+0x78>)
 8004896:	2200      	movs	r2, #0
 8004898:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800489a:	4b13      	ldr	r3, [pc, #76]	@ (80048e8 <MX_I2C1_Init+0x78>)
 800489c:	2200      	movs	r2, #0
 800489e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80048a0:	4b11      	ldr	r3, [pc, #68]	@ (80048e8 <MX_I2C1_Init+0x78>)
 80048a2:	2200      	movs	r2, #0
 80048a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80048a6:	4b10      	ldr	r3, [pc, #64]	@ (80048e8 <MX_I2C1_Init+0x78>)
 80048a8:	2200      	movs	r2, #0
 80048aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80048ac:	4b0e      	ldr	r3, [pc, #56]	@ (80048e8 <MX_I2C1_Init+0x78>)
 80048ae:	0018      	movs	r0, r3
 80048b0:	f001 fac0 	bl	8005e34 <HAL_I2C_Init>
 80048b4:	1e03      	subs	r3, r0, #0
 80048b6:	d001      	beq.n	80048bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80048b8:	f000 f916 	bl	8004ae8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80048bc:	4b0a      	ldr	r3, [pc, #40]	@ (80048e8 <MX_I2C1_Init+0x78>)
 80048be:	2100      	movs	r1, #0
 80048c0:	0018      	movs	r0, r3
 80048c2:	f002 f95f 	bl	8006b84 <HAL_I2CEx_ConfigAnalogFilter>
 80048c6:	1e03      	subs	r3, r0, #0
 80048c8:	d001      	beq.n	80048ce <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80048ca:	f000 f90d 	bl	8004ae8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80048ce:	4b06      	ldr	r3, [pc, #24]	@ (80048e8 <MX_I2C1_Init+0x78>)
 80048d0:	2100      	movs	r1, #0
 80048d2:	0018      	movs	r0, r3
 80048d4:	f002 f9a2 	bl	8006c1c <HAL_I2CEx_ConfigDigitalFilter>
 80048d8:	1e03      	subs	r3, r0, #0
 80048da:	d001      	beq.n	80048e0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80048dc:	f000 f904 	bl	8004ae8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80048e0:	46c0      	nop			@ (mov r8, r8)
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	46c0      	nop			@ (mov r8, r8)
 80048e8:	2000024c 	.word	0x2000024c
 80048ec:	40005400 	.word	0x40005400

080048f0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80048f4:	4b1c      	ldr	r3, [pc, #112]	@ (8004968 <MX_I2C2_Init+0x78>)
 80048f6:	4a1d      	ldr	r2, [pc, #116]	@ (800496c <MX_I2C2_Init+0x7c>)
 80048f8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000608;
 80048fa:	4b1b      	ldr	r3, [pc, #108]	@ (8004968 <MX_I2C2_Init+0x78>)
 80048fc:	22c1      	movs	r2, #193	@ 0xc1
 80048fe:	00d2      	lsls	r2, r2, #3
 8004900:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8004902:	4b19      	ldr	r3, [pc, #100]	@ (8004968 <MX_I2C2_Init+0x78>)
 8004904:	2200      	movs	r2, #0
 8004906:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004908:	4b17      	ldr	r3, [pc, #92]	@ (8004968 <MX_I2C2_Init+0x78>)
 800490a:	2201      	movs	r2, #1
 800490c:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800490e:	4b16      	ldr	r3, [pc, #88]	@ (8004968 <MX_I2C2_Init+0x78>)
 8004910:	2200      	movs	r2, #0
 8004912:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8004914:	4b14      	ldr	r3, [pc, #80]	@ (8004968 <MX_I2C2_Init+0x78>)
 8004916:	2200      	movs	r2, #0
 8004918:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800491a:	4b13      	ldr	r3, [pc, #76]	@ (8004968 <MX_I2C2_Init+0x78>)
 800491c:	2200      	movs	r2, #0
 800491e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004920:	4b11      	ldr	r3, [pc, #68]	@ (8004968 <MX_I2C2_Init+0x78>)
 8004922:	2200      	movs	r2, #0
 8004924:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004926:	4b10      	ldr	r3, [pc, #64]	@ (8004968 <MX_I2C2_Init+0x78>)
 8004928:	2200      	movs	r2, #0
 800492a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800492c:	4b0e      	ldr	r3, [pc, #56]	@ (8004968 <MX_I2C2_Init+0x78>)
 800492e:	0018      	movs	r0, r3
 8004930:	f001 fa80 	bl	8005e34 <HAL_I2C_Init>
 8004934:	1e03      	subs	r3, r0, #0
 8004936:	d001      	beq.n	800493c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8004938:	f000 f8d6 	bl	8004ae8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800493c:	4b0a      	ldr	r3, [pc, #40]	@ (8004968 <MX_I2C2_Init+0x78>)
 800493e:	2100      	movs	r1, #0
 8004940:	0018      	movs	r0, r3
 8004942:	f002 f91f 	bl	8006b84 <HAL_I2CEx_ConfigAnalogFilter>
 8004946:	1e03      	subs	r3, r0, #0
 8004948:	d001      	beq.n	800494e <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800494a:	f000 f8cd 	bl	8004ae8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800494e:	4b06      	ldr	r3, [pc, #24]	@ (8004968 <MX_I2C2_Init+0x78>)
 8004950:	2100      	movs	r1, #0
 8004952:	0018      	movs	r0, r3
 8004954:	f002 f962 	bl	8006c1c <HAL_I2CEx_ConfigDigitalFilter>
 8004958:	1e03      	subs	r3, r0, #0
 800495a:	d001      	beq.n	8004960 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 800495c:	f000 f8c4 	bl	8004ae8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004960:	46c0      	nop			@ (mov r8, r8)
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	46c0      	nop			@ (mov r8, r8)
 8004968:	200002a0 	.word	0x200002a0
 800496c:	40005800 	.word	0x40005800

08004970 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004974:	4b14      	ldr	r3, [pc, #80]	@ (80049c8 <MX_USART1_UART_Init+0x58>)
 8004976:	4a15      	ldr	r2, [pc, #84]	@ (80049cc <MX_USART1_UART_Init+0x5c>)
 8004978:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800497a:	4b13      	ldr	r3, [pc, #76]	@ (80049c8 <MX_USART1_UART_Init+0x58>)
 800497c:	2296      	movs	r2, #150	@ 0x96
 800497e:	0192      	lsls	r2, r2, #6
 8004980:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004982:	4b11      	ldr	r3, [pc, #68]	@ (80049c8 <MX_USART1_UART_Init+0x58>)
 8004984:	2200      	movs	r2, #0
 8004986:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004988:	4b0f      	ldr	r3, [pc, #60]	@ (80049c8 <MX_USART1_UART_Init+0x58>)
 800498a:	2200      	movs	r2, #0
 800498c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800498e:	4b0e      	ldr	r3, [pc, #56]	@ (80049c8 <MX_USART1_UART_Init+0x58>)
 8004990:	2200      	movs	r2, #0
 8004992:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004994:	4b0c      	ldr	r3, [pc, #48]	@ (80049c8 <MX_USART1_UART_Init+0x58>)
 8004996:	220c      	movs	r2, #12
 8004998:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800499a:	4b0b      	ldr	r3, [pc, #44]	@ (80049c8 <MX_USART1_UART_Init+0x58>)
 800499c:	2200      	movs	r2, #0
 800499e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80049a0:	4b09      	ldr	r3, [pc, #36]	@ (80049c8 <MX_USART1_UART_Init+0x58>)
 80049a2:	2200      	movs	r2, #0
 80049a4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80049a6:	4b08      	ldr	r3, [pc, #32]	@ (80049c8 <MX_USART1_UART_Init+0x58>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80049ac:	4b06      	ldr	r3, [pc, #24]	@ (80049c8 <MX_USART1_UART_Init+0x58>)
 80049ae:	2200      	movs	r2, #0
 80049b0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80049b2:	4b05      	ldr	r3, [pc, #20]	@ (80049c8 <MX_USART1_UART_Init+0x58>)
 80049b4:	0018      	movs	r0, r3
 80049b6:	f003 f8f3 	bl	8007ba0 <HAL_UART_Init>
 80049ba:	1e03      	subs	r3, r0, #0
 80049bc:	d001      	beq.n	80049c2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80049be:	f000 f893 	bl	8004ae8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80049c2:	46c0      	nop			@ (mov r8, r8)
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}
 80049c8:	200002f4 	.word	0x200002f4
 80049cc:	40013800 	.word	0x40013800

080049d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80049d0:	b590      	push	{r4, r7, lr}
 80049d2:	b08b      	sub	sp, #44	@ 0x2c
 80049d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049d6:	2414      	movs	r4, #20
 80049d8:	193b      	adds	r3, r7, r4
 80049da:	0018      	movs	r0, r3
 80049dc:	2314      	movs	r3, #20
 80049de:	001a      	movs	r2, r3
 80049e0:	2100      	movs	r1, #0
 80049e2:	f004 ffa7 	bl	8009934 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80049e6:	4b3e      	ldr	r3, [pc, #248]	@ (8004ae0 <MX_GPIO_Init+0x110>)
 80049e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049ea:	4b3d      	ldr	r3, [pc, #244]	@ (8004ae0 <MX_GPIO_Init+0x110>)
 80049ec:	2104      	movs	r1, #4
 80049ee:	430a      	orrs	r2, r1
 80049f0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80049f2:	4b3b      	ldr	r3, [pc, #236]	@ (8004ae0 <MX_GPIO_Init+0x110>)
 80049f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049f6:	2204      	movs	r2, #4
 80049f8:	4013      	ands	r3, r2
 80049fa:	613b      	str	r3, [r7, #16]
 80049fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80049fe:	4b38      	ldr	r3, [pc, #224]	@ (8004ae0 <MX_GPIO_Init+0x110>)
 8004a00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a02:	4b37      	ldr	r3, [pc, #220]	@ (8004ae0 <MX_GPIO_Init+0x110>)
 8004a04:	2180      	movs	r1, #128	@ 0x80
 8004a06:	430a      	orrs	r2, r1
 8004a08:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004a0a:	4b35      	ldr	r3, [pc, #212]	@ (8004ae0 <MX_GPIO_Init+0x110>)
 8004a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a0e:	2280      	movs	r2, #128	@ 0x80
 8004a10:	4013      	ands	r3, r2
 8004a12:	60fb      	str	r3, [r7, #12]
 8004a14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a16:	4b32      	ldr	r3, [pc, #200]	@ (8004ae0 <MX_GPIO_Init+0x110>)
 8004a18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a1a:	4b31      	ldr	r3, [pc, #196]	@ (8004ae0 <MX_GPIO_Init+0x110>)
 8004a1c:	2101      	movs	r1, #1
 8004a1e:	430a      	orrs	r2, r1
 8004a20:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004a22:	4b2f      	ldr	r3, [pc, #188]	@ (8004ae0 <MX_GPIO_Init+0x110>)
 8004a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a26:	2201      	movs	r2, #1
 8004a28:	4013      	ands	r3, r2
 8004a2a:	60bb      	str	r3, [r7, #8]
 8004a2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a2e:	4b2c      	ldr	r3, [pc, #176]	@ (8004ae0 <MX_GPIO_Init+0x110>)
 8004a30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a32:	4b2b      	ldr	r3, [pc, #172]	@ (8004ae0 <MX_GPIO_Init+0x110>)
 8004a34:	2102      	movs	r1, #2
 8004a36:	430a      	orrs	r2, r1
 8004a38:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004a3a:	4b29      	ldr	r3, [pc, #164]	@ (8004ae0 <MX_GPIO_Init+0x110>)
 8004a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a3e:	2202      	movs	r2, #2
 8004a40:	4013      	ands	r3, r2
 8004a42:	607b      	str	r3, [r7, #4]
 8004a44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Vedinimo_ventiliatorius_Pin|Pilnumo_variklis_Pin, GPIO_PIN_RESET);
 8004a46:	23a0      	movs	r3, #160	@ 0xa0
 8004a48:	05db      	lsls	r3, r3, #23
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	2105      	movs	r1, #5
 8004a4e:	0018      	movs	r0, r3
 8004a50:	f001 f9ad 	bl	8005dae <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004a54:	193b      	adds	r3, r7, r4
 8004a56:	2280      	movs	r2, #128	@ 0x80
 8004a58:	0192      	lsls	r2, r2, #6
 8004a5a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004a5c:	193b      	adds	r3, r7, r4
 8004a5e:	2284      	movs	r2, #132	@ 0x84
 8004a60:	0392      	lsls	r2, r2, #14
 8004a62:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a64:	193b      	adds	r3, r7, r4
 8004a66:	2200      	movs	r2, #0
 8004a68:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004a6a:	193b      	adds	r3, r7, r4
 8004a6c:	4a1d      	ldr	r2, [pc, #116]	@ (8004ae4 <MX_GPIO_Init+0x114>)
 8004a6e:	0019      	movs	r1, r3
 8004a70:	0010      	movs	r0, r2
 8004a72:	f001 f801 	bl	8005a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : SCD30_RDY_Pin */
  GPIO_InitStruct.Pin = SCD30_RDY_Pin;
 8004a76:	193b      	adds	r3, r7, r4
 8004a78:	2204      	movs	r2, #4
 8004a7a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004a7c:	193b      	adds	r3, r7, r4
 8004a7e:	2200      	movs	r2, #0
 8004a80:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a82:	193b      	adds	r3, r7, r4
 8004a84:	2200      	movs	r2, #0
 8004a86:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SCD30_RDY_GPIO_Port, &GPIO_InitStruct);
 8004a88:	193b      	adds	r3, r7, r4
 8004a8a:	4a16      	ldr	r2, [pc, #88]	@ (8004ae4 <MX_GPIO_Init+0x114>)
 8004a8c:	0019      	movs	r1, r3
 8004a8e:	0010      	movs	r0, r2
 8004a90:	f000 fff2 	bl	8005a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : Vedinimo_ventiliatorius_Pin Pilnumo_variklis_Pin */
  GPIO_InitStruct.Pin = Vedinimo_ventiliatorius_Pin|Pilnumo_variklis_Pin;
 8004a94:	0021      	movs	r1, r4
 8004a96:	187b      	adds	r3, r7, r1
 8004a98:	2205      	movs	r2, #5
 8004a9a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a9c:	187b      	adds	r3, r7, r1
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aa2:	187b      	adds	r3, r7, r1
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004aa8:	187b      	adds	r3, r7, r1
 8004aaa:	2200      	movs	r2, #0
 8004aac:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004aae:	187a      	adds	r2, r7, r1
 8004ab0:	23a0      	movs	r3, #160	@ 0xa0
 8004ab2:	05db      	lsls	r3, r3, #23
 8004ab4:	0011      	movs	r1, r2
 8004ab6:	0018      	movs	r0, r3
 8004ab8:	f000 ffde 	bl	8005a78 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  __HAL_RCC_SYSCFG_CLK_ENABLE();   // Needed for EXTI on L0 series
 8004abc:	4b08      	ldr	r3, [pc, #32]	@ (8004ae0 <MX_GPIO_Init+0x110>)
 8004abe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ac0:	4b07      	ldr	r3, [pc, #28]	@ (8004ae0 <MX_GPIO_Init+0x110>)
 8004ac2:	2101      	movs	r1, #1
 8004ac4:	430a      	orrs	r2, r1
 8004ac6:	635a      	str	r2, [r3, #52]	@ 0x34

    HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);  // PC13 is EXTI13  EXTI4_15 IRQ
 8004ac8:	2200      	movs	r2, #0
 8004aca:	2100      	movs	r1, #0
 8004acc:	2007      	movs	r0, #7
 8004ace:	f000 ff19 	bl	8005904 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8004ad2:	2007      	movs	r0, #7
 8004ad4:	f000 ff2b 	bl	800592e <HAL_NVIC_EnableIRQ>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8004ad8:	46c0      	nop			@ (mov r8, r8)
 8004ada:	46bd      	mov	sp, r7
 8004adc:	b00b      	add	sp, #44	@ 0x2c
 8004ade:	bd90      	pop	{r4, r7, pc}
 8004ae0:	40021000 	.word	0x40021000
 8004ae4:	50000800 	.word	0x50000800

08004ae8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004aec:	b672      	cpsid	i
}
 8004aee:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004af0:	46c0      	nop			@ (mov r8, r8)
 8004af2:	e7fd      	b.n	8004af0 <Error_Handler+0x8>

08004af4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004af8:	4b07      	ldr	r3, [pc, #28]	@ (8004b18 <HAL_MspInit+0x24>)
 8004afa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004afc:	4b06      	ldr	r3, [pc, #24]	@ (8004b18 <HAL_MspInit+0x24>)
 8004afe:	2101      	movs	r1, #1
 8004b00:	430a      	orrs	r2, r1
 8004b02:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8004b04:	4b04      	ldr	r3, [pc, #16]	@ (8004b18 <HAL_MspInit+0x24>)
 8004b06:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b08:	4b03      	ldr	r3, [pc, #12]	@ (8004b18 <HAL_MspInit+0x24>)
 8004b0a:	2180      	movs	r1, #128	@ 0x80
 8004b0c:	0549      	lsls	r1, r1, #21
 8004b0e:	430a      	orrs	r2, r1
 8004b10:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b12:	46c0      	nop			@ (mov r8, r8)
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}
 8004b18:	40021000 	.word	0x40021000

08004b1c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004b1c:	b590      	push	{r4, r7, lr}
 8004b1e:	b089      	sub	sp, #36	@ 0x24
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b24:	240c      	movs	r4, #12
 8004b26:	193b      	adds	r3, r7, r4
 8004b28:	0018      	movs	r0, r3
 8004b2a:	2314      	movs	r3, #20
 8004b2c:	001a      	movs	r2, r3
 8004b2e:	2100      	movs	r1, #0
 8004b30:	f004 ff00 	bl	8009934 <memset>
  if(hadc->Instance==ADC1)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a14      	ldr	r2, [pc, #80]	@ (8004b8c <HAL_ADC_MspInit+0x70>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d122      	bne.n	8004b84 <HAL_ADC_MspInit+0x68>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004b3e:	4b14      	ldr	r3, [pc, #80]	@ (8004b90 <HAL_ADC_MspInit+0x74>)
 8004b40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b42:	4b13      	ldr	r3, [pc, #76]	@ (8004b90 <HAL_ADC_MspInit+0x74>)
 8004b44:	2180      	movs	r1, #128	@ 0x80
 8004b46:	0089      	lsls	r1, r1, #2
 8004b48:	430a      	orrs	r2, r1
 8004b4a:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b4c:	4b10      	ldr	r3, [pc, #64]	@ (8004b90 <HAL_ADC_MspInit+0x74>)
 8004b4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b50:	4b0f      	ldr	r3, [pc, #60]	@ (8004b90 <HAL_ADC_MspInit+0x74>)
 8004b52:	2101      	movs	r1, #1
 8004b54:	430a      	orrs	r2, r1
 8004b56:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004b58:	4b0d      	ldr	r3, [pc, #52]	@ (8004b90 <HAL_ADC_MspInit+0x74>)
 8004b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	4013      	ands	r3, r2
 8004b60:	60bb      	str	r3, [r7, #8]
 8004b62:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004b64:	193b      	adds	r3, r7, r4
 8004b66:	2202      	movs	r2, #2
 8004b68:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004b6a:	193b      	adds	r3, r7, r4
 8004b6c:	2203      	movs	r2, #3
 8004b6e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b70:	193b      	adds	r3, r7, r4
 8004b72:	2200      	movs	r2, #0
 8004b74:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b76:	193a      	adds	r2, r7, r4
 8004b78:	23a0      	movs	r3, #160	@ 0xa0
 8004b7a:	05db      	lsls	r3, r3, #23
 8004b7c:	0011      	movs	r1, r2
 8004b7e:	0018      	movs	r0, r3
 8004b80:	f000 ff7a 	bl	8005a78 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004b84:	46c0      	nop			@ (mov r8, r8)
 8004b86:	46bd      	mov	sp, r7
 8004b88:	b009      	add	sp, #36	@ 0x24
 8004b8a:	bd90      	pop	{r4, r7, pc}
 8004b8c:	40012400 	.word	0x40012400
 8004b90:	40021000 	.word	0x40021000

08004b94 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004b94:	b590      	push	{r4, r7, lr}
 8004b96:	b08b      	sub	sp, #44	@ 0x2c
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b9c:	2414      	movs	r4, #20
 8004b9e:	193b      	adds	r3, r7, r4
 8004ba0:	0018      	movs	r0, r3
 8004ba2:	2314      	movs	r3, #20
 8004ba4:	001a      	movs	r2, r3
 8004ba6:	2100      	movs	r1, #0
 8004ba8:	f004 fec4 	bl	8009934 <memset>
  if(hi2c->Instance==I2C1)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a2f      	ldr	r2, [pc, #188]	@ (8004c70 <HAL_I2C_MspInit+0xdc>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d129      	bne.n	8004c0a <HAL_I2C_MspInit+0x76>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bb6:	4b2f      	ldr	r3, [pc, #188]	@ (8004c74 <HAL_I2C_MspInit+0xe0>)
 8004bb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bba:	4b2e      	ldr	r3, [pc, #184]	@ (8004c74 <HAL_I2C_MspInit+0xe0>)
 8004bbc:	2102      	movs	r1, #2
 8004bbe:	430a      	orrs	r2, r1
 8004bc0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004bc2:	4b2c      	ldr	r3, [pc, #176]	@ (8004c74 <HAL_I2C_MspInit+0xe0>)
 8004bc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bc6:	2202      	movs	r2, #2
 8004bc8:	4013      	ands	r3, r2
 8004bca:	613b      	str	r3, [r7, #16]
 8004bcc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004bce:	0021      	movs	r1, r4
 8004bd0:	187b      	adds	r3, r7, r1
 8004bd2:	22c0      	movs	r2, #192	@ 0xc0
 8004bd4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004bd6:	187b      	adds	r3, r7, r1
 8004bd8:	2212      	movs	r2, #18
 8004bda:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bdc:	187b      	adds	r3, r7, r1
 8004bde:	2200      	movs	r2, #0
 8004be0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004be2:	187b      	adds	r3, r7, r1
 8004be4:	2203      	movs	r2, #3
 8004be6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8004be8:	187b      	adds	r3, r7, r1
 8004bea:	2201      	movs	r2, #1
 8004bec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bee:	187b      	adds	r3, r7, r1
 8004bf0:	4a21      	ldr	r2, [pc, #132]	@ (8004c78 <HAL_I2C_MspInit+0xe4>)
 8004bf2:	0019      	movs	r1, r3
 8004bf4:	0010      	movs	r0, r2
 8004bf6:	f000 ff3f 	bl	8005a78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004bfa:	4b1e      	ldr	r3, [pc, #120]	@ (8004c74 <HAL_I2C_MspInit+0xe0>)
 8004bfc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004bfe:	4b1d      	ldr	r3, [pc, #116]	@ (8004c74 <HAL_I2C_MspInit+0xe0>)
 8004c00:	2180      	movs	r1, #128	@ 0x80
 8004c02:	0389      	lsls	r1, r1, #14
 8004c04:	430a      	orrs	r2, r1
 8004c06:	639a      	str	r2, [r3, #56]	@ 0x38
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004c08:	e02e      	b.n	8004c68 <HAL_I2C_MspInit+0xd4>
  else if(hi2c->Instance==I2C2)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a1b      	ldr	r2, [pc, #108]	@ (8004c7c <HAL_I2C_MspInit+0xe8>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d129      	bne.n	8004c68 <HAL_I2C_MspInit+0xd4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c14:	4b17      	ldr	r3, [pc, #92]	@ (8004c74 <HAL_I2C_MspInit+0xe0>)
 8004c16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c18:	4b16      	ldr	r3, [pc, #88]	@ (8004c74 <HAL_I2C_MspInit+0xe0>)
 8004c1a:	2102      	movs	r1, #2
 8004c1c:	430a      	orrs	r2, r1
 8004c1e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004c20:	4b14      	ldr	r3, [pc, #80]	@ (8004c74 <HAL_I2C_MspInit+0xe0>)
 8004c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c24:	2202      	movs	r2, #2
 8004c26:	4013      	ands	r3, r2
 8004c28:	60fb      	str	r3, [r7, #12]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004c2c:	2114      	movs	r1, #20
 8004c2e:	187b      	adds	r3, r7, r1
 8004c30:	22c0      	movs	r2, #192	@ 0xc0
 8004c32:	0112      	lsls	r2, r2, #4
 8004c34:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c36:	187b      	adds	r3, r7, r1
 8004c38:	2212      	movs	r2, #18
 8004c3a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c3c:	187b      	adds	r3, r7, r1
 8004c3e:	2200      	movs	r2, #0
 8004c40:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c42:	187b      	adds	r3, r7, r1
 8004c44:	2203      	movs	r2, #3
 8004c46:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8004c48:	187b      	adds	r3, r7, r1
 8004c4a:	2206      	movs	r2, #6
 8004c4c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c4e:	187b      	adds	r3, r7, r1
 8004c50:	4a09      	ldr	r2, [pc, #36]	@ (8004c78 <HAL_I2C_MspInit+0xe4>)
 8004c52:	0019      	movs	r1, r3
 8004c54:	0010      	movs	r0, r2
 8004c56:	f000 ff0f 	bl	8005a78 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004c5a:	4b06      	ldr	r3, [pc, #24]	@ (8004c74 <HAL_I2C_MspInit+0xe0>)
 8004c5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c5e:	4b05      	ldr	r3, [pc, #20]	@ (8004c74 <HAL_I2C_MspInit+0xe0>)
 8004c60:	2180      	movs	r1, #128	@ 0x80
 8004c62:	03c9      	lsls	r1, r1, #15
 8004c64:	430a      	orrs	r2, r1
 8004c66:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8004c68:	46c0      	nop			@ (mov r8, r8)
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	b00b      	add	sp, #44	@ 0x2c
 8004c6e:	bd90      	pop	{r4, r7, pc}
 8004c70:	40005400 	.word	0x40005400
 8004c74:	40021000 	.word	0x40021000
 8004c78:	50000400 	.word	0x50000400
 8004c7c:	40005800 	.word	0x40005800

08004c80 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004c80:	b590      	push	{r4, r7, lr}
 8004c82:	b089      	sub	sp, #36	@ 0x24
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c88:	240c      	movs	r4, #12
 8004c8a:	193b      	adds	r3, r7, r4
 8004c8c:	0018      	movs	r0, r3
 8004c8e:	2314      	movs	r3, #20
 8004c90:	001a      	movs	r2, r3
 8004c92:	2100      	movs	r1, #0
 8004c94:	f004 fe4e 	bl	8009934 <memset>
  if(huart->Instance==USART1)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a1c      	ldr	r2, [pc, #112]	@ (8004d10 <HAL_UART_MspInit+0x90>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d132      	bne.n	8004d08 <HAL_UART_MspInit+0x88>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004ca2:	4b1c      	ldr	r3, [pc, #112]	@ (8004d14 <HAL_UART_MspInit+0x94>)
 8004ca4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ca6:	4b1b      	ldr	r3, [pc, #108]	@ (8004d14 <HAL_UART_MspInit+0x94>)
 8004ca8:	2180      	movs	r1, #128	@ 0x80
 8004caa:	01c9      	lsls	r1, r1, #7
 8004cac:	430a      	orrs	r2, r1
 8004cae:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cb0:	4b18      	ldr	r3, [pc, #96]	@ (8004d14 <HAL_UART_MspInit+0x94>)
 8004cb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cb4:	4b17      	ldr	r3, [pc, #92]	@ (8004d14 <HAL_UART_MspInit+0x94>)
 8004cb6:	2101      	movs	r1, #1
 8004cb8:	430a      	orrs	r2, r1
 8004cba:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004cbc:	4b15      	ldr	r3, [pc, #84]	@ (8004d14 <HAL_UART_MspInit+0x94>)
 8004cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	60bb      	str	r3, [r7, #8]
 8004cc6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004cc8:	193b      	adds	r3, r7, r4
 8004cca:	22c0      	movs	r2, #192	@ 0xc0
 8004ccc:	00d2      	lsls	r2, r2, #3
 8004cce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cd0:	0021      	movs	r1, r4
 8004cd2:	187b      	adds	r3, r7, r1
 8004cd4:	2202      	movs	r2, #2
 8004cd6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cd8:	187b      	adds	r3, r7, r1
 8004cda:	2200      	movs	r2, #0
 8004cdc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cde:	187b      	adds	r3, r7, r1
 8004ce0:	2203      	movs	r2, #3
 8004ce2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8004ce4:	187b      	adds	r3, r7, r1
 8004ce6:	2204      	movs	r2, #4
 8004ce8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cea:	187a      	adds	r2, r7, r1
 8004cec:	23a0      	movs	r3, #160	@ 0xa0
 8004cee:	05db      	lsls	r3, r3, #23
 8004cf0:	0011      	movs	r1, r2
 8004cf2:	0018      	movs	r0, r3
 8004cf4:	f000 fec0 	bl	8005a78 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	2100      	movs	r1, #0
 8004cfc:	201b      	movs	r0, #27
 8004cfe:	f000 fe01 	bl	8005904 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004d02:	201b      	movs	r0, #27
 8004d04:	f000 fe13 	bl	800592e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004d08:	46c0      	nop			@ (mov r8, r8)
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	b009      	add	sp, #36	@ 0x24
 8004d0e:	bd90      	pop	{r4, r7, pc}
 8004d10:	40013800 	.word	0x40013800
 8004d14:	40021000 	.word	0x40021000

08004d18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004d1c:	46c0      	nop			@ (mov r8, r8)
 8004d1e:	e7fd      	b.n	8004d1c <NMI_Handler+0x4>

08004d20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004d24:	46c0      	nop			@ (mov r8, r8)
 8004d26:	e7fd      	b.n	8004d24 <HardFault_Handler+0x4>

08004d28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004d2c:	46c0      	nop			@ (mov r8, r8)
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}

08004d32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004d32:	b580      	push	{r7, lr}
 8004d34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004d36:	46c0      	nop			@ (mov r8, r8)
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004d40:	f000 f95c 	bl	8004ffc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004d44:	46c0      	nop			@ (mov r8, r8)
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
	...

08004d4c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004d50:	4b03      	ldr	r3, [pc, #12]	@ (8004d60 <USART1_IRQHandler+0x14>)
 8004d52:	0018      	movs	r0, r3
 8004d54:	f003 f818 	bl	8007d88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004d58:	46c0      	nop			@ (mov r8, r8)
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	46c0      	nop			@ (mov r8, r8)
 8004d60:	200002f4 	.word	0x200002f4

08004d64 <EXTI4_15_IRQHandler>:

/* USER CODE BEGIN 1 */

void EXTI4_15_IRQHandler(void)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004d68:	2380      	movs	r3, #128	@ 0x80
 8004d6a:	019b      	lsls	r3, r3, #6
 8004d6c:	0018      	movs	r0, r3
 8004d6e:	f001 f83b 	bl	8005de8 <HAL_GPIO_EXTI_IRQHandler>

}
 8004d72:	46c0      	nop			@ (mov r8, r8)
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	af00      	add	r7, sp, #0
  return 1;
 8004d7c:	2301      	movs	r3, #1
}
 8004d7e:	0018      	movs	r0, r3
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <_kill>:

int _kill(int pid, int sig)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b082      	sub	sp, #8
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004d8e:	f004 fe3f 	bl	8009a10 <__errno>
 8004d92:	0003      	movs	r3, r0
 8004d94:	2216      	movs	r2, #22
 8004d96:	601a      	str	r2, [r3, #0]
  return -1;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	425b      	negs	r3, r3
}
 8004d9c:	0018      	movs	r0, r3
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	b002      	add	sp, #8
 8004da2:	bd80      	pop	{r7, pc}

08004da4 <_exit>:

void _exit (int status)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004dac:	2301      	movs	r3, #1
 8004dae:	425a      	negs	r2, r3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	0011      	movs	r1, r2
 8004db4:	0018      	movs	r0, r3
 8004db6:	f7ff ffe5 	bl	8004d84 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004dba:	46c0      	nop			@ (mov r8, r8)
 8004dbc:	e7fd      	b.n	8004dba <_exit+0x16>

08004dbe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004dbe:	b580      	push	{r7, lr}
 8004dc0:	b086      	sub	sp, #24
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	60f8      	str	r0, [r7, #12]
 8004dc6:	60b9      	str	r1, [r7, #8]
 8004dc8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004dca:	2300      	movs	r3, #0
 8004dcc:	617b      	str	r3, [r7, #20]
 8004dce:	e00a      	b.n	8004de6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004dd0:	e000      	b.n	8004dd4 <_read+0x16>
 8004dd2:	bf00      	nop
 8004dd4:	0001      	movs	r1, r0
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	1c5a      	adds	r2, r3, #1
 8004dda:	60ba      	str	r2, [r7, #8]
 8004ddc:	b2ca      	uxtb	r2, r1
 8004dde:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	3301      	adds	r3, #1
 8004de4:	617b      	str	r3, [r7, #20]
 8004de6:	697a      	ldr	r2, [r7, #20]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	dbf0      	blt.n	8004dd0 <_read+0x12>
  }

  return len;
 8004dee:	687b      	ldr	r3, [r7, #4]
}
 8004df0:	0018      	movs	r0, r3
 8004df2:	46bd      	mov	sp, r7
 8004df4:	b006      	add	sp, #24
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b086      	sub	sp, #24
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e04:	2300      	movs	r3, #0
 8004e06:	617b      	str	r3, [r7, #20]
 8004e08:	e009      	b.n	8004e1e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	1c5a      	adds	r2, r3, #1
 8004e0e:	60ba      	str	r2, [r7, #8]
 8004e10:	781b      	ldrb	r3, [r3, #0]
 8004e12:	0018      	movs	r0, r3
 8004e14:	e000      	b.n	8004e18 <_write+0x20>
 8004e16:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	3301      	adds	r3, #1
 8004e1c:	617b      	str	r3, [r7, #20]
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	dbf1      	blt.n	8004e0a <_write+0x12>
  }
  return len;
 8004e26:	687b      	ldr	r3, [r7, #4]
}
 8004e28:	0018      	movs	r0, r3
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	b006      	add	sp, #24
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <_close>:

int _close(int file)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b082      	sub	sp, #8
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	425b      	negs	r3, r3
}
 8004e3c:	0018      	movs	r0, r3
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	b002      	add	sp, #8
 8004e42:	bd80      	pop	{r7, pc}

08004e44 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b082      	sub	sp, #8
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	2280      	movs	r2, #128	@ 0x80
 8004e52:	0192      	lsls	r2, r2, #6
 8004e54:	605a      	str	r2, [r3, #4]
  return 0;
 8004e56:	2300      	movs	r3, #0
}
 8004e58:	0018      	movs	r0, r3
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	b002      	add	sp, #8
 8004e5e:	bd80      	pop	{r7, pc}

08004e60 <_isatty>:

int _isatty(int file)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b082      	sub	sp, #8
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004e68:	2301      	movs	r3, #1
}
 8004e6a:	0018      	movs	r0, r3
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	b002      	add	sp, #8
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004e72:	b580      	push	{r7, lr}
 8004e74:	b084      	sub	sp, #16
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	60f8      	str	r0, [r7, #12]
 8004e7a:	60b9      	str	r1, [r7, #8]
 8004e7c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004e7e:	2300      	movs	r3, #0
}
 8004e80:	0018      	movs	r0, r3
 8004e82:	46bd      	mov	sp, r7
 8004e84:	b004      	add	sp, #16
 8004e86:	bd80      	pop	{r7, pc}

08004e88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b086      	sub	sp, #24
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004e90:	4a14      	ldr	r2, [pc, #80]	@ (8004ee4 <_sbrk+0x5c>)
 8004e92:	4b15      	ldr	r3, [pc, #84]	@ (8004ee8 <_sbrk+0x60>)
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004e9c:	4b13      	ldr	r3, [pc, #76]	@ (8004eec <_sbrk+0x64>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d102      	bne.n	8004eaa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ea4:	4b11      	ldr	r3, [pc, #68]	@ (8004eec <_sbrk+0x64>)
 8004ea6:	4a12      	ldr	r2, [pc, #72]	@ (8004ef0 <_sbrk+0x68>)
 8004ea8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004eaa:	4b10      	ldr	r3, [pc, #64]	@ (8004eec <_sbrk+0x64>)
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	18d3      	adds	r3, r2, r3
 8004eb2:	693a      	ldr	r2, [r7, #16]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d207      	bcs.n	8004ec8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004eb8:	f004 fdaa 	bl	8009a10 <__errno>
 8004ebc:	0003      	movs	r3, r0
 8004ebe:	220c      	movs	r2, #12
 8004ec0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	425b      	negs	r3, r3
 8004ec6:	e009      	b.n	8004edc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004ec8:	4b08      	ldr	r3, [pc, #32]	@ (8004eec <_sbrk+0x64>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004ece:	4b07      	ldr	r3, [pc, #28]	@ (8004eec <_sbrk+0x64>)
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	18d2      	adds	r2, r2, r3
 8004ed6:	4b05      	ldr	r3, [pc, #20]	@ (8004eec <_sbrk+0x64>)
 8004ed8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8004eda:	68fb      	ldr	r3, [r7, #12]
}
 8004edc:	0018      	movs	r0, r3
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	b006      	add	sp, #24
 8004ee2:	bd80      	pop	{r7, pc}
 8004ee4:	20005000 	.word	0x20005000
 8004ee8:	00000400 	.word	0x00000400
 8004eec:	200003e8 	.word	0x200003e8
 8004ef0:	20000540 	.word	0x20000540

08004ef4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004ef8:	46c0      	nop			@ (mov r8, r8)
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
	...

08004f00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8004f00:	480d      	ldr	r0, [pc, #52]	@ (8004f38 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8004f02:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004f04:	f7ff fff6 	bl	8004ef4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004f08:	480c      	ldr	r0, [pc, #48]	@ (8004f3c <LoopForever+0x6>)
  ldr r1, =_edata
 8004f0a:	490d      	ldr	r1, [pc, #52]	@ (8004f40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004f0c:	4a0d      	ldr	r2, [pc, #52]	@ (8004f44 <LoopForever+0xe>)
  movs r3, #0
 8004f0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004f10:	e002      	b.n	8004f18 <LoopCopyDataInit>

08004f12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004f12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004f14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004f16:	3304      	adds	r3, #4

08004f18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004f18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004f1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004f1c:	d3f9      	bcc.n	8004f12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004f1e:	4a0a      	ldr	r2, [pc, #40]	@ (8004f48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004f20:	4c0a      	ldr	r4, [pc, #40]	@ (8004f4c <LoopForever+0x16>)
  movs r3, #0
 8004f22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f24:	e001      	b.n	8004f2a <LoopFillZerobss>

08004f26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f28:	3204      	adds	r2, #4

08004f2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f2c:	d3fb      	bcc.n	8004f26 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8004f2e:	f004 fd75 	bl	8009a1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004f32:	f7ff f81b 	bl	8003f6c <main>

08004f36 <LoopForever>:

LoopForever:
    b LoopForever
 8004f36:	e7fe      	b.n	8004f36 <LoopForever>
   ldr   r0, =_estack
 8004f38:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8004f3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004f40:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8004f44:	0800ce14 	.word	0x0800ce14
  ldr r2, =_sbss
 8004f48:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8004f4c:	2000053c 	.word	0x2000053c

08004f50 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004f50:	e7fe      	b.n	8004f50 <ADC1_COMP_IRQHandler>
	...

08004f54 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004f5a:	1dfb      	adds	r3, r7, #7
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8004f60:	4b0b      	ldr	r3, [pc, #44]	@ (8004f90 <HAL_Init+0x3c>)
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	4b0a      	ldr	r3, [pc, #40]	@ (8004f90 <HAL_Init+0x3c>)
 8004f66:	2140      	movs	r1, #64	@ 0x40
 8004f68:	430a      	orrs	r2, r1
 8004f6a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004f6c:	2000      	movs	r0, #0
 8004f6e:	f000 f811 	bl	8004f94 <HAL_InitTick>
 8004f72:	1e03      	subs	r3, r0, #0
 8004f74:	d003      	beq.n	8004f7e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8004f76:	1dfb      	adds	r3, r7, #7
 8004f78:	2201      	movs	r2, #1
 8004f7a:	701a      	strb	r2, [r3, #0]
 8004f7c:	e001      	b.n	8004f82 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004f7e:	f7ff fdb9 	bl	8004af4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004f82:	1dfb      	adds	r3, r7, #7
 8004f84:	781b      	ldrb	r3, [r3, #0]
}
 8004f86:	0018      	movs	r0, r3
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	b002      	add	sp, #8
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	46c0      	nop			@ (mov r8, r8)
 8004f90:	40022000 	.word	0x40022000

08004f94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f94:	b590      	push	{r4, r7, lr}
 8004f96:	b083      	sub	sp, #12
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004f9c:	4b14      	ldr	r3, [pc, #80]	@ (8004ff0 <HAL_InitTick+0x5c>)
 8004f9e:	681c      	ldr	r4, [r3, #0]
 8004fa0:	4b14      	ldr	r3, [pc, #80]	@ (8004ff4 <HAL_InitTick+0x60>)
 8004fa2:	781b      	ldrb	r3, [r3, #0]
 8004fa4:	0019      	movs	r1, r3
 8004fa6:	23fa      	movs	r3, #250	@ 0xfa
 8004fa8:	0098      	lsls	r0, r3, #2
 8004faa:	f7fb f8c9 	bl	8000140 <__udivsi3>
 8004fae:	0003      	movs	r3, r0
 8004fb0:	0019      	movs	r1, r3
 8004fb2:	0020      	movs	r0, r4
 8004fb4:	f7fb f8c4 	bl	8000140 <__udivsi3>
 8004fb8:	0003      	movs	r3, r0
 8004fba:	0018      	movs	r0, r3
 8004fbc:	f000 fcc7 	bl	800594e <HAL_SYSTICK_Config>
 8004fc0:	1e03      	subs	r3, r0, #0
 8004fc2:	d001      	beq.n	8004fc8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e00f      	b.n	8004fe8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2b03      	cmp	r3, #3
 8004fcc:	d80b      	bhi.n	8004fe6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004fce:	6879      	ldr	r1, [r7, #4]
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	425b      	negs	r3, r3
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	0018      	movs	r0, r3
 8004fd8:	f000 fc94 	bl	8005904 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004fdc:	4b06      	ldr	r3, [pc, #24]	@ (8004ff8 <HAL_InitTick+0x64>)
 8004fde:	687a      	ldr	r2, [r7, #4]
 8004fe0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	e000      	b.n	8004fe8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
}
 8004fe8:	0018      	movs	r0, r3
 8004fea:	46bd      	mov	sp, r7
 8004fec:	b003      	add	sp, #12
 8004fee:	bd90      	pop	{r4, r7, pc}
 8004ff0:	20000000 	.word	0x20000000
 8004ff4:	20000008 	.word	0x20000008
 8004ff8:	20000004 	.word	0x20000004

08004ffc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005000:	4b05      	ldr	r3, [pc, #20]	@ (8005018 <HAL_IncTick+0x1c>)
 8005002:	781b      	ldrb	r3, [r3, #0]
 8005004:	001a      	movs	r2, r3
 8005006:	4b05      	ldr	r3, [pc, #20]	@ (800501c <HAL_IncTick+0x20>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	18d2      	adds	r2, r2, r3
 800500c:	4b03      	ldr	r3, [pc, #12]	@ (800501c <HAL_IncTick+0x20>)
 800500e:	601a      	str	r2, [r3, #0]
}
 8005010:	46c0      	nop			@ (mov r8, r8)
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}
 8005016:	46c0      	nop			@ (mov r8, r8)
 8005018:	20000008 	.word	0x20000008
 800501c:	200003ec 	.word	0x200003ec

08005020 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	af00      	add	r7, sp, #0
  return uwTick;
 8005024:	4b02      	ldr	r3, [pc, #8]	@ (8005030 <HAL_GetTick+0x10>)
 8005026:	681b      	ldr	r3, [r3, #0]
}
 8005028:	0018      	movs	r0, r3
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	46c0      	nop			@ (mov r8, r8)
 8005030:	200003ec 	.word	0x200003ec

08005034 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b084      	sub	sp, #16
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800503c:	f7ff fff0 	bl	8005020 <HAL_GetTick>
 8005040:	0003      	movs	r3, r0
 8005042:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	3301      	adds	r3, #1
 800504c:	d005      	beq.n	800505a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800504e:	4b0a      	ldr	r3, [pc, #40]	@ (8005078 <HAL_Delay+0x44>)
 8005050:	781b      	ldrb	r3, [r3, #0]
 8005052:	001a      	movs	r2, r3
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	189b      	adds	r3, r3, r2
 8005058:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800505a:	46c0      	nop			@ (mov r8, r8)
 800505c:	f7ff ffe0 	bl	8005020 <HAL_GetTick>
 8005060:	0002      	movs	r2, r0
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	68fa      	ldr	r2, [r7, #12]
 8005068:	429a      	cmp	r2, r3
 800506a:	d8f7      	bhi.n	800505c <HAL_Delay+0x28>
  {
  }
}
 800506c:	46c0      	nop			@ (mov r8, r8)
 800506e:	46c0      	nop			@ (mov r8, r8)
 8005070:	46bd      	mov	sp, r7
 8005072:	b004      	add	sp, #16
 8005074:	bd80      	pop	{r7, pc}
 8005076:	46c0      	nop			@ (mov r8, r8)
 8005078:	20000008 	.word	0x20000008

0800507c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b082      	sub	sp, #8
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d101      	bne.n	800508e <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e159      	b.n	8005342 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005092:	2b00      	cmp	r3, #0
 8005094:	d10a      	bne.n	80050ac <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2250      	movs	r2, #80	@ 0x50
 80050a0:	2100      	movs	r1, #0
 80050a2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	0018      	movs	r0, r3
 80050a8:	f7ff fd38 	bl	8004b1c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050b0:	2210      	movs	r2, #16
 80050b2:	4013      	ands	r3, r2
 80050b4:	2b10      	cmp	r3, #16
 80050b6:	d005      	beq.n	80050c4 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	2204      	movs	r2, #4
 80050c0:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80050c2:	d00b      	beq.n	80050dc <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050c8:	2210      	movs	r2, #16
 80050ca:	431a      	orrs	r2, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2250      	movs	r2, #80	@ 0x50
 80050d4:	2100      	movs	r1, #0
 80050d6:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	e132      	b.n	8005342 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050e0:	4a9a      	ldr	r2, [pc, #616]	@ (800534c <HAL_ADC_Init+0x2d0>)
 80050e2:	4013      	ands	r3, r2
 80050e4:	2202      	movs	r2, #2
 80050e6:	431a      	orrs	r2, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	2203      	movs	r2, #3
 80050f4:	4013      	ands	r3, r2
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d108      	bne.n	800510c <HAL_ADC_Init+0x90>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2201      	movs	r2, #1
 8005102:	4013      	ands	r3, r2
 8005104:	2b01      	cmp	r3, #1
 8005106:	d101      	bne.n	800510c <HAL_ADC_Init+0x90>
 8005108:	2301      	movs	r3, #1
 800510a:	e000      	b.n	800510e <HAL_ADC_Init+0x92>
 800510c:	2300      	movs	r3, #0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d149      	bne.n	80051a6 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	685a      	ldr	r2, [r3, #4]
 8005116:	23c0      	movs	r3, #192	@ 0xc0
 8005118:	061b      	lsls	r3, r3, #24
 800511a:	429a      	cmp	r2, r3
 800511c:	d00b      	beq.n	8005136 <HAL_ADC_Init+0xba>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	685a      	ldr	r2, [r3, #4]
 8005122:	2380      	movs	r3, #128	@ 0x80
 8005124:	05db      	lsls	r3, r3, #23
 8005126:	429a      	cmp	r2, r3
 8005128:	d005      	beq.n	8005136 <HAL_ADC_Init+0xba>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	685a      	ldr	r2, [r3, #4]
 800512e:	2380      	movs	r3, #128	@ 0x80
 8005130:	061b      	lsls	r3, r3, #24
 8005132:	429a      	cmp	r2, r3
 8005134:	d111      	bne.n	800515a <HAL_ADC_Init+0xde>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	691a      	ldr	r2, [r3, #16]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	0092      	lsls	r2, r2, #2
 8005142:	0892      	lsrs	r2, r2, #2
 8005144:	611a      	str	r2, [r3, #16]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	6919      	ldr	r1, [r3, #16]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685a      	ldr	r2, [r3, #4]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	430a      	orrs	r2, r1
 8005156:	611a      	str	r2, [r3, #16]
 8005158:	e014      	b.n	8005184 <HAL_ADC_Init+0x108>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	691a      	ldr	r2, [r3, #16]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	0092      	lsls	r2, r2, #2
 8005166:	0892      	lsrs	r2, r2, #2
 8005168:	611a      	str	r2, [r3, #16]
 800516a:	4b79      	ldr	r3, [pc, #484]	@ (8005350 <HAL_ADC_Init+0x2d4>)
 800516c:	681a      	ldr	r2, [r3, #0]
 800516e:	4b78      	ldr	r3, [pc, #480]	@ (8005350 <HAL_ADC_Init+0x2d4>)
 8005170:	4978      	ldr	r1, [pc, #480]	@ (8005354 <HAL_ADC_Init+0x2d8>)
 8005172:	400a      	ands	r2, r1
 8005174:	601a      	str	r2, [r3, #0]
 8005176:	4b76      	ldr	r3, [pc, #472]	@ (8005350 <HAL_ADC_Init+0x2d4>)
 8005178:	6819      	ldr	r1, [r3, #0]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	685a      	ldr	r2, [r3, #4]
 800517e:	4b74      	ldr	r3, [pc, #464]	@ (8005350 <HAL_ADC_Init+0x2d4>)
 8005180:	430a      	orrs	r2, r1
 8005182:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68da      	ldr	r2, [r3, #12]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	2118      	movs	r1, #24
 8005190:	438a      	bics	r2, r1
 8005192:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	68d9      	ldr	r1, [r3, #12]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	689a      	ldr	r2, [r3, #8]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	430a      	orrs	r2, r1
 80051a4:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80051a6:	4b6a      	ldr	r3, [pc, #424]	@ (8005350 <HAL_ADC_Init+0x2d4>)
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	4b69      	ldr	r3, [pc, #420]	@ (8005350 <HAL_ADC_Init+0x2d4>)
 80051ac:	496a      	ldr	r1, [pc, #424]	@ (8005358 <HAL_ADC_Init+0x2dc>)
 80051ae:	400a      	ands	r2, r1
 80051b0:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 80051b2:	4b67      	ldr	r3, [pc, #412]	@ (8005350 <HAL_ADC_Init+0x2d4>)
 80051b4:	6819      	ldr	r1, [r3, #0]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051ba:	065a      	lsls	r2, r3, #25
 80051bc:	4b64      	ldr	r3, [pc, #400]	@ (8005350 <HAL_ADC_Init+0x2d4>)
 80051be:	430a      	orrs	r2, r1
 80051c0:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	689a      	ldr	r2, [r3, #8]
 80051c8:	2380      	movs	r3, #128	@ 0x80
 80051ca:	055b      	lsls	r3, r3, #21
 80051cc:	4013      	ands	r3, r2
 80051ce:	d108      	bne.n	80051e2 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	689a      	ldr	r2, [r3, #8]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	2180      	movs	r1, #128	@ 0x80
 80051dc:	0549      	lsls	r1, r1, #21
 80051de:	430a      	orrs	r2, r1
 80051e0:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	68da      	ldr	r2, [r3, #12]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	495b      	ldr	r1, [pc, #364]	@ (800535c <HAL_ADC_Init+0x2e0>)
 80051ee:	400a      	ands	r2, r1
 80051f0:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	68d9      	ldr	r1, [r3, #12]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	691b      	ldr	r3, [r3, #16]
 8005200:	2b02      	cmp	r3, #2
 8005202:	d101      	bne.n	8005208 <HAL_ADC_Init+0x18c>
 8005204:	2304      	movs	r3, #4
 8005206:	e000      	b.n	800520a <HAL_ADC_Init+0x18e>
 8005208:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800520a:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2020      	movs	r0, #32
 8005210:	5c1b      	ldrb	r3, [r3, r0]
 8005212:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8005214:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	202c      	movs	r0, #44	@ 0x2c
 800521a:	5c1b      	ldrb	r3, [r3, r0]
 800521c:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800521e:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8005224:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	699b      	ldr	r3, [r3, #24]
 800522a:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 800522c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	69db      	ldr	r3, [r3, #28]
 8005232:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8005234:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	430a      	orrs	r2, r1
 800523c:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005242:	23c2      	movs	r3, #194	@ 0xc2
 8005244:	33ff      	adds	r3, #255	@ 0xff
 8005246:	429a      	cmp	r2, r3
 8005248:	d00b      	beq.n	8005262 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	68d9      	ldr	r1, [r3, #12]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8005258:	431a      	orrs	r2, r3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	430a      	orrs	r2, r1
 8005260:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2221      	movs	r2, #33	@ 0x21
 8005266:	5c9b      	ldrb	r3, [r3, r2]
 8005268:	2b01      	cmp	r3, #1
 800526a:	d11a      	bne.n	80052a2 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2220      	movs	r2, #32
 8005270:	5c9b      	ldrb	r3, [r3, r2]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d109      	bne.n	800528a <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	68da      	ldr	r2, [r3, #12]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2180      	movs	r1, #128	@ 0x80
 8005282:	0249      	lsls	r1, r1, #9
 8005284:	430a      	orrs	r2, r1
 8005286:	60da      	str	r2, [r3, #12]
 8005288:	e00b      	b.n	80052a2 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800528e:	2220      	movs	r2, #32
 8005290:	431a      	orrs	r2, r3
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800529a:	2201      	movs	r2, #1
 800529c:	431a      	orrs	r2, r3
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d11f      	bne.n	80052ea <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	691a      	ldr	r2, [r3, #16]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	492a      	ldr	r1, [pc, #168]	@ (8005360 <HAL_ADC_Init+0x2e4>)
 80052b6:	400a      	ands	r2, r1
 80052b8:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	6919      	ldr	r1, [r3, #16]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80052c8:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 80052ce:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	430a      	orrs	r2, r1
 80052d6:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	691a      	ldr	r2, [r3, #16]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	2101      	movs	r1, #1
 80052e4:	430a      	orrs	r2, r1
 80052e6:	611a      	str	r2, [r3, #16]
 80052e8:	e00e      	b.n	8005308 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	691b      	ldr	r3, [r3, #16]
 80052f0:	2201      	movs	r2, #1
 80052f2:	4013      	ands	r3, r2
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d107      	bne.n	8005308 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	691a      	ldr	r2, [r3, #16]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	2101      	movs	r1, #1
 8005304:	438a      	bics	r2, r1
 8005306:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	695a      	ldr	r2, [r3, #20]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	2107      	movs	r1, #7
 8005314:	438a      	bics	r2, r1
 8005316:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	6959      	ldr	r1, [r3, #20]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	430a      	orrs	r2, r1
 8005328:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2200      	movs	r2, #0
 800532e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005334:	2203      	movs	r2, #3
 8005336:	4393      	bics	r3, r2
 8005338:	2201      	movs	r2, #1
 800533a:	431a      	orrs	r2, r3
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8005340:	2300      	movs	r3, #0
}
 8005342:	0018      	movs	r0, r3
 8005344:	46bd      	mov	sp, r7
 8005346:	b002      	add	sp, #8
 8005348:	bd80      	pop	{r7, pc}
 800534a:	46c0      	nop			@ (mov r8, r8)
 800534c:	fffffefd 	.word	0xfffffefd
 8005350:	40012708 	.word	0x40012708
 8005354:	ffc3ffff 	.word	0xffc3ffff
 8005358:	fdffffff 	.word	0xfdffffff
 800535c:	fffe0219 	.word	0xfffe0219
 8005360:	fffffc03 	.word	0xfffffc03

08005364 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005364:	b590      	push	{r4, r7, lr}
 8005366:	b085      	sub	sp, #20
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800536c:	230f      	movs	r3, #15
 800536e:	18fb      	adds	r3, r7, r3
 8005370:	2200      	movs	r2, #0
 8005372:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	2204      	movs	r2, #4
 800537c:	4013      	ands	r3, r2
 800537e:	d138      	bne.n	80053f2 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2250      	movs	r2, #80	@ 0x50
 8005384:	5c9b      	ldrb	r3, [r3, r2]
 8005386:	2b01      	cmp	r3, #1
 8005388:	d101      	bne.n	800538e <HAL_ADC_Start+0x2a>
 800538a:	2302      	movs	r3, #2
 800538c:	e038      	b.n	8005400 <HAL_ADC_Start+0x9c>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2250      	movs	r2, #80	@ 0x50
 8005392:	2101      	movs	r1, #1
 8005394:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	69db      	ldr	r3, [r3, #28]
 800539a:	2b01      	cmp	r3, #1
 800539c:	d007      	beq.n	80053ae <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800539e:	230f      	movs	r3, #15
 80053a0:	18fc      	adds	r4, r7, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	0018      	movs	r0, r3
 80053a6:	f000 f979 	bl	800569c <ADC_Enable>
 80053aa:	0003      	movs	r3, r0
 80053ac:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80053ae:	230f      	movs	r3, #15
 80053b0:	18fb      	adds	r3, r7, r3
 80053b2:	781b      	ldrb	r3, [r3, #0]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d120      	bne.n	80053fa <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053bc:	4a12      	ldr	r2, [pc, #72]	@ (8005408 <HAL_ADC_Start+0xa4>)
 80053be:	4013      	ands	r3, r2
 80053c0:	2280      	movs	r2, #128	@ 0x80
 80053c2:	0052      	lsls	r2, r2, #1
 80053c4:	431a      	orrs	r2, r3
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2200      	movs	r2, #0
 80053ce:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2250      	movs	r2, #80	@ 0x50
 80053d4:	2100      	movs	r1, #0
 80053d6:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	221c      	movs	r2, #28
 80053de:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	689a      	ldr	r2, [r3, #8]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	2104      	movs	r1, #4
 80053ec:	430a      	orrs	r2, r1
 80053ee:	609a      	str	r2, [r3, #8]
 80053f0:	e003      	b.n	80053fa <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80053f2:	230f      	movs	r3, #15
 80053f4:	18fb      	adds	r3, r7, r3
 80053f6:	2202      	movs	r2, #2
 80053f8:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 80053fa:	230f      	movs	r3, #15
 80053fc:	18fb      	adds	r3, r7, r3
 80053fe:	781b      	ldrb	r3, [r3, #0]
}
 8005400:	0018      	movs	r0, r3
 8005402:	46bd      	mov	sp, r7
 8005404:	b005      	add	sp, #20
 8005406:	bd90      	pop	{r4, r7, pc}
 8005408:	fffff0fe 	.word	0xfffff0fe

0800540c <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b084      	sub	sp, #16
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005416:	2300      	movs	r3, #0
 8005418:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 800541a:	2300      	movs	r3, #0
 800541c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	695b      	ldr	r3, [r3, #20]
 8005422:	2b08      	cmp	r3, #8
 8005424:	d102      	bne.n	800542c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8005426:	2308      	movs	r3, #8
 8005428:	60fb      	str	r3, [r7, #12]
 800542a:	e014      	b.n	8005456 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	68db      	ldr	r3, [r3, #12]
 8005432:	2201      	movs	r2, #1
 8005434:	4013      	ands	r3, r2
 8005436:	2b01      	cmp	r3, #1
 8005438:	d10b      	bne.n	8005452 <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800543e:	2220      	movs	r2, #32
 8005440:	431a      	orrs	r2, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2250      	movs	r2, #80	@ 0x50
 800544a:	2100      	movs	r1, #0
 800544c:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e072      	b.n	8005538 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8005452:	230c      	movs	r3, #12
 8005454:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8005456:	f7ff fde3 	bl	8005020 <HAL_GetTick>
 800545a:	0003      	movs	r3, r0
 800545c:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800545e:	e01f      	b.n	80054a0 <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	3301      	adds	r3, #1
 8005464:	d01c      	beq.n	80054a0 <HAL_ADC_PollForConversion+0x94>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d007      	beq.n	800547c <HAL_ADC_PollForConversion+0x70>
 800546c:	f7ff fdd8 	bl	8005020 <HAL_GetTick>
 8005470:	0002      	movs	r2, r0
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	683a      	ldr	r2, [r7, #0]
 8005478:	429a      	cmp	r2, r3
 800547a:	d211      	bcs.n	80054a0 <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68fa      	ldr	r2, [r7, #12]
 8005484:	4013      	ands	r3, r2
 8005486:	d10b      	bne.n	80054a0 <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800548c:	2204      	movs	r2, #4
 800548e:	431a      	orrs	r2, r3
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2250      	movs	r2, #80	@ 0x50
 8005498:	2100      	movs	r1, #0
 800549a:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800549c:	2303      	movs	r3, #3
 800549e:	e04b      	b.n	8005538 <HAL_ADC_PollForConversion+0x12c>
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	68fa      	ldr	r2, [r7, #12]
 80054a8:	4013      	ands	r3, r2
 80054aa:	d0d9      	beq.n	8005460 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054b0:	2280      	movs	r2, #128	@ 0x80
 80054b2:	0092      	lsls	r2, r2, #2
 80054b4:	431a      	orrs	r2, r3
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	68da      	ldr	r2, [r3, #12]
 80054c0:	23c0      	movs	r3, #192	@ 0xc0
 80054c2:	011b      	lsls	r3, r3, #4
 80054c4:	4013      	ands	r3, r2
 80054c6:	d12e      	bne.n	8005526 <HAL_ADC_PollForConversion+0x11a>
      (hadc->Init.ContinuousConvMode == DISABLE))
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2220      	movs	r2, #32
 80054cc:	5c9b      	ldrb	r3, [r3, r2]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d129      	bne.n	8005526 <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2208      	movs	r2, #8
 80054da:	4013      	ands	r3, r2
 80054dc:	2b08      	cmp	r3, #8
 80054de:	d122      	bne.n	8005526 <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	2204      	movs	r2, #4
 80054e8:	4013      	ands	r3, r2
 80054ea:	d110      	bne.n	800550e <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	685a      	ldr	r2, [r3, #4]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	210c      	movs	r1, #12
 80054f8:	438a      	bics	r2, r1
 80054fa:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005500:	4a0f      	ldr	r2, [pc, #60]	@ (8005540 <HAL_ADC_PollForConversion+0x134>)
 8005502:	4013      	ands	r3, r2
 8005504:	2201      	movs	r2, #1
 8005506:	431a      	orrs	r2, r3
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	655a      	str	r2, [r3, #84]	@ 0x54
 800550c:	e00b      	b.n	8005526 <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005512:	2220      	movs	r2, #32
 8005514:	431a      	orrs	r2, r3
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800551e:	2201      	movs	r2, #1
 8005520:	431a      	orrs	r2, r3
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	699b      	ldr	r3, [r3, #24]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d103      	bne.n	8005536 <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	220c      	movs	r2, #12
 8005534:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005536:	2300      	movs	r3, #0
}
 8005538:	0018      	movs	r0, r3
 800553a:	46bd      	mov	sp, r7
 800553c:	b004      	add	sp, #16
 800553e:	bd80      	pop	{r7, pc}
 8005540:	fffffefe 	.word	0xfffffefe

08005544 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b082      	sub	sp, #8
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8005552:	0018      	movs	r0, r3
 8005554:	46bd      	mov	sp, r7
 8005556:	b002      	add	sp, #8
 8005558:	bd80      	pop	{r7, pc}
	...

0800555c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b082      	sub	sp, #8
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2250      	movs	r2, #80	@ 0x50
 800556a:	5c9b      	ldrb	r3, [r3, r2]
 800556c:	2b01      	cmp	r3, #1
 800556e:	d101      	bne.n	8005574 <HAL_ADC_ConfigChannel+0x18>
 8005570:	2302      	movs	r3, #2
 8005572:	e085      	b.n	8005680 <HAL_ADC_ConfigChannel+0x124>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2250      	movs	r2, #80	@ 0x50
 8005578:	2101      	movs	r1, #1
 800557a:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	2204      	movs	r2, #4
 8005584:	4013      	ands	r3, r2
 8005586:	d00b      	beq.n	80055a0 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800558c:	2220      	movs	r2, #32
 800558e:	431a      	orrs	r2, r3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2250      	movs	r2, #80	@ 0x50
 8005598:	2100      	movs	r1, #0
 800559a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	e06f      	b.n	8005680 <HAL_ADC_ConfigChannel+0x124>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	4a38      	ldr	r2, [pc, #224]	@ (8005688 <HAL_ADC_ConfigChannel+0x12c>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d035      	beq.n	8005616 <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	035b      	lsls	r3, r3, #13
 80055b6:	0b5a      	lsrs	r2, r3, #13
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	430a      	orrs	r2, r1
 80055be:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	2380      	movs	r3, #128	@ 0x80
 80055c6:	02db      	lsls	r3, r3, #11
 80055c8:	4013      	ands	r3, r2
 80055ca:	d009      	beq.n	80055e0 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 80055cc:	4b2f      	ldr	r3, [pc, #188]	@ (800568c <HAL_ADC_ConfigChannel+0x130>)
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	4b2e      	ldr	r3, [pc, #184]	@ (800568c <HAL_ADC_ConfigChannel+0x130>)
 80055d2:	2180      	movs	r1, #128	@ 0x80
 80055d4:	0409      	lsls	r1, r1, #16
 80055d6:	430a      	orrs	r2, r1
 80055d8:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80055da:	200a      	movs	r0, #10
 80055dc:	f000 f8c6 	bl	800576c <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	2380      	movs	r3, #128	@ 0x80
 80055e6:	029b      	lsls	r3, r3, #10
 80055e8:	4013      	ands	r3, r2
 80055ea:	d006      	beq.n	80055fa <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 80055ec:	4b27      	ldr	r3, [pc, #156]	@ (800568c <HAL_ADC_ConfigChannel+0x130>)
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	4b26      	ldr	r3, [pc, #152]	@ (800568c <HAL_ADC_ConfigChannel+0x130>)
 80055f2:	2180      	movs	r1, #128	@ 0x80
 80055f4:	03c9      	lsls	r1, r1, #15
 80055f6:	430a      	orrs	r2, r1
 80055f8:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	2380      	movs	r3, #128	@ 0x80
 8005600:	025b      	lsls	r3, r3, #9
 8005602:	4013      	ands	r3, r2
 8005604:	d037      	beq.n	8005676 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;
 8005606:	4b21      	ldr	r3, [pc, #132]	@ (800568c <HAL_ADC_ConfigChannel+0x130>)
 8005608:	681a      	ldr	r2, [r3, #0]
 800560a:	4b20      	ldr	r3, [pc, #128]	@ (800568c <HAL_ADC_ConfigChannel+0x130>)
 800560c:	2180      	movs	r1, #128	@ 0x80
 800560e:	0449      	lsls	r1, r1, #17
 8005610:	430a      	orrs	r2, r1
 8005612:	601a      	str	r2, [r3, #0]
 8005614:	e02f      	b.n	8005676 <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	035b      	lsls	r3, r3, #13
 8005622:	0b5b      	lsrs	r3, r3, #13
 8005624:	43d9      	mvns	r1, r3
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	400a      	ands	r2, r1
 800562c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	2380      	movs	r3, #128	@ 0x80
 8005634:	02db      	lsls	r3, r3, #11
 8005636:	4013      	ands	r3, r2
 8005638:	d005      	beq.n	8005646 <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 800563a:	4b14      	ldr	r3, [pc, #80]	@ (800568c <HAL_ADC_ConfigChannel+0x130>)
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	4b13      	ldr	r3, [pc, #76]	@ (800568c <HAL_ADC_ConfigChannel+0x130>)
 8005640:	4913      	ldr	r1, [pc, #76]	@ (8005690 <HAL_ADC_ConfigChannel+0x134>)
 8005642:	400a      	ands	r2, r1
 8005644:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	2380      	movs	r3, #128	@ 0x80
 800564c:	029b      	lsls	r3, r3, #10
 800564e:	4013      	ands	r3, r2
 8005650:	d005      	beq.n	800565e <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8005652:	4b0e      	ldr	r3, [pc, #56]	@ (800568c <HAL_ADC_ConfigChannel+0x130>)
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	4b0d      	ldr	r3, [pc, #52]	@ (800568c <HAL_ADC_ConfigChannel+0x130>)
 8005658:	490e      	ldr	r1, [pc, #56]	@ (8005694 <HAL_ADC_ConfigChannel+0x138>)
 800565a:	400a      	ands	r2, r1
 800565c:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	2380      	movs	r3, #128	@ 0x80
 8005664:	025b      	lsls	r3, r3, #9
 8005666:	4013      	ands	r3, r2
 8005668:	d005      	beq.n	8005676 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;
 800566a:	4b08      	ldr	r3, [pc, #32]	@ (800568c <HAL_ADC_ConfigChannel+0x130>)
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	4b07      	ldr	r3, [pc, #28]	@ (800568c <HAL_ADC_ConfigChannel+0x130>)
 8005670:	4909      	ldr	r1, [pc, #36]	@ (8005698 <HAL_ADC_ConfigChannel+0x13c>)
 8005672:	400a      	ands	r2, r1
 8005674:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2250      	movs	r2, #80	@ 0x50
 800567a:	2100      	movs	r1, #0
 800567c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800567e:	2300      	movs	r3, #0
}
 8005680:	0018      	movs	r0, r3
 8005682:	46bd      	mov	sp, r7
 8005684:	b002      	add	sp, #8
 8005686:	bd80      	pop	{r7, pc}
 8005688:	00001001 	.word	0x00001001
 800568c:	40012708 	.word	0x40012708
 8005690:	ff7fffff 	.word	0xff7fffff
 8005694:	ffbfffff 	.word	0xffbfffff
 8005698:	feffffff 	.word	0xfeffffff

0800569c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80056a4:	2300      	movs	r3, #0
 80056a6:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	689b      	ldr	r3, [r3, #8]
 80056ae:	2203      	movs	r2, #3
 80056b0:	4013      	ands	r3, r2
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	d108      	bne.n	80056c8 <ADC_Enable+0x2c>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	2201      	movs	r2, #1
 80056be:	4013      	ands	r3, r2
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d101      	bne.n	80056c8 <ADC_Enable+0x2c>
 80056c4:	2301      	movs	r3, #1
 80056c6:	e000      	b.n	80056ca <ADC_Enable+0x2e>
 80056c8:	2300      	movs	r3, #0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d146      	bne.n	800575c <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	4a24      	ldr	r2, [pc, #144]	@ (8005768 <ADC_Enable+0xcc>)
 80056d6:	4013      	ands	r3, r2
 80056d8:	d00d      	beq.n	80056f6 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056de:	2210      	movs	r2, #16
 80056e0:	431a      	orrs	r2, r3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056ea:	2201      	movs	r2, #1
 80056ec:	431a      	orrs	r2, r3
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e033      	b.n	800575e <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	689a      	ldr	r2, [r3, #8]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	2101      	movs	r1, #1
 8005702:	430a      	orrs	r2, r1
 8005704:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8005706:	2001      	movs	r0, #1
 8005708:	f000 f830 	bl	800576c <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 800570c:	f7ff fc88 	bl	8005020 <HAL_GetTick>
 8005710:	0003      	movs	r3, r0
 8005712:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005714:	e01b      	b.n	800574e <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005716:	f7ff fc83 	bl	8005020 <HAL_GetTick>
 800571a:	0002      	movs	r2, r0
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	1ad3      	subs	r3, r2, r3
 8005720:	2b0a      	cmp	r3, #10
 8005722:	d914      	bls.n	800574e <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	2201      	movs	r2, #1
 800572c:	4013      	ands	r3, r2
 800572e:	2b01      	cmp	r3, #1
 8005730:	d00d      	beq.n	800574e <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005736:	2210      	movs	r2, #16
 8005738:	431a      	orrs	r2, r3
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005742:	2201      	movs	r2, #1
 8005744:	431a      	orrs	r2, r3
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	e007      	b.n	800575e <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	2201      	movs	r2, #1
 8005756:	4013      	ands	r3, r2
 8005758:	2b01      	cmp	r3, #1
 800575a:	d1dc      	bne.n	8005716 <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800575c:	2300      	movs	r3, #0
}
 800575e:	0018      	movs	r0, r3
 8005760:	46bd      	mov	sp, r7
 8005762:	b004      	add	sp, #16
 8005764:	bd80      	pop	{r7, pc}
 8005766:	46c0      	nop			@ (mov r8, r8)
 8005768:	80000017 	.word	0x80000017

0800576c <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b084      	sub	sp, #16
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8005774:	4b0b      	ldr	r3, [pc, #44]	@ (80057a4 <ADC_DelayMicroSecond+0x38>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	490b      	ldr	r1, [pc, #44]	@ (80057a8 <ADC_DelayMicroSecond+0x3c>)
 800577a:	0018      	movs	r0, r3
 800577c:	f7fa fce0 	bl	8000140 <__udivsi3>
 8005780:	0003      	movs	r3, r0
 8005782:	001a      	movs	r2, r3
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	4353      	muls	r3, r2
 8005788:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 800578a:	e002      	b.n	8005792 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	3b01      	subs	r3, #1
 8005790:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d1f9      	bne.n	800578c <ADC_DelayMicroSecond+0x20>
  }
}
 8005798:	46c0      	nop			@ (mov r8, r8)
 800579a:	46c0      	nop			@ (mov r8, r8)
 800579c:	46bd      	mov	sp, r7
 800579e:	b004      	add	sp, #16
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	46c0      	nop			@ (mov r8, r8)
 80057a4:	20000000 	.word	0x20000000
 80057a8:	000f4240 	.word	0x000f4240

080057ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b082      	sub	sp, #8
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	0002      	movs	r2, r0
 80057b4:	1dfb      	adds	r3, r7, #7
 80057b6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80057b8:	1dfb      	adds	r3, r7, #7
 80057ba:	781b      	ldrb	r3, [r3, #0]
 80057bc:	2b7f      	cmp	r3, #127	@ 0x7f
 80057be:	d809      	bhi.n	80057d4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057c0:	1dfb      	adds	r3, r7, #7
 80057c2:	781b      	ldrb	r3, [r3, #0]
 80057c4:	001a      	movs	r2, r3
 80057c6:	231f      	movs	r3, #31
 80057c8:	401a      	ands	r2, r3
 80057ca:	4b04      	ldr	r3, [pc, #16]	@ (80057dc <__NVIC_EnableIRQ+0x30>)
 80057cc:	2101      	movs	r1, #1
 80057ce:	4091      	lsls	r1, r2
 80057d0:	000a      	movs	r2, r1
 80057d2:	601a      	str	r2, [r3, #0]
  }
}
 80057d4:	46c0      	nop			@ (mov r8, r8)
 80057d6:	46bd      	mov	sp, r7
 80057d8:	b002      	add	sp, #8
 80057da:	bd80      	pop	{r7, pc}
 80057dc:	e000e100 	.word	0xe000e100

080057e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80057e0:	b590      	push	{r4, r7, lr}
 80057e2:	b083      	sub	sp, #12
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	0002      	movs	r2, r0
 80057e8:	6039      	str	r1, [r7, #0]
 80057ea:	1dfb      	adds	r3, r7, #7
 80057ec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80057ee:	1dfb      	adds	r3, r7, #7
 80057f0:	781b      	ldrb	r3, [r3, #0]
 80057f2:	2b7f      	cmp	r3, #127	@ 0x7f
 80057f4:	d828      	bhi.n	8005848 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80057f6:	4a2f      	ldr	r2, [pc, #188]	@ (80058b4 <__NVIC_SetPriority+0xd4>)
 80057f8:	1dfb      	adds	r3, r7, #7
 80057fa:	781b      	ldrb	r3, [r3, #0]
 80057fc:	b25b      	sxtb	r3, r3
 80057fe:	089b      	lsrs	r3, r3, #2
 8005800:	33c0      	adds	r3, #192	@ 0xc0
 8005802:	009b      	lsls	r3, r3, #2
 8005804:	589b      	ldr	r3, [r3, r2]
 8005806:	1dfa      	adds	r2, r7, #7
 8005808:	7812      	ldrb	r2, [r2, #0]
 800580a:	0011      	movs	r1, r2
 800580c:	2203      	movs	r2, #3
 800580e:	400a      	ands	r2, r1
 8005810:	00d2      	lsls	r2, r2, #3
 8005812:	21ff      	movs	r1, #255	@ 0xff
 8005814:	4091      	lsls	r1, r2
 8005816:	000a      	movs	r2, r1
 8005818:	43d2      	mvns	r2, r2
 800581a:	401a      	ands	r2, r3
 800581c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	019b      	lsls	r3, r3, #6
 8005822:	22ff      	movs	r2, #255	@ 0xff
 8005824:	401a      	ands	r2, r3
 8005826:	1dfb      	adds	r3, r7, #7
 8005828:	781b      	ldrb	r3, [r3, #0]
 800582a:	0018      	movs	r0, r3
 800582c:	2303      	movs	r3, #3
 800582e:	4003      	ands	r3, r0
 8005830:	00db      	lsls	r3, r3, #3
 8005832:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005834:	481f      	ldr	r0, [pc, #124]	@ (80058b4 <__NVIC_SetPriority+0xd4>)
 8005836:	1dfb      	adds	r3, r7, #7
 8005838:	781b      	ldrb	r3, [r3, #0]
 800583a:	b25b      	sxtb	r3, r3
 800583c:	089b      	lsrs	r3, r3, #2
 800583e:	430a      	orrs	r2, r1
 8005840:	33c0      	adds	r3, #192	@ 0xc0
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8005846:	e031      	b.n	80058ac <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005848:	4a1b      	ldr	r2, [pc, #108]	@ (80058b8 <__NVIC_SetPriority+0xd8>)
 800584a:	1dfb      	adds	r3, r7, #7
 800584c:	781b      	ldrb	r3, [r3, #0]
 800584e:	0019      	movs	r1, r3
 8005850:	230f      	movs	r3, #15
 8005852:	400b      	ands	r3, r1
 8005854:	3b08      	subs	r3, #8
 8005856:	089b      	lsrs	r3, r3, #2
 8005858:	3306      	adds	r3, #6
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	18d3      	adds	r3, r2, r3
 800585e:	3304      	adds	r3, #4
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	1dfa      	adds	r2, r7, #7
 8005864:	7812      	ldrb	r2, [r2, #0]
 8005866:	0011      	movs	r1, r2
 8005868:	2203      	movs	r2, #3
 800586a:	400a      	ands	r2, r1
 800586c:	00d2      	lsls	r2, r2, #3
 800586e:	21ff      	movs	r1, #255	@ 0xff
 8005870:	4091      	lsls	r1, r2
 8005872:	000a      	movs	r2, r1
 8005874:	43d2      	mvns	r2, r2
 8005876:	401a      	ands	r2, r3
 8005878:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	019b      	lsls	r3, r3, #6
 800587e:	22ff      	movs	r2, #255	@ 0xff
 8005880:	401a      	ands	r2, r3
 8005882:	1dfb      	adds	r3, r7, #7
 8005884:	781b      	ldrb	r3, [r3, #0]
 8005886:	0018      	movs	r0, r3
 8005888:	2303      	movs	r3, #3
 800588a:	4003      	ands	r3, r0
 800588c:	00db      	lsls	r3, r3, #3
 800588e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005890:	4809      	ldr	r0, [pc, #36]	@ (80058b8 <__NVIC_SetPriority+0xd8>)
 8005892:	1dfb      	adds	r3, r7, #7
 8005894:	781b      	ldrb	r3, [r3, #0]
 8005896:	001c      	movs	r4, r3
 8005898:	230f      	movs	r3, #15
 800589a:	4023      	ands	r3, r4
 800589c:	3b08      	subs	r3, #8
 800589e:	089b      	lsrs	r3, r3, #2
 80058a0:	430a      	orrs	r2, r1
 80058a2:	3306      	adds	r3, #6
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	18c3      	adds	r3, r0, r3
 80058a8:	3304      	adds	r3, #4
 80058aa:	601a      	str	r2, [r3, #0]
}
 80058ac:	46c0      	nop			@ (mov r8, r8)
 80058ae:	46bd      	mov	sp, r7
 80058b0:	b003      	add	sp, #12
 80058b2:	bd90      	pop	{r4, r7, pc}
 80058b4:	e000e100 	.word	0xe000e100
 80058b8:	e000ed00 	.word	0xe000ed00

080058bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b082      	sub	sp, #8
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	1e5a      	subs	r2, r3, #1
 80058c8:	2380      	movs	r3, #128	@ 0x80
 80058ca:	045b      	lsls	r3, r3, #17
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d301      	bcc.n	80058d4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80058d0:	2301      	movs	r3, #1
 80058d2:	e010      	b.n	80058f6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80058d4:	4b0a      	ldr	r3, [pc, #40]	@ (8005900 <SysTick_Config+0x44>)
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	3a01      	subs	r2, #1
 80058da:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80058dc:	2301      	movs	r3, #1
 80058de:	425b      	negs	r3, r3
 80058e0:	2103      	movs	r1, #3
 80058e2:	0018      	movs	r0, r3
 80058e4:	f7ff ff7c 	bl	80057e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80058e8:	4b05      	ldr	r3, [pc, #20]	@ (8005900 <SysTick_Config+0x44>)
 80058ea:	2200      	movs	r2, #0
 80058ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80058ee:	4b04      	ldr	r3, [pc, #16]	@ (8005900 <SysTick_Config+0x44>)
 80058f0:	2207      	movs	r2, #7
 80058f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80058f4:	2300      	movs	r3, #0
}
 80058f6:	0018      	movs	r0, r3
 80058f8:	46bd      	mov	sp, r7
 80058fa:	b002      	add	sp, #8
 80058fc:	bd80      	pop	{r7, pc}
 80058fe:	46c0      	nop			@ (mov r8, r8)
 8005900:	e000e010 	.word	0xe000e010

08005904 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
 800590a:	60b9      	str	r1, [r7, #8]
 800590c:	607a      	str	r2, [r7, #4]
 800590e:	210f      	movs	r1, #15
 8005910:	187b      	adds	r3, r7, r1
 8005912:	1c02      	adds	r2, r0, #0
 8005914:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8005916:	68ba      	ldr	r2, [r7, #8]
 8005918:	187b      	adds	r3, r7, r1
 800591a:	781b      	ldrb	r3, [r3, #0]
 800591c:	b25b      	sxtb	r3, r3
 800591e:	0011      	movs	r1, r2
 8005920:	0018      	movs	r0, r3
 8005922:	f7ff ff5d 	bl	80057e0 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8005926:	46c0      	nop			@ (mov r8, r8)
 8005928:	46bd      	mov	sp, r7
 800592a:	b004      	add	sp, #16
 800592c:	bd80      	pop	{r7, pc}

0800592e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800592e:	b580      	push	{r7, lr}
 8005930:	b082      	sub	sp, #8
 8005932:	af00      	add	r7, sp, #0
 8005934:	0002      	movs	r2, r0
 8005936:	1dfb      	adds	r3, r7, #7
 8005938:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800593a:	1dfb      	adds	r3, r7, #7
 800593c:	781b      	ldrb	r3, [r3, #0]
 800593e:	b25b      	sxtb	r3, r3
 8005940:	0018      	movs	r0, r3
 8005942:	f7ff ff33 	bl	80057ac <__NVIC_EnableIRQ>
}
 8005946:	46c0      	nop			@ (mov r8, r8)
 8005948:	46bd      	mov	sp, r7
 800594a:	b002      	add	sp, #8
 800594c:	bd80      	pop	{r7, pc}

0800594e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800594e:	b580      	push	{r7, lr}
 8005950:	b082      	sub	sp, #8
 8005952:	af00      	add	r7, sp, #0
 8005954:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	0018      	movs	r0, r3
 800595a:	f7ff ffaf 	bl	80058bc <SysTick_Config>
 800595e:	0003      	movs	r3, r0
}
 8005960:	0018      	movs	r0, r3
 8005962:	46bd      	mov	sp, r7
 8005964:	b002      	add	sp, #8
 8005966:	bd80      	pop	{r7, pc}

08005968 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b084      	sub	sp, #16
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005970:	230f      	movs	r3, #15
 8005972:	18fb      	adds	r3, r7, r3
 8005974:	2200      	movs	r2, #0
 8005976:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2225      	movs	r2, #37	@ 0x25
 800597c:	5c9b      	ldrb	r3, [r3, r2]
 800597e:	b2db      	uxtb	r3, r3
 8005980:	2b02      	cmp	r3, #2
 8005982:	d008      	beq.n	8005996 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2204      	movs	r2, #4
 8005988:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2224      	movs	r2, #36	@ 0x24
 800598e:	2100      	movs	r1, #0
 8005990:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	e024      	b.n	80059e0 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	210e      	movs	r1, #14
 80059a2:	438a      	bics	r2, r1
 80059a4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	681a      	ldr	r2, [r3, #0]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	2101      	movs	r1, #1
 80059b2:	438a      	bics	r2, r1
 80059b4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ba:	221c      	movs	r2, #28
 80059bc:	401a      	ands	r2, r3
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059c2:	2101      	movs	r1, #1
 80059c4:	4091      	lsls	r1, r2
 80059c6:	000a      	movs	r2, r1
 80059c8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2225      	movs	r2, #37	@ 0x25
 80059ce:	2101      	movs	r1, #1
 80059d0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2224      	movs	r2, #36	@ 0x24
 80059d6:	2100      	movs	r1, #0
 80059d8:	5499      	strb	r1, [r3, r2]

    return status;
 80059da:	230f      	movs	r3, #15
 80059dc:	18fb      	adds	r3, r7, r3
 80059de:	781b      	ldrb	r3, [r3, #0]
  }
}
 80059e0:	0018      	movs	r0, r3
 80059e2:	46bd      	mov	sp, r7
 80059e4:	b004      	add	sp, #16
 80059e6:	bd80      	pop	{r7, pc}

080059e8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b084      	sub	sp, #16
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059f0:	210f      	movs	r1, #15
 80059f2:	187b      	adds	r3, r7, r1
 80059f4:	2200      	movs	r2, #0
 80059f6:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2225      	movs	r2, #37	@ 0x25
 80059fc:	5c9b      	ldrb	r3, [r3, r2]
 80059fe:	b2db      	uxtb	r3, r3
 8005a00:	2b02      	cmp	r3, #2
 8005a02:	d006      	beq.n	8005a12 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2204      	movs	r2, #4
 8005a08:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005a0a:	187b      	adds	r3, r7, r1
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	701a      	strb	r2, [r3, #0]
 8005a10:	e02a      	b.n	8005a68 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	210e      	movs	r1, #14
 8005a1e:	438a      	bics	r2, r1
 8005a20:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2101      	movs	r1, #1
 8005a2e:	438a      	bics	r2, r1
 8005a30:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a36:	221c      	movs	r2, #28
 8005a38:	401a      	ands	r2, r3
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a3e:	2101      	movs	r1, #1
 8005a40:	4091      	lsls	r1, r2
 8005a42:	000a      	movs	r2, r1
 8005a44:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2225      	movs	r2, #37	@ 0x25
 8005a4a:	2101      	movs	r1, #1
 8005a4c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2224      	movs	r2, #36	@ 0x24
 8005a52:	2100      	movs	r1, #0
 8005a54:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d004      	beq.n	8005a68 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	0010      	movs	r0, r2
 8005a66:	4798      	blx	r3
    }
  }
  return status;
 8005a68:	230f      	movs	r3, #15
 8005a6a:	18fb      	adds	r3, r7, r3
 8005a6c:	781b      	ldrb	r3, [r3, #0]
}
 8005a6e:	0018      	movs	r0, r3
 8005a70:	46bd      	mov	sp, r7
 8005a72:	b004      	add	sp, #16
 8005a74:	bd80      	pop	{r7, pc}
	...

08005a78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b086      	sub	sp, #24
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005a82:	2300      	movs	r3, #0
 8005a84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005a86:	2300      	movs	r3, #0
 8005a88:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8005a8e:	e155      	b.n	8005d3c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	2101      	movs	r1, #1
 8005a96:	697a      	ldr	r2, [r7, #20]
 8005a98:	4091      	lsls	r1, r2
 8005a9a:	000a      	movs	r2, r1
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d100      	bne.n	8005aa8 <HAL_GPIO_Init+0x30>
 8005aa6:	e146      	b.n	8005d36 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	2203      	movs	r2, #3
 8005aae:	4013      	ands	r3, r2
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d005      	beq.n	8005ac0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	2203      	movs	r2, #3
 8005aba:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005abc:	2b02      	cmp	r3, #2
 8005abe:	d130      	bne.n	8005b22 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	005b      	lsls	r3, r3, #1
 8005aca:	2203      	movs	r2, #3
 8005acc:	409a      	lsls	r2, r3
 8005ace:	0013      	movs	r3, r2
 8005ad0:	43da      	mvns	r2, r3
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	68da      	ldr	r2, [r3, #12]
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	005b      	lsls	r3, r3, #1
 8005ae0:	409a      	lsls	r2, r3
 8005ae2:	0013      	movs	r3, r2
 8005ae4:	693a      	ldr	r2, [r7, #16]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	693a      	ldr	r2, [r7, #16]
 8005aee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005af6:	2201      	movs	r2, #1
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	409a      	lsls	r2, r3
 8005afc:	0013      	movs	r3, r2
 8005afe:	43da      	mvns	r2, r3
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	4013      	ands	r3, r2
 8005b04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	091b      	lsrs	r3, r3, #4
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	401a      	ands	r2, r3
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	409a      	lsls	r2, r3
 8005b14:	0013      	movs	r3, r2
 8005b16:	693a      	ldr	r2, [r7, #16]
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	693a      	ldr	r2, [r7, #16]
 8005b20:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	2203      	movs	r2, #3
 8005b28:	4013      	ands	r3, r2
 8005b2a:	2b03      	cmp	r3, #3
 8005b2c:	d017      	beq.n	8005b5e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	005b      	lsls	r3, r3, #1
 8005b38:	2203      	movs	r2, #3
 8005b3a:	409a      	lsls	r2, r3
 8005b3c:	0013      	movs	r3, r2
 8005b3e:	43da      	mvns	r2, r3
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	4013      	ands	r3, r2
 8005b44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	689a      	ldr	r2, [r3, #8]
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	005b      	lsls	r3, r3, #1
 8005b4e:	409a      	lsls	r2, r3
 8005b50:	0013      	movs	r3, r2
 8005b52:	693a      	ldr	r2, [r7, #16]
 8005b54:	4313      	orrs	r3, r2
 8005b56:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	693a      	ldr	r2, [r7, #16]
 8005b5c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	2203      	movs	r2, #3
 8005b64:	4013      	ands	r3, r2
 8005b66:	2b02      	cmp	r3, #2
 8005b68:	d123      	bne.n	8005bb2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	08da      	lsrs	r2, r3, #3
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	3208      	adds	r2, #8
 8005b72:	0092      	lsls	r2, r2, #2
 8005b74:	58d3      	ldr	r3, [r2, r3]
 8005b76:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	2207      	movs	r2, #7
 8005b7c:	4013      	ands	r3, r2
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	220f      	movs	r2, #15
 8005b82:	409a      	lsls	r2, r3
 8005b84:	0013      	movs	r3, r2
 8005b86:	43da      	mvns	r2, r3
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	4013      	ands	r3, r2
 8005b8c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	691a      	ldr	r2, [r3, #16]
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	2107      	movs	r1, #7
 8005b96:	400b      	ands	r3, r1
 8005b98:	009b      	lsls	r3, r3, #2
 8005b9a:	409a      	lsls	r2, r3
 8005b9c:	0013      	movs	r3, r2
 8005b9e:	693a      	ldr	r2, [r7, #16]
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	08da      	lsrs	r2, r3, #3
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	3208      	adds	r2, #8
 8005bac:	0092      	lsls	r2, r2, #2
 8005bae:	6939      	ldr	r1, [r7, #16]
 8005bb0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	005b      	lsls	r3, r3, #1
 8005bbc:	2203      	movs	r2, #3
 8005bbe:	409a      	lsls	r2, r3
 8005bc0:	0013      	movs	r3, r2
 8005bc2:	43da      	mvns	r2, r3
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	4013      	ands	r3, r2
 8005bc8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	2203      	movs	r2, #3
 8005bd0:	401a      	ands	r2, r3
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	005b      	lsls	r3, r3, #1
 8005bd6:	409a      	lsls	r2, r3
 8005bd8:	0013      	movs	r3, r2
 8005bda:	693a      	ldr	r2, [r7, #16]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	693a      	ldr	r2, [r7, #16]
 8005be4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	685a      	ldr	r2, [r3, #4]
 8005bea:	23c0      	movs	r3, #192	@ 0xc0
 8005bec:	029b      	lsls	r3, r3, #10
 8005bee:	4013      	ands	r3, r2
 8005bf0:	d100      	bne.n	8005bf4 <HAL_GPIO_Init+0x17c>
 8005bf2:	e0a0      	b.n	8005d36 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005bf4:	4b57      	ldr	r3, [pc, #348]	@ (8005d54 <HAL_GPIO_Init+0x2dc>)
 8005bf6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bf8:	4b56      	ldr	r3, [pc, #344]	@ (8005d54 <HAL_GPIO_Init+0x2dc>)
 8005bfa:	2101      	movs	r1, #1
 8005bfc:	430a      	orrs	r2, r1
 8005bfe:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8005c00:	4a55      	ldr	r2, [pc, #340]	@ (8005d58 <HAL_GPIO_Init+0x2e0>)
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	089b      	lsrs	r3, r3, #2
 8005c06:	3302      	adds	r3, #2
 8005c08:	009b      	lsls	r3, r3, #2
 8005c0a:	589b      	ldr	r3, [r3, r2]
 8005c0c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	2203      	movs	r2, #3
 8005c12:	4013      	ands	r3, r2
 8005c14:	009b      	lsls	r3, r3, #2
 8005c16:	220f      	movs	r2, #15
 8005c18:	409a      	lsls	r2, r3
 8005c1a:	0013      	movs	r3, r2
 8005c1c:	43da      	mvns	r2, r3
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	4013      	ands	r3, r2
 8005c22:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8005c24:	687a      	ldr	r2, [r7, #4]
 8005c26:	23a0      	movs	r3, #160	@ 0xa0
 8005c28:	05db      	lsls	r3, r3, #23
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	d01f      	beq.n	8005c6e <HAL_GPIO_Init+0x1f6>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	4a4a      	ldr	r2, [pc, #296]	@ (8005d5c <HAL_GPIO_Init+0x2e4>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d019      	beq.n	8005c6a <HAL_GPIO_Init+0x1f2>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	4a49      	ldr	r2, [pc, #292]	@ (8005d60 <HAL_GPIO_Init+0x2e8>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d013      	beq.n	8005c66 <HAL_GPIO_Init+0x1ee>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	4a48      	ldr	r2, [pc, #288]	@ (8005d64 <HAL_GPIO_Init+0x2ec>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d00d      	beq.n	8005c62 <HAL_GPIO_Init+0x1ea>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	4a47      	ldr	r2, [pc, #284]	@ (8005d68 <HAL_GPIO_Init+0x2f0>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d007      	beq.n	8005c5e <HAL_GPIO_Init+0x1e6>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	4a46      	ldr	r2, [pc, #280]	@ (8005d6c <HAL_GPIO_Init+0x2f4>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d101      	bne.n	8005c5a <HAL_GPIO_Init+0x1e2>
 8005c56:	2305      	movs	r3, #5
 8005c58:	e00a      	b.n	8005c70 <HAL_GPIO_Init+0x1f8>
 8005c5a:	2306      	movs	r3, #6
 8005c5c:	e008      	b.n	8005c70 <HAL_GPIO_Init+0x1f8>
 8005c5e:	2304      	movs	r3, #4
 8005c60:	e006      	b.n	8005c70 <HAL_GPIO_Init+0x1f8>
 8005c62:	2303      	movs	r3, #3
 8005c64:	e004      	b.n	8005c70 <HAL_GPIO_Init+0x1f8>
 8005c66:	2302      	movs	r3, #2
 8005c68:	e002      	b.n	8005c70 <HAL_GPIO_Init+0x1f8>
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e000      	b.n	8005c70 <HAL_GPIO_Init+0x1f8>
 8005c6e:	2300      	movs	r3, #0
 8005c70:	697a      	ldr	r2, [r7, #20]
 8005c72:	2103      	movs	r1, #3
 8005c74:	400a      	ands	r2, r1
 8005c76:	0092      	lsls	r2, r2, #2
 8005c78:	4093      	lsls	r3, r2
 8005c7a:	693a      	ldr	r2, [r7, #16]
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005c80:	4935      	ldr	r1, [pc, #212]	@ (8005d58 <HAL_GPIO_Init+0x2e0>)
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	089b      	lsrs	r3, r3, #2
 8005c86:	3302      	adds	r3, #2
 8005c88:	009b      	lsls	r3, r3, #2
 8005c8a:	693a      	ldr	r2, [r7, #16]
 8005c8c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005c8e:	4b38      	ldr	r3, [pc, #224]	@ (8005d70 <HAL_GPIO_Init+0x2f8>)
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	43da      	mvns	r2, r3
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	4013      	ands	r3, r2
 8005c9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	685a      	ldr	r2, [r3, #4]
 8005ca2:	2380      	movs	r3, #128	@ 0x80
 8005ca4:	035b      	lsls	r3, r3, #13
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	d003      	beq.n	8005cb2 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8005caa:	693a      	ldr	r2, [r7, #16]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005cb2:	4b2f      	ldr	r3, [pc, #188]	@ (8005d70 <HAL_GPIO_Init+0x2f8>)
 8005cb4:	693a      	ldr	r2, [r7, #16]
 8005cb6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8005cb8:	4b2d      	ldr	r3, [pc, #180]	@ (8005d70 <HAL_GPIO_Init+0x2f8>)
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	43da      	mvns	r2, r3
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	685a      	ldr	r2, [r3, #4]
 8005ccc:	2380      	movs	r3, #128	@ 0x80
 8005cce:	039b      	lsls	r3, r3, #14
 8005cd0:	4013      	ands	r3, r2
 8005cd2:	d003      	beq.n	8005cdc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8005cd4:	693a      	ldr	r2, [r7, #16]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005cdc:	4b24      	ldr	r3, [pc, #144]	@ (8005d70 <HAL_GPIO_Init+0x2f8>)
 8005cde:	693a      	ldr	r2, [r7, #16]
 8005ce0:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8005ce2:	4b23      	ldr	r3, [pc, #140]	@ (8005d70 <HAL_GPIO_Init+0x2f8>)
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	43da      	mvns	r2, r3
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	4013      	ands	r3, r2
 8005cf0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	685a      	ldr	r2, [r3, #4]
 8005cf6:	2380      	movs	r3, #128	@ 0x80
 8005cf8:	029b      	lsls	r3, r3, #10
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	d003      	beq.n	8005d06 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8005cfe:	693a      	ldr	r2, [r7, #16]
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005d06:	4b1a      	ldr	r3, [pc, #104]	@ (8005d70 <HAL_GPIO_Init+0x2f8>)
 8005d08:	693a      	ldr	r2, [r7, #16]
 8005d0a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005d0c:	4b18      	ldr	r3, [pc, #96]	@ (8005d70 <HAL_GPIO_Init+0x2f8>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	43da      	mvns	r2, r3
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	4013      	ands	r3, r2
 8005d1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	685a      	ldr	r2, [r3, #4]
 8005d20:	2380      	movs	r3, #128	@ 0x80
 8005d22:	025b      	lsls	r3, r3, #9
 8005d24:	4013      	ands	r3, r2
 8005d26:	d003      	beq.n	8005d30 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8005d28:	693a      	ldr	r2, [r7, #16]
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005d30:	4b0f      	ldr	r3, [pc, #60]	@ (8005d70 <HAL_GPIO_Init+0x2f8>)
 8005d32:	693a      	ldr	r2, [r7, #16]
 8005d34:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	3301      	adds	r3, #1
 8005d3a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	40da      	lsrs	r2, r3
 8005d44:	1e13      	subs	r3, r2, #0
 8005d46:	d000      	beq.n	8005d4a <HAL_GPIO_Init+0x2d2>
 8005d48:	e6a2      	b.n	8005a90 <HAL_GPIO_Init+0x18>
  }
}
 8005d4a:	46c0      	nop			@ (mov r8, r8)
 8005d4c:	46c0      	nop			@ (mov r8, r8)
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	b006      	add	sp, #24
 8005d52:	bd80      	pop	{r7, pc}
 8005d54:	40021000 	.word	0x40021000
 8005d58:	40010000 	.word	0x40010000
 8005d5c:	50000400 	.word	0x50000400
 8005d60:	50000800 	.word	0x50000800
 8005d64:	50000c00 	.word	0x50000c00
 8005d68:	50001000 	.word	0x50001000
 8005d6c:	50001c00 	.word	0x50001c00
 8005d70:	40010400 	.word	0x40010400

08005d74 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b084      	sub	sp, #16
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
 8005d7c:	000a      	movs	r2, r1
 8005d7e:	1cbb      	adds	r3, r7, #2
 8005d80:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	691b      	ldr	r3, [r3, #16]
 8005d86:	1cba      	adds	r2, r7, #2
 8005d88:	8812      	ldrh	r2, [r2, #0]
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	d004      	beq.n	8005d98 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8005d8e:	230f      	movs	r3, #15
 8005d90:	18fb      	adds	r3, r7, r3
 8005d92:	2201      	movs	r2, #1
 8005d94:	701a      	strb	r2, [r3, #0]
 8005d96:	e003      	b.n	8005da0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005d98:	230f      	movs	r3, #15
 8005d9a:	18fb      	adds	r3, r7, r3
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8005da0:	230f      	movs	r3, #15
 8005da2:	18fb      	adds	r3, r7, r3
 8005da4:	781b      	ldrb	r3, [r3, #0]
}
 8005da6:	0018      	movs	r0, r3
 8005da8:	46bd      	mov	sp, r7
 8005daa:	b004      	add	sp, #16
 8005dac:	bd80      	pop	{r7, pc}

08005dae <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005dae:	b580      	push	{r7, lr}
 8005db0:	b082      	sub	sp, #8
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	6078      	str	r0, [r7, #4]
 8005db6:	0008      	movs	r0, r1
 8005db8:	0011      	movs	r1, r2
 8005dba:	1cbb      	adds	r3, r7, #2
 8005dbc:	1c02      	adds	r2, r0, #0
 8005dbe:	801a      	strh	r2, [r3, #0]
 8005dc0:	1c7b      	adds	r3, r7, #1
 8005dc2:	1c0a      	adds	r2, r1, #0
 8005dc4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005dc6:	1c7b      	adds	r3, r7, #1
 8005dc8:	781b      	ldrb	r3, [r3, #0]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d004      	beq.n	8005dd8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005dce:	1cbb      	adds	r3, r7, #2
 8005dd0:	881a      	ldrh	r2, [r3, #0]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8005dd6:	e003      	b.n	8005de0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8005dd8:	1cbb      	adds	r3, r7, #2
 8005dda:	881a      	ldrh	r2, [r3, #0]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005de0:	46c0      	nop			@ (mov r8, r8)
 8005de2:	46bd      	mov	sp, r7
 8005de4:	b002      	add	sp, #8
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b082      	sub	sp, #8
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	0002      	movs	r2, r0
 8005df0:	1dbb      	adds	r3, r7, #6
 8005df2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005df4:	4b09      	ldr	r3, [pc, #36]	@ (8005e1c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8005df6:	695b      	ldr	r3, [r3, #20]
 8005df8:	1dba      	adds	r2, r7, #6
 8005dfa:	8812      	ldrh	r2, [r2, #0]
 8005dfc:	4013      	ands	r3, r2
 8005dfe:	d008      	beq.n	8005e12 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005e00:	4b06      	ldr	r3, [pc, #24]	@ (8005e1c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8005e02:	1dba      	adds	r2, r7, #6
 8005e04:	8812      	ldrh	r2, [r2, #0]
 8005e06:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005e08:	1dbb      	adds	r3, r7, #6
 8005e0a:	881b      	ldrh	r3, [r3, #0]
 8005e0c:	0018      	movs	r0, r3
 8005e0e:	f000 f807 	bl	8005e20 <HAL_GPIO_EXTI_Callback>
  }
}
 8005e12:	46c0      	nop			@ (mov r8, r8)
 8005e14:	46bd      	mov	sp, r7
 8005e16:	b002      	add	sp, #8
 8005e18:	bd80      	pop	{r7, pc}
 8005e1a:	46c0      	nop			@ (mov r8, r8)
 8005e1c:	40010400 	.word	0x40010400

08005e20 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b082      	sub	sp, #8
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	0002      	movs	r2, r0
 8005e28:	1dbb      	adds	r3, r7, #6
 8005e2a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005e2c:	46c0      	nop			@ (mov r8, r8)
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	b002      	add	sp, #8
 8005e32:	bd80      	pop	{r7, pc}

08005e34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b082      	sub	sp, #8
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d101      	bne.n	8005e46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	e08f      	b.n	8005f66 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2241      	movs	r2, #65	@ 0x41
 8005e4a:	5c9b      	ldrb	r3, [r3, r2]
 8005e4c:	b2db      	uxtb	r3, r3
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d107      	bne.n	8005e62 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2240      	movs	r2, #64	@ 0x40
 8005e56:	2100      	movs	r1, #0
 8005e58:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	0018      	movs	r0, r3
 8005e5e:	f7fe fe99 	bl	8004b94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2241      	movs	r2, #65	@ 0x41
 8005e66:	2124      	movs	r1, #36	@ 0x24
 8005e68:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	2101      	movs	r1, #1
 8005e76:	438a      	bics	r2, r1
 8005e78:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	685a      	ldr	r2, [r3, #4]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	493b      	ldr	r1, [pc, #236]	@ (8005f70 <HAL_I2C_Init+0x13c>)
 8005e84:	400a      	ands	r2, r1
 8005e86:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	689a      	ldr	r2, [r3, #8]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4938      	ldr	r1, [pc, #224]	@ (8005f74 <HAL_I2C_Init+0x140>)
 8005e94:	400a      	ands	r2, r1
 8005e96:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	68db      	ldr	r3, [r3, #12]
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d108      	bne.n	8005eb2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	689a      	ldr	r2, [r3, #8]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	2180      	movs	r1, #128	@ 0x80
 8005eaa:	0209      	lsls	r1, r1, #8
 8005eac:	430a      	orrs	r2, r1
 8005eae:	609a      	str	r2, [r3, #8]
 8005eb0:	e007      	b.n	8005ec2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	689a      	ldr	r2, [r3, #8]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	2184      	movs	r1, #132	@ 0x84
 8005ebc:	0209      	lsls	r1, r1, #8
 8005ebe:	430a      	orrs	r2, r1
 8005ec0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	68db      	ldr	r3, [r3, #12]
 8005ec6:	2b02      	cmp	r3, #2
 8005ec8:	d109      	bne.n	8005ede <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	685a      	ldr	r2, [r3, #4]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	2180      	movs	r1, #128	@ 0x80
 8005ed6:	0109      	lsls	r1, r1, #4
 8005ed8:	430a      	orrs	r2, r1
 8005eda:	605a      	str	r2, [r3, #4]
 8005edc:	e007      	b.n	8005eee <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	685a      	ldr	r2, [r3, #4]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4923      	ldr	r1, [pc, #140]	@ (8005f78 <HAL_I2C_Init+0x144>)
 8005eea:	400a      	ands	r2, r1
 8005eec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	685a      	ldr	r2, [r3, #4]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4920      	ldr	r1, [pc, #128]	@ (8005f7c <HAL_I2C_Init+0x148>)
 8005efa:	430a      	orrs	r2, r1
 8005efc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	68da      	ldr	r2, [r3, #12]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	491a      	ldr	r1, [pc, #104]	@ (8005f74 <HAL_I2C_Init+0x140>)
 8005f0a:	400a      	ands	r2, r1
 8005f0c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	691a      	ldr	r2, [r3, #16]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	695b      	ldr	r3, [r3, #20]
 8005f16:	431a      	orrs	r2, r3
 8005f18:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	699b      	ldr	r3, [r3, #24]
 8005f1e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	430a      	orrs	r2, r1
 8005f26:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	69d9      	ldr	r1, [r3, #28]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6a1a      	ldr	r2, [r3, #32]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	430a      	orrs	r2, r1
 8005f36:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	2101      	movs	r1, #1
 8005f44:	430a      	orrs	r2, r1
 8005f46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2241      	movs	r2, #65	@ 0x41
 8005f52:	2120      	movs	r1, #32
 8005f54:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2242      	movs	r2, #66	@ 0x42
 8005f60:	2100      	movs	r1, #0
 8005f62:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005f64:	2300      	movs	r3, #0
}
 8005f66:	0018      	movs	r0, r3
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	b002      	add	sp, #8
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	46c0      	nop			@ (mov r8, r8)
 8005f70:	f0ffffff 	.word	0xf0ffffff
 8005f74:	ffff7fff 	.word	0xffff7fff
 8005f78:	fffff7ff 	.word	0xfffff7ff
 8005f7c:	02008000 	.word	0x02008000

08005f80 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005f80:	b590      	push	{r4, r7, lr}
 8005f82:	b089      	sub	sp, #36	@ 0x24
 8005f84:	af02      	add	r7, sp, #8
 8005f86:	60f8      	str	r0, [r7, #12]
 8005f88:	0008      	movs	r0, r1
 8005f8a:	607a      	str	r2, [r7, #4]
 8005f8c:	0019      	movs	r1, r3
 8005f8e:	230a      	movs	r3, #10
 8005f90:	18fb      	adds	r3, r7, r3
 8005f92:	1c02      	adds	r2, r0, #0
 8005f94:	801a      	strh	r2, [r3, #0]
 8005f96:	2308      	movs	r3, #8
 8005f98:	18fb      	adds	r3, r7, r3
 8005f9a:	1c0a      	adds	r2, r1, #0
 8005f9c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2241      	movs	r2, #65	@ 0x41
 8005fa2:	5c9b      	ldrb	r3, [r3, r2]
 8005fa4:	b2db      	uxtb	r3, r3
 8005fa6:	2b20      	cmp	r3, #32
 8005fa8:	d000      	beq.n	8005fac <HAL_I2C_Master_Transmit+0x2c>
 8005faa:	e10a      	b.n	80061c2 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	2240      	movs	r2, #64	@ 0x40
 8005fb0:	5c9b      	ldrb	r3, [r3, r2]
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d101      	bne.n	8005fba <HAL_I2C_Master_Transmit+0x3a>
 8005fb6:	2302      	movs	r3, #2
 8005fb8:	e104      	b.n	80061c4 <HAL_I2C_Master_Transmit+0x244>
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2240      	movs	r2, #64	@ 0x40
 8005fbe:	2101      	movs	r1, #1
 8005fc0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005fc2:	f7ff f82d 	bl	8005020 <HAL_GetTick>
 8005fc6:	0003      	movs	r3, r0
 8005fc8:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005fca:	2380      	movs	r3, #128	@ 0x80
 8005fcc:	0219      	lsls	r1, r3, #8
 8005fce:	68f8      	ldr	r0, [r7, #12]
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	9300      	str	r3, [sp, #0]
 8005fd4:	2319      	movs	r3, #25
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	f000 fb22 	bl	8006620 <I2C_WaitOnFlagUntilTimeout>
 8005fdc:	1e03      	subs	r3, r0, #0
 8005fde:	d001      	beq.n	8005fe4 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e0ef      	b.n	80061c4 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2241      	movs	r2, #65	@ 0x41
 8005fe8:	2121      	movs	r1, #33	@ 0x21
 8005fea:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2242      	movs	r2, #66	@ 0x42
 8005ff0:	2110      	movs	r1, #16
 8005ff2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	687a      	ldr	r2, [r7, #4]
 8005ffe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2208      	movs	r2, #8
 8006004:	18ba      	adds	r2, r7, r2
 8006006:	8812      	ldrh	r2, [r2, #0]
 8006008:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	2200      	movs	r2, #0
 800600e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006014:	b29b      	uxth	r3, r3
 8006016:	2bff      	cmp	r3, #255	@ 0xff
 8006018:	d906      	bls.n	8006028 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	22ff      	movs	r2, #255	@ 0xff
 800601e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8006020:	2380      	movs	r3, #128	@ 0x80
 8006022:	045b      	lsls	r3, r3, #17
 8006024:	617b      	str	r3, [r7, #20]
 8006026:	e007      	b.n	8006038 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800602c:	b29a      	uxth	r2, r3
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006032:	2380      	movs	r3, #128	@ 0x80
 8006034:	049b      	lsls	r3, r3, #18
 8006036:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800603c:	2b00      	cmp	r3, #0
 800603e:	d027      	beq.n	8006090 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006044:	781a      	ldrb	r2, [r3, #0]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006050:	1c5a      	adds	r2, r3, #1
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800605a:	b29b      	uxth	r3, r3
 800605c:	3b01      	subs	r3, #1
 800605e:	b29a      	uxth	r2, r3
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006068:	3b01      	subs	r3, #1
 800606a:	b29a      	uxth	r2, r3
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006074:	b2db      	uxtb	r3, r3
 8006076:	3301      	adds	r3, #1
 8006078:	b2da      	uxtb	r2, r3
 800607a:	697c      	ldr	r4, [r7, #20]
 800607c:	230a      	movs	r3, #10
 800607e:	18fb      	adds	r3, r7, r3
 8006080:	8819      	ldrh	r1, [r3, #0]
 8006082:	68f8      	ldr	r0, [r7, #12]
 8006084:	4b51      	ldr	r3, [pc, #324]	@ (80061cc <HAL_I2C_Master_Transmit+0x24c>)
 8006086:	9300      	str	r3, [sp, #0]
 8006088:	0023      	movs	r3, r4
 800608a:	f000 fd41 	bl	8006b10 <I2C_TransferConfig>
 800608e:	e06f      	b.n	8006170 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006094:	b2da      	uxtb	r2, r3
 8006096:	697c      	ldr	r4, [r7, #20]
 8006098:	230a      	movs	r3, #10
 800609a:	18fb      	adds	r3, r7, r3
 800609c:	8819      	ldrh	r1, [r3, #0]
 800609e:	68f8      	ldr	r0, [r7, #12]
 80060a0:	4b4a      	ldr	r3, [pc, #296]	@ (80061cc <HAL_I2C_Master_Transmit+0x24c>)
 80060a2:	9300      	str	r3, [sp, #0]
 80060a4:	0023      	movs	r3, r4
 80060a6:	f000 fd33 	bl	8006b10 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80060aa:	e061      	b.n	8006170 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060ac:	693a      	ldr	r2, [r7, #16]
 80060ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	0018      	movs	r0, r3
 80060b4:	f000 fb0c 	bl	80066d0 <I2C_WaitOnTXISFlagUntilTimeout>
 80060b8:	1e03      	subs	r3, r0, #0
 80060ba:	d001      	beq.n	80060c0 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	e081      	b.n	80061c4 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c4:	781a      	ldrb	r2, [r3, #0]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d0:	1c5a      	adds	r2, r3, #1
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060da:	b29b      	uxth	r3, r3
 80060dc:	3b01      	subs	r3, #1
 80060de:	b29a      	uxth	r2, r3
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060e8:	3b01      	subs	r3, #1
 80060ea:	b29a      	uxth	r2, r3
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060f4:	b29b      	uxth	r3, r3
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d03a      	beq.n	8006170 <HAL_I2C_Master_Transmit+0x1f0>
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d136      	bne.n	8006170 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006102:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006104:	68f8      	ldr	r0, [r7, #12]
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	9300      	str	r3, [sp, #0]
 800610a:	0013      	movs	r3, r2
 800610c:	2200      	movs	r2, #0
 800610e:	2180      	movs	r1, #128	@ 0x80
 8006110:	f000 fa86 	bl	8006620 <I2C_WaitOnFlagUntilTimeout>
 8006114:	1e03      	subs	r3, r0, #0
 8006116:	d001      	beq.n	800611c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	e053      	b.n	80061c4 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006120:	b29b      	uxth	r3, r3
 8006122:	2bff      	cmp	r3, #255	@ 0xff
 8006124:	d911      	bls.n	800614a <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	22ff      	movs	r2, #255	@ 0xff
 800612a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006130:	b2da      	uxtb	r2, r3
 8006132:	2380      	movs	r3, #128	@ 0x80
 8006134:	045c      	lsls	r4, r3, #17
 8006136:	230a      	movs	r3, #10
 8006138:	18fb      	adds	r3, r7, r3
 800613a:	8819      	ldrh	r1, [r3, #0]
 800613c:	68f8      	ldr	r0, [r7, #12]
 800613e:	2300      	movs	r3, #0
 8006140:	9300      	str	r3, [sp, #0]
 8006142:	0023      	movs	r3, r4
 8006144:	f000 fce4 	bl	8006b10 <I2C_TransferConfig>
 8006148:	e012      	b.n	8006170 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800614e:	b29a      	uxth	r2, r3
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006158:	b2da      	uxtb	r2, r3
 800615a:	2380      	movs	r3, #128	@ 0x80
 800615c:	049c      	lsls	r4, r3, #18
 800615e:	230a      	movs	r3, #10
 8006160:	18fb      	adds	r3, r7, r3
 8006162:	8819      	ldrh	r1, [r3, #0]
 8006164:	68f8      	ldr	r0, [r7, #12]
 8006166:	2300      	movs	r3, #0
 8006168:	9300      	str	r3, [sp, #0]
 800616a:	0023      	movs	r3, r4
 800616c:	f000 fcd0 	bl	8006b10 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006174:	b29b      	uxth	r3, r3
 8006176:	2b00      	cmp	r3, #0
 8006178:	d198      	bne.n	80060ac <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800617a:	693a      	ldr	r2, [r7, #16]
 800617c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	0018      	movs	r0, r3
 8006182:	f000 faeb 	bl	800675c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006186:	1e03      	subs	r3, r0, #0
 8006188:	d001      	beq.n	800618e <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	e01a      	b.n	80061c4 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	2220      	movs	r2, #32
 8006194:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	685a      	ldr	r2, [r3, #4]
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	490b      	ldr	r1, [pc, #44]	@ (80061d0 <HAL_I2C_Master_Transmit+0x250>)
 80061a2:	400a      	ands	r2, r1
 80061a4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2241      	movs	r2, #65	@ 0x41
 80061aa:	2120      	movs	r1, #32
 80061ac:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2242      	movs	r2, #66	@ 0x42
 80061b2:	2100      	movs	r1, #0
 80061b4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2240      	movs	r2, #64	@ 0x40
 80061ba:	2100      	movs	r1, #0
 80061bc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80061be:	2300      	movs	r3, #0
 80061c0:	e000      	b.n	80061c4 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 80061c2:	2302      	movs	r3, #2
  }
}
 80061c4:	0018      	movs	r0, r3
 80061c6:	46bd      	mov	sp, r7
 80061c8:	b007      	add	sp, #28
 80061ca:	bd90      	pop	{r4, r7, pc}
 80061cc:	80002000 	.word	0x80002000
 80061d0:	fe00e800 	.word	0xfe00e800

080061d4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80061d4:	b590      	push	{r4, r7, lr}
 80061d6:	b089      	sub	sp, #36	@ 0x24
 80061d8:	af02      	add	r7, sp, #8
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	0008      	movs	r0, r1
 80061de:	607a      	str	r2, [r7, #4]
 80061e0:	0019      	movs	r1, r3
 80061e2:	230a      	movs	r3, #10
 80061e4:	18fb      	adds	r3, r7, r3
 80061e6:	1c02      	adds	r2, r0, #0
 80061e8:	801a      	strh	r2, [r3, #0]
 80061ea:	2308      	movs	r3, #8
 80061ec:	18fb      	adds	r3, r7, r3
 80061ee:	1c0a      	adds	r2, r1, #0
 80061f0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2241      	movs	r2, #65	@ 0x41
 80061f6:	5c9b      	ldrb	r3, [r3, r2]
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	2b20      	cmp	r3, #32
 80061fc:	d000      	beq.n	8006200 <HAL_I2C_Master_Receive+0x2c>
 80061fe:	e0e8      	b.n	80063d2 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2240      	movs	r2, #64	@ 0x40
 8006204:	5c9b      	ldrb	r3, [r3, r2]
 8006206:	2b01      	cmp	r3, #1
 8006208:	d101      	bne.n	800620e <HAL_I2C_Master_Receive+0x3a>
 800620a:	2302      	movs	r3, #2
 800620c:	e0e2      	b.n	80063d4 <HAL_I2C_Master_Receive+0x200>
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2240      	movs	r2, #64	@ 0x40
 8006212:	2101      	movs	r1, #1
 8006214:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006216:	f7fe ff03 	bl	8005020 <HAL_GetTick>
 800621a:	0003      	movs	r3, r0
 800621c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800621e:	2380      	movs	r3, #128	@ 0x80
 8006220:	0219      	lsls	r1, r3, #8
 8006222:	68f8      	ldr	r0, [r7, #12]
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	9300      	str	r3, [sp, #0]
 8006228:	2319      	movs	r3, #25
 800622a:	2201      	movs	r2, #1
 800622c:	f000 f9f8 	bl	8006620 <I2C_WaitOnFlagUntilTimeout>
 8006230:	1e03      	subs	r3, r0, #0
 8006232:	d001      	beq.n	8006238 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	e0cd      	b.n	80063d4 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2241      	movs	r2, #65	@ 0x41
 800623c:	2122      	movs	r1, #34	@ 0x22
 800623e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2242      	movs	r2, #66	@ 0x42
 8006244:	2110      	movs	r1, #16
 8006246:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2200      	movs	r2, #0
 800624c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	687a      	ldr	r2, [r7, #4]
 8006252:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2208      	movs	r2, #8
 8006258:	18ba      	adds	r2, r7, r2
 800625a:	8812      	ldrh	r2, [r2, #0]
 800625c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2200      	movs	r2, #0
 8006262:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006268:	b29b      	uxth	r3, r3
 800626a:	2bff      	cmp	r3, #255	@ 0xff
 800626c:	d911      	bls.n	8006292 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = 1U;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2201      	movs	r2, #1
 8006272:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006278:	b2da      	uxtb	r2, r3
 800627a:	2380      	movs	r3, #128	@ 0x80
 800627c:	045c      	lsls	r4, r3, #17
 800627e:	230a      	movs	r3, #10
 8006280:	18fb      	adds	r3, r7, r3
 8006282:	8819      	ldrh	r1, [r3, #0]
 8006284:	68f8      	ldr	r0, [r7, #12]
 8006286:	4b55      	ldr	r3, [pc, #340]	@ (80063dc <HAL_I2C_Master_Receive+0x208>)
 8006288:	9300      	str	r3, [sp, #0]
 800628a:	0023      	movs	r3, r4
 800628c:	f000 fc40 	bl	8006b10 <I2C_TransferConfig>
 8006290:	e076      	b.n	8006380 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006296:	b29a      	uxth	r2, r3
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062a0:	b2da      	uxtb	r2, r3
 80062a2:	2380      	movs	r3, #128	@ 0x80
 80062a4:	049c      	lsls	r4, r3, #18
 80062a6:	230a      	movs	r3, #10
 80062a8:	18fb      	adds	r3, r7, r3
 80062aa:	8819      	ldrh	r1, [r3, #0]
 80062ac:	68f8      	ldr	r0, [r7, #12]
 80062ae:	4b4b      	ldr	r3, [pc, #300]	@ (80063dc <HAL_I2C_Master_Receive+0x208>)
 80062b0:	9300      	str	r3, [sp, #0]
 80062b2:	0023      	movs	r3, r4
 80062b4:	f000 fc2c 	bl	8006b10 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80062b8:	e062      	b.n	8006380 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80062ba:	697a      	ldr	r2, [r7, #20]
 80062bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	0018      	movs	r0, r3
 80062c2:	f000 fa8f 	bl	80067e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80062c6:	1e03      	subs	r3, r0, #0
 80062c8:	d001      	beq.n	80062ce <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	e082      	b.n	80063d4 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062d8:	b2d2      	uxtb	r2, r2
 80062da:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e0:	1c5a      	adds	r2, r3, #1
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062ea:	3b01      	subs	r3, #1
 80062ec:	b29a      	uxth	r2, r3
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	3b01      	subs	r3, #1
 80062fa:	b29a      	uxth	r2, r3
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006304:	b29b      	uxth	r3, r3
 8006306:	2b00      	cmp	r3, #0
 8006308:	d03a      	beq.n	8006380 <HAL_I2C_Master_Receive+0x1ac>
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800630e:	2b00      	cmp	r3, #0
 8006310:	d136      	bne.n	8006380 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006312:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006314:	68f8      	ldr	r0, [r7, #12]
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	9300      	str	r3, [sp, #0]
 800631a:	0013      	movs	r3, r2
 800631c:	2200      	movs	r2, #0
 800631e:	2180      	movs	r1, #128	@ 0x80
 8006320:	f000 f97e 	bl	8006620 <I2C_WaitOnFlagUntilTimeout>
 8006324:	1e03      	subs	r3, r0, #0
 8006326:	d001      	beq.n	800632c <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8006328:	2301      	movs	r3, #1
 800632a:	e053      	b.n	80063d4 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006330:	b29b      	uxth	r3, r3
 8006332:	2bff      	cmp	r3, #255	@ 0xff
 8006334:	d911      	bls.n	800635a <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	22ff      	movs	r2, #255	@ 0xff
 800633a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006340:	b2da      	uxtb	r2, r3
 8006342:	2380      	movs	r3, #128	@ 0x80
 8006344:	045c      	lsls	r4, r3, #17
 8006346:	230a      	movs	r3, #10
 8006348:	18fb      	adds	r3, r7, r3
 800634a:	8819      	ldrh	r1, [r3, #0]
 800634c:	68f8      	ldr	r0, [r7, #12]
 800634e:	2300      	movs	r3, #0
 8006350:	9300      	str	r3, [sp, #0]
 8006352:	0023      	movs	r3, r4
 8006354:	f000 fbdc 	bl	8006b10 <I2C_TransferConfig>
 8006358:	e012      	b.n	8006380 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800635e:	b29a      	uxth	r2, r3
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006368:	b2da      	uxtb	r2, r3
 800636a:	2380      	movs	r3, #128	@ 0x80
 800636c:	049c      	lsls	r4, r3, #18
 800636e:	230a      	movs	r3, #10
 8006370:	18fb      	adds	r3, r7, r3
 8006372:	8819      	ldrh	r1, [r3, #0]
 8006374:	68f8      	ldr	r0, [r7, #12]
 8006376:	2300      	movs	r3, #0
 8006378:	9300      	str	r3, [sp, #0]
 800637a:	0023      	movs	r3, r4
 800637c:	f000 fbc8 	bl	8006b10 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006384:	b29b      	uxth	r3, r3
 8006386:	2b00      	cmp	r3, #0
 8006388:	d197      	bne.n	80062ba <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800638a:	697a      	ldr	r2, [r7, #20]
 800638c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	0018      	movs	r0, r3
 8006392:	f000 f9e3 	bl	800675c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006396:	1e03      	subs	r3, r0, #0
 8006398:	d001      	beq.n	800639e <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	e01a      	b.n	80063d4 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	2220      	movs	r2, #32
 80063a4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	685a      	ldr	r2, [r3, #4]
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	490b      	ldr	r1, [pc, #44]	@ (80063e0 <HAL_I2C_Master_Receive+0x20c>)
 80063b2:	400a      	ands	r2, r1
 80063b4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2241      	movs	r2, #65	@ 0x41
 80063ba:	2120      	movs	r1, #32
 80063bc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2242      	movs	r2, #66	@ 0x42
 80063c2:	2100      	movs	r1, #0
 80063c4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2240      	movs	r2, #64	@ 0x40
 80063ca:	2100      	movs	r1, #0
 80063cc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80063ce:	2300      	movs	r3, #0
 80063d0:	e000      	b.n	80063d4 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80063d2:	2302      	movs	r3, #2
  }
}
 80063d4:	0018      	movs	r0, r3
 80063d6:	46bd      	mov	sp, r7
 80063d8:	b007      	add	sp, #28
 80063da:	bd90      	pop	{r4, r7, pc}
 80063dc:	80002400 	.word	0x80002400
 80063e0:	fe00e800 	.word	0xfe00e800

080063e4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b08a      	sub	sp, #40	@ 0x28
 80063e8:	af02      	add	r7, sp, #8
 80063ea:	60f8      	str	r0, [r7, #12]
 80063ec:	607a      	str	r2, [r7, #4]
 80063ee:	603b      	str	r3, [r7, #0]
 80063f0:	230a      	movs	r3, #10
 80063f2:	18fb      	adds	r3, r7, r3
 80063f4:	1c0a      	adds	r2, r1, #0
 80063f6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80063f8:	2300      	movs	r3, #0
 80063fa:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2241      	movs	r2, #65	@ 0x41
 8006400:	5c9b      	ldrb	r3, [r3, r2]
 8006402:	b2db      	uxtb	r3, r3
 8006404:	2b20      	cmp	r3, #32
 8006406:	d000      	beq.n	800640a <HAL_I2C_IsDeviceReady+0x26>
 8006408:	e0df      	b.n	80065ca <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	699a      	ldr	r2, [r3, #24]
 8006410:	2380      	movs	r3, #128	@ 0x80
 8006412:	021b      	lsls	r3, r3, #8
 8006414:	401a      	ands	r2, r3
 8006416:	2380      	movs	r3, #128	@ 0x80
 8006418:	021b      	lsls	r3, r3, #8
 800641a:	429a      	cmp	r2, r3
 800641c:	d101      	bne.n	8006422 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 800641e:	2302      	movs	r3, #2
 8006420:	e0d4      	b.n	80065cc <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2240      	movs	r2, #64	@ 0x40
 8006426:	5c9b      	ldrb	r3, [r3, r2]
 8006428:	2b01      	cmp	r3, #1
 800642a:	d101      	bne.n	8006430 <HAL_I2C_IsDeviceReady+0x4c>
 800642c:	2302      	movs	r3, #2
 800642e:	e0cd      	b.n	80065cc <HAL_I2C_IsDeviceReady+0x1e8>
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2240      	movs	r2, #64	@ 0x40
 8006434:	2101      	movs	r1, #1
 8006436:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2241      	movs	r2, #65	@ 0x41
 800643c:	2124      	movs	r1, #36	@ 0x24
 800643e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2200      	movs	r2, #0
 8006444:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	68db      	ldr	r3, [r3, #12]
 800644a:	2b01      	cmp	r3, #1
 800644c:	d107      	bne.n	800645e <HAL_I2C_IsDeviceReady+0x7a>
 800644e:	230a      	movs	r3, #10
 8006450:	18fb      	adds	r3, r7, r3
 8006452:	881b      	ldrh	r3, [r3, #0]
 8006454:	059b      	lsls	r3, r3, #22
 8006456:	0d9b      	lsrs	r3, r3, #22
 8006458:	4a5e      	ldr	r2, [pc, #376]	@ (80065d4 <HAL_I2C_IsDeviceReady+0x1f0>)
 800645a:	431a      	orrs	r2, r3
 800645c:	e006      	b.n	800646c <HAL_I2C_IsDeviceReady+0x88>
 800645e:	230a      	movs	r3, #10
 8006460:	18fb      	adds	r3, r7, r3
 8006462:	881b      	ldrh	r3, [r3, #0]
 8006464:	059b      	lsls	r3, r3, #22
 8006466:	0d9b      	lsrs	r3, r3, #22
 8006468:	4a5b      	ldr	r2, [pc, #364]	@ (80065d8 <HAL_I2C_IsDeviceReady+0x1f4>)
 800646a:	431a      	orrs	r2, r3
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8006472:	f7fe fdd5 	bl	8005020 <HAL_GetTick>
 8006476:	0003      	movs	r3, r0
 8006478:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	699b      	ldr	r3, [r3, #24]
 8006480:	2220      	movs	r2, #32
 8006482:	4013      	ands	r3, r2
 8006484:	3b20      	subs	r3, #32
 8006486:	425a      	negs	r2, r3
 8006488:	4153      	adcs	r3, r2
 800648a:	b2da      	uxtb	r2, r3
 800648c:	231f      	movs	r3, #31
 800648e:	18fb      	adds	r3, r7, r3
 8006490:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	699b      	ldr	r3, [r3, #24]
 8006498:	2210      	movs	r2, #16
 800649a:	4013      	ands	r3, r2
 800649c:	3b10      	subs	r3, #16
 800649e:	425a      	negs	r2, r3
 80064a0:	4153      	adcs	r3, r2
 80064a2:	b2da      	uxtb	r2, r3
 80064a4:	231e      	movs	r3, #30
 80064a6:	18fb      	adds	r3, r7, r3
 80064a8:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80064aa:	e035      	b.n	8006518 <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	3301      	adds	r3, #1
 80064b0:	d01a      	beq.n	80064e8 <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80064b2:	f7fe fdb5 	bl	8005020 <HAL_GetTick>
 80064b6:	0002      	movs	r2, r0
 80064b8:	69bb      	ldr	r3, [r7, #24]
 80064ba:	1ad3      	subs	r3, r2, r3
 80064bc:	683a      	ldr	r2, [r7, #0]
 80064be:	429a      	cmp	r2, r3
 80064c0:	d302      	bcc.n	80064c8 <HAL_I2C_IsDeviceReady+0xe4>
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d10f      	bne.n	80064e8 <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2241      	movs	r2, #65	@ 0x41
 80064cc:	2120      	movs	r1, #32
 80064ce:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064d4:	2220      	movs	r2, #32
 80064d6:	431a      	orrs	r2, r3
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	2240      	movs	r2, #64	@ 0x40
 80064e0:	2100      	movs	r1, #0
 80064e2:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 80064e4:	2301      	movs	r3, #1
 80064e6:	e071      	b.n	80065cc <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	699b      	ldr	r3, [r3, #24]
 80064ee:	2220      	movs	r2, #32
 80064f0:	4013      	ands	r3, r2
 80064f2:	3b20      	subs	r3, #32
 80064f4:	425a      	negs	r2, r3
 80064f6:	4153      	adcs	r3, r2
 80064f8:	b2da      	uxtb	r2, r3
 80064fa:	231f      	movs	r3, #31
 80064fc:	18fb      	adds	r3, r7, r3
 80064fe:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	699b      	ldr	r3, [r3, #24]
 8006506:	2210      	movs	r2, #16
 8006508:	4013      	ands	r3, r2
 800650a:	3b10      	subs	r3, #16
 800650c:	425a      	negs	r2, r3
 800650e:	4153      	adcs	r3, r2
 8006510:	b2da      	uxtb	r2, r3
 8006512:	231e      	movs	r3, #30
 8006514:	18fb      	adds	r3, r7, r3
 8006516:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8006518:	231f      	movs	r3, #31
 800651a:	18fb      	adds	r3, r7, r3
 800651c:	781b      	ldrb	r3, [r3, #0]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d104      	bne.n	800652c <HAL_I2C_IsDeviceReady+0x148>
 8006522:	231e      	movs	r3, #30
 8006524:	18fb      	adds	r3, r7, r3
 8006526:	781b      	ldrb	r3, [r3, #0]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d0bf      	beq.n	80064ac <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	699b      	ldr	r3, [r3, #24]
 8006532:	2210      	movs	r2, #16
 8006534:	4013      	ands	r3, r2
 8006536:	2b10      	cmp	r3, #16
 8006538:	d01a      	beq.n	8006570 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800653a:	683a      	ldr	r2, [r7, #0]
 800653c:	68f8      	ldr	r0, [r7, #12]
 800653e:	69bb      	ldr	r3, [r7, #24]
 8006540:	9300      	str	r3, [sp, #0]
 8006542:	0013      	movs	r3, r2
 8006544:	2200      	movs	r2, #0
 8006546:	2120      	movs	r1, #32
 8006548:	f000 f86a 	bl	8006620 <I2C_WaitOnFlagUntilTimeout>
 800654c:	1e03      	subs	r3, r0, #0
 800654e:	d001      	beq.n	8006554 <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 8006550:	2301      	movs	r3, #1
 8006552:	e03b      	b.n	80065cc <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	2220      	movs	r2, #32
 800655a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2241      	movs	r2, #65	@ 0x41
 8006560:	2120      	movs	r1, #32
 8006562:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2240      	movs	r2, #64	@ 0x40
 8006568:	2100      	movs	r1, #0
 800656a:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 800656c:	2300      	movs	r3, #0
 800656e:	e02d      	b.n	80065cc <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8006570:	683a      	ldr	r2, [r7, #0]
 8006572:	68f8      	ldr	r0, [r7, #12]
 8006574:	69bb      	ldr	r3, [r7, #24]
 8006576:	9300      	str	r3, [sp, #0]
 8006578:	0013      	movs	r3, r2
 800657a:	2200      	movs	r2, #0
 800657c:	2120      	movs	r1, #32
 800657e:	f000 f84f 	bl	8006620 <I2C_WaitOnFlagUntilTimeout>
 8006582:	1e03      	subs	r3, r0, #0
 8006584:	d001      	beq.n	800658a <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	e020      	b.n	80065cc <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	2210      	movs	r2, #16
 8006590:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	2220      	movs	r2, #32
 8006598:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	3301      	adds	r3, #1
 800659e:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	687a      	ldr	r2, [r7, #4]
 80065a4:	429a      	cmp	r2, r3
 80065a6:	d900      	bls.n	80065aa <HAL_I2C_IsDeviceReady+0x1c6>
 80065a8:	e74d      	b.n	8006446 <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2241      	movs	r2, #65	@ 0x41
 80065ae:	2120      	movs	r1, #32
 80065b0:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065b6:	2220      	movs	r2, #32
 80065b8:	431a      	orrs	r2, r3
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2240      	movs	r2, #64	@ 0x40
 80065c2:	2100      	movs	r1, #0
 80065c4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
 80065c8:	e000      	b.n	80065cc <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 80065ca:	2302      	movs	r3, #2
  }
}
 80065cc:	0018      	movs	r0, r3
 80065ce:	46bd      	mov	sp, r7
 80065d0:	b008      	add	sp, #32
 80065d2:	bd80      	pop	{r7, pc}
 80065d4:	02002000 	.word	0x02002000
 80065d8:	02002800 	.word	0x02002800

080065dc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b082      	sub	sp, #8
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	699b      	ldr	r3, [r3, #24]
 80065ea:	2202      	movs	r2, #2
 80065ec:	4013      	ands	r3, r2
 80065ee:	2b02      	cmp	r3, #2
 80065f0:	d103      	bne.n	80065fa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	2200      	movs	r2, #0
 80065f8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	699b      	ldr	r3, [r3, #24]
 8006600:	2201      	movs	r2, #1
 8006602:	4013      	ands	r3, r2
 8006604:	2b01      	cmp	r3, #1
 8006606:	d007      	beq.n	8006618 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	699a      	ldr	r2, [r3, #24]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	2101      	movs	r1, #1
 8006614:	430a      	orrs	r2, r1
 8006616:	619a      	str	r2, [r3, #24]
  }
}
 8006618:	46c0      	nop			@ (mov r8, r8)
 800661a:	46bd      	mov	sp, r7
 800661c:	b002      	add	sp, #8
 800661e:	bd80      	pop	{r7, pc}

08006620 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b084      	sub	sp, #16
 8006624:	af00      	add	r7, sp, #0
 8006626:	60f8      	str	r0, [r7, #12]
 8006628:	60b9      	str	r1, [r7, #8]
 800662a:	603b      	str	r3, [r7, #0]
 800662c:	1dfb      	adds	r3, r7, #7
 800662e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006630:	e03a      	b.n	80066a8 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006632:	69ba      	ldr	r2, [r7, #24]
 8006634:	6839      	ldr	r1, [r7, #0]
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	0018      	movs	r0, r3
 800663a:	f000 f971 	bl	8006920 <I2C_IsErrorOccurred>
 800663e:	1e03      	subs	r3, r0, #0
 8006640:	d001      	beq.n	8006646 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006642:	2301      	movs	r3, #1
 8006644:	e040      	b.n	80066c8 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	3301      	adds	r3, #1
 800664a:	d02d      	beq.n	80066a8 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800664c:	f7fe fce8 	bl	8005020 <HAL_GetTick>
 8006650:	0002      	movs	r2, r0
 8006652:	69bb      	ldr	r3, [r7, #24]
 8006654:	1ad3      	subs	r3, r2, r3
 8006656:	683a      	ldr	r2, [r7, #0]
 8006658:	429a      	cmp	r2, r3
 800665a:	d302      	bcc.n	8006662 <I2C_WaitOnFlagUntilTimeout+0x42>
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d122      	bne.n	80066a8 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	699b      	ldr	r3, [r3, #24]
 8006668:	68ba      	ldr	r2, [r7, #8]
 800666a:	4013      	ands	r3, r2
 800666c:	68ba      	ldr	r2, [r7, #8]
 800666e:	1ad3      	subs	r3, r2, r3
 8006670:	425a      	negs	r2, r3
 8006672:	4153      	adcs	r3, r2
 8006674:	b2db      	uxtb	r3, r3
 8006676:	001a      	movs	r2, r3
 8006678:	1dfb      	adds	r3, r7, #7
 800667a:	781b      	ldrb	r3, [r3, #0]
 800667c:	429a      	cmp	r2, r3
 800667e:	d113      	bne.n	80066a8 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006684:	2220      	movs	r2, #32
 8006686:	431a      	orrs	r2, r3
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2241      	movs	r2, #65	@ 0x41
 8006690:	2120      	movs	r1, #32
 8006692:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2242      	movs	r2, #66	@ 0x42
 8006698:	2100      	movs	r1, #0
 800669a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2240      	movs	r2, #64	@ 0x40
 80066a0:	2100      	movs	r1, #0
 80066a2:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	e00f      	b.n	80066c8 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	699b      	ldr	r3, [r3, #24]
 80066ae:	68ba      	ldr	r2, [r7, #8]
 80066b0:	4013      	ands	r3, r2
 80066b2:	68ba      	ldr	r2, [r7, #8]
 80066b4:	1ad3      	subs	r3, r2, r3
 80066b6:	425a      	negs	r2, r3
 80066b8:	4153      	adcs	r3, r2
 80066ba:	b2db      	uxtb	r3, r3
 80066bc:	001a      	movs	r2, r3
 80066be:	1dfb      	adds	r3, r7, #7
 80066c0:	781b      	ldrb	r3, [r3, #0]
 80066c2:	429a      	cmp	r2, r3
 80066c4:	d0b5      	beq.n	8006632 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80066c6:	2300      	movs	r3, #0
}
 80066c8:	0018      	movs	r0, r3
 80066ca:	46bd      	mov	sp, r7
 80066cc:	b004      	add	sp, #16
 80066ce:	bd80      	pop	{r7, pc}

080066d0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	60f8      	str	r0, [r7, #12]
 80066d8:	60b9      	str	r1, [r7, #8]
 80066da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80066dc:	e032      	b.n	8006744 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80066de:	687a      	ldr	r2, [r7, #4]
 80066e0:	68b9      	ldr	r1, [r7, #8]
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	0018      	movs	r0, r3
 80066e6:	f000 f91b 	bl	8006920 <I2C_IsErrorOccurred>
 80066ea:	1e03      	subs	r3, r0, #0
 80066ec:	d001      	beq.n	80066f2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80066ee:	2301      	movs	r3, #1
 80066f0:	e030      	b.n	8006754 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	3301      	adds	r3, #1
 80066f6:	d025      	beq.n	8006744 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066f8:	f7fe fc92 	bl	8005020 <HAL_GetTick>
 80066fc:	0002      	movs	r2, r0
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	1ad3      	subs	r3, r2, r3
 8006702:	68ba      	ldr	r2, [r7, #8]
 8006704:	429a      	cmp	r2, r3
 8006706:	d302      	bcc.n	800670e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d11a      	bne.n	8006744 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	699b      	ldr	r3, [r3, #24]
 8006714:	2202      	movs	r2, #2
 8006716:	4013      	ands	r3, r2
 8006718:	2b02      	cmp	r3, #2
 800671a:	d013      	beq.n	8006744 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006720:	2220      	movs	r2, #32
 8006722:	431a      	orrs	r2, r3
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2241      	movs	r2, #65	@ 0x41
 800672c:	2120      	movs	r1, #32
 800672e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2242      	movs	r2, #66	@ 0x42
 8006734:	2100      	movs	r1, #0
 8006736:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	2240      	movs	r2, #64	@ 0x40
 800673c:	2100      	movs	r1, #0
 800673e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006740:	2301      	movs	r3, #1
 8006742:	e007      	b.n	8006754 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	699b      	ldr	r3, [r3, #24]
 800674a:	2202      	movs	r2, #2
 800674c:	4013      	ands	r3, r2
 800674e:	2b02      	cmp	r3, #2
 8006750:	d1c5      	bne.n	80066de <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006752:	2300      	movs	r3, #0
}
 8006754:	0018      	movs	r0, r3
 8006756:	46bd      	mov	sp, r7
 8006758:	b004      	add	sp, #16
 800675a:	bd80      	pop	{r7, pc}

0800675c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b084      	sub	sp, #16
 8006760:	af00      	add	r7, sp, #0
 8006762:	60f8      	str	r0, [r7, #12]
 8006764:	60b9      	str	r1, [r7, #8]
 8006766:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006768:	e02f      	b.n	80067ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800676a:	687a      	ldr	r2, [r7, #4]
 800676c:	68b9      	ldr	r1, [r7, #8]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	0018      	movs	r0, r3
 8006772:	f000 f8d5 	bl	8006920 <I2C_IsErrorOccurred>
 8006776:	1e03      	subs	r3, r0, #0
 8006778:	d001      	beq.n	800677e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800677a:	2301      	movs	r3, #1
 800677c:	e02d      	b.n	80067da <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800677e:	f7fe fc4f 	bl	8005020 <HAL_GetTick>
 8006782:	0002      	movs	r2, r0
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	1ad3      	subs	r3, r2, r3
 8006788:	68ba      	ldr	r2, [r7, #8]
 800678a:	429a      	cmp	r2, r3
 800678c:	d302      	bcc.n	8006794 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d11a      	bne.n	80067ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	699b      	ldr	r3, [r3, #24]
 800679a:	2220      	movs	r2, #32
 800679c:	4013      	ands	r3, r2
 800679e:	2b20      	cmp	r3, #32
 80067a0:	d013      	beq.n	80067ca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067a6:	2220      	movs	r2, #32
 80067a8:	431a      	orrs	r2, r3
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2241      	movs	r2, #65	@ 0x41
 80067b2:	2120      	movs	r1, #32
 80067b4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2242      	movs	r2, #66	@ 0x42
 80067ba:	2100      	movs	r1, #0
 80067bc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2240      	movs	r2, #64	@ 0x40
 80067c2:	2100      	movs	r1, #0
 80067c4:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	e007      	b.n	80067da <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	699b      	ldr	r3, [r3, #24]
 80067d0:	2220      	movs	r2, #32
 80067d2:	4013      	ands	r3, r2
 80067d4:	2b20      	cmp	r3, #32
 80067d6:	d1c8      	bne.n	800676a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80067d8:	2300      	movs	r3, #0
}
 80067da:	0018      	movs	r0, r3
 80067dc:	46bd      	mov	sp, r7
 80067de:	b004      	add	sp, #16
 80067e0:	bd80      	pop	{r7, pc}
	...

080067e4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b086      	sub	sp, #24
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	60f8      	str	r0, [r7, #12]
 80067ec:	60b9      	str	r1, [r7, #8]
 80067ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067f0:	2317      	movs	r3, #23
 80067f2:	18fb      	adds	r3, r7, r3
 80067f4:	2200      	movs	r2, #0
 80067f6:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80067f8:	e07b      	b.n	80068f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80067fa:	687a      	ldr	r2, [r7, #4]
 80067fc:	68b9      	ldr	r1, [r7, #8]
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	0018      	movs	r0, r3
 8006802:	f000 f88d 	bl	8006920 <I2C_IsErrorOccurred>
 8006806:	1e03      	subs	r3, r0, #0
 8006808:	d003      	beq.n	8006812 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 800680a:	2317      	movs	r3, #23
 800680c:	18fb      	adds	r3, r7, r3
 800680e:	2201      	movs	r2, #1
 8006810:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	699b      	ldr	r3, [r3, #24]
 8006818:	2220      	movs	r2, #32
 800681a:	4013      	ands	r3, r2
 800681c:	2b20      	cmp	r3, #32
 800681e:	d140      	bne.n	80068a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8006820:	2117      	movs	r1, #23
 8006822:	187b      	adds	r3, r7, r1
 8006824:	781b      	ldrb	r3, [r3, #0]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d13b      	bne.n	80068a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	699b      	ldr	r3, [r3, #24]
 8006830:	2204      	movs	r2, #4
 8006832:	4013      	ands	r3, r2
 8006834:	2b04      	cmp	r3, #4
 8006836:	d106      	bne.n	8006846 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800683c:	2b00      	cmp	r3, #0
 800683e:	d002      	beq.n	8006846 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8006840:	187b      	adds	r3, r7, r1
 8006842:	2200      	movs	r2, #0
 8006844:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	699b      	ldr	r3, [r3, #24]
 800684c:	2210      	movs	r2, #16
 800684e:	4013      	ands	r3, r2
 8006850:	2b10      	cmp	r3, #16
 8006852:	d123      	bne.n	800689c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	2210      	movs	r2, #16
 800685a:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2204      	movs	r2, #4
 8006860:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	2220      	movs	r2, #32
 8006868:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	685a      	ldr	r2, [r3, #4]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4929      	ldr	r1, [pc, #164]	@ (800691c <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8006876:	400a      	ands	r2, r1
 8006878:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	2241      	movs	r2, #65	@ 0x41
 800687e:	2120      	movs	r1, #32
 8006880:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2242      	movs	r2, #66	@ 0x42
 8006886:	2100      	movs	r1, #0
 8006888:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2240      	movs	r2, #64	@ 0x40
 800688e:	2100      	movs	r1, #0
 8006890:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8006892:	2317      	movs	r3, #23
 8006894:	18fb      	adds	r3, r7, r3
 8006896:	2201      	movs	r2, #1
 8006898:	701a      	strb	r2, [r3, #0]
 800689a:	e002      	b.n	80068a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2200      	movs	r2, #0
 80068a0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80068a2:	f7fe fbbd 	bl	8005020 <HAL_GetTick>
 80068a6:	0002      	movs	r2, r0
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	1ad3      	subs	r3, r2, r3
 80068ac:	68ba      	ldr	r2, [r7, #8]
 80068ae:	429a      	cmp	r2, r3
 80068b0:	d302      	bcc.n	80068b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d11c      	bne.n	80068f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 80068b8:	2017      	movs	r0, #23
 80068ba:	183b      	adds	r3, r7, r0
 80068bc:	781b      	ldrb	r3, [r3, #0]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d117      	bne.n	80068f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	699b      	ldr	r3, [r3, #24]
 80068c8:	2204      	movs	r2, #4
 80068ca:	4013      	ands	r3, r2
 80068cc:	2b04      	cmp	r3, #4
 80068ce:	d010      	beq.n	80068f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068d4:	2220      	movs	r2, #32
 80068d6:	431a      	orrs	r2, r3
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2241      	movs	r2, #65	@ 0x41
 80068e0:	2120      	movs	r1, #32
 80068e2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2240      	movs	r2, #64	@ 0x40
 80068e8:	2100      	movs	r1, #0
 80068ea:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80068ec:	183b      	adds	r3, r7, r0
 80068ee:	2201      	movs	r2, #1
 80068f0:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	699b      	ldr	r3, [r3, #24]
 80068f8:	2204      	movs	r2, #4
 80068fa:	4013      	ands	r3, r2
 80068fc:	2b04      	cmp	r3, #4
 80068fe:	d005      	beq.n	800690c <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8006900:	2317      	movs	r3, #23
 8006902:	18fb      	adds	r3, r7, r3
 8006904:	781b      	ldrb	r3, [r3, #0]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d100      	bne.n	800690c <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 800690a:	e776      	b.n	80067fa <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 800690c:	2317      	movs	r3, #23
 800690e:	18fb      	adds	r3, r7, r3
 8006910:	781b      	ldrb	r3, [r3, #0]
}
 8006912:	0018      	movs	r0, r3
 8006914:	46bd      	mov	sp, r7
 8006916:	b006      	add	sp, #24
 8006918:	bd80      	pop	{r7, pc}
 800691a:	46c0      	nop			@ (mov r8, r8)
 800691c:	fe00e800 	.word	0xfe00e800

08006920 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b08a      	sub	sp, #40	@ 0x28
 8006924:	af00      	add	r7, sp, #0
 8006926:	60f8      	str	r0, [r7, #12]
 8006928:	60b9      	str	r1, [r7, #8]
 800692a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800692c:	2327      	movs	r3, #39	@ 0x27
 800692e:	18fb      	adds	r3, r7, r3
 8006930:	2200      	movs	r2, #0
 8006932:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	699b      	ldr	r3, [r3, #24]
 800693a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800693c:	2300      	movs	r3, #0
 800693e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006944:	69bb      	ldr	r3, [r7, #24]
 8006946:	2210      	movs	r2, #16
 8006948:	4013      	ands	r3, r2
 800694a:	d100      	bne.n	800694e <I2C_IsErrorOccurred+0x2e>
 800694c:	e079      	b.n	8006a42 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	2210      	movs	r2, #16
 8006954:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006956:	e057      	b.n	8006a08 <I2C_IsErrorOccurred+0xe8>
 8006958:	2227      	movs	r2, #39	@ 0x27
 800695a:	18bb      	adds	r3, r7, r2
 800695c:	18ba      	adds	r2, r7, r2
 800695e:	7812      	ldrb	r2, [r2, #0]
 8006960:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	3301      	adds	r3, #1
 8006966:	d04f      	beq.n	8006a08 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006968:	f7fe fb5a 	bl	8005020 <HAL_GetTick>
 800696c:	0002      	movs	r2, r0
 800696e:	69fb      	ldr	r3, [r7, #28]
 8006970:	1ad3      	subs	r3, r2, r3
 8006972:	68ba      	ldr	r2, [r7, #8]
 8006974:	429a      	cmp	r2, r3
 8006976:	d302      	bcc.n	800697e <I2C_IsErrorOccurred+0x5e>
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d144      	bne.n	8006a08 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	685a      	ldr	r2, [r3, #4]
 8006984:	2380      	movs	r3, #128	@ 0x80
 8006986:	01db      	lsls	r3, r3, #7
 8006988:	4013      	ands	r3, r2
 800698a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800698c:	2013      	movs	r0, #19
 800698e:	183b      	adds	r3, r7, r0
 8006990:	68fa      	ldr	r2, [r7, #12]
 8006992:	2142      	movs	r1, #66	@ 0x42
 8006994:	5c52      	ldrb	r2, [r2, r1]
 8006996:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	699a      	ldr	r2, [r3, #24]
 800699e:	2380      	movs	r3, #128	@ 0x80
 80069a0:	021b      	lsls	r3, r3, #8
 80069a2:	401a      	ands	r2, r3
 80069a4:	2380      	movs	r3, #128	@ 0x80
 80069a6:	021b      	lsls	r3, r3, #8
 80069a8:	429a      	cmp	r2, r3
 80069aa:	d126      	bne.n	80069fa <I2C_IsErrorOccurred+0xda>
 80069ac:	697a      	ldr	r2, [r7, #20]
 80069ae:	2380      	movs	r3, #128	@ 0x80
 80069b0:	01db      	lsls	r3, r3, #7
 80069b2:	429a      	cmp	r2, r3
 80069b4:	d021      	beq.n	80069fa <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80069b6:	183b      	adds	r3, r7, r0
 80069b8:	781b      	ldrb	r3, [r3, #0]
 80069ba:	2b20      	cmp	r3, #32
 80069bc:	d01d      	beq.n	80069fa <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	685a      	ldr	r2, [r3, #4]
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	2180      	movs	r1, #128	@ 0x80
 80069ca:	01c9      	lsls	r1, r1, #7
 80069cc:	430a      	orrs	r2, r1
 80069ce:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80069d0:	f7fe fb26 	bl	8005020 <HAL_GetTick>
 80069d4:	0003      	movs	r3, r0
 80069d6:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80069d8:	e00f      	b.n	80069fa <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80069da:	f7fe fb21 	bl	8005020 <HAL_GetTick>
 80069de:	0002      	movs	r2, r0
 80069e0:	69fb      	ldr	r3, [r7, #28]
 80069e2:	1ad3      	subs	r3, r2, r3
 80069e4:	2b19      	cmp	r3, #25
 80069e6:	d908      	bls.n	80069fa <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80069e8:	6a3b      	ldr	r3, [r7, #32]
 80069ea:	2220      	movs	r2, #32
 80069ec:	4313      	orrs	r3, r2
 80069ee:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80069f0:	2327      	movs	r3, #39	@ 0x27
 80069f2:	18fb      	adds	r3, r7, r3
 80069f4:	2201      	movs	r2, #1
 80069f6:	701a      	strb	r2, [r3, #0]

              break;
 80069f8:	e006      	b.n	8006a08 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	699b      	ldr	r3, [r3, #24]
 8006a00:	2220      	movs	r2, #32
 8006a02:	4013      	ands	r3, r2
 8006a04:	2b20      	cmp	r3, #32
 8006a06:	d1e8      	bne.n	80069da <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	699b      	ldr	r3, [r3, #24]
 8006a0e:	2220      	movs	r2, #32
 8006a10:	4013      	ands	r3, r2
 8006a12:	2b20      	cmp	r3, #32
 8006a14:	d004      	beq.n	8006a20 <I2C_IsErrorOccurred+0x100>
 8006a16:	2327      	movs	r3, #39	@ 0x27
 8006a18:	18fb      	adds	r3, r7, r3
 8006a1a:	781b      	ldrb	r3, [r3, #0]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d09b      	beq.n	8006958 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006a20:	2327      	movs	r3, #39	@ 0x27
 8006a22:	18fb      	adds	r3, r7, r3
 8006a24:	781b      	ldrb	r3, [r3, #0]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d103      	bne.n	8006a32 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	2220      	movs	r2, #32
 8006a30:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006a32:	6a3b      	ldr	r3, [r7, #32]
 8006a34:	2204      	movs	r2, #4
 8006a36:	4313      	orrs	r3, r2
 8006a38:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006a3a:	2327      	movs	r3, #39	@ 0x27
 8006a3c:	18fb      	adds	r3, r7, r3
 8006a3e:	2201      	movs	r2, #1
 8006a40:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	699b      	ldr	r3, [r3, #24]
 8006a48:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006a4a:	69ba      	ldr	r2, [r7, #24]
 8006a4c:	2380      	movs	r3, #128	@ 0x80
 8006a4e:	005b      	lsls	r3, r3, #1
 8006a50:	4013      	ands	r3, r2
 8006a52:	d00c      	beq.n	8006a6e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006a54:	6a3b      	ldr	r3, [r7, #32]
 8006a56:	2201      	movs	r2, #1
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	2280      	movs	r2, #128	@ 0x80
 8006a62:	0052      	lsls	r2, r2, #1
 8006a64:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006a66:	2327      	movs	r3, #39	@ 0x27
 8006a68:	18fb      	adds	r3, r7, r3
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006a6e:	69ba      	ldr	r2, [r7, #24]
 8006a70:	2380      	movs	r3, #128	@ 0x80
 8006a72:	00db      	lsls	r3, r3, #3
 8006a74:	4013      	ands	r3, r2
 8006a76:	d00c      	beq.n	8006a92 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006a78:	6a3b      	ldr	r3, [r7, #32]
 8006a7a:	2208      	movs	r2, #8
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	2280      	movs	r2, #128	@ 0x80
 8006a86:	00d2      	lsls	r2, r2, #3
 8006a88:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006a8a:	2327      	movs	r3, #39	@ 0x27
 8006a8c:	18fb      	adds	r3, r7, r3
 8006a8e:	2201      	movs	r2, #1
 8006a90:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006a92:	69ba      	ldr	r2, [r7, #24]
 8006a94:	2380      	movs	r3, #128	@ 0x80
 8006a96:	009b      	lsls	r3, r3, #2
 8006a98:	4013      	ands	r3, r2
 8006a9a:	d00c      	beq.n	8006ab6 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006a9c:	6a3b      	ldr	r3, [r7, #32]
 8006a9e:	2202      	movs	r2, #2
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	2280      	movs	r2, #128	@ 0x80
 8006aaa:	0092      	lsls	r2, r2, #2
 8006aac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006aae:	2327      	movs	r3, #39	@ 0x27
 8006ab0:	18fb      	adds	r3, r7, r3
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8006ab6:	2327      	movs	r3, #39	@ 0x27
 8006ab8:	18fb      	adds	r3, r7, r3
 8006aba:	781b      	ldrb	r3, [r3, #0]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d01d      	beq.n	8006afc <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	0018      	movs	r0, r3
 8006ac4:	f7ff fd8a 	bl	80065dc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	685a      	ldr	r2, [r3, #4]
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	490e      	ldr	r1, [pc, #56]	@ (8006b0c <I2C_IsErrorOccurred+0x1ec>)
 8006ad4:	400a      	ands	r2, r1
 8006ad6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006adc:	6a3b      	ldr	r3, [r7, #32]
 8006ade:	431a      	orrs	r2, r3
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2241      	movs	r2, #65	@ 0x41
 8006ae8:	2120      	movs	r1, #32
 8006aea:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2242      	movs	r2, #66	@ 0x42
 8006af0:	2100      	movs	r1, #0
 8006af2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	2240      	movs	r2, #64	@ 0x40
 8006af8:	2100      	movs	r1, #0
 8006afa:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8006afc:	2327      	movs	r3, #39	@ 0x27
 8006afe:	18fb      	adds	r3, r7, r3
 8006b00:	781b      	ldrb	r3, [r3, #0]
}
 8006b02:	0018      	movs	r0, r3
 8006b04:	46bd      	mov	sp, r7
 8006b06:	b00a      	add	sp, #40	@ 0x28
 8006b08:	bd80      	pop	{r7, pc}
 8006b0a:	46c0      	nop			@ (mov r8, r8)
 8006b0c:	fe00e800 	.word	0xfe00e800

08006b10 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006b10:	b590      	push	{r4, r7, lr}
 8006b12:	b087      	sub	sp, #28
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	60f8      	str	r0, [r7, #12]
 8006b18:	0008      	movs	r0, r1
 8006b1a:	0011      	movs	r1, r2
 8006b1c:	607b      	str	r3, [r7, #4]
 8006b1e:	240a      	movs	r4, #10
 8006b20:	193b      	adds	r3, r7, r4
 8006b22:	1c02      	adds	r2, r0, #0
 8006b24:	801a      	strh	r2, [r3, #0]
 8006b26:	2009      	movs	r0, #9
 8006b28:	183b      	adds	r3, r7, r0
 8006b2a:	1c0a      	adds	r2, r1, #0
 8006b2c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b2e:	193b      	adds	r3, r7, r4
 8006b30:	881b      	ldrh	r3, [r3, #0]
 8006b32:	059b      	lsls	r3, r3, #22
 8006b34:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006b36:	183b      	adds	r3, r7, r0
 8006b38:	781b      	ldrb	r3, [r3, #0]
 8006b3a:	0419      	lsls	r1, r3, #16
 8006b3c:	23ff      	movs	r3, #255	@ 0xff
 8006b3e:	041b      	lsls	r3, r3, #16
 8006b40:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b42:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	005b      	lsls	r3, r3, #1
 8006b4e:	085b      	lsrs	r3, r3, #1
 8006b50:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b5a:	0d51      	lsrs	r1, r2, #21
 8006b5c:	2280      	movs	r2, #128	@ 0x80
 8006b5e:	00d2      	lsls	r2, r2, #3
 8006b60:	400a      	ands	r2, r1
 8006b62:	4907      	ldr	r1, [pc, #28]	@ (8006b80 <I2C_TransferConfig+0x70>)
 8006b64:	430a      	orrs	r2, r1
 8006b66:	43d2      	mvns	r2, r2
 8006b68:	401a      	ands	r2, r3
 8006b6a:	0011      	movs	r1, r2
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	697a      	ldr	r2, [r7, #20]
 8006b72:	430a      	orrs	r2, r1
 8006b74:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006b76:	46c0      	nop			@ (mov r8, r8)
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	b007      	add	sp, #28
 8006b7c:	bd90      	pop	{r4, r7, pc}
 8006b7e:	46c0      	nop			@ (mov r8, r8)
 8006b80:	03ff63ff 	.word	0x03ff63ff

08006b84 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b082      	sub	sp, #8
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2241      	movs	r2, #65	@ 0x41
 8006b92:	5c9b      	ldrb	r3, [r3, r2]
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	2b20      	cmp	r3, #32
 8006b98:	d138      	bne.n	8006c0c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2240      	movs	r2, #64	@ 0x40
 8006b9e:	5c9b      	ldrb	r3, [r3, r2]
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d101      	bne.n	8006ba8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006ba4:	2302      	movs	r3, #2
 8006ba6:	e032      	b.n	8006c0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2240      	movs	r2, #64	@ 0x40
 8006bac:	2101      	movs	r1, #1
 8006bae:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2241      	movs	r2, #65	@ 0x41
 8006bb4:	2124      	movs	r1, #36	@ 0x24
 8006bb6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	2101      	movs	r1, #1
 8006bc4:	438a      	bics	r2, r1
 8006bc6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4911      	ldr	r1, [pc, #68]	@ (8006c18 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8006bd4:	400a      	ands	r2, r1
 8006bd6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	6819      	ldr	r1, [r3, #0]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	683a      	ldr	r2, [r7, #0]
 8006be4:	430a      	orrs	r2, r1
 8006be6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	2101      	movs	r1, #1
 8006bf4:	430a      	orrs	r2, r1
 8006bf6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2241      	movs	r2, #65	@ 0x41
 8006bfc:	2120      	movs	r1, #32
 8006bfe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2240      	movs	r2, #64	@ 0x40
 8006c04:	2100      	movs	r1, #0
 8006c06:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	e000      	b.n	8006c0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006c0c:	2302      	movs	r3, #2
  }
}
 8006c0e:	0018      	movs	r0, r3
 8006c10:	46bd      	mov	sp, r7
 8006c12:	b002      	add	sp, #8
 8006c14:	bd80      	pop	{r7, pc}
 8006c16:	46c0      	nop			@ (mov r8, r8)
 8006c18:	ffffefff 	.word	0xffffefff

08006c1c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b084      	sub	sp, #16
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
 8006c24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2241      	movs	r2, #65	@ 0x41
 8006c2a:	5c9b      	ldrb	r3, [r3, r2]
 8006c2c:	b2db      	uxtb	r3, r3
 8006c2e:	2b20      	cmp	r3, #32
 8006c30:	d139      	bne.n	8006ca6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2240      	movs	r2, #64	@ 0x40
 8006c36:	5c9b      	ldrb	r3, [r3, r2]
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d101      	bne.n	8006c40 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006c3c:	2302      	movs	r3, #2
 8006c3e:	e033      	b.n	8006ca8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2240      	movs	r2, #64	@ 0x40
 8006c44:	2101      	movs	r1, #1
 8006c46:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2241      	movs	r2, #65	@ 0x41
 8006c4c:	2124      	movs	r1, #36	@ 0x24
 8006c4e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	2101      	movs	r1, #1
 8006c5c:	438a      	bics	r2, r1
 8006c5e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	4a11      	ldr	r2, [pc, #68]	@ (8006cb0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006c6c:	4013      	ands	r3, r2
 8006c6e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	021b      	lsls	r3, r3, #8
 8006c74:	68fa      	ldr	r2, [r7, #12]
 8006c76:	4313      	orrs	r3, r2
 8006c78:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	68fa      	ldr	r2, [r7, #12]
 8006c80:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	681a      	ldr	r2, [r3, #0]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	2101      	movs	r1, #1
 8006c8e:	430a      	orrs	r2, r1
 8006c90:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2241      	movs	r2, #65	@ 0x41
 8006c96:	2120      	movs	r1, #32
 8006c98:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2240      	movs	r2, #64	@ 0x40
 8006c9e:	2100      	movs	r1, #0
 8006ca0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	e000      	b.n	8006ca8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006ca6:	2302      	movs	r3, #2
  }
}
 8006ca8:	0018      	movs	r0, r3
 8006caa:	46bd      	mov	sp, r7
 8006cac:	b004      	add	sp, #16
 8006cae:	bd80      	pop	{r7, pc}
 8006cb0:	fffff0ff 	.word	0xfffff0ff

08006cb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006cb4:	b5b0      	push	{r4, r5, r7, lr}
 8006cb6:	b08a      	sub	sp, #40	@ 0x28
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d102      	bne.n	8006cc8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	f000 fbbf 	bl	8007446 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006cc8:	4bc9      	ldr	r3, [pc, #804]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006cca:	68db      	ldr	r3, [r3, #12]
 8006ccc:	220c      	movs	r2, #12
 8006cce:	4013      	ands	r3, r2
 8006cd0:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006cd2:	4bc7      	ldr	r3, [pc, #796]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006cd4:	68da      	ldr	r2, [r3, #12]
 8006cd6:	2380      	movs	r3, #128	@ 0x80
 8006cd8:	025b      	lsls	r3, r3, #9
 8006cda:	4013      	ands	r3, r2
 8006cdc:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	4013      	ands	r3, r2
 8006ce6:	d100      	bne.n	8006cea <HAL_RCC_OscConfig+0x36>
 8006ce8:	e07e      	b.n	8006de8 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006cea:	69fb      	ldr	r3, [r7, #28]
 8006cec:	2b08      	cmp	r3, #8
 8006cee:	d007      	beq.n	8006d00 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006cf0:	69fb      	ldr	r3, [r7, #28]
 8006cf2:	2b0c      	cmp	r3, #12
 8006cf4:	d112      	bne.n	8006d1c <HAL_RCC_OscConfig+0x68>
 8006cf6:	69ba      	ldr	r2, [r7, #24]
 8006cf8:	2380      	movs	r3, #128	@ 0x80
 8006cfa:	025b      	lsls	r3, r3, #9
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	d10d      	bne.n	8006d1c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d00:	4bbb      	ldr	r3, [pc, #748]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	2380      	movs	r3, #128	@ 0x80
 8006d06:	029b      	lsls	r3, r3, #10
 8006d08:	4013      	ands	r3, r2
 8006d0a:	d100      	bne.n	8006d0e <HAL_RCC_OscConfig+0x5a>
 8006d0c:	e06b      	b.n	8006de6 <HAL_RCC_OscConfig+0x132>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d167      	bne.n	8006de6 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	f000 fb95 	bl	8007446 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	685a      	ldr	r2, [r3, #4]
 8006d20:	2380      	movs	r3, #128	@ 0x80
 8006d22:	025b      	lsls	r3, r3, #9
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d107      	bne.n	8006d38 <HAL_RCC_OscConfig+0x84>
 8006d28:	4bb1      	ldr	r3, [pc, #708]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	4bb0      	ldr	r3, [pc, #704]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006d2e:	2180      	movs	r1, #128	@ 0x80
 8006d30:	0249      	lsls	r1, r1, #9
 8006d32:	430a      	orrs	r2, r1
 8006d34:	601a      	str	r2, [r3, #0]
 8006d36:	e027      	b.n	8006d88 <HAL_RCC_OscConfig+0xd4>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	685a      	ldr	r2, [r3, #4]
 8006d3c:	23a0      	movs	r3, #160	@ 0xa0
 8006d3e:	02db      	lsls	r3, r3, #11
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d10e      	bne.n	8006d62 <HAL_RCC_OscConfig+0xae>
 8006d44:	4baa      	ldr	r3, [pc, #680]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006d46:	681a      	ldr	r2, [r3, #0]
 8006d48:	4ba9      	ldr	r3, [pc, #676]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006d4a:	2180      	movs	r1, #128	@ 0x80
 8006d4c:	02c9      	lsls	r1, r1, #11
 8006d4e:	430a      	orrs	r2, r1
 8006d50:	601a      	str	r2, [r3, #0]
 8006d52:	4ba7      	ldr	r3, [pc, #668]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006d54:	681a      	ldr	r2, [r3, #0]
 8006d56:	4ba6      	ldr	r3, [pc, #664]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006d58:	2180      	movs	r1, #128	@ 0x80
 8006d5a:	0249      	lsls	r1, r1, #9
 8006d5c:	430a      	orrs	r2, r1
 8006d5e:	601a      	str	r2, [r3, #0]
 8006d60:	e012      	b.n	8006d88 <HAL_RCC_OscConfig+0xd4>
 8006d62:	4ba3      	ldr	r3, [pc, #652]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006d64:	681a      	ldr	r2, [r3, #0]
 8006d66:	4ba2      	ldr	r3, [pc, #648]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006d68:	49a2      	ldr	r1, [pc, #648]	@ (8006ff4 <HAL_RCC_OscConfig+0x340>)
 8006d6a:	400a      	ands	r2, r1
 8006d6c:	601a      	str	r2, [r3, #0]
 8006d6e:	4ba0      	ldr	r3, [pc, #640]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006d70:	681a      	ldr	r2, [r3, #0]
 8006d72:	2380      	movs	r3, #128	@ 0x80
 8006d74:	025b      	lsls	r3, r3, #9
 8006d76:	4013      	ands	r3, r2
 8006d78:	60fb      	str	r3, [r7, #12]
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	4b9c      	ldr	r3, [pc, #624]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006d7e:	681a      	ldr	r2, [r3, #0]
 8006d80:	4b9b      	ldr	r3, [pc, #620]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006d82:	499d      	ldr	r1, [pc, #628]	@ (8006ff8 <HAL_RCC_OscConfig+0x344>)
 8006d84:	400a      	ands	r2, r1
 8006d86:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d015      	beq.n	8006dbc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d90:	f7fe f946 	bl	8005020 <HAL_GetTick>
 8006d94:	0003      	movs	r3, r0
 8006d96:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006d98:	e009      	b.n	8006dae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d9a:	f7fe f941 	bl	8005020 <HAL_GetTick>
 8006d9e:	0002      	movs	r2, r0
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	1ad3      	subs	r3, r2, r3
 8006da4:	2b64      	cmp	r3, #100	@ 0x64
 8006da6:	d902      	bls.n	8006dae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006da8:	2303      	movs	r3, #3
 8006daa:	f000 fb4c 	bl	8007446 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006dae:	4b90      	ldr	r3, [pc, #576]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006db0:	681a      	ldr	r2, [r3, #0]
 8006db2:	2380      	movs	r3, #128	@ 0x80
 8006db4:	029b      	lsls	r3, r3, #10
 8006db6:	4013      	ands	r3, r2
 8006db8:	d0ef      	beq.n	8006d9a <HAL_RCC_OscConfig+0xe6>
 8006dba:	e015      	b.n	8006de8 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dbc:	f7fe f930 	bl	8005020 <HAL_GetTick>
 8006dc0:	0003      	movs	r3, r0
 8006dc2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006dc4:	e008      	b.n	8006dd8 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006dc6:	f7fe f92b 	bl	8005020 <HAL_GetTick>
 8006dca:	0002      	movs	r2, r0
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	1ad3      	subs	r3, r2, r3
 8006dd0:	2b64      	cmp	r3, #100	@ 0x64
 8006dd2:	d901      	bls.n	8006dd8 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8006dd4:	2303      	movs	r3, #3
 8006dd6:	e336      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006dd8:	4b85      	ldr	r3, [pc, #532]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006dda:	681a      	ldr	r2, [r3, #0]
 8006ddc:	2380      	movs	r3, #128	@ 0x80
 8006dde:	029b      	lsls	r3, r3, #10
 8006de0:	4013      	ands	r3, r2
 8006de2:	d1f0      	bne.n	8006dc6 <HAL_RCC_OscConfig+0x112>
 8006de4:	e000      	b.n	8006de8 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006de6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	2202      	movs	r2, #2
 8006dee:	4013      	ands	r3, r2
 8006df0:	d100      	bne.n	8006df4 <HAL_RCC_OscConfig+0x140>
 8006df2:	e099      	b.n	8006f28 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	68db      	ldr	r3, [r3, #12]
 8006df8:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8006dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dfc:	2220      	movs	r2, #32
 8006dfe:	4013      	ands	r3, r2
 8006e00:	d009      	beq.n	8006e16 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8006e02:	4b7b      	ldr	r3, [pc, #492]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	4b7a      	ldr	r3, [pc, #488]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006e08:	2120      	movs	r1, #32
 8006e0a:	430a      	orrs	r2, r1
 8006e0c:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8006e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e10:	2220      	movs	r2, #32
 8006e12:	4393      	bics	r3, r2
 8006e14:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006e16:	69fb      	ldr	r3, [r7, #28]
 8006e18:	2b04      	cmp	r3, #4
 8006e1a:	d005      	beq.n	8006e28 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006e1c:	69fb      	ldr	r3, [r7, #28]
 8006e1e:	2b0c      	cmp	r3, #12
 8006e20:	d13e      	bne.n	8006ea0 <HAL_RCC_OscConfig+0x1ec>
 8006e22:	69bb      	ldr	r3, [r7, #24]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d13b      	bne.n	8006ea0 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8006e28:	4b71      	ldr	r3, [pc, #452]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	2204      	movs	r2, #4
 8006e2e:	4013      	ands	r3, r2
 8006e30:	d004      	beq.n	8006e3c <HAL_RCC_OscConfig+0x188>
 8006e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d101      	bne.n	8006e3c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e304      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e3c:	4b6c      	ldr	r3, [pc, #432]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	4a6e      	ldr	r2, [pc, #440]	@ (8006ffc <HAL_RCC_OscConfig+0x348>)
 8006e42:	4013      	ands	r3, r2
 8006e44:	0019      	movs	r1, r3
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	691b      	ldr	r3, [r3, #16]
 8006e4a:	021a      	lsls	r2, r3, #8
 8006e4c:	4b68      	ldr	r3, [pc, #416]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006e4e:	430a      	orrs	r2, r1
 8006e50:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8006e52:	4b67      	ldr	r3, [pc, #412]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	2209      	movs	r2, #9
 8006e58:	4393      	bics	r3, r2
 8006e5a:	0019      	movs	r1, r3
 8006e5c:	4b64      	ldr	r3, [pc, #400]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006e5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e60:	430a      	orrs	r2, r1
 8006e62:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006e64:	f000 fc42 	bl	80076ec <HAL_RCC_GetSysClockFreq>
 8006e68:	0001      	movs	r1, r0
 8006e6a:	4b61      	ldr	r3, [pc, #388]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	091b      	lsrs	r3, r3, #4
 8006e70:	220f      	movs	r2, #15
 8006e72:	4013      	ands	r3, r2
 8006e74:	4a62      	ldr	r2, [pc, #392]	@ (8007000 <HAL_RCC_OscConfig+0x34c>)
 8006e76:	5cd3      	ldrb	r3, [r2, r3]
 8006e78:	000a      	movs	r2, r1
 8006e7a:	40da      	lsrs	r2, r3
 8006e7c:	4b61      	ldr	r3, [pc, #388]	@ (8007004 <HAL_RCC_OscConfig+0x350>)
 8006e7e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8006e80:	4b61      	ldr	r3, [pc, #388]	@ (8007008 <HAL_RCC_OscConfig+0x354>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	2513      	movs	r5, #19
 8006e86:	197c      	adds	r4, r7, r5
 8006e88:	0018      	movs	r0, r3
 8006e8a:	f7fe f883 	bl	8004f94 <HAL_InitTick>
 8006e8e:	0003      	movs	r3, r0
 8006e90:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8006e92:	197b      	adds	r3, r7, r5
 8006e94:	781b      	ldrb	r3, [r3, #0]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d046      	beq.n	8006f28 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8006e9a:	197b      	adds	r3, r7, r5
 8006e9c:	781b      	ldrb	r3, [r3, #0]
 8006e9e:	e2d2      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8006ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d027      	beq.n	8006ef6 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8006ea6:	4b52      	ldr	r3, [pc, #328]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	2209      	movs	r2, #9
 8006eac:	4393      	bics	r3, r2
 8006eae:	0019      	movs	r1, r3
 8006eb0:	4b4f      	ldr	r3, [pc, #316]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006eb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006eb4:	430a      	orrs	r2, r1
 8006eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006eb8:	f7fe f8b2 	bl	8005020 <HAL_GetTick>
 8006ebc:	0003      	movs	r3, r0
 8006ebe:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006ec0:	e008      	b.n	8006ed4 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ec2:	f7fe f8ad 	bl	8005020 <HAL_GetTick>
 8006ec6:	0002      	movs	r2, r0
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	1ad3      	subs	r3, r2, r3
 8006ecc:	2b02      	cmp	r3, #2
 8006ece:	d901      	bls.n	8006ed4 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8006ed0:	2303      	movs	r3, #3
 8006ed2:	e2b8      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006ed4:	4b46      	ldr	r3, [pc, #280]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	2204      	movs	r2, #4
 8006eda:	4013      	ands	r3, r2
 8006edc:	d0f1      	beq.n	8006ec2 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ede:	4b44      	ldr	r3, [pc, #272]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	4a46      	ldr	r2, [pc, #280]	@ (8006ffc <HAL_RCC_OscConfig+0x348>)
 8006ee4:	4013      	ands	r3, r2
 8006ee6:	0019      	movs	r1, r3
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	691b      	ldr	r3, [r3, #16]
 8006eec:	021a      	lsls	r2, r3, #8
 8006eee:	4b40      	ldr	r3, [pc, #256]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006ef0:	430a      	orrs	r2, r1
 8006ef2:	605a      	str	r2, [r3, #4]
 8006ef4:	e018      	b.n	8006f28 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ef6:	4b3e      	ldr	r3, [pc, #248]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	4b3d      	ldr	r3, [pc, #244]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006efc:	2101      	movs	r1, #1
 8006efe:	438a      	bics	r2, r1
 8006f00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f02:	f7fe f88d 	bl	8005020 <HAL_GetTick>
 8006f06:	0003      	movs	r3, r0
 8006f08:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006f0a:	e008      	b.n	8006f1e <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006f0c:	f7fe f888 	bl	8005020 <HAL_GetTick>
 8006f10:	0002      	movs	r2, r0
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	1ad3      	subs	r3, r2, r3
 8006f16:	2b02      	cmp	r3, #2
 8006f18:	d901      	bls.n	8006f1e <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8006f1a:	2303      	movs	r3, #3
 8006f1c:	e293      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006f1e:	4b34      	ldr	r3, [pc, #208]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	2204      	movs	r2, #4
 8006f24:	4013      	ands	r3, r2
 8006f26:	d1f1      	bne.n	8006f0c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	2210      	movs	r2, #16
 8006f2e:	4013      	ands	r3, r2
 8006f30:	d100      	bne.n	8006f34 <HAL_RCC_OscConfig+0x280>
 8006f32:	e0a2      	b.n	800707a <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006f34:	69fb      	ldr	r3, [r7, #28]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d140      	bne.n	8006fbc <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006f3a:	4b2d      	ldr	r3, [pc, #180]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006f3c:	681a      	ldr	r2, [r3, #0]
 8006f3e:	2380      	movs	r3, #128	@ 0x80
 8006f40:	009b      	lsls	r3, r3, #2
 8006f42:	4013      	ands	r3, r2
 8006f44:	d005      	beq.n	8006f52 <HAL_RCC_OscConfig+0x29e>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	69db      	ldr	r3, [r3, #28]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d101      	bne.n	8006f52 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	e279      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006f52:	4b27      	ldr	r3, [pc, #156]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	4a2d      	ldr	r2, [pc, #180]	@ (800700c <HAL_RCC_OscConfig+0x358>)
 8006f58:	4013      	ands	r3, r2
 8006f5a:	0019      	movs	r1, r3
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f60:	4b23      	ldr	r3, [pc, #140]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006f62:	430a      	orrs	r2, r1
 8006f64:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006f66:	4b22      	ldr	r3, [pc, #136]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	021b      	lsls	r3, r3, #8
 8006f6c:	0a19      	lsrs	r1, r3, #8
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6a1b      	ldr	r3, [r3, #32]
 8006f72:	061a      	lsls	r2, r3, #24
 8006f74:	4b1e      	ldr	r3, [pc, #120]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006f76:	430a      	orrs	r2, r1
 8006f78:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f7e:	0b5b      	lsrs	r3, r3, #13
 8006f80:	3301      	adds	r3, #1
 8006f82:	2280      	movs	r2, #128	@ 0x80
 8006f84:	0212      	lsls	r2, r2, #8
 8006f86:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8006f88:	4b19      	ldr	r3, [pc, #100]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006f8a:	68db      	ldr	r3, [r3, #12]
 8006f8c:	091b      	lsrs	r3, r3, #4
 8006f8e:	210f      	movs	r1, #15
 8006f90:	400b      	ands	r3, r1
 8006f92:	491b      	ldr	r1, [pc, #108]	@ (8007000 <HAL_RCC_OscConfig+0x34c>)
 8006f94:	5ccb      	ldrb	r3, [r1, r3]
 8006f96:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8006f98:	4b1a      	ldr	r3, [pc, #104]	@ (8007004 <HAL_RCC_OscConfig+0x350>)
 8006f9a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8006f9c:	4b1a      	ldr	r3, [pc, #104]	@ (8007008 <HAL_RCC_OscConfig+0x354>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	2513      	movs	r5, #19
 8006fa2:	197c      	adds	r4, r7, r5
 8006fa4:	0018      	movs	r0, r3
 8006fa6:	f7fd fff5 	bl	8004f94 <HAL_InitTick>
 8006faa:	0003      	movs	r3, r0
 8006fac:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8006fae:	197b      	adds	r3, r7, r5
 8006fb0:	781b      	ldrb	r3, [r3, #0]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d061      	beq.n	800707a <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8006fb6:	197b      	adds	r3, r7, r5
 8006fb8:	781b      	ldrb	r3, [r3, #0]
 8006fba:	e244      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	69db      	ldr	r3, [r3, #28]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d040      	beq.n	8007046 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006fc4:	4b0a      	ldr	r3, [pc, #40]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006fc6:	681a      	ldr	r2, [r3, #0]
 8006fc8:	4b09      	ldr	r3, [pc, #36]	@ (8006ff0 <HAL_RCC_OscConfig+0x33c>)
 8006fca:	2180      	movs	r1, #128	@ 0x80
 8006fcc:	0049      	lsls	r1, r1, #1
 8006fce:	430a      	orrs	r2, r1
 8006fd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fd2:	f7fe f825 	bl	8005020 <HAL_GetTick>
 8006fd6:	0003      	movs	r3, r0
 8006fd8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006fda:	e019      	b.n	8007010 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006fdc:	f7fe f820 	bl	8005020 <HAL_GetTick>
 8006fe0:	0002      	movs	r2, r0
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	1ad3      	subs	r3, r2, r3
 8006fe6:	2b02      	cmp	r3, #2
 8006fe8:	d912      	bls.n	8007010 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8006fea:	2303      	movs	r3, #3
 8006fec:	e22b      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
 8006fee:	46c0      	nop			@ (mov r8, r8)
 8006ff0:	40021000 	.word	0x40021000
 8006ff4:	fffeffff 	.word	0xfffeffff
 8006ff8:	fffbffff 	.word	0xfffbffff
 8006ffc:	ffffe0ff 	.word	0xffffe0ff
 8007000:	0800ca04 	.word	0x0800ca04
 8007004:	20000000 	.word	0x20000000
 8007008:	20000004 	.word	0x20000004
 800700c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007010:	4bca      	ldr	r3, [pc, #808]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 8007012:	681a      	ldr	r2, [r3, #0]
 8007014:	2380      	movs	r3, #128	@ 0x80
 8007016:	009b      	lsls	r3, r3, #2
 8007018:	4013      	ands	r3, r2
 800701a:	d0df      	beq.n	8006fdc <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800701c:	4bc7      	ldr	r3, [pc, #796]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 800701e:	685b      	ldr	r3, [r3, #4]
 8007020:	4ac7      	ldr	r2, [pc, #796]	@ (8007340 <HAL_RCC_OscConfig+0x68c>)
 8007022:	4013      	ands	r3, r2
 8007024:	0019      	movs	r1, r3
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800702a:	4bc4      	ldr	r3, [pc, #784]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 800702c:	430a      	orrs	r2, r1
 800702e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007030:	4bc2      	ldr	r3, [pc, #776]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 8007032:	685b      	ldr	r3, [r3, #4]
 8007034:	021b      	lsls	r3, r3, #8
 8007036:	0a19      	lsrs	r1, r3, #8
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6a1b      	ldr	r3, [r3, #32]
 800703c:	061a      	lsls	r2, r3, #24
 800703e:	4bbf      	ldr	r3, [pc, #764]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 8007040:	430a      	orrs	r2, r1
 8007042:	605a      	str	r2, [r3, #4]
 8007044:	e019      	b.n	800707a <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007046:	4bbd      	ldr	r3, [pc, #756]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 8007048:	681a      	ldr	r2, [r3, #0]
 800704a:	4bbc      	ldr	r3, [pc, #752]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 800704c:	49bd      	ldr	r1, [pc, #756]	@ (8007344 <HAL_RCC_OscConfig+0x690>)
 800704e:	400a      	ands	r2, r1
 8007050:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007052:	f7fd ffe5 	bl	8005020 <HAL_GetTick>
 8007056:	0003      	movs	r3, r0
 8007058:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800705a:	e008      	b.n	800706e <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800705c:	f7fd ffe0 	bl	8005020 <HAL_GetTick>
 8007060:	0002      	movs	r2, r0
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	1ad3      	subs	r3, r2, r3
 8007066:	2b02      	cmp	r3, #2
 8007068:	d901      	bls.n	800706e <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 800706a:	2303      	movs	r3, #3
 800706c:	e1eb      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800706e:	4bb3      	ldr	r3, [pc, #716]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	2380      	movs	r3, #128	@ 0x80
 8007074:	009b      	lsls	r3, r3, #2
 8007076:	4013      	ands	r3, r2
 8007078:	d1f0      	bne.n	800705c <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	2208      	movs	r2, #8
 8007080:	4013      	ands	r3, r2
 8007082:	d036      	beq.n	80070f2 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	695b      	ldr	r3, [r3, #20]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d019      	beq.n	80070c0 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800708c:	4bab      	ldr	r3, [pc, #684]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 800708e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007090:	4baa      	ldr	r3, [pc, #680]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 8007092:	2101      	movs	r1, #1
 8007094:	430a      	orrs	r2, r1
 8007096:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007098:	f7fd ffc2 	bl	8005020 <HAL_GetTick>
 800709c:	0003      	movs	r3, r0
 800709e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80070a0:	e008      	b.n	80070b4 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80070a2:	f7fd ffbd 	bl	8005020 <HAL_GetTick>
 80070a6:	0002      	movs	r2, r0
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	1ad3      	subs	r3, r2, r3
 80070ac:	2b02      	cmp	r3, #2
 80070ae:	d901      	bls.n	80070b4 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 80070b0:	2303      	movs	r3, #3
 80070b2:	e1c8      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80070b4:	4ba1      	ldr	r3, [pc, #644]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 80070b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070b8:	2202      	movs	r2, #2
 80070ba:	4013      	ands	r3, r2
 80070bc:	d0f1      	beq.n	80070a2 <HAL_RCC_OscConfig+0x3ee>
 80070be:	e018      	b.n	80070f2 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80070c0:	4b9e      	ldr	r3, [pc, #632]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 80070c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80070c4:	4b9d      	ldr	r3, [pc, #628]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 80070c6:	2101      	movs	r1, #1
 80070c8:	438a      	bics	r2, r1
 80070ca:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070cc:	f7fd ffa8 	bl	8005020 <HAL_GetTick>
 80070d0:	0003      	movs	r3, r0
 80070d2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80070d4:	e008      	b.n	80070e8 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80070d6:	f7fd ffa3 	bl	8005020 <HAL_GetTick>
 80070da:	0002      	movs	r2, r0
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	1ad3      	subs	r3, r2, r3
 80070e0:	2b02      	cmp	r3, #2
 80070e2:	d901      	bls.n	80070e8 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80070e4:	2303      	movs	r3, #3
 80070e6:	e1ae      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80070e8:	4b94      	ldr	r3, [pc, #592]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 80070ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070ec:	2202      	movs	r2, #2
 80070ee:	4013      	ands	r3, r2
 80070f0:	d1f1      	bne.n	80070d6 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	2204      	movs	r2, #4
 80070f8:	4013      	ands	r3, r2
 80070fa:	d100      	bne.n	80070fe <HAL_RCC_OscConfig+0x44a>
 80070fc:	e0ae      	b.n	800725c <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80070fe:	2023      	movs	r0, #35	@ 0x23
 8007100:	183b      	adds	r3, r7, r0
 8007102:	2200      	movs	r2, #0
 8007104:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007106:	4b8d      	ldr	r3, [pc, #564]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 8007108:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800710a:	2380      	movs	r3, #128	@ 0x80
 800710c:	055b      	lsls	r3, r3, #21
 800710e:	4013      	ands	r3, r2
 8007110:	d109      	bne.n	8007126 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007112:	4b8a      	ldr	r3, [pc, #552]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 8007114:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007116:	4b89      	ldr	r3, [pc, #548]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 8007118:	2180      	movs	r1, #128	@ 0x80
 800711a:	0549      	lsls	r1, r1, #21
 800711c:	430a      	orrs	r2, r1
 800711e:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8007120:	183b      	adds	r3, r7, r0
 8007122:	2201      	movs	r2, #1
 8007124:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007126:	4b88      	ldr	r3, [pc, #544]	@ (8007348 <HAL_RCC_OscConfig+0x694>)
 8007128:	681a      	ldr	r2, [r3, #0]
 800712a:	2380      	movs	r3, #128	@ 0x80
 800712c:	005b      	lsls	r3, r3, #1
 800712e:	4013      	ands	r3, r2
 8007130:	d11a      	bne.n	8007168 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007132:	4b85      	ldr	r3, [pc, #532]	@ (8007348 <HAL_RCC_OscConfig+0x694>)
 8007134:	681a      	ldr	r2, [r3, #0]
 8007136:	4b84      	ldr	r3, [pc, #528]	@ (8007348 <HAL_RCC_OscConfig+0x694>)
 8007138:	2180      	movs	r1, #128	@ 0x80
 800713a:	0049      	lsls	r1, r1, #1
 800713c:	430a      	orrs	r2, r1
 800713e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007140:	f7fd ff6e 	bl	8005020 <HAL_GetTick>
 8007144:	0003      	movs	r3, r0
 8007146:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007148:	e008      	b.n	800715c <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800714a:	f7fd ff69 	bl	8005020 <HAL_GetTick>
 800714e:	0002      	movs	r2, r0
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	1ad3      	subs	r3, r2, r3
 8007154:	2b64      	cmp	r3, #100	@ 0x64
 8007156:	d901      	bls.n	800715c <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8007158:	2303      	movs	r3, #3
 800715a:	e174      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800715c:	4b7a      	ldr	r3, [pc, #488]	@ (8007348 <HAL_RCC_OscConfig+0x694>)
 800715e:	681a      	ldr	r2, [r3, #0]
 8007160:	2380      	movs	r3, #128	@ 0x80
 8007162:	005b      	lsls	r3, r3, #1
 8007164:	4013      	ands	r3, r2
 8007166:	d0f0      	beq.n	800714a <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	689a      	ldr	r2, [r3, #8]
 800716c:	2380      	movs	r3, #128	@ 0x80
 800716e:	005b      	lsls	r3, r3, #1
 8007170:	429a      	cmp	r2, r3
 8007172:	d107      	bne.n	8007184 <HAL_RCC_OscConfig+0x4d0>
 8007174:	4b71      	ldr	r3, [pc, #452]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 8007176:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007178:	4b70      	ldr	r3, [pc, #448]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 800717a:	2180      	movs	r1, #128	@ 0x80
 800717c:	0049      	lsls	r1, r1, #1
 800717e:	430a      	orrs	r2, r1
 8007180:	651a      	str	r2, [r3, #80]	@ 0x50
 8007182:	e031      	b.n	80071e8 <HAL_RCC_OscConfig+0x534>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d10c      	bne.n	80071a6 <HAL_RCC_OscConfig+0x4f2>
 800718c:	4b6b      	ldr	r3, [pc, #428]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 800718e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007190:	4b6a      	ldr	r3, [pc, #424]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 8007192:	496c      	ldr	r1, [pc, #432]	@ (8007344 <HAL_RCC_OscConfig+0x690>)
 8007194:	400a      	ands	r2, r1
 8007196:	651a      	str	r2, [r3, #80]	@ 0x50
 8007198:	4b68      	ldr	r3, [pc, #416]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 800719a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800719c:	4b67      	ldr	r3, [pc, #412]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 800719e:	496b      	ldr	r1, [pc, #428]	@ (800734c <HAL_RCC_OscConfig+0x698>)
 80071a0:	400a      	ands	r2, r1
 80071a2:	651a      	str	r2, [r3, #80]	@ 0x50
 80071a4:	e020      	b.n	80071e8 <HAL_RCC_OscConfig+0x534>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	689a      	ldr	r2, [r3, #8]
 80071aa:	23a0      	movs	r3, #160	@ 0xa0
 80071ac:	00db      	lsls	r3, r3, #3
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d10e      	bne.n	80071d0 <HAL_RCC_OscConfig+0x51c>
 80071b2:	4b62      	ldr	r3, [pc, #392]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 80071b4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80071b6:	4b61      	ldr	r3, [pc, #388]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 80071b8:	2180      	movs	r1, #128	@ 0x80
 80071ba:	00c9      	lsls	r1, r1, #3
 80071bc:	430a      	orrs	r2, r1
 80071be:	651a      	str	r2, [r3, #80]	@ 0x50
 80071c0:	4b5e      	ldr	r3, [pc, #376]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 80071c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80071c4:	4b5d      	ldr	r3, [pc, #372]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 80071c6:	2180      	movs	r1, #128	@ 0x80
 80071c8:	0049      	lsls	r1, r1, #1
 80071ca:	430a      	orrs	r2, r1
 80071cc:	651a      	str	r2, [r3, #80]	@ 0x50
 80071ce:	e00b      	b.n	80071e8 <HAL_RCC_OscConfig+0x534>
 80071d0:	4b5a      	ldr	r3, [pc, #360]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 80071d2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80071d4:	4b59      	ldr	r3, [pc, #356]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 80071d6:	495b      	ldr	r1, [pc, #364]	@ (8007344 <HAL_RCC_OscConfig+0x690>)
 80071d8:	400a      	ands	r2, r1
 80071da:	651a      	str	r2, [r3, #80]	@ 0x50
 80071dc:	4b57      	ldr	r3, [pc, #348]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 80071de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80071e0:	4b56      	ldr	r3, [pc, #344]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 80071e2:	495a      	ldr	r1, [pc, #360]	@ (800734c <HAL_RCC_OscConfig+0x698>)
 80071e4:	400a      	ands	r2, r1
 80071e6:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	689b      	ldr	r3, [r3, #8]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d015      	beq.n	800721c <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80071f0:	f7fd ff16 	bl	8005020 <HAL_GetTick>
 80071f4:	0003      	movs	r3, r0
 80071f6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80071f8:	e009      	b.n	800720e <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80071fa:	f7fd ff11 	bl	8005020 <HAL_GetTick>
 80071fe:	0002      	movs	r2, r0
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	1ad3      	subs	r3, r2, r3
 8007204:	4a52      	ldr	r2, [pc, #328]	@ (8007350 <HAL_RCC_OscConfig+0x69c>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d901      	bls.n	800720e <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800720a:	2303      	movs	r3, #3
 800720c:	e11b      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800720e:	4b4b      	ldr	r3, [pc, #300]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 8007210:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007212:	2380      	movs	r3, #128	@ 0x80
 8007214:	009b      	lsls	r3, r3, #2
 8007216:	4013      	ands	r3, r2
 8007218:	d0ef      	beq.n	80071fa <HAL_RCC_OscConfig+0x546>
 800721a:	e014      	b.n	8007246 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800721c:	f7fd ff00 	bl	8005020 <HAL_GetTick>
 8007220:	0003      	movs	r3, r0
 8007222:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007224:	e009      	b.n	800723a <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007226:	f7fd fefb 	bl	8005020 <HAL_GetTick>
 800722a:	0002      	movs	r2, r0
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	1ad3      	subs	r3, r2, r3
 8007230:	4a47      	ldr	r2, [pc, #284]	@ (8007350 <HAL_RCC_OscConfig+0x69c>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d901      	bls.n	800723a <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8007236:	2303      	movs	r3, #3
 8007238:	e105      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800723a:	4b40      	ldr	r3, [pc, #256]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 800723c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800723e:	2380      	movs	r3, #128	@ 0x80
 8007240:	009b      	lsls	r3, r3, #2
 8007242:	4013      	ands	r3, r2
 8007244:	d1ef      	bne.n	8007226 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007246:	2323      	movs	r3, #35	@ 0x23
 8007248:	18fb      	adds	r3, r7, r3
 800724a:	781b      	ldrb	r3, [r3, #0]
 800724c:	2b01      	cmp	r3, #1
 800724e:	d105      	bne.n	800725c <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007250:	4b3a      	ldr	r3, [pc, #232]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 8007252:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007254:	4b39      	ldr	r3, [pc, #228]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 8007256:	493f      	ldr	r1, [pc, #252]	@ (8007354 <HAL_RCC_OscConfig+0x6a0>)
 8007258:	400a      	ands	r2, r1
 800725a:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	2220      	movs	r2, #32
 8007262:	4013      	ands	r3, r2
 8007264:	d049      	beq.n	80072fa <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	699b      	ldr	r3, [r3, #24]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d026      	beq.n	80072bc <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800726e:	4b33      	ldr	r3, [pc, #204]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 8007270:	689a      	ldr	r2, [r3, #8]
 8007272:	4b32      	ldr	r3, [pc, #200]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 8007274:	2101      	movs	r1, #1
 8007276:	430a      	orrs	r2, r1
 8007278:	609a      	str	r2, [r3, #8]
 800727a:	4b30      	ldr	r3, [pc, #192]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 800727c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800727e:	4b2f      	ldr	r3, [pc, #188]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 8007280:	2101      	movs	r1, #1
 8007282:	430a      	orrs	r2, r1
 8007284:	635a      	str	r2, [r3, #52]	@ 0x34
 8007286:	4b34      	ldr	r3, [pc, #208]	@ (8007358 <HAL_RCC_OscConfig+0x6a4>)
 8007288:	6a1a      	ldr	r2, [r3, #32]
 800728a:	4b33      	ldr	r3, [pc, #204]	@ (8007358 <HAL_RCC_OscConfig+0x6a4>)
 800728c:	2180      	movs	r1, #128	@ 0x80
 800728e:	0189      	lsls	r1, r1, #6
 8007290:	430a      	orrs	r2, r1
 8007292:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007294:	f7fd fec4 	bl	8005020 <HAL_GetTick>
 8007298:	0003      	movs	r3, r0
 800729a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800729c:	e008      	b.n	80072b0 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800729e:	f7fd febf 	bl	8005020 <HAL_GetTick>
 80072a2:	0002      	movs	r2, r0
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	1ad3      	subs	r3, r2, r3
 80072a8:	2b02      	cmp	r3, #2
 80072aa:	d901      	bls.n	80072b0 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 80072ac:	2303      	movs	r3, #3
 80072ae:	e0ca      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80072b0:	4b22      	ldr	r3, [pc, #136]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 80072b2:	689b      	ldr	r3, [r3, #8]
 80072b4:	2202      	movs	r2, #2
 80072b6:	4013      	ands	r3, r2
 80072b8:	d0f1      	beq.n	800729e <HAL_RCC_OscConfig+0x5ea>
 80072ba:	e01e      	b.n	80072fa <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80072bc:	4b1f      	ldr	r3, [pc, #124]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 80072be:	689a      	ldr	r2, [r3, #8]
 80072c0:	4b1e      	ldr	r3, [pc, #120]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 80072c2:	2101      	movs	r1, #1
 80072c4:	438a      	bics	r2, r1
 80072c6:	609a      	str	r2, [r3, #8]
 80072c8:	4b23      	ldr	r3, [pc, #140]	@ (8007358 <HAL_RCC_OscConfig+0x6a4>)
 80072ca:	6a1a      	ldr	r2, [r3, #32]
 80072cc:	4b22      	ldr	r3, [pc, #136]	@ (8007358 <HAL_RCC_OscConfig+0x6a4>)
 80072ce:	4923      	ldr	r1, [pc, #140]	@ (800735c <HAL_RCC_OscConfig+0x6a8>)
 80072d0:	400a      	ands	r2, r1
 80072d2:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072d4:	f7fd fea4 	bl	8005020 <HAL_GetTick>
 80072d8:	0003      	movs	r3, r0
 80072da:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80072dc:	e008      	b.n	80072f0 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80072de:	f7fd fe9f 	bl	8005020 <HAL_GetTick>
 80072e2:	0002      	movs	r2, r0
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	1ad3      	subs	r3, r2, r3
 80072e8:	2b02      	cmp	r3, #2
 80072ea:	d901      	bls.n	80072f0 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80072ec:	2303      	movs	r3, #3
 80072ee:	e0aa      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80072f0:	4b12      	ldr	r3, [pc, #72]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 80072f2:	689b      	ldr	r3, [r3, #8]
 80072f4:	2202      	movs	r2, #2
 80072f6:	4013      	ands	r3, r2
 80072f8:	d1f1      	bne.n	80072de <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d100      	bne.n	8007304 <HAL_RCC_OscConfig+0x650>
 8007302:	e09f      	b.n	8007444 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007304:	69fb      	ldr	r3, [r7, #28]
 8007306:	2b0c      	cmp	r3, #12
 8007308:	d100      	bne.n	800730c <HAL_RCC_OscConfig+0x658>
 800730a:	e078      	b.n	80073fe <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007310:	2b02      	cmp	r3, #2
 8007312:	d159      	bne.n	80073c8 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007314:	4b09      	ldr	r3, [pc, #36]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 8007316:	681a      	ldr	r2, [r3, #0]
 8007318:	4b08      	ldr	r3, [pc, #32]	@ (800733c <HAL_RCC_OscConfig+0x688>)
 800731a:	4911      	ldr	r1, [pc, #68]	@ (8007360 <HAL_RCC_OscConfig+0x6ac>)
 800731c:	400a      	ands	r2, r1
 800731e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007320:	f7fd fe7e 	bl	8005020 <HAL_GetTick>
 8007324:	0003      	movs	r3, r0
 8007326:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007328:	e01c      	b.n	8007364 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800732a:	f7fd fe79 	bl	8005020 <HAL_GetTick>
 800732e:	0002      	movs	r2, r0
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	1ad3      	subs	r3, r2, r3
 8007334:	2b02      	cmp	r3, #2
 8007336:	d915      	bls.n	8007364 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8007338:	2303      	movs	r3, #3
 800733a:	e084      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
 800733c:	40021000 	.word	0x40021000
 8007340:	ffff1fff 	.word	0xffff1fff
 8007344:	fffffeff 	.word	0xfffffeff
 8007348:	40007000 	.word	0x40007000
 800734c:	fffffbff 	.word	0xfffffbff
 8007350:	00001388 	.word	0x00001388
 8007354:	efffffff 	.word	0xefffffff
 8007358:	40010000 	.word	0x40010000
 800735c:	ffffdfff 	.word	0xffffdfff
 8007360:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007364:	4b3a      	ldr	r3, [pc, #232]	@ (8007450 <HAL_RCC_OscConfig+0x79c>)
 8007366:	681a      	ldr	r2, [r3, #0]
 8007368:	2380      	movs	r3, #128	@ 0x80
 800736a:	049b      	lsls	r3, r3, #18
 800736c:	4013      	ands	r3, r2
 800736e:	d1dc      	bne.n	800732a <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007370:	4b37      	ldr	r3, [pc, #220]	@ (8007450 <HAL_RCC_OscConfig+0x79c>)
 8007372:	68db      	ldr	r3, [r3, #12]
 8007374:	4a37      	ldr	r2, [pc, #220]	@ (8007454 <HAL_RCC_OscConfig+0x7a0>)
 8007376:	4013      	ands	r3, r2
 8007378:	0019      	movs	r1, r3
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007382:	431a      	orrs	r2, r3
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007388:	431a      	orrs	r2, r3
 800738a:	4b31      	ldr	r3, [pc, #196]	@ (8007450 <HAL_RCC_OscConfig+0x79c>)
 800738c:	430a      	orrs	r2, r1
 800738e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007390:	4b2f      	ldr	r3, [pc, #188]	@ (8007450 <HAL_RCC_OscConfig+0x79c>)
 8007392:	681a      	ldr	r2, [r3, #0]
 8007394:	4b2e      	ldr	r3, [pc, #184]	@ (8007450 <HAL_RCC_OscConfig+0x79c>)
 8007396:	2180      	movs	r1, #128	@ 0x80
 8007398:	0449      	lsls	r1, r1, #17
 800739a:	430a      	orrs	r2, r1
 800739c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800739e:	f7fd fe3f 	bl	8005020 <HAL_GetTick>
 80073a2:	0003      	movs	r3, r0
 80073a4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80073a6:	e008      	b.n	80073ba <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80073a8:	f7fd fe3a 	bl	8005020 <HAL_GetTick>
 80073ac:	0002      	movs	r2, r0
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	1ad3      	subs	r3, r2, r3
 80073b2:	2b02      	cmp	r3, #2
 80073b4:	d901      	bls.n	80073ba <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 80073b6:	2303      	movs	r3, #3
 80073b8:	e045      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80073ba:	4b25      	ldr	r3, [pc, #148]	@ (8007450 <HAL_RCC_OscConfig+0x79c>)
 80073bc:	681a      	ldr	r2, [r3, #0]
 80073be:	2380      	movs	r3, #128	@ 0x80
 80073c0:	049b      	lsls	r3, r3, #18
 80073c2:	4013      	ands	r3, r2
 80073c4:	d0f0      	beq.n	80073a8 <HAL_RCC_OscConfig+0x6f4>
 80073c6:	e03d      	b.n	8007444 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80073c8:	4b21      	ldr	r3, [pc, #132]	@ (8007450 <HAL_RCC_OscConfig+0x79c>)
 80073ca:	681a      	ldr	r2, [r3, #0]
 80073cc:	4b20      	ldr	r3, [pc, #128]	@ (8007450 <HAL_RCC_OscConfig+0x79c>)
 80073ce:	4922      	ldr	r1, [pc, #136]	@ (8007458 <HAL_RCC_OscConfig+0x7a4>)
 80073d0:	400a      	ands	r2, r1
 80073d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073d4:	f7fd fe24 	bl	8005020 <HAL_GetTick>
 80073d8:	0003      	movs	r3, r0
 80073da:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80073dc:	e008      	b.n	80073f0 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80073de:	f7fd fe1f 	bl	8005020 <HAL_GetTick>
 80073e2:	0002      	movs	r2, r0
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	1ad3      	subs	r3, r2, r3
 80073e8:	2b02      	cmp	r3, #2
 80073ea:	d901      	bls.n	80073f0 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80073ec:	2303      	movs	r3, #3
 80073ee:	e02a      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80073f0:	4b17      	ldr	r3, [pc, #92]	@ (8007450 <HAL_RCC_OscConfig+0x79c>)
 80073f2:	681a      	ldr	r2, [r3, #0]
 80073f4:	2380      	movs	r3, #128	@ 0x80
 80073f6:	049b      	lsls	r3, r3, #18
 80073f8:	4013      	ands	r3, r2
 80073fa:	d1f0      	bne.n	80073de <HAL_RCC_OscConfig+0x72a>
 80073fc:	e022      	b.n	8007444 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007402:	2b01      	cmp	r3, #1
 8007404:	d101      	bne.n	800740a <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8007406:	2301      	movs	r3, #1
 8007408:	e01d      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800740a:	4b11      	ldr	r3, [pc, #68]	@ (8007450 <HAL_RCC_OscConfig+0x79c>)
 800740c:	68db      	ldr	r3, [r3, #12]
 800740e:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007410:	69ba      	ldr	r2, [r7, #24]
 8007412:	2380      	movs	r3, #128	@ 0x80
 8007414:	025b      	lsls	r3, r3, #9
 8007416:	401a      	ands	r2, r3
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800741c:	429a      	cmp	r2, r3
 800741e:	d10f      	bne.n	8007440 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8007420:	69ba      	ldr	r2, [r7, #24]
 8007422:	23f0      	movs	r3, #240	@ 0xf0
 8007424:	039b      	lsls	r3, r3, #14
 8007426:	401a      	ands	r2, r3
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800742c:	429a      	cmp	r2, r3
 800742e:	d107      	bne.n	8007440 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8007430:	69ba      	ldr	r2, [r7, #24]
 8007432:	23c0      	movs	r3, #192	@ 0xc0
 8007434:	041b      	lsls	r3, r3, #16
 8007436:	401a      	ands	r2, r3
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800743c:	429a      	cmp	r2, r3
 800743e:	d001      	beq.n	8007444 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8007440:	2301      	movs	r3, #1
 8007442:	e000      	b.n	8007446 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8007444:	2300      	movs	r3, #0
}
 8007446:	0018      	movs	r0, r3
 8007448:	46bd      	mov	sp, r7
 800744a:	b00a      	add	sp, #40	@ 0x28
 800744c:	bdb0      	pop	{r4, r5, r7, pc}
 800744e:	46c0      	nop			@ (mov r8, r8)
 8007450:	40021000 	.word	0x40021000
 8007454:	ff02ffff 	.word	0xff02ffff
 8007458:	feffffff 	.word	0xfeffffff

0800745c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800745c:	b5b0      	push	{r4, r5, r7, lr}
 800745e:	b084      	sub	sp, #16
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d101      	bne.n	8007470 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	e128      	b.n	80076c2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007470:	4b96      	ldr	r3, [pc, #600]	@ (80076cc <HAL_RCC_ClockConfig+0x270>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	2201      	movs	r2, #1
 8007476:	4013      	ands	r3, r2
 8007478:	683a      	ldr	r2, [r7, #0]
 800747a:	429a      	cmp	r2, r3
 800747c:	d91e      	bls.n	80074bc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800747e:	4b93      	ldr	r3, [pc, #588]	@ (80076cc <HAL_RCC_ClockConfig+0x270>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	2201      	movs	r2, #1
 8007484:	4393      	bics	r3, r2
 8007486:	0019      	movs	r1, r3
 8007488:	4b90      	ldr	r3, [pc, #576]	@ (80076cc <HAL_RCC_ClockConfig+0x270>)
 800748a:	683a      	ldr	r2, [r7, #0]
 800748c:	430a      	orrs	r2, r1
 800748e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007490:	f7fd fdc6 	bl	8005020 <HAL_GetTick>
 8007494:	0003      	movs	r3, r0
 8007496:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007498:	e009      	b.n	80074ae <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800749a:	f7fd fdc1 	bl	8005020 <HAL_GetTick>
 800749e:	0002      	movs	r2, r0
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	1ad3      	subs	r3, r2, r3
 80074a4:	4a8a      	ldr	r2, [pc, #552]	@ (80076d0 <HAL_RCC_ClockConfig+0x274>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d901      	bls.n	80074ae <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80074aa:	2303      	movs	r3, #3
 80074ac:	e109      	b.n	80076c2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074ae:	4b87      	ldr	r3, [pc, #540]	@ (80076cc <HAL_RCC_ClockConfig+0x270>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	2201      	movs	r2, #1
 80074b4:	4013      	ands	r3, r2
 80074b6:	683a      	ldr	r2, [r7, #0]
 80074b8:	429a      	cmp	r2, r3
 80074ba:	d1ee      	bne.n	800749a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	2202      	movs	r2, #2
 80074c2:	4013      	ands	r3, r2
 80074c4:	d009      	beq.n	80074da <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80074c6:	4b83      	ldr	r3, [pc, #524]	@ (80076d4 <HAL_RCC_ClockConfig+0x278>)
 80074c8:	68db      	ldr	r3, [r3, #12]
 80074ca:	22f0      	movs	r2, #240	@ 0xf0
 80074cc:	4393      	bics	r3, r2
 80074ce:	0019      	movs	r1, r3
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	689a      	ldr	r2, [r3, #8]
 80074d4:	4b7f      	ldr	r3, [pc, #508]	@ (80076d4 <HAL_RCC_ClockConfig+0x278>)
 80074d6:	430a      	orrs	r2, r1
 80074d8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	2201      	movs	r2, #1
 80074e0:	4013      	ands	r3, r2
 80074e2:	d100      	bne.n	80074e6 <HAL_RCC_ClockConfig+0x8a>
 80074e4:	e089      	b.n	80075fa <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	685b      	ldr	r3, [r3, #4]
 80074ea:	2b02      	cmp	r3, #2
 80074ec:	d107      	bne.n	80074fe <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80074ee:	4b79      	ldr	r3, [pc, #484]	@ (80076d4 <HAL_RCC_ClockConfig+0x278>)
 80074f0:	681a      	ldr	r2, [r3, #0]
 80074f2:	2380      	movs	r3, #128	@ 0x80
 80074f4:	029b      	lsls	r3, r3, #10
 80074f6:	4013      	ands	r3, r2
 80074f8:	d120      	bne.n	800753c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80074fa:	2301      	movs	r3, #1
 80074fc:	e0e1      	b.n	80076c2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	2b03      	cmp	r3, #3
 8007504:	d107      	bne.n	8007516 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007506:	4b73      	ldr	r3, [pc, #460]	@ (80076d4 <HAL_RCC_ClockConfig+0x278>)
 8007508:	681a      	ldr	r2, [r3, #0]
 800750a:	2380      	movs	r3, #128	@ 0x80
 800750c:	049b      	lsls	r3, r3, #18
 800750e:	4013      	ands	r3, r2
 8007510:	d114      	bne.n	800753c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8007512:	2301      	movs	r3, #1
 8007514:	e0d5      	b.n	80076c2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	2b01      	cmp	r3, #1
 800751c:	d106      	bne.n	800752c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800751e:	4b6d      	ldr	r3, [pc, #436]	@ (80076d4 <HAL_RCC_ClockConfig+0x278>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	2204      	movs	r2, #4
 8007524:	4013      	ands	r3, r2
 8007526:	d109      	bne.n	800753c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8007528:	2301      	movs	r3, #1
 800752a:	e0ca      	b.n	80076c2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800752c:	4b69      	ldr	r3, [pc, #420]	@ (80076d4 <HAL_RCC_ClockConfig+0x278>)
 800752e:	681a      	ldr	r2, [r3, #0]
 8007530:	2380      	movs	r3, #128	@ 0x80
 8007532:	009b      	lsls	r3, r3, #2
 8007534:	4013      	ands	r3, r2
 8007536:	d101      	bne.n	800753c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8007538:	2301      	movs	r3, #1
 800753a:	e0c2      	b.n	80076c2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800753c:	4b65      	ldr	r3, [pc, #404]	@ (80076d4 <HAL_RCC_ClockConfig+0x278>)
 800753e:	68db      	ldr	r3, [r3, #12]
 8007540:	2203      	movs	r2, #3
 8007542:	4393      	bics	r3, r2
 8007544:	0019      	movs	r1, r3
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	685a      	ldr	r2, [r3, #4]
 800754a:	4b62      	ldr	r3, [pc, #392]	@ (80076d4 <HAL_RCC_ClockConfig+0x278>)
 800754c:	430a      	orrs	r2, r1
 800754e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007550:	f7fd fd66 	bl	8005020 <HAL_GetTick>
 8007554:	0003      	movs	r3, r0
 8007556:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	2b02      	cmp	r3, #2
 800755e:	d111      	bne.n	8007584 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007560:	e009      	b.n	8007576 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007562:	f7fd fd5d 	bl	8005020 <HAL_GetTick>
 8007566:	0002      	movs	r2, r0
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	1ad3      	subs	r3, r2, r3
 800756c:	4a58      	ldr	r2, [pc, #352]	@ (80076d0 <HAL_RCC_ClockConfig+0x274>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d901      	bls.n	8007576 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8007572:	2303      	movs	r3, #3
 8007574:	e0a5      	b.n	80076c2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007576:	4b57      	ldr	r3, [pc, #348]	@ (80076d4 <HAL_RCC_ClockConfig+0x278>)
 8007578:	68db      	ldr	r3, [r3, #12]
 800757a:	220c      	movs	r2, #12
 800757c:	4013      	ands	r3, r2
 800757e:	2b08      	cmp	r3, #8
 8007580:	d1ef      	bne.n	8007562 <HAL_RCC_ClockConfig+0x106>
 8007582:	e03a      	b.n	80075fa <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	685b      	ldr	r3, [r3, #4]
 8007588:	2b03      	cmp	r3, #3
 800758a:	d111      	bne.n	80075b0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800758c:	e009      	b.n	80075a2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800758e:	f7fd fd47 	bl	8005020 <HAL_GetTick>
 8007592:	0002      	movs	r2, r0
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	1ad3      	subs	r3, r2, r3
 8007598:	4a4d      	ldr	r2, [pc, #308]	@ (80076d0 <HAL_RCC_ClockConfig+0x274>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d901      	bls.n	80075a2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800759e:	2303      	movs	r3, #3
 80075a0:	e08f      	b.n	80076c2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80075a2:	4b4c      	ldr	r3, [pc, #304]	@ (80076d4 <HAL_RCC_ClockConfig+0x278>)
 80075a4:	68db      	ldr	r3, [r3, #12]
 80075a6:	220c      	movs	r2, #12
 80075a8:	4013      	ands	r3, r2
 80075aa:	2b0c      	cmp	r3, #12
 80075ac:	d1ef      	bne.n	800758e <HAL_RCC_ClockConfig+0x132>
 80075ae:	e024      	b.n	80075fa <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	685b      	ldr	r3, [r3, #4]
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	d11b      	bne.n	80075f0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80075b8:	e009      	b.n	80075ce <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80075ba:	f7fd fd31 	bl	8005020 <HAL_GetTick>
 80075be:	0002      	movs	r2, r0
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	1ad3      	subs	r3, r2, r3
 80075c4:	4a42      	ldr	r2, [pc, #264]	@ (80076d0 <HAL_RCC_ClockConfig+0x274>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d901      	bls.n	80075ce <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80075ca:	2303      	movs	r3, #3
 80075cc:	e079      	b.n	80076c2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80075ce:	4b41      	ldr	r3, [pc, #260]	@ (80076d4 <HAL_RCC_ClockConfig+0x278>)
 80075d0:	68db      	ldr	r3, [r3, #12]
 80075d2:	220c      	movs	r2, #12
 80075d4:	4013      	ands	r3, r2
 80075d6:	2b04      	cmp	r3, #4
 80075d8:	d1ef      	bne.n	80075ba <HAL_RCC_ClockConfig+0x15e>
 80075da:	e00e      	b.n	80075fa <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80075dc:	f7fd fd20 	bl	8005020 <HAL_GetTick>
 80075e0:	0002      	movs	r2, r0
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	1ad3      	subs	r3, r2, r3
 80075e6:	4a3a      	ldr	r2, [pc, #232]	@ (80076d0 <HAL_RCC_ClockConfig+0x274>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d901      	bls.n	80075f0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80075ec:	2303      	movs	r3, #3
 80075ee:	e068      	b.n	80076c2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80075f0:	4b38      	ldr	r3, [pc, #224]	@ (80076d4 <HAL_RCC_ClockConfig+0x278>)
 80075f2:	68db      	ldr	r3, [r3, #12]
 80075f4:	220c      	movs	r2, #12
 80075f6:	4013      	ands	r3, r2
 80075f8:	d1f0      	bne.n	80075dc <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80075fa:	4b34      	ldr	r3, [pc, #208]	@ (80076cc <HAL_RCC_ClockConfig+0x270>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	2201      	movs	r2, #1
 8007600:	4013      	ands	r3, r2
 8007602:	683a      	ldr	r2, [r7, #0]
 8007604:	429a      	cmp	r2, r3
 8007606:	d21e      	bcs.n	8007646 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007608:	4b30      	ldr	r3, [pc, #192]	@ (80076cc <HAL_RCC_ClockConfig+0x270>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	2201      	movs	r2, #1
 800760e:	4393      	bics	r3, r2
 8007610:	0019      	movs	r1, r3
 8007612:	4b2e      	ldr	r3, [pc, #184]	@ (80076cc <HAL_RCC_ClockConfig+0x270>)
 8007614:	683a      	ldr	r2, [r7, #0]
 8007616:	430a      	orrs	r2, r1
 8007618:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800761a:	f7fd fd01 	bl	8005020 <HAL_GetTick>
 800761e:	0003      	movs	r3, r0
 8007620:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007622:	e009      	b.n	8007638 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007624:	f7fd fcfc 	bl	8005020 <HAL_GetTick>
 8007628:	0002      	movs	r2, r0
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	1ad3      	subs	r3, r2, r3
 800762e:	4a28      	ldr	r2, [pc, #160]	@ (80076d0 <HAL_RCC_ClockConfig+0x274>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d901      	bls.n	8007638 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8007634:	2303      	movs	r3, #3
 8007636:	e044      	b.n	80076c2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007638:	4b24      	ldr	r3, [pc, #144]	@ (80076cc <HAL_RCC_ClockConfig+0x270>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2201      	movs	r2, #1
 800763e:	4013      	ands	r3, r2
 8007640:	683a      	ldr	r2, [r7, #0]
 8007642:	429a      	cmp	r2, r3
 8007644:	d1ee      	bne.n	8007624 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	2204      	movs	r2, #4
 800764c:	4013      	ands	r3, r2
 800764e:	d009      	beq.n	8007664 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007650:	4b20      	ldr	r3, [pc, #128]	@ (80076d4 <HAL_RCC_ClockConfig+0x278>)
 8007652:	68db      	ldr	r3, [r3, #12]
 8007654:	4a20      	ldr	r2, [pc, #128]	@ (80076d8 <HAL_RCC_ClockConfig+0x27c>)
 8007656:	4013      	ands	r3, r2
 8007658:	0019      	movs	r1, r3
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	68da      	ldr	r2, [r3, #12]
 800765e:	4b1d      	ldr	r3, [pc, #116]	@ (80076d4 <HAL_RCC_ClockConfig+0x278>)
 8007660:	430a      	orrs	r2, r1
 8007662:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	2208      	movs	r2, #8
 800766a:	4013      	ands	r3, r2
 800766c:	d00a      	beq.n	8007684 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800766e:	4b19      	ldr	r3, [pc, #100]	@ (80076d4 <HAL_RCC_ClockConfig+0x278>)
 8007670:	68db      	ldr	r3, [r3, #12]
 8007672:	4a1a      	ldr	r2, [pc, #104]	@ (80076dc <HAL_RCC_ClockConfig+0x280>)
 8007674:	4013      	ands	r3, r2
 8007676:	0019      	movs	r1, r3
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	691b      	ldr	r3, [r3, #16]
 800767c:	00da      	lsls	r2, r3, #3
 800767e:	4b15      	ldr	r3, [pc, #84]	@ (80076d4 <HAL_RCC_ClockConfig+0x278>)
 8007680:	430a      	orrs	r2, r1
 8007682:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007684:	f000 f832 	bl	80076ec <HAL_RCC_GetSysClockFreq>
 8007688:	0001      	movs	r1, r0
 800768a:	4b12      	ldr	r3, [pc, #72]	@ (80076d4 <HAL_RCC_ClockConfig+0x278>)
 800768c:	68db      	ldr	r3, [r3, #12]
 800768e:	091b      	lsrs	r3, r3, #4
 8007690:	220f      	movs	r2, #15
 8007692:	4013      	ands	r3, r2
 8007694:	4a12      	ldr	r2, [pc, #72]	@ (80076e0 <HAL_RCC_ClockConfig+0x284>)
 8007696:	5cd3      	ldrb	r3, [r2, r3]
 8007698:	000a      	movs	r2, r1
 800769a:	40da      	lsrs	r2, r3
 800769c:	4b11      	ldr	r3, [pc, #68]	@ (80076e4 <HAL_RCC_ClockConfig+0x288>)
 800769e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80076a0:	4b11      	ldr	r3, [pc, #68]	@ (80076e8 <HAL_RCC_ClockConfig+0x28c>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	250b      	movs	r5, #11
 80076a6:	197c      	adds	r4, r7, r5
 80076a8:	0018      	movs	r0, r3
 80076aa:	f7fd fc73 	bl	8004f94 <HAL_InitTick>
 80076ae:	0003      	movs	r3, r0
 80076b0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80076b2:	197b      	adds	r3, r7, r5
 80076b4:	781b      	ldrb	r3, [r3, #0]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d002      	beq.n	80076c0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80076ba:	197b      	adds	r3, r7, r5
 80076bc:	781b      	ldrb	r3, [r3, #0]
 80076be:	e000      	b.n	80076c2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80076c0:	2300      	movs	r3, #0
}
 80076c2:	0018      	movs	r0, r3
 80076c4:	46bd      	mov	sp, r7
 80076c6:	b004      	add	sp, #16
 80076c8:	bdb0      	pop	{r4, r5, r7, pc}
 80076ca:	46c0      	nop			@ (mov r8, r8)
 80076cc:	40022000 	.word	0x40022000
 80076d0:	00001388 	.word	0x00001388
 80076d4:	40021000 	.word	0x40021000
 80076d8:	fffff8ff 	.word	0xfffff8ff
 80076dc:	ffffc7ff 	.word	0xffffc7ff
 80076e0:	0800ca04 	.word	0x0800ca04
 80076e4:	20000000 	.word	0x20000000
 80076e8:	20000004 	.word	0x20000004

080076ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b086      	sub	sp, #24
 80076f0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80076f2:	4b3c      	ldr	r3, [pc, #240]	@ (80077e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80076f4:	68db      	ldr	r3, [r3, #12]
 80076f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	220c      	movs	r2, #12
 80076fc:	4013      	ands	r3, r2
 80076fe:	2b0c      	cmp	r3, #12
 8007700:	d013      	beq.n	800772a <HAL_RCC_GetSysClockFreq+0x3e>
 8007702:	d85c      	bhi.n	80077be <HAL_RCC_GetSysClockFreq+0xd2>
 8007704:	2b04      	cmp	r3, #4
 8007706:	d002      	beq.n	800770e <HAL_RCC_GetSysClockFreq+0x22>
 8007708:	2b08      	cmp	r3, #8
 800770a:	d00b      	beq.n	8007724 <HAL_RCC_GetSysClockFreq+0x38>
 800770c:	e057      	b.n	80077be <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800770e:	4b35      	ldr	r3, [pc, #212]	@ (80077e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	2210      	movs	r2, #16
 8007714:	4013      	ands	r3, r2
 8007716:	d002      	beq.n	800771e <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8007718:	4b33      	ldr	r3, [pc, #204]	@ (80077e8 <HAL_RCC_GetSysClockFreq+0xfc>)
 800771a:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800771c:	e05d      	b.n	80077da <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 800771e:	4b33      	ldr	r3, [pc, #204]	@ (80077ec <HAL_RCC_GetSysClockFreq+0x100>)
 8007720:	613b      	str	r3, [r7, #16]
      break;
 8007722:	e05a      	b.n	80077da <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007724:	4b32      	ldr	r3, [pc, #200]	@ (80077f0 <HAL_RCC_GetSysClockFreq+0x104>)
 8007726:	613b      	str	r3, [r7, #16]
      break;
 8007728:	e057      	b.n	80077da <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	0c9b      	lsrs	r3, r3, #18
 800772e:	220f      	movs	r2, #15
 8007730:	4013      	ands	r3, r2
 8007732:	4a30      	ldr	r2, [pc, #192]	@ (80077f4 <HAL_RCC_GetSysClockFreq+0x108>)
 8007734:	5cd3      	ldrb	r3, [r2, r3]
 8007736:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	0d9b      	lsrs	r3, r3, #22
 800773c:	2203      	movs	r2, #3
 800773e:	4013      	ands	r3, r2
 8007740:	3301      	adds	r3, #1
 8007742:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007744:	4b27      	ldr	r3, [pc, #156]	@ (80077e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007746:	68da      	ldr	r2, [r3, #12]
 8007748:	2380      	movs	r3, #128	@ 0x80
 800774a:	025b      	lsls	r3, r3, #9
 800774c:	4013      	ands	r3, r2
 800774e:	d00f      	beq.n	8007770 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8007750:	68b9      	ldr	r1, [r7, #8]
 8007752:	000a      	movs	r2, r1
 8007754:	0152      	lsls	r2, r2, #5
 8007756:	1a52      	subs	r2, r2, r1
 8007758:	0193      	lsls	r3, r2, #6
 800775a:	1a9b      	subs	r3, r3, r2
 800775c:	00db      	lsls	r3, r3, #3
 800775e:	185b      	adds	r3, r3, r1
 8007760:	025b      	lsls	r3, r3, #9
 8007762:	6879      	ldr	r1, [r7, #4]
 8007764:	0018      	movs	r0, r3
 8007766:	f7f8 fceb 	bl	8000140 <__udivsi3>
 800776a:	0003      	movs	r3, r0
 800776c:	617b      	str	r3, [r7, #20]
 800776e:	e023      	b.n	80077b8 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8007770:	4b1c      	ldr	r3, [pc, #112]	@ (80077e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	2210      	movs	r2, #16
 8007776:	4013      	ands	r3, r2
 8007778:	d00f      	beq.n	800779a <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 800777a:	68b9      	ldr	r1, [r7, #8]
 800777c:	000a      	movs	r2, r1
 800777e:	0152      	lsls	r2, r2, #5
 8007780:	1a52      	subs	r2, r2, r1
 8007782:	0193      	lsls	r3, r2, #6
 8007784:	1a9b      	subs	r3, r3, r2
 8007786:	00db      	lsls	r3, r3, #3
 8007788:	185b      	adds	r3, r3, r1
 800778a:	021b      	lsls	r3, r3, #8
 800778c:	6879      	ldr	r1, [r7, #4]
 800778e:	0018      	movs	r0, r3
 8007790:	f7f8 fcd6 	bl	8000140 <__udivsi3>
 8007794:	0003      	movs	r3, r0
 8007796:	617b      	str	r3, [r7, #20]
 8007798:	e00e      	b.n	80077b8 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 800779a:	68b9      	ldr	r1, [r7, #8]
 800779c:	000a      	movs	r2, r1
 800779e:	0152      	lsls	r2, r2, #5
 80077a0:	1a52      	subs	r2, r2, r1
 80077a2:	0193      	lsls	r3, r2, #6
 80077a4:	1a9b      	subs	r3, r3, r2
 80077a6:	00db      	lsls	r3, r3, #3
 80077a8:	185b      	adds	r3, r3, r1
 80077aa:	029b      	lsls	r3, r3, #10
 80077ac:	6879      	ldr	r1, [r7, #4]
 80077ae:	0018      	movs	r0, r3
 80077b0:	f7f8 fcc6 	bl	8000140 <__udivsi3>
 80077b4:	0003      	movs	r3, r0
 80077b6:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	613b      	str	r3, [r7, #16]
      break;
 80077bc:	e00d      	b.n	80077da <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80077be:	4b09      	ldr	r3, [pc, #36]	@ (80077e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80077c0:	685b      	ldr	r3, [r3, #4]
 80077c2:	0b5b      	lsrs	r3, r3, #13
 80077c4:	2207      	movs	r2, #7
 80077c6:	4013      	ands	r3, r2
 80077c8:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	3301      	adds	r3, #1
 80077ce:	2280      	movs	r2, #128	@ 0x80
 80077d0:	0212      	lsls	r2, r2, #8
 80077d2:	409a      	lsls	r2, r3
 80077d4:	0013      	movs	r3, r2
 80077d6:	613b      	str	r3, [r7, #16]
      break;
 80077d8:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80077da:	693b      	ldr	r3, [r7, #16]
}
 80077dc:	0018      	movs	r0, r3
 80077de:	46bd      	mov	sp, r7
 80077e0:	b006      	add	sp, #24
 80077e2:	bd80      	pop	{r7, pc}
 80077e4:	40021000 	.word	0x40021000
 80077e8:	003d0900 	.word	0x003d0900
 80077ec:	00f42400 	.word	0x00f42400
 80077f0:	007a1200 	.word	0x007a1200
 80077f4:	0800ca1c 	.word	0x0800ca1c

080077f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80077fc:	4b02      	ldr	r3, [pc, #8]	@ (8007808 <HAL_RCC_GetHCLKFreq+0x10>)
 80077fe:	681b      	ldr	r3, [r3, #0]
}
 8007800:	0018      	movs	r0, r3
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}
 8007806:	46c0      	nop			@ (mov r8, r8)
 8007808:	20000000 	.word	0x20000000

0800780c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007810:	f7ff fff2 	bl	80077f8 <HAL_RCC_GetHCLKFreq>
 8007814:	0001      	movs	r1, r0
 8007816:	4b06      	ldr	r3, [pc, #24]	@ (8007830 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007818:	68db      	ldr	r3, [r3, #12]
 800781a:	0a1b      	lsrs	r3, r3, #8
 800781c:	2207      	movs	r2, #7
 800781e:	4013      	ands	r3, r2
 8007820:	4a04      	ldr	r2, [pc, #16]	@ (8007834 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007822:	5cd3      	ldrb	r3, [r2, r3]
 8007824:	40d9      	lsrs	r1, r3
 8007826:	000b      	movs	r3, r1
}
 8007828:	0018      	movs	r0, r3
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
 800782e:	46c0      	nop			@ (mov r8, r8)
 8007830:	40021000 	.word	0x40021000
 8007834:	0800ca14 	.word	0x0800ca14

08007838 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800783c:	f7ff ffdc 	bl	80077f8 <HAL_RCC_GetHCLKFreq>
 8007840:	0001      	movs	r1, r0
 8007842:	4b06      	ldr	r3, [pc, #24]	@ (800785c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007844:	68db      	ldr	r3, [r3, #12]
 8007846:	0adb      	lsrs	r3, r3, #11
 8007848:	2207      	movs	r2, #7
 800784a:	4013      	ands	r3, r2
 800784c:	4a04      	ldr	r2, [pc, #16]	@ (8007860 <HAL_RCC_GetPCLK2Freq+0x28>)
 800784e:	5cd3      	ldrb	r3, [r2, r3]
 8007850:	40d9      	lsrs	r1, r3
 8007852:	000b      	movs	r3, r1
}
 8007854:	0018      	movs	r0, r3
 8007856:	46bd      	mov	sp, r7
 8007858:	bd80      	pop	{r7, pc}
 800785a:	46c0      	nop			@ (mov r8, r8)
 800785c:	40021000 	.word	0x40021000
 8007860:	0800ca14 	.word	0x0800ca14

08007864 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b086      	sub	sp, #24
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 800786c:	2317      	movs	r3, #23
 800786e:	18fb      	adds	r3, r7, r3
 8007870:	2200      	movs	r2, #0
 8007872:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	2220      	movs	r2, #32
 800787a:	4013      	ands	r3, r2
 800787c:	d106      	bne.n	800788c <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681a      	ldr	r2, [r3, #0]
 8007882:	2380      	movs	r3, #128	@ 0x80
 8007884:	011b      	lsls	r3, r3, #4
 8007886:	4013      	ands	r3, r2
 8007888:	d100      	bne.n	800788c <HAL_RCCEx_PeriphCLKConfig+0x28>
 800788a:	e104      	b.n	8007a96 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800788c:	4bb9      	ldr	r3, [pc, #740]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800788e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007890:	2380      	movs	r3, #128	@ 0x80
 8007892:	055b      	lsls	r3, r3, #21
 8007894:	4013      	ands	r3, r2
 8007896:	d10a      	bne.n	80078ae <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007898:	4bb6      	ldr	r3, [pc, #728]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800789a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800789c:	4bb5      	ldr	r3, [pc, #724]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800789e:	2180      	movs	r1, #128	@ 0x80
 80078a0:	0549      	lsls	r1, r1, #21
 80078a2:	430a      	orrs	r2, r1
 80078a4:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80078a6:	2317      	movs	r3, #23
 80078a8:	18fb      	adds	r3, r7, r3
 80078aa:	2201      	movs	r2, #1
 80078ac:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078ae:	4bb2      	ldr	r3, [pc, #712]	@ (8007b78 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80078b0:	681a      	ldr	r2, [r3, #0]
 80078b2:	2380      	movs	r3, #128	@ 0x80
 80078b4:	005b      	lsls	r3, r3, #1
 80078b6:	4013      	ands	r3, r2
 80078b8:	d11a      	bne.n	80078f0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80078ba:	4baf      	ldr	r3, [pc, #700]	@ (8007b78 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80078bc:	681a      	ldr	r2, [r3, #0]
 80078be:	4bae      	ldr	r3, [pc, #696]	@ (8007b78 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80078c0:	2180      	movs	r1, #128	@ 0x80
 80078c2:	0049      	lsls	r1, r1, #1
 80078c4:	430a      	orrs	r2, r1
 80078c6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80078c8:	f7fd fbaa 	bl	8005020 <HAL_GetTick>
 80078cc:	0003      	movs	r3, r0
 80078ce:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078d0:	e008      	b.n	80078e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078d2:	f7fd fba5 	bl	8005020 <HAL_GetTick>
 80078d6:	0002      	movs	r2, r0
 80078d8:	693b      	ldr	r3, [r7, #16]
 80078da:	1ad3      	subs	r3, r2, r3
 80078dc:	2b64      	cmp	r3, #100	@ 0x64
 80078de:	d901      	bls.n	80078e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80078e0:	2303      	movs	r3, #3
 80078e2:	e143      	b.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078e4:	4ba4      	ldr	r3, [pc, #656]	@ (8007b78 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80078e6:	681a      	ldr	r2, [r3, #0]
 80078e8:	2380      	movs	r3, #128	@ 0x80
 80078ea:	005b      	lsls	r3, r3, #1
 80078ec:	4013      	ands	r3, r2
 80078ee:	d0f0      	beq.n	80078d2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80078f0:	4ba0      	ldr	r3, [pc, #640]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80078f2:	681a      	ldr	r2, [r3, #0]
 80078f4:	23c0      	movs	r3, #192	@ 0xc0
 80078f6:	039b      	lsls	r3, r3, #14
 80078f8:	4013      	ands	r3, r2
 80078fa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	685a      	ldr	r2, [r3, #4]
 8007900:	23c0      	movs	r3, #192	@ 0xc0
 8007902:	039b      	lsls	r3, r3, #14
 8007904:	4013      	ands	r3, r2
 8007906:	68fa      	ldr	r2, [r7, #12]
 8007908:	429a      	cmp	r2, r3
 800790a:	d107      	bne.n	800791c <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	689a      	ldr	r2, [r3, #8]
 8007910:	23c0      	movs	r3, #192	@ 0xc0
 8007912:	039b      	lsls	r3, r3, #14
 8007914:	4013      	ands	r3, r2
 8007916:	68fa      	ldr	r2, [r7, #12]
 8007918:	429a      	cmp	r2, r3
 800791a:	d013      	beq.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	685a      	ldr	r2, [r3, #4]
 8007920:	23c0      	movs	r3, #192	@ 0xc0
 8007922:	029b      	lsls	r3, r3, #10
 8007924:	401a      	ands	r2, r3
 8007926:	23c0      	movs	r3, #192	@ 0xc0
 8007928:	029b      	lsls	r3, r3, #10
 800792a:	429a      	cmp	r2, r3
 800792c:	d10a      	bne.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800792e:	4b91      	ldr	r3, [pc, #580]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007930:	681a      	ldr	r2, [r3, #0]
 8007932:	2380      	movs	r3, #128	@ 0x80
 8007934:	029b      	lsls	r3, r3, #10
 8007936:	401a      	ands	r2, r3
 8007938:	2380      	movs	r3, #128	@ 0x80
 800793a:	029b      	lsls	r3, r3, #10
 800793c:	429a      	cmp	r2, r3
 800793e:	d101      	bne.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8007940:	2301      	movs	r3, #1
 8007942:	e113      	b.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8007944:	4b8b      	ldr	r3, [pc, #556]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007946:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007948:	23c0      	movs	r3, #192	@ 0xc0
 800794a:	029b      	lsls	r3, r3, #10
 800794c:	4013      	ands	r3, r2
 800794e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d049      	beq.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x186>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	685a      	ldr	r2, [r3, #4]
 800795a:	23c0      	movs	r3, #192	@ 0xc0
 800795c:	029b      	lsls	r3, r3, #10
 800795e:	4013      	ands	r3, r2
 8007960:	68fa      	ldr	r2, [r7, #12]
 8007962:	429a      	cmp	r2, r3
 8007964:	d004      	beq.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	2220      	movs	r2, #32
 800796c:	4013      	ands	r3, r2
 800796e:	d10d      	bne.n	800798c <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	689a      	ldr	r2, [r3, #8]
 8007974:	23c0      	movs	r3, #192	@ 0xc0
 8007976:	029b      	lsls	r3, r3, #10
 8007978:	4013      	ands	r3, r2
 800797a:	68fa      	ldr	r2, [r7, #12]
 800797c:	429a      	cmp	r2, r3
 800797e:	d034      	beq.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681a      	ldr	r2, [r3, #0]
 8007984:	2380      	movs	r3, #128	@ 0x80
 8007986:	011b      	lsls	r3, r3, #4
 8007988:	4013      	ands	r3, r2
 800798a:	d02e      	beq.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800798c:	4b79      	ldr	r3, [pc, #484]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800798e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007990:	4a7a      	ldr	r2, [pc, #488]	@ (8007b7c <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8007992:	4013      	ands	r3, r2
 8007994:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007996:	4b77      	ldr	r3, [pc, #476]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007998:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800799a:	4b76      	ldr	r3, [pc, #472]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800799c:	2180      	movs	r1, #128	@ 0x80
 800799e:	0309      	lsls	r1, r1, #12
 80079a0:	430a      	orrs	r2, r1
 80079a2:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80079a4:	4b73      	ldr	r3, [pc, #460]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80079a6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80079a8:	4b72      	ldr	r3, [pc, #456]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80079aa:	4975      	ldr	r1, [pc, #468]	@ (8007b80 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80079ac:	400a      	ands	r2, r1
 80079ae:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80079b0:	4b70      	ldr	r3, [pc, #448]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80079b2:	68fa      	ldr	r2, [r7, #12]
 80079b4:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80079b6:	68fa      	ldr	r2, [r7, #12]
 80079b8:	2380      	movs	r3, #128	@ 0x80
 80079ba:	005b      	lsls	r3, r3, #1
 80079bc:	4013      	ands	r3, r2
 80079be:	d014      	beq.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079c0:	f7fd fb2e 	bl	8005020 <HAL_GetTick>
 80079c4:	0003      	movs	r3, r0
 80079c6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80079c8:	e009      	b.n	80079de <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80079ca:	f7fd fb29 	bl	8005020 <HAL_GetTick>
 80079ce:	0002      	movs	r2, r0
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	1ad3      	subs	r3, r2, r3
 80079d4:	4a6b      	ldr	r2, [pc, #428]	@ (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d901      	bls.n	80079de <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80079da:	2303      	movs	r3, #3
 80079dc:	e0c6      	b.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80079de:	4b65      	ldr	r3, [pc, #404]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80079e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80079e2:	2380      	movs	r3, #128	@ 0x80
 80079e4:	009b      	lsls	r3, r3, #2
 80079e6:	4013      	ands	r3, r2
 80079e8:	d0ef      	beq.n	80079ca <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681a      	ldr	r2, [r3, #0]
 80079ee:	2380      	movs	r3, #128	@ 0x80
 80079f0:	011b      	lsls	r3, r3, #4
 80079f2:	4013      	ands	r3, r2
 80079f4:	d01f      	beq.n	8007a36 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	689a      	ldr	r2, [r3, #8]
 80079fa:	23c0      	movs	r3, #192	@ 0xc0
 80079fc:	029b      	lsls	r3, r3, #10
 80079fe:	401a      	ands	r2, r3
 8007a00:	23c0      	movs	r3, #192	@ 0xc0
 8007a02:	029b      	lsls	r3, r3, #10
 8007a04:	429a      	cmp	r2, r3
 8007a06:	d10c      	bne.n	8007a22 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8007a08:	4b5a      	ldr	r3, [pc, #360]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4a5e      	ldr	r2, [pc, #376]	@ (8007b88 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8007a0e:	4013      	ands	r3, r2
 8007a10:	0019      	movs	r1, r3
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	689a      	ldr	r2, [r3, #8]
 8007a16:	23c0      	movs	r3, #192	@ 0xc0
 8007a18:	039b      	lsls	r3, r3, #14
 8007a1a:	401a      	ands	r2, r3
 8007a1c:	4b55      	ldr	r3, [pc, #340]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007a1e:	430a      	orrs	r2, r1
 8007a20:	601a      	str	r2, [r3, #0]
 8007a22:	4b54      	ldr	r3, [pc, #336]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007a24:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	689a      	ldr	r2, [r3, #8]
 8007a2a:	23c0      	movs	r3, #192	@ 0xc0
 8007a2c:	029b      	lsls	r3, r3, #10
 8007a2e:	401a      	ands	r2, r3
 8007a30:	4b50      	ldr	r3, [pc, #320]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007a32:	430a      	orrs	r2, r1
 8007a34:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	2220      	movs	r2, #32
 8007a3c:	4013      	ands	r3, r2
 8007a3e:	d01f      	beq.n	8007a80 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	685a      	ldr	r2, [r3, #4]
 8007a44:	23c0      	movs	r3, #192	@ 0xc0
 8007a46:	029b      	lsls	r3, r3, #10
 8007a48:	401a      	ands	r2, r3
 8007a4a:	23c0      	movs	r3, #192	@ 0xc0
 8007a4c:	029b      	lsls	r3, r3, #10
 8007a4e:	429a      	cmp	r2, r3
 8007a50:	d10c      	bne.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x208>
 8007a52:	4b48      	ldr	r3, [pc, #288]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4a4c      	ldr	r2, [pc, #304]	@ (8007b88 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8007a58:	4013      	ands	r3, r2
 8007a5a:	0019      	movs	r1, r3
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	685a      	ldr	r2, [r3, #4]
 8007a60:	23c0      	movs	r3, #192	@ 0xc0
 8007a62:	039b      	lsls	r3, r3, #14
 8007a64:	401a      	ands	r2, r3
 8007a66:	4b43      	ldr	r3, [pc, #268]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007a68:	430a      	orrs	r2, r1
 8007a6a:	601a      	str	r2, [r3, #0]
 8007a6c:	4b41      	ldr	r3, [pc, #260]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007a6e:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	685a      	ldr	r2, [r3, #4]
 8007a74:	23c0      	movs	r3, #192	@ 0xc0
 8007a76:	029b      	lsls	r3, r3, #10
 8007a78:	401a      	ands	r2, r3
 8007a7a:	4b3e      	ldr	r3, [pc, #248]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007a7c:	430a      	orrs	r2, r1
 8007a7e:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007a80:	2317      	movs	r3, #23
 8007a82:	18fb      	adds	r3, r7, r3
 8007a84:	781b      	ldrb	r3, [r3, #0]
 8007a86:	2b01      	cmp	r3, #1
 8007a88:	d105      	bne.n	8007a96 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007a8a:	4b3a      	ldr	r3, [pc, #232]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007a8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a8e:	4b39      	ldr	r3, [pc, #228]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007a90:	493e      	ldr	r1, [pc, #248]	@ (8007b8c <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8007a92:	400a      	ands	r2, r1
 8007a94:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	4013      	ands	r3, r2
 8007a9e:	d009      	beq.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007aa0:	4b34      	ldr	r3, [pc, #208]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007aa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007aa4:	2203      	movs	r2, #3
 8007aa6:	4393      	bics	r3, r2
 8007aa8:	0019      	movs	r1, r3
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	68da      	ldr	r2, [r3, #12]
 8007aae:	4b31      	ldr	r3, [pc, #196]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007ab0:	430a      	orrs	r2, r1
 8007ab2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	2202      	movs	r2, #2
 8007aba:	4013      	ands	r3, r2
 8007abc:	d009      	beq.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007abe:	4b2d      	ldr	r3, [pc, #180]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ac2:	220c      	movs	r2, #12
 8007ac4:	4393      	bics	r3, r2
 8007ac6:	0019      	movs	r1, r3
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	691a      	ldr	r2, [r3, #16]
 8007acc:	4b29      	ldr	r3, [pc, #164]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007ace:	430a      	orrs	r2, r1
 8007ad0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	2204      	movs	r2, #4
 8007ad8:	4013      	ands	r3, r2
 8007ada:	d009      	beq.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007adc:	4b25      	ldr	r3, [pc, #148]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007ade:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ae0:	4a2b      	ldr	r2, [pc, #172]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8007ae2:	4013      	ands	r3, r2
 8007ae4:	0019      	movs	r1, r3
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	695a      	ldr	r2, [r3, #20]
 8007aea:	4b22      	ldr	r3, [pc, #136]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007aec:	430a      	orrs	r2, r1
 8007aee:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	2208      	movs	r2, #8
 8007af6:	4013      	ands	r3, r2
 8007af8:	d009      	beq.n	8007b0e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007afa:	4b1e      	ldr	r3, [pc, #120]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007afe:	4a25      	ldr	r2, [pc, #148]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b00:	4013      	ands	r3, r2
 8007b02:	0019      	movs	r1, r3
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	699a      	ldr	r2, [r3, #24]
 8007b08:	4b1a      	ldr	r3, [pc, #104]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007b0a:	430a      	orrs	r2, r1
 8007b0c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681a      	ldr	r2, [r3, #0]
 8007b12:	2380      	movs	r3, #128	@ 0x80
 8007b14:	005b      	lsls	r3, r3, #1
 8007b16:	4013      	ands	r3, r2
 8007b18:	d009      	beq.n	8007b2e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007b1a:	4b16      	ldr	r3, [pc, #88]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007b1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b1e:	4a17      	ldr	r2, [pc, #92]	@ (8007b7c <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8007b20:	4013      	ands	r3, r2
 8007b22:	0019      	movs	r1, r3
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	69da      	ldr	r2, [r3, #28]
 8007b28:	4b12      	ldr	r3, [pc, #72]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007b2a:	430a      	orrs	r2, r1
 8007b2c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	2240      	movs	r2, #64	@ 0x40
 8007b34:	4013      	ands	r3, r2
 8007b36:	d009      	beq.n	8007b4c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007b38:	4b0e      	ldr	r3, [pc, #56]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007b3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b3c:	4a16      	ldr	r2, [pc, #88]	@ (8007b98 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8007b3e:	4013      	ands	r3, r2
 8007b40:	0019      	movs	r1, r3
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007b46:	4b0b      	ldr	r3, [pc, #44]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007b48:	430a      	orrs	r2, r1
 8007b4a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	2280      	movs	r2, #128	@ 0x80
 8007b52:	4013      	ands	r3, r2
 8007b54:	d009      	beq.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8007b56:	4b07      	ldr	r3, [pc, #28]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b5a:	4a10      	ldr	r2, [pc, #64]	@ (8007b9c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007b5c:	4013      	ands	r3, r2
 8007b5e:	0019      	movs	r1, r3
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6a1a      	ldr	r2, [r3, #32]
 8007b64:	4b03      	ldr	r3, [pc, #12]	@ (8007b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8007b66:	430a      	orrs	r2, r1
 8007b68:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8007b6a:	2300      	movs	r3, #0
}
 8007b6c:	0018      	movs	r0, r3
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	b006      	add	sp, #24
 8007b72:	bd80      	pop	{r7, pc}
 8007b74:	40021000 	.word	0x40021000
 8007b78:	40007000 	.word	0x40007000
 8007b7c:	fffcffff 	.word	0xfffcffff
 8007b80:	fff7ffff 	.word	0xfff7ffff
 8007b84:	00001388 	.word	0x00001388
 8007b88:	ffcfffff 	.word	0xffcfffff
 8007b8c:	efffffff 	.word	0xefffffff
 8007b90:	fffff3ff 	.word	0xfffff3ff
 8007b94:	ffffcfff 	.word	0xffffcfff
 8007b98:	fbffffff 	.word	0xfbffffff
 8007b9c:	fff3ffff 	.word	0xfff3ffff

08007ba0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b082      	sub	sp, #8
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d101      	bne.n	8007bb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007bae:	2301      	movs	r3, #1
 8007bb0:	e044      	b.n	8007c3c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d107      	bne.n	8007bca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2278      	movs	r2, #120	@ 0x78
 8007bbe:	2100      	movs	r1, #0
 8007bc0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	0018      	movs	r0, r3
 8007bc6:	f7fd f85b 	bl	8004c80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2224      	movs	r2, #36	@ 0x24
 8007bce:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	681a      	ldr	r2, [r3, #0]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	2101      	movs	r1, #1
 8007bdc:	438a      	bics	r2, r1
 8007bde:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d003      	beq.n	8007bf0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	0018      	movs	r0, r3
 8007bec:	f000 fe86 	bl	80088fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	0018      	movs	r0, r3
 8007bf4:	f000 fbe4 	bl	80083c0 <UART_SetConfig>
 8007bf8:	0003      	movs	r3, r0
 8007bfa:	2b01      	cmp	r3, #1
 8007bfc:	d101      	bne.n	8007c02 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	e01c      	b.n	8007c3c <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	685a      	ldr	r2, [r3, #4]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	490d      	ldr	r1, [pc, #52]	@ (8007c44 <HAL_UART_Init+0xa4>)
 8007c0e:	400a      	ands	r2, r1
 8007c10:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	689a      	ldr	r2, [r3, #8]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	212a      	movs	r1, #42	@ 0x2a
 8007c1e:	438a      	bics	r2, r1
 8007c20:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	681a      	ldr	r2, [r3, #0]
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	2101      	movs	r1, #1
 8007c2e:	430a      	orrs	r2, r1
 8007c30:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	0018      	movs	r0, r3
 8007c36:	f000 ff15 	bl	8008a64 <UART_CheckIdleState>
 8007c3a:	0003      	movs	r3, r0
}
 8007c3c:	0018      	movs	r0, r3
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	b002      	add	sp, #8
 8007c42:	bd80      	pop	{r7, pc}
 8007c44:	ffffb7ff 	.word	0xffffb7ff

08007c48 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b08a      	sub	sp, #40	@ 0x28
 8007c4c:	af02      	add	r7, sp, #8
 8007c4e:	60f8      	str	r0, [r7, #12]
 8007c50:	60b9      	str	r1, [r7, #8]
 8007c52:	603b      	str	r3, [r7, #0]
 8007c54:	1dbb      	adds	r3, r7, #6
 8007c56:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007c5c:	2b20      	cmp	r3, #32
 8007c5e:	d000      	beq.n	8007c62 <HAL_UART_Transmit+0x1a>
 8007c60:	e08c      	b.n	8007d7c <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d003      	beq.n	8007c70 <HAL_UART_Transmit+0x28>
 8007c68:	1dbb      	adds	r3, r7, #6
 8007c6a:	881b      	ldrh	r3, [r3, #0]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d101      	bne.n	8007c74 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007c70:	2301      	movs	r3, #1
 8007c72:	e084      	b.n	8007d7e <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	689a      	ldr	r2, [r3, #8]
 8007c78:	2380      	movs	r3, #128	@ 0x80
 8007c7a:	015b      	lsls	r3, r3, #5
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d109      	bne.n	8007c94 <HAL_UART_Transmit+0x4c>
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	691b      	ldr	r3, [r3, #16]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d105      	bne.n	8007c94 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	4013      	ands	r3, r2
 8007c8e:	d001      	beq.n	8007c94 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8007c90:	2301      	movs	r3, #1
 8007c92:	e074      	b.n	8007d7e <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	2284      	movs	r2, #132	@ 0x84
 8007c98:	2100      	movs	r1, #0
 8007c9a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	2221      	movs	r2, #33	@ 0x21
 8007ca0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007ca2:	f7fd f9bd 	bl	8005020 <HAL_GetTick>
 8007ca6:	0003      	movs	r3, r0
 8007ca8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	1dba      	adds	r2, r7, #6
 8007cae:	2150      	movs	r1, #80	@ 0x50
 8007cb0:	8812      	ldrh	r2, [r2, #0]
 8007cb2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	1dba      	adds	r2, r7, #6
 8007cb8:	2152      	movs	r1, #82	@ 0x52
 8007cba:	8812      	ldrh	r2, [r2, #0]
 8007cbc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	689a      	ldr	r2, [r3, #8]
 8007cc2:	2380      	movs	r3, #128	@ 0x80
 8007cc4:	015b      	lsls	r3, r3, #5
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d108      	bne.n	8007cdc <HAL_UART_Transmit+0x94>
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	691b      	ldr	r3, [r3, #16]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d104      	bne.n	8007cdc <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	61bb      	str	r3, [r7, #24]
 8007cda:	e003      	b.n	8007ce4 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007ce4:	e02f      	b.n	8007d46 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ce6:	697a      	ldr	r2, [r7, #20]
 8007ce8:	68f8      	ldr	r0, [r7, #12]
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	9300      	str	r3, [sp, #0]
 8007cee:	0013      	movs	r3, r2
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	2180      	movs	r1, #128	@ 0x80
 8007cf4:	f000 ff5e 	bl	8008bb4 <UART_WaitOnFlagUntilTimeout>
 8007cf8:	1e03      	subs	r3, r0, #0
 8007cfa:	d004      	beq.n	8007d06 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	2220      	movs	r2, #32
 8007d00:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007d02:	2303      	movs	r3, #3
 8007d04:	e03b      	b.n	8007d7e <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8007d06:	69fb      	ldr	r3, [r7, #28]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d10b      	bne.n	8007d24 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007d0c:	69bb      	ldr	r3, [r7, #24]
 8007d0e:	881b      	ldrh	r3, [r3, #0]
 8007d10:	001a      	movs	r2, r3
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	05d2      	lsls	r2, r2, #23
 8007d18:	0dd2      	lsrs	r2, r2, #23
 8007d1a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007d1c:	69bb      	ldr	r3, [r7, #24]
 8007d1e:	3302      	adds	r3, #2
 8007d20:	61bb      	str	r3, [r7, #24]
 8007d22:	e007      	b.n	8007d34 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007d24:	69fb      	ldr	r3, [r7, #28]
 8007d26:	781a      	ldrb	r2, [r3, #0]
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007d2e:	69fb      	ldr	r3, [r7, #28]
 8007d30:	3301      	adds	r3, #1
 8007d32:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2252      	movs	r2, #82	@ 0x52
 8007d38:	5a9b      	ldrh	r3, [r3, r2]
 8007d3a:	b29b      	uxth	r3, r3
 8007d3c:	3b01      	subs	r3, #1
 8007d3e:	b299      	uxth	r1, r3
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	2252      	movs	r2, #82	@ 0x52
 8007d44:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2252      	movs	r2, #82	@ 0x52
 8007d4a:	5a9b      	ldrh	r3, [r3, r2]
 8007d4c:	b29b      	uxth	r3, r3
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d1c9      	bne.n	8007ce6 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007d52:	697a      	ldr	r2, [r7, #20]
 8007d54:	68f8      	ldr	r0, [r7, #12]
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	9300      	str	r3, [sp, #0]
 8007d5a:	0013      	movs	r3, r2
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	2140      	movs	r1, #64	@ 0x40
 8007d60:	f000 ff28 	bl	8008bb4 <UART_WaitOnFlagUntilTimeout>
 8007d64:	1e03      	subs	r3, r0, #0
 8007d66:	d004      	beq.n	8007d72 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	2220      	movs	r2, #32
 8007d6c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007d6e:	2303      	movs	r3, #3
 8007d70:	e005      	b.n	8007d7e <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	2220      	movs	r2, #32
 8007d76:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007d78:	2300      	movs	r3, #0
 8007d7a:	e000      	b.n	8007d7e <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8007d7c:	2302      	movs	r3, #2
  }
}
 8007d7e:	0018      	movs	r0, r3
 8007d80:	46bd      	mov	sp, r7
 8007d82:	b008      	add	sp, #32
 8007d84:	bd80      	pop	{r7, pc}
	...

08007d88 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007d88:	b590      	push	{r4, r7, lr}
 8007d8a:	b0ab      	sub	sp, #172	@ 0xac
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	69db      	ldr	r3, [r3, #28]
 8007d96:	22a4      	movs	r2, #164	@ 0xa4
 8007d98:	18b9      	adds	r1, r7, r2
 8007d9a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	20a0      	movs	r0, #160	@ 0xa0
 8007da4:	1839      	adds	r1, r7, r0
 8007da6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	689b      	ldr	r3, [r3, #8]
 8007dae:	219c      	movs	r1, #156	@ 0x9c
 8007db0:	1879      	adds	r1, r7, r1
 8007db2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007db4:	0011      	movs	r1, r2
 8007db6:	18bb      	adds	r3, r7, r2
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a99      	ldr	r2, [pc, #612]	@ (8008020 <HAL_UART_IRQHandler+0x298>)
 8007dbc:	4013      	ands	r3, r2
 8007dbe:	2298      	movs	r2, #152	@ 0x98
 8007dc0:	18bc      	adds	r4, r7, r2
 8007dc2:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8007dc4:	18bb      	adds	r3, r7, r2
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d114      	bne.n	8007df6 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007dcc:	187b      	adds	r3, r7, r1
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	2220      	movs	r2, #32
 8007dd2:	4013      	ands	r3, r2
 8007dd4:	d00f      	beq.n	8007df6 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007dd6:	183b      	adds	r3, r7, r0
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	2220      	movs	r2, #32
 8007ddc:	4013      	ands	r3, r2
 8007dde:	d00a      	beq.n	8007df6 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d100      	bne.n	8007dea <HAL_UART_IRQHandler+0x62>
 8007de8:	e2be      	b.n	8008368 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007dee:	687a      	ldr	r2, [r7, #4]
 8007df0:	0010      	movs	r0, r2
 8007df2:	4798      	blx	r3
      }
      return;
 8007df4:	e2b8      	b.n	8008368 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007df6:	2398      	movs	r3, #152	@ 0x98
 8007df8:	18fb      	adds	r3, r7, r3
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d100      	bne.n	8007e02 <HAL_UART_IRQHandler+0x7a>
 8007e00:	e114      	b.n	800802c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007e02:	239c      	movs	r3, #156	@ 0x9c
 8007e04:	18fb      	adds	r3, r7, r3
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	2201      	movs	r2, #1
 8007e0a:	4013      	ands	r3, r2
 8007e0c:	d106      	bne.n	8007e1c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007e0e:	23a0      	movs	r3, #160	@ 0xa0
 8007e10:	18fb      	adds	r3, r7, r3
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4a83      	ldr	r2, [pc, #524]	@ (8008024 <HAL_UART_IRQHandler+0x29c>)
 8007e16:	4013      	ands	r3, r2
 8007e18:	d100      	bne.n	8007e1c <HAL_UART_IRQHandler+0x94>
 8007e1a:	e107      	b.n	800802c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007e1c:	23a4      	movs	r3, #164	@ 0xa4
 8007e1e:	18fb      	adds	r3, r7, r3
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	2201      	movs	r2, #1
 8007e24:	4013      	ands	r3, r2
 8007e26:	d012      	beq.n	8007e4e <HAL_UART_IRQHandler+0xc6>
 8007e28:	23a0      	movs	r3, #160	@ 0xa0
 8007e2a:	18fb      	adds	r3, r7, r3
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	2380      	movs	r3, #128	@ 0x80
 8007e30:	005b      	lsls	r3, r3, #1
 8007e32:	4013      	ands	r3, r2
 8007e34:	d00b      	beq.n	8007e4e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2284      	movs	r2, #132	@ 0x84
 8007e42:	589b      	ldr	r3, [r3, r2]
 8007e44:	2201      	movs	r2, #1
 8007e46:	431a      	orrs	r2, r3
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2184      	movs	r1, #132	@ 0x84
 8007e4c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e4e:	23a4      	movs	r3, #164	@ 0xa4
 8007e50:	18fb      	adds	r3, r7, r3
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	2202      	movs	r2, #2
 8007e56:	4013      	ands	r3, r2
 8007e58:	d011      	beq.n	8007e7e <HAL_UART_IRQHandler+0xf6>
 8007e5a:	239c      	movs	r3, #156	@ 0x9c
 8007e5c:	18fb      	adds	r3, r7, r3
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	2201      	movs	r2, #1
 8007e62:	4013      	ands	r3, r2
 8007e64:	d00b      	beq.n	8007e7e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	2202      	movs	r2, #2
 8007e6c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2284      	movs	r2, #132	@ 0x84
 8007e72:	589b      	ldr	r3, [r3, r2]
 8007e74:	2204      	movs	r2, #4
 8007e76:	431a      	orrs	r2, r3
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2184      	movs	r1, #132	@ 0x84
 8007e7c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e7e:	23a4      	movs	r3, #164	@ 0xa4
 8007e80:	18fb      	adds	r3, r7, r3
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	2204      	movs	r2, #4
 8007e86:	4013      	ands	r3, r2
 8007e88:	d011      	beq.n	8007eae <HAL_UART_IRQHandler+0x126>
 8007e8a:	239c      	movs	r3, #156	@ 0x9c
 8007e8c:	18fb      	adds	r3, r7, r3
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	2201      	movs	r2, #1
 8007e92:	4013      	ands	r3, r2
 8007e94:	d00b      	beq.n	8007eae <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	2204      	movs	r2, #4
 8007e9c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2284      	movs	r2, #132	@ 0x84
 8007ea2:	589b      	ldr	r3, [r3, r2]
 8007ea4:	2202      	movs	r2, #2
 8007ea6:	431a      	orrs	r2, r3
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2184      	movs	r1, #132	@ 0x84
 8007eac:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007eae:	23a4      	movs	r3, #164	@ 0xa4
 8007eb0:	18fb      	adds	r3, r7, r3
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	2208      	movs	r2, #8
 8007eb6:	4013      	ands	r3, r2
 8007eb8:	d017      	beq.n	8007eea <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007eba:	23a0      	movs	r3, #160	@ 0xa0
 8007ebc:	18fb      	adds	r3, r7, r3
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	2220      	movs	r2, #32
 8007ec2:	4013      	ands	r3, r2
 8007ec4:	d105      	bne.n	8007ed2 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007ec6:	239c      	movs	r3, #156	@ 0x9c
 8007ec8:	18fb      	adds	r3, r7, r3
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	2201      	movs	r2, #1
 8007ece:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007ed0:	d00b      	beq.n	8007eea <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	2208      	movs	r2, #8
 8007ed8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2284      	movs	r2, #132	@ 0x84
 8007ede:	589b      	ldr	r3, [r3, r2]
 8007ee0:	2208      	movs	r2, #8
 8007ee2:	431a      	orrs	r2, r3
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2184      	movs	r1, #132	@ 0x84
 8007ee8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007eea:	23a4      	movs	r3, #164	@ 0xa4
 8007eec:	18fb      	adds	r3, r7, r3
 8007eee:	681a      	ldr	r2, [r3, #0]
 8007ef0:	2380      	movs	r3, #128	@ 0x80
 8007ef2:	011b      	lsls	r3, r3, #4
 8007ef4:	4013      	ands	r3, r2
 8007ef6:	d013      	beq.n	8007f20 <HAL_UART_IRQHandler+0x198>
 8007ef8:	23a0      	movs	r3, #160	@ 0xa0
 8007efa:	18fb      	adds	r3, r7, r3
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	2380      	movs	r3, #128	@ 0x80
 8007f00:	04db      	lsls	r3, r3, #19
 8007f02:	4013      	ands	r3, r2
 8007f04:	d00c      	beq.n	8007f20 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	2280      	movs	r2, #128	@ 0x80
 8007f0c:	0112      	lsls	r2, r2, #4
 8007f0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2284      	movs	r2, #132	@ 0x84
 8007f14:	589b      	ldr	r3, [r3, r2]
 8007f16:	2220      	movs	r2, #32
 8007f18:	431a      	orrs	r2, r3
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2184      	movs	r1, #132	@ 0x84
 8007f1e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2284      	movs	r2, #132	@ 0x84
 8007f24:	589b      	ldr	r3, [r3, r2]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d100      	bne.n	8007f2c <HAL_UART_IRQHandler+0x1a4>
 8007f2a:	e21f      	b.n	800836c <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007f2c:	23a4      	movs	r3, #164	@ 0xa4
 8007f2e:	18fb      	adds	r3, r7, r3
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	2220      	movs	r2, #32
 8007f34:	4013      	ands	r3, r2
 8007f36:	d00e      	beq.n	8007f56 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007f38:	23a0      	movs	r3, #160	@ 0xa0
 8007f3a:	18fb      	adds	r3, r7, r3
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	2220      	movs	r2, #32
 8007f40:	4013      	ands	r3, r2
 8007f42:	d008      	beq.n	8007f56 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d004      	beq.n	8007f56 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007f50:	687a      	ldr	r2, [r7, #4]
 8007f52:	0010      	movs	r0, r2
 8007f54:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2284      	movs	r2, #132	@ 0x84
 8007f5a:	589b      	ldr	r3, [r3, r2]
 8007f5c:	2194      	movs	r1, #148	@ 0x94
 8007f5e:	187a      	adds	r2, r7, r1
 8007f60:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	689b      	ldr	r3, [r3, #8]
 8007f68:	2240      	movs	r2, #64	@ 0x40
 8007f6a:	4013      	ands	r3, r2
 8007f6c:	2b40      	cmp	r3, #64	@ 0x40
 8007f6e:	d004      	beq.n	8007f7a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007f70:	187b      	adds	r3, r7, r1
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	2228      	movs	r2, #40	@ 0x28
 8007f76:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007f78:	d047      	beq.n	800800a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	0018      	movs	r0, r3
 8007f7e:	f000 fe89 	bl	8008c94 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	689b      	ldr	r3, [r3, #8]
 8007f88:	2240      	movs	r2, #64	@ 0x40
 8007f8a:	4013      	ands	r3, r2
 8007f8c:	2b40      	cmp	r3, #64	@ 0x40
 8007f8e:	d137      	bne.n	8008000 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f90:	f3ef 8310 	mrs	r3, PRIMASK
 8007f94:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8007f96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f98:	2090      	movs	r0, #144	@ 0x90
 8007f9a:	183a      	adds	r2, r7, r0
 8007f9c:	6013      	str	r3, [r2, #0]
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fa2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007fa4:	f383 8810 	msr	PRIMASK, r3
}
 8007fa8:	46c0      	nop			@ (mov r8, r8)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	689a      	ldr	r2, [r3, #8]
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	2140      	movs	r1, #64	@ 0x40
 8007fb6:	438a      	bics	r2, r1
 8007fb8:	609a      	str	r2, [r3, #8]
 8007fba:	183b      	adds	r3, r7, r0
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fc0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007fc2:	f383 8810 	msr	PRIMASK, r3
}
 8007fc6:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d012      	beq.n	8007ff6 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007fd4:	4a14      	ldr	r2, [pc, #80]	@ (8008028 <HAL_UART_IRQHandler+0x2a0>)
 8007fd6:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007fdc:	0018      	movs	r0, r3
 8007fde:	f7fd fd03 	bl	80059e8 <HAL_DMA_Abort_IT>
 8007fe2:	1e03      	subs	r3, r0, #0
 8007fe4:	d01a      	beq.n	800801c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007fea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ff0:	0018      	movs	r0, r3
 8007ff2:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ff4:	e012      	b.n	800801c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	0018      	movs	r0, r3
 8007ffa:	f000 f9cd 	bl	8008398 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ffe:	e00d      	b.n	800801c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	0018      	movs	r0, r3
 8008004:	f000 f9c8 	bl	8008398 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008008:	e008      	b.n	800801c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	0018      	movs	r0, r3
 800800e:	f000 f9c3 	bl	8008398 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2284      	movs	r2, #132	@ 0x84
 8008016:	2100      	movs	r1, #0
 8008018:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800801a:	e1a7      	b.n	800836c <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800801c:	46c0      	nop			@ (mov r8, r8)
    return;
 800801e:	e1a5      	b.n	800836c <HAL_UART_IRQHandler+0x5e4>
 8008020:	0000080f 	.word	0x0000080f
 8008024:	04000120 	.word	0x04000120
 8008028:	08008d5d 	.word	0x08008d5d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008030:	2b01      	cmp	r3, #1
 8008032:	d000      	beq.n	8008036 <HAL_UART_IRQHandler+0x2ae>
 8008034:	e159      	b.n	80082ea <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008036:	23a4      	movs	r3, #164	@ 0xa4
 8008038:	18fb      	adds	r3, r7, r3
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	2210      	movs	r2, #16
 800803e:	4013      	ands	r3, r2
 8008040:	d100      	bne.n	8008044 <HAL_UART_IRQHandler+0x2bc>
 8008042:	e152      	b.n	80082ea <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008044:	23a0      	movs	r3, #160	@ 0xa0
 8008046:	18fb      	adds	r3, r7, r3
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	2210      	movs	r2, #16
 800804c:	4013      	ands	r3, r2
 800804e:	d100      	bne.n	8008052 <HAL_UART_IRQHandler+0x2ca>
 8008050:	e14b      	b.n	80082ea <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	2210      	movs	r2, #16
 8008058:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	2240      	movs	r2, #64	@ 0x40
 8008062:	4013      	ands	r3, r2
 8008064:	2b40      	cmp	r3, #64	@ 0x40
 8008066:	d000      	beq.n	800806a <HAL_UART_IRQHandler+0x2e2>
 8008068:	e0bf      	b.n	80081ea <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	685a      	ldr	r2, [r3, #4]
 8008072:	217e      	movs	r1, #126	@ 0x7e
 8008074:	187b      	adds	r3, r7, r1
 8008076:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8008078:	187b      	adds	r3, r7, r1
 800807a:	881b      	ldrh	r3, [r3, #0]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d100      	bne.n	8008082 <HAL_UART_IRQHandler+0x2fa>
 8008080:	e095      	b.n	80081ae <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2258      	movs	r2, #88	@ 0x58
 8008086:	5a9b      	ldrh	r3, [r3, r2]
 8008088:	187a      	adds	r2, r7, r1
 800808a:	8812      	ldrh	r2, [r2, #0]
 800808c:	429a      	cmp	r2, r3
 800808e:	d300      	bcc.n	8008092 <HAL_UART_IRQHandler+0x30a>
 8008090:	e08d      	b.n	80081ae <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	187a      	adds	r2, r7, r1
 8008096:	215a      	movs	r1, #90	@ 0x5a
 8008098:	8812      	ldrh	r2, [r2, #0]
 800809a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	2220      	movs	r2, #32
 80080a6:	4013      	ands	r3, r2
 80080a8:	d16f      	bne.n	800818a <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080aa:	f3ef 8310 	mrs	r3, PRIMASK
 80080ae:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80080b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080b2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80080b4:	2301      	movs	r3, #1
 80080b6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080ba:	f383 8810 	msr	PRIMASK, r3
}
 80080be:	46c0      	nop			@ (mov r8, r8)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	681a      	ldr	r2, [r3, #0]
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	49ad      	ldr	r1, [pc, #692]	@ (8008380 <HAL_UART_IRQHandler+0x5f8>)
 80080cc:	400a      	ands	r2, r1
 80080ce:	601a      	str	r2, [r3, #0]
 80080d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80080d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080d6:	f383 8810 	msr	PRIMASK, r3
}
 80080da:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080dc:	f3ef 8310 	mrs	r3, PRIMASK
 80080e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80080e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080e4:	677b      	str	r3, [r7, #116]	@ 0x74
 80080e6:	2301      	movs	r3, #1
 80080e8:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080ec:	f383 8810 	msr	PRIMASK, r3
}
 80080f0:	46c0      	nop			@ (mov r8, r8)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	689a      	ldr	r2, [r3, #8]
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	2101      	movs	r1, #1
 80080fe:	438a      	bics	r2, r1
 8008100:	609a      	str	r2, [r3, #8]
 8008102:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008104:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008106:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008108:	f383 8810 	msr	PRIMASK, r3
}
 800810c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800810e:	f3ef 8310 	mrs	r3, PRIMASK
 8008112:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8008114:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008116:	673b      	str	r3, [r7, #112]	@ 0x70
 8008118:	2301      	movs	r3, #1
 800811a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800811c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800811e:	f383 8810 	msr	PRIMASK, r3
}
 8008122:	46c0      	nop			@ (mov r8, r8)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	689a      	ldr	r2, [r3, #8]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	2140      	movs	r1, #64	@ 0x40
 8008130:	438a      	bics	r2, r1
 8008132:	609a      	str	r2, [r3, #8]
 8008134:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008136:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008138:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800813a:	f383 8810 	msr	PRIMASK, r3
}
 800813e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2280      	movs	r2, #128	@ 0x80
 8008144:	2120      	movs	r1, #32
 8008146:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2200      	movs	r2, #0
 800814c:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800814e:	f3ef 8310 	mrs	r3, PRIMASK
 8008152:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8008154:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008156:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008158:	2301      	movs	r3, #1
 800815a:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800815c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800815e:	f383 8810 	msr	PRIMASK, r3
}
 8008162:	46c0      	nop			@ (mov r8, r8)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	681a      	ldr	r2, [r3, #0]
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	2110      	movs	r1, #16
 8008170:	438a      	bics	r2, r1
 8008172:	601a      	str	r2, [r3, #0]
 8008174:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008176:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008178:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800817a:	f383 8810 	msr	PRIMASK, r3
}
 800817e:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008184:	0018      	movs	r0, r3
 8008186:	f7fd fbef 	bl	8005968 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2202      	movs	r2, #2
 800818e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2258      	movs	r2, #88	@ 0x58
 8008194:	5a9a      	ldrh	r2, [r3, r2]
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	215a      	movs	r1, #90	@ 0x5a
 800819a:	5a5b      	ldrh	r3, [r3, r1]
 800819c:	b29b      	uxth	r3, r3
 800819e:	1ad3      	subs	r3, r2, r3
 80081a0:	b29a      	uxth	r2, r3
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	0011      	movs	r1, r2
 80081a6:	0018      	movs	r0, r3
 80081a8:	f000 f8fe 	bl	80083a8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80081ac:	e0e0      	b.n	8008370 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2258      	movs	r2, #88	@ 0x58
 80081b2:	5a9b      	ldrh	r3, [r3, r2]
 80081b4:	227e      	movs	r2, #126	@ 0x7e
 80081b6:	18ba      	adds	r2, r7, r2
 80081b8:	8812      	ldrh	r2, [r2, #0]
 80081ba:	429a      	cmp	r2, r3
 80081bc:	d000      	beq.n	80081c0 <HAL_UART_IRQHandler+0x438>
 80081be:	e0d7      	b.n	8008370 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	2220      	movs	r2, #32
 80081ca:	4013      	ands	r3, r2
 80081cc:	2b20      	cmp	r3, #32
 80081ce:	d000      	beq.n	80081d2 <HAL_UART_IRQHandler+0x44a>
 80081d0:	e0ce      	b.n	8008370 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2202      	movs	r2, #2
 80081d6:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2258      	movs	r2, #88	@ 0x58
 80081dc:	5a9a      	ldrh	r2, [r3, r2]
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	0011      	movs	r1, r2
 80081e2:	0018      	movs	r0, r3
 80081e4:	f000 f8e0 	bl	80083a8 <HAL_UARTEx_RxEventCallback>
      return;
 80081e8:	e0c2      	b.n	8008370 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2258      	movs	r2, #88	@ 0x58
 80081ee:	5a99      	ldrh	r1, [r3, r2]
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	225a      	movs	r2, #90	@ 0x5a
 80081f4:	5a9b      	ldrh	r3, [r3, r2]
 80081f6:	b29a      	uxth	r2, r3
 80081f8:	208e      	movs	r0, #142	@ 0x8e
 80081fa:	183b      	adds	r3, r7, r0
 80081fc:	1a8a      	subs	r2, r1, r2
 80081fe:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	225a      	movs	r2, #90	@ 0x5a
 8008204:	5a9b      	ldrh	r3, [r3, r2]
 8008206:	b29b      	uxth	r3, r3
 8008208:	2b00      	cmp	r3, #0
 800820a:	d100      	bne.n	800820e <HAL_UART_IRQHandler+0x486>
 800820c:	e0b2      	b.n	8008374 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 800820e:	183b      	adds	r3, r7, r0
 8008210:	881b      	ldrh	r3, [r3, #0]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d100      	bne.n	8008218 <HAL_UART_IRQHandler+0x490>
 8008216:	e0ad      	b.n	8008374 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008218:	f3ef 8310 	mrs	r3, PRIMASK
 800821c:	60fb      	str	r3, [r7, #12]
  return(result);
 800821e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008220:	2488      	movs	r4, #136	@ 0x88
 8008222:	193a      	adds	r2, r7, r4
 8008224:	6013      	str	r3, [r2, #0]
 8008226:	2301      	movs	r3, #1
 8008228:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800822a:	693b      	ldr	r3, [r7, #16]
 800822c:	f383 8810 	msr	PRIMASK, r3
}
 8008230:	46c0      	nop			@ (mov r8, r8)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	681a      	ldr	r2, [r3, #0]
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4951      	ldr	r1, [pc, #324]	@ (8008384 <HAL_UART_IRQHandler+0x5fc>)
 800823e:	400a      	ands	r2, r1
 8008240:	601a      	str	r2, [r3, #0]
 8008242:	193b      	adds	r3, r7, r4
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	f383 8810 	msr	PRIMASK, r3
}
 800824e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008250:	f3ef 8310 	mrs	r3, PRIMASK
 8008254:	61bb      	str	r3, [r7, #24]
  return(result);
 8008256:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008258:	2484      	movs	r4, #132	@ 0x84
 800825a:	193a      	adds	r2, r7, r4
 800825c:	6013      	str	r3, [r2, #0]
 800825e:	2301      	movs	r3, #1
 8008260:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008262:	69fb      	ldr	r3, [r7, #28]
 8008264:	f383 8810 	msr	PRIMASK, r3
}
 8008268:	46c0      	nop			@ (mov r8, r8)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	689a      	ldr	r2, [r3, #8]
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	2101      	movs	r1, #1
 8008276:	438a      	bics	r2, r1
 8008278:	609a      	str	r2, [r3, #8]
 800827a:	193b      	adds	r3, r7, r4
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008280:	6a3b      	ldr	r3, [r7, #32]
 8008282:	f383 8810 	msr	PRIMASK, r3
}
 8008286:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2280      	movs	r2, #128	@ 0x80
 800828c:	2120      	movs	r1, #32
 800828e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2200      	movs	r2, #0
 8008294:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2200      	movs	r2, #0
 800829a:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800829c:	f3ef 8310 	mrs	r3, PRIMASK
 80082a0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80082a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082a4:	2480      	movs	r4, #128	@ 0x80
 80082a6:	193a      	adds	r2, r7, r4
 80082a8:	6013      	str	r3, [r2, #0]
 80082aa:	2301      	movs	r3, #1
 80082ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082b0:	f383 8810 	msr	PRIMASK, r3
}
 80082b4:	46c0      	nop			@ (mov r8, r8)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	681a      	ldr	r2, [r3, #0]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	2110      	movs	r1, #16
 80082c2:	438a      	bics	r2, r1
 80082c4:	601a      	str	r2, [r3, #0]
 80082c6:	193b      	adds	r3, r7, r4
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ce:	f383 8810 	msr	PRIMASK, r3
}
 80082d2:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2202      	movs	r2, #2
 80082d8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80082da:	183b      	adds	r3, r7, r0
 80082dc:	881a      	ldrh	r2, [r3, #0]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	0011      	movs	r1, r2
 80082e2:	0018      	movs	r0, r3
 80082e4:	f000 f860 	bl	80083a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80082e8:	e044      	b.n	8008374 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80082ea:	23a4      	movs	r3, #164	@ 0xa4
 80082ec:	18fb      	adds	r3, r7, r3
 80082ee:	681a      	ldr	r2, [r3, #0]
 80082f0:	2380      	movs	r3, #128	@ 0x80
 80082f2:	035b      	lsls	r3, r3, #13
 80082f4:	4013      	ands	r3, r2
 80082f6:	d010      	beq.n	800831a <HAL_UART_IRQHandler+0x592>
 80082f8:	239c      	movs	r3, #156	@ 0x9c
 80082fa:	18fb      	adds	r3, r7, r3
 80082fc:	681a      	ldr	r2, [r3, #0]
 80082fe:	2380      	movs	r3, #128	@ 0x80
 8008300:	03db      	lsls	r3, r3, #15
 8008302:	4013      	ands	r3, r2
 8008304:	d009      	beq.n	800831a <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	2280      	movs	r2, #128	@ 0x80
 800830c:	0352      	lsls	r2, r2, #13
 800830e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	0018      	movs	r0, r3
 8008314:	f000 fd60 	bl	8008dd8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008318:	e02f      	b.n	800837a <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800831a:	23a4      	movs	r3, #164	@ 0xa4
 800831c:	18fb      	adds	r3, r7, r3
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	2280      	movs	r2, #128	@ 0x80
 8008322:	4013      	ands	r3, r2
 8008324:	d00f      	beq.n	8008346 <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008326:	23a0      	movs	r3, #160	@ 0xa0
 8008328:	18fb      	adds	r3, r7, r3
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	2280      	movs	r2, #128	@ 0x80
 800832e:	4013      	ands	r3, r2
 8008330:	d009      	beq.n	8008346 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008336:	2b00      	cmp	r3, #0
 8008338:	d01e      	beq.n	8008378 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800833e:	687a      	ldr	r2, [r7, #4]
 8008340:	0010      	movs	r0, r2
 8008342:	4798      	blx	r3
    }
    return;
 8008344:	e018      	b.n	8008378 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008346:	23a4      	movs	r3, #164	@ 0xa4
 8008348:	18fb      	adds	r3, r7, r3
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	2240      	movs	r2, #64	@ 0x40
 800834e:	4013      	ands	r3, r2
 8008350:	d013      	beq.n	800837a <HAL_UART_IRQHandler+0x5f2>
 8008352:	23a0      	movs	r3, #160	@ 0xa0
 8008354:	18fb      	adds	r3, r7, r3
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	2240      	movs	r2, #64	@ 0x40
 800835a:	4013      	ands	r3, r2
 800835c:	d00d      	beq.n	800837a <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	0018      	movs	r0, r3
 8008362:	f000 fd0e 	bl	8008d82 <UART_EndTransmit_IT>
    return;
 8008366:	e008      	b.n	800837a <HAL_UART_IRQHandler+0x5f2>
      return;
 8008368:	46c0      	nop			@ (mov r8, r8)
 800836a:	e006      	b.n	800837a <HAL_UART_IRQHandler+0x5f2>
    return;
 800836c:	46c0      	nop			@ (mov r8, r8)
 800836e:	e004      	b.n	800837a <HAL_UART_IRQHandler+0x5f2>
      return;
 8008370:	46c0      	nop			@ (mov r8, r8)
 8008372:	e002      	b.n	800837a <HAL_UART_IRQHandler+0x5f2>
      return;
 8008374:	46c0      	nop			@ (mov r8, r8)
 8008376:	e000      	b.n	800837a <HAL_UART_IRQHandler+0x5f2>
    return;
 8008378:	46c0      	nop			@ (mov r8, r8)
  }

}
 800837a:	46bd      	mov	sp, r7
 800837c:	b02b      	add	sp, #172	@ 0xac
 800837e:	bd90      	pop	{r4, r7, pc}
 8008380:	fffffeff 	.word	0xfffffeff
 8008384:	fffffedf 	.word	0xfffffedf

08008388 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b082      	sub	sp, #8
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008390:	46c0      	nop			@ (mov r8, r8)
 8008392:	46bd      	mov	sp, r7
 8008394:	b002      	add	sp, #8
 8008396:	bd80      	pop	{r7, pc}

08008398 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b082      	sub	sp, #8
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80083a0:	46c0      	nop			@ (mov r8, r8)
 80083a2:	46bd      	mov	sp, r7
 80083a4:	b002      	add	sp, #8
 80083a6:	bd80      	pop	{r7, pc}

080083a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b082      	sub	sp, #8
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
 80083b0:	000a      	movs	r2, r1
 80083b2:	1cbb      	adds	r3, r7, #2
 80083b4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80083b6:	46c0      	nop			@ (mov r8, r8)
 80083b8:	46bd      	mov	sp, r7
 80083ba:	b002      	add	sp, #8
 80083bc:	bd80      	pop	{r7, pc}
	...

080083c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80083c0:	b5b0      	push	{r4, r5, r7, lr}
 80083c2:	b08e      	sub	sp, #56	@ 0x38
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80083c8:	231a      	movs	r3, #26
 80083ca:	2218      	movs	r2, #24
 80083cc:	189b      	adds	r3, r3, r2
 80083ce:	19db      	adds	r3, r3, r7
 80083d0:	2200      	movs	r2, #0
 80083d2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80083d4:	69fb      	ldr	r3, [r7, #28]
 80083d6:	689a      	ldr	r2, [r3, #8]
 80083d8:	69fb      	ldr	r3, [r7, #28]
 80083da:	691b      	ldr	r3, [r3, #16]
 80083dc:	431a      	orrs	r2, r3
 80083de:	69fb      	ldr	r3, [r7, #28]
 80083e0:	695b      	ldr	r3, [r3, #20]
 80083e2:	431a      	orrs	r2, r3
 80083e4:	69fb      	ldr	r3, [r7, #28]
 80083e6:	69db      	ldr	r3, [r3, #28]
 80083e8:	4313      	orrs	r3, r2
 80083ea:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80083ec:	69fb      	ldr	r3, [r7, #28]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4ac3      	ldr	r2, [pc, #780]	@ (8008700 <UART_SetConfig+0x340>)
 80083f4:	4013      	ands	r3, r2
 80083f6:	0019      	movs	r1, r3
 80083f8:	69fb      	ldr	r3, [r7, #28]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80083fe:	430a      	orrs	r2, r1
 8008400:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008402:	69fb      	ldr	r3, [r7, #28]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	685b      	ldr	r3, [r3, #4]
 8008408:	4abe      	ldr	r2, [pc, #760]	@ (8008704 <UART_SetConfig+0x344>)
 800840a:	4013      	ands	r3, r2
 800840c:	0019      	movs	r1, r3
 800840e:	69fb      	ldr	r3, [r7, #28]
 8008410:	68da      	ldr	r2, [r3, #12]
 8008412:	69fb      	ldr	r3, [r7, #28]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	430a      	orrs	r2, r1
 8008418:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800841a:	69fb      	ldr	r3, [r7, #28]
 800841c:	699b      	ldr	r3, [r3, #24]
 800841e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008420:	69fb      	ldr	r3, [r7, #28]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4ab8      	ldr	r2, [pc, #736]	@ (8008708 <UART_SetConfig+0x348>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d004      	beq.n	8008434 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800842a:	69fb      	ldr	r3, [r7, #28]
 800842c:	6a1b      	ldr	r3, [r3, #32]
 800842e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008430:	4313      	orrs	r3, r2
 8008432:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008434:	69fb      	ldr	r3, [r7, #28]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	689b      	ldr	r3, [r3, #8]
 800843a:	4ab4      	ldr	r2, [pc, #720]	@ (800870c <UART_SetConfig+0x34c>)
 800843c:	4013      	ands	r3, r2
 800843e:	0019      	movs	r1, r3
 8008440:	69fb      	ldr	r3, [r7, #28]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008446:	430a      	orrs	r2, r1
 8008448:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800844a:	69fb      	ldr	r3, [r7, #28]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4ab0      	ldr	r2, [pc, #704]	@ (8008710 <UART_SetConfig+0x350>)
 8008450:	4293      	cmp	r3, r2
 8008452:	d131      	bne.n	80084b8 <UART_SetConfig+0xf8>
 8008454:	4baf      	ldr	r3, [pc, #700]	@ (8008714 <UART_SetConfig+0x354>)
 8008456:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008458:	2203      	movs	r2, #3
 800845a:	4013      	ands	r3, r2
 800845c:	2b03      	cmp	r3, #3
 800845e:	d01d      	beq.n	800849c <UART_SetConfig+0xdc>
 8008460:	d823      	bhi.n	80084aa <UART_SetConfig+0xea>
 8008462:	2b02      	cmp	r3, #2
 8008464:	d00c      	beq.n	8008480 <UART_SetConfig+0xc0>
 8008466:	d820      	bhi.n	80084aa <UART_SetConfig+0xea>
 8008468:	2b00      	cmp	r3, #0
 800846a:	d002      	beq.n	8008472 <UART_SetConfig+0xb2>
 800846c:	2b01      	cmp	r3, #1
 800846e:	d00e      	beq.n	800848e <UART_SetConfig+0xce>
 8008470:	e01b      	b.n	80084aa <UART_SetConfig+0xea>
 8008472:	231b      	movs	r3, #27
 8008474:	2218      	movs	r2, #24
 8008476:	189b      	adds	r3, r3, r2
 8008478:	19db      	adds	r3, r3, r7
 800847a:	2201      	movs	r2, #1
 800847c:	701a      	strb	r2, [r3, #0]
 800847e:	e0b4      	b.n	80085ea <UART_SetConfig+0x22a>
 8008480:	231b      	movs	r3, #27
 8008482:	2218      	movs	r2, #24
 8008484:	189b      	adds	r3, r3, r2
 8008486:	19db      	adds	r3, r3, r7
 8008488:	2202      	movs	r2, #2
 800848a:	701a      	strb	r2, [r3, #0]
 800848c:	e0ad      	b.n	80085ea <UART_SetConfig+0x22a>
 800848e:	231b      	movs	r3, #27
 8008490:	2218      	movs	r2, #24
 8008492:	189b      	adds	r3, r3, r2
 8008494:	19db      	adds	r3, r3, r7
 8008496:	2204      	movs	r2, #4
 8008498:	701a      	strb	r2, [r3, #0]
 800849a:	e0a6      	b.n	80085ea <UART_SetConfig+0x22a>
 800849c:	231b      	movs	r3, #27
 800849e:	2218      	movs	r2, #24
 80084a0:	189b      	adds	r3, r3, r2
 80084a2:	19db      	adds	r3, r3, r7
 80084a4:	2208      	movs	r2, #8
 80084a6:	701a      	strb	r2, [r3, #0]
 80084a8:	e09f      	b.n	80085ea <UART_SetConfig+0x22a>
 80084aa:	231b      	movs	r3, #27
 80084ac:	2218      	movs	r2, #24
 80084ae:	189b      	adds	r3, r3, r2
 80084b0:	19db      	adds	r3, r3, r7
 80084b2:	2210      	movs	r2, #16
 80084b4:	701a      	strb	r2, [r3, #0]
 80084b6:	e098      	b.n	80085ea <UART_SetConfig+0x22a>
 80084b8:	69fb      	ldr	r3, [r7, #28]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a96      	ldr	r2, [pc, #600]	@ (8008718 <UART_SetConfig+0x358>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d131      	bne.n	8008526 <UART_SetConfig+0x166>
 80084c2:	4b94      	ldr	r3, [pc, #592]	@ (8008714 <UART_SetConfig+0x354>)
 80084c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084c6:	220c      	movs	r2, #12
 80084c8:	4013      	ands	r3, r2
 80084ca:	2b0c      	cmp	r3, #12
 80084cc:	d01d      	beq.n	800850a <UART_SetConfig+0x14a>
 80084ce:	d823      	bhi.n	8008518 <UART_SetConfig+0x158>
 80084d0:	2b08      	cmp	r3, #8
 80084d2:	d00c      	beq.n	80084ee <UART_SetConfig+0x12e>
 80084d4:	d820      	bhi.n	8008518 <UART_SetConfig+0x158>
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d002      	beq.n	80084e0 <UART_SetConfig+0x120>
 80084da:	2b04      	cmp	r3, #4
 80084dc:	d00e      	beq.n	80084fc <UART_SetConfig+0x13c>
 80084de:	e01b      	b.n	8008518 <UART_SetConfig+0x158>
 80084e0:	231b      	movs	r3, #27
 80084e2:	2218      	movs	r2, #24
 80084e4:	189b      	adds	r3, r3, r2
 80084e6:	19db      	adds	r3, r3, r7
 80084e8:	2200      	movs	r2, #0
 80084ea:	701a      	strb	r2, [r3, #0]
 80084ec:	e07d      	b.n	80085ea <UART_SetConfig+0x22a>
 80084ee:	231b      	movs	r3, #27
 80084f0:	2218      	movs	r2, #24
 80084f2:	189b      	adds	r3, r3, r2
 80084f4:	19db      	adds	r3, r3, r7
 80084f6:	2202      	movs	r2, #2
 80084f8:	701a      	strb	r2, [r3, #0]
 80084fa:	e076      	b.n	80085ea <UART_SetConfig+0x22a>
 80084fc:	231b      	movs	r3, #27
 80084fe:	2218      	movs	r2, #24
 8008500:	189b      	adds	r3, r3, r2
 8008502:	19db      	adds	r3, r3, r7
 8008504:	2204      	movs	r2, #4
 8008506:	701a      	strb	r2, [r3, #0]
 8008508:	e06f      	b.n	80085ea <UART_SetConfig+0x22a>
 800850a:	231b      	movs	r3, #27
 800850c:	2218      	movs	r2, #24
 800850e:	189b      	adds	r3, r3, r2
 8008510:	19db      	adds	r3, r3, r7
 8008512:	2208      	movs	r2, #8
 8008514:	701a      	strb	r2, [r3, #0]
 8008516:	e068      	b.n	80085ea <UART_SetConfig+0x22a>
 8008518:	231b      	movs	r3, #27
 800851a:	2218      	movs	r2, #24
 800851c:	189b      	adds	r3, r3, r2
 800851e:	19db      	adds	r3, r3, r7
 8008520:	2210      	movs	r2, #16
 8008522:	701a      	strb	r2, [r3, #0]
 8008524:	e061      	b.n	80085ea <UART_SetConfig+0x22a>
 8008526:	69fb      	ldr	r3, [r7, #28]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4a7c      	ldr	r2, [pc, #496]	@ (800871c <UART_SetConfig+0x35c>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d106      	bne.n	800853e <UART_SetConfig+0x17e>
 8008530:	231b      	movs	r3, #27
 8008532:	2218      	movs	r2, #24
 8008534:	189b      	adds	r3, r3, r2
 8008536:	19db      	adds	r3, r3, r7
 8008538:	2200      	movs	r2, #0
 800853a:	701a      	strb	r2, [r3, #0]
 800853c:	e055      	b.n	80085ea <UART_SetConfig+0x22a>
 800853e:	69fb      	ldr	r3, [r7, #28]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	4a77      	ldr	r2, [pc, #476]	@ (8008720 <UART_SetConfig+0x360>)
 8008544:	4293      	cmp	r3, r2
 8008546:	d106      	bne.n	8008556 <UART_SetConfig+0x196>
 8008548:	231b      	movs	r3, #27
 800854a:	2218      	movs	r2, #24
 800854c:	189b      	adds	r3, r3, r2
 800854e:	19db      	adds	r3, r3, r7
 8008550:	2200      	movs	r2, #0
 8008552:	701a      	strb	r2, [r3, #0]
 8008554:	e049      	b.n	80085ea <UART_SetConfig+0x22a>
 8008556:	69fb      	ldr	r3, [r7, #28]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	4a6b      	ldr	r2, [pc, #428]	@ (8008708 <UART_SetConfig+0x348>)
 800855c:	4293      	cmp	r3, r2
 800855e:	d13e      	bne.n	80085de <UART_SetConfig+0x21e>
 8008560:	4b6c      	ldr	r3, [pc, #432]	@ (8008714 <UART_SetConfig+0x354>)
 8008562:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008564:	23c0      	movs	r3, #192	@ 0xc0
 8008566:	011b      	lsls	r3, r3, #4
 8008568:	4013      	ands	r3, r2
 800856a:	22c0      	movs	r2, #192	@ 0xc0
 800856c:	0112      	lsls	r2, r2, #4
 800856e:	4293      	cmp	r3, r2
 8008570:	d027      	beq.n	80085c2 <UART_SetConfig+0x202>
 8008572:	22c0      	movs	r2, #192	@ 0xc0
 8008574:	0112      	lsls	r2, r2, #4
 8008576:	4293      	cmp	r3, r2
 8008578:	d82a      	bhi.n	80085d0 <UART_SetConfig+0x210>
 800857a:	2280      	movs	r2, #128	@ 0x80
 800857c:	0112      	lsls	r2, r2, #4
 800857e:	4293      	cmp	r3, r2
 8008580:	d011      	beq.n	80085a6 <UART_SetConfig+0x1e6>
 8008582:	2280      	movs	r2, #128	@ 0x80
 8008584:	0112      	lsls	r2, r2, #4
 8008586:	4293      	cmp	r3, r2
 8008588:	d822      	bhi.n	80085d0 <UART_SetConfig+0x210>
 800858a:	2b00      	cmp	r3, #0
 800858c:	d004      	beq.n	8008598 <UART_SetConfig+0x1d8>
 800858e:	2280      	movs	r2, #128	@ 0x80
 8008590:	00d2      	lsls	r2, r2, #3
 8008592:	4293      	cmp	r3, r2
 8008594:	d00e      	beq.n	80085b4 <UART_SetConfig+0x1f4>
 8008596:	e01b      	b.n	80085d0 <UART_SetConfig+0x210>
 8008598:	231b      	movs	r3, #27
 800859a:	2218      	movs	r2, #24
 800859c:	189b      	adds	r3, r3, r2
 800859e:	19db      	adds	r3, r3, r7
 80085a0:	2200      	movs	r2, #0
 80085a2:	701a      	strb	r2, [r3, #0]
 80085a4:	e021      	b.n	80085ea <UART_SetConfig+0x22a>
 80085a6:	231b      	movs	r3, #27
 80085a8:	2218      	movs	r2, #24
 80085aa:	189b      	adds	r3, r3, r2
 80085ac:	19db      	adds	r3, r3, r7
 80085ae:	2202      	movs	r2, #2
 80085b0:	701a      	strb	r2, [r3, #0]
 80085b2:	e01a      	b.n	80085ea <UART_SetConfig+0x22a>
 80085b4:	231b      	movs	r3, #27
 80085b6:	2218      	movs	r2, #24
 80085b8:	189b      	adds	r3, r3, r2
 80085ba:	19db      	adds	r3, r3, r7
 80085bc:	2204      	movs	r2, #4
 80085be:	701a      	strb	r2, [r3, #0]
 80085c0:	e013      	b.n	80085ea <UART_SetConfig+0x22a>
 80085c2:	231b      	movs	r3, #27
 80085c4:	2218      	movs	r2, #24
 80085c6:	189b      	adds	r3, r3, r2
 80085c8:	19db      	adds	r3, r3, r7
 80085ca:	2208      	movs	r2, #8
 80085cc:	701a      	strb	r2, [r3, #0]
 80085ce:	e00c      	b.n	80085ea <UART_SetConfig+0x22a>
 80085d0:	231b      	movs	r3, #27
 80085d2:	2218      	movs	r2, #24
 80085d4:	189b      	adds	r3, r3, r2
 80085d6:	19db      	adds	r3, r3, r7
 80085d8:	2210      	movs	r2, #16
 80085da:	701a      	strb	r2, [r3, #0]
 80085dc:	e005      	b.n	80085ea <UART_SetConfig+0x22a>
 80085de:	231b      	movs	r3, #27
 80085e0:	2218      	movs	r2, #24
 80085e2:	189b      	adds	r3, r3, r2
 80085e4:	19db      	adds	r3, r3, r7
 80085e6:	2210      	movs	r2, #16
 80085e8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80085ea:	69fb      	ldr	r3, [r7, #28]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	4a46      	ldr	r2, [pc, #280]	@ (8008708 <UART_SetConfig+0x348>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d000      	beq.n	80085f6 <UART_SetConfig+0x236>
 80085f4:	e09a      	b.n	800872c <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80085f6:	231b      	movs	r3, #27
 80085f8:	2218      	movs	r2, #24
 80085fa:	189b      	adds	r3, r3, r2
 80085fc:	19db      	adds	r3, r3, r7
 80085fe:	781b      	ldrb	r3, [r3, #0]
 8008600:	2b08      	cmp	r3, #8
 8008602:	d01d      	beq.n	8008640 <UART_SetConfig+0x280>
 8008604:	dc20      	bgt.n	8008648 <UART_SetConfig+0x288>
 8008606:	2b04      	cmp	r3, #4
 8008608:	d015      	beq.n	8008636 <UART_SetConfig+0x276>
 800860a:	dc1d      	bgt.n	8008648 <UART_SetConfig+0x288>
 800860c:	2b00      	cmp	r3, #0
 800860e:	d002      	beq.n	8008616 <UART_SetConfig+0x256>
 8008610:	2b02      	cmp	r3, #2
 8008612:	d005      	beq.n	8008620 <UART_SetConfig+0x260>
 8008614:	e018      	b.n	8008648 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008616:	f7ff f8f9 	bl	800780c <HAL_RCC_GetPCLK1Freq>
 800861a:	0003      	movs	r3, r0
 800861c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800861e:	e01c      	b.n	800865a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008620:	4b3c      	ldr	r3, [pc, #240]	@ (8008714 <UART_SetConfig+0x354>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	2210      	movs	r2, #16
 8008626:	4013      	ands	r3, r2
 8008628:	d002      	beq.n	8008630 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800862a:	4b3e      	ldr	r3, [pc, #248]	@ (8008724 <UART_SetConfig+0x364>)
 800862c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800862e:	e014      	b.n	800865a <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8008630:	4b3d      	ldr	r3, [pc, #244]	@ (8008728 <UART_SetConfig+0x368>)
 8008632:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008634:	e011      	b.n	800865a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008636:	f7ff f859 	bl	80076ec <HAL_RCC_GetSysClockFreq>
 800863a:	0003      	movs	r3, r0
 800863c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800863e:	e00c      	b.n	800865a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008640:	2380      	movs	r3, #128	@ 0x80
 8008642:	021b      	lsls	r3, r3, #8
 8008644:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008646:	e008      	b.n	800865a <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8008648:	2300      	movs	r3, #0
 800864a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800864c:	231a      	movs	r3, #26
 800864e:	2218      	movs	r2, #24
 8008650:	189b      	adds	r3, r3, r2
 8008652:	19db      	adds	r3, r3, r7
 8008654:	2201      	movs	r2, #1
 8008656:	701a      	strb	r2, [r3, #0]
        break;
 8008658:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800865a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800865c:	2b00      	cmp	r3, #0
 800865e:	d100      	bne.n	8008662 <UART_SetConfig+0x2a2>
 8008660:	e133      	b.n	80088ca <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008662:	69fb      	ldr	r3, [r7, #28]
 8008664:	685a      	ldr	r2, [r3, #4]
 8008666:	0013      	movs	r3, r2
 8008668:	005b      	lsls	r3, r3, #1
 800866a:	189b      	adds	r3, r3, r2
 800866c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800866e:	429a      	cmp	r2, r3
 8008670:	d305      	bcc.n	800867e <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8008672:	69fb      	ldr	r3, [r7, #28]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008678:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800867a:	429a      	cmp	r2, r3
 800867c:	d906      	bls.n	800868c <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 800867e:	231a      	movs	r3, #26
 8008680:	2218      	movs	r2, #24
 8008682:	189b      	adds	r3, r3, r2
 8008684:	19db      	adds	r3, r3, r7
 8008686:	2201      	movs	r2, #1
 8008688:	701a      	strb	r2, [r3, #0]
 800868a:	e11e      	b.n	80088ca <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800868c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800868e:	613b      	str	r3, [r7, #16]
 8008690:	2300      	movs	r3, #0
 8008692:	617b      	str	r3, [r7, #20]
 8008694:	6939      	ldr	r1, [r7, #16]
 8008696:	697a      	ldr	r2, [r7, #20]
 8008698:	000b      	movs	r3, r1
 800869a:	0e1b      	lsrs	r3, r3, #24
 800869c:	0010      	movs	r0, r2
 800869e:	0205      	lsls	r5, r0, #8
 80086a0:	431d      	orrs	r5, r3
 80086a2:	000b      	movs	r3, r1
 80086a4:	021c      	lsls	r4, r3, #8
 80086a6:	69fb      	ldr	r3, [r7, #28]
 80086a8:	685b      	ldr	r3, [r3, #4]
 80086aa:	085b      	lsrs	r3, r3, #1
 80086ac:	60bb      	str	r3, [r7, #8]
 80086ae:	2300      	movs	r3, #0
 80086b0:	60fb      	str	r3, [r7, #12]
 80086b2:	68b8      	ldr	r0, [r7, #8]
 80086b4:	68f9      	ldr	r1, [r7, #12]
 80086b6:	1900      	adds	r0, r0, r4
 80086b8:	4169      	adcs	r1, r5
 80086ba:	69fb      	ldr	r3, [r7, #28]
 80086bc:	685b      	ldr	r3, [r3, #4]
 80086be:	603b      	str	r3, [r7, #0]
 80086c0:	2300      	movs	r3, #0
 80086c2:	607b      	str	r3, [r7, #4]
 80086c4:	683a      	ldr	r2, [r7, #0]
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	f7f7 ff28 	bl	800051c <__aeabi_uldivmod>
 80086cc:	0002      	movs	r2, r0
 80086ce:	000b      	movs	r3, r1
 80086d0:	0013      	movs	r3, r2
 80086d2:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80086d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80086d6:	23c0      	movs	r3, #192	@ 0xc0
 80086d8:	009b      	lsls	r3, r3, #2
 80086da:	429a      	cmp	r2, r3
 80086dc:	d309      	bcc.n	80086f2 <UART_SetConfig+0x332>
 80086de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80086e0:	2380      	movs	r3, #128	@ 0x80
 80086e2:	035b      	lsls	r3, r3, #13
 80086e4:	429a      	cmp	r2, r3
 80086e6:	d204      	bcs.n	80086f2 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80086e8:	69fb      	ldr	r3, [r7, #28]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80086ee:	60da      	str	r2, [r3, #12]
 80086f0:	e0eb      	b.n	80088ca <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 80086f2:	231a      	movs	r3, #26
 80086f4:	2218      	movs	r2, #24
 80086f6:	189b      	adds	r3, r3, r2
 80086f8:	19db      	adds	r3, r3, r7
 80086fa:	2201      	movs	r2, #1
 80086fc:	701a      	strb	r2, [r3, #0]
 80086fe:	e0e4      	b.n	80088ca <UART_SetConfig+0x50a>
 8008700:	efff69f3 	.word	0xefff69f3
 8008704:	ffffcfff 	.word	0xffffcfff
 8008708:	40004800 	.word	0x40004800
 800870c:	fffff4ff 	.word	0xfffff4ff
 8008710:	40013800 	.word	0x40013800
 8008714:	40021000 	.word	0x40021000
 8008718:	40004400 	.word	0x40004400
 800871c:	40004c00 	.word	0x40004c00
 8008720:	40005000 	.word	0x40005000
 8008724:	003d0900 	.word	0x003d0900
 8008728:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800872c:	69fb      	ldr	r3, [r7, #28]
 800872e:	69da      	ldr	r2, [r3, #28]
 8008730:	2380      	movs	r3, #128	@ 0x80
 8008732:	021b      	lsls	r3, r3, #8
 8008734:	429a      	cmp	r2, r3
 8008736:	d000      	beq.n	800873a <UART_SetConfig+0x37a>
 8008738:	e070      	b.n	800881c <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 800873a:	231b      	movs	r3, #27
 800873c:	2218      	movs	r2, #24
 800873e:	189b      	adds	r3, r3, r2
 8008740:	19db      	adds	r3, r3, r7
 8008742:	781b      	ldrb	r3, [r3, #0]
 8008744:	2b08      	cmp	r3, #8
 8008746:	d822      	bhi.n	800878e <UART_SetConfig+0x3ce>
 8008748:	009a      	lsls	r2, r3, #2
 800874a:	4b67      	ldr	r3, [pc, #412]	@ (80088e8 <UART_SetConfig+0x528>)
 800874c:	18d3      	adds	r3, r2, r3
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008752:	f7ff f85b 	bl	800780c <HAL_RCC_GetPCLK1Freq>
 8008756:	0003      	movs	r3, r0
 8008758:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800875a:	e021      	b.n	80087a0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800875c:	f7ff f86c 	bl	8007838 <HAL_RCC_GetPCLK2Freq>
 8008760:	0003      	movs	r3, r0
 8008762:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008764:	e01c      	b.n	80087a0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008766:	4b61      	ldr	r3, [pc, #388]	@ (80088ec <UART_SetConfig+0x52c>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	2210      	movs	r2, #16
 800876c:	4013      	ands	r3, r2
 800876e:	d002      	beq.n	8008776 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8008770:	4b5f      	ldr	r3, [pc, #380]	@ (80088f0 <UART_SetConfig+0x530>)
 8008772:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008774:	e014      	b.n	80087a0 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8008776:	4b5f      	ldr	r3, [pc, #380]	@ (80088f4 <UART_SetConfig+0x534>)
 8008778:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800877a:	e011      	b.n	80087a0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800877c:	f7fe ffb6 	bl	80076ec <HAL_RCC_GetSysClockFreq>
 8008780:	0003      	movs	r3, r0
 8008782:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008784:	e00c      	b.n	80087a0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008786:	2380      	movs	r3, #128	@ 0x80
 8008788:	021b      	lsls	r3, r3, #8
 800878a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800878c:	e008      	b.n	80087a0 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 800878e:	2300      	movs	r3, #0
 8008790:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8008792:	231a      	movs	r3, #26
 8008794:	2218      	movs	r2, #24
 8008796:	189b      	adds	r3, r3, r2
 8008798:	19db      	adds	r3, r3, r7
 800879a:	2201      	movs	r2, #1
 800879c:	701a      	strb	r2, [r3, #0]
        break;
 800879e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80087a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d100      	bne.n	80087a8 <UART_SetConfig+0x3e8>
 80087a6:	e090      	b.n	80088ca <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80087a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087aa:	005a      	lsls	r2, r3, #1
 80087ac:	69fb      	ldr	r3, [r7, #28]
 80087ae:	685b      	ldr	r3, [r3, #4]
 80087b0:	085b      	lsrs	r3, r3, #1
 80087b2:	18d2      	adds	r2, r2, r3
 80087b4:	69fb      	ldr	r3, [r7, #28]
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	0019      	movs	r1, r3
 80087ba:	0010      	movs	r0, r2
 80087bc:	f7f7 fcc0 	bl	8000140 <__udivsi3>
 80087c0:	0003      	movs	r3, r0
 80087c2:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80087c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087c6:	2b0f      	cmp	r3, #15
 80087c8:	d921      	bls.n	800880e <UART_SetConfig+0x44e>
 80087ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80087cc:	2380      	movs	r3, #128	@ 0x80
 80087ce:	025b      	lsls	r3, r3, #9
 80087d0:	429a      	cmp	r2, r3
 80087d2:	d21c      	bcs.n	800880e <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80087d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087d6:	b29a      	uxth	r2, r3
 80087d8:	200e      	movs	r0, #14
 80087da:	2418      	movs	r4, #24
 80087dc:	1903      	adds	r3, r0, r4
 80087de:	19db      	adds	r3, r3, r7
 80087e0:	210f      	movs	r1, #15
 80087e2:	438a      	bics	r2, r1
 80087e4:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80087e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087e8:	085b      	lsrs	r3, r3, #1
 80087ea:	b29b      	uxth	r3, r3
 80087ec:	2207      	movs	r2, #7
 80087ee:	4013      	ands	r3, r2
 80087f0:	b299      	uxth	r1, r3
 80087f2:	1903      	adds	r3, r0, r4
 80087f4:	19db      	adds	r3, r3, r7
 80087f6:	1902      	adds	r2, r0, r4
 80087f8:	19d2      	adds	r2, r2, r7
 80087fa:	8812      	ldrh	r2, [r2, #0]
 80087fc:	430a      	orrs	r2, r1
 80087fe:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8008800:	69fb      	ldr	r3, [r7, #28]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	1902      	adds	r2, r0, r4
 8008806:	19d2      	adds	r2, r2, r7
 8008808:	8812      	ldrh	r2, [r2, #0]
 800880a:	60da      	str	r2, [r3, #12]
 800880c:	e05d      	b.n	80088ca <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800880e:	231a      	movs	r3, #26
 8008810:	2218      	movs	r2, #24
 8008812:	189b      	adds	r3, r3, r2
 8008814:	19db      	adds	r3, r3, r7
 8008816:	2201      	movs	r2, #1
 8008818:	701a      	strb	r2, [r3, #0]
 800881a:	e056      	b.n	80088ca <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 800881c:	231b      	movs	r3, #27
 800881e:	2218      	movs	r2, #24
 8008820:	189b      	adds	r3, r3, r2
 8008822:	19db      	adds	r3, r3, r7
 8008824:	781b      	ldrb	r3, [r3, #0]
 8008826:	2b08      	cmp	r3, #8
 8008828:	d822      	bhi.n	8008870 <UART_SetConfig+0x4b0>
 800882a:	009a      	lsls	r2, r3, #2
 800882c:	4b32      	ldr	r3, [pc, #200]	@ (80088f8 <UART_SetConfig+0x538>)
 800882e:	18d3      	adds	r3, r2, r3
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008834:	f7fe ffea 	bl	800780c <HAL_RCC_GetPCLK1Freq>
 8008838:	0003      	movs	r3, r0
 800883a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800883c:	e021      	b.n	8008882 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800883e:	f7fe fffb 	bl	8007838 <HAL_RCC_GetPCLK2Freq>
 8008842:	0003      	movs	r3, r0
 8008844:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008846:	e01c      	b.n	8008882 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008848:	4b28      	ldr	r3, [pc, #160]	@ (80088ec <UART_SetConfig+0x52c>)
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	2210      	movs	r2, #16
 800884e:	4013      	ands	r3, r2
 8008850:	d002      	beq.n	8008858 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8008852:	4b27      	ldr	r3, [pc, #156]	@ (80088f0 <UART_SetConfig+0x530>)
 8008854:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008856:	e014      	b.n	8008882 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8008858:	4b26      	ldr	r3, [pc, #152]	@ (80088f4 <UART_SetConfig+0x534>)
 800885a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800885c:	e011      	b.n	8008882 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800885e:	f7fe ff45 	bl	80076ec <HAL_RCC_GetSysClockFreq>
 8008862:	0003      	movs	r3, r0
 8008864:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008866:	e00c      	b.n	8008882 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008868:	2380      	movs	r3, #128	@ 0x80
 800886a:	021b      	lsls	r3, r3, #8
 800886c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800886e:	e008      	b.n	8008882 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8008870:	2300      	movs	r3, #0
 8008872:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8008874:	231a      	movs	r3, #26
 8008876:	2218      	movs	r2, #24
 8008878:	189b      	adds	r3, r3, r2
 800887a:	19db      	adds	r3, r3, r7
 800887c:	2201      	movs	r2, #1
 800887e:	701a      	strb	r2, [r3, #0]
        break;
 8008880:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8008882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008884:	2b00      	cmp	r3, #0
 8008886:	d020      	beq.n	80088ca <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008888:	69fb      	ldr	r3, [r7, #28]
 800888a:	685b      	ldr	r3, [r3, #4]
 800888c:	085a      	lsrs	r2, r3, #1
 800888e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008890:	18d2      	adds	r2, r2, r3
 8008892:	69fb      	ldr	r3, [r7, #28]
 8008894:	685b      	ldr	r3, [r3, #4]
 8008896:	0019      	movs	r1, r3
 8008898:	0010      	movs	r0, r2
 800889a:	f7f7 fc51 	bl	8000140 <__udivsi3>
 800889e:	0003      	movs	r3, r0
 80088a0:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80088a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088a4:	2b0f      	cmp	r3, #15
 80088a6:	d90a      	bls.n	80088be <UART_SetConfig+0x4fe>
 80088a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80088aa:	2380      	movs	r3, #128	@ 0x80
 80088ac:	025b      	lsls	r3, r3, #9
 80088ae:	429a      	cmp	r2, r3
 80088b0:	d205      	bcs.n	80088be <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80088b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088b4:	b29a      	uxth	r2, r3
 80088b6:	69fb      	ldr	r3, [r7, #28]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	60da      	str	r2, [r3, #12]
 80088bc:	e005      	b.n	80088ca <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80088be:	231a      	movs	r3, #26
 80088c0:	2218      	movs	r2, #24
 80088c2:	189b      	adds	r3, r3, r2
 80088c4:	19db      	adds	r3, r3, r7
 80088c6:	2201      	movs	r2, #1
 80088c8:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80088ca:	69fb      	ldr	r3, [r7, #28]
 80088cc:	2200      	movs	r2, #0
 80088ce:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80088d0:	69fb      	ldr	r3, [r7, #28]
 80088d2:	2200      	movs	r2, #0
 80088d4:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80088d6:	231a      	movs	r3, #26
 80088d8:	2218      	movs	r2, #24
 80088da:	189b      	adds	r3, r3, r2
 80088dc:	19db      	adds	r3, r3, r7
 80088de:	781b      	ldrb	r3, [r3, #0]
}
 80088e0:	0018      	movs	r0, r3
 80088e2:	46bd      	mov	sp, r7
 80088e4:	b00e      	add	sp, #56	@ 0x38
 80088e6:	bdb0      	pop	{r4, r5, r7, pc}
 80088e8:	0800ca28 	.word	0x0800ca28
 80088ec:	40021000 	.word	0x40021000
 80088f0:	003d0900 	.word	0x003d0900
 80088f4:	00f42400 	.word	0x00f42400
 80088f8:	0800ca4c 	.word	0x0800ca4c

080088fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80088fc:	b580      	push	{r7, lr}
 80088fe:	b082      	sub	sp, #8
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008908:	2208      	movs	r2, #8
 800890a:	4013      	ands	r3, r2
 800890c:	d00b      	beq.n	8008926 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	685b      	ldr	r3, [r3, #4]
 8008914:	4a4a      	ldr	r2, [pc, #296]	@ (8008a40 <UART_AdvFeatureConfig+0x144>)
 8008916:	4013      	ands	r3, r2
 8008918:	0019      	movs	r1, r3
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	430a      	orrs	r2, r1
 8008924:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800892a:	2201      	movs	r2, #1
 800892c:	4013      	ands	r3, r2
 800892e:	d00b      	beq.n	8008948 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	685b      	ldr	r3, [r3, #4]
 8008936:	4a43      	ldr	r2, [pc, #268]	@ (8008a44 <UART_AdvFeatureConfig+0x148>)
 8008938:	4013      	ands	r3, r2
 800893a:	0019      	movs	r1, r3
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	430a      	orrs	r2, r1
 8008946:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800894c:	2202      	movs	r2, #2
 800894e:	4013      	ands	r3, r2
 8008950:	d00b      	beq.n	800896a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	685b      	ldr	r3, [r3, #4]
 8008958:	4a3b      	ldr	r2, [pc, #236]	@ (8008a48 <UART_AdvFeatureConfig+0x14c>)
 800895a:	4013      	ands	r3, r2
 800895c:	0019      	movs	r1, r3
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	430a      	orrs	r2, r1
 8008968:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800896e:	2204      	movs	r2, #4
 8008970:	4013      	ands	r3, r2
 8008972:	d00b      	beq.n	800898c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	685b      	ldr	r3, [r3, #4]
 800897a:	4a34      	ldr	r2, [pc, #208]	@ (8008a4c <UART_AdvFeatureConfig+0x150>)
 800897c:	4013      	ands	r3, r2
 800897e:	0019      	movs	r1, r3
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	430a      	orrs	r2, r1
 800898a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008990:	2210      	movs	r2, #16
 8008992:	4013      	ands	r3, r2
 8008994:	d00b      	beq.n	80089ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	689b      	ldr	r3, [r3, #8]
 800899c:	4a2c      	ldr	r2, [pc, #176]	@ (8008a50 <UART_AdvFeatureConfig+0x154>)
 800899e:	4013      	ands	r3, r2
 80089a0:	0019      	movs	r1, r3
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	430a      	orrs	r2, r1
 80089ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089b2:	2220      	movs	r2, #32
 80089b4:	4013      	ands	r3, r2
 80089b6:	d00b      	beq.n	80089d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	689b      	ldr	r3, [r3, #8]
 80089be:	4a25      	ldr	r2, [pc, #148]	@ (8008a54 <UART_AdvFeatureConfig+0x158>)
 80089c0:	4013      	ands	r3, r2
 80089c2:	0019      	movs	r1, r3
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	430a      	orrs	r2, r1
 80089ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089d4:	2240      	movs	r2, #64	@ 0x40
 80089d6:	4013      	ands	r3, r2
 80089d8:	d01d      	beq.n	8008a16 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	4a1d      	ldr	r2, [pc, #116]	@ (8008a58 <UART_AdvFeatureConfig+0x15c>)
 80089e2:	4013      	ands	r3, r2
 80089e4:	0019      	movs	r1, r3
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	430a      	orrs	r2, r1
 80089f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80089f6:	2380      	movs	r3, #128	@ 0x80
 80089f8:	035b      	lsls	r3, r3, #13
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d10b      	bne.n	8008a16 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	685b      	ldr	r3, [r3, #4]
 8008a04:	4a15      	ldr	r2, [pc, #84]	@ (8008a5c <UART_AdvFeatureConfig+0x160>)
 8008a06:	4013      	ands	r3, r2
 8008a08:	0019      	movs	r1, r3
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	430a      	orrs	r2, r1
 8008a14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a1a:	2280      	movs	r2, #128	@ 0x80
 8008a1c:	4013      	ands	r3, r2
 8008a1e:	d00b      	beq.n	8008a38 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	685b      	ldr	r3, [r3, #4]
 8008a26:	4a0e      	ldr	r2, [pc, #56]	@ (8008a60 <UART_AdvFeatureConfig+0x164>)
 8008a28:	4013      	ands	r3, r2
 8008a2a:	0019      	movs	r1, r3
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	430a      	orrs	r2, r1
 8008a36:	605a      	str	r2, [r3, #4]
  }
}
 8008a38:	46c0      	nop			@ (mov r8, r8)
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	b002      	add	sp, #8
 8008a3e:	bd80      	pop	{r7, pc}
 8008a40:	ffff7fff 	.word	0xffff7fff
 8008a44:	fffdffff 	.word	0xfffdffff
 8008a48:	fffeffff 	.word	0xfffeffff
 8008a4c:	fffbffff 	.word	0xfffbffff
 8008a50:	ffffefff 	.word	0xffffefff
 8008a54:	ffffdfff 	.word	0xffffdfff
 8008a58:	ffefffff 	.word	0xffefffff
 8008a5c:	ff9fffff 	.word	0xff9fffff
 8008a60:	fff7ffff 	.word	0xfff7ffff

08008a64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b092      	sub	sp, #72	@ 0x48
 8008a68:	af02      	add	r7, sp, #8
 8008a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2284      	movs	r2, #132	@ 0x84
 8008a70:	2100      	movs	r1, #0
 8008a72:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008a74:	f7fc fad4 	bl	8005020 <HAL_GetTick>
 8008a78:	0003      	movs	r3, r0
 8008a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	2208      	movs	r2, #8
 8008a84:	4013      	ands	r3, r2
 8008a86:	2b08      	cmp	r3, #8
 8008a88:	d12c      	bne.n	8008ae4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a8c:	2280      	movs	r2, #128	@ 0x80
 8008a8e:	0391      	lsls	r1, r2, #14
 8008a90:	6878      	ldr	r0, [r7, #4]
 8008a92:	4a46      	ldr	r2, [pc, #280]	@ (8008bac <UART_CheckIdleState+0x148>)
 8008a94:	9200      	str	r2, [sp, #0]
 8008a96:	2200      	movs	r2, #0
 8008a98:	f000 f88c 	bl	8008bb4 <UART_WaitOnFlagUntilTimeout>
 8008a9c:	1e03      	subs	r3, r0, #0
 8008a9e:	d021      	beq.n	8008ae4 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008aa0:	f3ef 8310 	mrs	r3, PRIMASK
 8008aa4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8008aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008aa8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008aaa:	2301      	movs	r3, #1
 8008aac:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ab0:	f383 8810 	msr	PRIMASK, r3
}
 8008ab4:	46c0      	nop			@ (mov r8, r8)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	681a      	ldr	r2, [r3, #0]
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	2180      	movs	r1, #128	@ 0x80
 8008ac2:	438a      	bics	r2, r1
 8008ac4:	601a      	str	r2, [r3, #0]
 8008ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008aca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008acc:	f383 8810 	msr	PRIMASK, r3
}
 8008ad0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2220      	movs	r2, #32
 8008ad6:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2278      	movs	r2, #120	@ 0x78
 8008adc:	2100      	movs	r1, #0
 8008ade:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008ae0:	2303      	movs	r3, #3
 8008ae2:	e05f      	b.n	8008ba4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	2204      	movs	r2, #4
 8008aec:	4013      	ands	r3, r2
 8008aee:	2b04      	cmp	r3, #4
 8008af0:	d146      	bne.n	8008b80 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008af2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008af4:	2280      	movs	r2, #128	@ 0x80
 8008af6:	03d1      	lsls	r1, r2, #15
 8008af8:	6878      	ldr	r0, [r7, #4]
 8008afa:	4a2c      	ldr	r2, [pc, #176]	@ (8008bac <UART_CheckIdleState+0x148>)
 8008afc:	9200      	str	r2, [sp, #0]
 8008afe:	2200      	movs	r2, #0
 8008b00:	f000 f858 	bl	8008bb4 <UART_WaitOnFlagUntilTimeout>
 8008b04:	1e03      	subs	r3, r0, #0
 8008b06:	d03b      	beq.n	8008b80 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b08:	f3ef 8310 	mrs	r3, PRIMASK
 8008b0c:	60fb      	str	r3, [r7, #12]
  return(result);
 8008b0e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b10:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b12:	2301      	movs	r3, #1
 8008b14:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b16:	693b      	ldr	r3, [r7, #16]
 8008b18:	f383 8810 	msr	PRIMASK, r3
}
 8008b1c:	46c0      	nop			@ (mov r8, r8)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	681a      	ldr	r2, [r3, #0]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4921      	ldr	r1, [pc, #132]	@ (8008bb0 <UART_CheckIdleState+0x14c>)
 8008b2a:	400a      	ands	r2, r1
 8008b2c:	601a      	str	r2, [r3, #0]
 8008b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b30:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	f383 8810 	msr	PRIMASK, r3
}
 8008b38:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b3a:	f3ef 8310 	mrs	r3, PRIMASK
 8008b3e:	61bb      	str	r3, [r7, #24]
  return(result);
 8008b40:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b42:	633b      	str	r3, [r7, #48]	@ 0x30
 8008b44:	2301      	movs	r3, #1
 8008b46:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b48:	69fb      	ldr	r3, [r7, #28]
 8008b4a:	f383 8810 	msr	PRIMASK, r3
}
 8008b4e:	46c0      	nop			@ (mov r8, r8)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	689a      	ldr	r2, [r3, #8]
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	2101      	movs	r1, #1
 8008b5c:	438a      	bics	r2, r1
 8008b5e:	609a      	str	r2, [r3, #8]
 8008b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b62:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b64:	6a3b      	ldr	r3, [r7, #32]
 8008b66:	f383 8810 	msr	PRIMASK, r3
}
 8008b6a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2280      	movs	r2, #128	@ 0x80
 8008b70:	2120      	movs	r1, #32
 8008b72:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2278      	movs	r2, #120	@ 0x78
 8008b78:	2100      	movs	r1, #0
 8008b7a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008b7c:	2303      	movs	r3, #3
 8008b7e:	e011      	b.n	8008ba4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2220      	movs	r2, #32
 8008b84:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2280      	movs	r2, #128	@ 0x80
 8008b8a:	2120      	movs	r1, #32
 8008b8c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2200      	movs	r2, #0
 8008b92:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2200      	movs	r2, #0
 8008b98:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2278      	movs	r2, #120	@ 0x78
 8008b9e:	2100      	movs	r1, #0
 8008ba0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008ba2:	2300      	movs	r3, #0
}
 8008ba4:	0018      	movs	r0, r3
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	b010      	add	sp, #64	@ 0x40
 8008baa:	bd80      	pop	{r7, pc}
 8008bac:	01ffffff 	.word	0x01ffffff
 8008bb0:	fffffedf 	.word	0xfffffedf

08008bb4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	60f8      	str	r0, [r7, #12]
 8008bbc:	60b9      	str	r1, [r7, #8]
 8008bbe:	603b      	str	r3, [r7, #0]
 8008bc0:	1dfb      	adds	r3, r7, #7
 8008bc2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008bc4:	e051      	b.n	8008c6a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008bc6:	69bb      	ldr	r3, [r7, #24]
 8008bc8:	3301      	adds	r3, #1
 8008bca:	d04e      	beq.n	8008c6a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008bcc:	f7fc fa28 	bl	8005020 <HAL_GetTick>
 8008bd0:	0002      	movs	r2, r0
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	1ad3      	subs	r3, r2, r3
 8008bd6:	69ba      	ldr	r2, [r7, #24]
 8008bd8:	429a      	cmp	r2, r3
 8008bda:	d302      	bcc.n	8008be2 <UART_WaitOnFlagUntilTimeout+0x2e>
 8008bdc:	69bb      	ldr	r3, [r7, #24]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d101      	bne.n	8008be6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8008be2:	2303      	movs	r3, #3
 8008be4:	e051      	b.n	8008c8a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	2204      	movs	r2, #4
 8008bee:	4013      	ands	r3, r2
 8008bf0:	d03b      	beq.n	8008c6a <UART_WaitOnFlagUntilTimeout+0xb6>
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	2b80      	cmp	r3, #128	@ 0x80
 8008bf6:	d038      	beq.n	8008c6a <UART_WaitOnFlagUntilTimeout+0xb6>
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	2b40      	cmp	r3, #64	@ 0x40
 8008bfc:	d035      	beq.n	8008c6a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	69db      	ldr	r3, [r3, #28]
 8008c04:	2208      	movs	r2, #8
 8008c06:	4013      	ands	r3, r2
 8008c08:	2b08      	cmp	r3, #8
 8008c0a:	d111      	bne.n	8008c30 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	2208      	movs	r2, #8
 8008c12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	0018      	movs	r0, r3
 8008c18:	f000 f83c 	bl	8008c94 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	2284      	movs	r2, #132	@ 0x84
 8008c20:	2108      	movs	r1, #8
 8008c22:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	2278      	movs	r2, #120	@ 0x78
 8008c28:	2100      	movs	r1, #0
 8008c2a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	e02c      	b.n	8008c8a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	69da      	ldr	r2, [r3, #28]
 8008c36:	2380      	movs	r3, #128	@ 0x80
 8008c38:	011b      	lsls	r3, r3, #4
 8008c3a:	401a      	ands	r2, r3
 8008c3c:	2380      	movs	r3, #128	@ 0x80
 8008c3e:	011b      	lsls	r3, r3, #4
 8008c40:	429a      	cmp	r2, r3
 8008c42:	d112      	bne.n	8008c6a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	2280      	movs	r2, #128	@ 0x80
 8008c4a:	0112      	lsls	r2, r2, #4
 8008c4c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	0018      	movs	r0, r3
 8008c52:	f000 f81f 	bl	8008c94 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	2284      	movs	r2, #132	@ 0x84
 8008c5a:	2120      	movs	r1, #32
 8008c5c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	2278      	movs	r2, #120	@ 0x78
 8008c62:	2100      	movs	r1, #0
 8008c64:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008c66:	2303      	movs	r3, #3
 8008c68:	e00f      	b.n	8008c8a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	69db      	ldr	r3, [r3, #28]
 8008c70:	68ba      	ldr	r2, [r7, #8]
 8008c72:	4013      	ands	r3, r2
 8008c74:	68ba      	ldr	r2, [r7, #8]
 8008c76:	1ad3      	subs	r3, r2, r3
 8008c78:	425a      	negs	r2, r3
 8008c7a:	4153      	adcs	r3, r2
 8008c7c:	b2db      	uxtb	r3, r3
 8008c7e:	001a      	movs	r2, r3
 8008c80:	1dfb      	adds	r3, r7, #7
 8008c82:	781b      	ldrb	r3, [r3, #0]
 8008c84:	429a      	cmp	r2, r3
 8008c86:	d09e      	beq.n	8008bc6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008c88:	2300      	movs	r3, #0
}
 8008c8a:	0018      	movs	r0, r3
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	b004      	add	sp, #16
 8008c90:	bd80      	pop	{r7, pc}
	...

08008c94 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b08e      	sub	sp, #56	@ 0x38
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c9c:	f3ef 8310 	mrs	r3, PRIMASK
 8008ca0:	617b      	str	r3, [r7, #20]
  return(result);
 8008ca2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ca4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ca6:	2301      	movs	r3, #1
 8008ca8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008caa:	69bb      	ldr	r3, [r7, #24]
 8008cac:	f383 8810 	msr	PRIMASK, r3
}
 8008cb0:	46c0      	nop			@ (mov r8, r8)
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	681a      	ldr	r2, [r3, #0]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	4926      	ldr	r1, [pc, #152]	@ (8008d58 <UART_EndRxTransfer+0xc4>)
 8008cbe:	400a      	ands	r2, r1
 8008cc0:	601a      	str	r2, [r3, #0]
 8008cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cc4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cc6:	69fb      	ldr	r3, [r7, #28]
 8008cc8:	f383 8810 	msr	PRIMASK, r3
}
 8008ccc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008cce:	f3ef 8310 	mrs	r3, PRIMASK
 8008cd2:	623b      	str	r3, [r7, #32]
  return(result);
 8008cd4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cd6:	633b      	str	r3, [r7, #48]	@ 0x30
 8008cd8:	2301      	movs	r3, #1
 8008cda:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cde:	f383 8810 	msr	PRIMASK, r3
}
 8008ce2:	46c0      	nop			@ (mov r8, r8)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	689a      	ldr	r2, [r3, #8]
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	2101      	movs	r1, #1
 8008cf0:	438a      	bics	r2, r1
 8008cf2:	609a      	str	r2, [r3, #8]
 8008cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cfa:	f383 8810 	msr	PRIMASK, r3
}
 8008cfe:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d118      	bne.n	8008d3a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d08:	f3ef 8310 	mrs	r3, PRIMASK
 8008d0c:	60bb      	str	r3, [r7, #8]
  return(result);
 8008d0e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d12:	2301      	movs	r3, #1
 8008d14:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	f383 8810 	msr	PRIMASK, r3
}
 8008d1c:	46c0      	nop			@ (mov r8, r8)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	681a      	ldr	r2, [r3, #0]
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	2110      	movs	r1, #16
 8008d2a:	438a      	bics	r2, r1
 8008d2c:	601a      	str	r2, [r3, #0]
 8008d2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d30:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d32:	693b      	ldr	r3, [r7, #16]
 8008d34:	f383 8810 	msr	PRIMASK, r3
}
 8008d38:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2280      	movs	r2, #128	@ 0x80
 8008d3e:	2120      	movs	r1, #32
 8008d40:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2200      	movs	r2, #0
 8008d46:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008d4e:	46c0      	nop			@ (mov r8, r8)
 8008d50:	46bd      	mov	sp, r7
 8008d52:	b00e      	add	sp, #56	@ 0x38
 8008d54:	bd80      	pop	{r7, pc}
 8008d56:	46c0      	nop			@ (mov r8, r8)
 8008d58:	fffffedf 	.word	0xfffffedf

08008d5c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b084      	sub	sp, #16
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d68:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	225a      	movs	r2, #90	@ 0x5a
 8008d6e:	2100      	movs	r1, #0
 8008d70:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	0018      	movs	r0, r3
 8008d76:	f7ff fb0f 	bl	8008398 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d7a:	46c0      	nop			@ (mov r8, r8)
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	b004      	add	sp, #16
 8008d80:	bd80      	pop	{r7, pc}

08008d82 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d82:	b580      	push	{r7, lr}
 8008d84:	b086      	sub	sp, #24
 8008d86:	af00      	add	r7, sp, #0
 8008d88:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d8a:	f3ef 8310 	mrs	r3, PRIMASK
 8008d8e:	60bb      	str	r3, [r7, #8]
  return(result);
 8008d90:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d92:	617b      	str	r3, [r7, #20]
 8008d94:	2301      	movs	r3, #1
 8008d96:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	f383 8810 	msr	PRIMASK, r3
}
 8008d9e:	46c0      	nop			@ (mov r8, r8)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	681a      	ldr	r2, [r3, #0]
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	2140      	movs	r1, #64	@ 0x40
 8008dac:	438a      	bics	r2, r1
 8008dae:	601a      	str	r2, [r3, #0]
 8008db0:	697b      	ldr	r3, [r7, #20]
 8008db2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	f383 8810 	msr	PRIMASK, r3
}
 8008dba:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2220      	movs	r2, #32
 8008dc0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	0018      	movs	r0, r3
 8008dcc:	f7ff fadc 	bl	8008388 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008dd0:	46c0      	nop			@ (mov r8, r8)
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	b006      	add	sp, #24
 8008dd6:	bd80      	pop	{r7, pc}

08008dd8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b082      	sub	sp, #8
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008de0:	46c0      	nop			@ (mov r8, r8)
 8008de2:	46bd      	mov	sp, r7
 8008de4:	b002      	add	sp, #8
 8008de6:	bd80      	pop	{r7, pc}

08008de8 <__cvt>:
 8008de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008dea:	001f      	movs	r7, r3
 8008dec:	2300      	movs	r3, #0
 8008dee:	0016      	movs	r6, r2
 8008df0:	b08b      	sub	sp, #44	@ 0x2c
 8008df2:	429f      	cmp	r7, r3
 8008df4:	da04      	bge.n	8008e00 <__cvt+0x18>
 8008df6:	2180      	movs	r1, #128	@ 0x80
 8008df8:	0609      	lsls	r1, r1, #24
 8008dfa:	187b      	adds	r3, r7, r1
 8008dfc:	001f      	movs	r7, r3
 8008dfe:	232d      	movs	r3, #45	@ 0x2d
 8008e00:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008e02:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8008e04:	7013      	strb	r3, [r2, #0]
 8008e06:	2320      	movs	r3, #32
 8008e08:	2203      	movs	r2, #3
 8008e0a:	439d      	bics	r5, r3
 8008e0c:	2d46      	cmp	r5, #70	@ 0x46
 8008e0e:	d007      	beq.n	8008e20 <__cvt+0x38>
 8008e10:	002b      	movs	r3, r5
 8008e12:	3b45      	subs	r3, #69	@ 0x45
 8008e14:	4259      	negs	r1, r3
 8008e16:	414b      	adcs	r3, r1
 8008e18:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8008e1a:	3a01      	subs	r2, #1
 8008e1c:	18cb      	adds	r3, r1, r3
 8008e1e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008e20:	ab09      	add	r3, sp, #36	@ 0x24
 8008e22:	9304      	str	r3, [sp, #16]
 8008e24:	ab08      	add	r3, sp, #32
 8008e26:	9303      	str	r3, [sp, #12]
 8008e28:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008e2a:	9200      	str	r2, [sp, #0]
 8008e2c:	9302      	str	r3, [sp, #8]
 8008e2e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008e30:	0032      	movs	r2, r6
 8008e32:	9301      	str	r3, [sp, #4]
 8008e34:	003b      	movs	r3, r7
 8008e36:	f000 feb1 	bl	8009b9c <_dtoa_r>
 8008e3a:	0004      	movs	r4, r0
 8008e3c:	2d47      	cmp	r5, #71	@ 0x47
 8008e3e:	d11b      	bne.n	8008e78 <__cvt+0x90>
 8008e40:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008e42:	07db      	lsls	r3, r3, #31
 8008e44:	d511      	bpl.n	8008e6a <__cvt+0x82>
 8008e46:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008e48:	18c3      	adds	r3, r0, r3
 8008e4a:	9307      	str	r3, [sp, #28]
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	2300      	movs	r3, #0
 8008e50:	0030      	movs	r0, r6
 8008e52:	0039      	movs	r1, r7
 8008e54:	f7f7 fafa 	bl	800044c <__aeabi_dcmpeq>
 8008e58:	2800      	cmp	r0, #0
 8008e5a:	d001      	beq.n	8008e60 <__cvt+0x78>
 8008e5c:	9b07      	ldr	r3, [sp, #28]
 8008e5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e60:	2230      	movs	r2, #48	@ 0x30
 8008e62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e64:	9907      	ldr	r1, [sp, #28]
 8008e66:	428b      	cmp	r3, r1
 8008e68:	d320      	bcc.n	8008eac <__cvt+0xc4>
 8008e6a:	0020      	movs	r0, r4
 8008e6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e6e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008e70:	1b1b      	subs	r3, r3, r4
 8008e72:	6013      	str	r3, [r2, #0]
 8008e74:	b00b      	add	sp, #44	@ 0x2c
 8008e76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e78:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008e7a:	18c3      	adds	r3, r0, r3
 8008e7c:	9307      	str	r3, [sp, #28]
 8008e7e:	2d46      	cmp	r5, #70	@ 0x46
 8008e80:	d1e4      	bne.n	8008e4c <__cvt+0x64>
 8008e82:	7803      	ldrb	r3, [r0, #0]
 8008e84:	2b30      	cmp	r3, #48	@ 0x30
 8008e86:	d10c      	bne.n	8008ea2 <__cvt+0xba>
 8008e88:	2200      	movs	r2, #0
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	0030      	movs	r0, r6
 8008e8e:	0039      	movs	r1, r7
 8008e90:	f7f7 fadc 	bl	800044c <__aeabi_dcmpeq>
 8008e94:	2800      	cmp	r0, #0
 8008e96:	d104      	bne.n	8008ea2 <__cvt+0xba>
 8008e98:	2301      	movs	r3, #1
 8008e9a:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8008e9c:	1a9b      	subs	r3, r3, r2
 8008e9e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008ea0:	6013      	str	r3, [r2, #0]
 8008ea2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008ea4:	9a07      	ldr	r2, [sp, #28]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	18d3      	adds	r3, r2, r3
 8008eaa:	e7ce      	b.n	8008e4a <__cvt+0x62>
 8008eac:	1c59      	adds	r1, r3, #1
 8008eae:	9109      	str	r1, [sp, #36]	@ 0x24
 8008eb0:	701a      	strb	r2, [r3, #0]
 8008eb2:	e7d6      	b.n	8008e62 <__cvt+0x7a>

08008eb4 <__exponent>:
 8008eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008eb6:	232b      	movs	r3, #43	@ 0x2b
 8008eb8:	b085      	sub	sp, #20
 8008eba:	0005      	movs	r5, r0
 8008ebc:	1e0c      	subs	r4, r1, #0
 8008ebe:	7002      	strb	r2, [r0, #0]
 8008ec0:	da01      	bge.n	8008ec6 <__exponent+0x12>
 8008ec2:	424c      	negs	r4, r1
 8008ec4:	3302      	adds	r3, #2
 8008ec6:	706b      	strb	r3, [r5, #1]
 8008ec8:	2c09      	cmp	r4, #9
 8008eca:	dd2c      	ble.n	8008f26 <__exponent+0x72>
 8008ecc:	ab02      	add	r3, sp, #8
 8008ece:	1dde      	adds	r6, r3, #7
 8008ed0:	0020      	movs	r0, r4
 8008ed2:	210a      	movs	r1, #10
 8008ed4:	f7f7 faa4 	bl	8000420 <__aeabi_idivmod>
 8008ed8:	0037      	movs	r7, r6
 8008eda:	3130      	adds	r1, #48	@ 0x30
 8008edc:	3e01      	subs	r6, #1
 8008ede:	0020      	movs	r0, r4
 8008ee0:	7031      	strb	r1, [r6, #0]
 8008ee2:	210a      	movs	r1, #10
 8008ee4:	9401      	str	r4, [sp, #4]
 8008ee6:	f7f7 f9b5 	bl	8000254 <__divsi3>
 8008eea:	9b01      	ldr	r3, [sp, #4]
 8008eec:	0004      	movs	r4, r0
 8008eee:	2b63      	cmp	r3, #99	@ 0x63
 8008ef0:	dcee      	bgt.n	8008ed0 <__exponent+0x1c>
 8008ef2:	1eba      	subs	r2, r7, #2
 8008ef4:	1ca8      	adds	r0, r5, #2
 8008ef6:	0001      	movs	r1, r0
 8008ef8:	0013      	movs	r3, r2
 8008efa:	3430      	adds	r4, #48	@ 0x30
 8008efc:	7014      	strb	r4, [r2, #0]
 8008efe:	ac02      	add	r4, sp, #8
 8008f00:	3407      	adds	r4, #7
 8008f02:	429c      	cmp	r4, r3
 8008f04:	d80a      	bhi.n	8008f1c <__exponent+0x68>
 8008f06:	2300      	movs	r3, #0
 8008f08:	4294      	cmp	r4, r2
 8008f0a:	d303      	bcc.n	8008f14 <__exponent+0x60>
 8008f0c:	3309      	adds	r3, #9
 8008f0e:	aa02      	add	r2, sp, #8
 8008f10:	189b      	adds	r3, r3, r2
 8008f12:	1bdb      	subs	r3, r3, r7
 8008f14:	18c0      	adds	r0, r0, r3
 8008f16:	1b40      	subs	r0, r0, r5
 8008f18:	b005      	add	sp, #20
 8008f1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f1c:	781c      	ldrb	r4, [r3, #0]
 8008f1e:	3301      	adds	r3, #1
 8008f20:	700c      	strb	r4, [r1, #0]
 8008f22:	3101      	adds	r1, #1
 8008f24:	e7eb      	b.n	8008efe <__exponent+0x4a>
 8008f26:	2330      	movs	r3, #48	@ 0x30
 8008f28:	18e4      	adds	r4, r4, r3
 8008f2a:	70ab      	strb	r3, [r5, #2]
 8008f2c:	1d28      	adds	r0, r5, #4
 8008f2e:	70ec      	strb	r4, [r5, #3]
 8008f30:	e7f1      	b.n	8008f16 <__exponent+0x62>
	...

08008f34 <_printf_float>:
 8008f34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f36:	b097      	sub	sp, #92	@ 0x5c
 8008f38:	000d      	movs	r5, r1
 8008f3a:	920a      	str	r2, [sp, #40]	@ 0x28
 8008f3c:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8008f3e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f40:	9009      	str	r0, [sp, #36]	@ 0x24
 8008f42:	f000 fd13 	bl	800996c <_localeconv_r>
 8008f46:	6803      	ldr	r3, [r0, #0]
 8008f48:	0018      	movs	r0, r3
 8008f4a:	930d      	str	r3, [sp, #52]	@ 0x34
 8008f4c:	f7f7 f8dc 	bl	8000108 <strlen>
 8008f50:	2300      	movs	r3, #0
 8008f52:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008f54:	9314      	str	r3, [sp, #80]	@ 0x50
 8008f56:	7e2b      	ldrb	r3, [r5, #24]
 8008f58:	2207      	movs	r2, #7
 8008f5a:	930c      	str	r3, [sp, #48]	@ 0x30
 8008f5c:	682b      	ldr	r3, [r5, #0]
 8008f5e:	930e      	str	r3, [sp, #56]	@ 0x38
 8008f60:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008f62:	6823      	ldr	r3, [r4, #0]
 8008f64:	05c9      	lsls	r1, r1, #23
 8008f66:	d545      	bpl.n	8008ff4 <_printf_float+0xc0>
 8008f68:	189b      	adds	r3, r3, r2
 8008f6a:	4393      	bics	r3, r2
 8008f6c:	001a      	movs	r2, r3
 8008f6e:	3208      	adds	r2, #8
 8008f70:	6022      	str	r2, [r4, #0]
 8008f72:	2201      	movs	r2, #1
 8008f74:	681e      	ldr	r6, [r3, #0]
 8008f76:	685f      	ldr	r7, [r3, #4]
 8008f78:	007b      	lsls	r3, r7, #1
 8008f7a:	085b      	lsrs	r3, r3, #1
 8008f7c:	9311      	str	r3, [sp, #68]	@ 0x44
 8008f7e:	9610      	str	r6, [sp, #64]	@ 0x40
 8008f80:	64ae      	str	r6, [r5, #72]	@ 0x48
 8008f82:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8008f84:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008f86:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008f88:	4ba7      	ldr	r3, [pc, #668]	@ (8009228 <_printf_float+0x2f4>)
 8008f8a:	4252      	negs	r2, r2
 8008f8c:	f7fa faec 	bl	8003568 <__aeabi_dcmpun>
 8008f90:	2800      	cmp	r0, #0
 8008f92:	d131      	bne.n	8008ff8 <_printf_float+0xc4>
 8008f94:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008f96:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008f98:	2201      	movs	r2, #1
 8008f9a:	4ba3      	ldr	r3, [pc, #652]	@ (8009228 <_printf_float+0x2f4>)
 8008f9c:	4252      	negs	r2, r2
 8008f9e:	f7f7 fa65 	bl	800046c <__aeabi_dcmple>
 8008fa2:	2800      	cmp	r0, #0
 8008fa4:	d128      	bne.n	8008ff8 <_printf_float+0xc4>
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	2300      	movs	r3, #0
 8008faa:	0030      	movs	r0, r6
 8008fac:	0039      	movs	r1, r7
 8008fae:	f7f7 fa53 	bl	8000458 <__aeabi_dcmplt>
 8008fb2:	2800      	cmp	r0, #0
 8008fb4:	d003      	beq.n	8008fbe <_printf_float+0x8a>
 8008fb6:	002b      	movs	r3, r5
 8008fb8:	222d      	movs	r2, #45	@ 0x2d
 8008fba:	3343      	adds	r3, #67	@ 0x43
 8008fbc:	701a      	strb	r2, [r3, #0]
 8008fbe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008fc0:	4f9a      	ldr	r7, [pc, #616]	@ (800922c <_printf_float+0x2f8>)
 8008fc2:	2b47      	cmp	r3, #71	@ 0x47
 8008fc4:	d800      	bhi.n	8008fc8 <_printf_float+0x94>
 8008fc6:	4f9a      	ldr	r7, [pc, #616]	@ (8009230 <_printf_float+0x2fc>)
 8008fc8:	2303      	movs	r3, #3
 8008fca:	2400      	movs	r4, #0
 8008fcc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008fce:	612b      	str	r3, [r5, #16]
 8008fd0:	3301      	adds	r3, #1
 8008fd2:	439a      	bics	r2, r3
 8008fd4:	602a      	str	r2, [r5, #0]
 8008fd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008fd8:	0029      	movs	r1, r5
 8008fda:	9300      	str	r3, [sp, #0]
 8008fdc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008fde:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008fe0:	aa15      	add	r2, sp, #84	@ 0x54
 8008fe2:	f000 f9e5 	bl	80093b0 <_printf_common>
 8008fe6:	3001      	adds	r0, #1
 8008fe8:	d000      	beq.n	8008fec <_printf_float+0xb8>
 8008fea:	e09e      	b.n	800912a <_printf_float+0x1f6>
 8008fec:	2001      	movs	r0, #1
 8008fee:	4240      	negs	r0, r0
 8008ff0:	b017      	add	sp, #92	@ 0x5c
 8008ff2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ff4:	3307      	adds	r3, #7
 8008ff6:	e7b8      	b.n	8008f6a <_printf_float+0x36>
 8008ff8:	0032      	movs	r2, r6
 8008ffa:	003b      	movs	r3, r7
 8008ffc:	0030      	movs	r0, r6
 8008ffe:	0039      	movs	r1, r7
 8009000:	f7fa fab2 	bl	8003568 <__aeabi_dcmpun>
 8009004:	2800      	cmp	r0, #0
 8009006:	d00b      	beq.n	8009020 <_printf_float+0xec>
 8009008:	2f00      	cmp	r7, #0
 800900a:	da03      	bge.n	8009014 <_printf_float+0xe0>
 800900c:	002b      	movs	r3, r5
 800900e:	222d      	movs	r2, #45	@ 0x2d
 8009010:	3343      	adds	r3, #67	@ 0x43
 8009012:	701a      	strb	r2, [r3, #0]
 8009014:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009016:	4f87      	ldr	r7, [pc, #540]	@ (8009234 <_printf_float+0x300>)
 8009018:	2b47      	cmp	r3, #71	@ 0x47
 800901a:	d8d5      	bhi.n	8008fc8 <_printf_float+0x94>
 800901c:	4f86      	ldr	r7, [pc, #536]	@ (8009238 <_printf_float+0x304>)
 800901e:	e7d3      	b.n	8008fc8 <_printf_float+0x94>
 8009020:	2220      	movs	r2, #32
 8009022:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8009024:	686b      	ldr	r3, [r5, #4]
 8009026:	4394      	bics	r4, r2
 8009028:	1c5a      	adds	r2, r3, #1
 800902a:	d146      	bne.n	80090ba <_printf_float+0x186>
 800902c:	3307      	adds	r3, #7
 800902e:	606b      	str	r3, [r5, #4]
 8009030:	2380      	movs	r3, #128	@ 0x80
 8009032:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009034:	00db      	lsls	r3, r3, #3
 8009036:	4313      	orrs	r3, r2
 8009038:	2200      	movs	r2, #0
 800903a:	602b      	str	r3, [r5, #0]
 800903c:	9206      	str	r2, [sp, #24]
 800903e:	aa14      	add	r2, sp, #80	@ 0x50
 8009040:	9205      	str	r2, [sp, #20]
 8009042:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009044:	a90a      	add	r1, sp, #40	@ 0x28
 8009046:	9204      	str	r2, [sp, #16]
 8009048:	aa13      	add	r2, sp, #76	@ 0x4c
 800904a:	9203      	str	r2, [sp, #12]
 800904c:	2223      	movs	r2, #35	@ 0x23
 800904e:	1852      	adds	r2, r2, r1
 8009050:	9202      	str	r2, [sp, #8]
 8009052:	9301      	str	r3, [sp, #4]
 8009054:	686b      	ldr	r3, [r5, #4]
 8009056:	0032      	movs	r2, r6
 8009058:	9300      	str	r3, [sp, #0]
 800905a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800905c:	003b      	movs	r3, r7
 800905e:	f7ff fec3 	bl	8008de8 <__cvt>
 8009062:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009064:	0007      	movs	r7, r0
 8009066:	2c47      	cmp	r4, #71	@ 0x47
 8009068:	d12d      	bne.n	80090c6 <_printf_float+0x192>
 800906a:	1cd3      	adds	r3, r2, #3
 800906c:	db02      	blt.n	8009074 <_printf_float+0x140>
 800906e:	686b      	ldr	r3, [r5, #4]
 8009070:	429a      	cmp	r2, r3
 8009072:	dd47      	ble.n	8009104 <_printf_float+0x1d0>
 8009074:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009076:	3b02      	subs	r3, #2
 8009078:	b2db      	uxtb	r3, r3
 800907a:	930c      	str	r3, [sp, #48]	@ 0x30
 800907c:	0028      	movs	r0, r5
 800907e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009080:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009082:	3901      	subs	r1, #1
 8009084:	3050      	adds	r0, #80	@ 0x50
 8009086:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009088:	f7ff ff14 	bl	8008eb4 <__exponent>
 800908c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800908e:	0004      	movs	r4, r0
 8009090:	1813      	adds	r3, r2, r0
 8009092:	612b      	str	r3, [r5, #16]
 8009094:	2a01      	cmp	r2, #1
 8009096:	dc02      	bgt.n	800909e <_printf_float+0x16a>
 8009098:	682a      	ldr	r2, [r5, #0]
 800909a:	07d2      	lsls	r2, r2, #31
 800909c:	d501      	bpl.n	80090a2 <_printf_float+0x16e>
 800909e:	3301      	adds	r3, #1
 80090a0:	612b      	str	r3, [r5, #16]
 80090a2:	2323      	movs	r3, #35	@ 0x23
 80090a4:	aa0a      	add	r2, sp, #40	@ 0x28
 80090a6:	189b      	adds	r3, r3, r2
 80090a8:	781b      	ldrb	r3, [r3, #0]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d100      	bne.n	80090b0 <_printf_float+0x17c>
 80090ae:	e792      	b.n	8008fd6 <_printf_float+0xa2>
 80090b0:	002b      	movs	r3, r5
 80090b2:	222d      	movs	r2, #45	@ 0x2d
 80090b4:	3343      	adds	r3, #67	@ 0x43
 80090b6:	701a      	strb	r2, [r3, #0]
 80090b8:	e78d      	b.n	8008fd6 <_printf_float+0xa2>
 80090ba:	2c47      	cmp	r4, #71	@ 0x47
 80090bc:	d1b8      	bne.n	8009030 <_printf_float+0xfc>
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d1b6      	bne.n	8009030 <_printf_float+0xfc>
 80090c2:	3301      	adds	r3, #1
 80090c4:	e7b3      	b.n	800902e <_printf_float+0xfa>
 80090c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80090c8:	2b65      	cmp	r3, #101	@ 0x65
 80090ca:	d9d7      	bls.n	800907c <_printf_float+0x148>
 80090cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80090ce:	2b66      	cmp	r3, #102	@ 0x66
 80090d0:	d11a      	bne.n	8009108 <_printf_float+0x1d4>
 80090d2:	686b      	ldr	r3, [r5, #4]
 80090d4:	2a00      	cmp	r2, #0
 80090d6:	dd09      	ble.n	80090ec <_printf_float+0x1b8>
 80090d8:	612a      	str	r2, [r5, #16]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d102      	bne.n	80090e4 <_printf_float+0x1b0>
 80090de:	6829      	ldr	r1, [r5, #0]
 80090e0:	07c9      	lsls	r1, r1, #31
 80090e2:	d50b      	bpl.n	80090fc <_printf_float+0x1c8>
 80090e4:	3301      	adds	r3, #1
 80090e6:	189b      	adds	r3, r3, r2
 80090e8:	612b      	str	r3, [r5, #16]
 80090ea:	e007      	b.n	80090fc <_printf_float+0x1c8>
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d103      	bne.n	80090f8 <_printf_float+0x1c4>
 80090f0:	2201      	movs	r2, #1
 80090f2:	6829      	ldr	r1, [r5, #0]
 80090f4:	4211      	tst	r1, r2
 80090f6:	d000      	beq.n	80090fa <_printf_float+0x1c6>
 80090f8:	1c9a      	adds	r2, r3, #2
 80090fa:	612a      	str	r2, [r5, #16]
 80090fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80090fe:	2400      	movs	r4, #0
 8009100:	65ab      	str	r3, [r5, #88]	@ 0x58
 8009102:	e7ce      	b.n	80090a2 <_printf_float+0x16e>
 8009104:	2367      	movs	r3, #103	@ 0x67
 8009106:	930c      	str	r3, [sp, #48]	@ 0x30
 8009108:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800910a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800910c:	4299      	cmp	r1, r3
 800910e:	db06      	blt.n	800911e <_printf_float+0x1ea>
 8009110:	682b      	ldr	r3, [r5, #0]
 8009112:	6129      	str	r1, [r5, #16]
 8009114:	07db      	lsls	r3, r3, #31
 8009116:	d5f1      	bpl.n	80090fc <_printf_float+0x1c8>
 8009118:	3101      	adds	r1, #1
 800911a:	6129      	str	r1, [r5, #16]
 800911c:	e7ee      	b.n	80090fc <_printf_float+0x1c8>
 800911e:	2201      	movs	r2, #1
 8009120:	2900      	cmp	r1, #0
 8009122:	dce0      	bgt.n	80090e6 <_printf_float+0x1b2>
 8009124:	1892      	adds	r2, r2, r2
 8009126:	1a52      	subs	r2, r2, r1
 8009128:	e7dd      	b.n	80090e6 <_printf_float+0x1b2>
 800912a:	682a      	ldr	r2, [r5, #0]
 800912c:	0553      	lsls	r3, r2, #21
 800912e:	d408      	bmi.n	8009142 <_printf_float+0x20e>
 8009130:	692b      	ldr	r3, [r5, #16]
 8009132:	003a      	movs	r2, r7
 8009134:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009136:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009138:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800913a:	47a0      	blx	r4
 800913c:	3001      	adds	r0, #1
 800913e:	d129      	bne.n	8009194 <_printf_float+0x260>
 8009140:	e754      	b.n	8008fec <_printf_float+0xb8>
 8009142:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009144:	2b65      	cmp	r3, #101	@ 0x65
 8009146:	d800      	bhi.n	800914a <_printf_float+0x216>
 8009148:	e0db      	b.n	8009302 <_printf_float+0x3ce>
 800914a:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800914c:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800914e:	2200      	movs	r2, #0
 8009150:	2300      	movs	r3, #0
 8009152:	f7f7 f97b 	bl	800044c <__aeabi_dcmpeq>
 8009156:	2800      	cmp	r0, #0
 8009158:	d033      	beq.n	80091c2 <_printf_float+0x28e>
 800915a:	2301      	movs	r3, #1
 800915c:	4a37      	ldr	r2, [pc, #220]	@ (800923c <_printf_float+0x308>)
 800915e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009160:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009162:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009164:	47a0      	blx	r4
 8009166:	3001      	adds	r0, #1
 8009168:	d100      	bne.n	800916c <_printf_float+0x238>
 800916a:	e73f      	b.n	8008fec <_printf_float+0xb8>
 800916c:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800916e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009170:	42b3      	cmp	r3, r6
 8009172:	db02      	blt.n	800917a <_printf_float+0x246>
 8009174:	682b      	ldr	r3, [r5, #0]
 8009176:	07db      	lsls	r3, r3, #31
 8009178:	d50c      	bpl.n	8009194 <_printf_float+0x260>
 800917a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800917c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800917e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009180:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009182:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009184:	47a0      	blx	r4
 8009186:	2400      	movs	r4, #0
 8009188:	3001      	adds	r0, #1
 800918a:	d100      	bne.n	800918e <_printf_float+0x25a>
 800918c:	e72e      	b.n	8008fec <_printf_float+0xb8>
 800918e:	1e73      	subs	r3, r6, #1
 8009190:	42a3      	cmp	r3, r4
 8009192:	dc0a      	bgt.n	80091aa <_printf_float+0x276>
 8009194:	682b      	ldr	r3, [r5, #0]
 8009196:	079b      	lsls	r3, r3, #30
 8009198:	d500      	bpl.n	800919c <_printf_float+0x268>
 800919a:	e106      	b.n	80093aa <_printf_float+0x476>
 800919c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800919e:	68e8      	ldr	r0, [r5, #12]
 80091a0:	4298      	cmp	r0, r3
 80091a2:	db00      	blt.n	80091a6 <_printf_float+0x272>
 80091a4:	e724      	b.n	8008ff0 <_printf_float+0xbc>
 80091a6:	0018      	movs	r0, r3
 80091a8:	e722      	b.n	8008ff0 <_printf_float+0xbc>
 80091aa:	002a      	movs	r2, r5
 80091ac:	2301      	movs	r3, #1
 80091ae:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80091b0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091b2:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80091b4:	321a      	adds	r2, #26
 80091b6:	47b8      	blx	r7
 80091b8:	3001      	adds	r0, #1
 80091ba:	d100      	bne.n	80091be <_printf_float+0x28a>
 80091bc:	e716      	b.n	8008fec <_printf_float+0xb8>
 80091be:	3401      	adds	r4, #1
 80091c0:	e7e5      	b.n	800918e <_printf_float+0x25a>
 80091c2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	dc3b      	bgt.n	8009240 <_printf_float+0x30c>
 80091c8:	2301      	movs	r3, #1
 80091ca:	4a1c      	ldr	r2, [pc, #112]	@ (800923c <_printf_float+0x308>)
 80091cc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80091ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091d0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80091d2:	47a0      	blx	r4
 80091d4:	3001      	adds	r0, #1
 80091d6:	d100      	bne.n	80091da <_printf_float+0x2a6>
 80091d8:	e708      	b.n	8008fec <_printf_float+0xb8>
 80091da:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80091dc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80091de:	4333      	orrs	r3, r6
 80091e0:	d102      	bne.n	80091e8 <_printf_float+0x2b4>
 80091e2:	682b      	ldr	r3, [r5, #0]
 80091e4:	07db      	lsls	r3, r3, #31
 80091e6:	d5d5      	bpl.n	8009194 <_printf_float+0x260>
 80091e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091ea:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80091ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80091ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091f0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80091f2:	47a0      	blx	r4
 80091f4:	2300      	movs	r3, #0
 80091f6:	3001      	adds	r0, #1
 80091f8:	d100      	bne.n	80091fc <_printf_float+0x2c8>
 80091fa:	e6f7      	b.n	8008fec <_printf_float+0xb8>
 80091fc:	930c      	str	r3, [sp, #48]	@ 0x30
 80091fe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009200:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009202:	425b      	negs	r3, r3
 8009204:	4293      	cmp	r3, r2
 8009206:	dc01      	bgt.n	800920c <_printf_float+0x2d8>
 8009208:	0033      	movs	r3, r6
 800920a:	e792      	b.n	8009132 <_printf_float+0x1fe>
 800920c:	002a      	movs	r2, r5
 800920e:	2301      	movs	r3, #1
 8009210:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009212:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009214:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009216:	321a      	adds	r2, #26
 8009218:	47a0      	blx	r4
 800921a:	3001      	adds	r0, #1
 800921c:	d100      	bne.n	8009220 <_printf_float+0x2ec>
 800921e:	e6e5      	b.n	8008fec <_printf_float+0xb8>
 8009220:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009222:	3301      	adds	r3, #1
 8009224:	e7ea      	b.n	80091fc <_printf_float+0x2c8>
 8009226:	46c0      	nop			@ (mov r8, r8)
 8009228:	7fefffff 	.word	0x7fefffff
 800922c:	0800ca74 	.word	0x0800ca74
 8009230:	0800ca70 	.word	0x0800ca70
 8009234:	0800ca7c 	.word	0x0800ca7c
 8009238:	0800ca78 	.word	0x0800ca78
 800923c:	0800ca80 	.word	0x0800ca80
 8009240:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009242:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8009244:	930c      	str	r3, [sp, #48]	@ 0x30
 8009246:	429e      	cmp	r6, r3
 8009248:	dd00      	ble.n	800924c <_printf_float+0x318>
 800924a:	001e      	movs	r6, r3
 800924c:	2e00      	cmp	r6, #0
 800924e:	dc31      	bgt.n	80092b4 <_printf_float+0x380>
 8009250:	43f3      	mvns	r3, r6
 8009252:	2400      	movs	r4, #0
 8009254:	17db      	asrs	r3, r3, #31
 8009256:	4033      	ands	r3, r6
 8009258:	930e      	str	r3, [sp, #56]	@ 0x38
 800925a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800925c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800925e:	1af3      	subs	r3, r6, r3
 8009260:	42a3      	cmp	r3, r4
 8009262:	dc30      	bgt.n	80092c6 <_printf_float+0x392>
 8009264:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009266:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009268:	429a      	cmp	r2, r3
 800926a:	dc38      	bgt.n	80092de <_printf_float+0x3aa>
 800926c:	682b      	ldr	r3, [r5, #0]
 800926e:	07db      	lsls	r3, r3, #31
 8009270:	d435      	bmi.n	80092de <_printf_float+0x3aa>
 8009272:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8009274:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009276:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009278:	1b9b      	subs	r3, r3, r6
 800927a:	1b14      	subs	r4, r2, r4
 800927c:	429c      	cmp	r4, r3
 800927e:	dd00      	ble.n	8009282 <_printf_float+0x34e>
 8009280:	001c      	movs	r4, r3
 8009282:	2c00      	cmp	r4, #0
 8009284:	dc34      	bgt.n	80092f0 <_printf_float+0x3bc>
 8009286:	43e3      	mvns	r3, r4
 8009288:	2600      	movs	r6, #0
 800928a:	17db      	asrs	r3, r3, #31
 800928c:	401c      	ands	r4, r3
 800928e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009290:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009292:	1ad3      	subs	r3, r2, r3
 8009294:	1b1b      	subs	r3, r3, r4
 8009296:	42b3      	cmp	r3, r6
 8009298:	dc00      	bgt.n	800929c <_printf_float+0x368>
 800929a:	e77b      	b.n	8009194 <_printf_float+0x260>
 800929c:	002a      	movs	r2, r5
 800929e:	2301      	movs	r3, #1
 80092a0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80092a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80092a4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80092a6:	321a      	adds	r2, #26
 80092a8:	47b8      	blx	r7
 80092aa:	3001      	adds	r0, #1
 80092ac:	d100      	bne.n	80092b0 <_printf_float+0x37c>
 80092ae:	e69d      	b.n	8008fec <_printf_float+0xb8>
 80092b0:	3601      	adds	r6, #1
 80092b2:	e7ec      	b.n	800928e <_printf_float+0x35a>
 80092b4:	0033      	movs	r3, r6
 80092b6:	003a      	movs	r2, r7
 80092b8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80092ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80092bc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80092be:	47a0      	blx	r4
 80092c0:	3001      	adds	r0, #1
 80092c2:	d1c5      	bne.n	8009250 <_printf_float+0x31c>
 80092c4:	e692      	b.n	8008fec <_printf_float+0xb8>
 80092c6:	002a      	movs	r2, r5
 80092c8:	2301      	movs	r3, #1
 80092ca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80092cc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80092ce:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80092d0:	321a      	adds	r2, #26
 80092d2:	47b0      	blx	r6
 80092d4:	3001      	adds	r0, #1
 80092d6:	d100      	bne.n	80092da <_printf_float+0x3a6>
 80092d8:	e688      	b.n	8008fec <_printf_float+0xb8>
 80092da:	3401      	adds	r4, #1
 80092dc:	e7bd      	b.n	800925a <_printf_float+0x326>
 80092de:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80092e0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80092e2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80092e4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80092e6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80092e8:	47a0      	blx	r4
 80092ea:	3001      	adds	r0, #1
 80092ec:	d1c1      	bne.n	8009272 <_printf_float+0x33e>
 80092ee:	e67d      	b.n	8008fec <_printf_float+0xb8>
 80092f0:	19ba      	adds	r2, r7, r6
 80092f2:	0023      	movs	r3, r4
 80092f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80092f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80092f8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80092fa:	47b0      	blx	r6
 80092fc:	3001      	adds	r0, #1
 80092fe:	d1c2      	bne.n	8009286 <_printf_float+0x352>
 8009300:	e674      	b.n	8008fec <_printf_float+0xb8>
 8009302:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009304:	930c      	str	r3, [sp, #48]	@ 0x30
 8009306:	2b01      	cmp	r3, #1
 8009308:	dc02      	bgt.n	8009310 <_printf_float+0x3dc>
 800930a:	2301      	movs	r3, #1
 800930c:	421a      	tst	r2, r3
 800930e:	d039      	beq.n	8009384 <_printf_float+0x450>
 8009310:	2301      	movs	r3, #1
 8009312:	003a      	movs	r2, r7
 8009314:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009316:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009318:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800931a:	47b0      	blx	r6
 800931c:	3001      	adds	r0, #1
 800931e:	d100      	bne.n	8009322 <_printf_float+0x3ee>
 8009320:	e664      	b.n	8008fec <_printf_float+0xb8>
 8009322:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009324:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009326:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009328:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800932a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800932c:	47b0      	blx	r6
 800932e:	3001      	adds	r0, #1
 8009330:	d100      	bne.n	8009334 <_printf_float+0x400>
 8009332:	e65b      	b.n	8008fec <_printf_float+0xb8>
 8009334:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8009336:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8009338:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800933a:	2200      	movs	r2, #0
 800933c:	3b01      	subs	r3, #1
 800933e:	930c      	str	r3, [sp, #48]	@ 0x30
 8009340:	2300      	movs	r3, #0
 8009342:	f7f7 f883 	bl	800044c <__aeabi_dcmpeq>
 8009346:	2800      	cmp	r0, #0
 8009348:	d11a      	bne.n	8009380 <_printf_float+0x44c>
 800934a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800934c:	1c7a      	adds	r2, r7, #1
 800934e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009350:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009352:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009354:	47b0      	blx	r6
 8009356:	3001      	adds	r0, #1
 8009358:	d10e      	bne.n	8009378 <_printf_float+0x444>
 800935a:	e647      	b.n	8008fec <_printf_float+0xb8>
 800935c:	002a      	movs	r2, r5
 800935e:	2301      	movs	r3, #1
 8009360:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009362:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009364:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009366:	321a      	adds	r2, #26
 8009368:	47b8      	blx	r7
 800936a:	3001      	adds	r0, #1
 800936c:	d100      	bne.n	8009370 <_printf_float+0x43c>
 800936e:	e63d      	b.n	8008fec <_printf_float+0xb8>
 8009370:	3601      	adds	r6, #1
 8009372:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009374:	429e      	cmp	r6, r3
 8009376:	dbf1      	blt.n	800935c <_printf_float+0x428>
 8009378:	002a      	movs	r2, r5
 800937a:	0023      	movs	r3, r4
 800937c:	3250      	adds	r2, #80	@ 0x50
 800937e:	e6d9      	b.n	8009134 <_printf_float+0x200>
 8009380:	2600      	movs	r6, #0
 8009382:	e7f6      	b.n	8009372 <_printf_float+0x43e>
 8009384:	003a      	movs	r2, r7
 8009386:	e7e2      	b.n	800934e <_printf_float+0x41a>
 8009388:	002a      	movs	r2, r5
 800938a:	2301      	movs	r3, #1
 800938c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800938e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009390:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009392:	3219      	adds	r2, #25
 8009394:	47b0      	blx	r6
 8009396:	3001      	adds	r0, #1
 8009398:	d100      	bne.n	800939c <_printf_float+0x468>
 800939a:	e627      	b.n	8008fec <_printf_float+0xb8>
 800939c:	3401      	adds	r4, #1
 800939e:	68eb      	ldr	r3, [r5, #12]
 80093a0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80093a2:	1a9b      	subs	r3, r3, r2
 80093a4:	42a3      	cmp	r3, r4
 80093a6:	dcef      	bgt.n	8009388 <_printf_float+0x454>
 80093a8:	e6f8      	b.n	800919c <_printf_float+0x268>
 80093aa:	2400      	movs	r4, #0
 80093ac:	e7f7      	b.n	800939e <_printf_float+0x46a>
 80093ae:	46c0      	nop			@ (mov r8, r8)

080093b0 <_printf_common>:
 80093b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80093b2:	0016      	movs	r6, r2
 80093b4:	9301      	str	r3, [sp, #4]
 80093b6:	688a      	ldr	r2, [r1, #8]
 80093b8:	690b      	ldr	r3, [r1, #16]
 80093ba:	000c      	movs	r4, r1
 80093bc:	9000      	str	r0, [sp, #0]
 80093be:	4293      	cmp	r3, r2
 80093c0:	da00      	bge.n	80093c4 <_printf_common+0x14>
 80093c2:	0013      	movs	r3, r2
 80093c4:	0022      	movs	r2, r4
 80093c6:	6033      	str	r3, [r6, #0]
 80093c8:	3243      	adds	r2, #67	@ 0x43
 80093ca:	7812      	ldrb	r2, [r2, #0]
 80093cc:	2a00      	cmp	r2, #0
 80093ce:	d001      	beq.n	80093d4 <_printf_common+0x24>
 80093d0:	3301      	adds	r3, #1
 80093d2:	6033      	str	r3, [r6, #0]
 80093d4:	6823      	ldr	r3, [r4, #0]
 80093d6:	069b      	lsls	r3, r3, #26
 80093d8:	d502      	bpl.n	80093e0 <_printf_common+0x30>
 80093da:	6833      	ldr	r3, [r6, #0]
 80093dc:	3302      	adds	r3, #2
 80093de:	6033      	str	r3, [r6, #0]
 80093e0:	6822      	ldr	r2, [r4, #0]
 80093e2:	2306      	movs	r3, #6
 80093e4:	0015      	movs	r5, r2
 80093e6:	401d      	ands	r5, r3
 80093e8:	421a      	tst	r2, r3
 80093ea:	d027      	beq.n	800943c <_printf_common+0x8c>
 80093ec:	0023      	movs	r3, r4
 80093ee:	3343      	adds	r3, #67	@ 0x43
 80093f0:	781b      	ldrb	r3, [r3, #0]
 80093f2:	1e5a      	subs	r2, r3, #1
 80093f4:	4193      	sbcs	r3, r2
 80093f6:	6822      	ldr	r2, [r4, #0]
 80093f8:	0692      	lsls	r2, r2, #26
 80093fa:	d430      	bmi.n	800945e <_printf_common+0xae>
 80093fc:	0022      	movs	r2, r4
 80093fe:	9901      	ldr	r1, [sp, #4]
 8009400:	9800      	ldr	r0, [sp, #0]
 8009402:	9d08      	ldr	r5, [sp, #32]
 8009404:	3243      	adds	r2, #67	@ 0x43
 8009406:	47a8      	blx	r5
 8009408:	3001      	adds	r0, #1
 800940a:	d025      	beq.n	8009458 <_printf_common+0xa8>
 800940c:	2206      	movs	r2, #6
 800940e:	6823      	ldr	r3, [r4, #0]
 8009410:	2500      	movs	r5, #0
 8009412:	4013      	ands	r3, r2
 8009414:	2b04      	cmp	r3, #4
 8009416:	d105      	bne.n	8009424 <_printf_common+0x74>
 8009418:	6833      	ldr	r3, [r6, #0]
 800941a:	68e5      	ldr	r5, [r4, #12]
 800941c:	1aed      	subs	r5, r5, r3
 800941e:	43eb      	mvns	r3, r5
 8009420:	17db      	asrs	r3, r3, #31
 8009422:	401d      	ands	r5, r3
 8009424:	68a3      	ldr	r3, [r4, #8]
 8009426:	6922      	ldr	r2, [r4, #16]
 8009428:	4293      	cmp	r3, r2
 800942a:	dd01      	ble.n	8009430 <_printf_common+0x80>
 800942c:	1a9b      	subs	r3, r3, r2
 800942e:	18ed      	adds	r5, r5, r3
 8009430:	2600      	movs	r6, #0
 8009432:	42b5      	cmp	r5, r6
 8009434:	d120      	bne.n	8009478 <_printf_common+0xc8>
 8009436:	2000      	movs	r0, #0
 8009438:	e010      	b.n	800945c <_printf_common+0xac>
 800943a:	3501      	adds	r5, #1
 800943c:	68e3      	ldr	r3, [r4, #12]
 800943e:	6832      	ldr	r2, [r6, #0]
 8009440:	1a9b      	subs	r3, r3, r2
 8009442:	42ab      	cmp	r3, r5
 8009444:	ddd2      	ble.n	80093ec <_printf_common+0x3c>
 8009446:	0022      	movs	r2, r4
 8009448:	2301      	movs	r3, #1
 800944a:	9901      	ldr	r1, [sp, #4]
 800944c:	9800      	ldr	r0, [sp, #0]
 800944e:	9f08      	ldr	r7, [sp, #32]
 8009450:	3219      	adds	r2, #25
 8009452:	47b8      	blx	r7
 8009454:	3001      	adds	r0, #1
 8009456:	d1f0      	bne.n	800943a <_printf_common+0x8a>
 8009458:	2001      	movs	r0, #1
 800945a:	4240      	negs	r0, r0
 800945c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800945e:	2030      	movs	r0, #48	@ 0x30
 8009460:	18e1      	adds	r1, r4, r3
 8009462:	3143      	adds	r1, #67	@ 0x43
 8009464:	7008      	strb	r0, [r1, #0]
 8009466:	0021      	movs	r1, r4
 8009468:	1c5a      	adds	r2, r3, #1
 800946a:	3145      	adds	r1, #69	@ 0x45
 800946c:	7809      	ldrb	r1, [r1, #0]
 800946e:	18a2      	adds	r2, r4, r2
 8009470:	3243      	adds	r2, #67	@ 0x43
 8009472:	3302      	adds	r3, #2
 8009474:	7011      	strb	r1, [r2, #0]
 8009476:	e7c1      	b.n	80093fc <_printf_common+0x4c>
 8009478:	0022      	movs	r2, r4
 800947a:	2301      	movs	r3, #1
 800947c:	9901      	ldr	r1, [sp, #4]
 800947e:	9800      	ldr	r0, [sp, #0]
 8009480:	9f08      	ldr	r7, [sp, #32]
 8009482:	321a      	adds	r2, #26
 8009484:	47b8      	blx	r7
 8009486:	3001      	adds	r0, #1
 8009488:	d0e6      	beq.n	8009458 <_printf_common+0xa8>
 800948a:	3601      	adds	r6, #1
 800948c:	e7d1      	b.n	8009432 <_printf_common+0x82>
	...

08009490 <_printf_i>:
 8009490:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009492:	b08b      	sub	sp, #44	@ 0x2c
 8009494:	9206      	str	r2, [sp, #24]
 8009496:	000a      	movs	r2, r1
 8009498:	3243      	adds	r2, #67	@ 0x43
 800949a:	9307      	str	r3, [sp, #28]
 800949c:	9005      	str	r0, [sp, #20]
 800949e:	9203      	str	r2, [sp, #12]
 80094a0:	7e0a      	ldrb	r2, [r1, #24]
 80094a2:	000c      	movs	r4, r1
 80094a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80094a6:	2a78      	cmp	r2, #120	@ 0x78
 80094a8:	d809      	bhi.n	80094be <_printf_i+0x2e>
 80094aa:	2a62      	cmp	r2, #98	@ 0x62
 80094ac:	d80b      	bhi.n	80094c6 <_printf_i+0x36>
 80094ae:	2a00      	cmp	r2, #0
 80094b0:	d100      	bne.n	80094b4 <_printf_i+0x24>
 80094b2:	e0ba      	b.n	800962a <_printf_i+0x19a>
 80094b4:	497a      	ldr	r1, [pc, #488]	@ (80096a0 <_printf_i+0x210>)
 80094b6:	9104      	str	r1, [sp, #16]
 80094b8:	2a58      	cmp	r2, #88	@ 0x58
 80094ba:	d100      	bne.n	80094be <_printf_i+0x2e>
 80094bc:	e08e      	b.n	80095dc <_printf_i+0x14c>
 80094be:	0025      	movs	r5, r4
 80094c0:	3542      	adds	r5, #66	@ 0x42
 80094c2:	702a      	strb	r2, [r5, #0]
 80094c4:	e022      	b.n	800950c <_printf_i+0x7c>
 80094c6:	0010      	movs	r0, r2
 80094c8:	3863      	subs	r0, #99	@ 0x63
 80094ca:	2815      	cmp	r0, #21
 80094cc:	d8f7      	bhi.n	80094be <_printf_i+0x2e>
 80094ce:	f7f6 fe2d 	bl	800012c <__gnu_thumb1_case_shi>
 80094d2:	0016      	.short	0x0016
 80094d4:	fff6001f 	.word	0xfff6001f
 80094d8:	fff6fff6 	.word	0xfff6fff6
 80094dc:	001ffff6 	.word	0x001ffff6
 80094e0:	fff6fff6 	.word	0xfff6fff6
 80094e4:	fff6fff6 	.word	0xfff6fff6
 80094e8:	0036009f 	.word	0x0036009f
 80094ec:	fff6007e 	.word	0xfff6007e
 80094f0:	00b0fff6 	.word	0x00b0fff6
 80094f4:	0036fff6 	.word	0x0036fff6
 80094f8:	fff6fff6 	.word	0xfff6fff6
 80094fc:	0082      	.short	0x0082
 80094fe:	0025      	movs	r5, r4
 8009500:	681a      	ldr	r2, [r3, #0]
 8009502:	3542      	adds	r5, #66	@ 0x42
 8009504:	1d11      	adds	r1, r2, #4
 8009506:	6019      	str	r1, [r3, #0]
 8009508:	6813      	ldr	r3, [r2, #0]
 800950a:	702b      	strb	r3, [r5, #0]
 800950c:	2301      	movs	r3, #1
 800950e:	e09e      	b.n	800964e <_printf_i+0x1be>
 8009510:	6818      	ldr	r0, [r3, #0]
 8009512:	6809      	ldr	r1, [r1, #0]
 8009514:	1d02      	adds	r2, r0, #4
 8009516:	060d      	lsls	r5, r1, #24
 8009518:	d50b      	bpl.n	8009532 <_printf_i+0xa2>
 800951a:	6806      	ldr	r6, [r0, #0]
 800951c:	601a      	str	r2, [r3, #0]
 800951e:	2e00      	cmp	r6, #0
 8009520:	da03      	bge.n	800952a <_printf_i+0x9a>
 8009522:	232d      	movs	r3, #45	@ 0x2d
 8009524:	9a03      	ldr	r2, [sp, #12]
 8009526:	4276      	negs	r6, r6
 8009528:	7013      	strb	r3, [r2, #0]
 800952a:	4b5d      	ldr	r3, [pc, #372]	@ (80096a0 <_printf_i+0x210>)
 800952c:	270a      	movs	r7, #10
 800952e:	9304      	str	r3, [sp, #16]
 8009530:	e018      	b.n	8009564 <_printf_i+0xd4>
 8009532:	6806      	ldr	r6, [r0, #0]
 8009534:	601a      	str	r2, [r3, #0]
 8009536:	0649      	lsls	r1, r1, #25
 8009538:	d5f1      	bpl.n	800951e <_printf_i+0x8e>
 800953a:	b236      	sxth	r6, r6
 800953c:	e7ef      	b.n	800951e <_printf_i+0x8e>
 800953e:	6808      	ldr	r0, [r1, #0]
 8009540:	6819      	ldr	r1, [r3, #0]
 8009542:	c940      	ldmia	r1!, {r6}
 8009544:	0605      	lsls	r5, r0, #24
 8009546:	d402      	bmi.n	800954e <_printf_i+0xbe>
 8009548:	0640      	lsls	r0, r0, #25
 800954a:	d500      	bpl.n	800954e <_printf_i+0xbe>
 800954c:	b2b6      	uxth	r6, r6
 800954e:	6019      	str	r1, [r3, #0]
 8009550:	4b53      	ldr	r3, [pc, #332]	@ (80096a0 <_printf_i+0x210>)
 8009552:	270a      	movs	r7, #10
 8009554:	9304      	str	r3, [sp, #16]
 8009556:	2a6f      	cmp	r2, #111	@ 0x6f
 8009558:	d100      	bne.n	800955c <_printf_i+0xcc>
 800955a:	3f02      	subs	r7, #2
 800955c:	0023      	movs	r3, r4
 800955e:	2200      	movs	r2, #0
 8009560:	3343      	adds	r3, #67	@ 0x43
 8009562:	701a      	strb	r2, [r3, #0]
 8009564:	6863      	ldr	r3, [r4, #4]
 8009566:	60a3      	str	r3, [r4, #8]
 8009568:	2b00      	cmp	r3, #0
 800956a:	db06      	blt.n	800957a <_printf_i+0xea>
 800956c:	2104      	movs	r1, #4
 800956e:	6822      	ldr	r2, [r4, #0]
 8009570:	9d03      	ldr	r5, [sp, #12]
 8009572:	438a      	bics	r2, r1
 8009574:	6022      	str	r2, [r4, #0]
 8009576:	4333      	orrs	r3, r6
 8009578:	d00c      	beq.n	8009594 <_printf_i+0x104>
 800957a:	9d03      	ldr	r5, [sp, #12]
 800957c:	0030      	movs	r0, r6
 800957e:	0039      	movs	r1, r7
 8009580:	f7f6 fe64 	bl	800024c <__aeabi_uidivmod>
 8009584:	9b04      	ldr	r3, [sp, #16]
 8009586:	3d01      	subs	r5, #1
 8009588:	5c5b      	ldrb	r3, [r3, r1]
 800958a:	702b      	strb	r3, [r5, #0]
 800958c:	0033      	movs	r3, r6
 800958e:	0006      	movs	r6, r0
 8009590:	429f      	cmp	r7, r3
 8009592:	d9f3      	bls.n	800957c <_printf_i+0xec>
 8009594:	2f08      	cmp	r7, #8
 8009596:	d109      	bne.n	80095ac <_printf_i+0x11c>
 8009598:	6823      	ldr	r3, [r4, #0]
 800959a:	07db      	lsls	r3, r3, #31
 800959c:	d506      	bpl.n	80095ac <_printf_i+0x11c>
 800959e:	6862      	ldr	r2, [r4, #4]
 80095a0:	6923      	ldr	r3, [r4, #16]
 80095a2:	429a      	cmp	r2, r3
 80095a4:	dc02      	bgt.n	80095ac <_printf_i+0x11c>
 80095a6:	2330      	movs	r3, #48	@ 0x30
 80095a8:	3d01      	subs	r5, #1
 80095aa:	702b      	strb	r3, [r5, #0]
 80095ac:	9b03      	ldr	r3, [sp, #12]
 80095ae:	1b5b      	subs	r3, r3, r5
 80095b0:	6123      	str	r3, [r4, #16]
 80095b2:	9b07      	ldr	r3, [sp, #28]
 80095b4:	0021      	movs	r1, r4
 80095b6:	9300      	str	r3, [sp, #0]
 80095b8:	9805      	ldr	r0, [sp, #20]
 80095ba:	9b06      	ldr	r3, [sp, #24]
 80095bc:	aa09      	add	r2, sp, #36	@ 0x24
 80095be:	f7ff fef7 	bl	80093b0 <_printf_common>
 80095c2:	3001      	adds	r0, #1
 80095c4:	d148      	bne.n	8009658 <_printf_i+0x1c8>
 80095c6:	2001      	movs	r0, #1
 80095c8:	4240      	negs	r0, r0
 80095ca:	b00b      	add	sp, #44	@ 0x2c
 80095cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095ce:	2220      	movs	r2, #32
 80095d0:	6809      	ldr	r1, [r1, #0]
 80095d2:	430a      	orrs	r2, r1
 80095d4:	6022      	str	r2, [r4, #0]
 80095d6:	2278      	movs	r2, #120	@ 0x78
 80095d8:	4932      	ldr	r1, [pc, #200]	@ (80096a4 <_printf_i+0x214>)
 80095da:	9104      	str	r1, [sp, #16]
 80095dc:	0021      	movs	r1, r4
 80095de:	3145      	adds	r1, #69	@ 0x45
 80095e0:	700a      	strb	r2, [r1, #0]
 80095e2:	6819      	ldr	r1, [r3, #0]
 80095e4:	6822      	ldr	r2, [r4, #0]
 80095e6:	c940      	ldmia	r1!, {r6}
 80095e8:	0610      	lsls	r0, r2, #24
 80095ea:	d402      	bmi.n	80095f2 <_printf_i+0x162>
 80095ec:	0650      	lsls	r0, r2, #25
 80095ee:	d500      	bpl.n	80095f2 <_printf_i+0x162>
 80095f0:	b2b6      	uxth	r6, r6
 80095f2:	6019      	str	r1, [r3, #0]
 80095f4:	07d3      	lsls	r3, r2, #31
 80095f6:	d502      	bpl.n	80095fe <_printf_i+0x16e>
 80095f8:	2320      	movs	r3, #32
 80095fa:	4313      	orrs	r3, r2
 80095fc:	6023      	str	r3, [r4, #0]
 80095fe:	2e00      	cmp	r6, #0
 8009600:	d001      	beq.n	8009606 <_printf_i+0x176>
 8009602:	2710      	movs	r7, #16
 8009604:	e7aa      	b.n	800955c <_printf_i+0xcc>
 8009606:	2220      	movs	r2, #32
 8009608:	6823      	ldr	r3, [r4, #0]
 800960a:	4393      	bics	r3, r2
 800960c:	6023      	str	r3, [r4, #0]
 800960e:	e7f8      	b.n	8009602 <_printf_i+0x172>
 8009610:	681a      	ldr	r2, [r3, #0]
 8009612:	680d      	ldr	r5, [r1, #0]
 8009614:	1d10      	adds	r0, r2, #4
 8009616:	6949      	ldr	r1, [r1, #20]
 8009618:	6018      	str	r0, [r3, #0]
 800961a:	6813      	ldr	r3, [r2, #0]
 800961c:	062e      	lsls	r6, r5, #24
 800961e:	d501      	bpl.n	8009624 <_printf_i+0x194>
 8009620:	6019      	str	r1, [r3, #0]
 8009622:	e002      	b.n	800962a <_printf_i+0x19a>
 8009624:	066d      	lsls	r5, r5, #25
 8009626:	d5fb      	bpl.n	8009620 <_printf_i+0x190>
 8009628:	8019      	strh	r1, [r3, #0]
 800962a:	2300      	movs	r3, #0
 800962c:	9d03      	ldr	r5, [sp, #12]
 800962e:	6123      	str	r3, [r4, #16]
 8009630:	e7bf      	b.n	80095b2 <_printf_i+0x122>
 8009632:	681a      	ldr	r2, [r3, #0]
 8009634:	1d11      	adds	r1, r2, #4
 8009636:	6019      	str	r1, [r3, #0]
 8009638:	6815      	ldr	r5, [r2, #0]
 800963a:	2100      	movs	r1, #0
 800963c:	0028      	movs	r0, r5
 800963e:	6862      	ldr	r2, [r4, #4]
 8009640:	f000 fa13 	bl	8009a6a <memchr>
 8009644:	2800      	cmp	r0, #0
 8009646:	d001      	beq.n	800964c <_printf_i+0x1bc>
 8009648:	1b40      	subs	r0, r0, r5
 800964a:	6060      	str	r0, [r4, #4]
 800964c:	6863      	ldr	r3, [r4, #4]
 800964e:	6123      	str	r3, [r4, #16]
 8009650:	2300      	movs	r3, #0
 8009652:	9a03      	ldr	r2, [sp, #12]
 8009654:	7013      	strb	r3, [r2, #0]
 8009656:	e7ac      	b.n	80095b2 <_printf_i+0x122>
 8009658:	002a      	movs	r2, r5
 800965a:	6923      	ldr	r3, [r4, #16]
 800965c:	9906      	ldr	r1, [sp, #24]
 800965e:	9805      	ldr	r0, [sp, #20]
 8009660:	9d07      	ldr	r5, [sp, #28]
 8009662:	47a8      	blx	r5
 8009664:	3001      	adds	r0, #1
 8009666:	d0ae      	beq.n	80095c6 <_printf_i+0x136>
 8009668:	6823      	ldr	r3, [r4, #0]
 800966a:	079b      	lsls	r3, r3, #30
 800966c:	d415      	bmi.n	800969a <_printf_i+0x20a>
 800966e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009670:	68e0      	ldr	r0, [r4, #12]
 8009672:	4298      	cmp	r0, r3
 8009674:	daa9      	bge.n	80095ca <_printf_i+0x13a>
 8009676:	0018      	movs	r0, r3
 8009678:	e7a7      	b.n	80095ca <_printf_i+0x13a>
 800967a:	0022      	movs	r2, r4
 800967c:	2301      	movs	r3, #1
 800967e:	9906      	ldr	r1, [sp, #24]
 8009680:	9805      	ldr	r0, [sp, #20]
 8009682:	9e07      	ldr	r6, [sp, #28]
 8009684:	3219      	adds	r2, #25
 8009686:	47b0      	blx	r6
 8009688:	3001      	adds	r0, #1
 800968a:	d09c      	beq.n	80095c6 <_printf_i+0x136>
 800968c:	3501      	adds	r5, #1
 800968e:	68e3      	ldr	r3, [r4, #12]
 8009690:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009692:	1a9b      	subs	r3, r3, r2
 8009694:	42ab      	cmp	r3, r5
 8009696:	dcf0      	bgt.n	800967a <_printf_i+0x1ea>
 8009698:	e7e9      	b.n	800966e <_printf_i+0x1de>
 800969a:	2500      	movs	r5, #0
 800969c:	e7f7      	b.n	800968e <_printf_i+0x1fe>
 800969e:	46c0      	nop			@ (mov r8, r8)
 80096a0:	0800ca82 	.word	0x0800ca82
 80096a4:	0800ca93 	.word	0x0800ca93

080096a8 <std>:
 80096a8:	2300      	movs	r3, #0
 80096aa:	b510      	push	{r4, lr}
 80096ac:	0004      	movs	r4, r0
 80096ae:	6003      	str	r3, [r0, #0]
 80096b0:	6043      	str	r3, [r0, #4]
 80096b2:	6083      	str	r3, [r0, #8]
 80096b4:	8181      	strh	r1, [r0, #12]
 80096b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80096b8:	81c2      	strh	r2, [r0, #14]
 80096ba:	6103      	str	r3, [r0, #16]
 80096bc:	6143      	str	r3, [r0, #20]
 80096be:	6183      	str	r3, [r0, #24]
 80096c0:	0019      	movs	r1, r3
 80096c2:	2208      	movs	r2, #8
 80096c4:	305c      	adds	r0, #92	@ 0x5c
 80096c6:	f000 f935 	bl	8009934 <memset>
 80096ca:	4b0b      	ldr	r3, [pc, #44]	@ (80096f8 <std+0x50>)
 80096cc:	6224      	str	r4, [r4, #32]
 80096ce:	6263      	str	r3, [r4, #36]	@ 0x24
 80096d0:	4b0a      	ldr	r3, [pc, #40]	@ (80096fc <std+0x54>)
 80096d2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80096d4:	4b0a      	ldr	r3, [pc, #40]	@ (8009700 <std+0x58>)
 80096d6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80096d8:	4b0a      	ldr	r3, [pc, #40]	@ (8009704 <std+0x5c>)
 80096da:	6323      	str	r3, [r4, #48]	@ 0x30
 80096dc:	4b0a      	ldr	r3, [pc, #40]	@ (8009708 <std+0x60>)
 80096de:	429c      	cmp	r4, r3
 80096e0:	d005      	beq.n	80096ee <std+0x46>
 80096e2:	4b0a      	ldr	r3, [pc, #40]	@ (800970c <std+0x64>)
 80096e4:	429c      	cmp	r4, r3
 80096e6:	d002      	beq.n	80096ee <std+0x46>
 80096e8:	4b09      	ldr	r3, [pc, #36]	@ (8009710 <std+0x68>)
 80096ea:	429c      	cmp	r4, r3
 80096ec:	d103      	bne.n	80096f6 <std+0x4e>
 80096ee:	0020      	movs	r0, r4
 80096f0:	3058      	adds	r0, #88	@ 0x58
 80096f2:	f000 f9b7 	bl	8009a64 <__retarget_lock_init_recursive>
 80096f6:	bd10      	pop	{r4, pc}
 80096f8:	0800989d 	.word	0x0800989d
 80096fc:	080098c5 	.word	0x080098c5
 8009700:	080098fd 	.word	0x080098fd
 8009704:	08009929 	.word	0x08009929
 8009708:	200003f0 	.word	0x200003f0
 800970c:	20000458 	.word	0x20000458
 8009710:	200004c0 	.word	0x200004c0

08009714 <stdio_exit_handler>:
 8009714:	b510      	push	{r4, lr}
 8009716:	4a03      	ldr	r2, [pc, #12]	@ (8009724 <stdio_exit_handler+0x10>)
 8009718:	4903      	ldr	r1, [pc, #12]	@ (8009728 <stdio_exit_handler+0x14>)
 800971a:	4804      	ldr	r0, [pc, #16]	@ (800972c <stdio_exit_handler+0x18>)
 800971c:	f000 f86c 	bl	80097f8 <_fwalk_sglue>
 8009720:	bd10      	pop	{r4, pc}
 8009722:	46c0      	nop			@ (mov r8, r8)
 8009724:	2000000c 	.word	0x2000000c
 8009728:	0800b489 	.word	0x0800b489
 800972c:	2000001c 	.word	0x2000001c

08009730 <cleanup_stdio>:
 8009730:	6841      	ldr	r1, [r0, #4]
 8009732:	4b0b      	ldr	r3, [pc, #44]	@ (8009760 <cleanup_stdio+0x30>)
 8009734:	b510      	push	{r4, lr}
 8009736:	0004      	movs	r4, r0
 8009738:	4299      	cmp	r1, r3
 800973a:	d001      	beq.n	8009740 <cleanup_stdio+0x10>
 800973c:	f001 fea4 	bl	800b488 <_fflush_r>
 8009740:	68a1      	ldr	r1, [r4, #8]
 8009742:	4b08      	ldr	r3, [pc, #32]	@ (8009764 <cleanup_stdio+0x34>)
 8009744:	4299      	cmp	r1, r3
 8009746:	d002      	beq.n	800974e <cleanup_stdio+0x1e>
 8009748:	0020      	movs	r0, r4
 800974a:	f001 fe9d 	bl	800b488 <_fflush_r>
 800974e:	68e1      	ldr	r1, [r4, #12]
 8009750:	4b05      	ldr	r3, [pc, #20]	@ (8009768 <cleanup_stdio+0x38>)
 8009752:	4299      	cmp	r1, r3
 8009754:	d002      	beq.n	800975c <cleanup_stdio+0x2c>
 8009756:	0020      	movs	r0, r4
 8009758:	f001 fe96 	bl	800b488 <_fflush_r>
 800975c:	bd10      	pop	{r4, pc}
 800975e:	46c0      	nop			@ (mov r8, r8)
 8009760:	200003f0 	.word	0x200003f0
 8009764:	20000458 	.word	0x20000458
 8009768:	200004c0 	.word	0x200004c0

0800976c <global_stdio_init.part.0>:
 800976c:	b510      	push	{r4, lr}
 800976e:	4b09      	ldr	r3, [pc, #36]	@ (8009794 <global_stdio_init.part.0+0x28>)
 8009770:	4a09      	ldr	r2, [pc, #36]	@ (8009798 <global_stdio_init.part.0+0x2c>)
 8009772:	2104      	movs	r1, #4
 8009774:	601a      	str	r2, [r3, #0]
 8009776:	4809      	ldr	r0, [pc, #36]	@ (800979c <global_stdio_init.part.0+0x30>)
 8009778:	2200      	movs	r2, #0
 800977a:	f7ff ff95 	bl	80096a8 <std>
 800977e:	2201      	movs	r2, #1
 8009780:	2109      	movs	r1, #9
 8009782:	4807      	ldr	r0, [pc, #28]	@ (80097a0 <global_stdio_init.part.0+0x34>)
 8009784:	f7ff ff90 	bl	80096a8 <std>
 8009788:	2202      	movs	r2, #2
 800978a:	2112      	movs	r1, #18
 800978c:	4805      	ldr	r0, [pc, #20]	@ (80097a4 <global_stdio_init.part.0+0x38>)
 800978e:	f7ff ff8b 	bl	80096a8 <std>
 8009792:	bd10      	pop	{r4, pc}
 8009794:	20000528 	.word	0x20000528
 8009798:	08009715 	.word	0x08009715
 800979c:	200003f0 	.word	0x200003f0
 80097a0:	20000458 	.word	0x20000458
 80097a4:	200004c0 	.word	0x200004c0

080097a8 <__sfp_lock_acquire>:
 80097a8:	b510      	push	{r4, lr}
 80097aa:	4802      	ldr	r0, [pc, #8]	@ (80097b4 <__sfp_lock_acquire+0xc>)
 80097ac:	f000 f95b 	bl	8009a66 <__retarget_lock_acquire_recursive>
 80097b0:	bd10      	pop	{r4, pc}
 80097b2:	46c0      	nop			@ (mov r8, r8)
 80097b4:	20000531 	.word	0x20000531

080097b8 <__sfp_lock_release>:
 80097b8:	b510      	push	{r4, lr}
 80097ba:	4802      	ldr	r0, [pc, #8]	@ (80097c4 <__sfp_lock_release+0xc>)
 80097bc:	f000 f954 	bl	8009a68 <__retarget_lock_release_recursive>
 80097c0:	bd10      	pop	{r4, pc}
 80097c2:	46c0      	nop			@ (mov r8, r8)
 80097c4:	20000531 	.word	0x20000531

080097c8 <__sinit>:
 80097c8:	b510      	push	{r4, lr}
 80097ca:	0004      	movs	r4, r0
 80097cc:	f7ff ffec 	bl	80097a8 <__sfp_lock_acquire>
 80097d0:	6a23      	ldr	r3, [r4, #32]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d002      	beq.n	80097dc <__sinit+0x14>
 80097d6:	f7ff ffef 	bl	80097b8 <__sfp_lock_release>
 80097da:	bd10      	pop	{r4, pc}
 80097dc:	4b04      	ldr	r3, [pc, #16]	@ (80097f0 <__sinit+0x28>)
 80097de:	6223      	str	r3, [r4, #32]
 80097e0:	4b04      	ldr	r3, [pc, #16]	@ (80097f4 <__sinit+0x2c>)
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d1f6      	bne.n	80097d6 <__sinit+0xe>
 80097e8:	f7ff ffc0 	bl	800976c <global_stdio_init.part.0>
 80097ec:	e7f3      	b.n	80097d6 <__sinit+0xe>
 80097ee:	46c0      	nop			@ (mov r8, r8)
 80097f0:	08009731 	.word	0x08009731
 80097f4:	20000528 	.word	0x20000528

080097f8 <_fwalk_sglue>:
 80097f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80097fa:	0014      	movs	r4, r2
 80097fc:	2600      	movs	r6, #0
 80097fe:	9000      	str	r0, [sp, #0]
 8009800:	9101      	str	r1, [sp, #4]
 8009802:	68a5      	ldr	r5, [r4, #8]
 8009804:	6867      	ldr	r7, [r4, #4]
 8009806:	3f01      	subs	r7, #1
 8009808:	d504      	bpl.n	8009814 <_fwalk_sglue+0x1c>
 800980a:	6824      	ldr	r4, [r4, #0]
 800980c:	2c00      	cmp	r4, #0
 800980e:	d1f8      	bne.n	8009802 <_fwalk_sglue+0xa>
 8009810:	0030      	movs	r0, r6
 8009812:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009814:	89ab      	ldrh	r3, [r5, #12]
 8009816:	2b01      	cmp	r3, #1
 8009818:	d908      	bls.n	800982c <_fwalk_sglue+0x34>
 800981a:	220e      	movs	r2, #14
 800981c:	5eab      	ldrsh	r3, [r5, r2]
 800981e:	3301      	adds	r3, #1
 8009820:	d004      	beq.n	800982c <_fwalk_sglue+0x34>
 8009822:	0029      	movs	r1, r5
 8009824:	9800      	ldr	r0, [sp, #0]
 8009826:	9b01      	ldr	r3, [sp, #4]
 8009828:	4798      	blx	r3
 800982a:	4306      	orrs	r6, r0
 800982c:	3568      	adds	r5, #104	@ 0x68
 800982e:	e7ea      	b.n	8009806 <_fwalk_sglue+0xe>

08009830 <sniprintf>:
 8009830:	b40c      	push	{r2, r3}
 8009832:	b530      	push	{r4, r5, lr}
 8009834:	4b18      	ldr	r3, [pc, #96]	@ (8009898 <sniprintf+0x68>)
 8009836:	000c      	movs	r4, r1
 8009838:	681d      	ldr	r5, [r3, #0]
 800983a:	b09d      	sub	sp, #116	@ 0x74
 800983c:	2900      	cmp	r1, #0
 800983e:	da08      	bge.n	8009852 <sniprintf+0x22>
 8009840:	238b      	movs	r3, #139	@ 0x8b
 8009842:	2001      	movs	r0, #1
 8009844:	602b      	str	r3, [r5, #0]
 8009846:	4240      	negs	r0, r0
 8009848:	b01d      	add	sp, #116	@ 0x74
 800984a:	bc30      	pop	{r4, r5}
 800984c:	bc08      	pop	{r3}
 800984e:	b002      	add	sp, #8
 8009850:	4718      	bx	r3
 8009852:	2382      	movs	r3, #130	@ 0x82
 8009854:	466a      	mov	r2, sp
 8009856:	009b      	lsls	r3, r3, #2
 8009858:	8293      	strh	r3, [r2, #20]
 800985a:	2300      	movs	r3, #0
 800985c:	9002      	str	r0, [sp, #8]
 800985e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009860:	9006      	str	r0, [sp, #24]
 8009862:	4299      	cmp	r1, r3
 8009864:	d000      	beq.n	8009868 <sniprintf+0x38>
 8009866:	1e4b      	subs	r3, r1, #1
 8009868:	9304      	str	r3, [sp, #16]
 800986a:	9307      	str	r3, [sp, #28]
 800986c:	2301      	movs	r3, #1
 800986e:	466a      	mov	r2, sp
 8009870:	425b      	negs	r3, r3
 8009872:	82d3      	strh	r3, [r2, #22]
 8009874:	0028      	movs	r0, r5
 8009876:	ab21      	add	r3, sp, #132	@ 0x84
 8009878:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800987a:	a902      	add	r1, sp, #8
 800987c:	9301      	str	r3, [sp, #4]
 800987e:	f001 fc7f 	bl	800b180 <_svfiprintf_r>
 8009882:	1c43      	adds	r3, r0, #1
 8009884:	da01      	bge.n	800988a <sniprintf+0x5a>
 8009886:	238b      	movs	r3, #139	@ 0x8b
 8009888:	602b      	str	r3, [r5, #0]
 800988a:	2c00      	cmp	r4, #0
 800988c:	d0dc      	beq.n	8009848 <sniprintf+0x18>
 800988e:	2200      	movs	r2, #0
 8009890:	9b02      	ldr	r3, [sp, #8]
 8009892:	701a      	strb	r2, [r3, #0]
 8009894:	e7d8      	b.n	8009848 <sniprintf+0x18>
 8009896:	46c0      	nop			@ (mov r8, r8)
 8009898:	20000018 	.word	0x20000018

0800989c <__sread>:
 800989c:	b570      	push	{r4, r5, r6, lr}
 800989e:	000c      	movs	r4, r1
 80098a0:	250e      	movs	r5, #14
 80098a2:	5f49      	ldrsh	r1, [r1, r5]
 80098a4:	f000 f88c 	bl	80099c0 <_read_r>
 80098a8:	2800      	cmp	r0, #0
 80098aa:	db03      	blt.n	80098b4 <__sread+0x18>
 80098ac:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80098ae:	181b      	adds	r3, r3, r0
 80098b0:	6563      	str	r3, [r4, #84]	@ 0x54
 80098b2:	bd70      	pop	{r4, r5, r6, pc}
 80098b4:	89a3      	ldrh	r3, [r4, #12]
 80098b6:	4a02      	ldr	r2, [pc, #8]	@ (80098c0 <__sread+0x24>)
 80098b8:	4013      	ands	r3, r2
 80098ba:	81a3      	strh	r3, [r4, #12]
 80098bc:	e7f9      	b.n	80098b2 <__sread+0x16>
 80098be:	46c0      	nop			@ (mov r8, r8)
 80098c0:	ffffefff 	.word	0xffffefff

080098c4 <__swrite>:
 80098c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098c6:	001f      	movs	r7, r3
 80098c8:	898b      	ldrh	r3, [r1, #12]
 80098ca:	0005      	movs	r5, r0
 80098cc:	000c      	movs	r4, r1
 80098ce:	0016      	movs	r6, r2
 80098d0:	05db      	lsls	r3, r3, #23
 80098d2:	d505      	bpl.n	80098e0 <__swrite+0x1c>
 80098d4:	230e      	movs	r3, #14
 80098d6:	5ec9      	ldrsh	r1, [r1, r3]
 80098d8:	2200      	movs	r2, #0
 80098da:	2302      	movs	r3, #2
 80098dc:	f000 f85c 	bl	8009998 <_lseek_r>
 80098e0:	89a3      	ldrh	r3, [r4, #12]
 80098e2:	4a05      	ldr	r2, [pc, #20]	@ (80098f8 <__swrite+0x34>)
 80098e4:	0028      	movs	r0, r5
 80098e6:	4013      	ands	r3, r2
 80098e8:	81a3      	strh	r3, [r4, #12]
 80098ea:	0032      	movs	r2, r6
 80098ec:	230e      	movs	r3, #14
 80098ee:	5ee1      	ldrsh	r1, [r4, r3]
 80098f0:	003b      	movs	r3, r7
 80098f2:	f000 f879 	bl	80099e8 <_write_r>
 80098f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80098f8:	ffffefff 	.word	0xffffefff

080098fc <__sseek>:
 80098fc:	b570      	push	{r4, r5, r6, lr}
 80098fe:	000c      	movs	r4, r1
 8009900:	250e      	movs	r5, #14
 8009902:	5f49      	ldrsh	r1, [r1, r5]
 8009904:	f000 f848 	bl	8009998 <_lseek_r>
 8009908:	89a3      	ldrh	r3, [r4, #12]
 800990a:	1c42      	adds	r2, r0, #1
 800990c:	d103      	bne.n	8009916 <__sseek+0x1a>
 800990e:	4a05      	ldr	r2, [pc, #20]	@ (8009924 <__sseek+0x28>)
 8009910:	4013      	ands	r3, r2
 8009912:	81a3      	strh	r3, [r4, #12]
 8009914:	bd70      	pop	{r4, r5, r6, pc}
 8009916:	2280      	movs	r2, #128	@ 0x80
 8009918:	0152      	lsls	r2, r2, #5
 800991a:	4313      	orrs	r3, r2
 800991c:	81a3      	strh	r3, [r4, #12]
 800991e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009920:	e7f8      	b.n	8009914 <__sseek+0x18>
 8009922:	46c0      	nop			@ (mov r8, r8)
 8009924:	ffffefff 	.word	0xffffefff

08009928 <__sclose>:
 8009928:	b510      	push	{r4, lr}
 800992a:	230e      	movs	r3, #14
 800992c:	5ec9      	ldrsh	r1, [r1, r3]
 800992e:	f000 f821 	bl	8009974 <_close_r>
 8009932:	bd10      	pop	{r4, pc}

08009934 <memset>:
 8009934:	0003      	movs	r3, r0
 8009936:	1882      	adds	r2, r0, r2
 8009938:	4293      	cmp	r3, r2
 800993a:	d100      	bne.n	800993e <memset+0xa>
 800993c:	4770      	bx	lr
 800993e:	7019      	strb	r1, [r3, #0]
 8009940:	3301      	adds	r3, #1
 8009942:	e7f9      	b.n	8009938 <memset+0x4>

08009944 <strncpy>:
 8009944:	0003      	movs	r3, r0
 8009946:	b530      	push	{r4, r5, lr}
 8009948:	001d      	movs	r5, r3
 800994a:	2a00      	cmp	r2, #0
 800994c:	d006      	beq.n	800995c <strncpy+0x18>
 800994e:	780c      	ldrb	r4, [r1, #0]
 8009950:	3a01      	subs	r2, #1
 8009952:	3301      	adds	r3, #1
 8009954:	702c      	strb	r4, [r5, #0]
 8009956:	3101      	adds	r1, #1
 8009958:	2c00      	cmp	r4, #0
 800995a:	d1f5      	bne.n	8009948 <strncpy+0x4>
 800995c:	2100      	movs	r1, #0
 800995e:	189a      	adds	r2, r3, r2
 8009960:	4293      	cmp	r3, r2
 8009962:	d100      	bne.n	8009966 <strncpy+0x22>
 8009964:	bd30      	pop	{r4, r5, pc}
 8009966:	7019      	strb	r1, [r3, #0]
 8009968:	3301      	adds	r3, #1
 800996a:	e7f9      	b.n	8009960 <strncpy+0x1c>

0800996c <_localeconv_r>:
 800996c:	4800      	ldr	r0, [pc, #0]	@ (8009970 <_localeconv_r+0x4>)
 800996e:	4770      	bx	lr
 8009970:	20000158 	.word	0x20000158

08009974 <_close_r>:
 8009974:	2300      	movs	r3, #0
 8009976:	b570      	push	{r4, r5, r6, lr}
 8009978:	4d06      	ldr	r5, [pc, #24]	@ (8009994 <_close_r+0x20>)
 800997a:	0004      	movs	r4, r0
 800997c:	0008      	movs	r0, r1
 800997e:	602b      	str	r3, [r5, #0]
 8009980:	f7fb fa56 	bl	8004e30 <_close>
 8009984:	1c43      	adds	r3, r0, #1
 8009986:	d103      	bne.n	8009990 <_close_r+0x1c>
 8009988:	682b      	ldr	r3, [r5, #0]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d000      	beq.n	8009990 <_close_r+0x1c>
 800998e:	6023      	str	r3, [r4, #0]
 8009990:	bd70      	pop	{r4, r5, r6, pc}
 8009992:	46c0      	nop			@ (mov r8, r8)
 8009994:	2000052c 	.word	0x2000052c

08009998 <_lseek_r>:
 8009998:	b570      	push	{r4, r5, r6, lr}
 800999a:	0004      	movs	r4, r0
 800999c:	0008      	movs	r0, r1
 800999e:	0011      	movs	r1, r2
 80099a0:	001a      	movs	r2, r3
 80099a2:	2300      	movs	r3, #0
 80099a4:	4d05      	ldr	r5, [pc, #20]	@ (80099bc <_lseek_r+0x24>)
 80099a6:	602b      	str	r3, [r5, #0]
 80099a8:	f7fb fa63 	bl	8004e72 <_lseek>
 80099ac:	1c43      	adds	r3, r0, #1
 80099ae:	d103      	bne.n	80099b8 <_lseek_r+0x20>
 80099b0:	682b      	ldr	r3, [r5, #0]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d000      	beq.n	80099b8 <_lseek_r+0x20>
 80099b6:	6023      	str	r3, [r4, #0]
 80099b8:	bd70      	pop	{r4, r5, r6, pc}
 80099ba:	46c0      	nop			@ (mov r8, r8)
 80099bc:	2000052c 	.word	0x2000052c

080099c0 <_read_r>:
 80099c0:	b570      	push	{r4, r5, r6, lr}
 80099c2:	0004      	movs	r4, r0
 80099c4:	0008      	movs	r0, r1
 80099c6:	0011      	movs	r1, r2
 80099c8:	001a      	movs	r2, r3
 80099ca:	2300      	movs	r3, #0
 80099cc:	4d05      	ldr	r5, [pc, #20]	@ (80099e4 <_read_r+0x24>)
 80099ce:	602b      	str	r3, [r5, #0]
 80099d0:	f7fb f9f5 	bl	8004dbe <_read>
 80099d4:	1c43      	adds	r3, r0, #1
 80099d6:	d103      	bne.n	80099e0 <_read_r+0x20>
 80099d8:	682b      	ldr	r3, [r5, #0]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d000      	beq.n	80099e0 <_read_r+0x20>
 80099de:	6023      	str	r3, [r4, #0]
 80099e0:	bd70      	pop	{r4, r5, r6, pc}
 80099e2:	46c0      	nop			@ (mov r8, r8)
 80099e4:	2000052c 	.word	0x2000052c

080099e8 <_write_r>:
 80099e8:	b570      	push	{r4, r5, r6, lr}
 80099ea:	0004      	movs	r4, r0
 80099ec:	0008      	movs	r0, r1
 80099ee:	0011      	movs	r1, r2
 80099f0:	001a      	movs	r2, r3
 80099f2:	2300      	movs	r3, #0
 80099f4:	4d05      	ldr	r5, [pc, #20]	@ (8009a0c <_write_r+0x24>)
 80099f6:	602b      	str	r3, [r5, #0]
 80099f8:	f7fb f9fe 	bl	8004df8 <_write>
 80099fc:	1c43      	adds	r3, r0, #1
 80099fe:	d103      	bne.n	8009a08 <_write_r+0x20>
 8009a00:	682b      	ldr	r3, [r5, #0]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d000      	beq.n	8009a08 <_write_r+0x20>
 8009a06:	6023      	str	r3, [r4, #0]
 8009a08:	bd70      	pop	{r4, r5, r6, pc}
 8009a0a:	46c0      	nop			@ (mov r8, r8)
 8009a0c:	2000052c 	.word	0x2000052c

08009a10 <__errno>:
 8009a10:	4b01      	ldr	r3, [pc, #4]	@ (8009a18 <__errno+0x8>)
 8009a12:	6818      	ldr	r0, [r3, #0]
 8009a14:	4770      	bx	lr
 8009a16:	46c0      	nop			@ (mov r8, r8)
 8009a18:	20000018 	.word	0x20000018

08009a1c <__libc_init_array>:
 8009a1c:	b570      	push	{r4, r5, r6, lr}
 8009a1e:	2600      	movs	r6, #0
 8009a20:	4c0c      	ldr	r4, [pc, #48]	@ (8009a54 <__libc_init_array+0x38>)
 8009a22:	4d0d      	ldr	r5, [pc, #52]	@ (8009a58 <__libc_init_array+0x3c>)
 8009a24:	1b64      	subs	r4, r4, r5
 8009a26:	10a4      	asrs	r4, r4, #2
 8009a28:	42a6      	cmp	r6, r4
 8009a2a:	d109      	bne.n	8009a40 <__libc_init_array+0x24>
 8009a2c:	2600      	movs	r6, #0
 8009a2e:	f002 ff09 	bl	800c844 <_init>
 8009a32:	4c0a      	ldr	r4, [pc, #40]	@ (8009a5c <__libc_init_array+0x40>)
 8009a34:	4d0a      	ldr	r5, [pc, #40]	@ (8009a60 <__libc_init_array+0x44>)
 8009a36:	1b64      	subs	r4, r4, r5
 8009a38:	10a4      	asrs	r4, r4, #2
 8009a3a:	42a6      	cmp	r6, r4
 8009a3c:	d105      	bne.n	8009a4a <__libc_init_array+0x2e>
 8009a3e:	bd70      	pop	{r4, r5, r6, pc}
 8009a40:	00b3      	lsls	r3, r6, #2
 8009a42:	58eb      	ldr	r3, [r5, r3]
 8009a44:	4798      	blx	r3
 8009a46:	3601      	adds	r6, #1
 8009a48:	e7ee      	b.n	8009a28 <__libc_init_array+0xc>
 8009a4a:	00b3      	lsls	r3, r6, #2
 8009a4c:	58eb      	ldr	r3, [r5, r3]
 8009a4e:	4798      	blx	r3
 8009a50:	3601      	adds	r6, #1
 8009a52:	e7f2      	b.n	8009a3a <__libc_init_array+0x1e>
 8009a54:	0800ce0c 	.word	0x0800ce0c
 8009a58:	0800ce0c 	.word	0x0800ce0c
 8009a5c:	0800ce10 	.word	0x0800ce10
 8009a60:	0800ce0c 	.word	0x0800ce0c

08009a64 <__retarget_lock_init_recursive>:
 8009a64:	4770      	bx	lr

08009a66 <__retarget_lock_acquire_recursive>:
 8009a66:	4770      	bx	lr

08009a68 <__retarget_lock_release_recursive>:
 8009a68:	4770      	bx	lr

08009a6a <memchr>:
 8009a6a:	b2c9      	uxtb	r1, r1
 8009a6c:	1882      	adds	r2, r0, r2
 8009a6e:	4290      	cmp	r0, r2
 8009a70:	d101      	bne.n	8009a76 <memchr+0xc>
 8009a72:	2000      	movs	r0, #0
 8009a74:	4770      	bx	lr
 8009a76:	7803      	ldrb	r3, [r0, #0]
 8009a78:	428b      	cmp	r3, r1
 8009a7a:	d0fb      	beq.n	8009a74 <memchr+0xa>
 8009a7c:	3001      	adds	r0, #1
 8009a7e:	e7f6      	b.n	8009a6e <memchr+0x4>

08009a80 <memcpy>:
 8009a80:	2300      	movs	r3, #0
 8009a82:	b510      	push	{r4, lr}
 8009a84:	429a      	cmp	r2, r3
 8009a86:	d100      	bne.n	8009a8a <memcpy+0xa>
 8009a88:	bd10      	pop	{r4, pc}
 8009a8a:	5ccc      	ldrb	r4, [r1, r3]
 8009a8c:	54c4      	strb	r4, [r0, r3]
 8009a8e:	3301      	adds	r3, #1
 8009a90:	e7f8      	b.n	8009a84 <memcpy+0x4>

08009a92 <quorem>:
 8009a92:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a94:	6903      	ldr	r3, [r0, #16]
 8009a96:	690c      	ldr	r4, [r1, #16]
 8009a98:	b089      	sub	sp, #36	@ 0x24
 8009a9a:	9003      	str	r0, [sp, #12]
 8009a9c:	9106      	str	r1, [sp, #24]
 8009a9e:	2000      	movs	r0, #0
 8009aa0:	42a3      	cmp	r3, r4
 8009aa2:	db63      	blt.n	8009b6c <quorem+0xda>
 8009aa4:	000b      	movs	r3, r1
 8009aa6:	3c01      	subs	r4, #1
 8009aa8:	3314      	adds	r3, #20
 8009aaa:	00a5      	lsls	r5, r4, #2
 8009aac:	9304      	str	r3, [sp, #16]
 8009aae:	195b      	adds	r3, r3, r5
 8009ab0:	9305      	str	r3, [sp, #20]
 8009ab2:	9b03      	ldr	r3, [sp, #12]
 8009ab4:	3314      	adds	r3, #20
 8009ab6:	9301      	str	r3, [sp, #4]
 8009ab8:	195d      	adds	r5, r3, r5
 8009aba:	9b05      	ldr	r3, [sp, #20]
 8009abc:	682f      	ldr	r7, [r5, #0]
 8009abe:	681e      	ldr	r6, [r3, #0]
 8009ac0:	0038      	movs	r0, r7
 8009ac2:	3601      	adds	r6, #1
 8009ac4:	0031      	movs	r1, r6
 8009ac6:	f7f6 fb3b 	bl	8000140 <__udivsi3>
 8009aca:	9002      	str	r0, [sp, #8]
 8009acc:	42b7      	cmp	r7, r6
 8009ace:	d327      	bcc.n	8009b20 <quorem+0x8e>
 8009ad0:	9b04      	ldr	r3, [sp, #16]
 8009ad2:	2700      	movs	r7, #0
 8009ad4:	469c      	mov	ip, r3
 8009ad6:	9e01      	ldr	r6, [sp, #4]
 8009ad8:	9707      	str	r7, [sp, #28]
 8009ada:	4662      	mov	r2, ip
 8009adc:	ca08      	ldmia	r2!, {r3}
 8009ade:	6830      	ldr	r0, [r6, #0]
 8009ae0:	4694      	mov	ip, r2
 8009ae2:	9a02      	ldr	r2, [sp, #8]
 8009ae4:	b299      	uxth	r1, r3
 8009ae6:	4351      	muls	r1, r2
 8009ae8:	0c1b      	lsrs	r3, r3, #16
 8009aea:	4353      	muls	r3, r2
 8009aec:	19c9      	adds	r1, r1, r7
 8009aee:	0c0a      	lsrs	r2, r1, #16
 8009af0:	189b      	adds	r3, r3, r2
 8009af2:	b289      	uxth	r1, r1
 8009af4:	b282      	uxth	r2, r0
 8009af6:	1a52      	subs	r2, r2, r1
 8009af8:	9907      	ldr	r1, [sp, #28]
 8009afa:	0c1f      	lsrs	r7, r3, #16
 8009afc:	1852      	adds	r2, r2, r1
 8009afe:	0c00      	lsrs	r0, r0, #16
 8009b00:	b29b      	uxth	r3, r3
 8009b02:	1411      	asrs	r1, r2, #16
 8009b04:	1ac3      	subs	r3, r0, r3
 8009b06:	185b      	adds	r3, r3, r1
 8009b08:	1419      	asrs	r1, r3, #16
 8009b0a:	b292      	uxth	r2, r2
 8009b0c:	041b      	lsls	r3, r3, #16
 8009b0e:	431a      	orrs	r2, r3
 8009b10:	9b05      	ldr	r3, [sp, #20]
 8009b12:	9107      	str	r1, [sp, #28]
 8009b14:	c604      	stmia	r6!, {r2}
 8009b16:	4563      	cmp	r3, ip
 8009b18:	d2df      	bcs.n	8009ada <quorem+0x48>
 8009b1a:	682b      	ldr	r3, [r5, #0]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d02b      	beq.n	8009b78 <quorem+0xe6>
 8009b20:	9906      	ldr	r1, [sp, #24]
 8009b22:	9803      	ldr	r0, [sp, #12]
 8009b24:	f001 f9b6 	bl	800ae94 <__mcmp>
 8009b28:	2800      	cmp	r0, #0
 8009b2a:	db1e      	blt.n	8009b6a <quorem+0xd8>
 8009b2c:	2600      	movs	r6, #0
 8009b2e:	9d01      	ldr	r5, [sp, #4]
 8009b30:	9904      	ldr	r1, [sp, #16]
 8009b32:	c901      	ldmia	r1!, {r0}
 8009b34:	682b      	ldr	r3, [r5, #0]
 8009b36:	b287      	uxth	r7, r0
 8009b38:	b29a      	uxth	r2, r3
 8009b3a:	1bd2      	subs	r2, r2, r7
 8009b3c:	1992      	adds	r2, r2, r6
 8009b3e:	0c00      	lsrs	r0, r0, #16
 8009b40:	0c1b      	lsrs	r3, r3, #16
 8009b42:	1a1b      	subs	r3, r3, r0
 8009b44:	1410      	asrs	r0, r2, #16
 8009b46:	181b      	adds	r3, r3, r0
 8009b48:	141e      	asrs	r6, r3, #16
 8009b4a:	b292      	uxth	r2, r2
 8009b4c:	041b      	lsls	r3, r3, #16
 8009b4e:	431a      	orrs	r2, r3
 8009b50:	9b05      	ldr	r3, [sp, #20]
 8009b52:	c504      	stmia	r5!, {r2}
 8009b54:	428b      	cmp	r3, r1
 8009b56:	d2ec      	bcs.n	8009b32 <quorem+0xa0>
 8009b58:	9a01      	ldr	r2, [sp, #4]
 8009b5a:	00a3      	lsls	r3, r4, #2
 8009b5c:	18d3      	adds	r3, r2, r3
 8009b5e:	681a      	ldr	r2, [r3, #0]
 8009b60:	2a00      	cmp	r2, #0
 8009b62:	d014      	beq.n	8009b8e <quorem+0xfc>
 8009b64:	9b02      	ldr	r3, [sp, #8]
 8009b66:	3301      	adds	r3, #1
 8009b68:	9302      	str	r3, [sp, #8]
 8009b6a:	9802      	ldr	r0, [sp, #8]
 8009b6c:	b009      	add	sp, #36	@ 0x24
 8009b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b70:	682b      	ldr	r3, [r5, #0]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d104      	bne.n	8009b80 <quorem+0xee>
 8009b76:	3c01      	subs	r4, #1
 8009b78:	9b01      	ldr	r3, [sp, #4]
 8009b7a:	3d04      	subs	r5, #4
 8009b7c:	42ab      	cmp	r3, r5
 8009b7e:	d3f7      	bcc.n	8009b70 <quorem+0xde>
 8009b80:	9b03      	ldr	r3, [sp, #12]
 8009b82:	611c      	str	r4, [r3, #16]
 8009b84:	e7cc      	b.n	8009b20 <quorem+0x8e>
 8009b86:	681a      	ldr	r2, [r3, #0]
 8009b88:	2a00      	cmp	r2, #0
 8009b8a:	d104      	bne.n	8009b96 <quorem+0x104>
 8009b8c:	3c01      	subs	r4, #1
 8009b8e:	9a01      	ldr	r2, [sp, #4]
 8009b90:	3b04      	subs	r3, #4
 8009b92:	429a      	cmp	r2, r3
 8009b94:	d3f7      	bcc.n	8009b86 <quorem+0xf4>
 8009b96:	9b03      	ldr	r3, [sp, #12]
 8009b98:	611c      	str	r4, [r3, #16]
 8009b9a:	e7e3      	b.n	8009b64 <quorem+0xd2>

08009b9c <_dtoa_r>:
 8009b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b9e:	0014      	movs	r4, r2
 8009ba0:	001d      	movs	r5, r3
 8009ba2:	69c6      	ldr	r6, [r0, #28]
 8009ba4:	b09d      	sub	sp, #116	@ 0x74
 8009ba6:	940a      	str	r4, [sp, #40]	@ 0x28
 8009ba8:	950b      	str	r5, [sp, #44]	@ 0x2c
 8009baa:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8009bac:	9003      	str	r0, [sp, #12]
 8009bae:	2e00      	cmp	r6, #0
 8009bb0:	d10f      	bne.n	8009bd2 <_dtoa_r+0x36>
 8009bb2:	2010      	movs	r0, #16
 8009bb4:	f000 fe2c 	bl	800a810 <malloc>
 8009bb8:	9b03      	ldr	r3, [sp, #12]
 8009bba:	1e02      	subs	r2, r0, #0
 8009bbc:	61d8      	str	r0, [r3, #28]
 8009bbe:	d104      	bne.n	8009bca <_dtoa_r+0x2e>
 8009bc0:	21ef      	movs	r1, #239	@ 0xef
 8009bc2:	4bc7      	ldr	r3, [pc, #796]	@ (8009ee0 <_dtoa_r+0x344>)
 8009bc4:	48c7      	ldr	r0, [pc, #796]	@ (8009ee4 <_dtoa_r+0x348>)
 8009bc6:	f001 fcaf 	bl	800b528 <__assert_func>
 8009bca:	6046      	str	r6, [r0, #4]
 8009bcc:	6086      	str	r6, [r0, #8]
 8009bce:	6006      	str	r6, [r0, #0]
 8009bd0:	60c6      	str	r6, [r0, #12]
 8009bd2:	9b03      	ldr	r3, [sp, #12]
 8009bd4:	69db      	ldr	r3, [r3, #28]
 8009bd6:	6819      	ldr	r1, [r3, #0]
 8009bd8:	2900      	cmp	r1, #0
 8009bda:	d00b      	beq.n	8009bf4 <_dtoa_r+0x58>
 8009bdc:	685a      	ldr	r2, [r3, #4]
 8009bde:	2301      	movs	r3, #1
 8009be0:	4093      	lsls	r3, r2
 8009be2:	604a      	str	r2, [r1, #4]
 8009be4:	608b      	str	r3, [r1, #8]
 8009be6:	9803      	ldr	r0, [sp, #12]
 8009be8:	f000 ff12 	bl	800aa10 <_Bfree>
 8009bec:	2200      	movs	r2, #0
 8009bee:	9b03      	ldr	r3, [sp, #12]
 8009bf0:	69db      	ldr	r3, [r3, #28]
 8009bf2:	601a      	str	r2, [r3, #0]
 8009bf4:	2d00      	cmp	r5, #0
 8009bf6:	da1e      	bge.n	8009c36 <_dtoa_r+0x9a>
 8009bf8:	2301      	movs	r3, #1
 8009bfa:	603b      	str	r3, [r7, #0]
 8009bfc:	006b      	lsls	r3, r5, #1
 8009bfe:	085b      	lsrs	r3, r3, #1
 8009c00:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009c02:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009c04:	4bb8      	ldr	r3, [pc, #736]	@ (8009ee8 <_dtoa_r+0x34c>)
 8009c06:	4ab8      	ldr	r2, [pc, #736]	@ (8009ee8 <_dtoa_r+0x34c>)
 8009c08:	403b      	ands	r3, r7
 8009c0a:	4293      	cmp	r3, r2
 8009c0c:	d116      	bne.n	8009c3c <_dtoa_r+0xa0>
 8009c0e:	4bb7      	ldr	r3, [pc, #732]	@ (8009eec <_dtoa_r+0x350>)
 8009c10:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009c12:	6013      	str	r3, [r2, #0]
 8009c14:	033b      	lsls	r3, r7, #12
 8009c16:	0b1b      	lsrs	r3, r3, #12
 8009c18:	4323      	orrs	r3, r4
 8009c1a:	d101      	bne.n	8009c20 <_dtoa_r+0x84>
 8009c1c:	f000 fd80 	bl	800a720 <_dtoa_r+0xb84>
 8009c20:	4bb3      	ldr	r3, [pc, #716]	@ (8009ef0 <_dtoa_r+0x354>)
 8009c22:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009c24:	9308      	str	r3, [sp, #32]
 8009c26:	2a00      	cmp	r2, #0
 8009c28:	d002      	beq.n	8009c30 <_dtoa_r+0x94>
 8009c2a:	4bb2      	ldr	r3, [pc, #712]	@ (8009ef4 <_dtoa_r+0x358>)
 8009c2c:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009c2e:	6013      	str	r3, [r2, #0]
 8009c30:	9808      	ldr	r0, [sp, #32]
 8009c32:	b01d      	add	sp, #116	@ 0x74
 8009c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c36:	2300      	movs	r3, #0
 8009c38:	603b      	str	r3, [r7, #0]
 8009c3a:	e7e2      	b.n	8009c02 <_dtoa_r+0x66>
 8009c3c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c40:	9212      	str	r2, [sp, #72]	@ 0x48
 8009c42:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009c44:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009c46:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009c48:	2200      	movs	r2, #0
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	f7f6 fbfe 	bl	800044c <__aeabi_dcmpeq>
 8009c50:	1e06      	subs	r6, r0, #0
 8009c52:	d00b      	beq.n	8009c6c <_dtoa_r+0xd0>
 8009c54:	2301      	movs	r3, #1
 8009c56:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009c58:	6013      	str	r3, [r2, #0]
 8009c5a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d002      	beq.n	8009c66 <_dtoa_r+0xca>
 8009c60:	4ba5      	ldr	r3, [pc, #660]	@ (8009ef8 <_dtoa_r+0x35c>)
 8009c62:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009c64:	6013      	str	r3, [r2, #0]
 8009c66:	4ba5      	ldr	r3, [pc, #660]	@ (8009efc <_dtoa_r+0x360>)
 8009c68:	9308      	str	r3, [sp, #32]
 8009c6a:	e7e1      	b.n	8009c30 <_dtoa_r+0x94>
 8009c6c:	ab1a      	add	r3, sp, #104	@ 0x68
 8009c6e:	9301      	str	r3, [sp, #4]
 8009c70:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009c72:	9300      	str	r3, [sp, #0]
 8009c74:	9803      	ldr	r0, [sp, #12]
 8009c76:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009c78:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009c7a:	f001 f9c1 	bl	800b000 <__d2b>
 8009c7e:	007a      	lsls	r2, r7, #1
 8009c80:	9005      	str	r0, [sp, #20]
 8009c82:	0d52      	lsrs	r2, r2, #21
 8009c84:	d100      	bne.n	8009c88 <_dtoa_r+0xec>
 8009c86:	e07b      	b.n	8009d80 <_dtoa_r+0x1e4>
 8009c88:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009c8a:	9618      	str	r6, [sp, #96]	@ 0x60
 8009c8c:	0319      	lsls	r1, r3, #12
 8009c8e:	4b9c      	ldr	r3, [pc, #624]	@ (8009f00 <_dtoa_r+0x364>)
 8009c90:	0b09      	lsrs	r1, r1, #12
 8009c92:	430b      	orrs	r3, r1
 8009c94:	499b      	ldr	r1, [pc, #620]	@ (8009f04 <_dtoa_r+0x368>)
 8009c96:	1857      	adds	r7, r2, r1
 8009c98:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009c9a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009c9c:	0019      	movs	r1, r3
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	4b99      	ldr	r3, [pc, #612]	@ (8009f08 <_dtoa_r+0x36c>)
 8009ca2:	f7f9 f857 	bl	8002d54 <__aeabi_dsub>
 8009ca6:	4a99      	ldr	r2, [pc, #612]	@ (8009f0c <_dtoa_r+0x370>)
 8009ca8:	4b99      	ldr	r3, [pc, #612]	@ (8009f10 <_dtoa_r+0x374>)
 8009caa:	f7f8 fd6d 	bl	8002788 <__aeabi_dmul>
 8009cae:	4a99      	ldr	r2, [pc, #612]	@ (8009f14 <_dtoa_r+0x378>)
 8009cb0:	4b99      	ldr	r3, [pc, #612]	@ (8009f18 <_dtoa_r+0x37c>)
 8009cb2:	f7f7 fd69 	bl	8001788 <__aeabi_dadd>
 8009cb6:	0004      	movs	r4, r0
 8009cb8:	0038      	movs	r0, r7
 8009cba:	000d      	movs	r5, r1
 8009cbc:	f7f9 fcb2 	bl	8003624 <__aeabi_i2d>
 8009cc0:	4a96      	ldr	r2, [pc, #600]	@ (8009f1c <_dtoa_r+0x380>)
 8009cc2:	4b97      	ldr	r3, [pc, #604]	@ (8009f20 <_dtoa_r+0x384>)
 8009cc4:	f7f8 fd60 	bl	8002788 <__aeabi_dmul>
 8009cc8:	0002      	movs	r2, r0
 8009cca:	000b      	movs	r3, r1
 8009ccc:	0020      	movs	r0, r4
 8009cce:	0029      	movs	r1, r5
 8009cd0:	f7f7 fd5a 	bl	8001788 <__aeabi_dadd>
 8009cd4:	0004      	movs	r4, r0
 8009cd6:	000d      	movs	r5, r1
 8009cd8:	f7f9 fc68 	bl	80035ac <__aeabi_d2iz>
 8009cdc:	2200      	movs	r2, #0
 8009cde:	9004      	str	r0, [sp, #16]
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	0020      	movs	r0, r4
 8009ce4:	0029      	movs	r1, r5
 8009ce6:	f7f6 fbb7 	bl	8000458 <__aeabi_dcmplt>
 8009cea:	2800      	cmp	r0, #0
 8009cec:	d00b      	beq.n	8009d06 <_dtoa_r+0x16a>
 8009cee:	9804      	ldr	r0, [sp, #16]
 8009cf0:	f7f9 fc98 	bl	8003624 <__aeabi_i2d>
 8009cf4:	002b      	movs	r3, r5
 8009cf6:	0022      	movs	r2, r4
 8009cf8:	f7f6 fba8 	bl	800044c <__aeabi_dcmpeq>
 8009cfc:	4243      	negs	r3, r0
 8009cfe:	4158      	adcs	r0, r3
 8009d00:	9b04      	ldr	r3, [sp, #16]
 8009d02:	1a1b      	subs	r3, r3, r0
 8009d04:	9304      	str	r3, [sp, #16]
 8009d06:	2301      	movs	r3, #1
 8009d08:	9315      	str	r3, [sp, #84]	@ 0x54
 8009d0a:	9b04      	ldr	r3, [sp, #16]
 8009d0c:	2b16      	cmp	r3, #22
 8009d0e:	d810      	bhi.n	8009d32 <_dtoa_r+0x196>
 8009d10:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009d12:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009d14:	9a04      	ldr	r2, [sp, #16]
 8009d16:	4b83      	ldr	r3, [pc, #524]	@ (8009f24 <_dtoa_r+0x388>)
 8009d18:	00d2      	lsls	r2, r2, #3
 8009d1a:	189b      	adds	r3, r3, r2
 8009d1c:	681a      	ldr	r2, [r3, #0]
 8009d1e:	685b      	ldr	r3, [r3, #4]
 8009d20:	f7f6 fb9a 	bl	8000458 <__aeabi_dcmplt>
 8009d24:	2800      	cmp	r0, #0
 8009d26:	d047      	beq.n	8009db8 <_dtoa_r+0x21c>
 8009d28:	9b04      	ldr	r3, [sp, #16]
 8009d2a:	3b01      	subs	r3, #1
 8009d2c:	9304      	str	r3, [sp, #16]
 8009d2e:	2300      	movs	r3, #0
 8009d30:	9315      	str	r3, [sp, #84]	@ 0x54
 8009d32:	2200      	movs	r2, #0
 8009d34:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8009d36:	9206      	str	r2, [sp, #24]
 8009d38:	1bdb      	subs	r3, r3, r7
 8009d3a:	1e5a      	subs	r2, r3, #1
 8009d3c:	d53e      	bpl.n	8009dbc <_dtoa_r+0x220>
 8009d3e:	2201      	movs	r2, #1
 8009d40:	1ad3      	subs	r3, r2, r3
 8009d42:	9306      	str	r3, [sp, #24]
 8009d44:	2300      	movs	r3, #0
 8009d46:	930d      	str	r3, [sp, #52]	@ 0x34
 8009d48:	9b04      	ldr	r3, [sp, #16]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	db38      	blt.n	8009dc0 <_dtoa_r+0x224>
 8009d4e:	9a04      	ldr	r2, [sp, #16]
 8009d50:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009d52:	4694      	mov	ip, r2
 8009d54:	4463      	add	r3, ip
 8009d56:	930d      	str	r3, [sp, #52]	@ 0x34
 8009d58:	2300      	movs	r3, #0
 8009d5a:	9214      	str	r2, [sp, #80]	@ 0x50
 8009d5c:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009d5e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009d60:	2401      	movs	r4, #1
 8009d62:	2b09      	cmp	r3, #9
 8009d64:	d862      	bhi.n	8009e2c <_dtoa_r+0x290>
 8009d66:	2b05      	cmp	r3, #5
 8009d68:	dd02      	ble.n	8009d70 <_dtoa_r+0x1d4>
 8009d6a:	2400      	movs	r4, #0
 8009d6c:	3b04      	subs	r3, #4
 8009d6e:	9322      	str	r3, [sp, #136]	@ 0x88
 8009d70:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009d72:	1e98      	subs	r0, r3, #2
 8009d74:	2803      	cmp	r0, #3
 8009d76:	d863      	bhi.n	8009e40 <_dtoa_r+0x2a4>
 8009d78:	f7f6 f9ce 	bl	8000118 <__gnu_thumb1_case_uqi>
 8009d7c:	2b385654 	.word	0x2b385654
 8009d80:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8009d82:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8009d84:	18f6      	adds	r6, r6, r3
 8009d86:	4b68      	ldr	r3, [pc, #416]	@ (8009f28 <_dtoa_r+0x38c>)
 8009d88:	18f2      	adds	r2, r6, r3
 8009d8a:	2a20      	cmp	r2, #32
 8009d8c:	dd0f      	ble.n	8009dae <_dtoa_r+0x212>
 8009d8e:	2340      	movs	r3, #64	@ 0x40
 8009d90:	1a9b      	subs	r3, r3, r2
 8009d92:	409f      	lsls	r7, r3
 8009d94:	4b65      	ldr	r3, [pc, #404]	@ (8009f2c <_dtoa_r+0x390>)
 8009d96:	0038      	movs	r0, r7
 8009d98:	18f3      	adds	r3, r6, r3
 8009d9a:	40dc      	lsrs	r4, r3
 8009d9c:	4320      	orrs	r0, r4
 8009d9e:	f7f9 fc6f 	bl	8003680 <__aeabi_ui2d>
 8009da2:	2201      	movs	r2, #1
 8009da4:	4b62      	ldr	r3, [pc, #392]	@ (8009f30 <_dtoa_r+0x394>)
 8009da6:	1e77      	subs	r7, r6, #1
 8009da8:	18cb      	adds	r3, r1, r3
 8009daa:	9218      	str	r2, [sp, #96]	@ 0x60
 8009dac:	e776      	b.n	8009c9c <_dtoa_r+0x100>
 8009dae:	2320      	movs	r3, #32
 8009db0:	0020      	movs	r0, r4
 8009db2:	1a9b      	subs	r3, r3, r2
 8009db4:	4098      	lsls	r0, r3
 8009db6:	e7f2      	b.n	8009d9e <_dtoa_r+0x202>
 8009db8:	9015      	str	r0, [sp, #84]	@ 0x54
 8009dba:	e7ba      	b.n	8009d32 <_dtoa_r+0x196>
 8009dbc:	920d      	str	r2, [sp, #52]	@ 0x34
 8009dbe:	e7c3      	b.n	8009d48 <_dtoa_r+0x1ac>
 8009dc0:	9b06      	ldr	r3, [sp, #24]
 8009dc2:	9a04      	ldr	r2, [sp, #16]
 8009dc4:	1a9b      	subs	r3, r3, r2
 8009dc6:	9306      	str	r3, [sp, #24]
 8009dc8:	4253      	negs	r3, r2
 8009dca:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009dcc:	2300      	movs	r3, #0
 8009dce:	9314      	str	r3, [sp, #80]	@ 0x50
 8009dd0:	e7c5      	b.n	8009d5e <_dtoa_r+0x1c2>
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009dd6:	9310      	str	r3, [sp, #64]	@ 0x40
 8009dd8:	4694      	mov	ip, r2
 8009dda:	9b04      	ldr	r3, [sp, #16]
 8009ddc:	4463      	add	r3, ip
 8009dde:	930e      	str	r3, [sp, #56]	@ 0x38
 8009de0:	3301      	adds	r3, #1
 8009de2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	dc08      	bgt.n	8009dfa <_dtoa_r+0x25e>
 8009de8:	2301      	movs	r3, #1
 8009dea:	e006      	b.n	8009dfa <_dtoa_r+0x25e>
 8009dec:	2301      	movs	r3, #1
 8009dee:	9310      	str	r3, [sp, #64]	@ 0x40
 8009df0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	dd28      	ble.n	8009e48 <_dtoa_r+0x2ac>
 8009df6:	930e      	str	r3, [sp, #56]	@ 0x38
 8009df8:	9309      	str	r3, [sp, #36]	@ 0x24
 8009dfa:	9a03      	ldr	r2, [sp, #12]
 8009dfc:	2100      	movs	r1, #0
 8009dfe:	69d0      	ldr	r0, [r2, #28]
 8009e00:	2204      	movs	r2, #4
 8009e02:	0015      	movs	r5, r2
 8009e04:	3514      	adds	r5, #20
 8009e06:	429d      	cmp	r5, r3
 8009e08:	d923      	bls.n	8009e52 <_dtoa_r+0x2b6>
 8009e0a:	6041      	str	r1, [r0, #4]
 8009e0c:	9803      	ldr	r0, [sp, #12]
 8009e0e:	f000 fdbb 	bl	800a988 <_Balloc>
 8009e12:	9008      	str	r0, [sp, #32]
 8009e14:	2800      	cmp	r0, #0
 8009e16:	d11f      	bne.n	8009e58 <_dtoa_r+0x2bc>
 8009e18:	21b0      	movs	r1, #176	@ 0xb0
 8009e1a:	4b46      	ldr	r3, [pc, #280]	@ (8009f34 <_dtoa_r+0x398>)
 8009e1c:	4831      	ldr	r0, [pc, #196]	@ (8009ee4 <_dtoa_r+0x348>)
 8009e1e:	9a08      	ldr	r2, [sp, #32]
 8009e20:	31ff      	adds	r1, #255	@ 0xff
 8009e22:	e6d0      	b.n	8009bc6 <_dtoa_r+0x2a>
 8009e24:	2300      	movs	r3, #0
 8009e26:	e7e2      	b.n	8009dee <_dtoa_r+0x252>
 8009e28:	2300      	movs	r3, #0
 8009e2a:	e7d3      	b.n	8009dd4 <_dtoa_r+0x238>
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	9410      	str	r4, [sp, #64]	@ 0x40
 8009e30:	9322      	str	r3, [sp, #136]	@ 0x88
 8009e32:	3b01      	subs	r3, #1
 8009e34:	2200      	movs	r2, #0
 8009e36:	930e      	str	r3, [sp, #56]	@ 0x38
 8009e38:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e3a:	3313      	adds	r3, #19
 8009e3c:	9223      	str	r2, [sp, #140]	@ 0x8c
 8009e3e:	e7dc      	b.n	8009dfa <_dtoa_r+0x25e>
 8009e40:	2301      	movs	r3, #1
 8009e42:	9310      	str	r3, [sp, #64]	@ 0x40
 8009e44:	3b02      	subs	r3, #2
 8009e46:	e7f5      	b.n	8009e34 <_dtoa_r+0x298>
 8009e48:	2301      	movs	r3, #1
 8009e4a:	001a      	movs	r2, r3
 8009e4c:	930e      	str	r3, [sp, #56]	@ 0x38
 8009e4e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e50:	e7f4      	b.n	8009e3c <_dtoa_r+0x2a0>
 8009e52:	3101      	adds	r1, #1
 8009e54:	0052      	lsls	r2, r2, #1
 8009e56:	e7d4      	b.n	8009e02 <_dtoa_r+0x266>
 8009e58:	9b03      	ldr	r3, [sp, #12]
 8009e5a:	9a08      	ldr	r2, [sp, #32]
 8009e5c:	69db      	ldr	r3, [r3, #28]
 8009e5e:	601a      	str	r2, [r3, #0]
 8009e60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e62:	2b0e      	cmp	r3, #14
 8009e64:	d900      	bls.n	8009e68 <_dtoa_r+0x2cc>
 8009e66:	e0d6      	b.n	800a016 <_dtoa_r+0x47a>
 8009e68:	2c00      	cmp	r4, #0
 8009e6a:	d100      	bne.n	8009e6e <_dtoa_r+0x2d2>
 8009e6c:	e0d3      	b.n	800a016 <_dtoa_r+0x47a>
 8009e6e:	9b04      	ldr	r3, [sp, #16]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	dd63      	ble.n	8009f3c <_dtoa_r+0x3a0>
 8009e74:	210f      	movs	r1, #15
 8009e76:	9a04      	ldr	r2, [sp, #16]
 8009e78:	4b2a      	ldr	r3, [pc, #168]	@ (8009f24 <_dtoa_r+0x388>)
 8009e7a:	400a      	ands	r2, r1
 8009e7c:	00d2      	lsls	r2, r2, #3
 8009e7e:	189b      	adds	r3, r3, r2
 8009e80:	681e      	ldr	r6, [r3, #0]
 8009e82:	685f      	ldr	r7, [r3, #4]
 8009e84:	9b04      	ldr	r3, [sp, #16]
 8009e86:	2402      	movs	r4, #2
 8009e88:	111d      	asrs	r5, r3, #4
 8009e8a:	05db      	lsls	r3, r3, #23
 8009e8c:	d50a      	bpl.n	8009ea4 <_dtoa_r+0x308>
 8009e8e:	4b2a      	ldr	r3, [pc, #168]	@ (8009f38 <_dtoa_r+0x39c>)
 8009e90:	400d      	ands	r5, r1
 8009e92:	6a1a      	ldr	r2, [r3, #32]
 8009e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e96:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009e98:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009e9a:	f7f8 f83b 	bl	8001f14 <__aeabi_ddiv>
 8009e9e:	900a      	str	r0, [sp, #40]	@ 0x28
 8009ea0:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009ea2:	3401      	adds	r4, #1
 8009ea4:	4b24      	ldr	r3, [pc, #144]	@ (8009f38 <_dtoa_r+0x39c>)
 8009ea6:	930c      	str	r3, [sp, #48]	@ 0x30
 8009ea8:	2d00      	cmp	r5, #0
 8009eaa:	d108      	bne.n	8009ebe <_dtoa_r+0x322>
 8009eac:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009eae:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009eb0:	0032      	movs	r2, r6
 8009eb2:	003b      	movs	r3, r7
 8009eb4:	f7f8 f82e 	bl	8001f14 <__aeabi_ddiv>
 8009eb8:	900a      	str	r0, [sp, #40]	@ 0x28
 8009eba:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009ebc:	e059      	b.n	8009f72 <_dtoa_r+0x3d6>
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	421d      	tst	r5, r3
 8009ec2:	d009      	beq.n	8009ed8 <_dtoa_r+0x33c>
 8009ec4:	18e4      	adds	r4, r4, r3
 8009ec6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009ec8:	0030      	movs	r0, r6
 8009eca:	681a      	ldr	r2, [r3, #0]
 8009ecc:	685b      	ldr	r3, [r3, #4]
 8009ece:	0039      	movs	r1, r7
 8009ed0:	f7f8 fc5a 	bl	8002788 <__aeabi_dmul>
 8009ed4:	0006      	movs	r6, r0
 8009ed6:	000f      	movs	r7, r1
 8009ed8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009eda:	106d      	asrs	r5, r5, #1
 8009edc:	3308      	adds	r3, #8
 8009ede:	e7e2      	b.n	8009ea6 <_dtoa_r+0x30a>
 8009ee0:	0800cab1 	.word	0x0800cab1
 8009ee4:	0800cac8 	.word	0x0800cac8
 8009ee8:	7ff00000 	.word	0x7ff00000
 8009eec:	0000270f 	.word	0x0000270f
 8009ef0:	0800caad 	.word	0x0800caad
 8009ef4:	0800cab0 	.word	0x0800cab0
 8009ef8:	0800ca81 	.word	0x0800ca81
 8009efc:	0800ca80 	.word	0x0800ca80
 8009f00:	3ff00000 	.word	0x3ff00000
 8009f04:	fffffc01 	.word	0xfffffc01
 8009f08:	3ff80000 	.word	0x3ff80000
 8009f0c:	636f4361 	.word	0x636f4361
 8009f10:	3fd287a7 	.word	0x3fd287a7
 8009f14:	8b60c8b3 	.word	0x8b60c8b3
 8009f18:	3fc68a28 	.word	0x3fc68a28
 8009f1c:	509f79fb 	.word	0x509f79fb
 8009f20:	3fd34413 	.word	0x3fd34413
 8009f24:	0800cc18 	.word	0x0800cc18
 8009f28:	00000432 	.word	0x00000432
 8009f2c:	00000412 	.word	0x00000412
 8009f30:	fe100000 	.word	0xfe100000
 8009f34:	0800cb20 	.word	0x0800cb20
 8009f38:	0800cbf0 	.word	0x0800cbf0
 8009f3c:	9b04      	ldr	r3, [sp, #16]
 8009f3e:	2402      	movs	r4, #2
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d016      	beq.n	8009f72 <_dtoa_r+0x3d6>
 8009f44:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009f46:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009f48:	220f      	movs	r2, #15
 8009f4a:	425d      	negs	r5, r3
 8009f4c:	402a      	ands	r2, r5
 8009f4e:	4bd5      	ldr	r3, [pc, #852]	@ (800a2a4 <_dtoa_r+0x708>)
 8009f50:	00d2      	lsls	r2, r2, #3
 8009f52:	189b      	adds	r3, r3, r2
 8009f54:	681a      	ldr	r2, [r3, #0]
 8009f56:	685b      	ldr	r3, [r3, #4]
 8009f58:	f7f8 fc16 	bl	8002788 <__aeabi_dmul>
 8009f5c:	2701      	movs	r7, #1
 8009f5e:	2300      	movs	r3, #0
 8009f60:	900a      	str	r0, [sp, #40]	@ 0x28
 8009f62:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009f64:	4ed0      	ldr	r6, [pc, #832]	@ (800a2a8 <_dtoa_r+0x70c>)
 8009f66:	112d      	asrs	r5, r5, #4
 8009f68:	2d00      	cmp	r5, #0
 8009f6a:	d000      	beq.n	8009f6e <_dtoa_r+0x3d2>
 8009f6c:	e095      	b.n	800a09a <_dtoa_r+0x4fe>
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d1a2      	bne.n	8009eb8 <_dtoa_r+0x31c>
 8009f72:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009f74:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009f76:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d100      	bne.n	8009f7e <_dtoa_r+0x3e2>
 8009f7c:	e098      	b.n	800a0b0 <_dtoa_r+0x514>
 8009f7e:	2200      	movs	r2, #0
 8009f80:	0030      	movs	r0, r6
 8009f82:	0039      	movs	r1, r7
 8009f84:	4bc9      	ldr	r3, [pc, #804]	@ (800a2ac <_dtoa_r+0x710>)
 8009f86:	f7f6 fa67 	bl	8000458 <__aeabi_dcmplt>
 8009f8a:	2800      	cmp	r0, #0
 8009f8c:	d100      	bne.n	8009f90 <_dtoa_r+0x3f4>
 8009f8e:	e08f      	b.n	800a0b0 <_dtoa_r+0x514>
 8009f90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d100      	bne.n	8009f98 <_dtoa_r+0x3fc>
 8009f96:	e08b      	b.n	800a0b0 <_dtoa_r+0x514>
 8009f98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	dd37      	ble.n	800a00e <_dtoa_r+0x472>
 8009f9e:	9b04      	ldr	r3, [sp, #16]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	3b01      	subs	r3, #1
 8009fa4:	930c      	str	r3, [sp, #48]	@ 0x30
 8009fa6:	0030      	movs	r0, r6
 8009fa8:	4bc1      	ldr	r3, [pc, #772]	@ (800a2b0 <_dtoa_r+0x714>)
 8009faa:	0039      	movs	r1, r7
 8009fac:	f7f8 fbec 	bl	8002788 <__aeabi_dmul>
 8009fb0:	900a      	str	r0, [sp, #40]	@ 0x28
 8009fb2:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009fb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009fb6:	3401      	adds	r4, #1
 8009fb8:	0020      	movs	r0, r4
 8009fba:	9311      	str	r3, [sp, #68]	@ 0x44
 8009fbc:	f7f9 fb32 	bl	8003624 <__aeabi_i2d>
 8009fc0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009fc2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009fc4:	f7f8 fbe0 	bl	8002788 <__aeabi_dmul>
 8009fc8:	4bba      	ldr	r3, [pc, #744]	@ (800a2b4 <_dtoa_r+0x718>)
 8009fca:	2200      	movs	r2, #0
 8009fcc:	f7f7 fbdc 	bl	8001788 <__aeabi_dadd>
 8009fd0:	4bb9      	ldr	r3, [pc, #740]	@ (800a2b8 <_dtoa_r+0x71c>)
 8009fd2:	0006      	movs	r6, r0
 8009fd4:	18cf      	adds	r7, r1, r3
 8009fd6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d16d      	bne.n	800a0b8 <_dtoa_r+0x51c>
 8009fdc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009fde:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	4bb6      	ldr	r3, [pc, #728]	@ (800a2bc <_dtoa_r+0x720>)
 8009fe4:	f7f8 feb6 	bl	8002d54 <__aeabi_dsub>
 8009fe8:	0032      	movs	r2, r6
 8009fea:	003b      	movs	r3, r7
 8009fec:	0004      	movs	r4, r0
 8009fee:	000d      	movs	r5, r1
 8009ff0:	f7f6 fa46 	bl	8000480 <__aeabi_dcmpgt>
 8009ff4:	2800      	cmp	r0, #0
 8009ff6:	d000      	beq.n	8009ffa <_dtoa_r+0x45e>
 8009ff8:	e2b6      	b.n	800a568 <_dtoa_r+0x9cc>
 8009ffa:	2180      	movs	r1, #128	@ 0x80
 8009ffc:	0609      	lsls	r1, r1, #24
 8009ffe:	187b      	adds	r3, r7, r1
 800a000:	0032      	movs	r2, r6
 800a002:	0020      	movs	r0, r4
 800a004:	0029      	movs	r1, r5
 800a006:	f7f6 fa27 	bl	8000458 <__aeabi_dcmplt>
 800a00a:	2800      	cmp	r0, #0
 800a00c:	d128      	bne.n	800a060 <_dtoa_r+0x4c4>
 800a00e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a010:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800a012:	930a      	str	r3, [sp, #40]	@ 0x28
 800a014:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a016:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800a018:	2b00      	cmp	r3, #0
 800a01a:	da00      	bge.n	800a01e <_dtoa_r+0x482>
 800a01c:	e174      	b.n	800a308 <_dtoa_r+0x76c>
 800a01e:	9a04      	ldr	r2, [sp, #16]
 800a020:	2a0e      	cmp	r2, #14
 800a022:	dd00      	ble.n	800a026 <_dtoa_r+0x48a>
 800a024:	e170      	b.n	800a308 <_dtoa_r+0x76c>
 800a026:	4b9f      	ldr	r3, [pc, #636]	@ (800a2a4 <_dtoa_r+0x708>)
 800a028:	00d2      	lsls	r2, r2, #3
 800a02a:	189b      	adds	r3, r3, r2
 800a02c:	685c      	ldr	r4, [r3, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	9306      	str	r3, [sp, #24]
 800a032:	9407      	str	r4, [sp, #28]
 800a034:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a036:	2b00      	cmp	r3, #0
 800a038:	db00      	blt.n	800a03c <_dtoa_r+0x4a0>
 800a03a:	e0e7      	b.n	800a20c <_dtoa_r+0x670>
 800a03c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a03e:	2b00      	cmp	r3, #0
 800a040:	dd00      	ble.n	800a044 <_dtoa_r+0x4a8>
 800a042:	e0e3      	b.n	800a20c <_dtoa_r+0x670>
 800a044:	d10c      	bne.n	800a060 <_dtoa_r+0x4c4>
 800a046:	9806      	ldr	r0, [sp, #24]
 800a048:	9907      	ldr	r1, [sp, #28]
 800a04a:	2200      	movs	r2, #0
 800a04c:	4b9b      	ldr	r3, [pc, #620]	@ (800a2bc <_dtoa_r+0x720>)
 800a04e:	f7f8 fb9b 	bl	8002788 <__aeabi_dmul>
 800a052:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a054:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a056:	f7f6 fa1d 	bl	8000494 <__aeabi_dcmpge>
 800a05a:	2800      	cmp	r0, #0
 800a05c:	d100      	bne.n	800a060 <_dtoa_r+0x4c4>
 800a05e:	e286      	b.n	800a56e <_dtoa_r+0x9d2>
 800a060:	2600      	movs	r6, #0
 800a062:	0037      	movs	r7, r6
 800a064:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a066:	9c08      	ldr	r4, [sp, #32]
 800a068:	43db      	mvns	r3, r3
 800a06a:	930c      	str	r3, [sp, #48]	@ 0x30
 800a06c:	9704      	str	r7, [sp, #16]
 800a06e:	2700      	movs	r7, #0
 800a070:	0031      	movs	r1, r6
 800a072:	9803      	ldr	r0, [sp, #12]
 800a074:	f000 fccc 	bl	800aa10 <_Bfree>
 800a078:	9b04      	ldr	r3, [sp, #16]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d100      	bne.n	800a080 <_dtoa_r+0x4e4>
 800a07e:	e0bb      	b.n	800a1f8 <_dtoa_r+0x65c>
 800a080:	2f00      	cmp	r7, #0
 800a082:	d005      	beq.n	800a090 <_dtoa_r+0x4f4>
 800a084:	429f      	cmp	r7, r3
 800a086:	d003      	beq.n	800a090 <_dtoa_r+0x4f4>
 800a088:	0039      	movs	r1, r7
 800a08a:	9803      	ldr	r0, [sp, #12]
 800a08c:	f000 fcc0 	bl	800aa10 <_Bfree>
 800a090:	9904      	ldr	r1, [sp, #16]
 800a092:	9803      	ldr	r0, [sp, #12]
 800a094:	f000 fcbc 	bl	800aa10 <_Bfree>
 800a098:	e0ae      	b.n	800a1f8 <_dtoa_r+0x65c>
 800a09a:	423d      	tst	r5, r7
 800a09c:	d005      	beq.n	800a0aa <_dtoa_r+0x50e>
 800a09e:	6832      	ldr	r2, [r6, #0]
 800a0a0:	6873      	ldr	r3, [r6, #4]
 800a0a2:	f7f8 fb71 	bl	8002788 <__aeabi_dmul>
 800a0a6:	003b      	movs	r3, r7
 800a0a8:	3401      	adds	r4, #1
 800a0aa:	106d      	asrs	r5, r5, #1
 800a0ac:	3608      	adds	r6, #8
 800a0ae:	e75b      	b.n	8009f68 <_dtoa_r+0x3cc>
 800a0b0:	9b04      	ldr	r3, [sp, #16]
 800a0b2:	930c      	str	r3, [sp, #48]	@ 0x30
 800a0b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0b6:	e77f      	b.n	8009fb8 <_dtoa_r+0x41c>
 800a0b8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a0ba:	4b7a      	ldr	r3, [pc, #488]	@ (800a2a4 <_dtoa_r+0x708>)
 800a0bc:	3a01      	subs	r2, #1
 800a0be:	00d2      	lsls	r2, r2, #3
 800a0c0:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800a0c2:	189b      	adds	r3, r3, r2
 800a0c4:	681a      	ldr	r2, [r3, #0]
 800a0c6:	685b      	ldr	r3, [r3, #4]
 800a0c8:	2900      	cmp	r1, #0
 800a0ca:	d04c      	beq.n	800a166 <_dtoa_r+0x5ca>
 800a0cc:	2000      	movs	r0, #0
 800a0ce:	497c      	ldr	r1, [pc, #496]	@ (800a2c0 <_dtoa_r+0x724>)
 800a0d0:	f7f7 ff20 	bl	8001f14 <__aeabi_ddiv>
 800a0d4:	0032      	movs	r2, r6
 800a0d6:	003b      	movs	r3, r7
 800a0d8:	f7f8 fe3c 	bl	8002d54 <__aeabi_dsub>
 800a0dc:	9a08      	ldr	r2, [sp, #32]
 800a0de:	0006      	movs	r6, r0
 800a0e0:	4694      	mov	ip, r2
 800a0e2:	000f      	movs	r7, r1
 800a0e4:	9b08      	ldr	r3, [sp, #32]
 800a0e6:	9316      	str	r3, [sp, #88]	@ 0x58
 800a0e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a0ea:	4463      	add	r3, ip
 800a0ec:	9311      	str	r3, [sp, #68]	@ 0x44
 800a0ee:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a0f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a0f2:	f7f9 fa5b 	bl	80035ac <__aeabi_d2iz>
 800a0f6:	0005      	movs	r5, r0
 800a0f8:	f7f9 fa94 	bl	8003624 <__aeabi_i2d>
 800a0fc:	0002      	movs	r2, r0
 800a0fe:	000b      	movs	r3, r1
 800a100:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a102:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a104:	f7f8 fe26 	bl	8002d54 <__aeabi_dsub>
 800a108:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a10a:	3530      	adds	r5, #48	@ 0x30
 800a10c:	1c5c      	adds	r4, r3, #1
 800a10e:	701d      	strb	r5, [r3, #0]
 800a110:	0032      	movs	r2, r6
 800a112:	003b      	movs	r3, r7
 800a114:	900a      	str	r0, [sp, #40]	@ 0x28
 800a116:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a118:	f7f6 f99e 	bl	8000458 <__aeabi_dcmplt>
 800a11c:	2800      	cmp	r0, #0
 800a11e:	d16b      	bne.n	800a1f8 <_dtoa_r+0x65c>
 800a120:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a122:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a124:	2000      	movs	r0, #0
 800a126:	4961      	ldr	r1, [pc, #388]	@ (800a2ac <_dtoa_r+0x710>)
 800a128:	f7f8 fe14 	bl	8002d54 <__aeabi_dsub>
 800a12c:	0032      	movs	r2, r6
 800a12e:	003b      	movs	r3, r7
 800a130:	f7f6 f992 	bl	8000458 <__aeabi_dcmplt>
 800a134:	2800      	cmp	r0, #0
 800a136:	d000      	beq.n	800a13a <_dtoa_r+0x59e>
 800a138:	e0c6      	b.n	800a2c8 <_dtoa_r+0x72c>
 800a13a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a13c:	42a3      	cmp	r3, r4
 800a13e:	d100      	bne.n	800a142 <_dtoa_r+0x5a6>
 800a140:	e765      	b.n	800a00e <_dtoa_r+0x472>
 800a142:	2200      	movs	r2, #0
 800a144:	0030      	movs	r0, r6
 800a146:	0039      	movs	r1, r7
 800a148:	4b59      	ldr	r3, [pc, #356]	@ (800a2b0 <_dtoa_r+0x714>)
 800a14a:	f7f8 fb1d 	bl	8002788 <__aeabi_dmul>
 800a14e:	2200      	movs	r2, #0
 800a150:	0006      	movs	r6, r0
 800a152:	000f      	movs	r7, r1
 800a154:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a156:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a158:	4b55      	ldr	r3, [pc, #340]	@ (800a2b0 <_dtoa_r+0x714>)
 800a15a:	f7f8 fb15 	bl	8002788 <__aeabi_dmul>
 800a15e:	9416      	str	r4, [sp, #88]	@ 0x58
 800a160:	900a      	str	r0, [sp, #40]	@ 0x28
 800a162:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a164:	e7c3      	b.n	800a0ee <_dtoa_r+0x552>
 800a166:	0030      	movs	r0, r6
 800a168:	0039      	movs	r1, r7
 800a16a:	f7f8 fb0d 	bl	8002788 <__aeabi_dmul>
 800a16e:	9d08      	ldr	r5, [sp, #32]
 800a170:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a172:	002b      	movs	r3, r5
 800a174:	4694      	mov	ip, r2
 800a176:	9016      	str	r0, [sp, #88]	@ 0x58
 800a178:	9117      	str	r1, [sp, #92]	@ 0x5c
 800a17a:	4463      	add	r3, ip
 800a17c:	9319      	str	r3, [sp, #100]	@ 0x64
 800a17e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a180:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a182:	f7f9 fa13 	bl	80035ac <__aeabi_d2iz>
 800a186:	0004      	movs	r4, r0
 800a188:	f7f9 fa4c 	bl	8003624 <__aeabi_i2d>
 800a18c:	000b      	movs	r3, r1
 800a18e:	0002      	movs	r2, r0
 800a190:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a192:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a194:	f7f8 fdde 	bl	8002d54 <__aeabi_dsub>
 800a198:	3430      	adds	r4, #48	@ 0x30
 800a19a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a19c:	702c      	strb	r4, [r5, #0]
 800a19e:	3501      	adds	r5, #1
 800a1a0:	0006      	movs	r6, r0
 800a1a2:	000f      	movs	r7, r1
 800a1a4:	42ab      	cmp	r3, r5
 800a1a6:	d12a      	bne.n	800a1fe <_dtoa_r+0x662>
 800a1a8:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800a1aa:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800a1ac:	9b08      	ldr	r3, [sp, #32]
 800a1ae:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800a1b0:	469c      	mov	ip, r3
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	4b42      	ldr	r3, [pc, #264]	@ (800a2c0 <_dtoa_r+0x724>)
 800a1b6:	4464      	add	r4, ip
 800a1b8:	f7f7 fae6 	bl	8001788 <__aeabi_dadd>
 800a1bc:	0002      	movs	r2, r0
 800a1be:	000b      	movs	r3, r1
 800a1c0:	0030      	movs	r0, r6
 800a1c2:	0039      	movs	r1, r7
 800a1c4:	f7f6 f95c 	bl	8000480 <__aeabi_dcmpgt>
 800a1c8:	2800      	cmp	r0, #0
 800a1ca:	d000      	beq.n	800a1ce <_dtoa_r+0x632>
 800a1cc:	e07c      	b.n	800a2c8 <_dtoa_r+0x72c>
 800a1ce:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a1d0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a1d2:	2000      	movs	r0, #0
 800a1d4:	493a      	ldr	r1, [pc, #232]	@ (800a2c0 <_dtoa_r+0x724>)
 800a1d6:	f7f8 fdbd 	bl	8002d54 <__aeabi_dsub>
 800a1da:	0002      	movs	r2, r0
 800a1dc:	000b      	movs	r3, r1
 800a1de:	0030      	movs	r0, r6
 800a1e0:	0039      	movs	r1, r7
 800a1e2:	f7f6 f939 	bl	8000458 <__aeabi_dcmplt>
 800a1e6:	2800      	cmp	r0, #0
 800a1e8:	d100      	bne.n	800a1ec <_dtoa_r+0x650>
 800a1ea:	e710      	b.n	800a00e <_dtoa_r+0x472>
 800a1ec:	0023      	movs	r3, r4
 800a1ee:	3c01      	subs	r4, #1
 800a1f0:	7822      	ldrb	r2, [r4, #0]
 800a1f2:	2a30      	cmp	r2, #48	@ 0x30
 800a1f4:	d0fa      	beq.n	800a1ec <_dtoa_r+0x650>
 800a1f6:	001c      	movs	r4, r3
 800a1f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a1fa:	9304      	str	r3, [sp, #16]
 800a1fc:	e042      	b.n	800a284 <_dtoa_r+0x6e8>
 800a1fe:	2200      	movs	r2, #0
 800a200:	4b2b      	ldr	r3, [pc, #172]	@ (800a2b0 <_dtoa_r+0x714>)
 800a202:	f7f8 fac1 	bl	8002788 <__aeabi_dmul>
 800a206:	900a      	str	r0, [sp, #40]	@ 0x28
 800a208:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a20a:	e7b8      	b.n	800a17e <_dtoa_r+0x5e2>
 800a20c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a20e:	9d08      	ldr	r5, [sp, #32]
 800a210:	3b01      	subs	r3, #1
 800a212:	195b      	adds	r3, r3, r5
 800a214:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a216:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a218:	930a      	str	r3, [sp, #40]	@ 0x28
 800a21a:	9a06      	ldr	r2, [sp, #24]
 800a21c:	9b07      	ldr	r3, [sp, #28]
 800a21e:	0030      	movs	r0, r6
 800a220:	0039      	movs	r1, r7
 800a222:	f7f7 fe77 	bl	8001f14 <__aeabi_ddiv>
 800a226:	f7f9 f9c1 	bl	80035ac <__aeabi_d2iz>
 800a22a:	9009      	str	r0, [sp, #36]	@ 0x24
 800a22c:	f7f9 f9fa 	bl	8003624 <__aeabi_i2d>
 800a230:	9a06      	ldr	r2, [sp, #24]
 800a232:	9b07      	ldr	r3, [sp, #28]
 800a234:	f7f8 faa8 	bl	8002788 <__aeabi_dmul>
 800a238:	0002      	movs	r2, r0
 800a23a:	000b      	movs	r3, r1
 800a23c:	0030      	movs	r0, r6
 800a23e:	0039      	movs	r1, r7
 800a240:	f7f8 fd88 	bl	8002d54 <__aeabi_dsub>
 800a244:	002b      	movs	r3, r5
 800a246:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a248:	3501      	adds	r5, #1
 800a24a:	3230      	adds	r2, #48	@ 0x30
 800a24c:	701a      	strb	r2, [r3, #0]
 800a24e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a250:	002c      	movs	r4, r5
 800a252:	429a      	cmp	r2, r3
 800a254:	d14b      	bne.n	800a2ee <_dtoa_r+0x752>
 800a256:	0002      	movs	r2, r0
 800a258:	000b      	movs	r3, r1
 800a25a:	f7f7 fa95 	bl	8001788 <__aeabi_dadd>
 800a25e:	9a06      	ldr	r2, [sp, #24]
 800a260:	9b07      	ldr	r3, [sp, #28]
 800a262:	0006      	movs	r6, r0
 800a264:	000f      	movs	r7, r1
 800a266:	f7f6 f90b 	bl	8000480 <__aeabi_dcmpgt>
 800a26a:	2800      	cmp	r0, #0
 800a26c:	d12a      	bne.n	800a2c4 <_dtoa_r+0x728>
 800a26e:	9a06      	ldr	r2, [sp, #24]
 800a270:	9b07      	ldr	r3, [sp, #28]
 800a272:	0030      	movs	r0, r6
 800a274:	0039      	movs	r1, r7
 800a276:	f7f6 f8e9 	bl	800044c <__aeabi_dcmpeq>
 800a27a:	2800      	cmp	r0, #0
 800a27c:	d002      	beq.n	800a284 <_dtoa_r+0x6e8>
 800a27e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a280:	07dd      	lsls	r5, r3, #31
 800a282:	d41f      	bmi.n	800a2c4 <_dtoa_r+0x728>
 800a284:	9905      	ldr	r1, [sp, #20]
 800a286:	9803      	ldr	r0, [sp, #12]
 800a288:	f000 fbc2 	bl	800aa10 <_Bfree>
 800a28c:	2300      	movs	r3, #0
 800a28e:	7023      	strb	r3, [r4, #0]
 800a290:	9b04      	ldr	r3, [sp, #16]
 800a292:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a294:	3301      	adds	r3, #1
 800a296:	6013      	str	r3, [r2, #0]
 800a298:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d100      	bne.n	800a2a0 <_dtoa_r+0x704>
 800a29e:	e4c7      	b.n	8009c30 <_dtoa_r+0x94>
 800a2a0:	601c      	str	r4, [r3, #0]
 800a2a2:	e4c5      	b.n	8009c30 <_dtoa_r+0x94>
 800a2a4:	0800cc18 	.word	0x0800cc18
 800a2a8:	0800cbf0 	.word	0x0800cbf0
 800a2ac:	3ff00000 	.word	0x3ff00000
 800a2b0:	40240000 	.word	0x40240000
 800a2b4:	401c0000 	.word	0x401c0000
 800a2b8:	fcc00000 	.word	0xfcc00000
 800a2bc:	40140000 	.word	0x40140000
 800a2c0:	3fe00000 	.word	0x3fe00000
 800a2c4:	9b04      	ldr	r3, [sp, #16]
 800a2c6:	930c      	str	r3, [sp, #48]	@ 0x30
 800a2c8:	0023      	movs	r3, r4
 800a2ca:	001c      	movs	r4, r3
 800a2cc:	3b01      	subs	r3, #1
 800a2ce:	781a      	ldrb	r2, [r3, #0]
 800a2d0:	2a39      	cmp	r2, #57	@ 0x39
 800a2d2:	d108      	bne.n	800a2e6 <_dtoa_r+0x74a>
 800a2d4:	9a08      	ldr	r2, [sp, #32]
 800a2d6:	429a      	cmp	r2, r3
 800a2d8:	d1f7      	bne.n	800a2ca <_dtoa_r+0x72e>
 800a2da:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a2dc:	9908      	ldr	r1, [sp, #32]
 800a2de:	3201      	adds	r2, #1
 800a2e0:	920c      	str	r2, [sp, #48]	@ 0x30
 800a2e2:	2230      	movs	r2, #48	@ 0x30
 800a2e4:	700a      	strb	r2, [r1, #0]
 800a2e6:	781a      	ldrb	r2, [r3, #0]
 800a2e8:	3201      	adds	r2, #1
 800a2ea:	701a      	strb	r2, [r3, #0]
 800a2ec:	e784      	b.n	800a1f8 <_dtoa_r+0x65c>
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	4bc6      	ldr	r3, [pc, #792]	@ (800a60c <_dtoa_r+0xa70>)
 800a2f2:	f7f8 fa49 	bl	8002788 <__aeabi_dmul>
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	0006      	movs	r6, r0
 800a2fc:	000f      	movs	r7, r1
 800a2fe:	f7f6 f8a5 	bl	800044c <__aeabi_dcmpeq>
 800a302:	2800      	cmp	r0, #0
 800a304:	d089      	beq.n	800a21a <_dtoa_r+0x67e>
 800a306:	e7bd      	b.n	800a284 <_dtoa_r+0x6e8>
 800a308:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800a30a:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800a30c:	9c06      	ldr	r4, [sp, #24]
 800a30e:	2f00      	cmp	r7, #0
 800a310:	d014      	beq.n	800a33c <_dtoa_r+0x7a0>
 800a312:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a314:	2a01      	cmp	r2, #1
 800a316:	dd00      	ble.n	800a31a <_dtoa_r+0x77e>
 800a318:	e0e4      	b.n	800a4e4 <_dtoa_r+0x948>
 800a31a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800a31c:	2a00      	cmp	r2, #0
 800a31e:	d100      	bne.n	800a322 <_dtoa_r+0x786>
 800a320:	e0da      	b.n	800a4d8 <_dtoa_r+0x93c>
 800a322:	4abb      	ldr	r2, [pc, #748]	@ (800a610 <_dtoa_r+0xa74>)
 800a324:	189b      	adds	r3, r3, r2
 800a326:	9a06      	ldr	r2, [sp, #24]
 800a328:	2101      	movs	r1, #1
 800a32a:	18d2      	adds	r2, r2, r3
 800a32c:	9206      	str	r2, [sp, #24]
 800a32e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a330:	9803      	ldr	r0, [sp, #12]
 800a332:	18d3      	adds	r3, r2, r3
 800a334:	930d      	str	r3, [sp, #52]	@ 0x34
 800a336:	f000 fc23 	bl	800ab80 <__i2b>
 800a33a:	0007      	movs	r7, r0
 800a33c:	2c00      	cmp	r4, #0
 800a33e:	d00e      	beq.n	800a35e <_dtoa_r+0x7c2>
 800a340:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a342:	2b00      	cmp	r3, #0
 800a344:	dd0b      	ble.n	800a35e <_dtoa_r+0x7c2>
 800a346:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a348:	0023      	movs	r3, r4
 800a34a:	4294      	cmp	r4, r2
 800a34c:	dd00      	ble.n	800a350 <_dtoa_r+0x7b4>
 800a34e:	0013      	movs	r3, r2
 800a350:	9a06      	ldr	r2, [sp, #24]
 800a352:	1ae4      	subs	r4, r4, r3
 800a354:	1ad2      	subs	r2, r2, r3
 800a356:	9206      	str	r2, [sp, #24]
 800a358:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a35a:	1ad3      	subs	r3, r2, r3
 800a35c:	930d      	str	r3, [sp, #52]	@ 0x34
 800a35e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a360:	2b00      	cmp	r3, #0
 800a362:	d021      	beq.n	800a3a8 <_dtoa_r+0x80c>
 800a364:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a366:	2b00      	cmp	r3, #0
 800a368:	d100      	bne.n	800a36c <_dtoa_r+0x7d0>
 800a36a:	e0d3      	b.n	800a514 <_dtoa_r+0x978>
 800a36c:	9e05      	ldr	r6, [sp, #20]
 800a36e:	2d00      	cmp	r5, #0
 800a370:	d014      	beq.n	800a39c <_dtoa_r+0x800>
 800a372:	0039      	movs	r1, r7
 800a374:	002a      	movs	r2, r5
 800a376:	9803      	ldr	r0, [sp, #12]
 800a378:	f000 fcc4 	bl	800ad04 <__pow5mult>
 800a37c:	9a05      	ldr	r2, [sp, #20]
 800a37e:	0001      	movs	r1, r0
 800a380:	0007      	movs	r7, r0
 800a382:	9803      	ldr	r0, [sp, #12]
 800a384:	f000 fc14 	bl	800abb0 <__multiply>
 800a388:	0006      	movs	r6, r0
 800a38a:	9905      	ldr	r1, [sp, #20]
 800a38c:	9803      	ldr	r0, [sp, #12]
 800a38e:	f000 fb3f 	bl	800aa10 <_Bfree>
 800a392:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a394:	9605      	str	r6, [sp, #20]
 800a396:	1b5b      	subs	r3, r3, r5
 800a398:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a39a:	d005      	beq.n	800a3a8 <_dtoa_r+0x80c>
 800a39c:	0031      	movs	r1, r6
 800a39e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a3a0:	9803      	ldr	r0, [sp, #12]
 800a3a2:	f000 fcaf 	bl	800ad04 <__pow5mult>
 800a3a6:	9005      	str	r0, [sp, #20]
 800a3a8:	2101      	movs	r1, #1
 800a3aa:	9803      	ldr	r0, [sp, #12]
 800a3ac:	f000 fbe8 	bl	800ab80 <__i2b>
 800a3b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a3b2:	0006      	movs	r6, r0
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d100      	bne.n	800a3ba <_dtoa_r+0x81e>
 800a3b8:	e1bc      	b.n	800a734 <_dtoa_r+0xb98>
 800a3ba:	001a      	movs	r2, r3
 800a3bc:	0001      	movs	r1, r0
 800a3be:	9803      	ldr	r0, [sp, #12]
 800a3c0:	f000 fca0 	bl	800ad04 <__pow5mult>
 800a3c4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a3c6:	0006      	movs	r6, r0
 800a3c8:	2500      	movs	r5, #0
 800a3ca:	2b01      	cmp	r3, #1
 800a3cc:	dc16      	bgt.n	800a3fc <_dtoa_r+0x860>
 800a3ce:	2500      	movs	r5, #0
 800a3d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a3d2:	42ab      	cmp	r3, r5
 800a3d4:	d10e      	bne.n	800a3f4 <_dtoa_r+0x858>
 800a3d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a3d8:	031b      	lsls	r3, r3, #12
 800a3da:	42ab      	cmp	r3, r5
 800a3dc:	d10a      	bne.n	800a3f4 <_dtoa_r+0x858>
 800a3de:	4b8d      	ldr	r3, [pc, #564]	@ (800a614 <_dtoa_r+0xa78>)
 800a3e0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a3e2:	4213      	tst	r3, r2
 800a3e4:	d006      	beq.n	800a3f4 <_dtoa_r+0x858>
 800a3e6:	9b06      	ldr	r3, [sp, #24]
 800a3e8:	3501      	adds	r5, #1
 800a3ea:	3301      	adds	r3, #1
 800a3ec:	9306      	str	r3, [sp, #24]
 800a3ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a3f0:	3301      	adds	r3, #1
 800a3f2:	930d      	str	r3, [sp, #52]	@ 0x34
 800a3f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a3f6:	2001      	movs	r0, #1
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d008      	beq.n	800a40e <_dtoa_r+0x872>
 800a3fc:	6933      	ldr	r3, [r6, #16]
 800a3fe:	3303      	adds	r3, #3
 800a400:	009b      	lsls	r3, r3, #2
 800a402:	18f3      	adds	r3, r6, r3
 800a404:	6858      	ldr	r0, [r3, #4]
 800a406:	f000 fb6b 	bl	800aae0 <__hi0bits>
 800a40a:	2320      	movs	r3, #32
 800a40c:	1a18      	subs	r0, r3, r0
 800a40e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a410:	1818      	adds	r0, r3, r0
 800a412:	0002      	movs	r2, r0
 800a414:	231f      	movs	r3, #31
 800a416:	401a      	ands	r2, r3
 800a418:	4218      	tst	r0, r3
 800a41a:	d100      	bne.n	800a41e <_dtoa_r+0x882>
 800a41c:	e081      	b.n	800a522 <_dtoa_r+0x986>
 800a41e:	3301      	adds	r3, #1
 800a420:	1a9b      	subs	r3, r3, r2
 800a422:	2b04      	cmp	r3, #4
 800a424:	dd79      	ble.n	800a51a <_dtoa_r+0x97e>
 800a426:	231c      	movs	r3, #28
 800a428:	1a9b      	subs	r3, r3, r2
 800a42a:	9a06      	ldr	r2, [sp, #24]
 800a42c:	18e4      	adds	r4, r4, r3
 800a42e:	18d2      	adds	r2, r2, r3
 800a430:	9206      	str	r2, [sp, #24]
 800a432:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a434:	18d3      	adds	r3, r2, r3
 800a436:	930d      	str	r3, [sp, #52]	@ 0x34
 800a438:	9b06      	ldr	r3, [sp, #24]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	dd05      	ble.n	800a44a <_dtoa_r+0x8ae>
 800a43e:	001a      	movs	r2, r3
 800a440:	9905      	ldr	r1, [sp, #20]
 800a442:	9803      	ldr	r0, [sp, #12]
 800a444:	f000 fcba 	bl	800adbc <__lshift>
 800a448:	9005      	str	r0, [sp, #20]
 800a44a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	dd05      	ble.n	800a45c <_dtoa_r+0x8c0>
 800a450:	0031      	movs	r1, r6
 800a452:	001a      	movs	r2, r3
 800a454:	9803      	ldr	r0, [sp, #12]
 800a456:	f000 fcb1 	bl	800adbc <__lshift>
 800a45a:	0006      	movs	r6, r0
 800a45c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d061      	beq.n	800a526 <_dtoa_r+0x98a>
 800a462:	0031      	movs	r1, r6
 800a464:	9805      	ldr	r0, [sp, #20]
 800a466:	f000 fd15 	bl	800ae94 <__mcmp>
 800a46a:	2800      	cmp	r0, #0
 800a46c:	da5b      	bge.n	800a526 <_dtoa_r+0x98a>
 800a46e:	9b04      	ldr	r3, [sp, #16]
 800a470:	220a      	movs	r2, #10
 800a472:	3b01      	subs	r3, #1
 800a474:	930c      	str	r3, [sp, #48]	@ 0x30
 800a476:	9905      	ldr	r1, [sp, #20]
 800a478:	2300      	movs	r3, #0
 800a47a:	9803      	ldr	r0, [sp, #12]
 800a47c:	f000 faec 	bl	800aa58 <__multadd>
 800a480:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a482:	9005      	str	r0, [sp, #20]
 800a484:	2b00      	cmp	r3, #0
 800a486:	d100      	bne.n	800a48a <_dtoa_r+0x8ee>
 800a488:	e15b      	b.n	800a742 <_dtoa_r+0xba6>
 800a48a:	2300      	movs	r3, #0
 800a48c:	0039      	movs	r1, r7
 800a48e:	220a      	movs	r2, #10
 800a490:	9803      	ldr	r0, [sp, #12]
 800a492:	f000 fae1 	bl	800aa58 <__multadd>
 800a496:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a498:	0007      	movs	r7, r0
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	dc4d      	bgt.n	800a53a <_dtoa_r+0x99e>
 800a49e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a4a0:	2b02      	cmp	r3, #2
 800a4a2:	dd46      	ble.n	800a532 <_dtoa_r+0x996>
 800a4a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d000      	beq.n	800a4ac <_dtoa_r+0x910>
 800a4aa:	e5db      	b.n	800a064 <_dtoa_r+0x4c8>
 800a4ac:	0031      	movs	r1, r6
 800a4ae:	2205      	movs	r2, #5
 800a4b0:	9803      	ldr	r0, [sp, #12]
 800a4b2:	f000 fad1 	bl	800aa58 <__multadd>
 800a4b6:	0006      	movs	r6, r0
 800a4b8:	0001      	movs	r1, r0
 800a4ba:	9805      	ldr	r0, [sp, #20]
 800a4bc:	f000 fcea 	bl	800ae94 <__mcmp>
 800a4c0:	2800      	cmp	r0, #0
 800a4c2:	dc00      	bgt.n	800a4c6 <_dtoa_r+0x92a>
 800a4c4:	e5ce      	b.n	800a064 <_dtoa_r+0x4c8>
 800a4c6:	9b08      	ldr	r3, [sp, #32]
 800a4c8:	9a08      	ldr	r2, [sp, #32]
 800a4ca:	1c5c      	adds	r4, r3, #1
 800a4cc:	2331      	movs	r3, #49	@ 0x31
 800a4ce:	7013      	strb	r3, [r2, #0]
 800a4d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a4d2:	3301      	adds	r3, #1
 800a4d4:	930c      	str	r3, [sp, #48]	@ 0x30
 800a4d6:	e5c9      	b.n	800a06c <_dtoa_r+0x4d0>
 800a4d8:	2336      	movs	r3, #54	@ 0x36
 800a4da:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a4dc:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800a4de:	1a9b      	subs	r3, r3, r2
 800a4e0:	9c06      	ldr	r4, [sp, #24]
 800a4e2:	e720      	b.n	800a326 <_dtoa_r+0x78a>
 800a4e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4e6:	1e5d      	subs	r5, r3, #1
 800a4e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a4ea:	42ab      	cmp	r3, r5
 800a4ec:	db08      	blt.n	800a500 <_dtoa_r+0x964>
 800a4ee:	1b5d      	subs	r5, r3, r5
 800a4f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	daf4      	bge.n	800a4e0 <_dtoa_r+0x944>
 800a4f6:	9b06      	ldr	r3, [sp, #24]
 800a4f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a4fa:	1a9c      	subs	r4, r3, r2
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	e712      	b.n	800a326 <_dtoa_r+0x78a>
 800a500:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a502:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a504:	1aeb      	subs	r3, r5, r3
 800a506:	18d3      	adds	r3, r2, r3
 800a508:	9314      	str	r3, [sp, #80]	@ 0x50
 800a50a:	950f      	str	r5, [sp, #60]	@ 0x3c
 800a50c:	9c06      	ldr	r4, [sp, #24]
 800a50e:	2500      	movs	r5, #0
 800a510:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a512:	e708      	b.n	800a326 <_dtoa_r+0x78a>
 800a514:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a516:	9905      	ldr	r1, [sp, #20]
 800a518:	e742      	b.n	800a3a0 <_dtoa_r+0x804>
 800a51a:	2b04      	cmp	r3, #4
 800a51c:	d08c      	beq.n	800a438 <_dtoa_r+0x89c>
 800a51e:	331c      	adds	r3, #28
 800a520:	e783      	b.n	800a42a <_dtoa_r+0x88e>
 800a522:	0013      	movs	r3, r2
 800a524:	e7fb      	b.n	800a51e <_dtoa_r+0x982>
 800a526:	9b04      	ldr	r3, [sp, #16]
 800a528:	930c      	str	r3, [sp, #48]	@ 0x30
 800a52a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a52c:	930e      	str	r3, [sp, #56]	@ 0x38
 800a52e:	2b00      	cmp	r3, #0
 800a530:	ddb5      	ble.n	800a49e <_dtoa_r+0x902>
 800a532:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a534:	2b00      	cmp	r3, #0
 800a536:	d100      	bne.n	800a53a <_dtoa_r+0x99e>
 800a538:	e107      	b.n	800a74a <_dtoa_r+0xbae>
 800a53a:	2c00      	cmp	r4, #0
 800a53c:	dd05      	ble.n	800a54a <_dtoa_r+0x9ae>
 800a53e:	0039      	movs	r1, r7
 800a540:	0022      	movs	r2, r4
 800a542:	9803      	ldr	r0, [sp, #12]
 800a544:	f000 fc3a 	bl	800adbc <__lshift>
 800a548:	0007      	movs	r7, r0
 800a54a:	9704      	str	r7, [sp, #16]
 800a54c:	2d00      	cmp	r5, #0
 800a54e:	d020      	beq.n	800a592 <_dtoa_r+0x9f6>
 800a550:	6879      	ldr	r1, [r7, #4]
 800a552:	9803      	ldr	r0, [sp, #12]
 800a554:	f000 fa18 	bl	800a988 <_Balloc>
 800a558:	1e04      	subs	r4, r0, #0
 800a55a:	d10c      	bne.n	800a576 <_dtoa_r+0x9da>
 800a55c:	0022      	movs	r2, r4
 800a55e:	4b2e      	ldr	r3, [pc, #184]	@ (800a618 <_dtoa_r+0xa7c>)
 800a560:	482e      	ldr	r0, [pc, #184]	@ (800a61c <_dtoa_r+0xa80>)
 800a562:	492f      	ldr	r1, [pc, #188]	@ (800a620 <_dtoa_r+0xa84>)
 800a564:	f7ff fb2f 	bl	8009bc6 <_dtoa_r+0x2a>
 800a568:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800a56a:	0037      	movs	r7, r6
 800a56c:	e7ab      	b.n	800a4c6 <_dtoa_r+0x92a>
 800a56e:	9b04      	ldr	r3, [sp, #16]
 800a570:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800a572:	930c      	str	r3, [sp, #48]	@ 0x30
 800a574:	e7f9      	b.n	800a56a <_dtoa_r+0x9ce>
 800a576:	0039      	movs	r1, r7
 800a578:	693a      	ldr	r2, [r7, #16]
 800a57a:	310c      	adds	r1, #12
 800a57c:	3202      	adds	r2, #2
 800a57e:	0092      	lsls	r2, r2, #2
 800a580:	300c      	adds	r0, #12
 800a582:	f7ff fa7d 	bl	8009a80 <memcpy>
 800a586:	2201      	movs	r2, #1
 800a588:	0021      	movs	r1, r4
 800a58a:	9803      	ldr	r0, [sp, #12]
 800a58c:	f000 fc16 	bl	800adbc <__lshift>
 800a590:	9004      	str	r0, [sp, #16]
 800a592:	9b08      	ldr	r3, [sp, #32]
 800a594:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a596:	9306      	str	r3, [sp, #24]
 800a598:	3b01      	subs	r3, #1
 800a59a:	189b      	adds	r3, r3, r2
 800a59c:	2201      	movs	r2, #1
 800a59e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a5a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5a2:	4013      	ands	r3, r2
 800a5a4:	930e      	str	r3, [sp, #56]	@ 0x38
 800a5a6:	0031      	movs	r1, r6
 800a5a8:	9805      	ldr	r0, [sp, #20]
 800a5aa:	f7ff fa72 	bl	8009a92 <quorem>
 800a5ae:	0039      	movs	r1, r7
 800a5b0:	0005      	movs	r5, r0
 800a5b2:	900a      	str	r0, [sp, #40]	@ 0x28
 800a5b4:	9805      	ldr	r0, [sp, #20]
 800a5b6:	f000 fc6d 	bl	800ae94 <__mcmp>
 800a5ba:	9a04      	ldr	r2, [sp, #16]
 800a5bc:	900d      	str	r0, [sp, #52]	@ 0x34
 800a5be:	0031      	movs	r1, r6
 800a5c0:	9803      	ldr	r0, [sp, #12]
 800a5c2:	f000 fc83 	bl	800aecc <__mdiff>
 800a5c6:	2201      	movs	r2, #1
 800a5c8:	68c3      	ldr	r3, [r0, #12]
 800a5ca:	0004      	movs	r4, r0
 800a5cc:	3530      	adds	r5, #48	@ 0x30
 800a5ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d104      	bne.n	800a5de <_dtoa_r+0xa42>
 800a5d4:	0001      	movs	r1, r0
 800a5d6:	9805      	ldr	r0, [sp, #20]
 800a5d8:	f000 fc5c 	bl	800ae94 <__mcmp>
 800a5dc:	9009      	str	r0, [sp, #36]	@ 0x24
 800a5de:	0021      	movs	r1, r4
 800a5e0:	9803      	ldr	r0, [sp, #12]
 800a5e2:	f000 fa15 	bl	800aa10 <_Bfree>
 800a5e6:	9b06      	ldr	r3, [sp, #24]
 800a5e8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a5ea:	1c5c      	adds	r4, r3, #1
 800a5ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5ee:	4313      	orrs	r3, r2
 800a5f0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a5f2:	4313      	orrs	r3, r2
 800a5f4:	d116      	bne.n	800a624 <_dtoa_r+0xa88>
 800a5f6:	2d39      	cmp	r5, #57	@ 0x39
 800a5f8:	d02f      	beq.n	800a65a <_dtoa_r+0xabe>
 800a5fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	dd01      	ble.n	800a604 <_dtoa_r+0xa68>
 800a600:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800a602:	3531      	adds	r5, #49	@ 0x31
 800a604:	9b06      	ldr	r3, [sp, #24]
 800a606:	701d      	strb	r5, [r3, #0]
 800a608:	e532      	b.n	800a070 <_dtoa_r+0x4d4>
 800a60a:	46c0      	nop			@ (mov r8, r8)
 800a60c:	40240000 	.word	0x40240000
 800a610:	00000433 	.word	0x00000433
 800a614:	7ff00000 	.word	0x7ff00000
 800a618:	0800cb20 	.word	0x0800cb20
 800a61c:	0800cac8 	.word	0x0800cac8
 800a620:	000002ef 	.word	0x000002ef
 800a624:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a626:	2b00      	cmp	r3, #0
 800a628:	db04      	blt.n	800a634 <_dtoa_r+0xa98>
 800a62a:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a62c:	4313      	orrs	r3, r2
 800a62e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a630:	4313      	orrs	r3, r2
 800a632:	d11e      	bne.n	800a672 <_dtoa_r+0xad6>
 800a634:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a636:	2b00      	cmp	r3, #0
 800a638:	dde4      	ble.n	800a604 <_dtoa_r+0xa68>
 800a63a:	9905      	ldr	r1, [sp, #20]
 800a63c:	2201      	movs	r2, #1
 800a63e:	9803      	ldr	r0, [sp, #12]
 800a640:	f000 fbbc 	bl	800adbc <__lshift>
 800a644:	0031      	movs	r1, r6
 800a646:	9005      	str	r0, [sp, #20]
 800a648:	f000 fc24 	bl	800ae94 <__mcmp>
 800a64c:	2800      	cmp	r0, #0
 800a64e:	dc02      	bgt.n	800a656 <_dtoa_r+0xaba>
 800a650:	d1d8      	bne.n	800a604 <_dtoa_r+0xa68>
 800a652:	07eb      	lsls	r3, r5, #31
 800a654:	d5d6      	bpl.n	800a604 <_dtoa_r+0xa68>
 800a656:	2d39      	cmp	r5, #57	@ 0x39
 800a658:	d1d2      	bne.n	800a600 <_dtoa_r+0xa64>
 800a65a:	2339      	movs	r3, #57	@ 0x39
 800a65c:	9a06      	ldr	r2, [sp, #24]
 800a65e:	7013      	strb	r3, [r2, #0]
 800a660:	0023      	movs	r3, r4
 800a662:	001c      	movs	r4, r3
 800a664:	3b01      	subs	r3, #1
 800a666:	781a      	ldrb	r2, [r3, #0]
 800a668:	2a39      	cmp	r2, #57	@ 0x39
 800a66a:	d050      	beq.n	800a70e <_dtoa_r+0xb72>
 800a66c:	3201      	adds	r2, #1
 800a66e:	701a      	strb	r2, [r3, #0]
 800a670:	e4fe      	b.n	800a070 <_dtoa_r+0x4d4>
 800a672:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a674:	2b00      	cmp	r3, #0
 800a676:	dd03      	ble.n	800a680 <_dtoa_r+0xae4>
 800a678:	2d39      	cmp	r5, #57	@ 0x39
 800a67a:	d0ee      	beq.n	800a65a <_dtoa_r+0xabe>
 800a67c:	3501      	adds	r5, #1
 800a67e:	e7c1      	b.n	800a604 <_dtoa_r+0xa68>
 800a680:	9b06      	ldr	r3, [sp, #24]
 800a682:	9a06      	ldr	r2, [sp, #24]
 800a684:	701d      	strb	r5, [r3, #0]
 800a686:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a688:	4293      	cmp	r3, r2
 800a68a:	d02b      	beq.n	800a6e4 <_dtoa_r+0xb48>
 800a68c:	2300      	movs	r3, #0
 800a68e:	220a      	movs	r2, #10
 800a690:	9905      	ldr	r1, [sp, #20]
 800a692:	9803      	ldr	r0, [sp, #12]
 800a694:	f000 f9e0 	bl	800aa58 <__multadd>
 800a698:	9b04      	ldr	r3, [sp, #16]
 800a69a:	9005      	str	r0, [sp, #20]
 800a69c:	429f      	cmp	r7, r3
 800a69e:	d109      	bne.n	800a6b4 <_dtoa_r+0xb18>
 800a6a0:	0039      	movs	r1, r7
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	220a      	movs	r2, #10
 800a6a6:	9803      	ldr	r0, [sp, #12]
 800a6a8:	f000 f9d6 	bl	800aa58 <__multadd>
 800a6ac:	0007      	movs	r7, r0
 800a6ae:	9004      	str	r0, [sp, #16]
 800a6b0:	9406      	str	r4, [sp, #24]
 800a6b2:	e778      	b.n	800a5a6 <_dtoa_r+0xa0a>
 800a6b4:	0039      	movs	r1, r7
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	220a      	movs	r2, #10
 800a6ba:	9803      	ldr	r0, [sp, #12]
 800a6bc:	f000 f9cc 	bl	800aa58 <__multadd>
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	0007      	movs	r7, r0
 800a6c4:	220a      	movs	r2, #10
 800a6c6:	9904      	ldr	r1, [sp, #16]
 800a6c8:	9803      	ldr	r0, [sp, #12]
 800a6ca:	f000 f9c5 	bl	800aa58 <__multadd>
 800a6ce:	9004      	str	r0, [sp, #16]
 800a6d0:	e7ee      	b.n	800a6b0 <_dtoa_r+0xb14>
 800a6d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a6d4:	2401      	movs	r4, #1
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	dd00      	ble.n	800a6dc <_dtoa_r+0xb40>
 800a6da:	001c      	movs	r4, r3
 800a6dc:	9704      	str	r7, [sp, #16]
 800a6de:	2700      	movs	r7, #0
 800a6e0:	9b08      	ldr	r3, [sp, #32]
 800a6e2:	191c      	adds	r4, r3, r4
 800a6e4:	9905      	ldr	r1, [sp, #20]
 800a6e6:	2201      	movs	r2, #1
 800a6e8:	9803      	ldr	r0, [sp, #12]
 800a6ea:	f000 fb67 	bl	800adbc <__lshift>
 800a6ee:	0031      	movs	r1, r6
 800a6f0:	9005      	str	r0, [sp, #20]
 800a6f2:	f000 fbcf 	bl	800ae94 <__mcmp>
 800a6f6:	2800      	cmp	r0, #0
 800a6f8:	dcb2      	bgt.n	800a660 <_dtoa_r+0xac4>
 800a6fa:	d101      	bne.n	800a700 <_dtoa_r+0xb64>
 800a6fc:	07ed      	lsls	r5, r5, #31
 800a6fe:	d4af      	bmi.n	800a660 <_dtoa_r+0xac4>
 800a700:	0023      	movs	r3, r4
 800a702:	001c      	movs	r4, r3
 800a704:	3b01      	subs	r3, #1
 800a706:	781a      	ldrb	r2, [r3, #0]
 800a708:	2a30      	cmp	r2, #48	@ 0x30
 800a70a:	d0fa      	beq.n	800a702 <_dtoa_r+0xb66>
 800a70c:	e4b0      	b.n	800a070 <_dtoa_r+0x4d4>
 800a70e:	9a08      	ldr	r2, [sp, #32]
 800a710:	429a      	cmp	r2, r3
 800a712:	d1a6      	bne.n	800a662 <_dtoa_r+0xac6>
 800a714:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a716:	3301      	adds	r3, #1
 800a718:	930c      	str	r3, [sp, #48]	@ 0x30
 800a71a:	2331      	movs	r3, #49	@ 0x31
 800a71c:	7013      	strb	r3, [r2, #0]
 800a71e:	e4a7      	b.n	800a070 <_dtoa_r+0x4d4>
 800a720:	4b14      	ldr	r3, [pc, #80]	@ (800a774 <_dtoa_r+0xbd8>)
 800a722:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a724:	9308      	str	r3, [sp, #32]
 800a726:	4b14      	ldr	r3, [pc, #80]	@ (800a778 <_dtoa_r+0xbdc>)
 800a728:	2a00      	cmp	r2, #0
 800a72a:	d001      	beq.n	800a730 <_dtoa_r+0xb94>
 800a72c:	f7ff fa7e 	bl	8009c2c <_dtoa_r+0x90>
 800a730:	f7ff fa7e 	bl	8009c30 <_dtoa_r+0x94>
 800a734:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a736:	2b01      	cmp	r3, #1
 800a738:	dc00      	bgt.n	800a73c <_dtoa_r+0xba0>
 800a73a:	e648      	b.n	800a3ce <_dtoa_r+0x832>
 800a73c:	2001      	movs	r0, #1
 800a73e:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800a740:	e665      	b.n	800a40e <_dtoa_r+0x872>
 800a742:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a744:	2b00      	cmp	r3, #0
 800a746:	dc00      	bgt.n	800a74a <_dtoa_r+0xbae>
 800a748:	e6a9      	b.n	800a49e <_dtoa_r+0x902>
 800a74a:	2400      	movs	r4, #0
 800a74c:	0031      	movs	r1, r6
 800a74e:	9805      	ldr	r0, [sp, #20]
 800a750:	f7ff f99f 	bl	8009a92 <quorem>
 800a754:	9b08      	ldr	r3, [sp, #32]
 800a756:	3030      	adds	r0, #48	@ 0x30
 800a758:	5518      	strb	r0, [r3, r4]
 800a75a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a75c:	3401      	adds	r4, #1
 800a75e:	0005      	movs	r5, r0
 800a760:	42a3      	cmp	r3, r4
 800a762:	ddb6      	ble.n	800a6d2 <_dtoa_r+0xb36>
 800a764:	2300      	movs	r3, #0
 800a766:	220a      	movs	r2, #10
 800a768:	9905      	ldr	r1, [sp, #20]
 800a76a:	9803      	ldr	r0, [sp, #12]
 800a76c:	f000 f974 	bl	800aa58 <__multadd>
 800a770:	9005      	str	r0, [sp, #20]
 800a772:	e7eb      	b.n	800a74c <_dtoa_r+0xbb0>
 800a774:	0800caa4 	.word	0x0800caa4
 800a778:	0800caac 	.word	0x0800caac

0800a77c <_free_r>:
 800a77c:	b570      	push	{r4, r5, r6, lr}
 800a77e:	0005      	movs	r5, r0
 800a780:	1e0c      	subs	r4, r1, #0
 800a782:	d010      	beq.n	800a7a6 <_free_r+0x2a>
 800a784:	3c04      	subs	r4, #4
 800a786:	6823      	ldr	r3, [r4, #0]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	da00      	bge.n	800a78e <_free_r+0x12>
 800a78c:	18e4      	adds	r4, r4, r3
 800a78e:	0028      	movs	r0, r5
 800a790:	f000 f8ea 	bl	800a968 <__malloc_lock>
 800a794:	4a1d      	ldr	r2, [pc, #116]	@ (800a80c <_free_r+0x90>)
 800a796:	6813      	ldr	r3, [r2, #0]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d105      	bne.n	800a7a8 <_free_r+0x2c>
 800a79c:	6063      	str	r3, [r4, #4]
 800a79e:	6014      	str	r4, [r2, #0]
 800a7a0:	0028      	movs	r0, r5
 800a7a2:	f000 f8e9 	bl	800a978 <__malloc_unlock>
 800a7a6:	bd70      	pop	{r4, r5, r6, pc}
 800a7a8:	42a3      	cmp	r3, r4
 800a7aa:	d908      	bls.n	800a7be <_free_r+0x42>
 800a7ac:	6820      	ldr	r0, [r4, #0]
 800a7ae:	1821      	adds	r1, r4, r0
 800a7b0:	428b      	cmp	r3, r1
 800a7b2:	d1f3      	bne.n	800a79c <_free_r+0x20>
 800a7b4:	6819      	ldr	r1, [r3, #0]
 800a7b6:	685b      	ldr	r3, [r3, #4]
 800a7b8:	1809      	adds	r1, r1, r0
 800a7ba:	6021      	str	r1, [r4, #0]
 800a7bc:	e7ee      	b.n	800a79c <_free_r+0x20>
 800a7be:	001a      	movs	r2, r3
 800a7c0:	685b      	ldr	r3, [r3, #4]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d001      	beq.n	800a7ca <_free_r+0x4e>
 800a7c6:	42a3      	cmp	r3, r4
 800a7c8:	d9f9      	bls.n	800a7be <_free_r+0x42>
 800a7ca:	6811      	ldr	r1, [r2, #0]
 800a7cc:	1850      	adds	r0, r2, r1
 800a7ce:	42a0      	cmp	r0, r4
 800a7d0:	d10b      	bne.n	800a7ea <_free_r+0x6e>
 800a7d2:	6820      	ldr	r0, [r4, #0]
 800a7d4:	1809      	adds	r1, r1, r0
 800a7d6:	1850      	adds	r0, r2, r1
 800a7d8:	6011      	str	r1, [r2, #0]
 800a7da:	4283      	cmp	r3, r0
 800a7dc:	d1e0      	bne.n	800a7a0 <_free_r+0x24>
 800a7de:	6818      	ldr	r0, [r3, #0]
 800a7e0:	685b      	ldr	r3, [r3, #4]
 800a7e2:	1841      	adds	r1, r0, r1
 800a7e4:	6011      	str	r1, [r2, #0]
 800a7e6:	6053      	str	r3, [r2, #4]
 800a7e8:	e7da      	b.n	800a7a0 <_free_r+0x24>
 800a7ea:	42a0      	cmp	r0, r4
 800a7ec:	d902      	bls.n	800a7f4 <_free_r+0x78>
 800a7ee:	230c      	movs	r3, #12
 800a7f0:	602b      	str	r3, [r5, #0]
 800a7f2:	e7d5      	b.n	800a7a0 <_free_r+0x24>
 800a7f4:	6820      	ldr	r0, [r4, #0]
 800a7f6:	1821      	adds	r1, r4, r0
 800a7f8:	428b      	cmp	r3, r1
 800a7fa:	d103      	bne.n	800a804 <_free_r+0x88>
 800a7fc:	6819      	ldr	r1, [r3, #0]
 800a7fe:	685b      	ldr	r3, [r3, #4]
 800a800:	1809      	adds	r1, r1, r0
 800a802:	6021      	str	r1, [r4, #0]
 800a804:	6063      	str	r3, [r4, #4]
 800a806:	6054      	str	r4, [r2, #4]
 800a808:	e7ca      	b.n	800a7a0 <_free_r+0x24>
 800a80a:	46c0      	nop			@ (mov r8, r8)
 800a80c:	20000538 	.word	0x20000538

0800a810 <malloc>:
 800a810:	b510      	push	{r4, lr}
 800a812:	4b03      	ldr	r3, [pc, #12]	@ (800a820 <malloc+0x10>)
 800a814:	0001      	movs	r1, r0
 800a816:	6818      	ldr	r0, [r3, #0]
 800a818:	f000 f826 	bl	800a868 <_malloc_r>
 800a81c:	bd10      	pop	{r4, pc}
 800a81e:	46c0      	nop			@ (mov r8, r8)
 800a820:	20000018 	.word	0x20000018

0800a824 <sbrk_aligned>:
 800a824:	b570      	push	{r4, r5, r6, lr}
 800a826:	4e0f      	ldr	r6, [pc, #60]	@ (800a864 <sbrk_aligned+0x40>)
 800a828:	000d      	movs	r5, r1
 800a82a:	6831      	ldr	r1, [r6, #0]
 800a82c:	0004      	movs	r4, r0
 800a82e:	2900      	cmp	r1, #0
 800a830:	d102      	bne.n	800a838 <sbrk_aligned+0x14>
 800a832:	f000 fe67 	bl	800b504 <_sbrk_r>
 800a836:	6030      	str	r0, [r6, #0]
 800a838:	0029      	movs	r1, r5
 800a83a:	0020      	movs	r0, r4
 800a83c:	f000 fe62 	bl	800b504 <_sbrk_r>
 800a840:	1c43      	adds	r3, r0, #1
 800a842:	d103      	bne.n	800a84c <sbrk_aligned+0x28>
 800a844:	2501      	movs	r5, #1
 800a846:	426d      	negs	r5, r5
 800a848:	0028      	movs	r0, r5
 800a84a:	bd70      	pop	{r4, r5, r6, pc}
 800a84c:	2303      	movs	r3, #3
 800a84e:	1cc5      	adds	r5, r0, #3
 800a850:	439d      	bics	r5, r3
 800a852:	42a8      	cmp	r0, r5
 800a854:	d0f8      	beq.n	800a848 <sbrk_aligned+0x24>
 800a856:	1a29      	subs	r1, r5, r0
 800a858:	0020      	movs	r0, r4
 800a85a:	f000 fe53 	bl	800b504 <_sbrk_r>
 800a85e:	3001      	adds	r0, #1
 800a860:	d1f2      	bne.n	800a848 <sbrk_aligned+0x24>
 800a862:	e7ef      	b.n	800a844 <sbrk_aligned+0x20>
 800a864:	20000534 	.word	0x20000534

0800a868 <_malloc_r>:
 800a868:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a86a:	2203      	movs	r2, #3
 800a86c:	1ccb      	adds	r3, r1, #3
 800a86e:	4393      	bics	r3, r2
 800a870:	3308      	adds	r3, #8
 800a872:	0005      	movs	r5, r0
 800a874:	001f      	movs	r7, r3
 800a876:	2b0c      	cmp	r3, #12
 800a878:	d234      	bcs.n	800a8e4 <_malloc_r+0x7c>
 800a87a:	270c      	movs	r7, #12
 800a87c:	42b9      	cmp	r1, r7
 800a87e:	d833      	bhi.n	800a8e8 <_malloc_r+0x80>
 800a880:	0028      	movs	r0, r5
 800a882:	f000 f871 	bl	800a968 <__malloc_lock>
 800a886:	4e37      	ldr	r6, [pc, #220]	@ (800a964 <_malloc_r+0xfc>)
 800a888:	6833      	ldr	r3, [r6, #0]
 800a88a:	001c      	movs	r4, r3
 800a88c:	2c00      	cmp	r4, #0
 800a88e:	d12f      	bne.n	800a8f0 <_malloc_r+0x88>
 800a890:	0039      	movs	r1, r7
 800a892:	0028      	movs	r0, r5
 800a894:	f7ff ffc6 	bl	800a824 <sbrk_aligned>
 800a898:	0004      	movs	r4, r0
 800a89a:	1c43      	adds	r3, r0, #1
 800a89c:	d15f      	bne.n	800a95e <_malloc_r+0xf6>
 800a89e:	6834      	ldr	r4, [r6, #0]
 800a8a0:	9400      	str	r4, [sp, #0]
 800a8a2:	9b00      	ldr	r3, [sp, #0]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d14a      	bne.n	800a93e <_malloc_r+0xd6>
 800a8a8:	2c00      	cmp	r4, #0
 800a8aa:	d052      	beq.n	800a952 <_malloc_r+0xea>
 800a8ac:	6823      	ldr	r3, [r4, #0]
 800a8ae:	0028      	movs	r0, r5
 800a8b0:	18e3      	adds	r3, r4, r3
 800a8b2:	9900      	ldr	r1, [sp, #0]
 800a8b4:	9301      	str	r3, [sp, #4]
 800a8b6:	f000 fe25 	bl	800b504 <_sbrk_r>
 800a8ba:	9b01      	ldr	r3, [sp, #4]
 800a8bc:	4283      	cmp	r3, r0
 800a8be:	d148      	bne.n	800a952 <_malloc_r+0xea>
 800a8c0:	6823      	ldr	r3, [r4, #0]
 800a8c2:	0028      	movs	r0, r5
 800a8c4:	1aff      	subs	r7, r7, r3
 800a8c6:	0039      	movs	r1, r7
 800a8c8:	f7ff ffac 	bl	800a824 <sbrk_aligned>
 800a8cc:	3001      	adds	r0, #1
 800a8ce:	d040      	beq.n	800a952 <_malloc_r+0xea>
 800a8d0:	6823      	ldr	r3, [r4, #0]
 800a8d2:	19db      	adds	r3, r3, r7
 800a8d4:	6023      	str	r3, [r4, #0]
 800a8d6:	6833      	ldr	r3, [r6, #0]
 800a8d8:	685a      	ldr	r2, [r3, #4]
 800a8da:	2a00      	cmp	r2, #0
 800a8dc:	d133      	bne.n	800a946 <_malloc_r+0xde>
 800a8de:	9b00      	ldr	r3, [sp, #0]
 800a8e0:	6033      	str	r3, [r6, #0]
 800a8e2:	e019      	b.n	800a918 <_malloc_r+0xb0>
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	dac9      	bge.n	800a87c <_malloc_r+0x14>
 800a8e8:	230c      	movs	r3, #12
 800a8ea:	602b      	str	r3, [r5, #0]
 800a8ec:	2000      	movs	r0, #0
 800a8ee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a8f0:	6821      	ldr	r1, [r4, #0]
 800a8f2:	1bc9      	subs	r1, r1, r7
 800a8f4:	d420      	bmi.n	800a938 <_malloc_r+0xd0>
 800a8f6:	290b      	cmp	r1, #11
 800a8f8:	d90a      	bls.n	800a910 <_malloc_r+0xa8>
 800a8fa:	19e2      	adds	r2, r4, r7
 800a8fc:	6027      	str	r7, [r4, #0]
 800a8fe:	42a3      	cmp	r3, r4
 800a900:	d104      	bne.n	800a90c <_malloc_r+0xa4>
 800a902:	6032      	str	r2, [r6, #0]
 800a904:	6863      	ldr	r3, [r4, #4]
 800a906:	6011      	str	r1, [r2, #0]
 800a908:	6053      	str	r3, [r2, #4]
 800a90a:	e005      	b.n	800a918 <_malloc_r+0xb0>
 800a90c:	605a      	str	r2, [r3, #4]
 800a90e:	e7f9      	b.n	800a904 <_malloc_r+0x9c>
 800a910:	6862      	ldr	r2, [r4, #4]
 800a912:	42a3      	cmp	r3, r4
 800a914:	d10e      	bne.n	800a934 <_malloc_r+0xcc>
 800a916:	6032      	str	r2, [r6, #0]
 800a918:	0028      	movs	r0, r5
 800a91a:	f000 f82d 	bl	800a978 <__malloc_unlock>
 800a91e:	0020      	movs	r0, r4
 800a920:	2207      	movs	r2, #7
 800a922:	300b      	adds	r0, #11
 800a924:	1d23      	adds	r3, r4, #4
 800a926:	4390      	bics	r0, r2
 800a928:	1ac2      	subs	r2, r0, r3
 800a92a:	4298      	cmp	r0, r3
 800a92c:	d0df      	beq.n	800a8ee <_malloc_r+0x86>
 800a92e:	1a1b      	subs	r3, r3, r0
 800a930:	50a3      	str	r3, [r4, r2]
 800a932:	e7dc      	b.n	800a8ee <_malloc_r+0x86>
 800a934:	605a      	str	r2, [r3, #4]
 800a936:	e7ef      	b.n	800a918 <_malloc_r+0xb0>
 800a938:	0023      	movs	r3, r4
 800a93a:	6864      	ldr	r4, [r4, #4]
 800a93c:	e7a6      	b.n	800a88c <_malloc_r+0x24>
 800a93e:	9c00      	ldr	r4, [sp, #0]
 800a940:	6863      	ldr	r3, [r4, #4]
 800a942:	9300      	str	r3, [sp, #0]
 800a944:	e7ad      	b.n	800a8a2 <_malloc_r+0x3a>
 800a946:	001a      	movs	r2, r3
 800a948:	685b      	ldr	r3, [r3, #4]
 800a94a:	42a3      	cmp	r3, r4
 800a94c:	d1fb      	bne.n	800a946 <_malloc_r+0xde>
 800a94e:	2300      	movs	r3, #0
 800a950:	e7da      	b.n	800a908 <_malloc_r+0xa0>
 800a952:	230c      	movs	r3, #12
 800a954:	0028      	movs	r0, r5
 800a956:	602b      	str	r3, [r5, #0]
 800a958:	f000 f80e 	bl	800a978 <__malloc_unlock>
 800a95c:	e7c6      	b.n	800a8ec <_malloc_r+0x84>
 800a95e:	6007      	str	r7, [r0, #0]
 800a960:	e7da      	b.n	800a918 <_malloc_r+0xb0>
 800a962:	46c0      	nop			@ (mov r8, r8)
 800a964:	20000538 	.word	0x20000538

0800a968 <__malloc_lock>:
 800a968:	b510      	push	{r4, lr}
 800a96a:	4802      	ldr	r0, [pc, #8]	@ (800a974 <__malloc_lock+0xc>)
 800a96c:	f7ff f87b 	bl	8009a66 <__retarget_lock_acquire_recursive>
 800a970:	bd10      	pop	{r4, pc}
 800a972:	46c0      	nop			@ (mov r8, r8)
 800a974:	20000530 	.word	0x20000530

0800a978 <__malloc_unlock>:
 800a978:	b510      	push	{r4, lr}
 800a97a:	4802      	ldr	r0, [pc, #8]	@ (800a984 <__malloc_unlock+0xc>)
 800a97c:	f7ff f874 	bl	8009a68 <__retarget_lock_release_recursive>
 800a980:	bd10      	pop	{r4, pc}
 800a982:	46c0      	nop			@ (mov r8, r8)
 800a984:	20000530 	.word	0x20000530

0800a988 <_Balloc>:
 800a988:	b570      	push	{r4, r5, r6, lr}
 800a98a:	69c5      	ldr	r5, [r0, #28]
 800a98c:	0006      	movs	r6, r0
 800a98e:	000c      	movs	r4, r1
 800a990:	2d00      	cmp	r5, #0
 800a992:	d10e      	bne.n	800a9b2 <_Balloc+0x2a>
 800a994:	2010      	movs	r0, #16
 800a996:	f7ff ff3b 	bl	800a810 <malloc>
 800a99a:	1e02      	subs	r2, r0, #0
 800a99c:	61f0      	str	r0, [r6, #28]
 800a99e:	d104      	bne.n	800a9aa <_Balloc+0x22>
 800a9a0:	216b      	movs	r1, #107	@ 0x6b
 800a9a2:	4b19      	ldr	r3, [pc, #100]	@ (800aa08 <_Balloc+0x80>)
 800a9a4:	4819      	ldr	r0, [pc, #100]	@ (800aa0c <_Balloc+0x84>)
 800a9a6:	f000 fdbf 	bl	800b528 <__assert_func>
 800a9aa:	6045      	str	r5, [r0, #4]
 800a9ac:	6085      	str	r5, [r0, #8]
 800a9ae:	6005      	str	r5, [r0, #0]
 800a9b0:	60c5      	str	r5, [r0, #12]
 800a9b2:	69f5      	ldr	r5, [r6, #28]
 800a9b4:	68eb      	ldr	r3, [r5, #12]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d013      	beq.n	800a9e2 <_Balloc+0x5a>
 800a9ba:	69f3      	ldr	r3, [r6, #28]
 800a9bc:	00a2      	lsls	r2, r4, #2
 800a9be:	68db      	ldr	r3, [r3, #12]
 800a9c0:	189b      	adds	r3, r3, r2
 800a9c2:	6818      	ldr	r0, [r3, #0]
 800a9c4:	2800      	cmp	r0, #0
 800a9c6:	d118      	bne.n	800a9fa <_Balloc+0x72>
 800a9c8:	2101      	movs	r1, #1
 800a9ca:	000d      	movs	r5, r1
 800a9cc:	40a5      	lsls	r5, r4
 800a9ce:	1d6a      	adds	r2, r5, #5
 800a9d0:	0030      	movs	r0, r6
 800a9d2:	0092      	lsls	r2, r2, #2
 800a9d4:	f000 fdc6 	bl	800b564 <_calloc_r>
 800a9d8:	2800      	cmp	r0, #0
 800a9da:	d00c      	beq.n	800a9f6 <_Balloc+0x6e>
 800a9dc:	6044      	str	r4, [r0, #4]
 800a9de:	6085      	str	r5, [r0, #8]
 800a9e0:	e00d      	b.n	800a9fe <_Balloc+0x76>
 800a9e2:	2221      	movs	r2, #33	@ 0x21
 800a9e4:	2104      	movs	r1, #4
 800a9e6:	0030      	movs	r0, r6
 800a9e8:	f000 fdbc 	bl	800b564 <_calloc_r>
 800a9ec:	69f3      	ldr	r3, [r6, #28]
 800a9ee:	60e8      	str	r0, [r5, #12]
 800a9f0:	68db      	ldr	r3, [r3, #12]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d1e1      	bne.n	800a9ba <_Balloc+0x32>
 800a9f6:	2000      	movs	r0, #0
 800a9f8:	bd70      	pop	{r4, r5, r6, pc}
 800a9fa:	6802      	ldr	r2, [r0, #0]
 800a9fc:	601a      	str	r2, [r3, #0]
 800a9fe:	2300      	movs	r3, #0
 800aa00:	6103      	str	r3, [r0, #16]
 800aa02:	60c3      	str	r3, [r0, #12]
 800aa04:	e7f8      	b.n	800a9f8 <_Balloc+0x70>
 800aa06:	46c0      	nop			@ (mov r8, r8)
 800aa08:	0800cab1 	.word	0x0800cab1
 800aa0c:	0800cb31 	.word	0x0800cb31

0800aa10 <_Bfree>:
 800aa10:	b570      	push	{r4, r5, r6, lr}
 800aa12:	69c6      	ldr	r6, [r0, #28]
 800aa14:	0005      	movs	r5, r0
 800aa16:	000c      	movs	r4, r1
 800aa18:	2e00      	cmp	r6, #0
 800aa1a:	d10e      	bne.n	800aa3a <_Bfree+0x2a>
 800aa1c:	2010      	movs	r0, #16
 800aa1e:	f7ff fef7 	bl	800a810 <malloc>
 800aa22:	1e02      	subs	r2, r0, #0
 800aa24:	61e8      	str	r0, [r5, #28]
 800aa26:	d104      	bne.n	800aa32 <_Bfree+0x22>
 800aa28:	218f      	movs	r1, #143	@ 0x8f
 800aa2a:	4b09      	ldr	r3, [pc, #36]	@ (800aa50 <_Bfree+0x40>)
 800aa2c:	4809      	ldr	r0, [pc, #36]	@ (800aa54 <_Bfree+0x44>)
 800aa2e:	f000 fd7b 	bl	800b528 <__assert_func>
 800aa32:	6046      	str	r6, [r0, #4]
 800aa34:	6086      	str	r6, [r0, #8]
 800aa36:	6006      	str	r6, [r0, #0]
 800aa38:	60c6      	str	r6, [r0, #12]
 800aa3a:	2c00      	cmp	r4, #0
 800aa3c:	d007      	beq.n	800aa4e <_Bfree+0x3e>
 800aa3e:	69eb      	ldr	r3, [r5, #28]
 800aa40:	6862      	ldr	r2, [r4, #4]
 800aa42:	68db      	ldr	r3, [r3, #12]
 800aa44:	0092      	lsls	r2, r2, #2
 800aa46:	189b      	adds	r3, r3, r2
 800aa48:	681a      	ldr	r2, [r3, #0]
 800aa4a:	6022      	str	r2, [r4, #0]
 800aa4c:	601c      	str	r4, [r3, #0]
 800aa4e:	bd70      	pop	{r4, r5, r6, pc}
 800aa50:	0800cab1 	.word	0x0800cab1
 800aa54:	0800cb31 	.word	0x0800cb31

0800aa58 <__multadd>:
 800aa58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa5a:	000f      	movs	r7, r1
 800aa5c:	9001      	str	r0, [sp, #4]
 800aa5e:	000c      	movs	r4, r1
 800aa60:	001e      	movs	r6, r3
 800aa62:	2000      	movs	r0, #0
 800aa64:	690d      	ldr	r5, [r1, #16]
 800aa66:	3714      	adds	r7, #20
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	3001      	adds	r0, #1
 800aa6c:	b299      	uxth	r1, r3
 800aa6e:	4351      	muls	r1, r2
 800aa70:	0c1b      	lsrs	r3, r3, #16
 800aa72:	4353      	muls	r3, r2
 800aa74:	1989      	adds	r1, r1, r6
 800aa76:	0c0e      	lsrs	r6, r1, #16
 800aa78:	199b      	adds	r3, r3, r6
 800aa7a:	0c1e      	lsrs	r6, r3, #16
 800aa7c:	b289      	uxth	r1, r1
 800aa7e:	041b      	lsls	r3, r3, #16
 800aa80:	185b      	adds	r3, r3, r1
 800aa82:	c708      	stmia	r7!, {r3}
 800aa84:	4285      	cmp	r5, r0
 800aa86:	dcef      	bgt.n	800aa68 <__multadd+0x10>
 800aa88:	2e00      	cmp	r6, #0
 800aa8a:	d022      	beq.n	800aad2 <__multadd+0x7a>
 800aa8c:	68a3      	ldr	r3, [r4, #8]
 800aa8e:	42ab      	cmp	r3, r5
 800aa90:	dc19      	bgt.n	800aac6 <__multadd+0x6e>
 800aa92:	6861      	ldr	r1, [r4, #4]
 800aa94:	9801      	ldr	r0, [sp, #4]
 800aa96:	3101      	adds	r1, #1
 800aa98:	f7ff ff76 	bl	800a988 <_Balloc>
 800aa9c:	1e07      	subs	r7, r0, #0
 800aa9e:	d105      	bne.n	800aaac <__multadd+0x54>
 800aaa0:	003a      	movs	r2, r7
 800aaa2:	21ba      	movs	r1, #186	@ 0xba
 800aaa4:	4b0c      	ldr	r3, [pc, #48]	@ (800aad8 <__multadd+0x80>)
 800aaa6:	480d      	ldr	r0, [pc, #52]	@ (800aadc <__multadd+0x84>)
 800aaa8:	f000 fd3e 	bl	800b528 <__assert_func>
 800aaac:	0021      	movs	r1, r4
 800aaae:	6922      	ldr	r2, [r4, #16]
 800aab0:	310c      	adds	r1, #12
 800aab2:	3202      	adds	r2, #2
 800aab4:	0092      	lsls	r2, r2, #2
 800aab6:	300c      	adds	r0, #12
 800aab8:	f7fe ffe2 	bl	8009a80 <memcpy>
 800aabc:	0021      	movs	r1, r4
 800aabe:	9801      	ldr	r0, [sp, #4]
 800aac0:	f7ff ffa6 	bl	800aa10 <_Bfree>
 800aac4:	003c      	movs	r4, r7
 800aac6:	1d2b      	adds	r3, r5, #4
 800aac8:	009b      	lsls	r3, r3, #2
 800aaca:	18e3      	adds	r3, r4, r3
 800aacc:	3501      	adds	r5, #1
 800aace:	605e      	str	r6, [r3, #4]
 800aad0:	6125      	str	r5, [r4, #16]
 800aad2:	0020      	movs	r0, r4
 800aad4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800aad6:	46c0      	nop			@ (mov r8, r8)
 800aad8:	0800cb20 	.word	0x0800cb20
 800aadc:	0800cb31 	.word	0x0800cb31

0800aae0 <__hi0bits>:
 800aae0:	2280      	movs	r2, #128	@ 0x80
 800aae2:	0003      	movs	r3, r0
 800aae4:	0252      	lsls	r2, r2, #9
 800aae6:	2000      	movs	r0, #0
 800aae8:	4293      	cmp	r3, r2
 800aaea:	d201      	bcs.n	800aaf0 <__hi0bits+0x10>
 800aaec:	041b      	lsls	r3, r3, #16
 800aaee:	3010      	adds	r0, #16
 800aaf0:	2280      	movs	r2, #128	@ 0x80
 800aaf2:	0452      	lsls	r2, r2, #17
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	d201      	bcs.n	800aafc <__hi0bits+0x1c>
 800aaf8:	3008      	adds	r0, #8
 800aafa:	021b      	lsls	r3, r3, #8
 800aafc:	2280      	movs	r2, #128	@ 0x80
 800aafe:	0552      	lsls	r2, r2, #21
 800ab00:	4293      	cmp	r3, r2
 800ab02:	d201      	bcs.n	800ab08 <__hi0bits+0x28>
 800ab04:	3004      	adds	r0, #4
 800ab06:	011b      	lsls	r3, r3, #4
 800ab08:	2280      	movs	r2, #128	@ 0x80
 800ab0a:	05d2      	lsls	r2, r2, #23
 800ab0c:	4293      	cmp	r3, r2
 800ab0e:	d201      	bcs.n	800ab14 <__hi0bits+0x34>
 800ab10:	3002      	adds	r0, #2
 800ab12:	009b      	lsls	r3, r3, #2
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	db03      	blt.n	800ab20 <__hi0bits+0x40>
 800ab18:	3001      	adds	r0, #1
 800ab1a:	4213      	tst	r3, r2
 800ab1c:	d100      	bne.n	800ab20 <__hi0bits+0x40>
 800ab1e:	2020      	movs	r0, #32
 800ab20:	4770      	bx	lr

0800ab22 <__lo0bits>:
 800ab22:	6803      	ldr	r3, [r0, #0]
 800ab24:	0001      	movs	r1, r0
 800ab26:	2207      	movs	r2, #7
 800ab28:	0018      	movs	r0, r3
 800ab2a:	4010      	ands	r0, r2
 800ab2c:	4213      	tst	r3, r2
 800ab2e:	d00d      	beq.n	800ab4c <__lo0bits+0x2a>
 800ab30:	3a06      	subs	r2, #6
 800ab32:	2000      	movs	r0, #0
 800ab34:	4213      	tst	r3, r2
 800ab36:	d105      	bne.n	800ab44 <__lo0bits+0x22>
 800ab38:	3002      	adds	r0, #2
 800ab3a:	4203      	tst	r3, r0
 800ab3c:	d003      	beq.n	800ab46 <__lo0bits+0x24>
 800ab3e:	40d3      	lsrs	r3, r2
 800ab40:	0010      	movs	r0, r2
 800ab42:	600b      	str	r3, [r1, #0]
 800ab44:	4770      	bx	lr
 800ab46:	089b      	lsrs	r3, r3, #2
 800ab48:	600b      	str	r3, [r1, #0]
 800ab4a:	e7fb      	b.n	800ab44 <__lo0bits+0x22>
 800ab4c:	b29a      	uxth	r2, r3
 800ab4e:	2a00      	cmp	r2, #0
 800ab50:	d101      	bne.n	800ab56 <__lo0bits+0x34>
 800ab52:	2010      	movs	r0, #16
 800ab54:	0c1b      	lsrs	r3, r3, #16
 800ab56:	b2da      	uxtb	r2, r3
 800ab58:	2a00      	cmp	r2, #0
 800ab5a:	d101      	bne.n	800ab60 <__lo0bits+0x3e>
 800ab5c:	3008      	adds	r0, #8
 800ab5e:	0a1b      	lsrs	r3, r3, #8
 800ab60:	071a      	lsls	r2, r3, #28
 800ab62:	d101      	bne.n	800ab68 <__lo0bits+0x46>
 800ab64:	3004      	adds	r0, #4
 800ab66:	091b      	lsrs	r3, r3, #4
 800ab68:	079a      	lsls	r2, r3, #30
 800ab6a:	d101      	bne.n	800ab70 <__lo0bits+0x4e>
 800ab6c:	3002      	adds	r0, #2
 800ab6e:	089b      	lsrs	r3, r3, #2
 800ab70:	07da      	lsls	r2, r3, #31
 800ab72:	d4e9      	bmi.n	800ab48 <__lo0bits+0x26>
 800ab74:	3001      	adds	r0, #1
 800ab76:	085b      	lsrs	r3, r3, #1
 800ab78:	d1e6      	bne.n	800ab48 <__lo0bits+0x26>
 800ab7a:	2020      	movs	r0, #32
 800ab7c:	e7e2      	b.n	800ab44 <__lo0bits+0x22>
	...

0800ab80 <__i2b>:
 800ab80:	b510      	push	{r4, lr}
 800ab82:	000c      	movs	r4, r1
 800ab84:	2101      	movs	r1, #1
 800ab86:	f7ff feff 	bl	800a988 <_Balloc>
 800ab8a:	2800      	cmp	r0, #0
 800ab8c:	d107      	bne.n	800ab9e <__i2b+0x1e>
 800ab8e:	2146      	movs	r1, #70	@ 0x46
 800ab90:	4c05      	ldr	r4, [pc, #20]	@ (800aba8 <__i2b+0x28>)
 800ab92:	0002      	movs	r2, r0
 800ab94:	4b05      	ldr	r3, [pc, #20]	@ (800abac <__i2b+0x2c>)
 800ab96:	0020      	movs	r0, r4
 800ab98:	31ff      	adds	r1, #255	@ 0xff
 800ab9a:	f000 fcc5 	bl	800b528 <__assert_func>
 800ab9e:	2301      	movs	r3, #1
 800aba0:	6144      	str	r4, [r0, #20]
 800aba2:	6103      	str	r3, [r0, #16]
 800aba4:	bd10      	pop	{r4, pc}
 800aba6:	46c0      	nop			@ (mov r8, r8)
 800aba8:	0800cb31 	.word	0x0800cb31
 800abac:	0800cb20 	.word	0x0800cb20

0800abb0 <__multiply>:
 800abb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800abb2:	0014      	movs	r4, r2
 800abb4:	690a      	ldr	r2, [r1, #16]
 800abb6:	6923      	ldr	r3, [r4, #16]
 800abb8:	000d      	movs	r5, r1
 800abba:	b089      	sub	sp, #36	@ 0x24
 800abbc:	429a      	cmp	r2, r3
 800abbe:	db02      	blt.n	800abc6 <__multiply+0x16>
 800abc0:	0023      	movs	r3, r4
 800abc2:	000c      	movs	r4, r1
 800abc4:	001d      	movs	r5, r3
 800abc6:	6927      	ldr	r7, [r4, #16]
 800abc8:	692e      	ldr	r6, [r5, #16]
 800abca:	6861      	ldr	r1, [r4, #4]
 800abcc:	19bb      	adds	r3, r7, r6
 800abce:	9300      	str	r3, [sp, #0]
 800abd0:	68a3      	ldr	r3, [r4, #8]
 800abd2:	19ba      	adds	r2, r7, r6
 800abd4:	4293      	cmp	r3, r2
 800abd6:	da00      	bge.n	800abda <__multiply+0x2a>
 800abd8:	3101      	adds	r1, #1
 800abda:	f7ff fed5 	bl	800a988 <_Balloc>
 800abde:	4684      	mov	ip, r0
 800abe0:	2800      	cmp	r0, #0
 800abe2:	d106      	bne.n	800abf2 <__multiply+0x42>
 800abe4:	21b1      	movs	r1, #177	@ 0xb1
 800abe6:	4662      	mov	r2, ip
 800abe8:	4b44      	ldr	r3, [pc, #272]	@ (800acfc <__multiply+0x14c>)
 800abea:	4845      	ldr	r0, [pc, #276]	@ (800ad00 <__multiply+0x150>)
 800abec:	0049      	lsls	r1, r1, #1
 800abee:	f000 fc9b 	bl	800b528 <__assert_func>
 800abf2:	0002      	movs	r2, r0
 800abf4:	19bb      	adds	r3, r7, r6
 800abf6:	3214      	adds	r2, #20
 800abf8:	009b      	lsls	r3, r3, #2
 800abfa:	18d3      	adds	r3, r2, r3
 800abfc:	9301      	str	r3, [sp, #4]
 800abfe:	2100      	movs	r1, #0
 800ac00:	0013      	movs	r3, r2
 800ac02:	9801      	ldr	r0, [sp, #4]
 800ac04:	4283      	cmp	r3, r0
 800ac06:	d328      	bcc.n	800ac5a <__multiply+0xaa>
 800ac08:	0023      	movs	r3, r4
 800ac0a:	00bf      	lsls	r7, r7, #2
 800ac0c:	3314      	adds	r3, #20
 800ac0e:	9304      	str	r3, [sp, #16]
 800ac10:	3514      	adds	r5, #20
 800ac12:	19db      	adds	r3, r3, r7
 800ac14:	00b6      	lsls	r6, r6, #2
 800ac16:	9302      	str	r3, [sp, #8]
 800ac18:	19ab      	adds	r3, r5, r6
 800ac1a:	9307      	str	r3, [sp, #28]
 800ac1c:	2304      	movs	r3, #4
 800ac1e:	9305      	str	r3, [sp, #20]
 800ac20:	0023      	movs	r3, r4
 800ac22:	9902      	ldr	r1, [sp, #8]
 800ac24:	3315      	adds	r3, #21
 800ac26:	4299      	cmp	r1, r3
 800ac28:	d305      	bcc.n	800ac36 <__multiply+0x86>
 800ac2a:	1b0c      	subs	r4, r1, r4
 800ac2c:	3c15      	subs	r4, #21
 800ac2e:	08a4      	lsrs	r4, r4, #2
 800ac30:	3401      	adds	r4, #1
 800ac32:	00a3      	lsls	r3, r4, #2
 800ac34:	9305      	str	r3, [sp, #20]
 800ac36:	9b07      	ldr	r3, [sp, #28]
 800ac38:	429d      	cmp	r5, r3
 800ac3a:	d310      	bcc.n	800ac5e <__multiply+0xae>
 800ac3c:	9b00      	ldr	r3, [sp, #0]
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	dd05      	ble.n	800ac4e <__multiply+0x9e>
 800ac42:	9b01      	ldr	r3, [sp, #4]
 800ac44:	3b04      	subs	r3, #4
 800ac46:	9301      	str	r3, [sp, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d052      	beq.n	800acf4 <__multiply+0x144>
 800ac4e:	4663      	mov	r3, ip
 800ac50:	4660      	mov	r0, ip
 800ac52:	9a00      	ldr	r2, [sp, #0]
 800ac54:	611a      	str	r2, [r3, #16]
 800ac56:	b009      	add	sp, #36	@ 0x24
 800ac58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac5a:	c302      	stmia	r3!, {r1}
 800ac5c:	e7d1      	b.n	800ac02 <__multiply+0x52>
 800ac5e:	682c      	ldr	r4, [r5, #0]
 800ac60:	b2a4      	uxth	r4, r4
 800ac62:	2c00      	cmp	r4, #0
 800ac64:	d01f      	beq.n	800aca6 <__multiply+0xf6>
 800ac66:	2300      	movs	r3, #0
 800ac68:	0017      	movs	r7, r2
 800ac6a:	9e04      	ldr	r6, [sp, #16]
 800ac6c:	9303      	str	r3, [sp, #12]
 800ac6e:	ce08      	ldmia	r6!, {r3}
 800ac70:	6839      	ldr	r1, [r7, #0]
 800ac72:	9306      	str	r3, [sp, #24]
 800ac74:	466b      	mov	r3, sp
 800ac76:	8b1b      	ldrh	r3, [r3, #24]
 800ac78:	b288      	uxth	r0, r1
 800ac7a:	4363      	muls	r3, r4
 800ac7c:	181b      	adds	r3, r3, r0
 800ac7e:	9803      	ldr	r0, [sp, #12]
 800ac80:	0c09      	lsrs	r1, r1, #16
 800ac82:	181b      	adds	r3, r3, r0
 800ac84:	9806      	ldr	r0, [sp, #24]
 800ac86:	0c00      	lsrs	r0, r0, #16
 800ac88:	4360      	muls	r0, r4
 800ac8a:	1840      	adds	r0, r0, r1
 800ac8c:	0c19      	lsrs	r1, r3, #16
 800ac8e:	1841      	adds	r1, r0, r1
 800ac90:	0c08      	lsrs	r0, r1, #16
 800ac92:	b29b      	uxth	r3, r3
 800ac94:	0409      	lsls	r1, r1, #16
 800ac96:	4319      	orrs	r1, r3
 800ac98:	9b02      	ldr	r3, [sp, #8]
 800ac9a:	9003      	str	r0, [sp, #12]
 800ac9c:	c702      	stmia	r7!, {r1}
 800ac9e:	42b3      	cmp	r3, r6
 800aca0:	d8e5      	bhi.n	800ac6e <__multiply+0xbe>
 800aca2:	9b05      	ldr	r3, [sp, #20]
 800aca4:	50d0      	str	r0, [r2, r3]
 800aca6:	682c      	ldr	r4, [r5, #0]
 800aca8:	0c24      	lsrs	r4, r4, #16
 800acaa:	d020      	beq.n	800acee <__multiply+0x13e>
 800acac:	2100      	movs	r1, #0
 800acae:	0010      	movs	r0, r2
 800acb0:	6813      	ldr	r3, [r2, #0]
 800acb2:	9e04      	ldr	r6, [sp, #16]
 800acb4:	9103      	str	r1, [sp, #12]
 800acb6:	6831      	ldr	r1, [r6, #0]
 800acb8:	6807      	ldr	r7, [r0, #0]
 800acba:	b289      	uxth	r1, r1
 800acbc:	4361      	muls	r1, r4
 800acbe:	0c3f      	lsrs	r7, r7, #16
 800acc0:	19c9      	adds	r1, r1, r7
 800acc2:	9f03      	ldr	r7, [sp, #12]
 800acc4:	b29b      	uxth	r3, r3
 800acc6:	19c9      	adds	r1, r1, r7
 800acc8:	040f      	lsls	r7, r1, #16
 800acca:	431f      	orrs	r7, r3
 800accc:	6007      	str	r7, [r0, #0]
 800acce:	ce80      	ldmia	r6!, {r7}
 800acd0:	6843      	ldr	r3, [r0, #4]
 800acd2:	0c3f      	lsrs	r7, r7, #16
 800acd4:	4367      	muls	r7, r4
 800acd6:	b29b      	uxth	r3, r3
 800acd8:	0c09      	lsrs	r1, r1, #16
 800acda:	18fb      	adds	r3, r7, r3
 800acdc:	185b      	adds	r3, r3, r1
 800acde:	0c19      	lsrs	r1, r3, #16
 800ace0:	9103      	str	r1, [sp, #12]
 800ace2:	9902      	ldr	r1, [sp, #8]
 800ace4:	3004      	adds	r0, #4
 800ace6:	42b1      	cmp	r1, r6
 800ace8:	d8e5      	bhi.n	800acb6 <__multiply+0x106>
 800acea:	9905      	ldr	r1, [sp, #20]
 800acec:	5053      	str	r3, [r2, r1]
 800acee:	3504      	adds	r5, #4
 800acf0:	3204      	adds	r2, #4
 800acf2:	e7a0      	b.n	800ac36 <__multiply+0x86>
 800acf4:	9b00      	ldr	r3, [sp, #0]
 800acf6:	3b01      	subs	r3, #1
 800acf8:	9300      	str	r3, [sp, #0]
 800acfa:	e79f      	b.n	800ac3c <__multiply+0x8c>
 800acfc:	0800cb20 	.word	0x0800cb20
 800ad00:	0800cb31 	.word	0x0800cb31

0800ad04 <__pow5mult>:
 800ad04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad06:	2303      	movs	r3, #3
 800ad08:	0015      	movs	r5, r2
 800ad0a:	0007      	movs	r7, r0
 800ad0c:	000e      	movs	r6, r1
 800ad0e:	401a      	ands	r2, r3
 800ad10:	421d      	tst	r5, r3
 800ad12:	d008      	beq.n	800ad26 <__pow5mult+0x22>
 800ad14:	4925      	ldr	r1, [pc, #148]	@ (800adac <__pow5mult+0xa8>)
 800ad16:	3a01      	subs	r2, #1
 800ad18:	0092      	lsls	r2, r2, #2
 800ad1a:	5852      	ldr	r2, [r2, r1]
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	0031      	movs	r1, r6
 800ad20:	f7ff fe9a 	bl	800aa58 <__multadd>
 800ad24:	0006      	movs	r6, r0
 800ad26:	10ad      	asrs	r5, r5, #2
 800ad28:	d03d      	beq.n	800ada6 <__pow5mult+0xa2>
 800ad2a:	69fc      	ldr	r4, [r7, #28]
 800ad2c:	2c00      	cmp	r4, #0
 800ad2e:	d10f      	bne.n	800ad50 <__pow5mult+0x4c>
 800ad30:	2010      	movs	r0, #16
 800ad32:	f7ff fd6d 	bl	800a810 <malloc>
 800ad36:	1e02      	subs	r2, r0, #0
 800ad38:	61f8      	str	r0, [r7, #28]
 800ad3a:	d105      	bne.n	800ad48 <__pow5mult+0x44>
 800ad3c:	21b4      	movs	r1, #180	@ 0xb4
 800ad3e:	4b1c      	ldr	r3, [pc, #112]	@ (800adb0 <__pow5mult+0xac>)
 800ad40:	481c      	ldr	r0, [pc, #112]	@ (800adb4 <__pow5mult+0xb0>)
 800ad42:	31ff      	adds	r1, #255	@ 0xff
 800ad44:	f000 fbf0 	bl	800b528 <__assert_func>
 800ad48:	6044      	str	r4, [r0, #4]
 800ad4a:	6084      	str	r4, [r0, #8]
 800ad4c:	6004      	str	r4, [r0, #0]
 800ad4e:	60c4      	str	r4, [r0, #12]
 800ad50:	69fb      	ldr	r3, [r7, #28]
 800ad52:	689c      	ldr	r4, [r3, #8]
 800ad54:	9301      	str	r3, [sp, #4]
 800ad56:	2c00      	cmp	r4, #0
 800ad58:	d108      	bne.n	800ad6c <__pow5mult+0x68>
 800ad5a:	0038      	movs	r0, r7
 800ad5c:	4916      	ldr	r1, [pc, #88]	@ (800adb8 <__pow5mult+0xb4>)
 800ad5e:	f7ff ff0f 	bl	800ab80 <__i2b>
 800ad62:	9b01      	ldr	r3, [sp, #4]
 800ad64:	0004      	movs	r4, r0
 800ad66:	6098      	str	r0, [r3, #8]
 800ad68:	2300      	movs	r3, #0
 800ad6a:	6003      	str	r3, [r0, #0]
 800ad6c:	2301      	movs	r3, #1
 800ad6e:	421d      	tst	r5, r3
 800ad70:	d00a      	beq.n	800ad88 <__pow5mult+0x84>
 800ad72:	0031      	movs	r1, r6
 800ad74:	0022      	movs	r2, r4
 800ad76:	0038      	movs	r0, r7
 800ad78:	f7ff ff1a 	bl	800abb0 <__multiply>
 800ad7c:	0031      	movs	r1, r6
 800ad7e:	9001      	str	r0, [sp, #4]
 800ad80:	0038      	movs	r0, r7
 800ad82:	f7ff fe45 	bl	800aa10 <_Bfree>
 800ad86:	9e01      	ldr	r6, [sp, #4]
 800ad88:	106d      	asrs	r5, r5, #1
 800ad8a:	d00c      	beq.n	800ada6 <__pow5mult+0xa2>
 800ad8c:	6820      	ldr	r0, [r4, #0]
 800ad8e:	2800      	cmp	r0, #0
 800ad90:	d107      	bne.n	800ada2 <__pow5mult+0x9e>
 800ad92:	0022      	movs	r2, r4
 800ad94:	0021      	movs	r1, r4
 800ad96:	0038      	movs	r0, r7
 800ad98:	f7ff ff0a 	bl	800abb0 <__multiply>
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	6020      	str	r0, [r4, #0]
 800ada0:	6003      	str	r3, [r0, #0]
 800ada2:	0004      	movs	r4, r0
 800ada4:	e7e2      	b.n	800ad6c <__pow5mult+0x68>
 800ada6:	0030      	movs	r0, r6
 800ada8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800adaa:	46c0      	nop			@ (mov r8, r8)
 800adac:	0800cbe4 	.word	0x0800cbe4
 800adb0:	0800cab1 	.word	0x0800cab1
 800adb4:	0800cb31 	.word	0x0800cb31
 800adb8:	00000271 	.word	0x00000271

0800adbc <__lshift>:
 800adbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800adbe:	000c      	movs	r4, r1
 800adc0:	0016      	movs	r6, r2
 800adc2:	6923      	ldr	r3, [r4, #16]
 800adc4:	1157      	asrs	r7, r2, #5
 800adc6:	b085      	sub	sp, #20
 800adc8:	18fb      	adds	r3, r7, r3
 800adca:	9301      	str	r3, [sp, #4]
 800adcc:	3301      	adds	r3, #1
 800adce:	9300      	str	r3, [sp, #0]
 800add0:	6849      	ldr	r1, [r1, #4]
 800add2:	68a3      	ldr	r3, [r4, #8]
 800add4:	9002      	str	r0, [sp, #8]
 800add6:	9a00      	ldr	r2, [sp, #0]
 800add8:	4293      	cmp	r3, r2
 800adda:	db10      	blt.n	800adfe <__lshift+0x42>
 800addc:	9802      	ldr	r0, [sp, #8]
 800adde:	f7ff fdd3 	bl	800a988 <_Balloc>
 800ade2:	2300      	movs	r3, #0
 800ade4:	0001      	movs	r1, r0
 800ade6:	0005      	movs	r5, r0
 800ade8:	001a      	movs	r2, r3
 800adea:	3114      	adds	r1, #20
 800adec:	4298      	cmp	r0, r3
 800adee:	d10c      	bne.n	800ae0a <__lshift+0x4e>
 800adf0:	21ef      	movs	r1, #239	@ 0xef
 800adf2:	002a      	movs	r2, r5
 800adf4:	4b25      	ldr	r3, [pc, #148]	@ (800ae8c <__lshift+0xd0>)
 800adf6:	4826      	ldr	r0, [pc, #152]	@ (800ae90 <__lshift+0xd4>)
 800adf8:	0049      	lsls	r1, r1, #1
 800adfa:	f000 fb95 	bl	800b528 <__assert_func>
 800adfe:	3101      	adds	r1, #1
 800ae00:	005b      	lsls	r3, r3, #1
 800ae02:	e7e8      	b.n	800add6 <__lshift+0x1a>
 800ae04:	0098      	lsls	r0, r3, #2
 800ae06:	500a      	str	r2, [r1, r0]
 800ae08:	3301      	adds	r3, #1
 800ae0a:	42bb      	cmp	r3, r7
 800ae0c:	dbfa      	blt.n	800ae04 <__lshift+0x48>
 800ae0e:	43fb      	mvns	r3, r7
 800ae10:	17db      	asrs	r3, r3, #31
 800ae12:	401f      	ands	r7, r3
 800ae14:	00bf      	lsls	r7, r7, #2
 800ae16:	0023      	movs	r3, r4
 800ae18:	201f      	movs	r0, #31
 800ae1a:	19c9      	adds	r1, r1, r7
 800ae1c:	0037      	movs	r7, r6
 800ae1e:	6922      	ldr	r2, [r4, #16]
 800ae20:	3314      	adds	r3, #20
 800ae22:	0092      	lsls	r2, r2, #2
 800ae24:	189a      	adds	r2, r3, r2
 800ae26:	4007      	ands	r7, r0
 800ae28:	4206      	tst	r6, r0
 800ae2a:	d029      	beq.n	800ae80 <__lshift+0xc4>
 800ae2c:	3001      	adds	r0, #1
 800ae2e:	1bc0      	subs	r0, r0, r7
 800ae30:	9003      	str	r0, [sp, #12]
 800ae32:	468c      	mov	ip, r1
 800ae34:	2000      	movs	r0, #0
 800ae36:	681e      	ldr	r6, [r3, #0]
 800ae38:	40be      	lsls	r6, r7
 800ae3a:	4306      	orrs	r6, r0
 800ae3c:	4660      	mov	r0, ip
 800ae3e:	c040      	stmia	r0!, {r6}
 800ae40:	4684      	mov	ip, r0
 800ae42:	9e03      	ldr	r6, [sp, #12]
 800ae44:	cb01      	ldmia	r3!, {r0}
 800ae46:	40f0      	lsrs	r0, r6
 800ae48:	429a      	cmp	r2, r3
 800ae4a:	d8f4      	bhi.n	800ae36 <__lshift+0x7a>
 800ae4c:	0026      	movs	r6, r4
 800ae4e:	3615      	adds	r6, #21
 800ae50:	2304      	movs	r3, #4
 800ae52:	42b2      	cmp	r2, r6
 800ae54:	d304      	bcc.n	800ae60 <__lshift+0xa4>
 800ae56:	1b13      	subs	r3, r2, r4
 800ae58:	3b15      	subs	r3, #21
 800ae5a:	089b      	lsrs	r3, r3, #2
 800ae5c:	3301      	adds	r3, #1
 800ae5e:	009b      	lsls	r3, r3, #2
 800ae60:	50c8      	str	r0, [r1, r3]
 800ae62:	2800      	cmp	r0, #0
 800ae64:	d002      	beq.n	800ae6c <__lshift+0xb0>
 800ae66:	9b01      	ldr	r3, [sp, #4]
 800ae68:	3302      	adds	r3, #2
 800ae6a:	9300      	str	r3, [sp, #0]
 800ae6c:	9b00      	ldr	r3, [sp, #0]
 800ae6e:	9802      	ldr	r0, [sp, #8]
 800ae70:	3b01      	subs	r3, #1
 800ae72:	0021      	movs	r1, r4
 800ae74:	612b      	str	r3, [r5, #16]
 800ae76:	f7ff fdcb 	bl	800aa10 <_Bfree>
 800ae7a:	0028      	movs	r0, r5
 800ae7c:	b005      	add	sp, #20
 800ae7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae80:	cb01      	ldmia	r3!, {r0}
 800ae82:	c101      	stmia	r1!, {r0}
 800ae84:	429a      	cmp	r2, r3
 800ae86:	d8fb      	bhi.n	800ae80 <__lshift+0xc4>
 800ae88:	e7f0      	b.n	800ae6c <__lshift+0xb0>
 800ae8a:	46c0      	nop			@ (mov r8, r8)
 800ae8c:	0800cb20 	.word	0x0800cb20
 800ae90:	0800cb31 	.word	0x0800cb31

0800ae94 <__mcmp>:
 800ae94:	b530      	push	{r4, r5, lr}
 800ae96:	690b      	ldr	r3, [r1, #16]
 800ae98:	6904      	ldr	r4, [r0, #16]
 800ae9a:	0002      	movs	r2, r0
 800ae9c:	1ae0      	subs	r0, r4, r3
 800ae9e:	429c      	cmp	r4, r3
 800aea0:	d10f      	bne.n	800aec2 <__mcmp+0x2e>
 800aea2:	3214      	adds	r2, #20
 800aea4:	009b      	lsls	r3, r3, #2
 800aea6:	3114      	adds	r1, #20
 800aea8:	0014      	movs	r4, r2
 800aeaa:	18c9      	adds	r1, r1, r3
 800aeac:	18d2      	adds	r2, r2, r3
 800aeae:	3a04      	subs	r2, #4
 800aeb0:	3904      	subs	r1, #4
 800aeb2:	6815      	ldr	r5, [r2, #0]
 800aeb4:	680b      	ldr	r3, [r1, #0]
 800aeb6:	429d      	cmp	r5, r3
 800aeb8:	d004      	beq.n	800aec4 <__mcmp+0x30>
 800aeba:	2001      	movs	r0, #1
 800aebc:	429d      	cmp	r5, r3
 800aebe:	d200      	bcs.n	800aec2 <__mcmp+0x2e>
 800aec0:	3802      	subs	r0, #2
 800aec2:	bd30      	pop	{r4, r5, pc}
 800aec4:	4294      	cmp	r4, r2
 800aec6:	d3f2      	bcc.n	800aeae <__mcmp+0x1a>
 800aec8:	e7fb      	b.n	800aec2 <__mcmp+0x2e>
	...

0800aecc <__mdiff>:
 800aecc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aece:	000c      	movs	r4, r1
 800aed0:	b087      	sub	sp, #28
 800aed2:	9000      	str	r0, [sp, #0]
 800aed4:	0011      	movs	r1, r2
 800aed6:	0020      	movs	r0, r4
 800aed8:	0017      	movs	r7, r2
 800aeda:	f7ff ffdb 	bl	800ae94 <__mcmp>
 800aede:	1e05      	subs	r5, r0, #0
 800aee0:	d110      	bne.n	800af04 <__mdiff+0x38>
 800aee2:	0001      	movs	r1, r0
 800aee4:	9800      	ldr	r0, [sp, #0]
 800aee6:	f7ff fd4f 	bl	800a988 <_Balloc>
 800aeea:	1e02      	subs	r2, r0, #0
 800aeec:	d104      	bne.n	800aef8 <__mdiff+0x2c>
 800aeee:	4b40      	ldr	r3, [pc, #256]	@ (800aff0 <__mdiff+0x124>)
 800aef0:	4840      	ldr	r0, [pc, #256]	@ (800aff4 <__mdiff+0x128>)
 800aef2:	4941      	ldr	r1, [pc, #260]	@ (800aff8 <__mdiff+0x12c>)
 800aef4:	f000 fb18 	bl	800b528 <__assert_func>
 800aef8:	2301      	movs	r3, #1
 800aefa:	6145      	str	r5, [r0, #20]
 800aefc:	6103      	str	r3, [r0, #16]
 800aefe:	0010      	movs	r0, r2
 800af00:	b007      	add	sp, #28
 800af02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af04:	2600      	movs	r6, #0
 800af06:	42b0      	cmp	r0, r6
 800af08:	da03      	bge.n	800af12 <__mdiff+0x46>
 800af0a:	0023      	movs	r3, r4
 800af0c:	003c      	movs	r4, r7
 800af0e:	001f      	movs	r7, r3
 800af10:	3601      	adds	r6, #1
 800af12:	6861      	ldr	r1, [r4, #4]
 800af14:	9800      	ldr	r0, [sp, #0]
 800af16:	f7ff fd37 	bl	800a988 <_Balloc>
 800af1a:	1e02      	subs	r2, r0, #0
 800af1c:	d103      	bne.n	800af26 <__mdiff+0x5a>
 800af1e:	4b34      	ldr	r3, [pc, #208]	@ (800aff0 <__mdiff+0x124>)
 800af20:	4834      	ldr	r0, [pc, #208]	@ (800aff4 <__mdiff+0x128>)
 800af22:	4936      	ldr	r1, [pc, #216]	@ (800affc <__mdiff+0x130>)
 800af24:	e7e6      	b.n	800aef4 <__mdiff+0x28>
 800af26:	6923      	ldr	r3, [r4, #16]
 800af28:	3414      	adds	r4, #20
 800af2a:	9300      	str	r3, [sp, #0]
 800af2c:	009b      	lsls	r3, r3, #2
 800af2e:	18e3      	adds	r3, r4, r3
 800af30:	0021      	movs	r1, r4
 800af32:	9401      	str	r4, [sp, #4]
 800af34:	003c      	movs	r4, r7
 800af36:	9302      	str	r3, [sp, #8]
 800af38:	693b      	ldr	r3, [r7, #16]
 800af3a:	3414      	adds	r4, #20
 800af3c:	009b      	lsls	r3, r3, #2
 800af3e:	18e3      	adds	r3, r4, r3
 800af40:	9303      	str	r3, [sp, #12]
 800af42:	0003      	movs	r3, r0
 800af44:	60c6      	str	r6, [r0, #12]
 800af46:	468c      	mov	ip, r1
 800af48:	2000      	movs	r0, #0
 800af4a:	3314      	adds	r3, #20
 800af4c:	9304      	str	r3, [sp, #16]
 800af4e:	9305      	str	r3, [sp, #20]
 800af50:	4663      	mov	r3, ip
 800af52:	cb20      	ldmia	r3!, {r5}
 800af54:	b2a9      	uxth	r1, r5
 800af56:	000e      	movs	r6, r1
 800af58:	469c      	mov	ip, r3
 800af5a:	cc08      	ldmia	r4!, {r3}
 800af5c:	0c2d      	lsrs	r5, r5, #16
 800af5e:	b299      	uxth	r1, r3
 800af60:	1a71      	subs	r1, r6, r1
 800af62:	1809      	adds	r1, r1, r0
 800af64:	0c1b      	lsrs	r3, r3, #16
 800af66:	1408      	asrs	r0, r1, #16
 800af68:	1aeb      	subs	r3, r5, r3
 800af6a:	181b      	adds	r3, r3, r0
 800af6c:	1418      	asrs	r0, r3, #16
 800af6e:	b289      	uxth	r1, r1
 800af70:	041b      	lsls	r3, r3, #16
 800af72:	4319      	orrs	r1, r3
 800af74:	9b05      	ldr	r3, [sp, #20]
 800af76:	c302      	stmia	r3!, {r1}
 800af78:	9305      	str	r3, [sp, #20]
 800af7a:	9b03      	ldr	r3, [sp, #12]
 800af7c:	42a3      	cmp	r3, r4
 800af7e:	d8e7      	bhi.n	800af50 <__mdiff+0x84>
 800af80:	0039      	movs	r1, r7
 800af82:	9c03      	ldr	r4, [sp, #12]
 800af84:	3115      	adds	r1, #21
 800af86:	2304      	movs	r3, #4
 800af88:	428c      	cmp	r4, r1
 800af8a:	d304      	bcc.n	800af96 <__mdiff+0xca>
 800af8c:	1be3      	subs	r3, r4, r7
 800af8e:	3b15      	subs	r3, #21
 800af90:	089b      	lsrs	r3, r3, #2
 800af92:	3301      	adds	r3, #1
 800af94:	009b      	lsls	r3, r3, #2
 800af96:	9901      	ldr	r1, [sp, #4]
 800af98:	18cd      	adds	r5, r1, r3
 800af9a:	9904      	ldr	r1, [sp, #16]
 800af9c:	002e      	movs	r6, r5
 800af9e:	18cb      	adds	r3, r1, r3
 800afa0:	001f      	movs	r7, r3
 800afa2:	9902      	ldr	r1, [sp, #8]
 800afa4:	428e      	cmp	r6, r1
 800afa6:	d311      	bcc.n	800afcc <__mdiff+0x100>
 800afa8:	9c02      	ldr	r4, [sp, #8]
 800afaa:	1ee9      	subs	r1, r5, #3
 800afac:	2000      	movs	r0, #0
 800afae:	428c      	cmp	r4, r1
 800afb0:	d304      	bcc.n	800afbc <__mdiff+0xf0>
 800afb2:	0021      	movs	r1, r4
 800afb4:	3103      	adds	r1, #3
 800afb6:	1b49      	subs	r1, r1, r5
 800afb8:	0889      	lsrs	r1, r1, #2
 800afba:	0088      	lsls	r0, r1, #2
 800afbc:	181b      	adds	r3, r3, r0
 800afbe:	3b04      	subs	r3, #4
 800afc0:	6819      	ldr	r1, [r3, #0]
 800afc2:	2900      	cmp	r1, #0
 800afc4:	d010      	beq.n	800afe8 <__mdiff+0x11c>
 800afc6:	9b00      	ldr	r3, [sp, #0]
 800afc8:	6113      	str	r3, [r2, #16]
 800afca:	e798      	b.n	800aefe <__mdiff+0x32>
 800afcc:	4684      	mov	ip, r0
 800afce:	ce02      	ldmia	r6!, {r1}
 800afd0:	b288      	uxth	r0, r1
 800afd2:	4460      	add	r0, ip
 800afd4:	1400      	asrs	r0, r0, #16
 800afd6:	0c0c      	lsrs	r4, r1, #16
 800afd8:	1904      	adds	r4, r0, r4
 800afda:	4461      	add	r1, ip
 800afdc:	1420      	asrs	r0, r4, #16
 800afde:	b289      	uxth	r1, r1
 800afe0:	0424      	lsls	r4, r4, #16
 800afe2:	4321      	orrs	r1, r4
 800afe4:	c702      	stmia	r7!, {r1}
 800afe6:	e7dc      	b.n	800afa2 <__mdiff+0xd6>
 800afe8:	9900      	ldr	r1, [sp, #0]
 800afea:	3901      	subs	r1, #1
 800afec:	9100      	str	r1, [sp, #0]
 800afee:	e7e6      	b.n	800afbe <__mdiff+0xf2>
 800aff0:	0800cb20 	.word	0x0800cb20
 800aff4:	0800cb31 	.word	0x0800cb31
 800aff8:	00000237 	.word	0x00000237
 800affc:	00000245 	.word	0x00000245

0800b000 <__d2b>:
 800b000:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b002:	2101      	movs	r1, #1
 800b004:	0016      	movs	r6, r2
 800b006:	001f      	movs	r7, r3
 800b008:	f7ff fcbe 	bl	800a988 <_Balloc>
 800b00c:	1e04      	subs	r4, r0, #0
 800b00e:	d105      	bne.n	800b01c <__d2b+0x1c>
 800b010:	0022      	movs	r2, r4
 800b012:	4b25      	ldr	r3, [pc, #148]	@ (800b0a8 <__d2b+0xa8>)
 800b014:	4825      	ldr	r0, [pc, #148]	@ (800b0ac <__d2b+0xac>)
 800b016:	4926      	ldr	r1, [pc, #152]	@ (800b0b0 <__d2b+0xb0>)
 800b018:	f000 fa86 	bl	800b528 <__assert_func>
 800b01c:	033b      	lsls	r3, r7, #12
 800b01e:	007d      	lsls	r5, r7, #1
 800b020:	0b1b      	lsrs	r3, r3, #12
 800b022:	0d6d      	lsrs	r5, r5, #21
 800b024:	d002      	beq.n	800b02c <__d2b+0x2c>
 800b026:	2280      	movs	r2, #128	@ 0x80
 800b028:	0352      	lsls	r2, r2, #13
 800b02a:	4313      	orrs	r3, r2
 800b02c:	9301      	str	r3, [sp, #4]
 800b02e:	2e00      	cmp	r6, #0
 800b030:	d025      	beq.n	800b07e <__d2b+0x7e>
 800b032:	4668      	mov	r0, sp
 800b034:	9600      	str	r6, [sp, #0]
 800b036:	f7ff fd74 	bl	800ab22 <__lo0bits>
 800b03a:	9b01      	ldr	r3, [sp, #4]
 800b03c:	9900      	ldr	r1, [sp, #0]
 800b03e:	2800      	cmp	r0, #0
 800b040:	d01b      	beq.n	800b07a <__d2b+0x7a>
 800b042:	2220      	movs	r2, #32
 800b044:	001e      	movs	r6, r3
 800b046:	1a12      	subs	r2, r2, r0
 800b048:	4096      	lsls	r6, r2
 800b04a:	0032      	movs	r2, r6
 800b04c:	40c3      	lsrs	r3, r0
 800b04e:	430a      	orrs	r2, r1
 800b050:	6162      	str	r2, [r4, #20]
 800b052:	9301      	str	r3, [sp, #4]
 800b054:	9e01      	ldr	r6, [sp, #4]
 800b056:	61a6      	str	r6, [r4, #24]
 800b058:	1e73      	subs	r3, r6, #1
 800b05a:	419e      	sbcs	r6, r3
 800b05c:	3601      	adds	r6, #1
 800b05e:	6126      	str	r6, [r4, #16]
 800b060:	2d00      	cmp	r5, #0
 800b062:	d014      	beq.n	800b08e <__d2b+0x8e>
 800b064:	2635      	movs	r6, #53	@ 0x35
 800b066:	4b13      	ldr	r3, [pc, #76]	@ (800b0b4 <__d2b+0xb4>)
 800b068:	18ed      	adds	r5, r5, r3
 800b06a:	9b08      	ldr	r3, [sp, #32]
 800b06c:	182d      	adds	r5, r5, r0
 800b06e:	601d      	str	r5, [r3, #0]
 800b070:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b072:	1a36      	subs	r6, r6, r0
 800b074:	601e      	str	r6, [r3, #0]
 800b076:	0020      	movs	r0, r4
 800b078:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b07a:	6161      	str	r1, [r4, #20]
 800b07c:	e7ea      	b.n	800b054 <__d2b+0x54>
 800b07e:	a801      	add	r0, sp, #4
 800b080:	f7ff fd4f 	bl	800ab22 <__lo0bits>
 800b084:	9b01      	ldr	r3, [sp, #4]
 800b086:	2601      	movs	r6, #1
 800b088:	6163      	str	r3, [r4, #20]
 800b08a:	3020      	adds	r0, #32
 800b08c:	e7e7      	b.n	800b05e <__d2b+0x5e>
 800b08e:	4b0a      	ldr	r3, [pc, #40]	@ (800b0b8 <__d2b+0xb8>)
 800b090:	18c0      	adds	r0, r0, r3
 800b092:	9b08      	ldr	r3, [sp, #32]
 800b094:	6018      	str	r0, [r3, #0]
 800b096:	4b09      	ldr	r3, [pc, #36]	@ (800b0bc <__d2b+0xbc>)
 800b098:	18f3      	adds	r3, r6, r3
 800b09a:	009b      	lsls	r3, r3, #2
 800b09c:	18e3      	adds	r3, r4, r3
 800b09e:	6958      	ldr	r0, [r3, #20]
 800b0a0:	f7ff fd1e 	bl	800aae0 <__hi0bits>
 800b0a4:	0176      	lsls	r6, r6, #5
 800b0a6:	e7e3      	b.n	800b070 <__d2b+0x70>
 800b0a8:	0800cb20 	.word	0x0800cb20
 800b0ac:	0800cb31 	.word	0x0800cb31
 800b0b0:	0000030f 	.word	0x0000030f
 800b0b4:	fffffbcd 	.word	0xfffffbcd
 800b0b8:	fffffbce 	.word	0xfffffbce
 800b0bc:	3fffffff 	.word	0x3fffffff

0800b0c0 <__ssputs_r>:
 800b0c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b0c2:	688e      	ldr	r6, [r1, #8]
 800b0c4:	b085      	sub	sp, #20
 800b0c6:	001f      	movs	r7, r3
 800b0c8:	000c      	movs	r4, r1
 800b0ca:	680b      	ldr	r3, [r1, #0]
 800b0cc:	9002      	str	r0, [sp, #8]
 800b0ce:	9203      	str	r2, [sp, #12]
 800b0d0:	42be      	cmp	r6, r7
 800b0d2:	d830      	bhi.n	800b136 <__ssputs_r+0x76>
 800b0d4:	210c      	movs	r1, #12
 800b0d6:	5e62      	ldrsh	r2, [r4, r1]
 800b0d8:	2190      	movs	r1, #144	@ 0x90
 800b0da:	00c9      	lsls	r1, r1, #3
 800b0dc:	420a      	tst	r2, r1
 800b0de:	d028      	beq.n	800b132 <__ssputs_r+0x72>
 800b0e0:	2003      	movs	r0, #3
 800b0e2:	6921      	ldr	r1, [r4, #16]
 800b0e4:	1a5b      	subs	r3, r3, r1
 800b0e6:	9301      	str	r3, [sp, #4]
 800b0e8:	6963      	ldr	r3, [r4, #20]
 800b0ea:	4343      	muls	r3, r0
 800b0ec:	9801      	ldr	r0, [sp, #4]
 800b0ee:	0fdd      	lsrs	r5, r3, #31
 800b0f0:	18ed      	adds	r5, r5, r3
 800b0f2:	1c7b      	adds	r3, r7, #1
 800b0f4:	181b      	adds	r3, r3, r0
 800b0f6:	106d      	asrs	r5, r5, #1
 800b0f8:	42ab      	cmp	r3, r5
 800b0fa:	d900      	bls.n	800b0fe <__ssputs_r+0x3e>
 800b0fc:	001d      	movs	r5, r3
 800b0fe:	0552      	lsls	r2, r2, #21
 800b100:	d528      	bpl.n	800b154 <__ssputs_r+0x94>
 800b102:	0029      	movs	r1, r5
 800b104:	9802      	ldr	r0, [sp, #8]
 800b106:	f7ff fbaf 	bl	800a868 <_malloc_r>
 800b10a:	1e06      	subs	r6, r0, #0
 800b10c:	d02c      	beq.n	800b168 <__ssputs_r+0xa8>
 800b10e:	9a01      	ldr	r2, [sp, #4]
 800b110:	6921      	ldr	r1, [r4, #16]
 800b112:	f7fe fcb5 	bl	8009a80 <memcpy>
 800b116:	89a2      	ldrh	r2, [r4, #12]
 800b118:	4b18      	ldr	r3, [pc, #96]	@ (800b17c <__ssputs_r+0xbc>)
 800b11a:	401a      	ands	r2, r3
 800b11c:	2380      	movs	r3, #128	@ 0x80
 800b11e:	4313      	orrs	r3, r2
 800b120:	81a3      	strh	r3, [r4, #12]
 800b122:	9b01      	ldr	r3, [sp, #4]
 800b124:	6126      	str	r6, [r4, #16]
 800b126:	18f6      	adds	r6, r6, r3
 800b128:	6026      	str	r6, [r4, #0]
 800b12a:	003e      	movs	r6, r7
 800b12c:	6165      	str	r5, [r4, #20]
 800b12e:	1aed      	subs	r5, r5, r3
 800b130:	60a5      	str	r5, [r4, #8]
 800b132:	42be      	cmp	r6, r7
 800b134:	d900      	bls.n	800b138 <__ssputs_r+0x78>
 800b136:	003e      	movs	r6, r7
 800b138:	0032      	movs	r2, r6
 800b13a:	9903      	ldr	r1, [sp, #12]
 800b13c:	6820      	ldr	r0, [r4, #0]
 800b13e:	f000 f9ce 	bl	800b4de <memmove>
 800b142:	2000      	movs	r0, #0
 800b144:	68a3      	ldr	r3, [r4, #8]
 800b146:	1b9b      	subs	r3, r3, r6
 800b148:	60a3      	str	r3, [r4, #8]
 800b14a:	6823      	ldr	r3, [r4, #0]
 800b14c:	199b      	adds	r3, r3, r6
 800b14e:	6023      	str	r3, [r4, #0]
 800b150:	b005      	add	sp, #20
 800b152:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b154:	002a      	movs	r2, r5
 800b156:	9802      	ldr	r0, [sp, #8]
 800b158:	f000 fa43 	bl	800b5e2 <_realloc_r>
 800b15c:	1e06      	subs	r6, r0, #0
 800b15e:	d1e0      	bne.n	800b122 <__ssputs_r+0x62>
 800b160:	6921      	ldr	r1, [r4, #16]
 800b162:	9802      	ldr	r0, [sp, #8]
 800b164:	f7ff fb0a 	bl	800a77c <_free_r>
 800b168:	230c      	movs	r3, #12
 800b16a:	2001      	movs	r0, #1
 800b16c:	9a02      	ldr	r2, [sp, #8]
 800b16e:	4240      	negs	r0, r0
 800b170:	6013      	str	r3, [r2, #0]
 800b172:	89a2      	ldrh	r2, [r4, #12]
 800b174:	3334      	adds	r3, #52	@ 0x34
 800b176:	4313      	orrs	r3, r2
 800b178:	81a3      	strh	r3, [r4, #12]
 800b17a:	e7e9      	b.n	800b150 <__ssputs_r+0x90>
 800b17c:	fffffb7f 	.word	0xfffffb7f

0800b180 <_svfiprintf_r>:
 800b180:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b182:	b0a1      	sub	sp, #132	@ 0x84
 800b184:	9003      	str	r0, [sp, #12]
 800b186:	001d      	movs	r5, r3
 800b188:	898b      	ldrh	r3, [r1, #12]
 800b18a:	000f      	movs	r7, r1
 800b18c:	0016      	movs	r6, r2
 800b18e:	061b      	lsls	r3, r3, #24
 800b190:	d511      	bpl.n	800b1b6 <_svfiprintf_r+0x36>
 800b192:	690b      	ldr	r3, [r1, #16]
 800b194:	2b00      	cmp	r3, #0
 800b196:	d10e      	bne.n	800b1b6 <_svfiprintf_r+0x36>
 800b198:	2140      	movs	r1, #64	@ 0x40
 800b19a:	f7ff fb65 	bl	800a868 <_malloc_r>
 800b19e:	6038      	str	r0, [r7, #0]
 800b1a0:	6138      	str	r0, [r7, #16]
 800b1a2:	2800      	cmp	r0, #0
 800b1a4:	d105      	bne.n	800b1b2 <_svfiprintf_r+0x32>
 800b1a6:	230c      	movs	r3, #12
 800b1a8:	9a03      	ldr	r2, [sp, #12]
 800b1aa:	6013      	str	r3, [r2, #0]
 800b1ac:	2001      	movs	r0, #1
 800b1ae:	4240      	negs	r0, r0
 800b1b0:	e0cf      	b.n	800b352 <_svfiprintf_r+0x1d2>
 800b1b2:	2340      	movs	r3, #64	@ 0x40
 800b1b4:	617b      	str	r3, [r7, #20]
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	ac08      	add	r4, sp, #32
 800b1ba:	6163      	str	r3, [r4, #20]
 800b1bc:	3320      	adds	r3, #32
 800b1be:	7663      	strb	r3, [r4, #25]
 800b1c0:	3310      	adds	r3, #16
 800b1c2:	76a3      	strb	r3, [r4, #26]
 800b1c4:	9507      	str	r5, [sp, #28]
 800b1c6:	0035      	movs	r5, r6
 800b1c8:	782b      	ldrb	r3, [r5, #0]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d001      	beq.n	800b1d2 <_svfiprintf_r+0x52>
 800b1ce:	2b25      	cmp	r3, #37	@ 0x25
 800b1d0:	d148      	bne.n	800b264 <_svfiprintf_r+0xe4>
 800b1d2:	1bab      	subs	r3, r5, r6
 800b1d4:	9305      	str	r3, [sp, #20]
 800b1d6:	42b5      	cmp	r5, r6
 800b1d8:	d00b      	beq.n	800b1f2 <_svfiprintf_r+0x72>
 800b1da:	0032      	movs	r2, r6
 800b1dc:	0039      	movs	r1, r7
 800b1de:	9803      	ldr	r0, [sp, #12]
 800b1e0:	f7ff ff6e 	bl	800b0c0 <__ssputs_r>
 800b1e4:	3001      	adds	r0, #1
 800b1e6:	d100      	bne.n	800b1ea <_svfiprintf_r+0x6a>
 800b1e8:	e0ae      	b.n	800b348 <_svfiprintf_r+0x1c8>
 800b1ea:	6963      	ldr	r3, [r4, #20]
 800b1ec:	9a05      	ldr	r2, [sp, #20]
 800b1ee:	189b      	adds	r3, r3, r2
 800b1f0:	6163      	str	r3, [r4, #20]
 800b1f2:	782b      	ldrb	r3, [r5, #0]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d100      	bne.n	800b1fa <_svfiprintf_r+0x7a>
 800b1f8:	e0a6      	b.n	800b348 <_svfiprintf_r+0x1c8>
 800b1fa:	2201      	movs	r2, #1
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	4252      	negs	r2, r2
 800b200:	6062      	str	r2, [r4, #4]
 800b202:	a904      	add	r1, sp, #16
 800b204:	3254      	adds	r2, #84	@ 0x54
 800b206:	1852      	adds	r2, r2, r1
 800b208:	1c6e      	adds	r6, r5, #1
 800b20a:	6023      	str	r3, [r4, #0]
 800b20c:	60e3      	str	r3, [r4, #12]
 800b20e:	60a3      	str	r3, [r4, #8]
 800b210:	7013      	strb	r3, [r2, #0]
 800b212:	65a3      	str	r3, [r4, #88]	@ 0x58
 800b214:	4b54      	ldr	r3, [pc, #336]	@ (800b368 <_svfiprintf_r+0x1e8>)
 800b216:	2205      	movs	r2, #5
 800b218:	0018      	movs	r0, r3
 800b21a:	7831      	ldrb	r1, [r6, #0]
 800b21c:	9305      	str	r3, [sp, #20]
 800b21e:	f7fe fc24 	bl	8009a6a <memchr>
 800b222:	1c75      	adds	r5, r6, #1
 800b224:	2800      	cmp	r0, #0
 800b226:	d11f      	bne.n	800b268 <_svfiprintf_r+0xe8>
 800b228:	6822      	ldr	r2, [r4, #0]
 800b22a:	06d3      	lsls	r3, r2, #27
 800b22c:	d504      	bpl.n	800b238 <_svfiprintf_r+0xb8>
 800b22e:	2353      	movs	r3, #83	@ 0x53
 800b230:	a904      	add	r1, sp, #16
 800b232:	185b      	adds	r3, r3, r1
 800b234:	2120      	movs	r1, #32
 800b236:	7019      	strb	r1, [r3, #0]
 800b238:	0713      	lsls	r3, r2, #28
 800b23a:	d504      	bpl.n	800b246 <_svfiprintf_r+0xc6>
 800b23c:	2353      	movs	r3, #83	@ 0x53
 800b23e:	a904      	add	r1, sp, #16
 800b240:	185b      	adds	r3, r3, r1
 800b242:	212b      	movs	r1, #43	@ 0x2b
 800b244:	7019      	strb	r1, [r3, #0]
 800b246:	7833      	ldrb	r3, [r6, #0]
 800b248:	2b2a      	cmp	r3, #42	@ 0x2a
 800b24a:	d016      	beq.n	800b27a <_svfiprintf_r+0xfa>
 800b24c:	0035      	movs	r5, r6
 800b24e:	2100      	movs	r1, #0
 800b250:	200a      	movs	r0, #10
 800b252:	68e3      	ldr	r3, [r4, #12]
 800b254:	782a      	ldrb	r2, [r5, #0]
 800b256:	1c6e      	adds	r6, r5, #1
 800b258:	3a30      	subs	r2, #48	@ 0x30
 800b25a:	2a09      	cmp	r2, #9
 800b25c:	d950      	bls.n	800b300 <_svfiprintf_r+0x180>
 800b25e:	2900      	cmp	r1, #0
 800b260:	d111      	bne.n	800b286 <_svfiprintf_r+0x106>
 800b262:	e017      	b.n	800b294 <_svfiprintf_r+0x114>
 800b264:	3501      	adds	r5, #1
 800b266:	e7af      	b.n	800b1c8 <_svfiprintf_r+0x48>
 800b268:	9b05      	ldr	r3, [sp, #20]
 800b26a:	6822      	ldr	r2, [r4, #0]
 800b26c:	1ac0      	subs	r0, r0, r3
 800b26e:	2301      	movs	r3, #1
 800b270:	4083      	lsls	r3, r0
 800b272:	4313      	orrs	r3, r2
 800b274:	002e      	movs	r6, r5
 800b276:	6023      	str	r3, [r4, #0]
 800b278:	e7cc      	b.n	800b214 <_svfiprintf_r+0x94>
 800b27a:	9b07      	ldr	r3, [sp, #28]
 800b27c:	1d19      	adds	r1, r3, #4
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	9107      	str	r1, [sp, #28]
 800b282:	2b00      	cmp	r3, #0
 800b284:	db01      	blt.n	800b28a <_svfiprintf_r+0x10a>
 800b286:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b288:	e004      	b.n	800b294 <_svfiprintf_r+0x114>
 800b28a:	425b      	negs	r3, r3
 800b28c:	60e3      	str	r3, [r4, #12]
 800b28e:	2302      	movs	r3, #2
 800b290:	4313      	orrs	r3, r2
 800b292:	6023      	str	r3, [r4, #0]
 800b294:	782b      	ldrb	r3, [r5, #0]
 800b296:	2b2e      	cmp	r3, #46	@ 0x2e
 800b298:	d10c      	bne.n	800b2b4 <_svfiprintf_r+0x134>
 800b29a:	786b      	ldrb	r3, [r5, #1]
 800b29c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b29e:	d134      	bne.n	800b30a <_svfiprintf_r+0x18a>
 800b2a0:	9b07      	ldr	r3, [sp, #28]
 800b2a2:	3502      	adds	r5, #2
 800b2a4:	1d1a      	adds	r2, r3, #4
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	9207      	str	r2, [sp, #28]
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	da01      	bge.n	800b2b2 <_svfiprintf_r+0x132>
 800b2ae:	2301      	movs	r3, #1
 800b2b0:	425b      	negs	r3, r3
 800b2b2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2b4:	4e2d      	ldr	r6, [pc, #180]	@ (800b36c <_svfiprintf_r+0x1ec>)
 800b2b6:	2203      	movs	r2, #3
 800b2b8:	0030      	movs	r0, r6
 800b2ba:	7829      	ldrb	r1, [r5, #0]
 800b2bc:	f7fe fbd5 	bl	8009a6a <memchr>
 800b2c0:	2800      	cmp	r0, #0
 800b2c2:	d006      	beq.n	800b2d2 <_svfiprintf_r+0x152>
 800b2c4:	2340      	movs	r3, #64	@ 0x40
 800b2c6:	1b80      	subs	r0, r0, r6
 800b2c8:	4083      	lsls	r3, r0
 800b2ca:	6822      	ldr	r2, [r4, #0]
 800b2cc:	3501      	adds	r5, #1
 800b2ce:	4313      	orrs	r3, r2
 800b2d0:	6023      	str	r3, [r4, #0]
 800b2d2:	7829      	ldrb	r1, [r5, #0]
 800b2d4:	2206      	movs	r2, #6
 800b2d6:	4826      	ldr	r0, [pc, #152]	@ (800b370 <_svfiprintf_r+0x1f0>)
 800b2d8:	1c6e      	adds	r6, r5, #1
 800b2da:	7621      	strb	r1, [r4, #24]
 800b2dc:	f7fe fbc5 	bl	8009a6a <memchr>
 800b2e0:	2800      	cmp	r0, #0
 800b2e2:	d038      	beq.n	800b356 <_svfiprintf_r+0x1d6>
 800b2e4:	4b23      	ldr	r3, [pc, #140]	@ (800b374 <_svfiprintf_r+0x1f4>)
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d122      	bne.n	800b330 <_svfiprintf_r+0x1b0>
 800b2ea:	2207      	movs	r2, #7
 800b2ec:	9b07      	ldr	r3, [sp, #28]
 800b2ee:	3307      	adds	r3, #7
 800b2f0:	4393      	bics	r3, r2
 800b2f2:	3308      	adds	r3, #8
 800b2f4:	9307      	str	r3, [sp, #28]
 800b2f6:	6963      	ldr	r3, [r4, #20]
 800b2f8:	9a04      	ldr	r2, [sp, #16]
 800b2fa:	189b      	adds	r3, r3, r2
 800b2fc:	6163      	str	r3, [r4, #20]
 800b2fe:	e762      	b.n	800b1c6 <_svfiprintf_r+0x46>
 800b300:	4343      	muls	r3, r0
 800b302:	0035      	movs	r5, r6
 800b304:	2101      	movs	r1, #1
 800b306:	189b      	adds	r3, r3, r2
 800b308:	e7a4      	b.n	800b254 <_svfiprintf_r+0xd4>
 800b30a:	2300      	movs	r3, #0
 800b30c:	200a      	movs	r0, #10
 800b30e:	0019      	movs	r1, r3
 800b310:	3501      	adds	r5, #1
 800b312:	6063      	str	r3, [r4, #4]
 800b314:	782a      	ldrb	r2, [r5, #0]
 800b316:	1c6e      	adds	r6, r5, #1
 800b318:	3a30      	subs	r2, #48	@ 0x30
 800b31a:	2a09      	cmp	r2, #9
 800b31c:	d903      	bls.n	800b326 <_svfiprintf_r+0x1a6>
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d0c8      	beq.n	800b2b4 <_svfiprintf_r+0x134>
 800b322:	9109      	str	r1, [sp, #36]	@ 0x24
 800b324:	e7c6      	b.n	800b2b4 <_svfiprintf_r+0x134>
 800b326:	4341      	muls	r1, r0
 800b328:	0035      	movs	r5, r6
 800b32a:	2301      	movs	r3, #1
 800b32c:	1889      	adds	r1, r1, r2
 800b32e:	e7f1      	b.n	800b314 <_svfiprintf_r+0x194>
 800b330:	aa07      	add	r2, sp, #28
 800b332:	9200      	str	r2, [sp, #0]
 800b334:	0021      	movs	r1, r4
 800b336:	003a      	movs	r2, r7
 800b338:	4b0f      	ldr	r3, [pc, #60]	@ (800b378 <_svfiprintf_r+0x1f8>)
 800b33a:	9803      	ldr	r0, [sp, #12]
 800b33c:	f7fd fdfa 	bl	8008f34 <_printf_float>
 800b340:	9004      	str	r0, [sp, #16]
 800b342:	9b04      	ldr	r3, [sp, #16]
 800b344:	3301      	adds	r3, #1
 800b346:	d1d6      	bne.n	800b2f6 <_svfiprintf_r+0x176>
 800b348:	89bb      	ldrh	r3, [r7, #12]
 800b34a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800b34c:	065b      	lsls	r3, r3, #25
 800b34e:	d500      	bpl.n	800b352 <_svfiprintf_r+0x1d2>
 800b350:	e72c      	b.n	800b1ac <_svfiprintf_r+0x2c>
 800b352:	b021      	add	sp, #132	@ 0x84
 800b354:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b356:	aa07      	add	r2, sp, #28
 800b358:	9200      	str	r2, [sp, #0]
 800b35a:	0021      	movs	r1, r4
 800b35c:	003a      	movs	r2, r7
 800b35e:	4b06      	ldr	r3, [pc, #24]	@ (800b378 <_svfiprintf_r+0x1f8>)
 800b360:	9803      	ldr	r0, [sp, #12]
 800b362:	f7fe f895 	bl	8009490 <_printf_i>
 800b366:	e7eb      	b.n	800b340 <_svfiprintf_r+0x1c0>
 800b368:	0800cb8a 	.word	0x0800cb8a
 800b36c:	0800cb90 	.word	0x0800cb90
 800b370:	0800cb94 	.word	0x0800cb94
 800b374:	08008f35 	.word	0x08008f35
 800b378:	0800b0c1 	.word	0x0800b0c1

0800b37c <__sflush_r>:
 800b37c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b37e:	220c      	movs	r2, #12
 800b380:	5e8b      	ldrsh	r3, [r1, r2]
 800b382:	0005      	movs	r5, r0
 800b384:	000c      	movs	r4, r1
 800b386:	071a      	lsls	r2, r3, #28
 800b388:	d456      	bmi.n	800b438 <__sflush_r+0xbc>
 800b38a:	684a      	ldr	r2, [r1, #4]
 800b38c:	2a00      	cmp	r2, #0
 800b38e:	dc02      	bgt.n	800b396 <__sflush_r+0x1a>
 800b390:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800b392:	2a00      	cmp	r2, #0
 800b394:	dd4e      	ble.n	800b434 <__sflush_r+0xb8>
 800b396:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800b398:	2f00      	cmp	r7, #0
 800b39a:	d04b      	beq.n	800b434 <__sflush_r+0xb8>
 800b39c:	2200      	movs	r2, #0
 800b39e:	2080      	movs	r0, #128	@ 0x80
 800b3a0:	682e      	ldr	r6, [r5, #0]
 800b3a2:	602a      	str	r2, [r5, #0]
 800b3a4:	001a      	movs	r2, r3
 800b3a6:	0140      	lsls	r0, r0, #5
 800b3a8:	6a21      	ldr	r1, [r4, #32]
 800b3aa:	4002      	ands	r2, r0
 800b3ac:	4203      	tst	r3, r0
 800b3ae:	d033      	beq.n	800b418 <__sflush_r+0x9c>
 800b3b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b3b2:	89a3      	ldrh	r3, [r4, #12]
 800b3b4:	075b      	lsls	r3, r3, #29
 800b3b6:	d506      	bpl.n	800b3c6 <__sflush_r+0x4a>
 800b3b8:	6863      	ldr	r3, [r4, #4]
 800b3ba:	1ad2      	subs	r2, r2, r3
 800b3bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d001      	beq.n	800b3c6 <__sflush_r+0x4a>
 800b3c2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b3c4:	1ad2      	subs	r2, r2, r3
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	0028      	movs	r0, r5
 800b3ca:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800b3cc:	6a21      	ldr	r1, [r4, #32]
 800b3ce:	47b8      	blx	r7
 800b3d0:	89a2      	ldrh	r2, [r4, #12]
 800b3d2:	1c43      	adds	r3, r0, #1
 800b3d4:	d106      	bne.n	800b3e4 <__sflush_r+0x68>
 800b3d6:	6829      	ldr	r1, [r5, #0]
 800b3d8:	291d      	cmp	r1, #29
 800b3da:	d846      	bhi.n	800b46a <__sflush_r+0xee>
 800b3dc:	4b29      	ldr	r3, [pc, #164]	@ (800b484 <__sflush_r+0x108>)
 800b3de:	40cb      	lsrs	r3, r1
 800b3e0:	07db      	lsls	r3, r3, #31
 800b3e2:	d542      	bpl.n	800b46a <__sflush_r+0xee>
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	6063      	str	r3, [r4, #4]
 800b3e8:	6923      	ldr	r3, [r4, #16]
 800b3ea:	6023      	str	r3, [r4, #0]
 800b3ec:	04d2      	lsls	r2, r2, #19
 800b3ee:	d505      	bpl.n	800b3fc <__sflush_r+0x80>
 800b3f0:	1c43      	adds	r3, r0, #1
 800b3f2:	d102      	bne.n	800b3fa <__sflush_r+0x7e>
 800b3f4:	682b      	ldr	r3, [r5, #0]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d100      	bne.n	800b3fc <__sflush_r+0x80>
 800b3fa:	6560      	str	r0, [r4, #84]	@ 0x54
 800b3fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b3fe:	602e      	str	r6, [r5, #0]
 800b400:	2900      	cmp	r1, #0
 800b402:	d017      	beq.n	800b434 <__sflush_r+0xb8>
 800b404:	0023      	movs	r3, r4
 800b406:	3344      	adds	r3, #68	@ 0x44
 800b408:	4299      	cmp	r1, r3
 800b40a:	d002      	beq.n	800b412 <__sflush_r+0x96>
 800b40c:	0028      	movs	r0, r5
 800b40e:	f7ff f9b5 	bl	800a77c <_free_r>
 800b412:	2300      	movs	r3, #0
 800b414:	6363      	str	r3, [r4, #52]	@ 0x34
 800b416:	e00d      	b.n	800b434 <__sflush_r+0xb8>
 800b418:	2301      	movs	r3, #1
 800b41a:	0028      	movs	r0, r5
 800b41c:	47b8      	blx	r7
 800b41e:	0002      	movs	r2, r0
 800b420:	1c43      	adds	r3, r0, #1
 800b422:	d1c6      	bne.n	800b3b2 <__sflush_r+0x36>
 800b424:	682b      	ldr	r3, [r5, #0]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d0c3      	beq.n	800b3b2 <__sflush_r+0x36>
 800b42a:	2b1d      	cmp	r3, #29
 800b42c:	d001      	beq.n	800b432 <__sflush_r+0xb6>
 800b42e:	2b16      	cmp	r3, #22
 800b430:	d11a      	bne.n	800b468 <__sflush_r+0xec>
 800b432:	602e      	str	r6, [r5, #0]
 800b434:	2000      	movs	r0, #0
 800b436:	e01e      	b.n	800b476 <__sflush_r+0xfa>
 800b438:	690e      	ldr	r6, [r1, #16]
 800b43a:	2e00      	cmp	r6, #0
 800b43c:	d0fa      	beq.n	800b434 <__sflush_r+0xb8>
 800b43e:	680f      	ldr	r7, [r1, #0]
 800b440:	600e      	str	r6, [r1, #0]
 800b442:	1bba      	subs	r2, r7, r6
 800b444:	9201      	str	r2, [sp, #4]
 800b446:	2200      	movs	r2, #0
 800b448:	079b      	lsls	r3, r3, #30
 800b44a:	d100      	bne.n	800b44e <__sflush_r+0xd2>
 800b44c:	694a      	ldr	r2, [r1, #20]
 800b44e:	60a2      	str	r2, [r4, #8]
 800b450:	9b01      	ldr	r3, [sp, #4]
 800b452:	2b00      	cmp	r3, #0
 800b454:	ddee      	ble.n	800b434 <__sflush_r+0xb8>
 800b456:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b458:	0032      	movs	r2, r6
 800b45a:	001f      	movs	r7, r3
 800b45c:	0028      	movs	r0, r5
 800b45e:	9b01      	ldr	r3, [sp, #4]
 800b460:	6a21      	ldr	r1, [r4, #32]
 800b462:	47b8      	blx	r7
 800b464:	2800      	cmp	r0, #0
 800b466:	dc07      	bgt.n	800b478 <__sflush_r+0xfc>
 800b468:	89a2      	ldrh	r2, [r4, #12]
 800b46a:	2340      	movs	r3, #64	@ 0x40
 800b46c:	2001      	movs	r0, #1
 800b46e:	4313      	orrs	r3, r2
 800b470:	b21b      	sxth	r3, r3
 800b472:	81a3      	strh	r3, [r4, #12]
 800b474:	4240      	negs	r0, r0
 800b476:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b478:	9b01      	ldr	r3, [sp, #4]
 800b47a:	1836      	adds	r6, r6, r0
 800b47c:	1a1b      	subs	r3, r3, r0
 800b47e:	9301      	str	r3, [sp, #4]
 800b480:	e7e6      	b.n	800b450 <__sflush_r+0xd4>
 800b482:	46c0      	nop			@ (mov r8, r8)
 800b484:	20400001 	.word	0x20400001

0800b488 <_fflush_r>:
 800b488:	690b      	ldr	r3, [r1, #16]
 800b48a:	b570      	push	{r4, r5, r6, lr}
 800b48c:	0005      	movs	r5, r0
 800b48e:	000c      	movs	r4, r1
 800b490:	2b00      	cmp	r3, #0
 800b492:	d102      	bne.n	800b49a <_fflush_r+0x12>
 800b494:	2500      	movs	r5, #0
 800b496:	0028      	movs	r0, r5
 800b498:	bd70      	pop	{r4, r5, r6, pc}
 800b49a:	2800      	cmp	r0, #0
 800b49c:	d004      	beq.n	800b4a8 <_fflush_r+0x20>
 800b49e:	6a03      	ldr	r3, [r0, #32]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d101      	bne.n	800b4a8 <_fflush_r+0x20>
 800b4a4:	f7fe f990 	bl	80097c8 <__sinit>
 800b4a8:	220c      	movs	r2, #12
 800b4aa:	5ea3      	ldrsh	r3, [r4, r2]
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d0f1      	beq.n	800b494 <_fflush_r+0xc>
 800b4b0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b4b2:	07d2      	lsls	r2, r2, #31
 800b4b4:	d404      	bmi.n	800b4c0 <_fflush_r+0x38>
 800b4b6:	059b      	lsls	r3, r3, #22
 800b4b8:	d402      	bmi.n	800b4c0 <_fflush_r+0x38>
 800b4ba:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b4bc:	f7fe fad3 	bl	8009a66 <__retarget_lock_acquire_recursive>
 800b4c0:	0028      	movs	r0, r5
 800b4c2:	0021      	movs	r1, r4
 800b4c4:	f7ff ff5a 	bl	800b37c <__sflush_r>
 800b4c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b4ca:	0005      	movs	r5, r0
 800b4cc:	07db      	lsls	r3, r3, #31
 800b4ce:	d4e2      	bmi.n	800b496 <_fflush_r+0xe>
 800b4d0:	89a3      	ldrh	r3, [r4, #12]
 800b4d2:	059b      	lsls	r3, r3, #22
 800b4d4:	d4df      	bmi.n	800b496 <_fflush_r+0xe>
 800b4d6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b4d8:	f7fe fac6 	bl	8009a68 <__retarget_lock_release_recursive>
 800b4dc:	e7db      	b.n	800b496 <_fflush_r+0xe>

0800b4de <memmove>:
 800b4de:	b510      	push	{r4, lr}
 800b4e0:	4288      	cmp	r0, r1
 800b4e2:	d902      	bls.n	800b4ea <memmove+0xc>
 800b4e4:	188b      	adds	r3, r1, r2
 800b4e6:	4298      	cmp	r0, r3
 800b4e8:	d308      	bcc.n	800b4fc <memmove+0x1e>
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	429a      	cmp	r2, r3
 800b4ee:	d007      	beq.n	800b500 <memmove+0x22>
 800b4f0:	5ccc      	ldrb	r4, [r1, r3]
 800b4f2:	54c4      	strb	r4, [r0, r3]
 800b4f4:	3301      	adds	r3, #1
 800b4f6:	e7f9      	b.n	800b4ec <memmove+0xe>
 800b4f8:	5c8b      	ldrb	r3, [r1, r2]
 800b4fa:	5483      	strb	r3, [r0, r2]
 800b4fc:	3a01      	subs	r2, #1
 800b4fe:	d2fb      	bcs.n	800b4f8 <memmove+0x1a>
 800b500:	bd10      	pop	{r4, pc}
	...

0800b504 <_sbrk_r>:
 800b504:	2300      	movs	r3, #0
 800b506:	b570      	push	{r4, r5, r6, lr}
 800b508:	4d06      	ldr	r5, [pc, #24]	@ (800b524 <_sbrk_r+0x20>)
 800b50a:	0004      	movs	r4, r0
 800b50c:	0008      	movs	r0, r1
 800b50e:	602b      	str	r3, [r5, #0]
 800b510:	f7f9 fcba 	bl	8004e88 <_sbrk>
 800b514:	1c43      	adds	r3, r0, #1
 800b516:	d103      	bne.n	800b520 <_sbrk_r+0x1c>
 800b518:	682b      	ldr	r3, [r5, #0]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d000      	beq.n	800b520 <_sbrk_r+0x1c>
 800b51e:	6023      	str	r3, [r4, #0]
 800b520:	bd70      	pop	{r4, r5, r6, pc}
 800b522:	46c0      	nop			@ (mov r8, r8)
 800b524:	2000052c 	.word	0x2000052c

0800b528 <__assert_func>:
 800b528:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800b52a:	0014      	movs	r4, r2
 800b52c:	001a      	movs	r2, r3
 800b52e:	4b09      	ldr	r3, [pc, #36]	@ (800b554 <__assert_func+0x2c>)
 800b530:	0005      	movs	r5, r0
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	000e      	movs	r6, r1
 800b536:	68d8      	ldr	r0, [r3, #12]
 800b538:	4b07      	ldr	r3, [pc, #28]	@ (800b558 <__assert_func+0x30>)
 800b53a:	2c00      	cmp	r4, #0
 800b53c:	d101      	bne.n	800b542 <__assert_func+0x1a>
 800b53e:	4b07      	ldr	r3, [pc, #28]	@ (800b55c <__assert_func+0x34>)
 800b540:	001c      	movs	r4, r3
 800b542:	4907      	ldr	r1, [pc, #28]	@ (800b560 <__assert_func+0x38>)
 800b544:	9301      	str	r3, [sp, #4]
 800b546:	9402      	str	r4, [sp, #8]
 800b548:	002b      	movs	r3, r5
 800b54a:	9600      	str	r6, [sp, #0]
 800b54c:	f000 f886 	bl	800b65c <fiprintf>
 800b550:	f000 f894 	bl	800b67c <abort>
 800b554:	20000018 	.word	0x20000018
 800b558:	0800cba5 	.word	0x0800cba5
 800b55c:	0800cbe0 	.word	0x0800cbe0
 800b560:	0800cbb2 	.word	0x0800cbb2

0800b564 <_calloc_r>:
 800b564:	b570      	push	{r4, r5, r6, lr}
 800b566:	0c0b      	lsrs	r3, r1, #16
 800b568:	0c15      	lsrs	r5, r2, #16
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d11e      	bne.n	800b5ac <_calloc_r+0x48>
 800b56e:	2d00      	cmp	r5, #0
 800b570:	d10c      	bne.n	800b58c <_calloc_r+0x28>
 800b572:	b289      	uxth	r1, r1
 800b574:	b294      	uxth	r4, r2
 800b576:	434c      	muls	r4, r1
 800b578:	0021      	movs	r1, r4
 800b57a:	f7ff f975 	bl	800a868 <_malloc_r>
 800b57e:	1e05      	subs	r5, r0, #0
 800b580:	d01b      	beq.n	800b5ba <_calloc_r+0x56>
 800b582:	0022      	movs	r2, r4
 800b584:	2100      	movs	r1, #0
 800b586:	f7fe f9d5 	bl	8009934 <memset>
 800b58a:	e016      	b.n	800b5ba <_calloc_r+0x56>
 800b58c:	1c2b      	adds	r3, r5, #0
 800b58e:	1c0c      	adds	r4, r1, #0
 800b590:	b289      	uxth	r1, r1
 800b592:	b292      	uxth	r2, r2
 800b594:	434a      	muls	r2, r1
 800b596:	b29b      	uxth	r3, r3
 800b598:	b2a1      	uxth	r1, r4
 800b59a:	4359      	muls	r1, r3
 800b59c:	0c14      	lsrs	r4, r2, #16
 800b59e:	190c      	adds	r4, r1, r4
 800b5a0:	0c23      	lsrs	r3, r4, #16
 800b5a2:	d107      	bne.n	800b5b4 <_calloc_r+0x50>
 800b5a4:	0424      	lsls	r4, r4, #16
 800b5a6:	b292      	uxth	r2, r2
 800b5a8:	4314      	orrs	r4, r2
 800b5aa:	e7e5      	b.n	800b578 <_calloc_r+0x14>
 800b5ac:	2d00      	cmp	r5, #0
 800b5ae:	d101      	bne.n	800b5b4 <_calloc_r+0x50>
 800b5b0:	1c14      	adds	r4, r2, #0
 800b5b2:	e7ed      	b.n	800b590 <_calloc_r+0x2c>
 800b5b4:	230c      	movs	r3, #12
 800b5b6:	2500      	movs	r5, #0
 800b5b8:	6003      	str	r3, [r0, #0]
 800b5ba:	0028      	movs	r0, r5
 800b5bc:	bd70      	pop	{r4, r5, r6, pc}

0800b5be <__ascii_mbtowc>:
 800b5be:	b082      	sub	sp, #8
 800b5c0:	2900      	cmp	r1, #0
 800b5c2:	d100      	bne.n	800b5c6 <__ascii_mbtowc+0x8>
 800b5c4:	a901      	add	r1, sp, #4
 800b5c6:	1e10      	subs	r0, r2, #0
 800b5c8:	d006      	beq.n	800b5d8 <__ascii_mbtowc+0x1a>
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d006      	beq.n	800b5dc <__ascii_mbtowc+0x1e>
 800b5ce:	7813      	ldrb	r3, [r2, #0]
 800b5d0:	600b      	str	r3, [r1, #0]
 800b5d2:	7810      	ldrb	r0, [r2, #0]
 800b5d4:	1e43      	subs	r3, r0, #1
 800b5d6:	4198      	sbcs	r0, r3
 800b5d8:	b002      	add	sp, #8
 800b5da:	4770      	bx	lr
 800b5dc:	2002      	movs	r0, #2
 800b5de:	4240      	negs	r0, r0
 800b5e0:	e7fa      	b.n	800b5d8 <__ascii_mbtowc+0x1a>

0800b5e2 <_realloc_r>:
 800b5e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b5e4:	0006      	movs	r6, r0
 800b5e6:	000c      	movs	r4, r1
 800b5e8:	0015      	movs	r5, r2
 800b5ea:	2900      	cmp	r1, #0
 800b5ec:	d105      	bne.n	800b5fa <_realloc_r+0x18>
 800b5ee:	0011      	movs	r1, r2
 800b5f0:	f7ff f93a 	bl	800a868 <_malloc_r>
 800b5f4:	0004      	movs	r4, r0
 800b5f6:	0020      	movs	r0, r4
 800b5f8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b5fa:	2a00      	cmp	r2, #0
 800b5fc:	d103      	bne.n	800b606 <_realloc_r+0x24>
 800b5fe:	f7ff f8bd 	bl	800a77c <_free_r>
 800b602:	002c      	movs	r4, r5
 800b604:	e7f7      	b.n	800b5f6 <_realloc_r+0x14>
 800b606:	f000 f840 	bl	800b68a <_malloc_usable_size_r>
 800b60a:	0007      	movs	r7, r0
 800b60c:	4285      	cmp	r5, r0
 800b60e:	d802      	bhi.n	800b616 <_realloc_r+0x34>
 800b610:	0843      	lsrs	r3, r0, #1
 800b612:	42ab      	cmp	r3, r5
 800b614:	d3ef      	bcc.n	800b5f6 <_realloc_r+0x14>
 800b616:	0029      	movs	r1, r5
 800b618:	0030      	movs	r0, r6
 800b61a:	f7ff f925 	bl	800a868 <_malloc_r>
 800b61e:	9001      	str	r0, [sp, #4]
 800b620:	2800      	cmp	r0, #0
 800b622:	d101      	bne.n	800b628 <_realloc_r+0x46>
 800b624:	9c01      	ldr	r4, [sp, #4]
 800b626:	e7e6      	b.n	800b5f6 <_realloc_r+0x14>
 800b628:	002a      	movs	r2, r5
 800b62a:	42bd      	cmp	r5, r7
 800b62c:	d900      	bls.n	800b630 <_realloc_r+0x4e>
 800b62e:	003a      	movs	r2, r7
 800b630:	0021      	movs	r1, r4
 800b632:	9801      	ldr	r0, [sp, #4]
 800b634:	f7fe fa24 	bl	8009a80 <memcpy>
 800b638:	0021      	movs	r1, r4
 800b63a:	0030      	movs	r0, r6
 800b63c:	f7ff f89e 	bl	800a77c <_free_r>
 800b640:	e7f0      	b.n	800b624 <_realloc_r+0x42>

0800b642 <__ascii_wctomb>:
 800b642:	0003      	movs	r3, r0
 800b644:	1e08      	subs	r0, r1, #0
 800b646:	d005      	beq.n	800b654 <__ascii_wctomb+0x12>
 800b648:	2aff      	cmp	r2, #255	@ 0xff
 800b64a:	d904      	bls.n	800b656 <__ascii_wctomb+0x14>
 800b64c:	228a      	movs	r2, #138	@ 0x8a
 800b64e:	2001      	movs	r0, #1
 800b650:	601a      	str	r2, [r3, #0]
 800b652:	4240      	negs	r0, r0
 800b654:	4770      	bx	lr
 800b656:	2001      	movs	r0, #1
 800b658:	700a      	strb	r2, [r1, #0]
 800b65a:	e7fb      	b.n	800b654 <__ascii_wctomb+0x12>

0800b65c <fiprintf>:
 800b65c:	b40e      	push	{r1, r2, r3}
 800b65e:	b517      	push	{r0, r1, r2, r4, lr}
 800b660:	4c05      	ldr	r4, [pc, #20]	@ (800b678 <fiprintf+0x1c>)
 800b662:	ab05      	add	r3, sp, #20
 800b664:	cb04      	ldmia	r3!, {r2}
 800b666:	0001      	movs	r1, r0
 800b668:	6820      	ldr	r0, [r4, #0]
 800b66a:	9301      	str	r3, [sp, #4]
 800b66c:	f000 f83c 	bl	800b6e8 <_vfiprintf_r>
 800b670:	bc1e      	pop	{r1, r2, r3, r4}
 800b672:	bc08      	pop	{r3}
 800b674:	b003      	add	sp, #12
 800b676:	4718      	bx	r3
 800b678:	20000018 	.word	0x20000018

0800b67c <abort>:
 800b67c:	2006      	movs	r0, #6
 800b67e:	b510      	push	{r4, lr}
 800b680:	f000 fa18 	bl	800bab4 <raise>
 800b684:	2001      	movs	r0, #1
 800b686:	f7f9 fb8d 	bl	8004da4 <_exit>

0800b68a <_malloc_usable_size_r>:
 800b68a:	1f0b      	subs	r3, r1, #4
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	1f18      	subs	r0, r3, #4
 800b690:	2b00      	cmp	r3, #0
 800b692:	da01      	bge.n	800b698 <_malloc_usable_size_r+0xe>
 800b694:	580b      	ldr	r3, [r1, r0]
 800b696:	18c0      	adds	r0, r0, r3
 800b698:	4770      	bx	lr

0800b69a <__sfputc_r>:
 800b69a:	6893      	ldr	r3, [r2, #8]
 800b69c:	b510      	push	{r4, lr}
 800b69e:	3b01      	subs	r3, #1
 800b6a0:	6093      	str	r3, [r2, #8]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	da04      	bge.n	800b6b0 <__sfputc_r+0x16>
 800b6a6:	6994      	ldr	r4, [r2, #24]
 800b6a8:	42a3      	cmp	r3, r4
 800b6aa:	db07      	blt.n	800b6bc <__sfputc_r+0x22>
 800b6ac:	290a      	cmp	r1, #10
 800b6ae:	d005      	beq.n	800b6bc <__sfputc_r+0x22>
 800b6b0:	6813      	ldr	r3, [r2, #0]
 800b6b2:	1c58      	adds	r0, r3, #1
 800b6b4:	6010      	str	r0, [r2, #0]
 800b6b6:	7019      	strb	r1, [r3, #0]
 800b6b8:	0008      	movs	r0, r1
 800b6ba:	bd10      	pop	{r4, pc}
 800b6bc:	f000 f930 	bl	800b920 <__swbuf_r>
 800b6c0:	0001      	movs	r1, r0
 800b6c2:	e7f9      	b.n	800b6b8 <__sfputc_r+0x1e>

0800b6c4 <__sfputs_r>:
 800b6c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6c6:	0006      	movs	r6, r0
 800b6c8:	000f      	movs	r7, r1
 800b6ca:	0014      	movs	r4, r2
 800b6cc:	18d5      	adds	r5, r2, r3
 800b6ce:	42ac      	cmp	r4, r5
 800b6d0:	d101      	bne.n	800b6d6 <__sfputs_r+0x12>
 800b6d2:	2000      	movs	r0, #0
 800b6d4:	e007      	b.n	800b6e6 <__sfputs_r+0x22>
 800b6d6:	7821      	ldrb	r1, [r4, #0]
 800b6d8:	003a      	movs	r2, r7
 800b6da:	0030      	movs	r0, r6
 800b6dc:	f7ff ffdd 	bl	800b69a <__sfputc_r>
 800b6e0:	3401      	adds	r4, #1
 800b6e2:	1c43      	adds	r3, r0, #1
 800b6e4:	d1f3      	bne.n	800b6ce <__sfputs_r+0xa>
 800b6e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b6e8 <_vfiprintf_r>:
 800b6e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b6ea:	b0a1      	sub	sp, #132	@ 0x84
 800b6ec:	000f      	movs	r7, r1
 800b6ee:	0015      	movs	r5, r2
 800b6f0:	001e      	movs	r6, r3
 800b6f2:	9003      	str	r0, [sp, #12]
 800b6f4:	2800      	cmp	r0, #0
 800b6f6:	d004      	beq.n	800b702 <_vfiprintf_r+0x1a>
 800b6f8:	6a03      	ldr	r3, [r0, #32]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d101      	bne.n	800b702 <_vfiprintf_r+0x1a>
 800b6fe:	f7fe f863 	bl	80097c8 <__sinit>
 800b702:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b704:	07db      	lsls	r3, r3, #31
 800b706:	d405      	bmi.n	800b714 <_vfiprintf_r+0x2c>
 800b708:	89bb      	ldrh	r3, [r7, #12]
 800b70a:	059b      	lsls	r3, r3, #22
 800b70c:	d402      	bmi.n	800b714 <_vfiprintf_r+0x2c>
 800b70e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b710:	f7fe f9a9 	bl	8009a66 <__retarget_lock_acquire_recursive>
 800b714:	89bb      	ldrh	r3, [r7, #12]
 800b716:	071b      	lsls	r3, r3, #28
 800b718:	d502      	bpl.n	800b720 <_vfiprintf_r+0x38>
 800b71a:	693b      	ldr	r3, [r7, #16]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d113      	bne.n	800b748 <_vfiprintf_r+0x60>
 800b720:	0039      	movs	r1, r7
 800b722:	9803      	ldr	r0, [sp, #12]
 800b724:	f000 f93e 	bl	800b9a4 <__swsetup_r>
 800b728:	2800      	cmp	r0, #0
 800b72a:	d00d      	beq.n	800b748 <_vfiprintf_r+0x60>
 800b72c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b72e:	07db      	lsls	r3, r3, #31
 800b730:	d503      	bpl.n	800b73a <_vfiprintf_r+0x52>
 800b732:	2001      	movs	r0, #1
 800b734:	4240      	negs	r0, r0
 800b736:	b021      	add	sp, #132	@ 0x84
 800b738:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b73a:	89bb      	ldrh	r3, [r7, #12]
 800b73c:	059b      	lsls	r3, r3, #22
 800b73e:	d4f8      	bmi.n	800b732 <_vfiprintf_r+0x4a>
 800b740:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b742:	f7fe f991 	bl	8009a68 <__retarget_lock_release_recursive>
 800b746:	e7f4      	b.n	800b732 <_vfiprintf_r+0x4a>
 800b748:	2300      	movs	r3, #0
 800b74a:	ac08      	add	r4, sp, #32
 800b74c:	6163      	str	r3, [r4, #20]
 800b74e:	3320      	adds	r3, #32
 800b750:	7663      	strb	r3, [r4, #25]
 800b752:	3310      	adds	r3, #16
 800b754:	76a3      	strb	r3, [r4, #26]
 800b756:	9607      	str	r6, [sp, #28]
 800b758:	002e      	movs	r6, r5
 800b75a:	7833      	ldrb	r3, [r6, #0]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d001      	beq.n	800b764 <_vfiprintf_r+0x7c>
 800b760:	2b25      	cmp	r3, #37	@ 0x25
 800b762:	d148      	bne.n	800b7f6 <_vfiprintf_r+0x10e>
 800b764:	1b73      	subs	r3, r6, r5
 800b766:	9305      	str	r3, [sp, #20]
 800b768:	42ae      	cmp	r6, r5
 800b76a:	d00b      	beq.n	800b784 <_vfiprintf_r+0x9c>
 800b76c:	002a      	movs	r2, r5
 800b76e:	0039      	movs	r1, r7
 800b770:	9803      	ldr	r0, [sp, #12]
 800b772:	f7ff ffa7 	bl	800b6c4 <__sfputs_r>
 800b776:	3001      	adds	r0, #1
 800b778:	d100      	bne.n	800b77c <_vfiprintf_r+0x94>
 800b77a:	e0ae      	b.n	800b8da <_vfiprintf_r+0x1f2>
 800b77c:	6963      	ldr	r3, [r4, #20]
 800b77e:	9a05      	ldr	r2, [sp, #20]
 800b780:	189b      	adds	r3, r3, r2
 800b782:	6163      	str	r3, [r4, #20]
 800b784:	7833      	ldrb	r3, [r6, #0]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d100      	bne.n	800b78c <_vfiprintf_r+0xa4>
 800b78a:	e0a6      	b.n	800b8da <_vfiprintf_r+0x1f2>
 800b78c:	2201      	movs	r2, #1
 800b78e:	2300      	movs	r3, #0
 800b790:	4252      	negs	r2, r2
 800b792:	6062      	str	r2, [r4, #4]
 800b794:	a904      	add	r1, sp, #16
 800b796:	3254      	adds	r2, #84	@ 0x54
 800b798:	1852      	adds	r2, r2, r1
 800b79a:	1c75      	adds	r5, r6, #1
 800b79c:	6023      	str	r3, [r4, #0]
 800b79e:	60e3      	str	r3, [r4, #12]
 800b7a0:	60a3      	str	r3, [r4, #8]
 800b7a2:	7013      	strb	r3, [r2, #0]
 800b7a4:	65a3      	str	r3, [r4, #88]	@ 0x58
 800b7a6:	4b59      	ldr	r3, [pc, #356]	@ (800b90c <_vfiprintf_r+0x224>)
 800b7a8:	2205      	movs	r2, #5
 800b7aa:	0018      	movs	r0, r3
 800b7ac:	7829      	ldrb	r1, [r5, #0]
 800b7ae:	9305      	str	r3, [sp, #20]
 800b7b0:	f7fe f95b 	bl	8009a6a <memchr>
 800b7b4:	1c6e      	adds	r6, r5, #1
 800b7b6:	2800      	cmp	r0, #0
 800b7b8:	d11f      	bne.n	800b7fa <_vfiprintf_r+0x112>
 800b7ba:	6822      	ldr	r2, [r4, #0]
 800b7bc:	06d3      	lsls	r3, r2, #27
 800b7be:	d504      	bpl.n	800b7ca <_vfiprintf_r+0xe2>
 800b7c0:	2353      	movs	r3, #83	@ 0x53
 800b7c2:	a904      	add	r1, sp, #16
 800b7c4:	185b      	adds	r3, r3, r1
 800b7c6:	2120      	movs	r1, #32
 800b7c8:	7019      	strb	r1, [r3, #0]
 800b7ca:	0713      	lsls	r3, r2, #28
 800b7cc:	d504      	bpl.n	800b7d8 <_vfiprintf_r+0xf0>
 800b7ce:	2353      	movs	r3, #83	@ 0x53
 800b7d0:	a904      	add	r1, sp, #16
 800b7d2:	185b      	adds	r3, r3, r1
 800b7d4:	212b      	movs	r1, #43	@ 0x2b
 800b7d6:	7019      	strb	r1, [r3, #0]
 800b7d8:	782b      	ldrb	r3, [r5, #0]
 800b7da:	2b2a      	cmp	r3, #42	@ 0x2a
 800b7dc:	d016      	beq.n	800b80c <_vfiprintf_r+0x124>
 800b7de:	002e      	movs	r6, r5
 800b7e0:	2100      	movs	r1, #0
 800b7e2:	200a      	movs	r0, #10
 800b7e4:	68e3      	ldr	r3, [r4, #12]
 800b7e6:	7832      	ldrb	r2, [r6, #0]
 800b7e8:	1c75      	adds	r5, r6, #1
 800b7ea:	3a30      	subs	r2, #48	@ 0x30
 800b7ec:	2a09      	cmp	r2, #9
 800b7ee:	d950      	bls.n	800b892 <_vfiprintf_r+0x1aa>
 800b7f0:	2900      	cmp	r1, #0
 800b7f2:	d111      	bne.n	800b818 <_vfiprintf_r+0x130>
 800b7f4:	e017      	b.n	800b826 <_vfiprintf_r+0x13e>
 800b7f6:	3601      	adds	r6, #1
 800b7f8:	e7af      	b.n	800b75a <_vfiprintf_r+0x72>
 800b7fa:	9b05      	ldr	r3, [sp, #20]
 800b7fc:	6822      	ldr	r2, [r4, #0]
 800b7fe:	1ac0      	subs	r0, r0, r3
 800b800:	2301      	movs	r3, #1
 800b802:	4083      	lsls	r3, r0
 800b804:	4313      	orrs	r3, r2
 800b806:	0035      	movs	r5, r6
 800b808:	6023      	str	r3, [r4, #0]
 800b80a:	e7cc      	b.n	800b7a6 <_vfiprintf_r+0xbe>
 800b80c:	9b07      	ldr	r3, [sp, #28]
 800b80e:	1d19      	adds	r1, r3, #4
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	9107      	str	r1, [sp, #28]
 800b814:	2b00      	cmp	r3, #0
 800b816:	db01      	blt.n	800b81c <_vfiprintf_r+0x134>
 800b818:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b81a:	e004      	b.n	800b826 <_vfiprintf_r+0x13e>
 800b81c:	425b      	negs	r3, r3
 800b81e:	60e3      	str	r3, [r4, #12]
 800b820:	2302      	movs	r3, #2
 800b822:	4313      	orrs	r3, r2
 800b824:	6023      	str	r3, [r4, #0]
 800b826:	7833      	ldrb	r3, [r6, #0]
 800b828:	2b2e      	cmp	r3, #46	@ 0x2e
 800b82a:	d10c      	bne.n	800b846 <_vfiprintf_r+0x15e>
 800b82c:	7873      	ldrb	r3, [r6, #1]
 800b82e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b830:	d134      	bne.n	800b89c <_vfiprintf_r+0x1b4>
 800b832:	9b07      	ldr	r3, [sp, #28]
 800b834:	3602      	adds	r6, #2
 800b836:	1d1a      	adds	r2, r3, #4
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	9207      	str	r2, [sp, #28]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	da01      	bge.n	800b844 <_vfiprintf_r+0x15c>
 800b840:	2301      	movs	r3, #1
 800b842:	425b      	negs	r3, r3
 800b844:	9309      	str	r3, [sp, #36]	@ 0x24
 800b846:	4d32      	ldr	r5, [pc, #200]	@ (800b910 <_vfiprintf_r+0x228>)
 800b848:	2203      	movs	r2, #3
 800b84a:	0028      	movs	r0, r5
 800b84c:	7831      	ldrb	r1, [r6, #0]
 800b84e:	f7fe f90c 	bl	8009a6a <memchr>
 800b852:	2800      	cmp	r0, #0
 800b854:	d006      	beq.n	800b864 <_vfiprintf_r+0x17c>
 800b856:	2340      	movs	r3, #64	@ 0x40
 800b858:	1b40      	subs	r0, r0, r5
 800b85a:	4083      	lsls	r3, r0
 800b85c:	6822      	ldr	r2, [r4, #0]
 800b85e:	3601      	adds	r6, #1
 800b860:	4313      	orrs	r3, r2
 800b862:	6023      	str	r3, [r4, #0]
 800b864:	7831      	ldrb	r1, [r6, #0]
 800b866:	2206      	movs	r2, #6
 800b868:	482a      	ldr	r0, [pc, #168]	@ (800b914 <_vfiprintf_r+0x22c>)
 800b86a:	1c75      	adds	r5, r6, #1
 800b86c:	7621      	strb	r1, [r4, #24]
 800b86e:	f7fe f8fc 	bl	8009a6a <memchr>
 800b872:	2800      	cmp	r0, #0
 800b874:	d040      	beq.n	800b8f8 <_vfiprintf_r+0x210>
 800b876:	4b28      	ldr	r3, [pc, #160]	@ (800b918 <_vfiprintf_r+0x230>)
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d122      	bne.n	800b8c2 <_vfiprintf_r+0x1da>
 800b87c:	2207      	movs	r2, #7
 800b87e:	9b07      	ldr	r3, [sp, #28]
 800b880:	3307      	adds	r3, #7
 800b882:	4393      	bics	r3, r2
 800b884:	3308      	adds	r3, #8
 800b886:	9307      	str	r3, [sp, #28]
 800b888:	6963      	ldr	r3, [r4, #20]
 800b88a:	9a04      	ldr	r2, [sp, #16]
 800b88c:	189b      	adds	r3, r3, r2
 800b88e:	6163      	str	r3, [r4, #20]
 800b890:	e762      	b.n	800b758 <_vfiprintf_r+0x70>
 800b892:	4343      	muls	r3, r0
 800b894:	002e      	movs	r6, r5
 800b896:	2101      	movs	r1, #1
 800b898:	189b      	adds	r3, r3, r2
 800b89a:	e7a4      	b.n	800b7e6 <_vfiprintf_r+0xfe>
 800b89c:	2300      	movs	r3, #0
 800b89e:	200a      	movs	r0, #10
 800b8a0:	0019      	movs	r1, r3
 800b8a2:	3601      	adds	r6, #1
 800b8a4:	6063      	str	r3, [r4, #4]
 800b8a6:	7832      	ldrb	r2, [r6, #0]
 800b8a8:	1c75      	adds	r5, r6, #1
 800b8aa:	3a30      	subs	r2, #48	@ 0x30
 800b8ac:	2a09      	cmp	r2, #9
 800b8ae:	d903      	bls.n	800b8b8 <_vfiprintf_r+0x1d0>
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d0c8      	beq.n	800b846 <_vfiprintf_r+0x15e>
 800b8b4:	9109      	str	r1, [sp, #36]	@ 0x24
 800b8b6:	e7c6      	b.n	800b846 <_vfiprintf_r+0x15e>
 800b8b8:	4341      	muls	r1, r0
 800b8ba:	002e      	movs	r6, r5
 800b8bc:	2301      	movs	r3, #1
 800b8be:	1889      	adds	r1, r1, r2
 800b8c0:	e7f1      	b.n	800b8a6 <_vfiprintf_r+0x1be>
 800b8c2:	aa07      	add	r2, sp, #28
 800b8c4:	9200      	str	r2, [sp, #0]
 800b8c6:	0021      	movs	r1, r4
 800b8c8:	003a      	movs	r2, r7
 800b8ca:	4b14      	ldr	r3, [pc, #80]	@ (800b91c <_vfiprintf_r+0x234>)
 800b8cc:	9803      	ldr	r0, [sp, #12]
 800b8ce:	f7fd fb31 	bl	8008f34 <_printf_float>
 800b8d2:	9004      	str	r0, [sp, #16]
 800b8d4:	9b04      	ldr	r3, [sp, #16]
 800b8d6:	3301      	adds	r3, #1
 800b8d8:	d1d6      	bne.n	800b888 <_vfiprintf_r+0x1a0>
 800b8da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b8dc:	07db      	lsls	r3, r3, #31
 800b8de:	d405      	bmi.n	800b8ec <_vfiprintf_r+0x204>
 800b8e0:	89bb      	ldrh	r3, [r7, #12]
 800b8e2:	059b      	lsls	r3, r3, #22
 800b8e4:	d402      	bmi.n	800b8ec <_vfiprintf_r+0x204>
 800b8e6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b8e8:	f7fe f8be 	bl	8009a68 <__retarget_lock_release_recursive>
 800b8ec:	89bb      	ldrh	r3, [r7, #12]
 800b8ee:	065b      	lsls	r3, r3, #25
 800b8f0:	d500      	bpl.n	800b8f4 <_vfiprintf_r+0x20c>
 800b8f2:	e71e      	b.n	800b732 <_vfiprintf_r+0x4a>
 800b8f4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800b8f6:	e71e      	b.n	800b736 <_vfiprintf_r+0x4e>
 800b8f8:	aa07      	add	r2, sp, #28
 800b8fa:	9200      	str	r2, [sp, #0]
 800b8fc:	0021      	movs	r1, r4
 800b8fe:	003a      	movs	r2, r7
 800b900:	4b06      	ldr	r3, [pc, #24]	@ (800b91c <_vfiprintf_r+0x234>)
 800b902:	9803      	ldr	r0, [sp, #12]
 800b904:	f7fd fdc4 	bl	8009490 <_printf_i>
 800b908:	e7e3      	b.n	800b8d2 <_vfiprintf_r+0x1ea>
 800b90a:	46c0      	nop			@ (mov r8, r8)
 800b90c:	0800cb8a 	.word	0x0800cb8a
 800b910:	0800cb90 	.word	0x0800cb90
 800b914:	0800cb94 	.word	0x0800cb94
 800b918:	08008f35 	.word	0x08008f35
 800b91c:	0800b6c5 	.word	0x0800b6c5

0800b920 <__swbuf_r>:
 800b920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b922:	0006      	movs	r6, r0
 800b924:	000d      	movs	r5, r1
 800b926:	0014      	movs	r4, r2
 800b928:	2800      	cmp	r0, #0
 800b92a:	d004      	beq.n	800b936 <__swbuf_r+0x16>
 800b92c:	6a03      	ldr	r3, [r0, #32]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d101      	bne.n	800b936 <__swbuf_r+0x16>
 800b932:	f7fd ff49 	bl	80097c8 <__sinit>
 800b936:	69a3      	ldr	r3, [r4, #24]
 800b938:	60a3      	str	r3, [r4, #8]
 800b93a:	89a3      	ldrh	r3, [r4, #12]
 800b93c:	071b      	lsls	r3, r3, #28
 800b93e:	d502      	bpl.n	800b946 <__swbuf_r+0x26>
 800b940:	6923      	ldr	r3, [r4, #16]
 800b942:	2b00      	cmp	r3, #0
 800b944:	d109      	bne.n	800b95a <__swbuf_r+0x3a>
 800b946:	0021      	movs	r1, r4
 800b948:	0030      	movs	r0, r6
 800b94a:	f000 f82b 	bl	800b9a4 <__swsetup_r>
 800b94e:	2800      	cmp	r0, #0
 800b950:	d003      	beq.n	800b95a <__swbuf_r+0x3a>
 800b952:	2501      	movs	r5, #1
 800b954:	426d      	negs	r5, r5
 800b956:	0028      	movs	r0, r5
 800b958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b95a:	6923      	ldr	r3, [r4, #16]
 800b95c:	6820      	ldr	r0, [r4, #0]
 800b95e:	b2ef      	uxtb	r7, r5
 800b960:	1ac0      	subs	r0, r0, r3
 800b962:	6963      	ldr	r3, [r4, #20]
 800b964:	b2ed      	uxtb	r5, r5
 800b966:	4283      	cmp	r3, r0
 800b968:	dc05      	bgt.n	800b976 <__swbuf_r+0x56>
 800b96a:	0021      	movs	r1, r4
 800b96c:	0030      	movs	r0, r6
 800b96e:	f7ff fd8b 	bl	800b488 <_fflush_r>
 800b972:	2800      	cmp	r0, #0
 800b974:	d1ed      	bne.n	800b952 <__swbuf_r+0x32>
 800b976:	68a3      	ldr	r3, [r4, #8]
 800b978:	3001      	adds	r0, #1
 800b97a:	3b01      	subs	r3, #1
 800b97c:	60a3      	str	r3, [r4, #8]
 800b97e:	6823      	ldr	r3, [r4, #0]
 800b980:	1c5a      	adds	r2, r3, #1
 800b982:	6022      	str	r2, [r4, #0]
 800b984:	701f      	strb	r7, [r3, #0]
 800b986:	6963      	ldr	r3, [r4, #20]
 800b988:	4283      	cmp	r3, r0
 800b98a:	d004      	beq.n	800b996 <__swbuf_r+0x76>
 800b98c:	89a3      	ldrh	r3, [r4, #12]
 800b98e:	07db      	lsls	r3, r3, #31
 800b990:	d5e1      	bpl.n	800b956 <__swbuf_r+0x36>
 800b992:	2d0a      	cmp	r5, #10
 800b994:	d1df      	bne.n	800b956 <__swbuf_r+0x36>
 800b996:	0021      	movs	r1, r4
 800b998:	0030      	movs	r0, r6
 800b99a:	f7ff fd75 	bl	800b488 <_fflush_r>
 800b99e:	2800      	cmp	r0, #0
 800b9a0:	d0d9      	beq.n	800b956 <__swbuf_r+0x36>
 800b9a2:	e7d6      	b.n	800b952 <__swbuf_r+0x32>

0800b9a4 <__swsetup_r>:
 800b9a4:	4b2d      	ldr	r3, [pc, #180]	@ (800ba5c <__swsetup_r+0xb8>)
 800b9a6:	b570      	push	{r4, r5, r6, lr}
 800b9a8:	0005      	movs	r5, r0
 800b9aa:	6818      	ldr	r0, [r3, #0]
 800b9ac:	000c      	movs	r4, r1
 800b9ae:	2800      	cmp	r0, #0
 800b9b0:	d004      	beq.n	800b9bc <__swsetup_r+0x18>
 800b9b2:	6a03      	ldr	r3, [r0, #32]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d101      	bne.n	800b9bc <__swsetup_r+0x18>
 800b9b8:	f7fd ff06 	bl	80097c8 <__sinit>
 800b9bc:	220c      	movs	r2, #12
 800b9be:	5ea3      	ldrsh	r3, [r4, r2]
 800b9c0:	071a      	lsls	r2, r3, #28
 800b9c2:	d423      	bmi.n	800ba0c <__swsetup_r+0x68>
 800b9c4:	06da      	lsls	r2, r3, #27
 800b9c6:	d407      	bmi.n	800b9d8 <__swsetup_r+0x34>
 800b9c8:	2209      	movs	r2, #9
 800b9ca:	602a      	str	r2, [r5, #0]
 800b9cc:	2240      	movs	r2, #64	@ 0x40
 800b9ce:	2001      	movs	r0, #1
 800b9d0:	4313      	orrs	r3, r2
 800b9d2:	81a3      	strh	r3, [r4, #12]
 800b9d4:	4240      	negs	r0, r0
 800b9d6:	e03a      	b.n	800ba4e <__swsetup_r+0xaa>
 800b9d8:	075b      	lsls	r3, r3, #29
 800b9da:	d513      	bpl.n	800ba04 <__swsetup_r+0x60>
 800b9dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b9de:	2900      	cmp	r1, #0
 800b9e0:	d008      	beq.n	800b9f4 <__swsetup_r+0x50>
 800b9e2:	0023      	movs	r3, r4
 800b9e4:	3344      	adds	r3, #68	@ 0x44
 800b9e6:	4299      	cmp	r1, r3
 800b9e8:	d002      	beq.n	800b9f0 <__swsetup_r+0x4c>
 800b9ea:	0028      	movs	r0, r5
 800b9ec:	f7fe fec6 	bl	800a77c <_free_r>
 800b9f0:	2300      	movs	r3, #0
 800b9f2:	6363      	str	r3, [r4, #52]	@ 0x34
 800b9f4:	2224      	movs	r2, #36	@ 0x24
 800b9f6:	89a3      	ldrh	r3, [r4, #12]
 800b9f8:	4393      	bics	r3, r2
 800b9fa:	81a3      	strh	r3, [r4, #12]
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	6063      	str	r3, [r4, #4]
 800ba00:	6923      	ldr	r3, [r4, #16]
 800ba02:	6023      	str	r3, [r4, #0]
 800ba04:	2308      	movs	r3, #8
 800ba06:	89a2      	ldrh	r2, [r4, #12]
 800ba08:	4313      	orrs	r3, r2
 800ba0a:	81a3      	strh	r3, [r4, #12]
 800ba0c:	6923      	ldr	r3, [r4, #16]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d10b      	bne.n	800ba2a <__swsetup_r+0x86>
 800ba12:	21a0      	movs	r1, #160	@ 0xa0
 800ba14:	2280      	movs	r2, #128	@ 0x80
 800ba16:	89a3      	ldrh	r3, [r4, #12]
 800ba18:	0089      	lsls	r1, r1, #2
 800ba1a:	0092      	lsls	r2, r2, #2
 800ba1c:	400b      	ands	r3, r1
 800ba1e:	4293      	cmp	r3, r2
 800ba20:	d003      	beq.n	800ba2a <__swsetup_r+0x86>
 800ba22:	0021      	movs	r1, r4
 800ba24:	0028      	movs	r0, r5
 800ba26:	f000 f88f 	bl	800bb48 <__smakebuf_r>
 800ba2a:	220c      	movs	r2, #12
 800ba2c:	5ea3      	ldrsh	r3, [r4, r2]
 800ba2e:	2101      	movs	r1, #1
 800ba30:	001a      	movs	r2, r3
 800ba32:	400a      	ands	r2, r1
 800ba34:	420b      	tst	r3, r1
 800ba36:	d00b      	beq.n	800ba50 <__swsetup_r+0xac>
 800ba38:	2200      	movs	r2, #0
 800ba3a:	60a2      	str	r2, [r4, #8]
 800ba3c:	6962      	ldr	r2, [r4, #20]
 800ba3e:	4252      	negs	r2, r2
 800ba40:	61a2      	str	r2, [r4, #24]
 800ba42:	2000      	movs	r0, #0
 800ba44:	6922      	ldr	r2, [r4, #16]
 800ba46:	4282      	cmp	r2, r0
 800ba48:	d101      	bne.n	800ba4e <__swsetup_r+0xaa>
 800ba4a:	061a      	lsls	r2, r3, #24
 800ba4c:	d4be      	bmi.n	800b9cc <__swsetup_r+0x28>
 800ba4e:	bd70      	pop	{r4, r5, r6, pc}
 800ba50:	0799      	lsls	r1, r3, #30
 800ba52:	d400      	bmi.n	800ba56 <__swsetup_r+0xb2>
 800ba54:	6962      	ldr	r2, [r4, #20]
 800ba56:	60a2      	str	r2, [r4, #8]
 800ba58:	e7f3      	b.n	800ba42 <__swsetup_r+0x9e>
 800ba5a:	46c0      	nop			@ (mov r8, r8)
 800ba5c:	20000018 	.word	0x20000018

0800ba60 <_raise_r>:
 800ba60:	b570      	push	{r4, r5, r6, lr}
 800ba62:	0004      	movs	r4, r0
 800ba64:	000d      	movs	r5, r1
 800ba66:	291f      	cmp	r1, #31
 800ba68:	d904      	bls.n	800ba74 <_raise_r+0x14>
 800ba6a:	2316      	movs	r3, #22
 800ba6c:	6003      	str	r3, [r0, #0]
 800ba6e:	2001      	movs	r0, #1
 800ba70:	4240      	negs	r0, r0
 800ba72:	bd70      	pop	{r4, r5, r6, pc}
 800ba74:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d004      	beq.n	800ba84 <_raise_r+0x24>
 800ba7a:	008a      	lsls	r2, r1, #2
 800ba7c:	189b      	adds	r3, r3, r2
 800ba7e:	681a      	ldr	r2, [r3, #0]
 800ba80:	2a00      	cmp	r2, #0
 800ba82:	d108      	bne.n	800ba96 <_raise_r+0x36>
 800ba84:	0020      	movs	r0, r4
 800ba86:	f000 f831 	bl	800baec <_getpid_r>
 800ba8a:	002a      	movs	r2, r5
 800ba8c:	0001      	movs	r1, r0
 800ba8e:	0020      	movs	r0, r4
 800ba90:	f000 f81a 	bl	800bac8 <_kill_r>
 800ba94:	e7ed      	b.n	800ba72 <_raise_r+0x12>
 800ba96:	2a01      	cmp	r2, #1
 800ba98:	d009      	beq.n	800baae <_raise_r+0x4e>
 800ba9a:	1c51      	adds	r1, r2, #1
 800ba9c:	d103      	bne.n	800baa6 <_raise_r+0x46>
 800ba9e:	2316      	movs	r3, #22
 800baa0:	6003      	str	r3, [r0, #0]
 800baa2:	2001      	movs	r0, #1
 800baa4:	e7e5      	b.n	800ba72 <_raise_r+0x12>
 800baa6:	2100      	movs	r1, #0
 800baa8:	0028      	movs	r0, r5
 800baaa:	6019      	str	r1, [r3, #0]
 800baac:	4790      	blx	r2
 800baae:	2000      	movs	r0, #0
 800bab0:	e7df      	b.n	800ba72 <_raise_r+0x12>
	...

0800bab4 <raise>:
 800bab4:	b510      	push	{r4, lr}
 800bab6:	4b03      	ldr	r3, [pc, #12]	@ (800bac4 <raise+0x10>)
 800bab8:	0001      	movs	r1, r0
 800baba:	6818      	ldr	r0, [r3, #0]
 800babc:	f7ff ffd0 	bl	800ba60 <_raise_r>
 800bac0:	bd10      	pop	{r4, pc}
 800bac2:	46c0      	nop			@ (mov r8, r8)
 800bac4:	20000018 	.word	0x20000018

0800bac8 <_kill_r>:
 800bac8:	2300      	movs	r3, #0
 800baca:	b570      	push	{r4, r5, r6, lr}
 800bacc:	4d06      	ldr	r5, [pc, #24]	@ (800bae8 <_kill_r+0x20>)
 800bace:	0004      	movs	r4, r0
 800bad0:	0008      	movs	r0, r1
 800bad2:	0011      	movs	r1, r2
 800bad4:	602b      	str	r3, [r5, #0]
 800bad6:	f7f9 f955 	bl	8004d84 <_kill>
 800bada:	1c43      	adds	r3, r0, #1
 800badc:	d103      	bne.n	800bae6 <_kill_r+0x1e>
 800bade:	682b      	ldr	r3, [r5, #0]
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d000      	beq.n	800bae6 <_kill_r+0x1e>
 800bae4:	6023      	str	r3, [r4, #0]
 800bae6:	bd70      	pop	{r4, r5, r6, pc}
 800bae8:	2000052c 	.word	0x2000052c

0800baec <_getpid_r>:
 800baec:	b510      	push	{r4, lr}
 800baee:	f7f9 f943 	bl	8004d78 <_getpid>
 800baf2:	bd10      	pop	{r4, pc}

0800baf4 <__swhatbuf_r>:
 800baf4:	b570      	push	{r4, r5, r6, lr}
 800baf6:	000e      	movs	r6, r1
 800baf8:	001d      	movs	r5, r3
 800bafa:	230e      	movs	r3, #14
 800bafc:	5ec9      	ldrsh	r1, [r1, r3]
 800bafe:	0014      	movs	r4, r2
 800bb00:	b096      	sub	sp, #88	@ 0x58
 800bb02:	2900      	cmp	r1, #0
 800bb04:	da0c      	bge.n	800bb20 <__swhatbuf_r+0x2c>
 800bb06:	89b2      	ldrh	r2, [r6, #12]
 800bb08:	2380      	movs	r3, #128	@ 0x80
 800bb0a:	0011      	movs	r1, r2
 800bb0c:	4019      	ands	r1, r3
 800bb0e:	421a      	tst	r2, r3
 800bb10:	d114      	bne.n	800bb3c <__swhatbuf_r+0x48>
 800bb12:	2380      	movs	r3, #128	@ 0x80
 800bb14:	00db      	lsls	r3, r3, #3
 800bb16:	2000      	movs	r0, #0
 800bb18:	6029      	str	r1, [r5, #0]
 800bb1a:	6023      	str	r3, [r4, #0]
 800bb1c:	b016      	add	sp, #88	@ 0x58
 800bb1e:	bd70      	pop	{r4, r5, r6, pc}
 800bb20:	466a      	mov	r2, sp
 800bb22:	f000 f853 	bl	800bbcc <_fstat_r>
 800bb26:	2800      	cmp	r0, #0
 800bb28:	dbed      	blt.n	800bb06 <__swhatbuf_r+0x12>
 800bb2a:	23f0      	movs	r3, #240	@ 0xf0
 800bb2c:	9901      	ldr	r1, [sp, #4]
 800bb2e:	021b      	lsls	r3, r3, #8
 800bb30:	4019      	ands	r1, r3
 800bb32:	4b04      	ldr	r3, [pc, #16]	@ (800bb44 <__swhatbuf_r+0x50>)
 800bb34:	18c9      	adds	r1, r1, r3
 800bb36:	424b      	negs	r3, r1
 800bb38:	4159      	adcs	r1, r3
 800bb3a:	e7ea      	b.n	800bb12 <__swhatbuf_r+0x1e>
 800bb3c:	2100      	movs	r1, #0
 800bb3e:	2340      	movs	r3, #64	@ 0x40
 800bb40:	e7e9      	b.n	800bb16 <__swhatbuf_r+0x22>
 800bb42:	46c0      	nop			@ (mov r8, r8)
 800bb44:	ffffe000 	.word	0xffffe000

0800bb48 <__smakebuf_r>:
 800bb48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb4a:	2602      	movs	r6, #2
 800bb4c:	898b      	ldrh	r3, [r1, #12]
 800bb4e:	0005      	movs	r5, r0
 800bb50:	000c      	movs	r4, r1
 800bb52:	b085      	sub	sp, #20
 800bb54:	4233      	tst	r3, r6
 800bb56:	d007      	beq.n	800bb68 <__smakebuf_r+0x20>
 800bb58:	0023      	movs	r3, r4
 800bb5a:	3347      	adds	r3, #71	@ 0x47
 800bb5c:	6023      	str	r3, [r4, #0]
 800bb5e:	6123      	str	r3, [r4, #16]
 800bb60:	2301      	movs	r3, #1
 800bb62:	6163      	str	r3, [r4, #20]
 800bb64:	b005      	add	sp, #20
 800bb66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb68:	ab03      	add	r3, sp, #12
 800bb6a:	aa02      	add	r2, sp, #8
 800bb6c:	f7ff ffc2 	bl	800baf4 <__swhatbuf_r>
 800bb70:	9f02      	ldr	r7, [sp, #8]
 800bb72:	9001      	str	r0, [sp, #4]
 800bb74:	0039      	movs	r1, r7
 800bb76:	0028      	movs	r0, r5
 800bb78:	f7fe fe76 	bl	800a868 <_malloc_r>
 800bb7c:	2800      	cmp	r0, #0
 800bb7e:	d108      	bne.n	800bb92 <__smakebuf_r+0x4a>
 800bb80:	220c      	movs	r2, #12
 800bb82:	5ea3      	ldrsh	r3, [r4, r2]
 800bb84:	059a      	lsls	r2, r3, #22
 800bb86:	d4ed      	bmi.n	800bb64 <__smakebuf_r+0x1c>
 800bb88:	2203      	movs	r2, #3
 800bb8a:	4393      	bics	r3, r2
 800bb8c:	431e      	orrs	r6, r3
 800bb8e:	81a6      	strh	r6, [r4, #12]
 800bb90:	e7e2      	b.n	800bb58 <__smakebuf_r+0x10>
 800bb92:	2380      	movs	r3, #128	@ 0x80
 800bb94:	89a2      	ldrh	r2, [r4, #12]
 800bb96:	6020      	str	r0, [r4, #0]
 800bb98:	4313      	orrs	r3, r2
 800bb9a:	81a3      	strh	r3, [r4, #12]
 800bb9c:	9b03      	ldr	r3, [sp, #12]
 800bb9e:	6120      	str	r0, [r4, #16]
 800bba0:	6167      	str	r7, [r4, #20]
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d00c      	beq.n	800bbc0 <__smakebuf_r+0x78>
 800bba6:	0028      	movs	r0, r5
 800bba8:	230e      	movs	r3, #14
 800bbaa:	5ee1      	ldrsh	r1, [r4, r3]
 800bbac:	f000 f820 	bl	800bbf0 <_isatty_r>
 800bbb0:	2800      	cmp	r0, #0
 800bbb2:	d005      	beq.n	800bbc0 <__smakebuf_r+0x78>
 800bbb4:	2303      	movs	r3, #3
 800bbb6:	89a2      	ldrh	r2, [r4, #12]
 800bbb8:	439a      	bics	r2, r3
 800bbba:	3b02      	subs	r3, #2
 800bbbc:	4313      	orrs	r3, r2
 800bbbe:	81a3      	strh	r3, [r4, #12]
 800bbc0:	89a3      	ldrh	r3, [r4, #12]
 800bbc2:	9a01      	ldr	r2, [sp, #4]
 800bbc4:	4313      	orrs	r3, r2
 800bbc6:	81a3      	strh	r3, [r4, #12]
 800bbc8:	e7cc      	b.n	800bb64 <__smakebuf_r+0x1c>
	...

0800bbcc <_fstat_r>:
 800bbcc:	2300      	movs	r3, #0
 800bbce:	b570      	push	{r4, r5, r6, lr}
 800bbd0:	4d06      	ldr	r5, [pc, #24]	@ (800bbec <_fstat_r+0x20>)
 800bbd2:	0004      	movs	r4, r0
 800bbd4:	0008      	movs	r0, r1
 800bbd6:	0011      	movs	r1, r2
 800bbd8:	602b      	str	r3, [r5, #0]
 800bbda:	f7f9 f933 	bl	8004e44 <_fstat>
 800bbde:	1c43      	adds	r3, r0, #1
 800bbe0:	d103      	bne.n	800bbea <_fstat_r+0x1e>
 800bbe2:	682b      	ldr	r3, [r5, #0]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d000      	beq.n	800bbea <_fstat_r+0x1e>
 800bbe8:	6023      	str	r3, [r4, #0]
 800bbea:	bd70      	pop	{r4, r5, r6, pc}
 800bbec:	2000052c 	.word	0x2000052c

0800bbf0 <_isatty_r>:
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	b570      	push	{r4, r5, r6, lr}
 800bbf4:	4d06      	ldr	r5, [pc, #24]	@ (800bc10 <_isatty_r+0x20>)
 800bbf6:	0004      	movs	r4, r0
 800bbf8:	0008      	movs	r0, r1
 800bbfa:	602b      	str	r3, [r5, #0]
 800bbfc:	f7f9 f930 	bl	8004e60 <_isatty>
 800bc00:	1c43      	adds	r3, r0, #1
 800bc02:	d103      	bne.n	800bc0c <_isatty_r+0x1c>
 800bc04:	682b      	ldr	r3, [r5, #0]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d000      	beq.n	800bc0c <_isatty_r+0x1c>
 800bc0a:	6023      	str	r3, [r4, #0]
 800bc0c:	bd70      	pop	{r4, r5, r6, pc}
 800bc0e:	46c0      	nop			@ (mov r8, r8)
 800bc10:	2000052c 	.word	0x2000052c

0800bc14 <logf>:
 800bc14:	b570      	push	{r4, r5, r6, lr}
 800bc16:	1c05      	adds	r5, r0, #0
 800bc18:	f000 f88a 	bl	800bd30 <__ieee754_logf>
 800bc1c:	1c29      	adds	r1, r5, #0
 800bc1e:	1c04      	adds	r4, r0, #0
 800bc20:	1c28      	adds	r0, r5, #0
 800bc22:	f7f5 fce5 	bl	80015f0 <__aeabi_fcmpun>
 800bc26:	2800      	cmp	r0, #0
 800bc28:	d110      	bne.n	800bc4c <logf+0x38>
 800bc2a:	2100      	movs	r1, #0
 800bc2c:	1c28      	adds	r0, r5, #0
 800bc2e:	f7f4 fc61 	bl	80004f4 <__aeabi_fcmpgt>
 800bc32:	2800      	cmp	r0, #0
 800bc34:	d10a      	bne.n	800bc4c <logf+0x38>
 800bc36:	2100      	movs	r1, #0
 800bc38:	1c28      	adds	r0, r5, #0
 800bc3a:	f7f4 fc41 	bl	80004c0 <__aeabi_fcmpeq>
 800bc3e:	2800      	cmp	r0, #0
 800bc40:	d006      	beq.n	800bc50 <logf+0x3c>
 800bc42:	f7fd fee5 	bl	8009a10 <__errno>
 800bc46:	2322      	movs	r3, #34	@ 0x22
 800bc48:	4c06      	ldr	r4, [pc, #24]	@ (800bc64 <logf+0x50>)
 800bc4a:	6003      	str	r3, [r0, #0]
 800bc4c:	1c20      	adds	r0, r4, #0
 800bc4e:	bd70      	pop	{r4, r5, r6, pc}
 800bc50:	f7fd fede 	bl	8009a10 <__errno>
 800bc54:	2321      	movs	r3, #33	@ 0x21
 800bc56:	6003      	str	r3, [r0, #0]
 800bc58:	4803      	ldr	r0, [pc, #12]	@ (800bc68 <logf+0x54>)
 800bc5a:	f000 f865 	bl	800bd28 <nanf>
 800bc5e:	1c04      	adds	r4, r0, #0
 800bc60:	e7f4      	b.n	800bc4c <logf+0x38>
 800bc62:	46c0      	nop			@ (mov r8, r8)
 800bc64:	ff800000 	.word	0xff800000
 800bc68:	0800cbe0 	.word	0x0800cbe0

0800bc6c <powf>:
 800bc6c:	b570      	push	{r4, r5, r6, lr}
 800bc6e:	1c0c      	adds	r4, r1, #0
 800bc70:	1c06      	adds	r6, r0, #0
 800bc72:	f000 f98f 	bl	800bf94 <__ieee754_powf>
 800bc76:	1c21      	adds	r1, r4, #0
 800bc78:	1c05      	adds	r5, r0, #0
 800bc7a:	1c20      	adds	r0, r4, #0
 800bc7c:	f7f5 fcb8 	bl	80015f0 <__aeabi_fcmpun>
 800bc80:	2800      	cmp	r0, #0
 800bc82:	d133      	bne.n	800bcec <powf+0x80>
 800bc84:	2100      	movs	r1, #0
 800bc86:	1c30      	adds	r0, r6, #0
 800bc88:	f7f4 fc1a 	bl	80004c0 <__aeabi_fcmpeq>
 800bc8c:	2800      	cmp	r0, #0
 800bc8e:	d014      	beq.n	800bcba <powf+0x4e>
 800bc90:	2100      	movs	r1, #0
 800bc92:	1c20      	adds	r0, r4, #0
 800bc94:	f7f4 fc14 	bl	80004c0 <__aeabi_fcmpeq>
 800bc98:	2800      	cmp	r0, #0
 800bc9a:	d138      	bne.n	800bd0e <powf+0xa2>
 800bc9c:	1c20      	adds	r0, r4, #0
 800bc9e:	f000 f839 	bl	800bd14 <finitef>
 800bca2:	2800      	cmp	r0, #0
 800bca4:	d022      	beq.n	800bcec <powf+0x80>
 800bca6:	2100      	movs	r1, #0
 800bca8:	1c20      	adds	r0, r4, #0
 800bcaa:	f7f4 fc0f 	bl	80004cc <__aeabi_fcmplt>
 800bcae:	2800      	cmp	r0, #0
 800bcb0:	d01c      	beq.n	800bcec <powf+0x80>
 800bcb2:	f7fd fead 	bl	8009a10 <__errno>
 800bcb6:	2322      	movs	r3, #34	@ 0x22
 800bcb8:	e017      	b.n	800bcea <powf+0x7e>
 800bcba:	1c28      	adds	r0, r5, #0
 800bcbc:	f000 f82a 	bl	800bd14 <finitef>
 800bcc0:	2800      	cmp	r0, #0
 800bcc2:	d115      	bne.n	800bcf0 <powf+0x84>
 800bcc4:	1c30      	adds	r0, r6, #0
 800bcc6:	f000 f825 	bl	800bd14 <finitef>
 800bcca:	2800      	cmp	r0, #0
 800bccc:	d010      	beq.n	800bcf0 <powf+0x84>
 800bcce:	1c20      	adds	r0, r4, #0
 800bcd0:	f000 f820 	bl	800bd14 <finitef>
 800bcd4:	2800      	cmp	r0, #0
 800bcd6:	d00b      	beq.n	800bcf0 <powf+0x84>
 800bcd8:	1c29      	adds	r1, r5, #0
 800bcda:	1c28      	adds	r0, r5, #0
 800bcdc:	f7f5 fc88 	bl	80015f0 <__aeabi_fcmpun>
 800bce0:	2800      	cmp	r0, #0
 800bce2:	d0e6      	beq.n	800bcb2 <powf+0x46>
 800bce4:	f7fd fe94 	bl	8009a10 <__errno>
 800bce8:	2321      	movs	r3, #33	@ 0x21
 800bcea:	6003      	str	r3, [r0, #0]
 800bcec:	1c28      	adds	r0, r5, #0
 800bcee:	bd70      	pop	{r4, r5, r6, pc}
 800bcf0:	2100      	movs	r1, #0
 800bcf2:	1c28      	adds	r0, r5, #0
 800bcf4:	f7f4 fbe4 	bl	80004c0 <__aeabi_fcmpeq>
 800bcf8:	2800      	cmp	r0, #0
 800bcfa:	d0f7      	beq.n	800bcec <powf+0x80>
 800bcfc:	1c30      	adds	r0, r6, #0
 800bcfe:	f000 f809 	bl	800bd14 <finitef>
 800bd02:	2800      	cmp	r0, #0
 800bd04:	d0f2      	beq.n	800bcec <powf+0x80>
 800bd06:	1c20      	adds	r0, r4, #0
 800bd08:	f000 f804 	bl	800bd14 <finitef>
 800bd0c:	e7cf      	b.n	800bcae <powf+0x42>
 800bd0e:	25fe      	movs	r5, #254	@ 0xfe
 800bd10:	05ad      	lsls	r5, r5, #22
 800bd12:	e7eb      	b.n	800bcec <powf+0x80>

0800bd14 <finitef>:
 800bd14:	22ff      	movs	r2, #255	@ 0xff
 800bd16:	0043      	lsls	r3, r0, #1
 800bd18:	085b      	lsrs	r3, r3, #1
 800bd1a:	2001      	movs	r0, #1
 800bd1c:	05d2      	lsls	r2, r2, #23
 800bd1e:	4293      	cmp	r3, r2
 800bd20:	db00      	blt.n	800bd24 <finitef+0x10>
 800bd22:	2000      	movs	r0, #0
 800bd24:	4770      	bx	lr
	...

0800bd28 <nanf>:
 800bd28:	4800      	ldr	r0, [pc, #0]	@ (800bd2c <nanf+0x4>)
 800bd2a:	4770      	bx	lr
 800bd2c:	7fc00000 	.word	0x7fc00000

0800bd30 <__ieee754_logf>:
 800bd30:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd32:	0043      	lsls	r3, r0, #1
 800bd34:	b085      	sub	sp, #20
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d106      	bne.n	800bd48 <__ieee754_logf+0x18>
 800bd3a:	20cc      	movs	r0, #204	@ 0xcc
 800bd3c:	2100      	movs	r1, #0
 800bd3e:	0600      	lsls	r0, r0, #24
 800bd40:	f7f4 feca 	bl	8000ad8 <__aeabi_fdiv>
 800bd44:	b005      	add	sp, #20
 800bd46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd48:	1e03      	subs	r3, r0, #0
 800bd4a:	da04      	bge.n	800bd56 <__ieee754_logf+0x26>
 800bd4c:	1c01      	adds	r1, r0, #0
 800bd4e:	f7f5 f9eb 	bl	8001128 <__aeabi_fsub>
 800bd52:	2100      	movs	r1, #0
 800bd54:	e7f4      	b.n	800bd40 <__ieee754_logf+0x10>
 800bd56:	21ff      	movs	r1, #255	@ 0xff
 800bd58:	05c9      	lsls	r1, r1, #23
 800bd5a:	4288      	cmp	r0, r1
 800bd5c:	db03      	blt.n	800bd66 <__ieee754_logf+0x36>
 800bd5e:	1c01      	adds	r1, r0, #0
 800bd60:	f7f4 fcc8 	bl	80006f4 <__aeabi_fadd>
 800bd64:	e7ee      	b.n	800bd44 <__ieee754_logf+0x14>
 800bd66:	2280      	movs	r2, #128	@ 0x80
 800bd68:	2100      	movs	r1, #0
 800bd6a:	0412      	lsls	r2, r2, #16
 800bd6c:	4290      	cmp	r0, r2
 800bd6e:	da06      	bge.n	800bd7e <__ieee754_logf+0x4e>
 800bd70:	2198      	movs	r1, #152	@ 0x98
 800bd72:	05c9      	lsls	r1, r1, #23
 800bd74:	f7f5 f87e 	bl	8000e74 <__aeabi_fmul>
 800bd78:	2119      	movs	r1, #25
 800bd7a:	0003      	movs	r3, r0
 800bd7c:	4249      	negs	r1, r1
 800bd7e:	15da      	asrs	r2, r3, #23
 800bd80:	3a7f      	subs	r2, #127	@ 0x7f
 800bd82:	1852      	adds	r2, r2, r1
 800bd84:	2180      	movs	r1, #128	@ 0x80
 800bd86:	025b      	lsls	r3, r3, #9
 800bd88:	0a5e      	lsrs	r6, r3, #9
 800bd8a:	4b74      	ldr	r3, [pc, #464]	@ (800bf5c <__ieee754_logf+0x22c>)
 800bd8c:	20fe      	movs	r0, #254	@ 0xfe
 800bd8e:	0409      	lsls	r1, r1, #16
 800bd90:	18f3      	adds	r3, r6, r3
 800bd92:	400b      	ands	r3, r1
 800bd94:	21fe      	movs	r1, #254	@ 0xfe
 800bd96:	0580      	lsls	r0, r0, #22
 800bd98:	4058      	eors	r0, r3
 800bd9a:	15dd      	asrs	r5, r3, #23
 800bd9c:	4330      	orrs	r0, r6
 800bd9e:	0589      	lsls	r1, r1, #22
 800bda0:	18ad      	adds	r5, r5, r2
 800bda2:	f7f5 f9c1 	bl	8001128 <__aeabi_fsub>
 800bda6:	0032      	movs	r2, r6
 800bda8:	4b6d      	ldr	r3, [pc, #436]	@ (800bf60 <__ieee754_logf+0x230>)
 800bdaa:	320f      	adds	r2, #15
 800bdac:	1c04      	adds	r4, r0, #0
 800bdae:	421a      	tst	r2, r3
 800bdb0:	d145      	bne.n	800be3e <__ieee754_logf+0x10e>
 800bdb2:	2100      	movs	r1, #0
 800bdb4:	f7f4 fb84 	bl	80004c0 <__aeabi_fcmpeq>
 800bdb8:	2800      	cmp	r0, #0
 800bdba:	d011      	beq.n	800bde0 <__ieee754_logf+0xb0>
 800bdbc:	2000      	movs	r0, #0
 800bdbe:	2d00      	cmp	r5, #0
 800bdc0:	d0c0      	beq.n	800bd44 <__ieee754_logf+0x14>
 800bdc2:	0028      	movs	r0, r5
 800bdc4:	f7f5 fc4a 	bl	800165c <__aeabi_i2f>
 800bdc8:	4966      	ldr	r1, [pc, #408]	@ (800bf64 <__ieee754_logf+0x234>)
 800bdca:	1c04      	adds	r4, r0, #0
 800bdcc:	f7f5 f852 	bl	8000e74 <__aeabi_fmul>
 800bdd0:	4965      	ldr	r1, [pc, #404]	@ (800bf68 <__ieee754_logf+0x238>)
 800bdd2:	1c05      	adds	r5, r0, #0
 800bdd4:	1c20      	adds	r0, r4, #0
 800bdd6:	f7f5 f84d 	bl	8000e74 <__aeabi_fmul>
 800bdda:	1c01      	adds	r1, r0, #0
 800bddc:	1c28      	adds	r0, r5, #0
 800bdde:	e7bf      	b.n	800bd60 <__ieee754_logf+0x30>
 800bde0:	4962      	ldr	r1, [pc, #392]	@ (800bf6c <__ieee754_logf+0x23c>)
 800bde2:	1c20      	adds	r0, r4, #0
 800bde4:	f7f5 f846 	bl	8000e74 <__aeabi_fmul>
 800bde8:	1c01      	adds	r1, r0, #0
 800bdea:	20fc      	movs	r0, #252	@ 0xfc
 800bdec:	0580      	lsls	r0, r0, #22
 800bdee:	f7f5 f99b 	bl	8001128 <__aeabi_fsub>
 800bdf2:	1c21      	adds	r1, r4, #0
 800bdf4:	1c06      	adds	r6, r0, #0
 800bdf6:	1c20      	adds	r0, r4, #0
 800bdf8:	f7f5 f83c 	bl	8000e74 <__aeabi_fmul>
 800bdfc:	1c01      	adds	r1, r0, #0
 800bdfe:	1c30      	adds	r0, r6, #0
 800be00:	f7f5 f838 	bl	8000e74 <__aeabi_fmul>
 800be04:	1c06      	adds	r6, r0, #0
 800be06:	2d00      	cmp	r5, #0
 800be08:	d101      	bne.n	800be0e <__ieee754_logf+0xde>
 800be0a:	1c31      	adds	r1, r6, #0
 800be0c:	e079      	b.n	800bf02 <__ieee754_logf+0x1d2>
 800be0e:	0028      	movs	r0, r5
 800be10:	f7f5 fc24 	bl	800165c <__aeabi_i2f>
 800be14:	4953      	ldr	r1, [pc, #332]	@ (800bf64 <__ieee754_logf+0x234>)
 800be16:	1c05      	adds	r5, r0, #0
 800be18:	f7f5 f82c 	bl	8000e74 <__aeabi_fmul>
 800be1c:	4952      	ldr	r1, [pc, #328]	@ (800bf68 <__ieee754_logf+0x238>)
 800be1e:	1c07      	adds	r7, r0, #0
 800be20:	1c28      	adds	r0, r5, #0
 800be22:	f7f5 f827 	bl	8000e74 <__aeabi_fmul>
 800be26:	1c01      	adds	r1, r0, #0
 800be28:	1c30      	adds	r0, r6, #0
 800be2a:	f7f5 f97d 	bl	8001128 <__aeabi_fsub>
 800be2e:	1c21      	adds	r1, r4, #0
 800be30:	f7f5 f97a 	bl	8001128 <__aeabi_fsub>
 800be34:	1c01      	adds	r1, r0, #0
 800be36:	1c38      	adds	r0, r7, #0
 800be38:	f7f5 f976 	bl	8001128 <__aeabi_fsub>
 800be3c:	e782      	b.n	800bd44 <__ieee754_logf+0x14>
 800be3e:	2180      	movs	r1, #128	@ 0x80
 800be40:	05c9      	lsls	r1, r1, #23
 800be42:	f7f4 fc57 	bl	80006f4 <__aeabi_fadd>
 800be46:	1c01      	adds	r1, r0, #0
 800be48:	1c20      	adds	r0, r4, #0
 800be4a:	f7f4 fe45 	bl	8000ad8 <__aeabi_fdiv>
 800be4e:	9000      	str	r0, [sp, #0]
 800be50:	0028      	movs	r0, r5
 800be52:	f7f5 fc03 	bl	800165c <__aeabi_i2f>
 800be56:	9900      	ldr	r1, [sp, #0]
 800be58:	9001      	str	r0, [sp, #4]
 800be5a:	1c08      	adds	r0, r1, #0
 800be5c:	f7f5 f80a 	bl	8000e74 <__aeabi_fmul>
 800be60:	4b43      	ldr	r3, [pc, #268]	@ (800bf70 <__ieee754_logf+0x240>)
 800be62:	1c01      	adds	r1, r0, #0
 800be64:	18f3      	adds	r3, r6, r3
 800be66:	9303      	str	r3, [sp, #12]
 800be68:	9002      	str	r0, [sp, #8]
 800be6a:	f7f5 f803 	bl	8000e74 <__aeabi_fmul>
 800be6e:	4941      	ldr	r1, [pc, #260]	@ (800bf74 <__ieee754_logf+0x244>)
 800be70:	1c07      	adds	r7, r0, #0
 800be72:	f7f4 ffff 	bl	8000e74 <__aeabi_fmul>
 800be76:	4940      	ldr	r1, [pc, #256]	@ (800bf78 <__ieee754_logf+0x248>)
 800be78:	f7f4 fc3c 	bl	80006f4 <__aeabi_fadd>
 800be7c:	1c39      	adds	r1, r7, #0
 800be7e:	f7f4 fff9 	bl	8000e74 <__aeabi_fmul>
 800be82:	493e      	ldr	r1, [pc, #248]	@ (800bf7c <__ieee754_logf+0x24c>)
 800be84:	f7f4 fc36 	bl	80006f4 <__aeabi_fadd>
 800be88:	1c39      	adds	r1, r7, #0
 800be8a:	f7f4 fff3 	bl	8000e74 <__aeabi_fmul>
 800be8e:	493c      	ldr	r1, [pc, #240]	@ (800bf80 <__ieee754_logf+0x250>)
 800be90:	f7f4 fc30 	bl	80006f4 <__aeabi_fadd>
 800be94:	9902      	ldr	r1, [sp, #8]
 800be96:	f7f4 ffed 	bl	8000e74 <__aeabi_fmul>
 800be9a:	493a      	ldr	r1, [pc, #232]	@ (800bf84 <__ieee754_logf+0x254>)
 800be9c:	9002      	str	r0, [sp, #8]
 800be9e:	1c38      	adds	r0, r7, #0
 800bea0:	f7f4 ffe8 	bl	8000e74 <__aeabi_fmul>
 800bea4:	4938      	ldr	r1, [pc, #224]	@ (800bf88 <__ieee754_logf+0x258>)
 800bea6:	f7f4 fc25 	bl	80006f4 <__aeabi_fadd>
 800beaa:	1c39      	adds	r1, r7, #0
 800beac:	f7f4 ffe2 	bl	8000e74 <__aeabi_fmul>
 800beb0:	4936      	ldr	r1, [pc, #216]	@ (800bf8c <__ieee754_logf+0x25c>)
 800beb2:	f7f4 fc1f 	bl	80006f4 <__aeabi_fadd>
 800beb6:	1c39      	adds	r1, r7, #0
 800beb8:	f7f4 ffdc 	bl	8000e74 <__aeabi_fmul>
 800bebc:	1c01      	adds	r1, r0, #0
 800bebe:	9802      	ldr	r0, [sp, #8]
 800bec0:	f7f4 fc18 	bl	80006f4 <__aeabi_fadd>
 800bec4:	4b32      	ldr	r3, [pc, #200]	@ (800bf90 <__ieee754_logf+0x260>)
 800bec6:	9a03      	ldr	r2, [sp, #12]
 800bec8:	1b9b      	subs	r3, r3, r6
 800beca:	1c07      	adds	r7, r0, #0
 800becc:	4313      	orrs	r3, r2
 800bece:	2b00      	cmp	r3, #0
 800bed0:	dd2f      	ble.n	800bf32 <__ieee754_logf+0x202>
 800bed2:	21fc      	movs	r1, #252	@ 0xfc
 800bed4:	1c20      	adds	r0, r4, #0
 800bed6:	0589      	lsls	r1, r1, #22
 800bed8:	f7f4 ffcc 	bl	8000e74 <__aeabi_fmul>
 800bedc:	1c21      	adds	r1, r4, #0
 800bede:	f7f4 ffc9 	bl	8000e74 <__aeabi_fmul>
 800bee2:	1c01      	adds	r1, r0, #0
 800bee4:	1c06      	adds	r6, r0, #0
 800bee6:	1c38      	adds	r0, r7, #0
 800bee8:	f7f4 fc04 	bl	80006f4 <__aeabi_fadd>
 800beec:	9900      	ldr	r1, [sp, #0]
 800beee:	f7f4 ffc1 	bl	8000e74 <__aeabi_fmul>
 800bef2:	1c07      	adds	r7, r0, #0
 800bef4:	2d00      	cmp	r5, #0
 800bef6:	d106      	bne.n	800bf06 <__ieee754_logf+0x1d6>
 800bef8:	1c01      	adds	r1, r0, #0
 800befa:	1c30      	adds	r0, r6, #0
 800befc:	f7f5 f914 	bl	8001128 <__aeabi_fsub>
 800bf00:	1c01      	adds	r1, r0, #0
 800bf02:	1c20      	adds	r0, r4, #0
 800bf04:	e798      	b.n	800be38 <__ieee754_logf+0x108>
 800bf06:	4917      	ldr	r1, [pc, #92]	@ (800bf64 <__ieee754_logf+0x234>)
 800bf08:	9801      	ldr	r0, [sp, #4]
 800bf0a:	f7f4 ffb3 	bl	8000e74 <__aeabi_fmul>
 800bf0e:	4916      	ldr	r1, [pc, #88]	@ (800bf68 <__ieee754_logf+0x238>)
 800bf10:	1c05      	adds	r5, r0, #0
 800bf12:	9801      	ldr	r0, [sp, #4]
 800bf14:	f7f4 ffae 	bl	8000e74 <__aeabi_fmul>
 800bf18:	1c39      	adds	r1, r7, #0
 800bf1a:	f7f4 fbeb 	bl	80006f4 <__aeabi_fadd>
 800bf1e:	1c01      	adds	r1, r0, #0
 800bf20:	1c30      	adds	r0, r6, #0
 800bf22:	f7f5 f901 	bl	8001128 <__aeabi_fsub>
 800bf26:	1c21      	adds	r1, r4, #0
 800bf28:	f7f5 f8fe 	bl	8001128 <__aeabi_fsub>
 800bf2c:	1c01      	adds	r1, r0, #0
 800bf2e:	1c28      	adds	r0, r5, #0
 800bf30:	e782      	b.n	800be38 <__ieee754_logf+0x108>
 800bf32:	1c01      	adds	r1, r0, #0
 800bf34:	1c20      	adds	r0, r4, #0
 800bf36:	f7f5 f8f7 	bl	8001128 <__aeabi_fsub>
 800bf3a:	9900      	ldr	r1, [sp, #0]
 800bf3c:	f7f4 ff9a 	bl	8000e74 <__aeabi_fmul>
 800bf40:	1c06      	adds	r6, r0, #0
 800bf42:	2d00      	cmp	r5, #0
 800bf44:	d100      	bne.n	800bf48 <__ieee754_logf+0x218>
 800bf46:	e760      	b.n	800be0a <__ieee754_logf+0xda>
 800bf48:	4906      	ldr	r1, [pc, #24]	@ (800bf64 <__ieee754_logf+0x234>)
 800bf4a:	9801      	ldr	r0, [sp, #4]
 800bf4c:	f7f4 ff92 	bl	8000e74 <__aeabi_fmul>
 800bf50:	4905      	ldr	r1, [pc, #20]	@ (800bf68 <__ieee754_logf+0x238>)
 800bf52:	1c05      	adds	r5, r0, #0
 800bf54:	9801      	ldr	r0, [sp, #4]
 800bf56:	f7f4 ff8d 	bl	8000e74 <__aeabi_fmul>
 800bf5a:	e7e0      	b.n	800bf1e <__ieee754_logf+0x1ee>
 800bf5c:	004afb20 	.word	0x004afb20
 800bf60:	007ffff0 	.word	0x007ffff0
 800bf64:	3f317180 	.word	0x3f317180
 800bf68:	3717f7d1 	.word	0x3717f7d1
 800bf6c:	3eaaaaab 	.word	0x3eaaaaab
 800bf70:	ffcf5c30 	.word	0xffcf5c30
 800bf74:	3e178897 	.word	0x3e178897
 800bf78:	3e3a3325 	.word	0x3e3a3325
 800bf7c:	3e924925 	.word	0x3e924925
 800bf80:	3f2aaaab 	.word	0x3f2aaaab
 800bf84:	3e1cd04f 	.word	0x3e1cd04f
 800bf88:	3e638e29 	.word	0x3e638e29
 800bf8c:	3ecccccd 	.word	0x3ecccccd
 800bf90:	0035c288 	.word	0x0035c288

0800bf94 <__ieee754_powf>:
 800bf94:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf96:	b08b      	sub	sp, #44	@ 0x2c
 800bf98:	9101      	str	r1, [sp, #4]
 800bf9a:	9f01      	ldr	r7, [sp, #4]
 800bf9c:	1c04      	adds	r4, r0, #0
 800bf9e:	007b      	lsls	r3, r7, #1
 800bfa0:	9004      	str	r0, [sp, #16]
 800bfa2:	085e      	lsrs	r6, r3, #1
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d10d      	bne.n	800bfc4 <__ieee754_powf+0x30>
 800bfa8:	2380      	movs	r3, #128	@ 0x80
 800bfaa:	03db      	lsls	r3, r3, #15
 800bfac:	4043      	eors	r3, r0
 800bfae:	4a88      	ldr	r2, [pc, #544]	@ (800c1d0 <__ieee754_powf+0x23c>)
 800bfb0:	005b      	lsls	r3, r3, #1
 800bfb2:	4293      	cmp	r3, r2
 800bfb4:	d800      	bhi.n	800bfb8 <__ieee754_powf+0x24>
 800bfb6:	e2f2      	b.n	800c59e <__ieee754_powf+0x60a>
 800bfb8:	9901      	ldr	r1, [sp, #4]
 800bfba:	1c20      	adds	r0, r4, #0
 800bfbc:	f7f4 fb9a 	bl	80006f4 <__aeabi_fadd>
 800bfc0:	b00b      	add	sp, #44	@ 0x2c
 800bfc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bfc4:	23ff      	movs	r3, #255	@ 0xff
 800bfc6:	22fe      	movs	r2, #254	@ 0xfe
 800bfc8:	0045      	lsls	r5, r0, #1
 800bfca:	086d      	lsrs	r5, r5, #1
 800bfcc:	05db      	lsls	r3, r3, #23
 800bfce:	0592      	lsls	r2, r2, #22
 800bfd0:	429d      	cmp	r5, r3
 800bfd2:	d801      	bhi.n	800bfd8 <__ieee754_powf+0x44>
 800bfd4:	429e      	cmp	r6, r3
 800bfd6:	d906      	bls.n	800bfe6 <__ieee754_powf+0x52>
 800bfd8:	4294      	cmp	r4, r2
 800bfda:	d1ed      	bne.n	800bfb8 <__ieee754_powf+0x24>
 800bfdc:	2380      	movs	r3, #128	@ 0x80
 800bfde:	9a01      	ldr	r2, [sp, #4]
 800bfe0:	03db      	lsls	r3, r3, #15
 800bfe2:	4053      	eors	r3, r2
 800bfe4:	e7e3      	b.n	800bfae <__ieee754_powf+0x1a>
 800bfe6:	2800      	cmp	r0, #0
 800bfe8:	da24      	bge.n	800c034 <__ieee754_powf+0xa0>
 800bfea:	2197      	movs	r1, #151	@ 0x97
 800bfec:	05c9      	lsls	r1, r1, #23
 800bfee:	428e      	cmp	r6, r1
 800bff0:	d300      	bcc.n	800bff4 <__ieee754_powf+0x60>
 800bff2:	e30d      	b.n	800c610 <__ieee754_powf+0x67c>
 800bff4:	4296      	cmp	r6, r2
 800bff6:	d333      	bcc.n	800c060 <__ieee754_powf+0xcc>
 800bff8:	2296      	movs	r2, #150	@ 0x96
 800bffa:	15f3      	asrs	r3, r6, #23
 800bffc:	1ad2      	subs	r2, r2, r3
 800bffe:	0033      	movs	r3, r6
 800c000:	4113      	asrs	r3, r2
 800c002:	0019      	movs	r1, r3
 800c004:	4091      	lsls	r1, r2
 800c006:	000a      	movs	r2, r1
 800c008:	2100      	movs	r1, #0
 800c00a:	9102      	str	r1, [sp, #8]
 800c00c:	42b2      	cmp	r2, r6
 800c00e:	d104      	bne.n	800c01a <__ieee754_powf+0x86>
 800c010:	2201      	movs	r2, #1
 800c012:	4013      	ands	r3, r2
 800c014:	1892      	adds	r2, r2, r2
 800c016:	1ad3      	subs	r3, r2, r3
 800c018:	9302      	str	r3, [sp, #8]
 800c01a:	23fe      	movs	r3, #254	@ 0xfe
 800c01c:	059b      	lsls	r3, r3, #22
 800c01e:	429e      	cmp	r6, r3
 800c020:	d120      	bne.n	800c064 <__ieee754_powf+0xd0>
 800c022:	1c20      	adds	r0, r4, #0
 800c024:	2f00      	cmp	r7, #0
 800c026:	dacb      	bge.n	800bfc0 <__ieee754_powf+0x2c>
 800c028:	20fe      	movs	r0, #254	@ 0xfe
 800c02a:	1c21      	adds	r1, r4, #0
 800c02c:	0580      	lsls	r0, r0, #22
 800c02e:	f7f4 fd53 	bl	8000ad8 <__aeabi_fdiv>
 800c032:	e7c5      	b.n	800bfc0 <__ieee754_powf+0x2c>
 800c034:	2100      	movs	r1, #0
 800c036:	9102      	str	r1, [sp, #8]
 800c038:	429e      	cmp	r6, r3
 800c03a:	d1ee      	bne.n	800c01a <__ieee754_powf+0x86>
 800c03c:	4295      	cmp	r5, r2
 800c03e:	d100      	bne.n	800c042 <__ieee754_powf+0xae>
 800c040:	e2ad      	b.n	800c59e <__ieee754_powf+0x60a>
 800c042:	d904      	bls.n	800c04e <__ieee754_powf+0xba>
 800c044:	9801      	ldr	r0, [sp, #4]
 800c046:	2f00      	cmp	r7, #0
 800c048:	daba      	bge.n	800bfc0 <__ieee754_powf+0x2c>
 800c04a:	2000      	movs	r0, #0
 800c04c:	e7b8      	b.n	800bfc0 <__ieee754_powf+0x2c>
 800c04e:	2f00      	cmp	r7, #0
 800c050:	dafb      	bge.n	800c04a <__ieee754_powf+0xb6>
 800c052:	2280      	movs	r2, #128	@ 0x80
 800c054:	0612      	lsls	r2, r2, #24
 800c056:	4694      	mov	ip, r2
 800c058:	9b01      	ldr	r3, [sp, #4]
 800c05a:	4463      	add	r3, ip
 800c05c:	0018      	movs	r0, r3
 800c05e:	e7af      	b.n	800bfc0 <__ieee754_powf+0x2c>
 800c060:	2300      	movs	r3, #0
 800c062:	9302      	str	r3, [sp, #8]
 800c064:	2380      	movs	r3, #128	@ 0x80
 800c066:	05db      	lsls	r3, r3, #23
 800c068:	429f      	cmp	r7, r3
 800c06a:	d104      	bne.n	800c076 <__ieee754_powf+0xe2>
 800c06c:	1c21      	adds	r1, r4, #0
 800c06e:	1c20      	adds	r0, r4, #0
 800c070:	f7f4 ff00 	bl	8000e74 <__aeabi_fmul>
 800c074:	e7a4      	b.n	800bfc0 <__ieee754_powf+0x2c>
 800c076:	23fc      	movs	r3, #252	@ 0xfc
 800c078:	059b      	lsls	r3, r3, #22
 800c07a:	429f      	cmp	r7, r3
 800c07c:	d000      	beq.n	800c080 <__ieee754_powf+0xec>
 800c07e:	e2cc      	b.n	800c61a <__ieee754_powf+0x686>
 800c080:	2c00      	cmp	r4, #0
 800c082:	da00      	bge.n	800c086 <__ieee754_powf+0xf2>
 800c084:	e2c9      	b.n	800c61a <__ieee754_powf+0x686>
 800c086:	1c20      	adds	r0, r4, #0
 800c088:	f000 fb68 	bl	800c75c <__ieee754_sqrtf>
 800c08c:	e798      	b.n	800bfc0 <__ieee754_powf+0x2c>
 800c08e:	9b02      	ldr	r3, [sp, #8]
 800c090:	2b01      	cmp	r3, #1
 800c092:	d000      	beq.n	800c096 <__ieee754_powf+0x102>
 800c094:	e794      	b.n	800bfc0 <__ieee754_powf+0x2c>
 800c096:	2380      	movs	r3, #128	@ 0x80
 800c098:	061b      	lsls	r3, r3, #24
 800c09a:	18c0      	adds	r0, r0, r3
 800c09c:	e790      	b.n	800bfc0 <__ieee754_powf+0x2c>
 800c09e:	0fe3      	lsrs	r3, r4, #31
 800c0a0:	3b01      	subs	r3, #1
 800c0a2:	9305      	str	r3, [sp, #20]
 800c0a4:	9a05      	ldr	r2, [sp, #20]
 800c0a6:	9b02      	ldr	r3, [sp, #8]
 800c0a8:	4313      	orrs	r3, r2
 800c0aa:	d102      	bne.n	800c0b2 <__ieee754_powf+0x11e>
 800c0ac:	1c21      	adds	r1, r4, #0
 800c0ae:	1c20      	adds	r0, r4, #0
 800c0b0:	e2d2      	b.n	800c658 <__ieee754_powf+0x6c4>
 800c0b2:	239a      	movs	r3, #154	@ 0x9a
 800c0b4:	05db      	lsls	r3, r3, #23
 800c0b6:	429e      	cmp	r6, r3
 800c0b8:	d800      	bhi.n	800c0bc <__ieee754_powf+0x128>
 800c0ba:	e097      	b.n	800c1ec <__ieee754_powf+0x258>
 800c0bc:	4b45      	ldr	r3, [pc, #276]	@ (800c1d4 <__ieee754_powf+0x240>)
 800c0be:	429d      	cmp	r5, r3
 800c0c0:	d805      	bhi.n	800c0ce <__ieee754_powf+0x13a>
 800c0c2:	2f00      	cmp	r7, #0
 800c0c4:	da08      	bge.n	800c0d8 <__ieee754_powf+0x144>
 800c0c6:	2000      	movs	r0, #0
 800c0c8:	f000 fb42 	bl	800c750 <__math_oflowf>
 800c0cc:	e778      	b.n	800bfc0 <__ieee754_powf+0x2c>
 800c0ce:	4b42      	ldr	r3, [pc, #264]	@ (800c1d8 <__ieee754_powf+0x244>)
 800c0d0:	429d      	cmp	r5, r3
 800c0d2:	d905      	bls.n	800c0e0 <__ieee754_powf+0x14c>
 800c0d4:	2f00      	cmp	r7, #0
 800c0d6:	dcf6      	bgt.n	800c0c6 <__ieee754_powf+0x132>
 800c0d8:	2000      	movs	r0, #0
 800c0da:	f000 fb33 	bl	800c744 <__math_uflowf>
 800c0de:	e76f      	b.n	800bfc0 <__ieee754_powf+0x2c>
 800c0e0:	21fe      	movs	r1, #254	@ 0xfe
 800c0e2:	0589      	lsls	r1, r1, #22
 800c0e4:	f7f5 f820 	bl	8001128 <__aeabi_fsub>
 800c0e8:	493c      	ldr	r1, [pc, #240]	@ (800c1dc <__ieee754_powf+0x248>)
 800c0ea:	1c04      	adds	r4, r0, #0
 800c0ec:	f7f4 fec2 	bl	8000e74 <__aeabi_fmul>
 800c0f0:	493b      	ldr	r1, [pc, #236]	@ (800c1e0 <__ieee754_powf+0x24c>)
 800c0f2:	1c05      	adds	r5, r0, #0
 800c0f4:	1c20      	adds	r0, r4, #0
 800c0f6:	f7f4 febd 	bl	8000e74 <__aeabi_fmul>
 800c0fa:	21fa      	movs	r1, #250	@ 0xfa
 800c0fc:	1c06      	adds	r6, r0, #0
 800c0fe:	0589      	lsls	r1, r1, #22
 800c100:	1c20      	adds	r0, r4, #0
 800c102:	f7f4 feb7 	bl	8000e74 <__aeabi_fmul>
 800c106:	1c01      	adds	r1, r0, #0
 800c108:	4836      	ldr	r0, [pc, #216]	@ (800c1e4 <__ieee754_powf+0x250>)
 800c10a:	f7f5 f80d 	bl	8001128 <__aeabi_fsub>
 800c10e:	1c21      	adds	r1, r4, #0
 800c110:	f7f4 feb0 	bl	8000e74 <__aeabi_fmul>
 800c114:	1c01      	adds	r1, r0, #0
 800c116:	20fc      	movs	r0, #252	@ 0xfc
 800c118:	0580      	lsls	r0, r0, #22
 800c11a:	f7f5 f805 	bl	8001128 <__aeabi_fsub>
 800c11e:	1c21      	adds	r1, r4, #0
 800c120:	1c07      	adds	r7, r0, #0
 800c122:	1c20      	adds	r0, r4, #0
 800c124:	f7f4 fea6 	bl	8000e74 <__aeabi_fmul>
 800c128:	1c01      	adds	r1, r0, #0
 800c12a:	1c38      	adds	r0, r7, #0
 800c12c:	f7f4 fea2 	bl	8000e74 <__aeabi_fmul>
 800c130:	492d      	ldr	r1, [pc, #180]	@ (800c1e8 <__ieee754_powf+0x254>)
 800c132:	f7f4 fe9f 	bl	8000e74 <__aeabi_fmul>
 800c136:	1c01      	adds	r1, r0, #0
 800c138:	1c30      	adds	r0, r6, #0
 800c13a:	f7f4 fff5 	bl	8001128 <__aeabi_fsub>
 800c13e:	1c01      	adds	r1, r0, #0
 800c140:	1c06      	adds	r6, r0, #0
 800c142:	1c28      	adds	r0, r5, #0
 800c144:	f7f4 fad6 	bl	80006f4 <__aeabi_fadd>
 800c148:	0b04      	lsrs	r4, r0, #12
 800c14a:	0324      	lsls	r4, r4, #12
 800c14c:	1c29      	adds	r1, r5, #0
 800c14e:	1c20      	adds	r0, r4, #0
 800c150:	f7f4 ffea 	bl	8001128 <__aeabi_fsub>
 800c154:	1c01      	adds	r1, r0, #0
 800c156:	1c30      	adds	r0, r6, #0
 800c158:	f7f4 ffe6 	bl	8001128 <__aeabi_fsub>
 800c15c:	9b02      	ldr	r3, [sp, #8]
 800c15e:	9a05      	ldr	r2, [sp, #20]
 800c160:	3b01      	subs	r3, #1
 800c162:	1c06      	adds	r6, r0, #0
 800c164:	4313      	orrs	r3, r2
 800c166:	d100      	bne.n	800c16a <__ieee754_powf+0x1d6>
 800c168:	e14d      	b.n	800c406 <__ieee754_powf+0x472>
 800c16a:	27fe      	movs	r7, #254	@ 0xfe
 800c16c:	05bf      	lsls	r7, r7, #22
 800c16e:	9b01      	ldr	r3, [sp, #4]
 800c170:	9801      	ldr	r0, [sp, #4]
 800c172:	0b1d      	lsrs	r5, r3, #12
 800c174:	032d      	lsls	r5, r5, #12
 800c176:	1c29      	adds	r1, r5, #0
 800c178:	f7f4 ffd6 	bl	8001128 <__aeabi_fsub>
 800c17c:	1c21      	adds	r1, r4, #0
 800c17e:	f7f4 fe79 	bl	8000e74 <__aeabi_fmul>
 800c182:	9901      	ldr	r1, [sp, #4]
 800c184:	9002      	str	r0, [sp, #8]
 800c186:	1c30      	adds	r0, r6, #0
 800c188:	f7f4 fe74 	bl	8000e74 <__aeabi_fmul>
 800c18c:	1c01      	adds	r1, r0, #0
 800c18e:	9802      	ldr	r0, [sp, #8]
 800c190:	f7f4 fab0 	bl	80006f4 <__aeabi_fadd>
 800c194:	1c29      	adds	r1, r5, #0
 800c196:	9001      	str	r0, [sp, #4]
 800c198:	1c20      	adds	r0, r4, #0
 800c19a:	f7f4 fe6b 	bl	8000e74 <__aeabi_fmul>
 800c19e:	1c01      	adds	r1, r0, #0
 800c1a0:	1c04      	adds	r4, r0, #0
 800c1a2:	9801      	ldr	r0, [sp, #4]
 800c1a4:	f7f4 faa6 	bl	80006f4 <__aeabi_fadd>
 800c1a8:	0043      	lsls	r3, r0, #1
 800c1aa:	1c06      	adds	r6, r0, #0
 800c1ac:	9002      	str	r0, [sp, #8]
 800c1ae:	085b      	lsrs	r3, r3, #1
 800c1b0:	2800      	cmp	r0, #0
 800c1b2:	dc00      	bgt.n	800c1b6 <__ieee754_powf+0x222>
 800c1b4:	e13d      	b.n	800c432 <__ieee754_powf+0x49e>
 800c1b6:	2286      	movs	r2, #134	@ 0x86
 800c1b8:	05d2      	lsls	r2, r2, #23
 800c1ba:	4293      	cmp	r3, r2
 800c1bc:	d800      	bhi.n	800c1c0 <__ieee754_powf+0x22c>
 800c1be:	e124      	b.n	800c40a <__ieee754_powf+0x476>
 800c1c0:	2100      	movs	r1, #0
 800c1c2:	1c38      	adds	r0, r7, #0
 800c1c4:	f7f4 f982 	bl	80004cc <__aeabi_fcmplt>
 800c1c8:	1e43      	subs	r3, r0, #1
 800c1ca:	4198      	sbcs	r0, r3
 800c1cc:	e77c      	b.n	800c0c8 <__ieee754_powf+0x134>
 800c1ce:	46c0      	nop			@ (mov r8, r8)
 800c1d0:	ff800000 	.word	0xff800000
 800c1d4:	3f7ffff3 	.word	0x3f7ffff3
 800c1d8:	3f800007 	.word	0x3f800007
 800c1dc:	3fb8aa00 	.word	0x3fb8aa00
 800c1e0:	36eca570 	.word	0x36eca570
 800c1e4:	3eaaaaab 	.word	0x3eaaaaab
 800c1e8:	3fb8aa3b 	.word	0x3fb8aa3b
 800c1ec:	23ff      	movs	r3, #255	@ 0xff
 800c1ee:	05db      	lsls	r3, r3, #23
 800c1f0:	2200      	movs	r2, #0
 800c1f2:	4223      	tst	r3, r4
 800c1f4:	d106      	bne.n	800c204 <__ieee754_powf+0x270>
 800c1f6:	2197      	movs	r1, #151	@ 0x97
 800c1f8:	05c9      	lsls	r1, r1, #23
 800c1fa:	f7f4 fe3b 	bl	8000e74 <__aeabi_fmul>
 800c1fe:	2218      	movs	r2, #24
 800c200:	9003      	str	r0, [sp, #12]
 800c202:	4252      	negs	r2, r2
 800c204:	24fe      	movs	r4, #254	@ 0xfe
 800c206:	9b03      	ldr	r3, [sp, #12]
 800c208:	05a4      	lsls	r4, r4, #22
 800c20a:	15db      	asrs	r3, r3, #23
 800c20c:	3b7f      	subs	r3, #127	@ 0x7f
 800c20e:	189b      	adds	r3, r3, r2
 800c210:	9304      	str	r3, [sp, #16]
 800c212:	9b03      	ldr	r3, [sp, #12]
 800c214:	4ae3      	ldr	r2, [pc, #908]	@ (800c5a4 <__ieee754_powf+0x610>)
 800c216:	025b      	lsls	r3, r3, #9
 800c218:	0a5b      	lsrs	r3, r3, #9
 800c21a:	2500      	movs	r5, #0
 800c21c:	431c      	orrs	r4, r3
 800c21e:	4293      	cmp	r3, r2
 800c220:	dd09      	ble.n	800c236 <__ieee754_powf+0x2a2>
 800c222:	4ae1      	ldr	r2, [pc, #900]	@ (800c5a8 <__ieee754_powf+0x614>)
 800c224:	3501      	adds	r5, #1
 800c226:	4293      	cmp	r3, r2
 800c228:	dd05      	ble.n	800c236 <__ieee754_powf+0x2a2>
 800c22a:	9b04      	ldr	r3, [sp, #16]
 800c22c:	195b      	adds	r3, r3, r5
 800c22e:	2500      	movs	r5, #0
 800c230:	9304      	str	r3, [sp, #16]
 800c232:	4bde      	ldr	r3, [pc, #888]	@ (800c5ac <__ieee754_powf+0x618>)
 800c234:	18e4      	adds	r4, r4, r3
 800c236:	4bde      	ldr	r3, [pc, #888]	@ (800c5b0 <__ieee754_powf+0x61c>)
 800c238:	00aa      	lsls	r2, r5, #2
 800c23a:	58d7      	ldr	r7, [r2, r3]
 800c23c:	1c20      	adds	r0, r4, #0
 800c23e:	1c39      	adds	r1, r7, #0
 800c240:	9206      	str	r2, [sp, #24]
 800c242:	9409      	str	r4, [sp, #36]	@ 0x24
 800c244:	f7f4 ff70 	bl	8001128 <__aeabi_fsub>
 800c248:	1c21      	adds	r1, r4, #0
 800c24a:	9007      	str	r0, [sp, #28]
 800c24c:	1c38      	adds	r0, r7, #0
 800c24e:	f7f4 fa51 	bl	80006f4 <__aeabi_fadd>
 800c252:	1c01      	adds	r1, r0, #0
 800c254:	20fe      	movs	r0, #254	@ 0xfe
 800c256:	0580      	lsls	r0, r0, #22
 800c258:	f7f4 fc3e 	bl	8000ad8 <__aeabi_fdiv>
 800c25c:	1c01      	adds	r1, r0, #0
 800c25e:	9008      	str	r0, [sp, #32]
 800c260:	9807      	ldr	r0, [sp, #28]
 800c262:	f7f4 fe07 	bl	8000e74 <__aeabi_fmul>
 800c266:	9003      	str	r0, [sp, #12]
 800c268:	9b03      	ldr	r3, [sp, #12]
 800c26a:	2280      	movs	r2, #128	@ 0x80
 800c26c:	0b1e      	lsrs	r6, r3, #12
 800c26e:	2380      	movs	r3, #128	@ 0x80
 800c270:	1064      	asrs	r4, r4, #1
 800c272:	0592      	lsls	r2, r2, #22
 800c274:	02db      	lsls	r3, r3, #11
 800c276:	4322      	orrs	r2, r4
 800c278:	18d2      	adds	r2, r2, r3
 800c27a:	056d      	lsls	r5, r5, #21
 800c27c:	1955      	adds	r5, r2, r5
 800c27e:	0336      	lsls	r6, r6, #12
 800c280:	1c29      	adds	r1, r5, #0
 800c282:	1c30      	adds	r0, r6, #0
 800c284:	f7f4 fdf6 	bl	8000e74 <__aeabi_fmul>
 800c288:	1c01      	adds	r1, r0, #0
 800c28a:	9807      	ldr	r0, [sp, #28]
 800c28c:	f7f4 ff4c 	bl	8001128 <__aeabi_fsub>
 800c290:	1c39      	adds	r1, r7, #0
 800c292:	1c04      	adds	r4, r0, #0
 800c294:	1c28      	adds	r0, r5, #0
 800c296:	f7f4 ff47 	bl	8001128 <__aeabi_fsub>
 800c29a:	1c01      	adds	r1, r0, #0
 800c29c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c29e:	f7f4 ff43 	bl	8001128 <__aeabi_fsub>
 800c2a2:	1c31      	adds	r1, r6, #0
 800c2a4:	f7f4 fde6 	bl	8000e74 <__aeabi_fmul>
 800c2a8:	1c01      	adds	r1, r0, #0
 800c2aa:	1c20      	adds	r0, r4, #0
 800c2ac:	f7f4 ff3c 	bl	8001128 <__aeabi_fsub>
 800c2b0:	9908      	ldr	r1, [sp, #32]
 800c2b2:	f7f4 fddf 	bl	8000e74 <__aeabi_fmul>
 800c2b6:	9903      	ldr	r1, [sp, #12]
 800c2b8:	9007      	str	r0, [sp, #28]
 800c2ba:	1c08      	adds	r0, r1, #0
 800c2bc:	f7f4 fdda 	bl	8000e74 <__aeabi_fmul>
 800c2c0:	49bc      	ldr	r1, [pc, #752]	@ (800c5b4 <__ieee754_powf+0x620>)
 800c2c2:	1c04      	adds	r4, r0, #0
 800c2c4:	f7f4 fdd6 	bl	8000e74 <__aeabi_fmul>
 800c2c8:	49bb      	ldr	r1, [pc, #748]	@ (800c5b8 <__ieee754_powf+0x624>)
 800c2ca:	f7f4 fa13 	bl	80006f4 <__aeabi_fadd>
 800c2ce:	1c21      	adds	r1, r4, #0
 800c2d0:	f7f4 fdd0 	bl	8000e74 <__aeabi_fmul>
 800c2d4:	49b9      	ldr	r1, [pc, #740]	@ (800c5bc <__ieee754_powf+0x628>)
 800c2d6:	f7f4 fa0d 	bl	80006f4 <__aeabi_fadd>
 800c2da:	1c21      	adds	r1, r4, #0
 800c2dc:	f7f4 fdca 	bl	8000e74 <__aeabi_fmul>
 800c2e0:	49b7      	ldr	r1, [pc, #732]	@ (800c5c0 <__ieee754_powf+0x62c>)
 800c2e2:	f7f4 fa07 	bl	80006f4 <__aeabi_fadd>
 800c2e6:	1c21      	adds	r1, r4, #0
 800c2e8:	f7f4 fdc4 	bl	8000e74 <__aeabi_fmul>
 800c2ec:	49b5      	ldr	r1, [pc, #724]	@ (800c5c4 <__ieee754_powf+0x630>)
 800c2ee:	f7f4 fa01 	bl	80006f4 <__aeabi_fadd>
 800c2f2:	1c21      	adds	r1, r4, #0
 800c2f4:	f7f4 fdbe 	bl	8000e74 <__aeabi_fmul>
 800c2f8:	49b3      	ldr	r1, [pc, #716]	@ (800c5c8 <__ieee754_powf+0x634>)
 800c2fa:	f7f4 f9fb 	bl	80006f4 <__aeabi_fadd>
 800c2fe:	1c21      	adds	r1, r4, #0
 800c300:	1c05      	adds	r5, r0, #0
 800c302:	1c20      	adds	r0, r4, #0
 800c304:	f7f4 fdb6 	bl	8000e74 <__aeabi_fmul>
 800c308:	1c01      	adds	r1, r0, #0
 800c30a:	1c28      	adds	r0, r5, #0
 800c30c:	f7f4 fdb2 	bl	8000e74 <__aeabi_fmul>
 800c310:	1c31      	adds	r1, r6, #0
 800c312:	1c04      	adds	r4, r0, #0
 800c314:	9803      	ldr	r0, [sp, #12]
 800c316:	f7f4 f9ed 	bl	80006f4 <__aeabi_fadd>
 800c31a:	9907      	ldr	r1, [sp, #28]
 800c31c:	f7f4 fdaa 	bl	8000e74 <__aeabi_fmul>
 800c320:	1c21      	adds	r1, r4, #0
 800c322:	f7f4 f9e7 	bl	80006f4 <__aeabi_fadd>
 800c326:	1c31      	adds	r1, r6, #0
 800c328:	9008      	str	r0, [sp, #32]
 800c32a:	1c30      	adds	r0, r6, #0
 800c32c:	f7f4 fda2 	bl	8000e74 <__aeabi_fmul>
 800c330:	49a6      	ldr	r1, [pc, #664]	@ (800c5cc <__ieee754_powf+0x638>)
 800c332:	1c07      	adds	r7, r0, #0
 800c334:	f7f4 f9de 	bl	80006f4 <__aeabi_fadd>
 800c338:	9908      	ldr	r1, [sp, #32]
 800c33a:	f7f4 f9db 	bl	80006f4 <__aeabi_fadd>
 800c33e:	0b04      	lsrs	r4, r0, #12
 800c340:	0324      	lsls	r4, r4, #12
 800c342:	1c21      	adds	r1, r4, #0
 800c344:	1c30      	adds	r0, r6, #0
 800c346:	f7f4 fd95 	bl	8000e74 <__aeabi_fmul>
 800c34a:	49a0      	ldr	r1, [pc, #640]	@ (800c5cc <__ieee754_powf+0x638>)
 800c34c:	1c05      	adds	r5, r0, #0
 800c34e:	1c20      	adds	r0, r4, #0
 800c350:	f7f4 feea 	bl	8001128 <__aeabi_fsub>
 800c354:	1c39      	adds	r1, r7, #0
 800c356:	f7f4 fee7 	bl	8001128 <__aeabi_fsub>
 800c35a:	1c01      	adds	r1, r0, #0
 800c35c:	9808      	ldr	r0, [sp, #32]
 800c35e:	f7f4 fee3 	bl	8001128 <__aeabi_fsub>
 800c362:	9903      	ldr	r1, [sp, #12]
 800c364:	f7f4 fd86 	bl	8000e74 <__aeabi_fmul>
 800c368:	1c21      	adds	r1, r4, #0
 800c36a:	1c06      	adds	r6, r0, #0
 800c36c:	9807      	ldr	r0, [sp, #28]
 800c36e:	f7f4 fd81 	bl	8000e74 <__aeabi_fmul>
 800c372:	1c01      	adds	r1, r0, #0
 800c374:	1c30      	adds	r0, r6, #0
 800c376:	f7f4 f9bd 	bl	80006f4 <__aeabi_fadd>
 800c37a:	1c06      	adds	r6, r0, #0
 800c37c:	1c01      	adds	r1, r0, #0
 800c37e:	1c28      	adds	r0, r5, #0
 800c380:	f7f4 f9b8 	bl	80006f4 <__aeabi_fadd>
 800c384:	0b04      	lsrs	r4, r0, #12
 800c386:	0324      	lsls	r4, r4, #12
 800c388:	4991      	ldr	r1, [pc, #580]	@ (800c5d0 <__ieee754_powf+0x63c>)
 800c38a:	1c20      	adds	r0, r4, #0
 800c38c:	f7f4 fd72 	bl	8000e74 <__aeabi_fmul>
 800c390:	1c29      	adds	r1, r5, #0
 800c392:	9003      	str	r0, [sp, #12]
 800c394:	1c20      	adds	r0, r4, #0
 800c396:	f7f4 fec7 	bl	8001128 <__aeabi_fsub>
 800c39a:	1c01      	adds	r1, r0, #0
 800c39c:	1c30      	adds	r0, r6, #0
 800c39e:	f7f4 fec3 	bl	8001128 <__aeabi_fsub>
 800c3a2:	498c      	ldr	r1, [pc, #560]	@ (800c5d4 <__ieee754_powf+0x640>)
 800c3a4:	f7f4 fd66 	bl	8000e74 <__aeabi_fmul>
 800c3a8:	498b      	ldr	r1, [pc, #556]	@ (800c5d8 <__ieee754_powf+0x644>)
 800c3aa:	1c05      	adds	r5, r0, #0
 800c3ac:	1c20      	adds	r0, r4, #0
 800c3ae:	f7f4 fd61 	bl	8000e74 <__aeabi_fmul>
 800c3b2:	1c01      	adds	r1, r0, #0
 800c3b4:	1c28      	adds	r0, r5, #0
 800c3b6:	f7f4 f99d 	bl	80006f4 <__aeabi_fadd>
 800c3ba:	9a06      	ldr	r2, [sp, #24]
 800c3bc:	4b87      	ldr	r3, [pc, #540]	@ (800c5dc <__ieee754_powf+0x648>)
 800c3be:	58d1      	ldr	r1, [r2, r3]
 800c3c0:	f7f4 f998 	bl	80006f4 <__aeabi_fadd>
 800c3c4:	1c05      	adds	r5, r0, #0
 800c3c6:	9804      	ldr	r0, [sp, #16]
 800c3c8:	f7f5 f948 	bl	800165c <__aeabi_i2f>
 800c3cc:	4b84      	ldr	r3, [pc, #528]	@ (800c5e0 <__ieee754_powf+0x64c>)
 800c3ce:	9a06      	ldr	r2, [sp, #24]
 800c3d0:	1c06      	adds	r6, r0, #0
 800c3d2:	58d7      	ldr	r7, [r2, r3]
 800c3d4:	1c29      	adds	r1, r5, #0
 800c3d6:	9803      	ldr	r0, [sp, #12]
 800c3d8:	f7f4 f98c 	bl	80006f4 <__aeabi_fadd>
 800c3dc:	1c39      	adds	r1, r7, #0
 800c3de:	f7f4 f989 	bl	80006f4 <__aeabi_fadd>
 800c3e2:	1c31      	adds	r1, r6, #0
 800c3e4:	f7f4 f986 	bl	80006f4 <__aeabi_fadd>
 800c3e8:	0b04      	lsrs	r4, r0, #12
 800c3ea:	0324      	lsls	r4, r4, #12
 800c3ec:	1c31      	adds	r1, r6, #0
 800c3ee:	1c20      	adds	r0, r4, #0
 800c3f0:	f7f4 fe9a 	bl	8001128 <__aeabi_fsub>
 800c3f4:	1c39      	adds	r1, r7, #0
 800c3f6:	f7f4 fe97 	bl	8001128 <__aeabi_fsub>
 800c3fa:	9903      	ldr	r1, [sp, #12]
 800c3fc:	f7f4 fe94 	bl	8001128 <__aeabi_fsub>
 800c400:	1c01      	adds	r1, r0, #0
 800c402:	1c28      	adds	r0, r5, #0
 800c404:	e6a8      	b.n	800c158 <__ieee754_powf+0x1c4>
 800c406:	4f77      	ldr	r7, [pc, #476]	@ (800c5e4 <__ieee754_powf+0x650>)
 800c408:	e6b1      	b.n	800c16e <__ieee754_powf+0x1da>
 800c40a:	4293      	cmp	r3, r2
 800c40c:	d126      	bne.n	800c45c <__ieee754_powf+0x4c8>
 800c40e:	4976      	ldr	r1, [pc, #472]	@ (800c5e8 <__ieee754_powf+0x654>)
 800c410:	9801      	ldr	r0, [sp, #4]
 800c412:	f7f4 f96f 	bl	80006f4 <__aeabi_fadd>
 800c416:	1c21      	adds	r1, r4, #0
 800c418:	1c05      	adds	r5, r0, #0
 800c41a:	1c30      	adds	r0, r6, #0
 800c41c:	f7f4 fe84 	bl	8001128 <__aeabi_fsub>
 800c420:	1c01      	adds	r1, r0, #0
 800c422:	1c28      	adds	r0, r5, #0
 800c424:	f7f4 f866 	bl	80004f4 <__aeabi_fcmpgt>
 800c428:	2800      	cmp	r0, #0
 800c42a:	d000      	beq.n	800c42e <__ieee754_powf+0x49a>
 800c42c:	e6c8      	b.n	800c1c0 <__ieee754_powf+0x22c>
 800c42e:	2386      	movs	r3, #134	@ 0x86
 800c430:	e01a      	b.n	800c468 <__ieee754_powf+0x4d4>
 800c432:	4a6e      	ldr	r2, [pc, #440]	@ (800c5ec <__ieee754_powf+0x658>)
 800c434:	4293      	cmp	r3, r2
 800c436:	d906      	bls.n	800c446 <__ieee754_powf+0x4b2>
 800c438:	2100      	movs	r1, #0
 800c43a:	1c38      	adds	r0, r7, #0
 800c43c:	f7f4 f846 	bl	80004cc <__aeabi_fcmplt>
 800c440:	1e43      	subs	r3, r0, #1
 800c442:	4198      	sbcs	r0, r3
 800c444:	e649      	b.n	800c0da <__ieee754_powf+0x146>
 800c446:	4293      	cmp	r3, r2
 800c448:	d108      	bne.n	800c45c <__ieee754_powf+0x4c8>
 800c44a:	1c21      	adds	r1, r4, #0
 800c44c:	f7f4 fe6c 	bl	8001128 <__aeabi_fsub>
 800c450:	9901      	ldr	r1, [sp, #4]
 800c452:	f7f4 f859 	bl	8000508 <__aeabi_fcmpge>
 800c456:	2800      	cmp	r0, #0
 800c458:	d0e9      	beq.n	800c42e <__ieee754_powf+0x49a>
 800c45a:	e7ed      	b.n	800c438 <__ieee754_powf+0x4a4>
 800c45c:	22fc      	movs	r2, #252	@ 0xfc
 800c45e:	2500      	movs	r5, #0
 800c460:	0592      	lsls	r2, r2, #22
 800c462:	4293      	cmp	r3, r2
 800c464:	d91a      	bls.n	800c49c <__ieee754_powf+0x508>
 800c466:	15db      	asrs	r3, r3, #23
 800c468:	2580      	movs	r5, #128	@ 0x80
 800c46a:	042d      	lsls	r5, r5, #16
 800c46c:	002a      	movs	r2, r5
 800c46e:	3b7e      	subs	r3, #126	@ 0x7e
 800c470:	411a      	asrs	r2, r3
 800c472:	1993      	adds	r3, r2, r6
 800c474:	15da      	asrs	r2, r3, #23
 800c476:	494d      	ldr	r1, [pc, #308]	@ (800c5ac <__ieee754_powf+0x618>)
 800c478:	b2d2      	uxtb	r2, r2
 800c47a:	3a7f      	subs	r2, #127	@ 0x7f
 800c47c:	4111      	asrs	r1, r2
 800c47e:	4019      	ands	r1, r3
 800c480:	025b      	lsls	r3, r3, #9
 800c482:	0a5b      	lsrs	r3, r3, #9
 800c484:	431d      	orrs	r5, r3
 800c486:	2317      	movs	r3, #23
 800c488:	1a9b      	subs	r3, r3, r2
 800c48a:	411d      	asrs	r5, r3
 800c48c:	9b02      	ldr	r3, [sp, #8]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	da00      	bge.n	800c494 <__ieee754_powf+0x500>
 800c492:	426d      	negs	r5, r5
 800c494:	1c20      	adds	r0, r4, #0
 800c496:	f7f4 fe47 	bl	8001128 <__aeabi_fsub>
 800c49a:	1c04      	adds	r4, r0, #0
 800c49c:	9901      	ldr	r1, [sp, #4]
 800c49e:	1c20      	adds	r0, r4, #0
 800c4a0:	f7f4 f928 	bl	80006f4 <__aeabi_fadd>
 800c4a4:	0b00      	lsrs	r0, r0, #12
 800c4a6:	0303      	lsls	r3, r0, #12
 800c4a8:	1c18      	adds	r0, r3, #0
 800c4aa:	4951      	ldr	r1, [pc, #324]	@ (800c5f0 <__ieee754_powf+0x65c>)
 800c4ac:	001e      	movs	r6, r3
 800c4ae:	f7f4 fce1 	bl	8000e74 <__aeabi_fmul>
 800c4b2:	1c21      	adds	r1, r4, #0
 800c4b4:	9002      	str	r0, [sp, #8]
 800c4b6:	1c30      	adds	r0, r6, #0
 800c4b8:	f7f4 fe36 	bl	8001128 <__aeabi_fsub>
 800c4bc:	1c01      	adds	r1, r0, #0
 800c4be:	9801      	ldr	r0, [sp, #4]
 800c4c0:	f7f4 fe32 	bl	8001128 <__aeabi_fsub>
 800c4c4:	494b      	ldr	r1, [pc, #300]	@ (800c5f4 <__ieee754_powf+0x660>)
 800c4c6:	f7f4 fcd5 	bl	8000e74 <__aeabi_fmul>
 800c4ca:	494b      	ldr	r1, [pc, #300]	@ (800c5f8 <__ieee754_powf+0x664>)
 800c4cc:	1c04      	adds	r4, r0, #0
 800c4ce:	1c30      	adds	r0, r6, #0
 800c4d0:	f7f4 fcd0 	bl	8000e74 <__aeabi_fmul>
 800c4d4:	1c01      	adds	r1, r0, #0
 800c4d6:	1c20      	adds	r0, r4, #0
 800c4d8:	f7f4 f90c 	bl	80006f4 <__aeabi_fadd>
 800c4dc:	1c06      	adds	r6, r0, #0
 800c4de:	1c01      	adds	r1, r0, #0
 800c4e0:	9802      	ldr	r0, [sp, #8]
 800c4e2:	f7f4 f907 	bl	80006f4 <__aeabi_fadd>
 800c4e6:	9902      	ldr	r1, [sp, #8]
 800c4e8:	1c04      	adds	r4, r0, #0
 800c4ea:	f7f4 fe1d 	bl	8001128 <__aeabi_fsub>
 800c4ee:	1c01      	adds	r1, r0, #0
 800c4f0:	1c30      	adds	r0, r6, #0
 800c4f2:	f7f4 fe19 	bl	8001128 <__aeabi_fsub>
 800c4f6:	1c21      	adds	r1, r4, #0
 800c4f8:	9001      	str	r0, [sp, #4]
 800c4fa:	1c20      	adds	r0, r4, #0
 800c4fc:	f7f4 fcba 	bl	8000e74 <__aeabi_fmul>
 800c500:	493e      	ldr	r1, [pc, #248]	@ (800c5fc <__ieee754_powf+0x668>)
 800c502:	1c06      	adds	r6, r0, #0
 800c504:	f7f4 fcb6 	bl	8000e74 <__aeabi_fmul>
 800c508:	493d      	ldr	r1, [pc, #244]	@ (800c600 <__ieee754_powf+0x66c>)
 800c50a:	f7f4 fe0d 	bl	8001128 <__aeabi_fsub>
 800c50e:	1c31      	adds	r1, r6, #0
 800c510:	f7f4 fcb0 	bl	8000e74 <__aeabi_fmul>
 800c514:	493b      	ldr	r1, [pc, #236]	@ (800c604 <__ieee754_powf+0x670>)
 800c516:	f7f4 f8ed 	bl	80006f4 <__aeabi_fadd>
 800c51a:	1c31      	adds	r1, r6, #0
 800c51c:	f7f4 fcaa 	bl	8000e74 <__aeabi_fmul>
 800c520:	4939      	ldr	r1, [pc, #228]	@ (800c608 <__ieee754_powf+0x674>)
 800c522:	f7f4 fe01 	bl	8001128 <__aeabi_fsub>
 800c526:	1c31      	adds	r1, r6, #0
 800c528:	f7f4 fca4 	bl	8000e74 <__aeabi_fmul>
 800c52c:	4937      	ldr	r1, [pc, #220]	@ (800c60c <__ieee754_powf+0x678>)
 800c52e:	f7f4 f8e1 	bl	80006f4 <__aeabi_fadd>
 800c532:	1c31      	adds	r1, r6, #0
 800c534:	f7f4 fc9e 	bl	8000e74 <__aeabi_fmul>
 800c538:	1c01      	adds	r1, r0, #0
 800c53a:	1c20      	adds	r0, r4, #0
 800c53c:	f7f4 fdf4 	bl	8001128 <__aeabi_fsub>
 800c540:	1c06      	adds	r6, r0, #0
 800c542:	1c01      	adds	r1, r0, #0
 800c544:	1c20      	adds	r0, r4, #0
 800c546:	f7f4 fc95 	bl	8000e74 <__aeabi_fmul>
 800c54a:	2180      	movs	r1, #128	@ 0x80
 800c54c:	9002      	str	r0, [sp, #8]
 800c54e:	05c9      	lsls	r1, r1, #23
 800c550:	1c30      	adds	r0, r6, #0
 800c552:	f7f4 fde9 	bl	8001128 <__aeabi_fsub>
 800c556:	1c01      	adds	r1, r0, #0
 800c558:	9802      	ldr	r0, [sp, #8]
 800c55a:	f7f4 fabd 	bl	8000ad8 <__aeabi_fdiv>
 800c55e:	9901      	ldr	r1, [sp, #4]
 800c560:	1c06      	adds	r6, r0, #0
 800c562:	1c20      	adds	r0, r4, #0
 800c564:	f7f4 fc86 	bl	8000e74 <__aeabi_fmul>
 800c568:	9901      	ldr	r1, [sp, #4]
 800c56a:	f7f4 f8c3 	bl	80006f4 <__aeabi_fadd>
 800c56e:	1c01      	adds	r1, r0, #0
 800c570:	1c30      	adds	r0, r6, #0
 800c572:	f7f4 fdd9 	bl	8001128 <__aeabi_fsub>
 800c576:	1c21      	adds	r1, r4, #0
 800c578:	f7f4 fdd6 	bl	8001128 <__aeabi_fsub>
 800c57c:	1c01      	adds	r1, r0, #0
 800c57e:	20fe      	movs	r0, #254	@ 0xfe
 800c580:	0580      	lsls	r0, r0, #22
 800c582:	f7f4 fdd1 	bl	8001128 <__aeabi_fsub>
 800c586:	05eb      	lsls	r3, r5, #23
 800c588:	181b      	adds	r3, r3, r0
 800c58a:	15da      	asrs	r2, r3, #23
 800c58c:	2a00      	cmp	r2, #0
 800c58e:	dc04      	bgt.n	800c59a <__ieee754_powf+0x606>
 800c590:	0029      	movs	r1, r5
 800c592:	f000 f86b 	bl	800c66c <scalbnf>
 800c596:	1c39      	adds	r1, r7, #0
 800c598:	e56a      	b.n	800c070 <__ieee754_powf+0xdc>
 800c59a:	1c18      	adds	r0, r3, #0
 800c59c:	e7fb      	b.n	800c596 <__ieee754_powf+0x602>
 800c59e:	20fe      	movs	r0, #254	@ 0xfe
 800c5a0:	0580      	lsls	r0, r0, #22
 800c5a2:	e50d      	b.n	800bfc0 <__ieee754_powf+0x2c>
 800c5a4:	001cc471 	.word	0x001cc471
 800c5a8:	005db3d6 	.word	0x005db3d6
 800c5ac:	ff800000 	.word	0xff800000
 800c5b0:	0800cdf4 	.word	0x0800cdf4
 800c5b4:	3e53f142 	.word	0x3e53f142
 800c5b8:	3e6c3255 	.word	0x3e6c3255
 800c5bc:	3e8ba305 	.word	0x3e8ba305
 800c5c0:	3eaaaaab 	.word	0x3eaaaaab
 800c5c4:	3edb6db7 	.word	0x3edb6db7
 800c5c8:	3f19999a 	.word	0x3f19999a
 800c5cc:	40400000 	.word	0x40400000
 800c5d0:	3f763800 	.word	0x3f763800
 800c5d4:	3f76384f 	.word	0x3f76384f
 800c5d8:	369dc3a0 	.word	0x369dc3a0
 800c5dc:	0800cde4 	.word	0x0800cde4
 800c5e0:	0800cdec 	.word	0x0800cdec
 800c5e4:	bf800000 	.word	0xbf800000
 800c5e8:	3338aa3c 	.word	0x3338aa3c
 800c5ec:	43160000 	.word	0x43160000
 800c5f0:	3f317200 	.word	0x3f317200
 800c5f4:	3f317218 	.word	0x3f317218
 800c5f8:	35bfbe8c 	.word	0x35bfbe8c
 800c5fc:	3331bb4c 	.word	0x3331bb4c
 800c600:	35ddea0e 	.word	0x35ddea0e
 800c604:	388ab355 	.word	0x388ab355
 800c608:	3b360b61 	.word	0x3b360b61
 800c60c:	3e2aaaab 	.word	0x3e2aaaab
 800c610:	429e      	cmp	r6, r3
 800c612:	d100      	bne.n	800c616 <__ieee754_powf+0x682>
 800c614:	e512      	b.n	800c03c <__ieee754_powf+0xa8>
 800c616:	2302      	movs	r3, #2
 800c618:	9302      	str	r3, [sp, #8]
 800c61a:	1c20      	adds	r0, r4, #0
 800c61c:	9503      	str	r5, [sp, #12]
 800c61e:	f000 f821 	bl	800c664 <fabsf>
 800c622:	22fe      	movs	r2, #254	@ 0xfe
 800c624:	00a3      	lsls	r3, r4, #2
 800c626:	089b      	lsrs	r3, r3, #2
 800c628:	0592      	lsls	r2, r2, #22
 800c62a:	4293      	cmp	r3, r2
 800c62c:	d002      	beq.n	800c634 <__ieee754_powf+0x6a0>
 800c62e:	2d00      	cmp	r5, #0
 800c630:	d000      	beq.n	800c634 <__ieee754_powf+0x6a0>
 800c632:	e534      	b.n	800c09e <__ieee754_powf+0x10a>
 800c634:	2f00      	cmp	r7, #0
 800c636:	da04      	bge.n	800c642 <__ieee754_powf+0x6ae>
 800c638:	1c01      	adds	r1, r0, #0
 800c63a:	20fe      	movs	r0, #254	@ 0xfe
 800c63c:	0580      	lsls	r0, r0, #22
 800c63e:	f7f4 fa4b 	bl	8000ad8 <__aeabi_fdiv>
 800c642:	9b04      	ldr	r3, [sp, #16]
 800c644:	2b00      	cmp	r3, #0
 800c646:	db00      	blt.n	800c64a <__ieee754_powf+0x6b6>
 800c648:	e4ba      	b.n	800bfc0 <__ieee754_powf+0x2c>
 800c64a:	4b05      	ldr	r3, [pc, #20]	@ (800c660 <__ieee754_powf+0x6cc>)
 800c64c:	18ed      	adds	r5, r5, r3
 800c64e:	9b02      	ldr	r3, [sp, #8]
 800c650:	431d      	orrs	r5, r3
 800c652:	d000      	beq.n	800c656 <__ieee754_powf+0x6c2>
 800c654:	e51b      	b.n	800c08e <__ieee754_powf+0xfa>
 800c656:	1c01      	adds	r1, r0, #0
 800c658:	f7f4 fd66 	bl	8001128 <__aeabi_fsub>
 800c65c:	1c01      	adds	r1, r0, #0
 800c65e:	e4e6      	b.n	800c02e <__ieee754_powf+0x9a>
 800c660:	c0800000 	.word	0xc0800000

0800c664 <fabsf>:
 800c664:	0040      	lsls	r0, r0, #1
 800c666:	0840      	lsrs	r0, r0, #1
 800c668:	4770      	bx	lr
	...

0800c66c <scalbnf>:
 800c66c:	0043      	lsls	r3, r0, #1
 800c66e:	b570      	push	{r4, r5, r6, lr}
 800c670:	0002      	movs	r2, r0
 800c672:	000c      	movs	r4, r1
 800c674:	085d      	lsrs	r5, r3, #1
 800c676:	2b00      	cmp	r3, #0
 800c678:	d006      	beq.n	800c688 <scalbnf+0x1c>
 800c67a:	21ff      	movs	r1, #255	@ 0xff
 800c67c:	05c9      	lsls	r1, r1, #23
 800c67e:	428d      	cmp	r5, r1
 800c680:	d303      	bcc.n	800c68a <scalbnf+0x1e>
 800c682:	1c01      	adds	r1, r0, #0
 800c684:	f7f4 f836 	bl	80006f4 <__aeabi_fadd>
 800c688:	bd70      	pop	{r4, r5, r6, pc}
 800c68a:	4208      	tst	r0, r1
 800c68c:	d118      	bne.n	800c6c0 <scalbnf+0x54>
 800c68e:	2198      	movs	r1, #152	@ 0x98
 800c690:	05c9      	lsls	r1, r1, #23
 800c692:	f7f4 fbef 	bl	8000e74 <__aeabi_fmul>
 800c696:	4b19      	ldr	r3, [pc, #100]	@ (800c6fc <scalbnf+0x90>)
 800c698:	429c      	cmp	r4, r3
 800c69a:	db0d      	blt.n	800c6b8 <scalbnf+0x4c>
 800c69c:	0002      	movs	r2, r0
 800c69e:	15c3      	asrs	r3, r0, #23
 800c6a0:	b2db      	uxtb	r3, r3
 800c6a2:	3b19      	subs	r3, #25
 800c6a4:	4916      	ldr	r1, [pc, #88]	@ (800c700 <scalbnf+0x94>)
 800c6a6:	428c      	cmp	r4, r1
 800c6a8:	dd0c      	ble.n	800c6c4 <scalbnf+0x58>
 800c6aa:	4b16      	ldr	r3, [pc, #88]	@ (800c704 <scalbnf+0x98>)
 800c6ac:	2800      	cmp	r0, #0
 800c6ae:	da00      	bge.n	800c6b2 <scalbnf+0x46>
 800c6b0:	4b15      	ldr	r3, [pc, #84]	@ (800c708 <scalbnf+0x9c>)
 800c6b2:	4914      	ldr	r1, [pc, #80]	@ (800c704 <scalbnf+0x98>)
 800c6b4:	1c18      	adds	r0, r3, #0
 800c6b6:	e000      	b.n	800c6ba <scalbnf+0x4e>
 800c6b8:	4914      	ldr	r1, [pc, #80]	@ (800c70c <scalbnf+0xa0>)
 800c6ba:	f7f4 fbdb 	bl	8000e74 <__aeabi_fmul>
 800c6be:	e7e3      	b.n	800c688 <scalbnf+0x1c>
 800c6c0:	0e1b      	lsrs	r3, r3, #24
 800c6c2:	e7ef      	b.n	800c6a4 <scalbnf+0x38>
 800c6c4:	1919      	adds	r1, r3, r4
 800c6c6:	29fe      	cmp	r1, #254	@ 0xfe
 800c6c8:	dcef      	bgt.n	800c6aa <scalbnf+0x3e>
 800c6ca:	2900      	cmp	r1, #0
 800c6cc:	dd04      	ble.n	800c6d8 <scalbnf+0x6c>
 800c6ce:	4810      	ldr	r0, [pc, #64]	@ (800c710 <scalbnf+0xa4>)
 800c6d0:	05c9      	lsls	r1, r1, #23
 800c6d2:	4010      	ands	r0, r2
 800c6d4:	4308      	orrs	r0, r1
 800c6d6:	e7d7      	b.n	800c688 <scalbnf+0x1c>
 800c6d8:	000b      	movs	r3, r1
 800c6da:	3316      	adds	r3, #22
 800c6dc:	da05      	bge.n	800c6ea <scalbnf+0x7e>
 800c6de:	4b0b      	ldr	r3, [pc, #44]	@ (800c70c <scalbnf+0xa0>)
 800c6e0:	2800      	cmp	r0, #0
 800c6e2:	da00      	bge.n	800c6e6 <scalbnf+0x7a>
 800c6e4:	4b0b      	ldr	r3, [pc, #44]	@ (800c714 <scalbnf+0xa8>)
 800c6e6:	4909      	ldr	r1, [pc, #36]	@ (800c70c <scalbnf+0xa0>)
 800c6e8:	e7e4      	b.n	800c6b4 <scalbnf+0x48>
 800c6ea:	3119      	adds	r1, #25
 800c6ec:	05c8      	lsls	r0, r1, #23
 800c6ee:	21cc      	movs	r1, #204	@ 0xcc
 800c6f0:	4b07      	ldr	r3, [pc, #28]	@ (800c710 <scalbnf+0xa4>)
 800c6f2:	0589      	lsls	r1, r1, #22
 800c6f4:	401a      	ands	r2, r3
 800c6f6:	4310      	orrs	r0, r2
 800c6f8:	e7df      	b.n	800c6ba <scalbnf+0x4e>
 800c6fa:	46c0      	nop			@ (mov r8, r8)
 800c6fc:	ffff3cb0 	.word	0xffff3cb0
 800c700:	0000c350 	.word	0x0000c350
 800c704:	7149f2ca 	.word	0x7149f2ca
 800c708:	f149f2ca 	.word	0xf149f2ca
 800c70c:	0da24260 	.word	0x0da24260
 800c710:	807fffff 	.word	0x807fffff
 800c714:	8da24260 	.word	0x8da24260

0800c718 <with_errnof>:
 800c718:	b570      	push	{r4, r5, r6, lr}
 800c71a:	000d      	movs	r5, r1
 800c71c:	1c04      	adds	r4, r0, #0
 800c71e:	f7fd f977 	bl	8009a10 <__errno>
 800c722:	6005      	str	r5, [r0, #0]
 800c724:	1c20      	adds	r0, r4, #0
 800c726:	bd70      	pop	{r4, r5, r6, pc}

0800c728 <xflowf>:
 800c728:	b510      	push	{r4, lr}
 800c72a:	1c0b      	adds	r3, r1, #0
 800c72c:	2800      	cmp	r0, #0
 800c72e:	d002      	beq.n	800c736 <xflowf+0xe>
 800c730:	2380      	movs	r3, #128	@ 0x80
 800c732:	061b      	lsls	r3, r3, #24
 800c734:	18cb      	adds	r3, r1, r3
 800c736:	1c18      	adds	r0, r3, #0
 800c738:	f7f4 fb9c 	bl	8000e74 <__aeabi_fmul>
 800c73c:	2122      	movs	r1, #34	@ 0x22
 800c73e:	f7ff ffeb 	bl	800c718 <with_errnof>
 800c742:	bd10      	pop	{r4, pc}

0800c744 <__math_uflowf>:
 800c744:	2180      	movs	r1, #128	@ 0x80
 800c746:	b510      	push	{r4, lr}
 800c748:	0549      	lsls	r1, r1, #21
 800c74a:	f7ff ffed 	bl	800c728 <xflowf>
 800c74e:	bd10      	pop	{r4, pc}

0800c750 <__math_oflowf>:
 800c750:	21e0      	movs	r1, #224	@ 0xe0
 800c752:	b510      	push	{r4, lr}
 800c754:	05c9      	lsls	r1, r1, #23
 800c756:	f7ff ffe7 	bl	800c728 <xflowf>
 800c75a:	bd10      	pop	{r4, pc}

0800c75c <__ieee754_sqrtf>:
 800c75c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c75e:	21ff      	movs	r1, #255	@ 0xff
 800c760:	0042      	lsls	r2, r0, #1
 800c762:	0003      	movs	r3, r0
 800c764:	1c04      	adds	r4, r0, #0
 800c766:	0852      	lsrs	r2, r2, #1
 800c768:	05c9      	lsls	r1, r1, #23
 800c76a:	428a      	cmp	r2, r1
 800c76c:	d309      	bcc.n	800c782 <__ieee754_sqrtf+0x26>
 800c76e:	1c01      	adds	r1, r0, #0
 800c770:	f7f4 fb80 	bl	8000e74 <__aeabi_fmul>
 800c774:	1c01      	adds	r1, r0, #0
 800c776:	1c20      	adds	r0, r4, #0
 800c778:	f7f3 ffbc 	bl	80006f4 <__aeabi_fadd>
 800c77c:	1c04      	adds	r4, r0, #0
 800c77e:	1c20      	adds	r0, r4, #0
 800c780:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c782:	2a00      	cmp	r2, #0
 800c784:	d0fb      	beq.n	800c77e <__ieee754_sqrtf+0x22>
 800c786:	2800      	cmp	r0, #0
 800c788:	da06      	bge.n	800c798 <__ieee754_sqrtf+0x3c>
 800c78a:	1c01      	adds	r1, r0, #0
 800c78c:	f7f4 fccc 	bl	8001128 <__aeabi_fsub>
 800c790:	1c01      	adds	r1, r0, #0
 800c792:	f7f4 f9a1 	bl	8000ad8 <__aeabi_fdiv>
 800c796:	e7f1      	b.n	800c77c <__ieee754_sqrtf+0x20>
 800c798:	0002      	movs	r2, r0
 800c79a:	400a      	ands	r2, r1
 800c79c:	4208      	tst	r0, r1
 800c79e:	d040      	beq.n	800c822 <__ieee754_sqrtf+0xc6>
 800c7a0:	15c1      	asrs	r1, r0, #23
 800c7a2:	2280      	movs	r2, #128	@ 0x80
 800c7a4:	000f      	movs	r7, r1
 800c7a6:	025b      	lsls	r3, r3, #9
 800c7a8:	0a5b      	lsrs	r3, r3, #9
 800c7aa:	0412      	lsls	r2, r2, #16
 800c7ac:	3f7f      	subs	r7, #127	@ 0x7f
 800c7ae:	4313      	orrs	r3, r2
 800c7b0:	07c9      	lsls	r1, r1, #31
 800c7b2:	d400      	bmi.n	800c7b6 <__ieee754_sqrtf+0x5a>
 800c7b4:	005b      	lsls	r3, r3, #1
 800c7b6:	2400      	movs	r4, #0
 800c7b8:	2180      	movs	r1, #128	@ 0x80
 800c7ba:	2019      	movs	r0, #25
 800c7bc:	0026      	movs	r6, r4
 800c7be:	107f      	asrs	r7, r7, #1
 800c7c0:	005b      	lsls	r3, r3, #1
 800c7c2:	0449      	lsls	r1, r1, #17
 800c7c4:	1875      	adds	r5, r6, r1
 800c7c6:	001a      	movs	r2, r3
 800c7c8:	429d      	cmp	r5, r3
 800c7ca:	dc02      	bgt.n	800c7d2 <__ieee754_sqrtf+0x76>
 800c7cc:	186e      	adds	r6, r5, r1
 800c7ce:	1b5a      	subs	r2, r3, r5
 800c7d0:	1864      	adds	r4, r4, r1
 800c7d2:	3801      	subs	r0, #1
 800c7d4:	0053      	lsls	r3, r2, #1
 800c7d6:	0849      	lsrs	r1, r1, #1
 800c7d8:	2800      	cmp	r0, #0
 800c7da:	d1f3      	bne.n	800c7c4 <__ieee754_sqrtf+0x68>
 800c7dc:	2a00      	cmp	r2, #0
 800c7de:	d019      	beq.n	800c814 <__ieee754_sqrtf+0xb8>
 800c7e0:	4d16      	ldr	r5, [pc, #88]	@ (800c83c <__ieee754_sqrtf+0xe0>)
 800c7e2:	4e17      	ldr	r6, [pc, #92]	@ (800c840 <__ieee754_sqrtf+0xe4>)
 800c7e4:	6828      	ldr	r0, [r5, #0]
 800c7e6:	6831      	ldr	r1, [r6, #0]
 800c7e8:	682b      	ldr	r3, [r5, #0]
 800c7ea:	9301      	str	r3, [sp, #4]
 800c7ec:	f7f4 fc9c 	bl	8001128 <__aeabi_fsub>
 800c7f0:	1c01      	adds	r1, r0, #0
 800c7f2:	9801      	ldr	r0, [sp, #4]
 800c7f4:	f7f3 fe74 	bl	80004e0 <__aeabi_fcmple>
 800c7f8:	2800      	cmp	r0, #0
 800c7fa:	d00b      	beq.n	800c814 <__ieee754_sqrtf+0xb8>
 800c7fc:	6828      	ldr	r0, [r5, #0]
 800c7fe:	6831      	ldr	r1, [r6, #0]
 800c800:	f7f3 ff78 	bl	80006f4 <__aeabi_fadd>
 800c804:	682d      	ldr	r5, [r5, #0]
 800c806:	1c01      	adds	r1, r0, #0
 800c808:	1c28      	adds	r0, r5, #0
 800c80a:	f7f3 fe5f 	bl	80004cc <__aeabi_fcmplt>
 800c80e:	2800      	cmp	r0, #0
 800c810:	d010      	beq.n	800c834 <__ieee754_sqrtf+0xd8>
 800c812:	3402      	adds	r4, #2
 800c814:	23fc      	movs	r3, #252	@ 0xfc
 800c816:	1064      	asrs	r4, r4, #1
 800c818:	059b      	lsls	r3, r3, #22
 800c81a:	18e3      	adds	r3, r4, r3
 800c81c:	05fc      	lsls	r4, r7, #23
 800c81e:	18e4      	adds	r4, r4, r3
 800c820:	e7ad      	b.n	800c77e <__ieee754_sqrtf+0x22>
 800c822:	2080      	movs	r0, #128	@ 0x80
 800c824:	0400      	lsls	r0, r0, #16
 800c826:	005b      	lsls	r3, r3, #1
 800c828:	0011      	movs	r1, r2
 800c82a:	3201      	adds	r2, #1
 800c82c:	4203      	tst	r3, r0
 800c82e:	d0fa      	beq.n	800c826 <__ieee754_sqrtf+0xca>
 800c830:	4249      	negs	r1, r1
 800c832:	e7b6      	b.n	800c7a2 <__ieee754_sqrtf+0x46>
 800c834:	2301      	movs	r3, #1
 800c836:	3401      	adds	r4, #1
 800c838:	439c      	bics	r4, r3
 800c83a:	e7eb      	b.n	800c814 <__ieee754_sqrtf+0xb8>
 800c83c:	0800ce00 	.word	0x0800ce00
 800c840:	0800cdfc 	.word	0x0800cdfc

0800c844 <_init>:
 800c844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c846:	46c0      	nop			@ (mov r8, r8)
 800c848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c84a:	bc08      	pop	{r3}
 800c84c:	469e      	mov	lr, r3
 800c84e:	4770      	bx	lr

0800c850 <_fini>:
 800c850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c852:	46c0      	nop			@ (mov r8, r8)
 800c854:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c856:	bc08      	pop	{r3}
 800c858:	469e      	mov	lr, r3
 800c85a:	4770      	bx	lr
