module responseCounter(doneCtr, doneAux, resp, dado, inEn, cntEn, done, clk, rst, out);

	input clk, rst, doneCtr,doneAux, inEn;
	input [7:0] resp, dado;
	output reg [7:0] out;
	output reg done, cntEn;
	reg count;
	parameter r0 = 0; r1 = 1;
	
	reg state
	always @(posedge clk, negedge rst) begin
		if(!rst) state <= r0;
		else state <= next;
	end
	
	always@(doneCtr, doneAux, resp, dado) begin
		case(state)
			r0:begin
				if(doneAux) begin
					out = resp;
				end
			
			end
		endcase
	end
	
endmodule