#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May  1 12:39:46 2020
# Process ID: 8680
# Current directory: C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/design_3_sobel_0_0_synth_1
# Command line: vivado.exe -log design_3_sobel_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_sobel_0_0.tcl
# Log file: C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/design_3_sobel_0_0_synth_1/design_3_sobel_0_0.vds
# Journal file: C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/design_3_sobel_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_3_sobel_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dennis/Vivado/HDMI_3/HDMI.ipdefs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dennis/VivadoHLS/Sobel/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dennis/VivadoHLS/OpenCV1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dennis/VivadoHLS/OpenCV_2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_3_sobel_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26440 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 952.781 ; gain = 234.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_3_sobel_0_0' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_sobel_0_0/synth/design_3_sobel_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'sobel' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/sobel.v:12]
INFO: [Synth 8-6157] synthesizing module 'Block_proc' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Block_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Block_proc.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Block_proc' (1#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Block_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/AXIvideo2Mat.v:118]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (2#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (3#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (4#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (4#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (4#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (4#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized1' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized1' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized1' (4#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized1' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized1' (4#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized1' (4#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (5#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/CvtColor.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/CvtColor.v:102]
INFO: [Synth 8-6157] synthesizing module 'sobel_mul_mul_22nbkb' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/sobel_mul_mul_22nbkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_mul_mul_22nbkb_DSP48_0' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/sobel_mul_mul_22nbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sobel_mul_mul_22nbkb_DSP48_0' (6#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/sobel_mul_mul_22nbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sobel_mul_mul_22nbkb' (7#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/sobel_mul_mul_22nbkb.v:13]
INFO: [Synth 8-6157] synthesizing module 'sobel_mac_muladd_cud' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/sobel_mac_muladd_cud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_mac_muladd_cud_DSP48_1' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/sobel_mac_muladd_cud.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_mac_muladd_cud_DSP48_1' (8#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/sobel_mac_muladd_cud.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_mac_muladd_cud' (9#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/sobel_mac_muladd_cud.v:30]
INFO: [Synth 8-6157] synthesizing module 'sobel_mac_muladd_dEe' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/sobel_mac_muladd_dEe.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_mac_muladd_dEe_DSP48_2' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/sobel_mac_muladd_dEe.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_mac_muladd_dEe_DSP48_2' (10#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/sobel_mac_muladd_dEe.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_mac_muladd_dEe' (11#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/sobel_mac_muladd_dEe.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/CvtColor.v:691]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor' (12#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/CvtColor.v:10]
INFO: [Synth 8-6157] synthesizing module 'Sobel_1' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Sobel_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Sobel_1.v:86]
INFO: [Synth 8-6157] synthesizing module 'Filter2D' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state8 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:78]
INFO: [Synth 8-6157] synthesizing module 'Filter2D_k_buf_0_eOg' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D_k_buf_0_eOg.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Filter2D_k_buf_0_eOg_ram' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D_k_buf_0_eOg.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D_k_buf_0_eOg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_k_buf_0_eOg_ram' (13#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D_k_buf_0_eOg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_k_buf_0_eOg' (14#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D_k_buf_0_eOg.v:46]
INFO: [Synth 8-6157] synthesizing module 'sobel_mux_32_8_1_1' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/sobel_mux_32_8_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_mux_32_8_1_1' (15#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/sobel_mux_32_8_1_1.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2017]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2019]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2021]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2023]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2027]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2029]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2031]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2033]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2135]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2137]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2141]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2143]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2145]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2147]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2151]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2153]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2155]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2157]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2159]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2161]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2163]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2209]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2211]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2213]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2217]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2219]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2221]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2223]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:2225]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D' (16#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Sobel_1' (17#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Sobel_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor_1' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/CvtColor_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/CvtColor_1.v:88]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor_1' (18#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/CvtColor_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Mat2AXIvideo.v:77]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (19#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/fifo_w11_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A_shiftReg' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/fifo_w11_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A_shiftReg' (20#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/fifo_w11_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A' (21#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/fifo_w11_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d2_A' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/fifo_w12_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d2_A_shiftReg' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/fifo_w12_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d2_A_shiftReg' (22#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/fifo_w12_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d2_A' (23#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/fifo_w12_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/fifo_w8_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/fifo_w8_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (24#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (25#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/fifo_w8_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColoncg' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/start_for_CvtColoncg.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColoncg_shiftReg' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/start_for_CvtColoncg.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColoncg_shiftReg' (26#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/start_for_CvtColoncg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColoncg' (27#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/start_for_CvtColoncg.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Sobel_1ocq' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/start_for_Sobel_1ocq.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Sobel_1ocq_shiftReg' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/start_for_Sobel_1ocq.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Sobel_1ocq_shiftReg' (28#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/start_for_Sobel_1ocq.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Sobel_1ocq' (29#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/start_for_Sobel_1ocq.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColopcA' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/start_for_CvtColopcA.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColopcA_shiftReg' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/start_for_CvtColopcA.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColopcA_shiftReg' (30#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/start_for_CvtColopcA.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColopcA' (31#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/start_for_CvtColopcA.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIqcK' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/start_for_Mat2AXIqcK.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIqcK_shiftReg' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/start_for_Mat2AXIqcK.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIqcK_shiftReg' (32#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/start_for_Mat2AXIqcK.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIqcK' (33#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/start_for_Mat2AXIqcK.v:42]
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/sobel.v:719]
WARNING: [Synth 8-6014] Unused sequential element Block_proc_U0_ap_ready_count_reg was removed.  [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/sobel.v:727]
INFO: [Synth 8-6155] done synthesizing module 'sobel' (34#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/sobel.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_3_sobel_0_0' (35#1) [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_sobel_0_0/synth/design_3_sobel_0_0.v:57]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[7]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[6]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[5]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[4]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[3]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[2]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[1]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[0]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[7]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[6]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[5]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[4]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[3]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[2]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[1]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[0]
WARNING: [Synth 8-3331] design Filter2D_k_buf_0_eOg has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1034.422 ; gain = 316.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1035.926 ; gain = 317.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1035.926 ; gain = 317.648
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1035.926 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_sobel_0_0/constraints/sobel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_sobel_0_0/constraints/sobel_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/design_3_sobel_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/design_3_sobel_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1167.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1170.434 ; gain = 2.453
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1170.434 ; gain = 452.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1170.434 ; gain = 452.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/design_3_sobel_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1170.434 ; gain = 452.156
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_2543_reg[10:0]' into 'k_buf_0_val_3_addr_reg_2537_reg[10:0]' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:1076]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_2549_reg[10:0]' into 'k_buf_0_val_3_addr_reg_2537_reg[10:0]' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:1077]
INFO: [Synth 8-4471] merging register 'k_buf_1_val_3_addr_reg_2559_reg[10:0]' into 'k_buf_0_val_3_addr_reg_2537_reg[10:0]' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:1078]
INFO: [Synth 8-4471] merging register 'k_buf_1_val_4_addr_reg_2565_reg[10:0]' into 'k_buf_0_val_3_addr_reg_2537_reg[10:0]' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:1079]
INFO: [Synth 8-4471] merging register 'k_buf_1_val_5_addr_reg_2571_reg[10:0]' into 'k_buf_0_val_3_addr_reg_2537_reg[10:0]' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:1080]
INFO: [Synth 8-4471] merging register 'k_buf_2_val_3_addr_reg_2577_reg[10:0]' into 'k_buf_0_val_3_addr_reg_2537_reg[10:0]' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:1081]
INFO: [Synth 8-4471] merging register 'k_buf_2_val_4_addr_reg_2583_reg[10:0]' into 'k_buf_0_val_3_addr_reg_2537_reg[10:0]' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:1082]
INFO: [Synth 8-4471] merging register 'k_buf_2_val_5_addr_reg_2589_reg[10:0]' into 'k_buf_0_val_3_addr_reg_2537_reg[10:0]' [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:1083]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1170.434 ; gain = 452.156
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_id_V_U' (regslice_both__parameterized1) to 'inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_dest_V_U'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 9     
	   4 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 7     
	   3 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 6     
	   4 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 25    
+---XORs : 
	   2 Input      2 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	               32 Bit    Registers := 4     
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               25 Bit    Registers := 4     
	               24 Bit    Registers := 5     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 100   
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 53    
	                1 Bit    Registers := 116   
+---RAMs : 
	              10K Bit         RAMs := 9     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 79    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 29    
	   4 Input      2 Bit        Muxes := 13    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 186   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Block_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ibuf 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 7     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
Module CvtColor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Filter2D_k_buf_0_eOg_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module sobel_mux_32_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Filter2D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
	   4 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 6     
	   4 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input      2 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 57    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 30    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module Sobel_1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module CvtColor_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w11_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module fifo_w11_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w12_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_w12_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_CvtColoncg_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_CvtColoncg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Sobel_1ocq_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Sobel_1ocq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_CvtColopcA_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_CvtColopcA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Mat2AXIqcK_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Mat2AXIqcK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sobel 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP mul_ln703_reg_344_reg, operation Mode is: ((A:0x1322d0)*B2)'.
DSP Report: register tmp_51_reg_329_reg is absorbed into DSP mul_ln703_reg_344_reg.
DSP Report: register mul_ln703_reg_344_reg is absorbed into DSP mul_ln703_reg_344_reg.
DSP Report: operator sobel_mul_mul_22nbkb_U18/sobel_mul_mul_22nbkb_DSP48_0_U/p is absorbed into DSP mul_ln703_reg_344_reg.
DSP Report: Generating DSP sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p, operation Mode is: PCIN+(A:0x74bc6)*B''.
DSP Report: register sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p is absorbed into DSP sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p.
DSP Report: register sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p is absorbed into DSP sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p.
DSP Report: operator sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p is absorbed into DSP sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p.
DSP Report: operator sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/m is absorbed into DSP sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p.
DSP Report: Generating DSP sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p, operation Mode is: C+(A:0x259168)*B''.
DSP Report: register sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p is absorbed into DSP sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p.
DSP Report: register sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p is absorbed into DSP sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p.
DSP Report: operator sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p is absorbed into DSP sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p.
DSP Report: operator sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/m is absorbed into DSP sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p.
WARNING: [Synth 8-3936] Found unconnected internal register 'src_kernel_win_2_va_10_reg_2644_pp0_iter2_reg_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:1114]
WARNING: [Synth 8-3936] Found unconnected internal register 'src_kernel_win_1_va_7_reg_2623_pp0_iter2_reg_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:1113]
WARNING: [Synth 8-3936] Found unconnected internal register 'src_kernel_win_0_va_7_reg_2602_pp0_iter2_reg_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ipshared/c547/hdl/verilog/Filter2D.v:1112]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[7]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[6]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[5]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[4]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[3]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[2]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[1]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_1_V_dout[0]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[7]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[6]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[5]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[4]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[3]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[2]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[1]
WARNING: [Synth 8-3331] design CvtColor_1 has unconnected port p_src_data_stream_2_V_dout[0]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Sobel_1_U0/grp_Filter2D_fu_26/k_buf_1_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Sobel_1_U0/grp_Filter2D_fu_26/k_buf_1_val_4_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Sobel_1_U0/grp_Filter2D_fu_26/k_buf_1_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Sobel_1_U0/grp_Filter2D_fu_26/k_buf_2_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Sobel_1_U0/grp_Filter2D_fu_26/k_buf_2_val_4_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Sobel_1_U0/grp_Filter2D_fu_26/k_buf_2_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg to conserve power
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_3_addr_reg_2537_reg[0]' (FDE) to 'inst/Sobel_1_U0/grp_Filter2D_fu_26/trunc_ln458_reg_2519_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_3_addr_reg_2537_reg[1]' (FDE) to 'inst/Sobel_1_U0/grp_Filter2D_fu_26/trunc_ln458_reg_2519_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_26/xor_ln493_3_reg_2481_reg[0]' (FDE) to 'inst/Sobel_1_U0/grp_Filter2D_fu_26/xor_ln493_1_reg_2467_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][9]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][9]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][10]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][11]' (FDE) to 'inst/img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Sobel_1_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CvtColor_1_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CvtColor_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][8]' (FDE) to 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][9]' (FDE) to 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3886] merging instance 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][10]' (FDE) to 'inst/img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[11]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[12]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[13]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[14]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[15]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[16]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[17]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[18]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[19]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[20]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[21]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[22]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[23]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[24]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[25]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[26]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[27]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[28]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[29]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[30]' (FDE) to 'inst/AXIvideo2Mat_U0/cols_V_reg_398_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_id_V_U/ibuf_inst/ireg_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_strb_V_U/ibuf_inst/ireg_reg[0]' (FDRE) to 'inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_strb_V_U/ibuf_inst/ireg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_strb_V_U/ibuf_inst/ireg_reg[1]' (FDRE) to 'inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_strb_V_U/ibuf_inst/ireg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_strb_V_U/ibuf_inst/ireg_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_keep_V_U/ibuf_inst/ireg_reg[0]' (FDRE) to 'inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_keep_V_U/ibuf_inst/ireg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_keep_V_U/ibuf_inst/ireg_reg[1]' (FDRE) to 'inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_keep_V_U/ibuf_inst/ireg_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[10]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[11]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[12]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[13]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[14]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[15]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[16]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[17]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[18]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[19]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[20]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[21]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[22]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[23]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[24]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[25]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[26]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[27]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[28]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[29]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[30]' (FDE) to 'inst/AXIvideo2Mat_U0/rows_V_reg_393_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Mat2AXIvideo_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'inst/img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img0_cols_V_c_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img0_rows_V_c_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img0_rows_V_c10_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img0_rows_V_c10_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\AXIvideo2Mat_U0/rows_V_reg_393_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2Mat_U0/rows_V_reg_393_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img0_cols_V_c11_U/U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\img0_rows_V_c10_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img0_rows_V_c10_U/U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CvtColor_U0/p_src_rows_V_read_reg_306_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CvtColor_U0/p_src_rows_V_read_reg_306_reg[10] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1170.434 ; gain = 452.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CvtColor    | ((A:0x1322d0)*B2)'   | 21     | 8      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|CvtColor    | PCIN+(A:0x74bc6)*B'' | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|CvtColor    | C+(A:0x259168)*B''   | 23     | 9      | 30     | -      | 30     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1180.223 ; gain = 461.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1183.824 ; gain = 465.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1211.227 ; gain = 492.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1216.574 ; gain = 498.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1216.574 ; gain = 498.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1216.574 ; gain = 498.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1216.574 ; gain = 498.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1216.574 ; gain = 498.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1216.574 ; gain = 498.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    41|
|2     |DSP48E1_1 |     1|
|3     |DSP48E1_2 |     1|
|4     |DSP48E1_3 |     1|
|5     |LUT1      |    33|
|6     |LUT2      |    98|
|7     |LUT3      |   210|
|8     |LUT4      |   161|
|9     |LUT5      |   110|
|10    |LUT6      |   292|
|11    |RAMB18E1  |     3|
|12    |FDRE      |   862|
|13    |FDSE      |    54|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------------------------+---------------------------------+------+
|      |Instance                                      |Module                           |Cells |
+------+----------------------------------------------+---------------------------------+------+
|1     |top                                           |                                 |  1867|
|2     |  inst                                        |sobel                            |  1867|
|3     |    AXIvideo2Mat_U0                           |AXIvideo2Mat                     |   565|
|4     |      regslice_both_AXI_video_strm_V_data_V_U |regslice_both_25                 |   161|
|5     |        ibuf_inst                             |ibuf_32                          |    51|
|6     |        obuf_inst                             |obuf_33                          |   110|
|7     |      regslice_both_AXI_video_strm_V_last_V_U |regslice_both__parameterized1_26 |    17|
|8     |        ibuf_inst                             |ibuf__parameterized1_30          |     5|
|9     |        obuf_inst                             |obuf__parameterized1_31          |    12|
|10    |      regslice_both_AXI_video_strm_V_user_V_U |regslice_both__parameterized1_27 |    11|
|11    |        ibuf_inst                             |ibuf__parameterized1_28          |     5|
|12    |        obuf_inst                             |obuf__parameterized1_29          |     6|
|13    |    CvtColor_1_U0                             |CvtColor_1                       |    82|
|14    |    CvtColor_U0                               |CvtColor                         |   140|
|15    |      sobel_mac_muladd_cud_U19                |sobel_mac_muladd_cud             |     6|
|16    |        sobel_mac_muladd_cud_DSP48_1_U        |sobel_mac_muladd_cud_DSP48_1     |     6|
|17    |      sobel_mac_muladd_dEe_U20                |sobel_mac_muladd_dEe             |     1|
|18    |        sobel_mac_muladd_dEe_DSP48_2_U        |sobel_mac_muladd_dEe_DSP48_2     |     1|
|19    |    Mat2AXIvideo_U0                           |Mat2AXIvideo                     |   200|
|20    |      regslice_both_AXI_video_strm_V_data_V_U |regslice_both                    |   100|
|21    |        ibuf_inst                             |ibuf                             |    63|
|22    |        obuf_inst                             |obuf                             |    27|
|23    |      regslice_both_AXI_video_strm_V_keep_V_U |regslice_both__parameterized0    |     8|
|24    |        ibuf_inst                             |ibuf__parameterized0             |     4|
|25    |        obuf_inst                             |obuf__parameterized0             |     4|
|26    |      regslice_both_AXI_video_strm_V_last_V_U |regslice_both__parameterized1    |     9|
|27    |        ibuf_inst                             |ibuf__parameterized1_23          |     4|
|28    |        obuf_inst                             |obuf__parameterized1_24          |     5|
|29    |      regslice_both_AXI_video_strm_V_user_V_U |regslice_both__parameterized1_22 |     9|
|30    |        ibuf_inst                             |ibuf__parameterized1             |     4|
|31    |        obuf_inst                             |obuf__parameterized1             |     5|
|32    |    Sobel_1_U0                                |Sobel_1                          |   520|
|33    |      grp_Filter2D_fu_26                      |Filter2D                         |   515|
|34    |        k_buf_0_val_3_U                       |Filter2D_k_buf_0_eOg             |    17|
|35    |          Filter2D_k_buf_0_eOg_ram_U          |Filter2D_k_buf_0_eOg_ram_21      |    17|
|36    |        k_buf_0_val_4_U                       |Filter2D_k_buf_0_eOg_18          |    40|
|37    |          Filter2D_k_buf_0_eOg_ram_U          |Filter2D_k_buf_0_eOg_ram_20      |    40|
|38    |        k_buf_0_val_5_U                       |Filter2D_k_buf_0_eOg_19          |    46|
|39    |          Filter2D_k_buf_0_eOg_ram_U          |Filter2D_k_buf_0_eOg_ram         |    46|
|40    |    img0_cols_V_c11_U                         |fifo_w12_d2_A                    |     8|
|41    |    img0_cols_V_c_U                           |fifo_w12_d2_A_0                  |    10|
|42    |    img0_data_stream_0_s_U                    |fifo_w8_d2_A                     |    31|
|43    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_17         |    24|
|44    |    img0_data_stream_1_s_U                    |fifo_w8_d2_A_1                   |    31|
|45    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_16         |    24|
|46    |    img0_data_stream_2_s_U                    |fifo_w8_d2_A_2                   |    31|
|47    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_15         |    24|
|48    |    img0_rows_V_c10_U                         |fifo_w11_d2_A                    |     8|
|49    |    img0_rows_V_c_U                           |fifo_w11_d2_A_3                  |     9|
|50    |    img1_data_stream_0_s_U                    |fifo_w8_d2_A_4                   |    48|
|51    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_14         |    40|
|52    |    img1_data_stream_1_s_U                    |fifo_w8_d2_A_5                   |     8|
|53    |    img1_data_stream_2_s_U                    |fifo_w8_d2_A_6                   |     8|
|54    |    img2_data_stream_0_s_U                    |fifo_w8_d2_A_7                   |    33|
|55    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_13         |    24|
|56    |    img2_data_stream_1_s_U                    |fifo_w8_d2_A_8                   |     8|
|57    |    img2_data_stream_2_s_U                    |fifo_w8_d2_A_9                   |     8|
|58    |    img3_data_stream_0_s_U                    |fifo_w8_d2_A_10                  |     8|
|59    |    img3_data_stream_1_s_U                    |fifo_w8_d2_A_11                  |     8|
|60    |    img3_data_stream_2_s_U                    |fifo_w8_d2_A_12                  |    56|
|61    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg            |    48|
|62    |    start_for_CvtColoncg_U                    |start_for_CvtColoncg             |    13|
|63    |    start_for_CvtColopcA_U                    |start_for_CvtColopcA             |    11|
|64    |    start_for_Mat2AXIqcK_U                    |start_for_Mat2AXIqcK             |    10|
|65    |    start_for_Sobel_1ocq_U                    |start_for_Sobel_1ocq             |    11|
+------+----------------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1216.574 ; gain = 498.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1216.574 ; gain = 363.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1216.574 ; gain = 498.297
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1228.633 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1228.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
265 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 1228.633 ; gain = 808.805
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1228.633 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/design_3_sobel_0_0_synth_1/design_3_sobel_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_3_sobel_0_0, cache-ID = dbe4b4111b24664b
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1228.633 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/design_3_sobel_0_0_synth_1/design_3_sobel_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_3_sobel_0_0_utilization_synth.rpt -pb design_3_sobel_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  1 12:41:01 2020...
