library ieee;
use ieee.std_logic_1164.all;


entity Chen_Kevin_Half_Adder_tb is
end Chen_Kevin_Half_Adder_tb;

architecture Chen_Kevin_tb of Chen_Kevin_Half_Adder_tb is
    signal Chen_Kevin_a, Chen_Kevin_b : std_logic;  -- inputs 
    signal Chen_Kevin_sum, Chen_Kevin_carry : std_logic;  -- outputs
begin

    UUT : entity work.Chen_Kevin_Half_Adder port map (Chen_Kevin_a => Chen_Kevin_a, Chen_Kevin_b => Chen_Kevin_b, Chen_Kevin_sum => Chen_Kevin_sum, Chen_Kevin_carry => Chen_Kevin_carry);

    Chen_Kevin_a <= '0', '1' after 20 ns, '0' after 40 ns, '1' after 60 ns, '0' after 80 ns,'1' after 100 ns, '0' after 120 ns,'1' after 140 ns;
    Chen_Kevin_b <= '0', '1' after 40 ns, '0' after 80 ns, '1' after 120 ns;     
end Chen_Kevin_tb ;