static void F_1 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 ,\r\nT_1 V_5 )\r\n{\r\nT_2 V_6 = F_2 ( V_7 ) ;\r\nif ( ! V_4 )\r\nreturn;\r\nif ( V_5 ) {\r\nV_6 |= V_8 ;\r\nif ( V_5 & 1 )\r\nV_6 |= V_9 ;\r\nif ( V_5 & 2 )\r\nV_6 |= V_10 ;\r\nif ( V_5 & 4 )\r\nV_6 |= V_11 ;\r\nif ( V_5 & 8 )\r\nV_6 |= V_12 ;\r\n} else {\r\nV_6 &= ~ ( V_8 |\r\nV_9 |\r\nV_10 |\r\nV_11 |\r\nV_12 ) ;\r\n}\r\nF_3 ( V_7 , V_6 ) ;\r\n}\r\nstatic void F_4 ( struct V_13 * V_14 , T_3 clock )\r\n{\r\nstruct V_15 * V_16 = V_14 -> V_16 ;\r\nstruct V_1 * V_2 = V_16 -> V_17 ;\r\nstruct V_18 V_19 = F_5 ( clock ) ;\r\nstruct V_20 * V_20 = F_6 ( V_14 ) ;\r\nstruct V_21 * V_22 = V_20 -> V_23 ;\r\nT_3 V_24 = V_22 -> V_25 -> V_24 ;\r\nF_3 ( V_26 + V_24 , F_7 ( V_19 . V_27 ) ) ;\r\nF_3 ( V_28 + V_24 , V_19 . V_29 ) ;\r\nF_3 ( V_30 + V_24 , F_8 ( V_19 . V_31 ) ) ;\r\nF_3 ( V_32 + V_24 , V_19 . V_33 ) ;\r\nF_3 ( V_34 + V_24 , F_9 ( V_19 . V_35 ) ) ;\r\nF_3 ( V_36 + V_24 , V_19 . V_37 ) ;\r\n}\r\nstatic void F_10 ( struct V_13 * V_14 ,\r\nstruct V_38 * V_39 )\r\n{\r\nstruct V_1 * V_2 = V_14 -> V_16 -> V_17 ;\r\nstruct V_40 * V_41 ;\r\nstruct V_42 * V_42 = NULL ;\r\nT_2 V_6 = 0 ;\r\nF_11 (connector, &encoder->dev->mode_config.connector_list, head) {\r\nif ( V_41 -> V_14 == V_14 ) {\r\nV_42 = F_12 ( V_41 ) ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_42 ) {\r\nF_13 ( L_1 ) ;\r\nreturn;\r\n}\r\nif ( V_39 -> V_43 & V_44 ) {\r\nif ( V_41 -> V_45 [ 1 ] )\r\nV_6 = F_14 ( V_41 -> V_46 [ 1 ] ) |\r\nF_15 ( V_41 -> V_47 [ 1 ] ) ;\r\nelse\r\nV_6 = F_14 ( 255 ) | F_15 ( 255 ) ;\r\n} else {\r\nif ( V_41 -> V_45 [ 0 ] )\r\nV_6 = F_14 ( V_41 -> V_46 [ 0 ] ) |\r\nF_15 ( V_41 -> V_47 [ 0 ] ) ;\r\nelse\r\nV_6 = F_14 ( 255 ) | F_15 ( 255 ) ;\r\n}\r\nF_3 ( V_48 , V_6 ) ;\r\n}\r\nstatic void F_16 ( struct V_13 * V_14 )\r\n{\r\nstruct V_1 * V_2 = V_14 -> V_16 -> V_17 ;\r\nstruct V_40 * V_41 ;\r\nstruct V_42 * V_42 = NULL ;\r\nT_2 V_6 ;\r\nT_1 * V_49 = NULL ;\r\nint V_50 ;\r\nF_11 (connector, &encoder->dev->mode_config.connector_list, head) {\r\nif ( V_41 -> V_14 == V_14 ) {\r\nV_42 = F_12 ( V_41 ) ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_42 ) {\r\nF_13 ( L_1 ) ;\r\nreturn;\r\n}\r\nV_50 = F_17 ( F_18 ( V_41 ) , & V_49 ) ;\r\nif ( V_50 < 0 ) {\r\nF_19 ( L_2 , V_50 ) ;\r\nV_50 = 0 ;\r\n}\r\nV_6 = F_2 ( V_51 ) ;\r\nV_6 &= ~ ( V_52 | V_53 ) ;\r\nV_6 |= V_54 ;\r\nif ( V_50 )\r\nV_6 |= F_20 ( V_49 [ 0 ] ) ;\r\nelse\r\nV_6 |= F_20 ( 5 ) ;\r\nF_3 ( V_51 , V_6 ) ;\r\nF_21 ( V_49 ) ;\r\n}\r\nstatic void F_22 ( struct V_13 * V_14 )\r\n{\r\nstruct V_1 * V_2 = V_14 -> V_16 -> V_17 ;\r\nstruct V_40 * V_41 ;\r\nstruct V_42 * V_42 = NULL ;\r\nstruct V_55 * V_56 ;\r\nint V_57 , V_50 ;\r\nstatic const T_4 V_58 [] [ 2 ] = {\r\n{ V_59 , V_60 } ,\r\n{ V_61 , V_62 } ,\r\n{ V_63 , V_64 } ,\r\n{ V_65 , V_66 } ,\r\n{ V_67 , V_68 } ,\r\n{ V_69 , V_70 } ,\r\n{ V_71 , V_72 } ,\r\n{ V_73 , V_74 } ,\r\n{ V_75 , V_76 } ,\r\n{ V_77 , V_78 } ,\r\n{ V_79 , V_80 } ,\r\n{ V_81 , V_82 } ,\r\n} ;\r\nF_11 (connector, &encoder->dev->mode_config.connector_list, head) {\r\nif ( V_41 -> V_14 == V_14 ) {\r\nV_42 = F_12 ( V_41 ) ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_42 ) {\r\nF_13 ( L_1 ) ;\r\nreturn;\r\n}\r\nV_50 = F_23 ( F_18 ( V_41 ) , & V_56 ) ;\r\nif ( V_50 <= 0 ) {\r\nF_13 ( L_3 , V_50 ) ;\r\nreturn;\r\n}\r\nF_24 ( ! V_56 ) ;\r\nfor ( V_57 = 0 ; V_57 < F_25 ( V_58 ) ; V_57 ++ ) {\r\nT_2 V_83 = 0 ;\r\nT_1 V_84 = 0 ;\r\nint V_85 = - 1 ;\r\nint V_86 ;\r\nfor ( V_86 = 0 ; V_86 < V_50 ; V_86 ++ ) {\r\nstruct V_55 * V_87 = & V_56 [ V_86 ] ;\r\nif ( V_87 -> V_88 == V_58 [ V_57 ] [ 1 ] ) {\r\nif ( V_87 -> V_89 > V_85 ) {\r\nV_83 = F_26 ( V_87 -> V_89 ) |\r\nF_27 ( V_87 -> V_90 ) |\r\nF_28 ( V_87 -> V_91 ) ;\r\nV_85 = V_87 -> V_89 ;\r\n}\r\nif ( V_87 -> V_88 == V_60 )\r\nV_84 |= V_87 -> V_91 ;\r\nelse\r\nbreak;\r\n}\r\n}\r\nV_83 |= F_29 ( V_84 ) ;\r\nF_3 ( V_58 [ V_57 ] [ 0 ] , V_83 ) ;\r\n}\r\nF_21 ( V_56 ) ;\r\n}\r\nstatic void F_30 ( struct V_13 * V_14 ,\r\nvoid * V_92 , T_5 V_93 )\r\n{\r\nstruct V_15 * V_16 = V_14 -> V_16 ;\r\nstruct V_1 * V_2 = V_16 -> V_17 ;\r\nstruct V_20 * V_20 = F_6 ( V_14 ) ;\r\nstruct V_21 * V_22 = V_20 -> V_23 ;\r\nT_3 V_24 = V_22 -> V_25 -> V_24 ;\r\nT_6 * V_94 = V_92 + 3 ;\r\nT_6 * V_95 = V_92 ;\r\nF_3 ( V_96 + V_24 ,\r\nV_94 [ 0x0 ] | ( V_94 [ 0x1 ] << 8 ) | ( V_94 [ 0x2 ] << 16 ) | ( V_94 [ 0x3 ] << 24 ) ) ;\r\nF_3 ( V_97 + V_24 ,\r\nV_94 [ 0x4 ] | ( V_94 [ 0x5 ] << 8 ) | ( V_94 [ 0x6 ] << 16 ) | ( V_94 [ 0x7 ] << 24 ) ) ;\r\nF_3 ( V_98 + V_24 ,\r\nV_94 [ 0x8 ] | ( V_94 [ 0x9 ] << 8 ) | ( V_94 [ 0xA ] << 16 ) | ( V_94 [ 0xB ] << 24 ) ) ;\r\nF_3 ( V_99 + V_24 ,\r\nV_94 [ 0xC ] | ( V_94 [ 0xD ] << 8 ) | ( V_95 [ 1 ] << 24 ) ) ;\r\n}\r\nstatic void F_31 ( struct V_13 * V_14 , T_2 clock )\r\n{\r\nstruct V_15 * V_16 = V_14 -> V_16 ;\r\nstruct V_1 * V_2 = V_16 -> V_17 ;\r\nstruct V_20 * V_20 = F_6 ( V_14 ) ;\r\nstruct V_21 * V_22 = V_20 -> V_23 ;\r\nstruct V_100 * V_100 = F_32 ( V_14 -> V_101 ) ;\r\nT_2 V_102 = 24000 ;\r\nT_2 V_103 = clock / V_102 ;\r\nT_2 V_104 ;\r\nT_2 V_105 = clock ;\r\nT_2 V_106 ;\r\nT_2 V_107 ;\r\nif ( ! V_22 || ! V_22 -> V_25 )\r\nreturn;\r\nif ( F_33 ( V_2 ) ) {\r\nV_104 = 24 * 1000 ;\r\n} else {\r\nif ( V_103 >= 8 ) {\r\nV_104 = 192 * 1000 ;\r\nV_106 = 3 ;\r\n} else if ( V_103 >= 4 ) {\r\nV_104 = 96 * 1000 ;\r\nV_106 = 2 ;\r\n} else if ( V_103 >= 2 ) {\r\nV_104 = 48 * 1000 ;\r\nV_106 = 1 ;\r\n} else {\r\nV_104 = 24 * 1000 ;\r\nV_106 = 0 ;\r\n}\r\nV_107 = F_2 ( V_108 ) & ~ V_109 ;\r\nV_107 |= F_34 ( V_106 ) ;\r\nF_3 ( V_108 , V_107 ) ;\r\n}\r\nF_3 ( V_110 , F_35 ( V_100 -> V_111 ) ) ;\r\nF_3 ( V_112 , V_104 ) ;\r\nF_3 ( V_113 , V_105 ) ;\r\n}\r\nvoid F_36 ( struct V_13 * V_14 , struct V_38 * V_39 )\r\n{\r\nstruct V_15 * V_16 = V_14 -> V_16 ;\r\nstruct V_1 * V_2 = V_16 -> V_17 ;\r\nstruct V_20 * V_20 = F_6 ( V_14 ) ;\r\nstruct V_21 * V_22 = V_20 -> V_23 ;\r\nstruct V_40 * V_41 = F_37 ( V_14 ) ;\r\nT_1 V_92 [ V_114 + V_115 ] ;\r\nstruct V_116 V_94 ;\r\nT_3 V_24 ;\r\nT_7 V_117 ;\r\nT_3 V_118 ;\r\nint V_119 = 8 ;\r\nif ( ! V_22 || ! V_22 -> V_25 )\r\nreturn;\r\nif ( ! V_22 -> V_25 -> V_120 )\r\nreturn;\r\nV_24 = V_22 -> V_25 -> V_24 ;\r\nif ( V_14 -> V_101 ) {\r\nstruct V_100 * V_100 = F_32 ( V_14 -> V_101 ) ;\r\nV_119 = V_100 -> V_119 ;\r\n}\r\nif ( F_33 ( V_2 ) ) {\r\nV_22 -> V_25 -> V_4 = F_38 ( V_2 ) ;\r\nF_39 ( V_2 , V_22 -> V_25 -> V_4 , 0 ) ;\r\n} else {\r\nV_22 -> V_25 -> V_4 = F_40 ( V_2 ) ;\r\nF_1 ( V_2 , V_22 -> V_25 -> V_4 , 0 ) ;\r\n}\r\nF_31 ( V_14 , V_39 -> clock ) ;\r\nF_3 ( V_121 + V_24 ,\r\nV_122 ) ;\r\nF_3 ( V_123 + V_24 , 0x1000 ) ;\r\nV_118 = F_2 ( V_124 + V_24 ) ;\r\nV_118 &= ~ V_125 ;\r\nV_118 &= ~ V_126 ;\r\nswitch ( V_119 ) {\r\ncase 0 :\r\ncase 6 :\r\ncase 8 :\r\ncase 16 :\r\ndefault:\r\nF_19 ( L_4 ,\r\nV_41 -> V_127 , V_119 ) ;\r\nbreak;\r\ncase 10 :\r\nV_118 |= V_125 ;\r\nV_118 |= F_41 ( V_128 ) ;\r\nF_19 ( L_5 ,\r\nV_41 -> V_127 ) ;\r\nbreak;\r\ncase 12 :\r\nV_118 |= V_125 ;\r\nV_118 |= F_41 ( V_129 ) ;\r\nF_19 ( L_6 ,\r\nV_41 -> V_127 ) ;\r\nbreak;\r\n}\r\nF_3 ( V_124 + V_24 , V_118 ) ;\r\nF_3 ( V_121 + V_24 ,\r\nV_122 |\r\nV_130 |\r\nV_131 ) ;\r\nF_3 ( V_132 + V_24 ,\r\nV_133 |\r\nV_134 ) ;\r\nF_3 ( V_135 + V_24 ,\r\nV_136 ) ;\r\nF_3 ( V_137 + V_24 ,\r\nF_42 ( 2 ) ) ;\r\nF_3 ( V_138 + V_24 , 0 ) ;\r\nF_3 ( V_139 + V_24 ,\r\nF_43 ( 1 ) |\r\nF_44 ( 3 ) ) ;\r\nF_3 ( V_140 + V_24 ,\r\nV_141 ) ;\r\nif ( V_119 > 8 )\r\nF_3 ( V_142 + V_24 ,\r\nV_143 ) ;\r\nelse\r\nF_3 ( V_142 + V_24 ,\r\nV_144 |\r\nV_143 ) ;\r\nF_4 ( V_14 , V_39 -> clock ) ;\r\nF_3 ( V_145 + V_24 ,\r\nF_45 ( 1 ) ) ;\r\nF_3 ( V_146 + V_24 ,\r\nF_46 ( 2 ) ) ;\r\nF_3 ( V_147 + V_24 ,\r\nF_47 ( 3 ) |\r\nF_48 ( 4 ) |\r\nF_49 ( 5 ) |\r\nF_50 ( 6 ) |\r\nF_51 ( 7 ) |\r\nF_52 ( 8 ) ) ;\r\nif ( F_33 ( V_2 ) ) {\r\nF_53 ( V_14 ) ;\r\n} else {\r\nF_16 ( V_14 ) ;\r\n}\r\nF_3 ( V_148 + V_24 ,\r\nF_54 ( 0xff ) ) ;\r\nif ( F_33 ( V_2 ) ) {\r\nF_55 ( V_14 ) ;\r\nF_56 ( V_14 ) ;\r\nF_57 ( V_14 , V_39 ) ;\r\n} else {\r\nF_22 ( V_14 ) ;\r\nF_10 ( V_14 , V_39 ) ;\r\n}\r\nV_117 = F_58 ( & V_94 , V_39 ) ;\r\nif ( V_117 < 0 ) {\r\nF_13 ( L_7 , V_117 ) ;\r\nreturn;\r\n}\r\nV_117 = F_59 ( & V_94 , V_92 , sizeof( V_92 ) ) ;\r\nif ( V_117 < 0 ) {\r\nF_13 ( L_8 , V_117 ) ;\r\nreturn;\r\n}\r\nF_30 ( V_14 , V_92 , sizeof( V_92 ) ) ;\r\nF_60 ( V_132 + V_24 ,\r\nV_149 |\r\nV_150 ) ;\r\nF_61 ( V_137 + V_24 ,\r\nF_62 ( 2 ) ,\r\n~ V_151 ) ;\r\nF_60 ( V_140 + V_24 ,\r\nV_152 ) ;\r\nF_3 ( V_153 + V_24 , 0x00FFFFFF ) ;\r\nF_3 ( V_154 + V_24 , 0x007FFFFF ) ;\r\nF_3 ( V_155 + V_24 , 0x00000001 ) ;\r\nF_3 ( V_156 + V_24 , 0x00000001 ) ;\r\nif ( F_33 ( V_2 ) )\r\nF_39 ( V_2 , V_22 -> V_25 -> V_4 , 1 ) ;\r\nelse\r\nF_1 ( V_2 , V_22 -> V_25 -> V_4 , 0xf ) ;\r\n}\r\nvoid F_63 ( struct V_13 * V_14 , bool V_157 )\r\n{\r\nstruct V_15 * V_16 = V_14 -> V_16 ;\r\nstruct V_1 * V_2 = V_16 -> V_17 ;\r\nstruct V_20 * V_20 = F_6 ( V_14 ) ;\r\nstruct V_21 * V_22 = V_20 -> V_23 ;\r\nif ( ! V_22 || ! V_22 -> V_25 )\r\nreturn;\r\nif ( V_157 && V_22 -> V_25 -> V_120 )\r\nreturn;\r\nif ( ! V_157 && ! V_22 -> V_25 -> V_120 )\r\nreturn;\r\nif ( ! V_157 && V_22 -> V_25 -> V_4 ) {\r\nif ( F_33 ( V_2 ) )\r\nF_39 ( V_2 , V_22 -> V_25 -> V_4 , 0 ) ;\r\nelse\r\nF_1 ( V_2 , V_22 -> V_25 -> V_4 , 0 ) ;\r\nV_22 -> V_25 -> V_4 = NULL ;\r\n}\r\nV_22 -> V_25 -> V_120 = V_157 ;\r\nF_19 ( L_9 ,\r\nV_157 ? L_10 : L_11 , V_22 -> V_25 -> V_24 , V_20 -> V_158 ) ;\r\n}
