digraph "CFG for '_Z11max_elementSt6vectorIfSaIfEE' function" {
	label="CFG for '_Z11max_elementSt6vectorIfSaIfEE' function";

	Node0x55bb256cfee0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%1:\l  %2 = getelementptr inbounds %\"class.std::vector\", %\"class.std::vector\"* %0,\l... i64 0, i32 0, i32 0, i32 0, i32 1\l  %3 = load float*, float** %2, align 8, !tbaa !3\l  %4 = getelementptr inbounds %\"class.std::vector\", %\"class.std::vector\"* %0,\l... i64 0, i32 0, i32 0, i32 0, i32 0\l  %5 = load float*, float** %4, align 8, !tbaa !8\l  %6 = ptrtoint float* %3 to i64\l  %7 = ptrtoint float* %5 to i64\l  %8 = sub i64 %6, %7\l  %9 = icmp eq i64 %8, 0\l  br i1 %9, label %13, label %10\l|{<s0>T|<s1>F}}"];
	Node0x55bb256cfee0:s0 -> Node0x55bb256d1390;
	Node0x55bb256cfee0:s1 -> Node0x55bb256d1820;
	Node0x55bb256d1820 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%10:\l10:                                               \l  %11 = ashr exact i64 %8, 2\l  %12 = call i64 @llvm.umax.i64(i64 %11, i64 1)\l  br label %15\l}"];
	Node0x55bb256d1820 -> Node0x55bb256d1c30;
	Node0x55bb256d1390 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%13:\l13:                                               \l  %14 = phi float [ -1.000000e+04, %1 ], [ %21, %15 ]\l  ret float %14\l}"];
	Node0x55bb256d1c30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%15:\l15:                                               \l  %16 = phi i64 [ 0, %10 ], [ %22, %15 ]\l  %17 = phi float [ -1.000000e+04, %10 ], [ %21, %15 ]\l  %18 = getelementptr inbounds float, float* %5, i64 %16\l  %19 = load float, float* %18, align 4, !tbaa !9\l  %20 = fcmp olt float %17, %19\l  %21 = select i1 %20, float %19, float %17\l  %22 = add nuw nsw i64 %16, 1\l  %23 = icmp eq i64 %22, %12\l  br i1 %23, label %13, label %15, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x55bb256d1c30:s0 -> Node0x55bb256d1390;
	Node0x55bb256d1c30:s1 -> Node0x55bb256d1c30;
}
