Running DUT...done.
Testing DUT results
................................................................
................................................................
................................................................
................................................................
*** Test Passed ***
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_hamming_window_top -prj hamming_window.prj --lib ieee_proposed=./ieee_proposed -s hamming_window 
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/C_Validation/proj_c_valid/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/C_Validation/proj_c_valid/solution1/sim/vhdl/hamming_window.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_hamming_window_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/C_Validation/proj_c_valid/solution1/sim/vhdl/hamming_window.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hamming_window
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/C_Validation/proj_c_valid/solution1/sim/vhdl/AESL_automem_outdata.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_outdata
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/C_Validation/proj_c_valid/solution1/sim/vhdl/hamming_window_mul_mul_16s_14ns_32_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hamming_window_mul_mul_16s_14ns_32_1_DSP48_0
INFO: [VRFC 10-307] analyzing entity hamming_window_mul_mul_16s_14ns_32_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/C_Validation/proj_c_valid/solution1/sim/vhdl/AESL_automem_indata.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_indata
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/C_Validation/proj_c_valid/solution1/sim/vhdl/hamming_window_window_coeff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hamming_window_window_coeff_rom
INFO: [VRFC 10-307] analyzing entity hamming_window_window_coeff
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.hamming_window_window_coeff_rom [\hamming_window_window_coeff_rom...]
Compiling architecture arch of entity xil_defaultlib.hamming_window_window_coeff [\hamming_window_window_coeff(14,...]
Compiling architecture behav of entity xil_defaultlib.hamming_window_mul_mul_16s_14ns_32_1_DSP48_0 [hamming_window_mul_mul_16s_14ns_...]
Compiling architecture arch of entity xil_defaultlib.hamming_window_mul_mul_16s_14ns_32_1 [\hamming_window_mul_mul_16s_14ns...]
Compiling architecture behav of entity xil_defaultlib.hamming_window [hamming_window_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_outdata [\AESL_automem_outdata("../tv/cda...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_indata [\AESL_automem_indata("../tv/cdat...]
Compiling architecture behav of entity xil_defaultlib.apatb_hamming_window_top
Built simulation snapshot hamming_window

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/C_Validation/proj_c_valid/solution1/sim/vhdl/xsim.dir/hamming_window/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 28 09:51:23 2016...

****** xsim v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xsim.dir/hamming_window/xsim_script.tcl
# xsim {hamming_window} -maxdeltaid 10000 -autoloadwcfg -tclbatch {hamming_window.tcl}
Vivado Simulator 2015.3
Time resolution is 1 ps
source hamming_window.tcl
## run all
Note: simulation done!
Time: 5355 ns  Iteration: 1  Process: /apatb_hamming_window_top/generate_sim_done_proc  File: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/C_Validation/proj_c_valid/solution1/sim/vhdl/hamming_window.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 5355 ns  Iteration: 1  Process: /apatb_hamming_window_top/generate_sim_done_proc  File: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/C_Validation/proj_c_valid/solution1/sim/vhdl/hamming_window.autotb.vhd
$finish called at time : 5355 ns
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jun 28 09:51:25 2016...
Running DUT...done.
Testing DUT results
................................................................
................................................................
................................................................
................................................................
*** Test Passed ***
