
BikeLocker.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e1c0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000075c  0800e350  0800e350  0000f350  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eaac  0800eaac  00010274  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800eaac  0800eaac  0000faac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eab4  0800eab4  00010274  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eab4  0800eab4  0000fab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800eab8  0800eab8  0000fab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000274  20000000  0800eabc  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002950  20000274  0800ed30  00010274  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002bc4  0800ed30  00010bc4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010274  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f078  00000000  00000000  000102a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000048d2  00000000  00000000  0002f31c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c38  00000000  00000000  00033bf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015a9  00000000  00000000  00035828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000073cc  00000000  00000000  00036dd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000219f2  00000000  00000000  0003e19d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00106958  00000000  00000000  0005fb8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001664e7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009128  00000000  00000000  0016652c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  0016f654  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000274 	.word	0x20000274
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e338 	.word	0x0800e338

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000278 	.word	0x20000278
 80001cc:	0800e338 	.word	0x0800e338

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_ldivmod>:
 8000ca8:	b97b      	cbnz	r3, 8000cca <__aeabi_ldivmod+0x22>
 8000caa:	b972      	cbnz	r2, 8000cca <__aeabi_ldivmod+0x22>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bfbe      	ittt	lt
 8000cb0:	2000      	movlt	r0, #0
 8000cb2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000cb6:	e006      	blt.n	8000cc6 <__aeabi_ldivmod+0x1e>
 8000cb8:	bf08      	it	eq
 8000cba:	2800      	cmpeq	r0, #0
 8000cbc:	bf1c      	itt	ne
 8000cbe:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000cc2:	f04f 30ff 	movne.w	r0, #4294967295
 8000cc6:	f000 ba09 	b.w	80010dc <__aeabi_idiv0>
 8000cca:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cce:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	db09      	blt.n	8000cea <__aeabi_ldivmod+0x42>
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	db1a      	blt.n	8000d10 <__aeabi_ldivmod+0x68>
 8000cda:	f000 f883 	bl	8000de4 <__udivmoddi4>
 8000cde:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce6:	b004      	add	sp, #16
 8000ce8:	4770      	bx	lr
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	db1b      	blt.n	8000d2c <__aeabi_ldivmod+0x84>
 8000cf4:	f000 f876 	bl	8000de4 <__udivmoddi4>
 8000cf8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d00:	b004      	add	sp, #16
 8000d02:	4240      	negs	r0, r0
 8000d04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d08:	4252      	negs	r2, r2
 8000d0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d0e:	4770      	bx	lr
 8000d10:	4252      	negs	r2, r2
 8000d12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d16:	f000 f865 	bl	8000de4 <__udivmoddi4>
 8000d1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d22:	b004      	add	sp, #16
 8000d24:	4240      	negs	r0, r0
 8000d26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d2a:	4770      	bx	lr
 8000d2c:	4252      	negs	r2, r2
 8000d2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d32:	f000 f857 	bl	8000de4 <__udivmoddi4>
 8000d36:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d3e:	b004      	add	sp, #16
 8000d40:	4252      	negs	r2, r2
 8000d42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d46:	4770      	bx	lr

08000d48 <__aeabi_uldivmod>:
 8000d48:	b953      	cbnz	r3, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4a:	b94a      	cbnz	r2, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4c:	2900      	cmp	r1, #0
 8000d4e:	bf08      	it	eq
 8000d50:	2800      	cmpeq	r0, #0
 8000d52:	bf1c      	itt	ne
 8000d54:	f04f 31ff 	movne.w	r1, #4294967295
 8000d58:	f04f 30ff 	movne.w	r0, #4294967295
 8000d5c:	f000 b9be 	b.w	80010dc <__aeabi_idiv0>
 8000d60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d68:	f000 f83c 	bl	8000de4 <__udivmoddi4>
 8000d6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d74:	b004      	add	sp, #16
 8000d76:	4770      	bx	lr

08000d78 <__aeabi_d2lz>:
 8000d78:	b538      	push	{r3, r4, r5, lr}
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	4604      	mov	r4, r0
 8000d80:	460d      	mov	r5, r1
 8000d82:	f7ff febb 	bl	8000afc <__aeabi_dcmplt>
 8000d86:	b928      	cbnz	r0, 8000d94 <__aeabi_d2lz+0x1c>
 8000d88:	4620      	mov	r0, r4
 8000d8a:	4629      	mov	r1, r5
 8000d8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d90:	f000 b80a 	b.w	8000da8 <__aeabi_d2ulz>
 8000d94:	4620      	mov	r0, r4
 8000d96:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d9a:	f000 f805 	bl	8000da8 <__aeabi_d2ulz>
 8000d9e:	4240      	negs	r0, r0
 8000da0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da4:	bd38      	pop	{r3, r4, r5, pc}
 8000da6:	bf00      	nop

08000da8 <__aeabi_d2ulz>:
 8000da8:	b5d0      	push	{r4, r6, r7, lr}
 8000daa:	4b0c      	ldr	r3, [pc, #48]	@ (8000ddc <__aeabi_d2ulz+0x34>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	4606      	mov	r6, r0
 8000db0:	460f      	mov	r7, r1
 8000db2:	f7ff fc31 	bl	8000618 <__aeabi_dmul>
 8000db6:	f7ff ff07 	bl	8000bc8 <__aeabi_d2uiz>
 8000dba:	4604      	mov	r4, r0
 8000dbc:	f7ff fbb2 	bl	8000524 <__aeabi_ui2d>
 8000dc0:	4b07      	ldr	r3, [pc, #28]	@ (8000de0 <__aeabi_d2ulz+0x38>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	f7ff fc28 	bl	8000618 <__aeabi_dmul>
 8000dc8:	4602      	mov	r2, r0
 8000dca:	460b      	mov	r3, r1
 8000dcc:	4630      	mov	r0, r6
 8000dce:	4639      	mov	r1, r7
 8000dd0:	f7ff fa6a 	bl	80002a8 <__aeabi_dsub>
 8000dd4:	f7ff fef8 	bl	8000bc8 <__aeabi_d2uiz>
 8000dd8:	4621      	mov	r1, r4
 8000dda:	bdd0      	pop	{r4, r6, r7, pc}
 8000ddc:	3df00000 	.word	0x3df00000
 8000de0:	41f00000 	.word	0x41f00000

08000de4 <__udivmoddi4>:
 8000de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000de8:	9d08      	ldr	r5, [sp, #32]
 8000dea:	468e      	mov	lr, r1
 8000dec:	4604      	mov	r4, r0
 8000dee:	4688      	mov	r8, r1
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d14a      	bne.n	8000e8a <__udivmoddi4+0xa6>
 8000df4:	428a      	cmp	r2, r1
 8000df6:	4617      	mov	r7, r2
 8000df8:	d962      	bls.n	8000ec0 <__udivmoddi4+0xdc>
 8000dfa:	fab2 f682 	clz	r6, r2
 8000dfe:	b14e      	cbz	r6, 8000e14 <__udivmoddi4+0x30>
 8000e00:	f1c6 0320 	rsb	r3, r6, #32
 8000e04:	fa01 f806 	lsl.w	r8, r1, r6
 8000e08:	fa20 f303 	lsr.w	r3, r0, r3
 8000e0c:	40b7      	lsls	r7, r6
 8000e0e:	ea43 0808 	orr.w	r8, r3, r8
 8000e12:	40b4      	lsls	r4, r6
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	fa1f fc87 	uxth.w	ip, r7
 8000e1c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e20:	0c23      	lsrs	r3, r4, #16
 8000e22:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e26:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e2a:	fb01 f20c 	mul.w	r2, r1, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d909      	bls.n	8000e46 <__udivmoddi4+0x62>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e38:	f080 80ea 	bcs.w	8001010 <__udivmoddi4+0x22c>
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	f240 80e7 	bls.w	8001010 <__udivmoddi4+0x22c>
 8000e42:	3902      	subs	r1, #2
 8000e44:	443b      	add	r3, r7
 8000e46:	1a9a      	subs	r2, r3, r2
 8000e48:	b2a3      	uxth	r3, r4
 8000e4a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e4e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e56:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e5a:	459c      	cmp	ip, r3
 8000e5c:	d909      	bls.n	8000e72 <__udivmoddi4+0x8e>
 8000e5e:	18fb      	adds	r3, r7, r3
 8000e60:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e64:	f080 80d6 	bcs.w	8001014 <__udivmoddi4+0x230>
 8000e68:	459c      	cmp	ip, r3
 8000e6a:	f240 80d3 	bls.w	8001014 <__udivmoddi4+0x230>
 8000e6e:	443b      	add	r3, r7
 8000e70:	3802      	subs	r0, #2
 8000e72:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e76:	eba3 030c 	sub.w	r3, r3, ip
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	b11d      	cbz	r5, 8000e86 <__udivmoddi4+0xa2>
 8000e7e:	40f3      	lsrs	r3, r6
 8000e80:	2200      	movs	r2, #0
 8000e82:	e9c5 3200 	strd	r3, r2, [r5]
 8000e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d905      	bls.n	8000e9a <__udivmoddi4+0xb6>
 8000e8e:	b10d      	cbz	r5, 8000e94 <__udivmoddi4+0xb0>
 8000e90:	e9c5 0100 	strd	r0, r1, [r5]
 8000e94:	2100      	movs	r1, #0
 8000e96:	4608      	mov	r0, r1
 8000e98:	e7f5      	b.n	8000e86 <__udivmoddi4+0xa2>
 8000e9a:	fab3 f183 	clz	r1, r3
 8000e9e:	2900      	cmp	r1, #0
 8000ea0:	d146      	bne.n	8000f30 <__udivmoddi4+0x14c>
 8000ea2:	4573      	cmp	r3, lr
 8000ea4:	d302      	bcc.n	8000eac <__udivmoddi4+0xc8>
 8000ea6:	4282      	cmp	r2, r0
 8000ea8:	f200 8105 	bhi.w	80010b6 <__udivmoddi4+0x2d2>
 8000eac:	1a84      	subs	r4, r0, r2
 8000eae:	eb6e 0203 	sbc.w	r2, lr, r3
 8000eb2:	2001      	movs	r0, #1
 8000eb4:	4690      	mov	r8, r2
 8000eb6:	2d00      	cmp	r5, #0
 8000eb8:	d0e5      	beq.n	8000e86 <__udivmoddi4+0xa2>
 8000eba:	e9c5 4800 	strd	r4, r8, [r5]
 8000ebe:	e7e2      	b.n	8000e86 <__udivmoddi4+0xa2>
 8000ec0:	2a00      	cmp	r2, #0
 8000ec2:	f000 8090 	beq.w	8000fe6 <__udivmoddi4+0x202>
 8000ec6:	fab2 f682 	clz	r6, r2
 8000eca:	2e00      	cmp	r6, #0
 8000ecc:	f040 80a4 	bne.w	8001018 <__udivmoddi4+0x234>
 8000ed0:	1a8a      	subs	r2, r1, r2
 8000ed2:	0c03      	lsrs	r3, r0, #16
 8000ed4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed8:	b280      	uxth	r0, r0
 8000eda:	b2bc      	uxth	r4, r7
 8000edc:	2101      	movs	r1, #1
 8000ede:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ee2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000ee6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000eea:	fb04 f20c 	mul.w	r2, r4, ip
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x11e>
 8000ef2:	18fb      	adds	r3, r7, r3
 8000ef4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ef8:	d202      	bcs.n	8000f00 <__udivmoddi4+0x11c>
 8000efa:	429a      	cmp	r2, r3
 8000efc:	f200 80e0 	bhi.w	80010c0 <__udivmoddi4+0x2dc>
 8000f00:	46c4      	mov	ip, r8
 8000f02:	1a9b      	subs	r3, r3, r2
 8000f04:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f08:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f0c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f10:	fb02 f404 	mul.w	r4, r2, r4
 8000f14:	429c      	cmp	r4, r3
 8000f16:	d907      	bls.n	8000f28 <__udivmoddi4+0x144>
 8000f18:	18fb      	adds	r3, r7, r3
 8000f1a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f1e:	d202      	bcs.n	8000f26 <__udivmoddi4+0x142>
 8000f20:	429c      	cmp	r4, r3
 8000f22:	f200 80ca 	bhi.w	80010ba <__udivmoddi4+0x2d6>
 8000f26:	4602      	mov	r2, r0
 8000f28:	1b1b      	subs	r3, r3, r4
 8000f2a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f2e:	e7a5      	b.n	8000e7c <__udivmoddi4+0x98>
 8000f30:	f1c1 0620 	rsb	r6, r1, #32
 8000f34:	408b      	lsls	r3, r1
 8000f36:	fa22 f706 	lsr.w	r7, r2, r6
 8000f3a:	431f      	orrs	r7, r3
 8000f3c:	fa0e f401 	lsl.w	r4, lr, r1
 8000f40:	fa20 f306 	lsr.w	r3, r0, r6
 8000f44:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f48:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f4c:	4323      	orrs	r3, r4
 8000f4e:	fa00 f801 	lsl.w	r8, r0, r1
 8000f52:	fa1f fc87 	uxth.w	ip, r7
 8000f56:	fbbe f0f9 	udiv	r0, lr, r9
 8000f5a:	0c1c      	lsrs	r4, r3, #16
 8000f5c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f60:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f64:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f68:	45a6      	cmp	lr, r4
 8000f6a:	fa02 f201 	lsl.w	r2, r2, r1
 8000f6e:	d909      	bls.n	8000f84 <__udivmoddi4+0x1a0>
 8000f70:	193c      	adds	r4, r7, r4
 8000f72:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f76:	f080 809c 	bcs.w	80010b2 <__udivmoddi4+0x2ce>
 8000f7a:	45a6      	cmp	lr, r4
 8000f7c:	f240 8099 	bls.w	80010b2 <__udivmoddi4+0x2ce>
 8000f80:	3802      	subs	r0, #2
 8000f82:	443c      	add	r4, r7
 8000f84:	eba4 040e 	sub.w	r4, r4, lr
 8000f88:	fa1f fe83 	uxth.w	lr, r3
 8000f8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f90:	fb09 4413 	mls	r4, r9, r3, r4
 8000f94:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f98:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f9c:	45a4      	cmp	ip, r4
 8000f9e:	d908      	bls.n	8000fb2 <__udivmoddi4+0x1ce>
 8000fa0:	193c      	adds	r4, r7, r4
 8000fa2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000fa6:	f080 8082 	bcs.w	80010ae <__udivmoddi4+0x2ca>
 8000faa:	45a4      	cmp	ip, r4
 8000fac:	d97f      	bls.n	80010ae <__udivmoddi4+0x2ca>
 8000fae:	3b02      	subs	r3, #2
 8000fb0:	443c      	add	r4, r7
 8000fb2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000fb6:	eba4 040c 	sub.w	r4, r4, ip
 8000fba:	fba0 ec02 	umull	lr, ip, r0, r2
 8000fbe:	4564      	cmp	r4, ip
 8000fc0:	4673      	mov	r3, lr
 8000fc2:	46e1      	mov	r9, ip
 8000fc4:	d362      	bcc.n	800108c <__udivmoddi4+0x2a8>
 8000fc6:	d05f      	beq.n	8001088 <__udivmoddi4+0x2a4>
 8000fc8:	b15d      	cbz	r5, 8000fe2 <__udivmoddi4+0x1fe>
 8000fca:	ebb8 0203 	subs.w	r2, r8, r3
 8000fce:	eb64 0409 	sbc.w	r4, r4, r9
 8000fd2:	fa04 f606 	lsl.w	r6, r4, r6
 8000fd6:	fa22 f301 	lsr.w	r3, r2, r1
 8000fda:	431e      	orrs	r6, r3
 8000fdc:	40cc      	lsrs	r4, r1
 8000fde:	e9c5 6400 	strd	r6, r4, [r5]
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	e74f      	b.n	8000e86 <__udivmoddi4+0xa2>
 8000fe6:	fbb1 fcf2 	udiv	ip, r1, r2
 8000fea:	0c01      	lsrs	r1, r0, #16
 8000fec:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ff0:	b280      	uxth	r0, r0
 8000ff2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000ff6:	463b      	mov	r3, r7
 8000ff8:	4638      	mov	r0, r7
 8000ffa:	463c      	mov	r4, r7
 8000ffc:	46b8      	mov	r8, r7
 8000ffe:	46be      	mov	lr, r7
 8001000:	2620      	movs	r6, #32
 8001002:	fbb1 f1f7 	udiv	r1, r1, r7
 8001006:	eba2 0208 	sub.w	r2, r2, r8
 800100a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800100e:	e766      	b.n	8000ede <__udivmoddi4+0xfa>
 8001010:	4601      	mov	r1, r0
 8001012:	e718      	b.n	8000e46 <__udivmoddi4+0x62>
 8001014:	4610      	mov	r0, r2
 8001016:	e72c      	b.n	8000e72 <__udivmoddi4+0x8e>
 8001018:	f1c6 0220 	rsb	r2, r6, #32
 800101c:	fa2e f302 	lsr.w	r3, lr, r2
 8001020:	40b7      	lsls	r7, r6
 8001022:	40b1      	lsls	r1, r6
 8001024:	fa20 f202 	lsr.w	r2, r0, r2
 8001028:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800102c:	430a      	orrs	r2, r1
 800102e:	fbb3 f8fe 	udiv	r8, r3, lr
 8001032:	b2bc      	uxth	r4, r7
 8001034:	fb0e 3318 	mls	r3, lr, r8, r3
 8001038:	0c11      	lsrs	r1, r2, #16
 800103a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800103e:	fb08 f904 	mul.w	r9, r8, r4
 8001042:	40b0      	lsls	r0, r6
 8001044:	4589      	cmp	r9, r1
 8001046:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800104a:	b280      	uxth	r0, r0
 800104c:	d93e      	bls.n	80010cc <__udivmoddi4+0x2e8>
 800104e:	1879      	adds	r1, r7, r1
 8001050:	f108 3cff 	add.w	ip, r8, #4294967295
 8001054:	d201      	bcs.n	800105a <__udivmoddi4+0x276>
 8001056:	4589      	cmp	r9, r1
 8001058:	d81f      	bhi.n	800109a <__udivmoddi4+0x2b6>
 800105a:	eba1 0109 	sub.w	r1, r1, r9
 800105e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001062:	fb09 f804 	mul.w	r8, r9, r4
 8001066:	fb0e 1119 	mls	r1, lr, r9, r1
 800106a:	b292      	uxth	r2, r2
 800106c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001070:	4542      	cmp	r2, r8
 8001072:	d229      	bcs.n	80010c8 <__udivmoddi4+0x2e4>
 8001074:	18ba      	adds	r2, r7, r2
 8001076:	f109 31ff 	add.w	r1, r9, #4294967295
 800107a:	d2c4      	bcs.n	8001006 <__udivmoddi4+0x222>
 800107c:	4542      	cmp	r2, r8
 800107e:	d2c2      	bcs.n	8001006 <__udivmoddi4+0x222>
 8001080:	f1a9 0102 	sub.w	r1, r9, #2
 8001084:	443a      	add	r2, r7
 8001086:	e7be      	b.n	8001006 <__udivmoddi4+0x222>
 8001088:	45f0      	cmp	r8, lr
 800108a:	d29d      	bcs.n	8000fc8 <__udivmoddi4+0x1e4>
 800108c:	ebbe 0302 	subs.w	r3, lr, r2
 8001090:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001094:	3801      	subs	r0, #1
 8001096:	46e1      	mov	r9, ip
 8001098:	e796      	b.n	8000fc8 <__udivmoddi4+0x1e4>
 800109a:	eba7 0909 	sub.w	r9, r7, r9
 800109e:	4449      	add	r1, r9
 80010a0:	f1a8 0c02 	sub.w	ip, r8, #2
 80010a4:	fbb1 f9fe 	udiv	r9, r1, lr
 80010a8:	fb09 f804 	mul.w	r8, r9, r4
 80010ac:	e7db      	b.n	8001066 <__udivmoddi4+0x282>
 80010ae:	4673      	mov	r3, lr
 80010b0:	e77f      	b.n	8000fb2 <__udivmoddi4+0x1ce>
 80010b2:	4650      	mov	r0, sl
 80010b4:	e766      	b.n	8000f84 <__udivmoddi4+0x1a0>
 80010b6:	4608      	mov	r0, r1
 80010b8:	e6fd      	b.n	8000eb6 <__udivmoddi4+0xd2>
 80010ba:	443b      	add	r3, r7
 80010bc:	3a02      	subs	r2, #2
 80010be:	e733      	b.n	8000f28 <__udivmoddi4+0x144>
 80010c0:	f1ac 0c02 	sub.w	ip, ip, #2
 80010c4:	443b      	add	r3, r7
 80010c6:	e71c      	b.n	8000f02 <__udivmoddi4+0x11e>
 80010c8:	4649      	mov	r1, r9
 80010ca:	e79c      	b.n	8001006 <__udivmoddi4+0x222>
 80010cc:	eba1 0109 	sub.w	r1, r1, r9
 80010d0:	46c4      	mov	ip, r8
 80010d2:	fbb1 f9fe 	udiv	r9, r1, lr
 80010d6:	fb09 f804 	mul.w	r8, r9, r4
 80010da:	e7c4      	b.n	8001066 <__udivmoddi4+0x282>

080010dc <__aeabi_idiv0>:
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop

080010e0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80010e0:	b480      	push	{r7}
 80010e2:	b085      	sub	sp, #20
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	60f8      	str	r0, [r7, #12]
 80010e8:	60b9      	str	r1, [r7, #8]
 80010ea:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	4a07      	ldr	r2, [pc, #28]	@ (800110c <vApplicationGetIdleTaskMemory+0x2c>)
 80010f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80010f2:	68bb      	ldr	r3, [r7, #8]
 80010f4:	4a06      	ldr	r2, [pc, #24]	@ (8001110 <vApplicationGetIdleTaskMemory+0x30>)
 80010f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2280      	movs	r2, #128	@ 0x80
 80010fc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80010fe:	bf00      	nop
 8001100:	3714      	adds	r7, #20
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	20000298 	.word	0x20000298
 8001110:	200002ec 	.word	0x200002ec

08001114 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0XFFFF);
 800111c:	1d39      	adds	r1, r7, #4
 800111e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001122:	2201      	movs	r2, #1
 8001124:	4803      	ldr	r0, [pc, #12]	@ (8001134 <__io_putchar+0x20>)
 8001126:	f004 fed3 	bl	8005ed0 <HAL_UART_Transmit>
	return ch;
 800112a:	687b      	ldr	r3, [r7, #4]
}
 800112c:	4618      	mov	r0, r3
 800112e:	3708      	adds	r7, #8
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	200005e0 	.word	0x200005e0

08001138 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001138:	b5b0      	push	{r4, r5, r7, lr}
 800113a:	b09c      	sub	sp, #112	@ 0x70
 800113c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800113e:	f001 fbdd 	bl	80028fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001142:	f000 f879 	bl	8001238 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_USART1_UART_Init();
 8001146:	f000 f9d3 	bl	80014f0 <MX_USART1_UART_Init>
  MX_GPIO_Init();
 800114a:	f000 fa5f 	bl	800160c <MX_GPIO_Init>
  MX_DFSDM1_Init();
 800114e:	f000 f8d5 	bl	80012fc <MX_DFSDM1_Init>
  MX_I2C2_Init();
 8001152:	f000 f90b 	bl	800136c <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8001156:	f000 f949 	bl	80013ec <MX_QUADSPI_Init>
  MX_USART3_UART_Init();
 800115a:	f000 f9f9 	bl	8001550 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800115e:	f000 fa27 	bl	80015b0 <MX_USB_OTG_FS_PCD_Init>
  MX_RTC_Init();
 8001162:	f000 f969 	bl	8001438 <MX_RTC_Init>
  /*MX_BlueNRG_MS_Init();*/
  /* USER CODE BEGIN 2 */
  BSP_ACCELERO_Init();
 8001166:	f001 fa73 	bl	8002650 <BSP_ACCELERO_Init>
  printf("Booting...\r\n");
 800116a:	482a      	ldr	r0, [pc, #168]	@ (8001214 <main+0xdc>)
 800116c:	f008 f8c8 	bl	8009300 <puts>
  Enable_LSM6DSL_WakeUp(4);
 8001170:	2004      	movs	r0, #4
 8001172:	f000 fbf9 	bl	8001968 <Enable_LSM6DSL_WakeUp>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001176:	4b28      	ldr	r3, [pc, #160]	@ (8001218 <main+0xe0>)
 8001178:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 800117c:	461d      	mov	r5, r3
 800117e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001180:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001182:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001186:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800118a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800118e:	2100      	movs	r1, #0
 8001190:	4618      	mov	r0, r3
 8001192:	f005 fec5 	bl	8006f20 <osThreadCreate>
 8001196:	4603      	mov	r3, r0
 8001198:	4a20      	ldr	r2, [pc, #128]	@ (800121c <main+0xe4>)
 800119a:	6013      	str	r3, [r2, #0]

  /* definition and creation of SystemTask */
  osThreadStaticDef(SystemTask, StartSystemTask, osPriorityHigh, 0, 512, SystemTaskBuffer, &SystemTaskControlBlock);
 800119c:	4b20      	ldr	r3, [pc, #128]	@ (8001220 <main+0xe8>)
 800119e:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80011a2:	461d      	mov	r5, r3
 80011a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011a8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SystemTaskHandle = osThreadCreate(osThread(SystemTask), NULL);
 80011b0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80011b4:	2100      	movs	r1, #0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f005 feb2 	bl	8006f20 <osThreadCreate>
 80011bc:	4603      	mov	r3, r0
 80011be:	4a19      	ldr	r2, [pc, #100]	@ (8001224 <main+0xec>)
 80011c0:	6013      	str	r3, [r2, #0]

  /* definition and creation of SensorTask */
  osThreadStaticDef(SensorTask, StartSensorTask, osPriorityNormal, 0, 512, SensorTaskBuffer, &SensorTaskControlBlock);
 80011c2:	4b19      	ldr	r3, [pc, #100]	@ (8001228 <main+0xf0>)
 80011c4:	f107 041c 	add.w	r4, r7, #28
 80011c8:	461d      	mov	r5, r3
 80011ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SensorTaskHandle = osThreadCreate(osThread(SensorTask), NULL);
 80011d6:	f107 031c 	add.w	r3, r7, #28
 80011da:	2100      	movs	r1, #0
 80011dc:	4618      	mov	r0, r3
 80011de:	f005 fe9f 	bl	8006f20 <osThreadCreate>
 80011e2:	4603      	mov	r3, r0
 80011e4:	4a11      	ldr	r2, [pc, #68]	@ (800122c <main+0xf4>)
 80011e6:	6013      	str	r3, [r2, #0]

  /* definition and creation of CommTask */
  osThreadStaticDef(CommTask, StartCommTask, osPriorityIdle, 0, 256, CommTaskBuffer, &CommTaskControlBlock);
 80011e8:	4b11      	ldr	r3, [pc, #68]	@ (8001230 <main+0xf8>)
 80011ea:	463c      	mov	r4, r7
 80011ec:	461d      	mov	r5, r3
 80011ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CommTaskHandle = osThreadCreate(osThread(CommTask), NULL);
 80011fa:	463b      	mov	r3, r7
 80011fc:	2100      	movs	r1, #0
 80011fe:	4618      	mov	r0, r3
 8001200:	f005 fe8e 	bl	8006f20 <osThreadCreate>
 8001204:	4603      	mov	r3, r0
 8001206:	4a0b      	ldr	r2, [pc, #44]	@ (8001234 <main+0xfc>)
 8001208:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800120a:	f005 fe82 	bl	8006f12 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800120e:	bf00      	nop
 8001210:	e7fd      	b.n	800120e <main+0xd6>
 8001212:	bf00      	nop
 8001214:	0800e350 	.word	0x0800e350
 8001218:	0800e368 	.word	0x0800e368
 800121c:	20000bd4 	.word	0x20000bd4
 8001220:	0800e390 	.word	0x0800e390
 8001224:	20000bd8 	.word	0x20000bd8
 8001228:	0800e3b8 	.word	0x0800e3b8
 800122c:	20001030 	.word	0x20001030
 8001230:	0800e3e0 	.word	0x0800e3e0
 8001234:	20001888 	.word	0x20001888

08001238 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b096      	sub	sp, #88	@ 0x58
 800123c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800123e:	f107 0314 	add.w	r3, r7, #20
 8001242:	2244      	movs	r2, #68	@ 0x44
 8001244:	2100      	movs	r1, #0
 8001246:	4618      	mov	r0, r3
 8001248:	f008 f95e 	bl	8009508 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800124c:	463b      	mov	r3, r7
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
 8001252:	605a      	str	r2, [r3, #4]
 8001254:	609a      	str	r2, [r3, #8]
 8001256:	60da      	str	r2, [r3, #12]
 8001258:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800125a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800125e:	f002 ff99 	bl	8004194 <HAL_PWREx_ControlVoltageScaling>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001268:	f000 fd58 	bl	8001d1c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800126c:	f002 ff74 	bl	8004158 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001270:	4b21      	ldr	r3, [pc, #132]	@ (80012f8 <SystemClock_Config+0xc0>)
 8001272:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001276:	4a20      	ldr	r2, [pc, #128]	@ (80012f8 <SystemClock_Config+0xc0>)
 8001278:	f023 0318 	bic.w	r3, r3, #24
 800127c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001280:	2314      	movs	r3, #20
 8001282:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001284:	2301      	movs	r3, #1
 8001286:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001288:	2301      	movs	r3, #1
 800128a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800128c:	2300      	movs	r3, #0
 800128e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001290:	2360      	movs	r3, #96	@ 0x60
 8001292:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001294:	2302      	movs	r3, #2
 8001296:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001298:	2301      	movs	r3, #1
 800129a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800129c:	2301      	movs	r3, #1
 800129e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80012a0:	2328      	movs	r3, #40	@ 0x28
 80012a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80012a4:	2307      	movs	r3, #7
 80012a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012a8:	2302      	movs	r3, #2
 80012aa:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012ac:	2302      	movs	r3, #2
 80012ae:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012b0:	f107 0314 	add.w	r3, r7, #20
 80012b4:	4618      	mov	r0, r3
 80012b6:	f003 f88f 	bl	80043d8 <HAL_RCC_OscConfig>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80012c0:	f000 fd2c 	bl	8001d1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012c4:	230f      	movs	r3, #15
 80012c6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012c8:	2303      	movs	r3, #3
 80012ca:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012cc:	2300      	movs	r3, #0
 80012ce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012d0:	2300      	movs	r3, #0
 80012d2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012d4:	2300      	movs	r3, #0
 80012d6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80012d8:	463b      	mov	r3, r7
 80012da:	2104      	movs	r1, #4
 80012dc:	4618      	mov	r0, r3
 80012de:	f003 fc57 	bl	8004b90 <HAL_RCC_ClockConfig>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80012e8:	f000 fd18 	bl	8001d1c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80012ec:	f004 f95e 	bl	80055ac <HAL_RCCEx_EnableMSIPLLMode>
}
 80012f0:	bf00      	nop
 80012f2:	3758      	adds	r7, #88	@ 0x58
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	40021000 	.word	0x40021000

080012fc <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8001300:	4b18      	ldr	r3, [pc, #96]	@ (8001364 <MX_DFSDM1_Init+0x68>)
 8001302:	4a19      	ldr	r2, [pc, #100]	@ (8001368 <MX_DFSDM1_Init+0x6c>)
 8001304:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8001306:	4b17      	ldr	r3, [pc, #92]	@ (8001364 <MX_DFSDM1_Init+0x68>)
 8001308:	2201      	movs	r2, #1
 800130a:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800130c:	4b15      	ldr	r3, [pc, #84]	@ (8001364 <MX_DFSDM1_Init+0x68>)
 800130e:	2200      	movs	r2, #0
 8001310:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8001312:	4b14      	ldr	r3, [pc, #80]	@ (8001364 <MX_DFSDM1_Init+0x68>)
 8001314:	2202      	movs	r2, #2
 8001316:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8001318:	4b12      	ldr	r3, [pc, #72]	@ (8001364 <MX_DFSDM1_Init+0x68>)
 800131a:	2200      	movs	r2, #0
 800131c:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800131e:	4b11      	ldr	r3, [pc, #68]	@ (8001364 <MX_DFSDM1_Init+0x68>)
 8001320:	2200      	movs	r2, #0
 8001322:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8001324:	4b0f      	ldr	r3, [pc, #60]	@ (8001364 <MX_DFSDM1_Init+0x68>)
 8001326:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800132a:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800132c:	4b0d      	ldr	r3, [pc, #52]	@ (8001364 <MX_DFSDM1_Init+0x68>)
 800132e:	2200      	movs	r2, #0
 8001330:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8001332:	4b0c      	ldr	r3, [pc, #48]	@ (8001364 <MX_DFSDM1_Init+0x68>)
 8001334:	2204      	movs	r2, #4
 8001336:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8001338:	4b0a      	ldr	r3, [pc, #40]	@ (8001364 <MX_DFSDM1_Init+0x68>)
 800133a:	2200      	movs	r2, #0
 800133c:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 800133e:	4b09      	ldr	r3, [pc, #36]	@ (8001364 <MX_DFSDM1_Init+0x68>)
 8001340:	2201      	movs	r2, #1
 8001342:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8001344:	4b07      	ldr	r3, [pc, #28]	@ (8001364 <MX_DFSDM1_Init+0x68>)
 8001346:	2200      	movs	r2, #0
 8001348:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 800134a:	4b06      	ldr	r3, [pc, #24]	@ (8001364 <MX_DFSDM1_Init+0x68>)
 800134c:	2200      	movs	r2, #0
 800134e:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8001350:	4804      	ldr	r0, [pc, #16]	@ (8001364 <MX_DFSDM1_Init+0x68>)
 8001352:	f001 fc7d 	bl	8002c50 <HAL_DFSDM_ChannelInit>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 800135c:	f000 fcde 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8001360:	bf00      	nop
 8001362:	bd80      	pop	{r7, pc}
 8001364:	200004ec 	.word	0x200004ec
 8001368:	40016020 	.word	0x40016020

0800136c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001370:	4b1b      	ldr	r3, [pc, #108]	@ (80013e0 <MX_I2C2_Init+0x74>)
 8001372:	4a1c      	ldr	r2, [pc, #112]	@ (80013e4 <MX_I2C2_Init+0x78>)
 8001374:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8001376:	4b1a      	ldr	r3, [pc, #104]	@ (80013e0 <MX_I2C2_Init+0x74>)
 8001378:	4a1b      	ldr	r2, [pc, #108]	@ (80013e8 <MX_I2C2_Init+0x7c>)
 800137a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800137c:	4b18      	ldr	r3, [pc, #96]	@ (80013e0 <MX_I2C2_Init+0x74>)
 800137e:	2200      	movs	r2, #0
 8001380:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001382:	4b17      	ldr	r3, [pc, #92]	@ (80013e0 <MX_I2C2_Init+0x74>)
 8001384:	2201      	movs	r2, #1
 8001386:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001388:	4b15      	ldr	r3, [pc, #84]	@ (80013e0 <MX_I2C2_Init+0x74>)
 800138a:	2200      	movs	r2, #0
 800138c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800138e:	4b14      	ldr	r3, [pc, #80]	@ (80013e0 <MX_I2C2_Init+0x74>)
 8001390:	2200      	movs	r2, #0
 8001392:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001394:	4b12      	ldr	r3, [pc, #72]	@ (80013e0 <MX_I2C2_Init+0x74>)
 8001396:	2200      	movs	r2, #0
 8001398:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800139a:	4b11      	ldr	r3, [pc, #68]	@ (80013e0 <MX_I2C2_Init+0x74>)
 800139c:	2200      	movs	r2, #0
 800139e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013a0:	4b0f      	ldr	r3, [pc, #60]	@ (80013e0 <MX_I2C2_Init+0x74>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80013a6:	480e      	ldr	r0, [pc, #56]	@ (80013e0 <MX_I2C2_Init+0x74>)
 80013a8:	f001 ff80 	bl	80032ac <HAL_I2C_Init>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80013b2:	f000 fcb3 	bl	8001d1c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013b6:	2100      	movs	r1, #0
 80013b8:	4809      	ldr	r0, [pc, #36]	@ (80013e0 <MX_I2C2_Init+0x74>)
 80013ba:	f002 fd03 	bl	8003dc4 <HAL_I2CEx_ConfigAnalogFilter>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80013c4:	f000 fcaa 	bl	8001d1c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80013c8:	2100      	movs	r1, #0
 80013ca:	4805      	ldr	r0, [pc, #20]	@ (80013e0 <MX_I2C2_Init+0x74>)
 80013cc:	f002 fd45 	bl	8003e5a <HAL_I2CEx_ConfigDigitalFilter>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80013d6:	f000 fca1 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80013da:	bf00      	nop
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	20000524 	.word	0x20000524
 80013e4:	40005800 	.word	0x40005800
 80013e8:	10d19ce4 	.word	0x10d19ce4

080013ec <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 80013f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001430 <MX_QUADSPI_Init+0x44>)
 80013f2:	4a10      	ldr	r2, [pc, #64]	@ (8001434 <MX_QUADSPI_Init+0x48>)
 80013f4:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 80013f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001430 <MX_QUADSPI_Init+0x44>)
 80013f8:	2202      	movs	r2, #2
 80013fa:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 80013fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001430 <MX_QUADSPI_Init+0x44>)
 80013fe:	2204      	movs	r2, #4
 8001400:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8001402:	4b0b      	ldr	r3, [pc, #44]	@ (8001430 <MX_QUADSPI_Init+0x44>)
 8001404:	2210      	movs	r2, #16
 8001406:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8001408:	4b09      	ldr	r3, [pc, #36]	@ (8001430 <MX_QUADSPI_Init+0x44>)
 800140a:	2217      	movs	r2, #23
 800140c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800140e:	4b08      	ldr	r3, [pc, #32]	@ (8001430 <MX_QUADSPI_Init+0x44>)
 8001410:	2200      	movs	r2, #0
 8001412:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001414:	4b06      	ldr	r3, [pc, #24]	@ (8001430 <MX_QUADSPI_Init+0x44>)
 8001416:	2200      	movs	r2, #0
 8001418:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800141a:	4805      	ldr	r0, [pc, #20]	@ (8001430 <MX_QUADSPI_Init+0x44>)
 800141c:	f002 ff20 	bl	8004260 <HAL_QSPI_Init>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8001426:	f000 fc79 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	20000578 	.word	0x20000578
 8001434:	a0001000 	.word	0xa0001000

08001438 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b086      	sub	sp, #24
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800143e:	1d3b      	adds	r3, r7, #4
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	605a      	str	r2, [r3, #4]
 8001446:	609a      	str	r2, [r3, #8]
 8001448:	60da      	str	r2, [r3, #12]
 800144a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800144c:	2300      	movs	r3, #0
 800144e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001450:	4b25      	ldr	r3, [pc, #148]	@ (80014e8 <MX_RTC_Init+0xb0>)
 8001452:	4a26      	ldr	r2, [pc, #152]	@ (80014ec <MX_RTC_Init+0xb4>)
 8001454:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001456:	4b24      	ldr	r3, [pc, #144]	@ (80014e8 <MX_RTC_Init+0xb0>)
 8001458:	2200      	movs	r2, #0
 800145a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800145c:	4b22      	ldr	r3, [pc, #136]	@ (80014e8 <MX_RTC_Init+0xb0>)
 800145e:	227f      	movs	r2, #127	@ 0x7f
 8001460:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001462:	4b21      	ldr	r3, [pc, #132]	@ (80014e8 <MX_RTC_Init+0xb0>)
 8001464:	22ff      	movs	r2, #255	@ 0xff
 8001466:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001468:	4b1f      	ldr	r3, [pc, #124]	@ (80014e8 <MX_RTC_Init+0xb0>)
 800146a:	2200      	movs	r2, #0
 800146c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800146e:	4b1e      	ldr	r3, [pc, #120]	@ (80014e8 <MX_RTC_Init+0xb0>)
 8001470:	2200      	movs	r2, #0
 8001472:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001474:	4b1c      	ldr	r3, [pc, #112]	@ (80014e8 <MX_RTC_Init+0xb0>)
 8001476:	2200      	movs	r2, #0
 8001478:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800147a:	4b1b      	ldr	r3, [pc, #108]	@ (80014e8 <MX_RTC_Init+0xb0>)
 800147c:	2200      	movs	r2, #0
 800147e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001480:	4819      	ldr	r0, [pc, #100]	@ (80014e8 <MX_RTC_Init+0xb0>)
 8001482:	f004 fa75 	bl	8005970 <HAL_RTC_Init>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 800148c:	f000 fc46 	bl	8001d1c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x12;
 8001490:	2312      	movs	r3, #18
 8001492:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x00;
 8001494:	2300      	movs	r3, #0
 8001496:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x00;
 8001498:	2300      	movs	r3, #0
 800149a:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800149c:	2300      	movs	r3, #0
 800149e:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80014a0:	2300      	movs	r3, #0
 80014a2:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80014a4:	1d3b      	adds	r3, r7, #4
 80014a6:	2200      	movs	r2, #0
 80014a8:	4619      	mov	r1, r3
 80014aa:	480f      	ldr	r0, [pc, #60]	@ (80014e8 <MX_RTC_Init+0xb0>)
 80014ac:	f004 fae8 	bl	8005a80 <HAL_RTC_SetTime>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80014b6:	f000 fc31 	bl	8001d1c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_TUESDAY;
 80014ba:	2302      	movs	r3, #2
 80014bc:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_NOVEMBER;
 80014be:	2311      	movs	r3, #17
 80014c0:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0X25;
 80014c2:	2325      	movs	r3, #37	@ 0x25
 80014c4:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0X25;
 80014c6:	2325      	movs	r3, #37	@ 0x25
 80014c8:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80014ca:	463b      	mov	r3, r7
 80014cc:	2200      	movs	r2, #0
 80014ce:	4619      	mov	r1, r3
 80014d0:	4805      	ldr	r0, [pc, #20]	@ (80014e8 <MX_RTC_Init+0xb0>)
 80014d2:	f004 fb72 	bl	8005bba <HAL_RTC_SetDate>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 80014dc:	f000 fc1e 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80014e0:	bf00      	nop
 80014e2:	3718      	adds	r7, #24
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	200005bc 	.word	0x200005bc
 80014ec:	40002800 	.word	0x40002800

080014f0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014f4:	4b14      	ldr	r3, [pc, #80]	@ (8001548 <MX_USART1_UART_Init+0x58>)
 80014f6:	4a15      	ldr	r2, [pc, #84]	@ (800154c <MX_USART1_UART_Init+0x5c>)
 80014f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014fa:	4b13      	ldr	r3, [pc, #76]	@ (8001548 <MX_USART1_UART_Init+0x58>)
 80014fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001500:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001502:	4b11      	ldr	r3, [pc, #68]	@ (8001548 <MX_USART1_UART_Init+0x58>)
 8001504:	2200      	movs	r2, #0
 8001506:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001508:	4b0f      	ldr	r3, [pc, #60]	@ (8001548 <MX_USART1_UART_Init+0x58>)
 800150a:	2200      	movs	r2, #0
 800150c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800150e:	4b0e      	ldr	r3, [pc, #56]	@ (8001548 <MX_USART1_UART_Init+0x58>)
 8001510:	2200      	movs	r2, #0
 8001512:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001514:	4b0c      	ldr	r3, [pc, #48]	@ (8001548 <MX_USART1_UART_Init+0x58>)
 8001516:	220c      	movs	r2, #12
 8001518:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800151a:	4b0b      	ldr	r3, [pc, #44]	@ (8001548 <MX_USART1_UART_Init+0x58>)
 800151c:	2200      	movs	r2, #0
 800151e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001520:	4b09      	ldr	r3, [pc, #36]	@ (8001548 <MX_USART1_UART_Init+0x58>)
 8001522:	2200      	movs	r2, #0
 8001524:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001526:	4b08      	ldr	r3, [pc, #32]	@ (8001548 <MX_USART1_UART_Init+0x58>)
 8001528:	2200      	movs	r2, #0
 800152a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800152c:	4b06      	ldr	r3, [pc, #24]	@ (8001548 <MX_USART1_UART_Init+0x58>)
 800152e:	2200      	movs	r2, #0
 8001530:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001532:	4805      	ldr	r0, [pc, #20]	@ (8001548 <MX_USART1_UART_Init+0x58>)
 8001534:	f004 fc7e 	bl	8005e34 <HAL_UART_Init>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800153e:	f000 fbed 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	200005e0 	.word	0x200005e0
 800154c:	40013800 	.word	0x40013800

08001550 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001554:	4b14      	ldr	r3, [pc, #80]	@ (80015a8 <MX_USART3_UART_Init+0x58>)
 8001556:	4a15      	ldr	r2, [pc, #84]	@ (80015ac <MX_USART3_UART_Init+0x5c>)
 8001558:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800155a:	4b13      	ldr	r3, [pc, #76]	@ (80015a8 <MX_USART3_UART_Init+0x58>)
 800155c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001560:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001562:	4b11      	ldr	r3, [pc, #68]	@ (80015a8 <MX_USART3_UART_Init+0x58>)
 8001564:	2200      	movs	r2, #0
 8001566:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001568:	4b0f      	ldr	r3, [pc, #60]	@ (80015a8 <MX_USART3_UART_Init+0x58>)
 800156a:	2200      	movs	r2, #0
 800156c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800156e:	4b0e      	ldr	r3, [pc, #56]	@ (80015a8 <MX_USART3_UART_Init+0x58>)
 8001570:	2200      	movs	r2, #0
 8001572:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001574:	4b0c      	ldr	r3, [pc, #48]	@ (80015a8 <MX_USART3_UART_Init+0x58>)
 8001576:	220c      	movs	r2, #12
 8001578:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800157a:	4b0b      	ldr	r3, [pc, #44]	@ (80015a8 <MX_USART3_UART_Init+0x58>)
 800157c:	2200      	movs	r2, #0
 800157e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001580:	4b09      	ldr	r3, [pc, #36]	@ (80015a8 <MX_USART3_UART_Init+0x58>)
 8001582:	2200      	movs	r2, #0
 8001584:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001586:	4b08      	ldr	r3, [pc, #32]	@ (80015a8 <MX_USART3_UART_Init+0x58>)
 8001588:	2200      	movs	r2, #0
 800158a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800158c:	4b06      	ldr	r3, [pc, #24]	@ (80015a8 <MX_USART3_UART_Init+0x58>)
 800158e:	2200      	movs	r2, #0
 8001590:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001592:	4805      	ldr	r0, [pc, #20]	@ (80015a8 <MX_USART3_UART_Init+0x58>)
 8001594:	f004 fc4e 	bl	8005e34 <HAL_UART_Init>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800159e:	f000 fbbd 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	20000668 	.word	0x20000668
 80015ac:	40004800 	.word	0x40004800

080015b0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80015b4:	4b14      	ldr	r3, [pc, #80]	@ (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015b6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80015ba:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80015bc:	4b12      	ldr	r3, [pc, #72]	@ (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015be:	2206      	movs	r2, #6
 80015c0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80015c2:	4b11      	ldr	r3, [pc, #68]	@ (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015c4:	2202      	movs	r2, #2
 80015c6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80015c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015ca:	2202      	movs	r2, #2
 80015cc:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80015ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80015d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80015da:	4b0b      	ldr	r3, [pc, #44]	@ (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015dc:	2200      	movs	r2, #0
 80015de:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80015e0:	4b09      	ldr	r3, [pc, #36]	@ (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80015e6:	4b08      	ldr	r3, [pc, #32]	@ (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80015ec:	4b06      	ldr	r3, [pc, #24]	@ (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80015f2:	4805      	ldr	r0, [pc, #20]	@ (8001608 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015f4:	f002 fc7d 	bl	8003ef2 <HAL_PCD_Init>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80015fe:	f000 fb8d 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	200006f0 	.word	0x200006f0

0800160c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b08a      	sub	sp, #40	@ 0x28
 8001610:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001612:	f107 0314 	add.w	r3, r7, #20
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	605a      	str	r2, [r3, #4]
 800161c:	609a      	str	r2, [r3, #8]
 800161e:	60da      	str	r2, [r3, #12]
 8001620:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001622:	4bbc      	ldr	r3, [pc, #752]	@ (8001914 <MX_GPIO_Init+0x308>)
 8001624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001626:	4abb      	ldr	r2, [pc, #748]	@ (8001914 <MX_GPIO_Init+0x308>)
 8001628:	f043 0310 	orr.w	r3, r3, #16
 800162c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800162e:	4bb9      	ldr	r3, [pc, #740]	@ (8001914 <MX_GPIO_Init+0x308>)
 8001630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001632:	f003 0310 	and.w	r3, r3, #16
 8001636:	613b      	str	r3, [r7, #16]
 8001638:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800163a:	4bb6      	ldr	r3, [pc, #728]	@ (8001914 <MX_GPIO_Init+0x308>)
 800163c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800163e:	4ab5      	ldr	r2, [pc, #724]	@ (8001914 <MX_GPIO_Init+0x308>)
 8001640:	f043 0304 	orr.w	r3, r3, #4
 8001644:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001646:	4bb3      	ldr	r3, [pc, #716]	@ (8001914 <MX_GPIO_Init+0x308>)
 8001648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800164a:	f003 0304 	and.w	r3, r3, #4
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001652:	4bb0      	ldr	r3, [pc, #704]	@ (8001914 <MX_GPIO_Init+0x308>)
 8001654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001656:	4aaf      	ldr	r2, [pc, #700]	@ (8001914 <MX_GPIO_Init+0x308>)
 8001658:	f043 0301 	orr.w	r3, r3, #1
 800165c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800165e:	4bad      	ldr	r3, [pc, #692]	@ (8001914 <MX_GPIO_Init+0x308>)
 8001660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	60bb      	str	r3, [r7, #8]
 8001668:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800166a:	4baa      	ldr	r3, [pc, #680]	@ (8001914 <MX_GPIO_Init+0x308>)
 800166c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800166e:	4aa9      	ldr	r2, [pc, #676]	@ (8001914 <MX_GPIO_Init+0x308>)
 8001670:	f043 0302 	orr.w	r3, r3, #2
 8001674:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001676:	4ba7      	ldr	r3, [pc, #668]	@ (8001914 <MX_GPIO_Init+0x308>)
 8001678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800167a:	f003 0302 	and.w	r3, r3, #2
 800167e:	607b      	str	r3, [r7, #4]
 8001680:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001682:	4ba4      	ldr	r3, [pc, #656]	@ (8001914 <MX_GPIO_Init+0x308>)
 8001684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001686:	4aa3      	ldr	r2, [pc, #652]	@ (8001914 <MX_GPIO_Init+0x308>)
 8001688:	f043 0308 	orr.w	r3, r3, #8
 800168c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800168e:	4ba1      	ldr	r3, [pc, #644]	@ (8001914 <MX_GPIO_Init+0x308>)
 8001690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001692:	f003 0308 	and.w	r3, r3, #8
 8001696:	603b      	str	r3, [r7, #0]
 8001698:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|LED_RED_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 800169a:	2200      	movs	r2, #0
 800169c:	f44f 718e 	mov.w	r1, #284	@ 0x11c
 80016a0:	489d      	ldr	r0, [pc, #628]	@ (8001918 <MX_GPIO_Init+0x30c>)
 80016a2:	f001 fdd3 	bl	800324c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 80016a6:	2200      	movs	r2, #0
 80016a8:	f248 1104 	movw	r1, #33028	@ 0x8104
 80016ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016b0:	f001 fdcc 	bl	800324c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 80016b4:	2200      	movs	r2, #0
 80016b6:	f24f 0114 	movw	r1, #61460	@ 0xf014
 80016ba:	4898      	ldr	r0, [pc, #608]	@ (800191c <MX_GPIO_Init+0x310>)
 80016bc:	f001 fdc6 	bl	800324c <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 80016c0:	2200      	movs	r2, #0
 80016c2:	f241 0181 	movw	r1, #4225	@ 0x1081
 80016c6:	4896      	ldr	r0, [pc, #600]	@ (8001920 <MX_GPIO_Init+0x314>)
 80016c8:	f001 fdc0 	bl	800324c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 80016cc:	2201      	movs	r2, #1
 80016ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016d2:	4893      	ldr	r0, [pc, #588]	@ (8001920 <MX_GPIO_Init+0x314>)
 80016d4:	f001 fdba 	bl	800324c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin, GPIO_PIN_RESET);
 80016d8:	2200      	movs	r2, #0
 80016da:	2140      	movs	r1, #64	@ 0x40
 80016dc:	4891      	ldr	r0, [pc, #580]	@ (8001924 <MX_GPIO_Init+0x318>)
 80016de:	f001 fdb5 	bl	800324c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 80016e2:	2201      	movs	r2, #1
 80016e4:	2120      	movs	r1, #32
 80016e6:	488d      	ldr	r0, [pc, #564]	@ (800191c <MX_GPIO_Init+0x310>)
 80016e8:	f001 fdb0 	bl	800324c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 80016ec:	2201      	movs	r2, #1
 80016ee:	2101      	movs	r1, #1
 80016f0:	4889      	ldr	r0, [pc, #548]	@ (8001918 <MX_GPIO_Init+0x30c>)
 80016f2:	f001 fdab 	bl	800324c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin LED_RED_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin
                           ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|LED_RED_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin
 80016f6:	f240 131d 	movw	r3, #285	@ 0x11d
 80016fa:	617b      	str	r3, [r7, #20]
                          |ISM43362_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fc:	2301      	movs	r3, #1
 80016fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001700:	2300      	movs	r3, #0
 8001702:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001704:	2300      	movs	r3, #0
 8001706:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001708:	f107 0314 	add.w	r3, r7, #20
 800170c:	4619      	mov	r1, r3
 800170e:	4882      	ldr	r0, [pc, #520]	@ (8001918 <MX_GPIO_Init+0x30c>)
 8001710:	f001 fbda 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8001714:	2362      	movs	r3, #98	@ 0x62
 8001716:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001718:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800171c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171e:	2300      	movs	r3, #0
 8001720:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001722:	f107 0314 	add.w	r3, r7, #20
 8001726:	4619      	mov	r1, r3
 8001728:	487b      	ldr	r0, [pc, #492]	@ (8001918 <MX_GPIO_Init+0x30c>)
 800172a:	f001 fbcd 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800172e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001732:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001734:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001738:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173a:	2300      	movs	r3, #0
 800173c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800173e:	f107 0314 	add.w	r3, r7, #20
 8001742:	4619      	mov	r1, r3
 8001744:	4877      	ldr	r0, [pc, #476]	@ (8001924 <MX_GPIO_Init+0x318>)
 8001746:	f001 fbbf 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 800174a:	233f      	movs	r3, #63	@ 0x3f
 800174c:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800174e:	230b      	movs	r3, #11
 8001750:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001752:	2300      	movs	r3, #0
 8001754:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001756:	f107 0314 	add.w	r3, r7, #20
 800175a:	4619      	mov	r1, r3
 800175c:	4871      	ldr	r0, [pc, #452]	@ (8001924 <MX_GPIO_Init+0x318>)
 800175e:	f001 fbb3 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8001762:	2303      	movs	r3, #3
 8001764:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001766:	2302      	movs	r3, #2
 8001768:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	2300      	movs	r3, #0
 800176c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800176e:	2303      	movs	r3, #3
 8001770:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001772:	2308      	movs	r3, #8
 8001774:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001776:	f107 0314 	add.w	r3, r7, #20
 800177a:	4619      	mov	r1, r3
 800177c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001780:	f001 fba2 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8001784:	f248 1304 	movw	r3, #33028	@ 0x8104
 8001788:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178a:	2301      	movs	r3, #1
 800178c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001792:	2300      	movs	r3, #0
 8001794:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001796:	f107 0314 	add.w	r3, r7, #20
 800179a:	4619      	mov	r1, r3
 800179c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017a0:	f001 fb92 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 80017a4:	2308      	movs	r3, #8
 80017a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a8:	2302      	movs	r3, #2
 80017aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ac:	2300      	movs	r3, #0
 80017ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b0:	2300      	movs	r3, #0
 80017b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80017b4:	2301      	movs	r3, #1
 80017b6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 80017b8:	f107 0314 	add.w	r3, r7, #20
 80017bc:	4619      	mov	r1, r3
 80017be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017c2:	f001 fb81 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 80017c6:	2310      	movs	r3, #16
 80017c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80017ca:	230b      	movs	r3, #11
 80017cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ce:	2300      	movs	r3, #0
 80017d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 80017d2:	f107 0314 	add.w	r3, r7, #20
 80017d6:	4619      	mov	r1, r3
 80017d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017dc:	f001 fb74 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 80017e0:	23e0      	movs	r3, #224	@ 0xe0
 80017e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e4:	2302      	movs	r3, #2
 80017e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e8:	2300      	movs	r3, #0
 80017ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ec:	2303      	movs	r3, #3
 80017ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80017f0:	2305      	movs	r3, #5
 80017f2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f4:	f107 0314 	add.w	r3, r7, #20
 80017f8:	4619      	mov	r1, r3
 80017fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017fe:	f001 fb63 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001802:	2301      	movs	r3, #1
 8001804:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001806:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800180a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8001810:	f107 0314 	add.w	r3, r7, #20
 8001814:	4619      	mov	r1, r3
 8001816:	4841      	ldr	r0, [pc, #260]	@ (800191c <MX_GPIO_Init+0x310>)
 8001818:	f001 fb56 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 800181c:	2302      	movs	r3, #2
 800181e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001820:	230b      	movs	r3, #11
 8001822:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001824:	2300      	movs	r3, #0
 8001826:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001828:	f107 0314 	add.w	r3, r7, #20
 800182c:	4619      	mov	r1, r3
 800182e:	483b      	ldr	r0, [pc, #236]	@ (800191c <MX_GPIO_Init+0x310>)
 8001830:	f001 fb4a 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001834:	f24f 0334 	movw	r3, #61492	@ 0xf034
 8001838:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800183a:	2301      	movs	r3, #1
 800183c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183e:	2300      	movs	r3, #0
 8001840:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001842:	2300      	movs	r3, #0
 8001844:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001846:	f107 0314 	add.w	r3, r7, #20
 800184a:	4619      	mov	r1, r3
 800184c:	4833      	ldr	r0, [pc, #204]	@ (800191c <MX_GPIO_Init+0x310>)
 800184e:	f001 fb3b 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8001852:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 8001856:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001858:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800185c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185e:	2300      	movs	r3, #0
 8001860:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001862:	f107 0314 	add.w	r3, r7, #20
 8001866:	4619      	mov	r1, r3
 8001868:	482d      	ldr	r0, [pc, #180]	@ (8001920 <MX_GPIO_Init+0x314>)
 800186a:	f001 fb2d 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 800186e:	f243 0381 	movw	r3, #12417	@ 0x3081
 8001872:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001874:	2301      	movs	r3, #1
 8001876:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001878:	2300      	movs	r3, #0
 800187a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800187c:	2300      	movs	r3, #0
 800187e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001880:	f107 0314 	add.w	r3, r7, #20
 8001884:	4619      	mov	r1, r3
 8001886:	4826      	ldr	r0, [pc, #152]	@ (8001920 <MX_GPIO_Init+0x314>)
 8001888:	f001 fb1e 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VL53L0X_XSHUT_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin;
 800188c:	2340      	movs	r3, #64	@ 0x40
 800188e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001890:	2301      	movs	r3, #1
 8001892:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001894:	2300      	movs	r3, #0
 8001896:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001898:	2300      	movs	r3, #0
 800189a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 800189c:	f107 0314 	add.w	r3, r7, #20
 80018a0:	4619      	mov	r1, r3
 80018a2:	4820      	ldr	r0, [pc, #128]	@ (8001924 <MX_GPIO_Init+0x318>)
 80018a4:	f001 fb10 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 80018a8:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80018ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018ae:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80018b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b4:	2300      	movs	r3, #0
 80018b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018b8:	f107 0314 	add.w	r3, r7, #20
 80018bc:	4619      	mov	r1, r3
 80018be:	4819      	ldr	r0, [pc, #100]	@ (8001924 <MX_GPIO_Init+0x318>)
 80018c0:	f001 fb02 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 80018c4:	2302      	movs	r3, #2
 80018c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c8:	2302      	movs	r3, #2
 80018ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018cc:	2300      	movs	r3, #0
 80018ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d0:	2303      	movs	r3, #3
 80018d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80018d4:	2305      	movs	r3, #5
 80018d6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80018d8:	f107 0314 	add.w	r3, r7, #20
 80018dc:	4619      	mov	r1, r3
 80018de:	4810      	ldr	r0, [pc, #64]	@ (8001920 <MX_GPIO_Init+0x314>)
 80018e0:	f001 faf2 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80018e4:	2378      	movs	r3, #120	@ 0x78
 80018e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e8:	2302      	movs	r3, #2
 80018ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018f0:	2303      	movs	r3, #3
 80018f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018f4:	2307      	movs	r3, #7
 80018f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018f8:	f107 0314 	add.w	r3, r7, #20
 80018fc:	4619      	mov	r1, r3
 80018fe:	4808      	ldr	r0, [pc, #32]	@ (8001920 <MX_GPIO_Init+0x314>)
 8001900:	f001 fae2 	bl	8002ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001904:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001908:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800190a:	2312      	movs	r3, #18
 800190c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190e:	2300      	movs	r3, #0
 8001910:	61fb      	str	r3, [r7, #28]
 8001912:	e009      	b.n	8001928 <MX_GPIO_Init+0x31c>
 8001914:	40021000 	.word	0x40021000
 8001918:	48001000 	.word	0x48001000
 800191c:	48000400 	.word	0x48000400
 8001920:	48000c00 	.word	0x48000c00
 8001924:	48000800 	.word	0x48000800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001928:	2303      	movs	r3, #3
 800192a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800192c:	2304      	movs	r3, #4
 800192e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001930:	f107 0314 	add.w	r3, r7, #20
 8001934:	4619      	mov	r1, r3
 8001936:	480b      	ldr	r0, [pc, #44]	@ (8001964 <MX_GPIO_Init+0x358>)
 8001938:	f001 fac6 	bl	8002ec8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800193c:	2200      	movs	r2, #0
 800193e:	2105      	movs	r1, #5
 8001940:	2017      	movs	r0, #23
 8001942:	f001 f94e 	bl	8002be2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001946:	2017      	movs	r0, #23
 8001948:	f001 f967 	bl	8002c1a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800194c:	2200      	movs	r2, #0
 800194e:	2105      	movs	r1, #5
 8001950:	2028      	movs	r0, #40	@ 0x28
 8001952:	f001 f946 	bl	8002be2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001956:	2028      	movs	r0, #40	@ 0x28
 8001958:	f001 f95f 	bl	8002c1a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800195c:	bf00      	nop
 800195e:	3728      	adds	r7, #40	@ 0x28
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	48000400 	.word	0x48000400

08001968 <Enable_LSM6DSL_WakeUp>:

/* USER CODE BEGIN 4 */
void Enable_LSM6DSL_WakeUp(uint8_t threshold)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b088      	sub	sp, #32
 800196c:	af04      	add	r7, sp, #16
 800196e:	4603      	mov	r3, r0
 8001970:	71fb      	strb	r3, [r7, #7]
    uint8_t regData = 0;
 8001972:	2300      	movs	r3, #0
 8001974:	73fb      	strb	r3, [r7, #15]

    // 1.  TAP_CFG (0x58)  -> 
    // Bit 7 (INTERRUPTS_ENABLE) = 1
    // Bit 5 (SLOPE_FDS) = 1 ()
    regData = 0x90; // Binary: 1001 0000
 8001976:	2390      	movs	r3, #144	@ 0x90
 8001978:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(&hi2c2, LSM6DSL_ADDR, 0x58, I2C_MEMADD_SIZE_8BIT, &regData, 1, 100);
 800197a:	2364      	movs	r3, #100	@ 0x64
 800197c:	9302      	str	r3, [sp, #8]
 800197e:	2301      	movs	r3, #1
 8001980:	9301      	str	r3, [sp, #4]
 8001982:	f107 030f 	add.w	r3, r7, #15
 8001986:	9300      	str	r3, [sp, #0]
 8001988:	2301      	movs	r3, #1
 800198a:	2258      	movs	r2, #88	@ 0x58
 800198c:	21d4      	movs	r1, #212	@ 0xd4
 800198e:	481d      	ldr	r0, [pc, #116]	@ (8001a04 <Enable_LSM6DSL_WakeUp+0x9c>)
 8001990:	f001 fd28 	bl	80033e4 <HAL_I2C_Mem_Write>

    // 2.  WAKE_UP_THS (0x5B) -> 
    //  6 bit (0~63)
    regData = threshold & 0x3F;
 8001994:	79fb      	ldrb	r3, [r7, #7]
 8001996:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800199a:	b2db      	uxtb	r3, r3
 800199c:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(&hi2c2, LSM6DSL_ADDR, 0x5B, I2C_MEMADD_SIZE_8BIT, &regData, 1, 100);
 800199e:	2364      	movs	r3, #100	@ 0x64
 80019a0:	9302      	str	r3, [sp, #8]
 80019a2:	2301      	movs	r3, #1
 80019a4:	9301      	str	r3, [sp, #4]
 80019a6:	f107 030f 	add.w	r3, r7, #15
 80019aa:	9300      	str	r3, [sp, #0]
 80019ac:	2301      	movs	r3, #1
 80019ae:	225b      	movs	r2, #91	@ 0x5b
 80019b0:	21d4      	movs	r1, #212	@ 0xd4
 80019b2:	4814      	ldr	r0, [pc, #80]	@ (8001a04 <Enable_LSM6DSL_WakeUp+0x9c>)
 80019b4:	f001 fd16 	bl	80033e4 <HAL_I2C_Mem_Write>

    // 3.  WAKE_UP_DUR (0x5C) -> 
    //  0 
    regData = 0x00;
 80019b8:	2300      	movs	r3, #0
 80019ba:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(&hi2c2, LSM6DSL_ADDR, 0x5C, I2C_MEMADD_SIZE_8BIT, &regData, 1, 100);
 80019bc:	2364      	movs	r3, #100	@ 0x64
 80019be:	9302      	str	r3, [sp, #8]
 80019c0:	2301      	movs	r3, #1
 80019c2:	9301      	str	r3, [sp, #4]
 80019c4:	f107 030f 	add.w	r3, r7, #15
 80019c8:	9300      	str	r3, [sp, #0]
 80019ca:	2301      	movs	r3, #1
 80019cc:	225c      	movs	r2, #92	@ 0x5c
 80019ce:	21d4      	movs	r1, #212	@ 0xd4
 80019d0:	480c      	ldr	r0, [pc, #48]	@ (8001a04 <Enable_LSM6DSL_WakeUp+0x9c>)
 80019d2:	f001 fd07 	bl	80033e4 <HAL_I2C_Mem_Write>

    // 4.  MD1_CFG (0x5E) ->  Wake-up  INT1 
    // Bit 5 (INT1_WU) = 1
    regData = 0x20; // Binary: 0010 0000
 80019d6:	2320      	movs	r3, #32
 80019d8:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(&hi2c2, LSM6DSL_ADDR, 0x5E, I2C_MEMADD_SIZE_8BIT, &regData, 1, 100);
 80019da:	2364      	movs	r3, #100	@ 0x64
 80019dc:	9302      	str	r3, [sp, #8]
 80019de:	2301      	movs	r3, #1
 80019e0:	9301      	str	r3, [sp, #4]
 80019e2:	f107 030f 	add.w	r3, r7, #15
 80019e6:	9300      	str	r3, [sp, #0]
 80019e8:	2301      	movs	r3, #1
 80019ea:	225e      	movs	r2, #94	@ 0x5e
 80019ec:	21d4      	movs	r1, #212	@ 0xd4
 80019ee:	4805      	ldr	r0, [pc, #20]	@ (8001a04 <Enable_LSM6DSL_WakeUp+0x9c>)
 80019f0:	f001 fcf8 	bl	80033e4 <HAL_I2C_Mem_Write>

    printf("LSM6DSL Wake-up Mode Enabled!\r\n");
 80019f4:	4804      	ldr	r0, [pc, #16]	@ (8001a08 <Enable_LSM6DSL_WakeUp+0xa0>)
 80019f6:	f007 fc83 	bl	8009300 <puts>
}
 80019fa:	bf00      	nop
 80019fc:	3710      	adds	r7, #16
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	20000524 	.word	0x20000524
 8001a08:	0800e3fc 	.word	0x0800e3fc

08001a0c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	80fb      	strh	r3, [r7, #6]
    //  PD11 (LSM6DSL INT1) 
    if (GPIO_Pin == GPIO_PIN_11) {
 8001a16:	88fb      	ldrh	r3, [r7, #6]
 8001a18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001a1c:	d102      	bne.n	8001a24 <HAL_GPIO_EXTI_Callback+0x18>
        g_MotionDetected = 1; //  Task 
 8001a1e:	4b04      	ldr	r3, [pc, #16]	@ (8001a30 <HAL_GPIO_EXTI_Callback+0x24>)
 8001a20:	2201      	movs	r2, #1
 8001a22:	701a      	strb	r2, [r3, #0]
    }
}
 8001a24:	bf00      	nop
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr
 8001a30:	20001d0d 	.word	0x20001d0d

08001a34 <PrintLogs_BootPlusElapsed>:

void PrintLogs_BootPlusElapsed(void) {
 8001a34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a38:	b097      	sub	sp, #92	@ 0x5c
 8001a3a:	af04      	add	r7, sp, #16

    printf("\r\n=== Security Report ===\r\n");
 8001a3c:	4839      	ldr	r0, [pc, #228]	@ (8001b24 <PrintLogs_BootPlusElapsed+0xf0>)
 8001a3e:	f007 fc5f 	bl	8009300 <puts>

    if (logCount == 0) {
 8001a42:	4b39      	ldr	r3, [pc, #228]	@ (8001b28 <PrintLogs_BootPlusElapsed+0xf4>)
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d103      	bne.n	8001a52 <PrintLogs_BootPlusElapsed+0x1e>
        printf("No events.\r\n");
 8001a4a:	4838      	ldr	r0, [pc, #224]	@ (8001b2c <PrintLogs_BootPlusElapsed+0xf8>)
 8001a4c:	f007 fc58 	bl	8009300 <puts>
 8001a50:	e064      	b.n	8001b1c <PrintLogs_BootPlusElapsed+0xe8>
        return;
    }

    // 1.  ( MX_RTC_Init )
    //  C  struct tm 
    struct tm start_tm = {0};
 8001a52:	f107 030c 	add.w	r3, r7, #12
 8001a56:	2224      	movs	r2, #36	@ 0x24
 8001a58:	2100      	movs	r1, #0
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f007 fd54 	bl	8009508 <memset>
    start_tm.tm_year = 2025 - 1900; //  - 1900 () -> 125
 8001a60:	237d      	movs	r3, #125	@ 0x7d
 8001a62:	623b      	str	r3, [r7, #32]
    start_tm.tm_mon  = 11 - 1;      // 0~11 ( 11 10)
 8001a64:	230a      	movs	r3, #10
 8001a66:	61fb      	str	r3, [r7, #28]
    start_tm.tm_mday = 25;          // 25
 8001a68:	2319      	movs	r3, #25
 8001a6a:	61bb      	str	r3, [r7, #24]
    start_tm.tm_hour = 12;          // 12
 8001a6c:	230c      	movs	r3, #12
 8001a6e:	617b      	str	r3, [r7, #20]
    start_tm.tm_min  = 0;           // 0
 8001a70:	2300      	movs	r3, #0
 8001a72:	613b      	str	r3, [r7, #16]
    start_tm.tm_sec  = 0;           // 0
 8001a74:	2300      	movs	r3, #0
 8001a76:	60fb      	str	r3, [r7, #12]
    start_tm.tm_isdst = -1;         // 
 8001a78:	f04f 33ff 	mov.w	r3, #4294967295
 8001a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // 2.  Unix Timestamp ()
    //  0 
    time_t boot_time_epoch = mktime(&start_tm);
 8001a7e:	f107 030c 	add.w	r3, r7, #12
 8001a82:	4618      	mov	r0, r3
 8001a84:	f007 ff2a 	bl	80098dc <mktime>
 8001a88:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38

    for (int i = 0; i < logCount; i++) {
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001a90:	e038      	b.n	8001b04 <PrintLogs_BootPlusElapsed+0xd0>

        // ---  +  ---

        // A. 
        uint32_t elapsed_seconds = alertLogs[i].event_tick / 1000;
 8001a92:	4a27      	ldr	r2, [pc, #156]	@ (8001b30 <PrintLogs_BootPlusElapsed+0xfc>)
 8001a94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a9a:	4a26      	ldr	r2, [pc, #152]	@ (8001b34 <PrintLogs_BootPlusElapsed+0x100>)
 8001a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8001aa0:	099b      	lsrs	r3, r3, #6
 8001aa2:	637b      	str	r3, [r7, #52]	@ 0x34

        // B.  = 
        time_t event_real_time = boot_time_epoch + elapsed_seconds;
 8001aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	461c      	mov	r4, r3
 8001aaa:	4615      	mov	r5, r2
 8001aac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001ab0:	eb14 0802 	adds.w	r8, r4, r2
 8001ab4:	eb45 0903 	adc.w	r9, r5, r3
 8001ab8:	e9c7 8900 	strd	r8, r9, [r7]

        // C. 
        struct tm *t = localtime(&event_real_time);
 8001abc:	463b      	mov	r3, r7
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f007 fd2a 	bl	8009518 <localtime>
 8001ac4:	6338      	str	r0, [r7, #48]	@ 0x30

        // D. 
        printf("Event [#%d]: %04d-%02d-%02d %02d:%02d:%02d\r\n",
 8001ac6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ac8:	1c5e      	adds	r6, r3, #1
               i+1,
               t->tm_year + 1900, t->tm_mon + 1, t->tm_mday,
 8001aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001acc:	695b      	ldr	r3, [r3, #20]
        printf("Event [#%d]: %04d-%02d-%02d %02d:%02d:%02d\r\n",
 8001ace:	f203 7c6c 	addw	ip, r3, #1900	@ 0x76c
               t->tm_year + 1900, t->tm_mon + 1, t->tm_mday,
 8001ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ad4:	691b      	ldr	r3, [r3, #16]
        printf("Event [#%d]: %04d-%02d-%02d %02d:%02d:%02d\r\n",
 8001ad6:	f103 0e01 	add.w	lr, r3, #1
 8001ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001adc:	68db      	ldr	r3, [r3, #12]
 8001ade:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001ae0:	6892      	ldr	r2, [r2, #8]
 8001ae2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001ae4:	6849      	ldr	r1, [r1, #4]
 8001ae6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001ae8:	6800      	ldr	r0, [r0, #0]
 8001aea:	9003      	str	r0, [sp, #12]
 8001aec:	9102      	str	r1, [sp, #8]
 8001aee:	9201      	str	r2, [sp, #4]
 8001af0:	9300      	str	r3, [sp, #0]
 8001af2:	4673      	mov	r3, lr
 8001af4:	4662      	mov	r2, ip
 8001af6:	4631      	mov	r1, r6
 8001af8:	480f      	ldr	r0, [pc, #60]	@ (8001b38 <PrintLogs_BootPlusElapsed+0x104>)
 8001afa:	f007 fb99 	bl	8009230 <iprintf>
    for (int i = 0; i < logCount; i++) {
 8001afe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b00:	3301      	adds	r3, #1
 8001b02:	647b      	str	r3, [r7, #68]	@ 0x44
 8001b04:	4b08      	ldr	r3, [pc, #32]	@ (8001b28 <PrintLogs_BootPlusElapsed+0xf4>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	461a      	mov	r2, r3
 8001b0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	dbc0      	blt.n	8001a92 <PrintLogs_BootPlusElapsed+0x5e>
               t->tm_hour, t->tm_min, t->tm_sec);
    }

    // 
    logCount = 0;
 8001b10:	4b05      	ldr	r3, [pc, #20]	@ (8001b28 <PrintLogs_BootPlusElapsed+0xf4>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	701a      	strb	r2, [r3, #0]
    printf("=== End Report ===\r\n");
 8001b16:	4809      	ldr	r0, [pc, #36]	@ (8001b3c <PrintLogs_BootPlusElapsed+0x108>)
 8001b18:	f007 fbf2 	bl	8009300 <puts>
}
 8001b1c:	374c      	adds	r7, #76	@ 0x4c
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b24:	0800e41c 	.word	0x0800e41c
 8001b28:	20001d0c 	.word	0x20001d0c
 8001b2c:	0800e438 	.word	0x0800e438
 8001b30:	20001ce4 	.word	0x20001ce4
 8001b34:	10624dd3 	.word	0x10624dd3
 8001b38:	0800e444 	.word	0x0800e444
 8001b3c:	0800e474 	.word	0x0800e474

08001b40 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001b48:	2001      	movs	r0, #1
 8001b4a:	f005 fa35 	bl	8006fb8 <osDelay>
 8001b4e:	e7fb      	b.n	8001b48 <StartDefaultTask+0x8>

08001b50 <StartSystemTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSystemTask */
void StartSystemTask(void const * argument)
{
 8001b50:	b590      	push	{r4, r7, lr}
 8001b52:	b089      	sub	sp, #36	@ 0x24
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSystemTask */
  /* Infinite loop */

  GPIO_PinState last_btn_state = BTN_PRESSED_STATE;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	77fb      	strb	r3, [r7, #31]
  GPIO_PinState current_btn_state;

  uint32_t btn_press_start_time = 0;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	61bb      	str	r3, [r7, #24]
  uint32_t last_btn_activity = 0;
 8001b60:	2300      	movs	r3, #0
 8001b62:	617b      	str	r3, [r7, #20]
  uint8_t  btn_pattern_stage = 0;
 8001b64:	2300      	movs	r3, #0
 8001b66:	74fb      	strb	r3, [r7, #19]
  static uint8_t report_printed = 0;
  /* Infinite loop */
  for(;;)
  {
    // 1. 
    GPIO_PinState raw_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8001b68:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b6c:	485a      	ldr	r0, [pc, #360]	@ (8001cd8 <StartSystemTask+0x188>)
 8001b6e:	f001 fb55 	bl	800321c <HAL_GPIO_ReadPin>
 8001b72:	4603      	mov	r3, r0
 8001b74:	74bb      	strb	r3, [r7, #18]

	// 2.  ""  "" 
	if (raw_state != last_btn_state) {
 8001b76:	7cba      	ldrb	r2, [r7, #18]
 8001b78:	7ffb      	ldrb	r3, [r7, #31]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d059      	beq.n	8001c32 <StartSystemTask+0xe2>

	    // 3.  (Debounce) 
	    osDelay(20); //  20ms 
 8001b7e:	2014      	movs	r0, #20
 8001b80:	f005 fa1a 	bl	8006fb8 <osDelay>

	    // 4. 
	    current_btn_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8001b84:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b88:	4853      	ldr	r0, [pc, #332]	@ (8001cd8 <StartSystemTask+0x188>)
 8001b8a:	f001 fb47 	bl	800321c <HAL_GPIO_ReadPin>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	747b      	strb	r3, [r7, #17]

	    //  20ms  ()
	    if (current_btn_state != last_btn_state) {
 8001b92:	7c7a      	ldrb	r2, [r7, #17]
 8001b94:	7ffb      	ldrb	r3, [r7, #31]
 8001b96:	429a      	cmp	r2, r3
 8001b98:	d04b      	beq.n	8001c32 <StartSystemTask+0xe2>

	    	//  ()
	    	if ((HAL_GetTick() - last_btn_activity) > PATTERN_TIMEOUT) {
 8001b9a:	f000 ff17 	bl	80029cc <HAL_GetTick>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	1ad3      	subs	r3, r2, r3
 8001ba4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001ba8:	d904      	bls.n	8001bb4 <StartSystemTask+0x64>
	    		if (current_btn_state == BTN_PRESSED_STATE) {
 8001baa:	7c7b      	ldrb	r3, [r7, #17]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d101      	bne.n	8001bb4 <StartSystemTask+0x64>
	    			// 
	    			btn_pattern_stage = 0;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	74fb      	strb	r3, [r7, #19]
	    	    }
	        }

	        // ---  (Rising/Falling ) ---
	    	if (current_btn_state == BTN_PRESSED_STATE) {
 8001bb4:	7c7b      	ldrb	r3, [r7, #17]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d103      	bne.n	8001bc2 <StartSystemTask+0x72>
	    		// []
	            btn_press_start_time = HAL_GetTick();
 8001bba:	f000 ff07 	bl	80029cc <HAL_GetTick>
 8001bbe:	61b8      	str	r0, [r7, #24]
 8001bc0:	e035      	b.n	8001c2e <StartSystemTask+0xde>
	    	}
	    	// ---  () ---
            else {
            	// [] -> 
	            uint32_t press_duration = HAL_GetTick() - btn_press_start_time;
 8001bc2:	f000 ff03 	bl	80029cc <HAL_GetTick>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	69bb      	ldr	r3, [r7, #24]
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	60fb      	str	r3, [r7, #12]
	    	    last_btn_activity = HAL_GetTick();
 8001bce:	f000 fefd 	bl	80029cc <HAL_GetTick>
 8001bd2:	6178      	str	r0, [r7, #20]

	            // ---------------------------------------
	    	    // -- 
	            // ---------------------------------------
	    	    if (press_duration < PRESS_SHORT_MAX && press_duration > 50) {
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001bda:	d211      	bcs.n	8001c00 <StartSystemTask+0xb0>
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	2b32      	cmp	r3, #50	@ 0x32
 8001be0:	d90e      	bls.n	8001c00 <StartSystemTask+0xb0>
	    	    	// ===  ===
	                if (btn_pattern_stage == 0) {
 8001be2:	7cfb      	ldrb	r3, [r7, #19]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d102      	bne.n	8001bee <StartSystemTask+0x9e>
	                	btn_pattern_stage = 1; // ()
 8001be8:	2301      	movs	r3, #1
 8001bea:	74fb      	strb	r3, [r7, #19]
	                if (btn_pattern_stage == 0) {
 8001bec:	e01f      	b.n	8001c2e <StartSystemTask+0xde>
	    	        }
	    	        else if (btn_pattern_stage == 1) {
 8001bee:	7cfb      	ldrb	r3, [r7, #19]
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d102      	bne.n	8001bfa <StartSystemTask+0xaa>
	    	        	btn_pattern_stage = 2; // (-) -> 
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	74fb      	strb	r3, [r7, #19]
	                if (btn_pattern_stage == 0) {
 8001bf8:	e019      	b.n	8001c2e <StartSystemTask+0xde>
	    	        }
	    	        else {
	    	        	//  Stage 2 ()
	    	            // 
	    	        	// 1
	    	            btn_pattern_stage = 0;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	74fb      	strb	r3, [r7, #19]
	                if (btn_pattern_stage == 0) {
 8001bfe:	e016      	b.n	8001c2e <StartSystemTask+0xde>
	    	        }
	    	    }
	    	    else if (press_duration > PRESS_LONG_MIN) {
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c06:	d912      	bls.n	8001c2e <StartSystemTask+0xde>
	    	    	// ===  ===
	    	    	if (btn_pattern_stage == 2) {
 8001c08:	7cfb      	ldrb	r3, [r7, #19]
 8001c0a:	2b02      	cmp	r3, #2
 8001c0c:	d10d      	bne.n	8001c2a <StartSystemTask+0xda>
	    	    		// (--) -> 
	    	            if (currentState == STATE_LOCKED) {
 8001c0e:	4b33      	ldr	r3, [pc, #204]	@ (8001cdc <StartSystemTask+0x18c>)
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d103      	bne.n	8001c1e <StartSystemTask+0xce>
	    	            	currentState = STATE_UNLOCKED;
 8001c16:	4b31      	ldr	r3, [pc, #196]	@ (8001cdc <StartSystemTask+0x18c>)
 8001c18:	2201      	movs	r2, #1
 8001c1a:	701a      	strb	r2, [r3, #0]
 8001c1c:	e002      	b.n	8001c24 <StartSystemTask+0xd4>
	    	            }
	    	            else {
	    	                currentState = STATE_LOCKED;
 8001c1e:	4b2f      	ldr	r3, [pc, #188]	@ (8001cdc <StartSystemTask+0x18c>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	701a      	strb	r2, [r3, #0]
	    	            }
	    	            btn_pattern_stage = 0; // 
 8001c24:	2300      	movs	r3, #0
 8001c26:	74fb      	strb	r3, [r7, #19]
 8001c28:	e001      	b.n	8001c2e <StartSystemTask+0xde>
	    	    	}
	    	        else {
	    	        	//  ()
	    	            btn_pattern_stage = 0;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	74fb      	strb	r3, [r7, #19]
	    	        }
	    	    }
	            //  Short_Max  Long_Min 
	    	}

	    	last_btn_state = current_btn_state; // 
 8001c2e:	7c7b      	ldrb	r3, [r7, #17]
 8001c30:	77fb      	strb	r3, [r7, #31]
    }

	// =========================================
	// Part 2: LED 
	// =========================================
	switch (currentState) {
 8001c32:	4b2a      	ldr	r3, [pc, #168]	@ (8001cdc <StartSystemTask+0x18c>)
 8001c34:	781b      	ldrb	r3, [r3, #0]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d002      	beq.n	8001c40 <StartSystemTask+0xf0>
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d02d      	beq.n	8001c9a <StartSystemTask+0x14a>
 8001c3e:	e047      	b.n	8001cd0 <StartSystemTask+0x180>
		case STATE_LOCKED:
	  		HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);   //  ( PB0)
 8001c40:	2201      	movs	r2, #1
 8001c42:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c46:	4826      	ldr	r0, [pc, #152]	@ (8001ce0 <StartSystemTask+0x190>)
 8001c48:	f001 fb00 	bl	800324c <HAL_GPIO_WritePin>
	  		HAL_GPIO_WritePin(GPIOE, LED_RED_Pin, GPIO_PIN_SET); //  ( PB7)
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	2108      	movs	r1, #8
 8001c50:	4824      	ldr	r0, [pc, #144]	@ (8001ce4 <StartSystemTask+0x194>)
 8001c52:	f001 fafb 	bl	800324c <HAL_GPIO_WritePin>
	  		// --- []  ---
	  		report_printed = 0;
 8001c56:	4b24      	ldr	r3, [pc, #144]	@ (8001ce8 <StartSystemTask+0x198>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	701a      	strb	r2, [r3, #0]
	  		// 1.  (X, Y, Z)  mg
	  		if (g_MotionDetected == 1) {
 8001c5c:	4b23      	ldr	r3, [pc, #140]	@ (8001cec <StartSystemTask+0x19c>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d131      	bne.n	8001cca <StartSystemTask+0x17a>

	  			// ---  ---
	  			// A.  Log
	  		    if (logCount < MAX_LOG_SIZE) {
 8001c66:	4b22      	ldr	r3, [pc, #136]	@ (8001cf0 <StartSystemTask+0x1a0>)
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	2b09      	cmp	r3, #9
 8001c6c:	d80e      	bhi.n	8001c8c <StartSystemTask+0x13c>
	  		    	alertLogs[logCount].event_tick = HAL_GetTick();
 8001c6e:	4b20      	ldr	r3, [pc, #128]	@ (8001cf0 <StartSystemTask+0x1a0>)
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	461c      	mov	r4, r3
 8001c74:	f000 feaa 	bl	80029cc <HAL_GetTick>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	4a1e      	ldr	r2, [pc, #120]	@ (8001cf4 <StartSystemTask+0x1a4>)
 8001c7c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	  		    	//alertLogs[logCount].max_g = 9999; // 
	  		    	logCount++;
 8001c80:	4b1b      	ldr	r3, [pc, #108]	@ (8001cf0 <StartSystemTask+0x1a0>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	3301      	adds	r3, #1
 8001c86:	b2da      	uxtb	r2, r3
 8001c88:	4b19      	ldr	r3, [pc, #100]	@ (8001cf0 <StartSystemTask+0x1a0>)
 8001c8a:	701a      	strb	r2, [r3, #0]
	  	        }
	  		    printf("ALARM: Motion Detected!\r\n");
 8001c8c:	481a      	ldr	r0, [pc, #104]	@ (8001cf8 <StartSystemTask+0x1a8>)
 8001c8e:	f007 fb37 	bl	8009300 <puts>

	  		    // C.  (Reset) - 
	            g_MotionDetected = 0;
 8001c92:	4b16      	ldr	r3, [pc, #88]	@ (8001cec <StartSystemTask+0x19c>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	701a      	strb	r2, [r3, #0]
	  		}
	  		break;
 8001c98:	e017      	b.n	8001cca <StartSystemTask+0x17a>
	  	case STATE_UNLOCKED:
	  		HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_RESET); // 
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ca0:	480f      	ldr	r0, [pc, #60]	@ (8001ce0 <StartSystemTask+0x190>)
 8001ca2:	f001 fad3 	bl	800324c <HAL_GPIO_WritePin>
	  		HAL_GPIO_WritePin(GPIOE, LED_RED_Pin, GPIO_PIN_RESET);   // 
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	2108      	movs	r1, #8
 8001caa:	480e      	ldr	r0, [pc, #56]	@ (8001ce4 <StartSystemTask+0x194>)
 8001cac:	f001 face 	bl	800324c <HAL_GPIO_WritePin>
	  		// --- []  () ---
	  		// 2.  ()
	  		g_MotionDetected = 0;
 8001cb0:	4b0e      	ldr	r3, [pc, #56]	@ (8001cec <StartSystemTask+0x19c>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	701a      	strb	r2, [r3, #0]
            // 3.  ()
	  		//  flag 

	  		if (report_printed == 0) {
 8001cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ce8 <StartSystemTask+0x198>)
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d107      	bne.n	8001cce <StartSystemTask+0x17e>

	  			PrintLogs_BootPlusElapsed();
 8001cbe:	f7ff feb9 	bl	8001a34 <PrintLogs_BootPlusElapsed>
	  		    // 
                report_printed = 1;
 8001cc2:	4b09      	ldr	r3, [pc, #36]	@ (8001ce8 <StartSystemTask+0x198>)
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	701a      	strb	r2, [r3, #0]
	  		}           	//  Log 
            break;
 8001cc8:	e001      	b.n	8001cce <StartSystemTask+0x17e>
	  		break;
 8001cca:	bf00      	nop
 8001ccc:	e000      	b.n	8001cd0 <StartSystemTask+0x180>
            break;
 8001cce:	bf00      	nop
	}
	osDelay(50); // 50ms~100ms 
 8001cd0:	2032      	movs	r0, #50	@ 0x32
 8001cd2:	f005 f971 	bl	8006fb8 <osDelay>
  {
 8001cd6:	e747      	b.n	8001b68 <StartSystemTask+0x18>
 8001cd8:	48000800 	.word	0x48000800
 8001cdc:	20001ce0 	.word	0x20001ce0
 8001ce0:	48000400 	.word	0x48000400
 8001ce4:	48001000 	.word	0x48001000
 8001ce8:	20001d0e 	.word	0x20001d0e
 8001cec:	20001d0d 	.word	0x20001d0d
 8001cf0:	20001d0c 	.word	0x20001d0c
 8001cf4:	20001ce4 	.word	0x20001ce4
 8001cf8:	0800e488 	.word	0x0800e488

08001cfc <StartSensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensorTask */
void StartSensorTask(void const * argument)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensorTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001d04:	2001      	movs	r0, #1
 8001d06:	f005 f957 	bl	8006fb8 <osDelay>
 8001d0a:	e7fb      	b.n	8001d04 <StartSensorTask+0x8>

08001d0c <StartCommTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCommTask */
void StartCommTask(void const * argument)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCommTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001d14:	2001      	movs	r0, #1
 8001d16:	f005 f94f 	bl	8006fb8 <osDelay>
 8001d1a:	e7fb      	b.n	8001d14 <StartCommTask+0x8>

08001d1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d20:	b672      	cpsid	i
}
 8001d22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d24:	bf00      	nop
 8001d26:	e7fd      	b.n	8001d24 <Error_Handler+0x8>

08001d28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d2e:	4b11      	ldr	r3, [pc, #68]	@ (8001d74 <HAL_MspInit+0x4c>)
 8001d30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d32:	4a10      	ldr	r2, [pc, #64]	@ (8001d74 <HAL_MspInit+0x4c>)
 8001d34:	f043 0301 	orr.w	r3, r3, #1
 8001d38:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8001d74 <HAL_MspInit+0x4c>)
 8001d3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d3e:	f003 0301 	and.w	r3, r3, #1
 8001d42:	607b      	str	r3, [r7, #4]
 8001d44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d46:	4b0b      	ldr	r3, [pc, #44]	@ (8001d74 <HAL_MspInit+0x4c>)
 8001d48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d74 <HAL_MspInit+0x4c>)
 8001d4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d50:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d52:	4b08      	ldr	r3, [pc, #32]	@ (8001d74 <HAL_MspInit+0x4c>)
 8001d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d5a:	603b      	str	r3, [r7, #0]
 8001d5c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d5e:	2200      	movs	r2, #0
 8001d60:	210f      	movs	r1, #15
 8001d62:	f06f 0001 	mvn.w	r0, #1
 8001d66:	f000 ff3c 	bl	8002be2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d6a:	bf00      	nop
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	40021000 	.word	0x40021000

08001d78 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b0ac      	sub	sp, #176	@ 0xb0
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d80:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d84:	2200      	movs	r2, #0
 8001d86:	601a      	str	r2, [r3, #0]
 8001d88:	605a      	str	r2, [r3, #4]
 8001d8a:	609a      	str	r2, [r3, #8]
 8001d8c:	60da      	str	r2, [r3, #12]
 8001d8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d90:	f107 0314 	add.w	r3, r7, #20
 8001d94:	2288      	movs	r2, #136	@ 0x88
 8001d96:	2100      	movs	r1, #0
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f007 fbb5 	bl	8009508 <memset>
  if(DFSDM1_Init == 0)
 8001d9e:	4b25      	ldr	r3, [pc, #148]	@ (8001e34 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d142      	bne.n	8001e2c <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001da6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001daa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001dac:	2300      	movs	r3, #0
 8001dae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001db2:	f107 0314 	add.w	r3, r7, #20
 8001db6:	4618      	mov	r0, r3
 8001db8:	f003 f90e 	bl	8004fd8 <HAL_RCCEx_PeriphCLKConfig>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001dc2:	f7ff ffab 	bl	8001d1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001dc6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e38 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001dc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dca:	4a1b      	ldr	r2, [pc, #108]	@ (8001e38 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001dcc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001dd0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001dd2:	4b19      	ldr	r3, [pc, #100]	@ (8001e38 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001dd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dd6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001dda:	613b      	str	r3, [r7, #16]
 8001ddc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001dde:	4b16      	ldr	r3, [pc, #88]	@ (8001e38 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001de2:	4a15      	ldr	r2, [pc, #84]	@ (8001e38 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001de4:	f043 0310 	orr.w	r3, r3, #16
 8001de8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dea:	4b13      	ldr	r3, [pc, #76]	@ (8001e38 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dee:	f003 0310 	and.w	r3, r3, #16
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001df6:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001dfa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfe:	2302      	movs	r3, #2
 8001e00:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e04:	2300      	movs	r3, #0
 8001e06:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001e10:	2306      	movs	r3, #6
 8001e12:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e16:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	4807      	ldr	r0, [pc, #28]	@ (8001e3c <HAL_DFSDM_ChannelMspInit+0xc4>)
 8001e1e:	f001 f853 	bl	8002ec8 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8001e22:	4b04      	ldr	r3, [pc, #16]	@ (8001e34 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	3301      	adds	r3, #1
 8001e28:	4a02      	ldr	r2, [pc, #8]	@ (8001e34 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001e2a:	6013      	str	r3, [r2, #0]
  }

}
 8001e2c:	bf00      	nop
 8001e2e:	37b0      	adds	r7, #176	@ 0xb0
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	20001d10 	.word	0x20001d10
 8001e38:	40021000 	.word	0x40021000
 8001e3c:	48001000 	.word	0x48001000

08001e40 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b0ac      	sub	sp, #176	@ 0xb0
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e48:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	60da      	str	r2, [r3, #12]
 8001e56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e58:	f107 0314 	add.w	r3, r7, #20
 8001e5c:	2288      	movs	r2, #136	@ 0x88
 8001e5e:	2100      	movs	r1, #0
 8001e60:	4618      	mov	r0, r3
 8001e62:	f007 fb51 	bl	8009508 <memset>
  if(hi2c->Instance==I2C2)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a21      	ldr	r2, [pc, #132]	@ (8001ef0 <HAL_I2C_MspInit+0xb0>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d13b      	bne.n	8001ee8 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001e70:	2380      	movs	r3, #128	@ 0x80
 8001e72:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001e74:	2300      	movs	r3, #0
 8001e76:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e78:	f107 0314 	add.w	r3, r7, #20
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f003 f8ab 	bl	8004fd8 <HAL_RCCEx_PeriphCLKConfig>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001e88:	f7ff ff48 	bl	8001d1c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e8c:	4b19      	ldr	r3, [pc, #100]	@ (8001ef4 <HAL_I2C_MspInit+0xb4>)
 8001e8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e90:	4a18      	ldr	r2, [pc, #96]	@ (8001ef4 <HAL_I2C_MspInit+0xb4>)
 8001e92:	f043 0302 	orr.w	r3, r3, #2
 8001e96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e98:	4b16      	ldr	r3, [pc, #88]	@ (8001ef4 <HAL_I2C_MspInit+0xb4>)
 8001e9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e9c:	f003 0302 	and.w	r3, r3, #2
 8001ea0:	613b      	str	r3, [r7, #16]
 8001ea2:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001ea4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001ea8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eac:	2312      	movs	r3, #18
 8001eae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001ebe:	2304      	movs	r3, #4
 8001ec0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ec4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ec8:	4619      	mov	r1, r3
 8001eca:	480b      	ldr	r0, [pc, #44]	@ (8001ef8 <HAL_I2C_MspInit+0xb8>)
 8001ecc:	f000 fffc 	bl	8002ec8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001ed0:	4b08      	ldr	r3, [pc, #32]	@ (8001ef4 <HAL_I2C_MspInit+0xb4>)
 8001ed2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed4:	4a07      	ldr	r2, [pc, #28]	@ (8001ef4 <HAL_I2C_MspInit+0xb4>)
 8001ed6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001eda:	6593      	str	r3, [r2, #88]	@ 0x58
 8001edc:	4b05      	ldr	r3, [pc, #20]	@ (8001ef4 <HAL_I2C_MspInit+0xb4>)
 8001ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ee0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001ee8:	bf00      	nop
 8001eea:	37b0      	adds	r7, #176	@ 0xb0
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	40005800 	.word	0x40005800
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	48000400 	.word	0x48000400

08001efc <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b08a      	sub	sp, #40	@ 0x28
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f04:	f107 0314 	add.w	r3, r7, #20
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	605a      	str	r2, [r3, #4]
 8001f0e:	609a      	str	r2, [r3, #8]
 8001f10:	60da      	str	r2, [r3, #12]
 8001f12:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a17      	ldr	r2, [pc, #92]	@ (8001f78 <HAL_QSPI_MspInit+0x7c>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d128      	bne.n	8001f70 <HAL_QSPI_MspInit+0x74>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001f1e:	4b17      	ldr	r3, [pc, #92]	@ (8001f7c <HAL_QSPI_MspInit+0x80>)
 8001f20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f22:	4a16      	ldr	r2, [pc, #88]	@ (8001f7c <HAL_QSPI_MspInit+0x80>)
 8001f24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f28:	6513      	str	r3, [r2, #80]	@ 0x50
 8001f2a:	4b14      	ldr	r3, [pc, #80]	@ (8001f7c <HAL_QSPI_MspInit+0x80>)
 8001f2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f32:	613b      	str	r3, [r7, #16]
 8001f34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f36:	4b11      	ldr	r3, [pc, #68]	@ (8001f7c <HAL_QSPI_MspInit+0x80>)
 8001f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f3a:	4a10      	ldr	r2, [pc, #64]	@ (8001f7c <HAL_QSPI_MspInit+0x80>)
 8001f3c:	f043 0310 	orr.w	r3, r3, #16
 8001f40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f42:	4b0e      	ldr	r3, [pc, #56]	@ (8001f7c <HAL_QSPI_MspInit+0x80>)
 8001f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f46:	f003 0310 	and.w	r3, r3, #16
 8001f4a:	60fb      	str	r3, [r7, #12]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001f4e:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001f52:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f54:	2302      	movs	r3, #2
 8001f56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001f60:	230a      	movs	r3, #10
 8001f62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f64:	f107 0314 	add.w	r3, r7, #20
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4805      	ldr	r0, [pc, #20]	@ (8001f80 <HAL_QSPI_MspInit+0x84>)
 8001f6c:	f000 ffac 	bl	8002ec8 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8001f70:	bf00      	nop
 8001f72:	3728      	adds	r7, #40	@ 0x28
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	a0001000 	.word	0xa0001000
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	48001000 	.word	0x48001000

08001f84 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b0a4      	sub	sp, #144	@ 0x90
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f8c:	f107 0308 	add.w	r3, r7, #8
 8001f90:	2288      	movs	r2, #136	@ 0x88
 8001f92:	2100      	movs	r1, #0
 8001f94:	4618      	mov	r0, r3
 8001f96:	f007 fab7 	bl	8009508 <memset>
  if(hrtc->Instance==RTC)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a10      	ldr	r2, [pc, #64]	@ (8001fe0 <HAL_RTC_MspInit+0x5c>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d118      	bne.n	8001fd6 <HAL_RTC_MspInit+0x52>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001fa4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fa8:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001faa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fb2:	f107 0308 	add.w	r3, r7, #8
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f003 f80e 	bl	8004fd8 <HAL_RCCEx_PeriphCLKConfig>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001fc2:	f7ff feab 	bl	8001d1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001fc6:	4b07      	ldr	r3, [pc, #28]	@ (8001fe4 <HAL_RTC_MspInit+0x60>)
 8001fc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fcc:	4a05      	ldr	r2, [pc, #20]	@ (8001fe4 <HAL_RTC_MspInit+0x60>)
 8001fce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001fd2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001fd6:	bf00      	nop
 8001fd8:	3790      	adds	r7, #144	@ 0x90
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	40002800 	.word	0x40002800
 8001fe4:	40021000 	.word	0x40021000

08001fe8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b0ae      	sub	sp, #184	@ 0xb8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	605a      	str	r2, [r3, #4]
 8001ffa:	609a      	str	r2, [r3, #8]
 8001ffc:	60da      	str	r2, [r3, #12]
 8001ffe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002000:	f107 031c 	add.w	r3, r7, #28
 8002004:	2288      	movs	r2, #136	@ 0x88
 8002006:	2100      	movs	r1, #0
 8002008:	4618      	mov	r0, r3
 800200a:	f007 fa7d 	bl	8009508 <memset>
  if(huart->Instance==USART1)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a42      	ldr	r2, [pc, #264]	@ (800211c <HAL_UART_MspInit+0x134>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d13b      	bne.n	8002090 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002018:	2301      	movs	r3, #1
 800201a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800201c:	2300      	movs	r3, #0
 800201e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002020:	f107 031c 	add.w	r3, r7, #28
 8002024:	4618      	mov	r0, r3
 8002026:	f002 ffd7 	bl	8004fd8 <HAL_RCCEx_PeriphCLKConfig>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002030:	f7ff fe74 	bl	8001d1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002034:	4b3a      	ldr	r3, [pc, #232]	@ (8002120 <HAL_UART_MspInit+0x138>)
 8002036:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002038:	4a39      	ldr	r2, [pc, #228]	@ (8002120 <HAL_UART_MspInit+0x138>)
 800203a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800203e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002040:	4b37      	ldr	r3, [pc, #220]	@ (8002120 <HAL_UART_MspInit+0x138>)
 8002042:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002044:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002048:	61bb      	str	r3, [r7, #24]
 800204a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800204c:	4b34      	ldr	r3, [pc, #208]	@ (8002120 <HAL_UART_MspInit+0x138>)
 800204e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002050:	4a33      	ldr	r2, [pc, #204]	@ (8002120 <HAL_UART_MspInit+0x138>)
 8002052:	f043 0302 	orr.w	r3, r3, #2
 8002056:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002058:	4b31      	ldr	r3, [pc, #196]	@ (8002120 <HAL_UART_MspInit+0x138>)
 800205a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800205c:	f003 0302 	and.w	r3, r3, #2
 8002060:	617b      	str	r3, [r7, #20]
 8002062:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8002064:	23c0      	movs	r3, #192	@ 0xc0
 8002066:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800206a:	2302      	movs	r3, #2
 800206c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002070:	2300      	movs	r3, #0
 8002072:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002076:	2303      	movs	r3, #3
 8002078:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800207c:	2307      	movs	r3, #7
 800207e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002082:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002086:	4619      	mov	r1, r3
 8002088:	4826      	ldr	r0, [pc, #152]	@ (8002124 <HAL_UART_MspInit+0x13c>)
 800208a:	f000 ff1d 	bl	8002ec8 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800208e:	e040      	b.n	8002112 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a24      	ldr	r2, [pc, #144]	@ (8002128 <HAL_UART_MspInit+0x140>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d13b      	bne.n	8002112 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800209a:	2304      	movs	r3, #4
 800209c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800209e:	2300      	movs	r3, #0
 80020a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020a2:	f107 031c 	add.w	r3, r7, #28
 80020a6:	4618      	mov	r0, r3
 80020a8:	f002 ff96 	bl	8004fd8 <HAL_RCCEx_PeriphCLKConfig>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <HAL_UART_MspInit+0xce>
      Error_Handler();
 80020b2:	f7ff fe33 	bl	8001d1c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80020b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002120 <HAL_UART_MspInit+0x138>)
 80020b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ba:	4a19      	ldr	r2, [pc, #100]	@ (8002120 <HAL_UART_MspInit+0x138>)
 80020bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80020c2:	4b17      	ldr	r3, [pc, #92]	@ (8002120 <HAL_UART_MspInit+0x138>)
 80020c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80020ca:	613b      	str	r3, [r7, #16]
 80020cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020ce:	4b14      	ldr	r3, [pc, #80]	@ (8002120 <HAL_UART_MspInit+0x138>)
 80020d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020d2:	4a13      	ldr	r2, [pc, #76]	@ (8002120 <HAL_UART_MspInit+0x138>)
 80020d4:	f043 0308 	orr.w	r3, r3, #8
 80020d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020da:	4b11      	ldr	r3, [pc, #68]	@ (8002120 <HAL_UART_MspInit+0x138>)
 80020dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020de:	f003 0308 	and.w	r3, r3, #8
 80020e2:	60fb      	str	r3, [r7, #12]
 80020e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80020e6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80020ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ee:	2302      	movs	r3, #2
 80020f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f4:	2300      	movs	r3, #0
 80020f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020fa:	2303      	movs	r3, #3
 80020fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002100:	2307      	movs	r3, #7
 8002102:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002106:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800210a:	4619      	mov	r1, r3
 800210c:	4807      	ldr	r0, [pc, #28]	@ (800212c <HAL_UART_MspInit+0x144>)
 800210e:	f000 fedb 	bl	8002ec8 <HAL_GPIO_Init>
}
 8002112:	bf00      	nop
 8002114:	37b8      	adds	r7, #184	@ 0xb8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	40013800 	.word	0x40013800
 8002120:	40021000 	.word	0x40021000
 8002124:	48000400 	.word	0x48000400
 8002128:	40004800 	.word	0x40004800
 800212c:	48000c00 	.word	0x48000c00

08002130 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b0ac      	sub	sp, #176	@ 0xb0
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002138:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	605a      	str	r2, [r3, #4]
 8002142:	609a      	str	r2, [r3, #8]
 8002144:	60da      	str	r2, [r3, #12]
 8002146:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002148:	f107 0314 	add.w	r3, r7, #20
 800214c:	2288      	movs	r2, #136	@ 0x88
 800214e:	2100      	movs	r1, #0
 8002150:	4618      	mov	r0, r3
 8002152:	f007 f9d9 	bl	8009508 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800215e:	d17c      	bne.n	800225a <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002160:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002164:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002166:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800216a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800216e:	2301      	movs	r3, #1
 8002170:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002172:	2301      	movs	r3, #1
 8002174:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8002176:	2318      	movs	r3, #24
 8002178:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800217a:	2307      	movs	r3, #7
 800217c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800217e:	2302      	movs	r3, #2
 8002180:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002182:	2302      	movs	r3, #2
 8002184:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8002186:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800218a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800218c:	f107 0314 	add.w	r3, r7, #20
 8002190:	4618      	mov	r0, r3
 8002192:	f002 ff21 	bl	8004fd8 <HAL_RCCEx_PeriphCLKConfig>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 800219c:	f7ff fdbe 	bl	8001d1c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021a0:	4b30      	ldr	r3, [pc, #192]	@ (8002264 <HAL_PCD_MspInit+0x134>)
 80021a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021a4:	4a2f      	ldr	r2, [pc, #188]	@ (8002264 <HAL_PCD_MspInit+0x134>)
 80021a6:	f043 0301 	orr.w	r3, r3, #1
 80021aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021ac:	4b2d      	ldr	r3, [pc, #180]	@ (8002264 <HAL_PCD_MspInit+0x134>)
 80021ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021b0:	f003 0301 	and.w	r3, r3, #1
 80021b4:	613b      	str	r3, [r7, #16]
 80021b6:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80021b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021c0:	2300      	movs	r3, #0
 80021c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c6:	2300      	movs	r3, #0
 80021c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80021cc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80021d0:	4619      	mov	r1, r3
 80021d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021d6:	f000 fe77 	bl	8002ec8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80021da:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80021de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e2:	2302      	movs	r3, #2
 80021e4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e8:	2300      	movs	r3, #0
 80021ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ee:	2303      	movs	r3, #3
 80021f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80021f4:	230a      	movs	r3, #10
 80021f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021fa:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80021fe:	4619      	mov	r1, r3
 8002200:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002204:	f000 fe60 	bl	8002ec8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002208:	4b16      	ldr	r3, [pc, #88]	@ (8002264 <HAL_PCD_MspInit+0x134>)
 800220a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800220c:	4a15      	ldr	r2, [pc, #84]	@ (8002264 <HAL_PCD_MspInit+0x134>)
 800220e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002212:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002214:	4b13      	ldr	r3, [pc, #76]	@ (8002264 <HAL_PCD_MspInit+0x134>)
 8002216:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002218:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800221c:	60fb      	str	r3, [r7, #12]
 800221e:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002220:	4b10      	ldr	r3, [pc, #64]	@ (8002264 <HAL_PCD_MspInit+0x134>)
 8002222:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002224:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d114      	bne.n	8002256 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800222c:	4b0d      	ldr	r3, [pc, #52]	@ (8002264 <HAL_PCD_MspInit+0x134>)
 800222e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002230:	4a0c      	ldr	r2, [pc, #48]	@ (8002264 <HAL_PCD_MspInit+0x134>)
 8002232:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002236:	6593      	str	r3, [r2, #88]	@ 0x58
 8002238:	4b0a      	ldr	r3, [pc, #40]	@ (8002264 <HAL_PCD_MspInit+0x134>)
 800223a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800223c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002240:	60bb      	str	r3, [r7, #8]
 8002242:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8002244:	f001 fffc 	bl	8004240 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002248:	4b06      	ldr	r3, [pc, #24]	@ (8002264 <HAL_PCD_MspInit+0x134>)
 800224a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800224c:	4a05      	ldr	r2, [pc, #20]	@ (8002264 <HAL_PCD_MspInit+0x134>)
 800224e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002252:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8002254:	e001      	b.n	800225a <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8002256:	f001 fff3 	bl	8004240 <HAL_PWREx_EnableVddUSB>
}
 800225a:	bf00      	nop
 800225c:	37b0      	adds	r7, #176	@ 0xb0
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40021000 	.word	0x40021000

08002268 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800226c:	bf00      	nop
 800226e:	e7fd      	b.n	800226c <NMI_Handler+0x4>

08002270 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002274:	bf00      	nop
 8002276:	e7fd      	b.n	8002274 <HardFault_Handler+0x4>

08002278 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800227c:	bf00      	nop
 800227e:	e7fd      	b.n	800227c <MemManage_Handler+0x4>

08002280 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002284:	bf00      	nop
 8002286:	e7fd      	b.n	8002284 <BusFault_Handler+0x4>

08002288 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800228c:	bf00      	nop
 800228e:	e7fd      	b.n	800228c <UsageFault_Handler+0x4>

08002290 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002294:	bf00      	nop
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800229e:	b580      	push	{r7, lr}
 80022a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022a2:	f000 fb7f 	bl	80029a4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80022a6:	f005 fc17 	bl	8007ad8 <xTaskGetSchedulerState>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d001      	beq.n	80022b4 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80022b0:	f005 fe5a 	bl	8007f68 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022b4:	bf00      	nop
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 80022bc:	2020      	movs	r0, #32
 80022be:	f000 ffdd 	bl	800327c <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 80022c2:	4806      	ldr	r0, [pc, #24]	@ (80022dc <EXTI9_5_IRQHandler+0x24>)
 80022c4:	f000 fdd0 	bl	8002e68 <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 80022c8:	2080      	movs	r0, #128	@ 0x80
 80022ca:	f000 ffd7 	bl	800327c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 80022ce:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80022d2:	f000 ffd3 	bl	800327c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80022d6:	bf00      	nop
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	20000290 	.word	0x20000290

080022e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 80022e4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80022e8:	f000 ffc8 	bl	800327c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 80022ec:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80022f0:	f000 ffc4 	bl	800327c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80022f4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80022f8:	f000 ffc0 	bl	800327c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 80022fc:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002300:	f000 ffbc 	bl	800327c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8002304:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002308:	f000 ffb8 	bl	800327c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800230c:	bf00      	nop
 800230e:	bd80      	pop	{r7, pc}

08002310 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  return 1;
 8002314:	2301      	movs	r3, #1
}
 8002316:	4618      	mov	r0, r3
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <_kill>:

int _kill(int pid, int sig)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800232a:	f007 ffc1 	bl	800a2b0 <__errno>
 800232e:	4603      	mov	r3, r0
 8002330:	2216      	movs	r2, #22
 8002332:	601a      	str	r2, [r3, #0]
  return -1;
 8002334:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002338:	4618      	mov	r0, r3
 800233a:	3708      	adds	r7, #8
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}

08002340 <_exit>:

void _exit (int status)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002348:	f04f 31ff 	mov.w	r1, #4294967295
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f7ff ffe7 	bl	8002320 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002352:	bf00      	nop
 8002354:	e7fd      	b.n	8002352 <_exit+0x12>

08002356 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002356:	b580      	push	{r7, lr}
 8002358:	b086      	sub	sp, #24
 800235a:	af00      	add	r7, sp, #0
 800235c:	60f8      	str	r0, [r7, #12]
 800235e:	60b9      	str	r1, [r7, #8]
 8002360:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002362:	2300      	movs	r3, #0
 8002364:	617b      	str	r3, [r7, #20]
 8002366:	e00a      	b.n	800237e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002368:	f3af 8000 	nop.w
 800236c:	4601      	mov	r1, r0
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	1c5a      	adds	r2, r3, #1
 8002372:	60ba      	str	r2, [r7, #8]
 8002374:	b2ca      	uxtb	r2, r1
 8002376:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	3301      	adds	r3, #1
 800237c:	617b      	str	r3, [r7, #20]
 800237e:	697a      	ldr	r2, [r7, #20]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	429a      	cmp	r2, r3
 8002384:	dbf0      	blt.n	8002368 <_read+0x12>
  }

  return len;
 8002386:	687b      	ldr	r3, [r7, #4]
}
 8002388:	4618      	mov	r0, r3
 800238a:	3718      	adds	r7, #24
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}

08002390 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800239c:	2300      	movs	r3, #0
 800239e:	617b      	str	r3, [r7, #20]
 80023a0:	e009      	b.n	80023b6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	1c5a      	adds	r2, r3, #1
 80023a6:	60ba      	str	r2, [r7, #8]
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7fe feb2 	bl	8001114 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	3301      	adds	r3, #1
 80023b4:	617b      	str	r3, [r7, #20]
 80023b6:	697a      	ldr	r2, [r7, #20]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	dbf1      	blt.n	80023a2 <_write+0x12>
  }
  return len;
 80023be:	687b      	ldr	r3, [r7, #4]
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3718      	adds	r7, #24
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <_close>:

int _close(int file)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr

080023e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023f0:	605a      	str	r2, [r3, #4]
  return 0;
 80023f2:	2300      	movs	r3, #0
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	370c      	adds	r7, #12
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <_isatty>:

int _isatty(int file)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002408:	2301      	movs	r3, #1
}
 800240a:	4618      	mov	r0, r3
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr

08002416 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002416:	b480      	push	{r7}
 8002418:	b085      	sub	sp, #20
 800241a:	af00      	add	r7, sp, #0
 800241c:	60f8      	str	r0, [r7, #12]
 800241e:	60b9      	str	r1, [r7, #8]
 8002420:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002422:	2300      	movs	r3, #0
}
 8002424:	4618      	mov	r0, r3
 8002426:	3714      	adds	r7, #20
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr

08002430 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b086      	sub	sp, #24
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002438:	4a14      	ldr	r2, [pc, #80]	@ (800248c <_sbrk+0x5c>)
 800243a:	4b15      	ldr	r3, [pc, #84]	@ (8002490 <_sbrk+0x60>)
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002444:	4b13      	ldr	r3, [pc, #76]	@ (8002494 <_sbrk+0x64>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d102      	bne.n	8002452 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800244c:	4b11      	ldr	r3, [pc, #68]	@ (8002494 <_sbrk+0x64>)
 800244e:	4a12      	ldr	r2, [pc, #72]	@ (8002498 <_sbrk+0x68>)
 8002450:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002452:	4b10      	ldr	r3, [pc, #64]	@ (8002494 <_sbrk+0x64>)
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4413      	add	r3, r2
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	429a      	cmp	r2, r3
 800245e:	d207      	bcs.n	8002470 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002460:	f007 ff26 	bl	800a2b0 <__errno>
 8002464:	4603      	mov	r3, r0
 8002466:	220c      	movs	r2, #12
 8002468:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800246a:	f04f 33ff 	mov.w	r3, #4294967295
 800246e:	e009      	b.n	8002484 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002470:	4b08      	ldr	r3, [pc, #32]	@ (8002494 <_sbrk+0x64>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002476:	4b07      	ldr	r3, [pc, #28]	@ (8002494 <_sbrk+0x64>)
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4413      	add	r3, r2
 800247e:	4a05      	ldr	r2, [pc, #20]	@ (8002494 <_sbrk+0x64>)
 8002480:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002482:	68fb      	ldr	r3, [r7, #12]
}
 8002484:	4618      	mov	r0, r3
 8002486:	3718      	adds	r7, #24
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	20018000 	.word	0x20018000
 8002490:	00000400 	.word	0x00000400
 8002494:	20001d18 	.word	0x20001d18
 8002498:	20002bc8 	.word	0x20002bc8

0800249c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80024a0:	4b06      	ldr	r3, [pc, #24]	@ (80024bc <SystemInit+0x20>)
 80024a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024a6:	4a05      	ldr	r2, [pc, #20]	@ (80024bc <SystemInit+0x20>)
 80024a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80024b0:	bf00      	nop
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	e000ed00 	.word	0xe000ed00

080024c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80024c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024f8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024c4:	f7ff ffea 	bl	800249c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024c8:	480c      	ldr	r0, [pc, #48]	@ (80024fc <LoopForever+0x6>)
  ldr r1, =_edata
 80024ca:	490d      	ldr	r1, [pc, #52]	@ (8002500 <LoopForever+0xa>)
  ldr r2, =_sidata
 80024cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002504 <LoopForever+0xe>)
  movs r3, #0
 80024ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024d0:	e002      	b.n	80024d8 <LoopCopyDataInit>

080024d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024d6:	3304      	adds	r3, #4

080024d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024dc:	d3f9      	bcc.n	80024d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024de:	4a0a      	ldr	r2, [pc, #40]	@ (8002508 <LoopForever+0x12>)
  ldr r4, =_ebss
 80024e0:	4c0a      	ldr	r4, [pc, #40]	@ (800250c <LoopForever+0x16>)
  movs r3, #0
 80024e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024e4:	e001      	b.n	80024ea <LoopFillZerobss>

080024e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024e8:	3204      	adds	r2, #4

080024ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024ec:	d3fb      	bcc.n	80024e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024ee:	f007 fee5 	bl	800a2bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024f2:	f7fe fe21 	bl	8001138 <main>

080024f6 <LoopForever>:

LoopForever:
    b LoopForever
 80024f6:	e7fe      	b.n	80024f6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80024f8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80024fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002500:	20000274 	.word	0x20000274
  ldr r2, =_sidata
 8002504:	0800eabc 	.word	0x0800eabc
  ldr r2, =_sbss
 8002508:	20000274 	.word	0x20000274
  ldr r4, =_ebss
 800250c:	20002bc4 	.word	0x20002bc4

08002510 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002510:	e7fe      	b.n	8002510 <ADC1_2_IRQHandler>

08002512 <SENSOR_IO_Init>:
int32_t BSP_I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length);
int32_t BSP_I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length);

extern I2C_HandleTypeDef hi2c2;
void SENSOR_IO_Init(void)
{
 8002512:	b580      	push	{r7, lr}
 8002514:	af00      	add	r7, sp, #0
  BSP_I2C1_Init();
 8002516:	f000 f846 	bl	80025a6 <BSP_I2C1_Init>
}
 800251a:	bf00      	nop
 800251c:	bd80      	pop	{r7, pc}

0800251e <SENSOR_IO_Write>:
  * @param  Reg: Register address
  * @param  Value: Data to write
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800251e:	b580      	push	{r7, lr}
 8002520:	b082      	sub	sp, #8
 8002522:	af00      	add	r7, sp, #0
 8002524:	4603      	mov	r3, r0
 8002526:	71fb      	strb	r3, [r7, #7]
 8002528:	460b      	mov	r3, r1
 800252a:	71bb      	strb	r3, [r7, #6]
 800252c:	4613      	mov	r3, r2
 800252e:	717b      	strb	r3, [r7, #5]
  BSP_I2C1_WriteReg(Addr, Reg, &Value, 1);
 8002530:	79fb      	ldrb	r3, [r7, #7]
 8002532:	b298      	uxth	r0, r3
 8002534:	79bb      	ldrb	r3, [r7, #6]
 8002536:	b299      	uxth	r1, r3
 8002538:	1d7a      	adds	r2, r7, #5
 800253a:	2301      	movs	r3, #1
 800253c:	f000 f83c 	bl	80025b8 <BSP_I2C1_WriteReg>
}
 8002540:	bf00      	nop
 8002542:	3708      	adds	r7, #8
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}

08002548 <SENSOR_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Register address
  * @retval Register value
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	4603      	mov	r3, r0
 8002550:	460a      	mov	r2, r1
 8002552:	71fb      	strb	r3, [r7, #7]
 8002554:	4613      	mov	r3, r2
 8002556:	71bb      	strb	r3, [r7, #6]
  uint8_t value = 0;
 8002558:	2300      	movs	r3, #0
 800255a:	73fb      	strb	r3, [r7, #15]
  BSP_I2C1_ReadReg(Addr, Reg, &value, 1);
 800255c:	79fb      	ldrb	r3, [r7, #7]
 800255e:	b298      	uxth	r0, r3
 8002560:	79bb      	ldrb	r3, [r7, #6]
 8002562:	b299      	uxth	r1, r3
 8002564:	f107 020f 	add.w	r2, r7, #15
 8002568:	2301      	movs	r3, #1
 800256a:	f000 f84b 	bl	8002604 <BSP_I2C1_ReadReg>
  return value;
 800256e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002570:	4618      	mov	r0, r3
 8002572:	3710      	adds	r7, #16
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <SENSOR_IO_ReadMultiple>:
  * @param  pBuffer: pointer to buffer
  * @param  Length: number of bytes
  * @retval None
  */
void SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	603a      	str	r2, [r7, #0]
 8002580:	461a      	mov	r2, r3
 8002582:	4603      	mov	r3, r0
 8002584:	71fb      	strb	r3, [r7, #7]
 8002586:	460b      	mov	r3, r1
 8002588:	71bb      	strb	r3, [r7, #6]
 800258a:	4613      	mov	r3, r2
 800258c:	80bb      	strh	r3, [r7, #4]
  BSP_I2C1_ReadReg(Addr, Reg, pBuffer, Length);
 800258e:	79fb      	ldrb	r3, [r7, #7]
 8002590:	b298      	uxth	r0, r3
 8002592:	79bb      	ldrb	r3, [r7, #6]
 8002594:	b299      	uxth	r1, r3
 8002596:	88bb      	ldrh	r3, [r7, #4]
 8002598:	683a      	ldr	r2, [r7, #0]
 800259a:	f000 f833 	bl	8002604 <BSP_I2C1_ReadReg>
}
 800259e:	bf00      	nop
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}

080025a6 <BSP_I2C1_Init>:
{
  HAL_Delay(Delay);
}
/* I2C1 init function */
int32_t BSP_I2C1_Init(void)
{
 80025a6:	b480      	push	{r7}
 80025a8:	af00      	add	r7, sp, #0
   return 0;
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
	...

080025b8 <BSP_I2C1_WriteReg>:
  return (HAL_I2C_IsDeviceReady(&hi2c2, DevAddr, Trials, HAL_MAX_DELAY) == HAL_OK) ? 0 : -1;
}

/* Write one or more bytes to a sensor register */
int32_t BSP_I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b088      	sub	sp, #32
 80025bc:	af04      	add	r7, sp, #16
 80025be:	60ba      	str	r2, [r7, #8]
 80025c0:	461a      	mov	r2, r3
 80025c2:	4603      	mov	r3, r0
 80025c4:	81fb      	strh	r3, [r7, #14]
 80025c6:	460b      	mov	r3, r1
 80025c8:	81bb      	strh	r3, [r7, #12]
 80025ca:	4613      	mov	r3, r2
 80025cc:	80fb      	strh	r3, [r7, #6]
  if (HAL_I2C_Mem_Write(&hi2c2, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, HAL_MAX_DELAY) != HAL_OK)
 80025ce:	89ba      	ldrh	r2, [r7, #12]
 80025d0:	89f9      	ldrh	r1, [r7, #14]
 80025d2:	f04f 33ff 	mov.w	r3, #4294967295
 80025d6:	9302      	str	r3, [sp, #8]
 80025d8:	88fb      	ldrh	r3, [r7, #6]
 80025da:	9301      	str	r3, [sp, #4]
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	9300      	str	r3, [sp, #0]
 80025e0:	2301      	movs	r3, #1
 80025e2:	4807      	ldr	r0, [pc, #28]	@ (8002600 <BSP_I2C1_WriteReg+0x48>)
 80025e4:	f000 fefe 	bl	80033e4 <HAL_I2C_Mem_Write>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d002      	beq.n	80025f4 <BSP_I2C1_WriteReg+0x3c>
    return -1;
 80025ee:	f04f 33ff 	mov.w	r3, #4294967295
 80025f2:	e000      	b.n	80025f6 <BSP_I2C1_WriteReg+0x3e>
  return 0;
 80025f4:	2300      	movs	r3, #0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3710      	adds	r7, #16
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	20000524 	.word	0x20000524

08002604 <BSP_I2C1_ReadReg>:

/* Read one or more bytes from a sensor register */
int32_t BSP_I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b088      	sub	sp, #32
 8002608:	af04      	add	r7, sp, #16
 800260a:	60ba      	str	r2, [r7, #8]
 800260c:	461a      	mov	r2, r3
 800260e:	4603      	mov	r3, r0
 8002610:	81fb      	strh	r3, [r7, #14]
 8002612:	460b      	mov	r3, r1
 8002614:	81bb      	strh	r3, [r7, #12]
 8002616:	4613      	mov	r3, r2
 8002618:	80fb      	strh	r3, [r7, #6]
  if (HAL_I2C_Mem_Read(&hi2c2, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, HAL_MAX_DELAY) != HAL_OK)
 800261a:	89ba      	ldrh	r2, [r7, #12]
 800261c:	89f9      	ldrh	r1, [r7, #14]
 800261e:	f04f 33ff 	mov.w	r3, #4294967295
 8002622:	9302      	str	r3, [sp, #8]
 8002624:	88fb      	ldrh	r3, [r7, #6]
 8002626:	9301      	str	r3, [sp, #4]
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	9300      	str	r3, [sp, #0]
 800262c:	2301      	movs	r3, #1
 800262e:	4807      	ldr	r0, [pc, #28]	@ (800264c <BSP_I2C1_ReadReg+0x48>)
 8002630:	f000 ffec 	bl	800360c <HAL_I2C_Mem_Read>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d002      	beq.n	8002640 <BSP_I2C1_ReadReg+0x3c>
    return -1;
 800263a:	f04f 33ff 	mov.w	r3, #4294967295
 800263e:	e000      	b.n	8002642 <BSP_I2C1_ReadReg+0x3e>
  return 0;
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	3710      	adds	r7, #16
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	20000524 	.word	0x20000524

08002650 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8002656:	2300      	movs	r3, #0
 8002658:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 800265a:	2300      	movs	r3, #0
 800265c:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 800265e:	4b1a      	ldr	r3, [pc, #104]	@ (80026c8 <BSP_ACCELERO_Init+0x78>)
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	4798      	blx	r3
 8002664:	4603      	mov	r3, r0
 8002666:	2b6a      	cmp	r3, #106	@ 0x6a
 8002668:	d002      	beq.n	8002670 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	73fb      	strb	r3, [r7, #15]
 800266e:	e025      	b.n	80026bc <BSP_ACCELERO_Init+0x6c>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8002670:	4b16      	ldr	r3, [pc, #88]	@ (80026cc <BSP_ACCELERO_Init+0x7c>)
 8002672:	4a15      	ldr	r2, [pc, #84]	@ (80026c8 <BSP_ACCELERO_Init+0x78>)
 8002674:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    //   ODR 52Hz  416Hz 
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_13Hz;
 8002676:	2310      	movs	r3, #16
 8002678:	717b      	strb	r3, [r7, #5]

    //   Axes Enable X/Y/Z  ( 0 LSM6DSL ) 
    LSM6DSL_InitStructure.Axes_Enable = 0;
 800267a:	2300      	movs	r3, #0
 800267c:	71bb      	strb	r3, [r7, #6]

    //   Full Scale 2G  16G  
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_16G;
 800267e:	2304      	movs	r3, #4
 8002680:	72bb      	strb	r3, [r7, #10]

    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8002682:	2340      	movs	r3, #64	@ 0x40
 8002684:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8002686:	2300      	movs	r3, #0
 8002688:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 800268a:	2300      	movs	r3, #0
 800268c:	72fb      	strb	r3, [r7, #11]

    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 800268e:	797a      	ldrb	r2, [r7, #5]
 8002690:	7abb      	ldrb	r3, [r7, #10]
 8002692:	4313      	orrs	r3, r2
 8002694:	b2db      	uxtb	r3, r3
 8002696:	81bb      	strh	r3, [r7, #12]

    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8002698:	7a3b      	ldrb	r3, [r7, #8]
 800269a:	f043 0304 	orr.w	r3, r3, #4
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	b21b      	sxth	r3, r3
 80026a2:	021b      	lsls	r3, r3, #8
 80026a4:	b21a      	sxth	r2, r3
 80026a6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	b21b      	sxth	r3, r3
 80026ae:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 80026b0:	4b06      	ldr	r3, [pc, #24]	@ (80026cc <BSP_ACCELERO_Init+0x7c>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	89ba      	ldrh	r2, [r7, #12]
 80026b8:	4610      	mov	r0, r2
 80026ba:	4798      	blx	r3
  }

  return ret;
 80026bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	20000008 	.word	0x20000008
 80026cc:	20001d1c 	.word	0x20001d1c

080026d0 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80026da:	2300      	movs	r3, #0
 80026dc:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80026de:	2110      	movs	r1, #16
 80026e0:	20d4      	movs	r0, #212	@ 0xd4
 80026e2:	f7ff ff31 	bl	8002548 <SENSOR_IO_Read>
 80026e6:	4603      	mov	r3, r0
 80026e8:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 80026ea:	88fb      	ldrh	r3, [r7, #6]
 80026ec:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 80026ee:	7bbb      	ldrb	r3, [r7, #14]
 80026f0:	f003 0303 	and.w	r3, r3, #3
 80026f4:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 80026f6:	7bba      	ldrb	r2, [r7, #14]
 80026f8:	7bfb      	ldrb	r3, [r7, #15]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 80026fe:	7bbb      	ldrb	r3, [r7, #14]
 8002700:	461a      	mov	r2, r3
 8002702:	2110      	movs	r1, #16
 8002704:	20d4      	movs	r0, #212	@ 0xd4
 8002706:	f7ff ff0a 	bl	800251e <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 800270a:	2112      	movs	r1, #18
 800270c:	20d4      	movs	r0, #212	@ 0xd4
 800270e:	f7ff ff1b 	bl	8002548 <SENSOR_IO_Read>
 8002712:	4603      	mov	r3, r0
 8002714:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8002716:	88fb      	ldrh	r3, [r7, #6]
 8002718:	0a1b      	lsrs	r3, r3, #8
 800271a:	b29b      	uxth	r3, r3
 800271c:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 800271e:	7bbb      	ldrb	r3, [r7, #14]
 8002720:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8002724:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8002726:	7bba      	ldrb	r2, [r7, #14]
 8002728:	7bfb      	ldrb	r3, [r7, #15]
 800272a:	4313      	orrs	r3, r2
 800272c:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 800272e:	7bbb      	ldrb	r3, [r7, #14]
 8002730:	461a      	mov	r2, r3
 8002732:	2112      	movs	r1, #18
 8002734:	20d4      	movs	r0, #212	@ 0xd4
 8002736:	f7ff fef2 	bl	800251e <SENSOR_IO_Write>
}
 800273a:	bf00      	nop
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}

08002742 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8002742:	b580      	push	{r7, lr}
 8002744:	b082      	sub	sp, #8
 8002746:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002748:	2300      	movs	r3, #0
 800274a:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800274c:	2110      	movs	r1, #16
 800274e:	20d4      	movs	r0, #212	@ 0xd4
 8002750:	f7ff fefa 	bl	8002548 <SENSOR_IO_Read>
 8002754:	4603      	mov	r3, r0
 8002756:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8002758:	79fb      	ldrb	r3, [r7, #7]
 800275a:	f003 030f 	and.w	r3, r3, #15
 800275e:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8002760:	79fb      	ldrb	r3, [r7, #7]
 8002762:	461a      	mov	r2, r3
 8002764:	2110      	movs	r1, #16
 8002766:	20d4      	movs	r0, #212	@ 0xd4
 8002768:	f7ff fed9 	bl	800251e <SENSOR_IO_Write>
}
 800276c:	bf00      	nop
 800276e:	3708      	adds	r7, #8
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}

08002774 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8002774:	b580      	push	{r7, lr}
 8002776:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8002778:	f7ff fecb 	bl	8002512 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 800277c:	210f      	movs	r1, #15
 800277e:	20d4      	movs	r0, #212	@ 0xd4
 8002780:	f7ff fee2 	bl	8002548 <SENSOR_IO_Read>
 8002784:	4603      	mov	r3, r0
}
 8002786:	4618      	mov	r0, r3
 8002788:	bd80      	pop	{r7, pc}

0800278a <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 800278a:	b580      	push	{r7, lr}
 800278c:	b084      	sub	sp, #16
 800278e:	af00      	add	r7, sp, #0
 8002790:	4603      	mov	r3, r0
 8002792:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002794:	2300      	movs	r3, #0
 8002796:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8002798:	2115      	movs	r1, #21
 800279a:	20d4      	movs	r0, #212	@ 0xd4
 800279c:	f7ff fed4 	bl	8002548 <SENSOR_IO_Read>
 80027a0:	4603      	mov	r3, r0
 80027a2:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 80027a4:	7bfb      	ldrb	r3, [r7, #15]
 80027a6:	f023 0310 	bic.w	r3, r3, #16
 80027aa:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 80027ac:	88fb      	ldrh	r3, [r7, #6]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d003      	beq.n	80027ba <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 80027b2:	7bfb      	ldrb	r3, [r7, #15]
 80027b4:	f043 0310 	orr.w	r3, r3, #16
 80027b8:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 80027ba:	7bfb      	ldrb	r3, [r7, #15]
 80027bc:	461a      	mov	r2, r3
 80027be:	2115      	movs	r1, #21
 80027c0:	20d4      	movs	r0, #212	@ 0xd4
 80027c2:	f7ff feac 	bl	800251e <SENSOR_IO_Write>
}
 80027c6:	bf00      	nop
 80027c8:	3710      	adds	r7, #16
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
	...

080027d0 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b088      	sub	sp, #32
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 80027d8:	2300      	movs	r3, #0
 80027da:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 80027dc:	2300      	movs	r3, #0
 80027de:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 80027e0:	f04f 0300 	mov.w	r3, #0
 80027e4:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80027e6:	2110      	movs	r1, #16
 80027e8:	20d4      	movs	r0, #212	@ 0xd4
 80027ea:	f7ff fead 	bl	8002548 <SENSOR_IO_Read>
 80027ee:	4603      	mov	r3, r0
 80027f0:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 80027f2:	f107 0208 	add.w	r2, r7, #8
 80027f6:	2306      	movs	r3, #6
 80027f8:	2128      	movs	r1, #40	@ 0x28
 80027fa:	20d4      	movs	r0, #212	@ 0xd4
 80027fc:	f7ff febc 	bl	8002578 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8002800:	2300      	movs	r3, #0
 8002802:	77fb      	strb	r3, [r7, #31]
 8002804:	e01a      	b.n	800283c <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8002806:	7ffb      	ldrb	r3, [r7, #31]
 8002808:	005b      	lsls	r3, r3, #1
 800280a:	3301      	adds	r3, #1
 800280c:	3320      	adds	r3, #32
 800280e:	443b      	add	r3, r7
 8002810:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002814:	021b      	lsls	r3, r3, #8
 8002816:	b29b      	uxth	r3, r3
 8002818:	7ffa      	ldrb	r2, [r7, #31]
 800281a:	0052      	lsls	r2, r2, #1
 800281c:	3220      	adds	r2, #32
 800281e:	443a      	add	r2, r7
 8002820:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8002824:	4413      	add	r3, r2
 8002826:	b29a      	uxth	r2, r3
 8002828:	7ffb      	ldrb	r3, [r7, #31]
 800282a:	b212      	sxth	r2, r2
 800282c:	005b      	lsls	r3, r3, #1
 800282e:	3320      	adds	r3, #32
 8002830:	443b      	add	r3, r7
 8002832:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8002836:	7ffb      	ldrb	r3, [r7, #31]
 8002838:	3301      	adds	r3, #1
 800283a:	77fb      	strb	r3, [r7, #31]
 800283c:	7ffb      	ldrb	r3, [r7, #31]
 800283e:	2b02      	cmp	r3, #2
 8002840:	d9e1      	bls.n	8002806 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8002842:	7dfb      	ldrb	r3, [r7, #23]
 8002844:	f003 030c 	and.w	r3, r3, #12
 8002848:	2b0c      	cmp	r3, #12
 800284a:	d829      	bhi.n	80028a0 <LSM6DSL_AccReadXYZ+0xd0>
 800284c:	a201      	add	r2, pc, #4	@ (adr r2, 8002854 <LSM6DSL_AccReadXYZ+0x84>)
 800284e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002852:	bf00      	nop
 8002854:	08002889 	.word	0x08002889
 8002858:	080028a1 	.word	0x080028a1
 800285c:	080028a1 	.word	0x080028a1
 8002860:	080028a1 	.word	0x080028a1
 8002864:	0800289b 	.word	0x0800289b
 8002868:	080028a1 	.word	0x080028a1
 800286c:	080028a1 	.word	0x080028a1
 8002870:	080028a1 	.word	0x080028a1
 8002874:	0800288f 	.word	0x0800288f
 8002878:	080028a1 	.word	0x080028a1
 800287c:	080028a1 	.word	0x080028a1
 8002880:	080028a1 	.word	0x080028a1
 8002884:	08002895 	.word	0x08002895
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8002888:	4b18      	ldr	r3, [pc, #96]	@ (80028ec <LSM6DSL_AccReadXYZ+0x11c>)
 800288a:	61bb      	str	r3, [r7, #24]
    break;
 800288c:	e008      	b.n	80028a0 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 800288e:	4b18      	ldr	r3, [pc, #96]	@ (80028f0 <LSM6DSL_AccReadXYZ+0x120>)
 8002890:	61bb      	str	r3, [r7, #24]
    break;
 8002892:	e005      	b.n	80028a0 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8002894:	4b17      	ldr	r3, [pc, #92]	@ (80028f4 <LSM6DSL_AccReadXYZ+0x124>)
 8002896:	61bb      	str	r3, [r7, #24]
    break;
 8002898:	e002      	b.n	80028a0 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 800289a:	4b17      	ldr	r3, [pc, #92]	@ (80028f8 <LSM6DSL_AccReadXYZ+0x128>)
 800289c:	61bb      	str	r3, [r7, #24]
    break;    
 800289e:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 80028a0:	2300      	movs	r3, #0
 80028a2:	77fb      	strb	r3, [r7, #31]
 80028a4:	e01a      	b.n	80028dc <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 80028a6:	7ffb      	ldrb	r3, [r7, #31]
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	3320      	adds	r3, #32
 80028ac:	443b      	add	r3, r7
 80028ae:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80028b2:	ee07 3a90 	vmov	s15, r3
 80028b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80028be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028c2:	7ffb      	ldrb	r3, [r7, #31]
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	4413      	add	r3, r2
 80028ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028ce:	ee17 2a90 	vmov	r2, s15
 80028d2:	b212      	sxth	r2, r2
 80028d4:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 80028d6:	7ffb      	ldrb	r3, [r7, #31]
 80028d8:	3301      	adds	r3, #1
 80028da:	77fb      	strb	r3, [r7, #31]
 80028dc:	7ffb      	ldrb	r3, [r7, #31]
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d9e1      	bls.n	80028a6 <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 80028e2:	bf00      	nop
 80028e4:	bf00      	nop
 80028e6:	3720      	adds	r7, #32
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	3d79db23 	.word	0x3d79db23
 80028f0:	3df9db23 	.word	0x3df9db23
 80028f4:	3e79db23 	.word	0x3e79db23
 80028f8:	3ef9db23 	.word	0x3ef9db23

080028fc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002902:	2300      	movs	r3, #0
 8002904:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002906:	2003      	movs	r0, #3
 8002908:	f000 f960 	bl	8002bcc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800290c:	200f      	movs	r0, #15
 800290e:	f000 f80d 	bl	800292c <HAL_InitTick>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d002      	beq.n	800291e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	71fb      	strb	r3, [r7, #7]
 800291c:	e001      	b.n	8002922 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800291e:	f7ff fa03 	bl	8001d28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002922:	79fb      	ldrb	r3, [r7, #7]
}
 8002924:	4618      	mov	r0, r3
 8002926:	3708      	adds	r7, #8
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}

0800292c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b084      	sub	sp, #16
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002934:	2300      	movs	r3, #0
 8002936:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002938:	4b17      	ldr	r3, [pc, #92]	@ (8002998 <HAL_InitTick+0x6c>)
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d023      	beq.n	8002988 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002940:	4b16      	ldr	r3, [pc, #88]	@ (800299c <HAL_InitTick+0x70>)
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	4b14      	ldr	r3, [pc, #80]	@ (8002998 <HAL_InitTick+0x6c>)
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	4619      	mov	r1, r3
 800294a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800294e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002952:	fbb2 f3f3 	udiv	r3, r2, r3
 8002956:	4618      	mov	r0, r3
 8002958:	f000 f96d 	bl	8002c36 <HAL_SYSTICK_Config>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d10f      	bne.n	8002982 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2b0f      	cmp	r3, #15
 8002966:	d809      	bhi.n	800297c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002968:	2200      	movs	r2, #0
 800296a:	6879      	ldr	r1, [r7, #4]
 800296c:	f04f 30ff 	mov.w	r0, #4294967295
 8002970:	f000 f937 	bl	8002be2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002974:	4a0a      	ldr	r2, [pc, #40]	@ (80029a0 <HAL_InitTick+0x74>)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6013      	str	r3, [r2, #0]
 800297a:	e007      	b.n	800298c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	73fb      	strb	r3, [r7, #15]
 8002980:	e004      	b.n	800298c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	73fb      	strb	r3, [r7, #15]
 8002986:	e001      	b.n	800298c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800298c:	7bfb      	ldrb	r3, [r7, #15]
}
 800298e:	4618      	mov	r0, r3
 8002990:	3710      	adds	r7, #16
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	20000040 	.word	0x20000040
 800299c:	20000004 	.word	0x20000004
 80029a0:	2000003c 	.word	0x2000003c

080029a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80029a8:	4b06      	ldr	r3, [pc, #24]	@ (80029c4 <HAL_IncTick+0x20>)
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	461a      	mov	r2, r3
 80029ae:	4b06      	ldr	r3, [pc, #24]	@ (80029c8 <HAL_IncTick+0x24>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4413      	add	r3, r2
 80029b4:	4a04      	ldr	r2, [pc, #16]	@ (80029c8 <HAL_IncTick+0x24>)
 80029b6:	6013      	str	r3, [r2, #0]
}
 80029b8:	bf00      	nop
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	20000040 	.word	0x20000040
 80029c8:	20001d20 	.word	0x20001d20

080029cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
  return uwTick;
 80029d0:	4b03      	ldr	r3, [pc, #12]	@ (80029e0 <HAL_GetTick+0x14>)
 80029d2:	681b      	ldr	r3, [r3, #0]
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	20001d20 	.word	0x20001d20

080029e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029ec:	f7ff ffee 	bl	80029cc <HAL_GetTick>
 80029f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029fc:	d005      	beq.n	8002a0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80029fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002a28 <HAL_Delay+0x44>)
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	461a      	mov	r2, r3
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	4413      	add	r3, r2
 8002a08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a0a:	bf00      	nop
 8002a0c:	f7ff ffde 	bl	80029cc <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	68fa      	ldr	r2, [r7, #12]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d8f7      	bhi.n	8002a0c <HAL_Delay+0x28>
  {
  }
}
 8002a1c:	bf00      	nop
 8002a1e:	bf00      	nop
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	20000040 	.word	0x20000040

08002a2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b085      	sub	sp, #20
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f003 0307 	and.w	r3, r3, #7
 8002a3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a3c:	4b0c      	ldr	r3, [pc, #48]	@ (8002a70 <__NVIC_SetPriorityGrouping+0x44>)
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a42:	68ba      	ldr	r2, [r7, #8]
 8002a44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a48:	4013      	ands	r3, r2
 8002a4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a5e:	4a04      	ldr	r2, [pc, #16]	@ (8002a70 <__NVIC_SetPriorityGrouping+0x44>)
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	60d3      	str	r3, [r2, #12]
}
 8002a64:	bf00      	nop
 8002a66:	3714      	adds	r7, #20
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr
 8002a70:	e000ed00 	.word	0xe000ed00

08002a74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a74:	b480      	push	{r7}
 8002a76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a78:	4b04      	ldr	r3, [pc, #16]	@ (8002a8c <__NVIC_GetPriorityGrouping+0x18>)
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	0a1b      	lsrs	r3, r3, #8
 8002a7e:	f003 0307 	and.w	r3, r3, #7
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr
 8002a8c:	e000ed00 	.word	0xe000ed00

08002a90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	4603      	mov	r3, r0
 8002a98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	db0b      	blt.n	8002aba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002aa2:	79fb      	ldrb	r3, [r7, #7]
 8002aa4:	f003 021f 	and.w	r2, r3, #31
 8002aa8:	4907      	ldr	r1, [pc, #28]	@ (8002ac8 <__NVIC_EnableIRQ+0x38>)
 8002aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aae:	095b      	lsrs	r3, r3, #5
 8002ab0:	2001      	movs	r0, #1
 8002ab2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ab6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002aba:	bf00      	nop
 8002abc:	370c      	adds	r7, #12
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
 8002ac6:	bf00      	nop
 8002ac8:	e000e100 	.word	0xe000e100

08002acc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	6039      	str	r1, [r7, #0]
 8002ad6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ad8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	db0a      	blt.n	8002af6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	b2da      	uxtb	r2, r3
 8002ae4:	490c      	ldr	r1, [pc, #48]	@ (8002b18 <__NVIC_SetPriority+0x4c>)
 8002ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aea:	0112      	lsls	r2, r2, #4
 8002aec:	b2d2      	uxtb	r2, r2
 8002aee:	440b      	add	r3, r1
 8002af0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002af4:	e00a      	b.n	8002b0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	b2da      	uxtb	r2, r3
 8002afa:	4908      	ldr	r1, [pc, #32]	@ (8002b1c <__NVIC_SetPriority+0x50>)
 8002afc:	79fb      	ldrb	r3, [r7, #7]
 8002afe:	f003 030f 	and.w	r3, r3, #15
 8002b02:	3b04      	subs	r3, #4
 8002b04:	0112      	lsls	r2, r2, #4
 8002b06:	b2d2      	uxtb	r2, r2
 8002b08:	440b      	add	r3, r1
 8002b0a:	761a      	strb	r2, [r3, #24]
}
 8002b0c:	bf00      	nop
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr
 8002b18:	e000e100 	.word	0xe000e100
 8002b1c:	e000ed00 	.word	0xe000ed00

08002b20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b089      	sub	sp, #36	@ 0x24
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	f003 0307 	and.w	r3, r3, #7
 8002b32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	f1c3 0307 	rsb	r3, r3, #7
 8002b3a:	2b04      	cmp	r3, #4
 8002b3c:	bf28      	it	cs
 8002b3e:	2304      	movcs	r3, #4
 8002b40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	3304      	adds	r3, #4
 8002b46:	2b06      	cmp	r3, #6
 8002b48:	d902      	bls.n	8002b50 <NVIC_EncodePriority+0x30>
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	3b03      	subs	r3, #3
 8002b4e:	e000      	b.n	8002b52 <NVIC_EncodePriority+0x32>
 8002b50:	2300      	movs	r3, #0
 8002b52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b54:	f04f 32ff 	mov.w	r2, #4294967295
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5e:	43da      	mvns	r2, r3
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	401a      	ands	r2, r3
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b68:	f04f 31ff 	mov.w	r1, #4294967295
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b72:	43d9      	mvns	r1, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b78:	4313      	orrs	r3, r2
         );
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3724      	adds	r7, #36	@ 0x24
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
	...

08002b88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	3b01      	subs	r3, #1
 8002b94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b98:	d301      	bcc.n	8002b9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e00f      	b.n	8002bbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b9e:	4a0a      	ldr	r2, [pc, #40]	@ (8002bc8 <SysTick_Config+0x40>)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	3b01      	subs	r3, #1
 8002ba4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ba6:	210f      	movs	r1, #15
 8002ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bac:	f7ff ff8e 	bl	8002acc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bb0:	4b05      	ldr	r3, [pc, #20]	@ (8002bc8 <SysTick_Config+0x40>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bb6:	4b04      	ldr	r3, [pc, #16]	@ (8002bc8 <SysTick_Config+0x40>)
 8002bb8:	2207      	movs	r2, #7
 8002bba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bbc:	2300      	movs	r3, #0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3708      	adds	r7, #8
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	e000e010 	.word	0xe000e010

08002bcc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f7ff ff29 	bl	8002a2c <__NVIC_SetPriorityGrouping>
}
 8002bda:	bf00      	nop
 8002bdc:	3708      	adds	r7, #8
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}

08002be2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002be2:	b580      	push	{r7, lr}
 8002be4:	b086      	sub	sp, #24
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	4603      	mov	r3, r0
 8002bea:	60b9      	str	r1, [r7, #8]
 8002bec:	607a      	str	r2, [r7, #4]
 8002bee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002bf4:	f7ff ff3e 	bl	8002a74 <__NVIC_GetPriorityGrouping>
 8002bf8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	68b9      	ldr	r1, [r7, #8]
 8002bfe:	6978      	ldr	r0, [r7, #20]
 8002c00:	f7ff ff8e 	bl	8002b20 <NVIC_EncodePriority>
 8002c04:	4602      	mov	r2, r0
 8002c06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c0a:	4611      	mov	r1, r2
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff ff5d 	bl	8002acc <__NVIC_SetPriority>
}
 8002c12:	bf00      	nop
 8002c14:	3718      	adds	r7, #24
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b082      	sub	sp, #8
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	4603      	mov	r3, r0
 8002c22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f7ff ff31 	bl	8002a90 <__NVIC_EnableIRQ>
}
 8002c2e:	bf00      	nop
 8002c30:	3708      	adds	r7, #8
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}

08002c36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c36:	b580      	push	{r7, lr}
 8002c38:	b082      	sub	sp, #8
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f7ff ffa2 	bl	8002b88 <SysTick_Config>
 8002c44:	4603      	mov	r3, r0
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3708      	adds	r7, #8
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
	...

08002c50 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d101      	bne.n	8002c62 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e0ac      	b.n	8002dbc <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f000 f8b2 	bl	8002dd0 <DFSDM_GetChannelFromInstance>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	4a55      	ldr	r2, [pc, #340]	@ (8002dc4 <HAL_DFSDM_ChannelInit+0x174>)
 8002c70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d001      	beq.n	8002c7c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e09f      	b.n	8002dbc <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f7ff f87b 	bl	8001d78 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8002c82:	4b51      	ldr	r3, [pc, #324]	@ (8002dc8 <HAL_DFSDM_ChannelInit+0x178>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	3301      	adds	r3, #1
 8002c88:	4a4f      	ldr	r2, [pc, #316]	@ (8002dc8 <HAL_DFSDM_ChannelInit+0x178>)
 8002c8a:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8002c8c:	4b4e      	ldr	r3, [pc, #312]	@ (8002dc8 <HAL_DFSDM_ChannelInit+0x178>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d125      	bne.n	8002ce0 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002c94:	4b4d      	ldr	r3, [pc, #308]	@ (8002dcc <HAL_DFSDM_ChannelInit+0x17c>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a4c      	ldr	r2, [pc, #304]	@ (8002dcc <HAL_DFSDM_ChannelInit+0x17c>)
 8002c9a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002c9e:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002ca0:	4b4a      	ldr	r3, [pc, #296]	@ (8002dcc <HAL_DFSDM_ChannelInit+0x17c>)
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	4948      	ldr	r1, [pc, #288]	@ (8002dcc <HAL_DFSDM_ChannelInit+0x17c>)
 8002caa:	4313      	orrs	r3, r2
 8002cac:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002cae:	4b47      	ldr	r3, [pc, #284]	@ (8002dcc <HAL_DFSDM_ChannelInit+0x17c>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a46      	ldr	r2, [pc, #280]	@ (8002dcc <HAL_DFSDM_ChannelInit+0x17c>)
 8002cb4:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8002cb8:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	791b      	ldrb	r3, [r3, #4]
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d108      	bne.n	8002cd4 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8002cc2:	4b42      	ldr	r3, [pc, #264]	@ (8002dcc <HAL_DFSDM_ChannelInit+0x17c>)
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	68db      	ldr	r3, [r3, #12]
 8002cca:	3b01      	subs	r3, #1
 8002ccc:	041b      	lsls	r3, r3, #16
 8002cce:	493f      	ldr	r1, [pc, #252]	@ (8002dcc <HAL_DFSDM_ChannelInit+0x17c>)
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002cd4:	4b3d      	ldr	r3, [pc, #244]	@ (8002dcc <HAL_DFSDM_ChannelInit+0x17c>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a3c      	ldr	r2, [pc, #240]	@ (8002dcc <HAL_DFSDM_ChannelInit+0x17c>)
 8002cda:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002cde:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8002cee:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	6819      	ldr	r1, [r3, #0]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002cfe:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002d04:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f022 020f 	bic.w	r2, r2, #15
 8002d1c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	6819      	ldr	r1, [r3, #0]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002d2c:	431a      	orrs	r2, r3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	430a      	orrs	r2, r1
 8002d34:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	689a      	ldr	r2, [r3, #8]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8002d44:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	6899      	ldr	r1, [r3, #8]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d54:	3b01      	subs	r3, #1
 8002d56:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002d58:	431a      	orrs	r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	685a      	ldr	r2, [r3, #4]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f002 0207 	and.w	r2, r2, #7
 8002d70:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	6859      	ldr	r1, [r3, #4]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d7c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d82:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002d84:	431a      	orrs	r2, r3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	430a      	orrs	r2, r1
 8002d8c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002d9c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2201      	movs	r2, #1
 8002da2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4618      	mov	r0, r3
 8002dac:	f000 f810 	bl	8002dd0 <DFSDM_GetChannelFromInstance>
 8002db0:	4602      	mov	r2, r0
 8002db2:	4904      	ldr	r1, [pc, #16]	@ (8002dc4 <HAL_DFSDM_ChannelInit+0x174>)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8002dba:	2300      	movs	r3, #0
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3708      	adds	r7, #8
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	20001d28 	.word	0x20001d28
 8002dc8:	20001d24 	.word	0x20001d24
 8002dcc:	40016000 	.word	0x40016000

08002dd0 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b085      	sub	sp, #20
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	4a1c      	ldr	r2, [pc, #112]	@ (8002e4c <DFSDM_GetChannelFromInstance+0x7c>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d102      	bne.n	8002de6 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8002de0:	2300      	movs	r3, #0
 8002de2:	60fb      	str	r3, [r7, #12]
 8002de4:	e02b      	b.n	8002e3e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a19      	ldr	r2, [pc, #100]	@ (8002e50 <DFSDM_GetChannelFromInstance+0x80>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d102      	bne.n	8002df4 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8002dee:	2301      	movs	r3, #1
 8002df0:	60fb      	str	r3, [r7, #12]
 8002df2:	e024      	b.n	8002e3e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	4a17      	ldr	r2, [pc, #92]	@ (8002e54 <DFSDM_GetChannelFromInstance+0x84>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d102      	bne.n	8002e02 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8002dfc:	2302      	movs	r3, #2
 8002dfe:	60fb      	str	r3, [r7, #12]
 8002e00:	e01d      	b.n	8002e3e <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a14      	ldr	r2, [pc, #80]	@ (8002e58 <DFSDM_GetChannelFromInstance+0x88>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d102      	bne.n	8002e10 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8002e0a:	2304      	movs	r3, #4
 8002e0c:	60fb      	str	r3, [r7, #12]
 8002e0e:	e016      	b.n	8002e3e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	4a12      	ldr	r2, [pc, #72]	@ (8002e5c <DFSDM_GetChannelFromInstance+0x8c>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d102      	bne.n	8002e1e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8002e18:	2305      	movs	r3, #5
 8002e1a:	60fb      	str	r3, [r7, #12]
 8002e1c:	e00f      	b.n	8002e3e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a0f      	ldr	r2, [pc, #60]	@ (8002e60 <DFSDM_GetChannelFromInstance+0x90>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d102      	bne.n	8002e2c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8002e26:	2306      	movs	r3, #6
 8002e28:	60fb      	str	r3, [r7, #12]
 8002e2a:	e008      	b.n	8002e3e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	4a0d      	ldr	r2, [pc, #52]	@ (8002e64 <DFSDM_GetChannelFromInstance+0x94>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d102      	bne.n	8002e3a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8002e34:	2307      	movs	r3, #7
 8002e36:	60fb      	str	r3, [r7, #12]
 8002e38:	e001      	b.n	8002e3e <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3714      	adds	r7, #20
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr
 8002e4c:	40016000 	.word	0x40016000
 8002e50:	40016020 	.word	0x40016020
 8002e54:	40016040 	.word	0x40016040
 8002e58:	40016080 	.word	0x40016080
 8002e5c:	400160a0 	.word	0x400160a0
 8002e60:	400160c0 	.word	0x400160c0
 8002e64:	400160e0 	.word	0x400160e0

08002e68 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b086      	sub	sp, #24
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	0c1b      	lsrs	r3, r3, #16
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 031f 	and.w	r3, r3, #31
 8002e84:	2201      	movs	r2, #1
 8002e86:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8a:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	015a      	lsls	r2, r3, #5
 8002e90:	4b0c      	ldr	r3, [pc, #48]	@ (8002ec4 <HAL_EXTI_IRQHandler+0x5c>)
 8002e92:	4413      	add	r3, r2
 8002e94:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	693a      	ldr	r2, [r7, #16]
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d009      	beq.n	8002eba <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	693a      	ldr	r2, [r7, #16]
 8002eaa:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d002      	beq.n	8002eba <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	4798      	blx	r3
    }
  }
}
 8002eba:	bf00      	nop
 8002ebc:	3718      	adds	r7, #24
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	40010414 	.word	0x40010414

08002ec8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b087      	sub	sp, #28
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ed6:	e17f      	b.n	80031d8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	2101      	movs	r1, #1
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	f000 8171 	beq.w	80031d2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f003 0303 	and.w	r3, r3, #3
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d005      	beq.n	8002f08 <HAL_GPIO_Init+0x40>
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f003 0303 	and.w	r3, r3, #3
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d130      	bne.n	8002f6a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	005b      	lsls	r3, r3, #1
 8002f12:	2203      	movs	r2, #3
 8002f14:	fa02 f303 	lsl.w	r3, r2, r3
 8002f18:	43db      	mvns	r3, r3
 8002f1a:	693a      	ldr	r2, [r7, #16]
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	68da      	ldr	r2, [r3, #12]
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	005b      	lsls	r3, r3, #1
 8002f28:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2c:	693a      	ldr	r2, [r7, #16]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	693a      	ldr	r2, [r7, #16]
 8002f36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f3e:	2201      	movs	r2, #1
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	fa02 f303 	lsl.w	r3, r2, r3
 8002f46:	43db      	mvns	r3, r3
 8002f48:	693a      	ldr	r2, [r7, #16]
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	091b      	lsrs	r3, r3, #4
 8002f54:	f003 0201 	and.w	r2, r3, #1
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5e:	693a      	ldr	r2, [r7, #16]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	693a      	ldr	r2, [r7, #16]
 8002f68:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f003 0303 	and.w	r3, r3, #3
 8002f72:	2b03      	cmp	r3, #3
 8002f74:	d118      	bne.n	8002fa8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f7a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	fa02 f303 	lsl.w	r3, r2, r3
 8002f84:	43db      	mvns	r3, r3
 8002f86:	693a      	ldr	r2, [r7, #16]
 8002f88:	4013      	ands	r3, r2
 8002f8a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	08db      	lsrs	r3, r3, #3
 8002f92:	f003 0201 	and.w	r2, r3, #1
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9c:	693a      	ldr	r2, [r7, #16]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	693a      	ldr	r2, [r7, #16]
 8002fa6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f003 0303 	and.w	r3, r3, #3
 8002fb0:	2b03      	cmp	r3, #3
 8002fb2:	d017      	beq.n	8002fe4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	2203      	movs	r2, #3
 8002fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc4:	43db      	mvns	r3, r3
 8002fc6:	693a      	ldr	r2, [r7, #16]
 8002fc8:	4013      	ands	r3, r2
 8002fca:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	689a      	ldr	r2, [r3, #8]
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	005b      	lsls	r3, r3, #1
 8002fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd8:	693a      	ldr	r2, [r7, #16]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	693a      	ldr	r2, [r7, #16]
 8002fe2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f003 0303 	and.w	r3, r3, #3
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d123      	bne.n	8003038 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	08da      	lsrs	r2, r3, #3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	3208      	adds	r2, #8
 8002ff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ffc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	f003 0307 	and.w	r3, r3, #7
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	220f      	movs	r2, #15
 8003008:	fa02 f303 	lsl.w	r3, r2, r3
 800300c:	43db      	mvns	r3, r3
 800300e:	693a      	ldr	r2, [r7, #16]
 8003010:	4013      	ands	r3, r2
 8003012:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	691a      	ldr	r2, [r3, #16]
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	f003 0307 	and.w	r3, r3, #7
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	693a      	ldr	r2, [r7, #16]
 8003026:	4313      	orrs	r3, r2
 8003028:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	08da      	lsrs	r2, r3, #3
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	3208      	adds	r2, #8
 8003032:	6939      	ldr	r1, [r7, #16]
 8003034:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	2203      	movs	r2, #3
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	43db      	mvns	r3, r3
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	4013      	ands	r3, r2
 800304e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f003 0203 	and.w	r2, r3, #3
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	fa02 f303 	lsl.w	r3, r2, r3
 8003060:	693a      	ldr	r2, [r7, #16]
 8003062:	4313      	orrs	r3, r2
 8003064:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	693a      	ldr	r2, [r7, #16]
 800306a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003074:	2b00      	cmp	r3, #0
 8003076:	f000 80ac 	beq.w	80031d2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800307a:	4b5f      	ldr	r3, [pc, #380]	@ (80031f8 <HAL_GPIO_Init+0x330>)
 800307c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800307e:	4a5e      	ldr	r2, [pc, #376]	@ (80031f8 <HAL_GPIO_Init+0x330>)
 8003080:	f043 0301 	orr.w	r3, r3, #1
 8003084:	6613      	str	r3, [r2, #96]	@ 0x60
 8003086:	4b5c      	ldr	r3, [pc, #368]	@ (80031f8 <HAL_GPIO_Init+0x330>)
 8003088:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800308a:	f003 0301 	and.w	r3, r3, #1
 800308e:	60bb      	str	r3, [r7, #8]
 8003090:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003092:	4a5a      	ldr	r2, [pc, #360]	@ (80031fc <HAL_GPIO_Init+0x334>)
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	089b      	lsrs	r3, r3, #2
 8003098:	3302      	adds	r3, #2
 800309a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800309e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	f003 0303 	and.w	r3, r3, #3
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	220f      	movs	r2, #15
 80030aa:	fa02 f303 	lsl.w	r3, r2, r3
 80030ae:	43db      	mvns	r3, r3
 80030b0:	693a      	ldr	r2, [r7, #16]
 80030b2:	4013      	ands	r3, r2
 80030b4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80030bc:	d025      	beq.n	800310a <HAL_GPIO_Init+0x242>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a4f      	ldr	r2, [pc, #316]	@ (8003200 <HAL_GPIO_Init+0x338>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d01f      	beq.n	8003106 <HAL_GPIO_Init+0x23e>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a4e      	ldr	r2, [pc, #312]	@ (8003204 <HAL_GPIO_Init+0x33c>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d019      	beq.n	8003102 <HAL_GPIO_Init+0x23a>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a4d      	ldr	r2, [pc, #308]	@ (8003208 <HAL_GPIO_Init+0x340>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d013      	beq.n	80030fe <HAL_GPIO_Init+0x236>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a4c      	ldr	r2, [pc, #304]	@ (800320c <HAL_GPIO_Init+0x344>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d00d      	beq.n	80030fa <HAL_GPIO_Init+0x232>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a4b      	ldr	r2, [pc, #300]	@ (8003210 <HAL_GPIO_Init+0x348>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d007      	beq.n	80030f6 <HAL_GPIO_Init+0x22e>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a4a      	ldr	r2, [pc, #296]	@ (8003214 <HAL_GPIO_Init+0x34c>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d101      	bne.n	80030f2 <HAL_GPIO_Init+0x22a>
 80030ee:	2306      	movs	r3, #6
 80030f0:	e00c      	b.n	800310c <HAL_GPIO_Init+0x244>
 80030f2:	2307      	movs	r3, #7
 80030f4:	e00a      	b.n	800310c <HAL_GPIO_Init+0x244>
 80030f6:	2305      	movs	r3, #5
 80030f8:	e008      	b.n	800310c <HAL_GPIO_Init+0x244>
 80030fa:	2304      	movs	r3, #4
 80030fc:	e006      	b.n	800310c <HAL_GPIO_Init+0x244>
 80030fe:	2303      	movs	r3, #3
 8003100:	e004      	b.n	800310c <HAL_GPIO_Init+0x244>
 8003102:	2302      	movs	r3, #2
 8003104:	e002      	b.n	800310c <HAL_GPIO_Init+0x244>
 8003106:	2301      	movs	r3, #1
 8003108:	e000      	b.n	800310c <HAL_GPIO_Init+0x244>
 800310a:	2300      	movs	r3, #0
 800310c:	697a      	ldr	r2, [r7, #20]
 800310e:	f002 0203 	and.w	r2, r2, #3
 8003112:	0092      	lsls	r2, r2, #2
 8003114:	4093      	lsls	r3, r2
 8003116:	693a      	ldr	r2, [r7, #16]
 8003118:	4313      	orrs	r3, r2
 800311a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800311c:	4937      	ldr	r1, [pc, #220]	@ (80031fc <HAL_GPIO_Init+0x334>)
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	089b      	lsrs	r3, r3, #2
 8003122:	3302      	adds	r3, #2
 8003124:	693a      	ldr	r2, [r7, #16]
 8003126:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800312a:	4b3b      	ldr	r3, [pc, #236]	@ (8003218 <HAL_GPIO_Init+0x350>)
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	43db      	mvns	r3, r3
 8003134:	693a      	ldr	r2, [r7, #16]
 8003136:	4013      	ands	r3, r2
 8003138:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d003      	beq.n	800314e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003146:	693a      	ldr	r2, [r7, #16]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	4313      	orrs	r3, r2
 800314c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800314e:	4a32      	ldr	r2, [pc, #200]	@ (8003218 <HAL_GPIO_Init+0x350>)
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003154:	4b30      	ldr	r3, [pc, #192]	@ (8003218 <HAL_GPIO_Init+0x350>)
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	43db      	mvns	r3, r3
 800315e:	693a      	ldr	r2, [r7, #16]
 8003160:	4013      	ands	r3, r2
 8003162:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d003      	beq.n	8003178 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003170:	693a      	ldr	r2, [r7, #16]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	4313      	orrs	r3, r2
 8003176:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003178:	4a27      	ldr	r2, [pc, #156]	@ (8003218 <HAL_GPIO_Init+0x350>)
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800317e:	4b26      	ldr	r3, [pc, #152]	@ (8003218 <HAL_GPIO_Init+0x350>)
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	43db      	mvns	r3, r3
 8003188:	693a      	ldr	r2, [r7, #16]
 800318a:	4013      	ands	r3, r2
 800318c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d003      	beq.n	80031a2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800319a:	693a      	ldr	r2, [r7, #16]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	4313      	orrs	r3, r2
 80031a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80031a2:	4a1d      	ldr	r2, [pc, #116]	@ (8003218 <HAL_GPIO_Init+0x350>)
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80031a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003218 <HAL_GPIO_Init+0x350>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	43db      	mvns	r3, r3
 80031b2:	693a      	ldr	r2, [r7, #16]
 80031b4:	4013      	ands	r3, r2
 80031b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d003      	beq.n	80031cc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80031c4:	693a      	ldr	r2, [r7, #16]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80031cc:	4a12      	ldr	r2, [pc, #72]	@ (8003218 <HAL_GPIO_Init+0x350>)
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	3301      	adds	r3, #1
 80031d6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	fa22 f303 	lsr.w	r3, r2, r3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	f47f ae78 	bne.w	8002ed8 <HAL_GPIO_Init+0x10>
  }
}
 80031e8:	bf00      	nop
 80031ea:	bf00      	nop
 80031ec:	371c      	adds	r7, #28
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr
 80031f6:	bf00      	nop
 80031f8:	40021000 	.word	0x40021000
 80031fc:	40010000 	.word	0x40010000
 8003200:	48000400 	.word	0x48000400
 8003204:	48000800 	.word	0x48000800
 8003208:	48000c00 	.word	0x48000c00
 800320c:	48001000 	.word	0x48001000
 8003210:	48001400 	.word	0x48001400
 8003214:	48001800 	.word	0x48001800
 8003218:	40010400 	.word	0x40010400

0800321c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800321c:	b480      	push	{r7}
 800321e:	b085      	sub	sp, #20
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	460b      	mov	r3, r1
 8003226:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	691a      	ldr	r2, [r3, #16]
 800322c:	887b      	ldrh	r3, [r7, #2]
 800322e:	4013      	ands	r3, r2
 8003230:	2b00      	cmp	r3, #0
 8003232:	d002      	beq.n	800323a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003234:	2301      	movs	r3, #1
 8003236:	73fb      	strb	r3, [r7, #15]
 8003238:	e001      	b.n	800323e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800323a:	2300      	movs	r3, #0
 800323c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800323e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003240:	4618      	mov	r0, r3
 8003242:	3714      	adds	r7, #20
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr

0800324c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800324c:	b480      	push	{r7}
 800324e:	b083      	sub	sp, #12
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	460b      	mov	r3, r1
 8003256:	807b      	strh	r3, [r7, #2]
 8003258:	4613      	mov	r3, r2
 800325a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800325c:	787b      	ldrb	r3, [r7, #1]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d003      	beq.n	800326a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003262:	887a      	ldrh	r2, [r7, #2]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003268:	e002      	b.n	8003270 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800326a:	887a      	ldrh	r2, [r7, #2]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003270:	bf00      	nop
 8003272:	370c      	adds	r7, #12
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr

0800327c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	4603      	mov	r3, r0
 8003284:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003286:	4b08      	ldr	r3, [pc, #32]	@ (80032a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003288:	695a      	ldr	r2, [r3, #20]
 800328a:	88fb      	ldrh	r3, [r7, #6]
 800328c:	4013      	ands	r3, r2
 800328e:	2b00      	cmp	r3, #0
 8003290:	d006      	beq.n	80032a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003292:	4a05      	ldr	r2, [pc, #20]	@ (80032a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003294:	88fb      	ldrh	r3, [r7, #6]
 8003296:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003298:	88fb      	ldrh	r3, [r7, #6]
 800329a:	4618      	mov	r0, r3
 800329c:	f7fe fbb6 	bl	8001a0c <HAL_GPIO_EXTI_Callback>
  }
}
 80032a0:	bf00      	nop
 80032a2:	3708      	adds	r7, #8
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	40010400 	.word	0x40010400

080032ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b082      	sub	sp, #8
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d101      	bne.n	80032be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e08d      	b.n	80033da <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d106      	bne.n	80032d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2200      	movs	r2, #0
 80032ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f7fe fdb4 	bl	8001e40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2224      	movs	r2, #36	@ 0x24
 80032dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f022 0201 	bic.w	r2, r2, #1
 80032ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	685a      	ldr	r2, [r3, #4]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80032fc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	689a      	ldr	r2, [r3, #8]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800330c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	2b01      	cmp	r3, #1
 8003314:	d107      	bne.n	8003326 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	689a      	ldr	r2, [r3, #8]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003322:	609a      	str	r2, [r3, #8]
 8003324:	e006      	b.n	8003334 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	689a      	ldr	r2, [r3, #8]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003332:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	2b02      	cmp	r3, #2
 800333a:	d108      	bne.n	800334e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	685a      	ldr	r2, [r3, #4]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800334a:	605a      	str	r2, [r3, #4]
 800334c:	e007      	b.n	800335e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	685a      	ldr	r2, [r3, #4]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800335c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	6812      	ldr	r2, [r2, #0]
 8003368:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800336c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003370:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	68da      	ldr	r2, [r3, #12]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003380:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	691a      	ldr	r2, [r3, #16]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	695b      	ldr	r3, [r3, #20]
 800338a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	699b      	ldr	r3, [r3, #24]
 8003392:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	430a      	orrs	r2, r1
 800339a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	69d9      	ldr	r1, [r3, #28]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a1a      	ldr	r2, [r3, #32]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	430a      	orrs	r2, r1
 80033aa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f042 0201 	orr.w	r2, r2, #1
 80033ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2220      	movs	r2, #32
 80033c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3708      	adds	r7, #8
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
	...

080033e4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b088      	sub	sp, #32
 80033e8:	af02      	add	r7, sp, #8
 80033ea:	60f8      	str	r0, [r7, #12]
 80033ec:	4608      	mov	r0, r1
 80033ee:	4611      	mov	r1, r2
 80033f0:	461a      	mov	r2, r3
 80033f2:	4603      	mov	r3, r0
 80033f4:	817b      	strh	r3, [r7, #10]
 80033f6:	460b      	mov	r3, r1
 80033f8:	813b      	strh	r3, [r7, #8]
 80033fa:	4613      	mov	r3, r2
 80033fc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003404:	b2db      	uxtb	r3, r3
 8003406:	2b20      	cmp	r3, #32
 8003408:	f040 80f9 	bne.w	80035fe <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800340c:	6a3b      	ldr	r3, [r7, #32]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d002      	beq.n	8003418 <HAL_I2C_Mem_Write+0x34>
 8003412:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003414:	2b00      	cmp	r3, #0
 8003416:	d105      	bne.n	8003424 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800341e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e0ed      	b.n	8003600 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800342a:	2b01      	cmp	r3, #1
 800342c:	d101      	bne.n	8003432 <HAL_I2C_Mem_Write+0x4e>
 800342e:	2302      	movs	r3, #2
 8003430:	e0e6      	b.n	8003600 <HAL_I2C_Mem_Write+0x21c>
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2201      	movs	r2, #1
 8003436:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800343a:	f7ff fac7 	bl	80029cc <HAL_GetTick>
 800343e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	9300      	str	r3, [sp, #0]
 8003444:	2319      	movs	r3, #25
 8003446:	2201      	movs	r2, #1
 8003448:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800344c:	68f8      	ldr	r0, [r7, #12]
 800344e:	f000 fac3 	bl	80039d8 <I2C_WaitOnFlagUntilTimeout>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d001      	beq.n	800345c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e0d1      	b.n	8003600 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2221      	movs	r2, #33	@ 0x21
 8003460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2240      	movs	r2, #64	@ 0x40
 8003468:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2200      	movs	r2, #0
 8003470:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	6a3a      	ldr	r2, [r7, #32]
 8003476:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800347c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2200      	movs	r2, #0
 8003482:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003484:	88f8      	ldrh	r0, [r7, #6]
 8003486:	893a      	ldrh	r2, [r7, #8]
 8003488:	8979      	ldrh	r1, [r7, #10]
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	9301      	str	r3, [sp, #4]
 800348e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003490:	9300      	str	r3, [sp, #0]
 8003492:	4603      	mov	r3, r0
 8003494:	68f8      	ldr	r0, [r7, #12]
 8003496:	f000 f9d3 	bl	8003840 <I2C_RequestMemoryWrite>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d005      	beq.n	80034ac <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e0a9      	b.n	8003600 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	2bff      	cmp	r3, #255	@ 0xff
 80034b4:	d90e      	bls.n	80034d4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	22ff      	movs	r2, #255	@ 0xff
 80034ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034c0:	b2da      	uxtb	r2, r3
 80034c2:	8979      	ldrh	r1, [r7, #10]
 80034c4:	2300      	movs	r3, #0
 80034c6:	9300      	str	r3, [sp, #0]
 80034c8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80034cc:	68f8      	ldr	r0, [r7, #12]
 80034ce:	f000 fc47 	bl	8003d60 <I2C_TransferConfig>
 80034d2:	e00f      	b.n	80034f4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034d8:	b29a      	uxth	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034e2:	b2da      	uxtb	r2, r3
 80034e4:	8979      	ldrh	r1, [r7, #10]
 80034e6:	2300      	movs	r3, #0
 80034e8:	9300      	str	r3, [sp, #0]
 80034ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80034ee:	68f8      	ldr	r0, [r7, #12]
 80034f0:	f000 fc36 	bl	8003d60 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034f4:	697a      	ldr	r2, [r7, #20]
 80034f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80034f8:	68f8      	ldr	r0, [r7, #12]
 80034fa:	f000 fac6 	bl	8003a8a <I2C_WaitOnTXISFlagUntilTimeout>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e07b      	b.n	8003600 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800350c:	781a      	ldrb	r2, [r3, #0]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003518:	1c5a      	adds	r2, r3, #1
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003522:	b29b      	uxth	r3, r3
 8003524:	3b01      	subs	r3, #1
 8003526:	b29a      	uxth	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003530:	3b01      	subs	r3, #1
 8003532:	b29a      	uxth	r2, r3
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800353c:	b29b      	uxth	r3, r3
 800353e:	2b00      	cmp	r3, #0
 8003540:	d034      	beq.n	80035ac <HAL_I2C_Mem_Write+0x1c8>
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003546:	2b00      	cmp	r3, #0
 8003548:	d130      	bne.n	80035ac <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	9300      	str	r3, [sp, #0]
 800354e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003550:	2200      	movs	r2, #0
 8003552:	2180      	movs	r1, #128	@ 0x80
 8003554:	68f8      	ldr	r0, [r7, #12]
 8003556:	f000 fa3f 	bl	80039d8 <I2C_WaitOnFlagUntilTimeout>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d001      	beq.n	8003564 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e04d      	b.n	8003600 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003568:	b29b      	uxth	r3, r3
 800356a:	2bff      	cmp	r3, #255	@ 0xff
 800356c:	d90e      	bls.n	800358c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	22ff      	movs	r2, #255	@ 0xff
 8003572:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003578:	b2da      	uxtb	r2, r3
 800357a:	8979      	ldrh	r1, [r7, #10]
 800357c:	2300      	movs	r3, #0
 800357e:	9300      	str	r3, [sp, #0]
 8003580:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003584:	68f8      	ldr	r0, [r7, #12]
 8003586:	f000 fbeb 	bl	8003d60 <I2C_TransferConfig>
 800358a:	e00f      	b.n	80035ac <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003590:	b29a      	uxth	r2, r3
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800359a:	b2da      	uxtb	r2, r3
 800359c:	8979      	ldrh	r1, [r7, #10]
 800359e:	2300      	movs	r3, #0
 80035a0:	9300      	str	r3, [sp, #0]
 80035a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80035a6:	68f8      	ldr	r0, [r7, #12]
 80035a8:	f000 fbda 	bl	8003d60 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035b0:	b29b      	uxth	r3, r3
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d19e      	bne.n	80034f4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035b6:	697a      	ldr	r2, [r7, #20]
 80035b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80035ba:	68f8      	ldr	r0, [r7, #12]
 80035bc:	f000 faac 	bl	8003b18 <I2C_WaitOnSTOPFlagUntilTimeout>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e01a      	b.n	8003600 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2220      	movs	r2, #32
 80035d0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	6859      	ldr	r1, [r3, #4]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003608 <HAL_I2C_Mem_Write+0x224>)
 80035de:	400b      	ands	r3, r1
 80035e0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2220      	movs	r2, #32
 80035e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80035fa:	2300      	movs	r3, #0
 80035fc:	e000      	b.n	8003600 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80035fe:	2302      	movs	r3, #2
  }
}
 8003600:	4618      	mov	r0, r3
 8003602:	3718      	adds	r7, #24
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}
 8003608:	fe00e800 	.word	0xfe00e800

0800360c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b088      	sub	sp, #32
 8003610:	af02      	add	r7, sp, #8
 8003612:	60f8      	str	r0, [r7, #12]
 8003614:	4608      	mov	r0, r1
 8003616:	4611      	mov	r1, r2
 8003618:	461a      	mov	r2, r3
 800361a:	4603      	mov	r3, r0
 800361c:	817b      	strh	r3, [r7, #10]
 800361e:	460b      	mov	r3, r1
 8003620:	813b      	strh	r3, [r7, #8]
 8003622:	4613      	mov	r3, r2
 8003624:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800362c:	b2db      	uxtb	r3, r3
 800362e:	2b20      	cmp	r3, #32
 8003630:	f040 80fd 	bne.w	800382e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003634:	6a3b      	ldr	r3, [r7, #32]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d002      	beq.n	8003640 <HAL_I2C_Mem_Read+0x34>
 800363a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800363c:	2b00      	cmp	r3, #0
 800363e:	d105      	bne.n	800364c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003646:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e0f1      	b.n	8003830 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003652:	2b01      	cmp	r3, #1
 8003654:	d101      	bne.n	800365a <HAL_I2C_Mem_Read+0x4e>
 8003656:	2302      	movs	r3, #2
 8003658:	e0ea      	b.n	8003830 <HAL_I2C_Mem_Read+0x224>
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2201      	movs	r2, #1
 800365e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003662:	f7ff f9b3 	bl	80029cc <HAL_GetTick>
 8003666:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	9300      	str	r3, [sp, #0]
 800366c:	2319      	movs	r3, #25
 800366e:	2201      	movs	r2, #1
 8003670:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003674:	68f8      	ldr	r0, [r7, #12]
 8003676:	f000 f9af 	bl	80039d8 <I2C_WaitOnFlagUntilTimeout>
 800367a:	4603      	mov	r3, r0
 800367c:	2b00      	cmp	r3, #0
 800367e:	d001      	beq.n	8003684 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e0d5      	b.n	8003830 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2222      	movs	r2, #34	@ 0x22
 8003688:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2240      	movs	r2, #64	@ 0x40
 8003690:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2200      	movs	r2, #0
 8003698:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6a3a      	ldr	r2, [r7, #32]
 800369e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80036a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036ac:	88f8      	ldrh	r0, [r7, #6]
 80036ae:	893a      	ldrh	r2, [r7, #8]
 80036b0:	8979      	ldrh	r1, [r7, #10]
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	9301      	str	r3, [sp, #4]
 80036b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036b8:	9300      	str	r3, [sp, #0]
 80036ba:	4603      	mov	r3, r0
 80036bc:	68f8      	ldr	r0, [r7, #12]
 80036be:	f000 f913 	bl	80038e8 <I2C_RequestMemoryRead>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d005      	beq.n	80036d4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e0ad      	b.n	8003830 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036d8:	b29b      	uxth	r3, r3
 80036da:	2bff      	cmp	r3, #255	@ 0xff
 80036dc:	d90e      	bls.n	80036fc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2201      	movs	r2, #1
 80036e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036e8:	b2da      	uxtb	r2, r3
 80036ea:	8979      	ldrh	r1, [r7, #10]
 80036ec:	4b52      	ldr	r3, [pc, #328]	@ (8003838 <HAL_I2C_Mem_Read+0x22c>)
 80036ee:	9300      	str	r3, [sp, #0]
 80036f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f000 fb33 	bl	8003d60 <I2C_TransferConfig>
 80036fa:	e00f      	b.n	800371c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003700:	b29a      	uxth	r2, r3
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800370a:	b2da      	uxtb	r2, r3
 800370c:	8979      	ldrh	r1, [r7, #10]
 800370e:	4b4a      	ldr	r3, [pc, #296]	@ (8003838 <HAL_I2C_Mem_Read+0x22c>)
 8003710:	9300      	str	r3, [sp, #0]
 8003712:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003716:	68f8      	ldr	r0, [r7, #12]
 8003718:	f000 fb22 	bl	8003d60 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	9300      	str	r3, [sp, #0]
 8003720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003722:	2200      	movs	r2, #0
 8003724:	2104      	movs	r1, #4
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f000 f956 	bl	80039d8 <I2C_WaitOnFlagUntilTimeout>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e07c      	b.n	8003830 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003740:	b2d2      	uxtb	r2, r2
 8003742:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003748:	1c5a      	adds	r2, r3, #1
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003752:	3b01      	subs	r3, #1
 8003754:	b29a      	uxth	r2, r3
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800375e:	b29b      	uxth	r3, r3
 8003760:	3b01      	subs	r3, #1
 8003762:	b29a      	uxth	r2, r3
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800376c:	b29b      	uxth	r3, r3
 800376e:	2b00      	cmp	r3, #0
 8003770:	d034      	beq.n	80037dc <HAL_I2C_Mem_Read+0x1d0>
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003776:	2b00      	cmp	r3, #0
 8003778:	d130      	bne.n	80037dc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	9300      	str	r3, [sp, #0]
 800377e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003780:	2200      	movs	r2, #0
 8003782:	2180      	movs	r1, #128	@ 0x80
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f000 f927 	bl	80039d8 <I2C_WaitOnFlagUntilTimeout>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d001      	beq.n	8003794 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e04d      	b.n	8003830 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003798:	b29b      	uxth	r3, r3
 800379a:	2bff      	cmp	r3, #255	@ 0xff
 800379c:	d90e      	bls.n	80037bc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2201      	movs	r2, #1
 80037a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037a8:	b2da      	uxtb	r2, r3
 80037aa:	8979      	ldrh	r1, [r7, #10]
 80037ac:	2300      	movs	r3, #0
 80037ae:	9300      	str	r3, [sp, #0]
 80037b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80037b4:	68f8      	ldr	r0, [r7, #12]
 80037b6:	f000 fad3 	bl	8003d60 <I2C_TransferConfig>
 80037ba:	e00f      	b.n	80037dc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037c0:	b29a      	uxth	r2, r3
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ca:	b2da      	uxtb	r2, r3
 80037cc:	8979      	ldrh	r1, [r7, #10]
 80037ce:	2300      	movs	r3, #0
 80037d0:	9300      	str	r3, [sp, #0]
 80037d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80037d6:	68f8      	ldr	r0, [r7, #12]
 80037d8:	f000 fac2 	bl	8003d60 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d19a      	bne.n	800371c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037e6:	697a      	ldr	r2, [r7, #20]
 80037e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037ea:	68f8      	ldr	r0, [r7, #12]
 80037ec:	f000 f994 	bl	8003b18 <I2C_WaitOnSTOPFlagUntilTimeout>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e01a      	b.n	8003830 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	2220      	movs	r2, #32
 8003800:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	6859      	ldr	r1, [r3, #4]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	4b0b      	ldr	r3, [pc, #44]	@ (800383c <HAL_I2C_Mem_Read+0x230>)
 800380e:	400b      	ands	r3, r1
 8003810:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2220      	movs	r2, #32
 8003816:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2200      	movs	r2, #0
 800381e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800382a:	2300      	movs	r3, #0
 800382c:	e000      	b.n	8003830 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800382e:	2302      	movs	r3, #2
  }
}
 8003830:	4618      	mov	r0, r3
 8003832:	3718      	adds	r7, #24
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}
 8003838:	80002400 	.word	0x80002400
 800383c:	fe00e800 	.word	0xfe00e800

08003840 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b086      	sub	sp, #24
 8003844:	af02      	add	r7, sp, #8
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	4608      	mov	r0, r1
 800384a:	4611      	mov	r1, r2
 800384c:	461a      	mov	r2, r3
 800384e:	4603      	mov	r3, r0
 8003850:	817b      	strh	r3, [r7, #10]
 8003852:	460b      	mov	r3, r1
 8003854:	813b      	strh	r3, [r7, #8]
 8003856:	4613      	mov	r3, r2
 8003858:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800385a:	88fb      	ldrh	r3, [r7, #6]
 800385c:	b2da      	uxtb	r2, r3
 800385e:	8979      	ldrh	r1, [r7, #10]
 8003860:	4b20      	ldr	r3, [pc, #128]	@ (80038e4 <I2C_RequestMemoryWrite+0xa4>)
 8003862:	9300      	str	r3, [sp, #0]
 8003864:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003868:	68f8      	ldr	r0, [r7, #12]
 800386a:	f000 fa79 	bl	8003d60 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800386e:	69fa      	ldr	r2, [r7, #28]
 8003870:	69b9      	ldr	r1, [r7, #24]
 8003872:	68f8      	ldr	r0, [r7, #12]
 8003874:	f000 f909 	bl	8003a8a <I2C_WaitOnTXISFlagUntilTimeout>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d001      	beq.n	8003882 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e02c      	b.n	80038dc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003882:	88fb      	ldrh	r3, [r7, #6]
 8003884:	2b01      	cmp	r3, #1
 8003886:	d105      	bne.n	8003894 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003888:	893b      	ldrh	r3, [r7, #8]
 800388a:	b2da      	uxtb	r2, r3
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	629a      	str	r2, [r3, #40]	@ 0x28
 8003892:	e015      	b.n	80038c0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003894:	893b      	ldrh	r3, [r7, #8]
 8003896:	0a1b      	lsrs	r3, r3, #8
 8003898:	b29b      	uxth	r3, r3
 800389a:	b2da      	uxtb	r2, r3
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038a2:	69fa      	ldr	r2, [r7, #28]
 80038a4:	69b9      	ldr	r1, [r7, #24]
 80038a6:	68f8      	ldr	r0, [r7, #12]
 80038a8:	f000 f8ef 	bl	8003a8a <I2C_WaitOnTXISFlagUntilTimeout>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d001      	beq.n	80038b6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e012      	b.n	80038dc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80038b6:	893b      	ldrh	r3, [r7, #8]
 80038b8:	b2da      	uxtb	r2, r3
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	9300      	str	r3, [sp, #0]
 80038c4:	69bb      	ldr	r3, [r7, #24]
 80038c6:	2200      	movs	r2, #0
 80038c8:	2180      	movs	r1, #128	@ 0x80
 80038ca:	68f8      	ldr	r0, [r7, #12]
 80038cc:	f000 f884 	bl	80039d8 <I2C_WaitOnFlagUntilTimeout>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d001      	beq.n	80038da <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e000      	b.n	80038dc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80038da:	2300      	movs	r3, #0
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3710      	adds	r7, #16
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	80002000 	.word	0x80002000

080038e8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b086      	sub	sp, #24
 80038ec:	af02      	add	r7, sp, #8
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	4608      	mov	r0, r1
 80038f2:	4611      	mov	r1, r2
 80038f4:	461a      	mov	r2, r3
 80038f6:	4603      	mov	r3, r0
 80038f8:	817b      	strh	r3, [r7, #10]
 80038fa:	460b      	mov	r3, r1
 80038fc:	813b      	strh	r3, [r7, #8]
 80038fe:	4613      	mov	r3, r2
 8003900:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003902:	88fb      	ldrh	r3, [r7, #6]
 8003904:	b2da      	uxtb	r2, r3
 8003906:	8979      	ldrh	r1, [r7, #10]
 8003908:	4b20      	ldr	r3, [pc, #128]	@ (800398c <I2C_RequestMemoryRead+0xa4>)
 800390a:	9300      	str	r3, [sp, #0]
 800390c:	2300      	movs	r3, #0
 800390e:	68f8      	ldr	r0, [r7, #12]
 8003910:	f000 fa26 	bl	8003d60 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003914:	69fa      	ldr	r2, [r7, #28]
 8003916:	69b9      	ldr	r1, [r7, #24]
 8003918:	68f8      	ldr	r0, [r7, #12]
 800391a:	f000 f8b6 	bl	8003a8a <I2C_WaitOnTXISFlagUntilTimeout>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d001      	beq.n	8003928 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e02c      	b.n	8003982 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003928:	88fb      	ldrh	r3, [r7, #6]
 800392a:	2b01      	cmp	r3, #1
 800392c:	d105      	bne.n	800393a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800392e:	893b      	ldrh	r3, [r7, #8]
 8003930:	b2da      	uxtb	r2, r3
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	629a      	str	r2, [r3, #40]	@ 0x28
 8003938:	e015      	b.n	8003966 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800393a:	893b      	ldrh	r3, [r7, #8]
 800393c:	0a1b      	lsrs	r3, r3, #8
 800393e:	b29b      	uxth	r3, r3
 8003940:	b2da      	uxtb	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003948:	69fa      	ldr	r2, [r7, #28]
 800394a:	69b9      	ldr	r1, [r7, #24]
 800394c:	68f8      	ldr	r0, [r7, #12]
 800394e:	f000 f89c 	bl	8003a8a <I2C_WaitOnTXISFlagUntilTimeout>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d001      	beq.n	800395c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e012      	b.n	8003982 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800395c:	893b      	ldrh	r3, [r7, #8]
 800395e:	b2da      	uxtb	r2, r3
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	9300      	str	r3, [sp, #0]
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	2200      	movs	r2, #0
 800396e:	2140      	movs	r1, #64	@ 0x40
 8003970:	68f8      	ldr	r0, [r7, #12]
 8003972:	f000 f831 	bl	80039d8 <I2C_WaitOnFlagUntilTimeout>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d001      	beq.n	8003980 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e000      	b.n	8003982 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003980:	2300      	movs	r3, #0
}
 8003982:	4618      	mov	r0, r3
 8003984:	3710      	adds	r7, #16
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	80002000 	.word	0x80002000

08003990 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	699b      	ldr	r3, [r3, #24]
 800399e:	f003 0302 	and.w	r3, r3, #2
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	d103      	bne.n	80039ae <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	2200      	movs	r2, #0
 80039ac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	699b      	ldr	r3, [r3, #24]
 80039b4:	f003 0301 	and.w	r3, r3, #1
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d007      	beq.n	80039cc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	699a      	ldr	r2, [r3, #24]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f042 0201 	orr.w	r2, r2, #1
 80039ca:	619a      	str	r2, [r3, #24]
  }
}
 80039cc:	bf00      	nop
 80039ce:	370c      	adds	r7, #12
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr

080039d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	603b      	str	r3, [r7, #0]
 80039e4:	4613      	mov	r3, r2
 80039e6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039e8:	e03b      	b.n	8003a62 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80039ea:	69ba      	ldr	r2, [r7, #24]
 80039ec:	6839      	ldr	r1, [r7, #0]
 80039ee:	68f8      	ldr	r0, [r7, #12]
 80039f0:	f000 f8d6 	bl	8003ba0 <I2C_IsErrorOccurred>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d001      	beq.n	80039fe <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e041      	b.n	8003a82 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a04:	d02d      	beq.n	8003a62 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a06:	f7fe ffe1 	bl	80029cc <HAL_GetTick>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	69bb      	ldr	r3, [r7, #24]
 8003a0e:	1ad3      	subs	r3, r2, r3
 8003a10:	683a      	ldr	r2, [r7, #0]
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d302      	bcc.n	8003a1c <I2C_WaitOnFlagUntilTimeout+0x44>
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d122      	bne.n	8003a62 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	699a      	ldr	r2, [r3, #24]
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	4013      	ands	r3, r2
 8003a26:	68ba      	ldr	r2, [r7, #8]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	bf0c      	ite	eq
 8003a2c:	2301      	moveq	r3, #1
 8003a2e:	2300      	movne	r3, #0
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	461a      	mov	r2, r3
 8003a34:	79fb      	ldrb	r3, [r7, #7]
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d113      	bne.n	8003a62 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a3e:	f043 0220 	orr.w	r2, r3, #32
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2220      	movs	r2, #32
 8003a4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e00f      	b.n	8003a82 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	699a      	ldr	r2, [r3, #24]
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	68ba      	ldr	r2, [r7, #8]
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	bf0c      	ite	eq
 8003a72:	2301      	moveq	r3, #1
 8003a74:	2300      	movne	r3, #0
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	461a      	mov	r2, r3
 8003a7a:	79fb      	ldrb	r3, [r7, #7]
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d0b4      	beq.n	80039ea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a80:	2300      	movs	r3, #0
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3710      	adds	r7, #16
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003a8a:	b580      	push	{r7, lr}
 8003a8c:	b084      	sub	sp, #16
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	60f8      	str	r0, [r7, #12]
 8003a92:	60b9      	str	r1, [r7, #8]
 8003a94:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003a96:	e033      	b.n	8003b00 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	68b9      	ldr	r1, [r7, #8]
 8003a9c:	68f8      	ldr	r0, [r7, #12]
 8003a9e:	f000 f87f 	bl	8003ba0 <I2C_IsErrorOccurred>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d001      	beq.n	8003aac <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e031      	b.n	8003b10 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ab2:	d025      	beq.n	8003b00 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ab4:	f7fe ff8a 	bl	80029cc <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	68ba      	ldr	r2, [r7, #8]
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d302      	bcc.n	8003aca <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d11a      	bne.n	8003b00 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	699b      	ldr	r3, [r3, #24]
 8003ad0:	f003 0302 	and.w	r3, r3, #2
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d013      	beq.n	8003b00 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003adc:	f043 0220 	orr.w	r2, r3, #32
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2220      	movs	r2, #32
 8003ae8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2200      	movs	r2, #0
 8003af0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e007      	b.n	8003b10 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	699b      	ldr	r3, [r3, #24]
 8003b06:	f003 0302 	and.w	r3, r3, #2
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d1c4      	bne.n	8003a98 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b0e:	2300      	movs	r3, #0
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3710      	adds	r7, #16
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}

08003b18 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	60b9      	str	r1, [r7, #8]
 8003b22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b24:	e02f      	b.n	8003b86 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b26:	687a      	ldr	r2, [r7, #4]
 8003b28:	68b9      	ldr	r1, [r7, #8]
 8003b2a:	68f8      	ldr	r0, [r7, #12]
 8003b2c:	f000 f838 	bl	8003ba0 <I2C_IsErrorOccurred>
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d001      	beq.n	8003b3a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e02d      	b.n	8003b96 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b3a:	f7fe ff47 	bl	80029cc <HAL_GetTick>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	68ba      	ldr	r2, [r7, #8]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d302      	bcc.n	8003b50 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d11a      	bne.n	8003b86 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	699b      	ldr	r3, [r3, #24]
 8003b56:	f003 0320 	and.w	r3, r3, #32
 8003b5a:	2b20      	cmp	r3, #32
 8003b5c:	d013      	beq.n	8003b86 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b62:	f043 0220 	orr.w	r2, r3, #32
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2220      	movs	r2, #32
 8003b6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2200      	movs	r2, #0
 8003b76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e007      	b.n	8003b96 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	699b      	ldr	r3, [r3, #24]
 8003b8c:	f003 0320 	and.w	r3, r3, #32
 8003b90:	2b20      	cmp	r3, #32
 8003b92:	d1c8      	bne.n	8003b26 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b94:	2300      	movs	r3, #0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3710      	adds	r7, #16
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
	...

08003ba0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b08a      	sub	sp, #40	@ 0x28
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	60b9      	str	r1, [r7, #8]
 8003baa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bac:	2300      	movs	r3, #0
 8003bae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	699b      	ldr	r3, [r3, #24]
 8003bb8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003bc2:	69bb      	ldr	r3, [r7, #24]
 8003bc4:	f003 0310 	and.w	r3, r3, #16
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d068      	beq.n	8003c9e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	2210      	movs	r2, #16
 8003bd2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003bd4:	e049      	b.n	8003c6a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bdc:	d045      	beq.n	8003c6a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003bde:	f7fe fef5 	bl	80029cc <HAL_GetTick>
 8003be2:	4602      	mov	r2, r0
 8003be4:	69fb      	ldr	r3, [r7, #28]
 8003be6:	1ad3      	subs	r3, r2, r3
 8003be8:	68ba      	ldr	r2, [r7, #8]
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d302      	bcc.n	8003bf4 <I2C_IsErrorOccurred+0x54>
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d13a      	bne.n	8003c6a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003bfe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003c06:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	699b      	ldr	r3, [r3, #24]
 8003c0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c12:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c16:	d121      	bne.n	8003c5c <I2C_IsErrorOccurred+0xbc>
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c1e:	d01d      	beq.n	8003c5c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003c20:	7cfb      	ldrb	r3, [r7, #19]
 8003c22:	2b20      	cmp	r3, #32
 8003c24:	d01a      	beq.n	8003c5c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	685a      	ldr	r2, [r3, #4]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c34:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003c36:	f7fe fec9 	bl	80029cc <HAL_GetTick>
 8003c3a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c3c:	e00e      	b.n	8003c5c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003c3e:	f7fe fec5 	bl	80029cc <HAL_GetTick>
 8003c42:	4602      	mov	r2, r0
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	2b19      	cmp	r3, #25
 8003c4a:	d907      	bls.n	8003c5c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003c4c:	6a3b      	ldr	r3, [r7, #32]
 8003c4e:	f043 0320 	orr.w	r3, r3, #32
 8003c52:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003c5a:	e006      	b.n	8003c6a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	699b      	ldr	r3, [r3, #24]
 8003c62:	f003 0320 	and.w	r3, r3, #32
 8003c66:	2b20      	cmp	r3, #32
 8003c68:	d1e9      	bne.n	8003c3e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	699b      	ldr	r3, [r3, #24]
 8003c70:	f003 0320 	and.w	r3, r3, #32
 8003c74:	2b20      	cmp	r3, #32
 8003c76:	d003      	beq.n	8003c80 <I2C_IsErrorOccurred+0xe0>
 8003c78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d0aa      	beq.n	8003bd6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003c80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d103      	bne.n	8003c90 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	2220      	movs	r2, #32
 8003c8e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003c90:	6a3b      	ldr	r3, [r7, #32]
 8003c92:	f043 0304 	orr.w	r3, r3, #4
 8003c96:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	699b      	ldr	r3, [r3, #24]
 8003ca4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003ca6:	69bb      	ldr	r3, [r7, #24]
 8003ca8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d00b      	beq.n	8003cc8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003cb0:	6a3b      	ldr	r3, [r7, #32]
 8003cb2:	f043 0301 	orr.w	r3, r3, #1
 8003cb6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003cc0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d00b      	beq.n	8003cea <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003cd2:	6a3b      	ldr	r3, [r7, #32]
 8003cd4:	f043 0308 	orr.w	r3, r3, #8
 8003cd8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ce2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003cea:	69bb      	ldr	r3, [r7, #24]
 8003cec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d00b      	beq.n	8003d0c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003cf4:	6a3b      	ldr	r3, [r7, #32]
 8003cf6:	f043 0302 	orr.w	r3, r3, #2
 8003cfa:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003d0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d01c      	beq.n	8003d4e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003d14:	68f8      	ldr	r0, [r7, #12]
 8003d16:	f7ff fe3b 	bl	8003990 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	6859      	ldr	r1, [r3, #4]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	4b0d      	ldr	r3, [pc, #52]	@ (8003d5c <I2C_IsErrorOccurred+0x1bc>)
 8003d26:	400b      	ands	r3, r1
 8003d28:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d2e:	6a3b      	ldr	r3, [r7, #32]
 8003d30:	431a      	orrs	r2, r3
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2220      	movs	r2, #32
 8003d3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003d4e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3728      	adds	r7, #40	@ 0x28
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	fe00e800 	.word	0xfe00e800

08003d60 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b087      	sub	sp, #28
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	60f8      	str	r0, [r7, #12]
 8003d68:	607b      	str	r3, [r7, #4]
 8003d6a:	460b      	mov	r3, r1
 8003d6c:	817b      	strh	r3, [r7, #10]
 8003d6e:	4613      	mov	r3, r2
 8003d70:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003d72:	897b      	ldrh	r3, [r7, #10]
 8003d74:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003d78:	7a7b      	ldrb	r3, [r7, #9]
 8003d7a:	041b      	lsls	r3, r3, #16
 8003d7c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003d80:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003d86:	6a3b      	ldr	r3, [r7, #32]
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003d8e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	685a      	ldr	r2, [r3, #4]
 8003d96:	6a3b      	ldr	r3, [r7, #32]
 8003d98:	0d5b      	lsrs	r3, r3, #21
 8003d9a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003d9e:	4b08      	ldr	r3, [pc, #32]	@ (8003dc0 <I2C_TransferConfig+0x60>)
 8003da0:	430b      	orrs	r3, r1
 8003da2:	43db      	mvns	r3, r3
 8003da4:	ea02 0103 	and.w	r1, r2, r3
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	697a      	ldr	r2, [r7, #20]
 8003dae:	430a      	orrs	r2, r1
 8003db0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003db2:	bf00      	nop
 8003db4:	371c      	adds	r7, #28
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop
 8003dc0:	03ff63ff 	.word	0x03ff63ff

08003dc4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	2b20      	cmp	r3, #32
 8003dd8:	d138      	bne.n	8003e4c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d101      	bne.n	8003de8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003de4:	2302      	movs	r3, #2
 8003de6:	e032      	b.n	8003e4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2201      	movs	r2, #1
 8003dec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2224      	movs	r2, #36	@ 0x24
 8003df4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f022 0201 	bic.w	r2, r2, #1
 8003e06:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003e16:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	6819      	ldr	r1, [r3, #0]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	683a      	ldr	r2, [r7, #0]
 8003e24:	430a      	orrs	r2, r1
 8003e26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f042 0201 	orr.w	r2, r2, #1
 8003e36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2220      	movs	r2, #32
 8003e3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	e000      	b.n	8003e4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003e4c:	2302      	movs	r3, #2
  }
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	370c      	adds	r7, #12
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr

08003e5a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003e5a:	b480      	push	{r7}
 8003e5c:	b085      	sub	sp, #20
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	6078      	str	r0, [r7, #4]
 8003e62:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	2b20      	cmp	r3, #32
 8003e6e:	d139      	bne.n	8003ee4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d101      	bne.n	8003e7e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	e033      	b.n	8003ee6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2201      	movs	r2, #1
 8003e82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2224      	movs	r2, #36	@ 0x24
 8003e8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f022 0201 	bic.w	r2, r2, #1
 8003e9c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003eac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	021b      	lsls	r3, r3, #8
 8003eb2:	68fa      	ldr	r2, [r7, #12]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	68fa      	ldr	r2, [r7, #12]
 8003ebe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f042 0201 	orr.w	r2, r2, #1
 8003ece:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2220      	movs	r2, #32
 8003ed4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2200      	movs	r2, #0
 8003edc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	e000      	b.n	8003ee6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003ee4:	2302      	movs	r3, #2
  }
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3714      	adds	r7, #20
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr

08003ef2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003ef2:	b580      	push	{r7, lr}
 8003ef4:	b086      	sub	sp, #24
 8003ef6:	af02      	add	r7, sp, #8
 8003ef8:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d101      	bne.n	8003f04 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e101      	b.n	8004108 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d106      	bne.n	8003f1e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f7fe f909 	bl	8002130 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2203      	movs	r2, #3
 8003f22:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4618      	mov	r0, r3
 8003f32:	f002 fd57 	bl	80069e4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6818      	ldr	r0, [r3, #0]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	7c1a      	ldrb	r2, [r3, #16]
 8003f3e:	f88d 2000 	strb.w	r2, [sp]
 8003f42:	3304      	adds	r3, #4
 8003f44:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003f46:	f002 fd20 	bl	800698a <USB_CoreInit>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d005      	beq.n	8003f5c <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2202      	movs	r2, #2
 8003f54:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e0d5      	b.n	8004108 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2100      	movs	r1, #0
 8003f62:	4618      	mov	r0, r3
 8003f64:	f002 fd4f 	bl	8006a06 <USB_SetCurrentMode>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d005      	beq.n	8003f7a <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2202      	movs	r2, #2
 8003f72:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e0c6      	b.n	8004108 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	73fb      	strb	r3, [r7, #15]
 8003f7e:	e04a      	b.n	8004016 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003f80:	7bfa      	ldrb	r2, [r7, #15]
 8003f82:	6879      	ldr	r1, [r7, #4]
 8003f84:	4613      	mov	r3, r2
 8003f86:	00db      	lsls	r3, r3, #3
 8003f88:	4413      	add	r3, r2
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	440b      	add	r3, r1
 8003f8e:	3315      	adds	r3, #21
 8003f90:	2201      	movs	r2, #1
 8003f92:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003f94:	7bfa      	ldrb	r2, [r7, #15]
 8003f96:	6879      	ldr	r1, [r7, #4]
 8003f98:	4613      	mov	r3, r2
 8003f9a:	00db      	lsls	r3, r3, #3
 8003f9c:	4413      	add	r3, r2
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	440b      	add	r3, r1
 8003fa2:	3314      	adds	r3, #20
 8003fa4:	7bfa      	ldrb	r2, [r7, #15]
 8003fa6:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003fa8:	7bfa      	ldrb	r2, [r7, #15]
 8003faa:	7bfb      	ldrb	r3, [r7, #15]
 8003fac:	b298      	uxth	r0, r3
 8003fae:	6879      	ldr	r1, [r7, #4]
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	00db      	lsls	r3, r3, #3
 8003fb4:	4413      	add	r3, r2
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	440b      	add	r3, r1
 8003fba:	332e      	adds	r3, #46	@ 0x2e
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003fc0:	7bfa      	ldrb	r2, [r7, #15]
 8003fc2:	6879      	ldr	r1, [r7, #4]
 8003fc4:	4613      	mov	r3, r2
 8003fc6:	00db      	lsls	r3, r3, #3
 8003fc8:	4413      	add	r3, r2
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	440b      	add	r3, r1
 8003fce:	3318      	adds	r3, #24
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003fd4:	7bfa      	ldrb	r2, [r7, #15]
 8003fd6:	6879      	ldr	r1, [r7, #4]
 8003fd8:	4613      	mov	r3, r2
 8003fda:	00db      	lsls	r3, r3, #3
 8003fdc:	4413      	add	r3, r2
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	440b      	add	r3, r1
 8003fe2:	331c      	adds	r3, #28
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003fe8:	7bfa      	ldrb	r2, [r7, #15]
 8003fea:	6879      	ldr	r1, [r7, #4]
 8003fec:	4613      	mov	r3, r2
 8003fee:	00db      	lsls	r3, r3, #3
 8003ff0:	4413      	add	r3, r2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	440b      	add	r3, r1
 8003ff6:	3320      	adds	r3, #32
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003ffc:	7bfa      	ldrb	r2, [r7, #15]
 8003ffe:	6879      	ldr	r1, [r7, #4]
 8004000:	4613      	mov	r3, r2
 8004002:	00db      	lsls	r3, r3, #3
 8004004:	4413      	add	r3, r2
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	440b      	add	r3, r1
 800400a:	3324      	adds	r3, #36	@ 0x24
 800400c:	2200      	movs	r2, #0
 800400e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004010:	7bfb      	ldrb	r3, [r7, #15]
 8004012:	3301      	adds	r3, #1
 8004014:	73fb      	strb	r3, [r7, #15]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	791b      	ldrb	r3, [r3, #4]
 800401a:	7bfa      	ldrb	r2, [r7, #15]
 800401c:	429a      	cmp	r2, r3
 800401e:	d3af      	bcc.n	8003f80 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004020:	2300      	movs	r3, #0
 8004022:	73fb      	strb	r3, [r7, #15]
 8004024:	e044      	b.n	80040b0 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004026:	7bfa      	ldrb	r2, [r7, #15]
 8004028:	6879      	ldr	r1, [r7, #4]
 800402a:	4613      	mov	r3, r2
 800402c:	00db      	lsls	r3, r3, #3
 800402e:	4413      	add	r3, r2
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	440b      	add	r3, r1
 8004034:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004038:	2200      	movs	r2, #0
 800403a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800403c:	7bfa      	ldrb	r2, [r7, #15]
 800403e:	6879      	ldr	r1, [r7, #4]
 8004040:	4613      	mov	r3, r2
 8004042:	00db      	lsls	r3, r3, #3
 8004044:	4413      	add	r3, r2
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	440b      	add	r3, r1
 800404a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800404e:	7bfa      	ldrb	r2, [r7, #15]
 8004050:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004052:	7bfa      	ldrb	r2, [r7, #15]
 8004054:	6879      	ldr	r1, [r7, #4]
 8004056:	4613      	mov	r3, r2
 8004058:	00db      	lsls	r3, r3, #3
 800405a:	4413      	add	r3, r2
 800405c:	009b      	lsls	r3, r3, #2
 800405e:	440b      	add	r3, r1
 8004060:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004064:	2200      	movs	r2, #0
 8004066:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004068:	7bfa      	ldrb	r2, [r7, #15]
 800406a:	6879      	ldr	r1, [r7, #4]
 800406c:	4613      	mov	r3, r2
 800406e:	00db      	lsls	r3, r3, #3
 8004070:	4413      	add	r3, r2
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	440b      	add	r3, r1
 8004076:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800407a:	2200      	movs	r2, #0
 800407c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800407e:	7bfa      	ldrb	r2, [r7, #15]
 8004080:	6879      	ldr	r1, [r7, #4]
 8004082:	4613      	mov	r3, r2
 8004084:	00db      	lsls	r3, r3, #3
 8004086:	4413      	add	r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	440b      	add	r3, r1
 800408c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004090:	2200      	movs	r2, #0
 8004092:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004094:	7bfa      	ldrb	r2, [r7, #15]
 8004096:	6879      	ldr	r1, [r7, #4]
 8004098:	4613      	mov	r3, r2
 800409a:	00db      	lsls	r3, r3, #3
 800409c:	4413      	add	r3, r2
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	440b      	add	r3, r1
 80040a2:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80040a6:	2200      	movs	r2, #0
 80040a8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040aa:	7bfb      	ldrb	r3, [r7, #15]
 80040ac:	3301      	adds	r3, #1
 80040ae:	73fb      	strb	r3, [r7, #15]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	791b      	ldrb	r3, [r3, #4]
 80040b4:	7bfa      	ldrb	r2, [r7, #15]
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d3b5      	bcc.n	8004026 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6818      	ldr	r0, [r3, #0]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	7c1a      	ldrb	r2, [r3, #16]
 80040c2:	f88d 2000 	strb.w	r2, [sp]
 80040c6:	3304      	adds	r3, #4
 80040c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80040ca:	f002 fce9 	bl	8006aa0 <USB_DevInit>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d005      	beq.n	80040e0 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2202      	movs	r2, #2
 80040d8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e013      	b.n	8004108 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2201      	movs	r2, #1
 80040ea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	7b1b      	ldrb	r3, [r3, #12]
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d102      	bne.n	80040fc <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f000 f80a 	bl	8004110 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4618      	mov	r0, r3
 8004102:	f002 fe8e 	bl	8006e22 <USB_DevDisconnect>

  return HAL_OK;
 8004106:	2300      	movs	r3, #0
}
 8004108:	4618      	mov	r0, r3
 800410a:	3710      	adds	r7, #16
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}

08004110 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004110:	b480      	push	{r7}
 8004112:	b085      	sub	sp, #20
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	699b      	ldr	r3, [r3, #24]
 8004132:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800413e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004142:	f043 0303 	orr.w	r3, r3, #3
 8004146:	68fa      	ldr	r2, [r7, #12]
 8004148:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800414a:	2300      	movs	r3, #0
}
 800414c:	4618      	mov	r0, r3
 800414e:	3714      	adds	r7, #20
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr

08004158 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004158:	b480      	push	{r7}
 800415a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800415c:	4b05      	ldr	r3, [pc, #20]	@ (8004174 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a04      	ldr	r2, [pc, #16]	@ (8004174 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004162:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004166:	6013      	str	r3, [r2, #0]
}
 8004168:	bf00      	nop
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr
 8004172:	bf00      	nop
 8004174:	40007000 	.word	0x40007000

08004178 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004178:	b480      	push	{r7}
 800417a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800417c:	4b04      	ldr	r3, [pc, #16]	@ (8004190 <HAL_PWREx_GetVoltageRange+0x18>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004184:	4618      	mov	r0, r3
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	40007000 	.word	0x40007000

08004194 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004194:	b480      	push	{r7}
 8004196:	b085      	sub	sp, #20
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041a2:	d130      	bne.n	8004206 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80041a4:	4b23      	ldr	r3, [pc, #140]	@ (8004234 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80041ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041b0:	d038      	beq.n	8004224 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80041b2:	4b20      	ldr	r3, [pc, #128]	@ (8004234 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80041ba:	4a1e      	ldr	r2, [pc, #120]	@ (8004234 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041bc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80041c0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80041c2:	4b1d      	ldr	r3, [pc, #116]	@ (8004238 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2232      	movs	r2, #50	@ 0x32
 80041c8:	fb02 f303 	mul.w	r3, r2, r3
 80041cc:	4a1b      	ldr	r2, [pc, #108]	@ (800423c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80041ce:	fba2 2303 	umull	r2, r3, r2, r3
 80041d2:	0c9b      	lsrs	r3, r3, #18
 80041d4:	3301      	adds	r3, #1
 80041d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041d8:	e002      	b.n	80041e0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	3b01      	subs	r3, #1
 80041de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041e0:	4b14      	ldr	r3, [pc, #80]	@ (8004234 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041e2:	695b      	ldr	r3, [r3, #20]
 80041e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041ec:	d102      	bne.n	80041f4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d1f2      	bne.n	80041da <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80041f4:	4b0f      	ldr	r3, [pc, #60]	@ (8004234 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041f6:	695b      	ldr	r3, [r3, #20]
 80041f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004200:	d110      	bne.n	8004224 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	e00f      	b.n	8004226 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004206:	4b0b      	ldr	r3, [pc, #44]	@ (8004234 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800420e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004212:	d007      	beq.n	8004224 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004214:	4b07      	ldr	r3, [pc, #28]	@ (8004234 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800421c:	4a05      	ldr	r2, [pc, #20]	@ (8004234 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800421e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004222:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3714      	adds	r7, #20
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr
 8004232:	bf00      	nop
 8004234:	40007000 	.word	0x40007000
 8004238:	20000004 	.word	0x20000004
 800423c:	431bde83 	.word	0x431bde83

08004240 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004240:	b480      	push	{r7}
 8004242:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004244:	4b05      	ldr	r3, [pc, #20]	@ (800425c <HAL_PWREx_EnableVddUSB+0x1c>)
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	4a04      	ldr	r2, [pc, #16]	@ (800425c <HAL_PWREx_EnableVddUSB+0x1c>)
 800424a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800424e:	6053      	str	r3, [r2, #4]
}
 8004250:	bf00      	nop
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	40007000 	.word	0x40007000

08004260 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b086      	sub	sp, #24
 8004264:	af02      	add	r7, sp, #8
 8004266:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004268:	f7fe fbb0 	bl	80029cc <HAL_GetTick>
 800426c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d101      	bne.n	8004278 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e063      	b.n	8004340 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800427e:	b2db      	uxtb	r3, r3
 8004280:	2b00      	cmp	r3, #0
 8004282:	d10b      	bne.n	800429c <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	f7fd fe35 	bl	8001efc <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8004292:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 f858 	bl	800434c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	3b01      	subs	r3, #1
 80042ac:	021a      	lsls	r2, r3, #8
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	430a      	orrs	r2, r1
 80042b4:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ba:	9300      	str	r3, [sp, #0]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2200      	movs	r2, #0
 80042c0:	2120      	movs	r1, #32
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 f850 	bl	8004368 <QSPI_WaitFlagStateUntilTimeout>
 80042c8:	4603      	mov	r3, r0
 80042ca:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80042cc:	7afb      	ldrb	r3, [r7, #11]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d131      	bne.n	8004336 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80042dc:	f023 0310 	bic.w	r3, r3, #16
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	6852      	ldr	r2, [r2, #4]
 80042e4:	0611      	lsls	r1, r2, #24
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	68d2      	ldr	r2, [r2, #12]
 80042ea:	4311      	orrs	r1, r2
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	6812      	ldr	r2, [r2, #0]
 80042f0:	430b      	orrs	r3, r1
 80042f2:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	685a      	ldr	r2, [r3, #4]
 80042fa:	4b13      	ldr	r3, [pc, #76]	@ (8004348 <HAL_QSPI_Init+0xe8>)
 80042fc:	4013      	ands	r3, r2
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	6912      	ldr	r2, [r2, #16]
 8004302:	0411      	lsls	r1, r2, #16
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	6952      	ldr	r2, [r2, #20]
 8004308:	4311      	orrs	r1, r2
 800430a:	687a      	ldr	r2, [r7, #4]
 800430c:	6992      	ldr	r2, [r2, #24]
 800430e:	4311      	orrs	r1, r2
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	6812      	ldr	r2, [r2, #0]
 8004314:	430b      	orrs	r3, r1
 8004316:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f042 0201 	orr.w	r2, r2, #1
 8004326:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2201      	movs	r2, #1
 8004332:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 800433e:	7afb      	ldrb	r3, [r7, #11]
}
 8004340:	4618      	mov	r0, r3
 8004342:	3710      	adds	r7, #16
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}
 8004348:	ffe0f8fe 	.word	0xffe0f8fe

0800434c <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800434c:	b480      	push	{r7}
 800434e:	b083      	sub	sp, #12
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
 8004354:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	683a      	ldr	r2, [r7, #0]
 800435a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800435c:	bf00      	nop
 800435e:	370c      	adds	r7, #12
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr

08004368 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b084      	sub	sp, #16
 800436c:	af00      	add	r7, sp, #0
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	603b      	str	r3, [r7, #0]
 8004374:	4613      	mov	r3, r2
 8004376:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004378:	e01a      	b.n	80043b0 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800437a:	69bb      	ldr	r3, [r7, #24]
 800437c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004380:	d016      	beq.n	80043b0 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004382:	f7fe fb23 	bl	80029cc <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	69ba      	ldr	r2, [r7, #24]
 800438e:	429a      	cmp	r2, r3
 8004390:	d302      	bcc.n	8004398 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d10b      	bne.n	80043b0 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2204      	movs	r2, #4
 800439c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043a4:	f043 0201 	orr.w	r2, r3, #1
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e00e      	b.n	80043ce <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	689a      	ldr	r2, [r3, #8]
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	4013      	ands	r3, r2
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	bf14      	ite	ne
 80043be:	2301      	movne	r3, #1
 80043c0:	2300      	moveq	r3, #0
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	461a      	mov	r2, r3
 80043c6:	79fb      	ldrb	r3, [r7, #7]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d1d6      	bne.n	800437a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80043cc:	2300      	movs	r3, #0
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3710      	adds	r7, #16
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
	...

080043d8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b088      	sub	sp, #32
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d101      	bne.n	80043ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e3ca      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043ea:	4b97      	ldr	r3, [pc, #604]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	f003 030c 	and.w	r3, r3, #12
 80043f2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043f4:	4b94      	ldr	r3, [pc, #592]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	f003 0303 	and.w	r3, r3, #3
 80043fc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0310 	and.w	r3, r3, #16
 8004406:	2b00      	cmp	r3, #0
 8004408:	f000 80e4 	beq.w	80045d4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800440c:	69bb      	ldr	r3, [r7, #24]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d007      	beq.n	8004422 <HAL_RCC_OscConfig+0x4a>
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	2b0c      	cmp	r3, #12
 8004416:	f040 808b 	bne.w	8004530 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	2b01      	cmp	r3, #1
 800441e:	f040 8087 	bne.w	8004530 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004422:	4b89      	ldr	r3, [pc, #548]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f003 0302 	and.w	r3, r3, #2
 800442a:	2b00      	cmp	r3, #0
 800442c:	d005      	beq.n	800443a <HAL_RCC_OscConfig+0x62>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	699b      	ldr	r3, [r3, #24]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d101      	bne.n	800443a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e3a2      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6a1a      	ldr	r2, [r3, #32]
 800443e:	4b82      	ldr	r3, [pc, #520]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0308 	and.w	r3, r3, #8
 8004446:	2b00      	cmp	r3, #0
 8004448:	d004      	beq.n	8004454 <HAL_RCC_OscConfig+0x7c>
 800444a:	4b7f      	ldr	r3, [pc, #508]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004452:	e005      	b.n	8004460 <HAL_RCC_OscConfig+0x88>
 8004454:	4b7c      	ldr	r3, [pc, #496]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004456:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800445a:	091b      	lsrs	r3, r3, #4
 800445c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004460:	4293      	cmp	r3, r2
 8004462:	d223      	bcs.n	80044ac <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6a1b      	ldr	r3, [r3, #32]
 8004468:	4618      	mov	r0, r3
 800446a:	f000 fd55 	bl	8004f18 <RCC_SetFlashLatencyFromMSIRange>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d001      	beq.n	8004478 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e383      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004478:	4b73      	ldr	r3, [pc, #460]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a72      	ldr	r2, [pc, #456]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800447e:	f043 0308 	orr.w	r3, r3, #8
 8004482:	6013      	str	r3, [r2, #0]
 8004484:	4b70      	ldr	r3, [pc, #448]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6a1b      	ldr	r3, [r3, #32]
 8004490:	496d      	ldr	r1, [pc, #436]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004492:	4313      	orrs	r3, r2
 8004494:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004496:	4b6c      	ldr	r3, [pc, #432]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	69db      	ldr	r3, [r3, #28]
 80044a2:	021b      	lsls	r3, r3, #8
 80044a4:	4968      	ldr	r1, [pc, #416]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	604b      	str	r3, [r1, #4]
 80044aa:	e025      	b.n	80044f8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044ac:	4b66      	ldr	r3, [pc, #408]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a65      	ldr	r2, [pc, #404]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80044b2:	f043 0308 	orr.w	r3, r3, #8
 80044b6:	6013      	str	r3, [r2, #0]
 80044b8:	4b63      	ldr	r3, [pc, #396]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a1b      	ldr	r3, [r3, #32]
 80044c4:	4960      	ldr	r1, [pc, #384]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80044c6:	4313      	orrs	r3, r2
 80044c8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044ca:	4b5f      	ldr	r3, [pc, #380]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	69db      	ldr	r3, [r3, #28]
 80044d6:	021b      	lsls	r3, r3, #8
 80044d8:	495b      	ldr	r1, [pc, #364]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80044da:	4313      	orrs	r3, r2
 80044dc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d109      	bne.n	80044f8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6a1b      	ldr	r3, [r3, #32]
 80044e8:	4618      	mov	r0, r3
 80044ea:	f000 fd15 	bl	8004f18 <RCC_SetFlashLatencyFromMSIRange>
 80044ee:	4603      	mov	r3, r0
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d001      	beq.n	80044f8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e343      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80044f8:	f000 fc4a 	bl	8004d90 <HAL_RCC_GetSysClockFreq>
 80044fc:	4602      	mov	r2, r0
 80044fe:	4b52      	ldr	r3, [pc, #328]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	091b      	lsrs	r3, r3, #4
 8004504:	f003 030f 	and.w	r3, r3, #15
 8004508:	4950      	ldr	r1, [pc, #320]	@ (800464c <HAL_RCC_OscConfig+0x274>)
 800450a:	5ccb      	ldrb	r3, [r1, r3]
 800450c:	f003 031f 	and.w	r3, r3, #31
 8004510:	fa22 f303 	lsr.w	r3, r2, r3
 8004514:	4a4e      	ldr	r2, [pc, #312]	@ (8004650 <HAL_RCC_OscConfig+0x278>)
 8004516:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004518:	4b4e      	ldr	r3, [pc, #312]	@ (8004654 <HAL_RCC_OscConfig+0x27c>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4618      	mov	r0, r3
 800451e:	f7fe fa05 	bl	800292c <HAL_InitTick>
 8004522:	4603      	mov	r3, r0
 8004524:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004526:	7bfb      	ldrb	r3, [r7, #15]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d052      	beq.n	80045d2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800452c:	7bfb      	ldrb	r3, [r7, #15]
 800452e:	e327      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	699b      	ldr	r3, [r3, #24]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d032      	beq.n	800459e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004538:	4b43      	ldr	r3, [pc, #268]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a42      	ldr	r2, [pc, #264]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800453e:	f043 0301 	orr.w	r3, r3, #1
 8004542:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004544:	f7fe fa42 	bl	80029cc <HAL_GetTick>
 8004548:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800454a:	e008      	b.n	800455e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800454c:	f7fe fa3e 	bl	80029cc <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	2b02      	cmp	r3, #2
 8004558:	d901      	bls.n	800455e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800455a:	2303      	movs	r3, #3
 800455c:	e310      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800455e:	4b3a      	ldr	r3, [pc, #232]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0302 	and.w	r3, r3, #2
 8004566:	2b00      	cmp	r3, #0
 8004568:	d0f0      	beq.n	800454c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800456a:	4b37      	ldr	r3, [pc, #220]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a36      	ldr	r2, [pc, #216]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004570:	f043 0308 	orr.w	r3, r3, #8
 8004574:	6013      	str	r3, [r2, #0]
 8004576:	4b34      	ldr	r3, [pc, #208]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6a1b      	ldr	r3, [r3, #32]
 8004582:	4931      	ldr	r1, [pc, #196]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004584:	4313      	orrs	r3, r2
 8004586:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004588:	4b2f      	ldr	r3, [pc, #188]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	69db      	ldr	r3, [r3, #28]
 8004594:	021b      	lsls	r3, r3, #8
 8004596:	492c      	ldr	r1, [pc, #176]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004598:	4313      	orrs	r3, r2
 800459a:	604b      	str	r3, [r1, #4]
 800459c:	e01a      	b.n	80045d4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800459e:	4b2a      	ldr	r3, [pc, #168]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a29      	ldr	r2, [pc, #164]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80045a4:	f023 0301 	bic.w	r3, r3, #1
 80045a8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80045aa:	f7fe fa0f 	bl	80029cc <HAL_GetTick>
 80045ae:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80045b0:	e008      	b.n	80045c4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045b2:	f7fe fa0b 	bl	80029cc <HAL_GetTick>
 80045b6:	4602      	mov	r2, r0
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	1ad3      	subs	r3, r2, r3
 80045bc:	2b02      	cmp	r3, #2
 80045be:	d901      	bls.n	80045c4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80045c0:	2303      	movs	r3, #3
 80045c2:	e2dd      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80045c4:	4b20      	ldr	r3, [pc, #128]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 0302 	and.w	r3, r3, #2
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d1f0      	bne.n	80045b2 <HAL_RCC_OscConfig+0x1da>
 80045d0:	e000      	b.n	80045d4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80045d2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0301 	and.w	r3, r3, #1
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d074      	beq.n	80046ca <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	2b08      	cmp	r3, #8
 80045e4:	d005      	beq.n	80045f2 <HAL_RCC_OscConfig+0x21a>
 80045e6:	69bb      	ldr	r3, [r7, #24]
 80045e8:	2b0c      	cmp	r3, #12
 80045ea:	d10e      	bne.n	800460a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	2b03      	cmp	r3, #3
 80045f0:	d10b      	bne.n	800460a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045f2:	4b15      	ldr	r3, [pc, #84]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d064      	beq.n	80046c8 <HAL_RCC_OscConfig+0x2f0>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d160      	bne.n	80046c8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e2ba      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004612:	d106      	bne.n	8004622 <HAL_RCC_OscConfig+0x24a>
 8004614:	4b0c      	ldr	r3, [pc, #48]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a0b      	ldr	r2, [pc, #44]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800461a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800461e:	6013      	str	r3, [r2, #0]
 8004620:	e026      	b.n	8004670 <HAL_RCC_OscConfig+0x298>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800462a:	d115      	bne.n	8004658 <HAL_RCC_OscConfig+0x280>
 800462c:	4b06      	ldr	r3, [pc, #24]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a05      	ldr	r2, [pc, #20]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 8004632:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004636:	6013      	str	r3, [r2, #0]
 8004638:	4b03      	ldr	r3, [pc, #12]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a02      	ldr	r2, [pc, #8]	@ (8004648 <HAL_RCC_OscConfig+0x270>)
 800463e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004642:	6013      	str	r3, [r2, #0]
 8004644:	e014      	b.n	8004670 <HAL_RCC_OscConfig+0x298>
 8004646:	bf00      	nop
 8004648:	40021000 	.word	0x40021000
 800464c:	0800e4b8 	.word	0x0800e4b8
 8004650:	20000004 	.word	0x20000004
 8004654:	2000003c 	.word	0x2000003c
 8004658:	4ba0      	ldr	r3, [pc, #640]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a9f      	ldr	r2, [pc, #636]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 800465e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004662:	6013      	str	r3, [r2, #0]
 8004664:	4b9d      	ldr	r3, [pc, #628]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a9c      	ldr	r2, [pc, #624]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 800466a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800466e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d013      	beq.n	80046a0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004678:	f7fe f9a8 	bl	80029cc <HAL_GetTick>
 800467c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800467e:	e008      	b.n	8004692 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004680:	f7fe f9a4 	bl	80029cc <HAL_GetTick>
 8004684:	4602      	mov	r2, r0
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	1ad3      	subs	r3, r2, r3
 800468a:	2b64      	cmp	r3, #100	@ 0x64
 800468c:	d901      	bls.n	8004692 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e276      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004692:	4b92      	ldr	r3, [pc, #584]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d0f0      	beq.n	8004680 <HAL_RCC_OscConfig+0x2a8>
 800469e:	e014      	b.n	80046ca <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046a0:	f7fe f994 	bl	80029cc <HAL_GetTick>
 80046a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046a6:	e008      	b.n	80046ba <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046a8:	f7fe f990 	bl	80029cc <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	2b64      	cmp	r3, #100	@ 0x64
 80046b4:	d901      	bls.n	80046ba <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e262      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046ba:	4b88      	ldr	r3, [pc, #544]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1f0      	bne.n	80046a8 <HAL_RCC_OscConfig+0x2d0>
 80046c6:	e000      	b.n	80046ca <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0302 	and.w	r3, r3, #2
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d060      	beq.n	8004798 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	2b04      	cmp	r3, #4
 80046da:	d005      	beq.n	80046e8 <HAL_RCC_OscConfig+0x310>
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	2b0c      	cmp	r3, #12
 80046e0:	d119      	bne.n	8004716 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d116      	bne.n	8004716 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046e8:	4b7c      	ldr	r3, [pc, #496]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d005      	beq.n	8004700 <HAL_RCC_OscConfig+0x328>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d101      	bne.n	8004700 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e23f      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004700:	4b76      	ldr	r3, [pc, #472]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	691b      	ldr	r3, [r3, #16]
 800470c:	061b      	lsls	r3, r3, #24
 800470e:	4973      	ldr	r1, [pc, #460]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004710:	4313      	orrs	r3, r2
 8004712:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004714:	e040      	b.n	8004798 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d023      	beq.n	8004766 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800471e:	4b6f      	ldr	r3, [pc, #444]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a6e      	ldr	r2, [pc, #440]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004724:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004728:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800472a:	f7fe f94f 	bl	80029cc <HAL_GetTick>
 800472e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004730:	e008      	b.n	8004744 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004732:	f7fe f94b 	bl	80029cc <HAL_GetTick>
 8004736:	4602      	mov	r2, r0
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	1ad3      	subs	r3, r2, r3
 800473c:	2b02      	cmp	r3, #2
 800473e:	d901      	bls.n	8004744 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004740:	2303      	movs	r3, #3
 8004742:	e21d      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004744:	4b65      	ldr	r3, [pc, #404]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800474c:	2b00      	cmp	r3, #0
 800474e:	d0f0      	beq.n	8004732 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004750:	4b62      	ldr	r3, [pc, #392]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	691b      	ldr	r3, [r3, #16]
 800475c:	061b      	lsls	r3, r3, #24
 800475e:	495f      	ldr	r1, [pc, #380]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004760:	4313      	orrs	r3, r2
 8004762:	604b      	str	r3, [r1, #4]
 8004764:	e018      	b.n	8004798 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004766:	4b5d      	ldr	r3, [pc, #372]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a5c      	ldr	r2, [pc, #368]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 800476c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004770:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004772:	f7fe f92b 	bl	80029cc <HAL_GetTick>
 8004776:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004778:	e008      	b.n	800478c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800477a:	f7fe f927 	bl	80029cc <HAL_GetTick>
 800477e:	4602      	mov	r2, r0
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	2b02      	cmp	r3, #2
 8004786:	d901      	bls.n	800478c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004788:	2303      	movs	r3, #3
 800478a:	e1f9      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800478c:	4b53      	ldr	r3, [pc, #332]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004794:	2b00      	cmp	r3, #0
 8004796:	d1f0      	bne.n	800477a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 0308 	and.w	r3, r3, #8
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d03c      	beq.n	800481e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	695b      	ldr	r3, [r3, #20]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d01c      	beq.n	80047e6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047ac:	4b4b      	ldr	r3, [pc, #300]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80047ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047b2:	4a4a      	ldr	r2, [pc, #296]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80047b4:	f043 0301 	orr.w	r3, r3, #1
 80047b8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047bc:	f7fe f906 	bl	80029cc <HAL_GetTick>
 80047c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047c2:	e008      	b.n	80047d6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047c4:	f7fe f902 	bl	80029cc <HAL_GetTick>
 80047c8:	4602      	mov	r2, r0
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d901      	bls.n	80047d6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	e1d4      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047d6:	4b41      	ldr	r3, [pc, #260]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80047d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047dc:	f003 0302 	and.w	r3, r3, #2
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d0ef      	beq.n	80047c4 <HAL_RCC_OscConfig+0x3ec>
 80047e4:	e01b      	b.n	800481e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047e6:	4b3d      	ldr	r3, [pc, #244]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80047e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047ec:	4a3b      	ldr	r2, [pc, #236]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80047ee:	f023 0301 	bic.w	r3, r3, #1
 80047f2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047f6:	f7fe f8e9 	bl	80029cc <HAL_GetTick>
 80047fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80047fc:	e008      	b.n	8004810 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047fe:	f7fe f8e5 	bl	80029cc <HAL_GetTick>
 8004802:	4602      	mov	r2, r0
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	2b02      	cmp	r3, #2
 800480a:	d901      	bls.n	8004810 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800480c:	2303      	movs	r3, #3
 800480e:	e1b7      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004810:	4b32      	ldr	r3, [pc, #200]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004812:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004816:	f003 0302 	and.w	r3, r3, #2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d1ef      	bne.n	80047fe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0304 	and.w	r3, r3, #4
 8004826:	2b00      	cmp	r3, #0
 8004828:	f000 80a6 	beq.w	8004978 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800482c:	2300      	movs	r3, #0
 800482e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004830:	4b2a      	ldr	r3, [pc, #168]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004834:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d10d      	bne.n	8004858 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800483c:	4b27      	ldr	r3, [pc, #156]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 800483e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004840:	4a26      	ldr	r2, [pc, #152]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 8004842:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004846:	6593      	str	r3, [r2, #88]	@ 0x58
 8004848:	4b24      	ldr	r3, [pc, #144]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 800484a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800484c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004850:	60bb      	str	r3, [r7, #8]
 8004852:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004854:	2301      	movs	r3, #1
 8004856:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004858:	4b21      	ldr	r3, [pc, #132]	@ (80048e0 <HAL_RCC_OscConfig+0x508>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004860:	2b00      	cmp	r3, #0
 8004862:	d118      	bne.n	8004896 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004864:	4b1e      	ldr	r3, [pc, #120]	@ (80048e0 <HAL_RCC_OscConfig+0x508>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a1d      	ldr	r2, [pc, #116]	@ (80048e0 <HAL_RCC_OscConfig+0x508>)
 800486a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800486e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004870:	f7fe f8ac 	bl	80029cc <HAL_GetTick>
 8004874:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004876:	e008      	b.n	800488a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004878:	f7fe f8a8 	bl	80029cc <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	2b02      	cmp	r3, #2
 8004884:	d901      	bls.n	800488a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	e17a      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800488a:	4b15      	ldr	r3, [pc, #84]	@ (80048e0 <HAL_RCC_OscConfig+0x508>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004892:	2b00      	cmp	r3, #0
 8004894:	d0f0      	beq.n	8004878 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	2b01      	cmp	r3, #1
 800489c:	d108      	bne.n	80048b0 <HAL_RCC_OscConfig+0x4d8>
 800489e:	4b0f      	ldr	r3, [pc, #60]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80048a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048a4:	4a0d      	ldr	r2, [pc, #52]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80048a6:	f043 0301 	orr.w	r3, r3, #1
 80048aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048ae:	e029      	b.n	8004904 <HAL_RCC_OscConfig+0x52c>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	2b05      	cmp	r3, #5
 80048b6:	d115      	bne.n	80048e4 <HAL_RCC_OscConfig+0x50c>
 80048b8:	4b08      	ldr	r3, [pc, #32]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80048ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048be:	4a07      	ldr	r2, [pc, #28]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80048c0:	f043 0304 	orr.w	r3, r3, #4
 80048c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048c8:	4b04      	ldr	r3, [pc, #16]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80048ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048ce:	4a03      	ldr	r2, [pc, #12]	@ (80048dc <HAL_RCC_OscConfig+0x504>)
 80048d0:	f043 0301 	orr.w	r3, r3, #1
 80048d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048d8:	e014      	b.n	8004904 <HAL_RCC_OscConfig+0x52c>
 80048da:	bf00      	nop
 80048dc:	40021000 	.word	0x40021000
 80048e0:	40007000 	.word	0x40007000
 80048e4:	4b9c      	ldr	r3, [pc, #624]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 80048e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048ea:	4a9b      	ldr	r2, [pc, #620]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 80048ec:	f023 0301 	bic.w	r3, r3, #1
 80048f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048f4:	4b98      	ldr	r3, [pc, #608]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 80048f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048fa:	4a97      	ldr	r2, [pc, #604]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 80048fc:	f023 0304 	bic.w	r3, r3, #4
 8004900:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d016      	beq.n	800493a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800490c:	f7fe f85e 	bl	80029cc <HAL_GetTick>
 8004910:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004912:	e00a      	b.n	800492a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004914:	f7fe f85a 	bl	80029cc <HAL_GetTick>
 8004918:	4602      	mov	r2, r0
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	1ad3      	subs	r3, r2, r3
 800491e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004922:	4293      	cmp	r3, r2
 8004924:	d901      	bls.n	800492a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e12a      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800492a:	4b8b      	ldr	r3, [pc, #556]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 800492c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004930:	f003 0302 	and.w	r3, r3, #2
 8004934:	2b00      	cmp	r3, #0
 8004936:	d0ed      	beq.n	8004914 <HAL_RCC_OscConfig+0x53c>
 8004938:	e015      	b.n	8004966 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800493a:	f7fe f847 	bl	80029cc <HAL_GetTick>
 800493e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004940:	e00a      	b.n	8004958 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004942:	f7fe f843 	bl	80029cc <HAL_GetTick>
 8004946:	4602      	mov	r2, r0
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	1ad3      	subs	r3, r2, r3
 800494c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004950:	4293      	cmp	r3, r2
 8004952:	d901      	bls.n	8004958 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004954:	2303      	movs	r3, #3
 8004956:	e113      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004958:	4b7f      	ldr	r3, [pc, #508]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 800495a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800495e:	f003 0302 	and.w	r3, r3, #2
 8004962:	2b00      	cmp	r3, #0
 8004964:	d1ed      	bne.n	8004942 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004966:	7ffb      	ldrb	r3, [r7, #31]
 8004968:	2b01      	cmp	r3, #1
 800496a:	d105      	bne.n	8004978 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800496c:	4b7a      	ldr	r3, [pc, #488]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 800496e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004970:	4a79      	ldr	r2, [pc, #484]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004972:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004976:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800497c:	2b00      	cmp	r3, #0
 800497e:	f000 80fe 	beq.w	8004b7e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004986:	2b02      	cmp	r3, #2
 8004988:	f040 80d0 	bne.w	8004b2c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800498c:	4b72      	ldr	r3, [pc, #456]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	f003 0203 	and.w	r2, r3, #3
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800499c:	429a      	cmp	r2, r3
 800499e:	d130      	bne.n	8004a02 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049aa:	3b01      	subs	r3, #1
 80049ac:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d127      	bne.n	8004a02 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049bc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80049be:	429a      	cmp	r2, r3
 80049c0:	d11f      	bne.n	8004a02 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049c8:	687a      	ldr	r2, [r7, #4]
 80049ca:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80049cc:	2a07      	cmp	r2, #7
 80049ce:	bf14      	ite	ne
 80049d0:	2201      	movne	r2, #1
 80049d2:	2200      	moveq	r2, #0
 80049d4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d113      	bne.n	8004a02 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049e4:	085b      	lsrs	r3, r3, #1
 80049e6:	3b01      	subs	r3, #1
 80049e8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d109      	bne.n	8004a02 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f8:	085b      	lsrs	r3, r3, #1
 80049fa:	3b01      	subs	r3, #1
 80049fc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d06e      	beq.n	8004ae0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004a02:	69bb      	ldr	r3, [r7, #24]
 8004a04:	2b0c      	cmp	r3, #12
 8004a06:	d069      	beq.n	8004adc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004a08:	4b53      	ldr	r3, [pc, #332]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d105      	bne.n	8004a20 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004a14:	4b50      	ldr	r3, [pc, #320]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d001      	beq.n	8004a24 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	e0ad      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004a24:	4b4c      	ldr	r3, [pc, #304]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a4b      	ldr	r2, [pc, #300]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004a2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a2e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004a30:	f7fd ffcc 	bl	80029cc <HAL_GetTick>
 8004a34:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a36:	e008      	b.n	8004a4a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a38:	f7fd ffc8 	bl	80029cc <HAL_GetTick>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	2b02      	cmp	r3, #2
 8004a44:	d901      	bls.n	8004a4a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e09a      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a4a:	4b43      	ldr	r3, [pc, #268]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1f0      	bne.n	8004a38 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a56:	4b40      	ldr	r3, [pc, #256]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004a58:	68da      	ldr	r2, [r3, #12]
 8004a5a:	4b40      	ldr	r3, [pc, #256]	@ (8004b5c <HAL_RCC_OscConfig+0x784>)
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004a66:	3a01      	subs	r2, #1
 8004a68:	0112      	lsls	r2, r2, #4
 8004a6a:	4311      	orrs	r1, r2
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004a70:	0212      	lsls	r2, r2, #8
 8004a72:	4311      	orrs	r1, r2
 8004a74:	687a      	ldr	r2, [r7, #4]
 8004a76:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004a78:	0852      	lsrs	r2, r2, #1
 8004a7a:	3a01      	subs	r2, #1
 8004a7c:	0552      	lsls	r2, r2, #21
 8004a7e:	4311      	orrs	r1, r2
 8004a80:	687a      	ldr	r2, [r7, #4]
 8004a82:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004a84:	0852      	lsrs	r2, r2, #1
 8004a86:	3a01      	subs	r2, #1
 8004a88:	0652      	lsls	r2, r2, #25
 8004a8a:	4311      	orrs	r1, r2
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004a90:	0912      	lsrs	r2, r2, #4
 8004a92:	0452      	lsls	r2, r2, #17
 8004a94:	430a      	orrs	r2, r1
 8004a96:	4930      	ldr	r1, [pc, #192]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004a9c:	4b2e      	ldr	r3, [pc, #184]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a2d      	ldr	r2, [pc, #180]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004aa2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004aa6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004aa8:	4b2b      	ldr	r3, [pc, #172]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004aaa:	68db      	ldr	r3, [r3, #12]
 8004aac:	4a2a      	ldr	r2, [pc, #168]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004aae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ab2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004ab4:	f7fd ff8a 	bl	80029cc <HAL_GetTick>
 8004ab8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004aba:	e008      	b.n	8004ace <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004abc:	f7fd ff86 	bl	80029cc <HAL_GetTick>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	2b02      	cmp	r3, #2
 8004ac8:	d901      	bls.n	8004ace <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004aca:	2303      	movs	r3, #3
 8004acc:	e058      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ace:	4b22      	ldr	r3, [pc, #136]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d0f0      	beq.n	8004abc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ada:	e050      	b.n	8004b7e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004adc:	2301      	movs	r3, #1
 8004ade:	e04f      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ae0:	4b1d      	ldr	r3, [pc, #116]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d148      	bne.n	8004b7e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004aec:	4b1a      	ldr	r3, [pc, #104]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a19      	ldr	r2, [pc, #100]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004af2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004af6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004af8:	4b17      	ldr	r3, [pc, #92]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	4a16      	ldr	r2, [pc, #88]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004afe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b02:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004b04:	f7fd ff62 	bl	80029cc <HAL_GetTick>
 8004b08:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b0a:	e008      	b.n	8004b1e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b0c:	f7fd ff5e 	bl	80029cc <HAL_GetTick>
 8004b10:	4602      	mov	r2, r0
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	2b02      	cmp	r3, #2
 8004b18:	d901      	bls.n	8004b1e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004b1a:	2303      	movs	r3, #3
 8004b1c:	e030      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b1e:	4b0e      	ldr	r3, [pc, #56]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d0f0      	beq.n	8004b0c <HAL_RCC_OscConfig+0x734>
 8004b2a:	e028      	b.n	8004b7e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b2c:	69bb      	ldr	r3, [r7, #24]
 8004b2e:	2b0c      	cmp	r3, #12
 8004b30:	d023      	beq.n	8004b7a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b32:	4b09      	ldr	r3, [pc, #36]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a08      	ldr	r2, [pc, #32]	@ (8004b58 <HAL_RCC_OscConfig+0x780>)
 8004b38:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b3e:	f7fd ff45 	bl	80029cc <HAL_GetTick>
 8004b42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b44:	e00c      	b.n	8004b60 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b46:	f7fd ff41 	bl	80029cc <HAL_GetTick>
 8004b4a:	4602      	mov	r2, r0
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	1ad3      	subs	r3, r2, r3
 8004b50:	2b02      	cmp	r3, #2
 8004b52:	d905      	bls.n	8004b60 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004b54:	2303      	movs	r3, #3
 8004b56:	e013      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
 8004b58:	40021000 	.word	0x40021000
 8004b5c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b60:	4b09      	ldr	r3, [pc, #36]	@ (8004b88 <HAL_RCC_OscConfig+0x7b0>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d1ec      	bne.n	8004b46 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004b6c:	4b06      	ldr	r3, [pc, #24]	@ (8004b88 <HAL_RCC_OscConfig+0x7b0>)
 8004b6e:	68da      	ldr	r2, [r3, #12]
 8004b70:	4905      	ldr	r1, [pc, #20]	@ (8004b88 <HAL_RCC_OscConfig+0x7b0>)
 8004b72:	4b06      	ldr	r3, [pc, #24]	@ (8004b8c <HAL_RCC_OscConfig+0x7b4>)
 8004b74:	4013      	ands	r3, r2
 8004b76:	60cb      	str	r3, [r1, #12]
 8004b78:	e001      	b.n	8004b7e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e000      	b.n	8004b80 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004b7e:	2300      	movs	r3, #0
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	3720      	adds	r7, #32
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}
 8004b88:	40021000 	.word	0x40021000
 8004b8c:	feeefffc 	.word	0xfeeefffc

08004b90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d101      	bne.n	8004ba4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	e0e7      	b.n	8004d74 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ba4:	4b75      	ldr	r3, [pc, #468]	@ (8004d7c <HAL_RCC_ClockConfig+0x1ec>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 0307 	and.w	r3, r3, #7
 8004bac:	683a      	ldr	r2, [r7, #0]
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d910      	bls.n	8004bd4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bb2:	4b72      	ldr	r3, [pc, #456]	@ (8004d7c <HAL_RCC_ClockConfig+0x1ec>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f023 0207 	bic.w	r2, r3, #7
 8004bba:	4970      	ldr	r1, [pc, #448]	@ (8004d7c <HAL_RCC_ClockConfig+0x1ec>)
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bc2:	4b6e      	ldr	r3, [pc, #440]	@ (8004d7c <HAL_RCC_ClockConfig+0x1ec>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 0307 	and.w	r3, r3, #7
 8004bca:	683a      	ldr	r2, [r7, #0]
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d001      	beq.n	8004bd4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e0cf      	b.n	8004d74 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 0302 	and.w	r3, r3, #2
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d010      	beq.n	8004c02 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	689a      	ldr	r2, [r3, #8]
 8004be4:	4b66      	ldr	r3, [pc, #408]	@ (8004d80 <HAL_RCC_ClockConfig+0x1f0>)
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d908      	bls.n	8004c02 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bf0:	4b63      	ldr	r3, [pc, #396]	@ (8004d80 <HAL_RCC_ClockConfig+0x1f0>)
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	4960      	ldr	r1, [pc, #384]	@ (8004d80 <HAL_RCC_ClockConfig+0x1f0>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d04c      	beq.n	8004ca8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	2b03      	cmp	r3, #3
 8004c14:	d107      	bne.n	8004c26 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c16:	4b5a      	ldr	r3, [pc, #360]	@ (8004d80 <HAL_RCC_ClockConfig+0x1f0>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d121      	bne.n	8004c66 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e0a6      	b.n	8004d74 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	2b02      	cmp	r3, #2
 8004c2c:	d107      	bne.n	8004c3e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c2e:	4b54      	ldr	r3, [pc, #336]	@ (8004d80 <HAL_RCC_ClockConfig+0x1f0>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d115      	bne.n	8004c66 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e09a      	b.n	8004d74 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d107      	bne.n	8004c56 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004c46:	4b4e      	ldr	r3, [pc, #312]	@ (8004d80 <HAL_RCC_ClockConfig+0x1f0>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 0302 	and.w	r3, r3, #2
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d109      	bne.n	8004c66 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e08e      	b.n	8004d74 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c56:	4b4a      	ldr	r3, [pc, #296]	@ (8004d80 <HAL_RCC_ClockConfig+0x1f0>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d101      	bne.n	8004c66 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e086      	b.n	8004d74 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004c66:	4b46      	ldr	r3, [pc, #280]	@ (8004d80 <HAL_RCC_ClockConfig+0x1f0>)
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	f023 0203 	bic.w	r2, r3, #3
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	4943      	ldr	r1, [pc, #268]	@ (8004d80 <HAL_RCC_ClockConfig+0x1f0>)
 8004c74:	4313      	orrs	r3, r2
 8004c76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c78:	f7fd fea8 	bl	80029cc <HAL_GetTick>
 8004c7c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c7e:	e00a      	b.n	8004c96 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c80:	f7fd fea4 	bl	80029cc <HAL_GetTick>
 8004c84:	4602      	mov	r2, r0
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d901      	bls.n	8004c96 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e06e      	b.n	8004d74 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c96:	4b3a      	ldr	r3, [pc, #232]	@ (8004d80 <HAL_RCC_ClockConfig+0x1f0>)
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	f003 020c 	and.w	r2, r3, #12
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d1eb      	bne.n	8004c80 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 0302 	and.w	r3, r3, #2
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d010      	beq.n	8004cd6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	689a      	ldr	r2, [r3, #8]
 8004cb8:	4b31      	ldr	r3, [pc, #196]	@ (8004d80 <HAL_RCC_ClockConfig+0x1f0>)
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	d208      	bcs.n	8004cd6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cc4:	4b2e      	ldr	r3, [pc, #184]	@ (8004d80 <HAL_RCC_ClockConfig+0x1f0>)
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	492b      	ldr	r1, [pc, #172]	@ (8004d80 <HAL_RCC_ClockConfig+0x1f0>)
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004cd6:	4b29      	ldr	r3, [pc, #164]	@ (8004d7c <HAL_RCC_ClockConfig+0x1ec>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0307 	and.w	r3, r3, #7
 8004cde:	683a      	ldr	r2, [r7, #0]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d210      	bcs.n	8004d06 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ce4:	4b25      	ldr	r3, [pc, #148]	@ (8004d7c <HAL_RCC_ClockConfig+0x1ec>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f023 0207 	bic.w	r2, r3, #7
 8004cec:	4923      	ldr	r1, [pc, #140]	@ (8004d7c <HAL_RCC_ClockConfig+0x1ec>)
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cf4:	4b21      	ldr	r3, [pc, #132]	@ (8004d7c <HAL_RCC_ClockConfig+0x1ec>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0307 	and.w	r3, r3, #7
 8004cfc:	683a      	ldr	r2, [r7, #0]
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d001      	beq.n	8004d06 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e036      	b.n	8004d74 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0304 	and.w	r3, r3, #4
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d008      	beq.n	8004d24 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d12:	4b1b      	ldr	r3, [pc, #108]	@ (8004d80 <HAL_RCC_ClockConfig+0x1f0>)
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	68db      	ldr	r3, [r3, #12]
 8004d1e:	4918      	ldr	r1, [pc, #96]	@ (8004d80 <HAL_RCC_ClockConfig+0x1f0>)
 8004d20:	4313      	orrs	r3, r2
 8004d22:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0308 	and.w	r3, r3, #8
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d009      	beq.n	8004d44 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d30:	4b13      	ldr	r3, [pc, #76]	@ (8004d80 <HAL_RCC_ClockConfig+0x1f0>)
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	00db      	lsls	r3, r3, #3
 8004d3e:	4910      	ldr	r1, [pc, #64]	@ (8004d80 <HAL_RCC_ClockConfig+0x1f0>)
 8004d40:	4313      	orrs	r3, r2
 8004d42:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004d44:	f000 f824 	bl	8004d90 <HAL_RCC_GetSysClockFreq>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8004d80 <HAL_RCC_ClockConfig+0x1f0>)
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	091b      	lsrs	r3, r3, #4
 8004d50:	f003 030f 	and.w	r3, r3, #15
 8004d54:	490b      	ldr	r1, [pc, #44]	@ (8004d84 <HAL_RCC_ClockConfig+0x1f4>)
 8004d56:	5ccb      	ldrb	r3, [r1, r3]
 8004d58:	f003 031f 	and.w	r3, r3, #31
 8004d5c:	fa22 f303 	lsr.w	r3, r2, r3
 8004d60:	4a09      	ldr	r2, [pc, #36]	@ (8004d88 <HAL_RCC_ClockConfig+0x1f8>)
 8004d62:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004d64:	4b09      	ldr	r3, [pc, #36]	@ (8004d8c <HAL_RCC_ClockConfig+0x1fc>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f7fd fddf 	bl	800292c <HAL_InitTick>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	72fb      	strb	r3, [r7, #11]

  return status;
 8004d72:	7afb      	ldrb	r3, [r7, #11]
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3710      	adds	r7, #16
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	40022000 	.word	0x40022000
 8004d80:	40021000 	.word	0x40021000
 8004d84:	0800e4b8 	.word	0x0800e4b8
 8004d88:	20000004 	.word	0x20000004
 8004d8c:	2000003c 	.word	0x2000003c

08004d90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b089      	sub	sp, #36	@ 0x24
 8004d94:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004d96:	2300      	movs	r3, #0
 8004d98:	61fb      	str	r3, [r7, #28]
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d9e:	4b3e      	ldr	r3, [pc, #248]	@ (8004e98 <HAL_RCC_GetSysClockFreq+0x108>)
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	f003 030c 	and.w	r3, r3, #12
 8004da6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004da8:	4b3b      	ldr	r3, [pc, #236]	@ (8004e98 <HAL_RCC_GetSysClockFreq+0x108>)
 8004daa:	68db      	ldr	r3, [r3, #12]
 8004dac:	f003 0303 	and.w	r3, r3, #3
 8004db0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d005      	beq.n	8004dc4 <HAL_RCC_GetSysClockFreq+0x34>
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	2b0c      	cmp	r3, #12
 8004dbc:	d121      	bne.n	8004e02 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d11e      	bne.n	8004e02 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004dc4:	4b34      	ldr	r3, [pc, #208]	@ (8004e98 <HAL_RCC_GetSysClockFreq+0x108>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0308 	and.w	r3, r3, #8
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d107      	bne.n	8004de0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004dd0:	4b31      	ldr	r3, [pc, #196]	@ (8004e98 <HAL_RCC_GetSysClockFreq+0x108>)
 8004dd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004dd6:	0a1b      	lsrs	r3, r3, #8
 8004dd8:	f003 030f 	and.w	r3, r3, #15
 8004ddc:	61fb      	str	r3, [r7, #28]
 8004dde:	e005      	b.n	8004dec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004de0:	4b2d      	ldr	r3, [pc, #180]	@ (8004e98 <HAL_RCC_GetSysClockFreq+0x108>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	091b      	lsrs	r3, r3, #4
 8004de6:	f003 030f 	and.w	r3, r3, #15
 8004dea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004dec:	4a2b      	ldr	r2, [pc, #172]	@ (8004e9c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004dee:	69fb      	ldr	r3, [r7, #28]
 8004df0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004df4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d10d      	bne.n	8004e18 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e00:	e00a      	b.n	8004e18 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	2b04      	cmp	r3, #4
 8004e06:	d102      	bne.n	8004e0e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004e08:	4b25      	ldr	r3, [pc, #148]	@ (8004ea0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004e0a:	61bb      	str	r3, [r7, #24]
 8004e0c:	e004      	b.n	8004e18 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	2b08      	cmp	r3, #8
 8004e12:	d101      	bne.n	8004e18 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004e14:	4b23      	ldr	r3, [pc, #140]	@ (8004ea4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004e16:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	2b0c      	cmp	r3, #12
 8004e1c:	d134      	bne.n	8004e88 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004e1e:	4b1e      	ldr	r3, [pc, #120]	@ (8004e98 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e20:	68db      	ldr	r3, [r3, #12]
 8004e22:	f003 0303 	and.w	r3, r3, #3
 8004e26:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	2b02      	cmp	r3, #2
 8004e2c:	d003      	beq.n	8004e36 <HAL_RCC_GetSysClockFreq+0xa6>
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	2b03      	cmp	r3, #3
 8004e32:	d003      	beq.n	8004e3c <HAL_RCC_GetSysClockFreq+0xac>
 8004e34:	e005      	b.n	8004e42 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004e36:	4b1a      	ldr	r3, [pc, #104]	@ (8004ea0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004e38:	617b      	str	r3, [r7, #20]
      break;
 8004e3a:	e005      	b.n	8004e48 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004e3c:	4b19      	ldr	r3, [pc, #100]	@ (8004ea4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004e3e:	617b      	str	r3, [r7, #20]
      break;
 8004e40:	e002      	b.n	8004e48 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004e42:	69fb      	ldr	r3, [r7, #28]
 8004e44:	617b      	str	r3, [r7, #20]
      break;
 8004e46:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004e48:	4b13      	ldr	r3, [pc, #76]	@ (8004e98 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e4a:	68db      	ldr	r3, [r3, #12]
 8004e4c:	091b      	lsrs	r3, r3, #4
 8004e4e:	f003 0307 	and.w	r3, r3, #7
 8004e52:	3301      	adds	r3, #1
 8004e54:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004e56:	4b10      	ldr	r3, [pc, #64]	@ (8004e98 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	0a1b      	lsrs	r3, r3, #8
 8004e5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e60:	697a      	ldr	r2, [r7, #20]
 8004e62:	fb03 f202 	mul.w	r2, r3, r2
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e6c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8004e98 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	0e5b      	lsrs	r3, r3, #25
 8004e74:	f003 0303 	and.w	r3, r3, #3
 8004e78:	3301      	adds	r3, #1
 8004e7a:	005b      	lsls	r3, r3, #1
 8004e7c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004e7e:	697a      	ldr	r2, [r7, #20]
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e86:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004e88:	69bb      	ldr	r3, [r7, #24]
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3724      	adds	r7, #36	@ 0x24
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e94:	4770      	bx	lr
 8004e96:	bf00      	nop
 8004e98:	40021000 	.word	0x40021000
 8004e9c:	0800e4d0 	.word	0x0800e4d0
 8004ea0:	00f42400 	.word	0x00f42400
 8004ea4:	007a1200 	.word	0x007a1200

08004ea8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004eac:	4b03      	ldr	r3, [pc, #12]	@ (8004ebc <HAL_RCC_GetHCLKFreq+0x14>)
 8004eae:	681b      	ldr	r3, [r3, #0]
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr
 8004eba:	bf00      	nop
 8004ebc:	20000004 	.word	0x20000004

08004ec0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004ec4:	f7ff fff0 	bl	8004ea8 <HAL_RCC_GetHCLKFreq>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	4b06      	ldr	r3, [pc, #24]	@ (8004ee4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	0a1b      	lsrs	r3, r3, #8
 8004ed0:	f003 0307 	and.w	r3, r3, #7
 8004ed4:	4904      	ldr	r1, [pc, #16]	@ (8004ee8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ed6:	5ccb      	ldrb	r3, [r1, r3]
 8004ed8:	f003 031f 	and.w	r3, r3, #31
 8004edc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	bd80      	pop	{r7, pc}
 8004ee4:	40021000 	.word	0x40021000
 8004ee8:	0800e4c8 	.word	0x0800e4c8

08004eec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004ef0:	f7ff ffda 	bl	8004ea8 <HAL_RCC_GetHCLKFreq>
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	4b06      	ldr	r3, [pc, #24]	@ (8004f10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	0adb      	lsrs	r3, r3, #11
 8004efc:	f003 0307 	and.w	r3, r3, #7
 8004f00:	4904      	ldr	r1, [pc, #16]	@ (8004f14 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004f02:	5ccb      	ldrb	r3, [r1, r3]
 8004f04:	f003 031f 	and.w	r3, r3, #31
 8004f08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	bd80      	pop	{r7, pc}
 8004f10:	40021000 	.word	0x40021000
 8004f14:	0800e4c8 	.word	0x0800e4c8

08004f18 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b086      	sub	sp, #24
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004f20:	2300      	movs	r3, #0
 8004f22:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004f24:	4b2a      	ldr	r3, [pc, #168]	@ (8004fd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d003      	beq.n	8004f38 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004f30:	f7ff f922 	bl	8004178 <HAL_PWREx_GetVoltageRange>
 8004f34:	6178      	str	r0, [r7, #20]
 8004f36:	e014      	b.n	8004f62 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f38:	4b25      	ldr	r3, [pc, #148]	@ (8004fd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f3c:	4a24      	ldr	r2, [pc, #144]	@ (8004fd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f42:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f44:	4b22      	ldr	r3, [pc, #136]	@ (8004fd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f4c:	60fb      	str	r3, [r7, #12]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004f50:	f7ff f912 	bl	8004178 <HAL_PWREx_GetVoltageRange>
 8004f54:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004f56:	4b1e      	ldr	r3, [pc, #120]	@ (8004fd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f5a:	4a1d      	ldr	r2, [pc, #116]	@ (8004fd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f60:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f68:	d10b      	bne.n	8004f82 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2b80      	cmp	r3, #128	@ 0x80
 8004f6e:	d919      	bls.n	8004fa4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2ba0      	cmp	r3, #160	@ 0xa0
 8004f74:	d902      	bls.n	8004f7c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004f76:	2302      	movs	r3, #2
 8004f78:	613b      	str	r3, [r7, #16]
 8004f7a:	e013      	b.n	8004fa4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	613b      	str	r3, [r7, #16]
 8004f80:	e010      	b.n	8004fa4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2b80      	cmp	r3, #128	@ 0x80
 8004f86:	d902      	bls.n	8004f8e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004f88:	2303      	movs	r3, #3
 8004f8a:	613b      	str	r3, [r7, #16]
 8004f8c:	e00a      	b.n	8004fa4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2b80      	cmp	r3, #128	@ 0x80
 8004f92:	d102      	bne.n	8004f9a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004f94:	2302      	movs	r3, #2
 8004f96:	613b      	str	r3, [r7, #16]
 8004f98:	e004      	b.n	8004fa4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2b70      	cmp	r3, #112	@ 0x70
 8004f9e:	d101      	bne.n	8004fa4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8004fd4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f023 0207 	bic.w	r2, r3, #7
 8004fac:	4909      	ldr	r1, [pc, #36]	@ (8004fd4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004fb4:	4b07      	ldr	r3, [pc, #28]	@ (8004fd4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0307 	and.w	r3, r3, #7
 8004fbc:	693a      	ldr	r2, [r7, #16]
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	d001      	beq.n	8004fc6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e000      	b.n	8004fc8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3718      	adds	r7, #24
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	40021000 	.word	0x40021000
 8004fd4:	40022000 	.word	0x40022000

08004fd8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b086      	sub	sp, #24
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d041      	beq.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ff8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004ffc:	d02a      	beq.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004ffe:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005002:	d824      	bhi.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005004:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005008:	d008      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800500a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800500e:	d81e      	bhi.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005010:	2b00      	cmp	r3, #0
 8005012:	d00a      	beq.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005014:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005018:	d010      	beq.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800501a:	e018      	b.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800501c:	4b86      	ldr	r3, [pc, #536]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	4a85      	ldr	r2, [pc, #532]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005022:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005026:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005028:	e015      	b.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	3304      	adds	r3, #4
 800502e:	2100      	movs	r1, #0
 8005030:	4618      	mov	r0, r3
 8005032:	f000 facb 	bl	80055cc <RCCEx_PLLSAI1_Config>
 8005036:	4603      	mov	r3, r0
 8005038:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800503a:	e00c      	b.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	3320      	adds	r3, #32
 8005040:	2100      	movs	r1, #0
 8005042:	4618      	mov	r0, r3
 8005044:	f000 fbb6 	bl	80057b4 <RCCEx_PLLSAI2_Config>
 8005048:	4603      	mov	r3, r0
 800504a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800504c:	e003      	b.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	74fb      	strb	r3, [r7, #19]
      break;
 8005052:	e000      	b.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005054:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005056:	7cfb      	ldrb	r3, [r7, #19]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d10b      	bne.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800505c:	4b76      	ldr	r3, [pc, #472]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800505e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005062:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800506a:	4973      	ldr	r1, [pc, #460]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800506c:	4313      	orrs	r3, r2
 800506e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005072:	e001      	b.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005074:	7cfb      	ldrb	r3, [r7, #19]
 8005076:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005080:	2b00      	cmp	r3, #0
 8005082:	d041      	beq.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005088:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800508c:	d02a      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800508e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005092:	d824      	bhi.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005094:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005098:	d008      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800509a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800509e:	d81e      	bhi.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x106>
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d00a      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80050a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80050a8:	d010      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80050aa:	e018      	b.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80050ac:	4b62      	ldr	r3, [pc, #392]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	4a61      	ldr	r2, [pc, #388]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050b6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80050b8:	e015      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	3304      	adds	r3, #4
 80050be:	2100      	movs	r1, #0
 80050c0:	4618      	mov	r0, r3
 80050c2:	f000 fa83 	bl	80055cc <RCCEx_PLLSAI1_Config>
 80050c6:	4603      	mov	r3, r0
 80050c8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80050ca:	e00c      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	3320      	adds	r3, #32
 80050d0:	2100      	movs	r1, #0
 80050d2:	4618      	mov	r0, r3
 80050d4:	f000 fb6e 	bl	80057b4 <RCCEx_PLLSAI2_Config>
 80050d8:	4603      	mov	r3, r0
 80050da:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80050dc:	e003      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	74fb      	strb	r3, [r7, #19]
      break;
 80050e2:	e000      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80050e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050e6:	7cfb      	ldrb	r3, [r7, #19]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d10b      	bne.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80050ec:	4b52      	ldr	r3, [pc, #328]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050f2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80050fa:	494f      	ldr	r1, [pc, #316]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050fc:	4313      	orrs	r3, r2
 80050fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005102:	e001      	b.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005104:	7cfb      	ldrb	r3, [r7, #19]
 8005106:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005110:	2b00      	cmp	r3, #0
 8005112:	f000 80a0 	beq.w	8005256 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005116:	2300      	movs	r3, #0
 8005118:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800511a:	4b47      	ldr	r3, [pc, #284]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800511c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800511e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005122:	2b00      	cmp	r3, #0
 8005124:	d101      	bne.n	800512a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005126:	2301      	movs	r3, #1
 8005128:	e000      	b.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800512a:	2300      	movs	r3, #0
 800512c:	2b00      	cmp	r3, #0
 800512e:	d00d      	beq.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005130:	4b41      	ldr	r3, [pc, #260]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005134:	4a40      	ldr	r2, [pc, #256]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005136:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800513a:	6593      	str	r3, [r2, #88]	@ 0x58
 800513c:	4b3e      	ldr	r3, [pc, #248]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800513e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005140:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005144:	60bb      	str	r3, [r7, #8]
 8005146:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005148:	2301      	movs	r3, #1
 800514a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800514c:	4b3b      	ldr	r3, [pc, #236]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a3a      	ldr	r2, [pc, #232]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005152:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005156:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005158:	f7fd fc38 	bl	80029cc <HAL_GetTick>
 800515c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800515e:	e009      	b.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005160:	f7fd fc34 	bl	80029cc <HAL_GetTick>
 8005164:	4602      	mov	r2, r0
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	1ad3      	subs	r3, r2, r3
 800516a:	2b02      	cmp	r3, #2
 800516c:	d902      	bls.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800516e:	2303      	movs	r3, #3
 8005170:	74fb      	strb	r3, [r7, #19]
        break;
 8005172:	e005      	b.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005174:	4b31      	ldr	r3, [pc, #196]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800517c:	2b00      	cmp	r3, #0
 800517e:	d0ef      	beq.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005180:	7cfb      	ldrb	r3, [r7, #19]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d15c      	bne.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005186:	4b2c      	ldr	r3, [pc, #176]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005188:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800518c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005190:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d01f      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800519e:	697a      	ldr	r2, [r7, #20]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d019      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80051a4:	4b24      	ldr	r3, [pc, #144]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051ae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80051b0:	4b21      	ldr	r3, [pc, #132]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051b6:	4a20      	ldr	r2, [pc, #128]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80051c0:	4b1d      	ldr	r3, [pc, #116]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051c6:	4a1c      	ldr	r2, [pc, #112]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80051d0:	4a19      	ldr	r2, [pc, #100]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	f003 0301 	and.w	r3, r3, #1
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d016      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051e2:	f7fd fbf3 	bl	80029cc <HAL_GetTick>
 80051e6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051e8:	e00b      	b.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051ea:	f7fd fbef 	bl	80029cc <HAL_GetTick>
 80051ee:	4602      	mov	r2, r0
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	1ad3      	subs	r3, r2, r3
 80051f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d902      	bls.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80051fc:	2303      	movs	r3, #3
 80051fe:	74fb      	strb	r3, [r7, #19]
            break;
 8005200:	e006      	b.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005202:	4b0d      	ldr	r3, [pc, #52]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005204:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005208:	f003 0302 	and.w	r3, r3, #2
 800520c:	2b00      	cmp	r3, #0
 800520e:	d0ec      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005210:	7cfb      	ldrb	r3, [r7, #19]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d10c      	bne.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005216:	4b08      	ldr	r3, [pc, #32]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005218:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800521c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005226:	4904      	ldr	r1, [pc, #16]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005228:	4313      	orrs	r3, r2
 800522a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800522e:	e009      	b.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005230:	7cfb      	ldrb	r3, [r7, #19]
 8005232:	74bb      	strb	r3, [r7, #18]
 8005234:	e006      	b.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005236:	bf00      	nop
 8005238:	40021000 	.word	0x40021000
 800523c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005240:	7cfb      	ldrb	r3, [r7, #19]
 8005242:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005244:	7c7b      	ldrb	r3, [r7, #17]
 8005246:	2b01      	cmp	r3, #1
 8005248:	d105      	bne.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800524a:	4b9e      	ldr	r3, [pc, #632]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800524c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800524e:	4a9d      	ldr	r2, [pc, #628]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005250:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005254:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f003 0301 	and.w	r3, r3, #1
 800525e:	2b00      	cmp	r3, #0
 8005260:	d00a      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005262:	4b98      	ldr	r3, [pc, #608]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005264:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005268:	f023 0203 	bic.w	r2, r3, #3
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005270:	4994      	ldr	r1, [pc, #592]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005272:	4313      	orrs	r3, r2
 8005274:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 0302 	and.w	r3, r3, #2
 8005280:	2b00      	cmp	r3, #0
 8005282:	d00a      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005284:	4b8f      	ldr	r3, [pc, #572]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800528a:	f023 020c 	bic.w	r2, r3, #12
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005292:	498c      	ldr	r1, [pc, #560]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005294:	4313      	orrs	r3, r2
 8005296:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0304 	and.w	r3, r3, #4
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00a      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80052a6:	4b87      	ldr	r3, [pc, #540]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b4:	4983      	ldr	r1, [pc, #524]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052b6:	4313      	orrs	r3, r2
 80052b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0308 	and.w	r3, r3, #8
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d00a      	beq.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80052c8:	4b7e      	ldr	r3, [pc, #504]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052d6:	497b      	ldr	r1, [pc, #492]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052d8:	4313      	orrs	r3, r2
 80052da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f003 0310 	and.w	r3, r3, #16
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d00a      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80052ea:	4b76      	ldr	r3, [pc, #472]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052f8:	4972      	ldr	r1, [pc, #456]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052fa:	4313      	orrs	r3, r2
 80052fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 0320 	and.w	r3, r3, #32
 8005308:	2b00      	cmp	r3, #0
 800530a:	d00a      	beq.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800530c:	4b6d      	ldr	r3, [pc, #436]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800530e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005312:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800531a:	496a      	ldr	r1, [pc, #424]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800531c:	4313      	orrs	r3, r2
 800531e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800532a:	2b00      	cmp	r3, #0
 800532c:	d00a      	beq.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800532e:	4b65      	ldr	r3, [pc, #404]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005330:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005334:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800533c:	4961      	ldr	r1, [pc, #388]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800533e:	4313      	orrs	r3, r2
 8005340:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800534c:	2b00      	cmp	r3, #0
 800534e:	d00a      	beq.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005350:	4b5c      	ldr	r3, [pc, #368]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005356:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800535e:	4959      	ldr	r1, [pc, #356]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005360:	4313      	orrs	r3, r2
 8005362:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00a      	beq.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005372:	4b54      	ldr	r3, [pc, #336]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005374:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005378:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005380:	4950      	ldr	r1, [pc, #320]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005382:	4313      	orrs	r3, r2
 8005384:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005390:	2b00      	cmp	r3, #0
 8005392:	d00a      	beq.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005394:	4b4b      	ldr	r3, [pc, #300]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800539a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a2:	4948      	ldr	r1, [pc, #288]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053a4:	4313      	orrs	r3, r2
 80053a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d00a      	beq.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80053b6:	4b43      	ldr	r3, [pc, #268]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053c4:	493f      	ldr	r1, [pc, #252]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053c6:	4313      	orrs	r3, r2
 80053c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d028      	beq.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80053d8:	4b3a      	ldr	r3, [pc, #232]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053e6:	4937      	ldr	r1, [pc, #220]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053e8:	4313      	orrs	r3, r2
 80053ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053f6:	d106      	bne.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053f8:	4b32      	ldr	r3, [pc, #200]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	4a31      	ldr	r2, [pc, #196]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005402:	60d3      	str	r3, [r2, #12]
 8005404:	e011      	b.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800540a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800540e:	d10c      	bne.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	3304      	adds	r3, #4
 8005414:	2101      	movs	r1, #1
 8005416:	4618      	mov	r0, r3
 8005418:	f000 f8d8 	bl	80055cc <RCCEx_PLLSAI1_Config>
 800541c:	4603      	mov	r3, r0
 800541e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005420:	7cfb      	ldrb	r3, [r7, #19]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d001      	beq.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005426:	7cfb      	ldrb	r3, [r7, #19]
 8005428:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005432:	2b00      	cmp	r3, #0
 8005434:	d028      	beq.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005436:	4b23      	ldr	r3, [pc, #140]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005438:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800543c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005444:	491f      	ldr	r1, [pc, #124]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005446:	4313      	orrs	r3, r2
 8005448:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005450:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005454:	d106      	bne.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005456:	4b1b      	ldr	r3, [pc, #108]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005458:	68db      	ldr	r3, [r3, #12]
 800545a:	4a1a      	ldr	r2, [pc, #104]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800545c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005460:	60d3      	str	r3, [r2, #12]
 8005462:	e011      	b.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005468:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800546c:	d10c      	bne.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	3304      	adds	r3, #4
 8005472:	2101      	movs	r1, #1
 8005474:	4618      	mov	r0, r3
 8005476:	f000 f8a9 	bl	80055cc <RCCEx_PLLSAI1_Config>
 800547a:	4603      	mov	r3, r0
 800547c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800547e:	7cfb      	ldrb	r3, [r7, #19]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d001      	beq.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005484:	7cfb      	ldrb	r3, [r7, #19]
 8005486:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005490:	2b00      	cmp	r3, #0
 8005492:	d02b      	beq.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005494:	4b0b      	ldr	r3, [pc, #44]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800549a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054a2:	4908      	ldr	r1, [pc, #32]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054a4:	4313      	orrs	r3, r2
 80054a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054b2:	d109      	bne.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054b4:	4b03      	ldr	r3, [pc, #12]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	4a02      	ldr	r2, [pc, #8]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054be:	60d3      	str	r3, [r2, #12]
 80054c0:	e014      	b.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x514>
 80054c2:	bf00      	nop
 80054c4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80054d0:	d10c      	bne.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	3304      	adds	r3, #4
 80054d6:	2101      	movs	r1, #1
 80054d8:	4618      	mov	r0, r3
 80054da:	f000 f877 	bl	80055cc <RCCEx_PLLSAI1_Config>
 80054de:	4603      	mov	r3, r0
 80054e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80054e2:	7cfb      	ldrb	r3, [r7, #19]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d001      	beq.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80054e8:	7cfb      	ldrb	r3, [r7, #19]
 80054ea:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d02f      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80054f8:	4b2b      	ldr	r3, [pc, #172]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80054fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054fe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005506:	4928      	ldr	r1, [pc, #160]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005508:	4313      	orrs	r3, r2
 800550a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005512:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005516:	d10d      	bne.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	3304      	adds	r3, #4
 800551c:	2102      	movs	r1, #2
 800551e:	4618      	mov	r0, r3
 8005520:	f000 f854 	bl	80055cc <RCCEx_PLLSAI1_Config>
 8005524:	4603      	mov	r3, r0
 8005526:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005528:	7cfb      	ldrb	r3, [r7, #19]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d014      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800552e:	7cfb      	ldrb	r3, [r7, #19]
 8005530:	74bb      	strb	r3, [r7, #18]
 8005532:	e011      	b.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005538:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800553c:	d10c      	bne.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	3320      	adds	r3, #32
 8005542:	2102      	movs	r1, #2
 8005544:	4618      	mov	r0, r3
 8005546:	f000 f935 	bl	80057b4 <RCCEx_PLLSAI2_Config>
 800554a:	4603      	mov	r3, r0
 800554c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800554e:	7cfb      	ldrb	r3, [r7, #19]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d001      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005554:	7cfb      	ldrb	r3, [r7, #19]
 8005556:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005560:	2b00      	cmp	r3, #0
 8005562:	d00a      	beq.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005564:	4b10      	ldr	r3, [pc, #64]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800556a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005572:	490d      	ldr	r1, [pc, #52]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005574:	4313      	orrs	r3, r2
 8005576:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005582:	2b00      	cmp	r3, #0
 8005584:	d00b      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005586:	4b08      	ldr	r3, [pc, #32]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005588:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800558c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005596:	4904      	ldr	r1, [pc, #16]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005598:	4313      	orrs	r3, r2
 800559a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800559e:	7cbb      	ldrb	r3, [r7, #18]
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3718      	adds	r7, #24
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}
 80055a8:	40021000 	.word	0x40021000

080055ac <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80055b0:	4b05      	ldr	r3, [pc, #20]	@ (80055c8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a04      	ldr	r2, [pc, #16]	@ (80055c8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80055b6:	f043 0304 	orr.w	r3, r3, #4
 80055ba:	6013      	str	r3, [r2, #0]
}
 80055bc:	bf00      	nop
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr
 80055c6:	bf00      	nop
 80055c8:	40021000 	.word	0x40021000

080055cc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b084      	sub	sp, #16
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80055d6:	2300      	movs	r3, #0
 80055d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80055da:	4b75      	ldr	r3, [pc, #468]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055dc:	68db      	ldr	r3, [r3, #12]
 80055de:	f003 0303 	and.w	r3, r3, #3
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d018      	beq.n	8005618 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80055e6:	4b72      	ldr	r3, [pc, #456]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055e8:	68db      	ldr	r3, [r3, #12]
 80055ea:	f003 0203 	and.w	r2, r3, #3
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d10d      	bne.n	8005612 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
       ||
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d009      	beq.n	8005612 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80055fe:	4b6c      	ldr	r3, [pc, #432]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005600:	68db      	ldr	r3, [r3, #12]
 8005602:	091b      	lsrs	r3, r3, #4
 8005604:	f003 0307 	and.w	r3, r3, #7
 8005608:	1c5a      	adds	r2, r3, #1
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	685b      	ldr	r3, [r3, #4]
       ||
 800560e:	429a      	cmp	r2, r3
 8005610:	d047      	beq.n	80056a2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	73fb      	strb	r3, [r7, #15]
 8005616:	e044      	b.n	80056a2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	2b03      	cmp	r3, #3
 800561e:	d018      	beq.n	8005652 <RCCEx_PLLSAI1_Config+0x86>
 8005620:	2b03      	cmp	r3, #3
 8005622:	d825      	bhi.n	8005670 <RCCEx_PLLSAI1_Config+0xa4>
 8005624:	2b01      	cmp	r3, #1
 8005626:	d002      	beq.n	800562e <RCCEx_PLLSAI1_Config+0x62>
 8005628:	2b02      	cmp	r3, #2
 800562a:	d009      	beq.n	8005640 <RCCEx_PLLSAI1_Config+0x74>
 800562c:	e020      	b.n	8005670 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800562e:	4b60      	ldr	r3, [pc, #384]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f003 0302 	and.w	r3, r3, #2
 8005636:	2b00      	cmp	r3, #0
 8005638:	d11d      	bne.n	8005676 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800563e:	e01a      	b.n	8005676 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005640:	4b5b      	ldr	r3, [pc, #364]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005648:	2b00      	cmp	r3, #0
 800564a:	d116      	bne.n	800567a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800564c:	2301      	movs	r3, #1
 800564e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005650:	e013      	b.n	800567a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005652:	4b57      	ldr	r3, [pc, #348]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800565a:	2b00      	cmp	r3, #0
 800565c:	d10f      	bne.n	800567e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800565e:	4b54      	ldr	r3, [pc, #336]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005666:	2b00      	cmp	r3, #0
 8005668:	d109      	bne.n	800567e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800566e:	e006      	b.n	800567e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	73fb      	strb	r3, [r7, #15]
      break;
 8005674:	e004      	b.n	8005680 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005676:	bf00      	nop
 8005678:	e002      	b.n	8005680 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800567a:	bf00      	nop
 800567c:	e000      	b.n	8005680 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800567e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005680:	7bfb      	ldrb	r3, [r7, #15]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d10d      	bne.n	80056a2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005686:	4b4a      	ldr	r3, [pc, #296]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6819      	ldr	r1, [r3, #0]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	3b01      	subs	r3, #1
 8005698:	011b      	lsls	r3, r3, #4
 800569a:	430b      	orrs	r3, r1
 800569c:	4944      	ldr	r1, [pc, #272]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800569e:	4313      	orrs	r3, r2
 80056a0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80056a2:	7bfb      	ldrb	r3, [r7, #15]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d17d      	bne.n	80057a4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80056a8:	4b41      	ldr	r3, [pc, #260]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a40      	ldr	r2, [pc, #256]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80056b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056b4:	f7fd f98a 	bl	80029cc <HAL_GetTick>
 80056b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80056ba:	e009      	b.n	80056d0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80056bc:	f7fd f986 	bl	80029cc <HAL_GetTick>
 80056c0:	4602      	mov	r2, r0
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	1ad3      	subs	r3, r2, r3
 80056c6:	2b02      	cmp	r3, #2
 80056c8:	d902      	bls.n	80056d0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80056ca:	2303      	movs	r3, #3
 80056cc:	73fb      	strb	r3, [r7, #15]
        break;
 80056ce:	e005      	b.n	80056dc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80056d0:	4b37      	ldr	r3, [pc, #220]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d1ef      	bne.n	80056bc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80056dc:	7bfb      	ldrb	r3, [r7, #15]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d160      	bne.n	80057a4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d111      	bne.n	800570c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80056e8:	4b31      	ldr	r3, [pc, #196]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056ea:	691b      	ldr	r3, [r3, #16]
 80056ec:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80056f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	6892      	ldr	r2, [r2, #8]
 80056f8:	0211      	lsls	r1, r2, #8
 80056fa:	687a      	ldr	r2, [r7, #4]
 80056fc:	68d2      	ldr	r2, [r2, #12]
 80056fe:	0912      	lsrs	r2, r2, #4
 8005700:	0452      	lsls	r2, r2, #17
 8005702:	430a      	orrs	r2, r1
 8005704:	492a      	ldr	r1, [pc, #168]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005706:	4313      	orrs	r3, r2
 8005708:	610b      	str	r3, [r1, #16]
 800570a:	e027      	b.n	800575c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	2b01      	cmp	r3, #1
 8005710:	d112      	bne.n	8005738 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005712:	4b27      	ldr	r3, [pc, #156]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005714:	691b      	ldr	r3, [r3, #16]
 8005716:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800571a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800571e:	687a      	ldr	r2, [r7, #4]
 8005720:	6892      	ldr	r2, [r2, #8]
 8005722:	0211      	lsls	r1, r2, #8
 8005724:	687a      	ldr	r2, [r7, #4]
 8005726:	6912      	ldr	r2, [r2, #16]
 8005728:	0852      	lsrs	r2, r2, #1
 800572a:	3a01      	subs	r2, #1
 800572c:	0552      	lsls	r2, r2, #21
 800572e:	430a      	orrs	r2, r1
 8005730:	491f      	ldr	r1, [pc, #124]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005732:	4313      	orrs	r3, r2
 8005734:	610b      	str	r3, [r1, #16]
 8005736:	e011      	b.n	800575c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005738:	4b1d      	ldr	r3, [pc, #116]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800573a:	691b      	ldr	r3, [r3, #16]
 800573c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005740:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005744:	687a      	ldr	r2, [r7, #4]
 8005746:	6892      	ldr	r2, [r2, #8]
 8005748:	0211      	lsls	r1, r2, #8
 800574a:	687a      	ldr	r2, [r7, #4]
 800574c:	6952      	ldr	r2, [r2, #20]
 800574e:	0852      	lsrs	r2, r2, #1
 8005750:	3a01      	subs	r2, #1
 8005752:	0652      	lsls	r2, r2, #25
 8005754:	430a      	orrs	r2, r1
 8005756:	4916      	ldr	r1, [pc, #88]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005758:	4313      	orrs	r3, r2
 800575a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800575c:	4b14      	ldr	r3, [pc, #80]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a13      	ldr	r2, [pc, #76]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005762:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005766:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005768:	f7fd f930 	bl	80029cc <HAL_GetTick>
 800576c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800576e:	e009      	b.n	8005784 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005770:	f7fd f92c 	bl	80029cc <HAL_GetTick>
 8005774:	4602      	mov	r2, r0
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	2b02      	cmp	r3, #2
 800577c:	d902      	bls.n	8005784 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800577e:	2303      	movs	r3, #3
 8005780:	73fb      	strb	r3, [r7, #15]
          break;
 8005782:	e005      	b.n	8005790 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005784:	4b0a      	ldr	r3, [pc, #40]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800578c:	2b00      	cmp	r3, #0
 800578e:	d0ef      	beq.n	8005770 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005790:	7bfb      	ldrb	r3, [r7, #15]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d106      	bne.n	80057a4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005796:	4b06      	ldr	r3, [pc, #24]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005798:	691a      	ldr	r2, [r3, #16]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	699b      	ldr	r3, [r3, #24]
 800579e:	4904      	ldr	r1, [pc, #16]	@ (80057b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057a0:	4313      	orrs	r3, r2
 80057a2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80057a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3710      	adds	r7, #16
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	40021000 	.word	0x40021000

080057b4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
 80057bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80057be:	2300      	movs	r3, #0
 80057c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80057c2:	4b6a      	ldr	r3, [pc, #424]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 80057c4:	68db      	ldr	r3, [r3, #12]
 80057c6:	f003 0303 	and.w	r3, r3, #3
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d018      	beq.n	8005800 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80057ce:	4b67      	ldr	r3, [pc, #412]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	f003 0203 	and.w	r2, r3, #3
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	429a      	cmp	r2, r3
 80057dc:	d10d      	bne.n	80057fa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
       ||
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d009      	beq.n	80057fa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80057e6:	4b61      	ldr	r3, [pc, #388]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 80057e8:	68db      	ldr	r3, [r3, #12]
 80057ea:	091b      	lsrs	r3, r3, #4
 80057ec:	f003 0307 	and.w	r3, r3, #7
 80057f0:	1c5a      	adds	r2, r3, #1
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	685b      	ldr	r3, [r3, #4]
       ||
 80057f6:	429a      	cmp	r2, r3
 80057f8:	d047      	beq.n	800588a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	73fb      	strb	r3, [r7, #15]
 80057fe:	e044      	b.n	800588a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2b03      	cmp	r3, #3
 8005806:	d018      	beq.n	800583a <RCCEx_PLLSAI2_Config+0x86>
 8005808:	2b03      	cmp	r3, #3
 800580a:	d825      	bhi.n	8005858 <RCCEx_PLLSAI2_Config+0xa4>
 800580c:	2b01      	cmp	r3, #1
 800580e:	d002      	beq.n	8005816 <RCCEx_PLLSAI2_Config+0x62>
 8005810:	2b02      	cmp	r3, #2
 8005812:	d009      	beq.n	8005828 <RCCEx_PLLSAI2_Config+0x74>
 8005814:	e020      	b.n	8005858 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005816:	4b55      	ldr	r3, [pc, #340]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 0302 	and.w	r3, r3, #2
 800581e:	2b00      	cmp	r3, #0
 8005820:	d11d      	bne.n	800585e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005826:	e01a      	b.n	800585e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005828:	4b50      	ldr	r3, [pc, #320]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005830:	2b00      	cmp	r3, #0
 8005832:	d116      	bne.n	8005862 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005838:	e013      	b.n	8005862 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800583a:	4b4c      	ldr	r3, [pc, #304]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005842:	2b00      	cmp	r3, #0
 8005844:	d10f      	bne.n	8005866 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005846:	4b49      	ldr	r3, [pc, #292]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800584e:	2b00      	cmp	r3, #0
 8005850:	d109      	bne.n	8005866 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005856:	e006      	b.n	8005866 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	73fb      	strb	r3, [r7, #15]
      break;
 800585c:	e004      	b.n	8005868 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800585e:	bf00      	nop
 8005860:	e002      	b.n	8005868 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005862:	bf00      	nop
 8005864:	e000      	b.n	8005868 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005866:	bf00      	nop
    }

    if(status == HAL_OK)
 8005868:	7bfb      	ldrb	r3, [r7, #15]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d10d      	bne.n	800588a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800586e:	4b3f      	ldr	r3, [pc, #252]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005870:	68db      	ldr	r3, [r3, #12]
 8005872:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6819      	ldr	r1, [r3, #0]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	3b01      	subs	r3, #1
 8005880:	011b      	lsls	r3, r3, #4
 8005882:	430b      	orrs	r3, r1
 8005884:	4939      	ldr	r1, [pc, #228]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005886:	4313      	orrs	r3, r2
 8005888:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800588a:	7bfb      	ldrb	r3, [r7, #15]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d167      	bne.n	8005960 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005890:	4b36      	ldr	r3, [pc, #216]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a35      	ldr	r2, [pc, #212]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005896:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800589a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800589c:	f7fd f896 	bl	80029cc <HAL_GetTick>
 80058a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80058a2:	e009      	b.n	80058b8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80058a4:	f7fd f892 	bl	80029cc <HAL_GetTick>
 80058a8:	4602      	mov	r2, r0
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	1ad3      	subs	r3, r2, r3
 80058ae:	2b02      	cmp	r3, #2
 80058b0:	d902      	bls.n	80058b8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80058b2:	2303      	movs	r3, #3
 80058b4:	73fb      	strb	r3, [r7, #15]
        break;
 80058b6:	e005      	b.n	80058c4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80058b8:	4b2c      	ldr	r3, [pc, #176]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d1ef      	bne.n	80058a4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80058c4:	7bfb      	ldrb	r3, [r7, #15]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d14a      	bne.n	8005960 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d111      	bne.n	80058f4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80058d0:	4b26      	ldr	r3, [pc, #152]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 80058d2:	695b      	ldr	r3, [r3, #20]
 80058d4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80058d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058dc:	687a      	ldr	r2, [r7, #4]
 80058de:	6892      	ldr	r2, [r2, #8]
 80058e0:	0211      	lsls	r1, r2, #8
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	68d2      	ldr	r2, [r2, #12]
 80058e6:	0912      	lsrs	r2, r2, #4
 80058e8:	0452      	lsls	r2, r2, #17
 80058ea:	430a      	orrs	r2, r1
 80058ec:	491f      	ldr	r1, [pc, #124]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 80058ee:	4313      	orrs	r3, r2
 80058f0:	614b      	str	r3, [r1, #20]
 80058f2:	e011      	b.n	8005918 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80058f4:	4b1d      	ldr	r3, [pc, #116]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 80058f6:	695b      	ldr	r3, [r3, #20]
 80058f8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80058fc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005900:	687a      	ldr	r2, [r7, #4]
 8005902:	6892      	ldr	r2, [r2, #8]
 8005904:	0211      	lsls	r1, r2, #8
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	6912      	ldr	r2, [r2, #16]
 800590a:	0852      	lsrs	r2, r2, #1
 800590c:	3a01      	subs	r2, #1
 800590e:	0652      	lsls	r2, r2, #25
 8005910:	430a      	orrs	r2, r1
 8005912:	4916      	ldr	r1, [pc, #88]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005914:	4313      	orrs	r3, r2
 8005916:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005918:	4b14      	ldr	r3, [pc, #80]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a13      	ldr	r2, [pc, #76]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 800591e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005922:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005924:	f7fd f852 	bl	80029cc <HAL_GetTick>
 8005928:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800592a:	e009      	b.n	8005940 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800592c:	f7fd f84e 	bl	80029cc <HAL_GetTick>
 8005930:	4602      	mov	r2, r0
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	1ad3      	subs	r3, r2, r3
 8005936:	2b02      	cmp	r3, #2
 8005938:	d902      	bls.n	8005940 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800593a:	2303      	movs	r3, #3
 800593c:	73fb      	strb	r3, [r7, #15]
          break;
 800593e:	e005      	b.n	800594c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005940:	4b0a      	ldr	r3, [pc, #40]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005948:	2b00      	cmp	r3, #0
 800594a:	d0ef      	beq.n	800592c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800594c:	7bfb      	ldrb	r3, [r7, #15]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d106      	bne.n	8005960 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005952:	4b06      	ldr	r3, [pc, #24]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005954:	695a      	ldr	r2, [r3, #20]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	695b      	ldr	r3, [r3, #20]
 800595a:	4904      	ldr	r1, [pc, #16]	@ (800596c <RCCEx_PLLSAI2_Config+0x1b8>)
 800595c:	4313      	orrs	r3, r2
 800595e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005960:	7bfb      	ldrb	r3, [r7, #15]
}
 8005962:	4618      	mov	r0, r3
 8005964:	3710      	adds	r7, #16
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}
 800596a:	bf00      	nop
 800596c:	40021000 	.word	0x40021000

08005970 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d079      	beq.n	8005a76 <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005988:	b2db      	uxtb	r3, r3
 800598a:	2b00      	cmp	r3, #0
 800598c:	d106      	bne.n	800599c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f7fc faf4 	bl	8001f84 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2202      	movs	r2, #2
 80059a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	f003 0310 	and.w	r3, r3, #16
 80059ae:	2b10      	cmp	r3, #16
 80059b0:	d058      	beq.n	8005a64 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	22ca      	movs	r2, #202	@ 0xca
 80059b8:	625a      	str	r2, [r3, #36]	@ 0x24
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	2253      	movs	r2, #83	@ 0x53
 80059c0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 f9a4 	bl	8005d10 <RTC_EnterInitMode>
 80059c8:	4603      	mov	r3, r0
 80059ca:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80059cc:	7bfb      	ldrb	r3, [r7, #15]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d127      	bne.n	8005a22 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	687a      	ldr	r2, [r7, #4]
 80059da:	6812      	ldr	r2, [r2, #0]
 80059dc:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80059e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059e4:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	6899      	ldr	r1, [r3, #8]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	685a      	ldr	r2, [r3, #4]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	691b      	ldr	r3, [r3, #16]
 80059f4:	431a      	orrs	r2, r3
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	699b      	ldr	r3, [r3, #24]
 80059fa:	431a      	orrs	r2, r3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	430a      	orrs	r2, r1
 8005a02:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	687a      	ldr	r2, [r7, #4]
 8005a0a:	68d2      	ldr	r2, [r2, #12]
 8005a0c:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	6919      	ldr	r1, [r3, #16]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	041a      	lsls	r2, r3, #16
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	430a      	orrs	r2, r1
 8005a20:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 f9a8 	bl	8005d78 <RTC_ExitInitMode>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005a2c:	7bfb      	ldrb	r3, [r7, #15]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d113      	bne.n	8005a5a <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f022 0203 	bic.w	r2, r2, #3
 8005a40:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	69da      	ldr	r2, [r3, #28]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	695b      	ldr	r3, [r3, #20]
 8005a50:	431a      	orrs	r2, r3
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	430a      	orrs	r2, r1
 8005a58:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	22ff      	movs	r2, #255	@ 0xff
 8005a60:	625a      	str	r2, [r3, #36]	@ 0x24
 8005a62:	e001      	b.n	8005a68 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8005a64:	2300      	movs	r3, #0
 8005a66:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005a68:	7bfb      	ldrb	r3, [r7, #15]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d103      	bne.n	8005a76 <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2201      	movs	r2, #1
 8005a72:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 8005a76:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3710      	adds	r7, #16
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005a80:	b590      	push	{r4, r7, lr}
 8005a82:	b087      	sub	sp, #28
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	60f8      	str	r0, [r7, #12]
 8005a88:	60b9      	str	r1, [r7, #8]
 8005a8a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d101      	bne.n	8005a9a <HAL_RTC_SetTime+0x1a>
 8005a96:	2302      	movs	r3, #2
 8005a98:	e08b      	b.n	8005bb2 <HAL_RTC_SetTime+0x132>
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2202      	movs	r2, #2
 8005aa6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	22ca      	movs	r2, #202	@ 0xca
 8005ab0:	625a      	str	r2, [r3, #36]	@ 0x24
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	2253      	movs	r2, #83	@ 0x53
 8005ab8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005aba:	68f8      	ldr	r0, [r7, #12]
 8005abc:	f000 f928 	bl	8005d10 <RTC_EnterInitMode>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8005ac4:	7cfb      	ldrb	r3, [r7, #19]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d163      	bne.n	8005b92 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d126      	bne.n	8005b1e <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d102      	bne.n	8005ae4 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	781b      	ldrb	r3, [r3, #0]
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f000 f983 	bl	8005df4 <RTC_ByteToBcd2>
 8005aee:	4603      	mov	r3, r0
 8005af0:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	785b      	ldrb	r3, [r3, #1]
 8005af6:	4618      	mov	r0, r3
 8005af8:	f000 f97c 	bl	8005df4 <RTC_ByteToBcd2>
 8005afc:	4603      	mov	r3, r0
 8005afe:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005b00:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	789b      	ldrb	r3, [r3, #2]
 8005b06:	4618      	mov	r0, r3
 8005b08:	f000 f974 	bl	8005df4 <RTC_ByteToBcd2>
 8005b0c:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005b0e:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	78db      	ldrb	r3, [r3, #3]
 8005b16:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	617b      	str	r3, [r7, #20]
 8005b1c:	e018      	b.n	8005b50 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d102      	bne.n	8005b32 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	781b      	ldrb	r3, [r3, #0]
 8005b36:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	785b      	ldrb	r3, [r3, #1]
 8005b3c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005b3e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005b40:	68ba      	ldr	r2, [r7, #8]
 8005b42:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005b44:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	78db      	ldrb	r3, [r3, #3]
 8005b4a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005b5a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005b5e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	689a      	ldr	r2, [r3, #8]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005b6e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	6899      	ldr	r1, [r3, #8]
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	68da      	ldr	r2, [r3, #12]
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	691b      	ldr	r3, [r3, #16]
 8005b7e:	431a      	orrs	r2, r3
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	430a      	orrs	r2, r1
 8005b86:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005b88:	68f8      	ldr	r0, [r7, #12]
 8005b8a:	f000 f8f5 	bl	8005d78 <RTC_ExitInitMode>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	22ff      	movs	r2, #255	@ 0xff
 8005b98:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8005b9a:	7cfb      	ldrb	r3, [r7, #19]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d103      	bne.n	8005ba8 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2200      	movs	r2, #0
 8005bac:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005bb0:	7cfb      	ldrb	r3, [r7, #19]
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	371c      	adds	r7, #28
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd90      	pop	{r4, r7, pc}

08005bba <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005bba:	b590      	push	{r4, r7, lr}
 8005bbc:	b087      	sub	sp, #28
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	60f8      	str	r0, [r7, #12]
 8005bc2:	60b9      	str	r1, [r7, #8]
 8005bc4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d101      	bne.n	8005bd4 <HAL_RTC_SetDate+0x1a>
 8005bd0:	2302      	movs	r3, #2
 8005bd2:	e075      	b.n	8005cc0 <HAL_RTC_SetDate+0x106>
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2202      	movs	r2, #2
 8005be0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d10e      	bne.n	8005c08 <HAL_RTC_SetDate+0x4e>
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	785b      	ldrb	r3, [r3, #1]
 8005bee:	f003 0310 	and.w	r3, r3, #16
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d008      	beq.n	8005c08 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	785b      	ldrb	r3, [r3, #1]
 8005bfa:	f023 0310 	bic.w	r3, r3, #16
 8005bfe:	b2db      	uxtb	r3, r3
 8005c00:	330a      	adds	r3, #10
 8005c02:	b2da      	uxtb	r2, r3
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d11c      	bne.n	8005c48 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	78db      	ldrb	r3, [r3, #3]
 8005c12:	4618      	mov	r0, r3
 8005c14:	f000 f8ee 	bl	8005df4 <RTC_ByteToBcd2>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	785b      	ldrb	r3, [r3, #1]
 8005c20:	4618      	mov	r0, r3
 8005c22:	f000 f8e7 	bl	8005df4 <RTC_ByteToBcd2>
 8005c26:	4603      	mov	r3, r0
 8005c28:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005c2a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	789b      	ldrb	r3, [r3, #2]
 8005c30:	4618      	mov	r0, r3
 8005c32:	f000 f8df 	bl	8005df4 <RTC_ByteToBcd2>
 8005c36:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005c38:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	781b      	ldrb	r3, [r3, #0]
 8005c40:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005c42:	4313      	orrs	r3, r2
 8005c44:	617b      	str	r3, [r7, #20]
 8005c46:	e00e      	b.n	8005c66 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	78db      	ldrb	r3, [r3, #3]
 8005c4c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	785b      	ldrb	r3, [r3, #1]
 8005c52:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005c54:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8005c56:	68ba      	ldr	r2, [r7, #8]
 8005c58:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005c5a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	781b      	ldrb	r3, [r3, #0]
 8005c60:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005c62:	4313      	orrs	r3, r2
 8005c64:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	22ca      	movs	r2, #202	@ 0xca
 8005c6c:	625a      	str	r2, [r3, #36]	@ 0x24
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2253      	movs	r2, #83	@ 0x53
 8005c74:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005c76:	68f8      	ldr	r0, [r7, #12]
 8005c78:	f000 f84a 	bl	8005d10 <RTC_EnterInitMode>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8005c80:	7cfb      	ldrb	r3, [r7, #19]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d10c      	bne.n	8005ca0 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005c90:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005c94:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005c96:	68f8      	ldr	r0, [r7, #12]
 8005c98:	f000 f86e 	bl	8005d78 <RTC_ExitInitMode>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	22ff      	movs	r2, #255	@ 0xff
 8005ca6:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8005ca8:	7cfb      	ldrb	r3, [r7, #19]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d103      	bne.n	8005cb6 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005cbe:	7cfb      	ldrb	r3, [r7, #19]
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	371c      	adds	r7, #28
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd90      	pop	{r4, r7, pc}

08005cc8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b084      	sub	sp, #16
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a0d      	ldr	r2, [pc, #52]	@ (8005d0c <HAL_RTC_WaitForSynchro+0x44>)
 8005cd6:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8005cd8:	f7fc fe78 	bl	80029cc <HAL_GetTick>
 8005cdc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005cde:	e009      	b.n	8005cf4 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005ce0:	f7fc fe74 	bl	80029cc <HAL_GetTick>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	1ad3      	subs	r3, r2, r3
 8005cea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005cee:	d901      	bls.n	8005cf4 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8005cf0:	2303      	movs	r3, #3
 8005cf2:	e007      	b.n	8005d04 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	f003 0320 	and.w	r3, r3, #32
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d0ee      	beq.n	8005ce0 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8005d02:	2300      	movs	r3, #0
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3710      	adds	r7, #16
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}
 8005d0c:	0003ff5f 	.word	0x0003ff5f

08005d10 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	68db      	ldr	r3, [r3, #12]
 8005d22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d120      	bne.n	8005d6c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f04f 32ff 	mov.w	r2, #4294967295
 8005d32:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005d34:	f7fc fe4a 	bl	80029cc <HAL_GetTick>
 8005d38:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005d3a:	e00d      	b.n	8005d58 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005d3c:	f7fc fe46 	bl	80029cc <HAL_GetTick>
 8005d40:	4602      	mov	r2, r0
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	1ad3      	subs	r3, r2, r3
 8005d46:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005d4a:	d905      	bls.n	8005d58 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8005d4c:	2303      	movs	r3, #3
 8005d4e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2203      	movs	r2, #3
 8005d54:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d102      	bne.n	8005d6c <RTC_EnterInitMode+0x5c>
 8005d66:	7bfb      	ldrb	r3, [r7, #15]
 8005d68:	2b03      	cmp	r3, #3
 8005d6a:	d1e7      	bne.n	8005d3c <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8005d6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3710      	adds	r7, #16
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}
	...

08005d78 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b084      	sub	sp, #16
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d80:	2300      	movs	r3, #0
 8005d82:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8005d84:	4b1a      	ldr	r3, [pc, #104]	@ (8005df0 <RTC_ExitInitMode+0x78>)
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	4a19      	ldr	r2, [pc, #100]	@ (8005df0 <RTC_ExitInitMode+0x78>)
 8005d8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d8e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005d90:	4b17      	ldr	r3, [pc, #92]	@ (8005df0 <RTC_ExitInitMode+0x78>)
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	f003 0320 	and.w	r3, r3, #32
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d10c      	bne.n	8005db6 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f7ff ff93 	bl	8005cc8 <HAL_RTC_WaitForSynchro>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d01e      	beq.n	8005de6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2203      	movs	r2, #3
 8005dac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8005db0:	2303      	movs	r3, #3
 8005db2:	73fb      	strb	r3, [r7, #15]
 8005db4:	e017      	b.n	8005de6 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005db6:	4b0e      	ldr	r3, [pc, #56]	@ (8005df0 <RTC_ExitInitMode+0x78>)
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	4a0d      	ldr	r2, [pc, #52]	@ (8005df0 <RTC_ExitInitMode+0x78>)
 8005dbc:	f023 0320 	bic.w	r3, r3, #32
 8005dc0:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f7ff ff80 	bl	8005cc8 <HAL_RTC_WaitForSynchro>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d005      	beq.n	8005dda <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2203      	movs	r2, #3
 8005dd2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8005dd6:	2303      	movs	r3, #3
 8005dd8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005dda:	4b05      	ldr	r3, [pc, #20]	@ (8005df0 <RTC_ExitInitMode+0x78>)
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	4a04      	ldr	r2, [pc, #16]	@ (8005df0 <RTC_ExitInitMode+0x78>)
 8005de0:	f043 0320 	orr.w	r3, r3, #32
 8005de4:	6093      	str	r3, [r2, #8]
  }

  return status;
 8005de6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	3710      	adds	r7, #16
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}
 8005df0:	40002800 	.word	0x40002800

08005df4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b085      	sub	sp, #20
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8005e02:	79fb      	ldrb	r3, [r7, #7]
 8005e04:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8005e06:	e005      	b.n	8005e14 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	3301      	adds	r3, #1
 8005e0c:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8005e0e:	7afb      	ldrb	r3, [r7, #11]
 8005e10:	3b0a      	subs	r3, #10
 8005e12:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8005e14:	7afb      	ldrb	r3, [r7, #11]
 8005e16:	2b09      	cmp	r3, #9
 8005e18:	d8f6      	bhi.n	8005e08 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	011b      	lsls	r3, r3, #4
 8005e20:	b2da      	uxtb	r2, r3
 8005e22:	7afb      	ldrb	r3, [r7, #11]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	b2db      	uxtb	r3, r3
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	3714      	adds	r7, #20
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e32:	4770      	bx	lr

08005e34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b082      	sub	sp, #8
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d101      	bne.n	8005e46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	e040      	b.n	8005ec8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d106      	bne.n	8005e5c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f7fc f8c6 	bl	8001fe8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2224      	movs	r2, #36	@ 0x24
 8005e60:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	681a      	ldr	r2, [r3, #0]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f022 0201 	bic.w	r2, r2, #1
 8005e70:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d002      	beq.n	8005e80 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 fb6a 	bl	8006554 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f000 f8af 	bl	8005fe4 <UART_SetConfig>
 8005e86:	4603      	mov	r3, r0
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d101      	bne.n	8005e90 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	e01b      	b.n	8005ec8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	685a      	ldr	r2, [r3, #4]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005e9e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	689a      	ldr	r2, [r3, #8]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005eae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f042 0201 	orr.w	r2, r2, #1
 8005ebe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f000 fbe9 	bl	8006698 <UART_CheckIdleState>
 8005ec6:	4603      	mov	r3, r0
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	3708      	adds	r7, #8
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bd80      	pop	{r7, pc}

08005ed0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b08a      	sub	sp, #40	@ 0x28
 8005ed4:	af02      	add	r7, sp, #8
 8005ed6:	60f8      	str	r0, [r7, #12]
 8005ed8:	60b9      	str	r1, [r7, #8]
 8005eda:	603b      	str	r3, [r7, #0]
 8005edc:	4613      	mov	r3, r2
 8005ede:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ee4:	2b20      	cmp	r3, #32
 8005ee6:	d177      	bne.n	8005fd8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d002      	beq.n	8005ef4 <HAL_UART_Transmit+0x24>
 8005eee:	88fb      	ldrh	r3, [r7, #6]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d101      	bne.n	8005ef8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e070      	b.n	8005fda <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2221      	movs	r2, #33	@ 0x21
 8005f04:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f06:	f7fc fd61 	bl	80029cc <HAL_GetTick>
 8005f0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	88fa      	ldrh	r2, [r7, #6]
 8005f10:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	88fa      	ldrh	r2, [r7, #6]
 8005f18:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f24:	d108      	bne.n	8005f38 <HAL_UART_Transmit+0x68>
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	691b      	ldr	r3, [r3, #16]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d104      	bne.n	8005f38 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	61bb      	str	r3, [r7, #24]
 8005f36:	e003      	b.n	8005f40 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f40:	e02f      	b.n	8005fa2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	9300      	str	r3, [sp, #0]
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	2180      	movs	r1, #128	@ 0x80
 8005f4c:	68f8      	ldr	r0, [r7, #12]
 8005f4e:	f000 fc4b 	bl	80067e8 <UART_WaitOnFlagUntilTimeout>
 8005f52:	4603      	mov	r3, r0
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d004      	beq.n	8005f62 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2220      	movs	r2, #32
 8005f5c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005f5e:	2303      	movs	r3, #3
 8005f60:	e03b      	b.n	8005fda <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d10b      	bne.n	8005f80 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f68:	69bb      	ldr	r3, [r7, #24]
 8005f6a:	881a      	ldrh	r2, [r3, #0]
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f74:	b292      	uxth	r2, r2
 8005f76:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005f78:	69bb      	ldr	r3, [r7, #24]
 8005f7a:	3302      	adds	r3, #2
 8005f7c:	61bb      	str	r3, [r7, #24]
 8005f7e:	e007      	b.n	8005f90 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	781a      	ldrb	r2, [r3, #0]
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005f8a:	69fb      	ldr	r3, [r7, #28]
 8005f8c:	3301      	adds	r3, #1
 8005f8e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	3b01      	subs	r3, #1
 8005f9a:	b29a      	uxth	r2, r3
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005fa8:	b29b      	uxth	r3, r3
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d1c9      	bne.n	8005f42 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	9300      	str	r3, [sp, #0]
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	2140      	movs	r1, #64	@ 0x40
 8005fb8:	68f8      	ldr	r0, [r7, #12]
 8005fba:	f000 fc15 	bl	80067e8 <UART_WaitOnFlagUntilTimeout>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d004      	beq.n	8005fce <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2220      	movs	r2, #32
 8005fc8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005fca:	2303      	movs	r3, #3
 8005fcc:	e005      	b.n	8005fda <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2220      	movs	r2, #32
 8005fd2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	e000      	b.n	8005fda <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005fd8:	2302      	movs	r3, #2
  }
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	3720      	adds	r7, #32
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}
	...

08005fe4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fe4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fe8:	b08a      	sub	sp, #40	@ 0x28
 8005fea:	af00      	add	r7, sp, #0
 8005fec:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	689a      	ldr	r2, [r3, #8]
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	691b      	ldr	r3, [r3, #16]
 8005ffc:	431a      	orrs	r2, r3
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	695b      	ldr	r3, [r3, #20]
 8006002:	431a      	orrs	r2, r3
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	69db      	ldr	r3, [r3, #28]
 8006008:	4313      	orrs	r3, r2
 800600a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	681a      	ldr	r2, [r3, #0]
 8006012:	4ba4      	ldr	r3, [pc, #656]	@ (80062a4 <UART_SetConfig+0x2c0>)
 8006014:	4013      	ands	r3, r2
 8006016:	68fa      	ldr	r2, [r7, #12]
 8006018:	6812      	ldr	r2, [r2, #0]
 800601a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800601c:	430b      	orrs	r3, r1
 800601e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	68da      	ldr	r2, [r3, #12]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	430a      	orrs	r2, r1
 8006034:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	699b      	ldr	r3, [r3, #24]
 800603a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a99      	ldr	r2, [pc, #612]	@ (80062a8 <UART_SetConfig+0x2c4>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d004      	beq.n	8006050 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	6a1b      	ldr	r3, [r3, #32]
 800604a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800604c:	4313      	orrs	r3, r2
 800604e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006060:	430a      	orrs	r2, r1
 8006062:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a90      	ldr	r2, [pc, #576]	@ (80062ac <UART_SetConfig+0x2c8>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d126      	bne.n	80060bc <UART_SetConfig+0xd8>
 800606e:	4b90      	ldr	r3, [pc, #576]	@ (80062b0 <UART_SetConfig+0x2cc>)
 8006070:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006074:	f003 0303 	and.w	r3, r3, #3
 8006078:	2b03      	cmp	r3, #3
 800607a:	d81b      	bhi.n	80060b4 <UART_SetConfig+0xd0>
 800607c:	a201      	add	r2, pc, #4	@ (adr r2, 8006084 <UART_SetConfig+0xa0>)
 800607e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006082:	bf00      	nop
 8006084:	08006095 	.word	0x08006095
 8006088:	080060a5 	.word	0x080060a5
 800608c:	0800609d 	.word	0x0800609d
 8006090:	080060ad 	.word	0x080060ad
 8006094:	2301      	movs	r3, #1
 8006096:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800609a:	e116      	b.n	80062ca <UART_SetConfig+0x2e6>
 800609c:	2302      	movs	r3, #2
 800609e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060a2:	e112      	b.n	80062ca <UART_SetConfig+0x2e6>
 80060a4:	2304      	movs	r3, #4
 80060a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060aa:	e10e      	b.n	80062ca <UART_SetConfig+0x2e6>
 80060ac:	2308      	movs	r3, #8
 80060ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060b2:	e10a      	b.n	80062ca <UART_SetConfig+0x2e6>
 80060b4:	2310      	movs	r3, #16
 80060b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060ba:	e106      	b.n	80062ca <UART_SetConfig+0x2e6>
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a7c      	ldr	r2, [pc, #496]	@ (80062b4 <UART_SetConfig+0x2d0>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d138      	bne.n	8006138 <UART_SetConfig+0x154>
 80060c6:	4b7a      	ldr	r3, [pc, #488]	@ (80062b0 <UART_SetConfig+0x2cc>)
 80060c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060cc:	f003 030c 	and.w	r3, r3, #12
 80060d0:	2b0c      	cmp	r3, #12
 80060d2:	d82d      	bhi.n	8006130 <UART_SetConfig+0x14c>
 80060d4:	a201      	add	r2, pc, #4	@ (adr r2, 80060dc <UART_SetConfig+0xf8>)
 80060d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060da:	bf00      	nop
 80060dc:	08006111 	.word	0x08006111
 80060e0:	08006131 	.word	0x08006131
 80060e4:	08006131 	.word	0x08006131
 80060e8:	08006131 	.word	0x08006131
 80060ec:	08006121 	.word	0x08006121
 80060f0:	08006131 	.word	0x08006131
 80060f4:	08006131 	.word	0x08006131
 80060f8:	08006131 	.word	0x08006131
 80060fc:	08006119 	.word	0x08006119
 8006100:	08006131 	.word	0x08006131
 8006104:	08006131 	.word	0x08006131
 8006108:	08006131 	.word	0x08006131
 800610c:	08006129 	.word	0x08006129
 8006110:	2300      	movs	r3, #0
 8006112:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006116:	e0d8      	b.n	80062ca <UART_SetConfig+0x2e6>
 8006118:	2302      	movs	r3, #2
 800611a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800611e:	e0d4      	b.n	80062ca <UART_SetConfig+0x2e6>
 8006120:	2304      	movs	r3, #4
 8006122:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006126:	e0d0      	b.n	80062ca <UART_SetConfig+0x2e6>
 8006128:	2308      	movs	r3, #8
 800612a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800612e:	e0cc      	b.n	80062ca <UART_SetConfig+0x2e6>
 8006130:	2310      	movs	r3, #16
 8006132:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006136:	e0c8      	b.n	80062ca <UART_SetConfig+0x2e6>
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a5e      	ldr	r2, [pc, #376]	@ (80062b8 <UART_SetConfig+0x2d4>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d125      	bne.n	800618e <UART_SetConfig+0x1aa>
 8006142:	4b5b      	ldr	r3, [pc, #364]	@ (80062b0 <UART_SetConfig+0x2cc>)
 8006144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006148:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800614c:	2b30      	cmp	r3, #48	@ 0x30
 800614e:	d016      	beq.n	800617e <UART_SetConfig+0x19a>
 8006150:	2b30      	cmp	r3, #48	@ 0x30
 8006152:	d818      	bhi.n	8006186 <UART_SetConfig+0x1a2>
 8006154:	2b20      	cmp	r3, #32
 8006156:	d00a      	beq.n	800616e <UART_SetConfig+0x18a>
 8006158:	2b20      	cmp	r3, #32
 800615a:	d814      	bhi.n	8006186 <UART_SetConfig+0x1a2>
 800615c:	2b00      	cmp	r3, #0
 800615e:	d002      	beq.n	8006166 <UART_SetConfig+0x182>
 8006160:	2b10      	cmp	r3, #16
 8006162:	d008      	beq.n	8006176 <UART_SetConfig+0x192>
 8006164:	e00f      	b.n	8006186 <UART_SetConfig+0x1a2>
 8006166:	2300      	movs	r3, #0
 8006168:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800616c:	e0ad      	b.n	80062ca <UART_SetConfig+0x2e6>
 800616e:	2302      	movs	r3, #2
 8006170:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006174:	e0a9      	b.n	80062ca <UART_SetConfig+0x2e6>
 8006176:	2304      	movs	r3, #4
 8006178:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800617c:	e0a5      	b.n	80062ca <UART_SetConfig+0x2e6>
 800617e:	2308      	movs	r3, #8
 8006180:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006184:	e0a1      	b.n	80062ca <UART_SetConfig+0x2e6>
 8006186:	2310      	movs	r3, #16
 8006188:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800618c:	e09d      	b.n	80062ca <UART_SetConfig+0x2e6>
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a4a      	ldr	r2, [pc, #296]	@ (80062bc <UART_SetConfig+0x2d8>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d125      	bne.n	80061e4 <UART_SetConfig+0x200>
 8006198:	4b45      	ldr	r3, [pc, #276]	@ (80062b0 <UART_SetConfig+0x2cc>)
 800619a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800619e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80061a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80061a4:	d016      	beq.n	80061d4 <UART_SetConfig+0x1f0>
 80061a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80061a8:	d818      	bhi.n	80061dc <UART_SetConfig+0x1f8>
 80061aa:	2b80      	cmp	r3, #128	@ 0x80
 80061ac:	d00a      	beq.n	80061c4 <UART_SetConfig+0x1e0>
 80061ae:	2b80      	cmp	r3, #128	@ 0x80
 80061b0:	d814      	bhi.n	80061dc <UART_SetConfig+0x1f8>
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d002      	beq.n	80061bc <UART_SetConfig+0x1d8>
 80061b6:	2b40      	cmp	r3, #64	@ 0x40
 80061b8:	d008      	beq.n	80061cc <UART_SetConfig+0x1e8>
 80061ba:	e00f      	b.n	80061dc <UART_SetConfig+0x1f8>
 80061bc:	2300      	movs	r3, #0
 80061be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061c2:	e082      	b.n	80062ca <UART_SetConfig+0x2e6>
 80061c4:	2302      	movs	r3, #2
 80061c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061ca:	e07e      	b.n	80062ca <UART_SetConfig+0x2e6>
 80061cc:	2304      	movs	r3, #4
 80061ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061d2:	e07a      	b.n	80062ca <UART_SetConfig+0x2e6>
 80061d4:	2308      	movs	r3, #8
 80061d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061da:	e076      	b.n	80062ca <UART_SetConfig+0x2e6>
 80061dc:	2310      	movs	r3, #16
 80061de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061e2:	e072      	b.n	80062ca <UART_SetConfig+0x2e6>
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a35      	ldr	r2, [pc, #212]	@ (80062c0 <UART_SetConfig+0x2dc>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d12a      	bne.n	8006244 <UART_SetConfig+0x260>
 80061ee:	4b30      	ldr	r3, [pc, #192]	@ (80062b0 <UART_SetConfig+0x2cc>)
 80061f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061fc:	d01a      	beq.n	8006234 <UART_SetConfig+0x250>
 80061fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006202:	d81b      	bhi.n	800623c <UART_SetConfig+0x258>
 8006204:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006208:	d00c      	beq.n	8006224 <UART_SetConfig+0x240>
 800620a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800620e:	d815      	bhi.n	800623c <UART_SetConfig+0x258>
 8006210:	2b00      	cmp	r3, #0
 8006212:	d003      	beq.n	800621c <UART_SetConfig+0x238>
 8006214:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006218:	d008      	beq.n	800622c <UART_SetConfig+0x248>
 800621a:	e00f      	b.n	800623c <UART_SetConfig+0x258>
 800621c:	2300      	movs	r3, #0
 800621e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006222:	e052      	b.n	80062ca <UART_SetConfig+0x2e6>
 8006224:	2302      	movs	r3, #2
 8006226:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800622a:	e04e      	b.n	80062ca <UART_SetConfig+0x2e6>
 800622c:	2304      	movs	r3, #4
 800622e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006232:	e04a      	b.n	80062ca <UART_SetConfig+0x2e6>
 8006234:	2308      	movs	r3, #8
 8006236:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800623a:	e046      	b.n	80062ca <UART_SetConfig+0x2e6>
 800623c:	2310      	movs	r3, #16
 800623e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006242:	e042      	b.n	80062ca <UART_SetConfig+0x2e6>
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a17      	ldr	r2, [pc, #92]	@ (80062a8 <UART_SetConfig+0x2c4>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d13a      	bne.n	80062c4 <UART_SetConfig+0x2e0>
 800624e:	4b18      	ldr	r3, [pc, #96]	@ (80062b0 <UART_SetConfig+0x2cc>)
 8006250:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006254:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006258:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800625c:	d01a      	beq.n	8006294 <UART_SetConfig+0x2b0>
 800625e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006262:	d81b      	bhi.n	800629c <UART_SetConfig+0x2b8>
 8006264:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006268:	d00c      	beq.n	8006284 <UART_SetConfig+0x2a0>
 800626a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800626e:	d815      	bhi.n	800629c <UART_SetConfig+0x2b8>
 8006270:	2b00      	cmp	r3, #0
 8006272:	d003      	beq.n	800627c <UART_SetConfig+0x298>
 8006274:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006278:	d008      	beq.n	800628c <UART_SetConfig+0x2a8>
 800627a:	e00f      	b.n	800629c <UART_SetConfig+0x2b8>
 800627c:	2300      	movs	r3, #0
 800627e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006282:	e022      	b.n	80062ca <UART_SetConfig+0x2e6>
 8006284:	2302      	movs	r3, #2
 8006286:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800628a:	e01e      	b.n	80062ca <UART_SetConfig+0x2e6>
 800628c:	2304      	movs	r3, #4
 800628e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006292:	e01a      	b.n	80062ca <UART_SetConfig+0x2e6>
 8006294:	2308      	movs	r3, #8
 8006296:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800629a:	e016      	b.n	80062ca <UART_SetConfig+0x2e6>
 800629c:	2310      	movs	r3, #16
 800629e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062a2:	e012      	b.n	80062ca <UART_SetConfig+0x2e6>
 80062a4:	efff69f3 	.word	0xefff69f3
 80062a8:	40008000 	.word	0x40008000
 80062ac:	40013800 	.word	0x40013800
 80062b0:	40021000 	.word	0x40021000
 80062b4:	40004400 	.word	0x40004400
 80062b8:	40004800 	.word	0x40004800
 80062bc:	40004c00 	.word	0x40004c00
 80062c0:	40005000 	.word	0x40005000
 80062c4:	2310      	movs	r3, #16
 80062c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a9f      	ldr	r2, [pc, #636]	@ (800654c <UART_SetConfig+0x568>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d17a      	bne.n	80063ca <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80062d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80062d8:	2b08      	cmp	r3, #8
 80062da:	d824      	bhi.n	8006326 <UART_SetConfig+0x342>
 80062dc:	a201      	add	r2, pc, #4	@ (adr r2, 80062e4 <UART_SetConfig+0x300>)
 80062de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062e2:	bf00      	nop
 80062e4:	08006309 	.word	0x08006309
 80062e8:	08006327 	.word	0x08006327
 80062ec:	08006311 	.word	0x08006311
 80062f0:	08006327 	.word	0x08006327
 80062f4:	08006317 	.word	0x08006317
 80062f8:	08006327 	.word	0x08006327
 80062fc:	08006327 	.word	0x08006327
 8006300:	08006327 	.word	0x08006327
 8006304:	0800631f 	.word	0x0800631f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006308:	f7fe fdda 	bl	8004ec0 <HAL_RCC_GetPCLK1Freq>
 800630c:	61f8      	str	r0, [r7, #28]
        break;
 800630e:	e010      	b.n	8006332 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006310:	4b8f      	ldr	r3, [pc, #572]	@ (8006550 <UART_SetConfig+0x56c>)
 8006312:	61fb      	str	r3, [r7, #28]
        break;
 8006314:	e00d      	b.n	8006332 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006316:	f7fe fd3b 	bl	8004d90 <HAL_RCC_GetSysClockFreq>
 800631a:	61f8      	str	r0, [r7, #28]
        break;
 800631c:	e009      	b.n	8006332 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800631e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006322:	61fb      	str	r3, [r7, #28]
        break;
 8006324:	e005      	b.n	8006332 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006326:	2300      	movs	r3, #0
 8006328:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006330:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006332:	69fb      	ldr	r3, [r7, #28]
 8006334:	2b00      	cmp	r3, #0
 8006336:	f000 80fb 	beq.w	8006530 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	685a      	ldr	r2, [r3, #4]
 800633e:	4613      	mov	r3, r2
 8006340:	005b      	lsls	r3, r3, #1
 8006342:	4413      	add	r3, r2
 8006344:	69fa      	ldr	r2, [r7, #28]
 8006346:	429a      	cmp	r2, r3
 8006348:	d305      	bcc.n	8006356 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006350:	69fa      	ldr	r2, [r7, #28]
 8006352:	429a      	cmp	r2, r3
 8006354:	d903      	bls.n	800635e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800635c:	e0e8      	b.n	8006530 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800635e:	69fb      	ldr	r3, [r7, #28]
 8006360:	2200      	movs	r2, #0
 8006362:	461c      	mov	r4, r3
 8006364:	4615      	mov	r5, r2
 8006366:	f04f 0200 	mov.w	r2, #0
 800636a:	f04f 0300 	mov.w	r3, #0
 800636e:	022b      	lsls	r3, r5, #8
 8006370:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006374:	0222      	lsls	r2, r4, #8
 8006376:	68f9      	ldr	r1, [r7, #12]
 8006378:	6849      	ldr	r1, [r1, #4]
 800637a:	0849      	lsrs	r1, r1, #1
 800637c:	2000      	movs	r0, #0
 800637e:	4688      	mov	r8, r1
 8006380:	4681      	mov	r9, r0
 8006382:	eb12 0a08 	adds.w	sl, r2, r8
 8006386:	eb43 0b09 	adc.w	fp, r3, r9
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	603b      	str	r3, [r7, #0]
 8006392:	607a      	str	r2, [r7, #4]
 8006394:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006398:	4650      	mov	r0, sl
 800639a:	4659      	mov	r1, fp
 800639c:	f7fa fcd4 	bl	8000d48 <__aeabi_uldivmod>
 80063a0:	4602      	mov	r2, r0
 80063a2:	460b      	mov	r3, r1
 80063a4:	4613      	mov	r3, r2
 80063a6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80063a8:	69bb      	ldr	r3, [r7, #24]
 80063aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063ae:	d308      	bcc.n	80063c2 <UART_SetConfig+0x3de>
 80063b0:	69bb      	ldr	r3, [r7, #24]
 80063b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80063b6:	d204      	bcs.n	80063c2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	69ba      	ldr	r2, [r7, #24]
 80063be:	60da      	str	r2, [r3, #12]
 80063c0:	e0b6      	b.n	8006530 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80063c2:	2301      	movs	r3, #1
 80063c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80063c8:	e0b2      	b.n	8006530 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	69db      	ldr	r3, [r3, #28]
 80063ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063d2:	d15e      	bne.n	8006492 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80063d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80063d8:	2b08      	cmp	r3, #8
 80063da:	d828      	bhi.n	800642e <UART_SetConfig+0x44a>
 80063dc:	a201      	add	r2, pc, #4	@ (adr r2, 80063e4 <UART_SetConfig+0x400>)
 80063de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063e2:	bf00      	nop
 80063e4:	08006409 	.word	0x08006409
 80063e8:	08006411 	.word	0x08006411
 80063ec:	08006419 	.word	0x08006419
 80063f0:	0800642f 	.word	0x0800642f
 80063f4:	0800641f 	.word	0x0800641f
 80063f8:	0800642f 	.word	0x0800642f
 80063fc:	0800642f 	.word	0x0800642f
 8006400:	0800642f 	.word	0x0800642f
 8006404:	08006427 	.word	0x08006427
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006408:	f7fe fd5a 	bl	8004ec0 <HAL_RCC_GetPCLK1Freq>
 800640c:	61f8      	str	r0, [r7, #28]
        break;
 800640e:	e014      	b.n	800643a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006410:	f7fe fd6c 	bl	8004eec <HAL_RCC_GetPCLK2Freq>
 8006414:	61f8      	str	r0, [r7, #28]
        break;
 8006416:	e010      	b.n	800643a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006418:	4b4d      	ldr	r3, [pc, #308]	@ (8006550 <UART_SetConfig+0x56c>)
 800641a:	61fb      	str	r3, [r7, #28]
        break;
 800641c:	e00d      	b.n	800643a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800641e:	f7fe fcb7 	bl	8004d90 <HAL_RCC_GetSysClockFreq>
 8006422:	61f8      	str	r0, [r7, #28]
        break;
 8006424:	e009      	b.n	800643a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006426:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800642a:	61fb      	str	r3, [r7, #28]
        break;
 800642c:	e005      	b.n	800643a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800642e:	2300      	movs	r3, #0
 8006430:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006438:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d077      	beq.n	8006530 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	005a      	lsls	r2, r3, #1
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	085b      	lsrs	r3, r3, #1
 800644a:	441a      	add	r2, r3
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	fbb2 f3f3 	udiv	r3, r2, r3
 8006454:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006456:	69bb      	ldr	r3, [r7, #24]
 8006458:	2b0f      	cmp	r3, #15
 800645a:	d916      	bls.n	800648a <UART_SetConfig+0x4a6>
 800645c:	69bb      	ldr	r3, [r7, #24]
 800645e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006462:	d212      	bcs.n	800648a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006464:	69bb      	ldr	r3, [r7, #24]
 8006466:	b29b      	uxth	r3, r3
 8006468:	f023 030f 	bic.w	r3, r3, #15
 800646c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800646e:	69bb      	ldr	r3, [r7, #24]
 8006470:	085b      	lsrs	r3, r3, #1
 8006472:	b29b      	uxth	r3, r3
 8006474:	f003 0307 	and.w	r3, r3, #7
 8006478:	b29a      	uxth	r2, r3
 800647a:	8afb      	ldrh	r3, [r7, #22]
 800647c:	4313      	orrs	r3, r2
 800647e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	8afa      	ldrh	r2, [r7, #22]
 8006486:	60da      	str	r2, [r3, #12]
 8006488:	e052      	b.n	8006530 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800648a:	2301      	movs	r3, #1
 800648c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006490:	e04e      	b.n	8006530 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006492:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006496:	2b08      	cmp	r3, #8
 8006498:	d827      	bhi.n	80064ea <UART_SetConfig+0x506>
 800649a:	a201      	add	r2, pc, #4	@ (adr r2, 80064a0 <UART_SetConfig+0x4bc>)
 800649c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064a0:	080064c5 	.word	0x080064c5
 80064a4:	080064cd 	.word	0x080064cd
 80064a8:	080064d5 	.word	0x080064d5
 80064ac:	080064eb 	.word	0x080064eb
 80064b0:	080064db 	.word	0x080064db
 80064b4:	080064eb 	.word	0x080064eb
 80064b8:	080064eb 	.word	0x080064eb
 80064bc:	080064eb 	.word	0x080064eb
 80064c0:	080064e3 	.word	0x080064e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064c4:	f7fe fcfc 	bl	8004ec0 <HAL_RCC_GetPCLK1Freq>
 80064c8:	61f8      	str	r0, [r7, #28]
        break;
 80064ca:	e014      	b.n	80064f6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064cc:	f7fe fd0e 	bl	8004eec <HAL_RCC_GetPCLK2Freq>
 80064d0:	61f8      	str	r0, [r7, #28]
        break;
 80064d2:	e010      	b.n	80064f6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064d4:	4b1e      	ldr	r3, [pc, #120]	@ (8006550 <UART_SetConfig+0x56c>)
 80064d6:	61fb      	str	r3, [r7, #28]
        break;
 80064d8:	e00d      	b.n	80064f6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064da:	f7fe fc59 	bl	8004d90 <HAL_RCC_GetSysClockFreq>
 80064de:	61f8      	str	r0, [r7, #28]
        break;
 80064e0:	e009      	b.n	80064f6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064e6:	61fb      	str	r3, [r7, #28]
        break;
 80064e8:	e005      	b.n	80064f6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80064ea:	2300      	movs	r3, #0
 80064ec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80064ee:	2301      	movs	r3, #1
 80064f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80064f4:	bf00      	nop
    }

    if (pclk != 0U)
 80064f6:	69fb      	ldr	r3, [r7, #28]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d019      	beq.n	8006530 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	085a      	lsrs	r2, r3, #1
 8006502:	69fb      	ldr	r3, [r7, #28]
 8006504:	441a      	add	r2, r3
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	fbb2 f3f3 	udiv	r3, r2, r3
 800650e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006510:	69bb      	ldr	r3, [r7, #24]
 8006512:	2b0f      	cmp	r3, #15
 8006514:	d909      	bls.n	800652a <UART_SetConfig+0x546>
 8006516:	69bb      	ldr	r3, [r7, #24]
 8006518:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800651c:	d205      	bcs.n	800652a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800651e:	69bb      	ldr	r3, [r7, #24]
 8006520:	b29a      	uxth	r2, r3
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	60da      	str	r2, [r3, #12]
 8006528:	e002      	b.n	8006530 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800652a:	2301      	movs	r3, #1
 800652c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2200      	movs	r2, #0
 8006534:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2200      	movs	r2, #0
 800653a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800653c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006540:	4618      	mov	r0, r3
 8006542:	3728      	adds	r7, #40	@ 0x28
 8006544:	46bd      	mov	sp, r7
 8006546:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800654a:	bf00      	nop
 800654c:	40008000 	.word	0x40008000
 8006550:	00f42400 	.word	0x00f42400

08006554 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006560:	f003 0308 	and.w	r3, r3, #8
 8006564:	2b00      	cmp	r3, #0
 8006566:	d00a      	beq.n	800657e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	430a      	orrs	r2, r1
 800657c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006582:	f003 0301 	and.w	r3, r3, #1
 8006586:	2b00      	cmp	r3, #0
 8006588:	d00a      	beq.n	80065a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	430a      	orrs	r2, r1
 800659e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a4:	f003 0302 	and.w	r3, r3, #2
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d00a      	beq.n	80065c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	430a      	orrs	r2, r1
 80065c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065c6:	f003 0304 	and.w	r3, r3, #4
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d00a      	beq.n	80065e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	430a      	orrs	r2, r1
 80065e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065e8:	f003 0310 	and.w	r3, r3, #16
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d00a      	beq.n	8006606 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	430a      	orrs	r2, r1
 8006604:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800660a:	f003 0320 	and.w	r3, r3, #32
 800660e:	2b00      	cmp	r3, #0
 8006610:	d00a      	beq.n	8006628 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	430a      	orrs	r2, r1
 8006626:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800662c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006630:	2b00      	cmp	r3, #0
 8006632:	d01a      	beq.n	800666a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	430a      	orrs	r2, r1
 8006648:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800664e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006652:	d10a      	bne.n	800666a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	430a      	orrs	r2, r1
 8006668:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800666e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006672:	2b00      	cmp	r3, #0
 8006674:	d00a      	beq.n	800668c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	430a      	orrs	r2, r1
 800668a:	605a      	str	r2, [r3, #4]
  }
}
 800668c:	bf00      	nop
 800668e:	370c      	adds	r7, #12
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr

08006698 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b098      	sub	sp, #96	@ 0x60
 800669c:	af02      	add	r7, sp, #8
 800669e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2200      	movs	r2, #0
 80066a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80066a8:	f7fc f990 	bl	80029cc <HAL_GetTick>
 80066ac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 0308 	and.w	r3, r3, #8
 80066b8:	2b08      	cmp	r3, #8
 80066ba:	d12e      	bne.n	800671a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80066c0:	9300      	str	r3, [sp, #0]
 80066c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80066c4:	2200      	movs	r2, #0
 80066c6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f000 f88c 	bl	80067e8 <UART_WaitOnFlagUntilTimeout>
 80066d0:	4603      	mov	r3, r0
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d021      	beq.n	800671a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066de:	e853 3f00 	ldrex	r3, [r3]
 80066e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80066e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	461a      	mov	r2, r3
 80066f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80066f6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80066fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066fc:	e841 2300 	strex	r3, r2, [r1]
 8006700:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006702:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006704:	2b00      	cmp	r3, #0
 8006706:	d1e6      	bne.n	80066d6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2220      	movs	r2, #32
 800670c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006716:	2303      	movs	r3, #3
 8006718:	e062      	b.n	80067e0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f003 0304 	and.w	r3, r3, #4
 8006724:	2b04      	cmp	r3, #4
 8006726:	d149      	bne.n	80067bc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006728:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800672c:	9300      	str	r3, [sp, #0]
 800672e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006730:	2200      	movs	r2, #0
 8006732:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 f856 	bl	80067e8 <UART_WaitOnFlagUntilTimeout>
 800673c:	4603      	mov	r3, r0
 800673e:	2b00      	cmp	r3, #0
 8006740:	d03c      	beq.n	80067bc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674a:	e853 3f00 	ldrex	r3, [r3]
 800674e:	623b      	str	r3, [r7, #32]
   return(result);
 8006750:	6a3b      	ldr	r3, [r7, #32]
 8006752:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006756:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	461a      	mov	r2, r3
 800675e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006760:	633b      	str	r3, [r7, #48]	@ 0x30
 8006762:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006764:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006766:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006768:	e841 2300 	strex	r3, r2, [r1]
 800676c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800676e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006770:	2b00      	cmp	r3, #0
 8006772:	d1e6      	bne.n	8006742 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	3308      	adds	r3, #8
 800677a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	e853 3f00 	ldrex	r3, [r3]
 8006782:	60fb      	str	r3, [r7, #12]
   return(result);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f023 0301 	bic.w	r3, r3, #1
 800678a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	3308      	adds	r3, #8
 8006792:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006794:	61fa      	str	r2, [r7, #28]
 8006796:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006798:	69b9      	ldr	r1, [r7, #24]
 800679a:	69fa      	ldr	r2, [r7, #28]
 800679c:	e841 2300 	strex	r3, r2, [r1]
 80067a0:	617b      	str	r3, [r7, #20]
   return(result);
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d1e5      	bne.n	8006774 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2220      	movs	r2, #32
 80067ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067b8:	2303      	movs	r3, #3
 80067ba:	e011      	b.n	80067e0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2220      	movs	r2, #32
 80067c0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2220      	movs	r2, #32
 80067c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2200      	movs	r2, #0
 80067d4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2200      	movs	r2, #0
 80067da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80067de:	2300      	movs	r3, #0
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3758      	adds	r7, #88	@ 0x58
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}

080067e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b084      	sub	sp, #16
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	60f8      	str	r0, [r7, #12]
 80067f0:	60b9      	str	r1, [r7, #8]
 80067f2:	603b      	str	r3, [r7, #0]
 80067f4:	4613      	mov	r3, r2
 80067f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067f8:	e04f      	b.n	800689a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067fa:	69bb      	ldr	r3, [r7, #24]
 80067fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006800:	d04b      	beq.n	800689a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006802:	f7fc f8e3 	bl	80029cc <HAL_GetTick>
 8006806:	4602      	mov	r2, r0
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	1ad3      	subs	r3, r2, r3
 800680c:	69ba      	ldr	r2, [r7, #24]
 800680e:	429a      	cmp	r2, r3
 8006810:	d302      	bcc.n	8006818 <UART_WaitOnFlagUntilTimeout+0x30>
 8006812:	69bb      	ldr	r3, [r7, #24]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d101      	bne.n	800681c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e04e      	b.n	80068ba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f003 0304 	and.w	r3, r3, #4
 8006826:	2b00      	cmp	r3, #0
 8006828:	d037      	beq.n	800689a <UART_WaitOnFlagUntilTimeout+0xb2>
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	2b80      	cmp	r3, #128	@ 0x80
 800682e:	d034      	beq.n	800689a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	2b40      	cmp	r3, #64	@ 0x40
 8006834:	d031      	beq.n	800689a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	69db      	ldr	r3, [r3, #28]
 800683c:	f003 0308 	and.w	r3, r3, #8
 8006840:	2b08      	cmp	r3, #8
 8006842:	d110      	bne.n	8006866 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	2208      	movs	r2, #8
 800684a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800684c:	68f8      	ldr	r0, [r7, #12]
 800684e:	f000 f838 	bl	80068c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2208      	movs	r2, #8
 8006856:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2200      	movs	r2, #0
 800685e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006862:	2301      	movs	r3, #1
 8006864:	e029      	b.n	80068ba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	69db      	ldr	r3, [r3, #28]
 800686c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006870:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006874:	d111      	bne.n	800689a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800687e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006880:	68f8      	ldr	r0, [r7, #12]
 8006882:	f000 f81e 	bl	80068c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2220      	movs	r2, #32
 800688a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2200      	movs	r2, #0
 8006892:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006896:	2303      	movs	r3, #3
 8006898:	e00f      	b.n	80068ba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	69da      	ldr	r2, [r3, #28]
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	4013      	ands	r3, r2
 80068a4:	68ba      	ldr	r2, [r7, #8]
 80068a6:	429a      	cmp	r2, r3
 80068a8:	bf0c      	ite	eq
 80068aa:	2301      	moveq	r3, #1
 80068ac:	2300      	movne	r3, #0
 80068ae:	b2db      	uxtb	r3, r3
 80068b0:	461a      	mov	r2, r3
 80068b2:	79fb      	ldrb	r3, [r7, #7]
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d0a0      	beq.n	80067fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068b8:	2300      	movs	r3, #0
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3710      	adds	r7, #16
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}

080068c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068c2:	b480      	push	{r7}
 80068c4:	b095      	sub	sp, #84	@ 0x54
 80068c6:	af00      	add	r7, sp, #0
 80068c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068d2:	e853 3f00 	ldrex	r3, [r3]
 80068d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80068d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80068de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	461a      	mov	r2, r3
 80068e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80068ea:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80068ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80068f0:	e841 2300 	strex	r3, r2, [r1]
 80068f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80068f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d1e6      	bne.n	80068ca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	3308      	adds	r3, #8
 8006902:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006904:	6a3b      	ldr	r3, [r7, #32]
 8006906:	e853 3f00 	ldrex	r3, [r3]
 800690a:	61fb      	str	r3, [r7, #28]
   return(result);
 800690c:	69fb      	ldr	r3, [r7, #28]
 800690e:	f023 0301 	bic.w	r3, r3, #1
 8006912:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	3308      	adds	r3, #8
 800691a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800691c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800691e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006920:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006922:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006924:	e841 2300 	strex	r3, r2, [r1]
 8006928:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800692a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800692c:	2b00      	cmp	r3, #0
 800692e:	d1e5      	bne.n	80068fc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006934:	2b01      	cmp	r3, #1
 8006936:	d118      	bne.n	800696a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	e853 3f00 	ldrex	r3, [r3]
 8006944:	60bb      	str	r3, [r7, #8]
   return(result);
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	f023 0310 	bic.w	r3, r3, #16
 800694c:	647b      	str	r3, [r7, #68]	@ 0x44
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	461a      	mov	r2, r3
 8006954:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006956:	61bb      	str	r3, [r7, #24]
 8006958:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695a:	6979      	ldr	r1, [r7, #20]
 800695c:	69ba      	ldr	r2, [r7, #24]
 800695e:	e841 2300 	strex	r3, r2, [r1]
 8006962:	613b      	str	r3, [r7, #16]
   return(result);
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d1e6      	bne.n	8006938 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2220      	movs	r2, #32
 800696e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2200      	movs	r2, #0
 800697c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800697e:	bf00      	nop
 8006980:	3754      	adds	r7, #84	@ 0x54
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr

0800698a <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800698a:	b084      	sub	sp, #16
 800698c:	b580      	push	{r7, lr}
 800698e:	b084      	sub	sp, #16
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
 8006994:	f107 001c 	add.w	r0, r7, #28
 8006998:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f000 fa69 	bl	8006e80 <USB_CoreReset>
 80069ae:	4603      	mov	r3, r0
 80069b0:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80069b2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d106      	bne.n	80069c8 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069be:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	639a      	str	r2, [r3, #56]	@ 0x38
 80069c6:	e005      	b.n	80069d4 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069cc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 80069d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3710      	adds	r7, #16
 80069da:	46bd      	mov	sp, r7
 80069dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80069e0:	b004      	add	sp, #16
 80069e2:	4770      	bx	lr

080069e4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b083      	sub	sp, #12
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	f023 0201 	bic.w	r2, r3, #1
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80069f8:	2300      	movs	r3, #0
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	370c      	adds	r7, #12
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr

08006a06 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8006a06:	b580      	push	{r7, lr}
 8006a08:	b084      	sub	sp, #16
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	6078      	str	r0, [r7, #4]
 8006a0e:	460b      	mov	r3, r1
 8006a10:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006a12:	2300      	movs	r3, #0
 8006a14:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	68db      	ldr	r3, [r3, #12]
 8006a1a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006a22:	78fb      	ldrb	r3, [r7, #3]
 8006a24:	2b01      	cmp	r3, #1
 8006a26:	d115      	bne.n	8006a54 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006a34:	200a      	movs	r0, #10
 8006a36:	f7fb ffd5 	bl	80029e4 <HAL_Delay>
      ms += 10U;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	330a      	adds	r3, #10
 8006a3e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f000 fa0f 	bl	8006e64 <USB_GetMode>
 8006a46:	4603      	mov	r3, r0
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	d01e      	beq.n	8006a8a <USB_SetCurrentMode+0x84>
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006a50:	d9f0      	bls.n	8006a34 <USB_SetCurrentMode+0x2e>
 8006a52:	e01a      	b.n	8006a8a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006a54:	78fb      	ldrb	r3, [r7, #3]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d115      	bne.n	8006a86 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	68db      	ldr	r3, [r3, #12]
 8006a5e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006a66:	200a      	movs	r0, #10
 8006a68:	f7fb ffbc 	bl	80029e4 <HAL_Delay>
      ms += 10U;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	330a      	adds	r3, #10
 8006a70:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f000 f9f6 	bl	8006e64 <USB_GetMode>
 8006a78:	4603      	mov	r3, r0
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d005      	beq.n	8006a8a <USB_SetCurrentMode+0x84>
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2bc7      	cmp	r3, #199	@ 0xc7
 8006a82:	d9f0      	bls.n	8006a66 <USB_SetCurrentMode+0x60>
 8006a84:	e001      	b.n	8006a8a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006a86:	2301      	movs	r3, #1
 8006a88:	e005      	b.n	8006a96 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2bc8      	cmp	r3, #200	@ 0xc8
 8006a8e:	d101      	bne.n	8006a94 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006a90:	2301      	movs	r3, #1
 8006a92:	e000      	b.n	8006a96 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006a94:	2300      	movs	r3, #0
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3710      	adds	r7, #16
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}
	...

08006aa0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006aa0:	b084      	sub	sp, #16
 8006aa2:	b580      	push	{r7, lr}
 8006aa4:	b086      	sub	sp, #24
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	6078      	str	r0, [r7, #4]
 8006aaa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006aae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006aba:	2300      	movs	r3, #0
 8006abc:	613b      	str	r3, [r7, #16]
 8006abe:	e009      	b.n	8006ad4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	3340      	adds	r3, #64	@ 0x40
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	4413      	add	r3, r2
 8006aca:	2200      	movs	r2, #0
 8006acc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	3301      	adds	r3, #1
 8006ad2:	613b      	str	r3, [r7, #16]
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	2b0e      	cmp	r3, #14
 8006ad8:	d9f2      	bls.n	8006ac0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006ada:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d11c      	bne.n	8006b1c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	68fa      	ldr	r2, [r7, #12]
 8006aec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006af0:	f043 0302 	orr.w	r3, r3, #2
 8006af4:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006afa:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	601a      	str	r2, [r3, #0]
 8006b1a:	e005      	b.n	8006b28 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b20:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006b2e:	461a      	mov	r2, r3
 8006b30:	2300      	movs	r3, #0
 8006b32:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006b34:	2103      	movs	r1, #3
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f000 f95a 	bl	8006df0 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006b3c:	2110      	movs	r1, #16
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f000 f8f6 	bl	8006d30 <USB_FlushTxFifo>
 8006b44:	4603      	mov	r3, r0
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d001      	beq.n	8006b4e <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	f000 f920 	bl	8006d94 <USB_FlushRxFifo>
 8006b54:	4603      	mov	r3, r0
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d001      	beq.n	8006b5e <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b64:	461a      	mov	r2, r3
 8006b66:	2300      	movs	r3, #0
 8006b68:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b70:	461a      	mov	r2, r3
 8006b72:	2300      	movs	r3, #0
 8006b74:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	2300      	movs	r3, #0
 8006b80:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006b82:	2300      	movs	r3, #0
 8006b84:	613b      	str	r3, [r7, #16]
 8006b86:	e043      	b.n	8006c10 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006b88:	693b      	ldr	r3, [r7, #16]
 8006b8a:	015a      	lsls	r2, r3, #5
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	4413      	add	r3, r2
 8006b90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006b9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006b9e:	d118      	bne.n	8006bd2 <USB_DevInit+0x132>
    {
      if (i == 0U)
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d10a      	bne.n	8006bbc <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006ba6:	693b      	ldr	r3, [r7, #16]
 8006ba8:	015a      	lsls	r2, r3, #5
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	4413      	add	r3, r2
 8006bae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006bb8:	6013      	str	r3, [r2, #0]
 8006bba:	e013      	b.n	8006be4 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	015a      	lsls	r2, r3, #5
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	4413      	add	r3, r2
 8006bc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bc8:	461a      	mov	r2, r3
 8006bca:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006bce:	6013      	str	r3, [r2, #0]
 8006bd0:	e008      	b.n	8006be4 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	015a      	lsls	r2, r3, #5
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	4413      	add	r3, r2
 8006bda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bde:	461a      	mov	r2, r3
 8006be0:	2300      	movs	r3, #0
 8006be2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	015a      	lsls	r2, r3, #5
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	4413      	add	r3, r2
 8006bec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bf0:	461a      	mov	r2, r3
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	015a      	lsls	r2, r3, #5
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	4413      	add	r3, r2
 8006bfe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c02:	461a      	mov	r2, r3
 8006c04:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006c08:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c0a:	693b      	ldr	r3, [r7, #16]
 8006c0c:	3301      	adds	r3, #1
 8006c0e:	613b      	str	r3, [r7, #16]
 8006c10:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006c14:	461a      	mov	r2, r3
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d3b5      	bcc.n	8006b88 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	613b      	str	r3, [r7, #16]
 8006c20:	e043      	b.n	8006caa <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	015a      	lsls	r2, r3, #5
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	4413      	add	r3, r2
 8006c2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006c34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c38:	d118      	bne.n	8006c6c <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d10a      	bne.n	8006c56 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	015a      	lsls	r2, r3, #5
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	4413      	add	r3, r2
 8006c48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c4c:	461a      	mov	r2, r3
 8006c4e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006c52:	6013      	str	r3, [r2, #0]
 8006c54:	e013      	b.n	8006c7e <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	015a      	lsls	r2, r3, #5
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	4413      	add	r3, r2
 8006c5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c62:	461a      	mov	r2, r3
 8006c64:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006c68:	6013      	str	r3, [r2, #0]
 8006c6a:	e008      	b.n	8006c7e <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	015a      	lsls	r2, r3, #5
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	4413      	add	r3, r2
 8006c74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c78:	461a      	mov	r2, r3
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	015a      	lsls	r2, r3, #5
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	4413      	add	r3, r2
 8006c86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c8a:	461a      	mov	r2, r3
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	015a      	lsls	r2, r3, #5
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	4413      	add	r3, r2
 8006c98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006ca2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	3301      	adds	r3, #1
 8006ca8:	613b      	str	r3, [r7, #16]
 8006caa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006cae:	461a      	mov	r2, r3
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d3b5      	bcc.n	8006c22 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cbc:	691b      	ldr	r3, [r3, #16]
 8006cbe:	68fa      	ldr	r2, [r7, #12]
 8006cc0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006cc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006cc8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006cd6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	699b      	ldr	r3, [r3, #24]
 8006cdc:	f043 0210 	orr.w	r2, r3, #16
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	699a      	ldr	r2, [r3, #24]
 8006ce8:	4b10      	ldr	r3, [pc, #64]	@ (8006d2c <USB_DevInit+0x28c>)
 8006cea:	4313      	orrs	r3, r2
 8006cec:	687a      	ldr	r2, [r7, #4]
 8006cee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006cf0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d005      	beq.n	8006d04 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	699b      	ldr	r3, [r3, #24]
 8006cfc:	f043 0208 	orr.w	r2, r3, #8
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006d04:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006d08:	2b01      	cmp	r3, #1
 8006d0a:	d107      	bne.n	8006d1c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	699b      	ldr	r3, [r3, #24]
 8006d10:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006d14:	f043 0304 	orr.w	r3, r3, #4
 8006d18:	687a      	ldr	r2, [r7, #4]
 8006d1a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006d1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3718      	adds	r7, #24
 8006d22:	46bd      	mov	sp, r7
 8006d24:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006d28:	b004      	add	sp, #16
 8006d2a:	4770      	bx	lr
 8006d2c:	803c3800 	.word	0x803c3800

08006d30 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b085      	sub	sp, #20
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
 8006d38:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	3301      	adds	r3, #1
 8006d42:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d4a:	d901      	bls.n	8006d50 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006d4c:	2303      	movs	r3, #3
 8006d4e:	e01b      	b.n	8006d88 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	691b      	ldr	r3, [r3, #16]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	daf2      	bge.n	8006d3e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006d58:	2300      	movs	r3, #0
 8006d5a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	019b      	lsls	r3, r3, #6
 8006d60:	f043 0220 	orr.w	r2, r3, #32
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	3301      	adds	r3, #1
 8006d6c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d74:	d901      	bls.n	8006d7a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006d76:	2303      	movs	r3, #3
 8006d78:	e006      	b.n	8006d88 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	691b      	ldr	r3, [r3, #16]
 8006d7e:	f003 0320 	and.w	r3, r3, #32
 8006d82:	2b20      	cmp	r3, #32
 8006d84:	d0f0      	beq.n	8006d68 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006d86:	2300      	movs	r3, #0
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3714      	adds	r7, #20
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d92:	4770      	bx	lr

08006d94 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b085      	sub	sp, #20
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	3301      	adds	r3, #1
 8006da4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006dac:	d901      	bls.n	8006db2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006dae:	2303      	movs	r3, #3
 8006db0:	e018      	b.n	8006de4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	691b      	ldr	r3, [r3, #16]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	daf2      	bge.n	8006da0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006dba:	2300      	movs	r3, #0
 8006dbc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2210      	movs	r2, #16
 8006dc2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006dd0:	d901      	bls.n	8006dd6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e006      	b.n	8006de4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	691b      	ldr	r3, [r3, #16]
 8006dda:	f003 0310 	and.w	r3, r3, #16
 8006dde:	2b10      	cmp	r3, #16
 8006de0:	d0f0      	beq.n	8006dc4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006de2:	2300      	movs	r3, #0
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3714      	adds	r7, #20
 8006de8:	46bd      	mov	sp, r7
 8006dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dee:	4770      	bx	lr

08006df0 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b085      	sub	sp, #20
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
 8006df8:	460b      	mov	r3, r1
 8006dfa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e06:	681a      	ldr	r2, [r3, #0]
 8006e08:	78fb      	ldrb	r3, [r7, #3]
 8006e0a:	68f9      	ldr	r1, [r7, #12]
 8006e0c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006e10:	4313      	orrs	r3, r2
 8006e12:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006e14:	2300      	movs	r3, #0
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3714      	adds	r7, #20
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e20:	4770      	bx	lr

08006e22 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e22:	b480      	push	{r7}
 8006e24:	b085      	sub	sp, #20
 8006e26:	af00      	add	r7, sp, #0
 8006e28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	68fa      	ldr	r2, [r7, #12]
 8006e38:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006e3c:	f023 0303 	bic.w	r3, r3, #3
 8006e40:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	68fa      	ldr	r2, [r7, #12]
 8006e4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e50:	f043 0302 	orr.w	r3, r3, #2
 8006e54:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006e56:	2300      	movs	r3, #0
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3714      	adds	r7, #20
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr

08006e64 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b083      	sub	sp, #12
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	695b      	ldr	r3, [r3, #20]
 8006e70:	f003 0301 	and.w	r3, r3, #1
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	370c      	adds	r7, #12
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7e:	4770      	bx	lr

08006e80 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006e80:	b480      	push	{r7}
 8006e82:	b085      	sub	sp, #20
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006e88:	2300      	movs	r3, #0
 8006e8a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	3301      	adds	r3, #1
 8006e90:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e98:	d901      	bls.n	8006e9e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006e9a:	2303      	movs	r3, #3
 8006e9c:	e01b      	b.n	8006ed6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	691b      	ldr	r3, [r3, #16]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	daf2      	bge.n	8006e8c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	691b      	ldr	r3, [r3, #16]
 8006eae:	f043 0201 	orr.w	r2, r3, #1
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	3301      	adds	r3, #1
 8006eba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006ec2:	d901      	bls.n	8006ec8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006ec4:	2303      	movs	r3, #3
 8006ec6:	e006      	b.n	8006ed6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	691b      	ldr	r3, [r3, #16]
 8006ecc:	f003 0301 	and.w	r3, r3, #1
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d0f0      	beq.n	8006eb6 <USB_CoreReset+0x36>

  return HAL_OK;
 8006ed4:	2300      	movs	r3, #0
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3714      	adds	r7, #20
 8006eda:	46bd      	mov	sp, r7
 8006edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee0:	4770      	bx	lr

08006ee2 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006ee2:	b480      	push	{r7}
 8006ee4:	b085      	sub	sp, #20
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	4603      	mov	r3, r0
 8006eea:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006eec:	2300      	movs	r3, #0
 8006eee:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006ef0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006ef4:	2b84      	cmp	r3, #132	@ 0x84
 8006ef6:	d005      	beq.n	8006f04 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006ef8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	4413      	add	r3, r2
 8006f00:	3303      	adds	r3, #3
 8006f02:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006f04:	68fb      	ldr	r3, [r7, #12]
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	3714      	adds	r7, #20
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr

08006f12 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006f12:	b580      	push	{r7, lr}
 8006f14:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006f16:	f000 fae5 	bl	80074e4 <vTaskStartScheduler>
  
  return osOK;
 8006f1a:	2300      	movs	r3, #0
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	bd80      	pop	{r7, pc}

08006f20 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006f20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f22:	b089      	sub	sp, #36	@ 0x24
 8006f24:	af04      	add	r7, sp, #16
 8006f26:	6078      	str	r0, [r7, #4]
 8006f28:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	695b      	ldr	r3, [r3, #20]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d020      	beq.n	8006f74 <osThreadCreate+0x54>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	699b      	ldr	r3, [r3, #24]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d01c      	beq.n	8006f74 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	685c      	ldr	r4, [r3, #4]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	691e      	ldr	r6, [r3, #16]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	f7ff ffc8 	bl	8006ee2 <makeFreeRtosPriority>
 8006f52:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	695b      	ldr	r3, [r3, #20]
 8006f58:	687a      	ldr	r2, [r7, #4]
 8006f5a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006f5c:	9202      	str	r2, [sp, #8]
 8006f5e:	9301      	str	r3, [sp, #4]
 8006f60:	9100      	str	r1, [sp, #0]
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	4632      	mov	r2, r6
 8006f66:	4629      	mov	r1, r5
 8006f68:	4620      	mov	r0, r4
 8006f6a:	f000 f8ed 	bl	8007148 <xTaskCreateStatic>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	60fb      	str	r3, [r7, #12]
 8006f72:	e01c      	b.n	8006fae <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	685c      	ldr	r4, [r3, #4]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006f80:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f7ff ffaa 	bl	8006ee2 <makeFreeRtosPriority>
 8006f8e:	4602      	mov	r2, r0
 8006f90:	f107 030c 	add.w	r3, r7, #12
 8006f94:	9301      	str	r3, [sp, #4]
 8006f96:	9200      	str	r2, [sp, #0]
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	4632      	mov	r2, r6
 8006f9c:	4629      	mov	r1, r5
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	f000 f932 	bl	8007208 <xTaskCreate>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	2b01      	cmp	r3, #1
 8006fa8:	d001      	beq.n	8006fae <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006faa:	2300      	movs	r3, #0
 8006fac:	e000      	b.n	8006fb0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006fae:	68fb      	ldr	r3, [r7, #12]
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3714      	adds	r7, #20
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006fb8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b084      	sub	sp, #16
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d001      	beq.n	8006fce <osDelay+0x16>
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	e000      	b.n	8006fd0 <osDelay+0x18>
 8006fce:	2301      	movs	r3, #1
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	f000 fa51 	bl	8007478 <vTaskDelay>
  
  return osOK;
 8006fd6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	3710      	adds	r7, #16
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}

08006fe0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b083      	sub	sp, #12
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f103 0208 	add.w	r2, r3, #8
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ff8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f103 0208 	add.w	r2, r3, #8
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f103 0208 	add.w	r2, r3, #8
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2200      	movs	r2, #0
 8007012:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007014:	bf00      	nop
 8007016:	370c      	adds	r7, #12
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr

08007020 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2200      	movs	r2, #0
 800702c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800702e:	bf00      	nop
 8007030:	370c      	adds	r7, #12
 8007032:	46bd      	mov	sp, r7
 8007034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007038:	4770      	bx	lr

0800703a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800703a:	b480      	push	{r7}
 800703c:	b085      	sub	sp, #20
 800703e:	af00      	add	r7, sp, #0
 8007040:	6078      	str	r0, [r7, #4]
 8007042:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	685b      	ldr	r3, [r3, #4]
 8007048:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	68fa      	ldr	r2, [r7, #12]
 800704e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	689a      	ldr	r2, [r3, #8]
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	683a      	ldr	r2, [r7, #0]
 800705e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	683a      	ldr	r2, [r7, #0]
 8007064:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	687a      	ldr	r2, [r7, #4]
 800706a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	1c5a      	adds	r2, r3, #1
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	601a      	str	r2, [r3, #0]
}
 8007076:	bf00      	nop
 8007078:	3714      	adds	r7, #20
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr

08007082 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007082:	b480      	push	{r7}
 8007084:	b085      	sub	sp, #20
 8007086:	af00      	add	r7, sp, #0
 8007088:	6078      	str	r0, [r7, #4]
 800708a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007098:	d103      	bne.n	80070a2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	691b      	ldr	r3, [r3, #16]
 800709e:	60fb      	str	r3, [r7, #12]
 80070a0:	e00c      	b.n	80070bc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	3308      	adds	r3, #8
 80070a6:	60fb      	str	r3, [r7, #12]
 80070a8:	e002      	b.n	80070b0 <vListInsert+0x2e>
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	60fb      	str	r3, [r7, #12]
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	685b      	ldr	r3, [r3, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	68ba      	ldr	r2, [r7, #8]
 80070b8:	429a      	cmp	r2, r3
 80070ba:	d2f6      	bcs.n	80070aa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	685a      	ldr	r2, [r3, #4]
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	683a      	ldr	r2, [r7, #0]
 80070ca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	68fa      	ldr	r2, [r7, #12]
 80070d0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	683a      	ldr	r2, [r7, #0]
 80070d6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	687a      	ldr	r2, [r7, #4]
 80070dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	1c5a      	adds	r2, r3, #1
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	601a      	str	r2, [r3, #0]
}
 80070e8:	bf00      	nop
 80070ea:	3714      	adds	r7, #20
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr

080070f4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80070f4:	b480      	push	{r7}
 80070f6:	b085      	sub	sp, #20
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	691b      	ldr	r3, [r3, #16]
 8007100:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	685b      	ldr	r3, [r3, #4]
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	6892      	ldr	r2, [r2, #8]
 800710a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	689b      	ldr	r3, [r3, #8]
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	6852      	ldr	r2, [r2, #4]
 8007114:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	429a      	cmp	r2, r3
 800711e:	d103      	bne.n	8007128 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	689a      	ldr	r2, [r3, #8]
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	1e5a      	subs	r2, r3, #1
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
}
 800713c:	4618      	mov	r0, r3
 800713e:	3714      	adds	r7, #20
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr

08007148 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007148:	b580      	push	{r7, lr}
 800714a:	b08e      	sub	sp, #56	@ 0x38
 800714c:	af04      	add	r7, sp, #16
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	60b9      	str	r1, [r7, #8]
 8007152:	607a      	str	r2, [r7, #4]
 8007154:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007156:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007158:	2b00      	cmp	r3, #0
 800715a:	d10b      	bne.n	8007174 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800715c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007160:	f383 8811 	msr	BASEPRI, r3
 8007164:	f3bf 8f6f 	isb	sy
 8007168:	f3bf 8f4f 	dsb	sy
 800716c:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800716e:	bf00      	nop
 8007170:	bf00      	nop
 8007172:	e7fd      	b.n	8007170 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007176:	2b00      	cmp	r3, #0
 8007178:	d10b      	bne.n	8007192 <xTaskCreateStatic+0x4a>
	__asm volatile
 800717a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800717e:	f383 8811 	msr	BASEPRI, r3
 8007182:	f3bf 8f6f 	isb	sy
 8007186:	f3bf 8f4f 	dsb	sy
 800718a:	61fb      	str	r3, [r7, #28]
}
 800718c:	bf00      	nop
 800718e:	bf00      	nop
 8007190:	e7fd      	b.n	800718e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007192:	2354      	movs	r3, #84	@ 0x54
 8007194:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	2b54      	cmp	r3, #84	@ 0x54
 800719a:	d00b      	beq.n	80071b4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800719c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071a0:	f383 8811 	msr	BASEPRI, r3
 80071a4:	f3bf 8f6f 	isb	sy
 80071a8:	f3bf 8f4f 	dsb	sy
 80071ac:	61bb      	str	r3, [r7, #24]
}
 80071ae:	bf00      	nop
 80071b0:	bf00      	nop
 80071b2:	e7fd      	b.n	80071b0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80071b4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80071b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d01e      	beq.n	80071fa <xTaskCreateStatic+0xb2>
 80071bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d01b      	beq.n	80071fa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80071c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071c4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80071c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80071ca:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80071cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ce:	2202      	movs	r2, #2
 80071d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80071d4:	2300      	movs	r3, #0
 80071d6:	9303      	str	r3, [sp, #12]
 80071d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071da:	9302      	str	r3, [sp, #8]
 80071dc:	f107 0314 	add.w	r3, r7, #20
 80071e0:	9301      	str	r3, [sp, #4]
 80071e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e4:	9300      	str	r3, [sp, #0]
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	687a      	ldr	r2, [r7, #4]
 80071ea:	68b9      	ldr	r1, [r7, #8]
 80071ec:	68f8      	ldr	r0, [r7, #12]
 80071ee:	f000 f850 	bl	8007292 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80071f2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80071f4:	f000 f8d6 	bl	80073a4 <prvAddNewTaskToReadyList>
 80071f8:	e001      	b.n	80071fe <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80071fa:	2300      	movs	r3, #0
 80071fc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80071fe:	697b      	ldr	r3, [r7, #20]
	}
 8007200:	4618      	mov	r0, r3
 8007202:	3728      	adds	r7, #40	@ 0x28
 8007204:	46bd      	mov	sp, r7
 8007206:	bd80      	pop	{r7, pc}

08007208 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007208:	b580      	push	{r7, lr}
 800720a:	b08c      	sub	sp, #48	@ 0x30
 800720c:	af04      	add	r7, sp, #16
 800720e:	60f8      	str	r0, [r7, #12]
 8007210:	60b9      	str	r1, [r7, #8]
 8007212:	603b      	str	r3, [r7, #0]
 8007214:	4613      	mov	r3, r2
 8007216:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007218:	88fb      	ldrh	r3, [r7, #6]
 800721a:	009b      	lsls	r3, r3, #2
 800721c:	4618      	mov	r0, r3
 800721e:	f000 fef3 	bl	8008008 <pvPortMalloc>
 8007222:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007224:	697b      	ldr	r3, [r7, #20]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d00e      	beq.n	8007248 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800722a:	2054      	movs	r0, #84	@ 0x54
 800722c:	f000 feec 	bl	8008008 <pvPortMalloc>
 8007230:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007232:	69fb      	ldr	r3, [r7, #28]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d003      	beq.n	8007240 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007238:	69fb      	ldr	r3, [r7, #28]
 800723a:	697a      	ldr	r2, [r7, #20]
 800723c:	631a      	str	r2, [r3, #48]	@ 0x30
 800723e:	e005      	b.n	800724c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007240:	6978      	ldr	r0, [r7, #20]
 8007242:	f000 ffaf 	bl	80081a4 <vPortFree>
 8007246:	e001      	b.n	800724c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007248:	2300      	movs	r3, #0
 800724a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800724c:	69fb      	ldr	r3, [r7, #28]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d017      	beq.n	8007282 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007252:	69fb      	ldr	r3, [r7, #28]
 8007254:	2200      	movs	r2, #0
 8007256:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800725a:	88fa      	ldrh	r2, [r7, #6]
 800725c:	2300      	movs	r3, #0
 800725e:	9303      	str	r3, [sp, #12]
 8007260:	69fb      	ldr	r3, [r7, #28]
 8007262:	9302      	str	r3, [sp, #8]
 8007264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007266:	9301      	str	r3, [sp, #4]
 8007268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800726a:	9300      	str	r3, [sp, #0]
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	68b9      	ldr	r1, [r7, #8]
 8007270:	68f8      	ldr	r0, [r7, #12]
 8007272:	f000 f80e 	bl	8007292 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007276:	69f8      	ldr	r0, [r7, #28]
 8007278:	f000 f894 	bl	80073a4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800727c:	2301      	movs	r3, #1
 800727e:	61bb      	str	r3, [r7, #24]
 8007280:	e002      	b.n	8007288 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007282:	f04f 33ff 	mov.w	r3, #4294967295
 8007286:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007288:	69bb      	ldr	r3, [r7, #24]
	}
 800728a:	4618      	mov	r0, r3
 800728c:	3720      	adds	r7, #32
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}

08007292 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007292:	b580      	push	{r7, lr}
 8007294:	b088      	sub	sp, #32
 8007296:	af00      	add	r7, sp, #0
 8007298:	60f8      	str	r0, [r7, #12]
 800729a:	60b9      	str	r1, [r7, #8]
 800729c:	607a      	str	r2, [r7, #4]
 800729e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80072a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80072aa:	3b01      	subs	r3, #1
 80072ac:	009b      	lsls	r3, r3, #2
 80072ae:	4413      	add	r3, r2
 80072b0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80072b2:	69bb      	ldr	r3, [r7, #24]
 80072b4:	f023 0307 	bic.w	r3, r3, #7
 80072b8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80072ba:	69bb      	ldr	r3, [r7, #24]
 80072bc:	f003 0307 	and.w	r3, r3, #7
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d00b      	beq.n	80072dc <prvInitialiseNewTask+0x4a>
	__asm volatile
 80072c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072c8:	f383 8811 	msr	BASEPRI, r3
 80072cc:	f3bf 8f6f 	isb	sy
 80072d0:	f3bf 8f4f 	dsb	sy
 80072d4:	617b      	str	r3, [r7, #20]
}
 80072d6:	bf00      	nop
 80072d8:	bf00      	nop
 80072da:	e7fd      	b.n	80072d8 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d01f      	beq.n	8007322 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80072e2:	2300      	movs	r3, #0
 80072e4:	61fb      	str	r3, [r7, #28]
 80072e6:	e012      	b.n	800730e <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80072e8:	68ba      	ldr	r2, [r7, #8]
 80072ea:	69fb      	ldr	r3, [r7, #28]
 80072ec:	4413      	add	r3, r2
 80072ee:	7819      	ldrb	r1, [r3, #0]
 80072f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072f2:	69fb      	ldr	r3, [r7, #28]
 80072f4:	4413      	add	r3, r2
 80072f6:	3334      	adds	r3, #52	@ 0x34
 80072f8:	460a      	mov	r2, r1
 80072fa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80072fc:	68ba      	ldr	r2, [r7, #8]
 80072fe:	69fb      	ldr	r3, [r7, #28]
 8007300:	4413      	add	r3, r2
 8007302:	781b      	ldrb	r3, [r3, #0]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d006      	beq.n	8007316 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007308:	69fb      	ldr	r3, [r7, #28]
 800730a:	3301      	adds	r3, #1
 800730c:	61fb      	str	r3, [r7, #28]
 800730e:	69fb      	ldr	r3, [r7, #28]
 8007310:	2b0f      	cmp	r3, #15
 8007312:	d9e9      	bls.n	80072e8 <prvInitialiseNewTask+0x56>
 8007314:	e000      	b.n	8007318 <prvInitialiseNewTask+0x86>
			{
				break;
 8007316:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800731a:	2200      	movs	r2, #0
 800731c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007320:	e003      	b.n	800732a <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007324:	2200      	movs	r2, #0
 8007326:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800732a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800732c:	2b06      	cmp	r3, #6
 800732e:	d901      	bls.n	8007334 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007330:	2306      	movs	r3, #6
 8007332:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007336:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007338:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800733a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800733c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800733e:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007342:	2200      	movs	r2, #0
 8007344:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007348:	3304      	adds	r3, #4
 800734a:	4618      	mov	r0, r3
 800734c:	f7ff fe68 	bl	8007020 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007352:	3318      	adds	r3, #24
 8007354:	4618      	mov	r0, r3
 8007356:	f7ff fe63 	bl	8007020 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800735a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800735c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800735e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007362:	f1c3 0207 	rsb	r2, r3, #7
 8007366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007368:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800736a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800736c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800736e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007372:	2200      	movs	r2, #0
 8007374:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007378:	2200      	movs	r2, #0
 800737a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800737e:	683a      	ldr	r2, [r7, #0]
 8007380:	68f9      	ldr	r1, [r7, #12]
 8007382:	69b8      	ldr	r0, [r7, #24]
 8007384:	f000 fc2c 	bl	8007be0 <pxPortInitialiseStack>
 8007388:	4602      	mov	r2, r0
 800738a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800738c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800738e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007390:	2b00      	cmp	r3, #0
 8007392:	d002      	beq.n	800739a <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007396:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007398:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800739a:	bf00      	nop
 800739c:	3720      	adds	r7, #32
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd80      	pop	{r7, pc}
	...

080073a4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b082      	sub	sp, #8
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80073ac:	f000 fd4c 	bl	8007e48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80073b0:	4b2a      	ldr	r3, [pc, #168]	@ (800745c <prvAddNewTaskToReadyList+0xb8>)
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	3301      	adds	r3, #1
 80073b6:	4a29      	ldr	r2, [pc, #164]	@ (800745c <prvAddNewTaskToReadyList+0xb8>)
 80073b8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80073ba:	4b29      	ldr	r3, [pc, #164]	@ (8007460 <prvAddNewTaskToReadyList+0xbc>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d109      	bne.n	80073d6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80073c2:	4a27      	ldr	r2, [pc, #156]	@ (8007460 <prvAddNewTaskToReadyList+0xbc>)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80073c8:	4b24      	ldr	r3, [pc, #144]	@ (800745c <prvAddNewTaskToReadyList+0xb8>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d110      	bne.n	80073f2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80073d0:	f000 fac4 	bl	800795c <prvInitialiseTaskLists>
 80073d4:	e00d      	b.n	80073f2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80073d6:	4b23      	ldr	r3, [pc, #140]	@ (8007464 <prvAddNewTaskToReadyList+0xc0>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d109      	bne.n	80073f2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80073de:	4b20      	ldr	r3, [pc, #128]	@ (8007460 <prvAddNewTaskToReadyList+0xbc>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073e8:	429a      	cmp	r2, r3
 80073ea:	d802      	bhi.n	80073f2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80073ec:	4a1c      	ldr	r2, [pc, #112]	@ (8007460 <prvAddNewTaskToReadyList+0xbc>)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80073f2:	4b1d      	ldr	r3, [pc, #116]	@ (8007468 <prvAddNewTaskToReadyList+0xc4>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	3301      	adds	r3, #1
 80073f8:	4a1b      	ldr	r2, [pc, #108]	@ (8007468 <prvAddNewTaskToReadyList+0xc4>)
 80073fa:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007400:	2201      	movs	r2, #1
 8007402:	409a      	lsls	r2, r3
 8007404:	4b19      	ldr	r3, [pc, #100]	@ (800746c <prvAddNewTaskToReadyList+0xc8>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4313      	orrs	r3, r2
 800740a:	4a18      	ldr	r2, [pc, #96]	@ (800746c <prvAddNewTaskToReadyList+0xc8>)
 800740c:	6013      	str	r3, [r2, #0]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007412:	4613      	mov	r3, r2
 8007414:	009b      	lsls	r3, r3, #2
 8007416:	4413      	add	r3, r2
 8007418:	009b      	lsls	r3, r3, #2
 800741a:	4a15      	ldr	r2, [pc, #84]	@ (8007470 <prvAddNewTaskToReadyList+0xcc>)
 800741c:	441a      	add	r2, r3
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	3304      	adds	r3, #4
 8007422:	4619      	mov	r1, r3
 8007424:	4610      	mov	r0, r2
 8007426:	f7ff fe08 	bl	800703a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800742a:	f000 fd3f 	bl	8007eac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800742e:	4b0d      	ldr	r3, [pc, #52]	@ (8007464 <prvAddNewTaskToReadyList+0xc0>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d00e      	beq.n	8007454 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007436:	4b0a      	ldr	r3, [pc, #40]	@ (8007460 <prvAddNewTaskToReadyList+0xbc>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007440:	429a      	cmp	r2, r3
 8007442:	d207      	bcs.n	8007454 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007444:	4b0b      	ldr	r3, [pc, #44]	@ (8007474 <prvAddNewTaskToReadyList+0xd0>)
 8007446:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800744a:	601a      	str	r2, [r3, #0]
 800744c:	f3bf 8f4f 	dsb	sy
 8007450:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007454:	bf00      	nop
 8007456:	3708      	adds	r7, #8
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}
 800745c:	20001e48 	.word	0x20001e48
 8007460:	20001d48 	.word	0x20001d48
 8007464:	20001e54 	.word	0x20001e54
 8007468:	20001e64 	.word	0x20001e64
 800746c:	20001e50 	.word	0x20001e50
 8007470:	20001d4c 	.word	0x20001d4c
 8007474:	e000ed04 	.word	0xe000ed04

08007478 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007478:	b580      	push	{r7, lr}
 800747a:	b084      	sub	sp, #16
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007480:	2300      	movs	r3, #0
 8007482:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d018      	beq.n	80074bc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800748a:	4b14      	ldr	r3, [pc, #80]	@ (80074dc <vTaskDelay+0x64>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d00b      	beq.n	80074aa <vTaskDelay+0x32>
	__asm volatile
 8007492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007496:	f383 8811 	msr	BASEPRI, r3
 800749a:	f3bf 8f6f 	isb	sy
 800749e:	f3bf 8f4f 	dsb	sy
 80074a2:	60bb      	str	r3, [r7, #8]
}
 80074a4:	bf00      	nop
 80074a6:	bf00      	nop
 80074a8:	e7fd      	b.n	80074a6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80074aa:	f000 f87d 	bl	80075a8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80074ae:	2100      	movs	r1, #0
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f000 fb2f 	bl	8007b14 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80074b6:	f000 f885 	bl	80075c4 <xTaskResumeAll>
 80074ba:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d107      	bne.n	80074d2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80074c2:	4b07      	ldr	r3, [pc, #28]	@ (80074e0 <vTaskDelay+0x68>)
 80074c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074c8:	601a      	str	r2, [r3, #0]
 80074ca:	f3bf 8f4f 	dsb	sy
 80074ce:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80074d2:	bf00      	nop
 80074d4:	3710      	adds	r7, #16
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}
 80074da:	bf00      	nop
 80074dc:	20001e70 	.word	0x20001e70
 80074e0:	e000ed04 	.word	0xe000ed04

080074e4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b08a      	sub	sp, #40	@ 0x28
 80074e8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80074ea:	2300      	movs	r3, #0
 80074ec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80074ee:	2300      	movs	r3, #0
 80074f0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80074f2:	463a      	mov	r2, r7
 80074f4:	1d39      	adds	r1, r7, #4
 80074f6:	f107 0308 	add.w	r3, r7, #8
 80074fa:	4618      	mov	r0, r3
 80074fc:	f7f9 fdf0 	bl	80010e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007500:	6839      	ldr	r1, [r7, #0]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	68ba      	ldr	r2, [r7, #8]
 8007506:	9202      	str	r2, [sp, #8]
 8007508:	9301      	str	r3, [sp, #4]
 800750a:	2300      	movs	r3, #0
 800750c:	9300      	str	r3, [sp, #0]
 800750e:	2300      	movs	r3, #0
 8007510:	460a      	mov	r2, r1
 8007512:	491f      	ldr	r1, [pc, #124]	@ (8007590 <vTaskStartScheduler+0xac>)
 8007514:	481f      	ldr	r0, [pc, #124]	@ (8007594 <vTaskStartScheduler+0xb0>)
 8007516:	f7ff fe17 	bl	8007148 <xTaskCreateStatic>
 800751a:	4603      	mov	r3, r0
 800751c:	4a1e      	ldr	r2, [pc, #120]	@ (8007598 <vTaskStartScheduler+0xb4>)
 800751e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007520:	4b1d      	ldr	r3, [pc, #116]	@ (8007598 <vTaskStartScheduler+0xb4>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d002      	beq.n	800752e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007528:	2301      	movs	r3, #1
 800752a:	617b      	str	r3, [r7, #20]
 800752c:	e001      	b.n	8007532 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800752e:	2300      	movs	r3, #0
 8007530:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	2b01      	cmp	r3, #1
 8007536:	d116      	bne.n	8007566 <vTaskStartScheduler+0x82>
	__asm volatile
 8007538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800753c:	f383 8811 	msr	BASEPRI, r3
 8007540:	f3bf 8f6f 	isb	sy
 8007544:	f3bf 8f4f 	dsb	sy
 8007548:	613b      	str	r3, [r7, #16]
}
 800754a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800754c:	4b13      	ldr	r3, [pc, #76]	@ (800759c <vTaskStartScheduler+0xb8>)
 800754e:	f04f 32ff 	mov.w	r2, #4294967295
 8007552:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007554:	4b12      	ldr	r3, [pc, #72]	@ (80075a0 <vTaskStartScheduler+0xbc>)
 8007556:	2201      	movs	r2, #1
 8007558:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800755a:	4b12      	ldr	r3, [pc, #72]	@ (80075a4 <vTaskStartScheduler+0xc0>)
 800755c:	2200      	movs	r2, #0
 800755e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007560:	f000 fbce 	bl	8007d00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007564:	e00f      	b.n	8007586 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800756c:	d10b      	bne.n	8007586 <vTaskStartScheduler+0xa2>
	__asm volatile
 800756e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007572:	f383 8811 	msr	BASEPRI, r3
 8007576:	f3bf 8f6f 	isb	sy
 800757a:	f3bf 8f4f 	dsb	sy
 800757e:	60fb      	str	r3, [r7, #12]
}
 8007580:	bf00      	nop
 8007582:	bf00      	nop
 8007584:	e7fd      	b.n	8007582 <vTaskStartScheduler+0x9e>
}
 8007586:	bf00      	nop
 8007588:	3718      	adds	r7, #24
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}
 800758e:	bf00      	nop
 8007590:	0800e4a4 	.word	0x0800e4a4
 8007594:	0800792d 	.word	0x0800792d
 8007598:	20001e6c 	.word	0x20001e6c
 800759c:	20001e68 	.word	0x20001e68
 80075a0:	20001e54 	.word	0x20001e54
 80075a4:	20001e4c 	.word	0x20001e4c

080075a8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80075a8:	b480      	push	{r7}
 80075aa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80075ac:	4b04      	ldr	r3, [pc, #16]	@ (80075c0 <vTaskSuspendAll+0x18>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	3301      	adds	r3, #1
 80075b2:	4a03      	ldr	r2, [pc, #12]	@ (80075c0 <vTaskSuspendAll+0x18>)
 80075b4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80075b6:	bf00      	nop
 80075b8:	46bd      	mov	sp, r7
 80075ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075be:	4770      	bx	lr
 80075c0:	20001e70 	.word	0x20001e70

080075c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80075ca:	2300      	movs	r3, #0
 80075cc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80075ce:	2300      	movs	r3, #0
 80075d0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80075d2:	4b42      	ldr	r3, [pc, #264]	@ (80076dc <xTaskResumeAll+0x118>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d10b      	bne.n	80075f2 <xTaskResumeAll+0x2e>
	__asm volatile
 80075da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075de:	f383 8811 	msr	BASEPRI, r3
 80075e2:	f3bf 8f6f 	isb	sy
 80075e6:	f3bf 8f4f 	dsb	sy
 80075ea:	603b      	str	r3, [r7, #0]
}
 80075ec:	bf00      	nop
 80075ee:	bf00      	nop
 80075f0:	e7fd      	b.n	80075ee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80075f2:	f000 fc29 	bl	8007e48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80075f6:	4b39      	ldr	r3, [pc, #228]	@ (80076dc <xTaskResumeAll+0x118>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	3b01      	subs	r3, #1
 80075fc:	4a37      	ldr	r2, [pc, #220]	@ (80076dc <xTaskResumeAll+0x118>)
 80075fe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007600:	4b36      	ldr	r3, [pc, #216]	@ (80076dc <xTaskResumeAll+0x118>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d161      	bne.n	80076cc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007608:	4b35      	ldr	r3, [pc, #212]	@ (80076e0 <xTaskResumeAll+0x11c>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d05d      	beq.n	80076cc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007610:	e02e      	b.n	8007670 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007612:	4b34      	ldr	r3, [pc, #208]	@ (80076e4 <xTaskResumeAll+0x120>)
 8007614:	68db      	ldr	r3, [r3, #12]
 8007616:	68db      	ldr	r3, [r3, #12]
 8007618:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	3318      	adds	r3, #24
 800761e:	4618      	mov	r0, r3
 8007620:	f7ff fd68 	bl	80070f4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	3304      	adds	r3, #4
 8007628:	4618      	mov	r0, r3
 800762a:	f7ff fd63 	bl	80070f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007632:	2201      	movs	r2, #1
 8007634:	409a      	lsls	r2, r3
 8007636:	4b2c      	ldr	r3, [pc, #176]	@ (80076e8 <xTaskResumeAll+0x124>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4313      	orrs	r3, r2
 800763c:	4a2a      	ldr	r2, [pc, #168]	@ (80076e8 <xTaskResumeAll+0x124>)
 800763e:	6013      	str	r3, [r2, #0]
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007644:	4613      	mov	r3, r2
 8007646:	009b      	lsls	r3, r3, #2
 8007648:	4413      	add	r3, r2
 800764a:	009b      	lsls	r3, r3, #2
 800764c:	4a27      	ldr	r2, [pc, #156]	@ (80076ec <xTaskResumeAll+0x128>)
 800764e:	441a      	add	r2, r3
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	3304      	adds	r3, #4
 8007654:	4619      	mov	r1, r3
 8007656:	4610      	mov	r0, r2
 8007658:	f7ff fcef 	bl	800703a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007660:	4b23      	ldr	r3, [pc, #140]	@ (80076f0 <xTaskResumeAll+0x12c>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007666:	429a      	cmp	r2, r3
 8007668:	d302      	bcc.n	8007670 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800766a:	4b22      	ldr	r3, [pc, #136]	@ (80076f4 <xTaskResumeAll+0x130>)
 800766c:	2201      	movs	r2, #1
 800766e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007670:	4b1c      	ldr	r3, [pc, #112]	@ (80076e4 <xTaskResumeAll+0x120>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d1cc      	bne.n	8007612 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d001      	beq.n	8007682 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800767e:	f000 fa0b 	bl	8007a98 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007682:	4b1d      	ldr	r3, [pc, #116]	@ (80076f8 <xTaskResumeAll+0x134>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d010      	beq.n	80076b0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800768e:	f000 f837 	bl	8007700 <xTaskIncrementTick>
 8007692:	4603      	mov	r3, r0
 8007694:	2b00      	cmp	r3, #0
 8007696:	d002      	beq.n	800769e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007698:	4b16      	ldr	r3, [pc, #88]	@ (80076f4 <xTaskResumeAll+0x130>)
 800769a:	2201      	movs	r2, #1
 800769c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	3b01      	subs	r3, #1
 80076a2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d1f1      	bne.n	800768e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80076aa:	4b13      	ldr	r3, [pc, #76]	@ (80076f8 <xTaskResumeAll+0x134>)
 80076ac:	2200      	movs	r2, #0
 80076ae:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80076b0:	4b10      	ldr	r3, [pc, #64]	@ (80076f4 <xTaskResumeAll+0x130>)
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d009      	beq.n	80076cc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80076b8:	2301      	movs	r3, #1
 80076ba:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80076bc:	4b0f      	ldr	r3, [pc, #60]	@ (80076fc <xTaskResumeAll+0x138>)
 80076be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076c2:	601a      	str	r2, [r3, #0]
 80076c4:	f3bf 8f4f 	dsb	sy
 80076c8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80076cc:	f000 fbee 	bl	8007eac <vPortExitCritical>

	return xAlreadyYielded;
 80076d0:	68bb      	ldr	r3, [r7, #8]
}
 80076d2:	4618      	mov	r0, r3
 80076d4:	3710      	adds	r7, #16
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd80      	pop	{r7, pc}
 80076da:	bf00      	nop
 80076dc:	20001e70 	.word	0x20001e70
 80076e0:	20001e48 	.word	0x20001e48
 80076e4:	20001e08 	.word	0x20001e08
 80076e8:	20001e50 	.word	0x20001e50
 80076ec:	20001d4c 	.word	0x20001d4c
 80076f0:	20001d48 	.word	0x20001d48
 80076f4:	20001e5c 	.word	0x20001e5c
 80076f8:	20001e58 	.word	0x20001e58
 80076fc:	e000ed04 	.word	0xe000ed04

08007700 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b086      	sub	sp, #24
 8007704:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007706:	2300      	movs	r3, #0
 8007708:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800770a:	4b4f      	ldr	r3, [pc, #316]	@ (8007848 <xTaskIncrementTick+0x148>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	2b00      	cmp	r3, #0
 8007710:	f040 808f 	bne.w	8007832 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007714:	4b4d      	ldr	r3, [pc, #308]	@ (800784c <xTaskIncrementTick+0x14c>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	3301      	adds	r3, #1
 800771a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800771c:	4a4b      	ldr	r2, [pc, #300]	@ (800784c <xTaskIncrementTick+0x14c>)
 800771e:	693b      	ldr	r3, [r7, #16]
 8007720:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d121      	bne.n	800776c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007728:	4b49      	ldr	r3, [pc, #292]	@ (8007850 <xTaskIncrementTick+0x150>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d00b      	beq.n	800774a <xTaskIncrementTick+0x4a>
	__asm volatile
 8007732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007736:	f383 8811 	msr	BASEPRI, r3
 800773a:	f3bf 8f6f 	isb	sy
 800773e:	f3bf 8f4f 	dsb	sy
 8007742:	603b      	str	r3, [r7, #0]
}
 8007744:	bf00      	nop
 8007746:	bf00      	nop
 8007748:	e7fd      	b.n	8007746 <xTaskIncrementTick+0x46>
 800774a:	4b41      	ldr	r3, [pc, #260]	@ (8007850 <xTaskIncrementTick+0x150>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	60fb      	str	r3, [r7, #12]
 8007750:	4b40      	ldr	r3, [pc, #256]	@ (8007854 <xTaskIncrementTick+0x154>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a3e      	ldr	r2, [pc, #248]	@ (8007850 <xTaskIncrementTick+0x150>)
 8007756:	6013      	str	r3, [r2, #0]
 8007758:	4a3e      	ldr	r2, [pc, #248]	@ (8007854 <xTaskIncrementTick+0x154>)
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	6013      	str	r3, [r2, #0]
 800775e:	4b3e      	ldr	r3, [pc, #248]	@ (8007858 <xTaskIncrementTick+0x158>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	3301      	adds	r3, #1
 8007764:	4a3c      	ldr	r2, [pc, #240]	@ (8007858 <xTaskIncrementTick+0x158>)
 8007766:	6013      	str	r3, [r2, #0]
 8007768:	f000 f996 	bl	8007a98 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800776c:	4b3b      	ldr	r3, [pc, #236]	@ (800785c <xTaskIncrementTick+0x15c>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	693a      	ldr	r2, [r7, #16]
 8007772:	429a      	cmp	r2, r3
 8007774:	d348      	bcc.n	8007808 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007776:	4b36      	ldr	r3, [pc, #216]	@ (8007850 <xTaskIncrementTick+0x150>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d104      	bne.n	800778a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007780:	4b36      	ldr	r3, [pc, #216]	@ (800785c <xTaskIncrementTick+0x15c>)
 8007782:	f04f 32ff 	mov.w	r2, #4294967295
 8007786:	601a      	str	r2, [r3, #0]
					break;
 8007788:	e03e      	b.n	8007808 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800778a:	4b31      	ldr	r3, [pc, #196]	@ (8007850 <xTaskIncrementTick+0x150>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	68db      	ldr	r3, [r3, #12]
 8007790:	68db      	ldr	r3, [r3, #12]
 8007792:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	685b      	ldr	r3, [r3, #4]
 8007798:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800779a:	693a      	ldr	r2, [r7, #16]
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	429a      	cmp	r2, r3
 80077a0:	d203      	bcs.n	80077aa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80077a2:	4a2e      	ldr	r2, [pc, #184]	@ (800785c <xTaskIncrementTick+0x15c>)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80077a8:	e02e      	b.n	8007808 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	3304      	adds	r3, #4
 80077ae:	4618      	mov	r0, r3
 80077b0:	f7ff fca0 	bl	80070f4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d004      	beq.n	80077c6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	3318      	adds	r3, #24
 80077c0:	4618      	mov	r0, r3
 80077c2:	f7ff fc97 	bl	80070f4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ca:	2201      	movs	r2, #1
 80077cc:	409a      	lsls	r2, r3
 80077ce:	4b24      	ldr	r3, [pc, #144]	@ (8007860 <xTaskIncrementTick+0x160>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	4313      	orrs	r3, r2
 80077d4:	4a22      	ldr	r2, [pc, #136]	@ (8007860 <xTaskIncrementTick+0x160>)
 80077d6:	6013      	str	r3, [r2, #0]
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077dc:	4613      	mov	r3, r2
 80077de:	009b      	lsls	r3, r3, #2
 80077e0:	4413      	add	r3, r2
 80077e2:	009b      	lsls	r3, r3, #2
 80077e4:	4a1f      	ldr	r2, [pc, #124]	@ (8007864 <xTaskIncrementTick+0x164>)
 80077e6:	441a      	add	r2, r3
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	3304      	adds	r3, #4
 80077ec:	4619      	mov	r1, r3
 80077ee:	4610      	mov	r0, r2
 80077f0:	f7ff fc23 	bl	800703a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077f8:	4b1b      	ldr	r3, [pc, #108]	@ (8007868 <xTaskIncrementTick+0x168>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077fe:	429a      	cmp	r2, r3
 8007800:	d3b9      	bcc.n	8007776 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007802:	2301      	movs	r3, #1
 8007804:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007806:	e7b6      	b.n	8007776 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007808:	4b17      	ldr	r3, [pc, #92]	@ (8007868 <xTaskIncrementTick+0x168>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800780e:	4915      	ldr	r1, [pc, #84]	@ (8007864 <xTaskIncrementTick+0x164>)
 8007810:	4613      	mov	r3, r2
 8007812:	009b      	lsls	r3, r3, #2
 8007814:	4413      	add	r3, r2
 8007816:	009b      	lsls	r3, r3, #2
 8007818:	440b      	add	r3, r1
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	2b01      	cmp	r3, #1
 800781e:	d901      	bls.n	8007824 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007820:	2301      	movs	r3, #1
 8007822:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007824:	4b11      	ldr	r3, [pc, #68]	@ (800786c <xTaskIncrementTick+0x16c>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d007      	beq.n	800783c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800782c:	2301      	movs	r3, #1
 800782e:	617b      	str	r3, [r7, #20]
 8007830:	e004      	b.n	800783c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007832:	4b0f      	ldr	r3, [pc, #60]	@ (8007870 <xTaskIncrementTick+0x170>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	3301      	adds	r3, #1
 8007838:	4a0d      	ldr	r2, [pc, #52]	@ (8007870 <xTaskIncrementTick+0x170>)
 800783a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800783c:	697b      	ldr	r3, [r7, #20]
}
 800783e:	4618      	mov	r0, r3
 8007840:	3718      	adds	r7, #24
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}
 8007846:	bf00      	nop
 8007848:	20001e70 	.word	0x20001e70
 800784c:	20001e4c 	.word	0x20001e4c
 8007850:	20001e00 	.word	0x20001e00
 8007854:	20001e04 	.word	0x20001e04
 8007858:	20001e60 	.word	0x20001e60
 800785c:	20001e68 	.word	0x20001e68
 8007860:	20001e50 	.word	0x20001e50
 8007864:	20001d4c 	.word	0x20001d4c
 8007868:	20001d48 	.word	0x20001d48
 800786c:	20001e5c 	.word	0x20001e5c
 8007870:	20001e58 	.word	0x20001e58

08007874 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007874:	b480      	push	{r7}
 8007876:	b087      	sub	sp, #28
 8007878:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800787a:	4b27      	ldr	r3, [pc, #156]	@ (8007918 <vTaskSwitchContext+0xa4>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d003      	beq.n	800788a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007882:	4b26      	ldr	r3, [pc, #152]	@ (800791c <vTaskSwitchContext+0xa8>)
 8007884:	2201      	movs	r2, #1
 8007886:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007888:	e040      	b.n	800790c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800788a:	4b24      	ldr	r3, [pc, #144]	@ (800791c <vTaskSwitchContext+0xa8>)
 800788c:	2200      	movs	r2, #0
 800788e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007890:	4b23      	ldr	r3, [pc, #140]	@ (8007920 <vTaskSwitchContext+0xac>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	fab3 f383 	clz	r3, r3
 800789c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800789e:	7afb      	ldrb	r3, [r7, #11]
 80078a0:	f1c3 031f 	rsb	r3, r3, #31
 80078a4:	617b      	str	r3, [r7, #20]
 80078a6:	491f      	ldr	r1, [pc, #124]	@ (8007924 <vTaskSwitchContext+0xb0>)
 80078a8:	697a      	ldr	r2, [r7, #20]
 80078aa:	4613      	mov	r3, r2
 80078ac:	009b      	lsls	r3, r3, #2
 80078ae:	4413      	add	r3, r2
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	440b      	add	r3, r1
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d10b      	bne.n	80078d2 <vTaskSwitchContext+0x5e>
	__asm volatile
 80078ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078be:	f383 8811 	msr	BASEPRI, r3
 80078c2:	f3bf 8f6f 	isb	sy
 80078c6:	f3bf 8f4f 	dsb	sy
 80078ca:	607b      	str	r3, [r7, #4]
}
 80078cc:	bf00      	nop
 80078ce:	bf00      	nop
 80078d0:	e7fd      	b.n	80078ce <vTaskSwitchContext+0x5a>
 80078d2:	697a      	ldr	r2, [r7, #20]
 80078d4:	4613      	mov	r3, r2
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	4413      	add	r3, r2
 80078da:	009b      	lsls	r3, r3, #2
 80078dc:	4a11      	ldr	r2, [pc, #68]	@ (8007924 <vTaskSwitchContext+0xb0>)
 80078de:	4413      	add	r3, r2
 80078e0:	613b      	str	r3, [r7, #16]
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	685a      	ldr	r2, [r3, #4]
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	605a      	str	r2, [r3, #4]
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	685a      	ldr	r2, [r3, #4]
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	3308      	adds	r3, #8
 80078f4:	429a      	cmp	r2, r3
 80078f6:	d104      	bne.n	8007902 <vTaskSwitchContext+0x8e>
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	685b      	ldr	r3, [r3, #4]
 80078fc:	685a      	ldr	r2, [r3, #4]
 80078fe:	693b      	ldr	r3, [r7, #16]
 8007900:	605a      	str	r2, [r3, #4]
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	685b      	ldr	r3, [r3, #4]
 8007906:	68db      	ldr	r3, [r3, #12]
 8007908:	4a07      	ldr	r2, [pc, #28]	@ (8007928 <vTaskSwitchContext+0xb4>)
 800790a:	6013      	str	r3, [r2, #0]
}
 800790c:	bf00      	nop
 800790e:	371c      	adds	r7, #28
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr
 8007918:	20001e70 	.word	0x20001e70
 800791c:	20001e5c 	.word	0x20001e5c
 8007920:	20001e50 	.word	0x20001e50
 8007924:	20001d4c 	.word	0x20001d4c
 8007928:	20001d48 	.word	0x20001d48

0800792c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b082      	sub	sp, #8
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007934:	f000 f852 	bl	80079dc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007938:	4b06      	ldr	r3, [pc, #24]	@ (8007954 <prvIdleTask+0x28>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	2b01      	cmp	r3, #1
 800793e:	d9f9      	bls.n	8007934 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007940:	4b05      	ldr	r3, [pc, #20]	@ (8007958 <prvIdleTask+0x2c>)
 8007942:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007946:	601a      	str	r2, [r3, #0]
 8007948:	f3bf 8f4f 	dsb	sy
 800794c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007950:	e7f0      	b.n	8007934 <prvIdleTask+0x8>
 8007952:	bf00      	nop
 8007954:	20001d4c 	.word	0x20001d4c
 8007958:	e000ed04 	.word	0xe000ed04

0800795c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b082      	sub	sp, #8
 8007960:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007962:	2300      	movs	r3, #0
 8007964:	607b      	str	r3, [r7, #4]
 8007966:	e00c      	b.n	8007982 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007968:	687a      	ldr	r2, [r7, #4]
 800796a:	4613      	mov	r3, r2
 800796c:	009b      	lsls	r3, r3, #2
 800796e:	4413      	add	r3, r2
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	4a12      	ldr	r2, [pc, #72]	@ (80079bc <prvInitialiseTaskLists+0x60>)
 8007974:	4413      	add	r3, r2
 8007976:	4618      	mov	r0, r3
 8007978:	f7ff fb32 	bl	8006fe0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	3301      	adds	r3, #1
 8007980:	607b      	str	r3, [r7, #4]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2b06      	cmp	r3, #6
 8007986:	d9ef      	bls.n	8007968 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007988:	480d      	ldr	r0, [pc, #52]	@ (80079c0 <prvInitialiseTaskLists+0x64>)
 800798a:	f7ff fb29 	bl	8006fe0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800798e:	480d      	ldr	r0, [pc, #52]	@ (80079c4 <prvInitialiseTaskLists+0x68>)
 8007990:	f7ff fb26 	bl	8006fe0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007994:	480c      	ldr	r0, [pc, #48]	@ (80079c8 <prvInitialiseTaskLists+0x6c>)
 8007996:	f7ff fb23 	bl	8006fe0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800799a:	480c      	ldr	r0, [pc, #48]	@ (80079cc <prvInitialiseTaskLists+0x70>)
 800799c:	f7ff fb20 	bl	8006fe0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80079a0:	480b      	ldr	r0, [pc, #44]	@ (80079d0 <prvInitialiseTaskLists+0x74>)
 80079a2:	f7ff fb1d 	bl	8006fe0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80079a6:	4b0b      	ldr	r3, [pc, #44]	@ (80079d4 <prvInitialiseTaskLists+0x78>)
 80079a8:	4a05      	ldr	r2, [pc, #20]	@ (80079c0 <prvInitialiseTaskLists+0x64>)
 80079aa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80079ac:	4b0a      	ldr	r3, [pc, #40]	@ (80079d8 <prvInitialiseTaskLists+0x7c>)
 80079ae:	4a05      	ldr	r2, [pc, #20]	@ (80079c4 <prvInitialiseTaskLists+0x68>)
 80079b0:	601a      	str	r2, [r3, #0]
}
 80079b2:	bf00      	nop
 80079b4:	3708      	adds	r7, #8
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}
 80079ba:	bf00      	nop
 80079bc:	20001d4c 	.word	0x20001d4c
 80079c0:	20001dd8 	.word	0x20001dd8
 80079c4:	20001dec 	.word	0x20001dec
 80079c8:	20001e08 	.word	0x20001e08
 80079cc:	20001e1c 	.word	0x20001e1c
 80079d0:	20001e34 	.word	0x20001e34
 80079d4:	20001e00 	.word	0x20001e00
 80079d8:	20001e04 	.word	0x20001e04

080079dc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b082      	sub	sp, #8
 80079e0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80079e2:	e019      	b.n	8007a18 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80079e4:	f000 fa30 	bl	8007e48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079e8:	4b10      	ldr	r3, [pc, #64]	@ (8007a2c <prvCheckTasksWaitingTermination+0x50>)
 80079ea:	68db      	ldr	r3, [r3, #12]
 80079ec:	68db      	ldr	r3, [r3, #12]
 80079ee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	3304      	adds	r3, #4
 80079f4:	4618      	mov	r0, r3
 80079f6:	f7ff fb7d 	bl	80070f4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80079fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007a30 <prvCheckTasksWaitingTermination+0x54>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	3b01      	subs	r3, #1
 8007a00:	4a0b      	ldr	r2, [pc, #44]	@ (8007a30 <prvCheckTasksWaitingTermination+0x54>)
 8007a02:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007a04:	4b0b      	ldr	r3, [pc, #44]	@ (8007a34 <prvCheckTasksWaitingTermination+0x58>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	3b01      	subs	r3, #1
 8007a0a:	4a0a      	ldr	r2, [pc, #40]	@ (8007a34 <prvCheckTasksWaitingTermination+0x58>)
 8007a0c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007a0e:	f000 fa4d 	bl	8007eac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f000 f810 	bl	8007a38 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007a18:	4b06      	ldr	r3, [pc, #24]	@ (8007a34 <prvCheckTasksWaitingTermination+0x58>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d1e1      	bne.n	80079e4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007a20:	bf00      	nop
 8007a22:	bf00      	nop
 8007a24:	3708      	adds	r7, #8
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}
 8007a2a:	bf00      	nop
 8007a2c:	20001e1c 	.word	0x20001e1c
 8007a30:	20001e48 	.word	0x20001e48
 8007a34:	20001e30 	.word	0x20001e30

08007a38 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b084      	sub	sp, #16
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d108      	bne.n	8007a5c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f000 fba8 	bl	80081a4 <vPortFree>
				vPortFree( pxTCB );
 8007a54:	6878      	ldr	r0, [r7, #4]
 8007a56:	f000 fba5 	bl	80081a4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007a5a:	e019      	b.n	8007a90 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007a62:	2b01      	cmp	r3, #1
 8007a64:	d103      	bne.n	8007a6e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f000 fb9c 	bl	80081a4 <vPortFree>
	}
 8007a6c:	e010      	b.n	8007a90 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007a74:	2b02      	cmp	r3, #2
 8007a76:	d00b      	beq.n	8007a90 <prvDeleteTCB+0x58>
	__asm volatile
 8007a78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a7c:	f383 8811 	msr	BASEPRI, r3
 8007a80:	f3bf 8f6f 	isb	sy
 8007a84:	f3bf 8f4f 	dsb	sy
 8007a88:	60fb      	str	r3, [r7, #12]
}
 8007a8a:	bf00      	nop
 8007a8c:	bf00      	nop
 8007a8e:	e7fd      	b.n	8007a8c <prvDeleteTCB+0x54>
	}
 8007a90:	bf00      	nop
 8007a92:	3710      	adds	r7, #16
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bd80      	pop	{r7, pc}

08007a98 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b083      	sub	sp, #12
 8007a9c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8007ad0 <prvResetNextTaskUnblockTime+0x38>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d104      	bne.n	8007ab2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007aa8:	4b0a      	ldr	r3, [pc, #40]	@ (8007ad4 <prvResetNextTaskUnblockTime+0x3c>)
 8007aaa:	f04f 32ff 	mov.w	r2, #4294967295
 8007aae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007ab0:	e008      	b.n	8007ac4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ab2:	4b07      	ldr	r3, [pc, #28]	@ (8007ad0 <prvResetNextTaskUnblockTime+0x38>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	68db      	ldr	r3, [r3, #12]
 8007ab8:	68db      	ldr	r3, [r3, #12]
 8007aba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	4a04      	ldr	r2, [pc, #16]	@ (8007ad4 <prvResetNextTaskUnblockTime+0x3c>)
 8007ac2:	6013      	str	r3, [r2, #0]
}
 8007ac4:	bf00      	nop
 8007ac6:	370c      	adds	r7, #12
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ace:	4770      	bx	lr
 8007ad0:	20001e00 	.word	0x20001e00
 8007ad4:	20001e68 	.word	0x20001e68

08007ad8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007ad8:	b480      	push	{r7}
 8007ada:	b083      	sub	sp, #12
 8007adc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007ade:	4b0b      	ldr	r3, [pc, #44]	@ (8007b0c <xTaskGetSchedulerState+0x34>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d102      	bne.n	8007aec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	607b      	str	r3, [r7, #4]
 8007aea:	e008      	b.n	8007afe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007aec:	4b08      	ldr	r3, [pc, #32]	@ (8007b10 <xTaskGetSchedulerState+0x38>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d102      	bne.n	8007afa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007af4:	2302      	movs	r3, #2
 8007af6:	607b      	str	r3, [r7, #4]
 8007af8:	e001      	b.n	8007afe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007afa:	2300      	movs	r3, #0
 8007afc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007afe:	687b      	ldr	r3, [r7, #4]
	}
 8007b00:	4618      	mov	r0, r3
 8007b02:	370c      	adds	r7, #12
 8007b04:	46bd      	mov	sp, r7
 8007b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0a:	4770      	bx	lr
 8007b0c:	20001e54 	.word	0x20001e54
 8007b10:	20001e70 	.word	0x20001e70

08007b14 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b084      	sub	sp, #16
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
 8007b1c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007b1e:	4b29      	ldr	r3, [pc, #164]	@ (8007bc4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007b24:	4b28      	ldr	r3, [pc, #160]	@ (8007bc8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	3304      	adds	r3, #4
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f7ff fae2 	bl	80070f4 <uxListRemove>
 8007b30:	4603      	mov	r3, r0
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d10b      	bne.n	8007b4e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007b36:	4b24      	ldr	r3, [pc, #144]	@ (8007bc8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b3c:	2201      	movs	r2, #1
 8007b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b42:	43da      	mvns	r2, r3
 8007b44:	4b21      	ldr	r3, [pc, #132]	@ (8007bcc <prvAddCurrentTaskToDelayedList+0xb8>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	4013      	ands	r3, r2
 8007b4a:	4a20      	ldr	r2, [pc, #128]	@ (8007bcc <prvAddCurrentTaskToDelayedList+0xb8>)
 8007b4c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b54:	d10a      	bne.n	8007b6c <prvAddCurrentTaskToDelayedList+0x58>
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d007      	beq.n	8007b6c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b5c:	4b1a      	ldr	r3, [pc, #104]	@ (8007bc8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	3304      	adds	r3, #4
 8007b62:	4619      	mov	r1, r3
 8007b64:	481a      	ldr	r0, [pc, #104]	@ (8007bd0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007b66:	f7ff fa68 	bl	800703a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007b6a:	e026      	b.n	8007bba <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007b6c:	68fa      	ldr	r2, [r7, #12]
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	4413      	add	r3, r2
 8007b72:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007b74:	4b14      	ldr	r3, [pc, #80]	@ (8007bc8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	68ba      	ldr	r2, [r7, #8]
 8007b7a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007b7c:	68ba      	ldr	r2, [r7, #8]
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	429a      	cmp	r2, r3
 8007b82:	d209      	bcs.n	8007b98 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b84:	4b13      	ldr	r3, [pc, #76]	@ (8007bd4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007b86:	681a      	ldr	r2, [r3, #0]
 8007b88:	4b0f      	ldr	r3, [pc, #60]	@ (8007bc8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	3304      	adds	r3, #4
 8007b8e:	4619      	mov	r1, r3
 8007b90:	4610      	mov	r0, r2
 8007b92:	f7ff fa76 	bl	8007082 <vListInsert>
}
 8007b96:	e010      	b.n	8007bba <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b98:	4b0f      	ldr	r3, [pc, #60]	@ (8007bd8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007b9a:	681a      	ldr	r2, [r3, #0]
 8007b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8007bc8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	3304      	adds	r3, #4
 8007ba2:	4619      	mov	r1, r3
 8007ba4:	4610      	mov	r0, r2
 8007ba6:	f7ff fa6c 	bl	8007082 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007baa:	4b0c      	ldr	r3, [pc, #48]	@ (8007bdc <prvAddCurrentTaskToDelayedList+0xc8>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	68ba      	ldr	r2, [r7, #8]
 8007bb0:	429a      	cmp	r2, r3
 8007bb2:	d202      	bcs.n	8007bba <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007bb4:	4a09      	ldr	r2, [pc, #36]	@ (8007bdc <prvAddCurrentTaskToDelayedList+0xc8>)
 8007bb6:	68bb      	ldr	r3, [r7, #8]
 8007bb8:	6013      	str	r3, [r2, #0]
}
 8007bba:	bf00      	nop
 8007bbc:	3710      	adds	r7, #16
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	bd80      	pop	{r7, pc}
 8007bc2:	bf00      	nop
 8007bc4:	20001e4c 	.word	0x20001e4c
 8007bc8:	20001d48 	.word	0x20001d48
 8007bcc:	20001e50 	.word	0x20001e50
 8007bd0:	20001e34 	.word	0x20001e34
 8007bd4:	20001e04 	.word	0x20001e04
 8007bd8:	20001e00 	.word	0x20001e00
 8007bdc:	20001e68 	.word	0x20001e68

08007be0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007be0:	b480      	push	{r7}
 8007be2:	b085      	sub	sp, #20
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	60f8      	str	r0, [r7, #12]
 8007be8:	60b9      	str	r1, [r7, #8]
 8007bea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	3b04      	subs	r3, #4
 8007bf0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007bf8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	3b04      	subs	r3, #4
 8007bfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	f023 0201 	bic.w	r2, r3, #1
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	3b04      	subs	r3, #4
 8007c0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007c10:	4a0c      	ldr	r2, [pc, #48]	@ (8007c44 <pxPortInitialiseStack+0x64>)
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	3b14      	subs	r3, #20
 8007c1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007c1c:	687a      	ldr	r2, [r7, #4]
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	3b04      	subs	r3, #4
 8007c26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	f06f 0202 	mvn.w	r2, #2
 8007c2e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	3b20      	subs	r3, #32
 8007c34:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007c36:	68fb      	ldr	r3, [r7, #12]
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3714      	adds	r7, #20
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr
 8007c44:	08007c49 	.word	0x08007c49

08007c48 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b085      	sub	sp, #20
 8007c4c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007c4e:	2300      	movs	r3, #0
 8007c50:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007c52:	4b13      	ldr	r3, [pc, #76]	@ (8007ca0 <prvTaskExitError+0x58>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c5a:	d00b      	beq.n	8007c74 <prvTaskExitError+0x2c>
	__asm volatile
 8007c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c60:	f383 8811 	msr	BASEPRI, r3
 8007c64:	f3bf 8f6f 	isb	sy
 8007c68:	f3bf 8f4f 	dsb	sy
 8007c6c:	60fb      	str	r3, [r7, #12]
}
 8007c6e:	bf00      	nop
 8007c70:	bf00      	nop
 8007c72:	e7fd      	b.n	8007c70 <prvTaskExitError+0x28>
	__asm volatile
 8007c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c78:	f383 8811 	msr	BASEPRI, r3
 8007c7c:	f3bf 8f6f 	isb	sy
 8007c80:	f3bf 8f4f 	dsb	sy
 8007c84:	60bb      	str	r3, [r7, #8]
}
 8007c86:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007c88:	bf00      	nop
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d0fc      	beq.n	8007c8a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007c90:	bf00      	nop
 8007c92:	bf00      	nop
 8007c94:	3714      	adds	r7, #20
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr
 8007c9e:	bf00      	nop
 8007ca0:	20000044 	.word	0x20000044
	...

08007cb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007cb0:	4b07      	ldr	r3, [pc, #28]	@ (8007cd0 <pxCurrentTCBConst2>)
 8007cb2:	6819      	ldr	r1, [r3, #0]
 8007cb4:	6808      	ldr	r0, [r1, #0]
 8007cb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cba:	f380 8809 	msr	PSP, r0
 8007cbe:	f3bf 8f6f 	isb	sy
 8007cc2:	f04f 0000 	mov.w	r0, #0
 8007cc6:	f380 8811 	msr	BASEPRI, r0
 8007cca:	4770      	bx	lr
 8007ccc:	f3af 8000 	nop.w

08007cd0 <pxCurrentTCBConst2>:
 8007cd0:	20001d48 	.word	0x20001d48
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007cd4:	bf00      	nop
 8007cd6:	bf00      	nop

08007cd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007cd8:	4808      	ldr	r0, [pc, #32]	@ (8007cfc <prvPortStartFirstTask+0x24>)
 8007cda:	6800      	ldr	r0, [r0, #0]
 8007cdc:	6800      	ldr	r0, [r0, #0]
 8007cde:	f380 8808 	msr	MSP, r0
 8007ce2:	f04f 0000 	mov.w	r0, #0
 8007ce6:	f380 8814 	msr	CONTROL, r0
 8007cea:	b662      	cpsie	i
 8007cec:	b661      	cpsie	f
 8007cee:	f3bf 8f4f 	dsb	sy
 8007cf2:	f3bf 8f6f 	isb	sy
 8007cf6:	df00      	svc	0
 8007cf8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007cfa:	bf00      	nop
 8007cfc:	e000ed08 	.word	0xe000ed08

08007d00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b086      	sub	sp, #24
 8007d04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007d06:	4b47      	ldr	r3, [pc, #284]	@ (8007e24 <xPortStartScheduler+0x124>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4a47      	ldr	r2, [pc, #284]	@ (8007e28 <xPortStartScheduler+0x128>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d10b      	bne.n	8007d28 <xPortStartScheduler+0x28>
	__asm volatile
 8007d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d14:	f383 8811 	msr	BASEPRI, r3
 8007d18:	f3bf 8f6f 	isb	sy
 8007d1c:	f3bf 8f4f 	dsb	sy
 8007d20:	60fb      	str	r3, [r7, #12]
}
 8007d22:	bf00      	nop
 8007d24:	bf00      	nop
 8007d26:	e7fd      	b.n	8007d24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007d28:	4b3e      	ldr	r3, [pc, #248]	@ (8007e24 <xPortStartScheduler+0x124>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a3f      	ldr	r2, [pc, #252]	@ (8007e2c <xPortStartScheduler+0x12c>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d10b      	bne.n	8007d4a <xPortStartScheduler+0x4a>
	__asm volatile
 8007d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d36:	f383 8811 	msr	BASEPRI, r3
 8007d3a:	f3bf 8f6f 	isb	sy
 8007d3e:	f3bf 8f4f 	dsb	sy
 8007d42:	613b      	str	r3, [r7, #16]
}
 8007d44:	bf00      	nop
 8007d46:	bf00      	nop
 8007d48:	e7fd      	b.n	8007d46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007d4a:	4b39      	ldr	r3, [pc, #228]	@ (8007e30 <xPortStartScheduler+0x130>)
 8007d4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007d4e:	697b      	ldr	r3, [r7, #20]
 8007d50:	781b      	ldrb	r3, [r3, #0]
 8007d52:	b2db      	uxtb	r3, r3
 8007d54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	22ff      	movs	r2, #255	@ 0xff
 8007d5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	781b      	ldrb	r3, [r3, #0]
 8007d60:	b2db      	uxtb	r3, r3
 8007d62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007d64:	78fb      	ldrb	r3, [r7, #3]
 8007d66:	b2db      	uxtb	r3, r3
 8007d68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007d6c:	b2da      	uxtb	r2, r3
 8007d6e:	4b31      	ldr	r3, [pc, #196]	@ (8007e34 <xPortStartScheduler+0x134>)
 8007d70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007d72:	4b31      	ldr	r3, [pc, #196]	@ (8007e38 <xPortStartScheduler+0x138>)
 8007d74:	2207      	movs	r2, #7
 8007d76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d78:	e009      	b.n	8007d8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007d7a:	4b2f      	ldr	r3, [pc, #188]	@ (8007e38 <xPortStartScheduler+0x138>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	3b01      	subs	r3, #1
 8007d80:	4a2d      	ldr	r2, [pc, #180]	@ (8007e38 <xPortStartScheduler+0x138>)
 8007d82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007d84:	78fb      	ldrb	r3, [r7, #3]
 8007d86:	b2db      	uxtb	r3, r3
 8007d88:	005b      	lsls	r3, r3, #1
 8007d8a:	b2db      	uxtb	r3, r3
 8007d8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d8e:	78fb      	ldrb	r3, [r7, #3]
 8007d90:	b2db      	uxtb	r3, r3
 8007d92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d96:	2b80      	cmp	r3, #128	@ 0x80
 8007d98:	d0ef      	beq.n	8007d7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007d9a:	4b27      	ldr	r3, [pc, #156]	@ (8007e38 <xPortStartScheduler+0x138>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f1c3 0307 	rsb	r3, r3, #7
 8007da2:	2b04      	cmp	r3, #4
 8007da4:	d00b      	beq.n	8007dbe <xPortStartScheduler+0xbe>
	__asm volatile
 8007da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007daa:	f383 8811 	msr	BASEPRI, r3
 8007dae:	f3bf 8f6f 	isb	sy
 8007db2:	f3bf 8f4f 	dsb	sy
 8007db6:	60bb      	str	r3, [r7, #8]
}
 8007db8:	bf00      	nop
 8007dba:	bf00      	nop
 8007dbc:	e7fd      	b.n	8007dba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007dbe:	4b1e      	ldr	r3, [pc, #120]	@ (8007e38 <xPortStartScheduler+0x138>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	021b      	lsls	r3, r3, #8
 8007dc4:	4a1c      	ldr	r2, [pc, #112]	@ (8007e38 <xPortStartScheduler+0x138>)
 8007dc6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007dc8:	4b1b      	ldr	r3, [pc, #108]	@ (8007e38 <xPortStartScheduler+0x138>)
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007dd0:	4a19      	ldr	r2, [pc, #100]	@ (8007e38 <xPortStartScheduler+0x138>)
 8007dd2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	b2da      	uxtb	r2, r3
 8007dd8:	697b      	ldr	r3, [r7, #20]
 8007dda:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007ddc:	4b17      	ldr	r3, [pc, #92]	@ (8007e3c <xPortStartScheduler+0x13c>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a16      	ldr	r2, [pc, #88]	@ (8007e3c <xPortStartScheduler+0x13c>)
 8007de2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007de6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007de8:	4b14      	ldr	r3, [pc, #80]	@ (8007e3c <xPortStartScheduler+0x13c>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a13      	ldr	r2, [pc, #76]	@ (8007e3c <xPortStartScheduler+0x13c>)
 8007dee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007df2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007df4:	f000 f8da 	bl	8007fac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007df8:	4b11      	ldr	r3, [pc, #68]	@ (8007e40 <xPortStartScheduler+0x140>)
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007dfe:	f000 f8f9 	bl	8007ff4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007e02:	4b10      	ldr	r3, [pc, #64]	@ (8007e44 <xPortStartScheduler+0x144>)
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	4a0f      	ldr	r2, [pc, #60]	@ (8007e44 <xPortStartScheduler+0x144>)
 8007e08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007e0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007e0e:	f7ff ff63 	bl	8007cd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007e12:	f7ff fd2f 	bl	8007874 <vTaskSwitchContext>
	prvTaskExitError();
 8007e16:	f7ff ff17 	bl	8007c48 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007e1a:	2300      	movs	r3, #0
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	3718      	adds	r7, #24
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}
 8007e24:	e000ed00 	.word	0xe000ed00
 8007e28:	410fc271 	.word	0x410fc271
 8007e2c:	410fc270 	.word	0x410fc270
 8007e30:	e000e400 	.word	0xe000e400
 8007e34:	20001e74 	.word	0x20001e74
 8007e38:	20001e78 	.word	0x20001e78
 8007e3c:	e000ed20 	.word	0xe000ed20
 8007e40:	20000044 	.word	0x20000044
 8007e44:	e000ef34 	.word	0xe000ef34

08007e48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b083      	sub	sp, #12
 8007e4c:	af00      	add	r7, sp, #0
	__asm volatile
 8007e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e52:	f383 8811 	msr	BASEPRI, r3
 8007e56:	f3bf 8f6f 	isb	sy
 8007e5a:	f3bf 8f4f 	dsb	sy
 8007e5e:	607b      	str	r3, [r7, #4]
}
 8007e60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007e62:	4b10      	ldr	r3, [pc, #64]	@ (8007ea4 <vPortEnterCritical+0x5c>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	3301      	adds	r3, #1
 8007e68:	4a0e      	ldr	r2, [pc, #56]	@ (8007ea4 <vPortEnterCritical+0x5c>)
 8007e6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007e6c:	4b0d      	ldr	r3, [pc, #52]	@ (8007ea4 <vPortEnterCritical+0x5c>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	2b01      	cmp	r3, #1
 8007e72:	d110      	bne.n	8007e96 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007e74:	4b0c      	ldr	r3, [pc, #48]	@ (8007ea8 <vPortEnterCritical+0x60>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	b2db      	uxtb	r3, r3
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d00b      	beq.n	8007e96 <vPortEnterCritical+0x4e>
	__asm volatile
 8007e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e82:	f383 8811 	msr	BASEPRI, r3
 8007e86:	f3bf 8f6f 	isb	sy
 8007e8a:	f3bf 8f4f 	dsb	sy
 8007e8e:	603b      	str	r3, [r7, #0]
}
 8007e90:	bf00      	nop
 8007e92:	bf00      	nop
 8007e94:	e7fd      	b.n	8007e92 <vPortEnterCritical+0x4a>
	}
}
 8007e96:	bf00      	nop
 8007e98:	370c      	adds	r7, #12
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea0:	4770      	bx	lr
 8007ea2:	bf00      	nop
 8007ea4:	20000044 	.word	0x20000044
 8007ea8:	e000ed04 	.word	0xe000ed04

08007eac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007eac:	b480      	push	{r7}
 8007eae:	b083      	sub	sp, #12
 8007eb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007eb2:	4b12      	ldr	r3, [pc, #72]	@ (8007efc <vPortExitCritical+0x50>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d10b      	bne.n	8007ed2 <vPortExitCritical+0x26>
	__asm volatile
 8007eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ebe:	f383 8811 	msr	BASEPRI, r3
 8007ec2:	f3bf 8f6f 	isb	sy
 8007ec6:	f3bf 8f4f 	dsb	sy
 8007eca:	607b      	str	r3, [r7, #4]
}
 8007ecc:	bf00      	nop
 8007ece:	bf00      	nop
 8007ed0:	e7fd      	b.n	8007ece <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8007efc <vPortExitCritical+0x50>)
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	3b01      	subs	r3, #1
 8007ed8:	4a08      	ldr	r2, [pc, #32]	@ (8007efc <vPortExitCritical+0x50>)
 8007eda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007edc:	4b07      	ldr	r3, [pc, #28]	@ (8007efc <vPortExitCritical+0x50>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d105      	bne.n	8007ef0 <vPortExitCritical+0x44>
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007eee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007ef0:	bf00      	nop
 8007ef2:	370c      	adds	r7, #12
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr
 8007efc:	20000044 	.word	0x20000044

08007f00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007f00:	f3ef 8009 	mrs	r0, PSP
 8007f04:	f3bf 8f6f 	isb	sy
 8007f08:	4b15      	ldr	r3, [pc, #84]	@ (8007f60 <pxCurrentTCBConst>)
 8007f0a:	681a      	ldr	r2, [r3, #0]
 8007f0c:	f01e 0f10 	tst.w	lr, #16
 8007f10:	bf08      	it	eq
 8007f12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007f16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f1a:	6010      	str	r0, [r2, #0]
 8007f1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007f20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007f24:	f380 8811 	msr	BASEPRI, r0
 8007f28:	f3bf 8f4f 	dsb	sy
 8007f2c:	f3bf 8f6f 	isb	sy
 8007f30:	f7ff fca0 	bl	8007874 <vTaskSwitchContext>
 8007f34:	f04f 0000 	mov.w	r0, #0
 8007f38:	f380 8811 	msr	BASEPRI, r0
 8007f3c:	bc09      	pop	{r0, r3}
 8007f3e:	6819      	ldr	r1, [r3, #0]
 8007f40:	6808      	ldr	r0, [r1, #0]
 8007f42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f46:	f01e 0f10 	tst.w	lr, #16
 8007f4a:	bf08      	it	eq
 8007f4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007f50:	f380 8809 	msr	PSP, r0
 8007f54:	f3bf 8f6f 	isb	sy
 8007f58:	4770      	bx	lr
 8007f5a:	bf00      	nop
 8007f5c:	f3af 8000 	nop.w

08007f60 <pxCurrentTCBConst>:
 8007f60:	20001d48 	.word	0x20001d48
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007f64:	bf00      	nop
 8007f66:	bf00      	nop

08007f68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b082      	sub	sp, #8
 8007f6c:	af00      	add	r7, sp, #0
	__asm volatile
 8007f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f72:	f383 8811 	msr	BASEPRI, r3
 8007f76:	f3bf 8f6f 	isb	sy
 8007f7a:	f3bf 8f4f 	dsb	sy
 8007f7e:	607b      	str	r3, [r7, #4]
}
 8007f80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007f82:	f7ff fbbd 	bl	8007700 <xTaskIncrementTick>
 8007f86:	4603      	mov	r3, r0
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d003      	beq.n	8007f94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007f8c:	4b06      	ldr	r3, [pc, #24]	@ (8007fa8 <xPortSysTickHandler+0x40>)
 8007f8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f92:	601a      	str	r2, [r3, #0]
 8007f94:	2300      	movs	r3, #0
 8007f96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	f383 8811 	msr	BASEPRI, r3
}
 8007f9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007fa0:	bf00      	nop
 8007fa2:	3708      	adds	r7, #8
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}
 8007fa8:	e000ed04 	.word	0xe000ed04

08007fac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007fac:	b480      	push	{r7}
 8007fae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8007fe0 <vPortSetupTimerInterrupt+0x34>)
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8007fe4 <vPortSetupTimerInterrupt+0x38>)
 8007fb8:	2200      	movs	r2, #0
 8007fba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8007fe8 <vPortSetupTimerInterrupt+0x3c>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4a0a      	ldr	r2, [pc, #40]	@ (8007fec <vPortSetupTimerInterrupt+0x40>)
 8007fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8007fc6:	099b      	lsrs	r3, r3, #6
 8007fc8:	4a09      	ldr	r2, [pc, #36]	@ (8007ff0 <vPortSetupTimerInterrupt+0x44>)
 8007fca:	3b01      	subs	r3, #1
 8007fcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007fce:	4b04      	ldr	r3, [pc, #16]	@ (8007fe0 <vPortSetupTimerInterrupt+0x34>)
 8007fd0:	2207      	movs	r2, #7
 8007fd2:	601a      	str	r2, [r3, #0]
}
 8007fd4:	bf00      	nop
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fdc:	4770      	bx	lr
 8007fde:	bf00      	nop
 8007fe0:	e000e010 	.word	0xe000e010
 8007fe4:	e000e018 	.word	0xe000e018
 8007fe8:	20000004 	.word	0x20000004
 8007fec:	10624dd3 	.word	0x10624dd3
 8007ff0:	e000e014 	.word	0xe000e014

08007ff4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007ff4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008004 <vPortEnableVFP+0x10>
 8007ff8:	6801      	ldr	r1, [r0, #0]
 8007ffa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007ffe:	6001      	str	r1, [r0, #0]
 8008000:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008002:	bf00      	nop
 8008004:	e000ed88 	.word	0xe000ed88

08008008 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b08a      	sub	sp, #40	@ 0x28
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008010:	2300      	movs	r3, #0
 8008012:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008014:	f7ff fac8 	bl	80075a8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008018:	4b5c      	ldr	r3, [pc, #368]	@ (800818c <pvPortMalloc+0x184>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d101      	bne.n	8008024 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008020:	f000 f924 	bl	800826c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008024:	4b5a      	ldr	r3, [pc, #360]	@ (8008190 <pvPortMalloc+0x188>)
 8008026:	681a      	ldr	r2, [r3, #0]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	4013      	ands	r3, r2
 800802c:	2b00      	cmp	r3, #0
 800802e:	f040 8095 	bne.w	800815c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d01e      	beq.n	8008076 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008038:	2208      	movs	r2, #8
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	4413      	add	r3, r2
 800803e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	f003 0307 	and.w	r3, r3, #7
 8008046:	2b00      	cmp	r3, #0
 8008048:	d015      	beq.n	8008076 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f023 0307 	bic.w	r3, r3, #7
 8008050:	3308      	adds	r3, #8
 8008052:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	f003 0307 	and.w	r3, r3, #7
 800805a:	2b00      	cmp	r3, #0
 800805c:	d00b      	beq.n	8008076 <pvPortMalloc+0x6e>
	__asm volatile
 800805e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008062:	f383 8811 	msr	BASEPRI, r3
 8008066:	f3bf 8f6f 	isb	sy
 800806a:	f3bf 8f4f 	dsb	sy
 800806e:	617b      	str	r3, [r7, #20]
}
 8008070:	bf00      	nop
 8008072:	bf00      	nop
 8008074:	e7fd      	b.n	8008072 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d06f      	beq.n	800815c <pvPortMalloc+0x154>
 800807c:	4b45      	ldr	r3, [pc, #276]	@ (8008194 <pvPortMalloc+0x18c>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	687a      	ldr	r2, [r7, #4]
 8008082:	429a      	cmp	r2, r3
 8008084:	d86a      	bhi.n	800815c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008086:	4b44      	ldr	r3, [pc, #272]	@ (8008198 <pvPortMalloc+0x190>)
 8008088:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800808a:	4b43      	ldr	r3, [pc, #268]	@ (8008198 <pvPortMalloc+0x190>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008090:	e004      	b.n	800809c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008094:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800809c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	687a      	ldr	r2, [r7, #4]
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d903      	bls.n	80080ae <pvPortMalloc+0xa6>
 80080a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d1f1      	bne.n	8008092 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80080ae:	4b37      	ldr	r3, [pc, #220]	@ (800818c <pvPortMalloc+0x184>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080b4:	429a      	cmp	r2, r3
 80080b6:	d051      	beq.n	800815c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80080b8:	6a3b      	ldr	r3, [r7, #32]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	2208      	movs	r2, #8
 80080be:	4413      	add	r3, r2
 80080c0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80080c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080c4:	681a      	ldr	r2, [r3, #0]
 80080c6:	6a3b      	ldr	r3, [r7, #32]
 80080c8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80080ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080cc:	685a      	ldr	r2, [r3, #4]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	1ad2      	subs	r2, r2, r3
 80080d2:	2308      	movs	r3, #8
 80080d4:	005b      	lsls	r3, r3, #1
 80080d6:	429a      	cmp	r2, r3
 80080d8:	d920      	bls.n	800811c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80080da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	4413      	add	r3, r2
 80080e0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80080e2:	69bb      	ldr	r3, [r7, #24]
 80080e4:	f003 0307 	and.w	r3, r3, #7
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d00b      	beq.n	8008104 <pvPortMalloc+0xfc>
	__asm volatile
 80080ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080f0:	f383 8811 	msr	BASEPRI, r3
 80080f4:	f3bf 8f6f 	isb	sy
 80080f8:	f3bf 8f4f 	dsb	sy
 80080fc:	613b      	str	r3, [r7, #16]
}
 80080fe:	bf00      	nop
 8008100:	bf00      	nop
 8008102:	e7fd      	b.n	8008100 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008106:	685a      	ldr	r2, [r3, #4]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	1ad2      	subs	r2, r2, r3
 800810c:	69bb      	ldr	r3, [r7, #24]
 800810e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008112:	687a      	ldr	r2, [r7, #4]
 8008114:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008116:	69b8      	ldr	r0, [r7, #24]
 8008118:	f000 f90a 	bl	8008330 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800811c:	4b1d      	ldr	r3, [pc, #116]	@ (8008194 <pvPortMalloc+0x18c>)
 800811e:	681a      	ldr	r2, [r3, #0]
 8008120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	1ad3      	subs	r3, r2, r3
 8008126:	4a1b      	ldr	r2, [pc, #108]	@ (8008194 <pvPortMalloc+0x18c>)
 8008128:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800812a:	4b1a      	ldr	r3, [pc, #104]	@ (8008194 <pvPortMalloc+0x18c>)
 800812c:	681a      	ldr	r2, [r3, #0]
 800812e:	4b1b      	ldr	r3, [pc, #108]	@ (800819c <pvPortMalloc+0x194>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	429a      	cmp	r2, r3
 8008134:	d203      	bcs.n	800813e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008136:	4b17      	ldr	r3, [pc, #92]	@ (8008194 <pvPortMalloc+0x18c>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4a18      	ldr	r2, [pc, #96]	@ (800819c <pvPortMalloc+0x194>)
 800813c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800813e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008140:	685a      	ldr	r2, [r3, #4]
 8008142:	4b13      	ldr	r3, [pc, #76]	@ (8008190 <pvPortMalloc+0x188>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	431a      	orrs	r2, r3
 8008148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800814a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800814c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800814e:	2200      	movs	r2, #0
 8008150:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008152:	4b13      	ldr	r3, [pc, #76]	@ (80081a0 <pvPortMalloc+0x198>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	3301      	adds	r3, #1
 8008158:	4a11      	ldr	r2, [pc, #68]	@ (80081a0 <pvPortMalloc+0x198>)
 800815a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800815c:	f7ff fa32 	bl	80075c4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008160:	69fb      	ldr	r3, [r7, #28]
 8008162:	f003 0307 	and.w	r3, r3, #7
 8008166:	2b00      	cmp	r3, #0
 8008168:	d00b      	beq.n	8008182 <pvPortMalloc+0x17a>
	__asm volatile
 800816a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800816e:	f383 8811 	msr	BASEPRI, r3
 8008172:	f3bf 8f6f 	isb	sy
 8008176:	f3bf 8f4f 	dsb	sy
 800817a:	60fb      	str	r3, [r7, #12]
}
 800817c:	bf00      	nop
 800817e:	bf00      	nop
 8008180:	e7fd      	b.n	800817e <pvPortMalloc+0x176>
	return pvReturn;
 8008182:	69fb      	ldr	r3, [r7, #28]
}
 8008184:	4618      	mov	r0, r3
 8008186:	3728      	adds	r7, #40	@ 0x28
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}
 800818c:	20002a3c 	.word	0x20002a3c
 8008190:	20002a50 	.word	0x20002a50
 8008194:	20002a40 	.word	0x20002a40
 8008198:	20002a34 	.word	0x20002a34
 800819c:	20002a44 	.word	0x20002a44
 80081a0:	20002a48 	.word	0x20002a48

080081a4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b086      	sub	sp, #24
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d04f      	beq.n	8008256 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80081b6:	2308      	movs	r3, #8
 80081b8:	425b      	negs	r3, r3
 80081ba:	697a      	ldr	r2, [r7, #20]
 80081bc:	4413      	add	r3, r2
 80081be:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80081c4:	693b      	ldr	r3, [r7, #16]
 80081c6:	685a      	ldr	r2, [r3, #4]
 80081c8:	4b25      	ldr	r3, [pc, #148]	@ (8008260 <vPortFree+0xbc>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4013      	ands	r3, r2
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d10b      	bne.n	80081ea <vPortFree+0x46>
	__asm volatile
 80081d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081d6:	f383 8811 	msr	BASEPRI, r3
 80081da:	f3bf 8f6f 	isb	sy
 80081de:	f3bf 8f4f 	dsb	sy
 80081e2:	60fb      	str	r3, [r7, #12]
}
 80081e4:	bf00      	nop
 80081e6:	bf00      	nop
 80081e8:	e7fd      	b.n	80081e6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80081ea:	693b      	ldr	r3, [r7, #16]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d00b      	beq.n	800820a <vPortFree+0x66>
	__asm volatile
 80081f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081f6:	f383 8811 	msr	BASEPRI, r3
 80081fa:	f3bf 8f6f 	isb	sy
 80081fe:	f3bf 8f4f 	dsb	sy
 8008202:	60bb      	str	r3, [r7, #8]
}
 8008204:	bf00      	nop
 8008206:	bf00      	nop
 8008208:	e7fd      	b.n	8008206 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	685a      	ldr	r2, [r3, #4]
 800820e:	4b14      	ldr	r3, [pc, #80]	@ (8008260 <vPortFree+0xbc>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	4013      	ands	r3, r2
 8008214:	2b00      	cmp	r3, #0
 8008216:	d01e      	beq.n	8008256 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d11a      	bne.n	8008256 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008220:	693b      	ldr	r3, [r7, #16]
 8008222:	685a      	ldr	r2, [r3, #4]
 8008224:	4b0e      	ldr	r3, [pc, #56]	@ (8008260 <vPortFree+0xbc>)
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	43db      	mvns	r3, r3
 800822a:	401a      	ands	r2, r3
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008230:	f7ff f9ba 	bl	80075a8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008234:	693b      	ldr	r3, [r7, #16]
 8008236:	685a      	ldr	r2, [r3, #4]
 8008238:	4b0a      	ldr	r3, [pc, #40]	@ (8008264 <vPortFree+0xc0>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4413      	add	r3, r2
 800823e:	4a09      	ldr	r2, [pc, #36]	@ (8008264 <vPortFree+0xc0>)
 8008240:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008242:	6938      	ldr	r0, [r7, #16]
 8008244:	f000 f874 	bl	8008330 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008248:	4b07      	ldr	r3, [pc, #28]	@ (8008268 <vPortFree+0xc4>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	3301      	adds	r3, #1
 800824e:	4a06      	ldr	r2, [pc, #24]	@ (8008268 <vPortFree+0xc4>)
 8008250:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008252:	f7ff f9b7 	bl	80075c4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008256:	bf00      	nop
 8008258:	3718      	adds	r7, #24
 800825a:	46bd      	mov	sp, r7
 800825c:	bd80      	pop	{r7, pc}
 800825e:	bf00      	nop
 8008260:	20002a50 	.word	0x20002a50
 8008264:	20002a40 	.word	0x20002a40
 8008268:	20002a4c 	.word	0x20002a4c

0800826c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800826c:	b480      	push	{r7}
 800826e:	b085      	sub	sp, #20
 8008270:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008272:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8008276:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008278:	4b27      	ldr	r3, [pc, #156]	@ (8008318 <prvHeapInit+0xac>)
 800827a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	f003 0307 	and.w	r3, r3, #7
 8008282:	2b00      	cmp	r3, #0
 8008284:	d00c      	beq.n	80082a0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	3307      	adds	r3, #7
 800828a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f023 0307 	bic.w	r3, r3, #7
 8008292:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008294:	68ba      	ldr	r2, [r7, #8]
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	1ad3      	subs	r3, r2, r3
 800829a:	4a1f      	ldr	r2, [pc, #124]	@ (8008318 <prvHeapInit+0xac>)
 800829c:	4413      	add	r3, r2
 800829e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80082a4:	4a1d      	ldr	r2, [pc, #116]	@ (800831c <prvHeapInit+0xb0>)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80082aa:	4b1c      	ldr	r3, [pc, #112]	@ (800831c <prvHeapInit+0xb0>)
 80082ac:	2200      	movs	r2, #0
 80082ae:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	68ba      	ldr	r2, [r7, #8]
 80082b4:	4413      	add	r3, r2
 80082b6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80082b8:	2208      	movs	r2, #8
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	1a9b      	subs	r3, r3, r2
 80082be:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	f023 0307 	bic.w	r3, r3, #7
 80082c6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	4a15      	ldr	r2, [pc, #84]	@ (8008320 <prvHeapInit+0xb4>)
 80082cc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80082ce:	4b14      	ldr	r3, [pc, #80]	@ (8008320 <prvHeapInit+0xb4>)
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	2200      	movs	r2, #0
 80082d4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80082d6:	4b12      	ldr	r3, [pc, #72]	@ (8008320 <prvHeapInit+0xb4>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	2200      	movs	r2, #0
 80082dc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	68fa      	ldr	r2, [r7, #12]
 80082e6:	1ad2      	subs	r2, r2, r3
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80082ec:	4b0c      	ldr	r3, [pc, #48]	@ (8008320 <prvHeapInit+0xb4>)
 80082ee:	681a      	ldr	r2, [r3, #0]
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	4a0a      	ldr	r2, [pc, #40]	@ (8008324 <prvHeapInit+0xb8>)
 80082fa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	685b      	ldr	r3, [r3, #4]
 8008300:	4a09      	ldr	r2, [pc, #36]	@ (8008328 <prvHeapInit+0xbc>)
 8008302:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008304:	4b09      	ldr	r3, [pc, #36]	@ (800832c <prvHeapInit+0xc0>)
 8008306:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800830a:	601a      	str	r2, [r3, #0]
}
 800830c:	bf00      	nop
 800830e:	3714      	adds	r7, #20
 8008310:	46bd      	mov	sp, r7
 8008312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008316:	4770      	bx	lr
 8008318:	20001e7c 	.word	0x20001e7c
 800831c:	20002a34 	.word	0x20002a34
 8008320:	20002a3c 	.word	0x20002a3c
 8008324:	20002a44 	.word	0x20002a44
 8008328:	20002a40 	.word	0x20002a40
 800832c:	20002a50 	.word	0x20002a50

08008330 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008330:	b480      	push	{r7}
 8008332:	b085      	sub	sp, #20
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008338:	4b28      	ldr	r3, [pc, #160]	@ (80083dc <prvInsertBlockIntoFreeList+0xac>)
 800833a:	60fb      	str	r3, [r7, #12]
 800833c:	e002      	b.n	8008344 <prvInsertBlockIntoFreeList+0x14>
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	60fb      	str	r3, [r7, #12]
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	687a      	ldr	r2, [r7, #4]
 800834a:	429a      	cmp	r2, r3
 800834c:	d8f7      	bhi.n	800833e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	685b      	ldr	r3, [r3, #4]
 8008356:	68ba      	ldr	r2, [r7, #8]
 8008358:	4413      	add	r3, r2
 800835a:	687a      	ldr	r2, [r7, #4]
 800835c:	429a      	cmp	r2, r3
 800835e:	d108      	bne.n	8008372 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	685a      	ldr	r2, [r3, #4]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	441a      	add	r2, r3
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	685b      	ldr	r3, [r3, #4]
 800837a:	68ba      	ldr	r2, [r7, #8]
 800837c:	441a      	add	r2, r3
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	429a      	cmp	r2, r3
 8008384:	d118      	bne.n	80083b8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681a      	ldr	r2, [r3, #0]
 800838a:	4b15      	ldr	r3, [pc, #84]	@ (80083e0 <prvInsertBlockIntoFreeList+0xb0>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	429a      	cmp	r2, r3
 8008390:	d00d      	beq.n	80083ae <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	685a      	ldr	r2, [r3, #4]
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	685b      	ldr	r3, [r3, #4]
 800839c:	441a      	add	r2, r3
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	681a      	ldr	r2, [r3, #0]
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	601a      	str	r2, [r3, #0]
 80083ac:	e008      	b.n	80083c0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80083ae:	4b0c      	ldr	r3, [pc, #48]	@ (80083e0 <prvInsertBlockIntoFreeList+0xb0>)
 80083b0:	681a      	ldr	r2, [r3, #0]
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	601a      	str	r2, [r3, #0]
 80083b6:	e003      	b.n	80083c0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681a      	ldr	r2, [r3, #0]
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80083c0:	68fa      	ldr	r2, [r7, #12]
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	429a      	cmp	r2, r3
 80083c6:	d002      	beq.n	80083ce <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	687a      	ldr	r2, [r7, #4]
 80083cc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80083ce:	bf00      	nop
 80083d0:	3714      	adds	r7, #20
 80083d2:	46bd      	mov	sp, r7
 80083d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d8:	4770      	bx	lr
 80083da:	bf00      	nop
 80083dc:	20002a34 	.word	0x20002a34
 80083e0:	20002a3c 	.word	0x20002a3c

080083e4 <__cvt>:
 80083e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80083e8:	ec57 6b10 	vmov	r6, r7, d0
 80083ec:	2f00      	cmp	r7, #0
 80083ee:	460c      	mov	r4, r1
 80083f0:	4619      	mov	r1, r3
 80083f2:	463b      	mov	r3, r7
 80083f4:	bfbb      	ittet	lt
 80083f6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80083fa:	461f      	movlt	r7, r3
 80083fc:	2300      	movge	r3, #0
 80083fe:	232d      	movlt	r3, #45	@ 0x2d
 8008400:	700b      	strb	r3, [r1, #0]
 8008402:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008404:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008408:	4691      	mov	r9, r2
 800840a:	f023 0820 	bic.w	r8, r3, #32
 800840e:	bfbc      	itt	lt
 8008410:	4632      	movlt	r2, r6
 8008412:	4616      	movlt	r6, r2
 8008414:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008418:	d005      	beq.n	8008426 <__cvt+0x42>
 800841a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800841e:	d100      	bne.n	8008422 <__cvt+0x3e>
 8008420:	3401      	adds	r4, #1
 8008422:	2102      	movs	r1, #2
 8008424:	e000      	b.n	8008428 <__cvt+0x44>
 8008426:	2103      	movs	r1, #3
 8008428:	ab03      	add	r3, sp, #12
 800842a:	9301      	str	r3, [sp, #4]
 800842c:	ab02      	add	r3, sp, #8
 800842e:	9300      	str	r3, [sp, #0]
 8008430:	ec47 6b10 	vmov	d0, r6, r7
 8008434:	4653      	mov	r3, sl
 8008436:	4622      	mov	r2, r4
 8008438:	f002 f836 	bl	800a4a8 <_dtoa_r>
 800843c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008440:	4605      	mov	r5, r0
 8008442:	d119      	bne.n	8008478 <__cvt+0x94>
 8008444:	f019 0f01 	tst.w	r9, #1
 8008448:	d00e      	beq.n	8008468 <__cvt+0x84>
 800844a:	eb00 0904 	add.w	r9, r0, r4
 800844e:	2200      	movs	r2, #0
 8008450:	2300      	movs	r3, #0
 8008452:	4630      	mov	r0, r6
 8008454:	4639      	mov	r1, r7
 8008456:	f7f8 fb47 	bl	8000ae8 <__aeabi_dcmpeq>
 800845a:	b108      	cbz	r0, 8008460 <__cvt+0x7c>
 800845c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008460:	2230      	movs	r2, #48	@ 0x30
 8008462:	9b03      	ldr	r3, [sp, #12]
 8008464:	454b      	cmp	r3, r9
 8008466:	d31e      	bcc.n	80084a6 <__cvt+0xc2>
 8008468:	9b03      	ldr	r3, [sp, #12]
 800846a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800846c:	1b5b      	subs	r3, r3, r5
 800846e:	4628      	mov	r0, r5
 8008470:	6013      	str	r3, [r2, #0]
 8008472:	b004      	add	sp, #16
 8008474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008478:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800847c:	eb00 0904 	add.w	r9, r0, r4
 8008480:	d1e5      	bne.n	800844e <__cvt+0x6a>
 8008482:	7803      	ldrb	r3, [r0, #0]
 8008484:	2b30      	cmp	r3, #48	@ 0x30
 8008486:	d10a      	bne.n	800849e <__cvt+0xba>
 8008488:	2200      	movs	r2, #0
 800848a:	2300      	movs	r3, #0
 800848c:	4630      	mov	r0, r6
 800848e:	4639      	mov	r1, r7
 8008490:	f7f8 fb2a 	bl	8000ae8 <__aeabi_dcmpeq>
 8008494:	b918      	cbnz	r0, 800849e <__cvt+0xba>
 8008496:	f1c4 0401 	rsb	r4, r4, #1
 800849a:	f8ca 4000 	str.w	r4, [sl]
 800849e:	f8da 3000 	ldr.w	r3, [sl]
 80084a2:	4499      	add	r9, r3
 80084a4:	e7d3      	b.n	800844e <__cvt+0x6a>
 80084a6:	1c59      	adds	r1, r3, #1
 80084a8:	9103      	str	r1, [sp, #12]
 80084aa:	701a      	strb	r2, [r3, #0]
 80084ac:	e7d9      	b.n	8008462 <__cvt+0x7e>

080084ae <__exponent>:
 80084ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084b0:	2900      	cmp	r1, #0
 80084b2:	bfba      	itte	lt
 80084b4:	4249      	neglt	r1, r1
 80084b6:	232d      	movlt	r3, #45	@ 0x2d
 80084b8:	232b      	movge	r3, #43	@ 0x2b
 80084ba:	2909      	cmp	r1, #9
 80084bc:	7002      	strb	r2, [r0, #0]
 80084be:	7043      	strb	r3, [r0, #1]
 80084c0:	dd29      	ble.n	8008516 <__exponent+0x68>
 80084c2:	f10d 0307 	add.w	r3, sp, #7
 80084c6:	461d      	mov	r5, r3
 80084c8:	270a      	movs	r7, #10
 80084ca:	461a      	mov	r2, r3
 80084cc:	fbb1 f6f7 	udiv	r6, r1, r7
 80084d0:	fb07 1416 	mls	r4, r7, r6, r1
 80084d4:	3430      	adds	r4, #48	@ 0x30
 80084d6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80084da:	460c      	mov	r4, r1
 80084dc:	2c63      	cmp	r4, #99	@ 0x63
 80084de:	f103 33ff 	add.w	r3, r3, #4294967295
 80084e2:	4631      	mov	r1, r6
 80084e4:	dcf1      	bgt.n	80084ca <__exponent+0x1c>
 80084e6:	3130      	adds	r1, #48	@ 0x30
 80084e8:	1e94      	subs	r4, r2, #2
 80084ea:	f803 1c01 	strb.w	r1, [r3, #-1]
 80084ee:	1c41      	adds	r1, r0, #1
 80084f0:	4623      	mov	r3, r4
 80084f2:	42ab      	cmp	r3, r5
 80084f4:	d30a      	bcc.n	800850c <__exponent+0x5e>
 80084f6:	f10d 0309 	add.w	r3, sp, #9
 80084fa:	1a9b      	subs	r3, r3, r2
 80084fc:	42ac      	cmp	r4, r5
 80084fe:	bf88      	it	hi
 8008500:	2300      	movhi	r3, #0
 8008502:	3302      	adds	r3, #2
 8008504:	4403      	add	r3, r0
 8008506:	1a18      	subs	r0, r3, r0
 8008508:	b003      	add	sp, #12
 800850a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800850c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008510:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008514:	e7ed      	b.n	80084f2 <__exponent+0x44>
 8008516:	2330      	movs	r3, #48	@ 0x30
 8008518:	3130      	adds	r1, #48	@ 0x30
 800851a:	7083      	strb	r3, [r0, #2]
 800851c:	70c1      	strb	r1, [r0, #3]
 800851e:	1d03      	adds	r3, r0, #4
 8008520:	e7f1      	b.n	8008506 <__exponent+0x58>
	...

08008524 <_printf_float>:
 8008524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008528:	b08d      	sub	sp, #52	@ 0x34
 800852a:	460c      	mov	r4, r1
 800852c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008530:	4616      	mov	r6, r2
 8008532:	461f      	mov	r7, r3
 8008534:	4605      	mov	r5, r0
 8008536:	f001 fe71 	bl	800a21c <_localeconv_r>
 800853a:	6803      	ldr	r3, [r0, #0]
 800853c:	9304      	str	r3, [sp, #16]
 800853e:	4618      	mov	r0, r3
 8008540:	f7f7 fea6 	bl	8000290 <strlen>
 8008544:	2300      	movs	r3, #0
 8008546:	930a      	str	r3, [sp, #40]	@ 0x28
 8008548:	f8d8 3000 	ldr.w	r3, [r8]
 800854c:	9005      	str	r0, [sp, #20]
 800854e:	3307      	adds	r3, #7
 8008550:	f023 0307 	bic.w	r3, r3, #7
 8008554:	f103 0208 	add.w	r2, r3, #8
 8008558:	f894 a018 	ldrb.w	sl, [r4, #24]
 800855c:	f8d4 b000 	ldr.w	fp, [r4]
 8008560:	f8c8 2000 	str.w	r2, [r8]
 8008564:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008568:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800856c:	9307      	str	r3, [sp, #28]
 800856e:	f8cd 8018 	str.w	r8, [sp, #24]
 8008572:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008576:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800857a:	4b9c      	ldr	r3, [pc, #624]	@ (80087ec <_printf_float+0x2c8>)
 800857c:	f04f 32ff 	mov.w	r2, #4294967295
 8008580:	f7f8 fae4 	bl	8000b4c <__aeabi_dcmpun>
 8008584:	bb70      	cbnz	r0, 80085e4 <_printf_float+0xc0>
 8008586:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800858a:	4b98      	ldr	r3, [pc, #608]	@ (80087ec <_printf_float+0x2c8>)
 800858c:	f04f 32ff 	mov.w	r2, #4294967295
 8008590:	f7f8 fabe 	bl	8000b10 <__aeabi_dcmple>
 8008594:	bb30      	cbnz	r0, 80085e4 <_printf_float+0xc0>
 8008596:	2200      	movs	r2, #0
 8008598:	2300      	movs	r3, #0
 800859a:	4640      	mov	r0, r8
 800859c:	4649      	mov	r1, r9
 800859e:	f7f8 faad 	bl	8000afc <__aeabi_dcmplt>
 80085a2:	b110      	cbz	r0, 80085aa <_printf_float+0x86>
 80085a4:	232d      	movs	r3, #45	@ 0x2d
 80085a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80085aa:	4a91      	ldr	r2, [pc, #580]	@ (80087f0 <_printf_float+0x2cc>)
 80085ac:	4b91      	ldr	r3, [pc, #580]	@ (80087f4 <_printf_float+0x2d0>)
 80085ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80085b2:	bf8c      	ite	hi
 80085b4:	4690      	movhi	r8, r2
 80085b6:	4698      	movls	r8, r3
 80085b8:	2303      	movs	r3, #3
 80085ba:	6123      	str	r3, [r4, #16]
 80085bc:	f02b 0304 	bic.w	r3, fp, #4
 80085c0:	6023      	str	r3, [r4, #0]
 80085c2:	f04f 0900 	mov.w	r9, #0
 80085c6:	9700      	str	r7, [sp, #0]
 80085c8:	4633      	mov	r3, r6
 80085ca:	aa0b      	add	r2, sp, #44	@ 0x2c
 80085cc:	4621      	mov	r1, r4
 80085ce:	4628      	mov	r0, r5
 80085d0:	f000 f9d2 	bl	8008978 <_printf_common>
 80085d4:	3001      	adds	r0, #1
 80085d6:	f040 808d 	bne.w	80086f4 <_printf_float+0x1d0>
 80085da:	f04f 30ff 	mov.w	r0, #4294967295
 80085de:	b00d      	add	sp, #52	@ 0x34
 80085e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085e4:	4642      	mov	r2, r8
 80085e6:	464b      	mov	r3, r9
 80085e8:	4640      	mov	r0, r8
 80085ea:	4649      	mov	r1, r9
 80085ec:	f7f8 faae 	bl	8000b4c <__aeabi_dcmpun>
 80085f0:	b140      	cbz	r0, 8008604 <_printf_float+0xe0>
 80085f2:	464b      	mov	r3, r9
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	bfbc      	itt	lt
 80085f8:	232d      	movlt	r3, #45	@ 0x2d
 80085fa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80085fe:	4a7e      	ldr	r2, [pc, #504]	@ (80087f8 <_printf_float+0x2d4>)
 8008600:	4b7e      	ldr	r3, [pc, #504]	@ (80087fc <_printf_float+0x2d8>)
 8008602:	e7d4      	b.n	80085ae <_printf_float+0x8a>
 8008604:	6863      	ldr	r3, [r4, #4]
 8008606:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800860a:	9206      	str	r2, [sp, #24]
 800860c:	1c5a      	adds	r2, r3, #1
 800860e:	d13b      	bne.n	8008688 <_printf_float+0x164>
 8008610:	2306      	movs	r3, #6
 8008612:	6063      	str	r3, [r4, #4]
 8008614:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008618:	2300      	movs	r3, #0
 800861a:	6022      	str	r2, [r4, #0]
 800861c:	9303      	str	r3, [sp, #12]
 800861e:	ab0a      	add	r3, sp, #40	@ 0x28
 8008620:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008624:	ab09      	add	r3, sp, #36	@ 0x24
 8008626:	9300      	str	r3, [sp, #0]
 8008628:	6861      	ldr	r1, [r4, #4]
 800862a:	ec49 8b10 	vmov	d0, r8, r9
 800862e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008632:	4628      	mov	r0, r5
 8008634:	f7ff fed6 	bl	80083e4 <__cvt>
 8008638:	9b06      	ldr	r3, [sp, #24]
 800863a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800863c:	2b47      	cmp	r3, #71	@ 0x47
 800863e:	4680      	mov	r8, r0
 8008640:	d129      	bne.n	8008696 <_printf_float+0x172>
 8008642:	1cc8      	adds	r0, r1, #3
 8008644:	db02      	blt.n	800864c <_printf_float+0x128>
 8008646:	6863      	ldr	r3, [r4, #4]
 8008648:	4299      	cmp	r1, r3
 800864a:	dd41      	ble.n	80086d0 <_printf_float+0x1ac>
 800864c:	f1aa 0a02 	sub.w	sl, sl, #2
 8008650:	fa5f fa8a 	uxtb.w	sl, sl
 8008654:	3901      	subs	r1, #1
 8008656:	4652      	mov	r2, sl
 8008658:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800865c:	9109      	str	r1, [sp, #36]	@ 0x24
 800865e:	f7ff ff26 	bl	80084ae <__exponent>
 8008662:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008664:	1813      	adds	r3, r2, r0
 8008666:	2a01      	cmp	r2, #1
 8008668:	4681      	mov	r9, r0
 800866a:	6123      	str	r3, [r4, #16]
 800866c:	dc02      	bgt.n	8008674 <_printf_float+0x150>
 800866e:	6822      	ldr	r2, [r4, #0]
 8008670:	07d2      	lsls	r2, r2, #31
 8008672:	d501      	bpl.n	8008678 <_printf_float+0x154>
 8008674:	3301      	adds	r3, #1
 8008676:	6123      	str	r3, [r4, #16]
 8008678:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800867c:	2b00      	cmp	r3, #0
 800867e:	d0a2      	beq.n	80085c6 <_printf_float+0xa2>
 8008680:	232d      	movs	r3, #45	@ 0x2d
 8008682:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008686:	e79e      	b.n	80085c6 <_printf_float+0xa2>
 8008688:	9a06      	ldr	r2, [sp, #24]
 800868a:	2a47      	cmp	r2, #71	@ 0x47
 800868c:	d1c2      	bne.n	8008614 <_printf_float+0xf0>
 800868e:	2b00      	cmp	r3, #0
 8008690:	d1c0      	bne.n	8008614 <_printf_float+0xf0>
 8008692:	2301      	movs	r3, #1
 8008694:	e7bd      	b.n	8008612 <_printf_float+0xee>
 8008696:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800869a:	d9db      	bls.n	8008654 <_printf_float+0x130>
 800869c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80086a0:	d118      	bne.n	80086d4 <_printf_float+0x1b0>
 80086a2:	2900      	cmp	r1, #0
 80086a4:	6863      	ldr	r3, [r4, #4]
 80086a6:	dd0b      	ble.n	80086c0 <_printf_float+0x19c>
 80086a8:	6121      	str	r1, [r4, #16]
 80086aa:	b913      	cbnz	r3, 80086b2 <_printf_float+0x18e>
 80086ac:	6822      	ldr	r2, [r4, #0]
 80086ae:	07d0      	lsls	r0, r2, #31
 80086b0:	d502      	bpl.n	80086b8 <_printf_float+0x194>
 80086b2:	3301      	adds	r3, #1
 80086b4:	440b      	add	r3, r1
 80086b6:	6123      	str	r3, [r4, #16]
 80086b8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80086ba:	f04f 0900 	mov.w	r9, #0
 80086be:	e7db      	b.n	8008678 <_printf_float+0x154>
 80086c0:	b913      	cbnz	r3, 80086c8 <_printf_float+0x1a4>
 80086c2:	6822      	ldr	r2, [r4, #0]
 80086c4:	07d2      	lsls	r2, r2, #31
 80086c6:	d501      	bpl.n	80086cc <_printf_float+0x1a8>
 80086c8:	3302      	adds	r3, #2
 80086ca:	e7f4      	b.n	80086b6 <_printf_float+0x192>
 80086cc:	2301      	movs	r3, #1
 80086ce:	e7f2      	b.n	80086b6 <_printf_float+0x192>
 80086d0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80086d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086d6:	4299      	cmp	r1, r3
 80086d8:	db05      	blt.n	80086e6 <_printf_float+0x1c2>
 80086da:	6823      	ldr	r3, [r4, #0]
 80086dc:	6121      	str	r1, [r4, #16]
 80086de:	07d8      	lsls	r0, r3, #31
 80086e0:	d5ea      	bpl.n	80086b8 <_printf_float+0x194>
 80086e2:	1c4b      	adds	r3, r1, #1
 80086e4:	e7e7      	b.n	80086b6 <_printf_float+0x192>
 80086e6:	2900      	cmp	r1, #0
 80086e8:	bfd4      	ite	le
 80086ea:	f1c1 0202 	rsble	r2, r1, #2
 80086ee:	2201      	movgt	r2, #1
 80086f0:	4413      	add	r3, r2
 80086f2:	e7e0      	b.n	80086b6 <_printf_float+0x192>
 80086f4:	6823      	ldr	r3, [r4, #0]
 80086f6:	055a      	lsls	r2, r3, #21
 80086f8:	d407      	bmi.n	800870a <_printf_float+0x1e6>
 80086fa:	6923      	ldr	r3, [r4, #16]
 80086fc:	4642      	mov	r2, r8
 80086fe:	4631      	mov	r1, r6
 8008700:	4628      	mov	r0, r5
 8008702:	47b8      	blx	r7
 8008704:	3001      	adds	r0, #1
 8008706:	d12b      	bne.n	8008760 <_printf_float+0x23c>
 8008708:	e767      	b.n	80085da <_printf_float+0xb6>
 800870a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800870e:	f240 80dd 	bls.w	80088cc <_printf_float+0x3a8>
 8008712:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008716:	2200      	movs	r2, #0
 8008718:	2300      	movs	r3, #0
 800871a:	f7f8 f9e5 	bl	8000ae8 <__aeabi_dcmpeq>
 800871e:	2800      	cmp	r0, #0
 8008720:	d033      	beq.n	800878a <_printf_float+0x266>
 8008722:	4a37      	ldr	r2, [pc, #220]	@ (8008800 <_printf_float+0x2dc>)
 8008724:	2301      	movs	r3, #1
 8008726:	4631      	mov	r1, r6
 8008728:	4628      	mov	r0, r5
 800872a:	47b8      	blx	r7
 800872c:	3001      	adds	r0, #1
 800872e:	f43f af54 	beq.w	80085da <_printf_float+0xb6>
 8008732:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008736:	4543      	cmp	r3, r8
 8008738:	db02      	blt.n	8008740 <_printf_float+0x21c>
 800873a:	6823      	ldr	r3, [r4, #0]
 800873c:	07d8      	lsls	r0, r3, #31
 800873e:	d50f      	bpl.n	8008760 <_printf_float+0x23c>
 8008740:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008744:	4631      	mov	r1, r6
 8008746:	4628      	mov	r0, r5
 8008748:	47b8      	blx	r7
 800874a:	3001      	adds	r0, #1
 800874c:	f43f af45 	beq.w	80085da <_printf_float+0xb6>
 8008750:	f04f 0900 	mov.w	r9, #0
 8008754:	f108 38ff 	add.w	r8, r8, #4294967295
 8008758:	f104 0a1a 	add.w	sl, r4, #26
 800875c:	45c8      	cmp	r8, r9
 800875e:	dc09      	bgt.n	8008774 <_printf_float+0x250>
 8008760:	6823      	ldr	r3, [r4, #0]
 8008762:	079b      	lsls	r3, r3, #30
 8008764:	f100 8103 	bmi.w	800896e <_printf_float+0x44a>
 8008768:	68e0      	ldr	r0, [r4, #12]
 800876a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800876c:	4298      	cmp	r0, r3
 800876e:	bfb8      	it	lt
 8008770:	4618      	movlt	r0, r3
 8008772:	e734      	b.n	80085de <_printf_float+0xba>
 8008774:	2301      	movs	r3, #1
 8008776:	4652      	mov	r2, sl
 8008778:	4631      	mov	r1, r6
 800877a:	4628      	mov	r0, r5
 800877c:	47b8      	blx	r7
 800877e:	3001      	adds	r0, #1
 8008780:	f43f af2b 	beq.w	80085da <_printf_float+0xb6>
 8008784:	f109 0901 	add.w	r9, r9, #1
 8008788:	e7e8      	b.n	800875c <_printf_float+0x238>
 800878a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800878c:	2b00      	cmp	r3, #0
 800878e:	dc39      	bgt.n	8008804 <_printf_float+0x2e0>
 8008790:	4a1b      	ldr	r2, [pc, #108]	@ (8008800 <_printf_float+0x2dc>)
 8008792:	2301      	movs	r3, #1
 8008794:	4631      	mov	r1, r6
 8008796:	4628      	mov	r0, r5
 8008798:	47b8      	blx	r7
 800879a:	3001      	adds	r0, #1
 800879c:	f43f af1d 	beq.w	80085da <_printf_float+0xb6>
 80087a0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80087a4:	ea59 0303 	orrs.w	r3, r9, r3
 80087a8:	d102      	bne.n	80087b0 <_printf_float+0x28c>
 80087aa:	6823      	ldr	r3, [r4, #0]
 80087ac:	07d9      	lsls	r1, r3, #31
 80087ae:	d5d7      	bpl.n	8008760 <_printf_float+0x23c>
 80087b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087b4:	4631      	mov	r1, r6
 80087b6:	4628      	mov	r0, r5
 80087b8:	47b8      	blx	r7
 80087ba:	3001      	adds	r0, #1
 80087bc:	f43f af0d 	beq.w	80085da <_printf_float+0xb6>
 80087c0:	f04f 0a00 	mov.w	sl, #0
 80087c4:	f104 0b1a 	add.w	fp, r4, #26
 80087c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087ca:	425b      	negs	r3, r3
 80087cc:	4553      	cmp	r3, sl
 80087ce:	dc01      	bgt.n	80087d4 <_printf_float+0x2b0>
 80087d0:	464b      	mov	r3, r9
 80087d2:	e793      	b.n	80086fc <_printf_float+0x1d8>
 80087d4:	2301      	movs	r3, #1
 80087d6:	465a      	mov	r2, fp
 80087d8:	4631      	mov	r1, r6
 80087da:	4628      	mov	r0, r5
 80087dc:	47b8      	blx	r7
 80087de:	3001      	adds	r0, #1
 80087e0:	f43f aefb 	beq.w	80085da <_printf_float+0xb6>
 80087e4:	f10a 0a01 	add.w	sl, sl, #1
 80087e8:	e7ee      	b.n	80087c8 <_printf_float+0x2a4>
 80087ea:	bf00      	nop
 80087ec:	7fefffff 	.word	0x7fefffff
 80087f0:	0800e504 	.word	0x0800e504
 80087f4:	0800e500 	.word	0x0800e500
 80087f8:	0800e50c 	.word	0x0800e50c
 80087fc:	0800e508 	.word	0x0800e508
 8008800:	0800e791 	.word	0x0800e791
 8008804:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008806:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800880a:	4553      	cmp	r3, sl
 800880c:	bfa8      	it	ge
 800880e:	4653      	movge	r3, sl
 8008810:	2b00      	cmp	r3, #0
 8008812:	4699      	mov	r9, r3
 8008814:	dc36      	bgt.n	8008884 <_printf_float+0x360>
 8008816:	f04f 0b00 	mov.w	fp, #0
 800881a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800881e:	f104 021a 	add.w	r2, r4, #26
 8008822:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008824:	9306      	str	r3, [sp, #24]
 8008826:	eba3 0309 	sub.w	r3, r3, r9
 800882a:	455b      	cmp	r3, fp
 800882c:	dc31      	bgt.n	8008892 <_printf_float+0x36e>
 800882e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008830:	459a      	cmp	sl, r3
 8008832:	dc3a      	bgt.n	80088aa <_printf_float+0x386>
 8008834:	6823      	ldr	r3, [r4, #0]
 8008836:	07da      	lsls	r2, r3, #31
 8008838:	d437      	bmi.n	80088aa <_printf_float+0x386>
 800883a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800883c:	ebaa 0903 	sub.w	r9, sl, r3
 8008840:	9b06      	ldr	r3, [sp, #24]
 8008842:	ebaa 0303 	sub.w	r3, sl, r3
 8008846:	4599      	cmp	r9, r3
 8008848:	bfa8      	it	ge
 800884a:	4699      	movge	r9, r3
 800884c:	f1b9 0f00 	cmp.w	r9, #0
 8008850:	dc33      	bgt.n	80088ba <_printf_float+0x396>
 8008852:	f04f 0800 	mov.w	r8, #0
 8008856:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800885a:	f104 0b1a 	add.w	fp, r4, #26
 800885e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008860:	ebaa 0303 	sub.w	r3, sl, r3
 8008864:	eba3 0309 	sub.w	r3, r3, r9
 8008868:	4543      	cmp	r3, r8
 800886a:	f77f af79 	ble.w	8008760 <_printf_float+0x23c>
 800886e:	2301      	movs	r3, #1
 8008870:	465a      	mov	r2, fp
 8008872:	4631      	mov	r1, r6
 8008874:	4628      	mov	r0, r5
 8008876:	47b8      	blx	r7
 8008878:	3001      	adds	r0, #1
 800887a:	f43f aeae 	beq.w	80085da <_printf_float+0xb6>
 800887e:	f108 0801 	add.w	r8, r8, #1
 8008882:	e7ec      	b.n	800885e <_printf_float+0x33a>
 8008884:	4642      	mov	r2, r8
 8008886:	4631      	mov	r1, r6
 8008888:	4628      	mov	r0, r5
 800888a:	47b8      	blx	r7
 800888c:	3001      	adds	r0, #1
 800888e:	d1c2      	bne.n	8008816 <_printf_float+0x2f2>
 8008890:	e6a3      	b.n	80085da <_printf_float+0xb6>
 8008892:	2301      	movs	r3, #1
 8008894:	4631      	mov	r1, r6
 8008896:	4628      	mov	r0, r5
 8008898:	9206      	str	r2, [sp, #24]
 800889a:	47b8      	blx	r7
 800889c:	3001      	adds	r0, #1
 800889e:	f43f ae9c 	beq.w	80085da <_printf_float+0xb6>
 80088a2:	9a06      	ldr	r2, [sp, #24]
 80088a4:	f10b 0b01 	add.w	fp, fp, #1
 80088a8:	e7bb      	b.n	8008822 <_printf_float+0x2fe>
 80088aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80088ae:	4631      	mov	r1, r6
 80088b0:	4628      	mov	r0, r5
 80088b2:	47b8      	blx	r7
 80088b4:	3001      	adds	r0, #1
 80088b6:	d1c0      	bne.n	800883a <_printf_float+0x316>
 80088b8:	e68f      	b.n	80085da <_printf_float+0xb6>
 80088ba:	9a06      	ldr	r2, [sp, #24]
 80088bc:	464b      	mov	r3, r9
 80088be:	4442      	add	r2, r8
 80088c0:	4631      	mov	r1, r6
 80088c2:	4628      	mov	r0, r5
 80088c4:	47b8      	blx	r7
 80088c6:	3001      	adds	r0, #1
 80088c8:	d1c3      	bne.n	8008852 <_printf_float+0x32e>
 80088ca:	e686      	b.n	80085da <_printf_float+0xb6>
 80088cc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80088d0:	f1ba 0f01 	cmp.w	sl, #1
 80088d4:	dc01      	bgt.n	80088da <_printf_float+0x3b6>
 80088d6:	07db      	lsls	r3, r3, #31
 80088d8:	d536      	bpl.n	8008948 <_printf_float+0x424>
 80088da:	2301      	movs	r3, #1
 80088dc:	4642      	mov	r2, r8
 80088de:	4631      	mov	r1, r6
 80088e0:	4628      	mov	r0, r5
 80088e2:	47b8      	blx	r7
 80088e4:	3001      	adds	r0, #1
 80088e6:	f43f ae78 	beq.w	80085da <_printf_float+0xb6>
 80088ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80088ee:	4631      	mov	r1, r6
 80088f0:	4628      	mov	r0, r5
 80088f2:	47b8      	blx	r7
 80088f4:	3001      	adds	r0, #1
 80088f6:	f43f ae70 	beq.w	80085da <_printf_float+0xb6>
 80088fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80088fe:	2200      	movs	r2, #0
 8008900:	2300      	movs	r3, #0
 8008902:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008906:	f7f8 f8ef 	bl	8000ae8 <__aeabi_dcmpeq>
 800890a:	b9c0      	cbnz	r0, 800893e <_printf_float+0x41a>
 800890c:	4653      	mov	r3, sl
 800890e:	f108 0201 	add.w	r2, r8, #1
 8008912:	4631      	mov	r1, r6
 8008914:	4628      	mov	r0, r5
 8008916:	47b8      	blx	r7
 8008918:	3001      	adds	r0, #1
 800891a:	d10c      	bne.n	8008936 <_printf_float+0x412>
 800891c:	e65d      	b.n	80085da <_printf_float+0xb6>
 800891e:	2301      	movs	r3, #1
 8008920:	465a      	mov	r2, fp
 8008922:	4631      	mov	r1, r6
 8008924:	4628      	mov	r0, r5
 8008926:	47b8      	blx	r7
 8008928:	3001      	adds	r0, #1
 800892a:	f43f ae56 	beq.w	80085da <_printf_float+0xb6>
 800892e:	f108 0801 	add.w	r8, r8, #1
 8008932:	45d0      	cmp	r8, sl
 8008934:	dbf3      	blt.n	800891e <_printf_float+0x3fa>
 8008936:	464b      	mov	r3, r9
 8008938:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800893c:	e6df      	b.n	80086fe <_printf_float+0x1da>
 800893e:	f04f 0800 	mov.w	r8, #0
 8008942:	f104 0b1a 	add.w	fp, r4, #26
 8008946:	e7f4      	b.n	8008932 <_printf_float+0x40e>
 8008948:	2301      	movs	r3, #1
 800894a:	4642      	mov	r2, r8
 800894c:	e7e1      	b.n	8008912 <_printf_float+0x3ee>
 800894e:	2301      	movs	r3, #1
 8008950:	464a      	mov	r2, r9
 8008952:	4631      	mov	r1, r6
 8008954:	4628      	mov	r0, r5
 8008956:	47b8      	blx	r7
 8008958:	3001      	adds	r0, #1
 800895a:	f43f ae3e 	beq.w	80085da <_printf_float+0xb6>
 800895e:	f108 0801 	add.w	r8, r8, #1
 8008962:	68e3      	ldr	r3, [r4, #12]
 8008964:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008966:	1a5b      	subs	r3, r3, r1
 8008968:	4543      	cmp	r3, r8
 800896a:	dcf0      	bgt.n	800894e <_printf_float+0x42a>
 800896c:	e6fc      	b.n	8008768 <_printf_float+0x244>
 800896e:	f04f 0800 	mov.w	r8, #0
 8008972:	f104 0919 	add.w	r9, r4, #25
 8008976:	e7f4      	b.n	8008962 <_printf_float+0x43e>

08008978 <_printf_common>:
 8008978:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800897c:	4616      	mov	r6, r2
 800897e:	4698      	mov	r8, r3
 8008980:	688a      	ldr	r2, [r1, #8]
 8008982:	690b      	ldr	r3, [r1, #16]
 8008984:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008988:	4293      	cmp	r3, r2
 800898a:	bfb8      	it	lt
 800898c:	4613      	movlt	r3, r2
 800898e:	6033      	str	r3, [r6, #0]
 8008990:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008994:	4607      	mov	r7, r0
 8008996:	460c      	mov	r4, r1
 8008998:	b10a      	cbz	r2, 800899e <_printf_common+0x26>
 800899a:	3301      	adds	r3, #1
 800899c:	6033      	str	r3, [r6, #0]
 800899e:	6823      	ldr	r3, [r4, #0]
 80089a0:	0699      	lsls	r1, r3, #26
 80089a2:	bf42      	ittt	mi
 80089a4:	6833      	ldrmi	r3, [r6, #0]
 80089a6:	3302      	addmi	r3, #2
 80089a8:	6033      	strmi	r3, [r6, #0]
 80089aa:	6825      	ldr	r5, [r4, #0]
 80089ac:	f015 0506 	ands.w	r5, r5, #6
 80089b0:	d106      	bne.n	80089c0 <_printf_common+0x48>
 80089b2:	f104 0a19 	add.w	sl, r4, #25
 80089b6:	68e3      	ldr	r3, [r4, #12]
 80089b8:	6832      	ldr	r2, [r6, #0]
 80089ba:	1a9b      	subs	r3, r3, r2
 80089bc:	42ab      	cmp	r3, r5
 80089be:	dc26      	bgt.n	8008a0e <_printf_common+0x96>
 80089c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80089c4:	6822      	ldr	r2, [r4, #0]
 80089c6:	3b00      	subs	r3, #0
 80089c8:	bf18      	it	ne
 80089ca:	2301      	movne	r3, #1
 80089cc:	0692      	lsls	r2, r2, #26
 80089ce:	d42b      	bmi.n	8008a28 <_printf_common+0xb0>
 80089d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80089d4:	4641      	mov	r1, r8
 80089d6:	4638      	mov	r0, r7
 80089d8:	47c8      	blx	r9
 80089da:	3001      	adds	r0, #1
 80089dc:	d01e      	beq.n	8008a1c <_printf_common+0xa4>
 80089de:	6823      	ldr	r3, [r4, #0]
 80089e0:	6922      	ldr	r2, [r4, #16]
 80089e2:	f003 0306 	and.w	r3, r3, #6
 80089e6:	2b04      	cmp	r3, #4
 80089e8:	bf02      	ittt	eq
 80089ea:	68e5      	ldreq	r5, [r4, #12]
 80089ec:	6833      	ldreq	r3, [r6, #0]
 80089ee:	1aed      	subeq	r5, r5, r3
 80089f0:	68a3      	ldr	r3, [r4, #8]
 80089f2:	bf0c      	ite	eq
 80089f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80089f8:	2500      	movne	r5, #0
 80089fa:	4293      	cmp	r3, r2
 80089fc:	bfc4      	itt	gt
 80089fe:	1a9b      	subgt	r3, r3, r2
 8008a00:	18ed      	addgt	r5, r5, r3
 8008a02:	2600      	movs	r6, #0
 8008a04:	341a      	adds	r4, #26
 8008a06:	42b5      	cmp	r5, r6
 8008a08:	d11a      	bne.n	8008a40 <_printf_common+0xc8>
 8008a0a:	2000      	movs	r0, #0
 8008a0c:	e008      	b.n	8008a20 <_printf_common+0xa8>
 8008a0e:	2301      	movs	r3, #1
 8008a10:	4652      	mov	r2, sl
 8008a12:	4641      	mov	r1, r8
 8008a14:	4638      	mov	r0, r7
 8008a16:	47c8      	blx	r9
 8008a18:	3001      	adds	r0, #1
 8008a1a:	d103      	bne.n	8008a24 <_printf_common+0xac>
 8008a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a24:	3501      	adds	r5, #1
 8008a26:	e7c6      	b.n	80089b6 <_printf_common+0x3e>
 8008a28:	18e1      	adds	r1, r4, r3
 8008a2a:	1c5a      	adds	r2, r3, #1
 8008a2c:	2030      	movs	r0, #48	@ 0x30
 8008a2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008a32:	4422      	add	r2, r4
 8008a34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008a38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008a3c:	3302      	adds	r3, #2
 8008a3e:	e7c7      	b.n	80089d0 <_printf_common+0x58>
 8008a40:	2301      	movs	r3, #1
 8008a42:	4622      	mov	r2, r4
 8008a44:	4641      	mov	r1, r8
 8008a46:	4638      	mov	r0, r7
 8008a48:	47c8      	blx	r9
 8008a4a:	3001      	adds	r0, #1
 8008a4c:	d0e6      	beq.n	8008a1c <_printf_common+0xa4>
 8008a4e:	3601      	adds	r6, #1
 8008a50:	e7d9      	b.n	8008a06 <_printf_common+0x8e>
	...

08008a54 <_printf_i>:
 8008a54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a58:	7e0f      	ldrb	r7, [r1, #24]
 8008a5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008a5c:	2f78      	cmp	r7, #120	@ 0x78
 8008a5e:	4691      	mov	r9, r2
 8008a60:	4680      	mov	r8, r0
 8008a62:	460c      	mov	r4, r1
 8008a64:	469a      	mov	sl, r3
 8008a66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008a6a:	d807      	bhi.n	8008a7c <_printf_i+0x28>
 8008a6c:	2f62      	cmp	r7, #98	@ 0x62
 8008a6e:	d80a      	bhi.n	8008a86 <_printf_i+0x32>
 8008a70:	2f00      	cmp	r7, #0
 8008a72:	f000 80d1 	beq.w	8008c18 <_printf_i+0x1c4>
 8008a76:	2f58      	cmp	r7, #88	@ 0x58
 8008a78:	f000 80b8 	beq.w	8008bec <_printf_i+0x198>
 8008a7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008a84:	e03a      	b.n	8008afc <_printf_i+0xa8>
 8008a86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008a8a:	2b15      	cmp	r3, #21
 8008a8c:	d8f6      	bhi.n	8008a7c <_printf_i+0x28>
 8008a8e:	a101      	add	r1, pc, #4	@ (adr r1, 8008a94 <_printf_i+0x40>)
 8008a90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008a94:	08008aed 	.word	0x08008aed
 8008a98:	08008b01 	.word	0x08008b01
 8008a9c:	08008a7d 	.word	0x08008a7d
 8008aa0:	08008a7d 	.word	0x08008a7d
 8008aa4:	08008a7d 	.word	0x08008a7d
 8008aa8:	08008a7d 	.word	0x08008a7d
 8008aac:	08008b01 	.word	0x08008b01
 8008ab0:	08008a7d 	.word	0x08008a7d
 8008ab4:	08008a7d 	.word	0x08008a7d
 8008ab8:	08008a7d 	.word	0x08008a7d
 8008abc:	08008a7d 	.word	0x08008a7d
 8008ac0:	08008bff 	.word	0x08008bff
 8008ac4:	08008b2b 	.word	0x08008b2b
 8008ac8:	08008bb9 	.word	0x08008bb9
 8008acc:	08008a7d 	.word	0x08008a7d
 8008ad0:	08008a7d 	.word	0x08008a7d
 8008ad4:	08008c21 	.word	0x08008c21
 8008ad8:	08008a7d 	.word	0x08008a7d
 8008adc:	08008b2b 	.word	0x08008b2b
 8008ae0:	08008a7d 	.word	0x08008a7d
 8008ae4:	08008a7d 	.word	0x08008a7d
 8008ae8:	08008bc1 	.word	0x08008bc1
 8008aec:	6833      	ldr	r3, [r6, #0]
 8008aee:	1d1a      	adds	r2, r3, #4
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	6032      	str	r2, [r6, #0]
 8008af4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008af8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008afc:	2301      	movs	r3, #1
 8008afe:	e09c      	b.n	8008c3a <_printf_i+0x1e6>
 8008b00:	6833      	ldr	r3, [r6, #0]
 8008b02:	6820      	ldr	r0, [r4, #0]
 8008b04:	1d19      	adds	r1, r3, #4
 8008b06:	6031      	str	r1, [r6, #0]
 8008b08:	0606      	lsls	r6, r0, #24
 8008b0a:	d501      	bpl.n	8008b10 <_printf_i+0xbc>
 8008b0c:	681d      	ldr	r5, [r3, #0]
 8008b0e:	e003      	b.n	8008b18 <_printf_i+0xc4>
 8008b10:	0645      	lsls	r5, r0, #25
 8008b12:	d5fb      	bpl.n	8008b0c <_printf_i+0xb8>
 8008b14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008b18:	2d00      	cmp	r5, #0
 8008b1a:	da03      	bge.n	8008b24 <_printf_i+0xd0>
 8008b1c:	232d      	movs	r3, #45	@ 0x2d
 8008b1e:	426d      	negs	r5, r5
 8008b20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b24:	4858      	ldr	r0, [pc, #352]	@ (8008c88 <_printf_i+0x234>)
 8008b26:	230a      	movs	r3, #10
 8008b28:	e011      	b.n	8008b4e <_printf_i+0xfa>
 8008b2a:	6821      	ldr	r1, [r4, #0]
 8008b2c:	6833      	ldr	r3, [r6, #0]
 8008b2e:	0608      	lsls	r0, r1, #24
 8008b30:	f853 5b04 	ldr.w	r5, [r3], #4
 8008b34:	d402      	bmi.n	8008b3c <_printf_i+0xe8>
 8008b36:	0649      	lsls	r1, r1, #25
 8008b38:	bf48      	it	mi
 8008b3a:	b2ad      	uxthmi	r5, r5
 8008b3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8008b3e:	4852      	ldr	r0, [pc, #328]	@ (8008c88 <_printf_i+0x234>)
 8008b40:	6033      	str	r3, [r6, #0]
 8008b42:	bf14      	ite	ne
 8008b44:	230a      	movne	r3, #10
 8008b46:	2308      	moveq	r3, #8
 8008b48:	2100      	movs	r1, #0
 8008b4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008b4e:	6866      	ldr	r6, [r4, #4]
 8008b50:	60a6      	str	r6, [r4, #8]
 8008b52:	2e00      	cmp	r6, #0
 8008b54:	db05      	blt.n	8008b62 <_printf_i+0x10e>
 8008b56:	6821      	ldr	r1, [r4, #0]
 8008b58:	432e      	orrs	r6, r5
 8008b5a:	f021 0104 	bic.w	r1, r1, #4
 8008b5e:	6021      	str	r1, [r4, #0]
 8008b60:	d04b      	beq.n	8008bfa <_printf_i+0x1a6>
 8008b62:	4616      	mov	r6, r2
 8008b64:	fbb5 f1f3 	udiv	r1, r5, r3
 8008b68:	fb03 5711 	mls	r7, r3, r1, r5
 8008b6c:	5dc7      	ldrb	r7, [r0, r7]
 8008b6e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008b72:	462f      	mov	r7, r5
 8008b74:	42bb      	cmp	r3, r7
 8008b76:	460d      	mov	r5, r1
 8008b78:	d9f4      	bls.n	8008b64 <_printf_i+0x110>
 8008b7a:	2b08      	cmp	r3, #8
 8008b7c:	d10b      	bne.n	8008b96 <_printf_i+0x142>
 8008b7e:	6823      	ldr	r3, [r4, #0]
 8008b80:	07df      	lsls	r7, r3, #31
 8008b82:	d508      	bpl.n	8008b96 <_printf_i+0x142>
 8008b84:	6923      	ldr	r3, [r4, #16]
 8008b86:	6861      	ldr	r1, [r4, #4]
 8008b88:	4299      	cmp	r1, r3
 8008b8a:	bfde      	ittt	le
 8008b8c:	2330      	movle	r3, #48	@ 0x30
 8008b8e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008b92:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008b96:	1b92      	subs	r2, r2, r6
 8008b98:	6122      	str	r2, [r4, #16]
 8008b9a:	f8cd a000 	str.w	sl, [sp]
 8008b9e:	464b      	mov	r3, r9
 8008ba0:	aa03      	add	r2, sp, #12
 8008ba2:	4621      	mov	r1, r4
 8008ba4:	4640      	mov	r0, r8
 8008ba6:	f7ff fee7 	bl	8008978 <_printf_common>
 8008baa:	3001      	adds	r0, #1
 8008bac:	d14a      	bne.n	8008c44 <_printf_i+0x1f0>
 8008bae:	f04f 30ff 	mov.w	r0, #4294967295
 8008bb2:	b004      	add	sp, #16
 8008bb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bb8:	6823      	ldr	r3, [r4, #0]
 8008bba:	f043 0320 	orr.w	r3, r3, #32
 8008bbe:	6023      	str	r3, [r4, #0]
 8008bc0:	4832      	ldr	r0, [pc, #200]	@ (8008c8c <_printf_i+0x238>)
 8008bc2:	2778      	movs	r7, #120	@ 0x78
 8008bc4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008bc8:	6823      	ldr	r3, [r4, #0]
 8008bca:	6831      	ldr	r1, [r6, #0]
 8008bcc:	061f      	lsls	r7, r3, #24
 8008bce:	f851 5b04 	ldr.w	r5, [r1], #4
 8008bd2:	d402      	bmi.n	8008bda <_printf_i+0x186>
 8008bd4:	065f      	lsls	r7, r3, #25
 8008bd6:	bf48      	it	mi
 8008bd8:	b2ad      	uxthmi	r5, r5
 8008bda:	6031      	str	r1, [r6, #0]
 8008bdc:	07d9      	lsls	r1, r3, #31
 8008bde:	bf44      	itt	mi
 8008be0:	f043 0320 	orrmi.w	r3, r3, #32
 8008be4:	6023      	strmi	r3, [r4, #0]
 8008be6:	b11d      	cbz	r5, 8008bf0 <_printf_i+0x19c>
 8008be8:	2310      	movs	r3, #16
 8008bea:	e7ad      	b.n	8008b48 <_printf_i+0xf4>
 8008bec:	4826      	ldr	r0, [pc, #152]	@ (8008c88 <_printf_i+0x234>)
 8008bee:	e7e9      	b.n	8008bc4 <_printf_i+0x170>
 8008bf0:	6823      	ldr	r3, [r4, #0]
 8008bf2:	f023 0320 	bic.w	r3, r3, #32
 8008bf6:	6023      	str	r3, [r4, #0]
 8008bf8:	e7f6      	b.n	8008be8 <_printf_i+0x194>
 8008bfa:	4616      	mov	r6, r2
 8008bfc:	e7bd      	b.n	8008b7a <_printf_i+0x126>
 8008bfe:	6833      	ldr	r3, [r6, #0]
 8008c00:	6825      	ldr	r5, [r4, #0]
 8008c02:	6961      	ldr	r1, [r4, #20]
 8008c04:	1d18      	adds	r0, r3, #4
 8008c06:	6030      	str	r0, [r6, #0]
 8008c08:	062e      	lsls	r6, r5, #24
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	d501      	bpl.n	8008c12 <_printf_i+0x1be>
 8008c0e:	6019      	str	r1, [r3, #0]
 8008c10:	e002      	b.n	8008c18 <_printf_i+0x1c4>
 8008c12:	0668      	lsls	r0, r5, #25
 8008c14:	d5fb      	bpl.n	8008c0e <_printf_i+0x1ba>
 8008c16:	8019      	strh	r1, [r3, #0]
 8008c18:	2300      	movs	r3, #0
 8008c1a:	6123      	str	r3, [r4, #16]
 8008c1c:	4616      	mov	r6, r2
 8008c1e:	e7bc      	b.n	8008b9a <_printf_i+0x146>
 8008c20:	6833      	ldr	r3, [r6, #0]
 8008c22:	1d1a      	adds	r2, r3, #4
 8008c24:	6032      	str	r2, [r6, #0]
 8008c26:	681e      	ldr	r6, [r3, #0]
 8008c28:	6862      	ldr	r2, [r4, #4]
 8008c2a:	2100      	movs	r1, #0
 8008c2c:	4630      	mov	r0, r6
 8008c2e:	f7f7 fadf 	bl	80001f0 <memchr>
 8008c32:	b108      	cbz	r0, 8008c38 <_printf_i+0x1e4>
 8008c34:	1b80      	subs	r0, r0, r6
 8008c36:	6060      	str	r0, [r4, #4]
 8008c38:	6863      	ldr	r3, [r4, #4]
 8008c3a:	6123      	str	r3, [r4, #16]
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c42:	e7aa      	b.n	8008b9a <_printf_i+0x146>
 8008c44:	6923      	ldr	r3, [r4, #16]
 8008c46:	4632      	mov	r2, r6
 8008c48:	4649      	mov	r1, r9
 8008c4a:	4640      	mov	r0, r8
 8008c4c:	47d0      	blx	sl
 8008c4e:	3001      	adds	r0, #1
 8008c50:	d0ad      	beq.n	8008bae <_printf_i+0x15a>
 8008c52:	6823      	ldr	r3, [r4, #0]
 8008c54:	079b      	lsls	r3, r3, #30
 8008c56:	d413      	bmi.n	8008c80 <_printf_i+0x22c>
 8008c58:	68e0      	ldr	r0, [r4, #12]
 8008c5a:	9b03      	ldr	r3, [sp, #12]
 8008c5c:	4298      	cmp	r0, r3
 8008c5e:	bfb8      	it	lt
 8008c60:	4618      	movlt	r0, r3
 8008c62:	e7a6      	b.n	8008bb2 <_printf_i+0x15e>
 8008c64:	2301      	movs	r3, #1
 8008c66:	4632      	mov	r2, r6
 8008c68:	4649      	mov	r1, r9
 8008c6a:	4640      	mov	r0, r8
 8008c6c:	47d0      	blx	sl
 8008c6e:	3001      	adds	r0, #1
 8008c70:	d09d      	beq.n	8008bae <_printf_i+0x15a>
 8008c72:	3501      	adds	r5, #1
 8008c74:	68e3      	ldr	r3, [r4, #12]
 8008c76:	9903      	ldr	r1, [sp, #12]
 8008c78:	1a5b      	subs	r3, r3, r1
 8008c7a:	42ab      	cmp	r3, r5
 8008c7c:	dcf2      	bgt.n	8008c64 <_printf_i+0x210>
 8008c7e:	e7eb      	b.n	8008c58 <_printf_i+0x204>
 8008c80:	2500      	movs	r5, #0
 8008c82:	f104 0619 	add.w	r6, r4, #25
 8008c86:	e7f5      	b.n	8008c74 <_printf_i+0x220>
 8008c88:	0800e510 	.word	0x0800e510
 8008c8c:	0800e521 	.word	0x0800e521

08008c90 <_scanf_float>:
 8008c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c94:	b087      	sub	sp, #28
 8008c96:	4691      	mov	r9, r2
 8008c98:	9303      	str	r3, [sp, #12]
 8008c9a:	688b      	ldr	r3, [r1, #8]
 8008c9c:	1e5a      	subs	r2, r3, #1
 8008c9e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008ca2:	bf81      	itttt	hi
 8008ca4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008ca8:	eb03 0b05 	addhi.w	fp, r3, r5
 8008cac:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008cb0:	608b      	strhi	r3, [r1, #8]
 8008cb2:	680b      	ldr	r3, [r1, #0]
 8008cb4:	460a      	mov	r2, r1
 8008cb6:	f04f 0500 	mov.w	r5, #0
 8008cba:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008cbe:	f842 3b1c 	str.w	r3, [r2], #28
 8008cc2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008cc6:	4680      	mov	r8, r0
 8008cc8:	460c      	mov	r4, r1
 8008cca:	bf98      	it	ls
 8008ccc:	f04f 0b00 	movls.w	fp, #0
 8008cd0:	9201      	str	r2, [sp, #4]
 8008cd2:	4616      	mov	r6, r2
 8008cd4:	46aa      	mov	sl, r5
 8008cd6:	462f      	mov	r7, r5
 8008cd8:	9502      	str	r5, [sp, #8]
 8008cda:	68a2      	ldr	r2, [r4, #8]
 8008cdc:	b15a      	cbz	r2, 8008cf6 <_scanf_float+0x66>
 8008cde:	f8d9 3000 	ldr.w	r3, [r9]
 8008ce2:	781b      	ldrb	r3, [r3, #0]
 8008ce4:	2b4e      	cmp	r3, #78	@ 0x4e
 8008ce6:	d863      	bhi.n	8008db0 <_scanf_float+0x120>
 8008ce8:	2b40      	cmp	r3, #64	@ 0x40
 8008cea:	d83b      	bhi.n	8008d64 <_scanf_float+0xd4>
 8008cec:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008cf0:	b2c8      	uxtb	r0, r1
 8008cf2:	280e      	cmp	r0, #14
 8008cf4:	d939      	bls.n	8008d6a <_scanf_float+0xda>
 8008cf6:	b11f      	cbz	r7, 8008d00 <_scanf_float+0x70>
 8008cf8:	6823      	ldr	r3, [r4, #0]
 8008cfa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008cfe:	6023      	str	r3, [r4, #0]
 8008d00:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008d04:	f1ba 0f01 	cmp.w	sl, #1
 8008d08:	f200 8114 	bhi.w	8008f34 <_scanf_float+0x2a4>
 8008d0c:	9b01      	ldr	r3, [sp, #4]
 8008d0e:	429e      	cmp	r6, r3
 8008d10:	f200 8105 	bhi.w	8008f1e <_scanf_float+0x28e>
 8008d14:	2001      	movs	r0, #1
 8008d16:	b007      	add	sp, #28
 8008d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d1c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008d20:	2a0d      	cmp	r2, #13
 8008d22:	d8e8      	bhi.n	8008cf6 <_scanf_float+0x66>
 8008d24:	a101      	add	r1, pc, #4	@ (adr r1, 8008d2c <_scanf_float+0x9c>)
 8008d26:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008d2a:	bf00      	nop
 8008d2c:	08008e75 	.word	0x08008e75
 8008d30:	08008cf7 	.word	0x08008cf7
 8008d34:	08008cf7 	.word	0x08008cf7
 8008d38:	08008cf7 	.word	0x08008cf7
 8008d3c:	08008ed1 	.word	0x08008ed1
 8008d40:	08008eab 	.word	0x08008eab
 8008d44:	08008cf7 	.word	0x08008cf7
 8008d48:	08008cf7 	.word	0x08008cf7
 8008d4c:	08008e83 	.word	0x08008e83
 8008d50:	08008cf7 	.word	0x08008cf7
 8008d54:	08008cf7 	.word	0x08008cf7
 8008d58:	08008cf7 	.word	0x08008cf7
 8008d5c:	08008cf7 	.word	0x08008cf7
 8008d60:	08008e3f 	.word	0x08008e3f
 8008d64:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008d68:	e7da      	b.n	8008d20 <_scanf_float+0x90>
 8008d6a:	290e      	cmp	r1, #14
 8008d6c:	d8c3      	bhi.n	8008cf6 <_scanf_float+0x66>
 8008d6e:	a001      	add	r0, pc, #4	@ (adr r0, 8008d74 <_scanf_float+0xe4>)
 8008d70:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008d74:	08008e2f 	.word	0x08008e2f
 8008d78:	08008cf7 	.word	0x08008cf7
 8008d7c:	08008e2f 	.word	0x08008e2f
 8008d80:	08008ebf 	.word	0x08008ebf
 8008d84:	08008cf7 	.word	0x08008cf7
 8008d88:	08008dd1 	.word	0x08008dd1
 8008d8c:	08008e15 	.word	0x08008e15
 8008d90:	08008e15 	.word	0x08008e15
 8008d94:	08008e15 	.word	0x08008e15
 8008d98:	08008e15 	.word	0x08008e15
 8008d9c:	08008e15 	.word	0x08008e15
 8008da0:	08008e15 	.word	0x08008e15
 8008da4:	08008e15 	.word	0x08008e15
 8008da8:	08008e15 	.word	0x08008e15
 8008dac:	08008e15 	.word	0x08008e15
 8008db0:	2b6e      	cmp	r3, #110	@ 0x6e
 8008db2:	d809      	bhi.n	8008dc8 <_scanf_float+0x138>
 8008db4:	2b60      	cmp	r3, #96	@ 0x60
 8008db6:	d8b1      	bhi.n	8008d1c <_scanf_float+0x8c>
 8008db8:	2b54      	cmp	r3, #84	@ 0x54
 8008dba:	d07b      	beq.n	8008eb4 <_scanf_float+0x224>
 8008dbc:	2b59      	cmp	r3, #89	@ 0x59
 8008dbe:	d19a      	bne.n	8008cf6 <_scanf_float+0x66>
 8008dc0:	2d07      	cmp	r5, #7
 8008dc2:	d198      	bne.n	8008cf6 <_scanf_float+0x66>
 8008dc4:	2508      	movs	r5, #8
 8008dc6:	e02f      	b.n	8008e28 <_scanf_float+0x198>
 8008dc8:	2b74      	cmp	r3, #116	@ 0x74
 8008dca:	d073      	beq.n	8008eb4 <_scanf_float+0x224>
 8008dcc:	2b79      	cmp	r3, #121	@ 0x79
 8008dce:	e7f6      	b.n	8008dbe <_scanf_float+0x12e>
 8008dd0:	6821      	ldr	r1, [r4, #0]
 8008dd2:	05c8      	lsls	r0, r1, #23
 8008dd4:	d51e      	bpl.n	8008e14 <_scanf_float+0x184>
 8008dd6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008dda:	6021      	str	r1, [r4, #0]
 8008ddc:	3701      	adds	r7, #1
 8008dde:	f1bb 0f00 	cmp.w	fp, #0
 8008de2:	d003      	beq.n	8008dec <_scanf_float+0x15c>
 8008de4:	3201      	adds	r2, #1
 8008de6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008dea:	60a2      	str	r2, [r4, #8]
 8008dec:	68a3      	ldr	r3, [r4, #8]
 8008dee:	3b01      	subs	r3, #1
 8008df0:	60a3      	str	r3, [r4, #8]
 8008df2:	6923      	ldr	r3, [r4, #16]
 8008df4:	3301      	adds	r3, #1
 8008df6:	6123      	str	r3, [r4, #16]
 8008df8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008dfc:	3b01      	subs	r3, #1
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	f8c9 3004 	str.w	r3, [r9, #4]
 8008e04:	f340 8082 	ble.w	8008f0c <_scanf_float+0x27c>
 8008e08:	f8d9 3000 	ldr.w	r3, [r9]
 8008e0c:	3301      	adds	r3, #1
 8008e0e:	f8c9 3000 	str.w	r3, [r9]
 8008e12:	e762      	b.n	8008cda <_scanf_float+0x4a>
 8008e14:	eb1a 0105 	adds.w	r1, sl, r5
 8008e18:	f47f af6d 	bne.w	8008cf6 <_scanf_float+0x66>
 8008e1c:	6822      	ldr	r2, [r4, #0]
 8008e1e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008e22:	6022      	str	r2, [r4, #0]
 8008e24:	460d      	mov	r5, r1
 8008e26:	468a      	mov	sl, r1
 8008e28:	f806 3b01 	strb.w	r3, [r6], #1
 8008e2c:	e7de      	b.n	8008dec <_scanf_float+0x15c>
 8008e2e:	6822      	ldr	r2, [r4, #0]
 8008e30:	0610      	lsls	r0, r2, #24
 8008e32:	f57f af60 	bpl.w	8008cf6 <_scanf_float+0x66>
 8008e36:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008e3a:	6022      	str	r2, [r4, #0]
 8008e3c:	e7f4      	b.n	8008e28 <_scanf_float+0x198>
 8008e3e:	f1ba 0f00 	cmp.w	sl, #0
 8008e42:	d10c      	bne.n	8008e5e <_scanf_float+0x1ce>
 8008e44:	b977      	cbnz	r7, 8008e64 <_scanf_float+0x1d4>
 8008e46:	6822      	ldr	r2, [r4, #0]
 8008e48:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008e4c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008e50:	d108      	bne.n	8008e64 <_scanf_float+0x1d4>
 8008e52:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008e56:	6022      	str	r2, [r4, #0]
 8008e58:	f04f 0a01 	mov.w	sl, #1
 8008e5c:	e7e4      	b.n	8008e28 <_scanf_float+0x198>
 8008e5e:	f1ba 0f02 	cmp.w	sl, #2
 8008e62:	d050      	beq.n	8008f06 <_scanf_float+0x276>
 8008e64:	2d01      	cmp	r5, #1
 8008e66:	d002      	beq.n	8008e6e <_scanf_float+0x1de>
 8008e68:	2d04      	cmp	r5, #4
 8008e6a:	f47f af44 	bne.w	8008cf6 <_scanf_float+0x66>
 8008e6e:	3501      	adds	r5, #1
 8008e70:	b2ed      	uxtb	r5, r5
 8008e72:	e7d9      	b.n	8008e28 <_scanf_float+0x198>
 8008e74:	f1ba 0f01 	cmp.w	sl, #1
 8008e78:	f47f af3d 	bne.w	8008cf6 <_scanf_float+0x66>
 8008e7c:	f04f 0a02 	mov.w	sl, #2
 8008e80:	e7d2      	b.n	8008e28 <_scanf_float+0x198>
 8008e82:	b975      	cbnz	r5, 8008ea2 <_scanf_float+0x212>
 8008e84:	2f00      	cmp	r7, #0
 8008e86:	f47f af37 	bne.w	8008cf8 <_scanf_float+0x68>
 8008e8a:	6822      	ldr	r2, [r4, #0]
 8008e8c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008e90:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008e94:	f040 8103 	bne.w	800909e <_scanf_float+0x40e>
 8008e98:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008e9c:	6022      	str	r2, [r4, #0]
 8008e9e:	2501      	movs	r5, #1
 8008ea0:	e7c2      	b.n	8008e28 <_scanf_float+0x198>
 8008ea2:	2d03      	cmp	r5, #3
 8008ea4:	d0e3      	beq.n	8008e6e <_scanf_float+0x1de>
 8008ea6:	2d05      	cmp	r5, #5
 8008ea8:	e7df      	b.n	8008e6a <_scanf_float+0x1da>
 8008eaa:	2d02      	cmp	r5, #2
 8008eac:	f47f af23 	bne.w	8008cf6 <_scanf_float+0x66>
 8008eb0:	2503      	movs	r5, #3
 8008eb2:	e7b9      	b.n	8008e28 <_scanf_float+0x198>
 8008eb4:	2d06      	cmp	r5, #6
 8008eb6:	f47f af1e 	bne.w	8008cf6 <_scanf_float+0x66>
 8008eba:	2507      	movs	r5, #7
 8008ebc:	e7b4      	b.n	8008e28 <_scanf_float+0x198>
 8008ebe:	6822      	ldr	r2, [r4, #0]
 8008ec0:	0591      	lsls	r1, r2, #22
 8008ec2:	f57f af18 	bpl.w	8008cf6 <_scanf_float+0x66>
 8008ec6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008eca:	6022      	str	r2, [r4, #0]
 8008ecc:	9702      	str	r7, [sp, #8]
 8008ece:	e7ab      	b.n	8008e28 <_scanf_float+0x198>
 8008ed0:	6822      	ldr	r2, [r4, #0]
 8008ed2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008ed6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008eda:	d005      	beq.n	8008ee8 <_scanf_float+0x258>
 8008edc:	0550      	lsls	r0, r2, #21
 8008ede:	f57f af0a 	bpl.w	8008cf6 <_scanf_float+0x66>
 8008ee2:	2f00      	cmp	r7, #0
 8008ee4:	f000 80db 	beq.w	800909e <_scanf_float+0x40e>
 8008ee8:	0591      	lsls	r1, r2, #22
 8008eea:	bf58      	it	pl
 8008eec:	9902      	ldrpl	r1, [sp, #8]
 8008eee:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008ef2:	bf58      	it	pl
 8008ef4:	1a79      	subpl	r1, r7, r1
 8008ef6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008efa:	bf58      	it	pl
 8008efc:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008f00:	6022      	str	r2, [r4, #0]
 8008f02:	2700      	movs	r7, #0
 8008f04:	e790      	b.n	8008e28 <_scanf_float+0x198>
 8008f06:	f04f 0a03 	mov.w	sl, #3
 8008f0a:	e78d      	b.n	8008e28 <_scanf_float+0x198>
 8008f0c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008f10:	4649      	mov	r1, r9
 8008f12:	4640      	mov	r0, r8
 8008f14:	4798      	blx	r3
 8008f16:	2800      	cmp	r0, #0
 8008f18:	f43f aedf 	beq.w	8008cda <_scanf_float+0x4a>
 8008f1c:	e6eb      	b.n	8008cf6 <_scanf_float+0x66>
 8008f1e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008f22:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008f26:	464a      	mov	r2, r9
 8008f28:	4640      	mov	r0, r8
 8008f2a:	4798      	blx	r3
 8008f2c:	6923      	ldr	r3, [r4, #16]
 8008f2e:	3b01      	subs	r3, #1
 8008f30:	6123      	str	r3, [r4, #16]
 8008f32:	e6eb      	b.n	8008d0c <_scanf_float+0x7c>
 8008f34:	1e6b      	subs	r3, r5, #1
 8008f36:	2b06      	cmp	r3, #6
 8008f38:	d824      	bhi.n	8008f84 <_scanf_float+0x2f4>
 8008f3a:	2d02      	cmp	r5, #2
 8008f3c:	d836      	bhi.n	8008fac <_scanf_float+0x31c>
 8008f3e:	9b01      	ldr	r3, [sp, #4]
 8008f40:	429e      	cmp	r6, r3
 8008f42:	f67f aee7 	bls.w	8008d14 <_scanf_float+0x84>
 8008f46:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008f4a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008f4e:	464a      	mov	r2, r9
 8008f50:	4640      	mov	r0, r8
 8008f52:	4798      	blx	r3
 8008f54:	6923      	ldr	r3, [r4, #16]
 8008f56:	3b01      	subs	r3, #1
 8008f58:	6123      	str	r3, [r4, #16]
 8008f5a:	e7f0      	b.n	8008f3e <_scanf_float+0x2ae>
 8008f5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008f60:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008f64:	464a      	mov	r2, r9
 8008f66:	4640      	mov	r0, r8
 8008f68:	4798      	blx	r3
 8008f6a:	6923      	ldr	r3, [r4, #16]
 8008f6c:	3b01      	subs	r3, #1
 8008f6e:	6123      	str	r3, [r4, #16]
 8008f70:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008f74:	fa5f fa8a 	uxtb.w	sl, sl
 8008f78:	f1ba 0f02 	cmp.w	sl, #2
 8008f7c:	d1ee      	bne.n	8008f5c <_scanf_float+0x2cc>
 8008f7e:	3d03      	subs	r5, #3
 8008f80:	b2ed      	uxtb	r5, r5
 8008f82:	1b76      	subs	r6, r6, r5
 8008f84:	6823      	ldr	r3, [r4, #0]
 8008f86:	05da      	lsls	r2, r3, #23
 8008f88:	d530      	bpl.n	8008fec <_scanf_float+0x35c>
 8008f8a:	055b      	lsls	r3, r3, #21
 8008f8c:	d511      	bpl.n	8008fb2 <_scanf_float+0x322>
 8008f8e:	9b01      	ldr	r3, [sp, #4]
 8008f90:	429e      	cmp	r6, r3
 8008f92:	f67f aebf 	bls.w	8008d14 <_scanf_float+0x84>
 8008f96:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008f9a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008f9e:	464a      	mov	r2, r9
 8008fa0:	4640      	mov	r0, r8
 8008fa2:	4798      	blx	r3
 8008fa4:	6923      	ldr	r3, [r4, #16]
 8008fa6:	3b01      	subs	r3, #1
 8008fa8:	6123      	str	r3, [r4, #16]
 8008faa:	e7f0      	b.n	8008f8e <_scanf_float+0x2fe>
 8008fac:	46aa      	mov	sl, r5
 8008fae:	46b3      	mov	fp, r6
 8008fb0:	e7de      	b.n	8008f70 <_scanf_float+0x2e0>
 8008fb2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008fb6:	6923      	ldr	r3, [r4, #16]
 8008fb8:	2965      	cmp	r1, #101	@ 0x65
 8008fba:	f103 33ff 	add.w	r3, r3, #4294967295
 8008fbe:	f106 35ff 	add.w	r5, r6, #4294967295
 8008fc2:	6123      	str	r3, [r4, #16]
 8008fc4:	d00c      	beq.n	8008fe0 <_scanf_float+0x350>
 8008fc6:	2945      	cmp	r1, #69	@ 0x45
 8008fc8:	d00a      	beq.n	8008fe0 <_scanf_float+0x350>
 8008fca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008fce:	464a      	mov	r2, r9
 8008fd0:	4640      	mov	r0, r8
 8008fd2:	4798      	blx	r3
 8008fd4:	6923      	ldr	r3, [r4, #16]
 8008fd6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008fda:	3b01      	subs	r3, #1
 8008fdc:	1eb5      	subs	r5, r6, #2
 8008fde:	6123      	str	r3, [r4, #16]
 8008fe0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008fe4:	464a      	mov	r2, r9
 8008fe6:	4640      	mov	r0, r8
 8008fe8:	4798      	blx	r3
 8008fea:	462e      	mov	r6, r5
 8008fec:	6822      	ldr	r2, [r4, #0]
 8008fee:	f012 0210 	ands.w	r2, r2, #16
 8008ff2:	d001      	beq.n	8008ff8 <_scanf_float+0x368>
 8008ff4:	2000      	movs	r0, #0
 8008ff6:	e68e      	b.n	8008d16 <_scanf_float+0x86>
 8008ff8:	7032      	strb	r2, [r6, #0]
 8008ffa:	6823      	ldr	r3, [r4, #0]
 8008ffc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009000:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009004:	d125      	bne.n	8009052 <_scanf_float+0x3c2>
 8009006:	9b02      	ldr	r3, [sp, #8]
 8009008:	429f      	cmp	r7, r3
 800900a:	d00a      	beq.n	8009022 <_scanf_float+0x392>
 800900c:	1bda      	subs	r2, r3, r7
 800900e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8009012:	429e      	cmp	r6, r3
 8009014:	bf28      	it	cs
 8009016:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800901a:	4922      	ldr	r1, [pc, #136]	@ (80090a4 <_scanf_float+0x414>)
 800901c:	4630      	mov	r0, r6
 800901e:	f000 f977 	bl	8009310 <siprintf>
 8009022:	9901      	ldr	r1, [sp, #4]
 8009024:	2200      	movs	r2, #0
 8009026:	4640      	mov	r0, r8
 8009028:	f003 fc06 	bl	800c838 <_strtod_r>
 800902c:	9b03      	ldr	r3, [sp, #12]
 800902e:	6821      	ldr	r1, [r4, #0]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f011 0f02 	tst.w	r1, #2
 8009036:	ec57 6b10 	vmov	r6, r7, d0
 800903a:	f103 0204 	add.w	r2, r3, #4
 800903e:	d015      	beq.n	800906c <_scanf_float+0x3dc>
 8009040:	9903      	ldr	r1, [sp, #12]
 8009042:	600a      	str	r2, [r1, #0]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	e9c3 6700 	strd	r6, r7, [r3]
 800904a:	68e3      	ldr	r3, [r4, #12]
 800904c:	3301      	adds	r3, #1
 800904e:	60e3      	str	r3, [r4, #12]
 8009050:	e7d0      	b.n	8008ff4 <_scanf_float+0x364>
 8009052:	9b04      	ldr	r3, [sp, #16]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d0e4      	beq.n	8009022 <_scanf_float+0x392>
 8009058:	9905      	ldr	r1, [sp, #20]
 800905a:	230a      	movs	r3, #10
 800905c:	3101      	adds	r1, #1
 800905e:	4640      	mov	r0, r8
 8009060:	f003 fc6a 	bl	800c938 <_strtol_r>
 8009064:	9b04      	ldr	r3, [sp, #16]
 8009066:	9e05      	ldr	r6, [sp, #20]
 8009068:	1ac2      	subs	r2, r0, r3
 800906a:	e7d0      	b.n	800900e <_scanf_float+0x37e>
 800906c:	f011 0f04 	tst.w	r1, #4
 8009070:	9903      	ldr	r1, [sp, #12]
 8009072:	600a      	str	r2, [r1, #0]
 8009074:	d1e6      	bne.n	8009044 <_scanf_float+0x3b4>
 8009076:	681d      	ldr	r5, [r3, #0]
 8009078:	4632      	mov	r2, r6
 800907a:	463b      	mov	r3, r7
 800907c:	4630      	mov	r0, r6
 800907e:	4639      	mov	r1, r7
 8009080:	f7f7 fd64 	bl	8000b4c <__aeabi_dcmpun>
 8009084:	b128      	cbz	r0, 8009092 <_scanf_float+0x402>
 8009086:	4808      	ldr	r0, [pc, #32]	@ (80090a8 <_scanf_float+0x418>)
 8009088:	f001 f958 	bl	800a33c <nanf>
 800908c:	ed85 0a00 	vstr	s0, [r5]
 8009090:	e7db      	b.n	800904a <_scanf_float+0x3ba>
 8009092:	4630      	mov	r0, r6
 8009094:	4639      	mov	r1, r7
 8009096:	f7f7 fdb7 	bl	8000c08 <__aeabi_d2f>
 800909a:	6028      	str	r0, [r5, #0]
 800909c:	e7d5      	b.n	800904a <_scanf_float+0x3ba>
 800909e:	2700      	movs	r7, #0
 80090a0:	e62e      	b.n	8008d00 <_scanf_float+0x70>
 80090a2:	bf00      	nop
 80090a4:	0800e532 	.word	0x0800e532
 80090a8:	0800e630 	.word	0x0800e630

080090ac <std>:
 80090ac:	2300      	movs	r3, #0
 80090ae:	b510      	push	{r4, lr}
 80090b0:	4604      	mov	r4, r0
 80090b2:	e9c0 3300 	strd	r3, r3, [r0]
 80090b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80090ba:	6083      	str	r3, [r0, #8]
 80090bc:	8181      	strh	r1, [r0, #12]
 80090be:	6643      	str	r3, [r0, #100]	@ 0x64
 80090c0:	81c2      	strh	r2, [r0, #14]
 80090c2:	6183      	str	r3, [r0, #24]
 80090c4:	4619      	mov	r1, r3
 80090c6:	2208      	movs	r2, #8
 80090c8:	305c      	adds	r0, #92	@ 0x5c
 80090ca:	f000 fa1d 	bl	8009508 <memset>
 80090ce:	4b0d      	ldr	r3, [pc, #52]	@ (8009104 <std+0x58>)
 80090d0:	6263      	str	r3, [r4, #36]	@ 0x24
 80090d2:	4b0d      	ldr	r3, [pc, #52]	@ (8009108 <std+0x5c>)
 80090d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80090d6:	4b0d      	ldr	r3, [pc, #52]	@ (800910c <std+0x60>)
 80090d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80090da:	4b0d      	ldr	r3, [pc, #52]	@ (8009110 <std+0x64>)
 80090dc:	6323      	str	r3, [r4, #48]	@ 0x30
 80090de:	4b0d      	ldr	r3, [pc, #52]	@ (8009114 <std+0x68>)
 80090e0:	6224      	str	r4, [r4, #32]
 80090e2:	429c      	cmp	r4, r3
 80090e4:	d006      	beq.n	80090f4 <std+0x48>
 80090e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80090ea:	4294      	cmp	r4, r2
 80090ec:	d002      	beq.n	80090f4 <std+0x48>
 80090ee:	33d0      	adds	r3, #208	@ 0xd0
 80090f0:	429c      	cmp	r4, r3
 80090f2:	d105      	bne.n	8009100 <std+0x54>
 80090f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80090f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090fc:	f001 b902 	b.w	800a304 <__retarget_lock_init_recursive>
 8009100:	bd10      	pop	{r4, pc}
 8009102:	bf00      	nop
 8009104:	08009355 	.word	0x08009355
 8009108:	0800937b 	.word	0x0800937b
 800910c:	080093b3 	.word	0x080093b3
 8009110:	080093d7 	.word	0x080093d7
 8009114:	20002a54 	.word	0x20002a54

08009118 <stdio_exit_handler>:
 8009118:	4a02      	ldr	r2, [pc, #8]	@ (8009124 <stdio_exit_handler+0xc>)
 800911a:	4903      	ldr	r1, [pc, #12]	@ (8009128 <stdio_exit_handler+0x10>)
 800911c:	4803      	ldr	r0, [pc, #12]	@ (800912c <stdio_exit_handler+0x14>)
 800911e:	f000 b869 	b.w	80091f4 <_fwalk_sglue>
 8009122:	bf00      	nop
 8009124:	20000048 	.word	0x20000048
 8009128:	0800d06d 	.word	0x0800d06d
 800912c:	20000060 	.word	0x20000060

08009130 <cleanup_stdio>:
 8009130:	6841      	ldr	r1, [r0, #4]
 8009132:	4b0c      	ldr	r3, [pc, #48]	@ (8009164 <cleanup_stdio+0x34>)
 8009134:	4299      	cmp	r1, r3
 8009136:	b510      	push	{r4, lr}
 8009138:	4604      	mov	r4, r0
 800913a:	d001      	beq.n	8009140 <cleanup_stdio+0x10>
 800913c:	f003 ff96 	bl	800d06c <_fflush_r>
 8009140:	68a1      	ldr	r1, [r4, #8]
 8009142:	4b09      	ldr	r3, [pc, #36]	@ (8009168 <cleanup_stdio+0x38>)
 8009144:	4299      	cmp	r1, r3
 8009146:	d002      	beq.n	800914e <cleanup_stdio+0x1e>
 8009148:	4620      	mov	r0, r4
 800914a:	f003 ff8f 	bl	800d06c <_fflush_r>
 800914e:	68e1      	ldr	r1, [r4, #12]
 8009150:	4b06      	ldr	r3, [pc, #24]	@ (800916c <cleanup_stdio+0x3c>)
 8009152:	4299      	cmp	r1, r3
 8009154:	d004      	beq.n	8009160 <cleanup_stdio+0x30>
 8009156:	4620      	mov	r0, r4
 8009158:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800915c:	f003 bf86 	b.w	800d06c <_fflush_r>
 8009160:	bd10      	pop	{r4, pc}
 8009162:	bf00      	nop
 8009164:	20002a54 	.word	0x20002a54
 8009168:	20002abc 	.word	0x20002abc
 800916c:	20002b24 	.word	0x20002b24

08009170 <global_stdio_init.part.0>:
 8009170:	b510      	push	{r4, lr}
 8009172:	4b0b      	ldr	r3, [pc, #44]	@ (80091a0 <global_stdio_init.part.0+0x30>)
 8009174:	4c0b      	ldr	r4, [pc, #44]	@ (80091a4 <global_stdio_init.part.0+0x34>)
 8009176:	4a0c      	ldr	r2, [pc, #48]	@ (80091a8 <global_stdio_init.part.0+0x38>)
 8009178:	601a      	str	r2, [r3, #0]
 800917a:	4620      	mov	r0, r4
 800917c:	2200      	movs	r2, #0
 800917e:	2104      	movs	r1, #4
 8009180:	f7ff ff94 	bl	80090ac <std>
 8009184:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009188:	2201      	movs	r2, #1
 800918a:	2109      	movs	r1, #9
 800918c:	f7ff ff8e 	bl	80090ac <std>
 8009190:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009194:	2202      	movs	r2, #2
 8009196:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800919a:	2112      	movs	r1, #18
 800919c:	f7ff bf86 	b.w	80090ac <std>
 80091a0:	20002b8c 	.word	0x20002b8c
 80091a4:	20002a54 	.word	0x20002a54
 80091a8:	08009119 	.word	0x08009119

080091ac <__sfp_lock_acquire>:
 80091ac:	4801      	ldr	r0, [pc, #4]	@ (80091b4 <__sfp_lock_acquire+0x8>)
 80091ae:	f001 b8ab 	b.w	800a308 <__retarget_lock_acquire_recursive>
 80091b2:	bf00      	nop
 80091b4:	20002bbb 	.word	0x20002bbb

080091b8 <__sfp_lock_release>:
 80091b8:	4801      	ldr	r0, [pc, #4]	@ (80091c0 <__sfp_lock_release+0x8>)
 80091ba:	f001 b8a7 	b.w	800a30c <__retarget_lock_release_recursive>
 80091be:	bf00      	nop
 80091c0:	20002bbb 	.word	0x20002bbb

080091c4 <__sinit>:
 80091c4:	b510      	push	{r4, lr}
 80091c6:	4604      	mov	r4, r0
 80091c8:	f7ff fff0 	bl	80091ac <__sfp_lock_acquire>
 80091cc:	6a23      	ldr	r3, [r4, #32]
 80091ce:	b11b      	cbz	r3, 80091d8 <__sinit+0x14>
 80091d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091d4:	f7ff bff0 	b.w	80091b8 <__sfp_lock_release>
 80091d8:	4b04      	ldr	r3, [pc, #16]	@ (80091ec <__sinit+0x28>)
 80091da:	6223      	str	r3, [r4, #32]
 80091dc:	4b04      	ldr	r3, [pc, #16]	@ (80091f0 <__sinit+0x2c>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d1f5      	bne.n	80091d0 <__sinit+0xc>
 80091e4:	f7ff ffc4 	bl	8009170 <global_stdio_init.part.0>
 80091e8:	e7f2      	b.n	80091d0 <__sinit+0xc>
 80091ea:	bf00      	nop
 80091ec:	08009131 	.word	0x08009131
 80091f0:	20002b8c 	.word	0x20002b8c

080091f4 <_fwalk_sglue>:
 80091f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091f8:	4607      	mov	r7, r0
 80091fa:	4688      	mov	r8, r1
 80091fc:	4614      	mov	r4, r2
 80091fe:	2600      	movs	r6, #0
 8009200:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009204:	f1b9 0901 	subs.w	r9, r9, #1
 8009208:	d505      	bpl.n	8009216 <_fwalk_sglue+0x22>
 800920a:	6824      	ldr	r4, [r4, #0]
 800920c:	2c00      	cmp	r4, #0
 800920e:	d1f7      	bne.n	8009200 <_fwalk_sglue+0xc>
 8009210:	4630      	mov	r0, r6
 8009212:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009216:	89ab      	ldrh	r3, [r5, #12]
 8009218:	2b01      	cmp	r3, #1
 800921a:	d907      	bls.n	800922c <_fwalk_sglue+0x38>
 800921c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009220:	3301      	adds	r3, #1
 8009222:	d003      	beq.n	800922c <_fwalk_sglue+0x38>
 8009224:	4629      	mov	r1, r5
 8009226:	4638      	mov	r0, r7
 8009228:	47c0      	blx	r8
 800922a:	4306      	orrs	r6, r0
 800922c:	3568      	adds	r5, #104	@ 0x68
 800922e:	e7e9      	b.n	8009204 <_fwalk_sglue+0x10>

08009230 <iprintf>:
 8009230:	b40f      	push	{r0, r1, r2, r3}
 8009232:	b507      	push	{r0, r1, r2, lr}
 8009234:	4906      	ldr	r1, [pc, #24]	@ (8009250 <iprintf+0x20>)
 8009236:	ab04      	add	r3, sp, #16
 8009238:	6808      	ldr	r0, [r1, #0]
 800923a:	f853 2b04 	ldr.w	r2, [r3], #4
 800923e:	6881      	ldr	r1, [r0, #8]
 8009240:	9301      	str	r3, [sp, #4]
 8009242:	f003 fd77 	bl	800cd34 <_vfiprintf_r>
 8009246:	b003      	add	sp, #12
 8009248:	f85d eb04 	ldr.w	lr, [sp], #4
 800924c:	b004      	add	sp, #16
 800924e:	4770      	bx	lr
 8009250:	2000005c 	.word	0x2000005c

08009254 <_puts_r>:
 8009254:	6a03      	ldr	r3, [r0, #32]
 8009256:	b570      	push	{r4, r5, r6, lr}
 8009258:	6884      	ldr	r4, [r0, #8]
 800925a:	4605      	mov	r5, r0
 800925c:	460e      	mov	r6, r1
 800925e:	b90b      	cbnz	r3, 8009264 <_puts_r+0x10>
 8009260:	f7ff ffb0 	bl	80091c4 <__sinit>
 8009264:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009266:	07db      	lsls	r3, r3, #31
 8009268:	d405      	bmi.n	8009276 <_puts_r+0x22>
 800926a:	89a3      	ldrh	r3, [r4, #12]
 800926c:	0598      	lsls	r0, r3, #22
 800926e:	d402      	bmi.n	8009276 <_puts_r+0x22>
 8009270:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009272:	f001 f849 	bl	800a308 <__retarget_lock_acquire_recursive>
 8009276:	89a3      	ldrh	r3, [r4, #12]
 8009278:	0719      	lsls	r1, r3, #28
 800927a:	d502      	bpl.n	8009282 <_puts_r+0x2e>
 800927c:	6923      	ldr	r3, [r4, #16]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d135      	bne.n	80092ee <_puts_r+0x9a>
 8009282:	4621      	mov	r1, r4
 8009284:	4628      	mov	r0, r5
 8009286:	f000 f8e9 	bl	800945c <__swsetup_r>
 800928a:	b380      	cbz	r0, 80092ee <_puts_r+0x9a>
 800928c:	f04f 35ff 	mov.w	r5, #4294967295
 8009290:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009292:	07da      	lsls	r2, r3, #31
 8009294:	d405      	bmi.n	80092a2 <_puts_r+0x4e>
 8009296:	89a3      	ldrh	r3, [r4, #12]
 8009298:	059b      	lsls	r3, r3, #22
 800929a:	d402      	bmi.n	80092a2 <_puts_r+0x4e>
 800929c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800929e:	f001 f835 	bl	800a30c <__retarget_lock_release_recursive>
 80092a2:	4628      	mov	r0, r5
 80092a4:	bd70      	pop	{r4, r5, r6, pc}
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	da04      	bge.n	80092b4 <_puts_r+0x60>
 80092aa:	69a2      	ldr	r2, [r4, #24]
 80092ac:	429a      	cmp	r2, r3
 80092ae:	dc17      	bgt.n	80092e0 <_puts_r+0x8c>
 80092b0:	290a      	cmp	r1, #10
 80092b2:	d015      	beq.n	80092e0 <_puts_r+0x8c>
 80092b4:	6823      	ldr	r3, [r4, #0]
 80092b6:	1c5a      	adds	r2, r3, #1
 80092b8:	6022      	str	r2, [r4, #0]
 80092ba:	7019      	strb	r1, [r3, #0]
 80092bc:	68a3      	ldr	r3, [r4, #8]
 80092be:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80092c2:	3b01      	subs	r3, #1
 80092c4:	60a3      	str	r3, [r4, #8]
 80092c6:	2900      	cmp	r1, #0
 80092c8:	d1ed      	bne.n	80092a6 <_puts_r+0x52>
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	da11      	bge.n	80092f2 <_puts_r+0x9e>
 80092ce:	4622      	mov	r2, r4
 80092d0:	210a      	movs	r1, #10
 80092d2:	4628      	mov	r0, r5
 80092d4:	f000 f883 	bl	80093de <__swbuf_r>
 80092d8:	3001      	adds	r0, #1
 80092da:	d0d7      	beq.n	800928c <_puts_r+0x38>
 80092dc:	250a      	movs	r5, #10
 80092de:	e7d7      	b.n	8009290 <_puts_r+0x3c>
 80092e0:	4622      	mov	r2, r4
 80092e2:	4628      	mov	r0, r5
 80092e4:	f000 f87b 	bl	80093de <__swbuf_r>
 80092e8:	3001      	adds	r0, #1
 80092ea:	d1e7      	bne.n	80092bc <_puts_r+0x68>
 80092ec:	e7ce      	b.n	800928c <_puts_r+0x38>
 80092ee:	3e01      	subs	r6, #1
 80092f0:	e7e4      	b.n	80092bc <_puts_r+0x68>
 80092f2:	6823      	ldr	r3, [r4, #0]
 80092f4:	1c5a      	adds	r2, r3, #1
 80092f6:	6022      	str	r2, [r4, #0]
 80092f8:	220a      	movs	r2, #10
 80092fa:	701a      	strb	r2, [r3, #0]
 80092fc:	e7ee      	b.n	80092dc <_puts_r+0x88>
	...

08009300 <puts>:
 8009300:	4b02      	ldr	r3, [pc, #8]	@ (800930c <puts+0xc>)
 8009302:	4601      	mov	r1, r0
 8009304:	6818      	ldr	r0, [r3, #0]
 8009306:	f7ff bfa5 	b.w	8009254 <_puts_r>
 800930a:	bf00      	nop
 800930c:	2000005c 	.word	0x2000005c

08009310 <siprintf>:
 8009310:	b40e      	push	{r1, r2, r3}
 8009312:	b510      	push	{r4, lr}
 8009314:	b09d      	sub	sp, #116	@ 0x74
 8009316:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009318:	9002      	str	r0, [sp, #8]
 800931a:	9006      	str	r0, [sp, #24]
 800931c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009320:	480a      	ldr	r0, [pc, #40]	@ (800934c <siprintf+0x3c>)
 8009322:	9107      	str	r1, [sp, #28]
 8009324:	9104      	str	r1, [sp, #16]
 8009326:	490a      	ldr	r1, [pc, #40]	@ (8009350 <siprintf+0x40>)
 8009328:	f853 2b04 	ldr.w	r2, [r3], #4
 800932c:	9105      	str	r1, [sp, #20]
 800932e:	2400      	movs	r4, #0
 8009330:	a902      	add	r1, sp, #8
 8009332:	6800      	ldr	r0, [r0, #0]
 8009334:	9301      	str	r3, [sp, #4]
 8009336:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009338:	f003 fbd6 	bl	800cae8 <_svfiprintf_r>
 800933c:	9b02      	ldr	r3, [sp, #8]
 800933e:	701c      	strb	r4, [r3, #0]
 8009340:	b01d      	add	sp, #116	@ 0x74
 8009342:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009346:	b003      	add	sp, #12
 8009348:	4770      	bx	lr
 800934a:	bf00      	nop
 800934c:	2000005c 	.word	0x2000005c
 8009350:	ffff0208 	.word	0xffff0208

08009354 <__sread>:
 8009354:	b510      	push	{r4, lr}
 8009356:	460c      	mov	r4, r1
 8009358:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800935c:	f000 ff84 	bl	800a268 <_read_r>
 8009360:	2800      	cmp	r0, #0
 8009362:	bfab      	itete	ge
 8009364:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009366:	89a3      	ldrhlt	r3, [r4, #12]
 8009368:	181b      	addge	r3, r3, r0
 800936a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800936e:	bfac      	ite	ge
 8009370:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009372:	81a3      	strhlt	r3, [r4, #12]
 8009374:	bd10      	pop	{r4, pc}

08009376 <__seofread>:
 8009376:	2000      	movs	r0, #0
 8009378:	4770      	bx	lr

0800937a <__swrite>:
 800937a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800937e:	461f      	mov	r7, r3
 8009380:	898b      	ldrh	r3, [r1, #12]
 8009382:	05db      	lsls	r3, r3, #23
 8009384:	4605      	mov	r5, r0
 8009386:	460c      	mov	r4, r1
 8009388:	4616      	mov	r6, r2
 800938a:	d505      	bpl.n	8009398 <__swrite+0x1e>
 800938c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009390:	2302      	movs	r3, #2
 8009392:	2200      	movs	r2, #0
 8009394:	f000 ff56 	bl	800a244 <_lseek_r>
 8009398:	89a3      	ldrh	r3, [r4, #12]
 800939a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800939e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80093a2:	81a3      	strh	r3, [r4, #12]
 80093a4:	4632      	mov	r2, r6
 80093a6:	463b      	mov	r3, r7
 80093a8:	4628      	mov	r0, r5
 80093aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093ae:	f000 bf6d 	b.w	800a28c <_write_r>

080093b2 <__sseek>:
 80093b2:	b510      	push	{r4, lr}
 80093b4:	460c      	mov	r4, r1
 80093b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093ba:	f000 ff43 	bl	800a244 <_lseek_r>
 80093be:	1c43      	adds	r3, r0, #1
 80093c0:	89a3      	ldrh	r3, [r4, #12]
 80093c2:	bf15      	itete	ne
 80093c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80093c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80093ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80093ce:	81a3      	strheq	r3, [r4, #12]
 80093d0:	bf18      	it	ne
 80093d2:	81a3      	strhne	r3, [r4, #12]
 80093d4:	bd10      	pop	{r4, pc}

080093d6 <__sclose>:
 80093d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093da:	f000 bf23 	b.w	800a224 <_close_r>

080093de <__swbuf_r>:
 80093de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093e0:	460e      	mov	r6, r1
 80093e2:	4614      	mov	r4, r2
 80093e4:	4605      	mov	r5, r0
 80093e6:	b118      	cbz	r0, 80093f0 <__swbuf_r+0x12>
 80093e8:	6a03      	ldr	r3, [r0, #32]
 80093ea:	b90b      	cbnz	r3, 80093f0 <__swbuf_r+0x12>
 80093ec:	f7ff feea 	bl	80091c4 <__sinit>
 80093f0:	69a3      	ldr	r3, [r4, #24]
 80093f2:	60a3      	str	r3, [r4, #8]
 80093f4:	89a3      	ldrh	r3, [r4, #12]
 80093f6:	071a      	lsls	r2, r3, #28
 80093f8:	d501      	bpl.n	80093fe <__swbuf_r+0x20>
 80093fa:	6923      	ldr	r3, [r4, #16]
 80093fc:	b943      	cbnz	r3, 8009410 <__swbuf_r+0x32>
 80093fe:	4621      	mov	r1, r4
 8009400:	4628      	mov	r0, r5
 8009402:	f000 f82b 	bl	800945c <__swsetup_r>
 8009406:	b118      	cbz	r0, 8009410 <__swbuf_r+0x32>
 8009408:	f04f 37ff 	mov.w	r7, #4294967295
 800940c:	4638      	mov	r0, r7
 800940e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009410:	6823      	ldr	r3, [r4, #0]
 8009412:	6922      	ldr	r2, [r4, #16]
 8009414:	1a98      	subs	r0, r3, r2
 8009416:	6963      	ldr	r3, [r4, #20]
 8009418:	b2f6      	uxtb	r6, r6
 800941a:	4283      	cmp	r3, r0
 800941c:	4637      	mov	r7, r6
 800941e:	dc05      	bgt.n	800942c <__swbuf_r+0x4e>
 8009420:	4621      	mov	r1, r4
 8009422:	4628      	mov	r0, r5
 8009424:	f003 fe22 	bl	800d06c <_fflush_r>
 8009428:	2800      	cmp	r0, #0
 800942a:	d1ed      	bne.n	8009408 <__swbuf_r+0x2a>
 800942c:	68a3      	ldr	r3, [r4, #8]
 800942e:	3b01      	subs	r3, #1
 8009430:	60a3      	str	r3, [r4, #8]
 8009432:	6823      	ldr	r3, [r4, #0]
 8009434:	1c5a      	adds	r2, r3, #1
 8009436:	6022      	str	r2, [r4, #0]
 8009438:	701e      	strb	r6, [r3, #0]
 800943a:	6962      	ldr	r2, [r4, #20]
 800943c:	1c43      	adds	r3, r0, #1
 800943e:	429a      	cmp	r2, r3
 8009440:	d004      	beq.n	800944c <__swbuf_r+0x6e>
 8009442:	89a3      	ldrh	r3, [r4, #12]
 8009444:	07db      	lsls	r3, r3, #31
 8009446:	d5e1      	bpl.n	800940c <__swbuf_r+0x2e>
 8009448:	2e0a      	cmp	r6, #10
 800944a:	d1df      	bne.n	800940c <__swbuf_r+0x2e>
 800944c:	4621      	mov	r1, r4
 800944e:	4628      	mov	r0, r5
 8009450:	f003 fe0c 	bl	800d06c <_fflush_r>
 8009454:	2800      	cmp	r0, #0
 8009456:	d0d9      	beq.n	800940c <__swbuf_r+0x2e>
 8009458:	e7d6      	b.n	8009408 <__swbuf_r+0x2a>
	...

0800945c <__swsetup_r>:
 800945c:	b538      	push	{r3, r4, r5, lr}
 800945e:	4b29      	ldr	r3, [pc, #164]	@ (8009504 <__swsetup_r+0xa8>)
 8009460:	4605      	mov	r5, r0
 8009462:	6818      	ldr	r0, [r3, #0]
 8009464:	460c      	mov	r4, r1
 8009466:	b118      	cbz	r0, 8009470 <__swsetup_r+0x14>
 8009468:	6a03      	ldr	r3, [r0, #32]
 800946a:	b90b      	cbnz	r3, 8009470 <__swsetup_r+0x14>
 800946c:	f7ff feaa 	bl	80091c4 <__sinit>
 8009470:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009474:	0719      	lsls	r1, r3, #28
 8009476:	d422      	bmi.n	80094be <__swsetup_r+0x62>
 8009478:	06da      	lsls	r2, r3, #27
 800947a:	d407      	bmi.n	800948c <__swsetup_r+0x30>
 800947c:	2209      	movs	r2, #9
 800947e:	602a      	str	r2, [r5, #0]
 8009480:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009484:	81a3      	strh	r3, [r4, #12]
 8009486:	f04f 30ff 	mov.w	r0, #4294967295
 800948a:	e033      	b.n	80094f4 <__swsetup_r+0x98>
 800948c:	0758      	lsls	r0, r3, #29
 800948e:	d512      	bpl.n	80094b6 <__swsetup_r+0x5a>
 8009490:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009492:	b141      	cbz	r1, 80094a6 <__swsetup_r+0x4a>
 8009494:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009498:	4299      	cmp	r1, r3
 800949a:	d002      	beq.n	80094a2 <__swsetup_r+0x46>
 800949c:	4628      	mov	r0, r5
 800949e:	f001 fdd3 	bl	800b048 <_free_r>
 80094a2:	2300      	movs	r3, #0
 80094a4:	6363      	str	r3, [r4, #52]	@ 0x34
 80094a6:	89a3      	ldrh	r3, [r4, #12]
 80094a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80094ac:	81a3      	strh	r3, [r4, #12]
 80094ae:	2300      	movs	r3, #0
 80094b0:	6063      	str	r3, [r4, #4]
 80094b2:	6923      	ldr	r3, [r4, #16]
 80094b4:	6023      	str	r3, [r4, #0]
 80094b6:	89a3      	ldrh	r3, [r4, #12]
 80094b8:	f043 0308 	orr.w	r3, r3, #8
 80094bc:	81a3      	strh	r3, [r4, #12]
 80094be:	6923      	ldr	r3, [r4, #16]
 80094c0:	b94b      	cbnz	r3, 80094d6 <__swsetup_r+0x7a>
 80094c2:	89a3      	ldrh	r3, [r4, #12]
 80094c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80094c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80094cc:	d003      	beq.n	80094d6 <__swsetup_r+0x7a>
 80094ce:	4621      	mov	r1, r4
 80094d0:	4628      	mov	r0, r5
 80094d2:	f003 fe2b 	bl	800d12c <__smakebuf_r>
 80094d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094da:	f013 0201 	ands.w	r2, r3, #1
 80094de:	d00a      	beq.n	80094f6 <__swsetup_r+0x9a>
 80094e0:	2200      	movs	r2, #0
 80094e2:	60a2      	str	r2, [r4, #8]
 80094e4:	6962      	ldr	r2, [r4, #20]
 80094e6:	4252      	negs	r2, r2
 80094e8:	61a2      	str	r2, [r4, #24]
 80094ea:	6922      	ldr	r2, [r4, #16]
 80094ec:	b942      	cbnz	r2, 8009500 <__swsetup_r+0xa4>
 80094ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80094f2:	d1c5      	bne.n	8009480 <__swsetup_r+0x24>
 80094f4:	bd38      	pop	{r3, r4, r5, pc}
 80094f6:	0799      	lsls	r1, r3, #30
 80094f8:	bf58      	it	pl
 80094fa:	6962      	ldrpl	r2, [r4, #20]
 80094fc:	60a2      	str	r2, [r4, #8]
 80094fe:	e7f4      	b.n	80094ea <__swsetup_r+0x8e>
 8009500:	2000      	movs	r0, #0
 8009502:	e7f7      	b.n	80094f4 <__swsetup_r+0x98>
 8009504:	2000005c 	.word	0x2000005c

08009508 <memset>:
 8009508:	4402      	add	r2, r0
 800950a:	4603      	mov	r3, r0
 800950c:	4293      	cmp	r3, r2
 800950e:	d100      	bne.n	8009512 <memset+0xa>
 8009510:	4770      	bx	lr
 8009512:	f803 1b01 	strb.w	r1, [r3], #1
 8009516:	e7f9      	b.n	800950c <memset+0x4>

08009518 <localtime>:
 8009518:	b538      	push	{r3, r4, r5, lr}
 800951a:	4b0b      	ldr	r3, [pc, #44]	@ (8009548 <localtime+0x30>)
 800951c:	681d      	ldr	r5, [r3, #0]
 800951e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8009520:	4604      	mov	r4, r0
 8009522:	b953      	cbnz	r3, 800953a <localtime+0x22>
 8009524:	2024      	movs	r0, #36	@ 0x24
 8009526:	f001 fe1d 	bl	800b164 <malloc>
 800952a:	4602      	mov	r2, r0
 800952c:	6368      	str	r0, [r5, #52]	@ 0x34
 800952e:	b920      	cbnz	r0, 800953a <localtime+0x22>
 8009530:	4b06      	ldr	r3, [pc, #24]	@ (800954c <localtime+0x34>)
 8009532:	4807      	ldr	r0, [pc, #28]	@ (8009550 <localtime+0x38>)
 8009534:	2132      	movs	r1, #50	@ 0x32
 8009536:	f000 ff07 	bl	800a348 <__assert_func>
 800953a:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 800953c:	4620      	mov	r0, r4
 800953e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009542:	f000 b807 	b.w	8009554 <localtime_r>
 8009546:	bf00      	nop
 8009548:	2000005c 	.word	0x2000005c
 800954c:	0800e537 	.word	0x0800e537
 8009550:	0800e54e 	.word	0x0800e54e

08009554 <localtime_r>:
 8009554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009558:	460c      	mov	r4, r1
 800955a:	4607      	mov	r7, r0
 800955c:	f003 fe7a 	bl	800d254 <__gettzinfo>
 8009560:	4621      	mov	r1, r4
 8009562:	4605      	mov	r5, r0
 8009564:	4638      	mov	r0, r7
 8009566:	f003 fe79 	bl	800d25c <gmtime_r>
 800956a:	6943      	ldr	r3, [r0, #20]
 800956c:	0799      	lsls	r1, r3, #30
 800956e:	4604      	mov	r4, r0
 8009570:	f203 786c 	addw	r8, r3, #1900	@ 0x76c
 8009574:	d106      	bne.n	8009584 <localtime_r+0x30>
 8009576:	2264      	movs	r2, #100	@ 0x64
 8009578:	fb98 f3f2 	sdiv	r3, r8, r2
 800957c:	fb02 8313 	mls	r3, r2, r3, r8
 8009580:	2b00      	cmp	r3, #0
 8009582:	d171      	bne.n	8009668 <localtime_r+0x114>
 8009584:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8009588:	fb98 f3f2 	sdiv	r3, r8, r2
 800958c:	fb02 8313 	mls	r3, r2, r3, r8
 8009590:	fab3 f383 	clz	r3, r3
 8009594:	095b      	lsrs	r3, r3, #5
 8009596:	425e      	negs	r6, r3
 8009598:	4b64      	ldr	r3, [pc, #400]	@ (800972c <localtime_r+0x1d8>)
 800959a:	f006 0630 	and.w	r6, r6, #48	@ 0x30
 800959e:	441e      	add	r6, r3
 80095a0:	f000 fc08 	bl	8009db4 <__tz_lock>
 80095a4:	f000 fc12 	bl	8009dcc <_tzset_unlocked>
 80095a8:	4b61      	ldr	r3, [pc, #388]	@ (8009730 <localtime_r+0x1dc>)
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d06a      	beq.n	8009686 <localtime_r+0x132>
 80095b0:	686b      	ldr	r3, [r5, #4]
 80095b2:	4543      	cmp	r3, r8
 80095b4:	d15a      	bne.n	800966c <localtime_r+0x118>
 80095b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80095ba:	682f      	ldr	r7, [r5, #0]
 80095bc:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 80095c0:	2f00      	cmp	r7, #0
 80095c2:	d15b      	bne.n	800967c <localtime_r+0x128>
 80095c4:	4282      	cmp	r2, r0
 80095c6:	eb73 0101 	sbcs.w	r1, r3, r1
 80095ca:	db5e      	blt.n	800968a <localtime_r+0x136>
 80095cc:	2301      	movs	r3, #1
 80095ce:	6223      	str	r3, [r4, #32]
 80095d0:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 80095d2:	6861      	ldr	r1, [r4, #4]
 80095d4:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80095d8:	fb93 f0f2 	sdiv	r0, r3, r2
 80095dc:	fb02 3310 	mls	r3, r2, r0, r3
 80095e0:	223c      	movs	r2, #60	@ 0x3c
 80095e2:	fb93 f5f2 	sdiv	r5, r3, r2
 80095e6:	fb02 3215 	mls	r2, r2, r5, r3
 80095ea:	6823      	ldr	r3, [r4, #0]
 80095ec:	1a9b      	subs	r3, r3, r2
 80095ee:	68a2      	ldr	r2, [r4, #8]
 80095f0:	6023      	str	r3, [r4, #0]
 80095f2:	1b49      	subs	r1, r1, r5
 80095f4:	1a12      	subs	r2, r2, r0
 80095f6:	2b3b      	cmp	r3, #59	@ 0x3b
 80095f8:	6061      	str	r1, [r4, #4]
 80095fa:	60a2      	str	r2, [r4, #8]
 80095fc:	dd51      	ble.n	80096a2 <localtime_r+0x14e>
 80095fe:	3101      	adds	r1, #1
 8009600:	6061      	str	r1, [r4, #4]
 8009602:	3b3c      	subs	r3, #60	@ 0x3c
 8009604:	6023      	str	r3, [r4, #0]
 8009606:	6863      	ldr	r3, [r4, #4]
 8009608:	2b3b      	cmp	r3, #59	@ 0x3b
 800960a:	dd50      	ble.n	80096ae <localtime_r+0x15a>
 800960c:	3201      	adds	r2, #1
 800960e:	60a2      	str	r2, [r4, #8]
 8009610:	3b3c      	subs	r3, #60	@ 0x3c
 8009612:	6063      	str	r3, [r4, #4]
 8009614:	68a3      	ldr	r3, [r4, #8]
 8009616:	2b17      	cmp	r3, #23
 8009618:	dd4f      	ble.n	80096ba <localtime_r+0x166>
 800961a:	69e2      	ldr	r2, [r4, #28]
 800961c:	3201      	adds	r2, #1
 800961e:	61e2      	str	r2, [r4, #28]
 8009620:	69a2      	ldr	r2, [r4, #24]
 8009622:	3201      	adds	r2, #1
 8009624:	2a07      	cmp	r2, #7
 8009626:	bfa8      	it	ge
 8009628:	2200      	movge	r2, #0
 800962a:	61a2      	str	r2, [r4, #24]
 800962c:	68e2      	ldr	r2, [r4, #12]
 800962e:	3b18      	subs	r3, #24
 8009630:	3201      	adds	r2, #1
 8009632:	60a3      	str	r3, [r4, #8]
 8009634:	6923      	ldr	r3, [r4, #16]
 8009636:	60e2      	str	r2, [r4, #12]
 8009638:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 800963c:	428a      	cmp	r2, r1
 800963e:	dd0e      	ble.n	800965e <localtime_r+0x10a>
 8009640:	2b0b      	cmp	r3, #11
 8009642:	eba2 0201 	sub.w	r2, r2, r1
 8009646:	60e2      	str	r2, [r4, #12]
 8009648:	f103 0201 	add.w	r2, r3, #1
 800964c:	bf09      	itett	eq
 800964e:	6963      	ldreq	r3, [r4, #20]
 8009650:	6122      	strne	r2, [r4, #16]
 8009652:	2200      	moveq	r2, #0
 8009654:	3301      	addeq	r3, #1
 8009656:	bf02      	ittt	eq
 8009658:	6122      	streq	r2, [r4, #16]
 800965a:	6163      	streq	r3, [r4, #20]
 800965c:	61e2      	streq	r2, [r4, #28]
 800965e:	f000 fbaf 	bl	8009dc0 <__tz_unlock>
 8009662:	4620      	mov	r0, r4
 8009664:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009668:	2301      	movs	r3, #1
 800966a:	e794      	b.n	8009596 <localtime_r+0x42>
 800966c:	4640      	mov	r0, r8
 800966e:	f000 faed 	bl	8009c4c <__tzcalc_limits>
 8009672:	2800      	cmp	r0, #0
 8009674:	d19f      	bne.n	80095b6 <localtime_r+0x62>
 8009676:	f04f 33ff 	mov.w	r3, #4294967295
 800967a:	e004      	b.n	8009686 <localtime_r+0x132>
 800967c:	4282      	cmp	r2, r0
 800967e:	eb73 0101 	sbcs.w	r1, r3, r1
 8009682:	da02      	bge.n	800968a <localtime_r+0x136>
 8009684:	2300      	movs	r3, #0
 8009686:	6223      	str	r3, [r4, #32]
 8009688:	e009      	b.n	800969e <localtime_r+0x14a>
 800968a:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	@ 0x48
 800968e:	4282      	cmp	r2, r0
 8009690:	418b      	sbcs	r3, r1
 8009692:	bfb4      	ite	lt
 8009694:	2301      	movlt	r3, #1
 8009696:	2300      	movge	r3, #0
 8009698:	6223      	str	r3, [r4, #32]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d198      	bne.n	80095d0 <localtime_r+0x7c>
 800969e:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80096a0:	e797      	b.n	80095d2 <localtime_r+0x7e>
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	daaf      	bge.n	8009606 <localtime_r+0xb2>
 80096a6:	3901      	subs	r1, #1
 80096a8:	6061      	str	r1, [r4, #4]
 80096aa:	333c      	adds	r3, #60	@ 0x3c
 80096ac:	e7aa      	b.n	8009604 <localtime_r+0xb0>
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	dab0      	bge.n	8009614 <localtime_r+0xc0>
 80096b2:	3a01      	subs	r2, #1
 80096b4:	60a2      	str	r2, [r4, #8]
 80096b6:	333c      	adds	r3, #60	@ 0x3c
 80096b8:	e7ab      	b.n	8009612 <localtime_r+0xbe>
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	dacf      	bge.n	800965e <localtime_r+0x10a>
 80096be:	69e2      	ldr	r2, [r4, #28]
 80096c0:	3a01      	subs	r2, #1
 80096c2:	61e2      	str	r2, [r4, #28]
 80096c4:	69a2      	ldr	r2, [r4, #24]
 80096c6:	3a01      	subs	r2, #1
 80096c8:	bf48      	it	mi
 80096ca:	2206      	movmi	r2, #6
 80096cc:	61a2      	str	r2, [r4, #24]
 80096ce:	68e2      	ldr	r2, [r4, #12]
 80096d0:	3318      	adds	r3, #24
 80096d2:	3a01      	subs	r2, #1
 80096d4:	60e2      	str	r2, [r4, #12]
 80096d6:	60a3      	str	r3, [r4, #8]
 80096d8:	2a00      	cmp	r2, #0
 80096da:	d1c0      	bne.n	800965e <localtime_r+0x10a>
 80096dc:	6923      	ldr	r3, [r4, #16]
 80096de:	3b01      	subs	r3, #1
 80096e0:	d405      	bmi.n	80096ee <localtime_r+0x19a>
 80096e2:	6123      	str	r3, [r4, #16]
 80096e4:	6923      	ldr	r3, [r4, #16]
 80096e6:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 80096ea:	60e3      	str	r3, [r4, #12]
 80096ec:	e7b7      	b.n	800965e <localtime_r+0x10a>
 80096ee:	230b      	movs	r3, #11
 80096f0:	6123      	str	r3, [r4, #16]
 80096f2:	6963      	ldr	r3, [r4, #20]
 80096f4:	1e5a      	subs	r2, r3, #1
 80096f6:	6162      	str	r2, [r4, #20]
 80096f8:	0792      	lsls	r2, r2, #30
 80096fa:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 80096fe:	d105      	bne.n	800970c <localtime_r+0x1b8>
 8009700:	2164      	movs	r1, #100	@ 0x64
 8009702:	fb93 f2f1 	sdiv	r2, r3, r1
 8009706:	fb01 3212 	mls	r2, r1, r2, r3
 800970a:	b962      	cbnz	r2, 8009726 <localtime_r+0x1d2>
 800970c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8009710:	fb93 f1f2 	sdiv	r1, r3, r2
 8009714:	fb02 3311 	mls	r3, r2, r1, r3
 8009718:	fab3 f383 	clz	r3, r3
 800971c:	095b      	lsrs	r3, r3, #5
 800971e:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8009722:	61e3      	str	r3, [r4, #28]
 8009724:	e7de      	b.n	80096e4 <localtime_r+0x190>
 8009726:	2301      	movs	r3, #1
 8009728:	e7f9      	b.n	800971e <localtime_r+0x1ca>
 800972a:	bf00      	nop
 800972c:	0800e7f8 	.word	0x0800e7f8
 8009730:	20002bb0 	.word	0x20002bb0

08009734 <validate_structure>:
 8009734:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009736:	6801      	ldr	r1, [r0, #0]
 8009738:	293b      	cmp	r1, #59	@ 0x3b
 800973a:	4604      	mov	r4, r0
 800973c:	d911      	bls.n	8009762 <validate_structure+0x2e>
 800973e:	223c      	movs	r2, #60	@ 0x3c
 8009740:	4668      	mov	r0, sp
 8009742:	f000 fe1f 	bl	800a384 <div>
 8009746:	9a01      	ldr	r2, [sp, #4]
 8009748:	6863      	ldr	r3, [r4, #4]
 800974a:	9900      	ldr	r1, [sp, #0]
 800974c:	2a00      	cmp	r2, #0
 800974e:	440b      	add	r3, r1
 8009750:	6063      	str	r3, [r4, #4]
 8009752:	bfbb      	ittet	lt
 8009754:	323c      	addlt	r2, #60	@ 0x3c
 8009756:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800975a:	6022      	strge	r2, [r4, #0]
 800975c:	6022      	strlt	r2, [r4, #0]
 800975e:	bfb8      	it	lt
 8009760:	6063      	strlt	r3, [r4, #4]
 8009762:	6861      	ldr	r1, [r4, #4]
 8009764:	293b      	cmp	r1, #59	@ 0x3b
 8009766:	d911      	bls.n	800978c <validate_structure+0x58>
 8009768:	223c      	movs	r2, #60	@ 0x3c
 800976a:	4668      	mov	r0, sp
 800976c:	f000 fe0a 	bl	800a384 <div>
 8009770:	9a01      	ldr	r2, [sp, #4]
 8009772:	68a3      	ldr	r3, [r4, #8]
 8009774:	9900      	ldr	r1, [sp, #0]
 8009776:	2a00      	cmp	r2, #0
 8009778:	440b      	add	r3, r1
 800977a:	60a3      	str	r3, [r4, #8]
 800977c:	bfbb      	ittet	lt
 800977e:	323c      	addlt	r2, #60	@ 0x3c
 8009780:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8009784:	6062      	strge	r2, [r4, #4]
 8009786:	6062      	strlt	r2, [r4, #4]
 8009788:	bfb8      	it	lt
 800978a:	60a3      	strlt	r3, [r4, #8]
 800978c:	68a1      	ldr	r1, [r4, #8]
 800978e:	2917      	cmp	r1, #23
 8009790:	d911      	bls.n	80097b6 <validate_structure+0x82>
 8009792:	2218      	movs	r2, #24
 8009794:	4668      	mov	r0, sp
 8009796:	f000 fdf5 	bl	800a384 <div>
 800979a:	9a01      	ldr	r2, [sp, #4]
 800979c:	68e3      	ldr	r3, [r4, #12]
 800979e:	9900      	ldr	r1, [sp, #0]
 80097a0:	2a00      	cmp	r2, #0
 80097a2:	440b      	add	r3, r1
 80097a4:	60e3      	str	r3, [r4, #12]
 80097a6:	bfbb      	ittet	lt
 80097a8:	3218      	addlt	r2, #24
 80097aa:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80097ae:	60a2      	strge	r2, [r4, #8]
 80097b0:	60a2      	strlt	r2, [r4, #8]
 80097b2:	bfb8      	it	lt
 80097b4:	60e3      	strlt	r3, [r4, #12]
 80097b6:	6921      	ldr	r1, [r4, #16]
 80097b8:	290b      	cmp	r1, #11
 80097ba:	d911      	bls.n	80097e0 <validate_structure+0xac>
 80097bc:	220c      	movs	r2, #12
 80097be:	4668      	mov	r0, sp
 80097c0:	f000 fde0 	bl	800a384 <div>
 80097c4:	9a01      	ldr	r2, [sp, #4]
 80097c6:	6963      	ldr	r3, [r4, #20]
 80097c8:	9900      	ldr	r1, [sp, #0]
 80097ca:	2a00      	cmp	r2, #0
 80097cc:	440b      	add	r3, r1
 80097ce:	6163      	str	r3, [r4, #20]
 80097d0:	bfbb      	ittet	lt
 80097d2:	320c      	addlt	r2, #12
 80097d4:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80097d8:	6122      	strge	r2, [r4, #16]
 80097da:	6122      	strlt	r2, [r4, #16]
 80097dc:	bfb8      	it	lt
 80097de:	6163      	strlt	r3, [r4, #20]
 80097e0:	6963      	ldr	r3, [r4, #20]
 80097e2:	079a      	lsls	r2, r3, #30
 80097e4:	d11c      	bne.n	8009820 <validate_structure+0xec>
 80097e6:	2164      	movs	r1, #100	@ 0x64
 80097e8:	fb93 f2f1 	sdiv	r2, r3, r1
 80097ec:	fb01 3212 	mls	r2, r1, r2, r3
 80097f0:	b9c2      	cbnz	r2, 8009824 <validate_structure+0xf0>
 80097f2:	f203 736c 	addw	r3, r3, #1900	@ 0x76c
 80097f6:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80097fa:	fb93 f1f2 	sdiv	r1, r3, r2
 80097fe:	fb02 3311 	mls	r3, r2, r1, r3
 8009802:	2b00      	cmp	r3, #0
 8009804:	bf0c      	ite	eq
 8009806:	231d      	moveq	r3, #29
 8009808:	231c      	movne	r3, #28
 800980a:	68e2      	ldr	r2, [r4, #12]
 800980c:	2a00      	cmp	r2, #0
 800980e:	dc0b      	bgt.n	8009828 <validate_structure+0xf4>
 8009810:	4d31      	ldr	r5, [pc, #196]	@ (80098d8 <validate_structure+0x1a4>)
 8009812:	200b      	movs	r0, #11
 8009814:	2164      	movs	r1, #100	@ 0x64
 8009816:	68e6      	ldr	r6, [r4, #12]
 8009818:	2e00      	cmp	r6, #0
 800981a:	dd30      	ble.n	800987e <validate_structure+0x14a>
 800981c:	b003      	add	sp, #12
 800981e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009820:	231c      	movs	r3, #28
 8009822:	e7f2      	b.n	800980a <validate_structure+0xd6>
 8009824:	231d      	movs	r3, #29
 8009826:	e7f0      	b.n	800980a <validate_structure+0xd6>
 8009828:	4d2b      	ldr	r5, [pc, #172]	@ (80098d8 <validate_structure+0x1a4>)
 800982a:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 800982e:	2a01      	cmp	r2, #1
 8009830:	bf14      	ite	ne
 8009832:	f855 0022 	ldrne.w	r0, [r5, r2, lsl #2]
 8009836:	4618      	moveq	r0, r3
 8009838:	4281      	cmp	r1, r0
 800983a:	ddef      	ble.n	800981c <validate_structure+0xe8>
 800983c:	3201      	adds	r2, #1
 800983e:	1a09      	subs	r1, r1, r0
 8009840:	2a0c      	cmp	r2, #12
 8009842:	60e1      	str	r1, [r4, #12]
 8009844:	6122      	str	r2, [r4, #16]
 8009846:	d1f0      	bne.n	800982a <validate_structure+0xf6>
 8009848:	6963      	ldr	r3, [r4, #20]
 800984a:	2100      	movs	r1, #0
 800984c:	1c5a      	adds	r2, r3, #1
 800984e:	6121      	str	r1, [r4, #16]
 8009850:	0791      	lsls	r1, r2, #30
 8009852:	6162      	str	r2, [r4, #20]
 8009854:	d13c      	bne.n	80098d0 <validate_structure+0x19c>
 8009856:	2164      	movs	r1, #100	@ 0x64
 8009858:	fb92 f0f1 	sdiv	r0, r2, r1
 800985c:	fb01 2210 	mls	r2, r1, r0, r2
 8009860:	2a00      	cmp	r2, #0
 8009862:	d137      	bne.n	80098d4 <validate_structure+0x1a0>
 8009864:	f203 736d 	addw	r3, r3, #1901	@ 0x76d
 8009868:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800986c:	fb93 f1f2 	sdiv	r1, r3, r2
 8009870:	fb02 3311 	mls	r3, r2, r1, r3
 8009874:	2b00      	cmp	r3, #0
 8009876:	bf0c      	ite	eq
 8009878:	231d      	moveq	r3, #29
 800987a:	231c      	movne	r3, #28
 800987c:	e7d5      	b.n	800982a <validate_structure+0xf6>
 800987e:	6922      	ldr	r2, [r4, #16]
 8009880:	3a01      	subs	r2, #1
 8009882:	6122      	str	r2, [r4, #16]
 8009884:	3201      	adds	r2, #1
 8009886:	d116      	bne.n	80098b6 <validate_structure+0x182>
 8009888:	6963      	ldr	r3, [r4, #20]
 800988a:	1e5a      	subs	r2, r3, #1
 800988c:	0797      	lsls	r7, r2, #30
 800988e:	e9c4 0204 	strd	r0, r2, [r4, #16]
 8009892:	d119      	bne.n	80098c8 <validate_structure+0x194>
 8009894:	fb92 f7f1 	sdiv	r7, r2, r1
 8009898:	fb01 2217 	mls	r2, r1, r7, r2
 800989c:	b9b2      	cbnz	r2, 80098cc <validate_structure+0x198>
 800989e:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 80098a2:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80098a6:	fb93 f7f2 	sdiv	r7, r3, r2
 80098aa:	fb02 3317 	mls	r3, r2, r7, r3
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	bf0c      	ite	eq
 80098b2:	231d      	moveq	r3, #29
 80098b4:	231c      	movne	r3, #28
 80098b6:	6922      	ldr	r2, [r4, #16]
 80098b8:	2a01      	cmp	r2, #1
 80098ba:	bf14      	ite	ne
 80098bc:	f855 2022 	ldrne.w	r2, [r5, r2, lsl #2]
 80098c0:	461a      	moveq	r2, r3
 80098c2:	4432      	add	r2, r6
 80098c4:	60e2      	str	r2, [r4, #12]
 80098c6:	e7a6      	b.n	8009816 <validate_structure+0xe2>
 80098c8:	231c      	movs	r3, #28
 80098ca:	e7f4      	b.n	80098b6 <validate_structure+0x182>
 80098cc:	231d      	movs	r3, #29
 80098ce:	e7f2      	b.n	80098b6 <validate_structure+0x182>
 80098d0:	231c      	movs	r3, #28
 80098d2:	e7aa      	b.n	800982a <validate_structure+0xf6>
 80098d4:	231d      	movs	r3, #29
 80098d6:	e7a8      	b.n	800982a <validate_structure+0xf6>
 80098d8:	0800e7c8 	.word	0x0800e7c8

080098dc <mktime>:
 80098dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098e0:	b085      	sub	sp, #20
 80098e2:	4607      	mov	r7, r0
 80098e4:	f003 fcb6 	bl	800d254 <__gettzinfo>
 80098e8:	4681      	mov	r9, r0
 80098ea:	4638      	mov	r0, r7
 80098ec:	f7ff ff22 	bl	8009734 <validate_structure>
 80098f0:	e9d7 4300 	ldrd	r4, r3, [r7]
 80098f4:	223c      	movs	r2, #60	@ 0x3c
 80098f6:	fb02 4403 	mla	r4, r2, r3, r4
 80098fa:	68bb      	ldr	r3, [r7, #8]
 80098fc:	697d      	ldr	r5, [r7, #20]
 80098fe:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8009902:	fb02 4403 	mla	r4, r2, r3, r4
 8009906:	e9d7 6303 	ldrd	r6, r3, [r7, #12]
 800990a:	4ac3      	ldr	r2, [pc, #780]	@ (8009c18 <mktime+0x33c>)
 800990c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8009910:	3e01      	subs	r6, #1
 8009912:	2b01      	cmp	r3, #1
 8009914:	4416      	add	r6, r2
 8009916:	dd11      	ble.n	800993c <mktime+0x60>
 8009918:	07a9      	lsls	r1, r5, #30
 800991a:	d10f      	bne.n	800993c <mktime+0x60>
 800991c:	2264      	movs	r2, #100	@ 0x64
 800991e:	fb95 f3f2 	sdiv	r3, r5, r2
 8009922:	fb02 5313 	mls	r3, r2, r3, r5
 8009926:	b943      	cbnz	r3, 800993a <mktime+0x5e>
 8009928:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800992c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8009930:	fb93 f1f2 	sdiv	r1, r3, r2
 8009934:	fb02 3311 	mls	r3, r2, r1, r3
 8009938:	b903      	cbnz	r3, 800993c <mktime+0x60>
 800993a:	3601      	adds	r6, #1
 800993c:	f505 531c 	add.w	r3, r5, #9984	@ 0x2700
 8009940:	3310      	adds	r3, #16
 8009942:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8009946:	4293      	cmp	r3, r2
 8009948:	61fe      	str	r6, [r7, #28]
 800994a:	f200 8170 	bhi.w	8009c2e <mktime+0x352>
 800994e:	2d46      	cmp	r5, #70	@ 0x46
 8009950:	f340 80b6 	ble.w	8009ac0 <mktime+0x1e4>
 8009954:	2346      	movs	r3, #70	@ 0x46
 8009956:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800995a:	2164      	movs	r1, #100	@ 0x64
 800995c:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8009960:	079a      	lsls	r2, r3, #30
 8009962:	f040 80a7 	bne.w	8009ab4 <mktime+0x1d8>
 8009966:	fb93 f2f1 	sdiv	r2, r3, r1
 800996a:	fb01 3212 	mls	r2, r1, r2, r3
 800996e:	2a00      	cmp	r2, #0
 8009970:	f040 80a3 	bne.w	8009aba <mktime+0x1de>
 8009974:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 8009978:	fb92 fef0 	sdiv	lr, r2, r0
 800997c:	fb00 221e 	mls	r2, r0, lr, r2
 8009980:	2a00      	cmp	r2, #0
 8009982:	bf0c      	ite	eq
 8009984:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 8009988:	4662      	movne	r2, ip
 800998a:	3301      	adds	r3, #1
 800998c:	429d      	cmp	r5, r3
 800998e:	4416      	add	r6, r2
 8009990:	d1e6      	bne.n	8009960 <mktime+0x84>
 8009992:	4ba2      	ldr	r3, [pc, #648]	@ (8009c1c <mktime+0x340>)
 8009994:	ea4f 78e4 	mov.w	r8, r4, asr #31
 8009998:	fbc6 4803 	smlal	r4, r8, r6, r3
 800999c:	f000 fa0a 	bl	8009db4 <__tz_lock>
 80099a0:	f000 fa14 	bl	8009dcc <_tzset_unlocked>
 80099a4:	4b9e      	ldr	r3, [pc, #632]	@ (8009c20 <mktime+0x344>)
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	f000 8147 	beq.w	8009c3c <mktime+0x360>
 80099ae:	f8d7 a020 	ldr.w	sl, [r7, #32]
 80099b2:	6978      	ldr	r0, [r7, #20]
 80099b4:	4653      	mov	r3, sl
 80099b6:	2b01      	cmp	r3, #1
 80099b8:	bfa8      	it	ge
 80099ba:	2301      	movge	r3, #1
 80099bc:	9301      	str	r3, [sp, #4]
 80099be:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80099c2:	f200 706c 	addw	r0, r0, #1900	@ 0x76c
 80099c6:	4283      	cmp	r3, r0
 80099c8:	f040 80bd 	bne.w	8009b46 <mktime+0x26a>
 80099cc:	e9d9 2108 	ldrd	r2, r1, [r9, #32]
 80099d0:	f8d9 0050 	ldr.w	r0, [r9, #80]	@ 0x50
 80099d4:	f8d9 c04c 	ldr.w	ip, [r9, #76]	@ 0x4c
 80099d8:	1a13      	subs	r3, r2, r0
 80099da:	9303      	str	r3, [sp, #12]
 80099dc:	f8d9 3048 	ldr.w	r3, [r9, #72]	@ 0x48
 80099e0:	9302      	str	r3, [sp, #8]
 80099e2:	9a02      	ldr	r2, [sp, #8]
 80099e4:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 80099e8:	eb61 7be0 	sbc.w	fp, r1, r0, asr #31
 80099ec:	ebb2 0e03 	subs.w	lr, r2, r3
 80099f0:	eb6c 71e3 	sbc.w	r1, ip, r3, asr #31
 80099f4:	4574      	cmp	r4, lr
 80099f6:	eb78 0201 	sbcs.w	r2, r8, r1
 80099fa:	f280 80c7 	bge.w	8009b8c <mktime+0x2b0>
 80099fe:	f8d9 2000 	ldr.w	r2, [r9]
 8009a02:	2a00      	cmp	r2, #0
 8009a04:	f000 80d0 	beq.w	8009ba8 <mktime+0x2cc>
 8009a08:	9a03      	ldr	r2, [sp, #12]
 8009a0a:	4294      	cmp	r4, r2
 8009a0c:	eb78 020b 	sbcs.w	r2, r8, fp
 8009a10:	f2c0 8111 	blt.w	8009c36 <mktime+0x35a>
 8009a14:	4574      	cmp	r4, lr
 8009a16:	eb78 0101 	sbcs.w	r1, r8, r1
 8009a1a:	bfb4      	ite	lt
 8009a1c:	f04f 0b01 	movlt.w	fp, #1
 8009a20:	f04f 0b00 	movge.w	fp, #0
 8009a24:	f1ba 0f00 	cmp.w	sl, #0
 8009a28:	f2c0 8094 	blt.w	8009b54 <mktime+0x278>
 8009a2c:	9a01      	ldr	r2, [sp, #4]
 8009a2e:	ea82 0a0b 	eor.w	sl, r2, fp
 8009a32:	f1ba 0f01 	cmp.w	sl, #1
 8009a36:	f040 808d 	bne.w	8009b54 <mktime+0x278>
 8009a3a:	f1bb 0f00 	cmp.w	fp, #0
 8009a3e:	f000 80c2 	beq.w	8009bc6 <mktime+0x2ea>
 8009a42:	1a1b      	subs	r3, r3, r0
 8009a44:	683a      	ldr	r2, [r7, #0]
 8009a46:	441a      	add	r2, r3
 8009a48:	191c      	adds	r4, r3, r4
 8009a4a:	603a      	str	r2, [r7, #0]
 8009a4c:	4638      	mov	r0, r7
 8009a4e:	68fa      	ldr	r2, [r7, #12]
 8009a50:	9201      	str	r2, [sp, #4]
 8009a52:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 8009a56:	f7ff fe6d 	bl	8009734 <validate_structure>
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	9a01      	ldr	r2, [sp, #4]
 8009a5e:	1a9b      	subs	r3, r3, r2
 8009a60:	d078      	beq.n	8009b54 <mktime+0x278>
 8009a62:	2b01      	cmp	r3, #1
 8009a64:	f300 80b1 	bgt.w	8009bca <mktime+0x2ee>
 8009a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a6c:	bfa8      	it	ge
 8009a6e:	469a      	movge	sl, r3
 8009a70:	69fb      	ldr	r3, [r7, #28]
 8009a72:	eb1a 0303 	adds.w	r3, sl, r3
 8009a76:	4456      	add	r6, sl
 8009a78:	f140 80b0 	bpl.w	8009bdc <mktime+0x300>
 8009a7c:	1e6b      	subs	r3, r5, #1
 8009a7e:	0799      	lsls	r1, r3, #30
 8009a80:	f040 80a6 	bne.w	8009bd0 <mktime+0x2f4>
 8009a84:	2264      	movs	r2, #100	@ 0x64
 8009a86:	fb93 f1f2 	sdiv	r1, r3, r2
 8009a8a:	fb02 3311 	mls	r3, r2, r1, r3
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	f040 80a1 	bne.w	8009bd6 <mktime+0x2fa>
 8009a94:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8009a98:	f205 756b 	addw	r5, r5, #1899	@ 0x76b
 8009a9c:	fb95 f2f3 	sdiv	r2, r5, r3
 8009aa0:	fb03 5512 	mls	r5, r3, r2, r5
 8009aa4:	2d00      	cmp	r5, #0
 8009aa6:	f240 136d 	movw	r3, #365	@ 0x16d
 8009aaa:	bf18      	it	ne
 8009aac:	f44f 73b6 	movne.w	r3, #364	@ 0x16c
 8009ab0:	61fb      	str	r3, [r7, #28]
 8009ab2:	e04f      	b.n	8009b54 <mktime+0x278>
 8009ab4:	f240 126d 	movw	r2, #365	@ 0x16d
 8009ab8:	e767      	b.n	800998a <mktime+0xae>
 8009aba:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 8009abe:	e764      	b.n	800998a <mktime+0xae>
 8009ac0:	f43f af67 	beq.w	8009992 <mktime+0xb6>
 8009ac4:	2345      	movs	r3, #69	@ 0x45
 8009ac6:	f240 1c6d 	movw	ip, #365	@ 0x16d
 8009aca:	2164      	movs	r1, #100	@ 0x64
 8009acc:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8009ad0:	e012      	b.n	8009af8 <mktime+0x21c>
 8009ad2:	bb62      	cbnz	r2, 8009b2e <mktime+0x252>
 8009ad4:	fb93 f2f1 	sdiv	r2, r3, r1
 8009ad8:	fb01 3212 	mls	r2, r1, r2, r3
 8009adc:	bb52      	cbnz	r2, 8009b34 <mktime+0x258>
 8009ade:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 8009ae2:	fb92 fef0 	sdiv	lr, r2, r0
 8009ae6:	fb00 221e 	mls	r2, r0, lr, r2
 8009aea:	2a00      	cmp	r2, #0
 8009aec:	bf0c      	ite	eq
 8009aee:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 8009af2:	4662      	movne	r2, ip
 8009af4:	1ab6      	subs	r6, r6, r2
 8009af6:	3b01      	subs	r3, #1
 8009af8:	429d      	cmp	r5, r3
 8009afa:	f003 0203 	and.w	r2, r3, #3
 8009afe:	dbe8      	blt.n	8009ad2 <mktime+0x1f6>
 8009b00:	b9da      	cbnz	r2, 8009b3a <mktime+0x25e>
 8009b02:	2264      	movs	r2, #100	@ 0x64
 8009b04:	fb95 f3f2 	sdiv	r3, r5, r2
 8009b08:	fb02 5313 	mls	r3, r2, r3, r5
 8009b0c:	b9c3      	cbnz	r3, 8009b40 <mktime+0x264>
 8009b0e:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 8009b12:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8009b16:	fb93 f1f2 	sdiv	r1, r3, r2
 8009b1a:	fb02 3311 	mls	r3, r2, r1, r3
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	f240 136d 	movw	r3, #365	@ 0x16d
 8009b24:	bf08      	it	eq
 8009b26:	f44f 73b7 	moveq.w	r3, #366	@ 0x16e
 8009b2a:	1af6      	subs	r6, r6, r3
 8009b2c:	e731      	b.n	8009992 <mktime+0xb6>
 8009b2e:	f240 126d 	movw	r2, #365	@ 0x16d
 8009b32:	e7df      	b.n	8009af4 <mktime+0x218>
 8009b34:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 8009b38:	e7dc      	b.n	8009af4 <mktime+0x218>
 8009b3a:	f240 136d 	movw	r3, #365	@ 0x16d
 8009b3e:	e7f4      	b.n	8009b2a <mktime+0x24e>
 8009b40:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 8009b44:	e7f1      	b.n	8009b2a <mktime+0x24e>
 8009b46:	f000 f881 	bl	8009c4c <__tzcalc_limits>
 8009b4a:	2800      	cmp	r0, #0
 8009b4c:	f47f af3e 	bne.w	80099cc <mktime+0xf0>
 8009b50:	f8dd b004 	ldr.w	fp, [sp, #4]
 8009b54:	f1bb 0f01 	cmp.w	fp, #1
 8009b58:	d172      	bne.n	8009c40 <mktime+0x364>
 8009b5a:	f8d9 3050 	ldr.w	r3, [r9, #80]	@ 0x50
 8009b5e:	191c      	adds	r4, r3, r4
 8009b60:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 8009b64:	f04f 0b01 	mov.w	fp, #1
 8009b68:	f000 f92a 	bl	8009dc0 <__tz_unlock>
 8009b6c:	3604      	adds	r6, #4
 8009b6e:	2307      	movs	r3, #7
 8009b70:	fb96 f3f3 	sdiv	r3, r6, r3
 8009b74:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8009b78:	1af6      	subs	r6, r6, r3
 8009b7a:	d456      	bmi.n	8009c2a <mktime+0x34e>
 8009b7c:	f8c7 b020 	str.w	fp, [r7, #32]
 8009b80:	61be      	str	r6, [r7, #24]
 8009b82:	4620      	mov	r0, r4
 8009b84:	4641      	mov	r1, r8
 8009b86:	b005      	add	sp, #20
 8009b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b8c:	9a02      	ldr	r2, [sp, #8]
 8009b8e:	1a12      	subs	r2, r2, r0
 8009b90:	9202      	str	r2, [sp, #8]
 8009b92:	ea4f 72e0 	mov.w	r2, r0, asr #31
 8009b96:	eb6c 0c02 	sbc.w	ip, ip, r2
 8009b9a:	9a02      	ldr	r2, [sp, #8]
 8009b9c:	4294      	cmp	r4, r2
 8009b9e:	eb78 0c0c 	sbcs.w	ip, r8, ip
 8009ba2:	f6bf af2c 	bge.w	80099fe <mktime+0x122>
 8009ba6:	e7d3      	b.n	8009b50 <mktime+0x274>
 8009ba8:	9a03      	ldr	r2, [sp, #12]
 8009baa:	4294      	cmp	r4, r2
 8009bac:	eb78 020b 	sbcs.w	r2, r8, fp
 8009bb0:	f6ff af30 	blt.w	8009a14 <mktime+0x138>
 8009bb4:	f1ba 0f00 	cmp.w	sl, #0
 8009bb8:	dbcf      	blt.n	8009b5a <mktime+0x27e>
 8009bba:	f04f 0b01 	mov.w	fp, #1
 8009bbe:	e735      	b.n	8009a2c <mktime+0x150>
 8009bc0:	f04f 0b00 	mov.w	fp, #0
 8009bc4:	e732      	b.n	8009a2c <mktime+0x150>
 8009bc6:	1ac3      	subs	r3, r0, r3
 8009bc8:	e73c      	b.n	8009a44 <mktime+0x168>
 8009bca:	f04f 3aff 	mov.w	sl, #4294967295
 8009bce:	e74f      	b.n	8009a70 <mktime+0x194>
 8009bd0:	f44f 73b6 	mov.w	r3, #364	@ 0x16c
 8009bd4:	e76c      	b.n	8009ab0 <mktime+0x1d4>
 8009bd6:	f240 136d 	movw	r3, #365	@ 0x16d
 8009bda:	e769      	b.n	8009ab0 <mktime+0x1d4>
 8009bdc:	07aa      	lsls	r2, r5, #30
 8009bde:	d117      	bne.n	8009c10 <mktime+0x334>
 8009be0:	2164      	movs	r1, #100	@ 0x64
 8009be2:	fb95 f2f1 	sdiv	r2, r5, r1
 8009be6:	fb01 5212 	mls	r2, r1, r2, r5
 8009bea:	b9da      	cbnz	r2, 8009c24 <mktime+0x348>
 8009bec:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8009bf0:	f205 756c 	addw	r5, r5, #1900	@ 0x76c
 8009bf4:	fb95 f1f2 	sdiv	r1, r5, r2
 8009bf8:	fb02 5511 	mls	r5, r2, r1, r5
 8009bfc:	2d00      	cmp	r5, #0
 8009bfe:	f240 126d 	movw	r2, #365	@ 0x16d
 8009c02:	bf08      	it	eq
 8009c04:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	bfa8      	it	ge
 8009c0c:	1a9b      	subge	r3, r3, r2
 8009c0e:	e74f      	b.n	8009ab0 <mktime+0x1d4>
 8009c10:	f240 126d 	movw	r2, #365	@ 0x16d
 8009c14:	e7f8      	b.n	8009c08 <mktime+0x32c>
 8009c16:	bf00      	nop
 8009c18:	0800e798 	.word	0x0800e798
 8009c1c:	00015180 	.word	0x00015180
 8009c20:	20002bb0 	.word	0x20002bb0
 8009c24:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 8009c28:	e7ee      	b.n	8009c08 <mktime+0x32c>
 8009c2a:	3607      	adds	r6, #7
 8009c2c:	e7a6      	b.n	8009b7c <mktime+0x2a0>
 8009c2e:	f04f 34ff 	mov.w	r4, #4294967295
 8009c32:	46a0      	mov	r8, r4
 8009c34:	e7a5      	b.n	8009b82 <mktime+0x2a6>
 8009c36:	f1ba 0f00 	cmp.w	sl, #0
 8009c3a:	dac1      	bge.n	8009bc0 <mktime+0x2e4>
 8009c3c:	f04f 0b00 	mov.w	fp, #0
 8009c40:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 8009c44:	191c      	adds	r4, r3, r4
 8009c46:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 8009c4a:	e78d      	b.n	8009b68 <mktime+0x28c>

08009c4c <__tzcalc_limits>:
 8009c4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c50:	4604      	mov	r4, r0
 8009c52:	f003 faff 	bl	800d254 <__gettzinfo>
 8009c56:	f240 73b1 	movw	r3, #1969	@ 0x7b1
 8009c5a:	429c      	cmp	r4, r3
 8009c5c:	f340 80a3 	ble.w	8009da6 <__tzcalc_limits+0x15a>
 8009c60:	f46f 61f6 	mvn.w	r1, #1968	@ 0x7b0
 8009c64:	1865      	adds	r5, r4, r1
 8009c66:	f2a4 73b2 	subw	r3, r4, #1970	@ 0x7b2
 8009c6a:	f240 126d 	movw	r2, #365	@ 0x16d
 8009c6e:	10ad      	asrs	r5, r5, #2
 8009c70:	fb02 5503 	mla	r5, r2, r3, r5
 8009c74:	f46f 66c8 	mvn.w	r6, #1600	@ 0x640
 8009c78:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 8009c7c:	f2a4 736d 	subw	r3, r4, #1901	@ 0x76d
 8009c80:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c84:	441d      	add	r5, r3
 8009c86:	19a3      	adds	r3, r4, r6
 8009c88:	4e48      	ldr	r6, [pc, #288]	@ (8009dac <__tzcalc_limits+0x160>)
 8009c8a:	6044      	str	r4, [r0, #4]
 8009c8c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8009c90:	4601      	mov	r1, r0
 8009c92:	fbb3 f3f2 	udiv	r3, r3, r2
 8009c96:	f100 0750 	add.w	r7, r0, #80	@ 0x50
 8009c9a:	441d      	add	r5, r3
 8009c9c:	7a0b      	ldrb	r3, [r1, #8]
 8009c9e:	f8d1 c014 	ldr.w	ip, [r1, #20]
 8009ca2:	2b4a      	cmp	r3, #74	@ 0x4a
 8009ca4:	d138      	bne.n	8009d18 <__tzcalc_limits+0xcc>
 8009ca6:	07a2      	lsls	r2, r4, #30
 8009ca8:	eb05 030c 	add.w	r3, r5, ip
 8009cac:	d106      	bne.n	8009cbc <__tzcalc_limits+0x70>
 8009cae:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 8009cb2:	fb94 f2fe 	sdiv	r2, r4, lr
 8009cb6:	fb0e 4212 	mls	r2, lr, r2, r4
 8009cba:	b932      	cbnz	r2, 8009cca <__tzcalc_limits+0x7e>
 8009cbc:	f44f 7ec8 	mov.w	lr, #400	@ 0x190
 8009cc0:	fb94 f2fe 	sdiv	r2, r4, lr
 8009cc4:	fb0e 4212 	mls	r2, lr, r2, r4
 8009cc8:	bb1a      	cbnz	r2, 8009d12 <__tzcalc_limits+0xc6>
 8009cca:	f1bc 0f3b 	cmp.w	ip, #59	@ 0x3b
 8009cce:	bfd4      	ite	le
 8009cd0:	f04f 0c00 	movle.w	ip, #0
 8009cd4:	f04f 0c01 	movgt.w	ip, #1
 8009cd8:	4463      	add	r3, ip
 8009cda:	3b01      	subs	r3, #1
 8009cdc:	698a      	ldr	r2, [r1, #24]
 8009cde:	ea4f 7ce2 	mov.w	ip, r2, asr #31
 8009ce2:	fbc3 2c06 	smlal	r2, ip, r3, r6
 8009ce6:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8009ce8:	18d2      	adds	r2, r2, r3
 8009cea:	eb4c 73e3 	adc.w	r3, ip, r3, asr #31
 8009cee:	e9c1 2308 	strd	r2, r3, [r1, #32]
 8009cf2:	3128      	adds	r1, #40	@ 0x28
 8009cf4:	428f      	cmp	r7, r1
 8009cf6:	d1d1      	bne.n	8009c9c <__tzcalc_limits+0x50>
 8009cf8:	e9d0 4308 	ldrd	r4, r3, [r0, #32]
 8009cfc:	e9d0 1212 	ldrd	r1, r2, [r0, #72]	@ 0x48
 8009d00:	428c      	cmp	r4, r1
 8009d02:	4193      	sbcs	r3, r2
 8009d04:	bfb4      	ite	lt
 8009d06:	2301      	movlt	r3, #1
 8009d08:	2300      	movge	r3, #0
 8009d0a:	6003      	str	r3, [r0, #0]
 8009d0c:	2001      	movs	r0, #1
 8009d0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d12:	f04f 0c00 	mov.w	ip, #0
 8009d16:	e7df      	b.n	8009cd8 <__tzcalc_limits+0x8c>
 8009d18:	2b44      	cmp	r3, #68	@ 0x44
 8009d1a:	d102      	bne.n	8009d22 <__tzcalc_limits+0xd6>
 8009d1c:	eb05 030c 	add.w	r3, r5, ip
 8009d20:	e7dc      	b.n	8009cdc <__tzcalc_limits+0x90>
 8009d22:	07a3      	lsls	r3, r4, #30
 8009d24:	d105      	bne.n	8009d32 <__tzcalc_limits+0xe6>
 8009d26:	2264      	movs	r2, #100	@ 0x64
 8009d28:	fb94 f3f2 	sdiv	r3, r4, r2
 8009d2c:	fb02 4313 	mls	r3, r2, r3, r4
 8009d30:	bb93      	cbnz	r3, 8009d98 <__tzcalc_limits+0x14c>
 8009d32:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8009d36:	fb94 f3f2 	sdiv	r3, r4, r2
 8009d3a:	fb02 4313 	mls	r3, r2, r3, r4
 8009d3e:	fab3 f383 	clz	r3, r3
 8009d42:	095b      	lsrs	r3, r3, #5
 8009d44:	f8df e068 	ldr.w	lr, [pc, #104]	@ 8009db0 <__tzcalc_limits+0x164>
 8009d48:	f8d1 900c 	ldr.w	r9, [r1, #12]
 8009d4c:	425b      	negs	r3, r3
 8009d4e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009d52:	462a      	mov	r2, r5
 8009d54:	f04f 0800 	mov.w	r8, #0
 8009d58:	4473      	add	r3, lr
 8009d5a:	f108 0801 	add.w	r8, r8, #1
 8009d5e:	45c1      	cmp	r9, r8
 8009d60:	f853 e028 	ldr.w	lr, [r3, r8, lsl #2]
 8009d64:	dc1a      	bgt.n	8009d9c <__tzcalc_limits+0x150>
 8009d66:	f102 0804 	add.w	r8, r2, #4
 8009d6a:	2307      	movs	r3, #7
 8009d6c:	fb98 f3f3 	sdiv	r3, r8, r3
 8009d70:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8009d74:	eba8 0303 	sub.w	r3, r8, r3
 8009d78:	ebbc 0c03 	subs.w	ip, ip, r3
 8009d7c:	690b      	ldr	r3, [r1, #16]
 8009d7e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009d82:	bf48      	it	mi
 8009d84:	f10c 0c07 	addmi.w	ip, ip, #7
 8009d88:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8009d8c:	449c      	add	ip, r3
 8009d8e:	45f4      	cmp	ip, lr
 8009d90:	da06      	bge.n	8009da0 <__tzcalc_limits+0x154>
 8009d92:	eb02 030c 	add.w	r3, r2, ip
 8009d96:	e7a1      	b.n	8009cdc <__tzcalc_limits+0x90>
 8009d98:	2301      	movs	r3, #1
 8009d9a:	e7d3      	b.n	8009d44 <__tzcalc_limits+0xf8>
 8009d9c:	4472      	add	r2, lr
 8009d9e:	e7dc      	b.n	8009d5a <__tzcalc_limits+0x10e>
 8009da0:	f1ac 0c07 	sub.w	ip, ip, #7
 8009da4:	e7f3      	b.n	8009d8e <__tzcalc_limits+0x142>
 8009da6:	2000      	movs	r0, #0
 8009da8:	e7b1      	b.n	8009d0e <__tzcalc_limits+0xc2>
 8009daa:	bf00      	nop
 8009dac:	00015180 	.word	0x00015180
 8009db0:	0800e7f4 	.word	0x0800e7f4

08009db4 <__tz_lock>:
 8009db4:	4801      	ldr	r0, [pc, #4]	@ (8009dbc <__tz_lock+0x8>)
 8009db6:	f000 baa6 	b.w	800a306 <__retarget_lock_acquire>
 8009dba:	bf00      	nop
 8009dbc:	20002bb8 	.word	0x20002bb8

08009dc0 <__tz_unlock>:
 8009dc0:	4801      	ldr	r0, [pc, #4]	@ (8009dc8 <__tz_unlock+0x8>)
 8009dc2:	f000 baa2 	b.w	800a30a <__retarget_lock_release>
 8009dc6:	bf00      	nop
 8009dc8:	20002bb8 	.word	0x20002bb8

08009dcc <_tzset_unlocked>:
 8009dcc:	4b01      	ldr	r3, [pc, #4]	@ (8009dd4 <_tzset_unlocked+0x8>)
 8009dce:	6818      	ldr	r0, [r3, #0]
 8009dd0:	f000 b802 	b.w	8009dd8 <_tzset_unlocked_r>
 8009dd4:	2000005c 	.word	0x2000005c

08009dd8 <_tzset_unlocked_r>:
 8009dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ddc:	b08d      	sub	sp, #52	@ 0x34
 8009dde:	4607      	mov	r7, r0
 8009de0:	f003 fa38 	bl	800d254 <__gettzinfo>
 8009de4:	49bc      	ldr	r1, [pc, #752]	@ (800a0d8 <_tzset_unlocked_r+0x300>)
 8009de6:	4dbd      	ldr	r5, [pc, #756]	@ (800a0dc <_tzset_unlocked_r+0x304>)
 8009de8:	4604      	mov	r4, r0
 8009dea:	4638      	mov	r0, r7
 8009dec:	f001 f9b2 	bl	800b154 <_getenv_r>
 8009df0:	4606      	mov	r6, r0
 8009df2:	bb10      	cbnz	r0, 8009e3a <_tzset_unlocked_r+0x62>
 8009df4:	4bba      	ldr	r3, [pc, #744]	@ (800a0e0 <_tzset_unlocked_r+0x308>)
 8009df6:	4abb      	ldr	r2, [pc, #748]	@ (800a0e4 <_tzset_unlocked_r+0x30c>)
 8009df8:	6018      	str	r0, [r3, #0]
 8009dfa:	4bbb      	ldr	r3, [pc, #748]	@ (800a0e8 <_tzset_unlocked_r+0x310>)
 8009dfc:	62a0      	str	r0, [r4, #40]	@ 0x28
 8009dfe:	6018      	str	r0, [r3, #0]
 8009e00:	4bba      	ldr	r3, [pc, #744]	@ (800a0ec <_tzset_unlocked_r+0x314>)
 8009e02:	6520      	str	r0, [r4, #80]	@ 0x50
 8009e04:	e9c3 2200 	strd	r2, r2, [r3]
 8009e08:	214a      	movs	r1, #74	@ 0x4a
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	e9c4 0003 	strd	r0, r0, [r4, #12]
 8009e12:	e9c4 0005 	strd	r0, r0, [r4, #20]
 8009e16:	e9c4 000d 	strd	r0, r0, [r4, #52]	@ 0x34
 8009e1a:	e9c4 000f 	strd	r0, r0, [r4, #60]	@ 0x3c
 8009e1e:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8009e22:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 8009e26:	6828      	ldr	r0, [r5, #0]
 8009e28:	7221      	strb	r1, [r4, #8]
 8009e2a:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 8009e2e:	f001 f9a1 	bl	800b174 <free>
 8009e32:	602e      	str	r6, [r5, #0]
 8009e34:	b00d      	add	sp, #52	@ 0x34
 8009e36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e3a:	6829      	ldr	r1, [r5, #0]
 8009e3c:	2900      	cmp	r1, #0
 8009e3e:	f040 808e 	bne.w	8009f5e <_tzset_unlocked_r+0x186>
 8009e42:	6828      	ldr	r0, [r5, #0]
 8009e44:	f001 f996 	bl	800b174 <free>
 8009e48:	4630      	mov	r0, r6
 8009e4a:	f7f6 fa21 	bl	8000290 <strlen>
 8009e4e:	1c41      	adds	r1, r0, #1
 8009e50:	4638      	mov	r0, r7
 8009e52:	f001 f9b9 	bl	800b1c8 <_malloc_r>
 8009e56:	6028      	str	r0, [r5, #0]
 8009e58:	2800      	cmp	r0, #0
 8009e5a:	f040 8086 	bne.w	8009f6a <_tzset_unlocked_r+0x192>
 8009e5e:	4aa2      	ldr	r2, [pc, #648]	@ (800a0e8 <_tzset_unlocked_r+0x310>)
 8009e60:	f8df 8288 	ldr.w	r8, [pc, #648]	@ 800a0ec <_tzset_unlocked_r+0x314>
 8009e64:	f8df a278 	ldr.w	sl, [pc, #632]	@ 800a0e0 <_tzset_unlocked_r+0x308>
 8009e68:	2300      	movs	r3, #0
 8009e6a:	6013      	str	r3, [r2, #0]
 8009e6c:	4aa0      	ldr	r2, [pc, #640]	@ (800a0f0 <_tzset_unlocked_r+0x318>)
 8009e6e:	f8ca 3000 	str.w	r3, [sl]
 8009e72:	2000      	movs	r0, #0
 8009e74:	2100      	movs	r1, #0
 8009e76:	e9c8 2200 	strd	r2, r2, [r8]
 8009e7a:	e9c4 3303 	strd	r3, r3, [r4, #12]
 8009e7e:	e9c4 3305 	strd	r3, r3, [r4, #20]
 8009e82:	e9c4 0108 	strd	r0, r1, [r4, #32]
 8009e86:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 8009e8a:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
 8009e8e:	e9c4 0112 	strd	r0, r1, [r4, #72]	@ 0x48
 8009e92:	224a      	movs	r2, #74	@ 0x4a
 8009e94:	7222      	strb	r2, [r4, #8]
 8009e96:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009e98:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
 8009e9c:	6523      	str	r3, [r4, #80]	@ 0x50
 8009e9e:	7833      	ldrb	r3, [r6, #0]
 8009ea0:	2b3a      	cmp	r3, #58	@ 0x3a
 8009ea2:	bf08      	it	eq
 8009ea4:	3601      	addeq	r6, #1
 8009ea6:	7833      	ldrb	r3, [r6, #0]
 8009ea8:	2b3c      	cmp	r3, #60	@ 0x3c
 8009eaa:	d162      	bne.n	8009f72 <_tzset_unlocked_r+0x19a>
 8009eac:	1c75      	adds	r5, r6, #1
 8009eae:	4a91      	ldr	r2, [pc, #580]	@ (800a0f4 <_tzset_unlocked_r+0x31c>)
 8009eb0:	4991      	ldr	r1, [pc, #580]	@ (800a0f8 <_tzset_unlocked_r+0x320>)
 8009eb2:	ab0a      	add	r3, sp, #40	@ 0x28
 8009eb4:	4628      	mov	r0, r5
 8009eb6:	f003 f975 	bl	800d1a4 <siscanf>
 8009eba:	2800      	cmp	r0, #0
 8009ebc:	ddba      	ble.n	8009e34 <_tzset_unlocked_r+0x5c>
 8009ebe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ec0:	1eda      	subs	r2, r3, #3
 8009ec2:	2a07      	cmp	r2, #7
 8009ec4:	d8b6      	bhi.n	8009e34 <_tzset_unlocked_r+0x5c>
 8009ec6:	5ceb      	ldrb	r3, [r5, r3]
 8009ec8:	2b3e      	cmp	r3, #62	@ 0x3e
 8009eca:	d1b3      	bne.n	8009e34 <_tzset_unlocked_r+0x5c>
 8009ecc:	3602      	adds	r6, #2
 8009ece:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ed0:	18f5      	adds	r5, r6, r3
 8009ed2:	5cf3      	ldrb	r3, [r6, r3]
 8009ed4:	2b2d      	cmp	r3, #45	@ 0x2d
 8009ed6:	d15a      	bne.n	8009f8e <_tzset_unlocked_r+0x1b6>
 8009ed8:	3501      	adds	r5, #1
 8009eda:	f04f 39ff 	mov.w	r9, #4294967295
 8009ede:	2300      	movs	r3, #0
 8009ee0:	f8ad 301e 	strh.w	r3, [sp, #30]
 8009ee4:	f8ad 3020 	strh.w	r3, [sp, #32]
 8009ee8:	af08      	add	r7, sp, #32
 8009eea:	ab0a      	add	r3, sp, #40	@ 0x28
 8009eec:	e9cd 3701 	strd	r3, r7, [sp, #4]
 8009ef0:	9303      	str	r3, [sp, #12]
 8009ef2:	f10d 031e 	add.w	r3, sp, #30
 8009ef6:	9300      	str	r3, [sp, #0]
 8009ef8:	4980      	ldr	r1, [pc, #512]	@ (800a0fc <_tzset_unlocked_r+0x324>)
 8009efa:	ab0a      	add	r3, sp, #40	@ 0x28
 8009efc:	aa07      	add	r2, sp, #28
 8009efe:	4628      	mov	r0, r5
 8009f00:	f003 f950 	bl	800d1a4 <siscanf>
 8009f04:	2800      	cmp	r0, #0
 8009f06:	dd95      	ble.n	8009e34 <_tzset_unlocked_r+0x5c>
 8009f08:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8009f0c:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 8009f10:	223c      	movs	r2, #60	@ 0x3c
 8009f12:	fb02 6603 	mla	r6, r2, r3, r6
 8009f16:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8009f1a:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8009f1e:	fb02 6603 	mla	r6, r2, r3, r6
 8009f22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f24:	fb09 f606 	mul.w	r6, r9, r6
 8009f28:	eb05 0903 	add.w	r9, r5, r3
 8009f2c:	5ceb      	ldrb	r3, [r5, r3]
 8009f2e:	2b3c      	cmp	r3, #60	@ 0x3c
 8009f30:	f040 80ee 	bne.w	800a110 <_tzset_unlocked_r+0x338>
 8009f34:	f109 0501 	add.w	r5, r9, #1
 8009f38:	4a71      	ldr	r2, [pc, #452]	@ (800a100 <_tzset_unlocked_r+0x328>)
 8009f3a:	496f      	ldr	r1, [pc, #444]	@ (800a0f8 <_tzset_unlocked_r+0x320>)
 8009f3c:	ab0a      	add	r3, sp, #40	@ 0x28
 8009f3e:	4628      	mov	r0, r5
 8009f40:	f003 f930 	bl	800d1a4 <siscanf>
 8009f44:	2800      	cmp	r0, #0
 8009f46:	dc28      	bgt.n	8009f9a <_tzset_unlocked_r+0x1c2>
 8009f48:	f899 3001 	ldrb.w	r3, [r9, #1]
 8009f4c:	2b3e      	cmp	r3, #62	@ 0x3e
 8009f4e:	d124      	bne.n	8009f9a <_tzset_unlocked_r+0x1c2>
 8009f50:	4b68      	ldr	r3, [pc, #416]	@ (800a0f4 <_tzset_unlocked_r+0x31c>)
 8009f52:	62a6      	str	r6, [r4, #40]	@ 0x28
 8009f54:	e9c8 3300 	strd	r3, r3, [r8]
 8009f58:	f8ca 6000 	str.w	r6, [sl]
 8009f5c:	e76a      	b.n	8009e34 <_tzset_unlocked_r+0x5c>
 8009f5e:	f7f6 f937 	bl	80001d0 <strcmp>
 8009f62:	2800      	cmp	r0, #0
 8009f64:	f47f af6d 	bne.w	8009e42 <_tzset_unlocked_r+0x6a>
 8009f68:	e764      	b.n	8009e34 <_tzset_unlocked_r+0x5c>
 8009f6a:	4631      	mov	r1, r6
 8009f6c:	f000 f9cf 	bl	800a30e <strcpy>
 8009f70:	e775      	b.n	8009e5e <_tzset_unlocked_r+0x86>
 8009f72:	4a60      	ldr	r2, [pc, #384]	@ (800a0f4 <_tzset_unlocked_r+0x31c>)
 8009f74:	4963      	ldr	r1, [pc, #396]	@ (800a104 <_tzset_unlocked_r+0x32c>)
 8009f76:	ab0a      	add	r3, sp, #40	@ 0x28
 8009f78:	4630      	mov	r0, r6
 8009f7a:	f003 f913 	bl	800d1a4 <siscanf>
 8009f7e:	2800      	cmp	r0, #0
 8009f80:	f77f af58 	ble.w	8009e34 <_tzset_unlocked_r+0x5c>
 8009f84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f86:	3b03      	subs	r3, #3
 8009f88:	2b07      	cmp	r3, #7
 8009f8a:	d9a0      	bls.n	8009ece <_tzset_unlocked_r+0xf6>
 8009f8c:	e752      	b.n	8009e34 <_tzset_unlocked_r+0x5c>
 8009f8e:	2b2b      	cmp	r3, #43	@ 0x2b
 8009f90:	bf08      	it	eq
 8009f92:	3501      	addeq	r5, #1
 8009f94:	f04f 0901 	mov.w	r9, #1
 8009f98:	e7a1      	b.n	8009ede <_tzset_unlocked_r+0x106>
 8009f9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f9c:	1eda      	subs	r2, r3, #3
 8009f9e:	2a07      	cmp	r2, #7
 8009fa0:	f63f af48 	bhi.w	8009e34 <_tzset_unlocked_r+0x5c>
 8009fa4:	5ceb      	ldrb	r3, [r5, r3]
 8009fa6:	2b3e      	cmp	r3, #62	@ 0x3e
 8009fa8:	f47f af44 	bne.w	8009e34 <_tzset_unlocked_r+0x5c>
 8009fac:	f109 0902 	add.w	r9, r9, #2
 8009fb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fb2:	eb09 0503 	add.w	r5, r9, r3
 8009fb6:	f819 3003 	ldrb.w	r3, [r9, r3]
 8009fba:	2b2d      	cmp	r3, #45	@ 0x2d
 8009fbc:	f040 80b7 	bne.w	800a12e <_tzset_unlocked_r+0x356>
 8009fc0:	3501      	adds	r5, #1
 8009fc2:	f04f 39ff 	mov.w	r9, #4294967295
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	f8ad 301c 	strh.w	r3, [sp, #28]
 8009fcc:	f8ad 301e 	strh.w	r3, [sp, #30]
 8009fd0:	f8ad 3020 	strh.w	r3, [sp, #32]
 8009fd4:	930a      	str	r3, [sp, #40]	@ 0x28
 8009fd6:	ab0a      	add	r3, sp, #40	@ 0x28
 8009fd8:	e9cd 7302 	strd	r7, r3, [sp, #8]
 8009fdc:	9301      	str	r3, [sp, #4]
 8009fde:	f10d 031e 	add.w	r3, sp, #30
 8009fe2:	9300      	str	r3, [sp, #0]
 8009fe4:	4945      	ldr	r1, [pc, #276]	@ (800a0fc <_tzset_unlocked_r+0x324>)
 8009fe6:	ab0a      	add	r3, sp, #40	@ 0x28
 8009fe8:	aa07      	add	r2, sp, #28
 8009fea:	4628      	mov	r0, r5
 8009fec:	f003 f8da 	bl	800d1a4 <siscanf>
 8009ff0:	2800      	cmp	r0, #0
 8009ff2:	f300 80a2 	bgt.w	800a13a <_tzset_unlocked_r+0x362>
 8009ff6:	f5a6 6361 	sub.w	r3, r6, #3600	@ 0xe10
 8009ffa:	9304      	str	r3, [sp, #16]
 8009ffc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ffe:	4627      	mov	r7, r4
 800a000:	441d      	add	r5, r3
 800a002:	f04f 0b00 	mov.w	fp, #0
 800a006:	782b      	ldrb	r3, [r5, #0]
 800a008:	2b2c      	cmp	r3, #44	@ 0x2c
 800a00a:	bf08      	it	eq
 800a00c:	3501      	addeq	r5, #1
 800a00e:	f895 9000 	ldrb.w	r9, [r5]
 800a012:	f1b9 0f4d 	cmp.w	r9, #77	@ 0x4d
 800a016:	f040 80a3 	bne.w	800a160 <_tzset_unlocked_r+0x388>
 800a01a:	ab0a      	add	r3, sp, #40	@ 0x28
 800a01c:	f10d 0226 	add.w	r2, sp, #38	@ 0x26
 800a020:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800a024:	aa09      	add	r2, sp, #36	@ 0x24
 800a026:	9200      	str	r2, [sp, #0]
 800a028:	4937      	ldr	r1, [pc, #220]	@ (800a108 <_tzset_unlocked_r+0x330>)
 800a02a:	9303      	str	r3, [sp, #12]
 800a02c:	f10d 0222 	add.w	r2, sp, #34	@ 0x22
 800a030:	4628      	mov	r0, r5
 800a032:	f003 f8b7 	bl	800d1a4 <siscanf>
 800a036:	2803      	cmp	r0, #3
 800a038:	f47f aefc 	bne.w	8009e34 <_tzset_unlocked_r+0x5c>
 800a03c:	f8bd 1022 	ldrh.w	r1, [sp, #34]	@ 0x22
 800a040:	1e4b      	subs	r3, r1, #1
 800a042:	2b0b      	cmp	r3, #11
 800a044:	f63f aef6 	bhi.w	8009e34 <_tzset_unlocked_r+0x5c>
 800a048:	f8bd 2024 	ldrh.w	r2, [sp, #36]	@ 0x24
 800a04c:	1e53      	subs	r3, r2, #1
 800a04e:	2b04      	cmp	r3, #4
 800a050:	f63f aef0 	bhi.w	8009e34 <_tzset_unlocked_r+0x5c>
 800a054:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 800a058:	2b06      	cmp	r3, #6
 800a05a:	f63f aeeb 	bhi.w	8009e34 <_tzset_unlocked_r+0x5c>
 800a05e:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800a062:	f887 9008 	strb.w	r9, [r7, #8]
 800a066:	617b      	str	r3, [r7, #20]
 800a068:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a06a:	eb05 0903 	add.w	r9, r5, r3
 800a06e:	2500      	movs	r5, #0
 800a070:	f04f 0302 	mov.w	r3, #2
 800a074:	f8ad 301c 	strh.w	r3, [sp, #28]
 800a078:	f8ad 501e 	strh.w	r5, [sp, #30]
 800a07c:	f8ad 5020 	strh.w	r5, [sp, #32]
 800a080:	950a      	str	r5, [sp, #40]	@ 0x28
 800a082:	f899 3000 	ldrb.w	r3, [r9]
 800a086:	2b2f      	cmp	r3, #47	@ 0x2f
 800a088:	f040 8096 	bne.w	800a1b8 <_tzset_unlocked_r+0x3e0>
 800a08c:	ab0a      	add	r3, sp, #40	@ 0x28
 800a08e:	aa08      	add	r2, sp, #32
 800a090:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800a094:	f10d 021e 	add.w	r2, sp, #30
 800a098:	9200      	str	r2, [sp, #0]
 800a09a:	491c      	ldr	r1, [pc, #112]	@ (800a10c <_tzset_unlocked_r+0x334>)
 800a09c:	9303      	str	r3, [sp, #12]
 800a09e:	aa07      	add	r2, sp, #28
 800a0a0:	4648      	mov	r0, r9
 800a0a2:	f003 f87f 	bl	800d1a4 <siscanf>
 800a0a6:	42a8      	cmp	r0, r5
 800a0a8:	f300 8086 	bgt.w	800a1b8 <_tzset_unlocked_r+0x3e0>
 800a0ac:	214a      	movs	r1, #74	@ 0x4a
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	2300      	movs	r3, #0
 800a0b2:	e9c4 5503 	strd	r5, r5, [r4, #12]
 800a0b6:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800a0ba:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800a0be:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 800a0c2:	e9c4 550f 	strd	r5, r5, [r4, #60]	@ 0x3c
 800a0c6:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800a0ca:	7221      	strb	r1, [r4, #8]
 800a0cc:	62a5      	str	r5, [r4, #40]	@ 0x28
 800a0ce:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800a0d2:	6525      	str	r5, [r4, #80]	@ 0x50
 800a0d4:	e6ae      	b.n	8009e34 <_tzset_unlocked_r+0x5c>
 800a0d6:	bf00      	nop
 800a0d8:	0800e5a7 	.word	0x0800e5a7
 800a0dc:	20002b90 	.word	0x20002b90
 800a0e0:	20002bac 	.word	0x20002bac
 800a0e4:	0800e5aa 	.word	0x0800e5aa
 800a0e8:	20002bb0 	.word	0x20002bb0
 800a0ec:	20000054 	.word	0x20000054
 800a0f0:	0800e630 	.word	0x0800e630
 800a0f4:	20002ba0 	.word	0x20002ba0
 800a0f8:	0800e5ae 	.word	0x0800e5ae
 800a0fc:	0800e5e3 	.word	0x0800e5e3
 800a100:	20002b94 	.word	0x20002b94
 800a104:	0800e5c1 	.word	0x0800e5c1
 800a108:	0800e5cf 	.word	0x0800e5cf
 800a10c:	0800e5e2 	.word	0x0800e5e2
 800a110:	4a3e      	ldr	r2, [pc, #248]	@ (800a20c <_tzset_unlocked_r+0x434>)
 800a112:	493f      	ldr	r1, [pc, #252]	@ (800a210 <_tzset_unlocked_r+0x438>)
 800a114:	ab0a      	add	r3, sp, #40	@ 0x28
 800a116:	4648      	mov	r0, r9
 800a118:	f003 f844 	bl	800d1a4 <siscanf>
 800a11c:	2800      	cmp	r0, #0
 800a11e:	f77f af17 	ble.w	8009f50 <_tzset_unlocked_r+0x178>
 800a122:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a124:	3b03      	subs	r3, #3
 800a126:	2b07      	cmp	r3, #7
 800a128:	f67f af42 	bls.w	8009fb0 <_tzset_unlocked_r+0x1d8>
 800a12c:	e682      	b.n	8009e34 <_tzset_unlocked_r+0x5c>
 800a12e:	2b2b      	cmp	r3, #43	@ 0x2b
 800a130:	bf08      	it	eq
 800a132:	3501      	addeq	r5, #1
 800a134:	f04f 0901 	mov.w	r9, #1
 800a138:	e745      	b.n	8009fc6 <_tzset_unlocked_r+0x1ee>
 800a13a:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800a13e:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800a142:	213c      	movs	r1, #60	@ 0x3c
 800a144:	fb01 3302 	mla	r3, r1, r2, r3
 800a148:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800a14c:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800a150:	fb01 3302 	mla	r3, r1, r2, r3
 800a154:	fb09 f303 	mul.w	r3, r9, r3
 800a158:	e74f      	b.n	8009ffa <_tzset_unlocked_r+0x222>
 800a15a:	f04f 0b01 	mov.w	fp, #1
 800a15e:	e752      	b.n	800a006 <_tzset_unlocked_r+0x22e>
 800a160:	f1b9 0f4a 	cmp.w	r9, #74	@ 0x4a
 800a164:	bf06      	itte	eq
 800a166:	3501      	addeq	r5, #1
 800a168:	464b      	moveq	r3, r9
 800a16a:	2344      	movne	r3, #68	@ 0x44
 800a16c:	220a      	movs	r2, #10
 800a16e:	a90b      	add	r1, sp, #44	@ 0x2c
 800a170:	4628      	mov	r0, r5
 800a172:	9305      	str	r3, [sp, #20]
 800a174:	f002 fc52 	bl	800ca1c <strtoul>
 800a178:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 800a17c:	9b05      	ldr	r3, [sp, #20]
 800a17e:	f8ad 0026 	strh.w	r0, [sp, #38]	@ 0x26
 800a182:	45a9      	cmp	r9, r5
 800a184:	d114      	bne.n	800a1b0 <_tzset_unlocked_r+0x3d8>
 800a186:	234d      	movs	r3, #77	@ 0x4d
 800a188:	f1bb 0f00 	cmp.w	fp, #0
 800a18c:	d107      	bne.n	800a19e <_tzset_unlocked_r+0x3c6>
 800a18e:	7223      	strb	r3, [r4, #8]
 800a190:	2103      	movs	r1, #3
 800a192:	2302      	movs	r3, #2
 800a194:	e9c4 1303 	strd	r1, r3, [r4, #12]
 800a198:	f8c4 b014 	str.w	fp, [r4, #20]
 800a19c:	e767      	b.n	800a06e <_tzset_unlocked_r+0x296>
 800a19e:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 800a1a2:	220b      	movs	r2, #11
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	e9c4 230d 	strd	r2, r3, [r4, #52]	@ 0x34
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800a1ae:	e75e      	b.n	800a06e <_tzset_unlocked_r+0x296>
 800a1b0:	b280      	uxth	r0, r0
 800a1b2:	723b      	strb	r3, [r7, #8]
 800a1b4:	6178      	str	r0, [r7, #20]
 800a1b6:	e75a      	b.n	800a06e <_tzset_unlocked_r+0x296>
 800a1b8:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800a1bc:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800a1c0:	213c      	movs	r1, #60	@ 0x3c
 800a1c2:	fb01 3302 	mla	r3, r1, r2, r3
 800a1c6:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800a1ca:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800a1ce:	fb01 3302 	mla	r3, r1, r2, r3
 800a1d2:	61bb      	str	r3, [r7, #24]
 800a1d4:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800a1d6:	3728      	adds	r7, #40	@ 0x28
 800a1d8:	444d      	add	r5, r9
 800a1da:	f1bb 0f00 	cmp.w	fp, #0
 800a1de:	d0bc      	beq.n	800a15a <_tzset_unlocked_r+0x382>
 800a1e0:	9b04      	ldr	r3, [sp, #16]
 800a1e2:	6523      	str	r3, [r4, #80]	@ 0x50
 800a1e4:	4b0b      	ldr	r3, [pc, #44]	@ (800a214 <_tzset_unlocked_r+0x43c>)
 800a1e6:	f8c8 3000 	str.w	r3, [r8]
 800a1ea:	6860      	ldr	r0, [r4, #4]
 800a1ec:	4b07      	ldr	r3, [pc, #28]	@ (800a20c <_tzset_unlocked_r+0x434>)
 800a1ee:	62a6      	str	r6, [r4, #40]	@ 0x28
 800a1f0:	f8c8 3004 	str.w	r3, [r8, #4]
 800a1f4:	f7ff fd2a 	bl	8009c4c <__tzcalc_limits>
 800a1f8:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800a1fa:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800a1fc:	f8ca 2000 	str.w	r2, [sl]
 800a200:	1a9b      	subs	r3, r3, r2
 800a202:	4a05      	ldr	r2, [pc, #20]	@ (800a218 <_tzset_unlocked_r+0x440>)
 800a204:	bf18      	it	ne
 800a206:	2301      	movne	r3, #1
 800a208:	6013      	str	r3, [r2, #0]
 800a20a:	e613      	b.n	8009e34 <_tzset_unlocked_r+0x5c>
 800a20c:	20002b94 	.word	0x20002b94
 800a210:	0800e5c1 	.word	0x0800e5c1
 800a214:	20002ba0 	.word	0x20002ba0
 800a218:	20002bb0 	.word	0x20002bb0

0800a21c <_localeconv_r>:
 800a21c:	4800      	ldr	r0, [pc, #0]	@ (800a220 <_localeconv_r+0x4>)
 800a21e:	4770      	bx	lr
 800a220:	200001f8 	.word	0x200001f8

0800a224 <_close_r>:
 800a224:	b538      	push	{r3, r4, r5, lr}
 800a226:	4d06      	ldr	r5, [pc, #24]	@ (800a240 <_close_r+0x1c>)
 800a228:	2300      	movs	r3, #0
 800a22a:	4604      	mov	r4, r0
 800a22c:	4608      	mov	r0, r1
 800a22e:	602b      	str	r3, [r5, #0]
 800a230:	f7f8 f8ca 	bl	80023c8 <_close>
 800a234:	1c43      	adds	r3, r0, #1
 800a236:	d102      	bne.n	800a23e <_close_r+0x1a>
 800a238:	682b      	ldr	r3, [r5, #0]
 800a23a:	b103      	cbz	r3, 800a23e <_close_r+0x1a>
 800a23c:	6023      	str	r3, [r4, #0]
 800a23e:	bd38      	pop	{r3, r4, r5, pc}
 800a240:	20002bb4 	.word	0x20002bb4

0800a244 <_lseek_r>:
 800a244:	b538      	push	{r3, r4, r5, lr}
 800a246:	4d07      	ldr	r5, [pc, #28]	@ (800a264 <_lseek_r+0x20>)
 800a248:	4604      	mov	r4, r0
 800a24a:	4608      	mov	r0, r1
 800a24c:	4611      	mov	r1, r2
 800a24e:	2200      	movs	r2, #0
 800a250:	602a      	str	r2, [r5, #0]
 800a252:	461a      	mov	r2, r3
 800a254:	f7f8 f8df 	bl	8002416 <_lseek>
 800a258:	1c43      	adds	r3, r0, #1
 800a25a:	d102      	bne.n	800a262 <_lseek_r+0x1e>
 800a25c:	682b      	ldr	r3, [r5, #0]
 800a25e:	b103      	cbz	r3, 800a262 <_lseek_r+0x1e>
 800a260:	6023      	str	r3, [r4, #0]
 800a262:	bd38      	pop	{r3, r4, r5, pc}
 800a264:	20002bb4 	.word	0x20002bb4

0800a268 <_read_r>:
 800a268:	b538      	push	{r3, r4, r5, lr}
 800a26a:	4d07      	ldr	r5, [pc, #28]	@ (800a288 <_read_r+0x20>)
 800a26c:	4604      	mov	r4, r0
 800a26e:	4608      	mov	r0, r1
 800a270:	4611      	mov	r1, r2
 800a272:	2200      	movs	r2, #0
 800a274:	602a      	str	r2, [r5, #0]
 800a276:	461a      	mov	r2, r3
 800a278:	f7f8 f86d 	bl	8002356 <_read>
 800a27c:	1c43      	adds	r3, r0, #1
 800a27e:	d102      	bne.n	800a286 <_read_r+0x1e>
 800a280:	682b      	ldr	r3, [r5, #0]
 800a282:	b103      	cbz	r3, 800a286 <_read_r+0x1e>
 800a284:	6023      	str	r3, [r4, #0]
 800a286:	bd38      	pop	{r3, r4, r5, pc}
 800a288:	20002bb4 	.word	0x20002bb4

0800a28c <_write_r>:
 800a28c:	b538      	push	{r3, r4, r5, lr}
 800a28e:	4d07      	ldr	r5, [pc, #28]	@ (800a2ac <_write_r+0x20>)
 800a290:	4604      	mov	r4, r0
 800a292:	4608      	mov	r0, r1
 800a294:	4611      	mov	r1, r2
 800a296:	2200      	movs	r2, #0
 800a298:	602a      	str	r2, [r5, #0]
 800a29a:	461a      	mov	r2, r3
 800a29c:	f7f8 f878 	bl	8002390 <_write>
 800a2a0:	1c43      	adds	r3, r0, #1
 800a2a2:	d102      	bne.n	800a2aa <_write_r+0x1e>
 800a2a4:	682b      	ldr	r3, [r5, #0]
 800a2a6:	b103      	cbz	r3, 800a2aa <_write_r+0x1e>
 800a2a8:	6023      	str	r3, [r4, #0]
 800a2aa:	bd38      	pop	{r3, r4, r5, pc}
 800a2ac:	20002bb4 	.word	0x20002bb4

0800a2b0 <__errno>:
 800a2b0:	4b01      	ldr	r3, [pc, #4]	@ (800a2b8 <__errno+0x8>)
 800a2b2:	6818      	ldr	r0, [r3, #0]
 800a2b4:	4770      	bx	lr
 800a2b6:	bf00      	nop
 800a2b8:	2000005c 	.word	0x2000005c

0800a2bc <__libc_init_array>:
 800a2bc:	b570      	push	{r4, r5, r6, lr}
 800a2be:	4d0d      	ldr	r5, [pc, #52]	@ (800a2f4 <__libc_init_array+0x38>)
 800a2c0:	4c0d      	ldr	r4, [pc, #52]	@ (800a2f8 <__libc_init_array+0x3c>)
 800a2c2:	1b64      	subs	r4, r4, r5
 800a2c4:	10a4      	asrs	r4, r4, #2
 800a2c6:	2600      	movs	r6, #0
 800a2c8:	42a6      	cmp	r6, r4
 800a2ca:	d109      	bne.n	800a2e0 <__libc_init_array+0x24>
 800a2cc:	4d0b      	ldr	r5, [pc, #44]	@ (800a2fc <__libc_init_array+0x40>)
 800a2ce:	4c0c      	ldr	r4, [pc, #48]	@ (800a300 <__libc_init_array+0x44>)
 800a2d0:	f004 f832 	bl	800e338 <_init>
 800a2d4:	1b64      	subs	r4, r4, r5
 800a2d6:	10a4      	asrs	r4, r4, #2
 800a2d8:	2600      	movs	r6, #0
 800a2da:	42a6      	cmp	r6, r4
 800a2dc:	d105      	bne.n	800a2ea <__libc_init_array+0x2e>
 800a2de:	bd70      	pop	{r4, r5, r6, pc}
 800a2e0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2e4:	4798      	blx	r3
 800a2e6:	3601      	adds	r6, #1
 800a2e8:	e7ee      	b.n	800a2c8 <__libc_init_array+0xc>
 800a2ea:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2ee:	4798      	blx	r3
 800a2f0:	3601      	adds	r6, #1
 800a2f2:	e7f2      	b.n	800a2da <__libc_init_array+0x1e>
 800a2f4:	0800eab4 	.word	0x0800eab4
 800a2f8:	0800eab4 	.word	0x0800eab4
 800a2fc:	0800eab4 	.word	0x0800eab4
 800a300:	0800eab8 	.word	0x0800eab8

0800a304 <__retarget_lock_init_recursive>:
 800a304:	4770      	bx	lr

0800a306 <__retarget_lock_acquire>:
 800a306:	4770      	bx	lr

0800a308 <__retarget_lock_acquire_recursive>:
 800a308:	4770      	bx	lr

0800a30a <__retarget_lock_release>:
 800a30a:	4770      	bx	lr

0800a30c <__retarget_lock_release_recursive>:
 800a30c:	4770      	bx	lr

0800a30e <strcpy>:
 800a30e:	4603      	mov	r3, r0
 800a310:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a314:	f803 2b01 	strb.w	r2, [r3], #1
 800a318:	2a00      	cmp	r2, #0
 800a31a:	d1f9      	bne.n	800a310 <strcpy+0x2>
 800a31c:	4770      	bx	lr

0800a31e <memcpy>:
 800a31e:	440a      	add	r2, r1
 800a320:	4291      	cmp	r1, r2
 800a322:	f100 33ff 	add.w	r3, r0, #4294967295
 800a326:	d100      	bne.n	800a32a <memcpy+0xc>
 800a328:	4770      	bx	lr
 800a32a:	b510      	push	{r4, lr}
 800a32c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a330:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a334:	4291      	cmp	r1, r2
 800a336:	d1f9      	bne.n	800a32c <memcpy+0xe>
 800a338:	bd10      	pop	{r4, pc}
	...

0800a33c <nanf>:
 800a33c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a344 <nanf+0x8>
 800a340:	4770      	bx	lr
 800a342:	bf00      	nop
 800a344:	7fc00000 	.word	0x7fc00000

0800a348 <__assert_func>:
 800a348:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a34a:	4614      	mov	r4, r2
 800a34c:	461a      	mov	r2, r3
 800a34e:	4b09      	ldr	r3, [pc, #36]	@ (800a374 <__assert_func+0x2c>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	4605      	mov	r5, r0
 800a354:	68d8      	ldr	r0, [r3, #12]
 800a356:	b14c      	cbz	r4, 800a36c <__assert_func+0x24>
 800a358:	4b07      	ldr	r3, [pc, #28]	@ (800a378 <__assert_func+0x30>)
 800a35a:	9100      	str	r1, [sp, #0]
 800a35c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a360:	4906      	ldr	r1, [pc, #24]	@ (800a37c <__assert_func+0x34>)
 800a362:	462b      	mov	r3, r5
 800a364:	f002 feaa 	bl	800d0bc <fiprintf>
 800a368:	f003 f85a 	bl	800d420 <abort>
 800a36c:	4b04      	ldr	r3, [pc, #16]	@ (800a380 <__assert_func+0x38>)
 800a36e:	461c      	mov	r4, r3
 800a370:	e7f3      	b.n	800a35a <__assert_func+0x12>
 800a372:	bf00      	nop
 800a374:	2000005c 	.word	0x2000005c
 800a378:	0800e5f5 	.word	0x0800e5f5
 800a37c:	0800e602 	.word	0x0800e602
 800a380:	0800e630 	.word	0x0800e630

0800a384 <div>:
 800a384:	b510      	push	{r4, lr}
 800a386:	fb91 f4f2 	sdiv	r4, r1, r2
 800a38a:	fb02 1114 	mls	r1, r2, r4, r1
 800a38e:	6004      	str	r4, [r0, #0]
 800a390:	6041      	str	r1, [r0, #4]
 800a392:	bd10      	pop	{r4, pc}

0800a394 <quorem>:
 800a394:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a398:	6903      	ldr	r3, [r0, #16]
 800a39a:	690c      	ldr	r4, [r1, #16]
 800a39c:	42a3      	cmp	r3, r4
 800a39e:	4607      	mov	r7, r0
 800a3a0:	db7e      	blt.n	800a4a0 <quorem+0x10c>
 800a3a2:	3c01      	subs	r4, #1
 800a3a4:	f101 0814 	add.w	r8, r1, #20
 800a3a8:	00a3      	lsls	r3, r4, #2
 800a3aa:	f100 0514 	add.w	r5, r0, #20
 800a3ae:	9300      	str	r3, [sp, #0]
 800a3b0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a3b4:	9301      	str	r3, [sp, #4]
 800a3b6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a3ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a3be:	3301      	adds	r3, #1
 800a3c0:	429a      	cmp	r2, r3
 800a3c2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a3c6:	fbb2 f6f3 	udiv	r6, r2, r3
 800a3ca:	d32e      	bcc.n	800a42a <quorem+0x96>
 800a3cc:	f04f 0a00 	mov.w	sl, #0
 800a3d0:	46c4      	mov	ip, r8
 800a3d2:	46ae      	mov	lr, r5
 800a3d4:	46d3      	mov	fp, sl
 800a3d6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a3da:	b298      	uxth	r0, r3
 800a3dc:	fb06 a000 	mla	r0, r6, r0, sl
 800a3e0:	0c02      	lsrs	r2, r0, #16
 800a3e2:	0c1b      	lsrs	r3, r3, #16
 800a3e4:	fb06 2303 	mla	r3, r6, r3, r2
 800a3e8:	f8de 2000 	ldr.w	r2, [lr]
 800a3ec:	b280      	uxth	r0, r0
 800a3ee:	b292      	uxth	r2, r2
 800a3f0:	1a12      	subs	r2, r2, r0
 800a3f2:	445a      	add	r2, fp
 800a3f4:	f8de 0000 	ldr.w	r0, [lr]
 800a3f8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a3fc:	b29b      	uxth	r3, r3
 800a3fe:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a402:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a406:	b292      	uxth	r2, r2
 800a408:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a40c:	45e1      	cmp	r9, ip
 800a40e:	f84e 2b04 	str.w	r2, [lr], #4
 800a412:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a416:	d2de      	bcs.n	800a3d6 <quorem+0x42>
 800a418:	9b00      	ldr	r3, [sp, #0]
 800a41a:	58eb      	ldr	r3, [r5, r3]
 800a41c:	b92b      	cbnz	r3, 800a42a <quorem+0x96>
 800a41e:	9b01      	ldr	r3, [sp, #4]
 800a420:	3b04      	subs	r3, #4
 800a422:	429d      	cmp	r5, r3
 800a424:	461a      	mov	r2, r3
 800a426:	d32f      	bcc.n	800a488 <quorem+0xf4>
 800a428:	613c      	str	r4, [r7, #16]
 800a42a:	4638      	mov	r0, r7
 800a42c:	f001 fa14 	bl	800b858 <__mcmp>
 800a430:	2800      	cmp	r0, #0
 800a432:	db25      	blt.n	800a480 <quorem+0xec>
 800a434:	4629      	mov	r1, r5
 800a436:	2000      	movs	r0, #0
 800a438:	f858 2b04 	ldr.w	r2, [r8], #4
 800a43c:	f8d1 c000 	ldr.w	ip, [r1]
 800a440:	fa1f fe82 	uxth.w	lr, r2
 800a444:	fa1f f38c 	uxth.w	r3, ip
 800a448:	eba3 030e 	sub.w	r3, r3, lr
 800a44c:	4403      	add	r3, r0
 800a44e:	0c12      	lsrs	r2, r2, #16
 800a450:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a454:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a458:	b29b      	uxth	r3, r3
 800a45a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a45e:	45c1      	cmp	r9, r8
 800a460:	f841 3b04 	str.w	r3, [r1], #4
 800a464:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a468:	d2e6      	bcs.n	800a438 <quorem+0xa4>
 800a46a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a46e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a472:	b922      	cbnz	r2, 800a47e <quorem+0xea>
 800a474:	3b04      	subs	r3, #4
 800a476:	429d      	cmp	r5, r3
 800a478:	461a      	mov	r2, r3
 800a47a:	d30b      	bcc.n	800a494 <quorem+0x100>
 800a47c:	613c      	str	r4, [r7, #16]
 800a47e:	3601      	adds	r6, #1
 800a480:	4630      	mov	r0, r6
 800a482:	b003      	add	sp, #12
 800a484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a488:	6812      	ldr	r2, [r2, #0]
 800a48a:	3b04      	subs	r3, #4
 800a48c:	2a00      	cmp	r2, #0
 800a48e:	d1cb      	bne.n	800a428 <quorem+0x94>
 800a490:	3c01      	subs	r4, #1
 800a492:	e7c6      	b.n	800a422 <quorem+0x8e>
 800a494:	6812      	ldr	r2, [r2, #0]
 800a496:	3b04      	subs	r3, #4
 800a498:	2a00      	cmp	r2, #0
 800a49a:	d1ef      	bne.n	800a47c <quorem+0xe8>
 800a49c:	3c01      	subs	r4, #1
 800a49e:	e7ea      	b.n	800a476 <quorem+0xe2>
 800a4a0:	2000      	movs	r0, #0
 800a4a2:	e7ee      	b.n	800a482 <quorem+0xee>
 800a4a4:	0000      	movs	r0, r0
	...

0800a4a8 <_dtoa_r>:
 800a4a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4ac:	69c7      	ldr	r7, [r0, #28]
 800a4ae:	b097      	sub	sp, #92	@ 0x5c
 800a4b0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a4b4:	ec55 4b10 	vmov	r4, r5, d0
 800a4b8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a4ba:	9107      	str	r1, [sp, #28]
 800a4bc:	4681      	mov	r9, r0
 800a4be:	920c      	str	r2, [sp, #48]	@ 0x30
 800a4c0:	9311      	str	r3, [sp, #68]	@ 0x44
 800a4c2:	b97f      	cbnz	r7, 800a4e4 <_dtoa_r+0x3c>
 800a4c4:	2010      	movs	r0, #16
 800a4c6:	f000 fe4d 	bl	800b164 <malloc>
 800a4ca:	4602      	mov	r2, r0
 800a4cc:	f8c9 001c 	str.w	r0, [r9, #28]
 800a4d0:	b920      	cbnz	r0, 800a4dc <_dtoa_r+0x34>
 800a4d2:	4ba9      	ldr	r3, [pc, #676]	@ (800a778 <_dtoa_r+0x2d0>)
 800a4d4:	21ef      	movs	r1, #239	@ 0xef
 800a4d6:	48a9      	ldr	r0, [pc, #676]	@ (800a77c <_dtoa_r+0x2d4>)
 800a4d8:	f7ff ff36 	bl	800a348 <__assert_func>
 800a4dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a4e0:	6007      	str	r7, [r0, #0]
 800a4e2:	60c7      	str	r7, [r0, #12]
 800a4e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a4e8:	6819      	ldr	r1, [r3, #0]
 800a4ea:	b159      	cbz	r1, 800a504 <_dtoa_r+0x5c>
 800a4ec:	685a      	ldr	r2, [r3, #4]
 800a4ee:	604a      	str	r2, [r1, #4]
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	4093      	lsls	r3, r2
 800a4f4:	608b      	str	r3, [r1, #8]
 800a4f6:	4648      	mov	r0, r9
 800a4f8:	f000 ff32 	bl	800b360 <_Bfree>
 800a4fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a500:	2200      	movs	r2, #0
 800a502:	601a      	str	r2, [r3, #0]
 800a504:	1e2b      	subs	r3, r5, #0
 800a506:	bfb9      	ittee	lt
 800a508:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a50c:	9305      	strlt	r3, [sp, #20]
 800a50e:	2300      	movge	r3, #0
 800a510:	6033      	strge	r3, [r6, #0]
 800a512:	9f05      	ldr	r7, [sp, #20]
 800a514:	4b9a      	ldr	r3, [pc, #616]	@ (800a780 <_dtoa_r+0x2d8>)
 800a516:	bfbc      	itt	lt
 800a518:	2201      	movlt	r2, #1
 800a51a:	6032      	strlt	r2, [r6, #0]
 800a51c:	43bb      	bics	r3, r7
 800a51e:	d112      	bne.n	800a546 <_dtoa_r+0x9e>
 800a520:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a522:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a526:	6013      	str	r3, [r2, #0]
 800a528:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a52c:	4323      	orrs	r3, r4
 800a52e:	f000 855a 	beq.w	800afe6 <_dtoa_r+0xb3e>
 800a532:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a534:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a794 <_dtoa_r+0x2ec>
 800a538:	2b00      	cmp	r3, #0
 800a53a:	f000 855c 	beq.w	800aff6 <_dtoa_r+0xb4e>
 800a53e:	f10a 0303 	add.w	r3, sl, #3
 800a542:	f000 bd56 	b.w	800aff2 <_dtoa_r+0xb4a>
 800a546:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a54a:	2200      	movs	r2, #0
 800a54c:	ec51 0b17 	vmov	r0, r1, d7
 800a550:	2300      	movs	r3, #0
 800a552:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a556:	f7f6 fac7 	bl	8000ae8 <__aeabi_dcmpeq>
 800a55a:	4680      	mov	r8, r0
 800a55c:	b158      	cbz	r0, 800a576 <_dtoa_r+0xce>
 800a55e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a560:	2301      	movs	r3, #1
 800a562:	6013      	str	r3, [r2, #0]
 800a564:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a566:	b113      	cbz	r3, 800a56e <_dtoa_r+0xc6>
 800a568:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a56a:	4b86      	ldr	r3, [pc, #536]	@ (800a784 <_dtoa_r+0x2dc>)
 800a56c:	6013      	str	r3, [r2, #0]
 800a56e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a798 <_dtoa_r+0x2f0>
 800a572:	f000 bd40 	b.w	800aff6 <_dtoa_r+0xb4e>
 800a576:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a57a:	aa14      	add	r2, sp, #80	@ 0x50
 800a57c:	a915      	add	r1, sp, #84	@ 0x54
 800a57e:	4648      	mov	r0, r9
 800a580:	f001 fa8a 	bl	800ba98 <__d2b>
 800a584:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a588:	9002      	str	r0, [sp, #8]
 800a58a:	2e00      	cmp	r6, #0
 800a58c:	d078      	beq.n	800a680 <_dtoa_r+0x1d8>
 800a58e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a590:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a594:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a598:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a59c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a5a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a5a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a5a8:	4619      	mov	r1, r3
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	4b76      	ldr	r3, [pc, #472]	@ (800a788 <_dtoa_r+0x2e0>)
 800a5ae:	f7f5 fe7b 	bl	80002a8 <__aeabi_dsub>
 800a5b2:	a36b      	add	r3, pc, #428	@ (adr r3, 800a760 <_dtoa_r+0x2b8>)
 800a5b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5b8:	f7f6 f82e 	bl	8000618 <__aeabi_dmul>
 800a5bc:	a36a      	add	r3, pc, #424	@ (adr r3, 800a768 <_dtoa_r+0x2c0>)
 800a5be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5c2:	f7f5 fe73 	bl	80002ac <__adddf3>
 800a5c6:	4604      	mov	r4, r0
 800a5c8:	4630      	mov	r0, r6
 800a5ca:	460d      	mov	r5, r1
 800a5cc:	f7f5 ffba 	bl	8000544 <__aeabi_i2d>
 800a5d0:	a367      	add	r3, pc, #412	@ (adr r3, 800a770 <_dtoa_r+0x2c8>)
 800a5d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5d6:	f7f6 f81f 	bl	8000618 <__aeabi_dmul>
 800a5da:	4602      	mov	r2, r0
 800a5dc:	460b      	mov	r3, r1
 800a5de:	4620      	mov	r0, r4
 800a5e0:	4629      	mov	r1, r5
 800a5e2:	f7f5 fe63 	bl	80002ac <__adddf3>
 800a5e6:	4604      	mov	r4, r0
 800a5e8:	460d      	mov	r5, r1
 800a5ea:	f7f6 fac5 	bl	8000b78 <__aeabi_d2iz>
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	4607      	mov	r7, r0
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	4620      	mov	r0, r4
 800a5f6:	4629      	mov	r1, r5
 800a5f8:	f7f6 fa80 	bl	8000afc <__aeabi_dcmplt>
 800a5fc:	b140      	cbz	r0, 800a610 <_dtoa_r+0x168>
 800a5fe:	4638      	mov	r0, r7
 800a600:	f7f5 ffa0 	bl	8000544 <__aeabi_i2d>
 800a604:	4622      	mov	r2, r4
 800a606:	462b      	mov	r3, r5
 800a608:	f7f6 fa6e 	bl	8000ae8 <__aeabi_dcmpeq>
 800a60c:	b900      	cbnz	r0, 800a610 <_dtoa_r+0x168>
 800a60e:	3f01      	subs	r7, #1
 800a610:	2f16      	cmp	r7, #22
 800a612:	d852      	bhi.n	800a6ba <_dtoa_r+0x212>
 800a614:	4b5d      	ldr	r3, [pc, #372]	@ (800a78c <_dtoa_r+0x2e4>)
 800a616:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a61a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a61e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a622:	f7f6 fa6b 	bl	8000afc <__aeabi_dcmplt>
 800a626:	2800      	cmp	r0, #0
 800a628:	d049      	beq.n	800a6be <_dtoa_r+0x216>
 800a62a:	3f01      	subs	r7, #1
 800a62c:	2300      	movs	r3, #0
 800a62e:	9310      	str	r3, [sp, #64]	@ 0x40
 800a630:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a632:	1b9b      	subs	r3, r3, r6
 800a634:	1e5a      	subs	r2, r3, #1
 800a636:	bf45      	ittet	mi
 800a638:	f1c3 0301 	rsbmi	r3, r3, #1
 800a63c:	9300      	strmi	r3, [sp, #0]
 800a63e:	2300      	movpl	r3, #0
 800a640:	2300      	movmi	r3, #0
 800a642:	9206      	str	r2, [sp, #24]
 800a644:	bf54      	ite	pl
 800a646:	9300      	strpl	r3, [sp, #0]
 800a648:	9306      	strmi	r3, [sp, #24]
 800a64a:	2f00      	cmp	r7, #0
 800a64c:	db39      	blt.n	800a6c2 <_dtoa_r+0x21a>
 800a64e:	9b06      	ldr	r3, [sp, #24]
 800a650:	970d      	str	r7, [sp, #52]	@ 0x34
 800a652:	443b      	add	r3, r7
 800a654:	9306      	str	r3, [sp, #24]
 800a656:	2300      	movs	r3, #0
 800a658:	9308      	str	r3, [sp, #32]
 800a65a:	9b07      	ldr	r3, [sp, #28]
 800a65c:	2b09      	cmp	r3, #9
 800a65e:	d863      	bhi.n	800a728 <_dtoa_r+0x280>
 800a660:	2b05      	cmp	r3, #5
 800a662:	bfc4      	itt	gt
 800a664:	3b04      	subgt	r3, #4
 800a666:	9307      	strgt	r3, [sp, #28]
 800a668:	9b07      	ldr	r3, [sp, #28]
 800a66a:	f1a3 0302 	sub.w	r3, r3, #2
 800a66e:	bfcc      	ite	gt
 800a670:	2400      	movgt	r4, #0
 800a672:	2401      	movle	r4, #1
 800a674:	2b03      	cmp	r3, #3
 800a676:	d863      	bhi.n	800a740 <_dtoa_r+0x298>
 800a678:	e8df f003 	tbb	[pc, r3]
 800a67c:	2b375452 	.word	0x2b375452
 800a680:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a684:	441e      	add	r6, r3
 800a686:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a68a:	2b20      	cmp	r3, #32
 800a68c:	bfc1      	itttt	gt
 800a68e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a692:	409f      	lslgt	r7, r3
 800a694:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a698:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a69c:	bfd6      	itet	le
 800a69e:	f1c3 0320 	rsble	r3, r3, #32
 800a6a2:	ea47 0003 	orrgt.w	r0, r7, r3
 800a6a6:	fa04 f003 	lslle.w	r0, r4, r3
 800a6aa:	f7f5 ff3b 	bl	8000524 <__aeabi_ui2d>
 800a6ae:	2201      	movs	r2, #1
 800a6b0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a6b4:	3e01      	subs	r6, #1
 800a6b6:	9212      	str	r2, [sp, #72]	@ 0x48
 800a6b8:	e776      	b.n	800a5a8 <_dtoa_r+0x100>
 800a6ba:	2301      	movs	r3, #1
 800a6bc:	e7b7      	b.n	800a62e <_dtoa_r+0x186>
 800a6be:	9010      	str	r0, [sp, #64]	@ 0x40
 800a6c0:	e7b6      	b.n	800a630 <_dtoa_r+0x188>
 800a6c2:	9b00      	ldr	r3, [sp, #0]
 800a6c4:	1bdb      	subs	r3, r3, r7
 800a6c6:	9300      	str	r3, [sp, #0]
 800a6c8:	427b      	negs	r3, r7
 800a6ca:	9308      	str	r3, [sp, #32]
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	930d      	str	r3, [sp, #52]	@ 0x34
 800a6d0:	e7c3      	b.n	800a65a <_dtoa_r+0x1b2>
 800a6d2:	2301      	movs	r3, #1
 800a6d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a6d8:	eb07 0b03 	add.w	fp, r7, r3
 800a6dc:	f10b 0301 	add.w	r3, fp, #1
 800a6e0:	2b01      	cmp	r3, #1
 800a6e2:	9303      	str	r3, [sp, #12]
 800a6e4:	bfb8      	it	lt
 800a6e6:	2301      	movlt	r3, #1
 800a6e8:	e006      	b.n	800a6f8 <_dtoa_r+0x250>
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	dd28      	ble.n	800a746 <_dtoa_r+0x29e>
 800a6f4:	469b      	mov	fp, r3
 800a6f6:	9303      	str	r3, [sp, #12]
 800a6f8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a6fc:	2100      	movs	r1, #0
 800a6fe:	2204      	movs	r2, #4
 800a700:	f102 0514 	add.w	r5, r2, #20
 800a704:	429d      	cmp	r5, r3
 800a706:	d926      	bls.n	800a756 <_dtoa_r+0x2ae>
 800a708:	6041      	str	r1, [r0, #4]
 800a70a:	4648      	mov	r0, r9
 800a70c:	f000 fde8 	bl	800b2e0 <_Balloc>
 800a710:	4682      	mov	sl, r0
 800a712:	2800      	cmp	r0, #0
 800a714:	d142      	bne.n	800a79c <_dtoa_r+0x2f4>
 800a716:	4b1e      	ldr	r3, [pc, #120]	@ (800a790 <_dtoa_r+0x2e8>)
 800a718:	4602      	mov	r2, r0
 800a71a:	f240 11af 	movw	r1, #431	@ 0x1af
 800a71e:	e6da      	b.n	800a4d6 <_dtoa_r+0x2e>
 800a720:	2300      	movs	r3, #0
 800a722:	e7e3      	b.n	800a6ec <_dtoa_r+0x244>
 800a724:	2300      	movs	r3, #0
 800a726:	e7d5      	b.n	800a6d4 <_dtoa_r+0x22c>
 800a728:	2401      	movs	r4, #1
 800a72a:	2300      	movs	r3, #0
 800a72c:	9307      	str	r3, [sp, #28]
 800a72e:	9409      	str	r4, [sp, #36]	@ 0x24
 800a730:	f04f 3bff 	mov.w	fp, #4294967295
 800a734:	2200      	movs	r2, #0
 800a736:	f8cd b00c 	str.w	fp, [sp, #12]
 800a73a:	2312      	movs	r3, #18
 800a73c:	920c      	str	r2, [sp, #48]	@ 0x30
 800a73e:	e7db      	b.n	800a6f8 <_dtoa_r+0x250>
 800a740:	2301      	movs	r3, #1
 800a742:	9309      	str	r3, [sp, #36]	@ 0x24
 800a744:	e7f4      	b.n	800a730 <_dtoa_r+0x288>
 800a746:	f04f 0b01 	mov.w	fp, #1
 800a74a:	f8cd b00c 	str.w	fp, [sp, #12]
 800a74e:	465b      	mov	r3, fp
 800a750:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a754:	e7d0      	b.n	800a6f8 <_dtoa_r+0x250>
 800a756:	3101      	adds	r1, #1
 800a758:	0052      	lsls	r2, r2, #1
 800a75a:	e7d1      	b.n	800a700 <_dtoa_r+0x258>
 800a75c:	f3af 8000 	nop.w
 800a760:	636f4361 	.word	0x636f4361
 800a764:	3fd287a7 	.word	0x3fd287a7
 800a768:	8b60c8b3 	.word	0x8b60c8b3
 800a76c:	3fc68a28 	.word	0x3fc68a28
 800a770:	509f79fb 	.word	0x509f79fb
 800a774:	3fd34413 	.word	0x3fd34413
 800a778:	0800e537 	.word	0x0800e537
 800a77c:	0800e63e 	.word	0x0800e63e
 800a780:	7ff00000 	.word	0x7ff00000
 800a784:	0800e792 	.word	0x0800e792
 800a788:	3ff80000 	.word	0x3ff80000
 800a78c:	0800e890 	.word	0x0800e890
 800a790:	0800e696 	.word	0x0800e696
 800a794:	0800e63a 	.word	0x0800e63a
 800a798:	0800e791 	.word	0x0800e791
 800a79c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a7a0:	6018      	str	r0, [r3, #0]
 800a7a2:	9b03      	ldr	r3, [sp, #12]
 800a7a4:	2b0e      	cmp	r3, #14
 800a7a6:	f200 80a1 	bhi.w	800a8ec <_dtoa_r+0x444>
 800a7aa:	2c00      	cmp	r4, #0
 800a7ac:	f000 809e 	beq.w	800a8ec <_dtoa_r+0x444>
 800a7b0:	2f00      	cmp	r7, #0
 800a7b2:	dd33      	ble.n	800a81c <_dtoa_r+0x374>
 800a7b4:	4b9c      	ldr	r3, [pc, #624]	@ (800aa28 <_dtoa_r+0x580>)
 800a7b6:	f007 020f 	and.w	r2, r7, #15
 800a7ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a7be:	ed93 7b00 	vldr	d7, [r3]
 800a7c2:	05f8      	lsls	r0, r7, #23
 800a7c4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a7c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a7cc:	d516      	bpl.n	800a7fc <_dtoa_r+0x354>
 800a7ce:	4b97      	ldr	r3, [pc, #604]	@ (800aa2c <_dtoa_r+0x584>)
 800a7d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a7d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a7d8:	f7f6 f848 	bl	800086c <__aeabi_ddiv>
 800a7dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a7e0:	f004 040f 	and.w	r4, r4, #15
 800a7e4:	2603      	movs	r6, #3
 800a7e6:	4d91      	ldr	r5, [pc, #580]	@ (800aa2c <_dtoa_r+0x584>)
 800a7e8:	b954      	cbnz	r4, 800a800 <_dtoa_r+0x358>
 800a7ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a7ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a7f2:	f7f6 f83b 	bl	800086c <__aeabi_ddiv>
 800a7f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a7fa:	e028      	b.n	800a84e <_dtoa_r+0x3a6>
 800a7fc:	2602      	movs	r6, #2
 800a7fe:	e7f2      	b.n	800a7e6 <_dtoa_r+0x33e>
 800a800:	07e1      	lsls	r1, r4, #31
 800a802:	d508      	bpl.n	800a816 <_dtoa_r+0x36e>
 800a804:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a808:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a80c:	f7f5 ff04 	bl	8000618 <__aeabi_dmul>
 800a810:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a814:	3601      	adds	r6, #1
 800a816:	1064      	asrs	r4, r4, #1
 800a818:	3508      	adds	r5, #8
 800a81a:	e7e5      	b.n	800a7e8 <_dtoa_r+0x340>
 800a81c:	f000 80af 	beq.w	800a97e <_dtoa_r+0x4d6>
 800a820:	427c      	negs	r4, r7
 800a822:	4b81      	ldr	r3, [pc, #516]	@ (800aa28 <_dtoa_r+0x580>)
 800a824:	4d81      	ldr	r5, [pc, #516]	@ (800aa2c <_dtoa_r+0x584>)
 800a826:	f004 020f 	and.w	r2, r4, #15
 800a82a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a82e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a832:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a836:	f7f5 feef 	bl	8000618 <__aeabi_dmul>
 800a83a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a83e:	1124      	asrs	r4, r4, #4
 800a840:	2300      	movs	r3, #0
 800a842:	2602      	movs	r6, #2
 800a844:	2c00      	cmp	r4, #0
 800a846:	f040 808f 	bne.w	800a968 <_dtoa_r+0x4c0>
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d1d3      	bne.n	800a7f6 <_dtoa_r+0x34e>
 800a84e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a850:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a854:	2b00      	cmp	r3, #0
 800a856:	f000 8094 	beq.w	800a982 <_dtoa_r+0x4da>
 800a85a:	4b75      	ldr	r3, [pc, #468]	@ (800aa30 <_dtoa_r+0x588>)
 800a85c:	2200      	movs	r2, #0
 800a85e:	4620      	mov	r0, r4
 800a860:	4629      	mov	r1, r5
 800a862:	f7f6 f94b 	bl	8000afc <__aeabi_dcmplt>
 800a866:	2800      	cmp	r0, #0
 800a868:	f000 808b 	beq.w	800a982 <_dtoa_r+0x4da>
 800a86c:	9b03      	ldr	r3, [sp, #12]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	f000 8087 	beq.w	800a982 <_dtoa_r+0x4da>
 800a874:	f1bb 0f00 	cmp.w	fp, #0
 800a878:	dd34      	ble.n	800a8e4 <_dtoa_r+0x43c>
 800a87a:	4620      	mov	r0, r4
 800a87c:	4b6d      	ldr	r3, [pc, #436]	@ (800aa34 <_dtoa_r+0x58c>)
 800a87e:	2200      	movs	r2, #0
 800a880:	4629      	mov	r1, r5
 800a882:	f7f5 fec9 	bl	8000618 <__aeabi_dmul>
 800a886:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a88a:	f107 38ff 	add.w	r8, r7, #4294967295
 800a88e:	3601      	adds	r6, #1
 800a890:	465c      	mov	r4, fp
 800a892:	4630      	mov	r0, r6
 800a894:	f7f5 fe56 	bl	8000544 <__aeabi_i2d>
 800a898:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a89c:	f7f5 febc 	bl	8000618 <__aeabi_dmul>
 800a8a0:	4b65      	ldr	r3, [pc, #404]	@ (800aa38 <_dtoa_r+0x590>)
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	f7f5 fd02 	bl	80002ac <__adddf3>
 800a8a8:	4605      	mov	r5, r0
 800a8aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a8ae:	2c00      	cmp	r4, #0
 800a8b0:	d16a      	bne.n	800a988 <_dtoa_r+0x4e0>
 800a8b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a8b6:	4b61      	ldr	r3, [pc, #388]	@ (800aa3c <_dtoa_r+0x594>)
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	f7f5 fcf5 	bl	80002a8 <__aeabi_dsub>
 800a8be:	4602      	mov	r2, r0
 800a8c0:	460b      	mov	r3, r1
 800a8c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a8c6:	462a      	mov	r2, r5
 800a8c8:	4633      	mov	r3, r6
 800a8ca:	f7f6 f935 	bl	8000b38 <__aeabi_dcmpgt>
 800a8ce:	2800      	cmp	r0, #0
 800a8d0:	f040 8298 	bne.w	800ae04 <_dtoa_r+0x95c>
 800a8d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a8d8:	462a      	mov	r2, r5
 800a8da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a8de:	f7f6 f90d 	bl	8000afc <__aeabi_dcmplt>
 800a8e2:	bb38      	cbnz	r0, 800a934 <_dtoa_r+0x48c>
 800a8e4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a8e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a8ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	f2c0 8157 	blt.w	800aba2 <_dtoa_r+0x6fa>
 800a8f4:	2f0e      	cmp	r7, #14
 800a8f6:	f300 8154 	bgt.w	800aba2 <_dtoa_r+0x6fa>
 800a8fa:	4b4b      	ldr	r3, [pc, #300]	@ (800aa28 <_dtoa_r+0x580>)
 800a8fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a900:	ed93 7b00 	vldr	d7, [r3]
 800a904:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a906:	2b00      	cmp	r3, #0
 800a908:	ed8d 7b00 	vstr	d7, [sp]
 800a90c:	f280 80e5 	bge.w	800aada <_dtoa_r+0x632>
 800a910:	9b03      	ldr	r3, [sp, #12]
 800a912:	2b00      	cmp	r3, #0
 800a914:	f300 80e1 	bgt.w	800aada <_dtoa_r+0x632>
 800a918:	d10c      	bne.n	800a934 <_dtoa_r+0x48c>
 800a91a:	4b48      	ldr	r3, [pc, #288]	@ (800aa3c <_dtoa_r+0x594>)
 800a91c:	2200      	movs	r2, #0
 800a91e:	ec51 0b17 	vmov	r0, r1, d7
 800a922:	f7f5 fe79 	bl	8000618 <__aeabi_dmul>
 800a926:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a92a:	f7f6 f8fb 	bl	8000b24 <__aeabi_dcmpge>
 800a92e:	2800      	cmp	r0, #0
 800a930:	f000 8266 	beq.w	800ae00 <_dtoa_r+0x958>
 800a934:	2400      	movs	r4, #0
 800a936:	4625      	mov	r5, r4
 800a938:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a93a:	4656      	mov	r6, sl
 800a93c:	ea6f 0803 	mvn.w	r8, r3
 800a940:	2700      	movs	r7, #0
 800a942:	4621      	mov	r1, r4
 800a944:	4648      	mov	r0, r9
 800a946:	f000 fd0b 	bl	800b360 <_Bfree>
 800a94a:	2d00      	cmp	r5, #0
 800a94c:	f000 80bd 	beq.w	800aaca <_dtoa_r+0x622>
 800a950:	b12f      	cbz	r7, 800a95e <_dtoa_r+0x4b6>
 800a952:	42af      	cmp	r7, r5
 800a954:	d003      	beq.n	800a95e <_dtoa_r+0x4b6>
 800a956:	4639      	mov	r1, r7
 800a958:	4648      	mov	r0, r9
 800a95a:	f000 fd01 	bl	800b360 <_Bfree>
 800a95e:	4629      	mov	r1, r5
 800a960:	4648      	mov	r0, r9
 800a962:	f000 fcfd 	bl	800b360 <_Bfree>
 800a966:	e0b0      	b.n	800aaca <_dtoa_r+0x622>
 800a968:	07e2      	lsls	r2, r4, #31
 800a96a:	d505      	bpl.n	800a978 <_dtoa_r+0x4d0>
 800a96c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a970:	f7f5 fe52 	bl	8000618 <__aeabi_dmul>
 800a974:	3601      	adds	r6, #1
 800a976:	2301      	movs	r3, #1
 800a978:	1064      	asrs	r4, r4, #1
 800a97a:	3508      	adds	r5, #8
 800a97c:	e762      	b.n	800a844 <_dtoa_r+0x39c>
 800a97e:	2602      	movs	r6, #2
 800a980:	e765      	b.n	800a84e <_dtoa_r+0x3a6>
 800a982:	9c03      	ldr	r4, [sp, #12]
 800a984:	46b8      	mov	r8, r7
 800a986:	e784      	b.n	800a892 <_dtoa_r+0x3ea>
 800a988:	4b27      	ldr	r3, [pc, #156]	@ (800aa28 <_dtoa_r+0x580>)
 800a98a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a98c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a990:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a994:	4454      	add	r4, sl
 800a996:	2900      	cmp	r1, #0
 800a998:	d054      	beq.n	800aa44 <_dtoa_r+0x59c>
 800a99a:	4929      	ldr	r1, [pc, #164]	@ (800aa40 <_dtoa_r+0x598>)
 800a99c:	2000      	movs	r0, #0
 800a99e:	f7f5 ff65 	bl	800086c <__aeabi_ddiv>
 800a9a2:	4633      	mov	r3, r6
 800a9a4:	462a      	mov	r2, r5
 800a9a6:	f7f5 fc7f 	bl	80002a8 <__aeabi_dsub>
 800a9aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a9ae:	4656      	mov	r6, sl
 800a9b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a9b4:	f7f6 f8e0 	bl	8000b78 <__aeabi_d2iz>
 800a9b8:	4605      	mov	r5, r0
 800a9ba:	f7f5 fdc3 	bl	8000544 <__aeabi_i2d>
 800a9be:	4602      	mov	r2, r0
 800a9c0:	460b      	mov	r3, r1
 800a9c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a9c6:	f7f5 fc6f 	bl	80002a8 <__aeabi_dsub>
 800a9ca:	3530      	adds	r5, #48	@ 0x30
 800a9cc:	4602      	mov	r2, r0
 800a9ce:	460b      	mov	r3, r1
 800a9d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a9d4:	f806 5b01 	strb.w	r5, [r6], #1
 800a9d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a9dc:	f7f6 f88e 	bl	8000afc <__aeabi_dcmplt>
 800a9e0:	2800      	cmp	r0, #0
 800a9e2:	d172      	bne.n	800aaca <_dtoa_r+0x622>
 800a9e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9e8:	4911      	ldr	r1, [pc, #68]	@ (800aa30 <_dtoa_r+0x588>)
 800a9ea:	2000      	movs	r0, #0
 800a9ec:	f7f5 fc5c 	bl	80002a8 <__aeabi_dsub>
 800a9f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a9f4:	f7f6 f882 	bl	8000afc <__aeabi_dcmplt>
 800a9f8:	2800      	cmp	r0, #0
 800a9fa:	f040 80b4 	bne.w	800ab66 <_dtoa_r+0x6be>
 800a9fe:	42a6      	cmp	r6, r4
 800aa00:	f43f af70 	beq.w	800a8e4 <_dtoa_r+0x43c>
 800aa04:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aa08:	4b0a      	ldr	r3, [pc, #40]	@ (800aa34 <_dtoa_r+0x58c>)
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	f7f5 fe04 	bl	8000618 <__aeabi_dmul>
 800aa10:	4b08      	ldr	r3, [pc, #32]	@ (800aa34 <_dtoa_r+0x58c>)
 800aa12:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aa16:	2200      	movs	r2, #0
 800aa18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa1c:	f7f5 fdfc 	bl	8000618 <__aeabi_dmul>
 800aa20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa24:	e7c4      	b.n	800a9b0 <_dtoa_r+0x508>
 800aa26:	bf00      	nop
 800aa28:	0800e890 	.word	0x0800e890
 800aa2c:	0800e868 	.word	0x0800e868
 800aa30:	3ff00000 	.word	0x3ff00000
 800aa34:	40240000 	.word	0x40240000
 800aa38:	401c0000 	.word	0x401c0000
 800aa3c:	40140000 	.word	0x40140000
 800aa40:	3fe00000 	.word	0x3fe00000
 800aa44:	4631      	mov	r1, r6
 800aa46:	4628      	mov	r0, r5
 800aa48:	f7f5 fde6 	bl	8000618 <__aeabi_dmul>
 800aa4c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aa50:	9413      	str	r4, [sp, #76]	@ 0x4c
 800aa52:	4656      	mov	r6, sl
 800aa54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa58:	f7f6 f88e 	bl	8000b78 <__aeabi_d2iz>
 800aa5c:	4605      	mov	r5, r0
 800aa5e:	f7f5 fd71 	bl	8000544 <__aeabi_i2d>
 800aa62:	4602      	mov	r2, r0
 800aa64:	460b      	mov	r3, r1
 800aa66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa6a:	f7f5 fc1d 	bl	80002a8 <__aeabi_dsub>
 800aa6e:	3530      	adds	r5, #48	@ 0x30
 800aa70:	f806 5b01 	strb.w	r5, [r6], #1
 800aa74:	4602      	mov	r2, r0
 800aa76:	460b      	mov	r3, r1
 800aa78:	42a6      	cmp	r6, r4
 800aa7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aa7e:	f04f 0200 	mov.w	r2, #0
 800aa82:	d124      	bne.n	800aace <_dtoa_r+0x626>
 800aa84:	4baf      	ldr	r3, [pc, #700]	@ (800ad44 <_dtoa_r+0x89c>)
 800aa86:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aa8a:	f7f5 fc0f 	bl	80002ac <__adddf3>
 800aa8e:	4602      	mov	r2, r0
 800aa90:	460b      	mov	r3, r1
 800aa92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa96:	f7f6 f84f 	bl	8000b38 <__aeabi_dcmpgt>
 800aa9a:	2800      	cmp	r0, #0
 800aa9c:	d163      	bne.n	800ab66 <_dtoa_r+0x6be>
 800aa9e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aaa2:	49a8      	ldr	r1, [pc, #672]	@ (800ad44 <_dtoa_r+0x89c>)
 800aaa4:	2000      	movs	r0, #0
 800aaa6:	f7f5 fbff 	bl	80002a8 <__aeabi_dsub>
 800aaaa:	4602      	mov	r2, r0
 800aaac:	460b      	mov	r3, r1
 800aaae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aab2:	f7f6 f823 	bl	8000afc <__aeabi_dcmplt>
 800aab6:	2800      	cmp	r0, #0
 800aab8:	f43f af14 	beq.w	800a8e4 <_dtoa_r+0x43c>
 800aabc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800aabe:	1e73      	subs	r3, r6, #1
 800aac0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aac2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800aac6:	2b30      	cmp	r3, #48	@ 0x30
 800aac8:	d0f8      	beq.n	800aabc <_dtoa_r+0x614>
 800aaca:	4647      	mov	r7, r8
 800aacc:	e03b      	b.n	800ab46 <_dtoa_r+0x69e>
 800aace:	4b9e      	ldr	r3, [pc, #632]	@ (800ad48 <_dtoa_r+0x8a0>)
 800aad0:	f7f5 fda2 	bl	8000618 <__aeabi_dmul>
 800aad4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aad8:	e7bc      	b.n	800aa54 <_dtoa_r+0x5ac>
 800aada:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800aade:	4656      	mov	r6, sl
 800aae0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aae4:	4620      	mov	r0, r4
 800aae6:	4629      	mov	r1, r5
 800aae8:	f7f5 fec0 	bl	800086c <__aeabi_ddiv>
 800aaec:	f7f6 f844 	bl	8000b78 <__aeabi_d2iz>
 800aaf0:	4680      	mov	r8, r0
 800aaf2:	f7f5 fd27 	bl	8000544 <__aeabi_i2d>
 800aaf6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aafa:	f7f5 fd8d 	bl	8000618 <__aeabi_dmul>
 800aafe:	4602      	mov	r2, r0
 800ab00:	460b      	mov	r3, r1
 800ab02:	4620      	mov	r0, r4
 800ab04:	4629      	mov	r1, r5
 800ab06:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ab0a:	f7f5 fbcd 	bl	80002a8 <__aeabi_dsub>
 800ab0e:	f806 4b01 	strb.w	r4, [r6], #1
 800ab12:	9d03      	ldr	r5, [sp, #12]
 800ab14:	eba6 040a 	sub.w	r4, r6, sl
 800ab18:	42a5      	cmp	r5, r4
 800ab1a:	4602      	mov	r2, r0
 800ab1c:	460b      	mov	r3, r1
 800ab1e:	d133      	bne.n	800ab88 <_dtoa_r+0x6e0>
 800ab20:	f7f5 fbc4 	bl	80002ac <__adddf3>
 800ab24:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab28:	4604      	mov	r4, r0
 800ab2a:	460d      	mov	r5, r1
 800ab2c:	f7f6 f804 	bl	8000b38 <__aeabi_dcmpgt>
 800ab30:	b9c0      	cbnz	r0, 800ab64 <_dtoa_r+0x6bc>
 800ab32:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab36:	4620      	mov	r0, r4
 800ab38:	4629      	mov	r1, r5
 800ab3a:	f7f5 ffd5 	bl	8000ae8 <__aeabi_dcmpeq>
 800ab3e:	b110      	cbz	r0, 800ab46 <_dtoa_r+0x69e>
 800ab40:	f018 0f01 	tst.w	r8, #1
 800ab44:	d10e      	bne.n	800ab64 <_dtoa_r+0x6bc>
 800ab46:	9902      	ldr	r1, [sp, #8]
 800ab48:	4648      	mov	r0, r9
 800ab4a:	f000 fc09 	bl	800b360 <_Bfree>
 800ab4e:	2300      	movs	r3, #0
 800ab50:	7033      	strb	r3, [r6, #0]
 800ab52:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ab54:	3701      	adds	r7, #1
 800ab56:	601f      	str	r7, [r3, #0]
 800ab58:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	f000 824b 	beq.w	800aff6 <_dtoa_r+0xb4e>
 800ab60:	601e      	str	r6, [r3, #0]
 800ab62:	e248      	b.n	800aff6 <_dtoa_r+0xb4e>
 800ab64:	46b8      	mov	r8, r7
 800ab66:	4633      	mov	r3, r6
 800ab68:	461e      	mov	r6, r3
 800ab6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ab6e:	2a39      	cmp	r2, #57	@ 0x39
 800ab70:	d106      	bne.n	800ab80 <_dtoa_r+0x6d8>
 800ab72:	459a      	cmp	sl, r3
 800ab74:	d1f8      	bne.n	800ab68 <_dtoa_r+0x6c0>
 800ab76:	2230      	movs	r2, #48	@ 0x30
 800ab78:	f108 0801 	add.w	r8, r8, #1
 800ab7c:	f88a 2000 	strb.w	r2, [sl]
 800ab80:	781a      	ldrb	r2, [r3, #0]
 800ab82:	3201      	adds	r2, #1
 800ab84:	701a      	strb	r2, [r3, #0]
 800ab86:	e7a0      	b.n	800aaca <_dtoa_r+0x622>
 800ab88:	4b6f      	ldr	r3, [pc, #444]	@ (800ad48 <_dtoa_r+0x8a0>)
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	f7f5 fd44 	bl	8000618 <__aeabi_dmul>
 800ab90:	2200      	movs	r2, #0
 800ab92:	2300      	movs	r3, #0
 800ab94:	4604      	mov	r4, r0
 800ab96:	460d      	mov	r5, r1
 800ab98:	f7f5 ffa6 	bl	8000ae8 <__aeabi_dcmpeq>
 800ab9c:	2800      	cmp	r0, #0
 800ab9e:	d09f      	beq.n	800aae0 <_dtoa_r+0x638>
 800aba0:	e7d1      	b.n	800ab46 <_dtoa_r+0x69e>
 800aba2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aba4:	2a00      	cmp	r2, #0
 800aba6:	f000 80ea 	beq.w	800ad7e <_dtoa_r+0x8d6>
 800abaa:	9a07      	ldr	r2, [sp, #28]
 800abac:	2a01      	cmp	r2, #1
 800abae:	f300 80cd 	bgt.w	800ad4c <_dtoa_r+0x8a4>
 800abb2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800abb4:	2a00      	cmp	r2, #0
 800abb6:	f000 80c1 	beq.w	800ad3c <_dtoa_r+0x894>
 800abba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800abbe:	9c08      	ldr	r4, [sp, #32]
 800abc0:	9e00      	ldr	r6, [sp, #0]
 800abc2:	9a00      	ldr	r2, [sp, #0]
 800abc4:	441a      	add	r2, r3
 800abc6:	9200      	str	r2, [sp, #0]
 800abc8:	9a06      	ldr	r2, [sp, #24]
 800abca:	2101      	movs	r1, #1
 800abcc:	441a      	add	r2, r3
 800abce:	4648      	mov	r0, r9
 800abd0:	9206      	str	r2, [sp, #24]
 800abd2:	f000 fcc3 	bl	800b55c <__i2b>
 800abd6:	4605      	mov	r5, r0
 800abd8:	b166      	cbz	r6, 800abf4 <_dtoa_r+0x74c>
 800abda:	9b06      	ldr	r3, [sp, #24]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	dd09      	ble.n	800abf4 <_dtoa_r+0x74c>
 800abe0:	42b3      	cmp	r3, r6
 800abe2:	9a00      	ldr	r2, [sp, #0]
 800abe4:	bfa8      	it	ge
 800abe6:	4633      	movge	r3, r6
 800abe8:	1ad2      	subs	r2, r2, r3
 800abea:	9200      	str	r2, [sp, #0]
 800abec:	9a06      	ldr	r2, [sp, #24]
 800abee:	1af6      	subs	r6, r6, r3
 800abf0:	1ad3      	subs	r3, r2, r3
 800abf2:	9306      	str	r3, [sp, #24]
 800abf4:	9b08      	ldr	r3, [sp, #32]
 800abf6:	b30b      	cbz	r3, 800ac3c <_dtoa_r+0x794>
 800abf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	f000 80c6 	beq.w	800ad8c <_dtoa_r+0x8e4>
 800ac00:	2c00      	cmp	r4, #0
 800ac02:	f000 80c0 	beq.w	800ad86 <_dtoa_r+0x8de>
 800ac06:	4629      	mov	r1, r5
 800ac08:	4622      	mov	r2, r4
 800ac0a:	4648      	mov	r0, r9
 800ac0c:	f000 fd5e 	bl	800b6cc <__pow5mult>
 800ac10:	9a02      	ldr	r2, [sp, #8]
 800ac12:	4601      	mov	r1, r0
 800ac14:	4605      	mov	r5, r0
 800ac16:	4648      	mov	r0, r9
 800ac18:	f000 fcb6 	bl	800b588 <__multiply>
 800ac1c:	9902      	ldr	r1, [sp, #8]
 800ac1e:	4680      	mov	r8, r0
 800ac20:	4648      	mov	r0, r9
 800ac22:	f000 fb9d 	bl	800b360 <_Bfree>
 800ac26:	9b08      	ldr	r3, [sp, #32]
 800ac28:	1b1b      	subs	r3, r3, r4
 800ac2a:	9308      	str	r3, [sp, #32]
 800ac2c:	f000 80b1 	beq.w	800ad92 <_dtoa_r+0x8ea>
 800ac30:	9a08      	ldr	r2, [sp, #32]
 800ac32:	4641      	mov	r1, r8
 800ac34:	4648      	mov	r0, r9
 800ac36:	f000 fd49 	bl	800b6cc <__pow5mult>
 800ac3a:	9002      	str	r0, [sp, #8]
 800ac3c:	2101      	movs	r1, #1
 800ac3e:	4648      	mov	r0, r9
 800ac40:	f000 fc8c 	bl	800b55c <__i2b>
 800ac44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ac46:	4604      	mov	r4, r0
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	f000 81d8 	beq.w	800affe <_dtoa_r+0xb56>
 800ac4e:	461a      	mov	r2, r3
 800ac50:	4601      	mov	r1, r0
 800ac52:	4648      	mov	r0, r9
 800ac54:	f000 fd3a 	bl	800b6cc <__pow5mult>
 800ac58:	9b07      	ldr	r3, [sp, #28]
 800ac5a:	2b01      	cmp	r3, #1
 800ac5c:	4604      	mov	r4, r0
 800ac5e:	f300 809f 	bgt.w	800ada0 <_dtoa_r+0x8f8>
 800ac62:	9b04      	ldr	r3, [sp, #16]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	f040 8097 	bne.w	800ad98 <_dtoa_r+0x8f0>
 800ac6a:	9b05      	ldr	r3, [sp, #20]
 800ac6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	f040 8093 	bne.w	800ad9c <_dtoa_r+0x8f4>
 800ac76:	9b05      	ldr	r3, [sp, #20]
 800ac78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ac7c:	0d1b      	lsrs	r3, r3, #20
 800ac7e:	051b      	lsls	r3, r3, #20
 800ac80:	b133      	cbz	r3, 800ac90 <_dtoa_r+0x7e8>
 800ac82:	9b00      	ldr	r3, [sp, #0]
 800ac84:	3301      	adds	r3, #1
 800ac86:	9300      	str	r3, [sp, #0]
 800ac88:	9b06      	ldr	r3, [sp, #24]
 800ac8a:	3301      	adds	r3, #1
 800ac8c:	9306      	str	r3, [sp, #24]
 800ac8e:	2301      	movs	r3, #1
 800ac90:	9308      	str	r3, [sp, #32]
 800ac92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	f000 81b8 	beq.w	800b00a <_dtoa_r+0xb62>
 800ac9a:	6923      	ldr	r3, [r4, #16]
 800ac9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aca0:	6918      	ldr	r0, [r3, #16]
 800aca2:	f000 fc0f 	bl	800b4c4 <__hi0bits>
 800aca6:	f1c0 0020 	rsb	r0, r0, #32
 800acaa:	9b06      	ldr	r3, [sp, #24]
 800acac:	4418      	add	r0, r3
 800acae:	f010 001f 	ands.w	r0, r0, #31
 800acb2:	f000 8082 	beq.w	800adba <_dtoa_r+0x912>
 800acb6:	f1c0 0320 	rsb	r3, r0, #32
 800acba:	2b04      	cmp	r3, #4
 800acbc:	dd73      	ble.n	800ada6 <_dtoa_r+0x8fe>
 800acbe:	9b00      	ldr	r3, [sp, #0]
 800acc0:	f1c0 001c 	rsb	r0, r0, #28
 800acc4:	4403      	add	r3, r0
 800acc6:	9300      	str	r3, [sp, #0]
 800acc8:	9b06      	ldr	r3, [sp, #24]
 800acca:	4403      	add	r3, r0
 800accc:	4406      	add	r6, r0
 800acce:	9306      	str	r3, [sp, #24]
 800acd0:	9b00      	ldr	r3, [sp, #0]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	dd05      	ble.n	800ace2 <_dtoa_r+0x83a>
 800acd6:	9902      	ldr	r1, [sp, #8]
 800acd8:	461a      	mov	r2, r3
 800acda:	4648      	mov	r0, r9
 800acdc:	f000 fd50 	bl	800b780 <__lshift>
 800ace0:	9002      	str	r0, [sp, #8]
 800ace2:	9b06      	ldr	r3, [sp, #24]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	dd05      	ble.n	800acf4 <_dtoa_r+0x84c>
 800ace8:	4621      	mov	r1, r4
 800acea:	461a      	mov	r2, r3
 800acec:	4648      	mov	r0, r9
 800acee:	f000 fd47 	bl	800b780 <__lshift>
 800acf2:	4604      	mov	r4, r0
 800acf4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d061      	beq.n	800adbe <_dtoa_r+0x916>
 800acfa:	9802      	ldr	r0, [sp, #8]
 800acfc:	4621      	mov	r1, r4
 800acfe:	f000 fdab 	bl	800b858 <__mcmp>
 800ad02:	2800      	cmp	r0, #0
 800ad04:	da5b      	bge.n	800adbe <_dtoa_r+0x916>
 800ad06:	2300      	movs	r3, #0
 800ad08:	9902      	ldr	r1, [sp, #8]
 800ad0a:	220a      	movs	r2, #10
 800ad0c:	4648      	mov	r0, r9
 800ad0e:	f000 fb49 	bl	800b3a4 <__multadd>
 800ad12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad14:	9002      	str	r0, [sp, #8]
 800ad16:	f107 38ff 	add.w	r8, r7, #4294967295
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	f000 8177 	beq.w	800b00e <_dtoa_r+0xb66>
 800ad20:	4629      	mov	r1, r5
 800ad22:	2300      	movs	r3, #0
 800ad24:	220a      	movs	r2, #10
 800ad26:	4648      	mov	r0, r9
 800ad28:	f000 fb3c 	bl	800b3a4 <__multadd>
 800ad2c:	f1bb 0f00 	cmp.w	fp, #0
 800ad30:	4605      	mov	r5, r0
 800ad32:	dc6f      	bgt.n	800ae14 <_dtoa_r+0x96c>
 800ad34:	9b07      	ldr	r3, [sp, #28]
 800ad36:	2b02      	cmp	r3, #2
 800ad38:	dc49      	bgt.n	800adce <_dtoa_r+0x926>
 800ad3a:	e06b      	b.n	800ae14 <_dtoa_r+0x96c>
 800ad3c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ad3e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ad42:	e73c      	b.n	800abbe <_dtoa_r+0x716>
 800ad44:	3fe00000 	.word	0x3fe00000
 800ad48:	40240000 	.word	0x40240000
 800ad4c:	9b03      	ldr	r3, [sp, #12]
 800ad4e:	1e5c      	subs	r4, r3, #1
 800ad50:	9b08      	ldr	r3, [sp, #32]
 800ad52:	42a3      	cmp	r3, r4
 800ad54:	db09      	blt.n	800ad6a <_dtoa_r+0x8c2>
 800ad56:	1b1c      	subs	r4, r3, r4
 800ad58:	9b03      	ldr	r3, [sp, #12]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	f6bf af30 	bge.w	800abc0 <_dtoa_r+0x718>
 800ad60:	9b00      	ldr	r3, [sp, #0]
 800ad62:	9a03      	ldr	r2, [sp, #12]
 800ad64:	1a9e      	subs	r6, r3, r2
 800ad66:	2300      	movs	r3, #0
 800ad68:	e72b      	b.n	800abc2 <_dtoa_r+0x71a>
 800ad6a:	9b08      	ldr	r3, [sp, #32]
 800ad6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ad6e:	9408      	str	r4, [sp, #32]
 800ad70:	1ae3      	subs	r3, r4, r3
 800ad72:	441a      	add	r2, r3
 800ad74:	9e00      	ldr	r6, [sp, #0]
 800ad76:	9b03      	ldr	r3, [sp, #12]
 800ad78:	920d      	str	r2, [sp, #52]	@ 0x34
 800ad7a:	2400      	movs	r4, #0
 800ad7c:	e721      	b.n	800abc2 <_dtoa_r+0x71a>
 800ad7e:	9c08      	ldr	r4, [sp, #32]
 800ad80:	9e00      	ldr	r6, [sp, #0]
 800ad82:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ad84:	e728      	b.n	800abd8 <_dtoa_r+0x730>
 800ad86:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ad8a:	e751      	b.n	800ac30 <_dtoa_r+0x788>
 800ad8c:	9a08      	ldr	r2, [sp, #32]
 800ad8e:	9902      	ldr	r1, [sp, #8]
 800ad90:	e750      	b.n	800ac34 <_dtoa_r+0x78c>
 800ad92:	f8cd 8008 	str.w	r8, [sp, #8]
 800ad96:	e751      	b.n	800ac3c <_dtoa_r+0x794>
 800ad98:	2300      	movs	r3, #0
 800ad9a:	e779      	b.n	800ac90 <_dtoa_r+0x7e8>
 800ad9c:	9b04      	ldr	r3, [sp, #16]
 800ad9e:	e777      	b.n	800ac90 <_dtoa_r+0x7e8>
 800ada0:	2300      	movs	r3, #0
 800ada2:	9308      	str	r3, [sp, #32]
 800ada4:	e779      	b.n	800ac9a <_dtoa_r+0x7f2>
 800ada6:	d093      	beq.n	800acd0 <_dtoa_r+0x828>
 800ada8:	9a00      	ldr	r2, [sp, #0]
 800adaa:	331c      	adds	r3, #28
 800adac:	441a      	add	r2, r3
 800adae:	9200      	str	r2, [sp, #0]
 800adb0:	9a06      	ldr	r2, [sp, #24]
 800adb2:	441a      	add	r2, r3
 800adb4:	441e      	add	r6, r3
 800adb6:	9206      	str	r2, [sp, #24]
 800adb8:	e78a      	b.n	800acd0 <_dtoa_r+0x828>
 800adba:	4603      	mov	r3, r0
 800adbc:	e7f4      	b.n	800ada8 <_dtoa_r+0x900>
 800adbe:	9b03      	ldr	r3, [sp, #12]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	46b8      	mov	r8, r7
 800adc4:	dc20      	bgt.n	800ae08 <_dtoa_r+0x960>
 800adc6:	469b      	mov	fp, r3
 800adc8:	9b07      	ldr	r3, [sp, #28]
 800adca:	2b02      	cmp	r3, #2
 800adcc:	dd1e      	ble.n	800ae0c <_dtoa_r+0x964>
 800adce:	f1bb 0f00 	cmp.w	fp, #0
 800add2:	f47f adb1 	bne.w	800a938 <_dtoa_r+0x490>
 800add6:	4621      	mov	r1, r4
 800add8:	465b      	mov	r3, fp
 800adda:	2205      	movs	r2, #5
 800addc:	4648      	mov	r0, r9
 800adde:	f000 fae1 	bl	800b3a4 <__multadd>
 800ade2:	4601      	mov	r1, r0
 800ade4:	4604      	mov	r4, r0
 800ade6:	9802      	ldr	r0, [sp, #8]
 800ade8:	f000 fd36 	bl	800b858 <__mcmp>
 800adec:	2800      	cmp	r0, #0
 800adee:	f77f ada3 	ble.w	800a938 <_dtoa_r+0x490>
 800adf2:	4656      	mov	r6, sl
 800adf4:	2331      	movs	r3, #49	@ 0x31
 800adf6:	f806 3b01 	strb.w	r3, [r6], #1
 800adfa:	f108 0801 	add.w	r8, r8, #1
 800adfe:	e59f      	b.n	800a940 <_dtoa_r+0x498>
 800ae00:	9c03      	ldr	r4, [sp, #12]
 800ae02:	46b8      	mov	r8, r7
 800ae04:	4625      	mov	r5, r4
 800ae06:	e7f4      	b.n	800adf2 <_dtoa_r+0x94a>
 800ae08:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ae0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	f000 8101 	beq.w	800b016 <_dtoa_r+0xb6e>
 800ae14:	2e00      	cmp	r6, #0
 800ae16:	dd05      	ble.n	800ae24 <_dtoa_r+0x97c>
 800ae18:	4629      	mov	r1, r5
 800ae1a:	4632      	mov	r2, r6
 800ae1c:	4648      	mov	r0, r9
 800ae1e:	f000 fcaf 	bl	800b780 <__lshift>
 800ae22:	4605      	mov	r5, r0
 800ae24:	9b08      	ldr	r3, [sp, #32]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d05c      	beq.n	800aee4 <_dtoa_r+0xa3c>
 800ae2a:	6869      	ldr	r1, [r5, #4]
 800ae2c:	4648      	mov	r0, r9
 800ae2e:	f000 fa57 	bl	800b2e0 <_Balloc>
 800ae32:	4606      	mov	r6, r0
 800ae34:	b928      	cbnz	r0, 800ae42 <_dtoa_r+0x99a>
 800ae36:	4b82      	ldr	r3, [pc, #520]	@ (800b040 <_dtoa_r+0xb98>)
 800ae38:	4602      	mov	r2, r0
 800ae3a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ae3e:	f7ff bb4a 	b.w	800a4d6 <_dtoa_r+0x2e>
 800ae42:	692a      	ldr	r2, [r5, #16]
 800ae44:	3202      	adds	r2, #2
 800ae46:	0092      	lsls	r2, r2, #2
 800ae48:	f105 010c 	add.w	r1, r5, #12
 800ae4c:	300c      	adds	r0, #12
 800ae4e:	f7ff fa66 	bl	800a31e <memcpy>
 800ae52:	2201      	movs	r2, #1
 800ae54:	4631      	mov	r1, r6
 800ae56:	4648      	mov	r0, r9
 800ae58:	f000 fc92 	bl	800b780 <__lshift>
 800ae5c:	f10a 0301 	add.w	r3, sl, #1
 800ae60:	9300      	str	r3, [sp, #0]
 800ae62:	eb0a 030b 	add.w	r3, sl, fp
 800ae66:	9308      	str	r3, [sp, #32]
 800ae68:	9b04      	ldr	r3, [sp, #16]
 800ae6a:	f003 0301 	and.w	r3, r3, #1
 800ae6e:	462f      	mov	r7, r5
 800ae70:	9306      	str	r3, [sp, #24]
 800ae72:	4605      	mov	r5, r0
 800ae74:	9b00      	ldr	r3, [sp, #0]
 800ae76:	9802      	ldr	r0, [sp, #8]
 800ae78:	4621      	mov	r1, r4
 800ae7a:	f103 3bff 	add.w	fp, r3, #4294967295
 800ae7e:	f7ff fa89 	bl	800a394 <quorem>
 800ae82:	4603      	mov	r3, r0
 800ae84:	3330      	adds	r3, #48	@ 0x30
 800ae86:	9003      	str	r0, [sp, #12]
 800ae88:	4639      	mov	r1, r7
 800ae8a:	9802      	ldr	r0, [sp, #8]
 800ae8c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae8e:	f000 fce3 	bl	800b858 <__mcmp>
 800ae92:	462a      	mov	r2, r5
 800ae94:	9004      	str	r0, [sp, #16]
 800ae96:	4621      	mov	r1, r4
 800ae98:	4648      	mov	r0, r9
 800ae9a:	f000 fcf9 	bl	800b890 <__mdiff>
 800ae9e:	68c2      	ldr	r2, [r0, #12]
 800aea0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aea2:	4606      	mov	r6, r0
 800aea4:	bb02      	cbnz	r2, 800aee8 <_dtoa_r+0xa40>
 800aea6:	4601      	mov	r1, r0
 800aea8:	9802      	ldr	r0, [sp, #8]
 800aeaa:	f000 fcd5 	bl	800b858 <__mcmp>
 800aeae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aeb0:	4602      	mov	r2, r0
 800aeb2:	4631      	mov	r1, r6
 800aeb4:	4648      	mov	r0, r9
 800aeb6:	920c      	str	r2, [sp, #48]	@ 0x30
 800aeb8:	9309      	str	r3, [sp, #36]	@ 0x24
 800aeba:	f000 fa51 	bl	800b360 <_Bfree>
 800aebe:	9b07      	ldr	r3, [sp, #28]
 800aec0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800aec2:	9e00      	ldr	r6, [sp, #0]
 800aec4:	ea42 0103 	orr.w	r1, r2, r3
 800aec8:	9b06      	ldr	r3, [sp, #24]
 800aeca:	4319      	orrs	r1, r3
 800aecc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aece:	d10d      	bne.n	800aeec <_dtoa_r+0xa44>
 800aed0:	2b39      	cmp	r3, #57	@ 0x39
 800aed2:	d027      	beq.n	800af24 <_dtoa_r+0xa7c>
 800aed4:	9a04      	ldr	r2, [sp, #16]
 800aed6:	2a00      	cmp	r2, #0
 800aed8:	dd01      	ble.n	800aede <_dtoa_r+0xa36>
 800aeda:	9b03      	ldr	r3, [sp, #12]
 800aedc:	3331      	adds	r3, #49	@ 0x31
 800aede:	f88b 3000 	strb.w	r3, [fp]
 800aee2:	e52e      	b.n	800a942 <_dtoa_r+0x49a>
 800aee4:	4628      	mov	r0, r5
 800aee6:	e7b9      	b.n	800ae5c <_dtoa_r+0x9b4>
 800aee8:	2201      	movs	r2, #1
 800aeea:	e7e2      	b.n	800aeb2 <_dtoa_r+0xa0a>
 800aeec:	9904      	ldr	r1, [sp, #16]
 800aeee:	2900      	cmp	r1, #0
 800aef0:	db04      	blt.n	800aefc <_dtoa_r+0xa54>
 800aef2:	9807      	ldr	r0, [sp, #28]
 800aef4:	4301      	orrs	r1, r0
 800aef6:	9806      	ldr	r0, [sp, #24]
 800aef8:	4301      	orrs	r1, r0
 800aefa:	d120      	bne.n	800af3e <_dtoa_r+0xa96>
 800aefc:	2a00      	cmp	r2, #0
 800aefe:	ddee      	ble.n	800aede <_dtoa_r+0xa36>
 800af00:	9902      	ldr	r1, [sp, #8]
 800af02:	9300      	str	r3, [sp, #0]
 800af04:	2201      	movs	r2, #1
 800af06:	4648      	mov	r0, r9
 800af08:	f000 fc3a 	bl	800b780 <__lshift>
 800af0c:	4621      	mov	r1, r4
 800af0e:	9002      	str	r0, [sp, #8]
 800af10:	f000 fca2 	bl	800b858 <__mcmp>
 800af14:	2800      	cmp	r0, #0
 800af16:	9b00      	ldr	r3, [sp, #0]
 800af18:	dc02      	bgt.n	800af20 <_dtoa_r+0xa78>
 800af1a:	d1e0      	bne.n	800aede <_dtoa_r+0xa36>
 800af1c:	07da      	lsls	r2, r3, #31
 800af1e:	d5de      	bpl.n	800aede <_dtoa_r+0xa36>
 800af20:	2b39      	cmp	r3, #57	@ 0x39
 800af22:	d1da      	bne.n	800aeda <_dtoa_r+0xa32>
 800af24:	2339      	movs	r3, #57	@ 0x39
 800af26:	f88b 3000 	strb.w	r3, [fp]
 800af2a:	4633      	mov	r3, r6
 800af2c:	461e      	mov	r6, r3
 800af2e:	3b01      	subs	r3, #1
 800af30:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800af34:	2a39      	cmp	r2, #57	@ 0x39
 800af36:	d04e      	beq.n	800afd6 <_dtoa_r+0xb2e>
 800af38:	3201      	adds	r2, #1
 800af3a:	701a      	strb	r2, [r3, #0]
 800af3c:	e501      	b.n	800a942 <_dtoa_r+0x49a>
 800af3e:	2a00      	cmp	r2, #0
 800af40:	dd03      	ble.n	800af4a <_dtoa_r+0xaa2>
 800af42:	2b39      	cmp	r3, #57	@ 0x39
 800af44:	d0ee      	beq.n	800af24 <_dtoa_r+0xa7c>
 800af46:	3301      	adds	r3, #1
 800af48:	e7c9      	b.n	800aede <_dtoa_r+0xa36>
 800af4a:	9a00      	ldr	r2, [sp, #0]
 800af4c:	9908      	ldr	r1, [sp, #32]
 800af4e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800af52:	428a      	cmp	r2, r1
 800af54:	d028      	beq.n	800afa8 <_dtoa_r+0xb00>
 800af56:	9902      	ldr	r1, [sp, #8]
 800af58:	2300      	movs	r3, #0
 800af5a:	220a      	movs	r2, #10
 800af5c:	4648      	mov	r0, r9
 800af5e:	f000 fa21 	bl	800b3a4 <__multadd>
 800af62:	42af      	cmp	r7, r5
 800af64:	9002      	str	r0, [sp, #8]
 800af66:	f04f 0300 	mov.w	r3, #0
 800af6a:	f04f 020a 	mov.w	r2, #10
 800af6e:	4639      	mov	r1, r7
 800af70:	4648      	mov	r0, r9
 800af72:	d107      	bne.n	800af84 <_dtoa_r+0xadc>
 800af74:	f000 fa16 	bl	800b3a4 <__multadd>
 800af78:	4607      	mov	r7, r0
 800af7a:	4605      	mov	r5, r0
 800af7c:	9b00      	ldr	r3, [sp, #0]
 800af7e:	3301      	adds	r3, #1
 800af80:	9300      	str	r3, [sp, #0]
 800af82:	e777      	b.n	800ae74 <_dtoa_r+0x9cc>
 800af84:	f000 fa0e 	bl	800b3a4 <__multadd>
 800af88:	4629      	mov	r1, r5
 800af8a:	4607      	mov	r7, r0
 800af8c:	2300      	movs	r3, #0
 800af8e:	220a      	movs	r2, #10
 800af90:	4648      	mov	r0, r9
 800af92:	f000 fa07 	bl	800b3a4 <__multadd>
 800af96:	4605      	mov	r5, r0
 800af98:	e7f0      	b.n	800af7c <_dtoa_r+0xad4>
 800af9a:	f1bb 0f00 	cmp.w	fp, #0
 800af9e:	bfcc      	ite	gt
 800afa0:	465e      	movgt	r6, fp
 800afa2:	2601      	movle	r6, #1
 800afa4:	4456      	add	r6, sl
 800afa6:	2700      	movs	r7, #0
 800afa8:	9902      	ldr	r1, [sp, #8]
 800afaa:	9300      	str	r3, [sp, #0]
 800afac:	2201      	movs	r2, #1
 800afae:	4648      	mov	r0, r9
 800afb0:	f000 fbe6 	bl	800b780 <__lshift>
 800afb4:	4621      	mov	r1, r4
 800afb6:	9002      	str	r0, [sp, #8]
 800afb8:	f000 fc4e 	bl	800b858 <__mcmp>
 800afbc:	2800      	cmp	r0, #0
 800afbe:	dcb4      	bgt.n	800af2a <_dtoa_r+0xa82>
 800afc0:	d102      	bne.n	800afc8 <_dtoa_r+0xb20>
 800afc2:	9b00      	ldr	r3, [sp, #0]
 800afc4:	07db      	lsls	r3, r3, #31
 800afc6:	d4b0      	bmi.n	800af2a <_dtoa_r+0xa82>
 800afc8:	4633      	mov	r3, r6
 800afca:	461e      	mov	r6, r3
 800afcc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800afd0:	2a30      	cmp	r2, #48	@ 0x30
 800afd2:	d0fa      	beq.n	800afca <_dtoa_r+0xb22>
 800afd4:	e4b5      	b.n	800a942 <_dtoa_r+0x49a>
 800afd6:	459a      	cmp	sl, r3
 800afd8:	d1a8      	bne.n	800af2c <_dtoa_r+0xa84>
 800afda:	2331      	movs	r3, #49	@ 0x31
 800afdc:	f108 0801 	add.w	r8, r8, #1
 800afe0:	f88a 3000 	strb.w	r3, [sl]
 800afe4:	e4ad      	b.n	800a942 <_dtoa_r+0x49a>
 800afe6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800afe8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b044 <_dtoa_r+0xb9c>
 800afec:	b11b      	cbz	r3, 800aff6 <_dtoa_r+0xb4e>
 800afee:	f10a 0308 	add.w	r3, sl, #8
 800aff2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800aff4:	6013      	str	r3, [r2, #0]
 800aff6:	4650      	mov	r0, sl
 800aff8:	b017      	add	sp, #92	@ 0x5c
 800affa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800affe:	9b07      	ldr	r3, [sp, #28]
 800b000:	2b01      	cmp	r3, #1
 800b002:	f77f ae2e 	ble.w	800ac62 <_dtoa_r+0x7ba>
 800b006:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b008:	9308      	str	r3, [sp, #32]
 800b00a:	2001      	movs	r0, #1
 800b00c:	e64d      	b.n	800acaa <_dtoa_r+0x802>
 800b00e:	f1bb 0f00 	cmp.w	fp, #0
 800b012:	f77f aed9 	ble.w	800adc8 <_dtoa_r+0x920>
 800b016:	4656      	mov	r6, sl
 800b018:	9802      	ldr	r0, [sp, #8]
 800b01a:	4621      	mov	r1, r4
 800b01c:	f7ff f9ba 	bl	800a394 <quorem>
 800b020:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b024:	f806 3b01 	strb.w	r3, [r6], #1
 800b028:	eba6 020a 	sub.w	r2, r6, sl
 800b02c:	4593      	cmp	fp, r2
 800b02e:	ddb4      	ble.n	800af9a <_dtoa_r+0xaf2>
 800b030:	9902      	ldr	r1, [sp, #8]
 800b032:	2300      	movs	r3, #0
 800b034:	220a      	movs	r2, #10
 800b036:	4648      	mov	r0, r9
 800b038:	f000 f9b4 	bl	800b3a4 <__multadd>
 800b03c:	9002      	str	r0, [sp, #8]
 800b03e:	e7eb      	b.n	800b018 <_dtoa_r+0xb70>
 800b040:	0800e696 	.word	0x0800e696
 800b044:	0800e631 	.word	0x0800e631

0800b048 <_free_r>:
 800b048:	b538      	push	{r3, r4, r5, lr}
 800b04a:	4605      	mov	r5, r0
 800b04c:	2900      	cmp	r1, #0
 800b04e:	d041      	beq.n	800b0d4 <_free_r+0x8c>
 800b050:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b054:	1f0c      	subs	r4, r1, #4
 800b056:	2b00      	cmp	r3, #0
 800b058:	bfb8      	it	lt
 800b05a:	18e4      	addlt	r4, r4, r3
 800b05c:	f000 f934 	bl	800b2c8 <__malloc_lock>
 800b060:	4a1d      	ldr	r2, [pc, #116]	@ (800b0d8 <_free_r+0x90>)
 800b062:	6813      	ldr	r3, [r2, #0]
 800b064:	b933      	cbnz	r3, 800b074 <_free_r+0x2c>
 800b066:	6063      	str	r3, [r4, #4]
 800b068:	6014      	str	r4, [r2, #0]
 800b06a:	4628      	mov	r0, r5
 800b06c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b070:	f000 b930 	b.w	800b2d4 <__malloc_unlock>
 800b074:	42a3      	cmp	r3, r4
 800b076:	d908      	bls.n	800b08a <_free_r+0x42>
 800b078:	6820      	ldr	r0, [r4, #0]
 800b07a:	1821      	adds	r1, r4, r0
 800b07c:	428b      	cmp	r3, r1
 800b07e:	bf01      	itttt	eq
 800b080:	6819      	ldreq	r1, [r3, #0]
 800b082:	685b      	ldreq	r3, [r3, #4]
 800b084:	1809      	addeq	r1, r1, r0
 800b086:	6021      	streq	r1, [r4, #0]
 800b088:	e7ed      	b.n	800b066 <_free_r+0x1e>
 800b08a:	461a      	mov	r2, r3
 800b08c:	685b      	ldr	r3, [r3, #4]
 800b08e:	b10b      	cbz	r3, 800b094 <_free_r+0x4c>
 800b090:	42a3      	cmp	r3, r4
 800b092:	d9fa      	bls.n	800b08a <_free_r+0x42>
 800b094:	6811      	ldr	r1, [r2, #0]
 800b096:	1850      	adds	r0, r2, r1
 800b098:	42a0      	cmp	r0, r4
 800b09a:	d10b      	bne.n	800b0b4 <_free_r+0x6c>
 800b09c:	6820      	ldr	r0, [r4, #0]
 800b09e:	4401      	add	r1, r0
 800b0a0:	1850      	adds	r0, r2, r1
 800b0a2:	4283      	cmp	r3, r0
 800b0a4:	6011      	str	r1, [r2, #0]
 800b0a6:	d1e0      	bne.n	800b06a <_free_r+0x22>
 800b0a8:	6818      	ldr	r0, [r3, #0]
 800b0aa:	685b      	ldr	r3, [r3, #4]
 800b0ac:	6053      	str	r3, [r2, #4]
 800b0ae:	4408      	add	r0, r1
 800b0b0:	6010      	str	r0, [r2, #0]
 800b0b2:	e7da      	b.n	800b06a <_free_r+0x22>
 800b0b4:	d902      	bls.n	800b0bc <_free_r+0x74>
 800b0b6:	230c      	movs	r3, #12
 800b0b8:	602b      	str	r3, [r5, #0]
 800b0ba:	e7d6      	b.n	800b06a <_free_r+0x22>
 800b0bc:	6820      	ldr	r0, [r4, #0]
 800b0be:	1821      	adds	r1, r4, r0
 800b0c0:	428b      	cmp	r3, r1
 800b0c2:	bf04      	itt	eq
 800b0c4:	6819      	ldreq	r1, [r3, #0]
 800b0c6:	685b      	ldreq	r3, [r3, #4]
 800b0c8:	6063      	str	r3, [r4, #4]
 800b0ca:	bf04      	itt	eq
 800b0cc:	1809      	addeq	r1, r1, r0
 800b0ce:	6021      	streq	r1, [r4, #0]
 800b0d0:	6054      	str	r4, [r2, #4]
 800b0d2:	e7ca      	b.n	800b06a <_free_r+0x22>
 800b0d4:	bd38      	pop	{r3, r4, r5, pc}
 800b0d6:	bf00      	nop
 800b0d8:	20002bc0 	.word	0x20002bc0

0800b0dc <_findenv_r>:
 800b0dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0e0:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 800b150 <_findenv_r+0x74>
 800b0e4:	4606      	mov	r6, r0
 800b0e6:	4689      	mov	r9, r1
 800b0e8:	4617      	mov	r7, r2
 800b0ea:	f002 f9b5 	bl	800d458 <__env_lock>
 800b0ee:	f8da 4000 	ldr.w	r4, [sl]
 800b0f2:	b134      	cbz	r4, 800b102 <_findenv_r+0x26>
 800b0f4:	464b      	mov	r3, r9
 800b0f6:	4698      	mov	r8, r3
 800b0f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0fc:	b13a      	cbz	r2, 800b10e <_findenv_r+0x32>
 800b0fe:	2a3d      	cmp	r2, #61	@ 0x3d
 800b100:	d1f9      	bne.n	800b0f6 <_findenv_r+0x1a>
 800b102:	4630      	mov	r0, r6
 800b104:	f002 f9ae 	bl	800d464 <__env_unlock>
 800b108:	2000      	movs	r0, #0
 800b10a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b10e:	eba8 0809 	sub.w	r8, r8, r9
 800b112:	46a3      	mov	fp, r4
 800b114:	f854 0b04 	ldr.w	r0, [r4], #4
 800b118:	2800      	cmp	r0, #0
 800b11a:	d0f2      	beq.n	800b102 <_findenv_r+0x26>
 800b11c:	4642      	mov	r2, r8
 800b11e:	4649      	mov	r1, r9
 800b120:	f002 f886 	bl	800d230 <strncmp>
 800b124:	2800      	cmp	r0, #0
 800b126:	d1f4      	bne.n	800b112 <_findenv_r+0x36>
 800b128:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b12c:	eb03 0508 	add.w	r5, r3, r8
 800b130:	f813 3008 	ldrb.w	r3, [r3, r8]
 800b134:	2b3d      	cmp	r3, #61	@ 0x3d
 800b136:	d1ec      	bne.n	800b112 <_findenv_r+0x36>
 800b138:	f8da 3000 	ldr.w	r3, [sl]
 800b13c:	ebab 0303 	sub.w	r3, fp, r3
 800b140:	109b      	asrs	r3, r3, #2
 800b142:	4630      	mov	r0, r6
 800b144:	603b      	str	r3, [r7, #0]
 800b146:	f002 f98d 	bl	800d464 <__env_unlock>
 800b14a:	1c68      	adds	r0, r5, #1
 800b14c:	e7dd      	b.n	800b10a <_findenv_r+0x2e>
 800b14e:	bf00      	nop
 800b150:	20000000 	.word	0x20000000

0800b154 <_getenv_r>:
 800b154:	b507      	push	{r0, r1, r2, lr}
 800b156:	aa01      	add	r2, sp, #4
 800b158:	f7ff ffc0 	bl	800b0dc <_findenv_r>
 800b15c:	b003      	add	sp, #12
 800b15e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800b164 <malloc>:
 800b164:	4b02      	ldr	r3, [pc, #8]	@ (800b170 <malloc+0xc>)
 800b166:	4601      	mov	r1, r0
 800b168:	6818      	ldr	r0, [r3, #0]
 800b16a:	f000 b82d 	b.w	800b1c8 <_malloc_r>
 800b16e:	bf00      	nop
 800b170:	2000005c 	.word	0x2000005c

0800b174 <free>:
 800b174:	4b02      	ldr	r3, [pc, #8]	@ (800b180 <free+0xc>)
 800b176:	4601      	mov	r1, r0
 800b178:	6818      	ldr	r0, [r3, #0]
 800b17a:	f7ff bf65 	b.w	800b048 <_free_r>
 800b17e:	bf00      	nop
 800b180:	2000005c 	.word	0x2000005c

0800b184 <sbrk_aligned>:
 800b184:	b570      	push	{r4, r5, r6, lr}
 800b186:	4e0f      	ldr	r6, [pc, #60]	@ (800b1c4 <sbrk_aligned+0x40>)
 800b188:	460c      	mov	r4, r1
 800b18a:	6831      	ldr	r1, [r6, #0]
 800b18c:	4605      	mov	r5, r0
 800b18e:	b911      	cbnz	r1, 800b196 <sbrk_aligned+0x12>
 800b190:	f002 f92c 	bl	800d3ec <_sbrk_r>
 800b194:	6030      	str	r0, [r6, #0]
 800b196:	4621      	mov	r1, r4
 800b198:	4628      	mov	r0, r5
 800b19a:	f002 f927 	bl	800d3ec <_sbrk_r>
 800b19e:	1c43      	adds	r3, r0, #1
 800b1a0:	d103      	bne.n	800b1aa <sbrk_aligned+0x26>
 800b1a2:	f04f 34ff 	mov.w	r4, #4294967295
 800b1a6:	4620      	mov	r0, r4
 800b1a8:	bd70      	pop	{r4, r5, r6, pc}
 800b1aa:	1cc4      	adds	r4, r0, #3
 800b1ac:	f024 0403 	bic.w	r4, r4, #3
 800b1b0:	42a0      	cmp	r0, r4
 800b1b2:	d0f8      	beq.n	800b1a6 <sbrk_aligned+0x22>
 800b1b4:	1a21      	subs	r1, r4, r0
 800b1b6:	4628      	mov	r0, r5
 800b1b8:	f002 f918 	bl	800d3ec <_sbrk_r>
 800b1bc:	3001      	adds	r0, #1
 800b1be:	d1f2      	bne.n	800b1a6 <sbrk_aligned+0x22>
 800b1c0:	e7ef      	b.n	800b1a2 <sbrk_aligned+0x1e>
 800b1c2:	bf00      	nop
 800b1c4:	20002bbc 	.word	0x20002bbc

0800b1c8 <_malloc_r>:
 800b1c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1cc:	1ccd      	adds	r5, r1, #3
 800b1ce:	f025 0503 	bic.w	r5, r5, #3
 800b1d2:	3508      	adds	r5, #8
 800b1d4:	2d0c      	cmp	r5, #12
 800b1d6:	bf38      	it	cc
 800b1d8:	250c      	movcc	r5, #12
 800b1da:	2d00      	cmp	r5, #0
 800b1dc:	4606      	mov	r6, r0
 800b1de:	db01      	blt.n	800b1e4 <_malloc_r+0x1c>
 800b1e0:	42a9      	cmp	r1, r5
 800b1e2:	d904      	bls.n	800b1ee <_malloc_r+0x26>
 800b1e4:	230c      	movs	r3, #12
 800b1e6:	6033      	str	r3, [r6, #0]
 800b1e8:	2000      	movs	r0, #0
 800b1ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b2c4 <_malloc_r+0xfc>
 800b1f2:	f000 f869 	bl	800b2c8 <__malloc_lock>
 800b1f6:	f8d8 3000 	ldr.w	r3, [r8]
 800b1fa:	461c      	mov	r4, r3
 800b1fc:	bb44      	cbnz	r4, 800b250 <_malloc_r+0x88>
 800b1fe:	4629      	mov	r1, r5
 800b200:	4630      	mov	r0, r6
 800b202:	f7ff ffbf 	bl	800b184 <sbrk_aligned>
 800b206:	1c43      	adds	r3, r0, #1
 800b208:	4604      	mov	r4, r0
 800b20a:	d158      	bne.n	800b2be <_malloc_r+0xf6>
 800b20c:	f8d8 4000 	ldr.w	r4, [r8]
 800b210:	4627      	mov	r7, r4
 800b212:	2f00      	cmp	r7, #0
 800b214:	d143      	bne.n	800b29e <_malloc_r+0xd6>
 800b216:	2c00      	cmp	r4, #0
 800b218:	d04b      	beq.n	800b2b2 <_malloc_r+0xea>
 800b21a:	6823      	ldr	r3, [r4, #0]
 800b21c:	4639      	mov	r1, r7
 800b21e:	4630      	mov	r0, r6
 800b220:	eb04 0903 	add.w	r9, r4, r3
 800b224:	f002 f8e2 	bl	800d3ec <_sbrk_r>
 800b228:	4581      	cmp	r9, r0
 800b22a:	d142      	bne.n	800b2b2 <_malloc_r+0xea>
 800b22c:	6821      	ldr	r1, [r4, #0]
 800b22e:	1a6d      	subs	r5, r5, r1
 800b230:	4629      	mov	r1, r5
 800b232:	4630      	mov	r0, r6
 800b234:	f7ff ffa6 	bl	800b184 <sbrk_aligned>
 800b238:	3001      	adds	r0, #1
 800b23a:	d03a      	beq.n	800b2b2 <_malloc_r+0xea>
 800b23c:	6823      	ldr	r3, [r4, #0]
 800b23e:	442b      	add	r3, r5
 800b240:	6023      	str	r3, [r4, #0]
 800b242:	f8d8 3000 	ldr.w	r3, [r8]
 800b246:	685a      	ldr	r2, [r3, #4]
 800b248:	bb62      	cbnz	r2, 800b2a4 <_malloc_r+0xdc>
 800b24a:	f8c8 7000 	str.w	r7, [r8]
 800b24e:	e00f      	b.n	800b270 <_malloc_r+0xa8>
 800b250:	6822      	ldr	r2, [r4, #0]
 800b252:	1b52      	subs	r2, r2, r5
 800b254:	d420      	bmi.n	800b298 <_malloc_r+0xd0>
 800b256:	2a0b      	cmp	r2, #11
 800b258:	d917      	bls.n	800b28a <_malloc_r+0xc2>
 800b25a:	1961      	adds	r1, r4, r5
 800b25c:	42a3      	cmp	r3, r4
 800b25e:	6025      	str	r5, [r4, #0]
 800b260:	bf18      	it	ne
 800b262:	6059      	strne	r1, [r3, #4]
 800b264:	6863      	ldr	r3, [r4, #4]
 800b266:	bf08      	it	eq
 800b268:	f8c8 1000 	streq.w	r1, [r8]
 800b26c:	5162      	str	r2, [r4, r5]
 800b26e:	604b      	str	r3, [r1, #4]
 800b270:	4630      	mov	r0, r6
 800b272:	f000 f82f 	bl	800b2d4 <__malloc_unlock>
 800b276:	f104 000b 	add.w	r0, r4, #11
 800b27a:	1d23      	adds	r3, r4, #4
 800b27c:	f020 0007 	bic.w	r0, r0, #7
 800b280:	1ac2      	subs	r2, r0, r3
 800b282:	bf1c      	itt	ne
 800b284:	1a1b      	subne	r3, r3, r0
 800b286:	50a3      	strne	r3, [r4, r2]
 800b288:	e7af      	b.n	800b1ea <_malloc_r+0x22>
 800b28a:	6862      	ldr	r2, [r4, #4]
 800b28c:	42a3      	cmp	r3, r4
 800b28e:	bf0c      	ite	eq
 800b290:	f8c8 2000 	streq.w	r2, [r8]
 800b294:	605a      	strne	r2, [r3, #4]
 800b296:	e7eb      	b.n	800b270 <_malloc_r+0xa8>
 800b298:	4623      	mov	r3, r4
 800b29a:	6864      	ldr	r4, [r4, #4]
 800b29c:	e7ae      	b.n	800b1fc <_malloc_r+0x34>
 800b29e:	463c      	mov	r4, r7
 800b2a0:	687f      	ldr	r7, [r7, #4]
 800b2a2:	e7b6      	b.n	800b212 <_malloc_r+0x4a>
 800b2a4:	461a      	mov	r2, r3
 800b2a6:	685b      	ldr	r3, [r3, #4]
 800b2a8:	42a3      	cmp	r3, r4
 800b2aa:	d1fb      	bne.n	800b2a4 <_malloc_r+0xdc>
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	6053      	str	r3, [r2, #4]
 800b2b0:	e7de      	b.n	800b270 <_malloc_r+0xa8>
 800b2b2:	230c      	movs	r3, #12
 800b2b4:	6033      	str	r3, [r6, #0]
 800b2b6:	4630      	mov	r0, r6
 800b2b8:	f000 f80c 	bl	800b2d4 <__malloc_unlock>
 800b2bc:	e794      	b.n	800b1e8 <_malloc_r+0x20>
 800b2be:	6005      	str	r5, [r0, #0]
 800b2c0:	e7d6      	b.n	800b270 <_malloc_r+0xa8>
 800b2c2:	bf00      	nop
 800b2c4:	20002bc0 	.word	0x20002bc0

0800b2c8 <__malloc_lock>:
 800b2c8:	4801      	ldr	r0, [pc, #4]	@ (800b2d0 <__malloc_lock+0x8>)
 800b2ca:	f7ff b81d 	b.w	800a308 <__retarget_lock_acquire_recursive>
 800b2ce:	bf00      	nop
 800b2d0:	20002bba 	.word	0x20002bba

0800b2d4 <__malloc_unlock>:
 800b2d4:	4801      	ldr	r0, [pc, #4]	@ (800b2dc <__malloc_unlock+0x8>)
 800b2d6:	f7ff b819 	b.w	800a30c <__retarget_lock_release_recursive>
 800b2da:	bf00      	nop
 800b2dc:	20002bba 	.word	0x20002bba

0800b2e0 <_Balloc>:
 800b2e0:	b570      	push	{r4, r5, r6, lr}
 800b2e2:	69c6      	ldr	r6, [r0, #28]
 800b2e4:	4604      	mov	r4, r0
 800b2e6:	460d      	mov	r5, r1
 800b2e8:	b976      	cbnz	r6, 800b308 <_Balloc+0x28>
 800b2ea:	2010      	movs	r0, #16
 800b2ec:	f7ff ff3a 	bl	800b164 <malloc>
 800b2f0:	4602      	mov	r2, r0
 800b2f2:	61e0      	str	r0, [r4, #28]
 800b2f4:	b920      	cbnz	r0, 800b300 <_Balloc+0x20>
 800b2f6:	4b18      	ldr	r3, [pc, #96]	@ (800b358 <_Balloc+0x78>)
 800b2f8:	4818      	ldr	r0, [pc, #96]	@ (800b35c <_Balloc+0x7c>)
 800b2fa:	216b      	movs	r1, #107	@ 0x6b
 800b2fc:	f7ff f824 	bl	800a348 <__assert_func>
 800b300:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b304:	6006      	str	r6, [r0, #0]
 800b306:	60c6      	str	r6, [r0, #12]
 800b308:	69e6      	ldr	r6, [r4, #28]
 800b30a:	68f3      	ldr	r3, [r6, #12]
 800b30c:	b183      	cbz	r3, 800b330 <_Balloc+0x50>
 800b30e:	69e3      	ldr	r3, [r4, #28]
 800b310:	68db      	ldr	r3, [r3, #12]
 800b312:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b316:	b9b8      	cbnz	r0, 800b348 <_Balloc+0x68>
 800b318:	2101      	movs	r1, #1
 800b31a:	fa01 f605 	lsl.w	r6, r1, r5
 800b31e:	1d72      	adds	r2, r6, #5
 800b320:	0092      	lsls	r2, r2, #2
 800b322:	4620      	mov	r0, r4
 800b324:	f002 f883 	bl	800d42e <_calloc_r>
 800b328:	b160      	cbz	r0, 800b344 <_Balloc+0x64>
 800b32a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b32e:	e00e      	b.n	800b34e <_Balloc+0x6e>
 800b330:	2221      	movs	r2, #33	@ 0x21
 800b332:	2104      	movs	r1, #4
 800b334:	4620      	mov	r0, r4
 800b336:	f002 f87a 	bl	800d42e <_calloc_r>
 800b33a:	69e3      	ldr	r3, [r4, #28]
 800b33c:	60f0      	str	r0, [r6, #12]
 800b33e:	68db      	ldr	r3, [r3, #12]
 800b340:	2b00      	cmp	r3, #0
 800b342:	d1e4      	bne.n	800b30e <_Balloc+0x2e>
 800b344:	2000      	movs	r0, #0
 800b346:	bd70      	pop	{r4, r5, r6, pc}
 800b348:	6802      	ldr	r2, [r0, #0]
 800b34a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b34e:	2300      	movs	r3, #0
 800b350:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b354:	e7f7      	b.n	800b346 <_Balloc+0x66>
 800b356:	bf00      	nop
 800b358:	0800e537 	.word	0x0800e537
 800b35c:	0800e6a7 	.word	0x0800e6a7

0800b360 <_Bfree>:
 800b360:	b570      	push	{r4, r5, r6, lr}
 800b362:	69c6      	ldr	r6, [r0, #28]
 800b364:	4605      	mov	r5, r0
 800b366:	460c      	mov	r4, r1
 800b368:	b976      	cbnz	r6, 800b388 <_Bfree+0x28>
 800b36a:	2010      	movs	r0, #16
 800b36c:	f7ff fefa 	bl	800b164 <malloc>
 800b370:	4602      	mov	r2, r0
 800b372:	61e8      	str	r0, [r5, #28]
 800b374:	b920      	cbnz	r0, 800b380 <_Bfree+0x20>
 800b376:	4b09      	ldr	r3, [pc, #36]	@ (800b39c <_Bfree+0x3c>)
 800b378:	4809      	ldr	r0, [pc, #36]	@ (800b3a0 <_Bfree+0x40>)
 800b37a:	218f      	movs	r1, #143	@ 0x8f
 800b37c:	f7fe ffe4 	bl	800a348 <__assert_func>
 800b380:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b384:	6006      	str	r6, [r0, #0]
 800b386:	60c6      	str	r6, [r0, #12]
 800b388:	b13c      	cbz	r4, 800b39a <_Bfree+0x3a>
 800b38a:	69eb      	ldr	r3, [r5, #28]
 800b38c:	6862      	ldr	r2, [r4, #4]
 800b38e:	68db      	ldr	r3, [r3, #12]
 800b390:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b394:	6021      	str	r1, [r4, #0]
 800b396:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b39a:	bd70      	pop	{r4, r5, r6, pc}
 800b39c:	0800e537 	.word	0x0800e537
 800b3a0:	0800e6a7 	.word	0x0800e6a7

0800b3a4 <__multadd>:
 800b3a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3a8:	690d      	ldr	r5, [r1, #16]
 800b3aa:	4607      	mov	r7, r0
 800b3ac:	460c      	mov	r4, r1
 800b3ae:	461e      	mov	r6, r3
 800b3b0:	f101 0c14 	add.w	ip, r1, #20
 800b3b4:	2000      	movs	r0, #0
 800b3b6:	f8dc 3000 	ldr.w	r3, [ip]
 800b3ba:	b299      	uxth	r1, r3
 800b3bc:	fb02 6101 	mla	r1, r2, r1, r6
 800b3c0:	0c1e      	lsrs	r6, r3, #16
 800b3c2:	0c0b      	lsrs	r3, r1, #16
 800b3c4:	fb02 3306 	mla	r3, r2, r6, r3
 800b3c8:	b289      	uxth	r1, r1
 800b3ca:	3001      	adds	r0, #1
 800b3cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b3d0:	4285      	cmp	r5, r0
 800b3d2:	f84c 1b04 	str.w	r1, [ip], #4
 800b3d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b3da:	dcec      	bgt.n	800b3b6 <__multadd+0x12>
 800b3dc:	b30e      	cbz	r6, 800b422 <__multadd+0x7e>
 800b3de:	68a3      	ldr	r3, [r4, #8]
 800b3e0:	42ab      	cmp	r3, r5
 800b3e2:	dc19      	bgt.n	800b418 <__multadd+0x74>
 800b3e4:	6861      	ldr	r1, [r4, #4]
 800b3e6:	4638      	mov	r0, r7
 800b3e8:	3101      	adds	r1, #1
 800b3ea:	f7ff ff79 	bl	800b2e0 <_Balloc>
 800b3ee:	4680      	mov	r8, r0
 800b3f0:	b928      	cbnz	r0, 800b3fe <__multadd+0x5a>
 800b3f2:	4602      	mov	r2, r0
 800b3f4:	4b0c      	ldr	r3, [pc, #48]	@ (800b428 <__multadd+0x84>)
 800b3f6:	480d      	ldr	r0, [pc, #52]	@ (800b42c <__multadd+0x88>)
 800b3f8:	21ba      	movs	r1, #186	@ 0xba
 800b3fa:	f7fe ffa5 	bl	800a348 <__assert_func>
 800b3fe:	6922      	ldr	r2, [r4, #16]
 800b400:	3202      	adds	r2, #2
 800b402:	f104 010c 	add.w	r1, r4, #12
 800b406:	0092      	lsls	r2, r2, #2
 800b408:	300c      	adds	r0, #12
 800b40a:	f7fe ff88 	bl	800a31e <memcpy>
 800b40e:	4621      	mov	r1, r4
 800b410:	4638      	mov	r0, r7
 800b412:	f7ff ffa5 	bl	800b360 <_Bfree>
 800b416:	4644      	mov	r4, r8
 800b418:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b41c:	3501      	adds	r5, #1
 800b41e:	615e      	str	r6, [r3, #20]
 800b420:	6125      	str	r5, [r4, #16]
 800b422:	4620      	mov	r0, r4
 800b424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b428:	0800e696 	.word	0x0800e696
 800b42c:	0800e6a7 	.word	0x0800e6a7

0800b430 <__s2b>:
 800b430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b434:	460c      	mov	r4, r1
 800b436:	4615      	mov	r5, r2
 800b438:	461f      	mov	r7, r3
 800b43a:	2209      	movs	r2, #9
 800b43c:	3308      	adds	r3, #8
 800b43e:	4606      	mov	r6, r0
 800b440:	fb93 f3f2 	sdiv	r3, r3, r2
 800b444:	2100      	movs	r1, #0
 800b446:	2201      	movs	r2, #1
 800b448:	429a      	cmp	r2, r3
 800b44a:	db09      	blt.n	800b460 <__s2b+0x30>
 800b44c:	4630      	mov	r0, r6
 800b44e:	f7ff ff47 	bl	800b2e0 <_Balloc>
 800b452:	b940      	cbnz	r0, 800b466 <__s2b+0x36>
 800b454:	4602      	mov	r2, r0
 800b456:	4b19      	ldr	r3, [pc, #100]	@ (800b4bc <__s2b+0x8c>)
 800b458:	4819      	ldr	r0, [pc, #100]	@ (800b4c0 <__s2b+0x90>)
 800b45a:	21d3      	movs	r1, #211	@ 0xd3
 800b45c:	f7fe ff74 	bl	800a348 <__assert_func>
 800b460:	0052      	lsls	r2, r2, #1
 800b462:	3101      	adds	r1, #1
 800b464:	e7f0      	b.n	800b448 <__s2b+0x18>
 800b466:	9b08      	ldr	r3, [sp, #32]
 800b468:	6143      	str	r3, [r0, #20]
 800b46a:	2d09      	cmp	r5, #9
 800b46c:	f04f 0301 	mov.w	r3, #1
 800b470:	6103      	str	r3, [r0, #16]
 800b472:	dd16      	ble.n	800b4a2 <__s2b+0x72>
 800b474:	f104 0909 	add.w	r9, r4, #9
 800b478:	46c8      	mov	r8, r9
 800b47a:	442c      	add	r4, r5
 800b47c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b480:	4601      	mov	r1, r0
 800b482:	3b30      	subs	r3, #48	@ 0x30
 800b484:	220a      	movs	r2, #10
 800b486:	4630      	mov	r0, r6
 800b488:	f7ff ff8c 	bl	800b3a4 <__multadd>
 800b48c:	45a0      	cmp	r8, r4
 800b48e:	d1f5      	bne.n	800b47c <__s2b+0x4c>
 800b490:	f1a5 0408 	sub.w	r4, r5, #8
 800b494:	444c      	add	r4, r9
 800b496:	1b2d      	subs	r5, r5, r4
 800b498:	1963      	adds	r3, r4, r5
 800b49a:	42bb      	cmp	r3, r7
 800b49c:	db04      	blt.n	800b4a8 <__s2b+0x78>
 800b49e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4a2:	340a      	adds	r4, #10
 800b4a4:	2509      	movs	r5, #9
 800b4a6:	e7f6      	b.n	800b496 <__s2b+0x66>
 800b4a8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b4ac:	4601      	mov	r1, r0
 800b4ae:	3b30      	subs	r3, #48	@ 0x30
 800b4b0:	220a      	movs	r2, #10
 800b4b2:	4630      	mov	r0, r6
 800b4b4:	f7ff ff76 	bl	800b3a4 <__multadd>
 800b4b8:	e7ee      	b.n	800b498 <__s2b+0x68>
 800b4ba:	bf00      	nop
 800b4bc:	0800e696 	.word	0x0800e696
 800b4c0:	0800e6a7 	.word	0x0800e6a7

0800b4c4 <__hi0bits>:
 800b4c4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b4c8:	4603      	mov	r3, r0
 800b4ca:	bf36      	itet	cc
 800b4cc:	0403      	lslcc	r3, r0, #16
 800b4ce:	2000      	movcs	r0, #0
 800b4d0:	2010      	movcc	r0, #16
 800b4d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b4d6:	bf3c      	itt	cc
 800b4d8:	021b      	lslcc	r3, r3, #8
 800b4da:	3008      	addcc	r0, #8
 800b4dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b4e0:	bf3c      	itt	cc
 800b4e2:	011b      	lslcc	r3, r3, #4
 800b4e4:	3004      	addcc	r0, #4
 800b4e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b4ea:	bf3c      	itt	cc
 800b4ec:	009b      	lslcc	r3, r3, #2
 800b4ee:	3002      	addcc	r0, #2
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	db05      	blt.n	800b500 <__hi0bits+0x3c>
 800b4f4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b4f8:	f100 0001 	add.w	r0, r0, #1
 800b4fc:	bf08      	it	eq
 800b4fe:	2020      	moveq	r0, #32
 800b500:	4770      	bx	lr

0800b502 <__lo0bits>:
 800b502:	6803      	ldr	r3, [r0, #0]
 800b504:	4602      	mov	r2, r0
 800b506:	f013 0007 	ands.w	r0, r3, #7
 800b50a:	d00b      	beq.n	800b524 <__lo0bits+0x22>
 800b50c:	07d9      	lsls	r1, r3, #31
 800b50e:	d421      	bmi.n	800b554 <__lo0bits+0x52>
 800b510:	0798      	lsls	r0, r3, #30
 800b512:	bf49      	itett	mi
 800b514:	085b      	lsrmi	r3, r3, #1
 800b516:	089b      	lsrpl	r3, r3, #2
 800b518:	2001      	movmi	r0, #1
 800b51a:	6013      	strmi	r3, [r2, #0]
 800b51c:	bf5c      	itt	pl
 800b51e:	6013      	strpl	r3, [r2, #0]
 800b520:	2002      	movpl	r0, #2
 800b522:	4770      	bx	lr
 800b524:	b299      	uxth	r1, r3
 800b526:	b909      	cbnz	r1, 800b52c <__lo0bits+0x2a>
 800b528:	0c1b      	lsrs	r3, r3, #16
 800b52a:	2010      	movs	r0, #16
 800b52c:	b2d9      	uxtb	r1, r3
 800b52e:	b909      	cbnz	r1, 800b534 <__lo0bits+0x32>
 800b530:	3008      	adds	r0, #8
 800b532:	0a1b      	lsrs	r3, r3, #8
 800b534:	0719      	lsls	r1, r3, #28
 800b536:	bf04      	itt	eq
 800b538:	091b      	lsreq	r3, r3, #4
 800b53a:	3004      	addeq	r0, #4
 800b53c:	0799      	lsls	r1, r3, #30
 800b53e:	bf04      	itt	eq
 800b540:	089b      	lsreq	r3, r3, #2
 800b542:	3002      	addeq	r0, #2
 800b544:	07d9      	lsls	r1, r3, #31
 800b546:	d403      	bmi.n	800b550 <__lo0bits+0x4e>
 800b548:	085b      	lsrs	r3, r3, #1
 800b54a:	f100 0001 	add.w	r0, r0, #1
 800b54e:	d003      	beq.n	800b558 <__lo0bits+0x56>
 800b550:	6013      	str	r3, [r2, #0]
 800b552:	4770      	bx	lr
 800b554:	2000      	movs	r0, #0
 800b556:	4770      	bx	lr
 800b558:	2020      	movs	r0, #32
 800b55a:	4770      	bx	lr

0800b55c <__i2b>:
 800b55c:	b510      	push	{r4, lr}
 800b55e:	460c      	mov	r4, r1
 800b560:	2101      	movs	r1, #1
 800b562:	f7ff febd 	bl	800b2e0 <_Balloc>
 800b566:	4602      	mov	r2, r0
 800b568:	b928      	cbnz	r0, 800b576 <__i2b+0x1a>
 800b56a:	4b05      	ldr	r3, [pc, #20]	@ (800b580 <__i2b+0x24>)
 800b56c:	4805      	ldr	r0, [pc, #20]	@ (800b584 <__i2b+0x28>)
 800b56e:	f240 1145 	movw	r1, #325	@ 0x145
 800b572:	f7fe fee9 	bl	800a348 <__assert_func>
 800b576:	2301      	movs	r3, #1
 800b578:	6144      	str	r4, [r0, #20]
 800b57a:	6103      	str	r3, [r0, #16]
 800b57c:	bd10      	pop	{r4, pc}
 800b57e:	bf00      	nop
 800b580:	0800e696 	.word	0x0800e696
 800b584:	0800e6a7 	.word	0x0800e6a7

0800b588 <__multiply>:
 800b588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b58c:	4617      	mov	r7, r2
 800b58e:	690a      	ldr	r2, [r1, #16]
 800b590:	693b      	ldr	r3, [r7, #16]
 800b592:	429a      	cmp	r2, r3
 800b594:	bfa8      	it	ge
 800b596:	463b      	movge	r3, r7
 800b598:	4689      	mov	r9, r1
 800b59a:	bfa4      	itt	ge
 800b59c:	460f      	movge	r7, r1
 800b59e:	4699      	movge	r9, r3
 800b5a0:	693d      	ldr	r5, [r7, #16]
 800b5a2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b5a6:	68bb      	ldr	r3, [r7, #8]
 800b5a8:	6879      	ldr	r1, [r7, #4]
 800b5aa:	eb05 060a 	add.w	r6, r5, sl
 800b5ae:	42b3      	cmp	r3, r6
 800b5b0:	b085      	sub	sp, #20
 800b5b2:	bfb8      	it	lt
 800b5b4:	3101      	addlt	r1, #1
 800b5b6:	f7ff fe93 	bl	800b2e0 <_Balloc>
 800b5ba:	b930      	cbnz	r0, 800b5ca <__multiply+0x42>
 800b5bc:	4602      	mov	r2, r0
 800b5be:	4b41      	ldr	r3, [pc, #260]	@ (800b6c4 <__multiply+0x13c>)
 800b5c0:	4841      	ldr	r0, [pc, #260]	@ (800b6c8 <__multiply+0x140>)
 800b5c2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b5c6:	f7fe febf 	bl	800a348 <__assert_func>
 800b5ca:	f100 0414 	add.w	r4, r0, #20
 800b5ce:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b5d2:	4623      	mov	r3, r4
 800b5d4:	2200      	movs	r2, #0
 800b5d6:	4573      	cmp	r3, lr
 800b5d8:	d320      	bcc.n	800b61c <__multiply+0x94>
 800b5da:	f107 0814 	add.w	r8, r7, #20
 800b5de:	f109 0114 	add.w	r1, r9, #20
 800b5e2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b5e6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b5ea:	9302      	str	r3, [sp, #8]
 800b5ec:	1beb      	subs	r3, r5, r7
 800b5ee:	3b15      	subs	r3, #21
 800b5f0:	f023 0303 	bic.w	r3, r3, #3
 800b5f4:	3304      	adds	r3, #4
 800b5f6:	3715      	adds	r7, #21
 800b5f8:	42bd      	cmp	r5, r7
 800b5fa:	bf38      	it	cc
 800b5fc:	2304      	movcc	r3, #4
 800b5fe:	9301      	str	r3, [sp, #4]
 800b600:	9b02      	ldr	r3, [sp, #8]
 800b602:	9103      	str	r1, [sp, #12]
 800b604:	428b      	cmp	r3, r1
 800b606:	d80c      	bhi.n	800b622 <__multiply+0x9a>
 800b608:	2e00      	cmp	r6, #0
 800b60a:	dd03      	ble.n	800b614 <__multiply+0x8c>
 800b60c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b610:	2b00      	cmp	r3, #0
 800b612:	d055      	beq.n	800b6c0 <__multiply+0x138>
 800b614:	6106      	str	r6, [r0, #16]
 800b616:	b005      	add	sp, #20
 800b618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b61c:	f843 2b04 	str.w	r2, [r3], #4
 800b620:	e7d9      	b.n	800b5d6 <__multiply+0x4e>
 800b622:	f8b1 a000 	ldrh.w	sl, [r1]
 800b626:	f1ba 0f00 	cmp.w	sl, #0
 800b62a:	d01f      	beq.n	800b66c <__multiply+0xe4>
 800b62c:	46c4      	mov	ip, r8
 800b62e:	46a1      	mov	r9, r4
 800b630:	2700      	movs	r7, #0
 800b632:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b636:	f8d9 3000 	ldr.w	r3, [r9]
 800b63a:	fa1f fb82 	uxth.w	fp, r2
 800b63e:	b29b      	uxth	r3, r3
 800b640:	fb0a 330b 	mla	r3, sl, fp, r3
 800b644:	443b      	add	r3, r7
 800b646:	f8d9 7000 	ldr.w	r7, [r9]
 800b64a:	0c12      	lsrs	r2, r2, #16
 800b64c:	0c3f      	lsrs	r7, r7, #16
 800b64e:	fb0a 7202 	mla	r2, sl, r2, r7
 800b652:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b656:	b29b      	uxth	r3, r3
 800b658:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b65c:	4565      	cmp	r5, ip
 800b65e:	f849 3b04 	str.w	r3, [r9], #4
 800b662:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b666:	d8e4      	bhi.n	800b632 <__multiply+0xaa>
 800b668:	9b01      	ldr	r3, [sp, #4]
 800b66a:	50e7      	str	r7, [r4, r3]
 800b66c:	9b03      	ldr	r3, [sp, #12]
 800b66e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b672:	3104      	adds	r1, #4
 800b674:	f1b9 0f00 	cmp.w	r9, #0
 800b678:	d020      	beq.n	800b6bc <__multiply+0x134>
 800b67a:	6823      	ldr	r3, [r4, #0]
 800b67c:	4647      	mov	r7, r8
 800b67e:	46a4      	mov	ip, r4
 800b680:	f04f 0a00 	mov.w	sl, #0
 800b684:	f8b7 b000 	ldrh.w	fp, [r7]
 800b688:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b68c:	fb09 220b 	mla	r2, r9, fp, r2
 800b690:	4452      	add	r2, sl
 800b692:	b29b      	uxth	r3, r3
 800b694:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b698:	f84c 3b04 	str.w	r3, [ip], #4
 800b69c:	f857 3b04 	ldr.w	r3, [r7], #4
 800b6a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b6a4:	f8bc 3000 	ldrh.w	r3, [ip]
 800b6a8:	fb09 330a 	mla	r3, r9, sl, r3
 800b6ac:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b6b0:	42bd      	cmp	r5, r7
 800b6b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b6b6:	d8e5      	bhi.n	800b684 <__multiply+0xfc>
 800b6b8:	9a01      	ldr	r2, [sp, #4]
 800b6ba:	50a3      	str	r3, [r4, r2]
 800b6bc:	3404      	adds	r4, #4
 800b6be:	e79f      	b.n	800b600 <__multiply+0x78>
 800b6c0:	3e01      	subs	r6, #1
 800b6c2:	e7a1      	b.n	800b608 <__multiply+0x80>
 800b6c4:	0800e696 	.word	0x0800e696
 800b6c8:	0800e6a7 	.word	0x0800e6a7

0800b6cc <__pow5mult>:
 800b6cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6d0:	4615      	mov	r5, r2
 800b6d2:	f012 0203 	ands.w	r2, r2, #3
 800b6d6:	4607      	mov	r7, r0
 800b6d8:	460e      	mov	r6, r1
 800b6da:	d007      	beq.n	800b6ec <__pow5mult+0x20>
 800b6dc:	4c25      	ldr	r4, [pc, #148]	@ (800b774 <__pow5mult+0xa8>)
 800b6de:	3a01      	subs	r2, #1
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b6e6:	f7ff fe5d 	bl	800b3a4 <__multadd>
 800b6ea:	4606      	mov	r6, r0
 800b6ec:	10ad      	asrs	r5, r5, #2
 800b6ee:	d03d      	beq.n	800b76c <__pow5mult+0xa0>
 800b6f0:	69fc      	ldr	r4, [r7, #28]
 800b6f2:	b97c      	cbnz	r4, 800b714 <__pow5mult+0x48>
 800b6f4:	2010      	movs	r0, #16
 800b6f6:	f7ff fd35 	bl	800b164 <malloc>
 800b6fa:	4602      	mov	r2, r0
 800b6fc:	61f8      	str	r0, [r7, #28]
 800b6fe:	b928      	cbnz	r0, 800b70c <__pow5mult+0x40>
 800b700:	4b1d      	ldr	r3, [pc, #116]	@ (800b778 <__pow5mult+0xac>)
 800b702:	481e      	ldr	r0, [pc, #120]	@ (800b77c <__pow5mult+0xb0>)
 800b704:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b708:	f7fe fe1e 	bl	800a348 <__assert_func>
 800b70c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b710:	6004      	str	r4, [r0, #0]
 800b712:	60c4      	str	r4, [r0, #12]
 800b714:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b718:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b71c:	b94c      	cbnz	r4, 800b732 <__pow5mult+0x66>
 800b71e:	f240 2171 	movw	r1, #625	@ 0x271
 800b722:	4638      	mov	r0, r7
 800b724:	f7ff ff1a 	bl	800b55c <__i2b>
 800b728:	2300      	movs	r3, #0
 800b72a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b72e:	4604      	mov	r4, r0
 800b730:	6003      	str	r3, [r0, #0]
 800b732:	f04f 0900 	mov.w	r9, #0
 800b736:	07eb      	lsls	r3, r5, #31
 800b738:	d50a      	bpl.n	800b750 <__pow5mult+0x84>
 800b73a:	4631      	mov	r1, r6
 800b73c:	4622      	mov	r2, r4
 800b73e:	4638      	mov	r0, r7
 800b740:	f7ff ff22 	bl	800b588 <__multiply>
 800b744:	4631      	mov	r1, r6
 800b746:	4680      	mov	r8, r0
 800b748:	4638      	mov	r0, r7
 800b74a:	f7ff fe09 	bl	800b360 <_Bfree>
 800b74e:	4646      	mov	r6, r8
 800b750:	106d      	asrs	r5, r5, #1
 800b752:	d00b      	beq.n	800b76c <__pow5mult+0xa0>
 800b754:	6820      	ldr	r0, [r4, #0]
 800b756:	b938      	cbnz	r0, 800b768 <__pow5mult+0x9c>
 800b758:	4622      	mov	r2, r4
 800b75a:	4621      	mov	r1, r4
 800b75c:	4638      	mov	r0, r7
 800b75e:	f7ff ff13 	bl	800b588 <__multiply>
 800b762:	6020      	str	r0, [r4, #0]
 800b764:	f8c0 9000 	str.w	r9, [r0]
 800b768:	4604      	mov	r4, r0
 800b76a:	e7e4      	b.n	800b736 <__pow5mult+0x6a>
 800b76c:	4630      	mov	r0, r6
 800b76e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b772:	bf00      	nop
 800b774:	0800e858 	.word	0x0800e858
 800b778:	0800e537 	.word	0x0800e537
 800b77c:	0800e6a7 	.word	0x0800e6a7

0800b780 <__lshift>:
 800b780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b784:	460c      	mov	r4, r1
 800b786:	6849      	ldr	r1, [r1, #4]
 800b788:	6923      	ldr	r3, [r4, #16]
 800b78a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b78e:	68a3      	ldr	r3, [r4, #8]
 800b790:	4607      	mov	r7, r0
 800b792:	4691      	mov	r9, r2
 800b794:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b798:	f108 0601 	add.w	r6, r8, #1
 800b79c:	42b3      	cmp	r3, r6
 800b79e:	db0b      	blt.n	800b7b8 <__lshift+0x38>
 800b7a0:	4638      	mov	r0, r7
 800b7a2:	f7ff fd9d 	bl	800b2e0 <_Balloc>
 800b7a6:	4605      	mov	r5, r0
 800b7a8:	b948      	cbnz	r0, 800b7be <__lshift+0x3e>
 800b7aa:	4602      	mov	r2, r0
 800b7ac:	4b28      	ldr	r3, [pc, #160]	@ (800b850 <__lshift+0xd0>)
 800b7ae:	4829      	ldr	r0, [pc, #164]	@ (800b854 <__lshift+0xd4>)
 800b7b0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b7b4:	f7fe fdc8 	bl	800a348 <__assert_func>
 800b7b8:	3101      	adds	r1, #1
 800b7ba:	005b      	lsls	r3, r3, #1
 800b7bc:	e7ee      	b.n	800b79c <__lshift+0x1c>
 800b7be:	2300      	movs	r3, #0
 800b7c0:	f100 0114 	add.w	r1, r0, #20
 800b7c4:	f100 0210 	add.w	r2, r0, #16
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	4553      	cmp	r3, sl
 800b7cc:	db33      	blt.n	800b836 <__lshift+0xb6>
 800b7ce:	6920      	ldr	r0, [r4, #16]
 800b7d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b7d4:	f104 0314 	add.w	r3, r4, #20
 800b7d8:	f019 091f 	ands.w	r9, r9, #31
 800b7dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b7e0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b7e4:	d02b      	beq.n	800b83e <__lshift+0xbe>
 800b7e6:	f1c9 0e20 	rsb	lr, r9, #32
 800b7ea:	468a      	mov	sl, r1
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	6818      	ldr	r0, [r3, #0]
 800b7f0:	fa00 f009 	lsl.w	r0, r0, r9
 800b7f4:	4310      	orrs	r0, r2
 800b7f6:	f84a 0b04 	str.w	r0, [sl], #4
 800b7fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7fe:	459c      	cmp	ip, r3
 800b800:	fa22 f20e 	lsr.w	r2, r2, lr
 800b804:	d8f3      	bhi.n	800b7ee <__lshift+0x6e>
 800b806:	ebac 0304 	sub.w	r3, ip, r4
 800b80a:	3b15      	subs	r3, #21
 800b80c:	f023 0303 	bic.w	r3, r3, #3
 800b810:	3304      	adds	r3, #4
 800b812:	f104 0015 	add.w	r0, r4, #21
 800b816:	4560      	cmp	r0, ip
 800b818:	bf88      	it	hi
 800b81a:	2304      	movhi	r3, #4
 800b81c:	50ca      	str	r2, [r1, r3]
 800b81e:	b10a      	cbz	r2, 800b824 <__lshift+0xa4>
 800b820:	f108 0602 	add.w	r6, r8, #2
 800b824:	3e01      	subs	r6, #1
 800b826:	4638      	mov	r0, r7
 800b828:	612e      	str	r6, [r5, #16]
 800b82a:	4621      	mov	r1, r4
 800b82c:	f7ff fd98 	bl	800b360 <_Bfree>
 800b830:	4628      	mov	r0, r5
 800b832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b836:	f842 0f04 	str.w	r0, [r2, #4]!
 800b83a:	3301      	adds	r3, #1
 800b83c:	e7c5      	b.n	800b7ca <__lshift+0x4a>
 800b83e:	3904      	subs	r1, #4
 800b840:	f853 2b04 	ldr.w	r2, [r3], #4
 800b844:	f841 2f04 	str.w	r2, [r1, #4]!
 800b848:	459c      	cmp	ip, r3
 800b84a:	d8f9      	bhi.n	800b840 <__lshift+0xc0>
 800b84c:	e7ea      	b.n	800b824 <__lshift+0xa4>
 800b84e:	bf00      	nop
 800b850:	0800e696 	.word	0x0800e696
 800b854:	0800e6a7 	.word	0x0800e6a7

0800b858 <__mcmp>:
 800b858:	690a      	ldr	r2, [r1, #16]
 800b85a:	4603      	mov	r3, r0
 800b85c:	6900      	ldr	r0, [r0, #16]
 800b85e:	1a80      	subs	r0, r0, r2
 800b860:	b530      	push	{r4, r5, lr}
 800b862:	d10e      	bne.n	800b882 <__mcmp+0x2a>
 800b864:	3314      	adds	r3, #20
 800b866:	3114      	adds	r1, #20
 800b868:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b86c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b870:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b874:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b878:	4295      	cmp	r5, r2
 800b87a:	d003      	beq.n	800b884 <__mcmp+0x2c>
 800b87c:	d205      	bcs.n	800b88a <__mcmp+0x32>
 800b87e:	f04f 30ff 	mov.w	r0, #4294967295
 800b882:	bd30      	pop	{r4, r5, pc}
 800b884:	42a3      	cmp	r3, r4
 800b886:	d3f3      	bcc.n	800b870 <__mcmp+0x18>
 800b888:	e7fb      	b.n	800b882 <__mcmp+0x2a>
 800b88a:	2001      	movs	r0, #1
 800b88c:	e7f9      	b.n	800b882 <__mcmp+0x2a>
	...

0800b890 <__mdiff>:
 800b890:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b894:	4689      	mov	r9, r1
 800b896:	4606      	mov	r6, r0
 800b898:	4611      	mov	r1, r2
 800b89a:	4648      	mov	r0, r9
 800b89c:	4614      	mov	r4, r2
 800b89e:	f7ff ffdb 	bl	800b858 <__mcmp>
 800b8a2:	1e05      	subs	r5, r0, #0
 800b8a4:	d112      	bne.n	800b8cc <__mdiff+0x3c>
 800b8a6:	4629      	mov	r1, r5
 800b8a8:	4630      	mov	r0, r6
 800b8aa:	f7ff fd19 	bl	800b2e0 <_Balloc>
 800b8ae:	4602      	mov	r2, r0
 800b8b0:	b928      	cbnz	r0, 800b8be <__mdiff+0x2e>
 800b8b2:	4b3f      	ldr	r3, [pc, #252]	@ (800b9b0 <__mdiff+0x120>)
 800b8b4:	f240 2137 	movw	r1, #567	@ 0x237
 800b8b8:	483e      	ldr	r0, [pc, #248]	@ (800b9b4 <__mdiff+0x124>)
 800b8ba:	f7fe fd45 	bl	800a348 <__assert_func>
 800b8be:	2301      	movs	r3, #1
 800b8c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b8c4:	4610      	mov	r0, r2
 800b8c6:	b003      	add	sp, #12
 800b8c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8cc:	bfbc      	itt	lt
 800b8ce:	464b      	movlt	r3, r9
 800b8d0:	46a1      	movlt	r9, r4
 800b8d2:	4630      	mov	r0, r6
 800b8d4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b8d8:	bfba      	itte	lt
 800b8da:	461c      	movlt	r4, r3
 800b8dc:	2501      	movlt	r5, #1
 800b8de:	2500      	movge	r5, #0
 800b8e0:	f7ff fcfe 	bl	800b2e0 <_Balloc>
 800b8e4:	4602      	mov	r2, r0
 800b8e6:	b918      	cbnz	r0, 800b8f0 <__mdiff+0x60>
 800b8e8:	4b31      	ldr	r3, [pc, #196]	@ (800b9b0 <__mdiff+0x120>)
 800b8ea:	f240 2145 	movw	r1, #581	@ 0x245
 800b8ee:	e7e3      	b.n	800b8b8 <__mdiff+0x28>
 800b8f0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b8f4:	6926      	ldr	r6, [r4, #16]
 800b8f6:	60c5      	str	r5, [r0, #12]
 800b8f8:	f109 0310 	add.w	r3, r9, #16
 800b8fc:	f109 0514 	add.w	r5, r9, #20
 800b900:	f104 0e14 	add.w	lr, r4, #20
 800b904:	f100 0b14 	add.w	fp, r0, #20
 800b908:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b90c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b910:	9301      	str	r3, [sp, #4]
 800b912:	46d9      	mov	r9, fp
 800b914:	f04f 0c00 	mov.w	ip, #0
 800b918:	9b01      	ldr	r3, [sp, #4]
 800b91a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b91e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b922:	9301      	str	r3, [sp, #4]
 800b924:	fa1f f38a 	uxth.w	r3, sl
 800b928:	4619      	mov	r1, r3
 800b92a:	b283      	uxth	r3, r0
 800b92c:	1acb      	subs	r3, r1, r3
 800b92e:	0c00      	lsrs	r0, r0, #16
 800b930:	4463      	add	r3, ip
 800b932:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b936:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b93a:	b29b      	uxth	r3, r3
 800b93c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b940:	4576      	cmp	r6, lr
 800b942:	f849 3b04 	str.w	r3, [r9], #4
 800b946:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b94a:	d8e5      	bhi.n	800b918 <__mdiff+0x88>
 800b94c:	1b33      	subs	r3, r6, r4
 800b94e:	3b15      	subs	r3, #21
 800b950:	f023 0303 	bic.w	r3, r3, #3
 800b954:	3415      	adds	r4, #21
 800b956:	3304      	adds	r3, #4
 800b958:	42a6      	cmp	r6, r4
 800b95a:	bf38      	it	cc
 800b95c:	2304      	movcc	r3, #4
 800b95e:	441d      	add	r5, r3
 800b960:	445b      	add	r3, fp
 800b962:	461e      	mov	r6, r3
 800b964:	462c      	mov	r4, r5
 800b966:	4544      	cmp	r4, r8
 800b968:	d30e      	bcc.n	800b988 <__mdiff+0xf8>
 800b96a:	f108 0103 	add.w	r1, r8, #3
 800b96e:	1b49      	subs	r1, r1, r5
 800b970:	f021 0103 	bic.w	r1, r1, #3
 800b974:	3d03      	subs	r5, #3
 800b976:	45a8      	cmp	r8, r5
 800b978:	bf38      	it	cc
 800b97a:	2100      	movcc	r1, #0
 800b97c:	440b      	add	r3, r1
 800b97e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b982:	b191      	cbz	r1, 800b9aa <__mdiff+0x11a>
 800b984:	6117      	str	r7, [r2, #16]
 800b986:	e79d      	b.n	800b8c4 <__mdiff+0x34>
 800b988:	f854 1b04 	ldr.w	r1, [r4], #4
 800b98c:	46e6      	mov	lr, ip
 800b98e:	0c08      	lsrs	r0, r1, #16
 800b990:	fa1c fc81 	uxtah	ip, ip, r1
 800b994:	4471      	add	r1, lr
 800b996:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b99a:	b289      	uxth	r1, r1
 800b99c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b9a0:	f846 1b04 	str.w	r1, [r6], #4
 800b9a4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b9a8:	e7dd      	b.n	800b966 <__mdiff+0xd6>
 800b9aa:	3f01      	subs	r7, #1
 800b9ac:	e7e7      	b.n	800b97e <__mdiff+0xee>
 800b9ae:	bf00      	nop
 800b9b0:	0800e696 	.word	0x0800e696
 800b9b4:	0800e6a7 	.word	0x0800e6a7

0800b9b8 <__ulp>:
 800b9b8:	b082      	sub	sp, #8
 800b9ba:	ed8d 0b00 	vstr	d0, [sp]
 800b9be:	9a01      	ldr	r2, [sp, #4]
 800b9c0:	4b0f      	ldr	r3, [pc, #60]	@ (800ba00 <__ulp+0x48>)
 800b9c2:	4013      	ands	r3, r2
 800b9c4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	dc08      	bgt.n	800b9de <__ulp+0x26>
 800b9cc:	425b      	negs	r3, r3
 800b9ce:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b9d2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b9d6:	da04      	bge.n	800b9e2 <__ulp+0x2a>
 800b9d8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b9dc:	4113      	asrs	r3, r2
 800b9de:	2200      	movs	r2, #0
 800b9e0:	e008      	b.n	800b9f4 <__ulp+0x3c>
 800b9e2:	f1a2 0314 	sub.w	r3, r2, #20
 800b9e6:	2b1e      	cmp	r3, #30
 800b9e8:	bfda      	itte	le
 800b9ea:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b9ee:	40da      	lsrle	r2, r3
 800b9f0:	2201      	movgt	r2, #1
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	4619      	mov	r1, r3
 800b9f6:	4610      	mov	r0, r2
 800b9f8:	ec41 0b10 	vmov	d0, r0, r1
 800b9fc:	b002      	add	sp, #8
 800b9fe:	4770      	bx	lr
 800ba00:	7ff00000 	.word	0x7ff00000

0800ba04 <__b2d>:
 800ba04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba08:	6906      	ldr	r6, [r0, #16]
 800ba0a:	f100 0814 	add.w	r8, r0, #20
 800ba0e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ba12:	1f37      	subs	r7, r6, #4
 800ba14:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ba18:	4610      	mov	r0, r2
 800ba1a:	f7ff fd53 	bl	800b4c4 <__hi0bits>
 800ba1e:	f1c0 0320 	rsb	r3, r0, #32
 800ba22:	280a      	cmp	r0, #10
 800ba24:	600b      	str	r3, [r1, #0]
 800ba26:	491b      	ldr	r1, [pc, #108]	@ (800ba94 <__b2d+0x90>)
 800ba28:	dc15      	bgt.n	800ba56 <__b2d+0x52>
 800ba2a:	f1c0 0c0b 	rsb	ip, r0, #11
 800ba2e:	fa22 f30c 	lsr.w	r3, r2, ip
 800ba32:	45b8      	cmp	r8, r7
 800ba34:	ea43 0501 	orr.w	r5, r3, r1
 800ba38:	bf34      	ite	cc
 800ba3a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ba3e:	2300      	movcs	r3, #0
 800ba40:	3015      	adds	r0, #21
 800ba42:	fa02 f000 	lsl.w	r0, r2, r0
 800ba46:	fa23 f30c 	lsr.w	r3, r3, ip
 800ba4a:	4303      	orrs	r3, r0
 800ba4c:	461c      	mov	r4, r3
 800ba4e:	ec45 4b10 	vmov	d0, r4, r5
 800ba52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba56:	45b8      	cmp	r8, r7
 800ba58:	bf3a      	itte	cc
 800ba5a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ba5e:	f1a6 0708 	subcc.w	r7, r6, #8
 800ba62:	2300      	movcs	r3, #0
 800ba64:	380b      	subs	r0, #11
 800ba66:	d012      	beq.n	800ba8e <__b2d+0x8a>
 800ba68:	f1c0 0120 	rsb	r1, r0, #32
 800ba6c:	fa23 f401 	lsr.w	r4, r3, r1
 800ba70:	4082      	lsls	r2, r0
 800ba72:	4322      	orrs	r2, r4
 800ba74:	4547      	cmp	r7, r8
 800ba76:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ba7a:	bf8c      	ite	hi
 800ba7c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ba80:	2200      	movls	r2, #0
 800ba82:	4083      	lsls	r3, r0
 800ba84:	40ca      	lsrs	r2, r1
 800ba86:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ba8a:	4313      	orrs	r3, r2
 800ba8c:	e7de      	b.n	800ba4c <__b2d+0x48>
 800ba8e:	ea42 0501 	orr.w	r5, r2, r1
 800ba92:	e7db      	b.n	800ba4c <__b2d+0x48>
 800ba94:	3ff00000 	.word	0x3ff00000

0800ba98 <__d2b>:
 800ba98:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ba9c:	460f      	mov	r7, r1
 800ba9e:	2101      	movs	r1, #1
 800baa0:	ec59 8b10 	vmov	r8, r9, d0
 800baa4:	4616      	mov	r6, r2
 800baa6:	f7ff fc1b 	bl	800b2e0 <_Balloc>
 800baaa:	4604      	mov	r4, r0
 800baac:	b930      	cbnz	r0, 800babc <__d2b+0x24>
 800baae:	4602      	mov	r2, r0
 800bab0:	4b23      	ldr	r3, [pc, #140]	@ (800bb40 <__d2b+0xa8>)
 800bab2:	4824      	ldr	r0, [pc, #144]	@ (800bb44 <__d2b+0xac>)
 800bab4:	f240 310f 	movw	r1, #783	@ 0x30f
 800bab8:	f7fe fc46 	bl	800a348 <__assert_func>
 800babc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bac0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bac4:	b10d      	cbz	r5, 800baca <__d2b+0x32>
 800bac6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800baca:	9301      	str	r3, [sp, #4]
 800bacc:	f1b8 0300 	subs.w	r3, r8, #0
 800bad0:	d023      	beq.n	800bb1a <__d2b+0x82>
 800bad2:	4668      	mov	r0, sp
 800bad4:	9300      	str	r3, [sp, #0]
 800bad6:	f7ff fd14 	bl	800b502 <__lo0bits>
 800bada:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bade:	b1d0      	cbz	r0, 800bb16 <__d2b+0x7e>
 800bae0:	f1c0 0320 	rsb	r3, r0, #32
 800bae4:	fa02 f303 	lsl.w	r3, r2, r3
 800bae8:	430b      	orrs	r3, r1
 800baea:	40c2      	lsrs	r2, r0
 800baec:	6163      	str	r3, [r4, #20]
 800baee:	9201      	str	r2, [sp, #4]
 800baf0:	9b01      	ldr	r3, [sp, #4]
 800baf2:	61a3      	str	r3, [r4, #24]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	bf0c      	ite	eq
 800baf8:	2201      	moveq	r2, #1
 800bafa:	2202      	movne	r2, #2
 800bafc:	6122      	str	r2, [r4, #16]
 800bafe:	b1a5      	cbz	r5, 800bb2a <__d2b+0x92>
 800bb00:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bb04:	4405      	add	r5, r0
 800bb06:	603d      	str	r5, [r7, #0]
 800bb08:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bb0c:	6030      	str	r0, [r6, #0]
 800bb0e:	4620      	mov	r0, r4
 800bb10:	b003      	add	sp, #12
 800bb12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bb16:	6161      	str	r1, [r4, #20]
 800bb18:	e7ea      	b.n	800baf0 <__d2b+0x58>
 800bb1a:	a801      	add	r0, sp, #4
 800bb1c:	f7ff fcf1 	bl	800b502 <__lo0bits>
 800bb20:	9b01      	ldr	r3, [sp, #4]
 800bb22:	6163      	str	r3, [r4, #20]
 800bb24:	3020      	adds	r0, #32
 800bb26:	2201      	movs	r2, #1
 800bb28:	e7e8      	b.n	800bafc <__d2b+0x64>
 800bb2a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bb2e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bb32:	6038      	str	r0, [r7, #0]
 800bb34:	6918      	ldr	r0, [r3, #16]
 800bb36:	f7ff fcc5 	bl	800b4c4 <__hi0bits>
 800bb3a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bb3e:	e7e5      	b.n	800bb0c <__d2b+0x74>
 800bb40:	0800e696 	.word	0x0800e696
 800bb44:	0800e6a7 	.word	0x0800e6a7

0800bb48 <__ratio>:
 800bb48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb4c:	b085      	sub	sp, #20
 800bb4e:	e9cd 1000 	strd	r1, r0, [sp]
 800bb52:	a902      	add	r1, sp, #8
 800bb54:	f7ff ff56 	bl	800ba04 <__b2d>
 800bb58:	9800      	ldr	r0, [sp, #0]
 800bb5a:	a903      	add	r1, sp, #12
 800bb5c:	ec55 4b10 	vmov	r4, r5, d0
 800bb60:	f7ff ff50 	bl	800ba04 <__b2d>
 800bb64:	9b01      	ldr	r3, [sp, #4]
 800bb66:	6919      	ldr	r1, [r3, #16]
 800bb68:	9b00      	ldr	r3, [sp, #0]
 800bb6a:	691b      	ldr	r3, [r3, #16]
 800bb6c:	1ac9      	subs	r1, r1, r3
 800bb6e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800bb72:	1a9b      	subs	r3, r3, r2
 800bb74:	ec5b ab10 	vmov	sl, fp, d0
 800bb78:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	bfce      	itee	gt
 800bb80:	462a      	movgt	r2, r5
 800bb82:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bb86:	465a      	movle	r2, fp
 800bb88:	462f      	mov	r7, r5
 800bb8a:	46d9      	mov	r9, fp
 800bb8c:	bfcc      	ite	gt
 800bb8e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bb92:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800bb96:	464b      	mov	r3, r9
 800bb98:	4652      	mov	r2, sl
 800bb9a:	4620      	mov	r0, r4
 800bb9c:	4639      	mov	r1, r7
 800bb9e:	f7f4 fe65 	bl	800086c <__aeabi_ddiv>
 800bba2:	ec41 0b10 	vmov	d0, r0, r1
 800bba6:	b005      	add	sp, #20
 800bba8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bbac <__copybits>:
 800bbac:	3901      	subs	r1, #1
 800bbae:	b570      	push	{r4, r5, r6, lr}
 800bbb0:	1149      	asrs	r1, r1, #5
 800bbb2:	6914      	ldr	r4, [r2, #16]
 800bbb4:	3101      	adds	r1, #1
 800bbb6:	f102 0314 	add.w	r3, r2, #20
 800bbba:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bbbe:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bbc2:	1f05      	subs	r5, r0, #4
 800bbc4:	42a3      	cmp	r3, r4
 800bbc6:	d30c      	bcc.n	800bbe2 <__copybits+0x36>
 800bbc8:	1aa3      	subs	r3, r4, r2
 800bbca:	3b11      	subs	r3, #17
 800bbcc:	f023 0303 	bic.w	r3, r3, #3
 800bbd0:	3211      	adds	r2, #17
 800bbd2:	42a2      	cmp	r2, r4
 800bbd4:	bf88      	it	hi
 800bbd6:	2300      	movhi	r3, #0
 800bbd8:	4418      	add	r0, r3
 800bbda:	2300      	movs	r3, #0
 800bbdc:	4288      	cmp	r0, r1
 800bbde:	d305      	bcc.n	800bbec <__copybits+0x40>
 800bbe0:	bd70      	pop	{r4, r5, r6, pc}
 800bbe2:	f853 6b04 	ldr.w	r6, [r3], #4
 800bbe6:	f845 6f04 	str.w	r6, [r5, #4]!
 800bbea:	e7eb      	b.n	800bbc4 <__copybits+0x18>
 800bbec:	f840 3b04 	str.w	r3, [r0], #4
 800bbf0:	e7f4      	b.n	800bbdc <__copybits+0x30>

0800bbf2 <__any_on>:
 800bbf2:	f100 0214 	add.w	r2, r0, #20
 800bbf6:	6900      	ldr	r0, [r0, #16]
 800bbf8:	114b      	asrs	r3, r1, #5
 800bbfa:	4298      	cmp	r0, r3
 800bbfc:	b510      	push	{r4, lr}
 800bbfe:	db11      	blt.n	800bc24 <__any_on+0x32>
 800bc00:	dd0a      	ble.n	800bc18 <__any_on+0x26>
 800bc02:	f011 011f 	ands.w	r1, r1, #31
 800bc06:	d007      	beq.n	800bc18 <__any_on+0x26>
 800bc08:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bc0c:	fa24 f001 	lsr.w	r0, r4, r1
 800bc10:	fa00 f101 	lsl.w	r1, r0, r1
 800bc14:	428c      	cmp	r4, r1
 800bc16:	d10b      	bne.n	800bc30 <__any_on+0x3e>
 800bc18:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bc1c:	4293      	cmp	r3, r2
 800bc1e:	d803      	bhi.n	800bc28 <__any_on+0x36>
 800bc20:	2000      	movs	r0, #0
 800bc22:	bd10      	pop	{r4, pc}
 800bc24:	4603      	mov	r3, r0
 800bc26:	e7f7      	b.n	800bc18 <__any_on+0x26>
 800bc28:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bc2c:	2900      	cmp	r1, #0
 800bc2e:	d0f5      	beq.n	800bc1c <__any_on+0x2a>
 800bc30:	2001      	movs	r0, #1
 800bc32:	e7f6      	b.n	800bc22 <__any_on+0x30>

0800bc34 <sulp>:
 800bc34:	b570      	push	{r4, r5, r6, lr}
 800bc36:	4604      	mov	r4, r0
 800bc38:	460d      	mov	r5, r1
 800bc3a:	ec45 4b10 	vmov	d0, r4, r5
 800bc3e:	4616      	mov	r6, r2
 800bc40:	f7ff feba 	bl	800b9b8 <__ulp>
 800bc44:	ec51 0b10 	vmov	r0, r1, d0
 800bc48:	b17e      	cbz	r6, 800bc6a <sulp+0x36>
 800bc4a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bc4e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	dd09      	ble.n	800bc6a <sulp+0x36>
 800bc56:	051b      	lsls	r3, r3, #20
 800bc58:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800bc5c:	2400      	movs	r4, #0
 800bc5e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800bc62:	4622      	mov	r2, r4
 800bc64:	462b      	mov	r3, r5
 800bc66:	f7f4 fcd7 	bl	8000618 <__aeabi_dmul>
 800bc6a:	ec41 0b10 	vmov	d0, r0, r1
 800bc6e:	bd70      	pop	{r4, r5, r6, pc}

0800bc70 <_strtod_l>:
 800bc70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc74:	b09f      	sub	sp, #124	@ 0x7c
 800bc76:	460c      	mov	r4, r1
 800bc78:	9217      	str	r2, [sp, #92]	@ 0x5c
 800bc7a:	2200      	movs	r2, #0
 800bc7c:	921a      	str	r2, [sp, #104]	@ 0x68
 800bc7e:	9005      	str	r0, [sp, #20]
 800bc80:	f04f 0a00 	mov.w	sl, #0
 800bc84:	f04f 0b00 	mov.w	fp, #0
 800bc88:	460a      	mov	r2, r1
 800bc8a:	9219      	str	r2, [sp, #100]	@ 0x64
 800bc8c:	7811      	ldrb	r1, [r2, #0]
 800bc8e:	292b      	cmp	r1, #43	@ 0x2b
 800bc90:	d04a      	beq.n	800bd28 <_strtod_l+0xb8>
 800bc92:	d838      	bhi.n	800bd06 <_strtod_l+0x96>
 800bc94:	290d      	cmp	r1, #13
 800bc96:	d832      	bhi.n	800bcfe <_strtod_l+0x8e>
 800bc98:	2908      	cmp	r1, #8
 800bc9a:	d832      	bhi.n	800bd02 <_strtod_l+0x92>
 800bc9c:	2900      	cmp	r1, #0
 800bc9e:	d03b      	beq.n	800bd18 <_strtod_l+0xa8>
 800bca0:	2200      	movs	r2, #0
 800bca2:	920e      	str	r2, [sp, #56]	@ 0x38
 800bca4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800bca6:	782a      	ldrb	r2, [r5, #0]
 800bca8:	2a30      	cmp	r2, #48	@ 0x30
 800bcaa:	f040 80b2 	bne.w	800be12 <_strtod_l+0x1a2>
 800bcae:	786a      	ldrb	r2, [r5, #1]
 800bcb0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bcb4:	2a58      	cmp	r2, #88	@ 0x58
 800bcb6:	d16e      	bne.n	800bd96 <_strtod_l+0x126>
 800bcb8:	9302      	str	r3, [sp, #8]
 800bcba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bcbc:	9301      	str	r3, [sp, #4]
 800bcbe:	ab1a      	add	r3, sp, #104	@ 0x68
 800bcc0:	9300      	str	r3, [sp, #0]
 800bcc2:	4a8f      	ldr	r2, [pc, #572]	@ (800bf00 <_strtod_l+0x290>)
 800bcc4:	9805      	ldr	r0, [sp, #20]
 800bcc6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800bcc8:	a919      	add	r1, sp, #100	@ 0x64
 800bcca:	f001 fc39 	bl	800d540 <__gethex>
 800bcce:	f010 060f 	ands.w	r6, r0, #15
 800bcd2:	4604      	mov	r4, r0
 800bcd4:	d005      	beq.n	800bce2 <_strtod_l+0x72>
 800bcd6:	2e06      	cmp	r6, #6
 800bcd8:	d128      	bne.n	800bd2c <_strtod_l+0xbc>
 800bcda:	3501      	adds	r5, #1
 800bcdc:	2300      	movs	r3, #0
 800bcde:	9519      	str	r5, [sp, #100]	@ 0x64
 800bce0:	930e      	str	r3, [sp, #56]	@ 0x38
 800bce2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	f040 858e 	bne.w	800c806 <_strtod_l+0xb96>
 800bcea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bcec:	b1cb      	cbz	r3, 800bd22 <_strtod_l+0xb2>
 800bcee:	4652      	mov	r2, sl
 800bcf0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800bcf4:	ec43 2b10 	vmov	d0, r2, r3
 800bcf8:	b01f      	add	sp, #124	@ 0x7c
 800bcfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcfe:	2920      	cmp	r1, #32
 800bd00:	d1ce      	bne.n	800bca0 <_strtod_l+0x30>
 800bd02:	3201      	adds	r2, #1
 800bd04:	e7c1      	b.n	800bc8a <_strtod_l+0x1a>
 800bd06:	292d      	cmp	r1, #45	@ 0x2d
 800bd08:	d1ca      	bne.n	800bca0 <_strtod_l+0x30>
 800bd0a:	2101      	movs	r1, #1
 800bd0c:	910e      	str	r1, [sp, #56]	@ 0x38
 800bd0e:	1c51      	adds	r1, r2, #1
 800bd10:	9119      	str	r1, [sp, #100]	@ 0x64
 800bd12:	7852      	ldrb	r2, [r2, #1]
 800bd14:	2a00      	cmp	r2, #0
 800bd16:	d1c5      	bne.n	800bca4 <_strtod_l+0x34>
 800bd18:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bd1a:	9419      	str	r4, [sp, #100]	@ 0x64
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	f040 8570 	bne.w	800c802 <_strtod_l+0xb92>
 800bd22:	4652      	mov	r2, sl
 800bd24:	465b      	mov	r3, fp
 800bd26:	e7e5      	b.n	800bcf4 <_strtod_l+0x84>
 800bd28:	2100      	movs	r1, #0
 800bd2a:	e7ef      	b.n	800bd0c <_strtod_l+0x9c>
 800bd2c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bd2e:	b13a      	cbz	r2, 800bd40 <_strtod_l+0xd0>
 800bd30:	2135      	movs	r1, #53	@ 0x35
 800bd32:	a81c      	add	r0, sp, #112	@ 0x70
 800bd34:	f7ff ff3a 	bl	800bbac <__copybits>
 800bd38:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bd3a:	9805      	ldr	r0, [sp, #20]
 800bd3c:	f7ff fb10 	bl	800b360 <_Bfree>
 800bd40:	3e01      	subs	r6, #1
 800bd42:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800bd44:	2e04      	cmp	r6, #4
 800bd46:	d806      	bhi.n	800bd56 <_strtod_l+0xe6>
 800bd48:	e8df f006 	tbb	[pc, r6]
 800bd4c:	201d0314 	.word	0x201d0314
 800bd50:	14          	.byte	0x14
 800bd51:	00          	.byte	0x00
 800bd52:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800bd56:	05e1      	lsls	r1, r4, #23
 800bd58:	bf48      	it	mi
 800bd5a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800bd5e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bd62:	0d1b      	lsrs	r3, r3, #20
 800bd64:	051b      	lsls	r3, r3, #20
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d1bb      	bne.n	800bce2 <_strtod_l+0x72>
 800bd6a:	f7fe faa1 	bl	800a2b0 <__errno>
 800bd6e:	2322      	movs	r3, #34	@ 0x22
 800bd70:	6003      	str	r3, [r0, #0]
 800bd72:	e7b6      	b.n	800bce2 <_strtod_l+0x72>
 800bd74:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800bd78:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800bd7c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800bd80:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800bd84:	e7e7      	b.n	800bd56 <_strtod_l+0xe6>
 800bd86:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800bf08 <_strtod_l+0x298>
 800bd8a:	e7e4      	b.n	800bd56 <_strtod_l+0xe6>
 800bd8c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800bd90:	f04f 3aff 	mov.w	sl, #4294967295
 800bd94:	e7df      	b.n	800bd56 <_strtod_l+0xe6>
 800bd96:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bd98:	1c5a      	adds	r2, r3, #1
 800bd9a:	9219      	str	r2, [sp, #100]	@ 0x64
 800bd9c:	785b      	ldrb	r3, [r3, #1]
 800bd9e:	2b30      	cmp	r3, #48	@ 0x30
 800bda0:	d0f9      	beq.n	800bd96 <_strtod_l+0x126>
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d09d      	beq.n	800bce2 <_strtod_l+0x72>
 800bda6:	2301      	movs	r3, #1
 800bda8:	2700      	movs	r7, #0
 800bdaa:	9308      	str	r3, [sp, #32]
 800bdac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bdae:	930c      	str	r3, [sp, #48]	@ 0x30
 800bdb0:	970b      	str	r7, [sp, #44]	@ 0x2c
 800bdb2:	46b9      	mov	r9, r7
 800bdb4:	220a      	movs	r2, #10
 800bdb6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800bdb8:	7805      	ldrb	r5, [r0, #0]
 800bdba:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800bdbe:	b2d9      	uxtb	r1, r3
 800bdc0:	2909      	cmp	r1, #9
 800bdc2:	d928      	bls.n	800be16 <_strtod_l+0x1a6>
 800bdc4:	494f      	ldr	r1, [pc, #316]	@ (800bf04 <_strtod_l+0x294>)
 800bdc6:	2201      	movs	r2, #1
 800bdc8:	f001 fa32 	bl	800d230 <strncmp>
 800bdcc:	2800      	cmp	r0, #0
 800bdce:	d032      	beq.n	800be36 <_strtod_l+0x1c6>
 800bdd0:	2000      	movs	r0, #0
 800bdd2:	462a      	mov	r2, r5
 800bdd4:	900a      	str	r0, [sp, #40]	@ 0x28
 800bdd6:	464d      	mov	r5, r9
 800bdd8:	4603      	mov	r3, r0
 800bdda:	2a65      	cmp	r2, #101	@ 0x65
 800bddc:	d001      	beq.n	800bde2 <_strtod_l+0x172>
 800bdde:	2a45      	cmp	r2, #69	@ 0x45
 800bde0:	d114      	bne.n	800be0c <_strtod_l+0x19c>
 800bde2:	b91d      	cbnz	r5, 800bdec <_strtod_l+0x17c>
 800bde4:	9a08      	ldr	r2, [sp, #32]
 800bde6:	4302      	orrs	r2, r0
 800bde8:	d096      	beq.n	800bd18 <_strtod_l+0xa8>
 800bdea:	2500      	movs	r5, #0
 800bdec:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800bdee:	1c62      	adds	r2, r4, #1
 800bdf0:	9219      	str	r2, [sp, #100]	@ 0x64
 800bdf2:	7862      	ldrb	r2, [r4, #1]
 800bdf4:	2a2b      	cmp	r2, #43	@ 0x2b
 800bdf6:	d07a      	beq.n	800beee <_strtod_l+0x27e>
 800bdf8:	2a2d      	cmp	r2, #45	@ 0x2d
 800bdfa:	d07e      	beq.n	800befa <_strtod_l+0x28a>
 800bdfc:	f04f 0c00 	mov.w	ip, #0
 800be00:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800be04:	2909      	cmp	r1, #9
 800be06:	f240 8085 	bls.w	800bf14 <_strtod_l+0x2a4>
 800be0a:	9419      	str	r4, [sp, #100]	@ 0x64
 800be0c:	f04f 0800 	mov.w	r8, #0
 800be10:	e0a5      	b.n	800bf5e <_strtod_l+0x2ee>
 800be12:	2300      	movs	r3, #0
 800be14:	e7c8      	b.n	800bda8 <_strtod_l+0x138>
 800be16:	f1b9 0f08 	cmp.w	r9, #8
 800be1a:	bfd8      	it	le
 800be1c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800be1e:	f100 0001 	add.w	r0, r0, #1
 800be22:	bfda      	itte	le
 800be24:	fb02 3301 	mlale	r3, r2, r1, r3
 800be28:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800be2a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800be2e:	f109 0901 	add.w	r9, r9, #1
 800be32:	9019      	str	r0, [sp, #100]	@ 0x64
 800be34:	e7bf      	b.n	800bdb6 <_strtod_l+0x146>
 800be36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800be38:	1c5a      	adds	r2, r3, #1
 800be3a:	9219      	str	r2, [sp, #100]	@ 0x64
 800be3c:	785a      	ldrb	r2, [r3, #1]
 800be3e:	f1b9 0f00 	cmp.w	r9, #0
 800be42:	d03b      	beq.n	800bebc <_strtod_l+0x24c>
 800be44:	900a      	str	r0, [sp, #40]	@ 0x28
 800be46:	464d      	mov	r5, r9
 800be48:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800be4c:	2b09      	cmp	r3, #9
 800be4e:	d912      	bls.n	800be76 <_strtod_l+0x206>
 800be50:	2301      	movs	r3, #1
 800be52:	e7c2      	b.n	800bdda <_strtod_l+0x16a>
 800be54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800be56:	1c5a      	adds	r2, r3, #1
 800be58:	9219      	str	r2, [sp, #100]	@ 0x64
 800be5a:	785a      	ldrb	r2, [r3, #1]
 800be5c:	3001      	adds	r0, #1
 800be5e:	2a30      	cmp	r2, #48	@ 0x30
 800be60:	d0f8      	beq.n	800be54 <_strtod_l+0x1e4>
 800be62:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800be66:	2b08      	cmp	r3, #8
 800be68:	f200 84d2 	bhi.w	800c810 <_strtod_l+0xba0>
 800be6c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800be6e:	900a      	str	r0, [sp, #40]	@ 0x28
 800be70:	2000      	movs	r0, #0
 800be72:	930c      	str	r3, [sp, #48]	@ 0x30
 800be74:	4605      	mov	r5, r0
 800be76:	3a30      	subs	r2, #48	@ 0x30
 800be78:	f100 0301 	add.w	r3, r0, #1
 800be7c:	d018      	beq.n	800beb0 <_strtod_l+0x240>
 800be7e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800be80:	4419      	add	r1, r3
 800be82:	910a      	str	r1, [sp, #40]	@ 0x28
 800be84:	462e      	mov	r6, r5
 800be86:	f04f 0e0a 	mov.w	lr, #10
 800be8a:	1c71      	adds	r1, r6, #1
 800be8c:	eba1 0c05 	sub.w	ip, r1, r5
 800be90:	4563      	cmp	r3, ip
 800be92:	dc15      	bgt.n	800bec0 <_strtod_l+0x250>
 800be94:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800be98:	182b      	adds	r3, r5, r0
 800be9a:	2b08      	cmp	r3, #8
 800be9c:	f105 0501 	add.w	r5, r5, #1
 800bea0:	4405      	add	r5, r0
 800bea2:	dc1a      	bgt.n	800beda <_strtod_l+0x26a>
 800bea4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bea6:	230a      	movs	r3, #10
 800bea8:	fb03 2301 	mla	r3, r3, r1, r2
 800beac:	930b      	str	r3, [sp, #44]	@ 0x2c
 800beae:	2300      	movs	r3, #0
 800beb0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800beb2:	1c51      	adds	r1, r2, #1
 800beb4:	9119      	str	r1, [sp, #100]	@ 0x64
 800beb6:	7852      	ldrb	r2, [r2, #1]
 800beb8:	4618      	mov	r0, r3
 800beba:	e7c5      	b.n	800be48 <_strtod_l+0x1d8>
 800bebc:	4648      	mov	r0, r9
 800bebe:	e7ce      	b.n	800be5e <_strtod_l+0x1ee>
 800bec0:	2e08      	cmp	r6, #8
 800bec2:	dc05      	bgt.n	800bed0 <_strtod_l+0x260>
 800bec4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800bec6:	fb0e f606 	mul.w	r6, lr, r6
 800beca:	960b      	str	r6, [sp, #44]	@ 0x2c
 800becc:	460e      	mov	r6, r1
 800bece:	e7dc      	b.n	800be8a <_strtod_l+0x21a>
 800bed0:	2910      	cmp	r1, #16
 800bed2:	bfd8      	it	le
 800bed4:	fb0e f707 	mulle.w	r7, lr, r7
 800bed8:	e7f8      	b.n	800becc <_strtod_l+0x25c>
 800beda:	2b0f      	cmp	r3, #15
 800bedc:	bfdc      	itt	le
 800bede:	230a      	movle	r3, #10
 800bee0:	fb03 2707 	mlale	r7, r3, r7, r2
 800bee4:	e7e3      	b.n	800beae <_strtod_l+0x23e>
 800bee6:	2300      	movs	r3, #0
 800bee8:	930a      	str	r3, [sp, #40]	@ 0x28
 800beea:	2301      	movs	r3, #1
 800beec:	e77a      	b.n	800bde4 <_strtod_l+0x174>
 800beee:	f04f 0c00 	mov.w	ip, #0
 800bef2:	1ca2      	adds	r2, r4, #2
 800bef4:	9219      	str	r2, [sp, #100]	@ 0x64
 800bef6:	78a2      	ldrb	r2, [r4, #2]
 800bef8:	e782      	b.n	800be00 <_strtod_l+0x190>
 800befa:	f04f 0c01 	mov.w	ip, #1
 800befe:	e7f8      	b.n	800bef2 <_strtod_l+0x282>
 800bf00:	0800e96c 	.word	0x0800e96c
 800bf04:	0800e700 	.word	0x0800e700
 800bf08:	7ff00000 	.word	0x7ff00000
 800bf0c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bf0e:	1c51      	adds	r1, r2, #1
 800bf10:	9119      	str	r1, [sp, #100]	@ 0x64
 800bf12:	7852      	ldrb	r2, [r2, #1]
 800bf14:	2a30      	cmp	r2, #48	@ 0x30
 800bf16:	d0f9      	beq.n	800bf0c <_strtod_l+0x29c>
 800bf18:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800bf1c:	2908      	cmp	r1, #8
 800bf1e:	f63f af75 	bhi.w	800be0c <_strtod_l+0x19c>
 800bf22:	3a30      	subs	r2, #48	@ 0x30
 800bf24:	9209      	str	r2, [sp, #36]	@ 0x24
 800bf26:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bf28:	920f      	str	r2, [sp, #60]	@ 0x3c
 800bf2a:	f04f 080a 	mov.w	r8, #10
 800bf2e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bf30:	1c56      	adds	r6, r2, #1
 800bf32:	9619      	str	r6, [sp, #100]	@ 0x64
 800bf34:	7852      	ldrb	r2, [r2, #1]
 800bf36:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800bf3a:	f1be 0f09 	cmp.w	lr, #9
 800bf3e:	d939      	bls.n	800bfb4 <_strtod_l+0x344>
 800bf40:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800bf42:	1a76      	subs	r6, r6, r1
 800bf44:	2e08      	cmp	r6, #8
 800bf46:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800bf4a:	dc03      	bgt.n	800bf54 <_strtod_l+0x2e4>
 800bf4c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bf4e:	4588      	cmp	r8, r1
 800bf50:	bfa8      	it	ge
 800bf52:	4688      	movge	r8, r1
 800bf54:	f1bc 0f00 	cmp.w	ip, #0
 800bf58:	d001      	beq.n	800bf5e <_strtod_l+0x2ee>
 800bf5a:	f1c8 0800 	rsb	r8, r8, #0
 800bf5e:	2d00      	cmp	r5, #0
 800bf60:	d14e      	bne.n	800c000 <_strtod_l+0x390>
 800bf62:	9908      	ldr	r1, [sp, #32]
 800bf64:	4308      	orrs	r0, r1
 800bf66:	f47f aebc 	bne.w	800bce2 <_strtod_l+0x72>
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	f47f aed4 	bne.w	800bd18 <_strtod_l+0xa8>
 800bf70:	2a69      	cmp	r2, #105	@ 0x69
 800bf72:	d028      	beq.n	800bfc6 <_strtod_l+0x356>
 800bf74:	dc25      	bgt.n	800bfc2 <_strtod_l+0x352>
 800bf76:	2a49      	cmp	r2, #73	@ 0x49
 800bf78:	d025      	beq.n	800bfc6 <_strtod_l+0x356>
 800bf7a:	2a4e      	cmp	r2, #78	@ 0x4e
 800bf7c:	f47f aecc 	bne.w	800bd18 <_strtod_l+0xa8>
 800bf80:	499a      	ldr	r1, [pc, #616]	@ (800c1ec <_strtod_l+0x57c>)
 800bf82:	a819      	add	r0, sp, #100	@ 0x64
 800bf84:	f001 fcfe 	bl	800d984 <__match>
 800bf88:	2800      	cmp	r0, #0
 800bf8a:	f43f aec5 	beq.w	800bd18 <_strtod_l+0xa8>
 800bf8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bf90:	781b      	ldrb	r3, [r3, #0]
 800bf92:	2b28      	cmp	r3, #40	@ 0x28
 800bf94:	d12e      	bne.n	800bff4 <_strtod_l+0x384>
 800bf96:	4996      	ldr	r1, [pc, #600]	@ (800c1f0 <_strtod_l+0x580>)
 800bf98:	aa1c      	add	r2, sp, #112	@ 0x70
 800bf9a:	a819      	add	r0, sp, #100	@ 0x64
 800bf9c:	f001 fd06 	bl	800d9ac <__hexnan>
 800bfa0:	2805      	cmp	r0, #5
 800bfa2:	d127      	bne.n	800bff4 <_strtod_l+0x384>
 800bfa4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bfa6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800bfaa:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800bfae:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800bfb2:	e696      	b.n	800bce2 <_strtod_l+0x72>
 800bfb4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bfb6:	fb08 2101 	mla	r1, r8, r1, r2
 800bfba:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800bfbe:	9209      	str	r2, [sp, #36]	@ 0x24
 800bfc0:	e7b5      	b.n	800bf2e <_strtod_l+0x2be>
 800bfc2:	2a6e      	cmp	r2, #110	@ 0x6e
 800bfc4:	e7da      	b.n	800bf7c <_strtod_l+0x30c>
 800bfc6:	498b      	ldr	r1, [pc, #556]	@ (800c1f4 <_strtod_l+0x584>)
 800bfc8:	a819      	add	r0, sp, #100	@ 0x64
 800bfca:	f001 fcdb 	bl	800d984 <__match>
 800bfce:	2800      	cmp	r0, #0
 800bfd0:	f43f aea2 	beq.w	800bd18 <_strtod_l+0xa8>
 800bfd4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bfd6:	4988      	ldr	r1, [pc, #544]	@ (800c1f8 <_strtod_l+0x588>)
 800bfd8:	3b01      	subs	r3, #1
 800bfda:	a819      	add	r0, sp, #100	@ 0x64
 800bfdc:	9319      	str	r3, [sp, #100]	@ 0x64
 800bfde:	f001 fcd1 	bl	800d984 <__match>
 800bfe2:	b910      	cbnz	r0, 800bfea <_strtod_l+0x37a>
 800bfe4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bfe6:	3301      	adds	r3, #1
 800bfe8:	9319      	str	r3, [sp, #100]	@ 0x64
 800bfea:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800c208 <_strtod_l+0x598>
 800bfee:	f04f 0a00 	mov.w	sl, #0
 800bff2:	e676      	b.n	800bce2 <_strtod_l+0x72>
 800bff4:	4881      	ldr	r0, [pc, #516]	@ (800c1fc <_strtod_l+0x58c>)
 800bff6:	f001 fa0b 	bl	800d410 <nan>
 800bffa:	ec5b ab10 	vmov	sl, fp, d0
 800bffe:	e670      	b.n	800bce2 <_strtod_l+0x72>
 800c000:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c002:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c004:	eba8 0303 	sub.w	r3, r8, r3
 800c008:	f1b9 0f00 	cmp.w	r9, #0
 800c00c:	bf08      	it	eq
 800c00e:	46a9      	moveq	r9, r5
 800c010:	2d10      	cmp	r5, #16
 800c012:	9309      	str	r3, [sp, #36]	@ 0x24
 800c014:	462c      	mov	r4, r5
 800c016:	bfa8      	it	ge
 800c018:	2410      	movge	r4, #16
 800c01a:	f7f4 fa83 	bl	8000524 <__aeabi_ui2d>
 800c01e:	2d09      	cmp	r5, #9
 800c020:	4682      	mov	sl, r0
 800c022:	468b      	mov	fp, r1
 800c024:	dc13      	bgt.n	800c04e <_strtod_l+0x3de>
 800c026:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c028:	2b00      	cmp	r3, #0
 800c02a:	f43f ae5a 	beq.w	800bce2 <_strtod_l+0x72>
 800c02e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c030:	dd78      	ble.n	800c124 <_strtod_l+0x4b4>
 800c032:	2b16      	cmp	r3, #22
 800c034:	dc5f      	bgt.n	800c0f6 <_strtod_l+0x486>
 800c036:	4972      	ldr	r1, [pc, #456]	@ (800c200 <_strtod_l+0x590>)
 800c038:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c03c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c040:	4652      	mov	r2, sl
 800c042:	465b      	mov	r3, fp
 800c044:	f7f4 fae8 	bl	8000618 <__aeabi_dmul>
 800c048:	4682      	mov	sl, r0
 800c04a:	468b      	mov	fp, r1
 800c04c:	e649      	b.n	800bce2 <_strtod_l+0x72>
 800c04e:	4b6c      	ldr	r3, [pc, #432]	@ (800c200 <_strtod_l+0x590>)
 800c050:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c054:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c058:	f7f4 fade 	bl	8000618 <__aeabi_dmul>
 800c05c:	4682      	mov	sl, r0
 800c05e:	4638      	mov	r0, r7
 800c060:	468b      	mov	fp, r1
 800c062:	f7f4 fa5f 	bl	8000524 <__aeabi_ui2d>
 800c066:	4602      	mov	r2, r0
 800c068:	460b      	mov	r3, r1
 800c06a:	4650      	mov	r0, sl
 800c06c:	4659      	mov	r1, fp
 800c06e:	f7f4 f91d 	bl	80002ac <__adddf3>
 800c072:	2d0f      	cmp	r5, #15
 800c074:	4682      	mov	sl, r0
 800c076:	468b      	mov	fp, r1
 800c078:	ddd5      	ble.n	800c026 <_strtod_l+0x3b6>
 800c07a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c07c:	1b2c      	subs	r4, r5, r4
 800c07e:	441c      	add	r4, r3
 800c080:	2c00      	cmp	r4, #0
 800c082:	f340 8093 	ble.w	800c1ac <_strtod_l+0x53c>
 800c086:	f014 030f 	ands.w	r3, r4, #15
 800c08a:	d00a      	beq.n	800c0a2 <_strtod_l+0x432>
 800c08c:	495c      	ldr	r1, [pc, #368]	@ (800c200 <_strtod_l+0x590>)
 800c08e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c092:	4652      	mov	r2, sl
 800c094:	465b      	mov	r3, fp
 800c096:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c09a:	f7f4 fabd 	bl	8000618 <__aeabi_dmul>
 800c09e:	4682      	mov	sl, r0
 800c0a0:	468b      	mov	fp, r1
 800c0a2:	f034 040f 	bics.w	r4, r4, #15
 800c0a6:	d073      	beq.n	800c190 <_strtod_l+0x520>
 800c0a8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c0ac:	dd49      	ble.n	800c142 <_strtod_l+0x4d2>
 800c0ae:	2400      	movs	r4, #0
 800c0b0:	46a0      	mov	r8, r4
 800c0b2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c0b4:	46a1      	mov	r9, r4
 800c0b6:	9a05      	ldr	r2, [sp, #20]
 800c0b8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800c208 <_strtod_l+0x598>
 800c0bc:	2322      	movs	r3, #34	@ 0x22
 800c0be:	6013      	str	r3, [r2, #0]
 800c0c0:	f04f 0a00 	mov.w	sl, #0
 800c0c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	f43f ae0b 	beq.w	800bce2 <_strtod_l+0x72>
 800c0cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c0ce:	9805      	ldr	r0, [sp, #20]
 800c0d0:	f7ff f946 	bl	800b360 <_Bfree>
 800c0d4:	9805      	ldr	r0, [sp, #20]
 800c0d6:	4649      	mov	r1, r9
 800c0d8:	f7ff f942 	bl	800b360 <_Bfree>
 800c0dc:	9805      	ldr	r0, [sp, #20]
 800c0de:	4641      	mov	r1, r8
 800c0e0:	f7ff f93e 	bl	800b360 <_Bfree>
 800c0e4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c0e6:	9805      	ldr	r0, [sp, #20]
 800c0e8:	f7ff f93a 	bl	800b360 <_Bfree>
 800c0ec:	9805      	ldr	r0, [sp, #20]
 800c0ee:	4621      	mov	r1, r4
 800c0f0:	f7ff f936 	bl	800b360 <_Bfree>
 800c0f4:	e5f5      	b.n	800bce2 <_strtod_l+0x72>
 800c0f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c0f8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c0fc:	4293      	cmp	r3, r2
 800c0fe:	dbbc      	blt.n	800c07a <_strtod_l+0x40a>
 800c100:	4c3f      	ldr	r4, [pc, #252]	@ (800c200 <_strtod_l+0x590>)
 800c102:	f1c5 050f 	rsb	r5, r5, #15
 800c106:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c10a:	4652      	mov	r2, sl
 800c10c:	465b      	mov	r3, fp
 800c10e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c112:	f7f4 fa81 	bl	8000618 <__aeabi_dmul>
 800c116:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c118:	1b5d      	subs	r5, r3, r5
 800c11a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c11e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c122:	e78f      	b.n	800c044 <_strtod_l+0x3d4>
 800c124:	3316      	adds	r3, #22
 800c126:	dba8      	blt.n	800c07a <_strtod_l+0x40a>
 800c128:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c12a:	eba3 0808 	sub.w	r8, r3, r8
 800c12e:	4b34      	ldr	r3, [pc, #208]	@ (800c200 <_strtod_l+0x590>)
 800c130:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c134:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c138:	4650      	mov	r0, sl
 800c13a:	4659      	mov	r1, fp
 800c13c:	f7f4 fb96 	bl	800086c <__aeabi_ddiv>
 800c140:	e782      	b.n	800c048 <_strtod_l+0x3d8>
 800c142:	2300      	movs	r3, #0
 800c144:	4f2f      	ldr	r7, [pc, #188]	@ (800c204 <_strtod_l+0x594>)
 800c146:	1124      	asrs	r4, r4, #4
 800c148:	4650      	mov	r0, sl
 800c14a:	4659      	mov	r1, fp
 800c14c:	461e      	mov	r6, r3
 800c14e:	2c01      	cmp	r4, #1
 800c150:	dc21      	bgt.n	800c196 <_strtod_l+0x526>
 800c152:	b10b      	cbz	r3, 800c158 <_strtod_l+0x4e8>
 800c154:	4682      	mov	sl, r0
 800c156:	468b      	mov	fp, r1
 800c158:	492a      	ldr	r1, [pc, #168]	@ (800c204 <_strtod_l+0x594>)
 800c15a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c15e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c162:	4652      	mov	r2, sl
 800c164:	465b      	mov	r3, fp
 800c166:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c16a:	f7f4 fa55 	bl	8000618 <__aeabi_dmul>
 800c16e:	4b26      	ldr	r3, [pc, #152]	@ (800c208 <_strtod_l+0x598>)
 800c170:	460a      	mov	r2, r1
 800c172:	400b      	ands	r3, r1
 800c174:	4925      	ldr	r1, [pc, #148]	@ (800c20c <_strtod_l+0x59c>)
 800c176:	428b      	cmp	r3, r1
 800c178:	4682      	mov	sl, r0
 800c17a:	d898      	bhi.n	800c0ae <_strtod_l+0x43e>
 800c17c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c180:	428b      	cmp	r3, r1
 800c182:	bf86      	itte	hi
 800c184:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800c210 <_strtod_l+0x5a0>
 800c188:	f04f 3aff 	movhi.w	sl, #4294967295
 800c18c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c190:	2300      	movs	r3, #0
 800c192:	9308      	str	r3, [sp, #32]
 800c194:	e076      	b.n	800c284 <_strtod_l+0x614>
 800c196:	07e2      	lsls	r2, r4, #31
 800c198:	d504      	bpl.n	800c1a4 <_strtod_l+0x534>
 800c19a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c19e:	f7f4 fa3b 	bl	8000618 <__aeabi_dmul>
 800c1a2:	2301      	movs	r3, #1
 800c1a4:	3601      	adds	r6, #1
 800c1a6:	1064      	asrs	r4, r4, #1
 800c1a8:	3708      	adds	r7, #8
 800c1aa:	e7d0      	b.n	800c14e <_strtod_l+0x4de>
 800c1ac:	d0f0      	beq.n	800c190 <_strtod_l+0x520>
 800c1ae:	4264      	negs	r4, r4
 800c1b0:	f014 020f 	ands.w	r2, r4, #15
 800c1b4:	d00a      	beq.n	800c1cc <_strtod_l+0x55c>
 800c1b6:	4b12      	ldr	r3, [pc, #72]	@ (800c200 <_strtod_l+0x590>)
 800c1b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c1bc:	4650      	mov	r0, sl
 800c1be:	4659      	mov	r1, fp
 800c1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1c4:	f7f4 fb52 	bl	800086c <__aeabi_ddiv>
 800c1c8:	4682      	mov	sl, r0
 800c1ca:	468b      	mov	fp, r1
 800c1cc:	1124      	asrs	r4, r4, #4
 800c1ce:	d0df      	beq.n	800c190 <_strtod_l+0x520>
 800c1d0:	2c1f      	cmp	r4, #31
 800c1d2:	dd1f      	ble.n	800c214 <_strtod_l+0x5a4>
 800c1d4:	2400      	movs	r4, #0
 800c1d6:	46a0      	mov	r8, r4
 800c1d8:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c1da:	46a1      	mov	r9, r4
 800c1dc:	9a05      	ldr	r2, [sp, #20]
 800c1de:	2322      	movs	r3, #34	@ 0x22
 800c1e0:	f04f 0a00 	mov.w	sl, #0
 800c1e4:	f04f 0b00 	mov.w	fp, #0
 800c1e8:	6013      	str	r3, [r2, #0]
 800c1ea:	e76b      	b.n	800c0c4 <_strtod_l+0x454>
 800c1ec:	0800e50d 	.word	0x0800e50d
 800c1f0:	0800e958 	.word	0x0800e958
 800c1f4:	0800e505 	.word	0x0800e505
 800c1f8:	0800e634 	.word	0x0800e634
 800c1fc:	0800e630 	.word	0x0800e630
 800c200:	0800e890 	.word	0x0800e890
 800c204:	0800e868 	.word	0x0800e868
 800c208:	7ff00000 	.word	0x7ff00000
 800c20c:	7ca00000 	.word	0x7ca00000
 800c210:	7fefffff 	.word	0x7fefffff
 800c214:	f014 0310 	ands.w	r3, r4, #16
 800c218:	bf18      	it	ne
 800c21a:	236a      	movne	r3, #106	@ 0x6a
 800c21c:	4ea9      	ldr	r6, [pc, #676]	@ (800c4c4 <_strtod_l+0x854>)
 800c21e:	9308      	str	r3, [sp, #32]
 800c220:	4650      	mov	r0, sl
 800c222:	4659      	mov	r1, fp
 800c224:	2300      	movs	r3, #0
 800c226:	07e7      	lsls	r7, r4, #31
 800c228:	d504      	bpl.n	800c234 <_strtod_l+0x5c4>
 800c22a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c22e:	f7f4 f9f3 	bl	8000618 <__aeabi_dmul>
 800c232:	2301      	movs	r3, #1
 800c234:	1064      	asrs	r4, r4, #1
 800c236:	f106 0608 	add.w	r6, r6, #8
 800c23a:	d1f4      	bne.n	800c226 <_strtod_l+0x5b6>
 800c23c:	b10b      	cbz	r3, 800c242 <_strtod_l+0x5d2>
 800c23e:	4682      	mov	sl, r0
 800c240:	468b      	mov	fp, r1
 800c242:	9b08      	ldr	r3, [sp, #32]
 800c244:	b1b3      	cbz	r3, 800c274 <_strtod_l+0x604>
 800c246:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c24a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c24e:	2b00      	cmp	r3, #0
 800c250:	4659      	mov	r1, fp
 800c252:	dd0f      	ble.n	800c274 <_strtod_l+0x604>
 800c254:	2b1f      	cmp	r3, #31
 800c256:	dd56      	ble.n	800c306 <_strtod_l+0x696>
 800c258:	2b34      	cmp	r3, #52	@ 0x34
 800c25a:	bfde      	ittt	le
 800c25c:	f04f 33ff 	movle.w	r3, #4294967295
 800c260:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c264:	4093      	lslle	r3, r2
 800c266:	f04f 0a00 	mov.w	sl, #0
 800c26a:	bfcc      	ite	gt
 800c26c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c270:	ea03 0b01 	andle.w	fp, r3, r1
 800c274:	2200      	movs	r2, #0
 800c276:	2300      	movs	r3, #0
 800c278:	4650      	mov	r0, sl
 800c27a:	4659      	mov	r1, fp
 800c27c:	f7f4 fc34 	bl	8000ae8 <__aeabi_dcmpeq>
 800c280:	2800      	cmp	r0, #0
 800c282:	d1a7      	bne.n	800c1d4 <_strtod_l+0x564>
 800c284:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c286:	9300      	str	r3, [sp, #0]
 800c288:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c28a:	9805      	ldr	r0, [sp, #20]
 800c28c:	462b      	mov	r3, r5
 800c28e:	464a      	mov	r2, r9
 800c290:	f7ff f8ce 	bl	800b430 <__s2b>
 800c294:	900b      	str	r0, [sp, #44]	@ 0x2c
 800c296:	2800      	cmp	r0, #0
 800c298:	f43f af09 	beq.w	800c0ae <_strtod_l+0x43e>
 800c29c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c29e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c2a0:	2a00      	cmp	r2, #0
 800c2a2:	eba3 0308 	sub.w	r3, r3, r8
 800c2a6:	bfa8      	it	ge
 800c2a8:	2300      	movge	r3, #0
 800c2aa:	9312      	str	r3, [sp, #72]	@ 0x48
 800c2ac:	2400      	movs	r4, #0
 800c2ae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c2b2:	9316      	str	r3, [sp, #88]	@ 0x58
 800c2b4:	46a0      	mov	r8, r4
 800c2b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c2b8:	9805      	ldr	r0, [sp, #20]
 800c2ba:	6859      	ldr	r1, [r3, #4]
 800c2bc:	f7ff f810 	bl	800b2e0 <_Balloc>
 800c2c0:	4681      	mov	r9, r0
 800c2c2:	2800      	cmp	r0, #0
 800c2c4:	f43f aef7 	beq.w	800c0b6 <_strtod_l+0x446>
 800c2c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c2ca:	691a      	ldr	r2, [r3, #16]
 800c2cc:	3202      	adds	r2, #2
 800c2ce:	f103 010c 	add.w	r1, r3, #12
 800c2d2:	0092      	lsls	r2, r2, #2
 800c2d4:	300c      	adds	r0, #12
 800c2d6:	f7fe f822 	bl	800a31e <memcpy>
 800c2da:	ec4b ab10 	vmov	d0, sl, fp
 800c2de:	9805      	ldr	r0, [sp, #20]
 800c2e0:	aa1c      	add	r2, sp, #112	@ 0x70
 800c2e2:	a91b      	add	r1, sp, #108	@ 0x6c
 800c2e4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c2e8:	f7ff fbd6 	bl	800ba98 <__d2b>
 800c2ec:	901a      	str	r0, [sp, #104]	@ 0x68
 800c2ee:	2800      	cmp	r0, #0
 800c2f0:	f43f aee1 	beq.w	800c0b6 <_strtod_l+0x446>
 800c2f4:	9805      	ldr	r0, [sp, #20]
 800c2f6:	2101      	movs	r1, #1
 800c2f8:	f7ff f930 	bl	800b55c <__i2b>
 800c2fc:	4680      	mov	r8, r0
 800c2fe:	b948      	cbnz	r0, 800c314 <_strtod_l+0x6a4>
 800c300:	f04f 0800 	mov.w	r8, #0
 800c304:	e6d7      	b.n	800c0b6 <_strtod_l+0x446>
 800c306:	f04f 32ff 	mov.w	r2, #4294967295
 800c30a:	fa02 f303 	lsl.w	r3, r2, r3
 800c30e:	ea03 0a0a 	and.w	sl, r3, sl
 800c312:	e7af      	b.n	800c274 <_strtod_l+0x604>
 800c314:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c316:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c318:	2d00      	cmp	r5, #0
 800c31a:	bfab      	itete	ge
 800c31c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c31e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c320:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c322:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c324:	bfac      	ite	ge
 800c326:	18ef      	addge	r7, r5, r3
 800c328:	1b5e      	sublt	r6, r3, r5
 800c32a:	9b08      	ldr	r3, [sp, #32]
 800c32c:	1aed      	subs	r5, r5, r3
 800c32e:	4415      	add	r5, r2
 800c330:	4b65      	ldr	r3, [pc, #404]	@ (800c4c8 <_strtod_l+0x858>)
 800c332:	3d01      	subs	r5, #1
 800c334:	429d      	cmp	r5, r3
 800c336:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c33a:	da50      	bge.n	800c3de <_strtod_l+0x76e>
 800c33c:	1b5b      	subs	r3, r3, r5
 800c33e:	2b1f      	cmp	r3, #31
 800c340:	eba2 0203 	sub.w	r2, r2, r3
 800c344:	f04f 0101 	mov.w	r1, #1
 800c348:	dc3d      	bgt.n	800c3c6 <_strtod_l+0x756>
 800c34a:	fa01 f303 	lsl.w	r3, r1, r3
 800c34e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c350:	2300      	movs	r3, #0
 800c352:	9310      	str	r3, [sp, #64]	@ 0x40
 800c354:	18bd      	adds	r5, r7, r2
 800c356:	9b08      	ldr	r3, [sp, #32]
 800c358:	42af      	cmp	r7, r5
 800c35a:	4416      	add	r6, r2
 800c35c:	441e      	add	r6, r3
 800c35e:	463b      	mov	r3, r7
 800c360:	bfa8      	it	ge
 800c362:	462b      	movge	r3, r5
 800c364:	42b3      	cmp	r3, r6
 800c366:	bfa8      	it	ge
 800c368:	4633      	movge	r3, r6
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	bfc2      	ittt	gt
 800c36e:	1aed      	subgt	r5, r5, r3
 800c370:	1af6      	subgt	r6, r6, r3
 800c372:	1aff      	subgt	r7, r7, r3
 800c374:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c376:	2b00      	cmp	r3, #0
 800c378:	dd16      	ble.n	800c3a8 <_strtod_l+0x738>
 800c37a:	4641      	mov	r1, r8
 800c37c:	9805      	ldr	r0, [sp, #20]
 800c37e:	461a      	mov	r2, r3
 800c380:	f7ff f9a4 	bl	800b6cc <__pow5mult>
 800c384:	4680      	mov	r8, r0
 800c386:	2800      	cmp	r0, #0
 800c388:	d0ba      	beq.n	800c300 <_strtod_l+0x690>
 800c38a:	4601      	mov	r1, r0
 800c38c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c38e:	9805      	ldr	r0, [sp, #20]
 800c390:	f7ff f8fa 	bl	800b588 <__multiply>
 800c394:	900a      	str	r0, [sp, #40]	@ 0x28
 800c396:	2800      	cmp	r0, #0
 800c398:	f43f ae8d 	beq.w	800c0b6 <_strtod_l+0x446>
 800c39c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c39e:	9805      	ldr	r0, [sp, #20]
 800c3a0:	f7fe ffde 	bl	800b360 <_Bfree>
 800c3a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c3a6:	931a      	str	r3, [sp, #104]	@ 0x68
 800c3a8:	2d00      	cmp	r5, #0
 800c3aa:	dc1d      	bgt.n	800c3e8 <_strtod_l+0x778>
 800c3ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	dd23      	ble.n	800c3fa <_strtod_l+0x78a>
 800c3b2:	4649      	mov	r1, r9
 800c3b4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c3b6:	9805      	ldr	r0, [sp, #20]
 800c3b8:	f7ff f988 	bl	800b6cc <__pow5mult>
 800c3bc:	4681      	mov	r9, r0
 800c3be:	b9e0      	cbnz	r0, 800c3fa <_strtod_l+0x78a>
 800c3c0:	f04f 0900 	mov.w	r9, #0
 800c3c4:	e677      	b.n	800c0b6 <_strtod_l+0x446>
 800c3c6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c3ca:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c3ce:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c3d2:	35e2      	adds	r5, #226	@ 0xe2
 800c3d4:	fa01 f305 	lsl.w	r3, r1, r5
 800c3d8:	9310      	str	r3, [sp, #64]	@ 0x40
 800c3da:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c3dc:	e7ba      	b.n	800c354 <_strtod_l+0x6e4>
 800c3de:	2300      	movs	r3, #0
 800c3e0:	9310      	str	r3, [sp, #64]	@ 0x40
 800c3e2:	2301      	movs	r3, #1
 800c3e4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c3e6:	e7b5      	b.n	800c354 <_strtod_l+0x6e4>
 800c3e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c3ea:	9805      	ldr	r0, [sp, #20]
 800c3ec:	462a      	mov	r2, r5
 800c3ee:	f7ff f9c7 	bl	800b780 <__lshift>
 800c3f2:	901a      	str	r0, [sp, #104]	@ 0x68
 800c3f4:	2800      	cmp	r0, #0
 800c3f6:	d1d9      	bne.n	800c3ac <_strtod_l+0x73c>
 800c3f8:	e65d      	b.n	800c0b6 <_strtod_l+0x446>
 800c3fa:	2e00      	cmp	r6, #0
 800c3fc:	dd07      	ble.n	800c40e <_strtod_l+0x79e>
 800c3fe:	4649      	mov	r1, r9
 800c400:	9805      	ldr	r0, [sp, #20]
 800c402:	4632      	mov	r2, r6
 800c404:	f7ff f9bc 	bl	800b780 <__lshift>
 800c408:	4681      	mov	r9, r0
 800c40a:	2800      	cmp	r0, #0
 800c40c:	d0d8      	beq.n	800c3c0 <_strtod_l+0x750>
 800c40e:	2f00      	cmp	r7, #0
 800c410:	dd08      	ble.n	800c424 <_strtod_l+0x7b4>
 800c412:	4641      	mov	r1, r8
 800c414:	9805      	ldr	r0, [sp, #20]
 800c416:	463a      	mov	r2, r7
 800c418:	f7ff f9b2 	bl	800b780 <__lshift>
 800c41c:	4680      	mov	r8, r0
 800c41e:	2800      	cmp	r0, #0
 800c420:	f43f ae49 	beq.w	800c0b6 <_strtod_l+0x446>
 800c424:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c426:	9805      	ldr	r0, [sp, #20]
 800c428:	464a      	mov	r2, r9
 800c42a:	f7ff fa31 	bl	800b890 <__mdiff>
 800c42e:	4604      	mov	r4, r0
 800c430:	2800      	cmp	r0, #0
 800c432:	f43f ae40 	beq.w	800c0b6 <_strtod_l+0x446>
 800c436:	68c3      	ldr	r3, [r0, #12]
 800c438:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c43a:	2300      	movs	r3, #0
 800c43c:	60c3      	str	r3, [r0, #12]
 800c43e:	4641      	mov	r1, r8
 800c440:	f7ff fa0a 	bl	800b858 <__mcmp>
 800c444:	2800      	cmp	r0, #0
 800c446:	da45      	bge.n	800c4d4 <_strtod_l+0x864>
 800c448:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c44a:	ea53 030a 	orrs.w	r3, r3, sl
 800c44e:	d16b      	bne.n	800c528 <_strtod_l+0x8b8>
 800c450:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c454:	2b00      	cmp	r3, #0
 800c456:	d167      	bne.n	800c528 <_strtod_l+0x8b8>
 800c458:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c45c:	0d1b      	lsrs	r3, r3, #20
 800c45e:	051b      	lsls	r3, r3, #20
 800c460:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c464:	d960      	bls.n	800c528 <_strtod_l+0x8b8>
 800c466:	6963      	ldr	r3, [r4, #20]
 800c468:	b913      	cbnz	r3, 800c470 <_strtod_l+0x800>
 800c46a:	6923      	ldr	r3, [r4, #16]
 800c46c:	2b01      	cmp	r3, #1
 800c46e:	dd5b      	ble.n	800c528 <_strtod_l+0x8b8>
 800c470:	4621      	mov	r1, r4
 800c472:	2201      	movs	r2, #1
 800c474:	9805      	ldr	r0, [sp, #20]
 800c476:	f7ff f983 	bl	800b780 <__lshift>
 800c47a:	4641      	mov	r1, r8
 800c47c:	4604      	mov	r4, r0
 800c47e:	f7ff f9eb 	bl	800b858 <__mcmp>
 800c482:	2800      	cmp	r0, #0
 800c484:	dd50      	ble.n	800c528 <_strtod_l+0x8b8>
 800c486:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c48a:	9a08      	ldr	r2, [sp, #32]
 800c48c:	0d1b      	lsrs	r3, r3, #20
 800c48e:	051b      	lsls	r3, r3, #20
 800c490:	2a00      	cmp	r2, #0
 800c492:	d06a      	beq.n	800c56a <_strtod_l+0x8fa>
 800c494:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c498:	d867      	bhi.n	800c56a <_strtod_l+0x8fa>
 800c49a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c49e:	f67f ae9d 	bls.w	800c1dc <_strtod_l+0x56c>
 800c4a2:	4b0a      	ldr	r3, [pc, #40]	@ (800c4cc <_strtod_l+0x85c>)
 800c4a4:	4650      	mov	r0, sl
 800c4a6:	4659      	mov	r1, fp
 800c4a8:	2200      	movs	r2, #0
 800c4aa:	f7f4 f8b5 	bl	8000618 <__aeabi_dmul>
 800c4ae:	4b08      	ldr	r3, [pc, #32]	@ (800c4d0 <_strtod_l+0x860>)
 800c4b0:	400b      	ands	r3, r1
 800c4b2:	4682      	mov	sl, r0
 800c4b4:	468b      	mov	fp, r1
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	f47f ae08 	bne.w	800c0cc <_strtod_l+0x45c>
 800c4bc:	9a05      	ldr	r2, [sp, #20]
 800c4be:	2322      	movs	r3, #34	@ 0x22
 800c4c0:	6013      	str	r3, [r2, #0]
 800c4c2:	e603      	b.n	800c0cc <_strtod_l+0x45c>
 800c4c4:	0800e980 	.word	0x0800e980
 800c4c8:	fffffc02 	.word	0xfffffc02
 800c4cc:	39500000 	.word	0x39500000
 800c4d0:	7ff00000 	.word	0x7ff00000
 800c4d4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800c4d8:	d165      	bne.n	800c5a6 <_strtod_l+0x936>
 800c4da:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c4dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c4e0:	b35a      	cbz	r2, 800c53a <_strtod_l+0x8ca>
 800c4e2:	4a9f      	ldr	r2, [pc, #636]	@ (800c760 <_strtod_l+0xaf0>)
 800c4e4:	4293      	cmp	r3, r2
 800c4e6:	d12b      	bne.n	800c540 <_strtod_l+0x8d0>
 800c4e8:	9b08      	ldr	r3, [sp, #32]
 800c4ea:	4651      	mov	r1, sl
 800c4ec:	b303      	cbz	r3, 800c530 <_strtod_l+0x8c0>
 800c4ee:	4b9d      	ldr	r3, [pc, #628]	@ (800c764 <_strtod_l+0xaf4>)
 800c4f0:	465a      	mov	r2, fp
 800c4f2:	4013      	ands	r3, r2
 800c4f4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c4f8:	f04f 32ff 	mov.w	r2, #4294967295
 800c4fc:	d81b      	bhi.n	800c536 <_strtod_l+0x8c6>
 800c4fe:	0d1b      	lsrs	r3, r3, #20
 800c500:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c504:	fa02 f303 	lsl.w	r3, r2, r3
 800c508:	4299      	cmp	r1, r3
 800c50a:	d119      	bne.n	800c540 <_strtod_l+0x8d0>
 800c50c:	4b96      	ldr	r3, [pc, #600]	@ (800c768 <_strtod_l+0xaf8>)
 800c50e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c510:	429a      	cmp	r2, r3
 800c512:	d102      	bne.n	800c51a <_strtod_l+0x8aa>
 800c514:	3101      	adds	r1, #1
 800c516:	f43f adce 	beq.w	800c0b6 <_strtod_l+0x446>
 800c51a:	4b92      	ldr	r3, [pc, #584]	@ (800c764 <_strtod_l+0xaf4>)
 800c51c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c51e:	401a      	ands	r2, r3
 800c520:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c524:	f04f 0a00 	mov.w	sl, #0
 800c528:	9b08      	ldr	r3, [sp, #32]
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d1b9      	bne.n	800c4a2 <_strtod_l+0x832>
 800c52e:	e5cd      	b.n	800c0cc <_strtod_l+0x45c>
 800c530:	f04f 33ff 	mov.w	r3, #4294967295
 800c534:	e7e8      	b.n	800c508 <_strtod_l+0x898>
 800c536:	4613      	mov	r3, r2
 800c538:	e7e6      	b.n	800c508 <_strtod_l+0x898>
 800c53a:	ea53 030a 	orrs.w	r3, r3, sl
 800c53e:	d0a2      	beq.n	800c486 <_strtod_l+0x816>
 800c540:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c542:	b1db      	cbz	r3, 800c57c <_strtod_l+0x90c>
 800c544:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c546:	4213      	tst	r3, r2
 800c548:	d0ee      	beq.n	800c528 <_strtod_l+0x8b8>
 800c54a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c54c:	9a08      	ldr	r2, [sp, #32]
 800c54e:	4650      	mov	r0, sl
 800c550:	4659      	mov	r1, fp
 800c552:	b1bb      	cbz	r3, 800c584 <_strtod_l+0x914>
 800c554:	f7ff fb6e 	bl	800bc34 <sulp>
 800c558:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c55c:	ec53 2b10 	vmov	r2, r3, d0
 800c560:	f7f3 fea4 	bl	80002ac <__adddf3>
 800c564:	4682      	mov	sl, r0
 800c566:	468b      	mov	fp, r1
 800c568:	e7de      	b.n	800c528 <_strtod_l+0x8b8>
 800c56a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c56e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c572:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c576:	f04f 3aff 	mov.w	sl, #4294967295
 800c57a:	e7d5      	b.n	800c528 <_strtod_l+0x8b8>
 800c57c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c57e:	ea13 0f0a 	tst.w	r3, sl
 800c582:	e7e1      	b.n	800c548 <_strtod_l+0x8d8>
 800c584:	f7ff fb56 	bl	800bc34 <sulp>
 800c588:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c58c:	ec53 2b10 	vmov	r2, r3, d0
 800c590:	f7f3 fe8a 	bl	80002a8 <__aeabi_dsub>
 800c594:	2200      	movs	r2, #0
 800c596:	2300      	movs	r3, #0
 800c598:	4682      	mov	sl, r0
 800c59a:	468b      	mov	fp, r1
 800c59c:	f7f4 faa4 	bl	8000ae8 <__aeabi_dcmpeq>
 800c5a0:	2800      	cmp	r0, #0
 800c5a2:	d0c1      	beq.n	800c528 <_strtod_l+0x8b8>
 800c5a4:	e61a      	b.n	800c1dc <_strtod_l+0x56c>
 800c5a6:	4641      	mov	r1, r8
 800c5a8:	4620      	mov	r0, r4
 800c5aa:	f7ff facd 	bl	800bb48 <__ratio>
 800c5ae:	ec57 6b10 	vmov	r6, r7, d0
 800c5b2:	2200      	movs	r2, #0
 800c5b4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c5b8:	4630      	mov	r0, r6
 800c5ba:	4639      	mov	r1, r7
 800c5bc:	f7f4 faa8 	bl	8000b10 <__aeabi_dcmple>
 800c5c0:	2800      	cmp	r0, #0
 800c5c2:	d06f      	beq.n	800c6a4 <_strtod_l+0xa34>
 800c5c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d17a      	bne.n	800c6c0 <_strtod_l+0xa50>
 800c5ca:	f1ba 0f00 	cmp.w	sl, #0
 800c5ce:	d158      	bne.n	800c682 <_strtod_l+0xa12>
 800c5d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c5d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d15a      	bne.n	800c690 <_strtod_l+0xa20>
 800c5da:	4b64      	ldr	r3, [pc, #400]	@ (800c76c <_strtod_l+0xafc>)
 800c5dc:	2200      	movs	r2, #0
 800c5de:	4630      	mov	r0, r6
 800c5e0:	4639      	mov	r1, r7
 800c5e2:	f7f4 fa8b 	bl	8000afc <__aeabi_dcmplt>
 800c5e6:	2800      	cmp	r0, #0
 800c5e8:	d159      	bne.n	800c69e <_strtod_l+0xa2e>
 800c5ea:	4630      	mov	r0, r6
 800c5ec:	4639      	mov	r1, r7
 800c5ee:	4b60      	ldr	r3, [pc, #384]	@ (800c770 <_strtod_l+0xb00>)
 800c5f0:	2200      	movs	r2, #0
 800c5f2:	f7f4 f811 	bl	8000618 <__aeabi_dmul>
 800c5f6:	4606      	mov	r6, r0
 800c5f8:	460f      	mov	r7, r1
 800c5fa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c5fe:	9606      	str	r6, [sp, #24]
 800c600:	9307      	str	r3, [sp, #28]
 800c602:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c606:	4d57      	ldr	r5, [pc, #348]	@ (800c764 <_strtod_l+0xaf4>)
 800c608:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c60c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c60e:	401d      	ands	r5, r3
 800c610:	4b58      	ldr	r3, [pc, #352]	@ (800c774 <_strtod_l+0xb04>)
 800c612:	429d      	cmp	r5, r3
 800c614:	f040 80b2 	bne.w	800c77c <_strtod_l+0xb0c>
 800c618:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c61a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c61e:	ec4b ab10 	vmov	d0, sl, fp
 800c622:	f7ff f9c9 	bl	800b9b8 <__ulp>
 800c626:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c62a:	ec51 0b10 	vmov	r0, r1, d0
 800c62e:	f7f3 fff3 	bl	8000618 <__aeabi_dmul>
 800c632:	4652      	mov	r2, sl
 800c634:	465b      	mov	r3, fp
 800c636:	f7f3 fe39 	bl	80002ac <__adddf3>
 800c63a:	460b      	mov	r3, r1
 800c63c:	4949      	ldr	r1, [pc, #292]	@ (800c764 <_strtod_l+0xaf4>)
 800c63e:	4a4e      	ldr	r2, [pc, #312]	@ (800c778 <_strtod_l+0xb08>)
 800c640:	4019      	ands	r1, r3
 800c642:	4291      	cmp	r1, r2
 800c644:	4682      	mov	sl, r0
 800c646:	d942      	bls.n	800c6ce <_strtod_l+0xa5e>
 800c648:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c64a:	4b47      	ldr	r3, [pc, #284]	@ (800c768 <_strtod_l+0xaf8>)
 800c64c:	429a      	cmp	r2, r3
 800c64e:	d103      	bne.n	800c658 <_strtod_l+0x9e8>
 800c650:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c652:	3301      	adds	r3, #1
 800c654:	f43f ad2f 	beq.w	800c0b6 <_strtod_l+0x446>
 800c658:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800c768 <_strtod_l+0xaf8>
 800c65c:	f04f 3aff 	mov.w	sl, #4294967295
 800c660:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c662:	9805      	ldr	r0, [sp, #20]
 800c664:	f7fe fe7c 	bl	800b360 <_Bfree>
 800c668:	9805      	ldr	r0, [sp, #20]
 800c66a:	4649      	mov	r1, r9
 800c66c:	f7fe fe78 	bl	800b360 <_Bfree>
 800c670:	9805      	ldr	r0, [sp, #20]
 800c672:	4641      	mov	r1, r8
 800c674:	f7fe fe74 	bl	800b360 <_Bfree>
 800c678:	9805      	ldr	r0, [sp, #20]
 800c67a:	4621      	mov	r1, r4
 800c67c:	f7fe fe70 	bl	800b360 <_Bfree>
 800c680:	e619      	b.n	800c2b6 <_strtod_l+0x646>
 800c682:	f1ba 0f01 	cmp.w	sl, #1
 800c686:	d103      	bne.n	800c690 <_strtod_l+0xa20>
 800c688:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	f43f ada6 	beq.w	800c1dc <_strtod_l+0x56c>
 800c690:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800c740 <_strtod_l+0xad0>
 800c694:	4f35      	ldr	r7, [pc, #212]	@ (800c76c <_strtod_l+0xafc>)
 800c696:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c69a:	2600      	movs	r6, #0
 800c69c:	e7b1      	b.n	800c602 <_strtod_l+0x992>
 800c69e:	4f34      	ldr	r7, [pc, #208]	@ (800c770 <_strtod_l+0xb00>)
 800c6a0:	2600      	movs	r6, #0
 800c6a2:	e7aa      	b.n	800c5fa <_strtod_l+0x98a>
 800c6a4:	4b32      	ldr	r3, [pc, #200]	@ (800c770 <_strtod_l+0xb00>)
 800c6a6:	4630      	mov	r0, r6
 800c6a8:	4639      	mov	r1, r7
 800c6aa:	2200      	movs	r2, #0
 800c6ac:	f7f3 ffb4 	bl	8000618 <__aeabi_dmul>
 800c6b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c6b2:	4606      	mov	r6, r0
 800c6b4:	460f      	mov	r7, r1
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d09f      	beq.n	800c5fa <_strtod_l+0x98a>
 800c6ba:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c6be:	e7a0      	b.n	800c602 <_strtod_l+0x992>
 800c6c0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800c748 <_strtod_l+0xad8>
 800c6c4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c6c8:	ec57 6b17 	vmov	r6, r7, d7
 800c6cc:	e799      	b.n	800c602 <_strtod_l+0x992>
 800c6ce:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c6d2:	9b08      	ldr	r3, [sp, #32]
 800c6d4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d1c1      	bne.n	800c660 <_strtod_l+0x9f0>
 800c6dc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c6e0:	0d1b      	lsrs	r3, r3, #20
 800c6e2:	051b      	lsls	r3, r3, #20
 800c6e4:	429d      	cmp	r5, r3
 800c6e6:	d1bb      	bne.n	800c660 <_strtod_l+0x9f0>
 800c6e8:	4630      	mov	r0, r6
 800c6ea:	4639      	mov	r1, r7
 800c6ec:	f7f4 fb44 	bl	8000d78 <__aeabi_d2lz>
 800c6f0:	f7f3 ff64 	bl	80005bc <__aeabi_l2d>
 800c6f4:	4602      	mov	r2, r0
 800c6f6:	460b      	mov	r3, r1
 800c6f8:	4630      	mov	r0, r6
 800c6fa:	4639      	mov	r1, r7
 800c6fc:	f7f3 fdd4 	bl	80002a8 <__aeabi_dsub>
 800c700:	460b      	mov	r3, r1
 800c702:	4602      	mov	r2, r0
 800c704:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c708:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c70c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c70e:	ea46 060a 	orr.w	r6, r6, sl
 800c712:	431e      	orrs	r6, r3
 800c714:	d06f      	beq.n	800c7f6 <_strtod_l+0xb86>
 800c716:	a30e      	add	r3, pc, #56	@ (adr r3, 800c750 <_strtod_l+0xae0>)
 800c718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c71c:	f7f4 f9ee 	bl	8000afc <__aeabi_dcmplt>
 800c720:	2800      	cmp	r0, #0
 800c722:	f47f acd3 	bne.w	800c0cc <_strtod_l+0x45c>
 800c726:	a30c      	add	r3, pc, #48	@ (adr r3, 800c758 <_strtod_l+0xae8>)
 800c728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c72c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c730:	f7f4 fa02 	bl	8000b38 <__aeabi_dcmpgt>
 800c734:	2800      	cmp	r0, #0
 800c736:	d093      	beq.n	800c660 <_strtod_l+0x9f0>
 800c738:	e4c8      	b.n	800c0cc <_strtod_l+0x45c>
 800c73a:	bf00      	nop
 800c73c:	f3af 8000 	nop.w
 800c740:	00000000 	.word	0x00000000
 800c744:	bff00000 	.word	0xbff00000
 800c748:	00000000 	.word	0x00000000
 800c74c:	3ff00000 	.word	0x3ff00000
 800c750:	94a03595 	.word	0x94a03595
 800c754:	3fdfffff 	.word	0x3fdfffff
 800c758:	35afe535 	.word	0x35afe535
 800c75c:	3fe00000 	.word	0x3fe00000
 800c760:	000fffff 	.word	0x000fffff
 800c764:	7ff00000 	.word	0x7ff00000
 800c768:	7fefffff 	.word	0x7fefffff
 800c76c:	3ff00000 	.word	0x3ff00000
 800c770:	3fe00000 	.word	0x3fe00000
 800c774:	7fe00000 	.word	0x7fe00000
 800c778:	7c9fffff 	.word	0x7c9fffff
 800c77c:	9b08      	ldr	r3, [sp, #32]
 800c77e:	b323      	cbz	r3, 800c7ca <_strtod_l+0xb5a>
 800c780:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800c784:	d821      	bhi.n	800c7ca <_strtod_l+0xb5a>
 800c786:	a328      	add	r3, pc, #160	@ (adr r3, 800c828 <_strtod_l+0xbb8>)
 800c788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c78c:	4630      	mov	r0, r6
 800c78e:	4639      	mov	r1, r7
 800c790:	f7f4 f9be 	bl	8000b10 <__aeabi_dcmple>
 800c794:	b1a0      	cbz	r0, 800c7c0 <_strtod_l+0xb50>
 800c796:	4639      	mov	r1, r7
 800c798:	4630      	mov	r0, r6
 800c79a:	f7f4 fa15 	bl	8000bc8 <__aeabi_d2uiz>
 800c79e:	2801      	cmp	r0, #1
 800c7a0:	bf38      	it	cc
 800c7a2:	2001      	movcc	r0, #1
 800c7a4:	f7f3 febe 	bl	8000524 <__aeabi_ui2d>
 800c7a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c7aa:	4606      	mov	r6, r0
 800c7ac:	460f      	mov	r7, r1
 800c7ae:	b9fb      	cbnz	r3, 800c7f0 <_strtod_l+0xb80>
 800c7b0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c7b4:	9014      	str	r0, [sp, #80]	@ 0x50
 800c7b6:	9315      	str	r3, [sp, #84]	@ 0x54
 800c7b8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800c7bc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c7c0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c7c2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800c7c6:	1b5b      	subs	r3, r3, r5
 800c7c8:	9311      	str	r3, [sp, #68]	@ 0x44
 800c7ca:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c7ce:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800c7d2:	f7ff f8f1 	bl	800b9b8 <__ulp>
 800c7d6:	4650      	mov	r0, sl
 800c7d8:	ec53 2b10 	vmov	r2, r3, d0
 800c7dc:	4659      	mov	r1, fp
 800c7de:	f7f3 ff1b 	bl	8000618 <__aeabi_dmul>
 800c7e2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c7e6:	f7f3 fd61 	bl	80002ac <__adddf3>
 800c7ea:	4682      	mov	sl, r0
 800c7ec:	468b      	mov	fp, r1
 800c7ee:	e770      	b.n	800c6d2 <_strtod_l+0xa62>
 800c7f0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800c7f4:	e7e0      	b.n	800c7b8 <_strtod_l+0xb48>
 800c7f6:	a30e      	add	r3, pc, #56	@ (adr r3, 800c830 <_strtod_l+0xbc0>)
 800c7f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7fc:	f7f4 f97e 	bl	8000afc <__aeabi_dcmplt>
 800c800:	e798      	b.n	800c734 <_strtod_l+0xac4>
 800c802:	2300      	movs	r3, #0
 800c804:	930e      	str	r3, [sp, #56]	@ 0x38
 800c806:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c808:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c80a:	6013      	str	r3, [r2, #0]
 800c80c:	f7ff ba6d 	b.w	800bcea <_strtod_l+0x7a>
 800c810:	2a65      	cmp	r2, #101	@ 0x65
 800c812:	f43f ab68 	beq.w	800bee6 <_strtod_l+0x276>
 800c816:	2a45      	cmp	r2, #69	@ 0x45
 800c818:	f43f ab65 	beq.w	800bee6 <_strtod_l+0x276>
 800c81c:	2301      	movs	r3, #1
 800c81e:	f7ff bba0 	b.w	800bf62 <_strtod_l+0x2f2>
 800c822:	bf00      	nop
 800c824:	f3af 8000 	nop.w
 800c828:	ffc00000 	.word	0xffc00000
 800c82c:	41dfffff 	.word	0x41dfffff
 800c830:	94a03595 	.word	0x94a03595
 800c834:	3fcfffff 	.word	0x3fcfffff

0800c838 <_strtod_r>:
 800c838:	4b01      	ldr	r3, [pc, #4]	@ (800c840 <_strtod_r+0x8>)
 800c83a:	f7ff ba19 	b.w	800bc70 <_strtod_l>
 800c83e:	bf00      	nop
 800c840:	20000108 	.word	0x20000108

0800c844 <_strtol_l.isra.0>:
 800c844:	2b24      	cmp	r3, #36	@ 0x24
 800c846:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c84a:	4686      	mov	lr, r0
 800c84c:	4690      	mov	r8, r2
 800c84e:	d801      	bhi.n	800c854 <_strtol_l.isra.0+0x10>
 800c850:	2b01      	cmp	r3, #1
 800c852:	d106      	bne.n	800c862 <_strtol_l.isra.0+0x1e>
 800c854:	f7fd fd2c 	bl	800a2b0 <__errno>
 800c858:	2316      	movs	r3, #22
 800c85a:	6003      	str	r3, [r0, #0]
 800c85c:	2000      	movs	r0, #0
 800c85e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c862:	4834      	ldr	r0, [pc, #208]	@ (800c934 <_strtol_l.isra.0+0xf0>)
 800c864:	460d      	mov	r5, r1
 800c866:	462a      	mov	r2, r5
 800c868:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c86c:	5d06      	ldrb	r6, [r0, r4]
 800c86e:	f016 0608 	ands.w	r6, r6, #8
 800c872:	d1f8      	bne.n	800c866 <_strtol_l.isra.0+0x22>
 800c874:	2c2d      	cmp	r4, #45	@ 0x2d
 800c876:	d110      	bne.n	800c89a <_strtol_l.isra.0+0x56>
 800c878:	782c      	ldrb	r4, [r5, #0]
 800c87a:	2601      	movs	r6, #1
 800c87c:	1c95      	adds	r5, r2, #2
 800c87e:	f033 0210 	bics.w	r2, r3, #16
 800c882:	d115      	bne.n	800c8b0 <_strtol_l.isra.0+0x6c>
 800c884:	2c30      	cmp	r4, #48	@ 0x30
 800c886:	d10d      	bne.n	800c8a4 <_strtol_l.isra.0+0x60>
 800c888:	782a      	ldrb	r2, [r5, #0]
 800c88a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c88e:	2a58      	cmp	r2, #88	@ 0x58
 800c890:	d108      	bne.n	800c8a4 <_strtol_l.isra.0+0x60>
 800c892:	786c      	ldrb	r4, [r5, #1]
 800c894:	3502      	adds	r5, #2
 800c896:	2310      	movs	r3, #16
 800c898:	e00a      	b.n	800c8b0 <_strtol_l.isra.0+0x6c>
 800c89a:	2c2b      	cmp	r4, #43	@ 0x2b
 800c89c:	bf04      	itt	eq
 800c89e:	782c      	ldrbeq	r4, [r5, #0]
 800c8a0:	1c95      	addeq	r5, r2, #2
 800c8a2:	e7ec      	b.n	800c87e <_strtol_l.isra.0+0x3a>
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d1f6      	bne.n	800c896 <_strtol_l.isra.0+0x52>
 800c8a8:	2c30      	cmp	r4, #48	@ 0x30
 800c8aa:	bf14      	ite	ne
 800c8ac:	230a      	movne	r3, #10
 800c8ae:	2308      	moveq	r3, #8
 800c8b0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c8b4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c8b8:	2200      	movs	r2, #0
 800c8ba:	fbbc f9f3 	udiv	r9, ip, r3
 800c8be:	4610      	mov	r0, r2
 800c8c0:	fb03 ca19 	mls	sl, r3, r9, ip
 800c8c4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c8c8:	2f09      	cmp	r7, #9
 800c8ca:	d80f      	bhi.n	800c8ec <_strtol_l.isra.0+0xa8>
 800c8cc:	463c      	mov	r4, r7
 800c8ce:	42a3      	cmp	r3, r4
 800c8d0:	dd1b      	ble.n	800c90a <_strtol_l.isra.0+0xc6>
 800c8d2:	1c57      	adds	r7, r2, #1
 800c8d4:	d007      	beq.n	800c8e6 <_strtol_l.isra.0+0xa2>
 800c8d6:	4581      	cmp	r9, r0
 800c8d8:	d314      	bcc.n	800c904 <_strtol_l.isra.0+0xc0>
 800c8da:	d101      	bne.n	800c8e0 <_strtol_l.isra.0+0x9c>
 800c8dc:	45a2      	cmp	sl, r4
 800c8de:	db11      	blt.n	800c904 <_strtol_l.isra.0+0xc0>
 800c8e0:	fb00 4003 	mla	r0, r0, r3, r4
 800c8e4:	2201      	movs	r2, #1
 800c8e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c8ea:	e7eb      	b.n	800c8c4 <_strtol_l.isra.0+0x80>
 800c8ec:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c8f0:	2f19      	cmp	r7, #25
 800c8f2:	d801      	bhi.n	800c8f8 <_strtol_l.isra.0+0xb4>
 800c8f4:	3c37      	subs	r4, #55	@ 0x37
 800c8f6:	e7ea      	b.n	800c8ce <_strtol_l.isra.0+0x8a>
 800c8f8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c8fc:	2f19      	cmp	r7, #25
 800c8fe:	d804      	bhi.n	800c90a <_strtol_l.isra.0+0xc6>
 800c900:	3c57      	subs	r4, #87	@ 0x57
 800c902:	e7e4      	b.n	800c8ce <_strtol_l.isra.0+0x8a>
 800c904:	f04f 32ff 	mov.w	r2, #4294967295
 800c908:	e7ed      	b.n	800c8e6 <_strtol_l.isra.0+0xa2>
 800c90a:	1c53      	adds	r3, r2, #1
 800c90c:	d108      	bne.n	800c920 <_strtol_l.isra.0+0xdc>
 800c90e:	2322      	movs	r3, #34	@ 0x22
 800c910:	f8ce 3000 	str.w	r3, [lr]
 800c914:	4660      	mov	r0, ip
 800c916:	f1b8 0f00 	cmp.w	r8, #0
 800c91a:	d0a0      	beq.n	800c85e <_strtol_l.isra.0+0x1a>
 800c91c:	1e69      	subs	r1, r5, #1
 800c91e:	e006      	b.n	800c92e <_strtol_l.isra.0+0xea>
 800c920:	b106      	cbz	r6, 800c924 <_strtol_l.isra.0+0xe0>
 800c922:	4240      	negs	r0, r0
 800c924:	f1b8 0f00 	cmp.w	r8, #0
 800c928:	d099      	beq.n	800c85e <_strtol_l.isra.0+0x1a>
 800c92a:	2a00      	cmp	r2, #0
 800c92c:	d1f6      	bne.n	800c91c <_strtol_l.isra.0+0xd8>
 800c92e:	f8c8 1000 	str.w	r1, [r8]
 800c932:	e794      	b.n	800c85e <_strtol_l.isra.0+0x1a>
 800c934:	0800e9a9 	.word	0x0800e9a9

0800c938 <_strtol_r>:
 800c938:	f7ff bf84 	b.w	800c844 <_strtol_l.isra.0>

0800c93c <_strtoul_l.isra.0>:
 800c93c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c940:	4e34      	ldr	r6, [pc, #208]	@ (800ca14 <_strtoul_l.isra.0+0xd8>)
 800c942:	4686      	mov	lr, r0
 800c944:	460d      	mov	r5, r1
 800c946:	4628      	mov	r0, r5
 800c948:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c94c:	5d37      	ldrb	r7, [r6, r4]
 800c94e:	f017 0708 	ands.w	r7, r7, #8
 800c952:	d1f8      	bne.n	800c946 <_strtoul_l.isra.0+0xa>
 800c954:	2c2d      	cmp	r4, #45	@ 0x2d
 800c956:	d110      	bne.n	800c97a <_strtoul_l.isra.0+0x3e>
 800c958:	782c      	ldrb	r4, [r5, #0]
 800c95a:	2701      	movs	r7, #1
 800c95c:	1c85      	adds	r5, r0, #2
 800c95e:	f033 0010 	bics.w	r0, r3, #16
 800c962:	d115      	bne.n	800c990 <_strtoul_l.isra.0+0x54>
 800c964:	2c30      	cmp	r4, #48	@ 0x30
 800c966:	d10d      	bne.n	800c984 <_strtoul_l.isra.0+0x48>
 800c968:	7828      	ldrb	r0, [r5, #0]
 800c96a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800c96e:	2858      	cmp	r0, #88	@ 0x58
 800c970:	d108      	bne.n	800c984 <_strtoul_l.isra.0+0x48>
 800c972:	786c      	ldrb	r4, [r5, #1]
 800c974:	3502      	adds	r5, #2
 800c976:	2310      	movs	r3, #16
 800c978:	e00a      	b.n	800c990 <_strtoul_l.isra.0+0x54>
 800c97a:	2c2b      	cmp	r4, #43	@ 0x2b
 800c97c:	bf04      	itt	eq
 800c97e:	782c      	ldrbeq	r4, [r5, #0]
 800c980:	1c85      	addeq	r5, r0, #2
 800c982:	e7ec      	b.n	800c95e <_strtoul_l.isra.0+0x22>
 800c984:	2b00      	cmp	r3, #0
 800c986:	d1f6      	bne.n	800c976 <_strtoul_l.isra.0+0x3a>
 800c988:	2c30      	cmp	r4, #48	@ 0x30
 800c98a:	bf14      	ite	ne
 800c98c:	230a      	movne	r3, #10
 800c98e:	2308      	moveq	r3, #8
 800c990:	f04f 38ff 	mov.w	r8, #4294967295
 800c994:	2600      	movs	r6, #0
 800c996:	fbb8 f8f3 	udiv	r8, r8, r3
 800c99a:	fb03 f908 	mul.w	r9, r3, r8
 800c99e:	ea6f 0909 	mvn.w	r9, r9
 800c9a2:	4630      	mov	r0, r6
 800c9a4:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800c9a8:	f1bc 0f09 	cmp.w	ip, #9
 800c9ac:	d810      	bhi.n	800c9d0 <_strtoul_l.isra.0+0x94>
 800c9ae:	4664      	mov	r4, ip
 800c9b0:	42a3      	cmp	r3, r4
 800c9b2:	dd1e      	ble.n	800c9f2 <_strtoul_l.isra.0+0xb6>
 800c9b4:	f1b6 3fff 	cmp.w	r6, #4294967295
 800c9b8:	d007      	beq.n	800c9ca <_strtoul_l.isra.0+0x8e>
 800c9ba:	4580      	cmp	r8, r0
 800c9bc:	d316      	bcc.n	800c9ec <_strtoul_l.isra.0+0xb0>
 800c9be:	d101      	bne.n	800c9c4 <_strtoul_l.isra.0+0x88>
 800c9c0:	45a1      	cmp	r9, r4
 800c9c2:	db13      	blt.n	800c9ec <_strtoul_l.isra.0+0xb0>
 800c9c4:	fb00 4003 	mla	r0, r0, r3, r4
 800c9c8:	2601      	movs	r6, #1
 800c9ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c9ce:	e7e9      	b.n	800c9a4 <_strtoul_l.isra.0+0x68>
 800c9d0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800c9d4:	f1bc 0f19 	cmp.w	ip, #25
 800c9d8:	d801      	bhi.n	800c9de <_strtoul_l.isra.0+0xa2>
 800c9da:	3c37      	subs	r4, #55	@ 0x37
 800c9dc:	e7e8      	b.n	800c9b0 <_strtoul_l.isra.0+0x74>
 800c9de:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800c9e2:	f1bc 0f19 	cmp.w	ip, #25
 800c9e6:	d804      	bhi.n	800c9f2 <_strtoul_l.isra.0+0xb6>
 800c9e8:	3c57      	subs	r4, #87	@ 0x57
 800c9ea:	e7e1      	b.n	800c9b0 <_strtoul_l.isra.0+0x74>
 800c9ec:	f04f 36ff 	mov.w	r6, #4294967295
 800c9f0:	e7eb      	b.n	800c9ca <_strtoul_l.isra.0+0x8e>
 800c9f2:	1c73      	adds	r3, r6, #1
 800c9f4:	d106      	bne.n	800ca04 <_strtoul_l.isra.0+0xc8>
 800c9f6:	2322      	movs	r3, #34	@ 0x22
 800c9f8:	f8ce 3000 	str.w	r3, [lr]
 800c9fc:	4630      	mov	r0, r6
 800c9fe:	b932      	cbnz	r2, 800ca0e <_strtoul_l.isra.0+0xd2>
 800ca00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca04:	b107      	cbz	r7, 800ca08 <_strtoul_l.isra.0+0xcc>
 800ca06:	4240      	negs	r0, r0
 800ca08:	2a00      	cmp	r2, #0
 800ca0a:	d0f9      	beq.n	800ca00 <_strtoul_l.isra.0+0xc4>
 800ca0c:	b106      	cbz	r6, 800ca10 <_strtoul_l.isra.0+0xd4>
 800ca0e:	1e69      	subs	r1, r5, #1
 800ca10:	6011      	str	r1, [r2, #0]
 800ca12:	e7f5      	b.n	800ca00 <_strtoul_l.isra.0+0xc4>
 800ca14:	0800e9a9 	.word	0x0800e9a9

0800ca18 <_strtoul_r>:
 800ca18:	f7ff bf90 	b.w	800c93c <_strtoul_l.isra.0>

0800ca1c <strtoul>:
 800ca1c:	4613      	mov	r3, r2
 800ca1e:	460a      	mov	r2, r1
 800ca20:	4601      	mov	r1, r0
 800ca22:	4802      	ldr	r0, [pc, #8]	@ (800ca2c <strtoul+0x10>)
 800ca24:	6800      	ldr	r0, [r0, #0]
 800ca26:	f7ff bf89 	b.w	800c93c <_strtoul_l.isra.0>
 800ca2a:	bf00      	nop
 800ca2c:	2000005c 	.word	0x2000005c

0800ca30 <__ssputs_r>:
 800ca30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca34:	688e      	ldr	r6, [r1, #8]
 800ca36:	461f      	mov	r7, r3
 800ca38:	42be      	cmp	r6, r7
 800ca3a:	680b      	ldr	r3, [r1, #0]
 800ca3c:	4682      	mov	sl, r0
 800ca3e:	460c      	mov	r4, r1
 800ca40:	4690      	mov	r8, r2
 800ca42:	d82d      	bhi.n	800caa0 <__ssputs_r+0x70>
 800ca44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ca48:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ca4c:	d026      	beq.n	800ca9c <__ssputs_r+0x6c>
 800ca4e:	6965      	ldr	r5, [r4, #20]
 800ca50:	6909      	ldr	r1, [r1, #16]
 800ca52:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ca56:	eba3 0901 	sub.w	r9, r3, r1
 800ca5a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ca5e:	1c7b      	adds	r3, r7, #1
 800ca60:	444b      	add	r3, r9
 800ca62:	106d      	asrs	r5, r5, #1
 800ca64:	429d      	cmp	r5, r3
 800ca66:	bf38      	it	cc
 800ca68:	461d      	movcc	r5, r3
 800ca6a:	0553      	lsls	r3, r2, #21
 800ca6c:	d527      	bpl.n	800cabe <__ssputs_r+0x8e>
 800ca6e:	4629      	mov	r1, r5
 800ca70:	f7fe fbaa 	bl	800b1c8 <_malloc_r>
 800ca74:	4606      	mov	r6, r0
 800ca76:	b360      	cbz	r0, 800cad2 <__ssputs_r+0xa2>
 800ca78:	6921      	ldr	r1, [r4, #16]
 800ca7a:	464a      	mov	r2, r9
 800ca7c:	f7fd fc4f 	bl	800a31e <memcpy>
 800ca80:	89a3      	ldrh	r3, [r4, #12]
 800ca82:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ca86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca8a:	81a3      	strh	r3, [r4, #12]
 800ca8c:	6126      	str	r6, [r4, #16]
 800ca8e:	6165      	str	r5, [r4, #20]
 800ca90:	444e      	add	r6, r9
 800ca92:	eba5 0509 	sub.w	r5, r5, r9
 800ca96:	6026      	str	r6, [r4, #0]
 800ca98:	60a5      	str	r5, [r4, #8]
 800ca9a:	463e      	mov	r6, r7
 800ca9c:	42be      	cmp	r6, r7
 800ca9e:	d900      	bls.n	800caa2 <__ssputs_r+0x72>
 800caa0:	463e      	mov	r6, r7
 800caa2:	6820      	ldr	r0, [r4, #0]
 800caa4:	4632      	mov	r2, r6
 800caa6:	4641      	mov	r1, r8
 800caa8:	f000 fba8 	bl	800d1fc <memmove>
 800caac:	68a3      	ldr	r3, [r4, #8]
 800caae:	1b9b      	subs	r3, r3, r6
 800cab0:	60a3      	str	r3, [r4, #8]
 800cab2:	6823      	ldr	r3, [r4, #0]
 800cab4:	4433      	add	r3, r6
 800cab6:	6023      	str	r3, [r4, #0]
 800cab8:	2000      	movs	r0, #0
 800caba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cabe:	462a      	mov	r2, r5
 800cac0:	f001 f821 	bl	800db06 <_realloc_r>
 800cac4:	4606      	mov	r6, r0
 800cac6:	2800      	cmp	r0, #0
 800cac8:	d1e0      	bne.n	800ca8c <__ssputs_r+0x5c>
 800caca:	6921      	ldr	r1, [r4, #16]
 800cacc:	4650      	mov	r0, sl
 800cace:	f7fe fabb 	bl	800b048 <_free_r>
 800cad2:	230c      	movs	r3, #12
 800cad4:	f8ca 3000 	str.w	r3, [sl]
 800cad8:	89a3      	ldrh	r3, [r4, #12]
 800cada:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cade:	81a3      	strh	r3, [r4, #12]
 800cae0:	f04f 30ff 	mov.w	r0, #4294967295
 800cae4:	e7e9      	b.n	800caba <__ssputs_r+0x8a>
	...

0800cae8 <_svfiprintf_r>:
 800cae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caec:	4698      	mov	r8, r3
 800caee:	898b      	ldrh	r3, [r1, #12]
 800caf0:	061b      	lsls	r3, r3, #24
 800caf2:	b09d      	sub	sp, #116	@ 0x74
 800caf4:	4607      	mov	r7, r0
 800caf6:	460d      	mov	r5, r1
 800caf8:	4614      	mov	r4, r2
 800cafa:	d510      	bpl.n	800cb1e <_svfiprintf_r+0x36>
 800cafc:	690b      	ldr	r3, [r1, #16]
 800cafe:	b973      	cbnz	r3, 800cb1e <_svfiprintf_r+0x36>
 800cb00:	2140      	movs	r1, #64	@ 0x40
 800cb02:	f7fe fb61 	bl	800b1c8 <_malloc_r>
 800cb06:	6028      	str	r0, [r5, #0]
 800cb08:	6128      	str	r0, [r5, #16]
 800cb0a:	b930      	cbnz	r0, 800cb1a <_svfiprintf_r+0x32>
 800cb0c:	230c      	movs	r3, #12
 800cb0e:	603b      	str	r3, [r7, #0]
 800cb10:	f04f 30ff 	mov.w	r0, #4294967295
 800cb14:	b01d      	add	sp, #116	@ 0x74
 800cb16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb1a:	2340      	movs	r3, #64	@ 0x40
 800cb1c:	616b      	str	r3, [r5, #20]
 800cb1e:	2300      	movs	r3, #0
 800cb20:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb22:	2320      	movs	r3, #32
 800cb24:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cb28:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb2c:	2330      	movs	r3, #48	@ 0x30
 800cb2e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800cccc <_svfiprintf_r+0x1e4>
 800cb32:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cb36:	f04f 0901 	mov.w	r9, #1
 800cb3a:	4623      	mov	r3, r4
 800cb3c:	469a      	mov	sl, r3
 800cb3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb42:	b10a      	cbz	r2, 800cb48 <_svfiprintf_r+0x60>
 800cb44:	2a25      	cmp	r2, #37	@ 0x25
 800cb46:	d1f9      	bne.n	800cb3c <_svfiprintf_r+0x54>
 800cb48:	ebba 0b04 	subs.w	fp, sl, r4
 800cb4c:	d00b      	beq.n	800cb66 <_svfiprintf_r+0x7e>
 800cb4e:	465b      	mov	r3, fp
 800cb50:	4622      	mov	r2, r4
 800cb52:	4629      	mov	r1, r5
 800cb54:	4638      	mov	r0, r7
 800cb56:	f7ff ff6b 	bl	800ca30 <__ssputs_r>
 800cb5a:	3001      	adds	r0, #1
 800cb5c:	f000 80a7 	beq.w	800ccae <_svfiprintf_r+0x1c6>
 800cb60:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cb62:	445a      	add	r2, fp
 800cb64:	9209      	str	r2, [sp, #36]	@ 0x24
 800cb66:	f89a 3000 	ldrb.w	r3, [sl]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	f000 809f 	beq.w	800ccae <_svfiprintf_r+0x1c6>
 800cb70:	2300      	movs	r3, #0
 800cb72:	f04f 32ff 	mov.w	r2, #4294967295
 800cb76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cb7a:	f10a 0a01 	add.w	sl, sl, #1
 800cb7e:	9304      	str	r3, [sp, #16]
 800cb80:	9307      	str	r3, [sp, #28]
 800cb82:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cb86:	931a      	str	r3, [sp, #104]	@ 0x68
 800cb88:	4654      	mov	r4, sl
 800cb8a:	2205      	movs	r2, #5
 800cb8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb90:	484e      	ldr	r0, [pc, #312]	@ (800cccc <_svfiprintf_r+0x1e4>)
 800cb92:	f7f3 fb2d 	bl	80001f0 <memchr>
 800cb96:	9a04      	ldr	r2, [sp, #16]
 800cb98:	b9d8      	cbnz	r0, 800cbd2 <_svfiprintf_r+0xea>
 800cb9a:	06d0      	lsls	r0, r2, #27
 800cb9c:	bf44      	itt	mi
 800cb9e:	2320      	movmi	r3, #32
 800cba0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cba4:	0711      	lsls	r1, r2, #28
 800cba6:	bf44      	itt	mi
 800cba8:	232b      	movmi	r3, #43	@ 0x2b
 800cbaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cbae:	f89a 3000 	ldrb.w	r3, [sl]
 800cbb2:	2b2a      	cmp	r3, #42	@ 0x2a
 800cbb4:	d015      	beq.n	800cbe2 <_svfiprintf_r+0xfa>
 800cbb6:	9a07      	ldr	r2, [sp, #28]
 800cbb8:	4654      	mov	r4, sl
 800cbba:	2000      	movs	r0, #0
 800cbbc:	f04f 0c0a 	mov.w	ip, #10
 800cbc0:	4621      	mov	r1, r4
 800cbc2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cbc6:	3b30      	subs	r3, #48	@ 0x30
 800cbc8:	2b09      	cmp	r3, #9
 800cbca:	d94b      	bls.n	800cc64 <_svfiprintf_r+0x17c>
 800cbcc:	b1b0      	cbz	r0, 800cbfc <_svfiprintf_r+0x114>
 800cbce:	9207      	str	r2, [sp, #28]
 800cbd0:	e014      	b.n	800cbfc <_svfiprintf_r+0x114>
 800cbd2:	eba0 0308 	sub.w	r3, r0, r8
 800cbd6:	fa09 f303 	lsl.w	r3, r9, r3
 800cbda:	4313      	orrs	r3, r2
 800cbdc:	9304      	str	r3, [sp, #16]
 800cbde:	46a2      	mov	sl, r4
 800cbe0:	e7d2      	b.n	800cb88 <_svfiprintf_r+0xa0>
 800cbe2:	9b03      	ldr	r3, [sp, #12]
 800cbe4:	1d19      	adds	r1, r3, #4
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	9103      	str	r1, [sp, #12]
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	bfbb      	ittet	lt
 800cbee:	425b      	neglt	r3, r3
 800cbf0:	f042 0202 	orrlt.w	r2, r2, #2
 800cbf4:	9307      	strge	r3, [sp, #28]
 800cbf6:	9307      	strlt	r3, [sp, #28]
 800cbf8:	bfb8      	it	lt
 800cbfa:	9204      	strlt	r2, [sp, #16]
 800cbfc:	7823      	ldrb	r3, [r4, #0]
 800cbfe:	2b2e      	cmp	r3, #46	@ 0x2e
 800cc00:	d10a      	bne.n	800cc18 <_svfiprintf_r+0x130>
 800cc02:	7863      	ldrb	r3, [r4, #1]
 800cc04:	2b2a      	cmp	r3, #42	@ 0x2a
 800cc06:	d132      	bne.n	800cc6e <_svfiprintf_r+0x186>
 800cc08:	9b03      	ldr	r3, [sp, #12]
 800cc0a:	1d1a      	adds	r2, r3, #4
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	9203      	str	r2, [sp, #12]
 800cc10:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cc14:	3402      	adds	r4, #2
 800cc16:	9305      	str	r3, [sp, #20]
 800cc18:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ccdc <_svfiprintf_r+0x1f4>
 800cc1c:	7821      	ldrb	r1, [r4, #0]
 800cc1e:	2203      	movs	r2, #3
 800cc20:	4650      	mov	r0, sl
 800cc22:	f7f3 fae5 	bl	80001f0 <memchr>
 800cc26:	b138      	cbz	r0, 800cc38 <_svfiprintf_r+0x150>
 800cc28:	9b04      	ldr	r3, [sp, #16]
 800cc2a:	eba0 000a 	sub.w	r0, r0, sl
 800cc2e:	2240      	movs	r2, #64	@ 0x40
 800cc30:	4082      	lsls	r2, r0
 800cc32:	4313      	orrs	r3, r2
 800cc34:	3401      	adds	r4, #1
 800cc36:	9304      	str	r3, [sp, #16]
 800cc38:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc3c:	4824      	ldr	r0, [pc, #144]	@ (800ccd0 <_svfiprintf_r+0x1e8>)
 800cc3e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cc42:	2206      	movs	r2, #6
 800cc44:	f7f3 fad4 	bl	80001f0 <memchr>
 800cc48:	2800      	cmp	r0, #0
 800cc4a:	d036      	beq.n	800ccba <_svfiprintf_r+0x1d2>
 800cc4c:	4b21      	ldr	r3, [pc, #132]	@ (800ccd4 <_svfiprintf_r+0x1ec>)
 800cc4e:	bb1b      	cbnz	r3, 800cc98 <_svfiprintf_r+0x1b0>
 800cc50:	9b03      	ldr	r3, [sp, #12]
 800cc52:	3307      	adds	r3, #7
 800cc54:	f023 0307 	bic.w	r3, r3, #7
 800cc58:	3308      	adds	r3, #8
 800cc5a:	9303      	str	r3, [sp, #12]
 800cc5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc5e:	4433      	add	r3, r6
 800cc60:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc62:	e76a      	b.n	800cb3a <_svfiprintf_r+0x52>
 800cc64:	fb0c 3202 	mla	r2, ip, r2, r3
 800cc68:	460c      	mov	r4, r1
 800cc6a:	2001      	movs	r0, #1
 800cc6c:	e7a8      	b.n	800cbc0 <_svfiprintf_r+0xd8>
 800cc6e:	2300      	movs	r3, #0
 800cc70:	3401      	adds	r4, #1
 800cc72:	9305      	str	r3, [sp, #20]
 800cc74:	4619      	mov	r1, r3
 800cc76:	f04f 0c0a 	mov.w	ip, #10
 800cc7a:	4620      	mov	r0, r4
 800cc7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc80:	3a30      	subs	r2, #48	@ 0x30
 800cc82:	2a09      	cmp	r2, #9
 800cc84:	d903      	bls.n	800cc8e <_svfiprintf_r+0x1a6>
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d0c6      	beq.n	800cc18 <_svfiprintf_r+0x130>
 800cc8a:	9105      	str	r1, [sp, #20]
 800cc8c:	e7c4      	b.n	800cc18 <_svfiprintf_r+0x130>
 800cc8e:	fb0c 2101 	mla	r1, ip, r1, r2
 800cc92:	4604      	mov	r4, r0
 800cc94:	2301      	movs	r3, #1
 800cc96:	e7f0      	b.n	800cc7a <_svfiprintf_r+0x192>
 800cc98:	ab03      	add	r3, sp, #12
 800cc9a:	9300      	str	r3, [sp, #0]
 800cc9c:	462a      	mov	r2, r5
 800cc9e:	4b0e      	ldr	r3, [pc, #56]	@ (800ccd8 <_svfiprintf_r+0x1f0>)
 800cca0:	a904      	add	r1, sp, #16
 800cca2:	4638      	mov	r0, r7
 800cca4:	f7fb fc3e 	bl	8008524 <_printf_float>
 800cca8:	1c42      	adds	r2, r0, #1
 800ccaa:	4606      	mov	r6, r0
 800ccac:	d1d6      	bne.n	800cc5c <_svfiprintf_r+0x174>
 800ccae:	89ab      	ldrh	r3, [r5, #12]
 800ccb0:	065b      	lsls	r3, r3, #25
 800ccb2:	f53f af2d 	bmi.w	800cb10 <_svfiprintf_r+0x28>
 800ccb6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ccb8:	e72c      	b.n	800cb14 <_svfiprintf_r+0x2c>
 800ccba:	ab03      	add	r3, sp, #12
 800ccbc:	9300      	str	r3, [sp, #0]
 800ccbe:	462a      	mov	r2, r5
 800ccc0:	4b05      	ldr	r3, [pc, #20]	@ (800ccd8 <_svfiprintf_r+0x1f0>)
 800ccc2:	a904      	add	r1, sp, #16
 800ccc4:	4638      	mov	r0, r7
 800ccc6:	f7fb fec5 	bl	8008a54 <_printf_i>
 800ccca:	e7ed      	b.n	800cca8 <_svfiprintf_r+0x1c0>
 800cccc:	0800e702 	.word	0x0800e702
 800ccd0:	0800e70c 	.word	0x0800e70c
 800ccd4:	08008525 	.word	0x08008525
 800ccd8:	0800ca31 	.word	0x0800ca31
 800ccdc:	0800e708 	.word	0x0800e708

0800cce0 <__sfputc_r>:
 800cce0:	6893      	ldr	r3, [r2, #8]
 800cce2:	3b01      	subs	r3, #1
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	b410      	push	{r4}
 800cce8:	6093      	str	r3, [r2, #8]
 800ccea:	da08      	bge.n	800ccfe <__sfputc_r+0x1e>
 800ccec:	6994      	ldr	r4, [r2, #24]
 800ccee:	42a3      	cmp	r3, r4
 800ccf0:	db01      	blt.n	800ccf6 <__sfputc_r+0x16>
 800ccf2:	290a      	cmp	r1, #10
 800ccf4:	d103      	bne.n	800ccfe <__sfputc_r+0x1e>
 800ccf6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ccfa:	f7fc bb70 	b.w	80093de <__swbuf_r>
 800ccfe:	6813      	ldr	r3, [r2, #0]
 800cd00:	1c58      	adds	r0, r3, #1
 800cd02:	6010      	str	r0, [r2, #0]
 800cd04:	7019      	strb	r1, [r3, #0]
 800cd06:	4608      	mov	r0, r1
 800cd08:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd0c:	4770      	bx	lr

0800cd0e <__sfputs_r>:
 800cd0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd10:	4606      	mov	r6, r0
 800cd12:	460f      	mov	r7, r1
 800cd14:	4614      	mov	r4, r2
 800cd16:	18d5      	adds	r5, r2, r3
 800cd18:	42ac      	cmp	r4, r5
 800cd1a:	d101      	bne.n	800cd20 <__sfputs_r+0x12>
 800cd1c:	2000      	movs	r0, #0
 800cd1e:	e007      	b.n	800cd30 <__sfputs_r+0x22>
 800cd20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd24:	463a      	mov	r2, r7
 800cd26:	4630      	mov	r0, r6
 800cd28:	f7ff ffda 	bl	800cce0 <__sfputc_r>
 800cd2c:	1c43      	adds	r3, r0, #1
 800cd2e:	d1f3      	bne.n	800cd18 <__sfputs_r+0xa>
 800cd30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cd34 <_vfiprintf_r>:
 800cd34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd38:	460d      	mov	r5, r1
 800cd3a:	b09d      	sub	sp, #116	@ 0x74
 800cd3c:	4614      	mov	r4, r2
 800cd3e:	4698      	mov	r8, r3
 800cd40:	4606      	mov	r6, r0
 800cd42:	b118      	cbz	r0, 800cd4c <_vfiprintf_r+0x18>
 800cd44:	6a03      	ldr	r3, [r0, #32]
 800cd46:	b90b      	cbnz	r3, 800cd4c <_vfiprintf_r+0x18>
 800cd48:	f7fc fa3c 	bl	80091c4 <__sinit>
 800cd4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd4e:	07d9      	lsls	r1, r3, #31
 800cd50:	d405      	bmi.n	800cd5e <_vfiprintf_r+0x2a>
 800cd52:	89ab      	ldrh	r3, [r5, #12]
 800cd54:	059a      	lsls	r2, r3, #22
 800cd56:	d402      	bmi.n	800cd5e <_vfiprintf_r+0x2a>
 800cd58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cd5a:	f7fd fad5 	bl	800a308 <__retarget_lock_acquire_recursive>
 800cd5e:	89ab      	ldrh	r3, [r5, #12]
 800cd60:	071b      	lsls	r3, r3, #28
 800cd62:	d501      	bpl.n	800cd68 <_vfiprintf_r+0x34>
 800cd64:	692b      	ldr	r3, [r5, #16]
 800cd66:	b99b      	cbnz	r3, 800cd90 <_vfiprintf_r+0x5c>
 800cd68:	4629      	mov	r1, r5
 800cd6a:	4630      	mov	r0, r6
 800cd6c:	f7fc fb76 	bl	800945c <__swsetup_r>
 800cd70:	b170      	cbz	r0, 800cd90 <_vfiprintf_r+0x5c>
 800cd72:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd74:	07dc      	lsls	r4, r3, #31
 800cd76:	d504      	bpl.n	800cd82 <_vfiprintf_r+0x4e>
 800cd78:	f04f 30ff 	mov.w	r0, #4294967295
 800cd7c:	b01d      	add	sp, #116	@ 0x74
 800cd7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd82:	89ab      	ldrh	r3, [r5, #12]
 800cd84:	0598      	lsls	r0, r3, #22
 800cd86:	d4f7      	bmi.n	800cd78 <_vfiprintf_r+0x44>
 800cd88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cd8a:	f7fd fabf 	bl	800a30c <__retarget_lock_release_recursive>
 800cd8e:	e7f3      	b.n	800cd78 <_vfiprintf_r+0x44>
 800cd90:	2300      	movs	r3, #0
 800cd92:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd94:	2320      	movs	r3, #32
 800cd96:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cd9a:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd9e:	2330      	movs	r3, #48	@ 0x30
 800cda0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cf50 <_vfiprintf_r+0x21c>
 800cda4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cda8:	f04f 0901 	mov.w	r9, #1
 800cdac:	4623      	mov	r3, r4
 800cdae:	469a      	mov	sl, r3
 800cdb0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cdb4:	b10a      	cbz	r2, 800cdba <_vfiprintf_r+0x86>
 800cdb6:	2a25      	cmp	r2, #37	@ 0x25
 800cdb8:	d1f9      	bne.n	800cdae <_vfiprintf_r+0x7a>
 800cdba:	ebba 0b04 	subs.w	fp, sl, r4
 800cdbe:	d00b      	beq.n	800cdd8 <_vfiprintf_r+0xa4>
 800cdc0:	465b      	mov	r3, fp
 800cdc2:	4622      	mov	r2, r4
 800cdc4:	4629      	mov	r1, r5
 800cdc6:	4630      	mov	r0, r6
 800cdc8:	f7ff ffa1 	bl	800cd0e <__sfputs_r>
 800cdcc:	3001      	adds	r0, #1
 800cdce:	f000 80a7 	beq.w	800cf20 <_vfiprintf_r+0x1ec>
 800cdd2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cdd4:	445a      	add	r2, fp
 800cdd6:	9209      	str	r2, [sp, #36]	@ 0x24
 800cdd8:	f89a 3000 	ldrb.w	r3, [sl]
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	f000 809f 	beq.w	800cf20 <_vfiprintf_r+0x1ec>
 800cde2:	2300      	movs	r3, #0
 800cde4:	f04f 32ff 	mov.w	r2, #4294967295
 800cde8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cdec:	f10a 0a01 	add.w	sl, sl, #1
 800cdf0:	9304      	str	r3, [sp, #16]
 800cdf2:	9307      	str	r3, [sp, #28]
 800cdf4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cdf8:	931a      	str	r3, [sp, #104]	@ 0x68
 800cdfa:	4654      	mov	r4, sl
 800cdfc:	2205      	movs	r2, #5
 800cdfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce02:	4853      	ldr	r0, [pc, #332]	@ (800cf50 <_vfiprintf_r+0x21c>)
 800ce04:	f7f3 f9f4 	bl	80001f0 <memchr>
 800ce08:	9a04      	ldr	r2, [sp, #16]
 800ce0a:	b9d8      	cbnz	r0, 800ce44 <_vfiprintf_r+0x110>
 800ce0c:	06d1      	lsls	r1, r2, #27
 800ce0e:	bf44      	itt	mi
 800ce10:	2320      	movmi	r3, #32
 800ce12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce16:	0713      	lsls	r3, r2, #28
 800ce18:	bf44      	itt	mi
 800ce1a:	232b      	movmi	r3, #43	@ 0x2b
 800ce1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce20:	f89a 3000 	ldrb.w	r3, [sl]
 800ce24:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce26:	d015      	beq.n	800ce54 <_vfiprintf_r+0x120>
 800ce28:	9a07      	ldr	r2, [sp, #28]
 800ce2a:	4654      	mov	r4, sl
 800ce2c:	2000      	movs	r0, #0
 800ce2e:	f04f 0c0a 	mov.w	ip, #10
 800ce32:	4621      	mov	r1, r4
 800ce34:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce38:	3b30      	subs	r3, #48	@ 0x30
 800ce3a:	2b09      	cmp	r3, #9
 800ce3c:	d94b      	bls.n	800ced6 <_vfiprintf_r+0x1a2>
 800ce3e:	b1b0      	cbz	r0, 800ce6e <_vfiprintf_r+0x13a>
 800ce40:	9207      	str	r2, [sp, #28]
 800ce42:	e014      	b.n	800ce6e <_vfiprintf_r+0x13a>
 800ce44:	eba0 0308 	sub.w	r3, r0, r8
 800ce48:	fa09 f303 	lsl.w	r3, r9, r3
 800ce4c:	4313      	orrs	r3, r2
 800ce4e:	9304      	str	r3, [sp, #16]
 800ce50:	46a2      	mov	sl, r4
 800ce52:	e7d2      	b.n	800cdfa <_vfiprintf_r+0xc6>
 800ce54:	9b03      	ldr	r3, [sp, #12]
 800ce56:	1d19      	adds	r1, r3, #4
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	9103      	str	r1, [sp, #12]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	bfbb      	ittet	lt
 800ce60:	425b      	neglt	r3, r3
 800ce62:	f042 0202 	orrlt.w	r2, r2, #2
 800ce66:	9307      	strge	r3, [sp, #28]
 800ce68:	9307      	strlt	r3, [sp, #28]
 800ce6a:	bfb8      	it	lt
 800ce6c:	9204      	strlt	r2, [sp, #16]
 800ce6e:	7823      	ldrb	r3, [r4, #0]
 800ce70:	2b2e      	cmp	r3, #46	@ 0x2e
 800ce72:	d10a      	bne.n	800ce8a <_vfiprintf_r+0x156>
 800ce74:	7863      	ldrb	r3, [r4, #1]
 800ce76:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce78:	d132      	bne.n	800cee0 <_vfiprintf_r+0x1ac>
 800ce7a:	9b03      	ldr	r3, [sp, #12]
 800ce7c:	1d1a      	adds	r2, r3, #4
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	9203      	str	r2, [sp, #12]
 800ce82:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ce86:	3402      	adds	r4, #2
 800ce88:	9305      	str	r3, [sp, #20]
 800ce8a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cf60 <_vfiprintf_r+0x22c>
 800ce8e:	7821      	ldrb	r1, [r4, #0]
 800ce90:	2203      	movs	r2, #3
 800ce92:	4650      	mov	r0, sl
 800ce94:	f7f3 f9ac 	bl	80001f0 <memchr>
 800ce98:	b138      	cbz	r0, 800ceaa <_vfiprintf_r+0x176>
 800ce9a:	9b04      	ldr	r3, [sp, #16]
 800ce9c:	eba0 000a 	sub.w	r0, r0, sl
 800cea0:	2240      	movs	r2, #64	@ 0x40
 800cea2:	4082      	lsls	r2, r0
 800cea4:	4313      	orrs	r3, r2
 800cea6:	3401      	adds	r4, #1
 800cea8:	9304      	str	r3, [sp, #16]
 800ceaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ceae:	4829      	ldr	r0, [pc, #164]	@ (800cf54 <_vfiprintf_r+0x220>)
 800ceb0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ceb4:	2206      	movs	r2, #6
 800ceb6:	f7f3 f99b 	bl	80001f0 <memchr>
 800ceba:	2800      	cmp	r0, #0
 800cebc:	d03f      	beq.n	800cf3e <_vfiprintf_r+0x20a>
 800cebe:	4b26      	ldr	r3, [pc, #152]	@ (800cf58 <_vfiprintf_r+0x224>)
 800cec0:	bb1b      	cbnz	r3, 800cf0a <_vfiprintf_r+0x1d6>
 800cec2:	9b03      	ldr	r3, [sp, #12]
 800cec4:	3307      	adds	r3, #7
 800cec6:	f023 0307 	bic.w	r3, r3, #7
 800ceca:	3308      	adds	r3, #8
 800cecc:	9303      	str	r3, [sp, #12]
 800cece:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ced0:	443b      	add	r3, r7
 800ced2:	9309      	str	r3, [sp, #36]	@ 0x24
 800ced4:	e76a      	b.n	800cdac <_vfiprintf_r+0x78>
 800ced6:	fb0c 3202 	mla	r2, ip, r2, r3
 800ceda:	460c      	mov	r4, r1
 800cedc:	2001      	movs	r0, #1
 800cede:	e7a8      	b.n	800ce32 <_vfiprintf_r+0xfe>
 800cee0:	2300      	movs	r3, #0
 800cee2:	3401      	adds	r4, #1
 800cee4:	9305      	str	r3, [sp, #20]
 800cee6:	4619      	mov	r1, r3
 800cee8:	f04f 0c0a 	mov.w	ip, #10
 800ceec:	4620      	mov	r0, r4
 800ceee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cef2:	3a30      	subs	r2, #48	@ 0x30
 800cef4:	2a09      	cmp	r2, #9
 800cef6:	d903      	bls.n	800cf00 <_vfiprintf_r+0x1cc>
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d0c6      	beq.n	800ce8a <_vfiprintf_r+0x156>
 800cefc:	9105      	str	r1, [sp, #20]
 800cefe:	e7c4      	b.n	800ce8a <_vfiprintf_r+0x156>
 800cf00:	fb0c 2101 	mla	r1, ip, r1, r2
 800cf04:	4604      	mov	r4, r0
 800cf06:	2301      	movs	r3, #1
 800cf08:	e7f0      	b.n	800ceec <_vfiprintf_r+0x1b8>
 800cf0a:	ab03      	add	r3, sp, #12
 800cf0c:	9300      	str	r3, [sp, #0]
 800cf0e:	462a      	mov	r2, r5
 800cf10:	4b12      	ldr	r3, [pc, #72]	@ (800cf5c <_vfiprintf_r+0x228>)
 800cf12:	a904      	add	r1, sp, #16
 800cf14:	4630      	mov	r0, r6
 800cf16:	f7fb fb05 	bl	8008524 <_printf_float>
 800cf1a:	4607      	mov	r7, r0
 800cf1c:	1c78      	adds	r0, r7, #1
 800cf1e:	d1d6      	bne.n	800cece <_vfiprintf_r+0x19a>
 800cf20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cf22:	07d9      	lsls	r1, r3, #31
 800cf24:	d405      	bmi.n	800cf32 <_vfiprintf_r+0x1fe>
 800cf26:	89ab      	ldrh	r3, [r5, #12]
 800cf28:	059a      	lsls	r2, r3, #22
 800cf2a:	d402      	bmi.n	800cf32 <_vfiprintf_r+0x1fe>
 800cf2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cf2e:	f7fd f9ed 	bl	800a30c <__retarget_lock_release_recursive>
 800cf32:	89ab      	ldrh	r3, [r5, #12]
 800cf34:	065b      	lsls	r3, r3, #25
 800cf36:	f53f af1f 	bmi.w	800cd78 <_vfiprintf_r+0x44>
 800cf3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cf3c:	e71e      	b.n	800cd7c <_vfiprintf_r+0x48>
 800cf3e:	ab03      	add	r3, sp, #12
 800cf40:	9300      	str	r3, [sp, #0]
 800cf42:	462a      	mov	r2, r5
 800cf44:	4b05      	ldr	r3, [pc, #20]	@ (800cf5c <_vfiprintf_r+0x228>)
 800cf46:	a904      	add	r1, sp, #16
 800cf48:	4630      	mov	r0, r6
 800cf4a:	f7fb fd83 	bl	8008a54 <_printf_i>
 800cf4e:	e7e4      	b.n	800cf1a <_vfiprintf_r+0x1e6>
 800cf50:	0800e702 	.word	0x0800e702
 800cf54:	0800e70c 	.word	0x0800e70c
 800cf58:	08008525 	.word	0x08008525
 800cf5c:	0800cd0f 	.word	0x0800cd0f
 800cf60:	0800e708 	.word	0x0800e708

0800cf64 <__sflush_r>:
 800cf64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cf68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf6c:	0716      	lsls	r6, r2, #28
 800cf6e:	4605      	mov	r5, r0
 800cf70:	460c      	mov	r4, r1
 800cf72:	d454      	bmi.n	800d01e <__sflush_r+0xba>
 800cf74:	684b      	ldr	r3, [r1, #4]
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	dc02      	bgt.n	800cf80 <__sflush_r+0x1c>
 800cf7a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	dd48      	ble.n	800d012 <__sflush_r+0xae>
 800cf80:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cf82:	2e00      	cmp	r6, #0
 800cf84:	d045      	beq.n	800d012 <__sflush_r+0xae>
 800cf86:	2300      	movs	r3, #0
 800cf88:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cf8c:	682f      	ldr	r7, [r5, #0]
 800cf8e:	6a21      	ldr	r1, [r4, #32]
 800cf90:	602b      	str	r3, [r5, #0]
 800cf92:	d030      	beq.n	800cff6 <__sflush_r+0x92>
 800cf94:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cf96:	89a3      	ldrh	r3, [r4, #12]
 800cf98:	0759      	lsls	r1, r3, #29
 800cf9a:	d505      	bpl.n	800cfa8 <__sflush_r+0x44>
 800cf9c:	6863      	ldr	r3, [r4, #4]
 800cf9e:	1ad2      	subs	r2, r2, r3
 800cfa0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cfa2:	b10b      	cbz	r3, 800cfa8 <__sflush_r+0x44>
 800cfa4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cfa6:	1ad2      	subs	r2, r2, r3
 800cfa8:	2300      	movs	r3, #0
 800cfaa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cfac:	6a21      	ldr	r1, [r4, #32]
 800cfae:	4628      	mov	r0, r5
 800cfb0:	47b0      	blx	r6
 800cfb2:	1c43      	adds	r3, r0, #1
 800cfb4:	89a3      	ldrh	r3, [r4, #12]
 800cfb6:	d106      	bne.n	800cfc6 <__sflush_r+0x62>
 800cfb8:	6829      	ldr	r1, [r5, #0]
 800cfba:	291d      	cmp	r1, #29
 800cfbc:	d82b      	bhi.n	800d016 <__sflush_r+0xb2>
 800cfbe:	4a2a      	ldr	r2, [pc, #168]	@ (800d068 <__sflush_r+0x104>)
 800cfc0:	40ca      	lsrs	r2, r1
 800cfc2:	07d6      	lsls	r6, r2, #31
 800cfc4:	d527      	bpl.n	800d016 <__sflush_r+0xb2>
 800cfc6:	2200      	movs	r2, #0
 800cfc8:	6062      	str	r2, [r4, #4]
 800cfca:	04d9      	lsls	r1, r3, #19
 800cfcc:	6922      	ldr	r2, [r4, #16]
 800cfce:	6022      	str	r2, [r4, #0]
 800cfd0:	d504      	bpl.n	800cfdc <__sflush_r+0x78>
 800cfd2:	1c42      	adds	r2, r0, #1
 800cfd4:	d101      	bne.n	800cfda <__sflush_r+0x76>
 800cfd6:	682b      	ldr	r3, [r5, #0]
 800cfd8:	b903      	cbnz	r3, 800cfdc <__sflush_r+0x78>
 800cfda:	6560      	str	r0, [r4, #84]	@ 0x54
 800cfdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cfde:	602f      	str	r7, [r5, #0]
 800cfe0:	b1b9      	cbz	r1, 800d012 <__sflush_r+0xae>
 800cfe2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cfe6:	4299      	cmp	r1, r3
 800cfe8:	d002      	beq.n	800cff0 <__sflush_r+0x8c>
 800cfea:	4628      	mov	r0, r5
 800cfec:	f7fe f82c 	bl	800b048 <_free_r>
 800cff0:	2300      	movs	r3, #0
 800cff2:	6363      	str	r3, [r4, #52]	@ 0x34
 800cff4:	e00d      	b.n	800d012 <__sflush_r+0xae>
 800cff6:	2301      	movs	r3, #1
 800cff8:	4628      	mov	r0, r5
 800cffa:	47b0      	blx	r6
 800cffc:	4602      	mov	r2, r0
 800cffe:	1c50      	adds	r0, r2, #1
 800d000:	d1c9      	bne.n	800cf96 <__sflush_r+0x32>
 800d002:	682b      	ldr	r3, [r5, #0]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d0c6      	beq.n	800cf96 <__sflush_r+0x32>
 800d008:	2b1d      	cmp	r3, #29
 800d00a:	d001      	beq.n	800d010 <__sflush_r+0xac>
 800d00c:	2b16      	cmp	r3, #22
 800d00e:	d11e      	bne.n	800d04e <__sflush_r+0xea>
 800d010:	602f      	str	r7, [r5, #0]
 800d012:	2000      	movs	r0, #0
 800d014:	e022      	b.n	800d05c <__sflush_r+0xf8>
 800d016:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d01a:	b21b      	sxth	r3, r3
 800d01c:	e01b      	b.n	800d056 <__sflush_r+0xf2>
 800d01e:	690f      	ldr	r7, [r1, #16]
 800d020:	2f00      	cmp	r7, #0
 800d022:	d0f6      	beq.n	800d012 <__sflush_r+0xae>
 800d024:	0793      	lsls	r3, r2, #30
 800d026:	680e      	ldr	r6, [r1, #0]
 800d028:	bf08      	it	eq
 800d02a:	694b      	ldreq	r3, [r1, #20]
 800d02c:	600f      	str	r7, [r1, #0]
 800d02e:	bf18      	it	ne
 800d030:	2300      	movne	r3, #0
 800d032:	eba6 0807 	sub.w	r8, r6, r7
 800d036:	608b      	str	r3, [r1, #8]
 800d038:	f1b8 0f00 	cmp.w	r8, #0
 800d03c:	dde9      	ble.n	800d012 <__sflush_r+0xae>
 800d03e:	6a21      	ldr	r1, [r4, #32]
 800d040:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d042:	4643      	mov	r3, r8
 800d044:	463a      	mov	r2, r7
 800d046:	4628      	mov	r0, r5
 800d048:	47b0      	blx	r6
 800d04a:	2800      	cmp	r0, #0
 800d04c:	dc08      	bgt.n	800d060 <__sflush_r+0xfc>
 800d04e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d052:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d056:	81a3      	strh	r3, [r4, #12]
 800d058:	f04f 30ff 	mov.w	r0, #4294967295
 800d05c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d060:	4407      	add	r7, r0
 800d062:	eba8 0800 	sub.w	r8, r8, r0
 800d066:	e7e7      	b.n	800d038 <__sflush_r+0xd4>
 800d068:	20400001 	.word	0x20400001

0800d06c <_fflush_r>:
 800d06c:	b538      	push	{r3, r4, r5, lr}
 800d06e:	690b      	ldr	r3, [r1, #16]
 800d070:	4605      	mov	r5, r0
 800d072:	460c      	mov	r4, r1
 800d074:	b913      	cbnz	r3, 800d07c <_fflush_r+0x10>
 800d076:	2500      	movs	r5, #0
 800d078:	4628      	mov	r0, r5
 800d07a:	bd38      	pop	{r3, r4, r5, pc}
 800d07c:	b118      	cbz	r0, 800d086 <_fflush_r+0x1a>
 800d07e:	6a03      	ldr	r3, [r0, #32]
 800d080:	b90b      	cbnz	r3, 800d086 <_fflush_r+0x1a>
 800d082:	f7fc f89f 	bl	80091c4 <__sinit>
 800d086:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d0f3      	beq.n	800d076 <_fflush_r+0xa>
 800d08e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d090:	07d0      	lsls	r0, r2, #31
 800d092:	d404      	bmi.n	800d09e <_fflush_r+0x32>
 800d094:	0599      	lsls	r1, r3, #22
 800d096:	d402      	bmi.n	800d09e <_fflush_r+0x32>
 800d098:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d09a:	f7fd f935 	bl	800a308 <__retarget_lock_acquire_recursive>
 800d09e:	4628      	mov	r0, r5
 800d0a0:	4621      	mov	r1, r4
 800d0a2:	f7ff ff5f 	bl	800cf64 <__sflush_r>
 800d0a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d0a8:	07da      	lsls	r2, r3, #31
 800d0aa:	4605      	mov	r5, r0
 800d0ac:	d4e4      	bmi.n	800d078 <_fflush_r+0xc>
 800d0ae:	89a3      	ldrh	r3, [r4, #12]
 800d0b0:	059b      	lsls	r3, r3, #22
 800d0b2:	d4e1      	bmi.n	800d078 <_fflush_r+0xc>
 800d0b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d0b6:	f7fd f929 	bl	800a30c <__retarget_lock_release_recursive>
 800d0ba:	e7dd      	b.n	800d078 <_fflush_r+0xc>

0800d0bc <fiprintf>:
 800d0bc:	b40e      	push	{r1, r2, r3}
 800d0be:	b503      	push	{r0, r1, lr}
 800d0c0:	4601      	mov	r1, r0
 800d0c2:	ab03      	add	r3, sp, #12
 800d0c4:	4805      	ldr	r0, [pc, #20]	@ (800d0dc <fiprintf+0x20>)
 800d0c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0ca:	6800      	ldr	r0, [r0, #0]
 800d0cc:	9301      	str	r3, [sp, #4]
 800d0ce:	f7ff fe31 	bl	800cd34 <_vfiprintf_r>
 800d0d2:	b002      	add	sp, #8
 800d0d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800d0d8:	b003      	add	sp, #12
 800d0da:	4770      	bx	lr
 800d0dc:	2000005c 	.word	0x2000005c

0800d0e0 <__swhatbuf_r>:
 800d0e0:	b570      	push	{r4, r5, r6, lr}
 800d0e2:	460c      	mov	r4, r1
 800d0e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0e8:	2900      	cmp	r1, #0
 800d0ea:	b096      	sub	sp, #88	@ 0x58
 800d0ec:	4615      	mov	r5, r2
 800d0ee:	461e      	mov	r6, r3
 800d0f0:	da0d      	bge.n	800d10e <__swhatbuf_r+0x2e>
 800d0f2:	89a3      	ldrh	r3, [r4, #12]
 800d0f4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d0f8:	f04f 0100 	mov.w	r1, #0
 800d0fc:	bf14      	ite	ne
 800d0fe:	2340      	movne	r3, #64	@ 0x40
 800d100:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d104:	2000      	movs	r0, #0
 800d106:	6031      	str	r1, [r6, #0]
 800d108:	602b      	str	r3, [r5, #0]
 800d10a:	b016      	add	sp, #88	@ 0x58
 800d10c:	bd70      	pop	{r4, r5, r6, pc}
 800d10e:	466a      	mov	r2, sp
 800d110:	f000 f94a 	bl	800d3a8 <_fstat_r>
 800d114:	2800      	cmp	r0, #0
 800d116:	dbec      	blt.n	800d0f2 <__swhatbuf_r+0x12>
 800d118:	9901      	ldr	r1, [sp, #4]
 800d11a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d11e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d122:	4259      	negs	r1, r3
 800d124:	4159      	adcs	r1, r3
 800d126:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d12a:	e7eb      	b.n	800d104 <__swhatbuf_r+0x24>

0800d12c <__smakebuf_r>:
 800d12c:	898b      	ldrh	r3, [r1, #12]
 800d12e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d130:	079d      	lsls	r5, r3, #30
 800d132:	4606      	mov	r6, r0
 800d134:	460c      	mov	r4, r1
 800d136:	d507      	bpl.n	800d148 <__smakebuf_r+0x1c>
 800d138:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d13c:	6023      	str	r3, [r4, #0]
 800d13e:	6123      	str	r3, [r4, #16]
 800d140:	2301      	movs	r3, #1
 800d142:	6163      	str	r3, [r4, #20]
 800d144:	b003      	add	sp, #12
 800d146:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d148:	ab01      	add	r3, sp, #4
 800d14a:	466a      	mov	r2, sp
 800d14c:	f7ff ffc8 	bl	800d0e0 <__swhatbuf_r>
 800d150:	9f00      	ldr	r7, [sp, #0]
 800d152:	4605      	mov	r5, r0
 800d154:	4639      	mov	r1, r7
 800d156:	4630      	mov	r0, r6
 800d158:	f7fe f836 	bl	800b1c8 <_malloc_r>
 800d15c:	b948      	cbnz	r0, 800d172 <__smakebuf_r+0x46>
 800d15e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d162:	059a      	lsls	r2, r3, #22
 800d164:	d4ee      	bmi.n	800d144 <__smakebuf_r+0x18>
 800d166:	f023 0303 	bic.w	r3, r3, #3
 800d16a:	f043 0302 	orr.w	r3, r3, #2
 800d16e:	81a3      	strh	r3, [r4, #12]
 800d170:	e7e2      	b.n	800d138 <__smakebuf_r+0xc>
 800d172:	89a3      	ldrh	r3, [r4, #12]
 800d174:	6020      	str	r0, [r4, #0]
 800d176:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d17a:	81a3      	strh	r3, [r4, #12]
 800d17c:	9b01      	ldr	r3, [sp, #4]
 800d17e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d182:	b15b      	cbz	r3, 800d19c <__smakebuf_r+0x70>
 800d184:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d188:	4630      	mov	r0, r6
 800d18a:	f000 f91f 	bl	800d3cc <_isatty_r>
 800d18e:	b128      	cbz	r0, 800d19c <__smakebuf_r+0x70>
 800d190:	89a3      	ldrh	r3, [r4, #12]
 800d192:	f023 0303 	bic.w	r3, r3, #3
 800d196:	f043 0301 	orr.w	r3, r3, #1
 800d19a:	81a3      	strh	r3, [r4, #12]
 800d19c:	89a3      	ldrh	r3, [r4, #12]
 800d19e:	431d      	orrs	r5, r3
 800d1a0:	81a5      	strh	r5, [r4, #12]
 800d1a2:	e7cf      	b.n	800d144 <__smakebuf_r+0x18>

0800d1a4 <siscanf>:
 800d1a4:	b40e      	push	{r1, r2, r3}
 800d1a6:	b570      	push	{r4, r5, r6, lr}
 800d1a8:	b09d      	sub	sp, #116	@ 0x74
 800d1aa:	ac21      	add	r4, sp, #132	@ 0x84
 800d1ac:	2500      	movs	r5, #0
 800d1ae:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800d1b2:	f854 6b04 	ldr.w	r6, [r4], #4
 800d1b6:	f8ad 2014 	strh.w	r2, [sp, #20]
 800d1ba:	951b      	str	r5, [sp, #108]	@ 0x6c
 800d1bc:	9002      	str	r0, [sp, #8]
 800d1be:	9006      	str	r0, [sp, #24]
 800d1c0:	f7f3 f866 	bl	8000290 <strlen>
 800d1c4:	4b0b      	ldr	r3, [pc, #44]	@ (800d1f4 <siscanf+0x50>)
 800d1c6:	9003      	str	r0, [sp, #12]
 800d1c8:	9007      	str	r0, [sp, #28]
 800d1ca:	480b      	ldr	r0, [pc, #44]	@ (800d1f8 <siscanf+0x54>)
 800d1cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d1ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d1d2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d1d6:	4632      	mov	r2, r6
 800d1d8:	4623      	mov	r3, r4
 800d1da:	a902      	add	r1, sp, #8
 800d1dc:	6800      	ldr	r0, [r0, #0]
 800d1de:	950f      	str	r5, [sp, #60]	@ 0x3c
 800d1e0:	9514      	str	r5, [sp, #80]	@ 0x50
 800d1e2:	9401      	str	r4, [sp, #4]
 800d1e4:	f000 fd24 	bl	800dc30 <__ssvfiscanf_r>
 800d1e8:	b01d      	add	sp, #116	@ 0x74
 800d1ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d1ee:	b003      	add	sp, #12
 800d1f0:	4770      	bx	lr
 800d1f2:	bf00      	nop
 800d1f4:	08009377 	.word	0x08009377
 800d1f8:	2000005c 	.word	0x2000005c

0800d1fc <memmove>:
 800d1fc:	4288      	cmp	r0, r1
 800d1fe:	b510      	push	{r4, lr}
 800d200:	eb01 0402 	add.w	r4, r1, r2
 800d204:	d902      	bls.n	800d20c <memmove+0x10>
 800d206:	4284      	cmp	r4, r0
 800d208:	4623      	mov	r3, r4
 800d20a:	d807      	bhi.n	800d21c <memmove+0x20>
 800d20c:	1e43      	subs	r3, r0, #1
 800d20e:	42a1      	cmp	r1, r4
 800d210:	d008      	beq.n	800d224 <memmove+0x28>
 800d212:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d216:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d21a:	e7f8      	b.n	800d20e <memmove+0x12>
 800d21c:	4402      	add	r2, r0
 800d21e:	4601      	mov	r1, r0
 800d220:	428a      	cmp	r2, r1
 800d222:	d100      	bne.n	800d226 <memmove+0x2a>
 800d224:	bd10      	pop	{r4, pc}
 800d226:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d22a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d22e:	e7f7      	b.n	800d220 <memmove+0x24>

0800d230 <strncmp>:
 800d230:	b510      	push	{r4, lr}
 800d232:	b16a      	cbz	r2, 800d250 <strncmp+0x20>
 800d234:	3901      	subs	r1, #1
 800d236:	1884      	adds	r4, r0, r2
 800d238:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d23c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d240:	429a      	cmp	r2, r3
 800d242:	d103      	bne.n	800d24c <strncmp+0x1c>
 800d244:	42a0      	cmp	r0, r4
 800d246:	d001      	beq.n	800d24c <strncmp+0x1c>
 800d248:	2a00      	cmp	r2, #0
 800d24a:	d1f5      	bne.n	800d238 <strncmp+0x8>
 800d24c:	1ad0      	subs	r0, r2, r3
 800d24e:	bd10      	pop	{r4, pc}
 800d250:	4610      	mov	r0, r2
 800d252:	e7fc      	b.n	800d24e <strncmp+0x1e>

0800d254 <__gettzinfo>:
 800d254:	4800      	ldr	r0, [pc, #0]	@ (800d258 <__gettzinfo+0x4>)
 800d256:	4770      	bx	lr
 800d258:	200000b0 	.word	0x200000b0

0800d25c <gmtime_r>:
 800d25c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d260:	4a4d      	ldr	r2, [pc, #308]	@ (800d398 <gmtime_r+0x13c>)
 800d262:	460c      	mov	r4, r1
 800d264:	2300      	movs	r3, #0
 800d266:	e9d0 0100 	ldrd	r0, r1, [r0]
 800d26a:	f7f3 fd1d 	bl	8000ca8 <__aeabi_ldivmod>
 800d26e:	2a00      	cmp	r2, #0
 800d270:	bfbc      	itt	lt
 800d272:	f502 32a8 	addlt.w	r2, r2, #86016	@ 0x15000
 800d276:	f502 72c0 	addlt.w	r2, r2, #384	@ 0x180
 800d27a:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800d27e:	f500 202f 	add.w	r0, r0, #716800	@ 0xaf000
 800d282:	fbb2 f3f1 	udiv	r3, r2, r1
 800d286:	fb01 2213 	mls	r2, r1, r3, r2
 800d28a:	f04f 013c 	mov.w	r1, #60	@ 0x3c
 800d28e:	bfac      	ite	ge
 800d290:	f600 206c 	addwge	r0, r0, #2668	@ 0xa6c
 800d294:	f600 206b 	addwlt	r0, r0, #2667	@ 0xa6b
 800d298:	60a3      	str	r3, [r4, #8]
 800d29a:	fbb2 f3f1 	udiv	r3, r2, r1
 800d29e:	fb01 2213 	mls	r2, r1, r3, r2
 800d2a2:	6063      	str	r3, [r4, #4]
 800d2a4:	6022      	str	r2, [r4, #0]
 800d2a6:	1cc3      	adds	r3, r0, #3
 800d2a8:	2207      	movs	r2, #7
 800d2aa:	fb93 f2f2 	sdiv	r2, r3, r2
 800d2ae:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 800d2b2:	1a9b      	subs	r3, r3, r2
 800d2b4:	4939      	ldr	r1, [pc, #228]	@ (800d39c <gmtime_r+0x140>)
 800d2b6:	d555      	bpl.n	800d364 <gmtime_r+0x108>
 800d2b8:	3307      	adds	r3, #7
 800d2ba:	61a3      	str	r3, [r4, #24]
 800d2bc:	f5a0 330e 	sub.w	r3, r0, #145408	@ 0x23800
 800d2c0:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 800d2c4:	fb93 f1f1 	sdiv	r1, r3, r1
 800d2c8:	4b35      	ldr	r3, [pc, #212]	@ (800d3a0 <gmtime_r+0x144>)
 800d2ca:	fb03 0001 	mla	r0, r3, r1, r0
 800d2ce:	f648 63ac 	movw	r3, #36524	@ 0x8eac
 800d2d2:	fbb0 f3f3 	udiv	r3, r0, r3
 800d2d6:	4403      	add	r3, r0
 800d2d8:	f240 5cb4 	movw	ip, #1460	@ 0x5b4
 800d2dc:	fbb0 f2fc 	udiv	r2, r0, ip
 800d2e0:	1a9b      	subs	r3, r3, r2
 800d2e2:	f240 176d 	movw	r7, #365	@ 0x16d
 800d2e6:	4a2f      	ldr	r2, [pc, #188]	@ (800d3a4 <gmtime_r+0x148>)
 800d2e8:	fbb0 f2f2 	udiv	r2, r0, r2
 800d2ec:	2664      	movs	r6, #100	@ 0x64
 800d2ee:	1a9b      	subs	r3, r3, r2
 800d2f0:	fbb3 f2f7 	udiv	r2, r3, r7
 800d2f4:	fbb3 f3fc 	udiv	r3, r3, ip
 800d2f8:	fbb2 f5f6 	udiv	r5, r2, r6
 800d2fc:	1aeb      	subs	r3, r5, r3
 800d2fe:	4403      	add	r3, r0
 800d300:	fb07 3312 	mls	r3, r7, r2, r3
 800d304:	2099      	movs	r0, #153	@ 0x99
 800d306:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 800d30a:	3702      	adds	r7, #2
 800d30c:	f103 0e01 	add.w	lr, r3, #1
 800d310:	fbb7 fcf0 	udiv	ip, r7, r0
 800d314:	fb00 f00c 	mul.w	r0, r0, ip
 800d318:	3002      	adds	r0, #2
 800d31a:	f04f 0805 	mov.w	r8, #5
 800d31e:	fbb0 f0f8 	udiv	r0, r0, r8
 800d322:	ebae 0000 	sub.w	r0, lr, r0
 800d326:	f240 5ef9 	movw	lr, #1529	@ 0x5f9
 800d32a:	4577      	cmp	r7, lr
 800d32c:	bf8c      	ite	hi
 800d32e:	f06f 0709 	mvnhi.w	r7, #9
 800d332:	2702      	movls	r7, #2
 800d334:	4467      	add	r7, ip
 800d336:	f44f 7cc8 	mov.w	ip, #400	@ 0x190
 800d33a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d33e:	2f01      	cmp	r7, #1
 800d340:	bf98      	it	ls
 800d342:	3101      	addls	r1, #1
 800d344:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 800d348:	d312      	bcc.n	800d370 <gmtime_r+0x114>
 800d34a:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800d34e:	61e3      	str	r3, [r4, #28]
 800d350:	f2a1 716c 	subw	r1, r1, #1900	@ 0x76c
 800d354:	2300      	movs	r3, #0
 800d356:	60e0      	str	r0, [r4, #12]
 800d358:	e9c4 7104 	strd	r7, r1, [r4, #16]
 800d35c:	6223      	str	r3, [r4, #32]
 800d35e:	4620      	mov	r0, r4
 800d360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d364:	2800      	cmp	r0, #0
 800d366:	61a3      	str	r3, [r4, #24]
 800d368:	dba8      	blt.n	800d2bc <gmtime_r+0x60>
 800d36a:	fb90 f1f1 	sdiv	r1, r0, r1
 800d36e:	e7ab      	b.n	800d2c8 <gmtime_r+0x6c>
 800d370:	f012 0f03 	tst.w	r2, #3
 800d374:	d102      	bne.n	800d37c <gmtime_r+0x120>
 800d376:	fb06 2515 	mls	r5, r6, r5, r2
 800d37a:	b95d      	cbnz	r5, 800d394 <gmtime_r+0x138>
 800d37c:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 800d380:	fbb2 f6f5 	udiv	r6, r2, r5
 800d384:	fb05 2216 	mls	r2, r5, r6, r2
 800d388:	fab2 f282 	clz	r2, r2
 800d38c:	0952      	lsrs	r2, r2, #5
 800d38e:	333b      	adds	r3, #59	@ 0x3b
 800d390:	4413      	add	r3, r2
 800d392:	e7dc      	b.n	800d34e <gmtime_r+0xf2>
 800d394:	2201      	movs	r2, #1
 800d396:	e7fa      	b.n	800d38e <gmtime_r+0x132>
 800d398:	00015180 	.word	0x00015180
 800d39c:	00023ab1 	.word	0x00023ab1
 800d3a0:	fffdc54f 	.word	0xfffdc54f
 800d3a4:	00023ab0 	.word	0x00023ab0

0800d3a8 <_fstat_r>:
 800d3a8:	b538      	push	{r3, r4, r5, lr}
 800d3aa:	4d07      	ldr	r5, [pc, #28]	@ (800d3c8 <_fstat_r+0x20>)
 800d3ac:	2300      	movs	r3, #0
 800d3ae:	4604      	mov	r4, r0
 800d3b0:	4608      	mov	r0, r1
 800d3b2:	4611      	mov	r1, r2
 800d3b4:	602b      	str	r3, [r5, #0]
 800d3b6:	f7f5 f813 	bl	80023e0 <_fstat>
 800d3ba:	1c43      	adds	r3, r0, #1
 800d3bc:	d102      	bne.n	800d3c4 <_fstat_r+0x1c>
 800d3be:	682b      	ldr	r3, [r5, #0]
 800d3c0:	b103      	cbz	r3, 800d3c4 <_fstat_r+0x1c>
 800d3c2:	6023      	str	r3, [r4, #0]
 800d3c4:	bd38      	pop	{r3, r4, r5, pc}
 800d3c6:	bf00      	nop
 800d3c8:	20002bb4 	.word	0x20002bb4

0800d3cc <_isatty_r>:
 800d3cc:	b538      	push	{r3, r4, r5, lr}
 800d3ce:	4d06      	ldr	r5, [pc, #24]	@ (800d3e8 <_isatty_r+0x1c>)
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	4604      	mov	r4, r0
 800d3d4:	4608      	mov	r0, r1
 800d3d6:	602b      	str	r3, [r5, #0]
 800d3d8:	f7f5 f812 	bl	8002400 <_isatty>
 800d3dc:	1c43      	adds	r3, r0, #1
 800d3de:	d102      	bne.n	800d3e6 <_isatty_r+0x1a>
 800d3e0:	682b      	ldr	r3, [r5, #0]
 800d3e2:	b103      	cbz	r3, 800d3e6 <_isatty_r+0x1a>
 800d3e4:	6023      	str	r3, [r4, #0]
 800d3e6:	bd38      	pop	{r3, r4, r5, pc}
 800d3e8:	20002bb4 	.word	0x20002bb4

0800d3ec <_sbrk_r>:
 800d3ec:	b538      	push	{r3, r4, r5, lr}
 800d3ee:	4d06      	ldr	r5, [pc, #24]	@ (800d408 <_sbrk_r+0x1c>)
 800d3f0:	2300      	movs	r3, #0
 800d3f2:	4604      	mov	r4, r0
 800d3f4:	4608      	mov	r0, r1
 800d3f6:	602b      	str	r3, [r5, #0]
 800d3f8:	f7f5 f81a 	bl	8002430 <_sbrk>
 800d3fc:	1c43      	adds	r3, r0, #1
 800d3fe:	d102      	bne.n	800d406 <_sbrk_r+0x1a>
 800d400:	682b      	ldr	r3, [r5, #0]
 800d402:	b103      	cbz	r3, 800d406 <_sbrk_r+0x1a>
 800d404:	6023      	str	r3, [r4, #0]
 800d406:	bd38      	pop	{r3, r4, r5, pc}
 800d408:	20002bb4 	.word	0x20002bb4
 800d40c:	00000000 	.word	0x00000000

0800d410 <nan>:
 800d410:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d418 <nan+0x8>
 800d414:	4770      	bx	lr
 800d416:	bf00      	nop
 800d418:	00000000 	.word	0x00000000
 800d41c:	7ff80000 	.word	0x7ff80000

0800d420 <abort>:
 800d420:	b508      	push	{r3, lr}
 800d422:	2006      	movs	r0, #6
 800d424:	f000 ff64 	bl	800e2f0 <raise>
 800d428:	2001      	movs	r0, #1
 800d42a:	f7f4 ff89 	bl	8002340 <_exit>

0800d42e <_calloc_r>:
 800d42e:	b570      	push	{r4, r5, r6, lr}
 800d430:	fba1 5402 	umull	r5, r4, r1, r2
 800d434:	b934      	cbnz	r4, 800d444 <_calloc_r+0x16>
 800d436:	4629      	mov	r1, r5
 800d438:	f7fd fec6 	bl	800b1c8 <_malloc_r>
 800d43c:	4606      	mov	r6, r0
 800d43e:	b928      	cbnz	r0, 800d44c <_calloc_r+0x1e>
 800d440:	4630      	mov	r0, r6
 800d442:	bd70      	pop	{r4, r5, r6, pc}
 800d444:	220c      	movs	r2, #12
 800d446:	6002      	str	r2, [r0, #0]
 800d448:	2600      	movs	r6, #0
 800d44a:	e7f9      	b.n	800d440 <_calloc_r+0x12>
 800d44c:	462a      	mov	r2, r5
 800d44e:	4621      	mov	r1, r4
 800d450:	f7fc f85a 	bl	8009508 <memset>
 800d454:	e7f4      	b.n	800d440 <_calloc_r+0x12>
	...

0800d458 <__env_lock>:
 800d458:	4801      	ldr	r0, [pc, #4]	@ (800d460 <__env_lock+0x8>)
 800d45a:	f7fc bf55 	b.w	800a308 <__retarget_lock_acquire_recursive>
 800d45e:	bf00      	nop
 800d460:	20002bb9 	.word	0x20002bb9

0800d464 <__env_unlock>:
 800d464:	4801      	ldr	r0, [pc, #4]	@ (800d46c <__env_unlock+0x8>)
 800d466:	f7fc bf51 	b.w	800a30c <__retarget_lock_release_recursive>
 800d46a:	bf00      	nop
 800d46c:	20002bb9 	.word	0x20002bb9

0800d470 <rshift>:
 800d470:	6903      	ldr	r3, [r0, #16]
 800d472:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d476:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d47a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d47e:	f100 0414 	add.w	r4, r0, #20
 800d482:	dd45      	ble.n	800d510 <rshift+0xa0>
 800d484:	f011 011f 	ands.w	r1, r1, #31
 800d488:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d48c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d490:	d10c      	bne.n	800d4ac <rshift+0x3c>
 800d492:	f100 0710 	add.w	r7, r0, #16
 800d496:	4629      	mov	r1, r5
 800d498:	42b1      	cmp	r1, r6
 800d49a:	d334      	bcc.n	800d506 <rshift+0x96>
 800d49c:	1a9b      	subs	r3, r3, r2
 800d49e:	009b      	lsls	r3, r3, #2
 800d4a0:	1eea      	subs	r2, r5, #3
 800d4a2:	4296      	cmp	r6, r2
 800d4a4:	bf38      	it	cc
 800d4a6:	2300      	movcc	r3, #0
 800d4a8:	4423      	add	r3, r4
 800d4aa:	e015      	b.n	800d4d8 <rshift+0x68>
 800d4ac:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d4b0:	f1c1 0820 	rsb	r8, r1, #32
 800d4b4:	40cf      	lsrs	r7, r1
 800d4b6:	f105 0e04 	add.w	lr, r5, #4
 800d4ba:	46a1      	mov	r9, r4
 800d4bc:	4576      	cmp	r6, lr
 800d4be:	46f4      	mov	ip, lr
 800d4c0:	d815      	bhi.n	800d4ee <rshift+0x7e>
 800d4c2:	1a9a      	subs	r2, r3, r2
 800d4c4:	0092      	lsls	r2, r2, #2
 800d4c6:	3a04      	subs	r2, #4
 800d4c8:	3501      	adds	r5, #1
 800d4ca:	42ae      	cmp	r6, r5
 800d4cc:	bf38      	it	cc
 800d4ce:	2200      	movcc	r2, #0
 800d4d0:	18a3      	adds	r3, r4, r2
 800d4d2:	50a7      	str	r7, [r4, r2]
 800d4d4:	b107      	cbz	r7, 800d4d8 <rshift+0x68>
 800d4d6:	3304      	adds	r3, #4
 800d4d8:	1b1a      	subs	r2, r3, r4
 800d4da:	42a3      	cmp	r3, r4
 800d4dc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d4e0:	bf08      	it	eq
 800d4e2:	2300      	moveq	r3, #0
 800d4e4:	6102      	str	r2, [r0, #16]
 800d4e6:	bf08      	it	eq
 800d4e8:	6143      	streq	r3, [r0, #20]
 800d4ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d4ee:	f8dc c000 	ldr.w	ip, [ip]
 800d4f2:	fa0c fc08 	lsl.w	ip, ip, r8
 800d4f6:	ea4c 0707 	orr.w	r7, ip, r7
 800d4fa:	f849 7b04 	str.w	r7, [r9], #4
 800d4fe:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d502:	40cf      	lsrs	r7, r1
 800d504:	e7da      	b.n	800d4bc <rshift+0x4c>
 800d506:	f851 cb04 	ldr.w	ip, [r1], #4
 800d50a:	f847 cf04 	str.w	ip, [r7, #4]!
 800d50e:	e7c3      	b.n	800d498 <rshift+0x28>
 800d510:	4623      	mov	r3, r4
 800d512:	e7e1      	b.n	800d4d8 <rshift+0x68>

0800d514 <__hexdig_fun>:
 800d514:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d518:	2b09      	cmp	r3, #9
 800d51a:	d802      	bhi.n	800d522 <__hexdig_fun+0xe>
 800d51c:	3820      	subs	r0, #32
 800d51e:	b2c0      	uxtb	r0, r0
 800d520:	4770      	bx	lr
 800d522:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d526:	2b05      	cmp	r3, #5
 800d528:	d801      	bhi.n	800d52e <__hexdig_fun+0x1a>
 800d52a:	3847      	subs	r0, #71	@ 0x47
 800d52c:	e7f7      	b.n	800d51e <__hexdig_fun+0xa>
 800d52e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d532:	2b05      	cmp	r3, #5
 800d534:	d801      	bhi.n	800d53a <__hexdig_fun+0x26>
 800d536:	3827      	subs	r0, #39	@ 0x27
 800d538:	e7f1      	b.n	800d51e <__hexdig_fun+0xa>
 800d53a:	2000      	movs	r0, #0
 800d53c:	4770      	bx	lr
	...

0800d540 <__gethex>:
 800d540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d544:	b085      	sub	sp, #20
 800d546:	468a      	mov	sl, r1
 800d548:	9302      	str	r3, [sp, #8]
 800d54a:	680b      	ldr	r3, [r1, #0]
 800d54c:	9001      	str	r0, [sp, #4]
 800d54e:	4690      	mov	r8, r2
 800d550:	1c9c      	adds	r4, r3, #2
 800d552:	46a1      	mov	r9, r4
 800d554:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d558:	2830      	cmp	r0, #48	@ 0x30
 800d55a:	d0fa      	beq.n	800d552 <__gethex+0x12>
 800d55c:	eba9 0303 	sub.w	r3, r9, r3
 800d560:	f1a3 0b02 	sub.w	fp, r3, #2
 800d564:	f7ff ffd6 	bl	800d514 <__hexdig_fun>
 800d568:	4605      	mov	r5, r0
 800d56a:	2800      	cmp	r0, #0
 800d56c:	d168      	bne.n	800d640 <__gethex+0x100>
 800d56e:	49a0      	ldr	r1, [pc, #640]	@ (800d7f0 <__gethex+0x2b0>)
 800d570:	2201      	movs	r2, #1
 800d572:	4648      	mov	r0, r9
 800d574:	f7ff fe5c 	bl	800d230 <strncmp>
 800d578:	4607      	mov	r7, r0
 800d57a:	2800      	cmp	r0, #0
 800d57c:	d167      	bne.n	800d64e <__gethex+0x10e>
 800d57e:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d582:	4626      	mov	r6, r4
 800d584:	f7ff ffc6 	bl	800d514 <__hexdig_fun>
 800d588:	2800      	cmp	r0, #0
 800d58a:	d062      	beq.n	800d652 <__gethex+0x112>
 800d58c:	4623      	mov	r3, r4
 800d58e:	7818      	ldrb	r0, [r3, #0]
 800d590:	2830      	cmp	r0, #48	@ 0x30
 800d592:	4699      	mov	r9, r3
 800d594:	f103 0301 	add.w	r3, r3, #1
 800d598:	d0f9      	beq.n	800d58e <__gethex+0x4e>
 800d59a:	f7ff ffbb 	bl	800d514 <__hexdig_fun>
 800d59e:	fab0 f580 	clz	r5, r0
 800d5a2:	096d      	lsrs	r5, r5, #5
 800d5a4:	f04f 0b01 	mov.w	fp, #1
 800d5a8:	464a      	mov	r2, r9
 800d5aa:	4616      	mov	r6, r2
 800d5ac:	3201      	adds	r2, #1
 800d5ae:	7830      	ldrb	r0, [r6, #0]
 800d5b0:	f7ff ffb0 	bl	800d514 <__hexdig_fun>
 800d5b4:	2800      	cmp	r0, #0
 800d5b6:	d1f8      	bne.n	800d5aa <__gethex+0x6a>
 800d5b8:	498d      	ldr	r1, [pc, #564]	@ (800d7f0 <__gethex+0x2b0>)
 800d5ba:	2201      	movs	r2, #1
 800d5bc:	4630      	mov	r0, r6
 800d5be:	f7ff fe37 	bl	800d230 <strncmp>
 800d5c2:	2800      	cmp	r0, #0
 800d5c4:	d13f      	bne.n	800d646 <__gethex+0x106>
 800d5c6:	b944      	cbnz	r4, 800d5da <__gethex+0x9a>
 800d5c8:	1c74      	adds	r4, r6, #1
 800d5ca:	4622      	mov	r2, r4
 800d5cc:	4616      	mov	r6, r2
 800d5ce:	3201      	adds	r2, #1
 800d5d0:	7830      	ldrb	r0, [r6, #0]
 800d5d2:	f7ff ff9f 	bl	800d514 <__hexdig_fun>
 800d5d6:	2800      	cmp	r0, #0
 800d5d8:	d1f8      	bne.n	800d5cc <__gethex+0x8c>
 800d5da:	1ba4      	subs	r4, r4, r6
 800d5dc:	00a7      	lsls	r7, r4, #2
 800d5de:	7833      	ldrb	r3, [r6, #0]
 800d5e0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d5e4:	2b50      	cmp	r3, #80	@ 0x50
 800d5e6:	d13e      	bne.n	800d666 <__gethex+0x126>
 800d5e8:	7873      	ldrb	r3, [r6, #1]
 800d5ea:	2b2b      	cmp	r3, #43	@ 0x2b
 800d5ec:	d033      	beq.n	800d656 <__gethex+0x116>
 800d5ee:	2b2d      	cmp	r3, #45	@ 0x2d
 800d5f0:	d034      	beq.n	800d65c <__gethex+0x11c>
 800d5f2:	1c71      	adds	r1, r6, #1
 800d5f4:	2400      	movs	r4, #0
 800d5f6:	7808      	ldrb	r0, [r1, #0]
 800d5f8:	f7ff ff8c 	bl	800d514 <__hexdig_fun>
 800d5fc:	1e43      	subs	r3, r0, #1
 800d5fe:	b2db      	uxtb	r3, r3
 800d600:	2b18      	cmp	r3, #24
 800d602:	d830      	bhi.n	800d666 <__gethex+0x126>
 800d604:	f1a0 0210 	sub.w	r2, r0, #16
 800d608:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d60c:	f7ff ff82 	bl	800d514 <__hexdig_fun>
 800d610:	f100 3cff 	add.w	ip, r0, #4294967295
 800d614:	fa5f fc8c 	uxtb.w	ip, ip
 800d618:	f1bc 0f18 	cmp.w	ip, #24
 800d61c:	f04f 030a 	mov.w	r3, #10
 800d620:	d91e      	bls.n	800d660 <__gethex+0x120>
 800d622:	b104      	cbz	r4, 800d626 <__gethex+0xe6>
 800d624:	4252      	negs	r2, r2
 800d626:	4417      	add	r7, r2
 800d628:	f8ca 1000 	str.w	r1, [sl]
 800d62c:	b1ed      	cbz	r5, 800d66a <__gethex+0x12a>
 800d62e:	f1bb 0f00 	cmp.w	fp, #0
 800d632:	bf0c      	ite	eq
 800d634:	2506      	moveq	r5, #6
 800d636:	2500      	movne	r5, #0
 800d638:	4628      	mov	r0, r5
 800d63a:	b005      	add	sp, #20
 800d63c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d640:	2500      	movs	r5, #0
 800d642:	462c      	mov	r4, r5
 800d644:	e7b0      	b.n	800d5a8 <__gethex+0x68>
 800d646:	2c00      	cmp	r4, #0
 800d648:	d1c7      	bne.n	800d5da <__gethex+0x9a>
 800d64a:	4627      	mov	r7, r4
 800d64c:	e7c7      	b.n	800d5de <__gethex+0x9e>
 800d64e:	464e      	mov	r6, r9
 800d650:	462f      	mov	r7, r5
 800d652:	2501      	movs	r5, #1
 800d654:	e7c3      	b.n	800d5de <__gethex+0x9e>
 800d656:	2400      	movs	r4, #0
 800d658:	1cb1      	adds	r1, r6, #2
 800d65a:	e7cc      	b.n	800d5f6 <__gethex+0xb6>
 800d65c:	2401      	movs	r4, #1
 800d65e:	e7fb      	b.n	800d658 <__gethex+0x118>
 800d660:	fb03 0002 	mla	r0, r3, r2, r0
 800d664:	e7ce      	b.n	800d604 <__gethex+0xc4>
 800d666:	4631      	mov	r1, r6
 800d668:	e7de      	b.n	800d628 <__gethex+0xe8>
 800d66a:	eba6 0309 	sub.w	r3, r6, r9
 800d66e:	3b01      	subs	r3, #1
 800d670:	4629      	mov	r1, r5
 800d672:	2b07      	cmp	r3, #7
 800d674:	dc0a      	bgt.n	800d68c <__gethex+0x14c>
 800d676:	9801      	ldr	r0, [sp, #4]
 800d678:	f7fd fe32 	bl	800b2e0 <_Balloc>
 800d67c:	4604      	mov	r4, r0
 800d67e:	b940      	cbnz	r0, 800d692 <__gethex+0x152>
 800d680:	4b5c      	ldr	r3, [pc, #368]	@ (800d7f4 <__gethex+0x2b4>)
 800d682:	4602      	mov	r2, r0
 800d684:	21e4      	movs	r1, #228	@ 0xe4
 800d686:	485c      	ldr	r0, [pc, #368]	@ (800d7f8 <__gethex+0x2b8>)
 800d688:	f7fc fe5e 	bl	800a348 <__assert_func>
 800d68c:	3101      	adds	r1, #1
 800d68e:	105b      	asrs	r3, r3, #1
 800d690:	e7ef      	b.n	800d672 <__gethex+0x132>
 800d692:	f100 0a14 	add.w	sl, r0, #20
 800d696:	2300      	movs	r3, #0
 800d698:	4655      	mov	r5, sl
 800d69a:	469b      	mov	fp, r3
 800d69c:	45b1      	cmp	r9, r6
 800d69e:	d337      	bcc.n	800d710 <__gethex+0x1d0>
 800d6a0:	f845 bb04 	str.w	fp, [r5], #4
 800d6a4:	eba5 050a 	sub.w	r5, r5, sl
 800d6a8:	10ad      	asrs	r5, r5, #2
 800d6aa:	6125      	str	r5, [r4, #16]
 800d6ac:	4658      	mov	r0, fp
 800d6ae:	f7fd ff09 	bl	800b4c4 <__hi0bits>
 800d6b2:	016d      	lsls	r5, r5, #5
 800d6b4:	f8d8 6000 	ldr.w	r6, [r8]
 800d6b8:	1a2d      	subs	r5, r5, r0
 800d6ba:	42b5      	cmp	r5, r6
 800d6bc:	dd54      	ble.n	800d768 <__gethex+0x228>
 800d6be:	1bad      	subs	r5, r5, r6
 800d6c0:	4629      	mov	r1, r5
 800d6c2:	4620      	mov	r0, r4
 800d6c4:	f7fe fa95 	bl	800bbf2 <__any_on>
 800d6c8:	4681      	mov	r9, r0
 800d6ca:	b178      	cbz	r0, 800d6ec <__gethex+0x1ac>
 800d6cc:	1e6b      	subs	r3, r5, #1
 800d6ce:	1159      	asrs	r1, r3, #5
 800d6d0:	f003 021f 	and.w	r2, r3, #31
 800d6d4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d6d8:	f04f 0901 	mov.w	r9, #1
 800d6dc:	fa09 f202 	lsl.w	r2, r9, r2
 800d6e0:	420a      	tst	r2, r1
 800d6e2:	d003      	beq.n	800d6ec <__gethex+0x1ac>
 800d6e4:	454b      	cmp	r3, r9
 800d6e6:	dc36      	bgt.n	800d756 <__gethex+0x216>
 800d6e8:	f04f 0902 	mov.w	r9, #2
 800d6ec:	4629      	mov	r1, r5
 800d6ee:	4620      	mov	r0, r4
 800d6f0:	f7ff febe 	bl	800d470 <rshift>
 800d6f4:	442f      	add	r7, r5
 800d6f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d6fa:	42bb      	cmp	r3, r7
 800d6fc:	da42      	bge.n	800d784 <__gethex+0x244>
 800d6fe:	9801      	ldr	r0, [sp, #4]
 800d700:	4621      	mov	r1, r4
 800d702:	f7fd fe2d 	bl	800b360 <_Bfree>
 800d706:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d708:	2300      	movs	r3, #0
 800d70a:	6013      	str	r3, [r2, #0]
 800d70c:	25a3      	movs	r5, #163	@ 0xa3
 800d70e:	e793      	b.n	800d638 <__gethex+0xf8>
 800d710:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d714:	2a2e      	cmp	r2, #46	@ 0x2e
 800d716:	d012      	beq.n	800d73e <__gethex+0x1fe>
 800d718:	2b20      	cmp	r3, #32
 800d71a:	d104      	bne.n	800d726 <__gethex+0x1e6>
 800d71c:	f845 bb04 	str.w	fp, [r5], #4
 800d720:	f04f 0b00 	mov.w	fp, #0
 800d724:	465b      	mov	r3, fp
 800d726:	7830      	ldrb	r0, [r6, #0]
 800d728:	9303      	str	r3, [sp, #12]
 800d72a:	f7ff fef3 	bl	800d514 <__hexdig_fun>
 800d72e:	9b03      	ldr	r3, [sp, #12]
 800d730:	f000 000f 	and.w	r0, r0, #15
 800d734:	4098      	lsls	r0, r3
 800d736:	ea4b 0b00 	orr.w	fp, fp, r0
 800d73a:	3304      	adds	r3, #4
 800d73c:	e7ae      	b.n	800d69c <__gethex+0x15c>
 800d73e:	45b1      	cmp	r9, r6
 800d740:	d8ea      	bhi.n	800d718 <__gethex+0x1d8>
 800d742:	492b      	ldr	r1, [pc, #172]	@ (800d7f0 <__gethex+0x2b0>)
 800d744:	9303      	str	r3, [sp, #12]
 800d746:	2201      	movs	r2, #1
 800d748:	4630      	mov	r0, r6
 800d74a:	f7ff fd71 	bl	800d230 <strncmp>
 800d74e:	9b03      	ldr	r3, [sp, #12]
 800d750:	2800      	cmp	r0, #0
 800d752:	d1e1      	bne.n	800d718 <__gethex+0x1d8>
 800d754:	e7a2      	b.n	800d69c <__gethex+0x15c>
 800d756:	1ea9      	subs	r1, r5, #2
 800d758:	4620      	mov	r0, r4
 800d75a:	f7fe fa4a 	bl	800bbf2 <__any_on>
 800d75e:	2800      	cmp	r0, #0
 800d760:	d0c2      	beq.n	800d6e8 <__gethex+0x1a8>
 800d762:	f04f 0903 	mov.w	r9, #3
 800d766:	e7c1      	b.n	800d6ec <__gethex+0x1ac>
 800d768:	da09      	bge.n	800d77e <__gethex+0x23e>
 800d76a:	1b75      	subs	r5, r6, r5
 800d76c:	4621      	mov	r1, r4
 800d76e:	9801      	ldr	r0, [sp, #4]
 800d770:	462a      	mov	r2, r5
 800d772:	f7fe f805 	bl	800b780 <__lshift>
 800d776:	1b7f      	subs	r7, r7, r5
 800d778:	4604      	mov	r4, r0
 800d77a:	f100 0a14 	add.w	sl, r0, #20
 800d77e:	f04f 0900 	mov.w	r9, #0
 800d782:	e7b8      	b.n	800d6f6 <__gethex+0x1b6>
 800d784:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d788:	42bd      	cmp	r5, r7
 800d78a:	dd6f      	ble.n	800d86c <__gethex+0x32c>
 800d78c:	1bed      	subs	r5, r5, r7
 800d78e:	42ae      	cmp	r6, r5
 800d790:	dc34      	bgt.n	800d7fc <__gethex+0x2bc>
 800d792:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d796:	2b02      	cmp	r3, #2
 800d798:	d022      	beq.n	800d7e0 <__gethex+0x2a0>
 800d79a:	2b03      	cmp	r3, #3
 800d79c:	d024      	beq.n	800d7e8 <__gethex+0x2a8>
 800d79e:	2b01      	cmp	r3, #1
 800d7a0:	d115      	bne.n	800d7ce <__gethex+0x28e>
 800d7a2:	42ae      	cmp	r6, r5
 800d7a4:	d113      	bne.n	800d7ce <__gethex+0x28e>
 800d7a6:	2e01      	cmp	r6, #1
 800d7a8:	d10b      	bne.n	800d7c2 <__gethex+0x282>
 800d7aa:	9a02      	ldr	r2, [sp, #8]
 800d7ac:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d7b0:	6013      	str	r3, [r2, #0]
 800d7b2:	2301      	movs	r3, #1
 800d7b4:	6123      	str	r3, [r4, #16]
 800d7b6:	f8ca 3000 	str.w	r3, [sl]
 800d7ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d7bc:	2562      	movs	r5, #98	@ 0x62
 800d7be:	601c      	str	r4, [r3, #0]
 800d7c0:	e73a      	b.n	800d638 <__gethex+0xf8>
 800d7c2:	1e71      	subs	r1, r6, #1
 800d7c4:	4620      	mov	r0, r4
 800d7c6:	f7fe fa14 	bl	800bbf2 <__any_on>
 800d7ca:	2800      	cmp	r0, #0
 800d7cc:	d1ed      	bne.n	800d7aa <__gethex+0x26a>
 800d7ce:	9801      	ldr	r0, [sp, #4]
 800d7d0:	4621      	mov	r1, r4
 800d7d2:	f7fd fdc5 	bl	800b360 <_Bfree>
 800d7d6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d7d8:	2300      	movs	r3, #0
 800d7da:	6013      	str	r3, [r2, #0]
 800d7dc:	2550      	movs	r5, #80	@ 0x50
 800d7de:	e72b      	b.n	800d638 <__gethex+0xf8>
 800d7e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d1f3      	bne.n	800d7ce <__gethex+0x28e>
 800d7e6:	e7e0      	b.n	800d7aa <__gethex+0x26a>
 800d7e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d1dd      	bne.n	800d7aa <__gethex+0x26a>
 800d7ee:	e7ee      	b.n	800d7ce <__gethex+0x28e>
 800d7f0:	0800e700 	.word	0x0800e700
 800d7f4:	0800e696 	.word	0x0800e696
 800d7f8:	0800e71b 	.word	0x0800e71b
 800d7fc:	1e6f      	subs	r7, r5, #1
 800d7fe:	f1b9 0f00 	cmp.w	r9, #0
 800d802:	d130      	bne.n	800d866 <__gethex+0x326>
 800d804:	b127      	cbz	r7, 800d810 <__gethex+0x2d0>
 800d806:	4639      	mov	r1, r7
 800d808:	4620      	mov	r0, r4
 800d80a:	f7fe f9f2 	bl	800bbf2 <__any_on>
 800d80e:	4681      	mov	r9, r0
 800d810:	117a      	asrs	r2, r7, #5
 800d812:	2301      	movs	r3, #1
 800d814:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d818:	f007 071f 	and.w	r7, r7, #31
 800d81c:	40bb      	lsls	r3, r7
 800d81e:	4213      	tst	r3, r2
 800d820:	4629      	mov	r1, r5
 800d822:	4620      	mov	r0, r4
 800d824:	bf18      	it	ne
 800d826:	f049 0902 	orrne.w	r9, r9, #2
 800d82a:	f7ff fe21 	bl	800d470 <rshift>
 800d82e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d832:	1b76      	subs	r6, r6, r5
 800d834:	2502      	movs	r5, #2
 800d836:	f1b9 0f00 	cmp.w	r9, #0
 800d83a:	d047      	beq.n	800d8cc <__gethex+0x38c>
 800d83c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d840:	2b02      	cmp	r3, #2
 800d842:	d015      	beq.n	800d870 <__gethex+0x330>
 800d844:	2b03      	cmp	r3, #3
 800d846:	d017      	beq.n	800d878 <__gethex+0x338>
 800d848:	2b01      	cmp	r3, #1
 800d84a:	d109      	bne.n	800d860 <__gethex+0x320>
 800d84c:	f019 0f02 	tst.w	r9, #2
 800d850:	d006      	beq.n	800d860 <__gethex+0x320>
 800d852:	f8da 3000 	ldr.w	r3, [sl]
 800d856:	ea49 0903 	orr.w	r9, r9, r3
 800d85a:	f019 0f01 	tst.w	r9, #1
 800d85e:	d10e      	bne.n	800d87e <__gethex+0x33e>
 800d860:	f045 0510 	orr.w	r5, r5, #16
 800d864:	e032      	b.n	800d8cc <__gethex+0x38c>
 800d866:	f04f 0901 	mov.w	r9, #1
 800d86a:	e7d1      	b.n	800d810 <__gethex+0x2d0>
 800d86c:	2501      	movs	r5, #1
 800d86e:	e7e2      	b.n	800d836 <__gethex+0x2f6>
 800d870:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d872:	f1c3 0301 	rsb	r3, r3, #1
 800d876:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d878:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d0f0      	beq.n	800d860 <__gethex+0x320>
 800d87e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d882:	f104 0314 	add.w	r3, r4, #20
 800d886:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d88a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d88e:	f04f 0c00 	mov.w	ip, #0
 800d892:	4618      	mov	r0, r3
 800d894:	f853 2b04 	ldr.w	r2, [r3], #4
 800d898:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d89c:	d01b      	beq.n	800d8d6 <__gethex+0x396>
 800d89e:	3201      	adds	r2, #1
 800d8a0:	6002      	str	r2, [r0, #0]
 800d8a2:	2d02      	cmp	r5, #2
 800d8a4:	f104 0314 	add.w	r3, r4, #20
 800d8a8:	d13c      	bne.n	800d924 <__gethex+0x3e4>
 800d8aa:	f8d8 2000 	ldr.w	r2, [r8]
 800d8ae:	3a01      	subs	r2, #1
 800d8b0:	42b2      	cmp	r2, r6
 800d8b2:	d109      	bne.n	800d8c8 <__gethex+0x388>
 800d8b4:	1171      	asrs	r1, r6, #5
 800d8b6:	2201      	movs	r2, #1
 800d8b8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d8bc:	f006 061f 	and.w	r6, r6, #31
 800d8c0:	fa02 f606 	lsl.w	r6, r2, r6
 800d8c4:	421e      	tst	r6, r3
 800d8c6:	d13a      	bne.n	800d93e <__gethex+0x3fe>
 800d8c8:	f045 0520 	orr.w	r5, r5, #32
 800d8cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d8ce:	601c      	str	r4, [r3, #0]
 800d8d0:	9b02      	ldr	r3, [sp, #8]
 800d8d2:	601f      	str	r7, [r3, #0]
 800d8d4:	e6b0      	b.n	800d638 <__gethex+0xf8>
 800d8d6:	4299      	cmp	r1, r3
 800d8d8:	f843 cc04 	str.w	ip, [r3, #-4]
 800d8dc:	d8d9      	bhi.n	800d892 <__gethex+0x352>
 800d8de:	68a3      	ldr	r3, [r4, #8]
 800d8e0:	459b      	cmp	fp, r3
 800d8e2:	db17      	blt.n	800d914 <__gethex+0x3d4>
 800d8e4:	6861      	ldr	r1, [r4, #4]
 800d8e6:	9801      	ldr	r0, [sp, #4]
 800d8e8:	3101      	adds	r1, #1
 800d8ea:	f7fd fcf9 	bl	800b2e0 <_Balloc>
 800d8ee:	4681      	mov	r9, r0
 800d8f0:	b918      	cbnz	r0, 800d8fa <__gethex+0x3ba>
 800d8f2:	4b1a      	ldr	r3, [pc, #104]	@ (800d95c <__gethex+0x41c>)
 800d8f4:	4602      	mov	r2, r0
 800d8f6:	2184      	movs	r1, #132	@ 0x84
 800d8f8:	e6c5      	b.n	800d686 <__gethex+0x146>
 800d8fa:	6922      	ldr	r2, [r4, #16]
 800d8fc:	3202      	adds	r2, #2
 800d8fe:	f104 010c 	add.w	r1, r4, #12
 800d902:	0092      	lsls	r2, r2, #2
 800d904:	300c      	adds	r0, #12
 800d906:	f7fc fd0a 	bl	800a31e <memcpy>
 800d90a:	4621      	mov	r1, r4
 800d90c:	9801      	ldr	r0, [sp, #4]
 800d90e:	f7fd fd27 	bl	800b360 <_Bfree>
 800d912:	464c      	mov	r4, r9
 800d914:	6923      	ldr	r3, [r4, #16]
 800d916:	1c5a      	adds	r2, r3, #1
 800d918:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d91c:	6122      	str	r2, [r4, #16]
 800d91e:	2201      	movs	r2, #1
 800d920:	615a      	str	r2, [r3, #20]
 800d922:	e7be      	b.n	800d8a2 <__gethex+0x362>
 800d924:	6922      	ldr	r2, [r4, #16]
 800d926:	455a      	cmp	r2, fp
 800d928:	dd0b      	ble.n	800d942 <__gethex+0x402>
 800d92a:	2101      	movs	r1, #1
 800d92c:	4620      	mov	r0, r4
 800d92e:	f7ff fd9f 	bl	800d470 <rshift>
 800d932:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d936:	3701      	adds	r7, #1
 800d938:	42bb      	cmp	r3, r7
 800d93a:	f6ff aee0 	blt.w	800d6fe <__gethex+0x1be>
 800d93e:	2501      	movs	r5, #1
 800d940:	e7c2      	b.n	800d8c8 <__gethex+0x388>
 800d942:	f016 061f 	ands.w	r6, r6, #31
 800d946:	d0fa      	beq.n	800d93e <__gethex+0x3fe>
 800d948:	4453      	add	r3, sl
 800d94a:	f1c6 0620 	rsb	r6, r6, #32
 800d94e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d952:	f7fd fdb7 	bl	800b4c4 <__hi0bits>
 800d956:	42b0      	cmp	r0, r6
 800d958:	dbe7      	blt.n	800d92a <__gethex+0x3ea>
 800d95a:	e7f0      	b.n	800d93e <__gethex+0x3fe>
 800d95c:	0800e696 	.word	0x0800e696

0800d960 <L_shift>:
 800d960:	f1c2 0208 	rsb	r2, r2, #8
 800d964:	0092      	lsls	r2, r2, #2
 800d966:	b570      	push	{r4, r5, r6, lr}
 800d968:	f1c2 0620 	rsb	r6, r2, #32
 800d96c:	6843      	ldr	r3, [r0, #4]
 800d96e:	6804      	ldr	r4, [r0, #0]
 800d970:	fa03 f506 	lsl.w	r5, r3, r6
 800d974:	432c      	orrs	r4, r5
 800d976:	40d3      	lsrs	r3, r2
 800d978:	6004      	str	r4, [r0, #0]
 800d97a:	f840 3f04 	str.w	r3, [r0, #4]!
 800d97e:	4288      	cmp	r0, r1
 800d980:	d3f4      	bcc.n	800d96c <L_shift+0xc>
 800d982:	bd70      	pop	{r4, r5, r6, pc}

0800d984 <__match>:
 800d984:	b530      	push	{r4, r5, lr}
 800d986:	6803      	ldr	r3, [r0, #0]
 800d988:	3301      	adds	r3, #1
 800d98a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d98e:	b914      	cbnz	r4, 800d996 <__match+0x12>
 800d990:	6003      	str	r3, [r0, #0]
 800d992:	2001      	movs	r0, #1
 800d994:	bd30      	pop	{r4, r5, pc}
 800d996:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d99a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d99e:	2d19      	cmp	r5, #25
 800d9a0:	bf98      	it	ls
 800d9a2:	3220      	addls	r2, #32
 800d9a4:	42a2      	cmp	r2, r4
 800d9a6:	d0f0      	beq.n	800d98a <__match+0x6>
 800d9a8:	2000      	movs	r0, #0
 800d9aa:	e7f3      	b.n	800d994 <__match+0x10>

0800d9ac <__hexnan>:
 800d9ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9b0:	680b      	ldr	r3, [r1, #0]
 800d9b2:	6801      	ldr	r1, [r0, #0]
 800d9b4:	115e      	asrs	r6, r3, #5
 800d9b6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d9ba:	f013 031f 	ands.w	r3, r3, #31
 800d9be:	b087      	sub	sp, #28
 800d9c0:	bf18      	it	ne
 800d9c2:	3604      	addne	r6, #4
 800d9c4:	2500      	movs	r5, #0
 800d9c6:	1f37      	subs	r7, r6, #4
 800d9c8:	4682      	mov	sl, r0
 800d9ca:	4690      	mov	r8, r2
 800d9cc:	9301      	str	r3, [sp, #4]
 800d9ce:	f846 5c04 	str.w	r5, [r6, #-4]
 800d9d2:	46b9      	mov	r9, r7
 800d9d4:	463c      	mov	r4, r7
 800d9d6:	9502      	str	r5, [sp, #8]
 800d9d8:	46ab      	mov	fp, r5
 800d9da:	784a      	ldrb	r2, [r1, #1]
 800d9dc:	1c4b      	adds	r3, r1, #1
 800d9de:	9303      	str	r3, [sp, #12]
 800d9e0:	b342      	cbz	r2, 800da34 <__hexnan+0x88>
 800d9e2:	4610      	mov	r0, r2
 800d9e4:	9105      	str	r1, [sp, #20]
 800d9e6:	9204      	str	r2, [sp, #16]
 800d9e8:	f7ff fd94 	bl	800d514 <__hexdig_fun>
 800d9ec:	2800      	cmp	r0, #0
 800d9ee:	d151      	bne.n	800da94 <__hexnan+0xe8>
 800d9f0:	9a04      	ldr	r2, [sp, #16]
 800d9f2:	9905      	ldr	r1, [sp, #20]
 800d9f4:	2a20      	cmp	r2, #32
 800d9f6:	d818      	bhi.n	800da2a <__hexnan+0x7e>
 800d9f8:	9b02      	ldr	r3, [sp, #8]
 800d9fa:	459b      	cmp	fp, r3
 800d9fc:	dd13      	ble.n	800da26 <__hexnan+0x7a>
 800d9fe:	454c      	cmp	r4, r9
 800da00:	d206      	bcs.n	800da10 <__hexnan+0x64>
 800da02:	2d07      	cmp	r5, #7
 800da04:	dc04      	bgt.n	800da10 <__hexnan+0x64>
 800da06:	462a      	mov	r2, r5
 800da08:	4649      	mov	r1, r9
 800da0a:	4620      	mov	r0, r4
 800da0c:	f7ff ffa8 	bl	800d960 <L_shift>
 800da10:	4544      	cmp	r4, r8
 800da12:	d952      	bls.n	800daba <__hexnan+0x10e>
 800da14:	2300      	movs	r3, #0
 800da16:	f1a4 0904 	sub.w	r9, r4, #4
 800da1a:	f844 3c04 	str.w	r3, [r4, #-4]
 800da1e:	f8cd b008 	str.w	fp, [sp, #8]
 800da22:	464c      	mov	r4, r9
 800da24:	461d      	mov	r5, r3
 800da26:	9903      	ldr	r1, [sp, #12]
 800da28:	e7d7      	b.n	800d9da <__hexnan+0x2e>
 800da2a:	2a29      	cmp	r2, #41	@ 0x29
 800da2c:	d157      	bne.n	800dade <__hexnan+0x132>
 800da2e:	3102      	adds	r1, #2
 800da30:	f8ca 1000 	str.w	r1, [sl]
 800da34:	f1bb 0f00 	cmp.w	fp, #0
 800da38:	d051      	beq.n	800dade <__hexnan+0x132>
 800da3a:	454c      	cmp	r4, r9
 800da3c:	d206      	bcs.n	800da4c <__hexnan+0xa0>
 800da3e:	2d07      	cmp	r5, #7
 800da40:	dc04      	bgt.n	800da4c <__hexnan+0xa0>
 800da42:	462a      	mov	r2, r5
 800da44:	4649      	mov	r1, r9
 800da46:	4620      	mov	r0, r4
 800da48:	f7ff ff8a 	bl	800d960 <L_shift>
 800da4c:	4544      	cmp	r4, r8
 800da4e:	d936      	bls.n	800dabe <__hexnan+0x112>
 800da50:	f1a8 0204 	sub.w	r2, r8, #4
 800da54:	4623      	mov	r3, r4
 800da56:	f853 1b04 	ldr.w	r1, [r3], #4
 800da5a:	f842 1f04 	str.w	r1, [r2, #4]!
 800da5e:	429f      	cmp	r7, r3
 800da60:	d2f9      	bcs.n	800da56 <__hexnan+0xaa>
 800da62:	1b3b      	subs	r3, r7, r4
 800da64:	f023 0303 	bic.w	r3, r3, #3
 800da68:	3304      	adds	r3, #4
 800da6a:	3401      	adds	r4, #1
 800da6c:	3e03      	subs	r6, #3
 800da6e:	42b4      	cmp	r4, r6
 800da70:	bf88      	it	hi
 800da72:	2304      	movhi	r3, #4
 800da74:	4443      	add	r3, r8
 800da76:	2200      	movs	r2, #0
 800da78:	f843 2b04 	str.w	r2, [r3], #4
 800da7c:	429f      	cmp	r7, r3
 800da7e:	d2fb      	bcs.n	800da78 <__hexnan+0xcc>
 800da80:	683b      	ldr	r3, [r7, #0]
 800da82:	b91b      	cbnz	r3, 800da8c <__hexnan+0xe0>
 800da84:	4547      	cmp	r7, r8
 800da86:	d128      	bne.n	800dada <__hexnan+0x12e>
 800da88:	2301      	movs	r3, #1
 800da8a:	603b      	str	r3, [r7, #0]
 800da8c:	2005      	movs	r0, #5
 800da8e:	b007      	add	sp, #28
 800da90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da94:	3501      	adds	r5, #1
 800da96:	2d08      	cmp	r5, #8
 800da98:	f10b 0b01 	add.w	fp, fp, #1
 800da9c:	dd06      	ble.n	800daac <__hexnan+0x100>
 800da9e:	4544      	cmp	r4, r8
 800daa0:	d9c1      	bls.n	800da26 <__hexnan+0x7a>
 800daa2:	2300      	movs	r3, #0
 800daa4:	f844 3c04 	str.w	r3, [r4, #-4]
 800daa8:	2501      	movs	r5, #1
 800daaa:	3c04      	subs	r4, #4
 800daac:	6822      	ldr	r2, [r4, #0]
 800daae:	f000 000f 	and.w	r0, r0, #15
 800dab2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800dab6:	6020      	str	r0, [r4, #0]
 800dab8:	e7b5      	b.n	800da26 <__hexnan+0x7a>
 800daba:	2508      	movs	r5, #8
 800dabc:	e7b3      	b.n	800da26 <__hexnan+0x7a>
 800dabe:	9b01      	ldr	r3, [sp, #4]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d0dd      	beq.n	800da80 <__hexnan+0xd4>
 800dac4:	f1c3 0320 	rsb	r3, r3, #32
 800dac8:	f04f 32ff 	mov.w	r2, #4294967295
 800dacc:	40da      	lsrs	r2, r3
 800dace:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800dad2:	4013      	ands	r3, r2
 800dad4:	f846 3c04 	str.w	r3, [r6, #-4]
 800dad8:	e7d2      	b.n	800da80 <__hexnan+0xd4>
 800dada:	3f04      	subs	r7, #4
 800dadc:	e7d0      	b.n	800da80 <__hexnan+0xd4>
 800dade:	2004      	movs	r0, #4
 800dae0:	e7d5      	b.n	800da8e <__hexnan+0xe2>

0800dae2 <__ascii_mbtowc>:
 800dae2:	b082      	sub	sp, #8
 800dae4:	b901      	cbnz	r1, 800dae8 <__ascii_mbtowc+0x6>
 800dae6:	a901      	add	r1, sp, #4
 800dae8:	b142      	cbz	r2, 800dafc <__ascii_mbtowc+0x1a>
 800daea:	b14b      	cbz	r3, 800db00 <__ascii_mbtowc+0x1e>
 800daec:	7813      	ldrb	r3, [r2, #0]
 800daee:	600b      	str	r3, [r1, #0]
 800daf0:	7812      	ldrb	r2, [r2, #0]
 800daf2:	1e10      	subs	r0, r2, #0
 800daf4:	bf18      	it	ne
 800daf6:	2001      	movne	r0, #1
 800daf8:	b002      	add	sp, #8
 800dafa:	4770      	bx	lr
 800dafc:	4610      	mov	r0, r2
 800dafe:	e7fb      	b.n	800daf8 <__ascii_mbtowc+0x16>
 800db00:	f06f 0001 	mvn.w	r0, #1
 800db04:	e7f8      	b.n	800daf8 <__ascii_mbtowc+0x16>

0800db06 <_realloc_r>:
 800db06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db0a:	4607      	mov	r7, r0
 800db0c:	4614      	mov	r4, r2
 800db0e:	460d      	mov	r5, r1
 800db10:	b921      	cbnz	r1, 800db1c <_realloc_r+0x16>
 800db12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db16:	4611      	mov	r1, r2
 800db18:	f7fd bb56 	b.w	800b1c8 <_malloc_r>
 800db1c:	b92a      	cbnz	r2, 800db2a <_realloc_r+0x24>
 800db1e:	f7fd fa93 	bl	800b048 <_free_r>
 800db22:	4625      	mov	r5, r4
 800db24:	4628      	mov	r0, r5
 800db26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db2a:	f000 fbfd 	bl	800e328 <_malloc_usable_size_r>
 800db2e:	4284      	cmp	r4, r0
 800db30:	4606      	mov	r6, r0
 800db32:	d802      	bhi.n	800db3a <_realloc_r+0x34>
 800db34:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800db38:	d8f4      	bhi.n	800db24 <_realloc_r+0x1e>
 800db3a:	4621      	mov	r1, r4
 800db3c:	4638      	mov	r0, r7
 800db3e:	f7fd fb43 	bl	800b1c8 <_malloc_r>
 800db42:	4680      	mov	r8, r0
 800db44:	b908      	cbnz	r0, 800db4a <_realloc_r+0x44>
 800db46:	4645      	mov	r5, r8
 800db48:	e7ec      	b.n	800db24 <_realloc_r+0x1e>
 800db4a:	42b4      	cmp	r4, r6
 800db4c:	4622      	mov	r2, r4
 800db4e:	4629      	mov	r1, r5
 800db50:	bf28      	it	cs
 800db52:	4632      	movcs	r2, r6
 800db54:	f7fc fbe3 	bl	800a31e <memcpy>
 800db58:	4629      	mov	r1, r5
 800db5a:	4638      	mov	r0, r7
 800db5c:	f7fd fa74 	bl	800b048 <_free_r>
 800db60:	e7f1      	b.n	800db46 <_realloc_r+0x40>

0800db62 <__ascii_wctomb>:
 800db62:	4603      	mov	r3, r0
 800db64:	4608      	mov	r0, r1
 800db66:	b141      	cbz	r1, 800db7a <__ascii_wctomb+0x18>
 800db68:	2aff      	cmp	r2, #255	@ 0xff
 800db6a:	d904      	bls.n	800db76 <__ascii_wctomb+0x14>
 800db6c:	228a      	movs	r2, #138	@ 0x8a
 800db6e:	601a      	str	r2, [r3, #0]
 800db70:	f04f 30ff 	mov.w	r0, #4294967295
 800db74:	4770      	bx	lr
 800db76:	700a      	strb	r2, [r1, #0]
 800db78:	2001      	movs	r0, #1
 800db7a:	4770      	bx	lr

0800db7c <_sungetc_r>:
 800db7c:	b538      	push	{r3, r4, r5, lr}
 800db7e:	1c4b      	adds	r3, r1, #1
 800db80:	4614      	mov	r4, r2
 800db82:	d103      	bne.n	800db8c <_sungetc_r+0x10>
 800db84:	f04f 35ff 	mov.w	r5, #4294967295
 800db88:	4628      	mov	r0, r5
 800db8a:	bd38      	pop	{r3, r4, r5, pc}
 800db8c:	8993      	ldrh	r3, [r2, #12]
 800db8e:	f023 0320 	bic.w	r3, r3, #32
 800db92:	8193      	strh	r3, [r2, #12]
 800db94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800db96:	6852      	ldr	r2, [r2, #4]
 800db98:	b2cd      	uxtb	r5, r1
 800db9a:	b18b      	cbz	r3, 800dbc0 <_sungetc_r+0x44>
 800db9c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800db9e:	4293      	cmp	r3, r2
 800dba0:	dd08      	ble.n	800dbb4 <_sungetc_r+0x38>
 800dba2:	6823      	ldr	r3, [r4, #0]
 800dba4:	1e5a      	subs	r2, r3, #1
 800dba6:	6022      	str	r2, [r4, #0]
 800dba8:	f803 5c01 	strb.w	r5, [r3, #-1]
 800dbac:	6863      	ldr	r3, [r4, #4]
 800dbae:	3301      	adds	r3, #1
 800dbb0:	6063      	str	r3, [r4, #4]
 800dbb2:	e7e9      	b.n	800db88 <_sungetc_r+0xc>
 800dbb4:	4621      	mov	r1, r4
 800dbb6:	f000 fb38 	bl	800e22a <__submore>
 800dbba:	2800      	cmp	r0, #0
 800dbbc:	d0f1      	beq.n	800dba2 <_sungetc_r+0x26>
 800dbbe:	e7e1      	b.n	800db84 <_sungetc_r+0x8>
 800dbc0:	6921      	ldr	r1, [r4, #16]
 800dbc2:	6823      	ldr	r3, [r4, #0]
 800dbc4:	b151      	cbz	r1, 800dbdc <_sungetc_r+0x60>
 800dbc6:	4299      	cmp	r1, r3
 800dbc8:	d208      	bcs.n	800dbdc <_sungetc_r+0x60>
 800dbca:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800dbce:	42a9      	cmp	r1, r5
 800dbd0:	d104      	bne.n	800dbdc <_sungetc_r+0x60>
 800dbd2:	3b01      	subs	r3, #1
 800dbd4:	3201      	adds	r2, #1
 800dbd6:	6023      	str	r3, [r4, #0]
 800dbd8:	6062      	str	r2, [r4, #4]
 800dbda:	e7d5      	b.n	800db88 <_sungetc_r+0xc>
 800dbdc:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800dbe0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dbe4:	6363      	str	r3, [r4, #52]	@ 0x34
 800dbe6:	2303      	movs	r3, #3
 800dbe8:	63a3      	str	r3, [r4, #56]	@ 0x38
 800dbea:	4623      	mov	r3, r4
 800dbec:	f803 5f46 	strb.w	r5, [r3, #70]!
 800dbf0:	6023      	str	r3, [r4, #0]
 800dbf2:	2301      	movs	r3, #1
 800dbf4:	e7dc      	b.n	800dbb0 <_sungetc_r+0x34>

0800dbf6 <__ssrefill_r>:
 800dbf6:	b510      	push	{r4, lr}
 800dbf8:	460c      	mov	r4, r1
 800dbfa:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800dbfc:	b169      	cbz	r1, 800dc1a <__ssrefill_r+0x24>
 800dbfe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dc02:	4299      	cmp	r1, r3
 800dc04:	d001      	beq.n	800dc0a <__ssrefill_r+0x14>
 800dc06:	f7fd fa1f 	bl	800b048 <_free_r>
 800dc0a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dc0c:	6063      	str	r3, [r4, #4]
 800dc0e:	2000      	movs	r0, #0
 800dc10:	6360      	str	r0, [r4, #52]	@ 0x34
 800dc12:	b113      	cbz	r3, 800dc1a <__ssrefill_r+0x24>
 800dc14:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800dc16:	6023      	str	r3, [r4, #0]
 800dc18:	bd10      	pop	{r4, pc}
 800dc1a:	6923      	ldr	r3, [r4, #16]
 800dc1c:	6023      	str	r3, [r4, #0]
 800dc1e:	2300      	movs	r3, #0
 800dc20:	6063      	str	r3, [r4, #4]
 800dc22:	89a3      	ldrh	r3, [r4, #12]
 800dc24:	f043 0320 	orr.w	r3, r3, #32
 800dc28:	81a3      	strh	r3, [r4, #12]
 800dc2a:	f04f 30ff 	mov.w	r0, #4294967295
 800dc2e:	e7f3      	b.n	800dc18 <__ssrefill_r+0x22>

0800dc30 <__ssvfiscanf_r>:
 800dc30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc34:	460c      	mov	r4, r1
 800dc36:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800dc3a:	2100      	movs	r1, #0
 800dc3c:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800dc40:	49a6      	ldr	r1, [pc, #664]	@ (800dedc <__ssvfiscanf_r+0x2ac>)
 800dc42:	91a0      	str	r1, [sp, #640]	@ 0x280
 800dc44:	f10d 0804 	add.w	r8, sp, #4
 800dc48:	49a5      	ldr	r1, [pc, #660]	@ (800dee0 <__ssvfiscanf_r+0x2b0>)
 800dc4a:	4fa6      	ldr	r7, [pc, #664]	@ (800dee4 <__ssvfiscanf_r+0x2b4>)
 800dc4c:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800dc50:	4606      	mov	r6, r0
 800dc52:	91a1      	str	r1, [sp, #644]	@ 0x284
 800dc54:	9300      	str	r3, [sp, #0]
 800dc56:	f892 9000 	ldrb.w	r9, [r2]
 800dc5a:	f1b9 0f00 	cmp.w	r9, #0
 800dc5e:	f000 8158 	beq.w	800df12 <__ssvfiscanf_r+0x2e2>
 800dc62:	f817 3009 	ldrb.w	r3, [r7, r9]
 800dc66:	f013 0308 	ands.w	r3, r3, #8
 800dc6a:	f102 0501 	add.w	r5, r2, #1
 800dc6e:	d019      	beq.n	800dca4 <__ssvfiscanf_r+0x74>
 800dc70:	6863      	ldr	r3, [r4, #4]
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	dd0f      	ble.n	800dc96 <__ssvfiscanf_r+0x66>
 800dc76:	6823      	ldr	r3, [r4, #0]
 800dc78:	781a      	ldrb	r2, [r3, #0]
 800dc7a:	5cba      	ldrb	r2, [r7, r2]
 800dc7c:	0712      	lsls	r2, r2, #28
 800dc7e:	d401      	bmi.n	800dc84 <__ssvfiscanf_r+0x54>
 800dc80:	462a      	mov	r2, r5
 800dc82:	e7e8      	b.n	800dc56 <__ssvfiscanf_r+0x26>
 800dc84:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800dc86:	3201      	adds	r2, #1
 800dc88:	9245      	str	r2, [sp, #276]	@ 0x114
 800dc8a:	6862      	ldr	r2, [r4, #4]
 800dc8c:	3301      	adds	r3, #1
 800dc8e:	3a01      	subs	r2, #1
 800dc90:	6062      	str	r2, [r4, #4]
 800dc92:	6023      	str	r3, [r4, #0]
 800dc94:	e7ec      	b.n	800dc70 <__ssvfiscanf_r+0x40>
 800dc96:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800dc98:	4621      	mov	r1, r4
 800dc9a:	4630      	mov	r0, r6
 800dc9c:	4798      	blx	r3
 800dc9e:	2800      	cmp	r0, #0
 800dca0:	d0e9      	beq.n	800dc76 <__ssvfiscanf_r+0x46>
 800dca2:	e7ed      	b.n	800dc80 <__ssvfiscanf_r+0x50>
 800dca4:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800dca8:	f040 8085 	bne.w	800ddb6 <__ssvfiscanf_r+0x186>
 800dcac:	9341      	str	r3, [sp, #260]	@ 0x104
 800dcae:	9343      	str	r3, [sp, #268]	@ 0x10c
 800dcb0:	7853      	ldrb	r3, [r2, #1]
 800dcb2:	2b2a      	cmp	r3, #42	@ 0x2a
 800dcb4:	bf02      	ittt	eq
 800dcb6:	2310      	moveq	r3, #16
 800dcb8:	1c95      	addeq	r5, r2, #2
 800dcba:	9341      	streq	r3, [sp, #260]	@ 0x104
 800dcbc:	220a      	movs	r2, #10
 800dcbe:	46aa      	mov	sl, r5
 800dcc0:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800dcc4:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800dcc8:	2b09      	cmp	r3, #9
 800dcca:	d91e      	bls.n	800dd0a <__ssvfiscanf_r+0xda>
 800dccc:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800dee8 <__ssvfiscanf_r+0x2b8>
 800dcd0:	2203      	movs	r2, #3
 800dcd2:	4658      	mov	r0, fp
 800dcd4:	f7f2 fa8c 	bl	80001f0 <memchr>
 800dcd8:	b138      	cbz	r0, 800dcea <__ssvfiscanf_r+0xba>
 800dcda:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800dcdc:	eba0 000b 	sub.w	r0, r0, fp
 800dce0:	2301      	movs	r3, #1
 800dce2:	4083      	lsls	r3, r0
 800dce4:	4313      	orrs	r3, r2
 800dce6:	9341      	str	r3, [sp, #260]	@ 0x104
 800dce8:	4655      	mov	r5, sl
 800dcea:	f815 3b01 	ldrb.w	r3, [r5], #1
 800dcee:	2b78      	cmp	r3, #120	@ 0x78
 800dcf0:	d806      	bhi.n	800dd00 <__ssvfiscanf_r+0xd0>
 800dcf2:	2b57      	cmp	r3, #87	@ 0x57
 800dcf4:	d810      	bhi.n	800dd18 <__ssvfiscanf_r+0xe8>
 800dcf6:	2b25      	cmp	r3, #37	@ 0x25
 800dcf8:	d05d      	beq.n	800ddb6 <__ssvfiscanf_r+0x186>
 800dcfa:	d857      	bhi.n	800ddac <__ssvfiscanf_r+0x17c>
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d075      	beq.n	800ddec <__ssvfiscanf_r+0x1bc>
 800dd00:	2303      	movs	r3, #3
 800dd02:	9347      	str	r3, [sp, #284]	@ 0x11c
 800dd04:	230a      	movs	r3, #10
 800dd06:	9342      	str	r3, [sp, #264]	@ 0x108
 800dd08:	e088      	b.n	800de1c <__ssvfiscanf_r+0x1ec>
 800dd0a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800dd0c:	fb02 1103 	mla	r1, r2, r3, r1
 800dd10:	3930      	subs	r1, #48	@ 0x30
 800dd12:	9143      	str	r1, [sp, #268]	@ 0x10c
 800dd14:	4655      	mov	r5, sl
 800dd16:	e7d2      	b.n	800dcbe <__ssvfiscanf_r+0x8e>
 800dd18:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800dd1c:	2a20      	cmp	r2, #32
 800dd1e:	d8ef      	bhi.n	800dd00 <__ssvfiscanf_r+0xd0>
 800dd20:	a101      	add	r1, pc, #4	@ (adr r1, 800dd28 <__ssvfiscanf_r+0xf8>)
 800dd22:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800dd26:	bf00      	nop
 800dd28:	0800ddfb 	.word	0x0800ddfb
 800dd2c:	0800dd01 	.word	0x0800dd01
 800dd30:	0800dd01 	.word	0x0800dd01
 800dd34:	0800de55 	.word	0x0800de55
 800dd38:	0800dd01 	.word	0x0800dd01
 800dd3c:	0800dd01 	.word	0x0800dd01
 800dd40:	0800dd01 	.word	0x0800dd01
 800dd44:	0800dd01 	.word	0x0800dd01
 800dd48:	0800dd01 	.word	0x0800dd01
 800dd4c:	0800dd01 	.word	0x0800dd01
 800dd50:	0800dd01 	.word	0x0800dd01
 800dd54:	0800de6b 	.word	0x0800de6b
 800dd58:	0800de51 	.word	0x0800de51
 800dd5c:	0800ddb3 	.word	0x0800ddb3
 800dd60:	0800ddb3 	.word	0x0800ddb3
 800dd64:	0800ddb3 	.word	0x0800ddb3
 800dd68:	0800dd01 	.word	0x0800dd01
 800dd6c:	0800de0d 	.word	0x0800de0d
 800dd70:	0800dd01 	.word	0x0800dd01
 800dd74:	0800dd01 	.word	0x0800dd01
 800dd78:	0800dd01 	.word	0x0800dd01
 800dd7c:	0800dd01 	.word	0x0800dd01
 800dd80:	0800de7b 	.word	0x0800de7b
 800dd84:	0800de15 	.word	0x0800de15
 800dd88:	0800ddf3 	.word	0x0800ddf3
 800dd8c:	0800dd01 	.word	0x0800dd01
 800dd90:	0800dd01 	.word	0x0800dd01
 800dd94:	0800de77 	.word	0x0800de77
 800dd98:	0800dd01 	.word	0x0800dd01
 800dd9c:	0800de51 	.word	0x0800de51
 800dda0:	0800dd01 	.word	0x0800dd01
 800dda4:	0800dd01 	.word	0x0800dd01
 800dda8:	0800ddfb 	.word	0x0800ddfb
 800ddac:	3b45      	subs	r3, #69	@ 0x45
 800ddae:	2b02      	cmp	r3, #2
 800ddb0:	d8a6      	bhi.n	800dd00 <__ssvfiscanf_r+0xd0>
 800ddb2:	2305      	movs	r3, #5
 800ddb4:	e031      	b.n	800de1a <__ssvfiscanf_r+0x1ea>
 800ddb6:	6863      	ldr	r3, [r4, #4]
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	dd0d      	ble.n	800ddd8 <__ssvfiscanf_r+0x1a8>
 800ddbc:	6823      	ldr	r3, [r4, #0]
 800ddbe:	781a      	ldrb	r2, [r3, #0]
 800ddc0:	454a      	cmp	r2, r9
 800ddc2:	f040 80a6 	bne.w	800df12 <__ssvfiscanf_r+0x2e2>
 800ddc6:	3301      	adds	r3, #1
 800ddc8:	6862      	ldr	r2, [r4, #4]
 800ddca:	6023      	str	r3, [r4, #0]
 800ddcc:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800ddce:	3a01      	subs	r2, #1
 800ddd0:	3301      	adds	r3, #1
 800ddd2:	6062      	str	r2, [r4, #4]
 800ddd4:	9345      	str	r3, [sp, #276]	@ 0x114
 800ddd6:	e753      	b.n	800dc80 <__ssvfiscanf_r+0x50>
 800ddd8:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ddda:	4621      	mov	r1, r4
 800dddc:	4630      	mov	r0, r6
 800ddde:	4798      	blx	r3
 800dde0:	2800      	cmp	r0, #0
 800dde2:	d0eb      	beq.n	800ddbc <__ssvfiscanf_r+0x18c>
 800dde4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800dde6:	2800      	cmp	r0, #0
 800dde8:	f040 808b 	bne.w	800df02 <__ssvfiscanf_r+0x2d2>
 800ddec:	f04f 30ff 	mov.w	r0, #4294967295
 800ddf0:	e08b      	b.n	800df0a <__ssvfiscanf_r+0x2da>
 800ddf2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ddf4:	f042 0220 	orr.w	r2, r2, #32
 800ddf8:	9241      	str	r2, [sp, #260]	@ 0x104
 800ddfa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ddfc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800de00:	9241      	str	r2, [sp, #260]	@ 0x104
 800de02:	2210      	movs	r2, #16
 800de04:	2b6e      	cmp	r3, #110	@ 0x6e
 800de06:	9242      	str	r2, [sp, #264]	@ 0x108
 800de08:	d902      	bls.n	800de10 <__ssvfiscanf_r+0x1e0>
 800de0a:	e005      	b.n	800de18 <__ssvfiscanf_r+0x1e8>
 800de0c:	2300      	movs	r3, #0
 800de0e:	9342      	str	r3, [sp, #264]	@ 0x108
 800de10:	2303      	movs	r3, #3
 800de12:	e002      	b.n	800de1a <__ssvfiscanf_r+0x1ea>
 800de14:	2308      	movs	r3, #8
 800de16:	9342      	str	r3, [sp, #264]	@ 0x108
 800de18:	2304      	movs	r3, #4
 800de1a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800de1c:	6863      	ldr	r3, [r4, #4]
 800de1e:	2b00      	cmp	r3, #0
 800de20:	dd39      	ble.n	800de96 <__ssvfiscanf_r+0x266>
 800de22:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800de24:	0659      	lsls	r1, r3, #25
 800de26:	d404      	bmi.n	800de32 <__ssvfiscanf_r+0x202>
 800de28:	6823      	ldr	r3, [r4, #0]
 800de2a:	781a      	ldrb	r2, [r3, #0]
 800de2c:	5cba      	ldrb	r2, [r7, r2]
 800de2e:	0712      	lsls	r2, r2, #28
 800de30:	d438      	bmi.n	800dea4 <__ssvfiscanf_r+0x274>
 800de32:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800de34:	2b02      	cmp	r3, #2
 800de36:	dc47      	bgt.n	800dec8 <__ssvfiscanf_r+0x298>
 800de38:	466b      	mov	r3, sp
 800de3a:	4622      	mov	r2, r4
 800de3c:	a941      	add	r1, sp, #260	@ 0x104
 800de3e:	4630      	mov	r0, r6
 800de40:	f000 f86c 	bl	800df1c <_scanf_chars>
 800de44:	2801      	cmp	r0, #1
 800de46:	d064      	beq.n	800df12 <__ssvfiscanf_r+0x2e2>
 800de48:	2802      	cmp	r0, #2
 800de4a:	f47f af19 	bne.w	800dc80 <__ssvfiscanf_r+0x50>
 800de4e:	e7c9      	b.n	800dde4 <__ssvfiscanf_r+0x1b4>
 800de50:	220a      	movs	r2, #10
 800de52:	e7d7      	b.n	800de04 <__ssvfiscanf_r+0x1d4>
 800de54:	4629      	mov	r1, r5
 800de56:	4640      	mov	r0, r8
 800de58:	f000 f9ae 	bl	800e1b8 <__sccl>
 800de5c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800de5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de62:	9341      	str	r3, [sp, #260]	@ 0x104
 800de64:	4605      	mov	r5, r0
 800de66:	2301      	movs	r3, #1
 800de68:	e7d7      	b.n	800de1a <__ssvfiscanf_r+0x1ea>
 800de6a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800de6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de70:	9341      	str	r3, [sp, #260]	@ 0x104
 800de72:	2300      	movs	r3, #0
 800de74:	e7d1      	b.n	800de1a <__ssvfiscanf_r+0x1ea>
 800de76:	2302      	movs	r3, #2
 800de78:	e7cf      	b.n	800de1a <__ssvfiscanf_r+0x1ea>
 800de7a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800de7c:	06c3      	lsls	r3, r0, #27
 800de7e:	f53f aeff 	bmi.w	800dc80 <__ssvfiscanf_r+0x50>
 800de82:	9b00      	ldr	r3, [sp, #0]
 800de84:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800de86:	1d19      	adds	r1, r3, #4
 800de88:	9100      	str	r1, [sp, #0]
 800de8a:	681b      	ldr	r3, [r3, #0]
 800de8c:	07c0      	lsls	r0, r0, #31
 800de8e:	bf4c      	ite	mi
 800de90:	801a      	strhmi	r2, [r3, #0]
 800de92:	601a      	strpl	r2, [r3, #0]
 800de94:	e6f4      	b.n	800dc80 <__ssvfiscanf_r+0x50>
 800de96:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800de98:	4621      	mov	r1, r4
 800de9a:	4630      	mov	r0, r6
 800de9c:	4798      	blx	r3
 800de9e:	2800      	cmp	r0, #0
 800dea0:	d0bf      	beq.n	800de22 <__ssvfiscanf_r+0x1f2>
 800dea2:	e79f      	b.n	800dde4 <__ssvfiscanf_r+0x1b4>
 800dea4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800dea6:	3201      	adds	r2, #1
 800dea8:	9245      	str	r2, [sp, #276]	@ 0x114
 800deaa:	6862      	ldr	r2, [r4, #4]
 800deac:	3a01      	subs	r2, #1
 800deae:	2a00      	cmp	r2, #0
 800deb0:	6062      	str	r2, [r4, #4]
 800deb2:	dd02      	ble.n	800deba <__ssvfiscanf_r+0x28a>
 800deb4:	3301      	adds	r3, #1
 800deb6:	6023      	str	r3, [r4, #0]
 800deb8:	e7b6      	b.n	800de28 <__ssvfiscanf_r+0x1f8>
 800deba:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800debc:	4621      	mov	r1, r4
 800debe:	4630      	mov	r0, r6
 800dec0:	4798      	blx	r3
 800dec2:	2800      	cmp	r0, #0
 800dec4:	d0b0      	beq.n	800de28 <__ssvfiscanf_r+0x1f8>
 800dec6:	e78d      	b.n	800dde4 <__ssvfiscanf_r+0x1b4>
 800dec8:	2b04      	cmp	r3, #4
 800deca:	dc0f      	bgt.n	800deec <__ssvfiscanf_r+0x2bc>
 800decc:	466b      	mov	r3, sp
 800dece:	4622      	mov	r2, r4
 800ded0:	a941      	add	r1, sp, #260	@ 0x104
 800ded2:	4630      	mov	r0, r6
 800ded4:	f000 f87c 	bl	800dfd0 <_scanf_i>
 800ded8:	e7b4      	b.n	800de44 <__ssvfiscanf_r+0x214>
 800deda:	bf00      	nop
 800dedc:	0800db7d 	.word	0x0800db7d
 800dee0:	0800dbf7 	.word	0x0800dbf7
 800dee4:	0800e9a9 	.word	0x0800e9a9
 800dee8:	0800e708 	.word	0x0800e708
 800deec:	4b0a      	ldr	r3, [pc, #40]	@ (800df18 <__ssvfiscanf_r+0x2e8>)
 800deee:	2b00      	cmp	r3, #0
 800def0:	f43f aec6 	beq.w	800dc80 <__ssvfiscanf_r+0x50>
 800def4:	466b      	mov	r3, sp
 800def6:	4622      	mov	r2, r4
 800def8:	a941      	add	r1, sp, #260	@ 0x104
 800defa:	4630      	mov	r0, r6
 800defc:	f7fa fec8 	bl	8008c90 <_scanf_float>
 800df00:	e7a0      	b.n	800de44 <__ssvfiscanf_r+0x214>
 800df02:	89a3      	ldrh	r3, [r4, #12]
 800df04:	065b      	lsls	r3, r3, #25
 800df06:	f53f af71 	bmi.w	800ddec <__ssvfiscanf_r+0x1bc>
 800df0a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800df0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df12:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800df14:	e7f9      	b.n	800df0a <__ssvfiscanf_r+0x2da>
 800df16:	bf00      	nop
 800df18:	08008c91 	.word	0x08008c91

0800df1c <_scanf_chars>:
 800df1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df20:	4615      	mov	r5, r2
 800df22:	688a      	ldr	r2, [r1, #8]
 800df24:	4680      	mov	r8, r0
 800df26:	460c      	mov	r4, r1
 800df28:	b932      	cbnz	r2, 800df38 <_scanf_chars+0x1c>
 800df2a:	698a      	ldr	r2, [r1, #24]
 800df2c:	2a00      	cmp	r2, #0
 800df2e:	bf14      	ite	ne
 800df30:	f04f 32ff 	movne.w	r2, #4294967295
 800df34:	2201      	moveq	r2, #1
 800df36:	608a      	str	r2, [r1, #8]
 800df38:	6822      	ldr	r2, [r4, #0]
 800df3a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800dfcc <_scanf_chars+0xb0>
 800df3e:	06d1      	lsls	r1, r2, #27
 800df40:	bf5f      	itttt	pl
 800df42:	681a      	ldrpl	r2, [r3, #0]
 800df44:	1d11      	addpl	r1, r2, #4
 800df46:	6019      	strpl	r1, [r3, #0]
 800df48:	6816      	ldrpl	r6, [r2, #0]
 800df4a:	2700      	movs	r7, #0
 800df4c:	69a0      	ldr	r0, [r4, #24]
 800df4e:	b188      	cbz	r0, 800df74 <_scanf_chars+0x58>
 800df50:	2801      	cmp	r0, #1
 800df52:	d107      	bne.n	800df64 <_scanf_chars+0x48>
 800df54:	682b      	ldr	r3, [r5, #0]
 800df56:	781a      	ldrb	r2, [r3, #0]
 800df58:	6963      	ldr	r3, [r4, #20]
 800df5a:	5c9b      	ldrb	r3, [r3, r2]
 800df5c:	b953      	cbnz	r3, 800df74 <_scanf_chars+0x58>
 800df5e:	2f00      	cmp	r7, #0
 800df60:	d031      	beq.n	800dfc6 <_scanf_chars+0xaa>
 800df62:	e022      	b.n	800dfaa <_scanf_chars+0x8e>
 800df64:	2802      	cmp	r0, #2
 800df66:	d120      	bne.n	800dfaa <_scanf_chars+0x8e>
 800df68:	682b      	ldr	r3, [r5, #0]
 800df6a:	781b      	ldrb	r3, [r3, #0]
 800df6c:	f819 3003 	ldrb.w	r3, [r9, r3]
 800df70:	071b      	lsls	r3, r3, #28
 800df72:	d41a      	bmi.n	800dfaa <_scanf_chars+0x8e>
 800df74:	6823      	ldr	r3, [r4, #0]
 800df76:	06da      	lsls	r2, r3, #27
 800df78:	bf5e      	ittt	pl
 800df7a:	682b      	ldrpl	r3, [r5, #0]
 800df7c:	781b      	ldrbpl	r3, [r3, #0]
 800df7e:	f806 3b01 	strbpl.w	r3, [r6], #1
 800df82:	682a      	ldr	r2, [r5, #0]
 800df84:	686b      	ldr	r3, [r5, #4]
 800df86:	3201      	adds	r2, #1
 800df88:	602a      	str	r2, [r5, #0]
 800df8a:	68a2      	ldr	r2, [r4, #8]
 800df8c:	3b01      	subs	r3, #1
 800df8e:	3a01      	subs	r2, #1
 800df90:	606b      	str	r3, [r5, #4]
 800df92:	3701      	adds	r7, #1
 800df94:	60a2      	str	r2, [r4, #8]
 800df96:	b142      	cbz	r2, 800dfaa <_scanf_chars+0x8e>
 800df98:	2b00      	cmp	r3, #0
 800df9a:	dcd7      	bgt.n	800df4c <_scanf_chars+0x30>
 800df9c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800dfa0:	4629      	mov	r1, r5
 800dfa2:	4640      	mov	r0, r8
 800dfa4:	4798      	blx	r3
 800dfa6:	2800      	cmp	r0, #0
 800dfa8:	d0d0      	beq.n	800df4c <_scanf_chars+0x30>
 800dfaa:	6823      	ldr	r3, [r4, #0]
 800dfac:	f013 0310 	ands.w	r3, r3, #16
 800dfb0:	d105      	bne.n	800dfbe <_scanf_chars+0xa2>
 800dfb2:	68e2      	ldr	r2, [r4, #12]
 800dfb4:	3201      	adds	r2, #1
 800dfb6:	60e2      	str	r2, [r4, #12]
 800dfb8:	69a2      	ldr	r2, [r4, #24]
 800dfba:	b102      	cbz	r2, 800dfbe <_scanf_chars+0xa2>
 800dfbc:	7033      	strb	r3, [r6, #0]
 800dfbe:	6923      	ldr	r3, [r4, #16]
 800dfc0:	443b      	add	r3, r7
 800dfc2:	6123      	str	r3, [r4, #16]
 800dfc4:	2000      	movs	r0, #0
 800dfc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dfca:	bf00      	nop
 800dfcc:	0800e9a9 	.word	0x0800e9a9

0800dfd0 <_scanf_i>:
 800dfd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfd4:	4698      	mov	r8, r3
 800dfd6:	4b74      	ldr	r3, [pc, #464]	@ (800e1a8 <_scanf_i+0x1d8>)
 800dfd8:	460c      	mov	r4, r1
 800dfda:	4682      	mov	sl, r0
 800dfdc:	4616      	mov	r6, r2
 800dfde:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800dfe2:	b087      	sub	sp, #28
 800dfe4:	ab03      	add	r3, sp, #12
 800dfe6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800dfea:	4b70      	ldr	r3, [pc, #448]	@ (800e1ac <_scanf_i+0x1dc>)
 800dfec:	69a1      	ldr	r1, [r4, #24]
 800dfee:	4a70      	ldr	r2, [pc, #448]	@ (800e1b0 <_scanf_i+0x1e0>)
 800dff0:	2903      	cmp	r1, #3
 800dff2:	bf08      	it	eq
 800dff4:	461a      	moveq	r2, r3
 800dff6:	68a3      	ldr	r3, [r4, #8]
 800dff8:	9201      	str	r2, [sp, #4]
 800dffa:	1e5a      	subs	r2, r3, #1
 800dffc:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800e000:	bf88      	it	hi
 800e002:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800e006:	4627      	mov	r7, r4
 800e008:	bf82      	ittt	hi
 800e00a:	eb03 0905 	addhi.w	r9, r3, r5
 800e00e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800e012:	60a3      	strhi	r3, [r4, #8]
 800e014:	f857 3b1c 	ldr.w	r3, [r7], #28
 800e018:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800e01c:	bf98      	it	ls
 800e01e:	f04f 0900 	movls.w	r9, #0
 800e022:	6023      	str	r3, [r4, #0]
 800e024:	463d      	mov	r5, r7
 800e026:	f04f 0b00 	mov.w	fp, #0
 800e02a:	6831      	ldr	r1, [r6, #0]
 800e02c:	ab03      	add	r3, sp, #12
 800e02e:	7809      	ldrb	r1, [r1, #0]
 800e030:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800e034:	2202      	movs	r2, #2
 800e036:	f7f2 f8db 	bl	80001f0 <memchr>
 800e03a:	b328      	cbz	r0, 800e088 <_scanf_i+0xb8>
 800e03c:	f1bb 0f01 	cmp.w	fp, #1
 800e040:	d159      	bne.n	800e0f6 <_scanf_i+0x126>
 800e042:	6862      	ldr	r2, [r4, #4]
 800e044:	b92a      	cbnz	r2, 800e052 <_scanf_i+0x82>
 800e046:	6822      	ldr	r2, [r4, #0]
 800e048:	2108      	movs	r1, #8
 800e04a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e04e:	6061      	str	r1, [r4, #4]
 800e050:	6022      	str	r2, [r4, #0]
 800e052:	6822      	ldr	r2, [r4, #0]
 800e054:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800e058:	6022      	str	r2, [r4, #0]
 800e05a:	68a2      	ldr	r2, [r4, #8]
 800e05c:	1e51      	subs	r1, r2, #1
 800e05e:	60a1      	str	r1, [r4, #8]
 800e060:	b192      	cbz	r2, 800e088 <_scanf_i+0xb8>
 800e062:	6832      	ldr	r2, [r6, #0]
 800e064:	1c51      	adds	r1, r2, #1
 800e066:	6031      	str	r1, [r6, #0]
 800e068:	7812      	ldrb	r2, [r2, #0]
 800e06a:	f805 2b01 	strb.w	r2, [r5], #1
 800e06e:	6872      	ldr	r2, [r6, #4]
 800e070:	3a01      	subs	r2, #1
 800e072:	2a00      	cmp	r2, #0
 800e074:	6072      	str	r2, [r6, #4]
 800e076:	dc07      	bgt.n	800e088 <_scanf_i+0xb8>
 800e078:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800e07c:	4631      	mov	r1, r6
 800e07e:	4650      	mov	r0, sl
 800e080:	4790      	blx	r2
 800e082:	2800      	cmp	r0, #0
 800e084:	f040 8085 	bne.w	800e192 <_scanf_i+0x1c2>
 800e088:	f10b 0b01 	add.w	fp, fp, #1
 800e08c:	f1bb 0f03 	cmp.w	fp, #3
 800e090:	d1cb      	bne.n	800e02a <_scanf_i+0x5a>
 800e092:	6863      	ldr	r3, [r4, #4]
 800e094:	b90b      	cbnz	r3, 800e09a <_scanf_i+0xca>
 800e096:	230a      	movs	r3, #10
 800e098:	6063      	str	r3, [r4, #4]
 800e09a:	6863      	ldr	r3, [r4, #4]
 800e09c:	4945      	ldr	r1, [pc, #276]	@ (800e1b4 <_scanf_i+0x1e4>)
 800e09e:	6960      	ldr	r0, [r4, #20]
 800e0a0:	1ac9      	subs	r1, r1, r3
 800e0a2:	f000 f889 	bl	800e1b8 <__sccl>
 800e0a6:	f04f 0b00 	mov.w	fp, #0
 800e0aa:	68a3      	ldr	r3, [r4, #8]
 800e0ac:	6822      	ldr	r2, [r4, #0]
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d03d      	beq.n	800e12e <_scanf_i+0x15e>
 800e0b2:	6831      	ldr	r1, [r6, #0]
 800e0b4:	6960      	ldr	r0, [r4, #20]
 800e0b6:	f891 c000 	ldrb.w	ip, [r1]
 800e0ba:	f810 000c 	ldrb.w	r0, [r0, ip]
 800e0be:	2800      	cmp	r0, #0
 800e0c0:	d035      	beq.n	800e12e <_scanf_i+0x15e>
 800e0c2:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800e0c6:	d124      	bne.n	800e112 <_scanf_i+0x142>
 800e0c8:	0510      	lsls	r0, r2, #20
 800e0ca:	d522      	bpl.n	800e112 <_scanf_i+0x142>
 800e0cc:	f10b 0b01 	add.w	fp, fp, #1
 800e0d0:	f1b9 0f00 	cmp.w	r9, #0
 800e0d4:	d003      	beq.n	800e0de <_scanf_i+0x10e>
 800e0d6:	3301      	adds	r3, #1
 800e0d8:	f109 39ff 	add.w	r9, r9, #4294967295
 800e0dc:	60a3      	str	r3, [r4, #8]
 800e0de:	6873      	ldr	r3, [r6, #4]
 800e0e0:	3b01      	subs	r3, #1
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	6073      	str	r3, [r6, #4]
 800e0e6:	dd1b      	ble.n	800e120 <_scanf_i+0x150>
 800e0e8:	6833      	ldr	r3, [r6, #0]
 800e0ea:	3301      	adds	r3, #1
 800e0ec:	6033      	str	r3, [r6, #0]
 800e0ee:	68a3      	ldr	r3, [r4, #8]
 800e0f0:	3b01      	subs	r3, #1
 800e0f2:	60a3      	str	r3, [r4, #8]
 800e0f4:	e7d9      	b.n	800e0aa <_scanf_i+0xda>
 800e0f6:	f1bb 0f02 	cmp.w	fp, #2
 800e0fa:	d1ae      	bne.n	800e05a <_scanf_i+0x8a>
 800e0fc:	6822      	ldr	r2, [r4, #0]
 800e0fe:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800e102:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800e106:	d1c4      	bne.n	800e092 <_scanf_i+0xc2>
 800e108:	2110      	movs	r1, #16
 800e10a:	6061      	str	r1, [r4, #4]
 800e10c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e110:	e7a2      	b.n	800e058 <_scanf_i+0x88>
 800e112:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800e116:	6022      	str	r2, [r4, #0]
 800e118:	780b      	ldrb	r3, [r1, #0]
 800e11a:	f805 3b01 	strb.w	r3, [r5], #1
 800e11e:	e7de      	b.n	800e0de <_scanf_i+0x10e>
 800e120:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e124:	4631      	mov	r1, r6
 800e126:	4650      	mov	r0, sl
 800e128:	4798      	blx	r3
 800e12a:	2800      	cmp	r0, #0
 800e12c:	d0df      	beq.n	800e0ee <_scanf_i+0x11e>
 800e12e:	6823      	ldr	r3, [r4, #0]
 800e130:	05d9      	lsls	r1, r3, #23
 800e132:	d50d      	bpl.n	800e150 <_scanf_i+0x180>
 800e134:	42bd      	cmp	r5, r7
 800e136:	d909      	bls.n	800e14c <_scanf_i+0x17c>
 800e138:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800e13c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e140:	4632      	mov	r2, r6
 800e142:	4650      	mov	r0, sl
 800e144:	4798      	blx	r3
 800e146:	f105 39ff 	add.w	r9, r5, #4294967295
 800e14a:	464d      	mov	r5, r9
 800e14c:	42bd      	cmp	r5, r7
 800e14e:	d028      	beq.n	800e1a2 <_scanf_i+0x1d2>
 800e150:	6822      	ldr	r2, [r4, #0]
 800e152:	f012 0210 	ands.w	r2, r2, #16
 800e156:	d113      	bne.n	800e180 <_scanf_i+0x1b0>
 800e158:	702a      	strb	r2, [r5, #0]
 800e15a:	6863      	ldr	r3, [r4, #4]
 800e15c:	9e01      	ldr	r6, [sp, #4]
 800e15e:	4639      	mov	r1, r7
 800e160:	4650      	mov	r0, sl
 800e162:	47b0      	blx	r6
 800e164:	f8d8 3000 	ldr.w	r3, [r8]
 800e168:	6821      	ldr	r1, [r4, #0]
 800e16a:	1d1a      	adds	r2, r3, #4
 800e16c:	f8c8 2000 	str.w	r2, [r8]
 800e170:	f011 0f20 	tst.w	r1, #32
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	d00f      	beq.n	800e198 <_scanf_i+0x1c8>
 800e178:	6018      	str	r0, [r3, #0]
 800e17a:	68e3      	ldr	r3, [r4, #12]
 800e17c:	3301      	adds	r3, #1
 800e17e:	60e3      	str	r3, [r4, #12]
 800e180:	6923      	ldr	r3, [r4, #16]
 800e182:	1bed      	subs	r5, r5, r7
 800e184:	445d      	add	r5, fp
 800e186:	442b      	add	r3, r5
 800e188:	6123      	str	r3, [r4, #16]
 800e18a:	2000      	movs	r0, #0
 800e18c:	b007      	add	sp, #28
 800e18e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e192:	f04f 0b00 	mov.w	fp, #0
 800e196:	e7ca      	b.n	800e12e <_scanf_i+0x15e>
 800e198:	07ca      	lsls	r2, r1, #31
 800e19a:	bf4c      	ite	mi
 800e19c:	8018      	strhmi	r0, [r3, #0]
 800e19e:	6018      	strpl	r0, [r3, #0]
 800e1a0:	e7eb      	b.n	800e17a <_scanf_i+0x1aa>
 800e1a2:	2001      	movs	r0, #1
 800e1a4:	e7f2      	b.n	800e18c <_scanf_i+0x1bc>
 800e1a6:	bf00      	nop
 800e1a8:	0800e4ac 	.word	0x0800e4ac
 800e1ac:	0800c939 	.word	0x0800c939
 800e1b0:	0800ca19 	.word	0x0800ca19
 800e1b4:	0800e78b 	.word	0x0800e78b

0800e1b8 <__sccl>:
 800e1b8:	b570      	push	{r4, r5, r6, lr}
 800e1ba:	780b      	ldrb	r3, [r1, #0]
 800e1bc:	4604      	mov	r4, r0
 800e1be:	2b5e      	cmp	r3, #94	@ 0x5e
 800e1c0:	bf0b      	itete	eq
 800e1c2:	784b      	ldrbeq	r3, [r1, #1]
 800e1c4:	1c4a      	addne	r2, r1, #1
 800e1c6:	1c8a      	addeq	r2, r1, #2
 800e1c8:	2100      	movne	r1, #0
 800e1ca:	bf08      	it	eq
 800e1cc:	2101      	moveq	r1, #1
 800e1ce:	3801      	subs	r0, #1
 800e1d0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800e1d4:	f800 1f01 	strb.w	r1, [r0, #1]!
 800e1d8:	42a8      	cmp	r0, r5
 800e1da:	d1fb      	bne.n	800e1d4 <__sccl+0x1c>
 800e1dc:	b90b      	cbnz	r3, 800e1e2 <__sccl+0x2a>
 800e1de:	1e50      	subs	r0, r2, #1
 800e1e0:	bd70      	pop	{r4, r5, r6, pc}
 800e1e2:	f081 0101 	eor.w	r1, r1, #1
 800e1e6:	54e1      	strb	r1, [r4, r3]
 800e1e8:	4610      	mov	r0, r2
 800e1ea:	4602      	mov	r2, r0
 800e1ec:	f812 5b01 	ldrb.w	r5, [r2], #1
 800e1f0:	2d2d      	cmp	r5, #45	@ 0x2d
 800e1f2:	d005      	beq.n	800e200 <__sccl+0x48>
 800e1f4:	2d5d      	cmp	r5, #93	@ 0x5d
 800e1f6:	d016      	beq.n	800e226 <__sccl+0x6e>
 800e1f8:	2d00      	cmp	r5, #0
 800e1fa:	d0f1      	beq.n	800e1e0 <__sccl+0x28>
 800e1fc:	462b      	mov	r3, r5
 800e1fe:	e7f2      	b.n	800e1e6 <__sccl+0x2e>
 800e200:	7846      	ldrb	r6, [r0, #1]
 800e202:	2e5d      	cmp	r6, #93	@ 0x5d
 800e204:	d0fa      	beq.n	800e1fc <__sccl+0x44>
 800e206:	42b3      	cmp	r3, r6
 800e208:	dcf8      	bgt.n	800e1fc <__sccl+0x44>
 800e20a:	3002      	adds	r0, #2
 800e20c:	461a      	mov	r2, r3
 800e20e:	3201      	adds	r2, #1
 800e210:	4296      	cmp	r6, r2
 800e212:	54a1      	strb	r1, [r4, r2]
 800e214:	dcfb      	bgt.n	800e20e <__sccl+0x56>
 800e216:	1af2      	subs	r2, r6, r3
 800e218:	3a01      	subs	r2, #1
 800e21a:	1c5d      	adds	r5, r3, #1
 800e21c:	42b3      	cmp	r3, r6
 800e21e:	bfa8      	it	ge
 800e220:	2200      	movge	r2, #0
 800e222:	18ab      	adds	r3, r5, r2
 800e224:	e7e1      	b.n	800e1ea <__sccl+0x32>
 800e226:	4610      	mov	r0, r2
 800e228:	e7da      	b.n	800e1e0 <__sccl+0x28>

0800e22a <__submore>:
 800e22a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e22e:	460c      	mov	r4, r1
 800e230:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800e232:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e236:	4299      	cmp	r1, r3
 800e238:	d11d      	bne.n	800e276 <__submore+0x4c>
 800e23a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800e23e:	f7fc ffc3 	bl	800b1c8 <_malloc_r>
 800e242:	b918      	cbnz	r0, 800e24c <__submore+0x22>
 800e244:	f04f 30ff 	mov.w	r0, #4294967295
 800e248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e24c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e250:	63a3      	str	r3, [r4, #56]	@ 0x38
 800e252:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800e256:	6360      	str	r0, [r4, #52]	@ 0x34
 800e258:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800e25c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800e260:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800e264:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800e268:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800e26c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800e270:	6020      	str	r0, [r4, #0]
 800e272:	2000      	movs	r0, #0
 800e274:	e7e8      	b.n	800e248 <__submore+0x1e>
 800e276:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800e278:	0077      	lsls	r7, r6, #1
 800e27a:	463a      	mov	r2, r7
 800e27c:	f7ff fc43 	bl	800db06 <_realloc_r>
 800e280:	4605      	mov	r5, r0
 800e282:	2800      	cmp	r0, #0
 800e284:	d0de      	beq.n	800e244 <__submore+0x1a>
 800e286:	eb00 0806 	add.w	r8, r0, r6
 800e28a:	4601      	mov	r1, r0
 800e28c:	4632      	mov	r2, r6
 800e28e:	4640      	mov	r0, r8
 800e290:	f7fc f845 	bl	800a31e <memcpy>
 800e294:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800e298:	f8c4 8000 	str.w	r8, [r4]
 800e29c:	e7e9      	b.n	800e272 <__submore+0x48>

0800e29e <_raise_r>:
 800e29e:	291f      	cmp	r1, #31
 800e2a0:	b538      	push	{r3, r4, r5, lr}
 800e2a2:	4605      	mov	r5, r0
 800e2a4:	460c      	mov	r4, r1
 800e2a6:	d904      	bls.n	800e2b2 <_raise_r+0x14>
 800e2a8:	2316      	movs	r3, #22
 800e2aa:	6003      	str	r3, [r0, #0]
 800e2ac:	f04f 30ff 	mov.w	r0, #4294967295
 800e2b0:	bd38      	pop	{r3, r4, r5, pc}
 800e2b2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e2b4:	b112      	cbz	r2, 800e2bc <_raise_r+0x1e>
 800e2b6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e2ba:	b94b      	cbnz	r3, 800e2d0 <_raise_r+0x32>
 800e2bc:	4628      	mov	r0, r5
 800e2be:	f000 f831 	bl	800e324 <_getpid_r>
 800e2c2:	4622      	mov	r2, r4
 800e2c4:	4601      	mov	r1, r0
 800e2c6:	4628      	mov	r0, r5
 800e2c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e2cc:	f000 b818 	b.w	800e300 <_kill_r>
 800e2d0:	2b01      	cmp	r3, #1
 800e2d2:	d00a      	beq.n	800e2ea <_raise_r+0x4c>
 800e2d4:	1c59      	adds	r1, r3, #1
 800e2d6:	d103      	bne.n	800e2e0 <_raise_r+0x42>
 800e2d8:	2316      	movs	r3, #22
 800e2da:	6003      	str	r3, [r0, #0]
 800e2dc:	2001      	movs	r0, #1
 800e2de:	e7e7      	b.n	800e2b0 <_raise_r+0x12>
 800e2e0:	2100      	movs	r1, #0
 800e2e2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e2e6:	4620      	mov	r0, r4
 800e2e8:	4798      	blx	r3
 800e2ea:	2000      	movs	r0, #0
 800e2ec:	e7e0      	b.n	800e2b0 <_raise_r+0x12>
	...

0800e2f0 <raise>:
 800e2f0:	4b02      	ldr	r3, [pc, #8]	@ (800e2fc <raise+0xc>)
 800e2f2:	4601      	mov	r1, r0
 800e2f4:	6818      	ldr	r0, [r3, #0]
 800e2f6:	f7ff bfd2 	b.w	800e29e <_raise_r>
 800e2fa:	bf00      	nop
 800e2fc:	2000005c 	.word	0x2000005c

0800e300 <_kill_r>:
 800e300:	b538      	push	{r3, r4, r5, lr}
 800e302:	4d07      	ldr	r5, [pc, #28]	@ (800e320 <_kill_r+0x20>)
 800e304:	2300      	movs	r3, #0
 800e306:	4604      	mov	r4, r0
 800e308:	4608      	mov	r0, r1
 800e30a:	4611      	mov	r1, r2
 800e30c:	602b      	str	r3, [r5, #0]
 800e30e:	f7f4 f807 	bl	8002320 <_kill>
 800e312:	1c43      	adds	r3, r0, #1
 800e314:	d102      	bne.n	800e31c <_kill_r+0x1c>
 800e316:	682b      	ldr	r3, [r5, #0]
 800e318:	b103      	cbz	r3, 800e31c <_kill_r+0x1c>
 800e31a:	6023      	str	r3, [r4, #0]
 800e31c:	bd38      	pop	{r3, r4, r5, pc}
 800e31e:	bf00      	nop
 800e320:	20002bb4 	.word	0x20002bb4

0800e324 <_getpid_r>:
 800e324:	f7f3 bff4 	b.w	8002310 <_getpid>

0800e328 <_malloc_usable_size_r>:
 800e328:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e32c:	1f18      	subs	r0, r3, #4
 800e32e:	2b00      	cmp	r3, #0
 800e330:	bfbc      	itt	lt
 800e332:	580b      	ldrlt	r3, [r1, r0]
 800e334:	18c0      	addlt	r0, r0, r3
 800e336:	4770      	bx	lr

0800e338 <_init>:
 800e338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e33a:	bf00      	nop
 800e33c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e33e:	bc08      	pop	{r3}
 800e340:	469e      	mov	lr, r3
 800e342:	4770      	bx	lr

0800e344 <_fini>:
 800e344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e346:	bf00      	nop
 800e348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e34a:	bc08      	pop	{r3}
 800e34c:	469e      	mov	lr, r3
 800e34e:	4770      	bx	lr
