{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492573121149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492573121149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 21:38:40 2017 " "Processing started: Tue Apr 18 21:38:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492573121149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492573121149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off New_TrafficLight_Project -c New_TrafficLight_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off New_TrafficLight_Project -c New_TrafficLight_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492573121149 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1492573121899 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project_TL.v(48) " "Verilog HDL information at project_TL.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "../Project 1/project_TL/project_TL.v" "" { Text "E:/Digital Circuits III/Project 1/project_TL/project_TL.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1492573121969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital circuits iii/project 1/project_tl/project_tl.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital circuits iii/project 1/project_tl/project_tl.v" { { "Info" "ISGN_ENTITY_NAME" "1 project_TL " "Found entity 1: project_TL" {  } { { "../Project 1/project_TL/project_TL.v" "" { Text "E:/Digital Circuits III/Project 1/project_TL/project_TL.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492573121969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492573121969 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "New_TrafficLight_Project.v(73) " "Verilog HDL information at New_TrafficLight_Project.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "New_TrafficLight_Project.v" "" { Text "E:/Digital Circuits III/New Project 1/New_TrafficLight_Project.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1492573121999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_trafficlight_project.v 1 1 " "Found 1 design units, including 1 entities, in source file new_trafficlight_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 New_TrafficLight_Project " "Found entity 1: New_TrafficLight_Project" {  } { { "New_TrafficLight_Project.v" "" { Text "E:/Digital Circuits III/New Project 1/New_TrafficLight_Project.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492573121999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492573121999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "New_TrafficLight_Project " "Elaborating entity \"New_TrafficLight_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492573122139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 New_TrafficLight_Project.v(97) " "Verilog HDL assignment warning at New_TrafficLight_Project.v(97): truncated value with size 32 to match size of target (4)" {  } { { "New_TrafficLight_Project.v" "" { Text "E:/Digital Circuits III/New Project 1/New_TrafficLight_Project.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492573122149 "|New_TrafficLight_Project"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "crossOut\[7\] VCC " "Pin \"crossOut\[7\]\" is stuck at VCC" {  } { { "New_TrafficLight_Project.v" "" { Text "E:/Digital Circuits III/New Project 1/New_TrafficLight_Project.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492573123349 "|New_TrafficLight_Project|crossOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "crossOut\[8\] VCC " "Pin \"crossOut\[8\]\" is stuck at VCC" {  } { { "New_TrafficLight_Project.v" "" { Text "E:/Digital Circuits III/New Project 1/New_TrafficLight_Project.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492573123349 "|New_TrafficLight_Project|crossOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "crossOut\[9\] VCC " "Pin \"crossOut\[9\]\" is stuck at VCC" {  } { { "New_TrafficLight_Project.v" "" { Text "E:/Digital Circuits III/New Project 1/New_TrafficLight_Project.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492573123349 "|New_TrafficLight_Project|crossOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "crossOut\[10\] VCC " "Pin \"crossOut\[10\]\" is stuck at VCC" {  } { { "New_TrafficLight_Project.v" "" { Text "E:/Digital Circuits III/New Project 1/New_TrafficLight_Project.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492573123349 "|New_TrafficLight_Project|crossOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "crossOut\[13\] VCC " "Pin \"crossOut\[13\]\" is stuck at VCC" {  } { { "New_TrafficLight_Project.v" "" { Text "E:/Digital Circuits III/New Project 1/New_TrafficLight_Project.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492573123349 "|New_TrafficLight_Project|crossOut[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1492573123349 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1492573123469 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1492573123689 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Digital Circuits III/New Project 1/output_files/New_TrafficLight_Project.map.smsg " "Generated suppressed messages file E:/Digital Circuits III/New Project 1/output_files/New_TrafficLight_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1492573123799 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492573124229 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492573124229 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "204 " "Implemented 204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492573124539 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492573124539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492573124539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492573124539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492573124719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 21:38:44 2017 " "Processing ended: Tue Apr 18 21:38:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492573124719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492573124719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492573124719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492573124719 ""}
