

================================================================
== Vitis HLS Report for 'winograd_Pipeline_read_d'
================================================================
* Date:           Tue Sep 23 21:11:02 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        convolution_accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexu
* Target device:  xcvu440_CIV-flgb2377-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_d  |       16|       16|         2|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      210|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|      357|       63|    -|
|Register             |        -|     -|      521|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      878|      273|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1680|   960|  1688640|   844320|    0|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|  100|
+---------------------+---------+------+---------+---------+-----+
|Available            |     5040|  2880|  5065920|  2532960|    0|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_274_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln49_fu_292_p2              |         +|   0|  0|  39|          32|           1|
    |j_3_fu_325_p2                   |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln45_fu_268_p2             |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln47_fu_286_p2             |      icmp|   0|  0|  39|          32|           3|
    |i_fu_307_p3                     |    select|   0|  0|  32|           1|          32|
    |j_fu_298_p3                     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 210|         110|          48|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |i_1_fu_84                |   9|          2|   32|         64|
    |itr_1_fu_88              |   9|          2|    5|         10|
    |j_2_fu_80                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   73|        146|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |d_10_fu_96               |  32|   0|   32|          0|
    |d_11_fu_92               |  32|   0|   32|          0|
    |d_1_fu_132               |  32|   0|   32|          0|
    |d_2_fu_128               |  32|   0|   32|          0|
    |d_3_fu_124               |  32|   0|   32|          0|
    |d_4_fu_120               |  32|   0|   32|          0|
    |d_5_fu_116               |  32|   0|   32|          0|
    |d_6_fu_112               |  32|   0|   32|          0|
    |d_7_fu_108               |  32|   0|   32|          0|
    |d_8_fu_104               |  32|   0|   32|          0|
    |d_9_fu_100               |  32|   0|   32|          0|
    |d_fu_136                 |  32|   0|   32|          0|
    |i_1_fu_84                |  32|   0|   32|          0|
    |i_reg_569                |  32|   0|   32|          0|
    |itr_1_fu_88              |   5|   0|    5|          0|
    |j_2_fu_80                |  32|   0|   32|          0|
    |j_reg_565                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 521|   0|  521|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  winograd_Pipeline_read_d|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  winograd_Pipeline_read_d|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  winograd_Pipeline_read_d|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  winograd_Pipeline_read_d|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  winograd_Pipeline_read_d|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  winograd_Pipeline_read_d|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|    9|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                      gmem|       pointer|
|sext_ln45              |   in|   62|     ap_none|                 sext_ln45|        scalar|
|d_load_out             |  out|   32|      ap_vld|                d_load_out|       pointer|
|d_load_out_ap_vld      |  out|    1|      ap_vld|                d_load_out|       pointer|
|d_1_load_out           |  out|   32|      ap_vld|              d_1_load_out|       pointer|
|d_1_load_out_ap_vld    |  out|    1|      ap_vld|              d_1_load_out|       pointer|
|d_2_load_out           |  out|   32|      ap_vld|              d_2_load_out|       pointer|
|d_2_load_out_ap_vld    |  out|    1|      ap_vld|              d_2_load_out|       pointer|
|d_3_load_out           |  out|   32|      ap_vld|              d_3_load_out|       pointer|
|d_3_load_out_ap_vld    |  out|    1|      ap_vld|              d_3_load_out|       pointer|
|d_4_load_out           |  out|   32|      ap_vld|              d_4_load_out|       pointer|
|d_4_load_out_ap_vld    |  out|    1|      ap_vld|              d_4_load_out|       pointer|
|d_5_load_out           |  out|   32|      ap_vld|              d_5_load_out|       pointer|
|d_5_load_out_ap_vld    |  out|    1|      ap_vld|              d_5_load_out|       pointer|
|d_6_load_out           |  out|   32|      ap_vld|              d_6_load_out|       pointer|
|d_6_load_out_ap_vld    |  out|    1|      ap_vld|              d_6_load_out|       pointer|
|d_7_load_out           |  out|   32|      ap_vld|              d_7_load_out|       pointer|
|d_7_load_out_ap_vld    |  out|    1|      ap_vld|              d_7_load_out|       pointer|
|d_8_load_out           |  out|   32|      ap_vld|              d_8_load_out|       pointer|
|d_8_load_out_ap_vld    |  out|    1|      ap_vld|              d_8_load_out|       pointer|
|d_9_load_out           |  out|   32|      ap_vld|              d_9_load_out|       pointer|
|d_9_load_out_ap_vld    |  out|    1|      ap_vld|              d_9_load_out|       pointer|
|d_10_load_out          |  out|   32|      ap_vld|             d_10_load_out|       pointer|
|d_10_load_out_ap_vld   |  out|    1|      ap_vld|             d_10_load_out|       pointer|
|d_11_load_out          |  out|   32|      ap_vld|             d_11_load_out|       pointer|
|d_11_load_out_ap_vld   |  out|    1|      ap_vld|             d_11_load_out|       pointer|
+-----------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1" [winograd.cpp:45]   --->   Operation 5 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [winograd.cpp:45]   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%itr_1 = alloca i32 1" [winograd.cpp:45]   --->   Operation 7 'alloca' 'itr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln45_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln45"   --->   Operation 8 'read' 'sext_ln45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln45_cast = sext i62 %sext_ln45_read"   --->   Operation 9 'sext' 'sext_ln45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 9, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%d_11 = alloca i64 1" [winograd.cpp:14]   --->   Operation 11 'alloca' 'd_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%d_10 = alloca i64 1" [winograd.cpp:14]   --->   Operation 12 'alloca' 'd_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%d_9 = alloca i64 1" [winograd.cpp:14]   --->   Operation 13 'alloca' 'd_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%d_8 = alloca i64 1" [winograd.cpp:14]   --->   Operation 14 'alloca' 'd_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%d_7 = alloca i64 1" [winograd.cpp:14]   --->   Operation 15 'alloca' 'd_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%d_6 = alloca i64 1" [winograd.cpp:14]   --->   Operation 16 'alloca' 'd_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%d_5 = alloca i64 1" [winograd.cpp:14]   --->   Operation 17 'alloca' 'd_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%d_4 = alloca i64 1" [winograd.cpp:14]   --->   Operation 18 'alloca' 'd_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%d_3 = alloca i64 1" [winograd.cpp:14]   --->   Operation 19 'alloca' 'd_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%d_2 = alloca i64 1" [winograd.cpp:14]   --->   Operation 20 'alloca' 'd_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%d_1 = alloca i64 1" [winograd.cpp:14]   --->   Operation 21 'alloca' 'd_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%d = alloca i64 1" [winograd.cpp:14]   --->   Operation 22 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.63ns)   --->   "%store_ln45 = store i5 0, i5 %itr_1" [winograd.cpp:45]   --->   Operation 23 'store' 'store_ln45' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 24 [1/1] (0.63ns)   --->   "%store_ln45 = store i32 0, i32 %i_1" [winograd.cpp:45]   --->   Operation 24 'store' 'store_ln45' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 25 [1/1] (0.63ns)   --->   "%store_ln45 = store i32 0, i32 %j_2" [winograd.cpp:45]   --->   Operation 25 'store' 'store_ln45' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.body14" [winograd.cpp:45]   --->   Operation 26 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.69>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%itr = load i5 %itr_1" [winograd.cpp:45]   --->   Operation 27 'load' 'itr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.15ns)   --->   "%icmp_ln45 = icmp_eq  i5 %itr, i5 16" [winograd.cpp:45]   --->   Operation 29 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.15> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.15ns)   --->   "%add_ln45 = add i5 %itr, i5 1" [winograd.cpp:45]   --->   Operation 30 'add' 'add_ln45' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.body14.split, void %if.then40" [winograd.cpp:45]   --->   Operation 31 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%j_2_load = load i32 %j_2" [winograd.cpp:47]   --->   Operation 32 'load' 'j_2_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_1_load = load i32 %i_1" [winograd.cpp:49]   --->   Operation 33 'load' 'i_1_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%icmp_ln47 = icmp_eq  i32 %j_2_load, i32 4" [winograd.cpp:47]   --->   Operation 34 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.78ns)   --->   "%add_ln49 = add i32 %i_1_load, i32 1" [winograd.cpp:49]   --->   Operation 35 'add' 'add_ln49' <Predicate = (!icmp_ln45)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.48ns)   --->   "%j = select i1 %icmp_ln47, i32 0, i32 %j_2_load" [winograd.cpp:47]   --->   Operation 36 'select' 'j' <Predicate = (!icmp_ln45)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.48ns)   --->   "%i = select i1 %icmp_ln47, i32 %add_ln49, i32 %i_1_load" [winograd.cpp:47]   --->   Operation 37 'select' 'i' <Predicate = (!icmp_ln45)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.78ns)   --->   "%switch_ln50 = switch i32 %i, void %arrayidx2469.exit, i32 0, void %arrayidx2469.case.0, i32 1, void %arrayidx2469.case.1, i32 2, void %arrayidx2469.case.2" [winograd.cpp:50]   --->   Operation 38 'switch' 'switch_ln50' <Predicate = (!icmp_ln45)> <Delay = 1.78>
ST_2 : Operation 39 [1/1] (1.78ns)   --->   "%switch_ln50 = switch i32 %j, void %arrayidx2469_2.exit, i32 0, void %arrayidx2469_2.case.0, i32 1, void %arrayidx2469_2.case.1, i32 2, void %arrayidx2469_2.case.2, i32 3, void %arrayidx2469_2.case.3" [winograd.cpp:50]   --->   Operation 39 'switch' 'switch_ln50' <Predicate = (!icmp_ln45 & i == 2)> <Delay = 1.78>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469.exit" [winograd.cpp:50]   --->   Operation 40 'br' 'br_ln50' <Predicate = (!icmp_ln45 & i == 2)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.78ns)   --->   "%switch_ln50 = switch i32 %j, void %arrayidx2469_1.exit, i32 0, void %arrayidx2469_1.case.0, i32 1, void %arrayidx2469_1.case.1, i32 2, void %arrayidx2469_1.case.2, i32 3, void %arrayidx2469_1.case.3" [winograd.cpp:50]   --->   Operation 41 'switch' 'switch_ln50' <Predicate = (!icmp_ln45 & i == 1)> <Delay = 1.78>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469.exit" [winograd.cpp:50]   --->   Operation 42 'br' 'br_ln50' <Predicate = (!icmp_ln45 & i == 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.78ns)   --->   "%switch_ln50 = switch i32 %j, void %arrayidx2469_0.exit, i32 0, void %arrayidx2469_0.case.0, i32 1, void %arrayidx2469_0.case.1, i32 2, void %arrayidx2469_0.case.2, i32 3, void %arrayidx2469_0.case.3" [winograd.cpp:50]   --->   Operation 43 'switch' 'switch_ln50' <Predicate = (!icmp_ln45 & i == 0)> <Delay = 1.78>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469.exit" [winograd.cpp:50]   --->   Operation 44 'br' 'br_ln50' <Predicate = (!icmp_ln45 & i == 0)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.78ns)   --->   "%j_3 = add i32 %j, i32 1" [winograd.cpp:45]   --->   Operation 45 'add' 'j_3' <Predicate = (!icmp_ln45)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.63ns)   --->   "%store_ln45 = store i5 %add_ln45, i5 %itr_1" [winograd.cpp:45]   --->   Operation 46 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.63>
ST_2 : Operation 47 [1/1] (0.63ns)   --->   "%store_ln45 = store i32 %i, i32 %i_1" [winograd.cpp:45]   --->   Operation 47 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.63>
ST_2 : Operation 48 [1/1] (0.63ns)   --->   "%store_ln45 = store i32 %j_3, i32 %j_2" [winograd.cpp:45]   --->   Operation 48 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.63>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.body14" [winograd.cpp:45]   --->   Operation 49 'br' 'br_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%d_load = load i32 %d" [winograd.cpp:80]   --->   Operation 80 'load' 'd_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%d_1_load = load i32 %d_1" [winograd.cpp:80]   --->   Operation 81 'load' 'd_1_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%d_2_load = load i32 %d_2" [winograd.cpp:80]   --->   Operation 82 'load' 'd_2_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%d_3_load = load i32 %d_3" [winograd.cpp:80]   --->   Operation 83 'load' 'd_3_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%d_4_load = load i32 %d_4" [winograd.cpp:81]   --->   Operation 84 'load' 'd_4_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%d_5_load = load i32 %d_5" [winograd.cpp:81]   --->   Operation 85 'load' 'd_5_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%d_6_load = load i32 %d_6" [winograd.cpp:81]   --->   Operation 86 'load' 'd_6_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%d_7_load = load i32 %d_7" [winograd.cpp:81]   --->   Operation 87 'load' 'd_7_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%d_8_load = load i32 %d_8" [winograd.cpp:80]   --->   Operation 88 'load' 'd_8_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%d_9_load = load i32 %d_9" [winograd.cpp:80]   --->   Operation 89 'load' 'd_9_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%d_10_load = load i32 %d_10" [winograd.cpp:80]   --->   Operation 90 'load' 'd_10_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%d_11_load = load i32 %d_11" [winograd.cpp:80]   --->   Operation 91 'load' 'd_11_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_load_out, i32 %d_load" [winograd.cpp:80]   --->   Operation 92 'write' 'write_ln80' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_1_load_out, i32 %d_1_load" [winograd.cpp:80]   --->   Operation 93 'write' 'write_ln80' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_2_load_out, i32 %d_2_load" [winograd.cpp:80]   --->   Operation 94 'write' 'write_ln80' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_3_load_out, i32 %d_3_load" [winograd.cpp:80]   --->   Operation 95 'write' 'write_ln80' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_4_load_out, i32 %d_4_load" [winograd.cpp:81]   --->   Operation 96 'write' 'write_ln81' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_5_load_out, i32 %d_5_load" [winograd.cpp:81]   --->   Operation 97 'write' 'write_ln81' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_6_load_out, i32 %d_6_load" [winograd.cpp:81]   --->   Operation 98 'write' 'write_ln81' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_7_load_out, i32 %d_7_load" [winograd.cpp:81]   --->   Operation 99 'write' 'write_ln81' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_8_load_out, i32 %d_8_load" [winograd.cpp:80]   --->   Operation 100 'write' 'write_ln80' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_9_load_out, i32 %d_9_load" [winograd.cpp:80]   --->   Operation 101 'write' 'write_ln80' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_10_load_out, i32 %d_10_load" [winograd.cpp:80]   --->   Operation 102 'write' 'write_ln80' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %d_11_load_out, i32 %d_11_load" [winograd.cpp:80]   --->   Operation 103 'write' 'write_ln80' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.63ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.63>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln45_cast" [winograd.cpp:45]   --->   Operation 50 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [winograd.cpp:45]   --->   Operation 51 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [winograd.cpp:46]   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [winograd.cpp:45]   --->   Operation 53 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [winograd.cpp:50]   --->   Operation 54 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%d_12 = bitcast i32 %gmem_addr_read" [winograd.cpp:50]   --->   Operation 55 'bitcast' 'd_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_11" [winograd.cpp:50]   --->   Operation 56 'store' 'store_ln50' <Predicate = (i == 2 & j == 3)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_2.exit" [winograd.cpp:50]   --->   Operation 57 'br' 'br_ln50' <Predicate = (i == 2 & j == 3)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_10" [winograd.cpp:50]   --->   Operation 58 'store' 'store_ln50' <Predicate = (i == 2 & j == 2)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_2.exit" [winograd.cpp:50]   --->   Operation 59 'br' 'br_ln50' <Predicate = (i == 2 & j == 2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_9" [winograd.cpp:50]   --->   Operation 60 'store' 'store_ln50' <Predicate = (i == 2 & j == 1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_2.exit" [winograd.cpp:50]   --->   Operation 61 'br' 'br_ln50' <Predicate = (i == 2 & j == 1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_8" [winograd.cpp:50]   --->   Operation 62 'store' 'store_ln50' <Predicate = (i == 2 & j == 0)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_2.exit" [winograd.cpp:50]   --->   Operation 63 'br' 'br_ln50' <Predicate = (i == 2 & j == 0)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_7" [winograd.cpp:50]   --->   Operation 64 'store' 'store_ln50' <Predicate = (i == 1 & j == 3)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_1.exit" [winograd.cpp:50]   --->   Operation 65 'br' 'br_ln50' <Predicate = (i == 1 & j == 3)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_6" [winograd.cpp:50]   --->   Operation 66 'store' 'store_ln50' <Predicate = (i == 1 & j == 2)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_1.exit" [winograd.cpp:50]   --->   Operation 67 'br' 'br_ln50' <Predicate = (i == 1 & j == 2)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_5" [winograd.cpp:50]   --->   Operation 68 'store' 'store_ln50' <Predicate = (i == 1 & j == 1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_1.exit" [winograd.cpp:50]   --->   Operation 69 'br' 'br_ln50' <Predicate = (i == 1 & j == 1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_4" [winograd.cpp:50]   --->   Operation 70 'store' 'store_ln50' <Predicate = (i == 1 & j == 0)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_1.exit" [winograd.cpp:50]   --->   Operation 71 'br' 'br_ln50' <Predicate = (i == 1 & j == 0)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_3" [winograd.cpp:50]   --->   Operation 72 'store' 'store_ln50' <Predicate = (i == 0 & j == 3)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_0.exit" [winograd.cpp:50]   --->   Operation 73 'br' 'br_ln50' <Predicate = (i == 0 & j == 3)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_2" [winograd.cpp:50]   --->   Operation 74 'store' 'store_ln50' <Predicate = (i == 0 & j == 2)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_0.exit" [winograd.cpp:50]   --->   Operation 75 'br' 'br_ln50' <Predicate = (i == 0 & j == 2)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d_1" [winograd.cpp:50]   --->   Operation 76 'store' 'store_ln50' <Predicate = (i == 0 & j == 1)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_0.exit" [winograd.cpp:50]   --->   Operation 77 'br' 'br_ln50' <Predicate = (i == 0 & j == 1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %d_12, i32 %d" [winograd.cpp:50]   --->   Operation 78 'store' 'store_ln50' <Predicate = (i == 0 & j == 0)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx2469_0.exit" [winograd.cpp:50]   --->   Operation 79 'br' 'br_ln50' <Predicate = (i == 0 & j == 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ d_1_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ d_2_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ d_3_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ d_4_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ d_5_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ d_6_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ d_7_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ d_8_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ d_9_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ d_10_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ d_11_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_2                    (alloca           ) [ 0110]
i_1                    (alloca           ) [ 0110]
itr_1                  (alloca           ) [ 0110]
sext_ln45_read         (read             ) [ 0000]
sext_ln45_cast         (sext             ) [ 0111]
specinterface_ln0      (specinterface    ) [ 0000]
d_11                   (alloca           ) [ 0111]
d_10                   (alloca           ) [ 0111]
d_9                    (alloca           ) [ 0111]
d_8                    (alloca           ) [ 0111]
d_7                    (alloca           ) [ 0111]
d_6                    (alloca           ) [ 0111]
d_5                    (alloca           ) [ 0111]
d_4                    (alloca           ) [ 0111]
d_3                    (alloca           ) [ 0111]
d_2                    (alloca           ) [ 0111]
d_1                    (alloca           ) [ 0111]
d                      (alloca           ) [ 0111]
store_ln45             (store            ) [ 0000]
store_ln45             (store            ) [ 0000]
store_ln45             (store            ) [ 0000]
br_ln45                (br               ) [ 0000]
itr                    (load             ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
icmp_ln45              (icmp             ) [ 0110]
add_ln45               (add              ) [ 0000]
br_ln45                (br               ) [ 0000]
j_2_load               (load             ) [ 0000]
i_1_load               (load             ) [ 0000]
icmp_ln47              (icmp             ) [ 0000]
add_ln49               (add              ) [ 0000]
j                      (select           ) [ 0101]
i                      (select           ) [ 0111]
switch_ln50            (switch           ) [ 0000]
switch_ln50            (switch           ) [ 0000]
br_ln50                (br               ) [ 0000]
switch_ln50            (switch           ) [ 0000]
br_ln50                (br               ) [ 0000]
switch_ln50            (switch           ) [ 0000]
br_ln50                (br               ) [ 0000]
j_3                    (add              ) [ 0000]
store_ln45             (store            ) [ 0000]
store_ln45             (store            ) [ 0000]
store_ln45             (store            ) [ 0000]
br_ln45                (br               ) [ 0000]
gmem_addr              (getelementptr    ) [ 0000]
specpipeline_ln45      (specpipeline     ) [ 0000]
speclooptripcount_ln46 (speclooptripcount) [ 0000]
specloopname_ln45      (specloopname     ) [ 0000]
gmem_addr_read         (read             ) [ 0000]
d_12                   (bitcast          ) [ 0000]
store_ln50             (store            ) [ 0000]
br_ln50                (br               ) [ 0000]
store_ln50             (store            ) [ 0000]
br_ln50                (br               ) [ 0000]
store_ln50             (store            ) [ 0000]
br_ln50                (br               ) [ 0000]
store_ln50             (store            ) [ 0000]
br_ln50                (br               ) [ 0000]
store_ln50             (store            ) [ 0000]
br_ln50                (br               ) [ 0000]
store_ln50             (store            ) [ 0000]
br_ln50                (br               ) [ 0000]
store_ln50             (store            ) [ 0000]
br_ln50                (br               ) [ 0000]
store_ln50             (store            ) [ 0000]
br_ln50                (br               ) [ 0000]
store_ln50             (store            ) [ 0000]
br_ln50                (br               ) [ 0000]
store_ln50             (store            ) [ 0000]
br_ln50                (br               ) [ 0000]
store_ln50             (store            ) [ 0000]
br_ln50                (br               ) [ 0000]
store_ln50             (store            ) [ 0000]
br_ln50                (br               ) [ 0000]
d_load                 (load             ) [ 0000]
d_1_load               (load             ) [ 0000]
d_2_load               (load             ) [ 0000]
d_3_load               (load             ) [ 0000]
d_4_load               (load             ) [ 0000]
d_5_load               (load             ) [ 0000]
d_6_load               (load             ) [ 0000]
d_7_load               (load             ) [ 0000]
d_8_load               (load             ) [ 0000]
d_9_load               (load             ) [ 0000]
d_10_load              (load             ) [ 0000]
d_11_load              (load             ) [ 0000]
write_ln80             (write            ) [ 0000]
write_ln80             (write            ) [ 0000]
write_ln80             (write            ) [ 0000]
write_ln80             (write            ) [ 0000]
write_ln81             (write            ) [ 0000]
write_ln81             (write            ) [ 0000]
write_ln81             (write            ) [ 0000]
write_ln81             (write            ) [ 0000]
write_ln80             (write            ) [ 0000]
write_ln80             (write            ) [ 0000]
write_ln80             (write            ) [ 0000]
write_ln80             (write            ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln45">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_load_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_load_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d_1_load_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_1_load_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_2_load_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_2_load_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="d_3_load_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_3_load_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="d_4_load_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_4_load_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="d_5_load_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_5_load_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="d_6_load_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_6_load_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="d_7_load_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_7_load_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="d_8_load_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_8_load_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="d_9_load_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_9_load_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="d_10_load_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_10_load_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="d_11_load_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_11_load_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="j_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="itr_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="itr_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="d_11_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_11/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="d_10_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_10/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="d_9_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_9/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="d_8_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_8/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="d_7_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_7/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="d_6_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_6/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="d_5_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_5/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="d_4_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_4/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="d_3_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="d_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="d_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="d_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln45_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="62" slack="0"/>
<pin id="142" dir="0" index="1" bw="62" slack="0"/>
<pin id="143" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln45_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln80_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln80_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln80_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="write_ln80_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_ln81_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="write_ln81_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="32" slack="0"/>
<pin id="185" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_ln81_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="write_ln81_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="32" slack="0"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln80_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="write_ln80_write_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln80_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="write_ln80_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="32" slack="0"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="gmem_addr_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="0" index="3" bw="3" slack="0"/>
<pin id="240" dir="0" index="4" bw="3" slack="0"/>
<pin id="241" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln50/2 switch_ln50/2 switch_ln50/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sext_ln45_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="62" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_cast/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln45_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln45_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln45_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="itr_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="1"/>
<pin id="267" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="itr/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln45_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="5" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln45_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="j_2_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2_load/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="i_1_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln47_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln49_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="j_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="32" slack="0"/>
<pin id="302" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="i_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="32" slack="0"/>
<pin id="311" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="switch_ln50_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="0" index="3" bw="3" slack="0"/>
<pin id="320" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln50/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="j_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln45_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="5" slack="1"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln45_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="1"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln45_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="1"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="gmem_addr_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="2"/>
<pin id="349" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="d_12_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d_12/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln50_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="2"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln50_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="2"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln50_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="2"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln50_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="2"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln50_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="2"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln50_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="2"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln50_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="2"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln50_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="2"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln50_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="2"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln50_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="2"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln50_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="2"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln50_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="2"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="d_load_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_load/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="d_1_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_1_load/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="d_2_load_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_2_load/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="d_3_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_3_load/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="d_4_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_4_load/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="d_5_load_load_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_5_load/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="d_6_load_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_6_load/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="d_7_load_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_7_load/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="d_8_load_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_8_load/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="d_9_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_9_load/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="d_10_load_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_10_load/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="d_11_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_11_load/2 "/>
</bind>
</comp>

<comp id="464" class="1005" name="j_2_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="471" class="1005" name="i_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="itr_1_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="itr_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="sext_ln45_cast_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="2"/>
<pin id="487" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln45_cast "/>
</bind>
</comp>

<comp id="490" class="1005" name="d_11_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_11 "/>
</bind>
</comp>

<comp id="496" class="1005" name="d_10_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_10 "/>
</bind>
</comp>

<comp id="502" class="1005" name="d_9_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_9 "/>
</bind>
</comp>

<comp id="508" class="1005" name="d_8_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_8 "/>
</bind>
</comp>

<comp id="514" class="1005" name="d_7_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_7 "/>
</bind>
</comp>

<comp id="520" class="1005" name="d_6_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_6 "/>
</bind>
</comp>

<comp id="526" class="1005" name="d_5_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_5 "/>
</bind>
</comp>

<comp id="532" class="1005" name="d_4_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_4 "/>
</bind>
</comp>

<comp id="538" class="1005" name="d_3_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_3 "/>
</bind>
</comp>

<comp id="544" class="1005" name="d_2_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_2 "/>
</bind>
</comp>

<comp id="550" class="1005" name="d_1_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_1 "/>
</bind>
</comp>

<comp id="556" class="1005" name="d_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="565" class="1005" name="j_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="569" class="1005" name="i_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="50" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="50" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="50" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="50" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="50" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="50" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="50" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="50" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="78" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="78" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="78" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="78" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="78" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="78" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="78" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="78" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="78" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="78" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="22" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="78" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="78" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="76" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="62" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="245"><net_src comp="64" pin="0"/><net_sink comp="235" pin=4"/></net>

<net id="249"><net_src comp="140" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="272"><net_src comp="265" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="56" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="265" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="58" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="60" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="283" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="28" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="286" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="280" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="306"><net_src comp="298" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="312"><net_src comp="286" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="292" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="283" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="321"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="36" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="28" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="62" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="329"><net_src comp="298" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="28" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="274" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="307" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="325" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="0" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="346" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="355"><net_src comp="230" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="352" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="352" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="352" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="352" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="352" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="352" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="352" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="352" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="352" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="352" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="352" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="416" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="423"><net_src comp="420" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="427"><net_src comp="424" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="431"><net_src comp="428" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="435"><net_src comp="432" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="439"><net_src comp="436" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="443"><net_src comp="440" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="447"><net_src comp="444" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="451"><net_src comp="448" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="455"><net_src comp="452" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="459"><net_src comp="456" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="463"><net_src comp="460" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="467"><net_src comp="80" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="474"><net_src comp="84" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="481"><net_src comp="88" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="488"><net_src comp="246" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="493"><net_src comp="92" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="499"><net_src comp="96" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="505"><net_src comp="100" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="511"><net_src comp="104" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="517"><net_src comp="108" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="523"><net_src comp="112" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="529"><net_src comp="116" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="535"><net_src comp="120" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="541"><net_src comp="124" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="547"><net_src comp="128" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="553"><net_src comp="132" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="559"><net_src comp="136" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="568"><net_src comp="298" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="307" pin="3"/><net_sink comp="569" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: d_load_out | {2 }
	Port: d_1_load_out | {2 }
	Port: d_2_load_out | {2 }
	Port: d_3_load_out | {2 }
	Port: d_4_load_out | {2 }
	Port: d_5_load_out | {2 }
	Port: d_6_load_out | {2 }
	Port: d_7_load_out | {2 }
	Port: d_8_load_out | {2 }
	Port: d_9_load_out | {2 }
	Port: d_10_load_out | {2 }
	Port: d_11_load_out | {2 }
 - Input state : 
	Port: winograd_Pipeline_read_d : gmem | {3 }
	Port: winograd_Pipeline_read_d : sext_ln45 | {1 }
  - Chain level:
	State 1
		store_ln45 : 1
		store_ln45 : 1
		store_ln45 : 1
	State 2
		icmp_ln45 : 1
		add_ln45 : 1
		br_ln45 : 2
		icmp_ln47 : 1
		add_ln49 : 1
		j : 2
		i : 2
		switch_ln50 : 3
		switch_ln50 : 3
		switch_ln50 : 3
		switch_ln50 : 3
		j_3 : 3
		store_ln45 : 2
		store_ln45 : 3
		store_ln45 : 4
		write_ln80 : 1
		write_ln80 : 1
		write_ln80 : 1
		write_ln80 : 1
		write_ln81 : 1
		write_ln81 : 1
		write_ln81 : 1
		write_ln81 : 1
		write_ln80 : 1
		write_ln80 : 1
		write_ln80 : 1
		write_ln80 : 1
	State 3
		gmem_addr_read : 1
		d_12 : 1
		store_ln50 : 2
		store_ln50 : 2
		store_ln50 : 2
		store_ln50 : 2
		store_ln50 : 2
		store_ln50 : 2
		store_ln50 : 2
		store_ln50 : 2
		store_ln50 : 2
		store_ln50 : 2
		store_ln50 : 2
		store_ln50 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln45_fu_274      |    0    |    12   |
|    add   |       add_ln49_fu_292      |    0    |    39   |
|          |         j_3_fu_325         |    0    |    39   |
|----------|----------------------------|---------|---------|
|  select  |          j_fu_298          |    0    |    32   |
|          |          i_fu_307          |    0    |    32   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln45_fu_268      |    0    |    12   |
|          |      icmp_ln47_fu_286      |    0    |    39   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln45_read_read_fu_140 |    0    |    0    |
|          | gmem_addr_read_read_fu_230 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln80_write_fu_146  |    0    |    0    |
|          |   write_ln80_write_fu_153  |    0    |    0    |
|          |   write_ln80_write_fu_160  |    0    |    0    |
|          |   write_ln80_write_fu_167  |    0    |    0    |
|          |   write_ln81_write_fu_174  |    0    |    0    |
|   write  |   write_ln81_write_fu_181  |    0    |    0    |
|          |   write_ln81_write_fu_188  |    0    |    0    |
|          |   write_ln81_write_fu_195  |    0    |    0    |
|          |   write_ln80_write_fu_202  |    0    |    0    |
|          |   write_ln80_write_fu_209  |    0    |    0    |
|          |   write_ln80_write_fu_216  |    0    |    0    |
|          |   write_ln80_write_fu_223  |    0    |    0    |
|----------|----------------------------|---------|---------|
|  switch  |         grp_fu_235         |    0    |    0    |
|          |     switch_ln50_fu_315     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln45_cast_fu_246   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   205   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     d_10_reg_496     |   32   |
|     d_11_reg_490     |   32   |
|      d_1_reg_550     |   32   |
|      d_2_reg_544     |   32   |
|      d_3_reg_538     |   32   |
|      d_4_reg_532     |   32   |
|      d_5_reg_526     |   32   |
|      d_6_reg_520     |   32   |
|      d_7_reg_514     |   32   |
|      d_8_reg_508     |   32   |
|      d_9_reg_502     |   32   |
|       d_reg_556      |   32   |
|      i_1_reg_471     |   32   |
|       i_reg_569      |   32   |
|     itr_1_reg_478    |    5   |
|      j_2_reg_464     |   32   |
|       j_reg_565      |   32   |
|sext_ln45_cast_reg_485|   64   |
+----------------------+--------+
|         Total        |   581  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   205  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   581  |    -   |
+-----------+--------+--------+
|   Total   |   581  |   205  |
+-----------+--------+--------+
