

================================================================
== Vitis HLS Report for 'p_mul_1'
================================================================
* Date:           Tue Feb  8 15:34:47 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31|  0.310 us|  0.310 us|   31|   31|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                             |                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                  |               Module              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66  |p_mul_1_Pipeline_VITIS_LOOP_169_1  |       22|       22|   0.220 us|   0.220 us|   22|   22|       no|
        |grp_p_mul_1_Pipeline_VITIS_LOOP_187_1_fu_79  |p_mul_1_Pipeline_VITIS_LOOP_187_1  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    15|    1948|    1576|    -|
|Memory           |        0|     -|      64|       3|    0|
|Multiplexer      |        -|     -|       -|      68|    -|
|Register         |        -|     -|     103|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    15|    2115|    1647|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66  |p_mul_1_Pipeline_VITIS_LOOP_169_1  |        0|  15|  1845|  1521|    0|
    |grp_p_mul_1_Pipeline_VITIS_LOOP_187_1_fu_79  |p_mul_1_Pipeline_VITIS_LOOP_187_1  |        0|   0|   103|    55|    0|
    +---------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                   |        0|  15|  1948|  1576|    0|
    +---------------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |aux_U  |p_mul_1_aux_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    +-------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                           |        0|  64|   3|    0|     5|   32|     1|          160|
    +-------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  31|          6|    1|          6|
    |aux_address0  |  14|          3|    3|          9|
    |aux_ce0       |  14|          3|    1|          3|
    |aux_we0       |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  68|         14|    6|         20|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |   5|   0|    5|          0|
    |bitcast_ln173_3_reg_192                                   |  32|   0|   32|          0|
    |bitcast_ln173_4_reg_197                                   |  32|   0|   32|          0|
    |bitcast_ln173_reg_187                                     |  32|   0|   32|          0|
    |grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66_ap_start_reg  |   1|   0|    1|          0|
    |grp_p_mul_1_Pipeline_VITIS_LOOP_187_1_fu_79_ap_start_reg  |   1|   0|    1|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 103|   0|  103|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|        _mul.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|        _mul.1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|        _mul.1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|        _mul.1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|        _mul.1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|        _mul.1|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|        _mul.1|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|        _mul.1|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|        _mul.1|  return value|
|p_read       |   in|   32|     ap_none|        p_read|        scalar|
|p_read1      |   in|   32|     ap_none|       p_read1|        scalar|
|p_read2      |   in|  128|     ap_none|       p_read2|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read25 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read2"   --->   Operation 6 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 7 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 8 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%num_res4_04_loc = alloca i64 1"   --->   Operation 9 'alloca' 'num_res4_04_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%num_res3_05_loc = alloca i64 1"   --->   Operation 10 'alloca' 'num_res3_05_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%num_res_06_loc = alloca i64 1"   --->   Operation 11 'alloca' 'num_res_06_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.67ns)   --->   "%aux = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 12 'alloca' 'aux' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read25, i32 32, i32 63" [../src/ban.cpp:173]   --->   Operation 13 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bitcast_ln173 = bitcast i32 %trunc_ln" [../src/ban.cpp:173]   --->   Operation 14 'bitcast' 'bitcast_ln173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln173_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read25, i32 64, i32 95" [../src/ban.cpp:173]   --->   Operation 15 'partselect' 'trunc_ln173_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bitcast_ln173_3 = bitcast i32 %trunc_ln173_3" [../src/ban.cpp:173]   --->   Operation 16 'bitcast' 'bitcast_ln173_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln173_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read25, i32 96, i32 127" [../src/ban.cpp:173]   --->   Operation 17 'partselect' 'trunc_ln173_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bitcast_ln173_4 = bitcast i32 %trunc_ln173_4" [../src/ban.cpp:173]   --->   Operation 18 'bitcast' 'bitcast_ln173_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.47ns)   --->   "%call_ln173 = call void @_mul.1_Pipeline_VITIS_LOOP_169_1, i32 %p_read_14, i32 %p_read14, i32 %bitcast_ln173, i32 %bitcast_ln173_3, i32 %bitcast_ln173_4, i32 %aux" [../src/ban.cpp:173]   --->   Operation 19 'call' 'call_ln173' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln173 = call void @_mul.1_Pipeline_VITIS_LOOP_169_1, i32 %p_read_14, i32 %p_read14, i32 %bitcast_ln173, i32 %bitcast_ln173_3, i32 %bitcast_ln173_4, i32 %aux" [../src/ban.cpp:173]   --->   Operation 20 'call' 'call_ln173' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @_mul.1_Pipeline_VITIS_LOOP_187_1, i32 %aux, i32 %num_res_06_loc, i32 %num_res3_05_loc, i32 %num_res4_04_loc"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.87>
ST_4 : Operation 22 [1/2] (0.87ns)   --->   "%call_ln0 = call void @_mul.1_Pipeline_VITIS_LOOP_187_1, i32 %aux, i32 %num_res_06_loc, i32 %num_res3_05_loc, i32 %num_res4_04_loc"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%num_res_06_loc_load = load i32 %num_res_06_loc"   --->   Operation 23 'load' 'num_res_06_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%num_res3_05_loc_load = load i32 %num_res3_05_loc"   --->   Operation 24 'load' 'num_res3_05_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%num_res4_04_loc_load = load i32 %num_res4_04_loc"   --->   Operation 25 'load' 'num_res4_04_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i32 %num_res_06_loc_load" [../src/ban.cpp:189]   --->   Operation 26 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i32 %num_res3_05_loc_load" [../src/ban.cpp:189]   --->   Operation 27 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i32 %num_res4_04_loc_load" [../src/ban.cpp:189]   --->   Operation 28 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln189 = ret i96 %mrv_2" [../src/ban.cpp:189]   --->   Operation 29 'ret' 'ret_ln189' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read25             (read       ) [ 000000]
p_read14             (read       ) [ 001000]
p_read_14            (read       ) [ 001000]
num_res4_04_loc      (alloca     ) [ 001111]
num_res3_05_loc      (alloca     ) [ 001111]
num_res_06_loc       (alloca     ) [ 001111]
aux                  (alloca     ) [ 001110]
trunc_ln             (partselect ) [ 000000]
bitcast_ln173        (bitcast    ) [ 001000]
trunc_ln173_3        (partselect ) [ 000000]
bitcast_ln173_3      (bitcast    ) [ 001000]
trunc_ln173_4        (partselect ) [ 000000]
bitcast_ln173_4      (bitcast    ) [ 001000]
call_ln173           (call       ) [ 000000]
call_ln0             (call       ) [ 000000]
num_res_06_loc_load  (load       ) [ 000000]
num_res3_05_loc_load (load       ) [ 000000]
num_res4_04_loc_load (load       ) [ 000000]
mrv                  (insertvalue) [ 000000]
mrv_1                (insertvalue) [ 000000]
mrv_2                (insertvalue) [ 000000]
ret_ln189            (ret        ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_mul.1_Pipeline_VITIS_LOOP_169_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_mul.1_Pipeline_VITIS_LOOP_187_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="num_res4_04_loc_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res4_04_loc/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="num_res3_05_loc_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res3_05_loc/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="num_res_06_loc_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_06_loc/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="aux_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aux/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_read25_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="128" slack="0"/>
<pin id="50" dir="0" index="1" bw="128" slack="0"/>
<pin id="51" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read25/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_read14_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_14_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="0" index="3" bw="32" slack="0"/>
<pin id="71" dir="0" index="4" bw="32" slack="0"/>
<pin id="72" dir="0" index="5" bw="32" slack="0"/>
<pin id="73" dir="0" index="6" bw="32" slack="0"/>
<pin id="74" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln173/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_p_mul_1_Pipeline_VITIS_LOOP_187_1_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="32" slack="2"/>
<pin id="83" dir="0" index="3" bw="32" slack="2"/>
<pin id="84" dir="0" index="4" bw="32" slack="2"/>
<pin id="85" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="trunc_ln_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="128" slack="0"/>
<pin id="90" dir="0" index="2" bw="7" slack="0"/>
<pin id="91" dir="0" index="3" bw="7" slack="0"/>
<pin id="92" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="bitcast_ln173_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln173/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="trunc_ln173_3_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="128" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="0" index="3" bw="8" slack="0"/>
<pin id="107" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln173_3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="bitcast_ln173_3_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln173_3/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="trunc_ln173_4_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="128" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="0"/>
<pin id="121" dir="0" index="3" bw="8" slack="0"/>
<pin id="122" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln173_4/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="bitcast_ln173_4_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln173_4/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="num_res_06_loc_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="4"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_06_loc_load/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="num_res3_05_loc_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="4"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res3_05_loc_load/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="num_res4_04_loc_load_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="4"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res4_04_loc_load/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="mrv_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="96" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="mrv_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="96" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="mrv_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="96" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="159" class="1005" name="p_read14_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read14 "/>
</bind>
</comp>

<comp id="164" class="1005" name="p_read_14_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_14 "/>
</bind>
</comp>

<comp id="169" class="1005" name="num_res4_04_loc_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2"/>
<pin id="171" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res4_04_loc "/>
</bind>
</comp>

<comp id="175" class="1005" name="num_res3_05_loc_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2"/>
<pin id="177" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res3_05_loc "/>
</bind>
</comp>

<comp id="181" class="1005" name="num_res_06_loc_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2"/>
<pin id="183" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res_06_loc "/>
</bind>
</comp>

<comp id="187" class="1005" name="bitcast_ln173_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln173 "/>
</bind>
</comp>

<comp id="192" class="1005" name="bitcast_ln173_3_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln173_3 "/>
</bind>
</comp>

<comp id="197" class="1005" name="bitcast_ln173_4_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln173_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="75"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="60" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="54" pin="2"/><net_sink comp="66" pin=2"/></net>

<net id="78"><net_src comp="44" pin="1"/><net_sink comp="66" pin=6"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="48" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="100"><net_src comp="87" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="66" pin=3"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="48" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="115"><net_src comp="102" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="66" pin=4"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="48" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="130"><net_src comp="117" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="66" pin=5"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="132" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="135" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="138" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="54" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="167"><net_src comp="60" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="172"><net_src comp="32" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="79" pin=4"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="178"><net_src comp="36" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="79" pin=3"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="184"><net_src comp="40" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="190"><net_src comp="97" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="66" pin=3"/></net>

<net id="195"><net_src comp="112" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="66" pin=4"/></net>

<net id="200"><net_src comp="127" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="66" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: _mul.1 : p_read | {1 }
	Port: _mul.1 : p_read1 | {1 }
	Port: _mul.1 : p_read2 | {1 }
  - Chain level:
	State 1
		bitcast_ln173 : 1
		bitcast_ln173_3 : 1
		bitcast_ln173_4 : 1
		call_ln173 : 2
	State 2
	State 3
	State 4
	State 5
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		ret_ln189 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   | grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66 |    15   |    0    |   1525  |   1258  |
|          | grp_p_mul_1_Pipeline_VITIS_LOOP_187_1_fu_79 |    0    |  0.427  |   103   |    26   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |             p_read25_read_fu_48             |    0    |    0    |    0    |    0    |
|   read   |             p_read14_read_fu_54             |    0    |    0    |    0    |    0    |
|          |             p_read_14_read_fu_60            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                trunc_ln_fu_87               |    0    |    0    |    0    |    0    |
|partselect|             trunc_ln173_3_fu_102            |    0    |    0    |    0    |    0    |
|          |             trunc_ln173_4_fu_117            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  mrv_fu_141                 |    0    |    0    |    0    |    0    |
|insertvalue|                 mrv_1_fu_147                |    0    |    0    |    0    |    0    |
|          |                 mrv_2_fu_153                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    15   |  0.427  |   1628  |   1284  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| aux|    0   |   64   |    3   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   64   |    3   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|bitcast_ln173_3_reg_192|   32   |
|bitcast_ln173_4_reg_197|   32   |
| bitcast_ln173_reg_187 |   32   |
|num_res3_05_loc_reg_175|   32   |
|num_res4_04_loc_reg_169|   32   |
| num_res_06_loc_reg_181|   32   |
|    p_read14_reg_159   |   32   |
|   p_read_14_reg_164   |   32   |
+-----------------------+--------+
|         Total         |   256  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
| grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66 |  p1  |   2  |  32  |   64   ||    9    |
| grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66 |  p2  |   2  |  32  |   64   ||    9    |
| grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66 |  p3  |   2  |  32  |   64   ||    9    |
| grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66 |  p4  |   2  |  32  |   64   ||    9    |
| grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66 |  p5  |   2  |  32  |   64   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   320  ||  2.135  ||    45   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   15   |    0   |  1628  |  1284  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    3   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   256  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   15   |    2   |  1948  |  1332  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
