// Seed: 1513635111
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  supply0 id_3 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd79
) (
    input tri id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wire _id_3,
    output supply1 id_4
);
  logic [-1 : id_3] id_6;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  assign id_6 = -1;
  integer id_7, id_8;
  supply1 id_9 = 1;
endmodule
module module_2 #(
    parameter id_11 = 32'd55,
    parameter id_2  = 32'd18
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11
);
  output wire _id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire _id_2;
  inout supply1 id_1;
  module_0 modCall_1 (
      id_4,
      id_10
  );
  logic [id_11 : id_2] id_12 = id_8;
  assign id_1 = -1;
endmodule
