// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Sun Jun 20 17:06:26 2021
// Host        : alveo0 running 64-bit Ubuntu 18.04.3 LTS
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_5dca_hbm_inst_0_stub.v
// Design      : bd_5dca_hbm_inst_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xcu280-fsvh2892-2L-e
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "hbm_v1_0_9,Vivado 2020.2" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(HBM_REF_CLK_0, HBM_REF_CLK_1, AXI_20_ACLK, 
  AXI_20_ARESET_N, AXI_20_ARADDR, AXI_20_ARBURST, AXI_20_ARID, AXI_20_ARLEN, AXI_20_ARSIZE, 
  AXI_20_ARVALID, AXI_20_AWADDR, AXI_20_AWBURST, AXI_20_AWID, AXI_20_AWLEN, AXI_20_AWSIZE, 
  AXI_20_AWVALID, AXI_20_RREADY, AXI_20_BREADY, AXI_20_WDATA, AXI_20_WLAST, AXI_20_WSTRB, 
  AXI_20_WDATA_PARITY, AXI_20_WVALID, AXI_21_ACLK, AXI_21_ARESET_N, AXI_21_ARADDR, 
  AXI_21_ARBURST, AXI_21_ARID, AXI_21_ARLEN, AXI_21_ARSIZE, AXI_21_ARVALID, AXI_21_AWADDR, 
  AXI_21_AWBURST, AXI_21_AWID, AXI_21_AWLEN, AXI_21_AWSIZE, AXI_21_AWVALID, AXI_21_RREADY, 
  AXI_21_BREADY, AXI_21_WDATA, AXI_21_WLAST, AXI_21_WSTRB, AXI_21_WDATA_PARITY, 
  AXI_21_WVALID, AXI_22_ACLK, AXI_22_ARESET_N, AXI_22_ARADDR, AXI_22_ARBURST, AXI_22_ARID, 
  AXI_22_ARLEN, AXI_22_ARSIZE, AXI_22_ARVALID, AXI_22_AWADDR, AXI_22_AWBURST, AXI_22_AWID, 
  AXI_22_AWLEN, AXI_22_AWSIZE, AXI_22_AWVALID, AXI_22_RREADY, AXI_22_BREADY, AXI_22_WDATA, 
  AXI_22_WLAST, AXI_22_WSTRB, AXI_22_WDATA_PARITY, AXI_22_WVALID, AXI_23_ACLK, 
  AXI_23_ARESET_N, AXI_23_ARADDR, AXI_23_ARBURST, AXI_23_ARID, AXI_23_ARLEN, AXI_23_ARSIZE, 
  AXI_23_ARVALID, AXI_23_AWADDR, AXI_23_AWBURST, AXI_23_AWID, AXI_23_AWLEN, AXI_23_AWSIZE, 
  AXI_23_AWVALID, AXI_23_RREADY, AXI_23_BREADY, AXI_23_WDATA, AXI_23_WLAST, AXI_23_WSTRB, 
  AXI_23_WDATA_PARITY, AXI_23_WVALID, AXI_24_ACLK, AXI_24_ARESET_N, AXI_24_ARADDR, 
  AXI_24_ARBURST, AXI_24_ARID, AXI_24_ARLEN, AXI_24_ARSIZE, AXI_24_ARVALID, AXI_24_AWADDR, 
  AXI_24_AWBURST, AXI_24_AWID, AXI_24_AWLEN, AXI_24_AWSIZE, AXI_24_AWVALID, AXI_24_RREADY, 
  AXI_24_BREADY, AXI_24_WDATA, AXI_24_WLAST, AXI_24_WSTRB, AXI_24_WDATA_PARITY, 
  AXI_24_WVALID, AXI_25_ACLK, AXI_25_ARESET_N, AXI_25_ARADDR, AXI_25_ARBURST, AXI_25_ARID, 
  AXI_25_ARLEN, AXI_25_ARSIZE, AXI_25_ARVALID, AXI_25_AWADDR, AXI_25_AWBURST, AXI_25_AWID, 
  AXI_25_AWLEN, AXI_25_AWSIZE, AXI_25_AWVALID, AXI_25_RREADY, AXI_25_BREADY, AXI_25_WDATA, 
  AXI_25_WLAST, AXI_25_WSTRB, AXI_25_WDATA_PARITY, AXI_25_WVALID, AXI_26_ACLK, 
  AXI_26_ARESET_N, AXI_26_ARADDR, AXI_26_ARBURST, AXI_26_ARID, AXI_26_ARLEN, AXI_26_ARSIZE, 
  AXI_26_ARVALID, AXI_26_AWADDR, AXI_26_AWBURST, AXI_26_AWID, AXI_26_AWLEN, AXI_26_AWSIZE, 
  AXI_26_AWVALID, AXI_26_RREADY, AXI_26_BREADY, AXI_26_WDATA, AXI_26_WLAST, AXI_26_WSTRB, 
  AXI_26_WDATA_PARITY, AXI_26_WVALID, APB_0_PWDATA, APB_0_PADDR, APB_0_PCLK, APB_0_PENABLE, 
  APB_0_PRESET_N, APB_0_PSEL, APB_0_PWRITE, APB_1_PWDATA, APB_1_PADDR, APB_1_PCLK, 
  APB_1_PENABLE, APB_1_PRESET_N, APB_1_PSEL, APB_1_PWRITE, AXI_20_ARREADY, AXI_20_AWREADY, 
  AXI_20_RDATA_PARITY, AXI_20_RDATA, AXI_20_RID, AXI_20_RLAST, AXI_20_RRESP, AXI_20_RVALID, 
  AXI_20_WREADY, AXI_20_BID, AXI_20_BRESP, AXI_20_BVALID, AXI_21_ARREADY, AXI_21_AWREADY, 
  AXI_21_RDATA_PARITY, AXI_21_RDATA, AXI_21_RID, AXI_21_RLAST, AXI_21_RRESP, AXI_21_RVALID, 
  AXI_21_WREADY, AXI_21_BID, AXI_21_BRESP, AXI_21_BVALID, AXI_22_ARREADY, AXI_22_AWREADY, 
  AXI_22_RDATA_PARITY, AXI_22_RDATA, AXI_22_RID, AXI_22_RLAST, AXI_22_RRESP, AXI_22_RVALID, 
  AXI_22_WREADY, AXI_22_BID, AXI_22_BRESP, AXI_22_BVALID, AXI_23_ARREADY, AXI_23_AWREADY, 
  AXI_23_RDATA_PARITY, AXI_23_RDATA, AXI_23_RID, AXI_23_RLAST, AXI_23_RRESP, AXI_23_RVALID, 
  AXI_23_WREADY, AXI_23_BID, AXI_23_BRESP, AXI_23_BVALID, AXI_24_ARREADY, AXI_24_AWREADY, 
  AXI_24_RDATA_PARITY, AXI_24_RDATA, AXI_24_RID, AXI_24_RLAST, AXI_24_RRESP, AXI_24_RVALID, 
  AXI_24_WREADY, AXI_24_BID, AXI_24_BRESP, AXI_24_BVALID, AXI_25_ARREADY, AXI_25_AWREADY, 
  AXI_25_RDATA_PARITY, AXI_25_RDATA, AXI_25_RID, AXI_25_RLAST, AXI_25_RRESP, AXI_25_RVALID, 
  AXI_25_WREADY, AXI_25_BID, AXI_25_BRESP, AXI_25_BVALID, AXI_26_ARREADY, AXI_26_AWREADY, 
  AXI_26_RDATA_PARITY, AXI_26_RDATA, AXI_26_RID, AXI_26_RLAST, AXI_26_RRESP, AXI_26_RVALID, 
  AXI_26_WREADY, AXI_26_BID, AXI_26_BRESP, AXI_26_BVALID, APB_0_PRDATA, APB_0_PREADY, 
  APB_0_PSLVERR, APB_1_PRDATA, APB_1_PREADY, APB_1_PSLVERR, apb_complete_0, apb_complete_1, 
  DRAM_0_STAT_CATTRIP, DRAM_0_STAT_TEMP, DRAM_1_STAT_CATTRIP, DRAM_1_STAT_TEMP)
/* synthesis syn_black_box black_box_pad_pin="HBM_REF_CLK_0,HBM_REF_CLK_1,AXI_20_ACLK,AXI_20_ARESET_N,AXI_20_ARADDR[32:0],AXI_20_ARBURST[1:0],AXI_20_ARID[5:0],AXI_20_ARLEN[3:0],AXI_20_ARSIZE[2:0],AXI_20_ARVALID,AXI_20_AWADDR[32:0],AXI_20_AWBURST[1:0],AXI_20_AWID[5:0],AXI_20_AWLEN[3:0],AXI_20_AWSIZE[2:0],AXI_20_AWVALID,AXI_20_RREADY,AXI_20_BREADY,AXI_20_WDATA[255:0],AXI_20_WLAST,AXI_20_WSTRB[31:0],AXI_20_WDATA_PARITY[31:0],AXI_20_WVALID,AXI_21_ACLK,AXI_21_ARESET_N,AXI_21_ARADDR[32:0],AXI_21_ARBURST[1:0],AXI_21_ARID[5:0],AXI_21_ARLEN[3:0],AXI_21_ARSIZE[2:0],AXI_21_ARVALID,AXI_21_AWADDR[32:0],AXI_21_AWBURST[1:0],AXI_21_AWID[5:0],AXI_21_AWLEN[3:0],AXI_21_AWSIZE[2:0],AXI_21_AWVALID,AXI_21_RREADY,AXI_21_BREADY,AXI_21_WDATA[255:0],AXI_21_WLAST,AXI_21_WSTRB[31:0],AXI_21_WDATA_PARITY[31:0],AXI_21_WVALID,AXI_22_ACLK,AXI_22_ARESET_N,AXI_22_ARADDR[32:0],AXI_22_ARBURST[1:0],AXI_22_ARID[5:0],AXI_22_ARLEN[3:0],AXI_22_ARSIZE[2:0],AXI_22_ARVALID,AXI_22_AWADDR[32:0],AXI_22_AWBURST[1:0],AXI_22_AWID[5:0],AXI_22_AWLEN[3:0],AXI_22_AWSIZE[2:0],AXI_22_AWVALID,AXI_22_RREADY,AXI_22_BREADY,AXI_22_WDATA[255:0],AXI_22_WLAST,AXI_22_WSTRB[31:0],AXI_22_WDATA_PARITY[31:0],AXI_22_WVALID,AXI_23_ACLK,AXI_23_ARESET_N,AXI_23_ARADDR[32:0],AXI_23_ARBURST[1:0],AXI_23_ARID[5:0],AXI_23_ARLEN[3:0],AXI_23_ARSIZE[2:0],AXI_23_ARVALID,AXI_23_AWADDR[32:0],AXI_23_AWBURST[1:0],AXI_23_AWID[5:0],AXI_23_AWLEN[3:0],AXI_23_AWSIZE[2:0],AXI_23_AWVALID,AXI_23_RREADY,AXI_23_BREADY,AXI_23_WDATA[255:0],AXI_23_WLAST,AXI_23_WSTRB[31:0],AXI_23_WDATA_PARITY[31:0],AXI_23_WVALID,AXI_24_ACLK,AXI_24_ARESET_N,AXI_24_ARADDR[32:0],AXI_24_ARBURST[1:0],AXI_24_ARID[5:0],AXI_24_ARLEN[3:0],AXI_24_ARSIZE[2:0],AXI_24_ARVALID,AXI_24_AWADDR[32:0],AXI_24_AWBURST[1:0],AXI_24_AWID[5:0],AXI_24_AWLEN[3:0],AXI_24_AWSIZE[2:0],AXI_24_AWVALID,AXI_24_RREADY,AXI_24_BREADY,AXI_24_WDATA[255:0],AXI_24_WLAST,AXI_24_WSTRB[31:0],AXI_24_WDATA_PARITY[31:0],AXI_24_WVALID,AXI_25_ACLK,AXI_25_ARESET_N,AXI_25_ARADDR[32:0],AXI_25_ARBURST[1:0],AXI_25_ARID[5:0],AXI_25_ARLEN[3:0],AXI_25_ARSIZE[2:0],AXI_25_ARVALID,AXI_25_AWADDR[32:0],AXI_25_AWBURST[1:0],AXI_25_AWID[5:0],AXI_25_AWLEN[3:0],AXI_25_AWSIZE[2:0],AXI_25_AWVALID,AXI_25_RREADY,AXI_25_BREADY,AXI_25_WDATA[255:0],AXI_25_WLAST,AXI_25_WSTRB[31:0],AXI_25_WDATA_PARITY[31:0],AXI_25_WVALID,AXI_26_ACLK,AXI_26_ARESET_N,AXI_26_ARADDR[32:0],AXI_26_ARBURST[1:0],AXI_26_ARID[5:0],AXI_26_ARLEN[3:0],AXI_26_ARSIZE[2:0],AXI_26_ARVALID,AXI_26_AWADDR[32:0],AXI_26_AWBURST[1:0],AXI_26_AWID[5:0],AXI_26_AWLEN[3:0],AXI_26_AWSIZE[2:0],AXI_26_AWVALID,AXI_26_RREADY,AXI_26_BREADY,AXI_26_WDATA[255:0],AXI_26_WLAST,AXI_26_WSTRB[31:0],AXI_26_WDATA_PARITY[31:0],AXI_26_WVALID,APB_0_PWDATA[31:0],APB_0_PADDR[21:0],APB_0_PCLK,APB_0_PENABLE,APB_0_PRESET_N,APB_0_PSEL,APB_0_PWRITE,APB_1_PWDATA[31:0],APB_1_PADDR[21:0],APB_1_PCLK,APB_1_PENABLE,APB_1_PRESET_N,APB_1_PSEL,APB_1_PWRITE,AXI_20_ARREADY,AXI_20_AWREADY,AXI_20_RDATA_PARITY[31:0],AXI_20_RDATA[255:0],AXI_20_RID[5:0],AXI_20_RLAST,AXI_20_RRESP[1:0],AXI_20_RVALID,AXI_20_WREADY,AXI_20_BID[5:0],AXI_20_BRESP[1:0],AXI_20_BVALID,AXI_21_ARREADY,AXI_21_AWREADY,AXI_21_RDATA_PARITY[31:0],AXI_21_RDATA[255:0],AXI_21_RID[5:0],AXI_21_RLAST,AXI_21_RRESP[1:0],AXI_21_RVALID,AXI_21_WREADY,AXI_21_BID[5:0],AXI_21_BRESP[1:0],AXI_21_BVALID,AXI_22_ARREADY,AXI_22_AWREADY,AXI_22_RDATA_PARITY[31:0],AXI_22_RDATA[255:0],AXI_22_RID[5:0],AXI_22_RLAST,AXI_22_RRESP[1:0],AXI_22_RVALID,AXI_22_WREADY,AXI_22_BID[5:0],AXI_22_BRESP[1:0],AXI_22_BVALID,AXI_23_ARREADY,AXI_23_AWREADY,AXI_23_RDATA_PARITY[31:0],AXI_23_RDATA[255:0],AXI_23_RID[5:0],AXI_23_RLAST,AXI_23_RRESP[1:0],AXI_23_RVALID,AXI_23_WREADY,AXI_23_BID[5:0],AXI_23_BRESP[1:0],AXI_23_BVALID,AXI_24_ARREADY,AXI_24_AWREADY,AXI_24_RDATA_PARITY[31:0],AXI_24_RDATA[255:0],AXI_24_RID[5:0],AXI_24_RLAST,AXI_24_RRESP[1:0],AXI_24_RVALID,AXI_24_WREADY,AXI_24_BID[5:0],AXI_24_BRESP[1:0],AXI_24_BVALID,AXI_25_ARREADY,AXI_25_AWREADY,AXI_25_RDATA_PARITY[31:0],AXI_25_RDATA[255:0],AXI_25_RID[5:0],AXI_25_RLAST,AXI_25_RRESP[1:0],AXI_25_RVALID,AXI_25_WREADY,AXI_25_BID[5:0],AXI_25_BRESP[1:0],AXI_25_BVALID,AXI_26_ARREADY,AXI_26_AWREADY,AXI_26_RDATA_PARITY[31:0],AXI_26_RDATA[255:0],AXI_26_RID[5:0],AXI_26_RLAST,AXI_26_RRESP[1:0],AXI_26_RVALID,AXI_26_WREADY,AXI_26_BID[5:0],AXI_26_BRESP[1:0],AXI_26_BVALID,APB_0_PRDATA[31:0],APB_0_PREADY,APB_0_PSLVERR,APB_1_PRDATA[31:0],APB_1_PREADY,APB_1_PSLVERR,apb_complete_0,apb_complete_1,DRAM_0_STAT_CATTRIP,DRAM_0_STAT_TEMP[6:0],DRAM_1_STAT_CATTRIP,DRAM_1_STAT_TEMP[6:0]" */;
  input HBM_REF_CLK_0;
  input HBM_REF_CLK_1;
  input AXI_20_ACLK;
  input AXI_20_ARESET_N;
  input [32:0]AXI_20_ARADDR;
  input [1:0]AXI_20_ARBURST;
  input [5:0]AXI_20_ARID;
  input [3:0]AXI_20_ARLEN;
  input [2:0]AXI_20_ARSIZE;
  input AXI_20_ARVALID;
  input [32:0]AXI_20_AWADDR;
  input [1:0]AXI_20_AWBURST;
  input [5:0]AXI_20_AWID;
  input [3:0]AXI_20_AWLEN;
  input [2:0]AXI_20_AWSIZE;
  input AXI_20_AWVALID;
  input AXI_20_RREADY;
  input AXI_20_BREADY;
  input [255:0]AXI_20_WDATA;
  input AXI_20_WLAST;
  input [31:0]AXI_20_WSTRB;
  input [31:0]AXI_20_WDATA_PARITY;
  input AXI_20_WVALID;
  input AXI_21_ACLK;
  input AXI_21_ARESET_N;
  input [32:0]AXI_21_ARADDR;
  input [1:0]AXI_21_ARBURST;
  input [5:0]AXI_21_ARID;
  input [3:0]AXI_21_ARLEN;
  input [2:0]AXI_21_ARSIZE;
  input AXI_21_ARVALID;
  input [32:0]AXI_21_AWADDR;
  input [1:0]AXI_21_AWBURST;
  input [5:0]AXI_21_AWID;
  input [3:0]AXI_21_AWLEN;
  input [2:0]AXI_21_AWSIZE;
  input AXI_21_AWVALID;
  input AXI_21_RREADY;
  input AXI_21_BREADY;
  input [255:0]AXI_21_WDATA;
  input AXI_21_WLAST;
  input [31:0]AXI_21_WSTRB;
  input [31:0]AXI_21_WDATA_PARITY;
  input AXI_21_WVALID;
  input AXI_22_ACLK;
  input AXI_22_ARESET_N;
  input [32:0]AXI_22_ARADDR;
  input [1:0]AXI_22_ARBURST;
  input [5:0]AXI_22_ARID;
  input [3:0]AXI_22_ARLEN;
  input [2:0]AXI_22_ARSIZE;
  input AXI_22_ARVALID;
  input [32:0]AXI_22_AWADDR;
  input [1:0]AXI_22_AWBURST;
  input [5:0]AXI_22_AWID;
  input [3:0]AXI_22_AWLEN;
  input [2:0]AXI_22_AWSIZE;
  input AXI_22_AWVALID;
  input AXI_22_RREADY;
  input AXI_22_BREADY;
  input [255:0]AXI_22_WDATA;
  input AXI_22_WLAST;
  input [31:0]AXI_22_WSTRB;
  input [31:0]AXI_22_WDATA_PARITY;
  input AXI_22_WVALID;
  input AXI_23_ACLK;
  input AXI_23_ARESET_N;
  input [32:0]AXI_23_ARADDR;
  input [1:0]AXI_23_ARBURST;
  input [5:0]AXI_23_ARID;
  input [3:0]AXI_23_ARLEN;
  input [2:0]AXI_23_ARSIZE;
  input AXI_23_ARVALID;
  input [32:0]AXI_23_AWADDR;
  input [1:0]AXI_23_AWBURST;
  input [5:0]AXI_23_AWID;
  input [3:0]AXI_23_AWLEN;
  input [2:0]AXI_23_AWSIZE;
  input AXI_23_AWVALID;
  input AXI_23_RREADY;
  input AXI_23_BREADY;
  input [255:0]AXI_23_WDATA;
  input AXI_23_WLAST;
  input [31:0]AXI_23_WSTRB;
  input [31:0]AXI_23_WDATA_PARITY;
  input AXI_23_WVALID;
  input AXI_24_ACLK;
  input AXI_24_ARESET_N;
  input [32:0]AXI_24_ARADDR;
  input [1:0]AXI_24_ARBURST;
  input [5:0]AXI_24_ARID;
  input [3:0]AXI_24_ARLEN;
  input [2:0]AXI_24_ARSIZE;
  input AXI_24_ARVALID;
  input [32:0]AXI_24_AWADDR;
  input [1:0]AXI_24_AWBURST;
  input [5:0]AXI_24_AWID;
  input [3:0]AXI_24_AWLEN;
  input [2:0]AXI_24_AWSIZE;
  input AXI_24_AWVALID;
  input AXI_24_RREADY;
  input AXI_24_BREADY;
  input [255:0]AXI_24_WDATA;
  input AXI_24_WLAST;
  input [31:0]AXI_24_WSTRB;
  input [31:0]AXI_24_WDATA_PARITY;
  input AXI_24_WVALID;
  input AXI_25_ACLK;
  input AXI_25_ARESET_N;
  input [32:0]AXI_25_ARADDR;
  input [1:0]AXI_25_ARBURST;
  input [5:0]AXI_25_ARID;
  input [3:0]AXI_25_ARLEN;
  input [2:0]AXI_25_ARSIZE;
  input AXI_25_ARVALID;
  input [32:0]AXI_25_AWADDR;
  input [1:0]AXI_25_AWBURST;
  input [5:0]AXI_25_AWID;
  input [3:0]AXI_25_AWLEN;
  input [2:0]AXI_25_AWSIZE;
  input AXI_25_AWVALID;
  input AXI_25_RREADY;
  input AXI_25_BREADY;
  input [255:0]AXI_25_WDATA;
  input AXI_25_WLAST;
  input [31:0]AXI_25_WSTRB;
  input [31:0]AXI_25_WDATA_PARITY;
  input AXI_25_WVALID;
  input AXI_26_ACLK;
  input AXI_26_ARESET_N;
  input [32:0]AXI_26_ARADDR;
  input [1:0]AXI_26_ARBURST;
  input [5:0]AXI_26_ARID;
  input [3:0]AXI_26_ARLEN;
  input [2:0]AXI_26_ARSIZE;
  input AXI_26_ARVALID;
  input [32:0]AXI_26_AWADDR;
  input [1:0]AXI_26_AWBURST;
  input [5:0]AXI_26_AWID;
  input [3:0]AXI_26_AWLEN;
  input [2:0]AXI_26_AWSIZE;
  input AXI_26_AWVALID;
  input AXI_26_RREADY;
  input AXI_26_BREADY;
  input [255:0]AXI_26_WDATA;
  input AXI_26_WLAST;
  input [31:0]AXI_26_WSTRB;
  input [31:0]AXI_26_WDATA_PARITY;
  input AXI_26_WVALID;
  input [31:0]APB_0_PWDATA;
  input [21:0]APB_0_PADDR;
  input APB_0_PCLK;
  input APB_0_PENABLE;
  input APB_0_PRESET_N;
  input APB_0_PSEL;
  input APB_0_PWRITE;
  input [31:0]APB_1_PWDATA;
  input [21:0]APB_1_PADDR;
  input APB_1_PCLK;
  input APB_1_PENABLE;
  input APB_1_PRESET_N;
  input APB_1_PSEL;
  input APB_1_PWRITE;
  output AXI_20_ARREADY;
  output AXI_20_AWREADY;
  output [31:0]AXI_20_RDATA_PARITY;
  output [255:0]AXI_20_RDATA;
  output [5:0]AXI_20_RID;
  output AXI_20_RLAST;
  output [1:0]AXI_20_RRESP;
  output AXI_20_RVALID;
  output AXI_20_WREADY;
  output [5:0]AXI_20_BID;
  output [1:0]AXI_20_BRESP;
  output AXI_20_BVALID;
  output AXI_21_ARREADY;
  output AXI_21_AWREADY;
  output [31:0]AXI_21_RDATA_PARITY;
  output [255:0]AXI_21_RDATA;
  output [5:0]AXI_21_RID;
  output AXI_21_RLAST;
  output [1:0]AXI_21_RRESP;
  output AXI_21_RVALID;
  output AXI_21_WREADY;
  output [5:0]AXI_21_BID;
  output [1:0]AXI_21_BRESP;
  output AXI_21_BVALID;
  output AXI_22_ARREADY;
  output AXI_22_AWREADY;
  output [31:0]AXI_22_RDATA_PARITY;
  output [255:0]AXI_22_RDATA;
  output [5:0]AXI_22_RID;
  output AXI_22_RLAST;
  output [1:0]AXI_22_RRESP;
  output AXI_22_RVALID;
  output AXI_22_WREADY;
  output [5:0]AXI_22_BID;
  output [1:0]AXI_22_BRESP;
  output AXI_22_BVALID;
  output AXI_23_ARREADY;
  output AXI_23_AWREADY;
  output [31:0]AXI_23_RDATA_PARITY;
  output [255:0]AXI_23_RDATA;
  output [5:0]AXI_23_RID;
  output AXI_23_RLAST;
  output [1:0]AXI_23_RRESP;
  output AXI_23_RVALID;
  output AXI_23_WREADY;
  output [5:0]AXI_23_BID;
  output [1:0]AXI_23_BRESP;
  output AXI_23_BVALID;
  output AXI_24_ARREADY;
  output AXI_24_AWREADY;
  output [31:0]AXI_24_RDATA_PARITY;
  output [255:0]AXI_24_RDATA;
  output [5:0]AXI_24_RID;
  output AXI_24_RLAST;
  output [1:0]AXI_24_RRESP;
  output AXI_24_RVALID;
  output AXI_24_WREADY;
  output [5:0]AXI_24_BID;
  output [1:0]AXI_24_BRESP;
  output AXI_24_BVALID;
  output AXI_25_ARREADY;
  output AXI_25_AWREADY;
  output [31:0]AXI_25_RDATA_PARITY;
  output [255:0]AXI_25_RDATA;
  output [5:0]AXI_25_RID;
  output AXI_25_RLAST;
  output [1:0]AXI_25_RRESP;
  output AXI_25_RVALID;
  output AXI_25_WREADY;
  output [5:0]AXI_25_BID;
  output [1:0]AXI_25_BRESP;
  output AXI_25_BVALID;
  output AXI_26_ARREADY;
  output AXI_26_AWREADY;
  output [31:0]AXI_26_RDATA_PARITY;
  output [255:0]AXI_26_RDATA;
  output [5:0]AXI_26_RID;
  output AXI_26_RLAST;
  output [1:0]AXI_26_RRESP;
  output AXI_26_RVALID;
  output AXI_26_WREADY;
  output [5:0]AXI_26_BID;
  output [1:0]AXI_26_BRESP;
  output AXI_26_BVALID;
  output [31:0]APB_0_PRDATA;
  output APB_0_PREADY;
  output APB_0_PSLVERR;
  output [31:0]APB_1_PRDATA;
  output APB_1_PREADY;
  output APB_1_PSLVERR;
  output apb_complete_0;
  output apb_complete_1;
  output DRAM_0_STAT_CATTRIP;
  output [6:0]DRAM_0_STAT_TEMP;
  output DRAM_1_STAT_CATTRIP;
  output [6:0]DRAM_1_STAT_TEMP;
endmodule
