Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc4vsx25-10-ff668

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "my_dcm.v" in library work
Compiling verilog file "key_scan.v" in library work
Module <my_dcm> compiled
Compiling verilog file "clk_div.v" in library work
Module <key_scan> compiled
Compiling verilog file "main.v" in library work
Module <clk_div> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <clk_div> in library <work>.

Analyzing hierarchy for module <key_scan> in library <work>.

Analyzing hierarchy for module <my_dcm> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
	Calling function <cal>.
Module <main> is correct for synthesis.
 
Analyzing module <clk_div> in library <work>.
Module <clk_div> is correct for synthesis.
 
Analyzing module <my_dcm> in library <work>.
Module <my_dcm> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <my_dcm>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <my_dcm>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <my_dcm>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <my_dcm>.
    Set user-defined property "CLKDV_DIVIDE =  10.000000" for instance <DCM_ADV_INST> in unit <my_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_INST> in unit <my_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <my_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <my_dcm>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <DCM_ADV_INST> in unit <my_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_ADV_INST> in unit <my_dcm>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <my_dcm>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <my_dcm>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <my_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <my_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <my_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <my_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <my_dcm>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <my_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <my_dcm>.
    Set user-defined property "SIM_DEVICE =  VIRTEX4" for instance <DCM_ADV_INST> in unit <my_dcm>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <my_dcm>.
Analyzing module <key_scan> in library <work>.
Module <key_scan> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <cal/1/cal<4>> in unit <main> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <num2<7>> in unit <main> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <num2<6>> in unit <main> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <num2<5>> in unit <main> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <num2<4>> in unit <main> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <key_scan>.
    Related source file is "key_scan.v".
    Found finite state machine <FSM_0> for signal <flag>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <col>.
    Found 4-bit register for signal <data>.
    Found 10-bit register for signal <last>.
    Found 6-bit register for signal <new_key_in>.
    Found 10-bit register for signal <now>.
    Found 1-bit register for signal <s>.
    Found 10-bit comparator equal for signal <s$cmp_eq0000> created at line 75.
    Found 4-bit register for signal <scan>.
    Found 32-bit up counter for signal <twenties>.
    Found 10-bit comparator not equal for signal <twenties$cmp_ne0000> created at line 75.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <key_scan> synthesized.


Synthesizing Unit <my_dcm>.
    Related source file is "my_dcm.v".
Unit <my_dcm> synthesized.


Synthesizing Unit <clk_div>.
    Related source file is "clk_div.v".
    Found 1-bit register for signal <clk_new>.
    Found 32-bit up counter for signal <counter_reg1>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_div> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
WARNING:Xst:653 - Signal <num1<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
    Register <result<7>> equivalent to <result<5>> has been removed
    Found finite state machine <FSM_1> for signal <status>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk2                      (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x8-bit ROM for signal <seg$mux0000> created at line 52.
WARNING:Xst:737 - Found 1-bit latch for signal <cal/1/cal_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <cal/1/cal_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <cal/1/cal_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <cal/1/cal_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <cal/1/cal_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <cal/1/cal_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit adder carry out for signal <AUX_2$addsub0000>.
    Found 4-bit comparator greater for signal <cal_5$cmp_gt0000> created at line 138.
    Found 8-bit comparator less for signal <cal_6$cmp_lt0000> created at line 145.
    Found 4-bit register for signal <disp>.
    Found 1-bit register for signal <flag>.
    Found 4-bit register for signal <num1<3:0>>.
    Found 4-bit register for signal <num2<3:0>>.
    Found 7-bit register for signal <result<6:0>>.
    Found 4-bit adder for signal <result$add0000> created at line 139.
    Found 4-bit subtractor for signal <result$sub0000> created at line 147.
    Found 4-bit subtractor for signal <result$sub0001> created at line 150.
    Found 8-bit register for signal <seg>.
    Found 2-bit register for signal <seg_en>.
    Found 1-bit register for signal <select>.
    Found 4-bit comparator lessequal for signal <status$cmp_le0000> created at line 102.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred  31 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 1
 4-bit adder carry out                                 : 1
 4-bit subtractor                                      : 2
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 28
 1-bit register                                        : 19
 10-bit register                                       : 2
 2-bit register                                        : 1
 4-bit register                                        : 4
 6-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 6
 1-bit latch                                           : 6
# Comparators                                          : 5
 10-bit comparator equal                               : 1
 10-bit comparator not equal                           : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <status/FSM> on signal <status[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U2/flag/FSM> on signal <flag[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <cal_1_cal_5>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <cal_1_cal_6>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <cal_1_cal_0>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <cal_1_cal_1>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <cal_1_cal_2>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <cal_1_cal_3>.

Synthesizing (advanced) Unit <main>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_seg_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 1
 4-bit adder carry out                                 : 1
 4-bit subtractor                                      : 2
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 71
 Flip-Flops                                            : 71
# Latches                                              : 6
 1-bit latch                                           : 6
# Comparators                                          : 5
 10-bit comparator equal                               : 1
 10-bit comparator not equal                           : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1294 - Latch <cal_1_cal_3> is equivalent to a wire in block <main>.
WARNING:Xst:1294 - Latch <cal_1_cal_2> is equivalent to a wire in block <main>.
WARNING:Xst:1294 - Latch <cal_1_cal_1> is equivalent to a wire in block <main>.
WARNING:Xst:1294 - Latch <cal_1_cal_0> is equivalent to a wire in block <main>.
WARNING:Xst:1294 - Latch <cal_1_cal_6> is equivalent to a wire in block <main>.
WARNING:Xst:1294 - Latch <cal_1_cal_5> is equivalent to a wire in block <main>.
WARNING:Xst:1710 - FF/Latch <seg_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <main> ...
WARNING:Xst:1710 - FF/Latch <result_4> (without init value) has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <key_scan> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <select> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <seg_en_1> 
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 138
 Flip-Flops                                            : 138

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 366
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 62
#      LUT2                        : 13
#      LUT2_L                      : 3
#      LUT3                        : 20
#      LUT3_D                      : 4
#      LUT3_L                      : 5
#      LUT4                        : 84
#      LUT4_D                      : 4
#      LUT4_L                      : 13
#      MUXCY                       : 83
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 138
#      FD                          : 35
#      FDE                         : 28
#      FDE_1                       : 4
#      FDR                         : 38
#      FDRE                        : 32
#      FDS                         : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 23
#      IBUF                        : 6
#      IBUFG                       : 1
#      OBUF                        : 16
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vsx25ff668-10 

 Number of Slices:                      118  out of  10240     1%  
 Number of Slice Flip Flops:            138  out of  20480     0%  
 Number of 4 input LUTs:                212  out of  20480     1%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    320     7%  
 Number of GCLKs:                         3  out of     32     9%  
 Number of DCM_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
U1/clk_new1                        | BUFG                    | 105   |
clk                                | U1/U3/DCM_ADV_INST:CLKDV| 33    |
-----------------------------------+-------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 6.460ns (Maximum Frequency: 154.804MHz)
   Minimum input arrival time before clock: 5.387ns
   Maximum output required time after clock: 4.733ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/clk_new1'
  Clock period: 6.460ns (frequency: 154.804MHz)
  Total number of paths / destination ports: 3654 / 158
-------------------------------------------------------------------------
Delay:               3.230ns (Levels of Logic = 4)
  Source:            U2/data_1 (FF)
  Destination:       result_2 (FF)
  Source Clock:      U1/clk_new1 falling
  Destination Clock: U1/clk_new1 rising

  Data Path: U2/data_1 to result_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            9   0.307   0.797  U2/data_1 (U2/data_1)
     LUT4_D:I1->O          5   0.195   0.546  status_cmp_eq00021 (status_cmp_eq0002)
     LUT2:I1->O            1   0.195   0.000  result_3_mux00003_G (N75)
     MUXF5:I1->O           4   0.374   0.599  result_3_mux00003 (N10)
     LUT4:I2->O            1   0.195   0.000  result_3_rstpot (result_3_rstpot)
     FD:D                      0.022          result_3
    ----------------------------------------
    Total                      3.230ns (1.288ns logic, 1.942ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 0.420ns (frequency: 2379.010MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               4.203ns (Levels of Logic = 9)
  Source:            U1/counter_reg1_8 (FF)
  Destination:       U1/counter_reg1_0 (FF)
  Source Clock:      clk rising 0.1X
  Destination Clock: clk rising 0.1X

  Data Path: U1/counter_reg1_8 to U1/counter_reg1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.360   0.758  U1/counter_reg1_8 (U1/counter_reg1_8)
     LUT4:I0->O            1   0.195   0.000  U1/clk_new_cmp_eq0000_wg_lut<0> (U1/clk_new_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.366   0.000  U1/clk_new_cmp_eq0000_wg_cy<0> (U1/clk_new_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  U1/clk_new_cmp_eq0000_wg_cy<1> (U1/clk_new_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  U1/clk_new_cmp_eq0000_wg_cy<2> (U1/clk_new_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  U1/clk_new_cmp_eq0000_wg_cy<3> (U1/clk_new_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  U1/clk_new_cmp_eq0000_wg_cy<4> (U1/clk_new_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.045   0.000  U1/clk_new_cmp_eq0000_wg_cy<5> (U1/clk_new_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.045   0.000  U1/clk_new_cmp_eq0000_wg_cy<6> (U1/clk_new_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.263   0.932  U1/clk_new_cmp_eq0000_wg_cy<7> (U1/clk_new_cmp_eq0000)
     FDR:R                     1.062          U1/counter_reg1_0
    ----------------------------------------
    Total                      4.203ns (2.514ns logic, 1.690ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/clk_new1'
  Total number of paths / destination ports: 522 / 97
-------------------------------------------------------------------------
Offset:              5.387ns (Levels of Logic = 4)
  Source:            key_in<2> (PAD)
  Destination:       U2/twenties_31 (FF)
  Destination Clock: U1/clk_new1 rising

  Data Path: key_in<2> to U2/twenties_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.965   0.703  key_in_2_IBUF (key_in_2_IBUF)
     LUT3:I0->O            2   0.195   0.540  U2/new_key_in_cmp_eq0000_SW0 (N01)
     LUT4:I3->O            3   0.195   0.600  U2/new_key_in_cmp_eq0000 (U2/new_key_in_cmp_eq0000)
     LUT3:I1->O           33   0.195   0.932  U2/s_not00011 (U2/s_not0001)
     FDRE:R                    1.062          U2/twenties_0
    ----------------------------------------
    Total                      5.387ns (2.612ns logic, 2.775ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/clk_new1'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              4.733ns (Levels of Logic = 1)
  Source:            select (FF)
  Destination:       led_en<1> (PAD)
  Source Clock:      U1/clk_new1 rising

  Data Path: select to led_en<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.360   0.416  select (select)
     OBUF:I->O                 3.957          led_en_1_OBUF (led_en<1>)
    ----------------------------------------
    Total                      4.733ns (4.317ns logic, 0.416ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.30 secs
 
--> 

Total memory usage is 4546516 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :   13 (   0 filtered)

