// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "conv_1_16_18_s.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic conv_1_16_18_s::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic conv_1_16_18_s::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<6> conv_1_16_18_s::ap_ST_fsm_state1 = "1";
const sc_lv<6> conv_1_16_18_s::ap_ST_fsm_state2 = "10";
const sc_lv<6> conv_1_16_18_s::ap_ST_fsm_pp0_stage0 = "100";
const sc_lv<6> conv_1_16_18_s::ap_ST_fsm_pp0_stage1 = "1000";
const sc_lv<6> conv_1_16_18_s::ap_ST_fsm_state6 = "10000";
const sc_lv<6> conv_1_16_18_s::ap_ST_fsm_state7 = "100000";
const bool conv_1_16_18_s::ap_const_boolean_1 = true;
const sc_lv<32> conv_1_16_18_s::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> conv_1_16_18_s::ap_const_lv32_1 = "1";
const sc_lv<1> conv_1_16_18_s::ap_const_lv1_0 = "0";
const sc_lv<32> conv_1_16_18_s::ap_const_lv32_2 = "10";
const bool conv_1_16_18_s::ap_const_boolean_0 = false;
const sc_lv<32> conv_1_16_18_s::ap_const_lv32_3 = "11";
const sc_lv<32> conv_1_16_18_s::ap_const_lv32_4 = "100";
const sc_lv<1> conv_1_16_18_s::ap_const_lv1_1 = "1";
const sc_lv<13> conv_1_16_18_s::ap_const_lv13_0 = "0000000000000";
const sc_lv<32> conv_1_16_18_s::ap_const_lv32_5 = "101";
const sc_lv<5> conv_1_16_18_s::ap_const_lv5_0 = "00000";
const sc_lv<10> conv_1_16_18_s::ap_const_lv10_0 = "0000000000";
const sc_lv<4> conv_1_16_18_s::ap_const_lv4_0 = "0000";
const sc_lv<2> conv_1_16_18_s::ap_const_lv2_0 = "00";
const sc_lv<13> conv_1_16_18_s::ap_const_lv13_1000 = "1000000000000";
const sc_lv<13> conv_1_16_18_s::ap_const_lv13_1 = "1";
const sc_lv<5> conv_1_16_18_s::ap_const_lv5_1 = "1";
const sc_lv<10> conv_1_16_18_s::ap_const_lv10_100 = "100000000";
const sc_lv<3> conv_1_16_18_s::ap_const_lv3_0 = "000";
const sc_lv<7> conv_1_16_18_s::ap_const_lv7_7 = "111";
const sc_lv<5> conv_1_16_18_s::ap_const_lv5_10 = "10000";
const sc_lv<5> conv_1_16_18_s::ap_const_lv5_2 = "10";
const sc_lv<2> conv_1_16_18_s::ap_const_lv2_3 = "11";
const sc_lv<2> conv_1_16_18_s::ap_const_lv2_1 = "1";
const sc_lv<5> conv_1_16_18_s::ap_const_lv5_17 = "10111";
const sc_lv<8> conv_1_16_18_s::ap_const_lv8_7F = "1111111";
const sc_lv<128> conv_1_16_18_s::ap_const_lv128_lc_1 = "1000000000000000000000010100000101111111111111101111111101111111111111101000000001000001000000010100000000000000111111111111111";
const sc_lv<128> conv_1_16_18_s::ap_const_lv128_lc_2 = "11111111111111100000000000000101000000010000010000000010111111111111110111111110111111111111110100000101000000000000000000000010";
const sc_lv<128> conv_1_16_18_s::ap_const_lv128_lc_3 = "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
const sc_lv<10> conv_1_16_18_s::ap_const_lv10_1 = "1";

conv_1_16_18_s::conv_1_16_18_s(sc_module_name name) : sc_module(name), mVcdFile(0) {
    w_conv1_0_U = new conv_1_16_18_s_w_conv1_0("w_conv1_0_U");
    w_conv1_0_U->clk(ap_clk);
    w_conv1_0_U->reset(ap_rst);
    w_conv1_0_U->address0(w_conv1_0_address0);
    w_conv1_0_U->ce0(w_conv1_0_ce0);
    w_conv1_0_U->q0(w_conv1_0_q0);
    w_conv1_1_U = new conv_1_16_18_s_w_conv1_1("w_conv1_1_U");
    w_conv1_1_U->clk(ap_clk);
    w_conv1_1_U->reset(ap_rst);
    w_conv1_1_U->address0(w_conv1_1_address0);
    w_conv1_1_U->ce0(w_conv1_1_ce0);
    w_conv1_1_U->q0(w_conv1_1_q0);
    w_conv1_2_U = new conv_1_16_18_s_w_conv1_2("w_conv1_2_U");
    w_conv1_2_U->clk(ap_clk);
    w_conv1_2_U->reset(ap_rst);
    w_conv1_2_U->address0(w_conv1_2_address0);
    w_conv1_2_U->ce0(w_conv1_2_ce0);
    w_conv1_2_U->q0(w_conv1_2_q0);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_accum_V_fu_643_p2);
    sensitive << ( shl_ln_fu_635_p3 );

    SC_METHOD(thread_add_ln66_fu_261_p2);
    sensitive << ( indvar_flatten16_reg_176 );

    SC_METHOD(thread_add_ln67_2_fu_747_p2);
    sensitive << ( indvar_flatten_reg_198 );

    SC_METHOD(thread_add_ln700_2_fu_629_p2);
    sensitive << ( p_014_0_reg_232 );
    sensitive << ( zext_ln700_32_fu_625_p1 );

    SC_METHOD(thread_add_ln700_48_fu_619_p2);
    sensitive << ( zext_ln76_53_fu_592_p1 );
    sensitive << ( add_ln700_fu_613_p2 );

    SC_METHOD(thread_add_ln700_fu_613_p2);
    sensitive << ( zext_ln700_fu_609_p1 );
    sensitive << ( zext_ln76_54_fu_595_p1 );

    SC_METHOD(thread_add_ln76_10_fu_409_p2);
    sensitive << ( zext_ln76_61_fu_393_p1 );
    sensitive << ( zext_ln76_62_fu_405_p1 );

    SC_METHOD(thread_add_ln76_12_fu_456_p2);
    sensitive << ( zext_ln76_63_fu_440_p1 );
    sensitive << ( zext_ln76_64_fu_452_p1 );

    SC_METHOD(thread_add_ln76_13_fu_492_p2);
    sensitive << ( zext_ln76_65_fu_476_p1 );
    sensitive << ( zext_ln76_66_fu_488_p1 );

    SC_METHOD(thread_add_ln76_14_fu_523_p2);
    sensitive << ( add_ln76_10_reg_816 );
    sensitive << ( zext_ln76_67_fu_519_p1 );

    SC_METHOD(thread_add_ln76_15_fu_533_p2);
    sensitive << ( add_ln76_12_reg_831 );
    sensitive << ( zext_ln76_67_fu_519_p1 );

    SC_METHOD(thread_add_ln76_16_fu_543_p2);
    sensitive << ( add_ln76_13_reg_836 );
    sensitive << ( zext_ln76_67_fu_519_p1 );

    SC_METHOD(thread_add_ln76_17_fu_552_p2);
    sensitive << ( sub_ln76_reg_788 );
    sensitive << ( zext_ln76_71_fu_548_p1 );

    SC_METHOD(thread_add_ln76_4_fu_462_p2);
    sensitive << ( select_ln81_fu_365_p3 );

    SC_METHOD(thread_add_ln76_fu_514_p2);
    sensitive << ( select_ln81_2_reg_810 );
    sensitive << ( zext_ln70_fu_510_p1 );

    SC_METHOD(thread_add_ln81_fu_415_p2);
    sensitive << ( zext_ln76_61_fu_393_p1 );
    sensitive << ( zext_ln81_fu_381_p1 );

    SC_METHOD(thread_and_ln76_fu_347_p2);
    sensitive << ( icmp_ln68_fu_341_p2 );
    sensitive << ( xor_ln76_101_fu_335_p2 );

    SC_METHOD(thread_and_ln895_fu_731_p2);
    sensitive << ( lshr_ln895_fu_719_p2 );
    sensitive << ( lshr_ln895_2_fu_725_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state3);
    sensitive << ( icmp_ln70_fu_498_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln66_fu_255_p2 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_phi_mux_c_0_phi_fu_248_p4);
    sensitive << ( c_0_reg_244 );
    sensitive << ( icmp_ln70_reg_841 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( c_reg_845 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( icmp_ln66_fu_255_p2 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_c_fu_504_p2);
    sensitive << ( ap_phi_mux_c_0_phi_fu_248_p4 );

    SC_METHOD(thread_icmp_ln66_fu_255_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( indvar_flatten16_reg_176 );

    SC_METHOD(thread_icmp_ln67_fu_273_p2);
    sensitive << ( icmp_ln66_fu_255_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( indvar_flatten_reg_198 );

    SC_METHOD(thread_icmp_ln68_fu_341_p2);
    sensitive << ( icmp_ln66_fu_255_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( y_0_reg_221 );

    SC_METHOD(thread_icmp_ln70_fu_498_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_c_0_phi_fu_248_p4 );

    SC_METHOD(thread_icmp_ln895_257_fu_653_p2);
    sensitive << ( p_cast7_mid2_v_reg_798 );
    sensitive << ( or_ln76_reg_804 );
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_icmp_ln895_fu_741_p2);
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( sext_ln895_fu_649_p1 );
    sensitive << ( trunc_ln895_fu_737_p1 );

    SC_METHOD(thread_input_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln76_68_fu_528_p1 );
    sensitive << ( zext_ln76_70_fu_564_p1 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_input_r_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln76_69_fu_538_p1 );

    SC_METHOD(thread_input_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_input_r_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_lshr_ln895_2_fu_725_p2);
    sensitive << ( zext_ln895_6_fu_715_p1 );

    SC_METHOD(thread_lshr_ln895_fu_719_p2);
    sensitive << ( select_ln895_3_fu_689_p3 );
    sensitive << ( zext_ln895_5_fu_711_p1 );

    SC_METHOD(thread_n_fu_267_p2);
    sensitive << ( n_0_reg_187 );

    SC_METHOD(thread_or_ln76_fu_329_p2);
    sensitive << ( p_cast7_mid2_v_fu_321_p3 );

    SC_METHOD(thread_or_ln81_fu_359_p2);
    sensitive << ( icmp_ln67_fu_273_p2 );
    sensitive << ( and_ln76_fu_347_p2 );

    SC_METHOD(thread_output_r_address0);
    sensitive << ( output_addr_reg_821 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_output_r_ce0);
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_output_r_d0);
    sensitive << ( output_r_q0 );
    sensitive << ( zext_ln76_60_reg_793 );
    sensitive << ( icmp_ln895_reg_905 );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_output_r_we0);
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_p_cast7_mid2_v_fu_321_p3);
    sensitive << ( trunc_ln76_fu_317_p1 );

    SC_METHOD(thread_select_ln67_fu_753_p3);
    sensitive << ( icmp_ln67_reg_778 );
    sensitive << ( add_ln67_2_fu_747_p2 );

    SC_METHOD(thread_select_ln76_2_fu_287_p3);
    sensitive << ( icmp_ln67_fu_273_p2 );
    sensitive << ( n_0_reg_187 );
    sensitive << ( n_fu_267_p2 );

    SC_METHOD(thread_select_ln76_fu_279_p3);
    sensitive << ( icmp_ln67_fu_273_p2 );
    sensitive << ( x_0_reg_210 );

    SC_METHOD(thread_select_ln81_2_fu_373_p3);
    sensitive << ( select_ln76_fu_279_p3 );
    sensitive << ( and_ln76_fu_347_p2 );
    sensitive << ( x_fu_353_p2 );

    SC_METHOD(thread_select_ln81_fu_365_p3);
    sensitive << ( y_0_reg_221 );
    sensitive << ( or_ln81_fu_359_p2 );

    SC_METHOD(thread_select_ln895_3_fu_689_p3);
    sensitive << ( icmp_ln895_257_fu_653_p2 );

    SC_METHOD(thread_select_ln895_4_fu_697_p3);
    sensitive << ( zext_ln895_fu_657_p1 );
    sensitive << ( icmp_ln895_257_fu_653_p2 );
    sensitive << ( xor_ln895_fu_669_p2 );

    SC_METHOD(thread_select_ln895_fu_681_p3);
    sensitive << ( icmp_ln895_257_fu_653_p2 );
    sensitive << ( sub_ln895_fu_663_p2 );
    sensitive << ( sub_ln895_3_fu_675_p2 );

    SC_METHOD(thread_sext_ln76_fu_557_p1);
    sensitive << ( add_ln76_17_fu_552_p2 );

    SC_METHOD(thread_sext_ln895_fu_649_p1);
    sensitive << ( accum_V_fu_643_p2 );

    SC_METHOD(thread_shl_ln_fu_635_p3);
    sensitive << ( p_014_0_reg_232 );

    SC_METHOD(thread_sub_ln76_fu_307_p2);
    sensitive << ( tmp_s_fu_299_p3 );
    sensitive << ( zext_ln76_fu_295_p1 );

    SC_METHOD(thread_sub_ln895_3_fu_675_p2);
    sensitive << ( zext_ln895_fu_657_p1 );
    sensitive << ( zext_ln895_4_fu_660_p1 );

    SC_METHOD(thread_sub_ln895_4_fu_705_p2);
    sensitive << ( select_ln895_fu_681_p3 );

    SC_METHOD(thread_sub_ln895_fu_663_p2);
    sensitive << ( zext_ln895_fu_657_p1 );
    sensitive << ( zext_ln895_4_fu_660_p1 );

    SC_METHOD(thread_tmp_26_fu_385_p3);
    sensitive << ( select_ln81_fu_365_p3 );

    SC_METHOD(thread_tmp_27_fu_397_p3);
    sensitive << ( select_ln81_fu_365_p3 );

    SC_METHOD(thread_tmp_28_fu_432_p3);
    sensitive << ( y_fu_426_p2 );

    SC_METHOD(thread_tmp_29_fu_444_p3);
    sensitive << ( y_fu_426_p2 );

    SC_METHOD(thread_tmp_30_fu_468_p3);
    sensitive << ( add_ln76_4_fu_462_p2 );

    SC_METHOD(thread_tmp_31_fu_480_p3);
    sensitive << ( add_ln76_4_fu_462_p2 );

    SC_METHOD(thread_tmp_s_fu_299_p3);
    sensitive << ( select_ln76_2_fu_287_p3 );

    SC_METHOD(thread_trunc_ln76_fu_317_p1);
    sensitive << ( select_ln76_2_fu_287_p3 );

    SC_METHOD(thread_trunc_ln895_fu_737_p1);
    sensitive << ( and_ln895_fu_731_p2 );

    SC_METHOD(thread_w_conv1_0_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln76_fu_557_p1 );

    SC_METHOD(thread_w_conv1_0_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_w_conv1_1_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln76_fu_557_p1 );

    SC_METHOD(thread_w_conv1_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_w_conv1_2_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( sext_ln76_fu_557_p1 );

    SC_METHOD(thread_w_conv1_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_x_fu_353_p2);
    sensitive << ( select_ln76_fu_279_p3 );

    SC_METHOD(thread_xor_ln76_100_fu_598_p2);
    sensitive << ( w_conv1_2_load_reg_895 );

    SC_METHOD(thread_xor_ln76_101_fu_335_p2);
    sensitive << ( icmp_ln67_fu_273_p2 );

    SC_METHOD(thread_xor_ln76_96_fu_574_p2);
    sensitive << ( input_r_q0 );
    sensitive << ( xor_ln76_fu_568_p2 );

    SC_METHOD(thread_xor_ln76_97_fu_586_p2);
    sensitive << ( input_r_q1 );
    sensitive << ( xor_ln76_99_fu_580_p2 );

    SC_METHOD(thread_xor_ln76_98_fu_603_p2);
    sensitive << ( input_r_q0 );
    sensitive << ( xor_ln76_100_fu_598_p2 );

    SC_METHOD(thread_xor_ln76_99_fu_580_p2);
    sensitive << ( w_conv1_1_q0 );

    SC_METHOD(thread_xor_ln76_fu_568_p2);
    sensitive << ( w_conv1_0_q0 );

    SC_METHOD(thread_xor_ln895_fu_669_p2);
    sensitive << ( zext_ln895_fu_657_p1 );

    SC_METHOD(thread_y_fu_426_p2);
    sensitive << ( select_ln81_fu_365_p3 );

    SC_METHOD(thread_zext_ln700_32_fu_625_p1);
    sensitive << ( add_ln700_48_fu_619_p2 );

    SC_METHOD(thread_zext_ln700_fu_609_p1);
    sensitive << ( xor_ln76_98_fu_603_p2 );

    SC_METHOD(thread_zext_ln70_fu_510_p1);
    sensitive << ( ap_phi_mux_c_0_phi_fu_248_p4 );

    SC_METHOD(thread_zext_ln76_53_fu_592_p1);
    sensitive << ( xor_ln76_96_reg_885 );

    SC_METHOD(thread_zext_ln76_54_fu_595_p1);
    sensitive << ( xor_ln76_97_reg_890 );

    SC_METHOD(thread_zext_ln76_60_fu_313_p1);
    sensitive << ( select_ln76_2_fu_287_p3 );

    SC_METHOD(thread_zext_ln76_61_fu_393_p1);
    sensitive << ( tmp_26_fu_385_p3 );

    SC_METHOD(thread_zext_ln76_62_fu_405_p1);
    sensitive << ( tmp_27_fu_397_p3 );

    SC_METHOD(thread_zext_ln76_63_fu_440_p1);
    sensitive << ( tmp_28_fu_432_p3 );

    SC_METHOD(thread_zext_ln76_64_fu_452_p1);
    sensitive << ( tmp_29_fu_444_p3 );

    SC_METHOD(thread_zext_ln76_65_fu_476_p1);
    sensitive << ( tmp_30_fu_468_p3 );

    SC_METHOD(thread_zext_ln76_66_fu_488_p1);
    sensitive << ( tmp_31_fu_480_p3 );

    SC_METHOD(thread_zext_ln76_67_fu_519_p1);
    sensitive << ( add_ln76_fu_514_p2 );

    SC_METHOD(thread_zext_ln76_68_fu_528_p1);
    sensitive << ( add_ln76_14_fu_523_p2 );

    SC_METHOD(thread_zext_ln76_69_fu_538_p1);
    sensitive << ( add_ln76_15_fu_533_p2 );

    SC_METHOD(thread_zext_ln76_70_fu_564_p1);
    sensitive << ( add_ln76_16_reg_860 );

    SC_METHOD(thread_zext_ln76_71_fu_548_p1);
    sensitive << ( ap_phi_mux_c_0_phi_fu_248_p4 );

    SC_METHOD(thread_zext_ln76_fu_295_p1);
    sensitive << ( select_ln76_2_fu_287_p3 );

    SC_METHOD(thread_zext_ln81_2_fu_421_p1);
    sensitive << ( add_ln81_fu_415_p2 );

    SC_METHOD(thread_zext_ln81_fu_381_p1);
    sensitive << ( select_ln81_2_fu_373_p3 );

    SC_METHOD(thread_zext_ln895_4_fu_660_p1);
    sensitive << ( or_ln76_reg_804 );

    SC_METHOD(thread_zext_ln895_5_fu_711_p1);
    sensitive << ( select_ln895_4_fu_697_p3 );

    SC_METHOD(thread_zext_ln895_6_fu_715_p1);
    sensitive << ( sub_ln895_4_fu_705_p2 );

    SC_METHOD(thread_zext_ln895_fu_657_p1);
    sensitive << ( p_cast7_mid2_v_reg_798 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln66_fu_255_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln70_fu_498_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );

    ap_CS_fsm = "000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "conv_1_16_18_s_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_r_address0, "(port)input_r_address0");
    sc_trace(mVcdFile, input_r_ce0, "(port)input_r_ce0");
    sc_trace(mVcdFile, input_r_q0, "(port)input_r_q0");
    sc_trace(mVcdFile, input_r_address1, "(port)input_r_address1");
    sc_trace(mVcdFile, input_r_ce1, "(port)input_r_ce1");
    sc_trace(mVcdFile, input_r_q1, "(port)input_r_q1");
    sc_trace(mVcdFile, output_r_address0, "(port)output_r_address0");
    sc_trace(mVcdFile, output_r_ce0, "(port)output_r_ce0");
    sc_trace(mVcdFile, output_r_we0, "(port)output_r_we0");
    sc_trace(mVcdFile, output_r_d0, "(port)output_r_d0");
    sc_trace(mVcdFile, output_r_q0, "(port)output_r_q0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, w_conv1_0_address0, "w_conv1_0_address0");
    sc_trace(mVcdFile, w_conv1_0_ce0, "w_conv1_0_ce0");
    sc_trace(mVcdFile, w_conv1_0_q0, "w_conv1_0_q0");
    sc_trace(mVcdFile, w_conv1_1_address0, "w_conv1_1_address0");
    sc_trace(mVcdFile, w_conv1_1_ce0, "w_conv1_1_ce0");
    sc_trace(mVcdFile, w_conv1_1_q0, "w_conv1_1_q0");
    sc_trace(mVcdFile, w_conv1_2_address0, "w_conv1_2_address0");
    sc_trace(mVcdFile, w_conv1_2_ce0, "w_conv1_2_ce0");
    sc_trace(mVcdFile, w_conv1_2_q0, "w_conv1_2_q0");
    sc_trace(mVcdFile, p_014_0_reg_232, "p_014_0_reg_232");
    sc_trace(mVcdFile, c_0_reg_244, "c_0_reg_244");
    sc_trace(mVcdFile, icmp_ln66_fu_255_p2, "icmp_ln66_fu_255_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, add_ln66_fu_261_p2, "add_ln66_fu_261_p2");
    sc_trace(mVcdFile, add_ln66_reg_773, "add_ln66_reg_773");
    sc_trace(mVcdFile, icmp_ln67_fu_273_p2, "icmp_ln67_fu_273_p2");
    sc_trace(mVcdFile, icmp_ln67_reg_778, "icmp_ln67_reg_778");
    sc_trace(mVcdFile, select_ln76_2_fu_287_p3, "select_ln76_2_fu_287_p3");
    sc_trace(mVcdFile, select_ln76_2_reg_783, "select_ln76_2_reg_783");
    sc_trace(mVcdFile, sub_ln76_fu_307_p2, "sub_ln76_fu_307_p2");
    sc_trace(mVcdFile, sub_ln76_reg_788, "sub_ln76_reg_788");
    sc_trace(mVcdFile, zext_ln76_60_fu_313_p1, "zext_ln76_60_fu_313_p1");
    sc_trace(mVcdFile, zext_ln76_60_reg_793, "zext_ln76_60_reg_793");
    sc_trace(mVcdFile, p_cast7_mid2_v_fu_321_p3, "p_cast7_mid2_v_fu_321_p3");
    sc_trace(mVcdFile, p_cast7_mid2_v_reg_798, "p_cast7_mid2_v_reg_798");
    sc_trace(mVcdFile, or_ln76_fu_329_p2, "or_ln76_fu_329_p2");
    sc_trace(mVcdFile, or_ln76_reg_804, "or_ln76_reg_804");
    sc_trace(mVcdFile, select_ln81_2_fu_373_p3, "select_ln81_2_fu_373_p3");
    sc_trace(mVcdFile, select_ln81_2_reg_810, "select_ln81_2_reg_810");
    sc_trace(mVcdFile, add_ln76_10_fu_409_p2, "add_ln76_10_fu_409_p2");
    sc_trace(mVcdFile, add_ln76_10_reg_816, "add_ln76_10_reg_816");
    sc_trace(mVcdFile, output_addr_reg_821, "output_addr_reg_821");
    sc_trace(mVcdFile, y_fu_426_p2, "y_fu_426_p2");
    sc_trace(mVcdFile, y_reg_826, "y_reg_826");
    sc_trace(mVcdFile, add_ln76_12_fu_456_p2, "add_ln76_12_fu_456_p2");
    sc_trace(mVcdFile, add_ln76_12_reg_831, "add_ln76_12_reg_831");
    sc_trace(mVcdFile, add_ln76_13_fu_492_p2, "add_ln76_13_fu_492_p2");
    sc_trace(mVcdFile, add_ln76_13_reg_836, "add_ln76_13_reg_836");
    sc_trace(mVcdFile, icmp_ln70_fu_498_p2, "icmp_ln70_fu_498_p2");
    sc_trace(mVcdFile, icmp_ln70_reg_841, "icmp_ln70_reg_841");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter0, "ap_block_state3_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter1, "ap_block_state5_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, c_fu_504_p2, "c_fu_504_p2");
    sc_trace(mVcdFile, c_reg_845, "c_reg_845");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, add_ln76_16_fu_543_p2, "add_ln76_16_fu_543_p2");
    sc_trace(mVcdFile, add_ln76_16_reg_860, "add_ln76_16_reg_860");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage1_iter0, "ap_block_state4_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, xor_ln76_96_fu_574_p2, "xor_ln76_96_fu_574_p2");
    sc_trace(mVcdFile, xor_ln76_96_reg_885, "xor_ln76_96_reg_885");
    sc_trace(mVcdFile, xor_ln76_97_fu_586_p2, "xor_ln76_97_fu_586_p2");
    sc_trace(mVcdFile, xor_ln76_97_reg_890, "xor_ln76_97_reg_890");
    sc_trace(mVcdFile, w_conv1_2_load_reg_895, "w_conv1_2_load_reg_895");
    sc_trace(mVcdFile, add_ln700_2_fu_629_p2, "add_ln700_2_fu_629_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, icmp_ln895_fu_741_p2, "icmp_ln895_fu_741_p2");
    sc_trace(mVcdFile, icmp_ln895_reg_905, "icmp_ln895_reg_905");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, select_ln67_fu_753_p3, "select_ln67_fu_753_p3");
    sc_trace(mVcdFile, select_ln67_reg_910, "select_ln67_reg_910");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state3, "ap_condition_pp0_exit_iter0_state3");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, indvar_flatten16_reg_176, "indvar_flatten16_reg_176");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, n_0_reg_187, "n_0_reg_187");
    sc_trace(mVcdFile, indvar_flatten_reg_198, "indvar_flatten_reg_198");
    sc_trace(mVcdFile, x_0_reg_210, "x_0_reg_210");
    sc_trace(mVcdFile, y_0_reg_221, "y_0_reg_221");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_c_0_phi_fu_248_p4, "ap_phi_mux_c_0_phi_fu_248_p4");
    sc_trace(mVcdFile, zext_ln81_2_fu_421_p1, "zext_ln81_2_fu_421_p1");
    sc_trace(mVcdFile, zext_ln76_68_fu_528_p1, "zext_ln76_68_fu_528_p1");
    sc_trace(mVcdFile, zext_ln76_69_fu_538_p1, "zext_ln76_69_fu_538_p1");
    sc_trace(mVcdFile, sext_ln76_fu_557_p1, "sext_ln76_fu_557_p1");
    sc_trace(mVcdFile, zext_ln76_70_fu_564_p1, "zext_ln76_70_fu_564_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, n_fu_267_p2, "n_fu_267_p2");
    sc_trace(mVcdFile, tmp_s_fu_299_p3, "tmp_s_fu_299_p3");
    sc_trace(mVcdFile, zext_ln76_fu_295_p1, "zext_ln76_fu_295_p1");
    sc_trace(mVcdFile, trunc_ln76_fu_317_p1, "trunc_ln76_fu_317_p1");
    sc_trace(mVcdFile, icmp_ln68_fu_341_p2, "icmp_ln68_fu_341_p2");
    sc_trace(mVcdFile, xor_ln76_101_fu_335_p2, "xor_ln76_101_fu_335_p2");
    sc_trace(mVcdFile, select_ln76_fu_279_p3, "select_ln76_fu_279_p3");
    sc_trace(mVcdFile, and_ln76_fu_347_p2, "and_ln76_fu_347_p2");
    sc_trace(mVcdFile, or_ln81_fu_359_p2, "or_ln81_fu_359_p2");
    sc_trace(mVcdFile, x_fu_353_p2, "x_fu_353_p2");
    sc_trace(mVcdFile, select_ln81_fu_365_p3, "select_ln81_fu_365_p3");
    sc_trace(mVcdFile, tmp_26_fu_385_p3, "tmp_26_fu_385_p3");
    sc_trace(mVcdFile, tmp_27_fu_397_p3, "tmp_27_fu_397_p3");
    sc_trace(mVcdFile, zext_ln76_61_fu_393_p1, "zext_ln76_61_fu_393_p1");
    sc_trace(mVcdFile, zext_ln76_62_fu_405_p1, "zext_ln76_62_fu_405_p1");
    sc_trace(mVcdFile, zext_ln81_fu_381_p1, "zext_ln81_fu_381_p1");
    sc_trace(mVcdFile, add_ln81_fu_415_p2, "add_ln81_fu_415_p2");
    sc_trace(mVcdFile, tmp_28_fu_432_p3, "tmp_28_fu_432_p3");
    sc_trace(mVcdFile, tmp_29_fu_444_p3, "tmp_29_fu_444_p3");
    sc_trace(mVcdFile, zext_ln76_63_fu_440_p1, "zext_ln76_63_fu_440_p1");
    sc_trace(mVcdFile, zext_ln76_64_fu_452_p1, "zext_ln76_64_fu_452_p1");
    sc_trace(mVcdFile, add_ln76_4_fu_462_p2, "add_ln76_4_fu_462_p2");
    sc_trace(mVcdFile, tmp_30_fu_468_p3, "tmp_30_fu_468_p3");
    sc_trace(mVcdFile, tmp_31_fu_480_p3, "tmp_31_fu_480_p3");
    sc_trace(mVcdFile, zext_ln76_65_fu_476_p1, "zext_ln76_65_fu_476_p1");
    sc_trace(mVcdFile, zext_ln76_66_fu_488_p1, "zext_ln76_66_fu_488_p1");
    sc_trace(mVcdFile, zext_ln70_fu_510_p1, "zext_ln70_fu_510_p1");
    sc_trace(mVcdFile, add_ln76_fu_514_p2, "add_ln76_fu_514_p2");
    sc_trace(mVcdFile, zext_ln76_67_fu_519_p1, "zext_ln76_67_fu_519_p1");
    sc_trace(mVcdFile, add_ln76_14_fu_523_p2, "add_ln76_14_fu_523_p2");
    sc_trace(mVcdFile, add_ln76_15_fu_533_p2, "add_ln76_15_fu_533_p2");
    sc_trace(mVcdFile, zext_ln76_71_fu_548_p1, "zext_ln76_71_fu_548_p1");
    sc_trace(mVcdFile, add_ln76_17_fu_552_p2, "add_ln76_17_fu_552_p2");
    sc_trace(mVcdFile, xor_ln76_fu_568_p2, "xor_ln76_fu_568_p2");
    sc_trace(mVcdFile, xor_ln76_99_fu_580_p2, "xor_ln76_99_fu_580_p2");
    sc_trace(mVcdFile, xor_ln76_100_fu_598_p2, "xor_ln76_100_fu_598_p2");
    sc_trace(mVcdFile, xor_ln76_98_fu_603_p2, "xor_ln76_98_fu_603_p2");
    sc_trace(mVcdFile, zext_ln700_fu_609_p1, "zext_ln700_fu_609_p1");
    sc_trace(mVcdFile, zext_ln76_54_fu_595_p1, "zext_ln76_54_fu_595_p1");
    sc_trace(mVcdFile, zext_ln76_53_fu_592_p1, "zext_ln76_53_fu_592_p1");
    sc_trace(mVcdFile, add_ln700_fu_613_p2, "add_ln700_fu_613_p2");
    sc_trace(mVcdFile, add_ln700_48_fu_619_p2, "add_ln700_48_fu_619_p2");
    sc_trace(mVcdFile, zext_ln700_32_fu_625_p1, "zext_ln700_32_fu_625_p1");
    sc_trace(mVcdFile, shl_ln_fu_635_p3, "shl_ln_fu_635_p3");
    sc_trace(mVcdFile, accum_V_fu_643_p2, "accum_V_fu_643_p2");
    sc_trace(mVcdFile, zext_ln895_fu_657_p1, "zext_ln895_fu_657_p1");
    sc_trace(mVcdFile, zext_ln895_4_fu_660_p1, "zext_ln895_4_fu_660_p1");
    sc_trace(mVcdFile, icmp_ln895_257_fu_653_p2, "icmp_ln895_257_fu_653_p2");
    sc_trace(mVcdFile, sub_ln895_fu_663_p2, "sub_ln895_fu_663_p2");
    sc_trace(mVcdFile, sub_ln895_3_fu_675_p2, "sub_ln895_3_fu_675_p2");
    sc_trace(mVcdFile, xor_ln895_fu_669_p2, "xor_ln895_fu_669_p2");
    sc_trace(mVcdFile, select_ln895_fu_681_p3, "select_ln895_fu_681_p3");
    sc_trace(mVcdFile, select_ln895_4_fu_697_p3, "select_ln895_4_fu_697_p3");
    sc_trace(mVcdFile, sub_ln895_4_fu_705_p2, "sub_ln895_4_fu_705_p2");
    sc_trace(mVcdFile, select_ln895_3_fu_689_p3, "select_ln895_3_fu_689_p3");
    sc_trace(mVcdFile, zext_ln895_5_fu_711_p1, "zext_ln895_5_fu_711_p1");
    sc_trace(mVcdFile, zext_ln895_6_fu_715_p1, "zext_ln895_6_fu_715_p1");
    sc_trace(mVcdFile, lshr_ln895_fu_719_p2, "lshr_ln895_fu_719_p2");
    sc_trace(mVcdFile, lshr_ln895_2_fu_725_p2, "lshr_ln895_2_fu_725_p2");
    sc_trace(mVcdFile, and_ln895_fu_731_p2, "and_ln895_fu_731_p2");
    sc_trace(mVcdFile, sext_ln895_fu_649_p1, "sext_ln895_fu_649_p1");
    sc_trace(mVcdFile, trunc_ln895_fu_737_p1, "trunc_ln895_fu_737_p1");
    sc_trace(mVcdFile, add_ln67_2_fu_747_p2, "add_ln67_2_fu_747_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

conv_1_16_18_s::~conv_1_16_18_s() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete w_conv1_0_U;
    delete w_conv1_1_U;
    delete w_conv1_2_U;
}

void conv_1_16_18_s::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(icmp_ln66_fu_255_p2.read(), ap_const_lv1_0))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) || 
             (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(icmp_ln66_fu_255_p2.read(), ap_const_lv1_0))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln66_fu_255_p2.read(), ap_const_lv1_0))) {
        c_0_reg_244 = ap_const_lv2_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln70_reg_841.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        c_0_reg_244 = c_reg_845.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        indvar_flatten16_reg_176 = add_ln66_reg_773.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten16_reg_176 = ap_const_lv13_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        indvar_flatten_reg_198 = select_ln67_reg_910.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten_reg_198 = ap_const_lv10_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        n_0_reg_187 = select_ln76_2_reg_783.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        n_0_reg_187 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln66_fu_255_p2.read(), ap_const_lv1_0))) {
        p_014_0_reg_232 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln70_reg_841.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        p_014_0_reg_232 = add_ln700_2_fu_629_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        x_0_reg_210 = select_ln81_2_reg_810.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        x_0_reg_210 = ap_const_lv5_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        y_0_reg_221 = y_reg_826.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        y_0_reg_221 = ap_const_lv5_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        add_ln66_reg_773 = add_ln66_fu_261_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln66_fu_255_p2.read(), ap_const_lv1_0))) {
        add_ln76_10_reg_816 = add_ln76_10_fu_409_p2.read();
        add_ln76_12_reg_831 = add_ln76_12_fu_456_p2.read();
        add_ln76_13_reg_836 = add_ln76_13_fu_492_p2.read();
        icmp_ln67_reg_778 = icmp_ln67_fu_273_p2.read();
        or_ln76_reg_804 = or_ln76_fu_329_p2.read();
        output_addr_reg_821 =  (sc_lv<8>) (zext_ln81_2_fu_421_p1.read());
        p_cast7_mid2_v_reg_798 = p_cast7_mid2_v_fu_321_p3.read();
        select_ln76_2_reg_783 = select_ln76_2_fu_287_p3.read();
        select_ln81_2_reg_810 = select_ln81_2_fu_373_p3.read();
        sub_ln76_reg_788 = sub_ln76_fu_307_p2.read();
        y_reg_826 = y_fu_426_p2.read();
        zext_ln76_60_reg_793 = zext_ln76_60_fu_313_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln70_fu_498_p2.read()))) {
        add_ln76_16_reg_860 = add_ln76_16_fu_543_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        c_reg_845 = c_fu_504_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln70_reg_841 = icmp_ln70_fu_498_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        icmp_ln895_reg_905 = icmp_ln895_fu_741_p2.read();
        select_ln67_reg_910 = select_ln67_fu_753_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln70_reg_841.read()))) {
        w_conv1_2_load_reg_895 = w_conv1_2_q0.read();
        xor_ln76_96_reg_885 = xor_ln76_96_fu_574_p2.read();
        xor_ln76_97_reg_890 = xor_ln76_97_fu_586_p2.read();
    }
}

void conv_1_16_18_s::thread_accum_V_fu_643_p2() {
    accum_V_fu_643_p2 = (!ap_const_lv5_17.is_01() || !shl_ln_fu_635_p3.read().is_01())? sc_lv<5>(): (sc_bigint<5>(ap_const_lv5_17) + sc_biguint<5>(shl_ln_fu_635_p3.read()));
}

void conv_1_16_18_s::thread_add_ln66_fu_261_p2() {
    add_ln66_fu_261_p2 = (!indvar_flatten16_reg_176.read().is_01() || !ap_const_lv13_1.is_01())? sc_lv<13>(): (sc_biguint<13>(indvar_flatten16_reg_176.read()) + sc_biguint<13>(ap_const_lv13_1));
}

void conv_1_16_18_s::thread_add_ln67_2_fu_747_p2() {
    add_ln67_2_fu_747_p2 = (!ap_const_lv10_1.is_01() || !indvar_flatten_reg_198.read().is_01())? sc_lv<10>(): (sc_biguint<10>(ap_const_lv10_1) + sc_biguint<10>(indvar_flatten_reg_198.read()));
}

void conv_1_16_18_s::thread_add_ln700_2_fu_629_p2() {
    add_ln700_2_fu_629_p2 = (!zext_ln700_32_fu_625_p1.read().is_01() || !p_014_0_reg_232.read().is_01())? sc_lv<4>(): (sc_biguint<4>(zext_ln700_32_fu_625_p1.read()) + sc_biguint<4>(p_014_0_reg_232.read()));
}

void conv_1_16_18_s::thread_add_ln700_48_fu_619_p2() {
    add_ln700_48_fu_619_p2 = (!zext_ln76_53_fu_592_p1.read().is_01() || !add_ln700_fu_613_p2.read().is_01())? sc_lv<2>(): (sc_biguint<2>(zext_ln76_53_fu_592_p1.read()) + sc_biguint<2>(add_ln700_fu_613_p2.read()));
}

void conv_1_16_18_s::thread_add_ln700_fu_613_p2() {
    add_ln700_fu_613_p2 = (!zext_ln700_fu_609_p1.read().is_01() || !zext_ln76_54_fu_595_p1.read().is_01())? sc_lv<2>(): (sc_biguint<2>(zext_ln700_fu_609_p1.read()) + sc_biguint<2>(zext_ln76_54_fu_595_p1.read()));
}

void conv_1_16_18_s::thread_add_ln76_10_fu_409_p2() {
    add_ln76_10_fu_409_p2 = (!zext_ln76_61_fu_393_p1.read().is_01() || !zext_ln76_62_fu_405_p1.read().is_01())? sc_lv<10>(): (sc_biguint<10>(zext_ln76_61_fu_393_p1.read()) + sc_biguint<10>(zext_ln76_62_fu_405_p1.read()));
}

void conv_1_16_18_s::thread_add_ln76_12_fu_456_p2() {
    add_ln76_12_fu_456_p2 = (!zext_ln76_63_fu_440_p1.read().is_01() || !zext_ln76_64_fu_452_p1.read().is_01())? sc_lv<10>(): (sc_biguint<10>(zext_ln76_63_fu_440_p1.read()) + sc_biguint<10>(zext_ln76_64_fu_452_p1.read()));
}

void conv_1_16_18_s::thread_add_ln76_13_fu_492_p2() {
    add_ln76_13_fu_492_p2 = (!zext_ln76_65_fu_476_p1.read().is_01() || !zext_ln76_66_fu_488_p1.read().is_01())? sc_lv<10>(): (sc_biguint<10>(zext_ln76_65_fu_476_p1.read()) + sc_biguint<10>(zext_ln76_66_fu_488_p1.read()));
}

void conv_1_16_18_s::thread_add_ln76_14_fu_523_p2() {
    add_ln76_14_fu_523_p2 = (!add_ln76_10_reg_816.read().is_01() || !zext_ln76_67_fu_519_p1.read().is_01())? sc_lv<10>(): (sc_biguint<10>(add_ln76_10_reg_816.read()) + sc_biguint<10>(zext_ln76_67_fu_519_p1.read()));
}

void conv_1_16_18_s::thread_add_ln76_15_fu_533_p2() {
    add_ln76_15_fu_533_p2 = (!add_ln76_12_reg_831.read().is_01() || !zext_ln76_67_fu_519_p1.read().is_01())? sc_lv<10>(): (sc_biguint<10>(add_ln76_12_reg_831.read()) + sc_biguint<10>(zext_ln76_67_fu_519_p1.read()));
}

void conv_1_16_18_s::thread_add_ln76_16_fu_543_p2() {
    add_ln76_16_fu_543_p2 = (!add_ln76_13_reg_836.read().is_01() || !zext_ln76_67_fu_519_p1.read().is_01())? sc_lv<10>(): (sc_biguint<10>(add_ln76_13_reg_836.read()) + sc_biguint<10>(zext_ln76_67_fu_519_p1.read()));
}

void conv_1_16_18_s::thread_add_ln76_17_fu_552_p2() {
    add_ln76_17_fu_552_p2 = (!sub_ln76_reg_788.read().is_01() || !zext_ln76_71_fu_548_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(sub_ln76_reg_788.read()) + sc_biguint<7>(zext_ln76_71_fu_548_p1.read()));
}

void conv_1_16_18_s::thread_add_ln76_4_fu_462_p2() {
    add_ln76_4_fu_462_p2 = (!ap_const_lv5_2.is_01() || !select_ln81_fu_365_p3.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_2) + sc_biguint<5>(select_ln81_fu_365_p3.read()));
}

void conv_1_16_18_s::thread_add_ln76_fu_514_p2() {
    add_ln76_fu_514_p2 = (!select_ln81_2_reg_810.read().is_01() || !zext_ln70_fu_510_p1.read().is_01())? sc_lv<5>(): (sc_biguint<5>(select_ln81_2_reg_810.read()) + sc_biguint<5>(zext_ln70_fu_510_p1.read()));
}

void conv_1_16_18_s::thread_add_ln81_fu_415_p2() {
    add_ln81_fu_415_p2 = (!zext_ln81_fu_381_p1.read().is_01() || !zext_ln76_61_fu_393_p1.read().is_01())? sc_lv<10>(): (sc_biguint<10>(zext_ln81_fu_381_p1.read()) + sc_biguint<10>(zext_ln76_61_fu_393_p1.read()));
}

void conv_1_16_18_s::thread_and_ln76_fu_347_p2() {
    and_ln76_fu_347_p2 = (icmp_ln68_fu_341_p2.read() & xor_ln76_101_fu_335_p2.read());
}

void conv_1_16_18_s::thread_and_ln895_fu_731_p2() {
    and_ln895_fu_731_p2 = (lshr_ln895_fu_719_p2.read() & lshr_ln895_2_fu_725_p2.read());
}

void conv_1_16_18_s::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[2];
}

void conv_1_16_18_s::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[3];
}

void conv_1_16_18_s::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void conv_1_16_18_s::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void conv_1_16_18_s::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[4];
}

void conv_1_16_18_s::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[5];
}

void conv_1_16_18_s::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_1_16_18_s::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_1_16_18_s::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_1_16_18_s::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_1_16_18_s::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_1_16_18_s::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_1_16_18_s::thread_ap_block_state3_pp0_stage0_iter0() {
    ap_block_state3_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_1_16_18_s::thread_ap_block_state4_pp0_stage1_iter0() {
    ap_block_state4_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_1_16_18_s::thread_ap_block_state5_pp0_stage0_iter1() {
    ap_block_state5_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv_1_16_18_s::thread_ap_condition_pp0_exit_iter0_state3() {
    if (esl_seteq<1,1,1>(icmp_ln70_fu_498_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_0;
    }
}

void conv_1_16_18_s::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln66_fu_255_p2.read(), ap_const_lv1_1)))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void conv_1_16_18_s::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void conv_1_16_18_s::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void conv_1_16_18_s::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void conv_1_16_18_s::thread_ap_phi_mux_c_0_phi_fu_248_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln70_reg_841.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_c_0_phi_fu_248_p4 = c_reg_845.read();
    } else {
        ap_phi_mux_c_0_phi_fu_248_p4 = c_0_reg_244.read();
    }
}

void conv_1_16_18_s::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln66_fu_255_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void conv_1_16_18_s::thread_c_fu_504_p2() {
    c_fu_504_p2 = (!ap_phi_mux_c_0_phi_fu_248_p4.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(ap_phi_mux_c_0_phi_fu_248_p4.read()) + sc_biguint<2>(ap_const_lv2_1));
}

void conv_1_16_18_s::thread_icmp_ln66_fu_255_p2() {
    icmp_ln66_fu_255_p2 = (!indvar_flatten16_reg_176.read().is_01() || !ap_const_lv13_1000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten16_reg_176.read() == ap_const_lv13_1000);
}

void conv_1_16_18_s::thread_icmp_ln67_fu_273_p2() {
    icmp_ln67_fu_273_p2 = (!indvar_flatten_reg_198.read().is_01() || !ap_const_lv10_100.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_198.read() == ap_const_lv10_100);
}

void conv_1_16_18_s::thread_icmp_ln68_fu_341_p2() {
    icmp_ln68_fu_341_p2 = (!y_0_reg_221.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(y_0_reg_221.read() == ap_const_lv5_10);
}

void conv_1_16_18_s::thread_icmp_ln70_fu_498_p2() {
    icmp_ln70_fu_498_p2 = (!ap_phi_mux_c_0_phi_fu_248_p4.read().is_01() || !ap_const_lv2_3.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_c_0_phi_fu_248_p4.read() == ap_const_lv2_3);
}

void conv_1_16_18_s::thread_icmp_ln895_257_fu_653_p2() {
    icmp_ln895_257_fu_653_p2 = (!p_cast7_mid2_v_reg_798.read().is_01() || !or_ln76_reg_804.read().is_01())? sc_lv<1>(): (sc_biguint<7>(p_cast7_mid2_v_reg_798.read()) > sc_biguint<7>(or_ln76_reg_804.read()));
}

void conv_1_16_18_s::thread_icmp_ln895_fu_741_p2() {
    icmp_ln895_fu_741_p2 = (!sext_ln895_fu_649_p1.read().is_01() || !trunc_ln895_fu_737_p1.read().is_01())? sc_lv<1>(): (sc_bigint<8>(sext_ln895_fu_649_p1.read()) > sc_bigint<8>(trunc_ln895_fu_737_p1.read()));
}

void conv_1_16_18_s::thread_input_r_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            input_r_address0 =  (sc_lv<9>) (zext_ln76_70_fu_564_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            input_r_address0 =  (sc_lv<9>) (zext_ln76_68_fu_528_p1.read());
        } else {
            input_r_address0 = "XXXXXXXXX";
        }
    } else {
        input_r_address0 = "XXXXXXXXX";
    }
}

void conv_1_16_18_s::thread_input_r_address1() {
    input_r_address1 =  (sc_lv<9>) (zext_ln76_69_fu_538_p1.read());
}

void conv_1_16_18_s::thread_input_r_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)))) {
        input_r_ce0 = ap_const_logic_1;
    } else {
        input_r_ce0 = ap_const_logic_0;
    }
}

void conv_1_16_18_s::thread_input_r_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        input_r_ce1 = ap_const_logic_1;
    } else {
        input_r_ce1 = ap_const_logic_0;
    }
}

void conv_1_16_18_s::thread_lshr_ln895_2_fu_725_p2() {
    lshr_ln895_2_fu_725_p2 = (!zext_ln895_6_fu_715_p1.read().is_01())? sc_lv<128>(): ap_const_lv128_lc_3 >> (unsigned short)zext_ln895_6_fu_715_p1.read().to_uint();
}

void conv_1_16_18_s::thread_lshr_ln895_fu_719_p2() {
    lshr_ln895_fu_719_p2 = (!zext_ln895_5_fu_711_p1.read().is_01())? sc_lv<128>(): select_ln895_3_fu_689_p3.read() >> (unsigned short)zext_ln895_5_fu_711_p1.read().to_uint();
}

void conv_1_16_18_s::thread_n_fu_267_p2() {
    n_fu_267_p2 = (!ap_const_lv5_1.is_01() || !n_0_reg_187.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(n_0_reg_187.read()));
}

void conv_1_16_18_s::thread_or_ln76_fu_329_p2() {
    or_ln76_fu_329_p2 = (p_cast7_mid2_v_fu_321_p3.read() | ap_const_lv7_7);
}

void conv_1_16_18_s::thread_or_ln81_fu_359_p2() {
    or_ln81_fu_359_p2 = (and_ln76_fu_347_p2.read() | icmp_ln67_fu_273_p2.read());
}

void conv_1_16_18_s::thread_output_r_address0() {
    output_r_address0 = output_addr_reg_821.read();
}

void conv_1_16_18_s::thread_output_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()))) {
        output_r_ce0 = ap_const_logic_1;
    } else {
        output_r_ce0 = ap_const_logic_0;
    }
}

void conv_1_16_18_s::thread_output_r_d0() {
    output_r_d0 = esl_bitset<16,16,6,1>(output_r_q0.read(), zext_ln76_60_reg_793.read(), icmp_ln895_reg_905.read());
}

void conv_1_16_18_s::thread_output_r_we0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        output_r_we0 = ap_const_logic_1;
    } else {
        output_r_we0 = ap_const_logic_0;
    }
}

void conv_1_16_18_s::thread_p_cast7_mid2_v_fu_321_p3() {
    p_cast7_mid2_v_fu_321_p3 = esl_concat<4,3>(trunc_ln76_fu_317_p1.read(), ap_const_lv3_0);
}

void conv_1_16_18_s::thread_select_ln67_fu_753_p3() {
    select_ln67_fu_753_p3 = (!icmp_ln67_reg_778.read()[0].is_01())? sc_lv<10>(): ((icmp_ln67_reg_778.read()[0].to_bool())? ap_const_lv10_1: add_ln67_2_fu_747_p2.read());
}

void conv_1_16_18_s::thread_select_ln76_2_fu_287_p3() {
    select_ln76_2_fu_287_p3 = (!icmp_ln67_fu_273_p2.read()[0].is_01())? sc_lv<5>(): ((icmp_ln67_fu_273_p2.read()[0].to_bool())? n_fu_267_p2.read(): n_0_reg_187.read());
}

void conv_1_16_18_s::thread_select_ln76_fu_279_p3() {
    select_ln76_fu_279_p3 = (!icmp_ln67_fu_273_p2.read()[0].is_01())? sc_lv<5>(): ((icmp_ln67_fu_273_p2.read()[0].to_bool())? ap_const_lv5_0: x_0_reg_210.read());
}

void conv_1_16_18_s::thread_select_ln81_2_fu_373_p3() {
    select_ln81_2_fu_373_p3 = (!and_ln76_fu_347_p2.read()[0].is_01())? sc_lv<5>(): ((and_ln76_fu_347_p2.read()[0].to_bool())? x_fu_353_p2.read(): select_ln76_fu_279_p3.read());
}

void conv_1_16_18_s::thread_select_ln81_fu_365_p3() {
    select_ln81_fu_365_p3 = (!or_ln81_fu_359_p2.read()[0].is_01())? sc_lv<5>(): ((or_ln81_fu_359_p2.read()[0].to_bool())? ap_const_lv5_0: y_0_reg_221.read());
}

void conv_1_16_18_s::thread_select_ln895_3_fu_689_p3() {
    select_ln895_3_fu_689_p3 = (!icmp_ln895_257_fu_653_p2.read()[0].is_01())? sc_lv<128>(): ((icmp_ln895_257_fu_653_p2.read()[0].to_bool())? ap_const_lv128_lc_1: ap_const_lv128_lc_2);
}

void conv_1_16_18_s::thread_select_ln895_4_fu_697_p3() {
    select_ln895_4_fu_697_p3 = (!icmp_ln895_257_fu_653_p2.read()[0].is_01())? sc_lv<8>(): ((icmp_ln895_257_fu_653_p2.read()[0].to_bool())? xor_ln895_fu_669_p2.read(): zext_ln895_fu_657_p1.read());
}

void conv_1_16_18_s::thread_select_ln895_fu_681_p3() {
    select_ln895_fu_681_p3 = (!icmp_ln895_257_fu_653_p2.read()[0].is_01())? sc_lv<8>(): ((icmp_ln895_257_fu_653_p2.read()[0].to_bool())? sub_ln895_fu_663_p2.read(): sub_ln895_3_fu_675_p2.read());
}

void conv_1_16_18_s::thread_sext_ln76_fu_557_p1() {
    sext_ln76_fu_557_p1 = esl_sext<64,7>(add_ln76_17_fu_552_p2.read());
}

void conv_1_16_18_s::thread_sext_ln895_fu_649_p1() {
    sext_ln895_fu_649_p1 = esl_sext<8,5>(accum_V_fu_643_p2.read());
}

void conv_1_16_18_s::thread_shl_ln_fu_635_p3() {
    shl_ln_fu_635_p3 = esl_concat<4,1>(p_014_0_reg_232.read(), ap_const_lv1_0);
}

void conv_1_16_18_s::thread_sub_ln76_fu_307_p2() {
    sub_ln76_fu_307_p2 = (!tmp_s_fu_299_p3.read().is_01() || !zext_ln76_fu_295_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(tmp_s_fu_299_p3.read()) - sc_biguint<7>(zext_ln76_fu_295_p1.read()));
}

void conv_1_16_18_s::thread_sub_ln895_3_fu_675_p2() {
    sub_ln895_3_fu_675_p2 = (!zext_ln895_4_fu_660_p1.read().is_01() || !zext_ln895_fu_657_p1.read().is_01())? sc_lv<8>(): (sc_biguint<8>(zext_ln895_4_fu_660_p1.read()) - sc_biguint<8>(zext_ln895_fu_657_p1.read()));
}

void conv_1_16_18_s::thread_sub_ln895_4_fu_705_p2() {
    sub_ln895_4_fu_705_p2 = (!ap_const_lv8_7F.is_01() || !select_ln895_fu_681_p3.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_7F) - sc_biguint<8>(select_ln895_fu_681_p3.read()));
}

void conv_1_16_18_s::thread_sub_ln895_fu_663_p2() {
    sub_ln895_fu_663_p2 = (!zext_ln895_fu_657_p1.read().is_01() || !zext_ln895_4_fu_660_p1.read().is_01())? sc_lv<8>(): (sc_biguint<8>(zext_ln895_fu_657_p1.read()) - sc_biguint<8>(zext_ln895_4_fu_660_p1.read()));
}

void conv_1_16_18_s::thread_tmp_26_fu_385_p3() {
    tmp_26_fu_385_p3 = esl_concat<5,4>(select_ln81_fu_365_p3.read(), ap_const_lv4_0);
}

void conv_1_16_18_s::thread_tmp_27_fu_397_p3() {
    tmp_27_fu_397_p3 = esl_concat<5,1>(select_ln81_fu_365_p3.read(), ap_const_lv1_0);
}

void conv_1_16_18_s::thread_tmp_28_fu_432_p3() {
    tmp_28_fu_432_p3 = esl_concat<5,4>(y_fu_426_p2.read(), ap_const_lv4_0);
}

void conv_1_16_18_s::thread_tmp_29_fu_444_p3() {
    tmp_29_fu_444_p3 = esl_concat<5,1>(y_fu_426_p2.read(), ap_const_lv1_0);
}

void conv_1_16_18_s::thread_tmp_30_fu_468_p3() {
    tmp_30_fu_468_p3 = esl_concat<5,4>(add_ln76_4_fu_462_p2.read(), ap_const_lv4_0);
}

void conv_1_16_18_s::thread_tmp_31_fu_480_p3() {
    tmp_31_fu_480_p3 = esl_concat<5,1>(add_ln76_4_fu_462_p2.read(), ap_const_lv1_0);
}

void conv_1_16_18_s::thread_tmp_s_fu_299_p3() {
    tmp_s_fu_299_p3 = esl_concat<5,2>(select_ln76_2_fu_287_p3.read(), ap_const_lv2_0);
}

void conv_1_16_18_s::thread_trunc_ln76_fu_317_p1() {
    trunc_ln76_fu_317_p1 = select_ln76_2_fu_287_p3.read().range(4-1, 0);
}

void conv_1_16_18_s::thread_trunc_ln895_fu_737_p1() {
    trunc_ln895_fu_737_p1 = and_ln895_fu_731_p2.read().range(8-1, 0);
}

void conv_1_16_18_s::thread_w_conv1_0_address0() {
    w_conv1_0_address0 =  (sc_lv<6>) (sext_ln76_fu_557_p1.read());
}

void conv_1_16_18_s::thread_w_conv1_0_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        w_conv1_0_ce0 = ap_const_logic_1;
    } else {
        w_conv1_0_ce0 = ap_const_logic_0;
    }
}

void conv_1_16_18_s::thread_w_conv1_1_address0() {
    w_conv1_1_address0 =  (sc_lv<6>) (sext_ln76_fu_557_p1.read());
}

void conv_1_16_18_s::thread_w_conv1_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        w_conv1_1_ce0 = ap_const_logic_1;
    } else {
        w_conv1_1_ce0 = ap_const_logic_0;
    }
}

void conv_1_16_18_s::thread_w_conv1_2_address0() {
    w_conv1_2_address0 =  (sc_lv<6>) (sext_ln76_fu_557_p1.read());
}

void conv_1_16_18_s::thread_w_conv1_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        w_conv1_2_ce0 = ap_const_logic_1;
    } else {
        w_conv1_2_ce0 = ap_const_logic_0;
    }
}

void conv_1_16_18_s::thread_x_fu_353_p2() {
    x_fu_353_p2 = (!ap_const_lv5_1.is_01() || !select_ln76_fu_279_p3.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(select_ln76_fu_279_p3.read()));
}

void conv_1_16_18_s::thread_xor_ln76_100_fu_598_p2() {
    xor_ln76_100_fu_598_p2 = (w_conv1_2_load_reg_895.read() ^ ap_const_lv1_1);
}

void conv_1_16_18_s::thread_xor_ln76_101_fu_335_p2() {
    xor_ln76_101_fu_335_p2 = (icmp_ln67_fu_273_p2.read() ^ ap_const_lv1_1);
}

void conv_1_16_18_s::thread_xor_ln76_96_fu_574_p2() {
    xor_ln76_96_fu_574_p2 = (input_r_q0.read() ^ xor_ln76_fu_568_p2.read());
}

void conv_1_16_18_s::thread_xor_ln76_97_fu_586_p2() {
    xor_ln76_97_fu_586_p2 = (input_r_q1.read() ^ xor_ln76_99_fu_580_p2.read());
}

void conv_1_16_18_s::thread_xor_ln76_98_fu_603_p2() {
    xor_ln76_98_fu_603_p2 = (input_r_q0.read() ^ xor_ln76_100_fu_598_p2.read());
}

void conv_1_16_18_s::thread_xor_ln76_99_fu_580_p2() {
    xor_ln76_99_fu_580_p2 = (w_conv1_1_q0.read() ^ ap_const_lv1_1);
}

void conv_1_16_18_s::thread_xor_ln76_fu_568_p2() {
    xor_ln76_fu_568_p2 = (w_conv1_0_q0.read() ^ ap_const_lv1_1);
}

void conv_1_16_18_s::thread_xor_ln895_fu_669_p2() {
    xor_ln895_fu_669_p2 = (zext_ln895_fu_657_p1.read() ^ ap_const_lv8_7F);
}

void conv_1_16_18_s::thread_y_fu_426_p2() {
    y_fu_426_p2 = (!ap_const_lv5_1.is_01() || !select_ln81_fu_365_p3.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(select_ln81_fu_365_p3.read()));
}

void conv_1_16_18_s::thread_zext_ln700_32_fu_625_p1() {
    zext_ln700_32_fu_625_p1 = esl_zext<4,2>(add_ln700_48_fu_619_p2.read());
}

void conv_1_16_18_s::thread_zext_ln700_fu_609_p1() {
    zext_ln700_fu_609_p1 = esl_zext<2,1>(xor_ln76_98_fu_603_p2.read());
}

void conv_1_16_18_s::thread_zext_ln70_fu_510_p1() {
    zext_ln70_fu_510_p1 = esl_zext<5,2>(ap_phi_mux_c_0_phi_fu_248_p4.read());
}

void conv_1_16_18_s::thread_zext_ln76_53_fu_592_p1() {
    zext_ln76_53_fu_592_p1 = esl_zext<2,1>(xor_ln76_96_reg_885.read());
}

void conv_1_16_18_s::thread_zext_ln76_54_fu_595_p1() {
    zext_ln76_54_fu_595_p1 = esl_zext<2,1>(xor_ln76_97_reg_890.read());
}

void conv_1_16_18_s::thread_zext_ln76_60_fu_313_p1() {
    zext_ln76_60_fu_313_p1 = esl_zext<6,5>(select_ln76_2_fu_287_p3.read());
}

void conv_1_16_18_s::thread_zext_ln76_61_fu_393_p1() {
    zext_ln76_61_fu_393_p1 = esl_zext<10,9>(tmp_26_fu_385_p3.read());
}

void conv_1_16_18_s::thread_zext_ln76_62_fu_405_p1() {
    zext_ln76_62_fu_405_p1 = esl_zext<10,6>(tmp_27_fu_397_p3.read());
}

void conv_1_16_18_s::thread_zext_ln76_63_fu_440_p1() {
    zext_ln76_63_fu_440_p1 = esl_zext<10,9>(tmp_28_fu_432_p3.read());
}

void conv_1_16_18_s::thread_zext_ln76_64_fu_452_p1() {
    zext_ln76_64_fu_452_p1 = esl_zext<10,6>(tmp_29_fu_444_p3.read());
}

void conv_1_16_18_s::thread_zext_ln76_65_fu_476_p1() {
    zext_ln76_65_fu_476_p1 = esl_zext<10,9>(tmp_30_fu_468_p3.read());
}

void conv_1_16_18_s::thread_zext_ln76_66_fu_488_p1() {
    zext_ln76_66_fu_488_p1 = esl_zext<10,6>(tmp_31_fu_480_p3.read());
}

void conv_1_16_18_s::thread_zext_ln76_67_fu_519_p1() {
    zext_ln76_67_fu_519_p1 = esl_zext<10,5>(add_ln76_fu_514_p2.read());
}

void conv_1_16_18_s::thread_zext_ln76_68_fu_528_p1() {
    zext_ln76_68_fu_528_p1 = esl_zext<64,10>(add_ln76_14_fu_523_p2.read());
}

void conv_1_16_18_s::thread_zext_ln76_69_fu_538_p1() {
    zext_ln76_69_fu_538_p1 = esl_zext<64,10>(add_ln76_15_fu_533_p2.read());
}

void conv_1_16_18_s::thread_zext_ln76_70_fu_564_p1() {
    zext_ln76_70_fu_564_p1 = esl_zext<64,10>(add_ln76_16_reg_860.read());
}

void conv_1_16_18_s::thread_zext_ln76_71_fu_548_p1() {
    zext_ln76_71_fu_548_p1 = esl_zext<7,2>(ap_phi_mux_c_0_phi_fu_248_p4.read());
}

void conv_1_16_18_s::thread_zext_ln76_fu_295_p1() {
    zext_ln76_fu_295_p1 = esl_zext<7,5>(select_ln76_2_fu_287_p3.read());
}

void conv_1_16_18_s::thread_zext_ln81_2_fu_421_p1() {
    zext_ln81_2_fu_421_p1 = esl_zext<64,10>(add_ln81_fu_415_p2.read());
}

void conv_1_16_18_s::thread_zext_ln81_fu_381_p1() {
    zext_ln81_fu_381_p1 = esl_zext<10,5>(select_ln81_2_fu_373_p3.read());
}

void conv_1_16_18_s::thread_zext_ln895_4_fu_660_p1() {
    zext_ln895_4_fu_660_p1 = esl_zext<8,7>(or_ln76_reg_804.read());
}

void conv_1_16_18_s::thread_zext_ln895_5_fu_711_p1() {
    zext_ln895_5_fu_711_p1 = esl_zext<128,8>(select_ln895_4_fu_697_p3.read());
}

void conv_1_16_18_s::thread_zext_ln895_6_fu_715_p1() {
    zext_ln895_6_fu_715_p1 = esl_zext<128,8>(sub_ln895_4_fu_705_p2.read());
}

void conv_1_16_18_s::thread_zext_ln895_fu_657_p1() {
    zext_ln895_fu_657_p1 = esl_zext<8,7>(p_cast7_mid2_v_reg_798.read());
}

void conv_1_16_18_s::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln66_fu_255_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln70_fu_498_p2.read(), ap_const_lv1_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln70_fu_498_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 8 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state7;
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_state2;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<6>) ("XXXXXX");
            break;
    }
}

}

