
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.731003                       # Number of seconds simulated
sim_ticks                                1731002517500                       # Number of ticks simulated
final_tick                               1731002517500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 532685                       # Simulator instruction rate (inst/s)
host_op_rate                                   877190                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1844158065                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666864                       # Number of bytes of host memory used
host_seconds                                   938.64                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1731002517500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          260736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       537253504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          537514240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       260736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        260736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534194112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534194112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8394586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8398660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8346783                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8346783                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             150627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          310371301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             310521929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        150627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           150627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       308603891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            308603891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       308603891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            150627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         310371301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            619125819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8398660                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8346783                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8398660                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8346783                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              537487168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   27072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534190400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               537514240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534194112                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    423                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    30                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            525127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            535748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            523836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            524152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           524870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           525668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           524046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           524138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            521828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            521839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521666                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1730989610500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8398660                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8346783                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8398236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 520920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1432033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    748.360944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   553.047929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.408812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       197839     13.82%     13.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        57096      3.99%     17.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        54521      3.81%     21.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        77233      5.39%     27.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        78616      5.49%     32.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        51907      3.62%     36.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28934      2.02%     38.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        59901      4.18%     42.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       825986     57.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1432033                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.119061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.065735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.555217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        521005    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521012                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.020216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.019026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.203395                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515846     99.01%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               45      0.01%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4878      0.94%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              241      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521012                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 166604706750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            324071650500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41991185000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19838.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38588.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       310.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       308.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    310.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    308.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7617898                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7695031                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.19                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     103370.79                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5138008260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2730916155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             30013168500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21785033160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         90591174960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          97175496960                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           6843047520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    216180351750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     96338892000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     200638787505                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           767464794690                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            443.364342                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1499794703250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   9749577000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   38490712000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 775047758000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 250876300250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  182959004250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 473879166000                       # Time in different power states
system.mem_ctrls_1.actEnergy               5086707360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2703649080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             29950243680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21784871340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         85792680480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          96154881750                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           6564233760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    206324454960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     88509029760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     210225850110                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           753123787950                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            435.079543                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1502833195250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   9155266500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   36447212000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 820022217250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 230489161000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  182564171000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 452324489750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1731002517500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1731002517500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1731002517500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1731002517500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1731002517500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3462005035                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208853                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209917                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714243                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984022                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213791                       # Number of load instructions
system.cpu.num_store_insts                  114460148                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3462005035                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213791     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460148     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1731002517500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8681684                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2045.069256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           262990811                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8683732                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.285459                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7994438500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2045.069256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          709                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1190                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         280358275                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        280358275                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1731002517500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    156891875                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       156891875                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106098936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106098936                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     262990811                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        262990811                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    262990811                       # number of overall hits
system.cpu.dcache.overall_hits::total       262990811                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       322508                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        322508                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8361224                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8361224                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8683732                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8683732                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8683732                       # number of overall misses
system.cpu.dcache.overall_misses::total       8683732                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  32027668500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  32027668500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 742265144500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 742265144500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 774292813000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 774292813000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 774292813000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 774292813000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002051                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002051                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.073049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073049                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031964                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031964                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031964                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031964                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 99308.136542                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 99308.136542                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 88774.699075                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88774.699075                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 89165.903899                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89165.903899                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 89165.903899                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89165.903899                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      8513227                       # number of writebacks
system.cpu.dcache.writebacks::total           8513227                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       322508                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       322508                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8361224                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8361224                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8683732                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8683732                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8683732                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8683732                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  31705160500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  31705160500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 733903920500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 733903920500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 765609081000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 765609081000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 765609081000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 765609081000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.073049                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.073049                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031964                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031964                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031964                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031964                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 98308.136542                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 98308.136542                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87774.699075                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87774.699075                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 88165.903899                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88165.903899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 88165.903899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88165.903899                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1731002517500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1731002517500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1731002517500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1460054                       # number of replacements
system.cpu.icache.tags.tagsinuse           677.580026                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673892693                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1460964                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            461.265776                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   677.580026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.661699                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.661699                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          910                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          813                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         676814621                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        676814621                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1731002517500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    673892693                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673892693                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673892693                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673892693                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673892693                       # number of overall hits
system.cpu.icache.overall_hits::total       673892693                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1460964                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1460964                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1460964                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1460964                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1460964                       # number of overall misses
system.cpu.icache.overall_misses::total       1460964                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  19826620000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19826620000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  19826620000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19826620000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  19826620000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19826620000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002163                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002163                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002163                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002163                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002163                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002163                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13570.916190                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13570.916190                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13570.916190                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13570.916190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13570.916190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13570.916190                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1460054                       # number of writebacks
system.cpu.icache.writebacks::total           1460054                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1460964                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1460964                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1460964                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1460964                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1460964                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1460964                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  18365656000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  18365656000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  18365656000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  18365656000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  18365656000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  18365656000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002163                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002163                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002163                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002163                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002163                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002163                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12570.916190                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12570.916190                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12570.916190                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12570.916190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12570.916190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12570.916190                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1731002517500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1731002517500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1731002517500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   8451670                       # number of replacements
system.l2.tags.tagsinuse                 16311.902928                       # Cycle average of tags in use
system.l2.tags.total_refs                    11798504                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8468054                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.393296                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9594255000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      771.255956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        155.246023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      15385.400949                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.047074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.009475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.939050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995600                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          913                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15361                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  28754487                       # Number of tag accesses
system.l2.tags.data_accesses                 28754487                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1731002517500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      8513227                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8513227                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1460054                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1460054                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              64608                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 64608                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1456890                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1456890                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         224538                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            224538                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1456890                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                289146                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1746036                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1456890                       # number of overall hits
system.l2.overall_hits::cpu.data               289146                       # number of overall hits
system.l2.overall_hits::total                 1746036                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8296616                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8296616                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4074                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4074                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        97970                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           97970                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4074                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8394586                       # number of demand (read+write) misses
system.l2.demand_misses::total                8398660                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4074                       # number of overall misses
system.l2.overall_misses::cpu.data            8394586                       # number of overall misses
system.l2.overall_misses::total               8398660                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 720683672500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  720683672500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    864985000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    864985000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  28862604000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  28862604000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     864985000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  749546276500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     750411261500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    864985000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 749546276500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    750411261500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8513227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8513227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1460054                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1460054                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8361224                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8361224                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1460964                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1460964                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       322508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        322508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1460964                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8683732                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10144696                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1460964                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8683732                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10144696                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.992273                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992273                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.002789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002789                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.303775                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.303775                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.002789                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.966703                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.827887                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.002789                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.966703                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.827887                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86864.773843                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86864.773843                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 212318.360334                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 212318.360334                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 294606.553026                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 294606.553026                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 212318.360334                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89289.248630                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89348.927269                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 212318.360334                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89289.248630                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89348.927269                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              8346783                       # number of writebacks
system.l2.writebacks::total                   8346783                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        19875                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         19875                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8296616                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8296616                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4074                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4074                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        97970                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        97970                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8394586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8398660                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8394586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8398660                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 637717512500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 637717512500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    824245000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    824245000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  27882904000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  27882904000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    824245000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 665600416500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 666424661500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    824245000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 665600416500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 666424661500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.992273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.002789                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002789                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.303775                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.303775                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.002789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.966703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.827887                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.002789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.966703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.827887                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76864.773843                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76864.773843                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 202318.360334                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 202318.360334                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 284606.553026                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 284606.553026                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 202318.360334                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79289.248630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79348.927269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 202318.360334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79289.248630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79348.927269                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      16779994                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      8381334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1731002517500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             102044                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8346783                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34551                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8296616                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8296616                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        102044                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25178654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25178654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25178654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1071708352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1071708352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1071708352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8398660                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8398660    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8398660                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50177276000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44194798750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     20286434                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     10141738                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          90211                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        90210                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1731002517500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1783472                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16860010                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1460054                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          273344                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8361224                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8361224                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1460964                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       322508                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4381982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26049148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30431130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    186945152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1100605376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1287550528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8451670                       # Total snoops (count)
system.tol2bus.snoopTraffic                 534194112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18596366                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004851                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.069482                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18506154     99.51%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  90211      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18596366                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        20116498000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2191446000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13025598000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
