//
// Written by Synplify Pro 
// Product Version "V-2023.09M-5"
// Program "Synplify Pro", Mapper "map202309act, Build 395R"
// Sat Sep  6 16:27:08 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_2025.1\libero_soc\synplify_pro\lib\generic\acg5.v "
// file 1 "\c:\microchip\libero_soc_2025.1\libero_soc\synplify_pro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_2025.1\libero_soc\synplify_pro\lib\vlog\scemi_objects.v "
// file 3 "\c:\microchip\libero_soc_2025.1\libero_soc\synplify_pro\lib\vlog\scemi_pipes.svh "
// file 4 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\syn_comps.v "
// file 5 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug_bufd.v "
// file 6 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug_uj_jtag.v "
// file 7 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug_ujtag_wrapper.v "
// file 8 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v "
// file 9 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\corejtagdebug_c0\corejtagdebug_c0.v "
// file 10 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v "
// file 11 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\corereset_pf_c0\corereset_pf_c0.v "
// file 12 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v "
// file 13 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v "
// file 14 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3.v "
// file 15 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\coreapb3_c0\coreapb3_c0.v "
// file 16 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\coregpio_c0\coregpio_c0_0\rtl\vlog\core\coregpio.v "
// file 17 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\coregpio_c0\coregpio_c0.v "
// file 18 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v "
// file 19 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\coretimer_c0\coretimer_c0.v "
// file 20 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v "
// file 21 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\rx_async.v "
// file 22 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\tx_async.v "
// file 23 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\fifo_256x8_g5.v "
// file 24 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\coreuart.v "
// file 25 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\coreuartapb.v "
// file 26 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\coreuartapb_c0\coreuartapb_c0.v "
// file 27 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\pkg\miv_rv32_hart_cfg_pkg.v "
// file 28 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\pkg\miv_rv32_pkg.v "
// file 29 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v "
// file 30 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\pkg\miv_rv32_subsys_pkg.v "
// file 31 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v "
// file 32 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\memory\miv_rv32_ram_singleport_lp_ecc.v "
// file 33 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\microsemi\miv\miv_rv32\3.1.200\memory\miv_rv32_ram_singleport_lp.v "
// file 34 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\miv_rv32_c0\miv_rv32_c0_0\rtl\miv_rv32.v "
// file 35 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\miv_rv32_c0\miv_rv32_c0.v "
// file 36 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pfsoc_init_monitor_c0\pfsoc_init_monitor_c0_0\pfsoc_init_monitor_c0_pfsoc_init_monitor_c0_0_pfsoc_init_monitor.v "
// file 37 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pfsoc_init_monitor_c0\pfsoc_init_monitor_c0.v "
// file 38 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_ccc_c0\pf_ccc_c0_0\pf_ccc_c0_pf_ccc_c0_0_pf_ccc.v "
// file 39 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_ccc_c0\pf_ccc_c0.v "
// file 40 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\pf_tpsram_ahb_axi_0\pf_sram_ahbl_axi_c0_pf_tpsram_ahb_axi_0_pf_tpsram.v "
// file 41 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram_ecc.v "
// file 42 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v "
// file 43 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_pf.v "
// file 44 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\pf_sram_ahbl_axi_c0\pf_sram_ahbl_axi_c0.v "
// file 45 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\work\proc_subsystem\proc_subsystem.v "
// file 46 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\component\mss_syn_comps.v "
// file 47 "\c:\microchip\libero_soc_2025.1\libero_soc\synplify_pro\lib\nlconst.dat "
// file 48 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\designer\proc_subsystem\synthesis.fdc "
// file 49 "\c:/mustafa/courses&learning/microchip_fpga-soc_training/risc-v_for_polarfire/discovery_mi-v_tutorial/pf_miv_tut/designer/proc_subsystem/synthesis.fdc "
// file 50 "\c:\mustafa\courses&learning\microchip_fpga-soc_training\risc-v_for_polarfire\discovery_mi-v_tutorial\pf_miv_tut\synthesis\synwork\proc_subsystem_prem_autocp.sdc "
// file 51 "\c:/mustafa/courses&learning/microchip_fpga-soc_training/risc-v_for_polarfire/discovery_mi-v_tutorial/pf_miv_tut/synthesis/synwork/proc_subsystem_prem_autocp.sdc "

`timescale 100 ps/100 ps
module miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1 (
  clk,
  resetn,
  exu_op_abort,
  exu_op_ready,
  debug_mode,
  alu_operand0_mux_sel,
  alu_operand1_mux_sel,
  alu_op_sel,
  shifter_operand_sel,
  shifter_unit_places_sel,
  shifter_unit_op_sel,
  exu_result_mux_sel,
  exu_operand_gpr_rs1,
  exu_operand_gpr_rs1_valid,
  exu_operand_gpr_rs2,
  exu_operand_gpr_rs2_valid,
  exu_operand_gpr_rs3,
  exu_operand_gpr_rs3_valid,
  exu_operand_immediate,
  exu_operand_immediate_valid,
  exu_operand_pc,
  exu_operand_pc_valid,
  acu_result,
  acu_result_valid,
  debug_wr_data,
  debug_wr_data_valid,
  exu_result,
  exu_result_valid,
  exu_result_ready,
  exu_result_flags,
  lsu_align_result,
  lsu_align_result_valid,
  lsu_align_result_ready,
  update_result_reg,
  exu_result_reg,
  exu_result_reg_valid,
  fpu_frm,
  fpu_fmt,
  fpu_instr,
  fpu_flags,
  fpu_flags_valid,
  dff_arst
)
;
input clk ;
input resetn ;
input exu_op_abort ;
output exu_op_ready ;
input debug_mode ;
input [1:0] alu_operand0_mux_sel ;
input [2:0] alu_operand1_mux_sel ;
input [5:0] alu_op_sel ;
input [1:0] shifter_operand_sel ;
input [2:0] shifter_unit_places_sel ;
input [1:0] shifter_unit_op_sel ;
input [3:0] exu_result_mux_sel ;
input [31:0] exu_operand_gpr_rs1 ;
input exu_operand_gpr_rs1_valid ;
input [31:0] exu_operand_gpr_rs2 ;
input exu_operand_gpr_rs2_valid ;
input [31:0] exu_operand_gpr_rs3 ;
input exu_operand_gpr_rs3_valid ;
input [31:0] exu_operand_immediate ;
input exu_operand_immediate_valid ;
input [31:0] exu_operand_pc ;
input exu_operand_pc_valid ;
input [31:0] acu_result ;
input acu_result_valid ;
input [31:0] debug_wr_data ;
input debug_wr_data_valid ;
output [31:0] exu_result ;
output exu_result_valid ;
input exu_result_ready ;
output [0:0] exu_result_flags ;
output [31:0] lsu_align_result ;
output lsu_align_result_valid ;
input lsu_align_result_ready ;
input update_result_reg ;
output [31:0] exu_result_reg ;
output exu_result_reg_valid ;
input [2:0] fpu_frm ;
input [1:0] fpu_fmt ;
input fpu_instr ;
output [4:0] fpu_flags ;
output fpu_flags_valid ;
input dff_arst ;
wire clk ;
wire resetn ;
wire exu_op_abort ;
wire exu_op_ready ;
wire debug_mode ;
wire exu_operand_gpr_rs1_valid ;
wire exu_operand_gpr_rs2_valid ;
wire exu_operand_gpr_rs3_valid ;
wire exu_operand_immediate_valid ;
wire exu_operand_pc_valid ;
wire acu_result_valid ;
wire debug_wr_data_valid ;
wire exu_result_valid ;
wire exu_result_ready ;
wire lsu_align_result_valid ;
wire lsu_align_result_ready ;
wire update_result_reg ;
wire exu_result_reg_valid ;
wire fpu_instr ;
wire fpu_flags_valid ;
wire dff_arst ;
wire [7:7] un1_div_result_10;
wire [62:0] div_divisor_Z;
wire [31:0] quotient_Z;
wire [31:0] dividend_Z;
wire [64:32] exu_result_reg_int_Z;
wire [62:0] next_div_divisor_5_Z;
wire [54:31] next_div_divisor_5;
wire [32:1] exu_alu_result_int_Z;
wire [23:17] lsu_align_result_78_Z;
wire [1:0] addr_shift_bits;
wire [31:1] exu_alu_operand0_Z;
wire [23:4] exu_alu_operand0;
wire [31:1] exu_alu_operand1_Z;
wire [31:0] next_exu_result_reg_int_Z;
wire [5:0] mul_div_cnt_Z;
wire [32:1] exu_alu_operand0_int_Z;
wire [23:23] exu_alu_operand0_int;
wire [4:0] exu_shifter_places_Z;
wire [5:5] un174_shifter_result_1_i;
wire [15:0] un152_exu_alu_result_1_data_tmp;
wire [2:2] SUM;
wire [31:0] exu_shifter_operand;
wire [31:1] exu_alu_result_6_Z;
wire [31:1] exu_alu_result_26_Z;
wire [31:1] exu_alu_result;
wire [63:32] next_exu_result_reg_int;
wire [3:3] exu_shifter_places_cnst;
wire [0:0] exu_alu_result_26_m_Z;
wire [32:1] mul_mp_Z;
wire [23:17] lsu_align_result_96_m1;
wire [64:64] exu_result_reg_intce_Z;
wire [31:0] quotientce_Z;
wire [31:2] un23_mulh_mc0;
wire [1:1] exu_operand_immediate_RNI05PKH1_S;
wire [2:2] exu_operand_immediate_RNIJQ5FA2_S;
wire [3:3] exu_operand_immediate_RNI8II933_S;
wire [4:4] exu_operand_immediate_RNIVBV3S3_S;
wire [5:5] exu_operand_immediate_RNIO7CUK4_S;
wire [6:6] exu_operand_immediate_RNIJ5POD5_S;
wire [7:7] exu_operand_immediate_RNIG56J66_S;
wire [8:8] exu_operand_immediate_RNIF7JDV6_S;
wire [9:9] exu_operand_immediate_RNIGB08O7_S;
wire [10:10] exu_operand_immediate_RNI1QCAI8_S;
wire [11:11] exu_operand_immediate_RNIKAPCC9_S;
wire [12:12] exu_operand_immediate_RNI9T5F6A_S;
wire [13:13] exu_operand_immediate_RNI0IIH0B_S;
wire [14:14] exu_operand_immediate_RNIP8VJQB_S;
wire [15:15] exu_operand_immediate_RNIK1CMKC_S;
wire [16:16] exu_operand_immediate_RNIHSOOED_S;
wire [17:17] exu_operand_immediate_RNIGP5R8E_S;
wire [18:18] exu_operand_immediate_RNIHOIT2F_S;
wire [19:19] exu_operand_immediate_RNIKPVVSF_S;
wire [20:20] exu_operand_immediate_RNI7CE2NG_S;
wire [21:21] exu_operand_immediate_RNIS0T4HH_S;
wire [22:22] exu_operand_immediate_RNIJNB7BI_S;
wire [23:23] exu_operand_immediate_RNICGQ95J_S;
wire [24:24] exu_operand_immediate_RNI7B9CVJ_S;
wire [25:25] exu_operand_immediate_RNI48OEPK_S;
wire [26:26] exu_operand_immediate_RNI377HJL_S;
wire [27:27] exu_operand_immediate_RNI48MJDM_S;
wire [28:28] exu_operand_immediate_RNI7B5M7N_S;
wire [29:29] exu_operand_immediate_RNICGKO1O_S;
wire [30:30] exu_operand_immediate_RNI175RRO_S;
wire [31:31] exu_alu_operand1_RNI90HUVO_S;
wire [31:2] un1_div_result_11;
wire [0:0] exu_alu_result_iv_0_0_1_tz_Z;
wire [30:12] quotientce_0_Z;
wire [5:0] mul_div_cnt_lm;
wire [4:1] mul_div_cnt_cry_Z;
wire [4:1] mul_div_cnt_s;
wire [5:5] mul_div_cnt_s_Z;
wire [30:0] next_dividend_0;
wire [30:0] next_dividend_Z;
wire [31:31] next_dividend;
wire [0:0] lsu_align_result_32_1_Z;
wire [54:35] next_div_divisor_5_0_0_Z;
wire [25:13] quotientce_1_Z;
wire [31:1] exu_alu_result_0_iv_0_Z;
wire [31:1] exu_alu_result_0_iv_3_Z;
wire [31:1] exu_alu_result_0_iv_4_Z;
wire [0:0] exu_alu_result_iv_0_0_6_0;
wire [31:0] exu_result_1;
wire [31:0] exu_result_2_Z;
wire [61:32] next_div_divisor_5_1_Z;
wire [4:3] exu_shifter_places_1_Z;
wire [30:1] mul_mp_2_Z;
wire [31:31] lsu_align_result_2;
wire [29:24] lsu_align_result_95_3_2_Z;
wire [29:24] lsu_align_result_95_3_2_0_Z;
wire [29:24] lsu_align_result_95_3_1_Z;
wire [29:24] lsu_align_result_95_3_1_0_Z;
wire [23:17] lsu_align_result_96_m1_2_Z;
wire [23:17] lsu_align_result_96_m1_2_0_Z;
wire [23:17] lsu_align_result_96_m1_1_0_Z;
wire [30:30] lsu_align_result_95_3_2_1_1;
wire [30:30] lsu_align_result_95_3_2_1_1_1;
wire [0:0] exu_alu_result_iv_0_0_1_tz_1_Z;
wire [1:1] exu_alu_result_26_1;
wire [23:23] exu_alu_operand0_int_0_1_Z;
wire [31:1] exu_alu_result_0_iv_4_1_Z;
wire [0:0] exu_alu_result_iv_0_0_2_1_Z;
wire [0:0] exu_alu_result_iv_0_0_2_1_1_Z;
wire [0:0] exu_alu_operand0_int_i_m2_1_1_Z;
wire [0:0] exu_alu_result_iv_0_0_1_Z;
wire [14:1] lsu_align_result_95_2_1_0_y0;
wire [14:1] lsu_align_result_95_2_1_0_co0;
wire [14:1] lsu_align_result_95_2_1_0_wmux_S;
wire [14:1] lsu_align_result_95_2_1_0_co1;
wire [14:1] lsu_align_result_95_2_1_wmux_0_S;
wire [9:9] lsu_align_result_46_3_1_0_y0;
wire [9:9] lsu_align_result_46_3_1_0_co0;
wire [9:9] lsu_align_result_46_3_1_0_wmux_S;
wire [9:9] lsu_align_result_46_3_1_0_co1;
wire [9:9] lsu_align_result_46_3_1_wmux_0_S;
wire [7:7] lsu_align_result_54_3_1_0_y0;
wire [7:7] lsu_align_result_54_3_1_0_co0;
wire [7:7] lsu_align_result_54_3_1_0_wmux_S;
wire [7:7] lsu_align_result_54_3_1_0_co1;
wire [7:7] lsu_align_result_54_3_1_wmux_0_S;
wire [4:1] mul_div_cnt_cry_Y;
wire [5:5] mul_div_cnt_s_FCO;
wire [5:5] mul_div_cnt_s_Y;
wire [31:1] exu_alu_operand1_i;
wire [30:30] quotient_RNIOB6T0E_Y;
wire [31:31] exu_alu_result_26_RNO_FCO;
wire [31:31] exu_alu_result_26_RNO_Y;
wire [29:29] quotient_RNIM9GRGD_Y;
wire [28:28] quotient_RNI4PRP0D_Y;
wire [27:27] quotient_RNIKA7OGC_Y;
wire [26:26] quotient_RNI6UIM0C_Y;
wire [25:25] quotient_RNIQJUKGB_Y;
wire [24:24] quotient_RNIGBAJ0B_Y;
wire [23:23] quotient_RNI85MHGA_Y;
wire [22:22] quotient_RNI212G0A_Y;
wire [21:21] quotient_RNIUUDEG9_Y;
wire [20:20] quotient_RNISUPC09_Y;
wire [19:19] quotient_RNIS06BG8_Y;
wire [18:18] quotient_RNICKJ908_Y;
wire [17:17] quotient_RNIU918G7_Y;
wire [16:16] quotient_RNII1F607_Y;
wire [15:15] quotient_RNI8RS4G6_Y;
wire [14:14] quotient_RNI0NA306_Y;
wire [13:13] quotient_RNIQKO1G5_Y;
wire [12:12] quotient_RNIMK6005_Y;
wire [11:11] quotient_RNIKMKUF4_Y;
wire [10:10] quotient_RNIKQ2TV3_Y;
wire [9:9] quotient_RNIM0HRF3_Y;
wire [8:8] quotient_RNI8HPD33_Y;
wire [7:7] quotient_RNIS320N2_Y;
wire [6:6] quotient_RNIIOAIA2_Y;
wire [5:5] quotient_RNIAFJ4U1_Y;
wire [4:4] quotient_RNI48SMH1_Y;
wire [3:3] quotient_RNI035951_Y;
wire [2:2] quotient_RNIUVDRO_Y;
wire [1:1] quotient_RNIUUMDC_S;
wire [1:1] quotient_RNIUUMDC_Y;
wire [30:30] exu_operand_immediate_RNI175RRO_Y;
wire [31:31] exu_alu_operand1_RNI90HUVO_FCO;
wire [31:31] exu_alu_operand1_RNI90HUVO_Y;
wire [29:29] exu_operand_immediate_RNICGKO1O_Y;
wire [28:28] exu_operand_immediate_RNI7B5M7N_Y;
wire [27:27] exu_operand_immediate_RNI48MJDM_Y;
wire [26:26] exu_operand_immediate_RNI377HJL_Y;
wire [25:25] exu_operand_immediate_RNI48OEPK_Y;
wire [24:24] exu_operand_immediate_RNI7B9CVJ_Y;
wire [23:23] exu_operand_immediate_RNICGQ95J_Y;
wire [22:22] exu_operand_immediate_RNIJNB7BI_Y;
wire [21:21] exu_operand_immediate_RNIS0T4HH_Y;
wire [20:20] exu_operand_immediate_RNI7CE2NG_Y;
wire [19:19] exu_operand_immediate_RNIKPVVSF_Y;
wire [18:18] exu_operand_immediate_RNIHOIT2F_Y;
wire [17:17] exu_operand_immediate_RNIGP5R8E_Y;
wire [16:16] exu_operand_immediate_RNIHSOOED_Y;
wire [15:15] exu_operand_immediate_RNIK1CMKC_Y;
wire [14:14] exu_operand_immediate_RNIP8VJQB_Y;
wire [13:13] exu_operand_immediate_RNI0IIH0B_Y;
wire [12:12] exu_operand_immediate_RNI9T5F6A_Y;
wire [11:11] exu_operand_immediate_RNIKAPCC9_Y;
wire [10:10] exu_operand_immediate_RNI1QCAI8_Y;
wire [9:9] exu_operand_immediate_RNIGB08O7_Y;
wire [8:8] exu_operand_immediate_RNIF7JDV6_Y;
wire [7:7] exu_operand_immediate_RNIG56J66_Y;
wire [6:6] exu_operand_immediate_RNIJ5POD5_Y;
wire [5:5] exu_operand_immediate_RNIO7CUK4_Y;
wire [4:4] exu_operand_immediate_RNIVBV3S3_Y;
wire [3:3] exu_operand_immediate_RNI8II933_Y;
wire [2:2] exu_operand_immediate_RNIJQ5FA2_Y;
wire [1:1] exu_operand_immediate_RNI05PKH1_Y;
wire [0:0] exu_operand_gpr_rs2_RNIFHCQO_S;
wire [0:0] exu_operand_gpr_rs2_RNIFHCQO_Y;
wire [30:30] exu_operand_pc_RNIEEH1G8_Y;
wire [31:31] exu_alu_operand0_int_4_RNO_FCO;
wire [31:31] exu_alu_operand0_int_4_RNO_Y;
wire [29:29] exu_operand_pc_RNIN06H78_Y;
wire [28:28] exu_operand_pc_RNIG4S0V7_Y;
wire [27:27] exu_operand_pc_RNIBAIGM7_Y;
wire [26:26] exu_operand_pc_RNI8I80E7_Y;
wire [25:25] exu_operand_pc_RNI7SUF57_Y;
wire [24:24] exu_operand_pc_RNI88LVS6_Y;
wire [23:23] exu_operand_pc_RNIBMBFK6_Y;
wire [22:22] exu_operand_pc_RNIG62VB6_Y;
wire [21:21] exu_operand_pc_RNINOOE36_Y;
wire [20:20] exu_operand_pc_RNI0DFUQ5_Y;
wire [19:19] exu_operand_pc_RNIB36EI5_Y;
wire [18:18] exu_operand_pc_RNI6BUT95_Y;
wire [17:17] exu_operand_pc_RNI3LMD15_Y;
wire [16:16] exu_operand_pc_RNI21FTO4_Y;
wire [15:15] exu_operand_pc_RNI3F7DG4_Y;
wire [14:14] exu_operand_pc_RNI6VVS74_Y;
wire [13:13] exu_operand_pc_RNIBHOCV3_Y;
wire [12:12] exu_operand_pc_RNII5HSM3_Y;
wire [11:11] exu_operand_pc_RNIRR9CE3_Y;
wire [10:10] exu_operand_pc_RNI6K2S53_Y;
wire [9:9] exu_operand_pc_RNIJERBT2_Y;
wire [8:8] exu_operand_pc_RNIGMRVI2_Y;
wire [7:7] exu_operand_pc_RNIF0SJ82_Y;
wire [6:6] exu_operand_pc_RNIGCS7U1_Y;
wire [5:5] exu_operand_pc_RNIJQSRJ1_Y;
wire [4:4] exu_operand_pc_RNIOATF91_Y;
wire [3:3] exu_operand_pc_RNIVST3V_Y;
wire [2:2] exu_operand_pc_RNI8HUNK_Y;
wire [1:1] exu_operand_pc_RNIJ7VBA_S;
wire [1:1] exu_operand_pc_RNIJ7VBA_Y;
wire [64:64] exu_result_reg_int_RNO_Z;
wire [31:0] quotient_RNO_Z;
wire GND ;
wire un1_dividend_cry_62_Z ;
wire un1_next_dividend_0_sqmuxa_Z ;
wire slow_mul_ack_Z ;
wire div_ack_Z ;
wire VCC ;
wire next_dividend_0_sqmuxa_Z ;
wire next_quotient_0_sqmuxa_Z ;
wire un1_next_exu_result_reg_int48_or ;
wire mul_div_cnte ;
wire res_pos_neg_Z ;
wire next_exu_result_reg_int48_Z ;
wire mul_mp_pmux ;
wire un9_next_exu_result_reg_int_i ;
wire \slow_mul.un1_alu_op_sel_int_Z  ;
wire un120_exu_alu_result_i ;
wire un128_exu_alu_result_i ;
wire \div.div_finish_Z  ;
wire \slow_mul.un5_start_slow_mul_Z  ;
wire start_slow_mul ;
wire \slow_mul.un10_mul_mp_Z  ;
wire \slow_mul.un5_mul_mc  ;
wire exu_shifter_places57_Z ;
wire exu_shifter_places58_Z ;
wire next_div_divisor39_Z ;
wire un128_exu_alu_result_cry_0_Z ;
wire un128_exu_alu_result_cry_1_Z ;
wire un128_exu_alu_result_cry_2_Z ;
wire un128_exu_alu_result_cry_3_Z ;
wire un128_exu_alu_result_cry_4_Z ;
wire un128_exu_alu_result_cry_5_Z ;
wire un128_exu_alu_result_cry_6_Z ;
wire un128_exu_alu_result_cry_7_Z ;
wire un128_exu_alu_result_cry_8_Z ;
wire un128_exu_alu_result_cry_9_Z ;
wire un128_exu_alu_result_cry_10_Z ;
wire un128_exu_alu_result_cry_11_Z ;
wire un128_exu_alu_result_cry_12_Z ;
wire un128_exu_alu_result_cry_13_Z ;
wire un128_exu_alu_result_cry_14_Z ;
wire un128_exu_alu_result_cry_15_Z ;
wire un128_exu_alu_result_cry_16_Z ;
wire un128_exu_alu_result_cry_17_Z ;
wire un128_exu_alu_result_cry_18_Z ;
wire un128_exu_alu_result_cry_19_Z ;
wire un128_exu_alu_result_cry_20_Z ;
wire un128_exu_alu_result_cry_21_Z ;
wire un128_exu_alu_result_cry_22_Z ;
wire un128_exu_alu_result_cry_23_Z ;
wire un128_exu_alu_result_cry_24_Z ;
wire un128_exu_alu_result_cry_25_Z ;
wire un128_exu_alu_result_cry_26_Z ;
wire un128_exu_alu_result_cry_27_Z ;
wire un128_exu_alu_result_cry_28_Z ;
wire un128_exu_alu_result_cry_29_Z ;
wire un128_exu_alu_result_cry_30_Z ;
wire un120_exu_alu_result_cry_0_Z ;
wire un120_exu_alu_result_cry_1_Z ;
wire un120_exu_alu_result_cry_2_Z ;
wire un120_exu_alu_result_cry_3_Z ;
wire un120_exu_alu_result_cry_4_Z ;
wire un120_exu_alu_result_cry_5_Z ;
wire un120_exu_alu_result_cry_6_Z ;
wire un120_exu_alu_result_cry_7_Z ;
wire un120_exu_alu_result_cry_8_Z ;
wire un120_exu_alu_result_cry_9_Z ;
wire un120_exu_alu_result_cry_10_Z ;
wire un120_exu_alu_result_cry_11_Z ;
wire un120_exu_alu_result_cry_12_Z ;
wire un120_exu_alu_result_cry_13_Z ;
wire un120_exu_alu_result_cry_14_Z ;
wire un120_exu_alu_result_cry_15_Z ;
wire un120_exu_alu_result_cry_16_Z ;
wire un120_exu_alu_result_cry_17_Z ;
wire un120_exu_alu_result_cry_18_Z ;
wire un120_exu_alu_result_cry_19_Z ;
wire un120_exu_alu_result_cry_20_Z ;
wire un120_exu_alu_result_cry_21_Z ;
wire un120_exu_alu_result_cry_22_Z ;
wire un120_exu_alu_result_cry_23_Z ;
wire un120_exu_alu_result_cry_24_Z ;
wire un120_exu_alu_result_cry_25_Z ;
wire un120_exu_alu_result_cry_26_Z ;
wire un120_exu_alu_result_cry_27_Z ;
wire un120_exu_alu_result_cry_28_Z ;
wire un120_exu_alu_result_cry_29_Z ;
wire un120_exu_alu_result_cry_30_Z ;
wire un1_dividend_cry_0_Z ;
wire un1_dividend_cry_1_Z ;
wire un1_dividend_cry_2_Z ;
wire un1_dividend_cry_3_Z ;
wire un1_dividend_cry_4_Z ;
wire un1_dividend_cry_5_Z ;
wire un1_dividend_cry_6_Z ;
wire un1_dividend_cry_7_Z ;
wire un1_dividend_cry_8_Z ;
wire un1_dividend_cry_9_Z ;
wire un1_dividend_cry_10_Z ;
wire un1_dividend_cry_11_Z ;
wire un1_dividend_cry_12_Z ;
wire un1_dividend_cry_13_Z ;
wire un1_dividend_cry_14_Z ;
wire un1_dividend_cry_15_Z ;
wire un1_dividend_cry_16_Z ;
wire un1_dividend_cry_17_Z ;
wire un1_dividend_cry_18_Z ;
wire un1_dividend_cry_19_Z ;
wire un1_dividend_cry_20_Z ;
wire un1_dividend_cry_21_Z ;
wire un1_dividend_cry_22_Z ;
wire un1_dividend_cry_23_Z ;
wire un1_dividend_cry_24_Z ;
wire un1_dividend_cry_25_Z ;
wire un1_dividend_cry_26_Z ;
wire un1_dividend_cry_27_Z ;
wire un1_dividend_cry_28_Z ;
wire un1_dividend_cry_29_Z ;
wire un1_dividend_cry_30_Z ;
wire un1_dividend_cry_31_Z ;
wire un1_dividend_cry_32_Z ;
wire un1_dividend_cry_33_Z ;
wire un1_dividend_cry_34_Z ;
wire un1_dividend_cry_35_Z ;
wire un1_dividend_cry_36_Z ;
wire un1_dividend_cry_37_Z ;
wire un1_dividend_cry_38_Z ;
wire un1_dividend_cry_39_Z ;
wire un1_dividend_cry_40_Z ;
wire un1_dividend_cry_41_Z ;
wire un1_dividend_cry_42_Z ;
wire un1_dividend_cry_43_Z ;
wire un1_dividend_cry_44_Z ;
wire un1_dividend_cry_45_Z ;
wire un1_dividend_cry_46_Z ;
wire un1_dividend_cry_47_Z ;
wire un1_dividend_cry_48_Z ;
wire un1_dividend_cry_49_Z ;
wire un1_dividend_cry_50_Z ;
wire un1_dividend_cry_51_Z ;
wire un1_dividend_cry_52_Z ;
wire un1_dividend_cry_53_Z ;
wire un1_dividend_cry_54_Z ;
wire un1_dividend_cry_55_Z ;
wire un1_dividend_cry_56_Z ;
wire un1_dividend_cry_57_Z ;
wire un1_dividend_cry_58_Z ;
wire un1_dividend_cry_59_Z ;
wire un1_dividend_cry_60_Z ;
wire un1_dividend_cry_61_Z ;
wire slow_mul_ack_RNIURHIJ_Z ;
wire exu_alu_result_int ;
wire un1_next_div_divisor39_inv_1_Z ;
wire N_1218 ;
wire N_1217 ;
wire N_1216 ;
wire N_1215 ;
wire N_1214 ;
wire N_1213 ;
wire N_1212 ;
wire N_1211 ;
wire N_1209 ;
wire N_1208 ;
wire N_1207 ;
wire N_1205 ;
wire N_1203 ;
wire N_1202 ;
wire N_1201 ;
wire N_1200 ;
wire N_1199 ;
wire N_1198 ;
wire N_1197 ;
wire N_1196 ;
wire N_1195 ;
wire N_1193 ;
wire N_1192 ;
wire N_1191 ;
wire N_1189 ;
wire N_152 ;
wire N_153 ;
wire N_154 ;
wire N_155 ;
wire N_176 ;
wire un6_exu_alu_result ;
wire exu_result_reg_valid_2_Z ;
wire next_res_pos_neg_3_Z ;
wire N_72 ;
wire N_340 ;
wire N_338 ;
wire N_302 ;
wire N_432 ;
wire N_300 ;
wire N_482 ;
wire N_525 ;
wire N_700 ;
wire N_679 ;
wire N_962 ;
wire N_970 ;
wire N_458 ;
wire N_1033 ;
wire N_630 ;
wire N_1498 ;
wire N_2018 ;
wire N_2525 ;
wire N_1026 ;
wire N_2524 ;
wire \div.un17_start_div  ;
wire N_187 ;
wire exu_alu_result191 ;
wire exu_alu_result192 ;
wire exu_alu_result193 ;
wire exu_alu_result194 ;
wire exu_alu_result196 ;
wire un3_alu_op_sel_int_2 ;
wire N_180 ;
wire exu_alu_operand0_int_sn_N_10_mux ;
wire exu_result_sn_N_6_mux ;
wire exu_mux_result34_Z ;
wire N_1289 ;
wire next_exu_result_reg_int_sn_N_2 ;
wire N_1279 ;
wire N_1265 ;
wire N_1264 ;
wire N_1261 ;
wire un6_next_div_divisor_Z ;
wire N_742 ;
wire N_753 ;
wire N_735 ;
wire N_732 ;
wire N_408 ;
wire N_94 ;
wire N_32 ;
wire exu_alu_result195 ;
wire \div.un11_start_div_Z  ;
wire \div.un5_div_result_Z  ;
wire exu_shifter_places_sn_N_2 ;
wire exu_shifter_places_valid ;
wire exu_shifter_operand_valid ;
wire addr_shift_bits_valid_Z ;
wire N_1688 ;
wire N_1716 ;
wire exu_alu_operand1_valid ;
wire un1_exu_mux_result27_1_Z ;
wire N_389 ;
wire N_23 ;
wire N_29 ;
wire N_91 ;
wire N_27 ;
wire N_25 ;
wire N_518 ;
wire N_955 ;
wire N_459 ;
wire N_987 ;
wire N_1355 ;
wire N_1387 ;
wire N_1515 ;
wire N_1115 ;
wire N_1547 ;
wire N_1494 ;
wire N_777 ;
wire N_1894 ;
wire N_763 ;
wire N_2494 ;
wire N_3035 ;
wire N_811 ;
wire N_828 ;
wire N_1118 ;
wire N_1502 ;
wire N_1701 ;
wire N_800 ;
wire N_1291 ;
wire N_1703 ;
wire N_686 ;
wire N_1107 ;
wire N_543 ;
wire N_353 ;
wire N_529 ;
wire N_31 ;
wire start_div_Z ;
wire \div.un11_start_div_1_Z  ;
wire N_1615 ;
wire exu_alu_operand0_int_sn_N_9 ;
wire N_202 ;
wire mul_mp_sn_N_6_mux ;
wire N_277 ;
wire N_270 ;
wire N_972 ;
wire N_460 ;
wire N_1484 ;
wire N_672 ;
wire N_1452 ;
wire N_1492 ;
wire N_838 ;
wire N_1500 ;
wire N_2492 ;
wire N_2529 ;
wire N_2528 ;
wire N_1278 ;
wire N_1267 ;
wire exu_alu_operand0_valid ;
wire mul_mp_e2_Z ;
wire un22_next_quotient_2 ;
wire N_291 ;
wire N_191 ;
wire N_186 ;
wire N_185 ;
wire N_181 ;
wire N_179 ;
wire N_169_i ;
wire N_167_i ;
wire N_150_i ;
wire N_148_i ;
wire un18_next_quotient_2 ;
wire un29_next_quotient_2 ;
wire N_71 ;
wire N_693 ;
wire N_455 ;
wire N_430 ;
wire N_93 ;
wire N_515 ;
wire N_351 ;
wire N_349 ;
wire N_704 ;
wire N_532 ;
wire N_557 ;
wire N_546 ;
wire N_560 ;
wire N_711 ;
wire N_690 ;
wire N_343 ;
wire N_341 ;
wire N_347 ;
wire N_345 ;
wire N_707 ;
wire N_714 ;
wire N_725 ;
wire N_728 ;
wire N_73 ;
wire N_1030 ;
wire N_1032 ;
wire N_1098 ;
wire N_1102 ;
wire N_655 ;
wire N_1100 ;
wire N_616 ;
wire N_1106 ;
wire N_1110 ;
wire N_644 ;
wire N_1104 ;
wire N_1034 ;
wire N_1092 ;
wire N_69 ;
wire N_337 ;
wire N_1119 ;
wire N_1503 ;
wire N_1499 ;
wire N_784 ;
wire N_1706 ;
wire N_454 ;
wire N_453 ;
wire lsu_align_result_95_2_1_1 ;
wire N_2887 ;
wire N_1611 ;
wire N_2888 ;
wire N_1612 ;
wire N_401 ;
wire N_1029 ;
wire N_1095 ;
wire N_322 ;
wire N_30 ;
wire N_92 ;
wire N_536 ;
wire N_550 ;
wire N_24 ;
wire N_354 ;
wire N_539 ;
wire N_564 ;
wire N_352 ;
wire N_553 ;
wire N_697 ;
wire N_350 ;
wire N_567 ;
wire N_718 ;
wire N_1099 ;
wire N_609 ;
wire N_1103 ;
wire N_623 ;
wire N_348 ;
wire N_78 ;
wire N_346 ;
wire N_721 ;
wire N_344 ;
wire N_342 ;
wire N_756 ;
wire N_770 ;
wire N_1388 ;
wire N_1548 ;
wire N_1516 ;
wire N_1260 ;
wire N_1356 ;
wire N_1292 ;
wire N_2491 ;
wire N_2495 ;
wire N_3039 ;
wire N_1923 ;
wire N_908 ;
wire N_3027 ;
wire lsu_align_result_85_u_1_1 ;
wire N_1504 ;
wire lsu_align_result_95_2_5_1 ;
wire N_648 ;
wire N_1101 ;
wire N_637 ;
wire N_1105 ;
wire N_1035 ;
wire N_665 ;
wire N_798 ;
wire N_1116 ;
wire N_818 ;
wire N_2078 ;
wire N_2079 ;
wire N_1489 ;
wire N_3036 ;
wire N_2496 ;
wire N_3040 ;
wire N_905 ;
wire N_3026 ;
wire N_1490 ;
wire N_1801 ;
wire N_1505 ;
wire N_1501 ;
wire N_831 ;
wire N_452 ;
wire N_791 ;
wire N_2493 ;
wire N_3037 ;
wire N_3038 ;
wire N_3041 ;
wire N_1256 ;
wire N_1257 ;
wire N_1258 ;
wire N_1262 ;
wire N_1263 ;
wire N_1266 ;
wire N_1268 ;
wire N_1269 ;
wire N_1270 ;
wire N_1271 ;
wire N_1272 ;
wire N_1273 ;
wire N_1274 ;
wire N_1275 ;
wire N_1276 ;
wire N_1277 ;
wire N_1280 ;
wire N_1281 ;
wire N_1282 ;
wire N_1283 ;
wire N_1284 ;
wire N_1285 ;
wire N_1286 ;
wire N_1287 ;
wire N_1288 ;
wire N_1434 ;
wire N_1470 ;
wire N_1648 ;
wire un16_next_quotient_1_Z ;
wire un41_next_quotient_2_Z ;
wire un17_next_quotient_1_Z ;
wire un21_next_quotient_2_Z ;
wire un28_next_quotient_2_Z ;
wire un20_next_quotient_1_Z ;
wire un21_next_quotient_1_Z ;
wire un16_next_quotient_2_Z ;
wire N_2519 ;
wire N_2545 ;
wire N_1477 ;
wire N_2544 ;
wire N_2543 ;
wire N_2542 ;
wire N_2541 ;
wire N_2540 ;
wire N_2539 ;
wire N_1478 ;
wire N_2538 ;
wire N_2537 ;
wire N_1488 ;
wire N_2536 ;
wire N_2535 ;
wire N_1487 ;
wire N_2534 ;
wire N_2533 ;
wire N_1486 ;
wire N_2532 ;
wire N_2531 ;
wire N_1485 ;
wire N_2530 ;
wire N_2527 ;
wire N_1483 ;
wire N_2526 ;
wire N_2523 ;
wire N_2522 ;
wire N_2521 ;
wire N_2520 ;
wire N_1955 ;
wire N_456 ;
wire N_457 ;
wire N_433 ;
wire N_964 ;
wire N_965 ;
wire N_966 ;
wire N_967 ;
wire N_968 ;
wire N_969 ;
wire N_971 ;
wire N_973 ;
wire N_974 ;
wire N_975 ;
wire N_976 ;
wire N_977 ;
wire N_978 ;
wire N_979 ;
wire N_980 ;
wire N_981 ;
wire N_982 ;
wire N_983 ;
wire N_984 ;
wire N_985 ;
wire N_986 ;
wire N_988 ;
wire N_989 ;
wire N_990 ;
wire N_991 ;
wire N_992 ;
wire N_993 ;
wire N_1497 ;
wire N_1496 ;
wire N_1495 ;
wire N_1493 ;
wire N_1259 ;
wire N_1164 ;
wire N_1163 ;
wire N_1132 ;
wire N_1131 ;
wire N_1068 ;
wire N_1067 ;
wire N_1036 ;
wire N_1031 ;
wire N_961 ;
wire N_480 ;
wire N_960 ;
wire N_479 ;
wire N_959 ;
wire N_958 ;
wire N_957 ;
wire N_956 ;
wire N_474 ;
wire N_954 ;
wire N_473 ;
wire N_953 ;
wire N_472 ;
wire N_952 ;
wire N_471 ;
wire N_951 ;
wire N_470 ;
wire N_950 ;
wire N_469 ;
wire N_949 ;
wire N_468 ;
wire N_948 ;
wire N_465 ;
wire N_464 ;
wire N_463 ;
wire N_462 ;
wire N_461 ;
wire N_339 ;
wire N_26 ;
wire N_28 ;
wire slow_mul_ack_RNI6I7RD_0_Z ;
wire un23_mulh_mc_0_cry_1 ;
wire un23_mulh_mc_0_cry_2 ;
wire un23_mulh_mc_0_cry_3 ;
wire un23_mulh_mc_0_cry_4 ;
wire un23_mulh_mc_0_cry_5 ;
wire un23_mulh_mc_0_cry_6 ;
wire un23_mulh_mc_0_cry_7 ;
wire un23_mulh_mc_0_cry_8 ;
wire un23_mulh_mc_0_cry_9 ;
wire un23_mulh_mc_0_cry_10 ;
wire un23_mulh_mc_0_cry_11 ;
wire un23_mulh_mc_0_cry_12 ;
wire un23_mulh_mc_0_cry_13 ;
wire un23_mulh_mc_0_cry_14 ;
wire un23_mulh_mc_0_cry_15 ;
wire un23_mulh_mc_0_cry_16 ;
wire un23_mulh_mc_0_cry_17 ;
wire un23_mulh_mc_0_cry_18 ;
wire un23_mulh_mc_0_cry_19 ;
wire un23_mulh_mc_0_cry_20 ;
wire un23_mulh_mc_0_cry_21 ;
wire un23_mulh_mc_0_cry_22 ;
wire un23_mulh_mc_0_cry_23 ;
wire un23_mulh_mc_0_cry_24 ;
wire un23_mulh_mc_0_cry_25 ;
wire un23_mulh_mc_0_cry_26 ;
wire un23_mulh_mc_0_cry_27 ;
wire un23_mulh_mc_0_cry_28 ;
wire un23_mulh_mc_0_cry_29 ;
wire un16_next_div_divisor_1_cry_1 ;
wire un16_next_div_divisor_1_cry_2 ;
wire un16_next_div_divisor_1_cry_3 ;
wire un16_next_div_divisor_1_axb_4 ;
wire un16_next_div_divisor_1_cry_4 ;
wire un16_next_div_divisor_1_cry_5 ;
wire un16_next_div_divisor_1_cry_6 ;
wire un16_next_div_divisor_1_cry_7 ;
wire un16_next_div_divisor_1_cry_8 ;
wire un16_next_div_divisor_1_cry_9 ;
wire un16_next_div_divisor_1_cry_10 ;
wire un16_next_div_divisor_1_cry_11 ;
wire un16_next_div_divisor_1_cry_12 ;
wire un16_next_div_divisor_1_cry_13 ;
wire un16_next_div_divisor_1_axb_14 ;
wire un16_next_div_divisor_1_cry_14 ;
wire un16_next_div_divisor_1_cry_15 ;
wire un16_next_div_divisor_1_cry_16 ;
wire un16_next_div_divisor_1_cry_17 ;
wire un16_next_div_divisor_1_cry_18 ;
wire un16_next_div_divisor_1_cry_19 ;
wire un16_next_div_divisor_1_cry_20 ;
wire un16_next_div_divisor_1_cry_21 ;
wire un16_next_div_divisor_1_cry_22 ;
wire un16_next_div_divisor_1_axb_23 ;
wire un16_next_div_divisor_1_cry_23 ;
wire un16_next_div_divisor_1_cry_24 ;
wire un16_next_div_divisor_1_cry_25 ;
wire un16_next_div_divisor_1_cry_26 ;
wire un16_next_div_divisor_1_cry_27 ;
wire un16_next_div_divisor_1_cry_28 ;
wire un16_next_div_divisor_1_cry_29 ;
wire un16_next_div_divisor_1_cry_30 ;
wire exu_alu_result_int_cry_0_Z ;
wire exu_alu_result_int_cry_1_Z ;
wire exu_alu_result_int_cry_2_Z ;
wire exu_alu_result_int_cry_3_Z ;
wire exu_alu_result_int_cry_4_Z ;
wire exu_alu_result_int_cry_5_Z ;
wire exu_alu_result_int_cry_6_Z ;
wire exu_alu_result_int_cry_7_Z ;
wire exu_alu_result_int_cry_8_Z ;
wire exu_alu_result_int_cry_9_Z ;
wire exu_alu_result_int_cry_10_Z ;
wire exu_alu_result_int_cry_11_Z ;
wire exu_alu_result_int_cry_12_Z ;
wire exu_alu_result_int_cry_13_Z ;
wire exu_alu_result_int_cry_14_Z ;
wire exu_alu_result_int_cry_15_Z ;
wire exu_alu_result_int_cry_16_Z ;
wire exu_alu_result_int_cry_17_Z ;
wire exu_alu_result_int_cry_18_Z ;
wire exu_alu_result_int_cry_19_Z ;
wire exu_alu_result_int_cry_20_Z ;
wire exu_alu_result_int_cry_21_Z ;
wire exu_alu_result_int_cry_22_Z ;
wire exu_alu_result_int_cry_23_Z ;
wire exu_alu_result_int_cry_24_Z ;
wire exu_alu_result_int_cry_25_Z ;
wire exu_alu_result_int_cry_26_Z ;
wire exu_alu_result_int_cry_27_Z ;
wire exu_alu_result_int_cry_28_Z ;
wire exu_alu_result_int_cry_29_Z ;
wire exu_alu_result_int_cry_30_Z ;
wire exu_alu_result_int_cry_31_Z ;
wire un1_div_result_1_cry_1 ;
wire un1_div_result_1_cry_2 ;
wire un1_div_result_1_cry_3 ;
wire un1_div_result_1_cry_4 ;
wire un1_div_result_1_cry_5 ;
wire un1_div_result_1_cry_6 ;
wire un1_div_result_1_cry_7 ;
wire un1_div_result_1_cry_8 ;
wire un1_div_result_1_cry_9 ;
wire un1_div_result_1_cry_10 ;
wire un1_div_result_1_cry_11 ;
wire un1_div_result_1_cry_12 ;
wire un1_div_result_1_cry_13 ;
wire un1_div_result_1_cry_14 ;
wire un1_div_result_1_cry_15 ;
wire un1_div_result_1_cry_16 ;
wire un1_div_result_1_cry_17 ;
wire un1_div_result_1_cry_18 ;
wire un1_div_result_1_cry_19 ;
wire un1_div_result_1_cry_20 ;
wire un1_div_result_1_cry_21 ;
wire un1_div_result_1_cry_22 ;
wire un1_div_result_1_cry_23 ;
wire un1_div_result_1_cry_24 ;
wire un1_div_result_1_cry_25 ;
wire un1_div_result_1_cry_26 ;
wire un1_div_result_1_cry_27 ;
wire un1_div_result_1_cry_28 ;
wire un1_div_result_1_cry_29 ;
wire un6_exu_alu_result_cry_1_S ;
wire un6_exu_alu_result_cry_2_S ;
wire un6_exu_alu_result_cry_3_S ;
wire un6_exu_alu_result_cry_4_S ;
wire un6_exu_alu_result_cry_5_S ;
wire un6_exu_alu_result_cry_6_S ;
wire un6_exu_alu_result_cry_7_S ;
wire un6_exu_alu_result_cry_8_S ;
wire un6_exu_alu_result_cry_9_S ;
wire un6_exu_alu_result_cry_10_S ;
wire un6_exu_alu_result_cry_11_S ;
wire un6_exu_alu_result_cry_12_S ;
wire un6_exu_alu_result_cry_13_S ;
wire un6_exu_alu_result_cry_14_S ;
wire un6_exu_alu_result_cry_15_S ;
wire un6_exu_alu_result_cry_16_S ;
wire un6_exu_alu_result_cry_17_S ;
wire un6_exu_alu_result_cry_18_S ;
wire un6_exu_alu_result_cry_19_S ;
wire un6_exu_alu_result_cry_20_S ;
wire un6_exu_alu_result_cry_21_S ;
wire un6_exu_alu_result_cry_22_S ;
wire un6_exu_alu_result_cry_23_S ;
wire un6_exu_alu_result_cry_24_S ;
wire un6_exu_alu_result_cry_25_S ;
wire un6_exu_alu_result_cry_26_S ;
wire un6_exu_alu_result_cry_27_S ;
wire un6_exu_alu_result_cry_28_S ;
wire un6_exu_alu_result_cry_29_S ;
wire un6_exu_alu_result_cry_30_S ;
wire un6_exu_alu_result_s_31_S ;
wire un6_exu_alu_result_cry_0_Z ;
wire un6_exu_alu_result_cry_1_Z ;
wire un6_exu_alu_result_cry_2_Z ;
wire un6_exu_alu_result_cry_3_Z ;
wire un6_exu_alu_result_cry_4_Z ;
wire un6_exu_alu_result_cry_5_Z ;
wire un6_exu_alu_result_cry_6_Z ;
wire un6_exu_alu_result_cry_7_Z ;
wire un6_exu_alu_result_cry_8_Z ;
wire un6_exu_alu_result_cry_9_Z ;
wire un6_exu_alu_result_cry_10_Z ;
wire un6_exu_alu_result_cry_11_Z ;
wire un6_exu_alu_result_cry_12_Z ;
wire un6_exu_alu_result_cry_13_Z ;
wire un6_exu_alu_result_cry_14_Z ;
wire un6_exu_alu_result_cry_15_Z ;
wire un6_exu_alu_result_cry_16_Z ;
wire un6_exu_alu_result_cry_17_Z ;
wire un6_exu_alu_result_cry_18_Z ;
wire un6_exu_alu_result_cry_19_Z ;
wire un6_exu_alu_result_cry_20_Z ;
wire un6_exu_alu_result_cry_21_Z ;
wire un6_exu_alu_result_cry_22_Z ;
wire un6_exu_alu_result_cry_23_Z ;
wire un6_exu_alu_result_cry_24_Z ;
wire un6_exu_alu_result_cry_25_Z ;
wire un6_exu_alu_result_cry_26_Z ;
wire un6_exu_alu_result_cry_27_Z ;
wire un6_exu_alu_result_cry_28_Z ;
wire un6_exu_alu_result_cry_29_Z ;
wire un6_exu_alu_result_cry_30_Z ;
wire exu_alu_result194_0_a2_1_a2_0 ;
wire exu_alu_result192_0_a2_0_a2_0 ;
wire exu_alu_result193_0_a2_3_a2_0_Z ;
wire exu_alu_result_iv_0_0_6_0_N_4 ;
wire exu_alu_result_iv_0_0_5_0_N_8 ;
wire next_dividend_cry_0 ;
wire next_dividend_cry_1 ;
wire next_dividend_cry_2 ;
wire next_dividend_cry_3 ;
wire next_dividend_cry_4 ;
wire next_dividend_cry_5 ;
wire next_dividend_cry_6 ;
wire next_dividend_cry_7 ;
wire next_dividend_cry_8 ;
wire next_dividend_cry_9 ;
wire next_dividend_cry_10 ;
wire next_dividend_cry_11 ;
wire next_dividend_cry_12 ;
wire next_dividend_cry_13 ;
wire next_dividend_cry_14 ;
wire next_dividend_cry_15 ;
wire next_dividend_cry_16 ;
wire next_dividend_cry_17 ;
wire next_dividend_cry_18 ;
wire next_dividend_cry_19 ;
wire next_dividend_cry_20 ;
wire next_dividend_cry_21 ;
wire next_dividend_cry_22 ;
wire next_dividend_cry_23 ;
wire next_dividend_cry_24 ;
wire next_dividend_cry_25 ;
wire next_dividend_cry_26 ;
wire next_dividend_cry_27 ;
wire next_dividend_cry_28 ;
wire next_dividend_cry_29 ;
wire next_dividend_cry_30 ;
wire start_slow_mul_a1_0_Z ;
wire un15_next_res_pos_neg_16_Z ;
wire un15_next_res_pos_neg_17_Z ;
wire un15_next_res_pos_neg_18_Z ;
wire un15_next_res_pos_neg_19_Z ;
wire un15_next_res_pos_neg_20_Z ;
wire un15_next_res_pos_neg_21_Z ;
wire un15_next_res_pos_neg_22_Z ;
wire un15_next_res_pos_neg_23_Z ;
wire un15_next_res_pos_neg_28_Z ;
wire un15_next_res_pos_neg_29_Z ;
wire un7_next_res_pos_neg_0_Z ;
wire \slow_mul.un1_exu_mux_result_valid_sel_m_1  ;
wire un1_exu_alu_result212_3_i_0_a2_1_0_Z ;
wire un1_exu_alu_result212_3_i_0_a2_0 ;
wire un1_exu_alu_result212_3_i_0_0_Z ;
wire exu_result_valid_iv_0_Z ;
wire exu_result_valid_iv_1_Z ;
wire N_145_i ;
wire N_147_i ;
wire N_151_i ;
wire N_149_i ;
wire un1_next_div_divisor39_inv_1_i ;
wire N_2481_i ;
wire N_2480_i ;
wire N_2479_i ;
wire N_2478_i ;
wire un1_next_div_divisor41_i ;
wire N_2264_i ;
wire N_155_i ;
wire N_2073_i ;
wire N_2076_i ;
wire N_2075_i ;
wire N_2074_i ;
wire N_1289_1 ;
wire exu_shifter_places_valid_1 ;
wire N_1625_1 ;
wire N_1625_2 ;
wire N_1632_1 ;
wire N_1632_2 ;
wire N_1631_1 ;
wire N_1631_2 ;
wire N_1624_1 ;
wire N_1624_2 ;
wire N_1623_1 ;
wire N_1623_2 ;
wire N_1470_1 ;
wire N_1627_1 ;
wire N_1627_2 ;
wire N_1635_1 ;
wire N_1635_2 ;
wire N_1621_1 ;
wire N_1621_2 ;
wire N_1622_1 ;
wire N_1622_2 ;
wire N_1620_1 ;
wire N_1620_2 ;
wire N_1636_1 ;
wire N_1636_2 ;
wire N_1633_1 ;
wire N_1633_2 ;
wire N_1630_1 ;
wire N_1630_2 ;
wire N_1626_1 ;
wire N_1626_2 ;
wire N_1634_1 ;
wire N_1634_2 ;
wire N_1641_1 ;
wire N_1641_2 ;
wire N_1637_1 ;
wire N_1637_2 ;
wire N_1642_1 ;
wire N_1642_2 ;
wire N_1629_1 ;
wire N_1629_2 ;
wire N_1647_1 ;
wire N_1647_2 ;
wire N_1639_1 ;
wire N_1639_2 ;
wire N_1638_1 ;
wire N_1638_2 ;
wire N_1646_1 ;
wire N_1646_2 ;
wire N_1628_1 ;
wire N_1628_2 ;
wire N_1645_1 ;
wire N_1645_2 ;
wire N_1643_1 ;
wire N_1643_2 ;
wire N_1644_1 ;
wire N_1644_2 ;
wire N_1092_1 ;
wire N_1618_1 ;
wire N_1618_2 ;
wire N_1619_1 ;
wire N_1619_2 ;
wire N_401_1 ;
wire N_430_1 ;
wire N_1701_1 ;
wire N_408_1 ;
wire N_777_2 ;
wire N_1703_2 ;
wire N_581_1 ;
wire N_581_2 ;
wire N_811_1 ;
wire N_637_2 ;
wire N_798_2 ;
wire N_644_2 ;
wire lsu_align_result_54_u_1_1_Z ;
wire lsu_align_result_54_u_2_1_Z ;
wire N_818_1 ;
wire N_490_1 ;
wire N_490_2 ;
wire N_686_2 ;
wire N_651_1 ;
wire N_651_2 ;
wire N_679_2 ;
wire N_1482_1 ;
wire N_1482_2 ;
wire N_770_2 ;
wire N_418_1 ;
wire N_418_2 ;
wire N_978_1 ;
wire N_1479_1 ;
wire N_1479_2 ;
wire N_475_1 ;
wire N_475_2 ;
wire N_1476_1 ;
wire N_1476_2 ;
wire N_481_1 ;
wire N_481_2 ;
wire N_477_1 ;
wire N_477_2 ;
wire N_478_1 ;
wire N_478_2 ;
wire N_482_1 ;
wire N_476_1 ;
wire N_476_2 ;
wire N_1481_1 ;
wire N_1481_2 ;
wire N_979_1 ;
wire N_1475_1 ;
wire N_1475_2 ;
wire N_907_1 ;
wire N_907_2 ;
wire N_962_2 ;
wire N_1480_1 ;
wire N_1480_2 ;
wire un1_div_result_1_cry_1_cy ;
wire un16_next_div_divisor_1_cry_1_cy ;
wire un23_mulh_mc_0_cry_1_cy ;
wire exu_alu_result_iv_0_0_5_0_m3_i_a3_1_Z ;
wire next_dividend_axb_31_1_Z ;
wire exu_alu_result_iv_0_0_3_N_2L1_Z ;
wire exu_alu_result_iv_0_0_3_N_3L3_Z ;
wire exu_result_valid_iv_1_0_Z ;
wire N_8_mux ;
wire P5_mux ;
wire start_slow_mul_1_N_3L3_Z ;
wire \slow_mul.un5_start_slow_mul_N_2L1_Z  ;
wire exu_alu_result_iv_0_0_6_N_2L1_Z ;
wire exu_alu_result_iv_0_0_6_N_3L3_Z ;
wire exu_alu_result_iv_0_0_6_N_4L5_Z ;
wire exu_alu_result_iv_0_0_6_N_5L7_Z ;
wire start_slow_mul_1_1 ;
wire mul_mp_pmux_32_1_0_y9 ;
wire mul_mp_pmux_32_1_0_y21 ;
wire mul_mp_pmux_32_1_0_y1 ;
wire mul_mp_pmux_32_1_0_y3 ;
wire mul_mp_pmux_32_1_0_y0 ;
wire mul_mp_pmux_32_1_0_co0 ;
wire mul_mp_pmux_32_1_0_wmux_S ;
wire mul_mp_pmux_32_1_0_co1 ;
wire mul_mp_pmux_32_1_0_wmux_0_S ;
wire mul_mp_pmux_32_1_0_y0_0 ;
wire mul_mp_pmux_32_1_0_co0_0 ;
wire mul_mp_pmux_32_1_0_wmux_1_S ;
wire mul_mp_pmux_32_1_0_co1_0 ;
wire mul_mp_pmux_32_1_0_wmux_2_S ;
wire mul_mp_pmux_32_1_0_y5 ;
wire mul_mp_pmux_32_1_0_y7 ;
wire mul_mp_pmux_32_1_0_y0_1 ;
wire mul_mp_pmux_32_1_0_co0_1 ;
wire mul_mp_pmux_32_1_0_wmux_3_S ;
wire mul_mp_pmux_32_1_0_co1_1 ;
wire mul_mp_pmux_32_1_0_wmux_4_S ;
wire mul_mp_pmux_32_1_0_y0_2 ;
wire mul_mp_pmux_32_1_0_co0_2 ;
wire mul_mp_pmux_32_1_0_wmux_5_S ;
wire mul_mp_pmux_32_1_0_co1_2 ;
wire mul_mp_pmux_32_1_0_wmux_6_S ;
wire mul_mp_pmux_32_1_0_y0_3 ;
wire mul_mp_pmux_32_1_0_co0_3 ;
wire mul_mp_pmux_32_1_0_wmux_7_S ;
wire mul_mp_pmux_32_1_0_co1_3 ;
wire mul_mp_pmux_32_1_0_wmux_8_S ;
wire mul_mp_pmux_32_1_0_wmux_9_Y ;
wire mul_mp_pmux_32_1_0_co0_4 ;
wire mul_mp_pmux_32_1_0_wmux_9_S ;
wire mul_mp_pmux_32_1_0_co1_4 ;
wire mul_mp_pmux_32_1_0_wmux_10_S ;
wire mul_mp_pmux_32_1_0_y1_0 ;
wire mul_mp_pmux_32_1_0_y3_0 ;
wire mul_mp_pmux_32_1_0_y0_4 ;
wire mul_mp_pmux_32_1_0_co0_5 ;
wire mul_mp_pmux_32_1_0_wmux_11_S ;
wire mul_mp_pmux_32_1_0_co1_5 ;
wire mul_mp_pmux_32_1_0_wmux_12_S ;
wire mul_mp_pmux_32_1_0_y0_5 ;
wire mul_mp_pmux_32_1_0_co0_6 ;
wire mul_mp_pmux_32_1_0_wmux_13_S ;
wire mul_mp_pmux_32_1_0_co1_6 ;
wire mul_mp_pmux_32_1_0_wmux_14_S ;
wire mul_mp_pmux_32_1_0_y5_0 ;
wire mul_mp_pmux_32_1_0_y7_0 ;
wire mul_mp_pmux_32_1_0_y0_6 ;
wire mul_mp_pmux_32_1_0_co0_7 ;
wire mul_mp_pmux_32_1_0_wmux_15_S ;
wire mul_mp_pmux_32_1_0_co1_7 ;
wire mul_mp_pmux_32_1_0_wmux_16_S ;
wire mul_mp_pmux_32_1_0_y0_7 ;
wire mul_mp_pmux_32_1_0_co0_8 ;
wire mul_mp_pmux_32_1_0_wmux_17_S ;
wire mul_mp_pmux_32_1_0_co1_8 ;
wire mul_mp_pmux_32_1_0_wmux_18_S ;
wire mul_mp_pmux_32_1_0_y0_8 ;
wire mul_mp_pmux_32_1_0_co0_9 ;
wire mul_mp_pmux_32_1_0_wmux_19_S ;
wire mul_mp_pmux_32_1_0_co1_9 ;
wire mul_mp_pmux_32_1_0_wmux_20_S ;
wire next_dividend_s_0_1571_FCO ;
wire mul_div_cnt_s_1572_FCO ;
wire mul_div_cnt_s_1572_S ;
wire mul_div_cnt_s_1572_Y ;
wire next_dividend_cry_30_0_Y ;
wire next_dividend_s_31_FCO ;
wire next_dividend_s_31_Y ;
wire next_dividend_cry_29_0_Y ;
wire next_dividend_cry_28_0_Y ;
wire next_dividend_cry_27_0_Y ;
wire next_dividend_cry_26_0_Y ;
wire next_dividend_cry_25_0_Y ;
wire next_dividend_cry_24_0_Y ;
wire next_dividend_cry_23_0_Y ;
wire next_dividend_cry_22_0_Y ;
wire next_dividend_cry_21_0_Y ;
wire next_dividend_cry_20_0_Y ;
wire next_dividend_cry_19_0_Y ;
wire next_dividend_cry_18_0_Y ;
wire next_dividend_cry_17_0_Y ;
wire next_dividend_cry_16_0_Y ;
wire next_dividend_cry_15_0_Y ;
wire next_dividend_cry_14_0_Y ;
wire next_dividend_cry_13_0_Y ;
wire next_dividend_cry_12_0_Y ;
wire next_dividend_cry_11_0_Y ;
wire next_dividend_cry_10_0_Y ;
wire next_dividend_cry_9_0_Y ;
wire next_dividend_cry_8_0_Y ;
wire next_dividend_cry_7_0_Y ;
wire next_dividend_cry_6_0_Y ;
wire next_dividend_cry_5_0_Y ;
wire next_dividend_cry_4_0_Y ;
wire next_dividend_cry_3_0_Y ;
wire next_dividend_cry_2_0_Y ;
wire next_dividend_cry_1_0_Y ;
wire next_dividend_cry_0_0_Y ;
wire next_dividend_s_0_1571_S ;
wire next_dividend_s_0_1571_Y ;
wire un152_exu_alu_result_1_I_45_S ;
wire un152_exu_alu_result_1_I_45_Y ;
wire un152_exu_alu_result_1_I_87_S ;
wire un152_exu_alu_result_1_I_87_Y ;
wire un152_exu_alu_result_1_I_81_S ;
wire un152_exu_alu_result_1_I_81_Y ;
wire un152_exu_alu_result_1_I_69_S ;
wire un152_exu_alu_result_1_I_69_Y ;
wire un152_exu_alu_result_1_I_21_S ;
wire un152_exu_alu_result_1_I_21_Y ;
wire un152_exu_alu_result_1_I_63_S ;
wire un152_exu_alu_result_1_I_63_Y ;
wire un152_exu_alu_result_1_I_57_S ;
wire un152_exu_alu_result_1_I_57_Y ;
wire un152_exu_alu_result_1_I_93_S ;
wire un152_exu_alu_result_1_I_93_Y ;
wire un152_exu_alu_result_1_I_27_S ;
wire un152_exu_alu_result_1_I_27_Y ;
wire un152_exu_alu_result_1_I_39_S ;
wire un152_exu_alu_result_1_I_39_Y ;
wire un152_exu_alu_result_1_I_33_S ;
wire un152_exu_alu_result_1_I_33_Y ;
wire un152_exu_alu_result_1_I_75_S ;
wire un152_exu_alu_result_1_I_75_Y ;
wire un152_exu_alu_result_1_I_51_S ;
wire un152_exu_alu_result_1_I_51_Y ;
wire un152_exu_alu_result_1_I_15_S ;
wire un152_exu_alu_result_1_I_15_Y ;
wire un152_exu_alu_result_1_I_9_S ;
wire un152_exu_alu_result_1_I_9_Y ;
wire un152_exu_alu_result_1_I_1_S ;
wire un152_exu_alu_result_1_I_1_Y ;
wire un128_exu_alu_result_cry_31_S ;
wire un128_exu_alu_result_cry_31_Y ;
wire un128_exu_alu_result_cry_30_S ;
wire un128_exu_alu_result_cry_30_Y ;
wire un128_exu_alu_result_cry_29_S ;
wire un128_exu_alu_result_cry_29_Y ;
wire un128_exu_alu_result_cry_28_S ;
wire un128_exu_alu_result_cry_28_Y ;
wire un128_exu_alu_result_cry_27_S ;
wire un128_exu_alu_result_cry_27_Y ;
wire un128_exu_alu_result_cry_26_S ;
wire un128_exu_alu_result_cry_26_Y ;
wire un128_exu_alu_result_cry_25_S ;
wire un128_exu_alu_result_cry_25_Y ;
wire un128_exu_alu_result_cry_24_S ;
wire un128_exu_alu_result_cry_24_Y ;
wire un128_exu_alu_result_cry_23_S ;
wire un128_exu_alu_result_cry_23_Y ;
wire un128_exu_alu_result_cry_22_S ;
wire un128_exu_alu_result_cry_22_Y ;
wire un128_exu_alu_result_cry_21_S ;
wire un128_exu_alu_result_cry_21_Y ;
wire un128_exu_alu_result_cry_20_S ;
wire un128_exu_alu_result_cry_20_Y ;
wire un128_exu_alu_result_cry_19_S ;
wire un128_exu_alu_result_cry_19_Y ;
wire un128_exu_alu_result_cry_18_S ;
wire un128_exu_alu_result_cry_18_Y ;
wire un128_exu_alu_result_cry_17_S ;
wire un128_exu_alu_result_cry_17_Y ;
wire un128_exu_alu_result_cry_16_S ;
wire un128_exu_alu_result_cry_16_Y ;
wire un128_exu_alu_result_cry_15_S ;
wire un128_exu_alu_result_cry_15_Y ;
wire un128_exu_alu_result_cry_14_S ;
wire un128_exu_alu_result_cry_14_Y ;
wire un128_exu_alu_result_cry_13_S ;
wire un128_exu_alu_result_cry_13_Y ;
wire un128_exu_alu_result_cry_12_S ;
wire un128_exu_alu_result_cry_12_Y ;
wire un128_exu_alu_result_cry_11_S ;
wire un128_exu_alu_result_cry_11_Y ;
wire un128_exu_alu_result_cry_10_S ;
wire un128_exu_alu_result_cry_10_Y ;
wire un128_exu_alu_result_cry_9_S ;
wire un128_exu_alu_result_cry_9_Y ;
wire un128_exu_alu_result_cry_8_S ;
wire un128_exu_alu_result_cry_8_Y ;
wire un128_exu_alu_result_cry_7_S ;
wire un128_exu_alu_result_cry_7_Y ;
wire un128_exu_alu_result_cry_6_S ;
wire un128_exu_alu_result_cry_6_Y ;
wire un128_exu_alu_result_cry_5_S ;
wire un128_exu_alu_result_cry_5_Y ;
wire un128_exu_alu_result_cry_4_S ;
wire un128_exu_alu_result_cry_4_Y ;
wire un128_exu_alu_result_cry_3_S ;
wire un128_exu_alu_result_cry_3_Y ;
wire un128_exu_alu_result_cry_2_S ;
wire un128_exu_alu_result_cry_2_Y ;
wire un128_exu_alu_result_cry_1_S ;
wire un128_exu_alu_result_cry_1_Y ;
wire un128_exu_alu_result_cry_0_S ;
wire un128_exu_alu_result_cry_0_Y ;
wire un120_exu_alu_result_cry_31_S ;
wire un120_exu_alu_result_cry_31_Y ;
wire un120_exu_alu_result_cry_30_S ;
wire un120_exu_alu_result_cry_30_Y ;
wire un120_exu_alu_result_cry_29_S ;
wire un120_exu_alu_result_cry_29_Y ;
wire un120_exu_alu_result_cry_28_S ;
wire un120_exu_alu_result_cry_28_Y ;
wire un120_exu_alu_result_cry_27_S ;
wire un120_exu_alu_result_cry_27_Y ;
wire un120_exu_alu_result_cry_26_S ;
wire un120_exu_alu_result_cry_26_Y ;
wire un120_exu_alu_result_cry_25_S ;
wire un120_exu_alu_result_cry_25_Y ;
wire un120_exu_alu_result_cry_24_S ;
wire un120_exu_alu_result_cry_24_Y ;
wire un120_exu_alu_result_cry_23_S ;
wire un120_exu_alu_result_cry_23_Y ;
wire un120_exu_alu_result_cry_22_S ;
wire un120_exu_alu_result_cry_22_Y ;
wire un120_exu_alu_result_cry_21_S ;
wire un120_exu_alu_result_cry_21_Y ;
wire un120_exu_alu_result_cry_20_S ;
wire un120_exu_alu_result_cry_20_Y ;
wire un120_exu_alu_result_cry_19_S ;
wire un120_exu_alu_result_cry_19_Y ;
wire un120_exu_alu_result_cry_18_S ;
wire un120_exu_alu_result_cry_18_Y ;
wire un120_exu_alu_result_cry_17_S ;
wire un120_exu_alu_result_cry_17_Y ;
wire un120_exu_alu_result_cry_16_S ;
wire un120_exu_alu_result_cry_16_Y ;
wire un120_exu_alu_result_cry_15_S ;
wire un120_exu_alu_result_cry_15_Y ;
wire un120_exu_alu_result_cry_14_S ;
wire un120_exu_alu_result_cry_14_Y ;
wire un120_exu_alu_result_cry_13_S ;
wire un120_exu_alu_result_cry_13_Y ;
wire un120_exu_alu_result_cry_12_S ;
wire un120_exu_alu_result_cry_12_Y ;
wire un120_exu_alu_result_cry_11_S ;
wire un120_exu_alu_result_cry_11_Y ;
wire un120_exu_alu_result_cry_10_S ;
wire un120_exu_alu_result_cry_10_Y ;
wire un120_exu_alu_result_cry_9_S ;
wire un120_exu_alu_result_cry_9_Y ;
wire un120_exu_alu_result_cry_8_S ;
wire un120_exu_alu_result_cry_8_Y ;
wire un120_exu_alu_result_cry_7_S ;
wire un120_exu_alu_result_cry_7_Y ;
wire un120_exu_alu_result_cry_6_S ;
wire un120_exu_alu_result_cry_6_Y ;
wire un120_exu_alu_result_cry_5_S ;
wire un120_exu_alu_result_cry_5_Y ;
wire un120_exu_alu_result_cry_4_S ;
wire un120_exu_alu_result_cry_4_Y ;
wire un120_exu_alu_result_cry_3_S ;
wire un120_exu_alu_result_cry_3_Y ;
wire un120_exu_alu_result_cry_2_S ;
wire un120_exu_alu_result_cry_2_Y ;
wire un120_exu_alu_result_cry_1_S ;
wire un120_exu_alu_result_cry_1_Y ;
wire un120_exu_alu_result_cry_0_S ;
wire un120_exu_alu_result_cry_0_Y ;
wire un1_dividend_cry_62_S ;
wire un1_dividend_cry_62_Y ;
wire un1_dividend_cry_61_S ;
wire un1_dividend_cry_61_Y ;
wire un1_dividend_cry_60_S ;
wire un1_dividend_cry_60_Y ;
wire un1_dividend_cry_59_S ;
wire un1_dividend_cry_59_Y ;
wire un1_dividend_cry_58_S ;
wire un1_dividend_cry_58_Y ;
wire un1_dividend_cry_57_S ;
wire un1_dividend_cry_57_Y ;
wire un1_dividend_cry_56_S ;
wire un1_dividend_cry_56_Y ;
wire un1_dividend_cry_55_S ;
wire un1_dividend_cry_55_Y ;
wire un1_dividend_cry_54_S ;
wire un1_dividend_cry_54_Y ;
wire un1_dividend_cry_53_S ;
wire un1_dividend_cry_53_Y ;
wire un1_dividend_cry_52_S ;
wire un1_dividend_cry_52_Y ;
wire un1_dividend_cry_51_S ;
wire un1_dividend_cry_51_Y ;
wire un1_dividend_cry_50_S ;
wire un1_dividend_cry_50_Y ;
wire un1_dividend_cry_49_S ;
wire un1_dividend_cry_49_Y ;
wire un1_dividend_cry_48_S ;
wire un1_dividend_cry_48_Y ;
wire un1_dividend_cry_47_S ;
wire un1_dividend_cry_47_Y ;
wire un1_dividend_cry_46_S ;
wire un1_dividend_cry_46_Y ;
wire un1_dividend_cry_45_S ;
wire un1_dividend_cry_45_Y ;
wire un1_dividend_cry_44_S ;
wire un1_dividend_cry_44_Y ;
wire un1_dividend_cry_43_S ;
wire un1_dividend_cry_43_Y ;
wire un1_dividend_cry_42_S ;
wire un1_dividend_cry_42_Y ;
wire un1_dividend_cry_41_S ;
wire un1_dividend_cry_41_Y ;
wire un1_dividend_cry_40_S ;
wire un1_dividend_cry_40_Y ;
wire un1_dividend_cry_39_S ;
wire un1_dividend_cry_39_Y ;
wire un1_dividend_cry_38_S ;
wire un1_dividend_cry_38_Y ;
wire un1_dividend_cry_37_S ;
wire un1_dividend_cry_37_Y ;
wire un1_dividend_cry_36_S ;
wire un1_dividend_cry_36_Y ;
wire un1_dividend_cry_35_S ;
wire un1_dividend_cry_35_Y ;
wire un1_dividend_cry_34_S ;
wire un1_dividend_cry_34_Y ;
wire un1_dividend_cry_33_S ;
wire un1_dividend_cry_33_Y ;
wire un1_dividend_cry_32_S ;
wire un1_dividend_cry_32_Y ;
wire un1_dividend_cry_31_S ;
wire un1_dividend_cry_31_Y ;
wire un1_dividend_cry_30_S ;
wire un1_dividend_cry_30_Y ;
wire un1_dividend_cry_29_S ;
wire un1_dividend_cry_29_Y ;
wire un1_dividend_cry_28_S ;
wire un1_dividend_cry_28_Y ;
wire un1_dividend_cry_27_S ;
wire un1_dividend_cry_27_Y ;
wire un1_dividend_cry_26_S ;
wire un1_dividend_cry_26_Y ;
wire un1_dividend_cry_25_S ;
wire un1_dividend_cry_25_Y ;
wire un1_dividend_cry_24_S ;
wire un1_dividend_cry_24_Y ;
wire un1_dividend_cry_23_S ;
wire un1_dividend_cry_23_Y ;
wire un1_dividend_cry_22_S ;
wire un1_dividend_cry_22_Y ;
wire un1_dividend_cry_21_S ;
wire un1_dividend_cry_21_Y ;
wire un1_dividend_cry_20_S ;
wire un1_dividend_cry_20_Y ;
wire un1_dividend_cry_19_S ;
wire un1_dividend_cry_19_Y ;
wire un1_dividend_cry_18_S ;
wire un1_dividend_cry_18_Y ;
wire un1_dividend_cry_17_S ;
wire un1_dividend_cry_17_Y ;
wire un1_dividend_cry_16_S ;
wire un1_dividend_cry_16_Y ;
wire un1_dividend_cry_15_S ;
wire un1_dividend_cry_15_Y ;
wire un1_dividend_cry_14_S ;
wire un1_dividend_cry_14_Y ;
wire un1_dividend_cry_13_S ;
wire un1_dividend_cry_13_Y ;
wire un1_dividend_cry_12_S ;
wire un1_dividend_cry_12_Y ;
wire un1_dividend_cry_11_S ;
wire un1_dividend_cry_11_Y ;
wire un1_dividend_cry_10_S ;
wire un1_dividend_cry_10_Y ;
wire un1_dividend_cry_9_S ;
wire un1_dividend_cry_9_Y ;
wire un1_dividend_cry_8_S ;
wire un1_dividend_cry_8_Y ;
wire un1_dividend_cry_7_S ;
wire un1_dividend_cry_7_Y ;
wire un1_dividend_cry_6_S ;
wire un1_dividend_cry_6_Y ;
wire un1_dividend_cry_5_S ;
wire un1_dividend_cry_5_Y ;
wire un1_dividend_cry_4_S ;
wire un1_dividend_cry_4_Y ;
wire un1_dividend_cry_3_S ;
wire un1_dividend_cry_3_Y ;
wire un1_dividend_cry_2_S ;
wire un1_dividend_cry_2_Y ;
wire un1_dividend_cry_1_S ;
wire un1_dividend_cry_1_Y ;
wire un1_dividend_cry_0_S ;
wire un1_dividend_cry_0_Y ;
wire exu_alu_result_int_cry_31_Y ;
wire exu_alu_result_int_s_32_FCO ;
wire exu_alu_result_int_s_32_Y ;
wire exu_alu_result_int_cry_30_Y ;
wire exu_alu_result_int_cry_29_Y ;
wire exu_alu_result_int_cry_28_Y ;
wire exu_alu_result_int_cry_27_Y ;
wire exu_alu_result_int_cry_26_Y ;
wire exu_alu_result_int_cry_25_Y ;
wire exu_alu_result_int_cry_24_Y ;
wire exu_alu_result_int_cry_23_Y ;
wire exu_alu_result_int_cry_22_Y ;
wire exu_alu_result_int_cry_21_Y ;
wire exu_alu_result_int_cry_20_Y ;
wire exu_alu_result_int_cry_19_Y ;
wire exu_alu_result_int_cry_18_Y ;
wire exu_alu_result_int_cry_17_Y ;
wire exu_alu_result_int_cry_16_Y ;
wire exu_alu_result_int_cry_15_Y ;
wire exu_alu_result_int_cry_14_Y ;
wire exu_alu_result_int_cry_13_Y ;
wire exu_alu_result_int_cry_12_Y ;
wire exu_alu_result_int_cry_11_Y ;
wire exu_alu_result_int_cry_10_Y ;
wire exu_alu_result_int_cry_9_Y ;
wire exu_alu_result_int_cry_8_Y ;
wire exu_alu_result_int_cry_7_Y ;
wire exu_alu_result_int_cry_6_Y ;
wire exu_alu_result_int_cry_5_Y ;
wire exu_alu_result_int_cry_4_Y ;
wire exu_alu_result_int_cry_3_Y ;
wire exu_alu_result_int_cry_2_Y ;
wire exu_alu_result_int_cry_1_Y ;
wire exu_alu_result_int_cry_0_S ;
wire exu_alu_result_int_cry_0_Y ;
wire un6_exu_alu_result_cry_30_Y ;
wire un6_exu_alu_result_s_31_FCO ;
wire un6_exu_alu_result_s_31_Y ;
wire un6_exu_alu_result_cry_29_Y ;
wire un6_exu_alu_result_cry_28_Y ;
wire un6_exu_alu_result_cry_27_Y ;
wire un6_exu_alu_result_cry_26_Y ;
wire un6_exu_alu_result_cry_25_Y ;
wire un6_exu_alu_result_cry_24_Y ;
wire un6_exu_alu_result_cry_23_Y ;
wire un6_exu_alu_result_cry_22_Y ;
wire un6_exu_alu_result_cry_21_Y ;
wire un6_exu_alu_result_cry_20_Y ;
wire un6_exu_alu_result_cry_19_Y ;
wire un6_exu_alu_result_cry_18_Y ;
wire un6_exu_alu_result_cry_17_Y ;
wire un6_exu_alu_result_cry_16_Y ;
wire un6_exu_alu_result_cry_15_Y ;
wire un6_exu_alu_result_cry_14_Y ;
wire un6_exu_alu_result_cry_13_Y ;
wire un6_exu_alu_result_cry_12_Y ;
wire un6_exu_alu_result_cry_11_Y ;
wire un6_exu_alu_result_cry_10_Y ;
wire un6_exu_alu_result_cry_9_Y ;
wire un6_exu_alu_result_cry_8_Y ;
wire un6_exu_alu_result_cry_7_Y ;
wire un6_exu_alu_result_cry_6_Y ;
wire un6_exu_alu_result_cry_5_Y ;
wire un6_exu_alu_result_cry_4_Y ;
wire un6_exu_alu_result_cry_3_Y ;
wire un6_exu_alu_result_cry_2_Y ;
wire un6_exu_alu_result_cry_1_Y ;
wire un6_exu_alu_result_cry_0_S ;
wire un6_exu_alu_result_cry_0_Y ;
wire N_4625_i ;
wire N_4683_i ;
wire N_2785_i ;
wire next_quotient_0_sqmuxa_i ;
  CFG1 un6_exu_alu_result_cry_1_RNO (
	.A(exu_alu_operand1_Z[1]),
	.Y(exu_alu_operand1_i[1])
);
defparam un6_exu_alu_result_cry_1_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_2_RNO (
	.A(exu_alu_operand1_Z[2]),
	.Y(exu_alu_operand1_i[2])
);
defparam un6_exu_alu_result_cry_2_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_3_RNO (
	.A(exu_alu_operand1_Z[3]),
	.Y(exu_alu_operand1_i[3])
);
defparam un6_exu_alu_result_cry_3_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_5_RNO (
	.A(exu_alu_operand1_Z[5]),
	.Y(exu_alu_operand1_i[5])
);
defparam un6_exu_alu_result_cry_5_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_6_RNO (
	.A(exu_alu_operand1_Z[6]),
	.Y(exu_alu_operand1_i[6])
);
defparam un6_exu_alu_result_cry_6_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_7_RNO (
	.A(exu_alu_operand1_Z[7]),
	.Y(exu_alu_operand1_i[7])
);
defparam un6_exu_alu_result_cry_7_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_8_RNO (
	.A(exu_alu_operand1_Z[8]),
	.Y(exu_alu_operand1_i[8])
);
defparam un6_exu_alu_result_cry_8_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_9_RNO (
	.A(exu_alu_operand1_Z[9]),
	.Y(exu_alu_operand1_i[9])
);
defparam un6_exu_alu_result_cry_9_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_10_RNO (
	.A(exu_alu_operand1_Z[10]),
	.Y(exu_alu_operand1_i[10])
);
defparam un6_exu_alu_result_cry_10_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_11_RNO (
	.A(exu_alu_operand1_Z[11]),
	.Y(exu_alu_operand1_i[11])
);
defparam un6_exu_alu_result_cry_11_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_12_RNO (
	.A(exu_alu_operand1_Z[12]),
	.Y(exu_alu_operand1_i[12])
);
defparam un6_exu_alu_result_cry_12_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_13_RNO (
	.A(exu_alu_operand1_Z[13]),
	.Y(exu_alu_operand1_i[13])
);
defparam un6_exu_alu_result_cry_13_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_15_RNO (
	.A(exu_alu_operand1_Z[15]),
	.Y(exu_alu_operand1_i[15])
);
defparam un6_exu_alu_result_cry_15_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_16_RNO (
	.A(exu_alu_operand1_Z[16]),
	.Y(exu_alu_operand1_i[16])
);
defparam un6_exu_alu_result_cry_16_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_17_RNO (
	.A(exu_alu_operand1_Z[17]),
	.Y(exu_alu_operand1_i[17])
);
defparam un6_exu_alu_result_cry_17_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_18_RNO (
	.A(exu_alu_operand1_Z[18]),
	.Y(exu_alu_operand1_i[18])
);
defparam un6_exu_alu_result_cry_18_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_19_RNO (
	.A(exu_alu_operand1_Z[19]),
	.Y(exu_alu_operand1_i[19])
);
defparam un6_exu_alu_result_cry_19_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_20_RNO (
	.A(exu_alu_operand1_Z[20]),
	.Y(exu_alu_operand1_i[20])
);
defparam un6_exu_alu_result_cry_20_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_21_RNO (
	.A(exu_alu_operand1_Z[21]),
	.Y(exu_alu_operand1_i[21])
);
defparam un6_exu_alu_result_cry_21_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_22_RNO (
	.A(exu_alu_operand1_Z[22]),
	.Y(exu_alu_operand1_i[22])
);
defparam un6_exu_alu_result_cry_22_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_24_RNO (
	.A(exu_alu_operand1_Z[24]),
	.Y(exu_alu_operand1_i[24])
);
defparam un6_exu_alu_result_cry_24_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_25_RNO (
	.A(exu_alu_operand1_Z[25]),
	.Y(exu_alu_operand1_i[25])
);
defparam un6_exu_alu_result_cry_25_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_26_RNO (
	.A(exu_alu_operand1_Z[26]),
	.Y(exu_alu_operand1_i[26])
);
defparam un6_exu_alu_result_cry_26_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_27_RNO (
	.A(exu_alu_operand1_Z[27]),
	.Y(exu_alu_operand1_i[27])
);
defparam un6_exu_alu_result_cry_27_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_28_RNO (
	.A(exu_alu_operand1_Z[28]),
	.Y(exu_alu_operand1_i[28])
);
defparam un6_exu_alu_result_cry_28_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_29_RNO (
	.A(exu_alu_operand1_Z[29]),
	.Y(exu_alu_operand1_i[29])
);
defparam un6_exu_alu_result_cry_29_RNO.INIT=2'h1;
  CFG1 un6_exu_alu_result_cry_30_RNO (
	.A(exu_alu_operand1_Z[30]),
	.Y(exu_alu_operand1_i[30])
);
defparam un6_exu_alu_result_cry_30_RNO.INIT=2'h1;
  CFG1 un128_exu_alu_result_cry_31_RNO (
	.A(exu_alu_operand1_Z[31]),
	.Y(exu_alu_operand1_i[31])
);
defparam un128_exu_alu_result_cry_31_RNO.INIT=2'h1;
  CFG1 \exu_result_reg_int_RNO_0[64]  (
	.A(slow_mul_ack_RNI6I7RD_0_Z),
	.Y(N_2785_i)
);
defparam \exu_result_reg_int_RNO_0[64] .INIT=2'h1;
  CFG1 next_quotient_0_sqmuxa_RNI442G3 (
	.A(next_quotient_0_sqmuxa_Z),
	.Y(next_quotient_0_sqmuxa_i)
);
defparam next_quotient_0_sqmuxa_RNI442G3.INIT=2'h1;
// @29:11473
  SLE \quotient[31]  (
	.Q(quotient_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[31]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[31]  (
	.A(quotientce_Z[31]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[31])
);
defparam \quotient_RNO[31] .INIT=4'hE;
// @29:11473
  SLE \quotient[30]  (
	.Q(quotient_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[30]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[30]  (
	.A(quotientce_Z[30]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[30])
);
defparam \quotient_RNO[30] .INIT=4'hE;
// @29:11473
  SLE \quotient[29]  (
	.Q(quotient_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[29]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[29]  (
	.A(quotientce_Z[29]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[29])
);
defparam \quotient_RNO[29] .INIT=4'hE;
// @29:11473
  SLE \quotient[28]  (
	.Q(quotient_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[28]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[28]  (
	.A(quotientce_Z[28]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[28])
);
defparam \quotient_RNO[28] .INIT=4'hE;
// @29:11473
  SLE \quotient[27]  (
	.Q(quotient_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[27]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[27]  (
	.A(quotientce_Z[27]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[27])
);
defparam \quotient_RNO[27] .INIT=4'hE;
// @29:11473
  SLE \quotient[26]  (
	.Q(quotient_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[26]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[26]  (
	.A(quotientce_Z[26]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[26])
);
defparam \quotient_RNO[26] .INIT=4'hE;
// @29:11473
  SLE \quotient[25]  (
	.Q(quotient_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[25]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[25]  (
	.A(quotientce_Z[25]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[25])
);
defparam \quotient_RNO[25] .INIT=4'hE;
// @29:11473
  SLE \quotient[24]  (
	.Q(quotient_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[24]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[24]  (
	.A(quotientce_Z[24]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[24])
);
defparam \quotient_RNO[24] .INIT=4'hE;
// @29:11473
  SLE \quotient[23]  (
	.Q(quotient_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[23]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[23]  (
	.A(quotientce_Z[23]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[23])
);
defparam \quotient_RNO[23] .INIT=4'hE;
// @29:11473
  SLE \quotient[22]  (
	.Q(quotient_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[22]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[22]  (
	.A(quotientce_Z[22]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[22])
);
defparam \quotient_RNO[22] .INIT=4'hE;
// @29:11473
  SLE \quotient[21]  (
	.Q(quotient_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[21]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[21]  (
	.A(quotientce_Z[21]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[21])
);
defparam \quotient_RNO[21] .INIT=4'hE;
// @29:11473
  SLE \quotient[20]  (
	.Q(quotient_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[20]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[20]  (
	.A(quotientce_Z[20]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[20])
);
defparam \quotient_RNO[20] .INIT=4'hE;
// @29:11473
  SLE \quotient[19]  (
	.Q(quotient_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[19]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[19]  (
	.A(quotientce_Z[19]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[19])
);
defparam \quotient_RNO[19] .INIT=4'hE;
// @29:11473
  SLE \quotient[18]  (
	.Q(quotient_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[18]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[18]  (
	.A(quotientce_Z[18]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[18])
);
defparam \quotient_RNO[18] .INIT=4'hE;
// @29:11473
  SLE \quotient[17]  (
	.Q(quotient_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[17]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[17]  (
	.A(quotientce_Z[17]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[17])
);
defparam \quotient_RNO[17] .INIT=4'hE;
// @29:11473
  SLE \quotient[16]  (
	.Q(quotient_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[16]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[16]  (
	.A(quotientce_Z[16]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[16])
);
defparam \quotient_RNO[16] .INIT=4'hE;
// @29:11473
  SLE \quotient[15]  (
	.Q(quotient_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[15]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[15]  (
	.A(quotientce_Z[15]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[15])
);
defparam \quotient_RNO[15] .INIT=4'hE;
// @29:11473
  SLE \quotient[14]  (
	.Q(quotient_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[14]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[14]  (
	.A(quotientce_Z[14]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[14])
);
defparam \quotient_RNO[14] .INIT=4'hE;
// @29:11473
  SLE \quotient[13]  (
	.Q(quotient_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[13]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[13]  (
	.A(quotientce_Z[13]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[13])
);
defparam \quotient_RNO[13] .INIT=4'hE;
// @29:11473
  SLE \quotient[12]  (
	.Q(quotient_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[12]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[12]  (
	.A(quotientce_Z[12]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[12])
);
defparam \quotient_RNO[12] .INIT=4'hE;
// @29:11473
  SLE \quotient[11]  (
	.Q(quotient_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[11]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[11]  (
	.A(quotientce_Z[11]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[11])
);
defparam \quotient_RNO[11] .INIT=4'hE;
// @29:11473
  SLE \quotient[10]  (
	.Q(quotient_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[10]  (
	.A(quotientce_Z[10]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[10])
);
defparam \quotient_RNO[10] .INIT=4'hE;
// @29:11473
  SLE \quotient[9]  (
	.Q(quotient_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[9]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[9]  (
	.A(quotientce_Z[9]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[9])
);
defparam \quotient_RNO[9] .INIT=4'hE;
// @29:11473
  SLE \quotient[8]  (
	.Q(quotient_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[8]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[8]  (
	.A(quotientce_Z[8]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[8])
);
defparam \quotient_RNO[8] .INIT=4'hE;
// @29:11473
  SLE \quotient[7]  (
	.Q(quotient_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[7]  (
	.A(quotientce_Z[7]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[7])
);
defparam \quotient_RNO[7] .INIT=4'hE;
// @29:11473
  SLE \quotient[6]  (
	.Q(quotient_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[6]  (
	.A(quotientce_Z[6]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[6])
);
defparam \quotient_RNO[6] .INIT=4'hE;
// @29:11473
  SLE \quotient[5]  (
	.Q(quotient_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[5]  (
	.A(quotientce_Z[5]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[5])
);
defparam \quotient_RNO[5] .INIT=4'hE;
// @29:11473
  SLE \quotient[4]  (
	.Q(quotient_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[4]  (
	.A(quotientce_Z[4]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[4])
);
defparam \quotient_RNO[4] .INIT=4'hE;
// @29:11473
  SLE \quotient[3]  (
	.Q(quotient_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[3]  (
	.A(quotientce_Z[3]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[3])
);
defparam \quotient_RNO[3] .INIT=4'hE;
// @29:11473
  SLE \quotient[2]  (
	.Q(quotient_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[2]  (
	.A(quotientce_Z[2]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[2])
);
defparam \quotient_RNO[2] .INIT=4'hE;
// @29:11473
  SLE \quotient[1]  (
	.Q(quotient_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[1]  (
	.A(quotientce_Z[1]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[1])
);
defparam \quotient_RNO[1] .INIT=4'hE;
// @29:11473
  SLE \quotient[0]  (
	.Q(quotient_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(VCC),
	.EN(quotient_RNO_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(next_quotient_0_sqmuxa_i)
);
  CFG2 \quotient_RNO[0]  (
	.A(quotientce_Z[0]),
	.B(next_quotient_0_sqmuxa_Z),
	.Y(quotient_RNO_Z[0])
);
defparam \quotient_RNO[0] .INIT=4'hE;
// @29:11493
  SLE \exu_result_reg_int[64]  (
	.Q(exu_result_reg_int_Z[64]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_1434),
	.EN(exu_result_reg_int_RNO_Z[64]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2785_i)
);
  CFG2 \exu_result_reg_int_RNO[64]  (
	.A(exu_result_reg_intce_Z[64]),
	.B(slow_mul_ack_RNI6I7RD_0_Z),
	.Y(exu_result_reg_int_RNO_Z[64])
);
defparam \exu_result_reg_int_RNO[64] .INIT=4'hE;
// @29:11446
  SLE \mul_div_cnt[5]  (
	.Q(mul_div_cnt_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(mul_div_cnt_lm[5]),
	.EN(mul_div_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11446
  SLE \mul_div_cnt[4]  (
	.Q(mul_div_cnt_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(mul_div_cnt_lm[4]),
	.EN(mul_div_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11446
  SLE \mul_div_cnt[3]  (
	.Q(mul_div_cnt_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(mul_div_cnt_lm[3]),
	.EN(mul_div_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11446
  SLE \mul_div_cnt[2]  (
	.Q(mul_div_cnt_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(mul_div_cnt_lm[2]),
	.EN(mul_div_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11446
  SLE \mul_div_cnt[1]  (
	.Q(mul_div_cnt_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(mul_div_cnt_lm[1]),
	.EN(mul_div_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11446
  SLE \mul_div_cnt[0]  (
	.Q(mul_div_cnt_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(mul_div_cnt_lm[0]),
	.EN(mul_div_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11465
  SLE div_ack (
	.Q(div_ack_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(next_div_divisor39_Z),
	.EN(un1_next_div_divisor41_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE res_pos_neg (
	.Q(res_pos_neg_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_res_pos_neg_3_Z),
	.EN(next_quotient_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11484
  SLE exu_result_reg_valid_Z (
	.Q(exu_result_reg_valid),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(exu_result_reg_valid_2_Z),
	.EN(update_result_reg),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11455
  SLE slow_mul_ack (
	.Q(slow_mul_ack_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(next_exu_result_reg_int48_Z),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[3]  (
	.Q(div_divisor_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[3]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[2]  (
	.Q(div_divisor_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[2]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[1]  (
	.Q(div_divisor_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[1]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[0]  (
	.Q(div_divisor_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[0]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[18]  (
	.Q(div_divisor_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[18]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[17]  (
	.Q(div_divisor_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[17]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[16]  (
	.Q(div_divisor_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[16]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[15]  (
	.Q(div_divisor_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[15]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[14]  (
	.Q(div_divisor_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[14]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[13]  (
	.Q(div_divisor_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[13]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[12]  (
	.Q(div_divisor_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[12]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[11]  (
	.Q(div_divisor_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[11]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[10]  (
	.Q(div_divisor_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[10]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[9]  (
	.Q(div_divisor_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[9]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[8]  (
	.Q(div_divisor_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[8]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[7]  (
	.Q(div_divisor_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[7]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[6]  (
	.Q(div_divisor_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[6]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[5]  (
	.Q(div_divisor_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[5]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[4]  (
	.Q(div_divisor_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[4]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[33]  (
	.Q(div_divisor_Z[33]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[33]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[32]  (
	.Q(div_divisor_Z[32]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[32]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[31]  (
	.Q(div_divisor_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[31]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[30]  (
	.Q(div_divisor_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[30]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[29]  (
	.Q(div_divisor_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[29]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[28]  (
	.Q(div_divisor_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[28]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[27]  (
	.Q(div_divisor_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[27]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[26]  (
	.Q(div_divisor_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[26]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[25]  (
	.Q(div_divisor_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[25]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[24]  (
	.Q(div_divisor_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[24]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[23]  (
	.Q(div_divisor_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[23]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[22]  (
	.Q(div_divisor_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[22]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[21]  (
	.Q(div_divisor_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[21]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[20]  (
	.Q(div_divisor_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[20]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[19]  (
	.Q(div_divisor_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[19]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[48]  (
	.Q(div_divisor_Z[48]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[48]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[47]  (
	.Q(div_divisor_Z[47]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[47]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[46]  (
	.Q(div_divisor_Z[46]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[46]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[45]  (
	.Q(div_divisor_Z[45]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[45]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[44]  (
	.Q(div_divisor_Z[44]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[44]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[43]  (
	.Q(div_divisor_Z[43]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[43]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[42]  (
	.Q(div_divisor_Z[42]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[42]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[41]  (
	.Q(div_divisor_Z[41]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[41]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[40]  (
	.Q(div_divisor_Z[40]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[40]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[39]  (
	.Q(div_divisor_Z[39]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[39]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[38]  (
	.Q(div_divisor_Z[38]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[38]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[37]  (
	.Q(div_divisor_Z[37]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[37]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[36]  (
	.Q(div_divisor_Z[36]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[36]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[35]  (
	.Q(div_divisor_Z[35]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[35]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[34]  (
	.Q(div_divisor_Z[34]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[34]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[0]  (
	.Q(dividend_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[0]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[62]  (
	.Q(div_divisor_Z[62]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[62]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[61]  (
	.Q(div_divisor_Z[61]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[61]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[60]  (
	.Q(div_divisor_Z[60]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[60]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[59]  (
	.Q(div_divisor_Z[59]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[59]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[58]  (
	.Q(div_divisor_Z[58]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[58]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[57]  (
	.Q(div_divisor_Z[57]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[57]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[56]  (
	.Q(div_divisor_Z[56]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[56]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[55]  (
	.Q(div_divisor_Z[55]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[55]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[54]  (
	.Q(div_divisor_Z[54]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5[54]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[53]  (
	.Q(div_divisor_Z[53]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[53]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[52]  (
	.Q(div_divisor_Z[52]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[52]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[51]  (
	.Q(div_divisor_Z[51]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[51]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[50]  (
	.Q(div_divisor_Z[50]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[50]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \div_divisor[49]  (
	.Q(div_divisor_Z[49]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_div_divisor_5_Z[49]),
	.EN(next_div_divisor39_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[15]  (
	.Q(dividend_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[15]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[14]  (
	.Q(dividend_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[14]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[13]  (
	.Q(dividend_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[13]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[12]  (
	.Q(dividend_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[12]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[11]  (
	.Q(dividend_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[11]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[10]  (
	.Q(dividend_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[10]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[9]  (
	.Q(dividend_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[9]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[8]  (
	.Q(dividend_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[8]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[7]  (
	.Q(dividend_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[7]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[6]  (
	.Q(dividend_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[6]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[5]  (
	.Q(dividend_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[5]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[4]  (
	.Q(dividend_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[4]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[3]  (
	.Q(dividend_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[3]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[2]  (
	.Q(dividend_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[2]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[1]  (
	.Q(dividend_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[1]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[30]  (
	.Q(dividend_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[30]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[29]  (
	.Q(dividend_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[29]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[28]  (
	.Q(dividend_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[28]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[27]  (
	.Q(dividend_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[27]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[26]  (
	.Q(dividend_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[26]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[25]  (
	.Q(dividend_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[25]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[24]  (
	.Q(dividend_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[24]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[23]  (
	.Q(dividend_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[23]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[22]  (
	.Q(dividend_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[22]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[21]  (
	.Q(dividend_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[21]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[20]  (
	.Q(dividend_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[20]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[19]  (
	.Q(dividend_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[19]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[18]  (
	.Q(dividend_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[18]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[17]  (
	.Q(dividend_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[17]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[16]  (
	.Q(dividend_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend_Z[16]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11473
  SLE \dividend[31]  (
	.Q(dividend_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_dividend[31]),
	.EN(un1_next_div_divisor39_inv_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:11493
  SLE \exu_result_reg_int[54]  (
	.Q(exu_result_reg_int_Z[54]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_2478_i),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[53]  (
	.Q(exu_result_reg_int_Z[53]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_2479_i),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[51]  (
	.Q(exu_result_reg_int_Z[51]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_2480_i),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[48]  (
	.Q(exu_result_reg_int_Z[48]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_2481_i),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[31]  (
	.Q(exu_result_reg[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[31]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[30]  (
	.Q(exu_result_reg[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[30]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[29]  (
	.Q(exu_result_reg[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[29]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[28]  (
	.Q(exu_result_reg[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[28]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[27]  (
	.Q(exu_result_reg[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[27]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[26]  (
	.Q(exu_result_reg[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[26]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[25]  (
	.Q(exu_result_reg[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[25]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[24]  (
	.Q(exu_result_reg[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[24]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[23]  (
	.Q(exu_result_reg[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[23]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[22]  (
	.Q(exu_result_reg[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[22]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[21]  (
	.Q(exu_result_reg[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[21]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[20]  (
	.Q(exu_result_reg[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[20]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[19]  (
	.Q(exu_result_reg[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[19]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[18]  (
	.Q(exu_result_reg[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[18]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[17]  (
	.Q(exu_result_reg[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[17]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[16]  (
	.Q(exu_result_reg[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[16]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[15]  (
	.Q(exu_result_reg[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[15]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[14]  (
	.Q(exu_result_reg[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[14]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[13]  (
	.Q(exu_result_reg[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[13]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[12]  (
	.Q(exu_result_reg[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[12]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[11]  (
	.Q(exu_result_reg[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[11]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[10]  (
	.Q(exu_result_reg[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[10]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[9]  (
	.Q(exu_result_reg[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[9]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[8]  (
	.Q(exu_result_reg[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[8]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[7]  (
	.Q(exu_result_reg[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[7]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[6]  (
	.Q(exu_result_reg[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[6]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[5]  (
	.Q(exu_result_reg[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[5]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[4]  (
	.Q(exu_result_reg[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[4]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[3]  (
	.Q(exu_result_reg[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[3]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[2]  (
	.Q(exu_result_reg[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[2]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[1]  (
	.Q(exu_result_reg[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[1]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11493
  SLE \exu_result_reg_int[0]  (
	.Q(exu_result_reg[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int_Z[0]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4683_i)
);
// @29:11385
  CFG2 next_mul_cnt_0_sqmuxa_fast (
	.A(next_exu_result_reg_int48_Z),
	.B(slow_mul_ack_Z),
	.Y(N_4683_i)
);
defparam next_mul_cnt_0_sqmuxa_fast.INIT=4'hD;
// @29:11493
  SLE \exu_result_reg_int[63]  (
	.Q(exu_result_reg_int_Z[63]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[63]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[62]  (
	.Q(exu_result_reg_int_Z[62]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[62]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[61]  (
	.Q(exu_result_reg_int_Z[61]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[61]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[60]  (
	.Q(exu_result_reg_int_Z[60]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[60]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[59]  (
	.Q(exu_result_reg_int_Z[59]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[59]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[58]  (
	.Q(exu_result_reg_int_Z[58]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[58]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[57]  (
	.Q(exu_result_reg_int_Z[57]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[57]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[56]  (
	.Q(exu_result_reg_int_Z[56]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[56]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[55]  (
	.Q(exu_result_reg_int_Z[55]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[55]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[52]  (
	.Q(exu_result_reg_int_Z[52]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[52]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[50]  (
	.Q(exu_result_reg_int_Z[50]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[50]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[49]  (
	.Q(exu_result_reg_int_Z[49]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[49]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[47]  (
	.Q(exu_result_reg_int_Z[47]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[47]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[46]  (
	.Q(exu_result_reg_int_Z[46]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[46]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[45]  (
	.Q(exu_result_reg_int_Z[45]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[45]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[44]  (
	.Q(exu_result_reg_int_Z[44]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[44]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[43]  (
	.Q(exu_result_reg_int_Z[43]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[43]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[42]  (
	.Q(exu_result_reg_int_Z[42]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[42]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[41]  (
	.Q(exu_result_reg_int_Z[41]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[41]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[40]  (
	.Q(exu_result_reg_int_Z[40]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[40]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[39]  (
	.Q(exu_result_reg_int_Z[39]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[39]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[38]  (
	.Q(exu_result_reg_int_Z[38]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[38]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[37]  (
	.Q(exu_result_reg_int_Z[37]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[37]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[36]  (
	.Q(exu_result_reg_int_Z[36]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[36]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[35]  (
	.Q(exu_result_reg_int_Z[35]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[35]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[34]  (
	.Q(exu_result_reg_int_Z[34]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[34]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[33]  (
	.Q(exu_result_reg_int_Z[33]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[33]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
// @29:11493
  SLE \exu_result_reg_int[32]  (
	.Q(exu_result_reg_int_Z[32]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(next_exu_result_reg_int[32]),
	.EN(un1_next_exu_result_reg_int48_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_4625_i)
);
  CFG4 slow_mul_ack_RNI6I7RD (
	.A(exu_op_abort),
	.B(slow_mul_ack_Z),
	.C(update_result_reg),
	.D(next_exu_result_reg_int48_Z),
	.Y(N_4625_i)
);
defparam slow_mul_ack_RNI6I7RD.INIT=16'hCC05;
// @29:10892
  ARI1 \exu_operand_pc_RNIJ7VBA[1]  (
	.FCO(un23_mulh_mc_0_cry_1_cy),
	.S(exu_operand_pc_RNIJ7VBA_S[1]),
	.Y(exu_operand_pc_RNIJ7VBA_Y[1]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[1]),
	.D(exu_operand_pc[1]),
	.A(VCC),
	.FCI(VCC)
);
defparam \exu_operand_pc_RNIJ7VBA[1] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNI8HUNK[2]  (
	.FCO(un23_mulh_mc_0_cry_1),
	.S(un23_mulh_mc0[2]),
	.Y(exu_operand_pc_RNI8HUNK_Y[2]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[2]),
	.D(exu_operand_pc[2]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_1_cy)
);
defparam \exu_operand_pc_RNI8HUNK[2] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNIVST3V[3]  (
	.FCO(un23_mulh_mc_0_cry_2),
	.S(un23_mulh_mc0[3]),
	.Y(exu_operand_pc_RNIVST3V_Y[3]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[3]),
	.D(exu_operand_pc[3]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_1)
);
defparam \exu_operand_pc_RNIVST3V[3] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNIOATF91[4]  (
	.FCO(un23_mulh_mc_0_cry_3),
	.S(un23_mulh_mc0[4]),
	.Y(exu_operand_pc_RNIOATF91_Y[4]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[4]),
	.D(exu_operand_pc[4]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_2)
);
defparam \exu_operand_pc_RNIOATF91[4] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNIJQSRJ1[5]  (
	.FCO(un23_mulh_mc_0_cry_4),
	.S(un23_mulh_mc0[5]),
	.Y(exu_operand_pc_RNIJQSRJ1_Y[5]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[5]),
	.D(exu_operand_pc[5]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_3)
);
defparam \exu_operand_pc_RNIJQSRJ1[5] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNIGCS7U1[6]  (
	.FCO(un23_mulh_mc_0_cry_5),
	.S(un23_mulh_mc0[6]),
	.Y(exu_operand_pc_RNIGCS7U1_Y[6]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[6]),
	.D(exu_operand_pc[6]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_4)
);
defparam \exu_operand_pc_RNIGCS7U1[6] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNIF0SJ82[7]  (
	.FCO(un23_mulh_mc_0_cry_6),
	.S(un23_mulh_mc0[7]),
	.Y(exu_operand_pc_RNIF0SJ82_Y[7]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[7]),
	.D(exu_operand_pc[7]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_5)
);
defparam \exu_operand_pc_RNIF0SJ82[7] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNIGMRVI2[8]  (
	.FCO(un23_mulh_mc_0_cry_7),
	.S(un23_mulh_mc0[8]),
	.Y(exu_operand_pc_RNIGMRVI2_Y[8]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[8]),
	.D(exu_operand_pc[8]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_6)
);
defparam \exu_operand_pc_RNIGMRVI2[8] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNIJERBT2[9]  (
	.FCO(un23_mulh_mc_0_cry_8),
	.S(un23_mulh_mc0[9]),
	.Y(exu_operand_pc_RNIJERBT2_Y[9]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[9]),
	.D(exu_operand_pc[9]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_7)
);
defparam \exu_operand_pc_RNIJERBT2[9] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNI6K2S53[10]  (
	.FCO(un23_mulh_mc_0_cry_9),
	.S(un23_mulh_mc0[10]),
	.Y(exu_operand_pc_RNI6K2S53_Y[10]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[10]),
	.D(exu_operand_pc[10]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_8)
);
defparam \exu_operand_pc_RNI6K2S53[10] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNIRR9CE3[11]  (
	.FCO(un23_mulh_mc_0_cry_10),
	.S(un23_mulh_mc0[11]),
	.Y(exu_operand_pc_RNIRR9CE3_Y[11]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[11]),
	.D(exu_operand_pc[11]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_9)
);
defparam \exu_operand_pc_RNIRR9CE3[11] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNII5HSM3[12]  (
	.FCO(un23_mulh_mc_0_cry_11),
	.S(un23_mulh_mc0[12]),
	.Y(exu_operand_pc_RNII5HSM3_Y[12]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[12]),
	.D(exu_operand_pc[12]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_10)
);
defparam \exu_operand_pc_RNII5HSM3[12] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNIBHOCV3[13]  (
	.FCO(un23_mulh_mc_0_cry_12),
	.S(un23_mulh_mc0[13]),
	.Y(exu_operand_pc_RNIBHOCV3_Y[13]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[13]),
	.D(exu_operand_pc[13]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_11)
);
defparam \exu_operand_pc_RNIBHOCV3[13] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNI6VVS74[14]  (
	.FCO(un23_mulh_mc_0_cry_13),
	.S(un23_mulh_mc0[14]),
	.Y(exu_operand_pc_RNI6VVS74_Y[14]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[14]),
	.D(exu_operand_pc[14]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_12)
);
defparam \exu_operand_pc_RNI6VVS74[14] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNI3F7DG4[15]  (
	.FCO(un23_mulh_mc_0_cry_14),
	.S(un23_mulh_mc0[15]),
	.Y(exu_operand_pc_RNI3F7DG4_Y[15]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[15]),
	.D(exu_operand_pc[15]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_13)
);
defparam \exu_operand_pc_RNI3F7DG4[15] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNI21FTO4[16]  (
	.FCO(un23_mulh_mc_0_cry_15),
	.S(un23_mulh_mc0[16]),
	.Y(exu_operand_pc_RNI21FTO4_Y[16]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[16]),
	.D(exu_operand_pc[16]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_14)
);
defparam \exu_operand_pc_RNI21FTO4[16] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNI3LMD15[17]  (
	.FCO(un23_mulh_mc_0_cry_16),
	.S(un23_mulh_mc0[17]),
	.Y(exu_operand_pc_RNI3LMD15_Y[17]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[17]),
	.D(exu_operand_pc[17]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_15)
);
defparam \exu_operand_pc_RNI3LMD15[17] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNI6BUT95[18]  (
	.FCO(un23_mulh_mc_0_cry_17),
	.S(un23_mulh_mc0[18]),
	.Y(exu_operand_pc_RNI6BUT95_Y[18]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[18]),
	.D(exu_operand_pc[18]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_16)
);
defparam \exu_operand_pc_RNI6BUT95[18] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNIB36EI5[19]  (
	.FCO(un23_mulh_mc_0_cry_18),
	.S(un23_mulh_mc0[19]),
	.Y(exu_operand_pc_RNIB36EI5_Y[19]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[19]),
	.D(exu_operand_pc[19]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_17)
);
defparam \exu_operand_pc_RNIB36EI5[19] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNI0DFUQ5[20]  (
	.FCO(un23_mulh_mc_0_cry_19),
	.S(un23_mulh_mc0[20]),
	.Y(exu_operand_pc_RNI0DFUQ5_Y[20]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[20]),
	.D(exu_operand_pc[20]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_18)
);
defparam \exu_operand_pc_RNI0DFUQ5[20] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNINOOE36[21]  (
	.FCO(un23_mulh_mc_0_cry_20),
	.S(un23_mulh_mc0[21]),
	.Y(exu_operand_pc_RNINOOE36_Y[21]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[21]),
	.D(exu_operand_pc[21]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_19)
);
defparam \exu_operand_pc_RNINOOE36[21] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNIG62VB6[22]  (
	.FCO(un23_mulh_mc_0_cry_21),
	.S(un23_mulh_mc0[22]),
	.Y(exu_operand_pc_RNIG62VB6_Y[22]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[22]),
	.D(exu_operand_pc[22]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_20)
);
defparam \exu_operand_pc_RNIG62VB6[22] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNIBMBFK6[23]  (
	.FCO(un23_mulh_mc_0_cry_22),
	.S(un23_mulh_mc0[23]),
	.Y(exu_operand_pc_RNIBMBFK6_Y[23]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[23]),
	.D(exu_operand_pc[23]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_21)
);
defparam \exu_operand_pc_RNIBMBFK6[23] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNI88LVS6[24]  (
	.FCO(un23_mulh_mc_0_cry_23),
	.S(un23_mulh_mc0[24]),
	.Y(exu_operand_pc_RNI88LVS6_Y[24]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[24]),
	.D(exu_operand_pc[24]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_22)
);
defparam \exu_operand_pc_RNI88LVS6[24] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNI7SUF57[25]  (
	.FCO(un23_mulh_mc_0_cry_24),
	.S(un23_mulh_mc0[25]),
	.Y(exu_operand_pc_RNI7SUF57_Y[25]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[25]),
	.D(exu_operand_pc[25]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_23)
);
defparam \exu_operand_pc_RNI7SUF57[25] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNI8I80E7[26]  (
	.FCO(un23_mulh_mc_0_cry_25),
	.S(un23_mulh_mc0[26]),
	.Y(exu_operand_pc_RNI8I80E7_Y[26]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[26]),
	.D(exu_operand_pc[26]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_24)
);
defparam \exu_operand_pc_RNI8I80E7[26] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNIBAIGM7[27]  (
	.FCO(un23_mulh_mc_0_cry_26),
	.S(un23_mulh_mc0[27]),
	.Y(exu_operand_pc_RNIBAIGM7_Y[27]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[27]),
	.D(exu_operand_pc[27]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_25)
);
defparam \exu_operand_pc_RNIBAIGM7[27] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNIG4S0V7[28]  (
	.FCO(un23_mulh_mc_0_cry_27),
	.S(un23_mulh_mc0[28]),
	.Y(exu_operand_pc_RNIG4S0V7_Y[28]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[28]),
	.D(exu_operand_pc[28]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_26)
);
defparam \exu_operand_pc_RNIG4S0V7[28] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_operand_pc_RNIN06H78[29]  (
	.FCO(un23_mulh_mc_0_cry_28),
	.S(un23_mulh_mc0[29]),
	.Y(exu_operand_pc_RNIN06H78_Y[29]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[29]),
	.D(exu_operand_pc[29]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_27)
);
defparam \exu_operand_pc_RNIN06H78[29] .INIT=20'h41B00;
// @29:10892
  ARI1 \exu_alu_operand0_int_4_RNO[31]  (
	.FCO(exu_alu_operand0_int_4_RNO_FCO[31]),
	.S(un23_mulh_mc0[31]),
	.Y(exu_alu_operand0_int_4_RNO_Y[31]),
	.B(exu_alu_operand0_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_29)
);
defparam \exu_alu_operand0_int_4_RNO[31] .INIT=20'h45500;
// @29:10892
  ARI1 \exu_operand_pc_RNIEEH1G8[30]  (
	.FCO(un23_mulh_mc_0_cry_29),
	.S(un23_mulh_mc0[30]),
	.Y(exu_operand_pc_RNIEEH1G8_Y[30]),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[30]),
	.D(exu_operand_pc[30]),
	.A(VCC),
	.FCI(un23_mulh_mc_0_cry_28)
);
defparam \exu_operand_pc_RNIEEH1G8[30] .INIT=20'h41B00;
// @29:11058
  ARI1 \exu_operand_gpr_rs2_RNIFHCQO[0]  (
	.FCO(un16_next_div_divisor_1_cry_1_cy),
	.S(exu_operand_gpr_rs2_RNIFHCQO_S[0]),
	.Y(exu_operand_gpr_rs2_RNIFHCQO_Y[0]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[0]),
	.A(exu_operand_immediate[0]),
	.FCI(VCC)
);
defparam \exu_operand_gpr_rs2_RNIFHCQO[0] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNI05PKH1[1]  (
	.FCO(un16_next_div_divisor_1_cry_1),
	.S(exu_operand_immediate_RNI05PKH1_S[1]),
	.Y(exu_operand_immediate_RNI05PKH1_Y[1]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[1]),
	.A(exu_operand_immediate[1]),
	.FCI(un16_next_div_divisor_1_cry_1_cy)
);
defparam \exu_operand_immediate_RNI05PKH1[1] .INIT=20'h44567;
// @29:11058
  ARI1 \exu_operand_immediate_RNIJQ5FA2[2]  (
	.FCO(un16_next_div_divisor_1_cry_2),
	.S(exu_operand_immediate_RNIJQ5FA2_S[2]),
	.Y(exu_operand_immediate_RNIJQ5FA2_Y[2]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[2]),
	.A(exu_operand_immediate[2]),
	.FCI(un16_next_div_divisor_1_cry_1)
);
defparam \exu_operand_immediate_RNIJQ5FA2[2] .INIT=20'h489AB;
// @29:11058
  ARI1 \exu_operand_immediate_RNI8II933[3]  (
	.FCO(un16_next_div_divisor_1_cry_3),
	.S(exu_operand_immediate_RNI8II933_S[3]),
	.Y(exu_operand_immediate_RNI8II933_Y[3]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[3]),
	.A(exu_operand_immediate[3]),
	.FCI(un16_next_div_divisor_1_cry_2)
);
defparam \exu_operand_immediate_RNI8II933[3] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNIVBV3S3[4]  (
	.FCO(un16_next_div_divisor_1_cry_4),
	.S(exu_operand_immediate_RNIVBV3S3_S[4]),
	.Y(exu_operand_immediate_RNIVBV3S3_Y[4]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[4]),
	.A(exu_operand_immediate[4]),
	.FCI(un16_next_div_divisor_1_cry_3)
);
defparam \exu_operand_immediate_RNIVBV3S3[4] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNIO7CUK4[5]  (
	.FCO(un16_next_div_divisor_1_cry_5),
	.S(exu_operand_immediate_RNIO7CUK4_S[5]),
	.Y(exu_operand_immediate_RNIO7CUK4_Y[5]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[5]),
	.A(exu_operand_immediate[5]),
	.FCI(un16_next_div_divisor_1_cry_4)
);
defparam \exu_operand_immediate_RNIO7CUK4[5] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNIJ5POD5[6]  (
	.FCO(un16_next_div_divisor_1_cry_6),
	.S(exu_operand_immediate_RNIJ5POD5_S[6]),
	.Y(exu_operand_immediate_RNIJ5POD5_Y[6]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[6]),
	.A(exu_operand_immediate[6]),
	.FCI(un16_next_div_divisor_1_cry_5)
);
defparam \exu_operand_immediate_RNIJ5POD5[6] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNIG56J66[7]  (
	.FCO(un16_next_div_divisor_1_cry_7),
	.S(exu_operand_immediate_RNIG56J66_S[7]),
	.Y(exu_operand_immediate_RNIG56J66_Y[7]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[7]),
	.A(exu_operand_immediate[7]),
	.FCI(un16_next_div_divisor_1_cry_6)
);
defparam \exu_operand_immediate_RNIG56J66[7] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNIF7JDV6[8]  (
	.FCO(un16_next_div_divisor_1_cry_8),
	.S(exu_operand_immediate_RNIF7JDV6_S[8]),
	.Y(exu_operand_immediate_RNIF7JDV6_Y[8]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[8]),
	.A(exu_operand_immediate[8]),
	.FCI(un16_next_div_divisor_1_cry_7)
);
defparam \exu_operand_immediate_RNIF7JDV6[8] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNIGB08O7[9]  (
	.FCO(un16_next_div_divisor_1_cry_9),
	.S(exu_operand_immediate_RNIGB08O7_S[9]),
	.Y(exu_operand_immediate_RNIGB08O7_Y[9]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[9]),
	.A(exu_operand_immediate[9]),
	.FCI(un16_next_div_divisor_1_cry_8)
);
defparam \exu_operand_immediate_RNIGB08O7[9] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNI1QCAI8[10]  (
	.FCO(un16_next_div_divisor_1_cry_10),
	.S(exu_operand_immediate_RNI1QCAI8_S[10]),
	.Y(exu_operand_immediate_RNI1QCAI8_Y[10]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[10]),
	.A(exu_operand_immediate[10]),
	.FCI(un16_next_div_divisor_1_cry_9)
);
defparam \exu_operand_immediate_RNI1QCAI8[10] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNIKAPCC9[11]  (
	.FCO(un16_next_div_divisor_1_cry_11),
	.S(exu_operand_immediate_RNIKAPCC9_S[11]),
	.Y(exu_operand_immediate_RNIKAPCC9_Y[11]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[11]),
	.A(exu_operand_immediate[11]),
	.FCI(un16_next_div_divisor_1_cry_10)
);
defparam \exu_operand_immediate_RNIKAPCC9[11] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNI9T5F6A[12]  (
	.FCO(un16_next_div_divisor_1_cry_12),
	.S(exu_operand_immediate_RNI9T5F6A_S[12]),
	.Y(exu_operand_immediate_RNI9T5F6A_Y[12]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[12]),
	.A(exu_operand_immediate[12]),
	.FCI(un16_next_div_divisor_1_cry_11)
);
defparam \exu_operand_immediate_RNI9T5F6A[12] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNI0IIH0B[13]  (
	.FCO(un16_next_div_divisor_1_cry_13),
	.S(exu_operand_immediate_RNI0IIH0B_S[13]),
	.Y(exu_operand_immediate_RNI0IIH0B_Y[13]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[13]),
	.A(exu_operand_immediate[13]),
	.FCI(un16_next_div_divisor_1_cry_12)
);
defparam \exu_operand_immediate_RNI0IIH0B[13] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNIP8VJQB[14]  (
	.FCO(un16_next_div_divisor_1_cry_14),
	.S(exu_operand_immediate_RNIP8VJQB_S[14]),
	.Y(exu_operand_immediate_RNIP8VJQB_Y[14]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[14]),
	.A(exu_operand_immediate[14]),
	.FCI(un16_next_div_divisor_1_cry_13)
);
defparam \exu_operand_immediate_RNIP8VJQB[14] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNIK1CMKC[15]  (
	.FCO(un16_next_div_divisor_1_cry_15),
	.S(exu_operand_immediate_RNIK1CMKC_S[15]),
	.Y(exu_operand_immediate_RNIK1CMKC_Y[15]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[15]),
	.A(exu_operand_immediate[15]),
	.FCI(un16_next_div_divisor_1_cry_14)
);
defparam \exu_operand_immediate_RNIK1CMKC[15] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNIHSOOED[16]  (
	.FCO(un16_next_div_divisor_1_cry_16),
	.S(exu_operand_immediate_RNIHSOOED_S[16]),
	.Y(exu_operand_immediate_RNIHSOOED_Y[16]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[16]),
	.A(exu_operand_immediate[16]),
	.FCI(un16_next_div_divisor_1_cry_15)
);
defparam \exu_operand_immediate_RNIHSOOED[16] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNIGP5R8E[17]  (
	.FCO(un16_next_div_divisor_1_cry_17),
	.S(exu_operand_immediate_RNIGP5R8E_S[17]),
	.Y(exu_operand_immediate_RNIGP5R8E_Y[17]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[17]),
	.A(exu_operand_immediate[17]),
	.FCI(un16_next_div_divisor_1_cry_16)
);
defparam \exu_operand_immediate_RNIGP5R8E[17] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNIHOIT2F[18]  (
	.FCO(un16_next_div_divisor_1_cry_18),
	.S(exu_operand_immediate_RNIHOIT2F_S[18]),
	.Y(exu_operand_immediate_RNIHOIT2F_Y[18]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[18]),
	.A(exu_operand_immediate[18]),
	.FCI(un16_next_div_divisor_1_cry_17)
);
defparam \exu_operand_immediate_RNIHOIT2F[18] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNIKPVVSF[19]  (
	.FCO(un16_next_div_divisor_1_cry_19),
	.S(exu_operand_immediate_RNIKPVVSF_S[19]),
	.Y(exu_operand_immediate_RNIKPVVSF_Y[19]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[19]),
	.A(exu_operand_immediate[19]),
	.FCI(un16_next_div_divisor_1_cry_18)
);
defparam \exu_operand_immediate_RNIKPVVSF[19] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNI7CE2NG[20]  (
	.FCO(un16_next_div_divisor_1_cry_20),
	.S(exu_operand_immediate_RNI7CE2NG_S[20]),
	.Y(exu_operand_immediate_RNI7CE2NG_Y[20]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[20]),
	.A(exu_operand_immediate[20]),
	.FCI(un16_next_div_divisor_1_cry_19)
);
defparam \exu_operand_immediate_RNI7CE2NG[20] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNIS0T4HH[21]  (
	.FCO(un16_next_div_divisor_1_cry_21),
	.S(exu_operand_immediate_RNIS0T4HH_S[21]),
	.Y(exu_operand_immediate_RNIS0T4HH_Y[21]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[21]),
	.A(exu_operand_immediate[21]),
	.FCI(un16_next_div_divisor_1_cry_20)
);
defparam \exu_operand_immediate_RNIS0T4HH[21] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNIJNB7BI[22]  (
	.FCO(un16_next_div_divisor_1_cry_22),
	.S(exu_operand_immediate_RNIJNB7BI_S[22]),
	.Y(exu_operand_immediate_RNIJNB7BI_Y[22]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[22]),
	.A(exu_operand_immediate[22]),
	.FCI(un16_next_div_divisor_1_cry_21)
);
defparam \exu_operand_immediate_RNIJNB7BI[22] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNICGQ95J[23]  (
	.FCO(un16_next_div_divisor_1_cry_23),
	.S(exu_operand_immediate_RNICGQ95J_S[23]),
	.Y(exu_operand_immediate_RNICGQ95J_Y[23]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[23]),
	.A(exu_operand_immediate[23]),
	.FCI(un16_next_div_divisor_1_cry_22)
);
defparam \exu_operand_immediate_RNICGQ95J[23] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNI7B9CVJ[24]  (
	.FCO(un16_next_div_divisor_1_cry_24),
	.S(exu_operand_immediate_RNI7B9CVJ_S[24]),
	.Y(exu_operand_immediate_RNI7B9CVJ_Y[24]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[24]),
	.A(exu_operand_immediate[24]),
	.FCI(un16_next_div_divisor_1_cry_23)
);
defparam \exu_operand_immediate_RNI7B9CVJ[24] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNI48OEPK[25]  (
	.FCO(un16_next_div_divisor_1_cry_25),
	.S(exu_operand_immediate_RNI48OEPK_S[25]),
	.Y(exu_operand_immediate_RNI48OEPK_Y[25]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[25]),
	.A(exu_operand_immediate[25]),
	.FCI(un16_next_div_divisor_1_cry_24)
);
defparam \exu_operand_immediate_RNI48OEPK[25] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNI377HJL[26]  (
	.FCO(un16_next_div_divisor_1_cry_26),
	.S(exu_operand_immediate_RNI377HJL_S[26]),
	.Y(exu_operand_immediate_RNI377HJL_Y[26]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[26]),
	.A(exu_operand_immediate[26]),
	.FCI(un16_next_div_divisor_1_cry_25)
);
defparam \exu_operand_immediate_RNI377HJL[26] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNI48MJDM[27]  (
	.FCO(un16_next_div_divisor_1_cry_27),
	.S(exu_operand_immediate_RNI48MJDM_S[27]),
	.Y(exu_operand_immediate_RNI48MJDM_Y[27]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[27]),
	.A(exu_operand_immediate[27]),
	.FCI(un16_next_div_divisor_1_cry_26)
);
defparam \exu_operand_immediate_RNI48MJDM[27] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNI7B5M7N[28]  (
	.FCO(un16_next_div_divisor_1_cry_28),
	.S(exu_operand_immediate_RNI7B5M7N_S[28]),
	.Y(exu_operand_immediate_RNI7B5M7N_Y[28]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[28]),
	.A(exu_operand_immediate[28]),
	.FCI(un16_next_div_divisor_1_cry_27)
);
defparam \exu_operand_immediate_RNI7B5M7N[28] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_operand_immediate_RNICGKO1O[29]  (
	.FCO(un16_next_div_divisor_1_cry_29),
	.S(exu_operand_immediate_RNICGKO1O_S[29]),
	.Y(exu_operand_immediate_RNICGKO1O_Y[29]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[29]),
	.A(exu_operand_immediate[29]),
	.FCI(un16_next_div_divisor_1_cry_28)
);
defparam \exu_operand_immediate_RNICGKO1O[29] .INIT=20'h4CDEF;
// @29:11058
  ARI1 \exu_alu_operand1_RNI90HUVO[31]  (
	.FCO(exu_alu_operand1_RNI90HUVO_FCO[31]),
	.S(exu_alu_operand1_RNI90HUVO_S[31]),
	.Y(exu_alu_operand1_RNI90HUVO_Y[31]),
	.B(exu_alu_operand1_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un16_next_div_divisor_1_cry_30)
);
defparam \exu_alu_operand1_RNI90HUVO[31] .INIT=20'h45500;
// @29:11058
  ARI1 \exu_operand_immediate_RNI175RRO[30]  (
	.FCO(un16_next_div_divisor_1_cry_30),
	.S(exu_operand_immediate_RNI175RRO_S[30]),
	.Y(exu_operand_immediate_RNI175RRO_Y[30]),
	.B(alu_operand1_mux_sel[0]),
	.C(alu_operand1_mux_sel[1]),
	.D(exu_operand_gpr_rs2[30]),
	.A(exu_operand_immediate[30]),
	.FCI(un16_next_div_divisor_1_cry_29)
);
defparam \exu_operand_immediate_RNI175RRO[30] .INIT=20'h4CDEF;
// @29:10867
  ARI1 \quotient_RNIUUMDC[1]  (
	.FCO(un1_div_result_1_cry_1_cy),
	.S(quotient_RNIUUMDC_S[1]),
	.Y(quotient_RNIUUMDC_Y[1]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[1]),
	.D(quotient_Z[1]),
	.A(VCC),
	.FCI(VCC)
);
defparam \quotient_RNIUUMDC[1] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNIUVDRO[2]  (
	.FCO(un1_div_result_1_cry_1),
	.S(un1_div_result_11[2]),
	.Y(quotient_RNIUVDRO_Y[2]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[2]),
	.D(quotient_Z[2]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_1_cy)
);
defparam \quotient_RNIUVDRO[2] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNI035951[3]  (
	.FCO(un1_div_result_1_cry_2),
	.S(un1_div_result_11[3]),
	.Y(quotient_RNI035951_Y[3]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[3]),
	.D(quotient_Z[3]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_1)
);
defparam \quotient_RNI035951[3] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNI48SMH1[4]  (
	.FCO(un1_div_result_1_cry_3),
	.S(un1_div_result_11[4]),
	.Y(quotient_RNI48SMH1_Y[4]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[4]),
	.D(quotient_Z[4]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_2)
);
defparam \quotient_RNI48SMH1[4] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNIAFJ4U1[5]  (
	.FCO(un1_div_result_1_cry_4),
	.S(un1_div_result_11[5]),
	.Y(quotient_RNIAFJ4U1_Y[5]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[5]),
	.D(quotient_Z[5]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_3)
);
defparam \quotient_RNIAFJ4U1[5] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNIIOAIA2[6]  (
	.FCO(un1_div_result_1_cry_5),
	.S(un1_div_result_11[6]),
	.Y(quotient_RNIIOAIA2_Y[6]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[6]),
	.D(quotient_Z[6]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_4)
);
defparam \quotient_RNIIOAIA2[6] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNIS320N2[7]  (
	.FCO(un1_div_result_1_cry_6),
	.S(un1_div_result_11[7]),
	.Y(quotient_RNIS320N2_Y[7]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[7]),
	.D(quotient_Z[7]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_5)
);
defparam \quotient_RNIS320N2[7] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNI8HPD33[8]  (
	.FCO(un1_div_result_1_cry_7),
	.S(un1_div_result_11[8]),
	.Y(quotient_RNI8HPD33_Y[8]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[8]),
	.D(quotient_Z[8]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_6)
);
defparam \quotient_RNI8HPD33[8] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNIM0HRF3[9]  (
	.FCO(un1_div_result_1_cry_8),
	.S(un1_div_result_11[9]),
	.Y(quotient_RNIM0HRF3_Y[9]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[9]),
	.D(quotient_Z[9]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_7)
);
defparam \quotient_RNIM0HRF3[9] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNIKQ2TV3[10]  (
	.FCO(un1_div_result_1_cry_9),
	.S(un1_div_result_11[10]),
	.Y(quotient_RNIKQ2TV3_Y[10]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[10]),
	.D(quotient_Z[10]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_8)
);
defparam \quotient_RNIKQ2TV3[10] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNIKMKUF4[11]  (
	.FCO(un1_div_result_1_cry_10),
	.S(un1_div_result_11[11]),
	.Y(quotient_RNIKMKUF4_Y[11]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[11]),
	.D(quotient_Z[11]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_9)
);
defparam \quotient_RNIKMKUF4[11] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNIMK6005[12]  (
	.FCO(un1_div_result_1_cry_11),
	.S(un1_div_result_11[12]),
	.Y(quotient_RNIMK6005_Y[12]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[12]),
	.D(quotient_Z[12]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_10)
);
defparam \quotient_RNIMK6005[12] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNIQKO1G5[13]  (
	.FCO(un1_div_result_1_cry_12),
	.S(un1_div_result_11[13]),
	.Y(quotient_RNIQKO1G5_Y[13]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[13]),
	.D(quotient_Z[13]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_11)
);
defparam \quotient_RNIQKO1G5[13] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNI0NA306[14]  (
	.FCO(un1_div_result_1_cry_13),
	.S(un1_div_result_11[14]),
	.Y(quotient_RNI0NA306_Y[14]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[14]),
	.D(quotient_Z[14]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_12)
);
defparam \quotient_RNI0NA306[14] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNI8RS4G6[15]  (
	.FCO(un1_div_result_1_cry_14),
	.S(un1_div_result_11[15]),
	.Y(quotient_RNI8RS4G6_Y[15]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[15]),
	.D(quotient_Z[15]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_13)
);
defparam \quotient_RNI8RS4G6[15] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNII1F607[16]  (
	.FCO(un1_div_result_1_cry_15),
	.S(un1_div_result_11[16]),
	.Y(quotient_RNII1F607_Y[16]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[16]),
	.D(quotient_Z[16]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_14)
);
defparam \quotient_RNII1F607[16] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNIU918G7[17]  (
	.FCO(un1_div_result_1_cry_16),
	.S(un1_div_result_11[17]),
	.Y(quotient_RNIU918G7_Y[17]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[17]),
	.D(quotient_Z[17]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_15)
);
defparam \quotient_RNIU918G7[17] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNICKJ908[18]  (
	.FCO(un1_div_result_1_cry_17),
	.S(un1_div_result_11[18]),
	.Y(quotient_RNICKJ908_Y[18]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[18]),
	.D(quotient_Z[18]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_16)
);
defparam \quotient_RNICKJ908[18] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNIS06BG8[19]  (
	.FCO(un1_div_result_1_cry_18),
	.S(un1_div_result_11[19]),
	.Y(quotient_RNIS06BG8_Y[19]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[19]),
	.D(quotient_Z[19]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_17)
);
defparam \quotient_RNIS06BG8[19] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNISUPC09[20]  (
	.FCO(un1_div_result_1_cry_19),
	.S(un1_div_result_11[20]),
	.Y(quotient_RNISUPC09_Y[20]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[20]),
	.D(quotient_Z[20]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_18)
);
defparam \quotient_RNISUPC09[20] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNIUUDEG9[21]  (
	.FCO(un1_div_result_1_cry_20),
	.S(un1_div_result_11[21]),
	.Y(quotient_RNIUUDEG9_Y[21]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[21]),
	.D(quotient_Z[21]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_19)
);
defparam \quotient_RNIUUDEG9[21] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNI212G0A[22]  (
	.FCO(un1_div_result_1_cry_21),
	.S(un1_div_result_11[22]),
	.Y(quotient_RNI212G0A_Y[22]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[22]),
	.D(quotient_Z[22]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_20)
);
defparam \quotient_RNI212G0A[22] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNI85MHGA[23]  (
	.FCO(un1_div_result_1_cry_22),
	.S(un1_div_result_11[23]),
	.Y(quotient_RNI85MHGA_Y[23]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[23]),
	.D(quotient_Z[23]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_21)
);
defparam \quotient_RNI85MHGA[23] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNIGBAJ0B[24]  (
	.FCO(un1_div_result_1_cry_23),
	.S(un1_div_result_11[24]),
	.Y(quotient_RNIGBAJ0B_Y[24]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[24]),
	.D(quotient_Z[24]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_22)
);
defparam \quotient_RNIGBAJ0B[24] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNIQJUKGB[25]  (
	.FCO(un1_div_result_1_cry_24),
	.S(un1_div_result_11[25]),
	.Y(quotient_RNIQJUKGB_Y[25]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[25]),
	.D(quotient_Z[25]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_23)
);
defparam \quotient_RNIQJUKGB[25] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNI6UIM0C[26]  (
	.FCO(un1_div_result_1_cry_25),
	.S(un1_div_result_11[26]),
	.Y(quotient_RNI6UIM0C_Y[26]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[26]),
	.D(quotient_Z[26]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_24)
);
defparam \quotient_RNI6UIM0C[26] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNIKA7OGC[27]  (
	.FCO(un1_div_result_1_cry_26),
	.S(un1_div_result_11[27]),
	.Y(quotient_RNIKA7OGC_Y[27]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[27]),
	.D(quotient_Z[27]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_25)
);
defparam \quotient_RNIKA7OGC[27] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNI4PRP0D[28]  (
	.FCO(un1_div_result_1_cry_27),
	.S(un1_div_result_11[28]),
	.Y(quotient_RNI4PRP0D_Y[28]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[28]),
	.D(quotient_Z[28]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_26)
);
defparam \quotient_RNI4PRP0D[28] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNIM9GRGD[29]  (
	.FCO(un1_div_result_1_cry_28),
	.S(un1_div_result_11[29]),
	.Y(quotient_RNIM9GRGD_Y[29]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[29]),
	.D(quotient_Z[29]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_27)
);
defparam \quotient_RNIM9GRGD[29] .INIT=20'h42700;
// @29:10867
  ARI1 \exu_alu_result_26_RNO[31]  (
	.FCO(exu_alu_result_26_RNO_FCO[31]),
	.S(un1_div_result_11[31]),
	.Y(exu_alu_result_26_RNO_Y[31]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[31]),
	.D(quotient_Z[31]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_29)
);
defparam \exu_alu_result_26_RNO[31] .INIT=20'h42700;
// @29:10867
  ARI1 \quotient_RNIOB6T0E[30]  (
	.FCO(un1_div_result_1_cry_29),
	.S(un1_div_result_11[30]),
	.Y(quotient_RNIOB6T0E_Y[30]),
	.B(alu_op_sel[1]),
	.C(dividend_Z[30]),
	.D(quotient_Z[30]),
	.A(VCC),
	.FCI(un1_div_result_1_cry_28)
);
defparam \quotient_RNIOB6T0E[30] .INIT=20'h42700;
// @29:11044
  ARI1 un6_exu_alu_result_cry_0 (
	.FCO(un6_exu_alu_result_cry_0_Z),
	.S(un6_exu_alu_result_cry_0_S),
	.Y(un6_exu_alu_result_cry_0_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[0]),
	.D(exu_operand_pc[0]),
	.A(exu_operand_gpr_rs2_RNIFHCQO_Y[0]),
	.FCI(VCC)
);
defparam un6_exu_alu_result_cry_0.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_1 (
	.FCO(un6_exu_alu_result_cry_1_Z),
	.S(un6_exu_alu_result_cry_1_S),
	.Y(un6_exu_alu_result_cry_1_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[1]),
	.D(exu_operand_pc[1]),
	.A(exu_alu_operand1_i[1]),
	.FCI(un6_exu_alu_result_cry_0_Z)
);
defparam un6_exu_alu_result_cry_1.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_2 (
	.FCO(un6_exu_alu_result_cry_2_Z),
	.S(un6_exu_alu_result_cry_2_S),
	.Y(un6_exu_alu_result_cry_2_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[2]),
	.D(exu_operand_pc[2]),
	.A(exu_alu_operand1_i[2]),
	.FCI(un6_exu_alu_result_cry_1_Z)
);
defparam un6_exu_alu_result_cry_2.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_3 (
	.FCO(un6_exu_alu_result_cry_3_Z),
	.S(un6_exu_alu_result_cry_3_S),
	.Y(un6_exu_alu_result_cry_3_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[3]),
	.D(exu_operand_pc[3]),
	.A(exu_alu_operand1_i[3]),
	.FCI(un6_exu_alu_result_cry_2_Z)
);
defparam un6_exu_alu_result_cry_3.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_4 (
	.FCO(un6_exu_alu_result_cry_4_Z),
	.S(un6_exu_alu_result_cry_4_S),
	.Y(un6_exu_alu_result_cry_4_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[4]),
	.D(exu_operand_pc[4]),
	.A(un16_next_div_divisor_1_axb_4),
	.FCI(un6_exu_alu_result_cry_3_Z)
);
defparam un6_exu_alu_result_cry_4.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_5 (
	.FCO(un6_exu_alu_result_cry_5_Z),
	.S(un6_exu_alu_result_cry_5_S),
	.Y(un6_exu_alu_result_cry_5_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[5]),
	.D(exu_operand_pc[5]),
	.A(exu_alu_operand1_i[5]),
	.FCI(un6_exu_alu_result_cry_4_Z)
);
defparam un6_exu_alu_result_cry_5.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_6 (
	.FCO(un6_exu_alu_result_cry_6_Z),
	.S(un6_exu_alu_result_cry_6_S),
	.Y(un6_exu_alu_result_cry_6_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[6]),
	.D(exu_operand_pc[6]),
	.A(exu_alu_operand1_i[6]),
	.FCI(un6_exu_alu_result_cry_5_Z)
);
defparam un6_exu_alu_result_cry_6.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_7 (
	.FCO(un6_exu_alu_result_cry_7_Z),
	.S(un6_exu_alu_result_cry_7_S),
	.Y(un6_exu_alu_result_cry_7_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[7]),
	.D(exu_operand_pc[7]),
	.A(exu_alu_operand1_i[7]),
	.FCI(un6_exu_alu_result_cry_6_Z)
);
defparam un6_exu_alu_result_cry_7.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_8 (
	.FCO(un6_exu_alu_result_cry_8_Z),
	.S(un6_exu_alu_result_cry_8_S),
	.Y(un6_exu_alu_result_cry_8_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[8]),
	.D(exu_operand_pc[8]),
	.A(exu_alu_operand1_i[8]),
	.FCI(un6_exu_alu_result_cry_7_Z)
);
defparam un6_exu_alu_result_cry_8.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_9 (
	.FCO(un6_exu_alu_result_cry_9_Z),
	.S(un6_exu_alu_result_cry_9_S),
	.Y(un6_exu_alu_result_cry_9_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[9]),
	.D(exu_operand_pc[9]),
	.A(exu_alu_operand1_i[9]),
	.FCI(un6_exu_alu_result_cry_8_Z)
);
defparam un6_exu_alu_result_cry_9.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_10 (
	.FCO(un6_exu_alu_result_cry_10_Z),
	.S(un6_exu_alu_result_cry_10_S),
	.Y(un6_exu_alu_result_cry_10_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[10]),
	.D(exu_operand_pc[10]),
	.A(exu_alu_operand1_i[10]),
	.FCI(un6_exu_alu_result_cry_9_Z)
);
defparam un6_exu_alu_result_cry_10.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_11 (
	.FCO(un6_exu_alu_result_cry_11_Z),
	.S(un6_exu_alu_result_cry_11_S),
	.Y(un6_exu_alu_result_cry_11_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[11]),
	.D(exu_operand_pc[11]),
	.A(exu_alu_operand1_i[11]),
	.FCI(un6_exu_alu_result_cry_10_Z)
);
defparam un6_exu_alu_result_cry_11.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_12 (
	.FCO(un6_exu_alu_result_cry_12_Z),
	.S(un6_exu_alu_result_cry_12_S),
	.Y(un6_exu_alu_result_cry_12_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[12]),
	.D(exu_operand_pc[12]),
	.A(exu_alu_operand1_i[12]),
	.FCI(un6_exu_alu_result_cry_11_Z)
);
defparam un6_exu_alu_result_cry_12.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_13 (
	.FCO(un6_exu_alu_result_cry_13_Z),
	.S(un6_exu_alu_result_cry_13_S),
	.Y(un6_exu_alu_result_cry_13_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[13]),
	.D(exu_operand_pc[13]),
	.A(exu_alu_operand1_i[13]),
	.FCI(un6_exu_alu_result_cry_12_Z)
);
defparam un6_exu_alu_result_cry_13.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_14 (
	.FCO(un6_exu_alu_result_cry_14_Z),
	.S(un6_exu_alu_result_cry_14_S),
	.Y(un6_exu_alu_result_cry_14_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[14]),
	.D(exu_operand_pc[14]),
	.A(un16_next_div_divisor_1_axb_14),
	.FCI(un6_exu_alu_result_cry_13_Z)
);
defparam un6_exu_alu_result_cry_14.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_15 (
	.FCO(un6_exu_alu_result_cry_15_Z),
	.S(un6_exu_alu_result_cry_15_S),
	.Y(un6_exu_alu_result_cry_15_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[15]),
	.D(exu_operand_pc[15]),
	.A(exu_alu_operand1_i[15]),
	.FCI(un6_exu_alu_result_cry_14_Z)
);
defparam un6_exu_alu_result_cry_15.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_16 (
	.FCO(un6_exu_alu_result_cry_16_Z),
	.S(un6_exu_alu_result_cry_16_S),
	.Y(un6_exu_alu_result_cry_16_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[16]),
	.D(exu_operand_pc[16]),
	.A(exu_alu_operand1_i[16]),
	.FCI(un6_exu_alu_result_cry_15_Z)
);
defparam un6_exu_alu_result_cry_16.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_17 (
	.FCO(un6_exu_alu_result_cry_17_Z),
	.S(un6_exu_alu_result_cry_17_S),
	.Y(un6_exu_alu_result_cry_17_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[17]),
	.D(exu_operand_pc[17]),
	.A(exu_alu_operand1_i[17]),
	.FCI(un6_exu_alu_result_cry_16_Z)
);
defparam un6_exu_alu_result_cry_17.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_18 (
	.FCO(un6_exu_alu_result_cry_18_Z),
	.S(un6_exu_alu_result_cry_18_S),
	.Y(un6_exu_alu_result_cry_18_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[18]),
	.D(exu_operand_pc[18]),
	.A(exu_alu_operand1_i[18]),
	.FCI(un6_exu_alu_result_cry_17_Z)
);
defparam un6_exu_alu_result_cry_18.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_19 (
	.FCO(un6_exu_alu_result_cry_19_Z),
	.S(un6_exu_alu_result_cry_19_S),
	.Y(un6_exu_alu_result_cry_19_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[19]),
	.D(exu_operand_pc[19]),
	.A(exu_alu_operand1_i[19]),
	.FCI(un6_exu_alu_result_cry_18_Z)
);
defparam un6_exu_alu_result_cry_19.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_20 (
	.FCO(un6_exu_alu_result_cry_20_Z),
	.S(un6_exu_alu_result_cry_20_S),
	.Y(un6_exu_alu_result_cry_20_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[20]),
	.D(exu_operand_pc[20]),
	.A(exu_alu_operand1_i[20]),
	.FCI(un6_exu_alu_result_cry_19_Z)
);
defparam un6_exu_alu_result_cry_20.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_21 (
	.FCO(un6_exu_alu_result_cry_21_Z),
	.S(un6_exu_alu_result_cry_21_S),
	.Y(un6_exu_alu_result_cry_21_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[21]),
	.D(exu_operand_pc[21]),
	.A(exu_alu_operand1_i[21]),
	.FCI(un6_exu_alu_result_cry_20_Z)
);
defparam un6_exu_alu_result_cry_21.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_22 (
	.FCO(un6_exu_alu_result_cry_22_Z),
	.S(un6_exu_alu_result_cry_22_S),
	.Y(un6_exu_alu_result_cry_22_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[22]),
	.D(exu_operand_pc[22]),
	.A(exu_alu_operand1_i[22]),
	.FCI(un6_exu_alu_result_cry_21_Z)
);
defparam un6_exu_alu_result_cry_22.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_23 (
	.FCO(un6_exu_alu_result_cry_23_Z),
	.S(un6_exu_alu_result_cry_23_S),
	.Y(un6_exu_alu_result_cry_23_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[23]),
	.D(exu_operand_pc[23]),
	.A(un16_next_div_divisor_1_axb_23),
	.FCI(un6_exu_alu_result_cry_22_Z)
);
defparam un6_exu_alu_result_cry_23.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_24 (
	.FCO(un6_exu_alu_result_cry_24_Z),
	.S(un6_exu_alu_result_cry_24_S),
	.Y(un6_exu_alu_result_cry_24_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[24]),
	.D(exu_operand_pc[24]),
	.A(exu_alu_operand1_i[24]),
	.FCI(un6_exu_alu_result_cry_23_Z)
);
defparam un6_exu_alu_result_cry_24.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_25 (
	.FCO(un6_exu_alu_result_cry_25_Z),
	.S(un6_exu_alu_result_cry_25_S),
	.Y(un6_exu_alu_result_cry_25_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[25]),
	.D(exu_operand_pc[25]),
	.A(exu_alu_operand1_i[25]),
	.FCI(un6_exu_alu_result_cry_24_Z)
);
defparam un6_exu_alu_result_cry_25.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_26 (
	.FCO(un6_exu_alu_result_cry_26_Z),
	.S(un6_exu_alu_result_cry_26_S),
	.Y(un6_exu_alu_result_cry_26_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[26]),
	.D(exu_operand_pc[26]),
	.A(exu_alu_operand1_i[26]),
	.FCI(un6_exu_alu_result_cry_25_Z)
);
defparam un6_exu_alu_result_cry_26.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_27 (
	.FCO(un6_exu_alu_result_cry_27_Z),
	.S(un6_exu_alu_result_cry_27_S),
	.Y(un6_exu_alu_result_cry_27_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[27]),
	.D(exu_operand_pc[27]),
	.A(exu_alu_operand1_i[27]),
	.FCI(un6_exu_alu_result_cry_26_Z)
);
defparam un6_exu_alu_result_cry_27.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_28 (
	.FCO(un6_exu_alu_result_cry_28_Z),
	.S(un6_exu_alu_result_cry_28_S),
	.Y(un6_exu_alu_result_cry_28_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[28]),
	.D(exu_operand_pc[28]),
	.A(exu_alu_operand1_i[28]),
	.FCI(un6_exu_alu_result_cry_27_Z)
);
defparam un6_exu_alu_result_cry_28.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_cry_29 (
	.FCO(un6_exu_alu_result_cry_29_Z),
	.S(un6_exu_alu_result_cry_29_S),
	.Y(un6_exu_alu_result_cry_29_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[29]),
	.D(exu_operand_pc[29]),
	.A(exu_alu_operand1_i[29]),
	.FCI(un6_exu_alu_result_cry_28_Z)
);
defparam un6_exu_alu_result_cry_29.INIT=20'h51BE4;
// @29:11044
  ARI1 un6_exu_alu_result_s_31 (
	.FCO(un6_exu_alu_result_s_31_FCO),
	.S(un6_exu_alu_result_s_31_S),
	.Y(un6_exu_alu_result_s_31_Y),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand1_Z[31]),
	.D(GND),
	.A(VCC),
	.FCI(un6_exu_alu_result_cry_30_Z)
);
defparam un6_exu_alu_result_s_31.INIT=20'h49900;
// @29:11044
  ARI1 un6_exu_alu_result_cry_30 (
	.FCO(un6_exu_alu_result_cry_30_Z),
	.S(un6_exu_alu_result_cry_30_S),
	.Y(un6_exu_alu_result_cry_30_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[30]),
	.D(exu_operand_pc[30]),
	.A(exu_alu_operand1_i[30]),
	.FCI(un6_exu_alu_result_cry_29_Z)
);
defparam un6_exu_alu_result_cry_30.INIT=20'h51BE4;
// @29:11023
  ARI1 exu_alu_result_int_cry_0 (
	.FCO(exu_alu_result_int_cry_0_Z),
	.S(exu_alu_result_int_cry_0_S),
	.Y(exu_alu_result_int_cry_0_Y),
	.B(exu_result_reg_int_Z[32]),
	.C(start_slow_mul),
	.D(exu_operand_gpr_rs2_RNIFHCQO_Y[0]),
	.A(exu_alu_result_int),
	.FCI(GND)
);
defparam exu_alu_result_int_cry_0.INIT=20'h5748B;
// @29:11023
  ARI1 exu_alu_result_int_cry_1 (
	.FCO(exu_alu_result_int_cry_1_Z),
	.S(exu_alu_result_int_Z[1]),
	.Y(exu_alu_result_int_cry_1_Y),
	.B(exu_alu_operand1_Z[1]),
	.C(exu_result_reg_int_Z[33]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[1]),
	.FCI(exu_alu_result_int_cry_0_Z)
);
defparam exu_alu_result_int_cry_1.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_2 (
	.FCO(exu_alu_result_int_cry_2_Z),
	.S(exu_alu_result_int_Z[2]),
	.Y(exu_alu_result_int_cry_2_Y),
	.B(exu_alu_operand1_Z[2]),
	.C(exu_result_reg_int_Z[34]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[2]),
	.FCI(exu_alu_result_int_cry_1_Z)
);
defparam exu_alu_result_int_cry_2.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_3 (
	.FCO(exu_alu_result_int_cry_3_Z),
	.S(exu_alu_result_int_Z[3]),
	.Y(exu_alu_result_int_cry_3_Y),
	.B(exu_alu_operand1_Z[3]),
	.C(exu_result_reg_int_Z[35]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[3]),
	.FCI(exu_alu_result_int_cry_2_Z)
);
defparam exu_alu_result_int_cry_3.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_4 (
	.FCO(exu_alu_result_int_cry_4_Z),
	.S(exu_alu_result_int_Z[4]),
	.Y(exu_alu_result_int_cry_4_Y),
	.B(un16_next_div_divisor_1_axb_4),
	.C(exu_result_reg_int_Z[36]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[4]),
	.FCI(exu_alu_result_int_cry_3_Z)
);
defparam exu_alu_result_int_cry_4.INIT=20'h53AC5;
// @29:11023
  ARI1 exu_alu_result_int_cry_5 (
	.FCO(exu_alu_result_int_cry_5_Z),
	.S(exu_alu_result_int_Z[5]),
	.Y(exu_alu_result_int_cry_5_Y),
	.B(exu_alu_operand1_Z[5]),
	.C(exu_result_reg_int_Z[37]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[5]),
	.FCI(exu_alu_result_int_cry_4_Z)
);
defparam exu_alu_result_int_cry_5.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_6 (
	.FCO(exu_alu_result_int_cry_6_Z),
	.S(exu_alu_result_int_Z[6]),
	.Y(exu_alu_result_int_cry_6_Y),
	.B(exu_alu_operand1_Z[6]),
	.C(exu_result_reg_int_Z[38]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[6]),
	.FCI(exu_alu_result_int_cry_5_Z)
);
defparam exu_alu_result_int_cry_6.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_7 (
	.FCO(exu_alu_result_int_cry_7_Z),
	.S(exu_alu_result_int_Z[7]),
	.Y(exu_alu_result_int_cry_7_Y),
	.B(exu_alu_operand1_Z[7]),
	.C(exu_result_reg_int_Z[39]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[7]),
	.FCI(exu_alu_result_int_cry_6_Z)
);
defparam exu_alu_result_int_cry_7.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_8 (
	.FCO(exu_alu_result_int_cry_8_Z),
	.S(exu_alu_result_int_Z[8]),
	.Y(exu_alu_result_int_cry_8_Y),
	.B(exu_alu_operand1_Z[8]),
	.C(exu_result_reg_int_Z[40]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[8]),
	.FCI(exu_alu_result_int_cry_7_Z)
);
defparam exu_alu_result_int_cry_8.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_9 (
	.FCO(exu_alu_result_int_cry_9_Z),
	.S(exu_alu_result_int_Z[9]),
	.Y(exu_alu_result_int_cry_9_Y),
	.B(exu_alu_operand1_Z[9]),
	.C(exu_result_reg_int_Z[41]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[9]),
	.FCI(exu_alu_result_int_cry_8_Z)
);
defparam exu_alu_result_int_cry_9.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_10 (
	.FCO(exu_alu_result_int_cry_10_Z),
	.S(exu_alu_result_int_Z[10]),
	.Y(exu_alu_result_int_cry_10_Y),
	.B(exu_alu_operand1_Z[10]),
	.C(exu_result_reg_int_Z[42]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[10]),
	.FCI(exu_alu_result_int_cry_9_Z)
);
defparam exu_alu_result_int_cry_10.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_11 (
	.FCO(exu_alu_result_int_cry_11_Z),
	.S(exu_alu_result_int_Z[11]),
	.Y(exu_alu_result_int_cry_11_Y),
	.B(exu_alu_operand1_Z[11]),
	.C(exu_result_reg_int_Z[43]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[11]),
	.FCI(exu_alu_result_int_cry_10_Z)
);
defparam exu_alu_result_int_cry_11.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_12 (
	.FCO(exu_alu_result_int_cry_12_Z),
	.S(exu_alu_result_int_Z[12]),
	.Y(exu_alu_result_int_cry_12_Y),
	.B(exu_alu_operand1_Z[12]),
	.C(exu_result_reg_int_Z[44]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[12]),
	.FCI(exu_alu_result_int_cry_11_Z)
);
defparam exu_alu_result_int_cry_12.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_13 (
	.FCO(exu_alu_result_int_cry_13_Z),
	.S(exu_alu_result_int_Z[13]),
	.Y(exu_alu_result_int_cry_13_Y),
	.B(exu_alu_operand1_Z[13]),
	.C(exu_result_reg_int_Z[45]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[13]),
	.FCI(exu_alu_result_int_cry_12_Z)
);
defparam exu_alu_result_int_cry_13.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_14 (
	.FCO(exu_alu_result_int_cry_14_Z),
	.S(exu_alu_result_int_Z[14]),
	.Y(exu_alu_result_int_cry_14_Y),
	.B(un16_next_div_divisor_1_axb_14),
	.C(exu_result_reg_int_Z[46]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[14]),
	.FCI(exu_alu_result_int_cry_13_Z)
);
defparam exu_alu_result_int_cry_14.INIT=20'h53AC5;
// @29:11023
  ARI1 exu_alu_result_int_cry_15 (
	.FCO(exu_alu_result_int_cry_15_Z),
	.S(exu_alu_result_int_Z[15]),
	.Y(exu_alu_result_int_cry_15_Y),
	.B(exu_alu_operand1_Z[15]),
	.C(exu_result_reg_int_Z[47]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[15]),
	.FCI(exu_alu_result_int_cry_14_Z)
);
defparam exu_alu_result_int_cry_15.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_16 (
	.FCO(exu_alu_result_int_cry_16_Z),
	.S(exu_alu_result_int_Z[16]),
	.Y(exu_alu_result_int_cry_16_Y),
	.B(exu_alu_operand1_Z[16]),
	.C(exu_result_reg_int_Z[48]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[16]),
	.FCI(exu_alu_result_int_cry_15_Z)
);
defparam exu_alu_result_int_cry_16.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_17 (
	.FCO(exu_alu_result_int_cry_17_Z),
	.S(exu_alu_result_int_Z[17]),
	.Y(exu_alu_result_int_cry_17_Y),
	.B(exu_alu_operand1_Z[17]),
	.C(exu_result_reg_int_Z[49]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[17]),
	.FCI(exu_alu_result_int_cry_16_Z)
);
defparam exu_alu_result_int_cry_17.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_18 (
	.FCO(exu_alu_result_int_cry_18_Z),
	.S(exu_alu_result_int_Z[18]),
	.Y(exu_alu_result_int_cry_18_Y),
	.B(exu_alu_operand1_Z[18]),
	.C(exu_result_reg_int_Z[50]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[18]),
	.FCI(exu_alu_result_int_cry_17_Z)
);
defparam exu_alu_result_int_cry_18.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_19 (
	.FCO(exu_alu_result_int_cry_19_Z),
	.S(exu_alu_result_int_Z[19]),
	.Y(exu_alu_result_int_cry_19_Y),
	.B(exu_alu_operand1_Z[19]),
	.C(exu_result_reg_int_Z[51]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[19]),
	.FCI(exu_alu_result_int_cry_18_Z)
);
defparam exu_alu_result_int_cry_19.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_20 (
	.FCO(exu_alu_result_int_cry_20_Z),
	.S(exu_alu_result_int_Z[20]),
	.Y(exu_alu_result_int_cry_20_Y),
	.B(exu_alu_operand1_Z[20]),
	.C(exu_result_reg_int_Z[52]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[20]),
	.FCI(exu_alu_result_int_cry_19_Z)
);
defparam exu_alu_result_int_cry_20.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_21 (
	.FCO(exu_alu_result_int_cry_21_Z),
	.S(exu_alu_result_int_Z[21]),
	.Y(exu_alu_result_int_cry_21_Y),
	.B(exu_alu_operand1_Z[21]),
	.C(exu_result_reg_int_Z[53]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[21]),
	.FCI(exu_alu_result_int_cry_20_Z)
);
defparam exu_alu_result_int_cry_21.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_22 (
	.FCO(exu_alu_result_int_cry_22_Z),
	.S(exu_alu_result_int_Z[22]),
	.Y(exu_alu_result_int_cry_22_Y),
	.B(exu_alu_operand1_Z[22]),
	.C(exu_result_reg_int_Z[54]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[22]),
	.FCI(exu_alu_result_int_cry_21_Z)
);
defparam exu_alu_result_int_cry_22.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_23 (
	.FCO(exu_alu_result_int_cry_23_Z),
	.S(exu_alu_result_int_Z[23]),
	.Y(exu_alu_result_int_cry_23_Y),
	.B(un16_next_div_divisor_1_axb_23),
	.C(exu_result_reg_int_Z[55]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int[23]),
	.FCI(exu_alu_result_int_cry_22_Z)
);
defparam exu_alu_result_int_cry_23.INIT=20'h53AC5;
// @29:11023
  ARI1 exu_alu_result_int_cry_24 (
	.FCO(exu_alu_result_int_cry_24_Z),
	.S(exu_alu_result_int_Z[24]),
	.Y(exu_alu_result_int_cry_24_Y),
	.B(exu_alu_operand1_Z[24]),
	.C(exu_result_reg_int_Z[56]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[24]),
	.FCI(exu_alu_result_int_cry_23_Z)
);
defparam exu_alu_result_int_cry_24.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_25 (
	.FCO(exu_alu_result_int_cry_25_Z),
	.S(exu_alu_result_int_Z[25]),
	.Y(exu_alu_result_int_cry_25_Y),
	.B(exu_alu_operand1_Z[25]),
	.C(exu_result_reg_int_Z[57]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[25]),
	.FCI(exu_alu_result_int_cry_24_Z)
);
defparam exu_alu_result_int_cry_25.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_26 (
	.FCO(exu_alu_result_int_cry_26_Z),
	.S(exu_alu_result_int_Z[26]),
	.Y(exu_alu_result_int_cry_26_Y),
	.B(exu_alu_operand1_Z[26]),
	.C(exu_result_reg_int_Z[58]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[26]),
	.FCI(exu_alu_result_int_cry_25_Z)
);
defparam exu_alu_result_int_cry_26.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_27 (
	.FCO(exu_alu_result_int_cry_27_Z),
	.S(exu_alu_result_int_Z[27]),
	.Y(exu_alu_result_int_cry_27_Y),
	.B(exu_alu_operand1_Z[27]),
	.C(exu_result_reg_int_Z[59]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[27]),
	.FCI(exu_alu_result_int_cry_26_Z)
);
defparam exu_alu_result_int_cry_27.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_28 (
	.FCO(exu_alu_result_int_cry_28_Z),
	.S(exu_alu_result_int_Z[28]),
	.Y(exu_alu_result_int_cry_28_Y),
	.B(exu_alu_operand1_Z[28]),
	.C(exu_result_reg_int_Z[60]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[28]),
	.FCI(exu_alu_result_int_cry_27_Z)
);
defparam exu_alu_result_int_cry_28.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_29 (
	.FCO(exu_alu_result_int_cry_29_Z),
	.S(exu_alu_result_int_Z[29]),
	.Y(exu_alu_result_int_cry_29_Y),
	.B(exu_alu_operand1_Z[29]),
	.C(exu_result_reg_int_Z[61]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[29]),
	.FCI(exu_alu_result_int_cry_28_Z)
);
defparam exu_alu_result_int_cry_29.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_cry_30 (
	.FCO(exu_alu_result_int_cry_30_Z),
	.S(exu_alu_result_int_Z[30]),
	.Y(exu_alu_result_int_cry_30_Y),
	.B(exu_alu_operand1_Z[30]),
	.C(exu_result_reg_int_Z[62]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[30]),
	.FCI(exu_alu_result_int_cry_29_Z)
);
defparam exu_alu_result_int_cry_30.INIT=20'h535CA;
// @29:11023
  ARI1 exu_alu_result_int_s_32 (
	.FCO(exu_alu_result_int_s_32_FCO),
	.S(exu_alu_result_int_Z[32]),
	.Y(exu_alu_result_int_s_32_Y),
	.B(exu_alu_operand0_int_Z[32]),
	.C(exu_result_reg_int_Z[64]),
	.D(start_slow_mul),
	.A(VCC),
	.FCI(exu_alu_result_int_cry_31_Z)
);
defparam exu_alu_result_int_s_32.INIT=20'h46A00;
// @29:11023
  ARI1 exu_alu_result_int_cry_31 (
	.FCO(exu_alu_result_int_cry_31_Z),
	.S(exu_alu_result_int_Z[31]),
	.Y(exu_alu_result_int_cry_31_Y),
	.B(exu_alu_operand1_Z[31]),
	.C(exu_result_reg_int_Z[63]),
	.D(start_slow_mul),
	.A(exu_alu_operand0_int_Z[31]),
	.FCI(exu_alu_result_int_cry_30_Z)
);
defparam exu_alu_result_int_cry_31.INIT=20'h535CA;
// @29:11431
  ARI1 un1_dividend_cry_0 (
	.FCO(un1_dividend_cry_0_Z),
	.S(un1_dividend_cry_0_S),
	.Y(un1_dividend_cry_0_Y),
	.B(dividend_Z[0]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[0]),
	.FCI(GND)
);
defparam un1_dividend_cry_0.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_1 (
	.FCO(un1_dividend_cry_1_Z),
	.S(un1_dividend_cry_1_S),
	.Y(un1_dividend_cry_1_Y),
	.B(dividend_Z[1]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[1]),
	.FCI(un1_dividend_cry_0_Z)
);
defparam un1_dividend_cry_1.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_2 (
	.FCO(un1_dividend_cry_2_Z),
	.S(un1_dividend_cry_2_S),
	.Y(un1_dividend_cry_2_Y),
	.B(dividend_Z[2]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[2]),
	.FCI(un1_dividend_cry_1_Z)
);
defparam un1_dividend_cry_2.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_3 (
	.FCO(un1_dividend_cry_3_Z),
	.S(un1_dividend_cry_3_S),
	.Y(un1_dividend_cry_3_Y),
	.B(dividend_Z[3]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[3]),
	.FCI(un1_dividend_cry_2_Z)
);
defparam un1_dividend_cry_3.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_4 (
	.FCO(un1_dividend_cry_4_Z),
	.S(un1_dividend_cry_4_S),
	.Y(un1_dividend_cry_4_Y),
	.B(dividend_Z[4]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[4]),
	.FCI(un1_dividend_cry_3_Z)
);
defparam un1_dividend_cry_4.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_5 (
	.FCO(un1_dividend_cry_5_Z),
	.S(un1_dividend_cry_5_S),
	.Y(un1_dividend_cry_5_Y),
	.B(dividend_Z[5]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[5]),
	.FCI(un1_dividend_cry_4_Z)
);
defparam un1_dividend_cry_5.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_6 (
	.FCO(un1_dividend_cry_6_Z),
	.S(un1_dividend_cry_6_S),
	.Y(un1_dividend_cry_6_Y),
	.B(dividend_Z[6]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[6]),
	.FCI(un1_dividend_cry_5_Z)
);
defparam un1_dividend_cry_6.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_7 (
	.FCO(un1_dividend_cry_7_Z),
	.S(un1_dividend_cry_7_S),
	.Y(un1_dividend_cry_7_Y),
	.B(dividend_Z[7]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[7]),
	.FCI(un1_dividend_cry_6_Z)
);
defparam un1_dividend_cry_7.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_8 (
	.FCO(un1_dividend_cry_8_Z),
	.S(un1_dividend_cry_8_S),
	.Y(un1_dividend_cry_8_Y),
	.B(dividend_Z[8]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[8]),
	.FCI(un1_dividend_cry_7_Z)
);
defparam un1_dividend_cry_8.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_9 (
	.FCO(un1_dividend_cry_9_Z),
	.S(un1_dividend_cry_9_S),
	.Y(un1_dividend_cry_9_Y),
	.B(dividend_Z[9]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[9]),
	.FCI(un1_dividend_cry_8_Z)
);
defparam un1_dividend_cry_9.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_10 (
	.FCO(un1_dividend_cry_10_Z),
	.S(un1_dividend_cry_10_S),
	.Y(un1_dividend_cry_10_Y),
	.B(dividend_Z[10]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[10]),
	.FCI(un1_dividend_cry_9_Z)
);
defparam un1_dividend_cry_10.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_11 (
	.FCO(un1_dividend_cry_11_Z),
	.S(un1_dividend_cry_11_S),
	.Y(un1_dividend_cry_11_Y),
	.B(dividend_Z[11]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[11]),
	.FCI(un1_dividend_cry_10_Z)
);
defparam un1_dividend_cry_11.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_12 (
	.FCO(un1_dividend_cry_12_Z),
	.S(un1_dividend_cry_12_S),
	.Y(un1_dividend_cry_12_Y),
	.B(dividend_Z[12]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[12]),
	.FCI(un1_dividend_cry_11_Z)
);
defparam un1_dividend_cry_12.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_13 (
	.FCO(un1_dividend_cry_13_Z),
	.S(un1_dividend_cry_13_S),
	.Y(un1_dividend_cry_13_Y),
	.B(dividend_Z[13]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[13]),
	.FCI(un1_dividend_cry_12_Z)
);
defparam un1_dividend_cry_13.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_14 (
	.FCO(un1_dividend_cry_14_Z),
	.S(un1_dividend_cry_14_S),
	.Y(un1_dividend_cry_14_Y),
	.B(dividend_Z[14]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[14]),
	.FCI(un1_dividend_cry_13_Z)
);
defparam un1_dividend_cry_14.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_15 (
	.FCO(un1_dividend_cry_15_Z),
	.S(un1_dividend_cry_15_S),
	.Y(un1_dividend_cry_15_Y),
	.B(dividend_Z[15]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[15]),
	.FCI(un1_dividend_cry_14_Z)
);
defparam un1_dividend_cry_15.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_16 (
	.FCO(un1_dividend_cry_16_Z),
	.S(un1_dividend_cry_16_S),
	.Y(un1_dividend_cry_16_Y),
	.B(dividend_Z[16]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[16]),
	.FCI(un1_dividend_cry_15_Z)
);
defparam un1_dividend_cry_16.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_17 (
	.FCO(un1_dividend_cry_17_Z),
	.S(un1_dividend_cry_17_S),
	.Y(un1_dividend_cry_17_Y),
	.B(dividend_Z[17]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[17]),
	.FCI(un1_dividend_cry_16_Z)
);
defparam un1_dividend_cry_17.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_18 (
	.FCO(un1_dividend_cry_18_Z),
	.S(un1_dividend_cry_18_S),
	.Y(un1_dividend_cry_18_Y),
	.B(dividend_Z[18]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[18]),
	.FCI(un1_dividend_cry_17_Z)
);
defparam un1_dividend_cry_18.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_19 (
	.FCO(un1_dividend_cry_19_Z),
	.S(un1_dividend_cry_19_S),
	.Y(un1_dividend_cry_19_Y),
	.B(dividend_Z[19]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[19]),
	.FCI(un1_dividend_cry_18_Z)
);
defparam un1_dividend_cry_19.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_20 (
	.FCO(un1_dividend_cry_20_Z),
	.S(un1_dividend_cry_20_S),
	.Y(un1_dividend_cry_20_Y),
	.B(dividend_Z[20]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[20]),
	.FCI(un1_dividend_cry_19_Z)
);
defparam un1_dividend_cry_20.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_21 (
	.FCO(un1_dividend_cry_21_Z),
	.S(un1_dividend_cry_21_S),
	.Y(un1_dividend_cry_21_Y),
	.B(dividend_Z[21]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[21]),
	.FCI(un1_dividend_cry_20_Z)
);
defparam un1_dividend_cry_21.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_22 (
	.FCO(un1_dividend_cry_22_Z),
	.S(un1_dividend_cry_22_S),
	.Y(un1_dividend_cry_22_Y),
	.B(dividend_Z[22]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[22]),
	.FCI(un1_dividend_cry_21_Z)
);
defparam un1_dividend_cry_22.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_23 (
	.FCO(un1_dividend_cry_23_Z),
	.S(un1_dividend_cry_23_S),
	.Y(un1_dividend_cry_23_Y),
	.B(dividend_Z[23]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[23]),
	.FCI(un1_dividend_cry_22_Z)
);
defparam un1_dividend_cry_23.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_24 (
	.FCO(un1_dividend_cry_24_Z),
	.S(un1_dividend_cry_24_S),
	.Y(un1_dividend_cry_24_Y),
	.B(dividend_Z[24]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[24]),
	.FCI(un1_dividend_cry_23_Z)
);
defparam un1_dividend_cry_24.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_25 (
	.FCO(un1_dividend_cry_25_Z),
	.S(un1_dividend_cry_25_S),
	.Y(un1_dividend_cry_25_Y),
	.B(dividend_Z[25]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[25]),
	.FCI(un1_dividend_cry_24_Z)
);
defparam un1_dividend_cry_25.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_26 (
	.FCO(un1_dividend_cry_26_Z),
	.S(un1_dividend_cry_26_S),
	.Y(un1_dividend_cry_26_Y),
	.B(dividend_Z[26]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[26]),
	.FCI(un1_dividend_cry_25_Z)
);
defparam un1_dividend_cry_26.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_27 (
	.FCO(un1_dividend_cry_27_Z),
	.S(un1_dividend_cry_27_S),
	.Y(un1_dividend_cry_27_Y),
	.B(dividend_Z[27]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[27]),
	.FCI(un1_dividend_cry_26_Z)
);
defparam un1_dividend_cry_27.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_28 (
	.FCO(un1_dividend_cry_28_Z),
	.S(un1_dividend_cry_28_S),
	.Y(un1_dividend_cry_28_Y),
	.B(dividend_Z[28]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[28]),
	.FCI(un1_dividend_cry_27_Z)
);
defparam un1_dividend_cry_28.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_29 (
	.FCO(un1_dividend_cry_29_Z),
	.S(un1_dividend_cry_29_S),
	.Y(un1_dividend_cry_29_Y),
	.B(dividend_Z[29]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[29]),
	.FCI(un1_dividend_cry_28_Z)
);
defparam un1_dividend_cry_29.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_30 (
	.FCO(un1_dividend_cry_30_Z),
	.S(un1_dividend_cry_30_S),
	.Y(un1_dividend_cry_30_Y),
	.B(dividend_Z[30]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[30]),
	.FCI(un1_dividend_cry_29_Z)
);
defparam un1_dividend_cry_30.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_31 (
	.FCO(un1_dividend_cry_31_Z),
	.S(un1_dividend_cry_31_S),
	.Y(un1_dividend_cry_31_Y),
	.B(dividend_Z[31]),
	.C(GND),
	.D(GND),
	.A(div_divisor_Z[31]),
	.FCI(un1_dividend_cry_30_Z)
);
defparam un1_dividend_cry_31.INIT=20'h5AA55;
// @29:11431
  ARI1 un1_dividend_cry_32 (
	.FCO(un1_dividend_cry_32_Z),
	.S(un1_dividend_cry_32_S),
	.Y(un1_dividend_cry_32_Y),
	.B(div_divisor_Z[32]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_31_Z)
);
defparam un1_dividend_cry_32.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_33 (
	.FCO(un1_dividend_cry_33_Z),
	.S(un1_dividend_cry_33_S),
	.Y(un1_dividend_cry_33_Y),
	.B(div_divisor_Z[33]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_32_Z)
);
defparam un1_dividend_cry_33.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_34 (
	.FCO(un1_dividend_cry_34_Z),
	.S(un1_dividend_cry_34_S),
	.Y(un1_dividend_cry_34_Y),
	.B(div_divisor_Z[34]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_33_Z)
);
defparam un1_dividend_cry_34.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_35 (
	.FCO(un1_dividend_cry_35_Z),
	.S(un1_dividend_cry_35_S),
	.Y(un1_dividend_cry_35_Y),
	.B(div_divisor_Z[35]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_34_Z)
);
defparam un1_dividend_cry_35.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_36 (
	.FCO(un1_dividend_cry_36_Z),
	.S(un1_dividend_cry_36_S),
	.Y(un1_dividend_cry_36_Y),
	.B(div_divisor_Z[36]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_35_Z)
);
defparam un1_dividend_cry_36.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_37 (
	.FCO(un1_dividend_cry_37_Z),
	.S(un1_dividend_cry_37_S),
	.Y(un1_dividend_cry_37_Y),
	.B(div_divisor_Z[37]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_36_Z)
);
defparam un1_dividend_cry_37.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_38 (
	.FCO(un1_dividend_cry_38_Z),
	.S(un1_dividend_cry_38_S),
	.Y(un1_dividend_cry_38_Y),
	.B(div_divisor_Z[38]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_37_Z)
);
defparam un1_dividend_cry_38.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_39 (
	.FCO(un1_dividend_cry_39_Z),
	.S(un1_dividend_cry_39_S),
	.Y(un1_dividend_cry_39_Y),
	.B(div_divisor_Z[39]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_38_Z)
);
defparam un1_dividend_cry_39.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_40 (
	.FCO(un1_dividend_cry_40_Z),
	.S(un1_dividend_cry_40_S),
	.Y(un1_dividend_cry_40_Y),
	.B(div_divisor_Z[40]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_39_Z)
);
defparam un1_dividend_cry_40.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_41 (
	.FCO(un1_dividend_cry_41_Z),
	.S(un1_dividend_cry_41_S),
	.Y(un1_dividend_cry_41_Y),
	.B(div_divisor_Z[41]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_40_Z)
);
defparam un1_dividend_cry_41.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_42 (
	.FCO(un1_dividend_cry_42_Z),
	.S(un1_dividend_cry_42_S),
	.Y(un1_dividend_cry_42_Y),
	.B(div_divisor_Z[42]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_41_Z)
);
defparam un1_dividend_cry_42.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_43 (
	.FCO(un1_dividend_cry_43_Z),
	.S(un1_dividend_cry_43_S),
	.Y(un1_dividend_cry_43_Y),
	.B(div_divisor_Z[43]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_42_Z)
);
defparam un1_dividend_cry_43.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_44 (
	.FCO(un1_dividend_cry_44_Z),
	.S(un1_dividend_cry_44_S),
	.Y(un1_dividend_cry_44_Y),
	.B(div_divisor_Z[44]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_43_Z)
);
defparam un1_dividend_cry_44.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_45 (
	.FCO(un1_dividend_cry_45_Z),
	.S(un1_dividend_cry_45_S),
	.Y(un1_dividend_cry_45_Y),
	.B(div_divisor_Z[45]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_44_Z)
);
defparam un1_dividend_cry_45.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_46 (
	.FCO(un1_dividend_cry_46_Z),
	.S(un1_dividend_cry_46_S),
	.Y(un1_dividend_cry_46_Y),
	.B(div_divisor_Z[46]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_45_Z)
);
defparam un1_dividend_cry_46.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_47 (
	.FCO(un1_dividend_cry_47_Z),
	.S(un1_dividend_cry_47_S),
	.Y(un1_dividend_cry_47_Y),
	.B(div_divisor_Z[47]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_46_Z)
);
defparam un1_dividend_cry_47.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_48 (
	.FCO(un1_dividend_cry_48_Z),
	.S(un1_dividend_cry_48_S),
	.Y(un1_dividend_cry_48_Y),
	.B(div_divisor_Z[48]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_47_Z)
);
defparam un1_dividend_cry_48.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_49 (
	.FCO(un1_dividend_cry_49_Z),
	.S(un1_dividend_cry_49_S),
	.Y(un1_dividend_cry_49_Y),
	.B(div_divisor_Z[49]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_48_Z)
);
defparam un1_dividend_cry_49.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_50 (
	.FCO(un1_dividend_cry_50_Z),
	.S(un1_dividend_cry_50_S),
	.Y(un1_dividend_cry_50_Y),
	.B(div_divisor_Z[50]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_49_Z)
);
defparam un1_dividend_cry_50.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_51 (
	.FCO(un1_dividend_cry_51_Z),
	.S(un1_dividend_cry_51_S),
	.Y(un1_dividend_cry_51_Y),
	.B(div_divisor_Z[51]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_50_Z)
);
defparam un1_dividend_cry_51.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_52 (
	.FCO(un1_dividend_cry_52_Z),
	.S(un1_dividend_cry_52_S),
	.Y(un1_dividend_cry_52_Y),
	.B(div_divisor_Z[52]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_51_Z)
);
defparam un1_dividend_cry_52.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_53 (
	.FCO(un1_dividend_cry_53_Z),
	.S(un1_dividend_cry_53_S),
	.Y(un1_dividend_cry_53_Y),
	.B(div_divisor_Z[53]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_52_Z)
);
defparam un1_dividend_cry_53.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_54 (
	.FCO(un1_dividend_cry_54_Z),
	.S(un1_dividend_cry_54_S),
	.Y(un1_dividend_cry_54_Y),
	.B(div_divisor_Z[54]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_53_Z)
);
defparam un1_dividend_cry_54.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_55 (
	.FCO(un1_dividend_cry_55_Z),
	.S(un1_dividend_cry_55_S),
	.Y(un1_dividend_cry_55_Y),
	.B(div_divisor_Z[55]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_54_Z)
);
defparam un1_dividend_cry_55.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_56 (
	.FCO(un1_dividend_cry_56_Z),
	.S(un1_dividend_cry_56_S),
	.Y(un1_dividend_cry_56_Y),
	.B(div_divisor_Z[56]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_55_Z)
);
defparam un1_dividend_cry_56.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_57 (
	.FCO(un1_dividend_cry_57_Z),
	.S(un1_dividend_cry_57_S),
	.Y(un1_dividend_cry_57_Y),
	.B(div_divisor_Z[57]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_56_Z)
);
defparam un1_dividend_cry_57.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_58 (
	.FCO(un1_dividend_cry_58_Z),
	.S(un1_dividend_cry_58_S),
	.Y(un1_dividend_cry_58_Y),
	.B(div_divisor_Z[58]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_57_Z)
);
defparam un1_dividend_cry_58.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_59 (
	.FCO(un1_dividend_cry_59_Z),
	.S(un1_dividend_cry_59_S),
	.Y(un1_dividend_cry_59_Y),
	.B(div_divisor_Z[59]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_58_Z)
);
defparam un1_dividend_cry_59.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_60 (
	.FCO(un1_dividend_cry_60_Z),
	.S(un1_dividend_cry_60_S),
	.Y(un1_dividend_cry_60_Y),
	.B(div_divisor_Z[60]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_59_Z)
);
defparam un1_dividend_cry_60.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_61 (
	.FCO(un1_dividend_cry_61_Z),
	.S(un1_dividend_cry_61_S),
	.Y(un1_dividend_cry_61_Y),
	.B(div_divisor_Z[61]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_60_Z)
);
defparam un1_dividend_cry_61.INIT=20'h65500;
// @29:11431
  ARI1 un1_dividend_cry_62 (
	.FCO(un1_dividend_cry_62_Z),
	.S(un1_dividend_cry_62_S),
	.Y(un1_dividend_cry_62_Y),
	.B(div_divisor_Z[62]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_dividend_cry_61_Z)
);
defparam un1_dividend_cry_62.INIT=20'h65500;
// @29:11141
  ARI1 un120_exu_alu_result_cry_0 (
	.FCO(un120_exu_alu_result_cry_0_Z),
	.S(un120_exu_alu_result_cry_0_S),
	.Y(un120_exu_alu_result_cry_0_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[0]),
	.D(exu_operand_pc[0]),
	.A(N_147_i),
	.FCI(GND)
);
defparam un120_exu_alu_result_cry_0.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_1 (
	.FCO(un120_exu_alu_result_cry_1_Z),
	.S(un120_exu_alu_result_cry_1_S),
	.Y(un120_exu_alu_result_cry_1_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[1]),
	.D(exu_operand_pc[1]),
	.A(exu_alu_operand1_Z[1]),
	.FCI(un120_exu_alu_result_cry_0_Z)
);
defparam un120_exu_alu_result_cry_1.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_2 (
	.FCO(un120_exu_alu_result_cry_2_Z),
	.S(un120_exu_alu_result_cry_2_S),
	.Y(un120_exu_alu_result_cry_2_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[2]),
	.D(exu_operand_pc[2]),
	.A(exu_alu_operand1_Z[2]),
	.FCI(un120_exu_alu_result_cry_1_Z)
);
defparam un120_exu_alu_result_cry_2.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_3 (
	.FCO(un120_exu_alu_result_cry_3_Z),
	.S(un120_exu_alu_result_cry_3_S),
	.Y(un120_exu_alu_result_cry_3_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[3]),
	.D(exu_operand_pc[3]),
	.A(exu_alu_operand1_Z[3]),
	.FCI(un120_exu_alu_result_cry_2_Z)
);
defparam un120_exu_alu_result_cry_3.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_4 (
	.FCO(un120_exu_alu_result_cry_4_Z),
	.S(un120_exu_alu_result_cry_4_S),
	.Y(un120_exu_alu_result_cry_4_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[4]),
	.D(exu_operand_pc[4]),
	.A(N_145_i),
	.FCI(un120_exu_alu_result_cry_3_Z)
);
defparam un120_exu_alu_result_cry_4.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_5 (
	.FCO(un120_exu_alu_result_cry_5_Z),
	.S(un120_exu_alu_result_cry_5_S),
	.Y(un120_exu_alu_result_cry_5_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[5]),
	.D(exu_operand_pc[5]),
	.A(exu_alu_operand1_Z[5]),
	.FCI(un120_exu_alu_result_cry_4_Z)
);
defparam un120_exu_alu_result_cry_5.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_6 (
	.FCO(un120_exu_alu_result_cry_6_Z),
	.S(un120_exu_alu_result_cry_6_S),
	.Y(un120_exu_alu_result_cry_6_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[6]),
	.D(exu_operand_pc[6]),
	.A(exu_alu_operand1_Z[6]),
	.FCI(un120_exu_alu_result_cry_5_Z)
);
defparam un120_exu_alu_result_cry_6.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_7 (
	.FCO(un120_exu_alu_result_cry_7_Z),
	.S(un120_exu_alu_result_cry_7_S),
	.Y(un120_exu_alu_result_cry_7_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[7]),
	.D(exu_operand_pc[7]),
	.A(exu_alu_operand1_Z[7]),
	.FCI(un120_exu_alu_result_cry_6_Z)
);
defparam un120_exu_alu_result_cry_7.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_8 (
	.FCO(un120_exu_alu_result_cry_8_Z),
	.S(un120_exu_alu_result_cry_8_S),
	.Y(un120_exu_alu_result_cry_8_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[8]),
	.D(exu_operand_pc[8]),
	.A(exu_alu_operand1_Z[8]),
	.FCI(un120_exu_alu_result_cry_7_Z)
);
defparam un120_exu_alu_result_cry_8.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_9 (
	.FCO(un120_exu_alu_result_cry_9_Z),
	.S(un120_exu_alu_result_cry_9_S),
	.Y(un120_exu_alu_result_cry_9_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[9]),
	.D(exu_operand_pc[9]),
	.A(exu_alu_operand1_Z[9]),
	.FCI(un120_exu_alu_result_cry_8_Z)
);
defparam un120_exu_alu_result_cry_9.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_10 (
	.FCO(un120_exu_alu_result_cry_10_Z),
	.S(un120_exu_alu_result_cry_10_S),
	.Y(un120_exu_alu_result_cry_10_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[10]),
	.D(exu_operand_pc[10]),
	.A(exu_alu_operand1_Z[10]),
	.FCI(un120_exu_alu_result_cry_9_Z)
);
defparam un120_exu_alu_result_cry_10.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_11 (
	.FCO(un120_exu_alu_result_cry_11_Z),
	.S(un120_exu_alu_result_cry_11_S),
	.Y(un120_exu_alu_result_cry_11_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[11]),
	.D(exu_operand_pc[11]),
	.A(exu_alu_operand1_Z[11]),
	.FCI(un120_exu_alu_result_cry_10_Z)
);
defparam un120_exu_alu_result_cry_11.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_12 (
	.FCO(un120_exu_alu_result_cry_12_Z),
	.S(un120_exu_alu_result_cry_12_S),
	.Y(un120_exu_alu_result_cry_12_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[12]),
	.D(exu_operand_pc[12]),
	.A(exu_alu_operand1_Z[12]),
	.FCI(un120_exu_alu_result_cry_11_Z)
);
defparam un120_exu_alu_result_cry_12.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_13 (
	.FCO(un120_exu_alu_result_cry_13_Z),
	.S(un120_exu_alu_result_cry_13_S),
	.Y(un120_exu_alu_result_cry_13_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[13]),
	.D(exu_operand_pc[13]),
	.A(exu_alu_operand1_Z[13]),
	.FCI(un120_exu_alu_result_cry_12_Z)
);
defparam un120_exu_alu_result_cry_13.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_14 (
	.FCO(un120_exu_alu_result_cry_14_Z),
	.S(un120_exu_alu_result_cry_14_S),
	.Y(un120_exu_alu_result_cry_14_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[14]),
	.D(exu_operand_pc[14]),
	.A(N_151_i),
	.FCI(un120_exu_alu_result_cry_13_Z)
);
defparam un120_exu_alu_result_cry_14.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_15 (
	.FCO(un120_exu_alu_result_cry_15_Z),
	.S(un120_exu_alu_result_cry_15_S),
	.Y(un120_exu_alu_result_cry_15_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[15]),
	.D(exu_operand_pc[15]),
	.A(exu_alu_operand1_Z[15]),
	.FCI(un120_exu_alu_result_cry_14_Z)
);
defparam un120_exu_alu_result_cry_15.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_16 (
	.FCO(un120_exu_alu_result_cry_16_Z),
	.S(un120_exu_alu_result_cry_16_S),
	.Y(un120_exu_alu_result_cry_16_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[16]),
	.D(exu_operand_pc[16]),
	.A(exu_alu_operand1_Z[16]),
	.FCI(un120_exu_alu_result_cry_15_Z)
);
defparam un120_exu_alu_result_cry_16.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_17 (
	.FCO(un120_exu_alu_result_cry_17_Z),
	.S(un120_exu_alu_result_cry_17_S),
	.Y(un120_exu_alu_result_cry_17_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[17]),
	.D(exu_operand_pc[17]),
	.A(exu_alu_operand1_Z[17]),
	.FCI(un120_exu_alu_result_cry_16_Z)
);
defparam un120_exu_alu_result_cry_17.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_18 (
	.FCO(un120_exu_alu_result_cry_18_Z),
	.S(un120_exu_alu_result_cry_18_S),
	.Y(un120_exu_alu_result_cry_18_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[18]),
	.D(exu_operand_pc[18]),
	.A(exu_alu_operand1_Z[18]),
	.FCI(un120_exu_alu_result_cry_17_Z)
);
defparam un120_exu_alu_result_cry_18.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_19 (
	.FCO(un120_exu_alu_result_cry_19_Z),
	.S(un120_exu_alu_result_cry_19_S),
	.Y(un120_exu_alu_result_cry_19_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[19]),
	.D(exu_operand_pc[19]),
	.A(exu_alu_operand1_Z[19]),
	.FCI(un120_exu_alu_result_cry_18_Z)
);
defparam un120_exu_alu_result_cry_19.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_20 (
	.FCO(un120_exu_alu_result_cry_20_Z),
	.S(un120_exu_alu_result_cry_20_S),
	.Y(un120_exu_alu_result_cry_20_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[20]),
	.D(exu_operand_pc[20]),
	.A(exu_alu_operand1_Z[20]),
	.FCI(un120_exu_alu_result_cry_19_Z)
);
defparam un120_exu_alu_result_cry_20.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_21 (
	.FCO(un120_exu_alu_result_cry_21_Z),
	.S(un120_exu_alu_result_cry_21_S),
	.Y(un120_exu_alu_result_cry_21_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[21]),
	.D(exu_operand_pc[21]),
	.A(exu_alu_operand1_Z[21]),
	.FCI(un120_exu_alu_result_cry_20_Z)
);
defparam un120_exu_alu_result_cry_21.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_22 (
	.FCO(un120_exu_alu_result_cry_22_Z),
	.S(un120_exu_alu_result_cry_22_S),
	.Y(un120_exu_alu_result_cry_22_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[22]),
	.D(exu_operand_pc[22]),
	.A(exu_alu_operand1_Z[22]),
	.FCI(un120_exu_alu_result_cry_21_Z)
);
defparam un120_exu_alu_result_cry_22.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_23 (
	.FCO(un120_exu_alu_result_cry_23_Z),
	.S(un120_exu_alu_result_cry_23_S),
	.Y(un120_exu_alu_result_cry_23_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[23]),
	.D(exu_operand_pc[23]),
	.A(N_149_i),
	.FCI(un120_exu_alu_result_cry_22_Z)
);
defparam un120_exu_alu_result_cry_23.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_24 (
	.FCO(un120_exu_alu_result_cry_24_Z),
	.S(un120_exu_alu_result_cry_24_S),
	.Y(un120_exu_alu_result_cry_24_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[24]),
	.D(exu_operand_pc[24]),
	.A(exu_alu_operand1_Z[24]),
	.FCI(un120_exu_alu_result_cry_23_Z)
);
defparam un120_exu_alu_result_cry_24.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_25 (
	.FCO(un120_exu_alu_result_cry_25_Z),
	.S(un120_exu_alu_result_cry_25_S),
	.Y(un120_exu_alu_result_cry_25_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[25]),
	.D(exu_operand_pc[25]),
	.A(exu_alu_operand1_Z[25]),
	.FCI(un120_exu_alu_result_cry_24_Z)
);
defparam un120_exu_alu_result_cry_25.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_26 (
	.FCO(un120_exu_alu_result_cry_26_Z),
	.S(un120_exu_alu_result_cry_26_S),
	.Y(un120_exu_alu_result_cry_26_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[26]),
	.D(exu_operand_pc[26]),
	.A(exu_alu_operand1_Z[26]),
	.FCI(un120_exu_alu_result_cry_25_Z)
);
defparam un120_exu_alu_result_cry_26.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_27 (
	.FCO(un120_exu_alu_result_cry_27_Z),
	.S(un120_exu_alu_result_cry_27_S),
	.Y(un120_exu_alu_result_cry_27_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[27]),
	.D(exu_operand_pc[27]),
	.A(exu_alu_operand1_Z[27]),
	.FCI(un120_exu_alu_result_cry_26_Z)
);
defparam un120_exu_alu_result_cry_27.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_28 (
	.FCO(un120_exu_alu_result_cry_28_Z),
	.S(un120_exu_alu_result_cry_28_S),
	.Y(un120_exu_alu_result_cry_28_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[28]),
	.D(exu_operand_pc[28]),
	.A(exu_alu_operand1_Z[28]),
	.FCI(un120_exu_alu_result_cry_27_Z)
);
defparam un120_exu_alu_result_cry_28.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_29 (
	.FCO(un120_exu_alu_result_cry_29_Z),
	.S(un120_exu_alu_result_cry_29_S),
	.Y(un120_exu_alu_result_cry_29_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[29]),
	.D(exu_operand_pc[29]),
	.A(exu_alu_operand1_Z[29]),
	.FCI(un120_exu_alu_result_cry_28_Z)
);
defparam un120_exu_alu_result_cry_29.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_30 (
	.FCO(un120_exu_alu_result_cry_30_Z),
	.S(un120_exu_alu_result_cry_30_S),
	.Y(un120_exu_alu_result_cry_30_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[30]),
	.D(exu_operand_pc[30]),
	.A(exu_alu_operand1_Z[30]),
	.FCI(un120_exu_alu_result_cry_29_Z)
);
defparam un120_exu_alu_result_cry_30.INIT=20'h5E41B;
// @29:11141
  ARI1 un120_exu_alu_result_cry_31 (
	.FCO(un120_exu_alu_result_i),
	.S(un120_exu_alu_result_cry_31_S),
	.Y(un120_exu_alu_result_cry_31_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[31]),
	.D(exu_operand_pc[31]),
	.A(exu_alu_operand1_Z[31]),
	.FCI(un120_exu_alu_result_cry_30_Z)
);
defparam un120_exu_alu_result_cry_31.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_0 (
	.FCO(un128_exu_alu_result_cry_0_Z),
	.S(un128_exu_alu_result_cry_0_S),
	.Y(un128_exu_alu_result_cry_0_Y),
	.B(exu_operand_pc[0]),
	.C(exu_operand_gpr_rs1[0]),
	.D(alu_operand0_mux_sel[0]),
	.A(N_147_i),
	.FCI(GND)
);
defparam un128_exu_alu_result_cry_0.INIT=20'h5AC53;
// @29:11147
  ARI1 un128_exu_alu_result_cry_1 (
	.FCO(un128_exu_alu_result_cry_1_Z),
	.S(un128_exu_alu_result_cry_1_S),
	.Y(un128_exu_alu_result_cry_1_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[1]),
	.D(exu_operand_pc[1]),
	.A(exu_alu_operand1_Z[1]),
	.FCI(un128_exu_alu_result_cry_0_Z)
);
defparam un128_exu_alu_result_cry_1.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_2 (
	.FCO(un128_exu_alu_result_cry_2_Z),
	.S(un128_exu_alu_result_cry_2_S),
	.Y(un128_exu_alu_result_cry_2_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[2]),
	.D(exu_operand_pc[2]),
	.A(exu_alu_operand1_Z[2]),
	.FCI(un128_exu_alu_result_cry_1_Z)
);
defparam un128_exu_alu_result_cry_2.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_3 (
	.FCO(un128_exu_alu_result_cry_3_Z),
	.S(un128_exu_alu_result_cry_3_S),
	.Y(un128_exu_alu_result_cry_3_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[3]),
	.D(exu_operand_pc[3]),
	.A(exu_alu_operand1_Z[3]),
	.FCI(un128_exu_alu_result_cry_2_Z)
);
defparam un128_exu_alu_result_cry_3.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_4 (
	.FCO(un128_exu_alu_result_cry_4_Z),
	.S(un128_exu_alu_result_cry_4_S),
	.Y(un128_exu_alu_result_cry_4_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[4]),
	.D(exu_operand_pc[4]),
	.A(N_145_i),
	.FCI(un128_exu_alu_result_cry_3_Z)
);
defparam un128_exu_alu_result_cry_4.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_5 (
	.FCO(un128_exu_alu_result_cry_5_Z),
	.S(un128_exu_alu_result_cry_5_S),
	.Y(un128_exu_alu_result_cry_5_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[5]),
	.D(exu_operand_pc[5]),
	.A(exu_alu_operand1_Z[5]),
	.FCI(un128_exu_alu_result_cry_4_Z)
);
defparam un128_exu_alu_result_cry_5.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_6 (
	.FCO(un128_exu_alu_result_cry_6_Z),
	.S(un128_exu_alu_result_cry_6_S),
	.Y(un128_exu_alu_result_cry_6_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[6]),
	.D(exu_operand_pc[6]),
	.A(exu_alu_operand1_Z[6]),
	.FCI(un128_exu_alu_result_cry_5_Z)
);
defparam un128_exu_alu_result_cry_6.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_7 (
	.FCO(un128_exu_alu_result_cry_7_Z),
	.S(un128_exu_alu_result_cry_7_S),
	.Y(un128_exu_alu_result_cry_7_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[7]),
	.D(exu_operand_pc[7]),
	.A(exu_alu_operand1_Z[7]),
	.FCI(un128_exu_alu_result_cry_6_Z)
);
defparam un128_exu_alu_result_cry_7.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_8 (
	.FCO(un128_exu_alu_result_cry_8_Z),
	.S(un128_exu_alu_result_cry_8_S),
	.Y(un128_exu_alu_result_cry_8_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[8]),
	.D(exu_operand_pc[8]),
	.A(exu_alu_operand1_Z[8]),
	.FCI(un128_exu_alu_result_cry_7_Z)
);
defparam un128_exu_alu_result_cry_8.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_9 (
	.FCO(un128_exu_alu_result_cry_9_Z),
	.S(un128_exu_alu_result_cry_9_S),
	.Y(un128_exu_alu_result_cry_9_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[9]),
	.D(exu_operand_pc[9]),
	.A(exu_alu_operand1_Z[9]),
	.FCI(un128_exu_alu_result_cry_8_Z)
);
defparam un128_exu_alu_result_cry_9.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_10 (
	.FCO(un128_exu_alu_result_cry_10_Z),
	.S(un128_exu_alu_result_cry_10_S),
	.Y(un128_exu_alu_result_cry_10_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[10]),
	.D(exu_operand_pc[10]),
	.A(exu_alu_operand1_Z[10]),
	.FCI(un128_exu_alu_result_cry_9_Z)
);
defparam un128_exu_alu_result_cry_10.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_11 (
	.FCO(un128_exu_alu_result_cry_11_Z),
	.S(un128_exu_alu_result_cry_11_S),
	.Y(un128_exu_alu_result_cry_11_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[11]),
	.D(exu_operand_pc[11]),
	.A(exu_alu_operand1_Z[11]),
	.FCI(un128_exu_alu_result_cry_10_Z)
);
defparam un128_exu_alu_result_cry_11.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_12 (
	.FCO(un128_exu_alu_result_cry_12_Z),
	.S(un128_exu_alu_result_cry_12_S),
	.Y(un128_exu_alu_result_cry_12_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[12]),
	.D(exu_operand_pc[12]),
	.A(exu_alu_operand1_Z[12]),
	.FCI(un128_exu_alu_result_cry_11_Z)
);
defparam un128_exu_alu_result_cry_12.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_13 (
	.FCO(un128_exu_alu_result_cry_13_Z),
	.S(un128_exu_alu_result_cry_13_S),
	.Y(un128_exu_alu_result_cry_13_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[13]),
	.D(exu_operand_pc[13]),
	.A(exu_alu_operand1_Z[13]),
	.FCI(un128_exu_alu_result_cry_12_Z)
);
defparam un128_exu_alu_result_cry_13.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_14 (
	.FCO(un128_exu_alu_result_cry_14_Z),
	.S(un128_exu_alu_result_cry_14_S),
	.Y(un128_exu_alu_result_cry_14_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[14]),
	.D(exu_operand_pc[14]),
	.A(N_151_i),
	.FCI(un128_exu_alu_result_cry_13_Z)
);
defparam un128_exu_alu_result_cry_14.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_15 (
	.FCO(un128_exu_alu_result_cry_15_Z),
	.S(un128_exu_alu_result_cry_15_S),
	.Y(un128_exu_alu_result_cry_15_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[15]),
	.D(exu_operand_pc[15]),
	.A(exu_alu_operand1_Z[15]),
	.FCI(un128_exu_alu_result_cry_14_Z)
);
defparam un128_exu_alu_result_cry_15.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_16 (
	.FCO(un128_exu_alu_result_cry_16_Z),
	.S(un128_exu_alu_result_cry_16_S),
	.Y(un128_exu_alu_result_cry_16_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[16]),
	.D(exu_operand_pc[16]),
	.A(exu_alu_operand1_Z[16]),
	.FCI(un128_exu_alu_result_cry_15_Z)
);
defparam un128_exu_alu_result_cry_16.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_17 (
	.FCO(un128_exu_alu_result_cry_17_Z),
	.S(un128_exu_alu_result_cry_17_S),
	.Y(un128_exu_alu_result_cry_17_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[17]),
	.D(exu_operand_pc[17]),
	.A(exu_alu_operand1_Z[17]),
	.FCI(un128_exu_alu_result_cry_16_Z)
);
defparam un128_exu_alu_result_cry_17.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_18 (
	.FCO(un128_exu_alu_result_cry_18_Z),
	.S(un128_exu_alu_result_cry_18_S),
	.Y(un128_exu_alu_result_cry_18_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[18]),
	.D(exu_operand_pc[18]),
	.A(exu_alu_operand1_Z[18]),
	.FCI(un128_exu_alu_result_cry_17_Z)
);
defparam un128_exu_alu_result_cry_18.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_19 (
	.FCO(un128_exu_alu_result_cry_19_Z),
	.S(un128_exu_alu_result_cry_19_S),
	.Y(un128_exu_alu_result_cry_19_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[19]),
	.D(exu_operand_pc[19]),
	.A(exu_alu_operand1_Z[19]),
	.FCI(un128_exu_alu_result_cry_18_Z)
);
defparam un128_exu_alu_result_cry_19.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_20 (
	.FCO(un128_exu_alu_result_cry_20_Z),
	.S(un128_exu_alu_result_cry_20_S),
	.Y(un128_exu_alu_result_cry_20_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[20]),
	.D(exu_operand_pc[20]),
	.A(exu_alu_operand1_Z[20]),
	.FCI(un128_exu_alu_result_cry_19_Z)
);
defparam un128_exu_alu_result_cry_20.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_21 (
	.FCO(un128_exu_alu_result_cry_21_Z),
	.S(un128_exu_alu_result_cry_21_S),
	.Y(un128_exu_alu_result_cry_21_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[21]),
	.D(exu_operand_pc[21]),
	.A(exu_alu_operand1_Z[21]),
	.FCI(un128_exu_alu_result_cry_20_Z)
);
defparam un128_exu_alu_result_cry_21.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_22 (
	.FCO(un128_exu_alu_result_cry_22_Z),
	.S(un128_exu_alu_result_cry_22_S),
	.Y(un128_exu_alu_result_cry_22_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[22]),
	.D(exu_operand_pc[22]),
	.A(exu_alu_operand1_Z[22]),
	.FCI(un128_exu_alu_result_cry_21_Z)
);
defparam un128_exu_alu_result_cry_22.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_23 (
	.FCO(un128_exu_alu_result_cry_23_Z),
	.S(un128_exu_alu_result_cry_23_S),
	.Y(un128_exu_alu_result_cry_23_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[23]),
	.D(exu_operand_pc[23]),
	.A(N_149_i),
	.FCI(un128_exu_alu_result_cry_22_Z)
);
defparam un128_exu_alu_result_cry_23.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_24 (
	.FCO(un128_exu_alu_result_cry_24_Z),
	.S(un128_exu_alu_result_cry_24_S),
	.Y(un128_exu_alu_result_cry_24_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[24]),
	.D(exu_operand_pc[24]),
	.A(exu_alu_operand1_Z[24]),
	.FCI(un128_exu_alu_result_cry_23_Z)
);
defparam un128_exu_alu_result_cry_24.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_25 (
	.FCO(un128_exu_alu_result_cry_25_Z),
	.S(un128_exu_alu_result_cry_25_S),
	.Y(un128_exu_alu_result_cry_25_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[25]),
	.D(exu_operand_pc[25]),
	.A(exu_alu_operand1_Z[25]),
	.FCI(un128_exu_alu_result_cry_24_Z)
);
defparam un128_exu_alu_result_cry_25.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_26 (
	.FCO(un128_exu_alu_result_cry_26_Z),
	.S(un128_exu_alu_result_cry_26_S),
	.Y(un128_exu_alu_result_cry_26_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[26]),
	.D(exu_operand_pc[26]),
	.A(exu_alu_operand1_Z[26]),
	.FCI(un128_exu_alu_result_cry_25_Z)
);
defparam un128_exu_alu_result_cry_26.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_27 (
	.FCO(un128_exu_alu_result_cry_27_Z),
	.S(un128_exu_alu_result_cry_27_S),
	.Y(un128_exu_alu_result_cry_27_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[27]),
	.D(exu_operand_pc[27]),
	.A(exu_alu_operand1_Z[27]),
	.FCI(un128_exu_alu_result_cry_26_Z)
);
defparam un128_exu_alu_result_cry_27.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_28 (
	.FCO(un128_exu_alu_result_cry_28_Z),
	.S(un128_exu_alu_result_cry_28_S),
	.Y(un128_exu_alu_result_cry_28_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[28]),
	.D(exu_operand_pc[28]),
	.A(exu_alu_operand1_Z[28]),
	.FCI(un128_exu_alu_result_cry_27_Z)
);
defparam un128_exu_alu_result_cry_28.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_29 (
	.FCO(un128_exu_alu_result_cry_29_Z),
	.S(un128_exu_alu_result_cry_29_S),
	.Y(un128_exu_alu_result_cry_29_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[29]),
	.D(exu_operand_pc[29]),
	.A(exu_alu_operand1_Z[29]),
	.FCI(un128_exu_alu_result_cry_28_Z)
);
defparam un128_exu_alu_result_cry_29.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_30 (
	.FCO(un128_exu_alu_result_cry_30_Z),
	.S(un128_exu_alu_result_cry_30_S),
	.Y(un128_exu_alu_result_cry_30_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[30]),
	.D(exu_operand_pc[30]),
	.A(exu_alu_operand1_Z[30]),
	.FCI(un128_exu_alu_result_cry_29_Z)
);
defparam un128_exu_alu_result_cry_30.INIT=20'h5E41B;
// @29:11147
  ARI1 un128_exu_alu_result_cry_31 (
	.FCO(un128_exu_alu_result_i),
	.S(un128_exu_alu_result_cry_31_S),
	.Y(un128_exu_alu_result_cry_31_Y),
	.B(alu_operand0_mux_sel[0]),
	.C(exu_operand_gpr_rs1[31]),
	.D(exu_operand_pc[31]),
	.A(exu_alu_operand1_i[31]),
	.FCI(un128_exu_alu_result_cry_30_Z)
);
defparam un128_exu_alu_result_cry_31.INIT=20'h51BE4;
// @29:11165
  ARI1 un152_exu_alu_result_1_I_1 (
	.FCO(un152_exu_alu_result_1_data_tmp[0]),
	.S(un152_exu_alu_result_1_I_1_S),
	.Y(un152_exu_alu_result_1_I_1_Y),
	.B(exu_alu_operand0_Z[1]),
	.C(exu_alu_operand1_Z[1]),
	.D(un6_exu_alu_result),
	.A(exu_operand_gpr_rs2_RNIFHCQO_Y[0]),
	.FCI(GND)
);
defparam un152_exu_alu_result_1_I_1.INIT=20'h60990;
// @29:11165
  ARI1 un152_exu_alu_result_1_I_9 (
	.FCO(un152_exu_alu_result_1_data_tmp[1]),
	.S(un152_exu_alu_result_1_I_9_S),
	.Y(un152_exu_alu_result_1_I_9_Y),
	.B(exu_alu_operand0_Z[2]),
	.C(exu_alu_operand0_Z[3]),
	.D(exu_alu_operand1_Z[2]),
	.A(exu_alu_operand1_Z[3]),
	.FCI(un152_exu_alu_result_1_data_tmp[0])
);
defparam un152_exu_alu_result_1_I_9.INIT=20'h68421;
// @29:11165
  ARI1 un152_exu_alu_result_1_I_15 (
	.FCO(un152_exu_alu_result_1_data_tmp[2]),
	.S(un152_exu_alu_result_1_I_15_S),
	.Y(un152_exu_alu_result_1_I_15_Y),
	.B(un16_next_div_divisor_1_axb_4),
	.C(exu_alu_operand0[4]),
	.D(exu_alu_operand0_Z[5]),
	.A(exu_alu_operand1_Z[5]),
	.FCI(un152_exu_alu_result_1_data_tmp[1])
);
defparam un152_exu_alu_result_1_I_15.INIT=20'h66006;
// @29:11165
  ARI1 un152_exu_alu_result_1_I_51 (
	.FCO(un152_exu_alu_result_1_data_tmp[3]),
	.S(un152_exu_alu_result_1_I_51_S),
	.Y(un152_exu_alu_result_1_I_51_Y),
	.B(exu_alu_operand0_Z[6]),
	.C(exu_alu_operand0_Z[7]),
	.D(exu_alu_operand1_Z[6]),
	.A(exu_alu_operand1_Z[7]),
	.FCI(un152_exu_alu_result_1_data_tmp[2])
);
defparam un152_exu_alu_result_1_I_51.INIT=20'h68421;
// @29:11165
  ARI1 un152_exu_alu_result_1_I_75 (
	.FCO(un152_exu_alu_result_1_data_tmp[4]),
	.S(un152_exu_alu_result_1_I_75_S),
	.Y(un152_exu_alu_result_1_I_75_Y),
	.B(exu_alu_operand0_Z[8]),
	.C(exu_alu_operand0_Z[9]),
	.D(exu_alu_operand1_Z[8]),
	.A(exu_alu_operand1_Z[9]),
	.FCI(un152_exu_alu_result_1_data_tmp[3])
);
defparam un152_exu_alu_result_1_I_75.INIT=20'h68421;
// @29:11165
  ARI1 un152_exu_alu_result_1_I_33 (
	.FCO(un152_exu_alu_result_1_data_tmp[5]),
	.S(un152_exu_alu_result_1_I_33_S),
	.Y(un152_exu_alu_result_1_I_33_Y),
	.B(exu_alu_operand0_Z[10]),
	.C(exu_alu_operand0_Z[11]),
	.D(exu_alu_operand1_Z[10]),
	.A(exu_alu_operand1_Z[11]),
	.FCI(un152_exu_alu_result_1_data_tmp[4])
);
defparam un152_exu_alu_result_1_I_33.INIT=20'h68421;
// @29:11165
  ARI1 un152_exu_alu_result_1_I_39 (
	.FCO(un152_exu_alu_result_1_data_tmp[6]),
	.S(un152_exu_alu_result_1_I_39_S),
	.Y(un152_exu_alu_result_1_I_39_Y),
	.B(exu_alu_operand0_Z[12]),
	.C(exu_alu_operand0_Z[13]),
	.D(exu_alu_operand1_Z[12]),
	.A(exu_alu_operand1_Z[13]),
	.FCI(un152_exu_alu_result_1_data_tmp[5])
);
defparam un152_exu_alu_result_1_I_39.INIT=20'h68421;
// @29:11165
  ARI1 un152_exu_alu_result_1_I_27 (
	.FCO(un152_exu_alu_result_1_data_tmp[7]),
	.S(un152_exu_alu_result_1_I_27_S),
	.Y(un152_exu_alu_result_1_I_27_Y),
	.B(un16_next_div_divisor_1_axb_14),
	.C(N_176),
	.D(exu_alu_operand0_Z[15]),
	.A(exu_alu_operand1_Z[15]),
	.FCI(un152_exu_alu_result_1_data_tmp[6])
);
defparam un152_exu_alu_result_1_I_27.INIT=20'h66006;
// @29:11165
  ARI1 un152_exu_alu_result_1_I_93 (
	.FCO(un152_exu_alu_result_1_data_tmp[8]),
	.S(un152_exu_alu_result_1_I_93_S),
	.Y(un152_exu_alu_result_1_I_93_Y),
	.B(exu_alu_operand0_Z[16]),
	.C(exu_alu_operand0_Z[17]),
	.D(exu_alu_operand1_Z[16]),
	.A(exu_alu_operand1_Z[17]),
	.FCI(un152_exu_alu_result_1_data_tmp[7])
);
defparam un152_exu_alu_result_1_I_93.INIT=20'h68421;
// @29:11165
  ARI1 un152_exu_alu_result_1_I_57 (
	.FCO(un152_exu_alu_result_1_data_tmp[9]),
	.S(un152_exu_alu_result_1_I_57_S),
	.Y(un152_exu_alu_result_1_I_57_Y),
	.B(exu_alu_operand0_Z[18]),
	.C(exu_alu_operand0_Z[19]),
	.D(exu_alu_operand1_Z[18]),
	.A(exu_alu_operand1_Z[19]),
	.FCI(un152_exu_alu_result_1_data_tmp[8])
);
defparam un152_exu_alu_result_1_I_57.INIT=20'h68421;
// @29:11165
  ARI1 un152_exu_alu_result_1_I_63 (
	.FCO(un152_exu_alu_result_1_data_tmp[10]),
	.S(un152_exu_alu_result_1_I_63_S),
	.Y(un152_exu_alu_result_1_I_63_Y),
	.B(exu_alu_operand0_Z[20]),
	.C(exu_alu_operand0_Z[21]),
	.D(exu_alu_operand1_Z[20]),
	.A(exu_alu_operand1_Z[21]),
	.FCI(un152_exu_alu_result_1_data_tmp[9])
);
defparam un152_exu_alu_result_1_I_63.INIT=20'h68421;
// @29:11165
  ARI1 un152_exu_alu_result_1_I_21 (
	.FCO(un152_exu_alu_result_1_data_tmp[11]),
	.S(un152_exu_alu_result_1_I_21_S),
	.Y(un152_exu_alu_result_1_I_21_Y),
	.B(un16_next_div_divisor_1_axb_23),
	.C(exu_alu_operand0_Z[22]),
	.D(exu_alu_operand0[23]),
	.A(exu_alu_operand1_Z[22]),
	.FCI(un152_exu_alu_result_1_data_tmp[10])
);
defparam un152_exu_alu_result_1_I_21.INIT=20'h64812;
// @29:11165
  ARI1 un152_exu_alu_result_1_I_69 (
	.FCO(un152_exu_alu_result_1_data_tmp[12]),
	.S(un152_exu_alu_result_1_I_69_S),
	.Y(un152_exu_alu_result_1_I_69_Y),
	.B(exu_alu_operand0_Z[24]),
	.C(exu_alu_operand0_Z[25]),
	.D(exu_alu_operand1_Z[24]),
	.A(exu_alu_operand1_Z[25]),
	.FCI(un152_exu_alu_result_1_data_tmp[11])
);
defparam un152_exu_alu_result_1_I_69.INIT=20'h68421;
// @29:11165
  ARI1 un152_exu_alu_result_1_I_81 (
	.FCO(un152_exu_alu_result_1_data_tmp[13]),
	.S(un152_exu_alu_result_1_I_81_S),
	.Y(un152_exu_alu_result_1_I_81_Y),
	.B(exu_alu_operand0_Z[26]),
	.C(exu_alu_operand0_Z[27]),
	.D(exu_alu_operand1_Z[26]),
	.A(exu_alu_operand1_Z[27]),
	.FCI(un152_exu_alu_result_1_data_tmp[12])
);
defparam un152_exu_alu_result_1_I_81.INIT=20'h68421;
// @29:11165
  ARI1 un152_exu_alu_result_1_I_87 (
	.FCO(un152_exu_alu_result_1_data_tmp[14]),
	.S(un152_exu_alu_result_1_I_87_S),
	.Y(un152_exu_alu_result_1_I_87_Y),
	.B(exu_alu_operand0_Z[28]),
	.C(exu_alu_operand0_Z[29]),
	.D(exu_alu_operand1_Z[28]),
	.A(exu_alu_operand1_Z[29]),
	.FCI(un152_exu_alu_result_1_data_tmp[13])
);
defparam un152_exu_alu_result_1_I_87.INIT=20'h68421;
// @29:11165
  ARI1 un152_exu_alu_result_1_I_45 (
	.FCO(un152_exu_alu_result_1_data_tmp[15]),
	.S(un152_exu_alu_result_1_I_45_S),
	.Y(un152_exu_alu_result_1_I_45_Y),
	.B(exu_alu_operand0_Z[30]),
	.C(exu_alu_operand0_Z[31]),
	.D(exu_alu_operand1_Z[30]),
	.A(exu_alu_operand1_Z[31]),
	.FCI(un152_exu_alu_result_1_data_tmp[14])
);
defparam un152_exu_alu_result_1_I_45.INIT=20'h68421;
// @29:11420
  ARI1 next_dividend_s_0_1571 (
	.FCO(next_dividend_s_0_1571_FCO),
	.S(next_dividend_s_0_1571_S),
	.Y(next_dividend_s_0_1571_Y),
	.B(div_ack_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam next_dividend_s_0_1571.INIT=20'h4AA00;
// @29:11420
  ARI1 next_dividend_cry_0_0 (
	.FCO(next_dividend_cry_0),
	.S(next_dividend_Z[0]),
	.Y(next_dividend_cry_0_0_Y),
	.B(div_divisor_Z[0]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[0]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_s_0_1571_FCO)
);
defparam next_dividend_cry_0_0.INIT=20'h52DF0;
// @29:11420
  ARI1 next_dividend_cry_1_0 (
	.FCO(next_dividend_cry_1),
	.S(next_dividend_Z[1]),
	.Y(next_dividend_cry_1_0_Y),
	.B(div_divisor_Z[1]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[1]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_0)
);
defparam next_dividend_cry_1_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_2_0 (
	.FCO(next_dividend_cry_2),
	.S(next_dividend_Z[2]),
	.Y(next_dividend_cry_2_0_Y),
	.B(div_divisor_Z[2]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[2]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_1)
);
defparam next_dividend_cry_2_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_3_0 (
	.FCO(next_dividend_cry_3),
	.S(next_dividend_Z[3]),
	.Y(next_dividend_cry_3_0_Y),
	.B(div_divisor_Z[3]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[3]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_2)
);
defparam next_dividend_cry_3_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_4_0 (
	.FCO(next_dividend_cry_4),
	.S(next_dividend_Z[4]),
	.Y(next_dividend_cry_4_0_Y),
	.B(div_divisor_Z[4]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[4]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_3)
);
defparam next_dividend_cry_4_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_5_0 (
	.FCO(next_dividend_cry_5),
	.S(next_dividend_Z[5]),
	.Y(next_dividend_cry_5_0_Y),
	.B(div_divisor_Z[5]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[5]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_4)
);
defparam next_dividend_cry_5_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_6_0 (
	.FCO(next_dividend_cry_6),
	.S(next_dividend_Z[6]),
	.Y(next_dividend_cry_6_0_Y),
	.B(div_divisor_Z[6]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[6]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_5)
);
defparam next_dividend_cry_6_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_7_0 (
	.FCO(next_dividend_cry_7),
	.S(next_dividend_Z[7]),
	.Y(next_dividend_cry_7_0_Y),
	.B(div_divisor_Z[7]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[7]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_6)
);
defparam next_dividend_cry_7_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_8_0 (
	.FCO(next_dividend_cry_8),
	.S(next_dividend_Z[8]),
	.Y(next_dividend_cry_8_0_Y),
	.B(div_divisor_Z[8]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[8]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_7)
);
defparam next_dividend_cry_8_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_9_0 (
	.FCO(next_dividend_cry_9),
	.S(next_dividend_Z[9]),
	.Y(next_dividend_cry_9_0_Y),
	.B(div_divisor_Z[9]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[9]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_8)
);
defparam next_dividend_cry_9_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_10_0 (
	.FCO(next_dividend_cry_10),
	.S(next_dividend_Z[10]),
	.Y(next_dividend_cry_10_0_Y),
	.B(div_divisor_Z[10]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[10]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_9)
);
defparam next_dividend_cry_10_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_11_0 (
	.FCO(next_dividend_cry_11),
	.S(next_dividend_Z[11]),
	.Y(next_dividend_cry_11_0_Y),
	.B(div_divisor_Z[11]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[11]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_10)
);
defparam next_dividend_cry_11_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_12_0 (
	.FCO(next_dividend_cry_12),
	.S(next_dividend_Z[12]),
	.Y(next_dividend_cry_12_0_Y),
	.B(div_divisor_Z[12]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[12]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_11)
);
defparam next_dividend_cry_12_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_13_0 (
	.FCO(next_dividend_cry_13),
	.S(next_dividend_Z[13]),
	.Y(next_dividend_cry_13_0_Y),
	.B(div_divisor_Z[13]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[13]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_12)
);
defparam next_dividend_cry_13_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_14_0 (
	.FCO(next_dividend_cry_14),
	.S(next_dividend_Z[14]),
	.Y(next_dividend_cry_14_0_Y),
	.B(div_divisor_Z[14]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[14]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_13)
);
defparam next_dividend_cry_14_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_15_0 (
	.FCO(next_dividend_cry_15),
	.S(next_dividend_Z[15]),
	.Y(next_dividend_cry_15_0_Y),
	.B(div_divisor_Z[15]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[15]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_14)
);
defparam next_dividend_cry_15_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_16_0 (
	.FCO(next_dividend_cry_16),
	.S(next_dividend_Z[16]),
	.Y(next_dividend_cry_16_0_Y),
	.B(div_divisor_Z[16]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[16]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_15)
);
defparam next_dividend_cry_16_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_17_0 (
	.FCO(next_dividend_cry_17),
	.S(next_dividend_Z[17]),
	.Y(next_dividend_cry_17_0_Y),
	.B(div_divisor_Z[17]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[17]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_16)
);
defparam next_dividend_cry_17_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_18_0 (
	.FCO(next_dividend_cry_18),
	.S(next_dividend_Z[18]),
	.Y(next_dividend_cry_18_0_Y),
	.B(div_divisor_Z[18]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[18]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_17)
);
defparam next_dividend_cry_18_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_19_0 (
	.FCO(next_dividend_cry_19),
	.S(next_dividend_Z[19]),
	.Y(next_dividend_cry_19_0_Y),
	.B(div_divisor_Z[19]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[19]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_18)
);
defparam next_dividend_cry_19_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_20_0 (
	.FCO(next_dividend_cry_20),
	.S(next_dividend_Z[20]),
	.Y(next_dividend_cry_20_0_Y),
	.B(div_divisor_Z[20]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[20]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_19)
);
defparam next_dividend_cry_20_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_21_0 (
	.FCO(next_dividend_cry_21),
	.S(next_dividend_Z[21]),
	.Y(next_dividend_cry_21_0_Y),
	.B(div_divisor_Z[21]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[21]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_20)
);
defparam next_dividend_cry_21_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_22_0 (
	.FCO(next_dividend_cry_22),
	.S(next_dividend_Z[22]),
	.Y(next_dividend_cry_22_0_Y),
	.B(div_divisor_Z[22]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[22]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_21)
);
defparam next_dividend_cry_22_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_23_0 (
	.FCO(next_dividend_cry_23),
	.S(next_dividend_Z[23]),
	.Y(next_dividend_cry_23_0_Y),
	.B(div_divisor_Z[23]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[23]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_22)
);
defparam next_dividend_cry_23_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_24_0 (
	.FCO(next_dividend_cry_24),
	.S(next_dividend_Z[24]),
	.Y(next_dividend_cry_24_0_Y),
	.B(div_divisor_Z[24]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[24]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_23)
);
defparam next_dividend_cry_24_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_25_0 (
	.FCO(next_dividend_cry_25),
	.S(next_dividend_Z[25]),
	.Y(next_dividend_cry_25_0_Y),
	.B(div_divisor_Z[25]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[25]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_24)
);
defparam next_dividend_cry_25_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_26_0 (
	.FCO(next_dividend_cry_26),
	.S(next_dividend_Z[26]),
	.Y(next_dividend_cry_26_0_Y),
	.B(div_divisor_Z[26]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[26]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_25)
);
defparam next_dividend_cry_26_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_27_0 (
	.FCO(next_dividend_cry_27),
	.S(next_dividend_Z[27]),
	.Y(next_dividend_cry_27_0_Y),
	.B(div_divisor_Z[27]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[27]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_26)
);
defparam next_dividend_cry_27_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_28_0 (
	.FCO(next_dividend_cry_28),
	.S(next_dividend_Z[28]),
	.Y(next_dividend_cry_28_0_Y),
	.B(div_divisor_Z[28]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[28]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_27)
);
defparam next_dividend_cry_28_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_cry_29_0 (
	.FCO(next_dividend_cry_29),
	.S(next_dividend_Z[29]),
	.Y(next_dividend_cry_29_0_Y),
	.B(div_divisor_Z[29]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[29]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_28)
);
defparam next_dividend_cry_29_0.INIT=20'h5E1F0;
// @29:11420
  ARI1 next_dividend_s_31 (
	.FCO(next_dividend_s_31_FCO),
	.S(next_dividend[31]),
	.Y(next_dividend_s_31_Y),
	.B(exu_alu_operand0_Z[31]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_axb_31_1_Z),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_30)
);
defparam next_dividend_s_31.INIT=20'h447AA;
// @29:11420
  ARI1 next_dividend_cry_30_0 (
	.FCO(next_dividend_cry_30),
	.S(next_dividend_Z[30]),
	.Y(next_dividend_cry_30_0_Y),
	.B(div_divisor_Z[30]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0[30]),
	.A(un1_next_dividend_0_sqmuxa_Z),
	.FCI(next_dividend_cry_29)
);
defparam next_dividend_cry_30_0.INIT=20'h5E1F0;
// @29:11446
  ARI1 mul_div_cnt_s_1572 (
	.FCO(mul_div_cnt_s_1572_FCO),
	.S(mul_div_cnt_s_1572_S),
	.Y(mul_div_cnt_s_1572_Y),
	.B(mul_div_cnt_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam mul_div_cnt_s_1572.INIT=20'h4AA00;
// @29:11446
  ARI1 \mul_div_cnt_cry[1]  (
	.FCO(mul_div_cnt_cry_Z[1]),
	.S(mul_div_cnt_s[1]),
	.Y(mul_div_cnt_cry_Y[1]),
	.B(mul_div_cnt_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mul_div_cnt_s_1572_FCO)
);
defparam \mul_div_cnt_cry[1] .INIT=20'h4AA00;
// @29:11446
  ARI1 \mul_div_cnt_cry[2]  (
	.FCO(mul_div_cnt_cry_Z[2]),
	.S(mul_div_cnt_s[2]),
	.Y(mul_div_cnt_cry_Y[2]),
	.B(mul_div_cnt_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mul_div_cnt_cry_Z[1])
);
defparam \mul_div_cnt_cry[2] .INIT=20'h4AA00;
// @29:11446
  ARI1 \mul_div_cnt_cry[3]  (
	.FCO(mul_div_cnt_cry_Z[3]),
	.S(mul_div_cnt_s[3]),
	.Y(mul_div_cnt_cry_Y[3]),
	.B(mul_div_cnt_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mul_div_cnt_cry_Z[2])
);
defparam \mul_div_cnt_cry[3] .INIT=20'h4AA00;
// @29:11446
  ARI1 \mul_div_cnt_s[5]  (
	.FCO(mul_div_cnt_s_FCO[5]),
	.S(mul_div_cnt_s_Z[5]),
	.Y(mul_div_cnt_s_Y[5]),
	.B(mul_div_cnt_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mul_div_cnt_cry_Z[4])
);
defparam \mul_div_cnt_s[5] .INIT=20'h4AA00;
// @29:11446
  ARI1 \mul_div_cnt_cry[4]  (
	.FCO(mul_div_cnt_cry_Z[4]),
	.S(mul_div_cnt_s[4]),
	.Y(mul_div_cnt_cry_Y[4]),
	.B(mul_div_cnt_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mul_div_cnt_cry_Z[3])
);
defparam \mul_div_cnt_cry[4] .INIT=20'h4AA00;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_wmux_0[14]  (
	.FCO(lsu_align_result_95_2_1_0_co1[14]),
	.S(lsu_align_result_95_2_1_wmux_0_S[14]),
	.Y(N_2078),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[14]),
	.D(exu_shifter_operand[31]),
	.A(lsu_align_result_95_2_1_0_y0[14]),
	.FCI(lsu_align_result_95_2_1_0_co0[14])
);
defparam \lsu_align_result_95_2_1_wmux_0[14] .INIT=20'h0F588;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_0_wmux[14]  (
	.FCO(lsu_align_result_95_2_1_0_co0[14]),
	.S(lsu_align_result_95_2_1_0_wmux_S[14]),
	.Y(lsu_align_result_95_2_1_0_y0[14]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[14]),
	.D(N_1505),
	.A(un174_shifter_result_1_i[5]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_2_1_0_wmux[14] .INIT=20'h0FA44;
// @29:11244
  ARI1 \lsu_align_result_54_3_1_wmux_0[7]  (
	.FCO(lsu_align_result_54_3_1_0_co1[7]),
	.S(lsu_align_result_54_3_1_wmux_0_S[7]),
	.Y(N_1706),
	.B(N_2074_i),
	.C(N_1516),
	.D(N_1612),
	.A(lsu_align_result_54_3_1_0_y0[7]),
	.FCI(lsu_align_result_54_3_1_0_co0[7])
);
defparam \lsu_align_result_54_3_1_wmux_0[7] .INIT=20'h0F588;
// @29:11244
  ARI1 \lsu_align_result_54_3_1_0_wmux[7]  (
	.FCO(lsu_align_result_54_3_1_0_co0[7]),
	.S(lsu_align_result_54_3_1_0_wmux_S[7]),
	.Y(lsu_align_result_54_3_1_0_y0[7]),
	.B(N_2074_i),
	.C(N_1388),
	.D(N_1548),
	.A(N_2075_i),
	.FCI(VCC)
);
defparam \lsu_align_result_54_3_1_0_wmux[7] .INIT=20'h0FA44;
// @29:11244
  ARI1 \lsu_align_result_46_3_1_wmux_0[9]  (
	.FCO(lsu_align_result_46_3_1_0_co1[9]),
	.S(lsu_align_result_46_3_1_wmux_0_S[9]),
	.Y(N_1452),
	.B(N_2074_i),
	.C(N_1292),
	.D(N_1388),
	.A(lsu_align_result_46_3_1_0_y0[9]),
	.FCI(lsu_align_result_46_3_1_0_co0[9])
);
defparam \lsu_align_result_46_3_1_wmux_0[9] .INIT=20'h0F588;
// @29:11244
  ARI1 \lsu_align_result_46_3_1_0_wmux[9]  (
	.FCO(lsu_align_result_46_3_1_0_co0[9]),
	.S(lsu_align_result_46_3_1_0_wmux_S[9]),
	.Y(lsu_align_result_46_3_1_0_y0[9]),
	.B(N_2074_i),
	.C(N_1260),
	.D(N_1356),
	.A(N_2075_i),
	.FCI(VCC)
);
defparam \lsu_align_result_46_3_1_0_wmux[9] .INIT=20'h0FA44;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_wmux_0[12]  (
	.FCO(lsu_align_result_95_2_1_0_co1[12]),
	.S(lsu_align_result_95_2_1_wmux_0_S[12]),
	.Y(N_2534),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[12]),
	.D(N_2495),
	.A(lsu_align_result_95_2_1_0_y0[12]),
	.FCI(lsu_align_result_95_2_1_0_co0[12])
);
defparam \lsu_align_result_95_2_1_wmux_0[12] .INIT=20'h0F588;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_0_wmux[12]  (
	.FCO(lsu_align_result_95_2_1_0_co0[12]),
	.S(lsu_align_result_95_2_1_0_wmux_S[12]),
	.Y(lsu_align_result_95_2_1_0_y0[12]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[12]),
	.D(N_1503),
	.A(un174_shifter_result_1_i[5]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_2_1_0_wmux[12] .INIT=20'h0FA44;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_wmux_0[13]  (
	.FCO(lsu_align_result_95_2_1_0_co1[13]),
	.S(lsu_align_result_95_2_1_wmux_0_S[13]),
	.Y(N_2536),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[13]),
	.D(N_2496),
	.A(lsu_align_result_95_2_1_0_y0[13]),
	.FCI(lsu_align_result_95_2_1_0_co0[13])
);
defparam \lsu_align_result_95_2_1_wmux_0[13] .INIT=20'h0F588;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_0_wmux[13]  (
	.FCO(lsu_align_result_95_2_1_0_co0[13]),
	.S(lsu_align_result_95_2_1_0_wmux_S[13]),
	.Y(lsu_align_result_95_2_1_0_y0[13]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[13]),
	.D(N_1504),
	.A(un174_shifter_result_1_i[5]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_2_1_0_wmux[13] .INIT=20'h0FA44;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_wmux_0[7]  (
	.FCO(lsu_align_result_95_2_1_0_co1[7]),
	.S(lsu_align_result_95_2_1_wmux_0_S[7]),
	.Y(N_2524),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[7]),
	.D(lsu_align_result_78_Z[23]),
	.A(lsu_align_result_95_2_1_0_y0[7]),
	.FCI(lsu_align_result_95_2_1_0_co0[7])
);
defparam \lsu_align_result_95_2_1_wmux_0[7] .INIT=20'h0F588;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_0_wmux[7]  (
	.FCO(lsu_align_result_95_2_1_0_co0[7]),
	.S(lsu_align_result_95_2_1_0_wmux_S[7]),
	.Y(lsu_align_result_95_2_1_0_y0[7]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[7]),
	.D(N_1498),
	.A(un174_shifter_result_1_i[5]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_2_1_0_wmux[7] .INIT=20'h0FA44;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_wmux_0[11]  (
	.FCO(lsu_align_result_95_2_1_0_co1[11]),
	.S(lsu_align_result_95_2_1_wmux_0_S[11]),
	.Y(N_2532),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[11]),
	.D(N_2494),
	.A(lsu_align_result_95_2_1_0_y0[11]),
	.FCI(lsu_align_result_95_2_1_0_co0[11])
);
defparam \lsu_align_result_95_2_1_wmux_0[11] .INIT=20'h0F588;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_0_wmux[11]  (
	.FCO(lsu_align_result_95_2_1_0_co0[11]),
	.S(lsu_align_result_95_2_1_0_wmux_S[11]),
	.Y(lsu_align_result_95_2_1_0_y0[11]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[11]),
	.D(N_1502),
	.A(un174_shifter_result_1_i[5]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_2_1_0_wmux[11] .INIT=20'h0FA44;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_wmux_0[10]  (
	.FCO(lsu_align_result_95_2_1_0_co1[10]),
	.S(lsu_align_result_95_2_1_wmux_0_S[10]),
	.Y(N_2530),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[10]),
	.D(N_2493),
	.A(lsu_align_result_95_2_1_0_y0[10]),
	.FCI(lsu_align_result_95_2_1_0_co0[10])
);
defparam \lsu_align_result_95_2_1_wmux_0[10] .INIT=20'h0F588;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_0_wmux[10]  (
	.FCO(lsu_align_result_95_2_1_0_co0[10]),
	.S(lsu_align_result_95_2_1_0_wmux_S[10]),
	.Y(lsu_align_result_95_2_1_0_y0[10]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[10]),
	.D(N_1501),
	.A(un174_shifter_result_1_i[5]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_2_1_0_wmux[10] .INIT=20'h0FA44;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_wmux_0[8]  (
	.FCO(lsu_align_result_95_2_1_0_co1[8]),
	.S(lsu_align_result_95_2_1_wmux_0_S[8]),
	.Y(N_2526),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[8]),
	.D(N_2491),
	.A(lsu_align_result_95_2_1_0_y0[8]),
	.FCI(lsu_align_result_95_2_1_0_co0[8])
);
defparam \lsu_align_result_95_2_1_wmux_0[8] .INIT=20'h0F588;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_0_wmux[8]  (
	.FCO(lsu_align_result_95_2_1_0_co0[8]),
	.S(lsu_align_result_95_2_1_0_wmux_S[8]),
	.Y(lsu_align_result_95_2_1_0_y0[8]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[8]),
	.D(N_1499),
	.A(un174_shifter_result_1_i[5]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_2_1_0_wmux[8] .INIT=20'h0FA44;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_wmux_0[2]  (
	.FCO(lsu_align_result_95_2_1_0_co1[2]),
	.S(lsu_align_result_95_2_1_wmux_0_S[2]),
	.Y(N_2544),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[2]),
	.D(lsu_align_result_78_Z[18]),
	.A(lsu_align_result_95_2_1_0_y0[2]),
	.FCI(lsu_align_result_95_2_1_0_co0[2])
);
defparam \lsu_align_result_95_2_1_wmux_0[2] .INIT=20'h0F588;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_0_wmux[2]  (
	.FCO(lsu_align_result_95_2_1_0_co0[2]),
	.S(lsu_align_result_95_2_1_0_wmux_S[2]),
	.Y(lsu_align_result_95_2_1_0_y0[2]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[2]),
	.D(N_1493),
	.A(un174_shifter_result_1_i[5]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_2_1_0_wmux[2] .INIT=20'h0FA44;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_wmux_0[1]  (
	.FCO(lsu_align_result_95_2_1_0_co1[1]),
	.S(lsu_align_result_95_2_1_wmux_0_S[1]),
	.Y(N_2542),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[1]),
	.D(lsu_align_result_78_Z[17]),
	.A(lsu_align_result_95_2_1_0_y0[1]),
	.FCI(lsu_align_result_95_2_1_0_co0[1])
);
defparam \lsu_align_result_95_2_1_wmux_0[1] .INIT=20'h0F588;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_0_wmux[1]  (
	.FCO(lsu_align_result_95_2_1_0_co0[1]),
	.S(lsu_align_result_95_2_1_0_wmux_S[1]),
	.Y(lsu_align_result_95_2_1_0_y0[1]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[1]),
	.D(N_1492),
	.A(un174_shifter_result_1_i[5]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_2_1_0_wmux[1] .INIT=20'h0FA44;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_wmux_0[4]  (
	.FCO(lsu_align_result_95_2_1_0_co1[4]),
	.S(lsu_align_result_95_2_1_wmux_0_S[4]),
	.Y(N_2540),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[4]),
	.D(lsu_align_result_78_Z[20]),
	.A(lsu_align_result_95_2_1_0_y0[4]),
	.FCI(lsu_align_result_95_2_1_0_co0[4])
);
defparam \lsu_align_result_95_2_1_wmux_0[4] .INIT=20'h0F588;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_0_wmux[4]  (
	.FCO(lsu_align_result_95_2_1_0_co0[4]),
	.S(lsu_align_result_95_2_1_0_wmux_S[4]),
	.Y(lsu_align_result_95_2_1_0_y0[4]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[4]),
	.D(N_1495),
	.A(un174_shifter_result_1_i[5]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_2_1_0_wmux[4] .INIT=20'h0FA44;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_wmux_0[5]  (
	.FCO(lsu_align_result_95_2_1_0_co1[5]),
	.S(lsu_align_result_95_2_1_wmux_0_S[5]),
	.Y(N_2520),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[5]),
	.D(lsu_align_result_78_Z[21]),
	.A(lsu_align_result_95_2_1_0_y0[5]),
	.FCI(lsu_align_result_95_2_1_0_co0[5])
);
defparam \lsu_align_result_95_2_1_wmux_0[5] .INIT=20'h0F588;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_0_wmux[5]  (
	.FCO(lsu_align_result_95_2_1_0_co0[5]),
	.S(lsu_align_result_95_2_1_0_wmux_S[5]),
	.Y(lsu_align_result_95_2_1_0_y0[5]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[5]),
	.D(N_1496),
	.A(un174_shifter_result_1_i[5]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_2_1_0_wmux[5] .INIT=20'h0FA44;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_wmux_0[9]  (
	.FCO(lsu_align_result_95_2_1_0_co1[9]),
	.S(lsu_align_result_95_2_1_wmux_0_S[9]),
	.Y(N_2528),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[9]),
	.D(N_2492),
	.A(lsu_align_result_95_2_1_0_y0[9]),
	.FCI(lsu_align_result_95_2_1_0_co0[9])
);
defparam \lsu_align_result_95_2_1_wmux_0[9] .INIT=20'h0F588;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_0_wmux[9]  (
	.FCO(lsu_align_result_95_2_1_0_co0[9]),
	.S(lsu_align_result_95_2_1_0_wmux_S[9]),
	.Y(lsu_align_result_95_2_1_0_y0[9]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[9]),
	.D(N_1500),
	.A(un174_shifter_result_1_i[5]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_2_1_0_wmux[9] .INIT=20'h0FA44;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_wmux_0[3]  (
	.FCO(lsu_align_result_95_2_1_0_co1[3]),
	.S(lsu_align_result_95_2_1_wmux_0_S[3]),
	.Y(N_2538),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[3]),
	.D(lsu_align_result_78_Z[19]),
	.A(lsu_align_result_95_2_1_0_y0[3]),
	.FCI(lsu_align_result_95_2_1_0_co0[3])
);
defparam \lsu_align_result_95_2_1_wmux_0[3] .INIT=20'h0F588;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_0_wmux[3]  (
	.FCO(lsu_align_result_95_2_1_0_co0[3]),
	.S(lsu_align_result_95_2_1_0_wmux_S[3]),
	.Y(lsu_align_result_95_2_1_0_y0[3]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[3]),
	.D(N_1494),
	.A(un174_shifter_result_1_i[5]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_2_1_0_wmux[3] .INIT=20'h0FA44;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_wmux_0[6]  (
	.FCO(lsu_align_result_95_2_1_0_co1[6]),
	.S(lsu_align_result_95_2_1_wmux_0_S[6]),
	.Y(N_2522),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[6]),
	.D(lsu_align_result_78_Z[22]),
	.A(lsu_align_result_95_2_1_0_y0[6]),
	.FCI(lsu_align_result_95_2_1_0_co0[6])
);
defparam \lsu_align_result_95_2_1_wmux_0[6] .INIT=20'h0F588;
// @29:11244
  ARI1 \lsu_align_result_95_2_1_0_wmux[6]  (
	.FCO(lsu_align_result_95_2_1_0_co0[6]),
	.S(lsu_align_result_95_2_1_0_wmux_S[6]),
	.Y(lsu_align_result_95_2_1_0_y0[6]),
	.B(shifter_unit_op_sel[0]),
	.C(exu_shifter_operand[6]),
	.D(N_1497),
	.A(un174_shifter_result_1_i[5]),
	.FCI(VCC)
);
defparam \lsu_align_result_95_2_1_0_wmux[6] .INIT=20'h0FA44;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_20 (
	.FCO(mul_mp_pmux_32_1_0_co1_9),
	.S(mul_mp_pmux_32_1_0_wmux_20_S),
	.Y(mul_mp_pmux_32_1_0_y21),
	.B(mul_mp_pmux_32_1_0_y3_0),
	.C(mul_mp_pmux_32_1_0_y1_0),
	.D(mul_div_cnt_Z[1]),
	.A(mul_mp_pmux_32_1_0_y0_8),
	.FCI(mul_mp_pmux_32_1_0_co0_9)
);
defparam mul_mp_pmux_32_1_0_wmux_20.INIT=20'h0FA0C;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_19 (
	.FCO(mul_mp_pmux_32_1_0_co0_9),
	.S(mul_mp_pmux_32_1_0_wmux_19_S),
	.Y(mul_mp_pmux_32_1_0_y0_8),
	.B(mul_mp_pmux_32_1_0_y5_0),
	.C(mul_div_cnt_Z[2]),
	.D(mul_div_cnt_Z[1]),
	.A(mul_mp_pmux_32_1_0_y7_0),
	.FCI(mul_mp_pmux_32_1_0_co1_8)
);
defparam mul_mp_pmux_32_1_0_wmux_19.INIT=20'h0EC2C;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_18 (
	.FCO(mul_mp_pmux_32_1_0_co1_8),
	.S(mul_mp_pmux_32_1_0_wmux_18_S),
	.Y(mul_mp_pmux_32_1_0_y7_0),
	.B(mul_div_cnt_Z[3]),
	.C(mul_mp_Z[15]),
	.D(mul_mp_Z[31]),
	.A(mul_mp_pmux_32_1_0_y0_7),
	.FCI(mul_mp_pmux_32_1_0_co0_8)
);
defparam mul_mp_pmux_32_1_0_wmux_18.INIT=20'h0F588;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_17 (
	.FCO(mul_mp_pmux_32_1_0_co0_8),
	.S(mul_mp_pmux_32_1_0_wmux_17_S),
	.Y(mul_mp_pmux_32_1_0_y0_7),
	.B(mul_div_cnt_Z[3]),
	.C(mul_mp_Z[7]),
	.D(mul_mp_Z[23]),
	.A(mul_div_cnt_Z[4]),
	.FCI(mul_mp_pmux_32_1_0_co1_7)
);
defparam mul_mp_pmux_32_1_0_wmux_17.INIT=20'h0FA44;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_16 (
	.FCO(mul_mp_pmux_32_1_0_co1_7),
	.S(mul_mp_pmux_32_1_0_wmux_16_S),
	.Y(mul_mp_pmux_32_1_0_y5_0),
	.B(mul_div_cnt_Z[3]),
	.C(mul_mp_Z[11]),
	.D(mul_mp_Z[27]),
	.A(mul_mp_pmux_32_1_0_y0_6),
	.FCI(mul_mp_pmux_32_1_0_co0_7)
);
defparam mul_mp_pmux_32_1_0_wmux_16.INIT=20'h0F588;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_15 (
	.FCO(mul_mp_pmux_32_1_0_co0_7),
	.S(mul_mp_pmux_32_1_0_wmux_15_S),
	.Y(mul_mp_pmux_32_1_0_y0_6),
	.B(mul_div_cnt_Z[3]),
	.C(mul_mp_Z[3]),
	.D(mul_mp_Z[19]),
	.A(mul_div_cnt_Z[4]),
	.FCI(mul_mp_pmux_32_1_0_co1_6)
);
defparam mul_mp_pmux_32_1_0_wmux_15.INIT=20'h0FA44;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_14 (
	.FCO(mul_mp_pmux_32_1_0_co1_6),
	.S(mul_mp_pmux_32_1_0_wmux_14_S),
	.Y(mul_mp_pmux_32_1_0_y3_0),
	.B(mul_div_cnt_Z[3]),
	.C(mul_mp_Z[13]),
	.D(mul_mp_Z[29]),
	.A(mul_mp_pmux_32_1_0_y0_5),
	.FCI(mul_mp_pmux_32_1_0_co0_6)
);
defparam mul_mp_pmux_32_1_0_wmux_14.INIT=20'h0F588;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_13 (
	.FCO(mul_mp_pmux_32_1_0_co0_6),
	.S(mul_mp_pmux_32_1_0_wmux_13_S),
	.Y(mul_mp_pmux_32_1_0_y0_5),
	.B(mul_div_cnt_Z[3]),
	.C(mul_mp_Z[5]),
	.D(mul_mp_Z[21]),
	.A(mul_div_cnt_Z[4]),
	.FCI(mul_mp_pmux_32_1_0_co1_5)
);
defparam mul_mp_pmux_32_1_0_wmux_13.INIT=20'h0FA44;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_12 (
	.FCO(mul_mp_pmux_32_1_0_co1_5),
	.S(mul_mp_pmux_32_1_0_wmux_12_S),
	.Y(mul_mp_pmux_32_1_0_y1_0),
	.B(mul_div_cnt_Z[3]),
	.C(mul_mp_Z[9]),
	.D(mul_mp_Z[25]),
	.A(mul_mp_pmux_32_1_0_y0_4),
	.FCI(mul_mp_pmux_32_1_0_co0_5)
);
defparam mul_mp_pmux_32_1_0_wmux_12.INIT=20'h0F588;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_11 (
	.FCO(mul_mp_pmux_32_1_0_co0_5),
	.S(mul_mp_pmux_32_1_0_wmux_11_S),
	.Y(mul_mp_pmux_32_1_0_y0_4),
	.B(mul_div_cnt_Z[3]),
	.C(mul_mp_Z[1]),
	.D(mul_mp_Z[17]),
	.A(mul_div_cnt_Z[4]),
	.FCI(mul_mp_pmux_32_1_0_co1_4)
);
defparam mul_mp_pmux_32_1_0_wmux_11.INIT=20'h0FA44;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_10 (
	.FCO(mul_mp_pmux_32_1_0_co1_4),
	.S(mul_mp_pmux_32_1_0_wmux_10_S),
	.Y(mul_mp_pmux),
	.B(mul_mp_pmux_32_1_0_y9),
	.C(mul_div_cnt_Z[0]),
	.D(VCC),
	.A(mul_mp_pmux_32_1_0_y21),
	.FCI(mul_mp_pmux_32_1_0_co0_4)
);
defparam mul_mp_pmux_32_1_0_wmux_10.INIT=20'h0EC2C;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_9 (
	.FCO(mul_mp_pmux_32_1_0_co0_4),
	.S(mul_mp_pmux_32_1_0_wmux_9_S),
	.Y(mul_mp_pmux_32_1_0_wmux_9_Y),
	.B(VCC),
	.C(mul_div_cnt_Z[0]),
	.D(VCC),
	.A(VCC),
	.FCI(mul_mp_pmux_32_1_0_co1_3)
);
defparam mul_mp_pmux_32_1_0_wmux_9.INIT=20'h0EC2C;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_8 (
	.FCO(mul_mp_pmux_32_1_0_co1_3),
	.S(mul_mp_pmux_32_1_0_wmux_8_S),
	.Y(mul_mp_pmux_32_1_0_y9),
	.B(mul_mp_pmux_32_1_0_y3),
	.C(mul_mp_pmux_32_1_0_y1),
	.D(mul_div_cnt_Z[1]),
	.A(mul_mp_pmux_32_1_0_y0_3),
	.FCI(mul_mp_pmux_32_1_0_co0_3)
);
defparam mul_mp_pmux_32_1_0_wmux_8.INIT=20'h0FA0C;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_7 (
	.FCO(mul_mp_pmux_32_1_0_co0_3),
	.S(mul_mp_pmux_32_1_0_wmux_7_S),
	.Y(mul_mp_pmux_32_1_0_y0_3),
	.B(mul_mp_pmux_32_1_0_y5),
	.C(mul_div_cnt_Z[2]),
	.D(mul_div_cnt_Z[1]),
	.A(mul_mp_pmux_32_1_0_y7),
	.FCI(mul_mp_pmux_32_1_0_co1_2)
);
defparam mul_mp_pmux_32_1_0_wmux_7.INIT=20'h0EC2C;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_6 (
	.FCO(mul_mp_pmux_32_1_0_co1_2),
	.S(mul_mp_pmux_32_1_0_wmux_6_S),
	.Y(mul_mp_pmux_32_1_0_y7),
	.B(mul_div_cnt_Z[3]),
	.C(mul_mp_Z[14]),
	.D(mul_mp_Z[30]),
	.A(mul_mp_pmux_32_1_0_y0_2),
	.FCI(mul_mp_pmux_32_1_0_co0_2)
);
defparam mul_mp_pmux_32_1_0_wmux_6.INIT=20'h0F588;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_5 (
	.FCO(mul_mp_pmux_32_1_0_co0_2),
	.S(mul_mp_pmux_32_1_0_wmux_5_S),
	.Y(mul_mp_pmux_32_1_0_y0_2),
	.B(mul_div_cnt_Z[3]),
	.C(mul_mp_Z[6]),
	.D(mul_mp_Z[22]),
	.A(mul_div_cnt_Z[4]),
	.FCI(mul_mp_pmux_32_1_0_co1_1)
);
defparam mul_mp_pmux_32_1_0_wmux_5.INIT=20'h0FA44;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_4 (
	.FCO(mul_mp_pmux_32_1_0_co1_1),
	.S(mul_mp_pmux_32_1_0_wmux_4_S),
	.Y(mul_mp_pmux_32_1_0_y5),
	.B(mul_div_cnt_Z[3]),
	.C(mul_mp_Z[10]),
	.D(mul_mp_Z[26]),
	.A(mul_mp_pmux_32_1_0_y0_1),
	.FCI(mul_mp_pmux_32_1_0_co0_1)
);
defparam mul_mp_pmux_32_1_0_wmux_4.INIT=20'h0F588;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_3 (
	.FCO(mul_mp_pmux_32_1_0_co0_1),
	.S(mul_mp_pmux_32_1_0_wmux_3_S),
	.Y(mul_mp_pmux_32_1_0_y0_1),
	.B(mul_div_cnt_Z[3]),
	.C(mul_mp_Z[2]),
	.D(mul_mp_Z[18]),
	.A(mul_div_cnt_Z[4]),
	.FCI(mul_mp_pmux_32_1_0_co1_0)
);
defparam mul_mp_pmux_32_1_0_wmux_3.INIT=20'h0FA44;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_2 (
	.FCO(mul_mp_pmux_32_1_0_co1_0),
	.S(mul_mp_pmux_32_1_0_wmux_2_S),
	.Y(mul_mp_pmux_32_1_0_y3),
	.B(mul_div_cnt_Z[3]),
	.C(mul_mp_Z[12]),
	.D(mul_mp_Z[28]),
	.A(mul_mp_pmux_32_1_0_y0_0),
	.FCI(mul_mp_pmux_32_1_0_co0_0)
);
defparam mul_mp_pmux_32_1_0_wmux_2.INIT=20'h0F588;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_1 (
	.FCO(mul_mp_pmux_32_1_0_co0_0),
	.S(mul_mp_pmux_32_1_0_wmux_1_S),
	.Y(mul_mp_pmux_32_1_0_y0_0),
	.B(mul_div_cnt_Z[3]),
	.C(mul_mp_Z[4]),
	.D(mul_mp_Z[20]),
	.A(mul_div_cnt_Z[4]),
	.FCI(mul_mp_pmux_32_1_0_co1)
);
defparam mul_mp_pmux_32_1_0_wmux_1.INIT=20'h0FA44;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux_0 (
	.FCO(mul_mp_pmux_32_1_0_co1),
	.S(mul_mp_pmux_32_1_0_wmux_0_S),
	.Y(mul_mp_pmux_32_1_0_y1),
	.B(mul_div_cnt_Z[3]),
	.C(mul_mp_Z[8]),
	.D(mul_mp_Z[24]),
	.A(mul_mp_pmux_32_1_0_y0),
	.FCI(mul_mp_pmux_32_1_0_co0)
);
defparam mul_mp_pmux_32_1_0_wmux_0.INIT=20'h0F588;
// @29:11392
  ARI1 mul_mp_pmux_32_1_0_wmux (
	.FCO(mul_mp_pmux_32_1_0_co0),
	.S(mul_mp_pmux_32_1_0_wmux_S),
	.Y(mul_mp_pmux_32_1_0_y0),
	.B(mul_div_cnt_Z[3]),
	.C(N_1470),
	.D(mul_mp_Z[16]),
	.A(mul_div_cnt_Z[4]),
	.FCI(VCC)
);
defparam mul_mp_pmux_32_1_0_wmux.INIT=20'h0FA44;
// @29:11244
  CFG2 lsu_align_result_54_u_2_1 (
	.A(N_2074_i),
	.B(N_1548),
	.Y(lsu_align_result_54_u_2_1_Z)
);
defparam lsu_align_result_54_u_2_1.INIT=4'h8;
// @29:11244
  CFG2 lsu_align_result_54_u_1_1 (
	.A(N_2074_i),
	.B(N_1516),
	.Y(lsu_align_result_54_u_1_1_Z)
);
defparam lsu_align_result_54_u_1_1.INIT=4'h4;
// @29:10978
  CFG4 exu_shifter_places_valid_u_1_0 (
	.A(exu_operand_pc_valid),
	.B(exu_shifter_places57_Z),
	.C(exu_shifter_places58_Z),
	.D(exu_operand_gpr_rs2_valid),
	.Y(exu_shifter_places_valid_1)
);
defparam exu_shifter_places_valid_u_1_0.INIT=16'hACA0;
// @29:11446
  CFG2 \mul_div_cnt_lm_0[0]  (
	.A(slow_mul_ack_RNIURHIJ_Z),
	.B(mul_div_cnt_Z[0]),
	.Y(mul_div_cnt_lm[0])
);
defparam \mul_div_cnt_lm_0[0] .INIT=4'h2;
// @29:11244
  CFG3 \lsu_align_result_95_3_1_0[28]  (
	.A(exu_shifter_operand[28]),
	.B(shifter_unit_op_sel[0]),
	.C(un174_shifter_result_1_i[5]),
	.Y(lsu_align_result_95_3_1_0_Z[28])
);
defparam \lsu_align_result_95_3_1_0[28] .INIT=8'hC2;
// @29:11244
  CFG3 \lsu_align_result_95_3_1_0[25]  (
	.A(exu_shifter_operand[25]),
	.B(shifter_unit_op_sel[0]),
	.C(un174_shifter_result_1_i[5]),
	.Y(lsu_align_result_95_3_1_0_Z[25])
);
defparam \lsu_align_result_95_3_1_0[25] .INIT=8'hC2;
// @29:11244
  CFG3 \lsu_align_result_95_3_1_0[29]  (
	.A(exu_shifter_operand[29]),
	.B(shifter_unit_op_sel[0]),
	.C(un174_shifter_result_1_i[5]),
	.Y(lsu_align_result_95_3_1_0_Z[29])
);
defparam \lsu_align_result_95_3_1_0[29] .INIT=8'hC2;
// @29:11244
  CFG3 \lsu_align_result_95_3_1_0[24]  (
	.A(exu_shifter_operand[24]),
	.B(shifter_unit_op_sel[0]),
	.C(un174_shifter_result_1_i[5]),
	.Y(lsu_align_result_95_3_1_0_Z[24])
);
defparam \lsu_align_result_95_3_1_0[24] .INIT=8'hC2;
// @29:11244
  CFG3 \lsu_align_result_95_3_1_0[27]  (
	.A(exu_shifter_operand[27]),
	.B(shifter_unit_op_sel[0]),
	.C(un174_shifter_result_1_i[5]),
	.Y(lsu_align_result_95_3_1_0_Z[27])
);
defparam \lsu_align_result_95_3_1_0[27] .INIT=8'hC2;
// @29:11244
  CFG3 \lsu_align_result_95_3_1_0[26]  (
	.A(exu_shifter_operand[26]),
	.B(shifter_unit_op_sel[0]),
	.C(un174_shifter_result_1_i[5]),
	.Y(lsu_align_result_95_3_1_0_Z[26])
);
defparam \lsu_align_result_95_3_1_0[26] .INIT=8'hC2;
  CFG4 \lsu_align_result_96_RNO_1[30]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[30]),
	.C(N_1505),
	.D(N_2073_i),
	.Y(lsu_align_result_95_3_2_1_1_1[30])
);
defparam \lsu_align_result_96_RNO_1[30] .INIT=16'hBB0F;
// @29:10828
  CFG4 start_slow_mul_1 (
	.A(start_slow_mul_1_N_3L3_Z),
	.B(start_slow_mul_a1_0_Z),
	.C(start_slow_mul_1_1),
	.D(exu_operand_gpr_rs2_valid),
	.Y(start_slow_mul)
);
defparam start_slow_mul_1.INIT=16'h0705;
// @29:10828
  CFG4 start_slow_mul_1_1_0 (
	.A(exu_operand_pc_valid),
	.B(alu_operand0_mux_sel[0]),
	.C(\slow_mul.un5_start_slow_mul_Z ),
	.D(exu_operand_gpr_rs1_valid),
	.Y(start_slow_mul_1_1)
);
defparam start_slow_mul_1_1_0.INIT=16'h4F7F;
// @29:11028
  CFG4 exu_alu_result_iv_0_0_6_N_2L1 (
	.A(un128_exu_alu_result_i),
	.B(alu_op_sel[4]),
	.C(alu_op_sel[2]),
	.D(alu_op_sel[0]),
	.Y(exu_alu_result_iv_0_0_6_N_2L1_Z)
);
defparam exu_alu_result_iv_0_0_6_N_2L1.INIT=16'h0400;
// @29:11028
  CFG4 exu_alu_result_iv_0_0_6_N_3L3 (
	.A(alu_op_sel[3]),
	.B(alu_op_sel[1]),
	.C(exu_alu_result_iv_0_0_6_N_2L1_Z),
	.D(exu_alu_result_iv_0_0_1_tz_Z[0]),
	.Y(exu_alu_result_iv_0_0_6_N_3L3_Z)
);
defparam exu_alu_result_iv_0_0_6_N_3L3.INIT=16'h5540;
// @29:11028
  CFG2 exu_alu_result_iv_0_0_6_N_4L5 (
	.A(P5_mux),
	.B(exu_result_reg_int_Z[32]),
	.Y(exu_alu_result_iv_0_0_6_N_4L5_Z)
);
defparam exu_alu_result_iv_0_0_6_N_4L5.INIT=4'h7;
// @29:11028
  CFG4 exu_alu_result_iv_0_0_6_N_5L7 (
	.A(exu_alu_result_iv_0_0_6_N_3L3_Z),
	.B(exu_alu_result_iv_0_0_3_N_3L3_Z),
	.C(exu_alu_result_iv_0_0_3_N_2L1_Z),
	.D(exu_alu_result_iv_0_0_6_N_4L5_Z),
	.Y(exu_alu_result_iv_0_0_6_N_5L7_Z)
);
defparam exu_alu_result_iv_0_0_6_N_5L7.INIT=16'h1400;
// @29:11028
  CFG4 \exu_alu_result_iv_0_0_6[0]  (
	.A(exu_alu_result_26_m_Z[0]),
	.B(exu_alu_result_iv_0_0_3_N_2L1_Z),
	.C(\slow_mul.un1_alu_op_sel_int_Z ),
	.D(exu_alu_result_iv_0_0_6_N_5L7_Z),
	.Y(exu_alu_result_iv_0_0_6_0[0])
);
defparam \exu_alu_result_iv_0_0_6[0] .INIT=16'hBABF;
// @29:10828
  CFG4 \slow_mul.un5_start_slow_mul_N_2L1  (
	.A(alu_op_sel[2]),
	.B(alu_op_sel[3]),
	.C(alu_op_sel[1]),
	.D(alu_op_sel[0]),
	.Y(\slow_mul.un5_start_slow_mul_N_2L1_Z )
);
defparam \slow_mul.un5_start_slow_mul_N_2L1 .INIT=16'h6420;
// @29:10828
  CFG3 \slow_mul.un5_start_slow_mul  (
	.A(\slow_mul.un5_mul_mc ),
	.B(alu_op_sel[4]),
	.C(\slow_mul.un5_start_slow_mul_N_2L1_Z ),
	.Y(\slow_mul.un5_start_slow_mul_Z )
);
defparam \slow_mul.un5_start_slow_mul .INIT=8'hBA;
// @29:11028
  CFG4 \exu_alu_result_iv_0_0[0]  (
	.A(alu_op_sel[4]),
	.B(exu_alu_result_int_cry_0_Y),
	.C(exu_alu_result_iv_0_0_1_Z[0]),
	.D(exu_alu_result_iv_0_0_6_0[0]),
	.Y(exu_result_flags[0])
);
defparam \exu_alu_result_iv_0_0[0] .INIT=16'hFF04;
// @29:11028
  CFG2 \exu_alu_result_iv_0_0_1[0]  (
	.A(\slow_mul.un1_alu_op_sel_int_Z ),
	.B(N_270),
	.Y(exu_alu_result_iv_0_0_1_Z[0])
);
defparam \exu_alu_result_iv_0_0_1[0] .INIT=4'h1;
// @29:10835
  CFG4 \exu_alu_operand0_int_i_m2_1[0]  (
	.A(un6_exu_alu_result),
	.B(exu_operand_gpr_rs2_RNIFHCQO_Y[0]),
	.C(start_slow_mul),
	.D(exu_alu_operand0_int_i_m2_1_1_Z[0]),
	.Y(exu_alu_result_int)
);
defparam \exu_alu_operand0_int_i_m2_1[0] .INIT=16'h3AAA;
// @29:10835
  CFG4 \exu_alu_operand0_int_i_m2_1_1[0]  (
	.A(alu_op_sel[1]),
	.B(\slow_mul.un5_mul_mc ),
	.C(exu_alu_operand0_Z[31]),
	.D(exu_alu_operand0_int_sn_N_9),
	.Y(exu_alu_operand0_int_i_m2_1_1_Z[0])
);
defparam \exu_alu_operand0_int_i_m2_1_1[0] .INIT=16'h0008;
// @29:11028
  CFG4 \exu_alu_result_iv_0_0_2_1[0]  (
	.A(alu_op_sel[1]),
	.B(alu_op_sel[3]),
	.C(exu_alu_result_iv_0_0_6_0_N_4),
	.D(exu_alu_result_iv_0_0_2_1_1_Z[0]),
	.Y(exu_alu_result_iv_0_0_2_1_Z[0])
);
defparam \exu_alu_result_iv_0_0_2_1[0] .INIT=16'hFDEC;
// @29:11028
  CFG3 \exu_alu_result_iv_0_0_2_1_1[0]  (
	.A(exu_operand_gpr_rs2_RNIFHCQO_Y[0]),
	.B(un6_exu_alu_result),
	.C(exu_alu_result194_0_a2_1_a2_0),
	.Y(exu_alu_result_iv_0_0_2_1_1_Z[0])
);
defparam \exu_alu_result_iv_0_0_2_1_1[0] .INIT=8'h2F;
// @29:10828
  CFG3 start_slow_mul_1_N_3L3 (
	.A(alu_operand1_mux_sel[0]),
	.B(start_slow_mul_a1_0_Z),
	.C(alu_operand1_mux_sel[1]),
	.Y(start_slow_mul_1_N_3L3_Z)
);
defparam start_slow_mul_1_N_3L3.INIT=8'h0D;
  CFG2 \alu_op_sel_RNIQ4647[0]  (
	.A(alu_op_sel[0]),
	.B(alu_op_sel[4]),
	.Y(N_8_mux)
);
defparam \alu_op_sel_RNIQ4647[0] .INIT=4'h2;
  CFG4 \alu_op_sel_RNI1CFQH[2]  (
	.A(alu_op_sel[3]),
	.B(alu_op_sel[2]),
	.C(alu_op_sel[1]),
	.D(N_8_mux),
	.Y(P5_mux)
);
defparam \alu_op_sel_RNI1CFQH[2] .INIT=16'h6200;
  CFG2 \slow_mul.un1_alu_op_sel_int_RNI1PO7K  (
	.A(\slow_mul.un1_alu_op_sel_int_Z ),
	.B(P5_mux),
	.Y(un3_alu_op_sel_int_2)
);
defparam \slow_mul.un1_alu_op_sel_int_RNI1PO7K .INIT=4'h4;
// @29:11282
  CFG4 exu_result_valid_iv (
	.A(\div.div_finish_Z ),
	.B(exu_result_valid_iv_1_0_Z),
	.C(exu_result_valid_iv_1_Z),
	.D(N_2264_i),
	.Y(exu_result_valid)
);
defparam exu_result_valid_iv.INIT=16'hFCF8;
// @29:11282
  CFG4 exu_result_valid_iv_1_0 (
	.A(un1_exu_mux_result27_1_Z),
	.B(exu_alu_operand0_valid),
	.C(exu_alu_operand1_valid),
	.D(\div.div_finish_Z ),
	.Y(exu_result_valid_iv_1_0_Z)
);
defparam exu_result_valid_iv_1_0.INIT=16'h5540;
// @29:11028
  CFG2 exu_alu_result_iv_0_0_3_N_2L1 (
	.A(alu_op_sel[4]),
	.B(un128_exu_alu_result_i),
	.Y(exu_alu_result_iv_0_0_3_N_2L1_Z)
);
defparam exu_alu_result_iv_0_0_3_N_2L1.INIT=4'h7;
// @29:11028
  CFG4 exu_alu_result_iv_0_0_3_N_3L3 (
	.A(exu_alu_result_iv_0_0_3_N_2L1_Z),
	.B(N_270),
	.C(exu_alu_result_iv_0_0_5_0_N_8),
	.D(exu_alu_result_iv_0_0_2_1_Z[0]),
	.Y(exu_alu_result_iv_0_0_3_N_3L3_Z)
);
defparam exu_alu_result_iv_0_0_3_N_3L3.INIT=16'h1AAA;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[1]  (
	.A(exu_alu_result_0_iv_0_Z[1]),
	.B(exu_alu_result_0_iv_4_1_Z[1]),
	.C(exu_result_reg[1]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[1])
);
defparam \exu_alu_result_0_iv_4[1] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[1]  (
	.A(exu_alu_operand1_Z[1]),
	.B(exu_alu_operand0_Z[1]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[1])
);
defparam \exu_alu_result_0_iv_4_1[1] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[2]  (
	.A(exu_alu_result_0_iv_0_Z[2]),
	.B(exu_alu_result_0_iv_4_1_Z[2]),
	.C(exu_result_reg[2]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[2])
);
defparam \exu_alu_result_0_iv_4[2] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[2]  (
	.A(exu_alu_operand1_Z[2]),
	.B(exu_alu_operand0_Z[2]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[2])
);
defparam \exu_alu_result_0_iv_4_1[2] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[3]  (
	.A(exu_alu_result_0_iv_0_Z[3]),
	.B(exu_alu_result_0_iv_4_1_Z[3]),
	.C(exu_result_reg[3]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[3])
);
defparam \exu_alu_result_0_iv_4[3] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[3]  (
	.A(exu_alu_operand1_Z[3]),
	.B(exu_alu_operand0_Z[3]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[3])
);
defparam \exu_alu_result_0_iv_4_1[3] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[4]  (
	.A(exu_alu_result_0_iv_0_Z[4]),
	.B(exu_alu_result_0_iv_4_1_Z[4]),
	.C(exu_result_reg[4]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[4])
);
defparam \exu_alu_result_0_iv_4[4] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[4]  (
	.A(exu_alu_operand0[4]),
	.B(un16_next_div_divisor_1_axb_4),
	.C(exu_alu_result194),
	.D(exu_alu_result195),
	.Y(exu_alu_result_0_iv_4_1_Z[4])
);
defparam \exu_alu_result_0_iv_4_1[4] .INIT=16'h4D4F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[5]  (
	.A(exu_alu_result_0_iv_0_Z[5]),
	.B(exu_alu_result_0_iv_4_1_Z[5]),
	.C(exu_result_reg[5]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[5])
);
defparam \exu_alu_result_0_iv_4[5] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[5]  (
	.A(exu_alu_operand1_Z[5]),
	.B(exu_alu_operand0_Z[5]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[5])
);
defparam \exu_alu_result_0_iv_4_1[5] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[6]  (
	.A(exu_alu_result_0_iv_0_Z[6]),
	.B(exu_alu_result_0_iv_4_1_Z[6]),
	.C(exu_result_reg[6]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[6])
);
defparam \exu_alu_result_0_iv_4[6] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[6]  (
	.A(exu_alu_operand1_Z[6]),
	.B(exu_alu_operand0_Z[6]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[6])
);
defparam \exu_alu_result_0_iv_4_1[6] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[7]  (
	.A(exu_alu_result_0_iv_0_Z[7]),
	.B(exu_alu_result_0_iv_4_1_Z[7]),
	.C(exu_result_reg[7]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[7])
);
defparam \exu_alu_result_0_iv_4[7] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[7]  (
	.A(exu_alu_operand1_Z[7]),
	.B(exu_alu_operand0_Z[7]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[7])
);
defparam \exu_alu_result_0_iv_4_1[7] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[8]  (
	.A(exu_alu_result_0_iv_0_Z[8]),
	.B(exu_alu_result_0_iv_4_1_Z[8]),
	.C(exu_result_reg[8]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[8])
);
defparam \exu_alu_result_0_iv_4[8] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[8]  (
	.A(exu_alu_operand1_Z[8]),
	.B(exu_alu_operand0_Z[8]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[8])
);
defparam \exu_alu_result_0_iv_4_1[8] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[9]  (
	.A(exu_alu_result_0_iv_0_Z[9]),
	.B(exu_alu_result_0_iv_4_1_Z[9]),
	.C(exu_result_reg[9]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[9])
);
defparam \exu_alu_result_0_iv_4[9] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[9]  (
	.A(exu_alu_operand1_Z[9]),
	.B(exu_alu_operand0_Z[9]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[9])
);
defparam \exu_alu_result_0_iv_4_1[9] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[10]  (
	.A(exu_alu_result_0_iv_0_Z[10]),
	.B(exu_alu_result_0_iv_4_1_Z[10]),
	.C(exu_result_reg[10]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[10])
);
defparam \exu_alu_result_0_iv_4[10] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[10]  (
	.A(exu_alu_operand1_Z[10]),
	.B(exu_alu_operand0_Z[10]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[10])
);
defparam \exu_alu_result_0_iv_4_1[10] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[11]  (
	.A(exu_alu_result_0_iv_0_Z[11]),
	.B(exu_alu_result_0_iv_4_1_Z[11]),
	.C(exu_result_reg[11]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[11])
);
defparam \exu_alu_result_0_iv_4[11] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[11]  (
	.A(exu_alu_operand1_Z[11]),
	.B(exu_alu_operand0_Z[11]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[11])
);
defparam \exu_alu_result_0_iv_4_1[11] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[12]  (
	.A(exu_alu_result_0_iv_0_Z[12]),
	.B(exu_alu_result_0_iv_4_1_Z[12]),
	.C(exu_result_reg[12]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[12])
);
defparam \exu_alu_result_0_iv_4[12] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[12]  (
	.A(exu_alu_operand1_Z[12]),
	.B(exu_alu_operand0_Z[12]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[12])
);
defparam \exu_alu_result_0_iv_4_1[12] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[13]  (
	.A(exu_alu_result_0_iv_0_Z[13]),
	.B(exu_alu_result_0_iv_4_1_Z[13]),
	.C(exu_result_reg[13]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[13])
);
defparam \exu_alu_result_0_iv_4[13] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[13]  (
	.A(exu_alu_operand1_Z[13]),
	.B(exu_alu_operand0_Z[13]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[13])
);
defparam \exu_alu_result_0_iv_4_1[13] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[14]  (
	.A(exu_alu_result_0_iv_0_Z[14]),
	.B(exu_alu_result_0_iv_4_1_Z[14]),
	.C(exu_result_reg[14]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[14])
);
defparam \exu_alu_result_0_iv_4[14] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[14]  (
	.A(N_176),
	.B(un16_next_div_divisor_1_axb_14),
	.C(exu_alu_result194),
	.D(exu_alu_result195),
	.Y(exu_alu_result_0_iv_4_1_Z[14])
);
defparam \exu_alu_result_0_iv_4_1[14] .INIT=16'h4D4F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[15]  (
	.A(exu_alu_result_0_iv_0_Z[15]),
	.B(exu_alu_result_0_iv_4_1_Z[15]),
	.C(exu_result_reg[15]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[15])
);
defparam \exu_alu_result_0_iv_4[15] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[15]  (
	.A(exu_alu_operand1_Z[15]),
	.B(exu_alu_operand0_Z[15]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[15])
);
defparam \exu_alu_result_0_iv_4_1[15] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[16]  (
	.A(exu_alu_result_0_iv_0_Z[16]),
	.B(exu_alu_result_0_iv_4_1_Z[16]),
	.C(exu_result_reg[16]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[16])
);
defparam \exu_alu_result_0_iv_4[16] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[16]  (
	.A(exu_alu_operand1_Z[16]),
	.B(exu_alu_operand0_Z[16]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[16])
);
defparam \exu_alu_result_0_iv_4_1[16] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[17]  (
	.A(exu_alu_result_0_iv_0_Z[17]),
	.B(exu_alu_result_0_iv_4_1_Z[17]),
	.C(exu_result_reg[17]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[17])
);
defparam \exu_alu_result_0_iv_4[17] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[17]  (
	.A(exu_alu_operand1_Z[17]),
	.B(exu_alu_operand0_Z[17]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[17])
);
defparam \exu_alu_result_0_iv_4_1[17] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[18]  (
	.A(exu_alu_result_0_iv_0_Z[18]),
	.B(exu_alu_result_0_iv_4_1_Z[18]),
	.C(exu_result_reg[18]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[18])
);
defparam \exu_alu_result_0_iv_4[18] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[18]  (
	.A(exu_alu_operand1_Z[18]),
	.B(exu_alu_operand0_Z[18]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[18])
);
defparam \exu_alu_result_0_iv_4_1[18] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[19]  (
	.A(exu_alu_result_0_iv_0_Z[19]),
	.B(exu_alu_result_0_iv_4_1_Z[19]),
	.C(exu_result_reg[19]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[19])
);
defparam \exu_alu_result_0_iv_4[19] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[19]  (
	.A(exu_alu_operand1_Z[19]),
	.B(exu_alu_operand0_Z[19]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[19])
);
defparam \exu_alu_result_0_iv_4_1[19] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[20]  (
	.A(exu_alu_result_0_iv_0_Z[20]),
	.B(exu_alu_result_0_iv_4_1_Z[20]),
	.C(exu_result_reg[20]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[20])
);
defparam \exu_alu_result_0_iv_4[20] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[20]  (
	.A(exu_alu_operand1_Z[20]),
	.B(exu_alu_operand0_Z[20]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[20])
);
defparam \exu_alu_result_0_iv_4_1[20] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[21]  (
	.A(exu_alu_result_0_iv_0_Z[21]),
	.B(exu_alu_result_0_iv_4_1_Z[21]),
	.C(exu_result_reg[21]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[21])
);
defparam \exu_alu_result_0_iv_4[21] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[21]  (
	.A(exu_alu_operand1_Z[21]),
	.B(exu_alu_operand0_Z[21]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[21])
);
defparam \exu_alu_result_0_iv_4_1[21] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[22]  (
	.A(exu_alu_result_0_iv_0_Z[22]),
	.B(exu_alu_result_0_iv_4_1_Z[22]),
	.C(exu_result_reg[22]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[22])
);
defparam \exu_alu_result_0_iv_4[22] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[22]  (
	.A(exu_alu_operand1_Z[22]),
	.B(exu_alu_operand0_Z[22]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[22])
);
defparam \exu_alu_result_0_iv_4_1[22] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[23]  (
	.A(exu_alu_result_0_iv_0_Z[23]),
	.B(exu_alu_result_0_iv_4_1_Z[23]),
	.C(exu_result_reg[23]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[23])
);
defparam \exu_alu_result_0_iv_4[23] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[23]  (
	.A(exu_alu_operand0[23]),
	.B(un16_next_div_divisor_1_axb_23),
	.C(exu_alu_result194),
	.D(exu_alu_result195),
	.Y(exu_alu_result_0_iv_4_1_Z[23])
);
defparam \exu_alu_result_0_iv_4_1[23] .INIT=16'h4D4F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[24]  (
	.A(exu_alu_result_0_iv_0_Z[24]),
	.B(exu_alu_result_0_iv_4_1_Z[24]),
	.C(exu_result_reg[24]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[24])
);
defparam \exu_alu_result_0_iv_4[24] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[24]  (
	.A(exu_alu_operand1_Z[24]),
	.B(exu_alu_operand0_Z[24]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[24])
);
defparam \exu_alu_result_0_iv_4_1[24] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[25]  (
	.A(exu_alu_result_0_iv_0_Z[25]),
	.B(exu_alu_result_0_iv_4_1_Z[25]),
	.C(exu_result_reg[25]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[25])
);
defparam \exu_alu_result_0_iv_4[25] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[25]  (
	.A(exu_alu_operand1_Z[25]),
	.B(exu_alu_operand0_Z[25]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[25])
);
defparam \exu_alu_result_0_iv_4_1[25] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[26]  (
	.A(exu_alu_result_0_iv_0_Z[26]),
	.B(exu_alu_result_0_iv_4_1_Z[26]),
	.C(exu_result_reg[26]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[26])
);
defparam \exu_alu_result_0_iv_4[26] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[26]  (
	.A(exu_alu_operand1_Z[26]),
	.B(exu_alu_operand0_Z[26]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[26])
);
defparam \exu_alu_result_0_iv_4_1[26] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[27]  (
	.A(exu_alu_result_0_iv_0_Z[27]),
	.B(exu_alu_result_0_iv_4_1_Z[27]),
	.C(exu_result_reg[27]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[27])
);
defparam \exu_alu_result_0_iv_4[27] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[27]  (
	.A(exu_alu_operand1_Z[27]),
	.B(exu_alu_operand0_Z[27]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[27])
);
defparam \exu_alu_result_0_iv_4_1[27] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[28]  (
	.A(exu_alu_result_0_iv_0_Z[28]),
	.B(exu_alu_result_0_iv_4_1_Z[28]),
	.C(exu_result_reg[28]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[28])
);
defparam \exu_alu_result_0_iv_4[28] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[28]  (
	.A(exu_alu_operand1_Z[28]),
	.B(exu_alu_operand0_Z[28]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[28])
);
defparam \exu_alu_result_0_iv_4_1[28] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[29]  (
	.A(exu_alu_result_0_iv_0_Z[29]),
	.B(exu_alu_result_0_iv_4_1_Z[29]),
	.C(exu_result_reg[29]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[29])
);
defparam \exu_alu_result_0_iv_4[29] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[29]  (
	.A(exu_alu_operand1_Z[29]),
	.B(exu_alu_operand0_Z[29]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[29])
);
defparam \exu_alu_result_0_iv_4_1[29] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[30]  (
	.A(exu_alu_result_0_iv_0_Z[30]),
	.B(exu_alu_result_0_iv_4_1_Z[30]),
	.C(exu_result_reg[30]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[30])
);
defparam \exu_alu_result_0_iv_4[30] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[30]  (
	.A(exu_alu_operand1_Z[30]),
	.B(exu_alu_operand0_Z[30]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[30])
);
defparam \exu_alu_result_0_iv_4_1[30] .INIT=16'h117F;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4[31]  (
	.A(exu_alu_result_0_iv_0_Z[31]),
	.B(exu_alu_result_0_iv_4_1_Z[31]),
	.C(exu_result_reg[31]),
	.D(exu_alu_result196),
	.Y(exu_alu_result_0_iv_4_Z[31])
);
defparam \exu_alu_result_0_iv_4[31] .INIT=16'hFBBB;
// @29:11028
  CFG4 \exu_alu_result_0_iv_4_1[31]  (
	.A(exu_alu_operand1_Z[31]),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_result195),
	.D(exu_alu_result194),
	.Y(exu_alu_result_0_iv_4_1_Z[31])
);
defparam \exu_alu_result_0_iv_4_1[31] .INIT=16'h117F;
// @29:11420
  CFG2 next_dividend_axb_31_1 (
	.A(dividend_Z[31]),
	.B(div_divisor_Z[31]),
	.Y(next_dividend_axb_31_1_Z)
);
defparam next_dividend_axb_31_1.INIT=4'h6;
// @29:11028
  CFG4 exu_alu_result_iv_0_0_5_0_m3_i_a3 (
	.A(exu_alu_result_iv_0_0_5_0_m3_i_a3_1_Z),
	.B(N_277),
	.C(alu_op_sel[1]),
	.D(exu_alu_result193_0_a2_3_a2_0_Z),
	.Y(exu_alu_result_iv_0_0_5_0_N_8)
);
defparam exu_alu_result_iv_0_0_5_0_m3_i_a3.INIT=16'h57F7;
// @29:11028
  CFG4 exu_alu_result_iv_0_0_5_0_m3_i_a3_1 (
	.A(exu_operand_gpr_rs2_RNIFHCQO_Y[0]),
	.B(un6_exu_alu_result),
	.C(alu_op_sel[3]),
	.D(alu_op_sel[1]),
	.Y(exu_alu_result_iv_0_0_5_0_m3_i_a3_1_Z)
);
defparam exu_alu_result_iv_0_0_5_0_m3_i_a3_1.INIT=16'h0904;
// @29:10835
  CFG4 \exu_alu_operand0_int_0[23]  (
	.A(exu_alu_operand0_Z[31]),
	.B(un16_next_div_divisor_1_axb_23),
	.C(exu_alu_operand0_int_0_1_Z[23]),
	.D(exu_alu_operand0_int_sn_N_10_mux),
	.Y(exu_alu_operand0_int[23])
);
defparam \exu_alu_operand0_int_0[23] .INIT=16'hB10F;
// @29:10835
  CFG4 \exu_alu_operand0_int_0_1[23]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_int_sn_N_10_mux),
	.C(exu_alu_operand0[23]),
	.D(un23_mulh_mc0[23]),
	.Y(exu_alu_operand0_int_0_1_Z[23])
);
defparam \exu_alu_operand0_int_0_1[23] .INIT=16'h4F0B;
// @29:10867
  CFG4 \exu_alu_result_26[1]  (
	.A(quotient_RNIUUMDC_Y[1]),
	.B(N_155_i),
	.C(res_pos_neg_Z),
	.D(exu_alu_result_26_1[1]),
	.Y(exu_alu_result_26_Z[1])
);
defparam \exu_alu_result_26[1] .INIT=16'h704F;
// @29:10867
  CFG3 \exu_alu_result_26_1_0[1]  (
	.A(quotient_Z[1]),
	.B(dividend_Z[1]),
	.C(alu_op_sel[1]),
	.Y(exu_alu_result_26_1[1])
);
defparam \exu_alu_result_26_1_0[1] .INIT=8'h35;
// @29:11028
  CFG4 \exu_alu_result_iv_0_0_1_tz[0]  (
	.A(alu_op_sel[4]),
	.B(un152_exu_alu_result_1_data_tmp[15]),
	.C(exu_alu_result_iv_0_0_1_tz_1_Z[0]),
	.D(alu_op_sel[2]),
	.Y(exu_alu_result_iv_0_0_1_tz_Z[0])
);
defparam \exu_alu_result_iv_0_0_1_tz[0] .INIT=16'h28A0;
// @29:11028
  CFG4 \exu_alu_result_iv_0_0_1_tz_1[0]  (
	.A(alu_op_sel[2]),
	.B(un120_exu_alu_result_i),
	.C(alu_op_sel[1]),
	.D(alu_op_sel[0]),
	.Y(exu_alu_result_iv_0_0_1_tz_1_Z[0])
);
defparam \exu_alu_result_iv_0_0_1_tz_1[0] .INIT=16'h0A1E;
  CFG4 \lsu_align_result_96_RNO_0[30]  (
	.A(un174_shifter_result_1_i[5]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_95_3_2_1_1_1[30]),
	.D(N_2073_i),
	.Y(lsu_align_result_95_3_2_1_1[30])
);
defparam \lsu_align_result_96_RNO_0[30] .INIT=16'h7430;
  CFG4 \lsu_align_result_96_RNO[30]  (
	.A(exu_shifter_operand[31]),
	.B(exu_shifter_operand[30]),
	.C(lsu_align_result_95_3_2_1_1[30]),
	.D(shifter_unit_op_sel[0]),
	.Y(N_3041)
);
defparam \lsu_align_result_96_RNO[30] .INIT=16'hCA0F;
// @29:11244
  CFG4 \lsu_align_result_96_m1_2[23]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[23]),
	.C(N_1498),
	.D(N_2073_i),
	.Y(lsu_align_result_96_m1_2_Z[23])
);
defparam \lsu_align_result_96_m1_2[23] .INIT=16'h44F0;
// @29:11244
  CFG4 \lsu_align_result_96_m1_2[22]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[22]),
	.C(N_1497),
	.D(N_2073_i),
	.Y(lsu_align_result_96_m1_2_Z[22])
);
defparam \lsu_align_result_96_m1_2[22] .INIT=16'h44F0;
// @29:11244
  CFG4 \lsu_align_result_96_m1_2[21]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[21]),
	.C(N_1496),
	.D(N_2073_i),
	.Y(lsu_align_result_96_m1_2_Z[21])
);
defparam \lsu_align_result_96_m1_2[21] .INIT=16'h44F0;
// @29:11244
  CFG4 \lsu_align_result_96_m1_2[20]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[20]),
	.C(N_1495),
	.D(N_2073_i),
	.Y(lsu_align_result_96_m1_2_Z[20])
);
defparam \lsu_align_result_96_m1_2[20] .INIT=16'h44F0;
// @29:11244
  CFG4 \lsu_align_result_96_m1_2[19]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[19]),
	.C(N_1494),
	.D(N_2073_i),
	.Y(lsu_align_result_96_m1_2_Z[19])
);
defparam \lsu_align_result_96_m1_2[19] .INIT=16'h44F0;
// @29:11244
  CFG4 \lsu_align_result_96_m1_2[18]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[18]),
	.C(N_1493),
	.D(N_2073_i),
	.Y(lsu_align_result_96_m1_2_Z[18])
);
defparam \lsu_align_result_96_m1_2[18] .INIT=16'h44F0;
// @29:11244
  CFG4 \lsu_align_result_96_m1_2[17]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[17]),
	.C(N_1492),
	.D(N_2073_i),
	.Y(lsu_align_result_96_m1_2_Z[17])
);
defparam \lsu_align_result_96_m1_2[17] .INIT=16'h44F0;
  CFG3 \lsu_align_result_96_RNO[17]  (
	.A(lsu_align_result_96_m1_2_0_Z[17]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_96_m1_2_Z[17]),
	.Y(lsu_align_result_96_m1[17])
);
defparam \lsu_align_result_96_RNO[17] .INIT=8'hB8;
// @29:11244
  CFG4 \lsu_align_result_96_m1_2_0[17]  (
	.A(N_2073_i),
	.B(lsu_align_result_96_m1_1_0_Z[17]),
	.C(exu_shifter_operand[17]),
	.D(exu_shifter_operand[31]),
	.Y(lsu_align_result_96_m1_2_0_Z[17])
);
defparam \lsu_align_result_96_m1_2_0[17] .INIT=16'hEC64;
// @29:11244
  CFG3 \lsu_align_result_96_m1_1_0[17]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_2073_i),
	.C(lsu_align_result_78_Z[17]),
	.Y(lsu_align_result_96_m1_1_0_Z[17])
);
defparam \lsu_align_result_96_m1_1_0[17] .INIT=8'hB8;
  CFG3 \lsu_align_result_96_RNO[18]  (
	.A(lsu_align_result_96_m1_2_0_Z[18]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_96_m1_2_Z[18]),
	.Y(lsu_align_result_96_m1[18])
);
defparam \lsu_align_result_96_RNO[18] .INIT=8'hB8;
// @29:11244
  CFG4 \lsu_align_result_96_m1_2_0[18]  (
	.A(N_2073_i),
	.B(lsu_align_result_96_m1_1_0_Z[18]),
	.C(exu_shifter_operand[18]),
	.D(exu_shifter_operand[31]),
	.Y(lsu_align_result_96_m1_2_0_Z[18])
);
defparam \lsu_align_result_96_m1_2_0[18] .INIT=16'hEC64;
// @29:11244
  CFG3 \lsu_align_result_96_m1_1_0[18]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_2073_i),
	.C(lsu_align_result_78_Z[18]),
	.Y(lsu_align_result_96_m1_1_0_Z[18])
);
defparam \lsu_align_result_96_m1_1_0[18] .INIT=8'hB8;
  CFG3 \lsu_align_result_96_RNO[19]  (
	.A(lsu_align_result_96_m1_2_0_Z[19]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_96_m1_2_Z[19]),
	.Y(lsu_align_result_96_m1[19])
);
defparam \lsu_align_result_96_RNO[19] .INIT=8'hB8;
// @29:11244
  CFG4 \lsu_align_result_96_m1_2_0[19]  (
	.A(N_2073_i),
	.B(lsu_align_result_96_m1_1_0_Z[19]),
	.C(exu_shifter_operand[19]),
	.D(exu_shifter_operand[31]),
	.Y(lsu_align_result_96_m1_2_0_Z[19])
);
defparam \lsu_align_result_96_m1_2_0[19] .INIT=16'hEC64;
// @29:11244
  CFG3 \lsu_align_result_96_m1_1_0[19]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_2073_i),
	.C(lsu_align_result_78_Z[19]),
	.Y(lsu_align_result_96_m1_1_0_Z[19])
);
defparam \lsu_align_result_96_m1_1_0[19] .INIT=8'hB8;
  CFG3 \lsu_align_result_96_RNO[20]  (
	.A(lsu_align_result_96_m1_2_0_Z[20]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_96_m1_2_Z[20]),
	.Y(lsu_align_result_96_m1[20])
);
defparam \lsu_align_result_96_RNO[20] .INIT=8'hB8;
// @29:11244
  CFG4 \lsu_align_result_96_m1_2_0[20]  (
	.A(N_2073_i),
	.B(lsu_align_result_96_m1_1_0_Z[20]),
	.C(exu_shifter_operand[20]),
	.D(exu_shifter_operand[31]),
	.Y(lsu_align_result_96_m1_2_0_Z[20])
);
defparam \lsu_align_result_96_m1_2_0[20] .INIT=16'hEC64;
// @29:11244
  CFG3 \lsu_align_result_96_m1_1_0[20]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_2073_i),
	.C(lsu_align_result_78_Z[20]),
	.Y(lsu_align_result_96_m1_1_0_Z[20])
);
defparam \lsu_align_result_96_m1_1_0[20] .INIT=8'hB8;
  CFG3 \lsu_align_result_96_RNO[21]  (
	.A(lsu_align_result_96_m1_2_0_Z[21]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_96_m1_2_Z[21]),
	.Y(lsu_align_result_96_m1[21])
);
defparam \lsu_align_result_96_RNO[21] .INIT=8'hB8;
// @29:11244
  CFG4 \lsu_align_result_96_m1_2_0[21]  (
	.A(N_2073_i),
	.B(lsu_align_result_96_m1_1_0_Z[21]),
	.C(exu_shifter_operand[21]),
	.D(exu_shifter_operand[31]),
	.Y(lsu_align_result_96_m1_2_0_Z[21])
);
defparam \lsu_align_result_96_m1_2_0[21] .INIT=16'hEC64;
// @29:11244
  CFG3 \lsu_align_result_96_m1_1_0[21]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_2073_i),
	.C(lsu_align_result_78_Z[21]),
	.Y(lsu_align_result_96_m1_1_0_Z[21])
);
defparam \lsu_align_result_96_m1_1_0[21] .INIT=8'hB8;
  CFG3 \lsu_align_result_96_RNO[22]  (
	.A(lsu_align_result_96_m1_2_0_Z[22]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_96_m1_2_Z[22]),
	.Y(lsu_align_result_96_m1[22])
);
defparam \lsu_align_result_96_RNO[22] .INIT=8'hB8;
// @29:11244
  CFG4 \lsu_align_result_96_m1_2_0[22]  (
	.A(N_2073_i),
	.B(lsu_align_result_96_m1_1_0_Z[22]),
	.C(exu_shifter_operand[22]),
	.D(exu_shifter_operand[31]),
	.Y(lsu_align_result_96_m1_2_0_Z[22])
);
defparam \lsu_align_result_96_m1_2_0[22] .INIT=16'hEC64;
// @29:11244
  CFG3 \lsu_align_result_96_m1_1_0[22]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_2073_i),
	.C(lsu_align_result_78_Z[22]),
	.Y(lsu_align_result_96_m1_1_0_Z[22])
);
defparam \lsu_align_result_96_m1_1_0[22] .INIT=8'hB8;
  CFG3 \lsu_align_result_96_RNO[23]  (
	.A(lsu_align_result_96_m1_2_0_Z[23]),
	.B(shifter_unit_op_sel[0]),
	.C(lsu_align_result_96_m1_2_Z[23]),
	.Y(lsu_align_result_96_m1[23])
);
defparam \lsu_align_result_96_RNO[23] .INIT=8'hB8;
// @29:11244
  CFG4 \lsu_align_result_96_m1_2_0[23]  (
	.A(N_2073_i),
	.B(lsu_align_result_96_m1_1_0_Z[23]),
	.C(exu_shifter_operand[23]),
	.D(exu_shifter_operand[31]),
	.Y(lsu_align_result_96_m1_2_0_Z[23])
);
defparam \lsu_align_result_96_m1_2_0[23] .INIT=16'hEC64;
// @29:11244
  CFG3 \lsu_align_result_96_m1_1_0[23]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_2073_i),
	.C(lsu_align_result_78_Z[23]),
	.Y(lsu_align_result_96_m1_1_0_Z[23])
);
defparam \lsu_align_result_96_m1_1_0[23] .INIT=8'hB8;
  CFG3 \lsu_align_result_96_RNO[26]  (
	.A(N_2073_i),
	.B(lsu_align_result_95_3_2_0_Z[26]),
	.C(lsu_align_result_95_3_2_Z[26]),
	.Y(N_3037)
);
defparam \lsu_align_result_96_RNO[26] .INIT=8'hD8;
// @29:11244
  CFG4 \lsu_align_result_95_3_2_0[26]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_95_3_1_0_Z[26]),
	.C(exu_shifter_operand[26]),
	.D(exu_shifter_operand[31]),
	.Y(lsu_align_result_95_3_2_0_Z[26])
);
defparam \lsu_align_result_95_3_2_0[26] .INIT=16'hEC64;
// @29:11244
  CFG3 \lsu_align_result_95_3_2[26]  (
	.A(lsu_align_result_95_3_1_Z[26]),
	.B(shifter_unit_op_sel[0]),
	.C(N_2493),
	.Y(lsu_align_result_95_3_2_Z[26])
);
defparam \lsu_align_result_95_3_2[26] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_95_3_1[26]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_1501),
	.C(shifter_unit_op_sel[0]),
	.Y(lsu_align_result_95_3_1_Z[26])
);
defparam \lsu_align_result_95_3_1[26] .INIT=8'hAC;
  CFG3 \lsu_align_result_96_RNO[27]  (
	.A(N_2073_i),
	.B(lsu_align_result_95_3_2_0_Z[27]),
	.C(lsu_align_result_95_3_2_Z[27]),
	.Y(N_3038)
);
defparam \lsu_align_result_96_RNO[27] .INIT=8'hD8;
// @29:11244
  CFG4 \lsu_align_result_95_3_2_0[27]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_95_3_1_0_Z[27]),
	.C(exu_shifter_operand[27]),
	.D(exu_shifter_operand[31]),
	.Y(lsu_align_result_95_3_2_0_Z[27])
);
defparam \lsu_align_result_95_3_2_0[27] .INIT=16'hEC64;
// @29:11244
  CFG3 \lsu_align_result_95_3_2[27]  (
	.A(lsu_align_result_95_3_1_Z[27]),
	.B(shifter_unit_op_sel[0]),
	.C(N_2494),
	.Y(lsu_align_result_95_3_2_Z[27])
);
defparam \lsu_align_result_95_3_2[27] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_95_3_1[27]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_1502),
	.C(shifter_unit_op_sel[0]),
	.Y(lsu_align_result_95_3_1_Z[27])
);
defparam \lsu_align_result_95_3_1[27] .INIT=8'hAC;
  CFG3 \lsu_align_result_96_RNO[24]  (
	.A(N_2073_i),
	.B(lsu_align_result_95_3_2_0_Z[24]),
	.C(lsu_align_result_95_3_2_Z[24]),
	.Y(N_3035)
);
defparam \lsu_align_result_96_RNO[24] .INIT=8'hD8;
// @29:11244
  CFG4 \lsu_align_result_95_3_2_0[24]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_95_3_1_0_Z[24]),
	.C(exu_shifter_operand[24]),
	.D(exu_shifter_operand[31]),
	.Y(lsu_align_result_95_3_2_0_Z[24])
);
defparam \lsu_align_result_95_3_2_0[24] .INIT=16'hEC64;
// @29:11244
  CFG3 \lsu_align_result_95_3_2[24]  (
	.A(lsu_align_result_95_3_1_Z[24]),
	.B(shifter_unit_op_sel[0]),
	.C(N_2491),
	.Y(lsu_align_result_95_3_2_Z[24])
);
defparam \lsu_align_result_95_3_2[24] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_95_3_1[24]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_1499),
	.C(shifter_unit_op_sel[0]),
	.Y(lsu_align_result_95_3_1_Z[24])
);
defparam \lsu_align_result_95_3_1[24] .INIT=8'hAC;
  CFG3 \lsu_align_result_96_RNO[29]  (
	.A(N_2073_i),
	.B(lsu_align_result_95_3_2_0_Z[29]),
	.C(lsu_align_result_95_3_2_Z[29]),
	.Y(N_3040)
);
defparam \lsu_align_result_96_RNO[29] .INIT=8'hD8;
// @29:11244
  CFG4 \lsu_align_result_95_3_2_0[29]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_95_3_1_0_Z[29]),
	.C(exu_shifter_operand[29]),
	.D(exu_shifter_operand[31]),
	.Y(lsu_align_result_95_3_2_0_Z[29])
);
defparam \lsu_align_result_95_3_2_0[29] .INIT=16'hEC64;
// @29:11244
  CFG3 \lsu_align_result_95_3_2[29]  (
	.A(lsu_align_result_95_3_1_Z[29]),
	.B(shifter_unit_op_sel[0]),
	.C(N_2496),
	.Y(lsu_align_result_95_3_2_Z[29])
);
defparam \lsu_align_result_95_3_2[29] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_95_3_1[29]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_1504),
	.C(shifter_unit_op_sel[0]),
	.Y(lsu_align_result_95_3_1_Z[29])
);
defparam \lsu_align_result_95_3_1[29] .INIT=8'hAC;
  CFG3 \lsu_align_result_96_RNO[25]  (
	.A(N_2073_i),
	.B(lsu_align_result_95_3_2_0_Z[25]),
	.C(lsu_align_result_95_3_2_Z[25]),
	.Y(N_3036)
);
defparam \lsu_align_result_96_RNO[25] .INIT=8'hD8;
// @29:11244
  CFG4 \lsu_align_result_95_3_2_0[25]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_95_3_1_0_Z[25]),
	.C(exu_shifter_operand[25]),
	.D(exu_shifter_operand[31]),
	.Y(lsu_align_result_95_3_2_0_Z[25])
);
defparam \lsu_align_result_95_3_2_0[25] .INIT=16'hEC64;
// @29:11244
  CFG3 \lsu_align_result_95_3_2[25]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_95_3_1_Z[25]),
	.C(N_2492),
	.Y(lsu_align_result_95_3_2_Z[25])
);
defparam \lsu_align_result_95_3_2[25] .INIT=8'hE4;
// @29:11244
  CFG3 \lsu_align_result_95_3_1[25]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_1500),
	.C(shifter_unit_op_sel[0]),
	.Y(lsu_align_result_95_3_1_Z[25])
);
defparam \lsu_align_result_95_3_1[25] .INIT=8'hAC;
  CFG3 \lsu_align_result_96_RNO[28]  (
	.A(N_2073_i),
	.B(lsu_align_result_95_3_2_0_Z[28]),
	.C(lsu_align_result_95_3_2_Z[28]),
	.Y(N_3039)
);
defparam \lsu_align_result_96_RNO[28] .INIT=8'hD8;
// @29:11244
  CFG4 \lsu_align_result_95_3_2_0[28]  (
	.A(shifter_unit_op_sel[0]),
	.B(lsu_align_result_95_3_1_0_Z[28]),
	.C(exu_shifter_operand[28]),
	.D(exu_shifter_operand[31]),
	.Y(lsu_align_result_95_3_2_0_Z[28])
);
defparam \lsu_align_result_95_3_2_0[28] .INIT=16'hEC64;
// @29:11244
  CFG3 \lsu_align_result_95_3_2[28]  (
	.A(lsu_align_result_95_3_1_Z[28]),
	.B(shifter_unit_op_sel[0]),
	.C(N_2495),
	.Y(lsu_align_result_95_3_2_Z[28])
);
defparam \lsu_align_result_95_3_2[28] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_95_3_1[28]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_1503),
	.C(shifter_unit_op_sel[0]),
	.Y(lsu_align_result_95_3_1_Z[28])
);
defparam \lsu_align_result_95_3_1[28] .INIT=8'hAC;
// @29:10835
  CFG3 \exu_alu_operand0_int[32]  (
	.A(exu_alu_operand0_int_sn_N_10_mux),
	.B(exu_alu_operand1_Z[31]),
	.C(N_1615),
	.Y(exu_alu_operand0_int_Z[32])
);
defparam \exu_alu_operand0_int[32] .INIT=8'h58;
// @29:11473
  CFG4 \quotientce[22]  (
	.A(un21_next_quotient_1_Z),
	.B(mul_div_cnt_Z[4]),
	.C(un1_next_div_divisor39_inv_1_Z),
	.D(un29_next_quotient_2),
	.Y(quotientce_Z[22])
);
defparam \quotientce[22] .INIT=16'h0200;
// @29:11473
  CFG2 \quotientce_0[17]  (
	.A(mul_div_cnt_Z[3]),
	.B(mul_div_cnt_Z[0]),
	.Y(quotientce_0_Z[17])
);
defparam \quotientce_0[17] .INIT=4'h2;
// @29:11473
  CFG2 \quotientce_0[27]  (
	.A(mul_div_cnt_Z[0]),
	.B(mul_div_cnt_Z[2]),
	.Y(quotientce_0_Z[27])
);
defparam \quotientce_0[27] .INIT=4'h4;
// @29:11473
  CFG2 \quotientce_0[14]  (
	.A(mul_div_cnt_Z[3]),
	.B(mul_div_cnt_Z[0]),
	.Y(quotientce_0_Z[14])
);
defparam \quotientce_0[14] .INIT=4'h4;
// @29:11473
  CFG2 \quotientce_0[30]  (
	.A(mul_div_cnt_Z[0]),
	.B(mul_div_cnt_Z[1]),
	.Y(quotientce_0_Z[30])
);
defparam \quotientce_0[30] .INIT=4'h2;
// @29:11473
  CFG2 \quotientce_0[29]  (
	.A(mul_div_cnt_Z[0]),
	.B(mul_div_cnt_Z[1]),
	.Y(quotientce_0_Z[29])
);
defparam \quotientce_0[29] .INIT=4'h4;
// @29:11473
  CFG2 \quotientce_0[18]  (
	.A(mul_div_cnt_Z[3]),
	.B(mul_div_cnt_Z[1]),
	.Y(quotientce_0_Z[18])
);
defparam \quotientce_0[18] .INIT=4'h2;
// @29:11473
  CFG2 \quotientce_0[24]  (
	.A(mul_div_cnt_Z[3]),
	.B(mul_div_cnt_Z[2]),
	.Y(quotientce_0_Z[24])
);
defparam \quotientce_0[24] .INIT=4'h4;
// @29:10828
  CFG2 start_slow_mul_a1_0 (
	.A(alu_operand1_mux_sel[0]),
	.B(exu_operand_pc_valid),
	.Y(start_slow_mul_a1_0_Z)
);
defparam start_slow_mul_a1_0.INIT=4'h2;
// @29:11473
  CFG2 \quotientce_0[12]  (
	.A(mul_div_cnt_Z[3]),
	.B(mul_div_cnt_Z[2]),
	.Y(quotientce_0_Z[12])
);
defparam \quotientce_0[12] .INIT=4'h1;
// @29:11434
  CFG2 un21_next_quotient_2 (
	.A(mul_div_cnt_Z[4]),
	.B(mul_div_cnt_Z[1]),
	.Y(un21_next_quotient_2_Z)
);
defparam un21_next_quotient_2.INIT=4'h2;
// @29:11434
  CFG2 un21_next_quotient_1 (
	.A(mul_div_cnt_Z[3]),
	.B(mul_div_cnt_Z[0]),
	.Y(un21_next_quotient_1_Z)
);
defparam un21_next_quotient_1.INIT=4'h8;
// @29:11434
  CFG2 un20_next_quotient_1 (
	.A(mul_div_cnt_Z[3]),
	.B(mul_div_cnt_Z[1]),
	.Y(un20_next_quotient_1_Z)
);
defparam un20_next_quotient_1.INIT=4'h8;
// @29:11434
  CFG2 un17_next_quotient_1 (
	.A(mul_div_cnt_Z[0]),
	.B(mul_div_cnt_Z[2]),
	.Y(un17_next_quotient_1_Z)
);
defparam un17_next_quotient_1.INIT=4'h8;
// @29:11434
  CFG2 un16_next_quotient_2 (
	.A(mul_div_cnt_Z[4]),
	.B(mul_div_cnt_Z[3]),
	.Y(un16_next_quotient_2_Z)
);
defparam un16_next_quotient_2.INIT=4'h8;
// @29:11434
  CFG2 un16_next_quotient_1 (
	.A(mul_div_cnt_Z[1]),
	.B(mul_div_cnt_Z[2]),
	.Y(un16_next_quotient_1_Z)
);
defparam un16_next_quotient_1.INIT=4'h8;
// @29:11434
  CFG2 un28_next_quotient_2 (
	.A(mul_div_cnt_Z[0]),
	.B(mul_div_cnt_Z[2]),
	.Y(un28_next_quotient_2_Z)
);
defparam un28_next_quotient_2.INIT=4'h1;
// @29:11434
  CFG2 un41_next_quotient_2 (
	.A(mul_div_cnt_Z[3]),
	.B(mul_div_cnt_Z[1]),
	.Y(un41_next_quotient_2_Z)
);
defparam un41_next_quotient_2.INIT=4'h1;
// @29:10870
  CFG2 \div.un11_start_div_1  (
	.A(alu_op_sel[1]),
	.B(alu_op_sel[2]),
	.Y(\div.un11_start_div_1_Z )
);
defparam \div.un11_start_div_1 .INIT=4'h8;
// @29:11392
  CFG2 \next_exu_result_reg_int_3_0[64]  (
	.A(exu_alu_result_int_Z[32]),
	.B(un9_next_exu_result_reg_int_i),
	.Y(N_1434)
);
defparam \next_exu_result_reg_int_3_0[64] .INIT=4'h8;
// @29:11383
  CFG2 next_exu_result_reg_int48_RNIC42E7 (
	.A(next_exu_result_reg_int48_Z),
	.B(debug_mode),
	.Y(next_exu_result_reg_int_sn_N_2)
);
defparam next_exu_result_reg_int48_RNIC42E7.INIT=4'h1;
// @29:11422
  CFG2 \next_div_divisor_5[30]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[31]),
	.Y(next_div_divisor_5_Z[30])
);
defparam \next_div_divisor_5[30] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[29]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[30]),
	.Y(next_div_divisor_5_Z[29])
);
defparam \next_div_divisor_5[29] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[28]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[29]),
	.Y(next_div_divisor_5_Z[28])
);
defparam \next_div_divisor_5[28] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[27]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[28]),
	.Y(next_div_divisor_5_Z[27])
);
defparam \next_div_divisor_5[27] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[26]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[27]),
	.Y(next_div_divisor_5_Z[26])
);
defparam \next_div_divisor_5[26] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[19]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[20]),
	.Y(next_div_divisor_5_Z[19])
);
defparam \next_div_divisor_5[19] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[18]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[19]),
	.Y(next_div_divisor_5_Z[18])
);
defparam \next_div_divisor_5[18] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[17]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[18]),
	.Y(next_div_divisor_5_Z[17])
);
defparam \next_div_divisor_5[17] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[16]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[17]),
	.Y(next_div_divisor_5_Z[16])
);
defparam \next_div_divisor_5[16] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[15]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[16]),
	.Y(next_div_divisor_5_Z[15])
);
defparam \next_div_divisor_5[15] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[14]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[15]),
	.Y(next_div_divisor_5_Z[14])
);
defparam \next_div_divisor_5[14] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[13]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[14]),
	.Y(next_div_divisor_5_Z[13])
);
defparam \next_div_divisor_5[13] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[12]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[13]),
	.Y(next_div_divisor_5_Z[12])
);
defparam \next_div_divisor_5[12] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[11]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[12]),
	.Y(next_div_divisor_5_Z[11])
);
defparam \next_div_divisor_5[11] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[10]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[11]),
	.Y(next_div_divisor_5_Z[10])
);
defparam \next_div_divisor_5[10] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[9]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[10]),
	.Y(next_div_divisor_5_Z[9])
);
defparam \next_div_divisor_5[9] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[8]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[9]),
	.Y(next_div_divisor_5_Z[8])
);
defparam \next_div_divisor_5[8] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[7]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[8]),
	.Y(next_div_divisor_5_Z[7])
);
defparam \next_div_divisor_5[7] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[6]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[7]),
	.Y(next_div_divisor_5_Z[6])
);
defparam \next_div_divisor_5[6] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[5]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[6]),
	.Y(next_div_divisor_5_Z[5])
);
defparam \next_div_divisor_5[5] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[4]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[5]),
	.Y(next_div_divisor_5_Z[4])
);
defparam \next_div_divisor_5[4] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[3]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[4]),
	.Y(next_div_divisor_5_Z[3])
);
defparam \next_div_divisor_5[3] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[2]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[3]),
	.Y(next_div_divisor_5_Z[2])
);
defparam \next_div_divisor_5[2] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[1]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[2]),
	.Y(next_div_divisor_5_Z[1])
);
defparam \next_div_divisor_5[1] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[0]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[1]),
	.Y(next_div_divisor_5_Z[0])
);
defparam \next_div_divisor_5[0] .INIT=4'h8;
// @29:11244
  CFG2 \lsu_align_result_47[23]  (
	.A(N_1706),
	.B(N_2076_i),
	.Y(N_1498)
);
defparam \lsu_align_result_47[23] .INIT=4'h2;
// @29:11434
  CFG2 un29_next_quotient_2_0_a2 (
	.A(mul_div_cnt_Z[1]),
	.B(mul_div_cnt_Z[2]),
	.Y(un29_next_quotient_2)
);
defparam un29_next_quotient_2_0_a2.INIT=4'h1;
// @29:11434
  CFG2 un18_next_quotient_2_0_a2 (
	.A(mul_div_cnt_Z[4]),
	.B(mul_div_cnt_Z[0]),
	.Y(un18_next_quotient_2)
);
defparam un18_next_quotient_2_0_a2.INIT=4'h2;
// @29:11434
  CFG2 un22_next_quotient_2_0_a2 (
	.A(mul_div_cnt_Z[0]),
	.B(mul_div_cnt_Z[1]),
	.Y(un22_next_quotient_2)
);
defparam un22_next_quotient_2_0_a2.INIT=4'h1;
// @29:11434
  CFG2 \next_quotient_3_0_a2_0[3]  (
	.A(mul_div_cnt_Z[3]),
	.B(mul_div_cnt_Z[2]),
	.Y(N_291)
);
defparam \next_quotient_3_0_a2_0[3] .INIT=4'h8;
// @29:11434
  CFG2 un15_next_quotient_1_i_o2 (
	.A(mul_div_cnt_Z[0]),
	.B(mul_div_cnt_Z[1]),
	.Y(N_191)
);
defparam un15_next_quotient_1_i_o2.INIT=4'h7;
// @29:11293
  CFG2 \exu_result_mux_sel_RNIATT8E[0]  (
	.A(exu_result_mux_sel[0]),
	.B(exu_result_mux_sel[2]),
	.Y(exu_result_sn_N_6_mux)
);
defparam \exu_result_mux_sel_RNIATT8E[0] .INIT=4'h1;
// @29:11422
  CFG2 \next_div_divisor_5[20]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[21]),
	.Y(next_div_divisor_5_Z[20])
);
defparam \next_div_divisor_5[20] .INIT=4'h8;
// @29:10835
  CFG2 exu_alu_operand0_int_sn_m6_e (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[31]),
	.Y(exu_alu_operand0_int_sn_N_9)
);
defparam exu_alu_operand0_int_sn_m6_e.INIT=4'h2;
// @29:10834
  CFG2 \slow_mul.un1_alu_op_sel_int  (
	.A(start_slow_mul),
	.B(mul_div_cnt_Z[5]),
	.Y(\slow_mul.un1_alu_op_sel_int_Z )
);
defparam \slow_mul.un1_alu_op_sel_int .INIT=4'h2;
// @29:11493
  CFG2 exu_shifter_places57_RNIJG8 (
	.A(exu_shifter_places58_Z),
	.B(exu_shifter_places57_Z),
	.Y(exu_shifter_places_sn_N_2)
);
defparam exu_shifter_places57_RNIJG8.INIT=4'h1;
// @29:11233
  CFG2 addr_shift_bits_valid (
	.A(exu_operand_gpr_rs1_valid),
	.B(exu_operand_pc_valid),
	.Y(addr_shift_bits_valid_Z)
);
defparam addr_shift_bits_valid.INIT=4'h8;
// @29:11232
  CFG2 \exu_shifter_places_cnst_0_a4_RNO[3]  (
	.A(exu_operand_gpr_rs1[0]),
	.B(exu_operand_immediate[0]),
	.Y(addr_shift_bits[0])
);
defparam \exu_shifter_places_cnst_0_a4_RNO[3] .INIT=4'h6;
// @29:11465
  CFG2 next_quotient_0_sqmuxa (
	.A(next_div_divisor39_Z),
	.B(div_ack_Z),
	.Y(next_quotient_0_sqmuxa_Z)
);
defparam next_quotient_0_sqmuxa.INIT=4'h2;
// @29:11422
  CFG2 \next_div_divisor_5[21]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[22]),
	.Y(next_div_divisor_5_Z[21])
);
defparam \next_div_divisor_5[21] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[22]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[23]),
	.Y(next_div_divisor_5_Z[22])
);
defparam \next_div_divisor_5[22] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[23]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[24]),
	.Y(next_div_divisor_5_Z[23])
);
defparam \next_div_divisor_5[23] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[24]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[25]),
	.Y(next_div_divisor_5_Z[24])
);
defparam \next_div_divisor_5[24] .INIT=4'h8;
// @29:11422
  CFG2 \next_div_divisor_5[25]  (
	.A(div_ack_Z),
	.B(div_divisor_Z[26]),
	.Y(next_div_divisor_5_Z[25])
);
defparam \next_div_divisor_5[25] .INIT=4'h8;
// @29:11051
  CFG2 \exu_alu_result_6[31]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[31]),
	.Y(exu_alu_result_6_Z[31])
);
defparam \exu_alu_result_6[31] .INIT=4'h6;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[30]  (
	.A(exu_result_reg[31]),
	.B(debug_mode),
	.C(debug_wr_data[30]),
	.Y(N_1288)
);
defparam \next_exu_result_reg_int_0[30] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[29]  (
	.A(exu_result_reg[30]),
	.B(debug_mode),
	.C(debug_wr_data[29]),
	.Y(N_1287)
);
defparam \next_exu_result_reg_int_0[29] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[28]  (
	.A(exu_result_reg[29]),
	.B(debug_mode),
	.C(debug_wr_data[28]),
	.Y(N_1286)
);
defparam \next_exu_result_reg_int_0[28] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[27]  (
	.A(exu_result_reg[28]),
	.B(debug_mode),
	.C(debug_wr_data[27]),
	.Y(N_1285)
);
defparam \next_exu_result_reg_int_0[27] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[26]  (
	.A(exu_result_reg[27]),
	.B(debug_mode),
	.C(debug_wr_data[26]),
	.Y(N_1284)
);
defparam \next_exu_result_reg_int_0[26] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[25]  (
	.A(exu_result_reg[26]),
	.B(debug_mode),
	.C(debug_wr_data[25]),
	.Y(N_1283)
);
defparam \next_exu_result_reg_int_0[25] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[24]  (
	.A(exu_result_reg[25]),
	.B(debug_mode),
	.C(debug_wr_data[24]),
	.Y(N_1282)
);
defparam \next_exu_result_reg_int_0[24] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[23]  (
	.A(exu_result_reg[24]),
	.B(debug_mode),
	.C(debug_wr_data[23]),
	.Y(N_1281)
);
defparam \next_exu_result_reg_int_0[23] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[22]  (
	.A(exu_result_reg[23]),
	.B(debug_mode),
	.C(debug_wr_data[22]),
	.Y(N_1280)
);
defparam \next_exu_result_reg_int_0[22] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[19]  (
	.A(exu_result_reg[20]),
	.B(debug_mode),
	.C(debug_wr_data[19]),
	.Y(N_1277)
);
defparam \next_exu_result_reg_int_0[19] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[18]  (
	.A(exu_result_reg[19]),
	.B(debug_mode),
	.C(debug_wr_data[18]),
	.Y(N_1276)
);
defparam \next_exu_result_reg_int_0[18] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[17]  (
	.A(exu_result_reg[18]),
	.B(debug_mode),
	.C(debug_wr_data[17]),
	.Y(N_1275)
);
defparam \next_exu_result_reg_int_0[17] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[16]  (
	.A(exu_result_reg[17]),
	.B(debug_mode),
	.C(debug_wr_data[16]),
	.Y(N_1274)
);
defparam \next_exu_result_reg_int_0[16] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[15]  (
	.A(exu_result_reg[16]),
	.B(debug_mode),
	.C(debug_wr_data[15]),
	.Y(N_1273)
);
defparam \next_exu_result_reg_int_0[15] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[14]  (
	.A(exu_result_reg[15]),
	.B(debug_mode),
	.C(debug_wr_data[14]),
	.Y(N_1272)
);
defparam \next_exu_result_reg_int_0[14] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[13]  (
	.A(exu_result_reg[14]),
	.B(debug_mode),
	.C(debug_wr_data[13]),
	.Y(N_1271)
);
defparam \next_exu_result_reg_int_0[13] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[12]  (
	.A(exu_result_reg[13]),
	.B(debug_mode),
	.C(debug_wr_data[12]),
	.Y(N_1270)
);
defparam \next_exu_result_reg_int_0[12] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[11]  (
	.A(exu_result_reg[12]),
	.B(debug_mode),
	.C(debug_wr_data[11]),
	.Y(N_1269)
);
defparam \next_exu_result_reg_int_0[11] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[10]  (
	.A(exu_result_reg[11]),
	.B(debug_mode),
	.C(debug_wr_data[10]),
	.Y(N_1268)
);
defparam \next_exu_result_reg_int_0[10] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[8]  (
	.A(exu_result_reg[9]),
	.B(debug_mode),
	.C(debug_wr_data[8]),
	.Y(N_1266)
);
defparam \next_exu_result_reg_int_0[8] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[5]  (
	.A(exu_result_reg[6]),
	.B(debug_mode),
	.C(debug_wr_data[5]),
	.Y(N_1263)
);
defparam \next_exu_result_reg_int_0[5] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[4]  (
	.A(exu_result_reg[5]),
	.B(debug_mode),
	.C(debug_wr_data[4]),
	.Y(N_1262)
);
defparam \next_exu_result_reg_int_0[4] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[2]  (
	.A(exu_result_reg[3]),
	.B(debug_mode),
	.C(debug_wr_data[2]),
	.Y(N_1258)
);
defparam \next_exu_result_reg_int_0[2] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[1]  (
	.A(exu_result_reg[2]),
	.B(debug_mode),
	.C(debug_wr_data[1]),
	.Y(N_1257)
);
defparam \next_exu_result_reg_int_0[1] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[0]  (
	.A(exu_result_reg[1]),
	.B(debug_mode),
	.C(debug_wr_data[0]),
	.Y(N_1256)
);
defparam \next_exu_result_reg_int_0[0] .INIT=8'hE2;
// @29:10867
  CFG3 \exu_alu_result_26_1[31]  (
	.A(quotient_Z[31]),
	.B(dividend_Z[31]),
	.C(alu_op_sel[1]),
	.Y(N_1218)
);
defparam \exu_alu_result_26_1[31] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[30]  (
	.A(quotient_Z[30]),
	.B(dividend_Z[30]),
	.C(alu_op_sel[1]),
	.Y(N_1217)
);
defparam \exu_alu_result_26_1[30] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[29]  (
	.A(quotient_Z[29]),
	.B(dividend_Z[29]),
	.C(alu_op_sel[1]),
	.Y(N_1216)
);
defparam \exu_alu_result_26_1[29] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[28]  (
	.A(quotient_Z[28]),
	.B(dividend_Z[28]),
	.C(alu_op_sel[1]),
	.Y(N_1215)
);
defparam \exu_alu_result_26_1[28] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[27]  (
	.A(quotient_Z[27]),
	.B(dividend_Z[27]),
	.C(alu_op_sel[1]),
	.Y(N_1214)
);
defparam \exu_alu_result_26_1[27] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[26]  (
	.A(quotient_Z[26]),
	.B(dividend_Z[26]),
	.C(alu_op_sel[1]),
	.Y(N_1213)
);
defparam \exu_alu_result_26_1[26] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[25]  (
	.A(quotient_Z[25]),
	.B(dividend_Z[25]),
	.C(alu_op_sel[1]),
	.Y(N_1212)
);
defparam \exu_alu_result_26_1[25] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[24]  (
	.A(quotient_Z[24]),
	.B(dividend_Z[24]),
	.C(alu_op_sel[1]),
	.Y(N_1211)
);
defparam \exu_alu_result_26_1[24] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[22]  (
	.A(quotient_Z[22]),
	.B(dividend_Z[22]),
	.C(alu_op_sel[1]),
	.Y(N_1209)
);
defparam \exu_alu_result_26_1[22] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[21]  (
	.A(quotient_Z[21]),
	.B(dividend_Z[21]),
	.C(alu_op_sel[1]),
	.Y(N_1208)
);
defparam \exu_alu_result_26_1[21] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[20]  (
	.A(quotient_Z[20]),
	.B(dividend_Z[20]),
	.C(alu_op_sel[1]),
	.Y(N_1207)
);
defparam \exu_alu_result_26_1[20] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[18]  (
	.A(quotient_Z[18]),
	.B(dividend_Z[18]),
	.C(alu_op_sel[1]),
	.Y(N_1205)
);
defparam \exu_alu_result_26_1[18] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[16]  (
	.A(quotient_Z[16]),
	.B(dividend_Z[16]),
	.C(alu_op_sel[1]),
	.Y(N_1203)
);
defparam \exu_alu_result_26_1[16] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[15]  (
	.A(quotient_Z[15]),
	.B(dividend_Z[15]),
	.C(alu_op_sel[1]),
	.Y(N_1202)
);
defparam \exu_alu_result_26_1[15] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[14]  (
	.A(quotient_Z[14]),
	.B(dividend_Z[14]),
	.C(alu_op_sel[1]),
	.Y(N_1201)
);
defparam \exu_alu_result_26_1[14] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[13]  (
	.A(quotient_Z[13]),
	.B(dividend_Z[13]),
	.C(alu_op_sel[1]),
	.Y(N_1200)
);
defparam \exu_alu_result_26_1[13] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[12]  (
	.A(quotient_Z[12]),
	.B(dividend_Z[12]),
	.C(alu_op_sel[1]),
	.Y(N_1199)
);
defparam \exu_alu_result_26_1[12] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[11]  (
	.A(quotient_Z[11]),
	.B(dividend_Z[11]),
	.C(alu_op_sel[1]),
	.Y(N_1198)
);
defparam \exu_alu_result_26_1[11] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[10]  (
	.A(quotient_Z[10]),
	.B(dividend_Z[10]),
	.C(alu_op_sel[1]),
	.Y(N_1197)
);
defparam \exu_alu_result_26_1[10] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[9]  (
	.A(quotient_Z[9]),
	.B(dividend_Z[9]),
	.C(alu_op_sel[1]),
	.Y(N_1196)
);
defparam \exu_alu_result_26_1[9] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[8]  (
	.A(quotient_Z[8]),
	.B(dividend_Z[8]),
	.C(alu_op_sel[1]),
	.Y(N_1195)
);
defparam \exu_alu_result_26_1[8] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[5]  (
	.A(quotient_Z[5]),
	.B(dividend_Z[5]),
	.C(alu_op_sel[1]),
	.Y(N_1192)
);
defparam \exu_alu_result_26_1[5] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[4]  (
	.A(quotient_Z[4]),
	.B(dividend_Z[4]),
	.C(alu_op_sel[1]),
	.Y(N_1191)
);
defparam \exu_alu_result_26_1[4] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1[2]  (
	.A(quotient_Z[2]),
	.B(dividend_Z[2]),
	.C(alu_op_sel[1]),
	.Y(N_1189)
);
defparam \exu_alu_result_26_1[2] .INIT=8'hCA;
// @29:10892
  CFG3 \exu_alu_operand0[31]  (
	.A(exu_operand_pc[31]),
	.B(exu_operand_gpr_rs1[31]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[31])
);
defparam \exu_alu_operand0[31] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[30]  (
	.A(exu_operand_pc[30]),
	.B(exu_operand_gpr_rs1[30]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[30])
);
defparam \exu_alu_operand0[30] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[29]  (
	.A(exu_operand_pc[29]),
	.B(exu_operand_gpr_rs1[29]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[29])
);
defparam \exu_alu_operand0[29] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[28]  (
	.A(exu_operand_pc[28]),
	.B(exu_operand_gpr_rs1[28]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[28])
);
defparam \exu_alu_operand0[28] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[27]  (
	.A(exu_operand_pc[27]),
	.B(exu_operand_gpr_rs1[27]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[27])
);
defparam \exu_alu_operand0[27] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[26]  (
	.A(exu_operand_pc[26]),
	.B(exu_operand_gpr_rs1[26]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[26])
);
defparam \exu_alu_operand0[26] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[25]  (
	.A(exu_operand_pc[25]),
	.B(exu_operand_gpr_rs1[25]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[25])
);
defparam \exu_alu_operand0[25] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[24]  (
	.A(exu_operand_pc[24]),
	.B(exu_operand_gpr_rs1[24]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[24])
);
defparam \exu_alu_operand0[24] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[22]  (
	.A(exu_operand_pc[22]),
	.B(exu_operand_gpr_rs1[22]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[22])
);
defparam \exu_alu_operand0[22] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[20]  (
	.A(exu_operand_pc[20]),
	.B(exu_operand_gpr_rs1[20]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[20])
);
defparam \exu_alu_operand0[20] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[19]  (
	.A(exu_operand_pc[19]),
	.B(exu_operand_gpr_rs1[19]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[19])
);
defparam \exu_alu_operand0[19] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[18]  (
	.A(exu_operand_pc[18]),
	.B(exu_operand_gpr_rs1[18]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[18])
);
defparam \exu_alu_operand0[18] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[17]  (
	.A(exu_operand_pc[17]),
	.B(exu_operand_gpr_rs1[17]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[17])
);
defparam \exu_alu_operand0[17] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[16]  (
	.A(exu_operand_pc[16]),
	.B(exu_operand_gpr_rs1[16]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[16])
);
defparam \exu_alu_operand0[16] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[15]  (
	.A(exu_operand_pc[15]),
	.B(exu_operand_gpr_rs1[15]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[15])
);
defparam \exu_alu_operand0[15] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[13]  (
	.A(exu_operand_pc[13]),
	.B(exu_operand_gpr_rs1[13]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[13])
);
defparam \exu_alu_operand0[13] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[12]  (
	.A(exu_operand_pc[12]),
	.B(exu_operand_gpr_rs1[12]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[12])
);
defparam \exu_alu_operand0[12] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[11]  (
	.A(exu_operand_pc[11]),
	.B(exu_operand_gpr_rs1[11]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[11])
);
defparam \exu_alu_operand0[11] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[8]  (
	.A(exu_operand_pc[8]),
	.B(exu_operand_gpr_rs1[8]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[8])
);
defparam \exu_alu_operand0[8] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[6]  (
	.A(exu_operand_pc[6]),
	.B(exu_operand_gpr_rs1[6]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[6])
);
defparam \exu_alu_operand0[6] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[5]  (
	.A(exu_operand_pc[5]),
	.B(exu_operand_gpr_rs1[5]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[5])
);
defparam \exu_alu_operand0[5] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[2]  (
	.A(exu_operand_pc[2]),
	.B(exu_operand_gpr_rs1[2]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[2])
);
defparam \exu_alu_operand0[2] .INIT=8'hAC;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[63]  (
	.A(exu_alu_result_int_Z[32]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[64]),
	.Y(next_exu_result_reg_int[63])
);
defparam \next_exu_result_reg_int_4[63] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[61]  (
	.A(exu_alu_result_int_Z[30]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[62]),
	.Y(next_exu_result_reg_int[61])
);
defparam \next_exu_result_reg_int_4[61] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[60]  (
	.A(exu_alu_result_int_Z[29]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[61]),
	.Y(next_exu_result_reg_int[60])
);
defparam \next_exu_result_reg_int_4[60] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[59]  (
	.A(exu_alu_result_int_Z[28]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[60]),
	.Y(next_exu_result_reg_int[59])
);
defparam \next_exu_result_reg_int_4[59] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[58]  (
	.A(exu_alu_result_int_Z[27]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[59]),
	.Y(next_exu_result_reg_int[58])
);
defparam \next_exu_result_reg_int_4[58] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[57]  (
	.A(exu_alu_result_int_Z[26]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[58]),
	.Y(next_exu_result_reg_int[57])
);
defparam \next_exu_result_reg_int_4[57] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[56]  (
	.A(exu_alu_result_int_Z[25]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[57]),
	.Y(next_exu_result_reg_int[56])
);
defparam \next_exu_result_reg_int_4[56] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[55]  (
	.A(exu_alu_result_int_Z[24]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[56]),
	.Y(next_exu_result_reg_int[55])
);
defparam \next_exu_result_reg_int_4[55] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[50]  (
	.A(exu_alu_result_int_Z[19]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[51]),
	.Y(next_exu_result_reg_int[50])
);
defparam \next_exu_result_reg_int_4[50] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[49]  (
	.A(exu_alu_result_int_Z[18]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[50]),
	.Y(next_exu_result_reg_int[49])
);
defparam \next_exu_result_reg_int_4[49] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[47]  (
	.A(exu_alu_result_int_Z[16]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[48]),
	.Y(next_exu_result_reg_int[47])
);
defparam \next_exu_result_reg_int_4[47] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[46]  (
	.A(exu_alu_result_int_Z[15]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[47]),
	.Y(next_exu_result_reg_int[46])
);
defparam \next_exu_result_reg_int_4[46] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[45]  (
	.A(exu_alu_result_int_Z[14]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[46]),
	.Y(next_exu_result_reg_int[45])
);
defparam \next_exu_result_reg_int_4[45] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[44]  (
	.A(exu_alu_result_int_Z[13]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[45]),
	.Y(next_exu_result_reg_int[44])
);
defparam \next_exu_result_reg_int_4[44] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[43]  (
	.A(exu_alu_result_int_Z[12]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[44]),
	.Y(next_exu_result_reg_int[43])
);
defparam \next_exu_result_reg_int_4[43] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[42]  (
	.A(exu_alu_result_int_Z[11]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[43]),
	.Y(next_exu_result_reg_int[42])
);
defparam \next_exu_result_reg_int_4[42] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[41]  (
	.A(exu_alu_result_int_Z[10]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[42]),
	.Y(next_exu_result_reg_int[41])
);
defparam \next_exu_result_reg_int_4[41] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[40]  (
	.A(exu_alu_result_int_Z[9]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[41]),
	.Y(next_exu_result_reg_int[40])
);
defparam \next_exu_result_reg_int_4[40] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[39]  (
	.A(exu_alu_result_int_Z[8]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[40]),
	.Y(next_exu_result_reg_int[39])
);
defparam \next_exu_result_reg_int_4[39] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[37]  (
	.A(exu_alu_result_int_Z[6]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[38]),
	.Y(next_exu_result_reg_int[37])
);
defparam \next_exu_result_reg_int_4[37] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[36]  (
	.A(exu_alu_result_int_Z[5]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[37]),
	.Y(next_exu_result_reg_int[36])
);
defparam \next_exu_result_reg_int_4[36] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[35]  (
	.A(exu_alu_result_int_Z[4]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[36]),
	.Y(next_exu_result_reg_int[35])
);
defparam \next_exu_result_reg_int_4[35] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[34]  (
	.A(exu_alu_result_int_Z[3]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[35]),
	.Y(next_exu_result_reg_int[34])
);
defparam \next_exu_result_reg_int_4[34] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[33]  (
	.A(exu_alu_result_int_Z[2]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[34]),
	.Y(next_exu_result_reg_int[33])
);
defparam \next_exu_result_reg_int_4[33] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[32]  (
	.A(exu_alu_result_int_Z[1]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[33]),
	.Y(next_exu_result_reg_int[32])
);
defparam \next_exu_result_reg_int_4[32] .INIT=8'hB8;
// @29:10892
  CFG3 \exu_alu_operand0[21]  (
	.A(exu_operand_pc[21]),
	.B(exu_operand_gpr_rs1[21]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[21])
);
defparam \exu_alu_operand0[21] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[3]  (
	.A(exu_operand_pc[3]),
	.B(exu_operand_gpr_rs1[3]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[3])
);
defparam \exu_alu_operand0[3] .INIT=8'hAC;
// @29:11058
  CFG3 \exu_alu_result_8_0_m2[4]  (
	.A(exu_operand_pc[4]),
	.B(exu_operand_gpr_rs1[4]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[4])
);
defparam \exu_alu_result_8_0_m2[4] .INIT=8'hAC;
// @29:11058
  CFG3 \exu_alu_result_8_0_m2[23]  (
	.A(exu_operand_pc[23]),
	.B(exu_operand_gpr_rs1[23]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0[23])
);
defparam \exu_alu_result_8_0_m2[23] .INIT=8'hAC;
// @29:10867
  CFG3 \exu_alu_result_26_1_i_m2[3]  (
	.A(quotient_Z[3]),
	.B(dividend_Z[3]),
	.C(alu_op_sel[1]),
	.Y(N_152)
);
defparam \exu_alu_result_26_1_i_m2[3] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1_i_m2[19]  (
	.A(quotient_Z[19]),
	.B(dividend_Z[19]),
	.C(alu_op_sel[1]),
	.Y(N_153)
);
defparam \exu_alu_result_26_1_i_m2[19] .INIT=8'hCA;
// @29:10867
  CFG3 \exu_alu_result_26_1_i_m2[23]  (
	.A(quotient_Z[23]),
	.B(dividend_Z[23]),
	.C(alu_op_sel[1]),
	.Y(N_154)
);
defparam \exu_alu_result_26_1_i_m2[23] .INIT=8'hCA;
// @29:10892
  CFG3 \exu_alu_operand0_i_m2[14]  (
	.A(exu_operand_pc[14]),
	.B(exu_operand_gpr_rs1[14]),
	.C(alu_operand0_mux_sel[0]),
	.Y(N_176)
);
defparam \exu_alu_operand0_i_m2[14] .INIT=8'hAC;
// @29:10867
  CFG3 \exu_alu_result_26_1_i_m2[17]  (
	.A(quotient_Z[17]),
	.B(dividend_Z[17]),
	.C(alu_op_sel[1]),
	.Y(N_179)
);
defparam \exu_alu_result_26_1_i_m2[17] .INIT=8'hCA;
// @29:10892
  CFG3 exu_alu_operand0_valid_u (
	.A(exu_operand_gpr_rs1_valid),
	.B(exu_operand_pc_valid),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_valid)
);
defparam exu_alu_operand0_valid_u.INIT=8'hCA;
// @29:10892
  CFG3 \exu_alu_operand0[9]  (
	.A(exu_operand_pc[9]),
	.B(exu_operand_gpr_rs1[9]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[9])
);
defparam \exu_alu_operand0[9] .INIT=8'hAC;
// @29:10867
  CFG3 \exu_alu_result_26_1[6]  (
	.A(quotient_Z[6]),
	.B(dividend_Z[6]),
	.C(alu_op_sel[1]),
	.Y(N_1193)
);
defparam \exu_alu_result_26_1[6] .INIT=8'hCA;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[9]  (
	.A(exu_result_reg[10]),
	.B(debug_mode),
	.C(debug_wr_data[9]),
	.Y(N_1267)
);
defparam \next_exu_result_reg_int_0[9] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[20]  (
	.A(exu_result_reg[21]),
	.B(debug_mode),
	.C(debug_wr_data[20]),
	.Y(N_1278)
);
defparam \next_exu_result_reg_int_0[20] .INIT=8'hE2;
// @29:10892
  CFG3 \exu_alu_operand0_i_1_m2[0]  (
	.A(exu_operand_pc[0]),
	.B(exu_operand_gpr_rs1[0]),
	.C(alu_operand0_mux_sel[0]),
	.Y(un6_exu_alu_result)
);
defparam \exu_alu_operand0_i_1_m2[0] .INIT=8'hAC;
// @29:10867
  CFG3 \exu_alu_result_26_1_i_m2_i_m2[0]  (
	.A(quotient_Z[0]),
	.B(dividend_Z[0]),
	.C(alu_op_sel[1]),
	.Y(N_155)
);
defparam \exu_alu_result_26_1_i_m2_i_m2[0] .INIT=8'hCA;
// @29:10978
  CFG3 \exu_shifter_places_0[1]  (
	.A(exu_operand_gpr_rs2[1]),
	.B(exu_operand_immediate[1]),
	.C(exu_shifter_places58_Z),
	.Y(N_1688)
);
defparam \exu_shifter_places_0[1] .INIT=8'hCA;
// @29:10892
  CFG3 \exu_alu_operand0[1]  (
	.A(exu_operand_pc[1]),
	.B(exu_operand_gpr_rs1[1]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[1])
);
defparam \exu_alu_operand0[1] .INIT=8'hAC;
// @29:10892
  CFG3 \exu_alu_operand0[10]  (
	.A(exu_operand_pc[10]),
	.B(exu_operand_gpr_rs1[10]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[10])
);
defparam \exu_alu_operand0[10] .INIT=8'hAC;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[52]  (
	.A(exu_alu_result_int_Z[21]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[53]),
	.Y(next_exu_result_reg_int[52])
);
defparam \next_exu_result_reg_int_4[52] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[38]  (
	.A(exu_alu_result_int_Z[7]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[39]),
	.Y(next_exu_result_reg_int[38])
);
defparam \next_exu_result_reg_int_4[38] .INIT=8'hB8;
// @29:11395
  CFG3 \next_exu_result_reg_int_4[62]  (
	.A(exu_alu_result_int_Z[31]),
	.B(mul_mp_pmux),
	.C(exu_result_reg_int_Z[63]),
	.Y(next_exu_result_reg_int[62])
);
defparam \next_exu_result_reg_int_4[62] .INIT=8'hB8;
// @29:10867
  CFG3 \un1_div_result[7]  (
	.A(quotient_Z[7]),
	.B(dividend_Z[7]),
	.C(alu_op_sel[1]),
	.Y(un1_div_result_10[7])
);
defparam \un1_div_result[7] .INIT=8'h35;
// @29:10892
  CFG3 \exu_alu_operand0[7]  (
	.A(exu_operand_pc[7]),
	.B(exu_operand_gpr_rs1[7]),
	.C(alu_operand0_mux_sel[0]),
	.Y(exu_alu_operand0_Z[7])
);
defparam \exu_alu_operand0[7] .INIT=8'hAC;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[3]  (
	.A(exu_result_reg[4]),
	.B(debug_mode),
	.C(debug_wr_data[3]),
	.Y(N_1261)
);
defparam \next_exu_result_reg_int_0[3] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[6]  (
	.A(exu_result_reg[7]),
	.B(debug_mode),
	.C(debug_wr_data[6]),
	.Y(N_1264)
);
defparam \next_exu_result_reg_int_0[6] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[7]  (
	.A(exu_result_reg[8]),
	.B(debug_mode),
	.C(debug_wr_data[7]),
	.Y(N_1265)
);
defparam \next_exu_result_reg_int_0[7] .INIT=8'hE2;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[21]  (
	.A(exu_result_reg[22]),
	.B(debug_mode),
	.C(debug_wr_data[21]),
	.Y(N_1279)
);
defparam \next_exu_result_reg_int_0[21] .INIT=8'hE2;
// @29:11473
  CFG3 \quotientce_1[25]  (
	.A(mul_div_cnt_Z[0]),
	.B(mul_div_cnt_Z[3]),
	.C(mul_div_cnt_Z[4]),
	.Y(quotientce_1_Z[25])
);
defparam \quotientce_1[25] .INIT=8'h01;
// @29:11473
  CFG3 \quotientce_1[13]  (
	.A(mul_div_cnt_Z[1]),
	.B(mul_div_cnt_Z[3]),
	.C(mul_div_cnt_Z[4]),
	.Y(quotientce_1_Z[13])
);
defparam \quotientce_1[13] .INIT=8'h20;
// @29:11028
  CFG3 un1_exu_alu_result212_3_i_0_a2_0_1 (
	.A(alu_op_sel[4]),
	.B(alu_op_sel[2]),
	.C(alu_op_sel[1]),
	.Y(un1_exu_alu_result212_3_i_0_a2_0)
);
defparam un1_exu_alu_result212_3_i_0_a2_0_1.INIT=8'h01;
// @29:11028
  CFG3 un1_exu_alu_result212_3_i_0_a2_1_0 (
	.A(alu_op_sel[4]),
	.B(alu_op_sel[2]),
	.C(alu_op_sel[1]),
	.Y(un1_exu_alu_result212_3_i_0_a2_1_0_Z)
);
defparam un1_exu_alu_result212_3_i_0_a2_1_0.INIT=8'h40;
// @29:11232
  CFG4 \exu_shifter_places_cnst_i_RNO[4]  (
	.A(exu_operand_immediate[0]),
	.B(exu_operand_immediate[1]),
	.C(exu_operand_gpr_rs1[1]),
	.D(exu_operand_gpr_rs1[0]),
	.Y(addr_shift_bits[1])
);
defparam \exu_shifter_places_cnst_i_RNO[4] .INIT=16'h963C;
// @29:10996
  CFG3 exu_shifter_places57 (
	.A(shifter_unit_places_sel[0]),
	.B(shifter_unit_places_sel[2]),
	.C(shifter_unit_places_sel[1]),
	.Y(exu_shifter_places57_Z)
);
defparam exu_shifter_places57.INIT=8'h04;
// @29:11001
  CFG3 exu_shifter_places58 (
	.A(shifter_unit_places_sel[0]),
	.B(shifter_unit_places_sel[2]),
	.C(shifter_unit_places_sel[1]),
	.Y(exu_shifter_places58_Z)
);
defparam exu_shifter_places58.INIT=8'h40;
// @29:10978
  CFG4 \exu_shifter_places_cnst_0_a4[3]  (
	.A(addr_shift_bits[0]),
	.B(shifter_unit_places_sel[1]),
	.C(shifter_unit_places_sel[0]),
	.D(shifter_unit_places_sel[2]),
	.Y(exu_shifter_places_cnst[3])
);
defparam \exu_shifter_places_cnst_0_a4[3] .INIT=16'h0020;
// @29:11028
  CFG4 \exu_alu_result_iv_0_0_a2_5[0]  (
	.A(alu_op_sel[2]),
	.B(alu_op_sel[3]),
	.C(alu_op_sel[1]),
	.D(alu_op_sel[0]),
	.Y(N_270)
);
defparam \exu_alu_result_iv_0_0_a2_5[0] .INIT=16'h0100;
// @29:11318
  CFG3 exu_mux_result34 (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_mux_sel[2]),
	.C(exu_result_mux_sel[0]),
	.Y(exu_mux_result34_Z)
);
defparam exu_mux_result34.INIT=8'h80;
// @29:10825
  CFG3 \mul_mp[32]  (
	.A(alu_op_sel[0]),
	.B(\slow_mul.un10_mul_mp_Z ),
	.C(exu_alu_operand1_Z[31]),
	.Y(mul_mp_Z[32])
);
defparam \mul_mp[32] .INIT=8'h10;
// @29:10825
  CFG3 mul_mp_e2 (
	.A(alu_op_sel[0]),
	.B(\slow_mul.un10_mul_mp_Z ),
	.C(exu_alu_operand0_Z[31]),
	.Y(mul_mp_e2_Z)
);
defparam mul_mp_e2.INIT=8'h02;
// @29:10867
  CFG4 \div.un5_div_result  (
	.A(alu_op_sel[2]),
	.B(alu_op_sel[3]),
	.C(alu_op_sel[1]),
	.D(alu_op_sel[0]),
	.Y(\div.un5_div_result_Z )
);
defparam \div.un5_div_result .INIT=16'h0008;
// @29:11473
  CFG3 \quotientce_0[20]  (
	.A(mul_div_cnt_Z[2]),
	.B(mul_div_cnt_Z[3]),
	.C(mul_div_cnt_Z[4]),
	.Y(quotientce_0_Z[20])
);
defparam \quotientce_0[20] .INIT=8'h04;
// @29:11048
  CFG3 exu_alu_result193_0_a2_3_a2_0 (
	.A(alu_op_sel[4]),
	.B(alu_op_sel[2]),
	.C(alu_op_sel[0]),
	.Y(exu_alu_result193_0_a2_3_a2_0_Z)
);
defparam exu_alu_result193_0_a2_3_a2_0.INIT=8'h10;
// @29:11041
  CFG3 exu_alu_result192_0_a2_0_a2_0_0 (
	.A(alu_op_sel[4]),
	.B(alu_op_sel[2]),
	.C(alu_op_sel[0]),
	.Y(exu_alu_result192_0_a2_0_a2_0)
);
defparam exu_alu_result192_0_a2_0_a2_0_0.INIT=8'h01;
// @29:11069
  CFG3 exu_alu_result196_0_a2_0_a2_0 (
	.A(alu_op_sel[4]),
	.B(alu_op_sel[2]),
	.C(alu_op_sel[0]),
	.Y(exu_alu_result194_0_a2_1_a2_0)
);
defparam exu_alu_result196_0_a2_0_a2_0.INIT=8'h04;
// @29:10870
  CFG4 \div.un11_start_div  (
	.A(alu_op_sel[2]),
	.B(alu_op_sel[3]),
	.C(alu_op_sel[1]),
	.D(alu_op_sel[0]),
	.Y(\div.un11_start_div_Z )
);
defparam \div.un11_start_div .INIT=16'h0080;
// @29:11420
  CFG3 un1_next_div_divisor39_inv_1 (
	.A(next_div_divisor39_Z),
	.B(div_ack_Z),
	.C(un1_dividend_cry_62_Z),
	.Y(un1_next_div_divisor39_inv_1_Z)
);
defparam un1_next_div_divisor39_inv_1.INIT=8'hD5;
// @29:11028
  CFG3 un3_alu_op_sel_int_2_0_0_a2_1 (
	.A(alu_op_sel[4]),
	.B(alu_op_sel[2]),
	.C(alu_op_sel[0]),
	.Y(N_277)
);
defparam un3_alu_op_sel_int_2_0_0_a2_1.INIT=8'h40;
// @29:10872
  CFG3 \div.un17_start_div_0_a2_0_a2  (
	.A(alu_op_sel[4]),
	.B(alu_op_sel[3]),
	.C(alu_op_sel[2]),
	.Y(\div.un17_start_div )
);
defparam \div.un17_start_div_0_a2_0_a2 .INIT=8'h40;
// @29:11392
  CFG3 un9_next_exu_result_reg_int (
	.A(alu_op_sel[1]),
	.B(\slow_mul.un5_mul_mc ),
	.C(alu_op_sel[2]),
	.Y(un9_next_exu_result_reg_int_i)
);
defparam un9_next_exu_result_reg_int.INIT=8'hCE;
// @29:11383
  CFG3 un1_next_exu_result_reg_int48 (
	.A(exu_op_abort),
	.B(next_exu_result_reg_int48_Z),
	.C(update_result_reg),
	.Y(un1_next_exu_result_reg_int48_or)
);
defparam un1_next_exu_result_reg_int48.INIT=8'hFE;
// @29:10835
  CFG3 \exu_alu_operand0_int_3[32]  (
	.A(alu_op_sel[1]),
	.B(start_slow_mul),
	.C(exu_alu_operand0_Z[31]),
	.Y(N_1615)
);
defparam \exu_alu_operand0_int_3[32] .INIT=8'h80;
// @29:10951
  CFG4 \exu_shifter_operand_3[0]  (
	.A(exu_operand_gpr_rs2[0]),
	.B(exu_operand_gpr_rs1[0]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[0])
);
defparam \exu_shifter_operand_3[0] .INIT=16'h0CA0;
// @29:10914
  CFG4 \exu_alu_operand1[31]  (
	.A(exu_operand_immediate[31]),
	.B(exu_operand_gpr_rs2[31]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[31])
);
defparam \exu_alu_operand1[31] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[30]  (
	.A(exu_operand_immediate[30]),
	.B(exu_operand_gpr_rs2[30]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[30])
);
defparam \exu_alu_operand1[30] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[29]  (
	.A(exu_operand_immediate[29]),
	.B(exu_operand_gpr_rs2[29]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[29])
);
defparam \exu_alu_operand1[29] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[27]  (
	.A(exu_operand_immediate[27]),
	.B(exu_operand_gpr_rs2[27]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[27])
);
defparam \exu_alu_operand1[27] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[26]  (
	.A(exu_operand_immediate[26]),
	.B(exu_operand_gpr_rs2[26]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[26])
);
defparam \exu_alu_operand1[26] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[25]  (
	.A(exu_operand_immediate[25]),
	.B(exu_operand_gpr_rs2[25]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[25])
);
defparam \exu_alu_operand1[25] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[24]  (
	.A(exu_operand_immediate[24]),
	.B(exu_operand_gpr_rs2[24]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[24])
);
defparam \exu_alu_operand1[24] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[22]  (
	.A(exu_operand_immediate[22]),
	.B(exu_operand_gpr_rs2[22]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[22])
);
defparam \exu_alu_operand1[22] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[20]  (
	.A(exu_operand_immediate[20]),
	.B(exu_operand_gpr_rs2[20]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[20])
);
defparam \exu_alu_operand1[20] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[19]  (
	.A(exu_operand_immediate[19]),
	.B(exu_operand_gpr_rs2[19]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[19])
);
defparam \exu_alu_operand1[19] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[18]  (
	.A(exu_operand_immediate[18]),
	.B(exu_operand_gpr_rs2[18]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[18])
);
defparam \exu_alu_operand1[18] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[17]  (
	.A(exu_operand_immediate[17]),
	.B(exu_operand_gpr_rs2[17]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[17])
);
defparam \exu_alu_operand1[17] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[16]  (
	.A(exu_operand_immediate[16]),
	.B(exu_operand_gpr_rs2[16]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[16])
);
defparam \exu_alu_operand1[16] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[15]  (
	.A(exu_operand_immediate[15]),
	.B(exu_operand_gpr_rs2[15]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[15])
);
defparam \exu_alu_operand1[15] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[13]  (
	.A(exu_operand_immediate[13]),
	.B(exu_operand_gpr_rs2[13]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[13])
);
defparam \exu_alu_operand1[13] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[12]  (
	.A(exu_operand_immediate[12]),
	.B(exu_operand_gpr_rs2[12]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[12])
);
defparam \exu_alu_operand1[12] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[11]  (
	.A(exu_operand_immediate[11]),
	.B(exu_operand_gpr_rs2[11]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[11])
);
defparam \exu_alu_operand1[11] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[10]  (
	.A(exu_operand_immediate[10]),
	.B(exu_operand_gpr_rs2[10]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[10])
);
defparam \exu_alu_operand1[10] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[9]  (
	.A(exu_operand_immediate[9]),
	.B(exu_operand_gpr_rs2[9]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[9])
);
defparam \exu_alu_operand1[9] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[8]  (
	.A(exu_operand_immediate[8]),
	.B(exu_operand_gpr_rs2[8]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[8])
);
defparam \exu_alu_operand1[8] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[7]  (
	.A(exu_operand_immediate[7]),
	.B(exu_operand_gpr_rs2[7]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[7])
);
defparam \exu_alu_operand1[7] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[6]  (
	.A(exu_operand_immediate[6]),
	.B(exu_operand_gpr_rs2[6]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[6])
);
defparam \exu_alu_operand1[6] .INIT=16'h0A0C;
// @29:10914
  CFG4 \exu_alu_operand1[5]  (
	.A(exu_operand_immediate[5]),
	.B(exu_operand_gpr_rs2[5]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[5])
);
defparam \exu_alu_operand1[5] .INIT=16'h0A0C;
// @29:10951
  CFG4 \exu_shifter_operand_3[30]  (
	.A(exu_operand_gpr_rs2[30]),
	.B(exu_operand_gpr_rs1[30]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[30])
);
defparam \exu_shifter_operand_3[30] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[29]  (
	.A(exu_operand_gpr_rs2[29]),
	.B(exu_operand_gpr_rs1[29]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[29])
);
defparam \exu_shifter_operand_3[29] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[28]  (
	.A(exu_operand_gpr_rs2[28]),
	.B(exu_operand_gpr_rs1[28]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[28])
);
defparam \exu_shifter_operand_3[28] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[27]  (
	.A(exu_operand_gpr_rs2[27]),
	.B(exu_operand_gpr_rs1[27]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[27])
);
defparam \exu_shifter_operand_3[27] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[26]  (
	.A(exu_operand_gpr_rs2[26]),
	.B(exu_operand_gpr_rs1[26]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[26])
);
defparam \exu_shifter_operand_3[26] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[22]  (
	.A(exu_operand_gpr_rs2[22]),
	.B(exu_operand_gpr_rs1[22]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[22])
);
defparam \exu_shifter_operand_3[22] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[20]  (
	.A(exu_operand_gpr_rs2[20]),
	.B(exu_operand_gpr_rs1[20]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[20])
);
defparam \exu_shifter_operand_3[20] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[19]  (
	.A(exu_operand_gpr_rs2[19]),
	.B(exu_operand_gpr_rs1[19]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[19])
);
defparam \exu_shifter_operand_3[19] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[17]  (
	.A(exu_operand_gpr_rs2[17]),
	.B(exu_operand_gpr_rs1[17]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[17])
);
defparam \exu_shifter_operand_3[17] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[16]  (
	.A(exu_operand_gpr_rs2[16]),
	.B(exu_operand_gpr_rs1[16]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[16])
);
defparam \exu_shifter_operand_3[16] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[15]  (
	.A(exu_operand_gpr_rs2[15]),
	.B(exu_operand_gpr_rs1[15]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[15])
);
defparam \exu_shifter_operand_3[15] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[14]  (
	.A(exu_operand_gpr_rs2[14]),
	.B(exu_operand_gpr_rs1[14]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[14])
);
defparam \exu_shifter_operand_3[14] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[13]  (
	.A(exu_operand_gpr_rs2[13]),
	.B(exu_operand_gpr_rs1[13]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[13])
);
defparam \exu_shifter_operand_3[13] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[12]  (
	.A(exu_operand_gpr_rs2[12]),
	.B(exu_operand_gpr_rs1[12]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[12])
);
defparam \exu_shifter_operand_3[12] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[11]  (
	.A(exu_operand_gpr_rs2[11]),
	.B(exu_operand_gpr_rs1[11]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[11])
);
defparam \exu_shifter_operand_3[11] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[10]  (
	.A(exu_operand_gpr_rs2[10]),
	.B(exu_operand_gpr_rs1[10]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[10])
);
defparam \exu_shifter_operand_3[10] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[8]  (
	.A(exu_operand_gpr_rs2[8]),
	.B(exu_operand_gpr_rs1[8]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[8])
);
defparam \exu_shifter_operand_3[8] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[7]  (
	.A(exu_operand_gpr_rs2[7]),
	.B(exu_operand_gpr_rs1[7]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[7])
);
defparam \exu_shifter_operand_3[7] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[6]  (
	.A(exu_operand_gpr_rs2[6]),
	.B(exu_operand_gpr_rs1[6]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[6])
);
defparam \exu_shifter_operand_3[6] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[5]  (
	.A(exu_operand_gpr_rs2[5]),
	.B(exu_operand_gpr_rs1[5]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[5])
);
defparam \exu_shifter_operand_3[5] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[2]  (
	.A(exu_operand_gpr_rs2[2]),
	.B(exu_operand_gpr_rs1[2]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[2])
);
defparam \exu_shifter_operand_3[2] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[1]  (
	.A(exu_operand_gpr_rs2[1]),
	.B(exu_operand_gpr_rs1[1]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[1])
);
defparam \exu_shifter_operand_3[1] .INIT=16'h0CA0;
// @29:10914
  CFG4 \exu_alu_operand1[21]  (
	.A(exu_operand_immediate[21]),
	.B(exu_operand_gpr_rs2[21]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[21])
);
defparam \exu_alu_operand1[21] .INIT=16'h0A0C;
// @29:10951
  CFG4 \exu_shifter_operand_3[21]  (
	.A(exu_operand_gpr_rs2[21]),
	.B(exu_operand_gpr_rs1[21]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[21])
);
defparam \exu_shifter_operand_3[21] .INIT=16'h0CA0;
// @29:11058
  CFG4 \exu_alu_result_8_0_o2[4]  (
	.A(exu_operand_immediate[4]),
	.B(exu_operand_gpr_rs2[4]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(un16_next_div_divisor_1_axb_4)
);
defparam \exu_alu_result_8_0_o2[4] .INIT=16'hF5F3;
// @29:11058
  CFG4 \exu_alu_result_8_0_o2[14]  (
	.A(exu_operand_immediate[14]),
	.B(exu_operand_gpr_rs2[14]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(un16_next_div_divisor_1_axb_14)
);
defparam \exu_alu_result_8_0_o2[14] .INIT=16'hF5F3;
// @29:10951
  CFG4 \exu_shifter_operand_3[25]  (
	.A(exu_operand_gpr_rs2[25]),
	.B(exu_operand_gpr_rs1[25]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[25])
);
defparam \exu_shifter_operand_3[25] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[3]  (
	.A(exu_operand_gpr_rs2[3]),
	.B(exu_operand_gpr_rs1[3]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[3])
);
defparam \exu_shifter_operand_3[3] .INIT=16'h0CA0;
// @29:10914
  CFG4 \exu_alu_operand1[3]  (
	.A(exu_operand_immediate[3]),
	.B(exu_operand_gpr_rs2[3]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[3])
);
defparam \exu_alu_operand1[3] .INIT=16'h0A0C;
// @29:10951
  CFG4 \exu_shifter_operand_3[18]  (
	.A(exu_operand_gpr_rs2[18]),
	.B(exu_operand_gpr_rs1[18]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[18])
);
defparam \exu_shifter_operand_3[18] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[24]  (
	.A(exu_operand_gpr_rs2[24]),
	.B(exu_operand_gpr_rs1[24]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[24])
);
defparam \exu_shifter_operand_3[24] .INIT=16'h0CA0;
// @29:10951
  CFG4 \exu_shifter_operand_3[9]  (
	.A(exu_operand_gpr_rs2[9]),
	.B(exu_operand_gpr_rs1[9]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[9])
);
defparam \exu_shifter_operand_3[9] .INIT=16'h0CA0;
// @29:10914
  CFG4 exu_alu_operand1_valid_u (
	.A(alu_operand1_mux_sel[1]),
	.B(exu_operand_pc_valid),
	.C(exu_operand_gpr_rs2_valid),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_valid)
);
defparam exu_alu_operand1_valid_u.INIT=16'hEEFA;
// @29:10978
  CFG4 \exu_shifter_places[2]  (
	.A(exu_operand_gpr_rs2[2]),
	.B(exu_operand_immediate[2]),
	.C(exu_shifter_places58_Z),
	.D(exu_shifter_places57_Z),
	.Y(exu_shifter_places_Z[2])
);
defparam \exu_shifter_places[2] .INIT=16'hCAC0;
// @29:10951
  CFG4 exu_shifter_operand_valid_3 (
	.A(shifter_operand_sel[0]),
	.B(shifter_operand_sel[1]),
	.C(exu_operand_gpr_rs2_valid),
	.D(exu_operand_gpr_rs1_valid),
	.Y(exu_shifter_operand_valid)
);
defparam exu_shifter_operand_valid_3.INIT=16'h7351;
// @29:10914
  CFG4 \exu_alu_operand1[28]  (
	.A(exu_operand_immediate[28]),
	.B(exu_operand_gpr_rs2[28]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[28])
);
defparam \exu_alu_operand1[28] .INIT=16'h0A0C;
// @29:10978
  CFG4 \exu_shifter_places[0]  (
	.A(exu_operand_gpr_rs2[0]),
	.B(exu_operand_immediate[0]),
	.C(exu_shifter_places57_Z),
	.D(exu_shifter_places58_Z),
	.Y(exu_shifter_places_Z[0])
);
defparam \exu_shifter_places[0] .INIT=16'hCCA0;
// @29:11058
  CFG4 \exu_alu_result_8_0_o2[23]  (
	.A(exu_operand_immediate[23]),
	.B(exu_operand_gpr_rs2[23]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(un16_next_div_divisor_1_axb_23)
);
defparam \exu_alu_result_8_0_o2[23] .INIT=16'hF5F3;
// @29:10951
  CFG4 \exu_shifter_operand_3[31]  (
	.A(exu_operand_gpr_rs2[31]),
	.B(exu_operand_gpr_rs1[31]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[31])
);
defparam \exu_shifter_operand_3[31] .INIT=16'h0CA0;
// @29:10867
  CFG3 \quotient_RNISSMDC[0]  (
	.A(quotient_Z[0]),
	.B(dividend_Z[0]),
	.C(alu_op_sel[1]),
	.Y(N_155_i)
);
defparam \quotient_RNISSMDC[0] .INIT=8'h35;
// @29:10978
  CFG4 \exu_shifter_places_1[3]  (
	.A(exu_operand_gpr_rs2[3]),
	.B(exu_operand_immediate[3]),
	.C(exu_shifter_places_sn_N_2),
	.D(exu_shifter_places58_Z),
	.Y(exu_shifter_places_1_Z[3])
);
defparam \exu_shifter_places_1[3] .INIT=16'h0C0A;
// @29:10978
  CFG4 \exu_shifter_places_1[4]  (
	.A(exu_operand_gpr_rs2[4]),
	.B(exu_operand_immediate[4]),
	.C(exu_shifter_places_sn_N_2),
	.D(exu_shifter_places58_Z),
	.Y(exu_shifter_places_1_Z[4])
);
defparam \exu_shifter_places_1[4] .INIT=16'h0C0A;
// @29:11473
  CFG3 un1_dividend_cry_62_RNIBHIIF (
	.A(next_div_divisor39_Z),
	.B(div_ack_Z),
	.C(un1_dividend_cry_62_Z),
	.Y(un1_next_div_divisor39_inv_1_i)
);
defparam un1_dividend_cry_62_RNIBHIIF.INIT=8'h2A;
// @29:10978
  CFG4 \exu_shifter_places_cnst_i[4]  (
	.A(addr_shift_bits[1]),
	.B(shifter_unit_places_sel[1]),
	.C(shifter_unit_places_sel[2]),
	.D(shifter_unit_places_sel[0]),
	.Y(N_389)
);
defparam \exu_shifter_places_cnst_i[4] .INIT=16'hFDF7;
// @29:11028
  CFG4 un1_exu_alu_result212_3_i_0_a2 (
	.A(start_slow_mul),
	.B(\slow_mul.un1_alu_op_sel_int_Z ),
	.C(alu_op_sel[0]),
	.D(un1_exu_alu_result212_3_i_0_a2_0),
	.Y(N_202)
);
defparam un1_exu_alu_result212_3_i_0_a2.INIT=16'hAB00;
// @29:10835
  CFG4 exu_alu_operand0_int_sn_m7 (
	.A(alu_op_sel[1]),
	.B(exu_alu_operand0_int_sn_N_9),
	.C(start_slow_mul),
	.D(\slow_mul.un5_mul_mc ),
	.Y(exu_alu_operand0_int_sn_N_10_mux)
);
defparam exu_alu_operand0_int_sn_m7.INIT=16'h2000;
// @29:10825
  CFG3 mul_mp_sn_m4 (
	.A(alu_op_sel[0]),
	.B(\slow_mul.un10_mul_mp_Z ),
	.C(exu_alu_operand0_int_sn_N_9),
	.Y(mul_mp_sn_N_6_mux)
);
defparam mul_mp_sn_m4.INIT=8'h02;
// @29:10824
  CFG3 \slow_mul.un5_mul_mc_0_a2_1_a2  (
	.A(alu_op_sel[3]),
	.B(alu_op_sel[1]),
	.C(N_277),
	.Y(\slow_mul.un5_mul_mc )
);
defparam \slow_mul.un5_mul_mc_0_a2_1_a2 .INIT=8'h40;
// @29:11493
  CFG4 \exu_result_reg_intce[64]  (
	.A(exu_op_abort),
	.B(next_exu_result_reg_int48_Z),
	.C(mul_mp_pmux),
	.D(update_result_reg),
	.Y(exu_result_reg_intce_Z[64])
);
defparam \exu_result_reg_intce[64] .INIT=16'hF0E0;
// @29:11041
  CFG4 exu_alu_result192_0_a2_0_a2 (
	.A(alu_op_sel[1]),
	.B(alu_op_sel[3]),
	.C(\slow_mul.un1_alu_op_sel_int_Z ),
	.D(exu_alu_result192_0_a2_0_a2_0),
	.Y(exu_alu_result192)
);
defparam exu_alu_result192_0_a2_0_a2.INIT=16'h0200;
// @29:11069
  CFG4 exu_alu_result196_0_a2_0_a2 (
	.A(alu_op_sel[1]),
	.B(alu_op_sel[3]),
	.C(\slow_mul.un1_alu_op_sel_int_Z ),
	.D(exu_alu_result194_0_a2_1_a2_0),
	.Y(exu_alu_result196)
);
defparam exu_alu_result196_0_a2_0_a2.INIT=16'h0200;
// @29:11048
  CFG4 exu_alu_result193_0_a2_3_a2 (
	.A(alu_op_sel[1]),
	.B(alu_op_sel[3]),
	.C(\slow_mul.un1_alu_op_sel_int_Z ),
	.D(exu_alu_result193_0_a2_3_a2_0_Z),
	.Y(exu_alu_result193)
);
defparam exu_alu_result193_0_a2_3_a2.INIT=16'h0200;
// @29:11055
  CFG4 exu_alu_result194_0_a2_1_a2 (
	.A(alu_op_sel[1]),
	.B(alu_op_sel[3]),
	.C(\slow_mul.un1_alu_op_sel_int_Z ),
	.D(exu_alu_result194_0_a2_1_a2_0),
	.Y(exu_alu_result194)
);
defparam exu_alu_result194_0_a2_1_a2.INIT=16'h0100;
  CFG4 slow_mul_ack_RNIURHIJ (
	.A(next_exu_result_reg_int48_Z),
	.B(next_div_divisor39_Z),
	.C(slow_mul_ack_Z),
	.D(div_ack_Z),
	.Y(slow_mul_ack_RNIURHIJ_Z)
);
defparam slow_mul_ack_RNIURHIJ.INIT=16'hE4A0;
// @29:10951
  CFG4 \exu_shifter_operand_3_0_o2[23]  (
	.A(exu_operand_gpr_rs2[23]),
	.B(exu_operand_gpr_rs1[23]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[23])
);
defparam \exu_shifter_operand_3_0_o2[23] .INIT=16'h0CA0;
// @29:11282
  CFG3 un1_exu_mux_result27_1 (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_mux_sel[2]),
	.C(exu_result_mux_sel[0]),
	.Y(un1_exu_mux_result27_1_Z)
);
defparam un1_exu_mux_result27_1.INIT=8'h83;
// @29:11062
  CFG4 exu_alu_result195_0_a2_1_a2 (
	.A(N_277),
	.B(\slow_mul.un1_alu_op_sel_int_Z ),
	.C(alu_op_sel[3]),
	.D(alu_op_sel[1]),
	.Y(exu_alu_result195)
);
defparam exu_alu_result195_0_a2_1_a2.INIT=16'h0002;
// @29:10824
  CFG4 \slow_mul.un10_mul_mp  (
	.A(alu_op_sel[3]),
	.B(alu_op_sel[4]),
	.C(\slow_mul.un5_mul_mc ),
	.D(\div.un11_start_div_1_Z ),
	.Y(\slow_mul.un10_mul_mp_Z )
);
defparam \slow_mul.un10_mul_mp .INIT=16'h0E0F;
// @29:11383
  CFG4 next_exu_result_reg_int48 (
	.A(debug_mode),
	.B(mul_div_cnt_Z[5]),
	.C(start_slow_mul),
	.D(exu_op_abort),
	.Y(next_exu_result_reg_int48_Z)
);
defparam next_exu_result_reg_int48.INIT=16'h0010;
  CFG4 update_result_reg_RNIIGG6J (
	.A(exu_op_abort),
	.B(next_exu_result_reg_int48_Z),
	.C(next_div_divisor39_Z),
	.D(update_result_reg),
	.Y(mul_div_cnte)
);
defparam update_result_reg_RNIIGG6J.INIT=16'hFFFE;
// @29:10951
  CFG4 \exu_shifter_operand_3_0_o2[4]  (
	.A(exu_operand_gpr_rs2[4]),
	.B(exu_operand_gpr_rs1[4]),
	.C(shifter_operand_sel[1]),
	.D(shifter_operand_sel[0]),
	.Y(exu_shifter_operand[4])
);
defparam \exu_shifter_operand_3_0_o2[4] .INIT=16'h0CA0;
// @29:10835
  CFG4 \exu_operand_immediate_RNINPCQO[4]  (
	.A(exu_operand_immediate[4]),
	.B(exu_operand_gpr_rs2[4]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(N_145_i)
);
defparam \exu_operand_immediate_RNINPCQO[4] .INIT=16'h0A0C;
// @29:11392
  CFG4 \exu_operand_gpr_rs2_RNIFHCQO_0[0]  (
	.A(exu_operand_immediate[0]),
	.B(exu_operand_gpr_rs2[0]),
	.C(alu_operand1_mux_sel[0]),
	.D(alu_operand1_mux_sel[1]),
	.Y(N_147_i)
);
defparam \exu_operand_gpr_rs2_RNIFHCQO_0[0] .INIT=16'h00AC;
// @29:10835
  CFG4 \exu_operand_immediate_RNIPMC2Q[14]  (
	.A(exu_operand_immediate[14]),
	.B(exu_operand_gpr_rs2[14]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(N_151_i)
);
defparam \exu_operand_immediate_RNIPMC2Q[14] .INIT=16'h0A0C;
// @29:10825
  CFG4 \exu_operand_immediate_RNIPOE2Q[23]  (
	.A(exu_operand_immediate[23]),
	.B(exu_operand_gpr_rs2[23]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(N_149_i)
);
defparam \exu_operand_immediate_RNIPOE2Q[23] .INIT=16'h0A0C;
// @29:11051
  CFG2 \exu_alu_result_6[30]  (
	.A(exu_alu_operand0_Z[30]),
	.B(exu_alu_operand1_Z[30]),
	.Y(exu_alu_result_6_Z[30])
);
defparam \exu_alu_result_6[30] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[29]  (
	.A(exu_alu_operand0_Z[29]),
	.B(exu_alu_operand1_Z[29]),
	.Y(exu_alu_result_6_Z[29])
);
defparam \exu_alu_result_6[29] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[28]  (
	.A(exu_alu_operand0_Z[28]),
	.B(exu_alu_operand1_Z[28]),
	.Y(exu_alu_result_6_Z[28])
);
defparam \exu_alu_result_6[28] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[27]  (
	.A(exu_alu_operand0_Z[27]),
	.B(exu_alu_operand1_Z[27]),
	.Y(exu_alu_result_6_Z[27])
);
defparam \exu_alu_result_6[27] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[26]  (
	.A(exu_alu_operand0_Z[26]),
	.B(exu_alu_operand1_Z[26]),
	.Y(exu_alu_result_6_Z[26])
);
defparam \exu_alu_result_6[26] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[25]  (
	.A(exu_alu_operand0_Z[25]),
	.B(exu_alu_operand1_Z[25]),
	.Y(exu_alu_result_6_Z[25])
);
defparam \exu_alu_result_6[25] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[24]  (
	.A(exu_alu_operand0_Z[24]),
	.B(exu_alu_operand1_Z[24]),
	.Y(exu_alu_result_6_Z[24])
);
defparam \exu_alu_result_6[24] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[22]  (
	.A(exu_alu_operand0_Z[22]),
	.B(exu_alu_operand1_Z[22]),
	.Y(exu_alu_result_6_Z[22])
);
defparam \exu_alu_result_6[22] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[20]  (
	.A(exu_alu_operand0_Z[20]),
	.B(exu_alu_operand1_Z[20]),
	.Y(exu_alu_result_6_Z[20])
);
defparam \exu_alu_result_6[20] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[19]  (
	.A(exu_alu_operand0_Z[19]),
	.B(exu_alu_operand1_Z[19]),
	.Y(exu_alu_result_6_Z[19])
);
defparam \exu_alu_result_6[19] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[18]  (
	.A(exu_alu_operand0_Z[18]),
	.B(exu_alu_operand1_Z[18]),
	.Y(exu_alu_result_6_Z[18])
);
defparam \exu_alu_result_6[18] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[17]  (
	.A(exu_alu_operand0_Z[17]),
	.B(exu_alu_operand1_Z[17]),
	.Y(exu_alu_result_6_Z[17])
);
defparam \exu_alu_result_6[17] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[16]  (
	.A(exu_alu_operand0_Z[16]),
	.B(exu_alu_operand1_Z[16]),
	.Y(exu_alu_result_6_Z[16])
);
defparam \exu_alu_result_6[16] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[15]  (
	.A(exu_alu_operand0_Z[15]),
	.B(exu_alu_operand1_Z[15]),
	.Y(exu_alu_result_6_Z[15])
);
defparam \exu_alu_result_6[15] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[13]  (
	.A(exu_alu_operand0_Z[13]),
	.B(exu_alu_operand1_Z[13]),
	.Y(exu_alu_result_6_Z[13])
);
defparam \exu_alu_result_6[13] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[12]  (
	.A(exu_alu_operand0_Z[12]),
	.B(exu_alu_operand1_Z[12]),
	.Y(exu_alu_result_6_Z[12])
);
defparam \exu_alu_result_6[12] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[11]  (
	.A(exu_alu_operand0_Z[11]),
	.B(exu_alu_operand1_Z[11]),
	.Y(exu_alu_result_6_Z[11])
);
defparam \exu_alu_result_6[11] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[8]  (
	.A(exu_alu_operand0_Z[8]),
	.B(exu_alu_operand1_Z[8]),
	.Y(exu_alu_result_6_Z[8])
);
defparam \exu_alu_result_6[8] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[6]  (
	.A(exu_alu_operand0_Z[6]),
	.B(exu_alu_operand1_Z[6]),
	.Y(exu_alu_result_6_Z[6])
);
defparam \exu_alu_result_6[6] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[21]  (
	.A(exu_alu_operand0_Z[21]),
	.B(exu_alu_operand1_Z[21]),
	.Y(exu_alu_result_6_Z[21])
);
defparam \exu_alu_result_6[21] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[3]  (
	.A(exu_alu_operand0_Z[3]),
	.B(exu_alu_operand1_Z[3]),
	.Y(exu_alu_result_6_Z[3])
);
defparam \exu_alu_result_6[3] .INIT=4'h6;
// @29:11244
  CFG2 \lsu_align_result_30[15]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[15]),
	.Y(lsu_align_result_95_2_5_1)
);
defparam \lsu_align_result_30[15] .INIT=4'h4;
// @29:11244
  CFG2 \lsu_align_result_30[16]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[16]),
	.Y(lsu_align_result_95_2_1_1)
);
defparam \lsu_align_result_30[16] .INIT=4'h4;
// @29:11051
  CFG2 \exu_alu_result_6_0_x2[5]  (
	.A(exu_alu_operand0_Z[5]),
	.B(exu_alu_operand1_Z[5]),
	.Y(N_148_i)
);
defparam \exu_alu_result_6_0_x2[5] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6_0_x2[4]  (
	.A(exu_alu_operand0[4]),
	.B(un16_next_div_divisor_1_axb_4),
	.Y(N_150_i)
);
defparam \exu_alu_result_6_0_x2[4] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6_0_x2[14]  (
	.A(N_176),
	.B(un16_next_div_divisor_1_axb_14),
	.Y(N_167_i)
);
defparam \exu_alu_result_6_0_x2[14] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6_0_x2[23]  (
	.A(exu_alu_operand0[23]),
	.B(un16_next_div_divisor_1_axb_23),
	.Y(N_169_i)
);
defparam \exu_alu_result_6_0_x2[23] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[9]  (
	.A(exu_alu_operand0_Z[9]),
	.B(exu_alu_operand1_Z[9]),
	.Y(exu_alu_result_6_Z[9])
);
defparam \exu_alu_result_6[9] .INIT=4'h6;
// @29:10978
  CFG4 exu_shifter_places_valid_2 (
	.A(shifter_unit_places_sel[2]),
	.B(addr_shift_bits_valid_Z),
	.C(shifter_unit_places_sel[1]),
	.D(shifter_unit_places_sel[0]),
	.Y(N_1716)
);
defparam exu_shifter_places_valid_2.INIT=16'h5440;
// @29:11051
  CFG2 \exu_alu_result_6[10]  (
	.A(exu_alu_operand0_Z[10]),
	.B(exu_alu_operand1_Z[10]),
	.Y(exu_alu_result_6_Z[10])
);
defparam \exu_alu_result_6[10] .INIT=4'h6;
// @29:11051
  CFG2 \exu_alu_result_6[7]  (
	.A(exu_alu_operand0_Z[7]),
	.B(exu_alu_operand1_Z[7]),
	.Y(exu_alu_result_6_Z[7])
);
defparam \exu_alu_result_6[7] .INIT=4'h6;
// @29:11493
  CFG4 \exu_result_reg_int_RNO[48]  (
	.A(exu_result_reg_int_Z[49]),
	.B(next_exu_result_reg_int48_Z),
	.C(exu_alu_result_int_Z[17]),
	.D(mul_mp_pmux),
	.Y(N_2481_i)
);
defparam \exu_result_reg_int_RNO[48] .INIT=16'hC088;
// @29:11493
  CFG4 \exu_result_reg_int_RNO[51]  (
	.A(exu_result_reg_int_Z[52]),
	.B(next_exu_result_reg_int48_Z),
	.C(exu_alu_result_int_Z[20]),
	.D(mul_mp_pmux),
	.Y(N_2480_i)
);
defparam \exu_result_reg_int_RNO[51] .INIT=16'hC088;
// @29:11493
  CFG4 \exu_result_reg_int_RNO[53]  (
	.A(exu_result_reg_int_Z[54]),
	.B(next_exu_result_reg_int48_Z),
	.C(exu_alu_result_int_Z[22]),
	.D(mul_mp_pmux),
	.Y(N_2479_i)
);
defparam \exu_result_reg_int_RNO[53] .INIT=16'hC088;
// @29:11493
  CFG4 \exu_result_reg_int_RNO[54]  (
	.A(exu_result_reg_int_Z[55]),
	.B(next_exu_result_reg_int48_Z),
	.C(exu_alu_result_int_Z[23]),
	.D(mul_mp_pmux),
	.Y(N_2478_i)
);
defparam \exu_result_reg_int_RNO[54] .INIT=16'hC088;
// @29:10914
  CFG4 \exu_alu_operand1[2]  (
	.A(exu_operand_immediate[2]),
	.B(exu_operand_gpr_rs2[2]),
	.C(alu_operand1_mux_sel[1]),
	.D(alu_operand1_mux_sel[0]),
	.Y(exu_alu_operand1_Z[2])
);
defparam \exu_alu_operand1[2] .INIT=16'h0AFC;
// @29:10914
  CFG4 \exu_alu_operand1[1]  (
	.A(exu_operand_immediate[1]),
	.B(exu_operand_gpr_rs2[1]),
	.C(alu_operand1_mux_sel[0]),
	.D(alu_operand1_mux_sel[1]),
	.Y(exu_alu_operand1_Z[1])
);
defparam \exu_alu_operand1[1] .INIT=16'hF0AC;
// @29:11446
  CFG2 \mul_div_cnt_lm_0[5]  (
	.A(slow_mul_ack_RNIURHIJ_Z),
	.B(mul_div_cnt_s_Z[5]),
	.Y(mul_div_cnt_lm[5])
);
defparam \mul_div_cnt_lm_0[5] .INIT=4'h8;
// @29:11446
  CFG2 \mul_div_cnt_lm_0[4]  (
	.A(slow_mul_ack_RNIURHIJ_Z),
	.B(mul_div_cnt_s[4]),
	.Y(mul_div_cnt_lm[4])
);
defparam \mul_div_cnt_lm_0[4] .INIT=4'h8;
// @29:11446
  CFG2 \mul_div_cnt_lm_0[3]  (
	.A(slow_mul_ack_RNIURHIJ_Z),
	.B(mul_div_cnt_s[3]),
	.Y(mul_div_cnt_lm[3])
);
defparam \mul_div_cnt_lm_0[3] .INIT=4'h8;
// @29:11446
  CFG2 \mul_div_cnt_lm_0[2]  (
	.A(slow_mul_ack_RNIURHIJ_Z),
	.B(mul_div_cnt_s[2]),
	.Y(mul_div_cnt_lm[2])
);
defparam \mul_div_cnt_lm_0[2] .INIT=4'h8;
// @29:11446
  CFG2 \mul_div_cnt_lm_0[1]  (
	.A(slow_mul_ack_RNIURHIJ_Z),
	.B(mul_div_cnt_s[1]),
	.Y(mul_div_cnt_lm[1])
);
defparam \mul_div_cnt_lm_0[1] .INIT=4'h8;
// @29:11028
  CFG4 un1_exu_alu_result212_3_i_0_0 (
	.A(start_slow_mul),
	.B(\slow_mul.un1_alu_op_sel_int_Z ),
	.C(alu_op_sel[4]),
	.D(un1_exu_alu_result212_3_i_0_a2_1_0_Z),
	.Y(un1_exu_alu_result212_3_i_0_0_Z)
);
defparam un1_exu_alu_result212_3_i_0_0.INIT=16'h3B08;
// @29:11473
  CFG4 \quotientce[31]  (
	.A(quotientce_0_Z[12]),
	.B(un1_next_div_divisor39_inv_1_Z),
	.C(mul_div_cnt_Z[4]),
	.D(un22_next_quotient_2),
	.Y(quotientce_Z[31])
);
defparam \quotientce[31] .INIT=16'h0200;
// @29:11473
  CFG4 \quotientce[30]  (
	.A(mul_div_cnt_Z[4]),
	.B(quotientce_0_Z[30]),
	.C(quotientce_0_Z[12]),
	.D(un1_next_div_divisor39_inv_1_Z),
	.Y(quotientce_Z[30])
);
defparam \quotientce[30] .INIT=16'h0040;
// @29:11473
  CFG4 \quotientce[29]  (
	.A(mul_div_cnt_Z[4]),
	.B(quotientce_0_Z[29]),
	.C(quotientce_0_Z[12]),
	.D(un1_next_div_divisor39_inv_1_Z),
	.Y(quotientce_Z[29])
);
defparam \quotientce[29] .INIT=16'h0040;
// @29:11473
  CFG4 \quotientce[28]  (
	.A(N_191),
	.B(mul_div_cnt_Z[4]),
	.C(un1_next_div_divisor39_inv_1_Z),
	.D(quotientce_0_Z[12]),
	.Y(quotientce_Z[28])
);
defparam \quotientce[28] .INIT=16'h0100;
// @29:11473
  CFG4 \quotientce[27]  (
	.A(quotientce_0_Z[27]),
	.B(mul_div_cnt_Z[4]),
	.C(un1_next_div_divisor39_inv_1_Z),
	.D(un41_next_quotient_2_Z),
	.Y(quotientce_Z[27])
);
defparam \quotientce[27] .INIT=16'h0200;
// @29:11473
  CFG4 \quotientce[26]  (
	.A(un17_next_quotient_1_Z),
	.B(un1_next_div_divisor39_inv_1_Z),
	.C(mul_div_cnt_Z[4]),
	.D(un41_next_quotient_2_Z),
	.Y(quotientce_Z[26])
);
defparam \quotientce[26] .INIT=16'h0200;
// @29:11473
  CFG3 \quotientce[25]  (
	.A(un1_next_div_divisor39_inv_1_Z),
	.B(quotientce_1_Z[25]),
	.C(un16_next_quotient_1_Z),
	.Y(quotientce_Z[25])
);
defparam \quotientce[25] .INIT=8'h40;
// @29:11473
  CFG4 \quotientce[24]  (
	.A(N_191),
	.B(mul_div_cnt_Z[4]),
	.C(un1_next_div_divisor39_inv_1_Z),
	.D(quotientce_0_Z[24]),
	.Y(quotientce_Z[24])
);
defparam \quotientce[24] .INIT=16'h0100;
// @29:11473
  CFG3 \quotientce[23]  (
	.A(un1_next_div_divisor39_inv_1_Z),
	.B(quotientce_0_Z[20]),
	.C(un22_next_quotient_2),
	.Y(quotientce_Z[23])
);
defparam \quotientce[23] .INIT=8'h40;
// @29:11473
  CFG4 \quotientce[21]  (
	.A(un20_next_quotient_1_Z),
	.B(un1_next_div_divisor39_inv_1_Z),
	.C(mul_div_cnt_Z[4]),
	.D(un28_next_quotient_2_Z),
	.Y(quotientce_Z[21])
);
defparam \quotientce[21] .INIT=16'h0200;
// @29:11473
  CFG3 \quotientce[20]  (
	.A(N_191),
	.B(un1_next_div_divisor39_inv_1_Z),
	.C(quotientce_0_Z[20]),
	.Y(quotientce_Z[20])
);
defparam \quotientce[20] .INIT=8'h10;
// @29:11473
  CFG4 \quotientce[19]  (
	.A(mul_div_cnt_Z[4]),
	.B(un22_next_quotient_2),
	.C(N_291),
	.D(un1_next_div_divisor39_inv_1_Z),
	.Y(quotientce_Z[19])
);
defparam \quotientce[19] .INIT=16'h0040;
// @29:11473
  CFG4 \quotientce[18]  (
	.A(quotientce_0_Z[18]),
	.B(mul_div_cnt_Z[4]),
	.C(un1_next_div_divisor39_inv_1_Z),
	.D(un17_next_quotient_1_Z),
	.Y(quotientce_Z[18])
);
defparam \quotientce[18] .INIT=16'h0200;
// @29:11473
  CFG4 \quotientce[17]  (
	.A(quotientce_0_Z[17]),
	.B(mul_div_cnt_Z[4]),
	.C(un1_next_div_divisor39_inv_1_Z),
	.D(un16_next_quotient_1_Z),
	.Y(quotientce_Z[17])
);
defparam \quotientce[17] .INIT=16'h0200;
// @29:11473
  CFG4 \quotientce[16]  (
	.A(N_191),
	.B(mul_div_cnt_Z[4]),
	.C(un1_next_div_divisor39_inv_1_Z),
	.D(N_291),
	.Y(quotientce_Z[16])
);
defparam \quotientce[16] .INIT=16'h0100;
// @29:11473
  CFG4 \quotientce[15]  (
	.A(un18_next_quotient_2),
	.B(un1_next_div_divisor39_inv_1_Z),
	.C(mul_div_cnt_Z[3]),
	.D(un29_next_quotient_2),
	.Y(quotientce_Z[15])
);
defparam \quotientce[15] .INIT=16'h0200;
// @29:11473
  CFG4 \quotientce[14]  (
	.A(quotientce_0_Z[14]),
	.B(mul_div_cnt_Z[4]),
	.C(un1_next_div_divisor39_inv_1_Z),
	.D(un29_next_quotient_2),
	.Y(quotientce_Z[14])
);
defparam \quotientce[14] .INIT=16'h0800;
// @29:11473
  CFG3 \quotientce[13]  (
	.A(un1_next_div_divisor39_inv_1_Z),
	.B(un28_next_quotient_2_Z),
	.C(quotientce_1_Z[13]),
	.Y(quotientce_Z[13])
);
defparam \quotientce[13] .INIT=8'h40;
// @29:11473
  CFG4 \quotientce[12]  (
	.A(N_191),
	.B(mul_div_cnt_Z[4]),
	.C(un1_next_div_divisor39_inv_1_Z),
	.D(quotientce_0_Z[12]),
	.Y(quotientce_Z[12])
);
defparam \quotientce[12] .INIT=16'h0400;
// @29:11473
  CFG4 \quotientce[11]  (
	.A(quotientce_0_Z[24]),
	.B(un1_next_div_divisor39_inv_1_Z),
	.C(mul_div_cnt_Z[4]),
	.D(un22_next_quotient_2),
	.Y(quotientce_Z[11])
);
defparam \quotientce[11] .INIT=16'h2000;
// @29:11473
  CFG4 \quotientce[10]  (
	.A(un17_next_quotient_1_Z),
	.B(un1_next_div_divisor39_inv_1_Z),
	.C(mul_div_cnt_Z[3]),
	.D(un21_next_quotient_2_Z),
	.Y(quotientce_Z[10])
);
defparam \quotientce[10] .INIT=16'h0200;
// @29:11473
  CFG4 \quotientce[9]  (
	.A(un16_next_quotient_1_Z),
	.B(mul_div_cnt_Z[3]),
	.C(un1_next_div_divisor39_inv_1_Z),
	.D(un18_next_quotient_2),
	.Y(quotientce_Z[9])
);
defparam \quotientce[9] .INIT=16'h0200;
// @29:11473
  CFG4 \quotientce[8]  (
	.A(N_191),
	.B(mul_div_cnt_Z[4]),
	.C(un1_next_div_divisor39_inv_1_Z),
	.D(quotientce_0_Z[24]),
	.Y(quotientce_Z[8])
);
defparam \quotientce[8] .INIT=16'h0400;
// @29:11473
  CFG4 \quotientce[7]  (
	.A(un16_next_quotient_2_Z),
	.B(un1_next_div_divisor39_inv_1_Z),
	.C(mul_div_cnt_Z[2]),
	.D(un22_next_quotient_2),
	.Y(quotientce_Z[7])
);
defparam \quotientce[7] .INIT=16'h0200;
// @29:11473
  CFG4 \quotientce[6]  (
	.A(un21_next_quotient_1_Z),
	.B(mul_div_cnt_Z[2]),
	.C(un1_next_div_divisor39_inv_1_Z),
	.D(un21_next_quotient_2_Z),
	.Y(quotientce_Z[6])
);
defparam \quotientce[6] .INIT=16'h0200;
// @29:11473
  CFG4 \quotientce[5]  (
	.A(un18_next_quotient_2),
	.B(un1_next_div_divisor39_inv_1_Z),
	.C(mul_div_cnt_Z[2]),
	.D(un20_next_quotient_1_Z),
	.Y(quotientce_Z[5])
);
defparam \quotientce[5] .INIT=16'h0200;
// @29:11473
  CFG4 \quotientce[4]  (
	.A(mul_div_cnt_Z[2]),
	.B(N_191),
	.C(un16_next_quotient_2_Z),
	.D(un1_next_div_divisor39_inv_1_Z),
	.Y(quotientce_Z[4])
);
defparam \quotientce[4] .INIT=16'h0010;
// @29:11473
  CFG4 \quotientce[3]  (
	.A(mul_div_cnt_Z[4]),
	.B(un22_next_quotient_2),
	.C(N_291),
	.D(un1_next_div_divisor39_inv_1_Z),
	.Y(quotientce_Z[3])
);
defparam \quotientce[3] .INIT=16'h0080;
// @29:11473
  CFG4 \quotientce[2]  (
	.A(un16_next_quotient_2_Z),
	.B(un1_next_div_divisor39_inv_1_Z),
	.C(mul_div_cnt_Z[1]),
	.D(un17_next_quotient_1_Z),
	.Y(quotientce_Z[2])
);
defparam \quotientce[2] .INIT=16'h0200;
// @29:11473
  CFG4 \quotientce[1]  (
	.A(un16_next_quotient_1_Z),
	.B(mul_div_cnt_Z[0]),
	.C(un1_next_div_divisor39_inv_1_Z),
	.D(un16_next_quotient_2_Z),
	.Y(quotientce_Z[1])
);
defparam \quotientce[1] .INIT=16'h0200;
// @29:11473
  CFG4 \quotientce[0]  (
	.A(N_191),
	.B(mul_div_cnt_Z[4]),
	.C(un1_next_div_divisor39_inv_1_Z),
	.D(N_291),
	.Y(quotientce_Z[0])
);
defparam \quotientce[0] .INIT=16'h0400;
// @29:11424
  CFG4 next_dividend_0_sqmuxa (
	.A(div_ack_Z),
	.B(exu_alu_operand0_Z[31]),
	.C(\div.un5_div_result_Z ),
	.D(\div.un11_start_div_Z ),
	.Y(next_dividend_0_sqmuxa_Z)
);
defparam next_dividend_0_sqmuxa.INIT=16'h4440;
// @29:10869
  CFG3 start_div (
	.A(\div.un17_start_div ),
	.B(exu_alu_operand0_valid),
	.C(exu_alu_operand1_valid),
	.Y(start_div_Z)
);
defparam start_div.INIT=8'h80;
  CFG4 slow_mul_ack_RNI6I7RD_0 (
	.A(exu_op_abort),
	.B(slow_mul_ack_Z),
	.C(update_result_reg),
	.D(next_exu_result_reg_int48_Z),
	.Y(slow_mul_ack_RNI6I7RD_0_Z)
);
defparam slow_mul_ack_RNI6I7RD_0.INIT=16'h33FA;
// @29:11244
  CFG3 \lsu_align_result_1[21]  (
	.A(exu_shifter_operand[19]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[20]),
	.Y(N_24)
);
defparam \lsu_align_result_1[21] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_1[22]  (
	.A(exu_shifter_operand[20]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[21]),
	.Y(N_25)
);
defparam \lsu_align_result_1[22] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_1[23]  (
	.A(exu_shifter_operand[21]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[22]),
	.Y(N_26)
);
defparam \lsu_align_result_1[23] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_1[27]  (
	.A(exu_shifter_operand[25]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[26]),
	.Y(N_30)
);
defparam \lsu_align_result_1[27] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_1[28]  (
	.A(exu_shifter_operand[26]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[27]),
	.Y(N_31)
);
defparam \lsu_align_result_1[28] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_1[29]  (
	.A(exu_shifter_operand[27]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[28]),
	.Y(N_32)
);
defparam \lsu_align_result_1[29] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_11[14]  (
	.A(exu_shifter_operand[0]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[1]),
	.Y(N_337)
);
defparam \lsu_align_result_11[14] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_11[16]  (
	.A(exu_shifter_operand[2]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[3]),
	.Y(N_339)
);
defparam \lsu_align_result_11[16] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_11[19]  (
	.A(exu_shifter_operand[5]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[6]),
	.Y(N_342)
);
defparam \lsu_align_result_11[19] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_11[20]  (
	.A(exu_shifter_operand[6]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[7]),
	.Y(N_343)
);
defparam \lsu_align_result_11[20] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_11[21]  (
	.A(exu_shifter_operand[7]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[8]),
	.Y(N_344)
);
defparam \lsu_align_result_11[21] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_11[22]  (
	.A(exu_shifter_operand[8]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[9]),
	.Y(N_345)
);
defparam \lsu_align_result_11[22] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_11[23]  (
	.A(exu_shifter_operand[9]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[10]),
	.Y(N_346)
);
defparam \lsu_align_result_11[23] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_11[24]  (
	.A(exu_shifter_operand[10]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[11]),
	.Y(N_347)
);
defparam \lsu_align_result_11[24] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_11[25]  (
	.A(exu_shifter_operand[11]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[12]),
	.Y(N_348)
);
defparam \lsu_align_result_11[25] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_11[26]  (
	.A(exu_shifter_operand[12]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[13]),
	.Y(N_349)
);
defparam \lsu_align_result_11[26] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_11[27]  (
	.A(exu_shifter_operand[13]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[14]),
	.Y(N_350)
);
defparam \lsu_align_result_11[27] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_11[28]  (
	.A(exu_shifter_operand[14]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[15]),
	.Y(N_351)
);
defparam \lsu_align_result_11[28] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_11[29]  (
	.A(exu_shifter_operand[15]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[16]),
	.Y(N_352)
);
defparam \lsu_align_result_11[29] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_11[30]  (
	.A(exu_shifter_operand[16]),
	.B(exu_shifter_operand[17]),
	.C(exu_shifter_places_Z[0]),
	.Y(N_353)
);
defparam \lsu_align_result_11[30] .INIT=8'hCA;
// @29:11244
  CFG3 \lsu_align_result_11[31]  (
	.A(exu_shifter_operand[17]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[18]),
	.Y(N_354)
);
defparam \lsu_align_result_11[31] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_33[4]  (
	.A(exu_shifter_operand[5]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[6]),
	.Y(N_1031)
);
defparam \lsu_align_result_33[4] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_33[5]  (
	.A(exu_shifter_operand[6]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[7]),
	.Y(N_1032)
);
defparam \lsu_align_result_33[5] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_33[7]  (
	.A(exu_shifter_operand[8]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[9]),
	.Y(N_1034)
);
defparam \lsu_align_result_33[7] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_33[8]  (
	.A(exu_shifter_operand[9]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[10]),
	.Y(N_1035)
);
defparam \lsu_align_result_33[8] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_33[9]  (
	.A(exu_shifter_operand[10]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[11]),
	.Y(N_1036)
);
defparam \lsu_align_result_33[9] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_34[8]  (
	.A(exu_shifter_operand[11]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[12]),
	.Y(N_1067)
);
defparam \lsu_align_result_34[8] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_34[9]  (
	.A(exu_shifter_operand[12]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[13]),
	.Y(N_1068)
);
defparam \lsu_align_result_34[9] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_36[8]  (
	.A(exu_shifter_operand[13]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[14]),
	.Y(N_1131)
);
defparam \lsu_align_result_36[8] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_36[9]  (
	.A(exu_shifter_operand[14]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[15]),
	.Y(N_1132)
);
defparam \lsu_align_result_36[9] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_37[8]  (
	.A(exu_shifter_operand[15]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[16]),
	.Y(N_1163)
);
defparam \lsu_align_result_37[8] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_37[9]  (
	.A(exu_shifter_operand[16]),
	.B(exu_shifter_operand[17]),
	.C(exu_shifter_places_Z[0]),
	.Y(N_1164)
);
defparam \lsu_align_result_37[9] .INIT=8'hAC;
// @29:11244
  CFG3 \lsu_align_result_40[8]  (
	.A(exu_shifter_operand[17]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[18]),
	.Y(N_1259)
);
defparam \lsu_align_result_40[8] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_40[9]  (
	.A(exu_shifter_operand[18]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[19]),
	.Y(N_1260)
);
defparam \lsu_align_result_40[9] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_41[8]  (
	.A(exu_shifter_operand[19]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[20]),
	.Y(N_1291)
);
defparam \lsu_align_result_41[8] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_41[9]  (
	.A(exu_shifter_operand[20]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[21]),
	.Y(N_1292)
);
defparam \lsu_align_result_41[9] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_43[8]  (
	.A(exu_shifter_operand[21]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[22]),
	.Y(N_1355)
);
defparam \lsu_align_result_43[8] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_44[9]  (
	.A(exu_shifter_operand[24]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[25]),
	.Y(N_1388)
);
defparam \lsu_align_result_44[9] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_48[9]  (
	.A(exu_shifter_operand[26]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[27]),
	.Y(N_1516)
);
defparam \lsu_align_result_48[9] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_49[8]  (
	.A(exu_shifter_operand[27]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[28]),
	.Y(N_1547)
);
defparam \lsu_align_result_49[8] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_49[9]  (
	.A(exu_shifter_operand[28]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[29]),
	.Y(N_1548)
);
defparam \lsu_align_result_49[9] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_51[8]  (
	.A(exu_shifter_operand[29]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[30]),
	.Y(N_1611)
);
defparam \lsu_align_result_51[8] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_51[9]  (
	.A(exu_shifter_operand[30]),
	.B(exu_shifter_operand[31]),
	.C(exu_shifter_places_Z[0]),
	.Y(N_1612)
);
defparam \lsu_align_result_51[9] .INIT=8'hAC;
// @29:11244
  CFG3 \lsu_align_result_78[23]  (
	.A(N_2076_i),
	.B(N_1706),
	.C(exu_shifter_operand[31]),
	.Y(lsu_align_result_78_Z[23])
);
defparam \lsu_align_result_78[23] .INIT=8'hE4;
// @29:11035
  CFG3 exu_alu_result191_0_a2_1_a2 (
	.A(N_270),
	.B(\slow_mul.un1_alu_op_sel_int_Z ),
	.C(alu_op_sel[4]),
	.Y(exu_alu_result191)
);
defparam exu_alu_result191_0_a2_1_a2.INIT=8'h0E;
// @29:11028
  CFG4 \exu_alu_result_26_m[0]  (
	.A(N_155),
	.B(res_pos_neg_Z),
	.C(N_155_i),
	.D(\div.un17_start_div ),
	.Y(exu_alu_result_26_m_Z[0])
);
defparam \exu_alu_result_26_m[0] .INIT=16'h2E00;
// @29:11244
  CFG3 \lsu_align_result_48[8]  (
	.A(exu_shifter_operand[25]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[26]),
	.Y(N_1515)
);
defparam \lsu_align_result_48[8] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_1[26]  (
	.A(exu_shifter_operand[24]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[25]),
	.Y(N_29)
);
defparam \lsu_align_result_1[26] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_1[20]  (
	.A(exu_shifter_operand[18]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[19]),
	.Y(N_23)
);
defparam \lsu_align_result_1[20] .INIT=8'hE2;
// @29:11423
  CFG3 un6_next_div_divisor (
	.A(\div.un11_start_div_Z ),
	.B(exu_alu_operand1_Z[31]),
	.C(\div.un5_div_result_Z ),
	.Y(un6_next_div_divisor_Z)
);
defparam un6_next_div_divisor.INIT=8'hC8;
// @29:11244
  CFG3 \lsu_align_result_33[6]  (
	.A(exu_shifter_operand[7]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[8]),
	.Y(N_1033)
);
defparam \lsu_align_result_33[6] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_11[15]  (
	.A(exu_shifter_operand[1]),
	.B(exu_shifter_operand[2]),
	.C(exu_shifter_places_Z[0]),
	.Y(N_338)
);
defparam \lsu_align_result_11[15] .INIT=8'hCA;
// @29:11465
  CFG4 div_ack_RNO (
	.A(div_ack_Z),
	.B(exu_op_abort),
	.C(next_div_divisor39_Z),
	.D(update_result_reg),
	.Y(un1_next_div_divisor41_i)
);
defparam div_ack_RNO.INIT=16'h5F5C;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[2]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[2]),
	.D(un23_mulh_mc0[2]),
	.Y(N_1619_2)
);
defparam \exu_alu_operand0_int_4_2[2] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[1]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_operand_pc_RNIJ7VBA_Y[1]),
	.D(exu_alu_operand0_Z[1]),
	.Y(N_1618_2)
);
defparam \exu_alu_operand0_int_4_2[1] .INIT=16'h048C;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[27]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[27]),
	.D(un23_mulh_mc0[27]),
	.Y(N_1644_2)
);
defparam \exu_alu_operand0_int_4_2[27] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[26]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[26]),
	.D(un23_mulh_mc0[26]),
	.Y(N_1643_2)
);
defparam \exu_alu_operand0_int_4_2[26] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[28]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[28]),
	.D(un23_mulh_mc0[28]),
	.Y(N_1645_2)
);
defparam \exu_alu_operand0_int_4_2[28] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[11]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[11]),
	.D(un23_mulh_mc0[11]),
	.Y(N_1628_2)
);
defparam \exu_alu_operand0_int_4_2[11] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[29]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[29]),
	.D(un23_mulh_mc0[29]),
	.Y(N_1646_2)
);
defparam \exu_alu_operand0_int_4_2[29] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[21]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[21]),
	.D(un23_mulh_mc0[21]),
	.Y(N_1638_2)
);
defparam \exu_alu_operand0_int_4_2[21] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[22]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[22]),
	.D(un23_mulh_mc0[22]),
	.Y(N_1639_2)
);
defparam \exu_alu_operand0_int_4_2[22] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[30]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[30]),
	.D(un23_mulh_mc0[30]),
	.Y(N_1647_2)
);
defparam \exu_alu_operand0_int_4_2[30] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[12]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[12]),
	.D(un23_mulh_mc0[12]),
	.Y(N_1629_2)
);
defparam \exu_alu_operand0_int_4_2[12] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[25]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[25]),
	.D(un23_mulh_mc0[25]),
	.Y(N_1642_2)
);
defparam \exu_alu_operand0_int_4_2[25] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[20]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[20]),
	.D(un23_mulh_mc0[20]),
	.Y(N_1637_2)
);
defparam \exu_alu_operand0_int_4_2[20] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[24]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[24]),
	.D(un23_mulh_mc0[24]),
	.Y(N_1641_2)
);
defparam \exu_alu_operand0_int_4_2[24] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[17]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[17]),
	.D(un23_mulh_mc0[17]),
	.Y(N_1634_2)
);
defparam \exu_alu_operand0_int_4_2[17] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[9]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[9]),
	.D(un23_mulh_mc0[9]),
	.Y(N_1626_2)
);
defparam \exu_alu_operand0_int_4_2[9] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[13]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[13]),
	.D(un23_mulh_mc0[13]),
	.Y(N_1630_2)
);
defparam \exu_alu_operand0_int_4_2[13] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[16]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[16]),
	.D(un23_mulh_mc0[16]),
	.Y(N_1633_2)
);
defparam \exu_alu_operand0_int_4_2[16] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[19]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[19]),
	.D(un23_mulh_mc0[19]),
	.Y(N_1636_2)
);
defparam \exu_alu_operand0_int_4_2[19] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[3]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(un23_mulh_mc0[3]),
	.D(exu_alu_operand0_Z[3]),
	.Y(N_1620_2)
);
defparam \exu_alu_operand0_int_4_2[3] .INIT=16'h40C8;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[5]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[5]),
	.D(un23_mulh_mc0[5]),
	.Y(N_1622_2)
);
defparam \exu_alu_operand0_int_4_2[5] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[4]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0[4]),
	.D(un23_mulh_mc0[4]),
	.Y(N_1621_2)
);
defparam \exu_alu_operand0_int_4_2[4] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[18]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[18]),
	.D(un23_mulh_mc0[18]),
	.Y(N_1635_2)
);
defparam \exu_alu_operand0_int_4_2[18] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[10]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[10]),
	.D(un23_mulh_mc0[10]),
	.Y(N_1627_2)
);
defparam \exu_alu_operand0_int_4_2[10] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[6]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[6]),
	.D(un23_mulh_mc0[6]),
	.Y(N_1623_2)
);
defparam \exu_alu_operand0_int_4_2[6] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[7]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[7]),
	.D(un23_mulh_mc0[7]),
	.Y(N_1624_2)
);
defparam \exu_alu_operand0_int_4_2[7] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[14]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(N_176),
	.D(un23_mulh_mc0[14]),
	.Y(N_1631_2)
);
defparam \exu_alu_operand0_int_4_2[14] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[15]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[15]),
	.D(un23_mulh_mc0[15]),
	.Y(N_1632_2)
);
defparam \exu_alu_operand0_int_4_2[15] .INIT=16'h4C08;
// @29:10835
  CFG4 \exu_alu_operand0_int_4_2[8]  (
	.A(un6_exu_alu_result),
	.B(exu_alu_operand0_Z[31]),
	.C(exu_alu_operand0_Z[8]),
	.D(un23_mulh_mc0[8]),
	.Y(N_1625_2)
);
defparam \exu_alu_operand0_int_4_2[8] .INIT=16'h4C08;
// @29:11244
  CFG3 \lsu_align_result_32_1[0]  (
	.A(exu_shifter_operand[0]),
	.B(shifter_unit_op_sel[0]),
	.C(N_2073_i),
	.Y(lsu_align_result_32_1_Z[0])
);
defparam \lsu_align_result_32_1[0] .INIT=8'h80;
// @29:11425
  CFG4 un15_next_res_pos_neg_22 (
	.A(un16_next_div_divisor_1_axb_4),
	.B(un16_next_div_divisor_1_axb_14),
	.C(exu_operand_gpr_rs2_RNIFHCQO_Y[0]),
	.D(exu_alu_operand1_Z[30]),
	.Y(un15_next_res_pos_neg_22_Z)
);
defparam un15_next_res_pos_neg_22.INIT=16'hFF7F;
// @29:11425
  CFG4 un15_next_res_pos_neg_21 (
	.A(exu_alu_operand1_Z[29]),
	.B(exu_alu_operand1_Z[28]),
	.C(exu_alu_operand1_Z[27]),
	.D(exu_alu_operand1_Z[26]),
	.Y(un15_next_res_pos_neg_21_Z)
);
defparam un15_next_res_pos_neg_21.INIT=16'hFFFE;
// @29:11425
  CFG4 un15_next_res_pos_neg_20 (
	.A(exu_alu_operand1_Z[25]),
	.B(exu_alu_operand1_Z[24]),
	.C(exu_alu_operand1_Z[22]),
	.D(exu_alu_operand1_Z[20]),
	.Y(un15_next_res_pos_neg_20_Z)
);
defparam un15_next_res_pos_neg_20.INIT=16'hFFFE;
// @29:11425
  CFG4 un15_next_res_pos_neg_19 (
	.A(exu_alu_operand1_Z[21]),
	.B(exu_alu_operand1_Z[19]),
	.C(exu_alu_operand1_Z[17]),
	.D(exu_alu_operand1_Z[16]),
	.Y(un15_next_res_pos_neg_19_Z)
);
defparam un15_next_res_pos_neg_19.INIT=16'hFFFE;
// @29:11425
  CFG4 un15_next_res_pos_neg_18 (
	.A(exu_alu_operand1_Z[18]),
	.B(exu_alu_operand1_Z[15]),
	.C(exu_alu_operand1_Z[13]),
	.D(exu_alu_operand1_Z[12]),
	.Y(un15_next_res_pos_neg_18_Z)
);
defparam un15_next_res_pos_neg_18.INIT=16'hFFFE;
// @29:11425
  CFG4 un15_next_res_pos_neg_17 (
	.A(exu_alu_operand1_Z[11]),
	.B(exu_alu_operand1_Z[10]),
	.C(exu_alu_operand1_Z[9]),
	.D(exu_alu_operand1_Z[8]),
	.Y(un15_next_res_pos_neg_17_Z)
);
defparam un15_next_res_pos_neg_17.INIT=16'hFFFE;
// @29:11425
  CFG4 un15_next_res_pos_neg_16 (
	.A(exu_alu_operand1_Z[7]),
	.B(exu_alu_operand1_Z[6]),
	.C(exu_alu_operand1_Z[5]),
	.D(exu_alu_operand1_Z[3]),
	.Y(un15_next_res_pos_neg_16_Z)
);
defparam un15_next_res_pos_neg_16.INIT=16'hFFFE;
// @29:11244
  CFG3 \lsu_align_result_63[31]  (
	.A(N_2073_i),
	.B(exu_shifter_operand[31]),
	.C(un174_shifter_result_1_i[5]),
	.Y(N_2018)
);
defparam \lsu_align_result_63[31] .INIT=8'h08;
// @29:11244
  CFG3 \lsu_align_result_1[24]  (
	.A(exu_shifter_operand[22]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[23]),
	.Y(N_27)
);
defparam \lsu_align_result_1[24] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_1[25]  (
	.A(exu_shifter_operand[23]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[24]),
	.Y(N_28)
);
defparam \lsu_align_result_1[25] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_11[17]  (
	.A(exu_shifter_operand[3]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[4]),
	.Y(N_340)
);
defparam \lsu_align_result_11[17] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_11[18]  (
	.A(exu_shifter_operand[4]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[5]),
	.Y(N_341)
);
defparam \lsu_align_result_11[18] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_33[2]  (
	.A(exu_shifter_operand[3]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[4]),
	.Y(N_1029)
);
defparam \lsu_align_result_33[2] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_33[3]  (
	.A(exu_shifter_operand[4]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[5]),
	.Y(N_1030)
);
defparam \lsu_align_result_33[3] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_43[9]  (
	.A(exu_shifter_operand[22]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[23]),
	.Y(N_1356)
);
defparam \lsu_align_result_43[9] .INIT=8'hB8;
// @29:10825
  CFG4 \mul_mp[31]  (
	.A(exu_alu_operand1_RNI90HUVO_S[31]),
	.B(exu_alu_operand1_Z[31]),
	.C(mul_mp_sn_N_6_mux),
	.D(exu_alu_operand0_Z[31]),
	.Y(mul_mp_Z[31])
);
defparam \mul_mp[31] .INIT=16'hAC0C;
// @29:11244
  CFG3 \lsu_align_result_57[6]  (
	.A(exu_shifter_operand[31]),
	.B(exu_shifter_places_Z[0]),
	.C(N_2074_i),
	.Y(N_1801)
);
defparam \lsu_align_result_57[6] .INIT=8'h08;
// @29:11422
  CFG3 \next_div_divisor_5_0[31]  (
	.A(div_ack_Z),
	.B(exu_operand_gpr_rs2_RNIFHCQO_Y[0]),
	.C(div_divisor_Z[32]),
	.Y(next_div_divisor_5[31])
);
defparam \next_div_divisor_5_0[31] .INIT=8'hB1;
// @29:11244
  CFG3 \lsu_align_result_44[8]  (
	.A(exu_shifter_operand[23]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_operand[24]),
	.Y(N_1387)
);
defparam \lsu_align_result_44[8] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_10[9]  (
	.A(exu_shifter_operand[0]),
	.B(exu_shifter_places_Z[0]),
	.C(N_2074_i),
	.Y(N_300)
);
defparam \lsu_align_result_10[9] .INIT=8'h08;
// @29:11244
  CFG3 \un174_shifter_result_1_1.N_2074_i  (
	.A(exu_shifter_places_Z[0]),
	.B(exu_shifter_places_sn_N_2),
	.C(N_1688),
	.Y(N_2074_i)
);
defparam \un174_shifter_result_1_1.N_2074_i .INIT=8'h65;
// @29:10825
  CFG4 \mul_mp_2[1]  (
	.A(exu_operand_immediate_RNI05PKH1_S[1]),
	.B(exu_alu_operand0_Z[1]),
	.C(exu_alu_operand0_Z[31]),
	.D(mul_mp_sn_N_6_mux),
	.Y(mul_mp_2_Z[1])
);
defparam \mul_mp_2[1] .INIT=16'hAC00;
// @29:10825
  CFG4 \mul_mp_2[2]  (
	.A(exu_operand_immediate_RNIJQ5FA2_S[2]),
	.B(exu_alu_operand0_Z[2]),
	.C(exu_alu_operand0_Z[31]),
	.D(mul_mp_sn_N_6_mux),
	.Y(mul_mp_2_Z[2])
);
defparam \mul_mp_2[2] .INIT=16'hAC00;
// @29:10825
  CFG4 \mul_mp_2[10]  (
	.A(exu_operand_immediate_RNI1QCAI8_S[10]),
	.B(exu_alu_operand0_Z[10]),
	.C(exu_alu_operand0_Z[31]),
	.D(mul_mp_sn_N_6_mux),
	.Y(mul_mp_2_Z[10])
);
defparam \mul_mp_2[10] .INIT=16'hAC00;
// @29:10825
  CFG4 \mul_mp_2[6]  (
	.A(exu_operand_immediate_RNIJ5POD5_S[6]),
	.B(exu_alu_operand0_Z[6]),
	.C(exu_alu_operand0_Z[31]),
	.D(mul_mp_sn_N_6_mux),
	.Y(mul_mp_2_Z[6])
);
defparam \mul_mp_2[6] .INIT=16'hAC00;
// @29:10825
  CFG4 \mul_mp_2[5]  (
	.A(exu_operand_immediate_RNIO7CUK4_S[5]),
	.B(exu_alu_operand0_Z[5]),
	.C(exu_alu_operand0_Z[31]),
	.D(mul_mp_sn_N_6_mux),
	.Y(mul_mp_2_Z[5])
);
defparam \mul_mp_2[5] .INIT=16'hAC00;
// @29:10825
  CFG4 \mul_mp_2[16]  (
	.A(exu_operand_immediate_RNIHSOOED_S[16]),
	.B(exu_alu_operand0_Z[16]),
	.C(mul_mp_sn_N_6_mux),
	.D(exu_alu_operand0_Z[31]),
	.Y(mul_mp_2_Z[16])
);
defparam \mul_mp_2[16] .INIT=16'hA0C0;
// @29:10825
  CFG4 \mul_mp_2[7]  (
	.A(exu_operand_immediate_RNIG56J66_S[7]),
	.B(exu_alu_operand0_Z[7]),
	.C(exu_alu_operand0_Z[31]),
	.D(mul_mp_sn_N_6_mux),
	.Y(mul_mp_2_Z[7])
);
defparam \mul_mp_2[7] .INIT=16'hAC00;
// @29:10825
  CFG4 \mul_mp_2[13]  (
	.A(exu_operand_immediate_RNI0IIH0B_S[13]),
	.B(exu_alu_operand0_Z[13]),
	.C(exu_alu_operand0_Z[31]),
	.D(mul_mp_sn_N_6_mux),
	.Y(mul_mp_2_Z[13])
);
defparam \mul_mp_2[13] .INIT=16'hAC00;
// @29:10825
  CFG4 \mul_mp_2[9]  (
	.A(exu_operand_immediate_RNIGB08O7_S[9]),
	.B(exu_alu_operand0_Z[9]),
	.C(exu_alu_operand0_Z[31]),
	.D(mul_mp_sn_N_6_mux),
	.Y(mul_mp_2_Z[9])
);
defparam \mul_mp_2[9] .INIT=16'hAC00;
// @29:10825
  CFG4 \mul_mp_2[4]  (
	.A(exu_operand_immediate_RNIVBV3S3_S[4]),
	.B(exu_alu_operand0[4]),
	.C(exu_alu_operand0_Z[31]),
	.D(mul_mp_sn_N_6_mux),
	.Y(mul_mp_2_Z[4])
);
defparam \mul_mp_2[4] .INIT=16'hAC00;
// @29:10825
  CFG4 \mul_mp_2[20]  (
	.A(exu_operand_immediate_RNI7CE2NG_S[20]),
	.B(exu_alu_operand0_Z[20]),
	.C(mul_mp_sn_N_6_mux),
	.D(exu_alu_operand0_Z[31]),
	.Y(mul_mp_2_Z[20])
);
defparam \mul_mp_2[20] .INIT=16'hA0C0;
// @29:10825
  CFG4 \mul_mp_2[30]  (
	.A(exu_operand_immediate_RNI175RRO_S[30]),
	.B(exu_alu_operand0_Z[30]),
	.C(mul_mp_sn_N_6_mux),
	.D(exu_alu_operand0_Z[31]),
	.Y(mul_mp_2_Z[30])
);
defparam \mul_mp_2[30] .INIT=16'hA0C0;
// @29:10825
  CFG4 \mul_mp_2[23]  (
	.A(exu_operand_immediate_RNICGQ95J_S[23]),
	.B(exu_alu_operand0[23]),
	.C(mul_mp_sn_N_6_mux),
	.D(exu_alu_operand0_Z[31]),
	.Y(mul_mp_2_Z[23])
);
defparam \mul_mp_2[23] .INIT=16'hA0C0;
// @29:10825
  CFG4 \mul_mp_2[22]  (
	.A(exu_operand_immediate_RNIJNB7BI_S[22]),
	.B(exu_alu_operand0_Z[22]),
	.C(mul_mp_sn_N_6_mux),
	.D(exu_alu_operand0_Z[31]),
	.Y(mul_mp_2_Z[22])
);
defparam \mul_mp_2[22] .INIT=16'hA0C0;
// @29:10825
  CFG4 \mul_mp_2[11]  (
	.A(exu_operand_immediate_RNIKAPCC9_S[11]),
	.B(exu_alu_operand0_Z[11]),
	.C(exu_alu_operand0_Z[31]),
	.D(mul_mp_sn_N_6_mux),
	.Y(mul_mp_2_Z[11])
);
defparam \mul_mp_2[11] .INIT=16'hAC00;
// @29:10825
  CFG4 \mul_mp_2[19]  (
	.A(exu_operand_immediate_RNIKPVVSF_S[19]),
	.B(exu_alu_operand0_Z[19]),
	.C(mul_mp_sn_N_6_mux),
	.D(exu_alu_operand0_Z[31]),
	.Y(mul_mp_2_Z[19])
);
defparam \mul_mp_2[19] .INIT=16'hA0C0;
// @29:10825
  CFG4 \mul_mp_2[12]  (
	.A(exu_operand_immediate_RNI9T5F6A_S[12]),
	.B(exu_alu_operand0_Z[12]),
	.C(exu_alu_operand0_Z[31]),
	.D(mul_mp_sn_N_6_mux),
	.Y(mul_mp_2_Z[12])
);
defparam \mul_mp_2[12] .INIT=16'hAC00;
// @29:10825
  CFG4 \mul_mp_2[21]  (
	.A(exu_operand_immediate_RNIS0T4HH_S[21]),
	.B(exu_alu_operand0_Z[21]),
	.C(mul_mp_sn_N_6_mux),
	.D(exu_alu_operand0_Z[31]),
	.Y(mul_mp_2_Z[21])
);
defparam \mul_mp_2[21] .INIT=16'hA0C0;
// @29:10825
  CFG4 \mul_mp_2[29]  (
	.A(exu_operand_immediate_RNICGKO1O_S[29]),
	.B(exu_alu_operand0_Z[29]),
	.C(mul_mp_sn_N_6_mux),
	.D(exu_alu_operand0_Z[31]),
	.Y(mul_mp_2_Z[29])
);
defparam \mul_mp_2[29] .INIT=16'hA0C0;
// @29:10825
  CFG4 \mul_mp_2[3]  (
	.A(exu_operand_immediate_RNI8II933_S[3]),
	.B(exu_alu_operand0_Z[3]),
	.C(exu_alu_operand0_Z[31]),
	.D(mul_mp_sn_N_6_mux),
	.Y(mul_mp_2_Z[3])
);
defparam \mul_mp_2[3] .INIT=16'hAC00;
// @29:10825
  CFG4 \mul_mp_2[17]  (
	.A(exu_operand_immediate_RNIGP5R8E_S[17]),
	.B(exu_alu_operand0_Z[17]),
	.C(mul_mp_sn_N_6_mux),
	.D(exu_alu_operand0_Z[31]),
	.Y(mul_mp_2_Z[17])
);
defparam \mul_mp_2[17] .INIT=16'hA0C0;
// @29:10825
  CFG4 \mul_mp_2[8]  (
	.A(exu_operand_immediate_RNIF7JDV6_S[8]),
	.B(exu_alu_operand0_Z[8]),
	.C(exu_alu_operand0_Z[31]),
	.D(mul_mp_sn_N_6_mux),
	.Y(mul_mp_2_Z[8])
);
defparam \mul_mp_2[8] .INIT=16'hAC00;
// @29:10825
  CFG4 \mul_mp_2[27]  (
	.A(exu_operand_immediate_RNI48MJDM_S[27]),
	.B(exu_alu_operand0_Z[27]),
	.C(mul_mp_sn_N_6_mux),
	.D(exu_alu_operand0_Z[31]),
	.Y(mul_mp_2_Z[27])
);
defparam \mul_mp_2[27] .INIT=16'hA0C0;
// @29:10825
  CFG4 \mul_mp_2[26]  (
	.A(exu_operand_immediate_RNI377HJL_S[26]),
	.B(exu_alu_operand0_Z[26]),
	.C(mul_mp_sn_N_6_mux),
	.D(exu_alu_operand0_Z[31]),
	.Y(mul_mp_2_Z[26])
);
defparam \mul_mp_2[26] .INIT=16'hA0C0;
// @29:10825
  CFG4 \mul_mp_2[18]  (
	.A(exu_operand_immediate_RNIHOIT2F_S[18]),
	.B(exu_alu_operand0_Z[18]),
	.C(mul_mp_sn_N_6_mux),
	.D(exu_alu_operand0_Z[31]),
	.Y(mul_mp_2_Z[18])
);
defparam \mul_mp_2[18] .INIT=16'hA0C0;
// @29:10825
  CFG4 \mul_mp_2[24]  (
	.A(exu_operand_immediate_RNI7B9CVJ_S[24]),
	.B(exu_alu_operand0_Z[24]),
	.C(mul_mp_sn_N_6_mux),
	.D(exu_alu_operand0_Z[31]),
	.Y(mul_mp_2_Z[24])
);
defparam \mul_mp_2[24] .INIT=16'hA0C0;
// @29:10825
  CFG4 \mul_mp_2[15]  (
	.A(exu_operand_immediate_RNIK1CMKC_S[15]),
	.B(exu_alu_operand0_Z[15]),
	.C(exu_alu_operand0_Z[31]),
	.D(mul_mp_sn_N_6_mux),
	.Y(mul_mp_2_Z[15])
);
defparam \mul_mp_2[15] .INIT=16'hAC00;
// @29:10825
  CFG4 \mul_mp_2[25]  (
	.A(exu_operand_immediate_RNI48OEPK_S[25]),
	.B(exu_alu_operand0_Z[25]),
	.C(mul_mp_sn_N_6_mux),
	.D(exu_alu_operand0_Z[31]),
	.Y(mul_mp_2_Z[25])
);
defparam \mul_mp_2[25] .INIT=16'hA0C0;
// @29:10825
  CFG4 \mul_mp_2[28]  (
	.A(exu_operand_immediate_RNI7B5M7N_S[28]),
	.B(exu_alu_operand0_Z[28]),
	.C(mul_mp_sn_N_6_mux),
	.D(exu_alu_operand0_Z[31]),
	.Y(mul_mp_2_Z[28])
);
defparam \mul_mp_2[28] .INIT=16'hA0C0;
// @29:10825
  CFG4 \mul_mp_2[14]  (
	.A(N_176),
	.B(exu_operand_immediate_RNIP8VJQB_S[14]),
	.C(mul_mp_sn_N_6_mux),
	.D(exu_alu_operand0_Z[31]),
	.Y(mul_mp_2_Z[14])
);
defparam \mul_mp_2[14] .INIT=16'hC0A0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[31]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[31]),
	.D(un6_exu_alu_result_s_31_S),
	.Y(exu_alu_result_0_iv_3_Z[31])
);
defparam \exu_alu_result_0_iv_3[31] .INIT=16'hECA0;
// @29:11282
  CFG4 exu_result_valid_iv_0_RNO (
	.A(un1_exu_mux_result27_1_Z),
	.B(mul_div_cnt_Z[5]),
	.C(exu_op_abort),
	.D(\slow_mul.un5_start_slow_mul_Z ),
	.Y(\slow_mul.un1_exu_mux_result_valid_sel_m_1 )
);
defparam exu_result_valid_iv_0_RNO.INIT=16'h5400;
// @29:11051
  CFG4 \exu_alu_result_6[2]  (
	.A(exu_operand_gpr_rs1[2]),
	.B(exu_operand_pc[2]),
	.C(exu_alu_operand1_Z[2]),
	.D(alu_operand0_mux_sel[0]),
	.Y(exu_alu_result_6_Z[2])
);
defparam \exu_alu_result_6[2] .INIT=16'h3C5A;
// @29:11244
  CFG2 \lsu_align_result_35[29]  (
	.A(N_2074_i),
	.B(N_1612),
	.Y(lsu_align_result_85_u_1_1)
);
defparam \lsu_align_result_35[29] .INIT=4'h4;
// @29:11244
  CFG2 \lsu_align_result_3[2]  (
	.A(N_2074_i),
	.B(N_337),
	.Y(N_69)
);
defparam \lsu_align_result_3[2] .INIT=4'h4;
// @29:11420
  CFG4 next_div_divisor39 (
	.A(mul_div_cnt_Z[5]),
	.B(debug_mode),
	.C(start_div_Z),
	.D(exu_op_abort),
	.Y(next_div_divisor39_Z)
);
defparam next_div_divisor39.INIT=16'h0010;
// @29:10866
  CFG3 \div.div_finish  (
	.A(start_div_Z),
	.B(exu_op_abort),
	.C(mul_div_cnt_Z[5]),
	.Y(\div.div_finish_Z )
);
defparam \div.div_finish .INIT=8'hA8;
// @29:11051
  CFG4 \exu_alu_result_6[1]  (
	.A(exu_operand_gpr_rs1[1]),
	.B(exu_operand_pc[1]),
	.C(exu_alu_operand1_Z[1]),
	.D(alu_operand0_mux_sel[0]),
	.Y(exu_alu_result_6_Z[1])
);
defparam \exu_alu_result_6[1] .INIT=16'h3C5A;
// @29:11420
  CFG4 un1_next_dividend_0_sqmuxa (
	.A(div_ack_Z),
	.B(exu_alu_operand0_Z[31]),
	.C(\div.un5_div_result_Z ),
	.D(\div.un11_start_div_Z ),
	.Y(un1_next_dividend_0_sqmuxa_Z)
);
defparam un1_next_dividend_0_sqmuxa.INIT=16'hEEEA;
// @29:11244
  CFG4 \lsu_align_result_7_0_1[31]  (
	.A(exu_shifter_operand[29]),
	.B(exu_shifter_operand[30]),
	.C(N_2074_i),
	.D(exu_shifter_places_Z[0]),
	.Y(N_408_1)
);
defparam \lsu_align_result_7_0_1[31] .INIT=16'h0C0A;
// @29:11244
  CFG4 \lsu_align_result_7_0_1[30]  (
	.A(exu_shifter_operand[28]),
	.B(exu_shifter_operand[29]),
	.C(N_2074_i),
	.D(exu_shifter_places_Z[0]),
	.Y(N_430_1)
);
defparam \lsu_align_result_7_0_1[30] .INIT=16'h0C0A;
// @29:11244
  CFG4 \lsu_align_result_39_0_1[0]  (
	.A(exu_shifter_operand[1]),
	.B(exu_shifter_operand[2]),
	.C(exu_shifter_places_Z[0]),
	.D(N_2074_i),
	.Y(N_401_1)
);
defparam \lsu_align_result_39_0_1[0] .INIT=16'h00AC;
// @29:11244
  CFG4 \lsu_align_result_35_1[1]  (
	.A(exu_shifter_operand[2]),
	.B(exu_shifter_operand[3]),
	.C(N_2074_i),
	.D(exu_shifter_places_Z[0]),
	.Y(N_1092_1)
);
defparam \lsu_align_result_35_1[1] .INIT=16'h0A0C;
// @29:10867
  CFG4 \exu_alu_result_26[2]  (
	.A(res_pos_neg_Z),
	.B(N_1189),
	.C(un1_div_result_11[2]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[2])
);
defparam \exu_alu_result_26[2] .INIT=16'hE466;
// @29:10867
  CFG4 \exu_alu_result_26[9]  (
	.A(res_pos_neg_Z),
	.B(N_1196),
	.C(un1_div_result_11[9]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[9])
);
defparam \exu_alu_result_26[9] .INIT=16'hE466;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[27]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[27]),
	.Y(N_1644_1)
);
defparam \exu_alu_operand0_int_4_1[27] .INIT=4'h4;
// @29:10867
  CFG4 \exu_alu_result_26_i_m2[7]  (
	.A(un1_div_result_10[7]),
	.B(res_pos_neg_Z),
	.C(N_155_i),
	.D(un1_div_result_11[7]),
	.Y(N_180)
);
defparam \exu_alu_result_26_i_m2[7] .INIT=16'hD919;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[26]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[26]),
	.Y(N_1643_1)
);
defparam \exu_alu_operand0_int_4_1[26] .INIT=4'h4;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[28]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[28]),
	.Y(N_1645_1)
);
defparam \exu_alu_operand0_int_4_1[28] .INIT=4'h4;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[11]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[11]),
	.Y(N_1628_1)
);
defparam \exu_alu_operand0_int_4_1[11] .INIT=4'h4;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[29]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[29]),
	.Y(N_1646_1)
);
defparam \exu_alu_operand0_int_4_1[29] .INIT=4'h4;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[21]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[21]),
	.Y(N_1638_1)
);
defparam \exu_alu_operand0_int_4_1[21] .INIT=4'h4;
// @29:10867
  CFG4 \exu_alu_result_26[8]  (
	.A(res_pos_neg_Z),
	.B(N_1195),
	.C(un1_div_result_11[8]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[8])
);
defparam \exu_alu_result_26[8] .INIT=16'hE466;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[22]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[22]),
	.Y(N_1639_1)
);
defparam \exu_alu_operand0_int_4_1[22] .INIT=4'h4;
// @29:10867
  CFG4 \exu_alu_result_26_i_m2[3]  (
	.A(res_pos_neg_Z),
	.B(N_152),
	.C(un1_div_result_11[3]),
	.D(N_155_i),
	.Y(N_187)
);
defparam \exu_alu_result_26_i_m2[3] .INIT=16'hE466;
// @29:10867
  CFG4 \exu_alu_result_26[10]  (
	.A(res_pos_neg_Z),
	.B(N_1197),
	.C(un1_div_result_11[10]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[10])
);
defparam \exu_alu_result_26[10] .INIT=16'hE466;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[30]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[30]),
	.Y(N_1647_1)
);
defparam \exu_alu_operand0_int_4_1[30] .INIT=4'h4;
// @29:10867
  CFG4 \exu_alu_result_26[20]  (
	.A(res_pos_neg_Z),
	.B(N_1207),
	.C(un1_div_result_11[20]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[20])
);
defparam \exu_alu_result_26[20] .INIT=16'hE466;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[12]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[12]),
	.Y(N_1629_1)
);
defparam \exu_alu_operand0_int_4_1[12] .INIT=4'h4;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[25]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[25]),
	.Y(N_1642_1)
);
defparam \exu_alu_operand0_int_4_1[25] .INIT=4'h4;
// @29:10867
  CFG4 \exu_alu_result_26[5]  (
	.A(res_pos_neg_Z),
	.B(N_1192),
	.C(un1_div_result_11[5]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[5])
);
defparam \exu_alu_result_26[5] .INIT=16'hE466;
// @29:10867
  CFG4 \exu_alu_result_26[4]  (
	.A(res_pos_neg_Z),
	.B(N_1191),
	.C(un1_div_result_11[4]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[4])
);
defparam \exu_alu_result_26[4] .INIT=16'hE466;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[20]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[20]),
	.Y(N_1637_1)
);
defparam \exu_alu_operand0_int_4_1[20] .INIT=4'h4;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[24]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[24]),
	.Y(N_1641_1)
);
defparam \exu_alu_operand0_int_4_1[24] .INIT=4'h4;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[17]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[17]),
	.Y(N_1634_1)
);
defparam \exu_alu_operand0_int_4_1[17] .INIT=4'h4;
// @29:10867
  CFG4 \exu_alu_result_26[11]  (
	.A(res_pos_neg_Z),
	.B(N_1198),
	.C(un1_div_result_11[11]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[11])
);
defparam \exu_alu_result_26[11] .INIT=16'hE466;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[9]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[9]),
	.Y(N_1626_1)
);
defparam \exu_alu_operand0_int_4_1[9] .INIT=4'h4;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[13]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[13]),
	.Y(N_1630_1)
);
defparam \exu_alu_operand0_int_4_1[13] .INIT=4'h4;
// @29:10867
  CFG4 \exu_alu_result_26_i_m2[17]  (
	.A(res_pos_neg_Z),
	.B(N_179),
	.C(un1_div_result_11[17]),
	.D(N_155_i),
	.Y(N_181)
);
defparam \exu_alu_result_26_i_m2[17] .INIT=16'hE466;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[16]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[16]),
	.Y(N_1633_1)
);
defparam \exu_alu_operand0_int_4_1[16] .INIT=4'h4;
// @29:10867
  CFG4 \exu_alu_result_26[6]  (
	.A(res_pos_neg_Z),
	.B(N_1193),
	.C(un1_div_result_11[6]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[6])
);
defparam \exu_alu_result_26[6] .INIT=16'hE466;
// @29:10867
  CFG4 \exu_alu_result_26[14]  (
	.A(res_pos_neg_Z),
	.B(N_1201),
	.C(un1_div_result_11[14]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[14])
);
defparam \exu_alu_result_26[14] .INIT=16'hE466;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[19]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[19]),
	.Y(N_1636_1)
);
defparam \exu_alu_operand0_int_4_1[19] .INIT=4'h4;
// @29:10867
  CFG4 \exu_alu_result_26_i_m2[23]  (
	.A(res_pos_neg_Z),
	.B(N_154),
	.C(un1_div_result_11[23]),
	.D(N_155_i),
	.Y(N_185)
);
defparam \exu_alu_result_26_i_m2[23] .INIT=16'hE466;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[3]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[3]),
	.Y(N_1620_1)
);
defparam \exu_alu_operand0_int_4_1[3] .INIT=4'h4;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[5]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[5]),
	.Y(N_1622_1)
);
defparam \exu_alu_operand0_int_4_1[5] .INIT=4'h4;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[4]  (
	.A(exu_alu_operand0_Z[31]),
	.B(un16_next_div_divisor_1_axb_4),
	.Y(N_1621_1)
);
defparam \exu_alu_operand0_int_4_1[4] .INIT=4'h1;
// @29:10867
  CFG4 \exu_alu_result_26[31]  (
	.A(res_pos_neg_Z),
	.B(N_1218),
	.C(un1_div_result_11[31]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[31])
);
defparam \exu_alu_result_26[31] .INIT=16'hE466;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[18]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[18]),
	.Y(N_1635_1)
);
defparam \exu_alu_operand0_int_4_1[18] .INIT=4'h4;
// @29:10867
  CFG4 \exu_alu_result_26_i_m2[19]  (
	.A(res_pos_neg_Z),
	.B(N_153),
	.C(un1_div_result_11[19]),
	.D(N_155_i),
	.Y(N_186)
);
defparam \exu_alu_result_26_i_m2[19] .INIT=16'hE466;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[10]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[10]),
	.Y(N_1627_1)
);
defparam \exu_alu_operand0_int_4_1[10] .INIT=4'h4;
// @29:11392
  CFG4 mul_mp_pmux_1_1_0 (
	.A(un6_exu_alu_result),
	.B(mul_mp_e2_Z),
	.C(mul_div_cnt_Z[5]),
	.D(exu_operand_gpr_rs2_RNIFHCQO_Y[0]),
	.Y(N_1470_1)
);
defparam mul_mp_pmux_1_1_0.INIT=16'h080B;
// @29:10867
  CFG4 \exu_alu_result_26[22]  (
	.A(res_pos_neg_Z),
	.B(N_1209),
	.C(un1_div_result_11[22]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[22])
);
defparam \exu_alu_result_26[22] .INIT=16'hE466;
// @29:10867
  CFG4 \exu_alu_result_26[25]  (
	.A(res_pos_neg_Z),
	.B(N_1212),
	.C(un1_div_result_11[25]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[25])
);
defparam \exu_alu_result_26[25] .INIT=16'hE466;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[6]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[6]),
	.Y(N_1623_1)
);
defparam \exu_alu_operand0_int_4_1[6] .INIT=4'h4;
// @29:10867
  CFG4 \exu_alu_result_26[30]  (
	.A(res_pos_neg_Z),
	.B(N_1217),
	.C(un1_div_result_11[30]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[30])
);
defparam \exu_alu_result_26[30] .INIT=16'hE466;
// @29:10867
  CFG4 \exu_alu_result_26[26]  (
	.A(res_pos_neg_Z),
	.B(N_1213),
	.C(un1_div_result_11[26]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[26])
);
defparam \exu_alu_result_26[26] .INIT=16'hE466;
// @29:10867
  CFG4 \exu_alu_result_26[12]  (
	.A(res_pos_neg_Z),
	.B(N_1199),
	.C(un1_div_result_11[12]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[12])
);
defparam \exu_alu_result_26[12] .INIT=16'hE466;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[7]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[7]),
	.Y(N_1624_1)
);
defparam \exu_alu_operand0_int_4_1[7] .INIT=4'h4;
// @29:10867
  CFG4 \exu_alu_result_26[13]  (
	.A(res_pos_neg_Z),
	.B(N_1200),
	.C(un1_div_result_11[13]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[13])
);
defparam \exu_alu_result_26[13] .INIT=16'hE466;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[14]  (
	.A(exu_alu_operand0_Z[31]),
	.B(un16_next_div_divisor_1_axb_14),
	.Y(N_1631_1)
);
defparam \exu_alu_operand0_int_4_1[14] .INIT=4'h1;
// @29:10867
  CFG4 \exu_alu_result_26[15]  (
	.A(res_pos_neg_Z),
	.B(N_1202),
	.C(un1_div_result_11[15]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[15])
);
defparam \exu_alu_result_26[15] .INIT=16'hE466;
// @29:10867
  CFG4 \exu_alu_result_26[27]  (
	.A(res_pos_neg_Z),
	.B(N_1214),
	.C(un1_div_result_11[27]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[27])
);
defparam \exu_alu_result_26[27] .INIT=16'hE466;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[15]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[15]),
	.Y(N_1632_1)
);
defparam \exu_alu_operand0_int_4_1[15] .INIT=4'h4;
// @29:10867
  CFG4 \exu_alu_result_26[29]  (
	.A(res_pos_neg_Z),
	.B(N_1216),
	.C(un1_div_result_11[29]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[29])
);
defparam \exu_alu_result_26[29] .INIT=16'hE466;
// @29:10867
  CFG4 \exu_alu_result_26[24]  (
	.A(res_pos_neg_Z),
	.B(N_1211),
	.C(un1_div_result_11[24]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[24])
);
defparam \exu_alu_result_26[24] .INIT=16'hE466;
// @29:10867
  CFG4 \exu_alu_result_26[21]  (
	.A(res_pos_neg_Z),
	.B(N_1208),
	.C(un1_div_result_11[21]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[21])
);
defparam \exu_alu_result_26[21] .INIT=16'hE466;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[8]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[8]),
	.Y(N_1625_1)
);
defparam \exu_alu_operand0_int_4_1[8] .INIT=4'h4;
// @29:10867
  CFG4 \exu_alu_result_26[16]  (
	.A(res_pos_neg_Z),
	.B(N_1203),
	.C(un1_div_result_11[16]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[16])
);
defparam \exu_alu_result_26[16] .INIT=16'hE466;
// @29:10867
  CFG4 \exu_alu_result_26[28]  (
	.A(res_pos_neg_Z),
	.B(N_1215),
	.C(un1_div_result_11[28]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[28])
);
defparam \exu_alu_result_26[28] .INIT=16'hE466;
// @29:10867
  CFG4 \exu_alu_result_26[18]  (
	.A(res_pos_neg_Z),
	.B(N_1205),
	.C(un1_div_result_11[18]),
	.D(N_155_i),
	.Y(exu_alu_result_26_Z[18])
);
defparam \exu_alu_result_26[18] .INIT=16'hE466;
// @29:10835
  CFG4 \exu_alu_operand0_int_4[31]  (
	.A(exu_alu_operand0_Z[31]),
	.B(un23_mulh_mc0[31]),
	.C(exu_alu_operand1_Z[31]),
	.D(un6_exu_alu_result),
	.Y(N_1648)
);
defparam \exu_alu_operand0_int_4[31] .INIT=16'h50D8;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[30]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[30]),
	.D(un6_exu_alu_result_cry_30_S),
	.Y(exu_alu_result_0_iv_3_Z[30])
);
defparam \exu_alu_result_0_iv_3[30] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[29]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[29]),
	.D(un6_exu_alu_result_cry_29_S),
	.Y(exu_alu_result_0_iv_3_Z[29])
);
defparam \exu_alu_result_0_iv_3[29] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[28]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[28]),
	.D(un6_exu_alu_result_cry_28_S),
	.Y(exu_alu_result_0_iv_3_Z[28])
);
defparam \exu_alu_result_0_iv_3[28] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[27]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[27]),
	.D(un6_exu_alu_result_cry_27_S),
	.Y(exu_alu_result_0_iv_3_Z[27])
);
defparam \exu_alu_result_0_iv_3[27] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[26]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[26]),
	.D(un6_exu_alu_result_cry_26_S),
	.Y(exu_alu_result_0_iv_3_Z[26])
);
defparam \exu_alu_result_0_iv_3[26] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[25]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[25]),
	.D(un6_exu_alu_result_cry_25_S),
	.Y(exu_alu_result_0_iv_3_Z[25])
);
defparam \exu_alu_result_0_iv_3[25] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[24]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[24]),
	.D(un6_exu_alu_result_cry_24_S),
	.Y(exu_alu_result_0_iv_3_Z[24])
);
defparam \exu_alu_result_0_iv_3[24] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[23]  (
	.A(un6_exu_alu_result_cry_23_S),
	.B(N_169_i),
	.C(exu_alu_result192),
	.D(exu_alu_result193),
	.Y(exu_alu_result_0_iv_3_Z[23])
);
defparam \exu_alu_result_0_iv_3[23] .INIT=16'hB3A0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[22]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[22]),
	.D(un6_exu_alu_result_cry_22_S),
	.Y(exu_alu_result_0_iv_3_Z[22])
);
defparam \exu_alu_result_0_iv_3[22] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[21]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[21]),
	.D(un6_exu_alu_result_cry_21_S),
	.Y(exu_alu_result_0_iv_3_Z[21])
);
defparam \exu_alu_result_0_iv_3[21] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[20]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[20]),
	.D(un6_exu_alu_result_cry_20_S),
	.Y(exu_alu_result_0_iv_3_Z[20])
);
defparam \exu_alu_result_0_iv_3[20] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[19]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[19]),
	.D(un6_exu_alu_result_cry_19_S),
	.Y(exu_alu_result_0_iv_3_Z[19])
);
defparam \exu_alu_result_0_iv_3[19] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[18]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[18]),
	.D(un6_exu_alu_result_cry_18_S),
	.Y(exu_alu_result_0_iv_3_Z[18])
);
defparam \exu_alu_result_0_iv_3[18] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[17]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[17]),
	.D(un6_exu_alu_result_cry_17_S),
	.Y(exu_alu_result_0_iv_3_Z[17])
);
defparam \exu_alu_result_0_iv_3[17] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[16]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[16]),
	.D(un6_exu_alu_result_cry_16_S),
	.Y(exu_alu_result_0_iv_3_Z[16])
);
defparam \exu_alu_result_0_iv_3[16] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[15]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[15]),
	.D(un6_exu_alu_result_cry_15_S),
	.Y(exu_alu_result_0_iv_3_Z[15])
);
defparam \exu_alu_result_0_iv_3[15] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[14]  (
	.A(un6_exu_alu_result_cry_14_S),
	.B(N_167_i),
	.C(exu_alu_result192),
	.D(exu_alu_result193),
	.Y(exu_alu_result_0_iv_3_Z[14])
);
defparam \exu_alu_result_0_iv_3[14] .INIT=16'hB3A0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[13]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[13]),
	.D(un6_exu_alu_result_cry_13_S),
	.Y(exu_alu_result_0_iv_3_Z[13])
);
defparam \exu_alu_result_0_iv_3[13] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[12]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[12]),
	.D(un6_exu_alu_result_cry_12_S),
	.Y(exu_alu_result_0_iv_3_Z[12])
);
defparam \exu_alu_result_0_iv_3[12] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[11]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[11]),
	.D(un6_exu_alu_result_cry_11_S),
	.Y(exu_alu_result_0_iv_3_Z[11])
);
defparam \exu_alu_result_0_iv_3[11] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[10]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[10]),
	.D(un6_exu_alu_result_cry_10_S),
	.Y(exu_alu_result_0_iv_3_Z[10])
);
defparam \exu_alu_result_0_iv_3[10] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[9]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[9]),
	.D(un6_exu_alu_result_cry_9_S),
	.Y(exu_alu_result_0_iv_3_Z[9])
);
defparam \exu_alu_result_0_iv_3[9] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[8]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[8]),
	.D(un6_exu_alu_result_cry_8_S),
	.Y(exu_alu_result_0_iv_3_Z[8])
);
defparam \exu_alu_result_0_iv_3[8] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[7]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[7]),
	.D(un6_exu_alu_result_cry_7_S),
	.Y(exu_alu_result_0_iv_3_Z[7])
);
defparam \exu_alu_result_0_iv_3[7] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[6]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[6]),
	.D(un6_exu_alu_result_cry_6_S),
	.Y(exu_alu_result_0_iv_3_Z[6])
);
defparam \exu_alu_result_0_iv_3[6] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[5]  (
	.A(un6_exu_alu_result_cry_5_S),
	.B(N_148_i),
	.C(exu_alu_result192),
	.D(exu_alu_result193),
	.Y(exu_alu_result_0_iv_3_Z[5])
);
defparam \exu_alu_result_0_iv_3[5] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[4]  (
	.A(un6_exu_alu_result_cry_4_S),
	.B(N_150_i),
	.C(exu_alu_result192),
	.D(exu_alu_result193),
	.Y(exu_alu_result_0_iv_3_Z[4])
);
defparam \exu_alu_result_0_iv_3[4] .INIT=16'hB3A0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[3]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[3]),
	.D(un6_exu_alu_result_cry_3_S),
	.Y(exu_alu_result_0_iv_3_Z[3])
);
defparam \exu_alu_result_0_iv_3[3] .INIT=16'hECA0;
// @29:11028
  CFG4 exu_alu_result_iv_0_0_6_0_m4_0_a3 (
	.A(exu_result_reg[0]),
	.B(un6_exu_alu_result_cry_0_Y),
	.C(exu_alu_result192_0_a2_0_a2_0),
	.D(exu_alu_result194_0_a2_1_a2_0),
	.Y(exu_alu_result_iv_0_0_6_0_N_4)
);
defparam exu_alu_result_iv_0_0_6_0_m4_0_a3.INIT=16'h45CF;
// @29:11244
  CFG3 \lsu_align_result_3[4]  (
	.A(N_337),
	.B(N_2074_i),
	.C(N_339),
	.Y(N_71)
);
defparam \lsu_align_result_3[4] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_3[11]  (
	.A(N_344),
	.B(N_2074_i),
	.C(N_346),
	.Y(N_78)
);
defparam \lsu_align_result_3[11] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_10[31]  (
	.A(N_24),
	.B(N_2074_i),
	.C(N_26),
	.Y(N_322)
);
defparam \lsu_align_result_10[31] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_35[4]  (
	.A(N_1031),
	.B(N_2074_i),
	.C(N_1033),
	.Y(N_1095)
);
defparam \lsu_align_result_35[4] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_35[7]  (
	.A(N_1034),
	.B(N_2074_i),
	.C(N_1036),
	.Y(N_1098)
);
defparam \lsu_align_result_35[7] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_35[8]  (
	.A(N_1035),
	.B(N_2074_i),
	.C(N_1067),
	.Y(N_1099)
);
defparam \lsu_align_result_35[8] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_35[9]  (
	.A(N_1036),
	.B(N_2074_i),
	.C(N_1068),
	.Y(N_1100)
);
defparam \lsu_align_result_35[9] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_35[10]  (
	.A(N_1067),
	.B(N_2074_i),
	.C(N_1131),
	.Y(N_1101)
);
defparam \lsu_align_result_35[10] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_35[11]  (
	.A(N_1068),
	.B(N_2074_i),
	.C(N_1132),
	.Y(N_1102)
);
defparam \lsu_align_result_35[11] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_35[12]  (
	.A(N_1131),
	.B(N_2074_i),
	.C(N_1163),
	.Y(N_1103)
);
defparam \lsu_align_result_35[12] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_35[13]  (
	.A(N_1132),
	.B(N_1164),
	.C(N_2074_i),
	.Y(N_1104)
);
defparam \lsu_align_result_35[13] .INIT=8'hCA;
// @29:11244
  CFG3 \lsu_align_result_35[14]  (
	.A(N_1163),
	.B(N_2074_i),
	.C(N_1259),
	.Y(N_1105)
);
defparam \lsu_align_result_35[14] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_35[15]  (
	.A(N_1164),
	.B(N_1260),
	.C(N_2074_i),
	.Y(N_1106)
);
defparam \lsu_align_result_35[15] .INIT=8'hCA;
// @29:11244
  CFG3 \lsu_align_result_35[16]  (
	.A(N_1259),
	.B(N_1291),
	.C(N_2074_i),
	.Y(N_1107)
);
defparam \lsu_align_result_35[16] .INIT=8'hCA;
// @29:11244
  CFG3 \lsu_align_result_35[25]  (
	.A(N_1516),
	.B(N_2074_i),
	.C(N_1548),
	.Y(N_1116)
);
defparam \lsu_align_result_35[25] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_35[27]  (
	.A(N_1548),
	.B(N_1612),
	.C(N_2074_i),
	.Y(N_1118)
);
defparam \lsu_align_result_35[27] .INIT=8'hCA;
// @29:11244
  CFG4 \lsu_align_result_35[28]  (
	.A(N_1611),
	.B(N_2074_i),
	.C(exu_shifter_operand[31]),
	.D(exu_shifter_places_Z[0]),
	.Y(N_1119)
);
defparam \lsu_align_result_35[28] .INIT=16'hE222;
// @29:11244
  CFG3 \lsu_align_result_39_0[26]  (
	.A(N_1547),
	.B(N_1611),
	.C(N_2074_i),
	.Y(N_828)
);
defparam \lsu_align_result_39_0[26] .INIT=8'hCA;
// @29:11244
  CFG3 \lsu_align_result_39_0[2]  (
	.A(N_1033),
	.B(N_2074_i),
	.C(N_1035),
	.Y(N_648)
);
defparam \lsu_align_result_39_0[2] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_14_0[17]  (
	.A(N_342),
	.B(N_2074_i),
	.C(N_344),
	.Y(N_732)
);
defparam \lsu_align_result_14_0[17] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_14_0[21]  (
	.A(N_346),
	.B(N_2074_i),
	.C(N_348),
	.Y(N_718)
);
defparam \lsu_align_result_14_0[21] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_14_0[23]  (
	.A(N_348),
	.B(N_2074_i),
	.C(N_350),
	.Y(N_697)
);
defparam \lsu_align_result_14_0[23] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_14_0[25]  (
	.A(N_350),
	.B(N_2074_i),
	.C(N_352),
	.Y(N_564)
);
defparam \lsu_align_result_14_0[25] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_14_0[27]  (
	.A(N_352),
	.B(N_2074_i),
	.C(N_354),
	.Y(N_550)
);
defparam \lsu_align_result_14_0[27] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_14_0[29]  (
	.A(N_24),
	.B(N_2074_i),
	.C(N_354),
	.Y(N_536)
);
defparam \lsu_align_result_14_0[29] .INIT=8'hE2;
  CFG4 \lsu_align_result_51_RNIF6J8G[9]  (
	.A(N_1612),
	.B(exu_shifter_operand[31]),
	.C(N_2075_i),
	.D(N_2074_i),
	.Y(N_2888)
);
defparam \lsu_align_result_51_RNIF6J8G[9] .INIT=16'hCCCA;
  CFG4 \lsu_align_result_51_RNIE5J8G[8]  (
	.A(N_1611),
	.B(exu_shifter_operand[31]),
	.C(N_2075_i),
	.D(N_2074_i),
	.Y(N_2887)
);
defparam \lsu_align_result_51_RNIE5J8G[8] .INIT=16'hCCCA;
// @29:11244
  CFG3 \lsu_align_result_39_0[1]  (
	.A(N_1032),
	.B(N_2074_i),
	.C(N_1034),
	.Y(N_655)
);
defparam \lsu_align_result_39_0[1] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_14_0[18]  (
	.A(N_343),
	.B(N_2074_i),
	.C(N_345),
	.Y(N_725)
);
defparam \lsu_align_result_14_0[18] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_14_0[22]  (
	.A(N_347),
	.B(N_2074_i),
	.C(N_349),
	.Y(N_711)
);
defparam \lsu_align_result_14_0[22] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_14_0[20]  (
	.A(N_345),
	.B(N_2074_i),
	.C(N_347),
	.Y(N_704)
);
defparam \lsu_align_result_14_0[20] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_14_0[26]  (
	.A(N_351),
	.B(N_353),
	.C(N_2074_i),
	.Y(N_557)
);
defparam \lsu_align_result_14_0[26] .INIT=8'hAC;
// @29:11244
  CFG3 \lsu_align_result_14_0[24]  (
	.A(N_349),
	.B(N_2074_i),
	.C(N_351),
	.Y(N_515)
);
defparam \lsu_align_result_14_0[24] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_14_0[30]  (
	.A(N_23),
	.B(N_2074_i),
	.C(N_25),
	.Y(N_529)
);
defparam \lsu_align_result_14_0[30] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_14_0[28]  (
	.A(N_23),
	.B(N_353),
	.C(N_2074_i),
	.Y(N_543)
);
defparam \lsu_align_result_14_0[28] .INIT=8'hCA;
// @29:11244
  CFG3 \lsu_align_result_54_1[4]  (
	.A(N_1355),
	.B(N_2075_i),
	.C(N_1515),
	.Y(N_800)
);
defparam \lsu_align_result_54_1[4] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_35[24]  (
	.A(N_1515),
	.B(N_2074_i),
	.C(N_1547),
	.Y(N_1115)
);
defparam \lsu_align_result_35[24] .INIT=8'hE2;
// @29:11260
  CFG4 \un174_shifter_result_1_1.SUM[2]  (
	.A(exu_shifter_places_Z[2]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_places_sn_N_2),
	.D(N_1688),
	.Y(SUM[2])
);
defparam \un174_shifter_result_1_1.SUM[2] .INIT=16'h6566;
// @29:11244
  CFG4 \lsu_align_result_10[11]  (
	.A(N_338),
	.B(N_2074_i),
	.C(exu_shifter_operand[0]),
	.D(exu_shifter_places_Z[0]),
	.Y(N_302)
);
defparam \lsu_align_result_10[11] .INIT=16'hE222;
// @29:10978
  CFG3 \exu_shifter_places[3]  (
	.A(exu_shifter_places_sn_N_2),
	.B(exu_shifter_places_1_Z[3]),
	.C(exu_shifter_places_cnst[3]),
	.Y(exu_shifter_places_Z[3])
);
defparam \exu_shifter_places[3] .INIT=8'hEC;
// @29:11425
  CFG4 un15_next_res_pos_neg_23 (
	.A(un16_next_div_divisor_1_axb_23),
	.B(exu_alu_operand1_Z[1]),
	.C(exu_alu_operand1_Z[2]),
	.D(exu_alu_operand1_Z[31]),
	.Y(un15_next_res_pos_neg_23_Z)
);
defparam un15_next_res_pos_neg_23.INIT=16'hFFFD;
// @29:11244
  CFG3 \lsu_align_result_3[6]  (
	.A(N_339),
	.B(N_2074_i),
	.C(N_341),
	.Y(N_73)
);
defparam \lsu_align_result_3[6] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_3[25]  (
	.A(N_26),
	.B(N_2074_i),
	.C(N_28),
	.Y(N_92)
);
defparam \lsu_align_result_3[25] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_3[26]  (
	.A(N_27),
	.B(N_2074_i),
	.C(N_29),
	.Y(N_93)
);
defparam \lsu_align_result_3[26] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_3[27]  (
	.A(N_28),
	.B(N_2074_i),
	.C(N_30),
	.Y(N_94)
);
defparam \lsu_align_result_3[27] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_35[19]  (
	.A(N_1292),
	.B(N_2074_i),
	.C(N_1356),
	.Y(N_1110)
);
defparam \lsu_align_result_35[19] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_14_0[19]  (
	.A(N_340),
	.B(N_2074_i),
	.C(N_342),
	.Y(N_753)
);
defparam \lsu_align_result_14_0[19] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_14_0[16]  (
	.A(N_341),
	.B(N_2074_i),
	.C(N_343),
	.Y(N_690)
);
defparam \lsu_align_result_14_0[16] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_3[24]  (
	.A(N_25),
	.B(N_2074_i),
	.C(N_27),
	.Y(N_91)
);
defparam \lsu_align_result_3[24] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_3[5]  (
	.A(N_338),
	.B(N_2074_i),
	.C(N_340),
	.Y(N_72)
);
defparam \lsu_align_result_3[5] .INIT=8'hB8;
// @29:10825
  CFG3 \mul_mp[10]  (
	.A(mul_mp_2_Z[10]),
	.B(exu_alu_operand1_Z[10]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[10])
);
defparam \mul_mp[10] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[6]  (
	.A(mul_mp_2_Z[6]),
	.B(exu_alu_operand1_Z[6]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[6])
);
defparam \mul_mp[6] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[5]  (
	.A(mul_mp_2_Z[5]),
	.B(exu_alu_operand1_Z[5]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[5])
);
defparam \mul_mp[5] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[16]  (
	.A(mul_mp_2_Z[16]),
	.B(exu_alu_operand1_Z[16]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[16])
);
defparam \mul_mp[16] .INIT=8'hAE;
// @29:11392
  CFG3 mul_mp_pmux_1 (
	.A(mul_mp_Z[32]),
	.B(N_1470_1),
	.C(mul_div_cnt_Z[5]),
	.Y(N_1470)
);
defparam mul_mp_pmux_1.INIT=8'hEC;
// @29:10825
  CFG3 \mul_mp[7]  (
	.A(mul_mp_2_Z[7]),
	.B(exu_alu_operand1_Z[7]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[7])
);
defparam \mul_mp[7] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[13]  (
	.A(mul_mp_2_Z[13]),
	.B(exu_alu_operand1_Z[13]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[13])
);
defparam \mul_mp[13] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[9]  (
	.A(mul_mp_2_Z[9]),
	.B(exu_alu_operand1_Z[9]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[9])
);
defparam \mul_mp[9] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[4]  (
	.A(mul_mp_2_Z[4]),
	.B(un16_next_div_divisor_1_axb_4),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[4])
);
defparam \mul_mp[4] .INIT=8'hAB;
// @29:10825
  CFG3 \mul_mp[20]  (
	.A(mul_mp_2_Z[20]),
	.B(exu_alu_operand1_Z[20]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[20])
);
defparam \mul_mp[20] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[30]  (
	.A(mul_mp_2_Z[30]),
	.B(exu_alu_operand1_Z[30]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[30])
);
defparam \mul_mp[30] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[23]  (
	.A(mul_mp_2_Z[23]),
	.B(un16_next_div_divisor_1_axb_23),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[23])
);
defparam \mul_mp[23] .INIT=8'hAB;
// @29:10825
  CFG3 \mul_mp[22]  (
	.A(mul_mp_2_Z[22]),
	.B(exu_alu_operand1_Z[22]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[22])
);
defparam \mul_mp[22] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[11]  (
	.A(mul_mp_2_Z[11]),
	.B(exu_alu_operand1_Z[11]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[11])
);
defparam \mul_mp[11] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[19]  (
	.A(mul_mp_2_Z[19]),
	.B(exu_alu_operand1_Z[19]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[19])
);
defparam \mul_mp[19] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[12]  (
	.A(mul_mp_2_Z[12]),
	.B(exu_alu_operand1_Z[12]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[12])
);
defparam \mul_mp[12] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[21]  (
	.A(mul_mp_2_Z[21]),
	.B(exu_alu_operand1_Z[21]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[21])
);
defparam \mul_mp[21] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[29]  (
	.A(mul_mp_2_Z[29]),
	.B(exu_alu_operand1_Z[29]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[29])
);
defparam \mul_mp[29] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[3]  (
	.A(mul_mp_2_Z[3]),
	.B(exu_alu_operand1_Z[3]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[3])
);
defparam \mul_mp[3] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[17]  (
	.A(mul_mp_2_Z[17]),
	.B(exu_alu_operand1_Z[17]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[17])
);
defparam \mul_mp[17] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[8]  (
	.A(mul_mp_2_Z[8]),
	.B(exu_alu_operand1_Z[8]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[8])
);
defparam \mul_mp[8] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[27]  (
	.A(mul_mp_2_Z[27]),
	.B(exu_alu_operand1_Z[27]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[27])
);
defparam \mul_mp[27] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[26]  (
	.A(mul_mp_2_Z[26]),
	.B(exu_alu_operand1_Z[26]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[26])
);
defparam \mul_mp[26] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[18]  (
	.A(mul_mp_2_Z[18]),
	.B(exu_alu_operand1_Z[18]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[18])
);
defparam \mul_mp[18] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[24]  (
	.A(mul_mp_2_Z[24]),
	.B(exu_alu_operand1_Z[24]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[24])
);
defparam \mul_mp[24] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[15]  (
	.A(mul_mp_2_Z[15]),
	.B(exu_alu_operand1_Z[15]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[15])
);
defparam \mul_mp[15] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[25]  (
	.A(mul_mp_2_Z[25]),
	.B(exu_alu_operand1_Z[25]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[25])
);
defparam \mul_mp[25] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[28]  (
	.A(mul_mp_2_Z[28]),
	.B(exu_alu_operand1_Z[28]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[28])
);
defparam \mul_mp[28] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[14]  (
	.A(mul_mp_2_Z[14]),
	.B(un16_next_div_divisor_1_axb_14),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[14])
);
defparam \mul_mp[14] .INIT=8'hAB;
// @29:11425
  CFG4 un15_next_res_pos_neg_28 (
	.A(un15_next_res_pos_neg_19_Z),
	.B(un15_next_res_pos_neg_18_Z),
	.C(un15_next_res_pos_neg_17_Z),
	.D(un15_next_res_pos_neg_16_Z),
	.Y(un15_next_res_pos_neg_28_Z)
);
defparam un15_next_res_pos_neg_28.INIT=16'hFFFE;
// @29:11244
  CFG3 \lsu_align_result_15[1]  (
	.A(N_300),
	.B(N_2076_i),
	.C(N_2075_i),
	.Y(N_452)
);
defparam \lsu_align_result_15[1] .INIT=8'h02;
// @29:11244
  CFG3 \lsu_align_result_47[30]  (
	.A(N_1801),
	.B(N_2076_i),
	.C(N_2075_i),
	.Y(N_1505)
);
defparam \lsu_align_result_47[30] .INIT=8'h02;
// @29:11422
  CFG4 \next_div_divisor_5[62]  (
	.A(exu_alu_operand1_RNI90HUVO_S[31]),
	.B(un6_next_div_divisor_Z),
	.C(div_ack_Z),
	.D(exu_alu_operand1_Z[31]),
	.Y(next_div_divisor_5_Z[62])
);
defparam \next_div_divisor_5[62] .INIT=16'h0B08;
// @29:11244
  CFG2 \lsu_align_result_60[3]  (
	.A(N_1118),
	.B(N_2075_i),
	.Y(N_1894)
);
defparam \lsu_align_result_60[3] .INIT=4'h2;
// @29:11244
  CFG4 \un174_shifter_result_1_1.N_2075_i  (
	.A(exu_shifter_places_Z[2]),
	.B(exu_shifter_places_Z[0]),
	.C(exu_shifter_places_sn_N_2),
	.D(N_1688),
	.Y(N_2075_i)
);
defparam \un174_shifter_result_1_1.N_2075_i .INIT=16'h9A99;
// @29:11244
  CFG4 \lsu_align_result_7_u_1[28]  (
	.A(N_29),
	.B(N_31),
	.C(N_2075_i),
	.D(N_2074_i),
	.Y(N_418_1)
);
defparam \lsu_align_result_7_u_1[28] .INIT=16'h0A0C;
// @29:11244
  CFG4 \lsu_align_result_60_u_2[0]  (
	.A(N_1611),
	.B(exu_shifter_operand[31]),
	.C(N_2075_i),
	.D(N_2074_i),
	.Y(N_770_2)
);
defparam \lsu_align_result_60_u_2[0] .INIT=16'hC0A0;
// @29:11244
  CFG4 \lsu_align_result_28_u_2[31]  (
	.A(N_338),
	.B(exu_shifter_operand[0]),
	.C(N_2075_i),
	.D(N_2074_i),
	.Y(N_679_2)
);
defparam \lsu_align_result_28_u_2[31] .INIT=16'hC0A0;
// @29:11244
  CFG4 \lsu_align_result_7_u_1[29]  (
	.A(N_30),
	.B(N_32),
	.C(N_2075_i),
	.D(N_2074_i),
	.Y(N_490_1)
);
defparam \lsu_align_result_7_u_1[29] .INIT=16'h0A0C;
// @29:11244
  CFG4 \lsu_align_result_46_u_2[5]  (
	.A(N_1260),
	.B(N_1292),
	.C(N_2075_i),
	.D(N_2074_i),
	.Y(N_644_2)
);
defparam \lsu_align_result_46_u_2[5] .INIT=16'hC0A0;
// @29:11244
  CFG4 \lsu_align_result_85_u_2[9]  (
	.A(N_2074_i),
	.B(exu_shifter_operand[31]),
	.C(lsu_align_result_85_u_1_1),
	.D(N_2075_i),
	.Y(N_798_2)
);
defparam \lsu_align_result_85_u_2[9] .INIT=16'hF800;
// @29:11244
  CFG4 \lsu_align_result_46_u_2[6]  (
	.A(N_1291),
	.B(N_1355),
	.C(N_2075_i),
	.D(N_2074_i),
	.Y(N_637_2)
);
defparam \lsu_align_result_46_u_2[6] .INIT=16'hC0A0;
// @29:11244
  CFG4 \lsu_align_result_54_u_2[3]  (
	.A(N_1388),
	.B(N_1516),
	.C(N_2075_i),
	.D(N_2074_i),
	.Y(N_777_2)
);
defparam \lsu_align_result_54_u_2[3] .INIT=16'hC0A0;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[2]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[2]),
	.Y(N_1619_1)
);
defparam \exu_alu_operand0_int_4_1[2] .INIT=4'h4;
// @29:10835
  CFG2 \exu_alu_operand0_int_4_1[1]  (
	.A(exu_alu_operand0_Z[31]),
	.B(exu_alu_operand1_Z[1]),
	.Y(N_1618_1)
);
defparam \exu_alu_operand0_int_4_1[1] .INIT=4'h4;
// @29:11422
  CFG4 \next_div_divisor_5_1[32]  (
	.A(exu_operand_immediate_RNI05PKH1_S[1]),
	.B(div_ack_Z),
	.C(un6_next_div_divisor_Z),
	.D(exu_alu_operand1_Z[1]),
	.Y(next_div_divisor_5_1_Z[32])
);
defparam \next_div_divisor_5_1[32] .INIT=16'h2320;
// @29:11422
  CFG4 \next_div_divisor_5_1[33]  (
	.A(exu_operand_immediate_RNIJQ5FA2_S[2]),
	.B(div_ack_Z),
	.C(un6_next_div_divisor_Z),
	.D(exu_alu_operand1_Z[2]),
	.Y(next_div_divisor_5_1_Z[33])
);
defparam \next_div_divisor_5_1[33] .INIT=16'h2320;
// @29:11422
  CFG4 \next_div_divisor_5_1[41]  (
	.A(exu_operand_immediate_RNI1QCAI8_S[10]),
	.B(div_ack_Z),
	.C(un6_next_div_divisor_Z),
	.D(exu_alu_operand1_Z[10]),
	.Y(next_div_divisor_5_1_Z[41])
);
defparam \next_div_divisor_5_1[41] .INIT=16'h2320;
// @29:11422
  CFG4 \next_div_divisor_5_1[37]  (
	.A(exu_operand_immediate_RNIJ5POD5_S[6]),
	.B(div_ack_Z),
	.C(un6_next_div_divisor_Z),
	.D(exu_alu_operand1_Z[6]),
	.Y(next_div_divisor_5_1_Z[37])
);
defparam \next_div_divisor_5_1[37] .INIT=16'h2320;
// @29:11422
  CFG4 \next_div_divisor_5_1[42]  (
	.A(exu_operand_immediate_RNIKAPCC9_S[11]),
	.B(un6_next_div_divisor_Z),
	.C(div_ack_Z),
	.D(exu_alu_operand1_Z[11]),
	.Y(next_div_divisor_5_1_Z[42])
);
defparam \next_div_divisor_5_1[42] .INIT=16'h0B08;
// @29:11422
  CFG4 \next_div_divisor_5_1[46]  (
	.A(exu_operand_immediate_RNIK1CMKC_S[15]),
	.B(un6_next_div_divisor_Z),
	.C(div_ack_Z),
	.D(exu_alu_operand1_Z[15]),
	.Y(next_div_divisor_5_1_Z[46])
);
defparam \next_div_divisor_5_1[46] .INIT=16'h0B08;
// @29:11422
  CFG4 \next_div_divisor_5_1[57]  (
	.A(exu_operand_immediate_RNI377HJL_S[26]),
	.B(un6_next_div_divisor_Z),
	.C(div_ack_Z),
	.D(exu_alu_operand1_Z[26]),
	.Y(next_div_divisor_5_1_Z[57])
);
defparam \next_div_divisor_5_1[57] .INIT=16'h0B08;
// @29:11422
  CFG4 \next_div_divisor_5_1[39]  (
	.A(exu_operand_immediate_RNIF7JDV6_S[8]),
	.B(div_ack_Z),
	.C(un6_next_div_divisor_Z),
	.D(exu_alu_operand1_Z[8]),
	.Y(next_div_divisor_5_1_Z[39])
);
defparam \next_div_divisor_5_1[39] .INIT=16'h2320;
// @29:11422
  CFG4 \next_div_divisor_5_1[43]  (
	.A(exu_operand_immediate_RNI9T5F6A_S[12]),
	.B(un6_next_div_divisor_Z),
	.C(div_ack_Z),
	.D(exu_alu_operand1_Z[12]),
	.Y(next_div_divisor_5_1_Z[43])
);
defparam \next_div_divisor_5_1[43] .INIT=16'h0B08;
// @29:11422
  CFG4 \next_div_divisor_5_1[49]  (
	.A(exu_operand_immediate_RNIHOIT2F_S[18]),
	.B(un6_next_div_divisor_Z),
	.C(div_ack_Z),
	.D(exu_alu_operand1_Z[18]),
	.Y(next_div_divisor_5_1_Z[49])
);
defparam \next_div_divisor_5_1[49] .INIT=16'h0B08;
// @29:11422
  CFG4 \next_div_divisor_5_1[36]  (
	.A(exu_operand_immediate_RNIO7CUK4_S[5]),
	.B(div_ack_Z),
	.C(un6_next_div_divisor_Z),
	.D(exu_alu_operand1_Z[5]),
	.Y(next_div_divisor_5_1_Z[36])
);
defparam \next_div_divisor_5_1[36] .INIT=16'h2320;
// @29:11422
  CFG4 \next_div_divisor_5_1[47]  (
	.A(exu_operand_immediate_RNIHSOOED_S[16]),
	.B(un6_next_div_divisor_Z),
	.C(div_ack_Z),
	.D(exu_alu_operand1_Z[16]),
	.Y(next_div_divisor_5_1_Z[47])
);
defparam \next_div_divisor_5_1[47] .INIT=16'h0B08;
// @29:11422
  CFG4 \next_div_divisor_5_1[50]  (
	.A(exu_operand_immediate_RNIKPVVSF_S[19]),
	.B(un6_next_div_divisor_Z),
	.C(div_ack_Z),
	.D(exu_alu_operand1_Z[19]),
	.Y(next_div_divisor_5_1_Z[50])
);
defparam \next_div_divisor_5_1[50] .INIT=16'h0B08;
// @29:11422
  CFG4 \next_div_divisor_5_1[40]  (
	.A(exu_operand_immediate_RNIGB08O7_S[9]),
	.B(div_ack_Z),
	.C(un6_next_div_divisor_Z),
	.D(exu_alu_operand1_Z[9]),
	.Y(next_div_divisor_5_1_Z[40])
);
defparam \next_div_divisor_5_1[40] .INIT=16'h2320;
// @29:11422
  CFG4 \next_div_divisor_5_1[44]  (
	.A(exu_operand_immediate_RNI0IIH0B_S[13]),
	.B(un6_next_div_divisor_Z),
	.C(div_ack_Z),
	.D(exu_alu_operand1_Z[13]),
	.Y(next_div_divisor_5_1_Z[44])
);
defparam \next_div_divisor_5_1[44] .INIT=16'h0B08;
// @29:11422
  CFG4 \next_div_divisor_5_1[38]  (
	.A(exu_operand_immediate_RNIG56J66_S[7]),
	.B(div_ack_Z),
	.C(un6_next_div_divisor_Z),
	.D(exu_alu_operand1_Z[7]),
	.Y(next_div_divisor_5_1_Z[38])
);
defparam \next_div_divisor_5_1[38] .INIT=16'h2320;
// @29:11422
  CFG4 \next_div_divisor_5_1[48]  (
	.A(exu_operand_immediate_RNIGP5R8E_S[17]),
	.B(un6_next_div_divisor_Z),
	.C(div_ack_Z),
	.D(exu_alu_operand1_Z[17]),
	.Y(next_div_divisor_5_1_Z[48])
);
defparam \next_div_divisor_5_1[48] .INIT=16'h0B08;
// @29:11422
  CFG4 \next_div_divisor_5_1[53]  (
	.A(exu_operand_immediate_RNIJNB7BI_S[22]),
	.B(un6_next_div_divisor_Z),
	.C(div_ack_Z),
	.D(exu_alu_operand1_Z[22]),
	.Y(next_div_divisor_5_1_Z[53])
);
defparam \next_div_divisor_5_1[53] .INIT=16'h0B08;
// @29:11422
  CFG4 \next_div_divisor_5_1[34]  (
	.A(exu_operand_immediate_RNI8II933_S[3]),
	.B(div_ack_Z),
	.C(un6_next_div_divisor_Z),
	.D(exu_alu_operand1_Z[3]),
	.Y(next_div_divisor_5_1_Z[34])
);
defparam \next_div_divisor_5_1[34] .INIT=16'h2320;
// @29:10978
  CFG3 \exu_shifter_places[4]  (
	.A(exu_shifter_places_1_Z[4]),
	.B(N_389),
	.C(exu_shifter_places_sn_N_2),
	.Y(exu_shifter_places_Z[4])
);
defparam \exu_shifter_places[4] .INIT=8'hBA;
// @29:11422
  CFG4 \next_div_divisor_5_1[52]  (
	.A(exu_operand_immediate_RNIS0T4HH_S[21]),
	.B(un6_next_div_divisor_Z),
	.C(div_ack_Z),
	.D(exu_alu_operand1_Z[21]),
	.Y(next_div_divisor_5_1_Z[52])
);
defparam \next_div_divisor_5_1[52] .INIT=16'h0B08;
// @29:11422
  CFG4 \next_div_divisor_5_1[51]  (
	.A(exu_operand_immediate_RNI7CE2NG_S[20]),
	.B(un6_next_div_divisor_Z),
	.C(div_ack_Z),
	.D(exu_alu_operand1_Z[20]),
	.Y(next_div_divisor_5_1_Z[51])
);
defparam \next_div_divisor_5_1[51] .INIT=16'h0B08;
// @29:11422
  CFG4 \next_div_divisor_5_1[59]  (
	.A(exu_operand_immediate_RNI7B5M7N_S[28]),
	.B(un6_next_div_divisor_Z),
	.C(div_ack_Z),
	.D(exu_alu_operand1_Z[28]),
	.Y(next_div_divisor_5_1_Z[59])
);
defparam \next_div_divisor_5_1[59] .INIT=16'h0B08;
// @29:11422
  CFG4 \next_div_divisor_5_1[58]  (
	.A(exu_operand_immediate_RNI48MJDM_S[27]),
	.B(un6_next_div_divisor_Z),
	.C(div_ack_Z),
	.D(exu_alu_operand1_Z[27]),
	.Y(next_div_divisor_5_1_Z[58])
);
defparam \next_div_divisor_5_1[58] .INIT=16'h0B08;
// @29:11422
  CFG4 \next_div_divisor_5_1[55]  (
	.A(exu_operand_immediate_RNI7B9CVJ_S[24]),
	.B(un6_next_div_divisor_Z),
	.C(div_ack_Z),
	.D(exu_alu_operand1_Z[24]),
	.Y(next_div_divisor_5_1_Z[55])
);
defparam \next_div_divisor_5_1[55] .INIT=16'h0B08;
// @29:11422
  CFG4 \next_div_divisor_5_1[61]  (
	.A(exu_operand_immediate_RNI175RRO_S[30]),
	.B(un6_next_div_divisor_Z),
	.C(div_ack_Z),
	.D(exu_alu_operand1_Z[30]),
	.Y(next_div_divisor_5_1_Z[61])
);
defparam \next_div_divisor_5_1[61] .INIT=16'h0B08;
// @29:11422
  CFG4 \next_div_divisor_5_1[60]  (
	.A(exu_operand_immediate_RNICGKO1O_S[29]),
	.B(un6_next_div_divisor_Z),
	.C(div_ack_Z),
	.D(exu_alu_operand1_Z[29]),
	.Y(next_div_divisor_5_1_Z[60])
);
defparam \next_div_divisor_5_1[60] .INIT=16'h0B08;
// @29:11422
  CFG4 \next_div_divisor_5_1[56]  (
	.A(exu_operand_immediate_RNI48OEPK_S[25]),
	.B(un6_next_div_divisor_Z),
	.C(div_ack_Z),
	.D(exu_alu_operand1_Z[25]),
	.Y(next_div_divisor_5_1_Z[56])
);
defparam \next_div_divisor_5_1[56] .INIT=16'h0B08;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[2]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[2]),
	.D(un6_exu_alu_result_cry_2_S),
	.Y(exu_alu_result_0_iv_3_Z[2])
);
defparam \exu_alu_result_0_iv_3[2] .INIT=16'hECA0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_3[1]  (
	.A(exu_alu_result193),
	.B(exu_alu_result192),
	.C(exu_alu_result_6_Z[1]),
	.D(un6_exu_alu_result_cry_1_S),
	.Y(exu_alu_result_0_iv_3_Z[1])
);
defparam \exu_alu_result_0_iv_3[1] .INIT=16'hECA0;
// @29:11282
  CFG4 exu_result_valid_iv_0 (
	.A(exu_mux_result34_Z),
	.B(acu_result_valid),
	.C(start_slow_mul),
	.D(\slow_mul.un1_exu_mux_result_valid_sel_m_1 ),
	.Y(exu_result_valid_iv_0_Z)
);
defparam exu_result_valid_iv_0.INIT=16'hF888;
// @29:11422
  CFG4 \next_div_divisor_5_0_0[35]  (
	.A(un16_next_div_divisor_1_axb_4),
	.B(un6_next_div_divisor_Z),
	.C(div_divisor_Z[36]),
	.D(div_ack_Z),
	.Y(next_div_divisor_5_0_0_Z[35])
);
defparam \next_div_divisor_5_0_0[35] .INIT=16'hF011;
// @29:11422
  CFG4 \next_div_divisor_5_0_0[45]  (
	.A(exu_operand_immediate_RNIP8VJQB_S[14]),
	.B(un6_next_div_divisor_Z),
	.C(div_divisor_Z[46]),
	.D(div_ack_Z),
	.Y(next_div_divisor_5_0_0_Z[45])
);
defparam \next_div_divisor_5_0_0[45] .INIT=16'hF088;
// @29:11422
  CFG4 \next_div_divisor_5_0_0[54]  (
	.A(un16_next_div_divisor_1_axb_23),
	.B(un6_next_div_divisor_Z),
	.C(div_divisor_Z[55]),
	.D(div_ack_Z),
	.Y(next_div_divisor_5_0_0_Z[54])
);
defparam \next_div_divisor_5_0_0[54] .INIT=16'hF011;
// @29:11244
  CFG3 \lsu_align_result_78[28]  (
	.A(N_2887),
	.B(N_2076_i),
	.C(exu_shifter_operand[31]),
	.Y(N_2495)
);
defparam \lsu_align_result_78[28] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_78[29]  (
	.A(N_2888),
	.B(N_2076_i),
	.C(exu_shifter_operand[31]),
	.Y(N_2496)
);
defparam \lsu_align_result_78[29] .INIT=8'hE2;
// @29:10835
  CFG3 \exu_alu_operand0_int[31]  (
	.A(N_1648),
	.B(exu_alu_operand0_int_sn_N_10_mux),
	.C(exu_alu_operand0_Z[31]),
	.Y(exu_alu_operand0_int_Z[31])
);
defparam \exu_alu_operand0_int[31] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_39_u[26]  (
	.A(N_2075_i),
	.B(N_1801),
	.C(N_828),
	.Y(N_831)
);
defparam \lsu_align_result_39_u[26] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_91_u[2]  (
	.A(N_2075_i),
	.B(N_828),
	.C(exu_shifter_operand[31]),
	.Y(N_791)
);
defparam \lsu_align_result_91_u[2] .INIT=8'hE4;
// @29:11244
  CFG3 \lsu_align_result_54_u[9]  (
	.A(lsu_align_result_85_u_1_1),
	.B(N_2075_i),
	.C(N_1116),
	.Y(N_838)
);
defparam \lsu_align_result_54_u[9] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_46_u[2]  (
	.A(N_2075_i),
	.B(N_1105),
	.C(N_1101),
	.Y(N_665)
);
defparam \lsu_align_result_46_u[2] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_47[29]  (
	.A(lsu_align_result_85_u_1_1),
	.B(N_2076_i),
	.C(N_2075_i),
	.Y(N_1504)
);
defparam \lsu_align_result_47[29] .INIT=8'h02;
// @29:11244
  CFG3 \lsu_align_result_54_u[8]  (
	.A(N_1119),
	.B(N_2075_i),
	.C(N_1115),
	.Y(N_784)
);
defparam \lsu_align_result_54_u[8] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_14_u[21]  (
	.A(N_2075_i),
	.B(N_732),
	.C(N_718),
	.Y(N_721)
);
defparam \lsu_align_result_14_u[21] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_14_u[23]  (
	.A(N_2075_i),
	.B(N_697),
	.C(N_78),
	.Y(N_700)
);
defparam \lsu_align_result_14_u[23] .INIT=8'hE4;
// @29:11244
  CFG3 \lsu_align_result_39_u[8]  (
	.A(N_2075_i),
	.B(N_1103),
	.C(N_1099),
	.Y(N_623)
);
defparam \lsu_align_result_39_u[8] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_46_u[4]  (
	.A(N_1107),
	.B(N_2075_i),
	.C(N_1103),
	.Y(N_609)
);
defparam \lsu_align_result_46_u[4] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_14_u[25]  (
	.A(N_2075_i),
	.B(N_718),
	.C(N_564),
	.Y(N_567)
);
defparam \lsu_align_result_14_u[25] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_14_u[27]  (
	.A(N_2075_i),
	.B(N_697),
	.C(N_550),
	.Y(N_553)
);
defparam \lsu_align_result_14_u[27] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_14_u[29]  (
	.A(N_2075_i),
	.B(N_564),
	.C(N_536),
	.Y(N_539)
);
defparam \lsu_align_result_14_u[29] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_14_u[31]  (
	.A(N_2075_i),
	.B(N_550),
	.C(N_322),
	.Y(N_525)
);
defparam \lsu_align_result_14_u[31] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_15[2]  (
	.A(N_69),
	.B(N_2076_i),
	.C(N_2075_i),
	.Y(N_453)
);
defparam \lsu_align_result_15[2] .INIT=8'h02;
// @29:11244
  CFG3 \lsu_align_result_39_u[9]  (
	.A(N_1104),
	.B(N_2075_i),
	.C(N_1100),
	.Y(N_672)
);
defparam \lsu_align_result_39_u[9] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_46_u[3]  (
	.A(N_1106),
	.B(N_2075_i),
	.C(N_1102),
	.Y(N_616)
);
defparam \lsu_align_result_46_u[3] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_14_u[22]  (
	.A(N_2075_i),
	.B(N_725),
	.C(N_711),
	.Y(N_714)
);
defparam \lsu_align_result_14_u[22] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_14_u[26]  (
	.A(N_2075_i),
	.B(N_711),
	.C(N_557),
	.Y(N_560)
);
defparam \lsu_align_result_14_u[26] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_14_u[28]  (
	.A(N_543),
	.B(N_2075_i),
	.C(N_515),
	.Y(N_546)
);
defparam \lsu_align_result_14_u[28] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_14_u[30]  (
	.A(N_557),
	.B(N_2075_i),
	.C(N_529),
	.Y(N_532)
);
defparam \lsu_align_result_14_u[30] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_14_u[24]  (
	.A(N_2075_i),
	.B(N_704),
	.C(N_515),
	.Y(N_518)
);
defparam \lsu_align_result_14_u[24] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_91_u[3]  (
	.A(N_2075_i),
	.B(N_1118),
	.C(exu_shifter_operand[31]),
	.Y(N_763)
);
defparam \lsu_align_result_91_u[3] .INIT=8'hE4;
// @29:11282
  CFG4 exu_result_valid_iv_RNO (
	.A(N_202),
	.B(un1_exu_alu_result212_3_i_0_0_Z),
	.C(alu_op_sel[3]),
	.D(\slow_mul.un1_alu_op_sel_int_Z ),
	.Y(N_2264_i)
);
defparam exu_result_valid_iv_RNO.INIT=16'h1101;
// @29:11244
  CFG4 \lsu_align_result_39_u_1[2]  (
	.A(N_1029),
	.B(N_1031),
	.C(N_2075_i),
	.D(N_2074_i),
	.Y(N_651_1)
);
defparam \lsu_align_result_39_u_1[2] .INIT=16'h0C0A;
// @29:11244
  CFG4 \lsu_align_result_46_u_2[8]  (
	.A(N_1355),
	.B(N_1387),
	.C(N_2074_i),
	.D(N_2075_i),
	.Y(N_686_2)
);
defparam \lsu_align_result_46_u_2[8] .INIT=16'hCA00;
// @29:11244
  CFG4 \lsu_align_result_54_u_1[5]  (
	.A(N_1356),
	.B(N_1388),
	.C(N_2074_i),
	.D(N_2075_i),
	.Y(N_818_1)
);
defparam \lsu_align_result_54_u_1[5] .INIT=16'h00CA;
// @29:11244
  CFG4 \lsu_align_result_54_u_1[6]  (
	.A(N_1387),
	.B(N_1515),
	.C(N_2075_i),
	.D(N_2074_i),
	.Y(N_811_1)
);
defparam \lsu_align_result_54_u_1[6] .INIT=16'h0C0A;
// @29:11244
  CFG4 \lsu_align_result_39_u_1[3]  (
	.A(N_1030),
	.B(N_1032),
	.C(N_2075_i),
	.D(N_2074_i),
	.Y(N_581_1)
);
defparam \lsu_align_result_39_u_1[3] .INIT=16'h0C0A;
// @29:11244
  CFG4 \lsu_align_result_54_3_2[4]  (
	.A(N_1387),
	.B(N_1547),
	.C(N_2075_i),
	.D(N_2074_i),
	.Y(N_1703_2)
);
defparam \lsu_align_result_54_3_2[4] .INIT=16'hCA00;
// @29:11244
  CFG4 \lsu_align_result_54_3_1[2]  (
	.A(N_1291),
	.B(N_1387),
	.C(N_2074_i),
	.D(N_2075_i),
	.Y(N_1701_1)
);
defparam \lsu_align_result_54_3_1[2] .INIT=16'h0C0A;
// @29:11244
  CFG4 \lsu_align_result_96_2[31]  (
	.A(shifter_unit_op_sel[1]),
	.B(exu_shifter_operand[31]),
	.C(N_2018),
	.D(shifter_unit_op_sel[0]),
	.Y(lsu_align_result_2[31])
);
defparam \lsu_align_result_96_2[31] .INIT=16'h88A0;
// @29:11244
  CFG4 \lsu_align_result_95_2[16]  (
	.A(shifter_unit_op_sel[0]),
	.B(exu_shifter_operand[31]),
	.C(lsu_align_result_95_2_1_1),
	.D(un174_shifter_result_1_i[5]),
	.Y(N_908)
);
defparam \lsu_align_result_95_2[16] .INIT=16'hF8F0;
// @29:11244
  CFG4 \lsu_align_result_95_2[15]  (
	.A(shifter_unit_op_sel[0]),
	.B(exu_shifter_operand[31]),
	.C(lsu_align_result_95_2_5_1),
	.D(un174_shifter_result_1_i[5]),
	.Y(N_905)
);
defparam \lsu_align_result_95_2[15] .INIT=16'hF8F0;
// @29:10978
  CFG3 exu_shifter_places_valid_u (
	.A(N_1716),
	.B(exu_shifter_places_valid_1),
	.C(exu_shifter_places_sn_N_2),
	.Y(exu_shifter_places_valid)
);
defparam exu_shifter_places_valid_u.INIT=8'hEC;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[31]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[63]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[31]),
	.Y(exu_alu_result_0_iv_0_Z[31])
);
defparam \exu_alu_result_0_iv_0[31] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[30]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[62]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[30]),
	.Y(exu_alu_result_0_iv_0_Z[30])
);
defparam \exu_alu_result_0_iv_0[30] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[29]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[61]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[29]),
	.Y(exu_alu_result_0_iv_0_Z[29])
);
defparam \exu_alu_result_0_iv_0[29] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[28]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[60]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[28]),
	.Y(exu_alu_result_0_iv_0_Z[28])
);
defparam \exu_alu_result_0_iv_0[28] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[27]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[59]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[27]),
	.Y(exu_alu_result_0_iv_0_Z[27])
);
defparam \exu_alu_result_0_iv_0[27] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[26]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[58]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[26]),
	.Y(exu_alu_result_0_iv_0_Z[26])
);
defparam \exu_alu_result_0_iv_0[26] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[25]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[57]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[25]),
	.Y(exu_alu_result_0_iv_0_Z[25])
);
defparam \exu_alu_result_0_iv_0[25] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[24]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[56]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[24]),
	.Y(exu_alu_result_0_iv_0_Z[24])
);
defparam \exu_alu_result_0_iv_0[24] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[23]  (
	.A(N_185),
	.B(un3_alu_op_sel_int_2),
	.C(exu_result_reg_int_Z[55]),
	.D(\div.un17_start_div ),
	.Y(exu_alu_result_0_iv_0_Z[23])
);
defparam \exu_alu_result_0_iv_0[23] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[22]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[54]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[22]),
	.Y(exu_alu_result_0_iv_0_Z[22])
);
defparam \exu_alu_result_0_iv_0[22] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[21]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[53]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[21]),
	.Y(exu_alu_result_0_iv_0_Z[21])
);
defparam \exu_alu_result_0_iv_0[21] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[20]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[52]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[20]),
	.Y(exu_alu_result_0_iv_0_Z[20])
);
defparam \exu_alu_result_0_iv_0[20] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[19]  (
	.A(N_186),
	.B(un3_alu_op_sel_int_2),
	.C(exu_result_reg_int_Z[51]),
	.D(\div.un17_start_div ),
	.Y(exu_alu_result_0_iv_0_Z[19])
);
defparam \exu_alu_result_0_iv_0[19] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[18]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[50]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[18]),
	.Y(exu_alu_result_0_iv_0_Z[18])
);
defparam \exu_alu_result_0_iv_0[18] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[17]  (
	.A(N_181),
	.B(un3_alu_op_sel_int_2),
	.C(exu_result_reg_int_Z[49]),
	.D(\div.un17_start_div ),
	.Y(exu_alu_result_0_iv_0_Z[17])
);
defparam \exu_alu_result_0_iv_0[17] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[16]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[48]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[16]),
	.Y(exu_alu_result_0_iv_0_Z[16])
);
defparam \exu_alu_result_0_iv_0[16] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[15]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[47]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[15]),
	.Y(exu_alu_result_0_iv_0_Z[15])
);
defparam \exu_alu_result_0_iv_0[15] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[14]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[46]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[14]),
	.Y(exu_alu_result_0_iv_0_Z[14])
);
defparam \exu_alu_result_0_iv_0[14] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[13]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[45]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[13]),
	.Y(exu_alu_result_0_iv_0_Z[13])
);
defparam \exu_alu_result_0_iv_0[13] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[12]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[44]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[12]),
	.Y(exu_alu_result_0_iv_0_Z[12])
);
defparam \exu_alu_result_0_iv_0[12] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[11]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[43]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[11]),
	.Y(exu_alu_result_0_iv_0_Z[11])
);
defparam \exu_alu_result_0_iv_0[11] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[10]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[42]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[10]),
	.Y(exu_alu_result_0_iv_0_Z[10])
);
defparam \exu_alu_result_0_iv_0[10] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[9]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[41]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[9]),
	.Y(exu_alu_result_0_iv_0_Z[9])
);
defparam \exu_alu_result_0_iv_0[9] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[8]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[40]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[8]),
	.Y(exu_alu_result_0_iv_0_Z[8])
);
defparam \exu_alu_result_0_iv_0[8] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[7]  (
	.A(N_180),
	.B(un3_alu_op_sel_int_2),
	.C(exu_result_reg_int_Z[39]),
	.D(\div.un17_start_div ),
	.Y(exu_alu_result_0_iv_0_Z[7])
);
defparam \exu_alu_result_0_iv_0[7] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[6]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[38]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[6]),
	.Y(exu_alu_result_0_iv_0_Z[6])
);
defparam \exu_alu_result_0_iv_0[6] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[5]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[37]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[5]),
	.Y(exu_alu_result_0_iv_0_Z[5])
);
defparam \exu_alu_result_0_iv_0[5] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[4]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[36]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[4]),
	.Y(exu_alu_result_0_iv_0_Z[4])
);
defparam \exu_alu_result_0_iv_0[4] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[3]  (
	.A(N_187),
	.B(un3_alu_op_sel_int_2),
	.C(exu_result_reg_int_Z[35]),
	.D(\div.un17_start_div ),
	.Y(exu_alu_result_0_iv_0_Z[3])
);
defparam \exu_alu_result_0_iv_0[3] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[2]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[34]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[2]),
	.Y(exu_alu_result_0_iv_0_Z[2])
);
defparam \exu_alu_result_0_iv_0[2] .INIT=16'hEAC0;
// @29:11028
  CFG4 \exu_alu_result_0_iv_0[1]  (
	.A(\div.un17_start_div ),
	.B(exu_result_reg_int_Z[33]),
	.C(un3_alu_op_sel_int_2),
	.D(exu_alu_result_26_Z[1]),
	.Y(exu_alu_result_0_iv_0_Z[1])
);
defparam \exu_alu_result_0_iv_0[1] .INIT=16'hEAC0;
// @29:11244
  CFG3 \lsu_align_result_14[14]  (
	.A(N_2075_i),
	.B(N_73),
	.C(N_69),
	.Y(N_433)
);
defparam \lsu_align_result_14[14] .INIT=8'hE4;
// @29:11244
  CFG3 \lsu_align_result_14_u[19]  (
	.A(N_753),
	.B(N_2075_i),
	.C(N_78),
	.Y(N_756)
);
defparam \lsu_align_result_14_u[19] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_15[3]  (
	.A(N_302),
	.B(N_2076_i),
	.C(N_2075_i),
	.Y(N_454)
);
defparam \lsu_align_result_15[3] .INIT=8'h02;
// @29:11244
  CFG3 \lsu_align_result_47[28]  (
	.A(N_1119),
	.B(N_2076_i),
	.C(N_2075_i),
	.Y(N_1503)
);
defparam \lsu_align_result_47[28] .INIT=8'h02;
// @29:11244
  CFG3 \lsu_align_result_46_u[7]  (
	.A(N_2075_i),
	.B(N_1110),
	.C(N_1106),
	.Y(N_630)
);
defparam \lsu_align_result_46_u[7] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_14_u[18]  (
	.A(N_2075_i),
	.B(N_725),
	.C(N_73),
	.Y(N_728)
);
defparam \lsu_align_result_14_u[18] .INIT=8'hE4;
// @29:11244
  CFG3 \lsu_align_result_14_u[20]  (
	.A(N_2075_i),
	.B(N_704),
	.C(N_690),
	.Y(N_707)
);
defparam \lsu_align_result_14_u[20] .INIT=8'hE4;
// @29:11244
  CFG3 \lsu_align_result_14_u[16]  (
	.A(N_2075_i),
	.B(N_690),
	.C(N_71),
	.Y(N_693)
);
defparam \lsu_align_result_14_u[16] .INIT=8'hE4;
// @29:11244
  CFG3 \lsu_align_result_15[4]  (
	.A(N_71),
	.B(N_2076_i),
	.C(N_2075_i),
	.Y(N_455)
);
defparam \lsu_align_result_15[4] .INIT=8'h02;
// @29:11244
  CFG2 \lsu_align_result_47[27]  (
	.A(N_2076_i),
	.B(N_1894),
	.Y(N_1502)
);
defparam \lsu_align_result_47[27] .INIT=4'h4;
// @29:11244
  CFG3 \lsu_align_result_14_u[17]  (
	.A(N_2075_i),
	.B(N_732),
	.C(N_72),
	.Y(N_735)
);
defparam \lsu_align_result_14_u[17] .INIT=8'hE4;
// @29:11244
  CFG3 \lsu_align_result_7_u[7]  (
	.A(N_2075_i),
	.B(N_753),
	.C(N_302),
	.Y(N_742)
);
defparam \lsu_align_result_7_u[7] .INIT=8'hE4;
// @29:11244
  CFG3 \lsu_align_result_14[13]  (
	.A(N_300),
	.B(N_2075_i),
	.C(N_72),
	.Y(N_432)
);
defparam \lsu_align_result_14[13] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_7_0[31]  (
	.A(N_408_1),
	.B(N_32),
	.C(N_2074_i),
	.Y(N_408)
);
defparam \lsu_align_result_7_0[31] .INIT=8'hEA;
// @29:11244
  CFG3 \lsu_align_result_7_0[30]  (
	.A(N_430_1),
	.B(N_31),
	.C(N_2074_i),
	.Y(N_430)
);
defparam \lsu_align_result_7_0[30] .INIT=8'hEA;
// @29:10825
  CFG3 \mul_mp[1]  (
	.A(mul_mp_2_Z[1]),
	.B(exu_alu_operand1_Z[1]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[1])
);
defparam \mul_mp[1] .INIT=8'hAE;
// @29:10825
  CFG3 \mul_mp[2]  (
	.A(mul_mp_2_Z[2]),
	.B(exu_alu_operand1_Z[2]),
	.C(mul_mp_sn_N_6_mux),
	.Y(mul_mp_Z[2])
);
defparam \mul_mp[2] .INIT=8'hAE;
// @29:11422
  CFG3 \next_div_divisor_5[32]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[32]),
	.C(div_divisor_Z[33]),
	.Y(next_div_divisor_5_Z[32])
);
defparam \next_div_divisor_5[32] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[33]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[33]),
	.C(div_divisor_Z[34]),
	.Y(next_div_divisor_5_Z[33])
);
defparam \next_div_divisor_5[33] .INIT=8'hEC;
// @29:11420
  CFG4 \next_dividend[7]  (
	.A(exu_alu_operand0_Z[7]),
	.B(dividend_Z[7]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[7])
);
defparam \next_dividend[7] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[9]  (
	.A(exu_alu_operand0_Z[9]),
	.B(dividend_Z[9]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[9])
);
defparam \next_dividend[9] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[19]  (
	.A(exu_alu_operand0_Z[19]),
	.B(dividend_Z[19]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[19])
);
defparam \next_dividend[19] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[13]  (
	.A(exu_alu_operand0_Z[13]),
	.B(dividend_Z[13]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[13])
);
defparam \next_dividend[13] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[15]  (
	.A(exu_alu_operand0_Z[15]),
	.B(dividend_Z[15]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[15])
);
defparam \next_dividend[15] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[5]  (
	.A(exu_alu_operand0_Z[5]),
	.B(dividend_Z[5]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[5])
);
defparam \next_dividend[5] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[8]  (
	.A(exu_alu_operand0_Z[8]),
	.B(dividend_Z[8]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[8])
);
defparam \next_dividend[8] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[6]  (
	.A(exu_alu_operand0_Z[6]),
	.B(dividend_Z[6]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[6])
);
defparam \next_dividend[6] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[14]  (
	.A(dividend_Z[14]),
	.B(N_176),
	.C(un1_next_dividend_0_sqmuxa_Z),
	.D(next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[14])
);
defparam \next_dividend[14] .INIT=16'h3CAC;
// @29:11420
  CFG4 \next_dividend[16]  (
	.A(exu_alu_operand0_Z[16]),
	.B(dividend_Z[16]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[16])
);
defparam \next_dividend[16] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[21]  (
	.A(exu_alu_operand0_Z[21]),
	.B(dividend_Z[21]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[21])
);
defparam \next_dividend[21] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[17]  (
	.A(exu_alu_operand0_Z[17]),
	.B(dividend_Z[17]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[17])
);
defparam \next_dividend[17] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[25]  (
	.A(exu_alu_operand0_Z[25]),
	.B(dividend_Z[25]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[25])
);
defparam \next_dividend[25] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[11]  (
	.A(exu_alu_operand0_Z[11]),
	.B(dividend_Z[11]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[11])
);
defparam \next_dividend[11] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[20]  (
	.A(exu_alu_operand0_Z[20]),
	.B(dividend_Z[20]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[20])
);
defparam \next_dividend[20] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[0]  (
	.A(un1_next_dividend_0_sqmuxa_Z),
	.B(next_dividend_0_sqmuxa_Z),
	.C(dividend_Z[0]),
	.D(un6_exu_alu_result),
	.Y(next_dividend_0[0])
);
defparam \next_dividend[0] .INIT=16'h75A8;
// @29:11420
  CFG4 \next_dividend[2]  (
	.A(exu_alu_operand0_Z[2]),
	.B(dividend_Z[2]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[2])
);
defparam \next_dividend[2] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[27]  (
	.A(exu_alu_operand0_Z[27]),
	.B(dividend_Z[27]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[27])
);
defparam \next_dividend[27] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[10]  (
	.A(exu_alu_operand0_Z[10]),
	.B(dividend_Z[10]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[10])
);
defparam \next_dividend[10] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[22]  (
	.A(exu_alu_operand0_Z[22]),
	.B(dividend_Z[22]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[22])
);
defparam \next_dividend[22] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[12]  (
	.A(exu_alu_operand0_Z[12]),
	.B(dividend_Z[12]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[12])
);
defparam \next_dividend[12] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[4]  (
	.A(exu_alu_operand0[4]),
	.B(dividend_Z[4]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[4])
);
defparam \next_dividend[4] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[23]  (
	.A(exu_alu_operand0[23]),
	.B(dividend_Z[23]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[23])
);
defparam \next_dividend[23] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[18]  (
	.A(exu_alu_operand0_Z[18]),
	.B(dividend_Z[18]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[18])
);
defparam \next_dividend[18] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[24]  (
	.A(exu_alu_operand0_Z[24]),
	.B(dividend_Z[24]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[24])
);
defparam \next_dividend[24] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[26]  (
	.A(exu_alu_operand0_Z[26]),
	.B(dividend_Z[26]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[26])
);
defparam \next_dividend[26] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[1]  (
	.A(exu_alu_operand0_Z[1]),
	.B(dividend_Z[1]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[1])
);
defparam \next_dividend[1] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[30]  (
	.A(exu_alu_operand0_Z[30]),
	.B(dividend_Z[30]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[30])
);
defparam \next_dividend[30] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[3]  (
	.A(exu_alu_operand0_Z[3]),
	.B(dividend_Z[3]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[3])
);
defparam \next_dividend[3] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[29]  (
	.A(exu_alu_operand0_Z[29]),
	.B(dividend_Z[29]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[29])
);
defparam \next_dividend[29] .INIT=16'h5CAA;
// @29:11420
  CFG4 \next_dividend[28]  (
	.A(exu_alu_operand0_Z[28]),
	.B(dividend_Z[28]),
	.C(next_dividend_0_sqmuxa_Z),
	.D(un1_next_dividend_0_sqmuxa_Z),
	.Y(next_dividend_0[28])
);
defparam \next_dividend[28] .INIT=16'h5CAA;
// @29:11422
  CFG3 \next_div_divisor_5[41]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[41]),
	.C(div_divisor_Z[42]),
	.Y(next_div_divisor_5_Z[41])
);
defparam \next_div_divisor_5[41] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[37]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[37]),
	.C(div_divisor_Z[38]),
	.Y(next_div_divisor_5_Z[37])
);
defparam \next_div_divisor_5[37] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[42]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[42]),
	.C(div_divisor_Z[43]),
	.Y(next_div_divisor_5_Z[42])
);
defparam \next_div_divisor_5[42] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[46]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[46]),
	.C(div_divisor_Z[47]),
	.Y(next_div_divisor_5_Z[46])
);
defparam \next_div_divisor_5[46] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[57]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[57]),
	.C(div_divisor_Z[58]),
	.Y(next_div_divisor_5_Z[57])
);
defparam \next_div_divisor_5[57] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[39]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[39]),
	.C(div_divisor_Z[40]),
	.Y(next_div_divisor_5_Z[39])
);
defparam \next_div_divisor_5[39] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[43]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[43]),
	.C(div_divisor_Z[44]),
	.Y(next_div_divisor_5_Z[43])
);
defparam \next_div_divisor_5[43] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[49]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[49]),
	.C(div_divisor_Z[50]),
	.Y(next_div_divisor_5_Z[49])
);
defparam \next_div_divisor_5[49] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[36]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[36]),
	.C(div_divisor_Z[37]),
	.Y(next_div_divisor_5_Z[36])
);
defparam \next_div_divisor_5[36] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[47]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[47]),
	.C(div_divisor_Z[48]),
	.Y(next_div_divisor_5_Z[47])
);
defparam \next_div_divisor_5[47] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[50]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[50]),
	.C(div_divisor_Z[51]),
	.Y(next_div_divisor_5_Z[50])
);
defparam \next_div_divisor_5[50] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[40]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[40]),
	.C(div_divisor_Z[41]),
	.Y(next_div_divisor_5_Z[40])
);
defparam \next_div_divisor_5[40] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[44]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[44]),
	.C(div_divisor_Z[45]),
	.Y(next_div_divisor_5_Z[44])
);
defparam \next_div_divisor_5[44] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[38]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[38]),
	.C(div_divisor_Z[39]),
	.Y(next_div_divisor_5_Z[38])
);
defparam \next_div_divisor_5[38] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[48]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[48]),
	.C(div_divisor_Z[49]),
	.Y(next_div_divisor_5_Z[48])
);
defparam \next_div_divisor_5[48] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[53]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[53]),
	.C(div_divisor_Z[54]),
	.Y(next_div_divisor_5_Z[53])
);
defparam \next_div_divisor_5[53] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[34]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[34]),
	.C(div_divisor_Z[35]),
	.Y(next_div_divisor_5_Z[34])
);
defparam \next_div_divisor_5[34] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[52]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[52]),
	.C(div_divisor_Z[53]),
	.Y(next_div_divisor_5_Z[52])
);
defparam \next_div_divisor_5[52] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[51]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[51]),
	.C(div_divisor_Z[52]),
	.Y(next_div_divisor_5_Z[51])
);
defparam \next_div_divisor_5[51] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[59]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[59]),
	.C(div_divisor_Z[60]),
	.Y(next_div_divisor_5_Z[59])
);
defparam \next_div_divisor_5[59] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[58]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[58]),
	.C(div_divisor_Z[59]),
	.Y(next_div_divisor_5_Z[58])
);
defparam \next_div_divisor_5[58] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[55]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[55]),
	.C(div_divisor_Z[56]),
	.Y(next_div_divisor_5_Z[55])
);
defparam \next_div_divisor_5[55] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[61]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[61]),
	.C(div_divisor_Z[62]),
	.Y(next_div_divisor_5_Z[61])
);
defparam \next_div_divisor_5[61] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[60]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[60]),
	.C(div_divisor_Z[61]),
	.Y(next_div_divisor_5_Z[60])
);
defparam \next_div_divisor_5[60] .INIT=8'hEC;
// @29:11422
  CFG3 \next_div_divisor_5[56]  (
	.A(div_ack_Z),
	.B(next_div_divisor_5_1_Z[56]),
	.C(div_divisor_Z[57]),
	.Y(next_div_divisor_5_Z[56])
);
defparam \next_div_divisor_5[56] .INIT=8'hEC;
// @29:11425
  CFG4 un15_next_res_pos_neg_29 (
	.A(un15_next_res_pos_neg_20_Z),
	.B(un15_next_res_pos_neg_23_Z),
	.C(un15_next_res_pos_neg_22_Z),
	.D(un15_next_res_pos_neg_21_Z),
	.Y(un15_next_res_pos_neg_29_Z)
);
defparam un15_next_res_pos_neg_29.INIT=16'hFFFE;
// @29:11422
  CFG4 \next_div_divisor_5_0[35]  (
	.A(div_ack_Z),
	.B(exu_operand_immediate_RNIVBV3S3_S[4]),
	.C(un6_next_div_divisor_Z),
	.D(next_div_divisor_5_0_0_Z[35]),
	.Y(next_div_divisor_5[35])
);
defparam \next_div_divisor_5_0[35] .INIT=16'hFF40;
// @29:11422
  CFG4 \next_div_divisor_5_0[45]  (
	.A(div_ack_Z),
	.B(un16_next_div_divisor_1_axb_14),
	.C(un6_next_div_divisor_Z),
	.D(next_div_divisor_5_0_0_Z[45]),
	.Y(next_div_divisor_5[45])
);
defparam \next_div_divisor_5_0[45] .INIT=16'hFF01;
// @29:11422
  CFG4 \next_div_divisor_5_0[54]  (
	.A(div_ack_Z),
	.B(exu_operand_immediate_RNICGQ95J_S[23]),
	.C(un6_next_div_divisor_Z),
	.D(next_div_divisor_5_0_0_Z[54]),
	.Y(next_div_divisor_5[54])
);
defparam \next_div_divisor_5_0[54] .INIT=16'hFF40;
// @29:11244
  CFG3 \lsu_align_result_30[17]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_452),
	.C(exu_shifter_operand[17]),
	.Y(N_948)
);
defparam \lsu_align_result_30[17] .INIT=8'hD8;
// @29:11244
  CFG4 \lsu_align_result_31[1]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[1]),
	.C(N_452),
	.D(N_2073_i),
	.Y(N_964)
);
defparam \lsu_align_result_31[1] .INIT=16'h44F0;
// @29:10835
  CFG4 \exu_alu_operand0_int[30]  (
	.A(N_1647_1),
	.B(exu_alu_operand0_Z[30]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1647_2),
	.Y(exu_alu_operand0_int_Z[30])
);
defparam \exu_alu_operand0_int[30] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[29]  (
	.A(N_1646_1),
	.B(exu_alu_operand0_Z[29]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1646_2),
	.Y(exu_alu_operand0_int_Z[29])
);
defparam \exu_alu_operand0_int[29] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[28]  (
	.A(N_1645_1),
	.B(exu_alu_operand0_Z[28]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1645_2),
	.Y(exu_alu_operand0_int_Z[28])
);
defparam \exu_alu_operand0_int[28] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[27]  (
	.A(N_1644_1),
	.B(exu_alu_operand0_Z[27]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1644_2),
	.Y(exu_alu_operand0_int_Z[27])
);
defparam \exu_alu_operand0_int[27] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[26]  (
	.A(N_1643_1),
	.B(exu_alu_operand0_Z[26]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1643_2),
	.Y(exu_alu_operand0_int_Z[26])
);
defparam \exu_alu_operand0_int[26] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[25]  (
	.A(N_1642_1),
	.B(exu_alu_operand0_Z[25]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1642_2),
	.Y(exu_alu_operand0_int_Z[25])
);
defparam \exu_alu_operand0_int[25] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[24]  (
	.A(N_1641_1),
	.B(exu_alu_operand0_Z[24]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1641_2),
	.Y(exu_alu_operand0_int_Z[24])
);
defparam \exu_alu_operand0_int[24] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[22]  (
	.A(N_1639_1),
	.B(exu_alu_operand0_Z[22]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1639_2),
	.Y(exu_alu_operand0_int_Z[22])
);
defparam \exu_alu_operand0_int[22] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[20]  (
	.A(N_1637_1),
	.B(exu_alu_operand0_Z[20]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1637_2),
	.Y(exu_alu_operand0_int_Z[20])
);
defparam \exu_alu_operand0_int[20] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[19]  (
	.A(N_1636_1),
	.B(exu_alu_operand0_Z[19]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1636_2),
	.Y(exu_alu_operand0_int_Z[19])
);
defparam \exu_alu_operand0_int[19] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[18]  (
	.A(N_1635_1),
	.B(exu_alu_operand0_Z[18]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1635_2),
	.Y(exu_alu_operand0_int_Z[18])
);
defparam \exu_alu_operand0_int[18] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[17]  (
	.A(N_1634_1),
	.B(exu_alu_operand0_Z[17]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1634_2),
	.Y(exu_alu_operand0_int_Z[17])
);
defparam \exu_alu_operand0_int[17] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[16]  (
	.A(N_1633_1),
	.B(exu_alu_operand0_Z[16]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1633_2),
	.Y(exu_alu_operand0_int_Z[16])
);
defparam \exu_alu_operand0_int[16] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[15]  (
	.A(N_1632_1),
	.B(exu_alu_operand0_Z[15]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1632_2),
	.Y(exu_alu_operand0_int_Z[15])
);
defparam \exu_alu_operand0_int[15] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[14]  (
	.A(N_176),
	.B(N_1631_1),
	.C(N_1631_2),
	.D(exu_alu_operand0_int_sn_N_10_mux),
	.Y(exu_alu_operand0_int_Z[14])
);
defparam \exu_alu_operand0_int[14] .INIT=16'hFCAA;
// @29:10835
  CFG4 \exu_alu_operand0_int[8]  (
	.A(N_1625_1),
	.B(exu_alu_operand0_Z[8]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1625_2),
	.Y(exu_alu_operand0_int_Z[8])
);
defparam \exu_alu_operand0_int[8] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[6]  (
	.A(N_1623_1),
	.B(exu_alu_operand0_Z[6]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1623_2),
	.Y(exu_alu_operand0_int_Z[6])
);
defparam \exu_alu_operand0_int[6] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[5]  (
	.A(N_1622_1),
	.B(exu_alu_operand0_Z[5]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1622_2),
	.Y(exu_alu_operand0_int_Z[5])
);
defparam \exu_alu_operand0_int[5] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[4]  (
	.A(N_1621_1),
	.B(exu_alu_operand0[4]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1621_2),
	.Y(exu_alu_operand0_int_Z[4])
);
defparam \exu_alu_operand0_int[4] .INIT=16'hFCAC;
// @29:11244
  CFG2 \lsu_align_result_47[26]  (
	.A(N_831),
	.B(N_2076_i),
	.Y(N_1501)
);
defparam \lsu_align_result_47[26] .INIT=4'h2;
// @29:10835
  CFG4 \exu_alu_operand0_int[21]  (
	.A(N_1638_1),
	.B(exu_alu_operand0_Z[21]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1638_2),
	.Y(exu_alu_operand0_int_Z[21])
);
defparam \exu_alu_operand0_int[21] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[3]  (
	.A(N_1620_1),
	.B(exu_alu_operand0_Z[3]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1620_2),
	.Y(exu_alu_operand0_int_Z[3])
);
defparam \exu_alu_operand0_int[3] .INIT=16'hFCAC;
// @29:11244
  CFG2 \lsu_align_result_47[24]  (
	.A(N_784),
	.B(N_2076_i),
	.Y(N_1499)
);
defparam \lsu_align_result_47[24] .INIT=4'h2;
// @29:11244
  CFG2 \lsu_align_result_47[25]  (
	.A(N_838),
	.B(N_2076_i),
	.Y(N_1500)
);
defparam \lsu_align_result_47[25] .INIT=4'h2;
// @29:10835
  CFG4 \exu_alu_operand0_int[9]  (
	.A(N_1626_1),
	.B(exu_alu_operand0_Z[9]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1626_2),
	.Y(exu_alu_operand0_int_Z[9])
);
defparam \exu_alu_operand0_int[9] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[10]  (
	.A(N_1627_1),
	.B(exu_alu_operand0_Z[10]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1627_2),
	.Y(exu_alu_operand0_int_Z[10])
);
defparam \exu_alu_operand0_int[10] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[11]  (
	.A(N_1628_1),
	.B(exu_alu_operand0_Z[11]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1628_2),
	.Y(exu_alu_operand0_int_Z[11])
);
defparam \exu_alu_operand0_int[11] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[12]  (
	.A(N_1629_1),
	.B(exu_alu_operand0_Z[12]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1629_2),
	.Y(exu_alu_operand0_int_Z[12])
);
defparam \exu_alu_operand0_int[12] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[13]  (
	.A(N_1630_1),
	.B(exu_alu_operand0_Z[13]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1630_2),
	.Y(exu_alu_operand0_int_Z[13])
);
defparam \exu_alu_operand0_int[13] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[7]  (
	.A(N_1624_1),
	.B(exu_alu_operand0_Z[7]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1624_2),
	.Y(exu_alu_operand0_int_Z[7])
);
defparam \exu_alu_operand0_int[7] .INIT=16'hFCAC;
// @29:11244
  CFG4 \lsu_align_result_47_1[5]  (
	.A(N_655),
	.B(N_2076_i),
	.C(N_2075_i),
	.D(N_1100),
	.Y(N_1480_1)
);
defparam \lsu_align_result_47_1[5] .INIT=16'h3202;
// @29:11244
  CFG4 \lsu_align_result_47_1[6]  (
	.A(N_648),
	.B(N_2076_i),
	.C(N_2075_i),
	.D(N_1101),
	.Y(N_1481_1)
);
defparam \lsu_align_result_47_1[6] .INIT=16'h3202;
// @29:11244
  CFG4 \lsu_align_result_47_1[4]  (
	.A(N_1095),
	.B(N_2076_i),
	.C(N_2075_i),
	.D(N_1099),
	.Y(N_1479_1)
);
defparam \lsu_align_result_47_1[4] .INIT=16'h3202;
// @29:11244
  CFG4 \lsu_align_result_47_1[7]  (
	.A(N_1098),
	.B(N_2076_i),
	.C(N_2075_i),
	.D(N_1102),
	.Y(N_1482_1)
);
defparam \lsu_align_result_47_1[7] .INIT=16'h3202;
// @29:11244
  CFG2 \lsu_align_result_39_u_2[2]  (
	.A(N_648),
	.B(N_2075_i),
	.Y(N_651_2)
);
defparam \lsu_align_result_39_u_2[2] .INIT=4'h8;
// @29:11244
  CFG2 \lsu_align_result_39_u_2[3]  (
	.A(N_1098),
	.B(N_2075_i),
	.Y(N_581_2)
);
defparam \lsu_align_result_39_u_2[3] .INIT=4'h8;
// @29:11244
  CFG3 \lsu_align_result_39_0[0]  (
	.A(N_2074_i),
	.B(N_401_1),
	.C(N_1029),
	.Y(N_401)
);
defparam \lsu_align_result_39_0[0] .INIT=8'hEC;
// @29:11244
  CFG3 \lsu_align_result_35[1]  (
	.A(N_1092_1),
	.B(N_1030),
	.C(N_2074_i),
	.Y(N_1092)
);
defparam \lsu_align_result_35[1] .INIT=8'hEA;
// @29:11383
  CFG4 \next_exu_result_reg_int_0_1[31]  (
	.A(debug_mode),
	.B(exu_result_reg_int_Z[32]),
	.C(mul_mp_pmux),
	.D(exu_alu_result_int_cry_0_Y),
	.Y(N_1289_1)
);
defparam \next_exu_result_reg_int_0_1[31] .INIT=16'h5404;
// @29:11244
  CFG4 lsu_align_result_valid_cZ (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(exu_shifter_places_valid),
	.D(exu_shifter_operand_valid),
	.Y(lsu_align_result_valid)
);
defparam lsu_align_result_valid_cZ.INIT=16'hE000;
// @29:11244
  CFG3 \lsu_align_result_15[21]  (
	.A(N_539),
	.B(N_2076_i),
	.C(N_721),
	.Y(N_472)
);
defparam \lsu_align_result_15[21] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_15[22]  (
	.A(N_532),
	.B(N_2076_i),
	.C(N_714),
	.Y(N_473)
);
defparam \lsu_align_result_15[22] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_15[23]  (
	.A(N_700),
	.B(N_525),
	.C(N_2076_i),
	.Y(N_474)
);
defparam \lsu_align_result_15[23] .INIT=8'hAC;
// @29:11244
  CFG3 \lsu_align_result_30[18]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_453),
	.C(exu_shifter_operand[18]),
	.Y(N_949)
);
defparam \lsu_align_result_30[18] .INIT=8'hD8;
// @29:11244
  CFG4 \lsu_align_result_31[2]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[2]),
	.C(N_453),
	.D(N_2073_i),
	.Y(N_965)
);
defparam \lsu_align_result_31[2] .INIT=16'h44F0;
// @29:11244
  CFG3 \lsu_align_result_78[26]  (
	.A(N_2076_i),
	.B(N_791),
	.C(exu_shifter_operand[31]),
	.Y(N_2493)
);
defparam \lsu_align_result_78[26] .INIT=8'hE4;
// @29:11244
  CFG2 \lsu_align_result_15[6]  (
	.A(N_433),
	.B(N_2076_i),
	.Y(N_457)
);
defparam \lsu_align_result_15[6] .INIT=4'h2;
// @29:11244
  CFG2 \lsu_align_result_15[5]  (
	.A(N_432),
	.B(N_2076_i),
	.Y(N_456)
);
defparam \lsu_align_result_15[5] .INIT=4'h2;
// @29:11244
  CFG2 \lsu_align_result_15[7]  (
	.A(N_742),
	.B(N_2076_i),
	.Y(N_458)
);
defparam \lsu_align_result_15[7] .INIT=4'h2;
// @29:11244
  CFG2 \lsu_align_result_15[8]  (
	.A(N_693),
	.B(N_2076_i),
	.Y(N_459)
);
defparam \lsu_align_result_15[8] .INIT=4'h2;
// @29:11244
  CFG3 \lsu_align_result_47[17]  (
	.A(N_1452),
	.B(N_2076_i),
	.C(N_838),
	.Y(N_1492)
);
defparam \lsu_align_result_47[17] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_47[9]  (
	.A(N_1452),
	.B(N_672),
	.C(N_2076_i),
	.Y(N_1484)
);
defparam \lsu_align_result_47[9] .INIT=8'hAC;
// @29:11244
  CFG3 \lsu_align_result_78[27]  (
	.A(N_763),
	.B(N_2076_i),
	.C(exu_shifter_operand[31]),
	.Y(N_2494)
);
defparam \lsu_align_result_78[27] .INIT=8'hE2;
// @29:11244
  CFG3 \un174_shifter_result_1_1.N_2076_i  (
	.A(exu_shifter_places_Z[3]),
	.B(SUM[2]),
	.C(exu_shifter_places_Z[2]),
	.Y(N_2076_i)
);
defparam \un174_shifter_result_1_1.N_2076_i .INIT=8'hA9;
// @29:11244
  CFG4 \lsu_align_result_15_1[25]  (
	.A(N_92),
	.B(N_2076_i),
	.C(N_2075_i),
	.D(N_536),
	.Y(N_476_1)
);
defparam \lsu_align_result_15_1[25] .INIT=16'h3202;
// @29:11244
  CFG4 \lsu_align_result_15_1[27]  (
	.A(N_94),
	.B(N_2076_i),
	.C(N_2075_i),
	.D(N_322),
	.Y(N_478_1)
);
defparam \lsu_align_result_15_1[27] .INIT=16'h3202;
// @29:11244
  CFG4 \lsu_align_result_15_1[26]  (
	.A(N_93),
	.B(N_2076_i),
	.C(N_2075_i),
	.D(N_529),
	.Y(N_477_1)
);
defparam \lsu_align_result_15_1[26] .INIT=16'h3202;
// @29:11244
  CFG4 \lsu_align_result_15_1[24]  (
	.A(N_91),
	.B(N_2075_i),
	.C(N_2076_i),
	.D(N_543),
	.Y(N_475_1)
);
defparam \lsu_align_result_15_1[24] .INIT=16'h0E02;
// @29:11244
  CFG2 \lsu_align_result_7_u_2[28]  (
	.A(N_91),
	.B(N_2075_i),
	.Y(N_418_2)
);
defparam \lsu_align_result_7_u_2[28] .INIT=4'h8;
// @29:11244
  CFG2 \lsu_align_result_7_u_2[29]  (
	.A(N_92),
	.B(N_2075_i),
	.Y(N_490_2)
);
defparam \lsu_align_result_7_u_2[29] .INIT=4'h8;
// @29:11244
  CFG4 \lsu_align_result_15[9]  (
	.A(N_300),
	.B(N_2076_i),
	.C(N_2075_i),
	.D(N_735),
	.Y(N_460)
);
defparam \lsu_align_result_15[9] .INIT=16'h3B08;
// @29:11244
  CFG4 \lsu_align_result_15[10]  (
	.A(N_69),
	.B(N_2076_i),
	.C(N_2075_i),
	.D(N_728),
	.Y(N_461)
);
defparam \lsu_align_result_15[10] .INIT=16'h3B08;
// @29:11244
  CFG4 \lsu_align_result_15[11]  (
	.A(N_2075_i),
	.B(N_302),
	.C(N_2076_i),
	.D(N_756),
	.Y(N_462)
);
defparam \lsu_align_result_15[11] .INIT=16'h4F40;
// @29:11244
  CFG4 \lsu_align_result_15[12]  (
	.A(N_71),
	.B(N_2076_i),
	.C(N_2075_i),
	.D(N_707),
	.Y(N_463)
);
defparam \lsu_align_result_15[12] .INIT=16'h3B08;
// @29:11244
  CFG3 \lsu_align_result_15[13]  (
	.A(N_2076_i),
	.B(N_432),
	.C(N_721),
	.Y(N_464)
);
defparam \lsu_align_result_15[13] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_15[14]  (
	.A(N_2076_i),
	.B(N_433),
	.C(N_714),
	.Y(N_465)
);
defparam \lsu_align_result_15[14] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_15[17]  (
	.A(N_567),
	.B(N_2076_i),
	.C(N_735),
	.Y(N_468)
);
defparam \lsu_align_result_15[17] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_15[18]  (
	.A(N_560),
	.B(N_2076_i),
	.C(N_728),
	.Y(N_469)
);
defparam \lsu_align_result_15[18] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_15[19]  (
	.A(N_756),
	.B(N_553),
	.C(N_2076_i),
	.Y(N_470)
);
defparam \lsu_align_result_15[19] .INIT=8'hAC;
// @29:11244
  CFG3 \lsu_align_result_15[20]  (
	.A(N_546),
	.B(N_2076_i),
	.C(N_707),
	.Y(N_471)
);
defparam \lsu_align_result_15[20] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_30[19]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_454),
	.C(exu_shifter_operand[19]),
	.Y(N_950)
);
defparam \lsu_align_result_30[19] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_30[20]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_455),
	.C(exu_shifter_operand[20]),
	.Y(N_951)
);
defparam \lsu_align_result_30[20] .INIT=8'hD8;
// @29:11244
  CFG4 \lsu_align_result_31[3]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[3]),
	.C(N_454),
	.D(N_2073_i),
	.Y(N_966)
);
defparam \lsu_align_result_31[3] .INIT=16'h44F0;
// @29:11244
  CFG4 \lsu_align_result_31[4]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[4]),
	.C(N_455),
	.D(N_2073_i),
	.Y(N_967)
);
defparam \lsu_align_result_31[4] .INIT=16'h44F0;
// @29:11244
  CFG3 \lsu_align_result_47[15]  (
	.A(N_1706),
	.B(N_630),
	.C(N_2076_i),
	.Y(N_1490)
);
defparam \lsu_align_result_47[15] .INIT=8'hAC;
// @29:11244
  CFG3 \lsu_align_result_60_u[0]  (
	.A(N_2075_i),
	.B(N_1115),
	.C(N_770_2),
	.Y(N_770)
);
defparam \lsu_align_result_60_u[0] .INIT=8'hF4;
// @29:11244
  CFG3 \lsu_align_result_46_u[8]  (
	.A(N_2075_i),
	.B(N_1107),
	.C(N_686_2),
	.Y(N_686)
);
defparam \lsu_align_result_46_u[8] .INIT=8'hF4;
// @29:11244
  CFG4 \lsu_align_result_54_u[5]  (
	.A(N_2075_i),
	.B(lsu_align_result_54_u_1_1_Z),
	.C(lsu_align_result_54_u_2_1_Z),
	.D(N_818_1),
	.Y(N_818)
);
defparam \lsu_align_result_54_u[5] .INIT=16'hFFA8;
// @29:11244
  CFG3 \lsu_align_result_46_u[5]  (
	.A(N_2075_i),
	.B(N_1104),
	.C(N_644_2),
	.Y(N_644)
);
defparam \lsu_align_result_46_u[5] .INIT=8'hF4;
// @29:11244
  CFG4 \lsu_align_result_85_u[9]  (
	.A(N_2075_i),
	.B(lsu_align_result_54_u_1_1_Z),
	.C(lsu_align_result_54_u_2_1_Z),
	.D(N_798_2),
	.Y(N_798)
);
defparam \lsu_align_result_85_u[9] .INIT=16'hFF54;
// @29:11244
  CFG3 \lsu_align_result_46_u[6]  (
	.A(N_2075_i),
	.B(N_1105),
	.C(N_637_2),
	.Y(N_637)
);
defparam \lsu_align_result_46_u[6] .INIT=8'hF4;
// @29:11244
  CFG3 \lsu_align_result_54_u[6]  (
	.A(N_828),
	.B(N_2075_i),
	.C(N_811_1),
	.Y(N_811)
);
defparam \lsu_align_result_54_u[6] .INIT=8'hF8;
// @29:11244
  CFG3 \lsu_align_result_54_3[4]  (
	.A(N_1703_2),
	.B(N_2074_i),
	.C(N_800),
	.Y(N_1703)
);
defparam \lsu_align_result_54_3[4] .INIT=8'hBA;
// @29:11244
  CFG3 \lsu_align_result_54_3[2]  (
	.A(N_1701_1),
	.B(N_2074_i),
	.C(N_800),
	.Y(N_1701)
);
defparam \lsu_align_result_54_3[2] .INIT=8'hEA;
// @29:11383
  CFG3 \next_exu_result_reg_int_0[31]  (
	.A(debug_wr_data[31]),
	.B(debug_mode),
	.C(N_1289_1),
	.Y(N_1289)
);
defparam \next_exu_result_reg_int_0[31] .INIT=8'hF8;
// @29:10835
  CFG4 \exu_alu_operand0_int[2]  (
	.A(N_1619_1),
	.B(exu_alu_operand0_Z[2]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1619_2),
	.Y(exu_alu_operand0_int_Z[2])
);
defparam \exu_alu_operand0_int[2] .INIT=16'hFCAC;
// @29:10835
  CFG4 \exu_alu_operand0_int[1]  (
	.A(N_1618_1),
	.B(exu_alu_operand0_Z[1]),
	.C(exu_alu_operand0_int_sn_N_10_mux),
	.D(N_1618_2),
	.Y(exu_alu_operand0_int_Z[1])
);
defparam \exu_alu_operand0_int[1] .INIT=16'hFCAC;
// @29:11244
  CFG2 \lsu_align_result_47_2[0]  (
	.A(N_2076_i),
	.B(N_623),
	.Y(N_1475_2)
);
defparam \lsu_align_result_47_2[0] .INIT=4'h8;
// @29:11244
  CFG2 \lsu_align_result_15_2[25]  (
	.A(N_2076_i),
	.B(N_567),
	.Y(N_476_2)
);
defparam \lsu_align_result_15_2[25] .INIT=4'h8;
// @29:11244
  CFG2 \lsu_align_result_15_2[27]  (
	.A(N_2076_i),
	.B(N_553),
	.Y(N_478_2)
);
defparam \lsu_align_result_15_2[27] .INIT=4'h8;
// @29:11244
  CFG2 \lsu_align_result_15_2[26]  (
	.A(N_2076_i),
	.B(N_560),
	.Y(N_477_2)
);
defparam \lsu_align_result_15_2[26] .INIT=4'h8;
// @29:11244
  CFG2 \lsu_align_result_15_2[30]  (
	.A(N_2076_i),
	.B(N_532),
	.Y(N_481_2)
);
defparam \lsu_align_result_15_2[30] .INIT=4'h8;
// @29:11244
  CFG2 \lsu_align_result_47_2[1]  (
	.A(N_2076_i),
	.B(N_672),
	.Y(N_1476_2)
);
defparam \lsu_align_result_47_2[1] .INIT=4'h8;
// @29:11244
  CFG2 \lsu_align_result_15_2[24]  (
	.A(N_2076_i),
	.B(N_518),
	.Y(N_475_2)
);
defparam \lsu_align_result_15_2[24] .INIT=4'h8;
// @29:11244
  CFG2 \lsu_align_result_47_2[4]  (
	.A(N_2076_i),
	.B(N_609),
	.Y(N_1479_2)
);
defparam \lsu_align_result_47_2[4] .INIT=4'h8;
// @29:11244
  CFG3 \lsu_align_result_28_u[31]  (
	.A(N_753),
	.B(N_2075_i),
	.C(N_679_2),
	.Y(N_679)
);
defparam \lsu_align_result_28_u[31] .INIT=8'hF2;
// @29:11244
  CFG3 \lsu_align_result_54_u[3]  (
	.A(N_2075_i),
	.B(N_1110),
	.C(N_777_2),
	.Y(N_777)
);
defparam \lsu_align_result_54_u[3] .INIT=8'hF4;
// @29:11425
  CFG3 un7_next_res_pos_neg_0 (
	.A(un15_next_res_pos_neg_29_Z),
	.B(un15_next_res_pos_neg_28_Z),
	.C(exu_alu_result_6_Z[31]),
	.Y(un7_next_res_pos_neg_0_Z)
);
defparam un7_next_res_pos_neg_0.INIT=8'hE0;
// @29:11244
  CFG3 \lsu_align_result_30[21]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_456),
	.C(exu_shifter_operand[21]),
	.Y(N_952)
);
defparam \lsu_align_result_30[21] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_30[22]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_457),
	.C(exu_shifter_operand[22]),
	.Y(N_953)
);
defparam \lsu_align_result_30[22] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_30[23]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_458),
	.C(exu_shifter_operand[23]),
	.Y(N_954)
);
defparam \lsu_align_result_30[23] .INIT=8'hD8;
// @29:11244
  CFG4 \lsu_align_result_31[5]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[5]),
	.C(N_456),
	.D(N_2073_i),
	.Y(N_968)
);
defparam \lsu_align_result_31[5] .INIT=16'h44F0;
// @29:11244
  CFG4 \lsu_align_result_31[6]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[6]),
	.C(N_457),
	.D(N_2073_i),
	.Y(N_969)
);
defparam \lsu_align_result_31[6] .INIT=16'h44F0;
// @29:11244
  CFG4 \lsu_align_result_31[8]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[8]),
	.C(N_459),
	.D(N_2073_i),
	.Y(N_971)
);
defparam \lsu_align_result_31[8] .INIT=16'h44F0;
// @29:11244
  CFG3 \lsu_align_result_95_3[9]  (
	.A(N_2528),
	.B(N_2073_i),
	.C(N_1484),
	.Y(N_2529)
);
defparam \lsu_align_result_95_3[9] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_30[24]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_459),
	.C(exu_shifter_operand[24]),
	.Y(N_955)
);
defparam \lsu_align_result_30[24] .INIT=8'hD8;
// @29:11244
  CFG4 \lsu_align_result_31[7]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[7]),
	.C(N_458),
	.D(N_2073_i),
	.Y(N_970)
);
defparam \lsu_align_result_31[7] .INIT=16'h44F0;
// @29:11244
  CFG4 \lsu_align_result_31_1[16]  (
	.A(N_2076_i),
	.B(N_518),
	.C(N_693),
	.D(N_2073_i),
	.Y(N_979_1)
);
defparam \lsu_align_result_31_1[16] .INIT=16'h00E4;
// @29:11244
  CFG4 \lsu_align_result_31_1[15]  (
	.A(N_2073_i),
	.B(N_2076_i),
	.C(N_700),
	.D(N_742),
	.Y(N_978_1)
);
defparam \lsu_align_result_31_1[15] .INIT=16'h5410;
// @29:11244
  CFG2 \lsu_align_result_47_2[7]  (
	.A(N_2076_i),
	.B(N_630),
	.Y(N_1482_2)
);
defparam \lsu_align_result_47_2[7] .INIT=4'h8;
// @29:11282
  CFG4 exu_result_valid_iv_1 (
	.A(exu_result_sn_N_6_mux),
	.B(exu_result_mux_sel[1]),
	.C(exu_result_valid_iv_0_Z),
	.D(lsu_align_result_valid),
	.Y(exu_result_valid_iv_1_Z)
);
defparam exu_result_valid_iv_1.INIT=16'hF8F0;
// @29:11244
  CFG3 \lsu_align_result_30[25]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_460),
	.C(exu_shifter_operand[25]),
	.Y(N_956)
);
defparam \lsu_align_result_30[25] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_30[26]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_461),
	.C(exu_shifter_operand[26]),
	.Y(N_957)
);
defparam \lsu_align_result_30[26] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_30[27]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_462),
	.C(exu_shifter_operand[27]),
	.Y(N_958)
);
defparam \lsu_align_result_30[27] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_30[28]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_463),
	.C(exu_shifter_operand[28]),
	.Y(N_959)
);
defparam \lsu_align_result_30[28] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_30[29]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_464),
	.C(exu_shifter_operand[29]),
	.Y(N_960)
);
defparam \lsu_align_result_30[29] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_30[30]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_465),
	.C(exu_shifter_operand[30]),
	.Y(N_961)
);
defparam \lsu_align_result_30[30] .INIT=8'hD8;
// @29:11244
  CFG4 \lsu_align_result_31[10]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[10]),
	.C(N_461),
	.D(N_2073_i),
	.Y(N_973)
);
defparam \lsu_align_result_31[10] .INIT=16'h44F0;
// @29:11244
  CFG4 \lsu_align_result_31[11]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[11]),
	.C(N_462),
	.D(N_2073_i),
	.Y(N_974)
);
defparam \lsu_align_result_31[11] .INIT=16'h44F0;
// @29:11244
  CFG4 \lsu_align_result_31[12]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[12]),
	.C(N_463),
	.D(N_2073_i),
	.Y(N_975)
);
defparam \lsu_align_result_31[12] .INIT=16'h44F0;
// @29:11244
  CFG4 \lsu_align_result_31[13]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[13]),
	.C(N_464),
	.D(N_2073_i),
	.Y(N_976)
);
defparam \lsu_align_result_31[13] .INIT=16'h44F0;
// @29:11244
  CFG4 \lsu_align_result_31[14]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[14]),
	.C(N_465),
	.D(N_2073_i),
	.Y(N_977)
);
defparam \lsu_align_result_31[14] .INIT=16'h44F0;
// @29:11244
  CFG3 \lsu_align_result_31[17]  (
	.A(N_948),
	.B(N_2073_i),
	.C(N_468),
	.Y(N_980)
);
defparam \lsu_align_result_31[17] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_31[18]  (
	.A(N_949),
	.B(N_2073_i),
	.C(N_469),
	.Y(N_981)
);
defparam \lsu_align_result_31[18] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_31[19]  (
	.A(N_950),
	.B(N_2073_i),
	.C(N_470),
	.Y(N_982)
);
defparam \lsu_align_result_31[19] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_31[20]  (
	.A(N_951),
	.B(N_2073_i),
	.C(N_471),
	.Y(N_983)
);
defparam \lsu_align_result_31[20] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_95_3[15]  (
	.A(N_1490),
	.B(N_2073_i),
	.C(N_905),
	.Y(N_3026)
);
defparam \lsu_align_result_95_3[15] .INIT=8'hE2;
// @29:11244
  CFG4 \lsu_align_result_31[9]  (
	.A(un174_shifter_result_1_i[5]),
	.B(exu_shifter_operand[9]),
	.C(N_460),
	.D(N_2073_i),
	.Y(N_972)
);
defparam \lsu_align_result_31[9] .INIT=16'h44F0;
// @29:11260
  CFG4 \un174_shifter_result_1_1.CO4  (
	.A(exu_shifter_places_Z[4]),
	.B(exu_shifter_places_Z[2]),
	.C(SUM[2]),
	.D(exu_shifter_places_Z[3]),
	.Y(un174_shifter_result_1_i[5])
);
defparam \un174_shifter_result_1_1.CO4 .INIT=16'hFFFE;
// @29:11244
  CFG4 \un174_shifter_result_1_1.N_2073_i  (
	.A(exu_shifter_places_Z[4]),
	.B(exu_shifter_places_Z[2]),
	.C(SUM[2]),
	.D(exu_shifter_places_Z[3]),
	.Y(N_2073_i)
);
defparam \un174_shifter_result_1_1.N_2073_i .INIT=16'hAAA9;
// @29:11244
  CFG4 \lsu_align_result_15_1[31]  (
	.A(N_94),
	.B(N_2075_i),
	.C(N_2076_i),
	.D(N_408),
	.Y(N_482_1)
);
defparam \lsu_align_result_15_1[31] .INIT=16'h0B08;
// @29:11244
  CFG4 \lsu_align_result_15_1[30]  (
	.A(N_93),
	.B(N_2075_i),
	.C(N_2076_i),
	.D(N_430),
	.Y(N_481_1)
);
defparam \lsu_align_result_15_1[30] .INIT=16'h0B08;
// @29:11244
  CFG4 \lsu_align_result_47[2]  (
	.A(N_651_1),
	.B(N_651_2),
	.C(N_665),
	.D(N_2076_i),
	.Y(N_1477)
);
defparam \lsu_align_result_47[2] .INIT=16'hF0EE;
// @29:11244
  CFG4 \lsu_align_result_47[3]  (
	.A(N_581_1),
	.B(N_581_2),
	.C(N_616),
	.D(N_2076_i),
	.Y(N_1478)
);
defparam \lsu_align_result_47[3] .INIT=16'hF0EE;
// @29:11244
  CFG3 \lsu_align_result_47[8]  (
	.A(N_686),
	.B(N_623),
	.C(N_2076_i),
	.Y(N_1483)
);
defparam \lsu_align_result_47[8] .INIT=8'hAC;
// @29:11244
  CFG3 \lsu_align_result_47[10]  (
	.A(N_1701),
	.B(N_665),
	.C(N_2076_i),
	.Y(N_1485)
);
defparam \lsu_align_result_47[10] .INIT=8'hAC;
// @29:11244
  CFG3 \lsu_align_result_47[12]  (
	.A(N_1703),
	.B(N_609),
	.C(N_2076_i),
	.Y(N_1487)
);
defparam \lsu_align_result_47[12] .INIT=8'hAC;
// @29:11244
  CFG3 \lsu_align_result_47[13]  (
	.A(N_818),
	.B(N_644),
	.C(N_2076_i),
	.Y(N_1488)
);
defparam \lsu_align_result_47[13] .INIT=8'hAC;
// @29:11244
  CFG3 \lsu_align_result_47[14]  (
	.A(N_811),
	.B(N_637),
	.C(N_2076_i),
	.Y(N_1489)
);
defparam \lsu_align_result_47[14] .INIT=8'hAC;
// @29:11244
  CFG3 \lsu_align_result_47[18]  (
	.A(N_1701),
	.B(N_2076_i),
	.C(N_831),
	.Y(N_1493)
);
defparam \lsu_align_result_47[18] .INIT=8'hE2;
// @29:11244
  CFG4 \lsu_align_result_47[20]  (
	.A(N_2075_i),
	.B(N_1119),
	.C(N_2076_i),
	.D(N_1703),
	.Y(N_1495)
);
defparam \lsu_align_result_47[20] .INIT=16'h4F40;
// @29:11244
  CFG4 \lsu_align_result_47[21]  (
	.A(N_2076_i),
	.B(N_818),
	.C(N_2075_i),
	.D(lsu_align_result_85_u_1_1),
	.Y(N_1496)
);
defparam \lsu_align_result_47[21] .INIT=16'h4E44;
// @29:11244
  CFG4 \lsu_align_result_47[22]  (
	.A(N_2076_i),
	.B(N_811),
	.C(N_2075_i),
	.D(N_1801),
	.Y(N_1497)
);
defparam \lsu_align_result_47[22] .INIT=16'h4E44;
// @29:11244
  CFG3 \lsu_align_result_61[0]  (
	.A(N_2076_i),
	.B(N_686),
	.C(N_770),
	.Y(N_1923)
);
defparam \lsu_align_result_61[0] .INIT=8'hE4;
// @29:11244
  CFG3 \lsu_align_result_78[17]  (
	.A(N_2076_i),
	.B(N_1452),
	.C(N_798),
	.Y(lsu_align_result_78_Z[17])
);
defparam \lsu_align_result_78[17] .INIT=8'hE4;
// @29:11244
  CFG3 \lsu_align_result_78[18]  (
	.A(N_1701),
	.B(N_2076_i),
	.C(N_791),
	.Y(lsu_align_result_78_Z[18])
);
defparam \lsu_align_result_78[18] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_78[20]  (
	.A(N_2076_i),
	.B(N_1703),
	.C(N_2887),
	.Y(lsu_align_result_78_Z[20])
);
defparam \lsu_align_result_78[20] .INIT=8'hE4;
// @29:11244
  CFG3 \lsu_align_result_78[21]  (
	.A(N_2076_i),
	.B(N_818),
	.C(N_2888),
	.Y(lsu_align_result_78_Z[21])
);
defparam \lsu_align_result_78[21] .INIT=8'hE4;
// @29:11244
  CFG3 \lsu_align_result_78[22]  (
	.A(N_2076_i),
	.B(N_811),
	.C(exu_shifter_operand[31]),
	.Y(lsu_align_result_78_Z[22])
);
defparam \lsu_align_result_78[22] .INIT=8'hE4;
// @29:11244
  CFG3 \lsu_align_result_78[24]  (
	.A(N_770),
	.B(N_2076_i),
	.C(exu_shifter_operand[31]),
	.Y(N_2491)
);
defparam \lsu_align_result_78[24] .INIT=8'hE2;
// @29:11244
  CFG3 \lsu_align_result_78[25]  (
	.A(N_2076_i),
	.B(N_798),
	.C(exu_shifter_operand[31]),
	.Y(N_2492)
);
defparam \lsu_align_result_78[25] .INIT=8'hE4;
// @29:11244
  CFG4 \lsu_align_result_47_1[0]  (
	.A(N_401),
	.B(N_2076_i),
	.C(N_2075_i),
	.D(N_1095),
	.Y(N_1475_1)
);
defparam \lsu_align_result_47_1[0] .INIT=16'h3202;
// @29:11244
  CFG3 \lsu_align_result_31[16]  (
	.A(N_2073_i),
	.B(lsu_align_result_95_2_1_1),
	.C(N_979_1),
	.Y(N_979)
);
defparam \lsu_align_result_31[16] .INIT=8'hF8;
// @29:11244
  CFG4 \lsu_align_result_47_1[1]  (
	.A(N_655),
	.B(N_2075_i),
	.C(N_2076_i),
	.D(N_1092),
	.Y(N_1476_1)
);
defparam \lsu_align_result_47_1[1] .INIT=16'h0B08;
// @29:11244
  CFG3 \lsu_align_result_31[15]  (
	.A(N_2073_i),
	.B(lsu_align_result_95_2_5_1),
	.C(N_978_1),
	.Y(N_978)
);
defparam \lsu_align_result_31[15] .INIT=8'hF8;
// @29:11028
  CFG4 \exu_alu_result_0_iv[7]  (
	.A(exu_alu_result_0_iv_3_Z[7]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[7]),
	.D(exu_alu_result_int_Z[7]),
	.Y(exu_alu_result[7])
);
defparam \exu_alu_result_0_iv[7] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[6]  (
	.A(exu_alu_result_0_iv_3_Z[6]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[6]),
	.D(exu_alu_result_int_Z[6]),
	.Y(exu_alu_result[6])
);
defparam \exu_alu_result_0_iv[6] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[3]  (
	.A(exu_alu_result_0_iv_3_Z[3]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[3]),
	.D(exu_alu_result_int_Z[3]),
	.Y(exu_alu_result[3])
);
defparam \exu_alu_result_0_iv[3] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[21]  (
	.A(exu_alu_result_0_iv_3_Z[21]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[21]),
	.D(exu_alu_result_int_Z[21]),
	.Y(exu_alu_result[21])
);
defparam \exu_alu_result_0_iv[21] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[31]  (
	.A(exu_alu_result191),
	.B(exu_alu_result_0_iv_3_Z[31]),
	.C(exu_alu_result_0_iv_4_Z[31]),
	.D(exu_alu_result_int_Z[31]),
	.Y(exu_alu_result[31])
);
defparam \exu_alu_result_0_iv[31] .INIT=16'hFEFC;
// @29:11028
  CFG4 \exu_alu_result_0_iv[9]  (
	.A(exu_alu_result_0_iv_3_Z[9]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[9]),
	.D(exu_alu_result_int_Z[9]),
	.Y(exu_alu_result[9])
);
defparam \exu_alu_result_0_iv[9] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[20]  (
	.A(exu_alu_result_0_iv_3_Z[20]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[20]),
	.D(exu_alu_result_int_Z[20]),
	.Y(exu_alu_result[20])
);
defparam \exu_alu_result_0_iv[20] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[26]  (
	.A(exu_alu_result_0_iv_3_Z[26]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[26]),
	.D(exu_alu_result_int_Z[26]),
	.Y(exu_alu_result[26])
);
defparam \exu_alu_result_0_iv[26] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[27]  (
	.A(exu_alu_result_0_iv_3_Z[27]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[27]),
	.D(exu_alu_result_int_Z[27]),
	.Y(exu_alu_result[27])
);
defparam \exu_alu_result_0_iv[27] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[28]  (
	.A(exu_alu_result_0_iv_3_Z[28]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[28]),
	.D(exu_alu_result_int_Z[28]),
	.Y(exu_alu_result[28])
);
defparam \exu_alu_result_0_iv[28] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[29]  (
	.A(exu_alu_result_0_iv_3_Z[29]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[29]),
	.D(exu_alu_result_int_Z[29]),
	.Y(exu_alu_result[29])
);
defparam \exu_alu_result_0_iv[29] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[30]  (
	.A(exu_alu_result191),
	.B(exu_alu_result_0_iv_3_Z[30]),
	.C(exu_alu_result_0_iv_4_Z[30]),
	.D(exu_alu_result_int_Z[30]),
	.Y(exu_alu_result[30])
);
defparam \exu_alu_result_0_iv[30] .INIT=16'hFEFC;
// @29:11028
  CFG4 \exu_alu_result_0_iv[11]  (
	.A(exu_alu_result_0_iv_3_Z[11]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[11]),
	.D(exu_alu_result_int_Z[11]),
	.Y(exu_alu_result[11])
);
defparam \exu_alu_result_0_iv[11] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[12]  (
	.A(exu_alu_result_0_iv_3_Z[12]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[12]),
	.D(exu_alu_result_int_Z[12]),
	.Y(exu_alu_result[12])
);
defparam \exu_alu_result_0_iv[12] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[13]  (
	.A(exu_alu_result_0_iv_3_Z[13]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[13]),
	.D(exu_alu_result_int_Z[13]),
	.Y(exu_alu_result[13])
);
defparam \exu_alu_result_0_iv[13] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[15]  (
	.A(exu_alu_result_0_iv_3_Z[15]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[15]),
	.D(exu_alu_result_int_Z[15]),
	.Y(exu_alu_result[15])
);
defparam \exu_alu_result_0_iv[15] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[16]  (
	.A(exu_alu_result_0_iv_3_Z[16]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[16]),
	.D(exu_alu_result_int_Z[16]),
	.Y(exu_alu_result[16])
);
defparam \exu_alu_result_0_iv[16] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[17]  (
	.A(exu_alu_result_0_iv_3_Z[17]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[17]),
	.D(exu_alu_result_int_Z[17]),
	.Y(exu_alu_result[17])
);
defparam \exu_alu_result_0_iv[17] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[18]  (
	.A(exu_alu_result_0_iv_3_Z[18]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[18]),
	.D(exu_alu_result_int_Z[18]),
	.Y(exu_alu_result[18])
);
defparam \exu_alu_result_0_iv[18] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[19]  (
	.A(exu_alu_result_0_iv_3_Z[19]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[19]),
	.D(exu_alu_result_int_Z[19]),
	.Y(exu_alu_result[19])
);
defparam \exu_alu_result_0_iv[19] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[22]  (
	.A(exu_alu_result_0_iv_3_Z[22]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[22]),
	.D(exu_alu_result_int_Z[22]),
	.Y(exu_alu_result[22])
);
defparam \exu_alu_result_0_iv[22] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[24]  (
	.A(exu_alu_result_0_iv_3_Z[24]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[24]),
	.D(exu_alu_result_int_Z[24]),
	.Y(exu_alu_result[24])
);
defparam \exu_alu_result_0_iv[24] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[25]  (
	.A(exu_alu_result_0_iv_3_Z[25]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[25]),
	.D(exu_alu_result_int_Z[25]),
	.Y(exu_alu_result[25])
);
defparam \exu_alu_result_0_iv[25] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[1]  (
	.A(exu_alu_result_0_iv_3_Z[1]),
	.B(exu_alu_result_0_iv_4_Z[1]),
	.C(exu_alu_result_int_Z[1]),
	.D(exu_alu_result191),
	.Y(exu_alu_result[1])
);
defparam \exu_alu_result_0_iv[1] .INIT=16'hFEEE;
// @29:11028
  CFG4 \exu_alu_result_0_iv[2]  (
	.A(exu_alu_result_0_iv_3_Z[2]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[2]),
	.D(exu_alu_result_int_Z[2]),
	.Y(exu_alu_result[2])
);
defparam \exu_alu_result_0_iv[2] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[5]  (
	.A(exu_alu_result_0_iv_3_Z[5]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[5]),
	.D(exu_alu_result_int_Z[5]),
	.Y(exu_alu_result[5])
);
defparam \exu_alu_result_0_iv[5] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[8]  (
	.A(exu_alu_result_0_iv_3_Z[8]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[8]),
	.D(exu_alu_result_int_Z[8]),
	.Y(exu_alu_result[8])
);
defparam \exu_alu_result_0_iv[8] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[10]  (
	.A(exu_alu_result_0_iv_3_Z[10]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[10]),
	.D(exu_alu_result_int_Z[10]),
	.Y(exu_alu_result[10])
);
defparam \exu_alu_result_0_iv[10] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[4]  (
	.A(exu_alu_result_0_iv_3_Z[4]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[4]),
	.D(exu_alu_result_int_Z[4]),
	.Y(exu_alu_result[4])
);
defparam \exu_alu_result_0_iv[4] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[23]  (
	.A(exu_alu_result_0_iv_3_Z[23]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[23]),
	.D(exu_alu_result_int_Z[23]),
	.Y(exu_alu_result[23])
);
defparam \exu_alu_result_0_iv[23] .INIT=16'hFEFA;
// @29:11028
  CFG4 \exu_alu_result_0_iv[14]  (
	.A(exu_alu_result_0_iv_3_Z[14]),
	.B(exu_alu_result191),
	.C(exu_alu_result_0_iv_4_Z[14]),
	.D(exu_alu_result_int_Z[14]),
	.Y(exu_alu_result[14])
);
defparam \exu_alu_result_0_iv[14] .INIT=16'hFEFA;
// @29:11244
  CFG4 \lsu_align_result_15[28]  (
	.A(N_418_1),
	.B(N_418_2),
	.C(N_546),
	.D(N_2076_i),
	.Y(N_479)
);
defparam \lsu_align_result_15[28] .INIT=16'hF0EE;
// @29:11244
  CFG4 \lsu_align_result_15[29]  (
	.A(N_490_1),
	.B(N_490_2),
	.C(N_539),
	.D(N_2076_i),
	.Y(N_480)
);
defparam \lsu_align_result_15[29] .INIT=16'hF0EE;
// @29:11244
  CFG3 \lsu_align_result_31[21]  (
	.A(N_952),
	.B(N_2073_i),
	.C(N_472),
	.Y(N_984)
);
defparam \lsu_align_result_31[21] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_31[22]  (
	.A(N_953),
	.B(N_2073_i),
	.C(N_473),
	.Y(N_985)
);
defparam \lsu_align_result_31[22] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_31[23]  (
	.A(N_954),
	.B(N_2073_i),
	.C(N_474),
	.Y(N_986)
);
defparam \lsu_align_result_31[23] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_47[11]  (
	.A(N_777),
	.B(N_616),
	.C(N_2076_i),
	.Y(N_1486)
);
defparam \lsu_align_result_47[11] .INIT=8'hAC;
// @29:11244
  CFG3 \lsu_align_result_78[19]  (
	.A(N_777),
	.B(N_763),
	.C(N_2076_i),
	.Y(lsu_align_result_78_Z[19])
);
defparam \lsu_align_result_78[19] .INIT=8'hCA;
// @29:11244
  CFG3 \lsu_align_result_47[19]  (
	.A(N_2076_i),
	.B(N_777),
	.C(N_1894),
	.Y(N_1494)
);
defparam \lsu_align_result_47[19] .INIT=8'hE4;
// @29:11244
  CFG3 \lsu_align_result_15[31]  (
	.A(N_2076_i),
	.B(N_482_1),
	.C(N_525),
	.Y(N_482)
);
defparam \lsu_align_result_15[31] .INIT=8'hEC;
// @29:11425
  CFG4 next_res_pos_neg_3 (
	.A(exu_alu_operand0_Z[31]),
	.B(un7_next_res_pos_neg_0_Z),
	.C(\div.un5_div_result_Z ),
	.D(\div.un11_start_div_Z ),
	.Y(next_res_pos_neg_3_Z)
);
defparam next_res_pos_neg_3.INIT=16'hEAC0;
// @29:11244
  CFG2 \lsu_align_result_47_2[5]  (
	.A(N_2076_i),
	.B(N_644),
	.Y(N_1480_2)
);
defparam \lsu_align_result_47_2[5] .INIT=4'h8;
// @29:11244
  CFG4 \lsu_align_result_95_1_1[16]  (
	.A(N_2076_i),
	.B(shifter_unit_op_sel[0]),
	.C(N_784),
	.D(N_686),
	.Y(N_907_1)
);
defparam \lsu_align_result_95_1_1[16] .INIT=16'h3120;
// @29:11244
  CFG2 \lsu_align_result_47_2[6]  (
	.A(N_2076_i),
	.B(N_637),
	.Y(N_1481_2)
);
defparam \lsu_align_result_47_2[6] .INIT=4'h8;
// @29:11244
  CFG4 \lsu_align_result_31[25]  (
	.A(N_476_2),
	.B(N_2073_i),
	.C(N_956),
	.D(N_476_1),
	.Y(N_988)
);
defparam \lsu_align_result_31[25] .INIT=16'hF3E2;
// @29:11244
  CFG4 \lsu_align_result_31[26]  (
	.A(N_477_2),
	.B(N_2073_i),
	.C(N_957),
	.D(N_477_1),
	.Y(N_989)
);
defparam \lsu_align_result_31[26] .INIT=16'hF3E2;
// @29:11244
  CFG4 \lsu_align_result_31[27]  (
	.A(N_478_2),
	.B(N_2073_i),
	.C(N_958),
	.D(N_478_1),
	.Y(N_990)
);
defparam \lsu_align_result_31[27] .INIT=16'hF3E2;
// @29:11244
  CFG3 \lsu_align_result_62[0]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_1923),
	.C(exu_shifter_operand[0]),
	.Y(N_1955)
);
defparam \lsu_align_result_62[0] .INIT=8'hD8;
// @29:11244
  CFG3 \lsu_align_result_95_3[8]  (
	.A(N_2526),
	.B(N_2073_i),
	.C(N_1483),
	.Y(N_2527)
);
defparam \lsu_align_result_95_3[8] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_95_3[10]  (
	.A(N_2530),
	.B(N_2073_i),
	.C(N_1485),
	.Y(N_2531)
);
defparam \lsu_align_result_95_3[10] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_95_3[12]  (
	.A(N_2534),
	.B(N_2073_i),
	.C(N_1487),
	.Y(N_2535)
);
defparam \lsu_align_result_95_3[12] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_95_3[13]  (
	.A(N_2536),
	.B(N_2073_i),
	.C(N_1488),
	.Y(N_2537)
);
defparam \lsu_align_result_95_3[13] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_95_3[3]  (
	.A(N_2538),
	.B(N_2073_i),
	.C(N_1478),
	.Y(N_2539)
);
defparam \lsu_align_result_95_3[3] .INIT=8'hB8;
// @29:11244
  CFG4 \lsu_align_result_95_3[4]  (
	.A(N_1479_2),
	.B(N_2073_i),
	.C(N_2540),
	.D(N_1479_1),
	.Y(N_2541)
);
defparam \lsu_align_result_95_3[4] .INIT=16'hF3E2;
// @29:11244
  CFG3 \lsu_align_result_95_3[2]  (
	.A(N_2544),
	.B(N_2073_i),
	.C(N_1477),
	.Y(N_2545)
);
defparam \lsu_align_result_95_3[2] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_95_3[14]  (
	.A(N_2078),
	.B(N_2073_i),
	.C(N_1489),
	.Y(N_2079)
);
defparam \lsu_align_result_95_3[14] .INIT=8'hB8;
// @29:11244
  CFG4 \lsu_align_result_31[24]  (
	.A(N_475_2),
	.B(N_2073_i),
	.C(N_955),
	.D(N_475_1),
	.Y(N_987)
);
defparam \lsu_align_result_31[24] .INIT=16'hF3E2;
// @29:11244
  CFG4 \lsu_align_result_30_2[31]  (
	.A(N_2076_i),
	.B(un174_shifter_result_1_i[5]),
	.C(N_679),
	.D(N_700),
	.Y(N_962_2)
);
defparam \lsu_align_result_30_2[31] .INIT=16'hC480;
// @29:11244
  CFG4 \lsu_align_result_96[17]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(lsu_align_result_96_m1[17]),
	.D(N_980),
	.Y(lsu_align_result[17])
);
defparam \lsu_align_result_96[17] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[18]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(lsu_align_result_96_m1[18]),
	.D(N_981),
	.Y(lsu_align_result[18])
);
defparam \lsu_align_result_96[18] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[19]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(lsu_align_result_96_m1[19]),
	.D(N_982),
	.Y(lsu_align_result[19])
);
defparam \lsu_align_result_96[19] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[20]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(lsu_align_result_96_m1[20]),
	.D(N_983),
	.Y(lsu_align_result[20])
);
defparam \lsu_align_result_96[20] .INIT=16'hE2C0;
// @29:11244
  CFG3 \lsu_align_result_31[28]  (
	.A(N_959),
	.B(N_2073_i),
	.C(N_479),
	.Y(N_991)
);
defparam \lsu_align_result_31[28] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_31[29]  (
	.A(N_960),
	.B(N_2073_i),
	.C(N_480),
	.Y(N_992)
);
defparam \lsu_align_result_31[29] .INIT=8'hB8;
// @29:11244
  CFG3 \lsu_align_result_95_3[11]  (
	.A(N_2532),
	.B(N_2073_i),
	.C(N_1486),
	.Y(N_2533)
);
defparam \lsu_align_result_95_3[11] .INIT=8'hB8;
// @29:11244
  CFG4 \lsu_align_result_96[9]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_2529),
	.D(N_972),
	.Y(lsu_align_result[9])
);
defparam \lsu_align_result_96[9] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_95_3[7]  (
	.A(N_1482_2),
	.B(N_2073_i),
	.C(N_2524),
	.D(N_1482_1),
	.Y(N_2525)
);
defparam \lsu_align_result_95_3[7] .INIT=16'hF3E2;
// @29:11244
  CFG4 \lsu_align_result_31[30]  (
	.A(N_481_2),
	.B(N_2073_i),
	.C(N_961),
	.D(N_481_1),
	.Y(N_993)
);
defparam \lsu_align_result_31[30] .INIT=16'hF3E2;
// @29:11356
  CFG2 exu_result_reg_valid_2 (
	.A(exu_result_valid),
	.B(debug_mode),
	.Y(exu_result_reg_valid_2_Z)
);
defparam exu_result_reg_valid_2.INIT=4'hE;
// @29:11244
  CFG3 \lsu_align_result_30[31]  (
	.A(un174_shifter_result_1_i[5]),
	.B(N_962_2),
	.C(exu_shifter_operand[31]),
	.Y(N_962)
);
defparam \lsu_align_result_30[31] .INIT=8'hDC;
// @29:11244
  CFG2 \lsu_align_result_95_1_2[16]  (
	.A(N_1923),
	.B(shifter_unit_op_sel[0]),
	.Y(N_907_2)
);
defparam \lsu_align_result_95_1_2[16] .INIT=4'h8;
// @29:11244
  CFG4 \lsu_align_result_96[21]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(lsu_align_result_96_m1[21]),
	.D(N_984),
	.Y(lsu_align_result[21])
);
defparam \lsu_align_result_96[21] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[22]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(lsu_align_result_96_m1[22]),
	.D(N_985),
	.Y(lsu_align_result[22])
);
defparam \lsu_align_result_96[22] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[23]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(lsu_align_result_96_m1[23]),
	.D(N_986),
	.Y(lsu_align_result[23])
);
defparam \lsu_align_result_96[23] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[2]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_2545),
	.D(N_965),
	.Y(lsu_align_result[2])
);
defparam \lsu_align_result_96[2] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[3]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_2539),
	.D(N_966),
	.Y(lsu_align_result[3])
);
defparam \lsu_align_result_96[3] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[4]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_2541),
	.D(N_967),
	.Y(lsu_align_result[4])
);
defparam \lsu_align_result_96[4] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[8]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_2527),
	.D(N_971),
	.Y(lsu_align_result[8])
);
defparam \lsu_align_result_96[8] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[10]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_2531),
	.D(N_973),
	.Y(lsu_align_result[10])
);
defparam \lsu_align_result_96[10] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[12]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_2535),
	.D(N_975),
	.Y(lsu_align_result[12])
);
defparam \lsu_align_result_96[12] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[13]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_2537),
	.D(N_976),
	.Y(lsu_align_result[13])
);
defparam \lsu_align_result_96[13] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[14]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_2079),
	.D(N_977),
	.Y(lsu_align_result[14])
);
defparam \lsu_align_result_96[14] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[15]  (
	.A(shifter_unit_op_sel[1]),
	.B(shifter_unit_op_sel[0]),
	.C(N_3026),
	.D(N_978),
	.Y(lsu_align_result[15])
);
defparam \lsu_align_result_96[15] .INIT=16'hE4A0;
// @29:11244
  CFG4 \lsu_align_result_96_0[0]  (
	.A(N_1475_2),
	.B(N_2073_i),
	.C(N_1955),
	.D(N_1475_1),
	.Y(N_2519)
);
defparam \lsu_align_result_96_0[0] .INIT=16'hF3E2;
// @29:11244
  CFG4 \lsu_align_result_95_3[1]  (
	.A(N_1476_2),
	.B(N_2073_i),
	.C(N_2542),
	.D(N_1476_1),
	.Y(N_2543)
);
defparam \lsu_align_result_95_3[1] .INIT=16'hF3E2;
// @29:11282
  CFG4 \exu_result_1_0[23]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[23]),
	.D(acu_result[23]),
	.Y(exu_result_1[23])
);
defparam \exu_result_1_0[23] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[24]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[24]),
	.D(acu_result[24]),
	.Y(exu_result_1[24])
);
defparam \exu_result_1_0[24] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[13]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[13]),
	.D(acu_result[13]),
	.Y(exu_result_1[13])
);
defparam \exu_result_1_0[13] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[19]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[19]),
	.D(acu_result[19]),
	.Y(exu_result_1[19])
);
defparam \exu_result_1_0[19] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[12]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[12]),
	.D(acu_result[12]),
	.Y(exu_result_1[12])
);
defparam \exu_result_1_0[12] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[28]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[28]),
	.D(acu_result[28]),
	.Y(exu_result_1[28])
);
defparam \exu_result_1_0[28] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[26]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[26]),
	.D(acu_result[26]),
	.Y(exu_result_1[26])
);
defparam \exu_result_1_0[26] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[15]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[15]),
	.D(acu_result[15]),
	.Y(exu_result_1[15])
);
defparam \exu_result_1_0[15] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[14]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[14]),
	.D(acu_result[14]),
	.Y(exu_result_1[14])
);
defparam \exu_result_1_0[14] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[18]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[18]),
	.D(acu_result[18]),
	.Y(exu_result_1[18])
);
defparam \exu_result_1_0[18] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[8]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[8]),
	.D(acu_result[8]),
	.Y(exu_result_1[8])
);
defparam \exu_result_1_0[8] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[29]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[29]),
	.D(acu_result[29]),
	.Y(exu_result_1[29])
);
defparam \exu_result_1_0[29] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[11]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[11]),
	.D(acu_result[11]),
	.Y(exu_result_1[11])
);
defparam \exu_result_1_0[11] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[25]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[25]),
	.D(acu_result[25]),
	.Y(exu_result_1[25])
);
defparam \exu_result_1_0[25] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[27]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[27]),
	.D(acu_result[27]),
	.Y(exu_result_1[27])
);
defparam \exu_result_1_0[27] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[10]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[10]),
	.D(acu_result[10]),
	.Y(exu_result_1[10])
);
defparam \exu_result_1_0[10] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[17]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[17]),
	.D(acu_result[17]),
	.Y(exu_result_1[17])
);
defparam \exu_result_1_0[17] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[16]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[16]),
	.D(acu_result[16]),
	.Y(exu_result_1[16])
);
defparam \exu_result_1_0[16] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[22]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[22]),
	.D(acu_result[22]),
	.Y(exu_result_1[22])
);
defparam \exu_result_1_0[22] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[5]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[5]),
	.D(acu_result[5]),
	.Y(exu_result_1[5])
);
defparam \exu_result_1_0[5] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[4]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[4]),
	.D(acu_result[4]),
	.Y(exu_result_1[4])
);
defparam \exu_result_1_0[4] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[2]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[2]),
	.D(acu_result[2]),
	.Y(exu_result_1[2])
);
defparam \exu_result_1_0[2] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[1]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[1]),
	.D(acu_result[1]),
	.Y(exu_result_1[1])
);
defparam \exu_result_1_0[1] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[3]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[3]),
	.D(acu_result[3]),
	.Y(exu_result_1[3])
);
defparam \exu_result_1_0[3] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[7]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[7]),
	.D(acu_result[7]),
	.Y(exu_result_1[7])
);
defparam \exu_result_1_0[7] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[30]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[30]),
	.D(acu_result[30]),
	.Y(exu_result_1[30])
);
defparam \exu_result_1_0[30] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[21]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[21]),
	.D(acu_result[21]),
	.Y(exu_result_1[21])
);
defparam \exu_result_1_0[21] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[9]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[9]),
	.D(acu_result[9]),
	.Y(exu_result_1[9])
);
defparam \exu_result_1_0[9] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[20]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[20]),
	.D(acu_result[20]),
	.Y(exu_result_1[20])
);
defparam \exu_result_1_0[20] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[6]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[6]),
	.D(acu_result[6]),
	.Y(exu_result_1[6])
);
defparam \exu_result_1_0[6] .INIT=16'h3210;
// @29:11282
  CFG4 \exu_result_1_0[31]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_sn_N_6_mux),
	.C(exu_alu_result[31]),
	.D(acu_result[31]),
	.Y(exu_result_1[31])
);
defparam \exu_result_1_0[31] .INIT=16'h3210;
// @29:11244
  CFG4 \lsu_align_result_96[11]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_2533),
	.D(N_974),
	.Y(lsu_align_result[11])
);
defparam \lsu_align_result_96[11] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[7]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_2525),
	.D(N_970),
	.Y(lsu_align_result[7])
);
defparam \lsu_align_result_96[7] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[25]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_3036),
	.D(N_988),
	.Y(lsu_align_result[25])
);
defparam \lsu_align_result_96[25] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[26]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_3037),
	.D(N_989),
	.Y(lsu_align_result[26])
);
defparam \lsu_align_result_96[26] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[27]  (
	.A(shifter_unit_op_sel[1]),
	.B(shifter_unit_op_sel[0]),
	.C(N_3038),
	.D(N_990),
	.Y(lsu_align_result[27])
);
defparam \lsu_align_result_96[27] .INIT=16'hE4A0;
// @29:11244
  CFG4 \lsu_align_result_95_3[5]  (
	.A(N_1480_2),
	.B(N_2073_i),
	.C(N_2520),
	.D(N_1480_1),
	.Y(N_2521)
);
defparam \lsu_align_result_95_3[5] .INIT=16'hF3E2;
// @29:11244
  CFG4 \lsu_align_result_95_3[6]  (
	.A(N_1481_2),
	.B(N_2073_i),
	.C(N_2522),
	.D(N_1481_1),
	.Y(N_2523)
);
defparam \lsu_align_result_95_3[6] .INIT=16'hF3E2;
// @29:11244
  CFG4 \lsu_align_result_96[24]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_3035),
	.D(N_987),
	.Y(lsu_align_result[24])
);
defparam \lsu_align_result_96[24] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[1]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_2543),
	.D(N_964),
	.Y(lsu_align_result[1])
);
defparam \lsu_align_result_96[1] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[28]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_3039),
	.D(N_991),
	.Y(lsu_align_result[28])
);
defparam \lsu_align_result_96[28] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[29]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_3040),
	.D(N_992),
	.Y(lsu_align_result[29])
);
defparam \lsu_align_result_96[29] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96_u[0]  (
	.A(un174_shifter_result_1_i[5]),
	.B(shifter_unit_op_sel[1]),
	.C(N_2519),
	.D(lsu_align_result_32_1_Z[0]),
	.Y(lsu_align_result[0])
);
defparam \lsu_align_result_96_u[0] .INIT=16'hD1C0;
// @29:11244
  CFG4 \lsu_align_result_96[30]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_3041),
	.D(N_993),
	.Y(lsu_align_result[30])
);
defparam \lsu_align_result_96[30] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[5]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_2521),
	.D(N_968),
	.Y(lsu_align_result[5])
);
defparam \lsu_align_result_96[5] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_96[6]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_2523),
	.D(N_969),
	.Y(lsu_align_result[6])
);
defparam \lsu_align_result_96[6] .INIT=16'hE2C0;
// @29:11244
  CFG4 \lsu_align_result_95_3[16]  (
	.A(N_908),
	.B(N_2073_i),
	.C(N_907_2),
	.D(N_907_1),
	.Y(N_3027)
);
defparam \lsu_align_result_95_3[16] .INIT=16'hBBB8;
// @29:11244
  CFG4 \lsu_align_result_32[31]  (
	.A(shifter_unit_op_sel[0]),
	.B(N_2073_i),
	.C(N_482),
	.D(N_962),
	.Y(N_1026)
);
defparam \lsu_align_result_32[31] .INIT=16'hA820;
// @29:11282
  CFG3 \exu_result_2[19]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[19]),
	.Y(exu_result_2_Z[19])
);
defparam \exu_result_2[19] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[18]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[18]),
	.Y(exu_result_2_Z[18])
);
defparam \exu_result_2[18] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[17]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[17]),
	.Y(exu_result_2_Z[17])
);
defparam \exu_result_2[17] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[9]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[9]),
	.Y(exu_result_2_Z[9])
);
defparam \exu_result_2[9] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[20]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[20]),
	.Y(exu_result_2_Z[20])
);
defparam \exu_result_2[20] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[23]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[23]),
	.Y(exu_result_2_Z[23])
);
defparam \exu_result_2[23] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[13]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[13]),
	.Y(exu_result_2_Z[13])
);
defparam \exu_result_2[13] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[12]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[12]),
	.Y(exu_result_2_Z[12])
);
defparam \exu_result_2[12] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[15]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[15]),
	.Y(exu_result_2_Z[15])
);
defparam \exu_result_2[15] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[14]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[14]),
	.Y(exu_result_2_Z[14])
);
defparam \exu_result_2[14] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[8]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[8]),
	.Y(exu_result_2_Z[8])
);
defparam \exu_result_2[8] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[10]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[10]),
	.Y(exu_result_2_Z[10])
);
defparam \exu_result_2[10] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[22]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[22]),
	.Y(exu_result_2_Z[22])
);
defparam \exu_result_2[22] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[4]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[4]),
	.Y(exu_result_2_Z[4])
);
defparam \exu_result_2[4] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[2]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[2]),
	.Y(exu_result_2_Z[2])
);
defparam \exu_result_2[2] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[3]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[3]),
	.Y(exu_result_2_Z[3])
);
defparam \exu_result_2[3] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[21]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[21]),
	.Y(exu_result_2_Z[21])
);
defparam \exu_result_2[21] .INIT=8'h80;
// @29:11244
  CFG4 \lsu_align_result_96[16]  (
	.A(shifter_unit_op_sel[0]),
	.B(shifter_unit_op_sel[1]),
	.C(N_3027),
	.D(N_979),
	.Y(lsu_align_result[16])
);
defparam \lsu_align_result_96[16] .INIT=16'hE2C0;
// @29:11282
  CFG3 \exu_result_2[11]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[11]),
	.Y(exu_result_2_Z[11])
);
defparam \exu_result_2[11] .INIT=8'h80;
// @29:11282
  CFG4 \exu_result_1_0[0]  (
	.A(exu_mux_result34_Z),
	.B(exu_result_flags[0]),
	.C(acu_result[0]),
	.D(exu_result_sn_N_6_mux),
	.Y(exu_result_1[0])
);
defparam \exu_result_1_0[0] .INIT=16'h00E4;
// @29:11282
  CFG3 \exu_result_2[7]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[7]),
	.Y(exu_result_2_Z[7])
);
defparam \exu_result_2[7] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[24]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[24]),
	.Y(exu_result_2_Z[24])
);
defparam \exu_result_2[24] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[26]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[26]),
	.Y(exu_result_2_Z[26])
);
defparam \exu_result_2[26] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[25]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[25]),
	.Y(exu_result_2_Z[25])
);
defparam \exu_result_2[25] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[27]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[27]),
	.Y(exu_result_2_Z[27])
);
defparam \exu_result_2[27] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[28]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[28]),
	.Y(exu_result_2_Z[28])
);
defparam \exu_result_2[28] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[29]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[29]),
	.Y(exu_result_2_Z[29])
);
defparam \exu_result_2[29] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[0]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[0]),
	.Y(exu_result_2_Z[0])
);
defparam \exu_result_2[0] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[1]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[1]),
	.Y(exu_result_2_Z[1])
);
defparam \exu_result_2[1] .INIT=8'h80;
// @29:11383
  CFG4 \next_exu_result_reg_int[19]  (
	.A(exu_result_2_Z[19]),
	.B(N_1277),
	.C(exu_result_1[19]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[19])
);
defparam \next_exu_result_reg_int[19] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[18]  (
	.A(exu_result_2_Z[18]),
	.B(N_1276),
	.C(exu_result_1[18]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[18])
);
defparam \next_exu_result_reg_int[18] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[17]  (
	.A(exu_result_2_Z[17]),
	.B(N_1275),
	.C(exu_result_1[17]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[17])
);
defparam \next_exu_result_reg_int[17] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[9]  (
	.A(exu_result_2_Z[9]),
	.B(N_1267),
	.C(exu_result_1[9]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[9])
);
defparam \next_exu_result_reg_int[9] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[20]  (
	.A(exu_result_2_Z[20]),
	.B(N_1278),
	.C(exu_result_1[20]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[20])
);
defparam \next_exu_result_reg_int[20] .INIT=16'hFACC;
// @29:11282
  CFG3 \exu_result_2[30]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[30]),
	.Y(exu_result_2_Z[30])
);
defparam \exu_result_2[30] .INIT=8'h80;
// @29:11244
  CFG3 \lsu_align_result_96[31]  (
	.A(shifter_unit_op_sel[1]),
	.B(lsu_align_result_2[31]),
	.C(N_1026),
	.Y(lsu_align_result[31])
);
defparam \lsu_align_result_96[31] .INIT=8'hDC;
// @29:11282
  CFG3 \exu_result_2[5]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[5]),
	.Y(exu_result_2_Z[5])
);
defparam \exu_result_2[5] .INIT=8'h80;
// @29:11282
  CFG3 \exu_result_2[6]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[6]),
	.Y(exu_result_2_Z[6])
);
defparam \exu_result_2[6] .INIT=8'h80;
// @29:11383
  CFG4 \next_exu_result_reg_int[23]  (
	.A(exu_result_2_Z[23]),
	.B(N_1281),
	.C(exu_result_1[23]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[23])
);
defparam \next_exu_result_reg_int[23] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[22]  (
	.A(exu_result_2_Z[22]),
	.B(N_1280),
	.C(exu_result_1[22]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[22])
);
defparam \next_exu_result_reg_int[22] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[15]  (
	.A(exu_result_2_Z[15]),
	.B(N_1273),
	.C(exu_result_1[15]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[15])
);
defparam \next_exu_result_reg_int[15] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[14]  (
	.A(exu_result_2_Z[14]),
	.B(N_1272),
	.C(exu_result_1[14]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[14])
);
defparam \next_exu_result_reg_int[14] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[13]  (
	.A(exu_result_2_Z[13]),
	.B(N_1271),
	.C(exu_result_1[13]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[13])
);
defparam \next_exu_result_reg_int[13] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[12]  (
	.A(exu_result_2_Z[12]),
	.B(N_1270),
	.C(exu_result_1[12]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[12])
);
defparam \next_exu_result_reg_int[12] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[10]  (
	.A(exu_result_2_Z[10]),
	.B(N_1268),
	.C(exu_result_1[10]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[10])
);
defparam \next_exu_result_reg_int[10] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[8]  (
	.A(exu_result_2_Z[8]),
	.B(N_1266),
	.C(exu_result_1[8]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[8])
);
defparam \next_exu_result_reg_int[8] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[4]  (
	.A(exu_result_2_Z[4]),
	.B(N_1262),
	.C(exu_result_1[4]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[4])
);
defparam \next_exu_result_reg_int[4] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[2]  (
	.A(exu_result_2_Z[2]),
	.B(N_1258),
	.C(exu_result_1[2]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[2])
);
defparam \next_exu_result_reg_int[2] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[3]  (
	.A(exu_result_2_Z[3]),
	.B(N_1261),
	.C(exu_result_1[3]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[3])
);
defparam \next_exu_result_reg_int[3] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[21]  (
	.A(exu_result_2_Z[21]),
	.B(N_1279),
	.C(exu_result_1[21]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[21])
);
defparam \next_exu_result_reg_int[21] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[11]  (
	.A(exu_result_2_Z[11]),
	.B(N_1269),
	.C(exu_result_1[11]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[11])
);
defparam \next_exu_result_reg_int[11] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[7]  (
	.A(exu_result_2_Z[7]),
	.B(N_1265),
	.C(exu_result_1[7]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[7])
);
defparam \next_exu_result_reg_int[7] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[27]  (
	.A(exu_result_2_Z[27]),
	.B(N_1285),
	.C(exu_result_1[27]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[27])
);
defparam \next_exu_result_reg_int[27] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[26]  (
	.A(exu_result_2_Z[26]),
	.B(N_1284),
	.C(exu_result_1[26]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[26])
);
defparam \next_exu_result_reg_int[26] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[25]  (
	.A(exu_result_2_Z[25]),
	.B(N_1283),
	.C(exu_result_1[25]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[25])
);
defparam \next_exu_result_reg_int[25] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[24]  (
	.A(exu_result_2_Z[24]),
	.B(N_1282),
	.C(exu_result_1[24]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[24])
);
defparam \next_exu_result_reg_int[24] .INIT=16'hFACC;
// @29:11282
  CFG3 \exu_result_2[16]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[16]),
	.Y(exu_result_2_Z[16])
);
defparam \exu_result_2[16] .INIT=8'h80;
// @29:11383
  CFG4 \next_exu_result_reg_int[29]  (
	.A(exu_result_2_Z[29]),
	.B(N_1287),
	.C(exu_result_1[29]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[29])
);
defparam \next_exu_result_reg_int[29] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[28]  (
	.A(exu_result_2_Z[28]),
	.B(N_1286),
	.C(exu_result_1[28]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[28])
);
defparam \next_exu_result_reg_int[28] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[1]  (
	.A(exu_result_2_Z[1]),
	.B(N_1257),
	.C(exu_result_1[1]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[1])
);
defparam \next_exu_result_reg_int[1] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[0]  (
	.A(exu_result_2_Z[0]),
	.B(N_1256),
	.C(exu_result_1[0]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[0])
);
defparam \next_exu_result_reg_int[0] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[30]  (
	.A(exu_result_2_Z[30]),
	.B(N_1288),
	.C(exu_result_1[30]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[30])
);
defparam \next_exu_result_reg_int[30] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[5]  (
	.A(exu_result_2_Z[5]),
	.B(N_1263),
	.C(exu_result_1[5]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[5])
);
defparam \next_exu_result_reg_int[5] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[6]  (
	.A(exu_result_2_Z[6]),
	.B(N_1264),
	.C(exu_result_1[6]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[6])
);
defparam \next_exu_result_reg_int[6] .INIT=16'hFACC;
// @29:11282
  CFG3 \exu_result_2[31]  (
	.A(exu_result_mux_sel[1]),
	.B(exu_result_sn_N_6_mux),
	.C(lsu_align_result[31]),
	.Y(exu_result_2_Z[31])
);
defparam \exu_result_2[31] .INIT=8'h80;
// @29:11383
  CFG4 \next_exu_result_reg_int[16]  (
	.A(exu_result_2_Z[16]),
	.B(N_1274),
	.C(exu_result_1[16]),
	.D(next_exu_result_reg_int_sn_N_2),
	.Y(next_exu_result_reg_int_Z[16])
);
defparam \next_exu_result_reg_int[16] .INIT=16'hFACC;
// @29:11383
  CFG4 \next_exu_result_reg_int[31]  (
	.A(next_exu_result_reg_int_sn_N_2),
	.B(exu_result_2_Z[31]),
	.C(N_1289),
	.D(exu_result_1[31]),
	.Y(next_exu_result_reg_int_Z[31])
);
defparam \next_exu_result_reg_int[31] .INIT=16'hFAD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign exu_op_ready = GND;
assign exu_result[0] = GND;
assign exu_result[1] = GND;
assign exu_result[2] = GND;
assign exu_result[3] = GND;
assign exu_result[4] = GND;
assign exu_result[5] = GND;
assign exu_result[6] = GND;
assign exu_result[7] = GND;
assign exu_result[8] = GND;
assign exu_result[9] = GND;
assign exu_result[10] = GND;
assign exu_result[11] = GND;
assign exu_result[12] = GND;
assign exu_result[13] = GND;
assign exu_result[14] = GND;
assign exu_result[15] = GND;
assign exu_result[16] = GND;
assign exu_result[17] = GND;
assign exu_result[18] = GND;
assign exu_result[19] = GND;
assign exu_result[20] = GND;
assign exu_result[21] = GND;
assign exu_result[22] = GND;
assign exu_result[23] = GND;
assign exu_result[24] = GND;
assign exu_result[25] = GND;
assign exu_result[26] = GND;
assign exu_result[27] = GND;
assign exu_result[28] = GND;
assign exu_result[29] = GND;
assign exu_result[30] = GND;
assign exu_result[31] = GND;
assign fpu_flags[0] = GND;
assign fpu_flags[1] = GND;
assign fpu_flags[2] = GND;
assign fpu_flags[3] = GND;
assign fpu_flags[4] = GND;
assign fpu_flags_valid = GND;
endmodule /* miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1 */

module miv_rv32_idecode_1_1s_1s_0s (
  un1_next_stage_state_ex_i_0,
  de_ex_pipe_operand1_mux_sel_ex,
  de_ex_pipe_operand0_mux_sel_ex_0,
  gpr_wr_sel_de,
  gpr_rs1_rd_sel_de,
  gpr_wr_data_retr,
  ex_retr_pipe_exu_result_retr,
  lsu_resp_rd_data,
  sw_csr_rd_data_retr,
  de_ex_pipe_shifter_unit_op_sel_ex_1,
  exu_result_mux_sel_de,
  bcu_operand0_mux_sel_1_iv_i_0,
  operand1_mux_sel_de,
  shifter_unit_places_sel_de,
  de_ex_pipe_lsu_op_ex_1,
  gpr_wr_mux_sel_de,
  de_ex_pipe_branch_cond_ex_1,
  alu_op_sel_de,
  lsu_op_de,
  immediate_de,
  de_ex_pipe_gpr_rs2_rd_sel_ex_2,
  operand0_mux_sel_de_0,
  sw_csr_wr_op_de,
  de_ex_pipe_curr_pc_ex,
  lsu_req_addr,
  shifter_unit_operand_sel_de_0,
  ex_retr_pipe_sw_csr_addr_retr,
  ex_retr_pipe_sw_csr_wr_op_retr_2_0,
  bcu_operand1_mux_sel_de,
  de_ex_pipe_gpr_rs1_rd_sel_ex,
  de_ex_pipe_shifter_unit_places_sel_ex,
  de_ex_pipe_shifter_unit_operand_sel_ex_0,
  de_ex_pipe_alu_op_sel_ex,
  sw_csr_addr_de,
  ex_retr_pipe_lsu_op_retr_1_0,
  ex_retr_pipe_gpr_wr_mux_sel_retr_2_0,
  de_ex_pipe_gpr_wr_mux_sel_ex_0,
  de_ex_pipe_shifter_unit_op_sel_ex,
  ex_retr_pipe_sw_csr_wr_op_retr,
  lsu_op_ex_pipe_reg,
  de_ex_pipe_alu_op_sel_ex_2_0,
  ifu_expipe_resp_ireg,
  de_ex_pipe_trigger_ex,
  ex_retr_pipe_gpr_wr_sel_retr_1,
  ex_retr_pipe_gpr_wr_sel_retr_0,
  ex_retr_pipe_gpr_wr_sel_retr_2_d0,
  ex_retr_pipe_gpr_wr_sel_retr_5,
  ex_retr_pipe_lsu_op_retr,
  de_ex_pipe_sw_csr_wr_op_ex,
  de_ex_pipe_gpr_rs2_rd_sel_ex,
  ex_retr_pipe_sw_csr_addr_retr_2,
  debug_csr_req_addr,
  de_ex_pipe_sw_csr_addr_ex,
  ex_retr_pipe_gpr_wr_sel_retr_2,
  debug_gpr_req_addr,
  de_ex_pipe_gpr_wr_sel_ex,
  de_ex_pipe_branch_cond_ex,
  sw_csr_addr_de_1_7,
  sw_csr_addr_de_1_2,
  sw_csr_addr_de_1_0,
  sw_csr_addr_de_1_4,
  sw_csr_addr_de_1_1,
  sw_csr_addr_de_1_6,
  lsu_req_op,
  de_ex_pipe_lsu_op_ex,
  ex_retr_pipe_gpr_wr_mux_sel_retr,
  next_stage_state_de_1_sqmuxa_i,
  un2_next_stage_state_de_1z,
  ifu_expipe_resp_ready_1z,
  de_ex_pipe_gpr_rs3_rd_valid_ex9,
  de_ex_pipe_alu_op_sel_ex7_1z,
  de_ex_pipe_gpr_rs2_rd_valid_ex9,
  de_ex_pipe_gpr_rs1_rd_valid_ex6,
  N_773,
  gpr_wr_en_de,
  exu_update_result_reg_1z,
  ifu_expipe_req_branch_excpt_req_valid_1z,
  un4_exu_res_req_retr,
  gpr_rs1_rd_valid_de,
  bcu_op_completing_ex_3_0_i_5,
  de_ex_pipe_illegal_instr_ex_2,
  csr_wr_illegal_i_5,
  N_16_0,
  csr_wr_illegal_i_4,
  N_581,
  N_130_0,
  N_816,
  de_ex_pipe_gpr_rs2_rd_valid_ex_2,
  exu_result_valid_ex,
  bcu_op_sel_de,
  stage_state_de,
  N_280,
  ex_retr_pipe_gpr_wr_en_retr_2,
  de_ex_pipe_gpr_wr_en_ex,
  gpr_rs1_rd_valid_mux,
  de_ex_pipe_gpr_rs1_rd_valid_ex,
  gpr_wr_valid_retr,
  fence_de,
  trigger_op_addr_valid_de_1z,
  sw_csr_rd_op_de,
  lsu_ld_op_os,
  lsu_fence_op_os,
  lsu_flush_i,
  ifu_expipe_req_fenci_proceed,
  debug_mode_retire_mask_retr,
  de_ex_pipe_implicit_pseudo_instr_ex_2,
  N_360_i,
  N_59_2,
  exu_op_abort_ex_1z,
  debug_enter_retr,
  un11_gpr_rs2_stall_exu,
  wfi_waiting_reg,
  set_wfi_waiting,
  ex_retr_pipe_i_access_misalign_error_retr,
  ex_retr_pipe_i_access_mem_error_retr,
  instr_completing_retr_i_o2_3_RNI8RI5M_1z,
  lsu_resp_ready,
  N_355_i,
  lsu_req_wr_data_valid,
  N_7,
  N_278,
  debug_enter_req_de,
  N_766,
  N_765,
  N_713,
  N_742,
  N_743,
  N_744,
  N_745,
  N_746,
  N_747,
  N_748,
  N_749,
  N_750,
  N_751,
  N_752,
  N_753,
  N_754,
  N_755,
  N_756,
  N_757,
  N_758,
  N_759,
  N_760,
  N_761,
  N_762,
  N_763,
  N_764,
  N_767,
  N_768,
  N_769,
  N_770,
  N_771,
  dbreak_de,
  instr_completing_retr_i_a0_0,
  N_271_i,
  un3_ex_retr_pipe_sw_csr_wr_op_retr,
  fence_i_de,
  instr_completing_retr_i_a2_0_0,
  debug_mode_enter_0,
  ifu_expipe_resp_valid,
  ifu_expipe_resp_access_mem_error,
  ifu_expipe_resp_access_misalign_error,
  N_551,
  N_569_i,
  N_570_i,
  N_571_i,
  N_572_i,
  N_160_i,
  N_158_i,
  N_156_i,
  N_154_i,
  N_152_i,
  N_164_i,
  N_162_i,
  N_1233_i_1z,
  N_1232_i_1z,
  de_ex_pipe_trap_ret_ex_2,
  ex_retr_pipe_lsu_op_retr9,
  un1_ex_retr_pipe_lsu_op_retr_i_0,
  de_ex_pipe_gpr_rs2_rd_valid_ex,
  cmp_cond,
  ex_retr_pipe_sw_csr_rd_op_retr,
  de_ex_pipe_gpr_rs3_rd_valid_ex,
  un1_instruction_33_i,
  de_ex_pipe_illegal_instr_ex,
  de_ex_pipe_m_env_call_ex,
  de_ex_pipe_dbreak_ex,
  de_ex_pipe_i_access_mem_error_ex,
  de_ex_pipe_i_access_misalign_error_ex,
  ex_retr_pipe_m_env_call_retr,
  instr_completing_retr_i_a2_a0_0_1z,
  de_ex_pipe_fence_ex,
  debug_gpr_req_wr_en,
  debug_gpr_req_valid,
  dbreak_retr_1z,
  ex_retr_pipe_dbreak_retr,
  un29_csr_trigger_wr_hzd_de_1,
  un29_csr_trigger_wr_hzd_de_4,
  debug_exit_retr,
  soft_reset_taken_retr_1z,
  trace_exception,
  ex_retr_pipe_gpr_wr_sel_retr5,
  un1_exu_result_valid_retr_1z,
  illegal_instr_retr_1z,
  ex_retr_pipe_illegal_instr_retr,
  de_ex_pipe_shifter_unit_op_sel_ex7_1z,
  de_ex_pipe_fence_i_ex,
  ex_retr_pipe_fence_i_retr,
  de_ex_pipe_gpr_rs3_rd_valid_ex_2,
  debug_gpr_req_rd_en,
  de_ex_pipe_gpr_rs2_rd_sel_ex5,
  m_env_call_de,
  wfi_de,
  case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z,
  de_ex_pipe_bcu_op_sel_ex,
  debug_gpr_resp_valid_1z,
  gpr_rs2_rd_data_valid_7,
  N_1382,
  ifu_expipe_req_branch_excpt_req_fenci_1z,
  ex_retr_pipe_fence_i_retr_2,
  gpr_rs2_rd_valid_dbgpipe_1z,
  N_866,
  N_280_fast,
  stage_state_retr_fast,
  N_280_rep1,
  N_280_rep2,
  N_134,
  stage_state_retr_rep2,
  debug_enter_retr_rep1,
  gpr_rs2_rd_data_valid_ex,
  machine_implicit_wr_mtval_tval_wr_en,
  ex_retr_pipe_sw_csr_wr_op_retr18,
  formal_trace_reset_taken,
  gpr_N_5_mux,
  un7_gpr_rs2_stall_exu_3,
  d_m1_e_a0_2,
  un7_gpr_rs2_stall_exu_4,
  un7_gpr_rs2_stall_exu_5,
  un7_gpr_rs2_stall_exu_2,
  un1_instr_inhibit_ex_1z,
  lsu_flush_1z,
  ifu_expipe_req_branch_excpt_req_ready,
  stage_state_retr_rep1,
  ex_retr_pipe_exu_result_valid_retr,
  instr_completing_retr_i_a4_0_1z,
  gpr_wr_en_retr_1z,
  sw_csr_op_ready_retr,
  instr_completing_retr_i_0_1z,
  trigger_debug_enter_taken,
  instr_completing_retr_i_o2_1_1z,
  stage_state_retr,
  haltreq_debug_enter_taken,
  un1_gpr_wr_mux_sel_ex_i,
  un3_irq_stall_lsu_req,
  un1_irq_stall_lsu_req,
  instr_inhibit_ex_i_0,
  lsu_resp_valid,
  d_N_3_mux_3,
  gpr_N_3_mux_0,
  N_861_i,
  instr_accepted_retr_2_1z,
  un7_gpr_rd_rs1_completing_ex,
  ex_retr_pipe_gpr_wr_en_retr,
  instr_m2_e_3_1z,
  trace_priv_i,
  ebreak_debug_enter_taken,
  step_debug_enter_taken,
  stage_state_ex,
  de_ex_pipe_implicit_pseudo_instr_ex,
  de_ex_pipe_debug_enter_req_ex,
  lsu_req_ready,
  lsu_op_completing_ex_0_1z,
  lsu_req_valid_1z,
  N_3736_i,
  instr_accepted_ex_0_RNI58PHG_1z,
  N_3733_i,
  N_1716_i,
  un11_gpr_rs1_stall_exu_i
)
;
output un1_next_stage_state_ex_i_0 ;
input [1:0] de_ex_pipe_operand1_mux_sel_ex ;
input de_ex_pipe_operand0_mux_sel_ex_0 ;
output [4:0] gpr_wr_sel_de ;
output [4:0] gpr_rs1_rd_sel_de ;
output [31:0] gpr_wr_data_retr ;
input [31:0] ex_retr_pipe_exu_result_retr ;
input [31:0] lsu_resp_rd_data ;
input [31:0] sw_csr_rd_data_retr ;
output [1:0] de_ex_pipe_shifter_unit_op_sel_ex_1 ;
output [2:0] exu_result_mux_sel_de ;
output bcu_operand0_mux_sel_1_iv_i_0 ;
output [1:0] operand1_mux_sel_de ;
output [2:0] shifter_unit_places_sel_de ;
output [3:0] de_ex_pipe_lsu_op_ex_1 ;
output [1:0] gpr_wr_mux_sel_de ;
output [1:0] de_ex_pipe_branch_cond_ex_1 ;
output [4:0] alu_op_sel_de ;
output [3:0] lsu_op_de ;
output [31:0] immediate_de ;
output [4:0] de_ex_pipe_gpr_rs2_rd_sel_ex_2 ;
output operand0_mux_sel_de_0 ;
output [1:0] sw_csr_wr_op_de ;
input [31:0] de_ex_pipe_curr_pc_ex ;
input [31:1] lsu_req_addr ;
output shifter_unit_operand_sel_de_0 ;
input [11:2] ex_retr_pipe_sw_csr_addr_retr ;
output ex_retr_pipe_sw_csr_wr_op_retr_2_0 ;
output [1:0] bcu_operand1_mux_sel_de ;
input [4:0] de_ex_pipe_gpr_rs1_rd_sel_ex ;
input [2:0] de_ex_pipe_shifter_unit_places_sel_ex ;
input de_ex_pipe_shifter_unit_operand_sel_ex_0 ;
input [4:0] de_ex_pipe_alu_op_sel_ex ;
output [11:0] sw_csr_addr_de ;
output ex_retr_pipe_lsu_op_retr_1_0 ;
output ex_retr_pipe_gpr_wr_mux_sel_retr_2_0 ;
input de_ex_pipe_gpr_wr_mux_sel_ex_0 ;
input [1:0] de_ex_pipe_shifter_unit_op_sel_ex ;
input [1:0] ex_retr_pipe_sw_csr_wr_op_retr ;
input [3:0] lsu_op_ex_pipe_reg ;
output de_ex_pipe_alu_op_sel_ex_2_0 ;
input [31:0] ifu_expipe_resp_ireg ;
input [1:0] de_ex_pipe_trigger_ex ;
input ex_retr_pipe_gpr_wr_sel_retr_1 ;
input ex_retr_pipe_gpr_wr_sel_retr_0 ;
input ex_retr_pipe_gpr_wr_sel_retr_2_d0 ;
input ex_retr_pipe_gpr_wr_sel_retr_5 ;
input [3:0] ex_retr_pipe_lsu_op_retr ;
input [1:0] de_ex_pipe_sw_csr_wr_op_ex ;
input [1:0] de_ex_pipe_gpr_rs2_rd_sel_ex ;
output [11:2] ex_retr_pipe_sw_csr_addr_retr_2 ;
input [11:2] debug_csr_req_addr ;
input [11:2] de_ex_pipe_sw_csr_addr_ex ;
output [4:0] ex_retr_pipe_gpr_wr_sel_retr_2 ;
input [4:0] debug_gpr_req_addr ;
input [4:0] de_ex_pipe_gpr_wr_sel_ex ;
input [1:0] de_ex_pipe_branch_cond_ex ;
output sw_csr_addr_de_1_7 ;
output sw_csr_addr_de_1_2 ;
output sw_csr_addr_de_1_0 ;
output sw_csr_addr_de_1_4 ;
output sw_csr_addr_de_1_1 ;
output sw_csr_addr_de_1_6 ;
output [3:0] lsu_req_op ;
input [3:0] de_ex_pipe_lsu_op_ex ;
input [1:0] ex_retr_pipe_gpr_wr_mux_sel_retr ;
output next_stage_state_de_1_sqmuxa_i ;
output un2_next_stage_state_de_1z ;
output ifu_expipe_resp_ready_1z ;
output de_ex_pipe_gpr_rs3_rd_valid_ex9 ;
output de_ex_pipe_alu_op_sel_ex7_1z ;
output de_ex_pipe_gpr_rs2_rd_valid_ex9 ;
output de_ex_pipe_gpr_rs1_rd_valid_ex6 ;
output N_773 ;
output gpr_wr_en_de ;
output exu_update_result_reg_1z ;
output ifu_expipe_req_branch_excpt_req_valid_1z ;
input un4_exu_res_req_retr ;
output gpr_rs1_rd_valid_de ;
output bcu_op_completing_ex_3_0_i_5 ;
output de_ex_pipe_illegal_instr_ex_2 ;
input csr_wr_illegal_i_5 ;
input N_16_0 ;
input csr_wr_illegal_i_4 ;
input N_581 ;
input N_130_0 ;
input N_816 ;
output de_ex_pipe_gpr_rs2_rd_valid_ex_2 ;
input exu_result_valid_ex ;
output bcu_op_sel_de ;
input stage_state_de ;
output N_280 ;
output ex_retr_pipe_gpr_wr_en_retr_2 ;
input de_ex_pipe_gpr_wr_en_ex ;
output gpr_rs1_rd_valid_mux ;
input de_ex_pipe_gpr_rs1_rd_valid_ex ;
output gpr_wr_valid_retr ;
output fence_de ;
output trigger_op_addr_valid_de_1z ;
output sw_csr_rd_op_de ;
input lsu_ld_op_os ;
input lsu_fence_op_os ;
output lsu_flush_i ;
output ifu_expipe_req_fenci_proceed ;
input debug_mode_retire_mask_retr ;
output de_ex_pipe_implicit_pseudo_instr_ex_2 ;
output N_360_i ;
input N_59_2 ;
output exu_op_abort_ex_1z ;
input debug_enter_retr ;
input un11_gpr_rs2_stall_exu ;
input wfi_waiting_reg ;
input set_wfi_waiting ;
input ex_retr_pipe_i_access_misalign_error_retr ;
input ex_retr_pipe_i_access_mem_error_retr ;
output instr_completing_retr_i_o2_3_RNI8RI5M_1z ;
output lsu_resp_ready ;
output N_355_i ;
input lsu_req_wr_data_valid ;
input N_7 ;
output N_278 ;
input debug_enter_req_de ;
output N_766 ;
output N_765 ;
output N_713 ;
output N_742 ;
output N_743 ;
output N_744 ;
output N_745 ;
output N_746 ;
output N_747 ;
output N_748 ;
output N_749 ;
output N_750 ;
output N_751 ;
output N_752 ;
output N_753 ;
output N_754 ;
output N_755 ;
output N_756 ;
output N_757 ;
output N_758 ;
output N_759 ;
output N_760 ;
output N_761 ;
output N_762 ;
output N_763 ;
output N_764 ;
output N_767 ;
output N_768 ;
output N_769 ;
output N_770 ;
output N_771 ;
output dbreak_de ;
output instr_completing_retr_i_a0_0 ;
output N_271_i ;
input un3_ex_retr_pipe_sw_csr_wr_op_retr ;
output fence_i_de ;
output instr_completing_retr_i_a2_0_0 ;
input debug_mode_enter_0 ;
input ifu_expipe_resp_valid ;
input ifu_expipe_resp_access_mem_error ;
input ifu_expipe_resp_access_misalign_error ;
input N_551 ;
input N_569_i ;
input N_570_i ;
input N_571_i ;
input N_572_i ;
output N_160_i ;
output N_158_i ;
output N_156_i ;
output N_154_i ;
output N_152_i ;
output N_164_i ;
output N_162_i ;
output N_1233_i_1z ;
output N_1232_i_1z ;
output de_ex_pipe_trap_ret_ex_2 ;
output ex_retr_pipe_lsu_op_retr9 ;
output un1_ex_retr_pipe_lsu_op_retr_i_0 ;
input de_ex_pipe_gpr_rs2_rd_valid_ex ;
input cmp_cond ;
input ex_retr_pipe_sw_csr_rd_op_retr ;
input de_ex_pipe_gpr_rs3_rd_valid_ex ;
output un1_instruction_33_i ;
input de_ex_pipe_illegal_instr_ex ;
input de_ex_pipe_m_env_call_ex ;
input de_ex_pipe_dbreak_ex ;
input de_ex_pipe_i_access_mem_error_ex ;
input de_ex_pipe_i_access_misalign_error_ex ;
input ex_retr_pipe_m_env_call_retr ;
output instr_completing_retr_i_a2_a0_0_1z ;
input de_ex_pipe_fence_ex ;
input debug_gpr_req_wr_en ;
input debug_gpr_req_valid ;
output dbreak_retr_1z ;
input ex_retr_pipe_dbreak_retr ;
output un29_csr_trigger_wr_hzd_de_1 ;
output un29_csr_trigger_wr_hzd_de_4 ;
input debug_exit_retr ;
output soft_reset_taken_retr_1z ;
input trace_exception ;
output ex_retr_pipe_gpr_wr_sel_retr5 ;
output un1_exu_result_valid_retr_1z ;
output illegal_instr_retr_1z ;
input ex_retr_pipe_illegal_instr_retr ;
output de_ex_pipe_shifter_unit_op_sel_ex7_1z ;
input de_ex_pipe_fence_i_ex ;
input ex_retr_pipe_fence_i_retr ;
output de_ex_pipe_gpr_rs3_rd_valid_ex_2 ;
input debug_gpr_req_rd_en ;
output de_ex_pipe_gpr_rs2_rd_sel_ex5 ;
output m_env_call_de ;
output wfi_de ;
output case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z ;
input de_ex_pipe_bcu_op_sel_ex ;
output debug_gpr_resp_valid_1z ;
input gpr_rs2_rd_data_valid_7 ;
output N_1382 ;
output ifu_expipe_req_branch_excpt_req_fenci_1z ;
output ex_retr_pipe_fence_i_retr_2 ;
output gpr_rs2_rd_valid_dbgpipe_1z ;
output N_866 ;
output N_280_fast ;
input stage_state_retr_fast ;
output N_280_rep1 ;
output N_280_rep2 ;
output N_134 ;
input stage_state_retr_rep2 ;
input debug_enter_retr_rep1 ;
output gpr_rs2_rd_data_valid_ex ;
input machine_implicit_wr_mtval_tval_wr_en ;
output ex_retr_pipe_sw_csr_wr_op_retr18 ;
input formal_trace_reset_taken ;
output gpr_N_5_mux ;
input un7_gpr_rs2_stall_exu_3 ;
input d_m1_e_a0_2 ;
input un7_gpr_rs2_stall_exu_4 ;
input un7_gpr_rs2_stall_exu_5 ;
input un7_gpr_rs2_stall_exu_2 ;
output un1_instr_inhibit_ex_1z ;
output lsu_flush_1z ;
input ifu_expipe_req_branch_excpt_req_ready ;
input stage_state_retr_rep1 ;
input ex_retr_pipe_exu_result_valid_retr ;
output instr_completing_retr_i_a4_0_1z ;
output gpr_wr_en_retr_1z ;
input sw_csr_op_ready_retr ;
output instr_completing_retr_i_0_1z ;
input trigger_debug_enter_taken ;
output instr_completing_retr_i_o2_1_1z ;
input stage_state_retr ;
input haltreq_debug_enter_taken ;
output un1_gpr_wr_mux_sel_ex_i ;
input un3_irq_stall_lsu_req ;
input un1_irq_stall_lsu_req ;
output instr_inhibit_ex_i_0 ;
input lsu_resp_valid ;
output d_N_3_mux_3 ;
output gpr_N_3_mux_0 ;
output N_861_i ;
output instr_accepted_retr_2_1z ;
output un7_gpr_rd_rs1_completing_ex ;
input ex_retr_pipe_gpr_wr_en_retr ;
output instr_m2_e_3_1z ;
input trace_priv_i ;
input ebreak_debug_enter_taken ;
input step_debug_enter_taken ;
input stage_state_ex ;
input de_ex_pipe_implicit_pseudo_instr_ex ;
input de_ex_pipe_debug_enter_req_ex ;
input lsu_req_ready ;
output lsu_op_completing_ex_0_1z ;
output lsu_req_valid_1z ;
output N_3736_i ;
output instr_accepted_ex_0_RNI58PHG_1z ;
output N_3733_i ;
output N_1716_i ;
output un11_gpr_rs1_stall_exu_i ;
wire un1_next_stage_state_ex_i_0 ;
wire de_ex_pipe_operand0_mux_sel_ex_0 ;
wire bcu_operand0_mux_sel_1_iv_i_0 ;
wire operand0_mux_sel_de_0 ;
wire shifter_unit_operand_sel_de_0 ;
wire ex_retr_pipe_sw_csr_wr_op_retr_2_0 ;
wire de_ex_pipe_shifter_unit_operand_sel_ex_0 ;
wire ex_retr_pipe_lsu_op_retr_1_0 ;
wire ex_retr_pipe_gpr_wr_mux_sel_retr_2_0 ;
wire de_ex_pipe_gpr_wr_mux_sel_ex_0 ;
wire de_ex_pipe_alu_op_sel_ex_2_0 ;
wire ex_retr_pipe_gpr_wr_sel_retr_1 ;
wire ex_retr_pipe_gpr_wr_sel_retr_0 ;
wire ex_retr_pipe_gpr_wr_sel_retr_2_d0 ;
wire ex_retr_pipe_gpr_wr_sel_retr_5 ;
wire sw_csr_addr_de_1_7 ;
wire sw_csr_addr_de_1_2 ;
wire sw_csr_addr_de_1_0 ;
wire sw_csr_addr_de_1_4 ;
wire sw_csr_addr_de_1_1 ;
wire sw_csr_addr_de_1_6 ;
wire next_stage_state_de_1_sqmuxa_i ;
wire un2_next_stage_state_de_1z ;
wire ifu_expipe_resp_ready_1z ;
wire de_ex_pipe_gpr_rs3_rd_valid_ex9 ;
wire de_ex_pipe_alu_op_sel_ex7_1z ;
wire de_ex_pipe_gpr_rs2_rd_valid_ex9 ;
wire de_ex_pipe_gpr_rs1_rd_valid_ex6 ;
wire N_773 ;
wire gpr_wr_en_de ;
wire exu_update_result_reg_1z ;
wire ifu_expipe_req_branch_excpt_req_valid_1z ;
wire un4_exu_res_req_retr ;
wire gpr_rs1_rd_valid_de ;
wire bcu_op_completing_ex_3_0_i_5 ;
wire de_ex_pipe_illegal_instr_ex_2 ;
wire csr_wr_illegal_i_5 ;
wire N_16_0 ;
wire csr_wr_illegal_i_4 ;
wire N_581 ;
wire N_130_0 ;
wire N_816 ;
wire de_ex_pipe_gpr_rs2_rd_valid_ex_2 ;
wire exu_result_valid_ex ;
wire bcu_op_sel_de ;
wire stage_state_de ;
wire N_280 ;
wire ex_retr_pipe_gpr_wr_en_retr_2 ;
wire de_ex_pipe_gpr_wr_en_ex ;
wire gpr_rs1_rd_valid_mux ;
wire de_ex_pipe_gpr_rs1_rd_valid_ex ;
wire gpr_wr_valid_retr ;
wire fence_de ;
wire trigger_op_addr_valid_de_1z ;
wire sw_csr_rd_op_de ;
wire lsu_ld_op_os ;
wire lsu_fence_op_os ;
wire lsu_flush_i ;
wire ifu_expipe_req_fenci_proceed ;
wire debug_mode_retire_mask_retr ;
wire de_ex_pipe_implicit_pseudo_instr_ex_2 ;
wire N_360_i ;
wire N_59_2 ;
wire exu_op_abort_ex_1z ;
wire debug_enter_retr ;
wire un11_gpr_rs2_stall_exu ;
wire wfi_waiting_reg ;
wire set_wfi_waiting ;
wire ex_retr_pipe_i_access_misalign_error_retr ;
wire ex_retr_pipe_i_access_mem_error_retr ;
wire instr_completing_retr_i_o2_3_RNI8RI5M_1z ;
wire lsu_resp_ready ;
wire N_355_i ;
wire lsu_req_wr_data_valid ;
wire N_7 ;
wire N_278 ;
wire debug_enter_req_de ;
wire N_766 ;
wire N_765 ;
wire N_713 ;
wire N_742 ;
wire N_743 ;
wire N_744 ;
wire N_745 ;
wire N_746 ;
wire N_747 ;
wire N_748 ;
wire N_749 ;
wire N_750 ;
wire N_751 ;
wire N_752 ;
wire N_753 ;
wire N_754 ;
wire N_755 ;
wire N_756 ;
wire N_757 ;
wire N_758 ;
wire N_759 ;
wire N_760 ;
wire N_761 ;
wire N_762 ;
wire N_763 ;
wire N_764 ;
wire N_767 ;
wire N_768 ;
wire N_769 ;
wire N_770 ;
wire N_771 ;
wire dbreak_de ;
wire instr_completing_retr_i_a0_0 ;
wire N_271_i ;
wire un3_ex_retr_pipe_sw_csr_wr_op_retr ;
wire fence_i_de ;
wire instr_completing_retr_i_a2_0_0 ;
wire debug_mode_enter_0 ;
wire ifu_expipe_resp_valid ;
wire ifu_expipe_resp_access_mem_error ;
wire ifu_expipe_resp_access_misalign_error ;
wire N_551 ;
wire N_569_i ;
wire N_570_i ;
wire N_571_i ;
wire N_572_i ;
wire N_160_i ;
wire N_158_i ;
wire N_156_i ;
wire N_154_i ;
wire N_152_i ;
wire N_164_i ;
wire N_162_i ;
wire N_1233_i_1z ;
wire N_1232_i_1z ;
wire de_ex_pipe_trap_ret_ex_2 ;
wire ex_retr_pipe_lsu_op_retr9 ;
wire un1_ex_retr_pipe_lsu_op_retr_i_0 ;
wire de_ex_pipe_gpr_rs2_rd_valid_ex ;
wire cmp_cond ;
wire ex_retr_pipe_sw_csr_rd_op_retr ;
wire de_ex_pipe_gpr_rs3_rd_valid_ex ;
wire un1_instruction_33_i ;
wire de_ex_pipe_illegal_instr_ex ;
wire de_ex_pipe_m_env_call_ex ;
wire de_ex_pipe_dbreak_ex ;
wire de_ex_pipe_i_access_mem_error_ex ;
wire de_ex_pipe_i_access_misalign_error_ex ;
wire ex_retr_pipe_m_env_call_retr ;
wire instr_completing_retr_i_a2_a0_0_1z ;
wire de_ex_pipe_fence_ex ;
wire debug_gpr_req_wr_en ;
wire debug_gpr_req_valid ;
wire dbreak_retr_1z ;
wire ex_retr_pipe_dbreak_retr ;
wire un29_csr_trigger_wr_hzd_de_1 ;
wire un29_csr_trigger_wr_hzd_de_4 ;
wire debug_exit_retr ;
wire soft_reset_taken_retr_1z ;
wire trace_exception ;
wire ex_retr_pipe_gpr_wr_sel_retr5 ;
wire un1_exu_result_valid_retr_1z ;
wire illegal_instr_retr_1z ;
wire ex_retr_pipe_illegal_instr_retr ;
wire de_ex_pipe_shifter_unit_op_sel_ex7_1z ;
wire de_ex_pipe_fence_i_ex ;
wire ex_retr_pipe_fence_i_retr ;
wire de_ex_pipe_gpr_rs3_rd_valid_ex_2 ;
wire debug_gpr_req_rd_en ;
wire de_ex_pipe_gpr_rs2_rd_sel_ex5 ;
wire m_env_call_de ;
wire wfi_de ;
wire case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z ;
wire de_ex_pipe_bcu_op_sel_ex ;
wire debug_gpr_resp_valid_1z ;
wire gpr_rs2_rd_data_valid_7 ;
wire N_1382 ;
wire ifu_expipe_req_branch_excpt_req_fenci_1z ;
wire ex_retr_pipe_fence_i_retr_2 ;
wire gpr_rs2_rd_valid_dbgpipe_1z ;
wire N_866 ;
wire N_280_fast ;
wire stage_state_retr_fast ;
wire N_280_rep1 ;
wire N_280_rep2 ;
wire N_134 ;
wire stage_state_retr_rep2 ;
wire debug_enter_retr_rep1 ;
wire gpr_rs2_rd_data_valid_ex ;
wire machine_implicit_wr_mtval_tval_wr_en ;
wire ex_retr_pipe_sw_csr_wr_op_retr18 ;
wire formal_trace_reset_taken ;
wire gpr_N_5_mux ;
wire un7_gpr_rs2_stall_exu_3 ;
wire d_m1_e_a0_2 ;
wire un7_gpr_rs2_stall_exu_4 ;
wire un7_gpr_rs2_stall_exu_5 ;
wire un7_gpr_rs2_stall_exu_2 ;
wire un1_instr_inhibit_ex_1z ;
wire lsu_flush_1z ;
wire ifu_expipe_req_branch_excpt_req_ready ;
wire stage_state_retr_rep1 ;
wire ex_retr_pipe_exu_result_valid_retr ;
wire instr_completing_retr_i_a4_0_1z ;
wire gpr_wr_en_retr_1z ;
wire sw_csr_op_ready_retr ;
wire instr_completing_retr_i_0_1z ;
wire trigger_debug_enter_taken ;
wire instr_completing_retr_i_o2_1_1z ;
wire stage_state_retr ;
wire haltreq_debug_enter_taken ;
wire un1_gpr_wr_mux_sel_ex_i ;
wire un3_irq_stall_lsu_req ;
wire un1_irq_stall_lsu_req ;
wire instr_inhibit_ex_i_0 ;
wire lsu_resp_valid ;
wire d_N_3_mux_3 ;
wire gpr_N_3_mux_0 ;
wire N_861_i ;
wire instr_accepted_retr_2_1z ;
wire un7_gpr_rd_rs1_completing_ex ;
wire ex_retr_pipe_gpr_wr_en_retr ;
wire instr_m2_e_3_1z ;
wire trace_priv_i ;
wire ebreak_debug_enter_taken ;
wire step_debug_enter_taken ;
wire stage_state_ex ;
wire de_ex_pipe_implicit_pseudo_instr_ex ;
wire de_ex_pipe_debug_enter_req_ex ;
wire lsu_req_ready ;
wire lsu_op_completing_ex_0_1z ;
wire lsu_req_valid_1z ;
wire N_3736_i ;
wire instr_accepted_ex_0_RNI58PHG_1z ;
wire N_3733_i ;
wire N_1716_i ;
wire un11_gpr_rs1_stall_exu_i ;
wire [31:8] instruction_m_0;
wire [3:3] rv32c_dec_gpr_wr_sel_m_1;
wire [3:0] rv32c_dec_gpr_wr_sel_m;
wire [2:1] rv32i_dec_shifter_unit_places_2;
wire [2:2] rv32i_dec_shifter_unit_places_3;
wire [0:0] rv32c_dec_lsu_op_1_iv_2_Z;
wire [0:0] rv32c_dec_lsu_op_1_iv_1_Z;
wire [2:0] rv32c_dec_lsu_op;
wire [1:1] rv32c_dec_gpr_rs1_rd_sel_0_iv_2_1_Z;
wire [1:1] rv32c_dec_gpr_rs1_rd_sel_0_iv_2_Z;
wire [0:0] rv32i_dec_immediate_0_iv_1_Z;
wire [16:0] rv32i_dec_immediate;
wire [2:2] rv32i_dec_alu_op_sel_0_a5_2_1_0_Z;
wire [16:9] rv32c_dec_immediate_13_m_Z;
wire [0:0] ex_retr_pipe_sw_csr_wr_op_retr_2_iv_0_a2_0_0;
wire [3:0] rv32c_dec_gpr_rs2_rd_sel_m_0;
wire [12:4] instruction_m;
wire [4:4] rv32c_dec_gpr_rs1_rd_sel_19_m_1;
wire [30:17] instruction_m_1;
wire [24:12] instruction_m_2;
wire [20:8] instruction_m_3;
wire [1:0] un3_branch_cond_ex;
wire [0:0] rv32m_dec_alu_op_sel_m_1;
wire [12:7] instruction_m_5;
wire [4:4] rv32i_dec_alu_op_sel_m_1;
wire [4:4] rv32c_dec_gpr_rs2_rd_sel_m_1;
wire [2:0] rv32c_dec_alu_op_sel_1_iv_0_Z;
wire [11:11] rv32i_dec_immediate_1_iv_0_Z;
wire [2:1] rv32m_dec_alu_op_sel_m;
wire [0:0] rv32c_dec_operand0_mux_sel;
wire [4:0] gpr_rs2_rd_sel_1_iv_0_Z;
wire [1:1] rv32i_dec_operand1_mux_sel_m_1;
wire [4:1] rv32i_dec_immediate_1_iv_1_Z;
wire [0:0] rv32i_dec_operand1_mux_sel_0_a2_0_2_Z;
wire [0:0] rv32c_dec_lsu_op_1_iv_2_tz_0_Z;
wire [0:0] rv32i_dec_gpr_wr_mux_sel_0_a6_1_Z;
wire [5:5] rv32i_dec_immediate_tz;
wire [0:0] rv32c_dec_branch_cond;
wire [0:0] rv32c_dec_exu_result_mux_sel_m_0;
wire [0:0] rv32c_dec_alu_op_sel_1_iv_3_Z;
wire [0:0] rv32c_dec_alu_op_sel_1_iv_2_Z;
wire [10:10] rv32c_dec_immediate_0_iv_0_Z;
wire [6:2] rv32c_dec_immediate_1_iv_0_Z;
wire [5:5] rv32c_dec_immediate_1_Z;
wire [0:0] rv32i_dec_exu_result_mux_sel_0_a2_0_0_Z;
wire [2:0] rv32i_dec_lsu_op;
wire [4:4] rv32c_dec_immediate_0_Z;
wire [1:0] rv32c_dec_immediate_tz;
wire [2:2] rv32c_dec_exu_result_mux_sel;
wire [1:1] rv32c_dec_operand1_mux_sel_m;
wire [12:12] rv32i_dec_immediate_Z;
wire [31:31] instruction_m_8;
wire [1:1] rv32c_dec_gpr_wr_mux_sel_m_4;
wire [6:6] rv32c_dec_immediate_1_iv_1_Z;
wire [7:7] rv32c_dec_immediate_2_iv_0_Z;
wire [9:9] rv32c_dec_immediate_13_m_1_Z;
wire [1:1] rv32c_dec_gpr_wr_mux_sel_m;
wire [1:0] rv32c_dec_exu_result_mux_sel_m;
wire [1:0] rv32i_dec_gpr_wr_mux_sel;
wire [15:15] rv32c_dec_immediate_1;
wire [1:1] rv32c_dec_shifter_unit_places;
wire [2:1] rv32c_dec_gpr_wr_sel_2_Z;
wire [2:1] rv32c_dec_gpr_wr_sel_1_Z;
wire [0:0] rv32i_dec_operand1_mux_sel_0_1_Z;
wire [0:0] rv32i_dec_alu_op_sel_0_1_Z;
wire [0:0] rv32i_dec_alu_op_sel_0_0_Z;
wire [0:0] rv32c_dec_operand1_mux_sel_1_iv_i_a3_1_Z;
wire [4:4] rv32c_dec_immediate_1_iv_1_tz_Z;
wire [0:0] rv32i_dec_operand0_mux_sel_Z;
wire [2:2] rv32i_dec_alu_op_sel_0_RNO_Z;
wire [4:4] rv32c_dec_gpr_rs1_rd_sel_tz;
wire [4:0] rv32i_dec_gpr_rs2_rd_sel_m;
wire [2:0] rv32c_dec_alu_op_sel_m;
wire [17:4] rv32c_dec_immediate;
wire [1:1] rv32i_dec_gpr_wr_mux_sel_0_0_Z;
wire [6:6] rv32c_dec_immediate_1_iv_3_Z;
wire [7:7] rv32c_dec_immediate_2_iv_2_Z;
wire [0:0] rv32i_dec_branch_cond_Z;
wire [6:3] rv32c_dec_immediate_Z;
wire [0:0] rv32c_dec_shifter_unit_op_sel_m;
wire [2:0] rv32c_dec_gpr_rs1_rd_sel_1_iv_0_Z;
wire [0:0] rv32c_dec_operand1_mux_sel_1_iv_i_a3_3_Z;
wire [0:0] rv32i_dec_operand1_mux_sel;
wire [1:1] rv32i_dec_shifter_unit_op_sel_m;
wire [2:1] rv32i_dec_alu_op_sel;
wire [2:0] rv32i_dec_exu_result_mux_sel_m;
wire [1:1] rv32i_dec_shifter_unit_places_1;
wire [0:0] rv32i_dec_shifter_unit_op_sel_2;
wire [0:0] alu_op_sel_1_iv_0_Z;
wire [0:0] branch_cond_iv_0_Z;
wire [0:0] rv32i_dec_exu_result_mux_sel_0_0_Z;
wire [0:0] rv32c_dec_operand1_mux_sel_m_0;
wire [3:3] rv32c_dec_gpr_rs1_rd_sel;
wire [0:0] rv32i_dec_shifter_unit_op_sel;
wire [0:0] bcu_operand0_mux_sel_1_iv_2_Z;
wire [2:0] rv32c_dec_gpr_rs1_rd_sel_m;
wire [31:0] gpr_wr_data_retr_2;
wire [3:0] rv32i_dec_gpr_wr_sel_m;
wire [2:0] rv32i_dec_gpr_rs1_rd_sel_m;
wire [4:1] gpr_rs1_rd_sel_1_iv_0_Z;
wire [4:1] gpr_wr_sel_1_iv_0_Z;
wire un11_gpr_rs1_stall_exu ;
wire instr_accepted_ex_2_1_RNIK8DUB_Z ;
wire ex_retr_exu_res_accept_retr_3_Z ;
wire alu_op_completing_ex ;
wire bcu_op_complete_ex ;
wire de_ex_pipe_lsu_op_ex7_Z ;
wire un3_instr_inhibit_ex_Z ;
wire gpr_rs1_rd_data_valid_ex_0_a2_0_sx_Z ;
wire un1_instruction_14_i ;
wire un1_instruction_38_i ;
wire un1_instruction_15_i ;
wire instr_completing_retr_i_o2_1_1_Z ;
wire lsu_op_complete_ex_out ;
wire bcu_op_complete_ex_0_Z ;
wire lsu_op_complete_ex_0_1 ;
wire ifu_expipe_resp_ready_a0_a2_Z ;
wire instr_m2_e_3_1_Z ;
wire un7_m4_1 ;
wire un7_m4_xx_mm_1 ;
wire un7_m4_xx_mm_1_0 ;
wire bcu_m6_i_a4_0_1 ;
wire bcu_m6_i ;
wire N_861_i_sx ;
wire instr_completing_ex_2_sx_Z ;
wire instr_completing_ex_2_N_3L3_Z ;
wire instr_completing_ex_2_2_Z ;
wire instr_completing_ex_2_Z ;
wire gpr_rs2_rd_valid_ex_Z ;
wire un8_gpr_rd_rs2_completing_ex_Z ;
wire instr_completing_ex_2_N_5L7_N_3L3_Z ;
wire instr_completing_ex_2_x_Z ;
wire instr_completing_ex_2_N_5L7_Z ;
wire gpr_rd_rs1_complete_ex_Z ;
wire instr_accepted_retr_2_1_Z ;
wire instr_is_lsu_ldstr_reg_ex_Z ;
wire ifu_m8_i_1 ;
wire un1_implicit_pseudo_instr_de ;
wire instr_accepted_ex_0_N_4L5_0_1_Z ;
wire ifu_N_6 ;
wire instr_accepted_ex_0_N_4L5_0_Z ;
wire instr_valid_de_2_Z ;
wire ifu_expipe_resp_ready_9_Z ;
wire instr_completing_retr_i_1_N_2L1_Z ;
wire instr_completing_retr_i_1_RNO_Z ;
wire N_907 ;
wire N_563 ;
wire instr_completing_retr_i_a4_0_1_Z ;
wire N_612 ;
wire gpr_wr_completing_retr_1_1_Z ;
wire bcu_op_completing_ex_3_0_i_5_5 ;
wire ifu_expipe_resp_ready_a0_a1_2_1_Z ;
wire ifu_expipe_resp_ready_a0_a1_2_Z ;
wire un6_lsu_op_complete_ex_Z ;
wire ifu_expipe_resp_ready_a2_1_Z ;
wire ifu_expipe_resp_ready_0_a0_1_Z ;
wire ifu_expipe_resp_ready_11_1 ;
wire instr_accepted_ex_0_N_3L3_Z ;
wire instr_accepted_ex_0_1 ;
wire gpr_rd_rs3_complete_ex_0_Z ;
wire instr_accepted_ex_0_N_4L5_N_2L1_Z ;
wire instr_accepted_ex_0_N_4L5_N_3L3_Z ;
wire instr_accepted_ex_2_c_Z ;
wire lsu_op_complete_ex_d_Z ;
wire instr_accepted_ex_0_N_4L5_N_4L5_Z ;
wire instr_accepted_ex_0_N_4L5_N_5L7_Z ;
wire gpr_m3_e_1_Z ;
wire gpr_m3_e_5_N_2L1_Z ;
wire gpr_wr_en_retr_RNI488N22_Z ;
wire gpr_m3_e_5 ;
wire un1_instr_inhibit_ex_1_Z ;
wire ifu_m6_1 ;
wire gpr_rd_rs1_complete_ex_N_2L1_1_Z ;
wire gpr_rd_rs1_complete_ex_1 ;
wire instr_accepted_retr_2_0_Z ;
wire instr_completing_ex_1_Z ;
wire un7_gpr_rd_rs3_completing_ex ;
wire ex_retr_pipe_sw_csr_wr_op_retr18_0_1 ;
wire instr_completing_ex_2_N_5L7_N_2L1_Z ;
wire un6_shift_op_complete_ex ;
wire gpr_rd_rs1_complete_ex_out ;
wire gpr_m3_1_0_Z ;
wire gpr_m3_1 ;
wire bcu_op_completing_ex_3_0_i_a2_1_0 ;
wire bcu_m6_i_a4_0_d ;
wire alu_op_complete_ex_a1_1_Z ;
wire instr_completing_ex_2_N_2L1_Z ;
wire instr_completing_ex_Z ;
wire alu_op_complete_ex_out ;
wire instr_completing_ex_3_0 ;
wire instr_completing_ex_2_2_1_Z ;
wire alu_op_complete_ex_a3_Z ;
wire alu_op_complete_ex_a0_0_Z ;
wire ifu_expipe_resp_ready_a0_2_5_1_Z ;
wire ifu_m2_0_a3_0_2 ;
wire ifu_expipe_resp_ready_a0_2_3 ;
wire rv32i_dec_gpr_wr_valid_cnst_1 ;
wire m17_2_1 ;
wire m17_1_0 ;
wire rv32i_dec_mnemonic4949 ;
wire N_24_mux ;
wire i9_mux ;
wire rv32c_dec_gpr_wr_sel_sn_N_10_mux ;
wire case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z ;
wire rv32c_dec_gpr_wr_sel_sn_N_6 ;
wire un1_instruction_37_Z ;
wire un1_instruction_13 ;
wire rv32c_dec_gpr_wr_sel_sn_N_7 ;
wire N_163 ;
wire m15_1 ;
wire N_46_mux ;
wire N_7_1 ;
wire m12_1 ;
wire N_559_1 ;
wire rv32i_dec_mnemonic4916_5 ;
wire N_13 ;
wire N_24_mux_0 ;
wire rv32c_dec_mnemonic_1_m_0 ;
wire un1_instruction_26_1 ;
wire rv32c_dec_mnemonic2130 ;
wire rv32i_dec_mnemonic4919_3 ;
wire un1_instruction_11_i ;
wire rv32c_dec_gpr_rs2_rd_valid_m_1 ;
wire rv32c_dec_mnemonic1881 ;
wire rv32c_dec_gpr_rs2_rd_valid_m ;
wire un1_rv32c_dec_mnemonic2125_4_i ;
wire rv32c_dec_mnemonic2115 ;
wire un83_rv32i_dec_gpr_wr_valid ;
wire m22_1 ;
wire N_2 ;
wire un1_rv32i_dec_mnemonic4960_1_i_a17_2_0 ;
wire i5_mux ;
wire un1_instruction_38_1_Z ;
wire rv32c_dec_mnemonic2131 ;
wire un1_instruction_20_1_Z ;
wire un1_instruction_15_Z ;
wire rv32c_dec_mnemonic2112 ;
wire rv32c_dec_mnemonic2118 ;
wire un1_instruction_24_i ;
wire un1_instruction_7_i ;
wire N_155 ;
wire N_26 ;
wire N_1589_tz ;
wire rv32c_dec_mnemonic2133 ;
wire un1_rv32c_dec_mnemonic2114_1_3_Z ;
wire rv32c_dec_mnemonic2135 ;
wire un1_rv32c_dec_mnemonic2114_1_i ;
wire N_118 ;
wire N_130 ;
wire N_2_0 ;
wire N_6 ;
wire ifu_expipe_resp_ready_a4_1_a2_0_0_Z ;
wire instr_completing_ex_3_s_1_2 ;
wire ifu_expipe_resp_ready_a4_d ;
wire un1_instruction_44_i ;
wire rv32i_dec_mnemonic4958_1 ;
wire rv32i_dec_mnemonic4957_1_0_0 ;
wire rv32i_dec_mnemonic4958_1_0_0 ;
wire rv32i_dec_mnemonic4954_0 ;
wire un1_rv32c_dec_mnemonic2137_1_2_a3_0_0_Z ;
wire gpr_wr_valid_retr_1_1_0_Z ;
wire gpr_rs1_rd_valid_mux_0_a2_0_0_1_Z ;
wire rv32c_dec_illegal_instr_m_0 ;
wire rv32c_dec_fence_i_m_0 ;
wire rv32m_dec_mnemonic847_0 ;
wire rv32c_dec_mnemonic2126 ;
wire un1_rv32c_dec_mnemonic2137_1_2_a2_0_Z ;
wire rv32i_dec_mnemonic4954 ;
wire rv32i_dec_mnemonic4951 ;
wire N_522_1 ;
wire N_477_2 ;
wire rv32m_dec_mnemonic851_0 ;
wire rv32i_dec_mnemonic4949_25_0 ;
wire N_561_1 ;
wire N_90_2 ;
wire un1_instruction_22_i ;
wire rv32i_dec_mnemonic4926_4 ;
wire N_46_3 ;
wire rv32i_dec_mnemonic4958 ;
wire rv32i_instr_decoded_8 ;
wire N_545_2 ;
wire N_542 ;
wire N_184_2 ;
wire rv32i_dec_mnemonic4960 ;
wire rv32i_dec_mnemonic4956 ;
wire un1_rv32c_dec_mnemonic2119_1_i ;
wire rv32c_dec_mnemonic2116 ;
wire N_537_2 ;
wire rv32i_dec_mnemonic4952_5 ;
wire rv32c_dec_mnemonic2119_2 ;
wire N_1194 ;
wire N_46_1 ;
wire N_17_1 ;
wire rv32i_dec_gpr_rs2_rd_valid_m_3 ;
wire N_157_2 ;
wire rv32c_dec_mnemonic2129_2 ;
wire N_574 ;
wire N_553 ;
wire N_863 ;
wire un1_instruction_29_5_Z ;
wire N_163_1 ;
wire rv32i_dec_mnemonic4953_5 ;
wire rv32c_dec_mnemonic2115_i_2 ;
wire N_125 ;
wire rv32c_dec_mnemonic2135_0 ;
wire N_10 ;
wire N_163_2 ;
wire rv32i_dec_mnemonic4956_i_14 ;
wire rv32i_dec_mnemonic4948_i_12 ;
wire un1_instruction ;
wire un1_instruction_14_1 ;
wire rv32c_dec_mnemonic2123_1 ;
wire rv32c_dec_mnemonic2121_1 ;
wire rv32c_dec_bcu_op_sel_2 ;
wire N_582 ;
wire N_22 ;
wire un1_instruction_27_2_Z ;
wire N_201 ;
wire un1_rv32c_dec_mnemonic2123_2_s4_i_1_0 ;
wire un1_instruction_12_i_2 ;
wire rv32i_dec_mnemonic4913 ;
wire N_477_1 ;
wire un1_instruction_8_1_Z ;
wire N_32_mux_1 ;
wire rv32m_dec_mnemonic846_i_8 ;
wire N_410 ;
wire rv32c_dec_mnemonic2132 ;
wire N_100_1 ;
wire un1_instruction_15_2 ;
wire rv32i_dec_mnemonic4934_1 ;
wire rv32i_dec_mnemonic4933_1 ;
wire un1_instruction_15_i_1 ;
wire un1_instruction_11_i_1 ;
wire N_95_1 ;
wire N_569_1 ;
wire N_573_1 ;
wire un1_instruction_i_2 ;
wire rv32i_dec_mnemonic4913_i_2 ;
wire N_6_0 ;
wire rv32c_dec_mnemonic2115_0 ;
wire un1_instruction_14_3 ;
wire rv32i_dec_mnemonic4948 ;
wire rv32i_dec_fence_Z ;
wire mnemonic536_Z ;
wire un1_core_reset_1_i ;
wire un1_debug_exit_Z ;
wire mnemonic537_Z ;
wire rv32m_dec_mnemonic850 ;
wire rv32m_dec_mnemonic851 ;
wire rv32m_dec_gpr_wr_valid_1 ;
wire rv32c_dec_mnemonic1725 ;
wire case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z ;
wire rv32m_dec_mnemonic846 ;
wire rv32i_dec_mnemonic4951_i_3 ;
wire rv32i_dec_mnemonic4917_3 ;
wire ex_retr_pipe_gpr_wr_en_retr_2_u_0_a2_0_1 ;
wire rv32c_dec_gpr_wr_valid_m_2 ;
wire un1_instruction_41_i ;
wire un8_lsu_req_valid_0_Z ;
wire un1_rv32c_dec_mnemonic2112_4_1_Z ;
wire rv32c_dec_mnemonic2125 ;
wire rv32c_dec_mnemonic2128 ;
wire un1_rv32c_dec_mnemonic2137_1_2_a2_2_Z ;
wire rv32i_dec_mnemonic4958_5 ;
wire rv32i_dec_mnemonic4959_3 ;
wire rv32i_dec_mnemonic4960_3 ;
wire N_563_1_0 ;
wire un1_instruction_29_1_Z ;
wire un1_instruction_29_0_Z ;
wire rv32i_dec_mnemonic4949_2 ;
wire rv32i_dec_mnemonic4948_1 ;
wire rv32i_dec_mnemonic4956_1 ;
wire rv32m_dec_mnemonic847_2 ;
wire rv32m_dec_mnemonic853_2 ;
wire rv32m_dec_mnemonic849_1 ;
wire rv32c_dec_mnemonic2122_1 ;
wire rv32c_dec_mnemonic2123_1_0 ;
wire rv32i_dec_mnemonic4914_2 ;
wire rv32i_dec_mnemonic4914_1 ;
wire rv32c_dec_mnemonic2125_0 ;
wire rv32c_dec_mnemonic2124_0 ;
wire un1_rv32c_dec_mnemonic2137_1_2_o3_1_0_Z ;
wire m26_0 ;
wire m8_e_0 ;
wire rv32c_dec_mnemonic2125_2_1 ;
wire rv32c_dec_mnemonic2124_1_1 ;
wire un11_csr_trigger_wr_hzd_de_7 ;
wire un11_csr_trigger_wr_hzd_de_6 ;
wire un11_csr_trigger_wr_hzd_de_5 ;
wire instr_m2_0_a2_1_0_Z ;
wire gpr_rs1_rd_valid_mux_0_tz_1_Z ;
wire un3_instr_inhibit_ex_7_Z ;
wire un3_instr_inhibit_ex_4_Z ;
wire un3_instr_inhibit_ex_3_Z ;
wire un6_alu_op_complete_ex_0_a2_2_Z ;
wire N_545 ;
wire N_555 ;
wire rv32c_dec_mnemonic2125_3_3 ;
wire N_14_mux ;
wire rv32i_dec_mnemonic4949_i_24 ;
wire un1_rv32c_dec_mnemonic2115_4_Z ;
wire rv32c_dec_mnemonic2121 ;
wire N_91 ;
wire rv32m_dec_mnemonic849 ;
wire rv32m_dec_mnemonic848 ;
wire un1_instruction_19_1_0 ;
wire rv32c_dec_dbreakpoint_m_0 ;
wire rv32m_dec_mnemonic846_0 ;
wire N_569 ;
wire un1_instruction_29_1_0_0 ;
wire rv32i_dec_mnemonic4950_0 ;
wire i19_mux ;
wire rv32i_dec_mnemonic4948_i_15 ;
wire rv32m_dec_mnemonic847 ;
wire N_125_i_Z ;
wire rv32m_dec_mnemonic847_i_12 ;
wire N_28_mux_3 ;
wire un18_lsu_op_str_ex_1_Z ;
wire N_552 ;
wire rv32i_dec_mnemonic4948_i_18 ;
wire un1_instruction_18_i ;
wire rv32c_dec_mnemonic2121_1_0 ;
wire N_47 ;
wire N_149 ;
wire un1_instruction_12_i ;
wire un1_instruction_25_i ;
wire N_98_2 ;
wire un1_instruction_29_8 ;
wire un1_instruction_8_Z ;
wire un1_instruction_21_Z ;
wire un1_instruction_20_Z ;
wire rv32m_dec_mnemonic846_i_12 ;
wire rv32i_dec_mnemonic4959 ;
wire rv32c_dec_mnemonic1725_m_1 ;
wire N_813 ;
wire N_5 ;
wire N_4 ;
wire N_558 ;
wire N_577 ;
wire N_372 ;
wire rv32c_dec_gpr_rs1_rd_valid_1_m_3 ;
wire rv32i_dec_gpr_rs2_rd_valid_m_2 ;
wire fence_0_2_Z ;
wire un12_gpr_rd_rs3_completing_ex_0_Z ;
wire un1_rv32i_dec_mnemonic4911_5_0 ;
wire rv32i_dec_mnemonic4958_6 ;
wire rv32i_dec_mnemonic4957_2 ;
wire m19_2 ;
wire rv32i_dec_mnemonic4949_5 ;
wire rv32i_dec_mnemonic4948_3 ;
wire rv32i_dec_mnemonic4956_6 ;
wire rv32m_dec_mnemonic852_1 ;
wire rv32m_dec_mnemonic850_1 ;
wire rv32i_dec_mnemonic4927_2 ;
wire un1_rv32c_dec_mnemonic2137_1_2_o2_0_Z ;
wire un1_instruction_29_1_0 ;
wire rv32m_dec_mnemonic851_2 ;
wire rv32m_dec_mnemonic847_1 ;
wire rv32m_dec_mnemonic853_1 ;
wire rv32m_dec_mnemonic848_4 ;
wire rv32m_dec_mnemonic849_2 ;
wire rv32i_dec_mnemonic4928_2 ;
wire rv32i_dec_mnemonic4953_1 ;
wire rv32i_dec_mnemonic4955_0 ;
wire un83_rv32i_dec_gpr_wr_valid_m_1_1 ;
wire rv32i_dec_mnemonic4952_1 ;
wire un1_rv32c_dec_mnemonic2116_8_0_Z ;
wire rv32i_dec_mnemonic4926_3 ;
wire un1_rv32i_dec_mnemonic4916_1_0_Z ;
wire rv32c_dec_mnemonic2121_2 ;
wire bcu_op_completing_ex_3_0_i_o2_3_0 ;
wire gpr_rs2_rd_valid_stg_i_a2_4_Z ;
wire gpr_rs2_rd_valid_stg_i_a2_3_Z ;
wire gpr_rs1_rd_valid_mux_0_tz_5_Z ;
wire lsu_resp_ready_0_o2_0_Z ;
wire un29_csr_trigger_wr_hzd_de_3 ;
wire rv32i_dec_mnemonic4919_2 ;
wire rv32i_dec_mnemonic4912 ;
wire N_550 ;
wire rv32c_dec_mnemonic2129 ;
wire mnemonic538 ;
wire un1_instruction_27_Z ;
wire N_46 ;
wire rv32i_dec_mnemonic4915_3_0 ;
wire un291_rv32i_dec_sw_csr_wr_op ;
wire i19_mux_0 ;
wire rv32i_dec_mnemonic4949_i_25 ;
wire un1_instruction_19 ;
wire N_22_0 ;
wire un13_lsu_op_str_ex_Z ;
wire un16_gpr_rd_rs1_completing_ex_1_Z ;
wire N_477 ;
wire gpr_m4_0_a2_1 ;
wire rv32c_dec_mnemonic2113_s2_0 ;
wire gpr_m2_0_a2_0_Z ;
wire un1_rv32c_dec_mnemonic2123_1_0_Z ;
wire N_1582_tz ;
wire un1_rv32c_dec_mnemonic2116_5_Z ;
wire un1_instruction_40_Z ;
wire N_129 ;
wire N_16 ;
wire N_567 ;
wire N_876 ;
wire un21_gpr_rd_rs2_completing_ex_Z ;
wire N_494 ;
wire un1_instruction_valid_i ;
wire N_486_1 ;
wire N_68 ;
wire N_28_mux ;
wire N_150 ;
wire N_139_2 ;
wire un1_instruction_14_Z ;
wire un1_instruction_8_m ;
wire un1_rv32i_dec_mnemonic4960_1_i_a17_1_0_Z ;
wire i9_mux_0 ;
wire N_536 ;
wire N_23_mux ;
wire N_19_2 ;
wire N_21_mux_2 ;
wire N_21_mux_1 ;
wire rv32c_dec_bcu_op_sel_iv_1_0_Z ;
wire rv32c_dec_mnemonic2123 ;
wire un1_rv32c_dec_mnemonic2116_9_s1 ;
wire un1_rv32c_dec_mnemonic2125_5_i_0 ;
wire un1_rv32c_dec_mnemonic2124_2_s6 ;
wire rv32c_dec_mnemonic2122 ;
wire un1_rv32c_dec_mnemonic2137_1_2_a2_7_Z ;
wire rv32i_dec_mnemonic4958_9 ;
wire rv32i_dec_mnemonic4959_6 ;
wire rv32i_dec_mnemonic4960_6 ;
wire un1_rv32c_dec_mnemonic2112_2_0_Z ;
wire rv32i_dec_mnemonic4956_7 ;
wire rv32m_dec_mnemonic848_5 ;
wire un29_csr_trigger_wr_hzd_de_5 ;
wire rv32i_dec_mnemonic4928 ;
wire rv32i_dec_mnemonic4914 ;
wire rv32c_dec_mnemonic2124 ;
wire rv32i_dec_mnemonic4957_i_1_0 ;
wire N_182 ;
wire N_184 ;
wire un1_instruction_29_Z ;
wire rv32i_dec_mnemonic4958_i_1_0 ;
wire N_206 ;
wire rv32i_dec_mnemonic4927 ;
wire N_32_mux ;
wire N_84 ;
wire N_90 ;
wire N_144 ;
wire un1_rv32i_dec_mnemonic4915_1_1_tz_Z ;
wire instr_completing_retr_i_o2_3_RNINJM2C_Z ;
wire N_6_1 ;
wire un1_rv32c_dec_mnemonic2123_2_s4 ;
wire N_570 ;
wire N_558_0 ;
wire un1_instruction_16_m ;
wire un6_alu_op_complete_ex ;
wire rv32i_dec_mnemonic4957 ;
wire N_25 ;
wire N_486_2 ;
wire un1_rv32c_dec_mnemonic2124_1_Z ;
wire N_142_2 ;
wire N_87 ;
wire i18_mux ;
wire N_17_1_0 ;
wire N_378_1 ;
wire rv32c_dec_gpr_wr_valid_m_0 ;
wire rv32c_dec_gpr_rs1_rd_valid_1_m_0 ;
wire un1_rv32i_dec_mnemonic4915_1_1_0_Z ;
wire un1_rv32i_dec_mnemonic4915_1_0_Z ;
wire un1_rv32i_dec_mnemonic4911_0_Z ;
wire rv32c_instr_decoded_iv_0_Z ;
wire un1_rv32i_dec_mnemonic4960_1_i_0_Z ;
wire rv32i_dec_mnemonic4959_7 ;
wire rv32i_dec_mnemonic4960_7 ;
wire m19_5 ;
wire rv32i_dec_mnemonic4949_8 ;
wire gpr_rs1_rd_valid_mux_0_tz_7_Z ;
wire un3_instr_inhibit_ex_8_Z ;
wire N_143 ;
wire N_32_mux_0 ;
wire rv32m_dec_mnemonic852 ;
wire un1_rv32c_dec_mnemonic2137_1_0 ;
wire un1_rv32c_dec_mnemonic2112_4_i ;
wire N_487 ;
wire un1_rv32c_dec_mnemonic2115_3_Z ;
wire N_83 ;
wire N_139 ;
wire un11_csr_trigger_wr_hzd_de ;
wire gpr_wr_valid_retr_3_RNO_Z ;
wire gpr_wr_valid_retr_3_0_1_0_Z ;
wire un1_instruction_39_Z ;
wire N_81_1 ;
wire N_18_mux ;
wire un1_rv32i_dec_mnemonic4950_1_Z ;
wire un9_lsu_req_valid_Z ;
wire N_208 ;
wire gpr_wr_completing_retr_3_0_d_Z ;
wire N_590 ;
wire N_7_0 ;
wire N_99 ;
wire N_378 ;
wire un1_rv32i_dec_mnemonic4960_1_i_2_Z ;
wire un1_rv32c_dec_mnemonic2112_2_4_Z ;
wire un1_rv32i_dec_mnemonic4960_1_i_a17_3_1_Z ;
wire gpr_m4_0_a2_0_0 ;
wire d_m3_0 ;
wire N_85 ;
wire rv32i_dec_sw_csr_rd_op_cnst_Z ;
wire stall_retr_Z ;
wire rv32m_dec_mnemonic853 ;
wire N_103 ;
wire rv32m_dec_gpr_wr_valid ;
wire N_17 ;
wire N_18 ;
wire N_392 ;
wire csr_trigger_wr_hzd_de_Z ;
wire N_22_mux_2 ;
wire N_27_mux ;
wire N_382 ;
wire rv32c_dec_gpr_wr_valid_m_3 ;
wire rv32c_dec_gpr_rs1_rd_valid_1_m_2 ;
wire un1_rv32i_dec_mnemonic4915_1_3_Z ;
wire un1_rv32i_dec_mnemonic4911_3_Z ;
wire rv32c_instr_decoded_iv_2_Z ;
wire rv32c_dec_bcu_op_sel_iv_1_3_Z ;
wire un1_rv32c_dec_mnemonic2112_2_7_Z ;
wire rv32m_dec_gpr_wr_valid_m ;
wire N_22_mux ;
wire un1_rv32c_dec_mnemonic2137_1_2_a2_3_Z ;
wire i18_mux_0 ;
wire N_28 ;
wire lsu_req_valid_1_Z ;
wire un1_rv32i_dec_mnemonic4915_1_4_Z ;
wire un1_rv32i_dec_mnemonic4960_1_i_1_Z ;
wire un1_rv32c_dec_mnemonic2112_2_Z ;
wire N_72 ;
wire un1_rv32i_dec_mnemonic4911_6_Z ;
wire instr_completing_retr_i_0_0_Z ;
wire rv32c_instr_decoded ;
wire rv32c_dec_gpr_wr_valid_m ;
wire rv32c_dec_bcu_op_sel_m ;
wire N_23_mux_m ;
wire gpr_rs1_rd_valid_iv_1_Z ;
wire lsu_req_valid_3_Z ;
wire un1_rv32i_dec_mnemonic4915_1_7_Z ;
wire un1_rv32i_dec_mnemonic4960_1_i_6_Z ;
wire gpr_m3_e_5_1 ;
wire case_dec_gpr_rs2_rd_sel_3_sqmuxa ;
wire ifu_m1_e_0_1 ;
wire rv32i_dec_gpr_rs2_rd_valid_m_3_0 ;
wire un1_rv32i_dec_mnemonic4960_1_i_8_Z ;
wire d_N_3_mux_0 ;
wire N_19_1 ;
wire instr_completing_ex_3_s_1_0 ;
wire N_17_0 ;
wire ifu_expipe_resp_ready_1_Z ;
wire rv32i_instr_decoded ;
wire N_870 ;
wire N_873 ;
wire gpr_rs2_rd_valid_de ;
wire rv32i_dec_bcu_op_sel_m ;
wire un1_rv32i_dec_mnemonic4915_1_Z ;
wire un1_rv32i_dec_mnemonic4911_Z ;
wire N_20 ;
wire N_29 ;
wire bcu_op_completing_ex_3_0_i_5_5_1 ;
wire rv32i_dec_illegal_instr_m ;
wire bcu_op_completing_ex_3_0_i_5_5_2 ;
wire N_26_0 ;
wire bcu_op_completing_ex_3_0_i_5_5_3 ;
wire m35_0 ;
wire de_ex_pipe_illegal_instr_ex_2_1 ;
wire rv32i_dec_gpr_wr_valid_cnst ;
wire rv32i_dec_gpr_rs1_rd_valid_m ;
wire d_N_3_mux_1 ;
wire rv32i_dec_gpr_wr_valid_m ;
wire bcu_N_5 ;
wire un7_gpr_rd_rs1_completing_ex_0_Z ;
wire un1_lsu_op_completing_ex_Z ;
wire un9_gpr_rd_rs2_completing_ex_Z ;
wire lsu_op_complete_ex_0_1_0 ;
wire un8_gpr_rd_rs2_completing_ex_0_Z ;
wire un7_shift_op_completing_ex_Z ;
wire ifu_expipe_resp_ready_a4_1_a0_1_Z ;
wire ifu_expipe_resp_ready_a4_1_a1_0_Z ;
wire bcu_op_completing_ex_3_0_i_a2_8_RNI42ICJ1 ;
wire ifu_m8_i_c ;
wire ifu_expipe_resp_ready_2_Z ;
wire un8_gpr_rd_rs2_completing_ex_out_0 ;
wire ifu_expipe_resp_ready_6_Z ;
wire ifu_expipe_resp_ready_4_Z ;
wire ifu_expipe_resp_ready_a4_1_a1_Z ;
wire ifu_expipe_resp_ready_5_Z ;
wire ifu_expipe_resp_ready_11_Z ;
wire instr_accepted_de_Z ;
wire stage_ready_ex_2_Z ;
wire GND ;
wire VCC ;
  CFG1 gpr_rs1_rd_valid_mux_0_a2_0_0_RNIOK365 (
	.A(un11_gpr_rs1_stall_exu),
	.Y(un11_gpr_rs1_stall_exu_i)
);
defparam gpr_rs1_rd_valid_mux_0_a2_0_0_RNIOK365.INIT=2'h1;
  CFG1 instr_accepted_ex_2_1_RNIK8DUB_0 (
	.A(instr_accepted_ex_2_1_RNIK8DUB_Z),
	.Y(N_1716_i)
);
defparam instr_accepted_ex_2_1_RNIK8DUB_0.INIT=2'h1;
  CFG2 instr_accepted_ex_0_RNI58PHG (
	.A(instr_accepted_ex_2_1_RNIK8DUB_Z),
	.B(N_3733_i),
	.Y(instr_accepted_ex_0_RNI58PHG_1z)
);
defparam instr_accepted_ex_0_RNI58PHG.INIT=4'hE;
  CFG4 bcu_op_complete_ex_1_RNIPHS511 (
	.A(ex_retr_exu_res_accept_retr_3_Z),
	.B(alu_op_completing_ex),
	.C(bcu_op_complete_ex),
	.D(N_3733_i),
	.Y(N_3736_i)
);
defparam bcu_op_complete_ex_1_RNIPHS511.INIT=16'hFF13;
// @29:9614
  CFG4 de_ex_pipe_lsu_op_ex7 (
	.A(lsu_req_valid_1z),
	.B(lsu_op_completing_ex_0_1z),
	.C(N_3733_i),
	.D(lsu_req_ready),
	.Y(de_ex_pipe_lsu_op_ex7_Z)
);
defparam de_ex_pipe_lsu_op_ex7.INIT=16'hFEFC;
// @29:9334
  CFG4 gpr_rs1_rd_data_valid_ex_0_a2_0_sx (
	.A(de_ex_pipe_debug_enter_req_ex),
	.B(de_ex_pipe_implicit_pseudo_instr_ex),
	.C(un3_instr_inhibit_ex_Z),
	.D(stage_state_ex),
	.Y(gpr_rs1_rd_data_valid_ex_0_a2_0_sx_Z)
);
defparam gpr_rs1_rd_data_valid_ex_0_a2_0_sx.INIT=16'hBAFF;
// @29:13195
  CFG4 un1_instruction_38_RNILULAE (
	.A(un1_instruction_14_i),
	.B(un1_instruction_38_i),
	.C(ifu_expipe_resp_ireg[31]),
	.D(un1_instruction_15_i),
	.Y(instruction_m_0[31])
);
defparam un1_instruction_38_RNILULAE.INIT=16'hF0E0;
// @29:9764
  CFG3 instr_completing_retr_i_o2_1_1 (
	.A(ex_retr_pipe_lsu_op_retr[1]),
	.B(ex_retr_pipe_lsu_op_retr[2]),
	.C(ex_retr_pipe_lsu_op_retr[3]),
	.Y(instr_completing_retr_i_o2_1_1_Z)
);
defparam instr_completing_retr_i_o2_1_1.INIT=8'h1F;
// @29:8177
  CFG4 ifu_expipe_resp_ready_a0_a2 (
	.A(lsu_op_complete_ex_out),
	.B(bcu_op_complete_ex_0_Z),
	.C(lsu_req_ready),
	.D(lsu_op_complete_ex_0_1),
	.Y(ifu_expipe_resp_ready_a0_a2_Z)
);
defparam ifu_expipe_resp_ready_a0_a2.INIT=16'hC800;
// @29:9764
  CFG4 instr_m2_e_3 (
	.A(step_debug_enter_taken),
	.B(ebreak_debug_enter_taken),
	.C(trace_priv_i),
	.D(instr_m2_e_3_1_Z),
	.Y(instr_m2_e_3_1z)
);
defparam instr_m2_e_3.INIT=16'h1000;
// @29:9764
  CFG3 instr_m2_e_3_1 (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.B(ex_retr_pipe_gpr_wr_en_retr),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.Y(instr_m2_e_3_1_Z)
);
defparam instr_m2_e_3_1.INIT=8'h08;
  CFG4 bcu_op_complete_ex_1_N_2L1_RNI58RNG2 (
	.A(un7_m4_1),
	.B(bcu_op_complete_ex_0_Z),
	.C(un7_m4_xx_mm_1),
	.D(un7_m4_xx_mm_1_0),
	.Y(un7_gpr_rd_rs1_completing_ex)
);
defparam bcu_op_complete_ex_1_N_2L1_RNI58RNG2.INIT=16'hA088;
  CFG3 \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_8_RNI42ICJ1_0  (
	.A(bcu_m6_i_a4_0_1),
	.B(bcu_m6_i),
	.C(lsu_req_ready),
	.Y(un7_m4_xx_mm_1_0)
);
defparam \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_8_RNI42ICJ1_0 .INIT=8'h31;
// @29:9944
  CFG2 instr_accepted_retr_2_RNI2K1U41 (
	.A(instr_accepted_retr_2_1z),
	.B(N_861_i_sx),
	.Y(N_861_i)
);
defparam instr_accepted_retr_2_RNI2K1U41.INIT=4'hE;
// @29:9944
  CFG4 gpr_wr_en_retr_RNIFKB3T (
	.A(trace_priv_i),
	.B(gpr_N_3_mux_0),
	.C(d_N_3_mux_3),
	.D(lsu_resp_valid),
	.Y(N_861_i_sx)
);
defparam gpr_wr_en_retr_RNIFKB3T.INIT=16'hFEBA;
// @29:8717
  CFG4 instr_completing_ex_2 (
	.A(bcu_op_complete_ex),
	.B(instr_completing_ex_2_sx_Z),
	.C(instr_completing_ex_2_N_3L3_Z),
	.D(instr_completing_ex_2_2_Z),
	.Y(instr_completing_ex_2_Z)
);
defparam instr_completing_ex_2.INIT=16'h2000;
// @29:8717
  CFG4 instr_completing_ex_2_sx (
	.A(gpr_rs2_rd_valid_ex_Z),
	.B(instr_inhibit_ex_i_0),
	.C(un8_gpr_rd_rs2_completing_ex_Z),
	.D(instr_completing_ex_2_N_5L7_N_3L3_Z),
	.Y(instr_completing_ex_2_sx_Z)
);
defparam instr_completing_ex_2_sx.INIT=16'hCC08;
// @29:9720
  CFG3 instr_accepted_retr_2_1 (
	.A(instr_completing_ex_2_x_Z),
	.B(instr_completing_ex_2_N_5L7_Z),
	.C(gpr_rd_rs1_complete_ex_Z),
	.Y(instr_accepted_retr_2_1_Z)
);
defparam instr_accepted_retr_2_1.INIT=8'h7F;
// @29:8717
  CFG3 instr_completing_ex_2_x (
	.A(instr_completing_ex_2_N_3L3_Z),
	.B(instr_completing_ex_2_2_Z),
	.C(bcu_op_complete_ex),
	.Y(instr_completing_ex_2_x_Z)
);
defparam instr_completing_ex_2_x.INIT=8'h80;
// @29:9334
  CFG4 gpr_rs1_rd_data_valid_ex_0_a2_0 (
	.A(un1_irq_stall_lsu_req),
	.B(un3_irq_stall_lsu_req),
	.C(instr_is_lsu_ldstr_reg_ex_Z),
	.D(gpr_rs1_rd_data_valid_ex_0_a2_0_sx_Z),
	.Y(un1_gpr_wr_mux_sel_ex_i)
);
defparam gpr_rs1_rd_data_valid_ex_0_a2_0.INIT=16'h00DF;
// @29:8666
  CFG4 instr_accepted_ex_0_N_4L5_0 (
	.A(ifu_m8_i_1),
	.B(un1_implicit_pseudo_instr_de),
	.C(instr_accepted_ex_0_N_4L5_0_1_Z),
	.D(ifu_N_6),
	.Y(instr_accepted_ex_0_N_4L5_0_Z)
);
defparam instr_accepted_ex_0_N_4L5_0.INIT=16'h0E0F;
// @29:8666
  CFG4 instr_accepted_ex_0_N_4L5_0_1 (
	.A(stage_state_ex),
	.B(un1_implicit_pseudo_instr_de),
	.C(instr_valid_de_2_Z),
	.D(ifu_expipe_resp_ready_9_Z),
	.Y(instr_accepted_ex_0_N_4L5_0_1_Z)
);
defparam instr_accepted_ex_0_N_4L5_0_1.INIT=16'h0537;
// @29:9764
  CFG4 instr_completing_retr_i_1_N_2L1 (
	.A(ebreak_debug_enter_taken),
	.B(haltreq_debug_enter_taken),
	.C(stage_state_retr),
	.D(step_debug_enter_taken),
	.Y(instr_completing_retr_i_1_N_2L1_Z)
);
defparam instr_completing_retr_i_1_N_2L1.INIT=16'h0010;
// @29:9764
  CFG4 instr_completing_retr_i_1 (
	.A(instr_completing_retr_i_o2_1_1z),
	.B(instr_completing_retr_i_1_RNO_Z),
	.C(instr_completing_retr_i_1_N_2L1_Z),
	.D(trigger_debug_enter_taken),
	.Y(instr_completing_retr_i_0_1z)
);
defparam instr_completing_retr_i_1.INIT=16'hCCEC;
// @29:9764
  CFG4 instr_completing_retr_i_o2_1 (
	.A(N_907),
	.B(sw_csr_op_ready_retr),
	.C(instr_completing_retr_i_o2_1_1_Z),
	.D(N_563),
	.Y(instr_completing_retr_i_o2_1_1z)
);
defparam instr_completing_retr_i_o2_1.INIT=16'hBFAF;
// @29:9764
  CFG4 instr_completing_retr_i_a4_0 (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(instr_completing_retr_i_a4_0_1_Z),
	.D(gpr_wr_en_retr_1z),
	.Y(instr_completing_retr_i_a4_0_1z)
);
defparam instr_completing_retr_i_a4_0.INIT=16'h28A8;
// @29:9764
  CFG3 instr_completing_retr_i_a4_0_1 (
	.A(trace_priv_i),
	.B(N_612),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.Y(instr_completing_retr_i_a4_0_1_Z)
);
defparam instr_completing_retr_i_a4_0_1.INIT=8'h53;
// @29:9986
  CFG4 gpr_wr_completing_retr_1 (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(trace_priv_i),
	.C(ex_retr_pipe_exu_result_valid_retr),
	.D(gpr_wr_completing_retr_1_1_Z),
	.Y(N_612)
);
defparam gpr_wr_completing_retr_1.INIT=16'h5575;
// @29:9986
  CFG2 gpr_wr_completing_retr_1_1 (
	.A(stage_state_retr_rep1),
	.B(ex_retr_pipe_gpr_wr_en_retr),
	.Y(gpr_wr_completing_retr_1_1_Z)
);
defparam gpr_wr_completing_retr_1_1.INIT=4'h7;
// @29:8177
  CFG4 ifu_expipe_resp_ready_a0_a1_2 (
	.A(lsu_op_complete_ex_0_1),
	.B(bcu_op_completing_ex_3_0_i_5_5),
	.C(ifu_expipe_resp_ready_a0_a1_2_1_Z),
	.D(ifu_expipe_req_branch_excpt_req_ready),
	.Y(ifu_expipe_resp_ready_a0_a1_2_Z)
);
defparam ifu_expipe_resp_ready_a0_a1_2.INIT=16'h0200;
// @29:8177
  CFG4 ifu_expipe_resp_ready_a0_a1_2_1 (
	.A(lsu_flush_1z),
	.B(lsu_req_ready),
	.C(instr_inhibit_ex_i_0),
	.D(un6_lsu_op_complete_ex_Z),
	.Y(ifu_expipe_resp_ready_a0_a1_2_1_Z)
);
defparam ifu_expipe_resp_ready_a0_a1_2_1.INIT=16'h0010;
// @29:8666
  CFG4 instr_accepted_ex_0_N_3L3 (
	.A(un7_gpr_rd_rs1_completing_ex),
	.B(ifu_expipe_resp_ready_a2_1_Z),
	.C(ifu_expipe_resp_ready_0_a0_1_Z),
	.D(ifu_expipe_resp_ready_11_1),
	.Y(instr_accepted_ex_0_N_3L3_Z)
);
defparam instr_accepted_ex_0_N_3L3.INIT=16'h0023;
// @29:8666
  CFG4 instr_accepted_ex_0 (
	.A(un1_implicit_pseudo_instr_de),
	.B(instr_accepted_ex_0_N_4L5_0_Z),
	.C(instr_accepted_ex_0_N_3L3_Z),
	.D(instr_accepted_ex_0_1),
	.Y(N_3733_i)
);
defparam instr_accepted_ex_0.INIT=16'h00C8;
// @29:8666
  CFG2 instr_accepted_ex_0_N_4L5_N_2L1 (
	.A(gpr_rd_rs3_complete_ex_0_Z),
	.B(un1_instr_inhibit_ex_1z),
	.Y(instr_accepted_ex_0_N_4L5_N_2L1_Z)
);
defparam instr_accepted_ex_0_N_4L5_N_2L1.INIT=4'h1;
// @29:8666
  CFG3 instr_accepted_ex_0_N_4L5_N_3L3 (
	.A(stage_state_ex),
	.B(lsu_flush_1z),
	.C(instr_valid_de_2_Z),
	.Y(instr_accepted_ex_0_N_4L5_N_3L3_Z)
);
defparam instr_accepted_ex_0_N_4L5_N_3L3.INIT=8'h2A;
// @29:8666
  CFG4 instr_accepted_ex_0_N_4L5_N_4L5 (
	.A(instr_accepted_ex_0_N_4L5_N_2L1_Z),
	.B(lsu_op_complete_ex_0_1),
	.C(instr_accepted_ex_2_c_Z),
	.D(lsu_op_complete_ex_d_Z),
	.Y(instr_accepted_ex_0_N_4L5_N_4L5_Z)
);
defparam instr_accepted_ex_0_N_4L5_N_4L5.INIT=16'h2FAF;
// @29:8666
  CFG4 instr_accepted_ex_0_N_4L5_N_5L7 (
	.A(instr_completing_ex_2_N_3L3_Z),
	.B(instr_accepted_ex_0_N_4L5_N_4L5_Z),
	.C(bcu_op_complete_ex),
	.D(instr_completing_ex_2_2_Z),
	.Y(instr_accepted_ex_0_N_4L5_N_5L7_Z)
);
defparam instr_accepted_ex_0_N_4L5_N_5L7.INIT=16'h2000;
// @29:8666
  CFG4 instr_accepted_ex_0_N_4L5 (
	.A(gpr_rd_rs1_complete_ex_Z),
	.B(instr_accepted_ex_0_N_4L5_N_3L3_Z),
	.C(instr_completing_ex_2_N_5L7_Z),
	.D(instr_accepted_ex_0_N_4L5_N_5L7_Z),
	.Y(instr_accepted_ex_0_1)
);
defparam instr_accepted_ex_0_N_4L5.INIT=16'h4CCC;
// @29:9335
  CFG4 gpr_m3_e_5_N_2L1 (
	.A(un7_gpr_rs2_stall_exu_2),
	.B(gpr_m3_e_1_Z),
	.C(un7_gpr_rs2_stall_exu_5),
	.D(un7_gpr_rs2_stall_exu_4),
	.Y(gpr_m3_e_5_N_2L1_Z)
);
defparam gpr_m3_e_5_N_2L1.INIT=16'h0004;
// @29:9335
  CFG4 gpr_wr_en_retr_RNI488N22 (
	.A(d_m1_e_a0_2),
	.B(un7_gpr_rs2_stall_exu_3),
	.C(gpr_N_5_mux),
	.D(gpr_wr_en_retr_1z),
	.Y(gpr_wr_en_retr_RNI488N22_Z)
);
defparam gpr_wr_en_retr_RNI488N22.INIT=16'h3230;
// @29:9335
  CFG4 gpr_wr_en_retr_RNI7UN0P6 (
	.A(gpr_wr_en_retr_RNI488N22_Z),
	.B(formal_trace_reset_taken),
	.C(gpr_m3_e_5_N_2L1_Z),
	.D(gpr_N_5_mux),
	.Y(gpr_m3_e_5)
);
defparam gpr_wr_en_retr_RNI7UN0P6.INIT=16'h20A0;
// @29:8704
  CFG4 un1_instr_inhibit_ex (
	.A(un1_irq_stall_lsu_req),
	.B(un3_irq_stall_lsu_req),
	.C(instr_is_lsu_ldstr_reg_ex_Z),
	.D(un1_instr_inhibit_ex_1_Z),
	.Y(un1_instr_inhibit_ex_1z)
);
defparam un1_instr_inhibit_ex.INIT=16'h20FF;
// @29:8704
  CFG3 un1_instr_inhibit_ex_1 (
	.A(de_ex_pipe_implicit_pseudo_instr_ex),
	.B(de_ex_pipe_debug_enter_req_ex),
	.C(un3_instr_inhibit_ex_Z),
	.Y(un1_instr_inhibit_ex_1_Z)
);
defparam un1_instr_inhibit_ex_1.INIT=8'h23;
// @29:9352
  CFG4 gpr_rd_rs1_complete_ex_N_2L1 (
	.A(bcu_m6_i),
	.B(bcu_op_complete_ex_0_Z),
	.C(ifu_m6_1),
	.D(gpr_rd_rs1_complete_ex_N_2L1_1_Z),
	.Y(gpr_rd_rs1_complete_ex_1)
);
defparam gpr_rd_rs1_complete_ex_N_2L1.INIT=16'h3327;
// @29:9352
  CFG2 gpr_rd_rs1_complete_ex_N_2L1_1 (
	.A(lsu_req_ready),
	.B(bcu_m6_i_a4_0_1),
	.Y(gpr_rd_rs1_complete_ex_N_2L1_1_Z)
);
defparam gpr_rd_rs1_complete_ex_N_2L1_1.INIT=4'h4;
// @29:9720
  CFG4 instr_accepted_retr_2 (
	.A(instr_accepted_retr_2_0_Z),
	.B(instr_completing_ex_1_Z),
	.C(un7_gpr_rd_rs3_completing_ex),
	.D(instr_accepted_retr_2_1_Z),
	.Y(instr_accepted_retr_2_1z)
);
defparam instr_accepted_retr_2.INIT=16'h00A2;
// @29:10184
  CFG4 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18_0  (
	.A(ex_retr_pipe_sw_csr_wr_op_retr18_0_1),
	.B(trace_priv_i),
	.C(sw_csr_op_ready_retr),
	.D(instr_accepted_retr_2_1z),
	.Y(ex_retr_pipe_sw_csr_wr_op_retr18)
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18_0 .INIT=16'hFFDC;
// @29:10184
  CFG2 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18_0_1  (
	.A(N_563),
	.B(stage_state_retr),
	.Y(ex_retr_pipe_sw_csr_wr_op_retr18_0_1)
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18_0_1 .INIT=4'h7;
// @29:8717
  CFG3 instr_completing_ex_2_N_5L7_N_2L1 (
	.A(lsu_op_completing_ex_0_1z),
	.B(lsu_req_valid_1z),
	.C(lsu_req_ready),
	.Y(instr_completing_ex_2_N_5L7_N_2L1_Z)
);
defparam instr_completing_ex_2_N_5L7_N_2L1.INIT=8'h15;
// @29:8717
  CFG4 instr_completing_ex_2_N_5L7_N_3L3 (
	.A(un6_lsu_op_complete_ex_Z),
	.B(un6_shift_op_complete_ex),
	.C(instr_completing_ex_2_N_5L7_N_2L1_Z),
	.D(ex_retr_exu_res_accept_retr_3_Z),
	.Y(instr_completing_ex_2_N_5L7_N_3L3_Z)
);
defparam instr_completing_ex_2_N_5L7_N_3L3.INIT=16'h1032;
// @29:8717
  CFG4 instr_completing_ex_2_N_5L7 (
	.A(gpr_rs2_rd_valid_ex_Z),
	.B(instr_inhibit_ex_i_0),
	.C(un8_gpr_rd_rs2_completing_ex_Z),
	.D(instr_completing_ex_2_N_5L7_N_3L3_Z),
	.Y(instr_completing_ex_2_N_5L7_Z)
);
defparam instr_completing_ex_2_N_5L7.INIT=16'h33F7;
// @29:9352
  CFG3 gpr_rd_rs1_complete_ex (
	.A(un7_m4_1),
	.B(gpr_rd_rs1_complete_ex_1),
	.C(gpr_rd_rs1_complete_ex_out),
	.Y(gpr_rd_rs1_complete_ex_Z)
);
defparam gpr_rd_rs1_complete_ex.INIT=8'hF2;
// @29:9335
  CFG4 gpr_rs1_rd_data_valid_ex_0_a2_0_RNILLU8KB (
	.A(gpr_m3_e_5),
	.B(machine_implicit_wr_mtval_tval_wr_en),
	.C(gpr_m3_1_0_Z),
	.D(gpr_m3_1),
	.Y(gpr_rs2_rd_data_valid_ex)
);
defparam gpr_rs1_rd_data_valid_ex_0_a2_0_RNILLU8KB.INIT=16'hD500;
// @29:9335
  CFG2 gpr_m3_1_0 (
	.A(debug_enter_retr_rep1),
	.B(trace_priv_i),
	.Y(gpr_m3_1_0_Z)
);
defparam gpr_m3_1_0.INIT=4'h1;
// @29:9532
  CFG3 bcu_op_complete_ex_1_N_2L1 (
	.A(bcu_op_completing_ex_3_0_i_a2_1_0),
	.B(bcu_op_completing_ex_3_0_i_5_5),
	.C(ifu_expipe_req_branch_excpt_req_ready),
	.Y(un7_m4_xx_mm_1)
);
defparam bcu_op_complete_ex_1_N_2L1.INIT=8'h31;
// @29:9532
  CFG4 bcu_op_complete_ex_1 (
	.A(bcu_m6_i),
	.B(bcu_op_complete_ex_0_Z),
	.C(un7_m4_xx_mm_1),
	.D(bcu_m6_i_a4_0_d),
	.Y(bcu_op_complete_ex)
);
defparam bcu_op_complete_ex_1.INIT=16'hCCD8;
// @29:6083
  CFG3 \un1_next_stage_state_retr_i_0_rep2[0]  (
	.A(instr_accepted_retr_2_1z),
	.B(stage_state_retr_rep2),
	.C(N_134),
	.Y(N_280_rep2)
);
defparam \un1_next_stage_state_retr_i_0_rep2[0] .INIT=8'hEA;
// @29:6083
  CFG3 \un1_next_stage_state_retr_i_0_rep1[0]  (
	.A(instr_accepted_retr_2_1z),
	.B(stage_state_retr_rep1),
	.C(N_134),
	.Y(N_280_rep1)
);
defparam \un1_next_stage_state_retr_i_0_rep1[0] .INIT=8'hEA;
// @29:6083
  CFG3 \un1_next_stage_state_retr_i_0_fast[0]  (
	.A(instr_accepted_retr_2_1z),
	.B(stage_state_retr_fast),
	.C(N_134),
	.Y(N_280_fast)
);
defparam \un1_next_stage_state_retr_i_0_fast[0] .INIT=8'hEA;
// @29:8717
  CFG2 instr_completing_ex_2_N_2L1 (
	.A(ifu_expipe_req_branch_excpt_req_ready),
	.B(alu_op_complete_ex_a1_1_Z),
	.Y(instr_completing_ex_2_N_2L1_Z)
);
defparam instr_completing_ex_2_N_2L1.INIT=4'h4;
// @29:8717
  CFG4 instr_completing_ex_2_N_3L3 (
	.A(lsu_req_valid_1z),
	.B(lsu_op_complete_ex_out),
	.C(instr_completing_ex_2_N_2L1_Z),
	.D(lsu_req_ready),
	.Y(instr_completing_ex_2_N_3L3_Z)
);
defparam instr_completing_ex_2_N_3L3.INIT=16'h0ECC;
// @29:8717
  CFG4 instr_completing_ex (
	.A(gpr_rd_rs1_complete_ex_Z),
	.B(instr_completing_ex_1_Z),
	.C(un7_gpr_rd_rs3_completing_ex),
	.D(instr_completing_ex_2_Z),
	.Y(instr_completing_ex_Z)
);
defparam instr_completing_ex.INIT=16'hA200;
// @29:8717
  CFG2 instr_completing_ex_1 (
	.A(gpr_rd_rs3_complete_ex_0_Z),
	.B(instr_inhibit_ex_i_0),
	.Y(instr_completing_ex_1_Z)
);
defparam instr_completing_ex_1.INIT=4'h4;
// @29:8717
  CFG4 instr_completing_ex_2_2 (
	.A(alu_op_complete_ex_out),
	.B(instr_completing_ex_3_0),
	.C(instr_completing_ex_2_2_1_Z),
	.D(alu_op_complete_ex_a3_Z),
	.Y(instr_completing_ex_2_2_Z)
);
defparam instr_completing_ex_2_2.INIT=16'h008C;
// @29:8717
  CFG4 instr_completing_ex_2_2_1 (
	.A(alu_op_complete_ex_a0_0_Z),
	.B(ifu_expipe_req_branch_excpt_req_ready),
	.C(bcu_op_completing_ex_3_0_i_a2_1_0),
	.D(ex_retr_exu_res_accept_retr_3_Z),
	.Y(instr_completing_ex_2_2_1_Z)
);
defparam instr_completing_ex_2_2_1.INIT=16'h20FF;
// @29:8177
  CFG4 ifu_expipe_resp_ready_a0_2_5 (
	.A(un6_lsu_op_complete_ex_Z),
	.B(ifu_expipe_resp_ready_a0_2_5_1_Z),
	.C(ifu_m2_0_a3_0_2),
	.D(lsu_req_ready),
	.Y(ifu_expipe_resp_ready_a0_2_3)
);
defparam ifu_expipe_resp_ready_a0_2_5.INIT=16'h0C4C;
// @29:8177
  CFG4 ifu_expipe_resp_ready_a0_2_5_1 (
	.A(stage_state_ex),
	.B(instr_inhibit_ex_i_0),
	.C(gpr_rd_rs3_complete_ex_0_Z),
	.D(lsu_flush_1z),
	.Y(ifu_expipe_resp_ready_a0_2_5_1_Z)
);
defparam ifu_expipe_resp_ready_a0_2_5_1.INIT=16'h0008;
// @29:13195
  CFG4 \rv32i_dec_bcu_op_sel.m17  (
	.A(rv32i_dec_gpr_wr_valid_cnst_1),
	.B(m17_2_1),
	.C(m17_1_0),
	.D(rv32i_dec_mnemonic4949),
	.Y(N_24_mux)
);
defparam \rv32i_dec_bcu_op_sel.m17 .INIT=16'h00DF;
// @29:13195
  CFG4 \rv32i_dec_bcu_op_sel.m17_1_1  (
	.A(ifu_expipe_resp_ireg[3]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(ifu_expipe_resp_ireg[4]),
	.D(i9_mux),
	.Y(m17_1_0)
);
defparam \rv32i_dec_bcu_op_sel.m17_1_1 .INIT=16'h0D0C;
// @29:18188
  CFG4 \gpr_wr_sel_1_iv_RNO_0[3]  (
	.A(rv32c_dec_gpr_wr_sel_sn_N_10_mux),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(rv32c_dec_gpr_wr_sel_m_1[3]),
	.D(rv32c_dec_gpr_wr_sel_sn_N_6),
	.Y(rv32c_dec_gpr_wr_sel_m[3])
);
defparam \gpr_wr_sel_1_iv_RNO_0[3] .INIT=16'h4C08;
// @29:18188
  CFG4 \gpr_wr_sel_1_iv_RNO_1[3]  (
	.A(ifu_expipe_resp_ireg[10]),
	.B(un1_instruction_37_Z),
	.C(un1_instruction_13),
	.D(rv32c_dec_gpr_wr_sel_sn_N_7),
	.Y(rv32c_dec_gpr_wr_sel_m_1[3])
);
defparam \gpr_wr_sel_1_iv_RNO_1[3] .INIT=16'h44F5;
// @29:13195
  CFG4 \rv32i_dec_gpr_rs1_rd_valid.m15  (
	.A(N_163),
	.B(m15_1),
	.C(ifu_expipe_resp_ireg[5]),
	.D(ifu_expipe_resp_ireg[13]),
	.Y(N_46_mux)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m15 .INIT=16'h2F26;
// @29:13195
  CFG4 \rv32i_dec_gpr_rs1_rd_valid.m15_1  (
	.A(N_7_1),
	.B(N_163),
	.C(ifu_expipe_resp_ireg[30]),
	.D(ifu_expipe_resp_ireg[12]),
	.Y(m15_1)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m15_1 .INIT=16'h4073;
// @29:13195
  CFG4 \rv32i_dec_gpr_rs2_rd_valid.m12  (
	.A(m12_1),
	.B(ifu_expipe_resp_ireg[4]),
	.C(N_559_1),
	.D(rv32i_dec_mnemonic4916_5),
	.Y(N_13)
);
defparam \rv32i_dec_gpr_rs2_rd_valid.m12 .INIT=16'hBBB8;
// @29:13195
  CFG4 \rv32i_dec_gpr_rs2_rd_valid.m12_1  (
	.A(rv32i_dec_shifter_unit_places_2[2]),
	.B(N_24_mux_0),
	.C(ifu_expipe_resp_ireg[31]),
	.D(rv32i_dec_shifter_unit_places_3[2]),
	.Y(m12_1)
);
defparam \rv32i_dec_gpr_rs2_rd_valid.m12_1 .INIT=16'h0800;
// @29:15460
  CFG4 \rv32c_dec_lsu_op_1_iv[0]  (
	.A(rv32c_dec_lsu_op_1_iv_2_Z[0]),
	.B(rv32c_dec_lsu_op_1_iv_1_Z[0]),
	.C(ifu_expipe_resp_ireg[0]),
	.D(rv32c_dec_mnemonic_1_m_0),
	.Y(rv32c_dec_lsu_op[0])
);
defparam \rv32c_dec_lsu_op_1_iv[0] .INIT=16'hFFAE;
// @29:15460
  CFG4 \rv32c_dec_lsu_op_1_iv_1[0]  (
	.A(un1_instruction_26_1),
	.B(ifu_expipe_resp_ireg[1]),
	.C(rv32c_dec_mnemonic2130),
	.D(rv32i_dec_mnemonic4919_3),
	.Y(rv32c_dec_lsu_op_1_iv_1_Z[0])
);
defparam \rv32c_dec_lsu_op_1_iv_1[0] .INIT=16'h0E00;
// @29:18188
  CFG4 gpr_rs2_rd_valid_iv_RNO (
	.A(un1_instruction_11_i),
	.B(rv32c_dec_gpr_rs2_rd_valid_m_1),
	.C(rv32c_dec_mnemonic1881),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.Y(rv32c_dec_gpr_rs2_rd_valid_m)
);
defparam gpr_rs2_rd_valid_iv_RNO.INIT=16'h1B00;
// @29:18188
  CFG3 gpr_rs2_rd_valid_iv_RNO_1 (
	.A(un1_rv32c_dec_mnemonic2125_4_i),
	.B(rv32c_dec_mnemonic2115),
	.C(un83_rv32i_dec_gpr_wr_valid),
	.Y(rv32c_dec_gpr_rs2_rd_valid_m_1)
);
defparam gpr_rs2_rd_valid_iv_RNO_1.INIT=8'h1D;
// @29:13195
  CFG4 \rv32i_dec_gpr_rs1_rd_valid.m22  (
	.A(m22_1),
	.B(N_2),
	.C(ifu_expipe_resp_ireg[13]),
	.D(un1_rv32i_dec_mnemonic4960_1_i_a17_2_0),
	.Y(i5_mux)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m22 .INIT=16'hFA2A;
// @29:13195
  CFG4 \rv32i_dec_gpr_rs1_rd_valid.m22_1  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(ifu_expipe_resp_ireg[13]),
	.D(ifu_expipe_resp_ireg[12]),
	.Y(m22_1)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m22_1 .INIT=16'h535B;
// @29:13195
  CFG4 un1_instruction_38 (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[3]),
	.C(un1_instruction_38_1_Z),
	.D(ifu_expipe_resp_ireg[6]),
	.Y(un1_instruction_38_i)
);
defparam un1_instruction_38.INIT=16'h3210;
// @29:13195
  CFG4 un1_instruction_38_1 (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(ifu_expipe_resp_ireg[13]),
	.D(ifu_expipe_resp_ireg[12]),
	.Y(un1_instruction_38_1_Z)
);
defparam un1_instruction_38_1.INIT=16'h3133;
// @29:15460
  CFG4 \rv32c_dec_gpr_rs1_rd_sel_0_iv_2[1]  (
	.A(ifu_expipe_resp_ireg[8]),
	.B(un1_instruction_13),
	.C(rv32c_dec_mnemonic2131),
	.D(rv32c_dec_gpr_rs1_rd_sel_0_iv_2_1_Z[1]),
	.Y(rv32c_dec_gpr_rs1_rd_sel_0_iv_2_Z[1])
);
defparam \rv32c_dec_gpr_rs1_rd_sel_0_iv_2[1] .INIT=16'h80FF;
// @29:15460
  CFG4 \rv32c_dec_gpr_rs1_rd_sel_0_iv_2_1[1]  (
	.A(un1_instruction_20_1_Z),
	.B(un1_instruction_15_Z),
	.C(rv32c_dec_mnemonic2112),
	.D(rv32c_dec_mnemonic2118),
	.Y(rv32c_dec_gpr_rs1_rd_sel_0_iv_2_1_Z[1])
);
defparam \rv32c_dec_gpr_rs1_rd_sel_0_iv_2_1[1] .INIT=16'h0105;
// @29:13195
  CFG4 \rv32i_dec_immediate_0_iv[0]  (
	.A(ifu_expipe_resp_ireg[20]),
	.B(un1_instruction_24_i),
	.C(rv32i_dec_immediate_0_iv_1_Z[0]),
	.D(un1_instruction_38_i),
	.Y(rv32i_dec_immediate[0])
);
defparam \rv32i_dec_immediate_0_iv[0] .INIT=16'hAF8F;
// @29:13195
  CFG4 \rv32i_dec_immediate_0_iv_1[0]  (
	.A(ifu_expipe_resp_ireg[7]),
	.B(ifu_expipe_resp_ireg[15]),
	.C(un1_instruction_7_i),
	.D(un1_instruction_14_i),
	.Y(rv32i_dec_immediate_0_iv_1_Z[0])
);
defparam \rv32i_dec_immediate_0_iv_1[0] .INIT=16'h153F;
  CFG3 \rv32i_dec_alu_op_sel_0_RNO_0[2]  (
	.A(N_155),
	.B(rv32i_dec_alu_op_sel_0_a5_2_1_0_Z[2]),
	.C(N_26),
	.Y(N_1589_tz)
);
defparam \rv32i_dec_alu_op_sel_0_RNO_0[2] .INIT=8'hE2;
// @29:15460
  CFG3 un1_rv32c_dec_mnemonic2114_1 (
	.A(rv32c_dec_mnemonic2133),
	.B(un1_rv32c_dec_mnemonic2114_1_3_Z),
	.C(rv32c_dec_mnemonic2135),
	.Y(un1_rv32c_dec_mnemonic2114_1_i)
);
defparam un1_rv32c_dec_mnemonic2114_1.INIT=8'hFE;
// @29:13195
  CFG3 \rv32i_dec_alu_op_sel_0_o5_0[1]  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(N_163),
	.C(N_118),
	.Y(N_130)
);
defparam \rv32i_dec_alu_op_sel_0_o5_0[1] .INIT=8'hA4;
// @29:15460
  CFG3 \rv32c_dec_immediate_13_m[9]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(un1_instruction_15_Z),
	.C(rv32c_dec_mnemonic2118),
	.Y(rv32c_dec_immediate_13_m_Z[9])
);
defparam \rv32c_dec_immediate_13_m[9] .INIT=8'h80;
// @29:13195
  CFG3 \rv32i_dec_bcu_op_sel.m4  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(N_2_0),
	.C(N_6),
	.Y(i9_mux)
);
defparam \rv32i_dec_bcu_op_sel.m4 .INIT=8'hF4;
// @29:9968
  CFG3 gpr_rs2_rd_valid_dbgpipe (
	.A(gpr_rs2_rd_valid_ex_Z),
	.B(trace_priv_i),
	.C(N_866),
	.Y(gpr_rs2_rd_valid_dbgpipe_1z)
);
defparam gpr_rs2_rd_valid_dbgpipe.INIT=8'h8A;
// @29:8136
  CFG2 ifu_expipe_req_branch_excpt_req_fenci (
	.A(un1_instr_inhibit_ex_1z),
	.B(ex_retr_pipe_fence_i_retr_2),
	.Y(ifu_expipe_req_branch_excpt_req_fenci_1z)
);
defparam ifu_expipe_req_branch_excpt_req_fenci.INIT=4'h4;
// @29:8177
  CFG2 ifu_expipe_resp_ready_0_a0_1 (
	.A(lsu_flush_1z),
	.B(gpr_rd_rs1_complete_ex_out),
	.Y(ifu_expipe_resp_ready_0_a0_1_Z)
);
defparam ifu_expipe_resp_ready_0_a0_1.INIT=4'h1;
// @29:9532
  CFG3 \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_8_RNI7E8KD  (
	.A(lsu_flush_1z),
	.B(N_1382),
	.C(un6_lsu_op_complete_ex_Z),
	.Y(bcu_m6_i_a4_0_1)
);
defparam \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_8_RNI7E8KD .INIT=8'h04;
// @29:10131
  CFG3 debug_gpr_resp_valid (
	.A(gpr_m3_e_5),
	.B(trace_priv_i),
	.C(gpr_rs2_rd_data_valid_7),
	.Y(debug_gpr_resp_valid_1z)
);
defparam debug_gpr_resp_valid.INIT=8'h40;
// @29:8177
  CFG2 ifu_expipe_resp_ready_a4_1_a2_0_0 (
	.A(bcu_m6_i_a4_0_1),
	.B(bcu_op_complete_ex_0_Z),
	.Y(ifu_expipe_resp_ready_a4_1_a2_0_0_Z)
);
defparam ifu_expipe_resp_ready_a4_1_a2_0_0.INIT=4'h2;
// @29:8177
  CFG3 ifu_expipe_resp_ready_9_RNO (
	.A(instr_completing_ex_3_s_1_2),
	.B(lsu_req_ready),
	.C(lsu_req_valid_1z),
	.Y(ifu_expipe_resp_ready_a4_d)
);
defparam ifu_expipe_resp_ready_9_RNO.INIT=8'hEA;
// @29:9439
  CFG3 alu_op_complete_ex_a3 (
	.A(bcu_op_completing_ex_3_0_i_5_5),
	.B(bcu_m6_i),
	.C(alu_op_complete_ex_out),
	.Y(alu_op_complete_ex_a3_Z)
);
defparam alu_op_complete_ex_a3.INIT=8'h02;
// @29:13195
  CFG2 \rv32i_dec_gpr_rs2_rd_valid.m12_0_1  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[12]),
	.Y(N_559_1)
);
defparam \rv32i_dec_gpr_rs2_rd_valid.m12_0_1 .INIT=4'h1;
// @29:13195
  CFG2 \rv32i_dec_gpr_rs1_rd_valid.m22_3_1  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[5]),
	.Y(un1_rv32i_dec_mnemonic4960_1_i_a17_2_0)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m22_3_1 .INIT=4'h2;
// @29:10186
  CFG2 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_2_iv_0_a2_0_0[0]  (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_sw_csr_wr_op_ex[0]),
	.Y(ex_retr_pipe_sw_csr_wr_op_retr_2_iv_0_a2_0_0[0])
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_2_iv_0_a2_0_0[0] .INIT=4'h8;
// @29:18188
  CFG2 \gpr_rs2_rd_sel_1_iv_0_RNO[1]  (
	.A(un1_instruction_44_i),
	.B(ifu_expipe_resp_ireg[3]),
	.Y(rv32c_dec_gpr_rs2_rd_sel_m_0[1])
);
defparam \gpr_rs2_rd_sel_1_iv_0_RNO[1] .INIT=4'h8;
// @29:18188
  CFG2 \gpr_rs2_rd_sel_1_iv_0_RNO[2]  (
	.A(un1_instruction_44_i),
	.B(ifu_expipe_resp_ireg[4]),
	.Y(rv32c_dec_gpr_rs2_rd_sel_m_0[2])
);
defparam \gpr_rs2_rd_sel_1_iv_0_RNO[2] .INIT=4'h8;
// @29:18188
  CFG2 \gpr_rs2_rd_sel_1_iv_0_RNO[0]  (
	.A(un1_instruction_44_i),
	.B(ifu_expipe_resp_ireg[2]),
	.Y(rv32c_dec_gpr_rs2_rd_sel_m_0[0])
);
defparam \gpr_rs2_rd_sel_1_iv_0_RNO[0] .INIT=4'h8;
// @29:14888
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4958_1  (
	.A(ifu_expipe_resp_ireg[28]),
	.B(ifu_expipe_resp_ireg[24]),
	.Y(rv32i_dec_mnemonic4958_1)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4958_1 .INIT=4'h8;
// @29:14852
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4957_1_0_0  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[20]),
	.Y(rv32i_dec_mnemonic4957_1_0_0)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4957_1_0_0 .INIT=4'h8;
// @29:14888
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4958_1_0_0  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[21]),
	.Y(rv32i_dec_mnemonic4958_1_0_0)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4958_1_0_0 .INIT=4'h8;
// @29:13195
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4954_0_0  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[3]),
	.Y(rv32i_dec_mnemonic4954_0)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4954_0_0 .INIT=4'h1;
// @29:14609
  CFG2 un1_rv32c_dec_mnemonic2137_1_2_a3_0_0 (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[15]),
	.Y(un1_rv32c_dec_mnemonic2137_1_2_a3_0_0_Z)
);
defparam un1_rv32c_dec_mnemonic2137_1_2_a3_0_0.INIT=4'h2;
// @29:9986
  CFG2 gpr_wr_valid_retr_1_1_0 (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_exu_result_valid_retr),
	.Y(gpr_wr_valid_retr_1_1_0_Z)
);
defparam gpr_wr_valid_retr_1_1_0.INIT=4'h8;
// @29:10024
  CFG2 gpr_rs1_rd_valid_mux_0_a2_0_0_1 (
	.A(de_ex_pipe_gpr_rs1_rd_sel_ex[0]),
	.B(de_ex_pipe_gpr_rs1_rd_sel_ex[3]),
	.Y(gpr_rs1_rd_valid_mux_0_a2_0_0_1_Z)
);
defparam gpr_rs1_rd_valid_mux_0_a2_0_0_1.INIT=4'h1;
// @29:18188
  CFG2 \rv32i_dec_alu_op_sel_4_.de_ex_pipe_illegal_instr_ex_2_1_RNO_0  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[0]),
	.Y(rv32c_dec_illegal_instr_m_0)
);
defparam \rv32i_dec_alu_op_sel_4_.de_ex_pipe_illegal_instr_ex_2_1_RNO_0 .INIT=4'h2;
// @29:18188
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2115_RNISQ1Q8  (
	.A(rv32c_dec_mnemonic2115),
	.B(un83_rv32i_dec_gpr_wr_valid),
	.Y(rv32c_dec_fence_i_m_0)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2115_RNISQ1Q8 .INIT=4'h8;
// @29:14888
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4958_4  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[25]),
	.Y(rv32m_dec_mnemonic847_0)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4958_4 .INIT=4'h4;
// @29:14609
  CFG2 un1_rv32c_dec_mnemonic2137_1_2_a2_0 (
	.A(rv32c_dec_mnemonic2130),
	.B(rv32c_dec_mnemonic2126),
	.Y(un1_rv32c_dec_mnemonic2137_1_2_a2_0_Z)
);
defparam un1_rv32c_dec_mnemonic2137_1_2_a2_0.INIT=4'h1;
// @29:13195
  CFG2 rv32i_dec_sw_csr_rd_op_cnst_1 (
	.A(rv32i_dec_mnemonic4954),
	.B(rv32i_dec_mnemonic4951),
	.Y(N_522_1)
);
defparam rv32i_dec_sw_csr_rd_op_cnst_1.INIT=4'hE;
// @29:13195
  CFG2 \rv32i_dec_immediate_0[20]  (
	.A(un1_instruction_14_i),
	.B(un1_instruction_15_i),
	.Y(N_477_2)
);
defparam \rv32i_dec_immediate_0[20] .INIT=4'hE;
// @29:13195
  CFG2 \rv32i_dec_alu_op_sel_0_a5_2_1_0[2]  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[5]),
	.Y(rv32i_dec_alu_op_sel_0_a5_2_1_0_Z[2])
);
defparam \rv32i_dec_alu_op_sel_0_a5_2_1_0[2] .INIT=4'h8;
// @29:15082
  CFG2 \gen_decode_rv32m.rv32m_dec_mnemonic851_0_0  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[26]),
	.Y(rv32m_dec_mnemonic851_0)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic851_0_0 .INIT=4'h1;
// @29:14564
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4949_25_0  (
	.A(ifu_expipe_resp_ireg[17]),
	.B(ifu_expipe_resp_ireg[16]),
	.Y(rv32i_dec_mnemonic4949_25_0)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4949_25_0 .INIT=4'h1;
// @29:13195
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4914_1  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[6]),
	.Y(N_561_1)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4914_1 .INIT=4'h8;
// @29:13195
  CFG2 \rv32i_dec_alu_op_sel_4_.m8_e_0  (
	.A(ifu_expipe_resp_ireg[26]),
	.B(ifu_expipe_resp_ireg[27]),
	.Y(rv32i_dec_shifter_unit_places_3[2])
);
defparam \rv32i_dec_alu_op_sel_4_.m8_e_0 .INIT=4'h1;
// @29:13195
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4912_0  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[3]),
	.Y(N_90_2)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4912_0 .INIT=4'h1;
// @29:15460
  CFG2 rv32c_dec_bcu_op_sel_iv_1_a8_0_1 (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[0]),
	.Y(un1_instruction_22_i)
);
defparam rv32c_dec_bcu_op_sel_iv_1_a8_0_1.INIT=4'h2;
// @29:9532
  CFG2 bcu_op_complete_ex_0 (
	.A(stage_state_ex),
	.B(de_ex_pipe_bcu_op_sel_ex),
	.Y(bcu_op_complete_ex_0_Z)
);
defparam bcu_op_complete_ex_0.INIT=4'h7;
// @29:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2122_4  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[6]),
	.Y(rv32i_dec_mnemonic4926_4)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2122_4 .INIT=4'h1;
// @29:13195
  CFG2 \rv32i_dec_lsu_op_0_a2_1_3[0]  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[3]),
	.Y(N_46_3)
);
defparam \rv32i_dec_lsu_op_0_a2_1_3[0] .INIT=4'h1;
// @29:13195
  CFG2 \rv32i_dec_branch_cond_2[0]  (
	.A(rv32i_dec_mnemonic4949),
	.B(rv32i_dec_mnemonic4958),
	.Y(rv32i_instr_decoded_8)
);
defparam \rv32i_dec_branch_cond_2[0] .INIT=4'hE;
// @29:15460
  CFG2 rv32c_dec_bcu_op_sel_iv_1_a8_0_2 (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[13]),
	.Y(N_545_2)
);
defparam rv32c_dec_bcu_op_sel_iv_1_a8_0_2.INIT=4'h2;
// @29:15460
  CFG2 rv32c_dec_bcu_op_sel_iv_1_o3 (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[15]),
	.Y(N_542)
);
defparam rv32c_dec_bcu_op_sel_iv_1_o3.INIT=4'hE;
// @29:13195
  CFG2 \rv32i_dec_bcu_operand0_mux_sel_0_.m1  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[5]),
	.Y(N_2)
);
defparam \rv32i_dec_bcu_operand0_mux_sel_0_.m1 .INIT=4'h8;
// @29:13195
  CFG2 \rv32i_dec_mnemonic4916.rv32i_dec_mnemonic4916_2  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[4]),
	.Y(N_184_2)
);
defparam \rv32i_dec_mnemonic4916.rv32i_dec_mnemonic4916_2 .INIT=4'h1;
// @29:18188
  CFG2 wfi (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(rv32i_dec_mnemonic4960),
	.Y(wfi_de)
);
defparam wfi.INIT=4'h8;
// @29:18188
  CFG2 m_env_call (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(rv32i_dec_mnemonic4956),
	.Y(m_env_call_de)
);
defparam m_env_call.INIT=4'h8;
// @29:15460
  CFG2 un1_rv32c_dec_mnemonic2119_1_RNI643R9 (
	.A(un1_rv32c_dec_mnemonic2119_1_i),
	.B(ifu_expipe_resp_ireg[12]),
	.Y(instruction_m[12])
);
defparam un1_rv32c_dec_mnemonic2119_1_RNI643R9.INIT=4'h8;
// @29:15460
  CFG2 \rv32c_dec_operand1_mux_sel_1_iv_i_a3_2[0]  (
	.A(rv32c_dec_mnemonic2118),
	.B(rv32c_dec_mnemonic2116),
	.Y(N_537_2)
);
defparam \rv32c_dec_operand1_mux_sel_1_iv_i_a3_2[0] .INIT=4'h1;
// @29:13195
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4952_5  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[3]),
	.Y(rv32i_dec_mnemonic4952_5)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4952_5 .INIT=4'h1;
// @29:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2119_2  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[0]),
	.Y(rv32c_dec_mnemonic2119_2)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2119_2 .INIT=4'h4;
// @29:9235
  CFG2 \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5  (
	.A(N_3733_i),
	.B(trace_priv_i),
	.Y(de_ex_pipe_gpr_rs2_rd_sel_ex5)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5 .INIT=4'hE;
// @29:10236
  CFG2 \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex_2_0  (
	.A(trace_priv_i),
	.B(debug_gpr_req_rd_en),
	.Y(de_ex_pipe_gpr_rs3_rd_valid_ex_2)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex_2_0 .INIT=4'h8;
// @29:15460
  CFG2 \rv32c_dec_shifter_unit_op_sel_0_.m9x  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[0]),
	.Y(N_1194)
);
defparam \rv32c_dec_shifter_unit_op_sel_0_.m9x .INIT=4'h6;
// @29:13195
  CFG2 \rv32i_dec_lsu_op_0_a2_1_1[0]  (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[6]),
	.Y(N_46_1)
);
defparam \rv32i_dec_lsu_op_0_a2_1_1[0] .INIT=4'h2;
// @29:15460
  CFG2 \rv32c_dec_shifter_unit_op_sel_0_.m8_e_1  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[11]),
	.Y(N_17_1)
);
defparam \rv32c_dec_shifter_unit_op_sel_0_.m8_e_1 .INIT=4'h1;
// @29:13195
  CFG2 \rv32i_dec_bcu_operand0_mux_sel_0_.m13_e_2  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[3]),
	.Y(rv32i_dec_gpr_rs2_rd_valid_m_3)
);
defparam \rv32i_dec_bcu_operand0_mux_sel_0_.m13_e_2 .INIT=4'h2;
// @29:13195
  CFG2 \rv32i_dec_alu_op_sel_0_a2_0_2[1]  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[30]),
	.Y(N_157_2)
);
defparam \rv32i_dec_alu_op_sel_0_a2_0_2[1] .INIT=4'h4;
// @29:14609
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2112_1  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[15]),
	.Y(un1_instruction_26_1)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2112_1 .INIT=4'h1;
// @29:14609
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2112_2  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[0]),
	.Y(rv32c_dec_mnemonic2129_2)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2112_2 .INIT=4'h1;
// @29:9542
  CFG2 \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_o2_0  (
	.A(lsu_op_ex_pipe_reg[1]),
	.B(lsu_op_ex_pipe_reg[2]),
	.Y(N_574)
);
defparam \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_o2_0 .INIT=4'hE;
// @29:9764
  CFG2 instr_completing_retr_i_o2_3 (
	.A(ex_retr_pipe_lsu_op_retr[1]),
	.B(ex_retr_pipe_lsu_op_retr[2]),
	.Y(N_553)
);
defparam instr_completing_retr_i_o2_3.INIT=4'hE;
// @29:8289
  CFG2 force_debug_nop_de_i_a2 (
	.A(stage_state_retr),
	.B(ex_retr_pipe_fence_i_retr),
	.Y(N_863)
);
defparam force_debug_nop_de_i_a2.INIT=4'h8;
// @29:8808
  CFG2 ex_retr_pipe_fence_i_retr_2_0_a2 (
	.A(stage_state_ex),
	.B(de_ex_pipe_fence_i_ex),
	.Y(ex_retr_pipe_fence_i_retr_2)
);
defparam ex_retr_pipe_fence_i_retr_2_0_a2.INIT=4'h8;
// @29:15082
  CFG2 un1_instruction_29_5 (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[26]),
	.Y(un1_instruction_29_5_Z)
);
defparam un1_instruction_29_5.INIT=4'h1;
// @29:13195
  CFG2 \rv32i_dec_alu_op_sel_0_a2_2_1[1]  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[29]),
	.Y(N_163_1)
);
defparam \rv32i_dec_alu_op_sel_0_a2_2_1[1] .INIT=4'h1;
// @29:13195
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4953_5  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[3]),
	.Y(rv32i_dec_mnemonic4953_5)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4953_5 .INIT=4'h1;
// @29:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2115_2  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[0]),
	.Y(rv32c_dec_mnemonic2115_i_2)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2115_2 .INIT=4'h4;
// @29:13195
  CFG2 \rv32i_dec_alu_op_sel_0_o5[1]  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[13]),
	.Y(N_125)
);
defparam \rv32i_dec_alu_op_sel_0_o5[1] .INIT=4'hB;
// @29:15460
  CFG2 \rv32c_dec_mnemonic2135.rv32c_dec_mnemonic2135  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[0]),
	.Y(rv32c_dec_mnemonic2135_0)
);
defparam \rv32c_dec_mnemonic2135.rv32c_dec_mnemonic2135 .INIT=4'h1;
  CFG2 de_ex_pipe_shifter_unit_op_sel_ex7_RNI8SML4 (
	.A(de_ex_pipe_shifter_unit_op_sel_ex7_1z),
	.B(N_3733_i),
	.Y(N_10)
);
defparam de_ex_pipe_shifter_unit_op_sel_ex7_RNI8SML4.INIT=4'h2;
// @29:9631
  CFG2 \lsu_req_op_cZ[0]  (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_lsu_op_ex[0]),
	.Y(lsu_req_op[0])
);
defparam \lsu_req_op_cZ[0] .INIT=4'h8;
// @29:9631
  CFG2 \lsu_req_op_cZ[1]  (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_lsu_op_ex[1]),
	.Y(lsu_req_op[1])
);
defparam \lsu_req_op_cZ[1] .INIT=4'h8;
// @29:9631
  CFG2 \lsu_req_op_cZ[2]  (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_lsu_op_ex[2]),
	.Y(lsu_req_op[2])
);
defparam \lsu_req_op_cZ[2] .INIT=4'h8;
// @29:9631
  CFG2 \lsu_req_op_cZ[3]  (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_lsu_op_ex[3]),
	.Y(lsu_req_op[3])
);
defparam \lsu_req_op_cZ[3] .INIT=4'h8;
// @29:13195
  CFG2 \rv32i_dec_alu_op_sel_0_a2_2_2[1]  (
	.A(ifu_expipe_resp_ireg[25]),
	.B(ifu_expipe_resp_ireg[26]),
	.Y(N_163_2)
);
defparam \rv32i_dec_alu_op_sel_0_a2_2_2[1] .INIT=4'h1;
// @29:9871
  CFG2 illegal_instr_retr (
	.A(stage_state_retr),
	.B(ex_retr_pipe_illegal_instr_retr),
	.Y(illegal_instr_retr_1z)
);
defparam illegal_instr_retr.INIT=4'h8;
// @29:18188
  CFG2 \sw_csr_addr_1[7]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[27]),
	.Y(sw_csr_addr_de_1_7)
);
defparam \sw_csr_addr_1[7] .INIT=4'h8;
// @29:18188
  CFG2 \sw_csr_addr_1[2]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[22]),
	.Y(sw_csr_addr_de_1_2)
);
defparam \sw_csr_addr_1[2] .INIT=4'h8;
// @29:18188
  CFG2 \sw_csr_addr_1[0]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[20]),
	.Y(sw_csr_addr_de_1_0)
);
defparam \sw_csr_addr_1[0] .INIT=4'h8;
// @29:18188
  CFG2 \sw_csr_addr_1[4]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[24]),
	.Y(sw_csr_addr_de_1_4)
);
defparam \sw_csr_addr_1[4] .INIT=4'h8;
// @29:18188
  CFG2 \sw_csr_addr_1[1]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[21]),
	.Y(sw_csr_addr_de_1_1)
);
defparam \sw_csr_addr_1[1] .INIT=4'h8;
// @29:18188
  CFG2 \sw_csr_addr_1[6]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[26]),
	.Y(sw_csr_addr_de_1_6)
);
defparam \sw_csr_addr_1[6] .INIT=4'h8;
// @29:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_gpr_rs1_rd_sel_19_m_1[4]  (
	.A(rv32c_dec_mnemonic2131),
	.B(un1_instruction_13),
	.Y(rv32c_dec_gpr_rs1_rd_sel_19_m_1[4])
);
defparam \gen_decode_rv32c.rv32c_dec_gpr_rs1_rd_sel_19_m_1[4] .INIT=4'h8;
// @29:14816
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4956_14  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[20]),
	.Y(rv32i_dec_mnemonic4956_i_14)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4956_14 .INIT=4'h1;
// @29:13195
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4948_12  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[31]),
	.Y(rv32i_dec_mnemonic4948_i_12)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4948_12 .INIT=4'h1;
// @29:13195
  CFG2 \immediate_0_RNO[29]  (
	.A(un1_instruction),
	.B(ifu_expipe_resp_ireg[29]),
	.Y(instruction_m_1[29])
);
defparam \immediate_0_RNO[29] .INIT=4'h8;
// @29:13195
  CFG2 \immediate_0_RNO[23]  (
	.A(un1_instruction),
	.B(ifu_expipe_resp_ireg[23]),
	.Y(instruction_m_2[23])
);
defparam \immediate_0_RNO[23] .INIT=4'h8;
// @29:13195
  CFG2 \immediate_0_RNO[22]  (
	.A(un1_instruction),
	.B(ifu_expipe_resp_ireg[22]),
	.Y(instruction_m_2[22])
);
defparam \immediate_0_RNO[22] .INIT=4'h8;
// @29:13195
  CFG2 \immediate_0_RNO[21]  (
	.A(un1_instruction),
	.B(ifu_expipe_resp_ireg[21]),
	.Y(instruction_m_2[21])
);
defparam \immediate_0_RNO[21] .INIT=4'h8;
// @29:13195
  CFG2 \immediate_0_RNO[20]  (
	.A(un1_instruction),
	.B(ifu_expipe_resp_ireg[20]),
	.Y(instruction_m_3[20])
);
defparam \immediate_0_RNO[20] .INIT=4'h8;
// @29:14609
  CFG2 \gen_decode_rv32c.un1_instruction_13_1  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[3]),
	.Y(un1_instruction_14_1)
);
defparam \gen_decode_rv32c.un1_instruction_13_1 .INIT=4'h1;
// @29:15460
  CFG2 \rv32c_dec_mnemonic2123.rv32c_dec_mnemonic2123_1  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[5]),
	.Y(rv32c_dec_mnemonic2123_1)
);
defparam \rv32c_dec_mnemonic2123.rv32c_dec_mnemonic2123_1 .INIT=4'h4;
// @29:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2121_1  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[10]),
	.Y(rv32c_dec_mnemonic2121_1)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2121_1 .INIT=4'h1;
// @29:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2132_3  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[13]),
	.Y(rv32i_dec_mnemonic4916_5)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2132_3 .INIT=4'h1;
// @29:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2130_RNIPS1Q8  (
	.A(rv32c_dec_mnemonic2130),
	.B(un83_rv32i_dec_gpr_wr_valid),
	.Y(rv32c_dec_mnemonic_1_m_0)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2130_RNIPS1Q8 .INIT=4'h2;
// @29:15460
  CFG2 rv32c_dec_bcu_op_sel_iv_1_2 (
	.A(rv32c_dec_mnemonic2116),
	.B(rv32c_dec_mnemonic2126),
	.Y(rv32c_dec_bcu_op_sel_2)
);
defparam rv32c_dec_bcu_op_sel_iv_1_2.INIT=4'hE;
// @29:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2128_2  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[13]),
	.Y(rv32i_dec_mnemonic4919_3)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2128_2 .INIT=4'h8;
// @29:10027
  CFG2 gpr_rs2_rd_valid_stg_i_o2 (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.Y(N_582)
);
defparam gpr_rs2_rd_valid_stg_i_o2.INIT=4'hE;
// @29:9862
  CFG2 un1_exu_result_valid_retr (
	.A(trace_priv_i),
	.B(stage_state_retr_rep1),
	.Y(un1_exu_result_valid_retr_1z)
);
defparam un1_exu_result_valid_retr.INIT=4'hE;
// @29:9955
  CFG2 \rv32i_dec_alu_op_sel_4_.gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5_0_o2  (
	.A(instr_accepted_retr_2_1z),
	.B(trace_priv_i),
	.Y(ex_retr_pipe_gpr_wr_sel_retr5)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5_0_o2 .INIT=4'hE;
// @29:13195
  CFG2 \rv32i_dec_lsu_op_0_o2[1]  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[5]),
	.Y(N_22)
);
defparam \rv32i_dec_lsu_op_0_o2[1] .INIT=4'hE;
// @29:15460
  CFG2 un1_instruction_27_2 (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[15]),
	.Y(un1_instruction_27_2_Z)
);
defparam un1_instruction_27_2.INIT=4'h4;
// @29:13195
  CFG2 \rv32i_dec_gpr_wr_mux_sel_0_o6_1[1]  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[12]),
	.Y(N_201)
);
defparam \rv32i_dec_gpr_wr_mux_sel_0_o6_1[1] .INIT=4'hB;
// @29:8300
  CFG2 un1_rv32c_dec_mnemonic2123_2_s4_1 (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[11]),
	.Y(un1_rv32c_dec_mnemonic2123_2_s4_i_1_0)
);
defparam un1_rv32c_dec_mnemonic2123_2_s4_1.INIT=4'h8;
// @29:13195
  CFG2 \immediate_0_RNO[27]  (
	.A(un1_instruction),
	.B(ifu_expipe_resp_ireg[27]),
	.Y(instruction_m_1[27])
);
defparam \immediate_0_RNO[27] .INIT=4'h8;
// @29:13195
  CFG2 \immediate_0_RNO[24]  (
	.A(un1_instruction),
	.B(ifu_expipe_resp_ireg[24]),
	.Y(instruction_m_2[24])
);
defparam \immediate_0_RNO[24] .INIT=4'h8;
// @29:13195
  CFG2 un1_instruction_12_2 (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[12]),
	.Y(un1_instruction_12_i_2)
);
defparam un1_instruction_12_2.INIT=4'h8;
// @29:13195
  CFG2 \immediate_0_RNO[30]  (
	.A(un1_instruction),
	.B(ifu_expipe_resp_ireg[30]),
	.Y(instruction_m_1[30])
);
defparam \immediate_0_RNO[30] .INIT=4'h8;
// @29:13195
  CFG2 \immediate_0_RNO[28]  (
	.A(un1_instruction),
	.B(ifu_expipe_resp_ireg[28]),
	.Y(instruction_m_1[28])
);
defparam \immediate_0_RNO[28] .INIT=4'h8;
// @29:13195
  CFG2 \rv32i_dec_immediate[12]  (
	.A(un1_instruction),
	.B(rv32i_dec_mnemonic4913),
	.Y(N_477_1)
);
defparam \rv32i_dec_immediate[12] .INIT=4'hE;
// @29:13195
  CFG2 \rv32i_dec_immediate_1_iv_1_RNO[2]  (
	.A(un1_instruction_7_i),
	.B(ifu_expipe_resp_ireg[17]),
	.Y(instruction_m_0[17])
);
defparam \rv32i_dec_immediate_1_iv_1_RNO[2] .INIT=4'h8;
// @29:15460
  CFG2 un1_instruction_8_1 (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[0]),
	.Y(un1_instruction_8_1_Z)
);
defparam un1_instruction_8_1.INIT=4'h8;
// @29:15460
  CFG2 un1_instruction_20_1 (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[1]),
	.Y(un1_instruction_20_1_Z)
);
defparam un1_instruction_20_1.INIT=4'h8;
// @29:13195
  CFG2 \rv32i_dec_shifter_unit_places_2_0_.m21_1  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[4]),
	.Y(N_32_mux_1)
);
defparam \rv32i_dec_shifter_unit_places_2_0_.m21_1 .INIT=4'h2;
// @29:14816
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4956_13  (
	.A(ifu_expipe_resp_ireg[30]),
	.B(ifu_expipe_resp_ireg[31]),
	.Y(rv32m_dec_mnemonic846_i_8)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4956_13 .INIT=4'h1;
// @29:13195
  CFG2 \rv32i_dec_alu_op_sel_4_.m8_e_2  (
	.A(ifu_expipe_resp_ireg[28]),
	.B(ifu_expipe_resp_ireg[29]),
	.Y(rv32i_dec_shifter_unit_places_2[2])
);
defparam \rv32i_dec_alu_op_sel_4_.m8_e_2 .INIT=4'h1;
// @29:13195
  CFG2 \rv32i_dec_immediate_1_iv_1_RNO[4]  (
	.A(un1_instruction_7_i),
	.B(ifu_expipe_resp_ireg[19]),
	.Y(instruction_m_0[19])
);
defparam \rv32i_dec_immediate_1_iv_1_RNO[4] .INIT=4'h8;
// @29:13195
  CFG2 \rv32i_dec_immediate_1_iv_1_RNO[3]  (
	.A(un1_instruction_7_i),
	.B(ifu_expipe_resp_ireg[18]),
	.Y(instruction_m_0[18])
);
defparam \rv32i_dec_immediate_1_iv_1_RNO[3] .INIT=4'h8;
// @29:13195
  CFG2 \rv32i_dec_immediate_1_iv_1_RNO[1]  (
	.A(un1_instruction_7_i),
	.B(ifu_expipe_resp_ireg[16]),
	.Y(instruction_m_0[16])
);
defparam \rv32i_dec_immediate_1_iv_1_RNO[1] .INIT=4'h8;
// @29:13195
  CFG2 \rv32i_dec_immediate_0[1]  (
	.A(un1_instruction_38_i),
	.B(un1_instruction_24_i),
	.Y(N_410)
);
defparam \rv32i_dec_immediate_0[1] .INIT=4'hE;
// @29:15460
  CFG2 un1_rv32c_dec_mnemonic2114_1_RNIBNNSA (
	.A(un1_rv32c_dec_mnemonic2114_1_i),
	.B(rv32c_dec_mnemonic2116),
	.Y(rv32c_dec_gpr_wr_sel_sn_N_6)
);
defparam un1_rv32c_dec_mnemonic2114_1_RNIBNNSA.INIT=4'h1;
// @29:15460
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic2131_RNIV8346  (
	.A(rv32c_dec_mnemonic2131),
	.B(rv32c_dec_mnemonic2132),
	.Y(rv32c_dec_gpr_wr_sel_sn_N_7)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2131_RNIV8346 .INIT=4'h1;
// @29:13195
  CFG2 \rv32i_dec_exu_result_mux_sel_0_a2_1[1]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[4]),
	.Y(N_100_1)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a2_1[1] .INIT=4'h8;
// @29:15793
  CFG2 \gen_decode_rv32c.un1_instruction_15_2  (
	.A(ifu_expipe_resp_ireg[10]),
	.B(ifu_expipe_resp_ireg[11]),
	.Y(un1_instruction_15_2)
);
defparam \gen_decode_rv32c.un1_instruction_15_2 .INIT=4'h1;
// @29:13195
  CFG2 \rv32i_dec_mnemonic4934.rv32i_dec_mnemonic4934_1  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[2]),
	.Y(rv32i_dec_mnemonic4934_1)
);
defparam \rv32i_dec_mnemonic4934.rv32i_dec_mnemonic4934_1 .INIT=4'h2;
// @29:13195
  CFG2 \rv32i_dec_mnemonic4933.rv32i_dec_mnemonic4933_1  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[2]),
	.Y(rv32i_dec_mnemonic4933_1)
);
defparam \rv32i_dec_mnemonic4933.rv32i_dec_mnemonic4933_1 .INIT=4'h1;
// @29:13195
  CFG2 un1_instruction_15_1 (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[2]),
	.Y(un1_instruction_15_i_1)
);
defparam un1_instruction_15_1.INIT=4'h2;
// @29:15460
  CFG2 un1_instruction_11_1 (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[15]),
	.Y(un1_instruction_11_i_1)
);
defparam un1_instruction_11_1.INIT=4'h4;
// @29:13195
  CFG2 \rv32i_dec_exu_result_mux_sel_0_a2_10_1[0]  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[2]),
	.Y(N_95_1)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a2_10_1[0] .INIT=4'h1;
// @29:13195
  CFG2 un1_rv32i_dec_mnemonic4960_1_i_a3_1_1 (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[12]),
	.Y(N_569_1)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_a3_1_1.INIT=4'h1;
// @29:13195
  CFG2 \rv32i_dec_bcu_operand0_mux_sel_0_.m7_2  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[5]),
	.Y(N_573_1)
);
defparam \rv32i_dec_bcu_operand0_mux_sel_0_.m7_2 .INIT=4'h4;
// @29:13195
  CFG2 \gen_decode_rv32i.un1_instruction_2  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[2]),
	.Y(un1_instruction_i_2)
);
defparam \gen_decode_rv32i.un1_instruction_2 .INIT=4'h8;
// @29:13195
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4913_2  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[3]),
	.Y(rv32i_dec_mnemonic4913_i_2)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4913_2 .INIT=4'h8;
// @29:13195
  CFG2 \immediate_0_RNO[26]  (
	.A(un1_instruction),
	.B(ifu_expipe_resp_ireg[26]),
	.Y(instruction_m_1[26])
);
defparam \immediate_0_RNO[26] .INIT=4'h8;
// @29:13195
  CFG2 \immediate_0_RNO[25]  (
	.A(un1_instruction),
	.B(ifu_expipe_resp_ireg[25]),
	.Y(instruction_m_1[25])
);
defparam \immediate_0_RNO[25] .INIT=4'h8;
// @29:13195
  CFG2 \rv32i_dec_gpr_wr_valid_cnst.m31_1  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[0]),
	.Y(rv32i_dec_gpr_wr_valid_cnst_1)
);
defparam \rv32i_dec_gpr_wr_valid_cnst.m31_1 .INIT=4'h8;
// @29:13195
  CFG2 \rv32i_dec_gpr_wr_valid_cnst.m5  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[5]),
	.Y(N_6_0)
);
defparam \rv32i_dec_gpr_wr_valid_cnst.m5 .INIT=4'h4;
// @29:13195
  CFG2 \rv32i_dec_alu_op_sel_0_a2_2[0]  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[6]),
	.Y(N_155)
);
defparam \rv32i_dec_alu_op_sel_0_a2_2[0] .INIT=4'h2;
// @29:15460
  CFG2 \rv32c_dec_mnemonic2115.rv32c_dec_mnemonic2115  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[0]),
	.Y(rv32c_dec_mnemonic2115_0)
);
defparam \rv32c_dec_mnemonic2115.rv32c_dec_mnemonic2115 .INIT=4'h4;
// @29:14761
  CFG2 \gen_decode_rv32c.un1_instruction_14_3  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[6]),
	.Y(un1_instruction_14_3)
);
defparam \gen_decode_rv32c.un1_instruction_14_3 .INIT=4'h1;
// @29:13195
  CFG2 \rv32i_dec_bcu_op_sel.m1  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[2]),
	.Y(N_2_0)
);
defparam \rv32i_dec_bcu_op_sel.m1 .INIT=4'h1;
// @29:13195
  CFG2 rv32i_dec_fence (
	.A(rv32i_dec_mnemonic4949),
	.B(rv32i_dec_mnemonic4948),
	.Y(rv32i_dec_fence_Z)
);
defparam rv32i_dec_fence.INIT=4'hE;
// @29:12789
  CFG2 mnemonic536 (
	.A(trace_exception),
	.B(soft_reset_taken_retr_1z),
	.Y(mnemonic536_Z)
);
defparam mnemonic536.INIT=4'h2;
// @29:12789
  CFG2 un1_core_reset_1 (
	.A(trace_exception),
	.B(soft_reset_taken_retr_1z),
	.Y(un1_core_reset_1_i)
);
defparam un1_core_reset_1.INIT=4'hE;
// @29:12789
  CFG2 un1_debug_exit (
	.A(un1_core_reset_1_i),
	.B(debug_exit_retr),
	.Y(un1_debug_exit_Z)
);
defparam un1_debug_exit.INIT=4'hE;
// @29:12789
  CFG2 mnemonic537 (
	.A(un1_core_reset_1_i),
	.B(debug_exit_retr),
	.Y(mnemonic537_Z)
);
defparam mnemonic537.INIT=4'h4;
// @29:9531
  CFG2 \gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex[1]  (
	.A(stage_state_ex),
	.B(de_ex_pipe_branch_cond_ex[1]),
	.Y(un3_branch_cond_ex[1])
);
defparam \gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex[1] .INIT=4'h8;
// @29:9531
  CFG2 \gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex[0]  (
	.A(stage_state_ex),
	.B(de_ex_pipe_branch_cond_ex[0]),
	.Y(un3_branch_cond_ex[0])
);
defparam \gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex[0] .INIT=4'h8;
// @29:15082
  CFG2 \gen_decode_rv32m.rv32m_dec_gpr_wr_valid_1  (
	.A(rv32m_dec_mnemonic850),
	.B(rv32m_dec_mnemonic851),
	.Y(rv32m_dec_gpr_wr_valid_1)
);
defparam \gen_decode_rv32m.rv32m_dec_gpr_wr_valid_1 .INIT=4'hE;
// @29:16276
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic1725  (
	.A(un1_instruction_13),
	.B(un83_rv32i_dec_gpr_wr_valid),
	.Y(rv32c_dec_mnemonic1725)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic1725 .INIT=4'h2;
// @29:18188
  CFG2 \alu_op_sel_1_iv_RNO[0]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(rv32m_dec_mnemonic846),
	.Y(rv32m_dec_alu_op_sel_m_1[0])
);
defparam \alu_op_sel_1_iv_RNO[0] .INIT=4'h2;
// @29:13195
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4951_3  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[6]),
	.Y(rv32i_dec_mnemonic4951_i_3)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4951_3 .INIT=4'h8;
// @29:16351
  CFG2 \gen_decode_rv32c.rv32c_dec_mnemonic1881  (
	.A(un1_instruction_13),
	.B(un83_rv32i_dec_gpr_wr_valid),
	.Y(rv32c_dec_mnemonic1881)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic1881 .INIT=4'h8;
// @29:16351
  CFG2 \rv32c_dec_gpr_wr_sel_6_1_RNO[0]  (
	.A(un1_instruction_13),
	.B(ifu_expipe_resp_ireg[7]),
	.Y(instruction_m_5[7])
);
defparam \rv32c_dec_gpr_wr_sel_6_1_RNO[0] .INIT=4'h4;
// @29:13195
  CFG2 \gen_decode_rv32i.rv32i_dec_mnemonic4917_3  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[2]),
	.Y(rv32i_dec_mnemonic4917_3)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4917_3 .INIT=4'h2;
// @29:8234
  CFG2 \gen_trig_de.un29_csr_trigger_wr_hzd_de_4  (
	.A(ex_retr_pipe_sw_csr_addr_retr[2]),
	.B(ex_retr_pipe_sw_csr_addr_retr[3]),
	.Y(un29_csr_trigger_wr_hzd_de_4)
);
defparam \gen_trig_de.un29_csr_trigger_wr_hzd_de_4 .INIT=4'h1;
// @29:8234
  CFG2 \gen_trig_de.un29_csr_trigger_wr_hzd_de_1  (
	.A(ex_retr_pipe_sw_csr_addr_retr[5]),
	.B(ex_retr_pipe_sw_csr_addr_retr[7]),
	.Y(un29_csr_trigger_wr_hzd_de_1)
);
defparam \gen_trig_de.un29_csr_trigger_wr_hzd_de_1 .INIT=4'h8;
// @29:9874
  CFG2 dbreak_retr (
	.A(stage_state_retr_rep2),
	.B(ex_retr_pipe_dbreak_retr),
	.Y(dbreak_retr_1z)
);
defparam dbreak_retr.INIT=4'h8;
// @29:9957
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[0]  (
	.A(de_ex_pipe_gpr_wr_sel_ex[0]),
	.B(debug_gpr_req_addr[0]),
	.C(trace_priv_i),
	.Y(ex_retr_pipe_gpr_wr_sel_retr_2[0])
);
defparam \rv32i_dec_alu_op_sel_4_.gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[0] .INIT=8'hCA;
// @29:9957
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[1]  (
	.A(de_ex_pipe_gpr_wr_sel_ex[1]),
	.B(debug_gpr_req_addr[1]),
	.C(trace_priv_i),
	.Y(ex_retr_pipe_gpr_wr_sel_retr_2[1])
);
defparam \rv32i_dec_alu_op_sel_4_.gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[1] .INIT=8'hCA;
// @29:9957
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[2]  (
	.A(de_ex_pipe_gpr_wr_sel_ex[2]),
	.B(debug_gpr_req_addr[2]),
	.C(trace_priv_i),
	.Y(ex_retr_pipe_gpr_wr_sel_retr_2[2])
);
defparam \rv32i_dec_alu_op_sel_4_.gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[2] .INIT=8'hCA;
// @29:9957
  CFG3 \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[4]  (
	.A(de_ex_pipe_gpr_wr_sel_ex[4]),
	.B(debug_gpr_req_addr[4]),
	.C(trace_priv_i),
	.Y(ex_retr_pipe_gpr_wr_sel_retr_2[4])
);
defparam \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[4] .INIT=8'hCA;
// @29:9957
  CFG3 \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[3]  (
	.A(de_ex_pipe_gpr_wr_sel_ex[3]),
	.B(debug_gpr_req_addr[3]),
	.C(trace_priv_i),
	.Y(ex_retr_pipe_gpr_wr_sel_retr_2[3])
);
defparam \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[3] .INIT=8'hCA;
// @29:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[11]  (
	.A(de_ex_pipe_sw_csr_addr_ex[11]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[11]),
	.Y(ex_retr_pipe_sw_csr_addr_retr_2[11])
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[11] .INIT=8'hE2;
// @29:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[9]  (
	.A(de_ex_pipe_sw_csr_addr_ex[9]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[9]),
	.Y(ex_retr_pipe_sw_csr_addr_retr_2[9])
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[9] .INIT=8'hE2;
// @29:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[8]  (
	.A(de_ex_pipe_sw_csr_addr_ex[8]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[8]),
	.Y(ex_retr_pipe_sw_csr_addr_retr_2[8])
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[8] .INIT=8'hE2;
// @29:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[7]  (
	.A(de_ex_pipe_sw_csr_addr_ex[7]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[7]),
	.Y(ex_retr_pipe_sw_csr_addr_retr_2[7])
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[7] .INIT=8'hE2;
// @29:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[6]  (
	.A(de_ex_pipe_sw_csr_addr_ex[6]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[6]),
	.Y(ex_retr_pipe_sw_csr_addr_retr_2[6])
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[6] .INIT=8'hE2;
// @29:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[5]  (
	.A(de_ex_pipe_sw_csr_addr_ex[5]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[5]),
	.Y(ex_retr_pipe_sw_csr_addr_retr_2[5])
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[5] .INIT=8'hE2;
// @29:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[4]  (
	.A(de_ex_pipe_sw_csr_addr_ex[4]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[4]),
	.Y(ex_retr_pipe_sw_csr_addr_retr_2[4])
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[4] .INIT=8'hE2;
// @29:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[3]  (
	.A(de_ex_pipe_sw_csr_addr_ex[3]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[3]),
	.Y(ex_retr_pipe_sw_csr_addr_retr_2[3])
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[3] .INIT=8'hE2;
// @29:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[2]  (
	.A(de_ex_pipe_sw_csr_addr_ex[2]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[2]),
	.Y(ex_retr_pipe_sw_csr_addr_retr_2[2])
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[2] .INIT=8'hE2;
// @29:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[10]  (
	.A(de_ex_pipe_sw_csr_addr_ex[10]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[10]),
	.Y(ex_retr_pipe_sw_csr_addr_retr_2[10])
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[10] .INIT=8'hE2;
// @29:9948
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_2_u_0_a2_0_2  (
	.A(debug_gpr_req_valid),
	.B(trace_priv_i),
	.C(debug_gpr_req_wr_en),
	.Y(ex_retr_pipe_gpr_wr_en_retr_2_u_0_a2_0_1)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_2_u_0_a2_0_2 .INIT=8'h80;
// @29:18188
  CFG3 gpr_wr_valid_iv_RNO_2 (
	.A(rv32c_dec_mnemonic2131),
	.B(un1_rv32c_dec_mnemonic2114_1_i),
	.C(un1_instruction_13),
	.Y(rv32c_dec_gpr_wr_valid_m_2)
);
defparam gpr_wr_valid_iv_RNO_2.INIT=8'h13;
// @29:18188
  CFG4 \alu_op_sel_1_0_iv_RNO[4]  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[3]),
	.C(ifu_expipe_resp_ireg[1]),
	.D(ifu_expipe_resp_ireg[0]),
	.Y(rv32i_dec_alu_op_sel_m_1[4])
);
defparam \alu_op_sel_1_0_iv_RNO[4] .INIT=16'h1000;
// @29:18188
  CFG3 \gpr_rs2_rd_sel_1_iv_0_RNO[4]  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(un1_instruction_41_i),
	.C(un1_instruction_44_i),
	.Y(rv32c_dec_gpr_rs2_rd_sel_m_1[4])
);
defparam \gpr_rs2_rd_sel_1_iv_0_RNO[4] .INIT=8'h20;
// @29:18188
  CFG3 \gpr_rs2_rd_sel_1_iv_0_RNO[3]  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(un1_instruction_41_i),
	.C(un1_instruction_44_i),
	.Y(rv32c_dec_gpr_rs2_rd_sel_m_0[3])
);
defparam \gpr_rs2_rd_sel_1_iv_0_RNO[3] .INIT=8'hE0;
// @29:9682
  CFG3 un8_lsu_req_valid_0 (
	.A(de_ex_pipe_fence_ex),
	.B(de_ex_pipe_fence_i_ex),
	.C(stage_state_ex),
	.Y(un8_lsu_req_valid_0_Z)
);
defparam un8_lsu_req_valid_0.INIT=8'hEA;
// @29:15460
  CFG3 un1_rv32c_dec_mnemonic2112_4_1 (
	.A(rv32c_dec_mnemonic2112),
	.B(rv32c_dec_mnemonic2131),
	.C(rv32c_dec_mnemonic2130),
	.Y(un1_rv32c_dec_mnemonic2112_4_1_Z)
);
defparam un1_rv32c_dec_mnemonic2112_4_1.INIT=8'hFE;
// @29:15460
  CFG4 \rv32c_dec_alu_op_sel_1_iv_0[0]  (
	.A(un1_instruction_13),
	.B(rv32c_dec_mnemonic2131),
	.C(un83_rv32i_dec_gpr_wr_valid),
	.D(rv32c_dec_mnemonic2115),
	.Y(rv32c_dec_alu_op_sel_1_iv_0_Z[0])
);
defparam \rv32c_dec_alu_op_sel_1_iv_0[0] .INIT=16'h4F44;
// @29:14609
  CFG3 un1_rv32c_dec_mnemonic2137_1_2_a2_2 (
	.A(rv32c_dec_mnemonic2115),
	.B(rv32c_dec_mnemonic2125),
	.C(rv32c_dec_mnemonic2128),
	.Y(un1_rv32c_dec_mnemonic2137_1_2_a2_2_Z)
);
defparam un1_rv32c_dec_mnemonic2137_1_2_a2_2.INIT=8'h01;
// @29:14888
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4958_5  (
	.A(ifu_expipe_resp_ireg[22]),
	.B(ifu_expipe_resp_ireg[23]),
	.C(ifu_expipe_resp_ireg[30]),
	.D(ifu_expipe_resp_ireg[26]),
	.Y(rv32i_dec_mnemonic4958_5)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4958_5 .INIT=16'h0010;
// @29:14924
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4959_3  (
	.A(ifu_expipe_resp_ireg[27]),
	.B(ifu_expipe_resp_ireg[28]),
	.C(ifu_expipe_resp_ireg[22]),
	.D(ifu_expipe_resp_ireg[29]),
	.Y(rv32i_dec_mnemonic4959_3)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4959_3 .INIT=16'h0400;
// @29:14960
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4960_3  (
	.A(ifu_expipe_resp_ireg[21]),
	.B(ifu_expipe_resp_ireg[22]),
	.C(ifu_expipe_resp_ireg[28]),
	.D(ifu_expipe_resp_ireg[27]),
	.Y(rv32i_dec_mnemonic4960_3)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4960_3 .INIT=16'h0040;
// @29:13195
  CFG4 \rv32i_dec_immediate_1_iv_0[11]  (
	.A(ifu_expipe_resp_ireg[20]),
	.B(ifu_expipe_resp_ireg[7]),
	.C(rv32i_dec_mnemonic4913),
	.D(un1_instruction_15_i),
	.Y(rv32i_dec_immediate_1_iv_0_Z[11])
);
defparam \rv32i_dec_immediate_1_iv_0[11] .INIT=16'hECA0;
// @29:13195
  CFG4 \rv32i_dec_shifter_unit_op_sel_1_0_.m15_1  (
	.A(ifu_expipe_resp_ireg[28]),
	.B(ifu_expipe_resp_ireg[27]),
	.C(ifu_expipe_resp_ireg[25]),
	.D(ifu_expipe_resp_ireg[26]),
	.Y(N_563_1_0)
);
defparam \rv32i_dec_shifter_unit_op_sel_1_0_.m15_1 .INIT=16'h0001;
// @29:15082
  CFG4 un1_instruction_29_1 (
	.A(ifu_expipe_resp_ireg[28]),
	.B(ifu_expipe_resp_ireg[27]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(ifu_expipe_resp_ireg[26]),
	.Y(un1_instruction_29_1_Z)
);
defparam un1_instruction_29_1.INIT=16'h0001;
// @29:15082
  CFG3 un1_instruction_29_0 (
	.A(ifu_expipe_resp_ireg[30]),
	.B(ifu_expipe_resp_ireg[29]),
	.C(ifu_expipe_resp_ireg[31]),
	.Y(un1_instruction_29_0_Z)
);
defparam un1_instruction_29_0.INIT=8'h01;
// @29:9335
  CFG4 gpr_m3_e_1 (
	.A(de_ex_pipe_gpr_rs2_rd_sel_ex[1]),
	.B(de_ex_pipe_gpr_rs2_rd_sel_ex[0]),
	.C(ex_retr_pipe_gpr_wr_sel_retr_1),
	.D(ex_retr_pipe_gpr_wr_sel_retr_0),
	.Y(gpr_m3_e_1_Z)
);
defparam gpr_m3_e_1.INIT=16'h8421;
// @29:14564
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4949_2  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(ifu_expipe_resp_ireg[20]),
	.D(ifu_expipe_resp_ireg[31]),
	.Y(rv32i_dec_mnemonic4949_2)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4949_2 .INIT=16'h0001;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4948_1  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[28]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(ifu_expipe_resp_ireg[4]),
	.Y(rv32i_dec_mnemonic4948_1)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4948_1 .INIT=16'h0001;
// @29:14816
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4956_1  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[25]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(ifu_expipe_resp_ireg[30]),
	.Y(rv32i_dec_mnemonic4956_1)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4956_1 .INIT=16'h0001;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic847_2  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[3]),
	.C(ifu_expipe_resp_ireg[13]),
	.D(ifu_expipe_resp_ireg[6]),
	.Y(rv32m_dec_mnemonic847_2)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic847_2 .INIT=16'h0001;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic853_2  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[3]),
	.C(ifu_expipe_resp_ireg[13]),
	.D(ifu_expipe_resp_ireg[12]),
	.Y(rv32m_dec_mnemonic853_2)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic853_2 .INIT=16'h1000;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic849_1  (
	.A(ifu_expipe_resp_ireg[3]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(ifu_expipe_resp_ireg[12]),
	.D(ifu_expipe_resp_ireg[13]),
	.Y(rv32m_dec_mnemonic849_1)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic849_1 .INIT=16'h1000;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2122_1  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(ifu_expipe_resp_ireg[11]),
	.D(ifu_expipe_resp_ireg[10]),
	.Y(rv32c_dec_mnemonic2122_1)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2122_1 .INIT=16'h2000;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2123_1  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(ifu_expipe_resp_ireg[11]),
	.D(ifu_expipe_resp_ireg[10]),
	.Y(rv32c_dec_mnemonic2123_1_0)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2123_1 .INIT=16'h8000;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4914_2  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(ifu_expipe_resp_ireg[1]),
	.D(ifu_expipe_resp_ireg[0]),
	.Y(rv32i_dec_mnemonic4914_2)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4914_2 .INIT=16'h8000;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4914_1_0  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[3]),
	.C(ifu_expipe_resp_ireg[13]),
	.D(ifu_expipe_resp_ireg[4]),
	.Y(rv32i_dec_mnemonic4914_1)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4914_1_0 .INIT=16'h0002;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2125_0_0  (
	.A(ifu_expipe_resp_ireg[10]),
	.B(ifu_expipe_resp_ireg[11]),
	.C(ifu_expipe_resp_ireg[1]),
	.D(ifu_expipe_resp_ireg[0]),
	.Y(rv32c_dec_mnemonic2125_0)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2125_0_0 .INIT=16'h0800;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2124_0_0  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[10]),
	.D(ifu_expipe_resp_ireg[6]),
	.Y(rv32c_dec_mnemonic2124_0)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2124_0_0 .INIT=16'h1000;
// @29:14609
  CFG3 un1_rv32c_dec_mnemonic2137_1_2_o3_1_0 (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[15]),
	.C(ifu_expipe_resp_ireg[1]),
	.Y(un1_rv32c_dec_mnemonic2137_1_2_o3_1_0_Z)
);
defparam un1_rv32c_dec_mnemonic2137_1_2_o3_1_0.INIT=8'hEB;
// @29:13195
  CFG3 \rv32i_dec_gpr_rs1_rd_valid.m26_0  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(ifu_expipe_resp_ireg[5]),
	.Y(m26_0)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m26_0 .INIT=8'h10;
// @29:15460
  CFG3 \rv32c_dec_shifter_unit_op_sel_0_.m8_e_0  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[10]),
	.Y(m8_e_0)
);
defparam \rv32c_dec_shifter_unit_op_sel_0_.m8_e_0 .INIT=8'h10;
// @29:15460
  CFG3 \rv32c_dec_mnemonic2125.rv32c_dec_mnemonic2125_2_1  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[14]),
	.Y(rv32c_dec_mnemonic2125_2_1)
);
defparam \rv32c_dec_mnemonic2125.rv32c_dec_mnemonic2125_2_1 .INIT=8'h02;
// @29:15460
  CFG3 \rv32c_dec_mnemonic2124.rv32c_dec_mnemonic2124_1_1  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[11]),
	.Y(rv32c_dec_mnemonic2124_1_1)
);
defparam \rv32c_dec_mnemonic2124.rv32c_dec_mnemonic2124_1_1 .INIT=8'h10;
// @29:8230
  CFG4 \gen_trig_de.un11_csr_trigger_wr_hzd_de_7  (
	.A(de_ex_pipe_sw_csr_wr_op_ex[1]),
	.B(de_ex_pipe_sw_csr_wr_op_ex[0]),
	.C(de_ex_pipe_sw_csr_addr_ex[8]),
	.D(de_ex_pipe_sw_csr_addr_ex[7]),
	.Y(un11_csr_trigger_wr_hzd_de_7)
);
defparam \gen_trig_de.un11_csr_trigger_wr_hzd_de_7 .INIT=16'hE000;
// @29:8230
  CFG4 \gen_trig_de.un11_csr_trigger_wr_hzd_de_6  (
	.A(de_ex_pipe_sw_csr_addr_ex[11]),
	.B(de_ex_pipe_sw_csr_addr_ex[6]),
	.C(de_ex_pipe_sw_csr_addr_ex[5]),
	.D(de_ex_pipe_sw_csr_addr_ex[4]),
	.Y(un11_csr_trigger_wr_hzd_de_6)
);
defparam \gen_trig_de.un11_csr_trigger_wr_hzd_de_6 .INIT=16'h0010;
// @29:8230
  CFG4 \gen_trig_de.un11_csr_trigger_wr_hzd_de_5  (
	.A(de_ex_pipe_sw_csr_addr_ex[10]),
	.B(de_ex_pipe_sw_csr_addr_ex[9]),
	.C(de_ex_pipe_sw_csr_addr_ex[3]),
	.D(de_ex_pipe_sw_csr_addr_ex[2]),
	.Y(un11_csr_trigger_wr_hzd_de_5)
);
defparam \gen_trig_de.un11_csr_trigger_wr_hzd_de_5 .INIT=16'h0008;
// @29:9764
  CFG4 instr_completing_retr_i_a2_a0_0 (
	.A(ex_retr_pipe_lsu_op_retr[0]),
	.B(ex_retr_pipe_lsu_op_retr[2]),
	.C(ex_retr_pipe_lsu_op_retr[1]),
	.D(ex_retr_pipe_lsu_op_retr[3]),
	.Y(instr_completing_retr_i_a2_a0_0_1z)
);
defparam instr_completing_retr_i_a2_a0_0.INIT=16'h0001;
// @29:9764
  CFG3 instr_m2_0_a2_1_0 (
	.A(ex_retr_pipe_lsu_op_retr[0]),
	.B(ex_retr_pipe_lsu_op_retr[3]),
	.C(stage_state_retr_rep2),
	.Y(instr_m2_0_a2_1_0_Z)
);
defparam instr_m2_0_a2_1_0.INIT=8'hE0;
// @29:10024
  CFG4 gpr_rs1_rd_valid_mux_0_tz_1 (
	.A(ex_retr_pipe_gpr_wr_sel_retr_2_d0),
	.B(stage_state_retr),
	.C(ex_retr_pipe_gpr_wr_sel_retr_5),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[2]),
	.Y(gpr_rs1_rd_valid_mux_0_tz_1_Z)
);
defparam gpr_rs1_rd_valid_mux_0_tz_1.INIT=16'hF7FB;
// @29:8704
  CFG3 un3_instr_inhibit_ex_7 (
	.A(ex_retr_pipe_illegal_instr_retr),
	.B(ex_retr_pipe_m_env_call_retr),
	.C(stage_state_retr_rep2),
	.Y(un3_instr_inhibit_ex_7_Z)
);
defparam un3_instr_inhibit_ex_7.INIT=8'hE0;
// @29:8704
  CFG4 un3_instr_inhibit_ex_4 (
	.A(de_ex_pipe_trigger_ex[0]),
	.B(de_ex_pipe_i_access_misalign_error_ex),
	.C(de_ex_pipe_i_access_mem_error_ex),
	.D(de_ex_pipe_dbreak_ex),
	.Y(un3_instr_inhibit_ex_4_Z)
);
defparam un3_instr_inhibit_ex_4.INIT=16'hFFFE;
// @29:8704
  CFG3 un3_instr_inhibit_ex_3 (
	.A(de_ex_pipe_trigger_ex[1]),
	.B(de_ex_pipe_m_env_call_ex),
	.C(de_ex_pipe_illegal_instr_ex),
	.Y(un3_instr_inhibit_ex_3_Z)
);
defparam un3_instr_inhibit_ex_3.INIT=8'hFE;
// @29:8842
  CFG3 un6_alu_op_complete_ex_0_a2_2 (
	.A(de_ex_pipe_alu_op_sel_ex[4]),
	.B(de_ex_pipe_alu_op_sel_ex[2]),
	.C(de_ex_pipe_alu_op_sel_ex[0]),
	.Y(un6_alu_op_complete_ex_0_a2_2_Z)
);
defparam un6_alu_op_complete_ex_0_a2_2.INIT=8'h01;
// @29:15460
  CFG4 rv32c_dec_bcu_op_sel_iv_1_a8_0 (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[14]),
	.C(ifu_expipe_resp_ireg[15]),
	.D(ifu_expipe_resp_ireg[1]),
	.Y(N_545)
);
defparam rv32c_dec_bcu_op_sel_iv_1_a8_0.INIT=16'h0040;
// @29:10369
  CFG3 lsu_resp_ready_0_o2_1 (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.B(trace_priv_i),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.Y(N_555)
);
defparam lsu_resp_ready_0_o2_1.INIT=8'hFD;
// @29:18188
  CFG3 \sw_csr_addr[9]  (
	.A(un1_instruction_33_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[29]),
	.Y(sw_csr_addr_de[9])
);
defparam \sw_csr_addr[9] .INIT=8'h80;
// @29:15460
  CFG4 \rv32c_dec_mnemonic2125.rv32c_dec_mnemonic2125_3_3  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[11]),
	.D(ifu_expipe_resp_ireg[10]),
	.Y(rv32c_dec_mnemonic2125_3_3)
);
defparam \rv32c_dec_mnemonic2125.rv32c_dec_mnemonic2125_3_3 .INIT=16'h1000;
// @29:15460
  CFG4 \rv32c_dec_shifter_unit_op_sel_0_.m3  (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[1]),
	.C(ifu_expipe_resp_ireg[13]),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(N_14_mux)
);
defparam \rv32c_dec_shifter_unit_op_sel_0_.m3 .INIT=16'h0004;
// @29:18188
  CFG3 \sw_csr_addr[10]  (
	.A(un1_instruction_33_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[30]),
	.Y(sw_csr_addr_de[10])
);
defparam \sw_csr_addr[10] .INIT=8'h80;
// @29:18188
  CFG3 \sw_csr_addr[5]  (
	.A(un1_instruction_33_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[25]),
	.Y(sw_csr_addr_de[5])
);
defparam \sw_csr_addr[5] .INIT=8'h80;
// @29:18188
  CFG3 \sw_csr_addr[11]  (
	.A(un1_instruction_33_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[31]),
	.Y(sw_csr_addr_de[11])
);
defparam \sw_csr_addr[11] .INIT=8'h80;
// @29:18188
  CFG3 \sw_csr_addr[8]  (
	.A(un1_instruction_33_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[28]),
	.Y(sw_csr_addr_de[8])
);
defparam \sw_csr_addr[8] .INIT=8'h80;
// @29:14564
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4949_24  (
	.A(ifu_expipe_resp_ireg[24]),
	.B(ifu_expipe_resp_ireg[23]),
	.C(ifu_expipe_resp_ireg[22]),
	.D(ifu_expipe_resp_ireg[21]),
	.Y(rv32i_dec_mnemonic4949_i_24)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4949_24 .INIT=16'h0001;
// @29:18188
  CFG3 un1_rv32c_dec_mnemonic2115_4 (
	.A(rv32c_dec_mnemonic2131),
	.B(rv32c_dec_mnemonic2115),
	.C(rv32c_dec_mnemonic2132),
	.Y(un1_rv32c_dec_mnemonic2115_4_Z)
);
defparam un1_rv32c_dec_mnemonic2115_4.INIT=8'hFE;
// @29:15460
  CFG4 \rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121  (
	.A(ifu_expipe_resp_ireg[10]),
	.B(ifu_expipe_resp_ireg[11]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(ifu_expipe_resp_ireg[13]),
	.Y(rv32c_dec_mnemonic2121)
);
defparam \rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121 .INIT=16'h0004;
// @29:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_a2_6[0]  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[4]),
	.C(ifu_expipe_resp_ireg[2]),
	.D(ifu_expipe_resp_ireg[6]),
	.Y(N_91)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a2_6[0] .INIT=16'h2000;
// @29:18188
  CFG3 \alu_op_sel_1_iv_RNO[2]  (
	.A(rv32m_dec_mnemonic849),
	.B(rv32m_dec_mnemonic848),
	.C(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.Y(rv32m_dec_alu_op_sel_m[2])
);
defparam \alu_op_sel_1_iv_RNO[2] .INIT=8'h10;
// @29:14761
  CFG4 \gen_decode_rv32c.un1_instruction_19_1_0  (
	.A(ifu_expipe_resp_ireg[7]),
	.B(ifu_expipe_resp_ireg[11]),
	.C(ifu_expipe_resp_ireg[9]),
	.D(ifu_expipe_resp_ireg[8]),
	.Y(un1_instruction_19_1_0)
);
defparam \gen_decode_rv32c.un1_instruction_19_1_0 .INIT=16'h0001;
// @29:18188
  CFG3 \gen_decode_rv32c.rv32c_dec_mnemonic2132_RNIB00TC  (
	.A(un1_instruction_13),
	.B(un83_rv32i_dec_gpr_wr_valid),
	.C(rv32c_dec_mnemonic2132),
	.Y(rv32c_dec_dbreakpoint_m_0)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2132_RNIB00TC .INIT=8'h80;
// @29:15082
  CFG3 \gen_decode_rv32m.rv32m_dec_mnemonic846_0_0  (
	.A(ifu_expipe_resp_ireg[27]),
	.B(ifu_expipe_resp_ireg[26]),
	.C(ifu_expipe_resp_ireg[12]),
	.Y(rv32m_dec_mnemonic846_0)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic846_0_0 .INIT=8'h01;
// @29:13195
  CFG3 \rv32i_dec_exu_result_mux_sel_0_a3_0[0]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[14]),
	.Y(N_569)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a3_0[0] .INIT=8'h01;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic851_4  (
	.A(ifu_expipe_resp_ireg[3]),
	.B(ifu_expipe_resp_ireg[25]),
	.C(ifu_expipe_resp_ireg[6]),
	.D(ifu_expipe_resp_ireg[2]),
	.Y(un1_instruction_29_1_0_0)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic851_4 .INIT=16'h0004;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4950_0  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[3]),
	.C(ifu_expipe_resp_ireg[12]),
	.D(ifu_expipe_resp_ireg[6]),
	.Y(rv32i_dec_mnemonic4950_0)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4950_0 .INIT=16'h1000;
// @29:13195
  CFG4 \rv32i_dec_alu_op_sel_4_.m10  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(ifu_expipe_resp_ireg[13]),
	.Y(i19_mux)
);
defparam \rv32i_dec_alu_op_sel_4_.m10 .INIT=16'h8088;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2135  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[14]),
	.C(ifu_expipe_resp_ireg[15]),
	.D(ifu_expipe_resp_ireg[0]),
	.Y(rv32c_dec_mnemonic2135)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2135 .INIT=16'h0080;
// @29:13195
  CFG4 un1_instruction_33 (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(ifu_expipe_resp_ireg[13]),
	.D(ifu_expipe_resp_ireg[12]),
	.Y(un1_instruction_33_i)
);
defparam un1_instruction_33.INIT=16'h8880;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4948_15  (
	.A(ifu_expipe_resp_ireg[18]),
	.B(ifu_expipe_resp_ireg[19]),
	.C(ifu_expipe_resp_ireg[1]),
	.D(ifu_expipe_resp_ireg[0]),
	.Y(rv32i_dec_mnemonic4948_i_15)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4948_15 .INIT=16'h1000;
// @29:9354
  CFG3 gpr_rd_rs3_complete_ex_0 (
	.A(de_ex_pipe_gpr_rs3_rd_valid_ex),
	.B(trace_priv_i),
	.C(un1_gpr_wr_mux_sel_ex_i),
	.Y(gpr_rd_rs3_complete_ex_0_Z)
);
defparam gpr_rd_rs3_complete_ex_0.INIT=8'h57;
// @29:9399
  CFG3 \rv32i_dec_alu_op_sel_4_.de_ex_pipe_alu_op_sel_ex_2[3]  (
	.A(rv32m_dec_mnemonic847),
	.B(rv32m_dec_mnemonic846),
	.C(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.Y(de_ex_pipe_alu_op_sel_ex_2_0)
);
defparam \rv32i_dec_alu_op_sel_4_.de_ex_pipe_alu_op_sel_ex_2[3] .INIT=8'h10;
// @29:15460
  CFG3 \rv32c_dec_immediate_2_iv_RNO[8]  (
	.A(rv32c_dec_mnemonic2112),
	.B(ifu_expipe_resp_ireg[9]),
	.C(N_125_i_Z),
	.Y(instruction_m_5[9])
);
defparam \rv32c_dec_immediate_2_iv_RNO[8] .INIT=8'hC8;
// @29:15460
  CFG3 \rv32c_dec_immediate_2_iv_RNO[9]  (
	.A(N_125_i_Z),
	.B(rv32c_dec_mnemonic2112),
	.C(ifu_expipe_resp_ireg[10]),
	.Y(instruction_m_5[10])
);
defparam \rv32c_dec_immediate_2_iv_RNO[9] .INIT=8'hE0;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic847_12  (
	.A(ifu_expipe_resp_ireg[27]),
	.B(ifu_expipe_resp_ireg[29]),
	.C(ifu_expipe_resp_ireg[30]),
	.D(ifu_expipe_resp_ireg[28]),
	.Y(rv32m_dec_mnemonic847_i_12)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic847_12 .INIT=16'h0001;
// @29:13195
  CFG4 \rv32i_dec_shifter_unit_places_2_0_.m4_e_3  (
	.A(ifu_expipe_resp_ireg[3]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(ifu_expipe_resp_ireg[0]),
	.D(ifu_expipe_resp_ireg[1]),
	.Y(N_28_mux_3)
);
defparam \rv32i_dec_shifter_unit_places_2_0_.m4_e_3 .INIT=16'h1000;
// @29:9640
  CFG3 un18_lsu_op_str_ex_1 (
	.A(lsu_op_ex_pipe_reg[0]),
	.B(lsu_op_ex_pipe_reg[3]),
	.C(un1_gpr_wr_mux_sel_ex_i),
	.Y(un18_lsu_op_str_ex_1_Z)
);
defparam un18_lsu_op_str_ex_1.INIT=8'h40;
// @29:10184
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18_0_o2  (
	.A(ex_retr_pipe_sw_csr_wr_op_retr[1]),
	.B(ex_retr_pipe_sw_csr_wr_op_retr[0]),
	.C(ex_retr_pipe_sw_csr_rd_op_retr),
	.Y(N_563)
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18_0_o2 .INIT=8'hFE;
// @29:9542
  CFG3 \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_o2  (
	.A(un3_branch_cond_ex[1]),
	.B(cmp_cond),
	.C(un3_branch_cond_ex[0]),
	.Y(N_552)
);
defparam \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_o2 .INIT=8'hF8;
// @29:8233
  CFG3 un6_shift_op_complete_ex_0 (
	.A(de_ex_pipe_shifter_unit_op_sel_ex[0]),
	.B(un1_gpr_wr_mux_sel_ex_i),
	.C(de_ex_pipe_shifter_unit_op_sel_ex[1]),
	.Y(un6_shift_op_complete_ex)
);
defparam un6_shift_op_complete_ex_0.INIT=8'h37;
// @29:15460
  CFG3 \rv32c_dec_lsu_op_0_a2[2]  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[15]),
	.C(ifu_expipe_resp_ireg[0]),
	.Y(rv32c_dec_lsu_op[2])
);
defparam \rv32c_dec_lsu_op_0_a2[2] .INIT=8'h08;
// @29:9958
  CFG3 \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2_f0[1]  (
	.A(de_ex_pipe_gpr_wr_mux_sel_ex_0),
	.B(trace_priv_i),
	.C(un1_gpr_wr_mux_sel_ex_i),
	.Y(ex_retr_pipe_gpr_wr_mux_sel_retr_2_0)
);
defparam \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2_f0[1] .INIT=8'hEC;
// @29:9327
  CFG3 gpr_rs2_rd_valid_ex (
	.A(de_ex_pipe_gpr_rs2_rd_valid_ex),
	.B(trace_priv_i),
	.C(un1_gpr_wr_mux_sel_ex_i),
	.Y(gpr_rs2_rd_valid_ex_Z)
);
defparam gpr_rs2_rd_valid_ex.INIT=8'hA8;
// @29:13195
  CFG3 un1_instruction_7 (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[14]),
	.C(ifu_expipe_resp_ireg[6]),
	.Y(un1_instruction_7_i)
);
defparam un1_instruction_7.INIT=8'h80;
// @29:13195
  CFG2 N_125_i (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[13]),
	.Y(N_125_i_Z)
);
defparam N_125_i.INIT=4'h4;
// @29:10352
  CFG3 \ex_retr_pipe_lsu_op_retr_1[2]  (
	.A(un1_ex_retr_pipe_lsu_op_retr_i_0),
	.B(ex_retr_pipe_lsu_op_retr9),
	.C(lsu_op_ex_pipe_reg[2]),
	.Y(ex_retr_pipe_lsu_op_retr_1_0)
);
defparam \ex_retr_pipe_lsu_op_retr_1[2] .INIT=8'hB0;
// @29:18188
  CFG3 \sw_csr_addr[3]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[23]),
	.C(un1_instruction_33_i),
	.Y(sw_csr_addr_de[3])
);
defparam \sw_csr_addr[3] .INIT=8'h80;
// @29:18188
  CFG3 \sw_csr_addr[7]  (
	.A(un1_instruction_33_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[27]),
	.Y(sw_csr_addr_de[7])
);
defparam \sw_csr_addr[7] .INIT=8'h80;
// @29:18188
  CFG3 \sw_csr_addr[2]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[22]),
	.C(un1_instruction_33_i),
	.Y(sw_csr_addr_de[2])
);
defparam \sw_csr_addr[2] .INIT=8'h80;
// @29:18188
  CFG3 \sw_csr_addr[0]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[20]),
	.C(un1_instruction_33_i),
	.Y(sw_csr_addr_de[0])
);
defparam \sw_csr_addr[0] .INIT=8'h80;
// @29:18188
  CFG3 \sw_csr_addr[4]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[24]),
	.C(un1_instruction_33_i),
	.Y(sw_csr_addr_de[4])
);
defparam \sw_csr_addr[4] .INIT=8'h80;
// @29:18188
  CFG3 \sw_csr_addr[1]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[21]),
	.C(un1_instruction_33_i),
	.Y(sw_csr_addr_de[1])
);
defparam \sw_csr_addr[1] .INIT=8'h80;
// @29:18188
  CFG3 \sw_csr_addr[6]  (
	.A(un1_instruction_33_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[26]),
	.Y(sw_csr_addr_de[6])
);
defparam \sw_csr_addr[6] .INIT=8'h80;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4948_18  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(ifu_expipe_resp_ireg[29]),
	.C(ifu_expipe_resp_ireg[12]),
	.D(ifu_expipe_resp_ireg[30]),
	.Y(rv32i_dec_mnemonic4948_i_18)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4948_18 .INIT=16'h0001;
// @29:15460
  CFG3 un1_instruction_18 (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[15]),
	.C(ifu_expipe_resp_ireg[0]),
	.Y(un1_instruction_18_i)
);
defparam un1_instruction_18.INIT=8'h02;
// @29:15460
  CFG4 \rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121_1  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[10]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(ifu_expipe_resp_ireg[13]),
	.Y(rv32c_dec_mnemonic2121_1_0)
);
defparam \rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121_1 .INIT=16'h0001;
// @29:9976
  CFG3 gpr_wr_en_retr (
	.A(ex_retr_pipe_gpr_wr_en_retr),
	.B(stage_state_retr_rep1),
	.C(trace_priv_i),
	.Y(gpr_wr_en_retr_1z)
);
defparam gpr_wr_en_retr.INIT=8'hA8;
// @29:13195
  CFG3 \rv32i_dec_lsu_op_0_a2_0[2]  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[14]),
	.Y(N_47)
);
defparam \rv32i_dec_lsu_op_0_a2_0[2] .INIT=8'h10;
// @29:13195
  CFG3 \rv32i_dec_alu_op_sel_0_a2_0[0]  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[3]),
	.C(ifu_expipe_resp_ireg[0]),
	.Y(N_149)
);
defparam \rv32i_dec_alu_op_sel_0_a2_0[0] .INIT=8'h20;
// @29:13195
  CFG4 un1_instruction_12 (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(ifu_expipe_resp_ireg[13]),
	.D(ifu_expipe_resp_ireg[12]),
	.Y(un1_instruction_12_i)
);
defparam un1_instruction_12.INIT=16'h8000;
// @29:13195
  CFG4 un1_instruction_25 (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(ifu_expipe_resp_ireg[13]),
	.D(ifu_expipe_resp_ireg[12]),
	.Y(un1_instruction_25_i)
);
defparam un1_instruction_25.INIT=16'h0800;
// @29:13195
  CFG3 \gen_decode_rv32i.rv32i_dec_mnemonic4913_2_0  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(ifu_expipe_resp_ireg[4]),
	.Y(N_98_2)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4913_2_0 .INIT=8'h08;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic846_9  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(ifu_expipe_resp_ireg[1]),
	.D(ifu_expipe_resp_ireg[0]),
	.Y(un1_instruction_29_8)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic846_9 .INIT=16'h8000;
// @29:13195
  CFG3 \immediate_0_RNO[19]  (
	.A(ifu_expipe_resp_ireg[19]),
	.B(rv32i_dec_mnemonic4913),
	.C(un1_instruction),
	.Y(instruction_m_1[19])
);
defparam \immediate_0_RNO[19] .INIT=8'hA8;
// @29:13195
  CFG3 \immediate_0_RNO[17]  (
	.A(ifu_expipe_resp_ireg[17]),
	.B(rv32i_dec_mnemonic4913),
	.C(un1_instruction),
	.Y(instruction_m_1[17])
);
defparam \immediate_0_RNO[17] .INIT=8'hA8;
// @29:15460
  CFG3 un1_instruction_8 (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[15]),
	.C(ifu_expipe_resp_ireg[0]),
	.Y(un1_instruction_8_Z)
);
defparam un1_instruction_8.INIT=8'h80;
// @29:15460
  CFG3 un1_instruction_21 (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[1]),
	.C(ifu_expipe_resp_ireg[14]),
	.Y(un1_instruction_21_Z)
);
defparam un1_instruction_21.INIT=8'h10;
// @29:15460
  CFG3 un1_instruction_20 (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[15]),
	.C(ifu_expipe_resp_ireg[1]),
	.Y(un1_instruction_20_Z)
);
defparam un1_instruction_20.INIT=8'h20;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic846_12  (
	.A(ifu_expipe_resp_ireg[29]),
	.B(ifu_expipe_resp_ireg[28]),
	.C(ifu_expipe_resp_ireg[31]),
	.D(ifu_expipe_resp_ireg[30]),
	.Y(rv32m_dec_mnemonic846_i_12)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic846_12 .INIT=16'h0001;
// @29:13195
  CFG3 \immediate_0_RNO[18]  (
	.A(ifu_expipe_resp_ireg[18]),
	.B(rv32i_dec_mnemonic4913),
	.C(un1_instruction),
	.Y(instruction_m_1[18])
);
defparam \immediate_0_RNO[18] .INIT=8'hA8;
// @29:13195
  CFG3 un1_instruction_15 (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[2]),
	.C(ifu_expipe_resp_ireg[6]),
	.Y(un1_instruction_15_i)
);
defparam un1_instruction_15.INIT=8'h10;
// @29:15460
  CFG3 un1_instruction_11 (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[15]),
	.C(ifu_expipe_resp_ireg[0]),
	.Y(un1_instruction_11_i)
);
defparam un1_instruction_11.INIT=8'h04;
// @29:13195
  CFG3 un1_instruction_14 (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(ifu_expipe_resp_ireg[4]),
	.Y(un1_instruction_14_i)
);
defparam un1_instruction_14.INIT=8'h04;
// @29:8736
  CFG3 \rv32i_dec_alu_op_sel_4_.de_ex_pipe_trap_ret_ex_2  (
	.A(rv32i_dec_mnemonic4959),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(rv32i_dec_mnemonic4958),
	.Y(de_ex_pipe_trap_ret_ex_2)
);
defparam \rv32i_dec_alu_op_sel_4_.de_ex_pipe_trap_ret_ex_2 .INIT=8'hC8;
// @29:18188
  CFG3 \bcu_operand1_mux_sel_1_0_iv[0]  (
	.A(mnemonic536_Z),
	.B(rv32i_dec_mnemonic4959),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(bcu_operand1_mux_sel_de[0])
);
defparam \bcu_operand1_mux_sel_1_0_iv[0] .INIT=8'hEA;
// @29:15460
  CFG3 un1_instruction_11_RNIF2DUD (
	.A(un1_instruction_11_i),
	.B(un1_instruction_13),
	.C(un83_rv32i_dec_gpr_wr_valid),
	.Y(rv32c_dec_mnemonic1725_m_1)
);
defparam un1_instruction_11_RNIF2DUD.INIT=8'h08;
// @29:9640
  CFG2 un18_lsu_op_str_ex_0_o2 (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(N_574),
	.Y(N_813)
);
defparam un18_lsu_op_str_ex_0_o2.INIT=4'h7;
// @29:2329
  CFG2 N_1232_i (
	.A(stage_state_retr_rep1),
	.B(ex_retr_pipe_sw_csr_wr_op_retr[1]),
	.Y(N_1232_i_1z)
);
defparam N_1232_i.INIT=4'h8;
// @29:2329
  CFG2 N_1233_i (
	.A(ex_retr_pipe_sw_csr_wr_op_retr[0]),
	.B(stage_state_retr_fast),
	.Y(N_1233_i_1z)
);
defparam N_1233_i.INIT=4'h8;
// @29:9457
  CFG2 gpr_rs1_rd_data_valid_ex_0_a2_0_RNIGDRHE (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_shifter_unit_op_sel_ex[1]),
	.Y(N_162_i)
);
defparam gpr_rs1_rd_data_valid_ex_0_a2_0_RNIGDRHE.INIT=4'h8;
// @29:9457
  CFG2 gpr_rs1_rd_data_valid_ex_0_a2_0_RNIFCRHE (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_shifter_unit_op_sel_ex[0]),
	.Y(N_164_i)
);
defparam gpr_rs1_rd_data_valid_ex_0_a2_0_RNIFCRHE.INIT=4'h8;
// @29:9457
  CFG2 gpr_rs1_rd_data_valid_ex_0_a2_0_RNI1NBCE (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_alu_op_sel_ex[4]),
	.Y(N_152_i)
);
defparam gpr_rs1_rd_data_valid_ex_0_a2_0_RNI1NBCE.INIT=4'h8;
// @29:9457
  CFG2 gpr_rs1_rd_data_valid_ex_0_a2_0_RNI0MBCE (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_alu_op_sel_ex[3]),
	.Y(N_154_i)
);
defparam gpr_rs1_rd_data_valid_ex_0_a2_0_RNI0MBCE.INIT=4'h8;
// @29:9457
  CFG2 gpr_rs1_rd_data_valid_ex_0_a2_0_RNIVKBCE (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_alu_op_sel_ex[2]),
	.Y(N_156_i)
);
defparam gpr_rs1_rd_data_valid_ex_0_a2_0_RNIVKBCE.INIT=4'h8;
// @29:9457
  CFG2 gpr_rs1_rd_data_valid_ex_0_a2_0_RNIUJBCE (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_alu_op_sel_ex[1]),
	.Y(N_158_i)
);
defparam gpr_rs1_rd_data_valid_ex_0_a2_0_RNIUJBCE.INIT=4'h8;
// @29:9457
  CFG2 gpr_rs1_rd_data_valid_ex_0_a2_0_RNITIBCE (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_alu_op_sel_ex[0]),
	.Y(N_160_i)
);
defparam gpr_rs1_rd_data_valid_ex_0_a2_0_RNITIBCE.INIT=4'h8;
// @29:13195
  CFG3 \rv32i_dec_gpr_rs2_rd_valid.m4  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[14]),
	.Y(N_5)
);
defparam \rv32i_dec_gpr_rs2_rd_valid.m4 .INIT=8'h21;
// @29:13195
  CFG4 \rv32i_dec_bcu_operand0_mux_sel_0_.m3  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(N_559_1),
	.C(ifu_expipe_resp_ireg[5]),
	.D(ifu_expipe_resp_ireg[13]),
	.Y(N_4)
);
defparam \rv32i_dec_bcu_operand0_mux_sel_0_.m3 .INIT=16'hCC5F;
// @29:15460
  CFG4 \rv32c_dec_operand0_mux_sel_u[0]  (
	.A(rv32c_dec_mnemonic2132),
	.B(un83_rv32i_dec_gpr_wr_valid),
	.C(rv32c_dec_bcu_op_sel_2),
	.D(un1_instruction_13),
	.Y(rv32c_dec_operand0_mux_sel[0])
);
defparam \rv32c_dec_operand0_mux_sel_u[0] .INIT=16'h7250;
// @29:10369
  CFG3 lsu_resp_ready_0_m2 (
	.A(ex_retr_pipe_lsu_op_retr[3]),
	.B(N_553),
	.C(ex_retr_pipe_lsu_op_retr[0]),
	.Y(N_558)
);
defparam lsu_resp_ready_0_m2.INIT=8'h8B;
// @29:14609
  CFG4 un1_rv32c_dec_mnemonic2137_1_2_o3_3 (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(ifu_expipe_resp_ireg[11]),
	.D(ifu_expipe_resp_ireg[10]),
	.Y(N_577)
);
defparam un1_rv32c_dec_mnemonic2137_1_2_o3_3.INIT=16'hFD5D;
// @29:15460
  CFG3 \rv32c_dec_gpr_wr_sel_5[0]  (
	.A(rv32c_dec_mnemonic2116),
	.B(un1_rv32c_dec_mnemonic2114_1_i),
	.C(ifu_expipe_resp_ireg[2]),
	.Y(N_372)
);
defparam \rv32c_dec_gpr_wr_sel_5[0] .INIT=8'hBA;
// @29:18188
  CFG4 \gpr_rs2_rd_sel_1_iv_0[2]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(ifu_expipe_resp_ireg[22]),
	.D(rv32c_dec_gpr_rs2_rd_sel_m_0[2]),
	.Y(gpr_rs2_rd_sel_1_iv_0_Z[2])
);
defparam \gpr_rs2_rd_sel_1_iv_0[2] .INIT=16'hECA0;
// @29:18188
  CFG4 \gpr_rs2_rd_sel_1_iv_0[1]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(ifu_expipe_resp_ireg[21]),
	.D(rv32c_dec_gpr_rs2_rd_sel_m_0[1]),
	.Y(gpr_rs2_rd_sel_1_iv_0_Z[1])
);
defparam \gpr_rs2_rd_sel_1_iv_0[1] .INIT=16'hECA0;
// @29:18188
  CFG4 \gpr_rs2_rd_sel_1_iv_0[0]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(ifu_expipe_resp_ireg[20]),
	.D(rv32c_dec_gpr_rs2_rd_sel_m_0[0]),
	.Y(gpr_rs2_rd_sel_1_iv_0_Z[0])
);
defparam \gpr_rs2_rd_sel_1_iv_0[0] .INIT=16'hECA0;
// @29:18188
  CFG4 gpr_rs1_rd_valid_iv_1_RNO_0 (
	.A(un83_rv32i_dec_gpr_wr_valid),
	.B(un1_instruction_11_i),
	.C(un1_instruction_13),
	.D(instruction_m[12]),
	.Y(rv32c_dec_gpr_rs1_rd_valid_1_m_3)
);
defparam gpr_rs1_rd_valid_iv_1_RNO_0.INIT=16'h007F;
// @29:18188
  CFG4 \operand1_mux_sel_1_iv_RNO_0[1]  (
	.A(N_561_1),
	.B(rv32i_dec_gpr_wr_valid_cnst_1),
	.C(ifu_expipe_resp_ireg[2]),
	.D(ifu_expipe_resp_ireg[4]),
	.Y(rv32i_dec_operand1_mux_sel_m_1[1])
);
defparam \operand1_mux_sel_1_iv_RNO_0[1] .INIT=16'h0080;
// @29:18188
  CFG4 gpr_rs2_rd_valid_iv_RNO_2 (
	.A(ifu_expipe_resp_ireg[0]),
	.B(rv32i_dec_gpr_rs2_rd_valid_m_3),
	.C(ifu_expipe_resp_ireg[2]),
	.D(ifu_expipe_resp_ireg[5]),
	.Y(rv32i_dec_gpr_rs2_rd_valid_m_2)
);
defparam gpr_rs2_rd_valid_iv_RNO_2.INIT=16'h0800;
// @29:18188
  CFG4 fence_0_2 (
	.A(debug_exit_retr),
	.B(soft_reset_taken_retr_1z),
	.C(rv32i_dec_fence_Z),
	.D(trace_exception),
	.Y(fence_0_2_Z)
);
defparam fence_0_2.INIT=16'h0010;
// @29:9349
  CFG4 un12_gpr_rd_rs3_completing_ex_0 (
	.A(de_ex_pipe_shifter_unit_operand_sel_ex_0),
	.B(de_ex_pipe_shifter_unit_places_sel_ex[2]),
	.C(de_ex_pipe_shifter_unit_places_sel_ex[1]),
	.D(de_ex_pipe_shifter_unit_places_sel_ex[0]),
	.Y(un12_gpr_rd_rs3_completing_ex_0_Z)
);
defparam un12_gpr_rd_rs3_completing_ex_0.INIT=16'h7377;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4911_5_1 (
	.A(rv32i_dec_mnemonic4958),
	.B(rv32i_dec_mnemonic4959),
	.C(rv32i_dec_mnemonic4960),
	.D(rv32i_dec_fence_Z),
	.Y(un1_rv32i_dec_mnemonic4911_5_0)
);
defparam un1_rv32i_dec_mnemonic4911_5_1.INIT=16'hFFFE;
// @29:13195
  CFG4 \rv32i_dec_immediate_1_iv_1[1]  (
	.A(un1_instruction_14_i),
	.B(instruction_m_0[16]),
	.C(ifu_expipe_resp_ireg[8]),
	.D(un1_instruction_15_i),
	.Y(rv32i_dec_immediate_1_iv_1_Z[1])
);
defparam \rv32i_dec_immediate_1_iv_1[1] .INIT=16'hFCEC;
// @29:13195
  CFG4 \rv32i_dec_immediate_1_iv_1[4]  (
	.A(un1_instruction_14_i),
	.B(instruction_m_0[19]),
	.C(ifu_expipe_resp_ireg[11]),
	.D(un1_instruction_15_i),
	.Y(rv32i_dec_immediate_1_iv_1_Z[4])
);
defparam \rv32i_dec_immediate_1_iv_1[4] .INIT=16'hFCEC;
// @29:13195
  CFG4 \rv32i_dec_immediate_1_iv_1[2]  (
	.A(un1_instruction_14_i),
	.B(instruction_m_0[17]),
	.C(ifu_expipe_resp_ireg[9]),
	.D(un1_instruction_15_i),
	.Y(rv32i_dec_immediate_1_iv_1_Z[2])
);
defparam \rv32i_dec_immediate_1_iv_1[2] .INIT=16'hFCEC;
// @29:13195
  CFG4 \rv32i_dec_immediate_1_iv_1[3]  (
	.A(un1_instruction_14_i),
	.B(instruction_m_0[18]),
	.C(ifu_expipe_resp_ireg[10]),
	.D(un1_instruction_15_i),
	.Y(rv32i_dec_immediate_1_iv_1_Z[3])
);
defparam \rv32i_dec_immediate_1_iv_1[3] .INIT=16'hFCEC;
// @29:14888
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4958_6  (
	.A(ifu_expipe_resp_ireg[27]),
	.B(ifu_expipe_resp_ireg[29]),
	.C(rv32m_dec_mnemonic847_0),
	.D(rv32i_dec_mnemonic4958_1),
	.Y(rv32i_dec_mnemonic4958_6)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4958_6 .INIT=16'h8000;
// @29:14852
  CFG3 \gen_decode_rv32i.rv32i_dec_mnemonic4957_2  (
	.A(N_563_1_0),
	.B(un1_instruction_14_1),
	.C(rv32i_dec_mnemonic4916_5),
	.Y(rv32i_dec_mnemonic4957_2)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4957_2 .INIT=8'h80;
// @29:13195
  CFG4 \rv32i_dec_shifter_unit_places_2_0_.m19_2  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(rv32i_dec_shifter_unit_places_2[2]),
	.C(ifu_expipe_resp_ireg[25]),
	.D(ifu_expipe_resp_ireg[31]),
	.Y(m19_2)
);
defparam \rv32i_dec_shifter_unit_places_2_0_.m19_2 .INIT=16'h0004;
// @29:14564
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4949_5  (
	.A(N_32_mux_1),
	.B(rv32i_dec_mnemonic4916_5),
	.C(ifu_expipe_resp_ireg[29]),
	.D(ifu_expipe_resp_ireg[30]),
	.Y(rv32i_dec_mnemonic4949_5)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4949_5 .INIT=16'h0008;
// @29:13195
  CFG3 \gen_decode_rv32i.rv32i_dec_mnemonic4948_3  (
	.A(rv32i_dec_mnemonic4926_4),
	.B(rv32i_dec_mnemonic4948_1),
	.C(rv32i_dec_mnemonic4913_i_2),
	.Y(rv32i_dec_mnemonic4948_3)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4948_3 .INIT=8'h80;
// @29:14816
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4956_6  (
	.A(rv32i_dec_mnemonic4956_i_14),
	.B(un1_instruction_15_i_1),
	.C(rv32i_dec_alu_op_sel_0_a5_2_1_0_Z[2]),
	.D(rv32i_dec_mnemonic4953_5),
	.Y(rv32i_dec_mnemonic4956_6)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4956_6 .INIT=16'h8000;
// @29:15082
  CFG3 \gen_decode_rv32m.rv32m_dec_mnemonic852_1  (
	.A(rv32m_dec_mnemonic846_i_8),
	.B(un1_instruction_29_1_0_0),
	.C(rv32i_dec_shifter_unit_places_2[2]),
	.Y(rv32m_dec_mnemonic852_1)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic852_1 .INIT=8'h80;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic850_1  (
	.A(ifu_expipe_resp_ireg[25]),
	.B(ifu_expipe_resp_ireg[14]),
	.C(rv32i_dec_mnemonic4926_4),
	.D(un1_instruction_14_1),
	.Y(rv32m_dec_mnemonic850_1)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic850_1 .INIT=16'h8000;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4927_2  (
	.A(rv32i_dec_mnemonic4916_5),
	.B(rv32i_dec_gpr_wr_valid_cnst_1),
	.C(ifu_expipe_resp_ireg[5]),
	.D(ifu_expipe_resp_ireg[12]),
	.Y(rv32i_dec_mnemonic4927_2)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4927_2 .INIT=16'h8000;
// @29:14609
  CFG4 un1_rv32c_dec_mnemonic2137_1_2_o2_0 (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[1]),
	.C(ifu_expipe_resp_ireg[13]),
	.D(un1_rv32c_dec_mnemonic2137_1_2_a3_0_0_Z),
	.Y(un1_rv32c_dec_mnemonic2137_1_2_o2_0_Z)
);
defparam un1_rv32c_dec_mnemonic2137_1_2_o2_0.INIT=16'hACA8;
// @29:15082
  CFG3 \gen_decode_rv32m.rv32m_dec_mnemonic851_4_0  (
	.A(rv32i_dec_gpr_wr_valid_cnst_1),
	.B(rv32i_dec_alu_op_sel_0_a5_2_1_0_Z[2]),
	.C(un1_instruction_29_1_0_0),
	.Y(un1_instruction_29_1_0)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic851_4_0 .INIT=8'h80;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic851_2  (
	.A(rv32m_dec_mnemonic851_0),
	.B(ifu_expipe_resp_ireg[12]),
	.C(ifu_expipe_resp_ireg[13]),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(rv32m_dec_mnemonic851_2)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic851_2 .INIT=16'h0800;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic847_1  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[26]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(rv32m_dec_mnemonic847_0),
	.Y(rv32m_dec_mnemonic847_1)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic847_1 .INIT=16'h0200;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic853_1  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[25]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(rv32m_dec_mnemonic851_0),
	.Y(rv32m_dec_mnemonic853_1)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic853_1 .INIT=16'h4000;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic848_4  (
	.A(ifu_expipe_resp_ireg[25]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(un1_instruction_14_1),
	.Y(rv32m_dec_mnemonic848_4)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic848_4 .INIT=16'h0800;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic849_2  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(un1_instruction_29_5_Z),
	.C(ifu_expipe_resp_ireg[25]),
	.D(ifu_expipe_resp_ireg[31]),
	.Y(rv32m_dec_mnemonic849_2)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic849_2 .INIT=16'h0040;
// @29:13195
  CFG4 \rv32i_dec_operand1_mux_sel_0_a2_0_2[0]  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(un1_instruction_15_i_1),
	.C(N_569_1),
	.D(N_2),
	.Y(rv32i_dec_operand1_mux_sel_0_a2_0_2_Z[0])
);
defparam \rv32i_dec_operand1_mux_sel_0_a2_0_2[0] .INIT=16'h0800;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4928_2  (
	.A(rv32i_dec_gpr_wr_valid_cnst_1),
	.B(N_559_1),
	.C(ifu_expipe_resp_ireg[5]),
	.D(ifu_expipe_resp_ireg[13]),
	.Y(rv32i_dec_mnemonic4928_2)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4928_2 .INIT=16'h8000;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4953_1  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(rv32i_dec_mnemonic4917_3),
	.D(rv32i_dec_mnemonic4953_5),
	.Y(rv32i_dec_mnemonic4953_1)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4953_1 .INIT=16'h8000;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4955_0  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(un1_instruction_14_1),
	.D(rv32i_dec_mnemonic4919_3),
	.Y(rv32i_dec_mnemonic4955_0)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4955_0 .INIT=16'h8000;
// @29:15460
  CFG4 \rv32c_dec_lsu_op_1_iv_2_tz_0[0]  (
	.A(rv32c_dec_mnemonic2135),
	.B(un1_instruction_11_i_1),
	.C(ifu_expipe_resp_ireg[1]),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(rv32c_dec_lsu_op_1_iv_2_tz_0_Z[0])
);
defparam \rv32c_dec_lsu_op_1_iv_2_tz_0[0] .INIT=16'hAEAA;
// @29:15460
  CFG4 gpr_wr_valid_iv_RNO_4 (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[15]),
	.C(un1_instruction_20_1_Z),
	.D(rv32c_dec_mnemonic2115_0),
	.Y(un83_rv32i_dec_gpr_wr_valid_m_1_1)
);
defparam gpr_wr_valid_iv_RNO_4.INIT=16'h1110;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4952_1  (
	.A(rv32i_dec_mnemonic4934_1),
	.B(rv32i_dec_mnemonic4952_5),
	.C(ifu_expipe_resp_ireg[6]),
	.D(ifu_expipe_resp_ireg[12]),
	.Y(rv32i_dec_mnemonic4952_1)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4952_1 .INIT=16'h8000;
// @29:15460
  CFG3 un1_rv32c_dec_mnemonic2116_8_0 (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[1]),
	.C(ifu_expipe_resp_ireg[14]),
	.Y(un1_rv32c_dec_mnemonic2116_8_0_Z)
);
defparam un1_rv32c_dec_mnemonic2116_8_0.INIT=8'hA1;
// @29:13195
  CFG4 \rv32i_dec_gpr_wr_mux_sel_0_a6_1[0]  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(N_95_1),
	.D(N_559_1),
	.Y(rv32i_dec_gpr_wr_mux_sel_0_a6_1_Z[0])
);
defparam \rv32i_dec_gpr_wr_mux_sel_0_a6_1[0] .INIT=16'h5010;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4926_3  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(N_46_3),
	.D(N_559_1),
	.Y(rv32i_dec_mnemonic4926_3)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4926_3 .INIT=16'h4000;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4916_1_0 (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(ifu_expipe_resp_ireg[4]),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(un1_rv32i_dec_mnemonic4916_1_0_Z)
);
defparam un1_rv32i_dec_mnemonic4916_1_0.INIT=16'h1115;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2121_2  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(rv32c_dec_mnemonic2121_1),
	.C(ifu_expipe_resp_ireg[11]),
	.D(ifu_expipe_resp_ireg[0]),
	.Y(rv32c_dec_mnemonic2121_2)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2121_2 .INIT=16'h4000;
// @29:9542
  CFG4 \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_o2_3_0  (
	.A(lsu_op_ex_pipe_reg[0]),
	.B(lsu_op_ex_pipe_reg[2]),
	.C(lsu_op_ex_pipe_reg[1]),
	.D(lsu_op_ex_pipe_reg[3]),
	.Y(bcu_op_completing_ex_3_0_i_o2_3_0)
);
defparam \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_o2_3_0 .INIT=16'hFF01;
// @29:10027
  CFG3 gpr_rs2_rd_valid_stg_i_a2_4 (
	.A(un7_gpr_rs2_stall_exu_2),
	.B(gpr_m3_e_1_Z),
	.C(un7_gpr_rs2_stall_exu_3),
	.Y(gpr_rs2_rd_valid_stg_i_a2_4_Z)
);
defparam gpr_rs2_rd_valid_stg_i_a2_4.INIT=8'h04;
// @29:10027
  CFG4 gpr_rs2_rd_valid_stg_i_a2_3 (
	.A(un7_gpr_rs2_stall_exu_5),
	.B(un7_gpr_rs2_stall_exu_4),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.D(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.Y(gpr_rs2_rd_valid_stg_i_a2_3_Z)
);
defparam gpr_rs2_rd_valid_stg_i_a2_3.INIT=16'h1110;
// @29:10024
  CFG4 gpr_rs1_rd_valid_mux_0_tz_5 (
	.A(N_572_i),
	.B(N_571_i),
	.C(N_570_i),
	.D(N_569_i),
	.Y(gpr_rs1_rd_valid_mux_0_tz_5_Z)
);
defparam gpr_rs1_rd_valid_mux_0_tz_5.INIT=16'hFFFE;
// @29:10369
  CFG3 lsu_resp_ready_0_o2_0 (
	.A(ex_retr_pipe_lsu_op_retr[1]),
	.B(ex_retr_pipe_lsu_op_retr[3]),
	.C(ex_retr_pipe_lsu_op_retr[2]),
	.Y(lsu_resp_ready_0_o2_0_Z)
);
defparam lsu_resp_ready_0_o2_0.INIT=8'h24;
// @29:8234
  CFG4 \gen_trig_de.un29_csr_trigger_wr_hzd_de_3  (
	.A(N_551),
	.B(stage_state_retr),
	.C(ex_retr_pipe_sw_csr_addr_retr[10]),
	.D(ex_retr_pipe_sw_csr_addr_retr[11]),
	.Y(un29_csr_trigger_wr_hzd_de_3)
);
defparam \gen_trig_de.un29_csr_trigger_wr_hzd_de_3 .INIT=16'h0080;
// @29:10024
  CFG4 gpr_rs1_rd_valid_mux_0_a2_0_0 (
	.A(de_ex_pipe_gpr_rs1_rd_sel_ex[1]),
	.B(gpr_rs1_rd_valid_mux_0_a2_0_0_1_Z),
	.C(de_ex_pipe_gpr_rs1_rd_sel_ex[4]),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[2]),
	.Y(un11_gpr_rs1_stall_exu)
);
defparam gpr_rs1_rd_valid_mux_0_a2_0_0.INIT=16'h0004;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4919_2  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(un1_instruction_14_1),
	.D(rv32i_dec_mnemonic4919_3),
	.Y(rv32i_dec_mnemonic4919_2)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4919_2 .INIT=16'h1000;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4912  (
	.A(N_90_2),
	.B(ifu_expipe_resp_ireg[5]),
	.C(rv32i_dec_gpr_wr_valid_cnst_1),
	.D(un1_instruction_i_2),
	.Y(rv32i_dec_mnemonic4912)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4912 .INIT=16'h2000;
// @29:13195
  CFG4 \rv32i_dec_alu_op_sel_0_a2_2[1]  (
	.A(ifu_expipe_resp_ireg[28]),
	.B(ifu_expipe_resp_ireg[27]),
	.C(N_163_1),
	.D(N_163_2),
	.Y(N_163)
);
defparam \rv32i_dec_alu_op_sel_0_a2_2[1] .INIT=16'h1000;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2126  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(rv32c_dec_mnemonic2119_2),
	.Y(rv32c_dec_mnemonic2126)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2126 .INIT=16'h0800;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2131  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[1]),
	.C(rv32c_dec_mnemonic2129_2),
	.D(N_559_1),
	.Y(rv32c_dec_mnemonic2131)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2131 .INIT=16'h8000;
// @29:13195
  CFG4 un1_instruction_24 (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(ifu_expipe_resp_ireg[13]),
	.D(rv32i_dec_mnemonic4933_1),
	.Y(un1_instruction_24_i)
);
defparam un1_instruction_24.INIT=16'h0800;
// @29:14609
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2112  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[1]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(rv32c_dec_mnemonic2129_2),
	.Y(rv32c_dec_mnemonic2112)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2112 .INIT=16'h0100;
// @29:9833
  CFG4 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_o2[0]  (
	.A(de_ex_pipe_implicit_pseudo_instr_ex),
	.B(de_ex_pipe_debug_enter_req_ex),
	.C(un3_branch_cond_ex[0]),
	.D(un3_branch_cond_ex[1]),
	.Y(N_550)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_o2[0] .INIT=16'hFF7F;
// @29:18188
  CFG3 \alu_op_sel_1_iv_RNO[1]  (
	.A(rv32m_dec_mnemonic849),
	.B(rv32m_dec_gpr_wr_valid_1),
	.C(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.Y(rv32m_dec_alu_op_sel_m[1])
);
defparam \alu_op_sel_1_iv_RNO[1] .INIT=8'h10;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2115  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[1]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(rv32c_dec_mnemonic2115_i_2),
	.Y(rv32c_dec_mnemonic2115)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2115 .INIT=16'h0100;
// @29:9342
  CFG4 un6_lsu_op_complete_ex (
	.A(lsu_req_op[2]),
	.B(lsu_req_op[1]),
	.C(lsu_req_op[0]),
	.D(lsu_req_op[3]),
	.Y(un6_lsu_op_complete_ex_Z)
);
defparam un6_lsu_op_complete_ex.INIT=16'h0001;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2129  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[1]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(rv32c_dec_mnemonic2129_2),
	.Y(rv32c_dec_mnemonic2129)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2129 .INIT=16'h0400;
// @29:12789
  CFG4 mnemonic538_0_a2 (
	.A(ifu_expipe_resp_access_misalign_error),
	.B(ifu_expipe_resp_access_mem_error),
	.C(un1_debug_exit_Z),
	.D(ifu_expipe_resp_valid),
	.Y(mnemonic538)
);
defparam mnemonic538_0_a2.INIT=16'h0100;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2130  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[15]),
	.C(un1_instruction_22_i),
	.D(ifu_expipe_resp_ireg[13]),
	.Y(rv32c_dec_mnemonic2130)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2130 .INIT=16'h0020;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2132  (
	.A(un1_instruction_11_i_1),
	.B(rv32i_dec_mnemonic4916_5),
	.C(ifu_expipe_resp_ireg[1]),
	.D(ifu_expipe_resp_ireg[12]),
	.Y(rv32c_dec_mnemonic2132)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2132 .INIT=16'h8000;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2133  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(un1_instruction_11_i_1),
	.Y(rv32c_dec_mnemonic2133)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2133 .INIT=16'h2000;
// @29:13195
  CFG4 \rv32i_dec_alu_op_sel_4_.m8_e  (
	.A(rv32i_dec_shifter_unit_places_3[2]),
	.B(ifu_expipe_resp_ireg[25]),
	.C(rv32m_dec_mnemonic846_i_8),
	.D(rv32i_dec_shifter_unit_places_2[2]),
	.Y(N_26)
);
defparam \rv32i_dec_alu_op_sel_4_.m8_e .INIT=16'h2000;
// @29:15460
  CFG4 un1_instruction_27 (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[11]),
	.C(un1_instruction_27_2_Z),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(un1_instruction_27_Z)
);
defparam un1_instruction_27.INIT=16'h0010;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2128  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(rv32c_dec_mnemonic2119_2),
	.Y(rv32c_dec_mnemonic2128)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2128 .INIT=16'h8000;
// @29:13195
  CFG4 \rv32i_dec_lsu_op_0_a2_1[0]  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[1]),
	.C(N_46_3),
	.D(N_46_1),
	.Y(N_46)
);
defparam \rv32i_dec_lsu_op_0_a2_1[0] .INIT=16'h4000;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4915_3_0  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(ifu_expipe_resp_ireg[4]),
	.C(un1_instruction_14_1),
	.D(rv32i_dec_mnemonic4914_2),
	.Y(rv32i_dec_mnemonic4915_3_0)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4915_3_0 .INIT=16'h1000;
// @29:14609
  CFG4 \gen_decode_rv32i.un291_rv32i_dec_sw_csr_wr_op  (
	.A(ifu_expipe_resp_ireg[18]),
	.B(ifu_expipe_resp_ireg[19]),
	.C(ifu_expipe_resp_ireg[15]),
	.D(rv32i_dec_mnemonic4949_25_0),
	.Y(un291_rv32i_dec_sw_csr_wr_op)
);
defparam \gen_decode_rv32i.un291_rv32i_dec_sw_csr_wr_op .INIT=16'h0100;
// @29:15793
  CFG4 \gen_decode_rv32c.un1_instruction_15  (
	.A(ifu_expipe_resp_ireg[7]),
	.B(un1_instruction_15_2),
	.C(ifu_expipe_resp_ireg[9]),
	.D(ifu_expipe_resp_ireg[8]),
	.Y(un1_instruction_15_Z)
);
defparam \gen_decode_rv32c.un1_instruction_15 .INIT=16'h0400;
// @29:13195
  CFG4 \rv32i_dec_gpr_wr_valid_cnst.m20  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(N_6_0),
	.Y(i19_mux_0)
);
defparam \rv32i_dec_gpr_wr_valid_cnst.m20 .INIT=16'h0200;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4913  (
	.A(N_561_1),
	.B(rv32i_dec_gpr_wr_valid_cnst_1),
	.C(ifu_expipe_resp_ireg[4]),
	.D(rv32i_dec_mnemonic4913_i_2),
	.Y(rv32i_dec_mnemonic4913)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4913 .INIT=16'h0800;
// @29:14564
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4949_25  (
	.A(un1_instruction_19_1_0),
	.B(ifu_expipe_resp_ireg[10]),
	.C(rv32i_dec_mnemonic4949_25_0),
	.D(ifu_expipe_resp_ireg[15]),
	.Y(rv32i_dec_mnemonic4949_i_25)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4949_25 .INIT=16'h0020;
// @29:13195
  CFG4 \rv32i_dec_immediate_1_iv[11]  (
	.A(un1_instruction_14_i),
	.B(ifu_expipe_resp_ireg[31]),
	.C(rv32i_dec_immediate_1_iv_0_Z[11]),
	.D(un1_instruction_38_i),
	.Y(rv32i_dec_immediate[11])
);
defparam \rv32i_dec_immediate_1_iv[11] .INIT=16'hFCF8;
// @29:18188
  CFG4 \bcu_operand1_mux_sel_1_0_iv[1]  (
	.A(mnemonic537_Z),
	.B(mnemonic536_Z),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(rv32i_dec_mnemonic4958),
	.Y(bcu_operand1_mux_sel_de[1])
);
defparam \bcu_operand1_mux_sel_1_0_iv[1] .INIT=16'hFEEE;
// @29:14761
  CFG4 \gen_decode_rv32c.un1_instruction_19  (
	.A(ifu_expipe_resp_ireg[10]),
	.B(un1_instruction_19_1_0),
	.C(un1_instruction_14_3),
	.D(ifu_expipe_resp_ireg[5]),
	.Y(un1_instruction_19)
);
defparam \gen_decode_rv32c.un1_instruction_19 .INIT=16'h0040;
// @29:13195
  CFG4 \rv32i_dec_bcu_operand0_mux_sel_0_.m13_e  (
	.A(rv32i_dec_gpr_rs2_rd_valid_m_3),
	.B(rv32i_dec_mnemonic4948),
	.C(ifu_expipe_resp_ireg[4]),
	.D(ifu_expipe_resp_ireg[0]),
	.Y(N_22_0)
);
defparam \rv32i_dec_bcu_operand0_mux_sel_0_.m13_e .INIT=16'h0200;
// @29:9639
  CFG4 un13_lsu_op_str_ex (
	.A(lsu_op_ex_pipe_reg[1]),
	.B(lsu_op_ex_pipe_reg[2]),
	.C(un1_gpr_wr_mux_sel_ex_i),
	.D(lsu_op_ex_pipe_reg[3]),
	.Y(un13_lsu_op_str_ex_Z)
);
defparam un13_lsu_op_str_ex.INIT=16'h0080;
// @29:9341
  CFG3 un16_gpr_rd_rs1_completing_ex_1 (
	.A(de_ex_pipe_shifter_unit_operand_sel_ex_0),
	.B(de_ex_pipe_shifter_unit_places_sel_ex[2]),
	.C(un6_shift_op_complete_ex),
	.Y(un16_gpr_rd_rs1_completing_ex_1_Z)
);
defparam un16_gpr_rd_rs1_completing_ex_1.INIT=8'hFB;
// @29:13195
  CFG4 \rv32i_dec_immediate[31]  (
	.A(rv32i_dec_mnemonic4913),
	.B(un1_instruction),
	.C(un1_instruction_38_i),
	.D(N_477_2),
	.Y(N_477)
);
defparam \rv32i_dec_immediate[31] .INIT=16'hFFFE;
// @29:9764
  CFG4 un1_exu_result_valid_retr_RNIQ2TJ9 (
	.A(ex_retr_pipe_gpr_wr_en_retr),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(un1_exu_result_valid_retr_1z),
	.Y(gpr_m4_0_a2_1)
);
defparam un1_exu_result_valid_retr_RNIQ2TJ9.INIT=16'h2000;
// @29:8300
  CFG4 \rv32c_dec_lsu_op_1_iv_2_RNO[0]  (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(un1_instruction_26_1),
	.Y(rv32c_dec_mnemonic2113_s2_0)
);
defparam \rv32c_dec_lsu_op_1_iv_2_RNO[0] .INIT=16'h1000;
// @29:9986
  CFG4 gpr_m2_0_a2_0 (
	.A(trace_priv_i),
	.B(debug_mode_enter_0),
	.C(haltreq_debug_enter_taken),
	.D(trigger_debug_enter_taken),
	.Y(gpr_m2_0_a2_0_Z)
);
defparam gpr_m2_0_a2_0.INIT=16'h0001;
// @29:15460
  CFG4 un1_rv32c_dec_mnemonic2123_1_0 (
	.A(rv32c_dec_mnemonic2123_1),
	.B(rv32i_dec_mnemonic4916_5),
	.C(ifu_expipe_resp_ireg[6]),
	.D(ifu_expipe_resp_ireg[1]),
	.Y(un1_rv32c_dec_mnemonic2123_1_0_Z)
);
defparam un1_rv32c_dec_mnemonic2123_1_0.INIT=16'h88C8;
  CFG3 un1_rv32c_dec_mnemonic2119_1_RNO (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[11]),
	.C(ifu_expipe_resp_ireg[0]),
	.Y(N_1582_tz)
);
defparam un1_rv32c_dec_mnemonic2119_1_RNO.INIT=8'h10;
// @29:13195
  CFG3 \rv32i_dec_immediate_1_iv_tz[5]  (
	.A(rv32i_dec_mnemonic4913),
	.B(un1_instruction_38_i),
	.C(N_477_2),
	.Y(rv32i_dec_immediate_tz[5])
);
defparam \rv32i_dec_immediate_1_iv_tz[5] .INIT=8'hFE;
// @29:9764
  CFG4 instr_completing_retr_i_a2_0_0_0 (
	.A(gpr_wr_en_retr_1z),
	.B(debug_mode_enter_0),
	.C(haltreq_debug_enter_taken),
	.D(trigger_debug_enter_taken),
	.Y(instr_completing_retr_i_a2_0_0)
);
defparam instr_completing_retr_i_a2_0_0_0.INIT=16'h0002;
// @29:15460
  CFG3 un1_rv32c_dec_mnemonic2116_5 (
	.A(N_545_2),
	.B(N_125_i_Z),
	.C(ifu_expipe_resp_ireg[0]),
	.Y(un1_rv32c_dec_mnemonic2116_5_Z)
);
defparam un1_rv32c_dec_mnemonic2116_5.INIT=8'hE0;
// @29:15460
  CFG3 un1_instruction_40 (
	.A(rv32c_dec_mnemonic2121),
	.B(N_542),
	.C(ifu_expipe_resp_ireg[0]),
	.Y(un1_instruction_40_Z)
);
defparam un1_instruction_40.INIT=8'hB0;
// @29:13195
  CFG4 \rv32i_dec_alu_op_sel_0_o5_0[0]  (
	.A(ifu_expipe_resp_ireg[3]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(ifu_expipe_resp_ireg[13]),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(N_129)
);
defparam \rv32i_dec_alu_op_sel_0_o5_0[0] .INIT=16'hAAAB;
// @29:15460
  CFG4 \rv32c_dec_shifter_unit_places_1_.m8_e  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(N_17_1),
	.Y(N_16)
);
defparam \rv32c_dec_shifter_unit_places_1_.m8_e .INIT=16'h0E0F;
// @29:18188
  CFG4 fence_i_iv (
	.A(rv32i_dec_mnemonic4949),
	.B(rv32c_dec_fence_i_m_0),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(fence_i_de)
);
defparam fence_i_iv.INIT=16'hEAC0;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2116  (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(un1_instruction_26_1),
	.Y(rv32c_dec_mnemonic2116)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2116 .INIT=16'h0800;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2118  (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(un1_instruction_26_1),
	.Y(rv32c_dec_mnemonic2118)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2118 .INIT=16'h8000;
// @29:9764
  CFG4 instr_completing_retr_i_o2_4 (
	.A(ex_retr_pipe_lsu_op_retr[0]),
	.B(ex_retr_pipe_lsu_op_retr[2]),
	.C(ex_retr_pipe_lsu_op_retr[1]),
	.D(ex_retr_pipe_lsu_op_retr[3]),
	.Y(N_567)
);
defparam instr_completing_retr_i_o2_4.INIT=16'h3C3E;
// @29:9542
  CFG4 \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_5  (
	.A(stage_state_ex),
	.B(un3_branch_cond_ex[0]),
	.C(un3_branch_cond_ex[1]),
	.D(cmp_cond),
	.Y(N_876)
);
defparam \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_5 .INIT=16'h5444;
// @29:9345
  CFG4 un21_gpr_rd_rs2_completing_ex (
	.A(de_ex_pipe_shifter_unit_operand_sel_ex_0),
	.B(de_ex_pipe_shifter_unit_places_sel_ex[2]),
	.C(de_ex_pipe_shifter_unit_places_sel_ex[1]),
	.D(de_ex_pipe_shifter_unit_places_sel_ex[0]),
	.Y(un21_gpr_rd_rs2_completing_ex_Z)
);
defparam un21_gpr_rd_rs2_completing_ex.INIT=16'hDDD1;
// @29:15460
  CFG4 \rv32c_dec_immediate[6]  (
	.A(un1_instruction_20_1_Z),
	.B(ifu_expipe_resp_ireg[15]),
	.C(rv32c_dec_mnemonic2112),
	.D(N_125_i_Z),
	.Y(N_494)
);
defparam \rv32c_dec_immediate[6] .INIT=16'hFFF8;
// @29:12789
  CFG4 un1_instruction_valid_0_0 (
	.A(ifu_expipe_resp_access_misalign_error),
	.B(ifu_expipe_resp_access_mem_error),
	.C(un1_debug_exit_Z),
	.D(ifu_expipe_resp_valid),
	.Y(un1_instruction_valid_i)
);
defparam un1_instruction_valid_0_0.INIT=16'hF1F0;
// @29:15460
  CFG3 \rv32c_dec_immediate_0[11]  (
	.A(N_125_i_Z),
	.B(ifu_expipe_resp_ireg[15]),
	.C(un1_instruction_8_1_Z),
	.Y(N_486_1)
);
defparam \rv32c_dec_immediate_0[11] .INIT=8'hEA;
// @29:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_o3[1]  (
	.A(ifu_expipe_resp_ireg[30]),
	.B(ifu_expipe_resp_ireg[2]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(N_100_1),
	.Y(N_68)
);
defparam \rv32i_dec_exu_result_mux_sel_0_o3[1] .INIT=16'hF101;
// @29:13195
  CFG4 \rv32i_dec_shifter_unit_places_2_0_.m4_e  (
	.A(ifu_expipe_resp_ireg[3]),
	.B(ifu_expipe_resp_ireg[2]),
	.C(ifu_expipe_resp_ireg[1]),
	.D(N_46_1),
	.Y(N_28_mux)
);
defparam \rv32i_dec_shifter_unit_places_2_0_.m4_e .INIT=16'h1000;
// @29:13195
  CFG4 \rv32i_dec_alu_op_sel_0_a2[1]  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[3]),
	.C(ifu_expipe_resp_ireg[1]),
	.D(ifu_expipe_resp_ireg[0]),
	.Y(N_150)
);
defparam \rv32i_dec_alu_op_sel_0_a2[1] .INIT=16'h1000;
// @29:13195
  CFG4 \rv32i_dec_alu_op_sel_0_a5_0_2[0]  (
	.A(ifu_expipe_resp_ireg[3]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(ifu_expipe_resp_ireg[4]),
	.D(rv32i_dec_gpr_wr_valid_cnst_1),
	.Y(N_139_2)
);
defparam \rv32i_dec_alu_op_sel_0_a5_0_2[0] .INIT=16'h1000;
// @29:14761
  CFG4 \gen_decode_rv32c.un1_instruction_14  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[4]),
	.C(un1_instruction_14_3),
	.D(un1_instruction_14_1),
	.Y(un1_instruction_14_Z)
);
defparam \gen_decode_rv32c.un1_instruction_14 .INIT=16'h1000;
// @29:14609
  CFG2 \gen_decode_rv32i.un83_rv32i_dec_gpr_wr_valid  (
	.A(ifu_expipe_resp_ireg[10]),
	.B(un1_instruction_19_1_0),
	.Y(un83_rv32i_dec_gpr_wr_valid)
);
defparam \gen_decode_rv32i.un83_rv32i_dec_gpr_wr_valid .INIT=4'h4;
// @29:14609
  CFG4 \gen_decode_rv32c.un1_instruction_13  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(ifu_expipe_resp_ireg[4]),
	.D(un1_instruction_14_1),
	.Y(un1_instruction_13)
);
defparam \gen_decode_rv32c.un1_instruction_13 .INIT=16'h0100;
// @29:18188
  CFG2 un1_instruction_8_RNIK4N1C (
	.A(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.B(un1_instruction_8_Z),
	.Y(un1_instruction_8_m)
);
defparam un1_instruction_8_RNIK4N1C.INIT=4'h8;
// @29:15460
  CFG4 \rv32c_dec_branch_cond_iv[0]  (
	.A(un1_instruction_11_i),
	.B(un83_rv32i_dec_gpr_wr_valid),
	.C(un1_instruction_13),
	.D(N_125_i_Z),
	.Y(rv32c_dec_branch_cond[0])
);
defparam \rv32c_dec_branch_cond_iv[0] .INIT=16'hFF20;
// @29:10186
  CFG4 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_2_iv_0[0]  (
	.A(trace_priv_i),
	.B(un3_ex_retr_pipe_sw_csr_wr_op_retr),
	.C(instr_accepted_retr_2_1z),
	.D(ex_retr_pipe_sw_csr_wr_op_retr_2_iv_0_a2_0_0[0]),
	.Y(ex_retr_pipe_sw_csr_wr_op_retr_2_0)
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_2_iv_0[0] .INIT=16'hF888;
// @29:10182
  CFG3 gpr_rs1_rd_data_valid_ex_0_a2_0_RNI5T36N (
	.A(instr_accepted_retr_2_1z),
	.B(de_ex_pipe_sw_csr_wr_op_ex[1]),
	.C(un1_gpr_wr_mux_sel_ex_i),
	.Y(N_271_i)
);
defparam gpr_rs1_rd_data_valid_ex_0_a2_0_RNI5T36N.INIT=8'h80;
// @29:13195
  CFG4 \rv32i_dec_bcu_op_sel.m4_0_1  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(N_2_0),
	.Y(N_6)
);
defparam \rv32i_dec_bcu_op_sel.m4_0_1 .INIT=16'h0D01;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_a17_1_0 (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[4]),
	.C(N_125),
	.D(N_561_1),
	.Y(un1_rv32i_dec_mnemonic4960_1_i_a17_1_0_Z)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_a17_1_0.INIT=16'hB800;
// @29:13195
  CFG4 \rv32i_dec_bcu_operand0_mux_sel_0_.m4  (
	.A(N_2),
	.B(N_559_1),
	.C(ifu_expipe_resp_ireg[6]),
	.D(ifu_expipe_resp_ireg[13]),
	.Y(i9_mux_0)
);
defparam \rv32i_dec_bcu_operand0_mux_sel_0_.m4 .INIT=16'h0C05;
// @29:15460
  CFG4 \rv32c_dec_operand1_mux_sel_1_iv_i_o3[0]  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(N_542),
	.C(ifu_expipe_resp_ireg[0]),
	.D(ifu_expipe_resp_ireg[1]),
	.Y(N_536)
);
defparam \rv32c_dec_operand1_mux_sel_1_iv_i_o3[0] .INIT=16'hF7D5;
// @29:13195
  CFG4 \rv32i_dec_gpr_rs2_rd_valid.m15  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(ifu_expipe_resp_ireg[13]),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(N_23_mux)
);
defparam \rv32i_dec_gpr_rs2_rd_valid.m15 .INIT=16'h55AD;
// @29:13195
  CFG2 \rv32i_dec_gpr_rs1_rd_valid.m18_2_0  (
	.A(rv32i_dec_alu_op_sel_0_a5_2_1_0_Z[2]),
	.B(ifu_expipe_resp_ireg[2]),
	.Y(N_19_2)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m18_2_0 .INIT=4'h4;
// @29:13195
  CFG4 \rv32i_dec_gpr_rs1_rd_valid.m6_1_0  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(N_2),
	.Y(N_7_1)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m6_1_0 .INIT=16'h2031;
// @29:13195
  CFG4 \rv32i_dec_bcu_op_sel.m11_2_0  (
	.A(N_2_0),
	.B(rv32i_dec_mnemonic4952_5),
	.C(ifu_expipe_resp_ireg[12]),
	.D(ifu_expipe_resp_ireg[13]),
	.Y(N_21_mux_2)
);
defparam \rv32i_dec_bcu_op_sel.m11_2_0 .INIT=16'h4C40;
// @29:13195
  CFG3 \rv32i_dec_bcu_op_sel.m11_1_0  (
	.A(ifu_expipe_resp_ireg[3]),
	.B(ifu_expipe_resp_ireg[2]),
	.C(rv32i_dec_mnemonic4952_5),
	.Y(N_21_mux_1)
);
defparam \rv32i_dec_bcu_op_sel.m11_1_0 .INIT=8'h06;
// @29:18188
  CFG4 \gpr_rs2_rd_sel_1_iv_0[4]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(ifu_expipe_resp_ireg[24]),
	.D(rv32c_dec_gpr_rs2_rd_sel_m_1[4]),
	.Y(gpr_rs2_rd_sel_1_iv_0_Z[4])
);
defparam \gpr_rs2_rd_sel_1_iv_0[4] .INIT=16'hECA0;
// @29:18188
  CFG4 \gpr_rs2_rd_sel_1_iv_0[3]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(ifu_expipe_resp_ireg[23]),
	.D(rv32c_dec_gpr_rs2_rd_sel_m_0[3]),
	.Y(gpr_rs2_rd_sel_1_iv_0_Z[3])
);
defparam \gpr_rs2_rd_sel_1_iv_0[3] .INIT=16'hECA0;
// @29:18188
  CFG4 \exu_result_mux_sel_1_iv_RNO_1[0]  (
	.A(rv32c_dec_fence_i_m_0),
	.B(rv32c_dec_gpr_rs1_rd_sel_19_m_1[4]),
	.C(un1_rv32c_dec_mnemonic2119_1_i),
	.D(un1_rv32c_dec_mnemonic2115_4_Z),
	.Y(rv32c_dec_exu_result_mux_sel_m_0[0])
);
defparam \exu_result_mux_sel_1_iv_RNO_1[0] .INIT=16'h1101;
// @29:15460
  CFG4 rv32c_dec_bcu_op_sel_iv_1_0 (
	.A(N_542),
	.B(un1_instruction_22_i),
	.C(ifu_expipe_resp_ireg[1]),
	.D(N_545),
	.Y(rv32c_dec_bcu_op_sel_iv_1_0_Z)
);
defparam rv32c_dec_bcu_op_sel_iv_1_0.INIT=16'hFF8C;
// @29:15460
  CFG4 \rv32c_dec_alu_op_sel_1_iv_3[0]  (
	.A(rv32c_dec_mnemonic2123),
	.B(rv32c_dec_alu_op_sel_1_iv_0_Z[0]),
	.C(un1_rv32c_dec_mnemonic2115_4_Z),
	.D(un1_rv32c_dec_mnemonic2116_9_s1),
	.Y(rv32c_dec_alu_op_sel_1_iv_3_Z[0])
);
defparam \rv32c_dec_alu_op_sel_1_iv_3[0] .INIT=16'hFFCE;
// @29:15460
  CFG4 \rv32c_dec_alu_op_sel_1_iv_2[0]  (
	.A(rv32c_dec_mnemonic2132),
	.B(un1_rv32c_dec_mnemonic2125_5_i_0),
	.C(un1_rv32c_dec_mnemonic2115_4_Z),
	.D(rv32c_dec_mnemonic1881),
	.Y(rv32c_dec_alu_op_sel_1_iv_2_Z[0])
);
defparam \rv32c_dec_alu_op_sel_1_iv_2[0] .INIT=16'h0CAE;
// @29:15460
  CFG4 \rv32c_dec_immediate_0_iv_0[10]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[8]),
	.C(N_125_i_Z),
	.D(un1_instruction_8_Z),
	.Y(rv32c_dec_immediate_0_iv_0_Z[10])
);
defparam \rv32c_dec_immediate_0_iv_0[10] .INIT=16'hEAC0;
// @29:15460
  CFG4 \rv32c_dec_immediate_1_iv_0[6]  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[1]),
	.C(un1_instruction_22_i),
	.D(un1_instruction_8_Z),
	.Y(rv32c_dec_immediate_1_iv_0_Z[6])
);
defparam \rv32c_dec_immediate_1_iv_0[6] .INIT=16'hAA20;
// @29:15460
  CFG3 \rv32c_dec_alu_op_sel_1_iv_0[2]  (
	.A(rv32c_dec_mnemonic2128),
	.B(un1_rv32c_dec_mnemonic2115_4_Z),
	.C(un1_rv32c_dec_mnemonic2124_2_s6),
	.Y(rv32c_dec_alu_op_sel_1_iv_0_Z[2])
);
defparam \rv32c_dec_alu_op_sel_1_iv_0[2] .INIT=8'hF2;
// @29:15460
  CFG3 \rv32c_dec_alu_op_sel_1_iv_0[1]  (
	.A(rv32c_dec_mnemonic2122),
	.B(rv32c_dec_mnemonic2123),
	.C(un1_rv32c_dec_mnemonic2115_4_Z),
	.Y(rv32c_dec_alu_op_sel_1_iv_0_Z[1])
);
defparam \rv32c_dec_alu_op_sel_1_iv_0[1] .INIT=8'h0E;
// @29:14609
  CFG4 un1_rv32c_dec_mnemonic2137_1_2_a2_7 (
	.A(rv32c_dec_mnemonic2122),
	.B(rv32c_dec_mnemonic2123),
	.C(un1_rv32c_dec_mnemonic2137_1_2_a2_0_Z),
	.D(un1_rv32c_dec_mnemonic2137_1_2_a2_2_Z),
	.Y(un1_rv32c_dec_mnemonic2137_1_2_a2_7_Z)
);
defparam un1_rv32c_dec_mnemonic2137_1_2_a2_7.INIT=16'h1000;
// @29:14888
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4958_9  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(rv32i_dec_mnemonic4956_i_14),
	.D(rv32i_dec_mnemonic4958_5),
	.Y(rv32i_dec_mnemonic4958_9)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4958_9 .INIT=16'h1000;
// @29:14924
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4959_6  (
	.A(rv32i_dec_mnemonic4959_3),
	.B(un1_instruction_14_1),
	.C(ifu_expipe_resp_ireg[20]),
	.D(ifu_expipe_resp_ireg[30]),
	.Y(rv32i_dec_mnemonic4959_6)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4959_6 .INIT=16'h0008;
// @29:14960
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4960_6  (
	.A(ifu_expipe_resp_ireg[29]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(rv32i_dec_mnemonic4960_3),
	.D(un1_instruction_14_1),
	.Y(rv32i_dec_mnemonic4960_6)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4960_6 .INIT=16'h1000;
// @29:15460
  CFG4 un1_rv32c_dec_mnemonic2112_2_0 (
	.A(un1_instruction_8_1_Z),
	.B(un1_instruction_20_1_Z),
	.C(ifu_expipe_resp_ireg[13]),
	.D(un1_instruction_26_1),
	.Y(un1_rv32c_dec_mnemonic2112_2_0_Z)
);
defparam un1_rv32c_dec_mnemonic2112_2_0.INIT=16'hCECC;
// @29:15460
  CFG3 \rv32c_dec_immediate_1[5]  (
	.A(un1_instruction_21_Z),
	.B(un1_instruction_20_1_Z),
	.C(rv32c_dec_mnemonic2112),
	.Y(rv32c_dec_immediate_1_Z[5])
);
defparam \rv32c_dec_immediate_1[5] .INIT=8'hFE;
// @29:14816
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4956_7  (
	.A(rv32i_dec_shifter_unit_places_3[2]),
	.B(rv32i_dec_mnemonic4956_1),
	.C(rv32i_dec_mnemonic4949_i_24),
	.D(rv32i_dec_shifter_unit_places_2[2]),
	.Y(rv32i_dec_mnemonic4956_7)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4956_7 .INIT=16'h8000;
// @29:15460
  CFG3 un1_rv32c_dec_mnemonic2114_1_3 (
	.A(N_545),
	.B(rv32c_dec_mnemonic2126),
	.C(rv32c_dec_mnemonic2128),
	.Y(un1_rv32c_dec_mnemonic2114_1_3_Z)
);
defparam un1_rv32c_dec_mnemonic2114_1_3.INIT=8'hFE;
// @29:15082
  CFG3 \gen_decode_rv32m.rv32m_dec_mnemonic848_5  (
	.A(rv32m_dec_mnemonic848_4),
	.B(rv32i_dec_shifter_unit_places_3[2]),
	.C(un1_instruction_14_3),
	.Y(rv32m_dec_mnemonic848_5)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic848_5 .INIT=8'h80;
// @29:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_a2_0_0[0]  (
	.A(N_125),
	.B(rv32i_dec_gpr_wr_valid_cnst_1),
	.C(ifu_expipe_resp_ireg[3]),
	.D(ifu_expipe_resp_ireg[2]),
	.Y(rv32i_dec_exu_result_mux_sel_0_a2_0_0_Z[0])
);
defparam \rv32i_dec_exu_result_mux_sel_0_a2_0_0[0] .INIT=16'hC008;
// @29:8234
  CFG4 \gen_trig_de.un29_csr_trigger_wr_hzd_de_5_0  (
	.A(ex_retr_pipe_sw_csr_addr_retr[4]),
	.B(ex_retr_pipe_sw_csr_addr_retr[6]),
	.C(un29_csr_trigger_wr_hzd_de_1),
	.D(un29_csr_trigger_wr_hzd_de_3),
	.Y(un29_csr_trigger_wr_hzd_de_5)
);
defparam \gen_trig_de.un29_csr_trigger_wr_hzd_de_5_0 .INIT=16'h1000;
// @29:9764
  CFG4 instr_m2_0_a2_1 (
	.A(haltreq_debug_enter_taken),
	.B(trigger_debug_enter_taken),
	.C(instr_m2_0_a2_1_0_Z),
	.D(debug_mode_enter_0),
	.Y(instr_completing_retr_i_a0_0)
);
defparam instr_m2_0_a2_1.INIT=16'h0010;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4928  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(rv32i_dec_mnemonic4928_2),
	.D(un1_instruction_14_1),
	.Y(rv32i_dec_mnemonic4928)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4928 .INIT=16'h1000;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4914  (
	.A(rv32i_dec_gpr_wr_valid_cnst_1),
	.B(N_559_1),
	.C(rv32i_dec_mnemonic4914_1),
	.D(N_561_1),
	.Y(rv32i_dec_mnemonic4914)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4914 .INIT=16'h8000;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2122  (
	.A(rv32i_dec_mnemonic4926_4),
	.B(N_559_1),
	.C(rv32c_dec_mnemonic2122_1),
	.D(rv32c_dec_mnemonic2119_2),
	.Y(rv32c_dec_mnemonic2122)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2122 .INIT=16'h8000;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2123  (
	.A(rv32i_dec_mnemonic4926_4),
	.B(N_559_1),
	.C(rv32c_dec_mnemonic2123_1_0),
	.D(rv32c_dec_mnemonic2119_2),
	.Y(rv32c_dec_mnemonic2123)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2123 .INIT=16'h8000;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2124  (
	.A(un1_rv32c_dec_mnemonic2123_2_s4_i_1_0),
	.B(rv32c_dec_mnemonic2124_0),
	.C(N_559_1),
	.D(rv32c_dec_mnemonic2119_2),
	.Y(rv32c_dec_mnemonic2124)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2124 .INIT=16'h8000;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2125  (
	.A(un1_instruction_27_2_Z),
	.B(rv32c_dec_mnemonic2125_0),
	.C(N_559_1),
	.D(N_561_1),
	.Y(rv32c_dec_mnemonic2125)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2125 .INIT=16'h8000;
// @29:14852
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4957_1_0  (
	.A(rv32i_dec_alu_op_sel_0_a5_2_1_0_Z[2]),
	.B(rv32i_dec_mnemonic4957_1_0_0),
	.C(rv32i_dec_mnemonic4948_i_15),
	.D(rv32i_dec_mnemonic4949_i_25),
	.Y(rv32i_dec_mnemonic4957_i_1_0)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4957_1_0 .INIT=16'h8000;
// @29:13195
  CFG4 \rv32i_dec_operand1_mux_sel_0_a2_1[0]  (
	.A(N_95_1),
	.B(ifu_expipe_resp_ireg[13]),
	.C(N_28_mux_3),
	.D(N_2),
	.Y(N_182)
);
defparam \rv32i_dec_operand1_mux_sel_0_a2_1[0] .INIT=16'h0020;
// @29:13195
  CFG4 \rv32i_dec_operand1_mux_sel_0_a2_3[0]  (
	.A(N_184_2),
	.B(N_28_mux_3),
	.C(ifu_expipe_resp_ireg[2]),
	.D(ifu_expipe_resp_ireg[12]),
	.Y(N_184)
);
defparam \rv32i_dec_operand1_mux_sel_0_a2_3[0] .INIT=16'h0008;
// @29:15082
  CFG4 un1_instruction_29 (
	.A(un1_instruction_29_0_Z),
	.B(un1_instruction_29_1_Z),
	.C(un1_instruction_29_1_0_0),
	.D(un1_instruction_29_8),
	.Y(un1_instruction_29_Z)
);
defparam un1_instruction_29.INIT=16'h8000;
// @29:14888
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4958_1_0  (
	.A(rv32i_dec_alu_op_sel_0_a5_2_1_0_Z[2]),
	.B(rv32i_dec_mnemonic4958_1_0_0),
	.C(rv32i_dec_mnemonic4948_i_15),
	.D(rv32i_dec_mnemonic4949_i_25),
	.Y(rv32i_dec_mnemonic4958_i_1_0)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4958_1_0 .INIT=16'h8000;
// @29:15460
  CFG4 \gen_decode_rv32c.rv32c_dec_mnemonic2112_1_RNIF6CIG  (
	.A(un1_instruction_22_i),
	.B(un1_instruction_26_1),
	.C(rv32c_dec_gpr_wr_sel_sn_N_6),
	.D(rv32c_dec_mnemonic2112),
	.Y(rv32c_dec_gpr_wr_sel_sn_N_10_mux)
);
defparam \gen_decode_rv32c.rv32c_dec_mnemonic2112_1_RNIF6CIG .INIT=16'h0070;
// @29:13195
  CFG4 \rv32i_dec_lsu_op_0_a4[1]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[14]),
	.C(N_22),
	.D(N_46),
	.Y(rv32i_dec_lsu_op[1])
);
defparam \rv32i_dec_lsu_op_0_a4[1] .INIT=16'h1200;
// @29:13195
  CFG4 \rv32i_dec_gpr_wr_mux_sel_0_a6[1]  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(N_155),
	.C(N_201),
	.D(N_149),
	.Y(N_206)
);
defparam \rv32i_dec_gpr_wr_mux_sel_0_a6[1] .INIT=16'h4000;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4927  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(rv32i_dec_mnemonic4927_2),
	.D(un1_instruction_14_1),
	.Y(rv32i_dec_mnemonic4927)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4927 .INIT=16'h1000;
// @29:13195
  CFG4 \rv32i_dec_shifter_unit_places_2_0_.m21  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(ifu_expipe_resp_ireg[2]),
	.C(N_28_mux_3),
	.D(N_32_mux_1),
	.Y(N_32_mux)
);
defparam \rv32i_dec_shifter_unit_places_2_0_.m21 .INIT=16'h1000;
// @29:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_a4_0[1]  (
	.A(N_569_1),
	.B(N_28_mux),
	.C(ifu_expipe_resp_ireg[5]),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(N_84)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a4_0[1] .INIT=16'h0008;
// @29:13195
  CFG3 \rv32i_dec_exu_result_mux_sel_0_a2_5[0]  (
	.A(N_163),
	.B(ifu_expipe_resp_ireg[2]),
	.C(N_90_2),
	.Y(N_90)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a2_5[0] .INIT=8'h20;
// @29:13195
  CFG4 \rv32i_dec_alu_op_sel_0_a5[2]  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(N_561_1),
	.C(N_569_1),
	.D(N_150),
	.Y(N_144)
);
defparam \rv32i_dec_alu_op_sel_0_a5[2] .INIT=16'h0800;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4954  (
	.A(rv32i_dec_mnemonic4917_3),
	.B(un1_instruction_29_8),
	.C(rv32i_dec_mnemonic4954_0),
	.D(rv32i_dec_mnemonic4951_i_3),
	.Y(rv32i_dec_mnemonic4954)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4954 .INIT=16'h8000;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4951  (
	.A(N_559_1),
	.B(un1_instruction_29_8),
	.C(rv32i_dec_mnemonic4951_i_3),
	.D(un1_instruction_14_1),
	.Y(rv32i_dec_mnemonic4951)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4951 .INIT=16'h8000;
// @29:15460
  CFG4 \rv32c_dec_immediate_0[4]  (
	.A(ifu_expipe_resp_ireg[1]),
	.B(ifu_expipe_resp_ireg[14]),
	.C(ifu_expipe_resp_ireg[15]),
	.D(ifu_expipe_resp_ireg[0]),
	.Y(rv32c_dec_immediate_0_Z[4])
);
defparam \rv32c_dec_immediate_0[4] .INIT=16'hC0C4;
// @29:10336
  CFG2 soft_reset_taken_retr (
	.A(formal_trace_reset_taken),
	.B(gpr_m2_0_a2_0_Z),
	.Y(soft_reset_taken_retr_1z)
);
defparam soft_reset_taken_retr.INIT=4'h8;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4915_1_1_tz (
	.A(rv32i_dec_mnemonic4917_3),
	.B(rv32i_dec_mnemonic4919_2),
	.C(un1_instruction_12_i_2),
	.D(N_46_3),
	.Y(un1_rv32i_dec_mnemonic4915_1_1_tz_Z)
);
defparam un1_rv32i_dec_mnemonic4915_1_1_tz.INIT=16'hECCC;
// @29:9986
  CFG4 gpr_wr_en_retr_RNIO6M98 (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(trace_priv_i),
	.D(gpr_wr_en_retr_1z),
	.Y(gpr_N_3_mux_0)
);
defparam gpr_wr_en_retr_RNIO6M98.INIT=16'h0400;
// @29:9764
  CFG3 instr_completing_retr_i_o2_3_RNINJM2C (
	.A(N_553),
	.B(gpr_m4_0_a2_1),
	.C(stage_state_retr_rep2),
	.Y(instr_completing_retr_i_o2_3_RNINJM2C_Z)
);
defparam instr_completing_retr_i_o2_3_RNINJM2C.INIT=8'h13;
// @29:15460
  CFG2 \rv32c_dec_immediate_0_iv_tz[0]  (
	.A(un1_rv32c_dec_mnemonic2119_1_i),
	.B(un1_instruction_40_Z),
	.Y(rv32c_dec_immediate_tz[0])
);
defparam \rv32c_dec_immediate_0_iv_tz[0] .INIT=4'hE;
// @29:13195
  CFG4 \rv32i_dec_shifter_unit_op_sel_1_0_.m5  (
	.A(rv32i_dec_gpr_rs2_rd_valid_m_3),
	.B(N_46_1),
	.C(ifu_expipe_resp_ireg[2]),
	.D(ifu_expipe_resp_ireg[13]),
	.Y(N_6_1)
);
defparam \rv32i_dec_shifter_unit_op_sel_1_0_.m5 .INIT=16'h0008;
// @29:13195
  CFG3 \rv32i_dec_gpr_rs2_rd_valid.m6  (
	.A(ifu_expipe_resp_ireg[25]),
	.B(ifu_expipe_resp_ireg[30]),
	.C(N_5),
	.Y(N_24_mux_0)
);
defparam \rv32i_dec_gpr_rs2_rd_valid.m6 .INIT=8'h51;
// @29:15460
  CFG3 \rv32c_dec_exu_result_mux_sel_0_iv[2]  (
	.A(un1_instruction_22_i),
	.B(un1_rv32c_dec_mnemonic2115_4_Z),
	.C(un1_rv32c_dec_mnemonic2123_2_s4),
	.Y(rv32c_dec_exu_result_mux_sel[2])
);
defparam \rv32c_dec_exu_result_mux_sel_0_iv[2] .INIT=8'hF2;
// @29:18188
  CFG4 \shifter_operand_sel_1_iv[1]  (
	.A(rv32c_dec_lsu_op[2]),
	.B(un1_instruction_14_i),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.Y(shifter_unit_operand_sel_de_0)
);
defparam \shifter_operand_sel_1_iv[1] .INIT=16'hEAC0;
// @29:18188
  CFG4 \operand1_mux_sel_1_iv_RNO[1]  (
	.A(rv32c_dec_mnemonic2132),
	.B(rv32c_dec_mnemonic2116),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(rv32c_dec_mnemonic1725),
	.Y(rv32c_dec_operand1_mux_sel_m[1])
);
defparam \operand1_mux_sel_1_iv_RNO[1] .INIT=16'hE040;
// @29:9764
  CFG4 instr_completing_retr_i_a2_6 (
	.A(N_567),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(trace_priv_i),
	.Y(N_907)
);
defparam instr_completing_retr_i_a2_6.INIT=16'hAA8A;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_a3_2 (
	.A(ifu_expipe_resp_ireg[30]),
	.B(ifu_expipe_resp_ireg[4]),
	.C(ifu_expipe_resp_ireg[14]),
	.D(N_201),
	.Y(N_570)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_a3_2.INIT=16'h44C4;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_o17_2 (
	.A(N_149),
	.B(N_28_mux),
	.C(ifu_expipe_resp_ireg[6]),
	.D(N_573_1),
	.Y(N_558_0)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_o17_2.INIT=16'hECCC;
// @29:15460
  CFG2 rv32c_instr_decoded_iv_2_RNO (
	.A(rv32c_dec_mnemonic2118),
	.B(un1_instruction_14_Z),
	.Y(un1_instruction_16_m)
);
defparam rv32c_instr_decoded_iv_2_RNO.INIT=4'h2;
// @29:8842
  CFG4 un6_alu_op_complete_ex_0 (
	.A(de_ex_pipe_alu_op_sel_ex[1]),
	.B(de_ex_pipe_alu_op_sel_ex[3]),
	.C(un1_gpr_wr_mux_sel_ex_i),
	.D(un6_alu_op_complete_ex_0_a2_2_Z),
	.Y(un6_alu_op_complete_ex)
);
defparam un6_alu_op_complete_ex_0.INIT=16'h1F0F;
// @29:18188
  CFG4 dbreakpoint_iv (
	.A(rv32i_dec_mnemonic4957),
	.B(rv32c_dec_dbreakpoint_m_0),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.Y(dbreak_de)
);
defparam dbreakpoint_iv.INIT=16'hECA0;
// @29:13195
  CFG3 \rv32i_dec_immediate_2_iv[14]  (
	.A(instruction_m_0[31]),
	.B(N_477_1),
	.C(ifu_expipe_resp_ireg[14]),
	.Y(rv32i_dec_immediate[14])
);
defparam \rv32i_dec_immediate_2_iv[14] .INIT=8'hEA;
// @29:15460
  CFG4 un1_instruction_37 (
	.A(rv32c_dec_mnemonic2115_i_2),
	.B(un1_instruction_8_1_Z),
	.C(ifu_expipe_resp_ireg[15]),
	.D(ifu_expipe_resp_ireg[1]),
	.Y(un1_instruction_37_Z)
);
defparam un1_instruction_37.INIT=16'h0F0E;
// @29:15460
  CFG3 un1_rv32c_dec_mnemonic2125_4 (
	.A(ifu_expipe_resp_ireg[14]),
	.B(rv32c_dec_mnemonic2125_3_3),
	.C(ifu_expipe_resp_ireg[15]),
	.Y(un1_rv32c_dec_mnemonic2125_4_i)
);
defparam un1_rv32c_dec_mnemonic2125_4.INIT=8'hE0;
// @29:13195
  CFG4 \rv32i_dec_lsu_op_0_a4[2]  (
	.A(N_6_0),
	.B(N_46),
	.C(ifu_expipe_resp_ireg[14]),
	.D(N_47),
	.Y(rv32i_dec_lsu_op[2])
);
defparam \rv32i_dec_lsu_op_0_a4[2] .INIT=16'hCC08;
// @29:13195
  CFG4 \rv32i_dec_lsu_op_0_o4[0]  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(ifu_expipe_resp_ireg[13]),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(N_25)
);
defparam \rv32i_dec_lsu_op_0_o4[0] .INIT=16'h0431;
// @29:13195
  CFG3 \rv32i_dec_immediate_2_iv[12]  (
	.A(instruction_m_0[31]),
	.B(N_477_1),
	.C(ifu_expipe_resp_ireg[12]),
	.Y(rv32i_dec_immediate_Z[12])
);
defparam \rv32i_dec_immediate_2_iv[12] .INIT=8'hEA;
// @29:13195
  CFG3 \rv32i_dec_immediate_2_iv[13]  (
	.A(instruction_m_0[31]),
	.B(N_477_1),
	.C(ifu_expipe_resp_ireg[13]),
	.Y(rv32i_dec_immediate[13])
);
defparam \rv32i_dec_immediate_2_iv[13] .INIT=8'hEA;
// @29:13195
  CFG3 \rv32i_dec_immediate_2_iv[15]  (
	.A(instruction_m_0[31]),
	.B(N_477_1),
	.C(ifu_expipe_resp_ireg[15]),
	.Y(rv32i_dec_immediate[15])
);
defparam \rv32i_dec_immediate_2_iv[15] .INIT=8'hEA;
// @29:15460
  CFG3 \rv32c_dec_immediate_1_iv_0_RNO[2]  (
	.A(un1_instruction_21_Z),
	.B(rv32c_dec_mnemonic2112),
	.C(ifu_expipe_resp_ireg[6]),
	.Y(instruction_m[6])
);
defparam \rv32c_dec_immediate_1_iv_0_RNO[2] .INIT=8'hE0;
// @29:15460
  CFG4 \rv32c_dec_immediate_2[3]  (
	.A(N_542),
	.B(un1_instruction_20_Z),
	.C(ifu_expipe_resp_ireg[0]),
	.D(rv32c_dec_mnemonic2121),
	.Y(N_486_2)
);
defparam \rv32c_dec_immediate_2[3] .INIT=16'hFCDC;
// @29:13195
  CFG4 \rv32i_dec_immediate_0_RNI182JF[20]  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(un1_instruction_38_i),
	.C(N_477_2),
	.D(rv32i_dec_mnemonic4913),
	.Y(instruction_m_8[31])
);
defparam \rv32i_dec_immediate_0_RNI182JF[20] .INIT=16'hAAA8;
// @29:15460
  CFG4 \rv32c_dec_immediate_2_iv_2_RNO[7]  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[8]),
	.C(rv32c_dec_mnemonic2112),
	.D(un1_instruction_20_1_Z),
	.Y(instruction_m_3[8])
);
defparam \rv32c_dec_immediate_2_iv_2_RNO[7] .INIT=16'hC8C0;
// @29:15460
  CFG4 un1_rv32c_dec_mnemonic2124_1 (
	.A(rv32c_dec_mnemonic2124_1_1),
	.B(N_545_2),
	.C(ifu_expipe_resp_ireg[10]),
	.D(ifu_expipe_resp_ireg[6]),
	.Y(un1_rv32c_dec_mnemonic2124_1_Z)
);
defparam un1_rv32c_dec_mnemonic2124_1.INIT=16'hECCC;
// @29:18188
  CFG4 \gen_decode_rv32c.rv32c_dec_gpr_rs1_rd_sel_19_m_1_RNIAV5F41[4]  (
	.A(rv32c_dec_fence_i_m_0),
	.B(rv32c_dec_gpr_rs1_rd_sel_19_m_1[4]),
	.C(rv32c_dec_dbreakpoint_m_0),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.Y(rv32c_dec_gpr_wr_mux_sel_m_4[1])
);
defparam \gen_decode_rv32c.rv32c_dec_gpr_rs1_rd_sel_19_m_1_RNIAV5F41[4] .INIT=16'h0100;
// @29:13195
  CFG4 \rv32i_dec_alu_op_sel_0_a5_1[0]  (
	.A(N_155),
	.B(rv32i_dec_gpr_wr_valid_cnst_1),
	.C(ifu_expipe_resp_ireg[3]),
	.D(ifu_expipe_resp_ireg[2]),
	.Y(un1_instruction)
);
defparam \rv32i_dec_alu_op_sel_0_a5_1[0] .INIT=16'h0800;
// @29:13195
  CFG4 \rv32i_dec_alu_op_sel_0_a5_2[1]  (
	.A(N_155),
	.B(rv32i_dec_gpr_wr_valid_cnst_1),
	.C(ifu_expipe_resp_ireg[3]),
	.D(ifu_expipe_resp_ireg[2]),
	.Y(N_142_2)
);
defparam \rv32i_dec_alu_op_sel_0_a5_2[1] .INIT=16'h0008;
// @29:13195
  CFG4 \rv32i_dec_alu_op_sel_0_o5[0]  (
	.A(rv32i_dec_shifter_unit_places_3[2]),
	.B(rv32m_dec_mnemonic846_i_12),
	.C(ifu_expipe_resp_ireg[25]),
	.D(ifu_expipe_resp_ireg[5]),
	.Y(N_118)
);
defparam \rv32i_dec_alu_op_sel_0_o5[0] .INIT=16'h08FF;
// @29:13195
  CFG3 \rv32i_dec_immediate_2_iv[16]  (
	.A(N_477_1),
	.B(ifu_expipe_resp_ireg[16]),
	.C(instruction_m_0[31]),
	.Y(rv32i_dec_immediate[16])
);
defparam \rv32i_dec_immediate_2_iv[16] .INIT=8'hF8;
// @29:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_a4_1[2]  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[2]),
	.C(N_4),
	.D(N_28_mux_3),
	.Y(N_87)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a4_1[2] .INIT=16'h1000;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[31]  (
	.A(N_550),
	.B(lsu_req_addr[31]),
	.C(de_ex_pipe_curr_pc_ex[31]),
	.Y(N_771)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[31] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[29]  (
	.A(N_550),
	.B(lsu_req_addr[29]),
	.C(de_ex_pipe_curr_pc_ex[29]),
	.Y(N_770)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[29] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[28]  (
	.A(N_550),
	.B(lsu_req_addr[28]),
	.C(de_ex_pipe_curr_pc_ex[28]),
	.Y(N_769)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[28] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[27]  (
	.A(N_550),
	.B(lsu_req_addr[27]),
	.C(de_ex_pipe_curr_pc_ex[27]),
	.Y(N_768)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[27] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[12]  (
	.A(N_550),
	.B(lsu_req_addr[12]),
	.C(de_ex_pipe_curr_pc_ex[12]),
	.Y(N_767)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[12] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[9]  (
	.A(N_550),
	.B(lsu_req_addr[9]),
	.C(de_ex_pipe_curr_pc_ex[9]),
	.Y(N_764)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[9] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[8]  (
	.A(N_550),
	.B(lsu_req_addr[8]),
	.C(de_ex_pipe_curr_pc_ex[8]),
	.Y(N_763)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[8] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[7]  (
	.A(N_550),
	.B(lsu_req_addr[7]),
	.C(de_ex_pipe_curr_pc_ex[7]),
	.Y(N_762)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[7] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[6]  (
	.A(N_550),
	.B(lsu_req_addr[6]),
	.C(de_ex_pipe_curr_pc_ex[6]),
	.Y(N_761)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[6] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[5]  (
	.A(N_550),
	.B(lsu_req_addr[5]),
	.C(de_ex_pipe_curr_pc_ex[5]),
	.Y(N_760)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[5] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[4]  (
	.A(N_550),
	.B(lsu_req_addr[4]),
	.C(de_ex_pipe_curr_pc_ex[4]),
	.Y(N_759)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[4] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[3]  (
	.A(N_550),
	.B(lsu_req_addr[3]),
	.C(de_ex_pipe_curr_pc_ex[3]),
	.Y(N_758)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[3] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[2]  (
	.A(lsu_req_addr[2]),
	.B(N_550),
	.C(de_ex_pipe_curr_pc_ex[2]),
	.Y(N_757)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[2] .INIT=8'hE2;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[1]  (
	.A(lsu_req_addr[1]),
	.B(N_550),
	.C(de_ex_pipe_curr_pc_ex[1]),
	.Y(N_756)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[1] .INIT=8'hE2;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[30]  (
	.A(N_550),
	.B(lsu_req_addr[30]),
	.C(de_ex_pipe_curr_pc_ex[30]),
	.Y(N_755)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[30] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[26]  (
	.A(N_550),
	.B(lsu_req_addr[26]),
	.C(de_ex_pipe_curr_pc_ex[26]),
	.Y(N_754)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[26] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[25]  (
	.A(N_550),
	.B(lsu_req_addr[25]),
	.C(de_ex_pipe_curr_pc_ex[25]),
	.Y(N_753)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[25] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[24]  (
	.A(N_550),
	.B(lsu_req_addr[24]),
	.C(de_ex_pipe_curr_pc_ex[24]),
	.Y(N_752)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[24] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[23]  (
	.A(N_550),
	.B(lsu_req_addr[23]),
	.C(de_ex_pipe_curr_pc_ex[23]),
	.Y(N_751)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[23] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[22]  (
	.A(N_550),
	.B(lsu_req_addr[22]),
	.C(de_ex_pipe_curr_pc_ex[22]),
	.Y(N_750)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[22] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[21]  (
	.A(N_550),
	.B(lsu_req_addr[21]),
	.C(de_ex_pipe_curr_pc_ex[21]),
	.Y(N_749)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[21] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[20]  (
	.A(N_550),
	.B(lsu_req_addr[20]),
	.C(de_ex_pipe_curr_pc_ex[20]),
	.Y(N_748)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[20] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[19]  (
	.A(N_550),
	.B(lsu_req_addr[19]),
	.C(de_ex_pipe_curr_pc_ex[19]),
	.Y(N_747)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[19] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[18]  (
	.A(N_550),
	.B(lsu_req_addr[18]),
	.C(de_ex_pipe_curr_pc_ex[18]),
	.Y(N_746)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[18] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[17]  (
	.A(N_550),
	.B(lsu_req_addr[17]),
	.C(de_ex_pipe_curr_pc_ex[17]),
	.Y(N_745)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[17] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[16]  (
	.A(N_550),
	.B(lsu_req_addr[16]),
	.C(de_ex_pipe_curr_pc_ex[16]),
	.Y(N_744)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[16] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[15]  (
	.A(N_550),
	.B(lsu_req_addr[15]),
	.C(de_ex_pipe_curr_pc_ex[15]),
	.Y(N_743)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[15] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[14]  (
	.A(N_550),
	.B(lsu_req_addr[14]),
	.C(de_ex_pipe_curr_pc_ex[14]),
	.Y(N_742)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[14] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[13]  (
	.A(N_550),
	.B(lsu_req_addr[13]),
	.C(de_ex_pipe_curr_pc_ex[13]),
	.Y(N_713)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[13] .INIT=8'hE4;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[10]  (
	.A(N_550),
	.B(lsu_req_addr[10]),
	.C(de_ex_pipe_curr_pc_ex[10]),
	.Y(N_765)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[10] .INIT=8'hE4;
// @29:13195
  CFG4 \rv32i_dec_gpr_wr_valid_cnst.m24  (
	.A(N_6_0),
	.B(rv32i_dec_mnemonic4916_5),
	.C(ifu_expipe_resp_ireg[6]),
	.D(ifu_expipe_resp_ireg[4]),
	.Y(i18_mux)
);
defparam \rv32i_dec_gpr_wr_valid_cnst.m24 .INIT=16'h0F80;
// @29:9833
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[11]  (
	.A(N_550),
	.B(lsu_req_addr[11]),
	.C(de_ex_pipe_curr_pc_ex[11]),
	.Y(N_766)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m2[11] .INIT=8'hE4;
// @29:13195
  CFG4 \rv32i_dec_gpr_wr_valid_cnst.m16_1_0  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(N_559_1),
	.C(ifu_expipe_resp_ireg[5]),
	.D(ifu_expipe_resp_ireg[4]),
	.Y(N_17_1_0)
);
defparam \rv32i_dec_gpr_wr_valid_cnst.m16_1_0 .INIT=16'h000D;
// @29:15460
  CFG4 \rv32c_dec_gpr_wr_sel_6_1[0]  (
	.A(rv32c_dec_mnemonic1725),
	.B(rv32c_dec_gpr_wr_sel_sn_N_7),
	.C(rv32c_dec_mnemonic2132),
	.D(instruction_m_5[7]),
	.Y(N_378_1)
);
defparam \rv32c_dec_gpr_wr_sel_6_1[0] .INIT=16'h3320;
// @29:18188
  CFG4 gpr_wr_valid_iv_RNO_3 (
	.A(un83_rv32i_dec_gpr_wr_valid_m_1_1),
	.B(un83_rv32i_dec_gpr_wr_valid),
	.C(rv32c_dec_mnemonic2112),
	.D(un1_instruction_19),
	.Y(rv32c_dec_gpr_wr_valid_m_0)
);
defparam gpr_wr_valid_iv_RNO_3.INIT=16'h0777;
// @29:18188
  CFG4 gpr_rs1_rd_valid_iv_1_RNO_1 (
	.A(un83_rv32i_dec_gpr_wr_valid),
	.B(un1_instruction_19),
	.C(rv32c_dec_mnemonic2130),
	.D(rv32c_dec_mnemonic2112),
	.Y(rv32c_dec_gpr_rs1_rd_valid_1_m_0)
);
defparam gpr_rs1_rd_valid_iv_1_RNO_1.INIT=16'h135F;
// @29:13195
  CFG2 un1_rv32i_dec_mnemonic4915_1_1_0 (
	.A(rv32i_dec_mnemonic4927),
	.B(rv32i_dec_mnemonic4915_3_0),
	.Y(un1_rv32i_dec_mnemonic4915_1_1_0_Z)
);
defparam un1_rv32i_dec_mnemonic4915_1_1_0.INIT=4'hE;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4915_1_0 (
	.A(rv32i_dec_mnemonic4926_4),
	.B(rv32i_dec_gpr_wr_valid_cnst_1),
	.C(rv32i_dec_mnemonic4926_3),
	.D(rv32i_dec_mnemonic4928),
	.Y(un1_rv32i_dec_mnemonic4915_1_0_Z)
);
defparam un1_rv32i_dec_mnemonic4915_1_0.INIT=16'hFF80;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4911_0 (
	.A(rv32i_dec_mnemonic4950_0),
	.B(rv32i_dec_mnemonic4919_3),
	.C(un1_instruction_29_8),
	.D(rv32i_dec_mnemonic4953_1),
	.Y(un1_rv32i_dec_mnemonic4911_0_Z)
);
defparam un1_rv32i_dec_mnemonic4911_0.INIT=16'hF080;
// @29:15460
  CFG4 rv32c_instr_decoded_iv_0 (
	.A(un83_rv32i_dec_gpr_wr_valid),
	.B(un1_instruction_19),
	.C(rv32c_dec_mnemonic2130),
	.D(rv32c_dec_mnemonic2112),
	.Y(rv32c_instr_decoded_iv_0_Z)
);
defparam rv32c_instr_decoded_iv_0.INIT=16'h7350;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_0 (
	.A(N_201),
	.B(un1_rv32i_dec_mnemonic4960_1_i_a17_2_0),
	.C(N_28_mux),
	.D(N_182),
	.Y(un1_rv32i_dec_mnemonic4960_1_i_0_Z)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_0.INIT=16'hFF80;
// @29:15460
  CFG4 \rv32c_dec_immediate_1_iv_0[2]  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[9]),
	.C(instruction_m[6]),
	.D(un1_instruction_20_1_Z),
	.Y(rv32c_dec_immediate_1_iv_0_Z[2])
);
defparam \rv32c_dec_immediate_1_iv_0[2] .INIT=16'hF8F0;
// @29:15460
  CFG3 \rv32c_dec_immediate_1_iv_1[6]  (
	.A(rv32c_dec_immediate_1_iv_0_Z[6]),
	.B(ifu_expipe_resp_ireg[2]),
	.C(un1_instruction_20_Z),
	.Y(rv32c_dec_immediate_1_iv_1_Z[6])
);
defparam \rv32c_dec_immediate_1_iv_1[6] .INIT=8'hEA;
// @29:15460
  CFG4 \rv32c_dec_immediate_2_iv_0[7]  (
	.A(un1_instruction_20_Z),
	.B(N_486_1),
	.C(ifu_expipe_resp_ireg[3]),
	.D(ifu_expipe_resp_ireg[6]),
	.Y(rv32c_dec_immediate_2_iv_0_Z[7])
);
defparam \rv32c_dec_immediate_2_iv_0[7] .INIT=16'hECA0;
// @29:14924
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4959_7  (
	.A(ifu_expipe_resp_ireg[23]),
	.B(ifu_expipe_resp_ireg[24]),
	.C(rv32i_dec_mnemonic4959_6),
	.D(rv32i_dec_mnemonic4948_i_12),
	.Y(rv32i_dec_mnemonic4959_7)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4959_7 .INIT=16'h1000;
// @29:14960
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4960_7  (
	.A(ifu_expipe_resp_ireg[24]),
	.B(ifu_expipe_resp_ireg[23]),
	.C(rv32m_dec_mnemonic846_i_8),
	.D(rv32i_dec_mnemonic4960_6),
	.Y(rv32i_dec_mnemonic4960_7)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4960_7 .INIT=16'h1000;
// @29:13195
  CFG4 \rv32i_dec_shifter_unit_places_2_0_.m19_5  (
	.A(N_157_2),
	.B(N_100_1),
	.C(m19_2),
	.D(rv32i_dec_shifter_unit_places_3[2]),
	.Y(m19_5)
);
defparam \rv32i_dec_shifter_unit_places_2_0_.m19_5 .INIT=16'h4000;
// @29:14564
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4949_8  (
	.A(rv32i_dec_mnemonic4949_2),
	.B(rv32i_dec_mnemonic4949_i_24),
	.C(rv32i_dec_mnemonic4913_i_2),
	.D(rv32i_dec_mnemonic4948_i_15),
	.Y(rv32i_dec_mnemonic4949_8)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4949_8 .INIT=16'h8000;
// @29:10024
  CFG4 gpr_rs1_rd_valid_mux_0_tz_7 (
	.A(gpr_rs1_rd_valid_mux_0_tz_5_Z),
	.B(N_582),
	.C(un11_gpr_rs1_stall_exu),
	.D(gpr_rs1_rd_valid_mux_0_tz_1_Z),
	.Y(gpr_rs1_rd_valid_mux_0_tz_7_Z)
);
defparam gpr_rs1_rd_valid_mux_0_tz_7.INIT=16'hFFFB;
// @29:8704
  CFG4 un3_instr_inhibit_ex_8 (
	.A(dbreak_retr_1z),
	.B(un3_instr_inhibit_ex_7_Z),
	.C(un3_instr_inhibit_ex_3_Z),
	.D(un3_instr_inhibit_ex_4_Z),
	.Y(un3_instr_inhibit_ex_8_Z)
);
defparam un3_instr_inhibit_ex_8.INIT=16'hFFFE;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic850  (
	.A(rv32m_dec_mnemonic846_i_12),
	.B(rv32m_dec_mnemonic846_0),
	.C(un1_instruction_29_8),
	.D(rv32m_dec_mnemonic850_1),
	.Y(rv32m_dec_mnemonic850)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic850 .INIT=16'h8000;
// @29:13195
  CFG4 \rv32i_dec_immediate_1_iv[4]  (
	.A(rv32i_dec_mnemonic4913),
	.B(N_410),
	.C(ifu_expipe_resp_ireg[24]),
	.D(rv32i_dec_immediate_1_iv_1_Z[4]),
	.Y(rv32i_dec_immediate[4])
);
defparam \rv32i_dec_immediate_1_iv[4] .INIT=16'hFFE0;
// @29:8289
  CFG4 force_debug_nop_de_i (
	.A(N_863),
	.B(debug_enter_req_de),
	.C(ex_retr_pipe_fence_i_retr_2),
	.D(ifu_expipe_resp_valid),
	.Y(N_278)
);
defparam force_debug_nop_de_i.INIT=16'hFFFB;
// @29:18188
  CFG4 \sw_csr_wr_op[1]  (
	.A(un291_rv32i_dec_sw_csr_wr_op),
	.B(un1_instruction_12_i),
	.C(N_522_1),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(sw_csr_wr_op_de[1])
);
defparam \sw_csr_wr_op[1] .INIT=16'h5400;
// @29:9642
  CFG4 instr_is_lsu_ldstr_reg_ex (
	.A(lsu_op_ex_pipe_reg[0]),
	.B(lsu_op_ex_pipe_reg[2]),
	.C(lsu_op_ex_pipe_reg[1]),
	.D(lsu_op_ex_pipe_reg[3]),
	.Y(instr_is_lsu_ldstr_reg_ex_Z)
);
defparam instr_is_lsu_ldstr_reg_ex.INIT=16'h01FE;
// @29:13195
  CFG4 \rv32i_dec_alu_op_sel_0_a5_0[1]  (
	.A(N_125),
	.B(N_150),
	.C(ifu_expipe_resp_ireg[12]),
	.D(N_98_2),
	.Y(N_143)
);
defparam \rv32i_dec_alu_op_sel_0_a5_0[1] .INIT=16'h8000;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic851  (
	.A(rv32m_dec_mnemonic847_i_12),
	.B(rv32m_dec_mnemonic851_2),
	.C(un1_instruction_29_8),
	.D(un1_instruction_29_1_0_0),
	.Y(rv32m_dec_mnemonic851)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic851 .INIT=16'h8000;
// @29:13195
  CFG4 \rv32i_dec_shifter_unit_op_sel_1_0_.m15  (
	.A(N_163_1),
	.B(ifu_expipe_resp_ireg[12]),
	.C(N_6_1),
	.D(N_563_1_0),
	.Y(N_32_mux_0)
);
defparam \rv32i_dec_shifter_unit_op_sel_1_0_.m15 .INIT=16'h8000;
// @29:14852
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4957  (
	.A(rv32i_dec_mnemonic4949_i_24),
	.B(rv32i_dec_mnemonic4948_i_18),
	.C(rv32i_dec_mnemonic4957_2),
	.D(rv32i_dec_mnemonic4957_i_1_0),
	.Y(rv32i_dec_mnemonic4957)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4957 .INIT=16'h8000;
// @29:13195
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4948  (
	.A(rv32i_dec_mnemonic4949_i_25),
	.B(rv32i_dec_mnemonic4948_i_18),
	.C(rv32i_dec_mnemonic4948_3),
	.D(rv32i_dec_mnemonic4948_i_15),
	.Y(rv32i_dec_mnemonic4948)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4948 .INIT=16'h8000;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic846  (
	.A(rv32i_dec_mnemonic4916_5),
	.B(un1_instruction_29_1_0),
	.C(rv32m_dec_mnemonic846_i_12),
	.D(rv32m_dec_mnemonic846_0),
	.Y(rv32m_dec_mnemonic846)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic846 .INIT=16'h8000;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic852  (
	.A(rv32m_dec_mnemonic846_0),
	.B(rv32i_dec_mnemonic4919_3),
	.C(un1_instruction_29_8),
	.D(rv32m_dec_mnemonic852_1),
	.Y(rv32m_dec_mnemonic852)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic852 .INIT=16'h8000;
// @29:15460
  CFG3 \rv32c_dec_immediate_13_m_1[9]  (
	.A(un1_instruction_15_Z),
	.B(un1_instruction_14_Z),
	.C(rv32c_dec_mnemonic2118),
	.Y(rv32c_dec_immediate_13_m_1_Z[9])
);
defparam \rv32c_dec_immediate_13_m_1[9] .INIT=8'h20;
// @29:13195
  CFG4 \rv32i_dec_immediate_1_iv[1]  (
	.A(rv32i_dec_mnemonic4913),
	.B(N_410),
	.C(ifu_expipe_resp_ireg[21]),
	.D(rv32i_dec_immediate_1_iv_1_Z[1]),
	.Y(rv32i_dec_immediate[1])
);
defparam \rv32i_dec_immediate_1_iv[1] .INIT=16'hFFE0;
// @29:13195
  CFG4 \rv32i_dec_immediate_1_iv[2]  (
	.A(rv32i_dec_mnemonic4913),
	.B(N_410),
	.C(ifu_expipe_resp_ireg[22]),
	.D(rv32i_dec_immediate_1_iv_1_Z[2]),
	.Y(rv32i_dec_immediate[2])
);
defparam \rv32i_dec_immediate_1_iv[2] .INIT=16'hFFE0;
// @29:15460
  CFG4 un1_rv32c_dec_mnemonic2112_4 (
	.A(rv32c_dec_mnemonic2118),
	.B(un1_rv32c_dec_mnemonic2112_4_1_Z),
	.C(un1_rv32c_dec_mnemonic2119_1_i),
	.D(un1_rv32c_dec_mnemonic2137_1_0),
	.Y(un1_rv32c_dec_mnemonic2112_4_i)
);
defparam un1_rv32c_dec_mnemonic2112_4.INIT=16'hFFFE;
// @29:13195
  CFG4 \rv32i_dec_immediate_1_iv[3]  (
	.A(rv32i_dec_mnemonic4913),
	.B(N_410),
	.C(ifu_expipe_resp_ireg[23]),
	.D(rv32i_dec_immediate_1_iv_1_Z[3]),
	.Y(rv32i_dec_immediate[3])
);
defparam \rv32i_dec_immediate_1_iv[3] .INIT=16'hFFE0;
// @29:15460
  CFG4 \rv32c_dec_immediate[3]  (
	.A(N_486_2),
	.B(N_125_i_Z),
	.C(un1_rv32c_dec_mnemonic2119_1_i),
	.D(rv32c_dec_mnemonic2112),
	.Y(N_487)
);
defparam \rv32c_dec_immediate[3] .INIT=16'hFFFE;
// @29:15460
  CFG3 un1_rv32c_dec_mnemonic2115_3 (
	.A(rv32c_dec_mnemonic2115),
	.B(rv32c_dec_mnemonic2129),
	.C(rv32c_dec_mnemonic2132),
	.Y(un1_rv32c_dec_mnemonic2115_3_Z)
);
defparam un1_rv32c_dec_mnemonic2115_3.INIT=8'hFE;
// @29:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_a4[1]  (
	.A(ifu_expipe_resp_ireg[13]),
	.B(N_68),
	.C(N_28_mux_3),
	.D(N_163),
	.Y(N_83)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a4[1] .INIT=16'h4000;
// @29:18188
  CFG3 \gpr_wr_mux_sel_iv_RNO[1]  (
	.A(un1_rv32c_dec_mnemonic2114_1_i),
	.B(rv32c_dec_gpr_wr_mux_sel_m_4[1]),
	.C(un1_instruction_18_i),
	.Y(rv32c_dec_gpr_wr_mux_sel_m[1])
);
defparam \gpr_wr_mux_sel_iv_RNO[1] .INIT=8'h04;
// @29:13195
  CFG4 \rv32i_dec_alu_op_sel_0_a5_0[0]  (
	.A(rv32i_dec_mnemonic4919_3),
	.B(ifu_expipe_resp_ireg[12]),
	.C(N_139_2),
	.D(N_118),
	.Y(N_139)
);
defparam \rv32i_dec_alu_op_sel_0_a5_0[0] .INIT=16'h9000;
// @29:8230
  CFG4 \gen_trig_de.un11_csr_trigger_wr_hzd_de  (
	.A(un11_csr_trigger_wr_hzd_de_5),
	.B(un1_gpr_wr_mux_sel_ex_i),
	.C(un11_csr_trigger_wr_hzd_de_7),
	.D(un11_csr_trigger_wr_hzd_de_6),
	.Y(un11_csr_trigger_wr_hzd_de)
);
defparam \gen_trig_de.un11_csr_trigger_wr_hzd_de .INIT=16'h8000;
// @29:15460
  CFG3 \rv32c_dec_immediate_1_iv_tz[1]  (
	.A(N_486_1),
	.B(un1_rv32c_dec_mnemonic2119_1_i),
	.C(un1_instruction_40_Z),
	.Y(rv32c_dec_immediate_tz[1])
);
defparam \rv32c_dec_immediate_1_iv_tz[1] .INIT=8'hFE;
// @29:9335
  CFG3 gpr_wr_valid_retr_3_RNO (
	.A(debug_enter_retr_rep1),
	.B(machine_implicit_wr_mtval_tval_wr_en),
	.C(trace_priv_i),
	.Y(gpr_wr_valid_retr_3_RNO_Z)
);
defparam gpr_wr_valid_retr_3_RNO.INIT=8'h04;
// @29:9986
  CFG4 gpr_wr_valid_retr_3_0_1_0 (
	.A(trace_priv_i),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(gpr_wr_en_retr_1z),
	.D(gpr_wr_valid_retr_1_1_0_Z),
	.Y(gpr_wr_valid_retr_3_0_1_0_Z)
);
defparam gpr_wr_valid_retr_3_0_1_0.INIT=16'h7444;
// @29:15460
  CFG4 un1_rv32c_dec_mnemonic2119_1 (
	.A(N_559_1),
	.B(rv32c_dec_mnemonic2129),
	.C(N_1582_tz),
	.D(un1_instruction_27_2_Z),
	.Y(un1_rv32c_dec_mnemonic2119_1_i)
);
defparam un1_rv32c_dec_mnemonic2119_1.INIT=16'hECCC;
// @29:13195
  CFG4 un1_instruction_39 (
	.A(un1_rv32i_dec_mnemonic4916_1_0_Z),
	.B(N_46_3),
	.C(ifu_expipe_resp_ireg[5]),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(un1_instruction_39_Z)
);
defparam un1_instruction_39.INIT=16'hE0A0;
// @29:13195
  CFG3 \rv32i_dec_exu_result_mux_sel_0_a4_1[0]  (
	.A(N_125),
	.B(N_26),
	.C(ifu_expipe_resp_ireg[5]),
	.Y(N_81_1)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a4_1[0] .INIT=8'h45;
// @29:15460
  CFG4 \rv32c_dec_shifter_unit_op_sel_0_.m9  (
	.A(N_1194),
	.B(m8_e_0),
	.C(ifu_expipe_resp_ireg[14]),
	.D(N_17_1),
	.Y(N_18_mux)
);
defparam \rv32c_dec_shifter_unit_op_sel_0_.m9 .INIT=16'hA8A0;
// @29:15460
  CFG4 un1_instruction_44 (
	.A(ifu_expipe_resp_ireg[0]),
	.B(ifu_expipe_resp_ireg[15]),
	.C(rv32c_dec_mnemonic2125_3_3),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(un1_instruction_44_i)
);
defparam un1_instruction_44.INIT=16'h44C4;
// @29:15460
  CFG4 un1_instruction_41 (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[14]),
	.C(rv32c_dec_mnemonic2135_0),
	.D(rv32c_dec_mnemonic2125_3_3),
	.Y(un1_instruction_41_i)
);
defparam un1_instruction_41.INIT=16'hA2A0;
// @29:15460
  CFG4 un1_rv32c_dec_mnemonic2125_5 (
	.A(rv32c_dec_mnemonic2121_1_0),
	.B(un1_rv32c_dec_mnemonic2123_2_s4_i_1_0),
	.C(rv32c_dec_mnemonic2123_1),
	.D(rv32c_dec_mnemonic2125_2_1),
	.Y(un1_rv32c_dec_mnemonic2125_5_i_0)
);
defparam un1_rv32c_dec_mnemonic2125_5.INIT=16'hC888;
// @29:15460
  CFG3 un1_instruction_8_RNI81JAB (
	.A(ifu_expipe_resp_ireg[12]),
	.B(un1_instruction_8_Z),
	.C(un1_instruction_40_Z),
	.Y(instruction_m_5[12])
);
defparam un1_instruction_8_RNI81JAB.INIT=8'hA8;
// @29:18188
  CFG2 \exu_result_mux_sel_1_iv_RNO_0[1]  (
	.A(rv32c_dec_gpr_wr_mux_sel_m_4[1]),
	.B(un1_rv32c_dec_mnemonic2123_2_s4),
	.Y(rv32c_dec_exu_result_mux_sel_m[1])
);
defparam \exu_result_mux_sel_1_iv_RNO_0[1] .INIT=4'h2;
// @29:13195
  CFG3 \rv32i_dec_gpr_wr_mux_sel_0[0]  (
	.A(N_28_mux_3),
	.B(rv32i_dec_gpr_wr_mux_sel_0_a6_1_Z[0]),
	.C(N_144),
	.Y(rv32i_dec_gpr_wr_mux_sel[0])
);
defparam \rv32i_dec_gpr_wr_mux_sel_0[0] .INIT=8'hF8;
// @29:15460
  CFG3 \rv32c_dec_immediate_1_iv_1[11]  (
	.A(un1_instruction_40_Z),
	.B(N_486_1),
	.C(ifu_expipe_resp_ireg[12]),
	.Y(rv32c_dec_immediate_1[15])
);
defparam \rv32c_dec_immediate_1_iv_1[11] .INIT=8'hE0;
// @29:9510
  CFG4 \de_ex_pipe_branch_cond_ex_1_cZ[1]  (
	.A(un1_instruction_15_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(un1_instruction_8_m),
	.D(N_7),
	.Y(de_ex_pipe_branch_cond_ex_1[1])
);
defparam \de_ex_pipe_branch_cond_ex_1_cZ[1] .INIT=16'h00F8;
// @29:18188
  CFG4 un1_rv32i_dec_mnemonic4950_1 (
	.A(rv32i_dec_mnemonic4950_0),
	.B(rv32i_dec_mnemonic4916_5),
	.C(un1_instruction_29_8),
	.D(rv32i_dec_mnemonic4953_1),
	.Y(un1_rv32i_dec_mnemonic4950_1_Z)
);
defparam un1_rv32i_dec_mnemonic4950_1.INIT=16'hF080;
// @29:9683
  CFG4 un9_lsu_req_valid (
	.A(un13_lsu_op_str_ex_Z),
	.B(N_813),
	.C(lsu_req_wr_data_valid),
	.D(un18_lsu_op_str_ex_1_Z),
	.Y(un9_lsu_req_valid_Z)
);
defparam un9_lsu_req_valid.INIT=16'hF1F5;
// @29:9827
  CFG2 \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_o2_RNIEEB1C[0]  (
	.A(N_550),
	.B(de_ex_pipe_curr_pc_ex[0]),
	.Y(N_355_i)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_o2_RNIEEB1C[0] .INIT=4'h8;
// @29:13195
  CFG4 \rv32i_dec_gpr_wr_mux_sel_0_a6_1[1]  (
	.A(N_5),
	.B(ifu_expipe_resp_ireg[30]),
	.C(N_139_2),
	.D(N_163),
	.Y(N_208)
);
defparam \rv32i_dec_gpr_wr_mux_sel_0_a6_1[1] .INIT=16'hB000;
// @29:9986
  CFG4 gpr_wr_completing_retr_3_0_d (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.B(trace_priv_i),
	.C(N_612),
	.D(gpr_wr_en_retr_1z),
	.Y(gpr_wr_completing_retr_3_0_d_Z)
);
defparam gpr_wr_completing_retr_3_0_d.INIT=16'h7250;
// @29:14609
  CFG4 un1_rv32c_dec_mnemonic2137_1_2_a3_1 (
	.A(N_577),
	.B(un1_rv32c_dec_mnemonic2137_1_2_o3_1_0_Z),
	.C(ifu_expipe_resp_ireg[1]),
	.D(ifu_expipe_resp_ireg[14]),
	.Y(N_590)
);
defparam un1_rv32c_dec_mnemonic2137_1_2_a3_1.INIT=16'h00CE;
// @29:10369
  CFG4 lsu_resp_ready_0_a2 (
	.A(lsu_resp_ready_0_o2_0_Z),
	.B(stage_state_retr),
	.C(N_558),
	.D(N_555),
	.Y(lsu_resp_ready)
);
defparam lsu_resp_ready_0_a2.INIT=16'h888C;
// @29:15460
  CFG4 \rv32c_dec_immediate_13_m[14]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[4]),
	.C(rv32c_dec_mnemonic2118),
	.D(un1_instruction_15_Z),
	.Y(rv32c_dec_immediate_13_m_Z[14])
);
defparam \rv32c_dec_immediate_13_m[14] .INIT=16'hA0C0;
// @29:13195
  CFG4 \rv32i_dec_shifter_unit_op_sel_1_0_.m6  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(ifu_expipe_resp_ireg[13]),
	.D(N_28_mux_3),
	.Y(N_7_0)
);
defparam \rv32i_dec_shifter_unit_op_sel_1_0_.m6 .INIT=16'h1500;
// @29:15460
  CFG4 \rv32c_dec_immediate_13_m[12]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[2]),
	.C(rv32c_dec_mnemonic2118),
	.D(un1_instruction_15_Z),
	.Y(rv32c_dec_immediate_13_m_Z[12])
);
defparam \rv32c_dec_immediate_13_m[12] .INIT=16'hA0C0;
// @29:15460
  CFG4 \rv32c_dec_immediate_13_m[13]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[3]),
	.C(rv32c_dec_mnemonic2118),
	.D(un1_instruction_15_Z),
	.Y(rv32c_dec_immediate_13_m_Z[13])
);
defparam \rv32c_dec_immediate_13_m[13] .INIT=16'hA0C0;
// @29:15460
  CFG4 \rv32c_dec_immediate_13_m[15]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(rv32c_dec_mnemonic2118),
	.D(un1_instruction_15_Z),
	.Y(rv32c_dec_immediate_13_m_Z[15])
);
defparam \rv32c_dec_immediate_13_m[15] .INIT=16'hA0C0;
// @29:15460
  CFG4 \rv32c_dec_shifter_unit_places_1_.m9  (
	.A(N_1194),
	.B(ifu_expipe_resp_ireg[15]),
	.C(N_16),
	.D(N_14_mux),
	.Y(rv32c_dec_shifter_unit_places[1])
);
defparam \rv32c_dec_shifter_unit_places_1_.m9 .INIT=16'h3B08;
// @29:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_a2_1[0]  (
	.A(un1_instruction_i_2),
	.B(N_95_1),
	.C(N_28_mux_3),
	.D(N_4),
	.Y(N_99)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a2_1[0] .INIT=16'hE0A0;
// @29:15460
  CFG4 \rv32c_dec_immediate_13_m[16]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[6]),
	.C(rv32c_dec_mnemonic2118),
	.D(un1_instruction_15_Z),
	.Y(rv32c_dec_immediate_13_m_Z[16])
);
defparam \rv32c_dec_immediate_13_m[16] .INIT=16'hA0C0;
// @29:15460
  CFG4 \rv32c_dec_gpr_wr_sel_2[2]  (
	.A(ifu_expipe_resp_ireg[9]),
	.B(un1_instruction_13),
	.C(rv32c_dec_gpr_wr_sel_sn_N_7),
	.D(rv32c_dec_gpr_wr_sel_sn_N_10_mux),
	.Y(rv32c_dec_gpr_wr_sel_2_Z[2])
);
defparam \rv32c_dec_gpr_wr_sel_2[2] .INIT=16'hA200;
// @29:15460
  CFG3 \rv32c_dec_gpr_wr_sel_1[2]  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(rv32c_dec_gpr_wr_sel_sn_N_6),
	.C(rv32c_dec_gpr_wr_sel_sn_N_10_mux),
	.Y(rv32c_dec_gpr_wr_sel_1_Z[2])
);
defparam \rv32c_dec_gpr_wr_sel_1[2] .INIT=8'h08;
// @29:15460
  CFG4 \rv32c_dec_gpr_wr_sel_2[1]  (
	.A(ifu_expipe_resp_ireg[8]),
	.B(un1_instruction_13),
	.C(rv32c_dec_gpr_wr_sel_sn_N_7),
	.D(rv32c_dec_gpr_wr_sel_sn_N_10_mux),
	.Y(rv32c_dec_gpr_wr_sel_2_Z[1])
);
defparam \rv32c_dec_gpr_wr_sel_2[1] .INIT=16'hA200;
// @29:15460
  CFG3 \rv32c_dec_gpr_wr_sel_1[1]  (
	.A(ifu_expipe_resp_ireg[3]),
	.B(rv32c_dec_gpr_wr_sel_sn_N_6),
	.C(rv32c_dec_gpr_wr_sel_sn_N_10_mux),
	.Y(rv32c_dec_gpr_wr_sel_1_Z[1])
);
defparam \rv32c_dec_gpr_wr_sel_1[1] .INIT=8'h08;
// @29:15460
  CFG3 \rv32c_dec_gpr_wr_sel_6[0]  (
	.A(N_378_1),
	.B(ifu_expipe_resp_ireg[7]),
	.C(rv32c_dec_gpr_wr_sel_sn_N_7),
	.Y(N_378)
);
defparam \rv32c_dec_gpr_wr_sel_6[0] .INIT=8'hEA;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_2 (
	.A(ifu_expipe_resp_ireg[4]),
	.B(N_559_1),
	.C(rv32i_dec_mnemonic4948),
	.D(N_558_0),
	.Y(un1_rv32i_dec_mnemonic4960_1_i_2_Z)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_2.INIT=16'hF4F0;
// @29:13195
  CFG4 \rv32i_dec_operand1_mux_sel_0_1[0]  (
	.A(N_206),
	.B(N_182),
	.C(N_149),
	.D(rv32i_dec_operand1_mux_sel_0_a2_0_2_Z[0]),
	.Y(rv32i_dec_operand1_mux_sel_0_1_Z[0])
);
defparam \rv32i_dec_operand1_mux_sel_0_1[0] .INIT=16'hFEEE;
// @29:13195
  CFG4 \rv32i_dec_alu_op_sel_0_1[0]  (
	.A(N_98_2),
	.B(N_545_2),
	.C(N_150),
	.D(un1_instruction),
	.Y(rv32i_dec_alu_op_sel_0_1_Z[0])
);
defparam \rv32i_dec_alu_op_sel_0_1[0] .INIT=16'hFF80;
// @29:13195
  CFG4 \rv32i_dec_alu_op_sel_0_0[0]  (
	.A(N_129),
	.B(N_139),
	.C(N_91),
	.D(rv32i_dec_gpr_wr_valid_cnst_1),
	.Y(rv32i_dec_alu_op_sel_0_0_Z[0])
);
defparam \rv32i_dec_alu_op_sel_0_0[0] .INIT=16'hECCC;
// @29:15460
  CFG4 \rv32c_dec_operand1_mux_sel_1_iv_i_a3_1[0]  (
	.A(rv32c_dec_mnemonic2121_2),
	.B(un1_instruction_27_2_Z),
	.C(N_536),
	.D(rv32c_dec_mnemonic2132),
	.Y(rv32c_dec_operand1_mux_sel_1_iv_i_a3_1_Z[0])
);
defparam \rv32c_dec_operand1_mux_sel_1_iv_i_a3_1[0] .INIT=16'h0070;
// @29:15460
  CFG4 un1_rv32c_dec_mnemonic2112_2_4 (
	.A(un1_rv32c_dec_mnemonic2112_2_0_Z),
	.B(un1_instruction_27_Z),
	.C(rv32c_dec_mnemonic2129),
	.D(rv32c_dec_mnemonic2126),
	.Y(un1_rv32c_dec_mnemonic2112_2_4_Z)
);
defparam un1_rv32c_dec_mnemonic2112_2_4.INIT=16'hFFFE;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_a17_3_1 (
	.A(N_163_1),
	.B(N_569),
	.C(N_570),
	.D(N_563_1_0),
	.Y(un1_rv32i_dec_mnemonic4960_1_i_a17_3_1_Z)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_a17_3_1.INIT=16'hA800;
// @29:9986
  CFG2 gpr_wr_valid_retr_3_0_1_0_RNIKOB3G (
	.A(gpr_wr_valid_retr_3_0_1_0_Z),
	.B(gpr_m4_0_a2_1),
	.Y(gpr_m4_0_a2_0_0)
);
defparam gpr_wr_valid_retr_3_0_1_0_RNIKOB3G.INIT=4'h8;
// @29:9986
  CFG4 gpr_wr_valid_retr_1_1_0_RNIBQ4CC (
	.A(trace_priv_i),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(gpr_wr_en_retr_1z),
	.D(gpr_wr_valid_retr_1_1_0_Z),
	.Y(d_m3_0)
);
defparam gpr_wr_valid_retr_1_1_0_RNIBQ4CC.INIT=16'h7040;
// @29:15460
  CFG3 \rv32c_dec_immediate_1_iv_1_tz[4]  (
	.A(un1_rv32c_dec_mnemonic2119_1_i),
	.B(rv32c_dec_immediate_13_m_1_Z[9]),
	.C(un1_instruction_20_Z),
	.Y(rv32c_dec_immediate_1_iv_1_tz_Z[4])
);
defparam \rv32c_dec_immediate_1_iv_1_tz[4] .INIT=8'hFE;
// @29:9764
  CFG4 instr_completing_retr_i_o2_3_RNI8RI5M (
	.A(haltreq_debug_enter_taken),
	.B(debug_mode_enter_0),
	.C(trigger_debug_enter_taken),
	.D(instr_completing_retr_i_o2_3_RNINJM2C_Z),
	.Y(instr_completing_retr_i_o2_3_RNI8RI5M_1z)
);
defparam instr_completing_retr_i_o2_3_RNI8RI5M.INIT=16'h0001;
// @29:9764
  CFG3 instr_completing_retr_i_1_RNO (
	.A(trigger_debug_enter_taken),
	.B(instr_m2_e_3_1z),
	.C(haltreq_debug_enter_taken),
	.Y(instr_completing_retr_i_1_RNO_Z)
);
defparam instr_completing_retr_i_1_RNO.INIT=8'h04;
// @29:8661
  CFG3 instr_accepted_ex_2_1 (
	.A(debug_exit_retr),
	.B(trace_exception),
	.C(soft_reset_taken_retr_1z),
	.Y(un1_implicit_pseudo_instr_de)
);
defparam instr_accepted_ex_2_1.INIT=8'hFE;
// @29:8704
  CFG4 un3_instr_inhibit_ex (
	.A(ex_retr_pipe_i_access_mem_error_retr),
	.B(ex_retr_pipe_i_access_misalign_error_retr),
	.C(stage_state_retr_rep2),
	.D(un3_instr_inhibit_ex_8_Z),
	.Y(un3_instr_inhibit_ex_Z)
);
defparam un3_instr_inhibit_ex.INIT=16'hFFE0;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic847  (
	.A(rv32m_dec_mnemonic847_1),
	.B(rv32m_dec_mnemonic847_2),
	.C(rv32m_dec_mnemonic847_i_12),
	.D(un1_instruction_29_8),
	.Y(rv32m_dec_mnemonic847)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic847 .INIT=16'h8000;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic849  (
	.A(rv32m_dec_mnemonic847_i_12),
	.B(un1_instruction_29_8),
	.C(rv32m_dec_mnemonic849_1),
	.D(rv32m_dec_mnemonic849_2),
	.Y(rv32m_dec_mnemonic849)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic849 .INIT=16'h8000;
// @29:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_a4[2]  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(N_201),
	.C(N_142_2),
	.D(N_118),
	.Y(N_85)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a4[2] .INIT=16'h8000;
// @29:13195
  CFG4 rv32i_dec_sw_csr_rd_op_cnst (
	.A(un1_instruction_29_8),
	.B(rv32i_dec_mnemonic4952_1),
	.C(N_522_1),
	.D(rv32i_dec_mnemonic4955_0),
	.Y(rv32i_dec_sw_csr_rd_op_cnst_Z)
);
defparam rv32i_dec_sw_csr_rd_op_cnst.INIT=16'hFAF8;
// @29:13195
  CFG3 \rv32i_dec_operand0_mux_sel[0]  (
	.A(rv32i_dec_mnemonic4913),
	.B(rv32i_dec_mnemonic4914),
	.C(rv32i_dec_mnemonic4912),
	.Y(rv32i_dec_operand0_mux_sel_Z[0])
);
defparam \rv32i_dec_operand0_mux_sel[0] .INIT=8'hFE;
// @29:8300
  CFG4 \rv32c_dec_alu_op_sel_1_iv_3_RNO[0]  (
	.A(un1_rv32c_dec_mnemonic2116_5_Z),
	.B(un1_rv32c_dec_mnemonic2115_4_Z),
	.C(ifu_expipe_resp_ireg[15]),
	.D(un1_rv32c_dec_mnemonic2116_8_0_Z),
	.Y(un1_rv32c_dec_mnemonic2116_9_s1)
);
defparam \rv32c_dec_alu_op_sel_1_iv_3_RNO[0] .INIT=16'h0302;
// @29:14816
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4956  (
	.A(rv32i_dec_mnemonic4949_i_25),
	.B(rv32i_dec_mnemonic4956_7),
	.C(rv32i_dec_mnemonic4948_i_15),
	.D(rv32i_dec_mnemonic4956_6),
	.Y(rv32i_dec_mnemonic4956)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4956 .INIT=16'h8000;
// @29:14564
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4949  (
	.A(rv32i_dec_mnemonic4949_5),
	.B(rv32i_dec_mnemonic4949_8),
	.C(N_563_1_0),
	.D(rv32i_dec_mnemonic4949_i_25),
	.Y(rv32i_dec_mnemonic4949)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4949 .INIT=16'h8000;
// @29:9770
  CFG3 stall_retr (
	.A(set_wfi_waiting),
	.B(wfi_waiting_reg),
	.C(trace_priv_i),
	.Y(stall_retr_Z)
);
defparam stall_retr.INIT=8'hFE;
// @29:14888
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4958  (
	.A(un1_instruction_14_1),
	.B(rv32i_dec_mnemonic4958_i_1_0),
	.C(rv32i_dec_mnemonic4958_6),
	.D(rv32i_dec_mnemonic4958_9),
	.Y(rv32i_dec_mnemonic4958)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4958 .INIT=16'h8000;
// @29:8300
  CFG4 un1_rv32c_dec_mnemonic2123_1_0_RNIVAHSQ (
	.A(un1_rv32c_dec_mnemonic2123_1_0_Z),
	.B(un1_rv32c_dec_mnemonic2115_4_Z),
	.C(rv32c_dec_mnemonic2121_1_0),
	.D(un1_rv32c_dec_mnemonic2123_2_s4_i_1_0),
	.Y(un1_rv32c_dec_mnemonic2123_2_s4)
);
defparam un1_rv32c_dec_mnemonic2123_1_0_RNIVAHSQ.INIT=16'h3200;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic848  (
	.A(rv32i_dec_shifter_unit_places_2[2]),
	.B(rv32m_dec_mnemonic846_i_8),
	.C(un1_instruction_29_8),
	.D(rv32m_dec_mnemonic848_5),
	.Y(rv32m_dec_mnemonic848)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic848 .INIT=16'h8000;
// @29:10027
  CFG4 gpr_rs2_rd_valid_stg_i_a2 (
	.A(gpr_rs2_rd_valid_stg_i_a2_3_Z),
	.B(gpr_wr_en_retr_1z),
	.C(un11_gpr_rs2_stall_exu),
	.D(gpr_rs2_rd_valid_stg_i_a2_4_Z),
	.Y(N_866)
);
defparam gpr_rs2_rd_valid_stg_i_a2.INIT=16'h0800;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_mnemonic853  (
	.A(rv32m_dec_mnemonic847_i_12),
	.B(un1_instruction_29_8),
	.C(rv32m_dec_mnemonic853_1),
	.D(rv32m_dec_mnemonic853_2),
	.Y(rv32m_dec_mnemonic853)
);
defparam \gen_decode_rv32m.rv32m_dec_mnemonic853 .INIT=16'h8000;
// @29:8300
  CFG4 \rv32c_dec_alu_op_sel_1_iv_0_RNO[2]  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(ifu_expipe_resp_ireg[0]),
	.C(un1_rv32c_dec_mnemonic2124_1_Z),
	.D(un1_rv32c_dec_mnemonic2115_4_Z),
	.Y(un1_rv32c_dec_mnemonic2124_2_s6)
);
defparam \rv32c_dec_alu_op_sel_1_iv_0_RNO[2] .INIT=16'h0080;
// @29:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_a3[0]  (
	.A(rv32i_dec_gpr_wr_valid_cnst_1),
	.B(N_90),
	.C(N_569),
	.D(N_91),
	.Y(N_103)
);
defparam \rv32i_dec_exu_result_mux_sel_0_a3[0] .INIT=16'hA080;
// @29:18188
  CFG4 \exu_result_mux_sel_1_iv_RNO[0]  (
	.A(un1_rv32c_dec_mnemonic2123_2_s4),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(rv32c_dec_dbreakpoint_m_0),
	.D(rv32c_dec_exu_result_mux_sel_m_0[0]),
	.Y(rv32c_dec_exu_result_mux_sel_m[0])
);
defparam \exu_result_mux_sel_1_iv_RNO[0] .INIT=16'h0400;
// @29:15082
  CFG4 \gen_decode_rv32m.rv32m_dec_gpr_wr_valid  (
	.A(un1_instruction_29_Z),
	.B(rv32m_dec_mnemonic853),
	.C(rv32m_dec_gpr_wr_valid_1),
	.D(rv32m_dec_mnemonic852),
	.Y(rv32m_dec_gpr_wr_valid)
);
defparam \gen_decode_rv32m.rv32m_dec_gpr_wr_valid .INIT=16'hFFFE;
  CFG3 \rv32i_dec_alu_op_sel_0_RNO[2]  (
	.A(rv32i_dec_mnemonic4919_3),
	.B(N_150),
	.C(N_1589_tz),
	.Y(rv32i_dec_alu_op_sel_0_RNO_Z[2])
);
defparam \rv32i_dec_alu_op_sel_0_RNO[2] .INIT=8'h80;
// @29:15460
  CFG4 \rv32c_dec_lsu_op_1_iv_2[0]  (
	.A(rv32c_dec_mnemonic2133),
	.B(rv32c_dec_lsu_op_1_iv_2_tz_0_Z[0]),
	.C(rv32c_dec_mnemonic2130),
	.D(rv32c_dec_mnemonic2113_s2_0),
	.Y(rv32c_dec_lsu_op_1_iv_2_Z[0])
);
defparam \rv32c_dec_lsu_op_1_iv_2[0] .INIT=16'h0F0E;
// @29:15460
  CFG3 \rv32c_dec_gpr_rs1_rd_sel_0_iv_0_tz[3]  (
	.A(rv32c_dec_mnemonic2131),
	.B(un1_rv32c_dec_mnemonic2115_3_Z),
	.C(un1_instruction_13),
	.Y(rv32c_dec_gpr_rs1_rd_sel_tz[4])
);
defparam \rv32c_dec_gpr_rs1_rd_sel_0_iv_0_tz[3] .INIT=8'hEC;
// @29:18188
  CFG4 \sw_csr_wr_op[0]  (
	.A(un1_instruction_25_i),
	.B(un291_rv32i_dec_sw_csr_wr_op),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(un1_instruction_12_i),
	.Y(sw_csr_wr_op_de[0])
);
defparam \sw_csr_wr_op[0] .INIT=16'hB0A0;
// @29:13195
  CFG2 \rv32i_dec_shifter_unit_op_sel_1_0_.m16  (
	.A(N_32_mux_0),
	.B(ifu_expipe_resp_ireg[14]),
	.Y(N_17)
);
defparam \rv32i_dec_shifter_unit_op_sel_1_0_.m16 .INIT=4'h2;
// @29:13195
  CFG2 \rv32i_dec_shifter_unit_op_sel_1_0_.m17  (
	.A(N_32_mux_0),
	.B(ifu_expipe_resp_ireg[14]),
	.Y(N_18)
);
defparam \rv32i_dec_shifter_unit_op_sel_1_0_.m17 .INIT=4'h8;
// @29:18188
  CFG4 \operand1_mux_sel_1_iv[1]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(rv32c_dec_operand1_mux_sel_m[1]),
	.C(N_129),
	.D(rv32i_dec_operand1_mux_sel_m_1[1]),
	.Y(operand1_mux_sel_de[1])
);
defparam \operand1_mux_sel_1_iv[1] .INIT=16'hECCC;
// @29:15460
  CFG4 \rv32c_dec_immediate_1_iv_RNO[4]  (
	.A(N_125_i_Z),
	.B(rv32c_dec_mnemonic2112),
	.C(ifu_expipe_resp_ireg[11]),
	.D(rv32c_dec_immediate_0_Z[4]),
	.Y(instruction_m_3[11])
);
defparam \rv32c_dec_immediate_1_iv_RNO[4] .INIT=16'hF0E0;
// @29:18188
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[1]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[21]),
	.C(un1_instruction_39_Z),
	.Y(rv32i_dec_gpr_rs2_rd_sel_m[1])
);
defparam \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[1] .INIT=8'h80;
// @29:18188
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[0]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[20]),
	.C(un1_instruction_39_Z),
	.Y(rv32i_dec_gpr_rs2_rd_sel_m[0])
);
defparam \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[0] .INIT=8'h80;
// @29:18188
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[4]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[24]),
	.C(un1_instruction_39_Z),
	.Y(rv32i_dec_gpr_rs2_rd_sel_m[4])
);
defparam \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[4] .INIT=8'h80;
// @29:18188
  CFG3 \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[2]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[22]),
	.C(un1_instruction_39_Z),
	.Y(rv32i_dec_gpr_rs2_rd_sel_m[2])
);
defparam \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[2] .INIT=8'h80;
// @29:18188
  CFG3 \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[3]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[23]),
	.C(un1_instruction_39_Z),
	.Y(rv32i_dec_gpr_rs2_rd_sel_m[3])
);
defparam \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_RNO[3] .INIT=8'h80;
// @29:18188
  CFG4 \alu_op_sel_1_iv_RNO_0[1]  (
	.A(un1_rv32c_dec_mnemonic2115_4_Z),
	.B(rv32c_dec_mnemonic2128),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(rv32c_dec_alu_op_sel_1_iv_0_Z[1]),
	.Y(rv32c_dec_alu_op_sel_m[1])
);
defparam \alu_op_sel_1_iv_RNO_0[1] .INIT=16'hF040;
// @29:9447
  CFG4 exu_op_abort_ex (
	.A(trace_priv_i),
	.B(debug_enter_retr),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(soft_reset_taken_retr_1z),
	.Y(exu_op_abort_ex_1z)
);
defparam exu_op_abort_ex.INIT=16'hFFDC;
// @29:15460
  CFG4 \rv32c_dec_gpr_rs1_rd_sel_0[0]  (
	.A(rv32c_dec_mnemonic2129),
	.B(rv32c_dec_mnemonic2132),
	.C(rv32c_dec_mnemonic2115),
	.D(un1_instruction_27_Z),
	.Y(N_392)
);
defparam \rv32c_dec_gpr_rs1_rd_sel_0[0] .INIT=16'hFFFE;
// @29:15460
  CFG3 \rv32c_dec_immediate_1_iv_RNO[5]  (
	.A(rv32c_dec_immediate_1_Z[5]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(un1_instruction_40_Z),
	.Y(instruction_m_2[12])
);
defparam \rv32c_dec_immediate_1_iv_RNO[5] .INIT=8'hC8;
// @29:15460
  CFG4 \rv32c_dec_immediate_1_iv[17]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(un1_instruction_40_Z),
	.C(N_486_1),
	.D(rv32c_dec_mnemonic2118),
	.Y(rv32c_dec_immediate[17])
);
defparam \rv32c_dec_immediate_1_iv[17] .INIT=16'hAAA8;
// @29:15460
  CFG4 \immediate_0_RNO[2]  (
	.A(N_486_1),
	.B(un1_rv32c_dec_mnemonic2119_1_i),
	.C(ifu_expipe_resp_ireg[4]),
	.D(N_486_2),
	.Y(instruction_m[4])
);
defparam \immediate_0_RNO[2] .INIT=16'hF0E0;
// @29:18188
  CFG4 \alu_op_sel_1_iv_RNO_0[2]  (
	.A(un1_rv32c_dec_mnemonic2125_5_i_0),
	.B(un1_rv32c_dec_mnemonic2115_4_Z),
	.C(rv32c_dec_alu_op_sel_1_iv_0_Z[2]),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.Y(rv32c_dec_alu_op_sel_m[2])
);
defparam \alu_op_sel_1_iv_RNO_0[2] .INIT=16'hF200;
// @29:18188
  CFG3 \alu_op_sel_1_iv_0_RNO[0]  (
	.A(rv32c_dec_alu_op_sel_1_iv_3_Z[0]),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(rv32c_dec_alu_op_sel_1_iv_2_Z[0]),
	.Y(rv32c_dec_alu_op_sel_m[0])
);
defparam \alu_op_sel_1_iv_0_RNO[0] .INIT=8'hC8;
// @29:8230
  CFG4 csr_trigger_wr_hzd_de (
	.A(un29_csr_trigger_wr_hzd_de_4),
	.B(un29_csr_trigger_wr_hzd_de_5),
	.C(un11_csr_trigger_wr_hzd_de),
	.D(N_59_2),
	.Y(csr_trigger_wr_hzd_de_Z)
);
defparam csr_trigger_wr_hzd_de.INIT=16'hF8F0;
// @29:13195
  CFG4 \rv32i_dec_bcu_operand0_mux_sel_0_.m13_2_0  (
	.A(i9_mux_0),
	.B(N_22_0),
	.C(ifu_expipe_resp_ireg[2]),
	.D(i19_mux_0),
	.Y(N_22_mux_2)
);
defparam \rv32i_dec_bcu_operand0_mux_sel_0_.m13_2_0 .INIT=16'h04C4;
// @29:13195
  CFG4 \rv32i_dec_gpr_wr_mux_sel_0_0[1]  (
	.A(N_129),
	.B(N_208),
	.C(N_91),
	.D(rv32i_dec_gpr_wr_valid_cnst_1),
	.Y(rv32i_dec_gpr_wr_mux_sel_0_0_Z[1])
);
defparam \rv32i_dec_gpr_wr_mux_sel_0_0[1] .INIT=16'hECCC;
// @29:13195
  CFG3 \rv32i_dec_shifter_unit_op_sel_1_0_.m8  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(ifu_expipe_resp_ireg[14]),
	.C(N_7_0),
	.Y(N_27_mux)
);
defparam \rv32i_dec_shifter_unit_op_sel_1_0_.m8 .INIT=8'h20;
// @29:9986
  CFG3 gpr_wr_completing_retr_3_0_d_RNIBDI99 (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(gpr_wr_completing_retr_3_0_d_Z),
	.Y(d_N_3_mux_3)
);
defparam gpr_wr_completing_retr_3_0_d_RNIBDI99.INIT=8'hB0;
// @29:18188
  CFG4 \shifter_unit_places_0[0]  (
	.A(ifu_expipe_resp_ireg[5]),
	.B(rv32c_dec_lsu_op[2]),
	.C(N_184),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.Y(shifter_unit_places_sel_de[0])
);
defparam \shifter_unit_places_0[0] .INIT=16'hCCA0;
// @29:18188
  CFG4 \lsu_op[2]  (
	.A(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.B(N_360_i),
	.C(rv32c_dec_lsu_op[2]),
	.D(rv32i_dec_lsu_op[2]),
	.Y(lsu_op_de[2])
);
defparam \lsu_op[2] .INIT=16'hC480;
// @29:18188
  CFG4 \immediate_0[0]  (
	.A(rv32i_dec_immediate[0]),
	.B(ifu_expipe_resp_ireg[2]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(rv32c_dec_immediate_tz[0]),
	.Y(immediate_de[0])
);
defparam \immediate_0[0] .INIT=16'hCA0A;
// @29:15460
  CFG4 \rv32c_dec_gpr_wr_sel_6[4]  (
	.A(ifu_expipe_resp_ireg[11]),
	.B(un1_instruction_37_Z),
	.C(un1_instruction_13),
	.D(rv32c_dec_gpr_wr_sel_sn_N_7),
	.Y(N_382)
);
defparam \rv32c_dec_gpr_wr_sel_6[4] .INIT=16'h880A;
// @29:13195
  CFG4 \rv32i_dec_shifter_unit_places_2_0_.m23_2_0  (
	.A(N_32_mux),
	.B(N_184),
	.C(ifu_expipe_resp_ireg[5]),
	.D(ifu_expipe_resp_ireg[13]),
	.Y(rv32i_dec_shifter_unit_places_2[1])
);
defparam \rv32i_dec_shifter_unit_places_2_0_.m23_2_0 .INIT=16'hC0A0;
// @29:13195
  CFG4 \rv32i_dec_bcu_op_sel.m17_3_1  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(N_21_mux_2),
	.D(N_21_mux_1),
	.Y(m17_2_1)
);
defparam \rv32i_dec_bcu_op_sel.m17_3_1 .INIT=16'hAAA2;
// @29:18188
  CFG4 gpr_wr_valid_iv_RNO_1 (
	.A(un1_instruction_14_Z),
	.B(rv32c_dec_mnemonic2118),
	.C(rv32c_dec_gpr_wr_valid_m_0),
	.D(instruction_m[12]),
	.Y(rv32c_dec_gpr_wr_valid_m_3)
);
defparam gpr_wr_valid_iv_RNO_1.INIT=16'h0070;
// @29:18188
  CFG4 gpr_rs1_rd_valid_iv_1_RNO (
	.A(un1_instruction_14_Z),
	.B(rv32c_dec_mnemonic2118),
	.C(rv32c_dec_gpr_rs1_rd_valid_1_m_0),
	.D(rv32c_dec_bcu_op_sel_2),
	.Y(rv32c_dec_gpr_rs1_rd_valid_1_m_2)
);
defparam gpr_rs1_rd_valid_iv_1_RNO.INIT=16'h0070;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4915_1_3 (
	.A(un1_rv32i_dec_mnemonic4915_1_1_0_Z),
	.B(un1_rv32i_dec_mnemonic4915_1_0_Z),
	.C(rv32i_dec_mnemonic4914_2),
	.D(un1_rv32i_dec_mnemonic4915_1_1_tz_Z),
	.Y(un1_rv32i_dec_mnemonic4915_1_3_Z)
);
defparam un1_rv32i_dec_mnemonic4915_1_3.INIT=16'hFEEE;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4911_3 (
	.A(rv32i_dec_mnemonic4954),
	.B(un1_rv32i_dec_mnemonic4911_0_Z),
	.C(rv32i_dec_mnemonic4913),
	.D(un1_instruction),
	.Y(un1_rv32i_dec_mnemonic4911_3_Z)
);
defparam un1_rv32i_dec_mnemonic4911_3.INIT=16'hFFFE;
// @29:15460
  CFG4 rv32c_instr_decoded_iv_2 (
	.A(un1_instruction_16_m),
	.B(ifu_expipe_resp_ireg[12]),
	.C(un1_rv32c_dec_mnemonic2119_1_i),
	.D(rv32c_instr_decoded_iv_0_Z),
	.Y(rv32c_instr_decoded_iv_2_Z)
);
defparam rv32c_instr_decoded_iv_2.INIT=16'hFFBA;
// @29:15460
  CFG4 rv32c_dec_bcu_op_sel_iv_1_3 (
	.A(rv32c_dec_bcu_op_sel_iv_1_0_Z),
	.B(rv32c_dec_mnemonic2128),
	.C(rv32c_dec_mnemonic_1_m_0),
	.D(rv32c_dec_bcu_op_sel_2),
	.Y(rv32c_dec_bcu_op_sel_iv_1_3_Z)
);
defparam rv32c_dec_bcu_op_sel_iv_1_3.INIT=16'hFFFE;
// @29:15460
  CFG4 \rv32c_dec_immediate_1_iv_3[6]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(ifu_expipe_resp_ireg[5]),
	.C(rv32c_dec_immediate_13_m_1_Z[9]),
	.D(un1_instruction_40_Z),
	.Y(rv32c_dec_immediate_1_iv_3_Z[6])
);
defparam \rv32c_dec_immediate_1_iv_3[6] .INIT=16'hEAC0;
// @29:15460
  CFG4 \rv32c_dec_immediate_2_iv_2[7]  (
	.A(rv32c_dec_immediate_2_iv_0_Z[7]),
	.B(instruction_m_3[8]),
	.C(ifu_expipe_resp_ireg[12]),
	.D(un1_instruction_40_Z),
	.Y(rv32c_dec_immediate_2_iv_2_Z[7])
);
defparam \rv32c_dec_immediate_2_iv_2[7] .INIT=16'hFEEE;
// @29:15460
  CFG4 un1_rv32c_dec_mnemonic2112_2_7 (
	.A(rv32c_dec_mnemonic2116),
	.B(rv32c_dec_mnemonic2132),
	.C(rv32c_dec_mnemonic2131),
	.D(un1_rv32c_dec_mnemonic2112_2_4_Z),
	.Y(un1_rv32c_dec_mnemonic2112_2_7_Z)
);
defparam un1_rv32c_dec_mnemonic2112_2_7.INIT=16'hFFFE;
// @29:14960
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4960  (
	.A(N_163_2),
	.B(rv32i_dec_mnemonic4916_5),
	.C(rv32i_dec_mnemonic4957_i_1_0),
	.D(rv32i_dec_mnemonic4960_7),
	.Y(rv32i_dec_mnemonic4960)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4960 .INIT=16'h8000;
// @29:15460
  CFG4 \rv32c_dec_immediate_2_iv[8]  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(instruction_m_5[12]),
	.C(instruction_m_5[9]),
	.D(rv32c_dec_immediate_13_m_1_Z[9]),
	.Y(rv32c_dec_immediate[8])
);
defparam \rv32c_dec_immediate_2_iv[8] .INIT=16'hFEFC;
// @29:15460
  CFG4 \rv32c_dec_immediate_2_iv[9]  (
	.A(ifu_expipe_resp_ireg[12]),
	.B(instruction_m_5[12]),
	.C(instruction_m_5[10]),
	.D(rv32c_dec_immediate_13_m_1_Z[9]),
	.Y(rv32c_dec_immediate[9])
);
defparam \rv32c_dec_immediate_2_iv[9] .INIT=16'hFEFC;
// @29:8132
  CFG4 lsu_flush (
	.A(soft_reset_taken_retr_1z),
	.B(trace_exception),
	.C(trace_priv_i),
	.D(debug_enter_retr),
	.Y(lsu_flush_1z)
);
defparam lsu_flush.INIT=16'hFFFE;
// @29:14924
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4959  (
	.A(N_163_2),
	.B(rv32i_dec_mnemonic4916_5),
	.C(rv32i_dec_mnemonic4958_i_1_0),
	.D(rv32i_dec_mnemonic4959_7),
	.Y(rv32i_dec_mnemonic4959)
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4959 .INIT=16'h8000;
// @29:13195
  CFG4 \rv32i_dec_lsu_op_0[0]  (
	.A(N_25),
	.B(N_46),
	.C(rv32i_dec_mnemonic4948),
	.D(rv32i_dec_mnemonic4949),
	.Y(rv32i_dec_lsu_op[0])
);
defparam \rv32i_dec_lsu_op_0[0] .INIT=16'hFFF8;
// @29:15460
  CFG4 \rv32c_dec_immediate_0_iv[10]  (
	.A(rv32c_dec_immediate_0_iv_0_Z[10]),
	.B(ifu_expipe_resp_ireg[12]),
	.C(rv32c_dec_immediate_13_m_1_Z[9]),
	.D(un1_instruction_40_Z),
	.Y(rv32c_dec_immediate[10])
);
defparam \rv32c_dec_immediate_0_iv[10] .INIT=16'hEEEA;
// @29:13195
  CFG4 \rv32i_dec_branch_cond[0]  (
	.A(rv32i_dec_mnemonic4913),
	.B(rv32i_dec_mnemonic4914),
	.C(rv32i_instr_decoded_8),
	.D(rv32i_dec_mnemonic4959),
	.Y(rv32i_dec_branch_cond_Z[0])
);
defparam \rv32i_dec_branch_cond[0] .INIT=16'hFFFE;
  CFG2 instr_accepted_ex_2_1_RNIK8DUB (
	.A(N_3733_i),
	.B(un1_implicit_pseudo_instr_de),
	.Y(instr_accepted_ex_2_1_RNIK8DUB_Z)
);
defparam instr_accepted_ex_2_1_RNIK8DUB.INIT=4'h8;
// @29:15460
  CFG4 \rv32c_dec_immediate_2_iv[3]  (
	.A(rv32c_dec_immediate_0_Z[4]),
	.B(N_487),
	.C(ifu_expipe_resp_ireg[10]),
	.D(ifu_expipe_resp_ireg[5]),
	.Y(rv32c_dec_immediate_Z[3])
);
defparam \rv32c_dec_immediate_2_iv[3] .INIT=16'hECA0;
// @29:18099
  CFG2 case_dec_gpr_rs2_rd_sel_1_sqmuxa (
	.A(mnemonic538),
	.B(rv32m_dec_gpr_wr_valid),
	.Y(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z)
);
defparam case_dec_gpr_rs2_rd_sel_1_sqmuxa.INIT=4'h8;
// @29:18099
  CFG4 \gen_decode_rv32i.rv32i_dec_mnemonic4927_RNIDNHIF  (
	.A(rv32i_dec_mnemonic4949),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(rv32i_dec_mnemonic4927),
	.D(rv32i_dec_mnemonic4948),
	.Y(lsu_op_de[3])
);
defparam \gen_decode_rv32i.rv32i_dec_mnemonic4927_RNIDNHIF .INIT=16'hCCC8;
// @29:18188
  CFG2 \gen_decode_rv32m.rv32m_dec_gpr_wr_valid_RNIFH7V2  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(rv32m_dec_gpr_wr_valid),
	.Y(rv32m_dec_gpr_wr_valid_m)
);
defparam \gen_decode_rv32m.rv32m_dec_gpr_wr_valid_RNIFH7V2 .INIT=4'h8;
// @29:8291
  CFG2 \rv32i_dec_alu_op_sel_4_.de_ex_pipe_implicit_pseudo_instr_ex_2  (
	.A(N_278),
	.B(un1_implicit_pseudo_instr_de),
	.Y(de_ex_pipe_implicit_pseudo_instr_ex_2)
);
defparam \rv32i_dec_alu_op_sel_4_.de_ex_pipe_implicit_pseudo_instr_ex_2 .INIT=4'hD;
// @29:18188
  CFG4 \gpr_wr_mux_sel_0_iv[0]  (
	.A(rv32i_dec_gpr_wr_mux_sel[0]),
	.B(un1_instruction_18_i),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(gpr_wr_mux_sel_de[0])
);
defparam \gpr_wr_mux_sel_0_iv[0] .INIT=16'hEAC0;
// @29:13195
  CFG3 \rv32i_dec_bcu_operand0_mux_sel_0_.m13  (
	.A(rv32i_dec_mnemonic4948),
	.B(N_22_0),
	.C(N_22_mux_2),
	.Y(N_22_mux)
);
defparam \rv32i_dec_bcu_operand0_mux_sel_0_.m13 .INIT=8'hF1;
// @29:14609
  CFG4 un1_rv32c_dec_mnemonic2137_1_2_a2_3 (
	.A(rv32c_dec_mnemonic2124),
	.B(rv32c_dec_mnemonic2112),
	.C(N_590),
	.D(un1_rv32c_dec_mnemonic2137_1_2_o2_0_Z),
	.Y(un1_rv32c_dec_mnemonic2137_1_2_a2_3_Z)
);
defparam un1_rv32c_dec_mnemonic2137_1_2_a2_3.INIT=16'h1110;
// @29:9859
  CFG4 ifu_expipe_req_fenci_proceed_0_a2 (
	.A(lsu_resp_valid),
	.B(debug_mode_retire_mask_retr),
	.C(ex_retr_pipe_fence_i_retr),
	.D(lsu_resp_ready),
	.Y(ifu_expipe_req_fenci_proceed)
);
defparam ifu_expipe_req_fenci_proceed_0_a2.INIT=16'h2000;
// @29:10354
  CFG3 ex_retr_pipe_lsu_op_retr9_0 (
	.A(lsu_resp_valid),
	.B(instr_accepted_retr_2_1z),
	.C(lsu_resp_ready),
	.Y(ex_retr_pipe_lsu_op_retr9)
);
defparam ex_retr_pipe_lsu_op_retr9_0.INIT=8'hEC;
// @29:18188
  CFG4 \de_ex_pipe_shifter_unit_op_sel_ex_1_RNO[0]  (
	.A(N_18_mux),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(ifu_expipe_resp_ireg[15]),
	.D(N_14_mux),
	.Y(rv32c_dec_shifter_unit_op_sel_m[0])
);
defparam \de_ex_pipe_shifter_unit_op_sel_ex_1_RNO[0] .INIT=16'h8C80;
// @29:9612
  CFG3 \de_ex_pipe_lsu_op_ex_1_cZ[2]  (
	.A(lsu_op_de[2]),
	.B(N_3733_i),
	.C(de_ex_pipe_lsu_op_ex7_Z),
	.Y(de_ex_pipe_lsu_op_ex_1[2])
);
defparam \de_ex_pipe_lsu_op_ex_1_cZ[2] .INIT=8'h8A;
// @29:18188
  CFG4 \immediate_0[29]  (
	.A(rv32c_dec_immediate[17]),
	.B(instruction_m_1[29]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(instruction_m_8[31]),
	.Y(immediate_de[29])
);
defparam \immediate_0[29] .INIT=16'hAFAC;
// @29:18188
  CFG4 \immediate_0[23]  (
	.A(rv32c_dec_immediate[17]),
	.B(instruction_m_2[23]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(instruction_m_8[31]),
	.Y(immediate_de[23])
);
defparam \immediate_0[23] .INIT=16'hAFAC;
// @29:18188
  CFG4 \immediate_0[22]  (
	.A(rv32c_dec_immediate[17]),
	.B(instruction_m_2[22]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(instruction_m_8[31]),
	.Y(immediate_de[22])
);
defparam \immediate_0[22] .INIT=16'hAFAC;
// @29:18188
  CFG4 \immediate_0[21]  (
	.A(rv32c_dec_immediate[17]),
	.B(instruction_m_2[21]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(instruction_m_8[31]),
	.Y(immediate_de[21])
);
defparam \immediate_0[21] .INIT=16'hAFAC;
// @29:18188
  CFG4 \immediate_0[20]  (
	.A(rv32c_dec_immediate[17]),
	.B(instruction_m_3[20]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(instruction_m_8[31]),
	.Y(immediate_de[20])
);
defparam \immediate_0[20] .INIT=16'hAFAC;
// @29:18188
  CFG4 \immediate_0[27]  (
	.A(rv32c_dec_immediate[17]),
	.B(instruction_m_1[27]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(instruction_m_8[31]),
	.Y(immediate_de[27])
);
defparam \immediate_0[27] .INIT=16'hAFAC;
// @29:18188
  CFG4 \immediate_0[24]  (
	.A(rv32c_dec_immediate[17]),
	.B(instruction_m_2[24]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(instruction_m_8[31]),
	.Y(immediate_de[24])
);
defparam \immediate_0[24] .INIT=16'hAFAC;
// @29:18188
  CFG4 \immediate_0[31]  (
	.A(ifu_expipe_resp_ireg[31]),
	.B(N_477),
	.C(rv32c_dec_immediate[17]),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.Y(immediate_de[31])
);
defparam \immediate_0[31] .INIT=16'hF088;
// @29:18188
  CFG4 \immediate_0[30]  (
	.A(rv32c_dec_immediate[17]),
	.B(instruction_m_1[30]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(instruction_m_8[31]),
	.Y(immediate_de[30])
);
defparam \immediate_0[30] .INIT=16'hAFAC;
// @29:18188
  CFG4 \immediate_0[28]  (
	.A(rv32c_dec_immediate[17]),
	.B(instruction_m_1[28]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(instruction_m_8[31]),
	.Y(immediate_de[28])
);
defparam \immediate_0[28] .INIT=16'hAFAC;
// @29:18188
  CFG4 \immediate_0[19]  (
	.A(rv32c_dec_immediate[17]),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(instruction_m_0[31]),
	.D(instruction_m_1[19]),
	.Y(immediate_de[19])
);
defparam \immediate_0[19] .INIT=16'hBBB8;
// @29:18188
  CFG4 \immediate_0[17]  (
	.A(rv32c_dec_immediate[17]),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(instruction_m_0[31]),
	.D(instruction_m_1[17]),
	.Y(immediate_de[17])
);
defparam \immediate_0[17] .INIT=16'hBBB8;
// @29:18188
  CFG4 \immediate_0[1]  (
	.A(rv32i_dec_immediate[1]),
	.B(ifu_expipe_resp_ireg[3]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(rv32c_dec_immediate_tz[1]),
	.Y(immediate_de[1])
);
defparam \immediate_0[1] .INIT=16'hCA0A;
// @29:18188
  CFG4 \shifter_unit_places_0[2]  (
	.A(un1_rv32c_dec_mnemonic2119_1_i),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(m19_5),
	.D(N_28_mux),
	.Y(shifter_unit_places_sel_de[2])
);
defparam \shifter_unit_places_0[2] .INIT=16'hB888;
// @29:18188
  CFG4 \immediate_0[18]  (
	.A(rv32c_dec_immediate[17]),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(instruction_m_0[31]),
	.D(instruction_m_1[18]),
	.Y(immediate_de[18])
);
defparam \immediate_0[18] .INIT=16'hBBB8;
// @29:18188
  CFG4 \immediate_0[26]  (
	.A(rv32c_dec_immediate[17]),
	.B(instruction_m_1[26]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(instruction_m_8[31]),
	.Y(immediate_de[26])
);
defparam \immediate_0[26] .INIT=16'hAFAC;
// @29:18188
  CFG4 \immediate_0[25]  (
	.A(rv32c_dec_immediate[17]),
	.B(instruction_m_1[25]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(instruction_m_8[31]),
	.Y(immediate_de[25])
);
defparam \immediate_0[25] .INIT=16'hAFAC;
// @29:13195
  CFG4 \rv32i_dec_alu_op_sel_4_.m13  (
	.A(i19_mux),
	.B(N_81_1),
	.C(ifu_expipe_resp_ireg[6]),
	.D(ifu_expipe_resp_ireg[4]),
	.Y(i18_mux_0)
);
defparam \rv32i_dec_alu_op_sel_4_.m13 .INIT=16'h0CAA;
// @29:13195
  CFG4 \rv32i_dec_gpr_rs1_rd_valid.m27  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(m26_0),
	.C(rv32i_dec_mnemonic4916_5),
	.D(i5_mux),
	.Y(N_28)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m27 .INIT=16'h80D5;
// @29:8177
  CFG4 soft_reset_taken_retr_RNIS1T2H (
	.A(soft_reset_taken_retr_1z),
	.B(trace_exception),
	.C(trace_priv_i),
	.D(debug_enter_retr),
	.Y(lsu_flush_i)
);
defparam soft_reset_taken_retr_RNIS1T2H.INIT=16'h0001;
// @29:9681
  CFG4 lsu_req_valid_1 (
	.A(lsu_fence_op_os),
	.B(lsu_ld_op_os),
	.C(un3_irq_stall_lsu_req),
	.D(un1_irq_stall_lsu_req),
	.Y(lsu_req_valid_1_Z)
);
defparam lsu_req_valid_1.INIT=16'h0111;
// @29:13195
  CFG2 un1_rv32i_dec_mnemonic4915_1_4 (
	.A(un1_rv32i_dec_mnemonic4915_1_3_Z),
	.B(rv32i_dec_mnemonic4956),
	.Y(un1_rv32i_dec_mnemonic4915_1_4_Z)
);
defparam un1_rv32i_dec_mnemonic4915_1_4.INIT=4'hE;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_1 (
	.A(un1_rv32i_dec_mnemonic4960_1_i_a17_1_0_Z),
	.B(N_150),
	.C(N_28_mux),
	.D(un1_rv32i_dec_mnemonic4960_1_i_a17_3_1_Z),
	.Y(un1_rv32i_dec_mnemonic4960_1_i_1_Z)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_1.INIT=16'hF888;
// @29:15460
  CFG4 \rv32c_dec_gpr_rs1_rd_sel_1_iv_0[2]  (
	.A(rv32c_dec_mnemonic2131),
	.B(N_392),
	.C(ifu_expipe_resp_ireg[9]),
	.D(un1_instruction_13),
	.Y(rv32c_dec_gpr_rs1_rd_sel_1_iv_0_Z[2])
);
defparam \rv32c_dec_gpr_rs1_rd_sel_1_iv_0[2] .INIT=16'hE0C0;
// @29:15460
  CFG4 \rv32c_dec_gpr_rs1_rd_sel_1_iv_0[0]  (
	.A(rv32c_dec_mnemonic2131),
	.B(N_392),
	.C(ifu_expipe_resp_ireg[7]),
	.D(un1_instruction_13),
	.Y(rv32c_dec_gpr_rs1_rd_sel_1_iv_0_Z[0])
);
defparam \rv32c_dec_gpr_rs1_rd_sel_1_iv_0[0] .INIT=16'hE0C0;
// @29:15460
  CFG4 \rv32c_dec_operand1_mux_sel_1_iv_i_a3_3[0]  (
	.A(rv32c_dec_mnemonic2115),
	.B(rv32c_dec_mnemonic2112),
	.C(un1_rv32c_dec_mnemonic2137_1_2_a2_0_Z),
	.D(rv32c_dec_operand1_mux_sel_1_iv_i_a3_1_Z[0]),
	.Y(rv32c_dec_operand1_mux_sel_1_iv_i_a3_3_Z[0])
);
defparam \rv32c_dec_operand1_mux_sel_1_iv_i_a3_3[0] .INIT=16'h1000;
// @29:13195
  CFG4 \rv32i_dec_operand1_mux_sel_0[0]  (
	.A(un1_instruction),
	.B(rv32i_dec_fence_Z),
	.C(rv32i_dec_operand1_mux_sel_0_1_Z[0]),
	.D(N_184),
	.Y(rv32i_dec_operand1_mux_sel[0])
);
defparam \rv32i_dec_operand1_mux_sel_0[0] .INIT=16'hFFFE;
// @29:15460
  CFG4 \rv32c_dec_immediate_1_iv[4]  (
	.A(instruction_m_3[11]),
	.B(rv32c_dec_immediate_1_iv_1_tz_Z[4]),
	.C(ifu_expipe_resp_ireg[6]),
	.D(un1_instruction_40_Z),
	.Y(rv32c_dec_immediate[4])
);
defparam \rv32c_dec_immediate_1_iv[4] .INIT=16'hFAEA;
// @29:15460
  CFG4 un1_rv32c_dec_mnemonic2112_2 (
	.A(rv32c_dec_mnemonic2112),
	.B(un1_rv32c_dec_mnemonic2112_2_7_Z),
	.C(rv32c_dec_mnemonic2115),
	.D(rv32c_dec_mnemonic2118),
	.Y(un1_rv32c_dec_mnemonic2112_2_Z)
);
defparam un1_rv32c_dec_mnemonic2112_2.INIT=16'hFFFE;
// @29:15460
  CFG4 \rv32c_dec_immediate_1_iv[6]  (
	.A(ifu_expipe_resp_ireg[7]),
	.B(rv32c_dec_immediate_1_iv_1_Z[6]),
	.C(N_494),
	.D(rv32c_dec_immediate_1_iv_3_Z[6]),
	.Y(rv32c_dec_immediate_Z[6])
);
defparam \rv32c_dec_immediate_1_iv[6] .INIT=16'hFFEC;
// @29:18188
  CFG3 \de_ex_pipe_shifter_unit_op_sel_ex_1_RNO[1]  (
	.A(N_18),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[4]),
	.Y(rv32i_dec_shifter_unit_op_sel_m[1])
);
defparam \de_ex_pipe_shifter_unit_op_sel_ex_1_RNO[1] .INIT=8'h80;
// @29:15460
  CFG4 \rv32c_dec_immediate_1_iv[5]  (
	.A(N_486_1),
	.B(ifu_expipe_resp_ireg[2]),
	.C(rv32c_dec_immediate_13_m_1_Z[9]),
	.D(instruction_m_2[12]),
	.Y(rv32c_dec_immediate[5])
);
defparam \rv32c_dec_immediate_1_iv[5] .INIT=16'hFFC8;
// @29:15460
  CFG3 \rv32c_dec_immediate_2_iv[7]  (
	.A(ifu_expipe_resp_ireg[3]),
	.B(rv32c_dec_immediate_2_iv_2_Z[7]),
	.C(rv32c_dec_immediate_13_m_1_Z[9]),
	.Y(rv32c_dec_immediate[7])
);
defparam \rv32c_dec_immediate_2_iv[7] .INIT=8'hEC;
// @29:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_o4[0]  (
	.A(N_103),
	.B(N_99),
	.C(N_98_2),
	.D(rv32i_dec_exu_result_mux_sel_0_a2_0_0_Z[0]),
	.Y(N_72)
);
defparam \rv32i_dec_exu_result_mux_sel_0_o4[0] .INIT=16'hFEEE;
// @29:13195
  CFG4 \rv32i_dec_alu_op_sel_0[2]  (
	.A(rv32i_dec_mnemonic4915_3_0),
	.B(ifu_expipe_resp_ireg[14]),
	.C(N_144),
	.D(rv32i_dec_alu_op_sel_0_RNO_Z[2]),
	.Y(rv32i_dec_alu_op_sel[2])
);
defparam \rv32i_dec_alu_op_sel_0[2] .INIT=16'hFFF2;
// @29:9720
  CFG2 instr_accepted_retr_2_0 (
	.A(lsu_flush_1z),
	.B(stage_state_ex),
	.Y(instr_accepted_retr_2_0_Z)
);
defparam instr_accepted_retr_2_0.INIT=4'h4;
// @29:18188
  CFG4 \exu_result_mux_sel_1_iv_RNO[2]  (
	.A(N_85),
	.B(N_144),
	.C(N_87),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(rv32i_dec_exu_result_mux_sel_m[2])
);
defparam \exu_result_mux_sel_1_iv_RNO[2] .INIT=16'hFE00;
// @29:18188
  CFG4 \operand0_mux_sel_1_iv[0]  (
	.A(rv32c_dec_operand0_mux_sel[0]),
	.B(rv32i_dec_operand0_mux_sel_Z[0]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(operand0_mux_sel_de_0)
);
defparam \operand0_mux_sel_1_iv[0] .INIT=16'hECA0;
// @29:13195
  CFG4 \rv32i_dec_alu_op_sel_0[1]  (
	.A(N_569_1),
	.B(N_143),
	.C(N_142_2),
	.D(N_130),
	.Y(rv32i_dec_alu_op_sel[1])
);
defparam \rv32i_dec_alu_op_sel_0[1] .INIT=16'hECCC;
// @29:18188
  CFG4 \immediate_0[14]  (
	.A(rv32i_dec_immediate[14]),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(rv32c_dec_immediate_13_m_Z[14]),
	.D(rv32c_dec_immediate_1[15]),
	.Y(immediate_de[14])
);
defparam \immediate_0[14] .INIT=16'hEEE2;
// @29:9612
  CFG3 \de_ex_pipe_lsu_op_ex_1_cZ[3]  (
	.A(lsu_op_de[3]),
	.B(N_3733_i),
	.C(de_ex_pipe_lsu_op_ex7_Z),
	.Y(de_ex_pipe_lsu_op_ex_1[3])
);
defparam \de_ex_pipe_lsu_op_ex_1_cZ[3] .INIT=8'h8A;
// @29:18188
  CFG4 \immediate_0[12]  (
	.A(rv32i_dec_immediate_Z[12]),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(rv32c_dec_immediate_13_m_Z[12]),
	.D(rv32c_dec_immediate_1[15]),
	.Y(immediate_de[12])
);
defparam \immediate_0[12] .INIT=16'hEEE2;
// @29:18188
  CFG4 \immediate_0[13]  (
	.A(rv32i_dec_immediate[13]),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(rv32c_dec_immediate_13_m_Z[13]),
	.D(rv32c_dec_immediate_1[15]),
	.Y(immediate_de[13])
);
defparam \immediate_0[13] .INIT=16'hEEE2;
// @29:18188
  CFG4 \immediate_0[15]  (
	.A(rv32i_dec_immediate[15]),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(rv32c_dec_immediate_13_m_Z[15]),
	.D(rv32c_dec_immediate_1[15]),
	.Y(immediate_de[15])
);
defparam \immediate_0[15] .INIT=16'hEEE2;
// @29:18188
  CFG4 \immediate_0[16]  (
	.A(rv32i_dec_immediate[16]),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(rv32c_dec_immediate_13_m_Z[16]),
	.D(rv32c_dec_immediate_1[15]),
	.Y(immediate_de[16])
);
defparam \immediate_0[16] .INIT=16'hEEE2;
// @29:13195
  CFG4 \rv32i_dec_gpr_wr_mux_sel_0[1]  (
	.A(N_144),
	.B(N_206),
	.C(rv32i_dec_gpr_wr_mux_sel_0_0_Z[1]),
	.D(un1_instruction),
	.Y(rv32i_dec_gpr_wr_mux_sel[1])
);
defparam \rv32i_dec_gpr_wr_mux_sel_0[1] .INIT=16'hFFFE;
// @29:9986
  CFG4 gpr_wr_valid_retr_1_1_0_RNISQF2I1 (
	.A(gpr_m2_0_a2_0_Z),
	.B(lsu_resp_valid),
	.C(d_m3_0),
	.D(gpr_m4_0_a2_0_0),
	.Y(gpr_N_5_mux)
);
defparam gpr_wr_valid_retr_1_1_0_RNISQF2I1.INIT=16'h88A0;
// @29:18188
  CFG4 sw_csr_rd_op (
	.A(un1_rv32i_dec_mnemonic4950_1_Z),
	.B(un83_rv32i_dec_gpr_wr_valid),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(rv32i_dec_sw_csr_rd_op_cnst_Z),
	.Y(sw_csr_rd_op_de)
);
defparam sw_csr_rd_op.INIT=16'h7020;
// @29:18188
  CFG4 \immediate_0[8]  (
	.A(rv32i_dec_immediate_tz[5]),
	.B(ifu_expipe_resp_ireg[28]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(rv32c_dec_immediate[8]),
	.Y(immediate_de[8])
);
defparam \immediate_0[8] .INIT=16'hF808;
// @29:18188
  CFG4 \immediate_0[9]  (
	.A(rv32i_dec_immediate_tz[5]),
	.B(ifu_expipe_resp_ireg[29]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(rv32c_dec_immediate[9]),
	.Y(immediate_de[9])
);
defparam \immediate_0[9] .INIT=16'hF808;
// @29:9236
  CFG4 \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[0]  (
	.A(trace_priv_i),
	.B(debug_gpr_req_addr[0]),
	.C(gpr_rs2_rd_sel_1_iv_0_Z[0]),
	.D(rv32i_dec_gpr_rs2_rd_sel_m[0]),
	.Y(de_ex_pipe_gpr_rs2_rd_sel_ex_2[0])
);
defparam \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[0] .INIT=16'hDDD8;
// @29:9236
  CFG4 \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[1]  (
	.A(trace_priv_i),
	.B(debug_gpr_req_addr[1]),
	.C(gpr_rs2_rd_sel_1_iv_0_Z[1]),
	.D(rv32i_dec_gpr_rs2_rd_sel_m[1]),
	.Y(de_ex_pipe_gpr_rs2_rd_sel_ex_2[1])
);
defparam \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[1] .INIT=16'hDDD8;
// @29:9236
  CFG4 \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[2]  (
	.A(trace_priv_i),
	.B(debug_gpr_req_addr[2]),
	.C(gpr_rs2_rd_sel_1_iv_0_Z[2]),
	.D(rv32i_dec_gpr_rs2_rd_sel_m[2]),
	.Y(de_ex_pipe_gpr_rs2_rd_sel_ex_2[2])
);
defparam \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[2] .INIT=16'hDDD8;
// @29:9236
  CFG4 \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[4]  (
	.A(trace_priv_i),
	.B(debug_gpr_req_addr[4]),
	.C(gpr_rs2_rd_sel_1_iv_0_Z[4]),
	.D(rv32i_dec_gpr_rs2_rd_sel_m[4]),
	.Y(de_ex_pipe_gpr_rs2_rd_sel_ex_2[4])
);
defparam \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[4] .INIT=16'hDDD8;
// @29:9236
  CFG4 \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[3]  (
	.A(trace_priv_i),
	.B(debug_gpr_req_addr[3]),
	.C(gpr_rs2_rd_sel_1_iv_0_Z[3]),
	.D(rv32i_dec_gpr_rs2_rd_sel_m[3]),
	.Y(de_ex_pipe_gpr_rs2_rd_sel_ex_2[3])
);
defparam \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[3] .INIT=16'hDDD8;
// @29:18188
  CFG4 \immediate_0[10]  (
	.A(rv32i_dec_immediate_tz[5]),
	.B(ifu_expipe_resp_ireg[30]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(rv32c_dec_immediate[10]),
	.Y(immediate_de[10])
);
defparam \immediate_0[10] .INIT=16'hF808;
// @29:18188
  CFG4 \immediate_0[2]  (
	.A(rv32i_dec_immediate[2]),
	.B(rv32c_dec_immediate_1_iv_0_Z[2]),
	.C(instruction_m[4]),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.Y(immediate_de[2])
);
defparam \immediate_0[2] .INIT=16'hFCAA;
// @29:18188
  CFG3 \immediate_0[3]  (
	.A(rv32i_dec_immediate[3]),
	.B(rv32c_dec_immediate_Z[3]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.Y(immediate_de[3])
);
defparam \immediate_0[3] .INIT=8'hCA;
// @29:18188
  CFG4 \immediate_0[11]  (
	.A(rv32i_dec_immediate[11]),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(rv32c_dec_immediate_13_m_Z[9]),
	.D(rv32c_dec_immediate_1[15]),
	.Y(immediate_de[11])
);
defparam \immediate_0[11] .INIT=16'hEEE2;
// @29:18188
  CFG4 \gpr_wr_sel_1_iv_RNO[0]  (
	.A(N_378),
	.B(N_372),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(rv32c_dec_gpr_wr_sel_sn_N_10_mux),
	.Y(rv32c_dec_gpr_wr_sel_m[0])
);
defparam \gpr_wr_sel_1_iv_RNO[0] .INIT=16'hA0C0;
// @29:13195
  CFG3 \rv32i_dec_shifter_unit_places_2_0_.m23_1_0  (
	.A(N_28_mux),
	.B(ifu_expipe_resp_ireg[5]),
	.C(m19_5),
	.Y(rv32i_dec_shifter_unit_places_1[1])
);
defparam \rv32i_dec_shifter_unit_places_2_0_.m23_1_0 .INIT=8'h20;
// @29:13195
  CFG4 \rv32i_dec_shifter_unit_op_sel_1_0_.m19_2_0  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(ifu_expipe_resp_ireg[30]),
	.C(N_18),
	.D(N_17),
	.Y(rv32i_dec_shifter_unit_op_sel_2[0])
);
defparam \rv32i_dec_shifter_unit_op_sel_1_0_.m19_2_0 .INIT=16'hA280;
// @29:18188
  CFG4 \alu_op_sel_1_iv_0[0]  (
	.A(rv32i_dec_alu_op_sel_0_0_Z[0]),
	.B(rv32i_dec_alu_op_sel_0_1_Z[0]),
	.C(rv32c_dec_alu_op_sel_m[0]),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(alu_op_sel_1_iv_0_Z[0])
);
defparam \alu_op_sel_1_iv_0[0] .INIT=16'hFEF0;
// @29:18188
  CFG3 \branch_cond_iv_0[0]  (
	.A(un1_debug_exit_Z),
	.B(rv32i_dec_branch_cond_Z[0]),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(branch_cond_iv_0_Z[0])
);
defparam \branch_cond_iv_0[0] .INIT=8'hEA;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4911_6 (
	.A(rv32i_dec_mnemonic4956),
	.B(rv32i_dec_mnemonic4957),
	.C(un1_rv32i_dec_mnemonic4911_3_Z),
	.D(un1_rv32i_dec_mnemonic4911_5_0),
	.Y(un1_rv32i_dec_mnemonic4911_6_Z)
);
defparam un1_rv32i_dec_mnemonic4911_6.INIT=16'hFFFE;
// @29:13195
  CFG4 \rv32i_dec_exu_result_mux_sel_0_0[0]  (
	.A(N_28_mux),
	.B(N_72),
	.C(ifu_expipe_resp_ireg[5]),
	.D(N_559_1),
	.Y(rv32i_dec_exu_result_mux_sel_0_0_Z[0])
);
defparam \rv32i_dec_exu_result_mux_sel_0_0[0] .INIT=16'hCECC;
// @29:9764
  CFG3 instr_completing_retr_i_0_0 (
	.A(instr_completing_retr_i_a2_0_0),
	.B(instr_completing_retr_i_a4_0_1z),
	.C(instr_completing_retr_i_0_1z),
	.Y(instr_completing_retr_i_0_0_Z)
);
defparam instr_completing_retr_i_0_0.INIT=8'hF8;
// @29:15460
  CFG4 rv32c_instr_decoded_iv (
	.A(rv32c_dec_mnemonic1881),
	.B(rv32c_dec_mnemonic2131),
	.C(un1_rv32c_dec_mnemonic2112_4_i),
	.D(rv32c_instr_decoded_iv_2_Z),
	.Y(rv32c_instr_decoded)
);
defparam rv32c_instr_decoded_iv.INIT=16'hFF4F;
// @29:8240
  CFG4 trigger_op_addr_valid_de (
	.A(debug_exit_retr),
	.B(csr_trigger_wr_hzd_de_Z),
	.C(ifu_expipe_resp_valid),
	.D(lsu_flush_1z),
	.Y(trigger_op_addr_valid_de_1z)
);
defparam trigger_op_addr_valid_de.INIT=16'h0010;
// @29:18188
  CFG4 gpr_wr_valid_iv_RNO_0 (
	.A(rv32c_dec_gpr_wr_valid_m_3),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(rv32c_dec_dbreakpoint_m_0),
	.D(rv32c_dec_gpr_wr_valid_m_2),
	.Y(rv32c_dec_gpr_wr_valid_m)
);
defparam gpr_wr_valid_iv_RNO_0.INIT=16'h0800;
// @29:18188
  CFG3 bcu_op_sel_iv_RNO_0 (
	.A(rv32c_dec_bcu_op_sel_iv_1_3_Z),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(rv32c_dec_mnemonic1725_m_1),
	.Y(rv32c_dec_bcu_op_sel_m)
);
defparam bcu_op_sel_iv_RNO_0.INIT=8'hC8;
// @29:18188
  CFG4 \rv32i_dec_bcu_operand0_mux_sel_0_.N_23_mux_m  (
	.A(N_22_mux),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(rv32i_dec_mnemonic4958),
	.D(rv32i_dec_mnemonic4959),
	.Y(N_23_mux_m)
);
defparam \rv32i_dec_bcu_operand0_mux_sel_0_.N_23_mux_m .INIT=16'h0008;
// @29:18188
  CFG3 \immediate_0[4]  (
	.A(rv32i_dec_immediate[4]),
	.B(rv32c_dec_immediate[4]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.Y(immediate_de[4])
);
defparam \immediate_0[4] .INIT=8'hCA;
// @29:18188
  CFG4 \immediate_0[6]  (
	.A(rv32i_dec_immediate_tz[5]),
	.B(ifu_expipe_resp_ireg[26]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(rv32c_dec_immediate_Z[6]),
	.Y(immediate_de[6])
);
defparam \immediate_0[6] .INIT=16'hF808;
// @29:18188
  CFG4 \immediate_0[5]  (
	.A(rv32i_dec_immediate_tz[5]),
	.B(ifu_expipe_resp_ireg[25]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(rv32c_dec_immediate[5]),
	.Y(immediate_de[5])
);
defparam \immediate_0[5] .INIT=16'hF808;
// @29:18188
  CFG4 \immediate_0[7]  (
	.A(rv32i_dec_immediate_tz[5]),
	.B(ifu_expipe_resp_ireg[27]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(rv32c_dec_immediate[7]),
	.Y(immediate_de[7])
);
defparam \immediate_0[7] .INIT=16'hF808;
// @29:18188
  CFG4 gpr_rs1_rd_valid_iv_1 (
	.A(rv32c_dec_gpr_rs1_rd_valid_1_m_2),
	.B(rv32c_dec_gpr_rs1_rd_valid_1_m_3),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(rv32m_dec_gpr_wr_valid_m),
	.Y(gpr_rs1_rd_valid_iv_1_Z)
);
defparam gpr_rs1_rd_valid_iv_1.INIT=16'hFF80;
// @29:18188
  CFG4 \operand1_mux_sel_1_iv_RNO[0]  (
	.A(rv32c_dec_mnemonic2132),
	.B(N_537_2),
	.C(rv32c_dec_operand1_mux_sel_1_iv_i_a3_3_Z[0]),
	.D(rv32c_dec_mnemonic1725),
	.Y(rv32c_dec_operand1_mux_sel_m_0[0])
);
defparam \operand1_mux_sel_1_iv_RNO[0] .INIT=16'h3F15;
// @29:9681
  CFG3 lsu_req_valid_3 (
	.A(stall_retr_Z),
	.B(un6_lsu_op_complete_ex_Z),
	.C(lsu_req_valid_1_Z),
	.Y(lsu_req_valid_3_Z)
);
defparam lsu_req_valid_3.INIT=8'h10;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4915_1_7 (
	.A(rv32i_dec_mnemonic4958),
	.B(rv32i_dec_mnemonic4957),
	.C(un1_rv32i_dec_mnemonic4915_1_4_Z),
	.D(rv32i_dec_mnemonic4959),
	.Y(un1_rv32i_dec_mnemonic4915_1_7_Z)
);
defparam un1_rv32i_dec_mnemonic4915_1_7.INIT=16'hFFFE;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_6 (
	.A(un1_rv32i_dec_mnemonic4960_1_i_0_Z),
	.B(un1_rv32i_dec_mnemonic4960_1_i_1_Z),
	.C(rv32i_dec_mnemonic4960),
	.D(rv32i_dec_mnemonic4959),
	.Y(un1_rv32i_dec_mnemonic4960_1_i_6_Z)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_6.INIT=16'hFFFE;
// @29:18188
  CFG4 \exu_result_mux_sel_1_iv[2]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(rv32c_dec_exu_result_mux_sel[2]),
	.C(rv32i_dec_exu_result_mux_sel_m[2]),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.Y(exu_result_mux_sel_de[2])
);
defparam \exu_result_mux_sel_1_iv[2] .INIT=16'hFEFA;
// @29:18188
  CFG4 \alu_op_sel_1_iv[0]  (
	.A(rv32m_dec_alu_op_sel_m_1[0]),
	.B(alu_op_sel_1_iv_0_Z[0]),
	.C(rv32m_dec_mnemonic852),
	.D(rv32m_dec_mnemonic850),
	.Y(alu_op_sel_de[0])
);
defparam \alu_op_sel_1_iv[0] .INIT=16'hCCCE;
// @29:8164
  CFG4 instr_valid_de_2 (
	.A(un1_implicit_pseudo_instr_de),
	.B(lsu_flush_1z),
	.C(ifu_expipe_resp_valid),
	.D(N_278),
	.Y(instr_valid_de_2_Z)
);
defparam instr_valid_de_2.INIT=16'hBAFF;
// @29:9542
  CFG4 \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_1_0  (
	.A(un1_instr_inhibit_ex_1z),
	.B(cmp_cond),
	.C(un3_branch_cond_ex[0]),
	.D(un3_branch_cond_ex[1]),
	.Y(bcu_op_completing_ex_3_0_i_a2_1_0)
);
defparam \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_1_0 .INIT=16'h5450;
// @29:9986
  CFG4 gpr_wr_valid_retr_3_0 (
	.A(gpr_wr_en_retr_1z),
	.B(d_m1_e_a0_2),
	.C(formal_trace_reset_taken),
	.D(gpr_N_5_mux),
	.Y(gpr_m3_e_5_1)
);
defparam gpr_wr_valid_retr_3_0.INIT=16'h0F88;
// @29:15460
  CFG4 \rv32c_dec_gpr_rs1_rd_sel_0_iv[3]  (
	.A(ifu_expipe_resp_ireg[10]),
	.B(un1_instruction_27_Z),
	.C(rv32c_dec_gpr_rs1_rd_sel_tz[4]),
	.D(un1_rv32c_dec_mnemonic2112_2_Z),
	.Y(rv32c_dec_gpr_rs1_rd_sel[3])
);
defparam \rv32c_dec_gpr_rs1_rd_sel_0_iv[3] .INIT=16'hECFF;
// @29:18099
  CFG2 case_dec_gpr_rs2_rd_sel_2_sqmuxa (
	.A(rv32c_instr_decoded),
	.B(mnemonic538),
	.Y(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z)
);
defparam case_dec_gpr_rs2_rd_sel_2_sqmuxa.INIT=4'h8;
// @29:9325
  CFG2 un1_instr_inhibit_ex_RNIJC97A (
	.A(un1_instr_inhibit_ex_1z),
	.B(stage_state_ex),
	.Y(instr_inhibit_ex_i_0)
);
defparam un1_instr_inhibit_ex_RNIJC97A.INIT=4'h7;
// @29:9406
  CFG4 \de_ex_pipe_shifter_unit_op_sel_ex_1_cZ[1]  (
	.A(un1_instruction_27_Z),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(rv32i_dec_shifter_unit_op_sel_m[1]),
	.D(N_10),
	.Y(de_ex_pipe_shifter_unit_op_sel_ex_1[1])
);
defparam \de_ex_pipe_shifter_unit_op_sel_ex_1_cZ[1] .INIT=16'h00F8;
// @29:18188
  CFG4 \exu_result_mux_sel_1_iv_RNO[1]  (
	.A(N_72),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(N_83),
	.D(N_84),
	.Y(rv32i_dec_exu_result_mux_sel_m[1])
);
defparam \exu_result_mux_sel_1_iv_RNO[1] .INIT=16'hCCC8;
// @29:13195
  CFG3 \rv32i_dec_shifter_unit_op_sel_1_0_.m19  (
	.A(ifu_expipe_resp_ireg[4]),
	.B(N_27_mux),
	.C(rv32i_dec_shifter_unit_op_sel_2[0]),
	.Y(rv32i_dec_shifter_unit_op_sel[0])
);
defparam \rv32i_dec_shifter_unit_op_sel_1_0_.m19 .INIT=8'hF4;
// @29:18188
  CFG4 \bcu_operand0_mux_sel_1_iv_2[0]  (
	.A(case_dec_gpr_rs2_rd_sel_3_sqmuxa),
	.B(un1_instruction_valid_i),
	.C(N_23_mux_m),
	.D(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.Y(bcu_operand0_mux_sel_1_iv_2_Z[0])
);
defparam \bcu_operand0_mux_sel_1_iv_2[0] .INIT=16'hFFFB;
// @29:14609
  CFG4 un1_rv32c_dec_mnemonic2137_1_2_a2 (
	.A(un1_rv32c_dec_mnemonic2137_1_2_a2_3_Z),
	.B(N_537_2),
	.C(rv32c_dec_gpr_wr_sel_sn_N_7),
	.D(un1_rv32c_dec_mnemonic2137_1_2_a2_7_Z),
	.Y(un1_rv32c_dec_mnemonic2137_1_0)
);
defparam un1_rv32c_dec_mnemonic2137_1_2_a2.INIT=16'h8000;
// @29:18188
  CFG4 \lsu_op[0]  (
	.A(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.B(N_360_i),
	.C(rv32c_dec_lsu_op[0]),
	.D(rv32i_dec_lsu_op[0]),
	.Y(lsu_op_de[0])
);
defparam \lsu_op[0] .INIT=16'hC480;
// @29:18188
  CFG4 \lsu_op[1]  (
	.A(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.B(N_360_i),
	.C(rv32i_dec_lsu_op[1]),
	.D(rv32c_dec_lsu_op[0]),
	.Y(lsu_op_de[1])
);
defparam \lsu_op[1] .INIT=16'hC840;
// @29:18188
  CFG4 \alu_op_sel_1_0_iv[4]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(un1_instruction_8_m),
	.C(rv32i_dec_alu_op_sel_m_1[4]),
	.D(i18_mux_0),
	.Y(alu_op_sel_de[4])
);
defparam \alu_op_sel_1_0_iv[4] .INIT=16'hECCC;
// @29:9542
  CFG4 ifu_expipe_req_branch_excpt_req_valid_RNO (
	.A(un3_branch_cond_ex[0]),
	.B(stage_state_ex),
	.C(un1_instr_inhibit_ex_1z),
	.D(un3_branch_cond_ex[1]),
	.Y(ifu_m1_e_0_1)
);
defparam ifu_expipe_req_branch_excpt_req_valid_RNO.INIT=16'h1500;
// @29:9764
  CFG4 instr_completing_retr_i_0 (
	.A(instr_completing_retr_i_o2_3_RNI8RI5M_1z),
	.B(instr_completing_retr_i_0_0_Z),
	.C(instr_completing_retr_i_a0_0),
	.D(lsu_resp_valid),
	.Y(N_134)
);
defparam instr_completing_retr_i_0.INIT=16'hCCFE;
// @29:18188
  CFG4 \alu_op_sel_1_iv[1]  (
	.A(rv32i_dec_alu_op_sel[1]),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(rv32m_dec_alu_op_sel_m[1]),
	.D(rv32c_dec_alu_op_sel_m[1]),
	.Y(alu_op_sel_de[1])
);
defparam \alu_op_sel_1_iv[1] .INIT=16'hFFF8;
// @29:18188
  CFG4 \alu_op_sel_1_iv[2]  (
	.A(rv32i_dec_alu_op_sel[2]),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(rv32m_dec_alu_op_sel_m[2]),
	.D(rv32c_dec_alu_op_sel_m[2]),
	.Y(alu_op_sel_de[2])
);
defparam \alu_op_sel_1_iv[2] .INIT=16'hFFF8;
// @29:18188
  CFG4 fence_0 (
	.A(rv32m_dec_gpr_wr_valid),
	.B(fence_0_2_Z),
	.C(un1_instruction_valid_i),
	.D(rv32c_instr_decoded),
	.Y(fence_de)
);
defparam fence_0.INIT=16'h0040;
// @29:8661
  CFG4 instr_accepted_ex_2_c (
	.A(un1_implicit_pseudo_instr_de),
	.B(lsu_flush_1z),
	.C(ifu_expipe_resp_valid),
	.D(N_278),
	.Y(instr_accepted_ex_2_c_Z)
);
defparam instr_accepted_ex_2_c.INIT=16'hBAFF;
// @29:9986
  CFG2 gpr_wr_valid_retr_3 (
	.A(gpr_wr_valid_retr_3_RNO_Z),
	.B(gpr_m3_e_5_1),
	.Y(gpr_wr_valid_retr)
);
defparam gpr_wr_valid_retr_3.INIT=4'h4;
// @29:9663
  CFG2 lsu_op_completing_ex_0 (
	.A(lsu_flush_1z),
	.B(instr_inhibit_ex_i_0),
	.Y(lsu_op_completing_ex_0_1z)
);
defparam lsu_op_completing_ex_0.INIT=4'hB;
// @29:10356
  CFG2 un1_ex_retr_pipe_lsu_op_retr (
	.A(instr_accepted_retr_2_1z),
	.B(instr_inhibit_ex_i_0),
	.Y(un1_ex_retr_pipe_lsu_op_retr_i_0)
);
defparam un1_ex_retr_pipe_lsu_op_retr.INIT=4'h8;
// @29:18188
  CFG4 \gpr_rs1_rd_sel_1_iv_RNO_0[0]  (
	.A(rv32c_dec_gpr_rs1_rd_sel_1_iv_0_Z[0]),
	.B(ifu_expipe_resp_ireg[7]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(un1_rv32c_dec_mnemonic2112_2_Z),
	.Y(rv32c_dec_gpr_rs1_rd_sel_m[0])
);
defparam \gpr_rs1_rd_sel_1_iv_RNO_0[0] .INIT=16'hA0E0;
// @29:18188
  CFG4 \gpr_rs1_rd_sel_1_iv_RNO[2]  (
	.A(rv32c_dec_gpr_rs1_rd_sel_1_iv_0_Z[2]),
	.B(ifu_expipe_resp_ireg[9]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(un1_rv32c_dec_mnemonic2112_2_Z),
	.Y(rv32c_dec_gpr_rs1_rd_sel_m[2])
);
defparam \gpr_rs1_rd_sel_1_iv_RNO[2] .INIT=16'hA0E0;
// @29:15460
  CFG4 \gpr_rs1_rd_sel_1_iv_RNO[1]  (
	.A(un1_instruction_27_Z),
	.B(ifu_expipe_resp_ireg[8]),
	.C(un1_rv32c_dec_mnemonic2112_2_Z),
	.D(un1_rv32c_dec_mnemonic2115_3_Z),
	.Y(instruction_m_0[8])
);
defparam \gpr_rs1_rd_sel_1_iv_RNO[1] .INIT=16'hCC8C;
// @29:18188
  CFG4 \exu_result_mux_sel_1_iv_RNO_0[0]  (
	.A(N_139_2),
	.B(N_81_1),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(rv32i_dec_exu_result_mux_sel_0_0_Z[0]),
	.Y(rv32i_dec_exu_result_mux_sel_m[0])
);
defparam \exu_result_mux_sel_1_iv_RNO_0[0] .INIT=16'hF080;
// @29:9510
  CFG4 \de_ex_pipe_branch_cond_ex_1_cZ[0]  (
	.A(rv32c_dec_branch_cond[0]),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(branch_cond_iv_0_Z[0]),
	.D(N_7),
	.Y(de_ex_pipe_branch_cond_ex_1[0])
);
defparam \de_ex_pipe_branch_cond_ex_1_cZ[0] .INIT=16'h00F8;
// @29:18188
  CFG4 gpr_rs2_rd_valid_iv_RNO_0 (
	.A(N_23_mux),
	.B(ifu_expipe_resp_ireg[6]),
	.C(N_13),
	.D(rv32i_dec_gpr_rs2_rd_valid_m_2),
	.Y(rv32i_dec_gpr_rs2_rd_valid_m_3_0)
);
defparam gpr_rs2_rd_valid_iv_RNO_0.INIT=16'hB800;
// @29:18188
  CFG4 \gpr_wr_mux_sel_iv[1]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(rv32i_dec_gpr_wr_mux_sel[1]),
	.C(rv32c_dec_gpr_wr_mux_sel_m[1]),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(gpr_wr_mux_sel_de[1])
);
defparam \gpr_wr_mux_sel_iv[1] .INIT=16'hFEFA;
// @29:9612
  CFG3 \de_ex_pipe_lsu_op_ex_1_cZ[1]  (
	.A(lsu_op_de[1]),
	.B(N_3733_i),
	.C(de_ex_pipe_lsu_op_ex7_Z),
	.Y(de_ex_pipe_lsu_op_ex_1[1])
);
defparam \de_ex_pipe_lsu_op_ex_1_cZ[1] .INIT=8'h8A;
// @29:9612
  CFG3 \de_ex_pipe_lsu_op_ex_1_cZ[0]  (
	.A(lsu_op_de[0]),
	.B(N_3733_i),
	.C(de_ex_pipe_lsu_op_ex7_Z),
	.Y(de_ex_pipe_lsu_op_ex_1[0])
);
defparam \de_ex_pipe_lsu_op_ex_1_cZ[0] .INIT=8'h8A;
// @29:18188
  CFG4 \shifter_unit_places_0[1]  (
	.A(rv32i_dec_shifter_unit_places_2[1]),
	.B(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.C(rv32c_dec_shifter_unit_places[1]),
	.D(rv32i_dec_shifter_unit_places_1[1]),
	.Y(shifter_unit_places_sel_de[1])
);
defparam \shifter_unit_places_0[1] .INIT=16'hF3E2;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i_8 (
	.A(N_477_1),
	.B(un1_rv32i_dec_mnemonic4960_1_i_6_Z),
	.C(N_522_1),
	.D(un1_rv32i_dec_mnemonic4960_1_i_2_Z),
	.Y(un1_rv32i_dec_mnemonic4960_1_i_8_Z)
);
defparam un1_rv32i_dec_mnemonic4960_1_i_8.INIT=16'hFFFE;
// @29:9335
  CFG3 gpr_rs1_rd_data_valid_ex_0_a2_0_RNIH5MVC (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(gpr_rs2_rd_data_valid_7),
	.C(trace_priv_i),
	.Y(gpr_m3_1)
);
defparam gpr_rs1_rd_data_valid_ex_0_a2_0_RNIH5MVC.INIT=8'h08;
// @29:18188
  CFG4 \exu_result_mux_sel_1_iv[1]  (
	.A(ifu_expipe_resp_ireg[14]),
	.B(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.C(rv32i_dec_exu_result_mux_sel_m[1]),
	.D(rv32c_dec_exu_result_mux_sel_m[1]),
	.Y(exu_result_mux_sel_de[1])
);
defparam \exu_result_mux_sel_1_iv[1] .INIT=16'hFFF8;
// @29:9739
  CFG2 ex_retr_exu_res_accept_retr_3_0 (
	.A(N_134),
	.B(stall_retr_Z),
	.Y(instr_completing_ex_3_0)
);
defparam ex_retr_exu_res_accept_retr_3_0.INIT=4'h1;
// @29:8177
  CFG4 ifu_expipe_resp_ready_a2_1_RNO (
	.A(instr_inhibit_ex_i_0),
	.B(stage_state_ex),
	.C(lsu_flush_1z),
	.D(gpr_rs2_rd_valid_ex_Z),
	.Y(d_N_3_mux_0)
);
defparam ifu_expipe_resp_ready_a2_1_RNO.INIT=16'h0800;
// @29:9664
  CFG3 lsu_op_complete_ex_s (
	.A(lsu_flush_1z),
	.B(instr_inhibit_ex_i_0),
	.C(un6_lsu_op_complete_ex_Z),
	.Y(lsu_op_complete_ex_out)
);
defparam lsu_op_complete_ex_s.INIT=8'hFB;
// @29:9352
  CFG3 gpr_rd_rs1_complete_ex_s (
	.A(de_ex_pipe_gpr_rs1_rd_valid_ex),
	.B(stage_state_ex),
	.C(un1_instr_inhibit_ex_1z),
	.Y(gpr_rd_rs1_complete_ex_out)
);
defparam gpr_rd_rs1_complete_ex_s.INIT=8'hF7;
// @29:10024
  CFG4 gpr_rs1_rd_valid_mux_0 (
	.A(de_ex_pipe_gpr_rs1_rd_valid_ex),
	.B(gpr_rs1_rd_valid_mux_0_tz_7_Z),
	.C(gpr_wr_en_retr_1z),
	.D(un1_gpr_wr_mux_sel_ex_i),
	.Y(gpr_rs1_rd_valid_mux)
);
defparam gpr_rs1_rd_valid_mux_0.INIT=16'h8A00;
// @29:18188
  CFG4 \operand1_mux_sel_1_iv[0]  (
	.A(rv32c_dec_operand1_mux_sel_m_0[0]),
	.B(rv32i_dec_operand1_mux_sel[0]),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.Y(operand1_mux_sel_de[0])
);
defparam \operand1_mux_sel_1_iv[0] .INIT=16'hEAC0;
// @29:9542
  CFG4 \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_8  (
	.A(un3_branch_cond_ex[0]),
	.B(stage_state_ex),
	.C(un1_instr_inhibit_ex_1z),
	.D(un3_branch_cond_ex[1]),
	.Y(N_1382)
);
defparam \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_8 .INIT=16'h0037;
// @29:9519
  CFG4 \bcu_operand0_mux_sel_1_iv_2_RNI4QKCR[0]  (
	.A(un1_instruction_22_i),
	.B(rv32c_dec_mnemonic1725_m_1),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(bcu_operand0_mux_sel_1_iv_2_Z[0]),
	.Y(bcu_operand0_mux_sel_1_iv_i_0)
);
defparam \bcu_operand0_mux_sel_1_iv_2_RNI4QKCR[0] .INIT=16'h00EF;
// @29:13195
  CFG4 \rv32i_dec_gpr_rs1_rd_valid.m18_1_0  (
	.A(ifu_expipe_resp_ireg[2]),
	.B(ifu_expipe_resp_ireg[4]),
	.C(N_4),
	.D(N_46_mux),
	.Y(N_19_1)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m18_1_0 .INIT=16'h0145;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[4]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[4]),
	.D(lsu_resp_rd_data[4]),
	.Y(gpr_wr_data_retr_2[4])
);
defparam \gpr_wr_data_retr_3_2[4] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[18]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[18]),
	.D(lsu_resp_rd_data[18]),
	.Y(gpr_wr_data_retr_2[18])
);
defparam \gpr_wr_data_retr_3_2[18] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[21]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[21]),
	.D(lsu_resp_rd_data[21]),
	.Y(gpr_wr_data_retr_2[21])
);
defparam \gpr_wr_data_retr_3_2[21] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[23]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[23]),
	.D(lsu_resp_rd_data[23]),
	.Y(gpr_wr_data_retr_2[23])
);
defparam \gpr_wr_data_retr_3_2[23] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[22]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[22]),
	.D(lsu_resp_rd_data[22]),
	.Y(gpr_wr_data_retr_2[22])
);
defparam \gpr_wr_data_retr_3_2[22] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[19]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[19]),
	.D(lsu_resp_rd_data[19]),
	.Y(gpr_wr_data_retr_2[19])
);
defparam \gpr_wr_data_retr_3_2[19] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[14]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[14]),
	.D(lsu_resp_rd_data[14]),
	.Y(gpr_wr_data_retr_2[14])
);
defparam \gpr_wr_data_retr_3_2[14] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[28]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[28]),
	.D(lsu_resp_rd_data[28]),
	.Y(gpr_wr_data_retr_2[28])
);
defparam \gpr_wr_data_retr_3_2[28] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[13]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[13]),
	.D(lsu_resp_rd_data[13]),
	.Y(gpr_wr_data_retr_2[13])
);
defparam \gpr_wr_data_retr_3_2[13] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[17]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[17]),
	.D(lsu_resp_rd_data[17]),
	.Y(gpr_wr_data_retr_2[17])
);
defparam \gpr_wr_data_retr_3_2[17] .INIT=16'hC480;
// @29:8177
  CFG4 ifu_expipe_resp_ready_9_RNO_1 (
	.A(un6_lsu_op_complete_ex_Z),
	.B(instr_accepted_retr_2_0_Z),
	.C(instr_inhibit_ex_i_0),
	.D(un6_shift_op_complete_ex),
	.Y(instr_completing_ex_3_s_1_0)
);
defparam ifu_expipe_resp_ready_9_RNO_1.INIT=16'hBB3B;
// @29:18188
  CFG4 \exu_result_mux_sel_1_iv[0]  (
	.A(rv32c_dec_exu_result_mux_sel_m[0]),
	.B(rv32i_dec_exu_result_mux_sel_m[0]),
	.C(un1_instruction_29_Z),
	.D(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.Y(exu_result_mux_sel_de[0])
);
defparam \exu_result_mux_sel_1_iv[0] .INIT=16'hFEEE;
// @29:9664
  CFG4 lsu_op_complete_ex_d (
	.A(lsu_flush_1z),
	.B(lsu_req_ready),
	.C(instr_inhibit_ex_i_0),
	.D(un6_lsu_op_complete_ex_Z),
	.Y(lsu_op_complete_ex_d_Z)
);
defparam lsu_op_complete_ex_d.INIT=16'hFFEF;
// @29:9948
  CFG4 \rv32i_dec_alu_op_sel_4_.gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_2_u_0  (
	.A(instr_inhibit_ex_i_0),
	.B(instr_accepted_retr_2_1z),
	.C(de_ex_pipe_gpr_wr_en_ex),
	.D(ex_retr_pipe_gpr_wr_en_retr_2_u_0_a2_0_1),
	.Y(ex_retr_pipe_gpr_wr_en_retr_2)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_2_u_0 .INIT=16'hB380;
// @29:6083
  CFG3 \un1_next_stage_state_retr_i_0[0]  (
	.A(instr_accepted_retr_2_1z),
	.B(stage_state_retr),
	.C(N_134),
	.Y(N_280)
);
defparam \un1_next_stage_state_retr_i_0[0] .INIT=8'hEA;
// @29:9406
  CFG4 \de_ex_pipe_shifter_unit_op_sel_ex_1_cZ[0]  (
	.A(rv32i_dec_shifter_unit_op_sel[0]),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(rv32c_dec_shifter_unit_op_sel_m[0]),
	.D(N_10),
	.Y(de_ex_pipe_shifter_unit_op_sel_ex_1[0])
);
defparam \de_ex_pipe_shifter_unit_op_sel_ex_1_cZ[0] .INIT=16'h00F8;
// @29:13195
  CFG3 \rv32i_dec_gpr_wr_valid_cnst.m16  (
	.A(N_46_mux),
	.B(ifu_expipe_resp_ireg[4]),
	.C(N_17_1_0),
	.Y(N_17_0)
);
defparam \rv32i_dec_gpr_wr_valid_cnst.m16 .INIT=8'hF8;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[15]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[15]),
	.D(lsu_resp_rd_data[15]),
	.Y(gpr_wr_data_retr_2[15])
);
defparam \gpr_wr_data_retr_3_2[15] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[30]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[30]),
	.D(lsu_resp_rd_data[30]),
	.Y(gpr_wr_data_retr_2[30])
);
defparam \gpr_wr_data_retr_3_2[30] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[31]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[31]),
	.D(lsu_resp_rd_data[31]),
	.Y(gpr_wr_data_retr_2[31])
);
defparam \gpr_wr_data_retr_3_2[31] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[8]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[8]),
	.D(lsu_resp_rd_data[8]),
	.Y(gpr_wr_data_retr_2[8])
);
defparam \gpr_wr_data_retr_3_2[8] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[0]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[0]),
	.D(lsu_resp_rd_data[0]),
	.Y(gpr_wr_data_retr_2[0])
);
defparam \gpr_wr_data_retr_3_2[0] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[5]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[5]),
	.D(lsu_resp_rd_data[5]),
	.Y(gpr_wr_data_retr_2[5])
);
defparam \gpr_wr_data_retr_3_2[5] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[25]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[25]),
	.D(lsu_resp_rd_data[25]),
	.Y(gpr_wr_data_retr_2[25])
);
defparam \gpr_wr_data_retr_3_2[25] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[26]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[26]),
	.D(lsu_resp_rd_data[26]),
	.Y(gpr_wr_data_retr_2[26])
);
defparam \gpr_wr_data_retr_3_2[26] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[10]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[10]),
	.D(lsu_resp_rd_data[10]),
	.Y(gpr_wr_data_retr_2[10])
);
defparam \gpr_wr_data_retr_3_2[10] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[27]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[27]),
	.D(lsu_resp_rd_data[27]),
	.Y(gpr_wr_data_retr_2[27])
);
defparam \gpr_wr_data_retr_3_2[27] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[4]  (
	.A(ex_retr_pipe_exu_result_retr[4]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[4]),
	.Y(gpr_wr_data_retr[4])
);
defparam \gpr_wr_data_retr_3[4] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[18]  (
	.A(ex_retr_pipe_exu_result_retr[18]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[18]),
	.Y(gpr_wr_data_retr[18])
);
defparam \gpr_wr_data_retr_3[18] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[24]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[24]),
	.D(lsu_resp_rd_data[24]),
	.Y(gpr_wr_data_retr_2[24])
);
defparam \gpr_wr_data_retr_3_2[24] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[21]  (
	.A(ex_retr_pipe_exu_result_retr[21]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[21]),
	.Y(gpr_wr_data_retr[21])
);
defparam \gpr_wr_data_retr_3[21] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[23]  (
	.A(ex_retr_pipe_exu_result_retr[23]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[23]),
	.Y(gpr_wr_data_retr[23])
);
defparam \gpr_wr_data_retr_3[23] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[22]  (
	.A(ex_retr_pipe_exu_result_retr[22]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[22]),
	.Y(gpr_wr_data_retr[22])
);
defparam \gpr_wr_data_retr_3[22] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[19]  (
	.A(ex_retr_pipe_exu_result_retr[19]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[19]),
	.Y(gpr_wr_data_retr[19])
);
defparam \gpr_wr_data_retr_3[19] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[16]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[16]),
	.D(lsu_resp_rd_data[16]),
	.Y(gpr_wr_data_retr_2[16])
);
defparam \gpr_wr_data_retr_3_2[16] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[14]  (
	.A(ex_retr_pipe_exu_result_retr[14]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[14]),
	.Y(gpr_wr_data_retr[14])
);
defparam \gpr_wr_data_retr_3[14] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[20]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[20]),
	.D(lsu_resp_rd_data[20]),
	.Y(gpr_wr_data_retr_2[20])
);
defparam \gpr_wr_data_retr_3_2[20] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[29]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[29]),
	.D(lsu_resp_rd_data[29]),
	.Y(gpr_wr_data_retr_2[29])
);
defparam \gpr_wr_data_retr_3_2[29] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[1]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[1]),
	.D(lsu_resp_rd_data[1]),
	.Y(gpr_wr_data_retr_2[1])
);
defparam \gpr_wr_data_retr_3_2[1] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[28]  (
	.A(ex_retr_pipe_exu_result_retr[28]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[28]),
	.Y(gpr_wr_data_retr[28])
);
defparam \gpr_wr_data_retr_3[28] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[13]  (
	.A(ex_retr_pipe_exu_result_retr[13]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[13]),
	.Y(gpr_wr_data_retr[13])
);
defparam \gpr_wr_data_retr_3[13] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[17]  (
	.A(ex_retr_pipe_exu_result_retr[17]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[17]),
	.Y(gpr_wr_data_retr[17])
);
defparam \gpr_wr_data_retr_3[17] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[9]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[9]),
	.D(lsu_resp_rd_data[9]),
	.Y(gpr_wr_data_retr_2[9])
);
defparam \gpr_wr_data_retr_3_2[9] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[6]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[6]),
	.D(lsu_resp_rd_data[6]),
	.Y(gpr_wr_data_retr_2[6])
);
defparam \gpr_wr_data_retr_3_2[6] .INIT=16'hC480;
// @29:8177
  CFG4 ifu_expipe_resp_ready_1 (
	.A(stage_state_de),
	.B(csr_trigger_wr_hzd_de_Z),
	.C(instr_completing_ex_3_0),
	.D(instr_accepted_retr_2_0_Z),
	.Y(ifu_expipe_resp_ready_1_Z)
);
defparam ifu_expipe_resp_ready_1.INIT=16'h1011;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4960_1_i (
	.A(rv32i_dec_mnemonic4956),
	.B(rv32i_dec_mnemonic4957),
	.C(rv32i_instr_decoded_8),
	.D(un1_rv32i_dec_mnemonic4960_1_i_8_Z),
	.Y(rv32i_instr_decoded)
);
defparam un1_rv32i_dec_mnemonic4960_1_i.INIT=16'hFFFE;
// @29:9542
  CFG4 \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2  (
	.A(un18_lsu_op_str_ex_1_Z),
	.B(N_1382),
	.C(bcu_op_completing_ex_3_0_i_o2_3_0),
	.D(un1_gpr_wr_mux_sel_ex_i),
	.Y(N_870)
);
defparam \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2 .INIT=16'h4044;
// @29:9542
  CFG4 \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_2  (
	.A(lsu_op_ex_pipe_reg[3]),
	.B(N_574),
	.C(un1_gpr_wr_mux_sel_ex_i),
	.D(N_1382),
	.Y(N_873)
);
defparam \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_2 .INIT=16'h8000;
// @29:18188
  CFG4 gpr_rs2_rd_valid_iv (
	.A(rv32c_dec_gpr_rs2_rd_valid_m),
	.B(rv32m_dec_gpr_wr_valid_m),
	.C(rv32i_dec_gpr_rs2_rd_valid_m_3_0),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(gpr_rs2_rd_valid_de)
);
defparam gpr_rs2_rd_valid_iv.INIT=16'hFEEE;
// @29:18188
  CFG4 bcu_op_sel_iv_RNO (
	.A(N_24_mux),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(rv32i_dec_mnemonic4958),
	.D(rv32i_dec_mnemonic4959),
	.Y(rv32i_dec_bcu_op_sel_m)
);
defparam bcu_op_sel_iv_RNO.INIT=16'hCCC4;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[15]  (
	.A(ex_retr_pipe_exu_result_retr[15]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[15]),
	.Y(gpr_wr_data_retr[15])
);
defparam \gpr_wr_data_retr_3[15] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[30]  (
	.A(ex_retr_pipe_exu_result_retr[30]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[30]),
	.Y(gpr_wr_data_retr[30])
);
defparam \gpr_wr_data_retr_3[30] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[31]  (
	.A(ex_retr_pipe_exu_result_retr[31]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[31]),
	.Y(gpr_wr_data_retr[31])
);
defparam \gpr_wr_data_retr_3[31] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[8]  (
	.A(ex_retr_pipe_exu_result_retr[8]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[8]),
	.Y(gpr_wr_data_retr[8])
);
defparam \gpr_wr_data_retr_3[8] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[0]  (
	.A(ex_retr_pipe_exu_result_retr[0]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[0]),
	.Y(gpr_wr_data_retr[0])
);
defparam \gpr_wr_data_retr_3[0] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[5]  (
	.A(ex_retr_pipe_exu_result_retr[5]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[5]),
	.Y(gpr_wr_data_retr[5])
);
defparam \gpr_wr_data_retr_3[5] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[25]  (
	.A(ex_retr_pipe_exu_result_retr[25]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[25]),
	.Y(gpr_wr_data_retr[25])
);
defparam \gpr_wr_data_retr_3[25] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[26]  (
	.A(ex_retr_pipe_exu_result_retr[26]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[26]),
	.Y(gpr_wr_data_retr[26])
);
defparam \gpr_wr_data_retr_3[26] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[10]  (
	.A(ex_retr_pipe_exu_result_retr[10]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[10]),
	.Y(gpr_wr_data_retr[10])
);
defparam \gpr_wr_data_retr_3[10] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[27]  (
	.A(ex_retr_pipe_exu_result_retr[27]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[27]),
	.Y(gpr_wr_data_retr[27])
);
defparam \gpr_wr_data_retr_3[27] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[12]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[12]),
	.D(lsu_resp_rd_data[12]),
	.Y(gpr_wr_data_retr_2[12])
);
defparam \gpr_wr_data_retr_3_2[12] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[2]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[2]),
	.D(lsu_resp_rd_data[2]),
	.Y(gpr_wr_data_retr_2[2])
);
defparam \gpr_wr_data_retr_3_2[2] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[24]  (
	.A(ex_retr_pipe_exu_result_retr[24]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[24]),
	.Y(gpr_wr_data_retr[24])
);
defparam \gpr_wr_data_retr_3[24] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[16]  (
	.A(ex_retr_pipe_exu_result_retr[16]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[16]),
	.Y(gpr_wr_data_retr[16])
);
defparam \gpr_wr_data_retr_3[16] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[20]  (
	.A(ex_retr_pipe_exu_result_retr[20]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[20]),
	.Y(gpr_wr_data_retr[20])
);
defparam \gpr_wr_data_retr_3[20] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[29]  (
	.A(ex_retr_pipe_exu_result_retr[29]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[29]),
	.Y(gpr_wr_data_retr[29])
);
defparam \gpr_wr_data_retr_3[29] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[1]  (
	.A(ex_retr_pipe_exu_result_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[1]),
	.Y(gpr_wr_data_retr[1])
);
defparam \gpr_wr_data_retr_3[1] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[9]  (
	.A(ex_retr_pipe_exu_result_retr[9]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[9]),
	.Y(gpr_wr_data_retr[9])
);
defparam \gpr_wr_data_retr_3[9] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[6]  (
	.A(ex_retr_pipe_exu_result_retr[6]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[6]),
	.Y(gpr_wr_data_retr[6])
);
defparam \gpr_wr_data_retr_3[6] .INIT=16'hFF08;
// @29:13195
  CFG4 un1_rv32i_dec_mnemonic4915_1 (
	.A(rv32i_dec_fence_Z),
	.B(rv32i_instr_decoded),
	.C(rv32i_dec_mnemonic4960),
	.D(un1_rv32i_dec_mnemonic4915_1_7_Z),
	.Y(un1_rv32i_dec_mnemonic4915_1_Z)
);
defparam un1_rv32i_dec_mnemonic4915_1.INIT=16'hFFFB;
// @29:13195
  CFG2 un1_rv32i_dec_mnemonic4911 (
	.A(rv32i_instr_decoded),
	.B(un1_rv32i_dec_mnemonic4911_6_Z),
	.Y(un1_rv32i_dec_mnemonic4911_Z)
);
defparam un1_rv32i_dec_mnemonic4911.INIT=4'hD;
// @29:8177
  CFG4 lsu_op_completing_ex_0_RNIFVEOJ (
	.A(lsu_op_completing_ex_0_1z),
	.B(lsu_req_ready),
	.C(N_1382),
	.D(un6_lsu_op_complete_ex_Z),
	.Y(bcu_m6_i_a4_0_d)
);
defparam lsu_op_completing_ex_0_RNIFVEOJ.INIT=16'h0010;
// @29:18099
  CFG2 case_dec_gpr_rs2_rd_sel_0_sqmuxa (
	.A(mnemonic538),
	.B(rv32i_instr_decoded),
	.Y(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z)
);
defparam case_dec_gpr_rs2_rd_sel_0_sqmuxa.INIT=4'h8;
// @29:13195
  CFG4 \rv32i_dec_gpr_wr_valid_cnst.m19  (
	.A(ifu_expipe_resp_ireg[6]),
	.B(ifu_expipe_resp_ireg[13]),
	.C(rv32i_dec_alu_op_sel_0_a5_2_1_0_Z[2]),
	.D(N_17_0),
	.Y(N_20)
);
defparam \rv32i_dec_gpr_wr_valid_cnst.m19 .INIT=16'h2A7F;
// @29:13195
  CFG4 \rv32i_dec_gpr_rs1_rd_valid.m28  (
	.A(N_19_2),
	.B(ifu_expipe_resp_ireg[6]),
	.C(N_19_1),
	.D(N_28),
	.Y(N_29)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m28 .INIT=16'hCD01;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[7]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[7]),
	.D(lsu_resp_rd_data[7]),
	.Y(gpr_wr_data_retr_2[7])
);
defparam \gpr_wr_data_retr_3_2[7] .INIT=16'hC480;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[12]  (
	.A(ex_retr_pipe_exu_result_retr[12]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[12]),
	.Y(gpr_wr_data_retr[12])
);
defparam \gpr_wr_data_retr_3[12] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[2]  (
	.A(ex_retr_pipe_exu_result_retr[2]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[2]),
	.Y(gpr_wr_data_retr[2])
);
defparam \gpr_wr_data_retr_3[2] .INIT=16'hFF08;
// @29:9542
  CFG4 \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_5_5_1  (
	.A(un3_branch_cond_ex[0]),
	.B(un3_branch_cond_ex[1]),
	.C(N_870),
	.D(N_873),
	.Y(bcu_op_completing_ex_3_0_i_5_5_1)
);
defparam \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_5_5_1 .INIT=16'hFFF8;
// @29:18188
  CFG3 bcu_op_sel_iv (
	.A(un1_debug_exit_Z),
	.B(rv32i_dec_bcu_op_sel_m),
	.C(rv32c_dec_bcu_op_sel_m),
	.Y(bcu_op_sel_de)
);
defparam bcu_op_sel_iv.INIT=8'hFE;
// @29:18188
  CFG4 \rv32i_dec_alu_op_sel_4_.de_ex_pipe_illegal_instr_ex_2_1_RNO  (
	.A(rv32i_dec_mnemonic4958),
	.B(trace_priv_i),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(rv32i_instr_decoded),
	.Y(rv32i_dec_illegal_instr_m)
);
defparam \rv32i_dec_alu_op_sel_4_.de_ex_pipe_illegal_instr_ex_2_1_RNO .INIT=16'h2070;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[7]  (
	.A(ex_retr_pipe_exu_result_retr[7]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[7]),
	.Y(gpr_wr_data_retr[7])
);
defparam \gpr_wr_data_retr_3[7] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[3]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[3]),
	.D(lsu_resp_rd_data[3]),
	.Y(gpr_wr_data_retr_2[3])
);
defparam \gpr_wr_data_retr_3_2[3] .INIT=16'hC480;
// @29:9542
  CFG4 \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_5_5_2  (
	.A(bcu_op_completing_ex_3_0_i_5_5_1),
	.B(exu_result_valid_ex),
	.C(un3_branch_cond_ex[1]),
	.D(instr_inhibit_ex_i_0),
	.Y(bcu_op_completing_ex_3_0_i_5_5_2)
);
defparam \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_5_5_2 .INIT=16'hBAAA;
// @29:18188
  CFG3 \gpr_wr_sel_1_iv_RNO[3]  (
	.A(un1_rv32i_dec_mnemonic4915_1_Z),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[10]),
	.Y(rv32i_dec_gpr_wr_sel_m[3])
);
defparam \gpr_wr_sel_1_iv_RNO[3] .INIT=8'h40;
// @29:18099
  CFG4 case_dec_gpr_rs2_rd_sel_3_sqmuxa_0_a2 (
	.A(mnemonic538),
	.B(rv32c_instr_decoded),
	.C(rv32m_dec_gpr_wr_valid),
	.D(rv32i_instr_decoded),
	.Y(case_dec_gpr_rs2_rd_sel_3_sqmuxa)
);
defparam case_dec_gpr_rs2_rd_sel_3_sqmuxa_0_a2.INIT=16'h0002;
// @29:18188
  CFG3 \gpr_rs1_rd_sel_1_iv_RNO[0]  (
	.A(un1_rv32i_dec_mnemonic4911_Z),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[15]),
	.Y(rv32i_dec_gpr_rs1_rd_sel_m[0])
);
defparam \gpr_rs1_rd_sel_1_iv_RNO[0] .INIT=8'h40;
// @29:18188
  CFG3 \gpr_rs1_rd_sel_1_iv_RNO_0[2]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[17]),
	.C(un1_rv32i_dec_mnemonic4911_Z),
	.Y(rv32i_dec_gpr_rs1_rd_sel_m[2])
);
defparam \gpr_rs1_rd_sel_1_iv_RNO_0[2] .INIT=8'h08;
// @29:18188
  CFG3 \gpr_wr_sel_1_iv_RNO_0[0]  (
	.A(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.B(ifu_expipe_resp_ireg[7]),
	.C(un1_rv32i_dec_mnemonic4915_1_Z),
	.Y(rv32i_dec_gpr_wr_sel_m[0])
);
defparam \gpr_wr_sel_1_iv_RNO_0[0] .INIT=8'h08;
// @29:9230
  CFG4 \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2_u  (
	.A(gpr_rs2_rd_valid_de),
	.B(N_3733_i),
	.C(debug_gpr_req_rd_en),
	.D(trace_priv_i),
	.Y(de_ex_pipe_gpr_rs2_rd_valid_ex_2)
);
defparam \rv32i_dec_alu_op_sel_4_.gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2_u .INIT=16'hF088;
// @29:13195
  CFG3 \rv32i_dec_gpr_wr_valid_cnst.m25  (
	.A(N_20),
	.B(ifu_expipe_resp_ireg[2]),
	.C(i18_mux),
	.Y(N_26_0)
);
defparam \rv32i_dec_gpr_wr_valid_cnst.m25 .INIT=8'hD1;
// @29:18188
  CFG3 rv32c_instr_decoded_iv_RNI9ERQI (
	.A(rv32c_instr_decoded),
	.B(rv32i_instr_decoded),
	.C(mnemonic538),
	.Y(N_360_i)
);
defparam rv32c_instr_decoded_iv_RNI9ERQI.INIT=8'hE0;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[3]  (
	.A(ex_retr_pipe_exu_result_retr[3]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[3]),
	.Y(gpr_wr_data_retr[3])
);
defparam \gpr_wr_data_retr_3[3] .INIT=16'hFF08;
// @29:9986
  CFG4 \gpr_wr_data_retr_3_2[11]  (
	.A(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.C(sw_csr_rd_data_retr[11]),
	.D(lsu_resp_rd_data[11]),
	.Y(gpr_wr_data_retr_2[11])
);
defparam \gpr_wr_data_retr_3_2[11] .INIT=16'hC480;
// @29:18188
  CFG4 \gpr_rs1_rd_sel_1_iv_0[4]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[19]),
	.D(un1_rv32i_dec_mnemonic4911_Z),
	.Y(gpr_rs1_rd_sel_1_iv_0_Z[4])
);
defparam \gpr_rs1_rd_sel_1_iv_0[4] .INIT=16'hA0E0;
// @29:18188
  CFG4 \gpr_wr_sel_1_iv_0[4]  (
	.A(un1_rv32i_dec_mnemonic4915_1_Z),
	.B(ifu_expipe_resp_ireg[11]),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.Y(gpr_wr_sel_1_iv_0_Z[4])
);
defparam \gpr_wr_sel_1_iv_0[4] .INIT=16'hCC40;
// @29:18188
  CFG4 \gpr_rs1_rd_sel_1_iv_0[1]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[16]),
	.D(un1_rv32i_dec_mnemonic4911_Z),
	.Y(gpr_rs1_rd_sel_1_iv_0_Z[1])
);
defparam \gpr_rs1_rd_sel_1_iv_0[1] .INIT=16'hA0E0;
// @29:18188
  CFG4 \gpr_rs1_rd_sel_1_iv_0[3]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[18]),
	.D(un1_rv32i_dec_mnemonic4911_Z),
	.Y(gpr_rs1_rd_sel_1_iv_0_Z[3])
);
defparam \gpr_rs1_rd_sel_1_iv_0[3] .INIT=16'hA0E0;
// @29:18188
  CFG4 \gpr_wr_sel_1_iv_0[2]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[9]),
	.D(un1_rv32i_dec_mnemonic4915_1_Z),
	.Y(gpr_wr_sel_1_iv_0_Z[2])
);
defparam \gpr_wr_sel_1_iv_0[2] .INIT=16'hA0E0;
// @29:18188
  CFG4 \gpr_wr_sel_1_iv_0[1]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.C(ifu_expipe_resp_ireg[8]),
	.D(un1_rv32i_dec_mnemonic4915_1_Z),
	.Y(gpr_wr_sel_1_iv_0_Z[1])
);
defparam \gpr_wr_sel_1_iv_0[1] .INIT=16'hA0E0;
// @29:9542
  CFG4 \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_5_5_3  (
	.A(N_816),
	.B(un1_instr_inhibit_ex_1z),
	.C(N_552),
	.D(bcu_op_completing_ex_3_0_i_5_5_2),
	.Y(bcu_op_completing_ex_3_0_i_5_5_3)
);
defparam \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_5_5_3 .INIT=16'hFF20;
// @29:13195
  CFG4 \rv32i_dec_gpr_rs1_rd_valid.m35_0  (
	.A(N_149),
	.B(rv32i_dec_mnemonic4948),
	.C(rv32i_dec_mnemonic4959),
	.D(N_29),
	.Y(m35_0)
);
defparam \rv32i_dec_gpr_rs1_rd_valid.m35_0 .INIT=16'h0103;
// @29:8387
  CFG4 \rv32i_dec_alu_op_sel_4_.de_ex_pipe_illegal_instr_ex_2_1  (
	.A(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.B(rv32i_dec_illegal_instr_m),
	.C(rv32c_dec_illegal_instr_m_0),
	.D(case_dec_gpr_rs2_rd_sel_3_sqmuxa),
	.Y(de_ex_pipe_illegal_instr_ex_2_1)
);
defparam \rv32i_dec_alu_op_sel_4_.de_ex_pipe_illegal_instr_ex_2_1 .INIT=16'hFFEC;
// @29:9986
  CFG4 \gpr_wr_data_retr_3[11]  (
	.A(ex_retr_pipe_exu_result_retr[11]),
	.B(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(gpr_wr_data_retr_2[11]),
	.Y(gpr_wr_data_retr[11])
);
defparam \gpr_wr_data_retr_3[11] .INIT=16'hFF08;
// @29:18188
  CFG4 \gpr_wr_sel_1_iv[3]  (
	.A(ifu_expipe_resp_ireg[10]),
	.B(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.C(rv32i_dec_gpr_wr_sel_m[3]),
	.D(rv32c_dec_gpr_wr_sel_m[3]),
	.Y(gpr_wr_sel_de[3])
);
defparam \gpr_wr_sel_1_iv[3] .INIT=16'hFFF8;
// @29:18188
  CFG3 \gpr_rs1_rd_sel_1_iv[3]  (
	.A(gpr_rs1_rd_sel_1_iv_0_Z[3]),
	.B(rv32c_dec_gpr_rs1_rd_sel[3]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.Y(gpr_rs1_rd_sel_de[3])
);
defparam \gpr_rs1_rd_sel_1_iv[3] .INIT=8'hEA;
// @29:18188
  CFG4 \gpr_rs1_rd_sel_1_iv[0]  (
	.A(ifu_expipe_resp_ireg[15]),
	.B(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.C(rv32i_dec_gpr_rs1_rd_sel_m[0]),
	.D(rv32c_dec_gpr_rs1_rd_sel_m[0]),
	.Y(gpr_rs1_rd_sel_de[0])
);
defparam \gpr_rs1_rd_sel_1_iv[0] .INIT=16'hFFF8;
// @29:18188
  CFG4 \gpr_rs1_rd_sel_1_iv[4]  (
	.A(ifu_expipe_resp_ireg[11]),
	.B(rv32c_dec_gpr_rs1_rd_sel_tz[4]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(gpr_rs1_rd_sel_1_iv_0_Z[4]),
	.Y(gpr_rs1_rd_sel_de[4])
);
defparam \gpr_rs1_rd_sel_1_iv[4] .INIT=16'hFF80;
// @29:18188
  CFG4 \gpr_rs1_rd_sel_1_iv[2]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(ifu_expipe_resp_ireg[17]),
	.C(rv32c_dec_gpr_rs1_rd_sel_m[2]),
	.D(rv32i_dec_gpr_rs1_rd_sel_m[2]),
	.Y(gpr_rs1_rd_sel_de[2])
);
defparam \gpr_rs1_rd_sel_1_iv[2] .INIT=16'hFFF8;
// @29:18188
  CFG4 \gpr_wr_sel_1_iv[4]  (
	.A(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.B(gpr_wr_sel_1_iv_0_Z[4]),
	.C(N_382),
	.D(rv32c_dec_gpr_wr_sel_sn_N_10_mux),
	.Y(gpr_wr_sel_de[4])
);
defparam \gpr_wr_sel_1_iv[4] .INIT=16'hECCC;
// @29:18188
  CFG4 \gpr_rs1_rd_sel_1_iv[1]  (
	.A(instruction_m_0[8]),
	.B(rv32c_dec_gpr_rs1_rd_sel_0_iv_2_Z[1]),
	.C(gpr_rs1_rd_sel_1_iv_0_Z[1]),
	.D(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.Y(gpr_rs1_rd_sel_de[1])
);
defparam \gpr_rs1_rd_sel_1_iv[1] .INIT=16'hFEF0;
// @29:18188
  CFG4 \gpr_wr_sel_1_iv[2]  (
	.A(rv32c_dec_gpr_wr_sel_1_Z[2]),
	.B(rv32c_dec_gpr_wr_sel_2_Z[2]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(gpr_wr_sel_1_iv_0_Z[2]),
	.Y(gpr_wr_sel_de[2])
);
defparam \gpr_wr_sel_1_iv[2] .INIT=16'hFFE0;
// @29:18188
  CFG4 \gpr_wr_sel_1_iv[1]  (
	.A(rv32c_dec_gpr_wr_sel_1_Z[1]),
	.B(rv32c_dec_gpr_wr_sel_2_Z[1]),
	.C(case_dec_gpr_rs2_rd_sel_2_sqmuxa_Z),
	.D(gpr_wr_sel_1_iv_0_Z[1]),
	.Y(gpr_wr_sel_de[1])
);
defparam \gpr_wr_sel_1_iv[1] .INIT=16'hFFE0;
// @29:18188
  CFG4 \gpr_wr_sel_1_iv[0]  (
	.A(case_dec_gpr_rs2_rd_sel_1_sqmuxa_Z),
	.B(ifu_expipe_resp_ireg[7]),
	.C(rv32c_dec_gpr_wr_sel_m[0]),
	.D(rv32i_dec_gpr_wr_sel_m[0]),
	.Y(gpr_wr_sel_de[0])
);
defparam \gpr_wr_sel_1_iv[0] .INIT=16'hFFF8;
// @29:13195
  CFG4 \rv32i_dec_gpr_wr_valid_cnst.m31  (
	.A(ifu_expipe_resp_ireg[3]),
	.B(N_91),
	.C(rv32i_dec_gpr_wr_valid_cnst_1),
	.D(N_26_0),
	.Y(rv32i_dec_gpr_wr_valid_cnst)
);
defparam \rv32i_dec_gpr_wr_valid_cnst.m31 .INIT=16'hD080;
// @29:18188
  CFG3 gpr_rs1_rd_valid_iv_RNO (
	.A(rv32i_instr_decoded_8),
	.B(m35_0),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.Y(rv32i_dec_gpr_rs1_rd_valid_m)
);
defparam gpr_rs1_rd_valid_iv_RNO.INIT=8'hB0;
// @29:9542
  CFG4 ifu_expipe_req_branch_excpt_req_valid_RNO_0 (
	.A(instr_inhibit_ex_i_0),
	.B(N_130_0),
	.C(un3_branch_cond_ex[0]),
	.D(un3_branch_cond_ex[1]),
	.Y(d_N_3_mux_1)
);
defparam ifu_expipe_req_branch_excpt_req_valid_RNO_0.INIT=16'h0020;
// @29:9542
  CFG4 \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_5_5  (
	.A(N_581),
	.B(N_876),
	.C(bcu_op_completing_ex_3_0_i_5_5_3),
	.D(bcu_op_completing_ex_3_0_i_a2_1_0),
	.Y(bcu_op_completing_ex_3_0_i_5_5)
);
defparam \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_5_5 .INIT=16'hFEFC;
// @29:8387
  CFG4 \rv32i_dec_alu_op_sel_4_.de_ex_pipe_illegal_instr_ex_2  (
	.A(csr_wr_illegal_i_4),
	.B(de_ex_pipe_illegal_instr_ex_2_1),
	.C(N_16_0),
	.D(csr_wr_illegal_i_5),
	.Y(de_ex_pipe_illegal_instr_ex_2)
);
defparam \rv32i_dec_alu_op_sel_4_.de_ex_pipe_illegal_instr_ex_2 .INIT=16'hCFDF;
// @29:8177
  CFG3 \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_5_5_RNINTDLH  (
	.A(bcu_op_completing_ex_3_0_i_a2_1_0),
	.B(bcu_op_completing_ex_3_0_i_5_5),
	.C(ifu_expipe_req_branch_excpt_req_ready),
	.Y(ifu_m6_1)
);
defparam \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_5_5_RNINTDLH .INIT=8'h31;
// @29:9542
  CFG3 \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_1_1  (
	.A(bcu_op_completing_ex_3_0_i_a2_1_0),
	.B(bcu_op_completing_ex_3_0_i_5_5),
	.C(ifu_expipe_req_branch_excpt_req_ready),
	.Y(bcu_op_completing_ex_3_0_i_5)
);
defparam \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_1_1 .INIT=8'hCE;
// @29:18188
  CFG3 gpr_rs1_rd_valid_iv (
	.A(un1_debug_exit_Z),
	.B(rv32i_dec_gpr_rs1_rd_valid_m),
	.C(gpr_rs1_rd_valid_iv_1_Z),
	.Y(gpr_rs1_rd_valid_de)
);
defparam gpr_rs1_rd_valid_iv.INIT=8'hFE;
// @29:9739
  CFG4 ex_retr_exu_res_accept_retr_3 (
	.A(instr_completing_ex_3_0),
	.B(un4_exu_res_req_retr),
	.C(exu_result_valid_ex),
	.D(N_130_0),
	.Y(ex_retr_exu_res_accept_retr_3_Z)
);
defparam ex_retr_exu_res_accept_retr_3.INIT=16'h20A8;
// @29:9542
  CFG4 ifu_expipe_req_branch_excpt_req_valid (
	.A(cmp_cond),
	.B(exu_result_valid_ex),
	.C(ifu_m1_e_0_1),
	.D(d_N_3_mux_1),
	.Y(ifu_expipe_req_branch_excpt_req_valid_1z)
);
defparam ifu_expipe_req_branch_excpt_req_valid.INIT=16'hBF80;
// @29:18188
  CFG4 gpr_wr_valid_iv_RNO (
	.A(un1_rv32i_dec_mnemonic4950_1_Z),
	.B(un83_rv32i_dec_gpr_wr_valid),
	.C(case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z),
	.D(rv32i_dec_gpr_wr_valid_cnst),
	.Y(rv32i_dec_gpr_wr_valid_m)
);
defparam gpr_wr_valid_iv_RNO.INIT=16'h7020;
// @29:9681
  CFG4 lsu_req_valid (
	.A(un9_lsu_req_valid_Z),
	.B(N_130_0),
	.C(un8_lsu_req_valid_0_Z),
	.D(lsu_req_valid_3_Z),
	.Y(lsu_req_valid_1z)
);
defparam lsu_req_valid.INIT=16'hA200;
// @29:9532
  CFG2 \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_8_RNI6IGE8  (
	.A(ex_retr_exu_res_accept_retr_3_Z),
	.B(N_1382),
	.Y(bcu_N_5)
);
defparam \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_8_RNI6IGE8 .INIT=4'h4;
// @29:9340
  CFG4 un7_gpr_rd_rs1_completing_ex_0 (
	.A(un16_gpr_rd_rs1_completing_ex_1_Z),
	.B(ex_retr_exu_res_accept_retr_3_Z),
	.C(de_ex_pipe_operand0_mux_sel_ex_0),
	.D(un6_alu_op_complete_ex),
	.Y(un7_gpr_rd_rs1_completing_ex_0_Z)
);
defparam un7_gpr_rd_rs1_completing_ex_0.INIT=16'hEEEC;
// @29:9966
  CFG2 exu_update_result_reg (
	.A(ex_retr_exu_res_accept_retr_3_Z),
	.B(trace_priv_i),
	.Y(exu_update_result_reg_1z)
);
defparam exu_update_result_reg.INIT=4'hE;
// @29:9663
  CFG2 un1_lsu_op_completing_ex (
	.A(lsu_req_ready),
	.B(lsu_req_valid_1z),
	.Y(un1_lsu_op_completing_ex_Z)
);
defparam un1_lsu_op_completing_ex.INIT=4'h8;
// @29:8177
  CFG4 ifu_expipe_resp_ready_9_RNO_0 (
	.A(un6_lsu_op_complete_ex_Z),
	.B(lsu_op_completing_ex_0_1z),
	.C(instr_completing_ex_3_s_1_0),
	.D(ex_retr_exu_res_accept_retr_3_Z),
	.Y(instr_completing_ex_3_s_1_2)
);
defparam ifu_expipe_resp_ready_9_RNO_0.INIT=16'hFEF4;
// @29:9344
  CFG4 un9_gpr_rd_rs2_completing_ex (
	.A(de_ex_pipe_operand1_mux_sel_ex[1]),
	.B(de_ex_pipe_operand1_mux_sel_ex[0]),
	.C(un6_alu_op_complete_ex),
	.D(ex_retr_exu_res_accept_retr_3_Z),
	.Y(un9_gpr_rd_rs2_completing_ex_Z)
);
defparam un9_gpr_rd_rs2_completing_ex.INIT=16'hFFFE;
// @29:18188
  CFG3 gpr_wr_valid_iv (
	.A(rv32i_dec_gpr_wr_valid_m),
	.B(rv32m_dec_gpr_wr_valid_m),
	.C(rv32c_dec_gpr_wr_valid_m),
	.Y(gpr_wr_en_de)
);
defparam gpr_wr_valid_iv.INIT=8'hFE;
// @29:9437
  CFG4 \gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex_RNI0DBCQ[0]  (
	.A(instr_inhibit_ex_i_0),
	.B(ex_retr_exu_res_accept_retr_3_Z),
	.C(un3_branch_cond_ex[0]),
	.D(un3_branch_cond_ex[1]),
	.Y(alu_op_completing_ex)
);
defparam \gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex_RNI0DBCQ[0] .INIT=16'hD5DD;
// @29:9348
  CFG4 un6_alu_op_complete_ex_0_RNI5N4SD (
	.A(un6_alu_op_complete_ex),
	.B(lsu_op_complete_ex_out),
	.C(lsu_req_valid_1z),
	.D(ex_retr_exu_res_accept_retr_3_Z),
	.Y(lsu_op_complete_ex_0_1_0)
);
defparam un6_alu_op_complete_ex_0_RNI5N4SD.INIT=16'hFCA8;
// @29:9439
  CFG2 alu_op_complete_ex_s (
	.A(alu_op_completing_ex),
	.B(un6_alu_op_complete_ex),
	.Y(alu_op_complete_ex_out)
);
defparam alu_op_complete_ex_s.INIT=4'hE;
// @29:9344
  CFG4 un8_gpr_rd_rs2_completing_ex_0 (
	.A(un6_shift_op_complete_ex),
	.B(un21_gpr_rd_rs2_completing_ex_Z),
	.C(un9_gpr_rd_rs2_completing_ex_Z),
	.D(ex_retr_exu_res_accept_retr_3_Z),
	.Y(un8_gpr_rd_rs2_completing_ex_0_Z)
);
defparam un8_gpr_rd_rs2_completing_ex_0.INIT=16'hF0E0;
// @29:9340
  CFG4 un7_gpr_rd_rs1_completing_ex_0_RNIJKVCM (
	.A(un7_gpr_rd_rs1_completing_ex_0_Z),
	.B(lsu_req_ready),
	.C(lsu_op_complete_ex_out),
	.D(lsu_req_valid_1z),
	.Y(un7_m4_1)
);
defparam un7_gpr_rd_rs1_completing_ex_0_RNIJKVCM.INIT=16'hA8A0;
// @29:9532
  CFG4 bcu_op_complete_ex_0_RNIEDLOU (
	.A(bcu_m6_i_a4_0_1),
	.B(bcu_op_complete_ex_0_Z),
	.C(bcu_N_5),
	.D(lsu_req_valid_1z),
	.Y(bcu_m6_i)
);
defparam bcu_op_complete_ex_0_RNIEDLOU.INIT=16'hFCFE;
// @29:9348
  CFG4 un12_gpr_rd_rs3_completing_ex_0_RNISK3CQ (
	.A(un12_gpr_rd_rs3_completing_ex_0_Z),
	.B(un6_shift_op_complete_ex),
	.C(ex_retr_exu_res_accept_retr_3_Z),
	.D(lsu_op_complete_ex_0_1_0),
	.Y(lsu_op_complete_ex_0_1)
);
defparam un12_gpr_rd_rs3_completing_ex_0_RNISK3CQ.INIT=16'hFE00;
// @29:9542
  CFG4 \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_o2_2  (
	.A(lsu_req_valid_1z),
	.B(lsu_op_complete_ex_out),
	.C(lsu_req_ready),
	.D(ex_retr_exu_res_accept_retr_3_Z),
	.Y(N_773)
);
defparam \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_o2_2 .INIT=16'h13FF;
// @29:8177
  CFG4 un6_alu_op_complete_ex_0_RNIS5EL71 (
	.A(stage_state_ex),
	.B(un6_alu_op_complete_ex),
	.C(lsu_flush_1z),
	.D(alu_op_completing_ex),
	.Y(ifu_m8_i_1)
);
defparam un6_alu_op_complete_ex_0_RNIS5EL71.INIT=16'hFFFD;
// @29:9441
  CFG4 un7_shift_op_completing_ex (
	.A(lsu_op_completing_ex_0_1z),
	.B(un6_lsu_op_complete_ex_Z),
	.C(un1_lsu_op_completing_ex_Z),
	.D(ex_retr_exu_res_accept_retr_3_Z),
	.Y(un7_shift_op_completing_ex_Z)
);
defparam un7_shift_op_completing_ex.INIT=16'hFE32;
// @29:8177
  CFG3 ifu_expipe_resp_ready_a4_1_a0_1 (
	.A(instr_accepted_retr_2_0_Z),
	.B(bcu_m6_i_a4_0_1),
	.C(bcu_m6_i),
	.Y(ifu_expipe_resp_ready_a4_1_a0_1_Z)
);
defparam ifu_expipe_resp_ready_a4_1_a0_1.INIT=8'h02;
// @29:8177
  CFG2 ifu_expipe_resp_ready_a4_1_a1_0 (
	.A(bcu_m6_i),
	.B(instr_accepted_retr_2_0_Z),
	.Y(ifu_expipe_resp_ready_a4_1_a1_0_Z)
);
defparam ifu_expipe_resp_ready_a4_1_a1_0.INIT=4'h4;
// @29:9439
  CFG3 alu_op_complete_ex_a0_0 (
	.A(bcu_op_complete_ex_0_Z),
	.B(bcu_m6_i_a4_0_1),
	.C(bcu_N_5),
	.Y(alu_op_complete_ex_a0_0_Z)
);
defparam alu_op_complete_ex_a0_0.INIT=8'h01;
// @29:9532
  CFG3 \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_8_RNI42ICJ1  (
	.A(bcu_m6_i_a4_0_1),
	.B(bcu_m6_i),
	.C(lsu_req_ready),
	.Y(bcu_op_completing_ex_3_0_i_a2_8_RNI42ICJ1)
);
defparam \rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_8_RNI42ICJ1 .INIT=8'hCE;
// @29:8177
  CFG4 ifu_expipe_resp_ready_4_RNO (
	.A(ex_retr_exu_res_accept_retr_3_Z),
	.B(alu_op_complete_ex_out),
	.C(stage_state_ex),
	.D(lsu_flush_1z),
	.Y(ifu_m8_i_c)
);
defparam ifu_expipe_resp_ready_4_RNO.INIT=16'hFFEF;
// @29:8177
  CFG4 ifu_expipe_resp_ready_2 (
	.A(instr_accepted_retr_2_0_Z),
	.B(bcu_op_complete_ex_0_Z),
	.C(bcu_m6_i),
	.D(ifu_expipe_resp_ready_1_Z),
	.Y(ifu_expipe_resp_ready_2_Z)
);
defparam ifu_expipe_resp_ready_2.INIT=16'hDF00;
// @29:9439
  CFG4 alu_op_complete_ex_a1_1 (
	.A(bcu_op_completing_ex_3_0_i_a2_1_0),
	.B(un6_alu_op_complete_ex),
	.C(bcu_m6_i),
	.D(alu_op_completing_ex),
	.Y(alu_op_complete_ex_a1_1_Z)
);
defparam alu_op_complete_ex_a1_1.INIT=16'h0002;
// @29:9344
  CFG4 un8_gpr_rd_rs2_completing_ex_s (
	.A(un8_gpr_rd_rs2_completing_ex_0_Z),
	.B(lsu_req_ready),
	.C(lsu_op_complete_ex_out),
	.D(lsu_req_valid_1z),
	.Y(un8_gpr_rd_rs2_completing_ex_out_0)
);
defparam un8_gpr_rd_rs2_completing_ex_s.INIT=16'hA8A0;
// @29:9408
  CFG3 de_ex_pipe_shifter_unit_op_sel_ex7 (
	.A(un7_shift_op_completing_ex_Z),
	.B(N_3733_i),
	.C(instr_inhibit_ex_i_0),
	.Y(de_ex_pipe_shifter_unit_op_sel_ex7_1z)
);
defparam de_ex_pipe_shifter_unit_op_sel_ex7.INIT=8'hEF;
// @29:8177
  CFG4 bcu_op_complete_ex_0_RNIDE8052 (
	.A(bcu_m6_i),
	.B(bcu_op_complete_ex_0_Z),
	.C(ifu_m6_1),
	.D(bcu_m6_i_a4_0_d),
	.Y(ifu_N_6)
);
defparam bcu_op_complete_ex_0_RNIDE8052.INIT=16'h3327;
// @29:8177
  CFG4 ifu_expipe_resp_ready_a0_2_5_RNO (
	.A(bcu_op_completing_ex_3_0_i_5_5),
	.B(bcu_op_completing_ex_3_0_i_a2_1_0),
	.C(lsu_op_complete_ex_0_1),
	.D(bcu_m6_i),
	.Y(ifu_m2_0_a3_0_2)
);
defparam ifu_expipe_resp_ready_a0_2_5_RNO.INIT=16'h0010;
// @29:8666
  CFG3 lsu_op_complete_ex_d_RNITSSRU (
	.A(lsu_op_complete_ex_d_Z),
	.B(bcu_op_complete_ex),
	.C(lsu_op_complete_ex_0_1),
	.Y(un7_gpr_rd_rs3_completing_ex)
);
defparam lsu_op_complete_ex_d_RNITSSRU.INIT=8'h80;
// @29:9344
  CFG4 un8_gpr_rd_rs2_completing_ex (
	.A(bcu_op_complete_ex_0_Z),
	.B(un8_gpr_rd_rs2_completing_ex_out_0),
	.C(bcu_op_completing_ex_3_0_i_a2_8_RNI42ICJ1),
	.D(bcu_op_completing_ex_3_0_i_5),
	.Y(un8_gpr_rd_rs2_completing_ex_Z)
);
defparam un8_gpr_rd_rs2_completing_ex.INIT=16'h808C;
// @29:8177
  CFG4 ifu_expipe_resp_ready_6 (
	.A(bcu_op_completing_ex_3_0_i_5_5),
	.B(ifu_expipe_resp_ready_a4_1_a2_0_0_Z),
	.C(lsu_req_ready),
	.D(ifu_expipe_resp_ready_a4_1_a1_0_Z),
	.Y(ifu_expipe_resp_ready_6_Z)
);
defparam ifu_expipe_resp_ready_6.INIT=16'h53F3;
// @29:8177
  CFG4 ifu_expipe_resp_ready_4 (
	.A(ifu_expipe_resp_ready_a4_1_a0_1_Z),
	.B(ifu_m8_i_c),
	.C(bcu_op_completing_ex_3_0_i_5_5),
	.D(ifu_expipe_resp_ready_2_Z),
	.Y(ifu_expipe_resp_ready_4_Z)
);
defparam ifu_expipe_resp_ready_4.INIT=16'h4C00;
// @29:8177
  CFG4 ifu_expipe_resp_ready_a4_1_a1 (
	.A(bcu_op_completing_ex_3_0_i_a2_1_0),
	.B(ifu_expipe_resp_ready_a4_1_a1_0_Z),
	.C(lsu_req_ready),
	.D(ifu_expipe_req_branch_excpt_req_ready),
	.Y(ifu_expipe_resp_ready_a4_1_a1_Z)
);
defparam ifu_expipe_resp_ready_a4_1_a1.INIT=16'h0080;
// @29:9187
  CFG3 \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex6  (
	.A(un7_gpr_rd_rs1_completing_ex),
	.B(N_3733_i),
	.C(instr_inhibit_ex_i_0),
	.Y(de_ex_pipe_gpr_rs1_rd_valid_ex6)
);
defparam \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex6 .INIT=8'hEF;
// @29:8177
  CFG4 ifu_expipe_resp_ready_5 (
	.A(bcu_op_completing_ex_3_0_i_a2_1_0),
	.B(ifu_expipe_resp_ready_a4_1_a0_1_Z),
	.C(ifu_expipe_resp_ready_4_Z),
	.D(ifu_expipe_req_branch_excpt_req_ready),
	.Y(ifu_expipe_resp_ready_5_Z)
);
defparam ifu_expipe_resp_ready_5.INIT=16'hF070;
// @29:8177
  CFG3 ifu_expipe_resp_ready_a2_1 (
	.A(ifu_N_6),
	.B(d_N_3_mux_0),
	.C(un8_gpr_rd_rs2_completing_ex_out_0),
	.Y(ifu_expipe_resp_ready_a2_1_Z)
);
defparam ifu_expipe_resp_ready_a2_1.INIT=8'h8C;
// @29:9229
  CFG4 \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9  (
	.A(un8_gpr_rd_rs2_completing_ex_Z),
	.B(N_3733_i),
	.C(trace_priv_i),
	.D(instr_inhibit_ex_i_0),
	.Y(de_ex_pipe_gpr_rs2_rd_valid_ex9)
);
defparam \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9 .INIT=16'hFEFF;
// @29:9397
  CFG4 de_ex_pipe_alu_op_sel_ex7 (
	.A(ex_retr_exu_res_accept_retr_3_Z),
	.B(alu_op_completing_ex),
	.C(bcu_op_complete_ex),
	.D(N_3733_i),
	.Y(de_ex_pipe_alu_op_sel_ex7_1z)
);
defparam de_ex_pipe_alu_op_sel_ex7.INIT=16'hFFEC;
// @29:9241
  CFG4 \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex9  (
	.A(un7_gpr_rd_rs3_completing_ex),
	.B(N_3733_i),
	.C(trace_priv_i),
	.D(instr_inhibit_ex_i_0),
	.Y(de_ex_pipe_gpr_rs3_rd_valid_ex9)
);
defparam \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex9 .INIT=16'hFEFF;
// @29:8177
  CFG4 ifu_expipe_resp_ready_9 (
	.A(ifu_expipe_resp_ready_a4_d),
	.B(ifu_expipe_resp_ready_6_Z),
	.C(ifu_expipe_resp_ready_5_Z),
	.D(ifu_expipe_resp_ready_a4_1_a1_Z),
	.Y(ifu_expipe_resp_ready_9_Z)
);
defparam ifu_expipe_resp_ready_9.INIT=16'h0080;
// @29:8177
  CFG4 ifu_expipe_resp_ready_a0_2 (
	.A(bcu_op_completing_ex_3_0_i_a2_8_RNI42ICJ1),
	.B(ifu_expipe_resp_ready_a0_a2_Z),
	.C(ifu_expipe_resp_ready_a0_2_3),
	.D(ifu_expipe_resp_ready_a0_a1_2_Z),
	.Y(ifu_expipe_resp_ready_11_1)
);
defparam ifu_expipe_resp_ready_a0_2.INIT=16'h2030;
// @29:8177
  CFG4 ifu_expipe_resp_ready_11 (
	.A(ifu_m8_i_1),
	.B(ifu_expipe_resp_ready_9_Z),
	.C(ifu_expipe_resp_ready_11_1),
	.D(ifu_N_6),
	.Y(ifu_expipe_resp_ready_11_Z)
);
defparam ifu_expipe_resp_ready_11.INIT=16'h080C;
// @29:8177
  CFG4 ifu_expipe_resp_ready (
	.A(ifu_expipe_resp_ready_0_a0_1_Z),
	.B(un7_gpr_rd_rs1_completing_ex),
	.C(ifu_expipe_resp_ready_a2_1_Z),
	.D(ifu_expipe_resp_ready_11_Z),
	.Y(ifu_expipe_resp_ready_1z)
);
defparam ifu_expipe_resp_ready.INIT=16'h0D00;
// @29:8168
  CFG2 instr_accepted_de (
	.A(ifu_expipe_resp_ready_1z),
	.B(instr_valid_de_2_Z),
	.Y(instr_accepted_de_Z)
);
defparam instr_accepted_de.INIT=4'h8;
// @29:8180
  CFG2 un2_next_stage_state_de (
	.A(N_3733_i),
	.B(instr_accepted_de_Z),
	.Y(un2_next_stage_state_de_1z)
);
defparam un2_next_stage_state_de.INIT=4'h4;
// @29:8677
  CFG2 stage_ready_ex_2 (
	.A(instr_completing_ex_Z),
	.B(lsu_flush_1z),
	.Y(stage_ready_ex_2_Z)
);
defparam stage_ready_ex_2.INIT=4'hE;
// @29:8694
  CFG4 instr_accepted_de_RNIK25HL (
	.A(un1_implicit_pseudo_instr_de),
	.B(stage_state_ex),
	.C(instr_accepted_de_Z),
	.D(stage_ready_ex_2_Z),
	.Y(un1_next_stage_state_ex_i_0)
);
defparam instr_accepted_de_RNIK25HL.INIT=16'hFAFE;
// @29:8207
  CFG4 stage_ready_ex_2_RNIDDF8Q (
	.A(stage_state_de),
	.B(stage_state_ex),
	.C(csr_trigger_wr_hzd_de_Z),
	.D(stage_ready_ex_2_Z),
	.Y(next_stage_state_de_1_sqmuxa_i)
);
defparam stage_ready_ex_2_RNIDDF8Q.INIT=16'h5F57;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_idecode_1_1s_1s_0s */

module miv_rv32_csr_decode_1s_1s_0s (
  sw_csr_wr_op_de,
  sw_csr_addr_de,
  sw_csr_addr_de_1_6,
  sw_csr_addr_de_1_2,
  sw_csr_addr_de_1_0,
  sw_csr_addr_de_1_7,
  sw_csr_addr_de_1_4,
  sw_csr_addr_de_1_1,
  ifu_expipe_resp_ireg_8,
  ifu_expipe_resp_ireg_6,
  ifu_expipe_resp_ireg_1,
  ifu_expipe_resp_ireg_0,
  ifu_expipe_resp_ireg_11,
  ifu_expipe_resp_ireg_10,
  ifu_expipe_resp_ireg_3,
  ifu_expipe_resp_ireg_2,
  N_16,
  csr_wr_illegal_i_5_1z,
  csr_wr_illegal_i_4_1z,
  case_dec_gpr_rs2_rd_sel_0_sqmuxa,
  un1_instruction_33_i,
  sw_csr_rd_op_de
)
;
input [1:0] sw_csr_wr_op_de ;
input [11:0] sw_csr_addr_de ;
input sw_csr_addr_de_1_6 ;
input sw_csr_addr_de_1_2 ;
input sw_csr_addr_de_1_0 ;
input sw_csr_addr_de_1_7 ;
input sw_csr_addr_de_1_4 ;
input sw_csr_addr_de_1_1 ;
input ifu_expipe_resp_ireg_8 ;
input ifu_expipe_resp_ireg_6 ;
input ifu_expipe_resp_ireg_1 ;
input ifu_expipe_resp_ireg_0 ;
input ifu_expipe_resp_ireg_11 ;
input ifu_expipe_resp_ireg_10 ;
input ifu_expipe_resp_ireg_3 ;
input ifu_expipe_resp_ireg_2 ;
output N_16 ;
output csr_wr_illegal_i_5_1z ;
output csr_wr_illegal_i_4_1z ;
input case_dec_gpr_rs2_rd_sel_0_sqmuxa ;
input un1_instruction_33_i ;
input sw_csr_rd_op_de ;
wire sw_csr_addr_de_1_6 ;
wire sw_csr_addr_de_1_2 ;
wire sw_csr_addr_de_1_0 ;
wire sw_csr_addr_de_1_7 ;
wire sw_csr_addr_de_1_4 ;
wire sw_csr_addr_de_1_1 ;
wire ifu_expipe_resp_ireg_8 ;
wire ifu_expipe_resp_ireg_6 ;
wire ifu_expipe_resp_ireg_1 ;
wire ifu_expipe_resp_ireg_0 ;
wire ifu_expipe_resp_ireg_11 ;
wire ifu_expipe_resp_ireg_10 ;
wire ifu_expipe_resp_ireg_3 ;
wire ifu_expipe_resp_ireg_2 ;
wire N_16 ;
wire csr_wr_illegal_i_5_1z ;
wire csr_wr_illegal_i_4_1z ;
wire case_dec_gpr_rs2_rd_sel_0_sqmuxa ;
wire un1_instruction_33_i ;
wire sw_csr_rd_op_de ;
wire N_42_3 ;
wire N_88 ;
wire csr_rd_illegal_i_2_1_Z ;
wire csr_rd_illegal_i_2_Z ;
wire N_32 ;
wire csr_rd_illegal_i_a12_1_Z ;
wire N_1271 ;
wire N_46 ;
wire N_44 ;
wire N_20 ;
wire N_29 ;
wire N_81 ;
wire N_57 ;
wire N_25_i ;
wire csr_rd_illegal_i_a12_4_2_Z ;
wire N_83 ;
wire N_21 ;
wire csr_rd_illegal_i_a12_2_2_Z ;
wire csr_rd_illegal_i_a12_5_2_Z ;
wire csr_rd_illegal_i_a12_1_2_Z ;
wire csr_wr_illegal_i_a12_0_Z ;
wire csr_rd_illegal_i_a12_8_3_2_Z ;
wire csr_wr_illegal_i_a12_7_1_Z ;
wire csr_rd_illegal_i_a12_3_1_Z ;
wire N_87 ;
wire N_31 ;
wire N_75 ;
wire N_41 ;
wire N_40 ;
wire N_37 ;
wire N_35 ;
wire N_36 ;
wire csr_wr_illegal_i_3_Z ;
wire csr_wr_illegal_i_0_Z ;
wire N_16_4 ;
wire csr_rd_illegal_i_5_Z ;
wire GND ;
wire VCC ;
// @29:1473
  CFG4 csr_rd_illegal_i_2 (
	.A(sw_csr_rd_op_de),
	.B(N_42_3),
	.C(N_88),
	.D(csr_rd_illegal_i_2_1_Z),
	.Y(csr_rd_illegal_i_2_Z)
);
defparam csr_rd_illegal_i_2.INIT=16'hD5FF;
// @29:1473
  CFG4 csr_rd_illegal_i_2_1 (
	.A(N_32),
	.B(csr_rd_illegal_i_a12_1_Z),
	.C(N_1271),
	.D(N_46),
	.Y(csr_rd_illegal_i_2_1_Z)
);
defparam csr_rd_illegal_i_2_1.INIT=16'h070F;
// @29:1473
  CFG3 csr_rd_illegal_i_a2_1 (
	.A(sw_csr_addr_de[9]),
	.B(sw_csr_addr_de_1_6),
	.C(sw_csr_addr_de[8]),
	.Y(N_46)
);
defparam csr_rd_illegal_i_a2_1.INIT=8'h20;
// @29:1473
  CFG4 csr_rd_illegal_i_a2 (
	.A(un1_instruction_33_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa),
	.C(ifu_expipe_resp_ireg_8),
	.D(ifu_expipe_resp_ireg_6),
	.Y(N_44)
);
defparam csr_rd_illegal_i_a2.INIT=16'h0080;
// @29:1473
  CFG4 csr_rd_illegal_i_o2 (
	.A(ifu_expipe_resp_ireg_1),
	.B(ifu_expipe_resp_ireg_0),
	.C(un1_instruction_33_i),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa),
	.Y(N_20)
);
defparam csr_rd_illegal_i_o2.INIT=16'hE000;
// @29:1473
  CFG4 csr_rd_illegal_i_o12_2 (
	.A(un1_instruction_33_i),
	.B(sw_csr_addr_de_1_6),
	.C(sw_csr_addr_de_1_2),
	.D(sw_csr_addr_de_1_0),
	.Y(N_29)
);
defparam csr_rd_illegal_i_o12_2.INIT=16'h75FF;
// @29:1547
  CFG4 csr_wr_illegal_i_a2 (
	.A(un1_instruction_33_i),
	.B(case_dec_gpr_rs2_rd_sel_0_sqmuxa),
	.C(ifu_expipe_resp_ireg_11),
	.D(ifu_expipe_resp_ireg_10),
	.Y(N_81)
);
defparam csr_wr_illegal_i_a2.INIT=16'h777F;
// @29:1547
  CFG4 csr_wr_illegal_i_o12 (
	.A(ifu_expipe_resp_ireg_3),
	.B(ifu_expipe_resp_ireg_2),
	.C(un1_instruction_33_i),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa),
	.Y(N_57)
);
defparam csr_wr_illegal_i_o12.INIT=16'hE000;
// @29:1473
  CFG4 csr_rd_illegal_i_x2 (
	.A(ifu_expipe_resp_ireg_1),
	.B(ifu_expipe_resp_ireg_0),
	.C(un1_instruction_33_i),
	.D(case_dec_gpr_rs2_rd_sel_0_sqmuxa),
	.Y(N_25_i)
);
defparam csr_rd_illegal_i_x2.INIT=16'h6000;
// @29:1473
  CFG4 csr_rd_illegal_i_a12_1_4 (
	.A(sw_csr_addr_de[7]),
	.B(sw_csr_addr_de[4]),
	.C(sw_csr_addr_de[5]),
	.D(sw_csr_addr_de[11]),
	.Y(csr_rd_illegal_i_a12_1_Z)
);
defparam csr_rd_illegal_i_a12_1_4.INIT=16'h0400;
// @29:1473
  CFG3 csr_rd_illegal_i_a12_4_2 (
	.A(sw_csr_addr_de[11]),
	.B(sw_csr_addr_de[5]),
	.C(sw_csr_addr_de[10]),
	.Y(csr_rd_illegal_i_a12_4_2_Z)
);
defparam csr_rd_illegal_i_a12_4_2.INIT=8'h20;
// @29:1473
  CFG4 csr_rd_illegal_i_a2_6 (
	.A(sw_csr_addr_de[11]),
	.B(sw_csr_addr_de[5]),
	.C(sw_csr_addr_de[7]),
	.D(sw_csr_addr_de[10]),
	.Y(N_88)
);
defparam csr_rd_illegal_i_a2_6.INIT=16'h0001;
// @29:1547
  CFG4 csr_wr_illegal_i_a2_1 (
	.A(sw_csr_addr_de_1_7),
	.B(un1_instruction_33_i),
	.C(sw_csr_addr_de[11]),
	.D(sw_csr_addr_de[10]),
	.Y(N_83)
);
defparam csr_wr_illegal_i_a2_1.INIT=16'h0007;
// @29:1473
  CFG4 csr_rd_illegal_i_o2_0 (
	.A(un1_instruction_33_i),
	.B(sw_csr_addr_de_1_4),
	.C(sw_csr_addr_de_1_2),
	.D(sw_csr_addr_de[3]),
	.Y(N_21)
);
defparam csr_rd_illegal_i_o2_0.INIT=16'hFFA8;
// @29:1473
  CFG4 csr_rd_illegal_i_a12_2_2 (
	.A(sw_csr_addr_de[5]),
	.B(N_46),
	.C(sw_csr_addr_de[10]),
	.D(sw_csr_addr_de[11]),
	.Y(csr_rd_illegal_i_a12_2_2_Z)
);
defparam csr_rd_illegal_i_a12_2_2.INIT=16'h0400;
// @29:1473
  CFG4 csr_rd_illegal_i_a12_5_2 (
	.A(sw_csr_addr_de[5]),
	.B(N_46),
	.C(sw_csr_addr_de_1_7),
	.D(sw_csr_addr_de[11]),
	.Y(csr_rd_illegal_i_a12_5_2_Z)
);
defparam csr_rd_illegal_i_a12_5_2.INIT=16'h0080;
// @29:1473
  CFG4 csr_rd_illegal_i_a12_1_2 (
	.A(sw_csr_addr_de[8]),
	.B(sw_csr_addr_de[9]),
	.C(N_29),
	.D(sw_csr_addr_de[3]),
	.Y(csr_rd_illegal_i_a12_1_2_Z)
);
defparam csr_rd_illegal_i_a12_1_2.INIT=16'h00B0;
// @29:1547
  CFG4 csr_wr_illegal_i_a12_0 (
	.A(sw_csr_addr_de[5]),
	.B(N_83),
	.C(sw_csr_addr_de_1_1),
	.D(sw_csr_addr_de[9]),
	.Y(csr_wr_illegal_i_a12_0_Z)
);
defparam csr_wr_illegal_i_a12_0.INIT=16'h4C44;
// @29:1473
  CFG4 csr_rd_illegal_i_a12_8_3_2 (
	.A(N_81),
	.B(N_44),
	.C(sw_csr_addr_de[5]),
	.D(sw_csr_addr_de[9]),
	.Y(csr_rd_illegal_i_a12_8_3_2_Z)
);
defparam csr_rd_illegal_i_a12_8_3_2.INIT=16'h0008;
// @29:1547
  CFG4 csr_wr_illegal_i_a12_7_1 (
	.A(sw_csr_addr_de[1]),
	.B(N_81),
	.C(sw_csr_addr_de_1_0),
	.D(sw_csr_addr_de[7]),
	.Y(csr_wr_illegal_i_a12_7_1_Z)
);
defparam csr_wr_illegal_i_a12_7_1.INIT=16'h0080;
// @29:1473
  CFG4 csr_rd_illegal_i_a12_3_1 (
	.A(sw_csr_addr_de[1]),
	.B(sw_csr_addr_de[8]),
	.C(sw_csr_addr_de[9]),
	.D(N_88),
	.Y(csr_rd_illegal_i_a12_3_1_Z)
);
defparam csr_rd_illegal_i_a12_3_1.INIT=16'hC800;
// @29:1473
  CFG4 csr_rd_illegal_i_a12_4 (
	.A(sw_csr_addr_de[6]),
	.B(sw_csr_addr_de[8]),
	.C(sw_csr_addr_de[9]),
	.D(csr_rd_illegal_i_a12_4_2_Z),
	.Y(N_1271)
);
defparam csr_rd_illegal_i_a12_4.INIT=16'h0100;
// @29:1473
  CFG4 csr_rd_illegal_i_a12_7_3 (
	.A(sw_csr_addr_de[4]),
	.B(sw_csr_addr_de[3]),
	.C(N_44),
	.D(sw_csr_addr_de[0]),
	.Y(N_42_3)
);
defparam csr_rd_illegal_i_a12_7_3.INIT=16'h0010;
// @29:1547
  CFG4 csr_wr_illegal_i_a2_5 (
	.A(sw_csr_addr_de[9]),
	.B(sw_csr_addr_de[5]),
	.C(sw_csr_addr_de[6]),
	.D(sw_csr_addr_de[8]),
	.Y(N_87)
);
defparam csr_wr_illegal_i_a2_5.INIT=16'h0800;
// @29:1473
  CFG4 csr_rd_illegal_i_o12_4 (
	.A(sw_csr_addr_de[2]),
	.B(sw_csr_addr_de[0]),
	.C(sw_csr_addr_de[3]),
	.D(sw_csr_addr_de[1]),
	.Y(N_32)
);
defparam csr_rd_illegal_i_o12_4.INIT=16'h0506;
// @29:1473
  CFG4 csr_rd_illegal_i_o12_3 (
	.A(N_57),
	.B(N_25_i),
	.C(sw_csr_addr_de[4]),
	.D(sw_csr_addr_de_1_7),
	.Y(N_31)
);
defparam csr_rd_illegal_i_o12_3.INIT=16'hF1FB;
// @29:1547
  CFG4 csr_wr_illegal_i_a12_3 (
	.A(N_57),
	.B(sw_csr_addr_de[5]),
	.C(N_83),
	.D(N_46),
	.Y(N_75)
);
defparam csr_wr_illegal_i_a12_3.INIT=16'h8000;
// @29:1473
  CFG4 csr_rd_illegal_i_a12_6 (
	.A(sw_csr_addr_de[6]),
	.B(sw_csr_addr_de[9]),
	.C(N_21),
	.D(N_88),
	.Y(N_41)
);
defparam csr_rd_illegal_i_a12_6.INIT=16'h0200;
// @29:1473
  CFG2 csr_rd_illegal_i_a12_5 (
	.A(csr_rd_illegal_i_a12_5_2_Z),
	.B(N_21),
	.Y(N_40)
);
defparam csr_rd_illegal_i_a12_5.INIT=4'h2;
// @29:1473
  CFG4 csr_rd_illegal_i_a12_2 (
	.A(sw_csr_addr_de[0]),
	.B(sw_csr_addr_de[1]),
	.C(N_21),
	.D(csr_rd_illegal_i_a12_2_2_Z),
	.Y(N_37)
);
defparam csr_rd_illegal_i_a12_2.INIT=16'hFD00;
// @29:1473
  CFG4 csr_rd_illegal_i_a12_0 (
	.A(N_31),
	.B(N_46),
	.C(N_81),
	.D(sw_csr_addr_de[5]),
	.Y(N_35)
);
defparam csr_rd_illegal_i_a12_0.INIT=16'h8000;
// @29:1473
  CFG4 csr_rd_illegal_i_a12_1 (
	.A(sw_csr_addr_de[4]),
	.B(sw_csr_addr_de[1]),
	.C(csr_rd_illegal_i_a12_1_2_Z),
	.D(N_88),
	.Y(N_36)
);
defparam csr_rd_illegal_i_a12_1.INIT=16'h1000;
// @29:1547
  CFG4 csr_wr_illegal_i_3 (
	.A(sw_csr_addr_de_1_4),
	.B(N_81),
	.C(N_87),
	.D(csr_wr_illegal_i_a12_7_1_Z),
	.Y(csr_wr_illegal_i_3_Z)
);
defparam csr_wr_illegal_i_3.INIT=16'hF080;
// @29:1547
  CFG4 csr_wr_illegal_i_0 (
	.A(sw_csr_wr_op_de[0]),
	.B(sw_csr_wr_op_de[1]),
	.C(N_42_3),
	.D(csr_wr_illegal_i_a12_0_Z),
	.Y(csr_wr_illegal_i_0_Z)
);
defparam csr_wr_illegal_i_0.INIT=16'hF111;
// @29:1473
  CFG4 csr_rd_illegal_i_4 (
	.A(N_21),
	.B(csr_rd_illegal_i_a12_3_1_Z),
	.C(N_20),
	.D(csr_rd_illegal_i_a12_8_3_2_Z),
	.Y(N_16_4)
);
defparam csr_rd_illegal_i_4.INIT=16'h4544;
// @29:1547
  CFG4 csr_wr_illegal_i_4 (
	.A(N_40),
	.B(N_37),
	.C(N_75),
	.D(N_36),
	.Y(csr_wr_illegal_i_4_1z)
);
defparam csr_wr_illegal_i_4.INIT=16'hFFFE;
// @29:1473
  CFG4 csr_rd_illegal_i_5 (
	.A(N_36),
	.B(N_37),
	.C(N_35),
	.D(N_41),
	.Y(csr_rd_illegal_i_5_Z)
);
defparam csr_rd_illegal_i_5.INIT=16'hFFFE;
// @29:1547
  CFG4 csr_wr_illegal_i_5 (
	.A(csr_wr_illegal_i_3_Z),
	.B(csr_wr_illegal_i_0_Z),
	.C(N_41),
	.D(N_16_4),
	.Y(csr_wr_illegal_i_5_1z)
);
defparam csr_wr_illegal_i_5.INIT=16'hFFFE;
// @29:1473
  CFG4 csr_rd_illegal_i (
	.A(N_16_4),
	.B(N_40),
	.C(csr_rd_illegal_i_5_Z),
	.D(csr_rd_illegal_i_2_Z),
	.Y(N_16)
);
defparam csr_rd_illegal_i.INIT=16'hFFFE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_decode_1s_1s_0s */

module miv_rv32_bcu (
  ex_retr_pipe_sw_csr_addr_retr,
  csr_priv_mtvec_epc_retr,
  csr_priv_dpc_retr,
  de_ex_pipe_immediate_ex,
  de_ex_pipe_curr_pc_ex,
  gpr_rs1_rd_data_sig,
  de_ex_pipe_bcu_operand0_mux_sel_ex_0,
  ex_retr_pipe_sw_csr_wr_op_retr,
  csr_priv_mtvec_excpt_vec_retr,
  de_ex_pipe_bcu_operand1_mux_sel_ex,
  lsu_req_addr,
  N_130_i,
  N_130,
  stage_state_ex,
  N_581,
  de_ex_pipe_bcu_op_sel_ex,
  gpr_rs1_rd_data_valid_ex,
  un1_instr_inhibit_ex,
  stage_state_retr,
  N_59_2,
  N_551,
  bcu_result_valid_i_a2_1,
  N_816,
  bcu_result_cry_0_Y
)
;
input [11:0] ex_retr_pipe_sw_csr_addr_retr ;
input [31:1] csr_priv_mtvec_epc_retr ;
input [31:0] csr_priv_dpc_retr ;
input [31:0] de_ex_pipe_immediate_ex ;
input [31:0] de_ex_pipe_curr_pc_ex ;
input [31:0] gpr_rs1_rd_data_sig ;
input de_ex_pipe_bcu_operand0_mux_sel_ex_0 ;
input [1:0] ex_retr_pipe_sw_csr_wr_op_retr ;
input [31:2] csr_priv_mtvec_excpt_vec_retr ;
input [2:0] de_ex_pipe_bcu_operand1_mux_sel_ex ;
output [31:1] lsu_req_addr ;
output N_130_i ;
output N_130 ;
input stage_state_ex ;
output N_581 ;
input de_ex_pipe_bcu_op_sel_ex ;
input gpr_rs1_rd_data_valid_ex ;
input un1_instr_inhibit_ex ;
input stage_state_retr ;
output N_59_2 ;
output N_551 ;
output bcu_result_valid_i_a2_1 ;
output N_816 ;
output bcu_result_cry_0_Y ;
wire de_ex_pipe_bcu_operand0_mux_sel_ex_0 ;
wire N_130_i ;
wire N_130 ;
wire stage_state_ex ;
wire N_581 ;
wire de_ex_pipe_bcu_op_sel_ex ;
wire gpr_rs1_rd_data_valid_ex ;
wire un1_instr_inhibit_ex ;
wire stage_state_retr ;
wire N_59_2 ;
wire N_551 ;
wire bcu_result_valid_i_a2_1 ;
wire N_816 ;
wire bcu_result_cry_0_Y ;
wire [1:1] bcu_operand1_6_0_0_a2_0_Z;
wire [30:3] bcu_operand1_3_i_m2_1_0_co1;
wire [30:3] bcu_operand1_3_i_m2_1_0_wmux_0_S;
wire [30:3] bcu_operand1_3_i_m2_1_0_y0;
wire [30:3] bcu_operand1_3_i_m2_1_0_co0;
wire [30:3] bcu_operand1_3_i_m2_1_0_wmux_S;
wire [31:2] bcu_operand1_3_i_m4_i_m2_1_0_co1;
wire [31:2] bcu_operand1_3_i_m4_i_m2_1_0_wmux_0_S;
wire [31:2] bcu_operand1_3_i_m4_i_m2_1_0_y0;
wire [31:2] bcu_operand1_3_i_m4_i_m2_1_0_co0;
wire [31:2] bcu_operand1_3_i_m4_i_m2_1_0_wmux_S;
wire bcu_result_cry_0_Z ;
wire bcu_result_cry_0_S ;
wire N_1356 ;
wire N_601 ;
wire GND ;
wire bcu_result_cry_1_Z ;
wire bcu_result_cry_1_Y ;
wire N_828 ;
wire N_1355 ;
wire N_602 ;
wire bcu_result_cry_2 ;
wire bcu_result_cry_2_0_Y ;
wire N_1351 ;
wire N_605 ;
wire bcu_result_cry_3 ;
wire bcu_result_cry_3_0_Y ;
wire N_708 ;
wire bcu_result_cry_3_0_RNO_Z ;
wire bcu_result_cry_4 ;
wire bcu_result_cry_4_0_Y ;
wire N_703 ;
wire bcu_result_cry_4_0_RNO_Z ;
wire bcu_result_cry_5 ;
wire bcu_result_cry_5_0_Y ;
wire N_699 ;
wire N_608 ;
wire bcu_result_cry_6 ;
wire bcu_result_cry_6_0_Y ;
wire N_695 ;
wire bcu_result_cry_6_0_RNO_Z ;
wire bcu_result_cry_7 ;
wire bcu_result_cry_7_0_Y ;
wire N_691 ;
wire bcu_result_cry_7_0_RNO_Z ;
wire bcu_result_cry_8 ;
wire bcu_result_cry_8_0_Y ;
wire N_687 ;
wire N_611 ;
wire bcu_result_cry_9 ;
wire bcu_result_cry_9_0_Y ;
wire N_707 ;
wire bcu_result_cry_9_0_RNO_Z ;
wire bcu_result_cry_10 ;
wire bcu_result_cry_10_0_Y ;
wire N_686 ;
wire bcu_result_cry_10_0_RNO_Z ;
wire bcu_result_cry_11 ;
wire bcu_result_cry_11_0_Y ;
wire N_690 ;
wire N_614 ;
wire bcu_result_cry_12 ;
wire bcu_result_cry_12_0_Y ;
wire N_694 ;
wire bcu_result_cry_12_0_RNO_Z ;
wire bcu_result_cry_13 ;
wire bcu_result_cry_13_0_Y ;
wire N_698 ;
wire N_585 ;
wire bcu_result_cry_14 ;
wire bcu_result_cry_14_0_Y ;
wire N_702 ;
wire N_586 ;
wire bcu_result_cry_15 ;
wire bcu_result_cry_15_0_Y ;
wire N_706 ;
wire N_587 ;
wire bcu_result_cry_16 ;
wire bcu_result_cry_16_0_Y ;
wire N_1359 ;
wire N_588 ;
wire bcu_result_cry_17 ;
wire bcu_result_cry_17_0_Y ;
wire N_1358 ;
wire N_589 ;
wire bcu_result_cry_18 ;
wire bcu_result_cry_18_0_Y ;
wire N_1357 ;
wire N_590 ;
wire bcu_result_cry_19 ;
wire bcu_result_cry_19_0_Y ;
wire N_1365 ;
wire bcu_result_cry_19_0_RNO_Z ;
wire bcu_result_cry_20 ;
wire bcu_result_cry_20_0_Y ;
wire N_1364 ;
wire N_592 ;
wire bcu_result_cry_21 ;
wire bcu_result_cry_21_0_Y ;
wire N_1363 ;
wire bcu_result_cry_21_0_RNO_Z ;
wire bcu_result_cry_22 ;
wire bcu_result_cry_22_0_Y ;
wire N_1371 ;
wire N_594 ;
wire bcu_result_cry_23 ;
wire bcu_result_cry_23_0_Y ;
wire N_1370 ;
wire N_595 ;
wire bcu_result_cry_24 ;
wire bcu_result_cry_24_0_Y ;
wire N_1369 ;
wire N_596 ;
wire bcu_result_cry_25 ;
wire bcu_result_cry_25_0_Y ;
wire N_1377 ;
wire N_597 ;
wire bcu_result_cry_26 ;
wire bcu_result_cry_26_0_Y ;
wire N_1376 ;
wire N_598 ;
wire bcu_result_cry_27 ;
wire bcu_result_cry_27_0_Y ;
wire N_1375 ;
wire bcu_result_cry_27_0_RNO_Z ;
wire bcu_result_cry_28 ;
wire bcu_result_cry_28_0_Y ;
wire N_682 ;
wire bcu_result_cry_28_0_RNO_Z ;
wire bcu_result_cry_29 ;
wire bcu_result_cry_29_0_Y ;
wire N_681 ;
wire bcu_result_cry_29_0_RNO_Z ;
wire bcu_result_s_31_FCO ;
wire bcu_result_s_31_Y ;
wire N_566 ;
wire bcu_result_s_31_RNO_Z ;
wire N_1350 ;
wire bcu_result_cry_30 ;
wire bcu_result_cry_30_0_Y ;
wire N_680 ;
wire N_600 ;
wire VCC ;
wire bcu_result_valid_i_a2_10_Z ;
wire bcu_result_valid_i_a2_7_Z ;
wire bcu_result_valid_i_a2_6_Z ;
wire N_1381 ;
wire bcu_result_valid_i_a2_8_Z ;
wire N_817 ;
// @29:456
  ARI1 bcu_result_cry_0 (
	.FCO(bcu_result_cry_0_Z),
	.S(bcu_result_cry_0_S),
	.Y(bcu_result_cry_0_Y),
	.B(N_1356),
	.C(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.D(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.A(N_601),
	.FCI(GND)
);
defparam bcu_result_cry_0.INIT=20'h5FD02;
// @29:456
  ARI1 bcu_result_cry_1 (
	.FCO(bcu_result_cry_1_Z),
	.S(lsu_req_addr[1]),
	.Y(bcu_result_cry_1_Y),
	.B(N_828),
	.C(N_1355),
	.D(bcu_operand1_6_0_0_a2_0_Z[1]),
	.A(N_602),
	.FCI(bcu_result_cry_0_Z)
);
defparam bcu_result_cry_1.INIT=20'h515EA;
// @29:456
  ARI1 bcu_result_cry_2_0 (
	.FCO(bcu_result_cry_2),
	.S(lsu_req_addr[2]),
	.Y(bcu_result_cry_2_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_1351),
	.D(GND),
	.A(N_605),
	.FCI(bcu_result_cry_1_Z)
);
defparam bcu_result_cry_2_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_3_0 (
	.FCO(bcu_result_cry_3),
	.S(lsu_req_addr[3]),
	.Y(bcu_result_cry_3_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_708),
	.D(GND),
	.A(bcu_result_cry_3_0_RNO_Z),
	.FCI(bcu_result_cry_2)
);
defparam bcu_result_cry_3_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_4_0 (
	.FCO(bcu_result_cry_4),
	.S(lsu_req_addr[4]),
	.Y(bcu_result_cry_4_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_703),
	.D(GND),
	.A(bcu_result_cry_4_0_RNO_Z),
	.FCI(bcu_result_cry_3)
);
defparam bcu_result_cry_4_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_5_0 (
	.FCO(bcu_result_cry_5),
	.S(lsu_req_addr[5]),
	.Y(bcu_result_cry_5_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_699),
	.D(GND),
	.A(N_608),
	.FCI(bcu_result_cry_4)
);
defparam bcu_result_cry_5_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_6_0 (
	.FCO(bcu_result_cry_6),
	.S(lsu_req_addr[6]),
	.Y(bcu_result_cry_6_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_695),
	.D(GND),
	.A(bcu_result_cry_6_0_RNO_Z),
	.FCI(bcu_result_cry_5)
);
defparam bcu_result_cry_6_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_7_0 (
	.FCO(bcu_result_cry_7),
	.S(lsu_req_addr[7]),
	.Y(bcu_result_cry_7_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_691),
	.D(GND),
	.A(bcu_result_cry_7_0_RNO_Z),
	.FCI(bcu_result_cry_6)
);
defparam bcu_result_cry_7_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_8_0 (
	.FCO(bcu_result_cry_8),
	.S(lsu_req_addr[8]),
	.Y(bcu_result_cry_8_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_687),
	.D(GND),
	.A(N_611),
	.FCI(bcu_result_cry_7)
);
defparam bcu_result_cry_8_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_9_0 (
	.FCO(bcu_result_cry_9),
	.S(lsu_req_addr[9]),
	.Y(bcu_result_cry_9_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_707),
	.D(GND),
	.A(bcu_result_cry_9_0_RNO_Z),
	.FCI(bcu_result_cry_8)
);
defparam bcu_result_cry_9_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_10_0 (
	.FCO(bcu_result_cry_10),
	.S(lsu_req_addr[10]),
	.Y(bcu_result_cry_10_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_686),
	.D(GND),
	.A(bcu_result_cry_10_0_RNO_Z),
	.FCI(bcu_result_cry_9)
);
defparam bcu_result_cry_10_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_11_0 (
	.FCO(bcu_result_cry_11),
	.S(lsu_req_addr[11]),
	.Y(bcu_result_cry_11_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_690),
	.D(GND),
	.A(N_614),
	.FCI(bcu_result_cry_10)
);
defparam bcu_result_cry_11_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_12_0 (
	.FCO(bcu_result_cry_12),
	.S(lsu_req_addr[12]),
	.Y(bcu_result_cry_12_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_694),
	.D(GND),
	.A(bcu_result_cry_12_0_RNO_Z),
	.FCI(bcu_result_cry_11)
);
defparam bcu_result_cry_12_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_13_0 (
	.FCO(bcu_result_cry_13),
	.S(lsu_req_addr[13]),
	.Y(bcu_result_cry_13_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_698),
	.D(GND),
	.A(N_585),
	.FCI(bcu_result_cry_12)
);
defparam bcu_result_cry_13_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_14_0 (
	.FCO(bcu_result_cry_14),
	.S(lsu_req_addr[14]),
	.Y(bcu_result_cry_14_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_702),
	.D(GND),
	.A(N_586),
	.FCI(bcu_result_cry_13)
);
defparam bcu_result_cry_14_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_15_0 (
	.FCO(bcu_result_cry_15),
	.S(lsu_req_addr[15]),
	.Y(bcu_result_cry_15_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_706),
	.D(GND),
	.A(N_587),
	.FCI(bcu_result_cry_14)
);
defparam bcu_result_cry_15_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_16_0 (
	.FCO(bcu_result_cry_16),
	.S(lsu_req_addr[16]),
	.Y(bcu_result_cry_16_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_1359),
	.D(GND),
	.A(N_588),
	.FCI(bcu_result_cry_15)
);
defparam bcu_result_cry_16_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_17_0 (
	.FCO(bcu_result_cry_17),
	.S(lsu_req_addr[17]),
	.Y(bcu_result_cry_17_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_1358),
	.D(GND),
	.A(N_589),
	.FCI(bcu_result_cry_16)
);
defparam bcu_result_cry_17_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_18_0 (
	.FCO(bcu_result_cry_18),
	.S(lsu_req_addr[18]),
	.Y(bcu_result_cry_18_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_1357),
	.D(GND),
	.A(N_590),
	.FCI(bcu_result_cry_17)
);
defparam bcu_result_cry_18_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_19_0 (
	.FCO(bcu_result_cry_19),
	.S(lsu_req_addr[19]),
	.Y(bcu_result_cry_19_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_1365),
	.D(GND),
	.A(bcu_result_cry_19_0_RNO_Z),
	.FCI(bcu_result_cry_18)
);
defparam bcu_result_cry_19_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_20_0 (
	.FCO(bcu_result_cry_20),
	.S(lsu_req_addr[20]),
	.Y(bcu_result_cry_20_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_1364),
	.D(GND),
	.A(N_592),
	.FCI(bcu_result_cry_19)
);
defparam bcu_result_cry_20_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_21_0 (
	.FCO(bcu_result_cry_21),
	.S(lsu_req_addr[21]),
	.Y(bcu_result_cry_21_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_1363),
	.D(GND),
	.A(bcu_result_cry_21_0_RNO_Z),
	.FCI(bcu_result_cry_20)
);
defparam bcu_result_cry_21_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_22_0 (
	.FCO(bcu_result_cry_22),
	.S(lsu_req_addr[22]),
	.Y(bcu_result_cry_22_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_1371),
	.D(GND),
	.A(N_594),
	.FCI(bcu_result_cry_21)
);
defparam bcu_result_cry_22_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_23_0 (
	.FCO(bcu_result_cry_23),
	.S(lsu_req_addr[23]),
	.Y(bcu_result_cry_23_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_1370),
	.D(GND),
	.A(N_595),
	.FCI(bcu_result_cry_22)
);
defparam bcu_result_cry_23_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_24_0 (
	.FCO(bcu_result_cry_24),
	.S(lsu_req_addr[24]),
	.Y(bcu_result_cry_24_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_1369),
	.D(GND),
	.A(N_596),
	.FCI(bcu_result_cry_23)
);
defparam bcu_result_cry_24_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_25_0 (
	.FCO(bcu_result_cry_25),
	.S(lsu_req_addr[25]),
	.Y(bcu_result_cry_25_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_1377),
	.D(GND),
	.A(N_597),
	.FCI(bcu_result_cry_24)
);
defparam bcu_result_cry_25_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_26_0 (
	.FCO(bcu_result_cry_26),
	.S(lsu_req_addr[26]),
	.Y(bcu_result_cry_26_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_1376),
	.D(GND),
	.A(N_598),
	.FCI(bcu_result_cry_25)
);
defparam bcu_result_cry_26_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_27_0 (
	.FCO(bcu_result_cry_27),
	.S(lsu_req_addr[27]),
	.Y(bcu_result_cry_27_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_1375),
	.D(GND),
	.A(bcu_result_cry_27_0_RNO_Z),
	.FCI(bcu_result_cry_26)
);
defparam bcu_result_cry_27_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_28_0 (
	.FCO(bcu_result_cry_28),
	.S(lsu_req_addr[28]),
	.Y(bcu_result_cry_28_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_682),
	.D(GND),
	.A(bcu_result_cry_28_0_RNO_Z),
	.FCI(bcu_result_cry_27)
);
defparam bcu_result_cry_28_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_cry_29_0 (
	.FCO(bcu_result_cry_29),
	.S(lsu_req_addr[29]),
	.Y(bcu_result_cry_29_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_681),
	.D(GND),
	.A(bcu_result_cry_29_0_RNO_Z),
	.FCI(bcu_result_cry_28)
);
defparam bcu_result_cry_29_0.INIT=20'h5BB44;
// @29:456
  ARI1 bcu_result_s_31 (
	.FCO(bcu_result_s_31_FCO),
	.S(lsu_req_addr[31]),
	.Y(bcu_result_s_31_Y),
	.B(N_566),
	.C(bcu_result_s_31_RNO_Z),
	.D(N_1350),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.FCI(bcu_result_cry_30)
);
defparam bcu_result_s_31.INIT=20'h4993C;
// @29:456
  ARI1 bcu_result_cry_30_0 (
	.FCO(bcu_result_cry_30),
	.S(lsu_req_addr[30]),
	.Y(bcu_result_cry_30_0_Y),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.C(N_680),
	.D(GND),
	.A(N_600),
	.FCI(bcu_result_cry_29)
);
defparam bcu_result_cry_30_0.INIT=20'h5BB44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[9]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[9]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[9]),
	.Y(N_707),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[9]),
	.D(csr_priv_mtvec_excpt_vec_retr[9]),
	.A(bcu_operand1_3_i_m2_1_0_y0[9]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[9])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[9] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[9]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[9]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[9]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[9]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[9]),
	.D(csr_priv_dpc_retr[9]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[9] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[20]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[20]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[20]),
	.Y(N_1364),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[20]),
	.D(csr_priv_mtvec_excpt_vec_retr[20]),
	.A(bcu_operand1_3_i_m2_1_0_y0[20]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[20])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[20] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[20]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[20]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[20]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[20]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[20]),
	.D(csr_priv_dpc_retr[20]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[20] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[18]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[18]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[18]),
	.Y(N_1357),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[18]),
	.D(csr_priv_mtvec_excpt_vec_retr[18]),
	.A(bcu_operand1_3_i_m2_1_0_y0[18]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[18])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[18] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[18]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[18]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[18]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[18]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[18]),
	.D(csr_priv_dpc_retr[18]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[18] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[19]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[19]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[19]),
	.Y(N_1365),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[19]),
	.D(csr_priv_mtvec_excpt_vec_retr[19]),
	.A(bcu_operand1_3_i_m2_1_0_y0[19]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[19])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[19] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[19]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[19]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[19]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[19]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[19]),
	.D(csr_priv_dpc_retr[19]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[19] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[3]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[3]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[3]),
	.Y(N_708),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[3]),
	.D(csr_priv_mtvec_excpt_vec_retr[3]),
	.A(bcu_operand1_3_i_m2_1_0_y0[3]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[3])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[3] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[3]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[3]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[3]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[3]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[3]),
	.D(csr_priv_dpc_retr[3]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[3] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[21]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[21]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[21]),
	.Y(N_1363),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[21]),
	.D(csr_priv_mtvec_excpt_vec_retr[21]),
	.A(bcu_operand1_3_i_m2_1_0_y0[21]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[21])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[21] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[21]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[21]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[21]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[21]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[21]),
	.D(csr_priv_dpc_retr[21]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[21] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[17]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[17]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[17]),
	.Y(N_1358),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[17]),
	.D(csr_priv_mtvec_excpt_vec_retr[17]),
	.A(bcu_operand1_3_i_m2_1_0_y0[17]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[17])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[17] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[17]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[17]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[17]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[17]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[17]),
	.D(csr_priv_dpc_retr[17]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[17] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[30]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[30]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[30]),
	.Y(N_680),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[30]),
	.D(csr_priv_mtvec_excpt_vec_retr[30]),
	.A(bcu_operand1_3_i_m2_1_0_y0[30]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[30])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[30] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[30]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[30]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[30]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[30]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[30]),
	.D(csr_priv_dpc_retr[30]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[30] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[8]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[8]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[8]),
	.Y(N_687),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[8]),
	.D(csr_priv_mtvec_excpt_vec_retr[8]),
	.A(bcu_operand1_3_i_m2_1_0_y0[8]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[8])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[8] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[8]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[8]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[8]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[8]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[8]),
	.D(csr_priv_dpc_retr[8]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[8] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[4]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[4]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[4]),
	.Y(N_703),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[4]),
	.D(csr_priv_mtvec_excpt_vec_retr[4]),
	.A(bcu_operand1_3_i_m2_1_0_y0[4]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[4])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[4] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[4]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[4]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[4]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[4]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[4]),
	.D(csr_priv_dpc_retr[4]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[4] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[16]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[16]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[16]),
	.Y(N_1359),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[16]),
	.D(csr_priv_mtvec_excpt_vec_retr[16]),
	.A(bcu_operand1_3_i_m2_1_0_y0[16]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[16])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[16] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[16]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[16]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[16]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[16]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[16]),
	.D(csr_priv_dpc_retr[16]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[16] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[10]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[10]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[10]),
	.Y(N_686),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[10]),
	.D(csr_priv_mtvec_excpt_vec_retr[10]),
	.A(bcu_operand1_3_i_m2_1_0_y0[10]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[10])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[10] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[10]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[10]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[10]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[10]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[10]),
	.D(csr_priv_dpc_retr[10]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[10] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[13]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[13]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[13]),
	.Y(N_698),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[13]),
	.D(csr_priv_mtvec_excpt_vec_retr[13]),
	.A(bcu_operand1_3_i_m2_1_0_y0[13]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[13])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[13] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[13]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[13]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[13]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[13]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[13]),
	.D(csr_priv_dpc_retr[13]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[13] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m4_i_m2_1_0_wmux_0[2]  (
	.FCO(bcu_operand1_3_i_m4_i_m2_1_0_co1[2]),
	.S(bcu_operand1_3_i_m4_i_m2_1_0_wmux_0_S[2]),
	.Y(N_1351),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[2]),
	.D(csr_priv_mtvec_excpt_vec_retr[2]),
	.A(bcu_operand1_3_i_m4_i_m2_1_0_y0[2]),
	.FCI(bcu_operand1_3_i_m4_i_m2_1_0_co0[2])
);
defparam \bcu_operand1_3_i_m4_i_m2_1_0_wmux_0[2] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m4_i_m2_1_0_wmux[2]  (
	.FCO(bcu_operand1_3_i_m4_i_m2_1_0_co0[2]),
	.S(bcu_operand1_3_i_m4_i_m2_1_0_wmux_S[2]),
	.Y(bcu_operand1_3_i_m4_i_m2_1_0_y0[2]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[2]),
	.D(csr_priv_dpc_retr[2]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_i_m2_1_0_wmux[2] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[25]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[25]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[25]),
	.Y(N_1377),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[25]),
	.D(csr_priv_mtvec_excpt_vec_retr[25]),
	.A(bcu_operand1_3_i_m2_1_0_y0[25]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[25])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[25] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[25]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[25]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[25]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[25]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[25]),
	.D(csr_priv_dpc_retr[25]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[25] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[23]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[23]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[23]),
	.Y(N_1370),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[23]),
	.D(csr_priv_mtvec_excpt_vec_retr[23]),
	.A(bcu_operand1_3_i_m2_1_0_y0[23]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[23])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[23] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[23]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[23]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[23]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[23]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[23]),
	.D(csr_priv_dpc_retr[23]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[23] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[24]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[24]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[24]),
	.Y(N_1369),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[24]),
	.D(csr_priv_mtvec_excpt_vec_retr[24]),
	.A(bcu_operand1_3_i_m2_1_0_y0[24]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[24])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[24] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[24]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[24]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[24]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[24]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[24]),
	.D(csr_priv_dpc_retr[24]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[24] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[28]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[28]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[28]),
	.Y(N_682),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[28]),
	.D(csr_priv_mtvec_excpt_vec_retr[28]),
	.A(bcu_operand1_3_i_m2_1_0_y0[28]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[28])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[28] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[28]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[28]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[28]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[28]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[28]),
	.D(csr_priv_dpc_retr[28]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[28] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[5]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[5]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[5]),
	.Y(N_699),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[5]),
	.D(csr_priv_mtvec_excpt_vec_retr[5]),
	.A(bcu_operand1_3_i_m2_1_0_y0[5]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[5])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[5] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[5]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[5]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[5]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[5]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[5]),
	.D(csr_priv_dpc_retr[5]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[5] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m4_i_m2_1_0_wmux_0[31]  (
	.FCO(bcu_operand1_3_i_m4_i_m2_1_0_co1[31]),
	.S(bcu_operand1_3_i_m4_i_m2_1_0_wmux_0_S[31]),
	.Y(N_1350),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[31]),
	.D(csr_priv_mtvec_excpt_vec_retr[31]),
	.A(bcu_operand1_3_i_m4_i_m2_1_0_y0[31]),
	.FCI(bcu_operand1_3_i_m4_i_m2_1_0_co0[31])
);
defparam \bcu_operand1_3_i_m4_i_m2_1_0_wmux_0[31] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m4_i_m2_1_0_wmux[31]  (
	.FCO(bcu_operand1_3_i_m4_i_m2_1_0_co0[31]),
	.S(bcu_operand1_3_i_m4_i_m2_1_0_wmux_S[31]),
	.Y(bcu_operand1_3_i_m4_i_m2_1_0_y0[31]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[31]),
	.D(csr_priv_dpc_retr[31]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m4_i_m2_1_0_wmux[31] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[6]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[6]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[6]),
	.Y(N_695),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[6]),
	.D(csr_priv_mtvec_excpt_vec_retr[6]),
	.A(bcu_operand1_3_i_m2_1_0_y0[6]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[6])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[6] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[6]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[6]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[6]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[6]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[6]),
	.D(csr_priv_dpc_retr[6]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[6] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[22]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[22]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[22]),
	.Y(N_1371),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[22]),
	.D(csr_priv_mtvec_excpt_vec_retr[22]),
	.A(bcu_operand1_3_i_m2_1_0_y0[22]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[22])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[22] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[22]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[22]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[22]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[22]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[22]),
	.D(csr_priv_dpc_retr[22]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[22] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[12]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[12]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[12]),
	.Y(N_694),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[12]),
	.D(csr_priv_mtvec_excpt_vec_retr[12]),
	.A(bcu_operand1_3_i_m2_1_0_y0[12]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[12])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[12] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[12]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[12]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[12]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[12]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[12]),
	.D(csr_priv_dpc_retr[12]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[12] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[27]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[27]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[27]),
	.Y(N_1375),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[27]),
	.D(csr_priv_mtvec_excpt_vec_retr[27]),
	.A(bcu_operand1_3_i_m2_1_0_y0[27]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[27])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[27] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[27]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[27]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[27]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[27]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[27]),
	.D(csr_priv_dpc_retr[27]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[27] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[14]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[14]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[14]),
	.Y(N_702),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[14]),
	.D(csr_priv_mtvec_excpt_vec_retr[14]),
	.A(bcu_operand1_3_i_m2_1_0_y0[14]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[14])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[14] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[14]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[14]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[14]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[14]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[14]),
	.D(csr_priv_dpc_retr[14]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[14] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[26]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[26]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[26]),
	.Y(N_1376),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[26]),
	.D(csr_priv_mtvec_excpt_vec_retr[26]),
	.A(bcu_operand1_3_i_m2_1_0_y0[26]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[26])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[26] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[26]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[26]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[26]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[26]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[26]),
	.D(csr_priv_dpc_retr[26]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[26] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[15]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[15]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[15]),
	.Y(N_706),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[15]),
	.D(csr_priv_mtvec_excpt_vec_retr[15]),
	.A(bcu_operand1_3_i_m2_1_0_y0[15]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[15])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[15] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[15]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[15]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[15]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[15]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[15]),
	.D(csr_priv_dpc_retr[15]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[15] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[29]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[29]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[29]),
	.Y(N_681),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[29]),
	.D(csr_priv_mtvec_excpt_vec_retr[29]),
	.A(bcu_operand1_3_i_m2_1_0_y0[29]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[29])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[29] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[29]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[29]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[29]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[29]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[29]),
	.D(csr_priv_dpc_retr[29]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[29] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[7]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[7]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[7]),
	.Y(N_691),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[7]),
	.D(csr_priv_mtvec_excpt_vec_retr[7]),
	.A(bcu_operand1_3_i_m2_1_0_y0[7]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[7])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[7] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[7]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[7]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[7]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[7]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[7]),
	.D(csr_priv_dpc_retr[7]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[7] .INIT=20'h0FA44;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux_0[11]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co1[11]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_0_S[11]),
	.Y(N_690),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[11]),
	.D(csr_priv_mtvec_excpt_vec_retr[11]),
	.A(bcu_operand1_3_i_m2_1_0_y0[11]),
	.FCI(bcu_operand1_3_i_m2_1_0_co0[11])
);
defparam \bcu_operand1_3_i_m2_1_0_wmux_0[11] .INIT=20'h0F588;
// @29:419
  ARI1 \bcu_operand1_3_i_m2_1_0_wmux[11]  (
	.FCO(bcu_operand1_3_i_m2_1_0_co0[11]),
	.S(bcu_operand1_3_i_m2_1_0_wmux_S[11]),
	.Y(bcu_operand1_3_i_m2_1_0_y0[11]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(de_ex_pipe_immediate_ex[11]),
	.D(csr_priv_dpc_retr[11]),
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.FCI(VCC)
);
defparam \bcu_operand1_3_i_m2_1_0_wmux[11] .INIT=20'h0FA44;
// @29:419
  CFG2 \bcu_operand1_6_0_0_a2_0_2[1]  (
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.Y(bcu_operand1_6_0_0_a2_0_Z[1])
);
defparam \bcu_operand1_6_0_0_a2_0_2[1] .INIT=4'h1;
// @29:460
  CFG4 bcu_result_valid_i_a2 (
	.A(ex_retr_pipe_sw_csr_addr_retr[8]),
	.B(ex_retr_pipe_sw_csr_addr_retr[9]),
	.C(bcu_result_valid_i_a2_10_Z),
	.D(bcu_result_valid_i_a2_7_Z),
	.Y(N_816)
);
defparam bcu_result_valid_i_a2.INIT=16'h8000;
// @29:460
  CFG2 bcu_result_valid_i_a2_1_1 (
	.A(ex_retr_pipe_sw_csr_addr_retr[7]),
	.B(ex_retr_pipe_sw_csr_addr_retr[10]),
	.Y(bcu_result_valid_i_a2_1)
);
defparam bcu_result_valid_i_a2_1_1.INIT=4'h1;
// @29:419
  CFG2 \bcu_operand1_6_i_m2_0_o2[31]  (
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.Y(N_566)
);
defparam \bcu_operand1_6_i_m2_0_o2[31] .INIT=4'hE;
// @29:460
  CFG2 bcu_result_valid_i_o2_0 (
	.A(ex_retr_pipe_sw_csr_wr_op_retr[0]),
	.B(ex_retr_pipe_sw_csr_wr_op_retr[1]),
	.Y(N_551)
);
defparam bcu_result_valid_i_o2_0.INIT=4'hE;
// @29:419
  CFG2 bcu_operand1_valid_6_i_a2_0_2 (
	.A(ex_retr_pipe_sw_csr_addr_retr[8]),
	.B(ex_retr_pipe_sw_csr_addr_retr[9]),
	.Y(N_59_2)
);
defparam bcu_operand1_valid_6_i_a2_0_2.INIT=4'h8;
// @29:456
  CFG3 bcu_result_s_31_RNO (
	.A(gpr_rs1_rd_data_sig[31]),
	.B(de_ex_pipe_curr_pc_ex[31]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_result_s_31_RNO_Z)
);
defparam bcu_result_s_31_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_30_0_RNO (
	.A(gpr_rs1_rd_data_sig[30]),
	.B(de_ex_pipe_curr_pc_ex[30]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_600)
);
defparam bcu_result_cry_30_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_29_0_RNO (
	.A(gpr_rs1_rd_data_sig[29]),
	.B(de_ex_pipe_curr_pc_ex[29]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_result_cry_29_0_RNO_Z)
);
defparam bcu_result_cry_29_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_28_0_RNO (
	.A(gpr_rs1_rd_data_sig[28]),
	.B(de_ex_pipe_curr_pc_ex[28]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_result_cry_28_0_RNO_Z)
);
defparam bcu_result_cry_28_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_27_0_RNO (
	.A(gpr_rs1_rd_data_sig[27]),
	.B(de_ex_pipe_curr_pc_ex[27]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_result_cry_27_0_RNO_Z)
);
defparam bcu_result_cry_27_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_26_0_RNO (
	.A(gpr_rs1_rd_data_sig[26]),
	.B(de_ex_pipe_curr_pc_ex[26]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_598)
);
defparam bcu_result_cry_26_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_25_0_RNO (
	.A(gpr_rs1_rd_data_sig[25]),
	.B(de_ex_pipe_curr_pc_ex[25]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_597)
);
defparam bcu_result_cry_25_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_24_0_RNO (
	.A(gpr_rs1_rd_data_sig[24]),
	.B(de_ex_pipe_curr_pc_ex[24]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_596)
);
defparam bcu_result_cry_24_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_23_0_RNO (
	.A(gpr_rs1_rd_data_sig[23]),
	.B(de_ex_pipe_curr_pc_ex[23]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_595)
);
defparam bcu_result_cry_23_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_22_0_RNO (
	.A(gpr_rs1_rd_data_sig[22]),
	.B(de_ex_pipe_curr_pc_ex[22]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_594)
);
defparam bcu_result_cry_22_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_21_0_RNO (
	.A(gpr_rs1_rd_data_sig[21]),
	.B(de_ex_pipe_curr_pc_ex[21]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_result_cry_21_0_RNO_Z)
);
defparam bcu_result_cry_21_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_20_0_RNO (
	.A(gpr_rs1_rd_data_sig[20]),
	.B(de_ex_pipe_curr_pc_ex[20]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_592)
);
defparam bcu_result_cry_20_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_19_0_RNO (
	.A(gpr_rs1_rd_data_sig[19]),
	.B(de_ex_pipe_curr_pc_ex[19]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_result_cry_19_0_RNO_Z)
);
defparam bcu_result_cry_19_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_18_0_RNO (
	.A(gpr_rs1_rd_data_sig[18]),
	.B(de_ex_pipe_curr_pc_ex[18]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_590)
);
defparam bcu_result_cry_18_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_17_0_RNO (
	.A(gpr_rs1_rd_data_sig[17]),
	.B(de_ex_pipe_curr_pc_ex[17]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_589)
);
defparam bcu_result_cry_17_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_16_0_RNO (
	.A(gpr_rs1_rd_data_sig[16]),
	.B(de_ex_pipe_curr_pc_ex[16]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_588)
);
defparam bcu_result_cry_16_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_15_0_RNO (
	.A(gpr_rs1_rd_data_sig[15]),
	.B(de_ex_pipe_curr_pc_ex[15]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_587)
);
defparam bcu_result_cry_15_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_14_0_RNO (
	.A(gpr_rs1_rd_data_sig[14]),
	.B(de_ex_pipe_curr_pc_ex[14]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_586)
);
defparam bcu_result_cry_14_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_13_0_RNO (
	.A(gpr_rs1_rd_data_sig[13]),
	.B(de_ex_pipe_curr_pc_ex[13]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_585)
);
defparam bcu_result_cry_13_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_12_0_RNO (
	.A(gpr_rs1_rd_data_sig[12]),
	.B(de_ex_pipe_curr_pc_ex[12]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_result_cry_12_0_RNO_Z)
);
defparam bcu_result_cry_12_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_11_0_RNO (
	.A(gpr_rs1_rd_data_sig[11]),
	.B(de_ex_pipe_curr_pc_ex[11]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_614)
);
defparam bcu_result_cry_11_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_10_0_RNO (
	.A(gpr_rs1_rd_data_sig[10]),
	.B(de_ex_pipe_curr_pc_ex[10]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_result_cry_10_0_RNO_Z)
);
defparam bcu_result_cry_10_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_9_0_RNO (
	.A(gpr_rs1_rd_data_sig[9]),
	.B(de_ex_pipe_curr_pc_ex[9]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_result_cry_9_0_RNO_Z)
);
defparam bcu_result_cry_9_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_8_0_RNO (
	.A(gpr_rs1_rd_data_sig[8]),
	.B(de_ex_pipe_curr_pc_ex[8]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_611)
);
defparam bcu_result_cry_8_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_7_0_RNO (
	.A(gpr_rs1_rd_data_sig[7]),
	.B(de_ex_pipe_curr_pc_ex[7]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_result_cry_7_0_RNO_Z)
);
defparam bcu_result_cry_7_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_6_0_RNO (
	.A(gpr_rs1_rd_data_sig[6]),
	.B(de_ex_pipe_curr_pc_ex[6]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_result_cry_6_0_RNO_Z)
);
defparam bcu_result_cry_6_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_5_0_RNO (
	.A(gpr_rs1_rd_data_sig[5]),
	.B(de_ex_pipe_curr_pc_ex[5]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_608)
);
defparam bcu_result_cry_5_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_4_0_RNO (
	.A(gpr_rs1_rd_data_sig[4]),
	.B(de_ex_pipe_curr_pc_ex[4]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_result_cry_4_0_RNO_Z)
);
defparam bcu_result_cry_4_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_3_0_RNO (
	.A(gpr_rs1_rd_data_sig[3]),
	.B(de_ex_pipe_curr_pc_ex[3]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(bcu_result_cry_3_0_RNO_Z)
);
defparam bcu_result_cry_3_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_2_0_RNO (
	.A(gpr_rs1_rd_data_sig[2]),
	.B(de_ex_pipe_curr_pc_ex[2]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_605)
);
defparam bcu_result_cry_2_0_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_1_RNO (
	.A(gpr_rs1_rd_data_sig[1]),
	.B(de_ex_pipe_curr_pc_ex[1]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_602)
);
defparam bcu_result_cry_1_RNO.INIT=8'hAC;
// @29:456
  CFG3 bcu_result_cry_0_RNO (
	.A(gpr_rs1_rd_data_sig[0]),
	.B(de_ex_pipe_curr_pc_ex[0]),
	.C(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_601)
);
defparam bcu_result_cry_0_RNO.INIT=8'hAC;
// @29:419
  CFG3 \bcu_operand1_1_i_m4_i_m2[0]  (
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.B(de_ex_pipe_immediate_ex[0]),
	.C(csr_priv_dpc_retr[0]),
	.Y(N_1356)
);
defparam \bcu_operand1_1_i_m4_i_m2[0] .INIT=8'hE4;
// @29:419
  CFG3 \bcu_operand1_1_i_m4_i_m2[1]  (
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.B(de_ex_pipe_immediate_ex[1]),
	.C(csr_priv_dpc_retr[1]),
	.Y(N_1355)
);
defparam \bcu_operand1_1_i_m4_i_m2[1] .INIT=8'hE4;
// @29:460
  CFG4 bcu_result_valid_i_a2_7 (
	.A(stage_state_retr),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(ex_retr_pipe_sw_csr_wr_op_retr[1]),
	.D(ex_retr_pipe_sw_csr_wr_op_retr[0]),
	.Y(bcu_result_valid_i_a2_7_Z)
);
defparam bcu_result_valid_i_a2_7.INIT=16'h8880;
// @29:460
  CFG4 bcu_result_valid_i_a2_6 (
	.A(ex_retr_pipe_sw_csr_addr_retr[11]),
	.B(ex_retr_pipe_sw_csr_addr_retr[4]),
	.C(ex_retr_pipe_sw_csr_addr_retr[0]),
	.D(ex_retr_pipe_sw_csr_addr_retr[1]),
	.Y(bcu_result_valid_i_a2_6_Z)
);
defparam bcu_result_valid_i_a2_6.INIT=16'h0010;
// @29:419
  CFG4 \bcu_operand1_6_0_0_a2_0[1]  (
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.C(csr_priv_mtvec_epc_retr[1]),
	.D(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.Y(N_828)
);
defparam \bcu_operand1_6_0_0_a2_0[1] .INIT=16'h0040;
// @29:460
  CFG3 bcu_result_valid_i_a2_4 (
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[2]),
	.B(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.C(de_ex_pipe_bcu_operand1_mux_sel_ex[0]),
	.Y(N_1381)
);
defparam bcu_result_valid_i_a2_4.INIT=8'hA8;
// @29:460
  CFG4 bcu_result_valid_i_a2_8 (
	.A(ex_retr_pipe_sw_csr_addr_retr[5]),
	.B(ex_retr_pipe_sw_csr_addr_retr[3]),
	.C(bcu_result_valid_i_a2_1),
	.D(bcu_result_valid_i_a2_6_Z),
	.Y(bcu_result_valid_i_a2_8_Z)
);
defparam bcu_result_valid_i_a2_8.INIT=16'h1000;
// @29:460
  CFG4 bcu_result_valid_i_a2_10 (
	.A(de_ex_pipe_bcu_operand1_mux_sel_ex[1]),
	.B(bcu_result_valid_i_a2_8_Z),
	.C(ex_retr_pipe_sw_csr_addr_retr[2]),
	.D(ex_retr_pipe_sw_csr_addr_retr[6]),
	.Y(bcu_result_valid_i_a2_10_Z)
);
defparam bcu_result_valid_i_a2_10.INIT=16'h0480;
// @29:460
  CFG2 bcu_result_valid_i_a2_0 (
	.A(un1_instr_inhibit_ex),
	.B(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_817)
);
defparam bcu_result_valid_i_a2_0.INIT=4'h8;
// @29:460
  CFG4 bcu_result_valid_i_o2 (
	.A(N_1381),
	.B(gpr_rs1_rd_data_valid_ex),
	.C(de_ex_pipe_bcu_op_sel_ex),
	.D(de_ex_pipe_bcu_operand0_mux_sel_ex_0),
	.Y(N_581)
);
defparam bcu_result_valid_i_o2.INIT=16'hBFAF;
// @29:460
  CFG4 bcu_result_valid_i (
	.A(stage_state_ex),
	.B(N_816),
	.C(N_817),
	.D(N_581),
	.Y(N_130)
);
defparam bcu_result_valid_i.INIT=16'hFFFD;
// @29:9542
  CFG4 bcu_result_valid_i_a2_0_RNIH67SE (
	.A(stage_state_ex),
	.B(N_816),
	.C(N_817),
	.D(N_581),
	.Y(N_130_i)
);
defparam bcu_result_valid_i_a2_0_RNIH67SE.INIT=16'h0002;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_bcu */

module miv_rv32_gpr_ram_array_32s_6s_32s (
  de_ex_pipe_gpr_rs2_rd_sel_ex,
  gpr_rs1_rd_data_sig,
  de_ex_pipe_gpr_rs1_rd_sel_ex,
  debug_gpr_resp_rd_data,
  gpr_wr_data_retr,
  ex_retr_pipe_gpr_wr_sel_retr,
  un11_gpr_rs1_stall_exu_i,
  gpr_wr_valid_int,
  clk,
  un11_gpr_rs2_stall_exu
)
;
input [5:0] de_ex_pipe_gpr_rs2_rd_sel_ex ;
output [31:0] gpr_rs1_rd_data_sig ;
input [4:0] de_ex_pipe_gpr_rs1_rd_sel_ex ;
output [31:0] debug_gpr_resp_rd_data ;
input [31:0] gpr_wr_data_retr ;
input [4:0] ex_retr_pipe_gpr_wr_sel_retr ;
input un11_gpr_rs1_stall_exu_i ;
input gpr_wr_valid_int ;
input clk ;
output un11_gpr_rs2_stall_exu ;
wire un11_gpr_rs1_stall_exu_i ;
wire gpr_wr_valid_int ;
wire clk ;
wire un11_gpr_rs2_stall_exu ;
wire [11:8] mem_xf_1_mem_xf_1_0_2_R_DATA;
wire [11:8] mem_xf_mem_xf_0_2_R_DATA;
wire un11_gpr_rs2_stall_exu_i ;
wire GND ;
wire VCC ;
wire un12_q1_3_Z ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
  CFG1 un12_q1_RNIOEI6 (
	.A(un11_gpr_rs2_stall_exu),
	.Y(un11_gpr_rs2_stall_exu_i)
);
defparam un12_q1_RNIOEI6.INIT=2'h1;
// @29:6370
  RAM64x12 mem_xf_1_mem_xf_1_0_0 (
	.BUSY_FB(GND),
	.W_CLK(clk),
	.W_ADDR({GND, ex_retr_pipe_gpr_wr_sel_retr[4:0]}),
	.W_EN(gpr_wr_valid_int),
	.W_DATA(gpr_wr_data_retr[11:0]),
	.BLK_EN(VCC),
	.R_CLK(clk),
	.R_ADDR({GND, de_ex_pipe_gpr_rs2_rd_sel_ex[4:0]}),
	.R_DATA(debug_gpr_resp_rd_data[11:0]),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(GND),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(un11_gpr_rs2_stall_exu_i),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC0)
);
defparam mem_xf_1_mem_xf_1_0_0.RAMINDEX="mem_xf_1[31:0]%32%32%SPEED%0%0%MICRO_RAM";
// @29:6370
  RAM64x12 mem_xf_1_mem_xf_1_0_1 (
	.BUSY_FB(GND),
	.W_CLK(clk),
	.W_ADDR({GND, ex_retr_pipe_gpr_wr_sel_retr[4:0]}),
	.W_EN(gpr_wr_valid_int),
	.W_DATA(gpr_wr_data_retr[23:12]),
	.BLK_EN(VCC),
	.R_CLK(clk),
	.R_ADDR({GND, de_ex_pipe_gpr_rs2_rd_sel_ex[4:0]}),
	.R_DATA(debug_gpr_resp_rd_data[23:12]),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(GND),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(un11_gpr_rs2_stall_exu_i),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC1)
);
defparam mem_xf_1_mem_xf_1_0_1.RAMINDEX="mem_xf_1[31:0]%32%32%SPEED%0%1%MICRO_RAM";
// @29:6370
  RAM64x12 mem_xf_1_mem_xf_1_0_2 (
	.BUSY_FB(GND),
	.W_CLK(clk),
	.W_ADDR({GND, ex_retr_pipe_gpr_wr_sel_retr[4:0]}),
	.W_EN(gpr_wr_valid_int),
	.W_DATA({GND, GND, GND, GND, gpr_wr_data_retr[31:24]}),
	.BLK_EN(VCC),
	.R_CLK(clk),
	.R_ADDR({GND, de_ex_pipe_gpr_rs2_rd_sel_ex[4:0]}),
	.R_DATA({mem_xf_1_mem_xf_1_0_2_R_DATA[11:8], debug_gpr_resp_rd_data[31:24]}),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(GND),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(un11_gpr_rs2_stall_exu_i),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC2)
);
defparam mem_xf_1_mem_xf_1_0_2.RAMINDEX="mem_xf_1[31:0]%32%32%SPEED%0%2%MICRO_RAM";
// @29:6370
  RAM64x12 mem_xf_mem_xf_0_0 (
	.BUSY_FB(GND),
	.W_CLK(clk),
	.W_ADDR({GND, ex_retr_pipe_gpr_wr_sel_retr[4:0]}),
	.W_EN(gpr_wr_valid_int),
	.W_DATA(gpr_wr_data_retr[11:0]),
	.BLK_EN(VCC),
	.R_CLK(clk),
	.R_ADDR({GND, de_ex_pipe_gpr_rs1_rd_sel_ex[4:0]}),
	.R_DATA(gpr_rs1_rd_data_sig[11:0]),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(GND),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(un11_gpr_rs1_stall_exu_i),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC3)
);
defparam mem_xf_mem_xf_0_0.RAMINDEX="mem_xf[31:0]%32%32%SPEED%0%0%MICRO_RAM";
// @29:6370
  RAM64x12 mem_xf_mem_xf_0_1 (
	.BUSY_FB(GND),
	.W_CLK(clk),
	.W_ADDR({GND, ex_retr_pipe_gpr_wr_sel_retr[4:0]}),
	.W_EN(gpr_wr_valid_int),
	.W_DATA(gpr_wr_data_retr[23:12]),
	.BLK_EN(VCC),
	.R_CLK(clk),
	.R_ADDR({GND, de_ex_pipe_gpr_rs1_rd_sel_ex[4:0]}),
	.R_DATA(gpr_rs1_rd_data_sig[23:12]),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(GND),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(un11_gpr_rs1_stall_exu_i),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC4)
);
defparam mem_xf_mem_xf_0_1.RAMINDEX="mem_xf[31:0]%32%32%SPEED%0%1%MICRO_RAM";
// @29:6370
  RAM64x12 mem_xf_mem_xf_0_2 (
	.BUSY_FB(GND),
	.W_CLK(clk),
	.W_ADDR({GND, ex_retr_pipe_gpr_wr_sel_retr[4:0]}),
	.W_EN(gpr_wr_valid_int),
	.W_DATA({GND, GND, GND, GND, gpr_wr_data_retr[31:24]}),
	.BLK_EN(VCC),
	.R_CLK(clk),
	.R_ADDR({GND, de_ex_pipe_gpr_rs1_rd_sel_ex[4:0]}),
	.R_DATA({mem_xf_mem_xf_0_2_R_DATA[11:8], gpr_rs1_rd_data_sig[31:24]}),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(GND),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(un11_gpr_rs1_stall_exu_i),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC5)
);
defparam mem_xf_mem_xf_0_2.RAMINDEX="mem_xf[31:0]%32%32%SPEED%0%2%MICRO_RAM";
// @29:6377
  CFG4 un12_q1_3 (
	.A(de_ex_pipe_gpr_rs2_rd_sel_ex[5]),
	.B(de_ex_pipe_gpr_rs2_rd_sel_ex[4]),
	.C(de_ex_pipe_gpr_rs2_rd_sel_ex[3]),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[2]),
	.Y(un12_q1_3_Z)
);
defparam un12_q1_3.INIT=16'h0001;
// @29:6377
  CFG3 un12_q1 (
	.A(de_ex_pipe_gpr_rs2_rd_sel_ex[0]),
	.B(un12_q1_3_Z),
	.C(de_ex_pipe_gpr_rs2_rd_sel_ex[1]),
	.Y(un11_gpr_rs2_stall_exu)
);
defparam un12_q1.INIT=8'h04;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_gpr_ram_array_32s_6s_32s */

module miv_rv32_gpr_ram_0s_0_0s_32s (
  gpr_wr_data_retr,
  debug_gpr_resp_rd_data,
  gpr_rs1_rd_data_sig,
  de_ex_pipe_gpr_rs1_rd_sel_ex,
  de_ex_pipe_gpr_rs2_rd_sel_ex,
  ex_retr_pipe_gpr_wr_sel_retr,
  un11_gpr_rs2_stall_exu,
  un11_gpr_rs1_stall_exu_i,
  gpr_rs1_rd_data_valid_ex,
  machine_implicit_wr_mtval_tval_wr_en,
  formal_trace_reset_taken,
  gpr_N_5_mux,
  gpr_wr_en_retr,
  d_m1_e_a0_2,
  N_569_i,
  N_570_i,
  N_572_i,
  un7_gpr_rs2_stall_exu_5,
  un7_gpr_rs2_stall_exu_4,
  un7_gpr_rs2_stall_exu_3,
  un7_gpr_rs2_stall_exu_2,
  de_ex_pipe_gpr_rs2_rd_valid_ex,
  gpr_rs2_rd_data_valid_7,
  trace_priv_i,
  un1_gpr_wr_mux_sel_ex_i,
  N_866,
  N_571_i,
  gpr_rs1_rd_valid_mux,
  gpr_rs2_rd_valid_dbgpipe,
  gpr_wr_valid_retr,
  clk,
  dff_arst
)
;
input [31:0] gpr_wr_data_retr ;
output [31:0] debug_gpr_resp_rd_data ;
output [31:0] gpr_rs1_rd_data_sig ;
input [4:0] de_ex_pipe_gpr_rs1_rd_sel_ex ;
input [5:0] de_ex_pipe_gpr_rs2_rd_sel_ex ;
input [5:0] ex_retr_pipe_gpr_wr_sel_retr ;
output un11_gpr_rs2_stall_exu ;
input un11_gpr_rs1_stall_exu_i ;
output gpr_rs1_rd_data_valid_ex ;
input machine_implicit_wr_mtval_tval_wr_en ;
input formal_trace_reset_taken ;
input gpr_N_5_mux ;
input gpr_wr_en_retr ;
input d_m1_e_a0_2 ;
output N_569_i ;
output N_570_i ;
output N_572_i ;
output un7_gpr_rs2_stall_exu_5 ;
output un7_gpr_rs2_stall_exu_4 ;
output un7_gpr_rs2_stall_exu_3 ;
output un7_gpr_rs2_stall_exu_2 ;
input de_ex_pipe_gpr_rs2_rd_valid_ex ;
output gpr_rs2_rd_data_valid_7 ;
input trace_priv_i ;
input un1_gpr_wr_mux_sel_ex_i ;
input N_866 ;
output N_571_i ;
input gpr_rs1_rd_valid_mux ;
input gpr_rs2_rd_valid_dbgpipe ;
input gpr_wr_valid_retr ;
input clk ;
input dff_arst ;
wire un11_gpr_rs2_stall_exu ;
wire un11_gpr_rs1_stall_exu_i ;
wire gpr_rs1_rd_data_valid_ex ;
wire machine_implicit_wr_mtval_tval_wr_en ;
wire formal_trace_reset_taken ;
wire gpr_N_5_mux ;
wire gpr_wr_en_retr ;
wire d_m1_e_a0_2 ;
wire N_569_i ;
wire N_570_i ;
wire N_572_i ;
wire un7_gpr_rs2_stall_exu_5 ;
wire un7_gpr_rs2_stall_exu_4 ;
wire un7_gpr_rs2_stall_exu_3 ;
wire un7_gpr_rs2_stall_exu_2 ;
wire de_ex_pipe_gpr_rs2_rd_valid_ex ;
wire gpr_rs2_rd_data_valid_7 ;
wire trace_priv_i ;
wire un1_gpr_wr_mux_sel_ex_i ;
wire N_866 ;
wire N_571_i ;
wire gpr_rs1_rd_valid_mux ;
wire gpr_rs2_rd_valid_dbgpipe ;
wire gpr_wr_valid_retr ;
wire clk ;
wire dff_arst ;
wire [4:0] gpr_rs1_rd_sel_reg_Z;
wire [4:0] gpr_wr_sel_reg_Z;
wire [5:0] gpr_rs2_rd_sel_reg_Z;
wire gpr_wr_valid_reg_Z ;
wire VCC ;
wire GND ;
wire gpr_rs2_rd_valid_reg_Z ;
wire gpr_rs1_rd_valid_reg_Z ;
wire un4_rs1_rd_hzd_5 ;
wire un1_rs1_rd_hzd_4_3_Z ;
wire un1_rs1_rd_hzd_4_Z ;
wire gpr_rs2_rd_data_valid_8_1_Z ;
wire gpr_rs2_rd_data_valid_6_Z ;
wire un3_rs2_rd_hzd_1_0_Z ;
wire un3_rs2_rd_hzd_1_Z ;
wire un3_rs2_rd_hzd_2_Z ;
wire un3_rs2_rd_hzd_Z ;
wire un3_gpr_rs2_rd_data_valid_2_Z ;
wire un3_gpr_rs1_rd_data_valid_2_Z ;
wire N_573_i ;
wire gpr_rs1_rd_data_valid_6_1_Z ;
wire gpr_rs2_rd_data_valid_6_2_Z ;
wire gpr_rs2_rd_data_valid_6_1_Z ;
wire un3_rs1_rd_hzd_3_Z ;
wire un3_rs1_rd_hzd_2_Z ;
wire un3_rs1_rd_hzd_1_Z ;
wire un4_gpr_wr_valid_int_3_Z ;
wire gpr_rs1_rd_data_valid_6_3_Z ;
wire gpr_rs2_rd_data_valid_6_3_Z ;
wire gpr_rs1_rd_data_valid_6_4_Z ;
wire un3_rs1_rd_hzd_Z ;
wire d_N_3_mux_4 ;
wire un1_rs1_rd_hzd_out ;
wire gpr_wr_valid_int_Z ;
wire gpr_rs1_rd_data_valid_6_Z ;
wire gpr_rs1_rd_data_valid ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
// @29:6097
  SLE gpr_wr_valid_reg (
	.Q(gpr_wr_valid_reg_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(gpr_wr_valid_retr),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6097
  SLE gpr_rs2_rd_valid_reg (
	.Q(gpr_rs2_rd_valid_reg_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(gpr_rs2_rd_valid_dbgpipe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6097
  SLE gpr_rs1_rd_valid_reg (
	.Q(gpr_rs1_rd_valid_reg_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(gpr_rs1_rd_valid_mux),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6097
  SLE \gpr_rs1_rd_sel_reg[3]  (
	.Q(gpr_rs1_rd_sel_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[3]),
	.EN(gpr_rs1_rd_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6097
  SLE \gpr_rs1_rd_sel_reg[2]  (
	.Q(gpr_rs1_rd_sel_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[2]),
	.EN(gpr_rs1_rd_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6097
  SLE \gpr_rs1_rd_sel_reg[1]  (
	.Q(gpr_rs1_rd_sel_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[1]),
	.EN(gpr_rs1_rd_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6097
  SLE \gpr_rs1_rd_sel_reg[0]  (
	.Q(gpr_rs1_rd_sel_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[0]),
	.EN(gpr_rs1_rd_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6097
  SLE \gpr_wr_sel_reg[5]  (
	.Q(un4_rs1_rd_hzd_5),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(ex_retr_pipe_gpr_wr_sel_retr[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6097
  SLE \gpr_wr_sel_reg[4]  (
	.Q(gpr_wr_sel_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(ex_retr_pipe_gpr_wr_sel_retr[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6097
  SLE \gpr_wr_sel_reg[3]  (
	.Q(gpr_wr_sel_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(ex_retr_pipe_gpr_wr_sel_retr[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6097
  SLE \gpr_wr_sel_reg[2]  (
	.Q(gpr_wr_sel_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(ex_retr_pipe_gpr_wr_sel_retr[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6097
  SLE \gpr_wr_sel_reg[1]  (
	.Q(gpr_wr_sel_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(ex_retr_pipe_gpr_wr_sel_retr[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6097
  SLE \gpr_wr_sel_reg[0]  (
	.Q(gpr_wr_sel_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(ex_retr_pipe_gpr_wr_sel_retr[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6097
  SLE \gpr_rs2_rd_sel_reg[5]  (
	.Q(gpr_rs2_rd_sel_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[5]),
	.EN(gpr_rs2_rd_valid_dbgpipe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6097
  SLE \gpr_rs2_rd_sel_reg[4]  (
	.Q(gpr_rs2_rd_sel_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[4]),
	.EN(gpr_rs2_rd_valid_dbgpipe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6097
  SLE \gpr_rs2_rd_sel_reg[3]  (
	.Q(gpr_rs2_rd_sel_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[3]),
	.EN(gpr_rs2_rd_valid_dbgpipe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6097
  SLE \gpr_rs2_rd_sel_reg[2]  (
	.Q(gpr_rs2_rd_sel_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[2]),
	.EN(gpr_rs2_rd_valid_dbgpipe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6097
  SLE \gpr_rs2_rd_sel_reg[1]  (
	.Q(gpr_rs2_rd_sel_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[1]),
	.EN(gpr_rs2_rd_valid_dbgpipe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6097
  SLE \gpr_rs2_rd_sel_reg[0]  (
	.Q(gpr_rs2_rd_sel_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[0]),
	.EN(gpr_rs2_rd_valid_dbgpipe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6097
  SLE \gpr_rs1_rd_sel_reg[4]  (
	.Q(gpr_rs1_rd_sel_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[4]),
	.EN(gpr_rs1_rd_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6085
  CFG4 un1_rs1_rd_hzd_4 (
	.A(ex_retr_pipe_gpr_wr_sel_retr[1]),
	.B(de_ex_pipe_gpr_rs1_rd_sel_ex[1]),
	.C(un1_rs1_rd_hzd_4_3_Z),
	.D(N_571_i),
	.Y(un1_rs1_rd_hzd_4_Z)
);
defparam un1_rs1_rd_hzd_4.INIT=16'h0090;
// @29:6083
  CFG4 gpr_rs2_rd_data_valid_8 (
	.A(N_866),
	.B(un1_gpr_wr_mux_sel_ex_i),
	.C(trace_priv_i),
	.D(gpr_rs2_rd_data_valid_8_1_Z),
	.Y(gpr_rs2_rd_data_valid_7)
);
defparam gpr_rs2_rd_data_valid_8.INIT=16'h00F4;
// @29:6083
  CFG2 gpr_rs2_rd_data_valid_8_1 (
	.A(gpr_rs2_rd_data_valid_6_Z),
	.B(de_ex_pipe_gpr_rs2_rd_valid_ex),
	.Y(gpr_rs2_rd_data_valid_8_1_Z)
);
defparam gpr_rs2_rd_data_valid_8_1.INIT=4'h7;
// @29:6086
  CFG4 un3_rs2_rd_hzd (
	.A(un3_rs2_rd_hzd_1_0_Z),
	.B(un3_rs2_rd_hzd_1_Z),
	.C(gpr_wr_valid_reg_Z),
	.D(un3_rs2_rd_hzd_2_Z),
	.Y(un3_rs2_rd_hzd_Z)
);
defparam un3_rs2_rd_hzd.INIT=16'h4000;
// @29:6086
  CFG4 un3_rs2_rd_hzd_1_0 (
	.A(un4_rs1_rd_hzd_5),
	.B(gpr_wr_sel_reg_Z[3]),
	.C(de_ex_pipe_gpr_rs2_rd_sel_ex[5]),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[3]),
	.Y(un3_rs2_rd_hzd_1_0_Z)
);
defparam un3_rs2_rd_hzd_1_0.INIT=16'h7BDE;
// @29:6083
  CFG2 un3_gpr_rs2_rd_data_valid_2 (
	.A(de_ex_pipe_gpr_rs2_rd_sel_ex[2]),
	.B(gpr_rs2_rd_sel_reg_Z[2]),
	.Y(un3_gpr_rs2_rd_data_valid_2_Z)
);
defparam un3_gpr_rs2_rd_data_valid_2.INIT=4'h6;
// @29:6086
  CFG2 un2_rs2_rd_hzd_2 (
	.A(ex_retr_pipe_gpr_wr_sel_retr[2]),
	.B(de_ex_pipe_gpr_rs2_rd_sel_ex[2]),
	.Y(un7_gpr_rs2_stall_exu_2)
);
defparam un2_rs2_rd_hzd_2.INIT=4'h6;
// @29:6086
  CFG2 un2_rs2_rd_hzd_3 (
	.A(ex_retr_pipe_gpr_wr_sel_retr[3]),
	.B(de_ex_pipe_gpr_rs2_rd_sel_ex[3]),
	.Y(un7_gpr_rs2_stall_exu_3)
);
defparam un2_rs2_rd_hzd_3.INIT=4'h6;
// @29:6086
  CFG2 un2_rs2_rd_hzd_4 (
	.A(ex_retr_pipe_gpr_wr_sel_retr[4]),
	.B(de_ex_pipe_gpr_rs2_rd_sel_ex[4]),
	.Y(un7_gpr_rs2_stall_exu_4)
);
defparam un2_rs2_rd_hzd_4.INIT=4'h6;
// @29:6086
  CFG2 un2_rs2_rd_hzd_5 (
	.A(ex_retr_pipe_gpr_wr_sel_retr[5]),
	.B(de_ex_pipe_gpr_rs2_rd_sel_ex[5]),
	.Y(un7_gpr_rs2_stall_exu_5)
);
defparam un2_rs2_rd_hzd_5.INIT=4'h6;
// @29:6082
  CFG2 un3_gpr_rs1_rd_data_valid_2 (
	.A(de_ex_pipe_gpr_rs1_rd_sel_ex[2]),
	.B(gpr_rs1_rd_sel_reg_Z[2]),
	.Y(un3_gpr_rs1_rd_data_valid_2_Z)
);
defparam un3_gpr_rs1_rd_data_valid_2.INIT=4'h6;
// @29:6085
  CFG2 un2_rs1_rd_hzd_2_0_x2 (
	.A(ex_retr_pipe_gpr_wr_sel_retr[2]),
	.B(de_ex_pipe_gpr_rs1_rd_sel_ex[2]),
	.Y(N_573_i)
);
defparam un2_rs1_rd_hzd_2_0_x2.INIT=4'h6;
// @29:6085
  CFG2 un2_rs1_rd_hzd_1_0_x2 (
	.A(ex_retr_pipe_gpr_wr_sel_retr[1]),
	.B(de_ex_pipe_gpr_rs1_rd_sel_ex[1]),
	.Y(N_572_i)
);
defparam un2_rs1_rd_hzd_1_0_x2.INIT=4'h6;
// @29:6085
  CFG2 un2_rs1_rd_hzd_0_0_x2 (
	.A(ex_retr_pipe_gpr_wr_sel_retr[0]),
	.B(de_ex_pipe_gpr_rs1_rd_sel_ex[0]),
	.Y(N_571_i)
);
defparam un2_rs1_rd_hzd_0_0_x2.INIT=4'h6;
// @29:6085
  CFG2 un2_rs1_rd_hzd_3_0_x2 (
	.A(ex_retr_pipe_gpr_wr_sel_retr[3]),
	.B(de_ex_pipe_gpr_rs1_rd_sel_ex[3]),
	.Y(N_570_i)
);
defparam un2_rs1_rd_hzd_3_0_x2.INIT=4'h6;
// @29:6085
  CFG2 un2_rs1_rd_hzd_4_0_x2 (
	.A(ex_retr_pipe_gpr_wr_sel_retr[4]),
	.B(de_ex_pipe_gpr_rs1_rd_sel_ex[4]),
	.Y(N_569_i)
);
defparam un2_rs1_rd_hzd_4_0_x2.INIT=4'h6;
// @29:6082
  CFG4 gpr_rs1_rd_data_valid_6_1 (
	.A(gpr_rs1_rd_sel_reg_Z[4]),
	.B(gpr_rs1_rd_sel_reg_Z[0]),
	.C(de_ex_pipe_gpr_rs1_rd_sel_ex[4]),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[0]),
	.Y(gpr_rs1_rd_data_valid_6_1_Z)
);
defparam gpr_rs1_rd_data_valid_6_1.INIT=16'h8421;
// @29:6083
  CFG4 gpr_rs2_rd_data_valid_6_2 (
	.A(gpr_rs2_rd_sel_reg_Z[3]),
	.B(gpr_rs2_rd_sel_reg_Z[0]),
	.C(de_ex_pipe_gpr_rs2_rd_sel_ex[3]),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[0]),
	.Y(gpr_rs2_rd_data_valid_6_2_Z)
);
defparam gpr_rs2_rd_data_valid_6_2.INIT=16'h8421;
// @29:6083
  CFG4 gpr_rs2_rd_data_valid_6_1 (
	.A(gpr_rs2_rd_sel_reg_Z[4]),
	.B(gpr_rs2_rd_sel_reg_Z[1]),
	.C(de_ex_pipe_gpr_rs2_rd_sel_ex[4]),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[1]),
	.Y(gpr_rs2_rd_data_valid_6_1_Z)
);
defparam gpr_rs2_rd_data_valid_6_1.INIT=16'h8421;
// @29:6085
  CFG4 un3_rs1_rd_hzd_3 (
	.A(gpr_wr_sel_reg_Z[4]),
	.B(gpr_wr_sel_reg_Z[3]),
	.C(de_ex_pipe_gpr_rs1_rd_sel_ex[4]),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[3]),
	.Y(un3_rs1_rd_hzd_3_Z)
);
defparam un3_rs1_rd_hzd_3.INIT=16'h8421;
// @29:6085
  CFG4 un3_rs1_rd_hzd_2 (
	.A(gpr_wr_sel_reg_Z[2]),
	.B(gpr_wr_sel_reg_Z[1]),
	.C(de_ex_pipe_gpr_rs1_rd_sel_ex[2]),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[1]),
	.Y(un3_rs1_rd_hzd_2_Z)
);
defparam un3_rs1_rd_hzd_2.INIT=16'h8421;
// @29:6085
  CFG4 un3_rs1_rd_hzd_1 (
	.A(un4_rs1_rd_hzd_5),
	.B(gpr_wr_valid_reg_Z),
	.C(gpr_wr_sel_reg_Z[0]),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[0]),
	.Y(un3_rs1_rd_hzd_1_Z)
);
defparam un3_rs1_rd_hzd_1.INIT=16'h4004;
// @29:6086
  CFG4 un3_rs2_rd_hzd_2 (
	.A(gpr_wr_sel_reg_Z[4]),
	.B(gpr_wr_sel_reg_Z[1]),
	.C(de_ex_pipe_gpr_rs2_rd_sel_ex[4]),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[1]),
	.Y(un3_rs2_rd_hzd_2_Z)
);
defparam un3_rs2_rd_hzd_2.INIT=16'h8421;
// @29:6086
  CFG4 un3_rs2_rd_hzd_1 (
	.A(gpr_wr_sel_reg_Z[2]),
	.B(gpr_wr_sel_reg_Z[0]),
	.C(de_ex_pipe_gpr_rs2_rd_sel_ex[2]),
	.D(de_ex_pipe_gpr_rs2_rd_sel_ex[0]),
	.Y(un3_rs2_rd_hzd_1_Z)
);
defparam un3_rs2_rd_hzd_1.INIT=16'h8421;
// @29:6088
  CFG4 un4_gpr_wr_valid_int_3 (
	.A(ex_retr_pipe_gpr_wr_sel_retr[5]),
	.B(ex_retr_pipe_gpr_wr_sel_retr[4]),
	.C(ex_retr_pipe_gpr_wr_sel_retr[3]),
	.D(ex_retr_pipe_gpr_wr_sel_retr[2]),
	.Y(un4_gpr_wr_valid_int_3_Z)
);
defparam un4_gpr_wr_valid_int_3.INIT=16'h0001;
// @29:6082
  CFG4 gpr_rs1_rd_data_valid_6_3 (
	.A(gpr_rs1_rd_sel_reg_Z[3]),
	.B(gpr_rs1_rd_valid_reg_Z),
	.C(gpr_rs1_rd_data_valid_6_1_Z),
	.D(de_ex_pipe_gpr_rs1_rd_sel_ex[3]),
	.Y(gpr_rs1_rd_data_valid_6_3_Z)
);
defparam gpr_rs1_rd_data_valid_6_3.INIT=16'h8040;
// @29:6083
  CFG4 gpr_rs2_rd_data_valid_6_3 (
	.A(de_ex_pipe_gpr_rs2_rd_sel_ex[5]),
	.B(un3_gpr_rs2_rd_data_valid_2_Z),
	.C(gpr_rs2_rd_valid_reg_Z),
	.D(gpr_rs2_rd_sel_reg_Z[5]),
	.Y(gpr_rs2_rd_data_valid_6_3_Z)
);
defparam gpr_rs2_rd_data_valid_6_3.INIT=16'h2010;
// @29:6085
  CFG4 un1_rs1_rd_hzd_4_3 (
	.A(ex_retr_pipe_gpr_wr_sel_retr[5]),
	.B(N_573_i),
	.C(N_570_i),
	.D(N_569_i),
	.Y(un1_rs1_rd_hzd_4_3_Z)
);
defparam un1_rs1_rd_hzd_4_3.INIT=16'h0001;
// @29:6082
  CFG4 gpr_rs1_rd_data_valid_6_4 (
	.A(gpr_rs1_rd_sel_reg_Z[1]),
	.B(de_ex_pipe_gpr_rs1_rd_sel_ex[1]),
	.C(un3_gpr_rs1_rd_data_valid_2_Z),
	.D(gpr_rs1_rd_data_valid_6_3_Z),
	.Y(gpr_rs1_rd_data_valid_6_4_Z)
);
defparam gpr_rs1_rd_data_valid_6_4.INIT=16'h0900;
// @29:6085
  CFG3 un3_rs1_rd_hzd (
	.A(un3_rs1_rd_hzd_3_Z),
	.B(un3_rs1_rd_hzd_2_Z),
	.C(un3_rs1_rd_hzd_1_Z),
	.Y(un3_rs1_rd_hzd_Z)
);
defparam un3_rs1_rd_hzd.INIT=8'h80;
// @29:6083
  CFG4 gpr_rs2_rd_data_valid_6 (
	.A(gpr_rs2_rd_data_valid_6_1_Z),
	.B(gpr_rs2_rd_data_valid_6_2_Z),
	.C(un3_rs2_rd_hzd_Z),
	.D(gpr_rs2_rd_data_valid_6_3_Z),
	.Y(gpr_rs2_rd_data_valid_6_Z)
);
defparam gpr_rs2_rd_data_valid_6.INIT=16'h0800;
// @29:6085
  CFG3 un1_rs1_rd_hzd_4_RNI7N5VJ (
	.A(d_m1_e_a0_2),
	.B(gpr_wr_en_retr),
	.C(un1_rs1_rd_hzd_4_Z),
	.Y(d_N_3_mux_4)
);
defparam un1_rs1_rd_hzd_4_RNI7N5VJ.INIT=8'h80;
// @29:6085
  CFG4 un1_rs1_rd_hzd_s_0 (
	.A(un1_rs1_rd_hzd_4_Z),
	.B(d_N_3_mux_4),
	.C(gpr_N_5_mux),
	.D(formal_trace_reset_taken),
	.Y(un1_rs1_rd_hzd_out)
);
defparam un1_rs1_rd_hzd_s_0.INIT=16'h4CEC;
// @29:6088
  CFG4 gpr_wr_valid_int (
	.A(ex_retr_pipe_gpr_wr_sel_retr[0]),
	.B(ex_retr_pipe_gpr_wr_sel_retr[1]),
	.C(gpr_wr_valid_retr),
	.D(un4_gpr_wr_valid_int_3_Z),
	.Y(gpr_wr_valid_int_Z)
);
defparam gpr_wr_valid_int.INIT=16'hE0F0;
// @29:6082
  CFG3 gpr_rs1_rd_data_valid_6 (
	.A(gpr_rs1_rd_data_valid_6_4_Z),
	.B(gpr_rs1_rd_valid_mux),
	.C(un3_rs1_rd_hzd_Z),
	.Y(gpr_rs1_rd_data_valid_6_Z)
);
defparam gpr_rs1_rd_data_valid_6.INIT=8'h08;
// @29:6085
  CFG2 gpr_rs1_rd_data_valid_6_RNI0443N (
	.A(gpr_rs1_rd_data_valid_6_Z),
	.B(d_N_3_mux_4),
	.Y(gpr_rs1_rd_data_valid)
);
defparam gpr_rs1_rd_data_valid_6_RNI0443N.INIT=4'h2;
// @29:6082
  CFG3 un1_rs1_rd_hzd_s_0_RNI4TVL55 (
	.A(gpr_rs1_rd_data_valid),
	.B(un1_rs1_rd_hzd_out),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(gpr_rs1_rd_data_valid_ex)
);
defparam un1_rs1_rd_hzd_s_0_RNI4TVL55.INIT=8'hA2;
// @29:6241
  miv_rv32_gpr_ram_array_32s_6s_32s \gen_gpr.u_gpr_array_0  (
	.de_ex_pipe_gpr_rs2_rd_sel_ex(de_ex_pipe_gpr_rs2_rd_sel_ex[5:0]),
	.gpr_rs1_rd_data_sig(gpr_rs1_rd_data_sig[31:0]),
	.de_ex_pipe_gpr_rs1_rd_sel_ex(de_ex_pipe_gpr_rs1_rd_sel_ex[4:0]),
	.debug_gpr_resp_rd_data(debug_gpr_resp_rd_data[31:0]),
	.gpr_wr_data_retr(gpr_wr_data_retr[31:0]),
	.ex_retr_pipe_gpr_wr_sel_retr(ex_retr_pipe_gpr_wr_sel_retr[4:0]),
	.un11_gpr_rs1_stall_exu_i(un11_gpr_rs1_stall_exu_i),
	.gpr_wr_valid_int(gpr_wr_valid_int_Z),
	.clk(clk),
	.un11_gpr_rs2_stall_exu(un11_gpr_rs2_stall_exu)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_gpr_ram_0s_0_0s_32s */

module miv_rv32_irq_reg_0s (
  cause_excpt_code_irq_0,
  irq_ext_enable,
  base_irq_p_ext,
  N_134,
  lsu_op_os,
  stage_state_retr,
  interrupt_could_commit,
  m_external_irq,
  clk,
  dff_arst,
  interrupt_captured_ext
)
;
output cause_excpt_code_irq_0 ;
input irq_ext_enable ;
output base_irq_p_ext ;
input N_134 ;
input lsu_op_os ;
input stage_state_retr ;
input interrupt_could_commit ;
input m_external_irq ;
input clk ;
input dff_arst ;
output interrupt_captured_ext ;
wire cause_excpt_code_irq_0 ;
wire irq_ext_enable ;
wire base_irq_p_ext ;
wire N_134 ;
wire lsu_op_os ;
wire stage_state_retr ;
wire interrupt_could_commit ;
wire m_external_irq ;
wire clk ;
wire dff_arst ;
wire interrupt_captured_ext ;
wire VCC ;
wire interrupt_capture_reg4_Z ;
wire GND ;
// @29:6765
  SLE interrupt_capture_reg (
	.Q(interrupt_captured_ext),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(m_external_irq),
	.EN(interrupt_capture_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6770
  CFG2 interrupt_capture_reg4 (
	.A(interrupt_could_commit),
	.B(m_external_irq),
	.Y(interrupt_capture_reg4_Z)
);
defparam interrupt_capture_reg4.INIT=4'hE;
// @29:6780
  CFG4 interrupt_pending (
	.A(interrupt_captured_ext),
	.B(stage_state_retr),
	.C(lsu_op_os),
	.D(N_134),
	.Y(base_irq_p_ext)
);
defparam interrupt_pending.INIT=16'h0008;
// @29:6782
  CFG3 interrupt_taken (
	.A(interrupt_could_commit),
	.B(interrupt_captured_ext),
	.C(irq_ext_enable),
	.Y(cause_excpt_code_irq_0)
);
defparam interrupt_taken.INIT=8'h80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_irq_reg_0s */

module miv_rv32_irq_reg_0s_0 (
  de_ex_pipe_curr_pc_ex_2,
  ifu_expipe_resp_ireg_vaddr,
  ifu_expipe_resp_next_vaddr,
  ex_retr_pipe_lsu_op_retr_1_0,
  lsu_op_ex_pipe_reg_0,
  de_ex_pipe_exu_result_mux_sel_ex,
  ex_retr_pipe_sw_csr_addr_retr_2,
  debug_csr_req_addr,
  de_ex_pipe_sw_csr_addr_ex,
  bcu_op_completing_ex_3_0_i_5,
  N_773,
  N_1382,
  interrupt_could_commit,
  N_278,
  irq_sw_enable_2,
  ie_mtie,
  ex_retr_pipe_sw_csr_rd_op_retr_2,
  un4_ex_retr_pipe_sw_csr_rd_op_retr,
  de_ex_pipe_sw_csr_rd_op_ex,
  ex_retr_pipe_lsu_op_retr9,
  un1_ex_retr_pipe_lsu_op_retr_i_0,
  interrupt_pending_out,
  lsu_op_os,
  stage_state_retr_rep2,
  un4_exu_res_req_retr_1z,
  trace_priv_i,
  N_7,
  N_3733_i,
  de_ex_pipe_bcu_op_sel_ex7_1z,
  instr_completing_retr_i_o2_1,
  interrupt_taken_timer,
  instr_completing_retr_i_o2_3_RNI8RI5M,
  lsu_resp_valid,
  instr_completing_retr_i_a0_0,
  gpr_wr_en_retr,
  haltreq_debug_enter_taken,
  debug_mode_enter_0,
  trigger_debug_enter_taken,
  instr_completing_retr_i_a4_0,
  instr_m2_e_3,
  m_timer_irq,
  clk,
  dff_arst,
  interrupt_captured_timer
)
;
output [31:1] de_ex_pipe_curr_pc_ex_2 ;
input [31:1] ifu_expipe_resp_ireg_vaddr ;
input [31:1] ifu_expipe_resp_next_vaddr ;
output ex_retr_pipe_lsu_op_retr_1_0 ;
input lsu_op_ex_pipe_reg_0 ;
input [2:0] de_ex_pipe_exu_result_mux_sel_ex ;
output [1:0] ex_retr_pipe_sw_csr_addr_retr_2 ;
input [1:0] debug_csr_req_addr ;
input [1:0] de_ex_pipe_sw_csr_addr_ex ;
input bcu_op_completing_ex_3_0_i_5 ;
input N_773 ;
input N_1382 ;
input interrupt_could_commit ;
input N_278 ;
input irq_sw_enable_2 ;
input ie_mtie ;
output ex_retr_pipe_sw_csr_rd_op_retr_2 ;
input un4_ex_retr_pipe_sw_csr_rd_op_retr ;
input de_ex_pipe_sw_csr_rd_op_ex ;
input ex_retr_pipe_lsu_op_retr9 ;
input un1_ex_retr_pipe_lsu_op_retr_i_0 ;
output interrupt_pending_out ;
input lsu_op_os ;
input stage_state_retr_rep2 ;
output un4_exu_res_req_retr_1z ;
input trace_priv_i ;
output N_7 ;
input N_3733_i ;
output de_ex_pipe_bcu_op_sel_ex7_1z ;
input instr_completing_retr_i_o2_1 ;
output interrupt_taken_timer ;
input instr_completing_retr_i_o2_3_RNI8RI5M ;
input lsu_resp_valid ;
input instr_completing_retr_i_a0_0 ;
input gpr_wr_en_retr ;
input haltreq_debug_enter_taken ;
input debug_mode_enter_0 ;
input trigger_debug_enter_taken ;
input instr_completing_retr_i_a4_0 ;
input instr_m2_e_3 ;
input m_timer_irq ;
input clk ;
input dff_arst ;
output interrupt_captured_timer ;
wire ex_retr_pipe_lsu_op_retr_1_0 ;
wire lsu_op_ex_pipe_reg_0 ;
wire bcu_op_completing_ex_3_0_i_5 ;
wire N_773 ;
wire N_1382 ;
wire interrupt_could_commit ;
wire N_278 ;
wire irq_sw_enable_2 ;
wire ie_mtie ;
wire ex_retr_pipe_sw_csr_rd_op_retr_2 ;
wire un4_ex_retr_pipe_sw_csr_rd_op_retr ;
wire de_ex_pipe_sw_csr_rd_op_ex ;
wire ex_retr_pipe_lsu_op_retr9 ;
wire un1_ex_retr_pipe_lsu_op_retr_i_0 ;
wire interrupt_pending_out ;
wire lsu_op_os ;
wire stage_state_retr_rep2 ;
wire un4_exu_res_req_retr_1z ;
wire trace_priv_i ;
wire N_7 ;
wire N_3733_i ;
wire de_ex_pipe_bcu_op_sel_ex7_1z ;
wire instr_completing_retr_i_o2_1 ;
wire interrupt_taken_timer ;
wire instr_completing_retr_i_o2_3_RNI8RI5M ;
wire lsu_resp_valid ;
wire instr_completing_retr_i_a0_0 ;
wire gpr_wr_en_retr ;
wire haltreq_debug_enter_taken ;
wire debug_mode_enter_0 ;
wire trigger_debug_enter_taken ;
wire instr_completing_retr_i_a4_0 ;
wire instr_m2_e_3 ;
wire m_timer_irq ;
wire clk ;
wire dff_arst ;
wire interrupt_captured_timer ;
wire VCC ;
wire interrupt_capture_reg4_Z ;
wire GND ;
wire interrupt_taken_0_N_3L3_1_Z ;
wire interrupt_taken_0_1_1 ;
wire interrupt_taken_0_1_Z ;
wire interrupt_taken_a1_1_Z ;
wire interrupt_taken_0_0_Z ;
// @29:6765
  SLE interrupt_capture_reg (
	.Q(interrupt_captured_timer),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(m_timer_irq),
	.EN(interrupt_capture_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6782
  CFG4 interrupt_taken_0_N_3L3 (
	.A(interrupt_taken_0_N_3L3_1_Z),
	.B(instr_m2_e_3),
	.C(instr_completing_retr_i_a4_0),
	.D(trigger_debug_enter_taken),
	.Y(interrupt_taken_0_1_1)
);
defparam interrupt_taken_0_N_3L3.INIT=16'hFF57;
// @29:6782
  CFG4 interrupt_taken_0_N_3L3_1 (
	.A(debug_mode_enter_0),
	.B(haltreq_debug_enter_taken),
	.C(gpr_wr_en_retr),
	.D(instr_m2_e_3),
	.Y(interrupt_taken_0_N_3L3_1_Z)
);
defparam interrupt_taken_0_N_3L3_1.INIT=16'h3310;
// @29:6782
  CFG4 interrupt_taken_0 (
	.A(instr_completing_retr_i_a0_0),
	.B(interrupt_taken_0_1_Z),
	.C(lsu_resp_valid),
	.D(instr_completing_retr_i_o2_3_RNI8RI5M),
	.Y(interrupt_taken_timer)
);
defparam interrupt_taken_0.INIT=16'hC0C4;
// @29:6782
  CFG4 interrupt_taken_0_1 (
	.A(interrupt_taken_a1_1_Z),
	.B(interrupt_taken_0_1_1),
	.C(interrupt_taken_0_0_Z),
	.D(instr_completing_retr_i_o2_1),
	.Y(interrupt_taken_0_1_Z)
);
defparam interrupt_taken_0_1.INIT=16'h40C0;
  CFG2 de_ex_pipe_bcu_op_sel_ex7_RNITG9E7 (
	.A(de_ex_pipe_bcu_op_sel_ex7_1z),
	.B(N_3733_i),
	.Y(N_7)
);
defparam de_ex_pipe_bcu_op_sel_ex7_RNITG9E7.INIT=4'h2;
// @29:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[0]  (
	.A(de_ex_pipe_sw_csr_addr_ex[0]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[0]),
	.Y(ex_retr_pipe_sw_csr_addr_retr_2[0])
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[0] .INIT=8'hE2;
// @29:10196
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[1]  (
	.A(de_ex_pipe_sw_csr_addr_ex[1]),
	.B(trace_priv_i),
	.C(debug_csr_req_addr[1]),
	.Y(ex_retr_pipe_sw_csr_addr_retr_2[1])
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[1] .INIT=8'hE2;
// @29:9639
  CFG3 un4_exu_res_req_retr (
	.A(de_ex_pipe_exu_result_mux_sel_ex[1]),
	.B(de_ex_pipe_exu_result_mux_sel_ex[2]),
	.C(de_ex_pipe_exu_result_mux_sel_ex[0]),
	.Y(un4_exu_res_req_retr_1z)
);
defparam un4_exu_res_req_retr.INIT=8'h80;
// @29:6780
  CFG3 interrupt_pending_s (
	.A(interrupt_captured_timer),
	.B(stage_state_retr_rep2),
	.C(lsu_op_os),
	.Y(interrupt_pending_out)
);
defparam interrupt_pending_s.INIT=8'h08;
// @29:10352
  CFG3 \ex_retr_pipe_lsu_op_retr_1[0]  (
	.A(un1_ex_retr_pipe_lsu_op_retr_i_0),
	.B(ex_retr_pipe_lsu_op_retr9),
	.C(lsu_op_ex_pipe_reg_0),
	.Y(ex_retr_pipe_lsu_op_retr_1_0)
);
defparam \ex_retr_pipe_lsu_op_retr_1[0] .INIT=8'hB0;
// @29:10188
  CFG3 \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_2_iv  (
	.A(de_ex_pipe_sw_csr_rd_op_ex),
	.B(un4_ex_retr_pipe_sw_csr_rd_op_retr),
	.C(un1_ex_retr_pipe_lsu_op_retr_i_0),
	.Y(ex_retr_pipe_sw_csr_rd_op_retr_2)
);
defparam \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_2_iv .INIT=8'hEC;
// @29:6782
  CFG4 interrupt_taken_a1_1 (
	.A(stage_state_retr_rep2),
	.B(debug_mode_enter_0),
	.C(haltreq_debug_enter_taken),
	.D(trigger_debug_enter_taken),
	.Y(interrupt_taken_a1_1_Z)
);
defparam interrupt_taken_a1_1.INIT=16'h0002;
// @29:6782
  CFG4 interrupt_taken_0_0 (
	.A(trace_priv_i),
	.B(interrupt_pending_out),
	.C(ie_mtie),
	.D(irq_sw_enable_2),
	.Y(interrupt_taken_0_0_Z)
);
defparam interrupt_taken_0_0.INIT=16'h4000;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[1]  (
	.A(ifu_expipe_resp_next_vaddr[1]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[1]),
	.Y(de_ex_pipe_curr_pc_ex_2[1])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[1] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[2]  (
	.A(ifu_expipe_resp_next_vaddr[2]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[2]),
	.Y(de_ex_pipe_curr_pc_ex_2[2])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[2] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[4]  (
	.A(ifu_expipe_resp_next_vaddr[4]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[4]),
	.Y(de_ex_pipe_curr_pc_ex_2[4])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[4] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[5]  (
	.A(ifu_expipe_resp_next_vaddr[5]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[5]),
	.Y(de_ex_pipe_curr_pc_ex_2[5])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[5] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[6]  (
	.A(ifu_expipe_resp_next_vaddr[6]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[6]),
	.Y(de_ex_pipe_curr_pc_ex_2[6])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[6] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[8]  (
	.A(ifu_expipe_resp_next_vaddr[8]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[8]),
	.Y(de_ex_pipe_curr_pc_ex_2[8])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[8] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[9]  (
	.A(ifu_expipe_resp_next_vaddr[9]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[9]),
	.Y(de_ex_pipe_curr_pc_ex_2[9])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[9] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[12]  (
	.A(ifu_expipe_resp_next_vaddr[12]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[12]),
	.Y(de_ex_pipe_curr_pc_ex_2[12])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[12] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[13]  (
	.A(ifu_expipe_resp_next_vaddr[13]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[13]),
	.Y(de_ex_pipe_curr_pc_ex_2[13])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[13] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[14]  (
	.A(ifu_expipe_resp_next_vaddr[14]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[14]),
	.Y(de_ex_pipe_curr_pc_ex_2[14])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[14] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[15]  (
	.A(ifu_expipe_resp_next_vaddr[15]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[15]),
	.Y(de_ex_pipe_curr_pc_ex_2[15])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[15] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[16]  (
	.A(ifu_expipe_resp_next_vaddr[16]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[16]),
	.Y(de_ex_pipe_curr_pc_ex_2[16])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[16] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[17]  (
	.A(ifu_expipe_resp_next_vaddr[17]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[17]),
	.Y(de_ex_pipe_curr_pc_ex_2[17])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[17] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[19]  (
	.A(ifu_expipe_resp_next_vaddr[19]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[19]),
	.Y(de_ex_pipe_curr_pc_ex_2[19])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[19] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[20]  (
	.A(ifu_expipe_resp_next_vaddr[20]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[20]),
	.Y(de_ex_pipe_curr_pc_ex_2[20])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[20] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[21]  (
	.A(ifu_expipe_resp_next_vaddr[21]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[21]),
	.Y(de_ex_pipe_curr_pc_ex_2[21])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[21] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[23]  (
	.A(ifu_expipe_resp_next_vaddr[23]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[23]),
	.Y(de_ex_pipe_curr_pc_ex_2[23])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[23] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[24]  (
	.A(ifu_expipe_resp_next_vaddr[24]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[24]),
	.Y(de_ex_pipe_curr_pc_ex_2[24])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[24] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[25]  (
	.A(ifu_expipe_resp_next_vaddr[25]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[25]),
	.Y(de_ex_pipe_curr_pc_ex_2[25])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[25] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[26]  (
	.A(ifu_expipe_resp_next_vaddr[26]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[26]),
	.Y(de_ex_pipe_curr_pc_ex_2[26])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[26] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[27]  (
	.A(ifu_expipe_resp_next_vaddr[27]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[27]),
	.Y(de_ex_pipe_curr_pc_ex_2[27])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[27] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[28]  (
	.A(ifu_expipe_resp_next_vaddr[28]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[28]),
	.Y(de_ex_pipe_curr_pc_ex_2[28])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[28] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[29]  (
	.A(ifu_expipe_resp_next_vaddr[29]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[29]),
	.Y(de_ex_pipe_curr_pc_ex_2[29])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[29] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[30]  (
	.A(ifu_expipe_resp_next_vaddr[30]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[30]),
	.Y(de_ex_pipe_curr_pc_ex_2[30])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[30] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[31]  (
	.A(ifu_expipe_resp_next_vaddr[31]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[31]),
	.Y(de_ex_pipe_curr_pc_ex_2[31])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[31] .INIT=8'hE2;
// @29:6770
  CFG2 interrupt_capture_reg4 (
	.A(interrupt_could_commit),
	.B(m_timer_irq),
	.Y(interrupt_capture_reg4_Z)
);
defparam interrupt_capture_reg4.INIT=4'hE;
// @29:9512
  CFG4 de_ex_pipe_bcu_op_sel_ex7 (
	.A(N_1382),
	.B(N_773),
	.C(bcu_op_completing_ex_3_0_i_5),
	.D(N_3733_i),
	.Y(de_ex_pipe_bcu_op_sel_ex7_1z)
);
defparam de_ex_pipe_bcu_op_sel_ex7.INIT=16'hFF07;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_irq_reg_0s_0 */

module miv_rv32_irq_reg_0s_1 (
  interrupt_could_commit,
  machine_N_7_i_1,
  instr_completing_retr_i_a4_0,
  instr_completing_retr_i_a2_0_0,
  instr_completing_retr_i_0,
  stage_state_retr,
  lsu_op_os,
  interrupt_lsu_stall_sw,
  m_sw_irq,
  clk,
  dff_arst,
  interrupt_captured_sw
)
;
input interrupt_could_commit ;
output machine_N_7_i_1 ;
input instr_completing_retr_i_a4_0 ;
input instr_completing_retr_i_a2_0_0 ;
input instr_completing_retr_i_0 ;
input stage_state_retr ;
input lsu_op_os ;
input interrupt_lsu_stall_sw ;
input m_sw_irq ;
input clk ;
input dff_arst ;
output interrupt_captured_sw ;
wire interrupt_could_commit ;
wire machine_N_7_i_1 ;
wire instr_completing_retr_i_a4_0 ;
wire instr_completing_retr_i_a2_0_0 ;
wire instr_completing_retr_i_0 ;
wire stage_state_retr ;
wire lsu_op_os ;
wire interrupt_lsu_stall_sw ;
wire m_sw_irq ;
wire clk ;
wire dff_arst ;
wire interrupt_captured_sw ;
wire VCC ;
wire interrupt_capture_reg4_Z ;
wire GND ;
wire interrupt_taken_0_0_Z ;
// @29:6765
  SLE interrupt_capture_reg (
	.Q(interrupt_captured_sw),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(m_sw_irq),
	.EN(interrupt_capture_reg4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:6782
  CFG3 interrupt_taken_0_0 (
	.A(interrupt_lsu_stall_sw),
	.B(lsu_op_os),
	.C(stage_state_retr),
	.Y(interrupt_taken_0_0_Z)
);
defparam interrupt_taken_0_0.INIT=8'h20;
// @29:6782
  CFG4 interrupt_taken_0_2 (
	.A(instr_completing_retr_i_0),
	.B(instr_completing_retr_i_a2_0_0),
	.C(interrupt_taken_0_0_Z),
	.D(instr_completing_retr_i_a4_0),
	.Y(machine_N_7_i_1)
);
defparam interrupt_taken_0_2.INIT=16'h1050;
// @29:6770
  CFG2 interrupt_capture_reg4 (
	.A(interrupt_could_commit),
	.B(m_sw_irq),
	.Y(interrupt_capture_reg4_Z)
);
defparam interrupt_capture_reg4.INIT=4'hE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_irq_reg_0s_1 */

module miv_rv32_priv_irq_2s_0_0 (
  de_ex_pipe_sw_csr_addr_ex,
  debug_csr_req_addr,
  ex_retr_pipe_sw_csr_addr_retr_2,
  de_ex_pipe_exu_result_mux_sel_ex,
  lsu_op_ex_pipe_reg_0,
  ex_retr_pipe_lsu_op_retr_1_0,
  ifu_expipe_resp_next_vaddr,
  ifu_expipe_resp_ireg_vaddr,
  de_ex_pipe_curr_pc_ex_2,
  cause_excpt_code_irq_2,
  cause_excpt_code_irq_0,
  m_sw_irq,
  instr_completing_retr_i_0,
  instr_completing_retr_i_a2_0_0,
  m_timer_irq,
  instr_m2_e_3,
  instr_completing_retr_i_a4_0,
  trigger_debug_enter_taken,
  debug_mode_enter_0,
  haltreq_debug_enter_taken,
  gpr_wr_en_retr,
  instr_completing_retr_i_a0_0,
  lsu_resp_valid,
  instr_completing_retr_i_o2_3_RNI8RI5M,
  instr_completing_retr_i_o2_1,
  de_ex_pipe_bcu_op_sel_ex7,
  N_3733_i,
  N_7,
  un4_exu_res_req_retr,
  interrupt_pending_out,
  un1_ex_retr_pipe_lsu_op_retr_i_0,
  ex_retr_pipe_lsu_op_retr9,
  de_ex_pipe_sw_csr_rd_op_ex,
  un4_ex_retr_pipe_sw_csr_rd_op_retr,
  ex_retr_pipe_sw_csr_rd_op_retr_2,
  N_1382,
  N_773,
  bcu_op_completing_ex_3_0_i_5,
  dff_arst,
  clk,
  m_external_irq,
  r_N_8,
  base_irq_p_ext,
  machine_N_7_i_1,
  interrupt_could_commit_1z,
  N_134,
  stage_state_retr,
  N_278,
  un1_interrupt_taken_timer_2_i,
  interrupt_captured_local_en_timer_1z,
  N_604,
  interrupt_taken_timer,
  un1_interrupt_taken_ext_i,
  un3_irq_stall_lsu_req_1z,
  stage_state_retr_rep2,
  lsu_op_os,
  irq_ext_enable_1z,
  dcsr_step,
  status_mie,
  dcsr_stepie,
  interrupt_captured_sw,
  ie_msie,
  ie_meie,
  ie_mtie,
  interrupt_captured_ext,
  un1_irq_stall_lsu_req_1z,
  trace_priv_i
)
;
input [1:0] de_ex_pipe_sw_csr_addr_ex ;
input [1:0] debug_csr_req_addr ;
output [1:0] ex_retr_pipe_sw_csr_addr_retr_2 ;
input [2:0] de_ex_pipe_exu_result_mux_sel_ex ;
input lsu_op_ex_pipe_reg_0 ;
output ex_retr_pipe_lsu_op_retr_1_0 ;
input [31:0] ifu_expipe_resp_next_vaddr ;
input [31:0] ifu_expipe_resp_ireg_vaddr ;
output [31:0] de_ex_pipe_curr_pc_ex_2 ;
output cause_excpt_code_irq_2 ;
output cause_excpt_code_irq_0 ;
input m_sw_irq ;
input instr_completing_retr_i_0 ;
input instr_completing_retr_i_a2_0_0 ;
input m_timer_irq ;
input instr_m2_e_3 ;
input instr_completing_retr_i_a4_0 ;
input trigger_debug_enter_taken ;
input debug_mode_enter_0 ;
input haltreq_debug_enter_taken ;
input gpr_wr_en_retr ;
input instr_completing_retr_i_a0_0 ;
input lsu_resp_valid ;
input instr_completing_retr_i_o2_3_RNI8RI5M ;
input instr_completing_retr_i_o2_1 ;
output de_ex_pipe_bcu_op_sel_ex7 ;
input N_3733_i ;
output N_7 ;
output un4_exu_res_req_retr ;
output interrupt_pending_out ;
input un1_ex_retr_pipe_lsu_op_retr_i_0 ;
input ex_retr_pipe_lsu_op_retr9 ;
input de_ex_pipe_sw_csr_rd_op_ex ;
input un4_ex_retr_pipe_sw_csr_rd_op_retr ;
output ex_retr_pipe_sw_csr_rd_op_retr_2 ;
input N_1382 ;
input N_773 ;
input bcu_op_completing_ex_3_0_i_5 ;
input dff_arst ;
input clk ;
input m_external_irq ;
input r_N_8 ;
output base_irq_p_ext ;
output machine_N_7_i_1 ;
output interrupt_could_commit_1z ;
input N_134 ;
input stage_state_retr ;
input N_278 ;
output un1_interrupt_taken_timer_2_i ;
output interrupt_captured_local_en_timer_1z ;
output N_604 ;
output interrupt_taken_timer ;
output un1_interrupt_taken_ext_i ;
output un3_irq_stall_lsu_req_1z ;
input stage_state_retr_rep2 ;
input lsu_op_os ;
output irq_ext_enable_1z ;
input dcsr_step ;
input status_mie ;
input dcsr_stepie ;
output interrupt_captured_sw ;
input ie_msie ;
input ie_meie ;
input ie_mtie ;
output interrupt_captured_ext ;
output un1_irq_stall_lsu_req_1z ;
input trace_priv_i ;
wire lsu_op_ex_pipe_reg_0 ;
wire ex_retr_pipe_lsu_op_retr_1_0 ;
wire cause_excpt_code_irq_2 ;
wire cause_excpt_code_irq_0 ;
wire m_sw_irq ;
wire instr_completing_retr_i_0 ;
wire instr_completing_retr_i_a2_0_0 ;
wire m_timer_irq ;
wire instr_m2_e_3 ;
wire instr_completing_retr_i_a4_0 ;
wire trigger_debug_enter_taken ;
wire debug_mode_enter_0 ;
wire haltreq_debug_enter_taken ;
wire gpr_wr_en_retr ;
wire instr_completing_retr_i_a0_0 ;
wire lsu_resp_valid ;
wire instr_completing_retr_i_o2_3_RNI8RI5M ;
wire instr_completing_retr_i_o2_1 ;
wire de_ex_pipe_bcu_op_sel_ex7 ;
wire N_3733_i ;
wire N_7 ;
wire un4_exu_res_req_retr ;
wire interrupt_pending_out ;
wire un1_ex_retr_pipe_lsu_op_retr_i_0 ;
wire ex_retr_pipe_lsu_op_retr9 ;
wire de_ex_pipe_sw_csr_rd_op_ex ;
wire un4_ex_retr_pipe_sw_csr_rd_op_retr ;
wire ex_retr_pipe_sw_csr_rd_op_retr_2 ;
wire N_1382 ;
wire N_773 ;
wire bcu_op_completing_ex_3_0_i_5 ;
wire dff_arst ;
wire clk ;
wire m_external_irq ;
wire r_N_8 ;
wire base_irq_p_ext ;
wire machine_N_7_i_1 ;
wire interrupt_could_commit_1z ;
wire N_134 ;
wire stage_state_retr ;
wire N_278 ;
wire un1_interrupt_taken_timer_2_i ;
wire interrupt_captured_local_en_timer_1z ;
wire N_604 ;
wire interrupt_taken_timer ;
wire un1_interrupt_taken_ext_i ;
wire un3_irq_stall_lsu_req_1z ;
wire stage_state_retr_rep2 ;
wire lsu_op_os ;
wire irq_ext_enable_1z ;
wire dcsr_step ;
wire status_mie ;
wire dcsr_stepie ;
wire interrupt_captured_sw ;
wire ie_msie ;
wire ie_meie ;
wire ie_mtie ;
wire interrupt_captured_ext ;
wire un1_irq_stall_lsu_req_1z ;
wire trace_priv_i ;
wire irq_sw_enable_2_Z ;
wire un1_irq_stall_lsu_req_1_Z ;
wire interrupt_lsu_stall_sw_Z ;
wire interrupt_captured_timer ;
wire interrupt_lsu_stall_sw_sx_Z ;
wire irq_ext_enable_sx_Z ;
wire N_3886 ;
wire N_3887 ;
wire N_3888 ;
wire N_3889 ;
wire N_3890 ;
wire N_3891 ;
wire N_3892 ;
wire N_3893 ;
wire N_3894 ;
wire N_3895 ;
wire N_3896 ;
wire N_3897 ;
wire N_3898 ;
wire N_3899 ;
wire N_3900 ;
wire N_3901 ;
wire N_3902 ;
wire N_3903 ;
wire GND ;
wire VCC ;
// @29:7320
  CFG4 un1_irq_stall_lsu_req (
	.A(irq_sw_enable_2_Z),
	.B(un1_irq_stall_lsu_req_1_Z),
	.C(trace_priv_i),
	.D(interrupt_lsu_stall_sw_Z),
	.Y(un1_irq_stall_lsu_req_1z)
);
defparam un1_irq_stall_lsu_req.INIT=16'hFF02;
// @29:7320
  CFG4 un1_irq_stall_lsu_req_1 (
	.A(interrupt_captured_timer),
	.B(interrupt_captured_ext),
	.C(ie_mtie),
	.D(ie_meie),
	.Y(un1_irq_stall_lsu_req_1_Z)
);
defparam un1_irq_stall_lsu_req_1.INIT=16'h135F;
// @29:7071
  CFG3 interrupt_lsu_stall_sw (
	.A(interrupt_lsu_stall_sw_sx_Z),
	.B(trace_priv_i),
	.C(ie_msie),
	.Y(interrupt_lsu_stall_sw_Z)
);
defparam interrupt_lsu_stall_sw.INIT=8'h10;
// @29:7071
  CFG4 interrupt_lsu_stall_sw_sx (
	.A(interrupt_captured_sw),
	.B(dcsr_stepie),
	.C(status_mie),
	.D(dcsr_step),
	.Y(interrupt_lsu_stall_sw_sx_Z)
);
defparam interrupt_lsu_stall_sw_sx.INIT=16'h7F5F;
// @29:7004
  CFG2 irq_ext_enable (
	.A(trace_priv_i),
	.B(irq_ext_enable_sx_Z),
	.Y(irq_ext_enable_1z)
);
defparam irq_ext_enable.INIT=4'h1;
// @29:7004
  CFG4 irq_ext_enable_sx (
	.A(status_mie),
	.B(dcsr_stepie),
	.C(dcsr_step),
	.D(ie_meie),
	.Y(irq_ext_enable_sx_Z)
);
defparam irq_ext_enable_sx.INIT=16'h75FF;
// @29:7328
  CFG2 un3_irq_stall_lsu_req (
	.A(lsu_op_os),
	.B(stage_state_retr_rep2),
	.Y(un3_irq_stall_lsu_req_1z)
);
defparam un3_irq_stall_lsu_req.INIT=4'hE;
// @29:7360
  CFG2 \cause_excpt_code_irq_1_i_a2[0]  (
	.A(un1_interrupt_taken_ext_i),
	.B(interrupt_taken_timer),
	.Y(N_604)
);
defparam \cause_excpt_code_irq_1_i_a2[0] .INIT=4'h1;
// @29:7051
  CFG2 interrupt_captured_local_en_timer (
	.A(ie_mtie),
	.B(interrupt_captured_timer),
	.Y(interrupt_captured_local_en_timer_1z)
);
defparam interrupt_captured_local_en_timer.INIT=4'h8;
// @29:7360
  CFG2 un1_interrupt_taken_timer_2 (
	.A(un1_interrupt_taken_ext_i),
	.B(interrupt_taken_timer),
	.Y(un1_interrupt_taken_timer_2_i)
);
defparam un1_interrupt_taken_timer_2.INIT=4'h4;
// @29:7006
  CFG3 irq_sw_enable_2 (
	.A(status_mie),
	.B(dcsr_step),
	.C(dcsr_stepie),
	.Y(irq_sw_enable_2_Z)
);
defparam irq_sw_enable_2.INIT=8'hA2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[3]  (
	.A(ifu_expipe_resp_next_vaddr[3]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[3]),
	.Y(de_ex_pipe_curr_pc_ex_2[3])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[3] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[22]  (
	.A(ifu_expipe_resp_next_vaddr[22]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[22]),
	.Y(de_ex_pipe_curr_pc_ex_2[22])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[22] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[18]  (
	.A(ifu_expipe_resp_next_vaddr[18]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[18]),
	.Y(de_ex_pipe_curr_pc_ex_2[18])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[18] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[10]  (
	.A(ifu_expipe_resp_next_vaddr[10]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[10]),
	.Y(de_ex_pipe_curr_pc_ex_2[10])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[10] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[0]  (
	.A(ifu_expipe_resp_next_vaddr[0]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[0]),
	.Y(de_ex_pipe_curr_pc_ex_2[0])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[0] .INIT=8'hE2;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[7]  (
	.A(ifu_expipe_resp_next_vaddr[7]),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[7]),
	.Y(de_ex_pipe_curr_pc_ex_2[7])
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[7] .INIT=8'hE2;
// @29:7008
  CFG3 interrupt_could_commit (
	.A(stage_state_retr),
	.B(lsu_op_os),
	.C(N_134),
	.Y(interrupt_could_commit_1z)
);
defparam interrupt_could_commit.INIT=8'h02;
// @29:7360
  CFG4 un1_interrupt_taken_ext (
	.A(machine_N_7_i_1),
	.B(base_irq_p_ext),
	.C(irq_ext_enable_1z),
	.D(r_N_8),
	.Y(un1_interrupt_taken_ext_i)
);
defparam un1_interrupt_taken_ext.INIT=16'hC0EA;
// @29:7340
  CFG4 irq_taken (
	.A(machine_N_7_i_1),
	.B(r_N_8),
	.C(cause_excpt_code_irq_2),
	.D(interrupt_taken_timer),
	.Y(cause_excpt_code_irq_0)
);
defparam irq_taken.INIT=16'hFFF2;
// @29:7016
  miv_rv32_irq_reg_0s u_miv_rv32_irq_reg_ext (
	.cause_excpt_code_irq_0(cause_excpt_code_irq_2),
	.irq_ext_enable(irq_ext_enable_1z),
	.base_irq_p_ext(base_irq_p_ext),
	.N_134(N_134),
	.lsu_op_os(lsu_op_os),
	.stage_state_retr(stage_state_retr),
	.interrupt_could_commit(interrupt_could_commit_1z),
	.m_external_irq(m_external_irq),
	.clk(clk),
	.dff_arst(dff_arst),
	.interrupt_captured_ext(interrupt_captured_ext)
);
// @29:7037
  miv_rv32_irq_reg_0s_0 u_miv_rv32_irq_reg_timer (
	.de_ex_pipe_curr_pc_ex_2({de_ex_pipe_curr_pc_ex_2[31:23], N_3891, de_ex_pipe_curr_pc_ex_2[21:19], N_3890, de_ex_pipe_curr_pc_ex_2[17:12], N_3889, N_3888, de_ex_pipe_curr_pc_ex_2[9:8], N_3887, de_ex_pipe_curr_pc_ex_2[6:4], N_3886, de_ex_pipe_curr_pc_ex_2[2:1]}),
	.ifu_expipe_resp_ireg_vaddr({ifu_expipe_resp_ireg_vaddr[31:23], N_3897, ifu_expipe_resp_ireg_vaddr[21:19], N_3896, ifu_expipe_resp_ireg_vaddr[17:12], N_3895, N_3894, ifu_expipe_resp_ireg_vaddr[9:8], N_3893, ifu_expipe_resp_ireg_vaddr[6:4], N_3892, ifu_expipe_resp_ireg_vaddr[2:1]}),
	.ifu_expipe_resp_next_vaddr({ifu_expipe_resp_next_vaddr[31:23], N_3903, ifu_expipe_resp_next_vaddr[21:19], N_3902, ifu_expipe_resp_next_vaddr[17:12], N_3901, N_3900, ifu_expipe_resp_next_vaddr[9:8], N_3899, ifu_expipe_resp_next_vaddr[6:4], N_3898, ifu_expipe_resp_next_vaddr[2:1]}),
	.ex_retr_pipe_lsu_op_retr_1_0(ex_retr_pipe_lsu_op_retr_1_0),
	.lsu_op_ex_pipe_reg_0(lsu_op_ex_pipe_reg_0),
	.de_ex_pipe_exu_result_mux_sel_ex(de_ex_pipe_exu_result_mux_sel_ex[2:0]),
	.ex_retr_pipe_sw_csr_addr_retr_2(ex_retr_pipe_sw_csr_addr_retr_2[1:0]),
	.debug_csr_req_addr(debug_csr_req_addr[1:0]),
	.de_ex_pipe_sw_csr_addr_ex(de_ex_pipe_sw_csr_addr_ex[1:0]),
	.bcu_op_completing_ex_3_0_i_5(bcu_op_completing_ex_3_0_i_5),
	.N_773(N_773),
	.N_1382(N_1382),
	.interrupt_could_commit(interrupt_could_commit_1z),
	.N_278(N_278),
	.irq_sw_enable_2(irq_sw_enable_2_Z),
	.ie_mtie(ie_mtie),
	.ex_retr_pipe_sw_csr_rd_op_retr_2(ex_retr_pipe_sw_csr_rd_op_retr_2),
	.un4_ex_retr_pipe_sw_csr_rd_op_retr(un4_ex_retr_pipe_sw_csr_rd_op_retr),
	.de_ex_pipe_sw_csr_rd_op_ex(de_ex_pipe_sw_csr_rd_op_ex),
	.ex_retr_pipe_lsu_op_retr9(ex_retr_pipe_lsu_op_retr9),
	.un1_ex_retr_pipe_lsu_op_retr_i_0(un1_ex_retr_pipe_lsu_op_retr_i_0),
	.interrupt_pending_out(interrupt_pending_out),
	.lsu_op_os(lsu_op_os),
	.stage_state_retr_rep2(stage_state_retr_rep2),
	.un4_exu_res_req_retr_1z(un4_exu_res_req_retr),
	.trace_priv_i(trace_priv_i),
	.N_7(N_7),
	.N_3733_i(N_3733_i),
	.de_ex_pipe_bcu_op_sel_ex7_1z(de_ex_pipe_bcu_op_sel_ex7),
	.instr_completing_retr_i_o2_1(instr_completing_retr_i_o2_1),
	.interrupt_taken_timer(interrupt_taken_timer),
	.instr_completing_retr_i_o2_3_RNI8RI5M(instr_completing_retr_i_o2_3_RNI8RI5M),
	.lsu_resp_valid(lsu_resp_valid),
	.instr_completing_retr_i_a0_0(instr_completing_retr_i_a0_0),
	.gpr_wr_en_retr(gpr_wr_en_retr),
	.haltreq_debug_enter_taken(haltreq_debug_enter_taken),
	.debug_mode_enter_0(debug_mode_enter_0),
	.trigger_debug_enter_taken(trigger_debug_enter_taken),
	.instr_completing_retr_i_a4_0(instr_completing_retr_i_a4_0),
	.instr_m2_e_3(instr_m2_e_3),
	.m_timer_irq(m_timer_irq),
	.clk(clk),
	.dff_arst(dff_arst),
	.interrupt_captured_timer(interrupt_captured_timer)
);
// @29:7058
  miv_rv32_irq_reg_0s_1 u_miv_rv32_irq_reg_sw (
	.interrupt_could_commit(interrupt_could_commit_1z),
	.machine_N_7_i_1(machine_N_7_i_1),
	.instr_completing_retr_i_a4_0(instr_completing_retr_i_a4_0),
	.instr_completing_retr_i_a2_0_0(instr_completing_retr_i_a2_0_0),
	.instr_completing_retr_i_0(instr_completing_retr_i_0),
	.stage_state_retr(stage_state_retr),
	.lsu_op_os(lsu_op_os),
	.interrupt_lsu_stall_sw(interrupt_lsu_stall_sw_Z),
	.m_sw_irq(m_sw_irq),
	.clk(clk),
	.dff_arst(dff_arst),
	.interrupt_captured_sw(interrupt_captured_sw)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_priv_irq_2s_0_0 */

module miv_rv32_csr_decode_0s_1s_0s (
  un1_u_miv_rv32_csr_decode_0_1_0,
  un1_u_miv_rv32_csr_decode_0_1_56,
  un1_u_miv_rv32_csr_decode_0_53,
  un1_u_miv_rv32_csr_decode_0_3,
  un1_u_miv_rv32_csr_decode_0_4,
  un1_u_miv_rv32_csr_decode_0_58,
  un1_u_miv_rv32_csr_decode_0_60,
  un1_u_miv_rv32_csr_decode_0_47,
  un1_u_miv_rv32_csr_decode_0_0,
  un1_u_miv_rv32_csr_decode_0_37,
  un1_u_miv_rv32_csr_decode_0_56,
  un1_u_miv_rv32_csr_decode_0_41,
  un1_u_miv_rv32_csr_decode_0_40,
  un1_u_miv_rv32_csr_decode_0_43,
  un1_u_miv_rv32_csr_decode_0_50,
  un1_u_miv_rv32_csr_decode_0_1_d0,
  un1_u_miv_rv32_csr_decode_0_15,
  un1_u_miv_rv32_csr_decode_0_42,
  un1_u_miv_rv32_csr_decode_0_16,
  un1_u_miv_rv32_csr_decode_0_2_43,
  un1_u_miv_rv32_csr_decode_0_2_37,
  un1_u_miv_rv32_csr_decode_0_2_0,
  un1_u_miv_rv32_csr_decode_0_2_3,
  ex_retr_pipe_sw_csr_addr_retr,
  mie_sw_wr_sel,
  sw_csr_wr_valid_qual,
  mscratch_sw_wr_sel,
  mcause_sw_wr_sel_3,
  mepc_sw_wr_sel_3,
  N_744,
  csr_op_wr_valid,
  debug_csr_resp_valid,
  csr_op_rd_valid,
  debug_resume_ack_1z,
  mtval_sw_wr_sel_1,
  mtvec_sw_rd_sel_1,
  mcause_sw_rd_sel_1,
  dcsr_debugger_wr_sel_1,
  dcsr_debugger_wr_sel_0,
  debug_exit_retr_i_1z,
  mepc_sw_rd_sel_3,
  mie_sw_rd_sel_2,
  stage_state_retr,
  ex_retr_pipe_sw_csr_rd_op_retr,
  debug_exit_retr,
  init_wr_dcsr_step_en,
  formal_trace_reset_taken,
  debug_resume_req,
  dpc_debugger_wr_sel_1,
  un29_csr_trigger_wr_hzd_de_1,
  trace_priv_i,
  bcu_result_valid_i_a2_1,
  N_59_2,
  misa_sw_rd_sel_1,
  mepc_sw_wr_sel_0,
  un29_csr_trigger_wr_hzd_de_4,
  tdata2_sw_rd_sel_7,
  tdata1_sw_rd_sel_7,
  mimpid_sw_rd_sel_3
)
;
output un1_u_miv_rv32_csr_decode_0_1_0 ;
output un1_u_miv_rv32_csr_decode_0_1_56 ;
output un1_u_miv_rv32_csr_decode_0_53 ;
output un1_u_miv_rv32_csr_decode_0_3 ;
output un1_u_miv_rv32_csr_decode_0_4 ;
output un1_u_miv_rv32_csr_decode_0_58 ;
output un1_u_miv_rv32_csr_decode_0_60 ;
output un1_u_miv_rv32_csr_decode_0_47 ;
output un1_u_miv_rv32_csr_decode_0_0 ;
output un1_u_miv_rv32_csr_decode_0_37 ;
output un1_u_miv_rv32_csr_decode_0_56 ;
output un1_u_miv_rv32_csr_decode_0_41 ;
output un1_u_miv_rv32_csr_decode_0_40 ;
output un1_u_miv_rv32_csr_decode_0_43 ;
output un1_u_miv_rv32_csr_decode_0_50 ;
output un1_u_miv_rv32_csr_decode_0_1_d0 ;
output un1_u_miv_rv32_csr_decode_0_15 ;
output un1_u_miv_rv32_csr_decode_0_42 ;
output un1_u_miv_rv32_csr_decode_0_16 ;
output un1_u_miv_rv32_csr_decode_0_2_43 ;
output un1_u_miv_rv32_csr_decode_0_2_37 ;
output un1_u_miv_rv32_csr_decode_0_2_0 ;
output un1_u_miv_rv32_csr_decode_0_2_3 ;
input [11:0] ex_retr_pipe_sw_csr_addr_retr ;
output mie_sw_wr_sel ;
input sw_csr_wr_valid_qual ;
output mscratch_sw_wr_sel ;
output mcause_sw_wr_sel_3 ;
output mepc_sw_wr_sel_3 ;
input N_744 ;
input csr_op_wr_valid ;
input debug_csr_resp_valid ;
input csr_op_rd_valid ;
output debug_resume_ack_1z ;
output mtval_sw_wr_sel_1 ;
output mtvec_sw_rd_sel_1 ;
output mcause_sw_rd_sel_1 ;
output dcsr_debugger_wr_sel_1 ;
input dcsr_debugger_wr_sel_0 ;
output debug_exit_retr_i_1z ;
output mepc_sw_rd_sel_3 ;
output mie_sw_rd_sel_2 ;
input stage_state_retr ;
input ex_retr_pipe_sw_csr_rd_op_retr ;
output debug_exit_retr ;
input init_wr_dcsr_step_en ;
input formal_trace_reset_taken ;
input debug_resume_req ;
output dpc_debugger_wr_sel_1 ;
input un29_csr_trigger_wr_hzd_de_1 ;
input trace_priv_i ;
input bcu_result_valid_i_a2_1 ;
input N_59_2 ;
output misa_sw_rd_sel_1 ;
output mepc_sw_wr_sel_0 ;
input un29_csr_trigger_wr_hzd_de_4 ;
output tdata2_sw_rd_sel_7 ;
output tdata1_sw_rd_sel_7 ;
output mimpid_sw_rd_sel_3 ;
wire un1_u_miv_rv32_csr_decode_0_1_0 ;
wire un1_u_miv_rv32_csr_decode_0_1_56 ;
wire un1_u_miv_rv32_csr_decode_0_53 ;
wire un1_u_miv_rv32_csr_decode_0_3 ;
wire un1_u_miv_rv32_csr_decode_0_4 ;
wire un1_u_miv_rv32_csr_decode_0_58 ;
wire un1_u_miv_rv32_csr_decode_0_60 ;
wire un1_u_miv_rv32_csr_decode_0_47 ;
wire un1_u_miv_rv32_csr_decode_0_0 ;
wire un1_u_miv_rv32_csr_decode_0_37 ;
wire un1_u_miv_rv32_csr_decode_0_56 ;
wire un1_u_miv_rv32_csr_decode_0_41 ;
wire un1_u_miv_rv32_csr_decode_0_40 ;
wire un1_u_miv_rv32_csr_decode_0_43 ;
wire un1_u_miv_rv32_csr_decode_0_50 ;
wire un1_u_miv_rv32_csr_decode_0_1_d0 ;
wire un1_u_miv_rv32_csr_decode_0_15 ;
wire un1_u_miv_rv32_csr_decode_0_42 ;
wire un1_u_miv_rv32_csr_decode_0_16 ;
wire un1_u_miv_rv32_csr_decode_0_2_43 ;
wire un1_u_miv_rv32_csr_decode_0_2_37 ;
wire un1_u_miv_rv32_csr_decode_0_2_0 ;
wire un1_u_miv_rv32_csr_decode_0_2_3 ;
wire mie_sw_wr_sel ;
wire sw_csr_wr_valid_qual ;
wire mscratch_sw_wr_sel ;
wire mcause_sw_wr_sel_3 ;
wire mepc_sw_wr_sel_3 ;
wire N_744 ;
wire csr_op_wr_valid ;
wire debug_csr_resp_valid ;
wire csr_op_rd_valid ;
wire debug_resume_ack_1z ;
wire mtval_sw_wr_sel_1 ;
wire mtvec_sw_rd_sel_1 ;
wire mcause_sw_rd_sel_1 ;
wire dcsr_debugger_wr_sel_1 ;
wire dcsr_debugger_wr_sel_0 ;
wire debug_exit_retr_i_1z ;
wire mepc_sw_rd_sel_3 ;
wire mie_sw_rd_sel_2 ;
wire stage_state_retr ;
wire ex_retr_pipe_sw_csr_rd_op_retr ;
wire debug_exit_retr ;
wire init_wr_dcsr_step_en ;
wire formal_trace_reset_taken ;
wire debug_resume_req ;
wire dpc_debugger_wr_sel_1 ;
wire un29_csr_trigger_wr_hzd_de_1 ;
wire trace_priv_i ;
wire bcu_result_valid_i_a2_1 ;
wire N_59_2 ;
wire misa_sw_rd_sel_1 ;
wire mepc_sw_wr_sel_0 ;
wire un29_csr_trigger_wr_hzd_de_4 ;
wire tdata2_sw_rd_sel_7 ;
wire tdata1_sw_rd_sel_7 ;
wire mimpid_sw_rd_sel_3 ;
wire [63:6] un1_u_miv_rv32_csr_decode_0_2;
wire mtvec_sw_rd_sel_1_0 ;
wire mie_sw_rd_sel_5 ;
wire mie_sw_rd_sel_4 ;
wire mip_sw_rd_sel_5 ;
wire mtval_sw_rd_sel_2 ;
wire dpc_debugger_rd_sel_7 ;
wire dpc_debugger_rd_sel_1 ;
wire utimeh_sw_rd_sel_3 ;
wire utime_sw_rd_sel_2_0 ;
wire mip_sw_rd_sel_2 ;
wire mimpid_sw_rd_sel_1 ;
wire mie_sw_wr_sel_1_1 ;
wire mtval_sw_rd_sel_1_0 ;
wire mepc_sw_rd_sel_7 ;
wire misa_sw_rd_sel_8 ;
wire dcsr_debugger_rd_sel_8 ;
wire mscratch_sw_rd_sel_8 ;
wire utimeh_sw_rd_sel_4 ;
wire mvendorid_sw_rd_sel_1 ;
wire mcause_sw_rd_sel_1_2 ;
wire mip_sw_rd_sel_3 ;
wire utime_sw_rd_sel_2 ;
wire utime_sw_rd_sel_4 ;
wire mie_sw_wr_sel_1 ;
wire mie_sw_wr_sel_2 ;
wire GND ;
wire VCC ;
// @29:1208
  CFG2 \csr_reg_rd_sel.mtvec_sw_rd_sel_1_0  (
	.A(ex_retr_pipe_sw_csr_addr_retr[0]),
	.B(ex_retr_pipe_sw_csr_addr_retr[2]),
	.Y(mtvec_sw_rd_sel_1_0)
);
defparam \csr_reg_rd_sel.mtvec_sw_rd_sel_1_0 .INIT=4'h8;
// @29:1192
  CFG2 \csr_reg_rd_sel.mie_sw_rd_sel_5  (
	.A(ex_retr_pipe_sw_csr_addr_retr[6]),
	.B(ex_retr_pipe_sw_csr_addr_retr[5]),
	.Y(mie_sw_rd_sel_5)
);
defparam \csr_reg_rd_sel.mie_sw_rd_sel_5 .INIT=4'h1;
// @29:1192
  CFG2 \csr_reg_rd_sel.mie_sw_rd_sel_4  (
	.A(ex_retr_pipe_sw_csr_addr_retr[4]),
	.B(ex_retr_pipe_sw_csr_addr_retr[3]),
	.Y(mie_sw_rd_sel_4)
);
defparam \csr_reg_rd_sel.mie_sw_rd_sel_4 .INIT=4'h1;
// @29:1169
  CFG2 \csr_reg_rd_sel.mimpid_sw_rd_sel_3  (
	.A(ex_retr_pipe_sw_csr_addr_retr[9]),
	.B(ex_retr_pipe_sw_csr_addr_retr[10]),
	.Y(mimpid_sw_rd_sel_3)
);
defparam \csr_reg_rd_sel.mimpid_sw_rd_sel_3 .INIT=4'h8;
// @29:1199
  CFG2 \csr_reg_rd_sel.mip_sw_rd_sel_5  (
	.A(ex_retr_pipe_sw_csr_addr_retr[4]),
	.B(ex_retr_pipe_sw_csr_addr_retr[5]),
	.Y(mip_sw_rd_sel_5)
);
defparam \csr_reg_rd_sel.mip_sw_rd_sel_5 .INIT=4'h1;
// @29:1217
  CFG2 \csr_reg_rd_sel.mtval_sw_rd_sel_2  (
	.A(ex_retr_pipe_sw_csr_addr_retr[8]),
	.B(ex_retr_pipe_sw_csr_addr_retr[6]),
	.Y(mtval_sw_rd_sel_2)
);
defparam \csr_reg_rd_sel.mtval_sw_rd_sel_2 .INIT=4'h8;
// @29:1353
  CFG2 \csr_reg_rd_sel.dcsr_debugger_rd_sel_7  (
	.A(ex_retr_pipe_sw_csr_addr_retr[6]),
	.B(ex_retr_pipe_sw_csr_addr_retr[11]),
	.Y(dpc_debugger_rd_sel_7)
);
defparam \csr_reg_rd_sel.dcsr_debugger_rd_sel_7 .INIT=4'h1;
// @29:1355
  CFG2 \csr_reg_rd_sel.dpc_debugger_rd_sel_1  (
	.A(ex_retr_pipe_sw_csr_addr_retr[0]),
	.B(ex_retr_pipe_sw_csr_addr_retr[4]),
	.Y(dpc_debugger_rd_sel_1)
);
defparam \csr_reg_rd_sel.dpc_debugger_rd_sel_1 .INIT=4'h8;
// @29:1276
  CFG4 \csr_reg_rd_sel.utimeh_sw_rd_sel_3  (
	.A(ex_retr_pipe_sw_csr_addr_retr[10]),
	.B(ex_retr_pipe_sw_csr_addr_retr[11]),
	.C(ex_retr_pipe_sw_csr_addr_retr[6]),
	.D(ex_retr_pipe_sw_csr_addr_retr[8]),
	.Y(utimeh_sw_rd_sel_3)
);
defparam \csr_reg_rd_sel.utimeh_sw_rd_sel_3 .INIT=16'h0008;
// @29:1274
  CFG3 \csr_reg_rd_sel.utime_sw_rd_sel_2  (
	.A(ex_retr_pipe_sw_csr_addr_retr[10]),
	.B(ex_retr_pipe_sw_csr_addr_retr[9]),
	.C(ex_retr_pipe_sw_csr_addr_retr[0]),
	.Y(utime_sw_rd_sel_2_0)
);
defparam \csr_reg_rd_sel.utime_sw_rd_sel_2 .INIT=8'h20;
// @29:1199
  CFG4 \csr_reg_rd_sel.mip_sw_rd_sel_2  (
	.A(ex_retr_pipe_sw_csr_addr_retr[6]),
	.B(ex_retr_pipe_sw_csr_addr_retr[1]),
	.C(ex_retr_pipe_sw_csr_addr_retr[3]),
	.D(ex_retr_pipe_sw_csr_addr_retr[2]),
	.Y(mip_sw_rd_sel_2)
);
defparam \csr_reg_rd_sel.mip_sw_rd_sel_2 .INIT=16'h0200;
// @29:1169
  CFG4 \csr_reg_rd_sel.mimpid_sw_rd_sel_1_0  (
	.A(ex_retr_pipe_sw_csr_addr_retr[8]),
	.B(ex_retr_pipe_sw_csr_addr_retr[4]),
	.C(ex_retr_pipe_sw_csr_addr_retr[0]),
	.D(ex_retr_pipe_sw_csr_addr_retr[1]),
	.Y(mimpid_sw_rd_sel_1)
);
defparam \csr_reg_rd_sel.mimpid_sw_rd_sel_1_0 .INIT=16'h8000;
// @29:1195
  CFG4 \csr_reg_wr_sel.mie_sw_wr_sel_1_1  (
	.A(ex_retr_pipe_sw_csr_addr_retr[8]),
	.B(ex_retr_pipe_sw_csr_addr_retr[2]),
	.C(ex_retr_pipe_sw_csr_addr_retr[0]),
	.D(ex_retr_pipe_sw_csr_addr_retr[1]),
	.Y(mie_sw_wr_sel_1_1)
);
defparam \csr_reg_wr_sel.mie_sw_wr_sel_1_1 .INIT=16'h0008;
// @29:1217
  CFG4 \csr_reg_rd_sel.mtval_sw_rd_sel_1_0  (
	.A(ex_retr_pipe_sw_csr_addr_retr[8]),
	.B(ex_retr_pipe_sw_csr_addr_retr[6]),
	.C(ex_retr_pipe_sw_csr_addr_retr[0]),
	.D(ex_retr_pipe_sw_csr_addr_retr[1]),
	.Y(mtval_sw_rd_sel_1_0)
);
defparam \csr_reg_rd_sel.mtval_sw_rd_sel_1_0 .INIT=16'h8000;
// @29:1211
  CFG4 \csr_reg_rd_sel.mepc_sw_rd_sel_7  (
	.A(ex_retr_pipe_sw_csr_addr_retr[9]),
	.B(ex_retr_pipe_sw_csr_addr_retr[6]),
	.C(ex_retr_pipe_sw_csr_addr_retr[8]),
	.D(ex_retr_pipe_sw_csr_addr_retr[0]),
	.Y(mepc_sw_rd_sel_7)
);
defparam \csr_reg_rd_sel.mepc_sw_rd_sel_7 .INIT=16'h8000;
// @29:1183
  CFG4 \csr_reg_rd_sel.misa_sw_rd_sel_8  (
	.A(ex_retr_pipe_sw_csr_addr_retr[4]),
	.B(ex_retr_pipe_sw_csr_addr_retr[1]),
	.C(ex_retr_pipe_sw_csr_addr_retr[3]),
	.D(ex_retr_pipe_sw_csr_addr_retr[2]),
	.Y(misa_sw_rd_sel_8)
);
defparam \csr_reg_rd_sel.misa_sw_rd_sel_8 .INIT=16'h0001;
// @29:1344
  CFG4 \csr_reg_rd_sel.tdata1_sw_rd_sel_7  (
	.A(ex_retr_pipe_sw_csr_addr_retr[8]),
	.B(ex_retr_pipe_sw_csr_addr_retr[0]),
	.C(ex_retr_pipe_sw_csr_addr_retr[7]),
	.D(ex_retr_pipe_sw_csr_addr_retr[5]),
	.Y(tdata1_sw_rd_sel_7)
);
defparam \csr_reg_rd_sel.tdata1_sw_rd_sel_7 .INIT=16'h8000;
// @29:1346
  CFG4 \csr_reg_rd_sel.tdata2_sw_rd_sel_7  (
	.A(ex_retr_pipe_sw_csr_addr_retr[8]),
	.B(ex_retr_pipe_sw_csr_addr_retr[1]),
	.C(ex_retr_pipe_sw_csr_addr_retr[7]),
	.D(ex_retr_pipe_sw_csr_addr_retr[5]),
	.Y(tdata2_sw_rd_sel_7)
);
defparam \csr_reg_rd_sel.tdata2_sw_rd_sel_7 .INIT=16'h8000;
// @29:1353
  CFG4 \csr_reg_rd_sel.dcsr_debugger_rd_sel_8  (
	.A(ex_retr_pipe_sw_csr_addr_retr[4]),
	.B(ex_retr_pipe_sw_csr_addr_retr[8]),
	.C(ex_retr_pipe_sw_csr_addr_retr[7]),
	.D(ex_retr_pipe_sw_csr_addr_retr[5]),
	.Y(dcsr_debugger_rd_sel_8)
);
defparam \csr_reg_rd_sel.dcsr_debugger_rd_sel_8 .INIT=16'h8000;
// @29:1353
  CFG4 \csr_reg_rd_sel.dcsr_debugger_rd_sel_10  (
	.A(ex_retr_pipe_sw_csr_addr_retr[3]),
	.B(ex_retr_pipe_sw_csr_addr_retr[2]),
	.C(ex_retr_pipe_sw_csr_addr_retr[1]),
	.D(ex_retr_pipe_sw_csr_addr_retr[0]),
	.Y(mscratch_sw_rd_sel_8)
);
defparam \csr_reg_rd_sel.dcsr_debugger_rd_sel_10 .INIT=16'h0001;
// @29:1212
  CFG2 \csr_reg_wr_sel.mepc_sw_wr_sel_0  (
	.A(un29_csr_trigger_wr_hzd_de_4),
	.B(mepc_sw_rd_sel_7),
	.Y(mepc_sw_wr_sel_0)
);
defparam \csr_reg_wr_sel.mepc_sw_wr_sel_0 .INIT=4'h8;
// @29:1276
  CFG4 \csr_reg_rd_sel.utimeh_sw_rd_sel_4  (
	.A(ex_retr_pipe_sw_csr_addr_retr[0]),
	.B(mip_sw_rd_sel_5),
	.C(ex_retr_pipe_sw_csr_addr_retr[7]),
	.D(ex_retr_pipe_sw_csr_addr_retr[9]),
	.Y(utimeh_sw_rd_sel_4)
);
defparam \csr_reg_rd_sel.utimeh_sw_rd_sel_4 .INIT=16'h0080;
// @29:1183
  CFG3 \csr_reg_rd_sel.misa_sw_rd_sel_1  (
	.A(ex_retr_pipe_sw_csr_addr_retr[0]),
	.B(misa_sw_rd_sel_8),
	.C(ex_retr_pipe_sw_csr_addr_retr[8]),
	.Y(misa_sw_rd_sel_1)
);
defparam \csr_reg_rd_sel.misa_sw_rd_sel_1 .INIT=8'h80;
// @29:1163
  CFG4 \csr_reg_rd_sel.mvendorid_sw_rd_sel_1  (
	.A(dpc_debugger_rd_sel_1),
	.B(N_59_2),
	.C(ex_retr_pipe_sw_csr_addr_retr[10]),
	.D(ex_retr_pipe_sw_csr_addr_retr[11]),
	.Y(mvendorid_sw_rd_sel_1)
);
defparam \csr_reg_rd_sel.mvendorid_sw_rd_sel_1 .INIT=16'h8000;
// @29:1214
  CFG4 \csr_reg_rd_sel.mcause_sw_rd_sel_1_2  (
	.A(un29_csr_trigger_wr_hzd_de_4),
	.B(N_59_2),
	.C(ex_retr_pipe_sw_csr_addr_retr[6]),
	.D(ex_retr_pipe_sw_csr_addr_retr[1]),
	.Y(mcause_sw_rd_sel_1_2)
);
defparam \csr_reg_rd_sel.mcause_sw_rd_sel_1_2 .INIT=16'h8000;
// @29:1192
  CFG4 \csr_reg_rd_sel.mie_sw_rd_sel_2_0  (
	.A(ex_retr_pipe_sw_csr_addr_retr[5]),
	.B(ex_retr_pipe_sw_csr_addr_retr[11]),
	.C(ex_retr_pipe_sw_csr_addr_retr[6]),
	.D(bcu_result_valid_i_a2_1),
	.Y(un1_u_miv_rv32_csr_decode_0_2_43)
);
defparam \csr_reg_rd_sel.mie_sw_rd_sel_2_0 .INIT=16'h0100;
// @29:1199
  CFG4 \csr_reg_rd_sel.mip_sw_rd_sel_2_0  (
	.A(ex_retr_pipe_sw_csr_addr_retr[4]),
	.B(ex_retr_pipe_sw_csr_addr_retr[5]),
	.C(bcu_result_valid_i_a2_1),
	.D(ex_retr_pipe_sw_csr_addr_retr[11]),
	.Y(un1_u_miv_rv32_csr_decode_0_2_37)
);
defparam \csr_reg_rd_sel.mip_sw_rd_sel_2_0 .INIT=16'h0010;
// @29:1169
  CFG4 \csr_reg_rd_sel.mimpid_sw_rd_sel_2_0  (
	.A(ex_retr_pipe_sw_csr_addr_retr[2]),
	.B(mie_sw_rd_sel_5),
	.C(ex_retr_pipe_sw_csr_addr_retr[3]),
	.D(ex_retr_pipe_sw_csr_addr_retr[7]),
	.Y(un1_u_miv_rv32_csr_decode_0_2[63])
);
defparam \csr_reg_rd_sel.mimpid_sw_rd_sel_2_0 .INIT=16'h0004;
// @29:1355
  CFG4 \csr_reg_rd_sel.dpc_debugger_rd_sel_2_0  (
	.A(trace_priv_i),
	.B(un29_csr_trigger_wr_hzd_de_4),
	.C(ex_retr_pipe_sw_csr_addr_retr[1]),
	.D(dpc_debugger_rd_sel_7),
	.Y(un1_u_miv_rv32_csr_decode_0_2_0)
);
defparam \csr_reg_rd_sel.dpc_debugger_rd_sel_2_0 .INIT=16'h0800;
// @29:1344
  CFG4 \csr_reg_rd_sel.tdata1_sw_rd_sel_2_0  (
	.A(ex_retr_pipe_sw_csr_addr_retr[4]),
	.B(ex_retr_pipe_sw_csr_addr_retr[11]),
	.C(ex_retr_pipe_sw_csr_addr_retr[6]),
	.D(un29_csr_trigger_wr_hzd_de_4),
	.Y(un1_u_miv_rv32_csr_decode_0_2_3)
);
defparam \csr_reg_rd_sel.tdata1_sw_rd_sel_2_0 .INIT=16'h0100;
// @29:1356
  CFG4 \csr_reg_wr_sel.dpc_debugger_wr_sel_1  (
	.A(dpc_debugger_rd_sel_1),
	.B(N_59_2),
	.C(ex_retr_pipe_sw_csr_addr_retr[10]),
	.D(un29_csr_trigger_wr_hzd_de_1),
	.Y(dpc_debugger_wr_sel_1)
);
defparam \csr_reg_wr_sel.dpc_debugger_wr_sel_1 .INIT=16'h8000;
// @29:5038
  CFG4 debug_mode_exit (
	.A(debug_resume_req),
	.B(trace_priv_i),
	.C(formal_trace_reset_taken),
	.D(init_wr_dcsr_step_en),
	.Y(debug_exit_retr)
);
defparam debug_mode_exit.INIT=16'hCCC8;
// @29:1353
  CFG4 \csr_reg_rd_sel.dcsr_debugger_rd_sel_2_0  (
	.A(ex_retr_pipe_sw_csr_addr_retr[1]),
	.B(ex_retr_pipe_sw_csr_addr_retr[0]),
	.C(dpc_debugger_rd_sel_7),
	.D(un29_csr_trigger_wr_hzd_de_4),
	.Y(un1_u_miv_rv32_csr_decode_0_2[6])
);
defparam \csr_reg_rd_sel.dcsr_debugger_rd_sel_2_0 .INIT=16'h1000;
// @29:1199
  CFG4 \csr_reg_rd_sel.mip_sw_rd_sel_3  (
	.A(ex_retr_pipe_sw_csr_addr_retr[0]),
	.B(ex_retr_pipe_sw_csr_rd_op_retr),
	.C(trace_priv_i),
	.D(stage_state_retr),
	.Y(mip_sw_rd_sel_3)
);
defparam \csr_reg_rd_sel.mip_sw_rd_sel_3 .INIT=16'h4440;
// @29:1169
  CFG4 \csr_reg_rd_sel.mimpid_sw_rd_sel_4  (
	.A(ex_retr_pipe_sw_csr_addr_retr[11]),
	.B(ex_retr_pipe_sw_csr_rd_op_retr),
	.C(trace_priv_i),
	.D(stage_state_retr),
	.Y(utime_sw_rd_sel_2)
);
defparam \csr_reg_rd_sel.mimpid_sw_rd_sel_4 .INIT=16'h8880;
// @29:1192
  CFG4 \csr_reg_rd_sel.mie_sw_rd_sel_2  (
	.A(ex_retr_pipe_sw_csr_addr_retr[9]),
	.B(ex_retr_pipe_sw_csr_rd_op_retr),
	.C(trace_priv_i),
	.D(stage_state_retr),
	.Y(mie_sw_rd_sel_2)
);
defparam \csr_reg_rd_sel.mie_sw_rd_sel_2 .INIT=16'h8880;
// @29:1211
  CFG4 \csr_reg_rd_sel.mepc_sw_rd_sel_3  (
	.A(ex_retr_pipe_sw_csr_addr_retr[1]),
	.B(ex_retr_pipe_sw_csr_rd_op_retr),
	.C(trace_priv_i),
	.D(stage_state_retr),
	.Y(mepc_sw_rd_sel_3)
);
defparam \csr_reg_rd_sel.mepc_sw_rd_sel_3 .INIT=16'h4440;
// @29:8240
  CFG4 debug_exit_retr_i (
	.A(debug_resume_req),
	.B(trace_priv_i),
	.C(formal_trace_reset_taken),
	.D(init_wr_dcsr_step_en),
	.Y(debug_exit_retr_i_1z)
);
defparam debug_exit_retr_i.INIT=16'h3337;
// @29:1354
  CFG3 \csr_reg_wr_sel.dcsr_debugger_wr_sel_1  (
	.A(dcsr_debugger_wr_sel_0),
	.B(dcsr_debugger_rd_sel_8),
	.C(un1_u_miv_rv32_csr_decode_0_2[6]),
	.Y(dcsr_debugger_wr_sel_1)
);
defparam \csr_reg_wr_sel.dcsr_debugger_wr_sel_1 .INIT=8'h80;
// @29:1274
  CFG4 \csr_reg_rd_sel.utime_sw_rd_sel_4  (
	.A(ex_retr_pipe_sw_csr_addr_retr[7]),
	.B(ex_retr_pipe_sw_csr_addr_retr[8]),
	.C(mie_sw_rd_sel_5),
	.D(utime_sw_rd_sel_2_0),
	.Y(utime_sw_rd_sel_4)
);
defparam \csr_reg_rd_sel.utime_sw_rd_sel_4 .INIT=16'h1000;
// @29:1214
  CFG4 \csr_reg_rd_sel.mcause_sw_rd_sel_1  (
	.A(bcu_result_valid_i_a2_1),
	.B(mcause_sw_rd_sel_1_2),
	.C(ex_retr_pipe_sw_csr_addr_retr[11]),
	.D(mip_sw_rd_sel_5),
	.Y(mcause_sw_rd_sel_1)
);
defparam \csr_reg_rd_sel.mcause_sw_rd_sel_1 .INIT=16'h0800;
// @29:1208
  CFG4 \csr_reg_rd_sel.mtvec_sw_rd_sel_1  (
	.A(N_59_2),
	.B(un1_u_miv_rv32_csr_decode_0_2_43),
	.C(mtvec_sw_rd_sel_1_0),
	.D(mie_sw_rd_sel_4),
	.Y(mtvec_sw_rd_sel_1)
);
defparam \csr_reg_rd_sel.mtvec_sw_rd_sel_1 .INIT=16'h8000;
// @29:1217
  CFG3 \csr_reg_rd_sel.mtval_sw_rd_sel_1  (
	.A(un29_csr_trigger_wr_hzd_de_4),
	.B(un1_u_miv_rv32_csr_decode_0_2_37),
	.C(mtval_sw_rd_sel_1_0),
	.Y(mtval_sw_wr_sel_1)
);
defparam \csr_reg_rd_sel.mtval_sw_rd_sel_1 .INIT=8'h80;
// @29:1195
  CFG3 \csr_reg_wr_sel.mie_sw_wr_sel_1  (
	.A(mie_sw_rd_sel_4),
	.B(un1_u_miv_rv32_csr_decode_0_2_43),
	.C(mie_sw_wr_sel_1_1),
	.Y(mie_sw_wr_sel_1)
);
defparam \csr_reg_wr_sel.mie_sw_wr_sel_1 .INIT=8'h80;
// @29:5039
  CFG4 debug_resume_ack (
	.A(debug_resume_req),
	.B(trace_priv_i),
	.C(formal_trace_reset_taken),
	.D(init_wr_dcsr_step_en),
	.Y(debug_resume_ack_1z)
);
defparam debug_resume_ack.INIT=16'h00C8;
// @29:1183
  CFG4 \csr_reg_rd_sel.misa_sw_rd_sel  (
	.A(ex_retr_pipe_sw_csr_addr_retr[9]),
	.B(misa_sw_rd_sel_1),
	.C(csr_op_rd_valid),
	.D(un1_u_miv_rv32_csr_decode_0_2_43),
	.Y(un1_u_miv_rv32_csr_decode_0_53)
);
defparam \csr_reg_rd_sel.misa_sw_rd_sel .INIT=16'h8000;
// @29:1346
  CFG4 \csr_reg_rd_sel.tdata2_sw_rd_sel  (
	.A(mimpid_sw_rd_sel_3),
	.B(tdata2_sw_rd_sel_7),
	.C(un1_u_miv_rv32_csr_decode_0_2_3),
	.D(mip_sw_rd_sel_3),
	.Y(un1_u_miv_rv32_csr_decode_0_3)
);
defparam \csr_reg_rd_sel.tdata2_sw_rd_sel .INIT=16'h8000;
// @29:1344
  CFG4 \csr_reg_rd_sel.tdata1_sw_rd_sel  (
	.A(mepc_sw_rd_sel_3),
	.B(un1_u_miv_rv32_csr_decode_0_2_3),
	.C(tdata1_sw_rd_sel_7),
	.D(mimpid_sw_rd_sel_3),
	.Y(un1_u_miv_rv32_csr_decode_0_4)
);
defparam \csr_reg_rd_sel.tdata1_sw_rd_sel .INIT=16'h8000;
// @29:1169
  CFG4 \csr_reg_rd_sel.mimpid_sw_rd_sel  (
	.A(mimpid_sw_rd_sel_3),
	.B(utime_sw_rd_sel_2),
	.C(mimpid_sw_rd_sel_1),
	.D(un1_u_miv_rv32_csr_decode_0_2[63]),
	.Y(un1_u_miv_rv32_csr_decode_0_58)
);
defparam \csr_reg_rd_sel.mimpid_sw_rd_sel .INIT=16'h8000;
// @29:1163
  CFG3 \csr_reg_rd_sel.mvendorid_sw_rd_sel  (
	.A(un1_u_miv_rv32_csr_decode_0_2[63]),
	.B(mvendorid_sw_rd_sel_1),
	.C(mepc_sw_rd_sel_3),
	.Y(un1_u_miv_rv32_csr_decode_0_60)
);
defparam \csr_reg_rd_sel.mvendorid_sw_rd_sel .INIT=8'h80;
// @29:1199
  CFG4 \csr_reg_rd_sel.mip_sw_rd_sel  (
	.A(N_59_2),
	.B(mip_sw_rd_sel_2),
	.C(un1_u_miv_rv32_csr_decode_0_2_37),
	.D(mip_sw_rd_sel_3),
	.Y(un1_u_miv_rv32_csr_decode_0_47)
);
defparam \csr_reg_rd_sel.mip_sw_rd_sel .INIT=16'h8000;
// @29:1355
  CFG3 \csr_reg_rd_sel.dpc_debugger_rd_sel  (
	.A(dpc_debugger_wr_sel_1),
	.B(csr_op_rd_valid),
	.C(un1_u_miv_rv32_csr_decode_0_2_0),
	.Y(un1_u_miv_rv32_csr_decode_0_0)
);
defparam \csr_reg_rd_sel.dpc_debugger_rd_sel .INIT=8'h80;
// @29:1226
  CFG4 \csr_reg_rd_sel.mscratch_sw_rd_sel  (
	.A(mie_sw_rd_sel_2),
	.B(un1_u_miv_rv32_csr_decode_0_2_37),
	.C(mtval_sw_rd_sel_2),
	.D(mscratch_sw_rd_sel_8),
	.Y(un1_u_miv_rv32_csr_decode_0_37)
);
defparam \csr_reg_rd_sel.mscratch_sw_rd_sel .INIT=16'h8000;
// @29:1176
  CFG4 \csr_reg_rd_sel.mstatus_sw_rd_sel  (
	.A(N_59_2),
	.B(misa_sw_rd_sel_8),
	.C(mip_sw_rd_sel_3),
	.D(un1_u_miv_rv32_csr_decode_0_2_43),
	.Y(un1_u_miv_rv32_csr_decode_0_56)
);
defparam \csr_reg_rd_sel.mstatus_sw_rd_sel .INIT=16'h8000;
// @29:1214
  CFG4 \csr_reg_rd_sel.mcause_sw_rd_sel  (
	.A(ex_retr_pipe_sw_csr_addr_retr[0]),
	.B(mcause_sw_rd_sel_1_2),
	.C(csr_op_rd_valid),
	.D(un1_u_miv_rv32_csr_decode_0_2_37),
	.Y(un1_u_miv_rv32_csr_decode_0_41)
);
defparam \csr_reg_rd_sel.mcause_sw_rd_sel .INIT=16'h4000;
// @29:1217
  CFG4 \csr_reg_rd_sel.mtval_sw_rd_sel  (
	.A(un29_csr_trigger_wr_hzd_de_4),
	.B(mtval_sw_rd_sel_1_0),
	.C(un1_u_miv_rv32_csr_decode_0_2_37),
	.D(mie_sw_rd_sel_2),
	.Y(un1_u_miv_rv32_csr_decode_0_40)
);
defparam \csr_reg_rd_sel.mtval_sw_rd_sel .INIT=16'h8000;
// @29:1208
  CFG2 \csr_reg_rd_sel.mtvec_sw_rd_sel  (
	.A(mtvec_sw_rd_sel_1),
	.B(mepc_sw_rd_sel_3),
	.Y(un1_u_miv_rv32_csr_decode_0_43)
);
defparam \csr_reg_rd_sel.mtvec_sw_rd_sel .INIT=4'h8;
// @29:1192
  CFG4 \csr_reg_rd_sel.mie_sw_rd_sel  (
	.A(mie_sw_rd_sel_2),
	.B(un1_u_miv_rv32_csr_decode_0_2_43),
	.C(mie_sw_wr_sel_1_1),
	.D(mie_sw_rd_sel_4),
	.Y(un1_u_miv_rv32_csr_decode_0_50)
);
defparam \csr_reg_rd_sel.mie_sw_rd_sel .INIT=16'h8000;
// @29:1353
  CFG4 \csr_reg_rd_sel.dcsr_debugger_rd_sel  (
	.A(un1_u_miv_rv32_csr_decode_0_2[6]),
	.B(debug_csr_resp_valid),
	.C(dcsr_debugger_rd_sel_8),
	.D(mimpid_sw_rd_sel_3),
	.Y(un1_u_miv_rv32_csr_decode_0_1_d0)
);
defparam \csr_reg_rd_sel.dcsr_debugger_rd_sel .INIT=16'h8000;
// @29:1276
  CFG4 \csr_reg_rd_sel.utimeh_sw_rd_sel  (
	.A(utimeh_sw_rd_sel_3),
	.B(utimeh_sw_rd_sel_4),
	.C(un29_csr_trigger_wr_hzd_de_4),
	.D(mepc_sw_rd_sel_3),
	.Y(un1_u_miv_rv32_csr_decode_0_15)
);
defparam \csr_reg_rd_sel.utimeh_sw_rd_sel .INIT=16'h8000;
// @29:1211
  CFG4 \csr_reg_rd_sel.mepc_sw_rd_sel  (
	.A(un29_csr_trigger_wr_hzd_de_4),
	.B(mepc_sw_rd_sel_7),
	.C(un1_u_miv_rv32_csr_decode_0_2_37),
	.D(mepc_sw_rd_sel_3),
	.Y(un1_u_miv_rv32_csr_decode_0_42)
);
defparam \csr_reg_rd_sel.mepc_sw_rd_sel .INIT=16'h8000;
// @29:1274
  CFG4 \csr_reg_rd_sel.utime_sw_rd_sel  (
	.A(misa_sw_rd_sel_8),
	.B(csr_op_rd_valid),
	.C(ex_retr_pipe_sw_csr_addr_retr[11]),
	.D(utime_sw_rd_sel_4),
	.Y(un1_u_miv_rv32_csr_decode_0_16)
);
defparam \csr_reg_rd_sel.utime_sw_rd_sel .INIT=16'h8000;
// @29:1356
  CFG3 \csr_reg_wr_sel.dpc_debugger_wr_sel  (
	.A(un1_u_miv_rv32_csr_decode_0_2_0),
	.B(dpc_debugger_wr_sel_1),
	.C(csr_op_wr_valid),
	.Y(un1_u_miv_rv32_csr_decode_0_1_0)
);
defparam \csr_reg_wr_sel.dpc_debugger_wr_sel .INIT=8'h80;
// @29:1195
  CFG4 \csr_reg_wr_sel.mie_sw_wr_sel_2  (
	.A(ex_retr_pipe_sw_csr_addr_retr[9]),
	.B(trace_priv_i),
	.C(N_744),
	.D(csr_op_wr_valid),
	.Y(mie_sw_wr_sel_2)
);
defparam \csr_reg_wr_sel.mie_sw_wr_sel_2 .INIT=16'hA800;
// @29:1212
  CFG4 \csr_reg_wr_sel.mepc_sw_wr_sel_3  (
	.A(ex_retr_pipe_sw_csr_addr_retr[1]),
	.B(trace_priv_i),
	.C(N_744),
	.D(csr_op_wr_valid),
	.Y(mepc_sw_wr_sel_3)
);
defparam \csr_reg_wr_sel.mepc_sw_wr_sel_3 .INIT=16'h5400;
// @29:1215
  CFG4 \csr_reg_wr_sel.mcause_sw_wr_sel_3  (
	.A(ex_retr_pipe_sw_csr_addr_retr[0]),
	.B(trace_priv_i),
	.C(N_744),
	.D(csr_op_wr_valid),
	.Y(mcause_sw_wr_sel_3)
);
defparam \csr_reg_wr_sel.mcause_sw_wr_sel_3 .INIT=16'h5400;
// @29:1227
  CFG4 \csr_reg_wr_sel.mscratch_sw_wr_sel  (
	.A(mtval_sw_rd_sel_2),
	.B(mscratch_sw_rd_sel_8),
	.C(un1_u_miv_rv32_csr_decode_0_2_37),
	.D(mie_sw_wr_sel_2),
	.Y(mscratch_sw_wr_sel)
);
defparam \csr_reg_wr_sel.mscratch_sw_wr_sel .INIT=16'h8000;
// @29:1195
  CFG3 \csr_reg_wr_sel.mie_sw_wr_sel  (
	.A(sw_csr_wr_valid_qual),
	.B(ex_retr_pipe_sw_csr_addr_retr[9]),
	.C(mie_sw_wr_sel_1),
	.Y(mie_sw_wr_sel)
);
defparam \csr_reg_wr_sel.mie_sw_wr_sel .INIT=8'h80;
// @29:1179
  CFG4 \csr_reg_wr_sel.mstatus_sw_wr_sel  (
	.A(misa_sw_rd_sel_8),
	.B(N_59_2),
	.C(mcause_sw_wr_sel_3),
	.D(un1_u_miv_rv32_csr_decode_0_2_43),
	.Y(un1_u_miv_rv32_csr_decode_0_1_56)
);
defparam \csr_reg_wr_sel.mstatus_sw_wr_sel .INIT=16'h8000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_decode_0s_1s_0s */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_12 (
  csr_op_wr_data_1_0,
  un1_u_miv_rv32_csr_decode_0_1_0,
  machine_implicit_wr_mtval_tval_wr_en,
  status_mpie,
  resetn,
  formal_trace_reset_taken,
  wr_en_data_or_0,
  machine_implicit_wr_status_mpie_wr_en,
  clk,
  status_mie
)
;
input csr_op_wr_data_1_0 ;
input un1_u_miv_rv32_csr_decode_0_1_0 ;
input machine_implicit_wr_mtval_tval_wr_en ;
input status_mpie ;
input resetn ;
input formal_trace_reset_taken ;
input wr_en_data_or_0 ;
input machine_implicit_wr_status_mpie_wr_en ;
input clk ;
output status_mie ;
wire csr_op_wr_data_1_0 ;
wire un1_u_miv_rv32_csr_decode_0_1_0 ;
wire machine_implicit_wr_mtval_tval_wr_en ;
wire status_mpie ;
wire resetn ;
wire formal_trace_reset_taken ;
wire wr_en_data_or_0 ;
wire machine_implicit_wr_status_mpie_wr_en ;
wire clk ;
wire status_mie ;
wire [0:0] state_val_RNO;
wire state_val_788 ;
wire N_1861_i ;
wire VCC ;
wire N_886 ;
wire GND ;
wire wr_en_data_or ;
  CFG1 \gen_bit_reset.state_val_RNO_0[0]  (
	.A(state_val_788),
	.Y(N_1861_i)
);
defparam \gen_bit_reset.state_val_RNO_0[0] .INIT=2'h1;
// @29:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(status_mie),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_886),
	.EN(state_val_RNO[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1861_i)
);
  CFG2 \gen_bit_reset.state_val_RNO[0]  (
	.A(wr_en_data_or),
	.B(state_val_788),
	.Y(state_val_RNO[0])
);
defparam \gen_bit_reset.state_val_RNO[0] .INIT=4'hE;
// @29:2658
  CFG3 \gen_bit_reset.state_val_RNO_1[0]  (
	.A(machine_implicit_wr_status_mpie_wr_en),
	.B(un1_u_miv_rv32_csr_decode_0_1_0),
	.C(wr_en_data_or_0),
	.Y(wr_en_data_or)
);
defparam \gen_bit_reset.state_val_RNO_1[0] .INIT=8'hFE;
  CFG2 \gen_bit_reset.state_val_788  (
	.A(formal_trace_reset_taken),
	.B(resetn),
	.Y(state_val_788)
);
defparam \gen_bit_reset.state_val_788 .INIT=4'hB;
// @29:5707
  CFG4 \gen_bit_reset.state_val_12_0[0]  (
	.A(status_mpie),
	.B(machine_implicit_wr_mtval_tval_wr_en),
	.C(machine_implicit_wr_status_mpie_wr_en),
	.D(csr_op_wr_data_1_0),
	.Y(N_886)
);
defparam \gen_bit_reset.state_val_12_0[0] .INIT=16'h2F20;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_12 */

module miv_rv32_csr_gpr_state_reg_1s_0s_0s_5 (
  csr_op_wr_data_1_0,
  un1_u_miv_rv32_csr_decode_0_1_0,
  machine_implicit_wr_mtval_tval_wr_en,
  status_mie,
  machine_implicit_wr_status_mpie_wr_en,
  clk,
  status_mpie
)
;
input csr_op_wr_data_1_0 ;
input un1_u_miv_rv32_csr_decode_0_1_0 ;
input machine_implicit_wr_mtval_tval_wr_en ;
input status_mie ;
input machine_implicit_wr_status_mpie_wr_en ;
input clk ;
output status_mpie ;
wire csr_op_wr_data_1_0 ;
wire un1_u_miv_rv32_csr_decode_0_1_0 ;
wire machine_implicit_wr_mtval_tval_wr_en ;
wire status_mie ;
wire machine_implicit_wr_status_mpie_wr_en ;
wire clk ;
wire status_mpie ;
wire [0:0] state_val_14_Z;
wire VCC ;
wire wr_en_data_Z ;
wire GND ;
// @29:5721
  SLE \gen_bit_no_reset.state_val[0]  (
	.Q(status_mpie),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_14_Z[0]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5695
  CFG2 wr_en_data (
	.A(un1_u_miv_rv32_csr_decode_0_1_0),
	.B(machine_implicit_wr_status_mpie_wr_en),
	.Y(wr_en_data_Z)
);
defparam wr_en_data.INIT=4'hE;
// @29:5692
  CFG4 \state_val_14[0]  (
	.A(status_mie),
	.B(machine_implicit_wr_mtval_tval_wr_en),
	.C(machine_implicit_wr_status_mpie_wr_en),
	.D(csr_op_wr_data_1_0),
	.Y(state_val_14_Z[0])
);
defparam \state_val_14[0] .INIT=16'hBFB0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_0s_0s_5 */

module miv_rv32_csr_gpr_state_reg_1s_0s_0s (
  csr_op_wr_data_1_0,
  mie_sw_wr_sel,
  clk,
  ie_msie
)
;
input csr_op_wr_data_1_0 ;
input mie_sw_wr_sel ;
input clk ;
output ie_msie ;
wire csr_op_wr_data_1_0 ;
wire mie_sw_wr_sel ;
wire clk ;
wire ie_msie ;
wire VCC ;
wire GND ;
// @29:5721
  SLE \gen_bit_no_reset.state_val[0]  (
	.Q(ie_msie),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1_0),
	.EN(mie_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_0s_0s */

module miv_rv32_csr_gpr_state_reg_1s_0s_0s_0 (
  csr_op_wr_data_1_0,
  mie_sw_wr_sel,
  clk,
  ie_mtie
)
;
input csr_op_wr_data_1_0 ;
input mie_sw_wr_sel ;
input clk ;
output ie_mtie ;
wire csr_op_wr_data_1_0 ;
wire mie_sw_wr_sel ;
wire clk ;
wire ie_mtie ;
wire VCC ;
wire GND ;
// @29:5721
  SLE \gen_bit_no_reset.state_val[0]  (
	.Q(ie_mtie),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1_0),
	.EN(mie_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_0s_0s_0 */

module miv_rv32_csr_gpr_state_reg_1s_0s_0s_1 (
  csr_op_wr_data_1_0,
  mie_sw_wr_sel,
  clk,
  ie_meie
)
;
input csr_op_wr_data_1_0 ;
input mie_sw_wr_sel ;
input clk ;
output ie_meie ;
wire csr_op_wr_data_1_0 ;
wire mie_sw_wr_sel ;
wire clk ;
wire ie_meie ;
wire VCC ;
wire GND ;
// @29:5721
  SLE \gen_bit_no_reset.state_val[0]  (
	.Q(ie_meie),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1_0),
	.EN(mie_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_0s_0s_1 */

module miv_rv32_csr_gpr_state_reg_1s_0s_0s_2 (
  csr_op_wr_data_1_0,
  ie_mextsysie_0,
  mie_sw_wr_sel,
  clk
)
;
input csr_op_wr_data_1_0 ;
output ie_mextsysie_0 ;
input mie_sw_wr_sel ;
input clk ;
wire csr_op_wr_data_1_0 ;
wire ie_mextsysie_0 ;
wire mie_sw_wr_sel ;
wire clk ;
wire VCC ;
wire GND ;
// @29:5721
  SLE \gen_bit_no_reset.state_val[0]  (
	.Q(ie_mextsysie_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1_0),
	.EN(mie_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_0s_0s_2 */

module miv_rv32_csr_gpr_state_reg_1s_0s_0s_3 (
  csr_op_wr_data_1_0,
  ie_mextsysie_0,
  mie_sw_wr_sel,
  clk
)
;
input csr_op_wr_data_1_0 ;
output ie_mextsysie_0 ;
input mie_sw_wr_sel ;
input clk ;
wire csr_op_wr_data_1_0 ;
wire ie_mextsysie_0 ;
wire mie_sw_wr_sel ;
wire clk ;
wire VCC ;
wire GND ;
// @29:5721
  SLE \gen_bit_no_reset.state_val[0]  (
	.Q(ie_mextsysie_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1_0),
	.EN(mie_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_0s_0s_3 */

module miv_rv32_csr_gpr_state_reg_30s_1s_536870913 (
  un3_mtvec_warl_wr_en_3_0,
  csr_op_wr_data_1,
  csr_priv_mtvec_excpt_vec_retr,
  un32_mtvec_warl_wr_enlt18,
  mepc_sw_wr_sel_3,
  resetn,
  clk
)
;
input un3_mtvec_warl_wr_en_3_0 ;
input [31:2] csr_op_wr_data_1 ;
output [31:2] csr_priv_mtvec_excpt_vec_retr ;
input un32_mtvec_warl_wr_enlt18 ;
input mepc_sw_wr_sel_3 ;
input resetn ;
input clk ;
wire un3_mtvec_warl_wr_en_3_0 ;
wire un32_mtvec_warl_wr_enlt18 ;
wire mepc_sw_wr_sel_3 ;
wire resetn ;
wire clk ;
wire VCC ;
wire wr_en_data_or_Z ;
wire GND ;
// @29:5705
  SLE \gen_bit_reset.state_val[29]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[31]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[28]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[30]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[27]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[29]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[26]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[28]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[25]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[27]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[24]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[26]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[23]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[25]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[22]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[24]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[21]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[23]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[20]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[22]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[19]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[21]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[18]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[20]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[17]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[19]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[16]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[18]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[15]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[17]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[14]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[16]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[13]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[15]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[12]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[14]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[11]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[13]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[10]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[12]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[9]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[11]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[8]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[10]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[7]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[9]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[6]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[8]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[5]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[7]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[4]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[6]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[3]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[5]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[2]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[4]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[1]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[3]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(csr_priv_mtvec_excpt_vec_retr[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[2]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(resetn)
);
// @29:3416
  CFG4 wr_en_data_or (
	.A(un3_mtvec_warl_wr_en_3_0),
	.B(resetn),
	.C(mepc_sw_wr_sel_3),
	.D(un32_mtvec_warl_wr_enlt18),
	.Y(wr_en_data_or_Z)
);
defparam wr_en_data_or.INIT=16'h33B3;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_30s_1s_536870913 */

module miv_rv32_csr_gpr_state_reg_31s_0s_0s (
  ex_retr_pipe_curr_pc_retr,
  csr_op_wr_data_1,
  un1_u_miv_rv32_csr_decode_0_2_0,
  csr_priv_mtvec_epc_retr,
  mepc_sw_wr_sel_3,
  machine_implicit_wr_mtval_tval_wr_en,
  mepc_sw_wr_sel_0,
  clk
)
;
input [31:1] ex_retr_pipe_curr_pc_retr ;
input [31:1] csr_op_wr_data_1 ;
input un1_u_miv_rv32_csr_decode_0_2_0 ;
output [31:1] csr_priv_mtvec_epc_retr ;
input mepc_sw_wr_sel_3 ;
input machine_implicit_wr_mtval_tval_wr_en ;
input mepc_sw_wr_sel_0 ;
input clk ;
wire un1_u_miv_rv32_csr_decode_0_2_0 ;
wire mepc_sw_wr_sel_3 ;
wire machine_implicit_wr_mtval_tval_wr_en ;
wire mepc_sw_wr_sel_0 ;
wire clk ;
wire [30:0] state_val_17_Z;
wire VCC ;
wire wr_en_data_Z ;
wire GND ;
// @29:5721
  SLE \gen_bit_no_reset.state_val[8]  (
	.Q(csr_priv_mtvec_epc_retr[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[8]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[7]  (
	.Q(csr_priv_mtvec_epc_retr[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[7]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[6]  (
	.Q(csr_priv_mtvec_epc_retr[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[6]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[5]  (
	.Q(csr_priv_mtvec_epc_retr[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[5]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[4]  (
	.Q(csr_priv_mtvec_epc_retr[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[4]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[3]  (
	.Q(csr_priv_mtvec_epc_retr[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[3]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[2]  (
	.Q(csr_priv_mtvec_epc_retr[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[2]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[1]  (
	.Q(csr_priv_mtvec_epc_retr[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[1]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[0]  (
	.Q(csr_priv_mtvec_epc_retr[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[0]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[23]  (
	.Q(csr_priv_mtvec_epc_retr[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[23]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[22]  (
	.Q(csr_priv_mtvec_epc_retr[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[22]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[21]  (
	.Q(csr_priv_mtvec_epc_retr[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[21]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[20]  (
	.Q(csr_priv_mtvec_epc_retr[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[20]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[19]  (
	.Q(csr_priv_mtvec_epc_retr[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[19]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[18]  (
	.Q(csr_priv_mtvec_epc_retr[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[18]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[17]  (
	.Q(csr_priv_mtvec_epc_retr[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[17]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[16]  (
	.Q(csr_priv_mtvec_epc_retr[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[16]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[15]  (
	.Q(csr_priv_mtvec_epc_retr[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[15]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[14]  (
	.Q(csr_priv_mtvec_epc_retr[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[14]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[13]  (
	.Q(csr_priv_mtvec_epc_retr[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[13]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[12]  (
	.Q(csr_priv_mtvec_epc_retr[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[12]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[11]  (
	.Q(csr_priv_mtvec_epc_retr[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[11]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[10]  (
	.Q(csr_priv_mtvec_epc_retr[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[10]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[9]  (
	.Q(csr_priv_mtvec_epc_retr[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[9]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[30]  (
	.Q(csr_priv_mtvec_epc_retr[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[30]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[29]  (
	.Q(csr_priv_mtvec_epc_retr[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[29]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[28]  (
	.Q(csr_priv_mtvec_epc_retr[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[28]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[27]  (
	.Q(csr_priv_mtvec_epc_retr[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[27]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[26]  (
	.Q(csr_priv_mtvec_epc_retr[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[26]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[25]  (
	.Q(csr_priv_mtvec_epc_retr[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[25]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[24]  (
	.Q(csr_priv_mtvec_epc_retr[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_17_Z[24]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5695
  CFG4 wr_en_data (
	.A(mepc_sw_wr_sel_0),
	.B(un1_u_miv_rv32_csr_decode_0_2_0),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(mepc_sw_wr_sel_3),
	.Y(wr_en_data_Z)
);
defparam wr_en_data.INIT=16'hF8F0;
// @29:5692
  CFG3 \state_val_17[3]  (
	.A(csr_op_wr_data_1[4]),
	.B(ex_retr_pipe_curr_pc_retr[4]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[3])
);
defparam \state_val_17[3] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[12]  (
	.A(csr_op_wr_data_1[13]),
	.B(ex_retr_pipe_curr_pc_retr[13]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[12])
);
defparam \state_val_17[12] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[13]  (
	.A(csr_op_wr_data_1[14]),
	.B(ex_retr_pipe_curr_pc_retr[14]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[13])
);
defparam \state_val_17[13] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[16]  (
	.A(csr_op_wr_data_1[17]),
	.B(ex_retr_pipe_curr_pc_retr[17]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[16])
);
defparam \state_val_17[16] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[17]  (
	.A(csr_op_wr_data_1[18]),
	.B(ex_retr_pipe_curr_pc_retr[18]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[17])
);
defparam \state_val_17[17] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[18]  (
	.A(csr_op_wr_data_1[19]),
	.B(ex_retr_pipe_curr_pc_retr[19]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[18])
);
defparam \state_val_17[18] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[20]  (
	.A(csr_op_wr_data_1[21]),
	.B(ex_retr_pipe_curr_pc_retr[21]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[20])
);
defparam \state_val_17[20] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[22]  (
	.A(csr_op_wr_data_1[23]),
	.B(ex_retr_pipe_curr_pc_retr[23]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[22])
);
defparam \state_val_17[22] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[27]  (
	.A(csr_op_wr_data_1[28]),
	.B(ex_retr_pipe_curr_pc_retr[28]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[27])
);
defparam \state_val_17[27] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[21]  (
	.A(csr_op_wr_data_1[22]),
	.B(ex_retr_pipe_curr_pc_retr[22]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[21])
);
defparam \state_val_17[21] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[0]  (
	.A(csr_op_wr_data_1[1]),
	.B(ex_retr_pipe_curr_pc_retr[1]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[0])
);
defparam \state_val_17[0] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[4]  (
	.A(csr_op_wr_data_1[5]),
	.B(ex_retr_pipe_curr_pc_retr[5]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[4])
);
defparam \state_val_17[4] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[5]  (
	.A(csr_op_wr_data_1[6]),
	.B(ex_retr_pipe_curr_pc_retr[6]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[5])
);
defparam \state_val_17[5] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[7]  (
	.A(csr_op_wr_data_1[8]),
	.B(ex_retr_pipe_curr_pc_retr[8]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[7])
);
defparam \state_val_17[7] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[8]  (
	.A(csr_op_wr_data_1[9]),
	.B(ex_retr_pipe_curr_pc_retr[9]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[8])
);
defparam \state_val_17[8] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[9]  (
	.A(csr_op_wr_data_1[10]),
	.B(ex_retr_pipe_curr_pc_retr[10]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[9])
);
defparam \state_val_17[9] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[15]  (
	.A(csr_op_wr_data_1[16]),
	.B(ex_retr_pipe_curr_pc_retr[16]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[15])
);
defparam \state_val_17[15] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[19]  (
	.A(csr_op_wr_data_1[20]),
	.B(ex_retr_pipe_curr_pc_retr[20]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[19])
);
defparam \state_val_17[19] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[23]  (
	.A(csr_op_wr_data_1[24]),
	.B(ex_retr_pipe_curr_pc_retr[24]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[23])
);
defparam \state_val_17[23] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[24]  (
	.A(csr_op_wr_data_1[25]),
	.B(ex_retr_pipe_curr_pc_retr[25]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[24])
);
defparam \state_val_17[24] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[26]  (
	.A(csr_op_wr_data_1[27]),
	.B(ex_retr_pipe_curr_pc_retr[27]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[26])
);
defparam \state_val_17[26] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[28]  (
	.A(csr_op_wr_data_1[29]),
	.B(ex_retr_pipe_curr_pc_retr[29]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[28])
);
defparam \state_val_17[28] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[29]  (
	.A(csr_op_wr_data_1[30]),
	.B(ex_retr_pipe_curr_pc_retr[30]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[29])
);
defparam \state_val_17[29] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[30]  (
	.A(csr_op_wr_data_1[31]),
	.B(ex_retr_pipe_curr_pc_retr[31]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[30])
);
defparam \state_val_17[30] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[14]  (
	.A(csr_op_wr_data_1[15]),
	.B(ex_retr_pipe_curr_pc_retr[15]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[14])
);
defparam \state_val_17[14] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[25]  (
	.A(csr_op_wr_data_1[26]),
	.B(ex_retr_pipe_curr_pc_retr[26]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[25])
);
defparam \state_val_17[25] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[11]  (
	.A(csr_op_wr_data_1[12]),
	.B(ex_retr_pipe_curr_pc_retr[12]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[11])
);
defparam \state_val_17[11] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[1]  (
	.A(csr_op_wr_data_1[2]),
	.B(ex_retr_pipe_curr_pc_retr[2]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[1])
);
defparam \state_val_17[1] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[6]  (
	.A(csr_op_wr_data_1[7]),
	.B(ex_retr_pipe_curr_pc_retr[7]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[6])
);
defparam \state_val_17[6] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[2]  (
	.A(csr_op_wr_data_1[3]),
	.B(ex_retr_pipe_curr_pc_retr[3]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[2])
);
defparam \state_val_17[2] .INIT=8'hCA;
// @29:5692
  CFG3 \state_val_17[10]  (
	.A(csr_op_wr_data_1[11]),
	.B(ex_retr_pipe_curr_pc_retr[11]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.Y(state_val_17_Z[10])
);
defparam \state_val_17[10] .INIT=8'hCA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_31s_0s_0s */

module miv_rv32_csr_gpr_state_reg_5s_1s_0 (
  csr_op_wr_data_1,
  cause_excpt_code_excpt_2,
  cause_excpt_code_excpt_3,
  cause_excpt_code_excpt_0,
  cause_excpt_code_irq_0,
  cause_excpt_code_irq_2,
  machine_implicit_wr_mcause_excpt_code_wr_data_1_0,
  machine_implicit_wr_mcause_excpt_code_wr_data_0_0,
  csr_priv_cause_excpt_code,
  state_val_or_0_0,
  N_604,
  un1_interrupt_taken_timer_2_i,
  wr_en_data_or_0,
  mcause_sw_wr_sel_3,
  mcause_sw_rd_sel_1,
  machine_implicit_wr_mtval_tval_wr_en,
  state_val_776,
  N_1849_i,
  clk
)
;
input [4:0] csr_op_wr_data_1 ;
input cause_excpt_code_excpt_2 ;
input cause_excpt_code_excpt_3 ;
input cause_excpt_code_excpt_0 ;
input cause_excpt_code_irq_0 ;
input cause_excpt_code_irq_2 ;
input machine_implicit_wr_mcause_excpt_code_wr_data_1_0 ;
input machine_implicit_wr_mcause_excpt_code_wr_data_0_0 ;
output [4:0] csr_priv_cause_excpt_code ;
output state_val_or_0_0 ;
input N_604 ;
input un1_interrupt_taken_timer_2_i ;
input wr_en_data_or_0 ;
input mcause_sw_wr_sel_3 ;
input mcause_sw_rd_sel_1 ;
input machine_implicit_wr_mtval_tval_wr_en ;
input state_val_776 ;
input N_1849_i ;
input clk ;
wire cause_excpt_code_excpt_2 ;
wire cause_excpt_code_excpt_3 ;
wire cause_excpt_code_excpt_0 ;
wire cause_excpt_code_irq_0 ;
wire cause_excpt_code_irq_2 ;
wire machine_implicit_wr_mcause_excpt_code_wr_data_1_0 ;
wire machine_implicit_wr_mcause_excpt_code_wr_data_0_0 ;
wire state_val_or_0_0 ;
wire N_604 ;
wire un1_interrupt_taken_timer_2_i ;
wire wr_en_data_or_0 ;
wire mcause_sw_wr_sel_3 ;
wire mcause_sw_rd_sel_1 ;
wire machine_implicit_wr_mtval_tval_wr_en ;
wire state_val_776 ;
wire N_1849_i ;
wire clk ;
wire VCC ;
wire N_877 ;
wire GND ;
wire N_876 ;
wire N_875 ;
wire N_874 ;
wire N_873 ;
wire wr_en_data_or_Z ;
wire N_875_2 ;
wire N_876_2 ;
wire N_873_2 ;
// @29:5705
  SLE \gen_bit_reset.state_val[4]  (
	.Q(csr_priv_cause_excpt_code[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_877),
	.EN(state_val_or_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1849_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[3]  (
	.Q(csr_priv_cause_excpt_code[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_876),
	.EN(state_val_or_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1849_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[2]  (
	.Q(csr_priv_cause_excpt_code[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_875),
	.EN(state_val_or_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1849_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[1]  (
	.Q(csr_priv_cause_excpt_code[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_874),
	.EN(state_val_or_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1849_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(csr_priv_cause_excpt_code[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_873),
	.EN(state_val_or_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1849_i)
);
  CFG2 \gen_bit_reset.state_val_or[0]  (
	.A(wr_en_data_or_Z),
	.B(state_val_776),
	.Y(state_val_or_0_0)
);
defparam \gen_bit_reset.state_val_or[0] .INIT=4'hE;
// @29:3485
  CFG4 wr_en_data_or (
	.A(machine_implicit_wr_mtval_tval_wr_en),
	.B(mcause_sw_rd_sel_1),
	.C(mcause_sw_wr_sel_3),
	.D(wr_en_data_or_0),
	.Y(wr_en_data_or_Z)
);
defparam wr_en_data_or.INIT=16'hFFEA;
// @29:5707
  CFG4 \gen_bit_reset.state_val_22_0[1]  (
	.A(machine_implicit_wr_mtval_tval_wr_en),
	.B(machine_implicit_wr_mcause_excpt_code_wr_data_0_0),
	.C(cause_excpt_code_irq_0),
	.D(csr_op_wr_data_1[1]),
	.Y(N_874)
);
defparam \gen_bit_reset.state_val_22_0[1] .INIT=16'hFDA8;
// @29:5707
  CFG4 \gen_bit_reset.state_val_22_0[4]  (
	.A(machine_implicit_wr_mtval_tval_wr_en),
	.B(machine_implicit_wr_mcause_excpt_code_wr_data_1_0),
	.C(cause_excpt_code_irq_0),
	.D(csr_op_wr_data_1[4]),
	.Y(N_877)
);
defparam \gen_bit_reset.state_val_22_0[4] .INIT=16'h5D08;
// @29:5707
  CFG4 \gen_bit_reset.state_val_22_0_2[2]  (
	.A(machine_implicit_wr_mtval_tval_wr_en),
	.B(cause_excpt_code_excpt_2),
	.C(cause_excpt_code_irq_0),
	.D(un1_interrupt_taken_timer_2_i),
	.Y(N_875_2)
);
defparam \gen_bit_reset.state_val_22_0_2[2] .INIT=16'hA808;
// @29:5707
  CFG4 \gen_bit_reset.state_val_22_0_2[3]  (
	.A(cause_excpt_code_irq_2),
	.B(cause_excpt_code_excpt_3),
	.C(cause_excpt_code_irq_0),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(N_876_2)
);
defparam \gen_bit_reset.state_val_22_0_2[3] .INIT=16'hAC00;
// @29:5707
  CFG4 \gen_bit_reset.state_val_22_0_2[0]  (
	.A(cause_excpt_code_excpt_0),
	.B(machine_implicit_wr_mtval_tval_wr_en),
	.C(N_604),
	.D(cause_excpt_code_irq_0),
	.Y(N_873_2)
);
defparam \gen_bit_reset.state_val_22_0_2[0] .INIT=16'h0C88;
// @29:5707
  CFG3 \gen_bit_reset.state_val_22_0[0]  (
	.A(machine_implicit_wr_mtval_tval_wr_en),
	.B(csr_op_wr_data_1[0]),
	.C(N_873_2),
	.Y(N_873)
);
defparam \gen_bit_reset.state_val_22_0[0] .INIT=8'hF4;
// @29:5707
  CFG3 \gen_bit_reset.state_val_22_0[2]  (
	.A(machine_implicit_wr_mtval_tval_wr_en),
	.B(csr_op_wr_data_1[2]),
	.C(N_875_2),
	.Y(N_875)
);
defparam \gen_bit_reset.state_val_22_0[2] .INIT=8'hF4;
// @29:5707
  CFG3 \gen_bit_reset.state_val_22_0[3]  (
	.A(csr_op_wr_data_1[3]),
	.B(machine_implicit_wr_mtval_tval_wr_en),
	.C(N_876_2),
	.Y(N_876)
);
defparam \gen_bit_reset.state_val_22_0[3] .INIT=8'hF2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_5s_1s_0 */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_12_0 (
  csr_op_wr_data_1_0,
  state_val_or_0_0,
  machine_implicit_wr_mtval_tval_wr_en,
  interrupt_taken_timer,
  un1_interrupt_taken_ext_i,
  resetn,
  formal_trace_reset_taken,
  clk,
  mcause_interrupt,
  N_1849_i,
  state_val_776
)
;
input csr_op_wr_data_1_0 ;
input state_val_or_0_0 ;
input machine_implicit_wr_mtval_tval_wr_en ;
input interrupt_taken_timer ;
input un1_interrupt_taken_ext_i ;
input resetn ;
input formal_trace_reset_taken ;
input clk ;
output mcause_interrupt ;
output N_1849_i ;
output state_val_776 ;
wire csr_op_wr_data_1_0 ;
wire state_val_or_0_0 ;
wire machine_implicit_wr_mtval_tval_wr_en ;
wire interrupt_taken_timer ;
wire un1_interrupt_taken_ext_i ;
wire resetn ;
wire formal_trace_reset_taken ;
wire clk ;
wire mcause_interrupt ;
wire N_1849_i ;
wire state_val_776 ;
wire VCC ;
wire N_868 ;
wire GND ;
  CFG1 N_1849_i_0 (
	.A(state_val_776),
	.Y(N_1849_i)
);
defparam N_1849_i_0.INIT=2'h1;
// @29:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(mcause_interrupt),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_868),
	.EN(state_val_or_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1849_i)
);
  CFG2 \gen_bit_reset.state_val_776  (
	.A(formal_trace_reset_taken),
	.B(resetn),
	.Y(state_val_776)
);
defparam \gen_bit_reset.state_val_776 .INIT=4'hB;
// @29:5707
  CFG4 \gen_bit_reset.state_val_12_0[0]  (
	.A(un1_interrupt_taken_ext_i),
	.B(csr_op_wr_data_1_0),
	.C(interrupt_taken_timer),
	.D(machine_implicit_wr_mtval_tval_wr_en),
	.Y(N_868)
);
defparam \gen_bit_reset.state_val_12_0[0] .INIT=16'hFACC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_12_0 */

module miv_rv32_csr_gpr_state_reg_32s_0s_0s_1 (
  csr_op_wr_data_1,
  machine_implicit_wr_mtval_tval_wr_data_1,
  machine_implicit_wr_mtval_tval_wr_data_2,
  ex_retr_pipe_sw_csr_addr_retr_0,
  csr_priv_mtval,
  mtval_sw_wr_sel_1,
  sw_csr_wr_valid_qual,
  machine_implicit_wr_mtval_tval_wr_en,
  clk
)
;
input [31:0] csr_op_wr_data_1 ;
input [31:0] machine_implicit_wr_mtval_tval_wr_data_1 ;
input [31:0] machine_implicit_wr_mtval_tval_wr_data_2 ;
input ex_retr_pipe_sw_csr_addr_retr_0 ;
output [31:0] csr_priv_mtval ;
input mtval_sw_wr_sel_1 ;
input sw_csr_wr_valid_qual ;
input machine_implicit_wr_mtval_tval_wr_en ;
input clk ;
wire ex_retr_pipe_sw_csr_addr_retr_0 ;
wire mtval_sw_wr_sel_1 ;
wire sw_csr_wr_valid_qual ;
wire machine_implicit_wr_mtval_tval_wr_en ;
wire clk ;
wire [31:0] state_val_24_Z;
wire VCC ;
wire wr_en_data_Z ;
wire GND ;
// @29:5721
  SLE \gen_bit_no_reset.state_val[13]  (
	.Q(csr_priv_mtval[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[13]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[12]  (
	.Q(csr_priv_mtval[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[12]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[11]  (
	.Q(csr_priv_mtval[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[11]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[10]  (
	.Q(csr_priv_mtval[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[10]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[9]  (
	.Q(csr_priv_mtval[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[9]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[8]  (
	.Q(csr_priv_mtval[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[8]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[7]  (
	.Q(csr_priv_mtval[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[7]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[6]  (
	.Q(csr_priv_mtval[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[6]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[5]  (
	.Q(csr_priv_mtval[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[5]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[4]  (
	.Q(csr_priv_mtval[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[4]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[3]  (
	.Q(csr_priv_mtval[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[3]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[2]  (
	.Q(csr_priv_mtval[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[2]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[1]  (
	.Q(csr_priv_mtval[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[1]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[0]  (
	.Q(csr_priv_mtval[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[0]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[28]  (
	.Q(csr_priv_mtval[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[28]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[27]  (
	.Q(csr_priv_mtval[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[27]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[26]  (
	.Q(csr_priv_mtval[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[26]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[25]  (
	.Q(csr_priv_mtval[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[25]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[24]  (
	.Q(csr_priv_mtval[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[24]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[23]  (
	.Q(csr_priv_mtval[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[23]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[22]  (
	.Q(csr_priv_mtval[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[22]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[21]  (
	.Q(csr_priv_mtval[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[21]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[20]  (
	.Q(csr_priv_mtval[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[20]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[19]  (
	.Q(csr_priv_mtval[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[19]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[18]  (
	.Q(csr_priv_mtval[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[18]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[17]  (
	.Q(csr_priv_mtval[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[17]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[16]  (
	.Q(csr_priv_mtval[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[16]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[15]  (
	.Q(csr_priv_mtval[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[15]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[14]  (
	.Q(csr_priv_mtval[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[14]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[31]  (
	.Q(csr_priv_mtval[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[31]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[30]  (
	.Q(csr_priv_mtval[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[30]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[29]  (
	.Q(csr_priv_mtval[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_24_Z[29]),
	.EN(wr_en_data_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5695
  CFG4 wr_en_data (
	.A(machine_implicit_wr_mtval_tval_wr_en),
	.B(sw_csr_wr_valid_qual),
	.C(ex_retr_pipe_sw_csr_addr_retr_0),
	.D(mtval_sw_wr_sel_1),
	.Y(wr_en_data_Z)
);
defparam wr_en_data.INIT=16'hEAAA;
// @29:5692
  CFG4 \state_val_24[1]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[1]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[1]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[1]),
	.Y(state_val_24_Z[1])
);
defparam \state_val_24[1] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[3]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[3]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[3]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[3]),
	.Y(state_val_24_Z[3])
);
defparam \state_val_24[3] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[4]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[4]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[4]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[4]),
	.Y(state_val_24_Z[4])
);
defparam \state_val_24[4] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[5]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[5]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[5]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[5]),
	.Y(state_val_24_Z[5])
);
defparam \state_val_24[5] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[6]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[6]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[6]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[6]),
	.Y(state_val_24_Z[6])
);
defparam \state_val_24[6] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[7]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[7]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[7]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[7]),
	.Y(state_val_24_Z[7])
);
defparam \state_val_24[7] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[8]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[8]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[8]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[8]),
	.Y(state_val_24_Z[8])
);
defparam \state_val_24[8] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[9]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[9]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[9]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[9]),
	.Y(state_val_24_Z[9])
);
defparam \state_val_24[9] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[10]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[10]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[10]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[10]),
	.Y(state_val_24_Z[10])
);
defparam \state_val_24[10] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[11]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[11]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[11]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[11]),
	.Y(state_val_24_Z[11])
);
defparam \state_val_24[11] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[12]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[12]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[12]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[12]),
	.Y(state_val_24_Z[12])
);
defparam \state_val_24[12] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[13]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[13]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[13]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[13]),
	.Y(state_val_24_Z[13])
);
defparam \state_val_24[13] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[14]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[14]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[14]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[14]),
	.Y(state_val_24_Z[14])
);
defparam \state_val_24[14] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[16]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[16]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[16]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[16]),
	.Y(state_val_24_Z[16])
);
defparam \state_val_24[16] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[17]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[17]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[17]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[17]),
	.Y(state_val_24_Z[17])
);
defparam \state_val_24[17] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[18]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[18]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[18]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[18]),
	.Y(state_val_24_Z[18])
);
defparam \state_val_24[18] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[19]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[19]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[19]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[19]),
	.Y(state_val_24_Z[19])
);
defparam \state_val_24[19] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[20]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[20]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[20]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[20]),
	.Y(state_val_24_Z[20])
);
defparam \state_val_24[20] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[21]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[21]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[21]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[21]),
	.Y(state_val_24_Z[21])
);
defparam \state_val_24[21] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[22]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[22]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[22]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[22]),
	.Y(state_val_24_Z[22])
);
defparam \state_val_24[22] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[23]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[23]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[23]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[23]),
	.Y(state_val_24_Z[23])
);
defparam \state_val_24[23] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[24]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[24]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[24]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[24]),
	.Y(state_val_24_Z[24])
);
defparam \state_val_24[24] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[25]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[25]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[25]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[25]),
	.Y(state_val_24_Z[25])
);
defparam \state_val_24[25] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[27]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[27]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[27]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[27]),
	.Y(state_val_24_Z[27])
);
defparam \state_val_24[27] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[29]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[29]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[29]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[29]),
	.Y(state_val_24_Z[29])
);
defparam \state_val_24[29] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[30]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[30]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[30]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[30]),
	.Y(state_val_24_Z[30])
);
defparam \state_val_24[30] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[31]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[31]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[31]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[31]),
	.Y(state_val_24_Z[31])
);
defparam \state_val_24[31] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[0]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[0]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[0]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[0]),
	.Y(state_val_24_Z[0])
);
defparam \state_val_24[0] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[28]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[28]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[28]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[28]),
	.Y(state_val_24_Z[28])
);
defparam \state_val_24[28] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[15]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[15]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[15]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[15]),
	.Y(state_val_24_Z[15])
);
defparam \state_val_24[15] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[2]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[2]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[2]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[2]),
	.Y(state_val_24_Z[2])
);
defparam \state_val_24[2] .INIT=16'hEFE0;
// @29:5692
  CFG4 \state_val_24[26]  (
	.A(machine_implicit_wr_mtval_tval_wr_data_2[26]),
	.B(machine_implicit_wr_mtval_tval_wr_data_1[26]),
	.C(machine_implicit_wr_mtval_tval_wr_en),
	.D(csr_op_wr_data_1[26]),
	.Y(state_val_24_Z[26])
);
defparam \state_val_24[26] .INIT=16'hEFE0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_32s_0s_0s_1 */

module miv_rv32_csr_gpr_state_reg_32s_0s_0s_0 (
  csr_op_wr_data_1,
  mscratch_scratch,
  mscratch_sw_wr_sel,
  clk
)
;
input [31:0] csr_op_wr_data_1 ;
output [31:0] mscratch_scratch ;
input mscratch_sw_wr_sel ;
input clk ;
wire mscratch_sw_wr_sel ;
wire clk ;
wire VCC ;
wire GND ;
// @29:5721
  SLE \gen_bit_no_reset.state_val[0]  (
	.Q(mscratch_scratch[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[0]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[15]  (
	.Q(mscratch_scratch[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[15]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[14]  (
	.Q(mscratch_scratch[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[14]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[13]  (
	.Q(mscratch_scratch[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[13]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[12]  (
	.Q(mscratch_scratch[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[12]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[11]  (
	.Q(mscratch_scratch[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[11]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[10]  (
	.Q(mscratch_scratch[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[10]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[9]  (
	.Q(mscratch_scratch[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[9]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[8]  (
	.Q(mscratch_scratch[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[8]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[7]  (
	.Q(mscratch_scratch[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[7]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[6]  (
	.Q(mscratch_scratch[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[6]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[5]  (
	.Q(mscratch_scratch[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[5]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[4]  (
	.Q(mscratch_scratch[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[4]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[3]  (
	.Q(mscratch_scratch[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[3]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[2]  (
	.Q(mscratch_scratch[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[2]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[1]  (
	.Q(mscratch_scratch[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[1]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[30]  (
	.Q(mscratch_scratch[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[30]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[29]  (
	.Q(mscratch_scratch[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[29]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[28]  (
	.Q(mscratch_scratch[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[28]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[27]  (
	.Q(mscratch_scratch[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[27]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[26]  (
	.Q(mscratch_scratch[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[26]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[25]  (
	.Q(mscratch_scratch[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[25]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[24]  (
	.Q(mscratch_scratch[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[24]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[23]  (
	.Q(mscratch_scratch[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[23]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[22]  (
	.Q(mscratch_scratch[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[22]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[21]  (
	.Q(mscratch_scratch[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[21]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[20]  (
	.Q(mscratch_scratch[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[20]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[19]  (
	.Q(mscratch_scratch[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[19]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[18]  (
	.Q(mscratch_scratch[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[18]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[17]  (
	.Q(mscratch_scratch[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[17]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[16]  (
	.Q(mscratch_scratch[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[16]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5721
  SLE \gen_bit_no_reset.state_val[31]  (
	.Q(mscratch_scratch[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[31]),
	.EN(mscratch_sw_wr_sel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_32s_0s_0s_0 */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_7 (
  csr_op_wr_data_1_0,
  per_trigger_debug_0,
  machine_sw_wr_tdata1_mcontrol_execute_wr_en,
  formal_trace_reset_taken,
  resetn,
  clk,
  tdata1_mcontrol_hit
)
;
input csr_op_wr_data_1_0 ;
input per_trigger_debug_0 ;
input machine_sw_wr_tdata1_mcontrol_execute_wr_en ;
input formal_trace_reset_taken ;
input resetn ;
input clk ;
output tdata1_mcontrol_hit ;
wire csr_op_wr_data_1_0 ;
wire per_trigger_debug_0 ;
wire machine_sw_wr_tdata1_mcontrol_execute_wr_en ;
wire formal_trace_reset_taken ;
wire resetn ;
wire clk ;
wire tdata1_mcontrol_hit ;
wire [0:0] state_val_12_iv_i;
wire VCC ;
wire wr_en_data_or ;
wire GND ;
// @29:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(tdata1_mcontrol_hit),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_12_iv_i[0]),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:4310
  CFG4 \gen_bit_reset.state_val_RNO[0]  (
	.A(resetn),
	.B(per_trigger_debug_0),
	.C(formal_trace_reset_taken),
	.D(machine_sw_wr_tdata1_mcontrol_execute_wr_en),
	.Y(wr_en_data_or)
);
defparam \gen_bit_reset.state_val_RNO[0] .INIT=16'hFFFD;
// @29:5705
  CFG3 \gen_bit_reset.state_val_12_iv_i[0]  (
	.A(csr_op_wr_data_1_0),
	.B(per_trigger_debug_0),
	.C(formal_trace_reset_taken),
	.Y(state_val_12_iv_i[0])
);
defparam \gen_bit_reset.state_val_12_iv_i[0] .INIT=8'h0E;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_7 */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_9 (
  csr_op_wr_data_1_0,
  state_val_33_0,
  machine_sw_wr_tdata1_mcontrol_execute_wr_en,
  formal_trace_reset_taken,
  resetn,
  clk,
  tdata1_mcontrol_execute
)
;
input csr_op_wr_data_1_0 ;
output state_val_33_0 ;
input machine_sw_wr_tdata1_mcontrol_execute_wr_en ;
input formal_trace_reset_taken ;
input resetn ;
input clk ;
output tdata1_mcontrol_execute ;
wire csr_op_wr_data_1_0 ;
wire state_val_33_0 ;
wire machine_sw_wr_tdata1_mcontrol_execute_wr_en ;
wire formal_trace_reset_taken ;
wire resetn ;
wire clk ;
wire tdata1_mcontrol_execute ;
wire VCC ;
wire wr_en_data_or ;
wire GND ;
// @29:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(tdata1_mcontrol_execute),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33_0),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:4468
  CFG3 \gen_bit_reset.state_val_RNO[0]  (
	.A(formal_trace_reset_taken),
	.B(machine_sw_wr_tdata1_mcontrol_execute_wr_en),
	.C(resetn),
	.Y(wr_en_data_or)
);
defparam \gen_bit_reset.state_val_RNO[0] .INIT=8'hEF;
// @29:5707
  CFG2 \gen_bit_reset.state_val_12_u[0]  (
	.A(csr_op_wr_data_1_0),
	.B(formal_trace_reset_taken),
	.Y(state_val_33_0)
);
defparam \gen_bit_reset.state_val_12_u[0] .INIT=4'h2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_9 */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_5 (
  state_val_33_0,
  tdata2_match_data_0,
  resetn,
  wr_en_data_or_0,
  clk
)
;
input state_val_33_0 ;
output tdata2_match_data_0 ;
input resetn ;
input wr_en_data_or_0 ;
input clk ;
wire state_val_33_0 ;
wire tdata2_match_data_0 ;
wire resetn ;
wire wr_en_data_or_0 ;
wire clk ;
wire VCC ;
wire GND ;
// @29:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(tdata2_match_data_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33_0),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_5 */

module miv_rv32_csr_gpr_state_reg_32s_1s_0_1 (
  state_val_33,
  tdata2_match_data,
  resetn,
  wr_en_data_or_0,
  clk
)
;
input [31:0] state_val_33 ;
output [31:0] tdata2_match_data ;
input resetn ;
input wr_en_data_or_0 ;
input clk ;
wire resetn ;
wire wr_en_data_or_0 ;
wire clk ;
wire VCC ;
wire GND ;
// @29:5705
  SLE \gen_bit_reset.state_val[9]  (
	.Q(tdata2_match_data[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[9]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[8]  (
	.Q(tdata2_match_data[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[8]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[7]  (
	.Q(tdata2_match_data[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[7]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[5]  (
	.Q(tdata2_match_data[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[5]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[4]  (
	.Q(tdata2_match_data[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[4]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[3]  (
	.Q(tdata2_match_data[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[3]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[2]  (
	.Q(tdata2_match_data[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[2]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[1]  (
	.Q(tdata2_match_data[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[1]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(tdata2_match_data[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[0]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[31]  (
	.Q(tdata2_match_data[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[31]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[30]  (
	.Q(tdata2_match_data[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[30]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[29]  (
	.Q(tdata2_match_data[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[29]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[28]  (
	.Q(tdata2_match_data[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[28]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[27]  (
	.Q(tdata2_match_data[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[27]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[26]  (
	.Q(tdata2_match_data[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[26]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[25]  (
	.Q(tdata2_match_data[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[25]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[24]  (
	.Q(tdata2_match_data[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[24]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[23]  (
	.Q(tdata2_match_data[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[23]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[22]  (
	.Q(tdata2_match_data[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[22]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[21]  (
	.Q(tdata2_match_data[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[21]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[20]  (
	.Q(tdata2_match_data[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[20]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[19]  (
	.Q(tdata2_match_data[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[19]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[18]  (
	.Q(tdata2_match_data[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[18]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[17]  (
	.Q(tdata2_match_data[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[17]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[16]  (
	.Q(tdata2_match_data[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[16]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[15]  (
	.Q(tdata2_match_data[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[15]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[14]  (
	.Q(tdata2_match_data[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[14]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[13]  (
	.Q(tdata2_match_data[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[13]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[12]  (
	.Q(tdata2_match_data[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[12]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[11]  (
	.Q(tdata2_match_data[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[11]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[10]  (
	.Q(tdata2_match_data[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[10]),
	.EN(wr_en_data_or_0),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_32s_1s_0_1 */

module miv_rv32_csr_gpr_state_reg_32s_1s_0_0 (
  csr_op_wr_data_1,
  un1_u_miv_rv32_csr_decode_0_2_0,
  state_val_33,
  tdata2_match_data_1,
  machine_sw_wr_tdata2_match_data_wr_en_0,
  mcause_sw_wr_sel_3,
  wr_en_data_or_0_1z,
  formal_trace_reset_taken,
  resetn,
  clk
)
;
input [31:0] csr_op_wr_data_1 ;
input un1_u_miv_rv32_csr_decode_0_2_0 ;
inout [31:0] state_val_33 /* synthesis syn_tristate = 1 */ ;
output [31:0] tdata2_match_data_1 ;
input machine_sw_wr_tdata2_match_data_wr_en_0 ;
input mcause_sw_wr_sel_3 ;
output wr_en_data_or_0_1z ;
input formal_trace_reset_taken ;
input resetn ;
input clk ;
wire un1_u_miv_rv32_csr_decode_0_2_0 ;
wire machine_sw_wr_tdata2_match_data_wr_en_0 ;
wire mcause_sw_wr_sel_3 ;
wire wr_en_data_or_0_1z ;
wire formal_trace_reset_taken ;
wire resetn ;
wire clk ;
wire [0:0] state_val_or;
wire VCC ;
wire GND ;
wire wr_en_data_or_Z ;
// @29:5705
  SLE \gen_bit_reset.state_val[31]  (
	.Q(tdata2_match_data_1[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[31]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[30]  (
	.Q(tdata2_match_data_1[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[30]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[29]  (
	.Q(tdata2_match_data_1[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[29]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[28]  (
	.Q(tdata2_match_data_1[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[28]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[27]  (
	.Q(tdata2_match_data_1[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[27]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[26]  (
	.Q(tdata2_match_data_1[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[26]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[25]  (
	.Q(tdata2_match_data_1[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[25]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[24]  (
	.Q(tdata2_match_data_1[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[24]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[23]  (
	.Q(tdata2_match_data_1[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[23]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[22]  (
	.Q(tdata2_match_data_1[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[22]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[21]  (
	.Q(tdata2_match_data_1[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[21]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[20]  (
	.Q(tdata2_match_data_1[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[20]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[19]  (
	.Q(tdata2_match_data_1[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[19]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[18]  (
	.Q(tdata2_match_data_1[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[18]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[17]  (
	.Q(tdata2_match_data_1[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[17]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[16]  (
	.Q(tdata2_match_data_1[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[16]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[15]  (
	.Q(tdata2_match_data_1[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[15]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[14]  (
	.Q(tdata2_match_data_1[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[14]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[13]  (
	.Q(tdata2_match_data_1[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[13]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[12]  (
	.Q(tdata2_match_data_1[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[12]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[11]  (
	.Q(tdata2_match_data_1[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[11]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[10]  (
	.Q(tdata2_match_data_1[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[10]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[9]  (
	.Q(tdata2_match_data_1[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[9]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[8]  (
	.Q(tdata2_match_data_1[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[8]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[7]  (
	.Q(tdata2_match_data_1[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[7]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[6]  (
	.Q(tdata2_match_data_1[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[6]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[5]  (
	.Q(tdata2_match_data_1[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[5]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[4]  (
	.Q(tdata2_match_data_1[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[4]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[3]  (
	.Q(tdata2_match_data_1[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[3]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[2]  (
	.Q(tdata2_match_data_1[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[2]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[1]  (
	.Q(tdata2_match_data_1[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[1]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
// @29:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(tdata2_match_data_1[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_33[0]),
	.EN(state_val_or[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(resetn)
);
  CFG2 \gen_bit_reset.state_val_or[0]  (
	.A(wr_en_data_or_Z),
	.B(resetn),
	.Y(state_val_or[0])
);
defparam \gen_bit_reset.state_val_or[0] .INIT=4'hB;
// @29:4522
  CFG2 wr_en_data_or_0 (
	.A(formal_trace_reset_taken),
	.B(resetn),
	.Y(wr_en_data_or_0_1z)
);
defparam wr_en_data_or_0.INIT=4'hB;
// @29:4522
  CFG4 wr_en_data_or (
	.A(wr_en_data_or_0_1z),
	.B(mcause_sw_wr_sel_3),
	.C(machine_sw_wr_tdata2_match_data_wr_en_0),
	.D(un1_u_miv_rv32_csr_decode_0_2_0),
	.Y(wr_en_data_or_Z)
);
defparam wr_en_data_or.INIT=16'hEAAA;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[4]  (
	.A(csr_op_wr_data_1[4]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[4])
);
defparam \gen_bit_reset.state_val_33[4] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[13]  (
	.A(csr_op_wr_data_1[13]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[13])
);
defparam \gen_bit_reset.state_val_33[13] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[14]  (
	.A(csr_op_wr_data_1[14]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[14])
);
defparam \gen_bit_reset.state_val_33[14] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[17]  (
	.A(csr_op_wr_data_1[17]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[17])
);
defparam \gen_bit_reset.state_val_33[17] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[18]  (
	.A(csr_op_wr_data_1[18]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[18])
);
defparam \gen_bit_reset.state_val_33[18] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[19]  (
	.A(csr_op_wr_data_1[19]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[19])
);
defparam \gen_bit_reset.state_val_33[19] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[21]  (
	.A(csr_op_wr_data_1[21]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[21])
);
defparam \gen_bit_reset.state_val_33[21] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[22]  (
	.A(csr_op_wr_data_1[22]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[22])
);
defparam \gen_bit_reset.state_val_33[22] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[23]  (
	.A(csr_op_wr_data_1[23]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[23])
);
defparam \gen_bit_reset.state_val_33[23] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[28]  (
	.A(csr_op_wr_data_1[28]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[28])
);
defparam \gen_bit_reset.state_val_33[28] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[1]  (
	.A(csr_op_wr_data_1[1]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[1])
);
defparam \gen_bit_reset.state_val_33[1] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[5]  (
	.A(csr_op_wr_data_1[5]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[5])
);
defparam \gen_bit_reset.state_val_33[5] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[8]  (
	.A(csr_op_wr_data_1[8]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[8])
);
defparam \gen_bit_reset.state_val_33[8] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[9]  (
	.A(csr_op_wr_data_1[9]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[9])
);
defparam \gen_bit_reset.state_val_33[9] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[10]  (
	.A(csr_op_wr_data_1[10]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[10])
);
defparam \gen_bit_reset.state_val_33[10] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[16]  (
	.A(csr_op_wr_data_1[16]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[16])
);
defparam \gen_bit_reset.state_val_33[16] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[20]  (
	.A(csr_op_wr_data_1[20]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[20])
);
defparam \gen_bit_reset.state_val_33[20] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[24]  (
	.A(csr_op_wr_data_1[24]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[24])
);
defparam \gen_bit_reset.state_val_33[24] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[25]  (
	.A(csr_op_wr_data_1[25]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[25])
);
defparam \gen_bit_reset.state_val_33[25] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[27]  (
	.A(csr_op_wr_data_1[27]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[27])
);
defparam \gen_bit_reset.state_val_33[27] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[29]  (
	.A(csr_op_wr_data_1[29]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[29])
);
defparam \gen_bit_reset.state_val_33[29] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[30]  (
	.A(csr_op_wr_data_1[30]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[30])
);
defparam \gen_bit_reset.state_val_33[30] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[31]  (
	.A(csr_op_wr_data_1[31]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[31])
);
defparam \gen_bit_reset.state_val_33[31] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[0]  (
	.A(csr_op_wr_data_1[0]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[0])
);
defparam \gen_bit_reset.state_val_33[0] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[15]  (
	.A(csr_op_wr_data_1[15]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[15])
);
defparam \gen_bit_reset.state_val_33[15] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[26]  (
	.A(csr_op_wr_data_1[26]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[26])
);
defparam \gen_bit_reset.state_val_33[26] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[12]  (
	.A(csr_op_wr_data_1[12]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[12])
);
defparam \gen_bit_reset.state_val_33[12] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[2]  (
	.A(csr_op_wr_data_1[2]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[2])
);
defparam \gen_bit_reset.state_val_33[2] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[7]  (
	.A(csr_op_wr_data_1[7]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[7])
);
defparam \gen_bit_reset.state_val_33[7] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[3]  (
	.A(csr_op_wr_data_1[3]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[3])
);
defparam \gen_bit_reset.state_val_33[3] .INIT=4'h2;
// @29:5707
  CFG2 \gen_bit_reset.state_val_33[11]  (
	.A(csr_op_wr_data_1[11]),
	.B(formal_trace_reset_taken),
	.Y(state_val_33[11])
);
defparam \gen_bit_reset.state_val_33[11] .INIT=4'h2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_32s_1s_0_0 */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_0 (
  csr_op_wr_data_1_0,
  dcsr_debugger_wr_sel_1,
  resetn,
  sw_csr_wr_valid_qual,
  init_wr_dcsr_step_en,
  N_3542_i,
  wr_en_data_or_1z,
  clk,
  dcsr_ebreakm
)
;
input csr_op_wr_data_1_0 ;
input dcsr_debugger_wr_sel_1 ;
input resetn ;
input sw_csr_wr_valid_qual ;
input init_wr_dcsr_step_en ;
input N_3542_i ;
output wr_en_data_or_1z ;
input clk ;
output dcsr_ebreakm ;
wire csr_op_wr_data_1_0 ;
wire dcsr_debugger_wr_sel_1 ;
wire resetn ;
wire sw_csr_wr_valid_qual ;
wire init_wr_dcsr_step_en ;
wire N_3542_i ;
wire wr_en_data_or_1z ;
wire clk ;
wire dcsr_ebreakm ;
wire VCC ;
wire GND ;
// @29:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(dcsr_ebreakm),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1_0),
	.EN(wr_en_data_or_1z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3542_i)
);
// @29:4732
  CFG4 wr_en_data_or (
	.A(init_wr_dcsr_step_en),
	.B(sw_csr_wr_valid_qual),
	.C(resetn),
	.D(dcsr_debugger_wr_sel_1),
	.Y(wr_en_data_or_1z)
);
defparam wr_en_data_or.INIT=16'hEFAF;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_0 */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_1 (
  csr_op_wr_data_1_0,
  N_3542_i,
  wr_en_data_or,
  clk,
  dcsr_stepie
)
;
input csr_op_wr_data_1_0 ;
input N_3542_i ;
input wr_en_data_or ;
input clk ;
output dcsr_stepie ;
wire csr_op_wr_data_1_0 ;
wire N_3542_i ;
wire wr_en_data_or ;
wire clk ;
wire dcsr_stepie ;
wire VCC ;
wire GND ;
// @29:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(dcsr_stepie),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1_0),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3542_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_1 */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_2 (
  csr_op_wr_data_1_0,
  N_3542_i,
  wr_en_data_or,
  clk,
  dcsr_stopcount
)
;
input csr_op_wr_data_1_0 ;
input N_3542_i ;
input wr_en_data_or ;
input clk ;
output dcsr_stopcount ;
wire csr_op_wr_data_1_0 ;
wire N_3542_i ;
wire wr_en_data_or ;
wire clk ;
wire dcsr_stopcount ;
wire VCC ;
wire GND ;
// @29:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(dcsr_stopcount),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1_0),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3542_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_2 */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_3 (
  csr_op_wr_data_1_0,
  N_3542_i,
  wr_en_data_or,
  clk,
  dcsr_stoptime
)
;
input csr_op_wr_data_1_0 ;
input N_3542_i ;
input wr_en_data_or ;
input clk ;
output dcsr_stoptime ;
wire csr_op_wr_data_1_0 ;
wire N_3542_i ;
wire wr_en_data_or ;
wire clk ;
wire dcsr_stoptime ;
wire VCC ;
wire GND ;
// @29:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(dcsr_stoptime),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1_0),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3542_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_3 */

module miv_rv32_csr_gpr_state_reg_3s_1s_0s_0 (
  dcsr_cause,
  haltreq_debug_enter_taken,
  step_debug_enter_taken,
  debug_enter_retr,
  debug_mode_retire_mask_retr,
  implicit_wr_dcsr_cause_wr_data_1_ss0,
  trigger_debug_enter_taken,
  resetn,
  init_wr_dcsr_step_en,
  clk
)
;
output [2:0] dcsr_cause ;
input haltreq_debug_enter_taken ;
input step_debug_enter_taken ;
input debug_enter_retr ;
input debug_mode_retire_mask_retr ;
input implicit_wr_dcsr_cause_wr_data_1_ss0 ;
input trigger_debug_enter_taken ;
input resetn ;
input init_wr_dcsr_step_en ;
input clk ;
wire haltreq_debug_enter_taken ;
wire step_debug_enter_taken ;
wire debug_enter_retr ;
wire debug_mode_retire_mask_retr ;
wire implicit_wr_dcsr_cause_wr_data_1_ss0 ;
wire trigger_debug_enter_taken ;
wire resetn ;
wire init_wr_dcsr_step_en ;
wire clk ;
wire [2:0] state_val_8;
wire VCC ;
wire wr_en_data_or_Z ;
wire GND ;
wire N_3553_i ;
// @29:5705
  SLE \gen_bit_reset.state_val[2]  (
	.Q(dcsr_cause[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_8[2]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3553_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[1]  (
	.Q(dcsr_cause[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_8[1]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3553_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(dcsr_cause[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(state_val_8[0]),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3553_i)
);
  CFG2 \gen_bit_reset.state_val_792_fast  (
	.A(init_wr_dcsr_step_en),
	.B(resetn),
	.Y(N_3553_i)
);
defparam \gen_bit_reset.state_val_792_fast .INIT=4'h4;
// @29:5632
  CFG3 \gen_bit_reset.state_val_RNO[1]  (
	.A(trigger_debug_enter_taken),
	.B(implicit_wr_dcsr_cause_wr_data_1_ss0),
	.C(debug_mode_retire_mask_retr),
	.Y(state_val_8[1])
);
defparam \gen_bit_reset.state_val_RNO[1] .INIT=8'hE0;
// @29:4843
  CFG3 wr_en_data_or (
	.A(debug_enter_retr),
	.B(init_wr_dcsr_step_en),
	.C(resetn),
	.Y(wr_en_data_or_Z)
);
defparam wr_en_data_or.INIT=8'hEF;
// @29:5632
  CFG4 \gen_bit_reset.state_val_RNO[2]  (
	.A(trigger_debug_enter_taken),
	.B(implicit_wr_dcsr_cause_wr_data_1_ss0),
	.C(step_debug_enter_taken),
	.D(haltreq_debug_enter_taken),
	.Y(state_val_8[2])
);
defparam \gen_bit_reset.state_val_RNO[2] .INIT=16'h0010;
// @29:5632
  CFG2 \gen_bit_reset.state_val_RNO[0]  (
	.A(implicit_wr_dcsr_cause_wr_data_1_ss0),
	.B(trigger_debug_enter_taken),
	.Y(state_val_8[0])
);
defparam \gen_bit_reset.state_val_RNO[0] .INIT=4'h2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_3s_1s_0s_0 */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_4 (
  cause_excpt_code_irq_0,
  un3_mtvec_warl_wr_en_3_0,
  sw_csr_rd_data_retr,
  un1_u_miv_rv32_csr_decode_0_2_43,
  un1_u_miv_rv32_csr_decode_0_2_0,
  un1_u_miv_rv32_csr_decode_0_2_3,
  time_count,
  csr_priv_mtvec_excpt_vec_retr,
  csr_priv_mtvec_epc_retr,
  trigger_req_de,
  csr_priv_mtval,
  mscratch_scratch,
  ex_retr_pipe_sw_csr_wr_op_retr,
  dcsr_cause,
  csr_priv_dpc_retr,
  cause_excpt_code_excpt_0,
  cause_excpt_code_excpt_2,
  cause_excpt_code_excpt_3,
  csr_priv_cause_excpt_code,
  un1_u_miv_rv32_csr_decode_0_41,
  un1_u_miv_rv32_csr_decode_0_50,
  un1_u_miv_rv32_csr_decode_0_40,
  un1_u_miv_rv32_csr_decode_0_37,
  un1_u_miv_rv32_csr_decode_0_47,
  un1_u_miv_rv32_csr_decode_0_58,
  un1_u_miv_rv32_csr_decode_0_56,
  un1_u_miv_rv32_csr_decode_0_43,
  un1_u_miv_rv32_csr_decode_0_0,
  un1_u_miv_rv32_csr_decode_0_42,
  un1_u_miv_rv32_csr_decode_0_3,
  un1_u_miv_rv32_csr_decode_0_4,
  un1_u_miv_rv32_csr_decode_0_53,
  un1_u_miv_rv32_csr_decode_0_16,
  un1_u_miv_rv32_csr_decode_0_15,
  un1_u_miv_rv32_csr_decode_0_1,
  un1_u_miv_rv32_csr_decode_0_60,
  machine_implicit_wr_mcause_excpt_code_wr_data_0_0,
  machine_implicit_wr_mcause_excpt_code_wr_data_1_0,
  de_ex_pipe_curr_pc_ex_2_0,
  ifu_expipe_resp_next_vaddr_0,
  ex_retr_pipe_gpr_wr_mux_sel_retr,
  ie_mextsysie,
  cause_excpt_code_excpt_m5_0,
  ex_retr_pipe_lsu_op_retr_1_2,
  ex_retr_pipe_lsu_op_retr_1_0,
  lsu_op_ex_pipe_reg_2,
  lsu_op_ex_pipe_reg_0,
  per_trigger_debug_0,
  ex_retr_pipe_gpr_wr_sel_retr_2_0,
  debug_gpr_req_addr_0,
  csr_op_wr_data_1,
  ex_retr_pipe_exu_result_retr,
  tdata2_match_data,
  tdata2_match_data_1,
  ifu_expipe_resp_ireg_vaddr,
  un1_excpt_i_access_fault_1z,
  un32_mtvec_warl_wr_enlt18,
  un41_trap_val_1z,
  un7_trap_val_1z,
  un17_trap_val_1z,
  un1_interrupt_taken_ext_i,
  base_irq_p_ext,
  interrupt_taken_timer,
  machine_N_7_i_1,
  r_N_8,
  interrupt_could_commit,
  debug_active_retr5,
  N_134,
  debug_reset_pending,
  trigger_debug_enter_pending6,
  machine_sw_wr_tdata1_mcontrol_execute_wr_en,
  mepc_sw_wr_sel_3,
  tdata1_sw_rd_sel_7,
  d_N_5_0,
  step_debug_enter_pending6,
  de_ex_pipe_implicit_pseudo_instr_ex_2,
  N_3733_i,
  trigger_op_addr_valid_de,
  instr_completing_retr_i_a2_0_0,
  d_N_3_mux_3,
  gpr_N_3_mux_0,
  status_mpie,
  csr_op_wr_valid_1z,
  lsu_flush,
  dcsr_stoptime,
  debug_enter_retr_rep1,
  dcsr_stepie,
  dcsr_stopcount,
  mcause_interrupt,
  tdata1_mcontrol_hit,
  tdata1_mcontrol_execute,
  N_278,
  implicit_wr_dcsr_cause_wr_data_1_ss0,
  wfi_waiting_reg6_1z,
  dpc_debugger_wr_sel_1,
  status_mie,
  mie_sw_rd_sel_2,
  misa_sw_rd_sel_1,
  interrupt_pending_out,
  illegal_instr_retr,
  clr_wfi_waiting_1z,
  formal_trace_reset_taken,
  interrupt_captured_local_en_timer,
  set_wfi_waiting_1z,
  ex_retr_pipe_wfi_retr,
  lsu_resp_str_amo_addr_misalign,
  trace_exception,
  machine_implicit_wr_mtval_tval_wr_en,
  debug_halt_ack_1z,
  irq_ext_enable,
  lsu_op_os,
  sw_csr_op_ready_retr,
  debug_csr_resp_valid,
  lsu_resp_access_mem_error,
  N_744,
  un1_exu_result_valid_retr,
  ex_retr_pipe_exu_result_valid_retr,
  implicit_wr_dpc_pc_en,
  haltreq_debug_enter_pending6,
  debug_enter_retr,
  soft_reset_pending,
  debug_mode_retire_mask_retr,
  ex_retr_pipe_illegal_instr_retr,
  machine_sw_wr_tdata2_match_data_wr_en_0,
  tdata2_sw_rd_sel_7,
  csr_op_rd_valid_1z,
  ex_retr_pipe_sw_csr_rd_op_retr,
  ex_retr_pipe_i_access_mem_error_retr,
  lsu_resp_ld_addr_misalign,
  dbreak_retr,
  ex_retr_pipe_lsu_op_retr9,
  un1_ex_retr_pipe_lsu_op_retr_i_0,
  ex_retr_debug_enter_req_retr,
  dcsr_debugger_wr_sel_0,
  mimpid_sw_rd_sel_3,
  ex_retr_pipe_dbreak_retr,
  stage_state_retr_rep1,
  dcsr_ebreakm,
  debug_enter_req_de,
  haltreq_debug_enter_pending,
  step_debug_enter_pending,
  trigger_debug_enter_pending,
  debug_active_retr,
  stage_state_retr_rep2,
  un4_ex_retr_pipe_sw_csr_rd_op_retr,
  debug_csr_req_rd_en,
  ie_meie,
  interrupt_captured_ext,
  interrupt_captured_sw,
  ex_retr_pipe_m_env_call_retr,
  ex_retr_pipe_i_access_misalign_error_retr,
  un3_ex_retr_pipe_sw_csr_wr_op_retr,
  debug_csr_req_wr_en,
  debug_csr_req_valid,
  debug_halt_req,
  N_1232_i,
  N_1233_i,
  ie_mtie,
  ie_msie,
  stage_state_retr,
  lsu_resp_valid,
  debug_enter_retr_fast,
  instr_completing_retr_i_o2_1,
  instr_completing_retr_i_a2_a0_0,
  step_debug_enter_taken_1z,
  ebreak_debug_enter_taken_1z,
  trace_priv_i,
  haltreq_debug_enter_taken_1z,
  trigger_debug_enter_taken_1z,
  gpr_wr_en_retr,
  mtvec_sw_rd_sel_1,
  mepc_sw_rd_sel_3,
  resetn,
  init_wr_dcsr_step_en,
  N_3542_i,
  wr_en_data_or,
  clk,
  dcsr_step
)
;
input cause_excpt_code_irq_0 ;
output un3_mtvec_warl_wr_en_3_0 ;
output [31:0] sw_csr_rd_data_retr ;
input un1_u_miv_rv32_csr_decode_0_2_43 ;
input un1_u_miv_rv32_csr_decode_0_2_0 ;
input un1_u_miv_rv32_csr_decode_0_2_3 ;
input [63:0] time_count ;
input [31:2] csr_priv_mtvec_excpt_vec_retr ;
input [31:1] csr_priv_mtvec_epc_retr ;
output [1:0] trigger_req_de ;
input [31:0] csr_priv_mtval ;
input [31:0] mscratch_scratch ;
input [1:0] ex_retr_pipe_sw_csr_wr_op_retr ;
input [2:0] dcsr_cause ;
input [31:0] csr_priv_dpc_retr ;
output cause_excpt_code_excpt_0 ;
output cause_excpt_code_excpt_2 ;
output cause_excpt_code_excpt_3 ;
input [4:0] csr_priv_cause_excpt_code ;
input un1_u_miv_rv32_csr_decode_0_41 ;
input un1_u_miv_rv32_csr_decode_0_50 ;
input un1_u_miv_rv32_csr_decode_0_40 ;
input un1_u_miv_rv32_csr_decode_0_37 ;
input un1_u_miv_rv32_csr_decode_0_47 ;
input un1_u_miv_rv32_csr_decode_0_58 ;
input un1_u_miv_rv32_csr_decode_0_56 ;
input un1_u_miv_rv32_csr_decode_0_43 ;
input un1_u_miv_rv32_csr_decode_0_0 ;
input un1_u_miv_rv32_csr_decode_0_42 ;
input un1_u_miv_rv32_csr_decode_0_3 ;
input un1_u_miv_rv32_csr_decode_0_4 ;
input un1_u_miv_rv32_csr_decode_0_53 ;
input un1_u_miv_rv32_csr_decode_0_16 ;
input un1_u_miv_rv32_csr_decode_0_15 ;
input un1_u_miv_rv32_csr_decode_0_1 ;
input un1_u_miv_rv32_csr_decode_0_60 ;
output machine_implicit_wr_mcause_excpt_code_wr_data_0_0 ;
output machine_implicit_wr_mcause_excpt_code_wr_data_1_0 ;
output de_ex_pipe_curr_pc_ex_2_0 ;
input ifu_expipe_resp_next_vaddr_0 ;
input [1:0] ex_retr_pipe_gpr_wr_mux_sel_retr ;
input [1:0] ie_mextsysie ;
output cause_excpt_code_excpt_m5_0 ;
output ex_retr_pipe_lsu_op_retr_1_2 ;
output ex_retr_pipe_lsu_op_retr_1_0 ;
input lsu_op_ex_pipe_reg_2 ;
input lsu_op_ex_pipe_reg_0 ;
input per_trigger_debug_0 ;
output ex_retr_pipe_gpr_wr_sel_retr_2_0 ;
input debug_gpr_req_addr_0 ;
output [31:0] csr_op_wr_data_1 ;
input [31:0] ex_retr_pipe_exu_result_retr ;
input [31:0] tdata2_match_data ;
input [31:0] tdata2_match_data_1 ;
input [31:0] ifu_expipe_resp_ireg_vaddr ;
output un1_excpt_i_access_fault_1z ;
output un32_mtvec_warl_wr_enlt18 ;
output un41_trap_val_1z ;
output un7_trap_val_1z ;
output un17_trap_val_1z ;
input un1_interrupt_taken_ext_i ;
input base_irq_p_ext ;
input interrupt_taken_timer ;
input machine_N_7_i_1 ;
input r_N_8 ;
input interrupt_could_commit ;
output debug_active_retr5 ;
input N_134 ;
input debug_reset_pending ;
output trigger_debug_enter_pending6 ;
output machine_sw_wr_tdata1_mcontrol_execute_wr_en ;
input mepc_sw_wr_sel_3 ;
input tdata1_sw_rd_sel_7 ;
input d_N_5_0 ;
output step_debug_enter_pending6 ;
input de_ex_pipe_implicit_pseudo_instr_ex_2 ;
input N_3733_i ;
input trigger_op_addr_valid_de ;
input instr_completing_retr_i_a2_0_0 ;
input d_N_3_mux_3 ;
input gpr_N_3_mux_0 ;
input status_mpie ;
output csr_op_wr_valid_1z ;
input lsu_flush ;
input dcsr_stoptime ;
input debug_enter_retr_rep1 ;
input dcsr_stepie ;
input dcsr_stopcount ;
input mcause_interrupt ;
input tdata1_mcontrol_hit ;
input tdata1_mcontrol_execute ;
input N_278 ;
output implicit_wr_dcsr_cause_wr_data_1_ss0 ;
output wfi_waiting_reg6_1z ;
input dpc_debugger_wr_sel_1 ;
input status_mie ;
input mie_sw_rd_sel_2 ;
input misa_sw_rd_sel_1 ;
input interrupt_pending_out ;
input illegal_instr_retr ;
output clr_wfi_waiting_1z ;
output formal_trace_reset_taken ;
input interrupt_captured_local_en_timer ;
output set_wfi_waiting_1z ;
input ex_retr_pipe_wfi_retr ;
input lsu_resp_str_amo_addr_misalign ;
output trace_exception ;
output machine_implicit_wr_mtval_tval_wr_en ;
output debug_halt_ack_1z ;
input irq_ext_enable ;
input lsu_op_os ;
output sw_csr_op_ready_retr ;
output debug_csr_resp_valid ;
input lsu_resp_access_mem_error ;
output N_744 ;
input un1_exu_result_valid_retr ;
input ex_retr_pipe_exu_result_valid_retr ;
output implicit_wr_dpc_pc_en ;
output haltreq_debug_enter_pending6 ;
input debug_enter_retr ;
input soft_reset_pending ;
output debug_mode_retire_mask_retr ;
input ex_retr_pipe_illegal_instr_retr ;
output machine_sw_wr_tdata2_match_data_wr_en_0 ;
input tdata2_sw_rd_sel_7 ;
output csr_op_rd_valid_1z ;
input ex_retr_pipe_sw_csr_rd_op_retr ;
input ex_retr_pipe_i_access_mem_error_retr ;
input lsu_resp_ld_addr_misalign ;
input dbreak_retr ;
input ex_retr_pipe_lsu_op_retr9 ;
input un1_ex_retr_pipe_lsu_op_retr_i_0 ;
input ex_retr_debug_enter_req_retr ;
output dcsr_debugger_wr_sel_0 ;
input mimpid_sw_rd_sel_3 ;
input ex_retr_pipe_dbreak_retr ;
input stage_state_retr_rep1 ;
input dcsr_ebreakm ;
output debug_enter_req_de ;
input haltreq_debug_enter_pending ;
input step_debug_enter_pending ;
input trigger_debug_enter_pending ;
input debug_active_retr ;
input stage_state_retr_rep2 ;
output un4_ex_retr_pipe_sw_csr_rd_op_retr ;
input debug_csr_req_rd_en ;
input ie_meie ;
input interrupt_captured_ext ;
input interrupt_captured_sw ;
input ex_retr_pipe_m_env_call_retr ;
input ex_retr_pipe_i_access_misalign_error_retr ;
output un3_ex_retr_pipe_sw_csr_wr_op_retr ;
input debug_csr_req_wr_en ;
input debug_csr_req_valid ;
input debug_halt_req ;
input N_1232_i ;
input N_1233_i ;
input ie_mtie ;
input ie_msie ;
input stage_state_retr ;
input lsu_resp_valid ;
input debug_enter_retr_fast ;
input instr_completing_retr_i_o2_1 ;
input instr_completing_retr_i_a2_a0_0 ;
output step_debug_enter_taken_1z ;
output ebreak_debug_enter_taken_1z ;
input trace_priv_i ;
output haltreq_debug_enter_taken_1z ;
output trigger_debug_enter_taken_1z ;
input gpr_wr_en_retr ;
input mtvec_sw_rd_sel_1 ;
input mepc_sw_rd_sel_3 ;
input resetn ;
output init_wr_dcsr_step_en ;
output N_3542_i ;
input wr_en_data_or ;
input clk ;
output dcsr_step ;
wire cause_excpt_code_irq_0 ;
wire un3_mtvec_warl_wr_en_3_0 ;
wire un1_u_miv_rv32_csr_decode_0_2_43 ;
wire un1_u_miv_rv32_csr_decode_0_2_0 ;
wire un1_u_miv_rv32_csr_decode_0_2_3 ;
wire cause_excpt_code_excpt_0 ;
wire cause_excpt_code_excpt_2 ;
wire cause_excpt_code_excpt_3 ;
wire un1_u_miv_rv32_csr_decode_0_41 ;
wire un1_u_miv_rv32_csr_decode_0_50 ;
wire un1_u_miv_rv32_csr_decode_0_40 ;
wire un1_u_miv_rv32_csr_decode_0_37 ;
wire un1_u_miv_rv32_csr_decode_0_47 ;
wire un1_u_miv_rv32_csr_decode_0_58 ;
wire un1_u_miv_rv32_csr_decode_0_56 ;
wire un1_u_miv_rv32_csr_decode_0_43 ;
wire un1_u_miv_rv32_csr_decode_0_0 ;
wire un1_u_miv_rv32_csr_decode_0_42 ;
wire un1_u_miv_rv32_csr_decode_0_3 ;
wire un1_u_miv_rv32_csr_decode_0_4 ;
wire un1_u_miv_rv32_csr_decode_0_53 ;
wire un1_u_miv_rv32_csr_decode_0_16 ;
wire un1_u_miv_rv32_csr_decode_0_15 ;
wire un1_u_miv_rv32_csr_decode_0_1 ;
wire un1_u_miv_rv32_csr_decode_0_60 ;
wire machine_implicit_wr_mcause_excpt_code_wr_data_0_0 ;
wire machine_implicit_wr_mcause_excpt_code_wr_data_1_0 ;
wire de_ex_pipe_curr_pc_ex_2_0 ;
wire ifu_expipe_resp_next_vaddr_0 ;
wire cause_excpt_code_excpt_m5_0 ;
wire ex_retr_pipe_lsu_op_retr_1_2 ;
wire ex_retr_pipe_lsu_op_retr_1_0 ;
wire lsu_op_ex_pipe_reg_2 ;
wire lsu_op_ex_pipe_reg_0 ;
wire per_trigger_debug_0 ;
wire ex_retr_pipe_gpr_wr_sel_retr_2_0 ;
wire debug_gpr_req_addr_0 ;
wire un1_excpt_i_access_fault_1z ;
wire un32_mtvec_warl_wr_enlt18 ;
wire un41_trap_val_1z ;
wire un7_trap_val_1z ;
wire un17_trap_val_1z ;
wire un1_interrupt_taken_ext_i ;
wire base_irq_p_ext ;
wire interrupt_taken_timer ;
wire machine_N_7_i_1 ;
wire r_N_8 ;
wire interrupt_could_commit ;
wire debug_active_retr5 ;
wire N_134 ;
wire debug_reset_pending ;
wire trigger_debug_enter_pending6 ;
wire machine_sw_wr_tdata1_mcontrol_execute_wr_en ;
wire mepc_sw_wr_sel_3 ;
wire tdata1_sw_rd_sel_7 ;
wire d_N_5_0 ;
wire step_debug_enter_pending6 ;
wire de_ex_pipe_implicit_pseudo_instr_ex_2 ;
wire N_3733_i ;
wire trigger_op_addr_valid_de ;
wire instr_completing_retr_i_a2_0_0 ;
wire d_N_3_mux_3 ;
wire gpr_N_3_mux_0 ;
wire status_mpie ;
wire csr_op_wr_valid_1z ;
wire lsu_flush ;
wire dcsr_stoptime ;
wire debug_enter_retr_rep1 ;
wire dcsr_stepie ;
wire dcsr_stopcount ;
wire mcause_interrupt ;
wire tdata1_mcontrol_hit ;
wire tdata1_mcontrol_execute ;
wire N_278 ;
wire implicit_wr_dcsr_cause_wr_data_1_ss0 ;
wire wfi_waiting_reg6_1z ;
wire dpc_debugger_wr_sel_1 ;
wire status_mie ;
wire mie_sw_rd_sel_2 ;
wire misa_sw_rd_sel_1 ;
wire interrupt_pending_out ;
wire illegal_instr_retr ;
wire clr_wfi_waiting_1z ;
wire formal_trace_reset_taken ;
wire interrupt_captured_local_en_timer ;
wire set_wfi_waiting_1z ;
wire ex_retr_pipe_wfi_retr ;
wire lsu_resp_str_amo_addr_misalign ;
wire trace_exception ;
wire machine_implicit_wr_mtval_tval_wr_en ;
wire debug_halt_ack_1z ;
wire irq_ext_enable ;
wire lsu_op_os ;
wire sw_csr_op_ready_retr ;
wire debug_csr_resp_valid ;
wire lsu_resp_access_mem_error ;
wire N_744 ;
wire un1_exu_result_valid_retr ;
wire ex_retr_pipe_exu_result_valid_retr ;
wire implicit_wr_dpc_pc_en ;
wire haltreq_debug_enter_pending6 ;
wire debug_enter_retr ;
wire soft_reset_pending ;
wire debug_mode_retire_mask_retr ;
wire ex_retr_pipe_illegal_instr_retr ;
wire machine_sw_wr_tdata2_match_data_wr_en_0 ;
wire tdata2_sw_rd_sel_7 ;
wire csr_op_rd_valid_1z ;
wire ex_retr_pipe_sw_csr_rd_op_retr ;
wire ex_retr_pipe_i_access_mem_error_retr ;
wire lsu_resp_ld_addr_misalign ;
wire dbreak_retr ;
wire ex_retr_pipe_lsu_op_retr9 ;
wire un1_ex_retr_pipe_lsu_op_retr_i_0 ;
wire ex_retr_debug_enter_req_retr ;
wire dcsr_debugger_wr_sel_0 ;
wire mimpid_sw_rd_sel_3 ;
wire ex_retr_pipe_dbreak_retr ;
wire stage_state_retr_rep1 ;
wire dcsr_ebreakm ;
wire debug_enter_req_de ;
wire haltreq_debug_enter_pending ;
wire step_debug_enter_pending ;
wire trigger_debug_enter_pending ;
wire debug_active_retr ;
wire stage_state_retr_rep2 ;
wire un4_ex_retr_pipe_sw_csr_rd_op_retr ;
wire debug_csr_req_rd_en ;
wire ie_meie ;
wire interrupt_captured_ext ;
wire interrupt_captured_sw ;
wire ex_retr_pipe_m_env_call_retr ;
wire ex_retr_pipe_i_access_misalign_error_retr ;
wire un3_ex_retr_pipe_sw_csr_wr_op_retr ;
wire debug_csr_req_wr_en ;
wire debug_csr_req_valid ;
wire debug_halt_req ;
wire N_1232_i ;
wire N_1233_i ;
wire ie_mtie ;
wire ie_msie ;
wire stage_state_retr ;
wire lsu_resp_valid ;
wire debug_enter_retr_fast ;
wire instr_completing_retr_i_o2_1 ;
wire instr_completing_retr_i_a2_a0_0 ;
wire step_debug_enter_taken_1z ;
wire ebreak_debug_enter_taken_1z ;
wire trace_priv_i ;
wire haltreq_debug_enter_taken_1z ;
wire trigger_debug_enter_taken_1z ;
wire gpr_wr_en_retr ;
wire mtvec_sw_rd_sel_1 ;
wire mepc_sw_rd_sel_3 ;
wire resetn ;
wire init_wr_dcsr_step_en ;
wire N_3542_i ;
wire wr_en_data_or ;
wire clk ;
wire dcsr_step ;
wire [15:0] un2_trigger_iaddr_match_0_data_tmp;
wire [1:0] trigger_match_RNO_14_S;
wire [1:0] trigger_match_RNO_14_Y;
wire [1:0] trigger_match_RNO_13_S;
wire [1:0] trigger_match_RNO_13_Y;
wire [1:0] trigger_match_RNO_12_S;
wire [1:0] trigger_match_RNO_12_Y;
wire [1:0] trigger_match_RNO_11_S;
wire [1:0] trigger_match_RNO_11_Y;
wire [1:0] trigger_match_RNO_10_S;
wire [1:0] trigger_match_RNO_10_Y;
wire [1:0] trigger_match_RNO_9_S;
wire [1:0] trigger_match_RNO_9_Y;
wire [1:0] trigger_match_RNO_8_S;
wire [1:0] trigger_match_RNO_8_Y;
wire [1:0] trigger_match_RNO_7_S;
wire [1:0] trigger_match_RNO_7_Y;
wire [1:0] trigger_match_RNO_6_S;
wire [1:0] trigger_match_RNO_6_Y;
wire [1:0] trigger_match_RNO_5_S;
wire [1:0] trigger_match_RNO_5_Y;
wire [1:0] trigger_match_RNO_4_S;
wire [1:0] trigger_match_RNO_4_Y;
wire [1:0] trigger_match_RNO_3_S;
wire [1:0] trigger_match_RNO_3_Y;
wire [1:0] trigger_match_RNO_2_S;
wire [1:0] trigger_match_RNO_2_Y;
wire [1:0] trigger_match_RNO_1_S;
wire [1:0] trigger_match_RNO_1_Y;
wire [1:0] trigger_match_RNO_0_S;
wire [1:0] trigger_match_RNO_0_Y;
wire [1:0] trigger_match_RNO_S;
wire [1:0] trigger_match_RNO_Y;
wire [15:0] un5_trigger_iaddr_match_0_data_tmp;
wire [31:0] debug_csr_op_rd_data_2_Z;
wire [31:0] debug_csr_op_rd_data_5_Z;
wire [3:3] debug_csr_op_rd_data_10_1_Z;
wire [3:2] debug_csr_op_rd_data_9_Z;
wire [31:0] debug_csr_op_rd_data_1_Z;
wire [3:3] debug_csr_op_rd_data_10_Z;
wire [0:0] debug_csr_op_rd_data_1_0_Z;
wire [31:0] csr_op_wr_data_1_2;
wire [2:2] cause_excpt_code_excpt_m5_Z;
wire [3:1] cause_excpt_code_excpt_m2_Z;
wire [7:7] mip_rd_data_0_Z;
wire [3:3] mstatus_rd_data_Z;
wire [12:12] mtvec_rd_data_Z;
wire [12:12] mtval_rd_data_Z;
wire [27:5] mscratch_rd_data_Z;
wire [31:6] dpc_rd_data_Z;
wire [2:2] mcause_rd_data_Z;
wire [8:8] mepc_rd_data_Z;
wire [1:1] cause_excpt_code_excpt_m6_Z;
wire [31:1] debug_csr_op_rd_data_3_Z;
wire [31:2] debug_csr_op_rd_data_4_Z;
wire [28:4] debug_csr_op_rd_data_0_Z;
wire [12:12] utime_rd_data_Z;
wire [30:3] debug_csr_op_rd_data_6_Z;
wire [29:1] debug_csr_op_rd_data_7_Z;
wire [11:7] debug_csr_op_rd_data_8_Z;
wire [0:0] un3_mtvec_warl_wr_en_1_Z;
wire VCC ;
wire GND ;
wire csr_m4_e_sx ;
wire csr_N_9_mux ;
wire csr_m4_e_1 ;
wire machine_m5_i_a3_N_2L1_Z ;
wire machine_m2_e_Z ;
wire machine_N_4 ;
wire machine_N_5 ;
wire csr_op_wr_data_1_sn_N_3 ;
wire csr_op_wr_data_1_sn_N_4 ;
wire set_step_debug_enter_pending_0 ;
wire un1_set_wfi_waiting_1_Z ;
wire exu_csr_op_wr_data14_Z ;
wire un2_haltreq_debug_enter_taken ;
wire un17_trap_val_0_Z ;
wire clr_wfi_waiting_0_Z ;
wire excpt_ebreak_Z ;
wire cause_excpt_code_excpt_sm0 ;
wire cause_excpt_code_excpt_sm3 ;
wire un4_exception_taken_1_Z ;
wire un1_set_wfi_waiting_Z ;
wire csr_priv_soft_reset_taken_0_Z ;
wire N_597_1 ;
wire un4_exception_taken_2_Z ;
wire machine_N_8 ;
wire N_597 ;
wire un4_exception_taken_Z ;
wire debug_csr_op_rd_data_545_Z ;
wire un1_soft_reset_taken_retr_d_0_1_Z ;
wire csr_priv_soft_reset_taken ;
wire un32_mtvec_warl_wr_enlto15_5_Z ;
wire un32_mtvec_warl_wr_enlto15_8_Z ;
wire un32_mtvec_warl_wr_enlto15_7_Z ;
wire un32_mtvec_warl_wr_enlto15_6_Z ;
wire un29_trap_val ;
// @29:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(dcsr_step),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(csr_op_wr_data_1[2]),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3542_i)
);
  CFG2 \gen_debug.init_wr_dcsr_step_en_RNID3UMA  (
	.A(init_wr_dcsr_step_en),
	.B(resetn),
	.Y(N_3542_i)
);
defparam \gen_debug.init_wr_dcsr_step_en_RNID3UMA .INIT=4'h4;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_14[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[0]),
	.S(trigger_match_RNO_14_S[0]),
	.Y(trigger_match_RNO_14_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[0]),
	.C(ifu_expipe_resp_ireg_vaddr[1]),
	.D(tdata2_match_data_1[0]),
	.A(tdata2_match_data_1[1]),
	.FCI(GND)
);
defparam \gen_tdata1_2.trigger_match_RNO_14[0] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_13[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[1]),
	.S(trigger_match_RNO_13_S[0]),
	.Y(trigger_match_RNO_13_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[2]),
	.C(ifu_expipe_resp_ireg_vaddr[3]),
	.D(tdata2_match_data_1[2]),
	.A(tdata2_match_data_1[3]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[0])
);
defparam \gen_tdata1_2.trigger_match_RNO_13[0] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_12[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[2]),
	.S(trigger_match_RNO_12_S[0]),
	.Y(trigger_match_RNO_12_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[4]),
	.C(ifu_expipe_resp_ireg_vaddr[5]),
	.D(tdata2_match_data_1[4]),
	.A(tdata2_match_data_1[5]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[1])
);
defparam \gen_tdata1_2.trigger_match_RNO_12[0] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_11[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[3]),
	.S(trigger_match_RNO_11_S[0]),
	.Y(trigger_match_RNO_11_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[6]),
	.C(ifu_expipe_resp_ireg_vaddr[7]),
	.D(tdata2_match_data_1[6]),
	.A(tdata2_match_data_1[7]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[2])
);
defparam \gen_tdata1_2.trigger_match_RNO_11[0] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_10[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[4]),
	.S(trigger_match_RNO_10_S[0]),
	.Y(trigger_match_RNO_10_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[8]),
	.C(ifu_expipe_resp_ireg_vaddr[9]),
	.D(tdata2_match_data_1[8]),
	.A(tdata2_match_data_1[9]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[3])
);
defparam \gen_tdata1_2.trigger_match_RNO_10[0] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_9[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[5]),
	.S(trigger_match_RNO_9_S[0]),
	.Y(trigger_match_RNO_9_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[10]),
	.C(ifu_expipe_resp_ireg_vaddr[11]),
	.D(tdata2_match_data_1[10]),
	.A(tdata2_match_data_1[11]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[4])
);
defparam \gen_tdata1_2.trigger_match_RNO_9[0] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_8[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[6]),
	.S(trigger_match_RNO_8_S[0]),
	.Y(trigger_match_RNO_8_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[12]),
	.C(ifu_expipe_resp_ireg_vaddr[13]),
	.D(tdata2_match_data_1[12]),
	.A(tdata2_match_data_1[13]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[5])
);
defparam \gen_tdata1_2.trigger_match_RNO_8[0] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_7[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[7]),
	.S(trigger_match_RNO_7_S[0]),
	.Y(trigger_match_RNO_7_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[14]),
	.C(ifu_expipe_resp_ireg_vaddr[15]),
	.D(tdata2_match_data_1[14]),
	.A(tdata2_match_data_1[15]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[6])
);
defparam \gen_tdata1_2.trigger_match_RNO_7[0] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_6[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[8]),
	.S(trigger_match_RNO_6_S[0]),
	.Y(trigger_match_RNO_6_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[16]),
	.C(ifu_expipe_resp_ireg_vaddr[17]),
	.D(tdata2_match_data_1[16]),
	.A(tdata2_match_data_1[17]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[7])
);
defparam \gen_tdata1_2.trigger_match_RNO_6[0] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_5[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[9]),
	.S(trigger_match_RNO_5_S[0]),
	.Y(trigger_match_RNO_5_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[18]),
	.C(ifu_expipe_resp_ireg_vaddr[19]),
	.D(tdata2_match_data_1[18]),
	.A(tdata2_match_data_1[19]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[8])
);
defparam \gen_tdata1_2.trigger_match_RNO_5[0] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_4[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[10]),
	.S(trigger_match_RNO_4_S[0]),
	.Y(trigger_match_RNO_4_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[20]),
	.C(ifu_expipe_resp_ireg_vaddr[21]),
	.D(tdata2_match_data_1[20]),
	.A(tdata2_match_data_1[21]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[9])
);
defparam \gen_tdata1_2.trigger_match_RNO_4[0] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_3[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[11]),
	.S(trigger_match_RNO_3_S[0]),
	.Y(trigger_match_RNO_3_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[22]),
	.C(ifu_expipe_resp_ireg_vaddr[23]),
	.D(tdata2_match_data_1[22]),
	.A(tdata2_match_data_1[23]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[10])
);
defparam \gen_tdata1_2.trigger_match_RNO_3[0] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_2[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[12]),
	.S(trigger_match_RNO_2_S[0]),
	.Y(trigger_match_RNO_2_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[24]),
	.C(ifu_expipe_resp_ireg_vaddr[25]),
	.D(tdata2_match_data_1[24]),
	.A(tdata2_match_data_1[25]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[11])
);
defparam \gen_tdata1_2.trigger_match_RNO_2[0] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_1[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[13]),
	.S(trigger_match_RNO_1_S[0]),
	.Y(trigger_match_RNO_1_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[26]),
	.C(ifu_expipe_resp_ireg_vaddr[27]),
	.D(tdata2_match_data_1[26]),
	.A(tdata2_match_data_1[27]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[12])
);
defparam \gen_tdata1_2.trigger_match_RNO_1[0] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_0[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[14]),
	.S(trigger_match_RNO_0_S[0]),
	.Y(trigger_match_RNO_0_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[28]),
	.C(ifu_expipe_resp_ireg_vaddr[29]),
	.D(tdata2_match_data_1[28]),
	.A(tdata2_match_data_1[29]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[13])
);
defparam \gen_tdata1_2.trigger_match_RNO_0[0] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO[0]  (
	.FCO(un2_trigger_iaddr_match_0_data_tmp[15]),
	.S(trigger_match_RNO_S[0]),
	.Y(trigger_match_RNO_Y[0]),
	.B(ifu_expipe_resp_ireg_vaddr[30]),
	.C(ifu_expipe_resp_ireg_vaddr[31]),
	.D(tdata2_match_data_1[30]),
	.A(tdata2_match_data_1[31]),
	.FCI(un2_trigger_iaddr_match_0_data_tmp[14])
);
defparam \gen_tdata1_2.trigger_match_RNO[0] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_14[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[0]),
	.S(trigger_match_RNO_14_S[1]),
	.Y(trigger_match_RNO_14_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[0]),
	.C(ifu_expipe_resp_ireg_vaddr[1]),
	.D(tdata2_match_data[0]),
	.A(tdata2_match_data[1]),
	.FCI(GND)
);
defparam \gen_tdata1_2.trigger_match_RNO_14[1] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_13[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[1]),
	.S(trigger_match_RNO_13_S[1]),
	.Y(trigger_match_RNO_13_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[2]),
	.C(ifu_expipe_resp_ireg_vaddr[3]),
	.D(tdata2_match_data[2]),
	.A(tdata2_match_data[3]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[0])
);
defparam \gen_tdata1_2.trigger_match_RNO_13[1] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_12[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[2]),
	.S(trigger_match_RNO_12_S[1]),
	.Y(trigger_match_RNO_12_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[4]),
	.C(ifu_expipe_resp_ireg_vaddr[5]),
	.D(tdata2_match_data[4]),
	.A(tdata2_match_data[5]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[1])
);
defparam \gen_tdata1_2.trigger_match_RNO_12[1] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_11[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[3]),
	.S(trigger_match_RNO_11_S[1]),
	.Y(trigger_match_RNO_11_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[6]),
	.C(ifu_expipe_resp_ireg_vaddr[7]),
	.D(tdata2_match_data[6]),
	.A(tdata2_match_data[7]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[2])
);
defparam \gen_tdata1_2.trigger_match_RNO_11[1] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_10[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[4]),
	.S(trigger_match_RNO_10_S[1]),
	.Y(trigger_match_RNO_10_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[8]),
	.C(ifu_expipe_resp_ireg_vaddr[9]),
	.D(tdata2_match_data[8]),
	.A(tdata2_match_data[9]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[3])
);
defparam \gen_tdata1_2.trigger_match_RNO_10[1] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_9[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[5]),
	.S(trigger_match_RNO_9_S[1]),
	.Y(trigger_match_RNO_9_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[10]),
	.C(ifu_expipe_resp_ireg_vaddr[11]),
	.D(tdata2_match_data[10]),
	.A(tdata2_match_data[11]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[4])
);
defparam \gen_tdata1_2.trigger_match_RNO_9[1] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_8[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[6]),
	.S(trigger_match_RNO_8_S[1]),
	.Y(trigger_match_RNO_8_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[12]),
	.C(ifu_expipe_resp_ireg_vaddr[13]),
	.D(tdata2_match_data[12]),
	.A(tdata2_match_data[13]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[5])
);
defparam \gen_tdata1_2.trigger_match_RNO_8[1] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_7[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[7]),
	.S(trigger_match_RNO_7_S[1]),
	.Y(trigger_match_RNO_7_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[14]),
	.C(ifu_expipe_resp_ireg_vaddr[15]),
	.D(tdata2_match_data[14]),
	.A(tdata2_match_data[15]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[6])
);
defparam \gen_tdata1_2.trigger_match_RNO_7[1] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_6[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[8]),
	.S(trigger_match_RNO_6_S[1]),
	.Y(trigger_match_RNO_6_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[16]),
	.C(ifu_expipe_resp_ireg_vaddr[17]),
	.D(tdata2_match_data[16]),
	.A(tdata2_match_data[17]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[7])
);
defparam \gen_tdata1_2.trigger_match_RNO_6[1] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_5[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[9]),
	.S(trigger_match_RNO_5_S[1]),
	.Y(trigger_match_RNO_5_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[18]),
	.C(ifu_expipe_resp_ireg_vaddr[19]),
	.D(tdata2_match_data[18]),
	.A(tdata2_match_data[19]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[8])
);
defparam \gen_tdata1_2.trigger_match_RNO_5[1] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_4[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[10]),
	.S(trigger_match_RNO_4_S[1]),
	.Y(trigger_match_RNO_4_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[20]),
	.C(ifu_expipe_resp_ireg_vaddr[21]),
	.D(tdata2_match_data[20]),
	.A(tdata2_match_data[21]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[9])
);
defparam \gen_tdata1_2.trigger_match_RNO_4[1] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_3[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[11]),
	.S(trigger_match_RNO_3_S[1]),
	.Y(trigger_match_RNO_3_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[22]),
	.C(ifu_expipe_resp_ireg_vaddr[23]),
	.D(tdata2_match_data[22]),
	.A(tdata2_match_data[23]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[10])
);
defparam \gen_tdata1_2.trigger_match_RNO_3[1] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_2[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[12]),
	.S(trigger_match_RNO_2_S[1]),
	.Y(trigger_match_RNO_2_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[24]),
	.C(ifu_expipe_resp_ireg_vaddr[25]),
	.D(tdata2_match_data[24]),
	.A(tdata2_match_data[25]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[11])
);
defparam \gen_tdata1_2.trigger_match_RNO_2[1] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_1[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[13]),
	.S(trigger_match_RNO_1_S[1]),
	.Y(trigger_match_RNO_1_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[26]),
	.C(ifu_expipe_resp_ireg_vaddr[27]),
	.D(tdata2_match_data[26]),
	.A(tdata2_match_data[27]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[12])
);
defparam \gen_tdata1_2.trigger_match_RNO_1[1] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO_0[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[14]),
	.S(trigger_match_RNO_0_S[1]),
	.Y(trigger_match_RNO_0_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[28]),
	.C(ifu_expipe_resp_ireg_vaddr[29]),
	.D(tdata2_match_data[28]),
	.A(tdata2_match_data[29]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[13])
);
defparam \gen_tdata1_2.trigger_match_RNO_0[1] .INIT=20'h68421;
// @29:11165
  ARI1 \gen_tdata1_2.trigger_match_RNO[1]  (
	.FCO(un5_trigger_iaddr_match_0_data_tmp[15]),
	.S(trigger_match_RNO_S[1]),
	.Y(trigger_match_RNO_Y[1]),
	.B(ifu_expipe_resp_ireg_vaddr[30]),
	.C(ifu_expipe_resp_ireg_vaddr[31]),
	.D(tdata2_match_data[30]),
	.A(tdata2_match_data[31]),
	.FCI(un5_trigger_iaddr_match_0_data_tmp[14])
);
defparam \gen_tdata1_2.trigger_match_RNO[1] .INIT=20'h68421;
// @29:5144
  CFG4 \debug_csr_op_rd_data_5[15]  (
	.A(mepc_sw_rd_sel_3),
	.B(csr_priv_mtvec_excpt_vec_retr[15]),
	.C(debug_csr_op_rd_data_2_Z[15]),
	.D(mtvec_sw_rd_sel_1),
	.Y(debug_csr_op_rd_data_5_Z[15])
);
defparam \debug_csr_op_rd_data_5[15] .INIT=16'hF8F0;
// @29:2484
  CFG4 haltreq_debug_enter_taken_RNIFTP7U (
	.A(gpr_wr_en_retr),
	.B(csr_m4_e_sx),
	.C(trigger_debug_enter_taken_1z),
	.D(haltreq_debug_enter_taken_1z),
	.Y(csr_N_9_mux)
);
defparam haltreq_debug_enter_taken_RNIFTP7U.INIT=16'h0002;
// @29:2484
  CFG4 ebreak_debug_enter_taken_RNIF908M (
	.A(csr_m4_e_1),
	.B(trace_priv_i),
	.C(ebreak_debug_enter_taken_1z),
	.D(step_debug_enter_taken_1z),
	.Y(csr_m4_e_sx)
);
defparam ebreak_debug_enter_taken_RNIF908M.INIT=16'hFFFD;
// @29:2426
  CFG4 machine_m5_i_a3_N_2L1 (
	.A(instr_completing_retr_i_a2_a0_0),
	.B(instr_completing_retr_i_o2_1),
	.C(debug_enter_retr_fast),
	.D(lsu_resp_valid),
	.Y(machine_m5_i_a3_N_2L1_Z)
);
defparam machine_m5_i_a3_N_2L1.INIT=16'h0C0D;
// @29:2426
  CFG4 un4_exception_taken_RNIHDNN72 (
	.A(machine_m2_e_Z),
	.B(machine_N_4),
	.C(stage_state_retr),
	.D(machine_m5_i_a3_N_2L1_Z),
	.Y(machine_N_5)
);
defparam un4_exception_taken_RNIHDNN72.INIT=16'h0040;
// @29:5144
  CFG4 \debug_csr_op_rd_data_10[3]  (
	.A(debug_csr_op_rd_data_2_Z[3]),
	.B(debug_csr_op_rd_data_10_1_Z[3]),
	.C(debug_csr_op_rd_data_9_Z[3]),
	.D(debug_csr_op_rd_data_1_Z[3]),
	.Y(debug_csr_op_rd_data_10_Z[3])
);
defparam \debug_csr_op_rd_data_10[3] .INIT=16'hFFFB;
// @29:5144
  CFG4 \debug_csr_op_rd_data_10_1[3]  (
	.A(ie_msie),
	.B(csr_priv_cause_excpt_code[3]),
	.C(un1_u_miv_rv32_csr_decode_0_41),
	.D(un1_u_miv_rv32_csr_decode_0_50),
	.Y(debug_csr_op_rd_data_10_1_Z[3])
);
defparam \debug_csr_op_rd_data_10_1[3] .INIT=16'h153F;
// @29:5144
  CFG4 \debug_csr_op_rd_data[0]  (
	.A(debug_csr_op_rd_data_2_Z[0]),
	.B(debug_csr_op_rd_data_1_0_Z[0]),
	.C(debug_csr_op_rd_data_5_Z[0]),
	.D(debug_csr_op_rd_data_1_Z[0]),
	.Y(sw_csr_rd_data_retr[0])
);
defparam \debug_csr_op_rd_data[0] .INIT=16'hFFFB;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1_0[0]  (
	.A(csr_priv_mtval[0]),
	.B(mscratch_scratch[0]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_1_0_Z[0])
);
defparam \debug_csr_op_rd_data_1_0[0] .INIT=16'h135F;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[11]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[11]),
	.C(ex_retr_pipe_exu_result_retr[11]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[11])
);
defparam \csr_op_wr_data_1_cZ[11] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[3]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[3]),
	.C(ex_retr_pipe_exu_result_retr[3]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[3])
);
defparam \csr_op_wr_data_1_cZ[3] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[7]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[7]),
	.C(ex_retr_pipe_exu_result_retr[7]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[7])
);
defparam \csr_op_wr_data_1_cZ[7] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[12]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[12]),
	.C(ex_retr_pipe_exu_result_retr[12]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[12])
);
defparam \csr_op_wr_data_1_cZ[12] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[2]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[2]),
	.C(ex_retr_pipe_exu_result_retr[2]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[2])
);
defparam \csr_op_wr_data_1_cZ[2] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[10]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[10]),
	.C(ex_retr_pipe_exu_result_retr[10]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[10])
);
defparam \csr_op_wr_data_1_cZ[10] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[6]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[6]),
	.C(ex_retr_pipe_exu_result_retr[6]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[6])
);
defparam \csr_op_wr_data_1_cZ[6] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[1]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[1]),
	.C(ex_retr_pipe_exu_result_retr[1]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[1])
);
defparam \csr_op_wr_data_1_cZ[1] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[8]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[8]),
	.C(ex_retr_pipe_exu_result_retr[8]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[8])
);
defparam \csr_op_wr_data_1_cZ[8] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[5]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[5]),
	.C(ex_retr_pipe_exu_result_retr[5]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[5])
);
defparam \csr_op_wr_data_1_cZ[5] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[9]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[9]),
	.C(ex_retr_pipe_exu_result_retr[9]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[9])
);
defparam \csr_op_wr_data_1_cZ[9] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[16]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[16]),
	.C(ex_retr_pipe_exu_result_retr[16]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[16])
);
defparam \csr_op_wr_data_1_cZ[16] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[0]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[0]),
	.C(ex_retr_pipe_exu_result_retr[0]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[0])
);
defparam \csr_op_wr_data_1_cZ[0] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[31]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[31]),
	.C(ex_retr_pipe_exu_result_retr[31]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[31])
);
defparam \csr_op_wr_data_1_cZ[31] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[15]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[15]),
	.C(ex_retr_pipe_exu_result_retr[15]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[15])
);
defparam \csr_op_wr_data_1_cZ[15] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[26]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[26]),
	.C(ex_retr_pipe_exu_result_retr[26]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[26])
);
defparam \csr_op_wr_data_1_cZ[26] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[30]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[30]),
	.C(ex_retr_pipe_exu_result_retr[30]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[30])
);
defparam \csr_op_wr_data_1_cZ[30] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[29]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[29]),
	.C(ex_retr_pipe_exu_result_retr[29]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[29])
);
defparam \csr_op_wr_data_1_cZ[29] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[20]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[20]),
	.C(ex_retr_pipe_exu_result_retr[20]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[20])
);
defparam \csr_op_wr_data_1_cZ[20] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[27]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[27]),
	.C(ex_retr_pipe_exu_result_retr[27]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[27])
);
defparam \csr_op_wr_data_1_cZ[27] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[24]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[24]),
	.C(ex_retr_pipe_exu_result_retr[24]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[24])
);
defparam \csr_op_wr_data_1_cZ[24] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[25]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[25]),
	.C(ex_retr_pipe_exu_result_retr[25]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[25])
);
defparam \csr_op_wr_data_1_cZ[25] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[23]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[23]),
	.C(ex_retr_pipe_exu_result_retr[23]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[23])
);
defparam \csr_op_wr_data_1_cZ[23] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[14]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[14]),
	.C(ex_retr_pipe_exu_result_retr[14]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[14])
);
defparam \csr_op_wr_data_1_cZ[14] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[28]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[28]),
	.C(ex_retr_pipe_exu_result_retr[28]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[28])
);
defparam \csr_op_wr_data_1_cZ[28] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[19]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[19]),
	.C(ex_retr_pipe_exu_result_retr[19]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[19])
);
defparam \csr_op_wr_data_1_cZ[19] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[4]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[4]),
	.C(ex_retr_pipe_exu_result_retr[4]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[4])
);
defparam \csr_op_wr_data_1_cZ[4] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[13]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[13]),
	.C(ex_retr_pipe_exu_result_retr[13]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[13])
);
defparam \csr_op_wr_data_1_cZ[13] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[22]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[22]),
	.C(ex_retr_pipe_exu_result_retr[22]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[22])
);
defparam \csr_op_wr_data_1_cZ[22] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[21]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[21]),
	.C(ex_retr_pipe_exu_result_retr[21]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[21])
);
defparam \csr_op_wr_data_1_cZ[21] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[18]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[18]),
	.C(ex_retr_pipe_exu_result_retr[18]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[18])
);
defparam \csr_op_wr_data_1_cZ[18] .INIT=16'hCCDC;
// @29:2329
  CFG4 \csr_op_wr_data_1_cZ[17]  (
	.A(csr_op_wr_data_1_sn_N_3),
	.B(csr_op_wr_data_1_2[17]),
	.C(ex_retr_pipe_exu_result_retr[17]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1[17])
);
defparam \csr_op_wr_data_1_cZ[17] .INIT=16'hCCDC;
// @29:4933
  CFG2 \gen_debug.set_step_debug_enter_pending_0  (
	.A(trace_priv_i),
	.B(dcsr_step),
	.Y(set_step_debug_enter_pending_0)
);
defparam \gen_debug.set_step_debug_enter_pending_0 .INIT=4'h4;
// @29:5241
  CFG2 un1_set_wfi_waiting_1 (
	.A(ie_mtie),
	.B(ie_msie),
	.Y(un1_set_wfi_waiting_1_Z)
);
defparam un1_set_wfi_waiting_1.INIT=4'hE;
// @29:2311
  CFG2 exu_csr_op_wr_data14 (
	.A(N_1233_i),
	.B(N_1232_i),
	.Y(exu_csr_op_wr_data14_Z)
);
defparam exu_csr_op_wr_data14.INIT=4'h1;
// @29:2285
  CFG2 csr_op_wr_data_1_sn_m2 (
	.A(N_1233_i),
	.B(trace_priv_i),
	.Y(csr_op_wr_data_1_sn_N_3)
);
defparam csr_op_wr_data_1_sn_m2.INIT=4'h1;
// @29:2285
  CFG2 csr_op_wr_data_1_sn_m3 (
	.A(trace_priv_i),
	.B(N_1232_i),
	.Y(csr_op_wr_data_1_sn_N_4)
);
defparam csr_op_wr_data_1_sn_m3.INIT=4'h4;
// @29:4997
  CFG2 \gen_debug.un2_haltreq_debug_enter_taken  (
	.A(trace_priv_i),
	.B(debug_halt_req),
	.Y(un2_haltreq_debug_enter_taken)
);
defparam \gen_debug.un2_haltreq_debug_enter_taken .INIT=4'h8;
// @29:10186
  CFG2 \gen_debug_csr_ctrl_pipeline.un3_ex_retr_pipe_sw_csr_wr_op_retr  (
	.A(debug_csr_req_valid),
	.B(debug_csr_req_wr_en),
	.Y(un3_ex_retr_pipe_sw_csr_wr_op_retr)
);
defparam \gen_debug_csr_ctrl_pipeline.un3_ex_retr_pipe_sw_csr_wr_op_retr .INIT=4'h8;
// @29:9957
  CFG2 \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[5]  (
	.A(trace_priv_i),
	.B(debug_gpr_req_addr_0),
	.Y(ex_retr_pipe_gpr_wr_sel_retr_2_0)
);
defparam \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[5] .INIT=4'h8;
// @29:1850
  CFG3 un17_trap_val_0 (
	.A(ex_retr_pipe_i_access_misalign_error_retr),
	.B(stage_state_retr),
	.C(ex_retr_pipe_m_env_call_retr),
	.Y(un17_trap_val_0_Z)
);
defparam un17_trap_val_0.INIT=8'h37;
// @29:5242
  CFG4 clr_wfi_waiting_0 (
	.A(interrupt_captured_sw),
	.B(ie_msie),
	.C(interrupt_captured_ext),
	.D(ie_meie),
	.Y(clr_wfi_waiting_0_Z)
);
defparam clr_wfi_waiting_0.INIT=16'hF888;
// @29:8081
  CFG3 \gen_debug_csr_ctrl_pipeline.un4_ex_retr_pipe_sw_csr_rd_op_retr  (
	.A(debug_csr_req_rd_en),
	.B(debug_csr_req_valid),
	.C(trace_priv_i),
	.Y(un4_ex_retr_pipe_sw_csr_rd_op_retr)
);
defparam \gen_debug_csr_ctrl_pipeline.un4_ex_retr_pipe_sw_csr_rd_op_retr .INIT=8'h80;
// @29:4974
  CFG3 trigger_debug_enter_taken (
	.A(stage_state_retr_rep2),
	.B(per_trigger_debug_0),
	.C(debug_active_retr),
	.Y(trigger_debug_enter_taken_1z)
);
defparam trigger_debug_enter_taken.INIT=8'h80;
// @29:5030
  CFG3 debug_mode_enter_req (
	.A(trigger_debug_enter_pending),
	.B(step_debug_enter_pending),
	.C(haltreq_debug_enter_pending),
	.Y(debug_enter_req_de)
);
defparam debug_mode_enter_req.INIT=8'hFE;
// @29:4971
  CFG4 ebreak_debug_enter_taken (
	.A(dcsr_ebreakm),
	.B(debug_active_retr),
	.C(stage_state_retr_rep1),
	.D(ex_retr_pipe_dbreak_retr),
	.Y(ebreak_debug_enter_taken_1z)
);
defparam ebreak_debug_enter_taken.INIT=16'h8000;
// @29:4299
  CFG2 \gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata1_mcontrol_execute_wr_en_0  (
	.A(mimpid_sw_rd_sel_3),
	.B(trace_priv_i),
	.Y(dcsr_debugger_wr_sel_0)
);
defparam \gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata1_mcontrol_execute_wr_en_0 .INIT=4'h8;
// @29:4945
  CFG3 step_debug_enter_taken (
	.A(stage_state_retr_rep1),
	.B(ex_retr_debug_enter_req_retr),
	.C(step_debug_enter_pending),
	.Y(step_debug_enter_taken_1z)
);
defparam step_debug_enter_taken.INIT=8'h80;
// @29:10352
  CFG3 \ex_retr_pipe_lsu_op_retr_1[3]  (
	.A(un1_ex_retr_pipe_lsu_op_retr_i_0),
	.B(ex_retr_pipe_lsu_op_retr9),
	.C(lsu_op_ex_pipe_reg_2),
	.Y(ex_retr_pipe_lsu_op_retr_1_2)
);
defparam \ex_retr_pipe_lsu_op_retr_1[3] .INIT=8'hB0;
// @29:10352
  CFG3 \ex_retr_pipe_lsu_op_retr_1[1]  (
	.A(un1_ex_retr_pipe_lsu_op_retr_i_0),
	.B(ex_retr_pipe_lsu_op_retr9),
	.C(lsu_op_ex_pipe_reg_0),
	.Y(ex_retr_pipe_lsu_op_retr_1_0)
);
defparam \ex_retr_pipe_lsu_op_retr_1[1] .INIT=8'hB0;
// @29:2341
  CFG3 excpt_ebreak (
	.A(debug_active_retr),
	.B(dcsr_ebreakm),
	.C(dbreak_retr),
	.Y(excpt_ebreak_Z)
);
defparam excpt_ebreak.INIT=8'h70;
// @29:2430
  CFG3 cause_excpt_code_excpt_m2s2 (
	.A(lsu_resp_ld_addr_misalign),
	.B(ex_retr_pipe_i_access_mem_error_retr),
	.C(stage_state_retr),
	.Y(cause_excpt_code_excpt_sm0)
);
defparam cause_excpt_code_excpt_m2s2.INIT=8'hEA;
// @29:2430
  CFG3 cause_excpt_code_excpt_m5s2 (
	.A(ex_retr_pipe_i_access_misalign_error_retr),
	.B(stage_state_retr),
	.C(ex_retr_pipe_m_env_call_retr),
	.Y(cause_excpt_code_excpt_sm3)
);
defparam cause_excpt_code_excpt_m5s2.INIT=8'hC8;
// @29:2430
  CFG3 \cause_excpt_code_excpt_m5[3]  (
	.A(ex_retr_pipe_i_access_misalign_error_retr),
	.B(stage_state_retr),
	.C(ex_retr_pipe_m_env_call_retr),
	.Y(cause_excpt_code_excpt_m5_0)
);
defparam \cause_excpt_code_excpt_m5[3] .INIT=8'h40;
// @29:2334
  CFG3 csr_op_rd_valid (
	.A(ex_retr_pipe_sw_csr_rd_op_retr),
	.B(stage_state_retr),
	.C(trace_priv_i),
	.Y(csr_op_rd_valid_1z)
);
defparam csr_op_rd_valid.INIT=8'hA8;
// @29:4511
  CFG2 \gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata2_match_data_wr_en_0  (
	.A(dcsr_debugger_wr_sel_0),
	.B(tdata2_sw_rd_sel_7),
	.Y(machine_sw_wr_tdata2_match_data_wr_en_0)
);
defparam \gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata2_match_data_wr_en_0 .INIT=4'h8;
// @29:2353
  CFG4 un4_exception_taken_1 (
	.A(ex_retr_pipe_dbreak_retr),
	.B(ex_retr_pipe_illegal_instr_retr),
	.C(stage_state_retr_rep2),
	.D(ex_retr_pipe_m_env_call_retr),
	.Y(un4_exception_taken_1_Z)
);
defparam un4_exception_taken_1.INIT=16'hF0E0;
// @29:5043
  CFG4 debug_mode_retire_mask (
	.A(ebreak_debug_enter_taken_1z),
	.B(step_debug_enter_taken_1z),
	.C(trigger_debug_enter_taken_1z),
	.D(haltreq_debug_enter_taken_1z),
	.Y(debug_mode_retire_mask_retr)
);
defparam debug_mode_retire_mask.INIT=16'hF5F4;
// @29:5241
  CFG4 un1_set_wfi_waiting (
	.A(ie_mextsysie[1]),
	.B(ie_mextsysie[0]),
	.C(ie_meie),
	.D(un1_set_wfi_waiting_1_Z),
	.Y(un1_set_wfi_waiting_Z)
);
defparam un1_set_wfi_waiting.INIT=16'hFFFE;
// @29:2484
  CFG4 csr_priv_soft_reset_taken_0 (
	.A(soft_reset_pending),
	.B(trigger_debug_enter_pending),
	.C(step_debug_enter_pending),
	.D(haltreq_debug_enter_pending),
	.Y(csr_priv_soft_reset_taken_0_Z)
);
defparam csr_priv_soft_reset_taken_0.INIT=16'h0002;
// @29:4996
  CFG4 haltreq_debug_enter_taken (
	.A(ex_retr_debug_enter_req_retr),
	.B(haltreq_debug_enter_pending),
	.C(stage_state_retr_rep2),
	.D(un2_haltreq_debug_enter_taken),
	.Y(haltreq_debug_enter_taken_1z)
);
defparam haltreq_debug_enter_taken.INIT=16'hFF80;
// @29:2430
  CFG2 \cause_excpt_code_excpt_m5[2]  (
	.A(excpt_ebreak_Z),
	.B(cause_excpt_code_excpt_sm3),
	.Y(cause_excpt_code_excpt_m5_Z[2])
);
defparam \cause_excpt_code_excpt_m5[2] .INIT=4'h1;
// @29:4992
  CFG2 \gen_debug.haltreq_debug_enter_pending6  (
	.A(debug_enter_retr),
	.B(debug_halt_req),
	.Y(haltreq_debug_enter_pending6)
);
defparam \gen_debug.haltreq_debug_enter_pending6 .INIT=4'hE;
// @29:4897
  CFG2 \gen_debug.implicit_wr_dpc_pc_en  (
	.A(debug_enter_retr),
	.B(trace_priv_i),
	.Y(implicit_wr_dpc_pc_en)
);
defparam \gen_debug.implicit_wr_dpc_pc_en .INIT=4'h2;
// @29:2330
  CFG3 csr_op_wr_data_valid_0 (
	.A(ex_retr_pipe_exu_result_valid_retr),
	.B(exu_csr_op_wr_data14_Z),
	.C(un1_exu_result_valid_retr),
	.Y(N_744)
);
defparam csr_op_wr_data_valid_0.INIT=8'h20;
// @29:2430
  CFG2 \cause_excpt_code_excpt_m2[1]  (
	.A(cause_excpt_code_excpt_sm0),
	.B(lsu_resp_access_mem_error),
	.Y(cause_excpt_code_excpt_m2_Z[1])
);
defparam \cause_excpt_code_excpt_m2[1] .INIT=4'h4;
// @29:2430
  CFG3 cause_excpt_code_excpt_m5s4_1 (
	.A(ex_retr_pipe_i_access_misalign_error_retr),
	.B(stage_state_retr),
	.C(excpt_ebreak_Z),
	.Y(N_597_1)
);
defparam cause_excpt_code_excpt_m5s4_1.INIT=8'hF8;
// @29:5211
  CFG2 debug_csr_op_rd_data_valid (
	.A(trace_priv_i),
	.B(ex_retr_pipe_sw_csr_rd_op_retr),
	.Y(debug_csr_resp_valid)
);
defparam debug_csr_op_rd_data_valid.INIT=4'h8;
// @29:2353
  CFG4 un4_exception_taken_2 (
	.A(ex_retr_pipe_i_access_mem_error_retr),
	.B(ex_retr_pipe_i_access_misalign_error_retr),
	.C(stage_state_retr_rep2),
	.D(un4_exception_taken_1_Z),
	.Y(un4_exception_taken_2_Z)
);
defparam un4_exception_taken_2.INIT=16'hFFE0;
// @29:2484
  CFG4 csr_priv_soft_reset_taken_0_RNIRUJQA (
	.A(csr_priv_soft_reset_taken_0_Z),
	.B(stage_state_retr),
	.C(ex_retr_pipe_gpr_wr_mux_sel_retr[0]),
	.D(ex_retr_pipe_gpr_wr_mux_sel_retr[1]),
	.Y(csr_m4_e_1)
);
defparam csr_priv_soft_reset_taken_0_RNIRUJQA.INIT=16'h0080;
// @29:2332
  CFG4 csr_op_ready (
	.A(ex_retr_pipe_exu_result_valid_retr),
	.B(trace_priv_i),
	.C(exu_csr_op_wr_data14_Z),
	.D(un1_exu_result_valid_retr),
	.Y(sw_csr_op_ready_retr)
);
defparam csr_op_ready.INIT=16'hFEFC;
// @29:2426
  CFG3 machine_m3_i_a3 (
	.A(lsu_op_os),
	.B(irq_ext_enable),
	.C(interrupt_captured_ext),
	.Y(machine_N_8)
);
defparam machine_m3_i_a3.INIT=8'h40;
// @29:4998
  CFG3 debug_halt_ack (
	.A(haltreq_debug_enter_taken_1z),
	.B(debug_enter_retr),
	.C(debug_halt_req),
	.Y(debug_halt_ack_1z)
);
defparam debug_halt_ack.INIT=8'hEA;
// @29:2427
  CFG3 trap_taken (
	.A(debug_enter_retr),
	.B(machine_implicit_wr_mtval_tval_wr_en),
	.C(trace_priv_i),
	.Y(trace_exception)
);
defparam trap_taken.INIT=8'h04;
// @29:2430
  CFG3 \cause_excpt_code_excpt_m2[3]  (
	.A(lsu_resp_access_mem_error),
	.B(cause_excpt_code_excpt_sm0),
	.C(lsu_resp_ld_addr_misalign),
	.Y(cause_excpt_code_excpt_m2_Z[3])
);
defparam \cause_excpt_code_excpt_m2[3] .INIT=8'h2E;
// @29:2430
  CFG4 cause_excpt_code_excpt_m5s4 (
	.A(stage_state_retr),
	.B(ex_retr_pipe_m_env_call_retr),
	.C(lsu_resp_str_amo_addr_misalign),
	.D(N_597_1),
	.Y(N_597)
);
defparam cause_excpt_code_excpt_m5s4.INIT=16'hFFF8;
// @29:5241
  CFG4 set_wfi_waiting (
	.A(un1_set_wfi_waiting_Z),
	.B(debug_mode_retire_mask_retr),
	.C(ex_retr_pipe_wfi_retr),
	.D(stage_state_retr),
	.Y(set_wfi_waiting_1z)
);
defparam set_wfi_waiting.INIT=16'h2000;
// @29:5242
  CFG4 clr_wfi_waiting (
	.A(clr_wfi_waiting_0_Z),
	.B(interrupt_captured_local_en_timer),
	.C(formal_trace_reset_taken),
	.D(debug_enter_retr),
	.Y(clr_wfi_waiting_1z)
);
defparam clr_wfi_waiting.INIT=16'h0001;
// @29:2430
  CFG4 \cause_excpt_code_excpt[0]  (
	.A(ex_retr_pipe_i_access_misalign_error_retr),
	.B(cause_excpt_code_excpt_sm3),
	.C(illegal_instr_retr),
	.D(excpt_ebreak_Z),
	.Y(cause_excpt_code_excpt_0)
);
defparam \cause_excpt_code_excpt[0] .INIT=16'h0704;
// @29:3318
  CFG2 \mip_rd_data_0[7]  (
	.A(un1_u_miv_rv32_csr_decode_0_47),
	.B(interrupt_pending_out),
	.Y(mip_rd_data_0_Z[7])
);
defparam \mip_rd_data_0[7] .INIT=4'h8;
// @29:2353
  CFG4 un4_exception_taken (
	.A(un4_exception_taken_2_Z),
	.B(lsu_resp_str_amo_addr_misalign),
	.C(lsu_resp_ld_addr_misalign),
	.D(lsu_resp_access_mem_error),
	.Y(un4_exception_taken_Z)
);
defparam un4_exception_taken.INIT=16'hFFFE;
  CFG4 debug_csr_op_rd_data_545 (
	.A(misa_sw_rd_sel_1),
	.B(mie_sw_rd_sel_2),
	.C(un1_u_miv_rv32_csr_decode_0_2_43),
	.D(un1_u_miv_rv32_csr_decode_0_58),
	.Y(debug_csr_op_rd_data_545_Z)
);
defparam debug_csr_op_rd_data_545.INIT=16'hFF80;
// @29:2750
  CFG2 \mstatus_rd_data[3]  (
	.A(un1_u_miv_rv32_csr_decode_0_56),
	.B(status_mie),
	.Y(mstatus_rd_data_Z[3])
);
defparam \mstatus_rd_data[3] .INIT=4'h8;
// @29:3435
  CFG2 \mtvec_rd_data[12]  (
	.A(un1_u_miv_rv32_csr_decode_0_43),
	.B(csr_priv_mtvec_excpt_vec_retr[12]),
	.Y(mtvec_rd_data_Z[12])
);
defparam \mtvec_rd_data[12] .INIT=4'h8;
// @29:3556
  CFG2 \mtval_rd_data[12]  (
	.A(un1_u_miv_rv32_csr_decode_0_40),
	.B(csr_priv_mtval[12]),
	.Y(mtval_rd_data_Z[12])
);
defparam \mtval_rd_data[12] .INIT=4'h8;
// @29:3722
  CFG2 \mscratch_rd_data[5]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(mscratch_scratch[5]),
	.Y(mscratch_rd_data_Z[5])
);
defparam \mscratch_rd_data[5] .INIT=4'h8;
// @29:3722
  CFG2 \mscratch_rd_data[16]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(mscratch_scratch[16]),
	.Y(mscratch_rd_data_Z[16])
);
defparam \mscratch_rd_data[16] .INIT=4'h8;
// @29:3722
  CFG2 \mscratch_rd_data[24]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(mscratch_scratch[24]),
	.Y(mscratch_rd_data_Z[24])
);
defparam \mscratch_rd_data[24] .INIT=4'h8;
// @29:3722
  CFG2 \mscratch_rd_data[25]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(mscratch_scratch[25]),
	.Y(mscratch_rd_data_Z[25])
);
defparam \mscratch_rd_data[25] .INIT=4'h8;
// @29:3722
  CFG2 \mscratch_rd_data[26]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(mscratch_scratch[26]),
	.Y(mscratch_rd_data_Z[26])
);
defparam \mscratch_rd_data[26] .INIT=4'h8;
// @29:3722
  CFG2 \mscratch_rd_data[27]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(mscratch_scratch[27]),
	.Y(mscratch_rd_data_Z[27])
);
defparam \mscratch_rd_data[27] .INIT=4'h8;
// @29:5130
  CFG2 \dpc_rd_data[6]  (
	.A(un1_u_miv_rv32_csr_decode_0_0),
	.B(csr_priv_dpc_retr[6]),
	.Y(dpc_rd_data_Z[6])
);
defparam \dpc_rd_data[6] .INIT=4'h8;
// @29:5130
  CFG2 \dpc_rd_data[9]  (
	.A(un1_u_miv_rv32_csr_decode_0_0),
	.B(csr_priv_dpc_retr[9]),
	.Y(dpc_rd_data_Z[9])
);
defparam \dpc_rd_data[9] .INIT=4'h8;
// @29:5130
  CFG4 \dpc_rd_data[31]  (
	.A(csr_op_rd_valid_1z),
	.B(csr_priv_dpc_retr[31]),
	.C(dpc_debugger_wr_sel_1),
	.D(un1_u_miv_rv32_csr_decode_0_2_0),
	.Y(dpc_rd_data_Z[31])
);
defparam \dpc_rd_data[31] .INIT=16'h8000;
// @29:5249
  CFG2 wfi_waiting_reg6 (
	.A(clr_wfi_waiting_1z),
	.B(set_wfi_waiting_1z),
	.Y(wfi_waiting_reg6_1z)
);
defparam wfi_waiting_reg6.INIT=4'hD;
// @29:5130
  CFG4 \dpc_rd_data[11]  (
	.A(csr_op_rd_valid_1z),
	.B(csr_priv_dpc_retr[11]),
	.C(dpc_debugger_wr_sel_1),
	.D(un1_u_miv_rv32_csr_decode_0_2_0),
	.Y(dpc_rd_data_Z[11])
);
defparam \dpc_rd_data[11] .INIT=16'h8000;
// @29:3525
  CFG2 \mcause_rd_data[2]  (
	.A(un1_u_miv_rv32_csr_decode_0_41),
	.B(csr_priv_cause_excpt_code[2]),
	.Y(mcause_rd_data_Z[2])
);
defparam \mcause_rd_data[2] .INIT=4'h8;
// @29:3467
  CFG2 \mepc_rd_data[8]  (
	.A(un1_u_miv_rv32_csr_decode_0_42),
	.B(csr_priv_mtvec_epc_retr[8]),
	.Y(mepc_rd_data_Z[8])
);
defparam \mepc_rd_data[8] .INIT=4'h8;
// @29:4831
  CFG2 \gen_debug.implicit_wr_dcsr_cause_wr_data_1_ss0  (
	.A(haltreq_debug_enter_taken_1z),
	.B(ebreak_debug_enter_taken_1z),
	.Y(implicit_wr_dcsr_cause_wr_data_1_ss0)
);
defparam \gen_debug.implicit_wr_dcsr_cause_wr_data_1_ss0 .INIT=4'hE;
// @29:8776
  CFG3 \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[11]  (
	.A(ifu_expipe_resp_next_vaddr_0),
	.B(N_278),
	.C(ifu_expipe_resp_ireg_vaddr[11]),
	.Y(de_ex_pipe_curr_pc_ex_2_0)
);
defparam \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[11] .INIT=8'hE2;
// @29:2430
  CFG4 \cause_excpt_code_excpt_m6[1]  (
	.A(stage_state_retr),
	.B(ex_retr_pipe_i_access_misalign_error_retr),
	.C(N_597),
	.D(cause_excpt_code_excpt_m2_Z[1]),
	.Y(cause_excpt_code_excpt_m6_Z[1])
);
defparam \cause_excpt_code_excpt_m6[1] .INIT=16'h7F70;
// @29:2446
  CFG3 \machine_implicit_wr_mcause_excpt_code_wr_data_1[4]  (
	.A(N_597),
	.B(illegal_instr_retr),
	.C(cause_excpt_code_excpt_m2_Z[3]),
	.Y(machine_implicit_wr_mcause_excpt_code_wr_data_1_0)
);
defparam \machine_implicit_wr_mcause_excpt_code_wr_data_1[4] .INIT=8'h10;
// @29:5144
  CFG4 \debug_csr_op_rd_data_3[11]  (
	.A(csr_priv_mtval[11]),
	.B(mscratch_scratch[11]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_3_Z[11])
);
defparam \debug_csr_op_rd_data_3[11] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_3[3]  (
	.A(csr_priv_mtval[3]),
	.B(mscratch_scratch[3]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_3_Z[3])
);
defparam \debug_csr_op_rd_data_3[3] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[3]  (
	.A(csr_priv_dpc_retr[3]),
	.B(tdata2_match_data_1[3]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_1_Z[3])
);
defparam \debug_csr_op_rd_data_1[3] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_3[7]  (
	.A(csr_priv_mtval[7]),
	.B(mscratch_scratch[7]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_3_Z[7])
);
defparam \debug_csr_op_rd_data_3[7] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_4[2]  (
	.A(csr_priv_mtval[2]),
	.B(mscratch_scratch[2]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_4_Z[2])
);
defparam \debug_csr_op_rd_data_4[2] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[2]  (
	.A(tdata1_mcontrol_execute),
	.B(csr_priv_dpc_retr[2]),
	.C(un1_u_miv_rv32_csr_decode_0_4),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_1_Z[2])
);
defparam \debug_csr_op_rd_data_1[2] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_0[4]  (
	.A(csr_priv_dpc_retr[4]),
	.B(tdata2_match_data_1[4]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[4])
);
defparam \debug_csr_op_rd_data_0[4] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_3[30]  (
	.A(csr_priv_mtval[30]),
	.B(mscratch_scratch[30]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_3_Z[30])
);
defparam \debug_csr_op_rd_data_3[30] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_0[22]  (
	.A(csr_priv_dpc_retr[22]),
	.B(tdata2_match_data_1[22]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[22])
);
defparam \debug_csr_op_rd_data_0[22] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_0[23]  (
	.A(csr_priv_dpc_retr[23]),
	.B(tdata2_match_data_1[23]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[23])
);
defparam \debug_csr_op_rd_data_0[23] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_2[12]  (
	.A(un1_u_miv_rv32_csr_decode_0_4),
	.B(csr_priv_dpc_retr[12]),
	.C(un1_u_miv_rv32_csr_decode_0_0),
	.D(un1_u_miv_rv32_csr_decode_0_53),
	.Y(debug_csr_op_rd_data_2_Z[12])
);
defparam \debug_csr_op_rd_data_2[12] .INIT=16'hFFEA;
// @29:5144
  CFG4 \debug_csr_op_rd_data_3[9]  (
	.A(csr_priv_mtval[9]),
	.B(mscratch_scratch[9]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_3_Z[9])
);
defparam \debug_csr_op_rd_data_3[9] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_0[19]  (
	.A(csr_priv_dpc_retr[19]),
	.B(tdata2_match_data_1[19]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[19])
);
defparam \debug_csr_op_rd_data_0[19] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[25]  (
	.A(csr_priv_dpc_retr[25]),
	.B(tdata2_match_data_1[25]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_1_Z[25])
);
defparam \debug_csr_op_rd_data_1[25] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_0[17]  (
	.A(csr_priv_dpc_retr[17]),
	.B(tdata2_match_data_1[17]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[17])
);
defparam \debug_csr_op_rd_data_0[17] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_0[28]  (
	.A(csr_priv_dpc_retr[28]),
	.B(tdata2_match_data_1[28]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[28])
);
defparam \debug_csr_op_rd_data_0[28] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_2[10]  (
	.A(csr_priv_mtval[10]),
	.B(mscratch_scratch[10]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_2_Z[10])
);
defparam \debug_csr_op_rd_data_2[10] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_2[15]  (
	.A(csr_priv_mtval[15]),
	.B(mscratch_scratch[15]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_2_Z[15])
);
defparam \debug_csr_op_rd_data_2[15] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_0[20]  (
	.A(tdata1_mcontrol_hit),
	.B(csr_priv_dpc_retr[20]),
	.C(un1_u_miv_rv32_csr_decode_0_4),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[20])
);
defparam \debug_csr_op_rd_data_0[20] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_2[29]  (
	.A(un1_u_miv_rv32_csr_decode_0_4),
	.B(un1_u_miv_rv32_csr_decode_0_3),
	.C(tdata2_match_data_1[29]),
	.D(un1_u_miv_rv32_csr_decode_0_58),
	.Y(debug_csr_op_rd_data_2_Z[29])
);
defparam \debug_csr_op_rd_data_2[29] .INIT=16'hFFEA;
// @29:5144
  CFG4 \debug_csr_op_rd_data_0[21]  (
	.A(csr_priv_dpc_retr[21]),
	.B(tdata2_match_data_1[21]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[21])
);
defparam \debug_csr_op_rd_data_0[21] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_0[18]  (
	.A(csr_priv_dpc_retr[18]),
	.B(tdata2_match_data_1[18]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[18])
);
defparam \debug_csr_op_rd_data_0[18] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_0[14]  (
	.A(csr_priv_dpc_retr[14]),
	.B(tdata2_match_data_1[14]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[14])
);
defparam \debug_csr_op_rd_data_0[14] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_0[13]  (
	.A(csr_priv_dpc_retr[13]),
	.B(tdata2_match_data_1[13]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[13])
);
defparam \debug_csr_op_rd_data_0[13] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_3[6]  (
	.A(csr_priv_mtval[6]),
	.B(mscratch_scratch[6]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_3_Z[6])
);
defparam \debug_csr_op_rd_data_3[6] .INIT=16'hECA0;
// @29:3962
  CFG2 \utime_rd_data[12]  (
	.A(un1_u_miv_rv32_csr_decode_0_16),
	.B(time_count[12]),
	.Y(utime_rd_data_Z[12])
);
defparam \utime_rd_data[12] .INIT=4'h8;
// @29:2446
  CFG2 \machine_implicit_wr_mcause_excpt_code_wr_data_0[1]  (
	.A(cause_excpt_code_excpt_m6_Z[1]),
	.B(illegal_instr_retr),
	.Y(machine_implicit_wr_mcause_excpt_code_wr_data_0_0)
);
defparam \machine_implicit_wr_mcause_excpt_code_wr_data_0[1] .INIT=4'hE;
// @29:5144
  CFG4 \debug_csr_op_rd_data_6[11]  (
	.A(csr_priv_mtvec_excpt_vec_retr[11]),
	.B(time_count[43]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_6_Z[11])
);
defparam \debug_csr_op_rd_data_6[11] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_6[3]  (
	.A(csr_priv_mtvec_epc_retr[3]),
	.B(time_count[35]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_6_Z[3])
);
defparam \debug_csr_op_rd_data_6[3] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_6[7]  (
	.A(csr_priv_mtvec_excpt_vec_retr[7]),
	.B(time_count[39]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_6_Z[7])
);
defparam \debug_csr_op_rd_data_6[7] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[7]  (
	.A(dcsr_cause[1]),
	.B(tdata2_match_data_1[7]),
	.C(un1_u_miv_rv32_csr_decode_0_1),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[7])
);
defparam \debug_csr_op_rd_data_1[7] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_7[2]  (
	.A(csr_priv_mtvec_excpt_vec_retr[2]),
	.B(time_count[34]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_7_Z[2])
);
defparam \debug_csr_op_rd_data_7[2] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_2[2]  (
	.A(dcsr_step),
	.B(tdata2_match_data_1[2]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(un1_u_miv_rv32_csr_decode_0_1),
	.Y(debug_csr_op_rd_data_2_Z[2])
);
defparam \debug_csr_op_rd_data_2[2] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_5[8]  (
	.A(csr_priv_mtvec_excpt_vec_retr[8]),
	.B(time_count[40]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_5_Z[8])
);
defparam \debug_csr_op_rd_data_5[8] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_0[8]  (
	.A(dcsr_cause[2]),
	.B(csr_priv_dpc_retr[8]),
	.C(un1_u_miv_rv32_csr_decode_0_1),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[8])
);
defparam \debug_csr_op_rd_data_0[8] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_4[4]  (
	.A(csr_priv_mtvec_excpt_vec_retr[4]),
	.B(time_count[36]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_4_Z[4])
);
defparam \debug_csr_op_rd_data_4[4] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_3[4]  (
	.A(csr_priv_mtvec_epc_retr[4]),
	.B(csr_priv_cause_excpt_code[4]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_41),
	.Y(debug_csr_op_rd_data_3_Z[4])
);
defparam \debug_csr_op_rd_data_3[4] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_5[30]  (
	.A(csr_priv_mtvec_epc_retr[30]),
	.B(time_count[62]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_5_Z[30])
);
defparam \debug_csr_op_rd_data_5[30] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_4[22]  (
	.A(csr_priv_mtvec_excpt_vec_retr[22]),
	.B(time_count[54]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_4_Z[22])
);
defparam \debug_csr_op_rd_data_4[22] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_3[22]  (
	.A(ie_mextsysie[0]),
	.B(csr_priv_mtvec_epc_retr[22]),
	.C(un1_u_miv_rv32_csr_decode_0_50),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_3_Z[22])
);
defparam \debug_csr_op_rd_data_3[22] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_4[23]  (
	.A(csr_priv_mtvec_excpt_vec_retr[23]),
	.B(time_count[55]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_4_Z[23])
);
defparam \debug_csr_op_rd_data_4[23] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_3[23]  (
	.A(ie_mextsysie[1]),
	.B(csr_priv_mtvec_epc_retr[23]),
	.C(un1_u_miv_rv32_csr_decode_0_50),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_3_Z[23])
);
defparam \debug_csr_op_rd_data_3[23] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_5[31]  (
	.A(csr_priv_mtvec_excpt_vec_retr[31]),
	.B(time_count[63]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_5_Z[31])
);
defparam \debug_csr_op_rd_data_5[31] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_4[31]  (
	.A(csr_priv_mtvec_epc_retr[31]),
	.B(mcause_interrupt),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_41),
	.Y(debug_csr_op_rd_data_4_Z[31])
);
defparam \debug_csr_op_rd_data_4[31] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_6[12]  (
	.A(csr_priv_mtvec_epc_retr[12]),
	.B(time_count[44]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_6_Z[12])
);
defparam \debug_csr_op_rd_data_6[12] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_5[9]  (
	.A(csr_priv_mtvec_epc_retr[9]),
	.B(time_count[41]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_5_Z[9])
);
defparam \debug_csr_op_rd_data_5[9] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_3[19]  (
	.A(csr_priv_mtvec_epc_retr[19]),
	.B(time_count[51]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_3_Z[19])
);
defparam \debug_csr_op_rd_data_3[19] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_4[25]  (
	.A(csr_priv_mtvec_epc_retr[25]),
	.B(time_count[57]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_4_Z[25])
);
defparam \debug_csr_op_rd_data_4[25] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_3[17]  (
	.A(csr_priv_mtvec_epc_retr[17]),
	.B(time_count[49]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_3_Z[17])
);
defparam \debug_csr_op_rd_data_3[17] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_3[28]  (
	.A(csr_priv_mtvec_epc_retr[28]),
	.B(time_count[60]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_3_Z[28])
);
defparam \debug_csr_op_rd_data_3[28] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_4[10]  (
	.A(csr_priv_mtvec_epc_retr[10]),
	.B(time_count[42]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_4_Z[10])
);
defparam \debug_csr_op_rd_data_4[10] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_0[10]  (
	.A(dcsr_stopcount),
	.B(csr_priv_dpc_retr[10]),
	.C(un1_u_miv_rv32_csr_decode_0_1),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[10])
);
defparam \debug_csr_op_rd_data_0[10] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_5[0]  (
	.A(csr_priv_cause_excpt_code[0]),
	.B(time_count[32]),
	.C(un1_u_miv_rv32_csr_decode_0_41),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_5_Z[0])
);
defparam \debug_csr_op_rd_data_5[0] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_2[0]  (
	.A(un1_u_miv_rv32_csr_decode_0_1),
	.B(un1_u_miv_rv32_csr_decode_0_3),
	.C(tdata2_match_data_1[0]),
	.D(un1_u_miv_rv32_csr_decode_0_60),
	.Y(debug_csr_op_rd_data_2_Z[0])
);
defparam \debug_csr_op_rd_data_2[0] .INIT=16'hFFEA;
// @29:5144
  CFG4 \debug_csr_op_rd_data_4[26]  (
	.A(csr_priv_mtvec_epc_retr[26]),
	.B(time_count[58]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_4_Z[26])
);
defparam \debug_csr_op_rd_data_4[26] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_4[27]  (
	.A(csr_priv_mtvec_epc_retr[27]),
	.B(time_count[59]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_4_Z[27])
);
defparam \debug_csr_op_rd_data_4[27] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_4[16]  (
	.A(csr_priv_mtvec_epc_retr[16]),
	.B(time_count[48]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_4_Z[16])
);
defparam \debug_csr_op_rd_data_4[16] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_4[15]  (
	.A(csr_priv_mtvec_epc_retr[15]),
	.B(time_count[47]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_4_Z[15])
);
defparam \debug_csr_op_rd_data_4[15] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_0[15]  (
	.A(dcsr_ebreakm),
	.B(csr_priv_dpc_retr[15]),
	.C(un1_u_miv_rv32_csr_decode_0_1),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[15])
);
defparam \debug_csr_op_rd_data_0[15] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_4[20]  (
	.A(csr_priv_mtvec_epc_retr[20]),
	.B(time_count[52]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_4_Z[20])
);
defparam \debug_csr_op_rd_data_4[20] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_5[29]  (
	.A(csr_priv_mtvec_epc_retr[29]),
	.B(time_count[61]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_5_Z[29])
);
defparam \debug_csr_op_rd_data_5[29] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_3[21]  (
	.A(csr_priv_mtvec_epc_retr[21]),
	.B(time_count[53]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_3_Z[21])
);
defparam \debug_csr_op_rd_data_3[21] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_3[18]  (
	.A(csr_priv_mtvec_epc_retr[18]),
	.B(time_count[50]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_3_Z[18])
);
defparam \debug_csr_op_rd_data_3[18] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_3[14]  (
	.A(csr_priv_mtvec_epc_retr[14]),
	.B(time_count[46]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_3_Z[14])
);
defparam \debug_csr_op_rd_data_3[14] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_3[13]  (
	.A(csr_priv_mtvec_epc_retr[13]),
	.B(time_count[45]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_3_Z[13])
);
defparam \debug_csr_op_rd_data_3[13] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_4[5]  (
	.A(csr_priv_mtvec_epc_retr[5]),
	.B(time_count[37]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_4_Z[5])
);
defparam \debug_csr_op_rd_data_4[5] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_5[1]  (
	.A(csr_priv_mtvec_epc_retr[1]),
	.B(csr_priv_cause_excpt_code[1]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_41),
	.Y(debug_csr_op_rd_data_5_Z[1])
);
defparam \debug_csr_op_rd_data_5[1] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_2[1]  (
	.A(un1_u_miv_rv32_csr_decode_0_1),
	.B(un1_u_miv_rv32_csr_decode_0_3),
	.C(tdata2_match_data_1[1]),
	.D(un1_u_miv_rv32_csr_decode_0_58),
	.Y(debug_csr_op_rd_data_2_Z[1])
);
defparam \debug_csr_op_rd_data_2[1] .INIT=16'hFFEA;
// @29:5144
  CFG4 \debug_csr_op_rd_data_4[24]  (
	.A(csr_priv_mtvec_epc_retr[24]),
	.B(time_count[56]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_4_Z[24])
);
defparam \debug_csr_op_rd_data_4[24] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_5[6]  (
	.A(csr_priv_mtvec_epc_retr[6]),
	.B(time_count[38]),
	.C(un1_u_miv_rv32_csr_decode_0_42),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(debug_csr_op_rd_data_5_Z[6])
);
defparam \debug_csr_op_rd_data_5[6] .INIT=16'hECA0;
// @29:2430
  CFG4 \cause_excpt_code_excpt[2]  (
	.A(lsu_resp_ld_addr_misalign),
	.B(N_597),
	.C(illegal_instr_retr),
	.D(cause_excpt_code_excpt_m5_Z[2]),
	.Y(cause_excpt_code_excpt_2)
);
defparam \cause_excpt_code_excpt[2] .INIT=16'h0E02;
// @29:2430
  CFG4 \cause_excpt_code_excpt[3]  (
	.A(cause_excpt_code_excpt_m2_Z[3]),
	.B(N_597),
	.C(cause_excpt_code_excpt_m5_0),
	.D(illegal_instr_retr),
	.Y(cause_excpt_code_excpt_3)
);
defparam \cause_excpt_code_excpt[3] .INIT=16'h00E2;
// @29:5144
  CFG4 \debug_csr_op_rd_data_2[11]  (
	.A(dpc_rd_data_Z[11]),
	.B(dcsr_stepie),
	.C(un1_u_miv_rv32_csr_decode_0_1),
	.D(un1_u_miv_rv32_csr_decode_0_56),
	.Y(debug_csr_op_rd_data_2_Z[11])
);
defparam \debug_csr_op_rd_data_2[11] .INIT=16'hFFEA;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[11]  (
	.A(tdata2_match_data_1[11]),
	.B(time_count[11]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[11])
);
defparam \debug_csr_op_rd_data_1[11] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_0[7]  (
	.A(time_count[7]),
	.B(csr_priv_dpc_retr[7]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_0_Z[7])
);
defparam \debug_csr_op_rd_data_0[7] .INIT=16'hECA0;
// @29:2484
  CFG4 un1_soft_reset_taken_retr_d_0_1 (
	.A(instr_completing_retr_i_o2_1),
	.B(debug_enter_retr_rep1),
	.C(stage_state_retr),
	.D(instr_completing_retr_i_a2_a0_0),
	.Y(un1_soft_reset_taken_retr_d_0_1_Z)
);
defparam un1_soft_reset_taken_retr_d_0_1.INIT=16'hDFCF;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[8]  (
	.A(tdata2_match_data_1[8]),
	.B(time_count[8]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[8])
);
defparam \debug_csr_op_rd_data_1[8] .INIT=16'hEAC0;
// @29:5144
  CFG3 \debug_csr_op_rd_data_2[4]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(debug_csr_op_rd_data_0_Z[4]),
	.C(mscratch_scratch[4]),
	.Y(debug_csr_op_rd_data_2_Z[4])
);
defparam \debug_csr_op_rd_data_2[4] .INIT=8'hEC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[4]  (
	.A(time_count[4]),
	.B(csr_priv_mtval[4]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[4])
);
defparam \debug_csr_op_rd_data_1[4] .INIT=16'hEAC0;
// @29:5144
  CFG3 \debug_csr_op_rd_data_6[30]  (
	.A(csr_priv_mtvec_excpt_vec_retr[30]),
	.B(debug_csr_op_rd_data_3_Z[30]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.Y(debug_csr_op_rd_data_6_Z[30])
);
defparam \debug_csr_op_rd_data_6[30] .INIT=8'hEC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_2[30]  (
	.A(csr_priv_dpc_retr[30]),
	.B(debug_csr_op_rd_data_545_Z),
	.C(un1_u_miv_rv32_csr_decode_0_1),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_2_Z[30])
);
defparam \debug_csr_op_rd_data_2[30] .INIT=16'hFEFC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[30]  (
	.A(tdata2_match_data_1[30]),
	.B(time_count[30]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[30])
);
defparam \debug_csr_op_rd_data_1[30] .INIT=16'hEAC0;
// @29:5144
  CFG3 \debug_csr_op_rd_data_2[22]  (
	.A(debug_csr_op_rd_data_0_Z[22]),
	.B(csr_priv_mtval[22]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_2_Z[22])
);
defparam \debug_csr_op_rd_data_2[22] .INIT=8'hEA;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[22]  (
	.A(time_count[22]),
	.B(mscratch_scratch[22]),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[22])
);
defparam \debug_csr_op_rd_data_1[22] .INIT=16'hEAC0;
// @29:5144
  CFG3 \debug_csr_op_rd_data_2[23]  (
	.A(debug_csr_op_rd_data_0_Z[23]),
	.B(csr_priv_mtval[23]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_2_Z[23])
);
defparam \debug_csr_op_rd_data_2[23] .INIT=8'hEA;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[23]  (
	.A(time_count[23]),
	.B(mscratch_scratch[23]),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[23])
);
defparam \debug_csr_op_rd_data_1[23] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_2[31]  (
	.A(mscratch_scratch[31]),
	.B(un1_u_miv_rv32_csr_decode_0_58),
	.C(dpc_rd_data_Z[31]),
	.D(un1_u_miv_rv32_csr_decode_0_37),
	.Y(debug_csr_op_rd_data_2_Z[31])
);
defparam \debug_csr_op_rd_data_2[31] .INIT=16'hFEFC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[31]  (
	.A(tdata2_match_data_1[31]),
	.B(time_count[31]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[31])
);
defparam \debug_csr_op_rd_data_1[31] .INIT=16'hEAC0;
// @29:5144
  CFG3 \debug_csr_op_rd_data_6[9]  (
	.A(csr_priv_mtvec_excpt_vec_retr[9]),
	.B(debug_csr_op_rd_data_3_Z[9]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.Y(debug_csr_op_rd_data_6_Z[9])
);
defparam \debug_csr_op_rd_data_6[9] .INIT=8'hEC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_2[9]  (
	.A(un1_u_miv_rv32_csr_decode_0_1),
	.B(dpc_rd_data_Z[9]),
	.C(dcsr_stoptime),
	.D(un1_u_miv_rv32_csr_decode_0_58),
	.Y(debug_csr_op_rd_data_2_Z[9])
);
defparam \debug_csr_op_rd_data_2[9] .INIT=16'hFFEC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[9]  (
	.A(tdata2_match_data_1[9]),
	.B(time_count[9]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[9])
);
defparam \debug_csr_op_rd_data_1[9] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[19]  (
	.A(time_count[19]),
	.B(mscratch_scratch[19]),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[19])
);
defparam \debug_csr_op_rd_data_1[19] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[17]  (
	.A(time_count[17]),
	.B(mscratch_scratch[17]),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[17])
);
defparam \debug_csr_op_rd_data_1[17] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[28]  (
	.A(time_count[28]),
	.B(mscratch_scratch[28]),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[28])
);
defparam \debug_csr_op_rd_data_1[28] .INIT=16'hEAC0;
// @29:5144
  CFG3 \debug_csr_op_rd_data_5[10]  (
	.A(csr_priv_mtvec_excpt_vec_retr[10]),
	.B(debug_csr_op_rd_data_2_Z[10]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.Y(debug_csr_op_rd_data_5_Z[10])
);
defparam \debug_csr_op_rd_data_5[10] .INIT=8'hEC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[10]  (
	.A(tdata2_match_data_1[10]),
	.B(time_count[10]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[10])
);
defparam \debug_csr_op_rd_data_1[10] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[0]  (
	.A(time_count[0]),
	.B(csr_priv_dpc_retr[0]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_1_Z[0])
);
defparam \debug_csr_op_rd_data_1[0] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_2[26]  (
	.A(un1_u_miv_rv32_csr_decode_0_0),
	.B(mscratch_rd_data_Z[26]),
	.C(csr_priv_dpc_retr[26]),
	.D(un1_u_miv_rv32_csr_decode_0_58),
	.Y(debug_csr_op_rd_data_2_Z[26])
);
defparam \debug_csr_op_rd_data_2[26] .INIT=16'hFFEC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[26]  (
	.A(tdata2_match_data_1[26]),
	.B(time_count[26]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[26])
);
defparam \debug_csr_op_rd_data_1[26] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_2[27]  (
	.A(un1_u_miv_rv32_csr_decode_0_0),
	.B(mscratch_rd_data_Z[27]),
	.C(csr_priv_dpc_retr[27]),
	.D(un1_u_miv_rv32_csr_decode_0_4),
	.Y(debug_csr_op_rd_data_2_Z[27])
);
defparam \debug_csr_op_rd_data_2[27] .INIT=16'hFFEC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[27]  (
	.A(tdata2_match_data_1[27]),
	.B(time_count[27]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[27])
);
defparam \debug_csr_op_rd_data_1[27] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_2[16]  (
	.A(un1_u_miv_rv32_csr_decode_0_0),
	.B(mscratch_rd_data_Z[16]),
	.C(csr_priv_dpc_retr[16]),
	.D(un1_u_miv_rv32_csr_decode_0_58),
	.Y(debug_csr_op_rd_data_2_Z[16])
);
defparam \debug_csr_op_rd_data_2[16] .INIT=16'hFFEC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[16]  (
	.A(tdata2_match_data_1[16]),
	.B(time_count[16]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[16])
);
defparam \debug_csr_op_rd_data_1[16] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[15]  (
	.A(tdata2_match_data_1[15]),
	.B(time_count[15]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[15])
);
defparam \debug_csr_op_rd_data_1[15] .INIT=16'hEAC0;
// @29:5144
  CFG3 \debug_csr_op_rd_data_2[20]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(debug_csr_op_rd_data_0_Z[20]),
	.C(mscratch_scratch[20]),
	.Y(debug_csr_op_rd_data_2_Z[20])
);
defparam \debug_csr_op_rd_data_2[20] .INIT=8'hEC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[20]  (
	.A(tdata2_match_data_1[20]),
	.B(time_count[20]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[20])
);
defparam \debug_csr_op_rd_data_1[20] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[29]  (
	.A(time_count[29]),
	.B(csr_priv_dpc_retr[29]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_1_Z[29])
);
defparam \debug_csr_op_rd_data_1[29] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[21]  (
	.A(time_count[21]),
	.B(mscratch_scratch[21]),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[21])
);
defparam \debug_csr_op_rd_data_1[21] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[18]  (
	.A(time_count[18]),
	.B(mscratch_scratch[18]),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[18])
);
defparam \debug_csr_op_rd_data_1[18] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[14]  (
	.A(time_count[14]),
	.B(mscratch_scratch[14]),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[14])
);
defparam \debug_csr_op_rd_data_1[14] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[13]  (
	.A(time_count[13]),
	.B(mscratch_scratch[13]),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(un1_u_miv_rv32_csr_decode_0_16),
	.Y(debug_csr_op_rd_data_1_Z[13])
);
defparam \debug_csr_op_rd_data_1[13] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_2[5]  (
	.A(un1_u_miv_rv32_csr_decode_0_0),
	.B(mscratch_rd_data_Z[5]),
	.C(csr_priv_dpc_retr[5]),
	.D(un1_u_miv_rv32_csr_decode_0_60),
	.Y(debug_csr_op_rd_data_2_Z[5])
);
defparam \debug_csr_op_rd_data_2[5] .INIT=16'hFFEC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[5]  (
	.A(tdata2_match_data_1[5]),
	.B(time_count[5]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[5])
);
defparam \debug_csr_op_rd_data_1[5] .INIT=16'hEAC0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[1]  (
	.A(time_count[1]),
	.B(csr_priv_dpc_retr[1]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_0),
	.Y(debug_csr_op_rd_data_1_Z[1])
);
defparam \debug_csr_op_rd_data_1[1] .INIT=16'hECA0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_2[24]  (
	.A(un1_u_miv_rv32_csr_decode_0_0),
	.B(mscratch_rd_data_Z[24]),
	.C(csr_priv_dpc_retr[24]),
	.D(un1_u_miv_rv32_csr_decode_0_58),
	.Y(debug_csr_op_rd_data_2_Z[24])
);
defparam \debug_csr_op_rd_data_2[24] .INIT=16'hFFEC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[24]  (
	.A(tdata2_match_data_1[24]),
	.B(time_count[24]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[24])
);
defparam \debug_csr_op_rd_data_1[24] .INIT=16'hEAC0;
// @29:5144
  CFG3 \debug_csr_op_rd_data_6[6]  (
	.A(csr_priv_mtvec_excpt_vec_retr[6]),
	.B(debug_csr_op_rd_data_3_Z[6]),
	.C(un1_u_miv_rv32_csr_decode_0_43),
	.Y(debug_csr_op_rd_data_6_Z[6])
);
defparam \debug_csr_op_rd_data_6[6] .INIT=8'hEC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_2[6]  (
	.A(un1_u_miv_rv32_csr_decode_0_1),
	.B(dpc_rd_data_Z[6]),
	.C(dcsr_cause[0]),
	.D(un1_u_miv_rv32_csr_decode_0_4),
	.Y(debug_csr_op_rd_data_2_Z[6])
);
defparam \debug_csr_op_rd_data_2[6] .INIT=16'hFFEC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_1[6]  (
	.A(tdata2_match_data_1[6]),
	.B(time_count[6]),
	.C(un1_u_miv_rv32_csr_decode_0_16),
	.D(un1_u_miv_rv32_csr_decode_0_3),
	.Y(debug_csr_op_rd_data_1_Z[6])
);
defparam \debug_csr_op_rd_data_1[6] .INIT=16'hEAC0;
// @29:2426
  CFG4 un4_exception_taken_RNIH0LNH (
	.A(debug_enter_retr_rep1),
	.B(un4_exception_taken_Z),
	.C(trace_priv_i),
	.D(machine_N_8),
	.Y(machine_N_4)
);
defparam un4_exception_taken_RNIH0LNH.INIT=16'hFF04;
// @29:2331
  CFG4 csr_op_wr_valid (
	.A(ex_retr_pipe_sw_csr_wr_op_retr[1]),
	.B(ex_retr_pipe_sw_csr_wr_op_retr[0]),
	.C(trace_priv_i),
	.D(lsu_flush),
	.Y(csr_op_wr_valid_1z)
);
defparam csr_op_wr_valid.INIT=16'h404F;
// @29:5144
  CFG4 \debug_csr_op_rd_data_9[3]  (
	.A(csr_priv_mtvec_excpt_vec_retr[3]),
	.B(debug_csr_op_rd_data_6_Z[3]),
	.C(debug_csr_op_rd_data_3_Z[3]),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(debug_csr_op_rd_data_9_Z[3])
);
defparam \debug_csr_op_rd_data_9[3] .INIT=16'hFEFC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_2[3]  (
	.A(un1_u_miv_rv32_csr_decode_0_16),
	.B(mstatus_rd_data_Z[3]),
	.C(time_count[3]),
	.D(un1_u_miv_rv32_csr_decode_0_60),
	.Y(debug_csr_op_rd_data_2_Z[3])
);
defparam \debug_csr_op_rd_data_2[3] .INIT=16'hFFEC;
// @29:5144
  CFG3 \debug_csr_op_rd_data_2[7]  (
	.A(un1_u_miv_rv32_csr_decode_0_56),
	.B(debug_csr_op_rd_data_0_Z[7]),
	.C(status_mpie),
	.Y(debug_csr_op_rd_data_2_Z[7])
);
defparam \debug_csr_op_rd_data_2[7] .INIT=8'hEC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_3[2]  (
	.A(un1_u_miv_rv32_csr_decode_0_16),
	.B(debug_csr_op_rd_data_1_Z[2]),
	.C(time_count[2]),
	.D(un1_u_miv_rv32_csr_decode_0_53),
	.Y(debug_csr_op_rd_data_3_Z[2])
);
defparam \debug_csr_op_rd_data_3[2] .INIT=16'hFFEC;
// @29:5144
  CFG3 \debug_csr_op_rd_data_3[8]  (
	.A(debug_csr_op_rd_data_1_Z[8]),
	.B(csr_priv_mtval[8]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_3_Z[8])
);
defparam \debug_csr_op_rd_data_3[8] .INIT=8'hEA;
// @29:5144
  CFG3 \debug_csr_op_rd_data_3[31]  (
	.A(debug_csr_op_rd_data_1_Z[31]),
	.B(csr_priv_mtval[31]),
	.C(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_3_Z[31])
);
defparam \debug_csr_op_rd_data_3[31] .INIT=8'hEA;
// @29:5144
  CFG4 \debug_csr_op_rd_data_7[12]  (
	.A(mscratch_scratch[12]),
	.B(un1_u_miv_rv32_csr_decode_0_37),
	.C(debug_csr_op_rd_data_2_Z[12]),
	.D(mtvec_rd_data_Z[12]),
	.Y(debug_csr_op_rd_data_7_Z[12])
);
defparam \debug_csr_op_rd_data_7[12] .INIT=16'hFFF8;
// @29:5144
  CFG4 \debug_csr_op_rd_data_3[12]  (
	.A(un1_u_miv_rv32_csr_decode_0_56),
	.B(tdata2_match_data_1[12]),
	.C(un1_u_miv_rv32_csr_decode_0_3),
	.D(utime_rd_data_Z[12]),
	.Y(debug_csr_op_rd_data_3_Z[12])
);
defparam \debug_csr_op_rd_data_3[12] .INIT=16'hFFEA;
// @29:5144
  CFG4 \debug_csr_op_rd_data_5[19]  (
	.A(debug_csr_op_rd_data_3_Z[19]),
	.B(debug_csr_op_rd_data_0_Z[19]),
	.C(csr_priv_mtval[19]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_5_Z[19])
);
defparam \debug_csr_op_rd_data_5[19] .INIT=16'hFEEE;
// @29:5144
  CFG4 \debug_csr_op_rd_data_6[25]  (
	.A(debug_csr_op_rd_data_4_Z[25]),
	.B(debug_csr_op_rd_data_1_Z[25]),
	.C(csr_priv_mtval[25]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_6_Z[25])
);
defparam \debug_csr_op_rd_data_6[25] .INIT=16'hFEEE;
// @29:5144
  CFG4 \debug_csr_op_rd_data_2[25]  (
	.A(un1_u_miv_rv32_csr_decode_0_16),
	.B(mscratch_rd_data_Z[25]),
	.C(time_count[25]),
	.D(un1_u_miv_rv32_csr_decode_0_53),
	.Y(debug_csr_op_rd_data_2_Z[25])
);
defparam \debug_csr_op_rd_data_2[25] .INIT=16'hFFEC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_5[17]  (
	.A(debug_csr_op_rd_data_3_Z[17]),
	.B(debug_csr_op_rd_data_0_Z[17]),
	.C(csr_priv_mtval[17]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_5_Z[17])
);
defparam \debug_csr_op_rd_data_5[17] .INIT=16'hFEEE;
// @29:5144
  CFG4 \debug_csr_op_rd_data_5[28]  (
	.A(debug_csr_op_rd_data_3_Z[28]),
	.B(debug_csr_op_rd_data_0_Z[28]),
	.C(csr_priv_mtval[28]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_5_Z[28])
);
defparam \debug_csr_op_rd_data_5[28] .INIT=16'hFEEE;
// @29:5144
  CFG4 \debug_csr_op_rd_data_7[29]  (
	.A(debug_csr_op_rd_data_5_Z[29]),
	.B(debug_csr_op_rd_data_2_Z[29]),
	.C(csr_priv_mtval[29]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_7_Z[29])
);
defparam \debug_csr_op_rd_data_7[29] .INIT=16'hFEEE;
// @29:5144
  CFG3 \debug_csr_op_rd_data_3[29]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(debug_csr_op_rd_data_1_Z[29]),
	.C(mscratch_scratch[29]),
	.Y(debug_csr_op_rd_data_3_Z[29])
);
defparam \debug_csr_op_rd_data_3[29] .INIT=8'hEC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_5[21]  (
	.A(debug_csr_op_rd_data_3_Z[21]),
	.B(debug_csr_op_rd_data_0_Z[21]),
	.C(csr_priv_mtval[21]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_5_Z[21])
);
defparam \debug_csr_op_rd_data_5[21] .INIT=16'hFEEE;
// @29:5144
  CFG4 \debug_csr_op_rd_data_5[18]  (
	.A(debug_csr_op_rd_data_3_Z[18]),
	.B(debug_csr_op_rd_data_0_Z[18]),
	.C(csr_priv_mtval[18]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_5_Z[18])
);
defparam \debug_csr_op_rd_data_5[18] .INIT=16'hFEEE;
// @29:5144
  CFG4 \debug_csr_op_rd_data_5[14]  (
	.A(debug_csr_op_rd_data_3_Z[14]),
	.B(debug_csr_op_rd_data_0_Z[14]),
	.C(csr_priv_mtval[14]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_5_Z[14])
);
defparam \debug_csr_op_rd_data_5[14] .INIT=16'hFEEE;
// @29:5144
  CFG4 \debug_csr_op_rd_data_5[13]  (
	.A(debug_csr_op_rd_data_3_Z[13]),
	.B(debug_csr_op_rd_data_0_Z[13]),
	.C(csr_priv_mtval[13]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_5_Z[13])
);
defparam \debug_csr_op_rd_data_5[13] .INIT=16'hFEEE;
// @29:5144
  CFG3 \debug_csr_op_rd_data_3[1]  (
	.A(un1_u_miv_rv32_csr_decode_0_37),
	.B(debug_csr_op_rd_data_1_Z[1]),
	.C(mscratch_scratch[1]),
	.Y(debug_csr_op_rd_data_3_Z[1])
);
defparam \debug_csr_op_rd_data_3[1] .INIT=8'hEC;
// @29:2426
  CFG4 machine_m2_e (
	.A(gpr_N_3_mux_0),
	.B(d_N_3_mux_3),
	.C(instr_completing_retr_i_a2_0_0),
	.D(lsu_resp_valid),
	.Y(machine_m2_e_Z)
);
defparam machine_m2_e.INIT=16'h10B0;
// @29:5144
  CFG4 \debug_csr_op_rd_data_7[7]  (
	.A(un1_u_miv_rv32_csr_decode_0_50),
	.B(ie_mtie),
	.C(debug_csr_op_rd_data_1_Z[7]),
	.D(debug_csr_op_rd_data_3_Z[7]),
	.Y(debug_csr_op_rd_data_7_Z[7])
);
defparam \debug_csr_op_rd_data_7[7] .INIT=16'hFFF8;
// @29:5144
  CFG4 \debug_csr_op_rd_data_7[1]  (
	.A(debug_csr_op_rd_data_5_Z[1]),
	.B(debug_csr_op_rd_data_2_Z[1]),
	.C(csr_priv_mtval[1]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_7_Z[1])
);
defparam \debug_csr_op_rd_data_7[1] .INIT=16'hFEEE;
// @29:5144
  CFG4 \debug_csr_op_rd_data_8[11]  (
	.A(debug_csr_op_rd_data_2_Z[11]),
	.B(debug_csr_op_rd_data_6_Z[11]),
	.C(csr_priv_mtvec_epc_retr[11]),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_8_Z[11])
);
defparam \debug_csr_op_rd_data_8[11] .INIT=16'hFEEE;
// @29:5144
  CFG4 \debug_csr_op_rd_data_7[11]  (
	.A(un1_u_miv_rv32_csr_decode_0_50),
	.B(ie_meie),
	.C(debug_csr_op_rd_data_1_Z[11]),
	.D(debug_csr_op_rd_data_3_Z[11]),
	.Y(debug_csr_op_rd_data_7_Z[11])
);
defparam \debug_csr_op_rd_data_7[11] .INIT=16'hFFF8;
// @29:5144
  CFG4 \debug_csr_op_rd_data_6[8]  (
	.A(mscratch_scratch[8]),
	.B(debug_csr_op_rd_data_545_Z),
	.C(un1_u_miv_rv32_csr_decode_0_37),
	.D(debug_csr_op_rd_data_3_Z[8]),
	.Y(debug_csr_op_rd_data_6_Z[8])
);
defparam \debug_csr_op_rd_data_6[8] .INIT=16'hFFEC;
// @29:5144
  CFG4 \debug_csr_op_rd_data_6[26]  (
	.A(debug_csr_op_rd_data_4_Z[26]),
	.B(debug_csr_op_rd_data_1_Z[26]),
	.C(csr_priv_mtval[26]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_6_Z[26])
);
defparam \debug_csr_op_rd_data_6[26] .INIT=16'hFEEE;
// @29:5144
  CFG4 \debug_csr_op_rd_data_6[27]  (
	.A(debug_csr_op_rd_data_4_Z[27]),
	.B(debug_csr_op_rd_data_1_Z[27]),
	.C(csr_priv_mtval[27]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_6_Z[27])
);
defparam \debug_csr_op_rd_data_6[27] .INIT=16'hFEEE;
// @29:5144
  CFG4 \debug_csr_op_rd_data_6[16]  (
	.A(debug_csr_op_rd_data_4_Z[16]),
	.B(debug_csr_op_rd_data_1_Z[16]),
	.C(csr_priv_mtval[16]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_6_Z[16])
);
defparam \debug_csr_op_rd_data_6[16] .INIT=16'hFEEE;
// @29:5144
  CFG4 \debug_csr_op_rd_data_6[20]  (
	.A(debug_csr_op_rd_data_4_Z[20]),
	.B(debug_csr_op_rd_data_1_Z[20]),
	.C(csr_priv_mtval[20]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_6_Z[20])
);
defparam \debug_csr_op_rd_data_6[20] .INIT=16'hFEEE;
// @29:5144
  CFG4 \debug_csr_op_rd_data_6[5]  (
	.A(debug_csr_op_rd_data_4_Z[5]),
	.B(debug_csr_op_rd_data_1_Z[5]),
	.C(csr_priv_mtval[5]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_6_Z[5])
);
defparam \debug_csr_op_rd_data_6[5] .INIT=16'hFEEE;
// @29:5144
  CFG4 \debug_csr_op_rd_data_6[24]  (
	.A(debug_csr_op_rd_data_4_Z[24]),
	.B(debug_csr_op_rd_data_1_Z[24]),
	.C(csr_priv_mtval[24]),
	.D(un1_u_miv_rv32_csr_decode_0_40),
	.Y(debug_csr_op_rd_data_6_Z[24])
);
defparam \debug_csr_op_rd_data_6[24] .INIT=16'hFEEE;
// @29:5144
  CFG4 \debug_csr_op_rd_data[14]  (
	.A(csr_priv_mtvec_excpt_vec_retr[14]),
	.B(debug_csr_op_rd_data_1_Z[14]),
	.C(debug_csr_op_rd_data_5_Z[14]),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(sw_csr_rd_data_retr[14])
);
defparam \debug_csr_op_rd_data[14] .INIT=16'hFEFC;
// @29:5144
  CFG4 \debug_csr_op_rd_data[13]  (
	.A(csr_priv_mtvec_excpt_vec_retr[13]),
	.B(debug_csr_op_rd_data_1_Z[13]),
	.C(debug_csr_op_rd_data_5_Z[13]),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(sw_csr_rd_data_retr[13])
);
defparam \debug_csr_op_rd_data[13] .INIT=16'hFEFC;
// @29:5144
  CFG4 \debug_csr_op_rd_data[4]  (
	.A(debug_csr_op_rd_data_1_Z[4]),
	.B(debug_csr_op_rd_data_3_Z[4]),
	.C(debug_csr_op_rd_data_4_Z[4]),
	.D(debug_csr_op_rd_data_2_Z[4]),
	.Y(sw_csr_rd_data_retr[4])
);
defparam \debug_csr_op_rd_data[4] .INIT=16'hFFFE;
// @29:5144
  CFG4 \debug_csr_op_rd_data[23]  (
	.A(debug_csr_op_rd_data_1_Z[23]),
	.B(debug_csr_op_rd_data_3_Z[23]),
	.C(debug_csr_op_rd_data_2_Z[23]),
	.D(debug_csr_op_rd_data_4_Z[23]),
	.Y(sw_csr_rd_data_retr[23])
);
defparam \debug_csr_op_rd_data[23] .INIT=16'hFFFE;
// @29:5144
  CFG4 \debug_csr_op_rd_data[28]  (
	.A(csr_priv_mtvec_excpt_vec_retr[28]),
	.B(debug_csr_op_rd_data_1_Z[28]),
	.C(debug_csr_op_rd_data_5_Z[28]),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(sw_csr_rd_data_retr[28])
);
defparam \debug_csr_op_rd_data[28] .INIT=16'hFEFC;
// @29:5144
  CFG4 \debug_csr_op_rd_data[21]  (
	.A(csr_priv_mtvec_excpt_vec_retr[21]),
	.B(debug_csr_op_rd_data_1_Z[21]),
	.C(debug_csr_op_rd_data_5_Z[21]),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(sw_csr_rd_data_retr[21])
);
defparam \debug_csr_op_rd_data[21] .INIT=16'hFEFC;
// @29:5144
  CFG4 \debug_csr_op_rd_data[18]  (
	.A(csr_priv_mtvec_excpt_vec_retr[18]),
	.B(debug_csr_op_rd_data_1_Z[18]),
	.C(debug_csr_op_rd_data_5_Z[18]),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(sw_csr_rd_data_retr[18])
);
defparam \debug_csr_op_rd_data[18] .INIT=16'hFEFC;
// @29:5144
  CFG4 \debug_csr_op_rd_data[19]  (
	.A(csr_priv_mtvec_excpt_vec_retr[19]),
	.B(debug_csr_op_rd_data_1_Z[19]),
	.C(debug_csr_op_rd_data_5_Z[19]),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(sw_csr_rd_data_retr[19])
);
defparam \debug_csr_op_rd_data[19] .INIT=16'hFEFC;
// @29:5144
  CFG4 \debug_csr_op_rd_data[17]  (
	.A(csr_priv_mtvec_excpt_vec_retr[17]),
	.B(debug_csr_op_rd_data_1_Z[17]),
	.C(debug_csr_op_rd_data_5_Z[17]),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(sw_csr_rd_data_retr[17])
);
defparam \debug_csr_op_rd_data[17] .INIT=16'hFEFC;
// @29:4550
  CFG3 \gen_tdata1_2.trigger_match[0]  (
	.A(un2_trigger_iaddr_match_0_data_tmp[15]),
	.B(trigger_op_addr_valid_de),
	.C(tdata1_mcontrol_execute),
	.Y(trigger_req_de[0])
);
defparam \gen_tdata1_2.trigger_match[0] .INIT=8'h40;
// @29:4550
  CFG3 \gen_tdata1_2.trigger_match[1]  (
	.A(tdata2_match_data[6]),
	.B(un5_trigger_iaddr_match_0_data_tmp[15]),
	.C(trigger_op_addr_valid_de),
	.Y(trigger_req_de[1])
);
defparam \gen_tdata1_2.trigger_match[1] .INIT=8'h20;
// @29:5144
  CFG4 \debug_csr_op_rd_data[22]  (
	.A(debug_csr_op_rd_data_1_Z[22]),
	.B(debug_csr_op_rd_data_3_Z[22]),
	.C(debug_csr_op_rd_data_2_Z[22]),
	.D(debug_csr_op_rd_data_4_Z[22]),
	.Y(sw_csr_rd_data_retr[22])
);
defparam \debug_csr_op_rd_data[22] .INIT=16'hFFFE;
// @29:4941
  CFG4 \gen_debug.step_debug_enter_pending6  (
	.A(debug_enter_retr),
	.B(set_step_debug_enter_pending_0),
	.C(N_3733_i),
	.D(de_ex_pipe_implicit_pseudo_instr_ex_2),
	.Y(step_debug_enter_pending6)
);
defparam \gen_debug.step_debug_enter_pending6 .INIT=16'hAAEA;
// @29:5144
  CFG4 \debug_csr_op_rd_data_8[7]  (
	.A(debug_csr_op_rd_data_2_Z[7]),
	.B(debug_csr_op_rd_data_6_Z[7]),
	.C(csr_priv_mtvec_epc_retr[7]),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_8_Z[7])
);
defparam \debug_csr_op_rd_data_8[7] .INIT=16'hFEEE;
// @29:5144
  CFG4 \debug_csr_op_rd_data_9[2]  (
	.A(debug_csr_op_rd_data_3_Z[2]),
	.B(debug_csr_op_rd_data_7_Z[2]),
	.C(csr_priv_mtvec_epc_retr[2]),
	.D(un1_u_miv_rv32_csr_decode_0_42),
	.Y(debug_csr_op_rd_data_9_Z[2])
);
defparam \debug_csr_op_rd_data_9[2] .INIT=16'hFEEE;
// @29:5144
  CFG4 \debug_csr_op_rd_data[10]  (
	.A(debug_csr_op_rd_data_0_Z[10]),
	.B(debug_csr_op_rd_data_4_Z[10]),
	.C(debug_csr_op_rd_data_1_Z[10]),
	.D(debug_csr_op_rd_data_5_Z[10]),
	.Y(sw_csr_rd_data_retr[10])
);
defparam \debug_csr_op_rd_data[10] .INIT=16'hFFFE;
// @29:5144
  CFG4 \debug_csr_op_rd_data[9]  (
	.A(debug_csr_op_rd_data_1_Z[9]),
	.B(debug_csr_op_rd_data_6_Z[9]),
	.C(debug_csr_op_rd_data_5_Z[9]),
	.D(debug_csr_op_rd_data_2_Z[9]),
	.Y(sw_csr_rd_data_retr[9])
);
defparam \debug_csr_op_rd_data[9] .INIT=16'hFFFE;
// @29:5144
  CFG4 \debug_csr_op_rd_data[8]  (
	.A(debug_csr_op_rd_data_5_Z[8]),
	.B(debug_csr_op_rd_data_6_Z[8]),
	.C(mepc_rd_data_Z[8]),
	.D(debug_csr_op_rd_data_0_Z[8]),
	.Y(sw_csr_rd_data_retr[8])
);
defparam \debug_csr_op_rd_data[8] .INIT=16'hFFFE;
// @29:5144
  CFG4 \debug_csr_op_rd_data[5]  (
	.A(debug_csr_op_rd_data_2_Z[5]),
	.B(csr_priv_mtvec_excpt_vec_retr[5]),
	.C(debug_csr_op_rd_data_6_Z[5]),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(sw_csr_rd_data_retr[5])
);
defparam \debug_csr_op_rd_data[5] .INIT=16'hFEFA;
// @29:5144
  CFG4 \debug_csr_op_rd_data[6]  (
	.A(debug_csr_op_rd_data_1_Z[6]),
	.B(debug_csr_op_rd_data_6_Z[6]),
	.C(debug_csr_op_rd_data_5_Z[6]),
	.D(debug_csr_op_rd_data_2_Z[6]),
	.Y(sw_csr_rd_data_retr[6])
);
defparam \debug_csr_op_rd_data[6] .INIT=16'hFFFE;
// @29:5144
  CFG4 \debug_csr_op_rd_data[24]  (
	.A(debug_csr_op_rd_data_2_Z[24]),
	.B(csr_priv_mtvec_excpt_vec_retr[24]),
	.C(debug_csr_op_rd_data_6_Z[24]),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(sw_csr_rd_data_retr[24])
);
defparam \debug_csr_op_rd_data[24] .INIT=16'hFEFA;
// @29:5144
  CFG4 \debug_csr_op_rd_data[25]  (
	.A(csr_priv_mtvec_excpt_vec_retr[25]),
	.B(debug_csr_op_rd_data_2_Z[25]),
	.C(debug_csr_op_rd_data_6_Z[25]),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(sw_csr_rd_data_retr[25])
);
defparam \debug_csr_op_rd_data[25] .INIT=16'hFEFC;
// @29:5144
  CFG4 \debug_csr_op_rd_data[26]  (
	.A(debug_csr_op_rd_data_2_Z[26]),
	.B(csr_priv_mtvec_excpt_vec_retr[26]),
	.C(debug_csr_op_rd_data_6_Z[26]),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(sw_csr_rd_data_retr[26])
);
defparam \debug_csr_op_rd_data[26] .INIT=16'hFEFA;
// @29:5144
  CFG4 \debug_csr_op_rd_data[27]  (
	.A(debug_csr_op_rd_data_2_Z[27]),
	.B(csr_priv_mtvec_excpt_vec_retr[27]),
	.C(debug_csr_op_rd_data_6_Z[27]),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(sw_csr_rd_data_retr[27])
);
defparam \debug_csr_op_rd_data[27] .INIT=16'hFEFA;
// @29:5144
  CFG4 \debug_csr_op_rd_data[29]  (
	.A(csr_priv_mtvec_excpt_vec_retr[29]),
	.B(debug_csr_op_rd_data_3_Z[29]),
	.C(debug_csr_op_rd_data_7_Z[29]),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(sw_csr_rd_data_retr[29])
);
defparam \debug_csr_op_rd_data[29] .INIT=16'hFEFC;
// @29:5144
  CFG4 \debug_csr_op_rd_data[30]  (
	.A(debug_csr_op_rd_data_1_Z[30]),
	.B(debug_csr_op_rd_data_6_Z[30]),
	.C(debug_csr_op_rd_data_2_Z[30]),
	.D(debug_csr_op_rd_data_5_Z[30]),
	.Y(sw_csr_rd_data_retr[30])
);
defparam \debug_csr_op_rd_data[30] .INIT=16'hFFFE;
// @29:5144
  CFG4 \debug_csr_op_rd_data[31]  (
	.A(debug_csr_op_rd_data_2_Z[31]),
	.B(debug_csr_op_rd_data_4_Z[31]),
	.C(debug_csr_op_rd_data_3_Z[31]),
	.D(debug_csr_op_rd_data_5_Z[31]),
	.Y(sw_csr_rd_data_retr[31])
);
defparam \debug_csr_op_rd_data[31] .INIT=16'hFFFE;
// @29:5144
  CFG4 \debug_csr_op_rd_data[16]  (
	.A(debug_csr_op_rd_data_2_Z[16]),
	.B(csr_priv_mtvec_excpt_vec_retr[16]),
	.C(debug_csr_op_rd_data_6_Z[16]),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(sw_csr_rd_data_retr[16])
);
defparam \debug_csr_op_rd_data[16] .INIT=16'hFEFA;
// @29:5144
  CFG4 \debug_csr_op_rd_data[20]  (
	.A(debug_csr_op_rd_data_2_Z[20]),
	.B(csr_priv_mtvec_excpt_vec_retr[20]),
	.C(debug_csr_op_rd_data_6_Z[20]),
	.D(un1_u_miv_rv32_csr_decode_0_43),
	.Y(sw_csr_rd_data_retr[20])
);
defparam \debug_csr_op_rd_data[20] .INIT=16'hFEFA;
// @29:5144
  CFG4 \debug_csr_op_rd_data[1]  (
	.A(debug_csr_op_rd_data_3_Z[1]),
	.B(debug_csr_op_rd_data_7_Z[1]),
	.C(time_count[33]),
	.D(un1_u_miv_rv32_csr_decode_0_15),
	.Y(sw_csr_rd_data_retr[1])
);
defparam \debug_csr_op_rd_data[1] .INIT=16'hFEEE;
// @29:5144
  CFG4 \debug_csr_op_rd_data[15]  (
	.A(debug_csr_op_rd_data_0_Z[15]),
	.B(debug_csr_op_rd_data_4_Z[15]),
	.C(debug_csr_op_rd_data_1_Z[15]),
	.D(debug_csr_op_rd_data_5_Z[15]),
	.Y(sw_csr_rd_data_retr[15])
);
defparam \debug_csr_op_rd_data[15] .INIT=16'hFFFE;
// @29:2484
  CFG4 csr_priv_soft_reset_taken_0_RNIFVAJT1 (
	.A(csr_N_9_mux),
	.B(csr_priv_soft_reset_taken_0_Z),
	.C(lsu_resp_valid),
	.D(d_N_5_0),
	.Y(csr_priv_soft_reset_taken)
);
defparam csr_priv_soft_reset_taken_0_RNIFVAJT1.INIT=16'hA0E4;
// @29:4299
  CFG4 \gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata1_mcontrol_execute_wr_en  (
	.A(dcsr_debugger_wr_sel_0),
	.B(tdata1_sw_rd_sel_7),
	.C(mepc_sw_wr_sel_3),
	.D(un1_u_miv_rv32_csr_decode_0_2_3),
	.Y(machine_sw_wr_tdata1_mcontrol_execute_wr_en)
);
defparam \gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata1_mcontrol_execute_wr_en .INIT=16'h8000;
// @29:5144
  CFG4 \debug_csr_op_rd_data[12]  (
	.A(debug_csr_op_rd_data_6_Z[12]),
	.B(mtval_rd_data_Z[12]),
	.C(debug_csr_op_rd_data_7_Z[12]),
	.D(debug_csr_op_rd_data_3_Z[12]),
	.Y(sw_csr_rd_data_retr[12])
);
defparam \debug_csr_op_rd_data[12] .INIT=16'hFFFE;
// @29:4966
  CFG3 \gen_debug.trigger_debug_enter_pending6  (
	.A(lsu_flush),
	.B(trigger_req_de[0]),
	.C(trigger_req_de[1]),
	.Y(trigger_debug_enter_pending6)
);
defparam \gen_debug.trigger_debug_enter_pending6 .INIT=8'hFE;
// @29:5144
  CFG4 \debug_csr_op_rd_data[2]  (
	.A(debug_csr_op_rd_data_4_Z[2]),
	.B(mcause_rd_data_Z[2]),
	.C(debug_csr_op_rd_data_9_Z[2]),
	.D(debug_csr_op_rd_data_2_Z[2]),
	.Y(sw_csr_rd_data_retr[2])
);
defparam \debug_csr_op_rd_data[2] .INIT=16'hFFFE;
// @29:2484
  CFG4 un1_soft_reset_taken_retr_d_0_1_RNIP8OS72 (
	.A(un1_soft_reset_taken_retr_d_0_1_Z),
	.B(instr_completing_retr_i_o2_1),
	.C(csr_priv_soft_reset_taken),
	.D(lsu_resp_valid),
	.Y(formal_trace_reset_taken)
);
defparam un1_soft_reset_taken_retr_d_0_1_RNIP8OS72.INIT=16'hB0A0;
// @29:4702
  CFG4 \gen_debug.init_wr_dcsr_step_en  (
	.A(debug_reset_pending),
	.B(stage_state_retr),
	.C(debug_enter_req_de),
	.D(N_134),
	.Y(init_wr_dcsr_step_en)
);
defparam \gen_debug.init_wr_dcsr_step_en .INIT=16'h020A;
// @29:5144
  CFG4 \debug_csr_op_rd_data[7]  (
	.A(mip_rd_data_0_Z[7]),
	.B(debug_csr_op_rd_data_7_Z[7]),
	.C(debug_csr_op_rd_data_8_Z[7]),
	.D(N_134),
	.Y(sw_csr_rd_data_retr[7])
);
defparam \debug_csr_op_rd_data[7] .INIT=16'hFCFE;
// @29:4710
  CFG3 \gen_debug.debug_active_retr5  (
	.A(stage_state_retr),
	.B(debug_enter_req_de),
	.C(N_134),
	.Y(debug_active_retr5)
);
defparam \gen_debug.debug_active_retr5 .INIT=8'h13;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[17]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[17]),
	.C(sw_csr_rd_data_retr[17]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[17])
);
defparam \csr_op_wr_data_1_2_0[17] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[18]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[18]),
	.C(sw_csr_rd_data_retr[18]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[18])
);
defparam \csr_op_wr_data_1_2_0[18] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[21]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[21]),
	.C(sw_csr_rd_data_retr[21]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[21])
);
defparam \csr_op_wr_data_1_2_0[21] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[22]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[22]),
	.C(sw_csr_rd_data_retr[22]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[22])
);
defparam \csr_op_wr_data_1_2_0[22] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[13]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[13]),
	.C(sw_csr_rd_data_retr[13]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[13])
);
defparam \csr_op_wr_data_1_2_0[13] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[4]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[4]),
	.C(sw_csr_rd_data_retr[4]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[4])
);
defparam \csr_op_wr_data_1_2_0[4] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[19]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[19]),
	.C(sw_csr_rd_data_retr[19]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[19])
);
defparam \csr_op_wr_data_1_2_0[19] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[28]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[28]),
	.C(sw_csr_rd_data_retr[28]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[28])
);
defparam \csr_op_wr_data_1_2_0[28] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[14]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[14]),
	.C(sw_csr_rd_data_retr[14]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[14])
);
defparam \csr_op_wr_data_1_2_0[14] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[23]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[23]),
	.C(sw_csr_rd_data_retr[23]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[23])
);
defparam \csr_op_wr_data_1_2_0[23] .INIT=16'h7400;
// @29:5144
  CFG4 \debug_csr_op_rd_data[3]  (
	.A(interrupt_captured_sw),
	.B(un1_u_miv_rv32_csr_decode_0_47),
	.C(debug_csr_op_rd_data_10_Z[3]),
	.D(interrupt_could_commit),
	.Y(sw_csr_rd_data_retr[3])
);
defparam \debug_csr_op_rd_data[3] .INIT=16'hF8F0;
// @29:5707
  CFG4 un4_exception_taken_RNIN7OB94 (
	.A(r_N_8),
	.B(machine_N_7_i_1),
	.C(interrupt_taken_timer),
	.D(machine_N_5),
	.Y(machine_implicit_wr_mtval_tval_wr_en)
);
defparam un4_exception_taken_RNIN7OB94.INIT=16'hFFF4;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[25]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[25]),
	.C(sw_csr_rd_data_retr[25]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[25])
);
defparam \csr_op_wr_data_1_2_0[25] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[24]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[24]),
	.C(sw_csr_rd_data_retr[24]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[24])
);
defparam \csr_op_wr_data_1_2_0[24] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[27]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[27]),
	.C(sw_csr_rd_data_retr[27]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[27])
);
defparam \csr_op_wr_data_1_2_0[27] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[20]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[20]),
	.C(sw_csr_rd_data_retr[20]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[20])
);
defparam \csr_op_wr_data_1_2_0[20] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[29]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[29]),
	.C(sw_csr_rd_data_retr[29]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[29])
);
defparam \csr_op_wr_data_1_2_0[29] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[30]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[30]),
	.C(sw_csr_rd_data_retr[30]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[30])
);
defparam \csr_op_wr_data_1_2_0[30] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[26]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[26]),
	.C(sw_csr_rd_data_retr[26]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[26])
);
defparam \csr_op_wr_data_1_2_0[26] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[15]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[15]),
	.C(sw_csr_rd_data_retr[15]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[15])
);
defparam \csr_op_wr_data_1_2_0[15] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[31]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[31]),
	.C(sw_csr_rd_data_retr[31]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[31])
);
defparam \csr_op_wr_data_1_2_0[31] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[0]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[0]),
	.C(sw_csr_rd_data_retr[0]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[0])
);
defparam \csr_op_wr_data_1_2_0[0] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[16]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[16]),
	.C(sw_csr_rd_data_retr[16]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[16])
);
defparam \csr_op_wr_data_1_2_0[16] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[9]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[9]),
	.C(sw_csr_rd_data_retr[9]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[9])
);
defparam \csr_op_wr_data_1_2_0[9] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[5]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[5]),
	.C(sw_csr_rd_data_retr[5]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[5])
);
defparam \csr_op_wr_data_1_2_0[5] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[8]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[8]),
	.C(sw_csr_rd_data_retr[8]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[8])
);
defparam \csr_op_wr_data_1_2_0[8] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[1]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[1]),
	.C(sw_csr_rd_data_retr[1]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[1])
);
defparam \csr_op_wr_data_1_2_0[1] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[6]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[6]),
	.C(sw_csr_rd_data_retr[6]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[6])
);
defparam \csr_op_wr_data_1_2_0[6] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[10]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[10]),
	.C(sw_csr_rd_data_retr[10]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[10])
);
defparam \csr_op_wr_data_1_2_0[10] .INIT=16'h7400;
// @29:5144
  CFG4 \debug_csr_op_rd_data[11]  (
	.A(un1_u_miv_rv32_csr_decode_0_47),
	.B(debug_csr_op_rd_data_7_Z[11]),
	.C(debug_csr_op_rd_data_8_Z[11]),
	.D(base_irq_p_ext),
	.Y(sw_csr_rd_data_retr[11])
);
defparam \debug_csr_op_rd_data[11] .INIT=16'hFEFC;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[2]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[2]),
	.C(sw_csr_rd_data_retr[2]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[2])
);
defparam \csr_op_wr_data_1_2_0[2] .INIT=16'h7400;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[12]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[12]),
	.C(sw_csr_rd_data_retr[12]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[12])
);
defparam \csr_op_wr_data_1_2_0[12] .INIT=16'h7400;
// @29:3399
  CFG2 un32_mtvec_warl_wr_enlto15_5 (
	.A(csr_op_wr_data_1[22]),
	.B(csr_op_wr_data_1[23]),
	.Y(un32_mtvec_warl_wr_enlto15_5_Z)
);
defparam un32_mtvec_warl_wr_enlto15_5.INIT=4'h8;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[7]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[7]),
	.C(sw_csr_rd_data_retr[7]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[7])
);
defparam \csr_op_wr_data_1_2_0[7] .INIT=16'h7400;
// @29:3396
  CFG2 \un3_mtvec_warl_wr_en_1[0]  (
	.A(csr_op_wr_data_1[30]),
	.B(csr_op_wr_data_1[29]),
	.Y(un3_mtvec_warl_wr_en_1_Z[0])
);
defparam \un3_mtvec_warl_wr_en_1[0] .INIT=4'h1;
// @29:1850
  CFG4 un17_trap_val (
	.A(excpt_ebreak_Z),
	.B(un17_trap_val_0_Z),
	.C(un1_interrupt_taken_ext_i),
	.D(interrupt_taken_timer),
	.Y(un17_trap_val_1z)
);
defparam un17_trap_val.INIT=16'h0004;
// @29:1851
  CFG3 un7_trap_val (
	.A(illegal_instr_retr),
	.B(interrupt_taken_timer),
	.C(un1_interrupt_taken_ext_i),
	.Y(un7_trap_val_1z)
);
defparam un7_trap_val.INIT=8'h02;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[3]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[3]),
	.C(sw_csr_rd_data_retr[3]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[3])
);
defparam \csr_op_wr_data_1_2_0[3] .INIT=16'h7400;
// @29:3396
  CFG4 \un3_mtvec_warl_wr_en_3[0]  (
	.A(csr_op_wr_data_1[31]),
	.B(un3_mtvec_warl_wr_en_1_Z[0]),
	.C(mtvec_sw_rd_sel_1),
	.D(csr_op_wr_data_1[28]),
	.Y(un3_mtvec_warl_wr_en_3_0)
);
defparam \un3_mtvec_warl_wr_en_3[0] .INIT=16'h0080;
// @29:3399
  CFG4 un32_mtvec_warl_wr_enlto15_8 (
	.A(csr_op_wr_data_1[15]),
	.B(csr_op_wr_data_1[20]),
	.C(csr_op_wr_data_1[21]),
	.D(csr_op_wr_data_1[14]),
	.Y(un32_mtvec_warl_wr_enlto15_8_Z)
);
defparam un32_mtvec_warl_wr_enlto15_8.INIT=16'hC080;
// @29:3399
  CFG4 un32_mtvec_warl_wr_enlto15_7 (
	.A(csr_op_wr_data_1[27]),
	.B(csr_op_wr_data_1[26]),
	.C(csr_op_wr_data_1[25]),
	.D(csr_op_wr_data_1[24]),
	.Y(un32_mtvec_warl_wr_enlto15_7_Z)
);
defparam un32_mtvec_warl_wr_enlto15_7.INIT=16'h8000;
// @29:3399
  CFG4 un32_mtvec_warl_wr_enlto15_6 (
	.A(csr_op_wr_data_1[19]),
	.B(csr_op_wr_data_1[18]),
	.C(csr_op_wr_data_1[17]),
	.D(csr_op_wr_data_1[16]),
	.Y(un32_mtvec_warl_wr_enlto15_6_Z)
);
defparam un32_mtvec_warl_wr_enlto15_6.INIT=16'h8000;
// @29:1850
  CFG4 un23_trap_val (
	.A(excpt_ebreak_Z),
	.B(un17_trap_val_0_Z),
	.C(cause_excpt_code_irq_0),
	.D(lsu_resp_ld_addr_misalign),
	.Y(un29_trap_val)
);
defparam un23_trap_val.INIT=16'h0004;
// @29:2329
  CFG4 \csr_op_wr_data_1_2_0[11]  (
	.A(N_1233_i),
	.B(ex_retr_pipe_exu_result_retr[11]),
	.C(sw_csr_rd_data_retr[11]),
	.D(csr_op_wr_data_1_sn_N_4),
	.Y(csr_op_wr_data_1_2[11])
);
defparam \csr_op_wr_data_1_2_0[11] .INIT=16'h7400;
// @29:1850
  CFG4 un41_trap_val (
	.A(ex_retr_pipe_i_access_mem_error_retr),
	.B(stage_state_retr),
	.C(lsu_resp_access_mem_error),
	.D(un29_trap_val),
	.Y(un41_trap_val_1z)
);
defparam un41_trap_val.INIT=16'h0700;
// @29:3399
  CFG4 un32_mtvec_warl_wr_enlto15 (
	.A(un32_mtvec_warl_wr_enlto15_8_Z),
	.B(un32_mtvec_warl_wr_enlto15_7_Z),
	.C(un32_mtvec_warl_wr_enlto15_6_Z),
	.D(un32_mtvec_warl_wr_enlto15_5_Z),
	.Y(un32_mtvec_warl_wr_enlt18)
);
defparam un32_mtvec_warl_wr_enlto15.INIT=16'h8000;
// @29:2448
  CFG4 un1_excpt_i_access_fault (
	.A(ex_retr_pipe_i_access_mem_error_retr),
	.B(stage_state_retr),
	.C(N_597_1),
	.D(un29_trap_val),
	.Y(un1_excpt_i_access_fault_1z)
);
defparam un1_excpt_i_access_fault.INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_4 */

module miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968 (
  csr_op_wr_data_1,
  un1_u_miv_rv32_csr_decode_0_1_0,
  ex_retr_pipe_curr_pc_retr,
  csr_priv_dpc_retr,
  debug_enter_retr,
  implicit_wr_dpc_pc_en,
  resetn,
  formal_trace_reset_taken,
  clk
)
;
input [31:0] csr_op_wr_data_1 ;
input un1_u_miv_rv32_csr_decode_0_1_0 ;
input [31:0] ex_retr_pipe_curr_pc_retr ;
output [31:0] csr_priv_dpc_retr ;
input debug_enter_retr ;
input implicit_wr_dpc_pc_en ;
input resetn ;
input formal_trace_reset_taken ;
input clk ;
wire un1_u_miv_rv32_csr_decode_0_1_0 ;
wire debug_enter_retr ;
wire implicit_wr_dpc_pc_en ;
wire resetn ;
wire formal_trace_reset_taken ;
wire clk ;
wire VCC ;
wire N_780 ;
wire wr_en_data_or_Z ;
wire GND ;
wire N_3560_i ;
wire N_779 ;
wire N_778 ;
wire N_777 ;
wire N_776 ;
wire N_775 ;
wire N_774 ;
wire N_773 ;
wire N_772 ;
wire N_771 ;
wire N_770 ;
wire N_769 ;
wire N_768 ;
wire N_767 ;
wire N_766 ;
wire N_765 ;
wire N_764 ;
wire N_763 ;
wire N_762 ;
wire N_761 ;
wire N_760 ;
wire N_759 ;
wire N_758 ;
wire N_757 ;
wire N_756 ;
wire N_755 ;
wire N_754 ;
wire N_753 ;
wire N_752 ;
wire N_751 ;
wire N_750 ;
wire N_749 ;
wire N_751_2 ;
wire N_764_2 ;
wire N_777_2 ;
wire N_768_2 ;
wire N_769_2 ;
wire N_756_2 ;
wire N_760_2 ;
wire N_775_2 ;
wire N_766_2 ;
wire N_759_2 ;
wire N_767_2 ;
wire N_774_2 ;
wire N_776_2 ;
wire N_750_2 ;
wire N_771_2 ;
wire N_765_2 ;
wire N_761_2 ;
wire N_753_2 ;
wire N_755_2 ;
wire N_762_2 ;
wire N_758_2 ;
wire N_770_2 ;
wire N_772_2 ;
wire N_779_2 ;
wire N_752_2 ;
wire N_773_2 ;
wire N_763_2 ;
wire N_754_2 ;
wire N_778_2 ;
wire N_757_2 ;
wire N_780_2 ;
wire N_749_2 ;
// @29:5705
  SLE \gen_bit_reset.state_val[31]  (
	.Q(csr_priv_dpc_retr[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_780),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[30]  (
	.Q(csr_priv_dpc_retr[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_779),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[29]  (
	.Q(csr_priv_dpc_retr[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_778),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[28]  (
	.Q(csr_priv_dpc_retr[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_777),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[27]  (
	.Q(csr_priv_dpc_retr[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_776),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[26]  (
	.Q(csr_priv_dpc_retr[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_775),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[25]  (
	.Q(csr_priv_dpc_retr[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_774),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[24]  (
	.Q(csr_priv_dpc_retr[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_773),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[23]  (
	.Q(csr_priv_dpc_retr[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_772),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[22]  (
	.Q(csr_priv_dpc_retr[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_771),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[21]  (
	.Q(csr_priv_dpc_retr[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_770),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[20]  (
	.Q(csr_priv_dpc_retr[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_769),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[19]  (
	.Q(csr_priv_dpc_retr[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_768),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[18]  (
	.Q(csr_priv_dpc_retr[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_767),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[17]  (
	.Q(csr_priv_dpc_retr[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_766),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[16]  (
	.Q(csr_priv_dpc_retr[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_765),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[15]  (
	.Q(csr_priv_dpc_retr[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_764),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[14]  (
	.Q(csr_priv_dpc_retr[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_763),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[13]  (
	.Q(csr_priv_dpc_retr[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_762),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[12]  (
	.Q(csr_priv_dpc_retr[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_761),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[11]  (
	.Q(csr_priv_dpc_retr[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_760),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[10]  (
	.Q(csr_priv_dpc_retr[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_759),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[9]  (
	.Q(csr_priv_dpc_retr[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_758),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[8]  (
	.Q(csr_priv_dpc_retr[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_757),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[7]  (
	.Q(csr_priv_dpc_retr[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_756),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[6]  (
	.Q(csr_priv_dpc_retr[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_755),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[5]  (
	.Q(csr_priv_dpc_retr[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_754),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[4]  (
	.Q(csr_priv_dpc_retr[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_753),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[3]  (
	.Q(csr_priv_dpc_retr[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_752),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[2]  (
	.Q(csr_priv_dpc_retr[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_751),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[1]  (
	.Q(csr_priv_dpc_retr[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_750),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
// @29:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(csr_priv_dpc_retr[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_749),
	.EN(wr_en_data_or_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3560_i)
);
  CFG2 \gen_bit_reset.state_val_712_fast  (
	.A(formal_trace_reset_taken),
	.B(resetn),
	.Y(N_3560_i)
);
defparam \gen_bit_reset.state_val_712_fast .INIT=4'h4;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[2]  (
	.A(csr_priv_dpc_retr[2]),
	.B(ex_retr_pipe_curr_pc_retr[2]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_751_2)
);
defparam \gen_bit_reset.state_val_37_0_2[2] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[15]  (
	.A(csr_priv_dpc_retr[15]),
	.B(ex_retr_pipe_curr_pc_retr[15]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_764_2)
);
defparam \gen_bit_reset.state_val_37_0_2[15] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[28]  (
	.A(csr_priv_dpc_retr[28]),
	.B(ex_retr_pipe_curr_pc_retr[28]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_777_2)
);
defparam \gen_bit_reset.state_val_37_0_2[28] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[19]  (
	.A(csr_priv_dpc_retr[19]),
	.B(ex_retr_pipe_curr_pc_retr[19]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_768_2)
);
defparam \gen_bit_reset.state_val_37_0_2[19] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[20]  (
	.A(csr_priv_dpc_retr[20]),
	.B(ex_retr_pipe_curr_pc_retr[20]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_769_2)
);
defparam \gen_bit_reset.state_val_37_0_2[20] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[7]  (
	.A(csr_priv_dpc_retr[7]),
	.B(ex_retr_pipe_curr_pc_retr[7]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_756_2)
);
defparam \gen_bit_reset.state_val_37_0_2[7] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[11]  (
	.A(csr_priv_dpc_retr[11]),
	.B(ex_retr_pipe_curr_pc_retr[11]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_760_2)
);
defparam \gen_bit_reset.state_val_37_0_2[11] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[26]  (
	.A(csr_priv_dpc_retr[26]),
	.B(ex_retr_pipe_curr_pc_retr[26]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_775_2)
);
defparam \gen_bit_reset.state_val_37_0_2[26] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[17]  (
	.A(csr_priv_dpc_retr[17]),
	.B(ex_retr_pipe_curr_pc_retr[17]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_766_2)
);
defparam \gen_bit_reset.state_val_37_0_2[17] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[10]  (
	.A(csr_priv_dpc_retr[10]),
	.B(ex_retr_pipe_curr_pc_retr[10]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_759_2)
);
defparam \gen_bit_reset.state_val_37_0_2[10] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[18]  (
	.A(csr_priv_dpc_retr[18]),
	.B(ex_retr_pipe_curr_pc_retr[18]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_767_2)
);
defparam \gen_bit_reset.state_val_37_0_2[18] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[25]  (
	.A(csr_priv_dpc_retr[25]),
	.B(ex_retr_pipe_curr_pc_retr[25]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_774_2)
);
defparam \gen_bit_reset.state_val_37_0_2[25] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[27]  (
	.A(csr_priv_dpc_retr[27]),
	.B(ex_retr_pipe_curr_pc_retr[27]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_776_2)
);
defparam \gen_bit_reset.state_val_37_0_2[27] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[1]  (
	.A(csr_priv_dpc_retr[1]),
	.B(ex_retr_pipe_curr_pc_retr[1]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_750_2)
);
defparam \gen_bit_reset.state_val_37_0_2[1] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[22]  (
	.A(csr_priv_dpc_retr[22]),
	.B(ex_retr_pipe_curr_pc_retr[22]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_771_2)
);
defparam \gen_bit_reset.state_val_37_0_2[22] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[16]  (
	.A(csr_priv_dpc_retr[16]),
	.B(ex_retr_pipe_curr_pc_retr[16]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_765_2)
);
defparam \gen_bit_reset.state_val_37_0_2[16] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[12]  (
	.A(csr_priv_dpc_retr[12]),
	.B(ex_retr_pipe_curr_pc_retr[12]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_761_2)
);
defparam \gen_bit_reset.state_val_37_0_2[12] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[4]  (
	.A(csr_priv_dpc_retr[4]),
	.B(ex_retr_pipe_curr_pc_retr[4]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_753_2)
);
defparam \gen_bit_reset.state_val_37_0_2[4] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[6]  (
	.A(csr_priv_dpc_retr[6]),
	.B(ex_retr_pipe_curr_pc_retr[6]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_755_2)
);
defparam \gen_bit_reset.state_val_37_0_2[6] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[13]  (
	.A(csr_priv_dpc_retr[13]),
	.B(ex_retr_pipe_curr_pc_retr[13]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_762_2)
);
defparam \gen_bit_reset.state_val_37_0_2[13] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[9]  (
	.A(csr_priv_dpc_retr[9]),
	.B(ex_retr_pipe_curr_pc_retr[9]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_758_2)
);
defparam \gen_bit_reset.state_val_37_0_2[9] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[21]  (
	.A(csr_priv_dpc_retr[21]),
	.B(ex_retr_pipe_curr_pc_retr[21]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_770_2)
);
defparam \gen_bit_reset.state_val_37_0_2[21] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[23]  (
	.A(csr_priv_dpc_retr[23]),
	.B(ex_retr_pipe_curr_pc_retr[23]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_772_2)
);
defparam \gen_bit_reset.state_val_37_0_2[23] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[30]  (
	.A(csr_priv_dpc_retr[30]),
	.B(ex_retr_pipe_curr_pc_retr[30]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_779_2)
);
defparam \gen_bit_reset.state_val_37_0_2[30] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[3]  (
	.A(csr_priv_dpc_retr[3]),
	.B(ex_retr_pipe_curr_pc_retr[3]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_752_2)
);
defparam \gen_bit_reset.state_val_37_0_2[3] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[24]  (
	.A(csr_priv_dpc_retr[24]),
	.B(ex_retr_pipe_curr_pc_retr[24]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_773_2)
);
defparam \gen_bit_reset.state_val_37_0_2[24] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[14]  (
	.A(csr_priv_dpc_retr[14]),
	.B(ex_retr_pipe_curr_pc_retr[14]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_763_2)
);
defparam \gen_bit_reset.state_val_37_0_2[14] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[5]  (
	.A(csr_priv_dpc_retr[5]),
	.B(ex_retr_pipe_curr_pc_retr[5]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_754_2)
);
defparam \gen_bit_reset.state_val_37_0_2[5] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[29]  (
	.A(csr_priv_dpc_retr[29]),
	.B(ex_retr_pipe_curr_pc_retr[29]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_778_2)
);
defparam \gen_bit_reset.state_val_37_0_2[29] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[8]  (
	.A(csr_priv_dpc_retr[8]),
	.B(ex_retr_pipe_curr_pc_retr[8]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_757_2)
);
defparam \gen_bit_reset.state_val_37_0_2[8] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[31]  (
	.A(csr_priv_dpc_retr[31]),
	.B(ex_retr_pipe_curr_pc_retr[31]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_780_2)
);
defparam \gen_bit_reset.state_val_37_0_2[31] .INIT=16'hC0A0;
// @29:5707
  CFG4 \gen_bit_reset.state_val_37_0_2[0]  (
	.A(csr_priv_dpc_retr[0]),
	.B(ex_retr_pipe_curr_pc_retr[0]),
	.C(implicit_wr_dpc_pc_en),
	.D(debug_enter_retr),
	.Y(N_749_2)
);
defparam \gen_bit_reset.state_val_37_0_2[0] .INIT=16'hC0A0;
// @29:4910
  CFG4 wr_en_data_or (
	.A(formal_trace_reset_taken),
	.B(un1_u_miv_rv32_csr_decode_0_1_0),
	.C(resetn),
	.D(implicit_wr_dpc_pc_en),
	.Y(wr_en_data_or_Z)
);
defparam wr_en_data_or.INIT=16'hFFEF;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[28]  (
	.A(csr_op_wr_data_1[28]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_777_2),
	.Y(N_777)
);
defparam \gen_bit_reset.state_val_37_0[28] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[19]  (
	.A(csr_op_wr_data_1[19]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_768_2),
	.Y(N_768)
);
defparam \gen_bit_reset.state_val_37_0[19] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[17]  (
	.A(csr_op_wr_data_1[17]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_766_2),
	.Y(N_766)
);
defparam \gen_bit_reset.state_val_37_0[17] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[18]  (
	.A(csr_op_wr_data_1[18]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_767_2),
	.Y(N_767)
);
defparam \gen_bit_reset.state_val_37_0[18] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[22]  (
	.A(csr_op_wr_data_1[22]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_771_2),
	.Y(N_771)
);
defparam \gen_bit_reset.state_val_37_0[22] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[4]  (
	.A(csr_op_wr_data_1[4]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_753_2),
	.Y(N_753)
);
defparam \gen_bit_reset.state_val_37_0[4] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[13]  (
	.A(csr_op_wr_data_1[13]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_762_2),
	.Y(N_762)
);
defparam \gen_bit_reset.state_val_37_0[13] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[21]  (
	.A(csr_op_wr_data_1[21]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_770_2),
	.Y(N_770)
);
defparam \gen_bit_reset.state_val_37_0[21] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[23]  (
	.A(csr_op_wr_data_1[23]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_772_2),
	.Y(N_772)
);
defparam \gen_bit_reset.state_val_37_0[23] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[14]  (
	.A(csr_op_wr_data_1[14]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_763_2),
	.Y(N_763)
);
defparam \gen_bit_reset.state_val_37_0[14] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[15]  (
	.A(csr_op_wr_data_1[15]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_764_2),
	.Y(N_764)
);
defparam \gen_bit_reset.state_val_37_0[15] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[20]  (
	.A(csr_op_wr_data_1[20]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_769_2),
	.Y(N_769)
);
defparam \gen_bit_reset.state_val_37_0[20] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[26]  (
	.A(csr_op_wr_data_1[26]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_775_2),
	.Y(N_775)
);
defparam \gen_bit_reset.state_val_37_0[26] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[10]  (
	.A(csr_op_wr_data_1[10]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_759_2),
	.Y(N_759)
);
defparam \gen_bit_reset.state_val_37_0[10] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[25]  (
	.A(csr_op_wr_data_1[25]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_774_2),
	.Y(N_774)
);
defparam \gen_bit_reset.state_val_37_0[25] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[27]  (
	.A(csr_op_wr_data_1[27]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_776_2),
	.Y(N_776)
);
defparam \gen_bit_reset.state_val_37_0[27] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[1]  (
	.A(csr_op_wr_data_1[1]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_750_2),
	.Y(N_750)
);
defparam \gen_bit_reset.state_val_37_0[1] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[16]  (
	.A(csr_op_wr_data_1[16]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_765_2),
	.Y(N_765)
);
defparam \gen_bit_reset.state_val_37_0[16] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[6]  (
	.A(csr_op_wr_data_1[6]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_755_2),
	.Y(N_755)
);
defparam \gen_bit_reset.state_val_37_0[6] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[9]  (
	.A(csr_op_wr_data_1[9]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_758_2),
	.Y(N_758)
);
defparam \gen_bit_reset.state_val_37_0[9] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[30]  (
	.A(csr_op_wr_data_1[30]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_779_2),
	.Y(N_779)
);
defparam \gen_bit_reset.state_val_37_0[30] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[24]  (
	.A(csr_op_wr_data_1[24]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_773_2),
	.Y(N_773)
);
defparam \gen_bit_reset.state_val_37_0[24] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[5]  (
	.A(csr_op_wr_data_1[5]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_754_2),
	.Y(N_754)
);
defparam \gen_bit_reset.state_val_37_0[5] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[29]  (
	.A(csr_op_wr_data_1[29]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_778_2),
	.Y(N_778)
);
defparam \gen_bit_reset.state_val_37_0[29] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[8]  (
	.A(csr_op_wr_data_1[8]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_757_2),
	.Y(N_757)
);
defparam \gen_bit_reset.state_val_37_0[8] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[31]  (
	.A(csr_op_wr_data_1[31]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_780_2),
	.Y(N_780)
);
defparam \gen_bit_reset.state_val_37_0[31] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[0]  (
	.A(csr_op_wr_data_1[0]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_749_2),
	.Y(N_749)
);
defparam \gen_bit_reset.state_val_37_0[0] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[2]  (
	.A(csr_op_wr_data_1[2]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_751_2),
	.Y(N_751)
);
defparam \gen_bit_reset.state_val_37_0[2] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[12]  (
	.A(csr_op_wr_data_1[12]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_761_2),
	.Y(N_761)
);
defparam \gen_bit_reset.state_val_37_0[12] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[7]  (
	.A(csr_op_wr_data_1[7]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_756_2),
	.Y(N_756)
);
defparam \gen_bit_reset.state_val_37_0[7] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[3]  (
	.A(csr_op_wr_data_1[3]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_752_2),
	.Y(N_752)
);
defparam \gen_bit_reset.state_val_37_0[3] .INIT=8'hF2;
// @29:5707
  CFG3 \gen_bit_reset.state_val_37_0[11]  (
	.A(csr_op_wr_data_1[11]),
	.B(implicit_wr_dpc_pc_en),
	.C(N_760_2),
	.Y(N_760)
);
defparam \gen_bit_reset.state_val_37_0[11] .INIT=8'hF2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968 */

module miv_rv32_csr_privarch_Z6 (
  ifu_expipe_resp_ireg_vaddr,
  debug_gpr_req_addr_0,
  ex_retr_pipe_gpr_wr_sel_retr_2_0,
  lsu_op_ex_pipe_reg_0,
  lsu_op_ex_pipe_reg_3,
  lsu_op_ex_pipe_reg_1,
  ex_retr_pipe_lsu_op_retr_1_0,
  ex_retr_pipe_lsu_op_retr_1_3,
  ex_retr_pipe_lsu_op_retr_1_1,
  ex_retr_pipe_gpr_wr_mux_sel_retr,
  ifu_expipe_resp_next_vaddr,
  de_ex_pipe_curr_pc_ex_2,
  csr_priv_dpc_retr,
  ex_retr_pipe_sw_csr_wr_op_retr,
  trigger_req_de,
  time_count,
  sw_csr_rd_data_retr,
  csr_priv_mtvec_epc_retr,
  csr_priv_mtvec_excpt_vec_retr,
  ex_retr_pipe_sw_csr_addr_retr,
  de_ex_pipe_exu_result_mux_sel_ex,
  ex_retr_pipe_sw_csr_addr_retr_2,
  debug_csr_req_addr,
  de_ex_pipe_sw_csr_addr_ex,
  ex_retr_pipe_curr_pc_retr,
  ex_retr_pipe_exu_result_retr,
  ex_retr_pipe_curr_instr_enc_retr,
  ex_retr_pipe_trigger_retr_0,
  instr_completing_retr_i_a2_a0_0,
  N_1233_i,
  N_1232_i,
  debug_halt_req,
  debug_csr_req_valid,
  debug_csr_req_wr_en,
  un3_ex_retr_pipe_sw_csr_wr_op_retr,
  ex_retr_pipe_i_access_misalign_error_retr,
  ex_retr_pipe_m_env_call_retr,
  debug_csr_req_rd_en,
  debug_enter_req_de,
  ex_retr_pipe_dbreak_retr,
  ex_retr_debug_enter_req_retr,
  dbreak_retr,
  lsu_resp_ld_addr_misalign,
  ex_retr_pipe_i_access_mem_error_retr,
  ex_retr_pipe_illegal_instr_retr,
  ex_retr_pipe_exu_result_valid_retr,
  un1_exu_result_valid_retr,
  lsu_resp_access_mem_error,
  sw_csr_op_ready_retr,
  debug_halt_ack,
  trace_exception,
  ex_retr_pipe_wfi_retr,
  set_wfi_waiting,
  lsu_flush,
  gpr_N_3_mux_0,
  trigger_op_addr_valid_de,
  de_ex_pipe_implicit_pseudo_instr_ex_2,
  resetn,
  un29_csr_trigger_wr_hzd_de_4,
  N_59_2,
  bcu_result_valid_i_a2_1,
  un29_csr_trigger_wr_hzd_de_1,
  debug_resume_req,
  ex_retr_pipe_sw_csr_rd_op_retr,
  debug_resume_ack,
  debug_csr_resp_valid,
  un1_irq_stall_lsu_req,
  lsu_op_os,
  stage_state_retr_rep2,
  un3_irq_stall_lsu_req,
  N_278,
  N_134,
  r_N_8,
  m_external_irq,
  bcu_op_completing_ex_3_0_i_5,
  N_773,
  N_1382,
  ex_retr_pipe_sw_csr_rd_op_retr_2,
  de_ex_pipe_sw_csr_rd_op_ex,
  ex_retr_pipe_lsu_op_retr9,
  un1_ex_retr_pipe_lsu_op_retr_i_0,
  un4_exu_res_req_retr,
  N_7,
  N_3733_i,
  de_ex_pipe_bcu_op_sel_ex7,
  instr_completing_retr_i_o2_1,
  instr_completing_retr_i_o2_3_RNI8RI5M,
  lsu_resp_valid,
  instr_completing_retr_i_a0_0,
  instr_completing_retr_i_a4_0,
  instr_m2_e_3,
  m_timer_irq,
  instr_completing_retr_i_a2_0_0,
  instr_completing_retr_i_0,
  m_sw_irq,
  illegal_instr_retr,
  lsu_resp_str_amo_addr_misalign,
  d_N_3_mux_3,
  gpr_wr_en_retr,
  stage_state_retr,
  ex_retr_pipe_trap_ret_retr,
  machine_implicit_wr_mtval_tval_wr_en,
  debug_mode_retire_mask_retr,
  debug_exit_retr,
  debug_enter_retr,
  formal_trace_reset_taken,
  core_soft_reset,
  debug_core_reset,
  stage_state_retr_rep1,
  debug_mode_enter_0_1z,
  debug_enter_retr_rep1,
  haltreq_debug_enter_taken,
  trigger_debug_enter_taken,
  step_debug_enter_taken,
  ebreak_debug_enter_taken,
  debug_active,
  lsu_flush_i,
  wfi_waiting_reg_1z,
  clk,
  dff_arst,
  trace_priv_i_i,
  trace_priv_i
)
;
input [31:0] ifu_expipe_resp_ireg_vaddr ;
input debug_gpr_req_addr_0 ;
output ex_retr_pipe_gpr_wr_sel_retr_2_0 ;
input lsu_op_ex_pipe_reg_0 ;
input lsu_op_ex_pipe_reg_3 ;
input lsu_op_ex_pipe_reg_1 ;
output ex_retr_pipe_lsu_op_retr_1_0 ;
output ex_retr_pipe_lsu_op_retr_1_3 ;
output ex_retr_pipe_lsu_op_retr_1_1 ;
input [1:0] ex_retr_pipe_gpr_wr_mux_sel_retr ;
input [31:0] ifu_expipe_resp_next_vaddr ;
output [31:0] de_ex_pipe_curr_pc_ex_2 ;
output [31:0] csr_priv_dpc_retr ;
input [1:0] ex_retr_pipe_sw_csr_wr_op_retr ;
output [1:0] trigger_req_de ;
input [63:0] time_count ;
output [31:0] sw_csr_rd_data_retr ;
output [31:1] csr_priv_mtvec_epc_retr ;
output [31:2] csr_priv_mtvec_excpt_vec_retr ;
input [11:0] ex_retr_pipe_sw_csr_addr_retr ;
input [2:0] de_ex_pipe_exu_result_mux_sel_ex ;
output [1:0] ex_retr_pipe_sw_csr_addr_retr_2 ;
input [1:0] debug_csr_req_addr ;
input [1:0] de_ex_pipe_sw_csr_addr_ex ;
input [31:0] ex_retr_pipe_curr_pc_retr ;
input [31:0] ex_retr_pipe_exu_result_retr ;
input [31:0] ex_retr_pipe_curr_instr_enc_retr ;
input ex_retr_pipe_trigger_retr_0 ;
input instr_completing_retr_i_a2_a0_0 ;
input N_1233_i ;
input N_1232_i ;
input debug_halt_req ;
input debug_csr_req_valid ;
input debug_csr_req_wr_en ;
output un3_ex_retr_pipe_sw_csr_wr_op_retr ;
input ex_retr_pipe_i_access_misalign_error_retr ;
input ex_retr_pipe_m_env_call_retr ;
input debug_csr_req_rd_en ;
output debug_enter_req_de ;
input ex_retr_pipe_dbreak_retr ;
input ex_retr_debug_enter_req_retr ;
input dbreak_retr ;
input lsu_resp_ld_addr_misalign ;
input ex_retr_pipe_i_access_mem_error_retr ;
input ex_retr_pipe_illegal_instr_retr ;
input ex_retr_pipe_exu_result_valid_retr ;
input un1_exu_result_valid_retr ;
input lsu_resp_access_mem_error ;
output sw_csr_op_ready_retr ;
output debug_halt_ack ;
output trace_exception ;
input ex_retr_pipe_wfi_retr ;
output set_wfi_waiting ;
input lsu_flush ;
input gpr_N_3_mux_0 ;
input trigger_op_addr_valid_de ;
input de_ex_pipe_implicit_pseudo_instr_ex_2 ;
input resetn ;
input un29_csr_trigger_wr_hzd_de_4 ;
input N_59_2 ;
input bcu_result_valid_i_a2_1 ;
input un29_csr_trigger_wr_hzd_de_1 ;
input debug_resume_req ;
input ex_retr_pipe_sw_csr_rd_op_retr ;
output debug_resume_ack ;
output debug_csr_resp_valid ;
output un1_irq_stall_lsu_req ;
input lsu_op_os ;
input stage_state_retr_rep2 ;
output un3_irq_stall_lsu_req ;
input N_278 ;
input N_134 ;
input r_N_8 ;
input m_external_irq ;
input bcu_op_completing_ex_3_0_i_5 ;
input N_773 ;
input N_1382 ;
output ex_retr_pipe_sw_csr_rd_op_retr_2 ;
input de_ex_pipe_sw_csr_rd_op_ex ;
input ex_retr_pipe_lsu_op_retr9 ;
input un1_ex_retr_pipe_lsu_op_retr_i_0 ;
output un4_exu_res_req_retr ;
output N_7 ;
input N_3733_i ;
output de_ex_pipe_bcu_op_sel_ex7 ;
input instr_completing_retr_i_o2_1 ;
input instr_completing_retr_i_o2_3_RNI8RI5M ;
input lsu_resp_valid ;
input instr_completing_retr_i_a0_0 ;
input instr_completing_retr_i_a4_0 ;
input instr_m2_e_3 ;
input m_timer_irq ;
input instr_completing_retr_i_a2_0_0 ;
input instr_completing_retr_i_0 ;
input m_sw_irq ;
input illegal_instr_retr ;
input lsu_resp_str_amo_addr_misalign ;
input d_N_3_mux_3 ;
input gpr_wr_en_retr ;
input stage_state_retr ;
input ex_retr_pipe_trap_ret_retr ;
output machine_implicit_wr_mtval_tval_wr_en ;
output debug_mode_retire_mask_retr ;
output debug_exit_retr ;
output debug_enter_retr ;
output formal_trace_reset_taken ;
input core_soft_reset ;
input debug_core_reset ;
input stage_state_retr_rep1 ;
output debug_mode_enter_0_1z ;
output debug_enter_retr_rep1 ;
output haltreq_debug_enter_taken ;
output trigger_debug_enter_taken ;
output step_debug_enter_taken ;
output ebreak_debug_enter_taken ;
input debug_active ;
input lsu_flush_i ;
output wfi_waiting_reg_1z ;
input clk ;
input dff_arst ;
output trace_priv_i_i ;
output trace_priv_i ;
wire debug_gpr_req_addr_0 ;
wire ex_retr_pipe_gpr_wr_sel_retr_2_0 ;
wire lsu_op_ex_pipe_reg_0 ;
wire lsu_op_ex_pipe_reg_3 ;
wire lsu_op_ex_pipe_reg_1 ;
wire ex_retr_pipe_lsu_op_retr_1_0 ;
wire ex_retr_pipe_lsu_op_retr_1_3 ;
wire ex_retr_pipe_lsu_op_retr_1_1 ;
wire ex_retr_pipe_trigger_retr_0 ;
wire instr_completing_retr_i_a2_a0_0 ;
wire N_1233_i ;
wire N_1232_i ;
wire debug_halt_req ;
wire debug_csr_req_valid ;
wire debug_csr_req_wr_en ;
wire un3_ex_retr_pipe_sw_csr_wr_op_retr ;
wire ex_retr_pipe_i_access_misalign_error_retr ;
wire ex_retr_pipe_m_env_call_retr ;
wire debug_csr_req_rd_en ;
wire debug_enter_req_de ;
wire ex_retr_pipe_dbreak_retr ;
wire ex_retr_debug_enter_req_retr ;
wire dbreak_retr ;
wire lsu_resp_ld_addr_misalign ;
wire ex_retr_pipe_i_access_mem_error_retr ;
wire ex_retr_pipe_illegal_instr_retr ;
wire ex_retr_pipe_exu_result_valid_retr ;
wire un1_exu_result_valid_retr ;
wire lsu_resp_access_mem_error ;
wire sw_csr_op_ready_retr ;
wire debug_halt_ack ;
wire trace_exception ;
wire ex_retr_pipe_wfi_retr ;
wire set_wfi_waiting ;
wire lsu_flush ;
wire gpr_N_3_mux_0 ;
wire trigger_op_addr_valid_de ;
wire de_ex_pipe_implicit_pseudo_instr_ex_2 ;
wire resetn ;
wire un29_csr_trigger_wr_hzd_de_4 ;
wire N_59_2 ;
wire bcu_result_valid_i_a2_1 ;
wire un29_csr_trigger_wr_hzd_de_1 ;
wire debug_resume_req ;
wire ex_retr_pipe_sw_csr_rd_op_retr ;
wire debug_resume_ack ;
wire debug_csr_resp_valid ;
wire un1_irq_stall_lsu_req ;
wire lsu_op_os ;
wire stage_state_retr_rep2 ;
wire un3_irq_stall_lsu_req ;
wire N_278 ;
wire N_134 ;
wire r_N_8 ;
wire m_external_irq ;
wire bcu_op_completing_ex_3_0_i_5 ;
wire N_773 ;
wire N_1382 ;
wire ex_retr_pipe_sw_csr_rd_op_retr_2 ;
wire de_ex_pipe_sw_csr_rd_op_ex ;
wire ex_retr_pipe_lsu_op_retr9 ;
wire un1_ex_retr_pipe_lsu_op_retr_i_0 ;
wire un4_exu_res_req_retr ;
wire N_7 ;
wire N_3733_i ;
wire de_ex_pipe_bcu_op_sel_ex7 ;
wire instr_completing_retr_i_o2_1 ;
wire instr_completing_retr_i_o2_3_RNI8RI5M ;
wire lsu_resp_valid ;
wire instr_completing_retr_i_a0_0 ;
wire instr_completing_retr_i_a4_0 ;
wire instr_m2_e_3 ;
wire m_timer_irq ;
wire instr_completing_retr_i_a2_0_0 ;
wire instr_completing_retr_i_0 ;
wire m_sw_irq ;
wire illegal_instr_retr ;
wire lsu_resp_str_amo_addr_misalign ;
wire d_N_3_mux_3 ;
wire gpr_wr_en_retr ;
wire stage_state_retr ;
wire ex_retr_pipe_trap_ret_retr ;
wire machine_implicit_wr_mtval_tval_wr_en ;
wire debug_mode_retire_mask_retr ;
wire debug_exit_retr ;
wire debug_enter_retr ;
wire formal_trace_reset_taken ;
wire core_soft_reset ;
wire debug_core_reset ;
wire stage_state_retr_rep1 ;
wire debug_mode_enter_0_1z ;
wire debug_enter_retr_rep1 ;
wire haltreq_debug_enter_taken ;
wire trigger_debug_enter_taken ;
wire step_debug_enter_taken ;
wire ebreak_debug_enter_taken ;
wire debug_active ;
wire lsu_flush_i ;
wire wfi_waiting_reg_1z ;
wire clk ;
wire dff_arst ;
wire trace_priv_i_i ;
wire trace_priv_i ;
wire [0:0] per_trigger_debug;
wire [3:1] cause_excpt_code_irq;
wire [31:0] machine_implicit_wr_mtval_tval_wr_data_2;
wire [3:3] cause_excpt_code_excpt_m5;
wire [31:0] machine_implicit_wr_mtval_tval_wr_data_1_Z;
wire [61:5] un1_u_miv_rv32_csr_decode_0_1;
wire [65:5] un1_u_miv_rv32_csr_decode_0;
wire [48:5] un1_u_miv_rv32_csr_decode_0_2;
wire [31:0] csr_op_wr_data_1;
wire [1:0] ie_mextsysie;
wire [0:0] un3_mtvec_warl_wr_en_3;
wire [3:0] cause_excpt_code_excpt;
wire [4:4] machine_implicit_wr_mcause_excpt_code_wr_data_1;
wire [1:1] machine_implicit_wr_mcause_excpt_code_wr_data_0;
wire [4:0] csr_priv_cause_excpt_code;
wire [0:0] state_val_or_0;
wire [31:0] csr_priv_mtval;
wire [31:0] mscratch_scratch;
wire [31:0] state_val_33;
wire [31:0] tdata2_match_data;
wire [31:0] tdata2_match_data_1;
wire [2:0] dcsr_cause;
wire debug_reset_pending ;
wire VCC ;
wire debug_reset_pending_2_Z ;
wire GND ;
wire soft_reset_pending_Z ;
wire ram_init_soft_debug_reset_Z ;
wire step_debug_enter_pending ;
wire debug_enter_retr_i ;
wire step_debug_enter_pending6 ;
wire clr_wfi_waiting ;
wire wfi_waiting_reg6 ;
wire trigger_debug_enter_pending ;
wire trigger_debug_enter_pending6 ;
wire debug_active_retr ;
wire debug_active_retr5 ;
wire haltreq_debug_enter_pending ;
wire debug_enter_retr_i_rep1 ;
wire haltreq_debug_enter_pending6 ;
wire debug_exit_retr_i ;
wire debug_mode6 ;
wire debug_enter_retr_fast ;
wire init_wr_dcsr_step_en ;
wire machine_implicit_wr_status_mpie_wr_en_Z ;
wire d_N_5_0 ;
wire N_744 ;
wire csr_op_wr_valid ;
wire sw_csr_wr_valid_qual_Z ;
wire un17_trap_val ;
wire machine_implicit_wr_mtval_tval_wr_data_m0s2_Z ;
wire un7_trap_val ;
wire un41_trap_val ;
wire machine_implicit_wr_mtval_tval_wr_data_sm1 ;
wire un1_excpt_i_access_fault ;
wire N_3904 ;
wire N_3905 ;
wire N_3906 ;
wire interrupt_pending_out ;
wire un4_ex_retr_pipe_sw_csr_rd_op_retr ;
wire base_irq_p_ext ;
wire machine_N_7_i_1 ;
wire interrupt_could_commit ;
wire un1_interrupt_taken_timer_2_i ;
wire interrupt_captured_local_en_timer ;
wire N_604 ;
wire interrupt_taken_timer ;
wire un1_interrupt_taken_ext_i ;
wire irq_ext_enable ;
wire dcsr_step ;
wire status_mie ;
wire dcsr_stepie ;
wire interrupt_captured_sw ;
wire ie_msie ;
wire ie_meie ;
wire ie_mtie ;
wire interrupt_captured_ext ;
wire mie_sw_wr_sel ;
wire mscratch_sw_wr_sel ;
wire mcause_sw_wr_sel_3 ;
wire mepc_sw_wr_sel_3 ;
wire csr_op_rd_valid ;
wire mtval_sw_wr_sel_1 ;
wire mtvec_sw_rd_sel_1 ;
wire mcause_sw_rd_sel_1 ;
wire dcsr_debugger_wr_sel_1 ;
wire dcsr_debugger_wr_sel_0 ;
wire mepc_sw_rd_sel_3 ;
wire mie_sw_rd_sel_2 ;
wire dpc_debugger_wr_sel_1 ;
wire misa_sw_rd_sel_1 ;
wire mepc_sw_wr_sel_0 ;
wire tdata2_sw_rd_sel_7 ;
wire tdata1_sw_rd_sel_7 ;
wire mimpid_sw_rd_sel_3 ;
wire status_mpie ;
wire wr_en_data_or_0 ;
wire un32_mtvec_warl_wr_enlt18 ;
wire state_val_776 ;
wire N_1849_i ;
wire mcause_interrupt ;
wire machine_sw_wr_tdata1_mcontrol_execute_wr_en ;
wire tdata1_mcontrol_hit ;
wire tdata1_mcontrol_execute ;
wire N_3907 ;
wire N_3908 ;
wire N_3909 ;
wire machine_sw_wr_tdata2_match_data_wr_en_0 ;
wire N_3542_i ;
wire wr_en_data_or ;
wire dcsr_ebreakm ;
wire dcsr_stopcount ;
wire dcsr_stoptime ;
wire implicit_wr_dcsr_cause_wr_data_1_ss0 ;
wire implicit_wr_dpc_pc_en ;
  CFG1 \gen_debug.debug_mode_RNIGECL4  (
	.A(trace_priv_i),
	.Y(trace_priv_i_i)
);
defparam \gen_debug.debug_mode_RNIGECL4 .INIT=2'h1;
// @29:4694
  SLE \gen_debug.debug_reset_pending  (
	.Q(debug_reset_pending),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(debug_reset_pending_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:2476
  SLE soft_reset_pending (
	.Q(soft_reset_pending_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(ram_init_soft_debug_reset_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:4936
  SLE \gen_debug.step_debug_enter_pending  (
	.Q(step_debug_enter_pending),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(debug_enter_retr_i),
	.EN(step_debug_enter_pending6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5244
  SLE wfi_waiting_reg (
	.Q(wfi_waiting_reg_1z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(clr_wfi_waiting),
	.EN(wfi_waiting_reg6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:4961
  SLE \gen_debug.trigger_debug_enter_pending  (
	.Q(trigger_debug_enter_pending),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(lsu_flush_i),
	.EN(trigger_debug_enter_pending6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:4705
  SLE \gen_debug.debug_active_retr  (
	.Q(debug_active_retr),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(debug_active),
	.EN(debug_active_retr5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:4987
  SLE \gen_debug.haltreq_debug_enter_pending  (
	.Q(haltreq_debug_enter_pending),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(debug_enter_retr_i_rep1),
	.EN(haltreq_debug_enter_pending6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:5049
  SLE \gen_debug.debug_mode  (
	.Q(trace_priv_i),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(debug_exit_retr_i),
	.EN(debug_mode6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9986
  CFG4 \gen_debug.haltreq_debug_enter_pending_RNO  (
	.A(ebreak_debug_enter_taken),
	.B(step_debug_enter_taken),
	.C(trigger_debug_enter_taken),
	.D(haltreq_debug_enter_taken),
	.Y(debug_enter_retr_i_rep1)
);
defparam \gen_debug.haltreq_debug_enter_pending_RNO .INIT=16'h0001;
// @29:5032
  CFG4 debug_mode_enter_rep1 (
	.A(ebreak_debug_enter_taken),
	.B(step_debug_enter_taken),
	.C(trigger_debug_enter_taken),
	.D(haltreq_debug_enter_taken),
	.Y(debug_enter_retr_rep1)
);
defparam debug_mode_enter_rep1.INIT=16'hFFFE;
// @29:5032
  CFG4 debug_mode_enter_fast (
	.A(ebreak_debug_enter_taken),
	.B(step_debug_enter_taken),
	.C(trigger_debug_enter_taken),
	.D(haltreq_debug_enter_taken),
	.Y(debug_enter_retr_fast)
);
defparam debug_mode_enter_fast.INIT=16'hFFFE;
// @29:5032
  CFG2 debug_mode_enter_0 (
	.A(ebreak_debug_enter_taken),
	.B(step_debug_enter_taken),
	.Y(debug_mode_enter_0_1z)
);
defparam debug_mode_enter_0.INIT=4'hE;
// @29:4293
  CFG3 \gen_tdata1_2.per_trigger_debug[0]  (
	.A(ex_retr_pipe_trigger_retr_0),
	.B(stage_state_retr_rep1),
	.C(trace_priv_i),
	.Y(per_trigger_debug[0])
);
defparam \gen_tdata1_2.per_trigger_debug[0] .INIT=8'h08;
// @29:2474
  CFG4 ram_init_soft_debug_reset (
	.A(debug_core_reset),
	.B(core_soft_reset),
	.C(soft_reset_pending_Z),
	.D(formal_trace_reset_taken),
	.Y(ram_init_soft_debug_reset_Z)
);
defparam ram_init_soft_debug_reset.INIT=16'hEEFE;
// @29:5032
  CFG4 debug_mode_enter (
	.A(ebreak_debug_enter_taken),
	.B(step_debug_enter_taken),
	.C(trigger_debug_enter_taken),
	.D(haltreq_debug_enter_taken),
	.Y(debug_enter_retr)
);
defparam debug_mode_enter.INIT=16'hFFFE;
// @29:4692
  CFG3 debug_reset_pending_2 (
	.A(debug_active),
	.B(debug_reset_pending),
	.C(init_wr_dcsr_step_en),
	.Y(debug_reset_pending_2_Z)
);
defparam debug_reset_pending_2.INIT=8'h5D;
// @29:9986
  CFG4 \gen_debug.step_debug_enter_pending_RNO  (
	.A(ebreak_debug_enter_taken),
	.B(step_debug_enter_taken),
	.C(trigger_debug_enter_taken),
	.D(haltreq_debug_enter_taken),
	.Y(debug_enter_retr_i)
);
defparam \gen_debug.step_debug_enter_pending_RNO .INIT=16'h0001;
// @29:5054
  CFG2 \gen_debug.debug_mode6  (
	.A(debug_exit_retr),
	.B(debug_enter_retr),
	.Y(debug_mode6)
);
defparam \gen_debug.debug_mode6 .INIT=4'hE;
// @29:2647
  CFG4 machine_implicit_wr_status_mpie_wr_en (
	.A(debug_mode_retire_mask_retr),
	.B(machine_implicit_wr_mtval_tval_wr_en),
	.C(ex_retr_pipe_trap_ret_retr),
	.D(stage_state_retr),
	.Y(machine_implicit_wr_status_mpie_wr_en_Z)
);
defparam machine_implicit_wr_status_mpie_wr_en.INIT=16'hDCCC;
// @29:2484
  CFG4 debug_mode_enter_fast_RNI411EL (
	.A(stage_state_retr),
	.B(gpr_wr_en_retr),
	.C(debug_enter_retr_fast),
	.D(d_N_3_mux_3),
	.Y(d_N_5_0)
);
defparam debug_mode_enter_fast_RNI411EL.INIT=16'h0008;
// @29:2498
  CFG3 sw_csr_wr_valid_qual (
	.A(trace_priv_i),
	.B(N_744),
	.C(csr_op_wr_valid),
	.Y(sw_csr_wr_valid_qual_Z)
);
defparam sw_csr_wr_valid_qual.INIT=8'hE0;
// @29:2448
  CFG4 machine_implicit_wr_mtval_tval_wr_data_m0s2 (
	.A(lsu_resp_str_amo_addr_misalign),
	.B(illegal_instr_retr),
	.C(cause_excpt_code_irq[1]),
	.D(un17_trap_val),
	.Y(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z)
);
defparam machine_implicit_wr_mtval_tval_wr_data_m0s2.INIT=16'hAE0C;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[31]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[31]),
	.D(ex_retr_pipe_exu_result_retr[31]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[31])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[31] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[30]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[30]),
	.D(ex_retr_pipe_exu_result_retr[30]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[30])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[30] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[29]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[29]),
	.D(ex_retr_pipe_exu_result_retr[29]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[29])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[29] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[28]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[28]),
	.D(ex_retr_pipe_exu_result_retr[28]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[28])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[28] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[27]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[27]),
	.D(ex_retr_pipe_exu_result_retr[27]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[27])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[27] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[26]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[26]),
	.D(ex_retr_pipe_exu_result_retr[26]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[26])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[26] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[25]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[25]),
	.D(ex_retr_pipe_exu_result_retr[25]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[25])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[25] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[24]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[24]),
	.D(ex_retr_pipe_exu_result_retr[24]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[24])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[24] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[23]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[23]),
	.D(ex_retr_pipe_exu_result_retr[23]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[23])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[23] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[22]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[22]),
	.D(ex_retr_pipe_exu_result_retr[22]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[22])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[22] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[21]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[21]),
	.D(ex_retr_pipe_exu_result_retr[21]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[21])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[21] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[20]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[20]),
	.D(ex_retr_pipe_exu_result_retr[20]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[20])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[20] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[19]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[19]),
	.D(ex_retr_pipe_exu_result_retr[19]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[19])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[19] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[18]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[18]),
	.D(ex_retr_pipe_exu_result_retr[18]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[18])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[18] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[17]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[17]),
	.D(ex_retr_pipe_exu_result_retr[17]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[17])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[17] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[16]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[16]),
	.D(ex_retr_pipe_exu_result_retr[16]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[16])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[16] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[15]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[15]),
	.D(ex_retr_pipe_exu_result_retr[15]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[15])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[15] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[14]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[14]),
	.D(ex_retr_pipe_exu_result_retr[14]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[14])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[14] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[13]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[13]),
	.D(ex_retr_pipe_exu_result_retr[13]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[13])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[13] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[12]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[12]),
	.D(ex_retr_pipe_exu_result_retr[12]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[12])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[12] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[11]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[11]),
	.D(ex_retr_pipe_exu_result_retr[11]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[11])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[11] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[10]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[10]),
	.D(ex_retr_pipe_exu_result_retr[10]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[10])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[10] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[9]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[9]),
	.D(ex_retr_pipe_exu_result_retr[9]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[9])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[9] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[8]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[8]),
	.D(ex_retr_pipe_exu_result_retr[8]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[8])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[8] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[7]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[7]),
	.D(ex_retr_pipe_exu_result_retr[7]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[7])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[7] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[6]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[6]),
	.D(ex_retr_pipe_exu_result_retr[6]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[6])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[6] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[5]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[5]),
	.D(ex_retr_pipe_exu_result_retr[5]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[5])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[5] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[4]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[4]),
	.D(ex_retr_pipe_exu_result_retr[4]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[4])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[4] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[3]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[3]),
	.D(ex_retr_pipe_exu_result_retr[3]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[3])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[3] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[2]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[2]),
	.D(ex_retr_pipe_exu_result_retr[2]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[2])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[2] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[1]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[1]),
	.D(ex_retr_pipe_exu_result_retr[1]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[1])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[1] .INIT=16'hC480;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_m2[0]  (
	.A(un7_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(ex_retr_pipe_curr_instr_enc_retr[0]),
	.D(ex_retr_pipe_exu_result_retr[0]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_2[0])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_m2[0] .INIT=16'hC480;
// @29:2448
  CFG4 machine_implicit_wr_mtval_tval_wr_datas2 (
	.A(un41_trap_val),
	.B(machine_implicit_wr_mtval_tval_wr_data_m0s2_Z),
	.C(cause_excpt_code_excpt_m5[3]),
	.D(cause_excpt_code_irq[1]),
	.Y(machine_implicit_wr_mtval_tval_wr_data_sm1)
);
defparam machine_implicit_wr_mtval_tval_wr_datas2.INIT=16'hFFFE;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[6]  (
	.A(ex_retr_pipe_curr_pc_retr[6]),
	.B(ex_retr_pipe_exu_result_retr[6]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[6])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[6] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[1]  (
	.A(ex_retr_pipe_curr_pc_retr[1]),
	.B(ex_retr_pipe_exu_result_retr[1]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[1])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[1] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[23]  (
	.A(ex_retr_pipe_curr_pc_retr[23]),
	.B(ex_retr_pipe_exu_result_retr[23]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[23])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[23] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[9]  (
	.A(ex_retr_pipe_curr_pc_retr[9]),
	.B(ex_retr_pipe_exu_result_retr[9]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[9])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[9] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[2]  (
	.A(ex_retr_pipe_curr_pc_retr[2]),
	.B(ex_retr_pipe_exu_result_retr[2]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[2])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[2] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[8]  (
	.A(ex_retr_pipe_curr_pc_retr[8]),
	.B(ex_retr_pipe_exu_result_retr[8]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[8])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[8] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[21]  (
	.A(ex_retr_pipe_curr_pc_retr[21]),
	.B(ex_retr_pipe_exu_result_retr[21]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[21])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[21] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[22]  (
	.A(ex_retr_pipe_curr_pc_retr[22]),
	.B(ex_retr_pipe_exu_result_retr[22]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[22])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[22] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[5]  (
	.A(ex_retr_pipe_curr_pc_retr[5]),
	.B(ex_retr_pipe_exu_result_retr[5]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[5])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[5] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[4]  (
	.A(ex_retr_pipe_curr_pc_retr[4]),
	.B(ex_retr_pipe_exu_result_retr[4]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[4])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[4] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[24]  (
	.A(ex_retr_pipe_curr_pc_retr[24]),
	.B(ex_retr_pipe_exu_result_retr[24]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[24])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[24] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[0]  (
	.A(ex_retr_pipe_curr_pc_retr[0]),
	.B(ex_retr_pipe_exu_result_retr[0]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[0])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[0] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[25]  (
	.A(ex_retr_pipe_curr_pc_retr[25]),
	.B(ex_retr_pipe_exu_result_retr[25]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[25])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[25] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[28]  (
	.A(ex_retr_pipe_curr_pc_retr[28]),
	.B(ex_retr_pipe_exu_result_retr[28]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[28])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[28] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[19]  (
	.A(ex_retr_pipe_curr_pc_retr[19]),
	.B(ex_retr_pipe_exu_result_retr[19]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[19])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[19] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[31]  (
	.A(ex_retr_pipe_curr_pc_retr[31]),
	.B(ex_retr_pipe_exu_result_retr[31]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[31])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[31] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[7]  (
	.A(ex_retr_pipe_curr_pc_retr[7]),
	.B(ex_retr_pipe_exu_result_retr[7]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[7])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[7] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[13]  (
	.A(ex_retr_pipe_curr_pc_retr[13]),
	.B(ex_retr_pipe_exu_result_retr[13]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[13])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[13] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[26]  (
	.A(ex_retr_pipe_curr_pc_retr[26]),
	.B(ex_retr_pipe_exu_result_retr[26]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[26])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[26] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[3]  (
	.A(ex_retr_pipe_curr_pc_retr[3]),
	.B(ex_retr_pipe_exu_result_retr[3]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[3])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[3] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[29]  (
	.A(ex_retr_pipe_curr_pc_retr[29]),
	.B(ex_retr_pipe_exu_result_retr[29]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[29])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[29] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[18]  (
	.A(ex_retr_pipe_curr_pc_retr[18]),
	.B(ex_retr_pipe_exu_result_retr[18]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[18])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[18] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[17]  (
	.A(ex_retr_pipe_curr_pc_retr[17]),
	.B(ex_retr_pipe_exu_result_retr[17]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[17])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[17] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[20]  (
	.A(ex_retr_pipe_curr_pc_retr[20]),
	.B(ex_retr_pipe_exu_result_retr[20]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[20])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[20] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[12]  (
	.A(ex_retr_pipe_curr_pc_retr[12]),
	.B(ex_retr_pipe_exu_result_retr[12]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[12])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[12] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[14]  (
	.A(ex_retr_pipe_curr_pc_retr[14]),
	.B(ex_retr_pipe_exu_result_retr[14]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[14])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[14] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[11]  (
	.A(ex_retr_pipe_curr_pc_retr[11]),
	.B(ex_retr_pipe_exu_result_retr[11]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[11])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[11] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[27]  (
	.A(ex_retr_pipe_curr_pc_retr[27]),
	.B(ex_retr_pipe_exu_result_retr[27]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[27])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[27] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[16]  (
	.A(ex_retr_pipe_curr_pc_retr[16]),
	.B(ex_retr_pipe_exu_result_retr[16]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[16])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[16] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[10]  (
	.A(ex_retr_pipe_curr_pc_retr[10]),
	.B(ex_retr_pipe_exu_result_retr[10]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[10])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[10] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[15]  (
	.A(ex_retr_pipe_curr_pc_retr[15]),
	.B(ex_retr_pipe_exu_result_retr[15]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[15])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[15] .INIT=16'h00AC;
// @29:2448
  CFG4 \machine_implicit_wr_mtval_tval_wr_data_1[30]  (
	.A(ex_retr_pipe_curr_pc_retr[30]),
	.B(ex_retr_pipe_exu_result_retr[30]),
	.C(un1_excpt_i_access_fault),
	.D(machine_implicit_wr_mtval_tval_wr_data_sm1),
	.Y(machine_implicit_wr_mtval_tval_wr_data_1_Z[30])
);
defparam \machine_implicit_wr_mtval_tval_wr_data_1[30] .INIT=16'h00AC;
// @29:2380
  miv_rv32_priv_irq_2s_0_0 u_miv_rv32_priv_irq_0 (
	.de_ex_pipe_sw_csr_addr_ex(de_ex_pipe_sw_csr_addr_ex[1:0]),
	.debug_csr_req_addr(debug_csr_req_addr[1:0]),
	.ex_retr_pipe_sw_csr_addr_retr_2(ex_retr_pipe_sw_csr_addr_retr_2[1:0]),
	.de_ex_pipe_exu_result_mux_sel_ex(de_ex_pipe_exu_result_mux_sel_ex[2:0]),
	.lsu_op_ex_pipe_reg_0(lsu_op_ex_pipe_reg_0),
	.ex_retr_pipe_lsu_op_retr_1_0(ex_retr_pipe_lsu_op_retr_1_0),
	.ifu_expipe_resp_next_vaddr({ifu_expipe_resp_next_vaddr[31:12], N_3904, ifu_expipe_resp_next_vaddr[10:0]}),
	.ifu_expipe_resp_ireg_vaddr({ifu_expipe_resp_ireg_vaddr[31:12], N_3905, ifu_expipe_resp_ireg_vaddr[10:0]}),
	.de_ex_pipe_curr_pc_ex_2({de_ex_pipe_curr_pc_ex_2[31:12], N_3906, de_ex_pipe_curr_pc_ex_2[10:0]}),
	.cause_excpt_code_irq_2(cause_excpt_code_irq[3]),
	.cause_excpt_code_irq_0(cause_excpt_code_irq[1]),
	.m_sw_irq(m_sw_irq),
	.instr_completing_retr_i_0(instr_completing_retr_i_0),
	.instr_completing_retr_i_a2_0_0(instr_completing_retr_i_a2_0_0),
	.m_timer_irq(m_timer_irq),
	.instr_m2_e_3(instr_m2_e_3),
	.instr_completing_retr_i_a4_0(instr_completing_retr_i_a4_0),
	.trigger_debug_enter_taken(trigger_debug_enter_taken),
	.debug_mode_enter_0(debug_mode_enter_0_1z),
	.haltreq_debug_enter_taken(haltreq_debug_enter_taken),
	.gpr_wr_en_retr(gpr_wr_en_retr),
	.instr_completing_retr_i_a0_0(instr_completing_retr_i_a0_0),
	.lsu_resp_valid(lsu_resp_valid),
	.instr_completing_retr_i_o2_3_RNI8RI5M(instr_completing_retr_i_o2_3_RNI8RI5M),
	.instr_completing_retr_i_o2_1(instr_completing_retr_i_o2_1),
	.de_ex_pipe_bcu_op_sel_ex7(de_ex_pipe_bcu_op_sel_ex7),
	.N_3733_i(N_3733_i),
	.N_7(N_7),
	.un4_exu_res_req_retr(un4_exu_res_req_retr),
	.interrupt_pending_out(interrupt_pending_out),
	.un1_ex_retr_pipe_lsu_op_retr_i_0(un1_ex_retr_pipe_lsu_op_retr_i_0),
	.ex_retr_pipe_lsu_op_retr9(ex_retr_pipe_lsu_op_retr9),
	.de_ex_pipe_sw_csr_rd_op_ex(de_ex_pipe_sw_csr_rd_op_ex),
	.un4_ex_retr_pipe_sw_csr_rd_op_retr(un4_ex_retr_pipe_sw_csr_rd_op_retr),
	.ex_retr_pipe_sw_csr_rd_op_retr_2(ex_retr_pipe_sw_csr_rd_op_retr_2),
	.N_1382(N_1382),
	.N_773(N_773),
	.bcu_op_completing_ex_3_0_i_5(bcu_op_completing_ex_3_0_i_5),
	.dff_arst(dff_arst),
	.clk(clk),
	.m_external_irq(m_external_irq),
	.r_N_8(r_N_8),
	.base_irq_p_ext(base_irq_p_ext),
	.machine_N_7_i_1(machine_N_7_i_1),
	.interrupt_could_commit_1z(interrupt_could_commit),
	.N_134(N_134),
	.stage_state_retr(stage_state_retr),
	.N_278(N_278),
	.un1_interrupt_taken_timer_2_i(un1_interrupt_taken_timer_2_i),
	.interrupt_captured_local_en_timer_1z(interrupt_captured_local_en_timer),
	.N_604(N_604),
	.interrupt_taken_timer(interrupt_taken_timer),
	.un1_interrupt_taken_ext_i(un1_interrupt_taken_ext_i),
	.un3_irq_stall_lsu_req_1z(un3_irq_stall_lsu_req),
	.stage_state_retr_rep2(stage_state_retr_rep2),
	.lsu_op_os(lsu_op_os),
	.irq_ext_enable_1z(irq_ext_enable),
	.dcsr_step(dcsr_step),
	.status_mie(status_mie),
	.dcsr_stepie(dcsr_stepie),
	.interrupt_captured_sw(interrupt_captured_sw),
	.ie_msie(ie_msie),
	.ie_meie(ie_meie),
	.ie_mtie(ie_mtie),
	.interrupt_captured_ext(interrupt_captured_ext),
	.un1_irq_stall_lsu_req_1z(un1_irq_stall_lsu_req),
	.trace_priv_i(trace_priv_i)
);
// @29:2507
  miv_rv32_csr_decode_0s_1s_0s u_miv_rv32_csr_decode_0 (
	.un1_u_miv_rv32_csr_decode_0_1_0(un1_u_miv_rv32_csr_decode_0_1[5]),
	.un1_u_miv_rv32_csr_decode_0_1_56(un1_u_miv_rv32_csr_decode_0_1[61]),
	.un1_u_miv_rv32_csr_decode_0_53(un1_u_miv_rv32_csr_decode_0[58]),
	.un1_u_miv_rv32_csr_decode_0_3(un1_u_miv_rv32_csr_decode_0[8]),
	.un1_u_miv_rv32_csr_decode_0_4(un1_u_miv_rv32_csr_decode_0[9]),
	.un1_u_miv_rv32_csr_decode_0_58(un1_u_miv_rv32_csr_decode_0[63]),
	.un1_u_miv_rv32_csr_decode_0_60(un1_u_miv_rv32_csr_decode_0[65]),
	.un1_u_miv_rv32_csr_decode_0_47(un1_u_miv_rv32_csr_decode_0[52]),
	.un1_u_miv_rv32_csr_decode_0_0(un1_u_miv_rv32_csr_decode_0[5]),
	.un1_u_miv_rv32_csr_decode_0_37(un1_u_miv_rv32_csr_decode_0[42]),
	.un1_u_miv_rv32_csr_decode_0_56(un1_u_miv_rv32_csr_decode_0[61]),
	.un1_u_miv_rv32_csr_decode_0_41(un1_u_miv_rv32_csr_decode_0[46]),
	.un1_u_miv_rv32_csr_decode_0_40(un1_u_miv_rv32_csr_decode_0[45]),
	.un1_u_miv_rv32_csr_decode_0_43(un1_u_miv_rv32_csr_decode_0[48]),
	.un1_u_miv_rv32_csr_decode_0_50(un1_u_miv_rv32_csr_decode_0[55]),
	.un1_u_miv_rv32_csr_decode_0_1_d0(un1_u_miv_rv32_csr_decode_0[6]),
	.un1_u_miv_rv32_csr_decode_0_15(un1_u_miv_rv32_csr_decode_0[20]),
	.un1_u_miv_rv32_csr_decode_0_42(un1_u_miv_rv32_csr_decode_0[47]),
	.un1_u_miv_rv32_csr_decode_0_16(un1_u_miv_rv32_csr_decode_0[21]),
	.un1_u_miv_rv32_csr_decode_0_2_43(un1_u_miv_rv32_csr_decode_0_2[48]),
	.un1_u_miv_rv32_csr_decode_0_2_37(un1_u_miv_rv32_csr_decode_0_2[42]),
	.un1_u_miv_rv32_csr_decode_0_2_0(un1_u_miv_rv32_csr_decode_0_2[5]),
	.un1_u_miv_rv32_csr_decode_0_2_3(un1_u_miv_rv32_csr_decode_0_2[8]),
	.ex_retr_pipe_sw_csr_addr_retr(ex_retr_pipe_sw_csr_addr_retr[11:0]),
	.mie_sw_wr_sel(mie_sw_wr_sel),
	.sw_csr_wr_valid_qual(sw_csr_wr_valid_qual_Z),
	.mscratch_sw_wr_sel(mscratch_sw_wr_sel),
	.mcause_sw_wr_sel_3(mcause_sw_wr_sel_3),
	.mepc_sw_wr_sel_3(mepc_sw_wr_sel_3),
	.N_744(N_744),
	.csr_op_wr_valid(csr_op_wr_valid),
	.debug_csr_resp_valid(debug_csr_resp_valid),
	.csr_op_rd_valid(csr_op_rd_valid),
	.debug_resume_ack_1z(debug_resume_ack),
	.mtval_sw_wr_sel_1(mtval_sw_wr_sel_1),
	.mtvec_sw_rd_sel_1(mtvec_sw_rd_sel_1),
	.mcause_sw_rd_sel_1(mcause_sw_rd_sel_1),
	.dcsr_debugger_wr_sel_1(dcsr_debugger_wr_sel_1),
	.dcsr_debugger_wr_sel_0(dcsr_debugger_wr_sel_0),
	.debug_exit_retr_i_1z(debug_exit_retr_i),
	.mepc_sw_rd_sel_3(mepc_sw_rd_sel_3),
	.mie_sw_rd_sel_2(mie_sw_rd_sel_2),
	.stage_state_retr(stage_state_retr),
	.ex_retr_pipe_sw_csr_rd_op_retr(ex_retr_pipe_sw_csr_rd_op_retr),
	.debug_exit_retr(debug_exit_retr),
	.init_wr_dcsr_step_en(init_wr_dcsr_step_en),
	.formal_trace_reset_taken(formal_trace_reset_taken),
	.debug_resume_req(debug_resume_req),
	.dpc_debugger_wr_sel_1(dpc_debugger_wr_sel_1),
	.un29_csr_trigger_wr_hzd_de_1(un29_csr_trigger_wr_hzd_de_1),
	.trace_priv_i(trace_priv_i),
	.bcu_result_valid_i_a2_1(bcu_result_valid_i_a2_1),
	.N_59_2(N_59_2),
	.misa_sw_rd_sel_1(misa_sw_rd_sel_1),
	.mepc_sw_wr_sel_0(mepc_sw_wr_sel_0),
	.un29_csr_trigger_wr_hzd_de_4(un29_csr_trigger_wr_hzd_de_4),
	.tdata2_sw_rd_sel_7(tdata2_sw_rd_sel_7),
	.tdata1_sw_rd_sel_7(tdata1_sw_rd_sel_7),
	.mimpid_sw_rd_sel_3(mimpid_sw_rd_sel_3)
);
// @29:2658
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_12 u_csr_gpr_state_reg_status_mie (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[3]),
	.un1_u_miv_rv32_csr_decode_0_1_0(un1_u_miv_rv32_csr_decode_0_1[61]),
	.machine_implicit_wr_mtval_tval_wr_en(machine_implicit_wr_mtval_tval_wr_en),
	.status_mpie(status_mpie),
	.resetn(resetn),
	.formal_trace_reset_taken(formal_trace_reset_taken),
	.wr_en_data_or_0(wr_en_data_or_0),
	.machine_implicit_wr_status_mpie_wr_en(machine_implicit_wr_status_mpie_wr_en_Z),
	.clk(clk),
	.status_mie(status_mie)
);
// @29:2691
  miv_rv32_csr_gpr_state_reg_1s_0s_0s_5 u_csr_gpr_state_reg_status_mpie (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[7]),
	.un1_u_miv_rv32_csr_decode_0_1_0(un1_u_miv_rv32_csr_decode_0_1[61]),
	.machine_implicit_wr_mtval_tval_wr_en(machine_implicit_wr_mtval_tval_wr_en),
	.status_mie(status_mie),
	.machine_implicit_wr_status_mpie_wr_en(machine_implicit_wr_status_mpie_wr_en_Z),
	.clk(clk),
	.status_mpie(status_mpie)
);
// @29:2898
  miv_rv32_csr_gpr_state_reg_1s_0s_0s u_csr_gpr_state_reg_ie_msie (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[3]),
	.mie_sw_wr_sel(mie_sw_wr_sel),
	.clk(clk),
	.ie_msie(ie_msie)
);
// @29:2926
  miv_rv32_csr_gpr_state_reg_1s_0s_0s_0 u_csr_gpr_state_reg_ie_mtie (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[7]),
	.mie_sw_wr_sel(mie_sw_wr_sel),
	.clk(clk),
	.ie_mtie(ie_mtie)
);
// @29:2955
  miv_rv32_csr_gpr_state_reg_1s_0s_0s_1 u_csr_gpr_state_reg_ie_meie (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[11]),
	.mie_sw_wr_sel(mie_sw_wr_sel),
	.clk(clk),
	.ie_meie(ie_meie)
);
// @29:2990
  miv_rv32_csr_gpr_state_reg_1s_0s_0s_2 \gen_ext_sys_irq[0].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie  (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[22]),
	.ie_mextsysie_0(ie_mextsysie[0]),
	.mie_sw_wr_sel(mie_sw_wr_sel),
	.clk(clk)
);
// @29:2990
  miv_rv32_csr_gpr_state_reg_1s_0s_0s_3 \gen_ext_sys_irq[1].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie  (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[23]),
	.ie_mextsysie_0(ie_mextsysie[1]),
	.mie_sw_wr_sel(mie_sw_wr_sel),
	.clk(clk)
);
// @29:3416
  miv_rv32_csr_gpr_state_reg_30s_1s_536870913 \gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base  (
	.un3_mtvec_warl_wr_en_3_0(un3_mtvec_warl_wr_en_3[0]),
	.csr_op_wr_data_1(csr_op_wr_data_1[31:2]),
	.csr_priv_mtvec_excpt_vec_retr(csr_priv_mtvec_excpt_vec_retr[31:2]),
	.un32_mtvec_warl_wr_enlt18(un32_mtvec_warl_wr_enlt18),
	.mepc_sw_wr_sel_3(mepc_sw_wr_sel_3),
	.resetn(resetn),
	.clk(clk)
);
// @29:3453
  miv_rv32_csr_gpr_state_reg_31s_0s_0s u_csr_gpr_state_reg_mepc_epc (
	.ex_retr_pipe_curr_pc_retr(ex_retr_pipe_curr_pc_retr[31:1]),
	.csr_op_wr_data_1(csr_op_wr_data_1[31:1]),
	.un1_u_miv_rv32_csr_decode_0_2_0(un1_u_miv_rv32_csr_decode_0_2[42]),
	.csr_priv_mtvec_epc_retr(csr_priv_mtvec_epc_retr[31:1]),
	.mepc_sw_wr_sel_3(mepc_sw_wr_sel_3),
	.machine_implicit_wr_mtval_tval_wr_en(machine_implicit_wr_mtval_tval_wr_en),
	.mepc_sw_wr_sel_0(mepc_sw_wr_sel_0),
	.clk(clk)
);
// @29:3485
  miv_rv32_csr_gpr_state_reg_5s_1s_0 u_csr_gpr_state_reg_mcause_excpt_code (
	.csr_op_wr_data_1(csr_op_wr_data_1[4:0]),
	.cause_excpt_code_excpt_2(cause_excpt_code_excpt[2]),
	.cause_excpt_code_excpt_3(cause_excpt_code_excpt[3]),
	.cause_excpt_code_excpt_0(cause_excpt_code_excpt[0]),
	.cause_excpt_code_irq_0(cause_excpt_code_irq[1]),
	.cause_excpt_code_irq_2(cause_excpt_code_irq[3]),
	.machine_implicit_wr_mcause_excpt_code_wr_data_1_0(machine_implicit_wr_mcause_excpt_code_wr_data_1[4]),
	.machine_implicit_wr_mcause_excpt_code_wr_data_0_0(machine_implicit_wr_mcause_excpt_code_wr_data_0[1]),
	.csr_priv_cause_excpt_code(csr_priv_cause_excpt_code[4:0]),
	.state_val_or_0_0(state_val_or_0[0]),
	.N_604(N_604),
	.un1_interrupt_taken_timer_2_i(un1_interrupt_taken_timer_2_i),
	.wr_en_data_or_0(wr_en_data_or_0),
	.mcause_sw_wr_sel_3(mcause_sw_wr_sel_3),
	.mcause_sw_rd_sel_1(mcause_sw_rd_sel_1),
	.machine_implicit_wr_mtval_tval_wr_en(machine_implicit_wr_mtval_tval_wr_en),
	.state_val_776(state_val_776),
	.N_1849_i(N_1849_i),
	.clk(clk)
);
// @29:3511
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_12_0 u_csr_gpr_state_reg_mcause_interrupt (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[31]),
	.state_val_or_0_0(state_val_or_0[0]),
	.machine_implicit_wr_mtval_tval_wr_en(machine_implicit_wr_mtval_tval_wr_en),
	.interrupt_taken_timer(interrupt_taken_timer),
	.un1_interrupt_taken_ext_i(un1_interrupt_taken_ext_i),
	.resetn(resetn),
	.formal_trace_reset_taken(formal_trace_reset_taken),
	.clk(clk),
	.mcause_interrupt(mcause_interrupt),
	.N_1849_i(N_1849_i),
	.state_val_776(state_val_776)
);
// @29:3541
  miv_rv32_csr_gpr_state_reg_32s_0s_0s_1 u_csr_gpr_state_reg_mtval_tval (
	.csr_op_wr_data_1(csr_op_wr_data_1[31:0]),
	.machine_implicit_wr_mtval_tval_wr_data_1(machine_implicit_wr_mtval_tval_wr_data_1_Z[31:0]),
	.machine_implicit_wr_mtval_tval_wr_data_2(machine_implicit_wr_mtval_tval_wr_data_2[31:0]),
	.ex_retr_pipe_sw_csr_addr_retr_0(ex_retr_pipe_sw_csr_addr_retr[9]),
	.csr_priv_mtval(csr_priv_mtval[31:0]),
	.mtval_sw_wr_sel_1(mtval_sw_wr_sel_1),
	.sw_csr_wr_valid_qual(sw_csr_wr_valid_qual_Z),
	.machine_implicit_wr_mtval_tval_wr_en(machine_implicit_wr_mtval_tval_wr_en),
	.clk(clk)
);
// @29:3708
  miv_rv32_csr_gpr_state_reg_32s_0s_0s_0 u_csr_gpr_state_reg_mscratch_scratch (
	.csr_op_wr_data_1(csr_op_wr_data_1[31:0]),
	.mscratch_scratch(mscratch_scratch[31:0]),
	.mscratch_sw_wr_sel(mscratch_sw_wr_sel),
	.clk(clk)
);
// @29:4310
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_7 \gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit  (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[20]),
	.per_trigger_debug_0(per_trigger_debug[0]),
	.machine_sw_wr_tdata1_mcontrol_execute_wr_en(machine_sw_wr_tdata1_mcontrol_execute_wr_en),
	.formal_trace_reset_taken(formal_trace_reset_taken),
	.resetn(resetn),
	.clk(clk),
	.tdata1_mcontrol_hit(tdata1_mcontrol_hit)
);
// @29:4468
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_9 \gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute  (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[6]),
	.state_val_33_0(state_val_33[6]),
	.machine_sw_wr_tdata1_mcontrol_execute_wr_en(machine_sw_wr_tdata1_mcontrol_execute_wr_en),
	.formal_trace_reset_taken(formal_trace_reset_taken),
	.resetn(resetn),
	.clk(clk),
	.tdata1_mcontrol_execute(tdata1_mcontrol_execute)
);
// @29:4468
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_5 \gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_execute  (
	.state_val_33_0(state_val_33[6]),
	.tdata2_match_data_0(tdata2_match_data[6]),
	.resetn(resetn),
	.wr_en_data_or_0(wr_en_data_or_0),
	.clk(clk)
);
// @29:4522
  miv_rv32_csr_gpr_state_reg_32s_1s_0_1 \gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data  (
	.state_val_33({state_val_33[31:7], N_3907, state_val_33[5:0]}),
	.tdata2_match_data({tdata2_match_data[31:7], N_3908, tdata2_match_data[5:0]}),
	.resetn(resetn),
	.wr_en_data_or_0(wr_en_data_or_0),
	.clk(clk)
);
// @29:4522
  miv_rv32_csr_gpr_state_reg_32s_1s_0_0 \gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data  (
	.csr_op_wr_data_1({csr_op_wr_data_1[31:7], N_3909, csr_op_wr_data_1[5:0]}),
	.un1_u_miv_rv32_csr_decode_0_2_0(un1_u_miv_rv32_csr_decode_0_2[8]),
	.state_val_33(state_val_33[31:0]),
	.tdata2_match_data_1(tdata2_match_data_1[31:0]),
	.machine_sw_wr_tdata2_match_data_wr_en_0(machine_sw_wr_tdata2_match_data_wr_en_0),
	.mcause_sw_wr_sel_3(mcause_sw_wr_sel_3),
	.wr_en_data_or_0_1z(wr_en_data_or_0),
	.formal_trace_reset_taken(formal_trace_reset_taken),
	.resetn(resetn),
	.clk(clk)
);
// @29:4732
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_0 \gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm  (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[15]),
	.dcsr_debugger_wr_sel_1(dcsr_debugger_wr_sel_1),
	.resetn(resetn),
	.sw_csr_wr_valid_qual(sw_csr_wr_valid_qual_Z),
	.init_wr_dcsr_step_en(init_wr_dcsr_step_en),
	.N_3542_i(N_3542_i),
	.wr_en_data_or_1z(wr_en_data_or),
	.clk(clk),
	.dcsr_ebreakm(dcsr_ebreakm)
);
// @29:4763
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_1 \gen_debug.u_csr_gpr_state_reg_dcsr_stepie  (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[11]),
	.N_3542_i(N_3542_i),
	.wr_en_data_or(wr_en_data_or),
	.clk(clk),
	.dcsr_stepie(dcsr_stepie)
);
// @29:4788
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_2 \gen_debug.u_csr_gpr_state_reg_dcsr_stopcount  (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[10]),
	.N_3542_i(N_3542_i),
	.wr_en_data_or(wr_en_data_or),
	.clk(clk),
	.dcsr_stopcount(dcsr_stopcount)
);
// @29:4813
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_3 \gen_debug.u_csr_gpr_state_reg_dcsr_stoptime  (
	.csr_op_wr_data_1_0(csr_op_wr_data_1[9]),
	.N_3542_i(N_3542_i),
	.wr_en_data_or(wr_en_data_or),
	.clk(clk),
	.dcsr_stoptime(dcsr_stoptime)
);
// @29:4843
  miv_rv32_csr_gpr_state_reg_3s_1s_0s_0 \gen_debug.u_csr_gpr_state_reg_dcsr_cause  (
	.dcsr_cause(dcsr_cause[2:0]),
	.haltreq_debug_enter_taken(haltreq_debug_enter_taken),
	.step_debug_enter_taken(step_debug_enter_taken),
	.debug_enter_retr(debug_enter_retr),
	.debug_mode_retire_mask_retr(debug_mode_retire_mask_retr),
	.implicit_wr_dcsr_cause_wr_data_1_ss0(implicit_wr_dcsr_cause_wr_data_1_ss0),
	.trigger_debug_enter_taken(trigger_debug_enter_taken),
	.resetn(resetn),
	.init_wr_dcsr_step_en(init_wr_dcsr_step_en),
	.clk(clk)
);
// @29:4874
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_9_4 \gen_debug.u_csr_gpr_state_reg_dcsr_step  (
	.cause_excpt_code_irq_0(cause_excpt_code_irq[1]),
	.un3_mtvec_warl_wr_en_3_0(un3_mtvec_warl_wr_en_3[0]),
	.sw_csr_rd_data_retr(sw_csr_rd_data_retr[31:0]),
	.un1_u_miv_rv32_csr_decode_0_2_43(un1_u_miv_rv32_csr_decode_0_2[48]),
	.un1_u_miv_rv32_csr_decode_0_2_0(un1_u_miv_rv32_csr_decode_0_2[5]),
	.un1_u_miv_rv32_csr_decode_0_2_3(un1_u_miv_rv32_csr_decode_0_2[8]),
	.time_count(time_count[63:0]),
	.csr_priv_mtvec_excpt_vec_retr(csr_priv_mtvec_excpt_vec_retr[31:2]),
	.csr_priv_mtvec_epc_retr(csr_priv_mtvec_epc_retr[31:1]),
	.trigger_req_de(trigger_req_de[1:0]),
	.csr_priv_mtval(csr_priv_mtval[31:0]),
	.mscratch_scratch(mscratch_scratch[31:0]),
	.ex_retr_pipe_sw_csr_wr_op_retr(ex_retr_pipe_sw_csr_wr_op_retr[1:0]),
	.dcsr_cause(dcsr_cause[2:0]),
	.csr_priv_dpc_retr(csr_priv_dpc_retr[31:0]),
	.cause_excpt_code_excpt_0(cause_excpt_code_excpt[0]),
	.cause_excpt_code_excpt_2(cause_excpt_code_excpt[2]),
	.cause_excpt_code_excpt_3(cause_excpt_code_excpt[3]),
	.csr_priv_cause_excpt_code(csr_priv_cause_excpt_code[4:0]),
	.un1_u_miv_rv32_csr_decode_0_41(un1_u_miv_rv32_csr_decode_0[46]),
	.un1_u_miv_rv32_csr_decode_0_50(un1_u_miv_rv32_csr_decode_0[55]),
	.un1_u_miv_rv32_csr_decode_0_40(un1_u_miv_rv32_csr_decode_0[45]),
	.un1_u_miv_rv32_csr_decode_0_37(un1_u_miv_rv32_csr_decode_0[42]),
	.un1_u_miv_rv32_csr_decode_0_47(un1_u_miv_rv32_csr_decode_0[52]),
	.un1_u_miv_rv32_csr_decode_0_58(un1_u_miv_rv32_csr_decode_0[63]),
	.un1_u_miv_rv32_csr_decode_0_56(un1_u_miv_rv32_csr_decode_0[61]),
	.un1_u_miv_rv32_csr_decode_0_43(un1_u_miv_rv32_csr_decode_0[48]),
	.un1_u_miv_rv32_csr_decode_0_0(un1_u_miv_rv32_csr_decode_0[5]),
	.un1_u_miv_rv32_csr_decode_0_42(un1_u_miv_rv32_csr_decode_0[47]),
	.un1_u_miv_rv32_csr_decode_0_3(un1_u_miv_rv32_csr_decode_0[8]),
	.un1_u_miv_rv32_csr_decode_0_4(un1_u_miv_rv32_csr_decode_0[9]),
	.un1_u_miv_rv32_csr_decode_0_53(un1_u_miv_rv32_csr_decode_0[58]),
	.un1_u_miv_rv32_csr_decode_0_16(un1_u_miv_rv32_csr_decode_0[21]),
	.un1_u_miv_rv32_csr_decode_0_15(un1_u_miv_rv32_csr_decode_0[20]),
	.un1_u_miv_rv32_csr_decode_0_1(un1_u_miv_rv32_csr_decode_0[6]),
	.un1_u_miv_rv32_csr_decode_0_60(un1_u_miv_rv32_csr_decode_0[65]),
	.machine_implicit_wr_mcause_excpt_code_wr_data_0_0(machine_implicit_wr_mcause_excpt_code_wr_data_0[1]),
	.machine_implicit_wr_mcause_excpt_code_wr_data_1_0(machine_implicit_wr_mcause_excpt_code_wr_data_1[4]),
	.de_ex_pipe_curr_pc_ex_2_0(de_ex_pipe_curr_pc_ex_2[11]),
	.ifu_expipe_resp_next_vaddr_0(ifu_expipe_resp_next_vaddr[11]),
	.ex_retr_pipe_gpr_wr_mux_sel_retr(ex_retr_pipe_gpr_wr_mux_sel_retr[1:0]),
	.ie_mextsysie(ie_mextsysie[1:0]),
	.cause_excpt_code_excpt_m5_0(cause_excpt_code_excpt_m5[3]),
	.ex_retr_pipe_lsu_op_retr_1_2(ex_retr_pipe_lsu_op_retr_1_3),
	.ex_retr_pipe_lsu_op_retr_1_0(ex_retr_pipe_lsu_op_retr_1_1),
	.lsu_op_ex_pipe_reg_2(lsu_op_ex_pipe_reg_3),
	.lsu_op_ex_pipe_reg_0(lsu_op_ex_pipe_reg_1),
	.per_trigger_debug_0(per_trigger_debug[0]),
	.ex_retr_pipe_gpr_wr_sel_retr_2_0(ex_retr_pipe_gpr_wr_sel_retr_2_0),
	.debug_gpr_req_addr_0(debug_gpr_req_addr_0),
	.csr_op_wr_data_1(csr_op_wr_data_1[31:0]),
	.ex_retr_pipe_exu_result_retr(ex_retr_pipe_exu_result_retr[31:0]),
	.tdata2_match_data(tdata2_match_data[31:0]),
	.tdata2_match_data_1(tdata2_match_data_1[31:0]),
	.ifu_expipe_resp_ireg_vaddr(ifu_expipe_resp_ireg_vaddr[31:0]),
	.un1_excpt_i_access_fault_1z(un1_excpt_i_access_fault),
	.un32_mtvec_warl_wr_enlt18(un32_mtvec_warl_wr_enlt18),
	.un41_trap_val_1z(un41_trap_val),
	.un7_trap_val_1z(un7_trap_val),
	.un17_trap_val_1z(un17_trap_val),
	.un1_interrupt_taken_ext_i(un1_interrupt_taken_ext_i),
	.base_irq_p_ext(base_irq_p_ext),
	.interrupt_taken_timer(interrupt_taken_timer),
	.machine_N_7_i_1(machine_N_7_i_1),
	.r_N_8(r_N_8),
	.interrupt_could_commit(interrupt_could_commit),
	.debug_active_retr5(debug_active_retr5),
	.N_134(N_134),
	.debug_reset_pending(debug_reset_pending),
	.trigger_debug_enter_pending6(trigger_debug_enter_pending6),
	.machine_sw_wr_tdata1_mcontrol_execute_wr_en(machine_sw_wr_tdata1_mcontrol_execute_wr_en),
	.mepc_sw_wr_sel_3(mepc_sw_wr_sel_3),
	.tdata1_sw_rd_sel_7(tdata1_sw_rd_sel_7),
	.d_N_5_0(d_N_5_0),
	.step_debug_enter_pending6(step_debug_enter_pending6),
	.de_ex_pipe_implicit_pseudo_instr_ex_2(de_ex_pipe_implicit_pseudo_instr_ex_2),
	.N_3733_i(N_3733_i),
	.trigger_op_addr_valid_de(trigger_op_addr_valid_de),
	.instr_completing_retr_i_a2_0_0(instr_completing_retr_i_a2_0_0),
	.d_N_3_mux_3(d_N_3_mux_3),
	.gpr_N_3_mux_0(gpr_N_3_mux_0),
	.status_mpie(status_mpie),
	.csr_op_wr_valid_1z(csr_op_wr_valid),
	.lsu_flush(lsu_flush),
	.dcsr_stoptime(dcsr_stoptime),
	.debug_enter_retr_rep1(debug_enter_retr_rep1),
	.dcsr_stepie(dcsr_stepie),
	.dcsr_stopcount(dcsr_stopcount),
	.mcause_interrupt(mcause_interrupt),
	.tdata1_mcontrol_hit(tdata1_mcontrol_hit),
	.tdata1_mcontrol_execute(tdata1_mcontrol_execute),
	.N_278(N_278),
	.implicit_wr_dcsr_cause_wr_data_1_ss0(implicit_wr_dcsr_cause_wr_data_1_ss0),
	.wfi_waiting_reg6_1z(wfi_waiting_reg6),
	.dpc_debugger_wr_sel_1(dpc_debugger_wr_sel_1),
	.status_mie(status_mie),
	.mie_sw_rd_sel_2(mie_sw_rd_sel_2),
	.misa_sw_rd_sel_1(misa_sw_rd_sel_1),
	.interrupt_pending_out(interrupt_pending_out),
	.illegal_instr_retr(illegal_instr_retr),
	.clr_wfi_waiting_1z(clr_wfi_waiting),
	.formal_trace_reset_taken(formal_trace_reset_taken),
	.interrupt_captured_local_en_timer(interrupt_captured_local_en_timer),
	.set_wfi_waiting_1z(set_wfi_waiting),
	.ex_retr_pipe_wfi_retr(ex_retr_pipe_wfi_retr),
	.lsu_resp_str_amo_addr_misalign(lsu_resp_str_amo_addr_misalign),
	.trace_exception(trace_exception),
	.machine_implicit_wr_mtval_tval_wr_en(machine_implicit_wr_mtval_tval_wr_en),
	.debug_halt_ack_1z(debug_halt_ack),
	.irq_ext_enable(irq_ext_enable),
	.lsu_op_os(lsu_op_os),
	.sw_csr_op_ready_retr(sw_csr_op_ready_retr),
	.debug_csr_resp_valid(debug_csr_resp_valid),
	.lsu_resp_access_mem_error(lsu_resp_access_mem_error),
	.N_744(N_744),
	.un1_exu_result_valid_retr(un1_exu_result_valid_retr),
	.ex_retr_pipe_exu_result_valid_retr(ex_retr_pipe_exu_result_valid_retr),
	.implicit_wr_dpc_pc_en(implicit_wr_dpc_pc_en),
	.haltreq_debug_enter_pending6(haltreq_debug_enter_pending6),
	.debug_enter_retr(debug_enter_retr),
	.soft_reset_pending(soft_reset_pending_Z),
	.debug_mode_retire_mask_retr(debug_mode_retire_mask_retr),
	.ex_retr_pipe_illegal_instr_retr(ex_retr_pipe_illegal_instr_retr),
	.machine_sw_wr_tdata2_match_data_wr_en_0(machine_sw_wr_tdata2_match_data_wr_en_0),
	.tdata2_sw_rd_sel_7(tdata2_sw_rd_sel_7),
	.csr_op_rd_valid_1z(csr_op_rd_valid),
	.ex_retr_pipe_sw_csr_rd_op_retr(ex_retr_pipe_sw_csr_rd_op_retr),
	.ex_retr_pipe_i_access_mem_error_retr(ex_retr_pipe_i_access_mem_error_retr),
	.lsu_resp_ld_addr_misalign(lsu_resp_ld_addr_misalign),
	.dbreak_retr(dbreak_retr),
	.ex_retr_pipe_lsu_op_retr9(ex_retr_pipe_lsu_op_retr9),
	.un1_ex_retr_pipe_lsu_op_retr_i_0(un1_ex_retr_pipe_lsu_op_retr_i_0),
	.ex_retr_debug_enter_req_retr(ex_retr_debug_enter_req_retr),
	.dcsr_debugger_wr_sel_0(dcsr_debugger_wr_sel_0),
	.mimpid_sw_rd_sel_3(mimpid_sw_rd_sel_3),
	.ex_retr_pipe_dbreak_retr(ex_retr_pipe_dbreak_retr),
	.stage_state_retr_rep1(stage_state_retr_rep1),
	.dcsr_ebreakm(dcsr_ebreakm),
	.debug_enter_req_de(debug_enter_req_de),
	.haltreq_debug_enter_pending(haltreq_debug_enter_pending),
	.step_debug_enter_pending(step_debug_enter_pending),
	.trigger_debug_enter_pending(trigger_debug_enter_pending),
	.debug_active_retr(debug_active_retr),
	.stage_state_retr_rep2(stage_state_retr_rep2),
	.un4_ex_retr_pipe_sw_csr_rd_op_retr(un4_ex_retr_pipe_sw_csr_rd_op_retr),
	.debug_csr_req_rd_en(debug_csr_req_rd_en),
	.ie_meie(ie_meie),
	.interrupt_captured_ext(interrupt_captured_ext),
	.interrupt_captured_sw(interrupt_captured_sw),
	.ex_retr_pipe_m_env_call_retr(ex_retr_pipe_m_env_call_retr),
	.ex_retr_pipe_i_access_misalign_error_retr(ex_retr_pipe_i_access_misalign_error_retr),
	.un3_ex_retr_pipe_sw_csr_wr_op_retr(un3_ex_retr_pipe_sw_csr_wr_op_retr),
	.debug_csr_req_wr_en(debug_csr_req_wr_en),
	.debug_csr_req_valid(debug_csr_req_valid),
	.debug_halt_req(debug_halt_req),
	.N_1232_i(N_1232_i),
	.N_1233_i(N_1233_i),
	.ie_mtie(ie_mtie),
	.ie_msie(ie_msie),
	.stage_state_retr(stage_state_retr),
	.lsu_resp_valid(lsu_resp_valid),
	.debug_enter_retr_fast(debug_enter_retr_fast),
	.instr_completing_retr_i_o2_1(instr_completing_retr_i_o2_1),
	.instr_completing_retr_i_a2_a0_0(instr_completing_retr_i_a2_a0_0),
	.step_debug_enter_taken_1z(step_debug_enter_taken),
	.ebreak_debug_enter_taken_1z(ebreak_debug_enter_taken),
	.trace_priv_i(trace_priv_i),
	.haltreq_debug_enter_taken_1z(haltreq_debug_enter_taken),
	.trigger_debug_enter_taken_1z(trigger_debug_enter_taken),
	.gpr_wr_en_retr(gpr_wr_en_retr),
	.mtvec_sw_rd_sel_1(mtvec_sw_rd_sel_1),
	.mepc_sw_rd_sel_3(mepc_sw_rd_sel_3),
	.resetn(resetn),
	.init_wr_dcsr_step_en(init_wr_dcsr_step_en),
	.N_3542_i(N_3542_i),
	.wr_en_data_or(wr_en_data_or),
	.clk(clk),
	.dcsr_step(dcsr_step)
);
// @29:4910
  miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968 \gen_debug.u_csr_gpr_state_reg_dpc_pc  (
	.csr_op_wr_data_1(csr_op_wr_data_1[31:0]),
	.un1_u_miv_rv32_csr_decode_0_1_0(un1_u_miv_rv32_csr_decode_0_1[5]),
	.ex_retr_pipe_curr_pc_retr(ex_retr_pipe_curr_pc_retr[31:0]),
	.csr_priv_dpc_retr(csr_priv_dpc_retr[31:0]),
	.debug_enter_retr(debug_enter_retr),
	.implicit_wr_dpc_pc_en(implicit_wr_dpc_pc_en),
	.resetn(resetn),
	.formal_trace_reset_taken(formal_trace_reset_taken),
	.clk(clk)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_privarch_Z6 */

module miv_rv32_expipe_Z7 (
  clk,
  resetn,
  core_soft_reset,
  gpr_uncorrectable_ecc_error,
  time_count,
  hart_id,
  ifu_expipe_fetch_en,
  ifu_expipe_req_branch_excpt_req_valid,
  ifu_expipe_req_branch_excpt_req_fenci,
  ifu_expipe_req_fenci_proceed,
  ifu_expipe_req_branch_excpt_req_ready,
  ifu_expipe_req_branch_excpt_vaddr,
  ifu_expipe_req_flush,
  ifu_expipe_req_priv,
  ifu_expipe_resp_next_vaddr,
  ifu_expipe_resp_valid,
  ifu_expipe_resp_ready,
  ifu_expipe_resp_ireg,
  ifu_expipe_resp_ireg_vaddr,
  ifu_expipe_resp_ireg_vaddr_valid,
  ifu_expipe_resp_compressed,
  ifu_expipe_resp_access_fault,
  ifu_expipe_resp_access_mem_error,
  ifu_expipe_resp_access_parity_error,
  ifu_expipe_resp_access_misalign_error,
  ifu_expipe_resp_access_aborted,
  lsu_flush,
  lsu_op_os,
  lsu_ld_op_os,
  lsu_fence_op_os,
  lsu_req_valid,
  lsu_req_ready,
  lsu_req_addr,
  lsu_req_addr_valid,
  lsu_req_wr_data,
  lsu_req_wr_data_valid,
  lsu_req_op,
  lsu_resp_valid,
  lsu_resp_ready,
  lsu_resp_rd_data,
  lsu_resp_ld_addr_misalign,
  lsu_resp_ld_access_fault,
  lsu_resp_str_amo_addr_misalign,
  lsu_resp_str_amo_access_fault,
  lsu_resp_access_mem_error,
  lsu_resp_access_parity_error,
  lsu_resp_access_aborted,
  debug_reset,
  debug_core_reset,
  debug_active,
  debug_csr_gpr_req_wr_data,
  debug_csr_req_ready,
  debug_csr_req_valid,
  debug_csr_req_wr_en,
  debug_csr_req_rd_en,
  debug_csr_req_addr,
  debug_csr_resp_rd_data,
  debug_csr_resp_valid,
  debug_csr_resp_ready,
  debug_gpr_req_valid,
  debug_gpr_req_ready,
  debug_gpr_req_wr_en,
  debug_gpr_req_rd_en,
  debug_gpr_req_addr,
  debug_gpr_resp_rd_data,
  debug_gpr_resp_valid,
  debug_gpr_resp_ready,
  debug_halt_req,
  debug_halt_ack,
  debug_resethalt_req,
  debug_resethalt_ack,
  debug_resume_req,
  debug_resume_ack,
  debug_mode,
  m_sw_irq,
  m_timer_irq,
  m_external_irq,
  sys_ext_irq_src,
  formal_trace_instr,
  formal_trace_pc,
  formal_trace_reset_taken,
  formal_trace_instr_retire,
  trace_valid,
  trace_iaddr,
  trace_insn,
  trace_priv,
  trace_exception,
  trace_interrupt,
  trace_cause,
  trace_tval,
  gpr_ram_init_done,
  i_flush,
  ram_init_soft_debug_reset,
  icache_ram_init_done,
  gpr_ecc_error_injection,
  dff_arst
)
;
input clk ;
input resetn ;
input core_soft_reset ;
output gpr_uncorrectable_ecc_error ;
input [63:0] time_count ;
input [31:0] hart_id ;
output ifu_expipe_fetch_en ;
output ifu_expipe_req_branch_excpt_req_valid ;
output ifu_expipe_req_branch_excpt_req_fenci ;
output ifu_expipe_req_fenci_proceed ;
input ifu_expipe_req_branch_excpt_req_ready ;
output [31:0] ifu_expipe_req_branch_excpt_vaddr ;
output ifu_expipe_req_flush ;
output [1:0] ifu_expipe_req_priv ;
input [31:0] ifu_expipe_resp_next_vaddr ;
input ifu_expipe_resp_valid ;
output ifu_expipe_resp_ready ;
input [31:0] ifu_expipe_resp_ireg ;
input [31:0] ifu_expipe_resp_ireg_vaddr ;
input ifu_expipe_resp_ireg_vaddr_valid ;
input ifu_expipe_resp_compressed ;
input ifu_expipe_resp_access_fault ;
input ifu_expipe_resp_access_mem_error ;
input ifu_expipe_resp_access_parity_error ;
input ifu_expipe_resp_access_misalign_error ;
input ifu_expipe_resp_access_aborted ;
output lsu_flush ;
input lsu_op_os ;
input lsu_ld_op_os ;
input lsu_fence_op_os ;
output lsu_req_valid ;
input lsu_req_ready ;
output [31:0] lsu_req_addr ;
output lsu_req_addr_valid ;
output [31:0] lsu_req_wr_data ;
output lsu_req_wr_data_valid ;
output [3:0] lsu_req_op ;
input lsu_resp_valid ;
output lsu_resp_ready ;
input [31:0] lsu_resp_rd_data ;
input lsu_resp_ld_addr_misalign ;
input lsu_resp_ld_access_fault ;
input lsu_resp_str_amo_addr_misalign ;
input lsu_resp_str_amo_access_fault ;
input lsu_resp_access_mem_error ;
input lsu_resp_access_parity_error ;
input lsu_resp_access_aborted ;
input debug_reset ;
input debug_core_reset ;
input debug_active ;
input [31:0] debug_csr_gpr_req_wr_data ;
output debug_csr_req_ready ;
input debug_csr_req_valid ;
input debug_csr_req_wr_en ;
input debug_csr_req_rd_en ;
input [11:0] debug_csr_req_addr ;
output [31:0] debug_csr_resp_rd_data ;
output debug_csr_resp_valid ;
input debug_csr_resp_ready ;
input debug_gpr_req_valid ;
output debug_gpr_req_ready ;
input debug_gpr_req_wr_en ;
input debug_gpr_req_rd_en ;
input [5:0] debug_gpr_req_addr ;
output [31:0] debug_gpr_resp_rd_data ;
output debug_gpr_resp_valid ;
input debug_gpr_resp_ready ;
input debug_halt_req ;
output debug_halt_ack ;
input debug_resethalt_req ;
output debug_resethalt_ack ;
input debug_resume_req ;
output debug_resume_ack ;
output debug_mode ;
input m_sw_irq ;
input m_timer_irq ;
input m_external_irq ;
input [9:0] sys_ext_irq_src ;
output [31:0] formal_trace_instr ;
output [31:0] formal_trace_pc ;
output formal_trace_reset_taken ;
output formal_trace_instr_retire ;
output trace_valid ;
output [31:0] trace_iaddr ;
output [31:0] trace_insn ;
output trace_priv ;
output trace_exception ;
output trace_interrupt ;
output [4:0] trace_cause ;
output [31:0] trace_tval ;
output gpr_ram_init_done ;
output i_flush ;
output ram_init_soft_debug_reset ;
input icache_ram_init_done ;
input [1:0] gpr_ecc_error_injection ;
input dff_arst ;
wire clk ;
wire resetn ;
wire core_soft_reset ;
wire gpr_uncorrectable_ecc_error ;
wire ifu_expipe_fetch_en ;
wire ifu_expipe_req_branch_excpt_req_valid ;
wire ifu_expipe_req_branch_excpt_req_fenci ;
wire ifu_expipe_req_fenci_proceed ;
wire ifu_expipe_req_branch_excpt_req_ready ;
wire ifu_expipe_req_flush ;
wire ifu_expipe_resp_valid ;
wire ifu_expipe_resp_ready ;
wire ifu_expipe_resp_ireg_vaddr_valid ;
wire ifu_expipe_resp_compressed ;
wire ifu_expipe_resp_access_fault ;
wire ifu_expipe_resp_access_mem_error ;
wire ifu_expipe_resp_access_parity_error ;
wire ifu_expipe_resp_access_misalign_error ;
wire ifu_expipe_resp_access_aborted ;
wire lsu_flush ;
wire lsu_op_os ;
wire lsu_ld_op_os ;
wire lsu_fence_op_os ;
wire lsu_req_valid ;
wire lsu_req_ready ;
wire lsu_req_addr_valid ;
wire lsu_req_wr_data_valid ;
wire lsu_resp_valid ;
wire lsu_resp_ready ;
wire lsu_resp_ld_addr_misalign ;
wire lsu_resp_ld_access_fault ;
wire lsu_resp_str_amo_addr_misalign ;
wire lsu_resp_str_amo_access_fault ;
wire lsu_resp_access_mem_error ;
wire lsu_resp_access_parity_error ;
wire lsu_resp_access_aborted ;
wire debug_reset ;
wire debug_core_reset ;
wire debug_active ;
wire debug_csr_req_ready ;
wire debug_csr_req_valid ;
wire debug_csr_req_wr_en ;
wire debug_csr_req_rd_en ;
wire debug_csr_resp_valid ;
wire debug_csr_resp_ready ;
wire debug_gpr_req_valid ;
wire debug_gpr_req_ready ;
wire debug_gpr_req_wr_en ;
wire debug_gpr_req_rd_en ;
wire debug_gpr_resp_valid ;
wire debug_gpr_resp_ready ;
wire debug_halt_req ;
wire debug_halt_ack ;
wire debug_resethalt_req ;
wire debug_resethalt_ack ;
wire debug_resume_req ;
wire debug_resume_ack ;
wire debug_mode ;
wire m_sw_irq ;
wire m_timer_irq ;
wire m_external_irq ;
wire formal_trace_reset_taken ;
wire formal_trace_instr_retire ;
wire trace_valid ;
wire trace_priv ;
wire trace_exception ;
wire trace_interrupt ;
wire gpr_ram_init_done ;
wire i_flush ;
wire ram_init_soft_debug_reset ;
wire icache_ram_init_done ;
wire dff_arst ;
wire [31:0] \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z ;
wire [31:0] ex_retr_pipe_curr_instr_enc_retr_Z;
wire [4:0] gpr_wr_sel_de;
wire [11:0] sw_csr_addr_de;
wire [1:0] sw_csr_wr_op_de;
wire [0:0] operand0_mux_sel_de;
wire [1:0] operand1_mux_sel_de;
wire [1:1] shifter_unit_operand_sel_de;
wire [2:0] exu_result_mux_sel_de;
wire [3:0] lsu_op_de;
wire [0:0] de_ex_pipe_operand0_mux_sel_ex_Z;
wire [1:0] de_ex_pipe_operand1_mux_sel_ex_Z;
wire [2:2] de_ex_pipe_shifter_unit_places_sel_ex;
wire [1:1] de_ex_pipe_shifter_unit_operand_sel_ex_Z;
wire [1:0] de_ex_pipe_shifter_unit_places_sel_ex_Z;
wire [2:0] de_ex_pipe_exu_result_mux_sel_ex_Z;
wire [31:0] gpr_rs1_rd_data_sig;
wire [31:0] de_ex_pipe_immediate_ex_Z;
wire [31:0] \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z ;
wire [31:0] exu_result_ex;
wire [31:0] ex_retr_pipe_exu_result_retr;
wire [0:0] de_ex_pipe_bcu_operand0_mux_sel_ex_Z;
wire [31:1] csr_priv_mtvec_epc_retr;
wire [31:0] csr_priv_dpc_retr;
wire [31:2] csr_priv_mtvec_excpt_vec_retr;
wire [5:0] \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z ;
wire [31:0] gpr_wr_data_retr;
wire [4:0] \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex_Z ;
wire [5:0] \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_Z ;
wire [11:0] \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z ;
wire [1:0] trigger_req_de;
wire [11:0] de_ex_pipe_sw_csr_addr_ex_Z;
wire [3:0] lsu_op_ex_pipe_reg_Z;
wire [1:0] \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_Z ;
wire [4:0] \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2 ;
wire [5:0] \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2 ;
wire [4:0] de_ex_pipe_gpr_wr_sel_ex_Z;
wire [1:0] \gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex_Z ;
wire [0:0] \gen_trig_pipe_reg_ex_retr.ex_retr_pipe_trigger_retr_Z ;
wire [1:0] de_ex_pipe_branch_cond_ex_Z;
wire [3:0] ex_retr_pipe_lsu_op_retr_Z;
wire [31:0] \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 ;
wire [1:0] de_ex_pipe_sw_csr_wr_op_ex_Z;
wire [4:0] de_ex_pipe_alu_op_sel_ex_Z;
wire [1:0] de_ex_pipe_shifter_unit_op_sel_ex_Z;
wire [3:0] de_ex_pipe_lsu_op_ex_Z;
wire [1:0] de_ex_pipe_gpr_wr_mux_sel_ex_Z;
wire [31:0] de_ex_pipe_curr_instr_enc_ex_Z;
wire [4:0] fpu_flags;
wire [3:0] ex_retr_pipe_lsu_op_retr_1;
wire [1:0] de_ex_pipe_shifter_unit_op_sel_ex_1;
wire [1:0] de_ex_pipe_branch_cond_ex_1;
wire [3:0] de_ex_pipe_lsu_op_ex_1;
wire [1:0] \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_Z ;
wire [2:0] de_ex_pipe_bcu_operand1_mux_sel_ex_Z;
wire [11:0] \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2 ;
wire [1:1] \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2 ;
wire [4:0] gpr_rs1_rd_sel_de;
wire [1:0] gpr_wr_mux_sel_de;
wire [1:0] bcu_operand1_mux_sel_de;
wire [3:3] de_ex_pipe_alu_op_sel_ex_2;
wire [0:0] \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_2 ;
wire [4:0] alu_op_sel_de;
wire [31:0] immediate_de;
wire [2:0] shifter_unit_places_sel_de;
wire [7:0] sw_csr_addr_de_1;
wire [0:0] ex_retr_pipe_lsu_op_retrce_Z;
wire [0:0] de_ex_pipe_lsu_op_exce_Z;
wire [0:0] un1_next_stage_state_ex_i;
wire [0:0] u_idecode_0_bcu_operand0_mux_sel_1_iv_i;
wire GND ;
wire NN_1 ;
wire NN_2 ;
wire soft_reset_taken_retr ;
wire debug_exit_retr ;
wire m_env_call_de ;
wire sw_csr_rd_op_de ;
wire fence_i_de ;
wire wfi_de ;
wire exu_op_abort_ex ;
wire exu_op_ready_ex ;
wire gpr_rs1_rd_data_valid_ex ;
wire gpr_rs2_rd_data_valid_ex ;
wire stage_state_ex_Z ;
wire VCC ;
wire exu_result_valid_ex ;
wire \exu_result_flags_ex.cmp_cond  ;
wire exu_update_result_reg ;
wire ex_retr_pipe_exu_result_valid_retr ;
wire gpr_wr_valid_retr ;
wire gpr_rs1_rd_valid_mux ;
wire gpr_rs2_rd_valid_dbgpipe ;
wire stage_state_retr_Z ;
wire \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_Z  ;
wire debug_enter_retr ;
wire de_ex_pipe_implicit_pseudo_instr_ex_Z ;
wire ex_retr_pipe_fence_i_retr_2 ;
wire de_ex_pipe_fence_i_ex_Z ;
wire \gen_pipe_debug_enter_req_ex_retr.ex_retr_debug_enter_req_retr_Z  ;
wire ex_retr_pipe_fence_i_retr_Z ;
wire ex_retr_pipe_i_access_mem_error_retr_Z ;
wire ex_retr_pipe_i_access_misalign_error_retr_Z ;
wire ex_retr_pipe_illegal_instr_retr_Z ;
wire ex_retr_pipe_m_env_call_retr_Z ;
wire ex_retr_pipe_dbreak_retr_Z ;
wire ex_retr_pipe_wfi_retr_Z ;
wire ex_retr_pipe_trap_ret_retr_Z ;
wire de_ex_pipe_bcu_op_sel_ex_Z ;
wire de_ex_pipe_fence_ex_Z ;
wire \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_Z  ;
wire de_ex_pipe_dbreak_ex_Z ;
wire de_ex_pipe_m_env_call_ex_Z ;
wire de_ex_pipe_illegal_instr_ex_Z ;
wire de_ex_pipe_i_access_misalign_error_ex_Z ;
wire de_ex_pipe_i_access_mem_error_ex_Z ;
wire de_ex_pipe_implicit_pseudo_instr_ex_2 ;
wire \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_debug_enter_req_ex_Z  ;
wire de_ex_pipe_gpr_wr_en_ex_Z ;
wire \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex_Z  ;
wire \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_Z  ;
wire \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex_Z  ;
wire \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5  ;
wire \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18  ;
wire stage_state_de_Z ;
wire \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_2  ;
wire de_ex_pipe_sw_csr_rd_op_ex_Z ;
wire de_ex_pipe_trap_ret_ex_Z ;
wire de_ex_pipe_wfi_ex_Z ;
wire \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex6  ;
wire \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9  ;
wire \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5  ;
wire \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex9  ;
wire de_ex_pipe_alu_op_sel_ex7 ;
wire \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex_2  ;
wire fpu_flags_valid ;
wire N_25 ;
wire N_27 ;
wire N_28 ;
wire N_29 ;
wire N_30 ;
wire N_31 ;
wire N_32 ;
wire ex_retr_pipe_lsu_op_retr9 ;
wire N_591 ;
wire un1_ex_retr_pipe_lsu_op_retr_i_0 ;
wire \gen_debug_csr_ctrl_pipeline.un3_ex_retr_pipe_sw_csr_wr_op_retr  ;
wire instr_accepted_retr_2 ;
wire \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_2  ;
wire \gen_read_gpr_rs2_ex.gen_rs2_exu_stall.un11_gpr_rs2_stall_exu  ;
wire u_idecode_0_case_dec_gpr_rs2_rd_sel_0_sqmuxa ;
wire u_idecode_0_un1_instruction_33_i ;
wire un1_gpr_wr_mux_sel_ex_i ;
wire N_280 ;
wire N_713 ;
wire N_742 ;
wire N_743 ;
wire N_744 ;
wire N_745 ;
wire N_746 ;
wire N_747 ;
wire N_748 ;
wire N_749 ;
wire N_750 ;
wire N_751 ;
wire N_752 ;
wire N_753 ;
wire N_754 ;
wire N_755 ;
wire N_756 ;
wire N_757 ;
wire N_758 ;
wire N_759 ;
wire N_760 ;
wire N_761 ;
wire N_762 ;
wire N_763 ;
wire N_764 ;
wire N_767 ;
wire N_768 ;
wire N_769 ;
wire N_770 ;
wire N_771 ;
wire N_130 ;
wire u_csr_privarch_0_wfi_waiting_reg ;
wire u_csr_privarch_0_ebreak_debug_enter_taken ;
wire u_csr_privarch_0_haltreq_debug_enter_taken ;
wire u_csr_privarch_0_step_debug_enter_taken ;
wire u_csr_privarch_0_trigger_debug_enter_taken ;
wire NN_3 ;
wire de_ex_pipe_illegal_instr_ex_2 ;
wire dbreak_de ;
wire debug_enter_req_de ;
wire un2_next_stage_state_de ;
wire N_765 ;
wire \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2  ;
wire gpr_wr_en_de ;
wire N_766 ;
wire fence_de ;
wire de_ex_pipe_trap_ret_ex_2 ;
wire N_278 ;
wire u_csr_privarch_0_u_miv_rv32_priv_irq_0_un1_irq_stall_lsu_req ;
wire N_134 ;
wire illegal_instr_retr ;
wire dbreak_retr ;
wire N_59_2 ;
wire \gen_trig_de.un29_csr_trigger_wr_hzd_de_4  ;
wire \gen_trig_de.un29_csr_trigger_wr_hzd_de_1  ;
wire N_551 ;
wire bcu_op_sel_de ;
wire N_816 ;
wire N_581 ;
wire un1_instr_inhibit_ex ;
wire gpr_wr_en_retr ;
wire N_866 ;
wire \gen_read_gpr_rs2_ex.gen_rs2_exu_stall.un7_gpr_rs2_stall_exu_5  ;
wire \gen_read_gpr_rs2_ex.gen_rs2_exu_stall.un7_gpr_rs2_stall_exu_4  ;
wire un1_exu_result_valid_retr ;
wire N_569_i ;
wire N_570_i ;
wire N_571_i ;
wire N_572_i ;
wire trigger_op_addr_valid_de ;
wire u_csr_privarch_0_set_wfi_waiting ;
wire debug_mode_retire_mask_retr ;
wire u_miv_rv32_csr_decode_de_0_N_16 ;
wire instr_inhibit_ex_i_0 ;
wire un4_exu_res_req_retr ;
wire N_1382 ;
wire sw_csr_op_ready_retr ;
wire \gen_read_gpr_rs2_ex.gen_rs2_exu_stall.un7_gpr_rs2_stall_exu_2  ;
wire \gen_read_gpr_rs2_ex.gen_rs2_exu_stall.un7_gpr_rs2_stall_exu_3  ;
wire N_773 ;
wire gpr_rs1_rd_valid_de ;
wire un7_gpr_rd_rs1_completing_ex ;
wire u_csr_privarch_0_u_miv_rv32_priv_irq_0_un3_irq_stall_lsu_req ;
wire N_7 ;
wire u_idecode_0_instr_completing_retr_i_a2_0_0 ;
wire u_idecode_0_lsu_op_completing_ex_0 ;
wire u_idecode_0_rv32i_dec_alu_op_sel_4__bcu_op_completing_ex_3_0_i_5 ;
wire u_idecode_0_gpr_N_5_mux ;
wire u_csr_privarch_0_debug_mode_enter_0 ;
wire u_idecode_0_instr_completing_retr_i_o2_1 ;
wire gen_gpr_ram_u_gpr_0_gpr_rs2_rd_data_valid_7 ;
wire u_idecode_0_instr_completing_retr_i_a4_0 ;
wire u_idecode_0_instr_completing_retr_i_a0_0 ;
wire u_idecode_0_instr_completing_retr_i_0 ;
wire r_N_8 ;
wire instr_completing_retr_i_o2_3_RNI8RI5M ;
wire u_idecode_0_gpr_N_3_mux_0 ;
wire d_N_3_mux_3 ;
wire \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retrc_Z  ;
wire u_bcu_0_bcu_result_valid_i_a2_1 ;
wire d_m1_e_a0_2 ;
wire u_idecode_0_instr_m2_e_3 ;
wire u_idecode_0_instr_completing_retr_i_a2_a0_0 ;
wire u_miv_rv32_csr_decode_de_0_csr_wr_illegal_i_4 ;
wire u_miv_rv32_csr_decode_de_0_csr_wr_illegal_i_5 ;
wire de_ex_pipe_bcu_op_sel_ex7 ;
wire de_ex_pipe_shifter_unit_op_sel_ex7 ;
wire lsu_flush_i ;
wire N_130_i ;
wire next_stage_state_de_1_sqmuxa_i ;
wire N_861_i ;
wire N_355_i ;
wire N_271_i ;
wire u_csr_privarch_0_machine_implicit_wr_mtval_tval_wr_en ;
wire N_1232_i ;
wire N_1233_i ;
wire N_160_i ;
wire N_158_i ;
wire N_156_i ;
wire N_154_i ;
wire N_152_i ;
wire N_164_i ;
wire N_162_i ;
wire stage_state_retr_fast_Z ;
wire N_280_fast ;
wire stage_state_retr_rep1_Z ;
wire N_280_rep1 ;
wire stage_state_retr_rep2_Z ;
wire N_280_rep2 ;
wire debug_enter_retr_rep1 ;
wire \gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un11_gpr_rs1_stall_exu_i  ;
wire N_360_i ;
wire N_3730_i ;
wire N_3733_i ;
wire N_3736_i ;
wire trace_priv_i_i ;
wire instr_accepted_ex_0_RNI58PHG ;
wire N_1716_i ;
wire N_3883 ;
wire N_3884 ;
wire N_3885 ;
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[19]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[19]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[20]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[20]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[21]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[21]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[22]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[22]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[23]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[23]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[24]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[24]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[25]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[25]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[26]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[26]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[27]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[27]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[28]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[28]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[29]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[29]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[30]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[30]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[31]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[31]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[4]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[4]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[5]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[5]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[6]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[6]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[7]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[7]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[8]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[8]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[9]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[9]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[10]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[10]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[11]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[11]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[12]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[12]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[13]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[13]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[14]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[14]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[15]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[15]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[16]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[16]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[17]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[17]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[18]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[18]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[0]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[0]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[1]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[1]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[2]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[2]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE \de_ex_pipe_curr_instr_enc_ex[3]  (
	.Q(de_ex_pipe_curr_instr_enc_ex_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_ireg[3]),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE de_ex_pipe_i_access_misalign_error_ex (
	.Q(de_ex_pipe_i_access_misalign_error_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_access_misalign_error),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:8721
  SLE de_ex_pipe_i_access_mem_error_ex (
	.Q(de_ex_pipe_i_access_mem_error_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ifu_expipe_resp_access_mem_error),
	.EN(instr_accepted_ex_0_RNI58PHG),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1716_i)
);
// @29:9953
  SLE \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr[0]  (
	.Q(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retrc_Z ),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(trace_priv_i_i)
);
// @29:9756
  SLE stage_state_retr_rep2 (
	.Q(stage_state_retr_rep2_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(N_280_rep2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9756
  SLE stage_state_retr_rep1 (
	.Q(stage_state_retr_rep1_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(N_280_rep1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9756
  SLE stage_state_retr_fast (
	.Q(stage_state_retr_fast_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(N_280_fast),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8694
  SLE stage_state_ex (
	.Q(stage_state_ex_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(un1_next_stage_state_ex_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9756
  SLE stage_state_retr (
	.Q(stage_state_retr_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(N_280),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE ex_retr_pipe_illegal_instr_retr (
	.Q(ex_retr_pipe_illegal_instr_retr_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_illegal_instr_ex_Z),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE ex_retr_pipe_m_env_call_retr (
	.Q(ex_retr_pipe_m_env_call_retr_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_m_env_call_ex_Z),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE ex_retr_pipe_trap_ret_retr (
	.Q(ex_retr_pipe_trap_ret_retr_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_trap_ret_ex_Z),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE ex_retr_pipe_wfi_retr (
	.Q(ex_retr_pipe_wfi_retr_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_wfi_ex_Z),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9821
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_debug_enter_req_retr  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_debug_enter_req_retr_Z ),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_debug_enter_req_ex_Z ),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8207
  SLE stage_state_de (
	.Q(stage_state_de_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(clk),
	.D(un2_next_stage_state_de),
	.EN(next_stage_state_de_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9227
  SLE \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex  (
	.Q(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_Z ),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2 ),
	.EN(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9239
  SLE \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex  (
	.Q(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex_Z ),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex_2 ),
	.EN(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex9 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9414
  SLE \de_ex_pipe_operand0_mux_sel_ex[0]  (
	.Q(de_ex_pipe_operand0_mux_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(operand0_mux_sel_de[0]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9519
  SLE \de_ex_pipe_bcu_operand0_mux_sel_ex[0]  (
	.Q(de_ex_pipe_bcu_operand0_mux_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(u_idecode_0_bcu_operand0_mux_sel_1_iv_i[0]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8721
  SLE de_ex_pipe_fence_ex (
	.Q(de_ex_pipe_fence_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(fence_de),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8721
  SLE de_ex_pipe_fence_i_ex (
	.Q(de_ex_pipe_fence_i_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(fence_i_de),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8721
  SLE de_ex_pipe_illegal_instr_ex (
	.Q(de_ex_pipe_illegal_instr_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_illegal_instr_ex_2),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8721
  SLE de_ex_pipe_implicit_pseudo_instr_ex (
	.Q(de_ex_pipe_implicit_pseudo_instr_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_implicit_pseudo_instr_ex_2),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8721
  SLE de_ex_pipe_m_env_call_ex (
	.Q(de_ex_pipe_m_env_call_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(m_env_call_de),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8721
  SLE de_ex_pipe_trap_ret_ex (
	.Q(de_ex_pipe_trap_ret_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_trap_ret_ex_2),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8721
  SLE de_ex_pipe_wfi_ex (
	.Q(de_ex_pipe_wfi_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(wfi_de),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_debug_enter_req_ex  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_debug_enter_req_ex_Z ),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(debug_enter_req_de),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9171
  SLE de_ex_pipe_gpr_wr_en_ex (
	.Q(de_ex_pipe_gpr_wr_en_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_wr_en_de),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9365
  SLE de_ex_pipe_sw_csr_rd_op_ex (
	.Q(de_ex_pipe_sw_csr_rd_op_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_rd_op_de),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE ex_retr_pipe_dbreak_retr (
	.Q(ex_retr_pipe_dbreak_retr_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_dbreak_ex_Z),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE ex_retr_pipe_i_access_mem_error_retr (
	.Q(ex_retr_pipe_i_access_mem_error_retr_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_i_access_mem_error_ex_Z),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE ex_retr_pipe_i_access_misalign_error_retr (
	.Q(ex_retr_pipe_i_access_misalign_error_retr_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_i_access_misalign_error_ex_Z),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE ex_retr_pipe_fence_i_retr (
	.Q(ex_retr_pipe_fence_i_retr_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ex_retr_pipe_fence_i_retr_2),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9944
  SLE \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr  (
	.Q(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_Z ),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_2 ),
	.EN(N_861_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:10182
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_Z ),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_2 ),
	.EN(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8721
  SLE de_ex_pipe_dbreak_ex (
	.Q(de_ex_pipe_dbreak_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(dbreak_de),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[4]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_759),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[3]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_758),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[2]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_757),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[1]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_756),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[0]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_355_i),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9953
  SLE \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr[1]  (
	.Q(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_Z [1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2 [1]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[19]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_747),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[18]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_746),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[17]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_745),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[16]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_744),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[15]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_743),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[14]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_742),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[13]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_713),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[12]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_767),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[11]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_766),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[10]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_765),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[9]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_764),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[8]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_763),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[7]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_762),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[6]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_761),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[5]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_760),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:10352
  SLE \ex_retr_pipe_lsu_op_retr[2]  (
	.Q(ex_retr_pipe_lsu_op_retr_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ex_retr_pipe_lsu_op_retr_1[2]),
	.EN(ex_retr_pipe_lsu_op_retrce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:10352
  SLE \ex_retr_pipe_lsu_op_retr[1]  (
	.Q(ex_retr_pipe_lsu_op_retr_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ex_retr_pipe_lsu_op_retr_1[1]),
	.EN(ex_retr_pipe_lsu_op_retrce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:10352
  SLE \ex_retr_pipe_lsu_op_retr[0]  (
	.Q(ex_retr_pipe_lsu_op_retr_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ex_retr_pipe_lsu_op_retr_1[0]),
	.EN(ex_retr_pipe_lsu_op_retrce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[31]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_771),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[30]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_755),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[29]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_770),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[28]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_769),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[27]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_768),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[26]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_754),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[25]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_753),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[24]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_752),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[23]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_751),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[22]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_750),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[21]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_749),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9827
  SLE \gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[20]  (
	.Q(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_748),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9612
  SLE \de_ex_pipe_lsu_op_ex[3]  (
	.Q(de_ex_pipe_lsu_op_ex_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_lsu_op_ex_1[3]),
	.EN(de_ex_pipe_lsu_op_exce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9612
  SLE \de_ex_pipe_lsu_op_ex[2]  (
	.Q(de_ex_pipe_lsu_op_ex_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_lsu_op_ex_1[2]),
	.EN(de_ex_pipe_lsu_op_exce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9612
  SLE \de_ex_pipe_lsu_op_ex[1]  (
	.Q(de_ex_pipe_lsu_op_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_lsu_op_ex_1[1]),
	.EN(de_ex_pipe_lsu_op_exce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9612
  SLE \de_ex_pipe_lsu_op_ex[0]  (
	.Q(de_ex_pipe_lsu_op_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_lsu_op_ex_1[0]),
	.EN(de_ex_pipe_lsu_op_exce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9510
  SLE \de_ex_pipe_branch_cond_ex[1]  (
	.Q(de_ex_pipe_branch_cond_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_branch_cond_ex_1[1]),
	.EN(de_ex_pipe_bcu_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9510
  SLE \de_ex_pipe_branch_cond_ex[0]  (
	.Q(de_ex_pipe_branch_cond_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_branch_cond_ex_1[0]),
	.EN(de_ex_pipe_bcu_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9406
  SLE \de_ex_pipe_shifter_unit_op_sel_ex[1]  (
	.Q(de_ex_pipe_shifter_unit_op_sel_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_shifter_unit_op_sel_ex_1[1]),
	.EN(de_ex_pipe_shifter_unit_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9406
  SLE \de_ex_pipe_shifter_unit_op_sel_ex[0]  (
	.Q(de_ex_pipe_shifter_unit_op_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_shifter_unit_op_sel_ex_1[0]),
	.EN(de_ex_pipe_shifter_unit_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:10352
  SLE \ex_retr_pipe_lsu_op_retr[3]  (
	.Q(ex_retr_pipe_lsu_op_retr_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(ex_retr_pipe_lsu_op_retr_1[3]),
	.EN(ex_retr_pipe_lsu_op_retrce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:10182
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr[1]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_Z [1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(N_271_i),
	.EN(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:10182
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr[0]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_2 [0]),
	.EN(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9953
  SLE \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[2]  (
	.Q(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z [2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2 [2]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9953
  SLE \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[1]  (
	.Q(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z [1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2 [1]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9953
  SLE \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[0]  (
	.Q(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2 [0]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[11]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2 [11]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[10]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2 [10]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[9]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2 [9]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[8]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2 [8]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[7]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2 [7]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[6]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2 [6]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[5]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2 [5]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[4]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2 [4]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[3]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2 [3]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[2]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2 [2]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[1]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2 [1]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:10193
  SLE \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[0]  (
	.Q(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2 [0]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9414
  SLE \de_ex_pipe_shifter_unit_operand_sel_ex[1]  (
	.Q(de_ex_pipe_shifter_unit_operand_sel_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(shifter_unit_operand_sel_de[1]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9519
  SLE \de_ex_pipe_bcu_operand1_mux_sel_ex[2]  (
	.Q(de_ex_pipe_bcu_operand1_mux_sel_ex_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(soft_reset_taken_retr),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9519
  SLE \de_ex_pipe_bcu_operand1_mux_sel_ex[1]  (
	.Q(de_ex_pipe_bcu_operand1_mux_sel_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(bcu_operand1_mux_sel_de[1]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9519
  SLE \de_ex_pipe_bcu_operand1_mux_sel_ex[0]  (
	.Q(de_ex_pipe_bcu_operand1_mux_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(bcu_operand1_mux_sel_de[0]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9622
  SLE \lsu_op_ex_pipe_reg[3]  (
	.Q(lsu_op_ex_pipe_reg_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(lsu_op_de[3]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9622
  SLE \lsu_op_ex_pipe_reg[2]  (
	.Q(lsu_op_ex_pipe_reg_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(lsu_op_de[2]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9622
  SLE \lsu_op_ex_pipe_reg[1]  (
	.Q(lsu_op_ex_pipe_reg_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(lsu_op_de[1]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9622
  SLE \lsu_op_ex_pipe_reg[0]  (
	.Q(lsu_op_ex_pipe_reg_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(lsu_op_de[0]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9953
  SLE \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[5]  (
	.Q(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z [5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2 [5]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9953
  SLE \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[4]  (
	.Q(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z [4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2 [4]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9953
  SLE \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[3]  (
	.Q(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z [3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2 [3]),
	.EN(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9191
  SLE \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[0]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_rs1_rd_sel_de[0]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[11]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[11]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[10]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[10]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[9]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[9]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[8]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[8]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[7]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[7]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[6]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[6]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[5]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[5]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[4]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[4]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[3]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[3]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[2]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[2]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[1]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[1]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9365
  SLE \de_ex_pipe_sw_csr_addr_ex[0]  (
	.Q(de_ex_pipe_sw_csr_addr_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_addr_de[0]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9365
  SLE \de_ex_pipe_sw_csr_wr_op_ex[1]  (
	.Q(de_ex_pipe_sw_csr_wr_op_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_wr_op_de[1]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9365
  SLE \de_ex_pipe_sw_csr_wr_op_ex[0]  (
	.Q(de_ex_pipe_sw_csr_wr_op_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(sw_csr_wr_op_de[0]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[8]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [8]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[7]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [7]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[6]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [6]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[5]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [5]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[4]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [4]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[3]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [3]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[2]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [2]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[1]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [1]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[0]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [0]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9171
  SLE \de_ex_pipe_gpr_wr_mux_sel_ex[1]  (
	.Q(de_ex_pipe_gpr_wr_mux_sel_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_wr_mux_sel_de[1]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9171
  SLE \de_ex_pipe_gpr_wr_mux_sel_ex[0]  (
	.Q(de_ex_pipe_gpr_wr_mux_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_wr_mux_sel_de[0]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9191
  SLE \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[4]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex_Z [4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_rs1_rd_sel_de[4]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9191
  SLE \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[3]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex_Z [3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_rs1_rd_sel_de[3]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9191
  SLE \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[2]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex_Z [2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_rs1_rd_sel_de[2]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9191
  SLE \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[1]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex_Z [1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_rs1_rd_sel_de[1]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[23]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [23]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[22]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [22]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[21]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [21]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[20]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [20]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[19]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [19]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[18]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [18]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[17]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [17]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[16]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [16]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[15]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [15]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[14]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [14]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[13]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [13]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[12]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [12]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[11]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [11]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[10]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [10]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[9]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [9]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9233
  SLE \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[4]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_Z [4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2 [4]),
	.EN(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9233
  SLE \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[3]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_Z [3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2 [3]),
	.EN(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9233
  SLE \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[2]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_Z [2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2 [2]),
	.EN(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9233
  SLE \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[1]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_Z [1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2 [1]),
	.EN(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9233
  SLE \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[0]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2 [0]),
	.EN(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8747
  SLE \gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex[1]  (
	.Q(\gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex_Z [1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(trigger_req_de[1]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8747
  SLE \gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex[0]  (
	.Q(\gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(trigger_req_de[0]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[31]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [31]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[30]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [30]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[29]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [29]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[28]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [28]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[27]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [27]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[26]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [26]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[25]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [25]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:8771
  SLE \gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[24]  (
	.Q(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [24]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[12]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[12]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[11]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[11]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[10]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[10]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[9]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[9]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[8]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[8]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[7]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[7]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[6]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[6]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[5]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[5]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[4]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[4]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[3]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[3]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[2]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[2]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[1]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[1]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[0]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[0]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9798
  SLE \gen_trig_pipe_reg_ex_retr.ex_retr_pipe_trigger_retr[0]  (
	.Q(\gen_trig_pipe_reg_ex_retr.ex_retr_pipe_trigger_retr_Z [0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex_Z [0]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9233
  SLE \gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[5]  (
	.Q(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_Z [5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2 [5]),
	.EN(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[27]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[27]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[26]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[26]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[25]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[25]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[24]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[24]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[23]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[23]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[22]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[22]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[21]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[21]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[20]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[20]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[19]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[19]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[18]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[18]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[17]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[17]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[16]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[16]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[15]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[15]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[14]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[14]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[13]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[13]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[31]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[31]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[30]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[30]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[29]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[29]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9775
  SLE \ex_retr_pipe_curr_instr_enc_retr[28]  (
	.Q(ex_retr_pipe_curr_instr_enc_retr_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_curr_instr_enc_ex_Z[28]),
	.EN(instr_accepted_retr_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9171
  SLE \de_ex_pipe_gpr_wr_sel_ex[3]  (
	.Q(de_ex_pipe_gpr_wr_sel_ex_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_wr_sel_de[3]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9171
  SLE \de_ex_pipe_gpr_wr_sel_ex[2]  (
	.Q(de_ex_pipe_gpr_wr_sel_ex_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_wr_sel_de[2]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9171
  SLE \de_ex_pipe_gpr_wr_sel_ex[1]  (
	.Q(de_ex_pipe_gpr_wr_sel_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_wr_sel_de[1]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9171
  SLE \de_ex_pipe_gpr_wr_sel_ex[0]  (
	.Q(de_ex_pipe_gpr_wr_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_wr_sel_de[0]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9414
  SLE \de_ex_pipe_operand1_mux_sel_ex[1]  (
	.Q(de_ex_pipe_operand1_mux_sel_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(operand1_mux_sel_de[1]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9414
  SLE \de_ex_pipe_operand1_mux_sel_ex[0]  (
	.Q(de_ex_pipe_operand1_mux_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(operand1_mux_sel_de[0]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9414
  SLE \de_ex_pipe_exu_result_mux_sel_ex[2]  (
	.Q(de_ex_pipe_exu_result_mux_sel_ex_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(exu_result_mux_sel_de[2]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9414
  SLE \de_ex_pipe_exu_result_mux_sel_ex[1]  (
	.Q(de_ex_pipe_exu_result_mux_sel_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(exu_result_mux_sel_de[1]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9414
  SLE \de_ex_pipe_exu_result_mux_sel_ex[0]  (
	.Q(de_ex_pipe_exu_result_mux_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(exu_result_mux_sel_de[0]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9171
  SLE \de_ex_pipe_gpr_wr_sel_ex[4]  (
	.Q(de_ex_pipe_gpr_wr_sel_ex_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_wr_sel_de[4]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:9395
  SLE \de_ex_pipe_alu_op_sel_ex[4]  (
	.Q(de_ex_pipe_alu_op_sel_ex_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(alu_op_sel_de[4]),
	.EN(de_ex_pipe_alu_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3736_i)
);
// @29:9395
  SLE \de_ex_pipe_alu_op_sel_ex[3]  (
	.Q(de_ex_pipe_alu_op_sel_ex_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(de_ex_pipe_alu_op_sel_ex_2[3]),
	.EN(de_ex_pipe_alu_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3736_i)
);
// @29:9395
  SLE \de_ex_pipe_alu_op_sel_ex[2]  (
	.Q(de_ex_pipe_alu_op_sel_ex_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(alu_op_sel_de[2]),
	.EN(de_ex_pipe_alu_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3736_i)
);
// @29:9395
  SLE \de_ex_pipe_alu_op_sel_ex[1]  (
	.Q(de_ex_pipe_alu_op_sel_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(alu_op_sel_de[1]),
	.EN(de_ex_pipe_alu_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3736_i)
);
// @29:9395
  SLE \de_ex_pipe_alu_op_sel_ex[0]  (
	.Q(de_ex_pipe_alu_op_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(alu_op_sel_de[0]),
	.EN(de_ex_pipe_alu_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3736_i)
);
// @29:9510
  SLE de_ex_pipe_bcu_op_sel_ex (
	.Q(de_ex_pipe_bcu_op_sel_ex_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(bcu_op_sel_de),
	.EN(de_ex_pipe_bcu_op_sel_ex7),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3733_i)
);
// @29:9185
  SLE \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex  (
	.Q(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex_Z ),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(gpr_rs1_rd_valid_de),
	.EN(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex6 ),
	.LAT(GND),
	.SD(GND),
	.SLn(N_3730_i)
);
  CFG3 \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex_RNO  (
	.A(un7_gpr_rd_rs1_completing_ex),
	.B(N_3733_i),
	.C(instr_inhibit_ex_i_0),
	.Y(N_3730_i)
);
defparam \gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex_RNO .INIT=8'hDC;
// @29:8721
  SLE \de_ex_pipe_immediate_ex[9]  (
	.Q(de_ex_pipe_immediate_ex_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[9]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[8]  (
	.Q(de_ex_pipe_immediate_ex_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[8]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[7]  (
	.Q(de_ex_pipe_immediate_ex_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[7]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[6]  (
	.Q(de_ex_pipe_immediate_ex_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[6]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[5]  (
	.Q(de_ex_pipe_immediate_ex_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[5]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[4]  (
	.Q(de_ex_pipe_immediate_ex_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[4]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[3]  (
	.Q(de_ex_pipe_immediate_ex_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[3]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[2]  (
	.Q(de_ex_pipe_immediate_ex_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[2]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[1]  (
	.Q(de_ex_pipe_immediate_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[1]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[0]  (
	.Q(de_ex_pipe_immediate_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[0]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:9414
  SLE \de_ex_pipe_shifter_unit_operand_sel_ex[0]  (
	.Q(de_ex_pipe_shifter_unit_places_sel_ex[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(shifter_unit_places_sel_de[2]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:9414
  SLE \de_ex_pipe_shifter_unit_places_sel_ex[1]  (
	.Q(de_ex_pipe_shifter_unit_places_sel_ex_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(shifter_unit_places_sel_de[1]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:9414
  SLE \de_ex_pipe_shifter_unit_places_sel_ex[0]  (
	.Q(de_ex_pipe_shifter_unit_places_sel_ex_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(shifter_unit_places_sel_de[0]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[31]  (
	.Q(de_ex_pipe_immediate_ex_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[31]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[30]  (
	.Q(de_ex_pipe_immediate_ex_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[30]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[29]  (
	.Q(de_ex_pipe_immediate_ex_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[29]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[28]  (
	.Q(de_ex_pipe_immediate_ex_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[28]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[27]  (
	.Q(de_ex_pipe_immediate_ex_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[27]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[26]  (
	.Q(de_ex_pipe_immediate_ex_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[26]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[25]  (
	.Q(de_ex_pipe_immediate_ex_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[25]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[24]  (
	.Q(de_ex_pipe_immediate_ex_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[24]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[23]  (
	.Q(de_ex_pipe_immediate_ex_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[23]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[22]  (
	.Q(de_ex_pipe_immediate_ex_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[22]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[21]  (
	.Q(de_ex_pipe_immediate_ex_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[21]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[20]  (
	.Q(de_ex_pipe_immediate_ex_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[20]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[19]  (
	.Q(de_ex_pipe_immediate_ex_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[19]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[18]  (
	.Q(de_ex_pipe_immediate_ex_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[18]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[17]  (
	.Q(de_ex_pipe_immediate_ex_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[17]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[16]  (
	.Q(de_ex_pipe_immediate_ex_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[16]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[15]  (
	.Q(de_ex_pipe_immediate_ex_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[15]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[14]  (
	.Q(de_ex_pipe_immediate_ex_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[14]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[13]  (
	.Q(de_ex_pipe_immediate_ex_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[13]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[12]  (
	.Q(de_ex_pipe_immediate_ex_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[12]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[11]  (
	.Q(de_ex_pipe_immediate_ex_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[11]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:8721
  SLE \de_ex_pipe_immediate_ex[10]  (
	.Q(de_ex_pipe_immediate_ex_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk),
	.D(immediate_de[10]),
	.EN(N_3733_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_360_i)
);
// @29:9612
  CFG4 \de_ex_pipe_lsu_op_exce[0]  (
	.A(lsu_req_valid),
	.B(u_idecode_0_lsu_op_completing_ex_0),
	.C(N_3733_i),
	.D(lsu_req_ready),
	.Y(de_ex_pipe_lsu_op_exce_Z[0])
);
defparam \de_ex_pipe_lsu_op_exce[0] .INIT=16'hFEFC;
// @29:10352
  CFG3 \ex_retr_pipe_lsu_op_retrce[0]  (
	.A(lsu_resp_valid),
	.B(instr_accepted_retr_2),
	.C(lsu_resp_ready),
	.Y(ex_retr_pipe_lsu_op_retrce_Z[0])
);
defparam \ex_retr_pipe_lsu_op_retrce[0] .INIT=8'hEC;
// @29:9953
  CFG2 \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retrc  (
	.A(un1_gpr_wr_mux_sel_ex_i),
	.B(de_ex_pipe_gpr_wr_mux_sel_ex_Z[0]),
	.Y(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retrc_Z )
);
defparam \gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retrc .INIT=4'h8;
// @29:9986
  CFG4 u_exu_0_exu_result_reg_valid_RNIBJP3D (
	.A(ex_retr_pipe_exu_result_valid_retr),
	.B(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_Z [1]),
	.C(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_Z [0]),
	.D(debug_csr_req_ready),
	.Y(d_m1_e_a0_2)
);
defparam u_exu_0_exu_result_reg_valid_RNIBJP3D.INIT=16'h0800;
// @29:6782
  CFG3 lsu_resp_valid_RNIMJJDJ1 (
	.A(u_idecode_0_instr_completing_retr_i_a0_0),
	.B(instr_completing_retr_i_o2_3_RNI8RI5M),
	.C(lsu_resp_valid),
	.Y(r_N_8)
);
defparam lsu_resp_valid_RNIMJJDJ1.INIT=8'h0E;
// @29:9457
  miv_rv32_exu_1s_1s_1s_1s_0s_0s_0s_1_0_1 u_exu_0 (
	.clk(clk),
	.resetn(resetn),
	.exu_op_abort(exu_op_abort_ex),
	.exu_op_ready(exu_op_ready_ex),
	.debug_mode(debug_csr_req_ready),
	.alu_operand0_mux_sel({GND, de_ex_pipe_operand0_mux_sel_ex_Z[0]}),
	.alu_operand1_mux_sel({GND, de_ex_pipe_operand1_mux_sel_ex_Z[1:0]}),
	.alu_op_sel({GND, N_152_i, N_154_i, N_156_i, N_158_i, N_160_i}),
	.shifter_operand_sel({de_ex_pipe_shifter_unit_operand_sel_ex_Z[1], de_ex_pipe_shifter_unit_places_sel_ex[2]}),
	.shifter_unit_places_sel({de_ex_pipe_shifter_unit_places_sel_ex[2], de_ex_pipe_shifter_unit_places_sel_ex_Z[1:0]}),
	.shifter_unit_op_sel({N_162_i, N_164_i}),
	.exu_result_mux_sel({GND, de_ex_pipe_exu_result_mux_sel_ex_Z[2:0]}),
	.exu_operand_gpr_rs1(gpr_rs1_rd_data_sig[31:0]),
	.exu_operand_gpr_rs1_valid(gpr_rs1_rd_data_valid_ex),
	.exu_operand_gpr_rs2(debug_gpr_resp_rd_data[31:0]),
	.exu_operand_gpr_rs2_valid(gpr_rs2_rd_data_valid_ex),
	.exu_operand_gpr_rs3({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.exu_operand_gpr_rs3_valid(GND),
	.exu_operand_immediate(de_ex_pipe_immediate_ex_Z[31:0]),
	.exu_operand_immediate_valid(GND),
	.exu_operand_pc(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [31:0]),
	.exu_operand_pc_valid(stage_state_ex_Z),
	.acu_result({ifu_expipe_req_branch_excpt_vaddr[31:1], lsu_req_addr[0]}),
	.acu_result_valid(N_130_i),
	.debug_wr_data(debug_csr_gpr_req_wr_data[31:0]),
	.debug_wr_data_valid(VCC),
	.exu_result(exu_result_ex[31:0]),
	.exu_result_valid(exu_result_valid_ex),
	.exu_result_ready(VCC),
	.exu_result_flags(\exu_result_flags_ex.cmp_cond ),
	.lsu_align_result(lsu_req_wr_data[31:0]),
	.lsu_align_result_valid(NN_1),
	.lsu_align_result_ready(VCC),
	.update_result_reg(exu_update_result_reg),
	.exu_result_reg(ex_retr_pipe_exu_result_retr[31:0]),
	.exu_result_reg_valid(ex_retr_pipe_exu_result_valid_retr),
	.fpu_frm({GND, GND, GND}),
	.fpu_fmt({GND, GND}),
	.fpu_instr(GND),
	.fpu_flags(fpu_flags[4:0]),
	.fpu_flags_valid(fpu_flags_valid),
	.dff_arst(dff_arst)
);
// @29:8300
  miv_rv32_idecode_1_1s_1s_0s u_idecode_0 (
	.un1_next_stage_state_ex_i_0(un1_next_stage_state_ex_i[0]),
	.de_ex_pipe_operand1_mux_sel_ex(de_ex_pipe_operand1_mux_sel_ex_Z[1:0]),
	.de_ex_pipe_operand0_mux_sel_ex_0(de_ex_pipe_operand0_mux_sel_ex_Z[0]),
	.gpr_wr_sel_de(gpr_wr_sel_de[4:0]),
	.gpr_rs1_rd_sel_de(gpr_rs1_rd_sel_de[4:0]),
	.gpr_wr_data_retr(gpr_wr_data_retr[31:0]),
	.ex_retr_pipe_exu_result_retr(ex_retr_pipe_exu_result_retr[31:0]),
	.lsu_resp_rd_data(lsu_resp_rd_data[31:0]),
	.sw_csr_rd_data_retr(debug_csr_resp_rd_data[31:0]),
	.de_ex_pipe_shifter_unit_op_sel_ex_1(de_ex_pipe_shifter_unit_op_sel_ex_1[1:0]),
	.exu_result_mux_sel_de(exu_result_mux_sel_de[2:0]),
	.bcu_operand0_mux_sel_1_iv_i_0(u_idecode_0_bcu_operand0_mux_sel_1_iv_i[0]),
	.operand1_mux_sel_de(operand1_mux_sel_de[1:0]),
	.shifter_unit_places_sel_de(shifter_unit_places_sel_de[2:0]),
	.de_ex_pipe_lsu_op_ex_1(de_ex_pipe_lsu_op_ex_1[3:0]),
	.gpr_wr_mux_sel_de(gpr_wr_mux_sel_de[1:0]),
	.de_ex_pipe_branch_cond_ex_1(de_ex_pipe_branch_cond_ex_1[1:0]),
	.alu_op_sel_de({alu_op_sel_de[4], N_3883, alu_op_sel_de[2:0]}),
	.lsu_op_de(lsu_op_de[3:0]),
	.immediate_de(immediate_de[31:0]),
	.de_ex_pipe_gpr_rs2_rd_sel_ex_2(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2 [4:0]),
	.operand0_mux_sel_de_0(operand0_mux_sel_de[0]),
	.sw_csr_wr_op_de(sw_csr_wr_op_de[1:0]),
	.de_ex_pipe_curr_pc_ex(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [31:0]),
	.lsu_req_addr(ifu_expipe_req_branch_excpt_vaddr[31:1]),
	.shifter_unit_operand_sel_de_0(shifter_unit_operand_sel_de[1]),
	.ex_retr_pipe_sw_csr_addr_retr({\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [11:10], N_3885, N_3884, \gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [7:2]}),
	.ex_retr_pipe_sw_csr_wr_op_retr_2_0(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_2 [0]),
	.bcu_operand1_mux_sel_de(bcu_operand1_mux_sel_de[1:0]),
	.de_ex_pipe_gpr_rs1_rd_sel_ex(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex_Z [4:0]),
	.de_ex_pipe_shifter_unit_places_sel_ex({de_ex_pipe_shifter_unit_places_sel_ex[2], de_ex_pipe_shifter_unit_places_sel_ex_Z[1:0]}),
	.de_ex_pipe_shifter_unit_operand_sel_ex_0(de_ex_pipe_shifter_unit_operand_sel_ex_Z[1]),
	.de_ex_pipe_alu_op_sel_ex(de_ex_pipe_alu_op_sel_ex_Z[4:0]),
	.sw_csr_addr_de(sw_csr_addr_de[11:0]),
	.ex_retr_pipe_lsu_op_retr_1_0(ex_retr_pipe_lsu_op_retr_1[2]),
	.ex_retr_pipe_gpr_wr_mux_sel_retr_2_0(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2 [1]),
	.de_ex_pipe_gpr_wr_mux_sel_ex_0(de_ex_pipe_gpr_wr_mux_sel_ex_Z[1]),
	.de_ex_pipe_shifter_unit_op_sel_ex(de_ex_pipe_shifter_unit_op_sel_ex_Z[1:0]),
	.ex_retr_pipe_sw_csr_wr_op_retr(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_Z [1:0]),
	.lsu_op_ex_pipe_reg(lsu_op_ex_pipe_reg_Z[3:0]),
	.de_ex_pipe_alu_op_sel_ex_2_0(de_ex_pipe_alu_op_sel_ex_2[3]),
	.ifu_expipe_resp_ireg(ifu_expipe_resp_ireg[31:0]),
	.de_ex_pipe_trigger_ex(\gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex_Z [1:0]),
	.ex_retr_pipe_gpr_wr_sel_retr_1(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z [1]),
	.ex_retr_pipe_gpr_wr_sel_retr_0(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z [0]),
	.ex_retr_pipe_gpr_wr_sel_retr_2_d0(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z [2]),
	.ex_retr_pipe_gpr_wr_sel_retr_5(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z [5]),
	.ex_retr_pipe_lsu_op_retr(ex_retr_pipe_lsu_op_retr_Z[3:0]),
	.de_ex_pipe_sw_csr_wr_op_ex(de_ex_pipe_sw_csr_wr_op_ex_Z[1:0]),
	.de_ex_pipe_gpr_rs2_rd_sel_ex(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_Z [1:0]),
	.ex_retr_pipe_sw_csr_addr_retr_2(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2 [11:2]),
	.debug_csr_req_addr(debug_csr_req_addr[11:2]),
	.de_ex_pipe_sw_csr_addr_ex(de_ex_pipe_sw_csr_addr_ex_Z[11:2]),
	.ex_retr_pipe_gpr_wr_sel_retr_2(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2 [4:0]),
	.debug_gpr_req_addr(debug_gpr_req_addr[4:0]),
	.de_ex_pipe_gpr_wr_sel_ex(de_ex_pipe_gpr_wr_sel_ex_Z[4:0]),
	.de_ex_pipe_branch_cond_ex(de_ex_pipe_branch_cond_ex_Z[1:0]),
	.sw_csr_addr_de_1_7(sw_csr_addr_de_1[7]),
	.sw_csr_addr_de_1_2(sw_csr_addr_de_1[2]),
	.sw_csr_addr_de_1_0(sw_csr_addr_de_1[0]),
	.sw_csr_addr_de_1_4(sw_csr_addr_de_1[4]),
	.sw_csr_addr_de_1_1(sw_csr_addr_de_1[1]),
	.sw_csr_addr_de_1_6(sw_csr_addr_de_1[6]),
	.lsu_req_op(lsu_req_op[3:0]),
	.de_ex_pipe_lsu_op_ex(de_ex_pipe_lsu_op_ex_Z[3:0]),
	.ex_retr_pipe_gpr_wr_mux_sel_retr(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_Z [1:0]),
	.next_stage_state_de_1_sqmuxa_i(next_stage_state_de_1_sqmuxa_i),
	.un2_next_stage_state_de_1z(un2_next_stage_state_de),
	.ifu_expipe_resp_ready_1z(ifu_expipe_resp_ready),
	.de_ex_pipe_gpr_rs3_rd_valid_ex9(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex9 ),
	.de_ex_pipe_alu_op_sel_ex7_1z(de_ex_pipe_alu_op_sel_ex7),
	.de_ex_pipe_gpr_rs2_rd_valid_ex9(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9 ),
	.de_ex_pipe_gpr_rs1_rd_valid_ex6(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex6 ),
	.N_773(N_773),
	.gpr_wr_en_de(gpr_wr_en_de),
	.exu_update_result_reg_1z(exu_update_result_reg),
	.ifu_expipe_req_branch_excpt_req_valid_1z(ifu_expipe_req_branch_excpt_req_valid),
	.un4_exu_res_req_retr(un4_exu_res_req_retr),
	.gpr_rs1_rd_valid_de(gpr_rs1_rd_valid_de),
	.bcu_op_completing_ex_3_0_i_5(u_idecode_0_rv32i_dec_alu_op_sel_4__bcu_op_completing_ex_3_0_i_5),
	.de_ex_pipe_illegal_instr_ex_2(de_ex_pipe_illegal_instr_ex_2),
	.csr_wr_illegal_i_5(u_miv_rv32_csr_decode_de_0_csr_wr_illegal_i_5),
	.N_16_0(u_miv_rv32_csr_decode_de_0_N_16),
	.csr_wr_illegal_i_4(u_miv_rv32_csr_decode_de_0_csr_wr_illegal_i_4),
	.N_581(N_581),
	.N_130_0(N_130),
	.N_816(N_816),
	.de_ex_pipe_gpr_rs2_rd_valid_ex_2(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2 ),
	.exu_result_valid_ex(exu_result_valid_ex),
	.bcu_op_sel_de(bcu_op_sel_de),
	.stage_state_de(stage_state_de_Z),
	.N_280(N_280),
	.ex_retr_pipe_gpr_wr_en_retr_2(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_2 ),
	.de_ex_pipe_gpr_wr_en_ex(de_ex_pipe_gpr_wr_en_ex_Z),
	.gpr_rs1_rd_valid_mux(gpr_rs1_rd_valid_mux),
	.de_ex_pipe_gpr_rs1_rd_valid_ex(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex_Z ),
	.gpr_wr_valid_retr(gpr_wr_valid_retr),
	.fence_de(fence_de),
	.trigger_op_addr_valid_de_1z(trigger_op_addr_valid_de),
	.sw_csr_rd_op_de(sw_csr_rd_op_de),
	.lsu_ld_op_os(lsu_ld_op_os),
	.lsu_fence_op_os(lsu_fence_op_os),
	.lsu_flush_i(lsu_flush_i),
	.ifu_expipe_req_fenci_proceed(ifu_expipe_req_fenci_proceed),
	.debug_mode_retire_mask_retr(debug_mode_retire_mask_retr),
	.de_ex_pipe_implicit_pseudo_instr_ex_2(de_ex_pipe_implicit_pseudo_instr_ex_2),
	.N_360_i(N_360_i),
	.N_59_2(N_59_2),
	.exu_op_abort_ex_1z(exu_op_abort_ex),
	.debug_enter_retr(debug_enter_retr),
	.un11_gpr_rs2_stall_exu(\gen_read_gpr_rs2_ex.gen_rs2_exu_stall.un11_gpr_rs2_stall_exu ),
	.wfi_waiting_reg(u_csr_privarch_0_wfi_waiting_reg),
	.set_wfi_waiting(u_csr_privarch_0_set_wfi_waiting),
	.ex_retr_pipe_i_access_misalign_error_retr(ex_retr_pipe_i_access_misalign_error_retr_Z),
	.ex_retr_pipe_i_access_mem_error_retr(ex_retr_pipe_i_access_mem_error_retr_Z),
	.instr_completing_retr_i_o2_3_RNI8RI5M_1z(instr_completing_retr_i_o2_3_RNI8RI5M),
	.lsu_resp_ready(lsu_resp_ready),
	.N_355_i(N_355_i),
	.lsu_req_wr_data_valid(NN_1),
	.N_7(N_7),
	.N_278(N_278),
	.debug_enter_req_de(debug_enter_req_de),
	.N_766(N_766),
	.N_765(N_765),
	.N_713(N_713),
	.N_742(N_742),
	.N_743(N_743),
	.N_744(N_744),
	.N_745(N_745),
	.N_746(N_746),
	.N_747(N_747),
	.N_748(N_748),
	.N_749(N_749),
	.N_750(N_750),
	.N_751(N_751),
	.N_752(N_752),
	.N_753(N_753),
	.N_754(N_754),
	.N_755(N_755),
	.N_756(N_756),
	.N_757(N_757),
	.N_758(N_758),
	.N_759(N_759),
	.N_760(N_760),
	.N_761(N_761),
	.N_762(N_762),
	.N_763(N_763),
	.N_764(N_764),
	.N_767(N_767),
	.N_768(N_768),
	.N_769(N_769),
	.N_770(N_770),
	.N_771(N_771),
	.dbreak_de(dbreak_de),
	.instr_completing_retr_i_a0_0(u_idecode_0_instr_completing_retr_i_a0_0),
	.N_271_i(N_271_i),
	.un3_ex_retr_pipe_sw_csr_wr_op_retr(\gen_debug_csr_ctrl_pipeline.un3_ex_retr_pipe_sw_csr_wr_op_retr ),
	.fence_i_de(fence_i_de),
	.instr_completing_retr_i_a2_0_0(u_idecode_0_instr_completing_retr_i_a2_0_0),
	.debug_mode_enter_0(u_csr_privarch_0_debug_mode_enter_0),
	.ifu_expipe_resp_valid(ifu_expipe_resp_valid),
	.ifu_expipe_resp_access_mem_error(ifu_expipe_resp_access_mem_error),
	.ifu_expipe_resp_access_misalign_error(ifu_expipe_resp_access_misalign_error),
	.N_551(N_551),
	.N_569_i(N_569_i),
	.N_570_i(N_570_i),
	.N_571_i(N_571_i),
	.N_572_i(N_572_i),
	.N_160_i(N_160_i),
	.N_158_i(N_158_i),
	.N_156_i(N_156_i),
	.N_154_i(N_154_i),
	.N_152_i(N_152_i),
	.N_164_i(N_164_i),
	.N_162_i(N_162_i),
	.N_1233_i_1z(N_1233_i),
	.N_1232_i_1z(N_1232_i),
	.de_ex_pipe_trap_ret_ex_2(de_ex_pipe_trap_ret_ex_2),
	.ex_retr_pipe_lsu_op_retr9(ex_retr_pipe_lsu_op_retr9),
	.un1_ex_retr_pipe_lsu_op_retr_i_0(un1_ex_retr_pipe_lsu_op_retr_i_0),
	.de_ex_pipe_gpr_rs2_rd_valid_ex(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_Z ),
	.cmp_cond(\exu_result_flags_ex.cmp_cond ),
	.ex_retr_pipe_sw_csr_rd_op_retr(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_Z ),
	.de_ex_pipe_gpr_rs3_rd_valid_ex(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex_Z ),
	.un1_instruction_33_i(u_idecode_0_un1_instruction_33_i),
	.de_ex_pipe_illegal_instr_ex(de_ex_pipe_illegal_instr_ex_Z),
	.de_ex_pipe_m_env_call_ex(de_ex_pipe_m_env_call_ex_Z),
	.de_ex_pipe_dbreak_ex(de_ex_pipe_dbreak_ex_Z),
	.de_ex_pipe_i_access_mem_error_ex(de_ex_pipe_i_access_mem_error_ex_Z),
	.de_ex_pipe_i_access_misalign_error_ex(de_ex_pipe_i_access_misalign_error_ex_Z),
	.ex_retr_pipe_m_env_call_retr(ex_retr_pipe_m_env_call_retr_Z),
	.instr_completing_retr_i_a2_a0_0_1z(u_idecode_0_instr_completing_retr_i_a2_a0_0),
	.de_ex_pipe_fence_ex(de_ex_pipe_fence_ex_Z),
	.debug_gpr_req_wr_en(debug_gpr_req_wr_en),
	.debug_gpr_req_valid(debug_gpr_req_valid),
	.dbreak_retr_1z(dbreak_retr),
	.ex_retr_pipe_dbreak_retr(ex_retr_pipe_dbreak_retr_Z),
	.un29_csr_trigger_wr_hzd_de_1(\gen_trig_de.un29_csr_trigger_wr_hzd_de_1 ),
	.un29_csr_trigger_wr_hzd_de_4(\gen_trig_de.un29_csr_trigger_wr_hzd_de_4 ),
	.debug_exit_retr(debug_exit_retr),
	.soft_reset_taken_retr_1z(soft_reset_taken_retr),
	.trace_exception(NN_2),
	.ex_retr_pipe_gpr_wr_sel_retr5(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 ),
	.un1_exu_result_valid_retr_1z(un1_exu_result_valid_retr),
	.illegal_instr_retr_1z(illegal_instr_retr),
	.ex_retr_pipe_illegal_instr_retr(ex_retr_pipe_illegal_instr_retr_Z),
	.de_ex_pipe_shifter_unit_op_sel_ex7_1z(de_ex_pipe_shifter_unit_op_sel_ex7),
	.de_ex_pipe_fence_i_ex(de_ex_pipe_fence_i_ex_Z),
	.ex_retr_pipe_fence_i_retr(ex_retr_pipe_fence_i_retr_Z),
	.de_ex_pipe_gpr_rs3_rd_valid_ex_2(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs3_rd_valid_ex_2 ),
	.debug_gpr_req_rd_en(debug_gpr_req_rd_en),
	.de_ex_pipe_gpr_rs2_rd_sel_ex5(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5 ),
	.m_env_call_de(m_env_call_de),
	.wfi_de(wfi_de),
	.case_dec_gpr_rs2_rd_sel_0_sqmuxa_1z(u_idecode_0_case_dec_gpr_rs2_rd_sel_0_sqmuxa),
	.de_ex_pipe_bcu_op_sel_ex(de_ex_pipe_bcu_op_sel_ex_Z),
	.debug_gpr_resp_valid_1z(debug_gpr_resp_valid),
	.gpr_rs2_rd_data_valid_7(gen_gpr_ram_u_gpr_0_gpr_rs2_rd_data_valid_7),
	.N_1382(N_1382),
	.ifu_expipe_req_branch_excpt_req_fenci_1z(ifu_expipe_req_branch_excpt_req_fenci),
	.ex_retr_pipe_fence_i_retr_2(ex_retr_pipe_fence_i_retr_2),
	.gpr_rs2_rd_valid_dbgpipe_1z(gpr_rs2_rd_valid_dbgpipe),
	.N_866(N_866),
	.N_280_fast(N_280_fast),
	.stage_state_retr_fast(stage_state_retr_fast_Z),
	.N_280_rep1(N_280_rep1),
	.N_280_rep2(N_280_rep2),
	.N_134(N_134),
	.stage_state_retr_rep2(stage_state_retr_rep2_Z),
	.debug_enter_retr_rep1(debug_enter_retr_rep1),
	.gpr_rs2_rd_data_valid_ex(gpr_rs2_rd_data_valid_ex),
	.machine_implicit_wr_mtval_tval_wr_en(u_csr_privarch_0_machine_implicit_wr_mtval_tval_wr_en),
	.ex_retr_pipe_sw_csr_wr_op_retr18(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18 ),
	.formal_trace_reset_taken(NN_3),
	.gpr_N_5_mux(u_idecode_0_gpr_N_5_mux),
	.un7_gpr_rs2_stall_exu_3(\gen_read_gpr_rs2_ex.gen_rs2_exu_stall.un7_gpr_rs2_stall_exu_3 ),
	.d_m1_e_a0_2(d_m1_e_a0_2),
	.un7_gpr_rs2_stall_exu_4(\gen_read_gpr_rs2_ex.gen_rs2_exu_stall.un7_gpr_rs2_stall_exu_4 ),
	.un7_gpr_rs2_stall_exu_5(\gen_read_gpr_rs2_ex.gen_rs2_exu_stall.un7_gpr_rs2_stall_exu_5 ),
	.un7_gpr_rs2_stall_exu_2(\gen_read_gpr_rs2_ex.gen_rs2_exu_stall.un7_gpr_rs2_stall_exu_2 ),
	.un1_instr_inhibit_ex_1z(un1_instr_inhibit_ex),
	.lsu_flush_1z(ifu_expipe_req_flush),
	.ifu_expipe_req_branch_excpt_req_ready(ifu_expipe_req_branch_excpt_req_ready),
	.stage_state_retr_rep1(stage_state_retr_rep1_Z),
	.ex_retr_pipe_exu_result_valid_retr(ex_retr_pipe_exu_result_valid_retr),
	.instr_completing_retr_i_a4_0_1z(u_idecode_0_instr_completing_retr_i_a4_0),
	.gpr_wr_en_retr_1z(gpr_wr_en_retr),
	.sw_csr_op_ready_retr(sw_csr_op_ready_retr),
	.instr_completing_retr_i_0_1z(u_idecode_0_instr_completing_retr_i_0),
	.trigger_debug_enter_taken(u_csr_privarch_0_trigger_debug_enter_taken),
	.instr_completing_retr_i_o2_1_1z(u_idecode_0_instr_completing_retr_i_o2_1),
	.stage_state_retr(stage_state_retr_Z),
	.haltreq_debug_enter_taken(u_csr_privarch_0_haltreq_debug_enter_taken),
	.un1_gpr_wr_mux_sel_ex_i(un1_gpr_wr_mux_sel_ex_i),
	.un3_irq_stall_lsu_req(u_csr_privarch_0_u_miv_rv32_priv_irq_0_un3_irq_stall_lsu_req),
	.un1_irq_stall_lsu_req(u_csr_privarch_0_u_miv_rv32_priv_irq_0_un1_irq_stall_lsu_req),
	.instr_inhibit_ex_i_0(instr_inhibit_ex_i_0),
	.lsu_resp_valid(lsu_resp_valid),
	.d_N_3_mux_3(d_N_3_mux_3),
	.gpr_N_3_mux_0(u_idecode_0_gpr_N_3_mux_0),
	.N_861_i(N_861_i),
	.instr_accepted_retr_2_1z(instr_accepted_retr_2),
	.un7_gpr_rd_rs1_completing_ex(un7_gpr_rd_rs1_completing_ex),
	.ex_retr_pipe_gpr_wr_en_retr(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_Z ),
	.instr_m2_e_3_1z(u_idecode_0_instr_m2_e_3),
	.trace_priv_i(debug_csr_req_ready),
	.ebreak_debug_enter_taken(u_csr_privarch_0_ebreak_debug_enter_taken),
	.step_debug_enter_taken(u_csr_privarch_0_step_debug_enter_taken),
	.stage_state_ex(stage_state_ex_Z),
	.de_ex_pipe_implicit_pseudo_instr_ex(de_ex_pipe_implicit_pseudo_instr_ex_Z),
	.de_ex_pipe_debug_enter_req_ex(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_debug_enter_req_ex_Z ),
	.lsu_req_ready(lsu_req_ready),
	.lsu_op_completing_ex_0_1z(u_idecode_0_lsu_op_completing_ex_0),
	.lsu_req_valid_1z(lsu_req_valid),
	.N_3736_i(N_3736_i),
	.instr_accepted_ex_0_RNI58PHG_1z(instr_accepted_ex_0_RNI58PHG),
	.N_3733_i(N_3733_i),
	.N_1716_i(N_1716_i),
	.un11_gpr_rs1_stall_exu_i(\gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un11_gpr_rs1_stall_exu_i )
);
// @29:8372
  miv_rv32_csr_decode_1s_1s_0s u_miv_rv32_csr_decode_de_0 (
	.sw_csr_wr_op_de(sw_csr_wr_op_de[1:0]),
	.sw_csr_addr_de(sw_csr_addr_de[11:0]),
	.sw_csr_addr_de_1_6(sw_csr_addr_de_1[6]),
	.sw_csr_addr_de_1_2(sw_csr_addr_de_1[2]),
	.sw_csr_addr_de_1_0(sw_csr_addr_de_1[0]),
	.sw_csr_addr_de_1_7(sw_csr_addr_de_1[7]),
	.sw_csr_addr_de_1_4(sw_csr_addr_de_1[4]),
	.sw_csr_addr_de_1_1(sw_csr_addr_de_1[1]),
	.ifu_expipe_resp_ireg_8(ifu_expipe_resp_ireg[28]),
	.ifu_expipe_resp_ireg_6(ifu_expipe_resp_ireg[26]),
	.ifu_expipe_resp_ireg_1(ifu_expipe_resp_ireg[21]),
	.ifu_expipe_resp_ireg_0(ifu_expipe_resp_ireg[20]),
	.ifu_expipe_resp_ireg_11(ifu_expipe_resp_ireg[31]),
	.ifu_expipe_resp_ireg_10(ifu_expipe_resp_ireg[30]),
	.ifu_expipe_resp_ireg_3(ifu_expipe_resp_ireg[23]),
	.ifu_expipe_resp_ireg_2(ifu_expipe_resp_ireg[22]),
	.N_16(u_miv_rv32_csr_decode_de_0_N_16),
	.csr_wr_illegal_i_5_1z(u_miv_rv32_csr_decode_de_0_csr_wr_illegal_i_5),
	.csr_wr_illegal_i_4_1z(u_miv_rv32_csr_decode_de_0_csr_wr_illegal_i_4),
	.case_dec_gpr_rs2_rd_sel_0_sqmuxa(u_idecode_0_case_dec_gpr_rs2_rd_sel_0_sqmuxa),
	.un1_instruction_33_i(u_idecode_0_un1_instruction_33_i),
	.sw_csr_rd_op_de(sw_csr_rd_op_de)
);
// @29:9570
  miv_rv32_bcu u_bcu_0 (
	.ex_retr_pipe_sw_csr_addr_retr(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [11:0]),
	.csr_priv_mtvec_epc_retr(csr_priv_mtvec_epc_retr[31:1]),
	.csr_priv_dpc_retr(csr_priv_dpc_retr[31:0]),
	.de_ex_pipe_immediate_ex(de_ex_pipe_immediate_ex_Z[31:0]),
	.de_ex_pipe_curr_pc_ex(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_Z [31:0]),
	.gpr_rs1_rd_data_sig(gpr_rs1_rd_data_sig[31:0]),
	.de_ex_pipe_bcu_operand0_mux_sel_ex_0(de_ex_pipe_bcu_operand0_mux_sel_ex_Z[0]),
	.ex_retr_pipe_sw_csr_wr_op_retr(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_Z [1:0]),
	.csr_priv_mtvec_excpt_vec_retr(csr_priv_mtvec_excpt_vec_retr[31:2]),
	.de_ex_pipe_bcu_operand1_mux_sel_ex(de_ex_pipe_bcu_operand1_mux_sel_ex_Z[2:0]),
	.lsu_req_addr(ifu_expipe_req_branch_excpt_vaddr[31:1]),
	.N_130_i(N_130_i),
	.N_130(N_130),
	.stage_state_ex(stage_state_ex_Z),
	.N_581(N_581),
	.de_ex_pipe_bcu_op_sel_ex(de_ex_pipe_bcu_op_sel_ex_Z),
	.gpr_rs1_rd_data_valid_ex(gpr_rs1_rd_data_valid_ex),
	.un1_instr_inhibit_ex(un1_instr_inhibit_ex),
	.stage_state_retr(stage_state_retr_Z),
	.N_59_2(N_59_2),
	.N_551(N_551),
	.bcu_result_valid_i_a2_1(u_bcu_0_bcu_result_valid_i_a2_1),
	.N_816(N_816),
	.bcu_result_cry_0_Y(lsu_req_addr[0])
);
// @29:10091
  miv_rv32_gpr_ram_0s_0_0s_32s \gen_gpr_ram.u_gpr_0  (
	.gpr_wr_data_retr(gpr_wr_data_retr[31:0]),
	.debug_gpr_resp_rd_data(debug_gpr_resp_rd_data[31:0]),
	.gpr_rs1_rd_data_sig(gpr_rs1_rd_data_sig[31:0]),
	.de_ex_pipe_gpr_rs1_rd_sel_ex(\gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex_Z [4:0]),
	.de_ex_pipe_gpr_rs2_rd_sel_ex(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_Z [5:0]),
	.ex_retr_pipe_gpr_wr_sel_retr(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_Z [5:0]),
	.un11_gpr_rs2_stall_exu(\gen_read_gpr_rs2_ex.gen_rs2_exu_stall.un11_gpr_rs2_stall_exu ),
	.un11_gpr_rs1_stall_exu_i(\gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un11_gpr_rs1_stall_exu_i ),
	.gpr_rs1_rd_data_valid_ex(gpr_rs1_rd_data_valid_ex),
	.machine_implicit_wr_mtval_tval_wr_en(u_csr_privarch_0_machine_implicit_wr_mtval_tval_wr_en),
	.formal_trace_reset_taken(NN_3),
	.gpr_N_5_mux(u_idecode_0_gpr_N_5_mux),
	.gpr_wr_en_retr(gpr_wr_en_retr),
	.d_m1_e_a0_2(d_m1_e_a0_2),
	.N_569_i(N_569_i),
	.N_570_i(N_570_i),
	.N_572_i(N_572_i),
	.un7_gpr_rs2_stall_exu_5(\gen_read_gpr_rs2_ex.gen_rs2_exu_stall.un7_gpr_rs2_stall_exu_5 ),
	.un7_gpr_rs2_stall_exu_4(\gen_read_gpr_rs2_ex.gen_rs2_exu_stall.un7_gpr_rs2_stall_exu_4 ),
	.un7_gpr_rs2_stall_exu_3(\gen_read_gpr_rs2_ex.gen_rs2_exu_stall.un7_gpr_rs2_stall_exu_3 ),
	.un7_gpr_rs2_stall_exu_2(\gen_read_gpr_rs2_ex.gen_rs2_exu_stall.un7_gpr_rs2_stall_exu_2 ),
	.de_ex_pipe_gpr_rs2_rd_valid_ex(\gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_Z ),
	.gpr_rs2_rd_data_valid_7(gen_gpr_ram_u_gpr_0_gpr_rs2_rd_data_valid_7),
	.trace_priv_i(debug_csr_req_ready),
	.un1_gpr_wr_mux_sel_ex_i(un1_gpr_wr_mux_sel_ex_i),
	.N_866(N_866),
	.N_571_i(N_571_i),
	.gpr_rs1_rd_valid_mux(gpr_rs1_rd_valid_mux),
	.gpr_rs2_rd_valid_dbgpipe(gpr_rs2_rd_valid_dbgpipe),
	.gpr_wr_valid_retr(gpr_wr_valid_retr),
	.clk(clk),
	.dff_arst(dff_arst)
);
// @29:10236
  miv_rv32_csr_privarch_Z6 u_csr_privarch_0 (
	.ifu_expipe_resp_ireg_vaddr(ifu_expipe_resp_ireg_vaddr[31:0]),
	.debug_gpr_req_addr_0(debug_gpr_req_addr[5]),
	.ex_retr_pipe_gpr_wr_sel_retr_2_0(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2 [5]),
	.lsu_op_ex_pipe_reg_0(lsu_op_ex_pipe_reg_Z[0]),
	.lsu_op_ex_pipe_reg_3(lsu_op_ex_pipe_reg_Z[3]),
	.lsu_op_ex_pipe_reg_1(lsu_op_ex_pipe_reg_Z[1]),
	.ex_retr_pipe_lsu_op_retr_1_0(ex_retr_pipe_lsu_op_retr_1[0]),
	.ex_retr_pipe_lsu_op_retr_1_3(ex_retr_pipe_lsu_op_retr_1[3]),
	.ex_retr_pipe_lsu_op_retr_1_1(ex_retr_pipe_lsu_op_retr_1[1]),
	.ex_retr_pipe_gpr_wr_mux_sel_retr(\gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_Z [1:0]),
	.ifu_expipe_resp_next_vaddr(ifu_expipe_resp_next_vaddr[31:0]),
	.de_ex_pipe_curr_pc_ex_2(\gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2 [31:0]),
	.csr_priv_dpc_retr(csr_priv_dpc_retr[31:0]),
	.ex_retr_pipe_sw_csr_wr_op_retr(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_Z [1:0]),
	.trigger_req_de(trigger_req_de[1:0]),
	.time_count(time_count[63:0]),
	.sw_csr_rd_data_retr(debug_csr_resp_rd_data[31:0]),
	.csr_priv_mtvec_epc_retr(csr_priv_mtvec_epc_retr[31:1]),
	.csr_priv_mtvec_excpt_vec_retr(csr_priv_mtvec_excpt_vec_retr[31:2]),
	.ex_retr_pipe_sw_csr_addr_retr(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_Z [11:0]),
	.de_ex_pipe_exu_result_mux_sel_ex(de_ex_pipe_exu_result_mux_sel_ex_Z[2:0]),
	.ex_retr_pipe_sw_csr_addr_retr_2(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2 [1:0]),
	.debug_csr_req_addr(debug_csr_req_addr[1:0]),
	.de_ex_pipe_sw_csr_addr_ex(de_ex_pipe_sw_csr_addr_ex_Z[1:0]),
	.ex_retr_pipe_curr_pc_retr(\gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_Z [31:0]),
	.ex_retr_pipe_exu_result_retr(ex_retr_pipe_exu_result_retr[31:0]),
	.ex_retr_pipe_curr_instr_enc_retr(ex_retr_pipe_curr_instr_enc_retr_Z[31:0]),
	.ex_retr_pipe_trigger_retr_0(\gen_trig_pipe_reg_ex_retr.ex_retr_pipe_trigger_retr_Z [0]),
	.instr_completing_retr_i_a2_a0_0(u_idecode_0_instr_completing_retr_i_a2_a0_0),
	.N_1233_i(N_1233_i),
	.N_1232_i(N_1232_i),
	.debug_halt_req(debug_halt_req),
	.debug_csr_req_valid(debug_csr_req_valid),
	.debug_csr_req_wr_en(debug_csr_req_wr_en),
	.un3_ex_retr_pipe_sw_csr_wr_op_retr(\gen_debug_csr_ctrl_pipeline.un3_ex_retr_pipe_sw_csr_wr_op_retr ),
	.ex_retr_pipe_i_access_misalign_error_retr(ex_retr_pipe_i_access_misalign_error_retr_Z),
	.ex_retr_pipe_m_env_call_retr(ex_retr_pipe_m_env_call_retr_Z),
	.debug_csr_req_rd_en(debug_csr_req_rd_en),
	.debug_enter_req_de(debug_enter_req_de),
	.ex_retr_pipe_dbreak_retr(ex_retr_pipe_dbreak_retr_Z),
	.ex_retr_debug_enter_req_retr(\gen_pipe_debug_enter_req_ex_retr.ex_retr_debug_enter_req_retr_Z ),
	.dbreak_retr(dbreak_retr),
	.lsu_resp_ld_addr_misalign(lsu_resp_ld_addr_misalign),
	.ex_retr_pipe_i_access_mem_error_retr(ex_retr_pipe_i_access_mem_error_retr_Z),
	.ex_retr_pipe_illegal_instr_retr(ex_retr_pipe_illegal_instr_retr_Z),
	.ex_retr_pipe_exu_result_valid_retr(ex_retr_pipe_exu_result_valid_retr),
	.un1_exu_result_valid_retr(un1_exu_result_valid_retr),
	.lsu_resp_access_mem_error(lsu_resp_access_mem_error),
	.sw_csr_op_ready_retr(sw_csr_op_ready_retr),
	.debug_halt_ack(debug_halt_ack),
	.trace_exception(NN_2),
	.ex_retr_pipe_wfi_retr(ex_retr_pipe_wfi_retr_Z),
	.set_wfi_waiting(u_csr_privarch_0_set_wfi_waiting),
	.lsu_flush(ifu_expipe_req_flush),
	.gpr_N_3_mux_0(u_idecode_0_gpr_N_3_mux_0),
	.trigger_op_addr_valid_de(trigger_op_addr_valid_de),
	.de_ex_pipe_implicit_pseudo_instr_ex_2(de_ex_pipe_implicit_pseudo_instr_ex_2),
	.resetn(resetn),
	.un29_csr_trigger_wr_hzd_de_4(\gen_trig_de.un29_csr_trigger_wr_hzd_de_4 ),
	.N_59_2(N_59_2),
	.bcu_result_valid_i_a2_1(u_bcu_0_bcu_result_valid_i_a2_1),
	.un29_csr_trigger_wr_hzd_de_1(\gen_trig_de.un29_csr_trigger_wr_hzd_de_1 ),
	.debug_resume_req(debug_resume_req),
	.ex_retr_pipe_sw_csr_rd_op_retr(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_Z ),
	.debug_resume_ack(debug_resume_ack),
	.debug_csr_resp_valid(debug_csr_resp_valid),
	.un1_irq_stall_lsu_req(u_csr_privarch_0_u_miv_rv32_priv_irq_0_un1_irq_stall_lsu_req),
	.lsu_op_os(lsu_op_os),
	.stage_state_retr_rep2(stage_state_retr_rep2_Z),
	.un3_irq_stall_lsu_req(u_csr_privarch_0_u_miv_rv32_priv_irq_0_un3_irq_stall_lsu_req),
	.N_278(N_278),
	.N_134(N_134),
	.r_N_8(r_N_8),
	.m_external_irq(m_external_irq),
	.bcu_op_completing_ex_3_0_i_5(u_idecode_0_rv32i_dec_alu_op_sel_4__bcu_op_completing_ex_3_0_i_5),
	.N_773(N_773),
	.N_1382(N_1382),
	.ex_retr_pipe_sw_csr_rd_op_retr_2(\gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_2 ),
	.de_ex_pipe_sw_csr_rd_op_ex(de_ex_pipe_sw_csr_rd_op_ex_Z),
	.ex_retr_pipe_lsu_op_retr9(ex_retr_pipe_lsu_op_retr9),
	.un1_ex_retr_pipe_lsu_op_retr_i_0(un1_ex_retr_pipe_lsu_op_retr_i_0),
	.un4_exu_res_req_retr(un4_exu_res_req_retr),
	.N_7(N_7),
	.N_3733_i(N_3733_i),
	.de_ex_pipe_bcu_op_sel_ex7(de_ex_pipe_bcu_op_sel_ex7),
	.instr_completing_retr_i_o2_1(u_idecode_0_instr_completing_retr_i_o2_1),
	.instr_completing_retr_i_o2_3_RNI8RI5M(instr_completing_retr_i_o2_3_RNI8RI5M),
	.lsu_resp_valid(lsu_resp_valid),
	.instr_completing_retr_i_a0_0(u_idecode_0_instr_completing_retr_i_a0_0),
	.instr_completing_retr_i_a4_0(u_idecode_0_instr_completing_retr_i_a4_0),
	.instr_m2_e_3(u_idecode_0_instr_m2_e_3),
	.m_timer_irq(m_timer_irq),
	.instr_completing_retr_i_a2_0_0(u_idecode_0_instr_completing_retr_i_a2_0_0),
	.instr_completing_retr_i_0(u_idecode_0_instr_completing_retr_i_0),
	.m_sw_irq(m_sw_irq),
	.illegal_instr_retr(illegal_instr_retr),
	.lsu_resp_str_amo_addr_misalign(lsu_resp_str_amo_addr_misalign),
	.d_N_3_mux_3(d_N_3_mux_3),
	.gpr_wr_en_retr(gpr_wr_en_retr),
	.stage_state_retr(stage_state_retr_Z),
	.ex_retr_pipe_trap_ret_retr(ex_retr_pipe_trap_ret_retr_Z),
	.machine_implicit_wr_mtval_tval_wr_en(u_csr_privarch_0_machine_implicit_wr_mtval_tval_wr_en),
	.debug_mode_retire_mask_retr(debug_mode_retire_mask_retr),
	.debug_exit_retr(debug_exit_retr),
	.debug_enter_retr(debug_enter_retr),
	.formal_trace_reset_taken(NN_3),
	.core_soft_reset(core_soft_reset),
	.debug_core_reset(debug_core_reset),
	.stage_state_retr_rep1(stage_state_retr_rep1_Z),
	.debug_mode_enter_0_1z(u_csr_privarch_0_debug_mode_enter_0),
	.debug_enter_retr_rep1(debug_enter_retr_rep1),
	.haltreq_debug_enter_taken(u_csr_privarch_0_haltreq_debug_enter_taken),
	.trigger_debug_enter_taken(u_csr_privarch_0_trigger_debug_enter_taken),
	.step_debug_enter_taken(u_csr_privarch_0_step_debug_enter_taken),
	.ebreak_debug_enter_taken(u_csr_privarch_0_ebreak_debug_enter_taken),
	.debug_active(debug_active),
	.lsu_flush_i(lsu_flush_i),
	.wfi_waiting_reg_1z(u_csr_privarch_0_wfi_waiting_reg),
	.clk(clk),
	.dff_arst(dff_arst),
	.trace_priv_i_i(trace_priv_i_i),
	.trace_priv_i(debug_csr_req_ready)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign gpr_uncorrectable_ecc_error = GND;
assign ifu_expipe_fetch_en = GND;
assign ifu_expipe_req_branch_excpt_vaddr[0] = GND;
assign ifu_expipe_req_priv[0] = VCC;
assign ifu_expipe_req_priv[1] = VCC;
assign lsu_flush = GND;
assign lsu_req_addr[1] = GND;
assign lsu_req_addr[2] = GND;
assign lsu_req_addr[3] = GND;
assign lsu_req_addr[4] = GND;
assign lsu_req_addr[5] = GND;
assign lsu_req_addr[6] = GND;
assign lsu_req_addr[7] = GND;
assign lsu_req_addr[8] = GND;
assign lsu_req_addr[9] = GND;
assign lsu_req_addr[10] = GND;
assign lsu_req_addr[11] = GND;
assign lsu_req_addr[12] = GND;
assign lsu_req_addr[13] = GND;
assign lsu_req_addr[14] = GND;
assign lsu_req_addr[15] = GND;
assign lsu_req_addr[16] = GND;
assign lsu_req_addr[17] = GND;
assign lsu_req_addr[18] = GND;
assign lsu_req_addr[19] = GND;
assign lsu_req_addr[20] = GND;
assign lsu_req_addr[21] = GND;
assign lsu_req_addr[22] = GND;
assign lsu_req_addr[23] = GND;
assign lsu_req_addr[24] = GND;
assign lsu_req_addr[25] = GND;
assign lsu_req_addr[26] = GND;
assign lsu_req_addr[27] = GND;
assign lsu_req_addr[28] = GND;
assign lsu_req_addr[29] = GND;
assign lsu_req_addr[30] = GND;
assign lsu_req_addr[31] = GND;
assign lsu_req_addr_valid = GND;
assign lsu_req_wr_data_valid = GND;
assign debug_gpr_req_ready = GND;
assign debug_resethalt_ack = GND;
assign debug_mode = GND;
assign formal_trace_instr[0] = GND;
assign formal_trace_instr[1] = GND;
assign formal_trace_instr[2] = GND;
assign formal_trace_instr[3] = GND;
assign formal_trace_instr[4] = GND;
assign formal_trace_instr[5] = GND;
assign formal_trace_instr[6] = GND;
assign formal_trace_instr[7] = GND;
assign formal_trace_instr[8] = GND;
assign formal_trace_instr[9] = GND;
assign formal_trace_instr[10] = GND;
assign formal_trace_instr[11] = GND;
assign formal_trace_instr[12] = GND;
assign formal_trace_instr[13] = GND;
assign formal_trace_instr[14] = GND;
assign formal_trace_instr[15] = GND;
assign formal_trace_instr[16] = GND;
assign formal_trace_instr[17] = GND;
assign formal_trace_instr[18] = GND;
assign formal_trace_instr[19] = GND;
assign formal_trace_instr[20] = GND;
assign formal_trace_instr[21] = GND;
assign formal_trace_instr[22] = GND;
assign formal_trace_instr[23] = GND;
assign formal_trace_instr[24] = GND;
assign formal_trace_instr[25] = GND;
assign formal_trace_instr[26] = GND;
assign formal_trace_instr[27] = GND;
assign formal_trace_instr[28] = GND;
assign formal_trace_instr[29] = GND;
assign formal_trace_instr[30] = GND;
assign formal_trace_instr[31] = GND;
assign formal_trace_pc[0] = GND;
assign formal_trace_pc[1] = GND;
assign formal_trace_pc[2] = GND;
assign formal_trace_pc[3] = GND;
assign formal_trace_pc[4] = GND;
assign formal_trace_pc[5] = GND;
assign formal_trace_pc[6] = GND;
assign formal_trace_pc[7] = GND;
assign formal_trace_pc[8] = GND;
assign formal_trace_pc[9] = GND;
assign formal_trace_pc[10] = GND;
assign formal_trace_pc[11] = GND;
assign formal_trace_pc[12] = GND;
assign formal_trace_pc[13] = GND;
assign formal_trace_pc[14] = GND;
assign formal_trace_pc[15] = GND;
assign formal_trace_pc[16] = GND;
assign formal_trace_pc[17] = GND;
assign formal_trace_pc[18] = GND;
assign formal_trace_pc[19] = GND;
assign formal_trace_pc[20] = GND;
assign formal_trace_pc[21] = GND;
assign formal_trace_pc[22] = GND;
assign formal_trace_pc[23] = GND;
assign formal_trace_pc[24] = GND;
assign formal_trace_pc[25] = GND;
assign formal_trace_pc[26] = GND;
assign formal_trace_pc[27] = GND;
assign formal_trace_pc[28] = GND;
assign formal_trace_pc[29] = GND;
assign formal_trace_pc[30] = GND;
assign formal_trace_pc[31] = GND;
assign formal_trace_reset_taken = GND;
assign formal_trace_instr_retire = GND;
assign trace_valid = GND;
assign trace_iaddr[0] = GND;
assign trace_iaddr[1] = GND;
assign trace_iaddr[2] = GND;
assign trace_iaddr[3] = GND;
assign trace_iaddr[4] = GND;
assign trace_iaddr[5] = GND;
assign trace_iaddr[6] = GND;
assign trace_iaddr[7] = GND;
assign trace_iaddr[8] = GND;
assign trace_iaddr[9] = GND;
assign trace_iaddr[10] = GND;
assign trace_iaddr[11] = GND;
assign trace_iaddr[12] = GND;
assign trace_iaddr[13] = GND;
assign trace_iaddr[14] = GND;
assign trace_iaddr[15] = GND;
assign trace_iaddr[16] = GND;
assign trace_iaddr[17] = GND;
assign trace_iaddr[18] = GND;
assign trace_iaddr[19] = GND;
assign trace_iaddr[20] = GND;
assign trace_iaddr[21] = GND;
assign trace_iaddr[22] = GND;
assign trace_iaddr[23] = GND;
assign trace_iaddr[24] = GND;
assign trace_iaddr[25] = GND;
assign trace_iaddr[26] = GND;
assign trace_iaddr[27] = GND;
assign trace_iaddr[28] = GND;
assign trace_iaddr[29] = GND;
assign trace_iaddr[30] = GND;
assign trace_iaddr[31] = GND;
assign trace_insn[0] = GND;
assign trace_insn[1] = GND;
assign trace_insn[2] = GND;
assign trace_insn[3] = GND;
assign trace_insn[4] = GND;
assign trace_insn[5] = GND;
assign trace_insn[6] = GND;
assign trace_insn[7] = GND;
assign trace_insn[8] = GND;
assign trace_insn[9] = GND;
assign trace_insn[10] = GND;
assign trace_insn[11] = GND;
assign trace_insn[12] = GND;
assign trace_insn[13] = GND;
assign trace_insn[14] = GND;
assign trace_insn[15] = GND;
assign trace_insn[16] = GND;
assign trace_insn[17] = GND;
assign trace_insn[18] = GND;
assign trace_insn[19] = GND;
assign trace_insn[20] = GND;
assign trace_insn[21] = GND;
assign trace_insn[22] = GND;
assign trace_insn[23] = GND;
assign trace_insn[24] = GND;
assign trace_insn[25] = GND;
assign trace_insn[26] = GND;
assign trace_insn[27] = GND;
assign trace_insn[28] = GND;
assign trace_insn[29] = GND;
assign trace_insn[30] = GND;
assign trace_insn[31] = GND;
assign trace_priv = GND;
assign trace_exception = GND;
assign trace_interrupt = GND;
assign trace_cause[0] = GND;
assign trace_cause[1] = GND;
assign trace_cause[2] = GND;
assign trace_cause[3] = GND;
assign trace_cause[4] = GND;
assign trace_tval[0] = GND;
assign trace_tval[1] = GND;
assign trace_tval[2] = GND;
assign trace_tval[3] = GND;
assign trace_tval[4] = GND;
assign trace_tval[5] = GND;
assign trace_tval[6] = GND;
assign trace_tval[7] = GND;
assign trace_tval[8] = GND;
assign trace_tval[9] = GND;
assign trace_tval[10] = GND;
assign trace_tval[11] = GND;
assign trace_tval[12] = GND;
assign trace_tval[13] = GND;
assign trace_tval[14] = GND;
assign trace_tval[15] = GND;
assign trace_tval[16] = GND;
assign trace_tval[17] = GND;
assign trace_tval[18] = GND;
assign trace_tval[19] = GND;
assign trace_tval[20] = GND;
assign trace_tval[21] = GND;
assign trace_tval[22] = GND;
assign trace_tval[23] = GND;
assign trace_tval[24] = GND;
assign trace_tval[25] = GND;
assign trace_tval[26] = GND;
assign trace_tval[27] = GND;
assign trace_tval[28] = GND;
assign trace_tval[29] = GND;
assign trace_tval[30] = GND;
assign trace_tval[31] = GND;
assign gpr_ram_init_done = GND;
assign i_flush = GND;
assign ram_init_soft_debug_reset = GND;
endmodule /* miv_rv32_expipe_Z7 */

module miv_rv32_ifu_iab_32s_2s_3s_2s_0s (
  iab_resp_error_0,
  iab_resp_data,
  buff_entry_data_resp_1_7,
  buff_entry_data_resp_1_3,
  buff_entry_data_resp_1_9,
  buff_entry_data_resp_1_0,
  ifu_expipe_resp_ireg_vaddr_net,
  req_fetch_ptr_0,
  req_fetch_ptr_1_0,
  cpu_d_req_addr_net_21,
  cpu_d_req_addr_net_17,
  cpu_d_req_addr_net_16,
  cpu_d_req_addr_net_13,
  cpu_d_req_addr_net_10,
  cpu_d_req_addr_net_6,
  cpu_d_req_addr_net_2,
  cpu_d_req_addr_net_0,
  buff_entry_addr_req_2__RNIRRNK321_S_0,
  buff_entry_addr_req_2__RNIK75RS01_S_0,
  buff_entry_addr_req_2__RNILTK1MV_S_0,
  buff_entry_addr_req_2__RNIPM48FU_S_0,
  buff_entry_addr_req_2__RNI0JKE8T_S_0,
  buff_entry_addr_req_2__RNIAI4L1S_S_0,
  buff_entry_addr_req_2__RNINKKRQQ_S_0,
  buff_entry_addr_req_2__RNI7Q42KP_S_0,
  buff_entry_addr_req_2__RNIQ2L8DO_S_0,
  buff_entry_addr_req_2__RNIGE5F6N_S_0,
  buff_entry_addr_req_2__RNI9TLLVL_S_0,
  buff_entry_addr_req_2__RNI5F6SOK_S_0,
  buff_entry_addr_req_2__RNI9BP2IJ_S_0,
  buff_entry_addr_req_2__RNIGAC9BI_S_0,
  buff_entry_addr_req_2__RNIQCVF4H_S_0,
  buff_entry_addr_req_2__RNI7IIMTF_S_0,
  buff_entry_addr_req_2__RNINQ5TME_S_0,
  buff_entry_addr_req_2__RNIA6P3GD_S_0,
  buff_entry_addr_req_2__RNI0LCA9C_S_0,
  buff_entry_addr_req_2__RNIP60H2B_S_0,
  buff_entry_addr_req_2__RNILRJNR9_S_0,
  buff_entry_addr_req_2__RNIKJ7UK8_S_0,
  buff_entry_addr_req_2__RNIBAEAI7_S_0,
  buff_entry_addr_req_2__RNI54LMF6_S_0,
  buff_entry_addr_req_2__RNI21S2D5_S_0,
  buff_entry_addr_req_2__RNI213FA4_S_0,
  buff_entry_addr_req_2__RNI54AR73_S_0,
  buff_entry_addr_req_2__RNIBAH752_S_0,
  buff_entry_addr_req_2__RNIKJOJ21_Y_0,
  cpu_i_resp_rd_data_sel,
  num_emi_req_os,
  resp_count,
  buff_req_rd_ptr_0,
  buff_resp_rd_ptr,
  ahb_i_req_addr_net,
  buff_entry_addr_req_2__0,
  next_req_fetch_ptr,
  branch_req_fence_i,
  N_270,
  iab_resp_complete_1_0,
  N_228,
  last_iab_rd_alignment,
  un1_next_iab_rd_alignment_0_sqmuxa_i_o2,
  un15_buff_resp_head_compressed_1z,
  un10_buff_resp_head_compressed_1z,
  iab_resp_alloc,
  iab_resp_hword_high_only,
  N_241,
  N_244,
  N_250,
  N_64,
  N_66,
  N_70,
  N_74,
  N_77,
  N_80,
  N_81,
  N_85,
  ifu_expipe_req_branch_excpt_req_valid_net,
  no_flush_req_os_1z,
  iab_resp_empty,
  N_230,
  cpu_i_resp_valid_sel,
  N_225_i,
  ifu_expipe_req_flush,
  ifu_emi_req_accepted,
  iab_req_empty,
  un5_fetch_ptr_sel_i,
  ifu_expipe_resp_ready_net,
  iab_head_uncompressed_full,
  N_284,
  next_req_fetch_ptr_0_0_cry_28,
  ram2_9,
  ram1_9,
  ram0_9,
  cpu_i_resp_error_sel,
  un7_iab_readylt1,
  un7_iab_readylto1,
  dff_arst,
  next_req_is_hword_high_only,
  CLK
)
;
output iab_resp_error_0 ;
output [31:0] iab_resp_data ;
output buff_entry_data_resp_1_7 ;
output buff_entry_data_resp_1_3 ;
output buff_entry_data_resp_1_9 ;
output buff_entry_data_resp_1_0 ;
output [31:0] ifu_expipe_resp_ireg_vaddr_net ;
output req_fetch_ptr_0 ;
output req_fetch_ptr_1_0 ;
input cpu_d_req_addr_net_21 ;
input cpu_d_req_addr_net_17 ;
input cpu_d_req_addr_net_16 ;
input cpu_d_req_addr_net_13 ;
input cpu_d_req_addr_net_10 ;
input cpu_d_req_addr_net_6 ;
input cpu_d_req_addr_net_2 ;
input cpu_d_req_addr_net_0 ;
output buff_entry_addr_req_2__RNIRRNK321_S_0 ;
output buff_entry_addr_req_2__RNIK75RS01_S_0 ;
output buff_entry_addr_req_2__RNILTK1MV_S_0 ;
output buff_entry_addr_req_2__RNIPM48FU_S_0 ;
output buff_entry_addr_req_2__RNI0JKE8T_S_0 ;
output buff_entry_addr_req_2__RNIAI4L1S_S_0 ;
output buff_entry_addr_req_2__RNINKKRQQ_S_0 ;
output buff_entry_addr_req_2__RNI7Q42KP_S_0 ;
output buff_entry_addr_req_2__RNIQ2L8DO_S_0 ;
output buff_entry_addr_req_2__RNIGE5F6N_S_0 ;
output buff_entry_addr_req_2__RNI9TLLVL_S_0 ;
output buff_entry_addr_req_2__RNI5F6SOK_S_0 ;
output buff_entry_addr_req_2__RNI9BP2IJ_S_0 ;
output buff_entry_addr_req_2__RNIGAC9BI_S_0 ;
output buff_entry_addr_req_2__RNIQCVF4H_S_0 ;
output buff_entry_addr_req_2__RNI7IIMTF_S_0 ;
output buff_entry_addr_req_2__RNINQ5TME_S_0 ;
output buff_entry_addr_req_2__RNIA6P3GD_S_0 ;
output buff_entry_addr_req_2__RNI0LCA9C_S_0 ;
output buff_entry_addr_req_2__RNIP60H2B_S_0 ;
output buff_entry_addr_req_2__RNILRJNR9_S_0 ;
output buff_entry_addr_req_2__RNIKJ7UK8_S_0 ;
output buff_entry_addr_req_2__RNIBAEAI7_S_0 ;
output buff_entry_addr_req_2__RNI54LMF6_S_0 ;
output buff_entry_addr_req_2__RNI21S2D5_S_0 ;
output buff_entry_addr_req_2__RNI213FA4_S_0 ;
output buff_entry_addr_req_2__RNI54AR73_S_0 ;
output buff_entry_addr_req_2__RNIBAH752_S_0 ;
output buff_entry_addr_req_2__RNIKJOJ21_Y_0 ;
input [31:0] cpu_i_resp_rd_data_sel ;
output [1:0] num_emi_req_os ;
output [1:0] resp_count ;
output buff_req_rd_ptr_0 ;
output [1:0] buff_resp_rd_ptr ;
input [31:2] ahb_i_req_addr_net ;
output buff_entry_addr_req_2__0 ;
inout [1:0] next_req_fetch_ptr /* synthesis syn_tristate = 1 */ ;
input branch_req_fence_i ;
input N_270 ;
input iab_resp_complete_1_0 ;
output N_228 ;
input last_iab_rd_alignment ;
input un1_next_iab_rd_alignment_0_sqmuxa_i_o2 ;
output un15_buff_resp_head_compressed_1z ;
output un10_buff_resp_head_compressed_1z ;
input iab_resp_alloc ;
output iab_resp_hword_high_only ;
output N_241 ;
output N_244 ;
output N_250 ;
output N_64 ;
output N_66 ;
output N_70 ;
output N_74 ;
output N_77 ;
output N_80 ;
output N_81 ;
output N_85 ;
input ifu_expipe_req_branch_excpt_req_valid_net ;
output no_flush_req_os_1z ;
output iab_resp_empty ;
output N_230 ;
input cpu_i_resp_valid_sel ;
output N_225_i ;
input ifu_expipe_req_flush ;
input ifu_emi_req_accepted ;
output iab_req_empty ;
input un5_fetch_ptr_sel_i ;
input ifu_expipe_resp_ready_net ;
output iab_head_uncompressed_full ;
input N_284 ;
output next_req_fetch_ptr_0_0_cry_28 ;
output ram2_9 ;
output ram1_9 ;
output ram0_9 ;
input cpu_i_resp_error_sel ;
output un7_iab_readylt1 ;
output un7_iab_readylto1 ;
input dff_arst ;
input next_req_is_hword_high_only ;
input CLK ;
wire iab_resp_error_0 ;
wire buff_entry_data_resp_1_7 ;
wire buff_entry_data_resp_1_3 ;
wire buff_entry_data_resp_1_9 ;
wire buff_entry_data_resp_1_0 ;
wire req_fetch_ptr_0 ;
wire req_fetch_ptr_1_0 ;
wire cpu_d_req_addr_net_21 ;
wire cpu_d_req_addr_net_17 ;
wire cpu_d_req_addr_net_16 ;
wire cpu_d_req_addr_net_13 ;
wire cpu_d_req_addr_net_10 ;
wire cpu_d_req_addr_net_6 ;
wire cpu_d_req_addr_net_2 ;
wire cpu_d_req_addr_net_0 ;
wire buff_entry_addr_req_2__RNIRRNK321_S_0 ;
wire buff_entry_addr_req_2__RNIK75RS01_S_0 ;
wire buff_entry_addr_req_2__RNILTK1MV_S_0 ;
wire buff_entry_addr_req_2__RNIPM48FU_S_0 ;
wire buff_entry_addr_req_2__RNI0JKE8T_S_0 ;
wire buff_entry_addr_req_2__RNIAI4L1S_S_0 ;
wire buff_entry_addr_req_2__RNINKKRQQ_S_0 ;
wire buff_entry_addr_req_2__RNI7Q42KP_S_0 ;
wire buff_entry_addr_req_2__RNIQ2L8DO_S_0 ;
wire buff_entry_addr_req_2__RNIGE5F6N_S_0 ;
wire buff_entry_addr_req_2__RNI9TLLVL_S_0 ;
wire buff_entry_addr_req_2__RNI5F6SOK_S_0 ;
wire buff_entry_addr_req_2__RNI9BP2IJ_S_0 ;
wire buff_entry_addr_req_2__RNIGAC9BI_S_0 ;
wire buff_entry_addr_req_2__RNIQCVF4H_S_0 ;
wire buff_entry_addr_req_2__RNI7IIMTF_S_0 ;
wire buff_entry_addr_req_2__RNINQ5TME_S_0 ;
wire buff_entry_addr_req_2__RNIA6P3GD_S_0 ;
wire buff_entry_addr_req_2__RNI0LCA9C_S_0 ;
wire buff_entry_addr_req_2__RNIP60H2B_S_0 ;
wire buff_entry_addr_req_2__RNILRJNR9_S_0 ;
wire buff_entry_addr_req_2__RNIKJ7UK8_S_0 ;
wire buff_entry_addr_req_2__RNIBAEAI7_S_0 ;
wire buff_entry_addr_req_2__RNI54LMF6_S_0 ;
wire buff_entry_addr_req_2__RNI21S2D5_S_0 ;
wire buff_entry_addr_req_2__RNI213FA4_S_0 ;
wire buff_entry_addr_req_2__RNI54AR73_S_0 ;
wire buff_entry_addr_req_2__RNIBAH752_S_0 ;
wire buff_entry_addr_req_2__RNIKJOJ21_Y_0 ;
wire buff_req_rd_ptr_0 ;
wire buff_entry_addr_req_2__0 ;
wire branch_req_fence_i ;
wire N_270 ;
wire iab_resp_complete_1_0 ;
wire N_228 ;
wire last_iab_rd_alignment ;
wire un1_next_iab_rd_alignment_0_sqmuxa_i_o2 ;
wire un15_buff_resp_head_compressed_1z ;
wire un10_buff_resp_head_compressed_1z ;
wire iab_resp_alloc ;
wire iab_resp_hword_high_only ;
wire N_241 ;
wire N_244 ;
wire N_250 ;
wire N_64 ;
wire N_66 ;
wire N_70 ;
wire N_74 ;
wire N_77 ;
wire N_80 ;
wire N_81 ;
wire N_85 ;
wire ifu_expipe_req_branch_excpt_req_valid_net ;
wire no_flush_req_os_1z ;
wire iab_resp_empty ;
wire N_230 ;
wire cpu_i_resp_valid_sel ;
wire N_225_i ;
wire ifu_expipe_req_flush ;
wire ifu_emi_req_accepted ;
wire iab_req_empty ;
wire un5_fetch_ptr_sel_i ;
wire ifu_expipe_resp_ready_net ;
wire iab_head_uncompressed_full ;
wire N_284 ;
wire next_req_fetch_ptr_0_0_cry_28 ;
wire ram2_9 ;
wire ram1_9 ;
wire ram0_9 ;
wire cpu_i_resp_error_sel ;
wire un7_iab_readylt1 ;
wire un7_iab_readylto1 ;
wire dff_arst ;
wire next_req_is_hword_high_only ;
wire CLK ;
wire [2:0] buff_entry_hword_high_only_req;
wire [30:0] buff_entry_addr_req_2_;
wire [31:0] buff_entry_addr_req_1_;
wire [1:0] buff_resp_rd_ptr_4_Z;
wire [31:0] buff_entry_addr_req_0_;
wire [1:0] buff_req_wr_ptr_Z;
wire [0:0] buff_req_rd_ptr_Z;
wire [1:1] req_count_RNO_Z;
wire [0:0] un12_req_count_iv_i;
wire [1:0] resp_count_2_Z;
wire [1:0] buff_resp_wr_ptr_Z;
wire [1:0] buff_resp_wr_ptr_4_Z;
wire [1:0] emi_req_os_count_RNO_Z;
wire [1:0] emi_req_os_at_flush_Z;
wire [1:0] un20_emi_req_os_at_flush_Z;
wire [2:2] buff_entry_addr_req_2__RNIKJOJ21_S;
wire [30:0] req_fetch_ptr_1;
wire [3:3] buff_entry_addr_req_2__RNIBAH752_Y;
wire [4:4] buff_entry_addr_req_2__RNI54AR73_Y;
wire [5:5] buff_entry_addr_req_2__RNI213FA4_Y;
wire [6:6] buff_entry_addr_req_2__RNI21S2D5_Y;
wire [7:7] buff_entry_addr_req_2__RNI54LMF6_Y;
wire [8:8] buff_entry_addr_req_2__RNIBAEAI7_Y;
wire [9:9] buff_entry_addr_req_2__RNIKJ7UK8_Y;
wire [10:10] buff_entry_addr_req_2__RNILRJNR9_Y;
wire [11:11] buff_entry_addr_req_2__RNIP60H2B_Y;
wire [12:12] buff_entry_addr_req_2__RNI0LCA9C_Y;
wire [13:13] buff_entry_addr_req_2__RNIA6P3GD_Y;
wire [14:14] buff_entry_addr_req_2__RNINQ5TME_Y;
wire [15:15] buff_entry_addr_req_2__RNI7IIMTF_Y;
wire [16:16] buff_entry_addr_req_2__RNIQCVF4H_Y;
wire [17:17] buff_entry_addr_req_2__RNIGAC9BI_Y;
wire [18:18] buff_entry_addr_req_2__RNI9BP2IJ_Y;
wire [19:19] buff_entry_addr_req_2__RNI5F6SOK_Y;
wire [20:20] buff_entry_addr_req_2__RNI9TLLVL_Y;
wire [21:21] buff_entry_addr_req_2__RNIGE5F6N_Y;
wire [22:22] buff_entry_addr_req_2__RNIQ2L8DO_Y;
wire [23:23] buff_entry_addr_req_2__RNI7Q42KP_Y;
wire [24:24] buff_entry_addr_req_2__RNINKKRQQ_Y;
wire [25:25] buff_entry_addr_req_2__RNIAI4L1S_Y;
wire [26:26] buff_entry_addr_req_2__RNI0JKE8T_Y;
wire [27:27] buff_entry_addr_req_2__RNIPM48FU_Y;
wire [28:28] buff_entry_addr_req_2__RNILTK1MV_Y;
wire [29:29] buff_entry_addr_req_2__RNIK75RS01_Y;
wire [30:30] buff_entry_addr_req_2__RNIRRNK321_Y;
wire [0:0] ramout_3_1_0_co1;
wire [0:0] ramout_3_1_0_wmux_0_S;
wire [0:0] buff_entry_error_resp;
wire [0:0] ramout_3_1_0_y0;
wire [0:0] ramout_3_1_0_co0;
wire [0:0] ramout_3_1_0_wmux_S;
wire [31:0] buff_entry_data_resp_1;
wire [1:1] resp_count_2_1_Z;
wire [0:0] un5;
wire [1:0] un1_emi_req_os_at_flush_Z;
wire [31:0] ifu_expipe_resp_ireg_vaddr_net_1;
wire [0:0] buff_entry_error_resp_1_1;
wire [31:0] buff_entry_data_resp_1_1;
wire [15:0] buff_entry_data_resp_1_0_Z;
wire [15:3] buff_entry_data_resp_1_2;
wire [0:0] buff_entry_error_resp_1;
wire [15:0] buff_entry_data_resp;
wire [15:0] buff_resp_head_data_resp_compressed_Z;
wire [15:3] un7_buff_resp_head_data_resp_Z;
wire [0:0] un4_buff_resp_head_error_resp_Z;
wire VCC ;
wire buff_entry_addr_req_1_2 ;
wire GND ;
wire buff_entry_addr_req_2_2 ;
wire buff_entry_addr_req_0_2 ;
wire un1_req_count_2_i ;
wire buff_req_rd_ptr5_Z ;
wire buff_req_wr_ptr4_Z ;
wire un1_buff_req_wr_ptr_1 ;
wire ram3_0 ;
wire awe3 ;
wire ram2_0 ;
wire awe2 ;
wire ram1_0 ;
wire awe1 ;
wire ram0_0 ;
wire awe0 ;
wire ram0_17 ;
wire ram0_16 ;
wire ram0_25 ;
wire ram0_24 ;
wire ram0_23 ;
wire ram0_22 ;
wire ram0_21 ;
wire ram0_20 ;
wire ram0_19 ;
wire ram0_18 ;
wire ram0_31 ;
wire ram0_30 ;
wire ram0_29 ;
wire ram0_28 ;
wire ram0_27 ;
wire ram0_26 ;
wire ram1_23 ;
wire ram1_22 ;
wire ram1_21 ;
wire ram1_20 ;
wire ram1_19 ;
wire ram1_18 ;
wire ram1_17 ;
wire ram1_16 ;
wire ram1_30 ;
wire ram1_29 ;
wire ram1_28 ;
wire ram1_27 ;
wire ram1_26 ;
wire ram1_25 ;
wire ram1_24 ;
wire ram1_31 ;
wire ram2_21 ;
wire ram2_20 ;
wire ram2_19 ;
wire ram2_18 ;
wire ram2_17 ;
wire ram2_16 ;
wire ram2_28 ;
wire ram2_27 ;
wire ram2_26 ;
wire ram2_25 ;
wire ram2_24 ;
wire ram2_23 ;
wire ram2_22 ;
wire ram0_3 ;
wire ram0_2 ;
wire ram0_1 ;
wire ram0_0_0 ;
wire ram2_31 ;
wire ram2_30 ;
wire ram2_29 ;
wire ram0_10 ;
wire ram0_8 ;
wire ram0_7 ;
wire ram0_6 ;
wire ram0_5 ;
wire ram0_4 ;
wire ram1_2 ;
wire ram1_1 ;
wire ram1_0_0 ;
wire ram0_15 ;
wire ram0_14 ;
wire ram0_13 ;
wire ram0_12 ;
wire ram0_11 ;
wire ram1_8 ;
wire ram1_7 ;
wire ram1_6 ;
wire ram1_5 ;
wire ram1_4 ;
wire ram1_3 ;
wire ram2_0_0 ;
wire ram1_15 ;
wire ram1_14 ;
wire ram1_13 ;
wire ram1_12 ;
wire ram1_11 ;
wire ram1_10 ;
wire ram2_8 ;
wire ram2_7 ;
wire ram2_6 ;
wire ram2_5 ;
wire ram2_4 ;
wire ram2_3 ;
wire ram2_2 ;
wire ram2_1 ;
wire ram2_15 ;
wire ram2_14 ;
wire ram2_13 ;
wire ram2_12 ;
wire ram2_11 ;
wire ram2_10 ;
wire next_req_fetch_ptr_0_0_cry_1_cy ;
wire next_req_fetch_ptr_0_0_cry_1 ;
wire next_req_fetch_ptr_0_0_cry_2 ;
wire next_req_fetch_ptr_0_0_cry_3 ;
wire next_req_fetch_ptr_0_0_cry_4 ;
wire next_req_fetch_ptr_0_0_cry_5 ;
wire next_req_fetch_ptr_0_0_cry_6 ;
wire next_req_fetch_ptr_0_0_cry_7 ;
wire next_req_fetch_ptr_0_0_cry_8 ;
wire next_req_fetch_ptr_0_0_cry_9 ;
wire next_req_fetch_ptr_0_0_cry_10 ;
wire next_req_fetch_ptr_0_0_cry_11 ;
wire next_req_fetch_ptr_0_0_cry_12 ;
wire next_req_fetch_ptr_0_0_cry_13 ;
wire next_req_fetch_ptr_0_0_cry_14 ;
wire next_req_fetch_ptr_0_0_cry_15 ;
wire next_req_fetch_ptr_0_0_cry_16 ;
wire next_req_fetch_ptr_0_0_cry_17 ;
wire next_req_fetch_ptr_0_0_cry_18 ;
wire next_req_fetch_ptr_0_0_cry_19 ;
wire next_req_fetch_ptr_0_0_cry_20 ;
wire next_req_fetch_ptr_0_0_cry_21 ;
wire next_req_fetch_ptr_0_0_cry_22 ;
wire next_req_fetch_ptr_0_0_cry_23 ;
wire next_req_fetch_ptr_0_0_cry_24 ;
wire next_req_fetch_ptr_0_0_cry_25 ;
wire next_req_fetch_ptr_0_0_cry_26 ;
wire next_req_fetch_ptr_0_0_cry_27 ;
wire N_290 ;
wire req_flush_Z ;
wire alloc_resp_qual_Z ;
wire resp_complete_qual_1 ;
wire emi_req_os_count_at_flush_0_sqmuxa_Z ;
wire wa2 ;
wire req_flush_i_Z ;
wire un23_next_buff_resp_wr_ptr_0_sqmuxa_Z ;
wire N_33 ;
wire N_250_1 ;
wire N_251_1 ;
wire N_244_1 ;
wire N_242_2 ;
wire N_242_1 ;
wire N_243_2 ;
wire N_243_1 ;
wire N_241_1 ;
wire iab_resp_hword_high_only_i_1 ;
wire N_240_2 ;
wire N_240_1 ;
wire un1_next_buff_resp_wr_ptr_1_sqmuxa_Z ;
wire N_34 ;
wire N_251 ;
wire emi_req_os_count_at_flush20_Z ;
wire N_259 ;
wire N_260 ;
wire N_261 ;
wire N_59 ;
wire N_289 ;
wire buff_resp_head_uncompressed_half_i_Z ;
wire resp_complete_qual ;
wire un12_N_6_mux_0 ;
wire un12_N_6_mux ;
wire N_545 ;
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_hword_high_only_req[1]  (
	.Q(buff_entry_hword_high_only_req[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(next_req_is_hword_high_only),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_hword_high_only_req[2]  (
	.Q(buff_entry_hword_high_only_req[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(next_req_is_hword_high_only),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_hword_high_only_req[0]  (
	.Q(buff_entry_hword_high_only_req[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(next_req_is_hword_high_only),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][5]  (
	.Q(buff_entry_addr_req_2_[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[5]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][4]  (
	.Q(buff_entry_addr_req_2_[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[4]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][3]  (
	.Q(buff_entry_addr_req_2_[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[3]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][2]  (
	.Q(buff_entry_addr_req_2_[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[2]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][1]  (
	.Q(buff_entry_addr_req_2_[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(next_req_fetch_ptr[1]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][0]  (
	.Q(buff_entry_addr_req_2_[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(next_req_fetch_ptr[0]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][20]  (
	.Q(buff_entry_addr_req_2_[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[20]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][19]  (
	.Q(buff_entry_addr_req_2_[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[19]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][18]  (
	.Q(buff_entry_addr_req_2_[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[18]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][17]  (
	.Q(buff_entry_addr_req_2_[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[17]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][16]  (
	.Q(buff_entry_addr_req_2_[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[16]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][15]  (
	.Q(buff_entry_addr_req_2_[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[15]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][14]  (
	.Q(buff_entry_addr_req_2_[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[14]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][13]  (
	.Q(buff_entry_addr_req_2_[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[13]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][12]  (
	.Q(buff_entry_addr_req_2_[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[12]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][11]  (
	.Q(buff_entry_addr_req_2_[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[11]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][10]  (
	.Q(buff_entry_addr_req_2_[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[10]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][9]  (
	.Q(buff_entry_addr_req_2_[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[9]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][8]  (
	.Q(buff_entry_addr_req_2_[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[8]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][7]  (
	.Q(buff_entry_addr_req_2_[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[7]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][6]  (
	.Q(buff_entry_addr_req_2_[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[6]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][3]  (
	.Q(buff_entry_addr_req_1_[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[3]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][2]  (
	.Q(buff_entry_addr_req_1_[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[2]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][1]  (
	.Q(buff_entry_addr_req_1_[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(next_req_fetch_ptr[1]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][0]  (
	.Q(buff_entry_addr_req_1_[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(next_req_fetch_ptr[0]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][31]  (
	.Q(buff_entry_addr_req_2__0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[31]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][30]  (
	.Q(buff_entry_addr_req_2_[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[30]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][29]  (
	.Q(buff_entry_addr_req_2_[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[29]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][28]  (
	.Q(buff_entry_addr_req_2_[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[28]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][27]  (
	.Q(buff_entry_addr_req_2_[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[27]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][26]  (
	.Q(buff_entry_addr_req_2_[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[26]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][25]  (
	.Q(buff_entry_addr_req_2_[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[25]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][24]  (
	.Q(buff_entry_addr_req_2_[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[24]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][23]  (
	.Q(buff_entry_addr_req_2_[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[23]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][22]  (
	.Q(buff_entry_addr_req_2_[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[22]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[2].buff_entry_addr_req[2][21]  (
	.Q(buff_entry_addr_req_2_[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[21]),
	.EN(buff_entry_addr_req_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][18]  (
	.Q(buff_entry_addr_req_1_[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[18]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][17]  (
	.Q(buff_entry_addr_req_1_[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[17]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][16]  (
	.Q(buff_entry_addr_req_1_[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[16]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][15]  (
	.Q(buff_entry_addr_req_1_[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[15]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][14]  (
	.Q(buff_entry_addr_req_1_[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[14]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][13]  (
	.Q(buff_entry_addr_req_1_[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[13]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][12]  (
	.Q(buff_entry_addr_req_1_[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[12]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][11]  (
	.Q(buff_entry_addr_req_1_[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[11]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][10]  (
	.Q(buff_entry_addr_req_1_[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[10]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][9]  (
	.Q(buff_entry_addr_req_1_[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[9]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][8]  (
	.Q(buff_entry_addr_req_1_[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[8]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][7]  (
	.Q(buff_entry_addr_req_1_[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[7]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][6]  (
	.Q(buff_entry_addr_req_1_[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[6]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][5]  (
	.Q(buff_entry_addr_req_1_[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[5]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][4]  (
	.Q(buff_entry_addr_req_1_[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[4]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18641
  SLE \buff_resp_rd_ptr_Z[1]  (
	.Q(buff_resp_rd_ptr[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(buff_resp_rd_ptr_4_Z[1]),
	.EN(un1_req_count_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18641
  SLE \buff_resp_rd_ptr_Z[0]  (
	.Q(buff_resp_rd_ptr[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(buff_resp_rd_ptr_4_Z[0]),
	.EN(un1_req_count_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][31]  (
	.Q(buff_entry_addr_req_1_[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[31]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][30]  (
	.Q(buff_entry_addr_req_1_[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[30]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][29]  (
	.Q(buff_entry_addr_req_1_[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[29]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][28]  (
	.Q(buff_entry_addr_req_1_[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[28]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][27]  (
	.Q(buff_entry_addr_req_1_[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[27]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][26]  (
	.Q(buff_entry_addr_req_1_[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[26]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][25]  (
	.Q(buff_entry_addr_req_1_[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[25]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][24]  (
	.Q(buff_entry_addr_req_1_[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[24]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][23]  (
	.Q(buff_entry_addr_req_1_[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[23]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][22]  (
	.Q(buff_entry_addr_req_1_[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[22]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][21]  (
	.Q(buff_entry_addr_req_1_[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[21]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][20]  (
	.Q(buff_entry_addr_req_1_[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[20]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[1].buff_entry_addr_req[1][19]  (
	.Q(buff_entry_addr_req_1_[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[19]),
	.EN(buff_entry_addr_req_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][12]  (
	.Q(buff_entry_addr_req_0_[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[12]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][11]  (
	.Q(buff_entry_addr_req_0_[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[11]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][10]  (
	.Q(buff_entry_addr_req_0_[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[10]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][9]  (
	.Q(buff_entry_addr_req_0_[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[9]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][8]  (
	.Q(buff_entry_addr_req_0_[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[8]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][7]  (
	.Q(buff_entry_addr_req_0_[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[7]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][6]  (
	.Q(buff_entry_addr_req_0_[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[6]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][5]  (
	.Q(buff_entry_addr_req_0_[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[5]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][4]  (
	.Q(buff_entry_addr_req_0_[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[4]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][3]  (
	.Q(buff_entry_addr_req_0_[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[3]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][2]  (
	.Q(buff_entry_addr_req_0_[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[2]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][1]  (
	.Q(buff_entry_addr_req_0_[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(next_req_fetch_ptr[1]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][0]  (
	.Q(buff_entry_addr_req_0_[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(next_req_fetch_ptr[0]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18630
  SLE \buff_req_rd_ptr[1]  (
	.Q(buff_req_rd_ptr_0),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(buff_req_wr_ptr_Z[1]),
	.EN(buff_req_rd_ptr5_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18630
  SLE \buff_req_rd_ptr[0]  (
	.Q(buff_req_rd_ptr_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(buff_req_wr_ptr_Z[0]),
	.EN(buff_req_rd_ptr5_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][27]  (
	.Q(buff_entry_addr_req_0_[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[27]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][26]  (
	.Q(buff_entry_addr_req_0_[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[26]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][25]  (
	.Q(buff_entry_addr_req_0_[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[25]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][24]  (
	.Q(buff_entry_addr_req_0_[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[24]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][23]  (
	.Q(buff_entry_addr_req_0_[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[23]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][22]  (
	.Q(buff_entry_addr_req_0_[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[22]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][21]  (
	.Q(buff_entry_addr_req_0_[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[21]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][20]  (
	.Q(buff_entry_addr_req_0_[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[20]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][19]  (
	.Q(buff_entry_addr_req_0_[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[19]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][18]  (
	.Q(buff_entry_addr_req_0_[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[18]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][17]  (
	.Q(buff_entry_addr_req_0_[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[17]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][16]  (
	.Q(buff_entry_addr_req_0_[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[16]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][15]  (
	.Q(buff_entry_addr_req_0_[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[15]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][14]  (
	.Q(buff_entry_addr_req_0_[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[14]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][13]  (
	.Q(buff_entry_addr_req_0_[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[13]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18664
  SLE \req_count[1]  (
	.Q(un7_iab_readylto1),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_count_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18664
  SLE \req_count[0]  (
	.Q(un7_iab_readylt1),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un12_req_count_iv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18704
  SLE \resp_count_Z[1]  (
	.Q(resp_count[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(resp_count_2_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18704
  SLE \resp_count_Z[0]  (
	.Q(resp_count[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(resp_count_2_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18617
  SLE \buff_resp_wr_ptr[1]  (
	.Q(buff_resp_wr_ptr_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(buff_resp_wr_ptr_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18617
  SLE \buff_resp_wr_ptr[0]  (
	.Q(buff_resp_wr_ptr_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(buff_resp_wr_ptr_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18685
  SLE \emi_req_os_count[1]  (
	.Q(num_emi_req_os[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(emi_req_os_count_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18685
  SLE \emi_req_os_count[0]  (
	.Q(num_emi_req_os[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(emi_req_os_count_RNO_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18608
  SLE \buff_req_wr_ptr[1]  (
	.Q(buff_req_wr_ptr_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(buff_req_wr_ptr_Z[0]),
	.EN(buff_req_wr_ptr4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18608
  SLE \buff_req_wr_ptr[0]  (
	.Q(buff_req_wr_ptr_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_buff_req_wr_ptr_1),
	.EN(buff_req_wr_ptr4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][31]  (
	.Q(buff_entry_addr_req_0_[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[31]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][30]  (
	.Q(buff_entry_addr_req_0_[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[30]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][29]  (
	.Q(buff_entry_addr_req_0_[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[29]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18726
  SLE \gen_buff_loop[0].buff_entry_addr_req[0][28]  (
	.Q(buff_entry_addr_req_0_[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_i_req_addr_net[28]),
	.EN(buff_entry_addr_req_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18769
  SLE \emi_req_os_at_flush[1]  (
	.Q(emi_req_os_at_flush_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un20_emi_req_os_at_flush_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18769
  SLE \emi_req_os_at_flush[0]  (
	.Q(emi_req_os_at_flush_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un20_emi_req_os_at_flush_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram3_[0]  (
	.Q(ram3_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_error_sel),
	.EN(awe3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram2_[0]  (
	.Q(ram2_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_error_sel),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram1_[0]  (
	.Q(ram1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_error_sel),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram0_[0]  (
	.Q(ram0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_error_sel),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[17]  (
	.Q(ram0_17),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[17]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[16]  (
	.Q(ram0_16),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[16]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[25]  (
	.Q(ram0_25),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[25]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[24]  (
	.Q(ram0_24),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[24]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[23]  (
	.Q(ram0_23),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[23]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[22]  (
	.Q(ram0_22),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[22]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[21]  (
	.Q(ram0_21),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[21]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[20]  (
	.Q(ram0_20),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[20]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[19]  (
	.Q(ram0_19),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[19]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[18]  (
	.Q(ram0_18),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[18]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[31]  (
	.Q(ram0_31),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[31]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[30]  (
	.Q(ram0_30),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[30]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[29]  (
	.Q(ram0_29),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[29]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[28]  (
	.Q(ram0_28),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[28]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[27]  (
	.Q(ram0_27),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[27]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[26]  (
	.Q(ram0_26),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[26]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[23]  (
	.Q(ram1_23),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[23]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[22]  (
	.Q(ram1_22),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[22]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[21]  (
	.Q(ram1_21),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[21]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[20]  (
	.Q(ram1_20),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[20]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[19]  (
	.Q(ram1_19),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[19]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[18]  (
	.Q(ram1_18),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[18]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[17]  (
	.Q(ram1_17),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[17]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[16]  (
	.Q(ram1_16),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[16]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[30]  (
	.Q(ram1_30),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[30]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[29]  (
	.Q(ram1_29),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[29]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[28]  (
	.Q(ram1_28),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[28]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[27]  (
	.Q(ram1_27),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[27]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[26]  (
	.Q(ram1_26),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[26]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[25]  (
	.Q(ram1_25),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[25]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[24]  (
	.Q(ram1_24),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[24]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[31]  (
	.Q(ram1_31),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[31]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[21]  (
	.Q(ram2_21),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[21]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[20]  (
	.Q(ram2_20),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[20]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[19]  (
	.Q(ram2_19),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[19]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[18]  (
	.Q(ram2_18),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[18]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[17]  (
	.Q(ram2_17),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[17]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[16]  (
	.Q(ram2_16),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[16]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[28]  (
	.Q(ram2_28),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[28]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[27]  (
	.Q(ram2_27),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[27]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[26]  (
	.Q(ram2_26),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[26]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[25]  (
	.Q(ram2_25),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[25]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[24]  (
	.Q(ram2_24),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[24]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[23]  (
	.Q(ram2_23),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[23]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[22]  (
	.Q(ram2_22),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[22]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[3]  (
	.Q(ram0_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[3]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[2]  (
	.Q(ram0_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[2]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[1]  (
	.Q(ram0_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[1]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[0]  (
	.Q(ram0_0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[0]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[31]  (
	.Q(ram2_31),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[31]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[30]  (
	.Q(ram2_30),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[30]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[29]  (
	.Q(ram2_29),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[29]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[10]  (
	.Q(ram0_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[10]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[9]  (
	.Q(ram0_9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[9]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[8]  (
	.Q(ram0_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[8]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[7]  (
	.Q(ram0_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[7]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[6]  (
	.Q(ram0_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[6]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[5]  (
	.Q(ram0_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[5]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[4]  (
	.Q(ram0_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[4]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[2]  (
	.Q(ram1_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[2]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[1]  (
	.Q(ram1_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[1]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[0]  (
	.Q(ram1_0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[0]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[15]  (
	.Q(ram0_15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[15]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[14]  (
	.Q(ram0_14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[14]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[13]  (
	.Q(ram0_13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[13]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[12]  (
	.Q(ram0_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[12]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[11]  (
	.Q(ram0_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[11]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[9]  (
	.Q(ram1_9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[9]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[8]  (
	.Q(ram1_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[8]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[7]  (
	.Q(ram1_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[7]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[6]  (
	.Q(ram1_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[6]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[5]  (
	.Q(ram1_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[5]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[4]  (
	.Q(ram1_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[4]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[3]  (
	.Q(ram1_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[3]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[0]  (
	.Q(ram2_0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[0]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[15]  (
	.Q(ram1_15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[15]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[14]  (
	.Q(ram1_14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[14]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[13]  (
	.Q(ram1_13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[13]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[12]  (
	.Q(ram1_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[12]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[11]  (
	.Q(ram1_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[11]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[10]  (
	.Q(ram1_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[10]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[8]  (
	.Q(ram2_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[8]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[7]  (
	.Q(ram2_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[7]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[6]  (
	.Q(ram2_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[6]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[5]  (
	.Q(ram2_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[5]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[4]  (
	.Q(ram2_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[4]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[3]  (
	.Q(ram2_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[3]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[2]  (
	.Q(ram2_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[2]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[1]  (
	.Q(ram2_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[1]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[15]  (
	.Q(ram2_15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[15]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[14]  (
	.Q(ram2_14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[14]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[13]  (
	.Q(ram2_13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[13]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[12]  (
	.Q(ram2_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[12]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[11]  (
	.Q(ram2_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[11]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[10]  (
	.Q(ram2_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[10]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:18735
  SLE \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[9]  (
	.Q(ram2_9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_resp_rd_data_sel[9]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIKJOJ21[2]  (
	.FCO(next_req_fetch_ptr_0_0_cry_1_cy),
	.S(buff_entry_addr_req_2__RNIKJOJ21_S[2]),
	.Y(buff_entry_addr_req_2__RNIKJOJ21_Y_0),
	.B(req_fetch_ptr_1[2]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[2]),
	.A(VCC),
	.FCI(VCC)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIKJOJ21[2] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIBAH752[3]  (
	.FCO(next_req_fetch_ptr_0_0_cry_1),
	.S(buff_entry_addr_req_2__RNIBAH752_S_0),
	.Y(buff_entry_addr_req_2__RNIBAH752_Y[3]),
	.B(req_fetch_ptr_1[3]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[3]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_1_cy)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIBAH752[3] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI54AR73[4]  (
	.FCO(next_req_fetch_ptr_0_0_cry_2),
	.S(buff_entry_addr_req_2__RNI54AR73_S_0),
	.Y(buff_entry_addr_req_2__RNI54AR73_Y[4]),
	.B(req_fetch_ptr_1[4]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[4]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_1)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI54AR73[4] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI213FA4[5]  (
	.FCO(next_req_fetch_ptr_0_0_cry_3),
	.S(buff_entry_addr_req_2__RNI213FA4_S_0),
	.Y(buff_entry_addr_req_2__RNI213FA4_Y[5]),
	.B(req_fetch_ptr_1[5]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[5]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_2)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI213FA4[5] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI21S2D5[6]  (
	.FCO(next_req_fetch_ptr_0_0_cry_4),
	.S(buff_entry_addr_req_2__RNI21S2D5_S_0),
	.Y(buff_entry_addr_req_2__RNI21S2D5_Y[6]),
	.B(req_fetch_ptr_1[6]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[6]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_3)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI21S2D5[6] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI54LMF6[7]  (
	.FCO(next_req_fetch_ptr_0_0_cry_5),
	.S(buff_entry_addr_req_2__RNI54LMF6_S_0),
	.Y(buff_entry_addr_req_2__RNI54LMF6_Y[7]),
	.B(req_fetch_ptr_1[7]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[7]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_4)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI54LMF6[7] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIBAEAI7[8]  (
	.FCO(next_req_fetch_ptr_0_0_cry_6),
	.S(buff_entry_addr_req_2__RNIBAEAI7_S_0),
	.Y(buff_entry_addr_req_2__RNIBAEAI7_Y[8]),
	.B(req_fetch_ptr_1[8]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[8]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_5)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIBAEAI7[8] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIKJ7UK8[9]  (
	.FCO(next_req_fetch_ptr_0_0_cry_7),
	.S(buff_entry_addr_req_2__RNIKJ7UK8_S_0),
	.Y(buff_entry_addr_req_2__RNIKJ7UK8_Y[9]),
	.B(req_fetch_ptr_1[9]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[9]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_6)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIKJ7UK8[9] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNILRJNR9[10]  (
	.FCO(next_req_fetch_ptr_0_0_cry_8),
	.S(buff_entry_addr_req_2__RNILRJNR9_S_0),
	.Y(buff_entry_addr_req_2__RNILRJNR9_Y[10]),
	.B(req_fetch_ptr_1[10]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[10]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_7)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNILRJNR9[10] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIP60H2B[11]  (
	.FCO(next_req_fetch_ptr_0_0_cry_9),
	.S(buff_entry_addr_req_2__RNIP60H2B_S_0),
	.Y(buff_entry_addr_req_2__RNIP60H2B_Y[11]),
	.B(req_fetch_ptr_1[11]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[11]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_8)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIP60H2B[11] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI0LCA9C[12]  (
	.FCO(next_req_fetch_ptr_0_0_cry_10),
	.S(buff_entry_addr_req_2__RNI0LCA9C_S_0),
	.Y(buff_entry_addr_req_2__RNI0LCA9C_Y[12]),
	.B(req_fetch_ptr_1[12]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[12]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_9)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI0LCA9C[12] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIA6P3GD[13]  (
	.FCO(next_req_fetch_ptr_0_0_cry_11),
	.S(buff_entry_addr_req_2__RNIA6P3GD_S_0),
	.Y(buff_entry_addr_req_2__RNIA6P3GD_Y[13]),
	.B(req_fetch_ptr_1[13]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[13]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_10)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIA6P3GD[13] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNINQ5TME[14]  (
	.FCO(next_req_fetch_ptr_0_0_cry_12),
	.S(buff_entry_addr_req_2__RNINQ5TME_S_0),
	.Y(buff_entry_addr_req_2__RNINQ5TME_Y[14]),
	.B(req_fetch_ptr_1[14]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[14]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_11)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNINQ5TME[14] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI7IIMTF[15]  (
	.FCO(next_req_fetch_ptr_0_0_cry_13),
	.S(buff_entry_addr_req_2__RNI7IIMTF_S_0),
	.Y(buff_entry_addr_req_2__RNI7IIMTF_Y[15]),
	.B(req_fetch_ptr_1[15]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[15]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_12)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI7IIMTF[15] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIQCVF4H[16]  (
	.FCO(next_req_fetch_ptr_0_0_cry_14),
	.S(buff_entry_addr_req_2__RNIQCVF4H_S_0),
	.Y(buff_entry_addr_req_2__RNIQCVF4H_Y[16]),
	.B(req_fetch_ptr_1[16]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[16]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_13)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIQCVF4H[16] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIGAC9BI[17]  (
	.FCO(next_req_fetch_ptr_0_0_cry_15),
	.S(buff_entry_addr_req_2__RNIGAC9BI_S_0),
	.Y(buff_entry_addr_req_2__RNIGAC9BI_Y[17]),
	.B(req_fetch_ptr_1[17]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[17]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_14)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIGAC9BI[17] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI9BP2IJ[18]  (
	.FCO(next_req_fetch_ptr_0_0_cry_16),
	.S(buff_entry_addr_req_2__RNI9BP2IJ_S_0),
	.Y(buff_entry_addr_req_2__RNI9BP2IJ_Y[18]),
	.B(req_fetch_ptr_1[18]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[18]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_15)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI9BP2IJ[18] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI5F6SOK[19]  (
	.FCO(next_req_fetch_ptr_0_0_cry_17),
	.S(buff_entry_addr_req_2__RNI5F6SOK_S_0),
	.Y(buff_entry_addr_req_2__RNI5F6SOK_Y[19]),
	.B(req_fetch_ptr_1[19]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[19]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_16)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI5F6SOK[19] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI9TLLVL[20]  (
	.FCO(next_req_fetch_ptr_0_0_cry_18),
	.S(buff_entry_addr_req_2__RNI9TLLVL_S_0),
	.Y(buff_entry_addr_req_2__RNI9TLLVL_Y[20]),
	.B(req_fetch_ptr_1[20]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[20]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_17)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI9TLLVL[20] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIGE5F6N[21]  (
	.FCO(next_req_fetch_ptr_0_0_cry_19),
	.S(buff_entry_addr_req_2__RNIGE5F6N_S_0),
	.Y(buff_entry_addr_req_2__RNIGE5F6N_Y[21]),
	.B(req_fetch_ptr_1[21]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[21]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_18)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIGE5F6N[21] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIQ2L8DO[22]  (
	.FCO(next_req_fetch_ptr_0_0_cry_20),
	.S(buff_entry_addr_req_2__RNIQ2L8DO_S_0),
	.Y(buff_entry_addr_req_2__RNIQ2L8DO_Y[22]),
	.B(req_fetch_ptr_1[22]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[22]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_19)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIQ2L8DO[22] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI7Q42KP[23]  (
	.FCO(next_req_fetch_ptr_0_0_cry_21),
	.S(buff_entry_addr_req_2__RNI7Q42KP_S_0),
	.Y(buff_entry_addr_req_2__RNI7Q42KP_Y[23]),
	.B(req_fetch_ptr_1[23]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[23]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_20)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI7Q42KP[23] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNINKKRQQ[24]  (
	.FCO(next_req_fetch_ptr_0_0_cry_22),
	.S(buff_entry_addr_req_2__RNINKKRQQ_S_0),
	.Y(buff_entry_addr_req_2__RNINKKRQQ_Y[24]),
	.B(req_fetch_ptr_1[24]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[24]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_21)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNINKKRQQ[24] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIAI4L1S[25]  (
	.FCO(next_req_fetch_ptr_0_0_cry_23),
	.S(buff_entry_addr_req_2__RNIAI4L1S_S_0),
	.Y(buff_entry_addr_req_2__RNIAI4L1S_Y[25]),
	.B(req_fetch_ptr_1[25]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[25]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_22)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIAI4L1S[25] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI0JKE8T[26]  (
	.FCO(next_req_fetch_ptr_0_0_cry_24),
	.S(buff_entry_addr_req_2__RNI0JKE8T_S_0),
	.Y(buff_entry_addr_req_2__RNI0JKE8T_Y[26]),
	.B(req_fetch_ptr_1[26]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[26]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_23)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI0JKE8T[26] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIPM48FU[27]  (
	.FCO(next_req_fetch_ptr_0_0_cry_25),
	.S(buff_entry_addr_req_2__RNIPM48FU_S_0),
	.Y(buff_entry_addr_req_2__RNIPM48FU_Y[27]),
	.B(req_fetch_ptr_1[27]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[27]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_24)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIPM48FU[27] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNILTK1MV[28]  (
	.FCO(next_req_fetch_ptr_0_0_cry_26),
	.S(buff_entry_addr_req_2__RNILTK1MV_S_0),
	.Y(buff_entry_addr_req_2__RNILTK1MV_Y[28]),
	.B(req_fetch_ptr_1[28]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[28]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_25)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNILTK1MV[28] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIK75RS01[29]  (
	.FCO(next_req_fetch_ptr_0_0_cry_27),
	.S(buff_entry_addr_req_2__RNIK75RS01_S_0),
	.Y(buff_entry_addr_req_2__RNIK75RS01_Y[29]),
	.B(req_fetch_ptr_1[29]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[29]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_26)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIK75RS01[29] .INIT=20'h4EA00;
// @29:12143
  ARI1 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIRRNK321[30]  (
	.FCO(next_req_fetch_ptr_0_0_cry_28),
	.S(buff_entry_addr_req_2__RNIRRNK321_S_0),
	.Y(buff_entry_addr_req_2__RNIRRNK321_Y[30]),
	.B(req_fetch_ptr_1[30]),
	.C(buff_req_rd_ptr_0),
	.D(buff_entry_addr_req_2_[30]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_27)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIRRNK321[30] .INIT=20'h4EA00;
// @29:18735
  ARI1 \gen_buff_loop[0].buff_entry_error_resp.ramout_3_1_0_wmux_0[0]  (
	.FCO(ramout_3_1_0_co1[0]),
	.S(ramout_3_1_0_wmux_0_S[0]),
	.Y(buff_entry_error_resp[0]),
	.B(buff_resp_rd_ptr[1]),
	.C(ram2_0),
	.D(ram3_0),
	.A(ramout_3_1_0_y0[0]),
	.FCI(ramout_3_1_0_co0[0])
);
defparam \gen_buff_loop[0].buff_entry_error_resp.ramout_3_1_0_wmux_0[0] .INIT=20'h0F588;
// @29:18735
  ARI1 \gen_buff_loop[0].buff_entry_error_resp.ramout_3_1_0_wmux[0]  (
	.FCO(ramout_3_1_0_co0[0]),
	.S(ramout_3_1_0_wmux_S[0]),
	.Y(ramout_3_1_0_y0[0]),
	.B(buff_resp_rd_ptr[1]),
	.C(ram0_0),
	.D(ram1_0),
	.A(buff_resp_rd_ptr[0]),
	.FCI(VCC)
);
defparam \gen_buff_loop[0].buff_entry_error_resp.ramout_3_1_0_wmux[0] .INIT=20'h0FA44;
// @29:18790
  CFG4 buff_resp_head_uncompressed_full_0 (
	.A(buff_entry_data_resp_1[1]),
	.B(buff_entry_data_resp_1[0]),
	.C(N_284),
	.D(N_290),
	.Y(iab_head_uncompressed_full)
);
defparam buff_resp_head_uncompressed_full_0.INIT=16'hFF80;
// @29:18709
  CFG3 \resp_count_2[1]  (
	.A(req_flush_Z),
	.B(resp_count_2_1_Z[1]),
	.C(resp_count[1]),
	.Y(resp_count_2_Z[1])
);
defparam \resp_count_2[1] .INIT=8'h14;
// @29:18709
  CFG4 \resp_count_2_1[1]  (
	.A(resp_count[0]),
	.B(alloc_resp_qual_Z),
	.C(resp_complete_qual_1),
	.D(ifu_expipe_resp_ready_net),
	.Y(resp_count_2_1_Z[1])
);
defparam \resp_count_2_1[1] .INIT=16'h1888;
// @29:18774
  CFG3 \un20_emi_req_os_at_flush[0]  (
	.A(un5[0]),
	.B(emi_req_os_count_at_flush_0_sqmuxa_Z),
	.C(un1_emi_req_os_at_flush_Z[0]),
	.Y(un20_emi_req_os_at_flush_Z[0])
);
defparam \un20_emi_req_os_at_flush[0] .INIT=8'hD2;
// @29:11924
  CFG4 \buff_curr_fetch_ptr_1_RNI7TMJS[0]  (
	.A(req_fetch_ptr_1[0]),
	.B(un5_fetch_ptr_sel_i),
	.C(buff_entry_addr_req_2_[0]),
	.D(buff_req_rd_ptr_0),
	.Y(next_req_fetch_ptr[0])
);
defparam \buff_curr_fetch_ptr_1_RNI7TMJS[0] .INIT=16'hC888;
// @28:777
  CFG2 buff_empty (
	.A(un7_iab_readylt1),
	.B(un7_iab_readylto1),
	.Y(iab_req_empty)
);
defparam buff_empty.INIT=4'h1;
// @29:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp.awe2  (
	.A(alloc_resp_qual_Z),
	.B(wa2),
	.Y(awe2)
);
defparam \gen_buff_loop[0].buff_entry_data_resp.awe2 .INIT=4'h8;
// @29:18613
  CFG2 buff_req_wr_ptr4 (
	.A(ifu_emi_req_accepted),
	.B(ifu_expipe_req_flush),
	.Y(buff_req_wr_ptr4_Z)
);
defparam buff_req_wr_ptr4.INIT=4'h2;
// @29:12302
  CFG2 \resp_count_RNIAM1JI[0]  (
	.A(N_225_i),
	.B(cpu_i_resp_valid_sel),
	.Y(N_230)
);
defparam \resp_count_RNIAM1JI[0] .INIT=4'h7;
// @28:777
  CFG2 buff_resp_empty (
	.A(resp_count[1]),
	.B(resp_count[0]),
	.Y(iab_resp_empty)
);
defparam buff_resp_empty.INIT=4'h1;
// @29:18597
  CFG2 un10_next_buff_resp_wr_ptr (
	.A(buff_resp_wr_ptr_Z[0]),
	.B(buff_resp_wr_ptr_Z[1]),
	.Y(wa2)
);
defparam un10_next_buff_resp_wr_ptr.INIT=4'h4;
// @28:777
  CFG2 \gen_buff_loop[0].un1_buff_req_wr_ptr_1  (
	.A(buff_req_wr_ptr_Z[0]),
	.B(buff_req_wr_ptr_Z[1]),
	.Y(un1_buff_req_wr_ptr_1)
);
defparam \gen_buff_loop[0].un1_buff_req_wr_ptr_1 .INIT=4'h1;
// @28:777
  CFG2 no_flush_req_os (
	.A(emi_req_os_at_flush_Z[0]),
	.B(emi_req_os_at_flush_Z[1]),
	.Y(no_flush_req_os_1z)
);
defparam no_flush_req_os.INIT=4'h1;
// @29:18594
  CFG2 req_flush (
	.A(ifu_expipe_req_branch_excpt_req_valid_net),
	.B(ifu_expipe_req_flush),
	.Y(req_flush_Z)
);
defparam req_flush.INIT=4'hE;
// @29:12143
  CFG3 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIKQR2801[28]  (
	.A(un5_fetch_ptr_sel_i),
	.B(buff_entry_addr_req_2__RNILTK1MV_S_0),
	.C(cpu_d_req_addr_net_21),
	.Y(N_85)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIKQR2801[28] .INIT=8'hD8;
// @29:12143
  CFG3 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIIDRSCR[24]  (
	.A(un5_fetch_ptr_sel_i),
	.B(buff_entry_addr_req_2__RNINKKRQQ_S_0),
	.C(cpu_d_req_addr_net_17),
	.Y(N_81)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIIDRSCR[24] .INIT=8'hD8;
// @29:12143
  CFG3 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI1IB36Q[23]  (
	.A(un5_fetch_ptr_sel_i),
	.B(buff_entry_addr_req_2__RNI7Q42KP_S_0),
	.C(cpu_d_req_addr_net_16),
	.Y(N_80)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI1IB36Q[23] .INIT=8'hD8;
// @29:12143
  CFG3 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI0ISMHM[20]  (
	.A(un5_fetch_ptr_sel_i),
	.B(buff_entry_addr_req_2__RNI9TLLVL_S_0),
	.C(cpu_d_req_addr_net_13),
	.Y(N_77)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI0ISMHM[20] .INIT=8'hD8;
// @29:12143
  CFG3 \gen_buff_loop[2].buff_entry_addr_req[2]_RNID4IATI[17]  (
	.A(un5_fetch_ptr_sel_i),
	.B(buff_entry_addr_req_2__RNIGAC9BI_S_0),
	.C(cpu_d_req_addr_net_10),
	.Y(N_74)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNID4IATI[17] .INIT=8'hD8;
// @29:12143
  CFG3 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI3SU42E[13]  (
	.A(un5_fetch_ptr_sel_i),
	.B(buff_entry_addr_req_2__RNIA6P3GD_S_0),
	.C(cpu_d_req_addr_net_6),
	.Y(N_70)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI3SU42E[13] .INIT=8'hD8;
// @29:12143
  CFG3 \gen_buff_loop[2].buff_entry_addr_req[2]_RNI2L36B9[9]  (
	.A(un5_fetch_ptr_sel_i),
	.B(buff_entry_addr_req_2__RNIKJ7UK8_S_0),
	.C(cpu_d_req_addr_net_2),
	.Y(N_66)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNI2L36B9[9] .INIT=8'hD8;
// @29:12143
  CFG3 \gen_buff_loop[2].buff_entry_addr_req[2]_RNIH3HU57[7]  (
	.A(un5_fetch_ptr_sel_i),
	.B(buff_entry_addr_req_2__RNI54LMF6_S_0),
	.C(cpu_d_req_addr_net_0),
	.Y(N_64)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]_RNIH3HU57[7] .INIT=8'hD8;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.awe0  (
	.A(buff_resp_wr_ptr_Z[1]),
	.B(buff_resp_wr_ptr_Z[0]),
	.C(alloc_resp_qual_Z),
	.Y(awe0)
);
defparam \gen_buff_loop[0].buff_entry_data_resp.awe0 .INIT=8'h10;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.awe1  (
	.A(buff_resp_wr_ptr_Z[1]),
	.B(buff_resp_wr_ptr_Z[0]),
	.C(alloc_resp_qual_Z),
	.Y(awe1)
);
defparam \gen_buff_loop[0].buff_entry_data_resp.awe1 .INIT=8'h40;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram3__RNO[0]  (
	.A(buff_resp_wr_ptr_Z[1]),
	.B(buff_resp_wr_ptr_Z[0]),
	.C(alloc_resp_qual_Z),
	.Y(awe3)
);
defparam \gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram3__RNO[0] .INIT=8'h80;
// @29:18588
  CFG2 req_flush_i (
	.A(ifu_expipe_req_branch_excpt_req_valid_net),
	.B(ifu_expipe_req_flush),
	.Y(req_flush_i_Z)
);
defparam req_flush_i.INIT=4'h1;
// @29:18635
  CFG2 buff_req_rd_ptr5 (
	.A(ifu_emi_req_accepted),
	.B(req_flush_Z),
	.Y(buff_req_rd_ptr5_Z)
);
defparam buff_req_rd_ptr5.INIT=4'hE;
// @29:18587
  CFG3 un23_next_buff_resp_wr_ptr_0_sqmuxa (
	.A(alloc_resp_qual_Z),
	.B(req_flush_i_Z),
	.C(wa2),
	.Y(un23_next_buff_resp_wr_ptr_0_sqmuxa_Z)
);
defparam un23_next_buff_resp_wr_ptr_0_sqmuxa.INIT=8'h80;
// @29:18599
  CFG3 \buff_resp_wr_ptr_4_RNO[0]  (
	.A(alloc_resp_qual_Z),
	.B(ifu_expipe_req_branch_excpt_req_valid_net),
	.C(buff_resp_wr_ptr_Z[0]),
	.Y(N_33)
);
defparam \buff_resp_wr_ptr_4_RNO[0] .INIT=8'h1E;
// @29:18643
  CFG4 \buff_resp_rd_ptr_4[1]  (
	.A(buff_req_wr_ptr_Z[1]),
	.B(buff_resp_rd_ptr[0]),
	.C(buff_resp_rd_ptr[1]),
	.D(req_flush_Z),
	.Y(buff_resp_rd_ptr_4_Z[1])
);
defparam \buff_resp_rd_ptr_4[1] .INIT=16'hAA0C;
// @29:18643
  CFG4 \buff_resp_rd_ptr_4[0]  (
	.A(buff_req_wr_ptr_Z[0]),
	.B(buff_resp_rd_ptr[0]),
	.C(buff_resp_rd_ptr[1]),
	.D(req_flush_Z),
	.Y(buff_resp_rd_ptr_4_Z[0])
);
defparam \buff_resp_rd_ptr_4[0] .INIT=16'hAA03;
// @29:18774
  CFG4 \un1_emi_req_os_at_flush[0]  (
	.A(emi_req_os_at_flush_Z[0]),
	.B(num_emi_req_os[0]),
	.C(ifu_expipe_req_flush),
	.D(ifu_expipe_req_branch_excpt_req_valid_net),
	.Y(un1_emi_req_os_at_flush_Z[0])
);
defparam \un1_emi_req_os_at_flush[0] .INIT=16'hCCCA;
// @29:18774
  CFG4 \un1_emi_req_os_at_flush[1]  (
	.A(emi_req_os_at_flush_Z[1]),
	.B(num_emi_req_os[1]),
	.C(ifu_expipe_req_flush),
	.D(ifu_expipe_req_branch_excpt_req_valid_net),
	.Y(un1_emi_req_os_at_flush_Z[1])
);
defparam \un1_emi_req_os_at_flush[1] .INIT=16'hCCCA;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIH3GPQ[23]  (
	.A(buff_entry_addr_req_0_[23]),
	.B(buff_entry_addr_req_1_[23]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[23])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIH3GPQ[23] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[0].buff_entry_addr_req[0]_RNIN40HP[8]  (
	.A(buff_entry_addr_req_0_[8]),
	.B(buff_entry_addr_req_1_[8]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[8])
);
defparam \gen_buff_loop[0].buff_entry_addr_req[0]_RNIN40HP[8] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIDVFPQ[21]  (
	.A(buff_entry_addr_req_0_[21]),
	.B(buff_entry_addr_req_1_[21]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[21])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIDVFPQ[21] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIBTFPQ[20]  (
	.A(buff_entry_addr_req_0_[20]),
	.B(buff_entry_addr_req_1_[20]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[20])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIBTFPQ[20] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIRBEPQ[19]  (
	.A(buff_entry_addr_req_0_[19]),
	.B(buff_entry_addr_req_1_[19]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[19])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIRBEPQ[19] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIF1GPQ[22]  (
	.A(buff_entry_addr_req_0_[22]),
	.B(buff_entry_addr_req_1_[22]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[22])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIF1GPQ[22] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[9]  (
	.A(buff_entry_addr_req_0_[9]),
	.B(buff_entry_addr_req_1_[9]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[9])
);
defparam \buff_resp_head_addr_1[9] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIL7GPQ[25]  (
	.A(buff_entry_addr_req_0_[25]),
	.B(buff_entry_addr_req_1_[25]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[25])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIL7GPQ[25] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_error_resp_1.ramout_2_1[0]  (
	.A(ram1_0),
	.B(ram2_0),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_error_resp_1_1[0])
);
defparam \gen_buff_loop[0].buff_entry_error_resp_1.ramout_2_1[0] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIUR8RD[22]  (
	.A(ram0_22),
	.B(ram1_22),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[22])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIUR8RD[22] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[17]  (
	.A(buff_entry_addr_req_0_[17]),
	.B(buff_entry_addr_req_1_[17]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[17])
);
defparam \buff_resp_head_addr_1[17] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIL5EPQ[16]  (
	.A(buff_entry_addr_req_0_[16]),
	.B(buff_entry_addr_req_1_[16]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[16])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIL5EPQ[16] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[13]  (
	.A(buff_entry_addr_req_0_[13]),
	.B(buff_entry_addr_req_1_[13]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[13])
);
defparam \buff_resp_head_addr_1[13] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIF3IPQ[31]  (
	.A(buff_entry_addr_req_0_[31]),
	.B(buff_entry_addr_req_1_[31]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1_0)
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIF3IPQ[31] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNID1IPQ[30]  (
	.A(buff_entry_addr_req_0_[30]),
	.B(buff_entry_addr_req_1_[30]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[30])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNID1IPQ[30] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI429RD[25]  (
	.A(ram0_25),
	.B(ram1_25),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[25])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI429RD[25] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[27]  (
	.A(buff_entry_addr_req_0_[27]),
	.B(buff_entry_addr_req_1_[27]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[27])
);
defparam \buff_resp_head_addr_1[27] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNI9PDPQ[10]  (
	.A(buff_entry_addr_req_0_[10]),
	.B(buff_entry_addr_req_1_[10]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[10])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNI9PDPQ[10] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIDTDPQ[12]  (
	.A(buff_entry_addr_req_0_[12]),
	.B(buff_entry_addr_req_1_[12]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[12])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIDTDPQ[12] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI2C7MB[5]  (
	.A(ram1_5),
	.B(ram2_5),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(N_250_1)
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI2C7MB[5] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI0A7MB[4]  (
	.A(ram1_4),
	.B(ram2_4),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(N_251_1)
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI0A7MB[4] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[24]  (
	.A(buff_entry_addr_req_0_[24]),
	.B(buff_entry_addr_req_1_[24]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[24])
);
defparam \buff_resp_head_addr_1[24] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[28]  (
	.A(buff_entry_addr_req_0_[28]),
	.B(buff_entry_addr_req_1_[28]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[28])
);
defparam \buff_resp_head_addr_1[28] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_1[2]  (
	.A(ram0_2),
	.B(ram1_2),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(N_244_1)
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_1[2] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIU77MB[3]  (
	.A(ram1_3),
	.B(ram2_3),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_0_Z[3])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIU77MB[3] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[0].buff_entry_addr_req[0]_RNIP60HP[9]  (
	.A(buff_entry_addr_req_0_[9]),
	.B(buff_entry_addr_req_1_[9]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[9])
);
defparam \gen_buff_loop[0].buff_entry_addr_req[0]_RNIP60HP[9] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[21]  (
	.A(buff_entry_addr_req_0_[21]),
	.B(buff_entry_addr_req_1_[21]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[21])
);
defparam \buff_resp_head_addr_1[21] .INIT=16'h0C0A;
// @29:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_2[10]  (
	.A(buff_resp_rd_ptr[1]),
	.B(ram2_10),
	.Y(N_242_2)
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_2[10] .INIT=4'h8;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_1[10]  (
	.A(ram0_10),
	.B(ram1_10),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(N_242_1)
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_1[10] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[18]  (
	.A(buff_entry_addr_req_0_[18]),
	.B(buff_entry_addr_req_1_[18]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[18])
);
defparam \buff_resp_head_addr_1[18] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[5]  (
	.A(buff_entry_addr_req_0_[5]),
	.B(buff_entry_addr_req_1_[5]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[5])
);
defparam \buff_resp_head_addr_1[5] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[11]  (
	.A(buff_entry_addr_req_0_[11]),
	.B(buff_entry_addr_req_1_[11]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[11])
);
defparam \buff_resp_head_addr_1[11] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIRDGPQ[28]  (
	.A(buff_entry_addr_req_0_[28]),
	.B(buff_entry_addr_req_1_[28]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[28])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIRDGPQ[28] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[12]  (
	.A(buff_entry_addr_req_0_[12]),
	.B(buff_entry_addr_req_1_[12]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[12])
);
defparam \buff_resp_head_addr_1[12] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[22]  (
	.A(buff_entry_addr_req_0_[22]),
	.B(buff_entry_addr_req_1_[22]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[22])
);
defparam \buff_resp_head_addr_1[22] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[16]  (
	.A(buff_entry_addr_req_0_[16]),
	.B(buff_entry_addr_req_1_[16]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[16])
);
defparam \buff_resp_head_addr_1[16] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[23]  (
	.A(buff_entry_addr_req_0_[23]),
	.B(buff_entry_addr_req_1_[23]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[23])
);
defparam \buff_resp_head_addr_1[23] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIH1EPQ[14]  (
	.A(buff_entry_addr_req_0_[14]),
	.B(buff_entry_addr_req_1_[14]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[14])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIH1EPQ[14] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIFVDPQ[13]  (
	.A(buff_entry_addr_req_0_[13]),
	.B(buff_entry_addr_req_1_[13]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[13])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIFVDPQ[13] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIJ3EPQ[15]  (
	.A(buff_entry_addr_req_0_[15]),
	.B(buff_entry_addr_req_1_[15]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[15])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIJ3EPQ[15] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[14]  (
	.A(buff_entry_addr_req_0_[14]),
	.B(buff_entry_addr_req_1_[14]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[14])
);
defparam \buff_resp_head_addr_1[14] .INIT=16'h0C0A;
// @29:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_2[8]  (
	.A(buff_resp_rd_ptr[1]),
	.B(ram2_8),
	.Y(N_243_2)
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_2[8] .INIT=4'h8;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_1[8]  (
	.A(ram0_8),
	.B(ram1_8),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(N_243_1)
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_1[8] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[10]  (
	.A(buff_entry_addr_req_0_[10]),
	.B(buff_entry_addr_req_1_[10]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[10])
);
defparam \buff_resp_head_addr_1[10] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[8]  (
	.A(buff_entry_addr_req_0_[8]),
	.B(buff_entry_addr_req_1_[8]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[8])
);
defparam \buff_resp_head_addr_1[8] .INIT=16'h0C0A;
// @29:18747
  CFG4 \buff_curr_fetch_ptr_1[1]  (
	.A(buff_entry_addr_req_0_[1]),
	.B(buff_entry_addr_req_1_[1]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[1])
);
defparam \buff_curr_fetch_ptr_1[1] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[6]  (
	.A(buff_entry_addr_req_0_[6]),
	.B(buff_entry_addr_req_1_[6]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[6])
);
defparam \buff_resp_head_addr_1[6] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[0].buff_entry_addr_req[0]_RNIBOVGP[2]  (
	.A(buff_entry_addr_req_0_[2]),
	.B(buff_entry_addr_req_1_[2]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[2])
);
defparam \gen_buff_loop[0].buff_entry_addr_req[0]_RNIBOVGP[2] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[29]  (
	.A(buff_entry_addr_req_0_[29]),
	.B(buff_entry_addr_req_1_[29]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[29])
);
defparam \buff_resp_head_addr_1[29] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[0].buff_entry_addr_req[0]_RNIHUVGP[5]  (
	.A(buff_entry_addr_req_0_[5]),
	.B(buff_entry_addr_req_1_[5]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[5])
);
defparam \gen_buff_loop[0].buff_entry_addr_req[0]_RNIHUVGP[5] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[0].buff_entry_addr_req[0]_RNIL20HP[7]  (
	.A(buff_entry_addr_req_0_[7]),
	.B(buff_entry_addr_req_1_[7]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[7])
);
defparam \gen_buff_loop[0].buff_entry_addr_req[0]_RNIL20HP[7] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[31]  (
	.A(buff_entry_addr_req_0_[31]),
	.B(buff_entry_addr_req_1_[31]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[31])
);
defparam \buff_resp_head_addr_1[31] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[2]  (
	.A(buff_entry_addr_req_0_[2]),
	.B(buff_entry_addr_req_1_[2]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[2])
);
defparam \buff_resp_head_addr_1[2] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIP9EPQ[18]  (
	.A(buff_entry_addr_req_0_[18]),
	.B(buff_entry_addr_req_1_[18]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[18])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIP9EPQ[18] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIN7EPQ[17]  (
	.A(buff_entry_addr_req_0_[17]),
	.B(buff_entry_addr_req_1_[17]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[17])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIN7EPQ[17] .INIT=16'h0C0A;
// @29:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[5]  (
	.A(buff_resp_rd_ptr[1]),
	.B(ram2_5),
	.Y(buff_entry_data_resp_1_2[5])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[5] .INIT=4'h8;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[5]  (
	.A(ram0_5),
	.B(ram1_5),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[5])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[5] .INIT=16'h0C0A;
// @29:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[4]  (
	.A(buff_resp_rd_ptr[1]),
	.B(ram2_4),
	.Y(buff_entry_data_resp_1_2[4])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[4] .INIT=4'h8;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[4]  (
	.A(ram0_4),
	.B(ram1_4),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[4])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[4] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[1]  (
	.A(ram0_1),
	.B(ram1_1),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[1])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[1] .INIT=16'h0C0A;
// @29:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[7]  (
	.A(buff_resp_rd_ptr[1]),
	.B(ram2_7),
	.Y(buff_entry_data_resp_1_2[7])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[7] .INIT=4'h8;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[7]  (
	.A(ram0_7),
	.B(ram1_7),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[7])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[7] .INIT=16'h0C0A;
// @29:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[6]  (
	.A(buff_resp_rd_ptr[1]),
	.B(ram2_6),
	.Y(buff_entry_data_resp_1_2[6])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[6] .INIT=4'h8;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[6]  (
	.A(ram0_6),
	.B(ram1_6),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[6])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[6] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNISP8RD[21]  (
	.A(ram0_21),
	.B(ram1_21),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[21])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNISP8RD[21] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI869RD[27]  (
	.A(ram0_27),
	.B(ram1_27),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[27])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI869RD[27] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIUTARD[31]  (
	.A(ram0_31),
	.B(ram1_31),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[31])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIUTARD[31] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNISRARD[30]  (
	.A(ram0_30),
	.B(ram1_30),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[30])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNISRARD[30] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNICA9RD[29]  (
	.A(ram0_29),
	.B(ram1_29),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[29])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNICA9RD[29] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[0].buff_entry_addr_req[0]_RNIDQVGP[3]  (
	.A(buff_entry_addr_req_0_[3]),
	.B(buff_entry_addr_req_1_[3]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[3])
);
defparam \gen_buff_loop[0].buff_entry_addr_req[0]_RNIDQVGP[3] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[3]  (
	.A(buff_entry_addr_req_0_[3]),
	.B(buff_entry_addr_req_1_[3]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[3])
);
defparam \buff_resp_head_addr_1[3] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIA67RD[19]  (
	.A(ram0_19),
	.B(ram1_19),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[19])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIA67RD[19] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[26]  (
	.A(buff_entry_addr_req_0_[26]),
	.B(buff_entry_addr_req_1_[26]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[26])
);
defparam \buff_resp_head_addr_1[26] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[25]  (
	.A(buff_entry_addr_req_0_[25]),
	.B(buff_entry_addr_req_1_[25]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[25])
);
defparam \buff_resp_head_addr_1[25] .INIT=16'h0C0A;
// @29:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[3]  (
	.A(buff_resp_rd_ptr[1]),
	.B(ram2_3),
	.Y(buff_entry_data_resp_1_2[3])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[3] .INIT=4'h8;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[3]  (
	.A(ram0_3),
	.B(ram1_3),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[3])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[3] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIS57MB[2]  (
	.A(ram1_2),
	.B(ram2_2),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1[2])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIS57MB[2] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_1[11]  (
	.A(ram0_11),
	.B(ram1_11),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(N_241_1)
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_1[11] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI209RD[24]  (
	.A(ram0_24),
	.B(ram1_24),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[24])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI209RD[24] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[0]  (
	.A(buff_entry_addr_req_0_[0]),
	.B(buff_entry_addr_req_1_[0]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[0])
);
defparam \buff_resp_head_addr_1[0] .INIT=16'h0C0A;
// @29:18747
  CFG4 \buff_curr_fetch_ptr_1[0]  (
	.A(buff_entry_addr_req_0_[0]),
	.B(buff_entry_addr_req_1_[0]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[0])
);
defparam \buff_curr_fetch_ptr_1[0] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[20]  (
	.A(buff_entry_addr_req_0_[20]),
	.B(buff_entry_addr_req_1_[20]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[20])
);
defparam \buff_resp_head_addr_1[20] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[4]  (
	.A(buff_entry_addr_req_0_[4]),
	.B(buff_entry_addr_req_1_[4]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[4])
);
defparam \buff_resp_head_addr_1[4] .INIT=16'h0C0A;
// @29:18814
  CFG4 buff_resp_head_hword_high_only_u_1_0 (
	.A(buff_entry_hword_high_only_req[0]),
	.B(buff_entry_hword_high_only_req[1]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(iab_resp_hword_high_only_i_1)
);
defparam buff_resp_head_hword_high_only_u_1_0.INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIBRDPQ[11]  (
	.A(buff_entry_addr_req_0_[11]),
	.B(buff_entry_addr_req_1_[11]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[11])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIBRDPQ[11] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[30]  (
	.A(buff_entry_addr_req_0_[30]),
	.B(buff_entry_addr_req_1_[30]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[30])
);
defparam \buff_resp_head_addr_1[30] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIQJ5DA[10]  (
	.A(ram1_10),
	.B(ram2_10),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1[10])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIQJ5DA[10] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI4U5DA[15]  (
	.A(ram1_15),
	.B(ram2_15),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_0_Z[15])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI4U5DA[15] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[15]  (
	.A(buff_entry_addr_req_0_[15]),
	.B(buff_entry_addr_req_1_[15]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[15])
);
defparam \buff_resp_head_addr_1[15] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[0].buff_entry_addr_req[0]_RNIFSVGP[4]  (
	.A(buff_entry_addr_req_0_[4]),
	.B(buff_entry_addr_req_1_[4]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[4])
);
defparam \gen_buff_loop[0].buff_entry_addr_req[0]_RNIFSVGP[4] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[0].buff_entry_addr_req[0]_RNIJ00HP[6]  (
	.A(buff_entry_addr_req_0_[6]),
	.B(buff_entry_addr_req_1_[6]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[6])
);
defparam \gen_buff_loop[0].buff_entry_addr_req[0]_RNIJ00HP[6] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[19]  (
	.A(buff_entry_addr_req_0_[19]),
	.B(buff_entry_addr_req_1_[19]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[19])
);
defparam \buff_resp_head_addr_1[19] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[0]  (
	.A(ram0_0_0),
	.B(ram1_0_0),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[0])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[0] .INIT=16'h0C0A;
// @29:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[14]  (
	.A(buff_resp_rd_ptr[1]),
	.B(ram2_14),
	.Y(buff_entry_data_resp_1_2[14])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[14] .INIT=4'h8;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[14]  (
	.A(ram0_14),
	.B(ram1_14),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[14])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[14] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIJ5GPQ[24]  (
	.A(buff_entry_addr_req_0_[24]),
	.B(buff_entry_addr_req_1_[24]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[24])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIJ5GPQ[24] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI627RD[17]  (
	.A(ram0_17),
	.B(ram1_17),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[17])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI627RD[17] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIPBGPQ[27]  (
	.A(buff_entry_addr_req_0_[27]),
	.B(buff_entry_addr_req_1_[27]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[27])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIPBGPQ[27] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNIN9GPQ[26]  (
	.A(buff_entry_addr_req_0_[26]),
	.B(buff_entry_addr_req_1_[26]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[26])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNIN9GPQ[26] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI8I7MB[8]  (
	.A(ram1_8),
	.B(ram2_8),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1[8])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI8I7MB[8] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIQN8RD[20]  (
	.A(ram0_20),
	.B(ram1_20),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[20])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIQN8RD[20] .INIT=16'h0C0A;
// @29:12143
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]_RNITFGPQ[29]  (
	.A(buff_entry_addr_req_0_[29]),
	.B(buff_entry_addr_req_1_[29]),
	.C(buff_req_rd_ptr_0),
	.D(buff_req_rd_ptr_Z[0]),
	.Y(req_fetch_ptr_1[29])
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]_RNITFGPQ[29] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI0U8RD[23]  (
	.A(ram0_23),
	.B(ram1_23),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[23])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI0U8RD[23] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIA89RD[28]  (
	.A(ram0_28),
	.B(ram1_28),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[28])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIA89RD[28] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI2S5DA[14]  (
	.A(ram1_14),
	.B(ram2_14),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_0_Z[14])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI2S5DA[14] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI649RD[26]  (
	.A(ram0_26),
	.B(ram1_26),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[26])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI649RD[26] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI4E7MB[6]  (
	.A(ram1_6),
	.B(ram2_6),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_0_Z[6])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI4E7MB[6] .INIT=16'h0C0A;
// @29:18812
  CFG4 \buff_resp_head_addr_1[7]  (
	.A(buff_entry_addr_req_0_[7]),
	.B(buff_entry_addr_req_1_[7]),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net_1[7])
);
defparam \buff_resp_head_addr_1[7] .INIT=16'h0C0A;
// @29:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_2[13]  (
	.A(buff_resp_rd_ptr[1]),
	.B(ram2_13),
	.Y(N_240_2)
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_2[13] .INIT=4'h8;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_1[13]  (
	.A(ram0_13),
	.B(ram1_13),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(N_240_1)
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_1[13] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI0Q5DA[13]  (
	.A(ram1_13),
	.B(ram2_13),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1[13])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI0Q5DA[13] .INIT=16'h0C0A;
// @29:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[15]  (
	.A(buff_resp_rd_ptr[1]),
	.B(ram2_15),
	.Y(buff_entry_data_resp_1_2[15])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[15] .INIT=4'h8;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[15]  (
	.A(ram0_15),
	.B(ram1_15),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[15])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[15] .INIT=16'h0C0A;
// @29:18735
  CFG2 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[12]  (
	.A(buff_resp_rd_ptr[1]),
	.B(ram2_12),
	.Y(buff_entry_data_resp_1_2[12])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[12] .INIT=4'h8;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[12]  (
	.A(ram0_12),
	.B(ram1_12),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[12])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[12] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIO17MB[0]  (
	.A(ram1_0_0),
	.B(ram2_0_0),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_0_Z[0])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIO17MB[0] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI847RD[18]  (
	.A(ram0_18),
	.B(ram1_18),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[18])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI847RD[18] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNISL5DA[11]  (
	.A(ram1_11),
	.B(ram2_11),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1[11])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNISL5DA[11] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIQ37MB[1]  (
	.A(ram1_1),
	.B(ram2_1),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_0_Z[1])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIQ37MB[1] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI6G7MB[7]  (
	.A(ram1_7),
	.B(ram2_7),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_0_Z[7])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI6G7MB[7] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIUN5DA[12]  (
	.A(ram1_12),
	.B(ram2_12),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_0_Z[12])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIUN5DA[12] .INIT=16'h0C0A;
// @29:18735
  CFG4 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI407RD[16]  (
	.A(ram0_16),
	.B(ram1_16),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(buff_entry_data_resp_1_1[16])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNI407RD[16] .INIT=16'h0C0A;
// @31:797
  CFG3 no_flush_req_os_RNI7B21F (
	.A(cpu_i_resp_valid_sel),
	.B(req_flush_i_Z),
	.C(no_flush_req_os_1z),
	.Y(un5[0])
);
defparam no_flush_req_os_RNI7B21F.INIT=8'h3B;
// @29:18619
  CFG4 un1_next_buff_resp_wr_ptr_1_sqmuxa (
	.A(alloc_resp_qual_Z),
	.B(ifu_expipe_req_flush),
	.C(ifu_expipe_req_branch_excpt_req_valid_net),
	.D(req_flush_i_Z),
	.Y(un1_next_buff_resp_wr_ptr_1_sqmuxa_Z)
);
defparam un1_next_buff_resp_wr_ptr_1_sqmuxa.INIT=16'hAB01;
// @29:18599
  CFG4 \buff_resp_wr_ptr_4_RNO[1]  (
	.A(alloc_resp_qual_Z),
	.B(ifu_expipe_req_branch_excpt_req_valid_net),
	.C(buff_resp_wr_ptr_Z[1]),
	.D(buff_resp_wr_ptr_Z[0]),
	.Y(N_34)
);
defparam \buff_resp_wr_ptr_4_RNO[1] .INIT=16'h1EF0;
// @29:18812
  CFG3 \buff_resp_head_addr[9]  (
	.A(buff_entry_addr_req_2_[9]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[9]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[9])
);
defparam \buff_resp_head_addr[9] .INIT=8'hF8;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_error_resp_1.ramout_2[0]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_error_resp_1_1[0]),
	.C(ram0_0),
	.Y(buff_entry_error_resp_1[0])
);
defparam \gen_buff_loop[0].buff_entry_error_resp_1.ramout_2[0] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIVHCOK[22]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_1[22]),
	.C(ram2_22),
	.Y(buff_entry_data_resp_1[22])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIVHCOK[22] .INIT=8'hEC;
// @29:18812
  CFG3 \buff_resp_head_addr[17]  (
	.A(buff_entry_addr_req_2_[17]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[17]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[17])
);
defparam \buff_resp_head_addr[17] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[13]  (
	.A(buff_entry_addr_req_2_[13]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[13]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[13])
);
defparam \buff_resp_head_addr[13] .INIT=8'hF8;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI8RCOK[25]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_1[25]),
	.C(ram2_25),
	.Y(buff_entry_data_resp_1_7)
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI8RCOK[25] .INIT=8'hEC;
// @29:18812
  CFG3 \buff_resp_head_addr[27]  (
	.A(buff_entry_addr_req_2_[27]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[27]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[27])
);
defparam \buff_resp_head_addr[27] .INIT=8'hF8;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIIS1RJ[5]  (
	.A(ram0_5),
	.B(buff_resp_rd_ptr[1]),
	.C(N_250_1),
	.Y(N_250)
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIIS1RJ[5] .INIT=8'hF8;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIFP1RJ[4]  (
	.A(ram0_4),
	.B(buff_resp_rd_ptr[1]),
	.C(N_251_1),
	.Y(N_251)
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIFP1RJ[4] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[24]  (
	.A(buff_entry_addr_req_2_[24]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[24]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[24])
);
defparam \buff_resp_head_addr[24] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[28]  (
	.A(buff_entry_addr_req_2_[28]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[28]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[28])
);
defparam \buff_resp_head_addr[28] .INIT=8'hF8;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2[2]  (
	.A(ram2_2),
	.B(buff_resp_rd_ptr[1]),
	.C(N_244_1),
	.Y(N_244)
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2[2] .INIT=8'hF8;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNICM1RJ[3]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_0_Z[3]),
	.C(ram0_3),
	.Y(buff_entry_data_resp[3])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNICM1RJ[3] .INIT=8'hEC;
// @29:18812
  CFG3 \buff_resp_head_addr[21]  (
	.A(buff_entry_addr_req_2_[21]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[21]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[21])
);
defparam \buff_resp_head_addr[21] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[18]  (
	.A(buff_entry_addr_req_2_[18]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[18]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[18])
);
defparam \buff_resp_head_addr[18] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[5]  (
	.A(buff_entry_addr_req_2_[5]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[5]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[5])
);
defparam \buff_resp_head_addr[5] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[11]  (
	.A(buff_entry_addr_req_2_[11]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[11]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[11])
);
defparam \buff_resp_head_addr[11] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[12]  (
	.A(buff_entry_addr_req_2_[12]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[12]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[12])
);
defparam \buff_resp_head_addr[12] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[22]  (
	.A(buff_entry_addr_req_2_[22]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[22]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[22])
);
defparam \buff_resp_head_addr[22] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[16]  (
	.A(buff_entry_addr_req_2_[16]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[16]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[16])
);
defparam \buff_resp_head_addr[16] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[23]  (
	.A(buff_entry_addr_req_2_[23]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[23]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[23])
);
defparam \buff_resp_head_addr[23] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[14]  (
	.A(buff_entry_addr_req_2_[14]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[14]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[14])
);
defparam \buff_resp_head_addr[14] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[10]  (
	.A(buff_entry_addr_req_2_[10]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[10]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[10])
);
defparam \buff_resp_head_addr[10] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[8]  (
	.A(buff_entry_addr_req_2_[8]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[8]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[8])
);
defparam \buff_resp_head_addr[8] .INIT=8'hF8;
// @29:18747
  CFG3 \buff_curr_fetch_ptr[1]  (
	.A(buff_entry_addr_req_2_[1]),
	.B(buff_req_rd_ptr_0),
	.C(req_fetch_ptr_1[1]),
	.Y(req_fetch_ptr_0)
);
defparam \buff_curr_fetch_ptr[1] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[6]  (
	.A(buff_entry_addr_req_2_[6]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[6]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[6])
);
defparam \buff_resp_head_addr[6] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[29]  (
	.A(buff_entry_addr_req_2_[29]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[29]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[29])
);
defparam \buff_resp_head_addr[29] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[31]  (
	.A(buff_entry_addr_req_2__0),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[31]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[31])
);
defparam \buff_resp_head_addr[31] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[2]  (
	.A(buff_entry_addr_req_2_[2]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[2]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[2])
);
defparam \buff_resp_head_addr[2] .INIT=8'hF8;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.ramout[1]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_1[1]),
	.C(ram2_1),
	.Y(buff_entry_data_resp_1[1])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout[1] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNISECOK[21]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_1[21]),
	.C(ram2_21),
	.Y(buff_entry_data_resp_1_3)
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNISECOK[21] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIE1DOK[27]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_1[27]),
	.C(ram2_27),
	.Y(buff_entry_data_resp_1_9)
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIE1DOK[27] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIVKFOK[31]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_1[31]),
	.C(ram2_31),
	.Y(buff_entry_data_resp_1[31])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIVKFOK[31] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNISHFOK[30]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_1[30]),
	.C(ram2_30),
	.Y(buff_entry_data_resp_1[30])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNISHFOK[30] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIK7DOK[29]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_1[29]),
	.C(ram2_29),
	.Y(buff_entry_data_resp_1[29])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIK7DOK[29] .INIT=8'hEC;
// @29:18812
  CFG3 \buff_resp_head_addr[3]  (
	.A(buff_entry_addr_req_2_[3]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[3]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[3])
);
defparam \buff_resp_head_addr[3] .INIT=8'hF8;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIH1AOK[19]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_1[19]),
	.C(ram2_19),
	.Y(buff_entry_data_resp_1[19])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIH1AOK[19] .INIT=8'hEC;
// @29:18812
  CFG3 \buff_resp_head_addr[26]  (
	.A(buff_entry_addr_req_2_[26]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[26]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[26])
);
defparam \buff_resp_head_addr[26] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[25]  (
	.A(buff_entry_addr_req_2_[25]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[25]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[25])
);
defparam \buff_resp_head_addr[25] .INIT=8'hF8;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI9J1RJ[2]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1[2]),
	.C(ram0_2),
	.Y(buff_entry_data_resp[2])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI9J1RJ[2] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2[11]  (
	.A(ram2_11),
	.B(buff_resp_rd_ptr[1]),
	.C(N_241_1),
	.Y(N_241)
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2[11] .INIT=8'hF8;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI5OCOK[24]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_1[24]),
	.C(ram2_24),
	.Y(buff_entry_data_resp_1[24])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI5OCOK[24] .INIT=8'hEC;
// @29:18812
  CFG3 \buff_resp_head_addr[0]  (
	.A(buff_entry_addr_req_2_[0]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[0]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[0])
);
defparam \buff_resp_head_addr[0] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[20]  (
	.A(buff_entry_addr_req_2_[20]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[20]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[20])
);
defparam \buff_resp_head_addr[20] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[4]  (
	.A(buff_entry_addr_req_2_[4]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[4]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[4])
);
defparam \buff_resp_head_addr[4] .INIT=8'hF8;
// @29:18814
  CFG3 buff_resp_head_hword_high_only_u (
	.A(buff_entry_hword_high_only_req[2]),
	.B(buff_resp_rd_ptr[1]),
	.C(iab_resp_hword_high_only_i_1),
	.Y(iab_resp_hword_high_only)
);
defparam buff_resp_head_hword_high_only_u.INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[30]  (
	.A(buff_entry_addr_req_2_[30]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[30]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[30])
);
defparam \buff_resp_head_addr[30] .INIT=8'hF8;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIM69KJ[10]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1[10]),
	.C(ram0_10),
	.Y(buff_entry_data_resp[10])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIM69KJ[10] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI5M9KJ[15]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_0_Z[15]),
	.C(ram0_15),
	.Y(buff_entry_data_resp[15])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI5M9KJ[15] .INIT=8'hEC;
// @29:18812
  CFG3 \buff_resp_head_addr[15]  (
	.A(buff_entry_addr_req_2_[15]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[15]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[15])
);
defparam \buff_resp_head_addr[15] .INIT=8'hF8;
// @29:18812
  CFG3 \buff_resp_head_addr[19]  (
	.A(buff_entry_addr_req_2_[19]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[19]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[19])
);
defparam \buff_resp_head_addr[19] .INIT=8'hF8;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.ramout[0]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_1[0]),
	.C(ram2_0_0),
	.Y(buff_entry_data_resp_1[0])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.ramout[0] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIBR9OK[17]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_1[17]),
	.C(ram2_17),
	.Y(buff_entry_data_resp_1[17])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIBR9OK[17] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIR52RJ[8]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1[8]),
	.C(ram0_8),
	.Y(buff_entry_data_resp[8])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIR52RJ[8] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIPBCOK[20]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_1[20]),
	.C(ram2_20),
	.Y(buff_entry_data_resp_1[20])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIPBCOK[20] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI2LCOK[23]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_1[23]),
	.C(ram2_23),
	.Y(buff_entry_data_resp_1[23])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI2LCOK[23] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIH4DOK[28]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_1[28]),
	.C(ram2_28),
	.Y(buff_entry_data_resp_1[28])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIH4DOK[28] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI2J9KJ[14]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_0_Z[14]),
	.C(ram0_14),
	.Y(buff_entry_data_resp[14])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI2J9KJ[14] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIBUCOK[26]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_1[26]),
	.C(ram2_26),
	.Y(buff_entry_data_resp_1[26])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIBUCOK[26] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNILV1RJ[6]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_0_Z[6]),
	.C(ram0_6),
	.Y(buff_entry_data_resp[6])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNILV1RJ[6] .INIT=8'hEC;
// @29:18812
  CFG3 \buff_resp_head_addr[7]  (
	.A(buff_entry_addr_req_2_[7]),
	.B(buff_resp_rd_ptr[1]),
	.C(ifu_expipe_resp_ireg_vaddr_net_1[7]),
	.Y(ifu_expipe_resp_ireg_vaddr_net[7])
);
defparam \buff_resp_head_addr[7] .INIT=8'hF8;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIVF9KJ[13]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1[13]),
	.C(ram0_13),
	.Y(buff_entry_data_resp[13])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIVF9KJ[13] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI3D1RJ[0]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_0_Z[0]),
	.C(ram0_0_0),
	.Y(buff_entry_data_resp[0])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI3D1RJ[0] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIEU9OK[18]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_1[18]),
	.C(ram2_18),
	.Y(buff_entry_data_resp_1_0)
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIEU9OK[18] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIP99KJ[11]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1[11]),
	.C(ram0_11),
	.Y(buff_entry_data_resp[11])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIP99KJ[11] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI6G1RJ[1]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_0_Z[1]),
	.C(ram0_1),
	.Y(buff_entry_data_resp[1])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI6G1RJ[1] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIO22RJ[7]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_0_Z[7]),
	.C(ram0_7),
	.Y(buff_entry_data_resp[7])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIO22RJ[7] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNISC9KJ[12]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_0_Z[12]),
	.C(ram0_12),
	.Y(buff_entry_data_resp[12])
);
defparam \gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNISC9KJ[12] .INIT=8'hEC;
// @29:18735
  CFG3 \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI8O9OK[16]  (
	.A(buff_resp_rd_ptr[1]),
	.B(buff_entry_data_resp_1_1[16]),
	.C(ram2_16),
	.Y(buff_entry_data_resp_1[16])
);
defparam \gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI8O9OK[16] .INIT=8'hEC;
// @29:18587
  CFG2 alloc_resp_qual (
	.A(iab_resp_alloc),
	.B(no_flush_req_os_1z),
	.Y(alloc_resp_qual_Z)
);
defparam alloc_resp_qual.INIT=4'h8;
// @29:18763
  CFG3 emi_req_os_count_at_flush20 (
	.A(ifu_emi_req_accepted),
	.B(iab_resp_alloc),
	.C(ifu_expipe_req_flush),
	.Y(emi_req_os_count_at_flush20_Z)
);
defparam emi_req_os_count_at_flush20.INIT=8'h20;
// @29:18788
  CFG2 un10_buff_resp_head_compressed (
	.A(buff_entry_data_resp_1[16]),
	.B(buff_entry_data_resp_1[17]),
	.Y(un10_buff_resp_head_compressed_1z)
);
defparam un10_buff_resp_head_compressed.INIT=4'h8;
// @29:18788
  CFG2 un15_buff_resp_head_compressed (
	.A(buff_entry_data_resp_1[0]),
	.B(buff_entry_data_resp_1[1]),
	.Y(un15_buff_resp_head_compressed_1z)
);
defparam un15_buff_resp_head_compressed.INIT=4'h8;
// @29:18794
  CFG4 \buff_resp_head_data_resp_compressed[15]  (
	.A(buff_entry_data_resp_1_2[15]),
	.B(buff_entry_data_resp_1_1[15]),
	.C(buff_entry_data_resp_1[31]),
	.D(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.Y(buff_resp_head_data_resp_compressed_Z[15])
);
defparam \buff_resp_head_data_resp_compressed[15] .INIT=16'hF0EE;
// @29:18794
  CFG4 \buff_resp_head_data_resp_compressed[14]  (
	.A(buff_entry_data_resp_1_2[14]),
	.B(buff_entry_data_resp_1_1[14]),
	.C(buff_entry_data_resp_1[30]),
	.D(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.Y(buff_resp_head_data_resp_compressed_Z[14])
);
defparam \buff_resp_head_data_resp_compressed[14] .INIT=16'hF0EE;
// @29:18794
  CFG4 \buff_resp_head_data_resp_compressed[12]  (
	.A(buff_entry_data_resp_1_2[12]),
	.B(buff_entry_data_resp_1_1[12]),
	.C(buff_entry_data_resp_1[28]),
	.D(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.Y(buff_resp_head_data_resp_compressed_Z[12])
);
defparam \buff_resp_head_data_resp_compressed[12] .INIT=16'hF0EE;
// @29:18794
  CFG4 \buff_resp_head_data_resp_compressed[7]  (
	.A(buff_entry_data_resp_1_2[7]),
	.B(buff_entry_data_resp_1_1[7]),
	.C(buff_entry_data_resp_1[23]),
	.D(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.Y(buff_resp_head_data_resp_compressed_Z[7])
);
defparam \buff_resp_head_data_resp_compressed[7] .INIT=16'hF0EE;
// @29:18794
  CFG4 \buff_resp_head_data_resp_compressed[6]  (
	.A(buff_entry_data_resp_1_2[6]),
	.B(buff_entry_data_resp_1_1[6]),
	.C(buff_entry_data_resp_1[22]),
	.D(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.Y(buff_resp_head_data_resp_compressed_Z[6])
);
defparam \buff_resp_head_data_resp_compressed[6] .INIT=16'hF0EE;
// @29:18794
  CFG4 \buff_resp_head_data_resp_compressed[5]  (
	.A(buff_entry_data_resp_1_2[5]),
	.B(buff_entry_data_resp_1_1[5]),
	.C(buff_entry_data_resp_1_3),
	.D(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.Y(buff_resp_head_data_resp_compressed_Z[5])
);
defparam \buff_resp_head_data_resp_compressed[5] .INIT=16'hF0EE;
// @29:18794
  CFG4 \buff_resp_head_data_resp_compressed[4]  (
	.A(buff_entry_data_resp_1_2[4]),
	.B(buff_entry_data_resp_1_1[4]),
	.C(buff_entry_data_resp_1[20]),
	.D(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.Y(buff_resp_head_data_resp_compressed_Z[4])
);
defparam \buff_resp_head_data_resp_compressed[4] .INIT=16'hF0EE;
// @29:18794
  CFG4 \buff_resp_head_data_resp_compressed[1]  (
	.A(buff_entry_data_resp_1[17]),
	.B(last_iab_rd_alignment),
	.C(iab_resp_hword_high_only),
	.D(buff_entry_data_resp_1[1]),
	.Y(buff_resp_head_data_resp_compressed_Z[1])
);
defparam \buff_resp_head_data_resp_compressed[1] .INIT=16'hABA8;
// @29:18794
  CFG4 \buff_resp_head_data_resp_compressed[0]  (
	.A(buff_entry_data_resp_1[16]),
	.B(last_iab_rd_alignment),
	.C(iab_resp_hword_high_only),
	.D(buff_entry_data_resp_1[0]),
	.Y(buff_resp_head_data_resp_compressed_Z[0])
);
defparam \buff_resp_head_data_resp_compressed[0] .INIT=16'hABA8;
// @29:18794
  CFG4 \buff_resp_head_data_resp_compressed_i_m2[13]  (
	.A(buff_entry_data_resp_1[29]),
	.B(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.C(N_240_2),
	.D(N_240_1),
	.Y(N_259)
);
defparam \buff_resp_head_data_resp_compressed_i_m2[13] .INIT=16'hBBB8;
// @29:18794
  CFG4 \buff_resp_head_data_resp_compressed_i_m2[10]  (
	.A(buff_entry_data_resp_1[26]),
	.B(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.C(N_242_2),
	.D(N_242_1),
	.Y(N_260)
);
defparam \buff_resp_head_data_resp_compressed_i_m2[10] .INIT=16'hBBB8;
// @29:18794
  CFG4 \buff_resp_head_data_resp_compressed_i_m2[8]  (
	.A(buff_entry_data_resp_1[24]),
	.B(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.C(N_243_2),
	.D(N_243_1),
	.Y(N_261)
);
defparam \buff_resp_head_data_resp_compressed_i_m2[8] .INIT=16'hBBB8;
// @29:18794
  CFG4 \buff_resp_head_data_resp_compressed[3]  (
	.A(buff_entry_data_resp_1_2[3]),
	.B(buff_entry_data_resp_1_1[3]),
	.C(buff_entry_data_resp_1[19]),
	.D(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.Y(buff_resp_head_data_resp_compressed_Z[3])
);
defparam \buff_resp_head_data_resp_compressed[3] .INIT=16'hF0EE;
// @29:18619
  CFG4 \buff_resp_wr_ptr_4[0]  (
	.A(buff_req_wr_ptr_Z[0]),
	.B(N_33),
	.C(un23_next_buff_resp_wr_ptr_0_sqmuxa_Z),
	.D(un1_next_buff_resp_wr_ptr_1_sqmuxa_Z),
	.Y(buff_resp_wr_ptr_4_Z[0])
);
defparam \buff_resp_wr_ptr_4[0] .INIT=16'h0C0A;
// @29:18619
  CFG4 \buff_resp_wr_ptr_4[1]  (
	.A(buff_req_wr_ptr_Z[1]),
	.B(N_34),
	.C(un23_next_buff_resp_wr_ptr_0_sqmuxa_Z),
	.D(un1_next_buff_resp_wr_ptr_1_sqmuxa_Z),
	.Y(buff_resp_wr_ptr_4_Z[1])
);
defparam \buff_resp_wr_ptr_4[1] .INIT=16'h0C0A;
// @29:18774
  CFG4 \un20_emi_req_os_at_flush_RNO[1]  (
	.A(un5[0]),
	.B(emi_req_os_count_at_flush20_Z),
	.C(un1_emi_req_os_at_flush_Z[1]),
	.D(un1_emi_req_os_at_flush_Z[0]),
	.Y(N_59)
);
defparam \un20_emi_req_os_at_flush_RNO[1] .INIT=16'h872D;
// @29:18790
  CFG4 buff_resp_head_uncompressed_full_0_a2 (
	.A(iab_req_empty),
	.B(last_iab_rd_alignment),
	.C(un15_buff_resp_head_compressed_1z),
	.D(iab_resp_hword_high_only),
	.Y(N_289)
);
defparam buff_resp_head_uncompressed_full_0_a2.INIT=16'h0010;
// @29:18814
  CFG4 emi_req_os_count_at_flush_0_sqmuxa (
	.A(req_flush_Z),
	.B(ifu_emi_req_accepted),
	.C(iab_resp_alloc),
	.D(ifu_expipe_req_flush),
	.Y(emi_req_os_count_at_flush_0_sqmuxa_Z)
);
defparam emi_req_os_count_at_flush_0_sqmuxa.INIT=16'h820A;
// @29:18676
  CFG3 \emi_req_os_count_RNO[0]  (
	.A(iab_resp_alloc),
	.B(ifu_emi_req_accepted),
	.C(num_emi_req_os[0]),
	.Y(emi_req_os_count_RNO_Z[0])
);
defparam \emi_req_os_count_RNO[0] .INIT=8'h96;
// @29:18792
  CFG4 buff_resp_head_uncompressed_half_i (
	.A(un10_buff_resp_head_compressed_1z),
	.B(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.C(resp_count[0]),
	.D(resp_count[1]),
	.Y(buff_resp_head_uncompressed_half_i_Z)
);
defparam buff_resp_head_uncompressed_half_i.INIT=16'hFF7F;
// @29:18676
  CFG4 \emi_req_os_count_RNO[1]  (
	.A(iab_resp_alloc),
	.B(ifu_emi_req_accepted),
	.C(num_emi_req_os[1]),
	.D(num_emi_req_os[0]),
	.Y(emi_req_os_count_RNO_Z[1])
);
defparam \emi_req_os_count_RNO[1] .INIT=16'hB4D2;
// @29:18790
  CFG4 buff_resp_head_uncompressed_full_0_a2_0 (
	.A(iab_resp_hword_high_only),
	.B(un10_buff_resp_head_compressed_1z),
	.C(resp_count[1]),
	.D(last_iab_rd_alignment),
	.Y(N_290)
);
defparam buff_resp_head_uncompressed_full_0_a2_0.INIT=16'hC080;
// @29:18788
  CFG4 buff_resp_head_compressed_i (
	.A(un15_buff_resp_head_compressed_1z),
	.B(iab_req_empty),
	.C(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.D(un10_buff_resp_head_compressed_1z),
	.Y(N_228)
);
defparam buff_resp_head_compressed_i.INIT=16'hFECE;
// @29:18774
  CFG3 \un20_emi_req_os_at_flush[1]  (
	.A(emi_req_os_count_at_flush_0_sqmuxa_Z),
	.B(N_59),
	.C(num_emi_req_os[1]),
	.Y(un20_emi_req_os_at_flush_Z[1])
);
defparam \un20_emi_req_os_at_flush[1] .INIT=8'hB1;
// @29:18806
  CFG4 \resp_count_RNIJ1M1E[0]  (
	.A(un10_buff_resp_head_compressed_1z),
	.B(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.C(resp_count[0]),
	.D(resp_count[1]),
	.Y(N_225_i)
);
defparam \resp_count_RNIJ1M1E[0] .INIT=16'h0080;
// @29:18800
  CFG2 \un7_buff_resp_head_data_resp[15]  (
	.A(buff_resp_head_uncompressed_half_i_Z),
	.B(buff_entry_data_resp_1[31]),
	.Y(un7_buff_resp_head_data_resp_Z[15])
);
defparam \un7_buff_resp_head_data_resp[15] .INIT=4'h4;
// @29:18800
  CFG2 \un7_buff_resp_head_data_resp[14]  (
	.A(buff_resp_head_uncompressed_half_i_Z),
	.B(buff_entry_data_resp_1[30]),
	.Y(un7_buff_resp_head_data_resp_Z[14])
);
defparam \un7_buff_resp_head_data_resp[14] .INIT=4'h4;
// @29:18800
  CFG2 \un7_buff_resp_head_data_resp[13]  (
	.A(buff_resp_head_uncompressed_half_i_Z),
	.B(buff_entry_data_resp_1[29]),
	.Y(un7_buff_resp_head_data_resp_Z[13])
);
defparam \un7_buff_resp_head_data_resp[13] .INIT=4'h4;
// @29:18800
  CFG2 \un7_buff_resp_head_data_resp[12]  (
	.A(buff_resp_head_uncompressed_half_i_Z),
	.B(buff_entry_data_resp_1[28]),
	.Y(un7_buff_resp_head_data_resp_Z[12])
);
defparam \un7_buff_resp_head_data_resp[12] .INIT=4'h4;
// @29:18800
  CFG2 \un7_buff_resp_head_data_resp[10]  (
	.A(buff_resp_head_uncompressed_half_i_Z),
	.B(buff_entry_data_resp_1[26]),
	.Y(un7_buff_resp_head_data_resp_Z[10])
);
defparam \un7_buff_resp_head_data_resp[10] .INIT=4'h4;
// @29:18800
  CFG2 \un7_buff_resp_head_data_resp[8]  (
	.A(buff_resp_head_uncompressed_half_i_Z),
	.B(buff_entry_data_resp_1[24]),
	.Y(un7_buff_resp_head_data_resp_Z[8])
);
defparam \un7_buff_resp_head_data_resp[8] .INIT=4'h4;
// @29:18800
  CFG2 \un7_buff_resp_head_data_resp[7]  (
	.A(buff_resp_head_uncompressed_half_i_Z),
	.B(buff_entry_data_resp_1[23]),
	.Y(un7_buff_resp_head_data_resp_Z[7])
);
defparam \un7_buff_resp_head_data_resp[7] .INIT=4'h4;
// @29:18800
  CFG2 \un7_buff_resp_head_data_resp[6]  (
	.A(buff_resp_head_uncompressed_half_i_Z),
	.B(buff_entry_data_resp_1[22]),
	.Y(un7_buff_resp_head_data_resp_Z[6])
);
defparam \un7_buff_resp_head_data_resp[6] .INIT=4'h4;
// @29:18800
  CFG2 \un7_buff_resp_head_data_resp[5]  (
	.A(buff_resp_head_uncompressed_half_i_Z),
	.B(buff_entry_data_resp_1_3),
	.Y(un7_buff_resp_head_data_resp_Z[5])
);
defparam \un7_buff_resp_head_data_resp[5] .INIT=4'h4;
// @29:18800
  CFG2 \un7_buff_resp_head_data_resp[4]  (
	.A(buff_resp_head_uncompressed_half_i_Z),
	.B(buff_entry_data_resp_1[20]),
	.Y(un7_buff_resp_head_data_resp_Z[4])
);
defparam \un7_buff_resp_head_data_resp[4] .INIT=4'h4;
// @29:18800
  CFG2 \un7_buff_resp_head_data_resp[3]  (
	.A(buff_resp_head_uncompressed_half_i_Z),
	.B(buff_entry_data_resp_1[19]),
	.Y(un7_buff_resp_head_data_resp_Z[3])
);
defparam \un7_buff_resp_head_data_resp[3] .INIT=4'h4;
// @29:18799
  CFG4 \un4_buff_resp_head_data_resp_0[15]  (
	.A(buff_entry_data_resp[15]),
	.B(buff_entry_data_resp_1[31]),
	.C(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[31])
);
defparam \un4_buff_resp_head_data_resp_0[15] .INIT=16'hAC00;
// @29:18799
  CFG4 \un4_buff_resp_head_data_resp_0[14]  (
	.A(buff_entry_data_resp[14]),
	.B(buff_entry_data_resp_1[30]),
	.C(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[30])
);
defparam \un4_buff_resp_head_data_resp_0[14] .INIT=16'hAC00;
// @29:18799
  CFG4 \un4_buff_resp_head_data_resp_0[13]  (
	.A(buff_entry_data_resp[13]),
	.B(buff_entry_data_resp_1[29]),
	.C(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[29])
);
defparam \un4_buff_resp_head_data_resp_0[13] .INIT=16'hAC00;
// @29:18799
  CFG4 \un4_buff_resp_head_data_resp_0[12]  (
	.A(buff_entry_data_resp[12]),
	.B(buff_entry_data_resp_1[28]),
	.C(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[28])
);
defparam \un4_buff_resp_head_data_resp_0[12] .INIT=16'hAC00;
// @29:18799
  CFG4 \un4_buff_resp_head_data_resp_0[11]  (
	.A(buff_entry_data_resp[11]),
	.B(buff_entry_data_resp_1_9),
	.C(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[27])
);
defparam \un4_buff_resp_head_data_resp_0[11] .INIT=16'hAC00;
// @29:18799
  CFG4 \un4_buff_resp_head_data_resp_0[10]  (
	.A(buff_entry_data_resp[10]),
	.B(buff_entry_data_resp_1[26]),
	.C(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[26])
);
defparam \un4_buff_resp_head_data_resp_0[10] .INIT=16'hAC00;
// @29:18799
  CFG4 \un4_buff_resp_head_data_resp_0[8]  (
	.A(buff_entry_data_resp[8]),
	.B(buff_entry_data_resp_1[24]),
	.C(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[24])
);
defparam \un4_buff_resp_head_data_resp_0[8] .INIT=16'hAC00;
// @29:18799
  CFG4 \un4_buff_resp_head_data_resp_0[7]  (
	.A(buff_entry_data_resp[7]),
	.B(buff_entry_data_resp_1[23]),
	.C(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[23])
);
defparam \un4_buff_resp_head_data_resp_0[7] .INIT=16'hAC00;
// @29:18799
  CFG4 \un4_buff_resp_head_data_resp_0[6]  (
	.A(buff_entry_data_resp[6]),
	.B(buff_entry_data_resp_1[22]),
	.C(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[22])
);
defparam \un4_buff_resp_head_data_resp_0[6] .INIT=16'hAC00;
// @29:18799
  CFG4 \un4_buff_resp_head_data_resp[1]  (
	.A(buff_entry_data_resp[1]),
	.B(buff_entry_data_resp_1[17]),
	.C(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[17])
);
defparam \un4_buff_resp_head_data_resp[1] .INIT=16'hAC00;
// @29:18799
  CFG4 \un4_buff_resp_head_data_resp[0]  (
	.A(buff_entry_data_resp[0]),
	.B(buff_entry_data_resp_1[16]),
	.C(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[16])
);
defparam \un4_buff_resp_head_data_resp[0] .INIT=16'hAC00;
// @29:18799
  CFG4 \un4_buff_resp_head_data_resp_0_0[4]  (
	.A(N_290),
	.B(N_289),
	.C(N_251),
	.D(buff_entry_data_resp_1[20]),
	.Y(iab_resp_data[20])
);
defparam \un4_buff_resp_head_data_resp_0_0[4] .INIT=16'hECA0;
// @29:18799
  CFG4 \un4_buff_resp_head_data_resp_0[2]  (
	.A(buff_entry_data_resp[2]),
	.B(buff_entry_data_resp_1_0),
	.C(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[18])
);
defparam \un4_buff_resp_head_data_resp_0[2] .INIT=16'hAC00;
// @29:18799
  CFG4 \un4_buff_resp_head_data_resp_0[3]  (
	.A(buff_entry_data_resp[3]),
	.B(buff_entry_data_resp_1[19]),
	.C(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[19])
);
defparam \un4_buff_resp_head_data_resp_0[3] .INIT=16'hAC00;
// @29:18807
  CFG4 un4_buff_resp_head_error_resp (
	.A(buff_entry_error_resp[0]),
	.B(buff_entry_error_resp_1[0]),
	.C(iab_head_uncompressed_full),
	.D(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.Y(un4_buff_resp_head_error_resp_Z[0])
);
defparam un4_buff_resp_head_error_resp.INIT=16'hE0A0;
// @29:18798
  CFG4 \buff_resp_head_data_1[0]  (
	.A(iab_head_uncompressed_full),
	.B(N_228),
	.C(buff_resp_head_data_resp_compressed_Z[0]),
	.D(buff_resp_head_uncompressed_half_i_Z),
	.Y(iab_resp_data[0])
);
defparam \buff_resp_head_data_1[0] .INIT=16'hBAFF;
// @29:18798
  CFG4 \buff_resp_head_data_1[1]  (
	.A(iab_head_uncompressed_full),
	.B(N_228),
	.C(buff_resp_head_data_resp_compressed_Z[1]),
	.D(buff_resp_head_uncompressed_half_i_Z),
	.Y(iab_resp_data[1])
);
defparam \buff_resp_head_data_1[1] .INIT=16'hBAFF;
// @29:18588
  CFG4 resp_complete_qual_2 (
	.A(iab_resp_empty),
	.B(no_flush_req_os_1z),
	.C(iab_resp_complete_1_0),
	.D(N_270),
	.Y(resp_complete_qual_1)
);
defparam resp_complete_qual_2.INIT=16'hC480;
// @29:18798
  CFG4 \buff_resp_head_data_1[14]  (
	.A(N_228),
	.B(un7_buff_resp_head_data_resp_Z[14]),
	.C(buff_resp_head_data_resp_compressed_Z[14]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[14])
);
defparam \buff_resp_head_data_1[14] .INIT=16'hFCDC;
// @29:18798
  CFG4 \buff_resp_head_data_1[13]  (
	.A(N_228),
	.B(un7_buff_resp_head_data_resp_Z[13]),
	.C(N_259),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[13])
);
defparam \buff_resp_head_data_1[13] .INIT=16'hFCDC;
// @29:18798
  CFG4 \buff_resp_head_data_1[12]  (
	.A(N_228),
	.B(un7_buff_resp_head_data_resp_Z[12]),
	.C(buff_resp_head_data_resp_compressed_Z[12]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[12])
);
defparam \buff_resp_head_data_1[12] .INIT=16'hFCDC;
// @29:18798
  CFG4 \buff_resp_head_data_1[10]  (
	.A(N_228),
	.B(un7_buff_resp_head_data_resp_Z[10]),
	.C(N_260),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[10])
);
defparam \buff_resp_head_data_1[10] .INIT=16'hFCDC;
// @29:18798
  CFG4 \buff_resp_head_data_1[8]  (
	.A(N_228),
	.B(un7_buff_resp_head_data_resp_Z[8]),
	.C(N_261),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[8])
);
defparam \buff_resp_head_data_1[8] .INIT=16'hFCDC;
// @29:18798
  CFG4 \buff_resp_head_data_1[7]  (
	.A(N_228),
	.B(un7_buff_resp_head_data_resp_Z[7]),
	.C(buff_resp_head_data_resp_compressed_Z[7]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[7])
);
defparam \buff_resp_head_data_1[7] .INIT=16'hFCDC;
// @29:18798
  CFG4 \buff_resp_head_data_1[6]  (
	.A(N_228),
	.B(un7_buff_resp_head_data_resp_Z[6]),
	.C(buff_resp_head_data_resp_compressed_Z[6]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[6])
);
defparam \buff_resp_head_data_1[6] .INIT=16'hFCDC;
// @29:18798
  CFG4 \buff_resp_head_data_1[5]  (
	.A(N_228),
	.B(un7_buff_resp_head_data_resp_Z[5]),
	.C(buff_resp_head_data_resp_compressed_Z[5]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[5])
);
defparam \buff_resp_head_data_1[5] .INIT=16'hFCDC;
// @29:18798
  CFG4 \buff_resp_head_data_1[4]  (
	.A(N_228),
	.B(un7_buff_resp_head_data_resp_Z[4]),
	.C(buff_resp_head_data_resp_compressed_Z[4]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[4])
);
defparam \buff_resp_head_data_1[4] .INIT=16'hFCDC;
// @29:18798
  CFG4 \buff_resp_head_data_1[15]  (
	.A(N_228),
	.B(un7_buff_resp_head_data_resp_Z[15]),
	.C(buff_resp_head_data_resp_compressed_Z[15]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[15])
);
defparam \buff_resp_head_data_1[15] .INIT=16'hFCDC;
// @29:18798
  CFG4 \buff_resp_head_data_1[3]  (
	.A(N_228),
	.B(un7_buff_resp_head_data_resp_Z[3]),
	.C(buff_resp_head_data_resp_compressed_Z[3]),
	.D(iab_head_uncompressed_full),
	.Y(iab_resp_data[3])
);
defparam \buff_resp_head_data_1[3] .INIT=16'hFCDC;
// @29:18806
  CFG4 \buff_resp_head_error[0]  (
	.A(buff_resp_head_uncompressed_half_i_Z),
	.B(buff_entry_error_resp[0]),
	.C(un4_buff_resp_head_error_resp_Z[0]),
	.D(N_228),
	.Y(iab_resp_error_0)
);
defparam \buff_resp_head_error[0] .INIT=16'hF4FC;
// @29:18709
  CFG2 \resp_count_2_RNO[0]  (
	.A(ifu_expipe_resp_ready_net),
	.B(resp_complete_qual_1),
	.Y(resp_complete_qual)
);
defparam \resp_count_2_RNO[0] .INIT=4'h8;
// @29:18669
  CFG4 \req_count_RNO_0[0]  (
	.A(un7_iab_readylt1),
	.B(resp_complete_qual_1),
	.C(ifu_emi_req_accepted),
	.D(ifu_expipe_resp_ready_net),
	.Y(un12_N_6_mux_0)
);
defparam \req_count_RNO_0[0] .INIT=16'h69A5;
// @29:18588
  CFG4 \req_count_RNO_0[1]  (
	.A(un7_iab_readylt1),
	.B(resp_complete_qual_1),
	.C(ifu_emi_req_accepted),
	.D(ifu_expipe_resp_ready_net),
	.Y(un12_N_6_mux)
);
defparam \req_count_RNO_0[1] .INIT=16'h24A0;
// @29:18709
  CFG4 \resp_count_2[0]  (
	.A(alloc_resp_qual_Z),
	.B(resp_count[0]),
	.C(resp_complete_qual),
	.D(req_flush_Z),
	.Y(resp_count_2_Z[0])
);
defparam \resp_count_2[0] .INIT=16'h0096;
// @29:18641
  CFG3 resp_complete_qual_2_RNIMMT6D (
	.A(resp_complete_qual_1),
	.B(req_flush_Z),
	.C(ifu_expipe_resp_ready_net),
	.Y(un1_req_count_2_i)
);
defparam resp_complete_qual_2_RNIMMT6D.INIT=8'hEC;
// @29:18588
  CFG3 \req_count_RNO[1]  (
	.A(un12_N_6_mux),
	.B(un7_iab_readylto1),
	.C(req_flush_i_Z),
	.Y(req_count_RNO_Z[1])
);
defparam \req_count_RNO[1] .INIT=8'h60;
// @29:18664
  CFG4 \req_count_RNO[0]  (
	.A(buff_req_wr_ptr4_Z),
	.B(un12_N_6_mux_0),
	.C(req_flush_i_Z),
	.D(req_flush_Z),
	.Y(un12_req_count_iv_i[0])
);
defparam \req_count_RNO[0] .INIT=16'h2A3F;
// @29:18728
  CFG4 \gen_buff_loop[0].buff_entry_addr_req[0]2  (
	.A(un1_buff_req_wr_ptr_1),
	.B(ifu_expipe_req_flush),
	.C(branch_req_fence_i),
	.D(ifu_emi_req_accepted),
	.Y(buff_entry_addr_req_0_2)
);
defparam \gen_buff_loop[0].buff_entry_addr_req[0]2 .INIT=16'h2220;
// @29:18728
  CFG4 \gen_buff_loop[1].buff_entry_addr_req[1]2  (
	.A(buff_req_wr_ptr_Z[0]),
	.B(ifu_expipe_req_flush),
	.C(branch_req_fence_i),
	.D(ifu_emi_req_accepted),
	.Y(buff_entry_addr_req_1_2)
);
defparam \gen_buff_loop[1].buff_entry_addr_req[1]2 .INIT=16'h2220;
// @29:18728
  CFG4 \gen_buff_loop[2].buff_entry_addr_req[2]2  (
	.A(buff_req_wr_ptr_Z[1]),
	.B(ifu_expipe_req_flush),
	.C(branch_req_fence_i),
	.D(ifu_emi_req_accepted),
	.Y(buff_entry_addr_req_2_2)
);
defparam \gen_buff_loop[2].buff_entry_addr_req[2]2 .INIT=16'h2220;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_ifu_iab_32s_2s_3s_2s_0s */

module miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z5 (
  ifu_expipe_resp_ireg_net,
  ifu_expipe_resp_next_vaddr_net,
  ifu_expipe_resp_ireg_vaddr_net,
  cpu_d_req_addr_net,
  ahb_i_req_addr_net,
  cpu_i_resp_rd_data_sel,
  hipri_req_ptr_0,
  req_masked,
  buff_entry_addr_req_2__RNIGAC9BI_S_0,
  buff_entry_addr_req_2__RNI7Q42KP_S_0,
  buff_entry_addr_req_2__RNINKKRQQ_S_0,
  buff_entry_addr_req_2__RNILTK1MV_S_0,
  buff_entry_addr_req_2__RNIP60H2B_S_0,
  buff_entry_addr_req_2__RNIRRNK321_S_0,
  buff_entry_addr_req_2__RNIK75RS01_S_0,
  buff_entry_addr_req_2__RNI7IIMTF_S_0,
  un1_cpu_i_req_ready,
  ifu_expipe_resp_ready_net,
  N_85,
  N_81,
  N_80,
  N_74,
  N_70,
  N_66,
  N_64,
  N_77,
  ifu_expipe_resp_access_misalign_error_net,
  i_trx_os_buff_ready,
  ifu_expipe_req_fenci_proceed_net,
  ifu_expipe_req_flush,
  un1_next_iab_rd_alignment_0_sqmuxa_i_o2_1z,
  un5_fetch_ptr_sel_i,
  ifu_expipe_resp_access_mem_error_net,
  cpu_i_resp_error_sel,
  ifu_expipe_resp_valid_net,
  ifu_expipe_req_branch_excpt_req_valid_net,
  cpu_debug_mode_net,
  ifu_emi_req_valid_c,
  cpu_i_resp_valid_sel,
  cpu_i_req_is_ahb,
  ahb_i_req_ready_net,
  cpu_i_req_is_apb,
  ifu_expipe_req_branch_excpt_req_ready_net,
  ifu_expipe_req_branch_excpt_req_fenci_net,
  sticky_reset_reg_1z,
  CLK,
  dff_arst
)
;
output [31:0] ifu_expipe_resp_ireg_net ;
output [31:0] ifu_expipe_resp_next_vaddr_net ;
output [31:0] ifu_expipe_resp_ireg_vaddr_net ;
input [31:1] cpu_d_req_addr_net ;
output [31:2] ahb_i_req_addr_net ;
input [31:0] cpu_i_resp_rd_data_sel ;
input hipri_req_ptr_0 ;
input [1:0] req_masked ;
output buff_entry_addr_req_2__RNIGAC9BI_S_0 ;
output buff_entry_addr_req_2__RNI7Q42KP_S_0 ;
output buff_entry_addr_req_2__RNINKKRQQ_S_0 ;
output buff_entry_addr_req_2__RNILTK1MV_S_0 ;
output buff_entry_addr_req_2__RNIP60H2B_S_0 ;
output buff_entry_addr_req_2__RNIRRNK321_S_0 ;
output buff_entry_addr_req_2__RNIK75RS01_S_0 ;
output buff_entry_addr_req_2__RNI7IIMTF_S_0 ;
input un1_cpu_i_req_ready ;
input ifu_expipe_resp_ready_net ;
output N_85 ;
output N_81 ;
output N_80 ;
output N_74 ;
output N_70 ;
output N_66 ;
output N_64 ;
output N_77 ;
output ifu_expipe_resp_access_misalign_error_net ;
input i_trx_os_buff_ready ;
input ifu_expipe_req_fenci_proceed_net ;
input ifu_expipe_req_flush ;
output un1_next_iab_rd_alignment_0_sqmuxa_i_o2_1z ;
output un5_fetch_ptr_sel_i ;
output ifu_expipe_resp_access_mem_error_net ;
input cpu_i_resp_error_sel ;
output ifu_expipe_resp_valid_net ;
input ifu_expipe_req_branch_excpt_req_valid_net ;
input cpu_debug_mode_net ;
output ifu_emi_req_valid_c ;
input cpu_i_resp_valid_sel ;
input cpu_i_req_is_ahb ;
input ahb_i_req_ready_net ;
input cpu_i_req_is_apb ;
output ifu_expipe_req_branch_excpt_req_ready_net ;
input ifu_expipe_req_branch_excpt_req_fenci_net ;
output sticky_reset_reg_1z ;
input CLK ;
input dff_arst ;
wire hipri_req_ptr_0 ;
wire buff_entry_addr_req_2__RNIGAC9BI_S_0 ;
wire buff_entry_addr_req_2__RNI7Q42KP_S_0 ;
wire buff_entry_addr_req_2__RNINKKRQQ_S_0 ;
wire buff_entry_addr_req_2__RNILTK1MV_S_0 ;
wire buff_entry_addr_req_2__RNIP60H2B_S_0 ;
wire buff_entry_addr_req_2__RNIRRNK321_S_0 ;
wire buff_entry_addr_req_2__RNIK75RS01_S_0 ;
wire buff_entry_addr_req_2__RNI7IIMTF_S_0 ;
wire un1_cpu_i_req_ready ;
wire ifu_expipe_resp_ready_net ;
wire N_85 ;
wire N_81 ;
wire N_80 ;
wire N_74 ;
wire N_70 ;
wire N_66 ;
wire N_64 ;
wire N_77 ;
wire ifu_expipe_resp_access_misalign_error_net ;
wire i_trx_os_buff_ready ;
wire ifu_expipe_req_fenci_proceed_net ;
wire ifu_expipe_req_flush ;
wire un1_next_iab_rd_alignment_0_sqmuxa_i_o2_1z ;
wire un5_fetch_ptr_sel_i ;
wire ifu_expipe_resp_access_mem_error_net ;
wire cpu_i_resp_error_sel ;
wire ifu_expipe_resp_valid_net ;
wire ifu_expipe_req_branch_excpt_req_valid_net ;
wire cpu_debug_mode_net ;
wire ifu_emi_req_valid_c ;
wire cpu_i_resp_valid_sel ;
wire cpu_i_req_is_ahb ;
wire ahb_i_req_ready_net ;
wire cpu_i_req_is_apb ;
wire ifu_expipe_req_branch_excpt_req_ready_net ;
wire ifu_expipe_req_branch_excpt_req_fenci_net ;
wire sticky_reset_reg_1z ;
wire CLK ;
wire dff_arst ;
wire [31:31] next_req_fetch_ptr_RNO_FCO;
wire [31:31] next_req_fetch_ptr_RNO_S;
wire [31:31] next_req_fetch_ptr_RNO_Y;
wire [31:31] req_fetch_ptr_1;
wire [1:1] buff_req_rd_ptr;
wire [31:31] buff_entry_addr_req_2_;
wire [1:0] num_emi_req_os;
wire [4:4] buff_entry_addr_req_2__RNI54AR73_S;
wire [5:5] buff_entry_addr_req_2__RNI213FA4_S;
wire [6:6] buff_entry_addr_req_2__RNI21S2D5_S;
wire [16:16] buff_entry_addr_req_2__RNIQCVF4H_S;
wire [21:21] buff_entry_addr_req_2__RNIGE5F6N_S;
wire [22:22] buff_entry_addr_req_2__RNIQ2L8DO_S;
wire [25:25] buff_entry_addr_req_2__RNIAI4L1S_S;
wire [10:10] buff_entry_addr_req_2__RNILRJNR9_S;
wire [12:12] buff_entry_addr_req_2__RNI0LCA9C_S;
wire [14:14] buff_entry_addr_req_2__RNINQ5TME_S;
wire [3:3] buff_entry_addr_req_2__RNIBAH752_S;
wire [8:8] buff_entry_addr_req_2__RNIBAEAI7_S;
wire [7:7] buff_entry_addr_req_2__RNI54LMF6_S;
wire [27:27] buff_entry_addr_req_2__RNIPM48FU_S;
wire [9:9] buff_entry_addr_req_2__RNIKJ7UK8_S;
wire [13:13] buff_entry_addr_req_2__RNIA6P3GD_S;
wire [20:20] buff_entry_addr_req_2__RNI9TLLVL_S;
wire [26:26] buff_entry_addr_req_2__RNI0JKE8T_S;
wire [19:19] buff_entry_addr_req_2__RNI5F6SOK_S;
wire [18:18] buff_entry_addr_req_2__RNI9BP2IJ_S;
wire [1:0] buff_resp_rd_ptr;
wire [0:0] fetch_ptr_sel_1_Z;
wire [1:1] next_req_fetch_ptr_Z;
wire [0:0] un1_ifu_expipe_resp_compressed;
wire [2:2] buff_entry_addr_req_2__RNIKJOJ21_Y;
wire [0:0] next_req_fetch_ptr;
wire [1:1] req_fetch_ptr;
wire [1:0] resp_count;
wire [25:21] ifu_expipe_resp_ireg_1_0_Z;
wire [25:21] ifu_expipe_resp_ireg_1_1_Z;
wire [27:18] buff_entry_data_resp_1;
wire [11:2] ifu_expipe_resp_ireg_0_0_Z;
wire [31:0] iab_resp_data;
wire [0:0] iab_resp_error;
wire sticky_fence_reg_Z ;
wire VCC ;
wire sticky_fence_reg_2_Z ;
wire GND ;
wire sticky_branch_reg_Z ;
wire sticky_branch_reg_2_Z ;
wire ifu_emi_req_accepted_Z ;
wire fence_i_hold_Z ;
wire fence_i_hold_2_Z ;
wire last_iab_rd_alignment_Z ;
wire last_iab_rd_alignment_4_iv_i_Z ;
wire un1_req_flush_Z ;
wire next_req_fetch_ptr_0_0_cry_28 ;
wire un7_iab_readylto1 ;
wire un7_iab_readylt1 ;
wire iab_resp_hword_high_only ;
wire N_284 ;
wire iab_ready_Z ;
wire ifu_expipe_req_branch_excpt_req_ready_0_1_0 ;
wire ifu_expipe_req_branch_excpt_req_ready_0_1_Z ;
wire ifu_expipe_req_branch_excpt_req_ready_a0_0_Z ;
wire ifu_expipe_req_branch_excpt_req_ready_a0_1_Z ;
wire no_flush_req_os ;
wire req_flush_Z ;
wire ifu_expipe_resp_valid_3_0_1_0_1_Z ;
wire ifu_expipe_resp_valid_net_1 ;
wire emi_resp_head_uncompressed_half_Z ;
wire iab_resp_empty ;
wire ifu_emi_req_valid_1_Z ;
wire branch_req_fence_i_Z ;
wire ifu_expipe_resp_valid_2_Z ;
wire ifu_expipe_resp_access_mem_error_net_1 ;
wire next_req_is_hword_high_only_0_sqmuxa_Z ;
wire branch_req_no_fence_i_Z ;
wire last_iab_rd_alignment15_Z ;
wire un1_ifu_expipe_resp_next_vaddr_Z ;
wire emi_resp_head_uncompressed_full_Z ;
wire ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z ;
wire iab_req_empty ;
wire N_236 ;
wire ram0_9 ;
wire ram1_9 ;
wire N_254_1 ;
wire ram2_9 ;
wire N_237_1 ;
wire N_286 ;
wire iab_resp_alloc_Z ;
wire N_254 ;
wire N_237 ;
wire N_227_i ;
wire N_226_i ;
wire N_1299_tz ;
wire N_225_i ;
wire N_265_2 ;
wire un8_emi_resp_head_compressed_Z ;
wire N_157 ;
wire N_156 ;
wire N_155 ;
wire N_154 ;
wire N_152 ;
wire N_150 ;
wire N_149 ;
wire N_148 ;
wire N_147 ;
wire N_146 ;
wire N_143 ;
wire N_142 ;
wire N_255 ;
wire N_257 ;
wire N_145 ;
wire N_256 ;
wire N_270 ;
wire N_266 ;
wire un10_buff_resp_head_compressed ;
wire N_263 ;
wire un15_buff_resp_head_compressed ;
wire N_239 ;
wire next_req_is_hword_high_only ;
wire iab_resp_complete_1_0_Z ;
wire N_264_2 ;
wire N_211_2 ;
wire N_210_2 ;
wire N_214_2 ;
wire N_212_2 ;
wire N_209_2 ;
wire N_215_2 ;
wire N_222_2 ;
wire N_220_2 ;
wire N_223_2 ;
wire N_219_2 ;
wire N_208_2 ;
wire N_216_2 ;
wire N_218_2 ;
wire N_221_2 ;
wire N_233 ;
wire N_270_0 ;
wire N_288 ;
wire N_230 ;
wire N_250 ;
wire N_228 ;
wire iab_head_uncompressed_full ;
wire N_244 ;
wire N_241 ;
wire N_193 ;
wire N_192 ;
wire N_211_1 ;
wire N_210_1 ;
wire N_214_1 ;
wire N_212_1 ;
wire N_209_1 ;
wire N_215_1 ;
wire N_222_1 ;
wire N_220_1 ;
wire N_223_1 ;
wire N_219_1 ;
wire N_208_1 ;
wire N_216_1 ;
wire N_218_1 ;
wire N_221_1 ;
wire N_207 ;
wire N_206 ;
wire N_205 ;
wire N_204 ;
wire N_202 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire N_3467 ;
wire N_3468 ;
wire N_3469 ;
wire N_3470 ;
wire N_3471 ;
wire N_3472 ;
// @29:12105
  SLE sticky_fence_reg (
	.Q(sticky_fence_reg_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sticky_fence_reg_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:12076
  SLE sticky_branch_reg (
	.Q(sticky_branch_reg_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sticky_branch_reg_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:12060
  SLE sticky_reset_reg (
	.Q(sticky_reset_reg_1z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(GND),
	.EN(ifu_emi_req_accepted_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:12096
  SLE fence_i_hold (
	.Q(fence_i_hold_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(fence_i_hold_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:12199
  SLE last_iab_rd_alignment (
	.Q(last_iab_rd_alignment_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(last_iab_rd_alignment_4_iv_i_Z),
	.EN(un1_req_flush_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:12143
  ARI1 \next_req_fetch_ptr_RNO[31]  (
	.FCO(next_req_fetch_ptr_RNO_FCO[31]),
	.S(next_req_fetch_ptr_RNO_S[31]),
	.Y(next_req_fetch_ptr_RNO_Y[31]),
	.B(req_fetch_ptr_1[31]),
	.C(buff_req_rd_ptr[1]),
	.D(buff_entry_addr_req_2_[31]),
	.A(VCC),
	.FCI(next_req_fetch_ptr_0_0_cry_28)
);
defparam \next_req_fetch_ptr_RNO[31] .INIT=20'h4EA00;
// @29:11986
  CFG4 un7_next_iab_rd_alignment_0_a2_0 (
	.A(un7_iab_readylto1),
	.B(un7_iab_readylt1),
	.C(last_iab_rd_alignment_Z),
	.D(iab_resp_hword_high_only),
	.Y(N_284)
);
defparam un7_next_iab_rd_alignment_0_a2_0.INIT=16'h000E;
// @29:12033
  CFG4 ifu_expipe_req_branch_excpt_req_ready_0 (
	.A(iab_ready_Z),
	.B(ifu_expipe_req_branch_excpt_req_fenci_net),
	.C(ifu_expipe_req_branch_excpt_req_ready_0_1_0),
	.D(ifu_expipe_req_branch_excpt_req_ready_0_1_Z),
	.Y(ifu_expipe_req_branch_excpt_req_ready_net)
);
defparam ifu_expipe_req_branch_excpt_req_ready_0.INIT=16'h8FFF;
// @29:12033
  CFG3 ifu_expipe_req_branch_excpt_req_ready_0_1 (
	.A(cpu_i_req_is_apb),
	.B(req_masked[0]),
	.C(ifu_expipe_req_branch_excpt_req_ready_a0_0_Z),
	.Y(ifu_expipe_req_branch_excpt_req_ready_0_1_0)
);
defparam ifu_expipe_req_branch_excpt_req_ready_0_1.INIT=8'h7F;
// @29:12033
  CFG4 ifu_expipe_req_branch_excpt_req_ready_0_N_3L3_0 (
	.A(cpu_i_req_is_apb),
	.B(ahb_i_req_ready_net),
	.C(ifu_expipe_req_branch_excpt_req_ready_a0_1_Z),
	.D(cpu_i_req_is_ahb),
	.Y(ifu_expipe_req_branch_excpt_req_ready_0_1_Z)
);
defparam ifu_expipe_req_branch_excpt_req_ready_0_N_3L3_0.INIT=16'h3FAF;
// @29:12273
  CFG4 ifu_expipe_resp_valid_3_0_1_0 (
	.A(cpu_i_resp_valid_sel),
	.B(no_flush_req_os),
	.C(req_flush_Z),
	.D(ifu_expipe_resp_valid_3_0_1_0_1_Z),
	.Y(ifu_expipe_resp_valid_net_1)
);
defparam ifu_expipe_resp_valid_3_0_1_0.INIT=16'h0800;
// @29:12273
  CFG2 ifu_expipe_resp_valid_3_0_1_0_1 (
	.A(emi_resp_head_uncompressed_half_Z),
	.B(iab_resp_empty),
	.Y(ifu_expipe_resp_valid_3_0_1_0_1_Z)
);
defparam ifu_expipe_resp_valid_3_0_1_0_1.INIT=4'h7;
// @29:12163
  CFG4 ifu_emi_req_valid (
	.A(ifu_emi_req_valid_1_Z),
	.B(branch_req_fence_i_Z),
	.C(fence_i_hold_Z),
	.D(iab_ready_Z),
	.Y(ifu_emi_req_valid_c)
);
defparam ifu_emi_req_valid.INIT=16'h0200;
// @29:12163
  CFG4 ifu_emi_req_valid_1 (
	.A(sticky_branch_reg_Z),
	.B(sticky_reset_reg_1z),
	.C(cpu_debug_mode_net),
	.D(ifu_expipe_req_branch_excpt_req_valid_net),
	.Y(ifu_emi_req_valid_1_Z)
);
defparam ifu_emi_req_valid_1.INIT=16'h0F0D;
// @29:12273
  CFG3 ifu_expipe_resp_valid_3_0 (
	.A(ifu_expipe_resp_valid_2_Z),
	.B(ifu_expipe_resp_valid_net_1),
	.C(iab_resp_empty),
	.Y(ifu_expipe_resp_valid_net)
);
defparam ifu_expipe_resp_valid_3_0.INIT=8'hCE;
// @29:12273
  CFG4 ifu_expipe_resp_access_mem_error_u (
	.A(iab_resp_empty),
	.B(cpu_i_resp_error_sel),
	.C(ifu_expipe_resp_access_mem_error_net_1),
	.D(cpu_i_resp_valid_sel),
	.Y(ifu_expipe_resp_access_mem_error_net)
);
defparam ifu_expipe_resp_access_mem_error_u.INIT=16'hF8F0;
// @29:12141
  CFG2 next_req_is_hword_high_only_0_sqmuxa (
	.A(un5_fetch_ptr_sel_i),
	.B(sticky_fence_reg_Z),
	.Y(next_req_is_hword_high_only_0_sqmuxa_Z)
);
defparam next_req_is_hword_high_only_0_sqmuxa.INIT=4'h8;
// @29:12093
  CFG2 branch_req_no_fence_i (
	.A(ifu_expipe_req_branch_excpt_req_valid_net),
	.B(ifu_expipe_req_branch_excpt_req_fenci_net),
	.Y(branch_req_no_fence_i_Z)
);
defparam branch_req_no_fence_i.INIT=4'h2;
// @29:12092
  CFG2 branch_req_fence_i (
	.A(ifu_expipe_req_branch_excpt_req_valid_net),
	.B(ifu_expipe_req_branch_excpt_req_fenci_net),
	.Y(branch_req_fence_i_Z)
);
defparam branch_req_fence_i.INIT=4'h8;
// @29:12218
  CFG2 un1_next_iab_rd_alignment_0_sqmuxa_i_o2 (
	.A(iab_resp_hword_high_only),
	.B(last_iab_rd_alignment_Z),
	.Y(un1_next_iab_rd_alignment_0_sqmuxa_i_o2_1z)
);
defparam un1_next_iab_rd_alignment_0_sqmuxa_i_o2.INIT=4'hE;
// @29:12191
  CFG2 req_flush (
	.A(ifu_expipe_req_branch_excpt_req_valid_net),
	.B(ifu_expipe_req_flush),
	.Y(req_flush_Z)
);
defparam req_flush.INIT=4'hE;
// @29:12191
  CFG2 un1_req_flush (
	.A(last_iab_rd_alignment15_Z),
	.B(req_flush_Z),
	.Y(un1_req_flush_Z)
);
defparam un1_req_flush.INIT=4'hE;
// @29:11924
  CFG3 sticky_branch_reg_RNI1E2KE (
	.A(sticky_reset_reg_1z),
	.B(ifu_expipe_req_branch_excpt_req_valid_net),
	.C(sticky_branch_reg_Z),
	.Y(un5_fetch_ptr_sel_i)
);
defparam sticky_branch_reg_RNI1E2KE.INIT=8'h01;
// @29:12333
  CFG3 un1_ifu_expipe_resp_next_vaddr (
	.A(un7_iab_readylto1),
	.B(un7_iab_readylt1),
	.C(ifu_expipe_req_branch_excpt_req_valid_net),
	.Y(un1_ifu_expipe_resp_next_vaddr_Z)
);
defparam un1_ifu_expipe_resp_next_vaddr.INIT=8'hF1;
// @29:12161
  CFG4 iab_ready (
	.A(num_emi_req_os[1]),
	.B(un7_iab_readylto1),
	.C(un7_iab_readylt1),
	.D(num_emi_req_os[0]),
	.Y(iab_ready_Z)
);
defparam iab_ready.INIT=16'h153F;
// @29:12273
  CFG3 ifu_expipe_resp_ireg_sn_N_7_mux_i_0 (
	.A(cpu_i_resp_valid_sel),
	.B(emi_resp_head_uncompressed_full_Z),
	.C(iab_resp_empty),
	.Y(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z)
);
defparam ifu_expipe_resp_ireg_sn_N_7_mux_i_0.INIT=8'hDF;
// @29:12218
  CFG3 un1_next_iab_rd_alignment_1_sqmuxa_i_m2 (
	.A(iab_req_empty),
	.B(iab_resp_empty),
	.C(cpu_i_resp_valid_sel),
	.Y(N_236)
);
defparam un1_next_iab_rd_alignment_1_sqmuxa_i_m2.INIT=8'hD1;
// @29:12126
  CFG4 \next_req_fetch_ptr[4]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI54AR73_S[4]),
	.C(cpu_d_req_addr_net[4]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[4])
);
defparam \next_req_fetch_ptr[4] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[5]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI213FA4_S[5]),
	.C(cpu_d_req_addr_net[5]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[5])
);
defparam \next_req_fetch_ptr[5] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[6]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI21S2D5_S[6]),
	.C(cpu_d_req_addr_net[6]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[6])
);
defparam \next_req_fetch_ptr[6] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[15]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI7IIMTF_S_0),
	.C(cpu_d_req_addr_net[15]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[15])
);
defparam \next_req_fetch_ptr[15] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[16]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIQCVF4H_S[16]),
	.C(cpu_d_req_addr_net[16]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[16])
);
defparam \next_req_fetch_ptr[16] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[21]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIGE5F6N_S[21]),
	.C(cpu_d_req_addr_net[21]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[21])
);
defparam \next_req_fetch_ptr[21] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[22]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIQ2L8DO_S[22]),
	.C(cpu_d_req_addr_net[22]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[22])
);
defparam \next_req_fetch_ptr[22] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[25]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIAI4L1S_S[25]),
	.C(cpu_d_req_addr_net[25]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[25])
);
defparam \next_req_fetch_ptr[25] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[10]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNILRJNR9_S[10]),
	.C(cpu_d_req_addr_net[10]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[10])
);
defparam \next_req_fetch_ptr[10] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[12]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI0LCA9C_S[12]),
	.C(cpu_d_req_addr_net[12]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[12])
);
defparam \next_req_fetch_ptr[12] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[14]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNINQ5TME_S[14]),
	.C(cpu_d_req_addr_net[14]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[14])
);
defparam \next_req_fetch_ptr[14] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[3]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIBAH752_S[3]),
	.C(cpu_d_req_addr_net[3]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[3])
);
defparam \next_req_fetch_ptr[3] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[29]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIK75RS01_S_0),
	.C(cpu_d_req_addr_net[29]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[29])
);
defparam \next_req_fetch_ptr[29] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[8]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIBAEAI7_S[8]),
	.C(cpu_d_req_addr_net[8]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[8])
);
defparam \next_req_fetch_ptr[8] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[30]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIRRNK321_S_0),
	.C(cpu_d_req_addr_net[30]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[30])
);
defparam \next_req_fetch_ptr[30] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[7]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI54LMF6_S[7]),
	.C(cpu_d_req_addr_net[7]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[7])
);
defparam \next_req_fetch_ptr[7] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[27]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIPM48FU_S[27]),
	.C(cpu_d_req_addr_net[27]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[27])
);
defparam \next_req_fetch_ptr[27] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[11]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIP60H2B_S_0),
	.C(cpu_d_req_addr_net[11]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[11])
);
defparam \next_req_fetch_ptr[11] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[31]  (
	.A(sticky_reset_reg_1z),
	.B(next_req_fetch_ptr_RNO_S[31]),
	.C(cpu_d_req_addr_net[31]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[31])
);
defparam \next_req_fetch_ptr[31] .INIT=16'hEEFA;
// @29:12126
  CFG4 \next_req_fetch_ptr[9]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIKJ7UK8_S[9]),
	.C(cpu_d_req_addr_net[9]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[9])
);
defparam \next_req_fetch_ptr[9] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[28]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNILTK1MV_S_0),
	.C(cpu_d_req_addr_net[28]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[28])
);
defparam \next_req_fetch_ptr[28] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[13]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIA6P3GD_S[13]),
	.C(cpu_d_req_addr_net[13]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[13])
);
defparam \next_req_fetch_ptr[13] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[20]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI9TLLVL_S[20]),
	.C(cpu_d_req_addr_net[20]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[20])
);
defparam \next_req_fetch_ptr[20] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[24]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNINKKRQQ_S_0),
	.C(cpu_d_req_addr_net[24]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[24])
);
defparam \next_req_fetch_ptr[24] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[26]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI0JKE8T_S[26]),
	.C(cpu_d_req_addr_net[26]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[26])
);
defparam \next_req_fetch_ptr[26] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[23]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI7Q42KP_S_0),
	.C(cpu_d_req_addr_net[23]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[23])
);
defparam \next_req_fetch_ptr[23] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[19]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI5F6SOK_S[19]),
	.C(cpu_d_req_addr_net[19]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[19])
);
defparam \next_req_fetch_ptr[19] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[18]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNI9BP2IJ_S[18]),
	.C(cpu_d_req_addr_net[18]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[18])
);
defparam \next_req_fetch_ptr[18] .INIT=16'h4450;
// @29:12126
  CFG4 \next_req_fetch_ptr[17]  (
	.A(sticky_reset_reg_1z),
	.B(buff_entry_addr_req_2__RNIGAC9BI_S_0),
	.C(cpu_d_req_addr_net[17]),
	.D(un5_fetch_ptr_sel_i),
	.Y(ahb_i_req_addr_net[17])
);
defparam \next_req_fetch_ptr[17] .INIT=16'h4450;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_0_m2_1[9]  (
	.A(ram0_9),
	.B(ram1_9),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(N_254_1)
);
defparam \ifu_expipe_resp_ireg_0_m2_1[9] .INIT=16'h0C0A;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_1_m2_1[25]  (
	.A(ram1_9),
	.B(ram2_9),
	.C(buff_resp_rd_ptr[1]),
	.D(buff_resp_rd_ptr[0]),
	.Y(N_237_1)
);
defparam \ifu_expipe_resp_ireg_1_m2_1[25] .INIT=16'h0C0A;
// @29:12101
  CFG4 fence_i_hold_2 (
	.A(ifu_expipe_req_flush),
	.B(branch_req_fence_i_Z),
	.C(fence_i_hold_Z),
	.D(ifu_expipe_req_fenci_proceed_net),
	.Y(fence_i_hold_2_Z)
);
defparam fence_i_hold_2.INIT=16'h0054;
// @29:12033
  CFG3 ifu_expipe_req_branch_excpt_req_ready_a0_1 (
	.A(iab_ready_Z),
	.B(i_trx_os_buff_ready),
	.C(cpu_debug_mode_net),
	.Y(ifu_expipe_req_branch_excpt_req_ready_a0_1_Z)
);
defparam ifu_expipe_req_branch_excpt_req_ready_a0_1.INIT=8'h08;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_1_a2_4[25]  (
	.A(iab_resp_empty),
	.B(iab_resp_hword_high_only),
	.C(last_iab_rd_alignment_Z),
	.D(iab_req_empty),
	.Y(N_286)
);
defparam \ifu_expipe_resp_ireg_1_a2_4[25] .INIT=16'h0001;
// @29:12218
  CFG4 iab_resp_alloc (
	.A(num_emi_req_os[1]),
	.B(num_emi_req_os[0]),
	.C(no_flush_req_os),
	.D(cpu_i_resp_valid_sel),
	.Y(iab_resp_alloc_Z)
);
defparam iab_resp_alloc.INIT=16'hEF00;
// @29:12118
  CFG3 \fetch_ptr_sel_1[0]  (
	.A(sticky_reset_reg_1z),
	.B(ifu_expipe_req_branch_excpt_req_valid_net),
	.C(sticky_branch_reg_Z),
	.Y(fetch_ptr_sel_1_Z[0])
);
defparam \fetch_ptr_sel_1[0] .INIT=8'h54;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[1]  (
	.A(next_req_fetch_ptr_Z[1]),
	.B(un1_next_iab_rd_alignment_0_sqmuxa_i_o2_1z),
	.C(un1_ifu_expipe_resp_next_vaddr_Z),
	.Y(ifu_expipe_resp_next_vaddr_net[1])
);
defparam \ifu_expipe_resp_next_vaddr[1] .INIT=8'hAC;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_0_m2[9]  (
	.A(ram2_9),
	.B(buff_resp_rd_ptr[1]),
	.C(N_254_1),
	.Y(N_254)
);
defparam \ifu_expipe_resp_ireg_0_m2[9] .INIT=8'hF8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_1_m2[25]  (
	.A(ram0_9),
	.B(buff_resp_rd_ptr[1]),
	.C(N_237_1),
	.Y(N_237)
);
defparam \ifu_expipe_resp_ireg_1_m2[25] .INIT=8'hF8;
// @29:12033
  CFG3 ifu_expipe_req_branch_excpt_req_ready_a0_0 (
	.A(req_masked[1]),
	.B(hipri_req_ptr_0),
	.C(ifu_expipe_req_branch_excpt_req_ready_a0_1_Z),
	.Y(ifu_expipe_req_branch_excpt_req_ready_a0_0_Z)
);
defparam ifu_expipe_req_branch_excpt_req_ready_a0_0.INIT=8'h70;
  CFG3 last_iab_rd_alignment_4_iv_i_RNO (
	.A(N_227_i),
	.B(un1_next_iab_rd_alignment_0_sqmuxa_i_o2_1z),
	.C(N_226_i),
	.Y(N_1299_tz)
);
defparam last_iab_rd_alignment_4_iv_i_RNO.INIT=8'hF1;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_1_a2_0_2[25]  (
	.A(iab_resp_empty),
	.B(cpu_i_resp_valid_sel),
	.C(N_284),
	.D(N_225_i),
	.Y(N_265_2)
);
defparam \ifu_expipe_resp_ireg_1_a2_0_2[25] .INIT=16'h1050;
// @29:12170
  CFG2 un8_emi_resp_head_compressed (
	.A(cpu_i_resp_rd_data_sel[16]),
	.B(cpu_i_resp_rd_data_sel[17]),
	.Y(un8_emi_resp_head_compressed_Z)
);
defparam un8_emi_resp_head_compressed.INIT=4'h8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_1[15]  (
	.A(cpu_i_resp_rd_data_sel[31]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[15]),
	.Y(N_157)
);
defparam \ifu_expipe_resp_ireg_1[15] .INIT=8'hB8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_1[14]  (
	.A(cpu_i_resp_rd_data_sel[30]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[14]),
	.Y(N_156)
);
defparam \ifu_expipe_resp_ireg_1[14] .INIT=8'hB8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_1[13]  (
	.A(cpu_i_resp_rd_data_sel[29]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[13]),
	.Y(N_155)
);
defparam \ifu_expipe_resp_ireg_1[13] .INIT=8'hB8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_1[12]  (
	.A(cpu_i_resp_rd_data_sel[28]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[12]),
	.Y(N_154)
);
defparam \ifu_expipe_resp_ireg_1[12] .INIT=8'hB8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_1[10]  (
	.A(cpu_i_resp_rd_data_sel[26]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[10]),
	.Y(N_152)
);
defparam \ifu_expipe_resp_ireg_1[10] .INIT=8'hB8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_1[8]  (
	.A(cpu_i_resp_rd_data_sel[24]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[8]),
	.Y(N_150)
);
defparam \ifu_expipe_resp_ireg_1[8] .INIT=8'hB8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_1[7]  (
	.A(cpu_i_resp_rd_data_sel[23]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[7]),
	.Y(N_149)
);
defparam \ifu_expipe_resp_ireg_1[7] .INIT=8'hB8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_1[6]  (
	.A(cpu_i_resp_rd_data_sel[22]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[6]),
	.Y(N_148)
);
defparam \ifu_expipe_resp_ireg_1[6] .INIT=8'hB8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_1[5]  (
	.A(cpu_i_resp_rd_data_sel[21]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[5]),
	.Y(N_147)
);
defparam \ifu_expipe_resp_ireg_1[5] .INIT=8'hB8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_1[4]  (
	.A(cpu_i_resp_rd_data_sel[20]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[4]),
	.Y(N_146)
);
defparam \ifu_expipe_resp_ireg_1[4] .INIT=8'hB8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_1[1]  (
	.A(cpu_i_resp_rd_data_sel[17]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[1]),
	.Y(N_143)
);
defparam \ifu_expipe_resp_ireg_1[1] .INIT=8'hB8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_1[0]  (
	.A(cpu_i_resp_rd_data_sel[16]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[0]),
	.Y(N_142)
);
defparam \ifu_expipe_resp_ireg_1[0] .INIT=8'hB8;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_0_m2[2]  (
	.A(cpu_i_resp_rd_data_sel[18]),
	.B(emi_resp_head_uncompressed_full_Z),
	.C(iab_resp_hword_high_only),
	.D(cpu_i_resp_rd_data_sel[2]),
	.Y(N_255)
);
defparam \ifu_expipe_resp_ireg_0_m2[2] .INIT=16'hEF20;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_0_m2[11]  (
	.A(cpu_i_resp_rd_data_sel[27]),
	.B(emi_resp_head_uncompressed_full_Z),
	.C(iab_resp_hword_high_only),
	.D(cpu_i_resp_rd_data_sel[11]),
	.Y(N_257)
);
defparam \ifu_expipe_resp_ireg_0_m2[11] .INIT=16'hEF20;
// @29:12273
  CFG3 ifu_expipe_resp_access_misalign_error (
	.A(ifu_expipe_resp_ireg_vaddr_net[0]),
	.B(cpu_i_resp_valid_sel),
	.C(iab_resp_empty),
	.Y(ifu_expipe_resp_access_misalign_error_net)
);
defparam ifu_expipe_resp_access_misalign_error.INIT=8'h8A;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_1[3]  (
	.A(cpu_i_resp_rd_data_sel[19]),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[3]),
	.Y(N_145)
);
defparam \ifu_expipe_resp_ireg_1[3] .INIT=8'hB8;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_0_m2_0[9]  (
	.A(cpu_i_resp_rd_data_sel[25]),
	.B(emi_resp_head_uncompressed_full_Z),
	.C(iab_resp_hword_high_only),
	.D(cpu_i_resp_rd_data_sel[9]),
	.Y(N_256)
);
defparam \ifu_expipe_resp_ireg_0_m2_0[9] .INIT=16'hEF20;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_1_a2_1[21]  (
	.A(iab_resp_empty),
	.B(cpu_i_resp_valid_sel),
	.C(cpu_i_resp_rd_data_sel[21]),
	.D(emi_resp_head_uncompressed_full_Z),
	.Y(N_270)
);
defparam \ifu_expipe_resp_ireg_1_a2_1[21] .INIT=16'h8000;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_1_a2_1[25]  (
	.A(iab_resp_empty),
	.B(cpu_i_resp_valid_sel),
	.C(cpu_i_resp_rd_data_sel[25]),
	.D(emi_resp_head_uncompressed_full_Z),
	.Y(N_266)
);
defparam \ifu_expipe_resp_ireg_1_a2_1[25] .INIT=16'h8000;
// @29:12172
  CFG4 emi_resp_head_uncompressed_full (
	.A(last_iab_rd_alignment_Z),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[1]),
	.D(cpu_i_resp_rd_data_sel[0]),
	.Y(emi_resp_head_uncompressed_full_Z)
);
defparam emi_resp_head_uncompressed_full.INIT=16'h1000;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[11]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[11]),
	.C(ifu_expipe_resp_ireg_vaddr_net[11]),
	.Y(ifu_expipe_resp_next_vaddr_net[11])
);
defparam \ifu_expipe_resp_next_vaddr[11] .INIT=8'hD8;
// @29:12333
  CFG4 \ifu_expipe_resp_next_vaddr[20]  (
	.A(sticky_reset_reg_1z),
	.B(ifu_expipe_resp_ireg_vaddr_net[20]),
	.C(un1_ifu_expipe_resp_next_vaddr_Z),
	.D(N_77),
	.Y(ifu_expipe_resp_next_vaddr_net[20])
);
defparam \ifu_expipe_resp_next_vaddr[20] .INIT=16'h5C0C;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[8]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[8]),
	.C(ifu_expipe_resp_ireg_vaddr_net[8]),
	.Y(ifu_expipe_resp_next_vaddr_net[8])
);
defparam \ifu_expipe_resp_next_vaddr[8] .INIT=8'hD8;
// @29:12333
  CFG4 \ifu_expipe_resp_next_vaddr[7]  (
	.A(sticky_reset_reg_1z),
	.B(ifu_expipe_resp_ireg_vaddr_net[7]),
	.C(un1_ifu_expipe_resp_next_vaddr_Z),
	.D(N_64),
	.Y(ifu_expipe_resp_next_vaddr_net[7])
);
defparam \ifu_expipe_resp_next_vaddr[7] .INIT=16'h5C0C;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[30]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[30]),
	.C(ifu_expipe_resp_ireg_vaddr_net[30]),
	.Y(ifu_expipe_resp_next_vaddr_net[30])
);
defparam \ifu_expipe_resp_next_vaddr[30] .INIT=8'hD8;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[12]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[12]),
	.C(ifu_expipe_resp_ireg_vaddr_net[12]),
	.Y(ifu_expipe_resp_next_vaddr_net[12])
);
defparam \ifu_expipe_resp_next_vaddr[12] .INIT=8'hD8;
// @29:12333
  CFG4 \ifu_expipe_resp_next_vaddr[9]  (
	.A(sticky_reset_reg_1z),
	.B(ifu_expipe_resp_ireg_vaddr_net[9]),
	.C(un1_ifu_expipe_resp_next_vaddr_Z),
	.D(N_66),
	.Y(ifu_expipe_resp_next_vaddr_net[9])
);
defparam \ifu_expipe_resp_next_vaddr[9] .INIT=16'h5C0C;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[3]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[3]),
	.C(ifu_expipe_resp_ireg_vaddr_net[3]),
	.Y(ifu_expipe_resp_next_vaddr_net[3])
);
defparam \ifu_expipe_resp_next_vaddr[3] .INIT=8'hD8;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[4]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[4]),
	.C(ifu_expipe_resp_ireg_vaddr_net[4]),
	.Y(ifu_expipe_resp_next_vaddr_net[4])
);
defparam \ifu_expipe_resp_next_vaddr[4] .INIT=8'hD8;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[5]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[5]),
	.C(ifu_expipe_resp_ireg_vaddr_net[5]),
	.Y(ifu_expipe_resp_next_vaddr_net[5])
);
defparam \ifu_expipe_resp_next_vaddr[5] .INIT=8'hD8;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[6]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[6]),
	.C(ifu_expipe_resp_ireg_vaddr_net[6]),
	.Y(ifu_expipe_resp_next_vaddr_net[6])
);
defparam \ifu_expipe_resp_next_vaddr[6] .INIT=8'hD8;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[10]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[10]),
	.C(ifu_expipe_resp_ireg_vaddr_net[10]),
	.Y(ifu_expipe_resp_next_vaddr_net[10])
);
defparam \ifu_expipe_resp_next_vaddr[10] .INIT=8'hD8;
// @29:12333
  CFG4 \ifu_expipe_resp_next_vaddr[13]  (
	.A(sticky_reset_reg_1z),
	.B(ifu_expipe_resp_ireg_vaddr_net[13]),
	.C(un1_ifu_expipe_resp_next_vaddr_Z),
	.D(N_70),
	.Y(ifu_expipe_resp_next_vaddr_net[13])
);
defparam \ifu_expipe_resp_next_vaddr[13] .INIT=16'h5C0C;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[15]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[15]),
	.C(ifu_expipe_resp_ireg_vaddr_net[15]),
	.Y(ifu_expipe_resp_next_vaddr_net[15])
);
defparam \ifu_expipe_resp_next_vaddr[15] .INIT=8'hD8;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[16]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[16]),
	.C(ifu_expipe_resp_ireg_vaddr_net[16]),
	.Y(ifu_expipe_resp_next_vaddr_net[16])
);
defparam \ifu_expipe_resp_next_vaddr[16] .INIT=8'hD8;
// @29:12333
  CFG4 \ifu_expipe_resp_next_vaddr[17]  (
	.A(sticky_reset_reg_1z),
	.B(ifu_expipe_resp_ireg_vaddr_net[17]),
	.C(un1_ifu_expipe_resp_next_vaddr_Z),
	.D(N_74),
	.Y(ifu_expipe_resp_next_vaddr_net[17])
);
defparam \ifu_expipe_resp_next_vaddr[17] .INIT=16'h5C0C;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[21]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[21]),
	.C(ifu_expipe_resp_ireg_vaddr_net[21]),
	.Y(ifu_expipe_resp_next_vaddr_net[21])
);
defparam \ifu_expipe_resp_next_vaddr[21] .INIT=8'hD8;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[22]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[22]),
	.C(ifu_expipe_resp_ireg_vaddr_net[22]),
	.Y(ifu_expipe_resp_next_vaddr_net[22])
);
defparam \ifu_expipe_resp_next_vaddr[22] .INIT=8'hD8;
// @29:12333
  CFG4 \ifu_expipe_resp_next_vaddr[23]  (
	.A(sticky_reset_reg_1z),
	.B(ifu_expipe_resp_ireg_vaddr_net[23]),
	.C(un1_ifu_expipe_resp_next_vaddr_Z),
	.D(N_80),
	.Y(ifu_expipe_resp_next_vaddr_net[23])
);
defparam \ifu_expipe_resp_next_vaddr[23] .INIT=16'h5C0C;
// @29:12333
  CFG4 \ifu_expipe_resp_next_vaddr[24]  (
	.A(sticky_reset_reg_1z),
	.B(ifu_expipe_resp_ireg_vaddr_net[24]),
	.C(un1_ifu_expipe_resp_next_vaddr_Z),
	.D(N_81),
	.Y(ifu_expipe_resp_next_vaddr_net[24])
);
defparam \ifu_expipe_resp_next_vaddr[24] .INIT=16'h5C0C;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[25]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[25]),
	.C(ifu_expipe_resp_ireg_vaddr_net[25]),
	.Y(ifu_expipe_resp_next_vaddr_net[25])
);
defparam \ifu_expipe_resp_next_vaddr[25] .INIT=8'hD8;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[26]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[26]),
	.C(ifu_expipe_resp_ireg_vaddr_net[26]),
	.Y(ifu_expipe_resp_next_vaddr_net[26])
);
defparam \ifu_expipe_resp_next_vaddr[26] .INIT=8'hD8;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[27]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[27]),
	.C(ifu_expipe_resp_ireg_vaddr_net[27]),
	.Y(ifu_expipe_resp_next_vaddr_net[27])
);
defparam \ifu_expipe_resp_next_vaddr[27] .INIT=8'hD8;
// @29:12333
  CFG4 \ifu_expipe_resp_next_vaddr[28]  (
	.A(sticky_reset_reg_1z),
	.B(ifu_expipe_resp_ireg_vaddr_net[28]),
	.C(un1_ifu_expipe_resp_next_vaddr_Z),
	.D(N_85),
	.Y(ifu_expipe_resp_next_vaddr_net[28])
);
defparam \ifu_expipe_resp_next_vaddr[28] .INIT=16'h5C0C;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[29]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[29]),
	.C(ifu_expipe_resp_ireg_vaddr_net[29]),
	.Y(ifu_expipe_resp_next_vaddr_net[29])
);
defparam \ifu_expipe_resp_next_vaddr[29] .INIT=8'hD8;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[31]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[31]),
	.C(ifu_expipe_resp_ireg_vaddr_net[31]),
	.Y(ifu_expipe_resp_next_vaddr_net[31])
);
defparam \ifu_expipe_resp_next_vaddr[31] .INIT=8'hD8;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[14]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[14]),
	.C(ifu_expipe_resp_ireg_vaddr_net[14]),
	.Y(ifu_expipe_resp_next_vaddr_net[14])
);
defparam \ifu_expipe_resp_next_vaddr[14] .INIT=8'hD8;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[18]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[18]),
	.C(ifu_expipe_resp_ireg_vaddr_net[18]),
	.Y(ifu_expipe_resp_next_vaddr_net[18])
);
defparam \ifu_expipe_resp_next_vaddr[18] .INIT=8'hD8;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[19]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[19]),
	.C(ifu_expipe_resp_ireg_vaddr_net[19]),
	.Y(ifu_expipe_resp_next_vaddr_net[19])
);
defparam \ifu_expipe_resp_next_vaddr[19] .INIT=8'hD8;
// @29:12173
  CFG4 emi_resp_head_uncompressed_half (
	.A(last_iab_rd_alignment_Z),
	.B(iab_resp_hword_high_only),
	.C(cpu_i_resp_rd_data_sel[17]),
	.D(cpu_i_resp_rd_data_sel[16]),
	.Y(emi_resp_head_uncompressed_half_Z)
);
defparam emi_resp_head_uncompressed_half.INIT=16'hE000;
// @29:12218
  CFG2 un1_next_iab_rd_alignment_1_sqmuxa_i_a2 (
	.A(un10_buff_resp_head_compressed),
	.B(iab_resp_empty),
	.Y(N_263)
);
defparam un1_next_iab_rd_alignment_1_sqmuxa_i_a2.INIT=4'h2;
// @29:792
  CFG4 iab_resp_complete_1_0_RNO (
	.A(cpu_i_resp_rd_data_sel[0]),
	.B(un8_emi_resp_head_compressed_Z),
	.C(un1_next_iab_rd_alignment_0_sqmuxa_i_o2_1z),
	.D(cpu_i_resp_rd_data_sel[1]),
	.Y(un1_ifu_expipe_resp_compressed[0])
);
defparam iab_resp_complete_1_0_RNO.INIT=16'hC5CF;
// @29:12218
  CFG4 un1_next_iab_rd_alignment_0_sqmuxa_i_m2 (
	.A(un15_buff_resp_head_compressed),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[0]),
	.D(cpu_i_resp_rd_data_sel[1]),
	.Y(N_239)
);
defparam un1_next_iab_rd_alignment_0_sqmuxa_i_m2.INIT=16'h1DDD;
// @29:12126
  CFG4 \next_req_fetch_ptr[2]  (
	.A(cpu_d_req_addr_net[2]),
	.B(un5_fetch_ptr_sel_i),
	.C(sticky_reset_reg_1z),
	.D(buff_entry_addr_req_2__RNIKJOJ21_Y[2]),
	.Y(ahb_i_req_addr_net[2])
);
defparam \next_req_fetch_ptr[2] .INIT=16'h020E;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[0]  (
	.A(next_req_fetch_ptr[0]),
	.B(ifu_expipe_resp_ireg_vaddr_net[0]),
	.C(un1_ifu_expipe_resp_next_vaddr_Z),
	.Y(ifu_expipe_resp_next_vaddr_net[0])
);
defparam \ifu_expipe_resp_next_vaddr[0] .INIT=8'hAC;
// @29:12126
  CFG4 \next_req_fetch_ptr[1]  (
	.A(cpu_d_req_addr_net[1]),
	.B(un5_fetch_ptr_sel_i),
	.C(sticky_reset_reg_1z),
	.D(req_fetch_ptr[1]),
	.Y(next_req_fetch_ptr_Z[1])
);
defparam \next_req_fetch_ptr[1] .INIT=16'h0E02;
// @29:12126
  CFG4 next_req_is_hword_high_only_u (
	.A(fetch_ptr_sel_1_Z[0]),
	.B(next_req_is_hword_high_only_0_sqmuxa_Z),
	.C(req_fetch_ptr[1]),
	.D(cpu_d_req_addr_net[1]),
	.Y(next_req_is_hword_high_only)
);
defparam next_req_is_hword_high_only_u.INIT=16'hE2C0;
// @29:12218
  CFG2 iab_resp_complete_1_0 (
	.A(un1_ifu_expipe_resp_compressed[0]),
	.B(cpu_i_resp_valid_sel),
	.Y(iab_resp_complete_1_0_Z)
);
defparam iab_resp_complete_1_0.INIT=4'h4;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_1_a2_0_2[21]  (
	.A(un10_buff_resp_head_compressed),
	.B(un1_next_iab_rd_alignment_0_sqmuxa_i_o2_1z),
	.C(resp_count[1]),
	.D(iab_resp_empty),
	.Y(N_264_2)
);
defparam \ifu_expipe_resp_ireg_1_a2_0_2[21] .INIT=16'h0080;
// @29:12199
  CFG4 last_iab_rd_alignment_4_iv_i (
	.A(last_iab_rd_alignment15_Z),
	.B(N_1299_tz),
	.C(req_flush_Z),
	.D(next_req_fetch_ptr_Z[1]),
	.Y(last_iab_rd_alignment_4_iv_i_Z)
);
defparam last_iab_rd_alignment_4_iv_i.INIT=16'h7707;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[19]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[19]),
	.C(iab_resp_empty),
	.Y(N_211_2)
);
defparam \ifu_expipe_resp_ireg_3_2[19] .INIT=8'h80;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[18]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[18]),
	.C(iab_resp_empty),
	.Y(N_210_2)
);
defparam \ifu_expipe_resp_ireg_3_2[18] .INIT=8'h80;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[22]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[22]),
	.C(iab_resp_empty),
	.Y(N_214_2)
);
defparam \ifu_expipe_resp_ireg_3_2[22] .INIT=8'h80;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[20]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[20]),
	.C(iab_resp_empty),
	.Y(N_212_2)
);
defparam \ifu_expipe_resp_ireg_3_2[20] .INIT=8'h80;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[17]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[17]),
	.C(iab_resp_empty),
	.Y(N_209_2)
);
defparam \ifu_expipe_resp_ireg_3_2[17] .INIT=8'h80;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[23]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[23]),
	.C(iab_resp_empty),
	.Y(N_215_2)
);
defparam \ifu_expipe_resp_ireg_3_2[23] .INIT=8'h80;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[30]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[30]),
	.C(iab_resp_empty),
	.Y(N_222_2)
);
defparam \ifu_expipe_resp_ireg_3_2[30] .INIT=8'h80;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[28]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[28]),
	.C(iab_resp_empty),
	.Y(N_220_2)
);
defparam \ifu_expipe_resp_ireg_3_2[28] .INIT=8'h80;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[31]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[31]),
	.C(iab_resp_empty),
	.Y(N_223_2)
);
defparam \ifu_expipe_resp_ireg_3_2[31] .INIT=8'h80;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[27]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[27]),
	.C(iab_resp_empty),
	.Y(N_219_2)
);
defparam \ifu_expipe_resp_ireg_3_2[27] .INIT=8'h80;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[16]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[16]),
	.C(iab_resp_empty),
	.Y(N_208_2)
);
defparam \ifu_expipe_resp_ireg_3_2[16] .INIT=8'h80;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[24]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[24]),
	.C(iab_resp_empty),
	.Y(N_216_2)
);
defparam \ifu_expipe_resp_ireg_3_2[24] .INIT=8'h80;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[26]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[26]),
	.C(iab_resp_empty),
	.Y(N_218_2)
);
defparam \ifu_expipe_resp_ireg_3_2[26] .INIT=8'h80;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_3_2[29]  (
	.A(cpu_i_resp_valid_sel),
	.B(cpu_i_resp_rd_data_sel[29]),
	.C(iab_resp_empty),
	.Y(N_221_2)
);
defparam \ifu_expipe_resp_ireg_3_2[29] .INIT=8'h80;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_0_o2[11]  (
	.A(iab_req_empty),
	.B(un10_buff_resp_head_compressed),
	.C(resp_count[0]),
	.D(resp_count[1]),
	.Y(N_233)
);
defparam \ifu_expipe_resp_ireg_0_o2[11] .INIT=16'hDDD1;
// @29:12333
  CFG3 \ifu_expipe_resp_next_vaddr[2]  (
	.A(un1_ifu_expipe_resp_next_vaddr_Z),
	.B(ahb_i_req_addr_net[2]),
	.C(ifu_expipe_resp_ireg_vaddr_net[2]),
	.Y(ifu_expipe_resp_next_vaddr_net[2])
);
defparam \ifu_expipe_resp_next_vaddr[2] .INIT=8'hD8;
// @29:12218
  CFG4 iab_resp_complete_0 (
	.A(cpu_i_resp_valid_sel),
	.B(un15_buff_resp_head_compressed),
	.C(N_225_i),
	.D(N_284),
	.Y(N_270_0)
);
defparam iab_resp_complete_0.INIT=16'h8CAF;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg_0_a2_2[11]  (
	.A(iab_resp_empty),
	.B(N_233),
	.C(un1_next_iab_rd_alignment_0_sqmuxa_i_o2_1z),
	.Y(N_288)
);
defparam \ifu_expipe_resp_ireg_0_a2_2[11] .INIT=8'h40;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_1_0[21]  (
	.A(N_230),
	.B(N_270),
	.C(N_250),
	.D(N_264_2),
	.Y(ifu_expipe_resp_ireg_1_0_Z[21])
);
defparam \ifu_expipe_resp_ireg_1_0[21] .INIT=16'hECCC;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_1_0[25]  (
	.A(N_230),
	.B(N_266),
	.C(N_237),
	.D(N_264_2),
	.Y(ifu_expipe_resp_ireg_1_0_Z[25])
);
defparam \ifu_expipe_resp_ireg_1_0[25] .INIT=16'hECCC;
// @29:12278
  CFG4 ifu_expipe_resp_valid_2 (
	.A(N_228),
	.B(req_flush_Z),
	.C(no_flush_req_os),
	.D(iab_head_uncompressed_full),
	.Y(ifu_expipe_resp_valid_2_Z)
);
defparam ifu_expipe_resp_valid_2.INIT=16'h3010;
// @29:12201
  CFG4 last_iab_rd_alignment_4_iv_i_RNO_1 (
	.A(un1_next_iab_rd_alignment_0_sqmuxa_i_o2_1z),
	.B(N_263),
	.C(ifu_expipe_resp_ready_net),
	.D(N_236),
	.Y(N_226_i)
);
defparam last_iab_rd_alignment_4_iv_i_RNO_1.INIT=16'h2000;
// @29:12201
  CFG4 last_iab_rd_alignment_4_iv_i_RNO_0 (
	.A(un1_next_iab_rd_alignment_0_sqmuxa_i_o2_1z),
	.B(N_239),
	.C(ifu_expipe_resp_ready_net),
	.D(N_236),
	.Y(N_227_i)
);
defparam last_iab_rd_alignment_4_iv_i_RNO_0.INIT=16'h4000;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_1_1[21]  (
	.A(cpu_i_resp_rd_data_sel[5]),
	.B(ifu_expipe_resp_ireg_1_0_Z[21]),
	.C(iab_resp_empty),
	.D(N_230),
	.Y(ifu_expipe_resp_ireg_1_1_Z[21])
);
defparam \ifu_expipe_resp_ireg_1_1[21] .INIT=16'hCCCE;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_1_1[25]  (
	.A(cpu_i_resp_rd_data_sel[9]),
	.B(ifu_expipe_resp_ireg_1_0_Z[25]),
	.C(iab_resp_empty),
	.D(N_230),
	.Y(ifu_expipe_resp_ireg_1_1_Z[25])
);
defparam \ifu_expipe_resp_ireg_1_1[25] .INIT=16'hCCCE;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_0_0[2]  (
	.A(N_286),
	.B(N_288),
	.C(buff_entry_data_resp_1[18]),
	.D(N_244),
	.Y(ifu_expipe_resp_ireg_0_0_Z[2])
);
defparam \ifu_expipe_resp_ireg_0_0[2] .INIT=16'hEAC0;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_0_0[11]  (
	.A(N_286),
	.B(N_288),
	.C(buff_entry_data_resp_1[27]),
	.D(N_241),
	.Y(ifu_expipe_resp_ireg_0_0_Z[11])
);
defparam \ifu_expipe_resp_ireg_0_0[11] .INIT=16'hEAC0;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_0_0[9]  (
	.A(N_286),
	.B(N_288),
	.C(buff_entry_data_resp_1[25]),
	.D(N_254),
	.Y(ifu_expipe_resp_ireg_0_0_Z[9])
);
defparam \ifu_expipe_resp_ireg_0_0[9] .INIT=16'hEAC0;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3[1]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[1]),
	.D(iab_resp_data[1]),
	.Y(N_193)
);
defparam \ifu_expipe_resp_ireg_3[1] .INIT=16'hB380;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3[0]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[0]),
	.D(iab_resp_data[0]),
	.Y(N_192)
);
defparam \ifu_expipe_resp_ireg_3[0] .INIT=16'hB380;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[19]  (
	.A(iab_resp_empty),
	.B(iab_resp_data[19]),
	.C(N_230),
	.D(cpu_i_resp_rd_data_sel[3]),
	.Y(N_211_1)
);
defparam \ifu_expipe_resp_ireg_3_1[19] .INIT=16'h4540;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[18]  (
	.A(iab_resp_empty),
	.B(iab_resp_data[18]),
	.C(N_230),
	.D(cpu_i_resp_rd_data_sel[2]),
	.Y(N_210_1)
);
defparam \ifu_expipe_resp_ireg_3_1[18] .INIT=16'h4540;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[22]  (
	.A(iab_resp_empty),
	.B(iab_resp_data[22]),
	.C(N_230),
	.D(cpu_i_resp_rd_data_sel[6]),
	.Y(N_214_1)
);
defparam \ifu_expipe_resp_ireg_3_1[22] .INIT=16'h4540;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[20]  (
	.A(iab_resp_empty),
	.B(iab_resp_data[20]),
	.C(N_230),
	.D(cpu_i_resp_rd_data_sel[4]),
	.Y(N_212_1)
);
defparam \ifu_expipe_resp_ireg_3_1[20] .INIT=16'h4540;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[17]  (
	.A(iab_resp_empty),
	.B(iab_resp_data[17]),
	.C(N_230),
	.D(cpu_i_resp_rd_data_sel[1]),
	.Y(N_209_1)
);
defparam \ifu_expipe_resp_ireg_3_1[17] .INIT=16'h4540;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[23]  (
	.A(iab_resp_empty),
	.B(iab_resp_data[23]),
	.C(N_230),
	.D(cpu_i_resp_rd_data_sel[7]),
	.Y(N_215_1)
);
defparam \ifu_expipe_resp_ireg_3_1[23] .INIT=16'h4540;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[30]  (
	.A(iab_resp_empty),
	.B(iab_resp_data[30]),
	.C(N_230),
	.D(cpu_i_resp_rd_data_sel[14]),
	.Y(N_222_1)
);
defparam \ifu_expipe_resp_ireg_3_1[30] .INIT=16'h4540;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[28]  (
	.A(iab_resp_empty),
	.B(iab_resp_data[28]),
	.C(N_230),
	.D(cpu_i_resp_rd_data_sel[12]),
	.Y(N_220_1)
);
defparam \ifu_expipe_resp_ireg_3_1[28] .INIT=16'h4540;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[31]  (
	.A(iab_resp_empty),
	.B(iab_resp_data[31]),
	.C(N_230),
	.D(cpu_i_resp_rd_data_sel[15]),
	.Y(N_223_1)
);
defparam \ifu_expipe_resp_ireg_3_1[31] .INIT=16'h4540;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[27]  (
	.A(iab_resp_empty),
	.B(iab_resp_data[27]),
	.C(N_230),
	.D(cpu_i_resp_rd_data_sel[11]),
	.Y(N_219_1)
);
defparam \ifu_expipe_resp_ireg_3_1[27] .INIT=16'h4540;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[16]  (
	.A(iab_resp_empty),
	.B(iab_resp_data[16]),
	.C(N_230),
	.D(cpu_i_resp_rd_data_sel[0]),
	.Y(N_208_1)
);
defparam \ifu_expipe_resp_ireg_3_1[16] .INIT=16'h4540;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[24]  (
	.A(iab_resp_empty),
	.B(iab_resp_data[24]),
	.C(N_230),
	.D(cpu_i_resp_rd_data_sel[8]),
	.Y(N_216_1)
);
defparam \ifu_expipe_resp_ireg_3_1[24] .INIT=16'h4540;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[26]  (
	.A(iab_resp_empty),
	.B(iab_resp_data[26]),
	.C(N_230),
	.D(cpu_i_resp_rd_data_sel[10]),
	.Y(N_218_1)
);
defparam \ifu_expipe_resp_ireg_3_1[26] .INIT=16'h4540;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3_1[29]  (
	.A(iab_resp_empty),
	.B(iab_resp_data[29]),
	.C(N_230),
	.D(cpu_i_resp_rd_data_sel[13]),
	.Y(N_221_1)
);
defparam \ifu_expipe_resp_ireg_3_1[29] .INIT=16'h4540;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_1[21]  (
	.A(buff_entry_data_resp_1[21]),
	.B(un15_buff_resp_head_compressed),
	.C(N_265_2),
	.D(ifu_expipe_resp_ireg_1_1_Z[21]),
	.Y(ifu_expipe_resp_ireg_net[21])
);
defparam \ifu_expipe_resp_ireg_1[21] .INIT=16'hFF80;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_0[2]  (
	.A(ifu_expipe_resp_ireg_0_0_Z[2]),
	.B(N_255),
	.C(iab_resp_empty),
	.D(cpu_i_resp_valid_sel),
	.Y(ifu_expipe_resp_ireg_net[2])
);
defparam \ifu_expipe_resp_ireg_0[2] .INIT=16'hEAAA;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_0[11]  (
	.A(ifu_expipe_resp_ireg_0_0_Z[11]),
	.B(N_257),
	.C(iab_resp_empty),
	.D(cpu_i_resp_valid_sel),
	.Y(ifu_expipe_resp_ireg_net[11])
);
defparam \ifu_expipe_resp_ireg_0[11] .INIT=16'hEAAA;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_1[25]  (
	.A(buff_entry_data_resp_1[25]),
	.B(un15_buff_resp_head_compressed),
	.C(N_265_2),
	.D(ifu_expipe_resp_ireg_1_1_Z[25]),
	.Y(ifu_expipe_resp_ireg_net[25])
);
defparam \ifu_expipe_resp_ireg_1[25] .INIT=16'hFF80;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_0[9]  (
	.A(ifu_expipe_resp_ireg_0_0_Z[9]),
	.B(N_256),
	.C(iab_resp_empty),
	.D(cpu_i_resp_valid_sel),
	.Y(ifu_expipe_resp_ireg_net[9])
);
defparam \ifu_expipe_resp_ireg_0[9] .INIT=16'hEAAA;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3[15]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[15]),
	.D(iab_resp_data[15]),
	.Y(N_207)
);
defparam \ifu_expipe_resp_ireg_3[15] .INIT=16'hB380;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3[14]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[14]),
	.D(iab_resp_data[14]),
	.Y(N_206)
);
defparam \ifu_expipe_resp_ireg_3[14] .INIT=16'hB380;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3[13]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[13]),
	.D(iab_resp_data[13]),
	.Y(N_205)
);
defparam \ifu_expipe_resp_ireg_3[13] .INIT=16'hB380;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3[12]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[12]),
	.D(iab_resp_data[12]),
	.Y(N_204)
);
defparam \ifu_expipe_resp_ireg_3[12] .INIT=16'hB380;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3[10]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[10]),
	.D(iab_resp_data[10]),
	.Y(N_202)
);
defparam \ifu_expipe_resp_ireg_3[10] .INIT=16'hB380;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3[8]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[8]),
	.D(iab_resp_data[8]),
	.Y(N_200)
);
defparam \ifu_expipe_resp_ireg_3[8] .INIT=16'hB380;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3[7]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[7]),
	.D(iab_resp_data[7]),
	.Y(N_199)
);
defparam \ifu_expipe_resp_ireg_3[7] .INIT=16'hB380;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3[6]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[6]),
	.D(iab_resp_data[6]),
	.Y(N_198)
);
defparam \ifu_expipe_resp_ireg_3[6] .INIT=16'hB380;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3[5]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[5]),
	.D(iab_resp_data[5]),
	.Y(N_197)
);
defparam \ifu_expipe_resp_ireg_3[5] .INIT=16'hB380;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3[4]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[4]),
	.D(iab_resp_data[4]),
	.Y(N_196)
);
defparam \ifu_expipe_resp_ireg_3[4] .INIT=16'hB380;
// @29:12273
  CFG4 \ifu_expipe_resp_ireg_3[3]  (
	.A(cpu_i_resp_valid_sel),
	.B(iab_resp_empty),
	.C(cpu_i_resp_rd_data_sel[3]),
	.D(iab_resp_data[3]),
	.Y(N_195)
);
defparam \ifu_expipe_resp_ireg_3[3] .INIT=16'hB380;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[1]  (
	.A(N_143),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_193),
	.Y(ifu_expipe_resp_ireg_net[1])
);
defparam \ifu_expipe_resp_ireg[1] .INIT=8'hE2;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[0]  (
	.A(N_142),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_192),
	.Y(ifu_expipe_resp_ireg_net[0])
);
defparam \ifu_expipe_resp_ireg[0] .INIT=8'hE2;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[15]  (
	.A(N_157),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_207),
	.Y(ifu_expipe_resp_ireg_net[15])
);
defparam \ifu_expipe_resp_ireg[15] .INIT=8'hE2;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[14]  (
	.A(N_156),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_206),
	.Y(ifu_expipe_resp_ireg_net[14])
);
defparam \ifu_expipe_resp_ireg[14] .INIT=8'hE2;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[13]  (
	.A(N_155),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_205),
	.Y(ifu_expipe_resp_ireg_net[13])
);
defparam \ifu_expipe_resp_ireg[13] .INIT=8'hE2;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[12]  (
	.A(N_154),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_204),
	.Y(ifu_expipe_resp_ireg_net[12])
);
defparam \ifu_expipe_resp_ireg[12] .INIT=8'hE2;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[10]  (
	.A(N_152),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_202),
	.Y(ifu_expipe_resp_ireg_net[10])
);
defparam \ifu_expipe_resp_ireg[10] .INIT=8'hE2;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[8]  (
	.A(N_150),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_200),
	.Y(ifu_expipe_resp_ireg_net[8])
);
defparam \ifu_expipe_resp_ireg[8] .INIT=8'hE2;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[7]  (
	.A(N_149),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_199),
	.Y(ifu_expipe_resp_ireg_net[7])
);
defparam \ifu_expipe_resp_ireg[7] .INIT=8'hE2;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[6]  (
	.A(N_148),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_198),
	.Y(ifu_expipe_resp_ireg_net[6])
);
defparam \ifu_expipe_resp_ireg[6] .INIT=8'hE2;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[5]  (
	.A(N_147),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_197),
	.Y(ifu_expipe_resp_ireg_net[5])
);
defparam \ifu_expipe_resp_ireg[5] .INIT=8'hE2;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[4]  (
	.A(N_146),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_196),
	.Y(ifu_expipe_resp_ireg_net[4])
);
defparam \ifu_expipe_resp_ireg[4] .INIT=8'hE2;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[3]  (
	.A(N_145),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_195),
	.Y(ifu_expipe_resp_ireg_net[3])
);
defparam \ifu_expipe_resp_ireg[3] .INIT=8'hE2;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[31]  (
	.A(N_223_1),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_223_2),
	.Y(ifu_expipe_resp_ireg_net[31])
);
defparam \ifu_expipe_resp_ireg[31] .INIT=8'hC8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[30]  (
	.A(N_222_1),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_222_2),
	.Y(ifu_expipe_resp_ireg_net[30])
);
defparam \ifu_expipe_resp_ireg[30] .INIT=8'hC8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[29]  (
	.A(N_221_1),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_221_2),
	.Y(ifu_expipe_resp_ireg_net[29])
);
defparam \ifu_expipe_resp_ireg[29] .INIT=8'hC8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[28]  (
	.A(N_220_1),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_220_2),
	.Y(ifu_expipe_resp_ireg_net[28])
);
defparam \ifu_expipe_resp_ireg[28] .INIT=8'hC8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[27]  (
	.A(N_219_1),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_219_2),
	.Y(ifu_expipe_resp_ireg_net[27])
);
defparam \ifu_expipe_resp_ireg[27] .INIT=8'hC8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[26]  (
	.A(N_218_1),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_218_2),
	.Y(ifu_expipe_resp_ireg_net[26])
);
defparam \ifu_expipe_resp_ireg[26] .INIT=8'hC8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[24]  (
	.A(N_216_1),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_216_2),
	.Y(ifu_expipe_resp_ireg_net[24])
);
defparam \ifu_expipe_resp_ireg[24] .INIT=8'hC8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[23]  (
	.A(N_215_1),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_215_2),
	.Y(ifu_expipe_resp_ireg_net[23])
);
defparam \ifu_expipe_resp_ireg[23] .INIT=8'hC8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[22]  (
	.A(N_214_1),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_214_2),
	.Y(ifu_expipe_resp_ireg_net[22])
);
defparam \ifu_expipe_resp_ireg[22] .INIT=8'hC8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[20]  (
	.A(N_212_1),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_212_2),
	.Y(ifu_expipe_resp_ireg_net[20])
);
defparam \ifu_expipe_resp_ireg[20] .INIT=8'hC8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[17]  (
	.A(N_209_1),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_209_2),
	.Y(ifu_expipe_resp_ireg_net[17])
);
defparam \ifu_expipe_resp_ireg[17] .INIT=8'hC8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[16]  (
	.A(N_208_1),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_208_2),
	.Y(ifu_expipe_resp_ireg_net[16])
);
defparam \ifu_expipe_resp_ireg[16] .INIT=8'hC8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[18]  (
	.A(N_210_1),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_210_2),
	.Y(ifu_expipe_resp_ireg_net[18])
);
defparam \ifu_expipe_resp_ireg[18] .INIT=8'hC8;
// @29:12273
  CFG3 \ifu_expipe_resp_ireg[19]  (
	.A(N_211_1),
	.B(ifu_expipe_resp_ireg_sn_N_7_mux_i_0_Z),
	.C(N_211_2),
	.Y(ifu_expipe_resp_ireg_net[19])
);
defparam \ifu_expipe_resp_ireg[19] .INIT=8'hC8;
// @29:12273
  CFG4 ifu_expipe_resp_access_mem_error_u_1_0 (
	.A(iab_resp_empty),
	.B(cpu_i_resp_error_sel),
	.C(N_230),
	.D(iab_resp_error[0]),
	.Y(ifu_expipe_resp_access_mem_error_net_1)
);
defparam ifu_expipe_resp_access_mem_error_u_1_0.INIT=16'h5504;
// @29:12117
  CFG3 ifu_emi_req_accepted (
	.A(ifu_emi_req_valid_c),
	.B(un1_cpu_i_req_ready),
	.C(i_trx_os_buff_ready),
	.Y(ifu_emi_req_accepted_Z)
);
defparam ifu_emi_req_accepted.INIT=8'h80;
// @29:12191
  CFG2 last_iab_rd_alignment15 (
	.A(ifu_expipe_resp_ready_net),
	.B(ifu_expipe_resp_valid_net),
	.Y(last_iab_rd_alignment15_Z)
);
defparam last_iab_rd_alignment15.INIT=4'h8;
// @29:12110
  CFG4 sticky_fence_reg_2 (
	.A(branch_req_fence_i_Z),
	.B(ifu_emi_req_accepted_Z),
	.C(sticky_fence_reg_Z),
	.D(ifu_expipe_req_flush),
	.Y(sticky_fence_reg_2_Z)
);
defparam sticky_fence_reg_2.INIT=16'h0032;
// @29:12081
  CFG4 sticky_branch_reg_2 (
	.A(branch_req_no_fence_i_Z),
	.B(ifu_emi_req_accepted_Z),
	.C(sticky_branch_reg_Z),
	.D(ifu_expipe_req_flush),
	.Y(sticky_branch_reg_2_Z)
);
defparam sticky_branch_reg_2.INIT=16'h3332;
// @29:12355
  miv_rv32_ifu_iab_32s_2s_3s_2s_0s u_miv_rv32_ifu_iab_0 (
	.iab_resp_error_0(iab_resp_error[0]),
	.iab_resp_data({iab_resp_data[31:26], N_3471, iab_resp_data[24:22], N_3470, iab_resp_data[20:12], N_3469, iab_resp_data[10], N_3468, iab_resp_data[8:3], N_3467, iab_resp_data[1:0]}),
	.buff_entry_data_resp_1_7(buff_entry_data_resp_1[25]),
	.buff_entry_data_resp_1_3(buff_entry_data_resp_1[21]),
	.buff_entry_data_resp_1_9(buff_entry_data_resp_1[27]),
	.buff_entry_data_resp_1_0(buff_entry_data_resp_1[18]),
	.ifu_expipe_resp_ireg_vaddr_net({ifu_expipe_resp_ireg_vaddr_net[31:2], N_3472, ifu_expipe_resp_ireg_vaddr_net[0]}),
	.req_fetch_ptr_0(req_fetch_ptr[1]),
	.req_fetch_ptr_1_0(req_fetch_ptr_1[31]),
	.cpu_d_req_addr_net_21(cpu_d_req_addr_net[28]),
	.cpu_d_req_addr_net_17(cpu_d_req_addr_net[24]),
	.cpu_d_req_addr_net_16(cpu_d_req_addr_net[23]),
	.cpu_d_req_addr_net_13(cpu_d_req_addr_net[20]),
	.cpu_d_req_addr_net_10(cpu_d_req_addr_net[17]),
	.cpu_d_req_addr_net_6(cpu_d_req_addr_net[13]),
	.cpu_d_req_addr_net_2(cpu_d_req_addr_net[9]),
	.cpu_d_req_addr_net_0(cpu_d_req_addr_net[7]),
	.buff_entry_addr_req_2__RNIRRNK321_S_0(buff_entry_addr_req_2__RNIRRNK321_S_0),
	.buff_entry_addr_req_2__RNIK75RS01_S_0(buff_entry_addr_req_2__RNIK75RS01_S_0),
	.buff_entry_addr_req_2__RNILTK1MV_S_0(buff_entry_addr_req_2__RNILTK1MV_S_0),
	.buff_entry_addr_req_2__RNIPM48FU_S_0(buff_entry_addr_req_2__RNIPM48FU_S[27]),
	.buff_entry_addr_req_2__RNI0JKE8T_S_0(buff_entry_addr_req_2__RNI0JKE8T_S[26]),
	.buff_entry_addr_req_2__RNIAI4L1S_S_0(buff_entry_addr_req_2__RNIAI4L1S_S[25]),
	.buff_entry_addr_req_2__RNINKKRQQ_S_0(buff_entry_addr_req_2__RNINKKRQQ_S_0),
	.buff_entry_addr_req_2__RNI7Q42KP_S_0(buff_entry_addr_req_2__RNI7Q42KP_S_0),
	.buff_entry_addr_req_2__RNIQ2L8DO_S_0(buff_entry_addr_req_2__RNIQ2L8DO_S[22]),
	.buff_entry_addr_req_2__RNIGE5F6N_S_0(buff_entry_addr_req_2__RNIGE5F6N_S[21]),
	.buff_entry_addr_req_2__RNI9TLLVL_S_0(buff_entry_addr_req_2__RNI9TLLVL_S[20]),
	.buff_entry_addr_req_2__RNI5F6SOK_S_0(buff_entry_addr_req_2__RNI5F6SOK_S[19]),
	.buff_entry_addr_req_2__RNI9BP2IJ_S_0(buff_entry_addr_req_2__RNI9BP2IJ_S[18]),
	.buff_entry_addr_req_2__RNIGAC9BI_S_0(buff_entry_addr_req_2__RNIGAC9BI_S_0),
	.buff_entry_addr_req_2__RNIQCVF4H_S_0(buff_entry_addr_req_2__RNIQCVF4H_S[16]),
	.buff_entry_addr_req_2__RNI7IIMTF_S_0(buff_entry_addr_req_2__RNI7IIMTF_S_0),
	.buff_entry_addr_req_2__RNINQ5TME_S_0(buff_entry_addr_req_2__RNINQ5TME_S[14]),
	.buff_entry_addr_req_2__RNIA6P3GD_S_0(buff_entry_addr_req_2__RNIA6P3GD_S[13]),
	.buff_entry_addr_req_2__RNI0LCA9C_S_0(buff_entry_addr_req_2__RNI0LCA9C_S[12]),
	.buff_entry_addr_req_2__RNIP60H2B_S_0(buff_entry_addr_req_2__RNIP60H2B_S_0),
	.buff_entry_addr_req_2__RNILRJNR9_S_0(buff_entry_addr_req_2__RNILRJNR9_S[10]),
	.buff_entry_addr_req_2__RNIKJ7UK8_S_0(buff_entry_addr_req_2__RNIKJ7UK8_S[9]),
	.buff_entry_addr_req_2__RNIBAEAI7_S_0(buff_entry_addr_req_2__RNIBAEAI7_S[8]),
	.buff_entry_addr_req_2__RNI54LMF6_S_0(buff_entry_addr_req_2__RNI54LMF6_S[7]),
	.buff_entry_addr_req_2__RNI21S2D5_S_0(buff_entry_addr_req_2__RNI21S2D5_S[6]),
	.buff_entry_addr_req_2__RNI213FA4_S_0(buff_entry_addr_req_2__RNI213FA4_S[5]),
	.buff_entry_addr_req_2__RNI54AR73_S_0(buff_entry_addr_req_2__RNI54AR73_S[4]),
	.buff_entry_addr_req_2__RNIBAH752_S_0(buff_entry_addr_req_2__RNIBAH752_S[3]),
	.buff_entry_addr_req_2__RNIKJOJ21_Y_0(buff_entry_addr_req_2__RNIKJOJ21_Y[2]),
	.cpu_i_resp_rd_data_sel(cpu_i_resp_rd_data_sel[31:0]),
	.num_emi_req_os(num_emi_req_os[1:0]),
	.resp_count(resp_count[1:0]),
	.buff_req_rd_ptr_0(buff_req_rd_ptr[1]),
	.buff_resp_rd_ptr(buff_resp_rd_ptr[1:0]),
	.ahb_i_req_addr_net(ahb_i_req_addr_net[31:2]),
	.buff_entry_addr_req_2__0(buff_entry_addr_req_2_[31]),
	.next_req_fetch_ptr({next_req_fetch_ptr_Z[1], next_req_fetch_ptr[0]}),
	.branch_req_fence_i(branch_req_fence_i_Z),
	.N_270(N_270_0),
	.iab_resp_complete_1_0(iab_resp_complete_1_0_Z),
	.N_228(N_228),
	.last_iab_rd_alignment(last_iab_rd_alignment_Z),
	.un1_next_iab_rd_alignment_0_sqmuxa_i_o2(un1_next_iab_rd_alignment_0_sqmuxa_i_o2_1z),
	.un15_buff_resp_head_compressed_1z(un15_buff_resp_head_compressed),
	.un10_buff_resp_head_compressed_1z(un10_buff_resp_head_compressed),
	.iab_resp_alloc(iab_resp_alloc_Z),
	.iab_resp_hword_high_only(iab_resp_hword_high_only),
	.N_241(N_241),
	.N_244(N_244),
	.N_250(N_250),
	.N_64(N_64),
	.N_66(N_66),
	.N_70(N_70),
	.N_74(N_74),
	.N_77(N_77),
	.N_80(N_80),
	.N_81(N_81),
	.N_85(N_85),
	.ifu_expipe_req_branch_excpt_req_valid_net(ifu_expipe_req_branch_excpt_req_valid_net),
	.no_flush_req_os_1z(no_flush_req_os),
	.iab_resp_empty(iab_resp_empty),
	.N_230(N_230),
	.cpu_i_resp_valid_sel(cpu_i_resp_valid_sel),
	.N_225_i(N_225_i),
	.ifu_expipe_req_flush(ifu_expipe_req_flush),
	.ifu_emi_req_accepted(ifu_emi_req_accepted_Z),
	.iab_req_empty(iab_req_empty),
	.un5_fetch_ptr_sel_i(un5_fetch_ptr_sel_i),
	.ifu_expipe_resp_ready_net(ifu_expipe_resp_ready_net),
	.iab_head_uncompressed_full(iab_head_uncompressed_full),
	.N_284(N_284),
	.next_req_fetch_ptr_0_0_cry_28(next_req_fetch_ptr_0_0_cry_28),
	.ram2_9(ram2_9),
	.ram1_9(ram1_9),
	.ram0_9(ram0_9),
	.cpu_i_resp_error_sel(cpu_i_resp_error_sel),
	.un7_iab_readylt1(un7_iab_readylt1),
	.un7_iab_readylto1(un7_iab_readylto1),
	.dff_arst(dff_arst),
	.next_req_is_hword_high_only(next_req_is_hword_high_only),
	.CLK(CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z5 */

module miv_rv32_lsu_32s_2s_1s_2s_2s (
  cpu_d_req_wr_byte_en_net_1_0,
  cpu_d_req_wr_byte_en_net_1_2,
  lsu_emi_req_rd_byte_en_iv_0,
  lsu_emi_req_rd_byte_en_2_m_0,
  lsu_emi_req_rd_byte_en_3_m_0,
  cpu_d_req_wr_byte_en_net_2_0,
  lsu_emi_req_rd_byte_en_2_0,
  lsu_expipe_req_op_net,
  cpu_d_resp_rd_data_net,
  req_masked,
  un2_cpu_d_resp_type_0,
  hipri_req_ptr_0,
  cpu_d_req_addr_net,
  cpu_d_req_ready_sig_1,
  lsu_expipe_resp_ready_net,
  ahb_d_req_ready_net,
  cpu_d_req_is_ahb,
  N_126_0_i,
  N_132_0_i,
  cpu_d_resp_valid_sig,
  N_175_0_i,
  N_15_0_i,
  N_138_0_i,
  N_144_0_i,
  N_180_0_i,
  N_147_i,
  N_81_0,
  N_145_i,
  N_144_i,
  N_159_0_i,
  N_143_i,
  N_142_i,
  N_160_0_i,
  N_161_0_i,
  N_162_0_i,
  N_163_i,
  N_165_i,
  N_166_0_i,
  N_167_0_i,
  N_168_0_i,
  N_170_0_i,
  N_141_i,
  N_314_i,
  N_307_i,
  N_153_0,
  N_322_i,
  N_29_0_i,
  lsu_expipe_resp_access_mem_error_net,
  cpu_d_resp_error_sig,
  N_107_0_i,
  N_120_0_i,
  lsu_resp_valid34_RNIKPJ2E5_1z,
  cpu_d_req_valid_net,
  lsu_expipe_req_valid_net,
  lsu_expipe_resp_str_amo_addr_misalign_net,
  lsu_load_os_net,
  lsu_fence_os_net,
  lsu_expipe_resp_ld_addr_misalign_net,
  N_79,
  N_85,
  un1_lsu_emi_req_valid46_1z,
  lsu_emi_req_valid49,
  un5_lsu_emi_req_rd_byte_en_1z,
  lsu_op_os_net,
  lsu_emi_req_wr_byte_en_sn_N_3,
  lsu_expipe_req_ready_net,
  cpu_d_resp_valid_rd,
  cpu_d_resp_valid_sig_0,
  lsu_expipe_resp_valid_net,
  cpu_debug_mode_net,
  cpu_d_req_is_apb,
  lsu_emi_req_valid47_1z,
  N_140,
  ifu_expipe_req_flush,
  CLK,
  dff_arst
)
;
output cpu_d_req_wr_byte_en_net_1_0 ;
output cpu_d_req_wr_byte_en_net_1_2 ;
output [3:1] lsu_emi_req_rd_byte_en_iv_0 ;
output lsu_emi_req_rd_byte_en_2_m_0 ;
output lsu_emi_req_rd_byte_en_3_m_0 ;
output cpu_d_req_wr_byte_en_net_2_0 ;
output lsu_emi_req_rd_byte_en_2_0 ;
input [3:0] lsu_expipe_req_op_net ;
input [31:0] cpu_d_resp_rd_data_net ;
input [1:0] req_masked ;
input un2_cpu_d_resp_type_0 ;
input hipri_req_ptr_0 ;
input [1:0] cpu_d_req_addr_net ;
input cpu_d_req_ready_sig_1 ;
input lsu_expipe_resp_ready_net ;
input ahb_d_req_ready_net ;
input cpu_d_req_is_ahb ;
output N_126_0_i ;
output N_132_0_i ;
input cpu_d_resp_valid_sig ;
output N_175_0_i ;
output N_15_0_i ;
output N_138_0_i ;
output N_144_0_i ;
output N_180_0_i ;
output N_147_i ;
output N_81_0 ;
output N_145_i ;
output N_144_i ;
output N_159_0_i ;
output N_143_i ;
output N_142_i ;
output N_160_0_i ;
output N_161_0_i ;
output N_162_0_i ;
output N_163_i ;
output N_165_i ;
output N_166_0_i ;
output N_167_0_i ;
output N_168_0_i ;
output N_170_0_i ;
output N_141_i ;
output N_314_i ;
output N_307_i ;
output N_153_0 ;
output N_322_i ;
output N_29_0_i ;
output lsu_expipe_resp_access_mem_error_net ;
input cpu_d_resp_error_sig ;
output N_107_0_i ;
output N_120_0_i ;
output lsu_resp_valid34_RNIKPJ2E5_1z ;
output cpu_d_req_valid_net ;
input lsu_expipe_req_valid_net ;
output lsu_expipe_resp_str_amo_addr_misalign_net ;
output lsu_load_os_net ;
output lsu_fence_os_net ;
output lsu_expipe_resp_ld_addr_misalign_net ;
output N_79 ;
output N_85 ;
output un1_lsu_emi_req_valid46_1z ;
output lsu_emi_req_valid49 ;
output un5_lsu_emi_req_rd_byte_en_1z ;
output lsu_op_os_net ;
output lsu_emi_req_wr_byte_en_sn_N_3 ;
output lsu_expipe_req_ready_net ;
input cpu_d_resp_valid_rd ;
input cpu_d_resp_valid_sig_0 ;
output lsu_expipe_resp_valid_net ;
input cpu_debug_mode_net ;
input cpu_d_req_is_apb ;
output lsu_emi_req_valid47_1z ;
output N_140 ;
input ifu_expipe_req_flush ;
input CLK ;
input dff_arst ;
wire cpu_d_req_wr_byte_en_net_1_0 ;
wire cpu_d_req_wr_byte_en_net_1_2 ;
wire lsu_emi_req_rd_byte_en_2_m_0 ;
wire lsu_emi_req_rd_byte_en_3_m_0 ;
wire cpu_d_req_wr_byte_en_net_2_0 ;
wire lsu_emi_req_rd_byte_en_2_0 ;
wire un2_cpu_d_resp_type_0 ;
wire hipri_req_ptr_0 ;
wire cpu_d_req_ready_sig_1 ;
wire lsu_expipe_resp_ready_net ;
wire ahb_d_req_ready_net ;
wire cpu_d_req_is_ahb ;
wire N_126_0_i ;
wire N_132_0_i ;
wire cpu_d_resp_valid_sig ;
wire N_175_0_i ;
wire N_15_0_i ;
wire N_138_0_i ;
wire N_144_0_i ;
wire N_180_0_i ;
wire N_147_i ;
wire N_81_0 ;
wire N_145_i ;
wire N_144_i ;
wire N_159_0_i ;
wire N_143_i ;
wire N_142_i ;
wire N_160_0_i ;
wire N_161_0_i ;
wire N_162_0_i ;
wire N_163_i ;
wire N_165_i ;
wire N_166_0_i ;
wire N_167_0_i ;
wire N_168_0_i ;
wire N_170_0_i ;
wire N_141_i ;
wire N_314_i ;
wire N_307_i ;
wire N_153_0 ;
wire N_322_i ;
wire N_29_0_i ;
wire lsu_expipe_resp_access_mem_error_net ;
wire cpu_d_resp_error_sig ;
wire N_107_0_i ;
wire N_120_0_i ;
wire lsu_resp_valid34_RNIKPJ2E5_1z ;
wire cpu_d_req_valid_net ;
wire lsu_expipe_req_valid_net ;
wire lsu_expipe_resp_str_amo_addr_misalign_net ;
wire lsu_load_os_net ;
wire lsu_fence_os_net ;
wire lsu_expipe_resp_ld_addr_misalign_net ;
wire N_79 ;
wire N_85 ;
wire un1_lsu_emi_req_valid46_1z ;
wire lsu_emi_req_valid49 ;
wire un5_lsu_emi_req_rd_byte_en_1z ;
wire lsu_op_os_net ;
wire lsu_emi_req_wr_byte_en_sn_N_3 ;
wire lsu_expipe_req_ready_net ;
wire cpu_d_resp_valid_rd ;
wire cpu_d_resp_valid_sig_0 ;
wire lsu_expipe_resp_valid_net ;
wire cpu_debug_mode_net ;
wire cpu_d_req_is_apb ;
wire lsu_emi_req_valid47_1z ;
wire N_140 ;
wire ifu_expipe_req_flush ;
wire CLK ;
wire dff_arst ;
wire [1:0] req_buff_resp_state_valid;
wire [1:1] req_buff_resp_state_valid_9;
wire [0:0] req_buff_resp_state_valid_3;
wire [0:0] buff_rd_ptr_Z;
wire [0:0] buff_rd_ptr_0_Z;
wire [0:0] buff_wr_ptr_Z;
wire [0:0] buff_wr_ptr_0_Z;
wire [2:0] req_buff_resp_fault_0_;
wire [1:0] buff_wr_strb_Z;
wire [2:0] req_buff_resp_fault_1_;
wire [1:0] req_buff_resp_drop;
wire [1:0] req_buff_resp_addr_align_0_;
wire [1:0] req_buff_resp_addr_align_0__3;
wire [1:0] req_buff_resp_addr_align_1_;
wire [3:0] req_buff_resp_state_0_;
wire [3:0] req_buff_resp_state_0__3;
wire [3:0] req_buff_resp_state_1_;
wire [1:0] req_resp_addr_align_Z;
wire [1:1] lsu_emi_req_wr_byte_en_1_0_1_Z;
wire [0:0] req_buff_fence_os_1_Z;
wire [2:0] un2_req_resp_str_req_buff_addr_misalign_Z;
wire [3:0] req_resp_state_Z;
wire [1:1] req_buff_fence_os_2_Z;
wire [0:0] req_buff_fence_os_Z;
wire [2:2] lsu_emi_req_rd_byte_en_3_Z;
wire VCC ;
wire GND ;
wire alloc_str_req_buff_addr_misalign ;
wire alloc_ld_req_buff_addr_misalign ;
wire un1_lsu_flush ;
wire un1_lsu_flush_0 ;
wire m40_1_1_co1 ;
wire m40_1_1_wmux_0_S ;
wire m40_1_1_wmux_0_Y ;
wire m40_1_1_y0 ;
wire m40_1_1_co0 ;
wire m40_1_1_wmux_S ;
wire m53_1_1_co1 ;
wire m53_1_1_wmux_0_S ;
wire m53_1_1_wmux_0_Y ;
wire m53_1_1_y0 ;
wire m53_1_1_co0 ;
wire m53_1_1_wmux_S ;
wire m66_1_1_co1 ;
wire m66_1_1_wmux_0_S ;
wire m66_1_1_wmux_0_Y ;
wire m66_1_1_y0 ;
wire m66_1_1_co0 ;
wire m66_1_1_wmux_S ;
wire m105_1_1_co1 ;
wire m105_1_1_wmux_0_S ;
wire m105_1_1_wmux_0_Y ;
wire m105_1_1_y0 ;
wire m105_1_1_co0 ;
wire m105_1_1_wmux_S ;
wire m118_1_1_co1 ;
wire m118_1_1_wmux_0_S ;
wire m118_1_1_wmux_0_Y ;
wire m118_1_1_y0 ;
wire m118_1_1_co0 ;
wire m118_1_1_wmux_S ;
wire m92_1_1_co1 ;
wire m92_1_1_wmux_0_S ;
wire m92_1_1_wmux_0_Y ;
wire m92_1_1_y0 ;
wire m92_1_1_co0 ;
wire m92_1_1_wmux_S ;
wire m27_1_1_co1 ;
wire m27_1_1_wmux_0_S ;
wire m27_1_1_wmux_0_Y ;
wire m27_1_1_y0 ;
wire m27_1_1_co0 ;
wire m27_1_1_wmux_S ;
wire lsu_resp_valid33_Z ;
wire lsu_resp_valid36_Z ;
wire N_9_0 ;
wire N_181_mux_2 ;
wire un1_lsu_resp_access_parity_error_0_sqmuxa_i_0 ;
wire lsu_resp_valid32_Z ;
wire m92_1_0_1 ;
wire m27_1_0_1 ;
wire lsu_emi_req_valid43_Z ;
wire un5_lsu_emi_req_rd_byte_en_m ;
wire lsu_emi_req_valid48_Z ;
wire un1_lsu_expipe_req_op_2_i ;
wire lsu_expipe_req_ready_1_1_1_Z ;
wire lsu_expipe_req_ready_1_1_Z ;
wire lsu_emi_req_valid_0_Z ;
wire lsu_expipe_resp_valid_1_0_Z ;
wire lsu_resp_valid40_Z ;
wire lsu_expipe_resp_valid_1_1_1 ;
wire un1_lsu_resp_valid38_1_i ;
wire un1_lsu_resp_valid_0_Z ;
wire lsu_expipe_req_ready_1_0_Z ;
wire lsu_expipe_req_ready_1_1_0 ;
wire lsu_emi_req_valid_0_1_Z ;
wire m8_1_1 ;
wire un1_lsu_resp_access_parity_error_0_sqmuxa_RNIQ5TG91_Z ;
wire m8_2_1 ;
wire m74_1_1 ;
wire un1_lsu_resp_access_parity_error_0_sqmuxa_RNILVRG91_Z ;
wire N_16_0 ;
wire m74_2_1 ;
wire N_321 ;
wire un1_lsu_resp_access_parity_error_0_sqmuxa_RNIQ5TG91_0_Z ;
wire m27_2_0_1 ;
wire un1_lsu_resp_access_parity_error_0_sqmuxa_RNIKU40D2_0_Z ;
wire un1_lsu_resp_access_parity_error_0_sqmuxa_RNIR5SG91_Z ;
wire m92_2_0_1 ;
wire un1_lsu_resp_access_parity_error_0_sqmuxa_RNIMU20D2_Z ;
wire m118_1_0_1 ;
wire un1_lsu_resp_access_parity_error_0_sqmuxa_RNIM1TG91_Z ;
wire m118_2_0_1 ;
wire un1_lsu_resp_access_parity_error_0_sqmuxa_RNILU30D2_Z ;
wire m105_1_0_1 ;
wire un1_lsu_resp_access_parity_error_0_sqmuxa_RNIKVSG91_Z ;
wire m105_2_0_1 ;
wire un1_lsu_resp_access_parity_error_0_sqmuxa_RNIHQ30D2_Z ;
wire m66_1_0_1 ;
wire un1_lsu_resp_access_parity_error_0_sqmuxa_RNIN1SG91_Z ;
wire m66_2_0_1 ;
wire un1_lsu_resp_access_parity_error_0_sqmuxa_RNI7DLUB2_Z ;
wire m53_1_0_1 ;
wire un1_lsu_resp_access_parity_error_0_sqmuxa_RNIP3SG91_Z ;
wire m53_2_0_1 ;
wire un1_lsu_resp_access_parity_error_0_sqmuxa_RNIIQ20D2_Z ;
wire m40_1_0_1 ;
wire un1_lsu_resp_access_parity_error_0_sqmuxa_RNIO3TG91_Z ;
wire m40_2_0_1 ;
wire un1_lsu_resp_access_parity_error_0_sqmuxa_RNIGQ40D2_Z ;
wire N_181_0 ;
wire N_183_mux ;
wire N_184_mux ;
wire N_185_mux ;
wire N_188_mux ;
wire N_189_mux ;
wire N_187_mux ;
wire N_182_mux ;
wire un1_req_resp_state_1_i ;
wire un24_lsu_emi_req_rd_byte_en_Z ;
wire lsu_emi_req_valid46_Z ;
wire req_resp_state_valid_Z ;
wire dealloc_resp_buff_11_0_Z ;
wire lsu_resp_valid37_0_Z ;
wire un1_lsu_expipe_req_op_4_Z ;
wire un30_req_buff_load_os ;
wire un1_lsu_emi_req_valid40_Z ;
wire lsu_resp_valid38_Z ;
wire lsu_resp_valid41_Z ;
wire lsu_resp_valid34_Z ;
wire un6_req_buff_load_os ;
wire un1_lsu_resp_valid38_0_Z ;
wire alloc_exception_Z ;
wire N_147_0 ;
wire alloc_req_buff_0_Z ;
wire N_195_mux_1 ;
wire N_181_mux_1 ;
wire N_193_mux_1 ;
wire N_196_mux_1 ;
wire N_192_mux_1 ;
wire N_152_0 ;
wire N_78_0 ;
wire N_191_mux_1 ;
wire N_190_mux_1 ;
wire N_147_1 ;
wire N_186_mux ;
wire dealloc_resp_buff_11_Z ;
wire N_151 ;
// @29:19360
  SLE \gen_req_buff_loop[1].req_buff_resp_state_valid[1]  (
	.Q(req_buff_resp_state_valid[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_valid_9[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19360
  SLE \gen_req_buff_loop[0].req_buff_resp_state_valid[0]  (
	.Q(req_buff_resp_state_valid[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_valid_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19293
  SLE \buff_rd_ptr[0]  (
	.Q(buff_rd_ptr_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(buff_rd_ptr_0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19302
  SLE \buff_wr_ptr[0]  (
	.Q(buff_wr_ptr_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(buff_wr_ptr_0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19324
  SLE \gen_req_buff_loop[0].req_buff_resp_fault[0][0]  (
	.Q(req_buff_resp_fault_0_[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(alloc_str_req_buff_addr_misalign),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19324
  SLE \gen_req_buff_loop[1].req_buff_resp_fault[1][0]  (
	.Q(req_buff_resp_fault_1_[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(alloc_str_req_buff_addr_misalign),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19324
  SLE \gen_req_buff_loop[0].req_buff_resp_fault[0][2]  (
	.Q(req_buff_resp_fault_0_[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(alloc_ld_req_buff_addr_misalign),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19324
  SLE \gen_req_buff_loop[1].req_buff_resp_fault[1][2]  (
	.Q(req_buff_resp_fault_1_[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(alloc_ld_req_buff_addr_misalign),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19337
  SLE \gen_req_buff_loop[0].req_buff_resp_drop[0]  (
	.Q(req_buff_resp_drop[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(ifu_expipe_req_flush),
	.EN(un1_lsu_flush),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19337
  SLE \gen_req_buff_loop[1].req_buff_resp_drop[1]  (
	.Q(req_buff_resp_drop[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(ifu_expipe_req_flush),
	.EN(un1_lsu_flush_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19337
  SLE \gen_req_buff_loop[0].req_buff_resp_addr_align[0][0]  (
	.Q(req_buff_resp_addr_align_0_[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_addr_align_0__3[0]),
	.EN(un1_lsu_flush),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19337
  SLE \gen_req_buff_loop[1].req_buff_resp_addr_align[1][1]  (
	.Q(req_buff_resp_addr_align_1_[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_addr_align_0__3[1]),
	.EN(un1_lsu_flush_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19337
  SLE \gen_req_buff_loop[1].req_buff_resp_addr_align[1][0]  (
	.Q(req_buff_resp_addr_align_1_[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_addr_align_0__3[0]),
	.EN(un1_lsu_flush_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19337
  SLE \gen_req_buff_loop[0].req_buff_resp_state[0][3]  (
	.Q(req_buff_resp_state_0_[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_0__3[3]),
	.EN(un1_lsu_flush),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19337
  SLE \gen_req_buff_loop[0].req_buff_resp_state[0][2]  (
	.Q(req_buff_resp_state_0_[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_0__3[2]),
	.EN(un1_lsu_flush),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19337
  SLE \gen_req_buff_loop[0].req_buff_resp_state[0][1]  (
	.Q(req_buff_resp_state_0_[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_0__3[1]),
	.EN(un1_lsu_flush),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19337
  SLE \gen_req_buff_loop[0].req_buff_resp_state[0][0]  (
	.Q(req_buff_resp_state_0_[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_0__3[0]),
	.EN(un1_lsu_flush),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19337
  SLE \gen_req_buff_loop[1].req_buff_resp_state[1][3]  (
	.Q(req_buff_resp_state_1_[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_0__3[3]),
	.EN(un1_lsu_flush_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19337
  SLE \gen_req_buff_loop[1].req_buff_resp_state[1][2]  (
	.Q(req_buff_resp_state_1_[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_0__3[2]),
	.EN(un1_lsu_flush_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19337
  SLE \gen_req_buff_loop[1].req_buff_resp_state[1][1]  (
	.Q(req_buff_resp_state_1_[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_0__3[1]),
	.EN(un1_lsu_flush_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19337
  SLE \gen_req_buff_loop[1].req_buff_resp_state[1][0]  (
	.Q(req_buff_resp_state_1_[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_state_0__3[0]),
	.EN(un1_lsu_flush_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:19337
  SLE \gen_req_buff_loop[0].req_buff_resp_addr_align[0][1]  (
	.Q(req_buff_resp_addr_align_0_[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(req_buff_resp_addr_align_0__3[1]),
	.EN(un1_lsu_flush),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:797
  ARI1 m40_1_1_wmux_0 (
	.FCO(m40_1_1_co1),
	.S(m40_1_1_wmux_0_S),
	.Y(m40_1_1_wmux_0_Y),
	.B(req_resp_addr_align_Z[0]),
	.C(cpu_d_resp_rd_data_net[6]),
	.D(cpu_d_resp_rd_data_net[22]),
	.A(m40_1_1_y0),
	.FCI(m40_1_1_co0)
);
defparam m40_1_1_wmux_0.INIT=20'h0F588;
// @31:797
  ARI1 m40_1_1_wmux (
	.FCO(m40_1_1_co0),
	.S(m40_1_1_wmux_S),
	.Y(m40_1_1_y0),
	.B(req_resp_addr_align_Z[0]),
	.C(cpu_d_resp_rd_data_net[6]),
	.D(cpu_d_resp_rd_data_net[22]),
	.A(req_resp_addr_align_Z[1]),
	.FCI(VCC)
);
defparam m40_1_1_wmux.INIT=20'h0FA44;
// @31:797
  ARI1 m53_1_1_wmux_0 (
	.FCO(m53_1_1_co1),
	.S(m53_1_1_wmux_0_S),
	.Y(m53_1_1_wmux_0_Y),
	.B(req_resp_addr_align_Z[0]),
	.C(cpu_d_resp_rd_data_net[2]),
	.D(cpu_d_resp_rd_data_net[18]),
	.A(m53_1_1_y0),
	.FCI(m53_1_1_co0)
);
defparam m53_1_1_wmux_0.INIT=20'h0F588;
// @31:797
  ARI1 m53_1_1_wmux (
	.FCO(m53_1_1_co0),
	.S(m53_1_1_wmux_S),
	.Y(m53_1_1_y0),
	.B(req_resp_addr_align_Z[0]),
	.C(cpu_d_resp_rd_data_net[2]),
	.D(cpu_d_resp_rd_data_net[18]),
	.A(req_resp_addr_align_Z[1]),
	.FCI(VCC)
);
defparam m53_1_1_wmux.INIT=20'h0FA44;
// @31:797
  ARI1 m66_1_1_wmux_0 (
	.FCO(m66_1_1_co1),
	.S(m66_1_1_wmux_0_S),
	.Y(m66_1_1_wmux_0_Y),
	.B(req_resp_addr_align_Z[0]),
	.C(cpu_d_resp_rd_data_net[1]),
	.D(cpu_d_resp_rd_data_net[17]),
	.A(m66_1_1_y0),
	.FCI(m66_1_1_co0)
);
defparam m66_1_1_wmux_0.INIT=20'h0F588;
// @31:797
  ARI1 m66_1_1_wmux (
	.FCO(m66_1_1_co0),
	.S(m66_1_1_wmux_S),
	.Y(m66_1_1_y0),
	.B(req_resp_addr_align_Z[0]),
	.C(cpu_d_resp_rd_data_net[1]),
	.D(cpu_d_resp_rd_data_net[17]),
	.A(req_resp_addr_align_Z[1]),
	.FCI(VCC)
);
defparam m66_1_1_wmux.INIT=20'h0FA44;
// @31:797
  ARI1 m105_1_1_wmux_0 (
	.FCO(m105_1_1_co1),
	.S(m105_1_1_wmux_0_S),
	.Y(m105_1_1_wmux_0_Y),
	.B(req_resp_addr_align_Z[0]),
	.C(cpu_d_resp_rd_data_net[4]),
	.D(cpu_d_resp_rd_data_net[20]),
	.A(m105_1_1_y0),
	.FCI(m105_1_1_co0)
);
defparam m105_1_1_wmux_0.INIT=20'h0F588;
// @31:797
  ARI1 m105_1_1_wmux (
	.FCO(m105_1_1_co0),
	.S(m105_1_1_wmux_S),
	.Y(m105_1_1_y0),
	.B(req_resp_addr_align_Z[0]),
	.C(cpu_d_resp_rd_data_net[4]),
	.D(cpu_d_resp_rd_data_net[20]),
	.A(req_resp_addr_align_Z[1]),
	.FCI(VCC)
);
defparam m105_1_1_wmux.INIT=20'h0FA44;
// @31:797
  ARI1 m118_1_1_wmux_0 (
	.FCO(m118_1_1_co1),
	.S(m118_1_1_wmux_0_S),
	.Y(m118_1_1_wmux_0_Y),
	.B(req_resp_addr_align_Z[0]),
	.C(cpu_d_resp_rd_data_net[5]),
	.D(cpu_d_resp_rd_data_net[21]),
	.A(m118_1_1_y0),
	.FCI(m118_1_1_co0)
);
defparam m118_1_1_wmux_0.INIT=20'h0F588;
// @31:797
  ARI1 m118_1_1_wmux (
	.FCO(m118_1_1_co0),
	.S(m118_1_1_wmux_S),
	.Y(m118_1_1_y0),
	.B(req_resp_addr_align_Z[0]),
	.C(cpu_d_resp_rd_data_net[5]),
	.D(cpu_d_resp_rd_data_net[21]),
	.A(req_resp_addr_align_Z[1]),
	.FCI(VCC)
);
defparam m118_1_1_wmux.INIT=20'h0FA44;
// @31:797
  ARI1 m92_1_1_wmux_0 (
	.FCO(m92_1_1_co1),
	.S(m92_1_1_wmux_0_S),
	.Y(m92_1_1_wmux_0_Y),
	.B(req_resp_addr_align_Z[0]),
	.C(cpu_d_resp_rd_data_net[3]),
	.D(cpu_d_resp_rd_data_net[19]),
	.A(m92_1_1_y0),
	.FCI(m92_1_1_co0)
);
defparam m92_1_1_wmux_0.INIT=20'h0F588;
// @31:797
  ARI1 m92_1_1_wmux (
	.FCO(m92_1_1_co0),
	.S(m92_1_1_wmux_S),
	.Y(m92_1_1_y0),
	.B(req_resp_addr_align_Z[0]),
	.C(cpu_d_resp_rd_data_net[3]),
	.D(cpu_d_resp_rd_data_net[19]),
	.A(req_resp_addr_align_Z[1]),
	.FCI(VCC)
);
defparam m92_1_1_wmux.INIT=20'h0FA44;
// @31:797
  ARI1 m27_1_1_wmux_0 (
	.FCO(m27_1_1_co1),
	.S(m27_1_1_wmux_0_S),
	.Y(m27_1_1_wmux_0_Y),
	.B(req_resp_addr_align_Z[0]),
	.C(cpu_d_resp_rd_data_net[7]),
	.D(cpu_d_resp_rd_data_net[23]),
	.A(m27_1_1_y0),
	.FCI(m27_1_1_co0)
);
defparam m27_1_1_wmux_0.INIT=20'h0F588;
// @31:797
  ARI1 m27_1_1_wmux (
	.FCO(m27_1_1_co0),
	.S(m27_1_1_wmux_S),
	.Y(m27_1_1_y0),
	.B(req_resp_addr_align_Z[0]),
	.C(cpu_d_resp_rd_data_net[7]),
	.D(cpu_d_resp_rd_data_net[23]),
	.A(req_resp_addr_align_Z[1]),
	.FCI(VCC)
);
defparam m27_1_1_wmux.INIT=20'h0FA44;
// @31:797
  CFG3 lsu_resp_valid33_RNIPIIVO2 (
	.A(lsu_resp_valid33_Z),
	.B(lsu_resp_valid36_Z),
	.C(N_9_0),
	.Y(N_181_mux_2)
);
defparam lsu_resp_valid33_RNIPIIVO2.INIT=8'h10;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIB15GK (
	.A(un1_lsu_resp_access_parity_error_0_sqmuxa_i_0),
	.B(cpu_d_resp_rd_data_net[3]),
	.C(req_resp_addr_align_Z[1]),
	.D(lsu_resp_valid32_Z),
	.Y(m92_1_0_1)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIB15GK.INIT=16'hF351;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIF55GK (
	.A(un1_lsu_resp_access_parity_error_0_sqmuxa_i_0),
	.B(cpu_d_resp_rd_data_net[7]),
	.C(req_resp_addr_align_Z[1]),
	.D(lsu_resp_valid32_Z),
	.Y(m27_1_0_1)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIF55GK.INIT=16'hF351;
// @29:19089
  CFG3 lsu_emi_req_valid43_RNIJFHTC (
	.A(cpu_d_req_addr_net[0]),
	.B(cpu_d_req_addr_net[1]),
	.C(lsu_emi_req_valid43_Z),
	.Y(un5_lsu_emi_req_rd_byte_en_m)
);
defparam lsu_emi_req_valid43_RNIJFHTC.INIT=8'h10;
// @29:19089
  CFG3 \lsu_emi_req_wr_byte_en_1[1]  (
	.A(cpu_d_req_addr_net[0]),
	.B(cpu_d_req_addr_net[1]),
	.C(lsu_emi_req_valid48_Z),
	.Y(N_140)
);
defparam \lsu_emi_req_wr_byte_en_1[1] .INIT=8'h10;
// @29:19089
  CFG4 alloc_str_req_buff_addr_misalign_u (
	.A(cpu_d_req_addr_net[1]),
	.B(cpu_d_req_addr_net[0]),
	.C(lsu_emi_req_valid48_Z),
	.D(lsu_emi_req_valid47_1z),
	.Y(alloc_str_req_buff_addr_misalign)
);
defparam alloc_str_req_buff_addr_misalign_u.INIT=16'hECE0;
// @29:19089
  CFG4 alloc_ld_req_buff_addr_misalign_iv (
	.A(cpu_d_req_addr_net[1]),
	.B(cpu_d_req_addr_net[0]),
	.C(un1_lsu_expipe_req_op_2_i),
	.D(lsu_emi_req_valid43_Z),
	.Y(alloc_ld_req_buff_addr_misalign)
);
defparam alloc_ld_req_buff_addr_misalign_iv.INIT=16'hEEC0;
// @29:19071
  CFG4 lsu_expipe_req_ready_1_1 (
	.A(lsu_expipe_req_ready_1_1_1_Z),
	.B(hipri_req_ptr_0),
	.C(req_masked[0]),
	.D(cpu_d_req_is_apb),
	.Y(lsu_expipe_req_ready_1_1_Z)
);
defparam lsu_expipe_req_ready_1_1.INIT=16'h75FF;
// @29:19071
  CFG2 lsu_expipe_req_ready_1_1_1 (
	.A(lsu_emi_req_valid_0_Z),
	.B(cpu_debug_mode_net),
	.Y(lsu_expipe_req_ready_1_1_1_Z)
);
defparam lsu_expipe_req_ready_1_1_1.INIT=4'h2;
// @29:19412
  CFG4 lsu_expipe_resp_valid_1 (
	.A(lsu_expipe_resp_valid_1_0_Z),
	.B(lsu_resp_valid40_Z),
	.C(lsu_expipe_resp_valid_1_1_1),
	.D(un1_lsu_resp_valid38_1_i),
	.Y(lsu_expipe_resp_valid_net)
);
defparam lsu_expipe_resp_valid_1.INIT=16'h0A08;
// @29:19412
  CFG4 lsu_expipe_resp_valid_1_1_0 (
	.A(cpu_d_resp_valid_sig_0),
	.B(cpu_d_resp_valid_rd),
	.C(un2_cpu_d_resp_type_0),
	.D(un1_lsu_resp_valid_0_Z),
	.Y(lsu_expipe_resp_valid_1_1_1)
);
defparam lsu_expipe_resp_valid_1_1_0.INIT=16'h0051;
// @29:19071
  CFG4 lsu_expipe_req_ready_1 (
	.A(req_masked[1]),
	.B(lsu_expipe_req_ready_1_0_Z),
	.C(lsu_expipe_req_ready_1_1_0),
	.D(lsu_expipe_req_ready_1_1_Z),
	.Y(lsu_expipe_req_ready_net)
);
defparam lsu_expipe_req_ready_1.INIT=16'hFCFE;
// @29:19089
  CFG4 \lsu_emi_req_wr_byte_en_1_0[1]  (
	.A(lsu_emi_req_wr_byte_en_sn_N_3),
	.B(lsu_emi_req_wr_byte_en_1_0_1_Z[1]),
	.C(alloc_ld_req_buff_addr_misalign),
	.D(alloc_str_req_buff_addr_misalign),
	.Y(cpu_d_req_wr_byte_en_net_1_0)
);
defparam \lsu_emi_req_wr_byte_en_1_0[1] .INIT=16'h0004;
// @29:19089
  CFG3 \lsu_emi_req_wr_byte_en_1_0_1[1]  (
	.A(cpu_d_req_addr_net[0]),
	.B(cpu_d_req_addr_net[1]),
	.C(lsu_emi_req_valid47_1z),
	.Y(lsu_emi_req_wr_byte_en_1_0_1_Z[1])
);
defparam \lsu_emi_req_wr_byte_en_1_0_1[1] .INIT=8'h32;
// @29:19089
  CFG4 lsu_emi_req_valid_0 (
	.A(req_buff_resp_state_valid[0]),
	.B(lsu_emi_req_valid_0_1_Z),
	.C(req_buff_resp_fault_1_[2]),
	.D(req_buff_resp_state_valid[1]),
	.Y(lsu_emi_req_valid_0_Z)
);
defparam lsu_emi_req_valid_0.INIT=16'h04DD;
// @29:19089
  CFG4 lsu_emi_req_valid_0_1 (
	.A(req_buff_resp_fault_0_[2]),
	.B(req_buff_resp_fault_1_[0]),
	.C(req_buff_resp_state_valid[0]),
	.D(req_buff_resp_fault_0_[0]),
	.Y(lsu_emi_req_valid_0_1_Z)
);
defparam lsu_emi_req_valid_0_1.INIT=16'h0353;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIQ5TG91 (
	.A(req_resp_addr_align_Z[1]),
	.B(req_resp_addr_align_Z[0]),
	.C(m8_1_1),
	.D(cpu_d_resp_rd_data_net[23]),
	.Y(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIQ5TG91_Z)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIQ5TG91.INIT=16'hABA9;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIF55GK_0 (
	.A(un1_lsu_resp_access_parity_error_0_sqmuxa_i_0),
	.B(cpu_d_resp_rd_data_net[7]),
	.C(req_resp_addr_align_Z[1]),
	.D(lsu_resp_valid32_Z),
	.Y(m8_1_1)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIF55GK_0.INIT=16'h52F0;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIKU40D2 (
	.A(req_resp_addr_align_Z[0]),
	.B(lsu_resp_valid32_Z),
	.C(un1_lsu_resp_access_parity_error_0_sqmuxa_i_0),
	.D(m8_2_1),
	.Y(N_9_0)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIKU40D2.INIT=16'hAA7F;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIAF19U1_0 (
	.A(cpu_d_resp_rd_data_net[15]),
	.B(req_resp_addr_align_Z[0]),
	.C(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIQ5TG91_Z),
	.D(cpu_d_resp_rd_data_net[31]),
	.Y(m8_2_1)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIAF19U1_0.INIT=16'h07C7;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNILVRG91 (
	.A(req_resp_addr_align_Z[1]),
	.B(req_resp_addr_align_Z[0]),
	.C(m74_1_1),
	.D(cpu_d_resp_rd_data_net[16]),
	.Y(un1_lsu_resp_access_parity_error_0_sqmuxa_RNILVRG91_Z)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNILVRG91.INIT=16'h8BAB;
// @31:797
  CFG3 un1_lsu_resp_access_parity_error_0_sqmuxa_RNI8U4GK (
	.A(req_resp_addr_align_Z[1]),
	.B(N_16_0),
	.C(cpu_d_resp_rd_data_net[0]),
	.Y(m74_1_1)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNI8U4GK.INIT=8'h32;
// @31:797
  CFG3 un1_lsu_resp_access_parity_error_0_sqmuxa_RNI39LUB2 (
	.A(m74_2_1),
	.B(req_resp_addr_align_Z[0]),
	.C(N_16_0),
	.Y(N_321)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNI39LUB2.INIT=8'hD9;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIPPH7T1 (
	.A(cpu_d_resp_rd_data_net[8]),
	.B(req_resp_addr_align_Z[0]),
	.C(un1_lsu_resp_access_parity_error_0_sqmuxa_RNILVRG91_Z),
	.D(cpu_d_resp_rd_data_net[24]),
	.Y(m74_2_1)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIPPH7T1.INIT=16'h07C7;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIQ5TG91_0 (
	.A(req_resp_addr_align_Z[1]),
	.B(req_resp_addr_align_Z[0]),
	.C(m27_1_0_1),
	.D(cpu_d_resp_rd_data_net[23]),
	.Y(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIQ5TG91_0_Z)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIQ5TG91_0.INIT=16'hAB8B;
// @31:797
  CFG3 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIKU40D2_0 (
	.A(m27_2_0_1),
	.B(req_resp_addr_align_Z[0]),
	.C(N_16_0),
	.Y(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIKU40D2_0_Z)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIKU40D2_0.INIT=8'hD9;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIAF19U1 (
	.A(cpu_d_resp_rd_data_net[15]),
	.B(req_resp_addr_align_Z[0]),
	.C(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIQ5TG91_0_Z),
	.D(cpu_d_resp_rd_data_net[31]),
	.Y(m27_2_0_1)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIAF19U1.INIT=16'h07C7;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIR5SG91 (
	.A(req_resp_addr_align_Z[1]),
	.B(req_resp_addr_align_Z[0]),
	.C(m92_1_0_1),
	.D(cpu_d_resp_rd_data_net[19]),
	.Y(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIR5SG91_Z)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIR5SG91.INIT=16'hAB8B;
// @31:797
  CFG3 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIMU20D2 (
	.A(m92_2_0_1),
	.B(req_resp_addr_align_Z[0]),
	.C(N_16_0),
	.Y(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIMU20D2_Z)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIMU20D2.INIT=8'hD9;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNICFV8U1 (
	.A(cpu_d_resp_rd_data_net[11]),
	.B(req_resp_addr_align_Z[0]),
	.C(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIR5SG91_Z),
	.D(cpu_d_resp_rd_data_net[27]),
	.Y(m92_2_0_1)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNICFV8U1.INIT=16'h07C7;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIM1TG91 (
	.A(req_resp_addr_align_Z[1]),
	.B(req_resp_addr_align_Z[0]),
	.C(m118_1_0_1),
	.D(cpu_d_resp_rd_data_net[21]),
	.Y(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIM1TG91_Z)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIM1TG91.INIT=16'hAB8B;
// @31:797
  CFG3 un1_lsu_resp_access_parity_error_0_sqmuxa_RNID35GK (
	.A(req_resp_addr_align_Z[1]),
	.B(N_16_0),
	.C(cpu_d_resp_rd_data_net[5]),
	.Y(m118_1_0_1)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNID35GK.INIT=8'h23;
// @31:797
  CFG3 un1_lsu_resp_access_parity_error_0_sqmuxa_RNILU30D2 (
	.A(m118_2_0_1),
	.B(req_resp_addr_align_Z[0]),
	.C(N_16_0),
	.Y(un1_lsu_resp_access_parity_error_0_sqmuxa_RNILU30D2_Z)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNILU30D2.INIT=8'hD9;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIBF09U1 (
	.A(cpu_d_resp_rd_data_net[13]),
	.B(req_resp_addr_align_Z[0]),
	.C(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIM1TG91_Z),
	.D(cpu_d_resp_rd_data_net[29]),
	.Y(m118_2_0_1)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIBF09U1.INIT=16'h07C7;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIKVSG91 (
	.A(req_resp_addr_align_Z[1]),
	.B(req_resp_addr_align_Z[0]),
	.C(m105_1_0_1),
	.D(cpu_d_resp_rd_data_net[20]),
	.Y(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIKVSG91_Z)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIKVSG91.INIT=16'hAB8B;
// @31:797
  CFG3 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIC25GK (
	.A(req_resp_addr_align_Z[1]),
	.B(N_16_0),
	.C(cpu_d_resp_rd_data_net[4]),
	.Y(m105_1_0_1)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIC25GK.INIT=8'h23;
// @31:797
  CFG3 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIHQ30D2 (
	.A(m105_2_0_1),
	.B(req_resp_addr_align_Z[0]),
	.C(N_16_0),
	.Y(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIHQ30D2_Z)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIHQ30D2.INIT=8'hD9;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNI7B09U1 (
	.A(cpu_d_resp_rd_data_net[12]),
	.B(req_resp_addr_align_Z[0]),
	.C(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIKVSG91_Z),
	.D(cpu_d_resp_rd_data_net[28]),
	.Y(m105_2_0_1)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNI7B09U1.INIT=16'h07C7;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIN1SG91 (
	.A(req_resp_addr_align_Z[1]),
	.B(req_resp_addr_align_Z[0]),
	.C(m66_1_0_1),
	.D(cpu_d_resp_rd_data_net[17]),
	.Y(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIN1SG91_Z)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIN1SG91.INIT=16'hAB8B;
// @31:797
  CFG3 un1_lsu_resp_access_parity_error_0_sqmuxa_RNI9V4GK (
	.A(req_resp_addr_align_Z[1]),
	.B(N_16_0),
	.C(cpu_d_resp_rd_data_net[1]),
	.Y(m66_1_0_1)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNI9V4GK.INIT=8'h23;
// @31:797
  CFG3 un1_lsu_resp_access_parity_error_0_sqmuxa_RNI7DLUB2 (
	.A(m66_2_0_1),
	.B(req_resp_addr_align_Z[0]),
	.C(N_16_0),
	.Y(un1_lsu_resp_access_parity_error_0_sqmuxa_RNI7DLUB2_Z)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNI7DLUB2.INIT=8'hD9;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNITTH7T1 (
	.A(cpu_d_resp_rd_data_net[9]),
	.B(req_resp_addr_align_Z[0]),
	.C(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIN1SG91_Z),
	.D(cpu_d_resp_rd_data_net[25]),
	.Y(m66_2_0_1)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNITTH7T1.INIT=16'h07C7;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIP3SG91 (
	.A(req_resp_addr_align_Z[1]),
	.B(req_resp_addr_align_Z[0]),
	.C(m53_1_0_1),
	.D(cpu_d_resp_rd_data_net[18]),
	.Y(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIP3SG91_Z)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIP3SG91.INIT=16'hAB8B;
// @31:797
  CFG3 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIA05GK (
	.A(req_resp_addr_align_Z[1]),
	.B(N_16_0),
	.C(cpu_d_resp_rd_data_net[2]),
	.Y(m53_1_0_1)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIA05GK.INIT=8'h23;
// @31:797
  CFG3 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIIQ20D2 (
	.A(m53_2_0_1),
	.B(req_resp_addr_align_Z[0]),
	.C(N_16_0),
	.Y(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIIQ20D2_Z)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIIQ20D2.INIT=8'hD9;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNI8BV8U1 (
	.A(cpu_d_resp_rd_data_net[10]),
	.B(req_resp_addr_align_Z[0]),
	.C(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIP3SG91_Z),
	.D(cpu_d_resp_rd_data_net[26]),
	.Y(m53_2_0_1)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNI8BV8U1.INIT=16'h07C7;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIO3TG91 (
	.A(req_resp_addr_align_Z[1]),
	.B(req_resp_addr_align_Z[0]),
	.C(m40_1_0_1),
	.D(cpu_d_resp_rd_data_net[22]),
	.Y(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIO3TG91_Z)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIO3TG91.INIT=16'hAB8B;
// @31:797
  CFG3 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIE45GK (
	.A(req_resp_addr_align_Z[1]),
	.B(N_16_0),
	.C(cpu_d_resp_rd_data_net[6]),
	.Y(m40_1_0_1)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIE45GK.INIT=8'h23;
// @31:797
  CFG3 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIGQ40D2 (
	.A(m40_2_0_1),
	.B(req_resp_addr_align_Z[0]),
	.C(N_16_0),
	.Y(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIGQ40D2_Z)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIGQ40D2.INIT=8'hD9;
// @31:797
  CFG4 un1_lsu_resp_access_parity_error_0_sqmuxa_RNI6B19U1 (
	.A(cpu_d_resp_rd_data_net[14]),
	.B(req_resp_addr_align_Z[0]),
	.C(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIO3TG91_Z),
	.D(cpu_d_resp_rd_data_net[30]),
	.Y(m40_2_0_1)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNI6B19U1.INIT=16'h07C7;
  CFG3 lsu_resp_valid33_RNIFBR925 (
	.A(N_181_0),
	.B(m40_1_1_wmux_0_Y),
	.C(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIGQ40D2_Z),
	.Y(N_183_mux)
);
defparam lsu_resp_valid33_RNIFBR925.INIT=8'hE4;
  CFG3 lsu_resp_valid33_RNIKBM925 (
	.A(N_181_0),
	.B(m53_1_1_wmux_0_Y),
	.C(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIIQ20D2_Z),
	.Y(N_184_mux)
);
defparam lsu_resp_valid33_RNIKBM925.INIT=8'hE4;
  CFG3 lsu_resp_valid33_RNI3O8815 (
	.A(N_181_0),
	.B(m66_1_1_wmux_0_Y),
	.C(un1_lsu_resp_access_parity_error_0_sqmuxa_RNI7DLUB2_Z),
	.Y(N_185_mux)
);
defparam lsu_resp_valid33_RNI3O8815.INIT=8'hE4;
  CFG3 lsu_resp_valid33_RNI4VP925 (
	.A(N_181_0),
	.B(m105_1_1_wmux_0_Y),
	.C(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIHQ30D2_Z),
	.Y(N_188_mux)
);
defparam lsu_resp_valid33_RNI4VP925.INIT=8'hE4;
  CFG3 lsu_resp_valid33_RNIE9Q925 (
	.A(N_181_0),
	.B(m118_1_1_wmux_0_Y),
	.C(un1_lsu_resp_access_parity_error_0_sqmuxa_RNILU30D2_Z),
	.Y(N_189_mux)
);
defparam lsu_resp_valid33_RNIE9Q925.INIT=8'hE4;
  CFG3 lsu_resp_valid33_RNIULM925 (
	.A(N_181_0),
	.B(m92_1_1_wmux_0_Y),
	.C(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIMU20D2_Z),
	.Y(N_187_mux)
);
defparam lsu_resp_valid33_RNIULM925.INIT=8'hE4;
  CFG3 lsu_resp_valid33_RNIPLR925 (
	.A(N_181_0),
	.B(m27_1_1_wmux_0_Y),
	.C(un1_lsu_resp_access_parity_error_0_sqmuxa_RNIKU40D2_0_Z),
	.Y(N_182_mux)
);
defparam lsu_resp_valid33_RNIPLR925.INIT=8'hE4;
// @29:19375
  CFG2 \req_buff_fence_os_1[0]  (
	.A(req_buff_resp_state_valid[0]),
	.B(req_buff_resp_state_0_[1]),
	.Y(req_buff_fence_os_1_Z[0])
);
defparam \req_buff_fence_os_1[0] .INIT=4'h2;
// @31:797
  CFG2 lsu_resp_valid33_RNI5KDVB (
	.A(lsu_resp_valid36_Z),
	.B(lsu_resp_valid33_Z),
	.Y(N_181_0)
);
defparam lsu_resp_valid33_RNI5KDVB.INIT=4'h1;
// @29:19076
  CFG2 lsu_op_os (
	.A(req_buff_resp_state_valid[0]),
	.B(req_buff_resp_state_valid[1]),
	.Y(lsu_op_os_net)
);
defparam lsu_op_os.INIT=4'hE;
// @29:19412
  CFG2 un1_lsu_resp_access_parity_error_0_sqmuxa (
	.A(un1_req_resp_state_1_i),
	.B(lsu_resp_valid32_Z),
	.Y(un1_lsu_resp_access_parity_error_0_sqmuxa_i_0)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa.INIT=4'hD;
// @31:797
  CFG2 un1_lsu_resp_access_parity_error_0_sqmuxa_RNIUIVJ7 (
	.A(un1_lsu_resp_access_parity_error_0_sqmuxa_i_0),
	.B(lsu_resp_valid32_Z),
	.Y(N_16_0)
);
defparam un1_lsu_resp_access_parity_error_0_sqmuxa_RNIUIVJ7.INIT=4'h2;
// @29:19109
  CFG2 un24_lsu_emi_req_rd_byte_en (
	.A(cpu_d_req_addr_net[1]),
	.B(cpu_d_req_addr_net[0]),
	.Y(un24_lsu_emi_req_rd_byte_en_Z)
);
defparam un24_lsu_emi_req_rd_byte_en.INIT=4'h8;
// @29:19106
  CFG2 un5_lsu_emi_req_rd_byte_en (
	.A(cpu_d_req_addr_net[1]),
	.B(cpu_d_req_addr_net[0]),
	.Y(un5_lsu_emi_req_rd_byte_en_1z)
);
defparam un5_lsu_emi_req_rd_byte_en.INIT=4'h1;
// @29:19197
  CFG2 lsu_emi_req_valid47_2 (
	.A(lsu_expipe_req_op_net[1]),
	.B(lsu_expipe_req_op_net[2]),
	.Y(lsu_emi_req_valid49)
);
defparam lsu_emi_req_valid47_2.INIT=4'h1;
// @29:19089
  CFG2 lsu_emi_req_wr_byte_en_sn_m2 (
	.A(lsu_emi_req_valid47_1z),
	.B(lsu_emi_req_valid46_Z),
	.Y(lsu_emi_req_wr_byte_en_sn_N_3)
);
defparam lsu_emi_req_wr_byte_en_sn_m2.INIT=4'h1;
// @29:19339
  CFG2 \gen_req_buff_loop[0].req_buff_resp_state[0]_3[1]  (
	.A(ifu_expipe_req_flush),
	.B(lsu_expipe_req_op_net[1]),
	.Y(req_buff_resp_state_0__3[1])
);
defparam \gen_req_buff_loop[0].req_buff_resp_state[0]_3[1] .INIT=4'h4;
// @29:19339
  CFG2 \gen_req_buff_loop[0].req_buff_resp_addr_align[0]_3[1]  (
	.A(ifu_expipe_req_flush),
	.B(cpu_d_req_addr_net[1]),
	.Y(req_buff_resp_addr_align_0__3[1])
);
defparam \gen_req_buff_loop[0].req_buff_resp_addr_align[0]_3[1] .INIT=4'h4;
// @29:19339
  CFG2 \gen_req_buff_loop[0].req_buff_resp_addr_align[0]_3[0]  (
	.A(ifu_expipe_req_flush),
	.B(cpu_d_req_addr_net[0]),
	.Y(req_buff_resp_addr_align_0__3[0])
);
defparam \gen_req_buff_loop[0].req_buff_resp_addr_align[0]_3[0] .INIT=4'h4;
// @29:19339
  CFG2 \gen_req_buff_loop[0].req_buff_resp_state[0]_3[0]  (
	.A(ifu_expipe_req_flush),
	.B(lsu_expipe_req_op_net[0]),
	.Y(req_buff_resp_state_0__3[0])
);
defparam \gen_req_buff_loop[0].req_buff_resp_state[0]_3[0] .INIT=4'h4;
// @29:19339
  CFG2 \gen_req_buff_loop[0].req_buff_resp_state[0]_3[2]  (
	.A(ifu_expipe_req_flush),
	.B(lsu_expipe_req_op_net[2]),
	.Y(req_buff_resp_state_0__3[2])
);
defparam \gen_req_buff_loop[0].req_buff_resp_state[0]_3[2] .INIT=4'h4;
// @29:19339
  CFG2 \gen_req_buff_loop[0].req_buff_resp_state[0]_3[3]  (
	.A(ifu_expipe_req_flush),
	.B(lsu_expipe_req_op_net[3]),
	.Y(req_buff_resp_state_0__3[3])
);
defparam \gen_req_buff_loop[0].req_buff_resp_state[0]_3[3] .INIT=4'h4;
// @29:19389
  CFG3 \un2_req_resp_str_req_buff_addr_misalign[0]  (
	.A(req_buff_resp_fault_1_[0]),
	.B(req_buff_resp_fault_0_[0]),
	.C(buff_rd_ptr_Z[0]),
	.Y(un2_req_resp_str_req_buff_addr_misalign_Z[0])
);
defparam \un2_req_resp_str_req_buff_addr_misalign[0] .INIT=8'hAC;
// @29:19389
  CFG3 \un2_req_resp_str_req_buff_addr_misalign[2]  (
	.A(req_buff_resp_fault_1_[2]),
	.B(req_buff_resp_fault_0_[2]),
	.C(buff_rd_ptr_Z[0]),
	.Y(un2_req_resp_str_req_buff_addr_misalign_Z[2])
);
defparam \un2_req_resp_str_req_buff_addr_misalign[2] .INIT=8'hAC;
// @29:19390
  CFG3 req_resp_state_valid (
	.A(req_buff_resp_state_valid[1]),
	.B(req_buff_resp_state_valid[0]),
	.C(buff_rd_ptr_Z[0]),
	.Y(req_resp_state_valid_Z)
);
defparam req_resp_state_valid.INIT=8'hAC;
// @29:19385
  CFG3 \req_resp_addr_align[1]  (
	.A(req_buff_resp_addr_align_1_[1]),
	.B(req_buff_resp_addr_align_0_[1]),
	.C(buff_rd_ptr_Z[0]),
	.Y(req_resp_addr_align_Z[1])
);
defparam \req_resp_addr_align[1] .INIT=8'hAC;
// @29:19385
  CFG3 \req_resp_addr_align[0]  (
	.A(req_buff_resp_addr_align_1_[0]),
	.B(req_buff_resp_addr_align_0_[0]),
	.C(buff_rd_ptr_Z[0]),
	.Y(req_resp_addr_align_Z[0])
);
defparam \req_resp_addr_align[0] .INIT=8'hAC;
// @29:19384
  CFG3 \req_resp_state[0]  (
	.A(req_buff_resp_state_1_[0]),
	.B(req_buff_resp_state_0_[0]),
	.C(buff_rd_ptr_Z[0]),
	.Y(req_resp_state_Z[0])
);
defparam \req_resp_state[0] .INIT=8'hAC;
// @29:19384
  CFG3 \req_resp_state[1]  (
	.A(req_buff_resp_state_1_[1]),
	.B(req_buff_resp_state_0_[1]),
	.C(buff_rd_ptr_Z[0]),
	.Y(req_resp_state_Z[1])
);
defparam \req_resp_state[1] .INIT=8'hAC;
// @29:19384
  CFG3 \req_resp_state[2]  (
	.A(req_buff_resp_state_1_[2]),
	.B(req_buff_resp_state_0_[2]),
	.C(buff_rd_ptr_Z[0]),
	.Y(req_resp_state_Z[2])
);
defparam \req_resp_state[2] .INIT=8'hAC;
// @29:19384
  CFG3 \req_resp_state[3]  (
	.A(req_buff_resp_state_1_[3]),
	.B(req_buff_resp_state_0_[3]),
	.C(buff_rd_ptr_Z[0]),
	.Y(req_resp_state_Z[3])
);
defparam \req_resp_state[3] .INIT=8'hAC;
// @29:19375
  CFG3 \req_buff_fence_os_2[1]  (
	.A(req_buff_resp_state_1_[0]),
	.B(req_buff_resp_state_valid[1]),
	.C(req_buff_resp_state_1_[3]),
	.Y(req_buff_fence_os_2_Z[1])
);
defparam \req_buff_fence_os_2[1] .INIT=8'h80;
// @29:19180
  CFG4 lsu_emi_req_valid46 (
	.A(lsu_expipe_req_op_net[2]),
	.B(lsu_expipe_req_op_net[1]),
	.C(lsu_expipe_req_op_net[0]),
	.D(lsu_expipe_req_op_net[3]),
	.Y(lsu_emi_req_valid46_Z)
);
defparam lsu_emi_req_valid46.INIT=16'h0008;
// @29:19197
  CFG4 lsu_emi_req_valid47 (
	.A(lsu_expipe_req_op_net[2]),
	.B(lsu_expipe_req_op_net[1]),
	.C(lsu_expipe_req_op_net[0]),
	.D(lsu_expipe_req_op_net[3]),
	.Y(lsu_emi_req_valid47_1z)
);
defparam lsu_emi_req_valid47.INIT=16'h0100;
// @29:19212
  CFG4 lsu_emi_req_valid48 (
	.A(lsu_expipe_req_op_net[2]),
	.B(lsu_expipe_req_op_net[1]),
	.C(lsu_expipe_req_op_net[0]),
	.D(lsu_expipe_req_op_net[3]),
	.Y(lsu_emi_req_valid48_Z)
);
defparam lsu_emi_req_valid48.INIT=16'h0080;
// @29:19089
  CFG3 un1_lsu_emi_req_valid46 (
	.A(lsu_emi_req_valid46_Z),
	.B(lsu_emi_req_valid47_1z),
	.C(lsu_emi_req_valid48_Z),
	.Y(un1_lsu_emi_req_valid46_1z)
);
defparam un1_lsu_emi_req_valid46.INIT=8'hFE;
// @29:19089
  CFG3 \lsu_emi_req_fence_1_0_a2[1]  (
	.A(lsu_expipe_req_op_net[3]),
	.B(lsu_expipe_req_op_net[2]),
	.C(lsu_expipe_req_op_net[1]),
	.Y(N_85)
);
defparam \lsu_emi_req_fence_1_0_a2[1] .INIT=8'h40;
// @29:19135
  CFG4 lsu_emi_req_valid43 (
	.A(lsu_expipe_req_op_net[2]),
	.B(lsu_expipe_req_op_net[1]),
	.C(lsu_expipe_req_op_net[0]),
	.D(lsu_expipe_req_op_net[3]),
	.Y(lsu_emi_req_valid43_Z)
);
defparam lsu_emi_req_valid43.INIT=16'h0040;
// @29:19551
  CFG4 dealloc_resp_buff_11_0 (
	.A(buff_rd_ptr_Z[0]),
	.B(req_resp_state_valid_Z),
	.C(req_buff_resp_drop[1]),
	.D(req_buff_resp_drop[0]),
	.Y(dealloc_resp_buff_11_0_Z)
);
defparam dealloc_resp_buff_11_0.INIT=16'hC480;
// @29:19489
  CFG2 lsu_resp_valid37_0 (
	.A(req_resp_state_Z[2]),
	.B(req_resp_state_Z[3]),
	.Y(lsu_resp_valid37_0_Z)
);
defparam lsu_resp_valid37_0.INIT=4'h4;
// @29:19416
  CFG2 un1_lsu_resp_valid_0 (
	.A(un2_req_resp_str_req_buff_addr_misalign_Z[0]),
	.B(un2_req_resp_str_req_buff_addr_misalign_Z[2]),
	.Y(un1_lsu_resp_valid_0_Z)
);
defparam un1_lsu_resp_valid_0.INIT=4'hE;
// @29:19375
  CFG4 \req_buff_fence_os[0]  (
	.A(req_buff_resp_state_0_[0]),
	.B(req_buff_fence_os_1_Z[0]),
	.C(req_buff_resp_state_0_[3]),
	.D(req_buff_resp_state_0_[2]),
	.Y(req_buff_fence_os_Z[0])
);
defparam \req_buff_fence_os[0] .INIT=16'h0080;
// @29:19089
  CFG4 un1_lsu_expipe_req_op_4 (
	.A(lsu_expipe_req_op_net[2]),
	.B(lsu_expipe_req_op_net[1]),
	.C(lsu_expipe_req_op_net[0]),
	.D(lsu_expipe_req_op_net[3]),
	.Y(un1_lsu_expipe_req_op_4_Z)
);
defparam un1_lsu_expipe_req_op_4.INIT=16'h0012;
// @29:19089
  CFG4 \lsu_emi_req_fence_1_i[0]  (
	.A(lsu_expipe_req_op_net[2]),
	.B(lsu_expipe_req_op_net[1]),
	.C(lsu_expipe_req_op_net[0]),
	.D(lsu_expipe_req_op_net[3]),
	.Y(N_79)
);
defparam \lsu_emi_req_fence_1_i[0] .INIT=16'hFF89;
// @29:19369
  CFG4 \gen_req_buff_loop[1].un30_req_buff_load_os  (
	.A(req_buff_resp_state_1_[3]),
	.B(req_buff_resp_state_1_[2]),
	.C(req_buff_resp_state_1_[1]),
	.D(req_buff_resp_state_1_[0]),
	.Y(un30_req_buff_load_os)
);
defparam \gen_req_buff_loop[1].un30_req_buff_load_os .INIT=16'h1514;
// @29:19089
  CFG4 un1_lsu_emi_req_valid40 (
	.A(lsu_expipe_req_op_net[2]),
	.B(lsu_expipe_req_op_net[1]),
	.C(lsu_expipe_req_op_net[0]),
	.D(lsu_expipe_req_op_net[3]),
	.Y(un1_lsu_emi_req_valid40_Z)
);
defparam un1_lsu_emi_req_valid40.INIT=16'hEE01;
// @29:19412
  CFG3 lsu_expipe_resp_ld_addr_misalign (
	.A(un1_req_resp_state_1_i),
	.B(un2_req_resp_str_req_buff_addr_misalign_Z[2]),
	.C(req_resp_state_valid_Z),
	.Y(lsu_expipe_resp_ld_addr_misalign_net)
);
defparam lsu_expipe_resp_ld_addr_misalign.INIT=8'h80;
// @29:19474
  CFG4 lsu_resp_valid36 (
	.A(req_resp_state_Z[2]),
	.B(req_resp_state_Z[1]),
	.C(req_resp_state_Z[0]),
	.D(req_resp_state_Z[3]),
	.Y(lsu_resp_valid36_Z)
);
defparam lsu_resp_valid36.INIT=16'h0020;
// @29:19502
  CFG4 lsu_resp_valid38 (
	.A(req_resp_state_Z[2]),
	.B(req_resp_state_Z[1]),
	.C(req_resp_state_Z[0]),
	.D(req_resp_state_Z[3]),
	.Y(lsu_resp_valid38_Z)
);
defparam lsu_resp_valid38.INIT=16'h0008;
// @29:19541
  CFG4 lsu_resp_valid41 (
	.A(req_resp_state_Z[2]),
	.B(req_resp_state_Z[1]),
	.C(req_resp_state_Z[0]),
	.D(req_resp_state_Z[3]),
	.Y(lsu_resp_valid41_Z)
);
defparam lsu_resp_valid41.INIT=16'h0001;
// @29:19528
  CFG4 lsu_resp_valid40 (
	.A(req_resp_state_Z[2]),
	.B(req_resp_state_Z[1]),
	.C(req_resp_state_Z[0]),
	.D(req_resp_state_Z[3]),
	.Y(lsu_resp_valid40_Z)
);
defparam lsu_resp_valid40.INIT=16'h0080;
// @29:19432
  CFG3 lsu_resp_valid33 (
	.A(req_resp_state_Z[3]),
	.B(req_resp_state_Z[2]),
	.C(req_resp_state_Z[1]),
	.Y(lsu_resp_valid33_Z)
);
defparam lsu_resp_valid33.INIT=8'h10;
// @29:19414
  CFG3 lsu_resp_valid32 (
	.A(req_resp_state_Z[2]),
	.B(req_resp_state_Z[0]),
	.C(req_resp_state_Z[3]),
	.Y(lsu_resp_valid32_Z)
);
defparam lsu_resp_valid32.INIT=8'h04;
// @29:19447
  CFG4 lsu_resp_valid34 (
	.A(req_resp_state_Z[2]),
	.B(req_resp_state_Z[1]),
	.C(req_resp_state_Z[0]),
	.D(req_resp_state_Z[3]),
	.Y(lsu_resp_valid34_Z)
);
defparam lsu_resp_valid34.INIT=16'h0040;
// @29:19369
  CFG4 \gen_req_buff_loop[0].un6_req_buff_load_os  (
	.A(req_buff_resp_state_0_[3]),
	.B(req_buff_resp_state_0_[2]),
	.C(req_buff_resp_state_0_[1]),
	.D(req_buff_resp_state_0_[0]),
	.Y(un6_req_buff_load_os)
);
defparam \gen_req_buff_loop[0].un6_req_buff_load_os .INIT=16'h1514;
// @31:797
  CFG4 lsu_emi_req_valid48_RNI54VGD (
	.A(cpu_d_req_addr_net[1]),
	.B(cpu_d_req_addr_net[0]),
	.C(alloc_ld_req_buff_addr_misalign),
	.D(lsu_emi_req_valid48_Z),
	.Y(lsu_emi_req_rd_byte_en_2_0)
);
defparam lsu_emi_req_valid48_RNI54VGD.INIT=16'h0002;
// @29:19078
  CFG4 lsu_fence_op_os (
	.A(req_buff_resp_state_1_[2]),
	.B(req_buff_resp_state_1_[1]),
	.C(req_buff_fence_os_2_Z[1]),
	.D(req_buff_fence_os_Z[0]),
	.Y(lsu_fence_os_net)
);
defparam lsu_fence_op_os.INIT=16'hFF10;
// @29:19089
  CFG4 un1_lsu_expipe_req_op_2 (
	.A(lsu_expipe_req_op_net[2]),
	.B(lsu_expipe_req_op_net[1]),
	.C(lsu_expipe_req_op_net[0]),
	.D(lsu_expipe_req_op_net[3]),
	.Y(un1_lsu_expipe_req_op_2_i)
);
defparam un1_lsu_expipe_req_op_2.INIT=16'h0024;
// @29:19412
  CFG4 lsu_expipe_resp_valid_1_0 (
	.A(un2_req_resp_str_req_buff_addr_misalign_Z[0]),
	.B(req_resp_state_valid_Z),
	.C(cpu_debug_mode_net),
	.D(un2_req_resp_str_req_buff_addr_misalign_Z[2]),
	.Y(lsu_expipe_resp_valid_1_0_Z)
);
defparam lsu_expipe_resp_valid_1_0.INIT=16'hCC8C;
// @29:19412
  CFG4 un1_lsu_resp_valid38_0 (
	.A(req_resp_state_Z[0]),
	.B(req_resp_state_Z[1]),
	.C(lsu_resp_valid37_0_Z),
	.D(lsu_resp_valid40_Z),
	.Y(un1_lsu_resp_valid38_0_Z)
);
defparam un1_lsu_resp_valid38_0.INIT=16'hFF10;
// @29:19260
  CFG2 alloc_exception (
	.A(alloc_ld_req_buff_addr_misalign),
	.B(alloc_str_req_buff_addr_misalign),
	.Y(alloc_exception_Z)
);
defparam alloc_exception.INIT=4'hE;
// @29:19089
  CFG2 \lsu_emi_req_wr_byte_en_2[1]  (
	.A(lsu_emi_req_wr_byte_en_sn_N_3),
	.B(N_140),
	.Y(cpu_d_req_wr_byte_en_net_2_0)
);
defparam \lsu_emi_req_wr_byte_en_2[1] .INIT=4'h8;
// @29:19089
  CFG4 \lsu_emi_req_rd_byte_en_iv_0_cZ[3]  (
	.A(un24_lsu_emi_req_rd_byte_en_Z),
	.B(un5_lsu_emi_req_rd_byte_en_1z),
	.C(un1_lsu_expipe_req_op_4_Z),
	.D(lsu_emi_req_valid43_Z),
	.Y(lsu_emi_req_rd_byte_en_iv_0[3])
);
defparam \lsu_emi_req_rd_byte_en_iv_0_cZ[3] .INIT=16'hECA0;
// @29:19414
  CFG4 un1_lsu_resp_valid38_1 (
	.A(lsu_resp_valid37_0_Z),
	.B(req_resp_state_Z[1]),
	.C(un1_req_resp_state_1_i),
	.D(lsu_resp_valid38_Z),
	.Y(un1_lsu_resp_valid38_1_i)
);
defparam un1_lsu_resp_valid38_1.INIT=16'hFFF2;
// @29:19412
  CFG4 un1_req_resp_state_1 (
	.A(req_resp_state_Z[2]),
	.B(req_resp_state_Z[1]),
	.C(req_resp_state_Z[0]),
	.D(req_resp_state_Z[3]),
	.Y(un1_req_resp_state_1_i)
);
defparam un1_req_resp_state_1.INIT=16'h0076;
// @29:19123
  CFG3 \lsu_emi_req_rd_byte_en_3[2]  (
	.A(alloc_ld_req_buff_addr_misalign),
	.B(cpu_d_req_addr_net[1]),
	.C(alloc_str_req_buff_addr_misalign),
	.Y(lsu_emi_req_rd_byte_en_3_Z[2])
);
defparam \lsu_emi_req_rd_byte_en_3[2] .INIT=8'h04;
// @29:19089
  CFG3 \lsu_emi_req_rd_byte_en_iv_0_cZ[2]  (
	.A(un5_lsu_emi_req_rd_byte_en_m),
	.B(lsu_emi_req_rd_byte_en_2_0),
	.C(un1_lsu_expipe_req_op_4_Z),
	.Y(lsu_emi_req_rd_byte_en_iv_0[2])
);
defparam \lsu_emi_req_rd_byte_en_iv_0_cZ[2] .INIT=8'hEA;
// @31:797
  CFG3 m146 (
	.A(cpu_d_resp_rd_data_net[31]),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[15]),
	.Y(N_147_0)
);
defparam m146.INIT=8'h47;
// @29:19077
  CFG4 lsu_ld_op_os (
	.A(req_buff_resp_state_valid[1]),
	.B(req_buff_resp_state_valid[0]),
	.C(un30_req_buff_load_os),
	.D(un6_req_buff_load_os),
	.Y(lsu_load_os_net)
);
defparam lsu_ld_op_os.INIT=16'hECA0;
// @29:19089
  CFG4 alloc_req_buff_0 (
	.A(un1_lsu_emi_req_valid40_Z),
	.B(alloc_str_req_buff_addr_misalign),
	.C(alloc_ld_req_buff_addr_misalign),
	.D(ifu_expipe_req_flush),
	.Y(alloc_req_buff_0_Z)
);
defparam alloc_req_buff_0.INIT=16'h0155;
// @29:19412
  CFG4 lsu_expipe_resp_str_amo_addr_misalign (
	.A(req_resp_state_valid_Z),
	.B(un2_req_resp_str_req_buff_addr_misalign_Z[0]),
	.C(un1_lsu_resp_valid38_0_Z),
	.D(lsu_resp_valid38_Z),
	.Y(lsu_expipe_resp_str_amo_addr_misalign_net)
);
defparam lsu_expipe_resp_str_amo_addr_misalign.INIT=16'h8880;
// @29:19089
  CFG4 \lsu_emi_req_rd_byte_en_3_m[2]  (
	.A(alloc_str_req_buff_addr_misalign),
	.B(alloc_ld_req_buff_addr_misalign),
	.C(cpu_d_req_addr_net[1]),
	.D(un1_lsu_expipe_req_op_2_i),
	.Y(lsu_emi_req_rd_byte_en_3_m_0)
);
defparam \lsu_emi_req_rd_byte_en_3_m[2] .INIT=16'h1000;
// @29:19089
  CFG4 \lsu_emi_req_rd_byte_en_2_m[1]  (
	.A(cpu_d_req_addr_net[1]),
	.B(cpu_d_req_addr_net[0]),
	.C(alloc_exception_Z),
	.D(un1_lsu_expipe_req_op_4_Z),
	.Y(lsu_emi_req_rd_byte_en_2_m_0)
);
defparam \lsu_emi_req_rd_byte_en_2_m[1] .INIT=16'h0400;
// @29:19089
  CFG4 lsu_emi_req_valid (
	.A(un1_lsu_emi_req_valid40_Z),
	.B(lsu_emi_req_valid_0_Z),
	.C(lsu_expipe_req_valid_net),
	.D(alloc_exception_Z),
	.Y(cpu_d_req_valid_net)
);
defparam lsu_emi_req_valid.INIT=16'h0040;
// @31:797
  CFG3 lsu_resp_valid34_RNIKPJ2E5 (
	.A(N_183_mux),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[6]),
	.Y(lsu_resp_valid34_RNIKPJ2E5_1z)
);
defparam lsu_resp_valid34_RNIKPJ2E5.INIT=8'h1D;
// @29:925
  CFG3 lsu_resp_valid34_RNIIMI2E5 (
	.A(N_189_mux),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[5]),
	.Y(N_120_0_i)
);
defparam lsu_resp_valid34_RNIIMI2E5.INIT=8'h1D;
// @29:925
  CFG3 lsu_resp_valid34_RNI7BI2E5 (
	.A(N_188_mux),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[4]),
	.Y(N_107_0_i)
);
defparam lsu_resp_valid34_RNI7BI2E5.INIT=8'h1D;
// @31:797
  CFG4 lsu_resp_valid33_RNILSGN01 (
	.A(N_181_0),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[26]),
	.D(cpu_d_resp_rd_data_net[10]),
	.Y(N_195_mux_1)
);
defparam lsu_resp_valid33_RNILSGN01.INIT=16'h0415;
// @31:797
  CFG4 lsu_resp_valid33_RNINUGN01 (
	.A(N_181_0),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[27]),
	.D(cpu_d_resp_rd_data_net[11]),
	.Y(N_181_mux_1)
);
defparam lsu_resp_valid33_RNINUGN01.INIT=16'h0415;
// @31:797
  CFG4 lsu_resp_valid33_RNIR2HN01 (
	.A(N_181_0),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[29]),
	.D(cpu_d_resp_rd_data_net[13]),
	.Y(N_193_mux_1)
);
defparam lsu_resp_valid33_RNIR2HN01.INIT=16'h0415;
// @31:797
  CFG4 lsu_resp_valid33_RNIKSHN01 (
	.A(N_181_0),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[30]),
	.D(cpu_d_resp_rd_data_net[14]),
	.Y(N_196_mux_1)
);
defparam lsu_resp_valid33_RNIKSHN01.INIT=16'h0415;
// @31:797
  CFG4 lsu_resp_valid33_RNIP0HN01 (
	.A(N_181_0),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[28]),
	.D(cpu_d_resp_rd_data_net[12]),
	.Y(N_192_mux_1)
);
defparam lsu_resp_valid33_RNIP0HN01.INIT=16'h0415;
// @29:19089
  CFG4 \lsu_emi_req_rd_byte_en_iv_0_cZ[1]  (
	.A(un1_lsu_expipe_req_op_2_i),
	.B(cpu_d_req_addr_net[1]),
	.C(alloc_exception_Z),
	.D(un5_lsu_emi_req_rd_byte_en_m),
	.Y(lsu_emi_req_rd_byte_en_iv_0[1])
);
defparam \lsu_emi_req_rd_byte_en_iv_0_cZ[1] .INIT=16'hFF02;
// @29:19412
  CFG4 lsu_expipe_resp_access_mem_error (
	.A(cpu_debug_mode_net),
	.B(req_resp_state_valid_Z),
	.C(un1_req_resp_state_1_i),
	.D(cpu_d_resp_error_sig),
	.Y(lsu_expipe_resp_access_mem_error_net)
);
defparam lsu_expipe_resp_access_mem_error.INIT=16'h4000;
// @31:797
  CFG4 lsu_resp_valid33_RNIATMND3 (
	.A(lsu_resp_valid36_Z),
	.B(lsu_resp_valid33_Z),
	.C(N_9_0),
	.D(N_147_0),
	.Y(N_152_0)
);
defparam lsu_resp_valid33_RNIATMND3.INIT=16'hFE32;
// @31:797
  CFG3 m77 (
	.A(cpu_d_resp_rd_data_net[16]),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[0]),
	.Y(N_78_0)
);
defparam m77.INIT=8'hB8;
// @29:925
  CFG3 lsu_resp_valid34_RNIV4K2E5 (
	.A(N_182_mux),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[7]),
	.Y(N_29_0_i)
);
defparam lsu_resp_valid34_RNIV4K2E5.INIT=8'h1D;
// @29:925
  CFG3 lsu_resp_valid34_RNI01F2E5 (
	.A(N_187_mux),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[3]),
	.Y(N_322_i)
);
defparam lsu_resp_valid34_RNI01F2E5.INIT=8'h1D;
// @31:797
  CFG4 lsu_resp_valid33_RNICH3MV (
	.A(N_181_0),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[25]),
	.D(cpu_d_resp_rd_data_net[9]),
	.Y(N_191_mux_1)
);
defparam lsu_resp_valid33_RNICH3MV.INIT=16'h0415;
// @31:797
  CFG4 lsu_resp_valid33_RNIAF3MV (
	.A(N_181_0),
	.B(req_resp_addr_align_Z[1]),
	.C(cpu_d_resp_rd_data_net[24]),
	.D(cpu_d_resp_rd_data_net[8]),
	.Y(N_190_mux_1)
);
defparam lsu_resp_valid33_RNIAF3MV.INIT=16'h0415;
// @29:19089
  CFG4 \lsu_emi_req_wr_byte_en_1[3]  (
	.A(un24_lsu_emi_req_rd_byte_en_Z),
	.B(lsu_emi_req_valid47_1z),
	.C(lsu_emi_req_wr_byte_en_sn_N_3),
	.D(lsu_emi_req_rd_byte_en_3_Z[2]),
	.Y(cpu_d_req_wr_byte_en_net_1_2)
);
defparam \lsu_emi_req_wr_byte_en_1[3] .INIT=16'h0E02;
// @31:797
  CFG4 lsu_resp_valid34_RNICNDNJ3 (
	.A(lsu_resp_valid34_Z),
	.B(N_181_0),
	.C(N_147_0),
	.D(N_9_0),
	.Y(N_147_1)
);
defparam lsu_resp_valid34_RNICNDNJ3.INIT=16'h5410;
// @31:797
  CFG3 lsu_resp_valid34_RNI0VSHQ3 (
	.A(N_152_0),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[16]),
	.Y(N_153_0)
);
defparam lsu_resp_valid34_RNI0VSHQ3.INIT=8'hD1;
// @29:925
  CFG3 lsu_resp_valid34_RNILLE2E5 (
	.A(N_184_mux),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[2]),
	.Y(N_307_i)
);
defparam lsu_resp_valid34_RNILLE2E5.INIT=8'h1D;
// @29:925
  CFG3 lsu_resp_valid34_RNI3111D5 (
	.A(N_185_mux),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[1]),
	.Y(N_314_i)
);
defparam lsu_resp_valid34_RNI3111D5.INIT=8'h1D;
// @31:797
  CFG3 lsu_resp_valid33_RNI6GNKB3 (
	.A(N_78_0),
	.B(N_321),
	.C(N_181_0),
	.Y(N_186_mux)
);
defparam lsu_resp_valid33_RNI6GNKB3.INIT=8'h3A;
// @29:925
  CFG3 lsu_resp_valid34_RNITTUHQ3 (
	.A(N_152_0),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[31]),
	.Y(N_141_i)
);
defparam lsu_resp_valid34_RNITTUHQ3.INIT=8'hD1;
// @29:925
  CFG3 lsu_resp_valid34_RNISSUHQ3 (
	.A(N_152_0),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[30]),
	.Y(N_170_0_i)
);
defparam lsu_resp_valid34_RNISSUHQ3.INIT=8'hD1;
// @29:925
  CFG3 lsu_resp_valid34_RNI44UHQ3 (
	.A(N_152_0),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[29]),
	.Y(N_168_0_i)
);
defparam lsu_resp_valid34_RNI44UHQ3.INIT=8'hD1;
// @29:925
  CFG3 lsu_resp_valid34_RNI33UHQ3 (
	.A(N_152_0),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[28]),
	.Y(N_167_0_i)
);
defparam lsu_resp_valid34_RNI33UHQ3.INIT=8'hD1;
// @29:925
  CFG3 lsu_resp_valid34_RNI22UHQ3 (
	.A(N_152_0),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[27]),
	.Y(N_166_0_i)
);
defparam lsu_resp_valid34_RNI22UHQ3.INIT=8'hD1;
// @29:925
  CFG3 lsu_resp_valid34_RNI11UHQ3 (
	.A(N_152_0),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[26]),
	.Y(N_165_i)
);
defparam lsu_resp_valid34_RNI11UHQ3.INIT=8'hD1;
// @29:925
  CFG3 lsu_resp_valid34_RNI00UHQ3 (
	.A(N_152_0),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[25]),
	.Y(N_163_i)
);
defparam lsu_resp_valid34_RNI00UHQ3.INIT=8'hD1;
// @29:925
  CFG3 lsu_resp_valid34_RNIVUTHQ3 (
	.A(N_152_0),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[24]),
	.Y(N_162_0_i)
);
defparam lsu_resp_valid34_RNIVUTHQ3.INIT=8'hD1;
// @29:925
  CFG3 lsu_resp_valid34_RNIUTTHQ3 (
	.A(N_152_0),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[23]),
	.Y(N_161_0_i)
);
defparam lsu_resp_valid34_RNIUTTHQ3.INIT=8'h1D;
// @29:925
  CFG3 lsu_resp_valid34_RNITSTHQ3 (
	.A(N_152_0),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[22]),
	.Y(N_160_0_i)
);
defparam lsu_resp_valid34_RNITSTHQ3.INIT=8'h1D;
// @29:925
  CFG3 lsu_resp_valid34_RNISRTHQ3 (
	.A(N_152_0),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[21]),
	.Y(N_142_i)
);
defparam lsu_resp_valid34_RNISRTHQ3.INIT=8'h1D;
// @29:925
  CFG3 lsu_resp_valid34_RNIRQTHQ3 (
	.A(N_152_0),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[20]),
	.Y(N_143_i)
);
defparam lsu_resp_valid34_RNIRQTHQ3.INIT=8'h1D;
// @29:925
  CFG3 lsu_resp_valid34_RNI32THQ3 (
	.A(N_152_0),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[19]),
	.Y(N_159_0_i)
);
defparam lsu_resp_valid34_RNI32THQ3.INIT=8'h1D;
// @29:925
  CFG3 lsu_resp_valid34_RNI21THQ3 (
	.A(N_152_0),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[18]),
	.Y(N_144_i)
);
defparam lsu_resp_valid34_RNI21THQ3.INIT=8'h1D;
// @29:925
  CFG3 lsu_resp_valid34_RNI10THQ3 (
	.A(N_152_0),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[17]),
	.Y(N_145_i)
);
defparam lsu_resp_valid34_RNI10THQ3.INIT=8'h1D;
// @31:797
  CFG3 lsu_resp_valid34_RNI5OFDN3 (
	.A(N_186_mux),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[0]),
	.Y(N_81_0)
);
defparam lsu_resp_valid34_RNI5OFDN3.INIT=8'hE2;
// @29:925
  CFG3 lsu_resp_valid34_RNI1OJH04 (
	.A(N_147_1),
	.B(lsu_resp_valid34_Z),
	.C(cpu_d_resp_rd_data_net[15]),
	.Y(N_147_i)
);
defparam lsu_resp_valid34_RNI1OJH04.INIT=8'h51;
// @29:925
  CFG4 lsu_resp_valid34_RNI1FAH64 (
	.A(N_196_mux_1),
	.B(N_181_mux_2),
	.C(lsu_resp_valid34_Z),
	.D(cpu_d_resp_rd_data_net[14]),
	.Y(N_180_0_i)
);
defparam lsu_resp_valid34_RNI1FAH64.INIT=16'hF101;
// @29:925
  CFG4 lsu_resp_valid34_RNI7K9H64 (
	.A(N_193_mux_1),
	.B(N_181_mux_2),
	.C(lsu_resp_valid34_Z),
	.D(cpu_d_resp_rd_data_net[13]),
	.Y(N_144_0_i)
);
defparam lsu_resp_valid34_RNI7K9H64.INIT=16'hF101;
// @29:925
  CFG4 lsu_resp_valid34_RNI4H9H64 (
	.A(N_192_mux_1),
	.B(N_181_mux_2),
	.C(lsu_resp_valid34_Z),
	.D(cpu_d_resp_rd_data_net[12]),
	.Y(N_138_0_i)
);
defparam lsu_resp_valid34_RNI4H9H64.INIT=16'hF101;
// @29:925
  CFG4 lsu_resp_valid34_RNI1E9H64 (
	.A(N_181_mux_1),
	.B(N_181_mux_2),
	.C(lsu_resp_valid34_Z),
	.D(cpu_d_resp_rd_data_net[11]),
	.Y(N_15_0_i)
);
defparam lsu_resp_valid34_RNI1E9H64.INIT=16'hF101;
// @29:925
  CFG4 lsu_resp_valid34_RNIUA9H64 (
	.A(N_195_mux_1),
	.B(N_181_mux_2),
	.C(lsu_resp_valid34_Z),
	.D(cpu_d_resp_rd_data_net[10]),
	.Y(N_175_0_i)
);
defparam lsu_resp_valid34_RNIUA9H64.INIT=16'hF101;
// @29:19551
  CFG4 dealloc_resp_buff_11 (
	.A(cpu_debug_mode_net),
	.B(un1_lsu_resp_valid_0_Z),
	.C(dealloc_resp_buff_11_0_Z),
	.D(cpu_d_resp_valid_sig),
	.Y(dealloc_resp_buff_11_Z)
);
defparam dealloc_resp_buff_11.INIT=16'hD0C0;
// @29:925
  CFG4 lsu_resp_valid34_RNIDLEE44 (
	.A(N_191_mux_1),
	.B(N_181_mux_2),
	.C(lsu_resp_valid34_Z),
	.D(cpu_d_resp_rd_data_net[9]),
	.Y(N_132_0_i)
);
defparam lsu_resp_valid34_RNIDLEE44.INIT=16'hF101;
// @29:925
  CFG4 lsu_resp_valid34_RNIAIEE44 (
	.A(N_190_mux_1),
	.B(N_181_mux_2),
	.C(lsu_resp_valid34_Z),
	.D(cpu_d_resp_rd_data_net[8]),
	.Y(N_126_0_i)
);
defparam lsu_resp_valid34_RNIAIEE44.INIT=16'hF101;
// @29:19071
  CFG4 lsu_expipe_req_ready_a2 (
	.A(cpu_d_req_is_ahb),
	.B(ahb_d_req_ready_net),
	.C(cpu_debug_mode_net),
	.D(lsu_emi_req_valid_0_Z),
	.Y(lsu_expipe_req_ready_1_1_0)
);
defparam lsu_expipe_req_ready_a2.INIT=16'h0800;
// @29:19412
  CFG4 dealloc_resp_buff_0 (
	.A(dealloc_resp_buff_11_Z),
	.B(lsu_expipe_resp_valid_net),
	.C(lsu_resp_valid41_Z),
	.D(lsu_expipe_resp_ready_net),
	.Y(N_151)
);
defparam dealloc_resp_buff_0.INIT=16'hACA0;
// @29:19293
  CFG2 \buff_rd_ptr_0[0]  (
	.A(N_151),
	.B(buff_rd_ptr_Z[0]),
	.Y(buff_rd_ptr_0_Z[0])
);
defparam \buff_rd_ptr_0[0] .INIT=4'h6;
// @29:19071
  CFG4 lsu_expipe_req_ready_1_0 (
	.A(cpu_debug_mode_net),
	.B(lsu_emi_req_valid_0_Z),
	.C(alloc_exception_Z),
	.D(cpu_d_req_ready_sig_1),
	.Y(lsu_expipe_req_ready_1_0_Z)
);
defparam lsu_expipe_req_ready_1_0.INIT=16'hC4C0;
// @29:19302
  CFG4 \buff_wr_ptr_0[0]  (
	.A(buff_wr_ptr_Z[0]),
	.B(alloc_req_buff_0_Z),
	.C(lsu_expipe_req_valid_net),
	.D(lsu_expipe_req_ready_net),
	.Y(buff_wr_ptr_0_Z[0])
);
defparam \buff_wr_ptr_0[0] .INIT=16'h6AAA;
// @29:19320
  CFG4 \buff_wr_strb[1]  (
	.A(buff_wr_ptr_Z[0]),
	.B(alloc_req_buff_0_Z),
	.C(lsu_expipe_req_valid_net),
	.D(lsu_expipe_req_ready_net),
	.Y(buff_wr_strb_Z[1])
);
defparam \buff_wr_strb[1] .INIT=16'h8000;
// @29:19320
  CFG4 \buff_wr_strb[0]  (
	.A(buff_wr_ptr_Z[0]),
	.B(alloc_req_buff_0_Z),
	.C(lsu_expipe_req_valid_net),
	.D(lsu_expipe_req_ready_net),
	.Y(buff_wr_strb_Z[0])
);
defparam \buff_wr_strb[0] .INIT=16'h4000;
// @29:18933
  CFG2 \gen_req_buff_loop[1].un1_lsu_flush  (
	.A(buff_wr_strb_Z[1]),
	.B(ifu_expipe_req_flush),
	.Y(un1_lsu_flush_0)
);
defparam \gen_req_buff_loop[1].un1_lsu_flush .INIT=4'hE;
// @29:18933
  CFG2 \gen_req_buff_loop[0].un1_lsu_flush  (
	.A(buff_wr_strb_Z[0]),
	.B(ifu_expipe_req_flush),
	.Y(un1_lsu_flush)
);
defparam \gen_req_buff_loop[0].un1_lsu_flush .INIT=4'hE;
// @29:19365
  CFG4 \gen_req_buff_loop[1].req_buff_resp_state_valid_9[1]  (
	.A(buff_rd_ptr_Z[0]),
	.B(req_buff_resp_state_valid[1]),
	.C(buff_wr_strb_Z[1]),
	.D(N_151),
	.Y(req_buff_resp_state_valid_9[1])
);
defparam \gen_req_buff_loop[1].req_buff_resp_state_valid_9[1] .INIT=16'hF4FC;
// @29:19365
  CFG4 \gen_req_buff_loop[0].req_buff_resp_state_valid_3[0]  (
	.A(buff_rd_ptr_Z[0]),
	.B(req_buff_resp_state_valid[0]),
	.C(buff_wr_strb_Z[0]),
	.D(N_151),
	.Y(req_buff_resp_state_valid_3[0])
);
defparam \gen_req_buff_loop[0].req_buff_resp_state_valid_3[0] .INIT=16'hF8FC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_lsu_32s_2s_1s_2s_2s */

module miv_rv32_hart_Z8 (
  un2_cpu_d_resp_type_0,
  cpu_d_resp_rd_data_net,
  lsu_emi_req_rd_byte_en_2_0,
  cpu_d_req_wr_byte_en_net_2_0,
  lsu_emi_req_rd_byte_en_3_m_0,
  lsu_emi_req_rd_byte_en_2_m_0,
  lsu_emi_req_rd_byte_en_iv_0,
  cpu_d_req_wr_byte_en_net_1_0,
  cpu_d_req_wr_byte_en_net_1_2,
  buff_entry_addr_req_2__RNI7IIMTF_S_0,
  buff_entry_addr_req_2__RNIK75RS01_S_0,
  buff_entry_addr_req_2__RNIRRNK321_S_0,
  buff_entry_addr_req_2__RNIP60H2B_S_0,
  buff_entry_addr_req_2__RNILTK1MV_S_0,
  buff_entry_addr_req_2__RNINKKRQQ_S_0,
  buff_entry_addr_req_2__RNI7Q42KP_S_0,
  buff_entry_addr_req_2__RNIGAC9BI_S_0,
  req_masked,
  hipri_req_ptr_0,
  cpu_i_resp_rd_data_sel,
  ahb_i_req_addr_net,
  cpu_debug_gpr_op_rd_data_net,
  cpu_debug_gpr_op_addr_net,
  cpu_debug_csr_op_rd_data_net,
  cpu_debug_csr_op_addr_net,
  cpu_debug_op_wr_data_net,
  lsu_expipe_req_op_net_0,
  lsu_expipe_req_op_net_3,
  cpu_d_req_wr_data_net,
  cpu_d_req_addr_net,
  mtime_count_out,
  N_140,
  lsu_emi_req_valid47,
  cpu_d_req_is_apb,
  cpu_d_resp_valid_sig_0,
  cpu_d_resp_valid_rd,
  lsu_emi_req_wr_byte_en_sn_N_3,
  un5_lsu_emi_req_rd_byte_en,
  lsu_emi_req_valid49,
  un1_lsu_emi_req_valid46,
  N_85_0,
  N_79,
  cpu_d_req_valid_net,
  cpu_d_resp_error_sig,
  cpu_d_resp_valid_sig,
  cpu_d_req_is_ahb,
  ahb_d_req_ready_net,
  cpu_d_req_ready_sig_1,
  sticky_reset_reg,
  cpu_i_req_is_apb,
  ahb_i_req_ready_net,
  cpu_i_req_is_ahb,
  cpu_i_resp_valid_sel,
  ifu_emi_req_valid_c,
  cpu_i_resp_error_sel,
  un5_fetch_ptr_sel_i,
  i_trx_os_buff_ready,
  N_77,
  N_64,
  N_66,
  N_70,
  N_74,
  N_80,
  N_81,
  N_85,
  un1_cpu_i_req_ready,
  dff_arst,
  EXT_IRQ,
  un5_m_timer_irq_cry_63_i,
  hart_soft_irq_net,
  cpu_debug_resume_ack_net,
  cpu_debug_resume_req_net,
  cpu_debug_halt_ack_net,
  cpu_debug_halt_req_net,
  cpu_debug_gpr_op_rd_data_valid_net,
  cpu_debug_gpr_rd_en_net,
  cpu_debug_gpr_wr_en_net,
  cpu_debug_gpr_op_valid_net,
  cpu_debug_csr_op_rd_data_valid_net,
  cpu_debug_csr_rd_en_net,
  cpu_debug_csr_wr_en_net,
  cpu_debug_csr_op_valid_net,
  cpu_debug_mode_net,
  cpu_debug_active_net,
  debug_sys_reset,
  hart_soft_reset_net,
  RESETN,
  CLK
)
;
input un2_cpu_d_resp_type_0 ;
input [31:0] cpu_d_resp_rd_data_net ;
output lsu_emi_req_rd_byte_en_2_0 ;
output cpu_d_req_wr_byte_en_net_2_0 ;
output lsu_emi_req_rd_byte_en_3_m_0 ;
output lsu_emi_req_rd_byte_en_2_m_0 ;
output [3:1] lsu_emi_req_rd_byte_en_iv_0 ;
output cpu_d_req_wr_byte_en_net_1_0 ;
output cpu_d_req_wr_byte_en_net_1_2 ;
output buff_entry_addr_req_2__RNI7IIMTF_S_0 ;
output buff_entry_addr_req_2__RNIK75RS01_S_0 ;
output buff_entry_addr_req_2__RNIRRNK321_S_0 ;
output buff_entry_addr_req_2__RNIP60H2B_S_0 ;
output buff_entry_addr_req_2__RNILTK1MV_S_0 ;
output buff_entry_addr_req_2__RNINKKRQQ_S_0 ;
output buff_entry_addr_req_2__RNI7Q42KP_S_0 ;
output buff_entry_addr_req_2__RNIGAC9BI_S_0 ;
input [1:0] req_masked ;
input hipri_req_ptr_0 ;
input [31:0] cpu_i_resp_rd_data_sel ;
output [31:2] ahb_i_req_addr_net ;
output [31:0] cpu_debug_gpr_op_rd_data_net ;
input [5:0] cpu_debug_gpr_op_addr_net ;
output [31:0] cpu_debug_csr_op_rd_data_net ;
input [11:0] cpu_debug_csr_op_addr_net ;
input [31:0] cpu_debug_op_wr_data_net ;
inout lsu_expipe_req_op_net_0 /* synthesis syn_tristate = 1 */ ;
inout lsu_expipe_req_op_net_3 /* synthesis syn_tristate = 1 */ ;
output [31:0] cpu_d_req_wr_data_net ;
inout [31:0] cpu_d_req_addr_net /* synthesis syn_tristate = 1 */ ;
input [63:0] mtime_count_out ;
output N_140 ;
output lsu_emi_req_valid47 ;
input cpu_d_req_is_apb ;
input cpu_d_resp_valid_sig_0 ;
input cpu_d_resp_valid_rd ;
output lsu_emi_req_wr_byte_en_sn_N_3 ;
output un5_lsu_emi_req_rd_byte_en ;
output lsu_emi_req_valid49 ;
output un1_lsu_emi_req_valid46 ;
output N_85_0 ;
output N_79 ;
output cpu_d_req_valid_net ;
input cpu_d_resp_error_sig ;
input cpu_d_resp_valid_sig ;
input cpu_d_req_is_ahb ;
input ahb_d_req_ready_net ;
input cpu_d_req_ready_sig_1 ;
output sticky_reset_reg ;
input cpu_i_req_is_apb ;
input ahb_i_req_ready_net ;
input cpu_i_req_is_ahb ;
input cpu_i_resp_valid_sel ;
output ifu_emi_req_valid_c ;
input cpu_i_resp_error_sel ;
output un5_fetch_ptr_sel_i ;
input i_trx_os_buff_ready ;
output N_77 ;
output N_64 ;
output N_66 ;
output N_70 ;
output N_74 ;
output N_80 ;
output N_81 ;
output N_85 ;
input un1_cpu_i_req_ready ;
input dff_arst ;
input EXT_IRQ ;
input un5_m_timer_irq_cry_63_i ;
input hart_soft_irq_net ;
output cpu_debug_resume_ack_net ;
input cpu_debug_resume_req_net ;
output cpu_debug_halt_ack_net ;
input cpu_debug_halt_req_net ;
output cpu_debug_gpr_op_rd_data_valid_net ;
input cpu_debug_gpr_rd_en_net ;
input cpu_debug_gpr_wr_en_net ;
input cpu_debug_gpr_op_valid_net ;
output cpu_debug_csr_op_rd_data_valid_net ;
input cpu_debug_csr_rd_en_net ;
input cpu_debug_csr_wr_en_net ;
input cpu_debug_csr_op_valid_net ;
inout cpu_debug_mode_net /* synthesis syn_tristate = 1 */ ;
input cpu_debug_active_net ;
input debug_sys_reset ;
input hart_soft_reset_net ;
input RESETN ;
input CLK ;
wire un2_cpu_d_resp_type_0 ;
wire lsu_emi_req_rd_byte_en_2_0 ;
wire cpu_d_req_wr_byte_en_net_2_0 ;
wire lsu_emi_req_rd_byte_en_3_m_0 ;
wire lsu_emi_req_rd_byte_en_2_m_0 ;
wire cpu_d_req_wr_byte_en_net_1_0 ;
wire cpu_d_req_wr_byte_en_net_1_2 ;
wire buff_entry_addr_req_2__RNI7IIMTF_S_0 ;
wire buff_entry_addr_req_2__RNIK75RS01_S_0 ;
wire buff_entry_addr_req_2__RNIRRNK321_S_0 ;
wire buff_entry_addr_req_2__RNIP60H2B_S_0 ;
wire buff_entry_addr_req_2__RNILTK1MV_S_0 ;
wire buff_entry_addr_req_2__RNINKKRQQ_S_0 ;
wire buff_entry_addr_req_2__RNI7Q42KP_S_0 ;
wire buff_entry_addr_req_2__RNIGAC9BI_S_0 ;
wire hipri_req_ptr_0 ;
wire lsu_expipe_req_op_net_0 ;
wire lsu_expipe_req_op_net_3 ;
wire N_140 ;
wire lsu_emi_req_valid47 ;
wire cpu_d_req_is_apb ;
wire cpu_d_resp_valid_sig_0 ;
wire cpu_d_resp_valid_rd ;
wire lsu_emi_req_wr_byte_en_sn_N_3 ;
wire un5_lsu_emi_req_rd_byte_en ;
wire lsu_emi_req_valid49 ;
wire un1_lsu_emi_req_valid46 ;
wire N_85_0 ;
wire N_79 ;
wire cpu_d_req_valid_net ;
wire cpu_d_resp_error_sig ;
wire cpu_d_resp_valid_sig ;
wire cpu_d_req_is_ahb ;
wire ahb_d_req_ready_net ;
wire cpu_d_req_ready_sig_1 ;
wire sticky_reset_reg ;
wire cpu_i_req_is_apb ;
wire ahb_i_req_ready_net ;
wire cpu_i_req_is_ahb ;
wire cpu_i_resp_valid_sel ;
wire ifu_emi_req_valid_c ;
wire cpu_i_resp_error_sel ;
wire un5_fetch_ptr_sel_i ;
wire i_trx_os_buff_ready ;
wire N_77 ;
wire N_64 ;
wire N_66 ;
wire N_70 ;
wire N_74 ;
wire N_80 ;
wire N_81 ;
wire N_85 ;
wire un1_cpu_i_req_ready ;
wire dff_arst ;
wire EXT_IRQ ;
wire un5_m_timer_irq_cry_63_i ;
wire hart_soft_irq_net ;
wire cpu_debug_resume_ack_net ;
wire cpu_debug_resume_req_net ;
wire cpu_debug_halt_ack_net ;
wire cpu_debug_halt_req_net ;
wire cpu_debug_gpr_op_rd_data_valid_net ;
wire cpu_debug_gpr_rd_en_net ;
wire cpu_debug_gpr_wr_en_net ;
wire cpu_debug_gpr_op_valid_net ;
wire cpu_debug_csr_op_rd_data_valid_net ;
wire cpu_debug_csr_rd_en_net ;
wire cpu_debug_csr_wr_en_net ;
wire cpu_debug_csr_op_valid_net ;
wire cpu_debug_mode_net ;
wire cpu_debug_active_net ;
wire debug_sys_reset ;
wire hart_soft_reset_net ;
wire RESETN ;
wire CLK ;
wire [0:0] ifu_expipe_req_branch_excpt_vaddr;
wire [1:0] ifu_expipe_req_priv;
wire [31:0] ifu_expipe_resp_next_vaddr_net;
wire [31:0] ifu_expipe_resp_ireg_net;
wire [31:0] ifu_expipe_resp_ireg_vaddr_net;
wire [31:1] lsu_req_addr;
wire [2:1] lsu_expipe_req_op_net;
wire [31:0] formal_trace_instr;
wire [31:0] formal_trace_pc;
wire [31:0] trace_iaddr;
wire [31:0] trace_insn;
wire [4:0] trace_cause_net;
wire [31:0] trace_tval;
wire gpr_uncorrectable_ecc_error ;
wire GND ;
wire ifu_expipe_fetch_en ;
wire ifu_expipe_req_branch_excpt_req_valid_net ;
wire ifu_expipe_req_branch_excpt_req_fenci_net ;
wire ifu_expipe_req_fenci_proceed_net ;
wire ifu_expipe_req_branch_excpt_req_ready_net ;
wire ifu_expipe_req_flush ;
wire ifu_expipe_resp_valid_net ;
wire ifu_expipe_resp_ready_net ;
wire un1_next_iab_rd_alignment_0_sqmuxa_i_o2 ;
wire ifu_expipe_resp_access_mem_error_net ;
wire ifu_expipe_resp_access_misalign_error_net ;
wire lsu_flush ;
wire lsu_op_os_net ;
wire lsu_load_os_net ;
wire lsu_fence_os_net ;
wire lsu_expipe_req_valid_net ;
wire lsu_expipe_req_ready_net ;
wire lsu_expipe_req_addr_valid_net ;
wire lsu_expipe_req_wr_data_valid_net ;
wire lsu_expipe_resp_valid_net ;
wire lsu_expipe_resp_ready_net ;
wire N_81_0 ;
wire N_314_i ;
wire N_307_i ;
wire N_322_i ;
wire N_107_0_i ;
wire N_120_0_i ;
wire lsu_resp_valid34_RNIKPJ2E5 ;
wire N_29_0_i ;
wire N_126_0_i ;
wire N_132_0_i ;
wire N_175_0_i ;
wire N_15_0_i ;
wire N_138_0_i ;
wire N_144_0_i ;
wire N_180_0_i ;
wire N_147_i ;
wire N_153_0 ;
wire N_145_i ;
wire N_144_i ;
wire N_159_0_i ;
wire N_143_i ;
wire N_142_i ;
wire N_160_0_i ;
wire N_161_0_i ;
wire N_162_0_i ;
wire N_163_i ;
wire N_165_i ;
wire N_166_0_i ;
wire N_167_0_i ;
wire N_168_0_i ;
wire N_170_0_i ;
wire N_141_i ;
wire lsu_expipe_resp_ld_addr_misalign_net ;
wire lsu_expipe_resp_str_amo_addr_misalign_net ;
wire lsu_expipe_resp_access_mem_error_net ;
wire debug_gpr_req_ready ;
wire debug_resethalt_ack ;
wire debug_mode_0 ;
wire formal_trace_reset_taken ;
wire formal_trace_instr_retire ;
wire trace_valid ;
wire trace_priv_net ;
wire trace_exception ;
wire trace_interrupt ;
wire gpr_ram_init_done ;
wire icache_flush ;
wire ram_init_soft_debug_reset ;
wire VCC ;
wire N_3473 ;
// @29:925
  miv_rv32_expipe_Z7 u_expipe_0 (
	.clk(CLK),
	.resetn(RESETN),
	.core_soft_reset(hart_soft_reset_net),
	.gpr_uncorrectable_ecc_error(gpr_uncorrectable_ecc_error),
	.time_count(mtime_count_out[63:0]),
	.hart_id({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ifu_expipe_fetch_en(ifu_expipe_fetch_en),
	.ifu_expipe_req_branch_excpt_req_valid(ifu_expipe_req_branch_excpt_req_valid_net),
	.ifu_expipe_req_branch_excpt_req_fenci(ifu_expipe_req_branch_excpt_req_fenci_net),
	.ifu_expipe_req_fenci_proceed(ifu_expipe_req_fenci_proceed_net),
	.ifu_expipe_req_branch_excpt_req_ready(ifu_expipe_req_branch_excpt_req_ready_net),
	.ifu_expipe_req_branch_excpt_vaddr({cpu_d_req_addr_net[31:1], ifu_expipe_req_branch_excpt_vaddr[0]}),
	.ifu_expipe_req_flush(ifu_expipe_req_flush),
	.ifu_expipe_req_priv(ifu_expipe_req_priv[1:0]),
	.ifu_expipe_resp_next_vaddr(ifu_expipe_resp_next_vaddr_net[31:0]),
	.ifu_expipe_resp_valid(ifu_expipe_resp_valid_net),
	.ifu_expipe_resp_ready(ifu_expipe_resp_ready_net),
	.ifu_expipe_resp_ireg(ifu_expipe_resp_ireg_net[31:0]),
	.ifu_expipe_resp_ireg_vaddr({ifu_expipe_resp_ireg_vaddr_net[31:2], un1_next_iab_rd_alignment_0_sqmuxa_i_o2, ifu_expipe_resp_ireg_vaddr_net[0]}),
	.ifu_expipe_resp_ireg_vaddr_valid(GND),
	.ifu_expipe_resp_compressed(GND),
	.ifu_expipe_resp_access_fault(GND),
	.ifu_expipe_resp_access_mem_error(ifu_expipe_resp_access_mem_error_net),
	.ifu_expipe_resp_access_parity_error(GND),
	.ifu_expipe_resp_access_misalign_error(ifu_expipe_resp_access_misalign_error_net),
	.ifu_expipe_resp_access_aborted(GND),
	.lsu_flush(lsu_flush),
	.lsu_op_os(lsu_op_os_net),
	.lsu_ld_op_os(lsu_load_os_net),
	.lsu_fence_op_os(lsu_fence_os_net),
	.lsu_req_valid(lsu_expipe_req_valid_net),
	.lsu_req_ready(lsu_expipe_req_ready_net),
	.lsu_req_addr({lsu_req_addr[31:1], cpu_d_req_addr_net[0]}),
	.lsu_req_addr_valid(lsu_expipe_req_addr_valid_net),
	.lsu_req_wr_data(cpu_d_req_wr_data_net[31:0]),
	.lsu_req_wr_data_valid(lsu_expipe_req_wr_data_valid_net),
	.lsu_req_op({lsu_expipe_req_op_net_3, lsu_expipe_req_op_net[2:1], lsu_expipe_req_op_net_0}),
	.lsu_resp_valid(lsu_expipe_resp_valid_net),
	.lsu_resp_ready(lsu_expipe_resp_ready_net),
	.lsu_resp_rd_data({N_141_i, N_170_0_i, N_168_0_i, N_167_0_i, N_166_0_i, N_165_i, N_163_i, N_162_0_i, N_161_0_i, N_160_0_i, N_142_i, N_143_i, N_159_0_i, N_144_i, N_145_i, N_153_0, N_147_i, N_180_0_i, N_144_0_i, N_138_0_i, N_15_0_i, N_175_0_i, N_132_0_i, N_126_0_i, N_29_0_i, lsu_resp_valid34_RNIKPJ2E5, N_120_0_i, N_107_0_i, N_322_i, N_307_i, N_314_i, N_81_0}),
	.lsu_resp_ld_addr_misalign(lsu_expipe_resp_ld_addr_misalign_net),
	.lsu_resp_ld_access_fault(GND),
	.lsu_resp_str_amo_addr_misalign(lsu_expipe_resp_str_amo_addr_misalign_net),
	.lsu_resp_str_amo_access_fault(GND),
	.lsu_resp_access_mem_error(lsu_expipe_resp_access_mem_error_net),
	.lsu_resp_access_parity_error(GND),
	.lsu_resp_access_aborted(GND),
	.debug_reset(GND),
	.debug_core_reset(debug_sys_reset),
	.debug_active(cpu_debug_active_net),
	.debug_csr_gpr_req_wr_data(cpu_debug_op_wr_data_net[31:0]),
	.debug_csr_req_ready(cpu_debug_mode_net),
	.debug_csr_req_valid(cpu_debug_csr_op_valid_net),
	.debug_csr_req_wr_en(cpu_debug_csr_wr_en_net),
	.debug_csr_req_rd_en(cpu_debug_csr_rd_en_net),
	.debug_csr_req_addr(cpu_debug_csr_op_addr_net[11:0]),
	.debug_csr_resp_rd_data(cpu_debug_csr_op_rd_data_net[31:0]),
	.debug_csr_resp_valid(cpu_debug_csr_op_rd_data_valid_net),
	.debug_csr_resp_ready(GND),
	.debug_gpr_req_valid(cpu_debug_gpr_op_valid_net),
	.debug_gpr_req_ready(debug_gpr_req_ready),
	.debug_gpr_req_wr_en(cpu_debug_gpr_wr_en_net),
	.debug_gpr_req_rd_en(cpu_debug_gpr_rd_en_net),
	.debug_gpr_req_addr(cpu_debug_gpr_op_addr_net[5:0]),
	.debug_gpr_resp_rd_data(cpu_debug_gpr_op_rd_data_net[31:0]),
	.debug_gpr_resp_valid(cpu_debug_gpr_op_rd_data_valid_net),
	.debug_gpr_resp_ready(GND),
	.debug_halt_req(cpu_debug_halt_req_net),
	.debug_halt_ack(cpu_debug_halt_ack_net),
	.debug_resethalt_req(GND),
	.debug_resethalt_ack(debug_resethalt_ack),
	.debug_resume_req(cpu_debug_resume_req_net),
	.debug_resume_ack(cpu_debug_resume_ack_net),
	.debug_mode(debug_mode_0),
	.m_sw_irq(hart_soft_irq_net),
	.m_timer_irq(un5_m_timer_irq_cry_63_i),
	.m_external_irq(EXT_IRQ),
	.sys_ext_irq_src({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.formal_trace_instr(formal_trace_instr[31:0]),
	.formal_trace_pc(formal_trace_pc[31:0]),
	.formal_trace_reset_taken(formal_trace_reset_taken),
	.formal_trace_instr_retire(formal_trace_instr_retire),
	.trace_valid(trace_valid),
	.trace_iaddr(trace_iaddr[31:0]),
	.trace_insn(trace_insn[31:0]),
	.trace_priv(trace_priv_net),
	.trace_exception(trace_exception),
	.trace_interrupt(trace_interrupt),
	.trace_cause(trace_cause_net[4:0]),
	.trace_tval(trace_tval[31:0]),
	.gpr_ram_init_done(gpr_ram_init_done),
	.i_flush(icache_flush),
	.ram_init_soft_debug_reset(ram_init_soft_debug_reset),
	.icache_ram_init_done(VCC),
	.gpr_ecc_error_injection({GND, GND}),
	.dff_arst(dff_arst)
);
// @29:792
  miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z5 u_fetch_unit_0 (
	.ifu_expipe_resp_ireg_net(ifu_expipe_resp_ireg_net[31:0]),
	.ifu_expipe_resp_next_vaddr_net(ifu_expipe_resp_next_vaddr_net[31:0]),
	.ifu_expipe_resp_ireg_vaddr_net({ifu_expipe_resp_ireg_vaddr_net[31:2], N_3473, ifu_expipe_resp_ireg_vaddr_net[0]}),
	.cpu_d_req_addr_net(cpu_d_req_addr_net[31:1]),
	.ahb_i_req_addr_net(ahb_i_req_addr_net[31:2]),
	.cpu_i_resp_rd_data_sel(cpu_i_resp_rd_data_sel[31:0]),
	.hipri_req_ptr_0(hipri_req_ptr_0),
	.req_masked(req_masked[1:0]),
	.buff_entry_addr_req_2__RNIGAC9BI_S_0(buff_entry_addr_req_2__RNIGAC9BI_S_0),
	.buff_entry_addr_req_2__RNI7Q42KP_S_0(buff_entry_addr_req_2__RNI7Q42KP_S_0),
	.buff_entry_addr_req_2__RNINKKRQQ_S_0(buff_entry_addr_req_2__RNINKKRQQ_S_0),
	.buff_entry_addr_req_2__RNILTK1MV_S_0(buff_entry_addr_req_2__RNILTK1MV_S_0),
	.buff_entry_addr_req_2__RNIP60H2B_S_0(buff_entry_addr_req_2__RNIP60H2B_S_0),
	.buff_entry_addr_req_2__RNIRRNK321_S_0(buff_entry_addr_req_2__RNIRRNK321_S_0),
	.buff_entry_addr_req_2__RNIK75RS01_S_0(buff_entry_addr_req_2__RNIK75RS01_S_0),
	.buff_entry_addr_req_2__RNI7IIMTF_S_0(buff_entry_addr_req_2__RNI7IIMTF_S_0),
	.un1_cpu_i_req_ready(un1_cpu_i_req_ready),
	.ifu_expipe_resp_ready_net(ifu_expipe_resp_ready_net),
	.N_85(N_85),
	.N_81(N_81),
	.N_80(N_80),
	.N_74(N_74),
	.N_70(N_70),
	.N_66(N_66),
	.N_64(N_64),
	.N_77(N_77),
	.ifu_expipe_resp_access_misalign_error_net(ifu_expipe_resp_access_misalign_error_net),
	.i_trx_os_buff_ready(i_trx_os_buff_ready),
	.ifu_expipe_req_fenci_proceed_net(ifu_expipe_req_fenci_proceed_net),
	.ifu_expipe_req_flush(ifu_expipe_req_flush),
	.un1_next_iab_rd_alignment_0_sqmuxa_i_o2_1z(un1_next_iab_rd_alignment_0_sqmuxa_i_o2),
	.un5_fetch_ptr_sel_i(un5_fetch_ptr_sel_i),
	.ifu_expipe_resp_access_mem_error_net(ifu_expipe_resp_access_mem_error_net),
	.cpu_i_resp_error_sel(cpu_i_resp_error_sel),
	.ifu_expipe_resp_valid_net(ifu_expipe_resp_valid_net),
	.ifu_expipe_req_branch_excpt_req_valid_net(ifu_expipe_req_branch_excpt_req_valid_net),
	.cpu_debug_mode_net(cpu_debug_mode_net),
	.ifu_emi_req_valid_c(ifu_emi_req_valid_c),
	.cpu_i_resp_valid_sel(cpu_i_resp_valid_sel),
	.cpu_i_req_is_ahb(cpu_i_req_is_ahb),
	.ahb_i_req_ready_net(ahb_i_req_ready_net),
	.cpu_i_req_is_apb(cpu_i_req_is_apb),
	.ifu_expipe_req_branch_excpt_req_ready_net(ifu_expipe_req_branch_excpt_req_ready_net),
	.ifu_expipe_req_branch_excpt_req_fenci_net(ifu_expipe_req_branch_excpt_req_fenci_net),
	.sticky_reset_reg_1z(sticky_reset_reg),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
// @29:841
  miv_rv32_lsu_32s_2s_1s_2s_2s u_lsu_0 (
	.cpu_d_req_wr_byte_en_net_1_0(cpu_d_req_wr_byte_en_net_1_0),
	.cpu_d_req_wr_byte_en_net_1_2(cpu_d_req_wr_byte_en_net_1_2),
	.lsu_emi_req_rd_byte_en_iv_0(lsu_emi_req_rd_byte_en_iv_0[3:1]),
	.lsu_emi_req_rd_byte_en_2_m_0(lsu_emi_req_rd_byte_en_2_m_0),
	.lsu_emi_req_rd_byte_en_3_m_0(lsu_emi_req_rd_byte_en_3_m_0),
	.cpu_d_req_wr_byte_en_net_2_0(cpu_d_req_wr_byte_en_net_2_0),
	.lsu_emi_req_rd_byte_en_2_0(lsu_emi_req_rd_byte_en_2_0),
	.lsu_expipe_req_op_net({lsu_expipe_req_op_net_3, lsu_expipe_req_op_net[2:1], lsu_expipe_req_op_net_0}),
	.cpu_d_resp_rd_data_net(cpu_d_resp_rd_data_net[31:0]),
	.req_masked(req_masked[1:0]),
	.un2_cpu_d_resp_type_0(un2_cpu_d_resp_type_0),
	.hipri_req_ptr_0(hipri_req_ptr_0),
	.cpu_d_req_addr_net(cpu_d_req_addr_net[1:0]),
	.cpu_d_req_ready_sig_1(cpu_d_req_ready_sig_1),
	.lsu_expipe_resp_ready_net(lsu_expipe_resp_ready_net),
	.ahb_d_req_ready_net(ahb_d_req_ready_net),
	.cpu_d_req_is_ahb(cpu_d_req_is_ahb),
	.N_126_0_i(N_126_0_i),
	.N_132_0_i(N_132_0_i),
	.cpu_d_resp_valid_sig(cpu_d_resp_valid_sig),
	.N_175_0_i(N_175_0_i),
	.N_15_0_i(N_15_0_i),
	.N_138_0_i(N_138_0_i),
	.N_144_0_i(N_144_0_i),
	.N_180_0_i(N_180_0_i),
	.N_147_i(N_147_i),
	.N_81_0(N_81_0),
	.N_145_i(N_145_i),
	.N_144_i(N_144_i),
	.N_159_0_i(N_159_0_i),
	.N_143_i(N_143_i),
	.N_142_i(N_142_i),
	.N_160_0_i(N_160_0_i),
	.N_161_0_i(N_161_0_i),
	.N_162_0_i(N_162_0_i),
	.N_163_i(N_163_i),
	.N_165_i(N_165_i),
	.N_166_0_i(N_166_0_i),
	.N_167_0_i(N_167_0_i),
	.N_168_0_i(N_168_0_i),
	.N_170_0_i(N_170_0_i),
	.N_141_i(N_141_i),
	.N_314_i(N_314_i),
	.N_307_i(N_307_i),
	.N_153_0(N_153_0),
	.N_322_i(N_322_i),
	.N_29_0_i(N_29_0_i),
	.lsu_expipe_resp_access_mem_error_net(lsu_expipe_resp_access_mem_error_net),
	.cpu_d_resp_error_sig(cpu_d_resp_error_sig),
	.N_107_0_i(N_107_0_i),
	.N_120_0_i(N_120_0_i),
	.lsu_resp_valid34_RNIKPJ2E5_1z(lsu_resp_valid34_RNIKPJ2E5),
	.cpu_d_req_valid_net(cpu_d_req_valid_net),
	.lsu_expipe_req_valid_net(lsu_expipe_req_valid_net),
	.lsu_expipe_resp_str_amo_addr_misalign_net(lsu_expipe_resp_str_amo_addr_misalign_net),
	.lsu_load_os_net(lsu_load_os_net),
	.lsu_fence_os_net(lsu_fence_os_net),
	.lsu_expipe_resp_ld_addr_misalign_net(lsu_expipe_resp_ld_addr_misalign_net),
	.N_79(N_79),
	.N_85(N_85_0),
	.un1_lsu_emi_req_valid46_1z(un1_lsu_emi_req_valid46),
	.lsu_emi_req_valid49(lsu_emi_req_valid49),
	.un5_lsu_emi_req_rd_byte_en_1z(un5_lsu_emi_req_rd_byte_en),
	.lsu_op_os_net(lsu_op_os_net),
	.lsu_emi_req_wr_byte_en_sn_N_3(lsu_emi_req_wr_byte_en_sn_N_3),
	.lsu_expipe_req_ready_net(lsu_expipe_req_ready_net),
	.cpu_d_resp_valid_rd(cpu_d_resp_valid_rd),
	.cpu_d_resp_valid_sig_0(cpu_d_resp_valid_sig_0),
	.lsu_expipe_resp_valid_net(lsu_expipe_resp_valid_net),
	.cpu_debug_mode_net(cpu_debug_mode_net),
	.cpu_d_req_is_apb(cpu_d_req_is_apb),
	.lsu_emi_req_valid47_1z(lsu_emi_req_valid47),
	.N_140(N_140),
	.ifu_expipe_req_flush(ifu_expipe_req_flush),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_hart_Z8 */

module miv_rv32_debug_dtm_jtag_1s (
  wr_ptr_0,
  fifo_memory,
  dtm_req_data_25,
  dtm_req_data_20,
  dtm_req_data_0,
  dtm_req_data_1,
  dtm_req_data_2,
  dtm_req_data_6,
  dtm_req_data_9,
  dtm_req_data_11,
  dtm_req_data_12,
  dtm_req_data_13,
  dtm_req_data_14,
  dtm_req_data_15,
  dtm_req_data_16,
  dtm_req_data_17,
  dtm_req_data_18,
  dtm_req_data_19,
  dtm_req_data_24,
  dtm_req_data_26,
  dtm_req_data_27,
  dtm_req_data_28,
  dtm_req_data_29,
  dtm_req_data_30,
  dtm_req_data_31,
  dtm_req_data_32,
  dtm_req_data_33,
  dtm_req_data_34,
  dtm_req_data_35,
  dtm_req_data_36,
  dtm_req_data_37,
  dtm_req_data_38,
  dtm_req_data_39,
  dtm_resp_data_0,
  shiftDMI_6,
  shiftDMI_5,
  shiftDMI_4,
  shiftDMI_1,
  shiftDMI_0,
  shiftDMI_22,
  shiftDMI_11,
  shiftDMI_9,
  shiftDMI_8,
  shiftDMI_24,
  shiftDMI_23,
  currTapState_0,
  CO0_1,
  write_en_1,
  JTAG_TMS,
  empty_rd,
  JTAG_TDO,
  shiftDR21,
  JTAG_TDI,
  JTAG_TCK_i,
  JTAG_TCK,
  delay_sel_arst34,
  dtm_resp_ready,
  fifo_reset_arst_i,
  fifo_reset
)
;
input wr_ptr_0 ;
input [33:2] fifo_memory ;
output dtm_req_data_25 ;
output dtm_req_data_20 ;
output dtm_req_data_0 ;
output dtm_req_data_1 ;
output dtm_req_data_2 ;
output dtm_req_data_6 ;
output dtm_req_data_9 ;
output dtm_req_data_11 ;
output dtm_req_data_12 ;
output dtm_req_data_13 ;
output dtm_req_data_14 ;
output dtm_req_data_15 ;
output dtm_req_data_16 ;
output dtm_req_data_17 ;
output dtm_req_data_18 ;
output dtm_req_data_19 ;
output dtm_req_data_24 ;
output dtm_req_data_26 ;
output dtm_req_data_27 ;
output dtm_req_data_28 ;
output dtm_req_data_29 ;
output dtm_req_data_30 ;
output dtm_req_data_31 ;
output dtm_req_data_32 ;
output dtm_req_data_33 ;
output dtm_req_data_34 ;
output dtm_req_data_35 ;
output dtm_req_data_36 ;
output dtm_req_data_37 ;
output dtm_req_data_38 ;
output dtm_req_data_39 ;
input dtm_resp_data_0 ;
output shiftDMI_6 ;
output shiftDMI_5 ;
output shiftDMI_4 ;
output shiftDMI_1 ;
output shiftDMI_0 ;
output shiftDMI_22 ;
output shiftDMI_11 ;
output shiftDMI_9 ;
output shiftDMI_8 ;
output shiftDMI_24 ;
output shiftDMI_23 ;
output currTapState_0 ;
output CO0_1 ;
input write_en_1 ;
input JTAG_TMS ;
input empty_rd ;
output JTAG_TDO ;
output shiftDR21 ;
input JTAG_TDI ;
input JTAG_TCK_i ;
input JTAG_TCK ;
input delay_sel_arst34 ;
output dtm_resp_ready ;
output fifo_reset_arst_i ;
output fifo_reset ;
wire wr_ptr_0 ;
wire dtm_req_data_25 ;
wire dtm_req_data_20 ;
wire dtm_req_data_0 ;
wire dtm_req_data_1 ;
wire dtm_req_data_2 ;
wire dtm_req_data_6 ;
wire dtm_req_data_9 ;
wire dtm_req_data_11 ;
wire dtm_req_data_12 ;
wire dtm_req_data_13 ;
wire dtm_req_data_14 ;
wire dtm_req_data_15 ;
wire dtm_req_data_16 ;
wire dtm_req_data_17 ;
wire dtm_req_data_18 ;
wire dtm_req_data_19 ;
wire dtm_req_data_24 ;
wire dtm_req_data_26 ;
wire dtm_req_data_27 ;
wire dtm_req_data_28 ;
wire dtm_req_data_29 ;
wire dtm_req_data_30 ;
wire dtm_req_data_31 ;
wire dtm_req_data_32 ;
wire dtm_req_data_33 ;
wire dtm_req_data_34 ;
wire dtm_req_data_35 ;
wire dtm_req_data_36 ;
wire dtm_req_data_37 ;
wire dtm_req_data_38 ;
wire dtm_req_data_39 ;
wire dtm_resp_data_0 ;
wire shiftDMI_6 ;
wire shiftDMI_5 ;
wire shiftDMI_4 ;
wire shiftDMI_1 ;
wire shiftDMI_0 ;
wire shiftDMI_22 ;
wire shiftDMI_11 ;
wire shiftDMI_9 ;
wire shiftDMI_8 ;
wire shiftDMI_24 ;
wire shiftDMI_23 ;
wire currTapState_0 ;
wire CO0_1 ;
wire write_en_1 ;
wire JTAG_TMS ;
wire empty_rd ;
wire JTAG_TDO ;
wire shiftDR21 ;
wire JTAG_TDI ;
wire JTAG_TCK_i ;
wire JTAG_TCK ;
wire delay_sel_arst34 ;
wire dtm_resp_ready ;
wire fifo_reset_arst_i ;
wire fifo_reset ;
wire [15:1] currTapState;
wire [14:1] currTapState_ns;
wire [4:0] irReg;
wire [4:0] irReg_4;
wire [1:0] dtmcs_dmistat;
wire [1:1] dtmcs_dmistat_ns;
wire [40:2] shiftDMI;
wire [39:0] shiftDMI_7;
wire [31:0] shiftDR;
wire [31:1] shiftDR_8;
wire [6:0] shiftDR_8_0_iv_i;
wire [4:0] shiftIR;
wire [4:1] shiftIR_4;
wire [0:0] shiftIR_4_iv_i;
wire [1:1] dtm_resp_data_m_0;
wire [1:1] currTapState_ns_a2_1;
wire [1:1] shiftDMI_m;
wire [1:1] currTapState_ns_a2_4;
wire [28:5] dtm_resp_data_m_1;
wire VCC ;
wire shiftDMI_0_sqmuxa_3_Z ;
wire GND ;
wire shiftIR_ne_0 ;
wire shiftIR_ne_0_3 ;
wire shiftDR_ne_0 ;
wire shiftDR_ne_0_3 ;
wire shiftDMI_ne_0 ;
wire shiftDMI_ne_0_3 ;
wire shiftBP_ne_0 ;
wire shiftBP_ne_0_3 ;
wire fifo_reset_3_Z ;
wire N_99_i ;
wire N_97_i ;
wire N_95_i ;
wire N_92_i ;
wire N_113_i ;
wire N_110_i ;
wire N_108_i ;
wire N_106_i ;
wire N_102_i ;
wire N_136_i ;
wire dtmcs_dmihardreset ;
wire dtmcs_dmihardreset_3 ;
wire dtmcs_dmihardreset_0 ;
wire dtmcs_dmireset ;
wire dtmcs_dmireset_3 ;
wire shiftBP ;
wire shiftBP_ldmx ;
wire shiftBP_1_sqmuxa_i_Z ;
wire gen_N_5_mux_i ;
wire un1_shiftDMI_0_sqmuxa_i ;
wire un1_shiftDMI_0_sqmuxa_2_i ;
wire shiftDR_8_31_rep1 ;
wire shiftIR_0_sqmuxa_i_Z ;
wire shiftDMI_1_sqmuxa ;
wire N_117 ;
wire shiftDMI_2_sqmuxa_Z ;
wire tdo_u_1_Z ;
wire N_748 ;
wire un1_shiftDR20 ;
wire dtmcs_dmistat13 ;
wire dtmcs_dmistat15 ;
wire shiftDMI_1_sqmuxa_1_Z ;
wire N_116 ;
wire N_141 ;
wire dtmcs_dmistat14 ;
wire dtmcs_dmistat12 ;
wire N_903_1 ;
wire gen_m1_e_19_0_0 ;
wire gen_m1_e_20_0 ;
wire shiftDR21_0_a2_0 ;
wire N_140 ;
wire shiftDR_1_sqmuxa ;
wire shiftDR_2_sqmuxa ;
wire gen_m2_i_a3_10_1 ;
wire gen_m2_i_a3_1_1 ;
wire gen_m2_i_a3_1 ;
wire gen_m2_i_a3_13_1 ;
wire gen_m2_i_a3_3_1 ;
wire gen_m2_i_a3_5_1 ;
wire gen_m2_i_a3_15_1 ;
wire gen_m2_i_a3_18_1 ;
wire gen_m2_i_a3_12_1 ;
wire gen_m2_i_a3_14_1 ;
wire gen_m2_i_a3_6_1 ;
wire gen_m2_i_a3_16_1 ;
wire gen_m2_i_a3_11_1 ;
wire gen_m2_i_a3_17_1 ;
wire gen_m2_i_a3_0_1 ;
wire dtm_m1_0_a2_1 ;
wire gen_m2_i_a3_7_1 ;
wire gen_m2_i_a3_2_1 ;
wire gen_m2_i_a3_4_1 ;
wire gen_m2_i_a3_8_1 ;
wire gen_m2_i_a3_9_1 ;
wire N_1419 ;
wire N_146 ;
wire N_145 ;
wire N_144 ;
wire N_143 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_1 ;
wire N_2 ;
  CFG1 \gen_shift_register_active_high.gen_shift_register_active_low.fifo_reset_RNIQU5U1  (
	.A(fifo_reset),
	.Y(fifo_reset_arst_i)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.fifo_reset_RNIQU5U1 .INIT=2'h1;
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.dtm_resp_ready  (
	.Q(dtm_resp_ready),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_0_sqmuxa_3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16308
  SLE \genblk3.shift_active_high.shift_active_low.shiftIR_ne_0  (
	.Q(shiftIR_ne_0),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK_i),
	.D(shiftIR_ne_0_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16308
  SLE \genblk3.shift_active_high.shift_active_low.shiftDR_ne_0  (
	.Q(shiftDR_ne_0),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK_i),
	.D(shiftDR_ne_0_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16308
  SLE \genblk3.shift_active_high.shift_active_low.shiftDMI_ne_0  (
	.Q(shiftDMI_ne_0),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_ne_0_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16308
  SLE \genblk3.shift_active_high.shift_active_low.shiftBP_ne_0  (
	.Q(shiftBP_ne_0),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK_i),
	.D(shiftBP_ne_0_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.fifo_reset  (
	.Q(fifo_reset),
	.ADn(GND),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(fifo_reset_3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[7]  (
	.Q(currTapState[7]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(currTapState_ns[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[6]  (
	.Q(currTapState[6]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(N_99_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[5]  (
	.Q(currTapState[5]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(N_97_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[4]  (
	.Q(currTapState[4]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(N_95_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[3]  (
	.Q(currTapState[3]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(currTapState_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[2]  (
	.Q(currTapState[2]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(N_92_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[1]  (
	.Q(currTapState[1]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(currTapState_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[15]  (
	.Q(currTapState[15]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(N_113_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[14]  (
	.Q(currTapState[14]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(currTapState_ns[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[13]  (
	.Q(currTapState[13]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(N_110_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[12]  (
	.Q(currTapState[12]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(N_108_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[11]  (
	.Q(currTapState[11]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(N_106_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[10]  (
	.Q(currTapState[10]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(currTapState_ns[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[9]  (
	.Q(currTapState[9]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(currTapState_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16013
  SLE \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[8]  (
	.Q(currTapState_0),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(N_102_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16366
  SLE \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[3]  (
	.Q(irReg[3]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK_i),
	.D(irReg_4[3]),
	.EN(N_136_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16366
  SLE \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[2]  (
	.Q(irReg[2]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK_i),
	.D(irReg_4[2]),
	.EN(N_136_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16366
  SLE \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[1]  (
	.Q(irReg[1]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK_i),
	.D(irReg_4[1]),
	.EN(N_136_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16366
  SLE \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[0]  (
	.Q(irReg[0]),
	.ADn(GND),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK_i),
	.D(irReg_4[0]),
	.EN(N_136_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16242
  SLE \dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset  (
	.Q(dtmcs_dmihardreset),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(dtmcs_dmihardreset_3),
	.EN(dtmcs_dmihardreset_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16242
  SLE \dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmireset  (
	.Q(dtmcs_dmireset),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(dtmcs_dmireset_3),
	.EN(dtmcs_dmihardreset_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftBP  (
	.Q(shiftBP),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftBP_ldmx),
	.EN(shiftBP_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat[1]  (
	.Q(dtmcs_dmistat[1]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(dtmcs_dmistat_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat[0]  (
	.Q(dtmcs_dmistat[0]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(gen_N_5_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16366
  SLE \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[4]  (
	.Q(irReg[4]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK_i),
	.D(irReg_4[4]),
	.EN(N_136_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[7]  (
	.Q(shiftDMI[7]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[7]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[6]  (
	.Q(shiftDMI_6),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[6]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[5]  (
	.Q(shiftDMI_5),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[5]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[4]  (
	.Q(shiftDMI_4),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[4]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[3]  (
	.Q(shiftDMI[3]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[3]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[2]  (
	.Q(shiftDMI[2]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[2]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[1]  (
	.Q(shiftDMI_1),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[1]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[0]  (
	.Q(shiftDMI_0),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[0]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[22]  (
	.Q(shiftDMI_22),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[22]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[21]  (
	.Q(shiftDMI[21]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[21]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[20]  (
	.Q(shiftDMI[20]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[20]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[19]  (
	.Q(shiftDMI[19]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[19]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[18]  (
	.Q(shiftDMI[18]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[18]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[17]  (
	.Q(shiftDMI[17]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[17]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[16]  (
	.Q(shiftDMI[16]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[16]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[15]  (
	.Q(shiftDMI[15]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[15]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[14]  (
	.Q(shiftDMI[14]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[14]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[13]  (
	.Q(shiftDMI[13]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[13]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[12]  (
	.Q(shiftDMI[12]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[12]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[11]  (
	.Q(shiftDMI_11),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[11]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[10]  (
	.Q(shiftDMI[10]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[10]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[9]  (
	.Q(shiftDMI_9),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[9]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[8]  (
	.Q(shiftDMI_8),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[8]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[37]  (
	.Q(shiftDMI[37]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[37]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[36]  (
	.Q(shiftDMI[36]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[36]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[35]  (
	.Q(shiftDMI[35]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[35]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[34]  (
	.Q(shiftDMI[34]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[34]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[33]  (
	.Q(shiftDMI[33]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[33]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[32]  (
	.Q(shiftDMI[32]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[32]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[31]  (
	.Q(shiftDMI[31]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[31]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[30]  (
	.Q(shiftDMI[30]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[30]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[29]  (
	.Q(shiftDMI[29]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[29]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[28]  (
	.Q(shiftDMI[28]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[28]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[27]  (
	.Q(shiftDMI[27]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[27]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[26]  (
	.Q(shiftDMI[26]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[26]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[25]  (
	.Q(shiftDMI[25]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[25]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[24]  (
	.Q(shiftDMI_24),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[24]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[23]  (
	.Q(shiftDMI_23),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[23]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[11]  (
	.Q(shiftDR[11]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[11]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[10]  (
	.Q(shiftDR[10]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[10]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[9]  (
	.Q(shiftDR[9]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[9]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[8]  (
	.Q(shiftDR[8]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[8]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[7]  (
	.Q(shiftDR[7]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[7]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[6]  (
	.Q(shiftDR[6]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8_0_iv_i[6]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[5]  (
	.Q(shiftDR[5]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[5]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[4]  (
	.Q(shiftDR[4]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8_0_iv_i[4]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[3]  (
	.Q(shiftDR[3]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[3]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[2]  (
	.Q(shiftDR[2]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[2]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[1]  (
	.Q(shiftDR[1]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[1]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[0]  (
	.Q(shiftDR[0]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8_0_iv_i[0]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[40]  (
	.Q(shiftDMI[40]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8_31_rep1),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[39]  (
	.Q(shiftDMI[39]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[39]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[38]  (
	.Q(shiftDMI[38]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDMI_7[38]),
	.EN(un1_shiftDMI_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[26]  (
	.Q(shiftDR[26]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[26]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[25]  (
	.Q(shiftDR[25]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[25]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[24]  (
	.Q(shiftDR[24]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[24]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[23]  (
	.Q(shiftDR[23]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[23]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[22]  (
	.Q(shiftDR[22]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[22]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[21]  (
	.Q(shiftDR[21]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[21]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[20]  (
	.Q(shiftDR[20]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[20]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[19]  (
	.Q(shiftDR[19]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[19]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[18]  (
	.Q(shiftDR[18]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[18]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[17]  (
	.Q(shiftDR[17]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[17]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[16]  (
	.Q(shiftDR[16]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[16]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[15]  (
	.Q(shiftDR[15]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[15]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[14]  (
	.Q(shiftDR[14]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[14]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[13]  (
	.Q(shiftDR[13]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[13]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[12]  (
	.Q(shiftDR[12]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[12]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[4]  (
	.Q(shiftIR[4]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftIR_4[4]),
	.EN(shiftIR_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[3]  (
	.Q(shiftIR[3]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftIR_4[3]),
	.EN(shiftIR_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[2]  (
	.Q(shiftIR[2]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftIR_4[2]),
	.EN(shiftIR_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[1]  (
	.Q(shiftIR[1]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftIR_4[1]),
	.EN(shiftIR_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[0]  (
	.Q(shiftIR[0]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftIR_4_iv_i[0]),
	.EN(shiftIR_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[31]  (
	.Q(shiftDR[31]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[31]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[30]  (
	.Q(shiftDR[30]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[30]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[29]  (
	.Q(shiftDR[29]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[29]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[28]  (
	.Q(shiftDR[28]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[28]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16135
  SLE \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[27]  (
	.Q(shiftDR[27]),
	.ADn(VCC),
	.ALn(delay_sel_arst34),
	.CLK(JTAG_TCK),
	.D(shiftDR_8[27]),
	.EN(un1_shiftDMI_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:16366
  CFG3 shiftDMI_1_sqmuxa_0_a2 (
	.A(dtmcs_dmireset),
	.B(dtmcs_dmihardreset),
	.C(currTapState[3]),
	.Y(shiftDMI_1_sqmuxa)
);
defparam shiftDMI_1_sqmuxa_0_a2.INIT=8'h10;
// @31:16013
  CFG3 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[6]  (
	.A(currTapState[5]),
	.B(currTapState[6]),
	.C(N_117),
	.Y(N_99_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[6] .INIT=8'h0E;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[40]  (
	.A(JTAG_TDI),
	.B(shiftDMI_2_sqmuxa_Z),
	.Y(shiftDR_8_31_rep1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[40] .INIT=4'h8;
// @31:16266
  CFG4 tdo_u (
	.A(currTapState[4]),
	.B(shiftDMI_ne_0),
	.C(shiftDR21),
	.D(tdo_u_1_Z),
	.Y(JTAG_TDO)
);
defparam tdo_u.INIT=16'h80DF;
// @31:16266
  CFG4 tdo_u_1 (
	.A(currTapState[4]),
	.B(shiftDR_ne_0),
	.C(N_748),
	.D(un1_shiftDR20),
	.Y(tdo_u_1_Z)
);
defparam tdo_u_1.INIT=16'h270F;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[1]  (
	.A(dtm_resp_data_0),
	.B(empty_rd),
	.Y(dtm_resp_data_m_0[1])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[1] .INIT=4'h8;
// @31:16310
  CFG2 \genblk3.shift_active_high.shift_active_low.shiftDMI_ne_0_3  (
	.A(dtmcs_dmihardreset),
	.B(shiftDMI_0),
	.Y(shiftDMI_ne_0_3)
);
defparam \genblk3.shift_active_high.shift_active_low.shiftDMI_ne_0_3 .INIT=4'h4;
// @31:16310
  CFG2 \genblk3.shift_active_high.shift_active_low.shiftBP_ne_0_3  (
	.A(dtmcs_dmihardreset),
	.B(shiftBP),
	.Y(shiftBP_ne_0_3)
);
defparam \genblk3.shift_active_high.shift_active_low.shiftBP_ne_0_3 .INIT=4'h4;
// @31:16310
  CFG2 \genblk3.shift_active_high.shift_active_low.shiftDR_ne_0_3  (
	.A(dtmcs_dmihardreset),
	.B(shiftDR[0]),
	.Y(shiftDR_ne_0_3)
);
defparam \genblk3.shift_active_high.shift_active_low.shiftDR_ne_0_3 .INIT=4'h4;
// @31:15987
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat13  (
	.A(dtmcs_dmireset),
	.B(currTapState[3]),
	.Y(dtmcs_dmistat13)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat13 .INIT=4'h4;
// @31:16244
  CFG2 \dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmireset_3  (
	.A(fifo_reset_3_Z),
	.B(shiftDR[16]),
	.Y(dtmcs_dmireset_3)
);
defparam \dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmireset_3 .INIT=4'h4;
// @31:16366
  CFG2 shiftDMI_2_sqmuxa (
	.A(dtmcs_dmistat15),
	.B(dtmcs_dmihardreset),
	.Y(shiftDMI_2_sqmuxa_Z)
);
defparam shiftDMI_2_sqmuxa.INIT=4'h2;
// @31:16310
  CFG2 \genblk3.shift_active_high.shift_active_low.shiftIR_ne_0_3  (
	.A(dtmcs_dmihardreset),
	.B(shiftIR[0]),
	.Y(shiftIR_ne_0_3)
);
defparam \genblk3.shift_active_high.shift_active_low.shiftIR_ne_0_3 .INIT=4'h4;
// @31:16244
  CFG2 \dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset_3  (
	.A(dtmcs_dmihardreset),
	.B(shiftDR[17]),
	.Y(dtmcs_dmihardreset_3)
);
defparam \dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset_3 .INIT=4'h4;
// @31:16366
  CFG2 shiftDMI_0_sqmuxa_3 (
	.A(shiftDMI_1_sqmuxa_1_Z),
	.B(empty_rd),
	.Y(shiftDMI_0_sqmuxa_3_Z)
);
defparam shiftDMI_0_sqmuxa_3.INIT=4'h8;
// @31:16368
  CFG2 \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[1]  (
	.A(dtmcs_dmihardreset),
	.B(shiftIR[1]),
	.Y(irReg_4[1])
);
defparam \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[1] .INIT=4'h4;
// @31:16368
  CFG2 \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[2]  (
	.A(dtmcs_dmihardreset),
	.B(shiftIR[2]),
	.Y(irReg_4[2])
);
defparam \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[2] .INIT=4'h4;
// @31:16368
  CFG2 \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[3]  (
	.A(dtmcs_dmihardreset),
	.B(shiftIR[3]),
	.Y(irReg_4[3])
);
defparam \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[3] .INIT=4'h4;
// @31:16368
  CFG2 \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[4]  (
	.A(dtmcs_dmihardreset),
	.B(shiftIR[4]),
	.Y(irReg_4[4])
);
defparam \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[4] .INIT=4'h4;
// @31:16368
  CFG2 \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[0]  (
	.A(dtmcs_dmihardreset),
	.B(shiftIR[0]),
	.Y(irReg_4[0])
);
defparam \ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4[0] .INIT=4'hE;
// @31:16013
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_o2[4]  (
	.A(dtmcs_dmihardreset),
	.B(JTAG_TMS),
	.Y(N_117)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_o2[4] .INIT=4'hE;
// @31:16013
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_o2[2]  (
	.A(dtmcs_dmihardreset),
	.B(JTAG_TMS),
	.Y(N_116)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_o2[2] .INIT=4'hB;
// @31:16013
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_a2[6]  (
	.A(currTapState[5]),
	.B(currTapState[6]),
	.Y(N_141)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_a2[6] .INIT=4'h1;
// @31:15987
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat15  (
	.A(dtmcs_dmireset),
	.B(currTapState[4]),
	.Y(dtmcs_dmistat15)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat15 .INIT=4'h4;
// @31:15987
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat14  (
	.A(dtmcs_dmireset),
	.B(currTapState[11]),
	.Y(dtmcs_dmistat14)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat14 .INIT=4'h4;
// @31:15987
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat12  (
	.A(dtmcs_dmireset),
	.B(currTapState[10]),
	.Y(dtmcs_dmistat12)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat12 .INIT=4'h4;
// @31:16137
  CFG2 fifo_reset_3 (
	.A(dtmcs_dmihardreset),
	.B(dtmcs_dmireset),
	.Y(fifo_reset_3_Z)
);
defparam fifo_reset_3.INIT=4'hE;
// @31:16015
  CFG2 \dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.un1_dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset_0_a2_1  (
	.A(irReg[0]),
	.B(irReg[4]),
	.Y(N_903_1)
);
defparam \dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.un1_dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset_0_a2_1 .INIT=4'h4;
// @31:16266
  CFG3 tdo_1 (
	.A(shiftBP_ne_0),
	.B(currTapState[11]),
	.C(shiftIR_ne_0),
	.Y(N_748)
);
defparam tdo_1.INIT=8'hE2;
// @31:16135
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_RNO_0[0]  (
	.A(dtmcs_dmistat[1]),
	.B(dtmcs_dmistat[0]),
	.C(dtm_resp_data_0),
	.Y(gen_m1_e_19_0_0)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_RNO_0[0] .INIT=8'h10;
// @31:16135
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_ns_0_RNO[1]  (
	.A(dtmcs_dmistat[1]),
	.B(dtmcs_dmistat[0]),
	.C(dtm_resp_data_0),
	.Y(gen_m1_e_20_0)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_ns_0_RNO[1] .INIT=8'h10;
// @31:16013
  CFG4 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2_1[1]  (
	.A(currTapState[13]),
	.B(currTapState[9]),
	.C(currTapState[2]),
	.D(currTapState[12]),
	.Y(currTapState_ns_a2_1[1])
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2_1[1] .INIT=16'h0001;
// @31:16168
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR21_0_a2_0  (
	.A(irReg[3]),
	.B(irReg[2]),
	.C(irReg[1]),
	.Y(shiftDR21_0_a2_0)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR21_0_a2_0 .INIT=8'h01;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[31]  (
	.A(JTAG_TDI),
	.B(shiftDMI_2_sqmuxa_Z),
	.Y(shiftDR_8[31])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[31] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[18]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[19]),
	.Y(shiftDR_8[18])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[18] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[19]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[20]),
	.Y(shiftDR_8[19])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[19] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[21]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[22]),
	.Y(shiftDR_8[21])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[21] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[23]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[24]),
	.Y(shiftDR_8[23])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[23] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[24]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[25]),
	.Y(shiftDR_8[24])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[24] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[29]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[30]),
	.Y(shiftDR_8[29])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[29] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[0]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDMI_1),
	.Y(shiftDMI_m[1])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[0] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[28]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[29]),
	.Y(shiftDR_8[28])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[28] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[17]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[18]),
	.Y(shiftDR_8[17])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[17] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[14]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[15]),
	.Y(shiftDR_8[14])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[14] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[13]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[14]),
	.Y(shiftDR_8[13])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[13] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[9]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[10]),
	.Y(shiftDR_8[9])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[9] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[8]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[9]),
	.Y(shiftDR_8[8])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[8] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[7]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[8]),
	.Y(shiftDR_8[7])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[7] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[16]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[17]),
	.Y(shiftDR_8[16])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[16] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[15]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDR[16]),
	.Y(shiftDR_8[15])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[15] .INIT=4'h8;
// @31:16216
  CFG3 \dtm_req_data[26]  (
	.A(shiftDR21),
	.B(shiftDMI[26]),
	.C(currTapState_0),
	.Y(dtm_req_data_25)
);
defparam \dtm_req_data[26] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[21]  (
	.A(shiftDR21),
	.B(shiftDMI[21]),
	.C(currTapState_0),
	.Y(dtm_req_data_20)
);
defparam \dtm_req_data[21] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[1]  (
	.A(shiftDR21),
	.B(shiftDMI_1),
	.C(currTapState_0),
	.Y(dtm_req_data_0)
);
defparam \dtm_req_data[1] .INIT=8'h80;
// @31:16366
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[4]  (
	.A(dtmcs_dmistat14),
	.B(JTAG_TDI),
	.C(dtmcs_dmihardreset),
	.Y(shiftIR_4[4])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[4] .INIT=8'h08;
// @31:16366
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[3]  (
	.A(dtmcs_dmistat14),
	.B(shiftIR[4]),
	.C(dtmcs_dmihardreset),
	.Y(shiftIR_4[3])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[3] .INIT=8'h08;
// @31:16366
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[2]  (
	.A(dtmcs_dmistat14),
	.B(shiftIR[3]),
	.C(dtmcs_dmihardreset),
	.Y(shiftIR_4[2])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[2] .INIT=8'h08;
// @31:16366
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[1]  (
	.A(dtmcs_dmistat14),
	.B(shiftIR[2]),
	.C(dtmcs_dmihardreset),
	.Y(shiftIR_4[1])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[1] .INIT=8'h08;
// @31:16216
  CFG3 \dtm_req_data[2]  (
	.A(shiftDR21),
	.B(shiftDMI[2]),
	.C(currTapState_0),
	.Y(dtm_req_data_1)
);
defparam \dtm_req_data[2] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[3]  (
	.A(shiftDR21),
	.B(shiftDMI[3]),
	.C(currTapState_0),
	.Y(dtm_req_data_2)
);
defparam \dtm_req_data[3] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[7]  (
	.A(shiftDR21),
	.B(shiftDMI[7]),
	.C(currTapState_0),
	.Y(dtm_req_data_6)
);
defparam \dtm_req_data[7] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[10]  (
	.A(shiftDR21),
	.B(shiftDMI[10]),
	.C(currTapState_0),
	.Y(dtm_req_data_9)
);
defparam \dtm_req_data[10] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[12]  (
	.A(shiftDR21),
	.B(shiftDMI[12]),
	.C(currTapState_0),
	.Y(dtm_req_data_11)
);
defparam \dtm_req_data[12] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[13]  (
	.A(shiftDR21),
	.B(shiftDMI[13]),
	.C(currTapState_0),
	.Y(dtm_req_data_12)
);
defparam \dtm_req_data[13] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[14]  (
	.A(shiftDR21),
	.B(shiftDMI[14]),
	.C(currTapState_0),
	.Y(dtm_req_data_13)
);
defparam \dtm_req_data[14] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[15]  (
	.A(shiftDR21),
	.B(shiftDMI[15]),
	.C(currTapState_0),
	.Y(dtm_req_data_14)
);
defparam \dtm_req_data[15] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[16]  (
	.A(shiftDR21),
	.B(shiftDMI[16]),
	.C(currTapState_0),
	.Y(dtm_req_data_15)
);
defparam \dtm_req_data[16] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[17]  (
	.A(shiftDR21),
	.B(shiftDMI[17]),
	.C(currTapState_0),
	.Y(dtm_req_data_16)
);
defparam \dtm_req_data[17] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[18]  (
	.A(shiftDR21),
	.B(shiftDMI[18]),
	.C(currTapState_0),
	.Y(dtm_req_data_17)
);
defparam \dtm_req_data[18] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[19]  (
	.A(shiftDR21),
	.B(shiftDMI[19]),
	.C(currTapState_0),
	.Y(dtm_req_data_18)
);
defparam \dtm_req_data[19] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[20]  (
	.A(shiftDR21),
	.B(shiftDMI[20]),
	.C(currTapState_0),
	.Y(dtm_req_data_19)
);
defparam \dtm_req_data[20] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[25]  (
	.A(shiftDR21),
	.B(shiftDMI[25]),
	.C(currTapState_0),
	.Y(dtm_req_data_24)
);
defparam \dtm_req_data[25] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[27]  (
	.A(shiftDR21),
	.B(shiftDMI[27]),
	.C(currTapState_0),
	.Y(dtm_req_data_26)
);
defparam \dtm_req_data[27] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[28]  (
	.A(shiftDR21),
	.B(shiftDMI[28]),
	.C(currTapState_0),
	.Y(dtm_req_data_27)
);
defparam \dtm_req_data[28] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[29]  (
	.A(shiftDR21),
	.B(shiftDMI[29]),
	.C(currTapState_0),
	.Y(dtm_req_data_28)
);
defparam \dtm_req_data[29] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[30]  (
	.A(shiftDR21),
	.B(shiftDMI[30]),
	.C(currTapState_0),
	.Y(dtm_req_data_29)
);
defparam \dtm_req_data[30] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[31]  (
	.A(shiftDR21),
	.B(shiftDMI[31]),
	.C(currTapState_0),
	.Y(dtm_req_data_30)
);
defparam \dtm_req_data[31] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[32]  (
	.A(shiftDR21),
	.B(shiftDMI[32]),
	.C(currTapState_0),
	.Y(dtm_req_data_31)
);
defparam \dtm_req_data[32] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[33]  (
	.A(shiftDR21),
	.B(shiftDMI[33]),
	.C(currTapState_0),
	.Y(dtm_req_data_32)
);
defparam \dtm_req_data[33] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[34]  (
	.A(shiftDR21),
	.B(shiftDMI[34]),
	.C(currTapState_0),
	.Y(dtm_req_data_33)
);
defparam \dtm_req_data[34] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[35]  (
	.A(shiftDR21),
	.B(shiftDMI[35]),
	.C(currTapState_0),
	.Y(dtm_req_data_34)
);
defparam \dtm_req_data[35] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[36]  (
	.A(shiftDR21),
	.B(shiftDMI[36]),
	.C(currTapState_0),
	.Y(dtm_req_data_35)
);
defparam \dtm_req_data[36] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[37]  (
	.A(shiftDR21),
	.B(shiftDMI[37]),
	.C(currTapState_0),
	.Y(dtm_req_data_36)
);
defparam \dtm_req_data[37] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[38]  (
	.A(shiftDR21),
	.B(shiftDMI[38]),
	.C(currTapState_0),
	.Y(dtm_req_data_37)
);
defparam \dtm_req_data[38] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[39]  (
	.A(shiftDR21),
	.B(shiftDMI[39]),
	.C(currTapState_0),
	.Y(dtm_req_data_38)
);
defparam \dtm_req_data[39] .INIT=8'h80;
// @31:16216
  CFG3 \dtm_req_data[40]  (
	.A(shiftDR21),
	.B(shiftDMI[40]),
	.C(currTapState_0),
	.Y(dtm_req_data_39)
);
defparam \dtm_req_data[40] .INIT=8'h80;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[39]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDMI[40]),
	.Y(shiftDMI_7[39])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[39] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[38]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDMI[39]),
	.Y(shiftDMI_7[38])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[38] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[37]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDMI[38]),
	.Y(shiftDMI_7[37])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[37] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[36]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDMI[37]),
	.Y(shiftDMI_7[36])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[36] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[35]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDMI[36]),
	.Y(shiftDMI_7[35])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[35] .INIT=4'h8;
// @31:16366
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[34]  (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(shiftDMI[35]),
	.Y(shiftDMI_7[34])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[34] .INIT=4'h8;
// @31:16013
  CFG3 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_a2[11]  (
	.A(currTapState[11]),
	.B(currTapState[14]),
	.C(currTapState[10]),
	.Y(N_140)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_a2[11] .INIT=8'h01;
// @31:16013
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[14]  (
	.A(N_116),
	.B(currTapState[13]),
	.Y(currTapState_ns[14])
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[14] .INIT=4'h4;
// @31:16013
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[10]  (
	.A(N_117),
	.B(currTapState[9]),
	.Y(currTapState_ns[10])
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[10] .INIT=4'h4;
// @31:16013
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[9]  (
	.A(N_116),
	.B(currTapState[2]),
	.Y(currTapState_ns[9])
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[9] .INIT=4'h4;
// @31:16013
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[7]  (
	.A(N_116),
	.B(currTapState[6]),
	.Y(currTapState_ns[7])
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[7] .INIT=4'h4;
// @31:16013
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[3]  (
	.A(N_117),
	.B(currTapState[2]),
	.Y(currTapState_ns[3])
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[3] .INIT=4'h4;
// @31:16366
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNI6AN67[15]  (
	.A(dtmcs_dmihardreset),
	.B(currTapState[15]),
	.Y(N_136_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNI6AN67[15] .INIT=4'hE;
// @31:16135
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftBP_ldmx  (
	.A(shiftBP),
	.B(dtmcs_dmihardreset),
	.C(dtmcs_dmistat15),
	.D(JTAG_TDI),
	.Y(shiftBP_ldmx)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftBP_ldmx .INIT=16'h3202;
// @31:16013
  CFG4 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2_4[1]  (
	.A(currTapState[7]),
	.B(currTapState[3]),
	.C(currTapState[4]),
	.D(N_140),
	.Y(currTapState_ns_a2_4[1])
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2_4[1] .INIT=16'h0100;
// @31:16168
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR21_0_a2  (
	.A(irReg[4]),
	.B(irReg[0]),
	.C(shiftDR21_0_a2_0),
	.Y(shiftDR21)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR21_0_a2 .INIT=8'h80;
// @31:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[12]  (
	.A(shiftDR[13]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[12])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[12] .INIT=8'hF8;
// @31:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[20]  (
	.A(shiftDR[21]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[20])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[20] .INIT=8'hF8;
// @31:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[1]  (
	.A(shiftDR[2]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[1])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[1] .INIT=8'hF8;
// @31:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[2]  (
	.A(shiftDR[3]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[2])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[2] .INIT=8'hF8;
// @31:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[3]  (
	.A(shiftDR[4]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[3])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[3] .INIT=8'hF8;
// @31:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[5]  (
	.A(shiftDR[6]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_2_sqmuxa),
	.Y(shiftDR_8[5])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[5] .INIT=8'hF8;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[10]  (
	.A(dtmcs_dmistat[0]),
	.B(shiftDR[11]),
	.C(shiftDR_2_sqmuxa),
	.D(shiftDMI_2_sqmuxa_Z),
	.Y(shiftDR_8[10])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[10] .INIT=16'hECA0;
// @31:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[22]  (
	.A(shiftDR[23]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[22])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[22] .INIT=8'hF8;
// @31:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[25]  (
	.A(shiftDR[26]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[25])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[25] .INIT=8'hF8;
// @31:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[26]  (
	.A(shiftDR[27]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[26])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[26] .INIT=8'hF8;
// @31:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[27]  (
	.A(shiftDR[28]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[27])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[27] .INIT=8'hF8;
// @31:16137
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[30]  (
	.A(shiftDR[31]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(shiftDR_1_sqmuxa),
	.Y(shiftDR_8[30])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[30] .INIT=8'hF8;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[11]  (
	.A(dtmcs_dmistat[1]),
	.B(shiftDR[12]),
	.C(shiftDR_2_sqmuxa),
	.D(shiftDMI_2_sqmuxa_Z),
	.Y(shiftDR_8[11])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[11] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[0]  (
	.A(dtm_resp_data_0),
	.B(empty_rd),
	.C(shiftDMI_1_sqmuxa_1_Z),
	.D(shiftDMI_m[1]),
	.Y(shiftDMI_7[0])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[0] .INIT=16'hFF80;
// @31:16165
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.un1_shiftDR20_0_a2  (
	.A(irReg[4]),
	.B(irReg[0]),
	.C(shiftDR21_0_a2_0),
	.Y(un1_shiftDR20)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.un1_shiftDR20_0_a2 .INIT=8'h60;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[1]  (
	.A(shiftDMI[2]),
	.B(shiftDMI_2_sqmuxa_Z),
	.C(dtm_resp_data_m_0[1]),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[1])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[1] .INIT=16'hF888;
// @31:16366
  CFG2 shiftDMI_1_sqmuxa_1 (
	.A(shiftDR21),
	.B(shiftDMI_1_sqmuxa),
	.Y(shiftDMI_1_sqmuxa_1_Z)
);
defparam shiftDMI_1_sqmuxa_1.INIT=4'h8;
// @31:16013
  CFG3 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[5]  (
	.A(currTapState[4]),
	.B(N_116),
	.C(currTapState[3]),
	.Y(N_97_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[5] .INIT=8'h32;
// @31:16013
  CFG3 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[15]  (
	.A(currTapState[14]),
	.B(currTapState[12]),
	.C(N_116),
	.Y(N_113_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[15] .INIT=8'h0E;
// @31:16013
  CFG3 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[13]  (
	.A(currTapState[13]),
	.B(currTapState[12]),
	.C(N_117),
	.Y(N_110_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[13] .INIT=8'h0E;
// @31:16013
  CFG3 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[12]  (
	.A(currTapState[11]),
	.B(N_116),
	.C(currTapState[10]),
	.Y(N_108_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[12] .INIT=8'h32;
// @31:16013
  CFG3 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[8]  (
	.A(currTapState[7]),
	.B(currTapState[5]),
	.C(N_116),
	.Y(N_102_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[8] .INIT=8'h0E;
// @31:16135
  CFG3 shiftBP_1_sqmuxa_i (
	.A(shiftDMI_2_sqmuxa_Z),
	.B(un1_shiftDR20),
	.C(shiftDR21),
	.Y(shiftBP_1_sqmuxa_i_Z)
);
defparam shiftBP_1_sqmuxa_i.INIT=8'h57;
// @31:16135
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_i[6]  (
	.A(dtmcs_dmistat15),
	.B(shiftDR[7]),
	.C(dtmcs_dmihardreset),
	.Y(shiftDR_8_0_iv_i[6])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_i[6] .INIT=8'h0D;
// @31:16135
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_i[4]  (
	.A(dtmcs_dmistat15),
	.B(shiftDR[5]),
	.C(dtmcs_dmihardreset),
	.Y(shiftDR_8_0_iv_i[4])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_i[4] .INIT=8'h0D;
// @31:16135
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_i[0]  (
	.A(dtmcs_dmistat15),
	.B(shiftDR[1]),
	.C(dtmcs_dmihardreset),
	.Y(shiftDR_8_0_iv_i[0])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_i[0] .INIT=8'h0D;
// @31:16135
  CFG3 shiftIR_0_sqmuxa_i (
	.A(dtmcs_dmihardreset),
	.B(dtmcs_dmistat14),
	.C(dtmcs_dmistat12),
	.Y(shiftIR_0_sqmuxa_i_Z)
);
defparam shiftIR_0_sqmuxa_i.INIT=8'hFE;
// @31:16135
  CFG3 \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_4_iv_i[0]  (
	.A(dtmcs_dmistat14),
	.B(shiftIR[1]),
	.C(dtmcs_dmihardreset),
	.Y(shiftIR_4_iv_i[0])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_4_iv_i[0] .INIT=8'h0D;
// @31:16366
  CFG4 shiftDR_1_sqmuxa_0_a2 (
	.A(shiftDMI_1_sqmuxa),
	.B(irReg[4]),
	.C(irReg[0]),
	.D(shiftDR21_0_a2_0),
	.Y(shiftDR_1_sqmuxa)
);
defparam shiftDR_1_sqmuxa_0_a2.INIT=16'h2000;
// @31:16135
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_ns_0[1]  (
	.A(fifo_reset_3_Z),
	.B(dtmcs_dmistat[1]),
	.C(shiftDMI_1_sqmuxa_1_Z),
	.D(gen_m1_e_20_0),
	.Y(dtmcs_dmistat_ns[1])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_ns_0[1] .INIT=16'hF444;
// @31:16015
  CFG4 \dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.un1_dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset_0  (
	.A(dtmcs_dmihardreset),
	.B(currTapState_0),
	.C(N_903_1),
	.D(shiftDR21_0_a2_0),
	.Y(dtmcs_dmihardreset_0)
);
defparam \dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.un1_dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset_0 .INIT=16'hEAAA;
// @31:16366
  CFG3 shiftDR_2_sqmuxa_0_a2 (
	.A(shiftDR21_0_a2_0),
	.B(shiftDMI_1_sqmuxa),
	.C(N_903_1),
	.Y(shiftDR_2_sqmuxa)
);
defparam shiftDR_2_sqmuxa_0_a2.INIT=8'h80;
// @31:16013
  CFG4 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[4]  (
	.A(currTapState[7]),
	.B(currTapState[3]),
	.C(currTapState[4]),
	.D(N_117),
	.Y(N_95_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[4] .INIT=16'h00FE;
// @31:16013
  CFG4 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[2]  (
	.A(currTapState[15]),
	.B(currTapState[1]),
	.C(N_116),
	.D(currTapState_0),
	.Y(N_92_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[2] .INIT=16'h0F0E;
// @31:16013
  CFG2 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[11]  (
	.A(N_117),
	.B(N_140),
	.Y(N_106_i)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[11] .INIT=4'h1;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[11]  (
	.A(empty_rd),
	.B(fifo_memory[11]),
	.Y(gen_m2_i_a3_10_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[11] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[25]  (
	.A(empty_rd),
	.B(fifo_memory[25]),
	.Y(dtm_resp_data_m_1[25])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[25] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[15]  (
	.A(empty_rd),
	.B(fifo_memory[15]),
	.Y(gen_m2_i_a3_1_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[15] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[26]  (
	.A(empty_rd),
	.B(fifo_memory[26]),
	.Y(dtm_resp_data_m_1[26])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[26] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[30]  (
	.A(empty_rd),
	.B(fifo_memory[30]),
	.Y(gen_m2_i_a3_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[30] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[9]  (
	.A(empty_rd),
	.B(fifo_memory[9]),
	.Y(dtm_resp_data_m_1[9])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[9] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[23]  (
	.A(empty_rd),
	.B(fifo_memory[23]),
	.Y(dtm_resp_data_m_1[23])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[23] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[32]  (
	.A(empty_rd),
	.B(fifo_memory[32]),
	.Y(gen_m2_i_a3_13_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[32] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[7]  (
	.A(empty_rd),
	.B(fifo_memory[7]),
	.Y(gen_m2_i_a3_3_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[7] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[22]  (
	.A(empty_rd),
	.B(fifo_memory[22]),
	.Y(gen_m2_i_a3_5_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[22] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[18]  (
	.A(empty_rd),
	.B(fifo_memory[18]),
	.Y(gen_m2_i_a3_15_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[18] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[12]  (
	.A(empty_rd),
	.B(fifo_memory[12]),
	.Y(dtm_resp_data_m_1[12])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[12] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[14]  (
	.A(empty_rd),
	.B(fifo_memory[14]),
	.Y(gen_m2_i_a3_18_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[14] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[8]  (
	.A(empty_rd),
	.B(fifo_memory[8]),
	.Y(gen_m2_i_a3_12_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[8] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[33]  (
	.A(empty_rd),
	.B(fifo_memory[33]),
	.Y(gen_m2_i_a3_14_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[33] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[13]  (
	.A(empty_rd),
	.B(fifo_memory[13]),
	.Y(gen_m2_i_a3_6_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[13] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[24]  (
	.A(empty_rd),
	.B(fifo_memory[24]),
	.Y(gen_m2_i_a3_16_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[24] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[2]  (
	.A(empty_rd),
	.B(fifo_memory[2]),
	.Y(gen_m2_i_a3_11_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[2] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[27]  (
	.A(empty_rd),
	.B(fifo_memory[27]),
	.Y(gen_m2_i_a3_17_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[27] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[28]  (
	.A(empty_rd),
	.B(fifo_memory[28]),
	.Y(dtm_resp_data_m_1[28])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[28] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[31]  (
	.A(empty_rd),
	.B(fifo_memory[31]),
	.Y(gen_m2_i_a3_0_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[31] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[6]  (
	.A(empty_rd),
	.B(fifo_memory[6]),
	.Y(dtm_m1_0_a2_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[6] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[4]  (
	.A(empty_rd),
	.B(fifo_memory[4]),
	.Y(gen_m2_i_a3_7_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[4] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[5]  (
	.A(empty_rd),
	.B(fifo_memory[5]),
	.Y(dtm_resp_data_m_1[5])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[5] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[20]  (
	.A(empty_rd),
	.B(fifo_memory[20]),
	.Y(dtm_resp_data_m_1[20])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[20] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[10]  (
	.A(empty_rd),
	.B(fifo_memory[10]),
	.Y(gen_m2_i_a3_2_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[10] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[3]  (
	.A(empty_rd),
	.B(fifo_memory[3]),
	.Y(gen_m2_i_a3_4_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[3] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[19]  (
	.A(empty_rd),
	.B(fifo_memory[19]),
	.Y(dtm_resp_data_m_1[19])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[19] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[29]  (
	.A(empty_rd),
	.B(fifo_memory[29]),
	.Y(gen_m2_i_a3_8_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[29] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[17]  (
	.A(empty_rd),
	.B(fifo_memory[17]),
	.Y(dtm_resp_data_m_1[17])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[17] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[16]  (
	.A(empty_rd),
	.B(fifo_memory[16]),
	.Y(dtm_resp_data_m_1[16])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[16] .INIT=4'h8;
// @31:16137
  CFG2 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[21]  (
	.A(empty_rd),
	.B(fifo_memory[21]),
	.Y(gen_m2_i_a3_9_1)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[21] .INIT=4'h8;
// @31:16013
  CFG4 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[1]  (
	.A(currTapState_ns_a2_4[1]),
	.B(N_117),
	.C(N_141),
	.D(currTapState_ns_a2_1[1]),
	.Y(currTapState_ns[1])
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[1] .INIT=16'h2000;
// @31:16135
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_RNO[0]  (
	.A(fifo_reset_3_Z),
	.B(dtmcs_dmistat[0]),
	.C(shiftDMI_1_sqmuxa_1_Z),
	.D(gen_m1_e_19_0_0),
	.Y(gen_N_5_mux_i)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_RNO[0] .INIT=16'hF444;
// @31:16135
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat13_RNI6PRAI  (
	.A(dtmcs_dmihardreset),
	.B(dtmcs_dmistat13),
	.C(shiftDR21),
	.D(dtmcs_dmistat15),
	.Y(un1_shiftDMI_0_sqmuxa_i)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat13_RNI6PRAI .INIT=16'hFAEA;
// @31:16135
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat13_RNIO5GJK  (
	.A(dtmcs_dmihardreset),
	.B(dtmcs_dmistat13),
	.C(un1_shiftDR20),
	.D(dtmcs_dmistat15),
	.Y(un1_shiftDMI_0_sqmuxa_2_i)
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat13_RNIO5GJK .INIT=16'hFAEA;
// @31:15729
  CFG4 \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNIBKFEA[8]  (
	.A(currTapState_0),
	.B(write_en_1),
	.C(wr_ptr_0),
	.D(shiftDR21),
	.Y(CO0_1)
);
defparam \gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNIBKFEA[8] .INIT=16'h8000;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[14]  (
	.A(shiftDMI[15]),
	.B(gen_m2_i_a3_18_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[14])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[14] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[27]  (
	.A(shiftDMI[28]),
	.B(gen_m2_i_a3_17_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[27])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[27] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[24]  (
	.A(shiftDMI[25]),
	.B(gen_m2_i_a3_16_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[24])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[24] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[18]  (
	.A(shiftDMI[19]),
	.B(gen_m2_i_a3_15_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[18])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[18] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[33]  (
	.A(shiftDMI[34]),
	.B(gen_m2_i_a3_14_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[33])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[33] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[32]  (
	.A(shiftDMI[33]),
	.B(gen_m2_i_a3_13_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[32])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[32] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[8]  (
	.A(shiftDMI_9),
	.B(gen_m2_i_a3_12_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[8])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[8] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[2]  (
	.A(shiftDMI[3]),
	.B(gen_m2_i_a3_11_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[2])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[2] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[11]  (
	.A(shiftDMI[12]),
	.B(gen_m2_i_a3_10_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[11])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[11] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[21]  (
	.A(shiftDMI_22),
	.B(gen_m2_i_a3_9_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[21])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[21] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[29]  (
	.A(shiftDMI[30]),
	.B(gen_m2_i_a3_8_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[29])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[29] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[4]  (
	.A(shiftDMI_5),
	.B(gen_m2_i_a3_7_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[4])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[4] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[13]  (
	.A(shiftDMI[14]),
	.B(gen_m2_i_a3_6_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[13])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[13] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[22]  (
	.A(shiftDMI_23),
	.B(gen_m2_i_a3_5_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[22])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[22] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[3]  (
	.A(shiftDMI_4),
	.B(gen_m2_i_a3_4_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[3])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[3] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[7]  (
	.A(shiftDMI_8),
	.B(gen_m2_i_a3_3_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[7])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[7] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[10]  (
	.A(shiftDMI_11),
	.B(gen_m2_i_a3_2_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[10])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[10] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[15]  (
	.A(shiftDMI[16]),
	.B(gen_m2_i_a3_1_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[15])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[15] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[31]  (
	.A(shiftDMI[32]),
	.B(gen_m2_i_a3_0_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[31])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[31] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[30]  (
	.A(shiftDMI[31]),
	.B(gen_m2_i_a3_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[30])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[30] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[5]  (
	.A(shiftDMI_6),
	.B(dtm_resp_data_m_1[5]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[5])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[5] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[9]  (
	.A(shiftDMI[10]),
	.B(dtm_resp_data_m_1[9]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[9])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[9] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[12]  (
	.A(shiftDMI[13]),
	.B(dtm_resp_data_m_1[12]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[12])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[12] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[28]  (
	.A(shiftDMI[29]),
	.B(dtm_resp_data_m_1[28]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[28])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[28] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[26]  (
	.A(shiftDMI[27]),
	.B(dtm_resp_data_m_1[26]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[26])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[26] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[25]  (
	.A(shiftDMI[26]),
	.B(dtm_resp_data_m_1[25]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[25])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[25] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[23]  (
	.A(shiftDMI_24),
	.B(dtm_resp_data_m_1[23]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[23])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[23] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[20]  (
	.A(shiftDMI[21]),
	.B(dtm_resp_data_m_1[20]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[20])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[20] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[19]  (
	.A(shiftDMI[20]),
	.B(dtm_resp_data_m_1[19]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[19])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[19] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[17]  (
	.A(shiftDMI[18]),
	.B(dtm_resp_data_m_1[17]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[17])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[17] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[16]  (
	.A(shiftDMI[17]),
	.B(dtm_resp_data_m_1[16]),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[16])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[16] .INIT=16'hECA0;
// @31:16137
  CFG4 \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[6]  (
	.A(shiftDMI[7]),
	.B(dtm_m1_0_a2_1),
	.C(shiftDMI_2_sqmuxa_Z),
	.D(shiftDMI_1_sqmuxa_1_Z),
	.Y(shiftDMI_7[6])
);
defparam \gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[6] .INIT=16'hECA0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_debug_dtm_jtag_1s */

module miv_rv32_debug_fifo_41s_1s_1s (
  dmi_req_data,
  shiftDMI_0,
  shiftDMI_9,
  shiftDMI_8,
  shiftDMI_6,
  shiftDMI_5,
  shiftDMI_4,
  shiftDMI_11,
  shiftDMI_24,
  shiftDMI_23,
  shiftDMI_22,
  shiftDMI_1,
  currTapState_0,
  fifo_memory_0,
  dtm_req_data_1,
  dtm_req_data_0,
  dtm_req_data_9,
  dtm_req_data_6,
  dtm_req_data_2,
  dtm_req_data_16,
  dtm_req_data_15,
  dtm_req_data_14,
  dtm_req_data_13,
  dtm_req_data_12,
  dtm_req_data_11,
  dtm_req_data_24,
  dtm_req_data_20,
  dtm_req_data_19,
  dtm_req_data_18,
  dtm_req_data_17,
  dtm_req_data_31,
  dtm_req_data_30,
  dtm_req_data_29,
  dtm_req_data_28,
  dtm_req_data_27,
  dtm_req_data_26,
  dtm_req_data_25,
  dtm_req_data_39,
  dtm_req_data_38,
  dtm_req_data_37,
  dtm_req_data_36,
  dtm_req_data_35,
  dtm_req_data_34,
  dtm_req_data_33,
  dtm_req_data_32,
  rd_ptr_0,
  wr_ptr_0,
  N_830,
  write_en_1_1z,
  fifo_reset,
  empty_rd_1z,
  shiftDR21,
  RESETN,
  ram1_16,
  CO0_1,
  ram0_16,
  CLK,
  JTAG_TCK_i,
  fifo_reset_arst_i
)
;
output [40:0] dmi_req_data ;
input shiftDMI_0 ;
input shiftDMI_9 ;
input shiftDMI_8 ;
input shiftDMI_6 ;
input shiftDMI_5 ;
input shiftDMI_4 ;
input shiftDMI_11 ;
input shiftDMI_24 ;
input shiftDMI_23 ;
input shiftDMI_22 ;
input shiftDMI_1 ;
input currTapState_0 ;
output fifo_memory_0 ;
input dtm_req_data_1 ;
input dtm_req_data_0 ;
input dtm_req_data_9 ;
input dtm_req_data_6 ;
input dtm_req_data_2 ;
input dtm_req_data_16 ;
input dtm_req_data_15 ;
input dtm_req_data_14 ;
input dtm_req_data_13 ;
input dtm_req_data_12 ;
input dtm_req_data_11 ;
input dtm_req_data_24 ;
input dtm_req_data_20 ;
input dtm_req_data_19 ;
input dtm_req_data_18 ;
input dtm_req_data_17 ;
input dtm_req_data_31 ;
input dtm_req_data_30 ;
input dtm_req_data_29 ;
input dtm_req_data_28 ;
input dtm_req_data_27 ;
input dtm_req_data_26 ;
input dtm_req_data_25 ;
input dtm_req_data_39 ;
input dtm_req_data_38 ;
input dtm_req_data_37 ;
input dtm_req_data_36 ;
input dtm_req_data_35 ;
input dtm_req_data_34 ;
input dtm_req_data_33 ;
input dtm_req_data_32 ;
output rd_ptr_0 ;
output wr_ptr_0 ;
input N_830 ;
output write_en_1_1z ;
input fifo_reset ;
output empty_rd_1z ;
input shiftDR21 ;
input RESETN ;
output ram1_16 ;
input CO0_1 ;
output ram0_16 ;
input CLK ;
input JTAG_TCK_i ;
input fifo_reset_arst_i ;
wire shiftDMI_0 ;
wire shiftDMI_9 ;
wire shiftDMI_8 ;
wire shiftDMI_6 ;
wire shiftDMI_5 ;
wire shiftDMI_4 ;
wire shiftDMI_11 ;
wire shiftDMI_24 ;
wire shiftDMI_23 ;
wire shiftDMI_22 ;
wire shiftDMI_1 ;
wire currTapState_0 ;
wire fifo_memory_0 ;
wire dtm_req_data_1 ;
wire dtm_req_data_0 ;
wire dtm_req_data_9 ;
wire dtm_req_data_6 ;
wire dtm_req_data_2 ;
wire dtm_req_data_16 ;
wire dtm_req_data_15 ;
wire dtm_req_data_14 ;
wire dtm_req_data_13 ;
wire dtm_req_data_12 ;
wire dtm_req_data_11 ;
wire dtm_req_data_24 ;
wire dtm_req_data_20 ;
wire dtm_req_data_19 ;
wire dtm_req_data_18 ;
wire dtm_req_data_17 ;
wire dtm_req_data_31 ;
wire dtm_req_data_30 ;
wire dtm_req_data_29 ;
wire dtm_req_data_28 ;
wire dtm_req_data_27 ;
wire dtm_req_data_26 ;
wire dtm_req_data_25 ;
wire dtm_req_data_39 ;
wire dtm_req_data_38 ;
wire dtm_req_data_37 ;
wire dtm_req_data_36 ;
wire dtm_req_data_35 ;
wire dtm_req_data_34 ;
wire dtm_req_data_33 ;
wire dtm_req_data_32 ;
wire rd_ptr_0 ;
wire wr_ptr_0 ;
wire N_830 ;
wire write_en_1_1z ;
wire fifo_reset ;
wire empty_rd_1z ;
wire shiftDR21 ;
wire RESETN ;
wire ram1_16 ;
wire CO0_1 ;
wire ram0_16 ;
wire CLK ;
wire JTAG_TCK_i ;
wire fifo_reset_arst_i ;
wire [1:0] wr_ptr_next;
wire [1:0] rd_ptr_next;
wire [1:0] wr_gray_ptr_Z;
wire [0:0] wr_gray_ptr_2;
wire [1:0] rd_gray_ptr_Z;
wire [0:0] rd_gray_ptr_2_Z;
wire [1:0] wr_gray_ptr_synch_Z;
wire [1:0] rst_synch_reg;
wire [1:0] rd_gray_ptr_in_write_Z;
wire [1:0] rd_gray_ptr_synch_Z;
wire [0:0] wr_gray_ptr_RNO_1_Z;
wire VCC ;
wire GND ;
wire rd_reset_Z ;
wire ram0_2 ;
wire awe0 ;
wire ram0_1 ;
wire ram0_0 ;
wire ram0_10 ;
wire ram0_9 ;
wire ram0_8 ;
wire ram0_7 ;
wire ram0_6 ;
wire ram0_5 ;
wire ram0_4 ;
wire ram0_3 ;
wire ram0_17 ;
wire ram0_15 ;
wire ram0_14 ;
wire ram0_13 ;
wire ram0_12 ;
wire ram0_11 ;
wire ram0_25 ;
wire ram0_24 ;
wire ram0_23 ;
wire ram0_22 ;
wire ram0_21 ;
wire ram0_20 ;
wire ram0_19 ;
wire ram0_18 ;
wire ram0_32 ;
wire ram0_31 ;
wire ram0_30 ;
wire ram0_29 ;
wire ram0_28 ;
wire ram0_27 ;
wire ram0_26 ;
wire ram0_40 ;
wire ram0_39 ;
wire ram0_38 ;
wire ram0_37 ;
wire ram0_36 ;
wire ram0_35 ;
wire ram0_34 ;
wire ram0_33 ;
wire ram1_6 ;
wire ram1_5 ;
wire ram1_4 ;
wire ram1_3 ;
wire ram1_2 ;
wire ram1_1 ;
wire ram1_0 ;
wire ram1_14 ;
wire ram1_13 ;
wire ram1_12 ;
wire ram1_11 ;
wire ram1_10 ;
wire ram1_9 ;
wire ram1_8 ;
wire ram1_7 ;
wire ram1_21 ;
wire ram1_20 ;
wire ram1_19 ;
wire ram1_18 ;
wire ram1_17 ;
wire ram1_15 ;
wire ram1_29 ;
wire ram1_28 ;
wire ram1_27 ;
wire ram1_26 ;
wire ram1_25 ;
wire ram1_24 ;
wire ram1_23 ;
wire ram1_22 ;
wire ram1_36 ;
wire ram1_35 ;
wire ram1_34 ;
wire ram1_33 ;
wire ram1_32 ;
wire ram1_31 ;
wire ram1_30 ;
wire ram1_40 ;
wire ram1_39 ;
wire ram1_38 ;
wire ram1_37 ;
wire un3_empty_rd_1_Z ;
wire un7_full_wr_i ;
wire wr_m3_0_a2_0 ;
wire wr_N_7_mux ;
// @31:15785
  SLE \wr_ptr[0]  (
	.Q(wr_ptr_0),
	.ADn(VCC),
	.ALn(fifo_reset_arst_i),
	.CLK(JTAG_TCK_i),
	.D(wr_ptr_next[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15791
  SLE \rd_ptr[0]  (
	.Q(rd_ptr_0),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(CLK),
	.D(rd_ptr_next[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15785
  SLE \wr_gray_ptr[1]  (
	.Q(wr_gray_ptr_Z[1]),
	.ADn(VCC),
	.ALn(fifo_reset_arst_i),
	.CLK(JTAG_TCK_i),
	.D(wr_ptr_next[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15785
  SLE \wr_gray_ptr[0]  (
	.Q(wr_gray_ptr_Z[0]),
	.ADn(VCC),
	.ALn(fifo_reset_arst_i),
	.CLK(JTAG_TCK_i),
	.D(wr_gray_ptr_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15791
  SLE \rd_gray_ptr[1]  (
	.Q(rd_gray_ptr_Z[1]),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(CLK),
	.D(rd_ptr_next[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15791
  SLE \rd_gray_ptr[0]  (
	.Q(rd_gray_ptr_Z[0]),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(CLK),
	.D(rd_gray_ptr_2_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15811
  SLE \wr_gray_ptr_synch[1]  (
	.Q(wr_gray_ptr_synch_Z[1]),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(CLK),
	.D(wr_gray_ptr_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15811
  SLE \wr_gray_ptr_synch[0]  (
	.Q(wr_gray_ptr_synch_Z[0]),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(CLK),
	.D(wr_gray_ptr_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15748
  SLE \genblk1.rst_synch_reg[1]  (
	.Q(rst_synch_reg[1]),
	.ADn(VCC),
	.ALn(fifo_reset_arst_i),
	.CLK(CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15748
  SLE \genblk1.rst_synch_reg[0]  (
	.Q(rst_synch_reg[0]),
	.ADn(VCC),
	.ALn(fifo_reset_arst_i),
	.CLK(CLK),
	.D(rst_synch_reg[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15803
  SLE \rd_gray_ptr_in_write[1]  (
	.Q(rd_gray_ptr_in_write_Z[1]),
	.ADn(VCC),
	.ALn(fifo_reset_arst_i),
	.CLK(JTAG_TCK_i),
	.D(rd_gray_ptr_synch_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15803
  SLE \rd_gray_ptr_in_write[0]  (
	.Q(rd_gray_ptr_in_write_Z[0]),
	.ADn(VCC),
	.ALn(fifo_reset_arst_i),
	.CLK(JTAG_TCK_i),
	.D(rd_gray_ptr_synch_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15803
  SLE \rd_gray_ptr_synch[1]  (
	.Q(rd_gray_ptr_synch_Z[1]),
	.ADn(VCC),
	.ALn(fifo_reset_arst_i),
	.CLK(JTAG_TCK_i),
	.D(rd_gray_ptr_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15803
  SLE \rd_gray_ptr_synch[0]  (
	.Q(rd_gray_ptr_synch_Z[0]),
	.ADn(VCC),
	.ALn(fifo_reset_arst_i),
	.CLK(JTAG_TCK_i),
	.D(rd_gray_ptr_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[2]  (
	.Q(ram0_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_1),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[1]  (
	.Q(ram0_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_0),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[0]  (
	.Q(ram0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_0),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[10]  (
	.Q(ram0_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_9),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[9]  (
	.Q(ram0_9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_9),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[8]  (
	.Q(ram0_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_8),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[7]  (
	.Q(ram0_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_6),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[6]  (
	.Q(ram0_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_6),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[5]  (
	.Q(ram0_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_5),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[4]  (
	.Q(ram0_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_4),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[3]  (
	.Q(ram0_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_2),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[17]  (
	.Q(ram0_17),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_16),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[16]  (
	.Q(ram0_16),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_15),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[15]  (
	.Q(ram0_15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_14),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[14]  (
	.Q(ram0_14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_13),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[13]  (
	.Q(ram0_13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_12),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[12]  (
	.Q(ram0_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_11),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[11]  (
	.Q(ram0_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_11),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[25]  (
	.Q(ram0_25),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_24),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[24]  (
	.Q(ram0_24),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_24),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[23]  (
	.Q(ram0_23),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_23),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[22]  (
	.Q(ram0_22),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_22),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[21]  (
	.Q(ram0_21),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_20),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[20]  (
	.Q(ram0_20),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_19),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[19]  (
	.Q(ram0_19),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_18),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[18]  (
	.Q(ram0_18),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_17),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[32]  (
	.Q(ram0_32),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_31),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[31]  (
	.Q(ram0_31),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_30),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[30]  (
	.Q(ram0_30),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_29),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[29]  (
	.Q(ram0_29),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_28),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[28]  (
	.Q(ram0_28),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_27),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[27]  (
	.Q(ram0_27),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_26),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[26]  (
	.Q(ram0_26),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_25),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[40]  (
	.Q(ram0_40),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_39),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[39]  (
	.Q(ram0_39),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_38),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[38]  (
	.Q(ram0_38),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_37),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[37]  (
	.Q(ram0_37),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_36),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[36]  (
	.Q(ram0_36),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_35),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[35]  (
	.Q(ram0_35),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_34),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[34]  (
	.Q(ram0_34),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_33),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[33]  (
	.Q(ram0_33),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_32),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[6]  (
	.Q(ram1_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_6),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[5]  (
	.Q(ram1_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_5),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[4]  (
	.Q(ram1_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_4),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[3]  (
	.Q(ram1_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_2),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[2]  (
	.Q(ram1_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_1),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[1]  (
	.Q(ram1_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_0),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[0]  (
	.Q(ram1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_0),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[14]  (
	.Q(ram1_14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_13),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[13]  (
	.Q(ram1_13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_12),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[12]  (
	.Q(ram1_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_11),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[11]  (
	.Q(ram1_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_11),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[10]  (
	.Q(ram1_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_9),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[9]  (
	.Q(ram1_9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_9),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[8]  (
	.Q(ram1_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_8),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[7]  (
	.Q(ram1_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_6),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[21]  (
	.Q(ram1_21),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_20),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[20]  (
	.Q(ram1_20),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_19),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[19]  (
	.Q(ram1_19),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_18),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[18]  (
	.Q(ram1_18),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_17),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[17]  (
	.Q(ram1_17),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_16),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[16]  (
	.Q(ram1_16),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_15),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[15]  (
	.Q(ram1_15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_14),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[29]  (
	.Q(ram1_29),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_28),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[28]  (
	.Q(ram1_28),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_27),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[27]  (
	.Q(ram1_27),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_26),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[26]  (
	.Q(ram1_26),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_25),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[25]  (
	.Q(ram1_25),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_24),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[24]  (
	.Q(ram1_24),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_24),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[23]  (
	.Q(ram1_23),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_23),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[22]  (
	.Q(ram1_22),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(shiftDMI_22),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[36]  (
	.Q(ram1_36),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_35),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[35]  (
	.Q(ram1_35),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_34),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[34]  (
	.Q(ram1_34),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_33),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[33]  (
	.Q(ram1_33),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_32),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[32]  (
	.Q(ram1_32),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_31),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[31]  (
	.Q(ram1_31),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_30),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[30]  (
	.Q(ram1_30),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_29),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[40]  (
	.Q(ram1_40),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_39),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[39]  (
	.Q(ram1_39),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_38),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[38]  (
	.Q(ram1_38),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_37),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[37]  (
	.Q(ram1_37),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(JTAG_TCK_i),
	.D(dtm_req_data_36),
	.EN(CO0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15759
  CFG2 rd_reset (
	.A(RESETN),
	.B(rst_synch_reg[0]),
	.Y(rd_reset_Z)
);
defparam rd_reset.INIT=4'hE;
// @31:15823
  CFG2 un3_empty_rd_1 (
	.A(rd_gray_ptr_Z[1]),
	.B(wr_gray_ptr_synch_Z[1]),
	.Y(un3_empty_rd_1_Z)
);
defparam un3_empty_rd_1.INIT=4'h6;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0__RNI0N6PD[1]  (
	.A(ram0_1),
	.B(rd_ptr_0),
	.C(ram1_1),
	.Y(fifo_memory_0)
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0__RNI0N6PD[1] .INIT=8'hE2;
// @31:15732
  CFG3 \wr_gray_ptr_RNO_1[0]  (
	.A(wr_gray_ptr_Z[1]),
	.B(shiftDR21),
	.C(currTapState_0),
	.Y(wr_gray_ptr_RNO_1_Z[0])
);
defparam \wr_gray_ptr_RNO_1[0] .INIT=8'h6A;
// @31:15832
  CFG4 un7_full_wr_NE (
	.A(rd_gray_ptr_in_write_Z[0]),
	.B(rd_gray_ptr_in_write_Z[1]),
	.C(wr_gray_ptr_Z[1]),
	.D(wr_gray_ptr_Z[0]),
	.Y(un7_full_wr_i)
);
defparam un7_full_wr_NE.INIT=16'hD7EB;
// @31:15732
  CFG2 \wr_gray_ptr_RNO_2[0]  (
	.A(un7_full_wr_i),
	.B(wr_ptr_0),
	.Y(wr_m3_0_a2_0)
);
defparam \wr_gray_ptr_RNO_2[0] .INIT=4'h2;
// @31:15823
  CFG4 empty_rd (
	.A(un3_empty_rd_1_Z),
	.B(rd_reset_Z),
	.C(wr_gray_ptr_synch_Z[0]),
	.D(rd_gray_ptr_Z[0]),
	.Y(empty_rd_1z)
);
defparam empty_rd.INIT=16'h4004;
// @31:15726
  CFG4 write_en_1 (
	.A(fifo_reset),
	.B(un7_full_wr_i),
	.C(shiftDMI_0),
	.D(shiftDMI_1),
	.Y(write_en_1_1z)
);
defparam write_en_1.INIT=16'h4440;
// @31:15843
  CFG4 \data_rd[2]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_2),
	.D(ram0_2),
	.Y(dmi_req_data[2])
);
defparam \data_rd[2] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[3]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_3),
	.D(ram0_3),
	.Y(dmi_req_data[3])
);
defparam \data_rd[3] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[4]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_4),
	.D(ram0_4),
	.Y(dmi_req_data[4])
);
defparam \data_rd[4] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[5]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_5),
	.D(ram0_5),
	.Y(dmi_req_data[5])
);
defparam \data_rd[5] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[6]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_6),
	.D(ram0_6),
	.Y(dmi_req_data[6])
);
defparam \data_rd[6] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[7]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_7),
	.D(ram0_7),
	.Y(dmi_req_data[7])
);
defparam \data_rd[7] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[8]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_8),
	.D(ram0_8),
	.Y(dmi_req_data[8])
);
defparam \data_rd[8] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[9]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_9),
	.D(ram0_9),
	.Y(dmi_req_data[9])
);
defparam \data_rd[9] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[12]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_12),
	.D(ram0_12),
	.Y(dmi_req_data[12])
);
defparam \data_rd[12] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[13]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_13),
	.D(ram0_13),
	.Y(dmi_req_data[13])
);
defparam \data_rd[13] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[14]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_14),
	.D(ram0_14),
	.Y(dmi_req_data[14])
);
defparam \data_rd[14] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[18]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_18),
	.D(ram0_18),
	.Y(dmi_req_data[18])
);
defparam \data_rd[18] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[19]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_19),
	.D(ram0_19),
	.Y(dmi_req_data[19])
);
defparam \data_rd[19] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[20]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_20),
	.D(ram0_20),
	.Y(dmi_req_data[20])
);
defparam \data_rd[20] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[21]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_21),
	.D(ram0_21),
	.Y(dmi_req_data[21])
);
defparam \data_rd[21] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[22]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_22),
	.D(ram0_22),
	.Y(dmi_req_data[22])
);
defparam \data_rd[22] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[23]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_23),
	.D(ram0_23),
	.Y(dmi_req_data[23])
);
defparam \data_rd[23] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[24]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_24),
	.D(ram0_24),
	.Y(dmi_req_data[24])
);
defparam \data_rd[24] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[25]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_25),
	.D(ram0_25),
	.Y(dmi_req_data[25])
);
defparam \data_rd[25] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[26]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_26),
	.D(ram0_26),
	.Y(dmi_req_data[26])
);
defparam \data_rd[26] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[27]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_27),
	.D(ram0_27),
	.Y(dmi_req_data[27])
);
defparam \data_rd[27] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[28]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_28),
	.D(ram0_28),
	.Y(dmi_req_data[28])
);
defparam \data_rd[28] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[30]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_30),
	.D(ram0_30),
	.Y(dmi_req_data[30])
);
defparam \data_rd[30] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[31]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_31),
	.D(ram0_31),
	.Y(dmi_req_data[31])
);
defparam \data_rd[31] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[32]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_32),
	.D(ram0_32),
	.Y(dmi_req_data[32])
);
defparam \data_rd[32] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[33]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_33),
	.D(ram0_33),
	.Y(dmi_req_data[33])
);
defparam \data_rd[33] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[35]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_35),
	.D(ram0_35),
	.Y(dmi_req_data[35])
);
defparam \data_rd[35] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[36]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_36),
	.D(ram0_36),
	.Y(dmi_req_data[36])
);
defparam \data_rd[36] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[37]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_37),
	.D(ram0_37),
	.Y(dmi_req_data[37])
);
defparam \data_rd[37] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[38]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_38),
	.D(ram0_38),
	.Y(dmi_req_data[38])
);
defparam \data_rd[38] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[39]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_39),
	.D(ram0_39),
	.Y(dmi_req_data[39])
);
defparam \data_rd[39] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[40]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_40),
	.D(ram0_40),
	.Y(dmi_req_data[40])
);
defparam \data_rd[40] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[0]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_0),
	.D(ram0_0),
	.Y(dmi_req_data[0])
);
defparam \data_rd[0] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[34]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_34),
	.D(ram0_34),
	.Y(dmi_req_data[34])
);
defparam \data_rd[34] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[29]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_29),
	.D(ram0_29),
	.Y(dmi_req_data[29])
);
defparam \data_rd[29] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[17]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_17),
	.D(ram0_17),
	.Y(dmi_req_data[17])
);
defparam \data_rd[17] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[16]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_16),
	.D(ram0_16),
	.Y(dmi_req_data[16])
);
defparam \data_rd[16] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[15]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_15),
	.D(ram0_15),
	.Y(dmi_req_data[15])
);
defparam \data_rd[15] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[11]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_11),
	.D(ram0_11),
	.Y(dmi_req_data[11])
);
defparam \data_rd[11] .INIT=16'h3120;
// @31:15843
  CFG4 \data_rd[10]  (
	.A(rd_ptr_0),
	.B(empty_rd_1z),
	.C(ram1_10),
	.D(ram0_10),
	.Y(dmi_req_data[10])
);
defparam \data_rd[10] .INIT=16'h3120;
// @31:15732
  CFG4 \wr_gray_ptr_RNO_0[0]  (
	.A(fifo_reset),
	.B(wr_m3_0_a2_0),
	.C(shiftDMI_0),
	.D(shiftDMI_1),
	.Y(wr_N_7_mux)
);
defparam \wr_gray_ptr_RNO_0[0] .INIT=16'h4440;
// @31:15730
  CFG2 \rd_ptr_RNIO9S26[0]  (
	.A(N_830),
	.B(rd_ptr_0),
	.Y(rd_ptr_next[0])
);
defparam \rd_ptr_RNIO9S26[0] .INIT=4'h9;
// @31:15730
  CFG3 \rd_gray_ptr_RNICOAGC[1]  (
	.A(rd_gray_ptr_Z[1]),
	.B(rd_ptr_0),
	.C(N_830),
	.Y(rd_ptr_next[1])
);
defparam \rd_gray_ptr_RNICOAGC[1] .INIT=8'hA6;
// @31:15729
  CFG4 \wr_ptr_RNO[0]  (
	.A(currTapState_0),
	.B(write_en_1_1z),
	.C(wr_ptr_0),
	.D(shiftDR21),
	.Y(wr_ptr_next[0])
);
defparam \wr_ptr_RNO[0] .INIT=16'h78F0;
// @31:15839
  CFG4 \fifo_memory.awe0  (
	.A(currTapState_0),
	.B(write_en_1_1z),
	.C(wr_ptr_0),
	.D(shiftDR21),
	.Y(awe0)
);
defparam \fifo_memory.awe0 .INIT=16'h0800;
// @31:15732
  CFG4 \wr_gray_ptr_RNO[0]  (
	.A(wr_N_7_mux),
	.B(wr_gray_ptr_RNO_1_Z[0]),
	.C(wr_ptr_0),
	.D(wr_gray_ptr_Z[1]),
	.Y(wr_gray_ptr_2[0])
);
defparam \wr_gray_ptr_RNO[0] .INIT=16'h8DD8;
// @31:15733
  CFG2 \rd_gray_ptr_2[0]  (
	.A(rd_ptr_next[1]),
	.B(rd_ptr_next[0]),
	.Y(rd_gray_ptr_2_Z[0])
);
defparam \rd_gray_ptr_2[0] .INIT=4'h6;
// @31:15729
  CFG2 \wr_gray_ptr_RNO[1]  (
	.A(CO0_1),
	.B(wr_gray_ptr_Z[1]),
	.Y(wr_ptr_next[1])
);
defparam \wr_gray_ptr_RNO[1] .INIT=4'h6;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_debug_fifo_41s_1s_1s */

module miv_rv32_debug_fifo_34s_1s_1s (
  dtm_resp_data_0,
  fifo_memory,
  dmi_resp_data,
  dmi_resp_valid,
  RESETN,
  dtm_resp_ready,
  empty_rd_1z,
  fifo_reset,
  JTAG_TCK,
  CLK,
  dff_arst
)
;
output dtm_resp_data_0 ;
output [33:2] fifo_memory ;
input [33:0] dmi_resp_data ;
input dmi_resp_valid ;
input RESETN ;
input dtm_resp_ready ;
output empty_rd_1z ;
input fifo_reset ;
input JTAG_TCK ;
input CLK ;
input dff_arst ;
wire dtm_resp_data_0 ;
wire dmi_resp_valid ;
wire RESETN ;
wire dtm_resp_ready ;
wire empty_rd_1z ;
wire fifo_reset ;
wire JTAG_TCK ;
wire CLK ;
wire dff_arst ;
wire [0:0] wr_ptr_Z;
wire [0:0] rd_ptr_Z;
wire [0:0] rd_ptr_RNIT1IVC_Z;
wire [1:0] rd_gray_ptr_in_write_Z;
wire [1:0] rd_gray_ptr_synch_Z;
wire [1:0] rd_gray_ptr_Z;
wire [1:0] wr_gray_ptr_Z;
wire [1:1] wr_gray_ptr_RNO_Z;
wire [0:0] wr_gray_ptr_5_Z;
wire [1:1] rd_gray_ptr_RNI3R0VF_Z;
wire [0:0] rd_gray_ptr_5_Z;
wire [1:0] wr_gray_ptr_synch_Z;
wire [1:0] rst_synch_reg;
wire VCC ;
wire un17_full_wr_NE_RNIH1LEH_0_Z ;
wire GND ;
wire rd_reset_Z ;
wire ram0_4 ;
wire awe0 ;
wire ram0_3 ;
wire ram0_2 ;
wire ram0_0 ;
wire ram0_11 ;
wire ram0_10 ;
wire ram0_9 ;
wire ram0_8 ;
wire ram0_7 ;
wire ram0_6 ;
wire ram0_5 ;
wire ram0_19 ;
wire ram0_18 ;
wire ram0_17 ;
wire ram0_16 ;
wire ram0_15 ;
wire ram0_14 ;
wire ram0_13 ;
wire ram0_12 ;
wire ram0_26 ;
wire ram0_25 ;
wire ram0_24 ;
wire ram0_23 ;
wire ram0_22 ;
wire ram0_21 ;
wire ram0_20 ;
wire ram1_0 ;
wire CO0 ;
wire ram0_33 ;
wire ram0_32 ;
wire ram0_31 ;
wire ram0_30 ;
wire ram0_29 ;
wire ram0_28 ;
wire ram0_27 ;
wire ram1_7 ;
wire ram1_6 ;
wire ram1_5 ;
wire ram1_4 ;
wire ram1_3 ;
wire ram1_2 ;
wire ram1_15 ;
wire ram1_14 ;
wire ram1_13 ;
wire ram1_12 ;
wire ram1_11 ;
wire ram1_10 ;
wire ram1_9 ;
wire ram1_8 ;
wire ram1_22 ;
wire ram1_21 ;
wire ram1_20 ;
wire ram1_19 ;
wire ram1_18 ;
wire ram1_17 ;
wire ram1_16 ;
wire ram1_30 ;
wire ram1_29 ;
wire ram1_28 ;
wire ram1_27 ;
wire ram1_26 ;
wire ram1_25 ;
wire ram1_24 ;
wire ram1_23 ;
wire ram1_33 ;
wire ram1_32 ;
wire ram1_31 ;
wire un9_empty_rd_1_Z ;
wire un17_full_wr_i ;
// @31:15785
  SLE \wr_ptr[0]  (
	.Q(wr_ptr_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un17_full_wr_NE_RNIH1LEH_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15791
  SLE \rd_ptr[0]  (
	.Q(rd_ptr_Z[0]),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(JTAG_TCK),
	.D(rd_ptr_RNIT1IVC_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15803
  SLE \rd_gray_ptr_in_write[0]  (
	.Q(rd_gray_ptr_in_write_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(rd_gray_ptr_synch_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15803
  SLE \rd_gray_ptr_synch[1]  (
	.Q(rd_gray_ptr_synch_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(rd_gray_ptr_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15803
  SLE \rd_gray_ptr_synch[0]  (
	.Q(rd_gray_ptr_synch_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(rd_gray_ptr_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15785
  SLE \wr_gray_ptr[1]  (
	.Q(wr_gray_ptr_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(wr_gray_ptr_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15785
  SLE \wr_gray_ptr[0]  (
	.Q(wr_gray_ptr_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(wr_gray_ptr_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15791
  SLE \rd_gray_ptr[1]  (
	.Q(rd_gray_ptr_Z[1]),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(JTAG_TCK),
	.D(rd_gray_ptr_RNI3R0VF_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15791
  SLE \rd_gray_ptr[0]  (
	.Q(rd_gray_ptr_Z[0]),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(JTAG_TCK),
	.D(rd_gray_ptr_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15811
  SLE \wr_gray_ptr_synch[1]  (
	.Q(wr_gray_ptr_synch_Z[1]),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(JTAG_TCK),
	.D(wr_gray_ptr_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15811
  SLE \wr_gray_ptr_synch[0]  (
	.Q(wr_gray_ptr_synch_Z[0]),
	.ADn(VCC),
	.ALn(rd_reset_Z),
	.CLK(JTAG_TCK),
	.D(wr_gray_ptr_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15748
  SLE \genblk1.rst_synch_reg[1]  (
	.Q(rst_synch_reg[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(JTAG_TCK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15748
  SLE \genblk1.rst_synch_reg[0]  (
	.Q(rst_synch_reg[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(JTAG_TCK),
	.D(rst_synch_reg[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15803
  SLE \rd_gray_ptr_in_write[1]  (
	.Q(rd_gray_ptr_in_write_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(rd_gray_ptr_synch_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[4]  (
	.Q(ram0_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[4]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[3]  (
	.Q(ram0_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[3]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[2]  (
	.Q(ram0_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[2]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[0]  (
	.Q(ram0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[0]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[11]  (
	.Q(ram0_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[11]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[10]  (
	.Q(ram0_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[10]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[9]  (
	.Q(ram0_9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[9]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[8]  (
	.Q(ram0_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[8]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[7]  (
	.Q(ram0_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[7]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[6]  (
	.Q(ram0_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[6]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[5]  (
	.Q(ram0_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[5]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[19]  (
	.Q(ram0_19),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[19]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[18]  (
	.Q(ram0_18),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[18]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[17]  (
	.Q(ram0_17),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[17]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[16]  (
	.Q(ram0_16),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[16]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[15]  (
	.Q(ram0_15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[15]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[14]  (
	.Q(ram0_14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[14]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[13]  (
	.Q(ram0_13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[13]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[12]  (
	.Q(ram0_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[12]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[26]  (
	.Q(ram0_26),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[26]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[25]  (
	.Q(ram0_25),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[25]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[24]  (
	.Q(ram0_24),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[24]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[23]  (
	.Q(ram0_23),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[23]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[22]  (
	.Q(ram0_22),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[22]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[21]  (
	.Q(ram0_21),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[21]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[20]  (
	.Q(ram0_20),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[20]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[0]  (
	.Q(ram1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[0]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[33]  (
	.Q(ram0_33),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[33]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[32]  (
	.Q(ram0_32),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[32]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[31]  (
	.Q(ram0_31),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[31]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[30]  (
	.Q(ram0_30),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[30]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[29]  (
	.Q(ram0_29),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[29]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[28]  (
	.Q(ram0_28),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[28]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0_[27]  (
	.Q(ram0_27),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[27]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[7]  (
	.Q(ram1_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[7]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[6]  (
	.Q(ram1_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[6]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[5]  (
	.Q(ram1_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[5]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[4]  (
	.Q(ram1_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[4]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[3]  (
	.Q(ram1_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[3]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[2]  (
	.Q(ram1_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[2]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[15]  (
	.Q(ram1_15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[15]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[14]  (
	.Q(ram1_14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[14]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[13]  (
	.Q(ram1_13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[13]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[12]  (
	.Q(ram1_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[12]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[11]  (
	.Q(ram1_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[11]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[10]  (
	.Q(ram1_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[10]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[9]  (
	.Q(ram1_9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[9]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[8]  (
	.Q(ram1_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[8]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[22]  (
	.Q(ram1_22),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[22]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[21]  (
	.Q(ram1_21),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[21]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[20]  (
	.Q(ram1_20),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[20]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[19]  (
	.Q(ram1_19),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[19]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[18]  (
	.Q(ram1_18),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[18]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[17]  (
	.Q(ram1_17),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[17]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[16]  (
	.Q(ram1_16),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[16]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[30]  (
	.Q(ram1_30),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[30]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[29]  (
	.Q(ram1_29),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[29]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[28]  (
	.Q(ram1_28),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[28]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[27]  (
	.Q(ram1_27),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[27]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[26]  (
	.Q(ram1_26),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[26]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[25]  (
	.Q(ram1_25),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[25]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[24]  (
	.Q(ram1_24),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[24]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[23]  (
	.Q(ram1_23),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[23]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[33]  (
	.Q(ram1_33),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[33]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[32]  (
	.Q(ram1_32),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[32]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  SLE \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram1_[31]  (
	.Q(ram1_31),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(dmi_resp_data[31]),
	.EN(CO0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15759
  CFG2 rd_reset (
	.A(fifo_reset),
	.B(rst_synch_reg[0]),
	.Y(rd_reset_Z)
);
defparam rd_reset.INIT=4'hD;
// @31:15823
  CFG2 un9_empty_rd_1 (
	.A(rd_gray_ptr_Z[1]),
	.B(wr_gray_ptr_synch_Z[1]),
	.Y(un9_empty_rd_1_Z)
);
defparam un9_empty_rd_1.INIT=4'h6;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI4642F[24]  (
	.A(ram0_24),
	.B(rd_ptr_Z[0]),
	.C(ram1_24),
	.Y(fifo_memory[24])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI4642F[24] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI0242F[22]  (
	.A(ram0_22),
	.B(rd_ptr_Z[0]),
	.C(ram1_22),
	.Y(fifo_memory[22])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI0242F[22] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI2222F[14]  (
	.A(ram0_14),
	.B(rd_ptr_Z[0]),
	.C(ram1_14),
	.Y(fifo_memory[14])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI2222F[14] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI0022F[13]  (
	.A(ram0_13),
	.B(rd_ptr_Z[0]),
	.C(ram1_13),
	.Y(fifo_memory[13])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI0022F[13] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIUT12F[12]  (
	.A(ram0_12),
	.B(rd_ptr_Z[0]),
	.C(ram1_12),
	.Y(fifo_memory[12])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIUT12F[12] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIAQ069[9]  (
	.A(ram0_9),
	.B(rd_ptr_Z[0]),
	.C(ram1_9),
	.Y(fifo_memory[9])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIAQ069[9] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI2I069[5]  (
	.A(ram0_5),
	.B(rd_ptr_Z[0]),
	.C(ram1_5),
	.Y(fifo_memory[5])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI2I069[5] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNISB069[2]  (
	.A(ram0_2),
	.B(rd_ptr_Z[0]),
	.C(ram1_2),
	.Y(fifo_memory[2])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNISB069[2] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIUD069[3]  (
	.A(ram0_3),
	.B(rd_ptr_Z[0]),
	.C(ram1_3),
	.Y(fifo_memory[3])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIUD069[3] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI0G069[4]  (
	.A(ram0_4),
	.B(rd_ptr_Z[0]),
	.C(ram1_4),
	.Y(fifo_memory[4])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI0G069[4] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI4K069[6]  (
	.A(ram0_6),
	.B(rd_ptr_Z[0]),
	.C(ram1_6),
	.Y(fifo_memory[6])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI4K069[6] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI6M069[7]  (
	.A(ram0_7),
	.B(rd_ptr_Z[0]),
	.C(ram1_7),
	.Y(fifo_memory[7])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI6M069[7] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI8O069[8]  (
	.A(ram0_8),
	.B(rd_ptr_Z[0]),
	.C(ram1_8),
	.Y(fifo_memory[8])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI8O069[8] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIQP12F[10]  (
	.A(ram0_10),
	.B(rd_ptr_Z[0]),
	.C(ram1_10),
	.Y(fifo_memory[10])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIQP12F[10] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNISR12F[11]  (
	.A(ram0_11),
	.B(rd_ptr_Z[0]),
	.C(ram1_11),
	.Y(fifo_memory[11])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNISR12F[11] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI4422F[15]  (
	.A(ram0_15),
	.B(rd_ptr_Z[0]),
	.C(ram1_15),
	.Y(fifo_memory[15])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI4422F[15] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI6622F[16]  (
	.A(ram0_16),
	.B(rd_ptr_Z[0]),
	.C(ram1_16),
	.Y(fifo_memory[16])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI6622F[16] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI8822F[17]  (
	.A(ram0_17),
	.B(rd_ptr_Z[0]),
	.C(ram1_17),
	.Y(fifo_memory[17])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI8822F[17] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIAA22F[18]  (
	.A(ram0_18),
	.B(rd_ptr_Z[0]),
	.C(ram1_18),
	.Y(fifo_memory[18])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIAA22F[18] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNICC22F[19]  (
	.A(ram0_19),
	.B(rd_ptr_Z[0]),
	.C(ram1_19),
	.Y(fifo_memory[19])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNICC22F[19] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIST32F[20]  (
	.A(ram0_20),
	.B(rd_ptr_Z[0]),
	.C(ram1_20),
	.Y(fifo_memory[20])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIST32F[20] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIUV32F[21]  (
	.A(ram0_21),
	.B(rd_ptr_Z[0]),
	.C(ram1_21),
	.Y(fifo_memory[21])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIUV32F[21] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI2442F[23]  (
	.A(ram0_23),
	.B(rd_ptr_Z[0]),
	.C(ram1_23),
	.Y(fifo_memory[23])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI2442F[23] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI6842F[25]  (
	.A(ram0_25),
	.B(rd_ptr_Z[0]),
	.C(ram1_25),
	.Y(fifo_memory[25])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI6842F[25] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI8A42F[26]  (
	.A(ram0_26),
	.B(rd_ptr_Z[0]),
	.C(ram1_26),
	.Y(fifo_memory[26])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI8A42F[26] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIAC42F[27]  (
	.A(ram0_27),
	.B(rd_ptr_Z[0]),
	.C(ram1_27),
	.Y(fifo_memory[27])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIAC42F[27] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNICE42F[28]  (
	.A(ram0_28),
	.B(rd_ptr_Z[0]),
	.C(ram1_28),
	.Y(fifo_memory[28])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNICE42F[28] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIEG42F[29]  (
	.A(ram0_29),
	.B(rd_ptr_Z[0]),
	.C(ram1_29),
	.Y(fifo_memory[29])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIEG42F[29] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIU162F[30]  (
	.A(ram0_30),
	.B(rd_ptr_Z[0]),
	.C(ram1_30),
	.Y(fifo_memory[30])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNIU162F[30] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI0462F[31]  (
	.A(ram0_31),
	.B(rd_ptr_Z[0]),
	.C(ram1_31),
	.Y(fifo_memory[31])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI0462F[31] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI2662F[32]  (
	.A(ram0_32),
	.B(rd_ptr_Z[0]),
	.C(ram1_32),
	.Y(fifo_memory[32])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI2662F[32] .INIT=8'hE2;
// @31:15839
  CFG3 \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI4862F[33]  (
	.A(ram0_33),
	.B(rd_ptr_Z[0]),
	.C(ram1_33),
	.Y(fifo_memory[33])
);
defparam \fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_resp_fifo.fifo_memory_ram0__RNI4862F[33] .INIT=8'hE2;
// @31:15832
  CFG4 un17_full_wr_NE (
	.A(rd_gray_ptr_in_write_Z[0]),
	.B(rd_gray_ptr_in_write_Z[1]),
	.C(wr_gray_ptr_Z[1]),
	.D(wr_gray_ptr_Z[0]),
	.Y(un17_full_wr_i)
);
defparam un17_full_wr_NE.INIT=16'hD7EB;
// @31:15823
  CFG4 empty_rd (
	.A(un9_empty_rd_1_Z),
	.B(rd_reset_Z),
	.C(wr_gray_ptr_synch_Z[0]),
	.D(rd_gray_ptr_Z[0]),
	.Y(empty_rd_1z)
);
defparam empty_rd.INIT=16'hBFFB;
// @31:15843
  CFG4 \data_rd[0]  (
	.A(rd_ptr_Z[0]),
	.B(empty_rd_1z),
	.C(ram1_0),
	.D(ram0_0),
	.Y(dtm_resp_data_0)
);
defparam \data_rd[0] .INIT=16'hC480;
// @31:15730
  CFG3 \rd_ptr_RNIT1IVC[0]  (
	.A(dtm_resp_ready),
	.B(rd_ptr_Z[0]),
	.C(empty_rd_1z),
	.Y(rd_ptr_RNIT1IVC_Z[0])
);
defparam \rd_ptr_RNIT1IVC[0] .INIT=8'h6C;
// @31:15730
  CFG4 \rd_gray_ptr_RNI3R0VF[1]  (
	.A(dtm_resp_ready),
	.B(rd_gray_ptr_Z[1]),
	.C(rd_ptr_Z[0]),
	.D(empty_rd_1z),
	.Y(rd_gray_ptr_RNI3R0VF_Z[1])
);
defparam \rd_gray_ptr_RNI3R0VF[1] .INIT=16'h6CCC;
// @31:15733
  CFG2 \rd_gray_ptr_5[0]  (
	.A(rd_gray_ptr_RNI3R0VF_Z[1]),
	.B(rd_ptr_RNIT1IVC_Z[0]),
	.Y(rd_gray_ptr_5_Z[0])
);
defparam \rd_gray_ptr_5[0] .INIT=4'h6;
// @31:15729
  CFG4 un17_full_wr_NE_RNIH1LEH_0 (
	.A(wr_ptr_Z[0]),
	.B(RESETN),
	.C(un17_full_wr_i),
	.D(dmi_resp_valid),
	.Y(un17_full_wr_NE_RNIH1LEH_0_Z)
);
defparam un17_full_wr_NE_RNIH1LEH_0.INIT=16'h6AAA;
// @31:15839
  CFG4 \fifo_memory.awe0  (
	.A(wr_ptr_Z[0]),
	.B(RESETN),
	.C(un17_full_wr_i),
	.D(dmi_resp_valid),
	.Y(awe0)
);
defparam \fifo_memory.awe0 .INIT=16'h4000;
// @31:15729
  CFG4 un17_full_wr_NE_RNIH1LEH (
	.A(wr_ptr_Z[0]),
	.B(RESETN),
	.C(un17_full_wr_i),
	.D(dmi_resp_valid),
	.Y(CO0)
);
defparam un17_full_wr_NE_RNIH1LEH.INIT=16'h8000;
// @31:15729
  CFG2 \wr_gray_ptr_RNO[1]  (
	.A(CO0),
	.B(wr_gray_ptr_Z[1]),
	.Y(wr_gray_ptr_RNO_Z[1])
);
defparam \wr_gray_ptr_RNO[1] .INIT=4'h6;
// @31:15732
  CFG3 \wr_gray_ptr_5[0]  (
	.A(wr_gray_ptr_Z[1]),
	.B(un17_full_wr_NE_RNIH1LEH_0_Z),
	.C(CO0),
	.Y(wr_gray_ptr_5_Z[0])
);
defparam \wr_gray_ptr_5[0] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_debug_fifo_34s_1s_1s */

module miv_rv32_debug_sba (
  req_masked,
  command_reg,
  command_reg_state_4,
  dmi_resp_data,
  cpu_d_resp_rd_data_net,
  data_0_reg,
  cmderr_ff_4,
  debug_state_ns_4,
  debug_state_ns_2,
  debug_state_ns_0,
  rd_ptr_0,
  fifo_memory_0,
  dmi_req_data,
  debug_sysbus_req_wr_byte_en_net,
  debug_sysbus_req_rd_byte_en_net,
  debug_state,
  d_trx_resp_valid_pkd,
  hipri_req_ptr_0,
  command_reg_state,
  abstractcs_cmderr,
  sba_req_wr_data_int,
  sba_req_addr_int,
  command_reg_state_4_i_a3_RNIQ77A9_0,
  command_reg_state_4_0_fast_0,
  apb_d_req_ready_net,
  cpu_d_req_ready_sig_0,
  cpu_d_req_ready_sig_1,
  cpu_d_req_is_apb,
  ahb_d_req_ready_net,
  cpu_d_req_is_ahb,
  N_1097,
  cpu_d_resp_valid_sig,
  N_78_i,
  N_79_i,
  debug_gpr_addr_0_sqmuxa_i,
  debug_csr_rd_data_ready_1_sqmuxa_i,
  un1_dmcontrol_ndmreset13_4_i,
  N_773_tz,
  debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO_1z,
  un1_clk_en_dm_1_i_0_1z,
  cpu_debug_gpr_rd_en_net,
  N_14,
  debug_gpr_addr_0_sqmuxa_0_a2_RNI2TT5T_0_1z,
  cpu_d_resp_error_sig,
  N_775_1,
  cpu_debug_csr_rd_en_net,
  data_0_reg_5_sm0,
  dmi_resp_valid,
  N_763_i,
  N_764_i,
  N_765_i,
  N_766_i,
  N_767_i,
  un1_dmcontrol_ndmreset13_2_i,
  N_55_i,
  ram1_16,
  ram0_16,
  N_769_i_1z,
  N_770_i_1z,
  N_762_i,
  dmstatus_allany_havereset,
  N_364_i,
  N_830,
  empty_rd,
  debug_resume_req_3,
  debug_trx_os_net,
  cpu_debug_csr_op_rd_data_valid_net,
  cpu_debug_gpr_op_rd_data_valid_net,
  N_1323_i_1z,
  N_768_i_1z,
  cpu_debug_resume_ack_net,
  havereset_skip_pwrup_4,
  N_819,
  N_1327,
  cpu_debug_halt_ack_net,
  debug_sysbus_req_ready_0,
  N_793,
  un1_debug_csr_rd_en,
  abstractcs_busy,
  N_1106,
  dmcontrol_ackhavereset,
  dmcontrol_haltreq,
  abs_cmd_transfer_ff,
  havereset_skip_pwrup,
  dmstatus_allany_resumeack,
  dmcontrol_resumereq,
  cpu_debug_halt_req_net,
  N_81_i,
  un1_dmcontrol_ndmreset13_i,
  dmcontrol_dmactive4,
  cpu_debug_active_net,
  debug_sys_reset,
  cpu_debug_mode_net,
  dmstatus_allany_halted,
  N_84_i,
  debug_sysbus_resp_ready_net,
  debug_sysbus_req_valid_net,
  CLK,
  dff_arst,
  next_state_0_sqmuxa_i_RNIENN8C1_1z,
  next_state_ss0,
  un1_dmi_req_command_0_a3_RNITEOA8_0_1z,
  un1_dmi_req_command_0_a3_RNIRCOA8_0_1z,
  un1_dmi_req_command_0_a3_RNIPAOA8_0_1z,
  un1_dmi_req_command_0_a3_RNIN8OA8_0_1z,
  un1_dmi_req_command_0_a3_RNIL6OA8_0_1z,
  un1_dmi_req_command_0_a3_RNIJ4OA8_0_1z,
  un1_dmi_req_command_0_a3_RNILSGP7_1z,
  un1_dmi_req_command_0_a3_RNIC8E64_1z,
  un1_dmi_req_command_0_a3_RNIA6E64_1z,
  un1_dmi_req_command_0_a3_RNI1JOA8_1z,
  un1_dmi_req_command_0_a3_RNIVGOA8_1z,
  un1_dmi_req_command_0_a3_RNITEOA8_1z,
  un1_dmi_req_command_0_a3_RNIRCOA8_1z,
  un1_dmi_req_command_0_a3_RNIPAOA8_1z,
  un1_dmi_req_command_0_a3_RNIN8OA8_1z,
  un1_dmi_req_command_0_a3_RNIL6OA8_1z,
  un1_dmi_req_command_0_a3_RNIJ4OA8_1z,
  un1_dmi_req_command_0_a3_RNINUGP7_1z
)
;
input [1:0] req_masked ;
input [31:0] command_reg ;
output [2:1] command_reg_state_4 ;
output [33:0] dmi_resp_data ;
input [31:0] cpu_d_resp_rd_data_net ;
input [31:0] data_0_reg ;
output [2:0] cmderr_ff_4 ;
output debug_state_ns_4 ;
output debug_state_ns_2 ;
output debug_state_ns_0 ;
input rd_ptr_0 ;
input fifo_memory_0 ;
input [40:0] dmi_req_data ;
output [3:0] debug_sysbus_req_wr_byte_en_net ;
output [3:0] debug_sysbus_req_rd_byte_en_net ;
input [5:0] debug_state ;
input [1:0] d_trx_resp_valid_pkd ;
input hipri_req_ptr_0 ;
input [5:0] command_reg_state ;
input [2:0] abstractcs_cmderr ;
output [31:0] sba_req_wr_data_int ;
output [31:0] sba_req_addr_int ;
output command_reg_state_4_i_a3_RNIQ77A9_0 ;
output command_reg_state_4_0_fast_0 ;
input apb_d_req_ready_net ;
input cpu_d_req_ready_sig_0 ;
input cpu_d_req_ready_sig_1 ;
input cpu_d_req_is_apb ;
input ahb_d_req_ready_net ;
input cpu_d_req_is_ahb ;
output N_1097 ;
input cpu_d_resp_valid_sig ;
output N_78_i ;
output N_79_i ;
output debug_gpr_addr_0_sqmuxa_i ;
output debug_csr_rd_data_ready_1_sqmuxa_i ;
output un1_dmcontrol_ndmreset13_4_i ;
output N_773_tz ;
output debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO_1z ;
output un1_clk_en_dm_1_i_0_1z ;
input cpu_debug_gpr_rd_en_net ;
output N_14 ;
output debug_gpr_addr_0_sqmuxa_0_a2_RNI2TT5T_0_1z ;
input cpu_d_resp_error_sig ;
output N_775_1 ;
input cpu_debug_csr_rd_en_net ;
output data_0_reg_5_sm0 ;
output dmi_resp_valid ;
output N_763_i ;
output N_764_i ;
output N_765_i ;
output N_766_i ;
output N_767_i ;
output un1_dmcontrol_ndmreset13_2_i ;
output N_55_i ;
input ram1_16 ;
input ram0_16 ;
output N_769_i_1z ;
output N_770_i_1z ;
output N_762_i ;
input dmstatus_allany_havereset ;
output N_364_i ;
output N_830 ;
input empty_rd ;
output debug_resume_req_3 ;
input debug_trx_os_net ;
input cpu_debug_csr_op_rd_data_valid_net ;
input cpu_debug_gpr_op_rd_data_valid_net ;
output N_1323_i_1z ;
output N_768_i_1z ;
input cpu_debug_resume_ack_net ;
output havereset_skip_pwrup_4 ;
output N_819 ;
output N_1327 ;
input cpu_debug_halt_ack_net ;
input debug_sysbus_req_ready_0 ;
output N_793 ;
input un1_debug_csr_rd_en ;
input abstractcs_busy ;
output N_1106 ;
input dmcontrol_ackhavereset ;
input dmcontrol_haltreq ;
input abs_cmd_transfer_ff ;
input havereset_skip_pwrup ;
input dmstatus_allany_resumeack ;
input dmcontrol_resumereq ;
input cpu_debug_halt_req_net ;
output N_81_i ;
output un1_dmcontrol_ndmreset13_i ;
output dmcontrol_dmactive4 ;
input cpu_debug_active_net ;
input debug_sys_reset ;
input cpu_debug_mode_net ;
input dmstatus_allany_halted ;
input N_84_i ;
output debug_sysbus_resp_ready_net ;
output debug_sysbus_req_valid_net ;
input CLK ;
input dff_arst ;
output next_state_0_sqmuxa_i_RNIENN8C1_1z ;
output next_state_ss0 ;
output un1_dmi_req_command_0_a3_RNITEOA8_0_1z ;
output un1_dmi_req_command_0_a3_RNIRCOA8_0_1z ;
output un1_dmi_req_command_0_a3_RNIPAOA8_0_1z ;
output un1_dmi_req_command_0_a3_RNIN8OA8_0_1z ;
output un1_dmi_req_command_0_a3_RNIL6OA8_0_1z ;
output un1_dmi_req_command_0_a3_RNIJ4OA8_0_1z ;
output un1_dmi_req_command_0_a3_RNILSGP7_1z ;
output un1_dmi_req_command_0_a3_RNIC8E64_1z ;
output un1_dmi_req_command_0_a3_RNIA6E64_1z ;
output un1_dmi_req_command_0_a3_RNI1JOA8_1z ;
output un1_dmi_req_command_0_a3_RNIVGOA8_1z ;
output un1_dmi_req_command_0_a3_RNITEOA8_1z ;
output un1_dmi_req_command_0_a3_RNIRCOA8_1z ;
output un1_dmi_req_command_0_a3_RNIPAOA8_1z ;
output un1_dmi_req_command_0_a3_RNIN8OA8_1z ;
output un1_dmi_req_command_0_a3_RNIL6OA8_1z ;
output un1_dmi_req_command_0_a3_RNIJ4OA8_1z ;
output un1_dmi_req_command_0_a3_RNINUGP7_1z ;
wire debug_state_ns_4 ;
wire debug_state_ns_2 ;
wire debug_state_ns_0 ;
wire rd_ptr_0 ;
wire fifo_memory_0 ;
wire hipri_req_ptr_0 ;
wire command_reg_state_4_i_a3_RNIQ77A9_0 ;
wire command_reg_state_4_0_fast_0 ;
wire apb_d_req_ready_net ;
wire cpu_d_req_ready_sig_0 ;
wire cpu_d_req_ready_sig_1 ;
wire cpu_d_req_is_apb ;
wire ahb_d_req_ready_net ;
wire cpu_d_req_is_ahb ;
wire N_1097 ;
wire cpu_d_resp_valid_sig ;
wire N_78_i ;
wire N_79_i ;
wire debug_gpr_addr_0_sqmuxa_i ;
wire debug_csr_rd_data_ready_1_sqmuxa_i ;
wire un1_dmcontrol_ndmreset13_4_i ;
wire N_773_tz ;
wire debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO_1z ;
wire un1_clk_en_dm_1_i_0_1z ;
wire cpu_debug_gpr_rd_en_net ;
wire N_14 ;
wire debug_gpr_addr_0_sqmuxa_0_a2_RNI2TT5T_0_1z ;
wire cpu_d_resp_error_sig ;
wire N_775_1 ;
wire cpu_debug_csr_rd_en_net ;
wire data_0_reg_5_sm0 ;
wire dmi_resp_valid ;
wire N_763_i ;
wire N_764_i ;
wire N_765_i ;
wire N_766_i ;
wire N_767_i ;
wire un1_dmcontrol_ndmreset13_2_i ;
wire N_55_i ;
wire ram1_16 ;
wire ram0_16 ;
wire N_769_i_1z ;
wire N_770_i_1z ;
wire N_762_i ;
wire dmstatus_allany_havereset ;
wire N_364_i ;
wire N_830 ;
wire empty_rd ;
wire debug_resume_req_3 ;
wire debug_trx_os_net ;
wire cpu_debug_csr_op_rd_data_valid_net ;
wire cpu_debug_gpr_op_rd_data_valid_net ;
wire N_1323_i_1z ;
wire N_768_i_1z ;
wire cpu_debug_resume_ack_net ;
wire havereset_skip_pwrup_4 ;
wire N_819 ;
wire N_1327 ;
wire cpu_debug_halt_ack_net ;
wire debug_sysbus_req_ready_0 ;
wire N_793 ;
wire un1_debug_csr_rd_en ;
wire abstractcs_busy ;
wire N_1106 ;
wire dmcontrol_ackhavereset ;
wire dmcontrol_haltreq ;
wire abs_cmd_transfer_ff ;
wire havereset_skip_pwrup ;
wire dmstatus_allany_resumeack ;
wire dmcontrol_resumereq ;
wire cpu_debug_halt_req_net ;
wire N_81_i ;
wire un1_dmcontrol_ndmreset13_i ;
wire dmcontrol_dmactive4 ;
wire cpu_debug_active_net ;
wire debug_sys_reset ;
wire cpu_debug_mode_net ;
wire dmstatus_allany_halted ;
wire N_84_i ;
wire debug_sysbus_resp_ready_net ;
wire debug_sysbus_req_valid_net ;
wire CLK ;
wire dff_arst ;
wire next_state_0_sqmuxa_i_RNIENN8C1_1z ;
wire next_state_ss0 ;
wire un1_dmi_req_command_0_a3_RNITEOA8_0_1z ;
wire un1_dmi_req_command_0_a3_RNIRCOA8_0_1z ;
wire un1_dmi_req_command_0_a3_RNIPAOA8_0_1z ;
wire un1_dmi_req_command_0_a3_RNIN8OA8_0_1z ;
wire un1_dmi_req_command_0_a3_RNIL6OA8_0_1z ;
wire un1_dmi_req_command_0_a3_RNIJ4OA8_0_1z ;
wire un1_dmi_req_command_0_a3_RNILSGP7_1z ;
wire un1_dmi_req_command_0_a3_RNIC8E64_1z ;
wire un1_dmi_req_command_0_a3_RNIA6E64_1z ;
wire un1_dmi_req_command_0_a3_RNI1JOA8_1z ;
wire un1_dmi_req_command_0_a3_RNIVGOA8_1z ;
wire un1_dmi_req_command_0_a3_RNITEOA8_1z ;
wire un1_dmi_req_command_0_a3_RNIRCOA8_1z ;
wire un1_dmi_req_command_0_a3_RNIPAOA8_1z ;
wire un1_dmi_req_command_0_a3_RNIN8OA8_1z ;
wire un1_dmi_req_command_0_a3_RNIL6OA8_1z ;
wire un1_dmi_req_command_0_a3_RNIJ4OA8_1z ;
wire un1_dmi_req_command_0_a3_RNINUGP7_1z ;
wire [7:0] counter_Z;
wire [0:0] counter_lm_0_fast_Z;
wire [7:7] counter_s_Z;
wire [6:1] counter_s;
wire [1:0] sba_state_Z;
wire [2:0] sbcs_access_ff_Z;
wire [1:1] sbcs_access_ff_3;
wire [31:0] sba_req_addr_int_16;
wire [3:0] sba_req_wr_byte_en_int_Z;
wire [3:0] sba_req_wr_byte_en_int_13_Z;
wire [3:0] sba_req_rd_byte_en_int_Z;
wire [3:0] sba_req_rd_byte_en_int_13_Z;
wire [31:0] sbaddr_ff_Z;
wire [31:1] sbaddr_ff_6;
wire [3:0] prescale_counter_Z;
wire [31:0] sbdata_ff_Z;
wire [31:0] sbdata_ff_9;
wire [31:0] sba_req_wr_data_int_10;
wire [2:0] un1_access_valid_0_a3_Z;
wire [6:1] counter_cry_Z;
wire [6:1] counter_cry_Y;
wire [7:7] counter_s_FCO;
wire [7:7] counter_s_Y;
wire [31:0] dmi_rdata_0_iv_0_0_Z;
wire [3:3] debug_state_ns_0_a3_0;
wire [2:0] sba_req_wr_byte_en_int_13_m2_1_Z;
wire [25:25] sba_req_wr_data_int_10_0_iv_0_0_sx_Z;
wire [31:24] sba_req_wr_data_int_10_0_iv_0_0_Z;
wire [17:9] sba_req_wr_data_int_10_1_iv_0_1_Z;
wire [0:0] sba_req_wr_data_int_10_1_iv_0_o3_0_Z;
wire [2:0] sba_req_rd_byte_en_int_13_m2_1_Z;
wire [0:0] dmi_rdata_0_iv_0_a3_3_0_Z;
wire [1:1] debug_state_ns_0_a3_1_0_Z;
wire [3:1] debug_state_ns_0_0_Z;
wire [0:0] dmi_rdata_0_iv_0_a3_3_3_Z;
wire [0:0] dmi_rdata_0_iv_0_a3_2_1_Z;
wire [3:3] dmi_rdata_0_iv_0_a2_1_Z;
wire [1:1] cmderr_ff_4_0_a3_0;
wire [7:0] sbdata_ff_9_iv_0_2_Z;
wire [15:8] sbdata_ff_9_0_iv_0_0_Z;
wire [10:0] dmi_rdata_0_iv_0_2_Z;
wire [3:0] sba_req_rd_byte_en_int_13_m2_2_Z;
wire [3:0] sba_req_wr_byte_en_int_13_m2_2_Z;
wire [7:0] sbdata_ff_9_iv_0_0_Z;
wire [19:12] dmi_rdata_0_iv_0_1_Z;
wire [23:8] sba_req_wr_data_int_10_1_iv_0_0_Z;
wire [0:0] dmi_rdata_0_iv_0_4_Z;
wire [2:1] command_reg_state_4_0_a3_0;
wire un1_dmi_req_command_i ;
wire un1_next_state_0_sqmuxa_3_i_0 ;
wire N_1514 ;
wire next_state_1_sqmuxa_3 ;
wire N_350 ;
wire VCC ;
wire GND ;
wire prescale_counter6_RNIM6IPL_Z ;
wire sba_rd_req_ff_Z ;
wire N_781_i ;
wire sbcs_autoincrement_ff_Z ;
wire N_45_i ;
wire sbcs_to_err_ff_Z ;
wire N_267_i ;
wire sbcs_ba_err_ff_Z ;
wire N_728_i ;
wire sbcs_uar_err_ff_Z ;
wire sbcs_uar_err_ff_6_iv_i_Z ;
wire sba_wr_req_ff_Z ;
wire N_780_i ;
wire N_1099_i ;
wire N_783_i ;
wire N_317_i ;
wire N_315_i ;
wire sbcs_readonaddr_ff_Z ;
wire N_782_i ;
wire sbcs_readonaddr_1_sqmuxa_i ;
wire sbcs_readondata_ff_Z ;
wire N_47_i ;
wire N_685_i ;
wire sbcs_busyerror_3_sqmuxa_i ;
wire timeout_Z ;
wire N_785_i ;
wire counter_1_sqmuxa_i_0_Z ;
wire sba_busy ;
wire N_714_i ;
wire N_43 ;
wire N_738_i ;
wire N_735 ;
wire N_716 ;
wire sba_resp_ready_int_2_sqmuxa_i_Z ;
wire sbaddr_ff_6_cry_0_0_Y ;
wire un12lto14 ;
wire un12lt14 ;
wire N_722_i ;
wire N_720_i ;
wire N_753_i ;
wire N_724_i ;
wire sbaddr_ff_6_cry_0 ;
wire sbaddr_ff_6_cry_0_0_S ;
wire N_1049 ;
wire sbaddr_ff_6_cry_1 ;
wire sbaddr_ff_6_cry_1_0_Y ;
wire N_1050 ;
wire sbaddr_ff_6_cry_2 ;
wire sbaddr_ff_6_cry_2_0_Y ;
wire N_981 ;
wire sbaddr_ff_6_cry_3_Z ;
wire sbaddr_ff_6_cry_3_Y ;
wire N_802 ;
wire sbaddr_ff_6_cry_4_Z ;
wire sbaddr_ff_6_cry_4_Y ;
wire sbaddr_ff_6_cry_5_Z ;
wire sbaddr_ff_6_cry_5_Y ;
wire sbaddr_ff_6_cry_6_Z ;
wire sbaddr_ff_6_cry_6_Y ;
wire sbaddr_ff_6_cry_7_Z ;
wire sbaddr_ff_6_cry_7_Y ;
wire sbaddr_ff_6_cry_8_Z ;
wire sbaddr_ff_6_cry_8_Y ;
wire sbaddr_ff_6_cry_9_Z ;
wire sbaddr_ff_6_cry_9_Y ;
wire sbaddr_ff_6_cry_10_Z ;
wire sbaddr_ff_6_cry_10_Y ;
wire sbaddr_ff_6_cry_11_Z ;
wire sbaddr_ff_6_cry_11_Y ;
wire sbaddr_ff_6_cry_12_Z ;
wire sbaddr_ff_6_cry_12_Y ;
wire sbaddr_ff_6_cry_13_Z ;
wire sbaddr_ff_6_cry_13_Y ;
wire sbaddr_ff_6_cry_14_Z ;
wire sbaddr_ff_6_cry_14_Y ;
wire sbaddr_ff_6_cry_15_Z ;
wire sbaddr_ff_6_cry_15_Y ;
wire sbaddr_ff_6_cry_16_Z ;
wire sbaddr_ff_6_cry_16_Y ;
wire sbaddr_ff_6_cry_17_Z ;
wire sbaddr_ff_6_cry_17_Y ;
wire sbaddr_ff_6_cry_18_Z ;
wire sbaddr_ff_6_cry_18_Y ;
wire sbaddr_ff_6_cry_19_Z ;
wire sbaddr_ff_6_cry_19_Y ;
wire sbaddr_ff_6_cry_20_Z ;
wire sbaddr_ff_6_cry_20_Y ;
wire sbaddr_ff_6_cry_21_Z ;
wire sbaddr_ff_6_cry_21_Y ;
wire sbaddr_ff_6_cry_22_Z ;
wire sbaddr_ff_6_cry_22_Y ;
wire sbaddr_ff_6_cry_23_Z ;
wire sbaddr_ff_6_cry_23_Y ;
wire sbaddr_ff_6_cry_24_Z ;
wire sbaddr_ff_6_cry_24_Y ;
wire sbaddr_ff_6_cry_25_Z ;
wire sbaddr_ff_6_cry_25_Y ;
wire sbaddr_ff_6_cry_26_Z ;
wire sbaddr_ff_6_cry_26_Y ;
wire sbaddr_ff_6_cry_27_Z ;
wire sbaddr_ff_6_cry_27_Y ;
wire sbaddr_ff_6_cry_28_Z ;
wire sbaddr_ff_6_cry_28_Y ;
wire sbaddr_ff_6_cry_29_Z ;
wire sbaddr_ff_6_cry_29_Y ;
wire sbaddr_ff_6_s_31_FCO ;
wire sbaddr_ff_6_s_31_Y ;
wire sbaddr_ff_6_cry_30_Z ;
wire sbaddr_ff_6_cry_30_Y ;
wire counter_s_528_FCO ;
wire counter_s_528_S ;
wire counter_s_528_Y ;
wire N_1703 ;
wire N_1896 ;
wire N_857 ;
wire abstractcs_busy_cmb7 ;
wire N_1701 ;
wire sba_req_wr_byte_en_int_13_sm0 ;
wire N_1929 ;
wire N_1708 ;
wire N_7 ;
wire N_787_i ;
wire sbcs_busy_ff14_i_0_sx_Z ;
wire N_80_i ;
wire N_751_i ;
wire N_1771 ;
wire N_885 ;
wire N_1004 ;
wire N_1799 ;
wire sbcs_ba_err_ff_0_sqmuxa_1_i_0_Z ;
wire N_740_i_1 ;
wire N_110 ;
wire N_740_i ;
wire N_898 ;
wire N_899 ;
wire N_1731 ;
wire N_1066 ;
wire N_1795 ;
wire N_1728 ;
wire N_1741 ;
wire N_1798 ;
wire N_835 ;
wire cmderr_cmb_0_sqmuxa_2_i_o2_2_0_1_Z ;
wire cmderr_cmb_0_sqmuxa_2_i_a2_0_2_Z ;
wire cmderr_cmb_0_sqmuxa_2_i_o2_2_Z ;
wire N_1826 ;
wire N_821 ;
wire N_1828 ;
wire sbcs_busy_ff_2_sqmuxa_i_0_1_1_Z ;
wire N_900 ;
wire sbcs_busy_ff_2_sqmuxa_i_0_1_Z ;
wire N_799 ;
wire N_818 ;
wire N_1770 ;
wire N_1824 ;
wire N_1825 ;
wire N_1699 ;
wire sba_req_rd_byte_en_int_13_sm0 ;
wire N_1235 ;
wire N_1233 ;
wire un1_sbcs_readonaddr_ff7_7_i_a3_0_Z ;
wire N_777_i ;
wire sba_rd_req_cmb_f1_0_Z ;
wire cmderr_cmb_0_sqmuxa_2_i_a3_0 ;
wire N_1017 ;
wire N_1014 ;
wire un1_sbcs_busy_ff13_i_0 ;
wire N_34_i ;
wire N_896 ;
wire sbcs_busyerror_1_sqmuxa_1 ;
wire mem_rd ;
wire N_862 ;
wire mem_rdata34 ;
wire N_1707 ;
wire N_784_i ;
wire N_1704 ;
wire dmstatus_allany_havereset10 ;
wire N_797 ;
wire N_813 ;
wire count_en_0_sqmuxa_1 ;
wire sba_resp_ready_int21 ;
wire N_798 ;
wire N_779_i ;
wire N_1931 ;
wire N_804 ;
wire N_997 ;
wire sba_rd_req_cmb ;
wire sba_wr_req_cmb ;
wire N_1632 ;
wire N_357_i ;
wire N_874 ;
wire N_1897 ;
wire N_1927 ;
wire sbcs_ba_err_ff9 ;
wire N_1015 ;
wire N_2003 ;
wire N_1892 ;
wire N_1926 ;
wire N_1930 ;
wire N_1072 ;
wire N_107 ;
wire N_111 ;
wire un1_next_state_0_sqmuxa_3_0_0_Z ;
wire debug_resume_req_3_0_a3_0_Z ;
wire cmderr_cmb_1_sqmuxa_1_0_a2_5_Z ;
wire cmderr_cmb_1_sqmuxa_1_0_a2_4_Z ;
wire sba_rd_req_cmb_1_sqmuxa_i_a3_12_Z ;
wire sba_rd_req_cmb_1_sqmuxa_i_a3_11_Z ;
wire sba_rd_req_cmb_1_sqmuxa_i_a3_10_Z ;
wire sba_rd_req_cmb_1_sqmuxa_i_a3_9_Z ;
wire prescale_counter6_5_Z ;
wire prescale_counter6_4_Z ;
wire N_999 ;
wire mem_wr ;
wire un12_dmi_valid_i ;
wire N_894 ;
wire sba_resp_ready_int_2_sqmuxa_0_a3_0 ;
wire sba_req_valid_int_1_sqmuxa ;
wire N_1093 ;
wire un16_dmi_valid_i ;
wire N_863 ;
wire sbcs_busyerror_0_sqmuxa ;
wire N_796 ;
wire N_1710 ;
wire N_1902 ;
wire N_1739 ;
wire N_1740 ;
wire N_1697 ;
wire N_1750 ;
wire N_2009 ;
wire N_1090 ;
wire N_1111_i ;
wire N_1078 ;
wire N_863_i ;
wire sba_req_valid_int_9_i_1_Z ;
wire sba_m1_e_2 ;
wire sba_m1_0_a2_1 ;
wire un1_sbcs_busy_ff13_3_0_a2_0_Z ;
wire next_state21_i_0_a1_0_Z ;
wire sba_rd_req_cmb_1_sqmuxa_1_i_0_Z ;
wire sba_rd_req_cmb_1_sqmuxa_i_a3_13_Z ;
wire N_23_i ;
wire N_1642 ;
wire sba_rd_req_cmb_2_sqmuxa ;
wire N_776_i ;
wire sba_rd_req_cmb_2_sqmuxa_1 ;
wire prescale_counter6_Z ;
wire N_1102 ;
wire N_1001 ;
wire N_815 ;
wire N_1769 ;
wire N_823 ;
wire un1_sbcs_busy_ff13_3_i ;
wire N_1729 ;
wire N_808 ;
wire N_1721 ;
wire N_861 ;
wire N_836 ;
wire N_1623 ;
wire sba_req_valid_int_9_i_2_Z ;
wire N_1540 ;
wire N_1793 ;
wire N_812 ;
wire N_2018 ;
wire N_1903 ;
wire N_825 ;
wire N_909 ;
wire N_1669 ;
wire N_1743 ;
wire N_800 ;
wire N_811 ;
wire N_1316_1 ;
wire un1_dmcontrol_ndmreset13_4_0_o3_0_Z ;
wire sba_rd_req_cmb_1_sqmuxa_1_i_a2_0_3_Z ;
wire N_1629 ;
wire N_855 ;
wire N_1960 ;
wire N_1800 ;
wire N_1513 ;
wire N_1899 ;
wire N_1999 ;
wire N_1462 ;
wire N_1467 ;
wire N_1525 ;
wire N_893 ;
wire N_1803 ;
wire N_1998 ;
wire N_1895 ;
wire N_1801 ;
wire N_822 ;
wire sba_req_rd_byte_en_int_13_ss0 ;
wire sba_req_wr_byte_en_int_13_ss0 ;
wire N_834 ;
wire N_27_i ;
wire N_778_i ;
wire sbcs_busy_ff_1_sqmuxa_i_a3_0_RNIH0UAV1_Z ;
wire N_1065 ;
wire N_1057 ;
wire N_1052 ;
wire N_1008 ;
wire N_1007 ;
wire N_1006 ;
wire N_1003 ;
wire N_980 ;
wire N_979 ;
wire N_978 ;
wire N_977 ;
wire N_976 ;
wire N_975 ;
wire N_974 ;
wire N_973 ;
wire N_972 ;
wire N_971 ;
wire N_970 ;
wire N_969 ;
wire N_968 ;
wire N_967 ;
wire N_966 ;
wire N_965 ;
wire N_964 ;
wire N_963 ;
wire N_962 ;
wire N_961 ;
wire N_960 ;
wire N_959 ;
wire N_958 ;
wire N_957 ;
wire N_956 ;
wire N_955 ;
wire N_954 ;
wire N_953 ;
wire N_952 ;
wire N_880 ;
wire N_879 ;
wire N_881 ;
wire N_882 ;
wire N_883 ;
wire N_884 ;
wire N_886 ;
wire N_1005 ;
wire N_1009 ;
wire N_1010 ;
wire N_1051 ;
wire N_1053 ;
wire N_1054 ;
wire N_1055 ;
wire N_1056 ;
wire N_1058 ;
wire N_1059 ;
wire N_1060 ;
wire N_1061 ;
wire N_1062 ;
wire N_1063 ;
wire N_1064 ;
wire un1_m1_e_0 ;
wire sba_rd_req_cmb_1_sqmuxa_1_i_a3_4_Z ;
wire sba_rd_req_cmb_1_sqmuxa_1_i_a2_0_4_Z ;
wire N_1737 ;
wire N_1900 ;
wire N_1096 ;
wire N_1068 ;
wire N_887 ;
wire N_1802 ;
wire N_1500 ;
wire N_1723 ;
wire N_1095 ;
wire N_2016_1 ;
wire N_1804 ;
wire N_1891 ;
wire N_1713 ;
wire N_1688 ;
wire N_1686 ;
wire N_1684 ;
wire N_1614 ;
wire N_1610 ;
wire N_1606 ;
wire N_1602 ;
wire N_1594 ;
wire N_1590 ;
wire N_1618 ;
wire N_1685 ;
wire N_1687 ;
wire N_1689 ;
wire N_1691 ;
wire N_2008 ;
wire N_1598 ;
wire sba_rd_req_cmb_1_sqmuxa_1_i_a3_6_Z ;
wire cmderr_cmb_0_sqmuxa_2_i_a2_3_0_Z ;
wire N_1714 ;
wire mem_rdata34_i_tz ;
wire cmderr_cmb_3_sqmuxa ;
wire N_367_i ;
wire cmderr_cmb_1_sqmuxa_1 ;
wire N_1505 ;
wire N_1491 ;
wire N_1487 ;
wire N_1471 ;
wire N_1466 ;
wire N_1519_2 ;
wire N_1520_1 ;
wire N_1923 ;
wire N_982 ;
wire N_1074 ;
wire N_1726 ;
wire N_1749 ;
wire N_36_i ;
wire un1_sbcs_readonaddr_ff7_4_i_a3_1_Z ;
wire un1_sbcs_uar_err_ff_0_sqmuxa_i_0_1_Z ;
wire N_1497 ;
wire N_1482 ;
wire N_1478 ;
wire N_1474 ;
wire N_1469 ;
wire N_1464 ;
wire N_1369 ;
wire N_1366 ;
wire N_1361 ;
wire N_1357 ;
wire N_1353 ;
wire N_1349 ;
wire N_1958 ;
wire N_1456 ;
wire N_1080 ;
wire N_1116 ;
wire N_831 ;
wire N_1460 ;
wire N_1315_1 ;
wire N_1816 ;
wire un1_sbcs_readonaddr_ff7_5_i_a3_0_Z ;
wire N_1626 ;
wire N_40_i ;
wire N_1933 ;
wire N_1625 ;
wire cmderr_cmb_3_sqmuxa_0_1_Z ;
wire N_1126 ;
wire N_38_i ;
wire N_888 ;
wire N_1677_i ;
wire N_1044 ;
wire un1_sbcs_busy_ff13_3_0_0_1_Z ;
wire N_1667 ;
wire un1_sbcs_busy_ff13_3_0_0_2_Z ;
wire un1_sbcs_readonaddr_ff7_7_i_1_0_Z ;
wire N_2019 ;
wire next_state21_i_0_a2_Z ;
wire next_state21_i_0_a0_2_Z ;
wire next_state21_i_0_a1_Z ;
wire next_state21_i_0_Z ;
wire N_1928 ;
wire N_875 ;
wire N_1018 ;
wire N_1819 ;
wire N_1830 ;
wire N_1101 ;
wire N_1657 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7_0 ;
// @31:14495
  CFG3 un1_dmi_req_command_0_a3_RNINUGP7 (
	.A(dmi_req_data[13]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[11]),
	.Y(un1_dmi_req_command_0_a3_RNINUGP7_1z)
);
defparam un1_dmi_req_command_0_a3_RNINUGP7.INIT=8'hB8;
// @31:14495
  CFG3 un1_dmi_req_command_0_a3_RNIJ4OA8 (
	.A(dmi_req_data[2]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[0]),
	.Y(un1_dmi_req_command_0_a3_RNIJ4OA8_1z)
);
defparam un1_dmi_req_command_0_a3_RNIJ4OA8.INIT=8'hB8;
// @31:14495
  CFG3 un1_dmi_req_command_0_a3_RNIL6OA8 (
	.A(dmi_req_data[3]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[1]),
	.Y(un1_dmi_req_command_0_a3_RNIL6OA8_1z)
);
defparam un1_dmi_req_command_0_a3_RNIL6OA8.INIT=8'hB8;
// @31:14495
  CFG3 un1_dmi_req_command_0_a3_RNIN8OA8 (
	.A(dmi_req_data[4]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[2]),
	.Y(un1_dmi_req_command_0_a3_RNIN8OA8_1z)
);
defparam un1_dmi_req_command_0_a3_RNIN8OA8.INIT=8'hB8;
// @31:14495
  CFG3 un1_dmi_req_command_0_a3_RNIPAOA8 (
	.A(dmi_req_data[5]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[3]),
	.Y(un1_dmi_req_command_0_a3_RNIPAOA8_1z)
);
defparam un1_dmi_req_command_0_a3_RNIPAOA8.INIT=8'hB8;
// @31:14495
  CFG3 un1_dmi_req_command_0_a3_RNIRCOA8 (
	.A(dmi_req_data[6]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[4]),
	.Y(un1_dmi_req_command_0_a3_RNIRCOA8_1z)
);
defparam un1_dmi_req_command_0_a3_RNIRCOA8.INIT=8'hB8;
// @31:14495
  CFG3 un1_dmi_req_command_0_a3_RNITEOA8 (
	.A(dmi_req_data[7]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[5]),
	.Y(un1_dmi_req_command_0_a3_RNITEOA8_1z)
);
defparam un1_dmi_req_command_0_a3_RNITEOA8.INIT=8'hB8;
// @31:14495
  CFG3 un1_dmi_req_command_0_a3_RNIVGOA8 (
	.A(dmi_req_data[8]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[6]),
	.Y(un1_dmi_req_command_0_a3_RNIVGOA8_1z)
);
defparam un1_dmi_req_command_0_a3_RNIVGOA8.INIT=8'hB8;
// @31:14495
  CFG3 un1_dmi_req_command_0_a3_RNI1JOA8 (
	.A(dmi_req_data[9]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[7]),
	.Y(un1_dmi_req_command_0_a3_RNI1JOA8_1z)
);
defparam un1_dmi_req_command_0_a3_RNI1JOA8.INIT=8'hB8;
// @31:14495
  CFG3 un1_dmi_req_command_0_a3_RNIA6E64 (
	.A(dmi_req_data[10]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[8]),
	.Y(un1_dmi_req_command_0_a3_RNIA6E64_1z)
);
defparam un1_dmi_req_command_0_a3_RNIA6E64.INIT=8'hB8;
// @31:14495
  CFG3 un1_dmi_req_command_0_a3_RNIC8E64 (
	.A(dmi_req_data[11]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[9]),
	.Y(un1_dmi_req_command_0_a3_RNIC8E64_1z)
);
defparam un1_dmi_req_command_0_a3_RNIC8E64.INIT=8'hB8;
// @31:14495
  CFG3 un1_dmi_req_command_0_a3_RNILSGP7 (
	.A(dmi_req_data[12]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[10]),
	.Y(un1_dmi_req_command_0_a3_RNILSGP7_1z)
);
defparam un1_dmi_req_command_0_a3_RNILSGP7.INIT=8'hB8;
// @31:14495
  CFG3 un1_dmi_req_command_0_a3_RNIJ4OA8_0 (
	.A(dmi_req_data[2]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[0]),
	.Y(un1_dmi_req_command_0_a3_RNIJ4OA8_0_1z)
);
defparam un1_dmi_req_command_0_a3_RNIJ4OA8_0.INIT=8'hB8;
// @31:14495
  CFG3 un1_dmi_req_command_0_a3_RNIL6OA8_0 (
	.A(dmi_req_data[3]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[1]),
	.Y(un1_dmi_req_command_0_a3_RNIL6OA8_0_1z)
);
defparam un1_dmi_req_command_0_a3_RNIL6OA8_0.INIT=8'hB8;
// @31:14495
  CFG3 un1_dmi_req_command_0_a3_RNIN8OA8_0 (
	.A(dmi_req_data[4]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[2]),
	.Y(un1_dmi_req_command_0_a3_RNIN8OA8_0_1z)
);
defparam un1_dmi_req_command_0_a3_RNIN8OA8_0.INIT=8'hB8;
// @31:14495
  CFG3 un1_dmi_req_command_0_a3_RNIPAOA8_0 (
	.A(dmi_req_data[5]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[3]),
	.Y(un1_dmi_req_command_0_a3_RNIPAOA8_0_1z)
);
defparam un1_dmi_req_command_0_a3_RNIPAOA8_0.INIT=8'hB8;
// @31:14495
  CFG3 un1_dmi_req_command_0_a3_RNIRCOA8_0 (
	.A(dmi_req_data[6]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[4]),
	.Y(un1_dmi_req_command_0_a3_RNIRCOA8_0_1z)
);
defparam un1_dmi_req_command_0_a3_RNIRCOA8_0.INIT=8'hB8;
// @31:14495
  CFG3 un1_dmi_req_command_0_a3_RNITEOA8_0 (
	.A(dmi_req_data[7]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[5]),
	.Y(un1_dmi_req_command_0_a3_RNITEOA8_0_1z)
);
defparam un1_dmi_req_command_0_a3_RNITEOA8_0.INIT=8'hB8;
// @31:14339
  CFG3 \command_reg_state_4_0_fast[0]  (
	.A(command_reg_state[2]),
	.B(un1_next_state_0_sqmuxa_3_i_0),
	.C(command_reg_state[5]),
	.Y(command_reg_state_4_0_fast_0)
);
defparam \command_reg_state_4_0_fast[0] .INIT=8'hF1;
// @31:14337
  CFG3 \command_reg_state_4_i_a3_RNIQ77A9[3]  (
	.A(command_reg_state[5]),
	.B(command_reg_state[2]),
	.C(N_1514),
	.Y(command_reg_state_4_i_a3_RNIQ77A9_0)
);
defparam \command_reg_state_4_i_a3_RNIQ77A9[3] .INIT=8'h01;
// @31:14337
  CFG3 next_state_0_sqmuxa_i_RNIENN8C1 (
	.A(next_state_1_sqmuxa_3),
	.B(N_350),
	.C(next_state_ss0),
	.Y(next_state_0_sqmuxa_i_RNIENN8C1_1z)
);
defparam next_state_0_sqmuxa_i_RNIENN8C1.INIT=8'h3A;
// @31:15548
  CFG1 \counter_lm_0_fast[0]  (
	.A(counter_Z[0]),
	.Y(counter_lm_0_fast_Z[0])
);
defparam \counter_lm_0_fast[0] .INIT=2'h1;
// @31:15548
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(counter_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prescale_counter6_RNIM6IPL_Z)
);
// @31:15548
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prescale_counter6_RNIM6IPL_Z)
);
// @31:15548
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prescale_counter6_RNIM6IPL_Z)
);
// @31:15548
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prescale_counter6_RNIM6IPL_Z)
);
// @31:15548
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prescale_counter6_RNIM6IPL_Z)
);
// @31:15548
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prescale_counter6_RNIM6IPL_Z)
);
// @31:15548
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prescale_counter6_RNIM6IPL_Z)
);
// @31:15548
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(counter_lm_0_fast_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(prescale_counter6_RNIM6IPL_Z)
);
// @31:15259
  SLE sba_rd_req_ff (
	.Q(sba_rd_req_ff_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_781_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE sbcs_autoincrement_ff (
	.Q(sbcs_autoincrement_ff_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_45_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE sbcs_to_err_ff (
	.Q(sbcs_to_err_ff_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_267_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE sbcs_ba_err_ff (
	.Q(sbcs_ba_err_ff_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_728_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE sbcs_uar_err_ff (
	.Q(sbcs_uar_err_ff_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbcs_uar_err_ff_6_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE sba_wr_req_ff (
	.Q(sba_wr_req_ff_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_780_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15192
  SLE \sba_state[1]  (
	.Q(sba_state_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_1099_i),
	.EN(sba_state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15192
  SLE \sba_state[0]  (
	.Q(sba_state_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_783_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbcs_access_ff[2]  (
	.Q(sbcs_access_ff_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_317_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbcs_access_ff[1]  (
	.Q(sbcs_access_ff_Z[1]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbcs_access_ff_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbcs_access_ff[0]  (
	.Q(sbcs_access_ff_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_315_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE sbcs_readonaddr_ff (
	.Q(sbcs_readonaddr_ff_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_782_i),
	.EN(sbcs_readonaddr_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE sbcs_readondata_ff (
	.Q(sbcs_readondata_ff_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_47_i),
	.EN(sbcs_readonaddr_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE sbcs_busyerror_ff (
	.Q(dmi_resp_data[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_685_i),
	.EN(sbcs_busyerror_3_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15548
  SLE timeout (
	.Q(timeout_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_785_i),
	.EN(counter_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE sbcs_busy_ff (
	.Q(sba_busy),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_714_i),
	.EN(N_43),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE sba_req_valid_int (
	.Q(debug_sysbus_req_valid_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_738_i),
	.EN(N_735),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE sba_resp_ready_int (
	.Q(debug_sysbus_resp_ready_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_716),
	.EN(sba_resp_ready_int_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[6]  (
	.Q(sba_req_addr_int[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[5]  (
	.Q(sba_req_addr_int[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[4]  (
	.Q(sba_req_addr_int[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[3]  (
	.Q(sba_req_addr_int[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[2]  (
	.Q(sba_req_addr_int[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[1]  (
	.Q(sba_req_addr_int[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[0]  (
	.Q(sba_req_addr_int[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_byte_en_int[3]  (
	.Q(sba_req_wr_byte_en_int_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_byte_en_int_13_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_byte_en_int[2]  (
	.Q(sba_req_wr_byte_en_int_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_byte_en_int_13_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_byte_en_int[1]  (
	.Q(sba_req_wr_byte_en_int_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_byte_en_int_13_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_byte_en_int[0]  (
	.Q(sba_req_wr_byte_en_int_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_byte_en_int_13_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_rd_byte_en_int[3]  (
	.Q(sba_req_rd_byte_en_int_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_rd_byte_en_int_13_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_rd_byte_en_int[2]  (
	.Q(sba_req_rd_byte_en_int_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_rd_byte_en_int_13_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_rd_byte_en_int[1]  (
	.Q(sba_req_rd_byte_en_int_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_rd_byte_en_int_13_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_rd_byte_en_int[0]  (
	.Q(sba_req_rd_byte_en_int_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_rd_byte_en_int_13_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[21]  (
	.Q(sba_req_addr_int[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[20]  (
	.Q(sba_req_addr_int[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[19]  (
	.Q(sba_req_addr_int[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[18]  (
	.Q(sba_req_addr_int[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[17]  (
	.Q(sba_req_addr_int[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[16]  (
	.Q(sba_req_addr_int[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[15]  (
	.Q(sba_req_addr_int[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[14]  (
	.Q(sba_req_addr_int[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[13]  (
	.Q(sba_req_addr_int[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[12]  (
	.Q(sba_req_addr_int[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[11]  (
	.Q(sba_req_addr_int[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[10]  (
	.Q(sba_req_addr_int[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[9]  (
	.Q(sba_req_addr_int[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[8]  (
	.Q(sba_req_addr_int[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[7]  (
	.Q(sba_req_addr_int[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[4]  (
	.Q(sbaddr_ff_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[3]  (
	.Q(sbaddr_ff_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[2]  (
	.Q(sbaddr_ff_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[1]  (
	.Q(sbaddr_ff_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[0]  (
	.Q(sbaddr_ff_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6_cry_0_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[31]  (
	.Q(sba_req_addr_int[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[30]  (
	.Q(sba_req_addr_int[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[29]  (
	.Q(sba_req_addr_int[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[28]  (
	.Q(sba_req_addr_int[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[27]  (
	.Q(sba_req_addr_int[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[26]  (
	.Q(sba_req_addr_int[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[25]  (
	.Q(sba_req_addr_int[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[24]  (
	.Q(sba_req_addr_int[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[23]  (
	.Q(sba_req_addr_int[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_addr_int_Z[22]  (
	.Q(sba_req_addr_int[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_addr_int_16[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[19]  (
	.Q(sbaddr_ff_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[18]  (
	.Q(sbaddr_ff_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[17]  (
	.Q(sbaddr_ff_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[16]  (
	.Q(sbaddr_ff_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[15]  (
	.Q(sbaddr_ff_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[14]  (
	.Q(un12lto14),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[13]  (
	.Q(un12lt14),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[12]  (
	.Q(sbaddr_ff_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[11]  (
	.Q(sbaddr_ff_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[10]  (
	.Q(sbaddr_ff_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[9]  (
	.Q(sbaddr_ff_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[8]  (
	.Q(sbaddr_ff_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[7]  (
	.Q(sbaddr_ff_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[6]  (
	.Q(sbaddr_ff_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[5]  (
	.Q(sbaddr_ff_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15548
  SLE \prescale_counter[2]  (
	.Q(prescale_counter_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_722_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15548
  SLE \prescale_counter[1]  (
	.Q(prescale_counter_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_720_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15548
  SLE \prescale_counter[0]  (
	.Q(prescale_counter_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_753_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[31]  (
	.Q(sbaddr_ff_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[30]  (
	.Q(sbaddr_ff_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[29]  (
	.Q(sbaddr_ff_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[28]  (
	.Q(sbaddr_ff_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[27]  (
	.Q(sbaddr_ff_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[26]  (
	.Q(sbaddr_ff_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[25]  (
	.Q(sbaddr_ff_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[24]  (
	.Q(sbaddr_ff_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[23]  (
	.Q(sbaddr_ff_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[22]  (
	.Q(sbaddr_ff_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[21]  (
	.Q(sbaddr_ff_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbaddr_ff[20]  (
	.Q(sbaddr_ff_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbaddr_ff_6[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[13]  (
	.Q(sbdata_ff_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[12]  (
	.Q(sbdata_ff_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[11]  (
	.Q(sbdata_ff_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[10]  (
	.Q(sbdata_ff_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[9]  (
	.Q(sbdata_ff_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[8]  (
	.Q(sbdata_ff_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[7]  (
	.Q(sbdata_ff_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[6]  (
	.Q(sbdata_ff_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[5]  (
	.Q(sbdata_ff_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[4]  (
	.Q(sbdata_ff_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[3]  (
	.Q(sbdata_ff_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[2]  (
	.Q(sbdata_ff_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[1]  (
	.Q(sbdata_ff_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[0]  (
	.Q(sbdata_ff_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15548
  SLE \prescale_counter[3]  (
	.Q(prescale_counter_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_724_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[28]  (
	.Q(sbdata_ff_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[27]  (
	.Q(sbdata_ff_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[26]  (
	.Q(sbdata_ff_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[25]  (
	.Q(sbdata_ff_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[24]  (
	.Q(sbdata_ff_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[23]  (
	.Q(sbdata_ff_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[22]  (
	.Q(sbdata_ff_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[21]  (
	.Q(sbdata_ff_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[20]  (
	.Q(sbdata_ff_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[19]  (
	.Q(sbdata_ff_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[18]  (
	.Q(sbdata_ff_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[17]  (
	.Q(sbdata_ff_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[16]  (
	.Q(sbdata_ff_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[15]  (
	.Q(sbdata_ff_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[14]  (
	.Q(sbdata_ff_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[11]  (
	.Q(sba_req_wr_data_int[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[10]  (
	.Q(sba_req_wr_data_int[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[9]  (
	.Q(sba_req_wr_data_int[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[8]  (
	.Q(sba_req_wr_data_int[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[7]  (
	.Q(sba_req_wr_data_int[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[6]  (
	.Q(sba_req_wr_data_int[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[5]  (
	.Q(sba_req_wr_data_int[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[4]  (
	.Q(sba_req_wr_data_int[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[3]  (
	.Q(sba_req_wr_data_int[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[2]  (
	.Q(sba_req_wr_data_int[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[1]  (
	.Q(sba_req_wr_data_int[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[0]  (
	.Q(sba_req_wr_data_int[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[31]  (
	.Q(sbdata_ff_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[30]  (
	.Q(sbdata_ff_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sbdata_ff[29]  (
	.Q(sbdata_ff_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sbdata_ff_9[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[26]  (
	.Q(sba_req_wr_data_int[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[25]  (
	.Q(sba_req_wr_data_int[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[24]  (
	.Q(sba_req_wr_data_int[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[23]  (
	.Q(sba_req_wr_data_int[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[22]  (
	.Q(sba_req_wr_data_int[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[21]  (
	.Q(sba_req_wr_data_int[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[20]  (
	.Q(sba_req_wr_data_int[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[19]  (
	.Q(sba_req_wr_data_int[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[18]  (
	.Q(sba_req_wr_data_int[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[17]  (
	.Q(sba_req_wr_data_int[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[16]  (
	.Q(sba_req_wr_data_int[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[15]  (
	.Q(sba_req_wr_data_int[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[14]  (
	.Q(sba_req_wr_data_int[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[13]  (
	.Q(sba_req_wr_data_int[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[12]  (
	.Q(sba_req_wr_data_int[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[31]  (
	.Q(sba_req_wr_data_int[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[30]  (
	.Q(sba_req_wr_data_int[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[29]  (
	.Q(sba_req_wr_data_int[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[28]  (
	.Q(sba_req_wr_data_int[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15259
  SLE \sba_req_wr_data_int_Z[27]  (
	.Q(sba_req_wr_data_int[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(sba_req_wr_data_int_10[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15261
  ARI1 sbaddr_ff_6_cry_0_0 (
	.FCO(sbaddr_ff_6_cry_0),
	.S(sbaddr_ff_6_cry_0_0_S),
	.Y(sbaddr_ff_6_cry_0_0_Y),
	.B(un1_access_valid_0_a3_Z[0]),
	.C(N_84_i),
	.D(GND),
	.A(N_1049),
	.FCI(GND)
);
defparam sbaddr_ff_6_cry_0_0.INIT=20'h54488;
// @31:15261
  ARI1 sbaddr_ff_6_cry_1_0 (
	.FCO(sbaddr_ff_6_cry_1),
	.S(sbaddr_ff_6[1]),
	.Y(sbaddr_ff_6_cry_1_0_Y),
	.B(un1_access_valid_0_a3_Z[1]),
	.C(N_84_i),
	.D(GND),
	.A(N_1050),
	.FCI(sbaddr_ff_6_cry_0)
);
defparam sbaddr_ff_6_cry_1_0.INIT=20'h54488;
// @31:15261
  ARI1 sbaddr_ff_6_cry_2_0 (
	.FCO(sbaddr_ff_6_cry_2),
	.S(sbaddr_ff_6[2]),
	.Y(sbaddr_ff_6_cry_2_0_Y),
	.B(un1_access_valid_0_a3_Z[2]),
	.C(N_84_i),
	.D(GND),
	.A(N_981),
	.FCI(sbaddr_ff_6_cry_1)
);
defparam sbaddr_ff_6_cry_2_0.INIT=20'h54488;
// @31:15261
  ARI1 sbaddr_ff_6_cry_3 (
	.FCO(sbaddr_ff_6_cry_3_Z),
	.S(sbaddr_ff_6[3]),
	.Y(sbaddr_ff_6_cry_3_Y),
	.B(dmi_req_data[5]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[3]),
	.FCI(sbaddr_ff_6_cry_2)
);
defparam sbaddr_ff_6_cry_3.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_4 (
	.FCO(sbaddr_ff_6_cry_4_Z),
	.S(sbaddr_ff_6[4]),
	.Y(sbaddr_ff_6_cry_4_Y),
	.B(dmi_req_data[6]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[4]),
	.FCI(sbaddr_ff_6_cry_3_Z)
);
defparam sbaddr_ff_6_cry_4.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_5 (
	.FCO(sbaddr_ff_6_cry_5_Z),
	.S(sbaddr_ff_6[5]),
	.Y(sbaddr_ff_6_cry_5_Y),
	.B(dmi_req_data[7]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[5]),
	.FCI(sbaddr_ff_6_cry_4_Z)
);
defparam sbaddr_ff_6_cry_5.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_6 (
	.FCO(sbaddr_ff_6_cry_6_Z),
	.S(sbaddr_ff_6[6]),
	.Y(sbaddr_ff_6_cry_6_Y),
	.B(dmi_req_data[8]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[6]),
	.FCI(sbaddr_ff_6_cry_5_Z)
);
defparam sbaddr_ff_6_cry_6.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_7 (
	.FCO(sbaddr_ff_6_cry_7_Z),
	.S(sbaddr_ff_6[7]),
	.Y(sbaddr_ff_6_cry_7_Y),
	.B(dmi_req_data[9]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[7]),
	.FCI(sbaddr_ff_6_cry_6_Z)
);
defparam sbaddr_ff_6_cry_7.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_8 (
	.FCO(sbaddr_ff_6_cry_8_Z),
	.S(sbaddr_ff_6[8]),
	.Y(sbaddr_ff_6_cry_8_Y),
	.B(dmi_req_data[10]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[8]),
	.FCI(sbaddr_ff_6_cry_7_Z)
);
defparam sbaddr_ff_6_cry_8.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_9 (
	.FCO(sbaddr_ff_6_cry_9_Z),
	.S(sbaddr_ff_6[9]),
	.Y(sbaddr_ff_6_cry_9_Y),
	.B(dmi_req_data[11]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[9]),
	.FCI(sbaddr_ff_6_cry_8_Z)
);
defparam sbaddr_ff_6_cry_9.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_10 (
	.FCO(sbaddr_ff_6_cry_10_Z),
	.S(sbaddr_ff_6[10]),
	.Y(sbaddr_ff_6_cry_10_Y),
	.B(dmi_req_data[12]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[10]),
	.FCI(sbaddr_ff_6_cry_9_Z)
);
defparam sbaddr_ff_6_cry_10.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_11 (
	.FCO(sbaddr_ff_6_cry_11_Z),
	.S(sbaddr_ff_6[11]),
	.Y(sbaddr_ff_6_cry_11_Y),
	.B(dmi_req_data[13]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[11]),
	.FCI(sbaddr_ff_6_cry_10_Z)
);
defparam sbaddr_ff_6_cry_11.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_12 (
	.FCO(sbaddr_ff_6_cry_12_Z),
	.S(sbaddr_ff_6[12]),
	.Y(sbaddr_ff_6_cry_12_Y),
	.B(dmi_req_data[14]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[12]),
	.FCI(sbaddr_ff_6_cry_11_Z)
);
defparam sbaddr_ff_6_cry_12.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_13 (
	.FCO(sbaddr_ff_6_cry_13_Z),
	.S(sbaddr_ff_6[13]),
	.Y(sbaddr_ff_6_cry_13_Y),
	.B(dmi_req_data[15]),
	.C(N_802),
	.D(N_84_i),
	.A(un12lt14),
	.FCI(sbaddr_ff_6_cry_12_Z)
);
defparam sbaddr_ff_6_cry_13.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_14 (
	.FCO(sbaddr_ff_6_cry_14_Z),
	.S(sbaddr_ff_6[14]),
	.Y(sbaddr_ff_6_cry_14_Y),
	.B(dmi_req_data[16]),
	.C(N_802),
	.D(N_84_i),
	.A(un12lto14),
	.FCI(sbaddr_ff_6_cry_13_Z)
);
defparam sbaddr_ff_6_cry_14.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_15 (
	.FCO(sbaddr_ff_6_cry_15_Z),
	.S(sbaddr_ff_6[15]),
	.Y(sbaddr_ff_6_cry_15_Y),
	.B(dmi_req_data[17]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[15]),
	.FCI(sbaddr_ff_6_cry_14_Z)
);
defparam sbaddr_ff_6_cry_15.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_16 (
	.FCO(sbaddr_ff_6_cry_16_Z),
	.S(sbaddr_ff_6[16]),
	.Y(sbaddr_ff_6_cry_16_Y),
	.B(dmi_req_data[18]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[16]),
	.FCI(sbaddr_ff_6_cry_15_Z)
);
defparam sbaddr_ff_6_cry_16.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_17 (
	.FCO(sbaddr_ff_6_cry_17_Z),
	.S(sbaddr_ff_6[17]),
	.Y(sbaddr_ff_6_cry_17_Y),
	.B(dmi_req_data[19]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[17]),
	.FCI(sbaddr_ff_6_cry_16_Z)
);
defparam sbaddr_ff_6_cry_17.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_18 (
	.FCO(sbaddr_ff_6_cry_18_Z),
	.S(sbaddr_ff_6[18]),
	.Y(sbaddr_ff_6_cry_18_Y),
	.B(dmi_req_data[20]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[18]),
	.FCI(sbaddr_ff_6_cry_17_Z)
);
defparam sbaddr_ff_6_cry_18.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_19 (
	.FCO(sbaddr_ff_6_cry_19_Z),
	.S(sbaddr_ff_6[19]),
	.Y(sbaddr_ff_6_cry_19_Y),
	.B(dmi_req_data[21]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[19]),
	.FCI(sbaddr_ff_6_cry_18_Z)
);
defparam sbaddr_ff_6_cry_19.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_20 (
	.FCO(sbaddr_ff_6_cry_20_Z),
	.S(sbaddr_ff_6[20]),
	.Y(sbaddr_ff_6_cry_20_Y),
	.B(dmi_req_data[22]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[20]),
	.FCI(sbaddr_ff_6_cry_19_Z)
);
defparam sbaddr_ff_6_cry_20.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_21 (
	.FCO(sbaddr_ff_6_cry_21_Z),
	.S(sbaddr_ff_6[21]),
	.Y(sbaddr_ff_6_cry_21_Y),
	.B(dmi_req_data[23]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[21]),
	.FCI(sbaddr_ff_6_cry_20_Z)
);
defparam sbaddr_ff_6_cry_21.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_22 (
	.FCO(sbaddr_ff_6_cry_22_Z),
	.S(sbaddr_ff_6[22]),
	.Y(sbaddr_ff_6_cry_22_Y),
	.B(dmi_req_data[24]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[22]),
	.FCI(sbaddr_ff_6_cry_21_Z)
);
defparam sbaddr_ff_6_cry_22.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_23 (
	.FCO(sbaddr_ff_6_cry_23_Z),
	.S(sbaddr_ff_6[23]),
	.Y(sbaddr_ff_6_cry_23_Y),
	.B(dmi_req_data[25]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[23]),
	.FCI(sbaddr_ff_6_cry_22_Z)
);
defparam sbaddr_ff_6_cry_23.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_24 (
	.FCO(sbaddr_ff_6_cry_24_Z),
	.S(sbaddr_ff_6[24]),
	.Y(sbaddr_ff_6_cry_24_Y),
	.B(dmi_req_data[26]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[24]),
	.FCI(sbaddr_ff_6_cry_23_Z)
);
defparam sbaddr_ff_6_cry_24.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_25 (
	.FCO(sbaddr_ff_6_cry_25_Z),
	.S(sbaddr_ff_6[25]),
	.Y(sbaddr_ff_6_cry_25_Y),
	.B(dmi_req_data[27]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[25]),
	.FCI(sbaddr_ff_6_cry_24_Z)
);
defparam sbaddr_ff_6_cry_25.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_26 (
	.FCO(sbaddr_ff_6_cry_26_Z),
	.S(sbaddr_ff_6[26]),
	.Y(sbaddr_ff_6_cry_26_Y),
	.B(dmi_req_data[28]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[26]),
	.FCI(sbaddr_ff_6_cry_25_Z)
);
defparam sbaddr_ff_6_cry_26.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_27 (
	.FCO(sbaddr_ff_6_cry_27_Z),
	.S(sbaddr_ff_6[27]),
	.Y(sbaddr_ff_6_cry_27_Y),
	.B(dmi_req_data[29]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[27]),
	.FCI(sbaddr_ff_6_cry_26_Z)
);
defparam sbaddr_ff_6_cry_27.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_28 (
	.FCO(sbaddr_ff_6_cry_28_Z),
	.S(sbaddr_ff_6[28]),
	.Y(sbaddr_ff_6_cry_28_Y),
	.B(dmi_req_data[30]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[28]),
	.FCI(sbaddr_ff_6_cry_27_Z)
);
defparam sbaddr_ff_6_cry_28.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_29 (
	.FCO(sbaddr_ff_6_cry_29_Z),
	.S(sbaddr_ff_6[29]),
	.Y(sbaddr_ff_6_cry_29_Y),
	.B(dmi_req_data[31]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[29]),
	.FCI(sbaddr_ff_6_cry_28_Z)
);
defparam sbaddr_ff_6_cry_29.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_s_31 (
	.FCO(sbaddr_ff_6_s_31_FCO),
	.S(sbaddr_ff_6[31]),
	.Y(sbaddr_ff_6_s_31_Y),
	.B(dmi_req_data[33]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[31]),
	.FCI(sbaddr_ff_6_cry_30_Z)
);
defparam sbaddr_ff_6_s_31.INIT=20'h4E020;
// @31:15261
  ARI1 sbaddr_ff_6_cry_30 (
	.FCO(sbaddr_ff_6_cry_30_Z),
	.S(sbaddr_ff_6[30]),
	.Y(sbaddr_ff_6_cry_30_Y),
	.B(dmi_req_data[32]),
	.C(N_802),
	.D(N_84_i),
	.A(sbaddr_ff_Z[30]),
	.FCI(sbaddr_ff_6_cry_29_Z)
);
defparam sbaddr_ff_6_cry_30.INIT=20'h4E020;
// @31:15548
  ARI1 counter_s_528 (
	.FCO(counter_s_528_FCO),
	.S(counter_s_528_S),
	.Y(counter_s_528_Y),
	.B(counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam counter_s_528.INIT=20'h4AA00;
// @31:15548
  ARI1 \counter_cry[1]  (
	.FCO(counter_cry_Z[1]),
	.S(counter_s[1]),
	.Y(counter_cry_Y[1]),
	.B(counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_s_528_FCO)
);
defparam \counter_cry[1] .INIT=20'h4AA00;
// @31:15548
  ARI1 \counter_cry[2]  (
	.FCO(counter_cry_Z[2]),
	.S(counter_s[2]),
	.Y(counter_cry_Y[2]),
	.B(counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[1])
);
defparam \counter_cry[2] .INIT=20'h4AA00;
// @31:15548
  ARI1 \counter_cry[3]  (
	.FCO(counter_cry_Z[3]),
	.S(counter_s[3]),
	.Y(counter_cry_Y[3]),
	.B(counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[2])
);
defparam \counter_cry[3] .INIT=20'h4AA00;
// @31:15548
  ARI1 \counter_cry[4]  (
	.FCO(counter_cry_Z[4]),
	.S(counter_s[4]),
	.Y(counter_cry_Y[4]),
	.B(counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[3])
);
defparam \counter_cry[4] .INIT=20'h4AA00;
// @31:15548
  ARI1 \counter_cry[5]  (
	.FCO(counter_cry_Z[5]),
	.S(counter_s[5]),
	.Y(counter_cry_Y[5]),
	.B(counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[4])
);
defparam \counter_cry[5] .INIT=20'h4AA00;
// @31:15548
  ARI1 \counter_s[7]  (
	.FCO(counter_s_FCO[7]),
	.S(counter_s_Z[7]),
	.Y(counter_s_Y[7]),
	.B(counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[6])
);
defparam \counter_s[7] .INIT=20'h4AA00;
// @31:15548
  ARI1 \counter_cry[6]  (
	.FCO(counter_cry_Z[6]),
	.S(counter_s[6]),
	.Y(counter_cry_Y[6]),
	.B(counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[5])
);
defparam \counter_cry[6] .INIT=20'h4AA00;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[11]  (
	.A(dmstatus_allany_halted),
	.B(data_0_reg[11]),
	.C(N_1703),
	.D(N_1896),
	.Y(dmi_rdata_0_iv_0_0_Z[11])
);
defparam \dmi_rdata_0_iv_0_0[11] .INIT=16'hD5C0;
// @31:14736
  CFG4 \debug_state_ns_0_a3_0_0[3]  (
	.A(cpu_debug_mode_net),
	.B(N_857),
	.C(debug_state[3]),
	.D(debug_sys_reset),
	.Y(debug_state_ns_0_a3_0[3])
);
defparam \debug_state_ns_0_a3_0_0[3] .INIT=16'hC080;
// @31:14337
  CFG4 dmcontrol_dmactive4_0_a3_RNIAK4BI (
	.A(N_84_i),
	.B(cpu_debug_active_net),
	.C(dmcontrol_dmactive4),
	.D(un1_dmi_req_command_i),
	.Y(un1_dmcontrol_ndmreset13_i)
);
defparam dmcontrol_dmactive4_0_a3_RNIAK4BI.INIT=16'hFE54;
// @31:14383
  CFG4 \abs_busy_cmb_mux.abstractcs_busy_cmb7_0_a3  (
	.A(abstractcs_cmderr[0]),
	.B(abstractcs_cmderr[1]),
	.C(abstractcs_cmderr[2]),
	.D(un1_dmi_req_command_i),
	.Y(abstractcs_busy_cmb7)
);
defparam \abs_busy_cmb_mux.abstractcs_busy_cmb7_0_a3 .INIT=16'h0100;
// @31:15261
  CFG4 \sba_req_wr_byte_en_int_13_m2_1[2]  (
	.A(N_1701),
	.B(sba_req_wr_byte_en_int_13_sm0),
	.C(N_1929),
	.D(N_1708),
	.Y(sba_req_wr_byte_en_int_13_m2_1_Z[2])
);
defparam \sba_req_wr_byte_en_int_13_m2_1[2] .INIT=16'h1333;
// @31:15366
  CFG4 sbcs_busy_ff14_i_0 (
	.A(N_7),
	.B(sba_state_Z[0]),
	.C(N_787_i),
	.D(sbcs_busy_ff14_i_0_sx_Z),
	.Y(N_80_i)
);
defparam sbcs_busy_ff14_i_0.INIT=16'hFFC8;
// @31:15366
  CFG4 sbcs_busy_ff14_i_0_sx (
	.A(timeout_Z),
	.B(sba_state_Z[1]),
	.C(sba_state_Z[0]),
	.D(N_751_i),
	.Y(sbcs_busy_ff14_i_0_sx_Z)
);
defparam sbcs_busy_ff14_i_0_sx.INIT=16'hECEF;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_0_iv_0_0[25]  (
	.A(N_1771),
	.B(N_885),
	.C(sba_req_wr_data_int_10_0_iv_0_0_sx_Z[25]),
	.Y(sba_req_wr_data_int_10_0_iv_0_0_Z[25])
);
defparam \sba_req_wr_data_int_10_0_iv_0_0[25] .INIT=8'hF8;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_0_iv_0_0_sx[25]  (
	.A(N_1701),
	.B(N_1004),
	.C(N_1799),
	.Y(sba_req_wr_data_int_10_0_iv_0_0_sx_Z[25])
);
defparam \sba_req_wr_data_int_10_0_iv_0_0_sx[25] .INIT=8'h80;
// @31:15261
  CFG4 sbcs_ba_err_ff_0_sqmuxa_1_i_0_RNIBIDKS (
	.A(sbcs_ba_err_ff_0_sqmuxa_1_i_0_Z),
	.B(N_740_i_1),
	.C(N_110),
	.D(N_80_i),
	.Y(N_740_i)
);
defparam sbcs_ba_err_ff_0_sqmuxa_1_i_0_RNIBIDKS.INIT=16'h0004;
// @31:15261
  CFG4 \sbaddr_i_0_m3_RNIFAD0E[0]  (
	.A(N_898),
	.B(N_899),
	.C(N_1050),
	.D(N_1049),
	.Y(N_740_i_1)
);
defparam \sbaddr_i_0_m3_RNIFAD0E[0] .INIT=16'h2644;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[17]  (
	.A(sba_req_wr_data_int[17]),
	.B(sba_req_wr_data_int_10_1_iv_0_1_Z[17]),
	.C(N_1701),
	.D(N_1731),
	.Y(sba_req_wr_data_int_10[17])
);
defparam \sba_req_wr_data_int_10_1_iv_0[17] .INIT=16'hBA30;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_1[17]  (
	.A(N_1066),
	.B(N_1004),
	.C(N_1795),
	.D(N_1728),
	.Y(sba_req_wr_data_int_10_1_iv_0_1_Z[17])
);
defparam \sba_req_wr_data_int_10_1_iv_0_1[17] .INIT=16'h153F;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[9]  (
	.A(N_1004),
	.B(N_1741),
	.C(N_1701),
	.D(sba_req_wr_data_int_10_1_iv_0_1_Z[9]),
	.Y(sba_req_wr_data_int_10[9])
);
defparam \sba_req_wr_data_int_10_1_iv_0[9] .INIT=16'h80FF;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_1[9]  (
	.A(N_1731),
	.B(N_1798),
	.C(sba_req_wr_data_int[9]),
	.D(N_885),
	.Y(sba_req_wr_data_int_10_1_iv_0_1_Z[9])
);
defparam \sba_req_wr_data_int_10_1_iv_0_1[9] .INIT=16'h135F;
// @31:14398
  CFG4 cmderr_cmb_0_sqmuxa_2_i_o2_2_0 (
	.A(N_835),
	.B(cmderr_cmb_0_sqmuxa_2_i_o2_2_0_1_Z),
	.C(command_reg_state[5]),
	.D(cmderr_cmb_0_sqmuxa_2_i_a2_0_2_Z),
	.Y(cmderr_cmb_0_sqmuxa_2_i_o2_2_Z)
);
defparam cmderr_cmb_0_sqmuxa_2_i_o2_2_0.INIT=16'hFBFA;
// @31:14398
  CFG4 cmderr_cmb_0_sqmuxa_2_i_o2_2_0_1 (
	.A(N_1826),
	.B(N_821),
	.C(N_1828),
	.D(un1_dmi_req_command_i),
	.Y(cmderr_cmb_0_sqmuxa_2_i_o2_2_0_1_Z)
);
defparam cmderr_cmb_0_sqmuxa_2_i_o2_2_0_1.INIT=16'h373F;
// @31:15351
  CFG4 sbcs_busy_ff_2_sqmuxa_i_0_1 (
	.A(N_84_i),
	.B(sba_state_Z[1]),
	.C(sbcs_busy_ff_2_sqmuxa_i_0_1_1_Z),
	.D(N_900),
	.Y(sbcs_busy_ff_2_sqmuxa_i_0_1_Z)
);
defparam sbcs_busy_ff_2_sqmuxa_i_0_1.INIT=16'h5575;
// @31:15351
  CFG4 sbcs_busy_ff_2_sqmuxa_i_0_1_1 (
	.A(sba_state_Z[0]),
	.B(N_898),
	.C(N_799),
	.D(N_818),
	.Y(sbcs_busy_ff_2_sqmuxa_i_0_1_1_Z)
);
defparam sbcs_busy_ff_2_sqmuxa_i_0_1_1.INIT=16'h1505;
// @31:13641
  CFG4 debug_gpr_addr_0_sqmuxa_0_a2_RNI2TT5T (
	.A(N_1770),
	.B(N_835),
	.C(N_1824),
	.D(N_1825),
	.Y(N_81_i)
);
defparam debug_gpr_addr_0_sqmuxa_0_a2_RNI2TT5T.INIT=16'h8880;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0_o3_0[0]  (
	.A(N_1708),
	.B(N_1699),
	.C(N_110),
	.Y(sba_req_wr_data_int_10_1_iv_0_o3_0_Z[0])
);
defparam \sba_req_wr_data_int_10_1_iv_0_o3_0[0] .INIT=8'hE0;
// @31:15261
  CFG2 \sba_req_wr_byte_en_int_13_m2_1[0]  (
	.A(N_1771),
	.B(sba_req_wr_byte_en_int_13_sm0),
	.Y(sba_req_wr_byte_en_int_13_m2_1_Z[0])
);
defparam \sba_req_wr_byte_en_int_13_m2_1[0] .INIT=4'h1;
// @31:15261
  CFG2 \sba_req_rd_byte_en_int_13_m2_1[2]  (
	.A(sba_req_rd_byte_en_int_13_sm0),
	.B(N_1235),
	.Y(sba_req_rd_byte_en_int_13_m2_1_Z[2])
);
defparam \sba_req_rd_byte_en_int_13_m2_1[2] .INIT=4'h1;
// @31:15261
  CFG2 \sba_req_rd_byte_en_int_13_m2_1[0]  (
	.A(sba_req_rd_byte_en_int_13_sm0),
	.B(N_1233),
	.Y(sba_req_rd_byte_en_int_13_m2_1_Z[0])
);
defparam \sba_req_rd_byte_en_int_13_m2_1[0] .INIT=4'h1;
// @31:15261
  CFG2 un1_sbcs_readonaddr_ff7_7_i_a3_0_0 (
	.A(sba_state_Z[0]),
	.B(sba_state_Z[1]),
	.Y(un1_sbcs_readonaddr_ff7_7_i_a3_0_Z)
);
defparam un1_sbcs_readonaddr_ff7_7_i_a3_0_0.INIT=4'h2;
// @31:15070
  CFG2 sba_rd_req_cmb_f1_0 (
	.A(N_777_i),
	.B(sba_rd_req_ff_Z),
	.Y(sba_rd_req_cmb_f1_0_Z)
);
defparam sba_rd_req_cmb_f1_0.INIT=4'hE;
// @31:14398
  CFG2 cmderr_cmb_0_sqmuxa_2_i_a3_0_0 (
	.A(command_reg_state[2]),
	.B(command_reg_state[1]),
	.Y(cmderr_cmb_0_sqmuxa_2_i_a3_0)
);
defparam cmderr_cmb_0_sqmuxa_2_i_a3_0_0.INIT=4'h1;
// @31:14023
  CFG2 \dmi_rdata_0_iv_0_a3_3_0[0]  (
	.A(dmi_req_data[38]),
	.B(dmstatus_allany_halted),
	.Y(dmi_rdata_0_iv_0_a3_3_0_Z[0])
);
defparam \dmi_rdata_0_iv_0_a3_3_0[0] .INIT=4'h4;
// @31:14736
  CFG2 \debug_state_ns_0_a3_1_0[1]  (
	.A(debug_state[1]),
	.B(cpu_debug_halt_req_net),
	.Y(debug_state_ns_0_a3_1_0_Z[1])
);
defparam \debug_state_ns_0_a3_1_0[1] .INIT=4'h2;
// @31:15129
  CFG2 sba_rd_req_cmb_1_sqmuxa_i_o2 (
	.A(dmi_req_data[34]),
	.B(sba_busy),
	.Y(N_1017)
);
defparam sba_rd_req_cmb_1_sqmuxa_i_o2.INIT=4'hD;
// @31:15129
  CFG2 sba_rd_req_cmb_1_sqmuxa_1_i_o3_0 (
	.A(dmi_resp_data[0]),
	.B(sbcs_readonaddr_ff_Z),
	.Y(N_1014)
);
defparam sba_rd_req_cmb_1_sqmuxa_1_i_o3_0.INIT=4'hB;
// @31:15261
  CFG2 sbcs_to_err_ff_10_f0_i_o3 (
	.A(un1_sbcs_busy_ff13_i_0),
	.B(N_34_i),
	.Y(N_896)
);
defparam sbcs_to_err_ff_10_f0_i_o3.INIT=4'h7;
// @31:15261
  CFG2 sbcs_busyerror_ff_3_f0_i_o3 (
	.A(sbcs_busyerror_1_sqmuxa_1),
	.B(mem_rd),
	.Y(N_862)
);
defparam sbcs_busyerror_ff_3_f0_i_o3.INIT=4'h7;
// @31:14736
  CFG2 \debug_state_ns_0_o2[5]  (
	.A(dmcontrol_resumereq),
	.B(dmstatus_allany_resumeack),
	.Y(N_857)
);
defparam \debug_state_ns_0_o2[5] .INIT=4'hD;
// @31:15129
  CFG2 sba_rd_req_cmb_1_sqmuxa_i_a2_1 (
	.A(mem_rdata34),
	.B(mem_rd),
	.Y(N_1707)
);
defparam sba_rd_req_cmb_1_sqmuxa_i_a2_1.INIT=4'h8;
// @31:15261
  CFG2 \sba_req_addr_int_16_iv_0_a2[0]  (
	.A(N_784_i),
	.B(N_84_i),
	.Y(N_1704)
);
defparam \sba_req_addr_int_16_iv_0_a2[0] .INIT=4'h8;
// @31:14180
  CFG2 dmstatus_allany_havereset10_0_a3 (
	.A(debug_state[0]),
	.B(havereset_skip_pwrup),
	.Y(dmstatus_allany_havereset10)
);
defparam dmstatus_allany_havereset10_0_a3.INIT=4'h2;
// @31:13965
  CFG2 un1_dmi_req_command_0_o2 (
	.A(dmi_req_data[34]),
	.B(dmi_req_data[36]),
	.Y(N_797)
);
defparam un1_dmi_req_command_0_o2.INIT=4'h7;
// @31:13965
  CFG2 un1_dmi_req_command_0_o2_0 (
	.A(dmi_req_data[37]),
	.B(dmi_req_data[39]),
	.Y(N_813)
);
defparam un1_dmi_req_command_0_o2_0.INIT=4'hE;
// @31:15351
  CFG2 un1_sbcs_busy_ff13_3_0_o3_0 (
	.A(count_en_0_sqmuxa_1),
	.B(sba_resp_ready_int21),
	.Y(N_798)
);
defparam un1_sbcs_busy_ff13_3_0_o3_0.INIT=4'h7;
// @31:15243
  CFG2 count_en_0_sqmuxa_1_0_a3_0_a2 (
	.A(N_779_i),
	.B(sba_state_Z[1]),
	.Y(N_1931)
);
defparam count_en_0_sqmuxa_1_0_a3_0_a2.INIT=4'h8;
// @31:14934
  CFG2 un7_sba_req_rd_byte_en_int_0_a3_0_a3 (
	.A(N_1050),
	.B(N_1049),
	.Y(N_110)
);
defparam un7_sba_req_rd_byte_en_int_0_a3_0_a3.INIT=4'h1;
// @31:15351
  CFG2 sbcs_busy_ff_1_sqmuxa_i_o3_0 (
	.A(N_900),
	.B(N_84_i),
	.Y(N_804)
);
defparam sbcs_busy_ff_1_sqmuxa_i_o3_0.INIT=4'hB;
// @31:15351
  CFG2 \sbaddr_i_0_m3_RNI11C2B[0]  (
	.A(N_1050),
	.B(N_1049),
	.Y(N_997)
);
defparam \sbaddr_i_0_m3_RNI11C2B[0] .INIT=4'h7;
// @31:15243
  CFG2 next_state28_i_0_a3 (
	.A(sba_rd_req_cmb),
	.B(sba_wr_req_cmb),
	.Y(N_1632)
);
defparam next_state28_i_0_a3.INIT=4'h1;
// @31:14462
  CFG2 next_state_1_sqmuxa_3_0_a3 (
	.A(N_357_i),
	.B(command_reg_state[4]),
	.Y(next_state_1_sqmuxa_3)
);
defparam next_state_1_sqmuxa_3_0_a3.INIT=4'h4;
// @31:14444
  CFG2 next_state_0_sqmuxa_i (
	.A(command_reg_state[2]),
	.B(abs_cmd_transfer_ff),
	.Y(N_350)
);
defparam next_state_0_sqmuxa_i.INIT=4'h7;
// @31:14495
  CFG2 debug_csr_addr_0_sqmuxa_0_246_a2_0_o3 (
	.A(command_reg_state[3]),
	.B(command_reg_state[4]),
	.Y(N_835)
);
defparam debug_csr_addr_0_sqmuxa_0_246_a2_0_o3.INIT=4'hE;
// @31:15473
  CFG2 sbcs_ba_err_ff_0_sqmuxa_1_i_o3 (
	.A(N_1049),
	.B(N_899),
	.Y(N_799)
);
defparam sbcs_ba_err_ff_0_sqmuxa_1_i_o3.INIT=4'hE;
// @31:15351
  CFG2 un1_sbcs_uar_err_ff_0_sqmuxa_i_o3 (
	.A(N_751_i),
	.B(sba_state_Z[1]),
	.Y(N_874)
);
defparam un1_sbcs_uar_err_ff_0_sqmuxa_i_o3.INIT=4'hE;
// @31:15016
  CFG2 sba_req_addr_1_0_i_a2 (
	.A(sba_state_Z[0]),
	.B(sba_state_Z[1]),
	.Y(N_1897)
);
defparam sba_req_addr_1_0_i_a2.INIT=4'h8;
// @31:15351
  CFG2 sbcs_busy_ff_1_sqmuxa_i_a3_0 (
	.A(sba_state_Z[0]),
	.B(timeout_Z),
	.Y(N_1927)
);
defparam sbcs_busy_ff_1_sqmuxa_i_a3_0.INIT=4'h8;
// @31:15261
  CFG2 sbcs_ba_err_ff_7_f0_i_o3 (
	.A(un1_sbcs_busy_ff13_i_0),
	.B(sbcs_ba_err_ff9),
	.Y(N_1015)
);
defparam sbcs_ba_err_ff_7_f0_i_o3.INIT=4'h7;
// @31:15261
  CFG2 \sba_req_rd_byte_en_int_13_m0_i_a2[2]  (
	.A(N_1050),
	.B(N_898),
	.Y(N_1929)
);
defparam \sba_req_rd_byte_en_int_13_m0_i_a2[2] .INIT=4'h4;
// @31:15261
  CFG2 un1_sbcs_readonaddr_ff7_7_i_a2_5 (
	.A(count_en_0_sqmuxa_1),
	.B(sba_state_Z[1]),
	.Y(N_2003)
);
defparam un1_sbcs_readonaddr_ff7_7_i_a2_5.INIT=4'h1;
// @31:15261
  CFG2 un1_sbcs_readonaddr_ff7_7_i_a2_2 (
	.A(N_84_i),
	.B(sba_state_Z[0]),
	.Y(N_1892)
);
defparam un1_sbcs_readonaddr_ff7_7_i_a2_2.INIT=4'h2;
// @31:15192
  CFG2 \sba_state_ns_1_0_.m13_i_a2  (
	.A(N_779_i),
	.B(sba_state_Z[1]),
	.Y(N_1926)
);
defparam \sba_state_ns_1_0_.m13_i_a2 .INIT=4'h4;
// @31:15261
  CFG2 sba_req_rd_byte_en_int_13_ss0_0_a2 (
	.A(N_80_i),
	.B(sba_rd_req_cmb),
	.Y(N_1930)
);
defparam sba_req_rd_byte_en_int_13_ss0_0_a2.INIT=4'h4;
// @31:15351
  CFG2 un1_sbcs_busy_ff13_3_0_o3_1 (
	.A(sba_resp_ready_int21),
	.B(timeout_Z),
	.Y(N_1072)
);
defparam un1_sbcs_busy_ff13_3_0_o3_1.INIT=4'hB;
// @31:14495
  CFG2 debug_csr_addr_0_sqmuxa_0_246_a2_0_a2 (
	.A(cpu_debug_mode_net),
	.B(cpu_debug_active_net),
	.Y(N_1770)
);
defparam debug_csr_addr_0_sqmuxa_0_246_a2_0_a2.INIT=4'h8;
// @31:14934
  CFG2 un12_sba_req_rd_byte_en_int_0_a3_0_a3 (
	.A(N_1050),
	.B(N_1049),
	.Y(N_107)
);
defparam un12_sba_req_rd_byte_en_int_0_a3_0_a3.INIT=4'h4;
// @31:14934
  CFG2 un19_sba_req_rd_byte_en_int_0_a3_0_a3 (
	.A(N_1050),
	.B(N_1049),
	.Y(N_111)
);
defparam un19_sba_req_rd_byte_en_int_0_a3_0_a3.INIT=4'h2;
// @31:14398
  CFG3 un1_next_state_0_sqmuxa_3_0_0 (
	.A(command_reg_state[1]),
	.B(cpu_debug_mode_net),
	.C(command_reg_state[3]),
	.Y(un1_next_state_0_sqmuxa_3_0_0_Z)
);
defparam un1_next_state_0_sqmuxa_3_0_0.INIT=8'hBA;
// @31:14718
  CFG3 debug_resume_req_3_0_a3_0 (
	.A(debug_state[5]),
	.B(debug_state[3]),
	.C(N_857),
	.Y(debug_resume_req_3_0_a3_0_Z)
);
defparam debug_resume_req_3_0_a3_0.INIT=8'h0E;
// @31:14398
  CFG4 cmderr_cmb_1_sqmuxa_1_0_a2_5 (
	.A(command_reg[28]),
	.B(command_reg[27]),
	.C(command_reg[26]),
	.D(command_reg[25]),
	.Y(cmderr_cmb_1_sqmuxa_1_0_a2_5_Z)
);
defparam cmderr_cmb_1_sqmuxa_1_0_a2_5.INIT=16'h0001;
// @31:14398
  CFG4 cmderr_cmb_1_sqmuxa_1_0_a2_4 (
	.A(command_reg[31]),
	.B(command_reg[30]),
	.C(command_reg[29]),
	.D(command_reg[24]),
	.Y(cmderr_cmb_1_sqmuxa_1_0_a2_4_Z)
);
defparam cmderr_cmb_1_sqmuxa_1_0_a2_4.INIT=16'h0001;
// @31:14398
  CFG4 cmderr_cmb_0_sqmuxa_2_i_a2_0_2 (
	.A(command_reg_state[0]),
	.B(dmcontrol_resumereq),
	.C(dmcontrol_haltreq),
	.D(dmcontrol_ackhavereset),
	.Y(cmderr_cmb_0_sqmuxa_2_i_a2_0_2_Z)
);
defparam cmderr_cmb_0_sqmuxa_2_i_a2_0_2.INIT=16'h0002;
// @31:15129
  CFG4 sba_rd_req_cmb_1_sqmuxa_i_a3_12 (
	.A(sbaddr_ff_Z[31]),
	.B(sbaddr_ff_Z[30]),
	.C(sbaddr_ff_Z[29]),
	.D(sbaddr_ff_Z[23]),
	.Y(sba_rd_req_cmb_1_sqmuxa_i_a3_12_Z)
);
defparam sba_rd_req_cmb_1_sqmuxa_i_a3_12.INIT=16'h0001;
// @31:15129
  CFG4 sba_rd_req_cmb_1_sqmuxa_i_a3_11 (
	.A(sbaddr_ff_Z[22]),
	.B(sbaddr_ff_Z[21]),
	.C(sbaddr_ff_Z[20]),
	.D(sbaddr_ff_Z[15]),
	.Y(sba_rd_req_cmb_1_sqmuxa_i_a3_11_Z)
);
defparam sba_rd_req_cmb_1_sqmuxa_i_a3_11.INIT=16'h0001;
// @31:15129
  CFG4 sba_rd_req_cmb_1_sqmuxa_i_a3_10 (
	.A(sbaddr_ff_Z[24]),
	.B(sbaddr_ff_Z[19]),
	.C(sbaddr_ff_Z[18]),
	.D(sbaddr_ff_Z[17]),
	.Y(sba_rd_req_cmb_1_sqmuxa_i_a3_10_Z)
);
defparam sba_rd_req_cmb_1_sqmuxa_i_a3_10.INIT=16'h0001;
// @31:15129
  CFG4 sba_rd_req_cmb_1_sqmuxa_i_a3_9 (
	.A(sbaddr_ff_Z[28]),
	.B(sbaddr_ff_Z[27]),
	.C(sbaddr_ff_Z[26]),
	.D(sbaddr_ff_Z[25]),
	.Y(sba_rd_req_cmb_1_sqmuxa_i_a3_9_Z)
);
defparam sba_rd_req_cmb_1_sqmuxa_i_a3_9.INIT=16'h0001;
// @31:15559
  CFG4 prescale_counter6_5 (
	.A(counter_Z[7]),
	.B(counter_Z[6]),
	.C(counter_Z[5]),
	.D(counter_Z[4]),
	.Y(prescale_counter6_5_Z)
);
defparam prescale_counter6_5.INIT=16'h8000;
// @31:15559
  CFG4 prescale_counter6_4 (
	.A(counter_Z[3]),
	.B(counter_Z[2]),
	.C(counter_Z[1]),
	.D(counter_Z[0]),
	.Y(prescale_counter6_4_Z)
);
defparam prescale_counter6_4.INIT=16'h8000;
// @31:15129
  CFG3 sba_rd_req_cmb_1_sqmuxa_1_i_o3 (
	.A(sbcs_to_err_ff_Z),
	.B(sbcs_uar_err_ff_Z),
	.C(sbcs_ba_err_ff_Z),
	.Y(N_999)
);
defparam sba_rd_req_cmb_1_sqmuxa_1_i_o3.INIT=8'hFE;
// @31:15129
  CFG4 sba_rd_req_cmb_2_sqmuxa_1_0_o2 (
	.A(sba_busy),
	.B(mem_wr),
	.C(un12_dmi_valid_i),
	.D(mem_rdata34),
	.Y(N_802)
);
defparam sba_rd_req_cmb_2_sqmuxa_1_0_o2.INIT=16'hBFFF;
// @31:13965
  CFG3 un1_dmi_req_command_0_o2_1 (
	.A(dmi_req_data[40]),
	.B(dmi_req_data[38]),
	.C(dmi_req_data[35]),
	.Y(N_894)
);
defparam un1_dmi_req_command_0_o2_1.INIT=8'hBF;
// @31:14128
  CFG3 clk_en_dm_cmb_i_0_a3 (
	.A(dmcontrol_dmactive4),
	.B(cpu_debug_active_net),
	.C(N_84_i),
	.Y(N_1106)
);
defparam clk_en_dm_cmb_i_0_a3.INIT=8'hFE;
// @31:14398
  CFG3 cmderr_cmb_3_sqmuxa_0_o3 (
	.A(abstractcs_cmderr[2]),
	.B(abstractcs_cmderr[1]),
	.C(abstractcs_cmderr[0]),
	.Y(N_821)
);
defparam cmderr_cmb_3_sqmuxa_0_o3.INIT=8'hFE;
// @31:15351
  CFG2 sba_resp_ready_int_2_sqmuxa_0_a3_0_0 (
	.A(N_751_i),
	.B(N_1892),
	.Y(sba_resp_ready_int_2_sqmuxa_0_a3_0)
);
defparam sba_resp_ready_int_2_sqmuxa_0_a3_0_0.INIT=4'h8;
// @31:15368
  CFG2 sba_req_valid_int_1_sqmuxa_0_a3 (
	.A(N_80_i),
	.B(N_1632),
	.Y(sba_req_valid_int_1_sqmuxa)
);
defparam sba_req_valid_int_1_sqmuxa_0_a3.INIT=4'h4;
// @31:15261
  CFG3 sba_rd_req_cmb_f0_RNIFAPJ71 (
	.A(sba_wr_req_cmb),
	.B(sba_rd_req_cmb),
	.C(N_80_i),
	.Y(N_1701)
);
defparam sba_rd_req_cmb_f0_RNIFAPJ71.INIT=8'h02;
// @31:14736
  CFG2 \debug_state_ns_i_0_o3[4]  (
	.A(N_857),
	.B(debug_state[3]),
	.Y(N_1093)
);
defparam \debug_state_ns_i_0_o3[4] .INIT=4'h7;
// @31:15129
  CFG3 sbcs_autoincrement_0_sqmuxa_i_0_o3 (
	.A(un16_dmi_valid_i),
	.B(mem_rdata34),
	.C(mem_wr),
	.Y(N_863)
);
defparam sbcs_autoincrement_0_sqmuxa_i_0_o3.INIT=8'h7F;
// @31:15070
  CFG3 sba_wr_req_cmb_iv_0_o2 (
	.A(sbcs_busyerror_0_sqmuxa),
	.B(mem_rdata34),
	.C(mem_wr),
	.Y(N_796)
);
defparam sba_wr_req_cmb_iv_0_o2.INIT=8'h7F;
// @31:13980
  CFG3 dmi_resp_valid_0_a2 (
	.A(mem_rdata34),
	.B(mem_rd),
	.C(mem_wr),
	.Y(N_1710)
);
defparam dmi_resp_valid_0_a2.INIT=8'h08;
// @31:14383
  CFG3 abstractcs_cmderr_cmb_0_sqmuxa_i_a3 (
	.A(abstractcs_busy),
	.B(un1_debug_csr_rd_en),
	.C(abstractcs_busy_cmb7),
	.Y(N_1902)
);
defparam abstractcs_cmderr_cmb_0_sqmuxa_i_a3.INIT=8'h0D;
// @31:15261
  CFG3 \sbdata_ff_9_iv_0_a2[6]  (
	.A(sba_resp_ready_int21),
	.B(count_en_0_sqmuxa_1),
	.C(N_84_i),
	.Y(N_1739)
);
defparam \sbdata_ff_9_iv_0_a2[6] .INIT=8'h70;
// @31:15261
  CFG3 \sbdata_ff_9_iv_0_a2_5[6]  (
	.A(N_1050),
	.B(sba_resp_ready_int21),
	.C(count_en_0_sqmuxa_1),
	.Y(N_1740)
);
defparam \sbdata_ff_9_iv_0_a2_5[6] .INIT=8'h80;
// @31:15261
  CFG4 sba_req_wr_byte_en_int_13_ss0_0_a2_0 (
	.A(N_899),
	.B(N_1049),
	.C(N_84_i),
	.D(N_900),
	.Y(N_1708)
);
defparam sba_req_wr_byte_en_int_13_ss0_0_a2_0.INIT=16'h0010;
// @31:15243
  CFG3 count_en_0_sqmuxa_1_0_a3_0_a3 (
	.A(sba_state_Z[1]),
	.B(sba_state_Z[0]),
	.C(N_779_i),
	.Y(count_en_0_sqmuxa_1)
);
defparam count_en_0_sqmuxa_1_0_a3_0_a3.INIT=8'h20;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_a2_3[10]  (
	.A(N_898),
	.B(N_899),
	.C(N_1050),
	.D(N_1049),
	.Y(N_1697)
);
defparam \sba_req_wr_data_int_10_1_iv_0_a2_3[10] .INIT=16'h0002;
// @31:15261
  CFG3 un1_sbcs_readonaddr_ff7_7_i_a2_6 (
	.A(N_898),
	.B(N_84_i),
	.C(N_900),
	.Y(N_1699)
);
defparam un1_sbcs_readonaddr_ff7_7_i_a2_6.INIT=8'h04;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0_a2_0[16]  (
	.A(N_899),
	.B(N_84_i),
	.C(N_900),
	.Y(N_1750)
);
defparam \sbdata_ff_9_0_iv_0_a2_0[16] .INIT=8'h04;
// @31:14398
  CFG2 next_states2_i_a2 (
	.A(N_835),
	.B(command_reg_state[1]),
	.Y(N_2009)
);
defparam next_states2_i_a2.INIT=4'h1;
// @31:14339
  CFG4 \command_reg_state_4_i_a3[3]  (
	.A(abs_cmd_transfer_ff),
	.B(command_reg_state[3]),
	.C(cpu_debug_mode_net),
	.D(command_reg_state[1]),
	.Y(N_1514)
);
defparam \command_reg_state_4_i_a3[3] .INIT=16'h51F3;
// @31:15016
  CFG2 sba_req_addr_1_0_i_o3 (
	.A(sba_state_Z[0]),
	.B(sba_state_Z[1]),
	.Y(N_793)
);
defparam sba_req_addr_1_0_i_o3.INIT=4'h9;
// @31:15351
  CFG3 un1_sbcs_busy_ff13_3_0_o3_2 (
	.A(N_779_i),
	.B(sba_state_Z[1]),
	.C(N_1927),
	.Y(N_1090)
);
defparam un1_sbcs_busy_ff13_3_0_o3_2.INIT=8'hF4;
// @31:15070
  CFG3 sba_wr_req_cmb_iv_0_o3 (
	.A(N_1111_i),
	.B(mem_rdata34),
	.C(mem_wr),
	.Y(N_1078)
);
defparam sba_wr_req_cmb_iv_0_o3.INIT=8'hBF;
// @31:15259
  CFG2 un16_valid_sba_0_a3_RNIEHB8J (
	.A(N_863_i),
	.B(N_84_i),
	.Y(sbcs_readonaddr_1_sqmuxa_i)
);
defparam un16_valid_sba_0_a3_RNIEHB8J.INIT=4'hB;
// @31:15259
  CFG2 sbcs_busyerror_ff_RNO_0 (
	.A(mem_rdata34),
	.B(N_84_i),
	.Y(sbcs_busyerror_3_sqmuxa_i)
);
defparam sbcs_busyerror_ff_RNO_0.INIT=4'hB;
// @31:15070
  CFG2 sba_wr_req_cmb_iv_0_o3_RNO (
	.A(sbcs_busyerror_1_sqmuxa_1),
	.B(dmi_req_data[36]),
	.Y(N_1111_i)
);
defparam sba_wr_req_cmb_iv_0_o3_RNO.INIT=4'hB;
// @31:15261
  CFG4 sba_req_valid_int_9_i_1 (
	.A(N_898),
	.B(sba_state_Z[0]),
	.C(N_804),
	.D(N_1049),
	.Y(sba_req_valid_int_9_i_1_Z)
);
defparam sba_req_valid_int_9_i_1.INIT=16'hF8F0;
// @31:15261
  CFG4 sba_req_wr_byte_en_int_13_ss0_0_RNO (
	.A(N_898),
	.B(sba_wr_req_cmb),
	.C(sba_rd_req_cmb),
	.D(N_1708),
	.Y(sba_m1_e_2)
);
defparam sba_req_wr_byte_en_int_13_ss0_0_RNO.INIT=16'h0800;
// @31:15261
  CFG4 sba_req_rd_byte_en_int_13_ss0_0_RNO (
	.A(N_898),
	.B(N_804),
	.C(sba_rd_req_cmb),
	.D(N_799),
	.Y(sba_m1_0_a2_1)
);
defparam sba_req_rd_byte_en_int_13_ss0_0_RNO.INIT=16'h0020;
// @31:15351
  CFG2 un1_sbcs_busy_ff13_3_0_a2_0 (
	.A(sba_wr_req_cmb),
	.B(debug_sysbus_req_ready_0),
	.Y(un1_sbcs_busy_ff13_3_0_a2_0_Z)
);
defparam un1_sbcs_busy_ff13_3_0_a2_0.INIT=4'h8;
// @31:15222
  CFG4 next_state21_i_0_a1_0 (
	.A(d_trx_resp_valid_pkd[1]),
	.B(hipri_req_ptr_0),
	.C(cpu_debug_mode_net),
	.D(d_trx_resp_valid_pkd[0]),
	.Y(next_state21_i_0_a1_0_Z)
);
defparam next_state21_i_0_a1_0.INIT=16'h0040;
// @31:14736
  CFG3 \debug_state_ns_0_0[1]  (
	.A(debug_state_ns_0_a3_1_0_Z[1]),
	.B(cpu_debug_mode_net),
	.C(debug_state[0]),
	.Y(debug_state_ns_0_0_Z[1])
);
defparam \debug_state_ns_0_0[1] .INIT=8'hF2;
// @31:15129
  CFG4 sba_rd_req_cmb_1_sqmuxa_1_i_0 (
	.A(sbcs_uar_err_ff_Z),
	.B(sbcs_ba_err_ff_Z),
	.C(sbcs_to_err_ff_Z),
	.D(N_1014),
	.Y(sba_rd_req_cmb_1_sqmuxa_1_i_0_Z)
);
defparam sba_rd_req_cmb_1_sqmuxa_1_i_0.INIT=16'hFFFE;
// @31:14736
  CFG4 \debug_state_ns_0_0[3]  (
	.A(debug_state[2]),
	.B(cpu_debug_halt_ack_net),
	.C(cpu_debug_mode_net),
	.D(debug_state_ns_0_a3_1_0_Z[1]),
	.Y(debug_state_ns_0_0_Z[3])
);
defparam \debug_state_ns_0_0[3] .INIT=16'hF888;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_a3_3_3[0]  (
	.A(dmi_req_data[35]),
	.B(dmi_req_data[40]),
	.C(dmi_rdata_0_iv_0_a3_3_0_Z[0]),
	.D(dmi_req_data[36]),
	.Y(dmi_rdata_0_iv_0_a3_3_3_Z[0])
);
defparam \dmi_rdata_0_iv_0_a3_3_3[0] .INIT=16'h0040;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_a3_2_1[0]  (
	.A(dmstatus_allany_halted),
	.B(dmi_req_data[36]),
	.C(N_894),
	.Y(dmi_rdata_0_iv_0_a3_2_1_Z[0])
);
defparam \dmi_rdata_0_iv_0_a3_2_1[0] .INIT=8'h02;
// @31:15129
  CFG4 sba_rd_req_cmb_1_sqmuxa_i_a3_13 (
	.A(un12lto14),
	.B(un12lt14),
	.C(sbaddr_ff_Z[16]),
	.D(sba_rd_req_cmb_1_sqmuxa_i_a3_9_Z),
	.Y(sba_rd_req_cmb_1_sqmuxa_i_a3_13_Z)
);
defparam sba_rd_req_cmb_1_sqmuxa_i_a3_13.INIT=16'h0700;
// @31:15261
  CFG4 sbcs_busyerror_ff_3_f0_i_a3 (
	.A(mem_wr),
	.B(dmi_resp_data[0]),
	.C(N_862),
	.D(N_23_i),
	.Y(N_1642)
);
defparam sbcs_busyerror_ff_3_f0_i_a3.INIT=16'h1030;
// @31:15070
  CFG4 sba_rd_req_cmb_f0 (
	.A(sba_rd_req_cmb_f1_0_Z),
	.B(sba_rd_req_cmb_2_sqmuxa),
	.C(N_776_i),
	.D(sba_rd_req_cmb_2_sqmuxa_1),
	.Y(sba_rd_req_cmb)
);
defparam sba_rd_req_cmb_f0.INIT=16'h0032;
// @31:15559
  CFG2 prescale_counter6 (
	.A(prescale_counter6_4_Z),
	.B(prescale_counter6_5_Z),
	.Y(prescale_counter6_Z)
);
defparam prescale_counter6.INIT=4'h8;
// @31:15351
  CFG4 sbcs_busy_ff_1_sqmuxa_i_o3_1 (
	.A(sba_state_Z[0]),
	.B(sba_state_Z[1]),
	.C(N_787_i),
	.D(N_751_i),
	.Y(N_1102)
);
defparam sbcs_busy_ff_1_sqmuxa_i_o3_1.INIT=16'hECFD;
// @31:14398
  CFG3 next_states2_i_a3 (
	.A(command_reg_state[5]),
	.B(command_reg_state[2]),
	.C(N_2009),
	.Y(N_1327)
);
defparam next_states2_i_a3.INIT=8'h10;
// @31:14536
  CFG4 debug_gpr_addr_0_sqmuxa_0_a2 (
	.A(command_reg[13]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[15]),
	.D(command_reg[14]),
	.Y(N_1824)
);
defparam debug_gpr_addr_0_sqmuxa_0_a2.INIT=16'h0001;
// @31:15129
  CFG3 sba_rd_req_cmb_2_sqmuxa_1_0_o2_0 (
	.A(N_999),
	.B(mem_rd),
	.C(sbcs_busyerror_1_sqmuxa_1),
	.Y(N_1001)
);
defparam sba_rd_req_cmb_2_sqmuxa_1_0_o2_0.INIT=8'hEA;
// @31:15018
  CFG3 sba_req_wr_byte_en_1_i_o3 (
	.A(sba_wr_req_ff_Z),
	.B(sba_state_Z[1]),
	.C(sba_state_Z[0]),
	.Y(N_819)
);
defparam sba_req_wr_byte_en_1_i_o3.INIT=8'hD7;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_o2_0[0]  (
	.A(dmi_req_data[39]),
	.B(dmi_req_data[37]),
	.C(dmi_req_data[36]),
	.D(dmi_req_data[34]),
	.Y(N_815)
);
defparam \dmi_rdata_0_iv_0_o2_0[0] .INIT=16'hFFEF;
// @31:14168
  CFG4 havereset_skip_pwrup_4_u_0 (
	.A(debug_sys_reset),
	.B(N_84_i),
	.C(havereset_skip_pwrup),
	.D(debug_state[0]),
	.Y(havereset_skip_pwrup_4)
);
defparam havereset_skip_pwrup_4_u_0.INIT=16'h7333;
// @31:14736
  CFG4 \debug_state_ns_0[5]  (
	.A(debug_state[5]),
	.B(debug_state[3]),
	.C(N_857),
	.D(cpu_debug_resume_ack_net),
	.Y(debug_state_ns_4)
);
defparam \debug_state_ns_0[5] .INIT=16'h0CAE;
// @31:15361
  CFG3 un16_valid_sba_0_a3_RNIE1JRC (
	.A(un16_dmi_valid_i),
	.B(mem_rdata34),
	.C(mem_wr),
	.Y(N_863_i)
);
defparam un16_valid_sba_0_a3_RNIE1JRC.INIT=8'h80;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_a2[1]  (
	.A(dmi_req_data[38]),
	.B(dmi_req_data[40]),
	.C(dmi_req_data[36]),
	.D(dmi_req_data[35]),
	.Y(N_1769)
);
defparam \dmi_rdata_0_iv_0_a2[1] .INIT=16'h0002;
// @31:13976
  CFG4 un12_valid_sba_0_o2_0 (
	.A(dmi_req_data[40]),
	.B(dmi_req_data[39]),
	.C(dmi_req_data[35]),
	.D(dmi_req_data[38]),
	.Y(N_823)
);
defparam un12_valid_sba_0_o2_0.INIT=16'hFBFF;
// @31:15261
  CFG3 \sba_req_addr_int_16_iv_0_a2_0[0]  (
	.A(N_793),
	.B(un1_sbcs_busy_ff13_3_i),
	.C(N_84_i),
	.Y(N_1729)
);
defparam \sba_req_addr_int_16_iv_0_a2_0[0] .INIT=8'h40;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0_o3[16]  (
	.A(N_84_i),
	.B(N_1750),
	.C(sba_resp_ready_int21),
	.D(count_en_0_sqmuxa_1),
	.Y(N_808)
);
defparam \sbdata_ff_9_0_iv_0_o3[16] .INIT=16'hCEEE;
// @31:15261
  CFG4 sba_req_rd_byte_en_int_13_m2s2_0_a2 (
	.A(N_899),
	.B(N_898),
	.C(N_84_i),
	.D(N_900),
	.Y(N_1721)
);
defparam sba_req_rd_byte_en_int_13_m2s2_0_a2.INIT=16'h0010;
// @31:15351
  CFG3 sbcs_busy_ff_2_sqmuxa_i_o3_0 (
	.A(N_1050),
	.B(N_899),
	.C(N_1049),
	.Y(N_818)
);
defparam sbcs_busy_ff_2_sqmuxa_i_o3_0.INIT=8'hB7;
// @31:14398
  CFG4 cmderr_cmb_0_sqmuxa_2_i_o2_2 (
	.A(debug_state[4]),
	.B(abstractcs_busy),
	.C(abstractcs_busy_cmb7),
	.D(un1_debug_csr_rd_en),
	.Y(N_861)
);
defparam cmderr_cmb_0_sqmuxa_2_i_o2_2.INIT=16'h5F57;
// @31:15261
  CFG3 sba_req_valid_int_9_i_o3 (
	.A(sba_state_Z[1]),
	.B(sba_state_Z[0]),
	.C(N_751_i),
	.Y(N_836)
);
defparam sba_req_valid_int_9_i_o3.INIT=8'h89;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_a2[17]  (
	.A(N_900),
	.B(N_84_i),
	.C(N_799),
	.D(N_1050),
	.Y(N_1795)
);
defparam \sba_req_wr_data_int_10_1_iv_0_a2[17] .INIT=16'h0400;
// @31:15351
  CFG4 un1_sbcs_busy_ff13_3_0_a3_0 (
	.A(N_1926),
	.B(N_787_i),
	.C(sba_state_Z[0]),
	.D(N_1072),
	.Y(N_1623)
);
defparam un1_sbcs_busy_ff13_3_0_a3_0.INIT=16'hEA00;
// @31:14698
  CFG4 N_768_i (
	.A(debug_state[2]),
	.B(cpu_debug_halt_ack_net),
	.C(debug_state[1]),
	.D(dmcontrol_haltreq),
	.Y(N_768_i_1z)
);
defparam N_768_i.INIT=16'h3200;
// @31:14736
  CFG4 N_1323_i (
	.A(cpu_debug_halt_req_net),
	.B(debug_state[1]),
	.C(cpu_debug_halt_ack_net),
	.D(debug_state[2]),
	.Y(N_1323_i_1z)
);
defparam N_1323_i.INIT=16'h8F88;
// @31:14398
  CFG3 next_state_1_sqmuxa_3_0_a3_RNO (
	.A(cpu_debug_gpr_op_rd_data_valid_net),
	.B(cpu_debug_mode_net),
	.C(cpu_debug_csr_op_rd_data_valid_net),
	.Y(N_357_i)
);
defparam next_state_1_sqmuxa_3_0_a3_RNO.INIT=8'hC8;
// @31:15261
  CFG3 sbcs_busyerror_ff_3_f0_i_a3_RNO (
	.A(sba_busy),
	.B(dmi_req_data[36]),
	.C(dmi_req_data[34]),
	.Y(N_23_i)
);
defparam sbcs_busyerror_ff_3_f0_i_a3_RNO.INIT=8'hA8;
// @31:15261
  CFG4 sba_req_valid_int_9_i_2 (
	.A(N_898),
	.B(sba_req_valid_int_9_i_1_Z),
	.C(N_1927),
	.D(N_899),
	.Y(sba_req_valid_int_9_i_2_Z)
);
defparam sba_req_valid_int_9_i_2.INIT=16'hFEFC;
// @31:14718
  CFG3 debug_resume_req_3_0_a3 (
	.A(debug_resume_req_3_0_a3_0_Z),
	.B(cpu_debug_resume_ack_net),
	.C(debug_trx_os_net),
	.Y(debug_resume_req_3)
);
defparam debug_resume_req_3_0_a3.INIT=8'h02;
// @31:14736
  CFG4 \debug_state_ns_0_a3[1]  (
	.A(N_1093),
	.B(N_1902),
	.C(debug_sys_reset),
	.D(cpu_debug_mode_net),
	.Y(N_1540)
);
defparam \debug_state_ns_0_a3[1] .INIT=16'h0004;
// @31:14398
  CFG3 cmderr_cmb_1_sqmuxa_1_0_a2 (
	.A(cmderr_cmb_1_sqmuxa_1_0_a2_4_Z),
	.B(un1_dmi_req_command_i),
	.C(cmderr_cmb_1_sqmuxa_1_0_a2_5_Z),
	.Y(N_1828)
);
defparam cmderr_cmb_1_sqmuxa_1_0_a2.INIT=8'h20;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_a2[2]  (
	.A(dmi_req_data[40]),
	.B(dmi_req_data[38]),
	.C(dmi_req_data[35]),
	.D(N_815),
	.Y(N_1703)
);
defparam \dmi_rdata_0_iv_0_a2[2] .INIT=16'h0001;
// @31:13979
  CFG3 dmi_req_ready_0_o3 (
	.A(sba_busy),
	.B(empty_rd),
	.C(abstractcs_busy),
	.Y(N_830)
);
defparam dmi_req_ready_0_o3.INIT=8'hFE;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0_a2[8]  (
	.A(N_898),
	.B(N_1050),
	.C(N_1750),
	.D(N_798),
	.Y(N_1793)
);
defparam \sbdata_ff_9_0_iv_0_a2[8] .INIT=16'h0080;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_a2_1[3]  (
	.A(N_823),
	.B(dmi_req_data[37]),
	.C(N_797),
	.Y(dmi_rdata_0_iv_0_a2_1_Z[3])
);
defparam \dmi_rdata_0_iv_0_a2_1[3] .INIT=8'h40;
// @31:15261
  CFG4 \sba_req_rd_byte_en_int_13_m0_i_a3_0[2]  (
	.A(N_1929),
	.B(sba_rd_req_cmb),
	.C(N_1708),
	.D(N_80_i),
	.Y(N_1235)
);
defparam \sba_req_rd_byte_en_int_13_m0_i_a3_0[2] .INIT=16'h0080;
// @31:15017
  CFG4 \sba_req_rd_byte_en[0]  (
	.A(sba_req_rd_byte_en_int_Z[0]),
	.B(sba_rd_req_ff_Z),
	.C(sba_state_Z[1]),
	.D(sba_state_Z[0]),
	.Y(debug_sysbus_req_rd_byte_en_net[0])
);
defparam \sba_req_rd_byte_en[0] .INIT=16'h0880;
// @31:15017
  CFG4 \sba_req_rd_byte_en[1]  (
	.A(sba_req_rd_byte_en_int_Z[1]),
	.B(sba_rd_req_ff_Z),
	.C(sba_state_Z[1]),
	.D(sba_state_Z[0]),
	.Y(debug_sysbus_req_rd_byte_en_net[1])
);
defparam \sba_req_rd_byte_en[1] .INIT=16'h0880;
// @31:15017
  CFG4 \sba_req_rd_byte_en[2]  (
	.A(sba_req_rd_byte_en_int_Z[2]),
	.B(sba_rd_req_ff_Z),
	.C(sba_state_Z[1]),
	.D(sba_state_Z[0]),
	.Y(debug_sysbus_req_rd_byte_en_net[2])
);
defparam \sba_req_rd_byte_en[2] .INIT=16'h0880;
// @31:15017
  CFG4 \sba_req_rd_byte_en[3]  (
	.A(sba_req_rd_byte_en_int_Z[3]),
	.B(sba_rd_req_ff_Z),
	.C(sba_state_Z[1]),
	.D(sba_state_Z[0]),
	.Y(debug_sysbus_req_rd_byte_en_net[3])
);
defparam \sba_req_rd_byte_en[3] .INIT=16'h0880;
// @31:15018
  CFG4 \sba_req_wr_byte_en[0]  (
	.A(sba_state_Z[1]),
	.B(sba_state_Z[0]),
	.C(sba_req_wr_byte_en_int_Z[0]),
	.D(sba_wr_req_ff_Z),
	.Y(debug_sysbus_req_wr_byte_en_net[0])
);
defparam \sba_req_wr_byte_en[0] .INIT=16'h6000;
// @31:15018
  CFG4 \sba_req_wr_byte_en[1]  (
	.A(sba_state_Z[1]),
	.B(sba_state_Z[0]),
	.C(sba_req_wr_byte_en_int_Z[1]),
	.D(sba_wr_req_ff_Z),
	.Y(debug_sysbus_req_wr_byte_en_net[1])
);
defparam \sba_req_wr_byte_en[1] .INIT=16'h6000;
// @31:15018
  CFG4 \sba_req_wr_byte_en[2]  (
	.A(sba_state_Z[1]),
	.B(sba_state_Z[0]),
	.C(sba_req_wr_byte_en_int_Z[2]),
	.D(sba_wr_req_ff_Z),
	.Y(debug_sysbus_req_wr_byte_en_net[2])
);
defparam \sba_req_wr_byte_en[2] .INIT=16'h6000;
// @31:15018
  CFG4 \sba_req_wr_byte_en[3]  (
	.A(sba_state_Z[1]),
	.B(sba_state_Z[0]),
	.C(sba_req_wr_byte_en_int_Z[3]),
	.D(sba_wr_req_ff_Z),
	.Y(debug_sysbus_req_wr_byte_en_net[3])
);
defparam \sba_req_wr_byte_en[3] .INIT=16'h6000;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0_o3[8]  (
	.A(N_84_i),
	.B(N_1721),
	.C(sba_resp_ready_int21),
	.D(count_en_0_sqmuxa_1),
	.Y(N_812)
);
defparam \sbdata_ff_9_0_iv_0_o3[8] .INIT=16'hCEEE;
// @31:15129
  CFG4 sba_rd_req_cmb_1_sqmuxa_i_o3 (
	.A(mem_wr),
	.B(N_1017),
	.C(N_1707),
	.D(sbcs_busyerror_0_sqmuxa),
	.Y(N_2018)
);
defparam sba_rd_req_cmb_1_sqmuxa_i_o3.INIT=16'hD000;
// @31:14120
  CFG3 dmcontrol_dmactive4_0_a2_0 (
	.A(N_1769),
	.B(dmi_req_data[34]),
	.C(N_813),
	.Y(N_1903)
);
defparam dmcontrol_dmactive4_0_a2_0.INIT=8'h02;
// @31:13976
  CFG2 un12_valid_sba_0_o2 (
	.A(N_823),
	.B(dmi_req_data[37]),
	.Y(N_825)
);
defparam un12_valid_sba_0_o2.INIT=4'hB;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_a3_2[7]  (
	.A(N_1769),
	.B(dmi_req_data[34]),
	.C(N_813),
	.Y(N_1896)
);
defparam \dmi_rdata_0_iv_0_a3_2[7] .INIT=8'h08;
// @31:14023
  CFG2 \dmi_rdata_0_iv_0_o3[0]  (
	.A(N_894),
	.B(N_815),
	.Y(N_909)
);
defparam \dmi_rdata_0_iv_0_o3[0] .INIT=4'hE;
// @31:15261
  CFG4 sba_req_valid_int_9_i_a3 (
	.A(N_1049),
	.B(N_1050),
	.C(sba_state_Z[0]),
	.D(N_899),
	.Y(N_1669)
);
defparam sba_req_valid_int_9_i_a3.INIT=16'h6000;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_a2_1[17]  (
	.A(N_1699),
	.B(N_899),
	.C(N_110),
	.D(N_997),
	.Y(N_1728)
);
defparam \sba_req_wr_data_int_10_1_iv_0_a2_1[17] .INIT=16'h8088;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0_a2[16]  (
	.A(sba_resp_ready_int21),
	.B(count_en_0_sqmuxa_1),
	.C(N_899),
	.D(N_1699),
	.Y(N_1743)
);
defparam \sbdata_ff_9_0_iv_0_a2[16] .INIT=16'h8000;
// @31:14339
  CFG2 abstractcs_cmderr_cmb_0_sqmuxa_i_a3_RNIHD5VD (
	.A(N_1902),
	.B(N_84_i),
	.Y(N_364_i)
);
defparam abstractcs_cmderr_cmb_0_sqmuxa_i_a3_RNIHD5VD.INIT=4'h4;
// @31:15351
  CFG4 sbcs_busy_ff_1_sqmuxa_i_o3 (
	.A(N_898),
	.B(N_899),
	.C(N_1050),
	.D(N_1049),
	.Y(N_800)
);
defparam sbcs_busy_ff_1_sqmuxa_i_o3.INIT=16'hAEC8;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0_o2[8]  (
	.A(N_899),
	.B(N_898),
	.C(N_1050),
	.D(N_804),
	.Y(N_811)
);
defparam \sbdata_ff_9_0_iv_0_o2[8] .INIT=16'h0026;
// @31:14536
  CFG2 debug_gpr_addr_0_sqmuxa_0_a3_0_1 (
	.A(N_1824),
	.B(cpu_debug_active_net),
	.Y(N_1316_1)
);
defparam debug_gpr_addr_0_sqmuxa_0_a3_0_1.INIT=4'h8;
// @31:15261
  CFG4 \sba_req_rd_byte_en_int_13_m0_i_a3_0[0]  (
	.A(N_1050),
	.B(N_898),
	.C(N_1930),
	.D(N_1708),
	.Y(N_1233)
);
defparam \sba_req_rd_byte_en_int_13_m0_i_a3_0[0] .INIT=16'h8000;
// @31:15261
  CFG4 \sba_req_wr_byte_en_int_13_m0_i_a3[0]  (
	.A(N_898),
	.B(N_1050),
	.C(N_1708),
	.D(N_1701),
	.Y(N_1771)
);
defparam \sba_req_wr_byte_en_int_13_m0_i_a3[0] .INIT=16'h8000;
// @31:14159
  CFG4 dmstatus_allany_havereset10_0_a3_RNIMTBGL (
	.A(dmcontrol_ackhavereset),
	.B(dmstatus_allany_havereset),
	.C(N_84_i),
	.D(dmstatus_allany_havereset10),
	.Y(N_762_i)
);
defparam dmstatus_allany_havereset10_0_a3_RNIMTBGL.INIT=16'hF040;
// @31:14251
  CFG4 N_770_i (
	.A(debug_state[1]),
	.B(debug_state[3]),
	.C(N_84_i),
	.D(dmstatus_allany_halted),
	.Y(N_770_i_1z)
);
defparam N_770_i.INIT=16'h5040;
// @31:14278
  CFG4 N_769_i (
	.A(debug_state[1]),
	.B(N_84_i),
	.C(dmstatus_allany_resumeack),
	.D(dmcontrol_resumereq),
	.Y(N_769_i_1z)
);
defparam N_769_i.INIT=16'hC800;
// @31:15192
  CFG4 sba_rd_req_cmb_f0_RNITQ7FE1 (
	.A(cpu_debug_mode_net),
	.B(debug_trx_os_net),
	.C(sba_wr_req_cmb),
	.D(sba_rd_req_cmb),
	.Y(N_751_i)
);
defparam sba_rd_req_cmb_f0_RNITQ7FE1.INIT=16'h2220;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[1]  (
	.A(debug_sys_reset),
	.B(N_813),
	.C(N_1769),
	.D(N_1896),
	.Y(dmi_rdata_0_iv_0_0_Z[1])
);
defparam \dmi_rdata_0_iv_0_0[1] .INIT=16'hFF20;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[0]  (
	.A(dmi_req_data[34]),
	.B(dmi_rdata_0_iv_0_a3_3_3_Z[0]),
	.C(N_813),
	.D(dmi_rdata_0_iv_0_a3_2_1_Z[0]),
	.Y(dmi_rdata_0_iv_0_0_Z[0])
);
defparam \dmi_rdata_0_iv_0_0[0] .INIT=16'h0E04;
// @31:14339
  CFG2 \cmderr_ff_4_0_a3_0_0[1]  (
	.A(dmi_req_data[11]),
	.B(abstractcs_cmderr[1]),
	.Y(cmderr_ff_4_0_a3_0[1])
);
defparam \cmderr_ff_4_0_a3_0_0[1] .INIT=4'h4;
// @31:14339
  CFG2 un1_dmcontrol_ndmreset13_4_0_o3_0 (
	.A(N_830),
	.B(N_821),
	.Y(un1_dmcontrol_ndmreset13_4_0_o3_0_Z)
);
defparam un1_dmcontrol_ndmreset13_4_0_o3_0.INIT=4'hB;
// @31:15129
  CFG2 sba_rd_req_cmb_1_sqmuxa_1_i_a2_0_3 (
	.A(dmi_req_data[30]),
	.B(dmi_req_data[33]),
	.Y(sba_rd_req_cmb_1_sqmuxa_1_i_a2_0_3_Z)
);
defparam sba_rd_req_cmb_1_sqmuxa_1_i_a2_0_3.INIT=4'h1;
// @31:15129
  CFG4 sba_rd_req_cmb_1_sqmuxa_i_a3 (
	.A(sba_rd_req_cmb_1_sqmuxa_i_a3_10_Z),
	.B(sba_rd_req_cmb_1_sqmuxa_i_a3_13_Z),
	.C(sba_rd_req_cmb_1_sqmuxa_i_a3_12_Z),
	.D(sba_rd_req_cmb_1_sqmuxa_i_a3_11_Z),
	.Y(N_1629)
);
defparam sba_rd_req_cmb_1_sqmuxa_i_a3.INIT=16'h8000;
// @31:14736
  CFG4 \debug_state_ns_0[3]  (
	.A(debug_state_ns_0_a3_0[3]),
	.B(N_1902),
	.C(debug_state[4]),
	.D(debug_state_ns_0_0_Z[3]),
	.Y(debug_state_ns_2)
);
defparam \debug_state_ns_0[3] .INIT=16'hFFC8;
// @31:13976
  CFG4 un12_valid_sba_0_a3 (
	.A(dmi_req_data[37]),
	.B(dmi_req_data[36]),
	.C(dmi_req_data[34]),
	.D(N_823),
	.Y(un12_dmi_valid_i)
);
defparam un12_valid_sba_0_a3.INIT=16'h0020;
// @31:13957
  CFG3 un3_dmi_wr_0_a3 (
	.A(empty_rd),
	.B(dmi_req_data[0]),
	.C(fifo_memory_0),
	.Y(mem_wr)
);
defparam un3_dmi_wr_0_a3.INIT=8'h10;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_o3[0]  (
	.A(N_1699),
	.B(N_899),
	.C(sba_req_wr_data_int_10_1_iv_0_o3_0_Z[0]),
	.D(N_997),
	.Y(N_855)
);
defparam \sba_req_wr_data_int_10_1_iv_0_o3[0] .INIT=16'hF0F8;
// @31:14339
  CFG4 \command_reg_state_4_0_a2[2]  (
	.A(command_reg[22]),
	.B(command_reg[21]),
	.C(command_reg[20]),
	.D(N_1828),
	.Y(N_1960)
);
defparam \command_reg_state_4_0_a2[2] .INIT=16'h0400;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[1]  (
	.A(sba_req_addr_int[1]),
	.B(N_1050),
	.C(N_1704),
	.D(N_1729),
	.Y(sba_req_addr_int_16[1])
);
defparam \sba_req_addr_int_16_iv_0[1] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0_a2_0[6]  (
	.A(N_1750),
	.B(N_898),
	.C(N_1740),
	.D(N_1708),
	.Y(N_1800)
);
defparam \sbdata_ff_9_iv_0_a2_0[6] .INIT=16'hF080;
// @31:14023
  CFG2 \dmi_rdata_0_iv_0_a3_2[1]  (
	.A(N_1703),
	.B(data_0_reg[1]),
	.Y(N_1513)
);
defparam \dmi_rdata_0_iv_0_a3_2[1] .INIT=4'h8;
// @31:15129
  CFG2 sba_rd_req_cmb_1_sqmuxa_1_i_a2_1 (
	.A(dmi_req_data[22]),
	.B(dmi_req_data[24]),
	.Y(N_1899)
);
defparam sba_rd_req_cmb_1_sqmuxa_1_i_a2_1.INIT=4'h1;
// @31:13975
  CFG3 un16_valid_sba_0_a2 (
	.A(dmi_req_data[37]),
	.B(dmi_req_data[34]),
	.C(N_823),
	.Y(N_1999)
);
defparam un16_valid_sba_0_a2.INIT=8'h02;
// @31:13958
  CFG2 un3_dmi_rd_0_a3 (
	.A(dmi_req_data[0]),
	.B(fifo_memory_0),
	.Y(mem_rd)
);
defparam un3_dmi_rd_0_a3.INIT=4'h2;
// @31:14023
  CFG2 \dmi_rdata_0_iv_0_a3_1[11]  (
	.A(N_1896),
	.B(dmstatus_allany_halted),
	.Y(N_1462)
);
defparam \dmi_rdata_0_iv_0_a3_1[11] .INIT=4'h2;
// @31:14023
  CFG2 \dmi_rdata_0_iv_0_a3_2[19]  (
	.A(N_1896),
	.B(dmstatus_allany_havereset),
	.Y(N_1467)
);
defparam \dmi_rdata_0_iv_0_a3_2[19] .INIT=4'h8;
// @31:14023
  CFG2 \dmi_rdata_0_iv_0_a3_1[8]  (
	.A(N_1896),
	.B(dmstatus_allany_halted),
	.Y(N_1525)
);
defparam \dmi_rdata_0_iv_0_a3_1[8] .INIT=4'h8;
// @31:15550
  CFG3 \prescale_counter_4_i_o2[2]  (
	.A(prescale_counter_Z[1]),
	.B(prescale_counter_Z[0]),
	.C(prescale_counter6_Z),
	.Y(N_893)
);
defparam \prescale_counter_4_i_o2[2] .INIT=8'h7F;
// @31:15559
  CFG4 counter_1_sqmuxa_i_0 (
	.A(N_1927),
	.B(prescale_counter6_Z),
	.C(N_1931),
	.D(N_793),
	.Y(counter_1_sqmuxa_i_0_Z)
);
defparam counter_1_sqmuxa_i_0.INIT=16'hFFFE;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_a2[10]  (
	.A(N_899),
	.B(N_1049),
	.C(N_1050),
	.D(N_1699),
	.Y(N_1741)
);
defparam \sba_req_wr_data_int_10_1_iv_0_a2[10] .INIT=16'h0400;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0_a2[31]  (
	.A(N_899),
	.B(N_1049),
	.C(N_1050),
	.D(N_1699),
	.Y(N_1799)
);
defparam \sba_req_wr_data_int_10_0_iv_0_a2[31] .INIT=16'h4000;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0_a2_2[6]  (
	.A(N_1050),
	.B(N_1049),
	.C(N_798),
	.D(N_1721),
	.Y(N_1803)
);
defparam \sbdata_ff_9_iv_0_a2_2[6] .INIT=16'h0800;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_a2_0[17]  (
	.A(sba_rd_req_cmb),
	.B(sba_wr_req_cmb),
	.C(N_80_i),
	.D(N_1728),
	.Y(N_1998)
);
defparam \sba_req_wr_data_int_10_1_iv_0_a2_0[17] .INIT=16'h0400;
// @31:15261
  CFG4 sba_req_wr_byte_en_int_13_m2s2_0 (
	.A(un1_sbcs_busy_ff13_3_i),
	.B(N_1701),
	.C(N_84_i),
	.D(N_1721),
	.Y(sba_req_wr_byte_en_int_13_sm0)
);
defparam sba_req_wr_byte_en_int_13_m2s2_0.INIT=16'hECA0;
// @31:14398
  CFG4 cmderr_cmb_1_sqmuxa_1_0_a2_0 (
	.A(command_reg_state[0]),
	.B(debug_state[4]),
	.C(N_821),
	.D(N_1902),
	.Y(N_1895)
);
defparam cmderr_cmb_1_sqmuxa_1_0_a2_0.INIT=16'h0008;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0_a2_0[8]  (
	.A(count_en_0_sqmuxa_1),
	.B(N_811),
	.C(sba_resp_ready_int21),
	.Y(N_1801)
);
defparam \sbdata_ff_9_0_iv_0_a2_0[8] .INIT=8'h80;
// @31:15351
  CFG4 sbcs_busy_ff_2_sqmuxa_i_o3 (
	.A(N_898),
	.B(N_900),
	.C(N_818),
	.D(N_799),
	.Y(N_7)
);
defparam sbcs_busy_ff_2_sqmuxa_i_o3.INIT=16'hEFCF;
// @31:15261
  CFG3 un1_sbcs_readonaddr_ff7_7_i_o3 (
	.A(N_818),
	.B(N_1708),
	.C(N_1699),
	.Y(N_822)
);
defparam un1_sbcs_readonaddr_ff7_7_i_o3.INIT=8'hEC;
// @31:15261
  CFG4 sba_req_rd_byte_en_int_13_ss0_0 (
	.A(N_80_i),
	.B(un1_sbcs_busy_ff13_3_i),
	.C(N_84_i),
	.D(sba_m1_0_a2_1),
	.Y(sba_req_rd_byte_en_int_13_ss0)
);
defparam sba_req_rd_byte_en_int_13_ss0_0.INIT=16'hD5C0;
// @31:15261
  CFG4 sba_req_wr_byte_en_int_13_ss0_0 (
	.A(N_80_i),
	.B(un1_sbcs_busy_ff13_3_i),
	.C(N_84_i),
	.D(sba_m1_e_2),
	.Y(sba_req_wr_byte_en_int_13_ss0)
);
defparam sba_req_wr_byte_en_int_13_ss0_0.INIT=16'hD5C0;
// @31:15261
  CFG4 sba_req_rd_byte_en_int_13_m2s2_0 (
	.A(N_1721),
	.B(N_84_i),
	.C(un1_sbcs_busy_ff13_3_i),
	.D(N_1930),
	.Y(sba_req_rd_byte_en_int_13_sm0)
);
defparam sba_req_rd_byte_en_int_13_m2s2_0.INIT=16'hEAC0;
// @31:15129
  CFG4 sba_rd_req_cmb_1_sqmuxa_1_i_o3_1 (
	.A(ram0_16),
	.B(ram1_16),
	.C(dmi_req_data[15]),
	.D(rd_ptr_0),
	.Y(N_834)
);
defparam sba_rd_req_cmb_1_sqmuxa_1_i_o3_1.INIT=16'h3F5F;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[0]  (
	.A(sba_req_addr_int[0]),
	.B(N_1049),
	.C(N_1704),
	.D(N_1729),
	.Y(sba_req_addr_int_16[0])
);
defparam \sba_req_addr_int_16_iv_0[0] .INIT=16'hEAC0;
// @31:14736
  CFG3 \debug_state_ns_i_0_o3_RNI3QT0J[4]  (
	.A(N_1902),
	.B(debug_state[4]),
	.C(N_1093),
	.Y(N_55_i)
);
defparam \debug_state_ns_i_0_o3_RNI3QT0J[4] .INIT=8'h45;
// @31:14337
  CFG3 abstractcs_cmderr_cmb_0_sqmuxa_i_a3_RNIQTJAE (
	.A(N_1902),
	.B(N_84_i),
	.C(N_1106),
	.Y(un1_dmcontrol_ndmreset13_2_i)
);
defparam abstractcs_cmderr_cmb_0_sqmuxa_i_a3_RNIQTJAE.INIT=8'hB0;
// @31:15259
  CFG4 sbcs_busyerror_ff_RNO (
	.A(N_27_i),
	.B(N_1642),
	.C(N_84_i),
	.D(mem_wr),
	.Y(N_685_i)
);
defparam sbcs_busyerror_ff_RNO.INIT=16'h1030;
// @31:15261
  CFG4 sba_wr_req_cmb_iv_0_o3_RNIV7J4S (
	.A(sba_wr_req_ff_Z),
	.B(N_1078),
	.C(N_778_i),
	.D(N_796),
	.Y(sba_wr_req_cmb)
);
defparam sba_wr_req_cmb_iv_0_o3_RNIV7J4S.INIT=16'hBBB0;
// @31:13988
  CFG4 sbcs_busy_ff_1_sqmuxa_i_a3_0_RNIH0UAV1 (
	.A(N_1927),
	.B(sba_state_Z[1]),
	.C(N_779_i),
	.D(N_793),
	.Y(sbcs_busy_ff_1_sqmuxa_i_a3_0_RNIH0UAV1_Z)
);
defparam sbcs_busy_ff_1_sqmuxa_i_a3_0_RNIH0UAV1.INIT=16'h0015;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0_m3[16]  (
	.A(N_796),
	.B(sbdata_ff_Z[16]),
	.C(dmi_req_data[18]),
	.Y(N_1065)
);
defparam \sbdata_ff_9_0_iv_0_m3[16] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0_m3[28]  (
	.A(N_796),
	.B(sbdata_ff_Z[28]),
	.C(dmi_req_data[30]),
	.Y(N_1057)
);
defparam \sbdata_ff_9_0_iv_0_m3[28] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0_m3[27]  (
	.A(N_796),
	.B(sbdata_ff_Z[27]),
	.C(dmi_req_data[29]),
	.Y(N_1052)
);
defparam \sbdata_ff_9_0_iv_0_m3[27] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_0_m3[1]  (
	.A(N_802),
	.B(sbaddr_ff_Z[1]),
	.C(dmi_req_data[3]),
	.Y(N_1050)
);
defparam \sbaddr_i_0_m3[1] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_0_m3[0]  (
	.A(N_802),
	.B(sbaddr_ff_Z[0]),
	.C(dmi_req_data[2]),
	.Y(N_1049)
);
defparam \sbaddr_i_0_m3[0] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_iv_0_m3[3]  (
	.A(N_796),
	.B(sbdata_ff_Z[3]),
	.C(dmi_req_data[5]),
	.Y(N_1008)
);
defparam \sbdata_ff_9_iv_0_m3[3] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_iv_0_m3[4]  (
	.A(N_796),
	.B(sbdata_ff_Z[4]),
	.C(dmi_req_data[6]),
	.Y(N_1007)
);
defparam \sbdata_ff_9_iv_0_m3[4] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_iv_0_m3[5]  (
	.A(N_796),
	.B(sbdata_ff_Z[5]),
	.C(dmi_req_data[7]),
	.Y(N_1006)
);
defparam \sbdata_ff_9_iv_0_m3[5] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_iv_0_m3[2]  (
	.A(N_796),
	.B(sbdata_ff_Z[2]),
	.C(dmi_req_data[4]),
	.Y(N_1003)
);
defparam \sbdata_ff_9_iv_0_m3[2] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[2]  (
	.A(N_802),
	.B(sbaddr_ff_Z[2]),
	.C(dmi_req_data[4]),
	.Y(N_981)
);
defparam \sbaddr_i_m3[2] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[3]  (
	.A(N_802),
	.B(sbaddr_ff_Z[3]),
	.C(dmi_req_data[5]),
	.Y(N_980)
);
defparam \sbaddr_i_m3[3] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[4]  (
	.A(N_802),
	.B(sbaddr_ff_Z[4]),
	.C(dmi_req_data[6]),
	.Y(N_979)
);
defparam \sbaddr_i_m3[4] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[5]  (
	.A(N_802),
	.B(sbaddr_ff_Z[5]),
	.C(dmi_req_data[7]),
	.Y(N_978)
);
defparam \sbaddr_i_m3[5] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[6]  (
	.A(N_802),
	.B(sbaddr_ff_Z[6]),
	.C(dmi_req_data[8]),
	.Y(N_977)
);
defparam \sbaddr_i_m3[6] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[7]  (
	.A(N_802),
	.B(sbaddr_ff_Z[7]),
	.C(dmi_req_data[9]),
	.Y(N_976)
);
defparam \sbaddr_i_m3[7] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[8]  (
	.A(N_802),
	.B(sbaddr_ff_Z[8]),
	.C(dmi_req_data[10]),
	.Y(N_975)
);
defparam \sbaddr_i_m3[8] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[9]  (
	.A(N_802),
	.B(sbaddr_ff_Z[9]),
	.C(dmi_req_data[11]),
	.Y(N_974)
);
defparam \sbaddr_i_m3[9] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[10]  (
	.A(N_802),
	.B(sbaddr_ff_Z[10]),
	.C(dmi_req_data[12]),
	.Y(N_973)
);
defparam \sbaddr_i_m3[10] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[11]  (
	.A(N_802),
	.B(sbaddr_ff_Z[11]),
	.C(dmi_req_data[13]),
	.Y(N_972)
);
defparam \sbaddr_i_m3[11] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[13]  (
	.A(N_802),
	.B(un12lt14),
	.C(dmi_req_data[15]),
	.Y(N_971)
);
defparam \sbaddr_i_m3[13] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[14]  (
	.A(N_802),
	.B(un12lto14),
	.C(dmi_req_data[16]),
	.Y(N_970)
);
defparam \sbaddr_i_m3[14] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[15]  (
	.A(N_802),
	.B(sbaddr_ff_Z[15]),
	.C(dmi_req_data[17]),
	.Y(N_969)
);
defparam \sbaddr_i_m3[15] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[16]  (
	.A(N_802),
	.B(sbaddr_ff_Z[16]),
	.C(dmi_req_data[18]),
	.Y(N_968)
);
defparam \sbaddr_i_m3[16] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[17]  (
	.A(N_802),
	.B(sbaddr_ff_Z[17]),
	.C(dmi_req_data[19]),
	.Y(N_967)
);
defparam \sbaddr_i_m3[17] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[18]  (
	.A(N_802),
	.B(sbaddr_ff_Z[18]),
	.C(dmi_req_data[20]),
	.Y(N_966)
);
defparam \sbaddr_i_m3[18] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[19]  (
	.A(N_802),
	.B(sbaddr_ff_Z[19]),
	.C(dmi_req_data[21]),
	.Y(N_965)
);
defparam \sbaddr_i_m3[19] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[20]  (
	.A(N_802),
	.B(sbaddr_ff_Z[20]),
	.C(dmi_req_data[22]),
	.Y(N_964)
);
defparam \sbaddr_i_m3[20] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[22]  (
	.A(N_802),
	.B(sbaddr_ff_Z[22]),
	.C(dmi_req_data[24]),
	.Y(N_963)
);
defparam \sbaddr_i_m3[22] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[24]  (
	.A(N_802),
	.B(sbaddr_ff_Z[24]),
	.C(dmi_req_data[26]),
	.Y(N_962)
);
defparam \sbaddr_i_m3[24] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[25]  (
	.A(N_802),
	.B(sbaddr_ff_Z[25]),
	.C(dmi_req_data[27]),
	.Y(N_961)
);
defparam \sbaddr_i_m3[25] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[26]  (
	.A(N_802),
	.B(sbaddr_ff_Z[26]),
	.C(dmi_req_data[28]),
	.Y(N_960)
);
defparam \sbaddr_i_m3[26] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[27]  (
	.A(N_802),
	.B(sbaddr_ff_Z[27]),
	.C(dmi_req_data[29]),
	.Y(N_959)
);
defparam \sbaddr_i_m3[27] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[28]  (
	.A(N_802),
	.B(sbaddr_ff_Z[28]),
	.C(dmi_req_data[30]),
	.Y(N_958)
);
defparam \sbaddr_i_m3[28] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[29]  (
	.A(N_802),
	.B(sbaddr_ff_Z[29]),
	.C(dmi_req_data[31]),
	.Y(N_957)
);
defparam \sbaddr_i_m3[29] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[30]  (
	.A(N_802),
	.B(sbaddr_ff_Z[30]),
	.C(dmi_req_data[32]),
	.Y(N_956)
);
defparam \sbaddr_i_m3[30] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[31]  (
	.A(N_802),
	.B(sbaddr_ff_Z[31]),
	.C(dmi_req_data[33]),
	.Y(N_955)
);
defparam \sbaddr_i_m3[31] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[12]  (
	.A(N_802),
	.B(sbaddr_ff_Z[12]),
	.C(dmi_req_data[14]),
	.Y(N_954)
);
defparam \sbaddr_i_m3[12] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[21]  (
	.A(N_802),
	.B(sbaddr_ff_Z[21]),
	.C(dmi_req_data[23]),
	.Y(N_953)
);
defparam \sbaddr_i_m3[21] .INIT=8'hD8;
// @31:15070
  CFG3 \sbaddr_i_m3[23]  (
	.A(N_802),
	.B(sbaddr_ff_Z[23]),
	.C(dmi_req_data[25]),
	.Y(N_952)
);
defparam \sbaddr_i_m3[23] .INIT=8'hD8;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0_m3[11]  (
	.A(N_796),
	.B(sbdata_ff_Z[11]),
	.C(dmi_req_data[13]),
	.Y(N_880)
);
defparam \sba_req_wr_data_int_10_1_iv_0_m3[11] .INIT=8'hD8;
// @31:15261
  CFG3 \sbcs_access_ff_3_0_m3[1]  (
	.A(dmi_req_data[20]),
	.B(N_863_i),
	.C(sbcs_access_ff_Z[1]),
	.Y(N_899)
);
defparam \sbcs_access_ff_3_0_m3[1] .INIT=8'hB8;
// @31:15070
  CFG3 \sbcs_access_i_0_m3[2]  (
	.A(dmi_req_data[21]),
	.B(N_863_i),
	.C(sbcs_access_ff_Z[2]),
	.Y(N_900)
);
defparam \sbcs_access_i_0_m3[2] .INIT=8'hB8;
// @31:15070
  CFG3 \sbcs_access_i_0_m3[0]  (
	.A(dmi_req_data[19]),
	.B(N_863_i),
	.C(sbcs_access_ff_Z[0]),
	.Y(N_898)
);
defparam \sbcs_access_i_0_m3[0] .INIT=8'hB8;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0_m3[15]  (
	.A(N_796),
	.B(sbdata_ff_Z[15]),
	.C(dmi_req_data[17]),
	.Y(N_879)
);
defparam \sba_req_wr_data_int_10_1_iv_0_m3[15] .INIT=8'hD8;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0_m3[12]  (
	.A(N_796),
	.B(sbdata_ff_Z[12]),
	.C(dmi_req_data[14]),
	.Y(N_881)
);
defparam \sba_req_wr_data_int_10_1_iv_0_m3[12] .INIT=8'hD8;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0_m3[13]  (
	.A(N_796),
	.B(sbdata_ff_Z[13]),
	.C(dmi_req_data[15]),
	.Y(N_882)
);
defparam \sba_req_wr_data_int_10_1_iv_0_m3[13] .INIT=8'hD8;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0_m3[14]  (
	.A(N_796),
	.B(sbdata_ff_Z[14]),
	.C(dmi_req_data[16]),
	.Y(N_883)
);
defparam \sba_req_wr_data_int_10_1_iv_0_m3[14] .INIT=8'hD8;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0_m3[8]  (
	.A(N_796),
	.B(sbdata_ff_Z[8]),
	.C(dmi_req_data[10]),
	.Y(N_884)
);
defparam \sba_req_wr_data_int_10_1_iv_0_m3[8] .INIT=8'hD8;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0_m3[9]  (
	.A(N_796),
	.B(sbdata_ff_Z[9]),
	.C(dmi_req_data[11]),
	.Y(N_885)
);
defparam \sba_req_wr_data_int_10_1_iv_0_m3[9] .INIT=8'hD8;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0_m3[10]  (
	.A(N_796),
	.B(sbdata_ff_Z[10]),
	.C(dmi_req_data[12]),
	.Y(N_886)
);
defparam \sba_req_wr_data_int_10_1_iv_0_m3[10] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_iv_0_m3[1]  (
	.A(N_796),
	.B(sbdata_ff_Z[1]),
	.C(dmi_req_data[3]),
	.Y(N_1004)
);
defparam \sbdata_ff_9_iv_0_m3[1] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_iv_0_m3[0]  (
	.A(N_796),
	.B(sbdata_ff_Z[0]),
	.C(dmi_req_data[2]),
	.Y(N_1005)
);
defparam \sbdata_ff_9_iv_0_m3[0] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_iv_0_m3[7]  (
	.A(N_796),
	.B(sbdata_ff_Z[7]),
	.C(dmi_req_data[9]),
	.Y(N_1009)
);
defparam \sbdata_ff_9_iv_0_m3[7] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_iv_0_m3[6]  (
	.A(N_796),
	.B(sbdata_ff_Z[6]),
	.C(dmi_req_data[8]),
	.Y(N_1010)
);
defparam \sbdata_ff_9_iv_0_m3[6] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0_m3[24]  (
	.A(N_796),
	.B(sbdata_ff_Z[24]),
	.C(dmi_req_data[26]),
	.Y(N_1051)
);
defparam \sbdata_ff_9_0_iv_0_m3[24] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0_m3[26]  (
	.A(N_796),
	.B(sbdata_ff_Z[26]),
	.C(dmi_req_data[28]),
	.Y(N_1053)
);
defparam \sbdata_ff_9_0_iv_0_m3[26] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0_m3[25]  (
	.A(N_796),
	.B(sbdata_ff_Z[25]),
	.C(dmi_req_data[27]),
	.Y(N_1054)
);
defparam \sbdata_ff_9_0_iv_0_m3[25] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0_m3[30]  (
	.A(N_796),
	.B(sbdata_ff_Z[30]),
	.C(dmi_req_data[32]),
	.Y(N_1055)
);
defparam \sbdata_ff_9_0_iv_0_m3[30] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0_m3[29]  (
	.A(N_796),
	.B(sbdata_ff_Z[29]),
	.C(dmi_req_data[31]),
	.Y(N_1056)
);
defparam \sbdata_ff_9_0_iv_0_m3[29] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0_m3[31]  (
	.A(N_796),
	.B(sbdata_ff_Z[31]),
	.C(dmi_req_data[33]),
	.Y(N_1058)
);
defparam \sbdata_ff_9_0_iv_0_m3[31] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0_m3[22]  (
	.A(N_796),
	.B(sbdata_ff_Z[22]),
	.C(dmi_req_data[24]),
	.Y(N_1059)
);
defparam \sbdata_ff_9_0_iv_0_m3[22] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0_m3[23]  (
	.A(N_796),
	.B(sbdata_ff_Z[23]),
	.C(dmi_req_data[25]),
	.Y(N_1060)
);
defparam \sbdata_ff_9_0_iv_0_m3[23] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0_m3[18]  (
	.A(N_796),
	.B(sbdata_ff_Z[18]),
	.C(dmi_req_data[20]),
	.Y(N_1061)
);
defparam \sbdata_ff_9_0_iv_0_m3[18] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0_m3[19]  (
	.A(N_796),
	.B(sbdata_ff_Z[19]),
	.C(dmi_req_data[21]),
	.Y(N_1062)
);
defparam \sbdata_ff_9_0_iv_0_m3[19] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0_m3[20]  (
	.A(N_796),
	.B(sbdata_ff_Z[20]),
	.C(dmi_req_data[22]),
	.Y(N_1063)
);
defparam \sbdata_ff_9_0_iv_0_m3[20] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0_m3[21]  (
	.A(N_796),
	.B(sbdata_ff_Z[21]),
	.C(dmi_req_data[23]),
	.Y(N_1064)
);
defparam \sbdata_ff_9_0_iv_0_m3[21] .INIT=8'hD8;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0_m3[17]  (
	.A(N_796),
	.B(sbdata_ff_Z[17]),
	.C(dmi_req_data[19]),
	.Y(N_1066)
);
defparam \sbdata_ff_9_0_iv_0_m3[17] .INIT=8'hD8;
// @31:15261
  CFG3 sbcs_busy_ff_1_sqmuxa_i_o3_RNIP7JPB (
	.A(N_900),
	.B(sba_rd_req_cmb),
	.C(N_800),
	.Y(un1_m1_e_0)
);
defparam sbcs_busy_ff_1_sqmuxa_i_o3_RNIP7JPB.INIT=8'h01;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[17]  (
	.A(dmstatus_allany_resumeack),
	.B(data_0_reg[17]),
	.C(N_1703),
	.D(N_1896),
	.Y(dmi_rdata_0_iv_0_0_Z[17])
);
defparam \dmi_rdata_0_iv_0_0[17] .INIT=16'hEAC0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[12]  (
	.A(abstractcs_busy),
	.B(data_0_reg[12]),
	.C(N_1703),
	.D(N_909),
	.Y(dmi_rdata_0_iv_0_0_Z[12])
);
defparam \dmi_rdata_0_iv_0_0[12] .INIT=16'hC0EA;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[16]  (
	.A(dmstatus_allany_resumeack),
	.B(data_0_reg[16]),
	.C(N_1703),
	.D(N_1896),
	.Y(dmi_rdata_0_iv_0_0_Z[16])
);
defparam \dmi_rdata_0_iv_0_0[16] .INIT=16'hEAC0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[9]  (
	.A(abstractcs_cmderr[1]),
	.B(data_0_reg[9]),
	.C(N_1703),
	.D(N_909),
	.Y(dmi_rdata_0_iv_0_0_Z[9])
);
defparam \dmi_rdata_0_iv_0_0[9] .INIT=16'hC0EA;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[10]  (
	.A(abstractcs_cmderr[2]),
	.B(data_0_reg[10]),
	.C(N_1703),
	.D(N_909),
	.Y(dmi_rdata_0_iv_0_0_Z[10])
);
defparam \dmi_rdata_0_iv_0_0[10] .INIT=16'hC0EA;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[8]  (
	.A(abstractcs_cmderr[0]),
	.B(data_0_reg[8]),
	.C(N_1703),
	.D(N_909),
	.Y(dmi_rdata_0_iv_0_0_Z[8])
);
defparam \dmi_rdata_0_iv_0_0[8] .INIT=16'hC0EA;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[28]  (
	.A(dmcontrol_ackhavereset),
	.B(data_0_reg[28]),
	.C(N_1703),
	.D(N_1903),
	.Y(dmi_rdata_0_iv_0_0_Z[28])
);
defparam \dmi_rdata_0_iv_0_0[28] .INIT=16'hEAC0;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_0[7]  (
	.A(data_0_reg[7]),
	.B(N_1896),
	.C(N_1703),
	.Y(dmi_rdata_0_iv_0_0_Z[7])
);
defparam \dmi_rdata_0_iv_0_0[7] .INIT=8'hEC;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[30]  (
	.A(dmcontrol_resumereq),
	.B(data_0_reg[30]),
	.C(N_1703),
	.D(N_1903),
	.Y(dmi_rdata_0_iv_0_0_Z[30])
);
defparam \dmi_rdata_0_iv_0_0[30] .INIT=16'hEAC0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[31]  (
	.A(dmcontrol_haltreq),
	.B(data_0_reg[31]),
	.C(N_1703),
	.D(N_1903),
	.Y(dmi_rdata_0_iv_0_0_Z[31])
);
defparam \dmi_rdata_0_iv_0_0[31] .INIT=16'hEAC0;
// @31:15129
  CFG4 sba_rd_req_cmb_1_sqmuxa_1_i_a3_4 (
	.A(dmi_req_data[21]),
	.B(dmi_req_data[23]),
	.C(dmi_req_data[17]),
	.D(dmi_req_data[19]),
	.Y(sba_rd_req_cmb_1_sqmuxa_1_i_a3_4_Z)
);
defparam sba_rd_req_cmb_1_sqmuxa_1_i_a3_4.INIT=16'h0001;
// @31:15129
  CFG4 sba_rd_req_cmb_1_sqmuxa_1_i_a2_0_4 (
	.A(dmi_req_data[31]),
	.B(dmi_req_data[29]),
	.C(dmi_req_data[28]),
	.D(dmi_req_data[26]),
	.Y(sba_rd_req_cmb_1_sqmuxa_1_i_a2_0_4_Z)
);
defparam sba_rd_req_cmb_1_sqmuxa_1_i_a2_0_4.INIT=16'h0001;
// @31:14736
  CFG4 \debug_state_ns_0[1]  (
	.A(debug_state_ns_0_0_Z[1]),
	.B(debug_state[5]),
	.C(cpu_debug_resume_ack_net),
	.D(N_1540),
	.Y(debug_state_ns_0)
);
defparam \debug_state_ns_0[1] .INIT=16'hFFEA;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_a2[3]  (
	.A(un12_dmi_valid_i),
	.B(N_1707),
	.C(mem_wr),
	.D(dmi_rdata_0_iv_0_a2_1_Z[3]),
	.Y(N_1737)
);
defparam \dmi_rdata_0_iv_0_a2[3] .INIT=16'h0800;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_a2_1[2]  (
	.A(un16_dmi_valid_i),
	.B(dmi_rdata_0_iv_0_a2_1_Z[3]),
	.C(N_1710),
	.D(un12_dmi_valid_i),
	.Y(N_1900)
);
defparam \dmi_rdata_0_iv_0_a2_1[2] .INIT=16'hC080;
// @31:13965
  CFG4 un1_dmi_req_command_0_a3 (
	.A(N_894),
	.B(N_797),
	.C(N_830),
	.D(N_813),
	.Y(un1_dmi_req_command_i)
);
defparam un1_dmi_req_command_0_a3.INIT=16'h0001;
// @31:14398
  CFG4 un1_next_state_0_sqmuxa_3_0 (
	.A(N_835),
	.B(un1_next_state_0_sqmuxa_3_0_0_Z),
	.C(N_861),
	.D(next_state_1_sqmuxa_3),
	.Y(un1_next_state_0_sqmuxa_3_i_0)
);
defparam un1_next_state_0_sqmuxa_3_0.INIT=16'hFFCD;
// @31:15351
  CFG3 un1_sbcs_uar_err_ff_0_sqmuxa_i_o3_0 (
	.A(N_863),
	.B(sbcs_uar_err_ff_Z),
	.C(dmi_req_data[16]),
	.Y(N_1096)
);
defparam un1_sbcs_uar_err_ff_0_sqmuxa_i_o3_0.INIT=8'h73;
// @31:15548
  CFG3 sbcs_to_err_ff_0_sqmuxa_i_o3 (
	.A(N_863),
	.B(sbcs_to_err_ff_Z),
	.C(dmi_req_data[14]),
	.Y(N_1068)
);
defparam sbcs_to_err_ff_0_sqmuxa_i_o3.INIT=8'h73;
// @31:15361
  CFG3 sbcs_ba_err_ff9_0_o3 (
	.A(N_863),
	.B(sbcs_ba_err_ff_Z),
	.C(dmi_req_data[15]),
	.Y(N_887)
);
defparam sbcs_ba_err_ff9_0_o3.INIT=8'h73;
// @31:15261
  CFG3 \sbdata_ff_9_iv_0_a2_1[6]  (
	.A(count_en_0_sqmuxa_1),
	.B(N_1741),
	.C(sba_resp_ready_int21),
	.Y(N_1802)
);
defparam \sbdata_ff_9_iv_0_a2_1[6] .INIT=8'h80;
// @31:13975
  CFG4 un16_valid_sba_0_a3 (
	.A(dmi_req_data[37]),
	.B(dmi_req_data[36]),
	.C(dmi_req_data[34]),
	.D(N_823),
	.Y(un16_dmi_valid_i)
);
defparam un16_valid_sba_0_a3.INIT=16'h0002;
// @31:13980
  CFG4 dmi_resp_valid_0_a3 (
	.A(dmi_req_data[37]),
	.B(mem_rd),
	.C(N_797),
	.D(N_823),
	.Y(N_1500)
);
defparam dmi_resp_valid_0_a3.INIT=16'hCC4C;
// @31:14120
  CFG2 dmcontrol_dmactive4_0_a2 (
	.A(mem_wr),
	.B(N_830),
	.Y(N_1723)
);
defparam dmcontrol_dmactive4_0_a2.INIT=4'h2;
// @31:15473
  CFG3 sbcs_ba_err_ff_0_sqmuxa_1_i_o3_0 (
	.A(dmi_req_data[14]),
	.B(N_863),
	.C(dmi_req_data[15]),
	.Y(N_1095)
);
defparam sbcs_ba_err_ff_0_sqmuxa_1_i_o3_0.INIT=8'hCD;
// @31:14339
  CFG2 \command_reg_state_4_0_a2_RNICBQH5[2]  (
	.A(N_1960),
	.B(N_821),
	.Y(N_2016_1)
);
defparam \command_reg_state_4_0_a2_RNICBQH5[2] .INIT=4'h2;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0_a2_3[6]  (
	.A(N_1050),
	.B(N_811),
	.C(N_1708),
	.D(N_798),
	.Y(N_1804)
);
defparam \sbdata_ff_9_iv_0_a2_3[6] .INIT=16'h00DC;
// @31:15351
  CFG3 un1_sbcs_busy_ff13_0_a3 (
	.A(N_900),
	.B(N_800),
	.C(sba_state_Z[0]),
	.Y(N_1891)
);
defparam un1_sbcs_busy_ff13_0_a3.INIT=8'hE0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_a2_2[2]  (
	.A(N_825),
	.B(N_1707),
	.C(mem_wr),
	.D(N_797),
	.Y(N_1713)
);
defparam \dmi_rdata_0_iv_0_a2_2[2] .INIT=16'h0400;
// @31:15259
  CFG2 sbcs_readonaddr_ff_RNO (
	.A(dmi_req_data[22]),
	.B(N_84_i),
	.Y(N_782_i)
);
defparam sbcs_readonaddr_ff_RNO.INIT=4'h8;
// @31:15259
  CFG2 sbcs_readondata_ff_RNO (
	.A(dmi_req_data[17]),
	.B(N_84_i),
	.Y(N_47_i)
);
defparam sbcs_readondata_ff_RNO.INIT=4'h8;
// @31:15548
  CFG4 timeout_RNO (
	.A(N_1927),
	.B(prescale_counter_Z[3]),
	.C(N_1931),
	.D(N_793),
	.Y(N_785_i)
);
defparam timeout_RNO.INIT=16'h0004;
// @31:15548
  CFG3 \prescale_counter_RNO[0]  (
	.A(prescale_counter_Z[0]),
	.B(prescale_counter6_Z),
	.C(sbcs_busy_ff_1_sqmuxa_i_a3_0_RNIH0UAV1_Z),
	.Y(N_753_i)
);
defparam \prescale_counter_RNO[0] .INIT=8'h60;
// @31:15261
  CFG2 sbcs_busyerror_ff_RNO_1 (
	.A(un16_dmi_valid_i),
	.B(dmi_req_data[24]),
	.Y(N_27_i)
);
defparam sbcs_busyerror_ff_RNO_1.INIT=4'h8;
// @31:13988
  CFG4 prescale_counter6_RNIM6IPL (
	.A(N_1927),
	.B(prescale_counter6_Z),
	.C(N_1931),
	.D(N_793),
	.Y(prescale_counter6_RNIM6IPL_Z)
);
defparam prescale_counter6_RNIM6IPL.INIT=16'h0001;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_a2[3]  (
	.A(sba_rd_req_cmb),
	.B(N_80_i),
	.C(N_1008),
	.D(sba_wr_req_cmb),
	.Y(N_1688)
);
defparam \sba_req_wr_data_int_10_1_iv_0_a2[3] .INIT=16'h1000;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_a2[5]  (
	.A(sba_rd_req_cmb),
	.B(N_80_i),
	.C(N_1006),
	.D(sba_wr_req_cmb),
	.Y(N_1686)
);
defparam \sba_req_wr_data_int_10_1_iv_0_a2[5] .INIT=16'h1000;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_a2[7]  (
	.A(sba_rd_req_cmb),
	.B(N_80_i),
	.C(N_1009),
	.D(sba_wr_req_cmb),
	.Y(N_1684)
);
defparam \sba_req_wr_data_int_10_1_iv_0_a2[7] .INIT=16'h1000;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_0_iv_0_a3[27]  (
	.A(N_1701),
	.B(N_1052),
	.C(N_1728),
	.Y(N_1614)
);
defparam \sba_req_wr_data_int_10_0_iv_0_a3[27] .INIT=8'h80;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_0_iv_0_a3[26]  (
	.A(N_1701),
	.B(N_1053),
	.C(N_1728),
	.Y(N_1610)
);
defparam \sba_req_wr_data_int_10_0_iv_0_a3[26] .INIT=8'h80;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_0_iv_0_a3[25]  (
	.A(N_1701),
	.B(N_1054),
	.C(N_1728),
	.Y(N_1606)
);
defparam \sba_req_wr_data_int_10_0_iv_0_a3[25] .INIT=8'h80;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_0_iv_0_a3[30]  (
	.A(N_1701),
	.B(N_1055),
	.C(N_1728),
	.Y(N_1602)
);
defparam \sba_req_wr_data_int_10_0_iv_0_a3[30] .INIT=8'h80;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_0_iv_0_a3[28]  (
	.A(N_1701),
	.B(N_1057),
	.C(N_1728),
	.Y(N_1594)
);
defparam \sba_req_wr_data_int_10_0_iv_0_a3[28] .INIT=8'h80;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_0_iv_0_a3[31]  (
	.A(N_1701),
	.B(N_1058),
	.C(N_1728),
	.Y(N_1590)
);
defparam \sba_req_wr_data_int_10_0_iv_0_a3[31] .INIT=8'h80;
// @31:15261
  CFG4 \sbcs_access_ff_3_0[1]  (
	.A(dmi_req_data[20]),
	.B(N_863_i),
	.C(sbcs_access_ff_Z[1]),
	.D(N_84_i),
	.Y(sbcs_access_ff_3[1])
);
defparam \sbcs_access_ff_3_0[1] .INIT=16'hB8FF;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_0_iv_0_a3[24]  (
	.A(N_1701),
	.B(N_1051),
	.C(N_1728),
	.Y(N_1618)
);
defparam \sba_req_wr_data_int_10_0_iv_0_a3[24] .INIT=8'h80;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_a2[6]  (
	.A(sba_rd_req_cmb),
	.B(N_80_i),
	.C(N_1010),
	.D(sba_wr_req_cmb),
	.Y(N_1685)
);
defparam \sba_req_wr_data_int_10_1_iv_0_a2[6] .INIT=16'h1000;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_a2[4]  (
	.A(sba_rd_req_cmb),
	.B(N_80_i),
	.C(N_1007),
	.D(sba_wr_req_cmb),
	.Y(N_1687)
);
defparam \sba_req_wr_data_int_10_1_iv_0_a2[4] .INIT=16'h1000;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_a2[2]  (
	.A(sba_rd_req_cmb),
	.B(N_80_i),
	.C(N_1003),
	.D(sba_wr_req_cmb),
	.Y(N_1689)
);
defparam \sba_req_wr_data_int_10_1_iv_0_a2[2] .INIT=16'h1000;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_a2[0]  (
	.A(sba_rd_req_cmb),
	.B(N_80_i),
	.C(N_1005),
	.D(sba_wr_req_cmb),
	.Y(N_1691)
);
defparam \sba_req_wr_data_int_10_1_iv_0_a2[0] .INIT=16'h1000;
// @31:15261
  CFG4 \un1_access_valid_0_a2[0]  (
	.A(N_1897),
	.B(sbcs_autoincrement_ff_Z),
	.C(N_863_i),
	.D(dmi_req_data[18]),
	.Y(N_2008)
);
defparam \un1_access_valid_0_a2[0] .INIT=16'hA808;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_0_iv_0_a3[29]  (
	.A(N_1701),
	.B(N_1056),
	.C(N_1728),
	.Y(N_1598)
);
defparam \sba_req_wr_data_int_10_0_iv_0_a3[29] .INIT=8'h80;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0_2[6]  (
	.A(cpu_d_resp_rd_data_net[22]),
	.B(cpu_d_resp_rd_data_net[30]),
	.C(N_1800),
	.D(N_1803),
	.Y(sbdata_ff_9_iv_0_2_Z[6])
);
defparam \sbdata_ff_9_iv_0_2[6] .INIT=16'hDC50;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0_2[3]  (
	.A(cpu_d_resp_rd_data_net[19]),
	.B(cpu_d_resp_rd_data_net[27]),
	.C(N_1800),
	.D(N_1803),
	.Y(sbdata_ff_9_iv_0_2_Z[3])
);
defparam \sbdata_ff_9_iv_0_2[3] .INIT=16'hDC50;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0_2[5]  (
	.A(cpu_d_resp_rd_data_net[21]),
	.B(cpu_d_resp_rd_data_net[29]),
	.C(N_1800),
	.D(N_1803),
	.Y(sbdata_ff_9_iv_0_2_Z[5])
);
defparam \sbdata_ff_9_iv_0_2[5] .INIT=16'hDC50;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0_2[2]  (
	.A(cpu_d_resp_rd_data_net[18]),
	.B(cpu_d_resp_rd_data_net[26]),
	.C(N_1800),
	.D(N_1803),
	.Y(sbdata_ff_9_iv_0_2_Z[2])
);
defparam \sbdata_ff_9_iv_0_2[2] .INIT=16'hDC50;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0_2[4]  (
	.A(cpu_d_resp_rd_data_net[20]),
	.B(cpu_d_resp_rd_data_net[28]),
	.C(N_1800),
	.D(N_1803),
	.Y(sbdata_ff_9_iv_0_2_Z[4])
);
defparam \sbdata_ff_9_iv_0_2[4] .INIT=16'hDC50;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0_2[7]  (
	.A(cpu_d_resp_rd_data_net[23]),
	.B(cpu_d_resp_rd_data_net[31]),
	.C(N_1800),
	.D(N_1803),
	.Y(sbdata_ff_9_iv_0_2_Z[7])
);
defparam \sbdata_ff_9_iv_0_2[7] .INIT=16'hDC50;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0_0[14]  (
	.A(cpu_d_resp_rd_data_net[30]),
	.B(cpu_d_resp_rd_data_net[14]),
	.C(N_1793),
	.D(N_1801),
	.Y(sbdata_ff_9_0_iv_0_0_Z[14])
);
defparam \sbdata_ff_9_0_iv_0_0[14] .INIT=16'hECA0;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0_0[10]  (
	.A(cpu_d_resp_rd_data_net[26]),
	.B(cpu_d_resp_rd_data_net[10]),
	.C(N_1793),
	.D(N_1801),
	.Y(sbdata_ff_9_0_iv_0_0_Z[10])
);
defparam \sbdata_ff_9_0_iv_0_0[10] .INIT=16'hECA0;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0_0[15]  (
	.A(cpu_d_resp_rd_data_net[31]),
	.B(cpu_d_resp_rd_data_net[15]),
	.C(N_1793),
	.D(N_1801),
	.Y(sbdata_ff_9_0_iv_0_0_Z[15])
);
defparam \sbdata_ff_9_0_iv_0_0[15] .INIT=16'hECA0;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0_0[12]  (
	.A(cpu_d_resp_rd_data_net[28]),
	.B(cpu_d_resp_rd_data_net[12]),
	.C(N_1793),
	.D(N_1801),
	.Y(sbdata_ff_9_0_iv_0_0_Z[12])
);
defparam \sbdata_ff_9_0_iv_0_0[12] .INIT=16'hECA0;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0_0[13]  (
	.A(cpu_d_resp_rd_data_net[29]),
	.B(cpu_d_resp_rd_data_net[13]),
	.C(N_1793),
	.D(N_1801),
	.Y(sbdata_ff_9_0_iv_0_0_Z[13])
);
defparam \sbdata_ff_9_0_iv_0_0[13] .INIT=16'hECA0;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0_0[11]  (
	.A(cpu_d_resp_rd_data_net[27]),
	.B(cpu_d_resp_rd_data_net[11]),
	.C(N_1793),
	.D(N_1801),
	.Y(sbdata_ff_9_0_iv_0_0_Z[11])
);
defparam \sbdata_ff_9_0_iv_0_0[11] .INIT=16'hECA0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_2[0]  (
	.A(data_0_reg[0]),
	.B(dmi_rdata_0_iv_0_0_Z[0]),
	.C(N_909),
	.D(N_1703),
	.Y(dmi_rdata_0_iv_0_2_Z[0])
);
defparam \dmi_rdata_0_iv_0_2[0] .INIT=16'hEFCF;
// @31:15129
  CFG4 sba_rd_req_cmb_1_sqmuxa_1_i_a3_6 (
	.A(dmi_req_data[18]),
	.B(sba_rd_req_cmb_1_sqmuxa_1_i_a3_4_Z),
	.C(dmi_req_data[25]),
	.D(dmi_req_data[20]),
	.Y(sba_rd_req_cmb_1_sqmuxa_1_i_a3_6_Z)
);
defparam sba_rd_req_cmb_1_sqmuxa_1_i_a3_6.INIT=16'h0004;
// @31:14398
  CFG4 cmderr_cmb_0_sqmuxa_2_i_a2_3_0 (
	.A(N_821),
	.B(dmi_req_data[24]),
	.C(dmi_req_data[23]),
	.D(dmi_req_data[22]),
	.Y(cmderr_cmb_0_sqmuxa_2_i_a2_3_0_Z)
);
defparam cmderr_cmb_0_sqmuxa_2_i_a2_3_0.INIT=16'h0010;
// @31:15129
  CFG4 sba_rd_req_cmb_1_sqmuxa_1_i_a2_0 (
	.A(dmi_req_data[27]),
	.B(dmi_req_data[32]),
	.C(sba_rd_req_cmb_1_sqmuxa_1_i_a2_0_3_Z),
	.D(sba_rd_req_cmb_1_sqmuxa_1_i_a2_0_4_Z),
	.Y(N_1826)
);
defparam sba_rd_req_cmb_1_sqmuxa_1_i_a2_0.INIT=16'h1000;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_a2_0[10]  (
	.A(N_1697),
	.B(N_804),
	.C(N_1701),
	.D(N_1728),
	.Y(N_1798)
);
defparam \sba_req_wr_data_int_10_1_iv_0_a2_0[10] .INIT=16'h3020;
// @31:15351
  CFG4 sba_resp_ready_int_2_sqmuxa_0_a2 (
	.A(sba_state_Z[0]),
	.B(sba_state_Z[1]),
	.C(N_787_i),
	.D(N_822),
	.Y(N_1714)
);
defparam sba_resp_ready_int_2_sqmuxa_0_a2.INIT=16'h2000;
// @31:14536
  CFG4 debug_gpr_addr_0_sqmuxa_0_a2_0 (
	.A(dmi_req_data[15]),
	.B(un1_dmi_req_command_i),
	.C(dmi_req_data[16]),
	.D(dmi_req_data[17]),
	.Y(N_1825)
);
defparam debug_gpr_addr_0_sqmuxa_0_a2_0.INIT=16'h0004;
// @31:15129
  CFG3 sba_rd_req_cmb_2_sqmuxa_0_0 (
	.A(N_2018),
	.B(sbcs_readondata_ff_Z),
	.C(N_1629),
	.Y(sba_rd_req_cmb_2_sqmuxa)
);
defparam sba_rd_req_cmb_2_sqmuxa_0_0.INIT=8'hA2;
// @31:15070
  CFG4 mem_rdata34_0_0_tz (
	.A(dmi_req_data[36]),
	.B(N_1999),
	.C(un16_dmi_valid_i),
	.D(un12_dmi_valid_i),
	.Y(mem_rdata34_i_tz)
);
defparam mem_rdata34_0_0_tz.INIT=16'hFFF8;
// @31:14339
  CFG4 \cmderr_ff_4_0[2]  (
	.A(abstractcs_cmderr[2]),
	.B(dmi_req_data[12]),
	.C(cmderr_cmb_3_sqmuxa),
	.D(N_367_i),
	.Y(cmderr_ff_4[2])
);
defparam \cmderr_ff_4_0[2] .INIT=16'h22F0;
// @31:14339
  CFG4 \cmderr_ff_4_0[0]  (
	.A(abstractcs_cmderr[0]),
	.B(dmi_req_data[10]),
	.C(cmderr_cmb_1_sqmuxa_1),
	.D(N_367_i),
	.Y(cmderr_ff_4[0])
);
defparam \cmderr_ff_4_0[0] .INIT=16'h22F0;
// @31:14023
  CFG2 \dmi_rdata_0_iv_0_a3_0[0]  (
	.A(N_1900),
	.B(sbaddr_ff_Z[0]),
	.Y(N_1505)
);
defparam \dmi_rdata_0_iv_0_a3_0[0] .INIT=4'h8;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_a3_0[30]  (
	.A(un12_dmi_valid_i),
	.B(N_1710),
	.C(sbaddr_ff_Z[30]),
	.D(dmi_rdata_0_iv_0_a2_1_Z[3]),
	.Y(N_1491)
);
defparam \dmi_rdata_0_iv_0_a3_0[30] .INIT=16'h8000;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_a3_0[31]  (
	.A(un12_dmi_valid_i),
	.B(N_1710),
	.C(sbaddr_ff_Z[31]),
	.D(dmi_rdata_0_iv_0_a2_1_Z[3]),
	.Y(N_1487)
);
defparam \dmi_rdata_0_iv_0_a3_0[31] .INIT=16'h8000;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_a3_1[18]  (
	.A(un12_dmi_valid_i),
	.B(N_1710),
	.C(sbaddr_ff_Z[18]),
	.D(dmi_rdata_0_iv_0_a2_1_Z[3]),
	.Y(N_1471)
);
defparam \dmi_rdata_0_iv_0_a3_1[18] .INIT=16'h8000;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_a3_1[19]  (
	.A(un12_dmi_valid_i),
	.B(N_1710),
	.C(sbaddr_ff_Z[19]),
	.D(dmi_rdata_0_iv_0_a2_1_Z[3]),
	.Y(N_1466)
);
defparam \dmi_rdata_0_iv_0_a3_1[19] .INIT=16'h8000;
// @31:15100
  CFG4 sbcs_busyerror_0_sqmuxa_0_a3 (
	.A(sba_busy),
	.B(dmi_req_data[36]),
	.C(dmi_req_data[34]),
	.D(N_825),
	.Y(sbcs_busyerror_0_sqmuxa)
);
defparam sbcs_busyerror_0_sqmuxa_0_a3.INIT=16'h0004;
// @31:15100
  CFG4 sbcs_busyerror_1_sqmuxa_1_0_a3 (
	.A(sba_busy),
	.B(dmi_req_data[36]),
	.C(dmi_req_data[34]),
	.D(N_825),
	.Y(sbcs_busyerror_1_sqmuxa_1)
);
defparam sbcs_busyerror_1_sqmuxa_1_0_a3.INIT=16'h0008;
// @31:14120
  CFG2 dmcontrol_dmactive4_0_a3 (
	.A(N_1903),
	.B(N_1723),
	.Y(dmcontrol_dmactive4)
);
defparam dmcontrol_dmactive4_0_a3.INIT=4'h8;
// @31:14339
  CFG4 \command_reg_state_4_0_a3_2[1]  (
	.A(N_84_i),
	.B(dmi_req_data[23]),
	.C(N_1899),
	.D(N_1895),
	.Y(N_1519_2)
);
defparam \command_reg_state_4_0_a3_2[1] .INIT=16'h8000;
// @31:14339
  CFG3 \command_reg_state_4_0_a3_0_1[2]  (
	.A(N_1895),
	.B(N_84_i),
	.C(N_1960),
	.Y(N_1520_1)
);
defparam \command_reg_state_4_0_a3_0_1[2] .INIT=8'h80;
// @31:15482
  CFG3 sba_req_addr_int_1_sqmuxa_2_i_a3 (
	.A(N_7),
	.B(N_787_i),
	.C(sba_state_Z[0]),
	.Y(N_1923)
);
defparam sba_req_addr_int_1_sqmuxa_2_i_a3.INIT=8'hB0;
// @31:15351
  CFG4 un1_sbcs_busy_ff13_0_o3 (
	.A(N_836),
	.B(N_787_i),
	.C(N_1927),
	.D(N_1891),
	.Y(N_982)
);
defparam un1_sbcs_busy_ff13_0_o3.INIT=16'hFFBA;
// @31:15261
  CFG4 un1_sbcs_readonaddr_ff7_4_i_o3 (
	.A(N_7),
	.B(N_80_i),
	.C(sba_wr_req_cmb),
	.D(sba_rd_req_cmb),
	.Y(N_1074)
);
defparam un1_sbcs_readonaddr_ff7_4_i_o3.INIT=16'hEEFE;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_a2_0[2]  (
	.A(N_825),
	.B(N_797),
	.C(N_1710),
	.D(sbcs_busyerror_0_sqmuxa),
	.Y(N_1726)
);
defparam \dmi_rdata_0_iv_0_a2_0[2] .INIT=16'h4000;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_a3_2[2]  (
	.A(N_825),
	.B(N_797),
	.C(N_1710),
	.D(un16_dmi_valid_i),
	.Y(N_1749)
);
defparam \dmi_rdata_0_iv_0_a3_2[2] .INIT=16'h4000;
// @31:14339
  CFG4 \cmderr_ff_4_0[1]  (
	.A(N_84_i),
	.B(cmderr_ff_4_0_a3_0[1]),
	.C(cmderr_cmb_3_sqmuxa),
	.D(N_367_i),
	.Y(cmderr_ff_4[1])
);
defparam \cmderr_ff_4_0[1] .INIT=16'hCC0A;
// @31:15259
  CFG4 sbcs_busy_ff_RNO (
	.A(N_804),
	.B(N_1927),
	.C(N_1102),
	.D(N_800),
	.Y(N_714_i)
);
defparam sbcs_busy_ff_RNO.INIT=16'h0001;
// @31:15548
  CFG4 \prescale_counter_RNO[1]  (
	.A(prescale_counter_Z[1]),
	.B(prescale_counter_Z[0]),
	.C(prescale_counter6_Z),
	.D(sbcs_busy_ff_1_sqmuxa_i_a3_0_RNIH0UAV1_Z),
	.Y(N_720_i)
);
defparam \prescale_counter_RNO[1] .INIT=16'h6A00;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0_2[0]  (
	.A(cpu_d_resp_rd_data_net[16]),
	.B(cpu_d_resp_rd_data_net[24]),
	.C(N_1800),
	.D(N_1803),
	.Y(sbdata_ff_9_iv_0_2_Z[0])
);
defparam \sbdata_ff_9_iv_0_2[0] .INIT=16'hECA0;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0_2[1]  (
	.A(cpu_d_resp_rd_data_net[17]),
	.B(cpu_d_resp_rd_data_net[25]),
	.C(N_1800),
	.D(N_1803),
	.Y(sbdata_ff_9_iv_0_2_Z[1])
);
defparam \sbdata_ff_9_iv_0_2[1] .INIT=16'hDC50;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0_0[8]  (
	.A(cpu_d_resp_rd_data_net[24]),
	.B(cpu_d_resp_rd_data_net[8]),
	.C(N_1793),
	.D(N_1801),
	.Y(sbdata_ff_9_0_iv_0_0_Z[8])
);
defparam \sbdata_ff_9_0_iv_0_0[8] .INIT=16'hECA0;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0_0[9]  (
	.A(cpu_d_resp_rd_data_net[25]),
	.B(cpu_d_resp_rd_data_net[9]),
	.C(N_1793),
	.D(N_1801),
	.Y(sbdata_ff_9_0_iv_0_0_Z[9])
);
defparam \sbdata_ff_9_0_iv_0_0[9] .INIT=16'hECA0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[23]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[23]),
	.D(N_952),
	.Y(sba_req_addr_int_16[23])
);
defparam \sba_req_addr_int_16_iv_0[23] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[21]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[21]),
	.D(N_953),
	.Y(sba_req_addr_int_16[21])
);
defparam \sba_req_addr_int_16_iv_0[21] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[12]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[12]),
	.D(N_954),
	.Y(sba_req_addr_int_16[12])
);
defparam \sba_req_addr_int_16_iv_0[12] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0[30]  (
	.A(N_1055),
	.B(cpu_d_resp_rd_data_net[30]),
	.C(N_1743),
	.D(N_808),
	.Y(sbdata_ff_9[30])
);
defparam \sbdata_ff_9_0_iv_0[30] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0[29]  (
	.A(N_1056),
	.B(cpu_d_resp_rd_data_net[29]),
	.C(N_1743),
	.D(N_808),
	.Y(sbdata_ff_9[29])
);
defparam \sbdata_ff_9_0_iv_0[29] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0[28]  (
	.A(N_1057),
	.B(cpu_d_resp_rd_data_net[28]),
	.C(N_1743),
	.D(N_808),
	.Y(sbdata_ff_9[28])
);
defparam \sbdata_ff_9_0_iv_0[28] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0[27]  (
	.A(N_1052),
	.B(cpu_d_resp_rd_data_net[27]),
	.C(N_1743),
	.D(N_808),
	.Y(sbdata_ff_9[27])
);
defparam \sbdata_ff_9_0_iv_0[27] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0[26]  (
	.A(N_1053),
	.B(cpu_d_resp_rd_data_net[26]),
	.C(N_1743),
	.D(N_808),
	.Y(sbdata_ff_9[26])
);
defparam \sbdata_ff_9_0_iv_0[26] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0[25]  (
	.A(N_1054),
	.B(cpu_d_resp_rd_data_net[25]),
	.C(N_1743),
	.D(N_808),
	.Y(sbdata_ff_9[25])
);
defparam \sbdata_ff_9_0_iv_0[25] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0[24]  (
	.A(N_1051),
	.B(cpu_d_resp_rd_data_net[24]),
	.C(N_1743),
	.D(N_808),
	.Y(sbdata_ff_9[24])
);
defparam \sbdata_ff_9_0_iv_0[24] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0[23]  (
	.A(N_1060),
	.B(cpu_d_resp_rd_data_net[23]),
	.C(N_1743),
	.D(N_808),
	.Y(sbdata_ff_9[23])
);
defparam \sbdata_ff_9_0_iv_0[23] .INIT=16'hBA30;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0[22]  (
	.A(N_1059),
	.B(cpu_d_resp_rd_data_net[22]),
	.C(N_1743),
	.D(N_808),
	.Y(sbdata_ff_9[22])
);
defparam \sbdata_ff_9_0_iv_0[22] .INIT=16'hBA30;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0[21]  (
	.A(N_1064),
	.B(cpu_d_resp_rd_data_net[21]),
	.C(N_1743),
	.D(N_808),
	.Y(sbdata_ff_9[21])
);
defparam \sbdata_ff_9_0_iv_0[21] .INIT=16'hBA30;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0[20]  (
	.A(N_1063),
	.B(cpu_d_resp_rd_data_net[20]),
	.C(N_1743),
	.D(N_808),
	.Y(sbdata_ff_9[20])
);
defparam \sbdata_ff_9_0_iv_0[20] .INIT=16'hBA30;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0[19]  (
	.A(N_1062),
	.B(cpu_d_resp_rd_data_net[19]),
	.C(N_1743),
	.D(N_808),
	.Y(sbdata_ff_9[19])
);
defparam \sbdata_ff_9_0_iv_0[19] .INIT=16'hBA30;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0[18]  (
	.A(N_1061),
	.B(cpu_d_resp_rd_data_net[18]),
	.C(N_1743),
	.D(N_808),
	.Y(sbdata_ff_9[18])
);
defparam \sbdata_ff_9_0_iv_0[18] .INIT=16'hBA30;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0[17]  (
	.A(N_1066),
	.B(cpu_d_resp_rd_data_net[17]),
	.C(N_1743),
	.D(N_808),
	.Y(sbdata_ff_9[17])
);
defparam \sbdata_ff_9_0_iv_0[17] .INIT=16'hBA30;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0[16]  (
	.A(N_1065),
	.B(cpu_d_resp_rd_data_net[16]),
	.C(N_1743),
	.D(N_808),
	.Y(sbdata_ff_9[16])
);
defparam \sbdata_ff_9_0_iv_0[16] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[31]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[31]),
	.D(N_955),
	.Y(sba_req_addr_int_16[31])
);
defparam \sba_req_addr_int_16_iv_0[31] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[30]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[30]),
	.D(N_956),
	.Y(sba_req_addr_int_16[30])
);
defparam \sba_req_addr_int_16_iv_0[30] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[29]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[29]),
	.D(N_957),
	.Y(sba_req_addr_int_16[29])
);
defparam \sba_req_addr_int_16_iv_0[29] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[28]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[28]),
	.D(N_958),
	.Y(sba_req_addr_int_16[28])
);
defparam \sba_req_addr_int_16_iv_0[28] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[27]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[27]),
	.D(N_959),
	.Y(sba_req_addr_int_16[27])
);
defparam \sba_req_addr_int_16_iv_0[27] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[26]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[26]),
	.D(N_960),
	.Y(sba_req_addr_int_16[26])
);
defparam \sba_req_addr_int_16_iv_0[26] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[25]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[25]),
	.D(N_961),
	.Y(sba_req_addr_int_16[25])
);
defparam \sba_req_addr_int_16_iv_0[25] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[24]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[24]),
	.D(N_962),
	.Y(sba_req_addr_int_16[24])
);
defparam \sba_req_addr_int_16_iv_0[24] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[22]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[22]),
	.D(N_963),
	.Y(sba_req_addr_int_16[22])
);
defparam \sba_req_addr_int_16_iv_0[22] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[20]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[20]),
	.D(N_964),
	.Y(sba_req_addr_int_16[20])
);
defparam \sba_req_addr_int_16_iv_0[20] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[19]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[19]),
	.D(N_965),
	.Y(sba_req_addr_int_16[19])
);
defparam \sba_req_addr_int_16_iv_0[19] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[18]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[18]),
	.D(N_966),
	.Y(sba_req_addr_int_16[18])
);
defparam \sba_req_addr_int_16_iv_0[18] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[17]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[17]),
	.D(N_967),
	.Y(sba_req_addr_int_16[17])
);
defparam \sba_req_addr_int_16_iv_0[17] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[16]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[16]),
	.D(N_968),
	.Y(sba_req_addr_int_16[16])
);
defparam \sba_req_addr_int_16_iv_0[16] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[15]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[15]),
	.D(N_969),
	.Y(sba_req_addr_int_16[15])
);
defparam \sba_req_addr_int_16_iv_0[15] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[14]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[14]),
	.D(N_970),
	.Y(sba_req_addr_int_16[14])
);
defparam \sba_req_addr_int_16_iv_0[14] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[13]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[13]),
	.D(N_971),
	.Y(sba_req_addr_int_16[13])
);
defparam \sba_req_addr_int_16_iv_0[13] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[11]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[11]),
	.D(N_972),
	.Y(sba_req_addr_int_16[11])
);
defparam \sba_req_addr_int_16_iv_0[11] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[10]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[10]),
	.D(N_973),
	.Y(sba_req_addr_int_16[10])
);
defparam \sba_req_addr_int_16_iv_0[10] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[9]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[9]),
	.D(N_974),
	.Y(sba_req_addr_int_16[9])
);
defparam \sba_req_addr_int_16_iv_0[9] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[8]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[8]),
	.D(N_975),
	.Y(sba_req_addr_int_16[8])
);
defparam \sba_req_addr_int_16_iv_0[8] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[7]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[7]),
	.D(N_976),
	.Y(sba_req_addr_int_16[7])
);
defparam \sba_req_addr_int_16_iv_0[7] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[6]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[6]),
	.D(N_977),
	.Y(sba_req_addr_int_16[6])
);
defparam \sba_req_addr_int_16_iv_0[6] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[5]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[5]),
	.D(N_978),
	.Y(sba_req_addr_int_16[5])
);
defparam \sba_req_addr_int_16_iv_0[5] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[4]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[4]),
	.D(N_979),
	.Y(sba_req_addr_int_16[4])
);
defparam \sba_req_addr_int_16_iv_0[4] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[3]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[3]),
	.D(N_980),
	.Y(sba_req_addr_int_16[3])
);
defparam \sba_req_addr_int_16_iv_0[3] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_addr_int_16_iv_0[2]  (
	.A(N_1704),
	.B(N_1729),
	.C(sba_req_addr_int[2]),
	.D(N_981),
	.Y(sba_req_addr_int_16[2])
);
defparam \sba_req_addr_int_16_iv_0[2] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sbdata_ff_9_0_iv_0[31]  (
	.A(N_1058),
	.B(cpu_d_resp_rd_data_net[31]),
	.C(N_1743),
	.D(N_808),
	.Y(sbdata_ff_9[31])
);
defparam \sbdata_ff_9_0_iv_0[31] .INIT=16'hEAC0;
// @31:14132
  CFG4 dmcontrol_dmactive4_0_a3_RNI7D45N (
	.A(dmcontrol_ackhavereset),
	.B(N_84_i),
	.C(dmi_req_data[30]),
	.D(dmcontrol_dmactive4),
	.Y(N_767_i)
);
defparam dmcontrol_dmactive4_0_a3_RNI7D45N.INIT=16'hC088;
// @31:14132
  CFG4 dmcontrol_dmactive4_0_a3_RNI33H2N (
	.A(dmi_req_data[3]),
	.B(dmcontrol_dmactive4),
	.C(debug_sys_reset),
	.D(N_84_i),
	.Y(N_766_i)
);
defparam dmcontrol_dmactive4_0_a3_RNI33H2N.INIT=16'hB800;
// @31:14225
  CFG4 dmcontrol_dmactive4_0_a3_RNI5PINJ (
	.A(dmcontrol_haltreq),
	.B(N_84_i),
	.C(dmi_req_data[33]),
	.D(dmcontrol_dmactive4),
	.Y(N_765_i)
);
defparam dmcontrol_dmactive4_0_a3_RNI5PINJ.INIT=16'hC088;
// @31:14225
  CFG4 dmcontrol_dmactive4_0_a3_RNICLA7G (
	.A(dmcontrol_resumereq),
	.B(N_84_i),
	.C(dmi_req_data[32]),
	.D(dmcontrol_dmactive4),
	.Y(N_764_i)
);
defparam dmcontrol_dmactive4_0_a3_RNICLA7G.INIT=16'hC088;
// @31:14337
  CFG4 un1_dmi_req_command_0_a3_RNI3R96E (
	.A(dmi_req_data[19]),
	.B(un1_dmi_req_command_i),
	.C(command_reg[17]),
	.D(N_84_i),
	.Y(N_763_i)
);
defparam un1_dmi_req_command_0_a3_RNI3R96E.INIT=16'hB800;
// @31:15259
  CFG4 sbcs_autoincrement_ff_RNO (
	.A(N_84_i),
	.B(sbcs_autoincrement_ff_Z),
	.C(N_863_i),
	.D(dmi_req_data[18]),
	.Y(N_45_i)
);
defparam sbcs_autoincrement_ff_RNO.INIT=16'hA808;
// @31:15259
  CFG4 \sbcs_access_ff_RNO[2]  (
	.A(dmi_req_data[21]),
	.B(N_863_i),
	.C(sbcs_access_ff_Z[2]),
	.D(N_84_i),
	.Y(N_317_i)
);
defparam \sbcs_access_ff_RNO[2] .INIT=16'hB800;
// @31:15259
  CFG4 \sbcs_access_ff_RNO[0]  (
	.A(dmi_req_data[19]),
	.B(N_863_i),
	.C(sbcs_access_ff_Z[0]),
	.D(N_84_i),
	.Y(N_315_i)
);
defparam \sbcs_access_ff_RNO[0] .INIT=16'hB800;
// @31:15261
  CFG4 \sba_req_rd_byte_en_int_13_m2_2[3]  (
	.A(N_997),
	.B(debug_sysbus_req_rd_byte_en_net[3]),
	.C(sba_req_rd_byte_en_int_13_sm0),
	.D(sba_req_rd_byte_en_int_13_ss0),
	.Y(sba_req_rd_byte_en_int_13_m2_2_Z[3])
);
defparam \sba_req_rd_byte_en_int_13_m2_2[3] .INIT=16'hC050;
// @31:15261
  CFG4 \sba_req_wr_byte_en_int_13_m2_2[0]  (
	.A(N_110),
	.B(debug_sysbus_req_wr_byte_en_net[0]),
	.C(sba_req_wr_byte_en_int_13_sm0),
	.D(sba_req_wr_byte_en_int_13_ss0),
	.Y(sba_req_wr_byte_en_int_13_m2_2_Z[0])
);
defparam \sba_req_wr_byte_en_int_13_m2_2[0] .INIT=16'hC0A0;
// @31:15261
  CFG4 \sba_req_rd_byte_en_int_13_m2_2[2]  (
	.A(N_111),
	.B(debug_sysbus_req_rd_byte_en_net[2]),
	.C(sba_req_rd_byte_en_int_13_sm0),
	.D(sba_req_rd_byte_en_int_13_ss0),
	.Y(sba_req_rd_byte_en_int_13_m2_2_Z[2])
);
defparam \sba_req_rd_byte_en_int_13_m2_2[2] .INIT=16'hC0A0;
// @31:15261
  CFG4 \sba_req_wr_byte_en_int_13_m2_2[3]  (
	.A(N_997),
	.B(debug_sysbus_req_wr_byte_en_net[3]),
	.C(sba_req_wr_byte_en_int_13_sm0),
	.D(sba_req_wr_byte_en_int_13_ss0),
	.Y(sba_req_wr_byte_en_int_13_m2_2_Z[3])
);
defparam \sba_req_wr_byte_en_int_13_m2_2[3] .INIT=16'hC050;
// @31:15261
  CFG4 \sba_req_rd_byte_en_int_13_m2_2[1]  (
	.A(N_107),
	.B(debug_sysbus_req_rd_byte_en_net[1]),
	.C(sba_req_rd_byte_en_int_13_sm0),
	.D(sba_req_rd_byte_en_int_13_ss0),
	.Y(sba_req_rd_byte_en_int_13_m2_2_Z[1])
);
defparam \sba_req_rd_byte_en_int_13_m2_2[1] .INIT=16'hC0A0;
// @31:15261
  CFG4 \sba_req_wr_byte_en_int_13_m2_2[1]  (
	.A(N_107),
	.B(debug_sysbus_req_wr_byte_en_net[1]),
	.C(sba_req_wr_byte_en_int_13_sm0),
	.D(sba_req_wr_byte_en_int_13_ss0),
	.Y(sba_req_wr_byte_en_int_13_m2_2_Z[1])
);
defparam \sba_req_wr_byte_en_int_13_m2_2[1] .INIT=16'hC0A0;
// @31:15261
  CFG4 \sba_req_rd_byte_en_int_13_m2_2[0]  (
	.A(N_110),
	.B(debug_sysbus_req_rd_byte_en_net[0]),
	.C(sba_req_rd_byte_en_int_13_sm0),
	.D(sba_req_rd_byte_en_int_13_ss0),
	.Y(sba_req_rd_byte_en_int_13_m2_2_Z[0])
);
defparam \sba_req_rd_byte_en_int_13_m2_2[0] .INIT=16'hC0A0;
// @31:15261
  CFG4 \sba_req_wr_byte_en_int_13_m2_2[2]  (
	.A(N_111),
	.B(debug_sysbus_req_wr_byte_en_net[2]),
	.C(sba_req_wr_byte_en_int_13_sm0),
	.D(sba_req_wr_byte_en_int_13_ss0),
	.Y(sba_req_wr_byte_en_int_13_m2_2_Z[2])
);
defparam \sba_req_wr_byte_en_int_13_m2_2[2] .INIT=16'hC0A0;
// @31:15261
  CFG3 un1_sbcs_readonaddr_ff7_4_i_a3_1 (
	.A(N_36_i),
	.B(N_1074),
	.C(N_84_i),
	.Y(un1_sbcs_readonaddr_ff7_4_i_a3_1_Z)
);
defparam un1_sbcs_readonaddr_ff7_4_i_a3_1.INIT=8'h40;
// @31:15351
  CFG4 un1_sbcs_uar_err_ff_0_sqmuxa_i_0_1 (
	.A(N_899),
	.B(N_898),
	.C(N_1096),
	.D(N_900),
	.Y(un1_sbcs_uar_err_ff_0_sqmuxa_i_0_1_Z)
);
defparam un1_sbcs_uar_err_ff_0_sqmuxa_i_0_1.INIT=16'h0F7F;
// @31:15473
  CFG4 sbcs_ba_err_ff_0_sqmuxa_1_i_0 (
	.A(sbcs_ba_err_ff_Z),
	.B(sbcs_to_err_ff_Z),
	.C(N_1095),
	.D(N_900),
	.Y(sbcs_ba_err_ff_0_sqmuxa_1_i_0_Z)
);
defparam sbcs_ba_err_ff_0_sqmuxa_1_i_0.INIT=16'hFF80;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0_0[6]  (
	.A(N_1010),
	.B(cpu_d_resp_rd_data_net[14]),
	.C(N_1739),
	.D(N_1802),
	.Y(sbdata_ff_9_iv_0_0_Z[6])
);
defparam \sbdata_ff_9_iv_0_0[6] .INIT=16'hECA0;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0_0[0]  (
	.A(N_1005),
	.B(cpu_d_resp_rd_data_net[8]),
	.C(N_1739),
	.D(N_1802),
	.Y(sbdata_ff_9_iv_0_0_Z[0])
);
defparam \sbdata_ff_9_iv_0_0[0] .INIT=16'hECA0;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0_0[3]  (
	.A(N_1008),
	.B(cpu_d_resp_rd_data_net[11]),
	.C(N_1739),
	.D(N_1802),
	.Y(sbdata_ff_9_iv_0_0_Z[3])
);
defparam \sbdata_ff_9_iv_0_0[3] .INIT=16'hECA0;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0_0[5]  (
	.A(N_1006),
	.B(cpu_d_resp_rd_data_net[13]),
	.C(N_1739),
	.D(N_1802),
	.Y(sbdata_ff_9_iv_0_0_Z[5])
);
defparam \sbdata_ff_9_iv_0_0[5] .INIT=16'hECA0;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0_0[2]  (
	.A(N_1003),
	.B(cpu_d_resp_rd_data_net[10]),
	.C(N_1739),
	.D(N_1802),
	.Y(sbdata_ff_9_iv_0_0_Z[2])
);
defparam \sbdata_ff_9_iv_0_0[2] .INIT=16'hECA0;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0_0[1]  (
	.A(N_1004),
	.B(cpu_d_resp_rd_data_net[9]),
	.C(N_1739),
	.D(N_1802),
	.Y(sbdata_ff_9_iv_0_0_Z[1])
);
defparam \sbdata_ff_9_iv_0_0[1] .INIT=16'hECA0;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0_0[4]  (
	.A(N_1007),
	.B(cpu_d_resp_rd_data_net[12]),
	.C(N_1739),
	.D(N_1802),
	.Y(sbdata_ff_9_iv_0_0_Z[4])
);
defparam \sbdata_ff_9_iv_0_0[4] .INIT=16'hECA0;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0_0[7]  (
	.A(N_1009),
	.B(cpu_d_resp_rd_data_net[15]),
	.C(N_1739),
	.D(N_1802),
	.Y(sbdata_ff_9_iv_0_0_Z[7])
);
defparam \sbdata_ff_9_iv_0_0[7] .INIT=16'hECA0;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_1[17]  (
	.A(sbaddr_ff_Z[17]),
	.B(dmi_rdata_0_iv_0_0_Z[17]),
	.C(N_1737),
	.Y(dmi_rdata_0_iv_0_1_Z[17])
);
defparam \dmi_rdata_0_iv_0_1[17] .INIT=8'hEC;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_1[19]  (
	.A(data_0_reg[19]),
	.B(N_1703),
	.C(N_1467),
	.D(N_1466),
	.Y(dmi_rdata_0_iv_0_1_Z[19])
);
defparam \dmi_rdata_0_iv_0_1[19] .INIT=16'hFFF8;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_1[18]  (
	.A(N_1703),
	.B(data_0_reg[18]),
	.C(N_1471),
	.D(N_1467),
	.Y(dmi_rdata_0_iv_0_1_Z[18])
);
defparam \dmi_rdata_0_iv_0_1[18] .INIT=16'hFFF8;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_1[12]  (
	.A(sbaddr_ff_Z[12]),
	.B(dmi_rdata_0_iv_0_0_Z[12]),
	.C(N_1737),
	.Y(dmi_rdata_0_iv_0_1_Z[12])
);
defparam \dmi_rdata_0_iv_0_1[12] .INIT=8'hEC;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_1[16]  (
	.A(sbaddr_ff_Z[16]),
	.B(dmi_rdata_0_iv_0_0_Z[16]),
	.C(N_1737),
	.Y(dmi_rdata_0_iv_0_1_Z[16])
);
defparam \dmi_rdata_0_iv_0_1[16] .INIT=8'hEC;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_2[9]  (
	.A(dmi_rdata_0_iv_0_0_Z[9]),
	.B(N_1737),
	.C(sbaddr_ff_Z[9]),
	.D(N_1525),
	.Y(dmi_rdata_0_iv_0_2_Z[9])
);
defparam \dmi_rdata_0_iv_0_2[9] .INIT=16'hFFEA;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_2[10]  (
	.A(dmi_rdata_0_iv_0_0_Z[10]),
	.B(N_1900),
	.C(sbaddr_ff_Z[10]),
	.D(N_1462),
	.Y(dmi_rdata_0_iv_0_2_Z[10])
);
defparam \dmi_rdata_0_iv_0_2[10] .INIT=16'hFFEA;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_2[8]  (
	.A(dmi_rdata_0_iv_0_0_Z[8]),
	.B(N_1737),
	.C(sbaddr_ff_Z[8]),
	.D(N_1525),
	.Y(dmi_rdata_0_iv_0_2_Z[8])
);
defparam \dmi_rdata_0_iv_0_2[8] .INIT=16'hFFEA;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_2[1]  (
	.A(dmi_rdata_0_iv_0_0_Z[1]),
	.B(N_1900),
	.C(sbaddr_ff_Z[1]),
	.D(N_1513),
	.Y(dmi_rdata_0_iv_0_2_Z[1])
);
defparam \dmi_rdata_0_iv_0_2[1] .INIT=16'hFFEA;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[20]  (
	.A(data_0_reg[20]),
	.B(sbaddr_ff_Z[20]),
	.C(N_1703),
	.D(N_1737),
	.Y(dmi_rdata_0_iv_0_0_Z[20])
);
defparam \dmi_rdata_0_iv_0_0[20] .INIT=16'hECA0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[22]  (
	.A(data_0_reg[22]),
	.B(sbaddr_ff_Z[22]),
	.C(N_1703),
	.D(N_1737),
	.Y(dmi_rdata_0_iv_0_0_Z[22])
);
defparam \dmi_rdata_0_iv_0_0[22] .INIT=16'hECA0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[13]  (
	.A(data_0_reg[13]),
	.B(un12lt14),
	.C(N_1703),
	.D(N_1737),
	.Y(dmi_rdata_0_iv_0_0_Z[13])
);
defparam \dmi_rdata_0_iv_0_0[13] .INIT=16'hECA0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[15]  (
	.A(data_0_reg[15]),
	.B(sbaddr_ff_Z[15]),
	.C(N_1703),
	.D(N_1737),
	.Y(dmi_rdata_0_iv_0_0_Z[15])
);
defparam \dmi_rdata_0_iv_0_0[15] .INIT=16'hECA0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[14]  (
	.A(data_0_reg[14]),
	.B(un12lto14),
	.C(N_1703),
	.D(N_1737),
	.Y(dmi_rdata_0_iv_0_0_Z[14])
);
defparam \dmi_rdata_0_iv_0_0[14] .INIT=16'hECA0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[21]  (
	.A(data_0_reg[21]),
	.B(sbaddr_ff_Z[21]),
	.C(N_1703),
	.D(N_1737),
	.Y(dmi_rdata_0_iv_0_0_Z[21])
);
defparam \dmi_rdata_0_iv_0_0[21] .INIT=16'hECA0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[5]  (
	.A(data_0_reg[5]),
	.B(sbaddr_ff_Z[5]),
	.C(N_1703),
	.D(N_1737),
	.Y(dmi_rdata_0_iv_0_0_Z[5])
);
defparam \dmi_rdata_0_iv_0_0[5] .INIT=16'hECA0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[24]  (
	.A(data_0_reg[24]),
	.B(sbaddr_ff_Z[24]),
	.C(N_1703),
	.D(N_1737),
	.Y(dmi_rdata_0_iv_0_0_Z[24])
);
defparam \dmi_rdata_0_iv_0_0[24] .INIT=16'hECA0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[3]  (
	.A(data_0_reg[3]),
	.B(sbaddr_ff_Z[3]),
	.C(N_1703),
	.D(N_1737),
	.Y(dmi_rdata_0_iv_0_0_Z[3])
);
defparam \dmi_rdata_0_iv_0_0[3] .INIT=16'hECA0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[2]  (
	.A(data_0_reg[2]),
	.B(sbaddr_ff_Z[2]),
	.C(N_1900),
	.D(N_1703),
	.Y(dmi_rdata_0_iv_0_0_Z[2])
);
defparam \dmi_rdata_0_iv_0_0[2] .INIT=16'hEAC0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[29]  (
	.A(data_0_reg[29]),
	.B(sbaddr_ff_Z[29]),
	.C(N_1703),
	.D(N_1900),
	.Y(dmi_rdata_0_iv_0_0_Z[29])
);
defparam \dmi_rdata_0_iv_0_0[29] .INIT=16'hECA0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[6]  (
	.A(data_0_reg[6]),
	.B(sbaddr_ff_Z[6]),
	.C(N_1703),
	.D(N_1737),
	.Y(dmi_rdata_0_iv_0_0_Z[6])
);
defparam \dmi_rdata_0_iv_0_0[6] .INIT=16'hECA0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[4]  (
	.A(data_0_reg[4]),
	.B(sbaddr_ff_Z[4]),
	.C(N_1703),
	.D(N_1737),
	.Y(dmi_rdata_0_iv_0_0_Z[4])
);
defparam \dmi_rdata_0_iv_0_0[4] .INIT=16'hECA0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[23]  (
	.A(data_0_reg[23]),
	.B(sbaddr_ff_Z[23]),
	.C(N_1703),
	.D(N_1737),
	.Y(dmi_rdata_0_iv_0_0_Z[23])
);
defparam \dmi_rdata_0_iv_0_0[23] .INIT=16'hECA0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[25]  (
	.A(data_0_reg[25]),
	.B(sbaddr_ff_Z[25]),
	.C(N_1703),
	.D(N_1737),
	.Y(dmi_rdata_0_iv_0_0_Z[25])
);
defparam \dmi_rdata_0_iv_0_0[25] .INIT=16'hECA0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[26]  (
	.A(data_0_reg[26]),
	.B(sbaddr_ff_Z[26]),
	.C(N_1703),
	.D(N_1737),
	.Y(dmi_rdata_0_iv_0_0_Z[26])
);
defparam \dmi_rdata_0_iv_0_0[26] .INIT=16'hECA0;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_0[27]  (
	.A(data_0_reg[27]),
	.B(sbaddr_ff_Z[27]),
	.C(N_1703),
	.D(N_1737),
	.Y(dmi_rdata_0_iv_0_0_Z[27])
);
defparam \dmi_rdata_0_iv_0_0[27] .INIT=16'hECA0;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0[12]  (
	.A(N_812),
	.B(sbdata_ff_9_0_iv_0_0_Z[12]),
	.C(N_881),
	.Y(sbdata_ff_9[12])
);
defparam \sbdata_ff_9_0_iv_0[12] .INIT=8'hEC;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0[11]  (
	.A(N_812),
	.B(sbdata_ff_9_0_iv_0_0_Z[11]),
	.C(N_880),
	.Y(sbdata_ff_9[11])
);
defparam \sbdata_ff_9_0_iv_0[11] .INIT=8'hEC;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0[10]  (
	.A(N_812),
	.B(sbdata_ff_9_0_iv_0_0_Z[10]),
	.C(N_886),
	.Y(sbdata_ff_9[10])
);
defparam \sbdata_ff_9_0_iv_0[10] .INIT=8'hEC;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0[14]  (
	.A(N_812),
	.B(sbdata_ff_9_0_iv_0_0_Z[14]),
	.C(N_883),
	.Y(sbdata_ff_9[14])
);
defparam \sbdata_ff_9_0_iv_0[14] .INIT=8'hEC;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0[13]  (
	.A(N_812),
	.B(sbdata_ff_9_0_iv_0_0_Z[13]),
	.C(N_882),
	.Y(sbdata_ff_9[13])
);
defparam \sbdata_ff_9_0_iv_0[13] .INIT=8'hEC;
// @31:13980
  CFG4 dmi_resp_valid_0 (
	.A(sbcs_busyerror_1_sqmuxa_1),
	.B(N_1710),
	.C(mem_wr),
	.D(N_1500),
	.Y(dmi_resp_valid)
);
defparam dmi_resp_valid_0.INIT=16'hFFF4;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0[15]  (
	.A(N_812),
	.B(sbdata_ff_9_0_iv_0_0_Z[15]),
	.C(N_879),
	.Y(sbdata_ff_9[15])
);
defparam \sbdata_ff_9_0_iv_0[15] .INIT=8'hEC;
// @31:15070
  CFG2 mem_rdata34_0_0 (
	.A(mem_rdata34_i_tz),
	.B(N_830),
	.Y(mem_rdata34)
);
defparam mem_rdata34_0_0.INIT=4'h2;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_a3[7]  (
	.A(sbdata_ff_Z[7]),
	.B(sbcs_busyerror_0_sqmuxa),
	.C(N_1713),
	.Y(N_1497)
);
defparam \dmi_rdata_0_iv_0_a3[7] .INIT=8'h80;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_a3[28]  (
	.A(sbdata_ff_Z[28]),
	.B(sbcs_busyerror_0_sqmuxa),
	.C(N_1713),
	.Y(N_1482)
);
defparam \dmi_rdata_0_iv_0_a3[28] .INIT=8'h80;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_a3[16]  (
	.A(sbdata_ff_Z[16]),
	.B(sbcs_busyerror_0_sqmuxa),
	.C(N_1713),
	.Y(N_1478)
);
defparam \dmi_rdata_0_iv_0_a3[16] .INIT=8'h80;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_a3_0[17]  (
	.A(un16_dmi_valid_i),
	.B(N_1713),
	.C(sbcs_access_ff_Z[0]),
	.Y(N_1474)
);
defparam \dmi_rdata_0_iv_0_a3_0[17] .INIT=8'h80;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_a3[18]  (
	.A(sbdata_ff_Z[18]),
	.B(sbcs_busyerror_0_sqmuxa),
	.C(N_1713),
	.Y(N_1469)
);
defparam \dmi_rdata_0_iv_0_a3[18] .INIT=8'h80;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_a3[19]  (
	.A(sbdata_ff_Z[19]),
	.B(sbcs_busyerror_0_sqmuxa),
	.C(N_1713),
	.Y(N_1464)
);
defparam \dmi_rdata_0_iv_0_a3[19] .INIT=8'h80;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_a3[22]  (
	.A(sbdata_ff_Z[22]),
	.B(sbcs_busyerror_0_sqmuxa),
	.C(N_1713),
	.Y(N_1369)
);
defparam \dmi_rdata_0_iv_0_a3[22] .INIT=8'h80;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_a3_0[21]  (
	.A(sbdata_ff_Z[21]),
	.B(sbcs_busyerror_0_sqmuxa),
	.C(N_1713),
	.Y(N_1366)
);
defparam \dmi_rdata_0_iv_0_a3_0[21] .INIT=8'h80;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_a3[20]  (
	.A(sbdata_ff_Z[20]),
	.B(sbcs_busyerror_0_sqmuxa),
	.C(N_1713),
	.Y(N_1361)
);
defparam \dmi_rdata_0_iv_0_a3[20] .INIT=8'h80;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_a3[15]  (
	.A(sbdata_ff_Z[15]),
	.B(sbcs_busyerror_0_sqmuxa),
	.C(N_1713),
	.Y(N_1357)
);
defparam \dmi_rdata_0_iv_0_a3[15] .INIT=8'h80;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_a3[14]  (
	.A(sbdata_ff_Z[14]),
	.B(sbcs_busyerror_0_sqmuxa),
	.C(N_1713),
	.Y(N_1353)
);
defparam \dmi_rdata_0_iv_0_a3[14] .INIT=8'h80;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_a3[13]  (
	.A(sbdata_ff_Z[13]),
	.B(sbcs_busyerror_0_sqmuxa),
	.C(N_1713),
	.Y(N_1349)
);
defparam \dmi_rdata_0_iv_0_a3[13] .INIT=8'h80;
// @31:14398
  CFG2 cmderr_cmb_1_sqmuxa_1_0_a2_1 (
	.A(un1_dmi_req_command_i),
	.B(N_1826),
	.Y(N_1958)
);
defparam cmderr_cmb_1_sqmuxa_1_0_a2_1.INIT=4'h8;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_a3_0[12]  (
	.A(un16_dmi_valid_i),
	.B(N_1713),
	.C(sbcs_to_err_ff_Z),
	.Y(N_1456)
);
defparam \dmi_rdata_0_iv_0_a3_0[12] .INIT=8'h80;
// @31:14647
  CFG3 data_0_reg_5s2_0 (
	.A(N_1703),
	.B(cpu_debug_active_net),
	.C(N_1723),
	.Y(data_0_reg_5_sm0)
);
defparam data_0_reg_5s2_0.INIT=8'hB3;
// @31:14495
  CFG4 un1_clk_en_dm_1_i_0_1 (
	.A(cpu_debug_csr_rd_en_net),
	.B(cpu_debug_active_net),
	.C(N_1723),
	.D(N_1703),
	.Y(N_775_1)
);
defparam un1_clk_en_dm_1_i_0_1.INIT=16'hFBBB;
// @31:15192
  CFG4 \sba_state_ns_1_0_.m13_i_o3_0  (
	.A(N_7),
	.B(N_836),
	.C(timeout_Z),
	.D(sba_state_Z[0]),
	.Y(N_1080)
);
defparam \sba_state_ns_1_0_.m13_i_o3_0 .INIT=16'hFECC;
// @31:15351
  CFG4 sbcs_busy_ff_2_sqmuxa_i_a3 (
	.A(N_7),
	.B(N_787_i),
	.C(sba_state_Z[1]),
	.D(sba_state_Z[0]),
	.Y(N_1116)
);
defparam sbcs_busy_ff_2_sqmuxa_i_a3.INIT=16'hFB00;
// @31:15351
  CFG2 un1_sbcs_busy_ff13_0_0 (
	.A(N_982),
	.B(N_36_i),
	.Y(un1_sbcs_busy_ff13_i_0)
);
defparam un1_sbcs_busy_ff13_0_0.INIT=4'hE;
// @31:15351
  CFG3 sba_resp_ready_int_2_sqmuxa_0_o3 (
	.A(sba_state_Z[1]),
	.B(N_1892),
	.C(N_1714),
	.Y(N_831)
);
defparam sba_resp_ready_int_2_sqmuxa_0_o3.INIT=8'hF8;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0_a3[11]  (
	.A(sbdata_ff_Z[11]),
	.B(sbcs_busyerror_0_sqmuxa),
	.C(N_1713),
	.Y(N_1460)
);
defparam \dmi_rdata_0_iv_0_a3[11] .INIT=8'h80;
// @31:14536
  CFG2 debug_gpr_addr_0_sqmuxa_0_a3_1 (
	.A(N_1825),
	.B(cpu_debug_active_net),
	.Y(N_1315_1)
);
defparam debug_gpr_addr_0_sqmuxa_0_a3_1.INIT=4'h8;
// @31:15192
  CFG3 \sba_state_ns_1_0_.N_1099_i  (
	.A(N_7),
	.B(N_787_i),
	.C(sba_state_Z[1]),
	.Y(N_1099_i)
);
defparam \sba_state_ns_1_0_.N_1099_i .INIT=8'h04;
// @31:15548
  CFG3 \prescale_counter_RNO[2]  (
	.A(sbcs_busy_ff_1_sqmuxa_i_a3_0_RNIH0UAV1_Z),
	.B(prescale_counter_Z[2]),
	.C(N_893),
	.Y(N_722_i)
);
defparam \prescale_counter_RNO[2] .INIT=8'h82;
// @31:15070
  CFG4 sba_rd_req_cmb_1_sqmuxa_1_i_o3_RNIIHUAL (
	.A(N_999),
	.B(dmi_resp_data[0]),
	.C(N_862),
	.D(N_1629),
	.Y(N_778_i)
);
defparam sba_rd_req_cmb_1_sqmuxa_1_i_o3_RNIIHUAL.INIT=16'h0010;
// @31:15070
  CFG3 sba_rd_req_cmb_f1_0_RNO (
	.A(N_2018),
	.B(sbcs_readondata_ff_Z),
	.C(N_1629),
	.Y(N_777_i)
);
defparam sba_rd_req_cmb_f1_0_RNO.INIT=8'h08;
// @31:15261
  CFG3 next_state28_i_0_a3_RNIDHTQC (
	.A(N_80_i),
	.B(N_1632),
	.C(N_7),
	.Y(N_784_i)
);
defparam next_state28_i_0_a3_RNIDHTQC.INIT=8'h01;
// @31:15261
  CFG4 sbcs_autoincrement_0_sqmuxa_i_0_o3_RNI48TFB (
	.A(sbcs_to_err_ff_Z),
	.B(timeout_Z),
	.C(dmi_req_data[14]),
	.D(N_863),
	.Y(N_34_i)
);
defparam sbcs_autoincrement_0_sqmuxa_i_0_o3_RNI48TFB.INIT=16'h44C4;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0_0[27]  (
	.A(N_1688),
	.B(N_1771),
	.C(N_880),
	.D(N_1799),
	.Y(sba_req_wr_data_int_10_0_iv_0_0_Z[27])
);
defparam \sba_req_wr_data_int_10_0_iv_0_0[27] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0_0[26]  (
	.A(N_1689),
	.B(N_1771),
	.C(N_886),
	.D(N_1799),
	.Y(sba_req_wr_data_int_10_0_iv_0_0_Z[26])
);
defparam \sba_req_wr_data_int_10_0_iv_0_0[26] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0_0[28]  (
	.A(N_1687),
	.B(N_1771),
	.C(N_881),
	.D(N_1799),
	.Y(sba_req_wr_data_int_10_0_iv_0_0_Z[28])
);
defparam \sba_req_wr_data_int_10_0_iv_0_0[28] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_0[16]  (
	.A(N_1065),
	.B(N_1795),
	.C(N_1691),
	.D(N_1998),
	.Y(sba_req_wr_data_int_10_1_iv_0_0_Z[16])
);
defparam \sba_req_wr_data_int_10_1_iv_0_0[16] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0_0[30]  (
	.A(N_1685),
	.B(N_1771),
	.C(N_883),
	.D(N_1799),
	.Y(sba_req_wr_data_int_10_0_iv_0_0_Z[30])
);
defparam \sba_req_wr_data_int_10_0_iv_0_0[30] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_0[20]  (
	.A(N_1063),
	.B(N_1795),
	.C(N_1687),
	.D(N_1998),
	.Y(sba_req_wr_data_int_10_1_iv_0_0_Z[20])
);
defparam \sba_req_wr_data_int_10_1_iv_0_0[20] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0_0[24]  (
	.A(N_1691),
	.B(N_1771),
	.C(N_884),
	.D(N_1799),
	.Y(sba_req_wr_data_int_10_0_iv_0_0_Z[24])
);
defparam \sba_req_wr_data_int_10_0_iv_0_0[24] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_0[19]  (
	.A(N_1062),
	.B(N_1795),
	.C(N_1688),
	.D(N_1998),
	.Y(sba_req_wr_data_int_10_1_iv_0_0_Z[19])
);
defparam \sba_req_wr_data_int_10_1_iv_0_0[19] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0_0[29]  (
	.A(N_1686),
	.B(N_1771),
	.C(N_882),
	.D(N_1799),
	.Y(sba_req_wr_data_int_10_0_iv_0_0_Z[29])
);
defparam \sba_req_wr_data_int_10_0_iv_0_0[29] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_0[18]  (
	.A(N_1061),
	.B(N_1795),
	.C(N_1689),
	.D(N_1998),
	.Y(sba_req_wr_data_int_10_1_iv_0_0_Z[18])
);
defparam \sba_req_wr_data_int_10_1_iv_0_0[18] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_0[22]  (
	.A(N_1059),
	.B(N_1795),
	.C(N_1685),
	.D(N_1998),
	.Y(sba_req_wr_data_int_10_1_iv_0_0_Z[22])
);
defparam \sba_req_wr_data_int_10_1_iv_0_0[22] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_0[21]  (
	.A(N_1064),
	.B(N_1795),
	.C(N_1686),
	.D(N_1998),
	.Y(sba_req_wr_data_int_10_1_iv_0_0_Z[21])
);
defparam \sba_req_wr_data_int_10_1_iv_0_0[21] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0_0[31]  (
	.A(N_1684),
	.B(N_1771),
	.C(N_879),
	.D(N_1799),
	.Y(sba_req_wr_data_int_10_0_iv_0_0_Z[31])
);
defparam \sba_req_wr_data_int_10_0_iv_0_0[31] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_0[23]  (
	.A(N_1060),
	.B(N_1795),
	.C(N_1684),
	.D(N_1998),
	.Y(sba_req_wr_data_int_10_1_iv_0_0_Z[23])
);
defparam \sba_req_wr_data_int_10_1_iv_0_0[23] .INIT=16'hEAC0;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0[8]  (
	.A(N_812),
	.B(sbdata_ff_9_0_iv_0_0_Z[8]),
	.C(N_884),
	.Y(sbdata_ff_9[8])
);
defparam \sbdata_ff_9_0_iv_0[8] .INIT=8'hEC;
// @31:15261
  CFG3 \sbdata_ff_9_0_iv_0[9]  (
	.A(N_812),
	.B(sbdata_ff_9_0_iv_0_0_Z[9]),
	.C(N_885),
	.Y(sbdata_ff_9[9])
);
defparam \sbdata_ff_9_0_iv_0[9] .INIT=8'hEC;
// @31:15261
  CFG4 \un1_access_valid_0_a3[1]  (
	.A(N_899),
	.B(N_898),
	.C(N_2008),
	.D(N_900),
	.Y(un1_access_valid_0_a3_Z[1])
);
defparam \un1_access_valid_0_a3[1] .INIT=16'h0040;
// @31:15261
  CFG4 \un1_access_valid_0_a3[0]  (
	.A(N_899),
	.B(N_898),
	.C(N_2008),
	.D(N_900),
	.Y(un1_access_valid_0_a3_Z[0])
);
defparam \un1_access_valid_0_a3[0] .INIT=16'h0010;
// @31:15261
  CFG4 \un1_access_valid_0_a3[2]  (
	.A(N_899),
	.B(N_898),
	.C(N_2008),
	.D(N_900),
	.Y(un1_access_valid_0_a3_Z[2])
);
defparam \un1_access_valid_0_a3[2] .INIT=16'h0020;
// @31:15361
  CFG3 sbcs_ba_err_ff9_0_a3 (
	.A(N_887),
	.B(cpu_debug_mode_net),
	.C(cpu_d_resp_error_sig),
	.Y(sbcs_ba_err_ff9)
);
defparam sbcs_ba_err_ff9_0_a3.INIT=8'h80;
// @31:15548
  CFG3 sba_req_addr_int_1_sqmuxa_1_i_a3 (
	.A(cpu_debug_mode_net),
	.B(cpu_d_resp_error_sig),
	.C(timeout_Z),
	.Y(N_1816)
);
defparam sba_req_addr_int_1_sqmuxa_1_i_a3.INIT=8'h07;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_0[13]  (
	.A(N_882),
	.B(N_1741),
	.C(N_1686),
	.D(N_1798),
	.Y(sba_req_wr_data_int_10_1_iv_0_0_Z[13])
);
defparam \sba_req_wr_data_int_10_1_iv_0_0[13] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_0[14]  (
	.A(N_883),
	.B(N_1741),
	.C(N_1685),
	.D(N_1798),
	.Y(sba_req_wr_data_int_10_1_iv_0_0_Z[14])
);
defparam \sba_req_wr_data_int_10_1_iv_0_0[14] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_0[11]  (
	.A(N_880),
	.B(N_1741),
	.C(N_1688),
	.D(N_1798),
	.Y(sba_req_wr_data_int_10_1_iv_0_0_Z[11])
);
defparam \sba_req_wr_data_int_10_1_iv_0_0[11] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_0[8]  (
	.A(N_884),
	.B(N_1741),
	.C(N_1691),
	.D(N_1798),
	.Y(sba_req_wr_data_int_10_1_iv_0_0_Z[8])
);
defparam \sba_req_wr_data_int_10_1_iv_0_0[8] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_0[10]  (
	.A(N_886),
	.B(N_1741),
	.C(N_1689),
	.D(N_1798),
	.Y(sba_req_wr_data_int_10_1_iv_0_0_Z[10])
);
defparam \sba_req_wr_data_int_10_1_iv_0_0[10] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_0[15]  (
	.A(N_879),
	.B(N_1741),
	.C(N_1684),
	.D(N_1798),
	.Y(sba_req_wr_data_int_10_1_iv_0_0_Z[15])
);
defparam \sba_req_wr_data_int_10_1_iv_0_0[15] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_0[12]  (
	.A(N_881),
	.B(N_1741),
	.C(N_1687),
	.D(N_1798),
	.Y(sba_req_wr_data_int_10_1_iv_0_0_Z[12])
);
defparam \sba_req_wr_data_int_10_1_iv_0_0[12] .INIT=16'hEAC0;
// @31:15261
  CFG4 un1_sbcs_readonaddr_ff7_5_i_a3_0 (
	.A(un1_m1_e_0),
	.B(N_84_i),
	.C(N_80_i),
	.D(N_36_i),
	.Y(un1_sbcs_readonaddr_ff7_5_i_a3_0_Z)
);
defparam un1_sbcs_readonaddr_ff7_5_i_a3_0.INIT=16'h00C4;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0_4[0]  (
	.A(N_84_i),
	.B(N_1903),
	.C(dmi_rdata_0_iv_0_2_Z[0]),
	.D(N_1505),
	.Y(dmi_rdata_0_iv_0_4_Z[0])
);
defparam \dmi_rdata_0_iv_0_4[0] .INIT=16'hFFF8;
// @31:14339
  CFG2 \command_reg_state_4_0_a3_0_0[1]  (
	.A(N_1958),
	.B(dmi_req_data[18]),
	.Y(command_reg_state_4_0_a3_0[1])
);
defparam \command_reg_state_4_0_a3_0_0[1] .INIT=4'h8;
// @31:14339
  CFG2 \command_reg_state_4_0_a3_0_0[2]  (
	.A(N_1958),
	.B(dmi_req_data[18]),
	.Y(command_reg_state_4_0_a3_0[2])
);
defparam \command_reg_state_4_0_a3_0_0[2] .INIT=4'h2;
// @31:15129
  CFG4 sba_rd_req_cmb_1_sqmuxa_1_i_a3 (
	.A(N_1899),
	.B(N_834),
	.C(sba_rd_req_cmb_1_sqmuxa_1_i_a3_6_Z),
	.D(N_1826),
	.Y(N_1626)
);
defparam sba_rd_req_cmb_1_sqmuxa_1_i_a3.INIT=16'h8000;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[28]  (
	.A(sbaddr_ff_Z[28]),
	.B(dmi_rdata_0_iv_0_0_Z[28]),
	.C(N_1737),
	.D(N_1482),
	.Y(dmi_resp_data[30])
);
defparam \dmi_rdata_0_iv_0[28] .INIT=16'hFFEC;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[31]  (
	.A(dmi_rdata_0_iv_0_0_Z[31]),
	.B(sbdata_ff_Z[31]),
	.C(N_1726),
	.D(N_1487),
	.Y(dmi_resp_data[33])
);
defparam \dmi_rdata_0_iv_0[31] .INIT=16'hFFEA;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[30]  (
	.A(dmi_rdata_0_iv_0_0_Z[30]),
	.B(sbdata_ff_Z[30]),
	.C(N_1726),
	.D(N_1491),
	.Y(dmi_resp_data[32])
);
defparam \dmi_rdata_0_iv_0[30] .INIT=16'hFFEA;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[7]  (
	.A(sbaddr_ff_Z[7]),
	.B(dmi_rdata_0_iv_0_0_Z[7]),
	.C(N_1737),
	.D(N_1497),
	.Y(dmi_resp_data[9])
);
defparam \dmi_rdata_0_iv_0[7] .INIT=16'hFFEC;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0[3]  (
	.A(dmi_rdata_0_iv_0_0_Z[3]),
	.B(sbdata_ff_Z[3]),
	.C(N_1726),
	.Y(dmi_resp_data[5])
);
defparam \dmi_rdata_0_iv_0[3] .INIT=8'hEA;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0[4]  (
	.A(dmi_rdata_0_iv_0_0_Z[4]),
	.B(sbdata_ff_Z[4]),
	.C(N_1726),
	.Y(dmi_resp_data[6])
);
defparam \dmi_rdata_0_iv_0[4] .INIT=8'hEA;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0[5]  (
	.A(dmi_rdata_0_iv_0_0_Z[5]),
	.B(sbdata_ff_Z[5]),
	.C(N_1726),
	.Y(dmi_resp_data[7])
);
defparam \dmi_rdata_0_iv_0[5] .INIT=8'hEA;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0[6]  (
	.A(dmi_rdata_0_iv_0_0_Z[6]),
	.B(sbdata_ff_Z[6]),
	.C(N_1726),
	.Y(dmi_resp_data[8])
);
defparam \dmi_rdata_0_iv_0[6] .INIT=8'hEA;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0[23]  (
	.A(dmi_rdata_0_iv_0_0_Z[23]),
	.B(sbdata_ff_Z[23]),
	.C(N_1726),
	.Y(dmi_resp_data[25])
);
defparam \dmi_rdata_0_iv_0[23] .INIT=8'hEA;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0[24]  (
	.A(dmi_rdata_0_iv_0_0_Z[24]),
	.B(sbdata_ff_Z[24]),
	.C(N_1726),
	.Y(dmi_resp_data[26])
);
defparam \dmi_rdata_0_iv_0[24] .INIT=8'hEA;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0[25]  (
	.A(dmi_rdata_0_iv_0_0_Z[25]),
	.B(sbdata_ff_Z[25]),
	.C(N_1726),
	.Y(dmi_resp_data[27])
);
defparam \dmi_rdata_0_iv_0[25] .INIT=8'hEA;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0[26]  (
	.A(dmi_rdata_0_iv_0_0_Z[26]),
	.B(sbdata_ff_Z[26]),
	.C(N_1726),
	.Y(dmi_resp_data[28])
);
defparam \dmi_rdata_0_iv_0[26] .INIT=8'hEA;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0[27]  (
	.A(dmi_rdata_0_iv_0_0_Z[27]),
	.B(sbdata_ff_Z[27]),
	.C(N_1726),
	.Y(dmi_resp_data[29])
);
defparam \dmi_rdata_0_iv_0[27] .INIT=8'hEA;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0[9]  (
	.A(dmi_rdata_0_iv_0_2_Z[9]),
	.B(sbdata_ff_Z[9]),
	.C(N_1726),
	.Y(dmi_resp_data[11])
);
defparam \dmi_rdata_0_iv_0[9] .INIT=8'hEA;
// @31:14023
  CFG3 \dmi_rdata_0_iv_0[8]  (
	.A(dmi_rdata_0_iv_0_2_Z[8]),
	.B(sbdata_ff_Z[8]),
	.C(N_1726),
	.Y(dmi_resp_data[10])
);
defparam \dmi_rdata_0_iv_0[8] .INIT=8'hEA;
// @31:15351
  CFG4 sbcs_busy_ff_2_sqmuxa_i_0 (
	.A(sbcs_busy_ff_2_sqmuxa_i_0_1_Z),
	.B(N_874),
	.C(N_7),
	.D(N_1116),
	.Y(N_43)
);
defparam sbcs_busy_ff_2_sqmuxa_i_0.INIT=16'hFFBA;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[11]  (
	.A(sbaddr_ff_Z[11]),
	.B(dmi_rdata_0_iv_0_0_Z[11]),
	.C(N_1737),
	.D(N_1460),
	.Y(dmi_resp_data[13])
);
defparam \dmi_rdata_0_iv_0[11] .INIT=16'hFFEC;
// @31:13641
  CFG4 debug_gpr_addr_0_sqmuxa_0_a2_RNI2TT5T_0 (
	.A(N_1770),
	.B(N_835),
	.C(N_1824),
	.D(N_1825),
	.Y(debug_gpr_addr_0_sqmuxa_0_a2_RNI2TT5T_0_1z)
);
defparam debug_gpr_addr_0_sqmuxa_0_a2_RNI2TT5T_0.INIT=16'h8880;
// @31:14647
  CFG4 \data_0_reg_5_m1_0_tz[0]  (
	.A(cpu_debug_csr_rd_en_net),
	.B(cpu_debug_active_net),
	.C(N_1723),
	.D(N_1703),
	.Y(N_14)
);
defparam \data_0_reg_5_m1_0_tz[0] .INIT=16'hC444;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0_a2_1[0]  (
	.A(N_84_i),
	.B(N_819),
	.C(un1_m1_e_0),
	.D(N_80_i),
	.Y(N_1731)
);
defparam \sba_req_wr_data_int_10_1_iv_0_a2_1[0] .INIT=16'h2202;
// @31:14495
  CFG2 un1_clk_en_dm_1_i_0 (
	.A(N_775_1),
	.B(cpu_debug_gpr_rd_en_net),
	.Y(un1_clk_en_dm_1_i_0_1z)
);
defparam un1_clk_en_dm_1_i_0.INIT=4'hE;
// @31:14495
  CFG4 debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO (
	.A(N_1825),
	.B(N_1824),
	.C(command_reg_state[3]),
	.D(N_1770),
	.Y(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO_1z)
);
defparam debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO.INIT=16'hE000;
// @31:14517
  CFG4 debug_csr_rd_data_ready_3_0 (
	.A(N_1825),
	.B(N_1824),
	.C(command_reg_state[4]),
	.D(N_1770),
	.Y(N_773_tz)
);
defparam debug_csr_rd_data_ready_3_0.INIT=16'hE000;
// @31:14337
  CFG4 un1_dmcontrol_ndmreset13_4_0_o3_0_RNIA1R741 (
	.A(N_1106),
	.B(N_367_i),
	.C(un1_dmcontrol_ndmreset13_4_0_o3_0_Z),
	.D(N_909),
	.Y(un1_dmcontrol_ndmreset13_4_i)
);
defparam un1_dmcontrol_ndmreset13_4_0_o3_0_RNIA1R741.INIT=16'h222A;
// @31:15259
  CFG3 sbcs_uar_err_ff_6_iv_i (
	.A(N_1096),
	.B(N_40_i),
	.C(N_84_i),
	.Y(sbcs_uar_err_ff_6_iv_i_Z)
);
defparam sbcs_uar_err_ff_6_iv_i.INIT=8'hD0;
// @31:15548
  CFG4 \prescale_counter_RNO[3]  (
	.A(prescale_counter_Z[2]),
	.B(prescale_counter_Z[3]),
	.C(sbcs_busy_ff_1_sqmuxa_i_a3_0_RNIH0UAV1_Z),
	.D(N_893),
	.Y(N_724_i)
);
defparam \prescale_counter_RNO[3] .INIT=16'hC060;
// @31:15261
  CFG2 un1_sbcs_readonaddr_ff7_7_i_a2_3 (
	.A(sba_resp_ready_int21),
	.B(N_1816),
	.Y(N_1933)
);
defparam un1_sbcs_readonaddr_ff7_7_i_a2_3.INIT=4'h4;
// @31:15351
  CFG2 un1_sbcs_busy_ff13_3_0_a3_2 (
	.A(count_en_0_sqmuxa_1),
	.B(N_1816),
	.Y(N_1625)
);
defparam un1_sbcs_busy_ff13_3_0_a3_2.INIT=4'h8;
// @31:14398
  CFG4 cmderr_cmb_3_sqmuxa_0_1 (
	.A(N_1958),
	.B(N_1828),
	.C(N_84_i),
	.D(N_821),
	.Y(cmderr_cmb_3_sqmuxa_0_1_Z)
);
defparam cmderr_cmb_3_sqmuxa_0_1.INIT=16'hE000;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[2]  (
	.A(N_1749),
	.B(sbdata_ff_Z[2]),
	.C(dmi_rdata_0_iv_0_0_Z[2]),
	.D(N_1726),
	.Y(dmi_resp_data[4])
);
defparam \dmi_rdata_0_iv_0[2] .INIT=16'hFEFA;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[13]  (
	.A(N_1749),
	.B(sbcs_ba_err_ff_Z),
	.C(dmi_rdata_0_iv_0_0_Z[13]),
	.D(N_1349),
	.Y(dmi_resp_data[15])
);
defparam \dmi_rdata_0_iv_0[13] .INIT=16'hFFF8;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[14]  (
	.A(N_1749),
	.B(sbcs_uar_err_ff_Z),
	.C(dmi_rdata_0_iv_0_0_Z[14]),
	.D(N_1353),
	.Y(dmi_resp_data[16])
);
defparam \dmi_rdata_0_iv_0[14] .INIT=16'hFFF8;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[15]  (
	.A(N_1749),
	.B(sbcs_readondata_ff_Z),
	.C(dmi_rdata_0_iv_0_0_Z[15]),
	.D(N_1357),
	.Y(dmi_resp_data[17])
);
defparam \dmi_rdata_0_iv_0[15] .INIT=16'hFFF8;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[20]  (
	.A(N_1749),
	.B(sbcs_readonaddr_ff_Z),
	.C(dmi_rdata_0_iv_0_0_Z[20]),
	.D(N_1361),
	.Y(dmi_resp_data[22])
);
defparam \dmi_rdata_0_iv_0[20] .INIT=16'hFFF8;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[21]  (
	.A(N_1749),
	.B(sba_busy),
	.C(dmi_rdata_0_iv_0_0_Z[21]),
	.D(N_1366),
	.Y(dmi_resp_data[23])
);
defparam \dmi_rdata_0_iv_0[21] .INIT=16'hFFF8;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[22]  (
	.A(dmi_resp_data[0]),
	.B(N_1749),
	.C(N_1369),
	.D(dmi_rdata_0_iv_0_0_Z[22]),
	.Y(dmi_resp_data[24])
);
defparam \dmi_rdata_0_iv_0[22] .INIT=16'hFFF8;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[19]  (
	.A(sbcs_access_ff_Z[2]),
	.B(dmi_rdata_0_iv_0_1_Z[19]),
	.C(N_1749),
	.D(N_1464),
	.Y(dmi_resp_data[21])
);
defparam \dmi_rdata_0_iv_0[19] .INIT=16'hFFEC;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[18]  (
	.A(sbcs_access_ff_Z[1]),
	.B(dmi_rdata_0_iv_0_1_Z[18]),
	.C(N_1749),
	.D(N_1469),
	.Y(dmi_resp_data[20])
);
defparam \dmi_rdata_0_iv_0[18] .INIT=16'hFFEC;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[17]  (
	.A(N_1726),
	.B(dmi_rdata_0_iv_0_1_Z[17]),
	.C(sbdata_ff_Z[17]),
	.D(N_1474),
	.Y(dmi_resp_data[19])
);
defparam \dmi_rdata_0_iv_0[17] .INIT=16'hFFEC;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[16]  (
	.A(N_1749),
	.B(sbcs_autoincrement_ff_Z),
	.C(dmi_rdata_0_iv_0_1_Z[16]),
	.D(N_1478),
	.Y(dmi_resp_data[18])
);
defparam \dmi_rdata_0_iv_0[16] .INIT=16'hFFF8;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[1]  (
	.A(N_1749),
	.B(sbdata_ff_Z[1]),
	.C(dmi_rdata_0_iv_0_2_Z[1]),
	.D(N_1726),
	.Y(dmi_resp_data[3])
);
defparam \dmi_rdata_0_iv_0[1] .INIT=16'hFEFA;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[10]  (
	.A(N_1749),
	.B(sbdata_ff_Z[10]),
	.C(dmi_rdata_0_iv_0_2_Z[10]),
	.D(N_1726),
	.Y(dmi_resp_data[12])
);
defparam \dmi_rdata_0_iv_0[10] .INIT=16'hFEFA;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0[6]  (
	.A(cpu_d_resp_rd_data_net[6]),
	.B(sbdata_ff_9_iv_0_0_Z[6]),
	.C(N_1804),
	.D(sbdata_ff_9_iv_0_2_Z[6]),
	.Y(sbdata_ff_9[6])
);
defparam \sbdata_ff_9_iv_0[6] .INIT=16'hFFDC;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0[4]  (
	.A(cpu_d_resp_rd_data_net[4]),
	.B(sbdata_ff_9_iv_0_0_Z[4]),
	.C(N_1804),
	.D(sbdata_ff_9_iv_0_2_Z[4]),
	.Y(sbdata_ff_9[4])
);
defparam \sbdata_ff_9_iv_0[4] .INIT=16'hFFDC;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0[5]  (
	.A(cpu_d_resp_rd_data_net[5]),
	.B(sbdata_ff_9_iv_0_0_Z[5]),
	.C(N_1804),
	.D(sbdata_ff_9_iv_0_2_Z[5]),
	.Y(sbdata_ff_9[5])
);
defparam \sbdata_ff_9_iv_0[5] .INIT=16'hFFDC;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0[1]  (
	.A(cpu_d_resp_rd_data_net[1]),
	.B(sbdata_ff_9_iv_0_0_Z[1]),
	.C(N_1804),
	.D(sbdata_ff_9_iv_0_2_Z[1]),
	.Y(sbdata_ff_9[1])
);
defparam \sbdata_ff_9_iv_0[1] .INIT=16'hFFDC;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0[2]  (
	.A(cpu_d_resp_rd_data_net[2]),
	.B(sbdata_ff_9_iv_0_0_Z[2]),
	.C(N_1804),
	.D(sbdata_ff_9_iv_0_2_Z[2]),
	.Y(sbdata_ff_9[2])
);
defparam \sbdata_ff_9_iv_0[2] .INIT=16'hFFDC;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[12]  (
	.A(N_1726),
	.B(dmi_rdata_0_iv_0_1_Z[12]),
	.C(sbdata_ff_Z[12]),
	.D(N_1456),
	.Y(dmi_resp_data[14])
);
defparam \dmi_rdata_0_iv_0[12] .INIT=16'hFFEC;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[29]  (
	.A(N_1749),
	.B(sbdata_ff_Z[29]),
	.C(dmi_rdata_0_iv_0_0_Z[29]),
	.D(N_1726),
	.Y(dmi_resp_data[31])
);
defparam \dmi_rdata_0_iv_0[29] .INIT=16'hFEFA;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0[3]  (
	.A(cpu_d_resp_rd_data_net[3]),
	.B(sbdata_ff_9_iv_0_0_Z[3]),
	.C(N_1804),
	.D(sbdata_ff_9_iv_0_2_Z[3]),
	.Y(sbdata_ff_9[3])
);
defparam \sbdata_ff_9_iv_0[3] .INIT=16'hFFDC;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0[7]  (
	.A(cpu_d_resp_rd_data_net[7]),
	.B(sbdata_ff_9_iv_0_0_Z[7]),
	.C(N_1804),
	.D(sbdata_ff_9_iv_0_2_Z[7]),
	.Y(sbdata_ff_9[7])
);
defparam \sbdata_ff_9_iv_0[7] .INIT=16'hFFDC;
// @31:15261
  CFG4 \sbdata_ff_9_iv_0[0]  (
	.A(cpu_d_resp_rd_data_net[0]),
	.B(sbdata_ff_9_iv_0_0_Z[0]),
	.C(N_1804),
	.D(sbdata_ff_9_iv_0_2_Z[0]),
	.Y(sbdata_ff_9[0])
);
defparam \sbdata_ff_9_iv_0[0] .INIT=16'hFFEC;
// @31:15261
  CFG2 \sba_req_wr_data_int_10_1_iv_0_a3_0[1]  (
	.A(N_1731),
	.B(sba_req_wr_data_int[1]),
	.Y(N_1126)
);
defparam \sba_req_wr_data_int_10_1_iv_0_a3_0[1] .INIT=4'h8;
// @31:15261
  CFG4 \sba_req_wr_byte_en_int_13[3]  (
	.A(sba_req_wr_byte_en_int_13_m2_1_Z[2]),
	.B(sba_req_wr_byte_en_int_13_m2_2_Z[3]),
	.C(N_38_i),
	.D(un1_sbcs_readonaddr_ff7_4_i_a3_1_Z),
	.Y(sba_req_wr_byte_en_int_13_Z[3])
);
defparam \sba_req_wr_byte_en_int_13[3] .INIT=16'h0E00;
// @31:14398
  CFG4 cmderr_cmb_0_sqmuxa_2_i_o2_1 (
	.A(un1_dmi_req_command_i),
	.B(N_861),
	.C(cmderr_cmb_0_sqmuxa_2_i_a2_3_0_Z),
	.D(N_1826),
	.Y(N_888)
);
defparam cmderr_cmb_0_sqmuxa_2_i_o2_1.INIT=16'hECCC;
// @31:15261
  CFG4 \sba_req_wr_byte_en_int_13[2]  (
	.A(sba_req_wr_byte_en_int_13_m2_1_Z[2]),
	.B(sba_req_wr_byte_en_int_13_m2_2_Z[2]),
	.C(N_38_i),
	.D(un1_sbcs_readonaddr_ff7_4_i_a3_1_Z),
	.Y(sba_req_wr_byte_en_int_13_Z[2])
);
defparam \sba_req_wr_byte_en_int_13[2] .INIT=16'h0E00;
// @31:15261
  CFG4 \sba_req_wr_byte_en_int_13[1]  (
	.A(sba_req_wr_byte_en_int_13_m2_2_Z[1]),
	.B(sba_req_wr_byte_en_int_13_m2_1_Z[0]),
	.C(N_38_i),
	.D(un1_sbcs_readonaddr_ff7_4_i_a3_1_Z),
	.Y(sba_req_wr_byte_en_int_13_Z[1])
);
defparam \sba_req_wr_byte_en_int_13[1] .INIT=16'h0E00;
// @31:15261
  CFG4 \sba_req_wr_byte_en_int_13[0]  (
	.A(sba_req_wr_byte_en_int_13_m2_2_Z[0]),
	.B(sba_req_wr_byte_en_int_13_m2_1_Z[0]),
	.C(N_38_i),
	.D(un1_sbcs_readonaddr_ff7_4_i_a3_1_Z),
	.Y(sba_req_wr_byte_en_int_13_Z[0])
);
defparam \sba_req_wr_byte_en_int_13[0] .INIT=16'h0E00;
// @31:15259
  CFG3 sba_rd_req_ff_RNO (
	.A(sba_rd_req_cmb),
	.B(N_982),
	.C(N_84_i),
	.Y(N_781_i)
);
defparam sba_rd_req_ff_RNO.INIT=8'h20;
// @31:15259
  CFG4 sbcs_to_err_ff_RNO (
	.A(N_896),
	.B(N_1677_i),
	.C(N_84_i),
	.D(N_1068),
	.Y(N_267_i)
);
defparam sbcs_to_err_ff_RNO.INIT=16'hD0F0;
// @31:15259
  CFG4 sbcs_ba_err_ff_RNO (
	.A(N_887),
	.B(N_84_i),
	.C(N_740_i),
	.D(N_1015),
	.Y(N_728_i)
);
defparam sbcs_ba_err_ff_RNO.INIT=16'hC4CC;
// @31:15259
  CFG3 sba_wr_req_ff_RNO (
	.A(sba_wr_req_cmb),
	.B(N_982),
	.C(N_84_i),
	.Y(N_780_i)
);
defparam sba_wr_req_ff_RNO.INIT=8'h20;
// @31:15192
  CFG4 \sba_state_ns_1_0_.N_783_i  (
	.A(N_1926),
	.B(sba_state_Z[0]),
	.C(N_787_i),
	.D(N_1080),
	.Y(N_783_i)
);
defparam \sba_state_ns_1_0_.N_783_i .INIT=16'h0015;
// @31:15261
  CFG4 sbcs_uar_err_ff_6_iv_i_RNO (
	.A(sba_state_Z[0]),
	.B(un1_sbcs_uar_err_ff_0_sqmuxa_i_0_1_Z),
	.C(N_874),
	.D(N_80_i),
	.Y(N_40_i)
);
defparam sbcs_uar_err_ff_6_iv_i_RNO.INIT=16'h2333;
// @31:15261
  CFG4 un1_sbcs_readonaddr_ff7_7_i_o3_1 (
	.A(count_en_0_sqmuxa_1),
	.B(N_787_i),
	.C(timeout_Z),
	.D(N_1933),
	.Y(N_1044)
);
defparam un1_sbcs_readonaddr_ff7_7_i_o3_1.INIT=16'hFF01;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0[31]  (
	.A(N_1590),
	.B(sba_req_wr_data_int[31]),
	.C(sba_req_wr_data_int_10_0_iv_0_0_Z[31]),
	.D(N_1731),
	.Y(sba_req_wr_data_int_10[31])
);
defparam \sba_req_wr_data_int_10_0_iv_0[31] .INIT=16'hFEFA;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0[28]  (
	.A(N_1594),
	.B(sba_req_wr_data_int[28]),
	.C(sba_req_wr_data_int_10_0_iv_0_0_Z[28]),
	.D(N_1731),
	.Y(sba_req_wr_data_int_10[28])
);
defparam \sba_req_wr_data_int_10_0_iv_0[28] .INIT=16'hFEFA;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0[30]  (
	.A(N_1602),
	.B(sba_req_wr_data_int[30]),
	.C(sba_req_wr_data_int_10_0_iv_0_0_Z[30]),
	.D(N_1731),
	.Y(sba_req_wr_data_int_10[30])
);
defparam \sba_req_wr_data_int_10_0_iv_0[30] .INIT=16'hFEFA;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0[25]  (
	.A(N_1606),
	.B(sba_req_wr_data_int[25]),
	.C(sba_req_wr_data_int_10_0_iv_0_0_Z[25]),
	.D(N_1731),
	.Y(sba_req_wr_data_int_10[25])
);
defparam \sba_req_wr_data_int_10_0_iv_0[25] .INIT=16'hFEFA;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0[26]  (
	.A(N_1610),
	.B(sba_req_wr_data_int[26]),
	.C(sba_req_wr_data_int_10_0_iv_0_0_Z[26]),
	.D(N_1731),
	.Y(sba_req_wr_data_int_10[26])
);
defparam \sba_req_wr_data_int_10_0_iv_0[26] .INIT=16'hFEFA;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0[27]  (
	.A(N_1614),
	.B(sba_req_wr_data_int[27]),
	.C(sba_req_wr_data_int_10_0_iv_0_0_Z[27]),
	.D(N_1731),
	.Y(sba_req_wr_data_int_10[27])
);
defparam \sba_req_wr_data_int_10_0_iv_0[27] .INIT=16'hFEFA;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0[10]  (
	.A(N_1731),
	.B(sba_req_wr_data_int_10_1_iv_0_0_Z[10]),
	.C(sba_req_wr_data_int[10]),
	.Y(sba_req_wr_data_int_10[10])
);
defparam \sba_req_wr_data_int_10_1_iv_0[10] .INIT=8'hEC;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0[14]  (
	.A(N_1731),
	.B(sba_req_wr_data_int_10_1_iv_0_0_Z[14]),
	.C(sba_req_wr_data_int[14]),
	.Y(sba_req_wr_data_int_10[14])
);
defparam \sba_req_wr_data_int_10_1_iv_0[14] .INIT=8'hEC;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0[13]  (
	.A(N_1731),
	.B(sba_req_wr_data_int_10_1_iv_0_0_Z[13]),
	.C(sba_req_wr_data_int[13]),
	.Y(sba_req_wr_data_int_10[13])
);
defparam \sba_req_wr_data_int_10_1_iv_0[13] .INIT=8'hEC;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0[12]  (
	.A(N_1731),
	.B(sba_req_wr_data_int_10_1_iv_0_0_Z[12]),
	.C(sba_req_wr_data_int[12]),
	.Y(sba_req_wr_data_int_10[12])
);
defparam \sba_req_wr_data_int_10_1_iv_0[12] .INIT=8'hEC;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0[11]  (
	.A(N_1731),
	.B(sba_req_wr_data_int_10_1_iv_0_0_Z[11]),
	.C(sba_req_wr_data_int[11]),
	.Y(sba_req_wr_data_int_10[11])
);
defparam \sba_req_wr_data_int_10_1_iv_0[11] .INIT=8'hEC;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0[16]  (
	.A(sba_req_wr_data_int_10_1_iv_0_0_Z[16]),
	.B(N_1731),
	.C(sba_req_wr_data_int[16]),
	.Y(sba_req_wr_data_int_10[16])
);
defparam \sba_req_wr_data_int_10_1_iv_0[16] .INIT=8'hEA;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0[15]  (
	.A(N_1731),
	.B(sba_req_wr_data_int_10_1_iv_0_0_Z[15]),
	.C(sba_req_wr_data_int[15]),
	.Y(sba_req_wr_data_int_10[15])
);
defparam \sba_req_wr_data_int_10_1_iv_0[15] .INIT=8'hEC;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0[20]  (
	.A(sba_req_wr_data_int_10_1_iv_0_0_Z[20]),
	.B(N_1731),
	.C(sba_req_wr_data_int[20]),
	.Y(sba_req_wr_data_int_10[20])
);
defparam \sba_req_wr_data_int_10_1_iv_0[20] .INIT=8'hEA;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0[19]  (
	.A(sba_req_wr_data_int_10_1_iv_0_0_Z[19]),
	.B(N_1731),
	.C(sba_req_wr_data_int[19]),
	.Y(sba_req_wr_data_int_10[19])
);
defparam \sba_req_wr_data_int_10_1_iv_0[19] .INIT=8'hEA;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0[18]  (
	.A(sba_req_wr_data_int_10_1_iv_0_0_Z[18]),
	.B(N_1731),
	.C(sba_req_wr_data_int[18]),
	.Y(sba_req_wr_data_int_10[18])
);
defparam \sba_req_wr_data_int_10_1_iv_0[18] .INIT=8'hEA;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0[23]  (
	.A(sba_req_wr_data_int_10_1_iv_0_0_Z[23]),
	.B(N_1731),
	.C(sba_req_wr_data_int[23]),
	.Y(sba_req_wr_data_int_10[23])
);
defparam \sba_req_wr_data_int_10_1_iv_0[23] .INIT=8'hEA;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0[22]  (
	.A(sba_req_wr_data_int_10_1_iv_0_0_Z[22]),
	.B(N_1731),
	.C(sba_req_wr_data_int[22]),
	.Y(sba_req_wr_data_int_10[22])
);
defparam \sba_req_wr_data_int_10_1_iv_0[22] .INIT=8'hEA;
// @31:14023
  CFG4 \dmi_rdata_0_iv_0[0]  (
	.A(N_1749),
	.B(sbdata_ff_Z[0]),
	.C(dmi_rdata_0_iv_0_4_Z[0]),
	.D(N_1726),
	.Y(dmi_resp_data[2])
);
defparam \dmi_rdata_0_iv_0[0] .INIT=16'hFEFA;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0[24]  (
	.A(N_1618),
	.B(sba_req_wr_data_int[24]),
	.C(sba_req_wr_data_int_10_0_iv_0_0_Z[24]),
	.D(N_1731),
	.Y(sba_req_wr_data_int_10[24])
);
defparam \sba_req_wr_data_int_10_0_iv_0[24] .INIT=16'hFEFA;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0[21]  (
	.A(sba_req_wr_data_int_10_1_iv_0_0_Z[21]),
	.B(N_1731),
	.C(sba_req_wr_data_int[21]),
	.Y(sba_req_wr_data_int_10[21])
);
defparam \sba_req_wr_data_int_10_1_iv_0[21] .INIT=8'hEA;
// @31:15261
  CFG3 \sba_req_wr_data_int_10_1_iv_0[8]  (
	.A(N_1731),
	.B(sba_req_wr_data_int_10_1_iv_0_0_Z[8]),
	.C(sba_req_wr_data_int[8]),
	.Y(sba_req_wr_data_int_10[8])
);
defparam \sba_req_wr_data_int_10_1_iv_0[8] .INIT=8'hEC;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_0_iv_0[29]  (
	.A(N_1598),
	.B(sba_req_wr_data_int[29]),
	.C(sba_req_wr_data_int_10_0_iv_0_0_Z[29]),
	.D(N_1731),
	.Y(sba_req_wr_data_int_10[29])
);
defparam \sba_req_wr_data_int_10_0_iv_0[29] .INIT=16'hFEFA;
// @31:14398
  CFG4 cmderr_cmb_1_sqmuxa_1_0 (
	.A(N_1958),
	.B(N_84_i),
	.C(N_1895),
	.D(N_1828),
	.Y(cmderr_cmb_1_sqmuxa_1)
);
defparam cmderr_cmb_1_sqmuxa_1_0.INIT=16'hC080;
// @31:14398
  CFG4 cmderr_cmb_3_sqmuxa_0 (
	.A(cmderr_cmb_3_sqmuxa_0_1_Z),
	.B(N_1902),
	.C(command_reg_state[0]),
	.D(debug_state[4]),
	.Y(cmderr_cmb_3_sqmuxa)
);
defparam cmderr_cmb_3_sqmuxa_0.INIT=16'h2000;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[6]  (
	.A(N_1685),
	.B(N_1731),
	.C(sba_req_wr_data_int[6]),
	.D(N_855),
	.Y(sba_req_wr_data_int_10[6])
);
defparam \sba_req_wr_data_int_10_1_iv_0[6] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[5]  (
	.A(N_1686),
	.B(N_1731),
	.C(sba_req_wr_data_int[5]),
	.D(N_855),
	.Y(sba_req_wr_data_int_10[5])
);
defparam \sba_req_wr_data_int_10_1_iv_0[5] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[4]  (
	.A(N_1687),
	.B(N_1731),
	.C(sba_req_wr_data_int[4]),
	.D(N_855),
	.Y(sba_req_wr_data_int_10[4])
);
defparam \sba_req_wr_data_int_10_1_iv_0[4] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[3]  (
	.A(N_1688),
	.B(N_1731),
	.C(sba_req_wr_data_int[3]),
	.D(N_855),
	.Y(sba_req_wr_data_int_10[3])
);
defparam \sba_req_wr_data_int_10_1_iv_0[3] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[2]  (
	.A(N_1689),
	.B(N_1731),
	.C(sba_req_wr_data_int[2]),
	.D(N_855),
	.Y(sba_req_wr_data_int_10[2])
);
defparam \sba_req_wr_data_int_10_1_iv_0[2] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[1]  (
	.A(N_1004),
	.B(N_855),
	.C(N_1701),
	.D(N_1126),
	.Y(sba_req_wr_data_int_10[1])
);
defparam \sba_req_wr_data_int_10_1_iv_0[1] .INIT=16'hFF80;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[0]  (
	.A(N_1691),
	.B(N_1731),
	.C(sba_req_wr_data_int[0]),
	.D(N_855),
	.Y(sba_req_wr_data_int_10[0])
);
defparam \sba_req_wr_data_int_10_1_iv_0[0] .INIT=16'hEAC0;
// @31:14339
  CFG4 \command_reg_state_4_0[2]  (
	.A(command_reg_state_4_0_a3_0[2]),
	.B(command_reg[16]),
	.C(N_1519_2),
	.D(N_1520_1),
	.Y(command_reg_state_4[2])
);
defparam \command_reg_state_4_0[2] .INIT=16'hB3A0;
// @31:14339
  CFG4 \command_reg_state_4_0[1]  (
	.A(command_reg_state_4_0_a3_0[1]),
	.B(command_reg[16]),
	.C(N_1519_2),
	.D(N_1520_1),
	.Y(command_reg_state_4[1])
);
defparam \command_reg_state_4_0[1] .INIT=16'hECA0;
// @31:15261
  CFG4 \sba_req_wr_data_int_10_1_iv_0[7]  (
	.A(N_1684),
	.B(N_1731),
	.C(sba_req_wr_data_int[7]),
	.D(N_855),
	.Y(sba_req_wr_data_int_10[7])
);
defparam \sba_req_wr_data_int_10_1_iv_0[7] .INIT=16'hEAC0;
// @31:15261
  CFG4 \sba_req_rd_byte_en_int_13[3]  (
	.A(sba_req_rd_byte_en_int_13_m2_1_Z[2]),
	.B(sba_req_rd_byte_en_int_13_m2_2_Z[3]),
	.C(N_38_i),
	.D(un1_sbcs_readonaddr_ff7_5_i_a3_0_Z),
	.Y(sba_req_rd_byte_en_int_13_Z[3])
);
defparam \sba_req_rd_byte_en_int_13[3] .INIT=16'h0E00;
// @31:15261
  CFG4 \sba_req_rd_byte_en_int_13[2]  (
	.A(sba_req_rd_byte_en_int_13_m2_1_Z[2]),
	.B(sba_req_rd_byte_en_int_13_m2_2_Z[2]),
	.C(N_38_i),
	.D(un1_sbcs_readonaddr_ff7_5_i_a3_0_Z),
	.Y(sba_req_rd_byte_en_int_13_Z[2])
);
defparam \sba_req_rd_byte_en_int_13[2] .INIT=16'h0E00;
// @31:15261
  CFG4 \sba_req_rd_byte_en_int_13[1]  (
	.A(sba_req_rd_byte_en_int_13_m2_1_Z[0]),
	.B(sba_req_rd_byte_en_int_13_m2_2_Z[1]),
	.C(N_38_i),
	.D(un1_sbcs_readonaddr_ff7_5_i_a3_0_Z),
	.Y(sba_req_rd_byte_en_int_13_Z[1])
);
defparam \sba_req_rd_byte_en_int_13[1] .INIT=16'h0E00;
// @31:15261
  CFG4 \sba_req_rd_byte_en_int_13[0]  (
	.A(sba_req_rd_byte_en_int_13_m2_1_Z[0]),
	.B(sba_req_rd_byte_en_int_13_m2_2_Z[0]),
	.C(N_38_i),
	.D(un1_sbcs_readonaddr_ff7_5_i_a3_0_Z),
	.Y(sba_req_rd_byte_en_int_13_Z[0])
);
defparam \sba_req_rd_byte_en_int_13[0] .INIT=16'h0E00;
// @31:14495
  CFG4 debug_gpr_addr_0_sqmuxa_0_a3_0_RNIMUAJE_0 (
	.A(N_1315_1),
	.B(N_1316_1),
	.C(command_reg[12]),
	.D(dmi_req_data[14]),
	.Y(debug_csr_rd_data_ready_1_sqmuxa_i)
);
defparam debug_gpr_addr_0_sqmuxa_0_a3_0_RNIMUAJE_0.INIT=16'h153F;
// @31:14495
  CFG4 debug_gpr_addr_0_sqmuxa_0_a3_0_1_RNIMUAJE (
	.A(N_1315_1),
	.B(N_1316_1),
	.C(command_reg[12]),
	.D(dmi_req_data[14]),
	.Y(debug_gpr_addr_0_sqmuxa_i)
);
defparam debug_gpr_addr_0_sqmuxa_0_a3_0_1_RNIMUAJE.INIT=16'hF351;
// @31:13641
  CFG2 debug_csr_rd_data_ready_3_0_RNI0L3H5 (
	.A(N_773_tz),
	.B(cpu_debug_csr_op_rd_data_valid_net),
	.Y(N_79_i)
);
defparam debug_csr_rd_data_ready_3_0_RNI0L3H5.INIT=4'h8;
// @31:13641
  CFG2 debug_csr_rd_data_ready_3_0_RNI15MO3 (
	.A(cpu_debug_gpr_op_rd_data_valid_net),
	.B(N_773_tz),
	.Y(N_78_i)
);
defparam debug_csr_rd_data_ready_3_0_RNI15MO3.INIT=4'h8;
// @31:15351
  CFG4 un1_sbcs_busy_ff13_3_0_0_1 (
	.A(N_7),
	.B(sba_state_Z[1]),
	.C(N_798),
	.D(N_1625),
	.Y(un1_sbcs_busy_ff13_3_0_0_1_Z)
);
defparam un1_sbcs_busy_ff13_3_0_0_1.INIT=16'hFF2F;
// @31:15351
  CFG4 sba_resp_ready_int_2_sqmuxa_0_a3 (
	.A(sba_resp_ready_int_2_sqmuxa_0_a3_0),
	.B(N_7),
	.C(N_1933),
	.D(N_2003),
	.Y(N_1667)
);
defparam sba_resp_ready_int_2_sqmuxa_0_a3.INIT=16'h8880;
// @31:15508
  CFG4 sba_resp_ready_int21_0_a3 (
	.A(cpu_d_resp_error_sig),
	.B(sba_rd_req_cmb),
	.C(cpu_debug_mode_net),
	.D(cpu_d_resp_valid_sig),
	.Y(sba_resp_ready_int21)
);
defparam sba_resp_ready_int21_0_a3.INIT=16'h4000;
// @31:15261
  CFG3 sba_req_addr_int_1_sqmuxa_1_i_a3_RNIUDHKG (
	.A(count_en_0_sqmuxa_1),
	.B(N_1816),
	.C(sba_resp_ready_int21),
	.Y(N_36_i)
);
defparam sba_req_addr_int_1_sqmuxa_1_i_a3_RNIUDHKG.INIT=8'h02;
// @31:15192
  CFG4 sba_rd_req_cmb_f0_RNIDQGKB1 (
	.A(sba_wr_req_cmb),
	.B(sba_rd_req_cmb),
	.C(cpu_debug_mode_net),
	.D(cpu_d_resp_valid_sig),
	.Y(N_779_i)
);
defparam sba_rd_req_cmb_f0_RNIDQGKB1.INIT=16'hE000;
// @31:14339
  CFG4 cmderr_cmb_0_sqmuxa_2_i_o2_1_RNIP0I4M (
	.A(command_reg_state[5]),
	.B(command_reg_state[2]),
	.C(N_2009),
	.D(N_888),
	.Y(N_1097)
);
defparam cmderr_cmb_0_sqmuxa_2_i_o2_1_RNIP0I4M.INIT=16'hFEEE;
// @31:15129
  CFG4 sba_rd_req_cmb_2_sqmuxa_1_0_0 (
	.A(N_1626),
	.B(N_1014),
	.C(N_802),
	.D(N_1001),
	.Y(sba_rd_req_cmb_2_sqmuxa_1)
);
defparam sba_rd_req_cmb_2_sqmuxa_1_0_0.INIT=16'h0F0E;
// @31:15351
  CFG4 un1_sbcs_busy_ff13_3_0_0_2 (
	.A(N_1927),
	.B(N_836),
	.C(un1_sbcs_busy_ff13_3_0_0_1_Z),
	.D(N_787_i),
	.Y(un1_sbcs_busy_ff13_3_0_0_2_Z)
);
defparam un1_sbcs_busy_ff13_3_0_0_2.INIT=16'hFCFE;
// @31:15261
  CFG4 un1_sbcs_readonaddr_ff7_7_i_1_0 (
	.A(N_1933),
	.B(N_2003),
	.C(N_1892),
	.D(N_751_i),
	.Y(un1_sbcs_readonaddr_ff7_7_i_1_0_Z)
);
defparam un1_sbcs_readonaddr_ff7_7_i_1_0.INIT=16'hE000;
// @31:14398
  CFG4 cmderr_cmb_0_sqmuxa_2_i_o2 (
	.A(command_reg_state[0]),
	.B(N_888),
	.C(cmderr_cmb_0_sqmuxa_2_i_o2_2_Z),
	.D(N_2016_1),
	.Y(N_2019)
);
defparam cmderr_cmb_0_sqmuxa_2_i_o2.INIT=16'hFAF8;
// @31:14339
  CFG3 next_states2_i_a2_RNIL3CI31 (
	.A(N_1097),
	.B(N_2016_1),
	.C(N_2009),
	.Y(next_state_ss0)
);
defparam next_states2_i_a2_RNIL3CI31.INIT=8'hEA;
// @31:15070
  CFG4 sba_rd_req_cmb_f0_RNO (
	.A(sba_rd_req_cmb_1_sqmuxa_1_i_0_Z),
	.B(N_1626),
	.C(N_862),
	.D(N_802),
	.Y(N_776_i)
);
defparam sba_rd_req_cmb_f0_RNO.INIT=16'h0010;
// @31:15222
  CFG4 next_state21_i_0_a2 (
	.A(debug_sysbus_req_ready_0),
	.B(cpu_d_req_is_ahb),
	.C(N_1632),
	.D(ahb_d_req_ready_net),
	.Y(next_state21_i_0_a2_Z)
);
defparam next_state21_i_0_a2.INIT=16'h0800;
// @31:15261
  CFG4 un1_sbcs_readonaddr_ff7_7_i_1 (
	.A(un1_sbcs_readonaddr_ff7_7_i_1_0_Z),
	.B(N_1044),
	.C(un1_sbcs_readonaddr_ff7_7_i_a3_0_Z),
	.D(N_822),
	.Y(N_716)
);
defparam un1_sbcs_readonaddr_ff7_7_i_1.INIT=16'hEAAA;
// @31:15222
  CFG4 next_state21_i_0_a0_2 (
	.A(debug_sysbus_req_ready_0),
	.B(cpu_d_req_is_apb),
	.C(N_1632),
	.D(req_masked[1]),
	.Y(next_state21_i_0_a0_2_Z)
);
defparam next_state21_i_0_a0_2.INIT=16'h0800;
// @31:15222
  CFG4 next_state21_i_0_a1 (
	.A(cpu_d_req_is_apb),
	.B(next_state21_i_0_a1_0_Z),
	.C(req_masked[1]),
	.D(N_1632),
	.Y(next_state21_i_0_a1_Z)
);
defparam next_state21_i_0_a1.INIT=16'h0080;
// @31:14339
  CFG4 cmderr_cmb_0_sqmuxa_2_i_a3_0_0_RNINPUGN (
	.A(N_84_i),
	.B(N_2019),
	.C(abs_cmd_transfer_ff),
	.D(cmderr_cmb_0_sqmuxa_2_i_a3_0),
	.Y(N_367_i)
);
defparam cmderr_cmb_0_sqmuxa_2_i_a3_0_0_RNINPUGN.INIT=16'h88A8;
// @31:15222
  CFG4 next_state21_i_0 (
	.A(N_1632),
	.B(next_state21_i_0_a1_Z),
	.C(debug_sysbus_req_ready_0),
	.D(cpu_d_req_ready_sig_1),
	.Y(next_state21_i_0_Z)
);
defparam next_state21_i_0.INIT=16'h2333;
// @31:15351
  CFG4 un1_sbcs_busy_ff13_3_0_a2 (
	.A(cpu_d_req_ready_sig_0),
	.B(apb_d_req_ready_net),
	.C(cpu_d_req_is_apb),
	.D(un1_sbcs_busy_ff13_3_0_a2_0_Z),
	.Y(N_1928)
);
defparam un1_sbcs_busy_ff13_3_0_a2.INIT=16'hEA00;
// @31:15482
  CFG2 sba_req_addr_int_1_sqmuxa_2_i_o2 (
	.A(N_1928),
	.B(sba_resp_ready_int21),
	.Y(N_875)
);
defparam sba_req_addr_int_1_sqmuxa_2_i_o2.INIT=4'hE;
// @31:15482
  CFG4 sba_req_addr_int_1_sqmuxa_2_i_o3 (
	.A(N_1923),
	.B(N_875),
	.C(N_793),
	.D(N_1931),
	.Y(N_1018)
);
defparam sba_req_addr_int_1_sqmuxa_2_i_o3.INIT=16'hFFFE;
// @31:15261
  CFG3 un1_sbcs_readonaddr_ff7_7_i_a2_1 (
	.A(sba_resp_ready_int21),
	.B(N_1928),
	.C(N_831),
	.Y(N_1819)
);
defparam un1_sbcs_readonaddr_ff7_7_i_a2_1.INIT=8'hD0;
// @31:15351
  CFG4 sba_req_valid_int_2_sqmuxa_i_a2_0 (
	.A(sba_state_Z[0]),
	.B(N_1926),
	.C(N_787_i),
	.D(N_875),
	.Y(N_1830)
);
defparam sba_req_valid_int_2_sqmuxa_i_a2_0.INIT=16'hEC00;
// @31:15351
  CFG4 un1_sbcs_busy_ff13_3_0_0 (
	.A(N_1090),
	.B(N_1928),
	.C(N_1623),
	.D(un1_sbcs_busy_ff13_3_0_0_2_Z),
	.Y(un1_sbcs_busy_ff13_3_i)
);
defparam un1_sbcs_busy_ff13_3_0_0.INIT=16'hFFF8;
// @31:15192
  CFG4 next_state21_i_0_a2_RNII38M5 (
	.A(req_masked[0]),
	.B(next_state21_i_0_a2_Z),
	.C(next_state21_i_0_a0_2_Z),
	.D(next_state21_i_0_Z),
	.Y(N_787_i)
);
defparam next_state21_i_0_a2_RNII38M5.INIT=16'hDCFF;
// @31:15351
  CFG4 sba_req_valid_int_2_sqmuxa_i_o3 (
	.A(N_1926),
	.B(timeout_Z),
	.C(sba_req_valid_int_1_sqmuxa),
	.D(N_1830),
	.Y(N_1101)
);
defparam sba_req_valid_int_2_sqmuxa_i_o3.INIT=16'hFFF8;
// @31:15261
  CFG4 un1_sbcs_readonaddr_ff7_7_i_a3_0 (
	.A(count_en_0_sqmuxa_1),
	.B(N_1819),
	.C(N_1892),
	.D(N_1931),
	.Y(N_1657)
);
defparam un1_sbcs_readonaddr_ff7_7_i_a3_0.INIT=16'h5444;
// @31:15261
  CFG2 sba_req_addr_int_1_sqmuxa_2_i_o3_RNIKRG34 (
	.A(N_1018),
	.B(timeout_Z),
	.Y(N_38_i)
);
defparam sba_req_addr_int_1_sqmuxa_2_i_o3_RNIKRG34.INIT=4'h4;
// @31:15351
  CFG4 sba_req_valid_int_2_sqmuxa_i_0 (
	.A(N_84_i),
	.B(N_1080),
	.C(N_784_i),
	.D(N_1101),
	.Y(N_735)
);
defparam sba_req_valid_int_2_sqmuxa_i_0.INIT=16'hFFFD;
// @31:15261
  CFG3 sbcs_to_err_ff_RNO_0 (
	.A(N_740_i),
	.B(N_34_i),
	.C(N_1018),
	.Y(N_1677_i)
);
defparam sbcs_to_err_ff_RNO_0.INIT=8'hAE;
// @31:15259
  CFG4 sba_req_valid_int_RNO (
	.A(N_1669),
	.B(sba_req_valid_int_9_i_2_Z),
	.C(N_836),
	.D(N_1101),
	.Y(N_738_i)
);
defparam sba_req_valid_int_RNO.INIT=16'h0001;
// @31:15259
  CFG4 sba_resp_ready_int_2_sqmuxa_i (
	.A(N_1667),
	.B(N_1933),
	.C(N_1657),
	.D(N_831),
	.Y(sba_resp_ready_int_2_sqmuxa_i_Z)
);
defparam sba_resp_ready_int_2_sqmuxa_i.INIT=16'h0105;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_debug_sba */

module miv_rv32_debug_du (
  sba_req_addr_int,
  sba_req_wr_data_int,
  hipri_req_ptr_0,
  d_trx_resp_valid_pkd,
  debug_sysbus_req_rd_byte_en_net,
  debug_sysbus_req_wr_byte_en_net,
  dmi_req_data,
  fifo_memory_0,
  rd_ptr_0,
  cpu_d_resp_rd_data_net,
  dmi_resp_data,
  req_masked,
  cpu_debug_op_wr_data_net,
  cpu_debug_csr_op_addr_net,
  cpu_debug_csr_op_rd_data_net,
  cpu_debug_gpr_op_rd_data_net,
  cpu_debug_gpr_op_addr_net,
  debug_sysbus_req_valid_net,
  debug_sysbus_resp_ready_net,
  cpu_debug_mode_net,
  N_793,
  debug_sysbus_req_ready_0,
  cpu_debug_halt_ack_net,
  N_819,
  cpu_debug_resume_ack_net,
  cpu_debug_gpr_op_rd_data_valid_net,
  cpu_debug_csr_op_rd_data_valid_net,
  debug_trx_os_net,
  empty_rd,
  N_830,
  ram0_16,
  ram1_16,
  dmi_resp_valid,
  cpu_d_resp_error_sig,
  cpu_d_resp_valid_sig,
  cpu_d_req_is_ahb,
  ahb_d_req_ready_net,
  cpu_d_req_is_apb,
  cpu_d_req_ready_sig_1,
  cpu_d_req_ready_sig_0,
  apb_d_req_ready_net,
  cpu_debug_gpr_rd_en_net,
  cpu_debug_csr_rd_en_net,
  cpu_debug_gpr_wr_en_net,
  cpu_debug_gpr_op_valid_net,
  cpu_debug_csr_wr_en_net,
  cpu_debug_csr_op_valid_net,
  debug_sys_reset,
  cpu_debug_halt_req_net,
  cpu_debug_resume_req_net,
  CLK,
  dff_arst,
  cpu_debug_active_net
)
;
output [31:0] sba_req_addr_int ;
output [31:0] sba_req_wr_data_int ;
input hipri_req_ptr_0 ;
input [1:0] d_trx_resp_valid_pkd ;
output [3:0] debug_sysbus_req_rd_byte_en_net ;
output [3:0] debug_sysbus_req_wr_byte_en_net ;
input [40:0] dmi_req_data ;
input fifo_memory_0 ;
input rd_ptr_0 ;
input [31:0] cpu_d_resp_rd_data_net ;
output [33:0] dmi_resp_data ;
input [1:0] req_masked ;
output [31:0] cpu_debug_op_wr_data_net ;
output [11:0] cpu_debug_csr_op_addr_net ;
input [31:0] cpu_debug_csr_op_rd_data_net ;
input [31:0] cpu_debug_gpr_op_rd_data_net ;
output [5:0] cpu_debug_gpr_op_addr_net ;
output debug_sysbus_req_valid_net ;
output debug_sysbus_resp_ready_net ;
input cpu_debug_mode_net ;
output N_793 ;
input debug_sysbus_req_ready_0 ;
input cpu_debug_halt_ack_net ;
output N_819 ;
input cpu_debug_resume_ack_net ;
input cpu_debug_gpr_op_rd_data_valid_net ;
input cpu_debug_csr_op_rd_data_valid_net ;
input debug_trx_os_net ;
input empty_rd ;
output N_830 ;
input ram0_16 ;
input ram1_16 ;
output dmi_resp_valid ;
input cpu_d_resp_error_sig ;
input cpu_d_resp_valid_sig ;
input cpu_d_req_is_ahb ;
input ahb_d_req_ready_net ;
input cpu_d_req_is_apb ;
input cpu_d_req_ready_sig_1 ;
input cpu_d_req_ready_sig_0 ;
input apb_d_req_ready_net ;
output cpu_debug_gpr_rd_en_net ;
output cpu_debug_csr_rd_en_net ;
output cpu_debug_gpr_wr_en_net ;
output cpu_debug_gpr_op_valid_net ;
output cpu_debug_csr_wr_en_net ;
output cpu_debug_csr_op_valid_net ;
output debug_sys_reset ;
output cpu_debug_halt_req_net ;
output cpu_debug_resume_req_net ;
input CLK ;
input dff_arst ;
output cpu_debug_active_net ;
wire hipri_req_ptr_0 ;
wire fifo_memory_0 ;
wire rd_ptr_0 ;
wire debug_sysbus_req_valid_net ;
wire debug_sysbus_resp_ready_net ;
wire cpu_debug_mode_net ;
wire N_793 ;
wire debug_sysbus_req_ready_0 ;
wire cpu_debug_halt_ack_net ;
wire N_819 ;
wire cpu_debug_resume_ack_net ;
wire cpu_debug_gpr_op_rd_data_valid_net ;
wire cpu_debug_csr_op_rd_data_valid_net ;
wire debug_trx_os_net ;
wire empty_rd ;
wire N_830 ;
wire ram0_16 ;
wire ram1_16 ;
wire dmi_resp_valid ;
wire cpu_d_resp_error_sig ;
wire cpu_d_resp_valid_sig ;
wire cpu_d_req_is_ahb ;
wire ahb_d_req_ready_net ;
wire cpu_d_req_is_apb ;
wire cpu_d_req_ready_sig_1 ;
wire cpu_d_req_ready_sig_0 ;
wire apb_d_req_ready_net ;
wire cpu_debug_gpr_rd_en_net ;
wire cpu_debug_csr_rd_en_net ;
wire cpu_debug_gpr_wr_en_net ;
wire cpu_debug_gpr_op_valid_net ;
wire cpu_debug_csr_wr_en_net ;
wire cpu_debug_csr_op_valid_net ;
wire debug_sys_reset ;
wire cpu_debug_halt_req_net ;
wire cpu_debug_resume_req_net ;
wire CLK ;
wire dff_arst ;
wire cpu_debug_active_net ;
wire [5:5] command_reg_state_4_1_0_Z;
wire [5:5] command_reg_state_4_fast_Z;
wire [5:0] debug_state_Z;
wire [5:1] debug_state_ns;
wire [5:0] command_reg_state_Z;
wire [3:3] command_reg_state_4_i_a3_RNIQ77A9;
wire [2:1] command_reg_state_4;
wire [0:0] command_reg_state_4_0_fast;
wire [31:0] command_reg_Z;
wire [31:0] data_0_reg_Z;
wire [31:0] data_0_reg_5_Z;
wire [2:0] abstractcs_cmderr_Z;
wire [2:0] cmderr_ff_Z;
wire [2:0] cmderr_ff_4;
wire [31:0] data_gpr_reg_Z;
wire [31:0] data_csr_reg_Z;
wire [31:0] data_0_reg_5_1_Z;
wire N_1327 ;
wire next_state_ss0 ;
wire VCC ;
wire N_84_i ;
wire GND ;
wire debug_resume_req_3 ;
wire N_768_i ;
wire N_55_i ;
wire N_1323_i ;
wire dmstatus_allany_havereset_Z ;
wire N_762_i ;
wire N_1106 ;
wire dmcontrol_ackhavereset_Z ;
wire N_767_i ;
wire N_766_i ;
wire dmcontrol_haltreq_Z ;
wire N_765_i ;
wire dmcontrol_resumereq_Z ;
wire N_764_i ;
wire abs_cmd_transfer_ff_Z ;
wire N_763_i ;
wire debug_gpr_addr_0_sqmuxa_0_a2_RNI2TT5T_0 ;
wire debug_csr_rd_data_ready_1_sqmuxa_i ;
wire debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO ;
wire debug_gpr_addr_0_sqmuxa_i ;
wire abstractcs_busy_Z ;
wire N_364_i ;
wire N_773_tz ;
wire next_state_0_sqmuxa_i_RNIENN8C1 ;
wire dmcontrol_dmactive4 ;
wire havereset_skip_pwrup_Z ;
wire havereset_skip_pwrup_4 ;
wire dmstatus_allany_halted_Z ;
wire N_770_i ;
wire dmstatus_allany_resumeack_Z ;
wire N_769_i ;
wire un1_dmcontrol_ndmreset13_i ;
wire un1_clk_en_dm_1_i_0 ;
wire un1_dmi_req_command_0_a3_RNITEOA8_0 ;
wire N_81_i ;
wire un1_dmi_req_command_0_a3_RNIRCOA8_0 ;
wire un1_dmi_req_command_0_a3_RNIPAOA8_0 ;
wire un1_dmi_req_command_0_a3_RNIN8OA8_0 ;
wire un1_dmi_req_command_0_a3_RNIL6OA8_0 ;
wire un1_dmi_req_command_0_a3_RNIJ4OA8_0 ;
wire un1_dmcontrol_ndmreset13_2_i ;
wire un1_dmcontrol_ndmreset13_4_i ;
wire N_78_i ;
wire N_79_i ;
wire un1_dmi_req_command_0_a3_RNILSGP7 ;
wire un1_dmi_req_command_0_a3_RNIC8E64 ;
wire un1_dmi_req_command_0_a3_RNIA6E64 ;
wire un1_dmi_req_command_0_a3_RNI1JOA8 ;
wire un1_dmi_req_command_0_a3_RNIVGOA8 ;
wire un1_dmi_req_command_0_a3_RNITEOA8 ;
wire un1_dmi_req_command_0_a3_RNIRCOA8 ;
wire un1_dmi_req_command_0_a3_RNIPAOA8 ;
wire un1_dmi_req_command_0_a3_RNIN8OA8 ;
wire un1_dmi_req_command_0_a3_RNIL6OA8 ;
wire un1_dmi_req_command_0_a3_RNIJ4OA8 ;
wire un1_dmi_req_command_0_a3_RNINUGP7 ;
wire N_1097 ;
wire data_0_reg_5_sm0 ;
wire un1_debug_csr_rd_en_1 ;
wire un1_debug_csr_rd_en ;
wire N_775_1 ;
wire N_14 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_3476 ;
wire N_3477 ;
wire N_3478 ;
wire N_3479 ;
wire N_3480 ;
// @31:14339
  CFG3 \command_reg_state_4_fast[5]  (
	.A(N_1327),
	.B(command_reg_state_4_1_0_Z[5]),
	.C(next_state_ss0),
	.Y(command_reg_state_4_fast_Z[5])
);
defparam \command_reg_state_4_fast[5] .INIT=8'hCE;
// @31:14111
  SLE clk_en_dm (
	.Q(cpu_debug_active_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_84_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14716
  SLE debug_resume_req (
	.Q(cpu_debug_resume_req_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_resume_req_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14698
  SLE debug_halt_req (
	.Q(cpu_debug_halt_req_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_768_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14736
  SLE \debug_state[5]  (
	.Q(debug_state_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14736
  SLE \debug_state[4]  (
	.Q(debug_state_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_55_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14736
  SLE \debug_state[3]  (
	.Q(debug_state_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14736
  SLE \debug_state[2]  (
	.Q(debug_state_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_1323_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14736
  SLE \debug_state[1]  (
	.Q(debug_state_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14736
  SLE \debug_state[0]  (
	.Q(debug_state_Z[0]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(GND),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14159
  SLE dmstatus_allany_havereset (
	.Q(dmstatus_allany_havereset_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_762_i),
	.EN(N_1106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14132
  SLE dmcontrol_ackhavereset (
	.Q(dmcontrol_ackhavereset_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_767_i),
	.EN(N_1106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14132
  SLE dmcontrol_ndmreset (
	.Q(debug_sys_reset),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_766_i),
	.EN(N_1106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14225
  SLE dmcontrol_haltreq (
	.Q(dmcontrol_haltreq_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_765_i),
	.EN(N_1106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14225
  SLE dmcontrol_resumereq (
	.Q(dmcontrol_resumereq_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_764_i),
	.EN(N_1106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14337
  SLE abs_cmd_transfer_ff (
	.Q(abs_cmd_transfer_ff_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_763_i),
	.EN(N_1106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14495
  SLE debug_csr_valid (
	.Q(cpu_debug_csr_op_valid_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_gpr_addr_0_sqmuxa_0_a2_RNI2TT5T_0),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14495
  SLE debug_csr_wr_en (
	.Q(cpu_debug_csr_wr_en_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14495
  SLE debug_gpr_valid (
	.Q(cpu_debug_gpr_op_valid_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_gpr_addr_0_sqmuxa_0_a2_RNI2TT5T_0),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14495
  SLE debug_gpr_wr_en (
	.Q(cpu_debug_gpr_wr_en_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14337
  SLE abstractcs_busy (
	.Q(abstractcs_busy_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_364_i),
	.EN(N_1106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14495
  SLE debug_csr_rd_en (
	.Q(cpu_debug_csr_rd_en_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_773_tz),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14495
  SLE debug_gpr_rd_en (
	.Q(cpu_debug_gpr_rd_en_net),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_773_tz),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14337
  SLE \command_reg_state[5]  (
	.Q(command_reg_state_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(command_reg_state_4_fast_Z[5]),
	.EN(N_1106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg_state[4]  (
	.Q(command_reg_state_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(next_state_0_sqmuxa_i_RNIENN8C1),
	.EN(N_1106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg_state[3]  (
	.Q(command_reg_state_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(command_reg_state_4_i_a3_RNIQ77A9[3]),
	.EN(N_1106),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg_state[2]  (
	.Q(command_reg_state_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(command_reg_state_4[2]),
	.EN(N_1106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14337
  SLE \command_reg_state[1]  (
	.Q(command_reg_state_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(command_reg_state_4[1]),
	.EN(N_1106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14337
  SLE \command_reg_state[0]  (
	.Q(command_reg_state_Z[0]),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(command_reg_state_4_0_fast[0]),
	.EN(N_1106),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_84_i)
);
// @31:14111
  SLE dmcontrol_dmactive (
	.Q(N_84_i),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[2]),
	.EN(dmcontrol_dmactive4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14159
  SLE havereset_skip_pwrup (
	.Q(havereset_skip_pwrup_Z),
	.ADn(GND),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(havereset_skip_pwrup_4),
	.EN(N_1106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14251
  SLE dmstatus_allany_halted (
	.Q(dmstatus_allany_halted_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_770_i),
	.EN(N_1106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14278
  SLE dmstatus_allany_resumeack (
	.Q(dmstatus_allany_resumeack_Z),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(N_769_i),
	.EN(N_1106),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14337
  SLE \command_reg[0]  (
	.Q(command_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[2]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[22]  (
	.Q(command_reg_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[24]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[21]  (
	.Q(command_reg_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[23]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[20]  (
	.Q(command_reg_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[22]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[15]  (
	.Q(command_reg_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[17]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[14]  (
	.Q(command_reg_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[16]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[13]  (
	.Q(command_reg_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[15]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[12]  (
	.Q(command_reg_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[14]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[11]  (
	.Q(command_reg_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[13]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[10]  (
	.Q(command_reg_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[12]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[9]  (
	.Q(command_reg_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[11]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[8]  (
	.Q(command_reg_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[10]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[7]  (
	.Q(command_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[9]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[6]  (
	.Q(command_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[8]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[5]  (
	.Q(command_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[7]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[4]  (
	.Q(command_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[6]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[3]  (
	.Q(command_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[5]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[2]  (
	.Q(command_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[4]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[1]  (
	.Q(command_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[3]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14639
  SLE \data_0_reg[6]  (
	.Q(data_0_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[6]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[5]  (
	.Q(data_0_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[5]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[4]  (
	.Q(data_0_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[4]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[3]  (
	.Q(data_0_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[3]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[2]  (
	.Q(data_0_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[2]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[1]  (
	.Q(data_0_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[1]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[0]  (
	.Q(data_0_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[0]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14495
  SLE \debug_gpr_addr[5]  (
	.Q(cpu_debug_gpr_op_addr_net[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_dmi_req_command_0_a3_RNITEOA8_0),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @31:14495
  SLE \debug_gpr_addr[4]  (
	.Q(cpu_debug_gpr_op_addr_net[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_dmi_req_command_0_a3_RNIRCOA8_0),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @31:14495
  SLE \debug_gpr_addr[3]  (
	.Q(cpu_debug_gpr_op_addr_net[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_dmi_req_command_0_a3_RNIPAOA8_0),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @31:14495
  SLE \debug_gpr_addr[2]  (
	.Q(cpu_debug_gpr_op_addr_net[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_dmi_req_command_0_a3_RNIN8OA8_0),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @31:14495
  SLE \debug_gpr_addr[1]  (
	.Q(cpu_debug_gpr_op_addr_net[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_dmi_req_command_0_a3_RNIL6OA8_0),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @31:14495
  SLE \debug_gpr_addr[0]  (
	.Q(cpu_debug_gpr_op_addr_net[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_dmi_req_command_0_a3_RNIJ4OA8_0),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @31:14337
  SLE \command_reg[17]  (
	.Q(command_reg_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[19]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[16]  (
	.Q(command_reg_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[18]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14639
  SLE \data_0_reg[21]  (
	.Q(data_0_reg_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[21]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[20]  (
	.Q(data_0_reg_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[20]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[19]  (
	.Q(data_0_reg_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[19]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[18]  (
	.Q(data_0_reg_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[18]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[17]  (
	.Q(data_0_reg_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[17]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[16]  (
	.Q(data_0_reg_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[16]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[15]  (
	.Q(data_0_reg_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[15]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[14]  (
	.Q(data_0_reg_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[14]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[13]  (
	.Q(data_0_reg_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[13]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[12]  (
	.Q(data_0_reg_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[12]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[11]  (
	.Q(data_0_reg_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[11]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[10]  (
	.Q(data_0_reg_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[10]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[9]  (
	.Q(data_0_reg_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[9]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[8]  (
	.Q(data_0_reg_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[8]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[7]  (
	.Q(data_0_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[7]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14337
  SLE \command_reg[28]  (
	.Q(command_reg_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[30]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[27]  (
	.Q(command_reg_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[29]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[26]  (
	.Q(command_reg_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[28]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[25]  (
	.Q(command_reg_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[27]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[24]  (
	.Q(command_reg_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[26]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14639
  SLE \data_0_reg[31]  (
	.Q(data_0_reg_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[31]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[30]  (
	.Q(data_0_reg_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[30]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[29]  (
	.Q(data_0_reg_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[29]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[28]  (
	.Q(data_0_reg_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[28]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[27]  (
	.Q(data_0_reg_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[27]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[26]  (
	.Q(data_0_reg_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[26]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[25]  (
	.Q(data_0_reg_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[25]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[24]  (
	.Q(data_0_reg_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[24]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[23]  (
	.Q(data_0_reg_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[23]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14639
  SLE \data_0_reg[22]  (
	.Q(data_0_reg_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_5_Z[22]),
	.EN(un1_clk_en_dm_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14337
  SLE \abstractcs_cmderr[2]  (
	.Q(abstractcs_cmderr_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cmderr_ff_Z[2]),
	.EN(un1_dmcontrol_ndmreset13_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \abstractcs_cmderr[1]  (
	.Q(abstractcs_cmderr_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cmderr_ff_Z[1]),
	.EN(un1_dmcontrol_ndmreset13_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \abstractcs_cmderr[0]  (
	.Q(abstractcs_cmderr_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cmderr_ff_Z[0]),
	.EN(un1_dmcontrol_ndmreset13_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \cmderr_ff[2]  (
	.Q(cmderr_ff_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cmderr_ff_4[2]),
	.EN(un1_dmcontrol_ndmreset13_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14337
  SLE \cmderr_ff[1]  (
	.Q(cmderr_ff_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cmderr_ff_4[1]),
	.EN(un1_dmcontrol_ndmreset13_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14337
  SLE \cmderr_ff[0]  (
	.Q(cmderr_ff_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cmderr_ff_4[0]),
	.EN(un1_dmcontrol_ndmreset13_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:14337
  SLE \command_reg[31]  (
	.Q(command_reg_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[33]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[30]  (
	.Q(command_reg_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[32]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14337
  SLE \command_reg[29]  (
	.Q(command_reg_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(dmi_req_data[31]),
	.EN(un1_dmcontrol_ndmreset13_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_84_i)
);
// @31:14495
  SLE \data_gpr_reg[14]  (
	.Q(data_gpr_reg_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[14]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[13]  (
	.Q(data_gpr_reg_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[13]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[12]  (
	.Q(data_gpr_reg_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[12]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[11]  (
	.Q(data_gpr_reg_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[11]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[10]  (
	.Q(data_gpr_reg_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[10]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[9]  (
	.Q(data_gpr_reg_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[9]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[8]  (
	.Q(data_gpr_reg_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[8]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[7]  (
	.Q(data_gpr_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[7]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[6]  (
	.Q(data_gpr_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[6]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[5]  (
	.Q(data_gpr_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[5]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[4]  (
	.Q(data_gpr_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[4]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[3]  (
	.Q(data_gpr_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[3]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[2]  (
	.Q(data_gpr_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[2]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[1]  (
	.Q(data_gpr_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[1]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[0]  (
	.Q(data_gpr_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[0]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[29]  (
	.Q(data_gpr_reg_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[29]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[28]  (
	.Q(data_gpr_reg_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[28]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[27]  (
	.Q(data_gpr_reg_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[27]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[26]  (
	.Q(data_gpr_reg_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[26]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[25]  (
	.Q(data_gpr_reg_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[25]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[24]  (
	.Q(data_gpr_reg_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[24]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[23]  (
	.Q(data_gpr_reg_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[23]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[22]  (
	.Q(data_gpr_reg_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[22]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[21]  (
	.Q(data_gpr_reg_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[21]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[20]  (
	.Q(data_gpr_reg_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[20]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[19]  (
	.Q(data_gpr_reg_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[19]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[18]  (
	.Q(data_gpr_reg_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[18]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[17]  (
	.Q(data_gpr_reg_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[17]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[16]  (
	.Q(data_gpr_reg_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[16]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[15]  (
	.Q(data_gpr_reg_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[15]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_csr_reg[12]  (
	.Q(data_csr_reg_Z[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[12]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[11]  (
	.Q(data_csr_reg_Z[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[11]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[10]  (
	.Q(data_csr_reg_Z[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[10]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[9]  (
	.Q(data_csr_reg_Z[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[9]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[8]  (
	.Q(data_csr_reg_Z[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[8]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[7]  (
	.Q(data_csr_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[7]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[6]  (
	.Q(data_csr_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[6]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[5]  (
	.Q(data_csr_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[5]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[4]  (
	.Q(data_csr_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[4]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[3]  (
	.Q(data_csr_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[3]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[2]  (
	.Q(data_csr_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[2]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[1]  (
	.Q(data_csr_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[1]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[0]  (
	.Q(data_csr_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[0]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_gpr_reg[31]  (
	.Q(data_gpr_reg_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[31]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_gpr_reg[30]  (
	.Q(data_gpr_reg_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_gpr_op_rd_data_net[30]),
	.EN(debug_gpr_addr_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_78_i)
);
// @31:14495
  SLE \data_csr_reg[27]  (
	.Q(data_csr_reg_Z[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[27]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[26]  (
	.Q(data_csr_reg_Z[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[26]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[25]  (
	.Q(data_csr_reg_Z[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[25]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[24]  (
	.Q(data_csr_reg_Z[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[24]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[23]  (
	.Q(data_csr_reg_Z[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[23]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[22]  (
	.Q(data_csr_reg_Z[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[22]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[21]  (
	.Q(data_csr_reg_Z[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[21]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[20]  (
	.Q(data_csr_reg_Z[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[20]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[19]  (
	.Q(data_csr_reg_Z[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[19]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[18]  (
	.Q(data_csr_reg_Z[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[18]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[17]  (
	.Q(data_csr_reg_Z[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[17]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[16]  (
	.Q(data_csr_reg_Z[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[16]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[15]  (
	.Q(data_csr_reg_Z[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[15]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[14]  (
	.Q(data_csr_reg_Z[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[14]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[13]  (
	.Q(data_csr_reg_Z[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[13]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \debug_csr_addr[10]  (
	.Q(cpu_debug_csr_op_addr_net[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_dmi_req_command_0_a3_RNILSGP7),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @31:14495
  SLE \debug_csr_addr[9]  (
	.Q(cpu_debug_csr_op_addr_net[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_dmi_req_command_0_a3_RNIC8E64),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @31:14495
  SLE \debug_csr_addr[8]  (
	.Q(cpu_debug_csr_op_addr_net[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_dmi_req_command_0_a3_RNIA6E64),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @31:14495
  SLE \debug_csr_addr[7]  (
	.Q(cpu_debug_csr_op_addr_net[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_dmi_req_command_0_a3_RNI1JOA8),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @31:14495
  SLE \debug_csr_addr[6]  (
	.Q(cpu_debug_csr_op_addr_net[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_dmi_req_command_0_a3_RNIVGOA8),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @31:14495
  SLE \debug_csr_addr[5]  (
	.Q(cpu_debug_csr_op_addr_net[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_dmi_req_command_0_a3_RNITEOA8),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @31:14495
  SLE \debug_csr_addr[4]  (
	.Q(cpu_debug_csr_op_addr_net[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_dmi_req_command_0_a3_RNIRCOA8),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @31:14495
  SLE \debug_csr_addr[3]  (
	.Q(cpu_debug_csr_op_addr_net[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_dmi_req_command_0_a3_RNIPAOA8),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @31:14495
  SLE \debug_csr_addr[2]  (
	.Q(cpu_debug_csr_op_addr_net[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_dmi_req_command_0_a3_RNIN8OA8),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @31:14495
  SLE \debug_csr_addr[1]  (
	.Q(cpu_debug_csr_op_addr_net[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_dmi_req_command_0_a3_RNIL6OA8),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @31:14495
  SLE \debug_csr_addr[0]  (
	.Q(cpu_debug_csr_op_addr_net[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_dmi_req_command_0_a3_RNIJ4OA8),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @31:14495
  SLE \data_csr_reg[31]  (
	.Q(data_csr_reg_Z[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[31]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[30]  (
	.Q(data_csr_reg_Z[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[30]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[29]  (
	.Q(data_csr_reg_Z[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[29]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \data_csr_reg[28]  (
	.Q(data_csr_reg_Z[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(cpu_debug_csr_op_rd_data_net[28]),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_79_i)
);
// @31:14495
  SLE \debug_op_wr_data[13]  (
	.Q(cpu_debug_op_wr_data_net[13]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[12]  (
	.Q(cpu_debug_op_wr_data_net[12]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[11]  (
	.Q(cpu_debug_op_wr_data_net[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[10]  (
	.Q(cpu_debug_op_wr_data_net[10]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[9]  (
	.Q(cpu_debug_op_wr_data_net[9]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[8]  (
	.Q(cpu_debug_op_wr_data_net[8]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[7]  (
	.Q(cpu_debug_op_wr_data_net[7]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[6]  (
	.Q(cpu_debug_op_wr_data_net[6]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[5]  (
	.Q(cpu_debug_op_wr_data_net[5]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[4]  (
	.Q(cpu_debug_op_wr_data_net[4]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[3]  (
	.Q(cpu_debug_op_wr_data_net[3]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[2]  (
	.Q(cpu_debug_op_wr_data_net[2]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[1]  (
	.Q(cpu_debug_op_wr_data_net[1]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[0]  (
	.Q(cpu_debug_op_wr_data_net[0]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_csr_addr[11]  (
	.Q(cpu_debug_csr_op_addr_net[11]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(un1_dmi_req_command_0_a3_RNINUGP7),
	.EN(debug_csr_rd_data_ready_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @31:14495
  SLE \debug_op_wr_data[28]  (
	.Q(cpu_debug_op_wr_data_net[28]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[27]  (
	.Q(cpu_debug_op_wr_data_net[27]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[26]  (
	.Q(cpu_debug_op_wr_data_net[26]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[25]  (
	.Q(cpu_debug_op_wr_data_net[25]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[24]  (
	.Q(cpu_debug_op_wr_data_net[24]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[23]  (
	.Q(cpu_debug_op_wr_data_net[23]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[22]  (
	.Q(cpu_debug_op_wr_data_net[22]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[21]  (
	.Q(cpu_debug_op_wr_data_net[21]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[20]  (
	.Q(cpu_debug_op_wr_data_net[20]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[19]  (
	.Q(cpu_debug_op_wr_data_net[19]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[18]  (
	.Q(cpu_debug_op_wr_data_net[18]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[17]  (
	.Q(cpu_debug_op_wr_data_net[17]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[16]  (
	.Q(cpu_debug_op_wr_data_net[16]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[15]  (
	.Q(cpu_debug_op_wr_data_net[15]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[14]  (
	.Q(cpu_debug_op_wr_data_net[14]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[31]  (
	.Q(cpu_debug_op_wr_data_net[31]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[30]  (
	.Q(cpu_debug_op_wr_data_net[30]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14495
  SLE \debug_op_wr_data[29]  (
	.Q(cpu_debug_op_wr_data_net[29]),
	.ADn(VCC),
	.ALn(dff_arst),
	.CLK(CLK),
	.D(data_0_reg_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO)
);
// @31:14339
  CFG4 \command_reg_state_4_1_0[5]  (
	.A(command_reg_state_Z[2]),
	.B(N_1097),
	.C(abs_cmd_transfer_ff_Z),
	.D(command_reg_state_Z[1]),
	.Y(command_reg_state_4_1_0_Z[5])
);
defparam \command_reg_state_4_1_0[5] .INIT=16'h0B0A;
// @31:14647
  CFG4 \data_0_reg_5[29]  (
	.A(dmi_req_data[31]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[29]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[29])
);
defparam \data_0_reg_5[29] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[15]  (
	.A(dmi_req_data[17]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[15]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[15])
);
defparam \data_0_reg_5[15] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[21]  (
	.A(dmi_req_data[23]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[21]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[21])
);
defparam \data_0_reg_5[21] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[30]  (
	.A(dmi_req_data[32]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[30]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[30])
);
defparam \data_0_reg_5[30] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[16]  (
	.A(dmi_req_data[18]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[16]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[16])
);
defparam \data_0_reg_5[16] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[17]  (
	.A(dmi_req_data[19]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[17]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[17])
);
defparam \data_0_reg_5[17] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[12]  (
	.A(dmi_req_data[14]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[12]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[12])
);
defparam \data_0_reg_5[12] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[13]  (
	.A(dmi_req_data[15]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[13]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[13])
);
defparam \data_0_reg_5[13] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[14]  (
	.A(dmi_req_data[16]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[14]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[14])
);
defparam \data_0_reg_5[14] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[11]  (
	.A(dmi_req_data[13]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[11]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[11])
);
defparam \data_0_reg_5[11] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[31]  (
	.A(dmi_req_data[33]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[31]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[31])
);
defparam \data_0_reg_5[31] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[26]  (
	.A(dmi_req_data[28]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[26]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[26])
);
defparam \data_0_reg_5[26] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[27]  (
	.A(dmi_req_data[29]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[27]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[27])
);
defparam \data_0_reg_5[27] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[22]  (
	.A(dmi_req_data[24]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[22]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[22])
);
defparam \data_0_reg_5[22] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[10]  (
	.A(dmi_req_data[12]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[10]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[10])
);
defparam \data_0_reg_5[10] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[18]  (
	.A(dmi_req_data[20]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[18]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[18])
);
defparam \data_0_reg_5[18] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[9]  (
	.A(dmi_req_data[11]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[9]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[9])
);
defparam \data_0_reg_5[9] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[8]  (
	.A(dmi_req_data[10]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[8]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[8])
);
defparam \data_0_reg_5[8] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[3]  (
	.A(dmi_req_data[5]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[3]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[3])
);
defparam \data_0_reg_5[3] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[1]  (
	.A(dmi_req_data[3]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[1]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[1])
);
defparam \data_0_reg_5[1] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[6]  (
	.A(dmi_req_data[8]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[6]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[6])
);
defparam \data_0_reg_5[6] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[7]  (
	.A(dmi_req_data[9]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[7]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[7])
);
defparam \data_0_reg_5[7] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[19]  (
	.A(dmi_req_data[21]),
	.B(cpu_debug_active_net),
	.C(data_0_reg_5_1_Z[19]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[19])
);
defparam \data_0_reg_5[19] .INIT=16'hF8F0;
// @31:14385
  CFG2 \abs_busy_cmb_mux.un1_debug_csr_rd_en_1  (
	.A(cpu_debug_csr_wr_en_net),
	.B(cpu_debug_gpr_rd_en_net),
	.Y(un1_debug_csr_rd_en_1)
);
defparam \abs_busy_cmb_mux.un1_debug_csr_rd_en_1 .INIT=4'hE;
// @31:14385
  CFG4 \abs_busy_cmb_mux.un1_debug_csr_rd_en  (
	.A(cpu_debug_gpr_wr_en_net),
	.B(command_reg_state_Z[5]),
	.C(un1_debug_csr_rd_en_1),
	.D(cpu_debug_csr_rd_en_net),
	.Y(un1_debug_csr_rd_en)
);
defparam \abs_busy_cmb_mux.un1_debug_csr_rd_en .INIT=16'hFFFE;
// @31:14647
  CFG4 \data_0_reg_5_1[19]  (
	.A(data_csr_reg_Z[19]),
	.B(data_gpr_reg_Z[19]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[19])
);
defparam \data_0_reg_5_1[19] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[7]  (
	.A(data_csr_reg_Z[7]),
	.B(data_gpr_reg_Z[7]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[7])
);
defparam \data_0_reg_5_1[7] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[6]  (
	.A(data_csr_reg_Z[6]),
	.B(data_gpr_reg_Z[6]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[6])
);
defparam \data_0_reg_5_1[6] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[1]  (
	.A(data_csr_reg_Z[1]),
	.B(data_gpr_reg_Z[1]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[1])
);
defparam \data_0_reg_5_1[1] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[3]  (
	.A(data_csr_reg_Z[3]),
	.B(data_gpr_reg_Z[3]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[3])
);
defparam \data_0_reg_5_1[3] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[8]  (
	.A(data_csr_reg_Z[8]),
	.B(data_gpr_reg_Z[8]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[8])
);
defparam \data_0_reg_5_1[8] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[9]  (
	.A(data_csr_reg_Z[9]),
	.B(data_gpr_reg_Z[9]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[9])
);
defparam \data_0_reg_5_1[9] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[18]  (
	.A(data_csr_reg_Z[18]),
	.B(data_gpr_reg_Z[18]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[18])
);
defparam \data_0_reg_5_1[18] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[10]  (
	.A(data_csr_reg_Z[10]),
	.B(data_gpr_reg_Z[10]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[10])
);
defparam \data_0_reg_5_1[10] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[22]  (
	.A(data_csr_reg_Z[22]),
	.B(data_gpr_reg_Z[22]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[22])
);
defparam \data_0_reg_5_1[22] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[27]  (
	.A(data_csr_reg_Z[27]),
	.B(data_gpr_reg_Z[27]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[27])
);
defparam \data_0_reg_5_1[27] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[26]  (
	.A(data_csr_reg_Z[26]),
	.B(data_gpr_reg_Z[26]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[26])
);
defparam \data_0_reg_5_1[26] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[31]  (
	.A(data_csr_reg_Z[31]),
	.B(data_gpr_reg_Z[31]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[31])
);
defparam \data_0_reg_5_1[31] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[11]  (
	.A(data_csr_reg_Z[11]),
	.B(data_gpr_reg_Z[11]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[11])
);
defparam \data_0_reg_5_1[11] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[14]  (
	.A(data_csr_reg_Z[14]),
	.B(data_gpr_reg_Z[14]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[14])
);
defparam \data_0_reg_5_1[14] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[13]  (
	.A(data_csr_reg_Z[13]),
	.B(data_gpr_reg_Z[13]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[13])
);
defparam \data_0_reg_5_1[13] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[12]  (
	.A(data_csr_reg_Z[12]),
	.B(data_gpr_reg_Z[12]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[12])
);
defparam \data_0_reg_5_1[12] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[17]  (
	.A(data_csr_reg_Z[17]),
	.B(data_gpr_reg_Z[17]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[17])
);
defparam \data_0_reg_5_1[17] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[16]  (
	.A(data_csr_reg_Z[16]),
	.B(data_gpr_reg_Z[16]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[16])
);
defparam \data_0_reg_5_1[16] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[30]  (
	.A(data_csr_reg_Z[30]),
	.B(data_gpr_reg_Z[30]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[30])
);
defparam \data_0_reg_5_1[30] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[21]  (
	.A(data_csr_reg_Z[21]),
	.B(data_gpr_reg_Z[21]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[21])
);
defparam \data_0_reg_5_1[21] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[15]  (
	.A(data_csr_reg_Z[15]),
	.B(data_gpr_reg_Z[15]),
	.C(data_0_reg_5_sm0),
	.D(N_775_1),
	.Y(data_0_reg_5_1_Z[15])
);
defparam \data_0_reg_5_1[15] .INIT=16'h0A0C;
// @31:14647
  CFG4 \data_0_reg_5_1[0]  (
	.A(data_csr_reg_Z[0]),
	.B(data_gpr_reg_Z[0]),
	.C(data_0_reg_5_sm0),
	.D(N_14),
	.Y(data_0_reg_5_1_Z[0])
);
defparam \data_0_reg_5_1[0] .INIT=16'h0C0A;
// @31:14647
  CFG4 \data_0_reg_5_1[2]  (
	.A(data_csr_reg_Z[2]),
	.B(data_gpr_reg_Z[2]),
	.C(data_0_reg_5_sm0),
	.D(N_14),
	.Y(data_0_reg_5_1_Z[2])
);
defparam \data_0_reg_5_1[2] .INIT=16'h0C0A;
// @31:14647
  CFG4 \data_0_reg_5_1[24]  (
	.A(data_csr_reg_Z[24]),
	.B(data_gpr_reg_Z[24]),
	.C(data_0_reg_5_sm0),
	.D(N_14),
	.Y(data_0_reg_5_1_Z[24])
);
defparam \data_0_reg_5_1[24] .INIT=16'h0C0A;
// @31:14647
  CFG4 \data_0_reg_5_1[25]  (
	.A(data_csr_reg_Z[25]),
	.B(data_gpr_reg_Z[25]),
	.C(data_0_reg_5_sm0),
	.D(N_14),
	.Y(data_0_reg_5_1_Z[25])
);
defparam \data_0_reg_5_1[25] .INIT=16'h0C0A;
// @31:14647
  CFG4 \data_0_reg_5_1[5]  (
	.A(data_csr_reg_Z[5]),
	.B(data_gpr_reg_Z[5]),
	.C(data_0_reg_5_sm0),
	.D(N_14),
	.Y(data_0_reg_5_1_Z[5])
);
defparam \data_0_reg_5_1[5] .INIT=16'h0C0A;
// @31:14647
  CFG4 \data_0_reg_5_1[20]  (
	.A(data_csr_reg_Z[20]),
	.B(data_gpr_reg_Z[20]),
	.C(data_0_reg_5_sm0),
	.D(N_14),
	.Y(data_0_reg_5_1_Z[20])
);
defparam \data_0_reg_5_1[20] .INIT=16'h0C0A;
// @31:14647
  CFG4 \data_0_reg_5_1[28]  (
	.A(data_csr_reg_Z[28]),
	.B(data_gpr_reg_Z[28]),
	.C(data_0_reg_5_sm0),
	.D(N_14),
	.Y(data_0_reg_5_1_Z[28])
);
defparam \data_0_reg_5_1[28] .INIT=16'h0C0A;
// @31:14647
  CFG4 \data_0_reg_5_1[23]  (
	.A(data_csr_reg_Z[23]),
	.B(data_gpr_reg_Z[23]),
	.C(data_0_reg_5_sm0),
	.D(N_14),
	.Y(data_0_reg_5_1_Z[23])
);
defparam \data_0_reg_5_1[23] .INIT=16'h0C0A;
// @31:14647
  CFG4 \data_0_reg_5_1[29]  (
	.A(data_csr_reg_Z[29]),
	.B(data_gpr_reg_Z[29]),
	.C(data_0_reg_5_sm0),
	.D(N_14),
	.Y(data_0_reg_5_1_Z[29])
);
defparam \data_0_reg_5_1[29] .INIT=16'h0C0A;
// @31:14647
  CFG4 \data_0_reg_5_1[4]  (
	.A(data_csr_reg_Z[4]),
	.B(data_gpr_reg_Z[4]),
	.C(data_0_reg_5_sm0),
	.D(N_14),
	.Y(data_0_reg_5_1_Z[4])
);
defparam \data_0_reg_5_1[4] .INIT=16'h0C0A;
// @31:14647
  CFG4 \data_0_reg_5[0]  (
	.A(N_14),
	.B(dmi_req_data[2]),
	.C(data_0_reg_5_1_Z[0]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[0])
);
defparam \data_0_reg_5[0] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[2]  (
	.A(N_14),
	.B(dmi_req_data[4]),
	.C(data_0_reg_5_1_Z[2]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[2])
);
defparam \data_0_reg_5[2] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[24]  (
	.A(N_14),
	.B(dmi_req_data[26]),
	.C(data_0_reg_5_1_Z[24]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[24])
);
defparam \data_0_reg_5[24] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[25]  (
	.A(N_14),
	.B(dmi_req_data[27]),
	.C(data_0_reg_5_1_Z[25]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[25])
);
defparam \data_0_reg_5[25] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[5]  (
	.A(N_14),
	.B(dmi_req_data[7]),
	.C(data_0_reg_5_1_Z[5]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[5])
);
defparam \data_0_reg_5[5] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[20]  (
	.A(N_14),
	.B(dmi_req_data[22]),
	.C(data_0_reg_5_1_Z[20]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[20])
);
defparam \data_0_reg_5[20] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[28]  (
	.A(N_14),
	.B(dmi_req_data[30]),
	.C(data_0_reg_5_1_Z[28]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[28])
);
defparam \data_0_reg_5[28] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[23]  (
	.A(N_14),
	.B(dmi_req_data[25]),
	.C(data_0_reg_5_1_Z[23]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[23])
);
defparam \data_0_reg_5[23] .INIT=16'hF8F0;
// @31:14647
  CFG4 \data_0_reg_5[4]  (
	.A(N_14),
	.B(dmi_req_data[6]),
	.C(data_0_reg_5_1_Z[4]),
	.D(data_0_reg_5_sm0),
	.Y(data_0_reg_5_Z[4])
);
defparam \data_0_reg_5[4] .INIT=16'hF8F0;
// @31:13988
  miv_rv32_debug_sba miv_rv32_debug_sba_0 (
	.req_masked(req_masked[1:0]),
	.command_reg({command_reg_Z[31:24], N_3478, command_reg_Z[22:20], N_3477, N_3476, command_reg_Z[17:0]}),
	.command_reg_state_4(command_reg_state_4[2:1]),
	.dmi_resp_data({dmi_resp_data[33:2], N_3479, dmi_resp_data[0]}),
	.cpu_d_resp_rd_data_net(cpu_d_resp_rd_data_net[31:0]),
	.data_0_reg(data_0_reg_Z[31:0]),
	.cmderr_ff_4(cmderr_ff_4[2:0]),
	.debug_state_ns_4(debug_state_ns[5]),
	.debug_state_ns_2(debug_state_ns[3]),
	.debug_state_ns_0(debug_state_ns[1]),
	.rd_ptr_0(rd_ptr_0),
	.fifo_memory_0(fifo_memory_0),
	.dmi_req_data({dmi_req_data[40:2], N_3480, dmi_req_data[0]}),
	.debug_sysbus_req_wr_byte_en_net(debug_sysbus_req_wr_byte_en_net[3:0]),
	.debug_sysbus_req_rd_byte_en_net(debug_sysbus_req_rd_byte_en_net[3:0]),
	.debug_state(debug_state_Z[5:0]),
	.d_trx_resp_valid_pkd(d_trx_resp_valid_pkd[1:0]),
	.hipri_req_ptr_0(hipri_req_ptr_0),
	.command_reg_state(command_reg_state_Z[5:0]),
	.abstractcs_cmderr(abstractcs_cmderr_Z[2:0]),
	.sba_req_wr_data_int(sba_req_wr_data_int[31:0]),
	.sba_req_addr_int(sba_req_addr_int[31:0]),
	.command_reg_state_4_i_a3_RNIQ77A9_0(command_reg_state_4_i_a3_RNIQ77A9[3]),
	.command_reg_state_4_0_fast_0(command_reg_state_4_0_fast[0]),
	.apb_d_req_ready_net(apb_d_req_ready_net),
	.cpu_d_req_ready_sig_0(cpu_d_req_ready_sig_0),
	.cpu_d_req_ready_sig_1(cpu_d_req_ready_sig_1),
	.cpu_d_req_is_apb(cpu_d_req_is_apb),
	.ahb_d_req_ready_net(ahb_d_req_ready_net),
	.cpu_d_req_is_ahb(cpu_d_req_is_ahb),
	.N_1097(N_1097),
	.cpu_d_resp_valid_sig(cpu_d_resp_valid_sig),
	.N_78_i(N_78_i),
	.N_79_i(N_79_i),
	.debug_gpr_addr_0_sqmuxa_i(debug_gpr_addr_0_sqmuxa_i),
	.debug_csr_rd_data_ready_1_sqmuxa_i(debug_csr_rd_data_ready_1_sqmuxa_i),
	.un1_dmcontrol_ndmreset13_4_i(un1_dmcontrol_ndmreset13_4_i),
	.N_773_tz(N_773_tz),
	.debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO_1z(debug_gpr_addr_0_sqmuxa_0_a2_RNIOK6NO),
	.un1_clk_en_dm_1_i_0_1z(un1_clk_en_dm_1_i_0),
	.cpu_debug_gpr_rd_en_net(cpu_debug_gpr_rd_en_net),
	.N_14(N_14),
	.debug_gpr_addr_0_sqmuxa_0_a2_RNI2TT5T_0_1z(debug_gpr_addr_0_sqmuxa_0_a2_RNI2TT5T_0),
	.cpu_d_resp_error_sig(cpu_d_resp_error_sig),
	.N_775_1(N_775_1),
	.cpu_debug_csr_rd_en_net(cpu_debug_csr_rd_en_net),
	.data_0_reg_5_sm0(data_0_reg_5_sm0),
	.dmi_resp_valid(dmi_resp_valid),
	.N_763_i(N_763_i),
	.N_764_i(N_764_i),
	.N_765_i(N_765_i),
	.N_766_i(N_766_i),
	.N_767_i(N_767_i),
	.un1_dmcontrol_ndmreset13_2_i(un1_dmcontrol_ndmreset13_2_i),
	.N_55_i(N_55_i),
	.ram1_16(ram1_16),
	.ram0_16(ram0_16),
	.N_769_i_1z(N_769_i),
	.N_770_i_1z(N_770_i),
	.N_762_i(N_762_i),
	.dmstatus_allany_havereset(dmstatus_allany_havereset_Z),
	.N_364_i(N_364_i),
	.N_830(N_830),
	.empty_rd(empty_rd),
	.debug_resume_req_3(debug_resume_req_3),
	.debug_trx_os_net(debug_trx_os_net),
	.cpu_debug_csr_op_rd_data_valid_net(cpu_debug_csr_op_rd_data_valid_net),
	.cpu_debug_gpr_op_rd_data_valid_net(cpu_debug_gpr_op_rd_data_valid_net),
	.N_1323_i_1z(N_1323_i),
	.N_768_i_1z(N_768_i),
	.cpu_debug_resume_ack_net(cpu_debug_resume_ack_net),
	.havereset_skip_pwrup_4(havereset_skip_pwrup_4),
	.N_819(N_819),
	.N_1327(N_1327),
	.cpu_debug_halt_ack_net(cpu_debug_halt_ack_net),
	.debug_sysbus_req_ready_0(debug_sysbus_req_ready_0),
	.N_793(N_793),
	.un1_debug_csr_rd_en(un1_debug_csr_rd_en),
	.abstractcs_busy(abstractcs_busy_Z),
	.N_1106(N_1106),
	.dmcontrol_ackhavereset(dmcontrol_ackhavereset_Z),
	.dmcontrol_haltreq(dmcontrol_haltreq_Z),
	.abs_cmd_transfer_ff(abs_cmd_transfer_ff_Z),
	.havereset_skip_pwrup(havereset_skip_pwrup_Z),
	.dmstatus_allany_resumeack(dmstatus_allany_resumeack_Z),
	.dmcontrol_resumereq(dmcontrol_resumereq_Z),
	.cpu_debug_halt_req_net(cpu_debug_halt_req_net),
	.N_81_i(N_81_i),
	.un1_dmcontrol_ndmreset13_i(un1_dmcontrol_ndmreset13_i),
	.dmcontrol_dmactive4(dmcontrol_dmactive4),
	.cpu_debug_active_net(cpu_debug_active_net),
	.debug_sys_reset(debug_sys_reset),
	.cpu_debug_mode_net(cpu_debug_mode_net),
	.dmstatus_allany_halted(dmstatus_allany_halted_Z),
	.N_84_i(N_84_i),
	.debug_sysbus_resp_ready_net(debug_sysbus_resp_ready_net),
	.debug_sysbus_req_valid_net(debug_sysbus_req_valid_net),
	.CLK(CLK),
	.dff_arst(dff_arst),
	.next_state_0_sqmuxa_i_RNIENN8C1_1z(next_state_0_sqmuxa_i_RNIENN8C1),
	.next_state_ss0(next_state_ss0),
	.un1_dmi_req_command_0_a3_RNITEOA8_0_1z(un1_dmi_req_command_0_a3_RNITEOA8_0),
	.un1_dmi_req_command_0_a3_RNIRCOA8_0_1z(un1_dmi_req_command_0_a3_RNIRCOA8_0),
	.un1_dmi_req_command_0_a3_RNIPAOA8_0_1z(un1_dmi_req_command_0_a3_RNIPAOA8_0),
	.un1_dmi_req_command_0_a3_RNIN8OA8_0_1z(un1_dmi_req_command_0_a3_RNIN8OA8_0),
	.un1_dmi_req_command_0_a3_RNIL6OA8_0_1z(un1_dmi_req_command_0_a3_RNIL6OA8_0),
	.un1_dmi_req_command_0_a3_RNIJ4OA8_0_1z(un1_dmi_req_command_0_a3_RNIJ4OA8_0),
	.un1_dmi_req_command_0_a3_RNILSGP7_1z(un1_dmi_req_command_0_a3_RNILSGP7),
	.un1_dmi_req_command_0_a3_RNIC8E64_1z(un1_dmi_req_command_0_a3_RNIC8E64),
	.un1_dmi_req_command_0_a3_RNIA6E64_1z(un1_dmi_req_command_0_a3_RNIA6E64),
	.un1_dmi_req_command_0_a3_RNI1JOA8_1z(un1_dmi_req_command_0_a3_RNI1JOA8),
	.un1_dmi_req_command_0_a3_RNIVGOA8_1z(un1_dmi_req_command_0_a3_RNIVGOA8),
	.un1_dmi_req_command_0_a3_RNITEOA8_1z(un1_dmi_req_command_0_a3_RNITEOA8),
	.un1_dmi_req_command_0_a3_RNIRCOA8_1z(un1_dmi_req_command_0_a3_RNIRCOA8),
	.un1_dmi_req_command_0_a3_RNIPAOA8_1z(un1_dmi_req_command_0_a3_RNIPAOA8),
	.un1_dmi_req_command_0_a3_RNIN8OA8_1z(un1_dmi_req_command_0_a3_RNIN8OA8),
	.un1_dmi_req_command_0_a3_RNIL6OA8_1z(un1_dmi_req_command_0_a3_RNIL6OA8),
	.un1_dmi_req_command_0_a3_RNIJ4OA8_1z(un1_dmi_req_command_0_a3_RNIJ4OA8),
	.un1_dmi_req_command_0_a3_RNINUGP7_1z(un1_dmi_req_command_0_a3_RNINUGP7)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_debug_du */

module miv_rv32_subsys_debug_1s (
  cpu_debug_gpr_op_addr_net,
  cpu_debug_gpr_op_rd_data_net,
  cpu_debug_csr_op_rd_data_net,
  cpu_debug_csr_op_addr_net,
  cpu_debug_op_wr_data_net,
  req_masked,
  cpu_d_resp_rd_data_net,
  debug_sysbus_req_wr_byte_en_net,
  debug_sysbus_req_rd_byte_en_net,
  d_trx_resp_valid_pkd,
  hipri_req_ptr_0,
  sba_req_wr_data_int,
  sba_req_addr_int,
  cpu_debug_active_net,
  cpu_debug_resume_req_net,
  cpu_debug_halt_req_net,
  debug_sys_reset,
  cpu_debug_csr_op_valid_net,
  cpu_debug_csr_wr_en_net,
  cpu_debug_gpr_op_valid_net,
  cpu_debug_gpr_wr_en_net,
  cpu_debug_csr_rd_en_net,
  cpu_debug_gpr_rd_en_net,
  apb_d_req_ready_net,
  cpu_d_req_ready_sig_0,
  cpu_d_req_ready_sig_1,
  cpu_d_req_is_apb,
  ahb_d_req_ready_net,
  cpu_d_req_is_ahb,
  cpu_d_resp_valid_sig,
  cpu_d_resp_error_sig,
  debug_trx_os_net,
  cpu_debug_csr_op_rd_data_valid_net,
  cpu_debug_gpr_op_rd_data_valid_net,
  cpu_debug_resume_ack_net,
  N_819,
  cpu_debug_halt_ack_net,
  debug_sysbus_req_ready_0,
  N_793,
  cpu_debug_mode_net,
  debug_sysbus_resp_ready_net,
  debug_sysbus_req_valid_net,
  dff_arst,
  CLK,
  RESETN,
  delay_sel_arst34,
  JTAG_TCK,
  JTAG_TCK_i,
  JTAG_TDI,
  JTAG_TDO,
  JTAG_TMS
)
;
output [5:0] cpu_debug_gpr_op_addr_net ;
input [31:0] cpu_debug_gpr_op_rd_data_net ;
input [31:0] cpu_debug_csr_op_rd_data_net ;
output [11:0] cpu_debug_csr_op_addr_net ;
output [31:0] cpu_debug_op_wr_data_net ;
input [1:0] req_masked ;
input [31:0] cpu_d_resp_rd_data_net ;
output [3:0] debug_sysbus_req_wr_byte_en_net ;
output [3:0] debug_sysbus_req_rd_byte_en_net ;
input [1:0] d_trx_resp_valid_pkd ;
input hipri_req_ptr_0 ;
output [31:0] sba_req_wr_data_int ;
output [31:0] sba_req_addr_int ;
output cpu_debug_active_net ;
output cpu_debug_resume_req_net ;
output cpu_debug_halt_req_net ;
output debug_sys_reset ;
output cpu_debug_csr_op_valid_net ;
output cpu_debug_csr_wr_en_net ;
output cpu_debug_gpr_op_valid_net ;
output cpu_debug_gpr_wr_en_net ;
output cpu_debug_csr_rd_en_net ;
output cpu_debug_gpr_rd_en_net ;
input apb_d_req_ready_net ;
input cpu_d_req_ready_sig_0 ;
input cpu_d_req_ready_sig_1 ;
input cpu_d_req_is_apb ;
input ahb_d_req_ready_net ;
input cpu_d_req_is_ahb ;
input cpu_d_resp_valid_sig ;
input cpu_d_resp_error_sig ;
input debug_trx_os_net ;
input cpu_debug_csr_op_rd_data_valid_net ;
input cpu_debug_gpr_op_rd_data_valid_net ;
input cpu_debug_resume_ack_net ;
output N_819 ;
input cpu_debug_halt_ack_net ;
input debug_sysbus_req_ready_0 ;
output N_793 ;
input cpu_debug_mode_net ;
output debug_sysbus_resp_ready_net ;
output debug_sysbus_req_valid_net ;
input dff_arst ;
input CLK ;
input RESETN ;
input delay_sel_arst34 ;
input JTAG_TCK ;
input JTAG_TCK_i ;
input JTAG_TDI ;
output JTAG_TDO ;
input JTAG_TMS ;
wire hipri_req_ptr_0 ;
wire cpu_debug_active_net ;
wire cpu_debug_resume_req_net ;
wire cpu_debug_halt_req_net ;
wire debug_sys_reset ;
wire cpu_debug_csr_op_valid_net ;
wire cpu_debug_csr_wr_en_net ;
wire cpu_debug_gpr_op_valid_net ;
wire cpu_debug_gpr_wr_en_net ;
wire cpu_debug_csr_rd_en_net ;
wire cpu_debug_gpr_rd_en_net ;
wire apb_d_req_ready_net ;
wire cpu_d_req_ready_sig_0 ;
wire cpu_d_req_ready_sig_1 ;
wire cpu_d_req_is_apb ;
wire ahb_d_req_ready_net ;
wire cpu_d_req_is_ahb ;
wire cpu_d_resp_valid_sig ;
wire cpu_d_resp_error_sig ;
wire debug_trx_os_net ;
wire cpu_debug_csr_op_rd_data_valid_net ;
wire cpu_debug_gpr_op_rd_data_valid_net ;
wire cpu_debug_resume_ack_net ;
wire N_819 ;
wire cpu_debug_halt_ack_net ;
wire debug_sysbus_req_ready_0 ;
wire N_793 ;
wire cpu_debug_mode_net ;
wire debug_sysbus_resp_ready_net ;
wire debug_sysbus_req_valid_net ;
wire dff_arst ;
wire CLK ;
wire RESETN ;
wire delay_sel_arst34 ;
wire JTAG_TCK ;
wire JTAG_TCK_i ;
wire JTAG_TDI ;
wire JTAG_TDO ;
wire JTAG_TMS ;
wire [0:0] wr_ptr;
wire [33:1] fifo_memory;
wire [40:1] dtm_req_data;
wire [0:0] dtm_resp_data;
wire [24:0] shiftDMI;
wire [8:8] currTapState;
wire [40:0] dmi_req_data;
wire [0:0] rd_ptr;
wire [33:0] dmi_resp_data;
wire CO0_1 ;
wire write_en_1 ;
wire empty_rd ;
wire shiftDR21 ;
wire dtm_resp_ready ;
wire fifo_reset_arst_i ;
wire fifo_reset ;
wire N_3474 ;
wire N_830 ;
wire empty_rd_0 ;
wire ram1_16 ;
wire ram0_16 ;
wire N_3475 ;
wire dmi_resp_valid ;
wire N_3481 ;
wire N_3482 ;
wire GND ;
wire VCC ;
// @31:13572
  miv_rv32_debug_dtm_jtag_1s MIV_subsys_debug_transport_module_jtag_0 (
	.wr_ptr_0(wr_ptr[0]),
	.fifo_memory(fifo_memory[33:2]),
	.dtm_req_data_25(dtm_req_data[26]),
	.dtm_req_data_20(dtm_req_data[21]),
	.dtm_req_data_0(dtm_req_data[1]),
	.dtm_req_data_1(dtm_req_data[2]),
	.dtm_req_data_2(dtm_req_data[3]),
	.dtm_req_data_6(dtm_req_data[7]),
	.dtm_req_data_9(dtm_req_data[10]),
	.dtm_req_data_11(dtm_req_data[12]),
	.dtm_req_data_12(dtm_req_data[13]),
	.dtm_req_data_13(dtm_req_data[14]),
	.dtm_req_data_14(dtm_req_data[15]),
	.dtm_req_data_15(dtm_req_data[16]),
	.dtm_req_data_16(dtm_req_data[17]),
	.dtm_req_data_17(dtm_req_data[18]),
	.dtm_req_data_18(dtm_req_data[19]),
	.dtm_req_data_19(dtm_req_data[20]),
	.dtm_req_data_24(dtm_req_data[25]),
	.dtm_req_data_26(dtm_req_data[27]),
	.dtm_req_data_27(dtm_req_data[28]),
	.dtm_req_data_28(dtm_req_data[29]),
	.dtm_req_data_29(dtm_req_data[30]),
	.dtm_req_data_30(dtm_req_data[31]),
	.dtm_req_data_31(dtm_req_data[32]),
	.dtm_req_data_32(dtm_req_data[33]),
	.dtm_req_data_33(dtm_req_data[34]),
	.dtm_req_data_34(dtm_req_data[35]),
	.dtm_req_data_35(dtm_req_data[36]),
	.dtm_req_data_36(dtm_req_data[37]),
	.dtm_req_data_37(dtm_req_data[38]),
	.dtm_req_data_38(dtm_req_data[39]),
	.dtm_req_data_39(dtm_req_data[40]),
	.dtm_resp_data_0(dtm_resp_data[0]),
	.shiftDMI_6(shiftDMI[6]),
	.shiftDMI_5(shiftDMI[5]),
	.shiftDMI_4(shiftDMI[4]),
	.shiftDMI_1(shiftDMI[1]),
	.shiftDMI_0(shiftDMI[0]),
	.shiftDMI_22(shiftDMI[22]),
	.shiftDMI_11(shiftDMI[11]),
	.shiftDMI_9(shiftDMI[9]),
	.shiftDMI_8(shiftDMI[8]),
	.shiftDMI_24(shiftDMI[24]),
	.shiftDMI_23(shiftDMI[23]),
	.currTapState_0(currTapState[8]),
	.CO0_1(CO0_1),
	.write_en_1(write_en_1),
	.JTAG_TMS(JTAG_TMS),
	.empty_rd(empty_rd),
	.JTAG_TDO(JTAG_TDO),
	.shiftDR21(shiftDR21),
	.JTAG_TDI(JTAG_TDI),
	.JTAG_TCK_i(JTAG_TCK_i),
	.JTAG_TCK(JTAG_TCK),
	.delay_sel_arst34(delay_sel_arst34),
	.dtm_resp_ready(dtm_resp_ready),
	.fifo_reset_arst_i(fifo_reset_arst_i),
	.fifo_reset(fifo_reset)
);
// @31:13602
  miv_rv32_debug_fifo_41s_1s_1s debug_req_fifo (
	.dmi_req_data({dmi_req_data[40:2], N_3474, dmi_req_data[0]}),
	.shiftDMI_0(shiftDMI[0]),
	.shiftDMI_9(shiftDMI[9]),
	.shiftDMI_8(shiftDMI[8]),
	.shiftDMI_6(shiftDMI[6]),
	.shiftDMI_5(shiftDMI[5]),
	.shiftDMI_4(shiftDMI[4]),
	.shiftDMI_11(shiftDMI[11]),
	.shiftDMI_24(shiftDMI[24]),
	.shiftDMI_23(shiftDMI[23]),
	.shiftDMI_22(shiftDMI[22]),
	.shiftDMI_1(shiftDMI[1]),
	.currTapState_0(currTapState[8]),
	.fifo_memory_0(fifo_memory[1]),
	.dtm_req_data_1(dtm_req_data[2]),
	.dtm_req_data_0(dtm_req_data[1]),
	.dtm_req_data_9(dtm_req_data[10]),
	.dtm_req_data_6(dtm_req_data[7]),
	.dtm_req_data_2(dtm_req_data[3]),
	.dtm_req_data_16(dtm_req_data[17]),
	.dtm_req_data_15(dtm_req_data[16]),
	.dtm_req_data_14(dtm_req_data[15]),
	.dtm_req_data_13(dtm_req_data[14]),
	.dtm_req_data_12(dtm_req_data[13]),
	.dtm_req_data_11(dtm_req_data[12]),
	.dtm_req_data_24(dtm_req_data[25]),
	.dtm_req_data_20(dtm_req_data[21]),
	.dtm_req_data_19(dtm_req_data[20]),
	.dtm_req_data_18(dtm_req_data[19]),
	.dtm_req_data_17(dtm_req_data[18]),
	.dtm_req_data_31(dtm_req_data[32]),
	.dtm_req_data_30(dtm_req_data[31]),
	.dtm_req_data_29(dtm_req_data[30]),
	.dtm_req_data_28(dtm_req_data[29]),
	.dtm_req_data_27(dtm_req_data[28]),
	.dtm_req_data_26(dtm_req_data[27]),
	.dtm_req_data_25(dtm_req_data[26]),
	.dtm_req_data_39(dtm_req_data[40]),
	.dtm_req_data_38(dtm_req_data[39]),
	.dtm_req_data_37(dtm_req_data[38]),
	.dtm_req_data_36(dtm_req_data[37]),
	.dtm_req_data_35(dtm_req_data[36]),
	.dtm_req_data_34(dtm_req_data[35]),
	.dtm_req_data_33(dtm_req_data[34]),
	.dtm_req_data_32(dtm_req_data[33]),
	.rd_ptr_0(rd_ptr[0]),
	.wr_ptr_0(wr_ptr[0]),
	.N_830(N_830),
	.write_en_1_1z(write_en_1),
	.fifo_reset(fifo_reset),
	.empty_rd_1z(empty_rd_0),
	.shiftDR21(shiftDR21),
	.RESETN(RESETN),
	.ram1_16(ram1_16),
	.CO0_1(CO0_1),
	.ram0_16(ram0_16),
	.CLK(CLK),
	.JTAG_TCK_i(JTAG_TCK_i),
	.fifo_reset_arst_i(fifo_reset_arst_i)
);
// @31:13623
  miv_rv32_debug_fifo_34s_1s_1s debug_resp_fifo (
	.dtm_resp_data_0(dtm_resp_data[0]),
	.fifo_memory(fifo_memory[33:2]),
	.dmi_resp_data({dmi_resp_data[33:2], N_3475, dmi_resp_data[0]}),
	.dmi_resp_valid(dmi_resp_valid),
	.RESETN(RESETN),
	.dtm_resp_ready(dtm_resp_ready),
	.empty_rd_1z(empty_rd),
	.fifo_reset(fifo_reset),
	.JTAG_TCK(JTAG_TCK),
	.CLK(CLK),
	.dff_arst(dff_arst)
);
// @31:13641
  miv_rv32_debug_du miv_rv32_debug_du_0 (
	.sba_req_addr_int(sba_req_addr_int[31:0]),
	.sba_req_wr_data_int(sba_req_wr_data_int[31:0]),
	.hipri_req_ptr_0(hipri_req_ptr_0),
	.d_trx_resp_valid_pkd(d_trx_resp_valid_pkd[1:0]),
	.debug_sysbus_req_rd_byte_en_net(debug_sysbus_req_rd_byte_en_net[3:0]),
	.debug_sysbus_req_wr_byte_en_net(debug_sysbus_req_wr_byte_en_net[3:0]),
	.dmi_req_data({dmi_req_data[40:2], N_3481, dmi_req_data[0]}),
	.fifo_memory_0(fifo_memory[1]),
	.rd_ptr_0(rd_ptr[0]),
	.cpu_d_resp_rd_data_net(cpu_d_resp_rd_data_net[31:0]),
	.dmi_resp_data({dmi_resp_data[33:2], N_3482, dmi_resp_data[0]}),
	.req_masked(req_masked[1:0]),
	.cpu_debug_op_wr_data_net(cpu_debug_op_wr_data_net[31:0]),
	.cpu_debug_csr_op_addr_net(cpu_debug_csr_op_addr_net[11:0]),
	.cpu_debug_csr_op_rd_data_net(cpu_debug_csr_op_rd_data_net[31:0]),
	.cpu_debug_gpr_op_rd_data_net(cpu_debug_gpr_op_rd_data_net[31:0]),
	.cpu_debug_gpr_op_addr_net(cpu_debug_gpr_op_addr_net[5:0]),
	.debug_sysbus_req_valid_net(debug_sysbus_req_valid_net),
	.debug_sysbus_resp_ready_net(debug_sysbus_resp_ready_net),
	.cpu_debug_mode_net(cpu_debug_mode_net),
	.N_793(N_793),
	.debug_sysbus_req_ready_0(debug_sysbus_req_ready_0),
	.cpu_debug_halt_ack_net(cpu_debug_halt_ack_net),
	.N_819(N_819),
	.cpu_debug_resume_ack_net(cpu_debug_resume_ack_net),
	.cpu_debug_gpr_op_rd_data_valid_net(cpu_debug_gpr_op_rd_data_valid_net),
	.cpu_debug_csr_op_rd_data_valid_net(cpu_debug_csr_op_rd_data_valid_net),
	.debug_trx_os_net(debug_trx_os_net),
	.empty_rd(empty_rd_0),
	.N_830(N_830),
	.ram0_16(ram0_16),
	.ram1_16(ram1_16),
	.dmi_resp_valid(dmi_resp_valid),
	.cpu_d_resp_error_sig(cpu_d_resp_error_sig),
	.cpu_d_resp_valid_sig(cpu_d_resp_valid_sig),
	.cpu_d_req_is_ahb(cpu_d_req_is_ahb),
	.ahb_d_req_ready_net(ahb_d_req_ready_net),
	.cpu_d_req_is_apb(cpu_d_req_is_apb),
	.cpu_d_req_ready_sig_1(cpu_d_req_ready_sig_1),
	.cpu_d_req_ready_sig_0(cpu_d_req_ready_sig_0),
	.apb_d_req_ready_net(apb_d_req_ready_net),
	.cpu_debug_gpr_rd_en_net(cpu_debug_gpr_rd_en_net),
	.cpu_debug_csr_rd_en_net(cpu_debug_csr_rd_en_net),
	.cpu_debug_gpr_wr_en_net(cpu_debug_gpr_wr_en_net),
	.cpu_debug_gpr_op_valid_net(cpu_debug_gpr_op_valid_net),
	.cpu_debug_csr_wr_en_net(cpu_debug_csr_wr_en_net),
	.cpu_debug_csr_op_valid_net(cpu_debug_csr_op_valid_net),
	.debug_sys_reset(debug_sys_reset),
	.cpu_debug_halt_req_net(cpu_debug_halt_req_net),
	.cpu_debug_resume_req_net(cpu_debug_resume_req_net),
	.CLK(CLK),
	.dff_arst(dff_arst),
	.cpu_debug_active_net(cpu_debug_active_net)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_subsys_debug_1s */

module miv_rv32_buffer_11s_2s_1s_1s (
  d_trx_resp_2,
  d_trx_resp_0,
  d_trx_resp_3,
  d_trx_resp_10,
  d_trx_resp_9,
  d_trx_resp_pkd_12,
  d_trx_resp_pkd_11,
  d_trx_resp_pkd_19,
  d_trx_resp_pkd_18,
  d_trx_resp_pkd_17,
  d_trx_resp_pkd_1,
  d_trx_resp_pkd_0,
  d_trx_resp_pkd_8,
  d_trx_resp_pkd_7,
  d_trx_resp_pkd_6,
  buff_rd_ptr_0,
  d_trx_resp_valid_pkd,
  cpu_d_req_ready_sig_0,
  apb_d_req_ready_net,
  un1_cpu_d_req_accepted_2,
  cpu_d_req_valid_mux_1,
  un1_cpu_d_req_accepted_5,
  d_trx_resp_valid,
  cpu_d_resp_ready_mux,
  cpu_d_resp_valid_sig,
  subsys_resetn,
  d_trx_os_buff_ready,
  ram0_1,
  cpu_d_req_type_1_ss0_i,
  ram0_4,
  cpu_d_req_is_subsys_cfg,
  cpu_d_req_is_ahb,
  ram1_4,
  cpu_d_req_is_dummy_target,
  cpu_d_req_is_fence,
  cpu_d_req_type_1_sm0,
  ram1_1,
  cpu_d_req_is_apb,
  CLK
)
;
output d_trx_resp_2 ;
output d_trx_resp_0 ;
output d_trx_resp_3 ;
output d_trx_resp_10 ;
output d_trx_resp_9 ;
output d_trx_resp_pkd_12 ;
output d_trx_resp_pkd_11 ;
output d_trx_resp_pkd_19 ;
output d_trx_resp_pkd_18 ;
output d_trx_resp_pkd_17 ;
output d_trx_resp_pkd_1 ;
output d_trx_resp_pkd_0 ;
output d_trx_resp_pkd_8 ;
output d_trx_resp_pkd_7 ;
output d_trx_resp_pkd_6 ;
output buff_rd_ptr_0 ;
output [1:0] d_trx_resp_valid_pkd ;
input cpu_d_req_ready_sig_0 ;
input apb_d_req_ready_net ;
input un1_cpu_d_req_accepted_2 ;
input cpu_d_req_valid_mux_1 ;
input un1_cpu_d_req_accepted_5 ;
output d_trx_resp_valid ;
input cpu_d_resp_ready_mux ;
input cpu_d_resp_valid_sig ;
input subsys_resetn ;
output d_trx_os_buff_ready ;
output ram0_1 ;
input cpu_d_req_type_1_ss0_i ;
output ram0_4 ;
input cpu_d_req_is_subsys_cfg ;
input cpu_d_req_is_ahb ;
output ram1_4 ;
input cpu_d_req_is_dummy_target ;
input cpu_d_req_is_fence ;
input cpu_d_req_type_1_sm0 ;
output ram1_1 ;
input cpu_d_req_is_apb ;
input CLK ;
wire d_trx_resp_2 ;
wire d_trx_resp_0 ;
wire d_trx_resp_3 ;
wire d_trx_resp_10 ;
wire d_trx_resp_9 ;
wire d_trx_resp_pkd_12 ;
wire d_trx_resp_pkd_11 ;
wire d_trx_resp_pkd_19 ;
wire d_trx_resp_pkd_18 ;
wire d_trx_resp_pkd_17 ;
wire d_trx_resp_pkd_1 ;
wire d_trx_resp_pkd_0 ;
wire d_trx_resp_pkd_8 ;
wire d_trx_resp_pkd_7 ;
wire d_trx_resp_pkd_6 ;
wire buff_rd_ptr_0 ;
wire cpu_d_req_ready_sig_0 ;
wire apb_d_req_ready_net ;
wire un1_cpu_d_req_accepted_2 ;
wire cpu_d_req_valid_mux_1 ;
wire un1_cpu_d_req_accepted_5 ;
wire d_trx_resp_valid ;
wire cpu_d_resp_ready_mux ;
wire cpu_d_resp_valid_sig ;
wire subsys_resetn ;
wire d_trx_os_buff_ready ;
wire ram0_1 ;
wire cpu_d_req_type_1_ss0_i ;
wire ram0_4 ;
wire cpu_d_req_is_subsys_cfg ;
wire cpu_d_req_is_ahb ;
wire ram1_4 ;
wire cpu_d_req_is_dummy_target ;
wire cpu_d_req_is_fence ;
wire cpu_d_req_type_1_sm0 ;
wire ram1_1 ;
wire cpu_d_req_is_apb ;
wire CLK ;
wire [1:0] buff_wr_strb_Z;
wire [1:0] next_buff_valid_Z;
wire [0:0] buff_rd_ptr_0_0_Z;
wire [0:0] buff_wr_ptr_Z;
wire [0:0] buff_wr_ptr_0_0;
wire ram1_6 ;
wire VCC ;
wire GND ;
wire ram1_2 ;
wire ram1_3 ;
wire ram1_5 ;
wire ram0_3 ;
wire ram0_5 ;
wire ram0_6 ;
wire ram1_0 ;
wire ram0_0 ;
wire ram0_2 ;
wire un3_next_buff_ready_i ;
wire rd_data_Z ;
wire wr_data_1_Z ;
wire wr_data_Z ;
wire N_408 ;
wire N_407 ;
wire N_406 ;
wire N_405 ;
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[6]  (
	.Q(ram1_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_apb),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[1]  (
	.Q(ram1_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_type_1_sm0),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[2]  (
	.Q(ram1_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_fence),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[3]  (
	.Q(ram1_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_dummy_target),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[4]  (
	.Q(ram1_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_ahb),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[5]  (
	.Q(ram1_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_subsys_cfg),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[3]  (
	.Q(ram0_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_dummy_target),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[4]  (
	.Q(ram0_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_ahb),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[5]  (
	.Q(ram0_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_subsys_cfg),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[6]  (
	.Q(ram0_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_apb),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[0]  (
	.Q(ram1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_type_1_ss0_i),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[0]  (
	.Q(ram0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_type_1_ss0_i),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[1]  (
	.Q(ram0_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_type_1_sm0),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[2]  (
	.Q(ram0_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_fence),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10075
  SLE buff_ready_reg (
	.Q(d_trx_os_buff_ready),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un3_next_buff_ready_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10059
  SLE \gen_buff_loop[1].buff_valid[1]  (
	.Q(d_trx_resp_valid_pkd[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(next_buff_valid_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10059
  SLE \gen_buff_loop[0].buff_valid[0]  (
	.Q(d_trx_resp_valid_pkd[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(next_buff_valid_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10009
  SLE \buff_rd_ptr[0]  (
	.Q(buff_rd_ptr_0),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(buff_rd_ptr_0_0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10018
  SLE \buff_wr_ptr[0]  (
	.Q(buff_wr_ptr_Z[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(buff_wr_ptr_0_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10047
  SLE \gen_buff_loop[1].buff_data[1][3]  (
	.Q(d_trx_resp_pkd_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_dummy_target),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10047
  SLE \gen_buff_loop[1].buff_data[1][2]  (
	.Q(d_trx_resp_pkd_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_fence),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10047
  SLE \gen_buff_loop[1].buff_data[1][10]  (
	.Q(d_trx_resp_pkd_19),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_apb),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10047
  SLE \gen_buff_loop[1].buff_data[1][9]  (
	.Q(d_trx_resp_pkd_18),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_subsys_cfg),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10047
  SLE \gen_buff_loop[1].buff_data[1][8]  (
	.Q(d_trx_resp_pkd_17),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_ahb),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10047
  SLE \gen_buff_loop[0].buff_data[0][3]  (
	.Q(d_trx_resp_pkd_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_dummy_target),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10047
  SLE \gen_buff_loop[0].buff_data[0][2]  (
	.Q(d_trx_resp_pkd_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_fence),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10047
  SLE \gen_buff_loop[0].buff_data[0][10]  (
	.Q(d_trx_resp_pkd_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_apb),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10047
  SLE \gen_buff_loop[0].buff_data[0][9]  (
	.Q(d_trx_resp_pkd_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_subsys_cfg),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10047
  SLE \gen_buff_loop[0].buff_data[0][8]  (
	.Q(d_trx_resp_pkd_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_d_req_is_ahb),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10005
  CFG2 rd_data (
	.A(cpu_d_resp_valid_sig),
	.B(cpu_d_resp_ready_mux),
	.Y(rd_data_Z)
);
defparam rd_data.INIT=4'h8;
// @31:15839
  CFG3 \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIM8L8J[2]  (
	.A(ram1_2),
	.B(ram0_2),
	.C(buff_rd_ptr_0),
	.Y(d_trx_resp_2)
);
defparam \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIM8L8J[2] .INIT=8'hAC;
// @31:15839
  CFG3 \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNII4L8J[0]  (
	.A(ram1_0),
	.B(ram0_0),
	.C(buff_rd_ptr_0),
	.Y(d_trx_resp_0)
);
defparam \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNII4L8J[0] .INIT=8'hAC;
// @31:15839
  CFG3 \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIOAL8J[3]  (
	.A(ram1_3),
	.B(ram0_3),
	.C(buff_rd_ptr_0),
	.Y(d_trx_resp_3)
);
defparam \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIOAL8J[3] .INIT=8'hAC;
// @31:10071
  CFG3 valid_out (
	.A(d_trx_resp_valid_pkd[0]),
	.B(buff_rd_ptr_0),
	.C(d_trx_resp_valid_pkd[1]),
	.Y(d_trx_resp_valid)
);
defparam valid_out.INIT=8'hE2;
// @31:15839
  CFG3 \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIUGL8J[6]  (
	.A(ram1_6),
	.B(ram0_6),
	.C(buff_rd_ptr_0),
	.Y(d_trx_resp_10)
);
defparam \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIUGL8J[6] .INIT=8'hAC;
// @31:15839
  CFG3 \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNISEL8J[5]  (
	.A(ram1_5),
	.B(ram0_5),
	.C(buff_rd_ptr_0),
	.Y(d_trx_resp_9)
);
defparam \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNISEL8J[5] .INIT=8'hAC;
// @31:10009
  CFG2 \buff_rd_ptr_0_0[0]  (
	.A(rd_data_Z),
	.B(buff_rd_ptr_0),
	.Y(buff_rd_ptr_0_0_Z[0])
);
defparam \buff_rd_ptr_0_0[0] .INIT=4'h6;
// @31:10004
  CFG4 wr_data_1 (
	.A(un1_cpu_d_req_accepted_5),
	.B(cpu_d_req_valid_mux_1),
	.C(d_trx_os_buff_ready),
	.D(un1_cpu_d_req_accepted_2),
	.Y(wr_data_1_Z)
);
defparam wr_data_1.INIT=16'hC080;
// @31:10004
  CFG4 wr_data (
	.A(wr_data_1_Z),
	.B(cpu_d_req_is_apb),
	.C(apb_d_req_ready_net),
	.D(cpu_d_req_ready_sig_0),
	.Y(wr_data_Z)
);
defparam wr_data.INIT=16'hAA80;
// @31:10018
  CFG2 \buff_wr_ptr_0[0]  (
	.A(wr_data_Z),
	.B(buff_wr_ptr_Z[0]),
	.Y(buff_wr_ptr_0_0[0])
);
defparam \buff_wr_ptr_0[0] .INIT=4'h6;
// @31:10037
  CFG2 \buff_wr_strb[1]  (
	.A(wr_data_Z),
	.B(buff_wr_ptr_Z[0]),
	.Y(buff_wr_strb_Z[1])
);
defparam \buff_wr_strb[1] .INIT=4'h8;
// @31:10037
  CFG2 \buff_wr_strb[0]  (
	.A(wr_data_Z),
	.B(buff_wr_ptr_Z[0]),
	.Y(buff_wr_strb_Z[0])
);
defparam \buff_wr_strb[0] .INIT=4'h2;
// @31:10056
  CFG4 \next_buff_valid[0]  (
	.A(buff_rd_ptr_0),
	.B(d_trx_resp_valid_pkd[0]),
	.C(buff_wr_strb_Z[0]),
	.D(rd_data_Z),
	.Y(next_buff_valid_Z[0])
);
defparam \next_buff_valid[0] .INIT=16'hF8FC;
// @31:10056
  CFG4 \next_buff_valid[1]  (
	.A(buff_rd_ptr_0),
	.B(d_trx_resp_valid_pkd[1]),
	.C(buff_wr_strb_Z[1]),
	.D(rd_data_Z),
	.Y(next_buff_valid_Z[1])
);
defparam \next_buff_valid[1] .INIT=16'hF4FC;
// @31:10075
  CFG2 buff_ready_reg_RNO (
	.A(next_buff_valid_Z[0]),
	.B(next_buff_valid_Z[1]),
	.Y(un3_next_buff_ready_i)
);
defparam buff_ready_reg_RNO.INIT=4'h7;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_buffer_11s_2s_1s_1s */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s (
  ahb_d_req_wr_data_net_0,
  toggle_hart_soft_reset,
  write_subsys_hart_gpr_ded_reset,
  subsys_resetn,
  CLK,
  hart_soft_reset_net_i,
  hart_soft_reset_net
)
;
input ahb_d_req_wr_data_net_0 ;
input toggle_hart_soft_reset ;
input write_subsys_hart_gpr_ded_reset ;
input subsys_resetn ;
input CLK ;
output hart_soft_reset_net_i ;
output hart_soft_reset_net ;
wire ahb_d_req_wr_data_net_0 ;
wire toggle_hart_soft_reset ;
wire write_subsys_hart_gpr_ded_reset ;
wire subsys_resetn ;
wire CLK ;
wire hart_soft_reset_net_i ;
wire hart_soft_reset_net ;
wire [0:0] state_val_1;
wire VCC ;
wire GND ;
  CFG1 \gen_bit_reset.state_val_RNI0NMS7[0]  (
	.A(hart_soft_reset_net),
	.Y(hart_soft_reset_net_i)
);
defparam \gen_bit_reset.state_val_RNI0NMS7[0] .INIT=2'h1;
// @29:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(hart_soft_reset_net),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(state_val_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @29:5705
  CFG4 \gen_bit_reset.state_val_1[0]  (
	.A(ahb_d_req_wr_data_net_0),
	.B(write_subsys_hart_gpr_ded_reset),
	.C(toggle_hart_soft_reset),
	.D(hart_soft_reset_net),
	.Y(state_val_1[0])
);
defparam \gen_bit_reset.state_val_1[0] .INIT=16'hB080;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_0 (
  ahb_d_req_wr_data_net_0,
  subsys_resetn,
  wr_en_data_or,
  CLK,
  hart_soft_irq_net
)
;
input ahb_d_req_wr_data_net_0 ;
input subsys_resetn ;
input wr_en_data_or ;
input CLK ;
output hart_soft_irq_net ;
wire ahb_d_req_wr_data_net_0 ;
wire subsys_resetn ;
wire wr_en_data_or ;
wire CLK ;
wire hart_soft_irq_net ;
wire VCC ;
wire GND ;
// @29:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(hart_soft_irq_net),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_d_req_wr_data_net_0),
	.EN(wr_en_data_or),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_0 */

module miv_rv32_csr_gpr_state_reg_1s_1s_0s_1 (
  ahb_d_req_wr_data_net_0,
  write_subsys_hart_gpr_ded_reset,
  subsys_resetn,
  wr_en_data_or_1z,
  CLK,
  subsys_hart_gpr_ded_reset_reg
)
;
input ahb_d_req_wr_data_net_0 ;
input write_subsys_hart_gpr_ded_reset ;
input subsys_resetn ;
output wr_en_data_or_1z ;
input CLK ;
output subsys_hart_gpr_ded_reset_reg ;
wire ahb_d_req_wr_data_net_0 ;
wire write_subsys_hart_gpr_ded_reset ;
wire subsys_resetn ;
wire wr_en_data_or_1z ;
wire CLK ;
wire subsys_hart_gpr_ded_reset_reg ;
wire VCC ;
wire GND ;
// @29:5705
  SLE \gen_bit_reset.state_val[0]  (
	.Q(subsys_hart_gpr_ded_reset_reg),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(ahb_d_req_wr_data_net_0),
	.EN(wr_en_data_or_1z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:5217
  CFG2 wr_en_data_or (
	.A(write_subsys_hart_gpr_ded_reset),
	.B(subsys_resetn),
	.Y(wr_en_data_or_1z)
);
defparam wr_en_data_or.INIT=4'hB;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_csr_gpr_state_reg_1s_1s_0s_1 */

module miv_rv32_buffer_7s_2s_1s_1s (
  req_buffer_resp_sel,
  req_buffer_reg_sel,
  buff_rd_ptr_0,
  buff_valid,
  subsys_cfg_d_req_valid,
  cpu_d_req_valid_mux_1,
  cpu_d_req_is_subsys_cfg,
  subsys_cfg_d_req_valid_2,
  subsys_cfg_d_resp_ready,
  subsys_cfg_d_resp_valid,
  req_is_subsys_hart_soft_reg,
  ahb_d_req_read,
  CLK,
  subsys_resetn,
  subsys_cfg_d_req_ready
)
;
output [5:0] req_buffer_resp_sel ;
input [5:1] req_buffer_reg_sel ;
output buff_rd_ptr_0 ;
output [1:0] buff_valid ;
input subsys_cfg_d_req_valid ;
input cpu_d_req_valid_mux_1 ;
input cpu_d_req_is_subsys_cfg ;
input subsys_cfg_d_req_valid_2 ;
input subsys_cfg_d_resp_ready ;
output subsys_cfg_d_resp_valid ;
input req_is_subsys_hart_soft_reg ;
input ahb_d_req_read ;
input CLK ;
input subsys_resetn ;
output subsys_cfg_d_req_ready ;
wire buff_rd_ptr_0 ;
wire subsys_cfg_d_req_valid ;
wire cpu_d_req_valid_mux_1 ;
wire cpu_d_req_is_subsys_cfg ;
wire subsys_cfg_d_req_valid_2 ;
wire subsys_cfg_d_resp_ready ;
wire subsys_cfg_d_resp_valid ;
wire req_is_subsys_hart_soft_reg ;
wire ahb_d_req_read ;
wire CLK ;
wire subsys_resetn ;
wire subsys_cfg_d_req_ready ;
wire [1:0] next_buff_valid_Z;
wire [0:0] buff_wr_ptr_Z;
wire [0:0] buff_wr_ptr_0_1;
wire [0:0] buff_rd_ptr_0_1;
wire [11:6] buff_data_0_0_R_DATA;
wire [1:0] buff_rd_strb_Z;
wire VCC ;
wire un5_next_buff_ready_i ;
wire GND ;
wire wr_data_Z ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire NC0 ;
// @31:10075
  SLE buff_ready_reg (
	.Q(subsys_cfg_d_req_ready),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un5_next_buff_ready_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10059
  SLE \gen_buff_loop[1].buff_valid[1]  (
	.Q(buff_valid[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(next_buff_valid_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10059
  SLE \gen_buff_loop[0].buff_valid[0]  (
	.Q(buff_valid[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(next_buff_valid_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10018
  SLE \buff_wr_ptr[0]  (
	.Q(buff_wr_ptr_Z[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(buff_wr_ptr_0_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10009
  SLE \buff_rd_ptr[0]  (
	.Q(buff_rd_ptr_0),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(buff_rd_ptr_0_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10047
  RAM64x12 \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0  (
	.BUSY_FB(GND),
	.W_CLK(CLK),
	.W_ADDR({GND, GND, GND, GND, GND, buff_wr_ptr_Z[0]}),
	.W_EN(wr_data_Z),
	.W_DATA({GND, GND, GND, GND, GND, GND, req_buffer_reg_sel[5], req_is_subsys_hart_soft_reg, req_buffer_reg_sel[3:1], ahb_d_req_read}),
	.BLK_EN(VCC),
	.R_CLK(VCC),
	.R_ADDR({GND, GND, GND, GND, GND, buff_rd_ptr_0}),
	.R_DATA({buff_data_0_0_R_DATA[11:6], req_buffer_resp_sel[5:0]}),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC0)
);
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .RAMINDEX="gen_buff_loop[0].buff_data[6:0]%2%6%SPEED%0%0%MICRO_RAM";
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT0=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT1=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT2=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT3=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT4=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT5=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT6=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT7=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT8=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT9=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT10=64'h0000000000000000;
defparam \gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0 .INIT11=64'h0000000000000000;
// @31:10071
  CFG3 valid_out (
	.A(buff_valid[1]),
	.B(buff_valid[0]),
	.C(buff_rd_ptr_0),
	.Y(subsys_cfg_d_resp_valid)
);
defparam valid_out.INIT=8'hAC;
// @31:10039
  CFG2 \buff_rd_strb[0]  (
	.A(subsys_cfg_d_resp_ready),
	.B(buff_rd_ptr_0),
	.Y(buff_rd_strb_Z[0])
);
defparam \buff_rd_strb[0] .INIT=4'h2;
// @31:10039
  CFG2 \buff_rd_strb[1]  (
	.A(subsys_cfg_d_resp_ready),
	.B(buff_rd_ptr_0),
	.Y(buff_rd_strb_Z[1])
);
defparam \buff_rd_strb[1] .INIT=4'h8;
// @31:10009
  CFG4 \buff_rd_ptr_0[0]  (
	.A(buff_valid[1]),
	.B(buff_valid[0]),
	.C(buff_rd_ptr_0),
	.D(subsys_cfg_d_resp_ready),
	.Y(buff_rd_ptr_0_1[0])
);
defparam \buff_rd_ptr_0[0] .INIT=16'h1EF0;
// @31:10004
  CFG4 wr_data (
	.A(subsys_cfg_d_req_ready),
	.B(subsys_cfg_d_req_valid_2),
	.C(cpu_d_req_is_subsys_cfg),
	.D(cpu_d_req_valid_mux_1),
	.Y(wr_data_Z)
);
defparam wr_data.INIT=16'h8000;
// @31:10018
  CFG3 \buff_wr_ptr_0[0]  (
	.A(subsys_cfg_d_req_valid),
	.B(subsys_cfg_d_req_ready),
	.C(buff_wr_ptr_Z[0]),
	.Y(buff_wr_ptr_0_1[0])
);
defparam \buff_wr_ptr_0[0] .INIT=8'h78;
// @31:10056
  CFG4 \next_buff_valid[0]  (
	.A(buff_rd_strb_Z[0]),
	.B(wr_data_Z),
	.C(buff_valid[0]),
	.D(buff_wr_ptr_Z[0]),
	.Y(next_buff_valid_Z[0])
);
defparam \next_buff_valid[0] .INIT=16'h50DC;
// @31:10056
  CFG4 \next_buff_valid[1]  (
	.A(buff_rd_strb_Z[1]),
	.B(wr_data_Z),
	.C(buff_valid[1]),
	.D(buff_wr_ptr_Z[0]),
	.Y(next_buff_valid_Z[1])
);
defparam \next_buff_valid[1] .INIT=16'hDC50;
// @31:10075
  CFG2 buff_ready_reg_RNO (
	.A(next_buff_valid_Z[0]),
	.B(next_buff_valid_Z[1]),
	.Y(un5_next_buff_ready_i)
);
defparam buff_ready_reg_RNO.INIT=4'h7;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_buffer_7s_2s_1s_1s */

module miv_rv32_subsys_regs_12s_0s_0s_0s_1_0s_50397384_7s_2s_1s (
  buff_valid,
  buff_rd_ptr_0,
  req_buffer_resp_sel,
  ahb_d_req_wr_data_net,
  ahb_d_req_wr_byte_en_net_0,
  ahb_d_req_addr_net,
  ahb_d_req_read,
  subsys_hart_gpr_ded_reset_reg,
  hart_soft_irq_net,
  hart_soft_reset_net,
  ahb_d_req_write,
  subsys_cfg_d_req_ready,
  un17_cpu_d_req_is_apb_15,
  subsys_cfg_d_req_valid_2,
  cpu_d_req_valid_mux_1,
  cpu_d_req_is_subsys_cfg,
  subsys_cfg_d_req_valid,
  un25_cpu_d_req_is_apb_3,
  un17_cpu_d_req_is_apb_0,
  read_subsys_hart_soft_reg_1z,
  subsys_cfg_d_resp_ready,
  subsys_cfg_d_resp_valid,
  subsys_resetn,
  CLK
)
;
output [1:0] buff_valid ;
output buff_rd_ptr_0 ;
output [5:0] req_buffer_resp_sel ;
input [2:0] ahb_d_req_wr_data_net ;
input ahb_d_req_wr_byte_en_net_0 ;
input [11:0] ahb_d_req_addr_net ;
input ahb_d_req_read ;
output subsys_hart_gpr_ded_reset_reg ;
output hart_soft_irq_net ;
output hart_soft_reset_net ;
input ahb_d_req_write ;
output subsys_cfg_d_req_ready ;
input un17_cpu_d_req_is_apb_15 ;
input subsys_cfg_d_req_valid_2 ;
input cpu_d_req_valid_mux_1 ;
input cpu_d_req_is_subsys_cfg ;
input subsys_cfg_d_req_valid ;
input un25_cpu_d_req_is_apb_3 ;
output un17_cpu_d_req_is_apb_0 ;
output read_subsys_hart_soft_reg_1z ;
input subsys_cfg_d_resp_ready ;
output subsys_cfg_d_resp_valid ;
input subsys_resetn ;
input CLK ;
wire buff_rd_ptr_0 ;
wire ahb_d_req_wr_byte_en_net_0 ;
wire ahb_d_req_read ;
wire subsys_hart_gpr_ded_reset_reg ;
wire hart_soft_irq_net ;
wire hart_soft_reset_net ;
wire ahb_d_req_write ;
wire subsys_cfg_d_req_ready ;
wire un17_cpu_d_req_is_apb_15 ;
wire subsys_cfg_d_req_valid_2 ;
wire cpu_d_req_valid_mux_1 ;
wire cpu_d_req_is_subsys_cfg ;
wire subsys_cfg_d_req_valid ;
wire un25_cpu_d_req_is_apb_3 ;
wire un17_cpu_d_req_is_apb_0 ;
wire read_subsys_hart_soft_reg_1z ;
wire subsys_cfg_d_resp_ready ;
wire subsys_cfg_d_resp_valid ;
wire subsys_resetn ;
wire CLK ;
wire [3:1] req_buffer_reg_sel_1_Z;
wire [1:1] req_buffer_reg_sel_0_Z;
wire [1:1] req_buffer_reg_sel_4_Z;
wire [3:1] req_buffer_reg_sel_1_0_Z;
wire [5:5] req_buffer_reg_sel_2_Z;
wire [1:1] req_buffer_reg_sel_2_0_Z;
wire [5:1] req_buffer_reg_sel_Z;
wire toggle_hart_soft_reset_Z ;
wire VCC ;
wire hart_soft_reset_net_i ;
wire GND ;
wire req_is_subsys_hart_soft_reg_2_Z ;
wire req_is_subsys_hart_soft_reg_Z ;
wire write_subsys_hart_gpr_ded_reset_Z ;
wire wr_en_data_or ;
wire N_3483 ;
// @31:5131
  SLE toggle_hart_soft_reset (
	.Q(toggle_hart_soft_reset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(hart_soft_reset_net_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:5118
  CFG4 read_subsys_hart_soft_reg (
	.A(subsys_cfg_d_resp_valid),
	.B(req_buffer_resp_sel[4]),
	.C(subsys_cfg_d_resp_ready),
	.D(req_buffer_resp_sel[0]),
	.Y(read_subsys_hart_soft_reg_1z)
);
defparam read_subsys_hart_soft_reg.INIT=16'h8000;
// @31:5304
  CFG2 \req_buffer_reg_sel_0[5]  (
	.A(ahb_d_req_addr_net[7]),
	.B(ahb_d_req_addr_net[3]),
	.Y(un17_cpu_d_req_is_apb_0)
);
defparam \req_buffer_reg_sel_0[5] .INIT=4'h8;
// @31:4639
  CFG2 \req_buffer_reg_sel_1[1]  (
	.A(ahb_d_req_addr_net[3]),
	.B(ahb_d_req_addr_net[2]),
	.Y(req_buffer_reg_sel_1_Z[1])
);
defparam \req_buffer_reg_sel_1[1] .INIT=4'h1;
// @31:4639
  CFG2 \req_buffer_reg_sel_0[1]  (
	.A(ahb_d_req_addr_net[1]),
	.B(ahb_d_req_addr_net[0]),
	.Y(req_buffer_reg_sel_0_Z[1])
);
defparam \req_buffer_reg_sel_0[1] .INIT=4'h1;
// @31:4639
  CFG2 \req_buffer_reg_sel_4[1]  (
	.A(ahb_d_req_addr_net[6]),
	.B(ahb_d_req_addr_net[5]),
	.Y(req_buffer_reg_sel_4_Z[1])
);
defparam \req_buffer_reg_sel_4[1] .INIT=4'h1;
// @31:4885
  CFG3 \req_buffer_reg_sel_1_0[3]  (
	.A(ahb_d_req_addr_net[3]),
	.B(ahb_d_req_addr_net[4]),
	.C(req_buffer_reg_sel_4_Z[1]),
	.Y(req_buffer_reg_sel_1_0_Z[3])
);
defparam \req_buffer_reg_sel_1_0[3] .INIT=8'h40;
// @31:5304
  CFG4 \req_buffer_reg_sel_2[5]  (
	.A(ahb_d_req_addr_net[9]),
	.B(ahb_d_req_addr_net[10]),
	.C(un17_cpu_d_req_is_apb_0),
	.D(ahb_d_req_addr_net[11]),
	.Y(req_buffer_reg_sel_2_Z[5])
);
defparam \req_buffer_reg_sel_2[5] .INIT=16'h2000;
// @31:5117
  CFG4 req_is_subsys_hart_soft_reg_2 (
	.A(ahb_d_req_addr_net[4]),
	.B(req_buffer_reg_sel_1_Z[1]),
	.C(ahb_d_req_addr_net[5]),
	.D(ahb_d_req_addr_net[6]),
	.Y(req_is_subsys_hart_soft_reg_2_Z)
);
defparam req_is_subsys_hart_soft_reg_2.INIT=16'h0040;
// @31:4639
  CFG3 \req_buffer_reg_sel_1_0[1]  (
	.A(ahb_d_req_addr_net[4]),
	.B(req_buffer_reg_sel_1_Z[1]),
	.C(req_buffer_reg_sel_4_Z[1]),
	.Y(req_buffer_reg_sel_1_0_Z[1])
);
defparam \req_buffer_reg_sel_1_0[1] .INIT=8'h40;
// @31:4704
  CFG3 \req_buffer_reg_sel_1[2]  (
	.A(ahb_d_req_addr_net[4]),
	.B(req_buffer_reg_sel_1_Z[1]),
	.C(req_buffer_reg_sel_4_Z[1]),
	.Y(req_buffer_reg_sel_1_Z[2])
);
defparam \req_buffer_reg_sel_1[2] .INIT=8'h80;
// @31:4639
  CFG4 \req_buffer_reg_sel_2_0[1]  (
	.A(ahb_d_req_addr_net[7]),
	.B(ahb_d_req_addr_net[8]),
	.C(un25_cpu_d_req_is_apb_3),
	.D(ahb_d_req_addr_net[11]),
	.Y(req_buffer_reg_sel_2_0_Z[1])
);
defparam \req_buffer_reg_sel_2_0[1] .INIT=16'h0010;
// @31:4704
  CFG4 \req_buffer_reg_sel[2]  (
	.A(req_buffer_reg_sel_2_0_Z[1]),
	.B(subsys_cfg_d_req_valid),
	.C(req_buffer_reg_sel_0_Z[1]),
	.D(req_buffer_reg_sel_1_Z[2]),
	.Y(req_buffer_reg_sel_Z[2])
);
defparam \req_buffer_reg_sel[2] .INIT=16'h8000;
// @31:4639
  CFG4 \req_buffer_reg_sel[1]  (
	.A(req_buffer_reg_sel_2_0_Z[1]),
	.B(subsys_cfg_d_req_valid),
	.C(req_buffer_reg_sel_0_Z[1]),
	.D(req_buffer_reg_sel_1_0_Z[1]),
	.Y(req_buffer_reg_sel_Z[1])
);
defparam \req_buffer_reg_sel[1] .INIT=16'h8000;
// @31:5117
  CFG4 req_is_subsys_hart_soft_reg (
	.A(req_is_subsys_hart_soft_reg_2_Z),
	.B(req_buffer_reg_sel_0_Z[1]),
	.C(req_buffer_reg_sel_2_0_Z[1]),
	.D(subsys_cfg_d_req_valid),
	.Y(req_is_subsys_hart_soft_reg_Z)
);
defparam req_is_subsys_hart_soft_reg.INIT=16'h8000;
// @31:4885
  CFG4 \req_buffer_reg_sel_1[3]  (
	.A(cpu_d_req_is_subsys_cfg),
	.B(cpu_d_req_valid_mux_1),
	.C(subsys_cfg_d_req_valid_2),
	.D(ahb_d_req_addr_net[2]),
	.Y(req_buffer_reg_sel_1_Z[3])
);
defparam \req_buffer_reg_sel_1[3] .INIT=16'h8000;
// @31:5304
  CFG4 \req_buffer_reg_sel[5]  (
	.A(req_buffer_reg_sel_2_Z[5]),
	.B(req_buffer_reg_sel_1_Z[3]),
	.C(un17_cpu_d_req_is_apb_15),
	.D(req_buffer_reg_sel_0_Z[1]),
	.Y(req_buffer_reg_sel_Z[5])
);
defparam \req_buffer_reg_sel[5] .INIT=16'h8000;
// @31:4885
  CFG4 \req_buffer_reg_sel[3]  (
	.A(req_buffer_reg_sel_1_0_Z[3]),
	.B(req_buffer_reg_sel_0_Z[1]),
	.C(req_buffer_reg_sel_1_Z[3]),
	.D(req_buffer_reg_sel_2_0_Z[1]),
	.Y(req_buffer_reg_sel_Z[3])
);
defparam \req_buffer_reg_sel[3] .INIT=16'h8000;
// @31:5123
  CFG4 write_subsys_hart_gpr_ded_reset (
	.A(ahb_d_req_wr_byte_en_net_0),
	.B(req_is_subsys_hart_soft_reg_Z),
	.C(subsys_cfg_d_req_ready),
	.D(ahb_d_req_write),
	.Y(write_subsys_hart_gpr_ded_reset_Z)
);
defparam write_subsys_hart_gpr_ded_reset.INIT=16'h8000;
// @31:5167
  miv_rv32_csr_gpr_state_reg_1s_1s_0s u_subsys_hart_soft_reset_reg (
	.ahb_d_req_wr_data_net_0(ahb_d_req_wr_data_net[0]),
	.toggle_hart_soft_reset(toggle_hart_soft_reset_Z),
	.write_subsys_hart_gpr_ded_reset(write_subsys_hart_gpr_ded_reset_Z),
	.subsys_resetn(subsys_resetn),
	.CLK(CLK),
	.hart_soft_reset_net_i(hart_soft_reset_net_i),
	.hart_soft_reset_net(hart_soft_reset_net)
);
// @31:5192
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_0 u_subsys_hart_soft_irq_reg (
	.ahb_d_req_wr_data_net_0(ahb_d_req_wr_data_net[1]),
	.subsys_resetn(subsys_resetn),
	.wr_en_data_or(wr_en_data_or),
	.CLK(CLK),
	.hart_soft_irq_net(hart_soft_irq_net)
);
// @31:5217
  miv_rv32_csr_gpr_state_reg_1s_1s_0s_1 u_subsys_hart_gpr_ded_reset_reg (
	.ahb_d_req_wr_data_net_0(ahb_d_req_wr_data_net[2]),
	.write_subsys_hart_gpr_ded_reset(write_subsys_hart_gpr_ded_reset_Z),
	.subsys_resetn(subsys_resetn),
	.wr_en_data_or_1z(wr_en_data_or),
	.CLK(CLK),
	.subsys_hart_gpr_ded_reset_reg(subsys_hart_gpr_ded_reset_reg)
);
// @31:5359
  miv_rv32_buffer_7s_2s_1s_1s u_req_buffer (
	.req_buffer_resp_sel(req_buffer_resp_sel[5:0]),
	.req_buffer_reg_sel({req_buffer_reg_sel_Z[5], N_3483, req_buffer_reg_sel_Z[3:1]}),
	.buff_rd_ptr_0(buff_rd_ptr_0),
	.buff_valid(buff_valid[1:0]),
	.subsys_cfg_d_req_valid(subsys_cfg_d_req_valid),
	.cpu_d_req_valid_mux_1(cpu_d_req_valid_mux_1),
	.cpu_d_req_is_subsys_cfg(cpu_d_req_is_subsys_cfg),
	.subsys_cfg_d_req_valid_2(subsys_cfg_d_req_valid_2),
	.subsys_cfg_d_resp_ready(subsys_cfg_d_resp_ready),
	.subsys_cfg_d_resp_valid(subsys_cfg_d_resp_valid),
	.req_is_subsys_hart_soft_reg(req_is_subsys_hart_soft_reg_Z),
	.ahb_d_req_read(ahb_d_req_read),
	.CLK(CLK),
	.subsys_resetn(subsys_resetn),
	.subsys_cfg_d_req_ready(subsys_cfg_d_req_ready)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_subsys_regs_12s_0s_0s_0s_1_0s_50397384_7s_2s_1s */

module miv_rv32_buffer_6s_2s_1s_1s (
  i_trx_resp,
  i_trx_resp_pkd_0,
  i_trx_resp_pkd_6,
  i_trx_resp_pkd_4,
  i_trx_resp_pkd_10,
  buff_rd_ptr_0,
  i_trx_resp_valid_pkd,
  un1_cpu_i_req_ready,
  ifu_emi_req_valid_c,
  cpu_i_resp_valid_sel,
  cpu_i_resp_error_sel,
  i_trx_os_buff_ready,
  subsys_resetn,
  cpu_i_req_is_dummy_target,
  cpu_i_req_is_apb,
  cpu_i_req_is_ahb,
  CLK
)
;
output [5:4] i_trx_resp ;
output i_trx_resp_pkd_0 ;
output i_trx_resp_pkd_6 ;
output i_trx_resp_pkd_4 ;
output i_trx_resp_pkd_10 ;
output buff_rd_ptr_0 ;
output [1:0] i_trx_resp_valid_pkd ;
input un1_cpu_i_req_ready ;
input ifu_emi_req_valid_c ;
input cpu_i_resp_valid_sel ;
output cpu_i_resp_error_sel ;
output i_trx_os_buff_ready ;
input subsys_resetn ;
input cpu_i_req_is_dummy_target ;
input cpu_i_req_is_apb ;
input cpu_i_req_is_ahb ;
input CLK ;
wire i_trx_resp_pkd_0 ;
wire i_trx_resp_pkd_6 ;
wire i_trx_resp_pkd_4 ;
wire i_trx_resp_pkd_10 ;
wire buff_rd_ptr_0 ;
wire un1_cpu_i_req_ready ;
wire ifu_emi_req_valid_c ;
wire cpu_i_resp_valid_sel ;
wire cpu_i_resp_error_sel ;
wire i_trx_os_buff_ready ;
wire subsys_resetn ;
wire cpu_i_req_is_dummy_target ;
wire cpu_i_req_is_apb ;
wire cpu_i_req_is_ahb ;
wire CLK ;
wire [1:0] buff_wr_strb_Z;
wire [1:0] next_buff_valid_Z;
wire [0:0] buff_wr_ptr_Z;
wire [0:0] buff_wr_ptr_0_2;
wire [0:0] buff_rd_ptr_0_0_0;
wire ram1_1 ;
wire VCC ;
wire GND ;
wire ram1_2 ;
wire ram0_0 ;
wire ram0_1 ;
wire ram0_2 ;
wire ram1_0 ;
wire un1_next_buff_ready_i ;
wire N_404 ;
wire N_403 ;
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[1]  (
	.Q(ram1_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_req_is_ahb),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[2]  (
	.Q(ram1_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_req_is_apb),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[0]  (
	.Q(ram0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_req_is_dummy_target),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[1]  (
	.Q(ram0_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_req_is_ahb),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[2]  (
	.Q(ram0_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_req_is_apb),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[0]  (
	.Q(ram1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_req_is_dummy_target),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10059
  SLE \gen_buff_loop[1].buff_valid[1]  (
	.Q(i_trx_resp_valid_pkd[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(next_buff_valid_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10059
  SLE \gen_buff_loop[0].buff_valid[0]  (
	.Q(i_trx_resp_valid_pkd[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(next_buff_valid_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10075
  SLE buff_ready_reg (
	.Q(i_trx_os_buff_ready),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un1_next_buff_ready_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10018
  SLE \buff_wr_ptr[0]  (
	.Q(buff_wr_ptr_Z[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(buff_wr_ptr_0_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10047
  SLE \gen_buff_loop[0].buff_data[0][0]  (
	.Q(i_trx_resp_pkd_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_req_is_dummy_target),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10047
  SLE \gen_buff_loop[1].buff_data[1][0]  (
	.Q(i_trx_resp_pkd_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_req_is_dummy_target),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10009
  SLE \buff_rd_ptr[0]  (
	.Q(buff_rd_ptr_0),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(buff_rd_ptr_0_0_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10047
  SLE \gen_buff_loop[0].buff_data[0][4]  (
	.Q(i_trx_resp_pkd_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_req_is_ahb),
	.EN(buff_wr_strb_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10047
  SLE \gen_buff_loop[1].buff_data[1][4]  (
	.Q(i_trx_resp_pkd_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(cpu_i_req_is_ahb),
	.EN(buff_wr_strb_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:15839
  CFG3 \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIDIO6F[1]  (
	.A(ram1_1),
	.B(ram0_1),
	.C(buff_rd_ptr_0),
	.Y(i_trx_resp[4])
);
defparam \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIDIO6F[1] .INIT=8'hAC;
// @31:15839
  CFG3 \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIFKO6F[2]  (
	.A(ram1_2),
	.B(ram0_2),
	.C(buff_rd_ptr_0),
	.Y(i_trx_resp[5])
);
defparam \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIFKO6F[2] .INIT=8'hAC;
// @31:15839
  CFG3 \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIBGO6F[0]  (
	.A(ram1_0),
	.B(ram0_0),
	.C(buff_rd_ptr_0),
	.Y(cpu_i_resp_error_sel)
);
defparam \gen_buff_loop[0].buff_data.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIBGO6F[0] .INIT=8'hAC;
// @31:10009
  CFG4 \buff_rd_ptr_0_0[0]  (
	.A(buff_rd_ptr_0),
	.B(cpu_i_resp_valid_sel),
	.C(i_trx_resp_valid_pkd[1]),
	.D(i_trx_resp_valid_pkd[0]),
	.Y(buff_rd_ptr_0_0_0[0])
);
defparam \buff_rd_ptr_0_0[0] .INIT=16'h666A;
// @31:10037
  CFG4 \buff_wr_strb[0]  (
	.A(ifu_emi_req_valid_c),
	.B(un1_cpu_i_req_ready),
	.C(buff_wr_ptr_Z[0]),
	.D(i_trx_os_buff_ready),
	.Y(buff_wr_strb_Z[0])
);
defparam \buff_wr_strb[0] .INIT=16'h0800;
// @31:10037
  CFG4 \buff_wr_strb[1]  (
	.A(ifu_emi_req_valid_c),
	.B(un1_cpu_i_req_ready),
	.C(buff_wr_ptr_Z[0]),
	.D(i_trx_os_buff_ready),
	.Y(buff_wr_strb_Z[1])
);
defparam \buff_wr_strb[1] .INIT=16'h8000;
// @31:10018
  CFG4 \buff_wr_ptr_0[0]  (
	.A(ifu_emi_req_valid_c),
	.B(un1_cpu_i_req_ready),
	.C(buff_wr_ptr_Z[0]),
	.D(i_trx_os_buff_ready),
	.Y(buff_wr_ptr_0_2[0])
);
defparam \buff_wr_ptr_0[0] .INIT=16'h78F0;
// @31:10056
  CFG4 \next_buff_valid[1]  (
	.A(cpu_i_resp_valid_sel),
	.B(buff_wr_strb_Z[1]),
	.C(i_trx_resp_valid_pkd[1]),
	.D(buff_rd_ptr_0),
	.Y(next_buff_valid_Z[1])
);
defparam \next_buff_valid[1] .INIT=16'hDCFC;
// @31:10056
  CFG4 \next_buff_valid[0]  (
	.A(cpu_i_resp_valid_sel),
	.B(buff_wr_strb_Z[0]),
	.C(i_trx_resp_valid_pkd[0]),
	.D(buff_rd_ptr_0),
	.Y(next_buff_valid_Z[0])
);
defparam \next_buff_valid[0] .INIT=16'hFCDC;
// @31:10075
  CFG2 buff_ready_reg_RNO (
	.A(next_buff_valid_Z[0]),
	.B(next_buff_valid_Z[1]),
	.Y(un1_next_buff_ready_i)
);
defparam buff_ready_reg_RNO.INIT=4'h7;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_buffer_6s_2s_1s_1s */

module miv_rv32_subsys_interconnect_Z9 (
  i_trx_resp_pkd_0,
  i_trx_resp_pkd_6,
  i_trx_resp_pkd_4,
  i_trx_resp_pkd_10,
  ahb_d_req_wr_byte_en_net,
  cpu_d_req_wr_byte_en_net_1_2,
  cpu_d_req_wr_byte_en_net_1_0,
  cpu_d_req_wr_byte_en_net_2_0,
  ahb_d_req_rd_byte_en_net,
  lsu_emi_req_rd_byte_en_iv_0,
  lsu_emi_req_rd_byte_en_2_m_0,
  lsu_emi_req_rd_byte_en_3_m_0,
  lsu_emi_req_rd_byte_en_2_0,
  cpu_d_resp_rd_data_net,
  ahb_i_req_addr_net,
  debug_sysbus_req_rd_byte_en_net,
  debug_sysbus_req_wr_byte_en_net,
  ahb_d_req_wr_data_net,
  cpu_d_req_wr_data_net,
  sba_req_wr_data_int,
  ahb_d_req_addr_net,
  cpu_d_req_addr_net,
  sba_req_addr_int,
  ahb_resp_sel,
  cpu_i_resp_rd_data_sel,
  AHB_HRDATA,
  apb_d_resp_rd_data_net,
  apb_resp_sel,
  lsu_expipe_req_op_net_0,
  lsu_expipe_req_op_net_3,
  i_trx_resp_valid_pkd,
  buff_entry_addr_req_2__RNIP60H2B_S_0,
  req_os_d_src_0,
  buff_entry_addr_req_2__RNI7IIMTF_S_0,
  ahb_st_0,
  d_trx_resp_valid_pkd,
  un2_cpu_d_resp_type_0,
  buff_entry_addr_req_2__RNIK75RS01_S_0,
  buff_entry_addr_req_2__RNIRRNK321_S_0,
  buff_entry_addr_req_2__RNILTK1MV_S_0,
  buff_entry_addr_req_2__RNINKKRQQ_S_0,
  buff_entry_addr_req_2__RNI7Q42KP_S_0,
  buff_entry_addr_req_2__RNIGAC9BI_S_0,
  i_trx_os_buff_ready,
  ifu_emi_req_valid_c,
  CLK,
  subsys_resetn,
  apb_d_req_ready_net,
  cpu_d_req_ready_sig_0_1z,
  ahb_d_req_ready_net,
  cpu_d_req_ready_sig_1_1z,
  un1_cpu_i_req_ready_1z,
  apb_i_req_ready_net,
  ahb_i_req_ready_net,
  cpu_d_req_is_apb_1z,
  cpu_d_req_is_ahb_1z,
  un1_cpu_d_req_accepted_2_1z,
  cpu_d_req_valid_mux_1_1z,
  debug_sysbus_req_valid_net,
  cpu_d_req_valid_net,
  lsu_emi_req_valid47,
  N_85_0,
  cpu_i_req_is_ahb_1z,
  un24_cpu_i_req_is_apb_1z,
  lsu_emi_req_wr_byte_en_sn_N_3,
  N_140,
  hart_soft_irq_net,
  hart_soft_reset_net,
  un5_lsu_emi_req_rd_byte_en,
  un1_lsu_emi_req_valid46,
  N_819,
  N_793,
  cpu_i_resp_valid_sel,
  N_171,
  un8_cpu_i_req_is_ahblto15_8,
  un8_cpu_i_req_is_ahblto15_9,
  N_85,
  N_74,
  N_80,
  apb_d_req_valid_net_2,
  d_trx_os_buff_ready,
  lsu_emi_req_valid49,
  cpu_i_resp_error_sel,
  debug_sysbus_req_ready_0_1z,
  debug_trx_os_net,
  req_complete_reg,
  un16_cpu_i_req_is_apb_1z,
  cpu_d_resp_valid_sig_1z,
  apb_d_req_valid_net_3,
  cpu_d_resp_valid_sig_0_1z,
  cpu_d_resp_error_sig_1z,
  cpu_d_resp_valid_rd_1z,
  AHB_HREADY,
  N_66,
  N_70,
  N_81,
  sticky_reset_reg,
  cpu_i_req_is_apb_1z,
  un4_cpu_i_req_is_apb_1z,
  N_64,
  un8_cpu_i_req_is_ahblto15_7,
  N_77,
  un5_fetch_ptr_sel_i,
  debug_sysbus_resp_ready_net,
  N_79,
  cpu_debug_mode_net
)
;
output i_trx_resp_pkd_0 ;
output i_trx_resp_pkd_6 ;
output i_trx_resp_pkd_4 ;
output i_trx_resp_pkd_10 ;
output [3:0] ahb_d_req_wr_byte_en_net ;
input cpu_d_req_wr_byte_en_net_1_2 ;
input cpu_d_req_wr_byte_en_net_1_0 ;
input cpu_d_req_wr_byte_en_net_2_0 ;
output [3:0] ahb_d_req_rd_byte_en_net ;
input [3:1] lsu_emi_req_rd_byte_en_iv_0 ;
input lsu_emi_req_rd_byte_en_2_m_0 ;
input lsu_emi_req_rd_byte_en_3_m_0 ;
input lsu_emi_req_rd_byte_en_2_0 ;
output [31:0] cpu_d_resp_rd_data_net ;
input [31:3] ahb_i_req_addr_net ;
input [3:0] debug_sysbus_req_rd_byte_en_net ;
input [3:0] debug_sysbus_req_wr_byte_en_net ;
output [31:0] ahb_d_req_wr_data_net ;
input [31:0] cpu_d_req_wr_data_net ;
input [31:0] sba_req_wr_data_int ;
output [31:0] ahb_d_req_addr_net ;
input [31:0] cpu_d_req_addr_net ;
input [31:0] sba_req_addr_int ;
input [1:0] ahb_resp_sel ;
output [31:0] cpu_i_resp_rd_data_sel ;
input [31:0] AHB_HRDATA ;
input [31:0] apb_d_resp_rd_data_net ;
input [1:0] apb_resp_sel ;
input lsu_expipe_req_op_net_0 ;
input lsu_expipe_req_op_net_3 ;
output [1:0] i_trx_resp_valid_pkd ;
input buff_entry_addr_req_2__RNIP60H2B_S_0 ;
output req_os_d_src_0 ;
input buff_entry_addr_req_2__RNI7IIMTF_S_0 ;
input ahb_st_0 ;
output [1:0] d_trx_resp_valid_pkd ;
output un2_cpu_d_resp_type_0 ;
input buff_entry_addr_req_2__RNIK75RS01_S_0 ;
input buff_entry_addr_req_2__RNIRRNK321_S_0 ;
input buff_entry_addr_req_2__RNILTK1MV_S_0 ;
input buff_entry_addr_req_2__RNINKKRQQ_S_0 ;
input buff_entry_addr_req_2__RNI7Q42KP_S_0 ;
input buff_entry_addr_req_2__RNIGAC9BI_S_0 ;
output i_trx_os_buff_ready ;
input ifu_emi_req_valid_c ;
input CLK ;
input subsys_resetn ;
input apb_d_req_ready_net ;
output cpu_d_req_ready_sig_0_1z ;
input ahb_d_req_ready_net ;
output cpu_d_req_ready_sig_1_1z ;
output un1_cpu_i_req_ready_1z ;
input apb_i_req_ready_net ;
input ahb_i_req_ready_net ;
output cpu_d_req_is_apb_1z ;
output cpu_d_req_is_ahb_1z ;
output un1_cpu_d_req_accepted_2_1z ;
output cpu_d_req_valid_mux_1_1z ;
input debug_sysbus_req_valid_net ;
input cpu_d_req_valid_net ;
input lsu_emi_req_valid47 ;
input N_85_0 ;
output cpu_i_req_is_ahb_1z ;
output un24_cpu_i_req_is_apb_1z ;
input lsu_emi_req_wr_byte_en_sn_N_3 ;
input N_140 ;
output hart_soft_irq_net ;
output hart_soft_reset_net ;
input un5_lsu_emi_req_rd_byte_en ;
input un1_lsu_emi_req_valid46 ;
input N_819 ;
input N_793 ;
output cpu_i_resp_valid_sel ;
input N_171 ;
output un8_cpu_i_req_is_ahblto15_8 ;
output un8_cpu_i_req_is_ahblto15_9 ;
input N_85 ;
input N_74 ;
input N_80 ;
output apb_d_req_valid_net_2 ;
output d_trx_os_buff_ready ;
input lsu_emi_req_valid49 ;
output cpu_i_resp_error_sel ;
output debug_sysbus_req_ready_0_1z ;
output debug_trx_os_net ;
input req_complete_reg ;
output un16_cpu_i_req_is_apb_1z ;
output cpu_d_resp_valid_sig_1z ;
output apb_d_req_valid_net_3 ;
output cpu_d_resp_valid_sig_0_1z ;
output cpu_d_resp_error_sig_1z ;
output cpu_d_resp_valid_rd_1z ;
input AHB_HREADY ;
input N_66 ;
input N_70 ;
input N_81 ;
input sticky_reset_reg ;
output cpu_i_req_is_apb_1z ;
output un4_cpu_i_req_is_apb_1z ;
input N_64 ;
output un8_cpu_i_req_is_ahblto15_7 ;
input N_77 ;
input un5_fetch_ptr_sel_i ;
input debug_sysbus_resp_ready_net ;
input N_79 ;
input cpu_debug_mode_net ;
wire i_trx_resp_pkd_0 ;
wire i_trx_resp_pkd_6 ;
wire i_trx_resp_pkd_4 ;
wire i_trx_resp_pkd_10 ;
wire cpu_d_req_wr_byte_en_net_1_2 ;
wire cpu_d_req_wr_byte_en_net_1_0 ;
wire cpu_d_req_wr_byte_en_net_2_0 ;
wire lsu_emi_req_rd_byte_en_2_m_0 ;
wire lsu_emi_req_rd_byte_en_3_m_0 ;
wire lsu_emi_req_rd_byte_en_2_0 ;
wire lsu_expipe_req_op_net_0 ;
wire lsu_expipe_req_op_net_3 ;
wire buff_entry_addr_req_2__RNIP60H2B_S_0 ;
wire req_os_d_src_0 ;
wire buff_entry_addr_req_2__RNI7IIMTF_S_0 ;
wire ahb_st_0 ;
wire un2_cpu_d_resp_type_0 ;
wire buff_entry_addr_req_2__RNIK75RS01_S_0 ;
wire buff_entry_addr_req_2__RNIRRNK321_S_0 ;
wire buff_entry_addr_req_2__RNILTK1MV_S_0 ;
wire buff_entry_addr_req_2__RNINKKRQQ_S_0 ;
wire buff_entry_addr_req_2__RNI7Q42KP_S_0 ;
wire buff_entry_addr_req_2__RNIGAC9BI_S_0 ;
wire i_trx_os_buff_ready ;
wire ifu_emi_req_valid_c ;
wire CLK ;
wire subsys_resetn ;
wire apb_d_req_ready_net ;
wire cpu_d_req_ready_sig_0_1z ;
wire ahb_d_req_ready_net ;
wire cpu_d_req_ready_sig_1_1z ;
wire un1_cpu_i_req_ready_1z ;
wire apb_i_req_ready_net ;
wire ahb_i_req_ready_net ;
wire cpu_d_req_is_apb_1z ;
wire cpu_d_req_is_ahb_1z ;
wire un1_cpu_d_req_accepted_2_1z ;
wire cpu_d_req_valid_mux_1_1z ;
wire debug_sysbus_req_valid_net ;
wire cpu_d_req_valid_net ;
wire lsu_emi_req_valid47 ;
wire N_85_0 ;
wire cpu_i_req_is_ahb_1z ;
wire un24_cpu_i_req_is_apb_1z ;
wire lsu_emi_req_wr_byte_en_sn_N_3 ;
wire N_140 ;
wire hart_soft_irq_net ;
wire hart_soft_reset_net ;
wire un5_lsu_emi_req_rd_byte_en ;
wire un1_lsu_emi_req_valid46 ;
wire N_819 ;
wire N_793 ;
wire cpu_i_resp_valid_sel ;
wire N_171 ;
wire un8_cpu_i_req_is_ahblto15_8 ;
wire un8_cpu_i_req_is_ahblto15_9 ;
wire N_85 ;
wire N_74 ;
wire N_80 ;
wire apb_d_req_valid_net_2 ;
wire d_trx_os_buff_ready ;
wire lsu_emi_req_valid49 ;
wire cpu_i_resp_error_sel ;
wire debug_sysbus_req_ready_0_1z ;
wire debug_trx_os_net ;
wire req_complete_reg ;
wire un16_cpu_i_req_is_apb_1z ;
wire cpu_d_resp_valid_sig_1z ;
wire apb_d_req_valid_net_3 ;
wire cpu_d_resp_valid_sig_0_1z ;
wire cpu_d_resp_error_sig_1z ;
wire cpu_d_resp_valid_rd_1z ;
wire AHB_HREADY ;
wire N_66 ;
wire N_70 ;
wire N_81 ;
wire sticky_reset_reg ;
wire cpu_i_req_is_apb_1z ;
wire un4_cpu_i_req_is_apb_1z ;
wire N_64 ;
wire un8_cpu_i_req_is_ahblto15_7 ;
wire N_77 ;
wire un5_fetch_ptr_sel_i ;
wire debug_sysbus_resp_ready_net ;
wire N_79 ;
wire cpu_debug_mode_net ;
wire [10:0] d_trx_resp;
wire [5:0] req_buffer_resp_sel;
wire [1:1] un2_cpu_d_resp_type_1_Z;
wire [0:0] buff_rd_ptr;
wire [8:6] req_os_d_src_Z;
wire [21:2] d_trx_resp_pkd;
wire [7:7] un3_req_os_d_src;
wire [1:1] un9_req_os_d_src;
wire [1:0] buff_valid;
wire [0:0] buff_rd_ptr_0;
wire [10:8] un2_cpu_d_resp_type_Z;
wire [0:0] buff_rd_ptr_1;
wire [5:4] i_trx_resp;
wire [25:3] un4_cpu_d_resp_rd_data_sig_Z;
wire [16:0] debug_sysbus_resp_rd_data_0_Z;
wire [3:3] un19_cpu_d_resp_rd_data_sig_Z;
wire [2:2] ahb_d_req_wr_byte_en_net_1;
wire un1_cpu_d_req_read_mux_Z ;
wire ahb_d_req_write_Z ;
wire cpu_d_req_type_1_sm0 ;
wire d_trx_resp_valid ;
wire subsys_cfg_d_resp_ready_Z ;
wire un8_cpu_i_req_is_ahblto15_7_N_3L4 ;
wire un8_cpu_i_req_is_ahblto15_7_N_4L6 ;
wire un8_cpu_i_req_is_ahblto15_7_N_5L8 ;
wire un16_cpu_i_req_is_apb_11_sx_Z ;
wire un16_cpu_i_req_is_apb_11_1_Z ;
wire un16_cpu_i_req_is_apb_0_Z ;
wire un16_cpu_i_req_is_apb_11_Z ;
wire un24_cpu_i_req_is_apb_x_Z ;
wire un24_cpu_i_req_is_apb_20_Z ;
wire cpu_i_req_is_apb_sx_Z ;
wire un16_cpu_i_req_is_apb_15_Z ;
wire un16_cpu_i_req_is_apb_22_Z ;
wire un16_cpu_i_req_is_apb_21_Z ;
wire un16_cpu_i_req_is_apb_16_Z ;
wire un24_cpu_i_req_is_apb_21_1_sx_Z ;
wire un24_cpu_i_req_is_apb_21_1_Z ;
wire un24_cpu_i_req_is_apb_19_Z ;
wire un24_cpu_i_req_is_apb_21_Z ;
wire un24_cpu_i_req_is_apb_18_Z ;
wire un16_cpu_i_req_is_apb_18_sx_Z ;
wire un16_cpu_i_req_is_apb_18_Z ;
wire un24_cpu_i_req_is_apb_19_sx_Z ;
wire un24_cpu_i_req_is_apb_3_Z ;
wire un7_cpu_d_resp_error_rd_3_Z ;
wire un7_cpu_d_resp_error_rd_1_Z ;
wire cpu_d_resp_error_sig_1_Z ;
wire cpu_i_req_is_ahb_1_sx_Z ;
wire cpu_i_req_is_ahb_1_Z ;
wire un16_cpu_i_req_is_apb_14_0_Z ;
wire un16_cpu_i_req_is_apb_22_1_0_Z ;
wire ram1_1 ;
wire ram0_1 ;
wire cpu_d_resp_valid_rd_1_0_Z ;
wire cpu_d_resp_valid_rd_1_Z ;
wire un2_cpu_d_resp_valid_rd_s_out ;
wire un1_cpu_d_resp_valid_rd_s_0_Z ;
wire cpu_d_resp_valid_sig_0_1_Z ;
wire ahb_d_req_read_Z ;
wire cpu_d_req_is_fence_Z ;
wire cpu_d_req_type_1_ss0_i ;
wire cpu_d_resp_ready_mux_Z ;
wire ram1_4 ;
wire ram0_4 ;
wire dummy_target_i_resp_valid_Z ;
wire un16_cpu_i_req_is_apb_12_Z ;
wire un24_cpu_i_req_is_apb_7_Z ;
wire un24_cpu_i_req_is_apb_1_Z ;
wire cpu_i_resp_valid_0_Z ;
wire un24_cpu_i_req_is_apb_16_Z ;
wire subsys_cfg_d_resp_valid ;
wire subsys_cfg_d_req_valid_2_Z ;
wire cpu_d_req_is_ahb_0_Z ;
wire un4_cpu_d_req_is_apb_1_Z ;
wire un17_cpu_d_req_is_apb_10_Z ;
wire un8_cpu_d_req_is_ahblto15_3 ;
wire un25_cpu_d_req_is_apb_10_Z ;
wire un25_cpu_d_req_is_apb_9_Z ;
wire un25_cpu_d_req_is_apb_3_Z ;
wire un8_cpu_d_req_is_ahblt19_2 ;
wire cpu_d_req_is_subsys_cfg_3_Z ;
wire un1_cpu_d_req_write_mux_Z ;
wire cpu_d_req_is_subsys_cfg_2_Z ;
wire un25_cpu_d_req_is_apb_14_Z ;
wire un25_cpu_d_req_is_apb_13_Z ;
wire un25_cpu_d_req_is_apb_12_Z ;
wire un25_cpu_d_req_is_apb_11_Z ;
wire un25_cpu_d_req_is_apb_10_0_Z ;
wire un17_cpu_d_req_is_apb_15_2_Z ;
wire un17_cpu_d_req_is_apb_14_Z ;
wire un17_cpu_d_req_is_apb_13_Z ;
wire un17_cpu_d_req_is_apb_12_Z ;
wire un17_cpu_d_req_is_apb_11_Z ;
wire un4_cpu_d_req_is_subsys_cfglto19_3_0_1_Z ;
wire un8_cpu_d_req_is_ahblto15_8 ;
wire un8_cpu_d_req_is_ahblto15_6 ;
wire read_subsys_hart_soft_reg ;
wire subsys_hart_gpr_ded_reset_reg ;
wire un4_cpu_d_req_is_subsys_cfg_13 ;
wire un17_cpu_d_req_is_apb_15_Z ;
wire un25_cpu_d_req_is_apb_18_Z ;
wire cpu_d_req_is_subsys_cfg_5_0_Z ;
wire cpu_d_req_is_subsys_cfg_4_0_Z ;
wire un17_cpu_d_req_is_apb_20_Z ;
wire un4_cpu_d_req_is_subsys_cfglto19_3_0_2_Z ;
wire un8_cpu_d_req_is_ahblto15_10 ;
wire cpu_d_req_is_subsys_cfg_6_Z ;
wire un25_cpu_d_req_is_apb_20_Z ;
wire un25_cpu_d_req_is_apb_19_Z ;
wire un17_cpu_d_req_is_apb_0 ;
wire un17_cpu_d_req_is_apb_21_Z ;
wire un8_cpu_d_req_is_ahblt18 ;
wire un1_cpu_d_req_accepted_2_0_Z ;
wire un4_cpu_d_req_is_apb_Z ;
wire un4_cpu_d_req_is_subsys_cfg_3_0 ;
wire un17_cpu_d_req_is_apb_Z ;
wire cpu_d_req_is_subsys_cfg_Z ;
wire cpu_i_req_is_dummy_target_Z ;
wire subsys_cfg_d_req_valid_Z ;
wire un1_cpu_d_req_accepted_5_Z ;
wire cpu_d_req_is_dummy_target_Z ;
wire subsys_cfg_d_req_ready ;
wire GND ;
wire VCC ;
// @31:3217
  CFG4 cpu_d_req_type_1s2 (
	.A(cpu_debug_mode_net),
	.B(un1_cpu_d_req_read_mux_Z),
	.C(N_79),
	.D(ahb_d_req_write_Z),
	.Y(cpu_d_req_type_1_sm0)
);
defparam cpu_d_req_type_1s2.INIT=16'h0072;
// @31:3346
  CFG4 subsys_cfg_d_resp_ready (
	.A(cpu_debug_mode_net),
	.B(d_trx_resp_valid),
	.C(debug_sysbus_resp_ready_net),
	.D(d_trx_resp[9]),
	.Y(subsys_cfg_d_resp_ready_Z)
);
defparam subsys_cfg_d_resp_ready.INIT=16'hC400;
// @31:3032
  CFG3 \gen_ahb_i_decode.un8_cpu_i_req_is_ahblto15_7_N_3L4  (
	.A(buff_entry_addr_req_2__RNIGAC9BI_S_0),
	.B(buff_entry_addr_req_2__RNI7Q42KP_S_0),
	.C(buff_entry_addr_req_2__RNINKKRQQ_S_0),
	.Y(un8_cpu_i_req_is_ahblto15_7_N_3L4)
);
defparam \gen_ahb_i_decode.un8_cpu_i_req_is_ahblto15_7_N_3L4 .INIT=8'h80;
// @31:3032
  CFG3 \gen_ahb_i_decode.un8_cpu_i_req_is_ahblto15_7_N_4L6  (
	.A(cpu_d_req_addr_net[17]),
	.B(cpu_d_req_addr_net[23]),
	.C(cpu_d_req_addr_net[24]),
	.Y(un8_cpu_i_req_is_ahblto15_7_N_4L6)
);
defparam \gen_ahb_i_decode.un8_cpu_i_req_is_ahblto15_7_N_4L6 .INIT=8'h7F;
// @31:3032
  CFG3 \gen_ahb_i_decode.un8_cpu_i_req_is_ahblto15_7_N_5L8  (
	.A(un8_cpu_i_req_is_ahblto15_7_N_4L6),
	.B(un5_fetch_ptr_sel_i),
	.C(un8_cpu_i_req_is_ahblto15_7_N_3L4),
	.Y(un8_cpu_i_req_is_ahblto15_7_N_5L8)
);
defparam \gen_ahb_i_decode.un8_cpu_i_req_is_ahblto15_7_N_5L8 .INIT=8'h2E;
// @31:3032
  CFG4 \gen_ahb_i_decode.un8_cpu_i_req_is_ahblto15_7  (
	.A(un8_cpu_i_req_is_ahblto15_7_N_5L8),
	.B(N_77),
	.C(ahb_i_req_addr_net[27]),
	.D(ahb_i_req_addr_net[26]),
	.Y(un8_cpu_i_req_is_ahblto15_7)
);
defparam \gen_ahb_i_decode.un8_cpu_i_req_is_ahblto15_7 .INIT=16'h4000;
// @31:3012
  CFG4 un16_cpu_i_req_is_apb_11 (
	.A(N_64),
	.B(un16_cpu_i_req_is_apb_11_sx_Z),
	.C(un16_cpu_i_req_is_apb_11_1_Z),
	.D(un16_cpu_i_req_is_apb_0_Z),
	.Y(un16_cpu_i_req_is_apb_11_Z)
);
defparam un16_cpu_i_req_is_apb_11.INIT=16'h0200;
// @31:3010
  CFG4 cpu_i_req_is_apb (
	.A(un24_cpu_i_req_is_apb_x_Z),
	.B(un24_cpu_i_req_is_apb_20_Z),
	.C(cpu_i_req_is_apb_sx_Z),
	.D(un4_cpu_i_req_is_apb_1z),
	.Y(cpu_i_req_is_apb_1z)
);
defparam cpu_i_req_is_apb.INIT=16'hFFF8;
// @31:3010
  CFG4 cpu_i_req_is_apb_sx (
	.A(un16_cpu_i_req_is_apb_15_Z),
	.B(un16_cpu_i_req_is_apb_22_Z),
	.C(un16_cpu_i_req_is_apb_21_Z),
	.D(un16_cpu_i_req_is_apb_16_Z),
	.Y(cpu_i_req_is_apb_sx_Z)
);
defparam cpu_i_req_is_apb_sx.INIT=16'h8000;
// @31:3012
  CFG4 un16_cpu_i_req_is_apb_11_sx (
	.A(sticky_reset_reg),
	.B(buff_entry_addr_req_2__RNILTK1MV_S_0),
	.C(cpu_d_req_addr_net[28]),
	.D(un5_fetch_ptr_sel_i),
	.Y(un16_cpu_i_req_is_apb_11_sx_Z)
);
defparam un16_cpu_i_req_is_apb_11_sx.INIT=16'hEEFA;
// @31:3014
  CFG4 un24_cpu_i_req_is_apb_21_1 (
	.A(un24_cpu_i_req_is_apb_21_1_sx_Z),
	.B(N_77),
	.C(sticky_reset_reg),
	.D(N_81),
	.Y(un24_cpu_i_req_is_apb_21_1_Z)
);
defparam un24_cpu_i_req_is_apb_21_1.INIT=16'h5051;
// @31:3014
  CFG4 un24_cpu_i_req_is_apb_21_1_sx (
	.A(sticky_reset_reg),
	.B(buff_entry_addr_req_2__RNIGAC9BI_S_0),
	.C(cpu_d_req_addr_net[17]),
	.D(un5_fetch_ptr_sel_i),
	.Y(un24_cpu_i_req_is_apb_21_1_sx_Z)
);
defparam un24_cpu_i_req_is_apb_21_1_sx.INIT=16'h4450;
// @31:3014
  CFG3 un24_cpu_i_req_is_apb_x (
	.A(un24_cpu_i_req_is_apb_19_Z),
	.B(un24_cpu_i_req_is_apb_21_Z),
	.C(un24_cpu_i_req_is_apb_18_Z),
	.Y(un24_cpu_i_req_is_apb_x_Z)
);
defparam un24_cpu_i_req_is_apb_x.INIT=8'h80;
// @31:3012
  CFG4 un16_cpu_i_req_is_apb_18 (
	.A(ahb_i_req_addr_net[21]),
	.B(un16_cpu_i_req_is_apb_18_sx_Z),
	.C(ahb_i_req_addr_net[29]),
	.D(ahb_i_req_addr_net[19]),
	.Y(un16_cpu_i_req_is_apb_18_Z)
);
defparam un16_cpu_i_req_is_apb_18.INIT=16'h0001;
// @31:3012
  CFG4 un16_cpu_i_req_is_apb_18_sx (
	.A(sticky_reset_reg),
	.B(buff_entry_addr_req_2__RNIRRNK321_S_0),
	.C(cpu_d_req_addr_net[30]),
	.D(un5_fetch_ptr_sel_i),
	.Y(un16_cpu_i_req_is_apb_18_sx_Z)
);
defparam un16_cpu_i_req_is_apb_18_sx.INIT=16'h4450;
// @31:3014
  CFG4 un24_cpu_i_req_is_apb_19 (
	.A(ahb_i_req_addr_net[29]),
	.B(ahb_i_req_addr_net[30]),
	.C(un24_cpu_i_req_is_apb_19_sx_Z),
	.D(un24_cpu_i_req_is_apb_3_Z),
	.Y(un24_cpu_i_req_is_apb_19_Z)
);
defparam un24_cpu_i_req_is_apb_19.INIT=16'h0100;
// @31:3014
  CFG4 un24_cpu_i_req_is_apb_19_sx (
	.A(ahb_i_req_addr_net[27]),
	.B(ahb_i_req_addr_net[26]),
	.C(ahb_i_req_addr_net[25]),
	.D(ahb_i_req_addr_net[22]),
	.Y(un24_cpu_i_req_is_apb_19_sx_Z)
);
defparam un24_cpu_i_req_is_apb_19_sx.INIT=16'hFFEF;
// @31:3707
  CFG4 cpu_d_resp_error_sig_1 (
	.A(req_buffer_resp_sel[5]),
	.B(un7_cpu_d_resp_error_rd_3_Z),
	.C(un7_cpu_d_resp_error_rd_1_Z),
	.D(req_buffer_resp_sel[4]),
	.Y(cpu_d_resp_error_sig_1_Z)
);
defparam cpu_d_resp_error_sig_1.INIT=16'h0040;
// @31:3031
  CFG4 cpu_i_req_is_ahb_1 (
	.A(ahb_i_req_addr_net[30]),
	.B(ahb_i_req_addr_net[31]),
	.C(cpu_i_req_is_ahb_1_sx_Z),
	.D(ahb_i_req_addr_net[28]),
	.Y(cpu_i_req_is_ahb_1_Z)
);
defparam cpu_i_req_is_ahb_1.INIT=16'h0004;
// @31:3031
  CFG4 cpu_i_req_is_ahb_1_sx (
	.A(sticky_reset_reg),
	.B(buff_entry_addr_req_2__RNIK75RS01_S_0),
	.C(cpu_d_req_addr_net[29]),
	.D(un5_fetch_ptr_sel_i),
	.Y(cpu_i_req_is_ahb_1_sx_Z)
);
defparam cpu_i_req_is_ahb_1_sx.INIT=16'h4450;
// @31:3012
  CFG4 un16_cpu_i_req_is_apb_22 (
	.A(un16_cpu_i_req_is_apb_18_Z),
	.B(un16_cpu_i_req_is_apb_14_0_Z),
	.C(ahb_i_req_addr_net[25]),
	.D(un16_cpu_i_req_is_apb_22_1_0_Z),
	.Y(un16_cpu_i_req_is_apb_22_Z)
);
defparam un16_cpu_i_req_is_apb_22.INIT=16'h8000;
// @31:3012
  CFG4 un16_cpu_i_req_is_apb_22_1_0 (
	.A(N_70),
	.B(N_66),
	.C(ahb_i_req_addr_net[16]),
	.D(ahb_i_req_addr_net[12]),
	.Y(un16_cpu_i_req_is_apb_22_1_0_Z)
);
defparam un16_cpu_i_req_is_apb_22_1_0.INIT=16'h0800;
// @31:3263
  CFG4 \un2_cpu_d_resp_type[1]  (
	.A(d_trx_resp_valid_pkd[1]),
	.B(ram1_1),
	.C(un2_cpu_d_resp_type_1_Z[1]),
	.D(buff_rd_ptr[0]),
	.Y(un2_cpu_d_resp_type_0)
);
defparam \un2_cpu_d_resp_type[1] .INIT=16'hDD0F;
// @31:3263
  CFG2 \un2_cpu_d_resp_type_1[1]  (
	.A(d_trx_resp_valid_pkd[0]),
	.B(ram0_1),
	.Y(un2_cpu_d_resp_type_1_Z[1])
);
defparam \un2_cpu_d_resp_type_1[1] .INIT=4'h2;
// @31:3667
  CFG4 cpu_d_resp_valid_rd (
	.A(un7_cpu_d_resp_error_rd_3_Z),
	.B(cpu_d_resp_valid_rd_1_0_Z),
	.C(cpu_d_resp_valid_rd_1_Z),
	.D(AHB_HREADY),
	.Y(cpu_d_resp_valid_rd_1z)
);
defparam cpu_d_resp_valid_rd.INIT=16'hBFAF;
// @31:3667
  CFG2 cpu_d_resp_valid_rd_1_0 (
	.A(un2_cpu_d_resp_valid_rd_s_out),
	.B(ahb_st_0),
	.Y(cpu_d_resp_valid_rd_1_0_Z)
);
defparam cpu_d_resp_valid_rd_1_0.INIT=4'h7;
// @31:3707
  CFG4 cpu_d_resp_error_sig (
	.A(un2_cpu_d_resp_type_0),
	.B(d_trx_resp[3]),
	.C(cpu_d_resp_error_sig_1_Z),
	.D(req_buffer_resp_sel[0]),
	.Y(cpu_d_resp_error_sig_1z)
);
defparam cpu_d_resp_error_sig.INIT=16'h4454;
// @31:3693
  CFG3 un7_cpu_d_resp_error_rd_1 (
	.A(req_buffer_resp_sel[3]),
	.B(req_buffer_resp_sel[2]),
	.C(req_buffer_resp_sel[1]),
	.Y(un7_cpu_d_resp_error_rd_1_Z)
);
defparam un7_cpu_d_resp_error_rd_1.INIT=8'h01;
// @31:3667
  CFG4 cpu_d_resp_valid_rd_1 (
	.A(d_trx_resp[10]),
	.B(d_trx_resp[3]),
	.C(un1_cpu_d_resp_valid_rd_s_0_Z),
	.D(d_trx_resp_valid),
	.Y(cpu_d_resp_valid_rd_1_Z)
);
defparam cpu_d_resp_valid_rd_1.INIT=16'h1300;
// @31:3012
  CFG3 un16_cpu_i_req_is_apb_11_1 (
	.A(un5_fetch_ptr_sel_i),
	.B(buff_entry_addr_req_2__RNI7IIMTF_S_0),
	.C(cpu_d_req_addr_net[15]),
	.Y(un16_cpu_i_req_is_apb_11_1_Z)
);
defparam un16_cpu_i_req_is_apb_11_1.INIT=8'h27;
// @31:3014
  CFG4 un24_cpu_i_req_is_apb_21 (
	.A(ahb_i_req_addr_net[23]),
	.B(un24_cpu_i_req_is_apb_21_1_Z),
	.C(ahb_i_req_addr_net[15]),
	.D(ahb_i_req_addr_net[7]),
	.Y(un24_cpu_i_req_is_apb_21_Z)
);
defparam un24_cpu_i_req_is_apb_21.INIT=16'h0004;
// @31:3680
  CFG4 cpu_d_resp_valid_sig_0 (
	.A(cpu_d_resp_valid_sig_0_1_Z),
	.B(un2_cpu_d_resp_type_0),
	.C(d_trx_resp[0]),
	.D(d_trx_resp_valid),
	.Y(cpu_d_resp_valid_sig_0_1z)
);
defparam cpu_d_resp_valid_sig_0.INIT=16'h3830;
// @31:3680
  CFG3 cpu_d_resp_valid_sig_0_1 (
	.A(req_os_d_src_Z[8]),
	.B(apb_d_req_valid_net_3),
	.C(d_trx_resp[2]),
	.Y(cpu_d_resp_valid_sig_0_1_Z)
);
defparam cpu_d_resp_valid_sig_0_1.INIT=8'h40;
// @31:3680
  CFG3 cpu_d_resp_valid_sig (
	.A(un2_cpu_d_resp_type_0),
	.B(cpu_d_resp_valid_sig_0_1z),
	.C(cpu_d_resp_valid_rd_1z),
	.Y(cpu_d_resp_valid_sig_1z)
);
defparam cpu_d_resp_valid_sig.INIT=8'hDC;
  CFG2 ahb_d_req_read_RNIRAH58 (
	.A(ahb_d_req_read_Z),
	.B(cpu_d_req_is_fence_Z),
	.Y(cpu_d_req_type_1_ss0_i)
);
defparam ahb_d_req_read_RNIRAH58.INIT=4'h1;
// @31:3012
  CFG4 un16_cpu_i_req_is_apb (
	.A(un16_cpu_i_req_is_apb_15_Z),
	.B(un16_cpu_i_req_is_apb_22_Z),
	.C(un16_cpu_i_req_is_apb_21_Z),
	.D(un16_cpu_i_req_is_apb_16_Z),
	.Y(un16_cpu_i_req_is_apb_1z)
);
defparam un16_cpu_i_req_is_apb.INIT=16'h8000;
// @31:3667
  CFG2 un1_cpu_d_resp_valid_rd_s_0 (
	.A(apb_resp_sel[1]),
	.B(req_complete_reg),
	.Y(un1_cpu_d_resp_valid_rd_s_0_Z)
);
defparam un1_cpu_d_resp_valid_rd_s_0.INIT=4'h8;
// @31:3276
  CFG2 \extract_os_d_loop_l0.un3_req_os_d_src[7]  (
	.A(d_trx_resp_valid_pkd[0]),
	.B(d_trx_resp_pkd[9]),
	.Y(un3_req_os_d_src[7])
);
defparam \extract_os_d_loop_l0.un3_req_os_d_src[7] .INIT=4'h8;
// @31:3197
  CFG2 debug_trx_os (
	.A(d_trx_resp_valid_pkd[0]),
	.B(d_trx_resp_valid_pkd[1]),
	.Y(debug_trx_os_net)
);
defparam debug_trx_os.INIT=4'hE;
// @31:3210
  CFG2 cpu_d_resp_ready_mux (
	.A(cpu_debug_mode_net),
	.B(debug_sysbus_resp_ready_net),
	.Y(cpu_d_resp_ready_mux_Z)
);
defparam cpu_d_resp_ready_mux.INIT=4'hD;
// @31:3276
  CFG2 \extract_os_d_loop_l1.un9_req_os_d_src[1]  (
	.A(d_trx_resp_valid_pkd[1]),
	.B(d_trx_resp_pkd[14]),
	.Y(un9_req_os_d_src[1])
);
defparam \extract_os_d_loop_l1.un9_req_os_d_src[1] .INIT=4'h8;
// @31:3664
  CFG3 debug_sysbus_req_ready_0 (
	.A(d_trx_resp_valid_pkd[1]),
	.B(d_trx_resp_valid_pkd[0]),
	.C(cpu_debug_mode_net),
	.Y(debug_sysbus_req_ready_0_1z)
);
defparam debug_sysbus_req_ready_0.INIT=8'h10;
// @31:3276
  CFG4 \req_os_d_src[6]  (
	.A(d_trx_resp_pkd[19]),
	.B(d_trx_resp_pkd[8]),
	.C(d_trx_resp_valid_pkd[1]),
	.D(d_trx_resp_valid_pkd[0]),
	.Y(req_os_d_src_Z[6])
);
defparam \req_os_d_src[6] .INIT=16'hECA0;
// @31:3276
  CFG4 \req_os_d_src[8]  (
	.A(d_trx_resp_pkd[21]),
	.B(d_trx_resp_pkd[10]),
	.C(d_trx_resp_valid_pkd[1]),
	.D(d_trx_resp_valid_pkd[0]),
	.Y(req_os_d_src_Z[8])
);
defparam \req_os_d_src[8] .INIT=16'hECA0;
// @31:3276
  CFG4 \req_os_d_src[0]  (
	.A(d_trx_resp_pkd[13]),
	.B(d_trx_resp_pkd[2]),
	.C(d_trx_resp_valid_pkd[1]),
	.D(d_trx_resp_valid_pkd[0]),
	.Y(req_os_d_src_0)
);
defparam \req_os_d_src[0] .INIT=16'hECA0;
// @31:3012
  CFG3 un16_cpu_i_req_is_apb_0 (
	.A(un5_fetch_ptr_sel_i),
	.B(buff_entry_addr_req_2__RNIP60H2B_S_0),
	.C(cpu_d_req_addr_net[11]),
	.Y(un16_cpu_i_req_is_apb_0_Z)
);
defparam un16_cpu_i_req_is_apb_0.INIT=8'hD8;
// @31:3693
  CFG4 un7_cpu_d_resp_error_rd_3 (
	.A(buff_valid[1]),
	.B(buff_valid[0]),
	.C(buff_rd_ptr_0[0]),
	.D(d_trx_resp[9]),
	.Y(un7_cpu_d_resp_error_rd_3_Z)
);
defparam un7_cpu_d_resp_error_rd_3.INIT=16'hAC00;
  CFG4 cpu_d_resp_valid_rd_1_0_RNO (
	.A(ram1_4),
	.B(ram0_4),
	.C(buff_rd_ptr[0]),
	.D(ahb_resp_sel[1]),
	.Y(un2_cpu_d_resp_valid_rd_s_out)
);
defparam cpu_d_resp_valid_rd_1_0_RNO.INIT=16'hAC00;
// @31:3263
  CFG4 \un2_cpu_d_resp_type[8]  (
	.A(ram1_4),
	.B(ram0_4),
	.C(buff_rd_ptr[0]),
	.D(d_trx_resp_valid),
	.Y(un2_cpu_d_resp_type_Z[8])
);
defparam \un2_cpu_d_resp_type[8] .INIT=16'hAC00;
// @31:3746
  CFG4 dummy_target_i_resp_valid (
	.A(buff_rd_ptr_1[0]),
	.B(cpu_i_resp_error_sel),
	.C(i_trx_resp_valid_pkd[1]),
	.D(i_trx_resp_valid_pkd[0]),
	.Y(dummy_target_i_resp_valid_Z)
);
defparam dummy_target_i_resp_valid.INIT=16'hC480;
// @31:3263
  CFG2 \un2_cpu_d_resp_type[10]  (
	.A(d_trx_resp_valid),
	.B(d_trx_resp[10]),
	.Y(un2_cpu_d_resp_type_Z[10])
);
defparam \un2_cpu_d_resp_type[10] .INIT=4'h8;
// @31:3314
  CFG4 apb_d_req_valid_3 (
	.A(d_trx_resp_pkd[20]),
	.B(d_trx_resp_valid_pkd[1]),
	.C(un3_req_os_d_src[7]),
	.D(req_os_d_src_Z[6]),
	.Y(apb_d_req_valid_net_3)
);
defparam apb_d_req_valid_3.INIT=16'h0007;
// @31:3204
  CFG4 cpu_d_req_is_fence (
	.A(lsu_expipe_req_op_net_0),
	.B(cpu_debug_mode_net),
	.C(lsu_emi_req_valid49),
	.D(lsu_expipe_req_op_net_3),
	.Y(cpu_d_req_is_fence_Z)
);
defparam cpu_d_req_is_fence.INIT=16'h2000;
// @31:3314
  CFG4 apb_d_req_valid_2 (
	.A(d_trx_os_buff_ready),
	.B(d_trx_resp_pkd[3]),
	.C(un9_req_os_d_src[1]),
	.D(d_trx_resp_valid_pkd[0]),
	.Y(apb_d_req_valid_net_2)
);
defparam apb_d_req_valid_2.INIT=16'h020A;
// @31:3012
  CFG3 un16_cpu_i_req_is_apb_12 (
	.A(sticky_reset_reg),
	.B(N_80),
	.C(N_74),
	.Y(un16_cpu_i_req_is_apb_12_Z)
);
defparam un16_cpu_i_req_is_apb_12.INIT=8'hAB;
// @31:3014
  CFG2 un24_cpu_i_req_is_apb_7 (
	.A(ahb_i_req_addr_net[3]),
	.B(ahb_i_req_addr_net[6]),
	.Y(un24_cpu_i_req_is_apb_7_Z)
);
defparam un24_cpu_i_req_is_apb_7.INIT=4'h1;
// @31:3014
  CFG2 un24_cpu_i_req_is_apb_3 (
	.A(ahb_i_req_addr_net[16]),
	.B(ahb_i_req_addr_net[18]),
	.Y(un24_cpu_i_req_is_apb_3_Z)
);
defparam un24_cpu_i_req_is_apb_3.INIT=4'h1;
// @31:3014
  CFG3 un24_cpu_i_req_is_apb_1 (
	.A(N_85),
	.B(N_70),
	.C(N_66),
	.Y(un24_cpu_i_req_is_apb_1_Z)
);
defparam un24_cpu_i_req_is_apb_1.INIT=8'h01;
// @31:3158
  CFG4 cpu_i_resp_valid_0 (
	.A(apb_resp_sel[0]),
	.B(req_complete_reg),
	.C(dummy_target_i_resp_valid_Z),
	.D(i_trx_resp[5]),
	.Y(cpu_i_resp_valid_0_Z)
);
defparam cpu_i_resp_valid_0.INIT=16'hF8F0;
// @31:3716
  CFG2 \un4_cpu_d_resp_rd_data_sig[25]  (
	.A(AHB_HRDATA[25]),
	.B(un2_cpu_d_resp_type_Z[8]),
	.Y(un4_cpu_d_resp_rd_data_sig_Z[25])
);
defparam \un4_cpu_d_resp_rd_data_sig[25] .INIT=4'h8;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[31]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[31]),
	.C(AHB_HRDATA[31]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[31])
);
defparam \cpu_i_resp_rd_data[31] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[30]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[30]),
	.C(AHB_HRDATA[30]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[30])
);
defparam \cpu_i_resp_rd_data[30] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[29]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[29]),
	.C(AHB_HRDATA[29]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[29])
);
defparam \cpu_i_resp_rd_data[29] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[28]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[28]),
	.C(AHB_HRDATA[28]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[28])
);
defparam \cpu_i_resp_rd_data[28] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[27]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[27]),
	.C(AHB_HRDATA[27]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[27])
);
defparam \cpu_i_resp_rd_data[27] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[26]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[26]),
	.C(AHB_HRDATA[26]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[26])
);
defparam \cpu_i_resp_rd_data[26] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[24]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[24]),
	.C(AHB_HRDATA[24]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[24])
);
defparam \cpu_i_resp_rd_data[24] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[23]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[23]),
	.C(AHB_HRDATA[23]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[23])
);
defparam \cpu_i_resp_rd_data[23] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[22]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[22]),
	.C(AHB_HRDATA[22]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[22])
);
defparam \cpu_i_resp_rd_data[22] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[21]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[21]),
	.C(AHB_HRDATA[21]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[21])
);
defparam \cpu_i_resp_rd_data[21] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[20]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[20]),
	.C(AHB_HRDATA[20]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[20])
);
defparam \cpu_i_resp_rd_data[20] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[18]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[18]),
	.C(AHB_HRDATA[18]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[18])
);
defparam \cpu_i_resp_rd_data[18] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[15]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[15]),
	.C(AHB_HRDATA[15]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[15])
);
defparam \cpu_i_resp_rd_data[15] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[14]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[14]),
	.C(AHB_HRDATA[14]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[14])
);
defparam \cpu_i_resp_rd_data[14] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[13]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[13]),
	.C(AHB_HRDATA[13]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[13])
);
defparam \cpu_i_resp_rd_data[13] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[12]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[12]),
	.C(AHB_HRDATA[12]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[12])
);
defparam \cpu_i_resp_rd_data[12] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[11]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[11]),
	.C(AHB_HRDATA[11]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[11])
);
defparam \cpu_i_resp_rd_data[11] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[10]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[10]),
	.C(AHB_HRDATA[10]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[10])
);
defparam \cpu_i_resp_rd_data[10] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[8]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[8]),
	.C(AHB_HRDATA[8]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[8])
);
defparam \cpu_i_resp_rd_data[8] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[7]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[7]),
	.C(AHB_HRDATA[7]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[7])
);
defparam \cpu_i_resp_rd_data[7] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[6]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[6]),
	.C(AHB_HRDATA[6]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[6])
);
defparam \cpu_i_resp_rd_data[6] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[5]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[5]),
	.C(AHB_HRDATA[5]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[5])
);
defparam \cpu_i_resp_rd_data[5] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[4]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[4]),
	.C(AHB_HRDATA[4]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[4])
);
defparam \cpu_i_resp_rd_data[4] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[1]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[1]),
	.C(AHB_HRDATA[1]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[1])
);
defparam \cpu_i_resp_rd_data[1] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[0]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[0]),
	.C(AHB_HRDATA[0]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[0])
);
defparam \cpu_i_resp_rd_data[0] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[3]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[3]),
	.C(AHB_HRDATA[3]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[3])
);
defparam \cpu_i_resp_rd_data[3] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[19]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[19]),
	.C(AHB_HRDATA[19]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[19])
);
defparam \cpu_i_resp_rd_data[19] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[25]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[25]),
	.C(AHB_HRDATA[25]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[25])
);
defparam \cpu_i_resp_rd_data[25] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[9]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[9]),
	.C(AHB_HRDATA[9]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[9])
);
defparam \cpu_i_resp_rd_data[9] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[2]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[2]),
	.C(AHB_HRDATA[2]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[2])
);
defparam \cpu_i_resp_rd_data[2] .INIT=16'hF888;
// @31:3716
  CFG2 \un4_cpu_d_resp_rd_data_sig[6]  (
	.A(AHB_HRDATA[6]),
	.B(un2_cpu_d_resp_type_Z[8]),
	.Y(un4_cpu_d_resp_rd_data_sig_Z[6])
);
defparam \un4_cpu_d_resp_rd_data_sig[6] .INIT=4'h8;
// @31:3716
  CFG2 \un4_cpu_d_resp_rd_data_sig[7]  (
	.A(AHB_HRDATA[7]),
	.B(un2_cpu_d_resp_type_Z[8]),
	.Y(un4_cpu_d_resp_rd_data_sig_Z[7])
);
defparam \un4_cpu_d_resp_rd_data_sig[7] .INIT=4'h8;
// @31:3716
  CFG2 \un4_cpu_d_resp_rd_data_sig[3]  (
	.A(AHB_HRDATA[3]),
	.B(un2_cpu_d_resp_type_Z[8]),
	.Y(un4_cpu_d_resp_rd_data_sig_Z[3])
);
defparam \un4_cpu_d_resp_rd_data_sig[3] .INIT=4'h8;
// @31:3716
  CFG2 \un4_cpu_d_resp_rd_data_sig[24]  (
	.A(AHB_HRDATA[24]),
	.B(un2_cpu_d_resp_type_Z[8]),
	.Y(un4_cpu_d_resp_rd_data_sig_Z[24])
);
defparam \un4_cpu_d_resp_rd_data_sig[24] .INIT=4'h8;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[16]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[16]),
	.C(AHB_HRDATA[16]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[16])
);
defparam \cpu_i_resp_rd_data[16] .INIT=16'hF888;
// @31:3172
  CFG4 \cpu_i_resp_rd_data[17]  (
	.A(i_trx_resp[5]),
	.B(apb_d_resp_rd_data_net[17]),
	.C(AHB_HRDATA[17]),
	.D(i_trx_resp[4]),
	.Y(cpu_i_resp_rd_data_sel[17])
);
defparam \cpu_i_resp_rd_data[17] .INIT=16'hF888;
// @31:3012
  CFG4 un16_cpu_i_req_is_apb_16 (
	.A(ahb_i_req_addr_net[3]),
	.B(ahb_i_req_addr_net[14]),
	.C(ahb_i_req_addr_net[5]),
	.D(ahb_i_req_addr_net[4]),
	.Y(un16_cpu_i_req_is_apb_16_Z)
);
defparam un16_cpu_i_req_is_apb_16.INIT=16'h2000;
// @31:3012
  CFG4 un16_cpu_i_req_is_apb_15 (
	.A(ahb_i_req_addr_net[6]),
	.B(ahb_i_req_addr_net[31]),
	.C(ahb_i_req_addr_net[10]),
	.D(ahb_i_req_addr_net[8]),
	.Y(un16_cpu_i_req_is_apb_15_Z)
);
defparam un16_cpu_i_req_is_apb_15.INIT=16'h2000;
// @31:3012
  CFG4 un16_cpu_i_req_is_apb_14_0 (
	.A(ahb_i_req_addr_net[27]),
	.B(ahb_i_req_addr_net[26]),
	.C(ahb_i_req_addr_net[22]),
	.D(ahb_i_req_addr_net[18]),
	.Y(un16_cpu_i_req_is_apb_14_0_Z)
);
defparam un16_cpu_i_req_is_apb_14_0.INIT=16'h0001;
// @31:3014
  CFG4 un24_cpu_i_req_is_apb_16 (
	.A(ahb_i_req_addr_net[5]),
	.B(ahb_i_req_addr_net[14]),
	.C(ahb_i_req_addr_net[10]),
	.D(ahb_i_req_addr_net[8]),
	.Y(un24_cpu_i_req_is_apb_16_Z)
);
defparam un24_cpu_i_req_is_apb_16.INIT=16'h0004;
// @31:3032
  CFG4 \gen_ahb_i_decode.un8_cpu_i_req_is_ahblto15_9  (
	.A(ahb_i_req_addr_net[25]),
	.B(ahb_i_req_addr_net[16]),
	.C(ahb_i_req_addr_net[15]),
	.D(ahb_i_req_addr_net[14]),
	.Y(un8_cpu_i_req_is_ahblto15_9)
);
defparam \gen_ahb_i_decode.un8_cpu_i_req_is_ahblto15_9 .INIT=16'h8880;
// @31:3032
  CFG4 \gen_ahb_i_decode.un8_cpu_i_req_is_ahblto15_8  (
	.A(ahb_i_req_addr_net[22]),
	.B(ahb_i_req_addr_net[21]),
	.C(ahb_i_req_addr_net[19]),
	.D(ahb_i_req_addr_net[18]),
	.Y(un8_cpu_i_req_is_ahblto15_8)
);
defparam \gen_ahb_i_decode.un8_cpu_i_req_is_ahblto15_8 .INIT=16'h8000;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data_0[0]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[0]),
	.C(AHB_HRDATA[0]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(debug_sysbus_resp_rd_data_0_Z[0])
);
defparam \debug_sysbus_resp_rd_data_0[0] .INIT=16'hF888;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data_0[2]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[2]),
	.C(AHB_HRDATA[2]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(debug_sysbus_resp_rd_data_0_Z[2])
);
defparam \debug_sysbus_resp_rd_data_0[2] .INIT=16'hF888;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data_0[1]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[1]),
	.C(AHB_HRDATA[1]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(debug_sysbus_resp_rd_data_0_Z[1])
);
defparam \debug_sysbus_resp_rd_data_0[1] .INIT=16'hF888;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data_0[16]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[16]),
	.C(AHB_HRDATA[16]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(debug_sysbus_resp_rd_data_0_Z[16])
);
defparam \debug_sysbus_resp_rd_data_0[16] .INIT=16'hF888;
// @31:3158
  CFG4 cpu_i_resp_valid (
	.A(ahb_resp_sel[0]),
	.B(i_trx_resp[4]),
	.C(N_171),
	.D(cpu_i_resp_valid_0_Z),
	.Y(cpu_i_resp_valid_sel)
);
defparam cpu_i_resp_valid.INIT=16'hFF08;
// @31:3010
  CFG4 un4_cpu_i_req_is_apb (
	.A(ahb_i_req_addr_net[30]),
	.B(N_85),
	.C(ahb_i_req_addr_net[31]),
	.D(ahb_i_req_addr_net[29]),
	.Y(un4_cpu_i_req_is_apb_1z)
);
defparam un4_cpu_i_req_is_apb.INIT=16'h0800;
// @31:3721
  CFG4 \un19_cpu_d_resp_rd_data_sig[3]  (
	.A(subsys_cfg_d_resp_valid),
	.B(req_buffer_resp_sel[5]),
	.C(subsys_cfg_d_resp_ready_Z),
	.D(req_buffer_resp_sel[0]),
	.Y(un19_cpu_d_resp_rd_data_sig_Z[3])
);
defparam \un19_cpu_d_resp_rd_data_sig[3] .INIT=16'h8000;
// @31:3202
  CFG4 \ahb_d_req_addr[1]  (
	.A(sba_req_addr_int[1]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[1]),
	.Y(ahb_d_req_addr_net[1])
);
defparam \ahb_d_req_addr[1] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[2]  (
	.A(sba_req_addr_int[2]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[2]),
	.Y(ahb_d_req_addr_net[2])
);
defparam \ahb_d_req_addr[2] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[4]  (
	.A(sba_req_addr_int[4]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[4]),
	.Y(ahb_d_req_addr_net[4])
);
defparam \ahb_d_req_addr[4] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[5]  (
	.A(sba_req_addr_int[5]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[5]),
	.Y(ahb_d_req_addr_net[5])
);
defparam \ahb_d_req_addr[5] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[6]  (
	.A(sba_req_addr_int[6]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[6]),
	.Y(ahb_d_req_addr_net[6])
);
defparam \ahb_d_req_addr[6] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[10]  (
	.A(sba_req_addr_int[10]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[10]),
	.Y(ahb_d_req_addr_net[10])
);
defparam \ahb_d_req_addr[10] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[11]  (
	.A(sba_req_addr_int[11]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[11]),
	.Y(ahb_d_req_addr_net[11])
);
defparam \ahb_d_req_addr[11] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[15]  (
	.A(sba_req_addr_int[15]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[15]),
	.Y(ahb_d_req_addr_net[15])
);
defparam \ahb_d_req_addr[15] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[16]  (
	.A(sba_req_addr_int[16]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[16]),
	.Y(ahb_d_req_addr_net[16])
);
defparam \ahb_d_req_addr[16] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[18]  (
	.A(sba_req_addr_int[18]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[18]),
	.Y(ahb_d_req_addr_net[18])
);
defparam \ahb_d_req_addr[18] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[19]  (
	.A(sba_req_addr_int[19]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[19]),
	.Y(ahb_d_req_addr_net[19])
);
defparam \ahb_d_req_addr[19] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[21]  (
	.A(sba_req_addr_int[21]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[21]),
	.Y(ahb_d_req_addr_net[21])
);
defparam \ahb_d_req_addr[21] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[22]  (
	.A(sba_req_addr_int[22]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[22]),
	.Y(ahb_d_req_addr_net[22])
);
defparam \ahb_d_req_addr[22] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[23]  (
	.A(sba_req_addr_int[23]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[23]),
	.Y(ahb_d_req_addr_net[23])
);
defparam \ahb_d_req_addr[23] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[25]  (
	.A(sba_req_addr_int[25]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[25]),
	.Y(ahb_d_req_addr_net[25])
);
defparam \ahb_d_req_addr[25] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[29]  (
	.A(sba_req_addr_int[29]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[29]),
	.Y(ahb_d_req_addr_net[29])
);
defparam \ahb_d_req_addr[29] .INIT=16'h3B08;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[4]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[4]),
	.C(AHB_HRDATA[4]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[4])
);
defparam \debug_sysbus_resp_rd_data[4] .INIT=16'h0777;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[5]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[5]),
	.C(AHB_HRDATA[5]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[5])
);
defparam \debug_sysbus_resp_rd_data[5] .INIT=16'h0777;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[8]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[8]),
	.C(AHB_HRDATA[8]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[8])
);
defparam \debug_sysbus_resp_rd_data[8] .INIT=16'hF888;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[9]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[9]),
	.C(AHB_HRDATA[9]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[9])
);
defparam \debug_sysbus_resp_rd_data[9] .INIT=16'hF888;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[10]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[10]),
	.C(AHB_HRDATA[10]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[10])
);
defparam \debug_sysbus_resp_rd_data[10] .INIT=16'hF888;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[11]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[11]),
	.C(AHB_HRDATA[11]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[11])
);
defparam \debug_sysbus_resp_rd_data[11] .INIT=16'hF888;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[12]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[12]),
	.C(AHB_HRDATA[12]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[12])
);
defparam \debug_sysbus_resp_rd_data[12] .INIT=16'hF888;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[13]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[13]),
	.C(AHB_HRDATA[13]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[13])
);
defparam \debug_sysbus_resp_rd_data[13] .INIT=16'hF888;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[14]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[14]),
	.C(AHB_HRDATA[14]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[14])
);
defparam \debug_sysbus_resp_rd_data[14] .INIT=16'hF888;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[18]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[18]),
	.C(AHB_HRDATA[18]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[18])
);
defparam \debug_sysbus_resp_rd_data[18] .INIT=16'h0777;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[20]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[20]),
	.C(AHB_HRDATA[20]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[20])
);
defparam \debug_sysbus_resp_rd_data[20] .INIT=16'h0777;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[21]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[21]),
	.C(AHB_HRDATA[21]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[21])
);
defparam \debug_sysbus_resp_rd_data[21] .INIT=16'h0777;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[22]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[22]),
	.C(AHB_HRDATA[22]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[22])
);
defparam \debug_sysbus_resp_rd_data[22] .INIT=16'h0777;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[26]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[26]),
	.C(AHB_HRDATA[26]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[26])
);
defparam \debug_sysbus_resp_rd_data[26] .INIT=16'hF888;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[28]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[28]),
	.C(AHB_HRDATA[28]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[28])
);
defparam \debug_sysbus_resp_rd_data[28] .INIT=16'hF888;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[29]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[29]),
	.C(AHB_HRDATA[29]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[29])
);
defparam \debug_sysbus_resp_rd_data[29] .INIT=16'hF888;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[30]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[30]),
	.C(AHB_HRDATA[30]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[30])
);
defparam \debug_sysbus_resp_rd_data[30] .INIT=16'hF888;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[15]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[15]),
	.C(AHB_HRDATA[15]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[15])
);
defparam \debug_sysbus_resp_rd_data[15] .INIT=16'hF888;
// @31:3202
  CFG4 \ahb_d_req_addr[17]  (
	.A(sba_req_addr_int[17]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[17]),
	.Y(ahb_d_req_addr_net[17])
);
defparam \ahb_d_req_addr[17] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[31]  (
	.A(sba_req_addr_int[31]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[31]),
	.Y(ahb_d_req_addr_net[31])
);
defparam \ahb_d_req_addr[31] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[28]  (
	.A(sba_req_addr_int[28]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[28]),
	.Y(ahb_d_req_addr_net[28])
);
defparam \ahb_d_req_addr[28] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[14]  (
	.A(sba_req_addr_int[14]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[14]),
	.Y(ahb_d_req_addr_net[14])
);
defparam \ahb_d_req_addr[14] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[12]  (
	.A(sba_req_addr_int[12]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[12]),
	.Y(ahb_d_req_addr_net[12])
);
defparam \ahb_d_req_addr[12] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[9]  (
	.A(sba_req_addr_int[9]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[9]),
	.Y(ahb_d_req_addr_net[9])
);
defparam \ahb_d_req_addr[9] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[0]  (
	.A(sba_req_addr_int[0]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[0]),
	.Y(ahb_d_req_addr_net[0])
);
defparam \ahb_d_req_addr[0] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[3]  (
	.A(sba_req_addr_int[3]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[3]),
	.Y(ahb_d_req_addr_net[3])
);
defparam \ahb_d_req_addr[3] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[27]  (
	.A(sba_req_addr_int[27]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[27]),
	.Y(ahb_d_req_addr_net[27])
);
defparam \ahb_d_req_addr[27] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[24]  (
	.A(sba_req_addr_int[24]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[24]),
	.Y(ahb_d_req_addr_net[24])
);
defparam \ahb_d_req_addr[24] .INIT=16'h3B08;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[23]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[23]),
	.C(AHB_HRDATA[23]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[23])
);
defparam \debug_sysbus_resp_rd_data[23] .INIT=16'h0777;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[19]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[19]),
	.C(AHB_HRDATA[19]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[19])
);
defparam \debug_sysbus_resp_rd_data[19] .INIT=16'h0777;
// @31:3202
  CFG4 \ahb_d_req_addr[13]  (
	.A(sba_req_addr_int[13]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[13]),
	.Y(ahb_d_req_addr_net[13])
);
defparam \ahb_d_req_addr[13] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[26]  (
	.A(sba_req_addr_int[26]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[26]),
	.Y(ahb_d_req_addr_net[26])
);
defparam \ahb_d_req_addr[26] .INIT=16'h3B08;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[31]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[31]),
	.C(AHB_HRDATA[31]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[31])
);
defparam \debug_sysbus_resp_rd_data[31] .INIT=16'hF888;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[27]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[27]),
	.C(AHB_HRDATA[27]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[27])
);
defparam \debug_sysbus_resp_rd_data[27] .INIT=16'hF888;
// @31:3202
  CFG4 \ahb_d_req_addr[20]  (
	.A(sba_req_addr_int[20]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[20]),
	.Y(ahb_d_req_addr_net[20])
);
defparam \ahb_d_req_addr[20] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[30]  (
	.A(sba_req_addr_int[30]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[30]),
	.Y(ahb_d_req_addr_net[30])
);
defparam \ahb_d_req_addr[30] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[7]  (
	.A(sba_req_addr_int[7]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[7]),
	.Y(ahb_d_req_addr_net[7])
);
defparam \ahb_d_req_addr[7] .INIT=16'h3B08;
// @31:3202
  CFG4 \ahb_d_req_addr[8]  (
	.A(sba_req_addr_int[8]),
	.B(cpu_debug_mode_net),
	.C(N_793),
	.D(cpu_d_req_addr_net[8]),
	.Y(ahb_d_req_addr_net[8])
);
defparam \ahb_d_req_addr[8] .INIT=16'h3B08;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[17]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[17]),
	.C(AHB_HRDATA[17]),
	.D(un2_cpu_d_resp_type_Z[8]),
	.Y(cpu_d_resp_rd_data_net[17])
);
defparam \debug_sysbus_resp_rd_data[17] .INIT=16'h0777;
// @31:3337
  CFG4 subsys_cfg_d_req_valid_2 (
	.A(req_os_d_src_Z[6]),
	.B(req_os_d_src_Z[8]),
	.C(req_os_d_src_0),
	.D(apb_d_req_valid_net_2),
	.Y(subsys_cfg_d_req_valid_2_Z)
);
defparam subsys_cfg_d_req_valid_2.INIT=16'h0100;
// @31:3014
  CFG4 un24_cpu_i_req_is_apb_20 (
	.A(ahb_i_req_addr_net[4]),
	.B(ahb_i_req_addr_net[31]),
	.C(un24_cpu_i_req_is_apb_7_Z),
	.D(un24_cpu_i_req_is_apb_16_Z),
	.Y(un24_cpu_i_req_is_apb_20_Z)
);
defparam un24_cpu_i_req_is_apb_20.INIT=16'h1000;
// @31:3014
  CFG4 un24_cpu_i_req_is_apb_18 (
	.A(un24_cpu_i_req_is_apb_1_Z),
	.B(ahb_i_req_addr_net[21]),
	.C(ahb_i_req_addr_net[19]),
	.D(ahb_i_req_addr_net[11]),
	.Y(un24_cpu_i_req_is_apb_18_Z)
);
defparam un24_cpu_i_req_is_apb_18.INIT=16'h0002;
// @31:3418
  CFG2 cpu_d_req_is_ahb_0 (
	.A(ahb_d_req_addr_net[28]),
	.B(ahb_d_req_addr_net[31]),
	.Y(cpu_d_req_is_ahb_0_Z)
);
defparam cpu_d_req_is_ahb_0.INIT=4'h4;
// @31:3299
  CFG2 un4_cpu_d_req_is_apb_1 (
	.A(ahb_d_req_addr_net[30]),
	.B(ahb_d_req_addr_net[31]),
	.Y(un4_cpu_d_req_is_apb_1_Z)
);
defparam un4_cpu_d_req_is_apb_1.INIT=4'h2;
// @31:3012
  CFG2 un17_cpu_d_req_is_apb_10 (
	.A(ahb_d_req_addr_net[28]),
	.B(ahb_d_req_addr_net[30]),
	.Y(un17_cpu_d_req_is_apb_10_Z)
);
defparam un17_cpu_d_req_is_apb_10.INIT=4'h1;
// @31:3419
  CFG2 \gen_ahb_d_decode.un8_cpu_d_req_is_ahblto15_3  (
	.A(ahb_d_req_addr_net[23]),
	.B(ahb_d_req_addr_net[22]),
	.Y(un8_cpu_d_req_is_ahblto15_3)
);
defparam \gen_ahb_d_decode.un8_cpu_d_req_is_ahblto15_3 .INIT=4'h8;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[25]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[25]),
	.C(un4_cpu_d_resp_rd_data_sig_Z[25]),
	.D(un19_cpu_d_resp_rd_data_sig_Z[3]),
	.Y(cpu_d_resp_rd_data_net[25])
);
defparam \debug_sysbus_resp_rd_data[25] .INIT=16'hFFF8;
// @31:3715
  CFG2 \debug_sysbus_resp_rd_data[16]  (
	.A(debug_sysbus_resp_rd_data_0_Z[16]),
	.B(un19_cpu_d_resp_rd_data_sig_Z[3]),
	.Y(cpu_d_resp_rd_data_net[16])
);
defparam \debug_sysbus_resp_rd_data[16] .INIT=4'hE;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[6]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[6]),
	.C(un4_cpu_d_resp_rd_data_sig_Z[6]),
	.D(un19_cpu_d_resp_rd_data_sig_Z[3]),
	.Y(cpu_d_resp_rd_data_net[6])
);
defparam \debug_sysbus_resp_rd_data[6] .INIT=16'h0007;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[3]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[3]),
	.C(un4_cpu_d_resp_rd_data_sig_Z[3]),
	.D(un19_cpu_d_resp_rd_data_sig_Z[3]),
	.Y(cpu_d_resp_rd_data_net[3])
);
defparam \debug_sysbus_resp_rd_data[3] .INIT=16'h0007;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[7]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[7]),
	.C(un4_cpu_d_resp_rd_data_sig_Z[7]),
	.D(un19_cpu_d_resp_rd_data_sig_Z[3]),
	.Y(cpu_d_resp_rd_data_net[7])
);
defparam \debug_sysbus_resp_rd_data[7] .INIT=16'h0007;
// @31:3715
  CFG4 \debug_sysbus_resp_rd_data[24]  (
	.A(un2_cpu_d_resp_type_Z[10]),
	.B(apb_d_resp_rd_data_net[24]),
	.C(un4_cpu_d_resp_rd_data_sig_Z[24]),
	.D(un19_cpu_d_resp_rd_data_sig_Z[3]),
	.Y(cpu_d_resp_rd_data_net[24])
);
defparam \debug_sysbus_resp_rd_data[24] .INIT=16'hFFF8;
// @31:3014
  CFG2 un25_cpu_d_req_is_apb_10 (
	.A(ahb_d_req_addr_net[24]),
	.B(ahb_d_req_addr_net[26]),
	.Y(un25_cpu_d_req_is_apb_10_Z)
);
defparam un25_cpu_d_req_is_apb_10.INIT=4'h1;
// @31:3014
  CFG2 un25_cpu_d_req_is_apb_9 (
	.A(ahb_d_req_addr_net[23]),
	.B(ahb_d_req_addr_net[22]),
	.Y(un25_cpu_d_req_is_apb_9_Z)
);
defparam un25_cpu_d_req_is_apb_9.INIT=4'h1;
// @31:3014
  CFG2 un25_cpu_d_req_is_apb_3 (
	.A(ahb_d_req_addr_net[9]),
	.B(ahb_d_req_addr_net[10]),
	.Y(un25_cpu_d_req_is_apb_3_Z)
);
defparam un25_cpu_d_req_is_apb_3.INIT=4'h1;
// @31:3205
  CFG4 \ahb_d_req_wr_data[31]  (
	.A(sba_req_wr_data_int[31]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[31]),
	.Y(ahb_d_req_wr_data_net[31])
);
defparam \ahb_d_req_wr_data[31] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[30]  (
	.A(sba_req_wr_data_int[30]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[30]),
	.Y(ahb_d_req_wr_data_net[30])
);
defparam \ahb_d_req_wr_data[30] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[28]  (
	.A(sba_req_wr_data_int[28]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[28]),
	.Y(ahb_d_req_wr_data_net[28])
);
defparam \ahb_d_req_wr_data[28] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[27]  (
	.A(sba_req_wr_data_int[27]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[27]),
	.Y(ahb_d_req_wr_data_net[27])
);
defparam \ahb_d_req_wr_data[27] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[26]  (
	.A(sba_req_wr_data_int[26]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[26]),
	.Y(ahb_d_req_wr_data_net[26])
);
defparam \ahb_d_req_wr_data[26] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[25]  (
	.A(sba_req_wr_data_int[25]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[25]),
	.Y(ahb_d_req_wr_data_net[25])
);
defparam \ahb_d_req_wr_data[25] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[24]  (
	.A(sba_req_wr_data_int[24]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[24]),
	.Y(ahb_d_req_wr_data_net[24])
);
defparam \ahb_d_req_wr_data[24] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[23]  (
	.A(sba_req_wr_data_int[23]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[23]),
	.Y(ahb_d_req_wr_data_net[23])
);
defparam \ahb_d_req_wr_data[23] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[21]  (
	.A(sba_req_wr_data_int[21]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[21]),
	.Y(ahb_d_req_wr_data_net[21])
);
defparam \ahb_d_req_wr_data[21] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[20]  (
	.A(sba_req_wr_data_int[20]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[20]),
	.Y(ahb_d_req_wr_data_net[20])
);
defparam \ahb_d_req_wr_data[20] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[19]  (
	.A(sba_req_wr_data_int[19]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[19]),
	.Y(ahb_d_req_wr_data_net[19])
);
defparam \ahb_d_req_wr_data[19] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[18]  (
	.A(sba_req_wr_data_int[18]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[18]),
	.Y(ahb_d_req_wr_data_net[18])
);
defparam \ahb_d_req_wr_data[18] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[17]  (
	.A(sba_req_wr_data_int[17]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[17]),
	.Y(ahb_d_req_wr_data_net[17])
);
defparam \ahb_d_req_wr_data[17] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[16]  (
	.A(sba_req_wr_data_int[16]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[16]),
	.Y(ahb_d_req_wr_data_net[16])
);
defparam \ahb_d_req_wr_data[16] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[15]  (
	.A(sba_req_wr_data_int[15]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[15]),
	.Y(ahb_d_req_wr_data_net[15])
);
defparam \ahb_d_req_wr_data[15] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[14]  (
	.A(sba_req_wr_data_int[14]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[14]),
	.Y(ahb_d_req_wr_data_net[14])
);
defparam \ahb_d_req_wr_data[14] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[13]  (
	.A(sba_req_wr_data_int[13]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[13]),
	.Y(ahb_d_req_wr_data_net[13])
);
defparam \ahb_d_req_wr_data[13] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[12]  (
	.A(sba_req_wr_data_int[12]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[12]),
	.Y(ahb_d_req_wr_data_net[12])
);
defparam \ahb_d_req_wr_data[12] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[11]  (
	.A(sba_req_wr_data_int[11]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[11]),
	.Y(ahb_d_req_wr_data_net[11])
);
defparam \ahb_d_req_wr_data[11] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[10]  (
	.A(sba_req_wr_data_int[10]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[10]),
	.Y(ahb_d_req_wr_data_net[10])
);
defparam \ahb_d_req_wr_data[10] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[9]  (
	.A(sba_req_wr_data_int[9]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[9]),
	.Y(ahb_d_req_wr_data_net[9])
);
defparam \ahb_d_req_wr_data[9] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[7]  (
	.A(sba_req_wr_data_int[7]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[7]),
	.Y(ahb_d_req_wr_data_net[7])
);
defparam \ahb_d_req_wr_data[7] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[6]  (
	.A(sba_req_wr_data_int[6]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[6]),
	.Y(ahb_d_req_wr_data_net[6])
);
defparam \ahb_d_req_wr_data[6] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[5]  (
	.A(sba_req_wr_data_int[5]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[5]),
	.Y(ahb_d_req_wr_data_net[5])
);
defparam \ahb_d_req_wr_data[5] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[4]  (
	.A(sba_req_wr_data_int[4]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[4]),
	.Y(ahb_d_req_wr_data_net[4])
);
defparam \ahb_d_req_wr_data[4] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[3]  (
	.A(sba_req_wr_data_int[3]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[3]),
	.Y(ahb_d_req_wr_data_net[3])
);
defparam \ahb_d_req_wr_data[3] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[2]  (
	.A(sba_req_wr_data_int[2]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[2]),
	.Y(ahb_d_req_wr_data_net[2])
);
defparam \ahb_d_req_wr_data[2] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[1]  (
	.A(sba_req_wr_data_int[1]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[1]),
	.Y(ahb_d_req_wr_data_net[1])
);
defparam \ahb_d_req_wr_data[1] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[0]  (
	.A(sba_req_wr_data_int[0]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[0]),
	.Y(ahb_d_req_wr_data_net[0])
);
defparam \ahb_d_req_wr_data[0] .INIT=16'h3B08;
// @31:3419
  CFG2 \gen_ahb_d_decode.un8_cpu_d_req_is_ahblto18_2  (
	.A(ahb_d_req_addr_net[30]),
	.B(ahb_d_req_addr_net[29]),
	.Y(un8_cpu_d_req_is_ahblt19_2)
);
defparam \gen_ahb_d_decode.un8_cpu_d_req_is_ahblto18_2 .INIT=4'hE;
// @31:3326
  CFG2 cpu_d_req_is_subsys_cfg_3 (
	.A(ahb_d_req_addr_net[15]),
	.B(ahb_d_req_addr_net[31]),
	.Y(cpu_d_req_is_subsys_cfg_3_Z)
);
defparam cpu_d_req_is_subsys_cfg_3.INIT=4'h1;
// @31:3205
  CFG4 \ahb_d_req_wr_data[22]  (
	.A(sba_req_wr_data_int[22]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[22]),
	.Y(ahb_d_req_wr_data_net[22])
);
defparam \ahb_d_req_wr_data[22] .INIT=16'h3B08;
// @31:3199
  CFG4 \ahb_d_req_wr_byte_en[0]  (
	.A(debug_sysbus_req_wr_byte_en_net[0]),
	.B(cpu_debug_mode_net),
	.C(un1_lsu_emi_req_valid46),
	.D(un5_lsu_emi_req_rd_byte_en),
	.Y(ahb_d_req_wr_byte_en_net[0])
);
defparam \ahb_d_req_wr_byte_en[0] .INIT=16'hB888;
// @31:3205
  CFG4 \ahb_d_req_wr_data[29]  (
	.A(sba_req_wr_data_int[29]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[29]),
	.Y(ahb_d_req_wr_data_net[29])
);
defparam \ahb_d_req_wr_data[29] .INIT=16'h3B08;
// @31:3205
  CFG4 \ahb_d_req_wr_data[8]  (
	.A(sba_req_wr_data_int[8]),
	.B(cpu_debug_mode_net),
	.C(N_819),
	.D(cpu_d_req_wr_data_net[8]),
	.Y(ahb_d_req_wr_data_net[8])
);
defparam \ahb_d_req_wr_data[8] .INIT=16'h3B08;
// @31:3198
  CFG4 \ahb_d_req_rd_byte_en[0]  (
	.A(debug_sysbus_req_rd_byte_en_net[0]),
	.B(cpu_debug_mode_net),
	.C(N_79),
	.D(un5_lsu_emi_req_rd_byte_en),
	.Y(ahb_d_req_rd_byte_en_net[0])
);
defparam \ahb_d_req_rd_byte_en[0] .INIT=16'h8B88;
// @31:3201
  CFG4 un1_cpu_d_req_write_mux (
	.A(debug_sysbus_req_wr_byte_en_net[3]),
	.B(debug_sysbus_req_wr_byte_en_net[2]),
	.C(debug_sysbus_req_wr_byte_en_net[1]),
	.D(debug_sysbus_req_wr_byte_en_net[0]),
	.Y(un1_cpu_d_req_write_mux_Z)
);
defparam un1_cpu_d_req_write_mux.INIT=16'hFFFE;
// @31:3200
  CFG4 un1_cpu_d_req_read_mux (
	.A(debug_sysbus_req_rd_byte_en_net[3]),
	.B(debug_sysbus_req_rd_byte_en_net[2]),
	.C(debug_sysbus_req_rd_byte_en_net[1]),
	.D(debug_sysbus_req_rd_byte_en_net[0]),
	.Y(un1_cpu_d_req_read_mux_Z)
);
defparam un1_cpu_d_req_read_mux.INIT=16'hFFFE;
// @31:3012
  CFG4 un16_cpu_i_req_is_apb_21 (
	.A(un16_cpu_i_req_is_apb_12_Z),
	.B(un16_cpu_i_req_is_apb_11_Z),
	.C(ahb_i_req_addr_net[24]),
	.D(ahb_i_req_addr_net[20]),
	.Y(un16_cpu_i_req_is_apb_21_Z)
);
defparam un16_cpu_i_req_is_apb_21.INIT=16'h0008;
// @31:3326
  CFG4 cpu_d_req_is_subsys_cfg_2 (
	.A(ahb_d_req_addr_net[20]),
	.B(ahb_d_req_addr_net[17]),
	.C(ahb_d_req_addr_net[16]),
	.D(ahb_d_req_addr_net[21]),
	.Y(cpu_d_req_is_subsys_cfg_2_Z)
);
defparam cpu_d_req_is_subsys_cfg_2.INIT=16'h0001;
// @31:3014
  CFG4 un25_cpu_d_req_is_apb_14 (
	.A(ahb_d_req_addr_net[31]),
	.B(ahb_d_req_addr_net[29]),
	.C(ahb_d_req_addr_net[30]),
	.D(ahb_d_req_addr_net[28]),
	.Y(un25_cpu_d_req_is_apb_14_Z)
);
defparam un25_cpu_d_req_is_apb_14.INIT=16'h0001;
// @31:3014
  CFG4 un25_cpu_d_req_is_apb_13 (
	.A(ahb_d_req_addr_net[27]),
	.B(ahb_d_req_addr_net[15]),
	.C(ahb_d_req_addr_net[19]),
	.D(ahb_d_req_addr_net[25]),
	.Y(un25_cpu_d_req_is_apb_13_Z)
);
defparam un25_cpu_d_req_is_apb_13.INIT=16'h0100;
// @31:3014
  CFG4 un25_cpu_d_req_is_apb_12 (
	.A(ahb_d_req_addr_net[14]),
	.B(ahb_d_req_addr_net[18]),
	.C(ahb_d_req_addr_net[13]),
	.D(ahb_d_req_addr_net[17]),
	.Y(un25_cpu_d_req_is_apb_12_Z)
);
defparam un25_cpu_d_req_is_apb_12.INIT=16'h0002;
// @31:3014
  CFG4 un25_cpu_d_req_is_apb_11 (
	.A(ahb_d_req_addr_net[6]),
	.B(ahb_d_req_addr_net[4]),
	.C(ahb_d_req_addr_net[16]),
	.D(ahb_d_req_addr_net[11]),
	.Y(un25_cpu_d_req_is_apb_11_Z)
);
defparam un25_cpu_d_req_is_apb_11.INIT=16'h0001;
// @31:3014
  CFG4 un25_cpu_d_req_is_apb_10_0 (
	.A(ahb_d_req_addr_net[5]),
	.B(ahb_d_req_addr_net[3]),
	.C(ahb_d_req_addr_net[7]),
	.D(ahb_d_req_addr_net[8]),
	.Y(un25_cpu_d_req_is_apb_10_0_Z)
);
defparam un25_cpu_d_req_is_apb_10_0.INIT=16'h0001;
// @31:3012
  CFG4 un17_cpu_d_req_is_apb_15_2 (
	.A(ahb_d_req_addr_net[25]),
	.B(ahb_d_req_addr_net[24]),
	.C(ahb_d_req_addr_net[14]),
	.D(ahb_d_req_addr_net[26]),
	.Y(un17_cpu_d_req_is_apb_15_2_Z)
);
defparam un17_cpu_d_req_is_apb_15_2.INIT=16'h0002;
// @31:3012
  CFG4 un17_cpu_d_req_is_apb_14 (
	.A(ahb_d_req_addr_net[18]),
	.B(ahb_d_req_addr_net[19]),
	.C(ahb_d_req_addr_net[22]),
	.D(ahb_d_req_addr_net[23]),
	.Y(un17_cpu_d_req_is_apb_14_Z)
);
defparam un17_cpu_d_req_is_apb_14.INIT=16'h0001;
// @31:3012
  CFG4 un17_cpu_d_req_is_apb_13 (
	.A(ahb_d_req_addr_net[16]),
	.B(ahb_d_req_addr_net[21]),
	.C(ahb_d_req_addr_net[15]),
	.D(ahb_d_req_addr_net[17]),
	.Y(un17_cpu_d_req_is_apb_13_Z)
);
defparam un17_cpu_d_req_is_apb_13.INIT=16'h0010;
// @31:3012
  CFG4 un17_cpu_d_req_is_apb_12 (
	.A(ahb_d_req_addr_net[11]),
	.B(ahb_d_req_addr_net[12]),
	.C(ahb_d_req_addr_net[20]),
	.D(ahb_d_req_addr_net[13]),
	.Y(un17_cpu_d_req_is_apb_12_Z)
);
defparam un17_cpu_d_req_is_apb_12.INIT=16'h0800;
// @31:3012
  CFG3 un17_cpu_d_req_is_apb_11 (
	.A(ahb_d_req_addr_net[31]),
	.B(ahb_d_req_addr_net[9]),
	.C(ahb_d_req_addr_net[10]),
	.Y(un17_cpu_d_req_is_apb_11_Z)
);
defparam un17_cpu_d_req_is_apb_11.INIT=8'h40;
// @31:3326
  CFG4 un4_cpu_d_req_is_subsys_cfglto19_3_0_1 (
	.A(ahb_d_req_addr_net[18]),
	.B(ahb_d_req_addr_net[16]),
	.C(ahb_d_req_addr_net[17]),
	.D(ahb_d_req_addr_net[19]),
	.Y(un4_cpu_d_req_is_subsys_cfglto19_3_0_1_Z)
);
defparam un4_cpu_d_req_is_subsys_cfglto19_3_0_1.INIT=16'h0001;
// @31:3419
  CFG4 \gen_ahb_d_decode.un8_cpu_d_req_is_ahblto15_8  (
	.A(ahb_d_req_addr_net[15]),
	.B(ahb_d_req_addr_net[24]),
	.C(ahb_d_req_addr_net[14]),
	.D(ahb_d_req_addr_net[26]),
	.Y(un8_cpu_d_req_is_ahblto15_8)
);
defparam \gen_ahb_d_decode.un8_cpu_d_req_is_ahblto15_8 .INIT=16'hC800;
// @31:3419
  CFG4 \gen_ahb_d_decode.un8_cpu_d_req_is_ahblto15_6  (
	.A(ahb_d_req_addr_net[18]),
	.B(ahb_d_req_addr_net[16]),
	.C(ahb_d_req_addr_net[17]),
	.D(ahb_d_req_addr_net[19]),
	.Y(un8_cpu_d_req_is_ahblto15_6)
);
defparam \gen_ahb_d_decode.un8_cpu_d_req_is_ahblto15_6 .INIT=16'h8000;
// @31:3715
  CFG3 \debug_sysbus_resp_rd_data[0]  (
	.A(debug_sysbus_resp_rd_data_0_Z[0]),
	.B(hart_soft_reset_net),
	.C(read_subsys_hart_soft_reg),
	.Y(cpu_d_resp_rd_data_net[0])
);
defparam \debug_sysbus_resp_rd_data[0] .INIT=8'hEA;
// @31:3715
  CFG3 \debug_sysbus_resp_rd_data[2]  (
	.A(subsys_hart_gpr_ded_reset_reg),
	.B(read_subsys_hart_soft_reg),
	.C(debug_sysbus_resp_rd_data_0_Z[2]),
	.Y(cpu_d_resp_rd_data_net[2])
);
defparam \debug_sysbus_resp_rd_data[2] .INIT=8'h07;
// @31:3715
  CFG3 \debug_sysbus_resp_rd_data[1]  (
	.A(debug_sysbus_resp_rd_data_0_Z[1]),
	.B(hart_soft_irq_net),
	.C(read_subsys_hart_soft_reg),
	.Y(cpu_d_resp_rd_data_net[1])
);
defparam \debug_sysbus_resp_rd_data[1] .INIT=8'h15;
// @31:3326
  CFG4 un4_cpu_d_req_is_subsys_cfglto19_13 (
	.A(ahb_d_req_addr_net[24]),
	.B(ahb_d_req_addr_net[28]),
	.C(ahb_d_req_addr_net[26]),
	.D(ahb_d_req_addr_net[27]),
	.Y(un4_cpu_d_req_is_subsys_cfg_13)
);
defparam un4_cpu_d_req_is_subsys_cfglto19_13.INIT=16'h0001;
// @31:3012
  CFG4 un17_cpu_d_req_is_apb_15 (
	.A(ahb_d_req_addr_net[8]),
	.B(ahb_d_req_addr_net[4]),
	.C(ahb_d_req_addr_net[5]),
	.D(ahb_d_req_addr_net[6]),
	.Y(un17_cpu_d_req_is_apb_15_Z)
);
defparam un17_cpu_d_req_is_apb_15.INIT=16'h8000;
// @31:3014
  CFG4 un25_cpu_d_req_is_apb_18 (
	.A(ahb_d_req_addr_net[20]),
	.B(ahb_d_req_addr_net[23]),
	.C(ahb_d_req_addr_net[21]),
	.D(ahb_d_req_addr_net[22]),
	.Y(un25_cpu_d_req_is_apb_18_Z)
);
defparam un25_cpu_d_req_is_apb_18.INIT=16'h0001;
// @31:3199
  CFG4 \ahb_d_req_wr_byte_en_1[2]  (
	.A(N_140),
	.B(cpu_debug_mode_net),
	.C(lsu_emi_req_rd_byte_en_2_0),
	.D(lsu_emi_req_wr_byte_en_sn_N_3),
	.Y(ahb_d_req_wr_byte_en_net_1[2])
);
defparam \ahb_d_req_wr_byte_en_1[2] .INIT=16'h2230;
// @31:3326
  CFG4 cpu_d_req_is_subsys_cfg_5_0 (
	.A(ahb_d_req_addr_net[24]),
	.B(ahb_d_req_addr_net[25]),
	.C(un8_cpu_d_req_is_ahblt19_2),
	.D(cpu_d_req_is_subsys_cfg_2_Z),
	.Y(cpu_d_req_is_subsys_cfg_5_0_Z)
);
defparam cpu_d_req_is_subsys_cfg_5_0.INIT=16'h0100;
// @31:3326
  CFG4 cpu_d_req_is_subsys_cfg_4_0 (
	.A(ahb_d_req_addr_net[12]),
	.B(ahb_d_req_addr_net[14]),
	.C(ahb_d_req_addr_net[13]),
	.D(cpu_d_req_is_subsys_cfg_3_Z),
	.Y(cpu_d_req_is_subsys_cfg_4_0_Z)
);
defparam cpu_d_req_is_subsys_cfg_4_0.INIT=16'h7F00;
// @31:3012
  CFG4 un17_cpu_d_req_is_apb_20 (
	.A(ahb_d_req_addr_net[29]),
	.B(un17_cpu_d_req_is_apb_10_Z),
	.C(ahb_d_req_addr_net[27]),
	.D(un17_cpu_d_req_is_apb_15_Z),
	.Y(un17_cpu_d_req_is_apb_20_Z)
);
defparam un17_cpu_d_req_is_apb_20.INIT=16'h0400;
// @31:3326
  CFG4 un4_cpu_d_req_is_subsys_cfglto19_3_0_2 (
	.A(ahb_d_req_addr_net[13]),
	.B(cpu_d_req_is_subsys_cfg_3_Z),
	.C(ahb_d_req_addr_net[14]),
	.D(ahb_d_req_addr_net[25]),
	.Y(un4_cpu_d_req_is_subsys_cfglto19_3_0_2_Z)
);
defparam un4_cpu_d_req_is_subsys_cfglto19_3_0_2.INIT=16'h004C;
// @31:3419
  CFG4 \gen_ahb_d_decode.un8_cpu_d_req_is_ahblto15_10  (
	.A(ahb_d_req_addr_net[20]),
	.B(ahb_d_req_addr_net[21]),
	.C(un8_cpu_d_req_is_ahblto15_8),
	.D(un8_cpu_d_req_is_ahblto15_3),
	.Y(un8_cpu_d_req_is_ahblto15_10)
);
defparam \gen_ahb_d_decode.un8_cpu_d_req_is_ahblto15_10 .INIT=16'h8000;
// @31:3014
  CFG4 un24_cpu_i_req_is_apb (
	.A(un24_cpu_i_req_is_apb_19_Z),
	.B(un24_cpu_i_req_is_apb_20_Z),
	.C(un24_cpu_i_req_is_apb_21_Z),
	.D(un24_cpu_i_req_is_apb_18_Z),
	.Y(un24_cpu_i_req_is_apb_1z)
);
defparam un24_cpu_i_req_is_apb.INIT=16'h8000;
// @31:3031
  CFG4 cpu_i_req_is_ahb (
	.A(cpu_i_req_is_ahb_1_Z),
	.B(un8_cpu_i_req_is_ahblto15_9),
	.C(un8_cpu_i_req_is_ahblto15_8),
	.D(un8_cpu_i_req_is_ahblto15_7),
	.Y(cpu_i_req_is_ahb_1z)
);
defparam cpu_i_req_is_ahb.INIT=16'h2AAA;
// @31:3201
  CFG4 ahb_d_req_write (
	.A(N_85_0),
	.B(lsu_emi_req_valid47),
	.C(cpu_debug_mode_net),
	.D(un1_cpu_d_req_write_mux_Z),
	.Y(ahb_d_req_write_Z)
);
defparam ahb_d_req_write.INIT=16'hFE0E;
// @31:3200
  CFG3 ahb_d_req_read (
	.A(N_79),
	.B(cpu_debug_mode_net),
	.C(un1_cpu_d_req_read_mux_Z),
	.Y(ahb_d_req_read_Z)
);
defparam ahb_d_req_read.INIT=8'hD1;
// @31:3199
  CFG3 \ahb_d_req_wr_byte_en[2]  (
	.A(debug_sysbus_req_wr_byte_en_net[2]),
	.B(ahb_d_req_wr_byte_en_net_1[2]),
	.C(cpu_debug_mode_net),
	.Y(ahb_d_req_wr_byte_en_net[2])
);
defparam \ahb_d_req_wr_byte_en[2] .INIT=8'hEC;
// @31:3326
  CFG4 cpu_d_req_is_subsys_cfg_6 (
	.A(ahb_d_req_addr_net[19]),
	.B(ahb_d_req_addr_net[18]),
	.C(cpu_d_req_is_subsys_cfg_4_0_Z),
	.D(un25_cpu_d_req_is_apb_9_Z),
	.Y(cpu_d_req_is_subsys_cfg_6_Z)
);
defparam cpu_d_req_is_subsys_cfg_6.INIT=16'h1000;
// @31:3014
  CFG4 un25_cpu_d_req_is_apb_20 (
	.A(un25_cpu_d_req_is_apb_10_Z),
	.B(un25_cpu_d_req_is_apb_3_Z),
	.C(un25_cpu_d_req_is_apb_14_Z),
	.D(un25_cpu_d_req_is_apb_18_Z),
	.Y(un25_cpu_d_req_is_apb_20_Z)
);
defparam un25_cpu_d_req_is_apb_20.INIT=16'h8000;
// @31:3014
  CFG4 un25_cpu_d_req_is_apb_19 (
	.A(un25_cpu_d_req_is_apb_11_Z),
	.B(un25_cpu_d_req_is_apb_12_Z),
	.C(un25_cpu_d_req_is_apb_10_0_Z),
	.D(un25_cpu_d_req_is_apb_13_Z),
	.Y(un25_cpu_d_req_is_apb_19_Z)
);
defparam un25_cpu_d_req_is_apb_19.INIT=16'h8000;
// @31:3012
  CFG4 un17_cpu_d_req_is_apb_21 (
	.A(un17_cpu_d_req_is_apb_0),
	.B(un17_cpu_d_req_is_apb_11_Z),
	.C(un17_cpu_d_req_is_apb_12_Z),
	.D(un17_cpu_d_req_is_apb_13_Z),
	.Y(un17_cpu_d_req_is_apb_21_Z)
);
defparam un17_cpu_d_req_is_apb_21.INIT=16'h8000;
// @31:3419
  CFG4 \gen_ahb_d_decode.un8_cpu_d_req_is_ahblto15  (
	.A(ahb_d_req_addr_net[25]),
	.B(ahb_d_req_addr_net[27]),
	.C(un8_cpu_d_req_is_ahblto15_6),
	.D(un8_cpu_d_req_is_ahblto15_10),
	.Y(un8_cpu_d_req_is_ahblt18)
);
defparam \gen_ahb_d_decode.un8_cpu_d_req_is_ahblto15 .INIT=16'h8000;
// @31:3197
  CFG4 cpu_d_req_valid_mux_1 (
	.A(debug_trx_os_net),
	.B(cpu_d_req_valid_net),
	.C(debug_sysbus_req_valid_net),
	.D(cpu_debug_mode_net),
	.Y(cpu_d_req_valid_mux_1_1z)
);
defparam cpu_d_req_valid_mux_1.INIT=16'h50CC;
// @31:3293
  CFG4 un1_cpu_d_req_accepted_2_0 (
	.A(ahb_d_req_wr_byte_en_net[0]),
	.B(ahb_d_req_wr_byte_en_net[2]),
	.C(cpu_d_req_is_fence_Z),
	.D(ahb_d_req_rd_byte_en_net[0]),
	.Y(un1_cpu_d_req_accepted_2_0_Z)
);
defparam un1_cpu_d_req_accepted_2_0.INIT=16'hFFFE;
// @31:3198
  CFG4 \ahb_d_req_rd_byte_en[3]  (
	.A(debug_sysbus_req_rd_byte_en_net[3]),
	.B(cpu_debug_mode_net),
	.C(lsu_emi_req_rd_byte_en_3_m_0),
	.D(lsu_emi_req_rd_byte_en_iv_0[3]),
	.Y(ahb_d_req_rd_byte_en_net[3])
);
defparam \ahb_d_req_rd_byte_en[3] .INIT=16'hBBB8;
// @31:3198
  CFG4 \ahb_d_req_rd_byte_en[2]  (
	.A(cpu_debug_mode_net),
	.B(debug_sysbus_req_rd_byte_en_net[2]),
	.C(lsu_emi_req_rd_byte_en_3_m_0),
	.D(lsu_emi_req_rd_byte_en_iv_0[2]),
	.Y(ahb_d_req_rd_byte_en_net[2])
);
defparam \ahb_d_req_rd_byte_en[2] .INIT=16'hDDD8;
// @31:3299
  CFG4 un4_cpu_d_req_is_apb (
	.A(ahb_d_req_addr_net[29]),
	.B(ahb_d_req_addr_net[28]),
	.C(un4_cpu_d_req_is_apb_1_Z),
	.D(cpu_d_req_type_1_sm0),
	.Y(un4_cpu_d_req_is_apb_Z)
);
defparam un4_cpu_d_req_is_apb.INIT=16'h0080;
// @31:3326
  CFG4 un4_cpu_d_req_is_subsys_cfglto19_3_0 (
	.A(un4_cpu_d_req_is_subsys_cfglto19_3_0_1_Z),
	.B(un25_cpu_d_req_is_apb_18_Z),
	.C(un4_cpu_d_req_is_subsys_cfglto19_3_0_2_Z),
	.D(un4_cpu_d_req_is_subsys_cfg_13),
	.Y(un4_cpu_d_req_is_subsys_cfg_3_0)
);
defparam un4_cpu_d_req_is_subsys_cfglto19_3_0.INIT=16'h8000;
// @31:3012
  CFG4 un17_cpu_d_req_is_apb (
	.A(un17_cpu_d_req_is_apb_14_Z),
	.B(un17_cpu_d_req_is_apb_15_2_Z),
	.C(un17_cpu_d_req_is_apb_21_Z),
	.D(un17_cpu_d_req_is_apb_20_Z),
	.Y(un17_cpu_d_req_is_apb_Z)
);
defparam un17_cpu_d_req_is_apb.INIT=16'h8000;
// @31:3293
  CFG2 un1_cpu_d_req_accepted_2 (
	.A(ahb_d_req_rd_byte_en_net[2]),
	.B(ahb_d_req_rd_byte_en_net[3]),
	.Y(un1_cpu_d_req_accepted_2_1z)
);
defparam un1_cpu_d_req_accepted_2.INIT=4'hE;
// @31:3198
  CFG4 \ahb_d_req_rd_byte_en[1]  (
	.A(debug_sysbus_req_rd_byte_en_net[1]),
	.B(cpu_debug_mode_net),
	.C(lsu_emi_req_rd_byte_en_2_m_0),
	.D(lsu_emi_req_rd_byte_en_iv_0[1]),
	.Y(ahb_d_req_rd_byte_en_net[1])
);
defparam \ahb_d_req_rd_byte_en[1] .INIT=16'hBBB8;
// @31:3326
  CFG4 cpu_d_req_is_subsys_cfg (
	.A(un4_cpu_d_req_is_subsys_cfg_3_0),
	.B(cpu_d_req_is_subsys_cfg_6_Z),
	.C(un4_cpu_d_req_is_subsys_cfg_13),
	.D(cpu_d_req_is_subsys_cfg_5_0_Z),
	.Y(cpu_d_req_is_subsys_cfg_Z)
);
defparam cpu_d_req_is_subsys_cfg.INIT=16'h4000;
// @31:3418
  CFG4 cpu_d_req_is_ahb (
	.A(un8_cpu_d_req_is_ahblt18),
	.B(cpu_d_req_type_1_sm0),
	.C(cpu_d_req_is_ahb_0_Z),
	.D(un8_cpu_d_req_is_ahblt19_2),
	.Y(cpu_d_req_is_ahb_1z)
);
defparam cpu_d_req_is_ahb.INIT=16'h0010;
// @31:3199
  CFG4 \ahb_d_req_wr_byte_en[3]  (
	.A(debug_sysbus_req_wr_byte_en_net[3]),
	.B(cpu_debug_mode_net),
	.C(cpu_d_req_wr_byte_en_net_1_2),
	.D(cpu_d_req_wr_byte_en_net_2_0),
	.Y(ahb_d_req_wr_byte_en_net[3])
);
defparam \ahb_d_req_wr_byte_en[3] .INIT=16'hBBB8;
// @31:3199
  CFG4 \ahb_d_req_wr_byte_en[1]  (
	.A(debug_sysbus_req_wr_byte_en_net[1]),
	.B(cpu_debug_mode_net),
	.C(cpu_d_req_wr_byte_en_net_1_0),
	.D(cpu_d_req_wr_byte_en_net_2_0),
	.Y(ahb_d_req_wr_byte_en_net[1])
);
defparam \ahb_d_req_wr_byte_en[1] .INIT=16'hBBB8;
// @31:3299
  CFG4 cpu_d_req_is_apb (
	.A(un25_cpu_d_req_is_apb_20_Z),
	.B(un25_cpu_d_req_is_apb_19_Z),
	.C(un4_cpu_d_req_is_apb_Z),
	.D(un17_cpu_d_req_is_apb_Z),
	.Y(cpu_d_req_is_apb_1z)
);
defparam cpu_d_req_is_apb.INIT=16'hFFF8;
// @31:3128
  CFG4 cpu_i_req_is_dummy_target (
	.A(un24_cpu_i_req_is_apb_1z),
	.B(cpu_i_req_is_ahb_1z),
	.C(un4_cpu_i_req_is_apb_1z),
	.D(un16_cpu_i_req_is_apb_1z),
	.Y(cpu_i_req_is_dummy_target_Z)
);
defparam cpu_i_req_is_dummy_target.INIT=16'h0001;
// @31:3337
  CFG3 subsys_cfg_d_req_valid (
	.A(cpu_d_req_valid_mux_1_1z),
	.B(subsys_cfg_d_req_valid_2_Z),
	.C(cpu_d_req_is_subsys_cfg_Z),
	.Y(subsys_cfg_d_req_valid_Z)
);
defparam subsys_cfg_d_req_valid.INIT=8'h80;
// @31:3293
  CFG4 un1_cpu_d_req_accepted_5 (
	.A(un1_cpu_d_req_accepted_2_0_Z),
	.B(ahb_d_req_rd_byte_en_net[1]),
	.C(ahb_d_req_wr_byte_en_net[1]),
	.D(ahb_d_req_wr_byte_en_net[3]),
	.Y(un1_cpu_d_req_accepted_5_Z)
);
defparam un1_cpu_d_req_accepted_5.INIT=16'hFFFE;
// @31:3146
  CFG4 un1_cpu_i_req_ready (
	.A(cpu_i_req_is_ahb_1z),
	.B(cpu_i_req_is_apb_1z),
	.C(ahb_i_req_ready_net),
	.D(apb_i_req_ready_net),
	.Y(un1_cpu_i_req_ready_1z)
);
defparam un1_cpu_i_req_ready.INIT=16'hFDB1;
// @31:3600
  CFG4 cpu_d_req_is_dummy_target (
	.A(cpu_d_req_is_subsys_cfg_Z),
	.B(cpu_d_req_type_1_sm0),
	.C(cpu_d_req_is_ahb_1z),
	.D(cpu_d_req_is_apb_1z),
	.Y(cpu_d_req_is_dummy_target_Z)
);
defparam cpu_d_req_is_dummy_target.INIT=16'h0001;
// @31:3652
  CFG4 cpu_d_req_ready_sig_1 (
	.A(subsys_cfg_d_req_ready),
	.B(cpu_d_req_is_fence_Z),
	.C(cpu_d_req_is_subsys_cfg_Z),
	.D(cpu_d_req_is_dummy_target_Z),
	.Y(cpu_d_req_ready_sig_1_1z)
);
defparam cpu_d_req_ready_sig_1.INIT=16'hFFEC;
// @31:3652
  CFG3 cpu_d_req_ready_sig_0 (
	.A(cpu_d_req_ready_sig_1_1z),
	.B(ahb_d_req_ready_net),
	.C(cpu_d_req_is_ahb_1z),
	.Y(cpu_d_req_ready_sig_0_1z)
);
defparam cpu_d_req_ready_sig_0.INIT=8'hEA;
// @31:3239
  miv_rv32_buffer_11s_2s_1s_1s u_d_trx_os_buffer (
	.d_trx_resp_2(d_trx_resp[2]),
	.d_trx_resp_0(d_trx_resp[0]),
	.d_trx_resp_3(d_trx_resp[3]),
	.d_trx_resp_10(d_trx_resp[10]),
	.d_trx_resp_9(d_trx_resp[9]),
	.d_trx_resp_pkd_12(d_trx_resp_pkd[14]),
	.d_trx_resp_pkd_11(d_trx_resp_pkd[13]),
	.d_trx_resp_pkd_19(d_trx_resp_pkd[21]),
	.d_trx_resp_pkd_18(d_trx_resp_pkd[20]),
	.d_trx_resp_pkd_17(d_trx_resp_pkd[19]),
	.d_trx_resp_pkd_1(d_trx_resp_pkd[3]),
	.d_trx_resp_pkd_0(d_trx_resp_pkd[2]),
	.d_trx_resp_pkd_8(d_trx_resp_pkd[10]),
	.d_trx_resp_pkd_7(d_trx_resp_pkd[9]),
	.d_trx_resp_pkd_6(d_trx_resp_pkd[8]),
	.buff_rd_ptr_0(buff_rd_ptr[0]),
	.d_trx_resp_valid_pkd(d_trx_resp_valid_pkd[1:0]),
	.cpu_d_req_ready_sig_0(cpu_d_req_ready_sig_0_1z),
	.apb_d_req_ready_net(apb_d_req_ready_net),
	.un1_cpu_d_req_accepted_2(un1_cpu_d_req_accepted_2_1z),
	.cpu_d_req_valid_mux_1(cpu_d_req_valid_mux_1_1z),
	.un1_cpu_d_req_accepted_5(un1_cpu_d_req_accepted_5_Z),
	.d_trx_resp_valid(d_trx_resp_valid),
	.cpu_d_resp_ready_mux(cpu_d_resp_ready_mux_Z),
	.cpu_d_resp_valid_sig(cpu_d_resp_valid_sig_1z),
	.subsys_resetn(subsys_resetn),
	.d_trx_os_buff_ready(d_trx_os_buff_ready),
	.ram0_1(ram0_1),
	.cpu_d_req_type_1_ss0_i(cpu_d_req_type_1_ss0_i),
	.ram0_4(ram0_4),
	.cpu_d_req_is_subsys_cfg(cpu_d_req_is_subsys_cfg_Z),
	.cpu_d_req_is_ahb(cpu_d_req_is_ahb_1z),
	.ram1_4(ram1_4),
	.cpu_d_req_is_dummy_target(cpu_d_req_is_dummy_target_Z),
	.cpu_d_req_is_fence(cpu_d_req_is_fence_Z),
	.cpu_d_req_type_1_sm0(cpu_d_req_type_1_sm0),
	.ram1_1(ram1_1),
	.cpu_d_req_is_apb(cpu_d_req_is_apb_1z),
	.CLK(CLK)
);
// @31:3359
  miv_rv32_subsys_regs_12s_0s_0s_0s_1_0s_50397384_7s_2s_1s u_subsys_regs (
	.buff_valid(buff_valid[1:0]),
	.buff_rd_ptr_0(buff_rd_ptr_0[0]),
	.req_buffer_resp_sel(req_buffer_resp_sel[5:0]),
	.ahb_d_req_wr_data_net(ahb_d_req_wr_data_net[2:0]),
	.ahb_d_req_wr_byte_en_net_0(ahb_d_req_wr_byte_en_net[0]),
	.ahb_d_req_addr_net(ahb_d_req_addr_net[11:0]),
	.ahb_d_req_read(ahb_d_req_read_Z),
	.subsys_hart_gpr_ded_reset_reg(subsys_hart_gpr_ded_reset_reg),
	.hart_soft_irq_net(hart_soft_irq_net),
	.hart_soft_reset_net(hart_soft_reset_net),
	.ahb_d_req_write(ahb_d_req_write_Z),
	.subsys_cfg_d_req_ready(subsys_cfg_d_req_ready),
	.un17_cpu_d_req_is_apb_15(un17_cpu_d_req_is_apb_15_Z),
	.subsys_cfg_d_req_valid_2(subsys_cfg_d_req_valid_2_Z),
	.cpu_d_req_valid_mux_1(cpu_d_req_valid_mux_1_1z),
	.cpu_d_req_is_subsys_cfg(cpu_d_req_is_subsys_cfg_Z),
	.subsys_cfg_d_req_valid(subsys_cfg_d_req_valid_Z),
	.un25_cpu_d_req_is_apb_3(un25_cpu_d_req_is_apb_3_Z),
	.un17_cpu_d_req_is_apb_0(un17_cpu_d_req_is_apb_0),
	.read_subsys_hart_soft_reg_1z(read_subsys_hart_soft_reg),
	.subsys_cfg_d_resp_ready(subsys_cfg_d_resp_ready_Z),
	.subsys_cfg_d_resp_valid(subsys_cfg_d_resp_valid),
	.subsys_resetn(subsys_resetn),
	.CLK(CLK)
);
  miv_rv32_buffer_6s_2s_1s_1s u_i_trx_os_buffer (
	.i_trx_resp(i_trx_resp[5:4]),
	.i_trx_resp_pkd_0(i_trx_resp_pkd_0),
	.i_trx_resp_pkd_6(i_trx_resp_pkd_6),
	.i_trx_resp_pkd_4(i_trx_resp_pkd_4),
	.i_trx_resp_pkd_10(i_trx_resp_pkd_10),
	.buff_rd_ptr_0(buff_rd_ptr_1[0]),
	.i_trx_resp_valid_pkd(i_trx_resp_valid_pkd[1:0]),
	.un1_cpu_i_req_ready(un1_cpu_i_req_ready_1z),
	.ifu_emi_req_valid_c(ifu_emi_req_valid_c),
	.cpu_i_resp_valid_sel(cpu_i_resp_valid_sel),
	.cpu_i_resp_error_sel(cpu_i_resp_error_sel),
	.i_trx_os_buff_ready(i_trx_os_buff_ready),
	.subsys_resetn(subsys_resetn),
	.cpu_i_req_is_dummy_target(cpu_i_req_is_dummy_target_Z),
	.cpu_i_req_is_apb(cpu_i_req_is_apb_1z),
	.cpu_i_req_is_ahb(cpu_i_req_is_ahb_1z),
	.CLK(CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_subsys_interconnect_Z9 */

module miv_rv32_rr_pri_arb_2s_1s_1s_1 (
  apb_src_sel,
  req_os_d_src_0,
  req_masked,
  i_trx_resp_pkd_10,
  i_trx_resp_pkd_4,
  i_trx_resp_pkd_6,
  i_trx_resp_pkd_0,
  i_trx_resp_valid_pkd,
  apb_resp_sel,
  hipri_req_ptr_0,
  cpu_d_req_valid_mux_1,
  cpu_d_req_is_apb,
  apb_d_req_valid_net_3,
  un24_cpu_i_req_is_apb,
  un16_cpu_i_req_is_apb,
  un4_cpu_i_req_is_apb,
  req_complete_reg,
  ifu_emi_req_valid_c,
  apb_d_req_valid_net_2,
  i_trx_os_buff_ready,
  apb_i_req_ready_net,
  apb_d_req_ready_net,
  CLK,
  subsys_resetn,
  is_locked_1z
)
;
output [1:0] apb_src_sel ;
input req_os_d_src_0 ;
output [1:0] req_masked ;
input i_trx_resp_pkd_10 ;
input i_trx_resp_pkd_4 ;
input i_trx_resp_pkd_6 ;
input i_trx_resp_pkd_0 ;
input [1:0] i_trx_resp_valid_pkd ;
output [1:0] apb_resp_sel ;
output hipri_req_ptr_0 ;
input cpu_d_req_valid_mux_1 ;
input cpu_d_req_is_apb ;
input apb_d_req_valid_net_3 ;
input un24_cpu_i_req_is_apb ;
input un16_cpu_i_req_is_apb ;
input un4_cpu_i_req_is_apb ;
input req_complete_reg ;
input ifu_emi_req_valid_c ;
input apb_d_req_valid_net_2 ;
input i_trx_os_buff_ready ;
output apb_i_req_ready_net ;
output apb_d_req_ready_net ;
input CLK ;
input subsys_resetn ;
output is_locked_1z ;
wire req_os_d_src_0 ;
wire i_trx_resp_pkd_10 ;
wire i_trx_resp_pkd_4 ;
wire i_trx_resp_pkd_6 ;
wire i_trx_resp_pkd_0 ;
wire hipri_req_ptr_0 ;
wire cpu_d_req_valid_mux_1 ;
wire cpu_d_req_is_apb ;
wire apb_d_req_valid_net_3 ;
wire un24_cpu_i_req_is_apb ;
wire un16_cpu_i_req_is_apb ;
wire un4_cpu_i_req_is_apb ;
wire req_complete_reg ;
wire ifu_emi_req_valid_c ;
wire apb_d_req_valid_net_2 ;
wire i_trx_os_buff_ready ;
wire apb_i_req_ready_net ;
wire apb_d_req_ready_net ;
wire CLK ;
wire subsys_resetn ;
wire is_locked_1z ;
wire [0:0] req_masked_0;
wire [0:0] req_masked_2_Z;
wire [1:0] req_masked_1_Z;
wire [0:0] req_masked_5_Z;
wire is_locked_i ;
wire VCC ;
wire N_56_i ;
wire GND ;
wire is_locked_2_Z ;
wire N_181 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
  CFG1 is_locked_RNI7RMD2 (
	.A(is_locked_1z),
	.Y(is_locked_i)
);
defparam is_locked_RNI7RMD2.INIT=2'h1;
// @31:10391
  SLE \hipri_req_ptr[0]  (
	.Q(hipri_req_ptr_0),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_56_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10452
  SLE is_locked (
	.Q(is_locked_1z),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(is_locked_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10461
  SLE \sel_reg[1]  (
	.Q(apb_resp_sel[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_d_req_ready_net),
	.EN(is_locked_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10461
  SLE \sel_reg[0]  (
	.Q(apb_resp_sel[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_i_req_ready_net),
	.EN(is_locked_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10408
  CFG2 \req_masked_0_0[0]  (
	.A(is_locked_1z),
	.B(i_trx_os_buff_ready),
	.Y(req_masked_0[0])
);
defparam \req_masked_0_0[0] .INIT=4'h4;
// @31:10408
  CFG4 \req_masked_2[0]  (
	.A(i_trx_resp_pkd_10),
	.B(i_trx_resp_pkd_4),
	.C(i_trx_resp_valid_pkd[1]),
	.D(i_trx_resp_valid_pkd[0]),
	.Y(req_masked_2_Z[0])
);
defparam \req_masked_2[0] .INIT=16'h135F;
// @31:10408
  CFG4 \req_masked_1[0]  (
	.A(i_trx_resp_pkd_6),
	.B(i_trx_resp_pkd_0),
	.C(i_trx_resp_valid_pkd[1]),
	.D(i_trx_resp_valid_pkd[0]),
	.Y(req_masked_1_Z[0])
);
defparam \req_masked_1[0] .INIT=16'h135F;
// @31:10391
  CFG3 \hipri_req_ptr_RNO[0]  (
	.A(req_masked[0]),
	.B(hipri_req_ptr_0),
	.C(req_masked[1]),
	.Y(N_56_i)
);
defparam \hipri_req_ptr_RNO[0] .INIT=8'h2E;
// @31:10444
  CFG3 \gnt_0[0]  (
	.A(req_masked[0]),
	.B(hipri_req_ptr_0),
	.C(req_masked[1]),
	.Y(apb_i_req_ready_net)
);
defparam \gnt_0[0] .INIT=8'h2A;
// @31:10444
  CFG3 \gnt_0[1]  (
	.A(req_masked[0]),
	.B(hipri_req_ptr_0),
	.C(req_masked[1]),
	.Y(apb_d_req_ready_net)
);
defparam \gnt_0[1] .INIT=8'hD0;
// @31:10408
  CFG3 \req_masked_1[1]  (
	.A(apb_d_req_valid_net_2),
	.B(req_os_d_src_0),
	.C(is_locked_1z),
	.Y(req_masked_1_Z[1])
);
defparam \req_masked_1[1] .INIT=8'h02;
// @31:10469
  CFG3 \sel_early[1]  (
	.A(is_locked_1z),
	.B(apb_d_req_ready_net),
	.C(apb_resp_sel[1]),
	.Y(apb_src_sel[1])
);
defparam \sel_early[1] .INIT=8'hE4;
// @31:10469
  CFG3 \sel_early[0]  (
	.A(is_locked_1z),
	.B(apb_i_req_ready_net),
	.C(apb_resp_sel[0]),
	.Y(apb_src_sel[0])
);
defparam \sel_early[0] .INIT=8'hE4;
// @31:10408
  CFG4 \req_masked_5[0]  (
	.A(req_masked_0[0]),
	.B(ifu_emi_req_valid_c),
	.C(req_masked_2_Z[0]),
	.D(req_masked_1_Z[0]),
	.Y(req_masked_5_Z[0])
);
defparam \req_masked_5[0] .INIT=16'h8000;
// @31:10457
  CFG4 is_locked_2 (
	.A(req_masked[1]),
	.B(apb_i_req_ready_net),
	.C(req_complete_reg),
	.D(is_locked_1z),
	.Y(is_locked_2_Z)
);
defparam is_locked_2.INIT=16'h0F0E;
// @31:10408
  CFG4 \req_masked_cZ[0]  (
	.A(req_masked_5_Z[0]),
	.B(un4_cpu_i_req_is_apb),
	.C(un16_cpu_i_req_is_apb),
	.D(un24_cpu_i_req_is_apb),
	.Y(req_masked[0])
);
defparam \req_masked_cZ[0] .INIT=16'hAAA8;
// @31:10408
  CFG4 \req_masked_cZ[1]  (
	.A(apb_d_req_valid_net_3),
	.B(req_masked_1_Z[1]),
	.C(cpu_d_req_is_apb),
	.D(cpu_d_req_valid_mux_1),
	.Y(req_masked[1])
);
defparam \req_masked_cZ[1] .INIT=16'h8000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_rr_pri_arb_2s_1s_1s_1 */

module miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5 (
  hipri_req_ptr_0,
  apb_resp_sel,
  i_trx_resp_valid_pkd,
  i_trx_resp_pkd_10,
  i_trx_resp_pkd_4,
  i_trx_resp_pkd_6,
  i_trx_resp_pkd_0,
  req_os_d_src_0,
  ahb_d_req_wr_byte_en_net,
  ahb_i_req_addr_net,
  ahb_d_req_addr_net,
  ahb_d_req_wr_data_net,
  req_masked,
  apb_prdata_net,
  apb_d_resp_rd_data_net,
  apb_paddr,
  APB_PADDR_1z_5,
  APB_PADDR_1z_4,
  APB_PADDR_1z_3,
  APB_PADDR_1z_2,
  APB_PADDR_1z_1,
  APB_PADDR_1z_0,
  APB_PADDR_1z_15,
  APB_PADDR_1z_14,
  APB_PADDR_1z_13,
  APB_PADDR_1z_12,
  APB_PADDR_1z_7,
  APB_PADDR_1z_6,
  APB_PWDATA,
  i_trx_os_buff_ready,
  apb_d_req_valid_net_2,
  ifu_emi_req_valid_c,
  un4_cpu_i_req_is_apb,
  un16_cpu_i_req_is_apb,
  un24_cpu_i_req_is_apb,
  apb_d_req_valid_net_3,
  cpu_d_req_is_apb,
  cpu_d_req_valid_mux_1,
  APB_PENABLE,
  APB_PSEL,
  un3_apb_int_sel,
  apb_i_req_ready_net,
  apb_d_req_ready_net,
  APB_PWRITE,
  apb_penable_int,
  apb_psel_net,
  req_complete_reg,
  CLK,
  subsys_resetn
)
;
output hipri_req_ptr_0 ;
output [1:0] apb_resp_sel ;
input [1:0] i_trx_resp_valid_pkd ;
input i_trx_resp_pkd_10 ;
input i_trx_resp_pkd_4 ;
input i_trx_resp_pkd_6 ;
input i_trx_resp_pkd_0 ;
input req_os_d_src_0 ;
input [3:0] ahb_d_req_wr_byte_en_net ;
input [31:2] ahb_i_req_addr_net ;
input [31:0] ahb_d_req_addr_net ;
input [31:0] ahb_d_req_wr_data_net ;
output [1:0] req_masked ;
input [31:0] apb_prdata_net ;
output [31:0] apb_d_resp_rd_data_net ;
output [31:8] apb_paddr ;
output APB_PADDR_1z_5 ;
output APB_PADDR_1z_4 ;
output APB_PADDR_1z_3 ;
output APB_PADDR_1z_2 ;
output APB_PADDR_1z_1 ;
output APB_PADDR_1z_0 ;
output APB_PADDR_1z_15 ;
output APB_PADDR_1z_14 ;
output APB_PADDR_1z_13 ;
output APB_PADDR_1z_12 ;
output APB_PADDR_1z_7 ;
output APB_PADDR_1z_6 ;
output [31:0] APB_PWDATA ;
input i_trx_os_buff_ready ;
input apb_d_req_valid_net_2 ;
input ifu_emi_req_valid_c ;
input un4_cpu_i_req_is_apb ;
input un16_cpu_i_req_is_apb ;
input un24_cpu_i_req_is_apb ;
input apb_d_req_valid_net_3 ;
input cpu_d_req_is_apb ;
input cpu_d_req_valid_mux_1 ;
output APB_PENABLE ;
output APB_PSEL ;
input un3_apb_int_sel ;
output apb_i_req_ready_net ;
output apb_d_req_ready_net ;
output APB_PWRITE ;
output apb_penable_int ;
output apb_psel_net ;
output req_complete_reg ;
input CLK ;
input subsys_resetn ;
wire hipri_req_ptr_0 ;
wire i_trx_resp_pkd_10 ;
wire i_trx_resp_pkd_4 ;
wire i_trx_resp_pkd_6 ;
wire i_trx_resp_pkd_0 ;
wire req_os_d_src_0 ;
wire APB_PADDR_1z_5 ;
wire APB_PADDR_1z_4 ;
wire APB_PADDR_1z_3 ;
wire APB_PADDR_1z_2 ;
wire APB_PADDR_1z_1 ;
wire APB_PADDR_1z_0 ;
wire APB_PADDR_1z_15 ;
wire APB_PADDR_1z_14 ;
wire APB_PADDR_1z_13 ;
wire APB_PADDR_1z_12 ;
wire APB_PADDR_1z_7 ;
wire APB_PADDR_1z_6 ;
wire i_trx_os_buff_ready ;
wire apb_d_req_valid_net_2 ;
wire ifu_emi_req_valid_c ;
wire un4_cpu_i_req_is_apb ;
wire un16_cpu_i_req_is_apb ;
wire un24_cpu_i_req_is_apb ;
wire apb_d_req_valid_net_3 ;
wire cpu_d_req_is_apb ;
wire cpu_d_req_valid_mux_1 ;
wire APB_PENABLE ;
wire APB_PSEL ;
wire un3_apb_int_sel ;
wire apb_i_req_ready_net ;
wire apb_d_req_ready_net ;
wire APB_PWRITE ;
wire apb_penable_int ;
wire apb_psel_net ;
wire req_complete_reg ;
wire CLK ;
wire subsys_resetn ;
wire [5:0] apb_st;
wire [5:0] apb_st_ns;
wire [31:0] pwdata_8_Z;
wire [31:2] req_addr_mux_Z;
wire [1:0] req_addr_mux;
wire [3:0] pstrb;
wire [3:0] un9_req_wr_byte_en_mux;
wire [31:0] pwdata_8_2_Z;
wire [1:0] apb_src_sel;
wire [31:0] un10_req_wr_data_mux;
wire VCC ;
wire GND ;
wire N_86_i ;
wire N_83_i ;
wire un1_req_complete_reg11_3_0_Z ;
wire apb_st_0_o4 ;
wire un1_penable_0_sqmuxa_0_Z ;
wire N_83_2 ;
wire N_93_i ;
wire N_423_i ;
wire req_valid_mux ;
wire N_114 ;
wire N_95 ;
wire is_locked ;
wire apb_pready_net_Z ;
wire N_100 ;
wire N_99 ;
wire N_113 ;
wire N_108 ;
wire N_103 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_8 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
// @31:6231
  SLE \gen_apb_byte_shim.apb_st[5]  (
	.Q(apb_st[5]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_st_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.apb_st[4]  (
	.Q(apb_st[4]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_st_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.apb_st[3]  (
	.Q(apb_st[3]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_86_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.apb_st[2]  (
	.Q(apb_st[2]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_st_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.apb_st[1]  (
	.Q(apb_st[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_83_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.apb_st[0]  (
	.Q(apb_st[0]),
	.ADn(GND),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_st_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.req_complete_reg  (
	.Q(req_complete_reg),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_st[2]),
	.EN(un1_req_complete_reg11_3_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.psel  (
	.Q(apb_psel_net),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_st_0_o4),
	.EN(un1_penable_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.penable  (
	.Q(apb_penable_int),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_83_2),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwrite  (
	.Q(APB_PWRITE),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_423_i),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[7]  (
	.Q(APB_PWDATA[7]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[7]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[6]  (
	.Q(APB_PWDATA[6]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[6]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[5]  (
	.Q(APB_PWDATA[5]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[5]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[4]  (
	.Q(APB_PWDATA[4]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[4]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[3]  (
	.Q(APB_PWDATA[3]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[3]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[2]  (
	.Q(APB_PWDATA[2]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[2]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[1]  (
	.Q(APB_PWDATA[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[1]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[0]  (
	.Q(APB_PWDATA[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[0]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[22]  (
	.Q(APB_PWDATA[22]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[22]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[21]  (
	.Q(APB_PWDATA[21]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[21]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[20]  (
	.Q(APB_PWDATA[20]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[20]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[19]  (
	.Q(APB_PWDATA[19]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[19]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[18]  (
	.Q(APB_PWDATA[18]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[18]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[17]  (
	.Q(APB_PWDATA[17]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[17]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[16]  (
	.Q(APB_PWDATA[16]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[16]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[15]  (
	.Q(APB_PWDATA[15]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[15]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[14]  (
	.Q(APB_PWDATA[14]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[14]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[13]  (
	.Q(APB_PWDATA[13]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[13]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[12]  (
	.Q(APB_PWDATA[12]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[12]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[11]  (
	.Q(APB_PWDATA[11]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[11]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[10]  (
	.Q(APB_PWDATA[10]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[10]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[9]  (
	.Q(APB_PWDATA[9]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[9]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[8]  (
	.Q(APB_PWDATA[8]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[8]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[5]  (
	.Q(APB_PADDR_1z_5),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[5]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[4]  (
	.Q(APB_PADDR_1z_4),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[4]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[3]  (
	.Q(APB_PADDR_1z_3),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[3]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[2]  (
	.Q(APB_PADDR_1z_2),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[2]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[1]  (
	.Q(APB_PADDR_1z_1),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux[1]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[0]  (
	.Q(APB_PADDR_1z_0),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux[0]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[31]  (
	.Q(APB_PWDATA[31]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[31]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[30]  (
	.Q(APB_PWDATA[30]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[30]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[29]  (
	.Q(APB_PWDATA[29]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[29]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[28]  (
	.Q(APB_PWDATA[28]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[28]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[27]  (
	.Q(APB_PWDATA[27]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[27]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[26]  (
	.Q(APB_PWDATA[26]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[26]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[25]  (
	.Q(APB_PWDATA[25]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[25]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[24]  (
	.Q(APB_PWDATA[24]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[24]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pwdata[23]  (
	.Q(APB_PWDATA[23]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(pwdata_8_Z[23]),
	.EN(apb_st_0_o4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[20]  (
	.Q(apb_paddr[20]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[20]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[19]  (
	.Q(apb_paddr[19]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[19]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[18]  (
	.Q(apb_paddr[18]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[18]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[17]  (
	.Q(apb_paddr[17]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[17]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[16]  (
	.Q(apb_paddr[16]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[16]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[15]  (
	.Q(APB_PADDR_1z_15),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[15]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[14]  (
	.Q(APB_PADDR_1z_14),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[14]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[13]  (
	.Q(APB_PADDR_1z_13),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[13]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[12]  (
	.Q(APB_PADDR_1z_12),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[12]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[11]  (
	.Q(apb_paddr[11]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[11]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[10]  (
	.Q(apb_paddr[10]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[10]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[9]  (
	.Q(apb_paddr[9]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[9]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[8]  (
	.Q(apb_paddr[8]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[8]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[7]  (
	.Q(APB_PADDR_1z_7),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[7]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[6]  (
	.Q(APB_PADDR_1z_6),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[6]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pstrb[3]  (
	.Q(pstrb[3]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un9_req_wr_byte_en_mux[3]),
	.EN(N_114),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pstrb[2]  (
	.Q(pstrb[2]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un9_req_wr_byte_en_mux[2]),
	.EN(N_114),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pstrb[1]  (
	.Q(pstrb[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un9_req_wr_byte_en_mux[1]),
	.EN(N_114),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  SLE \gen_apb_byte_shim.pstrb[0]  (
	.Q(pstrb[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un9_req_wr_byte_en_mux[0]),
	.EN(N_114),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[31]  (
	.Q(apb_paddr[31]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[31]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[30]  (
	.Q(apb_paddr[30]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[30]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[29]  (
	.Q(apb_paddr[29]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[29]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[28]  (
	.Q(apb_paddr[28]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[28]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[27]  (
	.Q(apb_paddr[27]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[27]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[26]  (
	.Q(apb_paddr[26]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[26]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[25]  (
	.Q(apb_paddr[25]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[25]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[24]  (
	.Q(apb_paddr[24]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[24]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[23]  (
	.Q(apb_paddr[23]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[23]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[22]  (
	.Q(apb_paddr[22]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[22]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6361
  SLE \paddr[21]  (
	.Q(apb_paddr[21]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(req_addr_mux_Z[21]),
	.EN(req_valid_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[14]  (
	.Q(apb_d_resp_rd_data_net[14]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[13]  (
	.Q(apb_d_resp_rd_data_net[13]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[12]  (
	.Q(apb_d_resp_rd_data_net[12]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[11]  (
	.Q(apb_d_resp_rd_data_net[11]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[10]  (
	.Q(apb_d_resp_rd_data_net[10]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[9]  (
	.Q(apb_d_resp_rd_data_net[9]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[8]  (
	.Q(apb_d_resp_rd_data_net[8]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[7]  (
	.Q(apb_d_resp_rd_data_net[7]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[6]  (
	.Q(apb_d_resp_rd_data_net[6]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[5]  (
	.Q(apb_d_resp_rd_data_net[5]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[4]  (
	.Q(apb_d_resp_rd_data_net[4]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[3]  (
	.Q(apb_d_resp_rd_data_net[3]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[2]  (
	.Q(apb_d_resp_rd_data_net[2]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[1]  (
	.Q(apb_d_resp_rd_data_net[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[0]  (
	.Q(apb_d_resp_rd_data_net[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[29]  (
	.Q(apb_d_resp_rd_data_net[29]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[28]  (
	.Q(apb_d_resp_rd_data_net[28]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[27]  (
	.Q(apb_d_resp_rd_data_net[27]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[26]  (
	.Q(apb_d_resp_rd_data_net[26]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[25]  (
	.Q(apb_d_resp_rd_data_net[25]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[24]  (
	.Q(apb_d_resp_rd_data_net[24]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[23]  (
	.Q(apb_d_resp_rd_data_net[23]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[22]  (
	.Q(apb_d_resp_rd_data_net[22]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[21]  (
	.Q(apb_d_resp_rd_data_net[21]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[20]  (
	.Q(apb_d_resp_rd_data_net[20]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[19]  (
	.Q(apb_d_resp_rd_data_net[19]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[18]  (
	.Q(apb_d_resp_rd_data_net[18]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[17]  (
	.Q(apb_d_resp_rd_data_net[17]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[16]  (
	.Q(apb_d_resp_rd_data_net[16]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[15]  (
	.Q(apb_d_resp_rd_data_net[15]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[31]  (
	.Q(apb_d_resp_rd_data_net[31]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6372
  SLE \prdata_reg[30]  (
	.Q(apb_d_resp_rd_data_net[30]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(apb_prdata_net[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:6231
  CFG2 \gen_apb_byte_shim.apb_st_ns_i_2[1]  (
	.A(apb_st[1]),
	.B(apb_st[3]),
	.Y(N_83_2)
);
defparam \gen_apb_byte_shim.apb_st_ns_i_2[1] .INIT=4'hE;
// @31:6231
  CFG2 \gen_apb_byte_shim.apb_st_ns_i_o4[1]  (
	.A(apb_st[2]),
	.B(apb_st[4]),
	.Y(N_95)
);
defparam \gen_apb_byte_shim.apb_st_ns_i_o4[1] .INIT=4'hE;
// @31:6243
  CFG4 \pwdata_8_2[27]  (
	.A(apb_d_resp_rd_data_net[27]),
	.B(APB_PWDATA[27]),
	.C(pstrb[3]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[27])
);
defparam \pwdata_8_2[27] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[25]  (
	.A(apb_d_resp_rd_data_net[25]),
	.B(APB_PWDATA[25]),
	.C(pstrb[3]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[25])
);
defparam \pwdata_8_2[25] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[3]  (
	.A(apb_d_resp_rd_data_net[3]),
	.B(pstrb[0]),
	.C(APB_PWDATA[3]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[3])
);
defparam \pwdata_8_2[3] .INIT=16'hE200;
// @31:6243
  CFG4 \pwdata_8_2[22]  (
	.A(apb_d_resp_rd_data_net[22]),
	.B(APB_PWDATA[22]),
	.C(pstrb[2]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[22])
);
defparam \pwdata_8_2[22] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[14]  (
	.A(apb_d_resp_rd_data_net[14]),
	.B(APB_PWDATA[14]),
	.C(pstrb[1]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[14])
);
defparam \pwdata_8_2[14] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[10]  (
	.A(apb_d_resp_rd_data_net[10]),
	.B(APB_PWDATA[10]),
	.C(pstrb[1]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[10])
);
defparam \pwdata_8_2[10] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[29]  (
	.A(apb_d_resp_rd_data_net[29]),
	.B(APB_PWDATA[29]),
	.C(pstrb[3]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[29])
);
defparam \pwdata_8_2[29] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[31]  (
	.A(apb_d_resp_rd_data_net[31]),
	.B(APB_PWDATA[31]),
	.C(pstrb[3]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[31])
);
defparam \pwdata_8_2[31] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[26]  (
	.A(apb_d_resp_rd_data_net[26]),
	.B(APB_PWDATA[26]),
	.C(pstrb[3]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[26])
);
defparam \pwdata_8_2[26] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[12]  (
	.A(apb_d_resp_rd_data_net[12]),
	.B(APB_PWDATA[12]),
	.C(pstrb[1]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[12])
);
defparam \pwdata_8_2[12] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[30]  (
	.A(apb_d_resp_rd_data_net[30]),
	.B(APB_PWDATA[30]),
	.C(pstrb[3]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[30])
);
defparam \pwdata_8_2[30] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[24]  (
	.A(apb_d_resp_rd_data_net[24]),
	.B(APB_PWDATA[24]),
	.C(pstrb[3]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[24])
);
defparam \pwdata_8_2[24] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[1]  (
	.A(apb_d_resp_rd_data_net[1]),
	.B(pstrb[0]),
	.C(APB_PWDATA[1]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[1])
);
defparam \pwdata_8_2[1] .INIT=16'hE200;
// @31:6243
  CFG4 \pwdata_8_2[2]  (
	.A(apb_d_resp_rd_data_net[2]),
	.B(pstrb[0]),
	.C(APB_PWDATA[2]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[2])
);
defparam \pwdata_8_2[2] .INIT=16'hE200;
// @31:6243
  CFG4 \pwdata_8_2[9]  (
	.A(apb_d_resp_rd_data_net[9]),
	.B(APB_PWDATA[9]),
	.C(pstrb[1]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[9])
);
defparam \pwdata_8_2[9] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[20]  (
	.A(apb_d_resp_rd_data_net[20]),
	.B(APB_PWDATA[20]),
	.C(pstrb[2]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[20])
);
defparam \pwdata_8_2[20] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[17]  (
	.A(apb_d_resp_rd_data_net[17]),
	.B(APB_PWDATA[17]),
	.C(pstrb[2]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[17])
);
defparam \pwdata_8_2[17] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[18]  (
	.A(apb_d_resp_rd_data_net[18]),
	.B(APB_PWDATA[18]),
	.C(pstrb[2]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[18])
);
defparam \pwdata_8_2[18] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[28]  (
	.A(apb_d_resp_rd_data_net[28]),
	.B(APB_PWDATA[28]),
	.C(pstrb[3]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[28])
);
defparam \pwdata_8_2[28] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[5]  (
	.A(apb_d_resp_rd_data_net[5]),
	.B(pstrb[0]),
	.C(APB_PWDATA[5]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[5])
);
defparam \pwdata_8_2[5] .INIT=16'hE200;
// @31:6243
  CFG4 \pwdata_8_2[0]  (
	.A(apb_d_resp_rd_data_net[0]),
	.B(pstrb[0]),
	.C(APB_PWDATA[0]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[0])
);
defparam \pwdata_8_2[0] .INIT=16'hE200;
// @31:6243
  CFG4 \pwdata_8_2[19]  (
	.A(apb_d_resp_rd_data_net[19]),
	.B(APB_PWDATA[19]),
	.C(pstrb[2]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[19])
);
defparam \pwdata_8_2[19] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[11]  (
	.A(apb_d_resp_rd_data_net[11]),
	.B(APB_PWDATA[11]),
	.C(pstrb[1]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[11])
);
defparam \pwdata_8_2[11] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[8]  (
	.A(apb_d_resp_rd_data_net[8]),
	.B(APB_PWDATA[8]),
	.C(pstrb[1]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[8])
);
defparam \pwdata_8_2[8] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[21]  (
	.A(apb_d_resp_rd_data_net[21]),
	.B(APB_PWDATA[21]),
	.C(pstrb[2]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[21])
);
defparam \pwdata_8_2[21] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[4]  (
	.A(apb_d_resp_rd_data_net[4]),
	.B(pstrb[0]),
	.C(APB_PWDATA[4]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[4])
);
defparam \pwdata_8_2[4] .INIT=16'hE200;
// @31:6243
  CFG4 \pwdata_8_2[6]  (
	.A(apb_d_resp_rd_data_net[6]),
	.B(pstrb[0]),
	.C(APB_PWDATA[6]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[6])
);
defparam \pwdata_8_2[6] .INIT=16'hE200;
// @31:6243
  CFG4 \pwdata_8_2[13]  (
	.A(apb_d_resp_rd_data_net[13]),
	.B(APB_PWDATA[13]),
	.C(pstrb[1]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[13])
);
defparam \pwdata_8_2[13] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[16]  (
	.A(apb_d_resp_rd_data_net[16]),
	.B(APB_PWDATA[16]),
	.C(pstrb[2]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[16])
);
defparam \pwdata_8_2[16] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[23]  (
	.A(apb_d_resp_rd_data_net[23]),
	.B(APB_PWDATA[23]),
	.C(pstrb[2]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[23])
);
defparam \pwdata_8_2[23] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[15]  (
	.A(apb_d_resp_rd_data_net[15]),
	.B(APB_PWDATA[15]),
	.C(pstrb[1]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[15])
);
defparam \pwdata_8_2[15] .INIT=16'hCA00;
// @31:6243
  CFG4 \pwdata_8_2[7]  (
	.A(apb_d_resp_rd_data_net[7]),
	.B(pstrb[0]),
	.C(APB_PWDATA[7]),
	.D(apb_st[5]),
	.Y(pwdata_8_2_Z[7])
);
defparam \pwdata_8_2[7] .INIT=16'hE200;
// @31:6386
  CFG2 req_valid_mux_i_o3 (
	.A(req_masked[0]),
	.B(req_masked[1]),
	.Y(req_valid_mux)
);
defparam req_valid_mux_i_o3.INIT=4'hE;
// @31:6243
  CFG3 \un1_gen_apb_byte_shim.apb_st_0_a3  (
	.A(req_masked[0]),
	.B(apb_st[0]),
	.C(req_masked[1]),
	.Y(N_114)
);
defparam \un1_gen_apb_byte_shim.apb_st_0_a3 .INIT=8'hC8;
// @31:6218
  CFG4 \raddr_mux_loop_l1.un8_req_addr_mux[1]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_addr_net[1]),
	.D(apb_d_req_ready_net),
	.Y(req_addr_mux[1])
);
defparam \raddr_mux_loop_l1.un8_req_addr_mux[1] .INIT=16'hB080;
// @31:6218
  CFG4 \raddr_mux_loop_l1.un8_req_addr_mux[0]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_addr_net[0]),
	.D(apb_d_req_ready_net),
	.Y(req_addr_mux[0])
);
defparam \raddr_mux_loop_l1.un8_req_addr_mux[0] .INIT=16'hB080;
// @31:6243
  CFG4 \un1_gen_apb_byte_shim.apb_st_0_o4  (
	.A(req_masked[1]),
	.B(apb_i_req_ready_net),
	.C(apb_st[0]),
	.D(apb_st[5]),
	.Y(apb_st_0_o4)
);
defparam \un1_gen_apb_byte_shim.apb_st_0_o4 .INIT=16'hFFE0;
// @31:6218
  CFG4 \req_addr_mux[5]  (
	.A(ahb_d_req_addr_net[5]),
	.B(ahb_i_req_addr_net[5]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[5])
);
defparam \req_addr_mux[5] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[6]  (
	.A(ahb_d_req_addr_net[6]),
	.B(ahb_i_req_addr_net[6]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[6])
);
defparam \req_addr_mux[6] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[10]  (
	.A(ahb_d_req_addr_net[10]),
	.B(ahb_i_req_addr_net[10]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[10])
);
defparam \req_addr_mux[10] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[11]  (
	.A(ahb_d_req_addr_net[11]),
	.B(ahb_i_req_addr_net[11]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[11])
);
defparam \req_addr_mux[11] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[15]  (
	.A(ahb_d_req_addr_net[15]),
	.B(ahb_i_req_addr_net[15]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[15])
);
defparam \req_addr_mux[15] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[16]  (
	.A(ahb_d_req_addr_net[16]),
	.B(ahb_i_req_addr_net[16]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[16])
);
defparam \req_addr_mux[16] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[19]  (
	.A(ahb_d_req_addr_net[19]),
	.B(ahb_i_req_addr_net[19]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[19])
);
defparam \req_addr_mux[19] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[21]  (
	.A(ahb_d_req_addr_net[21]),
	.B(ahb_i_req_addr_net[21]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[21])
);
defparam \req_addr_mux[21] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[22]  (
	.A(ahb_d_req_addr_net[22]),
	.B(ahb_i_req_addr_net[22]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[22])
);
defparam \req_addr_mux[22] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[25]  (
	.A(ahb_d_req_addr_net[25]),
	.B(ahb_i_req_addr_net[25]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[25])
);
defparam \req_addr_mux[25] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[29]  (
	.A(ahb_d_req_addr_net[29]),
	.B(ahb_i_req_addr_net[29]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[29])
);
defparam \req_addr_mux[29] .INIT=16'hEAC0;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[0]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[0]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[0])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[0] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[1]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[1]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[1])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[1] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[3]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[3]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[3])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[3] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[4]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[4]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[4])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[4] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[5]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[5]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[5])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[5] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[6]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[6]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[6])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[6] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[7]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[7]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[7])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[7] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[9]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[9]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[9])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[9] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[10]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[10]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[10])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[10] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[11]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[11]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[11])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[11] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[12]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[12]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[12])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[12] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[13]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[13]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[13])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[13] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[14]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[14]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[14])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[14] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[15]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[15]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[15])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[15] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[16]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[16]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[16])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[16] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[17]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[17]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[17])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[17] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[18]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[18]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[18])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[18] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[19]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[19]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[19])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[19] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[20]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[20]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[20])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[20] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[21]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[21]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[21])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[21] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[23]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[23]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[23])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[23] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[24]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[24]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[24])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[24] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[25]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[25]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[25])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[25] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[26]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[26]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[26])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[26] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[27]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[27]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[27])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[27] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[28]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[28]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[28])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[28] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[30]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[30]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[30])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[30] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[31]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[31]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[31])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[31] .INIT=16'hB080;
// @31:6218
  CFG4 \req_addr_mux[17]  (
	.A(ahb_d_req_addr_net[17]),
	.B(ahb_i_req_addr_net[17]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[17])
);
defparam \req_addr_mux[17] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[9]  (
	.A(ahb_d_req_addr_net[9]),
	.B(ahb_i_req_addr_net[9]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[9])
);
defparam \req_addr_mux[9] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[31]  (
	.A(ahb_d_req_addr_net[31]),
	.B(ahb_i_req_addr_net[31]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[31])
);
defparam \req_addr_mux[31] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[28]  (
	.A(ahb_d_req_addr_net[28]),
	.B(ahb_i_req_addr_net[28]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[28])
);
defparam \req_addr_mux[28] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[12]  (
	.A(ahb_d_req_addr_net[12]),
	.B(ahb_i_req_addr_net[12]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[12])
);
defparam \req_addr_mux[12] .INIT=16'hEAC0;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[2]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[2]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[2])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[2] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[22]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[22]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[22])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[22] .INIT=16'hB080;
// @31:6218
  CFG4 \req_addr_mux[3]  (
	.A(ahb_d_req_addr_net[3]),
	.B(ahb_i_req_addr_net[3]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[3])
);
defparam \req_addr_mux[3] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[27]  (
	.A(ahb_d_req_addr_net[27]),
	.B(ahb_i_req_addr_net[27]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[27])
);
defparam \req_addr_mux[27] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[24]  (
	.A(ahb_d_req_addr_net[24]),
	.B(ahb_i_req_addr_net[24]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[24])
);
defparam \req_addr_mux[24] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[7]  (
	.A(ahb_d_req_addr_net[7]),
	.B(ahb_i_req_addr_net[7]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[7])
);
defparam \req_addr_mux[7] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[20]  (
	.A(ahb_d_req_addr_net[20]),
	.B(ahb_i_req_addr_net[20]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[20])
);
defparam \req_addr_mux[20] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[4]  (
	.A(ahb_d_req_addr_net[4]),
	.B(ahb_i_req_addr_net[4]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[4])
);
defparam \req_addr_mux[4] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[13]  (
	.A(ahb_d_req_addr_net[13]),
	.B(ahb_i_req_addr_net[13]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[13])
);
defparam \req_addr_mux[13] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[8]  (
	.A(ahb_d_req_addr_net[8]),
	.B(ahb_i_req_addr_net[8]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[8])
);
defparam \req_addr_mux[8] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[14]  (
	.A(ahb_d_req_addr_net[14]),
	.B(ahb_i_req_addr_net[14]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[14])
);
defparam \req_addr_mux[14] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[26]  (
	.A(ahb_d_req_addr_net[26]),
	.B(ahb_i_req_addr_net[26]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[26])
);
defparam \req_addr_mux[26] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[23]  (
	.A(ahb_d_req_addr_net[23]),
	.B(ahb_i_req_addr_net[23]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[23])
);
defparam \req_addr_mux[23] .INIT=16'hEAC0;
// @31:6218
  CFG4 \req_addr_mux[18]  (
	.A(ahb_d_req_addr_net[18]),
	.B(ahb_i_req_addr_net[18]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[18])
);
defparam \req_addr_mux[18] .INIT=16'hEAC0;
// @31:6216
  CFG4 \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[0]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_byte_en_net[0]),
	.D(apb_d_req_ready_net),
	.Y(un9_req_wr_byte_en_mux[0])
);
defparam \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[0] .INIT=16'hB080;
// @31:6218
  CFG4 \req_addr_mux[30]  (
	.A(ahb_d_req_addr_net[30]),
	.B(ahb_i_req_addr_net[30]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[30])
);
defparam \req_addr_mux[30] .INIT=16'hEAC0;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[29]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[29]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[29])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[29] .INIT=16'hB080;
// @31:6219
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[8]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[8]),
	.D(apb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[8])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[8] .INIT=16'hB080;
// @31:2176
  CFG2 apb_psel (
	.A(un3_apb_int_sel),
	.B(apb_psel_net),
	.Y(APB_PSEL)
);
defparam apb_psel.INIT=4'h4;
// @31:2177
  CFG2 apb_penable (
	.A(un3_apb_int_sel),
	.B(apb_penable_int),
	.Y(APB_PENABLE)
);
defparam apb_penable.INIT=4'h4;
// @31:6218
  CFG4 \req_addr_mux[2]  (
	.A(ahb_d_req_addr_net[2]),
	.B(ahb_i_req_addr_net[2]),
	.C(apb_src_sel[0]),
	.D(apb_src_sel[1]),
	.Y(req_addr_mux_Z[2])
);
defparam \req_addr_mux[2] .INIT=16'hEAC0;
// @31:6216
  CFG4 \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[2]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_byte_en_net[2]),
	.D(apb_d_req_ready_net),
	.Y(un9_req_wr_byte_en_mux[2])
);
defparam \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[2] .INIT=16'hB080;
// @31:2181
  CFG3 apb_pready_net (
	.A(apb_penable_int),
	.B(apb_psel_net),
	.C(un3_apb_int_sel),
	.Y(apb_pready_net_Z)
);
defparam apb_pready_net.INIT=8'h8F;
// @31:6231
  CFG2 \gen_apb_byte_shim.apb_st_ns_a4[5]  (
	.A(apb_pready_net_Z),
	.B(apb_st[4]),
	.Y(apb_st_ns[5])
);
defparam \gen_apb_byte_shim.apb_st_ns_a4[5] .INIT=4'h8;
// @31:6243
  CFG3 \pwdata_8[27]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[27]),
	.C(un10_req_wr_data_mux[27]),
	.Y(pwdata_8_Z[27])
);
defparam \pwdata_8[27] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[25]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[25]),
	.C(un10_req_wr_data_mux[25]),
	.Y(pwdata_8_Z[25])
);
defparam \pwdata_8[25] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[3]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[3]),
	.C(un10_req_wr_data_mux[3]),
	.Y(pwdata_8_Z[3])
);
defparam \pwdata_8[3] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[22]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[22]),
	.C(un10_req_wr_data_mux[22]),
	.Y(pwdata_8_Z[22])
);
defparam \pwdata_8[22] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[14]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[14]),
	.C(un10_req_wr_data_mux[14]),
	.Y(pwdata_8_Z[14])
);
defparam \pwdata_8[14] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[10]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[10]),
	.C(un10_req_wr_data_mux[10]),
	.Y(pwdata_8_Z[10])
);
defparam \pwdata_8[10] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[29]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[29]),
	.C(un10_req_wr_data_mux[29]),
	.Y(pwdata_8_Z[29])
);
defparam \pwdata_8[29] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[31]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[31]),
	.C(un10_req_wr_data_mux[31]),
	.Y(pwdata_8_Z[31])
);
defparam \pwdata_8[31] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[26]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[26]),
	.C(un10_req_wr_data_mux[26]),
	.Y(pwdata_8_Z[26])
);
defparam \pwdata_8[26] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[12]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[12]),
	.C(un10_req_wr_data_mux[12]),
	.Y(pwdata_8_Z[12])
);
defparam \pwdata_8[12] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[30]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[30]),
	.C(un10_req_wr_data_mux[30]),
	.Y(pwdata_8_Z[30])
);
defparam \pwdata_8[30] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[24]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[24]),
	.C(un10_req_wr_data_mux[24]),
	.Y(pwdata_8_Z[24])
);
defparam \pwdata_8[24] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[1]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[1]),
	.C(un10_req_wr_data_mux[1]),
	.Y(pwdata_8_Z[1])
);
defparam \pwdata_8[1] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[2]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[2]),
	.C(un10_req_wr_data_mux[2]),
	.Y(pwdata_8_Z[2])
);
defparam \pwdata_8[2] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[9]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[9]),
	.C(un10_req_wr_data_mux[9]),
	.Y(pwdata_8_Z[9])
);
defparam \pwdata_8[9] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[20]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[20]),
	.C(un10_req_wr_data_mux[20]),
	.Y(pwdata_8_Z[20])
);
defparam \pwdata_8[20] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[17]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[17]),
	.C(un10_req_wr_data_mux[17]),
	.Y(pwdata_8_Z[17])
);
defparam \pwdata_8[17] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[18]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[18]),
	.C(un10_req_wr_data_mux[18]),
	.Y(pwdata_8_Z[18])
);
defparam \pwdata_8[18] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[28]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[28]),
	.C(un10_req_wr_data_mux[28]),
	.Y(pwdata_8_Z[28])
);
defparam \pwdata_8[28] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[5]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[5]),
	.C(un10_req_wr_data_mux[5]),
	.Y(pwdata_8_Z[5])
);
defparam \pwdata_8[5] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[0]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[0]),
	.C(un10_req_wr_data_mux[0]),
	.Y(pwdata_8_Z[0])
);
defparam \pwdata_8[0] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[19]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[19]),
	.C(un10_req_wr_data_mux[19]),
	.Y(pwdata_8_Z[19])
);
defparam \pwdata_8[19] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[11]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[11]),
	.C(un10_req_wr_data_mux[11]),
	.Y(pwdata_8_Z[11])
);
defparam \pwdata_8[11] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[8]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[8]),
	.C(un10_req_wr_data_mux[8]),
	.Y(pwdata_8_Z[8])
);
defparam \pwdata_8[8] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[21]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[21]),
	.C(un10_req_wr_data_mux[21]),
	.Y(pwdata_8_Z[21])
);
defparam \pwdata_8[21] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[4]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[4]),
	.C(un10_req_wr_data_mux[4]),
	.Y(pwdata_8_Z[4])
);
defparam \pwdata_8[4] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[6]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[6]),
	.C(un10_req_wr_data_mux[6]),
	.Y(pwdata_8_Z[6])
);
defparam \pwdata_8[6] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[13]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[13]),
	.C(un10_req_wr_data_mux[13]),
	.Y(pwdata_8_Z[13])
);
defparam \pwdata_8[13] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[16]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[16]),
	.C(un10_req_wr_data_mux[16]),
	.Y(pwdata_8_Z[16])
);
defparam \pwdata_8[16] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[23]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[23]),
	.C(un10_req_wr_data_mux[23]),
	.Y(pwdata_8_Z[23])
);
defparam \pwdata_8[23] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[15]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[15]),
	.C(un10_req_wr_data_mux[15]),
	.Y(pwdata_8_Z[15])
);
defparam \pwdata_8[15] .INIT=8'hDC;
// @31:6243
  CFG3 \pwdata_8[7]  (
	.A(apb_st[5]),
	.B(pwdata_8_2_Z[7]),
	.C(un10_req_wr_data_mux[7]),
	.Y(pwdata_8_Z[7])
);
defparam \pwdata_8[7] .INIT=8'hDC;
// @31:6243
  CFG3 un1_req_complete_reg11_3_0 (
	.A(apb_st[2]),
	.B(apb_st[0]),
	.C(apb_pready_net_Z),
	.Y(un1_req_complete_reg11_3_0_Z)
);
defparam un1_req_complete_reg11_3_0.INIT=8'hEC;
// @31:6231
  CFG4 \gen_apb_byte_shim.apb_st_ns[0]  (
	.A(apb_pready_net_Z),
	.B(req_valid_mux),
	.C(apb_st[2]),
	.D(apb_st[0]),
	.Y(apb_st_ns[0])
);
defparam \gen_apb_byte_shim.apb_st_ns[0] .INIT=16'hB3A0;
// @31:6231
  CFG3 \gen_apb_byte_shim.apb_st_ns[4]  (
	.A(apb_st[4]),
	.B(apb_pready_net_Z),
	.C(apb_st[3]),
	.Y(apb_st_ns[4])
);
defparam \gen_apb_byte_shim.apb_st_ns[4] .INIT=8'hF2;
// @31:6231
  CFG3 \gen_apb_byte_shim.apb_st_ns[2]  (
	.A(apb_st[2]),
	.B(apb_pready_net_Z),
	.C(apb_st[1]),
	.Y(apb_st_ns[2])
);
defparam \gen_apb_byte_shim.apb_st_ns[2] .INIT=8'hF2;
// @31:6243
  CFG4 un1_penable_0_sqmuxa_0 (
	.A(N_95),
	.B(apb_st[5]),
	.C(N_114),
	.D(apb_pready_net_Z),
	.Y(un1_penable_0_sqmuxa_0_Z)
);
defparam un1_penable_0_sqmuxa_0.INIT=16'hFEFC;
// @31:6216
  CFG4 \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[1]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_byte_en_net[1]),
	.D(apb_d_req_ready_net),
	.Y(un9_req_wr_byte_en_mux[1])
);
defparam \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[1] .INIT=16'hB080;
// @31:6216
  CFG4 \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[3]  (
	.A(apb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_byte_en_net[3]),
	.D(apb_d_req_ready_net),
	.Y(un9_req_wr_byte_en_mux[3])
);
defparam \raddr_mux_loop_l1.un9_req_wr_byte_en_mux[3] .INIT=16'hB080;
// @31:6231
  CFG4 \gen_apb_byte_shim.penable_RNO  (
	.A(apb_st[5]),
	.B(apb_st[0]),
	.C(apb_pready_net_Z),
	.D(N_95),
	.Y(N_93_i)
);
defparam \gen_apb_byte_shim.penable_RNO .INIT=16'h1011;
// @31:6231
  CFG4 \gen_apb_byte_shim.apb_st_ns_i_o3_1[3]  (
	.A(ahb_d_req_wr_byte_en_net[0]),
	.B(ahb_d_req_wr_byte_en_net[1]),
	.C(ahb_d_req_wr_byte_en_net[2]),
	.D(apb_src_sel[1]),
	.Y(N_100)
);
defparam \gen_apb_byte_shim.apb_st_ns_i_o3_1[3] .INIT=16'h7FFF;
// @31:6231
  CFG4 \gen_apb_byte_shim.apb_st_ns_i_o3[3]  (
	.A(ahb_d_req_wr_byte_en_net[0]),
	.B(ahb_d_req_wr_byte_en_net[1]),
	.C(ahb_d_req_wr_byte_en_net[2]),
	.D(apb_src_sel[1]),
	.Y(N_99)
);
defparam \gen_apb_byte_shim.apb_st_ns_i_o3[3] .INIT=16'hFE00;
// @31:6231
  CFG4 \gen_apb_byte_shim.apb_st_ns_i_a3[3]  (
	.A(ahb_d_req_wr_byte_en_net[1]),
	.B(ahb_d_req_wr_byte_en_net[2]),
	.C(un9_req_wr_byte_en_mux[0]),
	.D(un9_req_wr_byte_en_mux[3]),
	.Y(N_113)
);
defparam \gen_apb_byte_shim.apb_st_ns_i_a3[3] .INIT=16'h8000;
// @31:6231
  CFG4 \gen_apb_byte_shim.apb_st_ns_i_a4[3]  (
	.A(un9_req_wr_byte_en_mux[0]),
	.B(un9_req_wr_byte_en_mux[3]),
	.C(un9_req_wr_byte_en_mux[2]),
	.D(un9_req_wr_byte_en_mux[1]),
	.Y(N_108)
);
defparam \gen_apb_byte_shim.apb_st_ns_i_a4[3] .INIT=16'h0001;
// @31:6231
  CFG3 \gen_apb_byte_shim.pwrite_RNO  (
	.A(un9_req_wr_byte_en_mux[3]),
	.B(N_100),
	.C(apb_st[5]),
	.Y(N_423_i)
);
defparam \gen_apb_byte_shim.pwrite_RNO .INIT=8'hF2;
// @31:6231
  CFG4 \gen_apb_byte_shim.apb_st_ns_i_o3[1]  (
	.A(un9_req_wr_byte_en_mux[3]),
	.B(req_valid_mux),
	.C(N_100),
	.D(N_99),
	.Y(N_103)
);
defparam \gen_apb_byte_shim.apb_st_ns_i_o3[1] .INIT=16'hF7B3;
// @31:6231
  CFG4 \gen_apb_byte_shim.apb_st_RNO[3]  (
	.A(apb_st[0]),
	.B(req_valid_mux),
	.C(N_108),
	.D(N_113),
	.Y(N_86_i)
);
defparam \gen_apb_byte_shim.apb_st_RNO[3] .INIT=16'h0008;
// @31:6231
  CFG4 \gen_apb_byte_shim.apb_st_RNO[1]  (
	.A(N_95),
	.B(N_103),
	.C(N_83_2),
	.D(apb_st[5]),
	.Y(N_83_i)
);
defparam \gen_apb_byte_shim.apb_st_RNO[1] .INIT=16'h0501;
// @31:6193
  miv_rv32_rr_pri_arb_2s_1s_1s_1 u_apb_req_arb (
	.apb_src_sel(apb_src_sel[1:0]),
	.req_os_d_src_0(req_os_d_src_0),
	.req_masked(req_masked[1:0]),
	.i_trx_resp_pkd_10(i_trx_resp_pkd_10),
	.i_trx_resp_pkd_4(i_trx_resp_pkd_4),
	.i_trx_resp_pkd_6(i_trx_resp_pkd_6),
	.i_trx_resp_pkd_0(i_trx_resp_pkd_0),
	.i_trx_resp_valid_pkd(i_trx_resp_valid_pkd[1:0]),
	.apb_resp_sel(apb_resp_sel[1:0]),
	.hipri_req_ptr_0(hipri_req_ptr_0),
	.cpu_d_req_valid_mux_1(cpu_d_req_valid_mux_1),
	.cpu_d_req_is_apb(cpu_d_req_is_apb),
	.apb_d_req_valid_net_3(apb_d_req_valid_net_3),
	.un24_cpu_i_req_is_apb(un24_cpu_i_req_is_apb),
	.un16_cpu_i_req_is_apb(un16_cpu_i_req_is_apb),
	.un4_cpu_i_req_is_apb(un4_cpu_i_req_is_apb),
	.req_complete_reg(req_complete_reg),
	.ifu_emi_req_valid_c(ifu_emi_req_valid_c),
	.apb_d_req_valid_net_2(apb_d_req_valid_net_2),
	.i_trx_os_buff_ready(i_trx_os_buff_ready),
	.apb_i_req_ready_net(apb_i_req_ready_net),
	.apb_d_req_ready_net(apb_d_req_ready_net),
	.CLK(CLK),
	.subsys_resetn(subsys_resetn),
	.is_locked_1z(is_locked)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5 */

module miv_rv32_rr_pri_arb_2s_1s_1s_1_0 (
  req_os_d_src_0,
  ahb_src_sel,
  ahb_i_req_addr_net,
  ahb_resp_sel,
  cpu_d_req_valid_mux_1,
  cpu_d_req_is_ahb,
  un8_cpu_i_req_is_ahblto15_7,
  un8_cpu_i_req_is_ahblto15_8,
  un8_cpu_i_req_is_ahblto15_9,
  N_171,
  d_trx_os_buff_ready,
  ifu_emi_req_valid_c,
  i_trx_os_buff_ready,
  ahb_i_req_ready_net,
  ahb_d_req_ready_net,
  CLK,
  subsys_resetn,
  is_locked_1z
)
;
input req_os_d_src_0 ;
output [1:0] ahb_src_sel ;
input [31:28] ahb_i_req_addr_net ;
output [1:0] ahb_resp_sel ;
input cpu_d_req_valid_mux_1 ;
input cpu_d_req_is_ahb ;
input un8_cpu_i_req_is_ahblto15_7 ;
input un8_cpu_i_req_is_ahblto15_8 ;
input un8_cpu_i_req_is_ahblto15_9 ;
input N_171 ;
input d_trx_os_buff_ready ;
input ifu_emi_req_valid_c ;
input i_trx_os_buff_ready ;
output ahb_i_req_ready_net ;
output ahb_d_req_ready_net ;
input CLK ;
input subsys_resetn ;
output is_locked_1z ;
wire req_os_d_src_0 ;
wire cpu_d_req_valid_mux_1 ;
wire cpu_d_req_is_ahb ;
wire un8_cpu_i_req_is_ahblto15_7 ;
wire un8_cpu_i_req_is_ahblto15_8 ;
wire un8_cpu_i_req_is_ahblto15_9 ;
wire N_171 ;
wire d_trx_os_buff_ready ;
wire ifu_emi_req_valid_c ;
wire i_trx_os_buff_ready ;
wire ahb_i_req_ready_net ;
wire ahb_d_req_ready_net ;
wire CLK ;
wire subsys_resetn ;
wire is_locked_1z ;
wire [0:0] hipri_req_ptr_Z;
wire [0:0] req_masked_2_sx_Z;
wire [0:0] req_masked_1;
wire [1:1] req_masked_0;
wire [1:0] req_masked_Z;
wire is_locked_i ;
wire VCC ;
wire N_56_i ;
wire GND ;
wire is_locked_2_Z ;
wire N_182 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
  CFG1 is_locked_RNI57K82 (
	.A(is_locked_1z),
	.Y(is_locked_i)
);
defparam is_locked_RNI57K82.INIT=2'h1;
// @31:10391
  SLE \hipri_req_ptr[0]  (
	.Q(hipri_req_ptr_Z[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_56_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10452
  SLE is_locked (
	.Q(is_locked_1z),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(is_locked_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10461
  SLE \sel_reg[1]  (
	.Q(ahb_resp_sel[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_d_req_ready_net),
	.EN(is_locked_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10461
  SLE \sel_reg[0]  (
	.Q(ahb_resp_sel[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(ahb_i_req_ready_net),
	.EN(is_locked_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:10408
  CFG4 \req_masked_2[0]  (
	.A(ahb_i_req_addr_net[29]),
	.B(ahb_i_req_addr_net[30]),
	.C(req_masked_2_sx_Z[0]),
	.D(ahb_i_req_addr_net[31]),
	.Y(req_masked_1[0])
);
defparam \req_masked_2[0] .INIT=16'h0100;
// @31:10408
  CFG4 \req_masked_2_sx[0]  (
	.A(i_trx_os_buff_ready),
	.B(is_locked_1z),
	.C(ifu_emi_req_valid_c),
	.D(ahb_i_req_addr_net[28]),
	.Y(req_masked_2_sx_Z[0])
);
defparam \req_masked_2_sx[0] .INIT=16'hFFDF;
// @31:10408
  CFG2 \req_masked_0_0[1]  (
	.A(is_locked_1z),
	.B(d_trx_os_buff_ready),
	.Y(req_masked_0[1])
);
defparam \req_masked_0_0[1] .INIT=4'h4;
// @31:10391
  CFG3 \hipri_req_ptr_RNO[0]  (
	.A(req_masked_Z[0]),
	.B(hipri_req_ptr_Z[0]),
	.C(req_masked_Z[1]),
	.Y(N_56_i)
);
defparam \hipri_req_ptr_RNO[0] .INIT=8'h2E;
// @31:10444
  CFG3 \gnt_0[0]  (
	.A(req_masked_Z[0]),
	.B(hipri_req_ptr_Z[0]),
	.C(req_masked_Z[1]),
	.Y(ahb_i_req_ready_net)
);
defparam \gnt_0[0] .INIT=8'h2A;
// @31:10457
  CFG4 is_locked_2 (
	.A(is_locked_1z),
	.B(N_171),
	.C(req_masked_Z[1]),
	.D(req_masked_Z[0]),
	.Y(is_locked_2_Z)
);
defparam is_locked_2.INIT=16'hCCC8;
// @31:10444
  CFG3 \gnt_0[1]  (
	.A(req_masked_Z[0]),
	.B(hipri_req_ptr_Z[0]),
	.C(req_masked_Z[1]),
	.Y(ahb_d_req_ready_net)
);
defparam \gnt_0[1] .INIT=8'hD0;
// @31:10469
  CFG3 \sel_early[0]  (
	.A(ahb_i_req_ready_net),
	.B(ahb_resp_sel[0]),
	.C(is_locked_1z),
	.Y(ahb_src_sel[0])
);
defparam \sel_early[0] .INIT=8'hCA;
// @31:10469
  CFG3 \sel_early[1]  (
	.A(ahb_d_req_ready_net),
	.B(ahb_resp_sel[1]),
	.C(is_locked_1z),
	.Y(ahb_src_sel[1])
);
defparam \sel_early[1] .INIT=8'hCA;
// @31:10408
  CFG4 \req_masked[0]  (
	.A(un8_cpu_i_req_is_ahblto15_9),
	.B(req_masked_1[0]),
	.C(un8_cpu_i_req_is_ahblto15_8),
	.D(un8_cpu_i_req_is_ahblto15_7),
	.Y(req_masked_Z[0])
);
defparam \req_masked[0] .INIT=16'h4CCC;
// @31:10408
  CFG4 \req_masked[1]  (
	.A(cpu_d_req_is_ahb),
	.B(cpu_d_req_valid_mux_1),
	.C(req_masked_0[1]),
	.D(req_os_d_src_0),
	.Y(req_masked_Z[1])
);
defparam \req_masked[1] .INIT=16'h0080;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_rr_pri_arb_2s_1s_1s_1_0 */

module miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5 (
  ahb_i_req_addr_net_3,
  ahb_i_req_addr_net_4,
  ahb_i_req_addr_net_13,
  ahb_i_req_addr_net_8,
  ahb_i_req_addr_net_7,
  ahb_i_req_addr_net_10,
  ahb_i_req_addr_net_9,
  ahb_i_req_addr_net_12,
  ahb_i_req_addr_net_1,
  ahb_i_req_addr_net_6,
  ahb_i_req_addr_net_5,
  ahb_i_req_addr_net_2,
  ahb_i_req_addr_net_11,
  ahb_i_req_addr_net_0,
  ahb_i_req_addr_net_26,
  ahb_i_req_addr_net_27,
  ahb_i_req_addr_net_28,
  ahb_i_req_addr_net_29,
  req_os_d_src_0,
  ahb_d_req_rd_byte_en_net,
  AHB_HADDR,
  AHB_HSIZE,
  ahb_d_req_addr_net,
  ahb_d_req_wr_data_net,
  ahb_resp_sel,
  htrans_1_iv_i_0,
  ahb_d_req_wr_byte_en_net,
  AHB_HWDATA,
  ahb_st_0,
  i_trx_os_buff_ready,
  d_trx_os_buff_ready,
  un8_cpu_i_req_is_ahblto15_9,
  un8_cpu_i_req_is_ahblto15_8,
  un8_cpu_i_req_is_ahblto15_7,
  cpu_d_req_is_ahb,
  cpu_d_req_valid_mux_1,
  un1_cpu_d_req_accepted_2,
  ifu_emi_req_valid_c,
  N_171,
  ahb_i_req_ready_net,
  AHB_HWRITE,
  ahb_d_req_ready_net,
  AHB_HREADY,
  CLK,
  subsys_resetn
)
;
input ahb_i_req_addr_net_3 ;
input ahb_i_req_addr_net_4 ;
input ahb_i_req_addr_net_13 ;
input ahb_i_req_addr_net_8 ;
input ahb_i_req_addr_net_7 ;
input ahb_i_req_addr_net_10 ;
input ahb_i_req_addr_net_9 ;
input ahb_i_req_addr_net_12 ;
input ahb_i_req_addr_net_1 ;
input ahb_i_req_addr_net_6 ;
input ahb_i_req_addr_net_5 ;
input ahb_i_req_addr_net_2 ;
input ahb_i_req_addr_net_11 ;
input ahb_i_req_addr_net_0 ;
input ahb_i_req_addr_net_26 ;
input ahb_i_req_addr_net_27 ;
input ahb_i_req_addr_net_28 ;
input ahb_i_req_addr_net_29 ;
input req_os_d_src_0 ;
input [3:0] ahb_d_req_rd_byte_en_net ;
output [15:0] AHB_HADDR ;
output [1:0] AHB_HSIZE ;
input [15:0] ahb_d_req_addr_net ;
input [31:0] ahb_d_req_wr_data_net ;
output [1:0] ahb_resp_sel ;
output htrans_1_iv_i_0 ;
input [3:0] ahb_d_req_wr_byte_en_net ;
output [31:0] AHB_HWDATA ;
output ahb_st_0 ;
input i_trx_os_buff_ready ;
input d_trx_os_buff_ready ;
input un8_cpu_i_req_is_ahblto15_9 ;
input un8_cpu_i_req_is_ahblto15_8 ;
input un8_cpu_i_req_is_ahblto15_7 ;
input cpu_d_req_is_ahb ;
input cpu_d_req_valid_mux_1 ;
input un1_cpu_d_req_accepted_2 ;
input ifu_emi_req_valid_c ;
output N_171 ;
output ahb_i_req_ready_net ;
output AHB_HWRITE ;
output ahb_d_req_ready_net ;
input AHB_HREADY ;
input CLK ;
input subsys_resetn ;
wire ahb_i_req_addr_net_3 ;
wire ahb_i_req_addr_net_4 ;
wire ahb_i_req_addr_net_13 ;
wire ahb_i_req_addr_net_8 ;
wire ahb_i_req_addr_net_7 ;
wire ahb_i_req_addr_net_10 ;
wire ahb_i_req_addr_net_9 ;
wire ahb_i_req_addr_net_12 ;
wire ahb_i_req_addr_net_1 ;
wire ahb_i_req_addr_net_6 ;
wire ahb_i_req_addr_net_5 ;
wire ahb_i_req_addr_net_2 ;
wire ahb_i_req_addr_net_11 ;
wire ahb_i_req_addr_net_0 ;
wire ahb_i_req_addr_net_26 ;
wire ahb_i_req_addr_net_27 ;
wire ahb_i_req_addr_net_28 ;
wire ahb_i_req_addr_net_29 ;
wire req_os_d_src_0 ;
wire htrans_1_iv_i_0 ;
wire ahb_st_0 ;
wire i_trx_os_buff_ready ;
wire d_trx_os_buff_ready ;
wire un8_cpu_i_req_is_ahblto15_9 ;
wire un8_cpu_i_req_is_ahblto15_8 ;
wire un8_cpu_i_req_is_ahblto15_7 ;
wire cpu_d_req_is_ahb ;
wire cpu_d_req_valid_mux_1 ;
wire un1_cpu_d_req_accepted_2 ;
wire ifu_emi_req_valid_c ;
wire N_171 ;
wire ahb_i_req_ready_net ;
wire AHB_HWRITE ;
wire ahb_d_req_ready_net ;
wire AHB_HREADY ;
wire CLK ;
wire subsys_resetn ;
wire [1:1] ahb_st_Z;
wire [1:1] htrans_reg_Z;
wire [15:0] haddr_reg_Z;
wire [15:0] haddr_reg_5_Z;
wire [31:0] un10_req_wr_data_mux;
wire [1:0] hsize_reg_Z;
wire [1:0] hsize_reg_8_Z;
wire [1:1] htrans_reg_i_m;
wire [0:0] hsize_int_0_iv_1_Z;
wire [1:1] hsize_int;
wire [1:0] req_addr_mux;
wire [0:0] hsize_int_0_iv_4_Z;
wire [1:0] ahb_src_sel;
wire [0:0] un4_req_rd_byte_en_mux;
wire [15:2] req_addr_mux_Z;
wire [1:1] un9_req_rd_byte_en_mux;
wire [3:1] req_rd_byte_en_mux_Z;
wire VCC ;
wire N_368_i ;
wire GND ;
wire N_366_i ;
wire N_178_i ;
wire hwrite_reg_Z ;
wire un1_hwrite_reg_Z ;
wire N_193_i ;
wire N_186_i ;
wire un1_hwrite_reg_1_0_Z ;
wire hwrite_iv_N_3L4_Z ;
wire N_169_i ;
wire hwrite_iv_N_4L6_Z ;
wire is_locked ;
wire hwrite_iv_N_5L8_Z ;
wire N_198_i ;
wire N_193 ;
wire hsize_int_3_sqmuxa_1_0 ;
wire hsize_int_3_sqmuxa_Z ;
wire hsize_int_1_sqmuxa_0_0 ;
wire hsize_int_1_sqmuxa_Z ;
wire haddr_sn_N_2 ;
wire hsize_int_1_sqmuxa_1_1_Z ;
wire hsize_int_2_sqmuxa_Z ;
wire hsize_int_3_sqmuxa_1_Z ;
wire hsize_int_2_sqmuxa_1_Z ;
wire hsize_int_0_sqmuxa_1_Z ;
wire hsize_int_1_sqmuxa_2_Z ;
wire hsize_int_0_sqmuxa_2_Z ;
wire hsize_int_2_sqmuxa_1_1 ;
wire hsize_int_1_sqmuxa_2_1_Z ;
wire hsize_int_0_sqmuxa_1_1 ;
wire hsize_int_2_sqmuxa_0 ;
wire hsize_int_1_sqmuxa_1_Z ;
wire hsize_int_0_sqmuxa_2_i_1 ;
wire N_356 ;
wire N_355 ;
wire N_354 ;
wire N_353 ;
wire N_352 ;
wire N_351 ;
wire N_350 ;
wire N_349 ;
wire N_348 ;
wire N_347 ;
wire N_346 ;
wire N_345 ;
wire N_344 ;
wire N_343 ;
wire N_342 ;
wire N_341 ;
wire N_146 ;
wire N_145 ;
wire N_144 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
// @31:5938
  SLE \ahb_st[0]  (
	.Q(ahb_st_0),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_368_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5938
  SLE \ahb_st[1]  (
	.Q(ahb_st_Z[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(N_366_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \htrans_reg[1]  (
	.Q(htrans_reg_Z[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(VCC),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE hwrite_reg (
	.Q(hwrite_reg_Z),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un1_hwrite_reg_Z),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \haddr_reg[0]  (
	.Q(haddr_reg_Z[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[0]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \haddr_reg[15]  (
	.Q(haddr_reg_Z[15]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[15]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \haddr_reg[14]  (
	.Q(haddr_reg_Z[14]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[14]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \haddr_reg[13]  (
	.Q(haddr_reg_Z[13]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[13]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \haddr_reg[12]  (
	.Q(haddr_reg_Z[12]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[12]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \haddr_reg[11]  (
	.Q(haddr_reg_Z[11]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[11]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \haddr_reg[10]  (
	.Q(haddr_reg_Z[10]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[10]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \haddr_reg[9]  (
	.Q(haddr_reg_Z[9]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[9]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \haddr_reg[8]  (
	.Q(haddr_reg_Z[8]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[8]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \haddr_reg[7]  (
	.Q(haddr_reg_Z[7]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[7]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \haddr_reg[6]  (
	.Q(haddr_reg_Z[6]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[6]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \haddr_reg[5]  (
	.Q(haddr_reg_Z[5]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[5]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \haddr_reg[4]  (
	.Q(haddr_reg_Z[4]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[4]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \haddr_reg[3]  (
	.Q(haddr_reg_Z[3]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[3]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \haddr_reg[2]  (
	.Q(haddr_reg_Z[2]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[2]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \haddr_reg[1]  (
	.Q(haddr_reg_Z[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(haddr_reg_5_Z[1]),
	.EN(N_178_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[12]  (
	.Q(AHB_HWDATA[12]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[12]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[11]  (
	.Q(AHB_HWDATA[11]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[11]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[10]  (
	.Q(AHB_HWDATA[10]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[10]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[9]  (
	.Q(AHB_HWDATA[9]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[9]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[8]  (
	.Q(AHB_HWDATA[8]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[8]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[7]  (
	.Q(AHB_HWDATA[7]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[7]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[6]  (
	.Q(AHB_HWDATA[6]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[6]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[5]  (
	.Q(AHB_HWDATA[5]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[5]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[4]  (
	.Q(AHB_HWDATA[4]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[4]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[3]  (
	.Q(AHB_HWDATA[3]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[3]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[2]  (
	.Q(AHB_HWDATA[2]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[2]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[1]  (
	.Q(AHB_HWDATA[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[1]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[0]  (
	.Q(AHB_HWDATA[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[0]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hsize_reg[1]  (
	.Q(hsize_reg_Z[1]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(hsize_reg_8_Z[1]),
	.EN(N_186_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hsize_reg[0]  (
	.Q(hsize_reg_Z[0]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(hsize_reg_8_Z[0]),
	.EN(N_186_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[27]  (
	.Q(AHB_HWDATA[27]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[27]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[26]  (
	.Q(AHB_HWDATA[26]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[26]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[25]  (
	.Q(AHB_HWDATA[25]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[25]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[24]  (
	.Q(AHB_HWDATA[24]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[24]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[23]  (
	.Q(AHB_HWDATA[23]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[23]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[22]  (
	.Q(AHB_HWDATA[22]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[22]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[21]  (
	.Q(AHB_HWDATA[21]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[21]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[20]  (
	.Q(AHB_HWDATA[20]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[20]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[19]  (
	.Q(AHB_HWDATA[19]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[19]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[18]  (
	.Q(AHB_HWDATA[18]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[18]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[17]  (
	.Q(AHB_HWDATA[17]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[17]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[16]  (
	.Q(AHB_HWDATA[16]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[16]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[15]  (
	.Q(AHB_HWDATA[15]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[15]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[14]  (
	.Q(AHB_HWDATA[14]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[14]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[13]  (
	.Q(AHB_HWDATA[13]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[13]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[31]  (
	.Q(AHB_HWDATA[31]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[31]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[30]  (
	.Q(AHB_HWDATA[30]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[30]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[29]  (
	.Q(AHB_HWDATA[29]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[29]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5760
  SLE \hwdata[28]  (
	.Q(AHB_HWDATA[28]),
	.ADn(VCC),
	.ALn(subsys_resetn),
	.CLK(CLK),
	.D(un10_req_wr_data_mux[28]),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:5792
  CFG4 un1_hwrite_reg_1_0 (
	.A(ahb_d_req_wr_byte_en_net[0]),
	.B(ahb_d_req_wr_byte_en_net[1]),
	.C(ahb_d_req_wr_byte_en_net[2]),
	.D(ahb_d_req_wr_byte_en_net[3]),
	.Y(un1_hwrite_reg_1_0_Z)
);
defparam un1_hwrite_reg_1_0.INIT=16'h0001;
// @31:5856
  CFG3 hwrite_iv_N_3L4 (
	.A(ahb_st_0),
	.B(ahb_st_Z[1]),
	.C(AHB_HREADY),
	.Y(hwrite_iv_N_3L4_Z)
);
defparam hwrite_iv_N_3L4.INIT=8'hEF;
// @31:5856
  CFG2 hwrite_iv_N_4L6 (
	.A(N_169_i),
	.B(hwrite_reg_Z),
	.Y(hwrite_iv_N_4L6_Z)
);
defparam hwrite_iv_N_4L6.INIT=4'h4;
// @31:5856
  CFG4 hwrite_iv_N_5L8 (
	.A(is_locked),
	.B(ahb_resp_sel[1]),
	.C(ahb_d_req_ready_net),
	.D(un1_hwrite_reg_1_0_Z),
	.Y(hwrite_iv_N_5L8_Z)
);
defparam hwrite_iv_N_5L8.INIT=16'h00D8;
// @31:5856
  CFG4 hwrite_iv (
	.A(hwrite_iv_N_5L8_Z),
	.B(N_198_i),
	.C(hwrite_iv_N_3L4_Z),
	.D(hwrite_iv_N_4L6_Z),
	.Y(AHB_HWRITE)
);
defparam hwrite_iv.INIT=16'hFF02;
// @31:5792
  CFG4 un1_hwrite_reg (
	.A(is_locked),
	.B(ahb_resp_sel[1]),
	.C(ahb_d_req_ready_net),
	.D(un1_hwrite_reg_1_0_Z),
	.Y(un1_hwrite_reg_Z)
);
defparam un1_hwrite_reg.INIT=16'h00D8;
// @31:5947
  CFG3 hsize_int_3_sqmuxa (
	.A(N_193),
	.B(ahb_d_req_wr_byte_en_net[0]),
	.C(hsize_int_3_sqmuxa_1_0),
	.Y(hsize_int_3_sqmuxa_Z)
);
defparam hsize_int_3_sqmuxa.INIT=8'h40;
// @31:5947
  CFG3 hsize_int_1_sqmuxa (
	.A(N_193),
	.B(ahb_d_req_wr_byte_en_net[3]),
	.C(hsize_int_1_sqmuxa_0_0),
	.Y(hsize_int_1_sqmuxa_Z)
);
defparam hsize_int_1_sqmuxa.INIT=8'h10;
// @31:5956
  CFG2 req_valid_mux_i_a2_RNI4V8D7 (
	.A(N_198_i),
	.B(ahb_st_Z[1]),
	.Y(haddr_sn_N_2)
);
defparam req_valid_mux_i_a2_RNI4V8D7.INIT=4'h2;
// @31:5856
  CFG2 \htrans_reg_RNI56F49[1]  (
	.A(N_169_i),
	.B(htrans_reg_Z[1]),
	.Y(htrans_reg_i_m[1])
);
defparam \htrans_reg_RNI56F49[1] .INIT=4'h1;
// @31:5947
  CFG2 hsize_int_1_sqmuxa_1_1 (
	.A(ahb_st_Z[1]),
	.B(ahb_st_0),
	.Y(hsize_int_1_sqmuxa_1_1_Z)
);
defparam hsize_int_1_sqmuxa_1_1.INIT=4'h1;
// @31:5805
  CFG2 htrans_int_0_sqmuxa_i (
	.A(AHB_HREADY),
	.B(ahb_st_Z[1]),
	.Y(N_169_i)
);
defparam htrans_int_0_sqmuxa_i.INIT=4'h7;
// @31:5947
  CFG2 req_valid_mux_i_a2 (
	.A(ahb_d_req_ready_net),
	.B(ahb_i_req_ready_net),
	.Y(N_198_i)
);
defparam req_valid_mux_i_a2.INIT=4'h1;
// @31:5951
  CFG2 cpu_i_resp_last_i (
	.A(AHB_HREADY),
	.B(ahb_st_0),
	.Y(N_171)
);
defparam cpu_i_resp_last_i.INIT=4'h7;
// @31:5779
  CFG3 htrans_reg_1_sqmuxa_i_o4 (
	.A(ahb_st_Z[1]),
	.B(N_198_i),
	.C(ahb_st_0),
	.Y(N_193)
);
defparam htrans_reg_1_sqmuxa_i_o4.INIT=8'hFE;
// @31:5856
  CFG4 \hsize_int_0_iv_1[0]  (
	.A(hsize_int_1_sqmuxa_Z),
	.B(hsize_int_2_sqmuxa_Z),
	.C(hsize_reg_Z[0]),
	.D(N_169_i),
	.Y(hsize_int_0_iv_1_Z[0])
);
defparam \hsize_int_0_iv_1[0] .INIT=16'hEEFE;
// @31:5856
  CFG3 req_valid_mux_i_a2_RNID2SLD (
	.A(ahb_st_Z[1]),
	.B(N_198_i),
	.C(ahb_st_0),
	.Y(N_193_i)
);
defparam req_valid_mux_i_a2_RNID2SLD.INIT=8'h01;
// @31:5856
  CFG4 \hsize_int_0_iv[1]  (
	.A(hsize_int_3_sqmuxa_Z),
	.B(hsize_int_3_sqmuxa_1_Z),
	.C(hsize_reg_Z[1]),
	.D(N_169_i),
	.Y(hsize_int[1])
);
defparam \hsize_int_0_iv[1] .INIT=16'hEEFE;
  CFG4 \ahb_st_RNIPLTET[0]  (
	.A(AHB_HREADY),
	.B(ahb_st_0),
	.C(haddr_sn_N_2),
	.D(htrans_reg_i_m[1]),
	.Y(htrans_1_iv_i_0)
);
defparam \ahb_st_RNIPLTET[0] .INIT=16'h0002;
// @31:5671
  CFG3 \hsize_2[1]  (
	.A(hsize_int[1]),
	.B(hsize_int_1_sqmuxa_1_1_Z),
	.C(AHB_HREADY),
	.Y(AHB_HSIZE[1])
);
defparam \hsize_2[1] .INIT=8'hA2;
// @31:5776
  CFG2 \hsize_reg_8[1]  (
	.A(hsize_int[1]),
	.B(AHB_HREADY),
	.Y(hsize_reg_8_Z[1])
);
defparam \hsize_reg_8[1] .INIT=4'h2;
// @31:5760
  CFG4 req_valid_mux_i_a2_RNIKFEAK_0 (
	.A(AHB_HREADY),
	.B(N_198_i),
	.C(ahb_st_0),
	.D(ahb_st_Z[1]),
	.Y(N_178_i)
);
defparam req_valid_mux_i_a2_RNIKFEAK_0.INIT=16'h0001;
// @31:5760
  CFG4 req_valid_mux_i_a2_RNIKFEAK (
	.A(AHB_HREADY),
	.B(N_198_i),
	.C(ahb_st_0),
	.D(ahb_st_Z[1]),
	.Y(N_186_i)
);
defparam req_valid_mux_i_a2_RNIKFEAK.INIT=16'h00A1;
// @31:5938
  CFG4 \ahb_st_RNO[1]  (
	.A(AHB_HREADY),
	.B(N_198_i),
	.C(ahb_st_0),
	.D(ahb_st_Z[1]),
	.Y(N_366_i)
);
defparam \ahb_st_RNO[1] .INIT=16'h0501;
// @31:5744
  CFG4 \raddr_mux_loop_l1.un8_req_addr_mux[0]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_addr_net[0]),
	.D(ahb_d_req_ready_net),
	.Y(req_addr_mux[0])
);
defparam \raddr_mux_loop_l1.un8_req_addr_mux[0] .INIT=16'hB080;
// @31:5744
  CFG4 \raddr_mux_loop_l1.un8_req_addr_mux[1]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_addr_net[1]),
	.D(ahb_d_req_ready_net),
	.Y(req_addr_mux[1])
);
defparam \raddr_mux_loop_l1.un8_req_addr_mux[1] .INIT=16'hB080;
// @31:5776
  CFG4 \haddr_reg_5[1]  (
	.A(ahb_resp_sel[0]),
	.B(is_locked),
	.C(ahb_d_req_addr_net[1]),
	.D(ahb_i_req_ready_net),
	.Y(haddr_reg_5_Z[1])
);
defparam \haddr_reg_5[1] .INIT=16'h4070;
// @31:5776
  CFG4 \haddr_reg_5[0]  (
	.A(ahb_resp_sel[0]),
	.B(is_locked),
	.C(ahb_d_req_addr_net[0]),
	.D(ahb_i_req_ready_net),
	.Y(haddr_reg_5_Z[0])
);
defparam \haddr_reg_5[0] .INIT=16'h4070;
// @31:5938
  CFG4 \ahb_st_RNO[0]  (
	.A(AHB_HREADY),
	.B(N_198_i),
	.C(ahb_st_0),
	.D(ahb_st_Z[1]),
	.Y(N_368_i)
);
defparam \ahb_st_RNO[0] .INIT=16'h5A52;
// @31:5856
  CFG4 \hsize_int_0_iv_4[0]  (
	.A(hsize_int_2_sqmuxa_1_Z),
	.B(hsize_int_0_sqmuxa_1_Z),
	.C(hsize_int_0_iv_1_Z[0]),
	.D(hsize_int_1_sqmuxa_2_Z),
	.Y(hsize_int_0_iv_4_Z[0])
);
defparam \hsize_int_0_iv_4[0] .INIT=16'hFFFE;
// @31:5776
  CFG3 \haddr_reg_5[5]  (
	.A(ahb_d_req_addr_net[5]),
	.B(ahb_i_req_addr_net_3),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[5])
);
defparam \haddr_reg_5[5] .INIT=8'hCA;
// @31:5776
  CFG3 \haddr_reg_5[6]  (
	.A(ahb_d_req_addr_net[6]),
	.B(ahb_i_req_addr_net_4),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[6])
);
defparam \haddr_reg_5[6] .INIT=8'hCA;
// @31:5776
  CFG3 \haddr_reg_5[15]  (
	.A(ahb_d_req_addr_net[15]),
	.B(ahb_i_req_addr_net_13),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[15])
);
defparam \haddr_reg_5[15] .INIT=8'hCA;
// @31:5776
  CFG3 \haddr_reg_5[10]  (
	.A(ahb_d_req_addr_net[10]),
	.B(ahb_i_req_addr_net_8),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[10])
);
defparam \haddr_reg_5[10] .INIT=8'hCA;
// @31:5776
  CFG3 \haddr_reg_5[9]  (
	.A(ahb_d_req_addr_net[9]),
	.B(ahb_i_req_addr_net_7),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[9])
);
defparam \haddr_reg_5[9] .INIT=8'hCA;
// @31:5776
  CFG3 \haddr_reg_5[12]  (
	.A(ahb_d_req_addr_net[12]),
	.B(ahb_i_req_addr_net_10),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[12])
);
defparam \haddr_reg_5[12] .INIT=8'hCA;
// @31:5776
  CFG3 \haddr_reg_5[11]  (
	.A(ahb_d_req_addr_net[11]),
	.B(ahb_i_req_addr_net_9),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[11])
);
defparam \haddr_reg_5[11] .INIT=8'hCA;
// @31:5776
  CFG3 \haddr_reg_5[14]  (
	.A(ahb_d_req_addr_net[14]),
	.B(ahb_i_req_addr_net_12),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[14])
);
defparam \haddr_reg_5[14] .INIT=8'hCA;
// @31:5743
  CFG4 \raddr_mux_loop_l0.un4_req_rd_byte_en_mux[0]  (
	.A(is_locked),
	.B(ahb_resp_sel[0]),
	.C(ahb_i_req_ready_net),
	.D(ifu_emi_req_valid_c),
	.Y(un4_req_rd_byte_en_mux[0])
);
defparam \raddr_mux_loop_l0.un4_req_rd_byte_en_mux[0] .INIT=16'hD800;
// @31:5776
  CFG3 \haddr_reg_5[3]  (
	.A(ahb_d_req_addr_net[3]),
	.B(ahb_i_req_addr_net_1),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[3])
);
defparam \haddr_reg_5[3] .INIT=8'hCA;
// @31:5776
  CFG3 \haddr_reg_5[8]  (
	.A(ahb_d_req_addr_net[8]),
	.B(ahb_i_req_addr_net_6),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[8])
);
defparam \haddr_reg_5[8] .INIT=8'hCA;
// @31:5776
  CFG3 \haddr_reg_5[7]  (
	.A(ahb_d_req_addr_net[7]),
	.B(ahb_i_req_addr_net_5),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[7])
);
defparam \haddr_reg_5[7] .INIT=8'hCA;
// @31:5776
  CFG3 \haddr_reg_5[4]  (
	.A(ahb_d_req_addr_net[4]),
	.B(ahb_i_req_addr_net_2),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[4])
);
defparam \haddr_reg_5[4] .INIT=8'hCA;
// @31:5776
  CFG3 \haddr_reg_5[13]  (
	.A(ahb_d_req_addr_net[13]),
	.B(ahb_i_req_addr_net_11),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[13])
);
defparam \haddr_reg_5[13] .INIT=8'hCA;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[0]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[0]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[0])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[0] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[1]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[1]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[1])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[1] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[2]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[2]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[2])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[2] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[3]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[3]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[3])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[3] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[4]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[4]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[4])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[4] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[5]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[5]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[5])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[5] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[6]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[6]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[6])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[6] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[7]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[7]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[7])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[7] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[9]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[9]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[9])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[9] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[10]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[10]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[10])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[10] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[11]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[11]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[11])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[11] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[12]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[12]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[12])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[12] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[13]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[13]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[13])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[13] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[14]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[14]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[14])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[14] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[15]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[15]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[15])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[15] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[16]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[16]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[16])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[16] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[17]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[17]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[17])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[17] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[18]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[18]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[18])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[18] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[19]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[19]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[19])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[19] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[20]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[20]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[20])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[20] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[21]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[21]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[21])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[21] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[23]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[23]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[23])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[23] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[24]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[24]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[24])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[24] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[25]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[25]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[25])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[25] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[26]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[26]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[26])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[26] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[27]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[27]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[27])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[27] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[28]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[28]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[28])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[28] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[30]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[30]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[30])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[30] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[31]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[31]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[31])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[31] .INIT=16'hB080;
// @31:5744
  CFG4 \req_addr_mux[3]  (
	.A(ahb_d_req_addr_net[3]),
	.B(ahb_i_req_addr_net_1),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[3])
);
defparam \req_addr_mux[3] .INIT=16'hEAC0;
// @31:5744
  CFG4 \req_addr_mux[4]  (
	.A(ahb_d_req_addr_net[4]),
	.B(ahb_i_req_addr_net_2),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[4])
);
defparam \req_addr_mux[4] .INIT=16'hEAC0;
// @31:5744
  CFG4 \req_addr_mux[5]  (
	.A(ahb_d_req_addr_net[5]),
	.B(ahb_i_req_addr_net_3),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[5])
);
defparam \req_addr_mux[5] .INIT=16'hEAC0;
// @31:5744
  CFG4 \req_addr_mux[10]  (
	.A(ahb_d_req_addr_net[10]),
	.B(ahb_i_req_addr_net_8),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[10])
);
defparam \req_addr_mux[10] .INIT=16'hEAC0;
// @31:5744
  CFG4 \req_addr_mux[15]  (
	.A(ahb_d_req_addr_net[15]),
	.B(ahb_i_req_addr_net_13),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[15])
);
defparam \req_addr_mux[15] .INIT=16'hEAC0;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[22]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[22]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[22])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[22] .INIT=16'hB080;
// @31:5744
  CFG4 \req_addr_mux[14]  (
	.A(ahb_d_req_addr_net[14]),
	.B(ahb_i_req_addr_net_12),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[14])
);
defparam \req_addr_mux[14] .INIT=16'hEAC0;
// @31:5744
  CFG4 \req_addr_mux[9]  (
	.A(ahb_d_req_addr_net[9]),
	.B(ahb_i_req_addr_net_7),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[9])
);
defparam \req_addr_mux[9] .INIT=16'hEAC0;
// @31:5744
  CFG4 \req_addr_mux[8]  (
	.A(ahb_d_req_addr_net[8]),
	.B(ahb_i_req_addr_net_6),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[8])
);
defparam \req_addr_mux[8] .INIT=16'hEAC0;
// @31:5744
  CFG4 \req_addr_mux[6]  (
	.A(ahb_d_req_addr_net[6]),
	.B(ahb_i_req_addr_net_4),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[6])
);
defparam \req_addr_mux[6] .INIT=16'hEAC0;
// @31:5744
  CFG4 \req_addr_mux[11]  (
	.A(ahb_d_req_addr_net[11]),
	.B(ahb_i_req_addr_net_9),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[11])
);
defparam \req_addr_mux[11] .INIT=16'hEAC0;
// @31:5744
  CFG4 \req_addr_mux[7]  (
	.A(ahb_d_req_addr_net[7]),
	.B(ahb_i_req_addr_net_5),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[7])
);
defparam \req_addr_mux[7] .INIT=16'hEAC0;
// @31:5744
  CFG4 \req_addr_mux[12]  (
	.A(ahb_d_req_addr_net[12]),
	.B(ahb_i_req_addr_net_10),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[12])
);
defparam \req_addr_mux[12] .INIT=16'hEAC0;
// @31:5744
  CFG4 \req_addr_mux[13]  (
	.A(ahb_d_req_addr_net[13]),
	.B(ahb_i_req_addr_net_11),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[13])
);
defparam \req_addr_mux[13] .INIT=16'hEAC0;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[29]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[29]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[29])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[29] .INIT=16'hB080;
// @31:5745
  CFG4 \raddr_mux_loop_l1.un10_req_wr_data_mux[8]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_wr_data_net[8]),
	.D(ahb_d_req_ready_net),
	.Y(un10_req_wr_data_mux[8])
);
defparam \raddr_mux_loop_l1.un10_req_wr_data_mux[8] .INIT=16'hB080;
// @31:5776
  CFG3 \haddr_reg_5[2]  (
	.A(ahb_d_req_addr_net[2]),
	.B(ahb_i_req_addr_net_0),
	.C(ahb_src_sel[0]),
	.Y(haddr_reg_5_Z[2])
);
defparam \haddr_reg_5[2] .INIT=8'hCA;
// @31:5956
  CFG4 \haddr[0]  (
	.A(req_addr_mux[0]),
	.B(N_198_i),
	.C(haddr_reg_Z[0]),
	.D(ahb_st_Z[1]),
	.Y(AHB_HADDR[0])
);
defparam \haddr[0] .INIT=16'hF022;
// @31:5956
  CFG4 \haddr[1]  (
	.A(req_addr_mux[1]),
	.B(N_198_i),
	.C(haddr_reg_Z[1]),
	.D(ahb_st_Z[1]),
	.Y(AHB_HADDR[1])
);
defparam \haddr[1] .INIT=16'hF022;
// @31:5671
  CFG4 \hsize_2[0]  (
	.A(hsize_int_0_sqmuxa_2_Z),
	.B(hsize_int_0_iv_4_Z[0]),
	.C(hsize_int_1_sqmuxa_1_1_Z),
	.D(AHB_HREADY),
	.Y(AHB_HSIZE[0])
);
defparam \hsize_2[0] .INIT=16'hEE0E;
// @31:5776
  CFG3 \hsize_reg_8[0]  (
	.A(hsize_int_0_iv_4_Z[0]),
	.B(AHB_HREADY),
	.C(hsize_int_0_sqmuxa_2_Z),
	.Y(hsize_reg_8_Z[0])
);
defparam \hsize_reg_8[0] .INIT=8'h32;
// @31:5744
  CFG4 \req_addr_mux[2]  (
	.A(ahb_d_req_addr_net[2]),
	.B(ahb_i_req_addr_net_0),
	.C(ahb_src_sel[0]),
	.D(ahb_src_sel[1]),
	.Y(req_addr_mux_Z[2])
);
defparam \req_addr_mux[2] .INIT=16'hEAC0;
// @31:5956
  CFG4 \haddr[3]  (
	.A(haddr_reg_Z[3]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[3]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[3])
);
defparam \haddr[3] .INIT=16'h00B8;
// @31:5956
  CFG4 \haddr[4]  (
	.A(haddr_reg_Z[4]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[4]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[4])
);
defparam \haddr[4] .INIT=16'h00B8;
// @31:5956
  CFG4 \haddr[5]  (
	.A(haddr_reg_Z[5]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[5]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[5])
);
defparam \haddr[5] .INIT=16'h00B8;
// @31:5956
  CFG4 \haddr[10]  (
	.A(haddr_reg_Z[10]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[10]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[10])
);
defparam \haddr[10] .INIT=16'h00B8;
// @31:5956
  CFG4 \haddr[15]  (
	.A(haddr_reg_Z[15]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[15]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[15])
);
defparam \haddr[15] .INIT=16'h00B8;
// @31:5956
  CFG4 \haddr[14]  (
	.A(haddr_reg_Z[14]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[14]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[14])
);
defparam \haddr[14] .INIT=16'h00B8;
// @31:5956
  CFG4 \haddr[9]  (
	.A(haddr_reg_Z[9]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[9]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[9])
);
defparam \haddr[9] .INIT=16'h00B8;
// @31:5956
  CFG4 \haddr[8]  (
	.A(haddr_reg_Z[8]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[8]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[8])
);
defparam \haddr[8] .INIT=16'h00B8;
// @31:5956
  CFG4 \haddr[6]  (
	.A(haddr_reg_Z[6]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[6]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[6])
);
defparam \haddr[6] .INIT=16'h00B8;
// @31:5956
  CFG4 \haddr[11]  (
	.A(haddr_reg_Z[11]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[11]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[11])
);
defparam \haddr[11] .INIT=16'h00B8;
// @31:5956
  CFG4 \haddr[7]  (
	.A(haddr_reg_Z[7]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[7]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[7])
);
defparam \haddr[7] .INIT=16'h00B8;
// @31:5956
  CFG4 \haddr[12]  (
	.A(haddr_reg_Z[12]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[12]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[12])
);
defparam \haddr[12] .INIT=16'h00B8;
// @31:5956
  CFG4 \haddr[13]  (
	.A(haddr_reg_Z[13]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[13]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[13])
);
defparam \haddr[13] .INIT=16'h00B8;
// @31:5956
  CFG4 \haddr[2]  (
	.A(haddr_reg_Z[2]),
	.B(ahb_st_Z[1]),
	.C(req_addr_mux_Z[2]),
	.D(haddr_sn_N_2),
	.Y(AHB_HADDR[2])
);
defparam \haddr[2] .INIT=16'h00B8;
// @31:5743
  CFG4 \raddr_mux_loop_l1.un9_req_rd_byte_en_mux[1]  (
	.A(ahb_resp_sel[1]),
	.B(is_locked),
	.C(ahb_d_req_rd_byte_en_net[1]),
	.D(ahb_d_req_ready_net),
	.Y(un9_req_rd_byte_en_mux[1])
);
defparam \raddr_mux_loop_l1.un9_req_rd_byte_en_mux[1] .INIT=16'hB080;
// @31:5743
  CFG4 \req_rd_byte_en_mux[2]  (
	.A(ahb_src_sel[0]),
	.B(ahb_src_sel[1]),
	.C(ahb_d_req_rd_byte_en_net[2]),
	.D(ifu_emi_req_valid_c),
	.Y(req_rd_byte_en_mux_Z[2])
);
defparam \req_rd_byte_en_mux[2] .INIT=16'hEAC0;
// @31:5743
  CFG4 \req_rd_byte_en_mux[3]  (
	.A(ahb_src_sel[0]),
	.B(ahb_src_sel[1]),
	.C(ahb_d_req_rd_byte_en_net[3]),
	.D(ifu_emi_req_valid_c),
	.Y(req_rd_byte_en_mux_Z[3])
);
defparam \req_rd_byte_en_mux[3] .INIT=16'hEAC0;
// @31:5947
  CFG4 hsize_int_2_sqmuxa_1_1_0 (
	.A(ahb_d_req_rd_byte_en_net[0]),
	.B(ahb_d_req_rd_byte_en_net[3]),
	.C(ahb_d_req_rd_byte_en_net[2]),
	.D(ahb_src_sel[1]),
	.Y(hsize_int_2_sqmuxa_1_1)
);
defparam hsize_int_2_sqmuxa_1_1_0.INIT=16'h4000;
// @31:5743
  CFG4 \req_rd_byte_en_mux[1]  (
	.A(ahb_src_sel[0]),
	.B(ahb_src_sel[1]),
	.C(ahb_d_req_rd_byte_en_net[1]),
	.D(ifu_emi_req_valid_c),
	.Y(req_rd_byte_en_mux_Z[1])
);
defparam \req_rd_byte_en_mux[1] .INIT=16'hEAC0;
// @31:5947
  CFG4 hsize_int_1_sqmuxa_2_1 (
	.A(ahb_d_req_rd_byte_en_net[1]),
	.B(ahb_d_req_rd_byte_en_net[0]),
	.C(ahb_src_sel[1]),
	.D(un1_cpu_d_req_accepted_2),
	.Y(hsize_int_1_sqmuxa_2_1_Z)
);
defparam hsize_int_1_sqmuxa_2_1.INIT=16'h2000;
// @31:5947
  CFG4 hsize_int_0_sqmuxa_1_1_0 (
	.A(ahb_d_req_wr_byte_en_net[1]),
	.B(ahb_d_req_wr_byte_en_net[2]),
	.C(ahb_d_req_wr_byte_en_net[3]),
	.D(ahb_src_sel[1]),
	.Y(hsize_int_0_sqmuxa_1_1)
);
defparam hsize_int_0_sqmuxa_1_1_0.INIT=16'h0222;
// @31:5947
  CFG4 hsize_int_3_sqmuxa_1_1 (
	.A(ahb_d_req_wr_byte_en_net[1]),
	.B(ahb_d_req_wr_byte_en_net[2]),
	.C(ahb_d_req_wr_byte_en_net[3]),
	.D(ahb_src_sel[1]),
	.Y(hsize_int_3_sqmuxa_1_0)
);
defparam hsize_int_3_sqmuxa_1_1.INIT=16'h8000;
// @31:5947
  CFG4 hsize_int_1_sqmuxa_0_1 (
	.A(ahb_d_req_wr_byte_en_net[0]),
	.B(ahb_d_req_wr_byte_en_net[1]),
	.C(ahb_d_req_wr_byte_en_net[2]),
	.D(ahb_src_sel[1]),
	.Y(hsize_int_1_sqmuxa_0_0)
);
defparam hsize_int_1_sqmuxa_0_1.INIT=16'h4000;
// @31:5947
  CFG4 hsize_int_2_sqmuxa_0_0 (
	.A(ahb_d_req_wr_byte_en_net[0]),
	.B(ahb_d_req_wr_byte_en_net[1]),
	.C(ahb_d_req_wr_byte_en_net[2]),
	.D(ahb_src_sel[1]),
	.Y(hsize_int_2_sqmuxa_0)
);
defparam hsize_int_2_sqmuxa_0_0.INIT=16'h1050;
// @31:5947
  CFG4 hsize_int_0_sqmuxa_1 (
	.A(ahb_src_sel[1]),
	.B(ahb_d_req_wr_byte_en_net[0]),
	.C(N_193),
	.D(hsize_int_0_sqmuxa_1_1),
	.Y(hsize_int_0_sqmuxa_1_Z)
);
defparam hsize_int_0_sqmuxa_1.INIT=16'h0800;
// @31:5947
  CFG3 hsize_int_1_sqmuxa_1 (
	.A(un1_hwrite_reg_Z),
	.B(N_198_i),
	.C(hsize_int_1_sqmuxa_1_1_Z),
	.Y(hsize_int_1_sqmuxa_1_Z)
);
defparam hsize_int_1_sqmuxa_1.INIT=8'h10;
// @31:5947
  CFG4 hsize_int_2_sqmuxa (
	.A(ahb_src_sel[1]),
	.B(ahb_d_req_wr_byte_en_net[3]),
	.C(N_193),
	.D(hsize_int_2_sqmuxa_0),
	.Y(hsize_int_2_sqmuxa_Z)
);
defparam hsize_int_2_sqmuxa.INIT=16'h0800;
// @31:5947
  CFG3 hsize_int_1_sqmuxa_2 (
	.A(hsize_int_1_sqmuxa_1_Z),
	.B(req_rd_byte_en_mux_Z[3]),
	.C(hsize_int_1_sqmuxa_2_1_Z),
	.Y(hsize_int_1_sqmuxa_2_Z)
);
defparam hsize_int_1_sqmuxa_2.INIT=8'h20;
// @31:5947
  CFG3 hsize_int_2_sqmuxa_1 (
	.A(req_rd_byte_en_mux_Z[1]),
	.B(hsize_int_2_sqmuxa_1_1),
	.C(hsize_int_1_sqmuxa_1_Z),
	.Y(hsize_int_2_sqmuxa_1_Z)
);
defparam hsize_int_2_sqmuxa_1.INIT=8'h40;
// @31:5947
  CFG4 hsize_int_0_sqmuxa_2_1 (
	.A(ahb_src_sel[1]),
	.B(hsize_int_1_sqmuxa_1_Z),
	.C(ahb_d_req_rd_byte_en_net[0]),
	.D(un4_req_rd_byte_en_mux[0]),
	.Y(hsize_int_0_sqmuxa_2_i_1)
);
defparam hsize_int_0_sqmuxa_2_1.INIT=16'hCC80;
// @31:5947
  CFG4 hsize_int_0_sqmuxa_2 (
	.A(un1_cpu_d_req_accepted_2),
	.B(un9_req_rd_byte_en_mux[1]),
	.C(req_rd_byte_en_mux_Z[3]),
	.D(hsize_int_0_sqmuxa_2_i_1),
	.Y(hsize_int_0_sqmuxa_2_Z)
);
defparam hsize_int_0_sqmuxa_2.INIT=16'h0400;
// @31:5947
  CFG4 hsize_int_3_sqmuxa_1 (
	.A(req_rd_byte_en_mux_Z[3]),
	.B(hsize_int_0_sqmuxa_2_i_1),
	.C(req_rd_byte_en_mux_Z[2]),
	.D(req_rd_byte_en_mux_Z[1]),
	.Y(hsize_int_3_sqmuxa_1_Z)
);
defparam hsize_int_3_sqmuxa_1.INIT=16'h8000;
// @31:5719
  miv_rv32_rr_pri_arb_2s_1s_1s_1_0 u_ahb_req_arb (
	.req_os_d_src_0(req_os_d_src_0),
	.ahb_src_sel(ahb_src_sel[1:0]),
	.ahb_i_req_addr_net({ahb_i_req_addr_net_29, ahb_i_req_addr_net_28, ahb_i_req_addr_net_27, ahb_i_req_addr_net_26}),
	.ahb_resp_sel(ahb_resp_sel[1:0]),
	.cpu_d_req_valid_mux_1(cpu_d_req_valid_mux_1),
	.cpu_d_req_is_ahb(cpu_d_req_is_ahb),
	.un8_cpu_i_req_is_ahblto15_7(un8_cpu_i_req_is_ahblto15_7),
	.un8_cpu_i_req_is_ahblto15_8(un8_cpu_i_req_is_ahblto15_8),
	.un8_cpu_i_req_is_ahblto15_9(un8_cpu_i_req_is_ahblto15_9),
	.N_171(N_171),
	.d_trx_os_buff_ready(d_trx_os_buff_ready),
	.ifu_emi_req_valid_c(ifu_emi_req_valid_c),
	.i_trx_os_buff_ready(i_trx_os_buff_ready),
	.ahb_i_req_ready_net(ahb_i_req_ready_net),
	.ahb_d_req_ready_net(ahb_d_req_ready_net),
	.CLK(CLK),
	.subsys_resetn(subsys_resetn),
	.is_locked_1z(is_locked)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5 */

module miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820 (
  APB_PADDR_15,
  APB_PADDR_14,
  APB_PADDR_7,
  APB_PADDR_5,
  APB_PADDR_13,
  APB_PADDR_4,
  APB_PADDR_6,
  APB_PADDR_3,
  APB_PADDR_12,
  APB_PADDR_0,
  APB_PADDR_1,
  APB_PADDR_2,
  apb_paddr_1z,
  apb_prdata_int,
  mtime_count_out,
  APB_PWDATA,
  apb_penable_int,
  apb_psel_net,
  APB_PWRITE,
  un3_apb_int_sel,
  cpu_debug_mode_net,
  subsys_resetn,
  CLK,
  un5_m_timer_irq_cry_63_i
)
;
input APB_PADDR_15 ;
input APB_PADDR_14 ;
input APB_PADDR_7 ;
input APB_PADDR_5 ;
input APB_PADDR_13 ;
input APB_PADDR_4 ;
input APB_PADDR_6 ;
input APB_PADDR_3 ;
input APB_PADDR_12 ;
input APB_PADDR_0 ;
input APB_PADDR_1 ;
input APB_PADDR_2 ;
input [31:8] apb_paddr_1z ;
output [31:0] apb_prdata_int ;
output [63:0] mtime_count_out ;
input [31:0] APB_PWDATA ;
input apb_penable_int ;
input apb_psel_net ;
input APB_PWRITE ;
output un3_apb_int_sel ;
input cpu_debug_mode_net ;
input subsys_resetn ;
input CLK ;
output un5_m_timer_irq_cry_63_i ;
wire APB_PADDR_15 ;
wire APB_PADDR_14 ;
wire APB_PADDR_7 ;
wire APB_PADDR_5 ;
wire APB_PADDR_13 ;
wire APB_PADDR_4 ;
wire APB_PADDR_6 ;
wire APB_PADDR_3 ;
wire APB_PADDR_12 ;
wire APB_PADDR_0 ;
wire APB_PADDR_1 ;
wire APB_PADDR_2 ;
wire apb_penable_int ;
wire apb_psel_net ;
wire APB_PWRITE ;
wire un3_apb_int_sel ;
wire cpu_debug_mode_net ;
wire subsys_resetn ;
wire CLK ;
wire un5_m_timer_irq_cry_63_i ;
wire [63:0] mtimecmp_Z;
wire [63:0] mtime_count_out_lm;
wire [15:0] rtc_count_Z;
wire [14:14] rtc_count_RNIDGDQS2_S;
wire [13:13] rtc_count_RNIPD1JP2_S;
wire [12:12] rtc_count_RNI6CLBM2_S;
wire [11:11] rtc_count_RNIKB94J2_S;
wire [10:10] rtc_count_RNI3CTSF2_S;
wire [9:9] rtc_count_RNIJDHLC2_S;
wire [8:8] rtc_count_RNIBRDH52_S;
wire [7:7] rtc_count_RNI4AADU1_S;
wire [6:0] rtc_count_0_Z;
wire [4:4] rtc_count_RNILSV091_S;
wire [3:3] rtc_count_RNIIFSS11_S;
wire [15:15] rtc_count_RNO_S;
wire [0:0] rtc_count_RNIFEIGC_S;
wire [0:0] rtc_count_RNIFEIGC_Y;
wire [1:1] rtc_count_RNIFOLKJ_S;
wire [1:1] rtc_count_RNIFOLKJ_Y;
wire [2:2] rtc_count_RNIG3POQ_S;
wire [2:2] rtc_count_RNIG3POQ_Y;
wire [3:3] rtc_count_RNIIFSS11_Y;
wire [4:4] rtc_count_RNILSV091_Y;
wire [5:5] rtc_count_RNIPA35G1_S;
wire [5:5] rtc_count_RNIPA35G1_Y;
wire [6:6] rtc_count_RNIUP69N1_S;
wire [6:6] rtc_count_RNIUP69N1_Y;
wire [7:7] rtc_count_RNI4AADU1_Y;
wire [8:8] rtc_count_RNIBRDH52_Y;
wire [9:9] rtc_count_RNIJDHLC2_Y;
wire [10:10] rtc_count_RNI3CTSF2_Y;
wire [11:11] rtc_count_RNIKB94J2_Y;
wire [12:12] rtc_count_RNI6CLBM2_Y;
wire [13:13] rtc_count_RNIPD1JP2_Y;
wire [15:15] rtc_count_RNO_FCO;
wire [15:15] rtc_count_RNO_Y;
wire [14:14] rtc_count_RNIDGDQS2_Y;
wire [62:1] mtime_count_out_cry_Z;
wire [62:1] mtime_count_out_s;
wire [62:1] mtime_count_out_cry_Y;
wire [63:63] mtime_count_out_s_FCO;
wire [63:63] mtime_count_out_s_Z;
wire [63:63] mtime_count_out_s_Y;
wire [63:1] mtime_count_out_lm_2;
wire un5_m_timer_irq_cry_63_Z ;
wire VCC ;
wire Tc0_h_En_RNIPSKC8_Z ;
wire GND ;
wire Tc0_h_En_Z ;
wire Tc0_l_En_RNIT81H8_Z ;
wire Tc0_l_En_Z ;
wire un23_rtc_tick_RNI61IAL_Z ;
wire mtime_count_oute ;
wire prdata ;
wire prdata_0 ;
wire prdata_1 ;
wire N_185 ;
wire N_54_i ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
wire N_181 ;
wire N_180 ;
wire N_179 ;
wire N_178 ;
wire N_177 ;
wire N_176 ;
wire N_175 ;
wire N_174 ;
wire N_173 ;
wire N_172 ;
wire N_171 ;
wire N_170 ;
wire N_169 ;
wire N_168 ;
wire N_167 ;
wire N_166 ;
wire N_165 ;
wire N_164 ;
wire N_163 ;
wire N_162 ;
wire N_161 ;
wire N_158 ;
wire N_157 ;
wire N_155 ;
wire N_154 ;
wire un1_rtc_count_cry_0_cy_Z ;
wire un1_rtc_count_cry_0_cy_S ;
wire un1_rtc_count_cry_0_cy_Y ;
wire un1_rtc_count_cry_0 ;
wire un1_rtc_count_cry_1 ;
wire un1_rtc_count_cry_2 ;
wire un1_rtc_count_cry_3 ;
wire un1_rtc_count_cry_4 ;
wire un1_rtc_count_cry_5 ;
wire un1_rtc_count_cry_6 ;
wire un1_rtc_count_cry_7 ;
wire un1_rtc_count_cry_8 ;
wire un1_rtc_count_cry_9 ;
wire un1_rtc_count_cry_10 ;
wire un1_rtc_count_cry_11 ;
wire un1_rtc_count_cry_12 ;
wire un1_rtc_count_cry_13 ;
wire un1_rtc_count_cry_14 ;
wire un5_m_timer_irq_cry_0_Z ;
wire un5_m_timer_irq_cry_0_S ;
wire un5_m_timer_irq_cry_0_Y ;
wire un5_m_timer_irq_cry_1_Z ;
wire un5_m_timer_irq_cry_1_S ;
wire un5_m_timer_irq_cry_1_Y ;
wire un5_m_timer_irq_cry_2_Z ;
wire un5_m_timer_irq_cry_2_S ;
wire un5_m_timer_irq_cry_2_Y ;
wire un5_m_timer_irq_cry_3_Z ;
wire un5_m_timer_irq_cry_3_S ;
wire un5_m_timer_irq_cry_3_Y ;
wire un5_m_timer_irq_cry_4_Z ;
wire un5_m_timer_irq_cry_4_S ;
wire un5_m_timer_irq_cry_4_Y ;
wire un5_m_timer_irq_cry_5_Z ;
wire un5_m_timer_irq_cry_5_S ;
wire un5_m_timer_irq_cry_5_Y ;
wire un5_m_timer_irq_cry_6_Z ;
wire un5_m_timer_irq_cry_6_S ;
wire un5_m_timer_irq_cry_6_Y ;
wire un5_m_timer_irq_cry_7_Z ;
wire un5_m_timer_irq_cry_7_S ;
wire un5_m_timer_irq_cry_7_Y ;
wire un5_m_timer_irq_cry_8_Z ;
wire un5_m_timer_irq_cry_8_S ;
wire un5_m_timer_irq_cry_8_Y ;
wire un5_m_timer_irq_cry_9_Z ;
wire un5_m_timer_irq_cry_9_S ;
wire un5_m_timer_irq_cry_9_Y ;
wire un5_m_timer_irq_cry_10_Z ;
wire un5_m_timer_irq_cry_10_S ;
wire un5_m_timer_irq_cry_10_Y ;
wire un5_m_timer_irq_cry_11_Z ;
wire un5_m_timer_irq_cry_11_S ;
wire un5_m_timer_irq_cry_11_Y ;
wire un5_m_timer_irq_cry_12_Z ;
wire un5_m_timer_irq_cry_12_S ;
wire un5_m_timer_irq_cry_12_Y ;
wire un5_m_timer_irq_cry_13_Z ;
wire un5_m_timer_irq_cry_13_S ;
wire un5_m_timer_irq_cry_13_Y ;
wire un5_m_timer_irq_cry_14_Z ;
wire un5_m_timer_irq_cry_14_S ;
wire un5_m_timer_irq_cry_14_Y ;
wire un5_m_timer_irq_cry_15_Z ;
wire un5_m_timer_irq_cry_15_S ;
wire un5_m_timer_irq_cry_15_Y ;
wire un5_m_timer_irq_cry_16_Z ;
wire un5_m_timer_irq_cry_16_S ;
wire un5_m_timer_irq_cry_16_Y ;
wire un5_m_timer_irq_cry_17_Z ;
wire un5_m_timer_irq_cry_17_S ;
wire un5_m_timer_irq_cry_17_Y ;
wire un5_m_timer_irq_cry_18_Z ;
wire un5_m_timer_irq_cry_18_S ;
wire un5_m_timer_irq_cry_18_Y ;
wire un5_m_timer_irq_cry_19_Z ;
wire un5_m_timer_irq_cry_19_S ;
wire un5_m_timer_irq_cry_19_Y ;
wire un5_m_timer_irq_cry_20_Z ;
wire un5_m_timer_irq_cry_20_S ;
wire un5_m_timer_irq_cry_20_Y ;
wire un5_m_timer_irq_cry_21_Z ;
wire un5_m_timer_irq_cry_21_S ;
wire un5_m_timer_irq_cry_21_Y ;
wire un5_m_timer_irq_cry_22_Z ;
wire un5_m_timer_irq_cry_22_S ;
wire un5_m_timer_irq_cry_22_Y ;
wire un5_m_timer_irq_cry_23_Z ;
wire un5_m_timer_irq_cry_23_S ;
wire un5_m_timer_irq_cry_23_Y ;
wire un5_m_timer_irq_cry_24_Z ;
wire un5_m_timer_irq_cry_24_S ;
wire un5_m_timer_irq_cry_24_Y ;
wire un5_m_timer_irq_cry_25_Z ;
wire un5_m_timer_irq_cry_25_S ;
wire un5_m_timer_irq_cry_25_Y ;
wire un5_m_timer_irq_cry_26_Z ;
wire un5_m_timer_irq_cry_26_S ;
wire un5_m_timer_irq_cry_26_Y ;
wire un5_m_timer_irq_cry_27_Z ;
wire un5_m_timer_irq_cry_27_S ;
wire un5_m_timer_irq_cry_27_Y ;
wire un5_m_timer_irq_cry_28_Z ;
wire un5_m_timer_irq_cry_28_S ;
wire un5_m_timer_irq_cry_28_Y ;
wire un5_m_timer_irq_cry_29_Z ;
wire un5_m_timer_irq_cry_29_S ;
wire un5_m_timer_irq_cry_29_Y ;
wire un5_m_timer_irq_cry_30_Z ;
wire un5_m_timer_irq_cry_30_S ;
wire un5_m_timer_irq_cry_30_Y ;
wire un5_m_timer_irq_cry_31_Z ;
wire un5_m_timer_irq_cry_31_S ;
wire un5_m_timer_irq_cry_31_Y ;
wire un5_m_timer_irq_cry_32_Z ;
wire un5_m_timer_irq_cry_32_S ;
wire un5_m_timer_irq_cry_32_Y ;
wire un5_m_timer_irq_cry_33_Z ;
wire un5_m_timer_irq_cry_33_S ;
wire un5_m_timer_irq_cry_33_Y ;
wire un5_m_timer_irq_cry_34_Z ;
wire un5_m_timer_irq_cry_34_S ;
wire un5_m_timer_irq_cry_34_Y ;
wire un5_m_timer_irq_cry_35_Z ;
wire un5_m_timer_irq_cry_35_S ;
wire un5_m_timer_irq_cry_35_Y ;
wire un5_m_timer_irq_cry_36_Z ;
wire un5_m_timer_irq_cry_36_S ;
wire un5_m_timer_irq_cry_36_Y ;
wire un5_m_timer_irq_cry_37_Z ;
wire un5_m_timer_irq_cry_37_S ;
wire un5_m_timer_irq_cry_37_Y ;
wire un5_m_timer_irq_cry_38_Z ;
wire un5_m_timer_irq_cry_38_S ;
wire un5_m_timer_irq_cry_38_Y ;
wire un5_m_timer_irq_cry_39_Z ;
wire un5_m_timer_irq_cry_39_S ;
wire un5_m_timer_irq_cry_39_Y ;
wire un5_m_timer_irq_cry_40_Z ;
wire un5_m_timer_irq_cry_40_S ;
wire un5_m_timer_irq_cry_40_Y ;
wire un5_m_timer_irq_cry_41_Z ;
wire un5_m_timer_irq_cry_41_S ;
wire un5_m_timer_irq_cry_41_Y ;
wire un5_m_timer_irq_cry_42_Z ;
wire un5_m_timer_irq_cry_42_S ;
wire un5_m_timer_irq_cry_42_Y ;
wire un5_m_timer_irq_cry_43_Z ;
wire un5_m_timer_irq_cry_43_S ;
wire un5_m_timer_irq_cry_43_Y ;
wire un5_m_timer_irq_cry_44_Z ;
wire un5_m_timer_irq_cry_44_S ;
wire un5_m_timer_irq_cry_44_Y ;
wire un5_m_timer_irq_cry_45_Z ;
wire un5_m_timer_irq_cry_45_S ;
wire un5_m_timer_irq_cry_45_Y ;
wire un5_m_timer_irq_cry_46_Z ;
wire un5_m_timer_irq_cry_46_S ;
wire un5_m_timer_irq_cry_46_Y ;
wire un5_m_timer_irq_cry_47_Z ;
wire un5_m_timer_irq_cry_47_S ;
wire un5_m_timer_irq_cry_47_Y ;
wire un5_m_timer_irq_cry_48_Z ;
wire un5_m_timer_irq_cry_48_S ;
wire un5_m_timer_irq_cry_48_Y ;
wire un5_m_timer_irq_cry_49_Z ;
wire un5_m_timer_irq_cry_49_S ;
wire un5_m_timer_irq_cry_49_Y ;
wire un5_m_timer_irq_cry_50_Z ;
wire un5_m_timer_irq_cry_50_S ;
wire un5_m_timer_irq_cry_50_Y ;
wire un5_m_timer_irq_cry_51_Z ;
wire un5_m_timer_irq_cry_51_S ;
wire un5_m_timer_irq_cry_51_Y ;
wire un5_m_timer_irq_cry_52_Z ;
wire un5_m_timer_irq_cry_52_S ;
wire un5_m_timer_irq_cry_52_Y ;
wire un5_m_timer_irq_cry_53_Z ;
wire un5_m_timer_irq_cry_53_S ;
wire un5_m_timer_irq_cry_53_Y ;
wire un5_m_timer_irq_cry_54_Z ;
wire un5_m_timer_irq_cry_54_S ;
wire un5_m_timer_irq_cry_54_Y ;
wire un5_m_timer_irq_cry_55_Z ;
wire un5_m_timer_irq_cry_55_S ;
wire un5_m_timer_irq_cry_55_Y ;
wire un5_m_timer_irq_cry_56_Z ;
wire un5_m_timer_irq_cry_56_S ;
wire un5_m_timer_irq_cry_56_Y ;
wire un5_m_timer_irq_cry_57_Z ;
wire un5_m_timer_irq_cry_57_S ;
wire un5_m_timer_irq_cry_57_Y ;
wire un5_m_timer_irq_cry_58_Z ;
wire un5_m_timer_irq_cry_58_S ;
wire un5_m_timer_irq_cry_58_Y ;
wire un5_m_timer_irq_cry_59_Z ;
wire un5_m_timer_irq_cry_59_S ;
wire un5_m_timer_irq_cry_59_Y ;
wire un5_m_timer_irq_cry_60_Z ;
wire un5_m_timer_irq_cry_60_S ;
wire un5_m_timer_irq_cry_60_Y ;
wire un5_m_timer_irq_cry_61_Z ;
wire un5_m_timer_irq_cry_61_S ;
wire un5_m_timer_irq_cry_61_Y ;
wire un5_m_timer_irq_cry_62_Z ;
wire un5_m_timer_irq_cry_62_S ;
wire un5_m_timer_irq_cry_62_Y ;
wire un5_m_timer_irq_cry_63_S ;
wire un5_m_timer_irq_cry_63_Y ;
wire mtime_count_out_s_527_FCO ;
wire mtime_count_out_s_527_S ;
wire mtime_count_out_s_527_Y ;
wire un7_T_l_En_i ;
wire un6_T_h_En_i ;
wire un11_T_l_En_Z ;
wire un1_T_l_En ;
wire T_l_En_Z ;
wire un6_Tc0_h_En_i ;
wire N_86 ;
wire N_87 ;
wire N_88 ;
wire N_89 ;
wire N_90 ;
wire N_92 ;
wire N_93 ;
wire N_94 ;
wire N_95 ;
wire N_96 ;
wire N_101 ;
wire N_102 ;
wire N_108 ;
wire N_109 ;
wire N_111 ;
wire N_113 ;
wire N_114 ;
wire N_115 ;
wire N_117 ;
wire N_120 ;
wire N_121 ;
wire N_122 ;
wire N_123 ;
wire N_124 ;
wire N_126 ;
wire N_127 ;
wire N_128 ;
wire N_129 ;
wire N_130 ;
wire N_135 ;
wire N_136 ;
wire N_142 ;
wire N_143 ;
wire N_145 ;
wire N_147 ;
wire N_148 ;
wire N_149 ;
wire N_151 ;
wire N_125 ;
wire N_91 ;
wire N_97 ;
wire N_131 ;
wire N_150 ;
wire N_146 ;
wire N_144 ;
wire N_141 ;
wire N_140 ;
wire N_139 ;
wire N_138 ;
wire N_137 ;
wire N_134 ;
wire N_133 ;
wire N_132 ;
wire N_116 ;
wire N_112 ;
wire N_110 ;
wire N_107 ;
wire N_106 ;
wire N_105 ;
wire N_104 ;
wire N_103 ;
wire N_100 ;
wire N_99 ;
wire N_98 ;
wire prdata_0_sqmuxa_0_a2_7_Z ;
wire prdata_0_sqmuxa_0_a2_5_Z ;
wire un7_T_l_En_0_a2_8_Z ;
wire un7_T_l_En_0_a2_6_Z ;
wire un23_rtc_tick_11_Z ;
wire un23_rtc_tick_10_Z ;
wire un23_rtc_tick_9_Z ;
wire un23_rtc_tick_8_Z ;
wire un3_apb_int_sel_0_a2_11 ;
wire un3_apb_int_sel_0_a2_10 ;
wire un3_apb_int_sel_0_a2_9 ;
wire un3_apb_int_sel_0_a2_8 ;
wire un7_Tc0_l_En_i ;
wire N_909 ;
wire prdata_0_sqmuxa_0_a2_8_Z ;
wire un7_T_l_En_0_a2_10_Z ;
wire un7_T_l_En_0_a2_9_Z ;
wire N_156 ;
wire N_160 ;
wire N_159 ;
wire un23_rtc_tick_Z ;
wire N_937 ;
wire N_1173 ;
wire N_926 ;
wire prdata_0_sqmuxa_0_a3_0_Z ;
wire prdata18 ;
  CFG1 un5_m_timer_irq_cry_63_RNIAU3M (
	.A(un5_m_timer_irq_cry_63_Z),
	.Y(un5_m_timer_irq_cry_63_i)
);
defparam un5_m_timer_irq_cry_63_RNIAU3M.INIT=2'h1;
// @31:13095
  SLE \mtimecmp[63]  (
	.Q(mtimecmp_Z[63]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[31]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[62]  (
	.Q(mtimecmp_Z[62]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[30]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[61]  (
	.Q(mtimecmp_Z[61]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[29]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[60]  (
	.Q(mtimecmp_Z[60]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[28]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[59]  (
	.Q(mtimecmp_Z[59]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[27]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[58]  (
	.Q(mtimecmp_Z[58]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[26]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[57]  (
	.Q(mtimecmp_Z[57]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[25]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[56]  (
	.Q(mtimecmp_Z[56]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[24]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[55]  (
	.Q(mtimecmp_Z[55]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[23]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[54]  (
	.Q(mtimecmp_Z[54]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[22]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[53]  (
	.Q(mtimecmp_Z[53]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[21]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[52]  (
	.Q(mtimecmp_Z[52]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[20]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[51]  (
	.Q(mtimecmp_Z[51]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[19]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[50]  (
	.Q(mtimecmp_Z[50]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[18]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[49]  (
	.Q(mtimecmp_Z[49]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[17]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[48]  (
	.Q(mtimecmp_Z[48]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[16]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[47]  (
	.Q(mtimecmp_Z[47]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[15]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[46]  (
	.Q(mtimecmp_Z[46]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[14]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[45]  (
	.Q(mtimecmp_Z[45]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[13]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[44]  (
	.Q(mtimecmp_Z[44]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[12]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[43]  (
	.Q(mtimecmp_Z[43]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[11]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[42]  (
	.Q(mtimecmp_Z[42]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[10]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[41]  (
	.Q(mtimecmp_Z[41]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[9]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[40]  (
	.Q(mtimecmp_Z[40]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[8]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[39]  (
	.Q(mtimecmp_Z[39]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[7]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[38]  (
	.Q(mtimecmp_Z[38]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[6]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[37]  (
	.Q(mtimecmp_Z[37]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[5]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[36]  (
	.Q(mtimecmp_Z[36]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[4]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[35]  (
	.Q(mtimecmp_Z[35]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[3]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[34]  (
	.Q(mtimecmp_Z[34]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[2]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[33]  (
	.Q(mtimecmp_Z[33]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[1]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[32]  (
	.Q(mtimecmp_Z[32]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[0]),
	.EN(Tc0_h_En_RNIPSKC8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
  CFG2 Tc0_h_En_RNIPSKC8 (
	.A(Tc0_h_En_Z),
	.B(subsys_resetn),
	.Y(Tc0_h_En_RNIPSKC8_Z)
);
defparam Tc0_h_En_RNIPSKC8.INIT=4'hB;
// @31:13095
  SLE \mtimecmp[31]  (
	.Q(mtimecmp_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[31]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[30]  (
	.Q(mtimecmp_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[30]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[29]  (
	.Q(mtimecmp_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[29]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[28]  (
	.Q(mtimecmp_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[28]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[27]  (
	.Q(mtimecmp_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[27]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[26]  (
	.Q(mtimecmp_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[26]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[25]  (
	.Q(mtimecmp_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[25]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[24]  (
	.Q(mtimecmp_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[24]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[23]  (
	.Q(mtimecmp_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[23]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[22]  (
	.Q(mtimecmp_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[22]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[21]  (
	.Q(mtimecmp_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[21]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[20]  (
	.Q(mtimecmp_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[20]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[19]  (
	.Q(mtimecmp_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[19]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[18]  (
	.Q(mtimecmp_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[18]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[17]  (
	.Q(mtimecmp_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[17]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[16]  (
	.Q(mtimecmp_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[16]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[15]  (
	.Q(mtimecmp_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[15]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[14]  (
	.Q(mtimecmp_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[14]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[13]  (
	.Q(mtimecmp_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[13]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[12]  (
	.Q(mtimecmp_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[12]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[11]  (
	.Q(mtimecmp_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[11]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[10]  (
	.Q(mtimecmp_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[10]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[9]  (
	.Q(mtimecmp_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[9]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[8]  (
	.Q(mtimecmp_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[8]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[7]  (
	.Q(mtimecmp_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[7]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[6]  (
	.Q(mtimecmp_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[6]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[5]  (
	.Q(mtimecmp_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[5]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[4]  (
	.Q(mtimecmp_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[4]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[3]  (
	.Q(mtimecmp_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[3]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[2]  (
	.Q(mtimecmp_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[2]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[1]  (
	.Q(mtimecmp_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[1]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
// @31:13095
  SLE \mtimecmp[0]  (
	.Q(mtimecmp_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(APB_PWDATA[0]),
	.EN(Tc0_l_En_RNIT81H8_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(subsys_resetn)
);
  CFG2 Tc0_l_En_RNIT81H8 (
	.A(Tc0_l_En_Z),
	.B(subsys_resetn),
	.Y(Tc0_l_En_RNIT81H8_Z)
);
defparam Tc0_l_En_RNIT81H8.INIT=4'hB;
// @31:13076
  SLE \mtime_count_out_Z[0]  (
	.Q(mtime_count_out[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[0]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[1]  (
	.Q(mtime_count_out[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[1]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[2]  (
	.Q(mtime_count_out[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[2]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[3]  (
	.Q(mtime_count_out[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[3]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[4]  (
	.Q(mtime_count_out[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[4]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[5]  (
	.Q(mtime_count_out[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[5]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[6]  (
	.Q(mtime_count_out[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[6]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[7]  (
	.Q(mtime_count_out[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[7]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[8]  (
	.Q(mtime_count_out[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[8]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[9]  (
	.Q(mtime_count_out[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[9]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[10]  (
	.Q(mtime_count_out[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[10]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[11]  (
	.Q(mtime_count_out[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[11]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[12]  (
	.Q(mtime_count_out[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[12]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[13]  (
	.Q(mtime_count_out[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[13]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[14]  (
	.Q(mtime_count_out[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[14]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[15]  (
	.Q(mtime_count_out[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[15]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[16]  (
	.Q(mtime_count_out[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[16]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[17]  (
	.Q(mtime_count_out[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[17]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[18]  (
	.Q(mtime_count_out[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[18]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[19]  (
	.Q(mtime_count_out[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[19]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[20]  (
	.Q(mtime_count_out[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[20]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[21]  (
	.Q(mtime_count_out[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[21]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[22]  (
	.Q(mtime_count_out[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[22]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[23]  (
	.Q(mtime_count_out[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[23]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[24]  (
	.Q(mtime_count_out[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[24]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[25]  (
	.Q(mtime_count_out[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[25]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[26]  (
	.Q(mtime_count_out[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[26]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[27]  (
	.Q(mtime_count_out[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[27]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[28]  (
	.Q(mtime_count_out[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[28]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[29]  (
	.Q(mtime_count_out[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[29]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[30]  (
	.Q(mtime_count_out[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[30]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[31]  (
	.Q(mtime_count_out[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[31]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[32]  (
	.Q(mtime_count_out[32]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[32]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[33]  (
	.Q(mtime_count_out[33]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[33]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[34]  (
	.Q(mtime_count_out[34]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[34]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[35]  (
	.Q(mtime_count_out[35]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[35]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[36]  (
	.Q(mtime_count_out[36]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[36]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[37]  (
	.Q(mtime_count_out[37]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[37]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[38]  (
	.Q(mtime_count_out[38]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[38]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[39]  (
	.Q(mtime_count_out[39]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[39]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[40]  (
	.Q(mtime_count_out[40]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[40]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[41]  (
	.Q(mtime_count_out[41]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[41]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[42]  (
	.Q(mtime_count_out[42]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[42]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[43]  (
	.Q(mtime_count_out[43]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[43]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[44]  (
	.Q(mtime_count_out[44]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[44]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[45]  (
	.Q(mtime_count_out[45]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[45]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[46]  (
	.Q(mtime_count_out[46]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[46]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[47]  (
	.Q(mtime_count_out[47]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[47]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[48]  (
	.Q(mtime_count_out[48]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[48]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[49]  (
	.Q(mtime_count_out[49]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[49]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[50]  (
	.Q(mtime_count_out[50]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[50]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[51]  (
	.Q(mtime_count_out[51]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[51]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[52]  (
	.Q(mtime_count_out[52]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[52]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[53]  (
	.Q(mtime_count_out[53]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[53]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[54]  (
	.Q(mtime_count_out[54]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[54]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[55]  (
	.Q(mtime_count_out[55]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[55]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[56]  (
	.Q(mtime_count_out[56]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[56]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[57]  (
	.Q(mtime_count_out[57]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[57]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[58]  (
	.Q(mtime_count_out[58]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[58]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[59]  (
	.Q(mtime_count_out[59]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[59]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[60]  (
	.Q(mtime_count_out[60]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[60]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[61]  (
	.Q(mtime_count_out[61]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[61]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[62]  (
	.Q(mtime_count_out[62]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[62]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13076
  SLE \mtime_count_out_Z[63]  (
	.Q(mtime_count_out[63]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(mtime_count_out_lm[63]),
	.EN(un23_rtc_tick_RNI61IAL_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
  CFG2 un23_rtc_tick_RNI61IAL (
	.A(mtime_count_oute),
	.B(subsys_resetn),
	.Y(un23_rtc_tick_RNI61IAL_Z)
);
defparam un23_rtc_tick_RNI61IAL.INIT=4'hB;
// @31:13106
  SLE \prdata[6]  (
	.Q(apb_prdata_int[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:13106
  SLE \prdata[5]  (
	.Q(apb_prdata_int[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:13106
  SLE \prdata[2]  (
	.Q(apb_prdata_int[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(prdata_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:13062
  SLE \rtc_count[14]  (
	.Q(rtc_count_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNIDGDQS2_S[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13062
  SLE \rtc_count[13]  (
	.Q(rtc_count_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNIPD1JP2_S[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13062
  SLE \rtc_count[12]  (
	.Q(rtc_count_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNI6CLBM2_S[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13062
  SLE \rtc_count[11]  (
	.Q(rtc_count_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNIKB94J2_S[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13062
  SLE \rtc_count[10]  (
	.Q(rtc_count_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNI3CTSF2_S[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13062
  SLE \rtc_count[9]  (
	.Q(rtc_count_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNIJDHLC2_S[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13062
  SLE \rtc_count[8]  (
	.Q(rtc_count_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNIBRDH52_S[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13062
  SLE \rtc_count[7]  (
	.Q(rtc_count_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNI4AADU1_S[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13062
  SLE \rtc_count[6]  (
	.Q(rtc_count_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_0_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13062
  SLE \rtc_count[5]  (
	.Q(rtc_count_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_0_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13062
  SLE \rtc_count[4]  (
	.Q(rtc_count_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNILSV091_S[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13062
  SLE \rtc_count[3]  (
	.Q(rtc_count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNIIFSS11_S[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13062
  SLE \rtc_count[2]  (
	.Q(rtc_count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_0_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13062
  SLE \rtc_count[1]  (
	.Q(rtc_count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_0_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13062
  SLE \rtc_count[0]  (
	.Q(rtc_count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13062
  SLE \rtc_count[15]  (
	.Q(rtc_count_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(rtc_count_RNO_S[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(subsys_resetn)
);
// @31:13106
  SLE \prdata[31]  (
	.Q(apb_prdata_int[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_185),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[30]  (
	.Q(apb_prdata_int[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_184),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[29]  (
	.Q(apb_prdata_int[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_183),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[28]  (
	.Q(apb_prdata_int[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_182),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[27]  (
	.Q(apb_prdata_int[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_181),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[26]  (
	.Q(apb_prdata_int[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_180),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[25]  (
	.Q(apb_prdata_int[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_179),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[24]  (
	.Q(apb_prdata_int[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_178),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[23]  (
	.Q(apb_prdata_int[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_177),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[22]  (
	.Q(apb_prdata_int[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_176),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[21]  (
	.Q(apb_prdata_int[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_175),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[20]  (
	.Q(apb_prdata_int[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_174),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[19]  (
	.Q(apb_prdata_int[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_173),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[18]  (
	.Q(apb_prdata_int[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_172),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[17]  (
	.Q(apb_prdata_int[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_171),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[16]  (
	.Q(apb_prdata_int[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_170),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[15]  (
	.Q(apb_prdata_int[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_169),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[14]  (
	.Q(apb_prdata_int[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_168),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[13]  (
	.Q(apb_prdata_int[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_167),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[12]  (
	.Q(apb_prdata_int[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_166),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[11]  (
	.Q(apb_prdata_int[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_165),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[10]  (
	.Q(apb_prdata_int[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_164),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[9]  (
	.Q(apb_prdata_int[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_163),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[8]  (
	.Q(apb_prdata_int[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_162),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[7]  (
	.Q(apb_prdata_int[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_161),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[4]  (
	.Q(apb_prdata_int[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_158),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[3]  (
	.Q(apb_prdata_int[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_157),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[1]  (
	.Q(apb_prdata_int[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_155),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @31:13106
  SLE \prdata[0]  (
	.Q(apb_prdata_int[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(CLK),
	.D(N_154),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_54_i)
);
// @29:12163
  ARI1 un1_rtc_count_cry_0_cy (
	.FCO(un1_rtc_count_cry_0_cy_Z),
	.S(un1_rtc_count_cry_0_cy_S),
	.Y(un1_rtc_count_cry_0_cy_Y),
	.B(cpu_debug_mode_net),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_rtc_count_cry_0_cy.INIT=20'h45500;
// @29:12163
  ARI1 \rtc_count_RNIFEIGC[0]  (
	.FCO(un1_rtc_count_cry_0),
	.S(rtc_count_RNIFEIGC_S[0]),
	.Y(rtc_count_RNIFEIGC_Y[0]),
	.B(rtc_count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_0_cy_Z)
);
defparam \rtc_count_RNIFEIGC[0] .INIT=20'h4AA00;
// @29:12163
  ARI1 \rtc_count_RNIFOLKJ[1]  (
	.FCO(un1_rtc_count_cry_1),
	.S(rtc_count_RNIFOLKJ_S[1]),
	.Y(rtc_count_RNIFOLKJ_Y[1]),
	.B(rtc_count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_0)
);
defparam \rtc_count_RNIFOLKJ[1] .INIT=20'h4AA00;
// @29:12163
  ARI1 \rtc_count_RNIG3POQ[2]  (
	.FCO(un1_rtc_count_cry_2),
	.S(rtc_count_RNIG3POQ_S[2]),
	.Y(rtc_count_RNIG3POQ_Y[2]),
	.B(rtc_count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_1)
);
defparam \rtc_count_RNIG3POQ[2] .INIT=20'h4AA00;
// @29:12163
  ARI1 \rtc_count_RNIIFSS11[3]  (
	.FCO(un1_rtc_count_cry_3),
	.S(rtc_count_RNIIFSS11_S[3]),
	.Y(rtc_count_RNIIFSS11_Y[3]),
	.B(rtc_count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_2)
);
defparam \rtc_count_RNIIFSS11[3] .INIT=20'h4AA00;
// @29:12163
  ARI1 \rtc_count_RNILSV091[4]  (
	.FCO(un1_rtc_count_cry_4),
	.S(rtc_count_RNILSV091_S[4]),
	.Y(rtc_count_RNILSV091_Y[4]),
	.B(rtc_count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_3)
);
defparam \rtc_count_RNILSV091[4] .INIT=20'h4AA00;
// @29:12163
  ARI1 \rtc_count_RNIPA35G1[5]  (
	.FCO(un1_rtc_count_cry_5),
	.S(rtc_count_RNIPA35G1_S[5]),
	.Y(rtc_count_RNIPA35G1_Y[5]),
	.B(rtc_count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_4)
);
defparam \rtc_count_RNIPA35G1[5] .INIT=20'h4AA00;
// @29:12163
  ARI1 \rtc_count_RNIUP69N1[6]  (
	.FCO(un1_rtc_count_cry_6),
	.S(rtc_count_RNIUP69N1_S[6]),
	.Y(rtc_count_RNIUP69N1_Y[6]),
	.B(rtc_count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_5)
);
defparam \rtc_count_RNIUP69N1[6] .INIT=20'h4AA00;
// @29:12163
  ARI1 \rtc_count_RNI4AADU1[7]  (
	.FCO(un1_rtc_count_cry_7),
	.S(rtc_count_RNI4AADU1_S[7]),
	.Y(rtc_count_RNI4AADU1_Y[7]),
	.B(rtc_count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_6)
);
defparam \rtc_count_RNI4AADU1[7] .INIT=20'h4AA00;
// @29:12163
  ARI1 \rtc_count_RNIBRDH52[8]  (
	.FCO(un1_rtc_count_cry_8),
	.S(rtc_count_RNIBRDH52_S[8]),
	.Y(rtc_count_RNIBRDH52_Y[8]),
	.B(rtc_count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_7)
);
defparam \rtc_count_RNIBRDH52[8] .INIT=20'h4AA00;
// @29:12163
  ARI1 \rtc_count_RNIJDHLC2[9]  (
	.FCO(un1_rtc_count_cry_9),
	.S(rtc_count_RNIJDHLC2_S[9]),
	.Y(rtc_count_RNIJDHLC2_Y[9]),
	.B(rtc_count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_8)
);
defparam \rtc_count_RNIJDHLC2[9] .INIT=20'h4AA00;
// @29:12163
  ARI1 \rtc_count_RNI3CTSF2[10]  (
	.FCO(un1_rtc_count_cry_10),
	.S(rtc_count_RNI3CTSF2_S[10]),
	.Y(rtc_count_RNI3CTSF2_Y[10]),
	.B(rtc_count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_9)
);
defparam \rtc_count_RNI3CTSF2[10] .INIT=20'h4AA00;
// @29:12163
  ARI1 \rtc_count_RNIKB94J2[11]  (
	.FCO(un1_rtc_count_cry_11),
	.S(rtc_count_RNIKB94J2_S[11]),
	.Y(rtc_count_RNIKB94J2_Y[11]),
	.B(rtc_count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_10)
);
defparam \rtc_count_RNIKB94J2[11] .INIT=20'h4AA00;
// @29:12163
  ARI1 \rtc_count_RNI6CLBM2[12]  (
	.FCO(un1_rtc_count_cry_12),
	.S(rtc_count_RNI6CLBM2_S[12]),
	.Y(rtc_count_RNI6CLBM2_Y[12]),
	.B(rtc_count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_11)
);
defparam \rtc_count_RNI6CLBM2[12] .INIT=20'h4AA00;
// @29:12163
  ARI1 \rtc_count_RNIPD1JP2[13]  (
	.FCO(un1_rtc_count_cry_13),
	.S(rtc_count_RNIPD1JP2_S[13]),
	.Y(rtc_count_RNIPD1JP2_Y[13]),
	.B(rtc_count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_12)
);
defparam \rtc_count_RNIPD1JP2[13] .INIT=20'h4AA00;
// @29:12163
  ARI1 \rtc_count_RNO[15]  (
	.FCO(rtc_count_RNO_FCO[15]),
	.S(rtc_count_RNO_S[15]),
	.Y(rtc_count_RNO_Y[15]),
	.B(rtc_count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_14)
);
defparam \rtc_count_RNO[15] .INIT=20'h4AA00;
// @29:12163
  ARI1 \rtc_count_RNIDGDQS2[14]  (
	.FCO(un1_rtc_count_cry_14),
	.S(rtc_count_RNIDGDQS2_S[14]),
	.Y(rtc_count_RNIDGDQS2_Y[14]),
	.B(rtc_count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_rtc_count_cry_13)
);
defparam \rtc_count_RNIDGDQS2[14] .INIT=20'h4AA00;
// @31:13049
  ARI1 un5_m_timer_irq_cry_0 (
	.FCO(un5_m_timer_irq_cry_0_Z),
	.S(un5_m_timer_irq_cry_0_S),
	.Y(un5_m_timer_irq_cry_0_Y),
	.B(mtime_count_out[0]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[0]),
	.FCI(GND)
);
defparam un5_m_timer_irq_cry_0.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_1 (
	.FCO(un5_m_timer_irq_cry_1_Z),
	.S(un5_m_timer_irq_cry_1_S),
	.Y(un5_m_timer_irq_cry_1_Y),
	.B(mtime_count_out[1]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[1]),
	.FCI(un5_m_timer_irq_cry_0_Z)
);
defparam un5_m_timer_irq_cry_1.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_2 (
	.FCO(un5_m_timer_irq_cry_2_Z),
	.S(un5_m_timer_irq_cry_2_S),
	.Y(un5_m_timer_irq_cry_2_Y),
	.B(mtime_count_out[2]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[2]),
	.FCI(un5_m_timer_irq_cry_1_Z)
);
defparam un5_m_timer_irq_cry_2.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_3 (
	.FCO(un5_m_timer_irq_cry_3_Z),
	.S(un5_m_timer_irq_cry_3_S),
	.Y(un5_m_timer_irq_cry_3_Y),
	.B(mtime_count_out[3]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[3]),
	.FCI(un5_m_timer_irq_cry_2_Z)
);
defparam un5_m_timer_irq_cry_3.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_4 (
	.FCO(un5_m_timer_irq_cry_4_Z),
	.S(un5_m_timer_irq_cry_4_S),
	.Y(un5_m_timer_irq_cry_4_Y),
	.B(mtime_count_out[4]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[4]),
	.FCI(un5_m_timer_irq_cry_3_Z)
);
defparam un5_m_timer_irq_cry_4.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_5 (
	.FCO(un5_m_timer_irq_cry_5_Z),
	.S(un5_m_timer_irq_cry_5_S),
	.Y(un5_m_timer_irq_cry_5_Y),
	.B(mtime_count_out[5]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[5]),
	.FCI(un5_m_timer_irq_cry_4_Z)
);
defparam un5_m_timer_irq_cry_5.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_6 (
	.FCO(un5_m_timer_irq_cry_6_Z),
	.S(un5_m_timer_irq_cry_6_S),
	.Y(un5_m_timer_irq_cry_6_Y),
	.B(mtime_count_out[6]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[6]),
	.FCI(un5_m_timer_irq_cry_5_Z)
);
defparam un5_m_timer_irq_cry_6.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_7 (
	.FCO(un5_m_timer_irq_cry_7_Z),
	.S(un5_m_timer_irq_cry_7_S),
	.Y(un5_m_timer_irq_cry_7_Y),
	.B(mtime_count_out[7]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[7]),
	.FCI(un5_m_timer_irq_cry_6_Z)
);
defparam un5_m_timer_irq_cry_7.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_8 (
	.FCO(un5_m_timer_irq_cry_8_Z),
	.S(un5_m_timer_irq_cry_8_S),
	.Y(un5_m_timer_irq_cry_8_Y),
	.B(mtime_count_out[8]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[8]),
	.FCI(un5_m_timer_irq_cry_7_Z)
);
defparam un5_m_timer_irq_cry_8.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_9 (
	.FCO(un5_m_timer_irq_cry_9_Z),
	.S(un5_m_timer_irq_cry_9_S),
	.Y(un5_m_timer_irq_cry_9_Y),
	.B(mtime_count_out[9]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[9]),
	.FCI(un5_m_timer_irq_cry_8_Z)
);
defparam un5_m_timer_irq_cry_9.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_10 (
	.FCO(un5_m_timer_irq_cry_10_Z),
	.S(un5_m_timer_irq_cry_10_S),
	.Y(un5_m_timer_irq_cry_10_Y),
	.B(mtime_count_out[10]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[10]),
	.FCI(un5_m_timer_irq_cry_9_Z)
);
defparam un5_m_timer_irq_cry_10.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_11 (
	.FCO(un5_m_timer_irq_cry_11_Z),
	.S(un5_m_timer_irq_cry_11_S),
	.Y(un5_m_timer_irq_cry_11_Y),
	.B(mtime_count_out[11]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[11]),
	.FCI(un5_m_timer_irq_cry_10_Z)
);
defparam un5_m_timer_irq_cry_11.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_12 (
	.FCO(un5_m_timer_irq_cry_12_Z),
	.S(un5_m_timer_irq_cry_12_S),
	.Y(un5_m_timer_irq_cry_12_Y),
	.B(mtime_count_out[12]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[12]),
	.FCI(un5_m_timer_irq_cry_11_Z)
);
defparam un5_m_timer_irq_cry_12.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_13 (
	.FCO(un5_m_timer_irq_cry_13_Z),
	.S(un5_m_timer_irq_cry_13_S),
	.Y(un5_m_timer_irq_cry_13_Y),
	.B(mtime_count_out[13]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[13]),
	.FCI(un5_m_timer_irq_cry_12_Z)
);
defparam un5_m_timer_irq_cry_13.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_14 (
	.FCO(un5_m_timer_irq_cry_14_Z),
	.S(un5_m_timer_irq_cry_14_S),
	.Y(un5_m_timer_irq_cry_14_Y),
	.B(mtime_count_out[14]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[14]),
	.FCI(un5_m_timer_irq_cry_13_Z)
);
defparam un5_m_timer_irq_cry_14.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_15 (
	.FCO(un5_m_timer_irq_cry_15_Z),
	.S(un5_m_timer_irq_cry_15_S),
	.Y(un5_m_timer_irq_cry_15_Y),
	.B(mtime_count_out[15]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[15]),
	.FCI(un5_m_timer_irq_cry_14_Z)
);
defparam un5_m_timer_irq_cry_15.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_16 (
	.FCO(un5_m_timer_irq_cry_16_Z),
	.S(un5_m_timer_irq_cry_16_S),
	.Y(un5_m_timer_irq_cry_16_Y),
	.B(mtime_count_out[16]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[16]),
	.FCI(un5_m_timer_irq_cry_15_Z)
);
defparam un5_m_timer_irq_cry_16.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_17 (
	.FCO(un5_m_timer_irq_cry_17_Z),
	.S(un5_m_timer_irq_cry_17_S),
	.Y(un5_m_timer_irq_cry_17_Y),
	.B(mtime_count_out[17]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[17]),
	.FCI(un5_m_timer_irq_cry_16_Z)
);
defparam un5_m_timer_irq_cry_17.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_18 (
	.FCO(un5_m_timer_irq_cry_18_Z),
	.S(un5_m_timer_irq_cry_18_S),
	.Y(un5_m_timer_irq_cry_18_Y),
	.B(mtime_count_out[18]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[18]),
	.FCI(un5_m_timer_irq_cry_17_Z)
);
defparam un5_m_timer_irq_cry_18.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_19 (
	.FCO(un5_m_timer_irq_cry_19_Z),
	.S(un5_m_timer_irq_cry_19_S),
	.Y(un5_m_timer_irq_cry_19_Y),
	.B(mtime_count_out[19]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[19]),
	.FCI(un5_m_timer_irq_cry_18_Z)
);
defparam un5_m_timer_irq_cry_19.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_20 (
	.FCO(un5_m_timer_irq_cry_20_Z),
	.S(un5_m_timer_irq_cry_20_S),
	.Y(un5_m_timer_irq_cry_20_Y),
	.B(mtime_count_out[20]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[20]),
	.FCI(un5_m_timer_irq_cry_19_Z)
);
defparam un5_m_timer_irq_cry_20.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_21 (
	.FCO(un5_m_timer_irq_cry_21_Z),
	.S(un5_m_timer_irq_cry_21_S),
	.Y(un5_m_timer_irq_cry_21_Y),
	.B(mtime_count_out[21]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[21]),
	.FCI(un5_m_timer_irq_cry_20_Z)
);
defparam un5_m_timer_irq_cry_21.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_22 (
	.FCO(un5_m_timer_irq_cry_22_Z),
	.S(un5_m_timer_irq_cry_22_S),
	.Y(un5_m_timer_irq_cry_22_Y),
	.B(mtime_count_out[22]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[22]),
	.FCI(un5_m_timer_irq_cry_21_Z)
);
defparam un5_m_timer_irq_cry_22.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_23 (
	.FCO(un5_m_timer_irq_cry_23_Z),
	.S(un5_m_timer_irq_cry_23_S),
	.Y(un5_m_timer_irq_cry_23_Y),
	.B(mtime_count_out[23]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[23]),
	.FCI(un5_m_timer_irq_cry_22_Z)
);
defparam un5_m_timer_irq_cry_23.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_24 (
	.FCO(un5_m_timer_irq_cry_24_Z),
	.S(un5_m_timer_irq_cry_24_S),
	.Y(un5_m_timer_irq_cry_24_Y),
	.B(mtime_count_out[24]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[24]),
	.FCI(un5_m_timer_irq_cry_23_Z)
);
defparam un5_m_timer_irq_cry_24.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_25 (
	.FCO(un5_m_timer_irq_cry_25_Z),
	.S(un5_m_timer_irq_cry_25_S),
	.Y(un5_m_timer_irq_cry_25_Y),
	.B(mtime_count_out[25]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[25]),
	.FCI(un5_m_timer_irq_cry_24_Z)
);
defparam un5_m_timer_irq_cry_25.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_26 (
	.FCO(un5_m_timer_irq_cry_26_Z),
	.S(un5_m_timer_irq_cry_26_S),
	.Y(un5_m_timer_irq_cry_26_Y),
	.B(mtime_count_out[26]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[26]),
	.FCI(un5_m_timer_irq_cry_25_Z)
);
defparam un5_m_timer_irq_cry_26.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_27 (
	.FCO(un5_m_timer_irq_cry_27_Z),
	.S(un5_m_timer_irq_cry_27_S),
	.Y(un5_m_timer_irq_cry_27_Y),
	.B(mtime_count_out[27]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[27]),
	.FCI(un5_m_timer_irq_cry_26_Z)
);
defparam un5_m_timer_irq_cry_27.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_28 (
	.FCO(un5_m_timer_irq_cry_28_Z),
	.S(un5_m_timer_irq_cry_28_S),
	.Y(un5_m_timer_irq_cry_28_Y),
	.B(mtime_count_out[28]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[28]),
	.FCI(un5_m_timer_irq_cry_27_Z)
);
defparam un5_m_timer_irq_cry_28.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_29 (
	.FCO(un5_m_timer_irq_cry_29_Z),
	.S(un5_m_timer_irq_cry_29_S),
	.Y(un5_m_timer_irq_cry_29_Y),
	.B(mtime_count_out[29]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[29]),
	.FCI(un5_m_timer_irq_cry_28_Z)
);
defparam un5_m_timer_irq_cry_29.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_30 (
	.FCO(un5_m_timer_irq_cry_30_Z),
	.S(un5_m_timer_irq_cry_30_S),
	.Y(un5_m_timer_irq_cry_30_Y),
	.B(mtime_count_out[30]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[30]),
	.FCI(un5_m_timer_irq_cry_29_Z)
);
defparam un5_m_timer_irq_cry_30.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_31 (
	.FCO(un5_m_timer_irq_cry_31_Z),
	.S(un5_m_timer_irq_cry_31_S),
	.Y(un5_m_timer_irq_cry_31_Y),
	.B(mtime_count_out[31]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[31]),
	.FCI(un5_m_timer_irq_cry_30_Z)
);
defparam un5_m_timer_irq_cry_31.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_32 (
	.FCO(un5_m_timer_irq_cry_32_Z),
	.S(un5_m_timer_irq_cry_32_S),
	.Y(un5_m_timer_irq_cry_32_Y),
	.B(mtime_count_out[32]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[32]),
	.FCI(un5_m_timer_irq_cry_31_Z)
);
defparam un5_m_timer_irq_cry_32.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_33 (
	.FCO(un5_m_timer_irq_cry_33_Z),
	.S(un5_m_timer_irq_cry_33_S),
	.Y(un5_m_timer_irq_cry_33_Y),
	.B(mtime_count_out[33]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[33]),
	.FCI(un5_m_timer_irq_cry_32_Z)
);
defparam un5_m_timer_irq_cry_33.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_34 (
	.FCO(un5_m_timer_irq_cry_34_Z),
	.S(un5_m_timer_irq_cry_34_S),
	.Y(un5_m_timer_irq_cry_34_Y),
	.B(mtime_count_out[34]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[34]),
	.FCI(un5_m_timer_irq_cry_33_Z)
);
defparam un5_m_timer_irq_cry_34.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_35 (
	.FCO(un5_m_timer_irq_cry_35_Z),
	.S(un5_m_timer_irq_cry_35_S),
	.Y(un5_m_timer_irq_cry_35_Y),
	.B(mtime_count_out[35]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[35]),
	.FCI(un5_m_timer_irq_cry_34_Z)
);
defparam un5_m_timer_irq_cry_35.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_36 (
	.FCO(un5_m_timer_irq_cry_36_Z),
	.S(un5_m_timer_irq_cry_36_S),
	.Y(un5_m_timer_irq_cry_36_Y),
	.B(mtime_count_out[36]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[36]),
	.FCI(un5_m_timer_irq_cry_35_Z)
);
defparam un5_m_timer_irq_cry_36.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_37 (
	.FCO(un5_m_timer_irq_cry_37_Z),
	.S(un5_m_timer_irq_cry_37_S),
	.Y(un5_m_timer_irq_cry_37_Y),
	.B(mtime_count_out[37]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[37]),
	.FCI(un5_m_timer_irq_cry_36_Z)
);
defparam un5_m_timer_irq_cry_37.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_38 (
	.FCO(un5_m_timer_irq_cry_38_Z),
	.S(un5_m_timer_irq_cry_38_S),
	.Y(un5_m_timer_irq_cry_38_Y),
	.B(mtime_count_out[38]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[38]),
	.FCI(un5_m_timer_irq_cry_37_Z)
);
defparam un5_m_timer_irq_cry_38.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_39 (
	.FCO(un5_m_timer_irq_cry_39_Z),
	.S(un5_m_timer_irq_cry_39_S),
	.Y(un5_m_timer_irq_cry_39_Y),
	.B(mtime_count_out[39]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[39]),
	.FCI(un5_m_timer_irq_cry_38_Z)
);
defparam un5_m_timer_irq_cry_39.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_40 (
	.FCO(un5_m_timer_irq_cry_40_Z),
	.S(un5_m_timer_irq_cry_40_S),
	.Y(un5_m_timer_irq_cry_40_Y),
	.B(mtime_count_out[40]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[40]),
	.FCI(un5_m_timer_irq_cry_39_Z)
);
defparam un5_m_timer_irq_cry_40.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_41 (
	.FCO(un5_m_timer_irq_cry_41_Z),
	.S(un5_m_timer_irq_cry_41_S),
	.Y(un5_m_timer_irq_cry_41_Y),
	.B(mtime_count_out[41]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[41]),
	.FCI(un5_m_timer_irq_cry_40_Z)
);
defparam un5_m_timer_irq_cry_41.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_42 (
	.FCO(un5_m_timer_irq_cry_42_Z),
	.S(un5_m_timer_irq_cry_42_S),
	.Y(un5_m_timer_irq_cry_42_Y),
	.B(mtime_count_out[42]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[42]),
	.FCI(un5_m_timer_irq_cry_41_Z)
);
defparam un5_m_timer_irq_cry_42.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_43 (
	.FCO(un5_m_timer_irq_cry_43_Z),
	.S(un5_m_timer_irq_cry_43_S),
	.Y(un5_m_timer_irq_cry_43_Y),
	.B(mtime_count_out[43]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[43]),
	.FCI(un5_m_timer_irq_cry_42_Z)
);
defparam un5_m_timer_irq_cry_43.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_44 (
	.FCO(un5_m_timer_irq_cry_44_Z),
	.S(un5_m_timer_irq_cry_44_S),
	.Y(un5_m_timer_irq_cry_44_Y),
	.B(mtime_count_out[44]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[44]),
	.FCI(un5_m_timer_irq_cry_43_Z)
);
defparam un5_m_timer_irq_cry_44.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_45 (
	.FCO(un5_m_timer_irq_cry_45_Z),
	.S(un5_m_timer_irq_cry_45_S),
	.Y(un5_m_timer_irq_cry_45_Y),
	.B(mtime_count_out[45]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[45]),
	.FCI(un5_m_timer_irq_cry_44_Z)
);
defparam un5_m_timer_irq_cry_45.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_46 (
	.FCO(un5_m_timer_irq_cry_46_Z),
	.S(un5_m_timer_irq_cry_46_S),
	.Y(un5_m_timer_irq_cry_46_Y),
	.B(mtime_count_out[46]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[46]),
	.FCI(un5_m_timer_irq_cry_45_Z)
);
defparam un5_m_timer_irq_cry_46.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_47 (
	.FCO(un5_m_timer_irq_cry_47_Z),
	.S(un5_m_timer_irq_cry_47_S),
	.Y(un5_m_timer_irq_cry_47_Y),
	.B(mtime_count_out[47]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[47]),
	.FCI(un5_m_timer_irq_cry_46_Z)
);
defparam un5_m_timer_irq_cry_47.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_48 (
	.FCO(un5_m_timer_irq_cry_48_Z),
	.S(un5_m_timer_irq_cry_48_S),
	.Y(un5_m_timer_irq_cry_48_Y),
	.B(mtime_count_out[48]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[48]),
	.FCI(un5_m_timer_irq_cry_47_Z)
);
defparam un5_m_timer_irq_cry_48.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_49 (
	.FCO(un5_m_timer_irq_cry_49_Z),
	.S(un5_m_timer_irq_cry_49_S),
	.Y(un5_m_timer_irq_cry_49_Y),
	.B(mtime_count_out[49]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[49]),
	.FCI(un5_m_timer_irq_cry_48_Z)
);
defparam un5_m_timer_irq_cry_49.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_50 (
	.FCO(un5_m_timer_irq_cry_50_Z),
	.S(un5_m_timer_irq_cry_50_S),
	.Y(un5_m_timer_irq_cry_50_Y),
	.B(mtime_count_out[50]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[50]),
	.FCI(un5_m_timer_irq_cry_49_Z)
);
defparam un5_m_timer_irq_cry_50.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_51 (
	.FCO(un5_m_timer_irq_cry_51_Z),
	.S(un5_m_timer_irq_cry_51_S),
	.Y(un5_m_timer_irq_cry_51_Y),
	.B(mtime_count_out[51]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[51]),
	.FCI(un5_m_timer_irq_cry_50_Z)
);
defparam un5_m_timer_irq_cry_51.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_52 (
	.FCO(un5_m_timer_irq_cry_52_Z),
	.S(un5_m_timer_irq_cry_52_S),
	.Y(un5_m_timer_irq_cry_52_Y),
	.B(mtime_count_out[52]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[52]),
	.FCI(un5_m_timer_irq_cry_51_Z)
);
defparam un5_m_timer_irq_cry_52.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_53 (
	.FCO(un5_m_timer_irq_cry_53_Z),
	.S(un5_m_timer_irq_cry_53_S),
	.Y(un5_m_timer_irq_cry_53_Y),
	.B(mtime_count_out[53]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[53]),
	.FCI(un5_m_timer_irq_cry_52_Z)
);
defparam un5_m_timer_irq_cry_53.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_54 (
	.FCO(un5_m_timer_irq_cry_54_Z),
	.S(un5_m_timer_irq_cry_54_S),
	.Y(un5_m_timer_irq_cry_54_Y),
	.B(mtime_count_out[54]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[54]),
	.FCI(un5_m_timer_irq_cry_53_Z)
);
defparam un5_m_timer_irq_cry_54.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_55 (
	.FCO(un5_m_timer_irq_cry_55_Z),
	.S(un5_m_timer_irq_cry_55_S),
	.Y(un5_m_timer_irq_cry_55_Y),
	.B(mtime_count_out[55]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[55]),
	.FCI(un5_m_timer_irq_cry_54_Z)
);
defparam un5_m_timer_irq_cry_55.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_56 (
	.FCO(un5_m_timer_irq_cry_56_Z),
	.S(un5_m_timer_irq_cry_56_S),
	.Y(un5_m_timer_irq_cry_56_Y),
	.B(mtime_count_out[56]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[56]),
	.FCI(un5_m_timer_irq_cry_55_Z)
);
defparam un5_m_timer_irq_cry_56.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_57 (
	.FCO(un5_m_timer_irq_cry_57_Z),
	.S(un5_m_timer_irq_cry_57_S),
	.Y(un5_m_timer_irq_cry_57_Y),
	.B(mtime_count_out[57]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[57]),
	.FCI(un5_m_timer_irq_cry_56_Z)
);
defparam un5_m_timer_irq_cry_57.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_58 (
	.FCO(un5_m_timer_irq_cry_58_Z),
	.S(un5_m_timer_irq_cry_58_S),
	.Y(un5_m_timer_irq_cry_58_Y),
	.B(mtime_count_out[58]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[58]),
	.FCI(un5_m_timer_irq_cry_57_Z)
);
defparam un5_m_timer_irq_cry_58.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_59 (
	.FCO(un5_m_timer_irq_cry_59_Z),
	.S(un5_m_timer_irq_cry_59_S),
	.Y(un5_m_timer_irq_cry_59_Y),
	.B(mtime_count_out[59]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[59]),
	.FCI(un5_m_timer_irq_cry_58_Z)
);
defparam un5_m_timer_irq_cry_59.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_60 (
	.FCO(un5_m_timer_irq_cry_60_Z),
	.S(un5_m_timer_irq_cry_60_S),
	.Y(un5_m_timer_irq_cry_60_Y),
	.B(mtime_count_out[60]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[60]),
	.FCI(un5_m_timer_irq_cry_59_Z)
);
defparam un5_m_timer_irq_cry_60.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_61 (
	.FCO(un5_m_timer_irq_cry_61_Z),
	.S(un5_m_timer_irq_cry_61_S),
	.Y(un5_m_timer_irq_cry_61_Y),
	.B(mtime_count_out[61]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[61]),
	.FCI(un5_m_timer_irq_cry_60_Z)
);
defparam un5_m_timer_irq_cry_61.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_62 (
	.FCO(un5_m_timer_irq_cry_62_Z),
	.S(un5_m_timer_irq_cry_62_S),
	.Y(un5_m_timer_irq_cry_62_Y),
	.B(mtime_count_out[62]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[62]),
	.FCI(un5_m_timer_irq_cry_61_Z)
);
defparam un5_m_timer_irq_cry_62.INIT=20'h5AA55;
// @31:13049
  ARI1 un5_m_timer_irq_cry_63 (
	.FCO(un5_m_timer_irq_cry_63_Z),
	.S(un5_m_timer_irq_cry_63_S),
	.Y(un5_m_timer_irq_cry_63_Y),
	.B(mtime_count_out[63]),
	.C(GND),
	.D(GND),
	.A(mtimecmp_Z[63]),
	.FCI(un5_m_timer_irq_cry_62_Z)
);
defparam un5_m_timer_irq_cry_63.INIT=20'h5AA55;
// @31:13076
  ARI1 mtime_count_out_s_527 (
	.FCO(mtime_count_out_s_527_FCO),
	.S(mtime_count_out_s_527_S),
	.Y(mtime_count_out_s_527_Y),
	.B(mtime_count_out[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam mtime_count_out_s_527.INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[1]  (
	.FCO(mtime_count_out_cry_Z[1]),
	.S(mtime_count_out_s[1]),
	.Y(mtime_count_out_cry_Y[1]),
	.B(mtime_count_out[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_s_527_FCO)
);
defparam \mtime_count_out_cry[1] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[2]  (
	.FCO(mtime_count_out_cry_Z[2]),
	.S(mtime_count_out_s[2]),
	.Y(mtime_count_out_cry_Y[2]),
	.B(mtime_count_out[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[1])
);
defparam \mtime_count_out_cry[2] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[3]  (
	.FCO(mtime_count_out_cry_Z[3]),
	.S(mtime_count_out_s[3]),
	.Y(mtime_count_out_cry_Y[3]),
	.B(mtime_count_out[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[2])
);
defparam \mtime_count_out_cry[3] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[4]  (
	.FCO(mtime_count_out_cry_Z[4]),
	.S(mtime_count_out_s[4]),
	.Y(mtime_count_out_cry_Y[4]),
	.B(mtime_count_out[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[3])
);
defparam \mtime_count_out_cry[4] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[5]  (
	.FCO(mtime_count_out_cry_Z[5]),
	.S(mtime_count_out_s[5]),
	.Y(mtime_count_out_cry_Y[5]),
	.B(mtime_count_out[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[4])
);
defparam \mtime_count_out_cry[5] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[6]  (
	.FCO(mtime_count_out_cry_Z[6]),
	.S(mtime_count_out_s[6]),
	.Y(mtime_count_out_cry_Y[6]),
	.B(mtime_count_out[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[5])
);
defparam \mtime_count_out_cry[6] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[7]  (
	.FCO(mtime_count_out_cry_Z[7]),
	.S(mtime_count_out_s[7]),
	.Y(mtime_count_out_cry_Y[7]),
	.B(mtime_count_out[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[6])
);
defparam \mtime_count_out_cry[7] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[8]  (
	.FCO(mtime_count_out_cry_Z[8]),
	.S(mtime_count_out_s[8]),
	.Y(mtime_count_out_cry_Y[8]),
	.B(mtime_count_out[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[7])
);
defparam \mtime_count_out_cry[8] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[9]  (
	.FCO(mtime_count_out_cry_Z[9]),
	.S(mtime_count_out_s[9]),
	.Y(mtime_count_out_cry_Y[9]),
	.B(mtime_count_out[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[8])
);
defparam \mtime_count_out_cry[9] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[10]  (
	.FCO(mtime_count_out_cry_Z[10]),
	.S(mtime_count_out_s[10]),
	.Y(mtime_count_out_cry_Y[10]),
	.B(mtime_count_out[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[9])
);
defparam \mtime_count_out_cry[10] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[11]  (
	.FCO(mtime_count_out_cry_Z[11]),
	.S(mtime_count_out_s[11]),
	.Y(mtime_count_out_cry_Y[11]),
	.B(mtime_count_out[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[10])
);
defparam \mtime_count_out_cry[11] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[12]  (
	.FCO(mtime_count_out_cry_Z[12]),
	.S(mtime_count_out_s[12]),
	.Y(mtime_count_out_cry_Y[12]),
	.B(mtime_count_out[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[11])
);
defparam \mtime_count_out_cry[12] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[13]  (
	.FCO(mtime_count_out_cry_Z[13]),
	.S(mtime_count_out_s[13]),
	.Y(mtime_count_out_cry_Y[13]),
	.B(mtime_count_out[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[12])
);
defparam \mtime_count_out_cry[13] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[14]  (
	.FCO(mtime_count_out_cry_Z[14]),
	.S(mtime_count_out_s[14]),
	.Y(mtime_count_out_cry_Y[14]),
	.B(mtime_count_out[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[13])
);
defparam \mtime_count_out_cry[14] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[15]  (
	.FCO(mtime_count_out_cry_Z[15]),
	.S(mtime_count_out_s[15]),
	.Y(mtime_count_out_cry_Y[15]),
	.B(mtime_count_out[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[14])
);
defparam \mtime_count_out_cry[15] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[16]  (
	.FCO(mtime_count_out_cry_Z[16]),
	.S(mtime_count_out_s[16]),
	.Y(mtime_count_out_cry_Y[16]),
	.B(mtime_count_out[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[15])
);
defparam \mtime_count_out_cry[16] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[17]  (
	.FCO(mtime_count_out_cry_Z[17]),
	.S(mtime_count_out_s[17]),
	.Y(mtime_count_out_cry_Y[17]),
	.B(mtime_count_out[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[16])
);
defparam \mtime_count_out_cry[17] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[18]  (
	.FCO(mtime_count_out_cry_Z[18]),
	.S(mtime_count_out_s[18]),
	.Y(mtime_count_out_cry_Y[18]),
	.B(mtime_count_out[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[17])
);
defparam \mtime_count_out_cry[18] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[19]  (
	.FCO(mtime_count_out_cry_Z[19]),
	.S(mtime_count_out_s[19]),
	.Y(mtime_count_out_cry_Y[19]),
	.B(mtime_count_out[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[18])
);
defparam \mtime_count_out_cry[19] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[20]  (
	.FCO(mtime_count_out_cry_Z[20]),
	.S(mtime_count_out_s[20]),
	.Y(mtime_count_out_cry_Y[20]),
	.B(mtime_count_out[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[19])
);
defparam \mtime_count_out_cry[20] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[21]  (
	.FCO(mtime_count_out_cry_Z[21]),
	.S(mtime_count_out_s[21]),
	.Y(mtime_count_out_cry_Y[21]),
	.B(mtime_count_out[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[20])
);
defparam \mtime_count_out_cry[21] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[22]  (
	.FCO(mtime_count_out_cry_Z[22]),
	.S(mtime_count_out_s[22]),
	.Y(mtime_count_out_cry_Y[22]),
	.B(mtime_count_out[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[21])
);
defparam \mtime_count_out_cry[22] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[23]  (
	.FCO(mtime_count_out_cry_Z[23]),
	.S(mtime_count_out_s[23]),
	.Y(mtime_count_out_cry_Y[23]),
	.B(mtime_count_out[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[22])
);
defparam \mtime_count_out_cry[23] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[24]  (
	.FCO(mtime_count_out_cry_Z[24]),
	.S(mtime_count_out_s[24]),
	.Y(mtime_count_out_cry_Y[24]),
	.B(mtime_count_out[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[23])
);
defparam \mtime_count_out_cry[24] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[25]  (
	.FCO(mtime_count_out_cry_Z[25]),
	.S(mtime_count_out_s[25]),
	.Y(mtime_count_out_cry_Y[25]),
	.B(mtime_count_out[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[24])
);
defparam \mtime_count_out_cry[25] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[26]  (
	.FCO(mtime_count_out_cry_Z[26]),
	.S(mtime_count_out_s[26]),
	.Y(mtime_count_out_cry_Y[26]),
	.B(mtime_count_out[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[25])
);
defparam \mtime_count_out_cry[26] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[27]  (
	.FCO(mtime_count_out_cry_Z[27]),
	.S(mtime_count_out_s[27]),
	.Y(mtime_count_out_cry_Y[27]),
	.B(mtime_count_out[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[26])
);
defparam \mtime_count_out_cry[27] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[28]  (
	.FCO(mtime_count_out_cry_Z[28]),
	.S(mtime_count_out_s[28]),
	.Y(mtime_count_out_cry_Y[28]),
	.B(mtime_count_out[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[27])
);
defparam \mtime_count_out_cry[28] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[29]  (
	.FCO(mtime_count_out_cry_Z[29]),
	.S(mtime_count_out_s[29]),
	.Y(mtime_count_out_cry_Y[29]),
	.B(mtime_count_out[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[28])
);
defparam \mtime_count_out_cry[29] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[30]  (
	.FCO(mtime_count_out_cry_Z[30]),
	.S(mtime_count_out_s[30]),
	.Y(mtime_count_out_cry_Y[30]),
	.B(mtime_count_out[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[29])
);
defparam \mtime_count_out_cry[30] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[31]  (
	.FCO(mtime_count_out_cry_Z[31]),
	.S(mtime_count_out_s[31]),
	.Y(mtime_count_out_cry_Y[31]),
	.B(mtime_count_out[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[30])
);
defparam \mtime_count_out_cry[31] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[32]  (
	.FCO(mtime_count_out_cry_Z[32]),
	.S(mtime_count_out_s[32]),
	.Y(mtime_count_out_cry_Y[32]),
	.B(mtime_count_out[32]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[31])
);
defparam \mtime_count_out_cry[32] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[33]  (
	.FCO(mtime_count_out_cry_Z[33]),
	.S(mtime_count_out_s[33]),
	.Y(mtime_count_out_cry_Y[33]),
	.B(mtime_count_out[33]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[32])
);
defparam \mtime_count_out_cry[33] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[34]  (
	.FCO(mtime_count_out_cry_Z[34]),
	.S(mtime_count_out_s[34]),
	.Y(mtime_count_out_cry_Y[34]),
	.B(mtime_count_out[34]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[33])
);
defparam \mtime_count_out_cry[34] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[35]  (
	.FCO(mtime_count_out_cry_Z[35]),
	.S(mtime_count_out_s[35]),
	.Y(mtime_count_out_cry_Y[35]),
	.B(mtime_count_out[35]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[34])
);
defparam \mtime_count_out_cry[35] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[36]  (
	.FCO(mtime_count_out_cry_Z[36]),
	.S(mtime_count_out_s[36]),
	.Y(mtime_count_out_cry_Y[36]),
	.B(mtime_count_out[36]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[35])
);
defparam \mtime_count_out_cry[36] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[37]  (
	.FCO(mtime_count_out_cry_Z[37]),
	.S(mtime_count_out_s[37]),
	.Y(mtime_count_out_cry_Y[37]),
	.B(mtime_count_out[37]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[36])
);
defparam \mtime_count_out_cry[37] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[38]  (
	.FCO(mtime_count_out_cry_Z[38]),
	.S(mtime_count_out_s[38]),
	.Y(mtime_count_out_cry_Y[38]),
	.B(mtime_count_out[38]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[37])
);
defparam \mtime_count_out_cry[38] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[39]  (
	.FCO(mtime_count_out_cry_Z[39]),
	.S(mtime_count_out_s[39]),
	.Y(mtime_count_out_cry_Y[39]),
	.B(mtime_count_out[39]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[38])
);
defparam \mtime_count_out_cry[39] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[40]  (
	.FCO(mtime_count_out_cry_Z[40]),
	.S(mtime_count_out_s[40]),
	.Y(mtime_count_out_cry_Y[40]),
	.B(mtime_count_out[40]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[39])
);
defparam \mtime_count_out_cry[40] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[41]  (
	.FCO(mtime_count_out_cry_Z[41]),
	.S(mtime_count_out_s[41]),
	.Y(mtime_count_out_cry_Y[41]),
	.B(mtime_count_out[41]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[40])
);
defparam \mtime_count_out_cry[41] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[42]  (
	.FCO(mtime_count_out_cry_Z[42]),
	.S(mtime_count_out_s[42]),
	.Y(mtime_count_out_cry_Y[42]),
	.B(mtime_count_out[42]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[41])
);
defparam \mtime_count_out_cry[42] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[43]  (
	.FCO(mtime_count_out_cry_Z[43]),
	.S(mtime_count_out_s[43]),
	.Y(mtime_count_out_cry_Y[43]),
	.B(mtime_count_out[43]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[42])
);
defparam \mtime_count_out_cry[43] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[44]  (
	.FCO(mtime_count_out_cry_Z[44]),
	.S(mtime_count_out_s[44]),
	.Y(mtime_count_out_cry_Y[44]),
	.B(mtime_count_out[44]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[43])
);
defparam \mtime_count_out_cry[44] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[45]  (
	.FCO(mtime_count_out_cry_Z[45]),
	.S(mtime_count_out_s[45]),
	.Y(mtime_count_out_cry_Y[45]),
	.B(mtime_count_out[45]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[44])
);
defparam \mtime_count_out_cry[45] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[46]  (
	.FCO(mtime_count_out_cry_Z[46]),
	.S(mtime_count_out_s[46]),
	.Y(mtime_count_out_cry_Y[46]),
	.B(mtime_count_out[46]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[45])
);
defparam \mtime_count_out_cry[46] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[47]  (
	.FCO(mtime_count_out_cry_Z[47]),
	.S(mtime_count_out_s[47]),
	.Y(mtime_count_out_cry_Y[47]),
	.B(mtime_count_out[47]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[46])
);
defparam \mtime_count_out_cry[47] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[48]  (
	.FCO(mtime_count_out_cry_Z[48]),
	.S(mtime_count_out_s[48]),
	.Y(mtime_count_out_cry_Y[48]),
	.B(mtime_count_out[48]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[47])
);
defparam \mtime_count_out_cry[48] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[49]  (
	.FCO(mtime_count_out_cry_Z[49]),
	.S(mtime_count_out_s[49]),
	.Y(mtime_count_out_cry_Y[49]),
	.B(mtime_count_out[49]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[48])
);
defparam \mtime_count_out_cry[49] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[50]  (
	.FCO(mtime_count_out_cry_Z[50]),
	.S(mtime_count_out_s[50]),
	.Y(mtime_count_out_cry_Y[50]),
	.B(mtime_count_out[50]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[49])
);
defparam \mtime_count_out_cry[50] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[51]  (
	.FCO(mtime_count_out_cry_Z[51]),
	.S(mtime_count_out_s[51]),
	.Y(mtime_count_out_cry_Y[51]),
	.B(mtime_count_out[51]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[50])
);
defparam \mtime_count_out_cry[51] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[52]  (
	.FCO(mtime_count_out_cry_Z[52]),
	.S(mtime_count_out_s[52]),
	.Y(mtime_count_out_cry_Y[52]),
	.B(mtime_count_out[52]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[51])
);
defparam \mtime_count_out_cry[52] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[53]  (
	.FCO(mtime_count_out_cry_Z[53]),
	.S(mtime_count_out_s[53]),
	.Y(mtime_count_out_cry_Y[53]),
	.B(mtime_count_out[53]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[52])
);
defparam \mtime_count_out_cry[53] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[54]  (
	.FCO(mtime_count_out_cry_Z[54]),
	.S(mtime_count_out_s[54]),
	.Y(mtime_count_out_cry_Y[54]),
	.B(mtime_count_out[54]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[53])
);
defparam \mtime_count_out_cry[54] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[55]  (
	.FCO(mtime_count_out_cry_Z[55]),
	.S(mtime_count_out_s[55]),
	.Y(mtime_count_out_cry_Y[55]),
	.B(mtime_count_out[55]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[54])
);
defparam \mtime_count_out_cry[55] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[56]  (
	.FCO(mtime_count_out_cry_Z[56]),
	.S(mtime_count_out_s[56]),
	.Y(mtime_count_out_cry_Y[56]),
	.B(mtime_count_out[56]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[55])
);
defparam \mtime_count_out_cry[56] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[57]  (
	.FCO(mtime_count_out_cry_Z[57]),
	.S(mtime_count_out_s[57]),
	.Y(mtime_count_out_cry_Y[57]),
	.B(mtime_count_out[57]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[56])
);
defparam \mtime_count_out_cry[57] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[58]  (
	.FCO(mtime_count_out_cry_Z[58]),
	.S(mtime_count_out_s[58]),
	.Y(mtime_count_out_cry_Y[58]),
	.B(mtime_count_out[58]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[57])
);
defparam \mtime_count_out_cry[58] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[59]  (
	.FCO(mtime_count_out_cry_Z[59]),
	.S(mtime_count_out_s[59]),
	.Y(mtime_count_out_cry_Y[59]),
	.B(mtime_count_out[59]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[58])
);
defparam \mtime_count_out_cry[59] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[60]  (
	.FCO(mtime_count_out_cry_Z[60]),
	.S(mtime_count_out_s[60]),
	.Y(mtime_count_out_cry_Y[60]),
	.B(mtime_count_out[60]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[59])
);
defparam \mtime_count_out_cry[60] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[61]  (
	.FCO(mtime_count_out_cry_Z[61]),
	.S(mtime_count_out_s[61]),
	.Y(mtime_count_out_cry_Y[61]),
	.B(mtime_count_out[61]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[60])
);
defparam \mtime_count_out_cry[61] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_s[63]  (
	.FCO(mtime_count_out_s_FCO[63]),
	.S(mtime_count_out_s_Z[63]),
	.Y(mtime_count_out_s_Y[63]),
	.B(mtime_count_out[63]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[62])
);
defparam \mtime_count_out_s[63] .INIT=20'h4AA00;
// @31:13076
  ARI1 \mtime_count_out_cry[62]  (
	.FCO(mtime_count_out_cry_Z[62]),
	.S(mtime_count_out_s[62]),
	.Y(mtime_count_out_cry_Y[62]),
	.B(mtime_count_out[62]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(mtime_count_out_cry_Z[61])
);
defparam \mtime_count_out_cry[62] .INIT=20'h4AA00;
// @31:13042
  CFG3 \p_MTIME.un1_T_l_En  (
	.A(un7_T_l_En_i),
	.B(un6_T_h_En_i),
	.C(un11_T_l_En_Z),
	.Y(un1_T_l_En)
);
defparam \p_MTIME.un1_T_l_En .INIT=8'hE0;
// @31:13076
  CFG4 \mtime_count_out_lm_0[0]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[0]),
	.D(APB_PWDATA[0]),
	.Y(mtime_count_out_lm[0])
);
defparam \mtime_count_out_lm_0[0] .INIT=16'hCB43;
// @31:13108
  CFG3 \prdata_7_0[0]  (
	.A(mtimecmp_Z[0]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[32]),
	.Y(N_86)
);
defparam \prdata_7_0[0] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[1]  (
	.A(mtimecmp_Z[1]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[33]),
	.Y(N_87)
);
defparam \prdata_7_0[1] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[2]  (
	.A(mtimecmp_Z[2]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[34]),
	.Y(N_88)
);
defparam \prdata_7_0[2] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[3]  (
	.A(mtimecmp_Z[3]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[35]),
	.Y(N_89)
);
defparam \prdata_7_0[3] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[4]  (
	.A(mtimecmp_Z[4]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[36]),
	.Y(N_90)
);
defparam \prdata_7_0[4] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[6]  (
	.A(mtimecmp_Z[6]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[38]),
	.Y(N_92)
);
defparam \prdata_7_0[6] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[7]  (
	.A(mtimecmp_Z[7]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[39]),
	.Y(N_93)
);
defparam \prdata_7_0[7] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[8]  (
	.A(mtimecmp_Z[8]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[40]),
	.Y(N_94)
);
defparam \prdata_7_0[8] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[9]  (
	.A(mtimecmp_Z[9]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[41]),
	.Y(N_95)
);
defparam \prdata_7_0[9] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[10]  (
	.A(mtimecmp_Z[10]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[42]),
	.Y(N_96)
);
defparam \prdata_7_0[10] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[15]  (
	.A(mtimecmp_Z[15]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[47]),
	.Y(N_101)
);
defparam \prdata_7_0[15] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[16]  (
	.A(mtimecmp_Z[16]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[48]),
	.Y(N_102)
);
defparam \prdata_7_0[16] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[22]  (
	.A(mtimecmp_Z[22]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[54]),
	.Y(N_108)
);
defparam \prdata_7_0[22] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[23]  (
	.A(mtimecmp_Z[23]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[55]),
	.Y(N_109)
);
defparam \prdata_7_0[23] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[25]  (
	.A(mtimecmp_Z[25]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[57]),
	.Y(N_111)
);
defparam \prdata_7_0[25] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[27]  (
	.A(mtimecmp_Z[27]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[59]),
	.Y(N_113)
);
defparam \prdata_7_0[27] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[28]  (
	.A(mtimecmp_Z[28]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[60]),
	.Y(N_114)
);
defparam \prdata_7_0[28] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[29]  (
	.A(mtimecmp_Z[29]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[61]),
	.Y(N_115)
);
defparam \prdata_7_0[29] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[31]  (
	.A(mtimecmp_Z[31]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[63]),
	.Y(N_117)
);
defparam \prdata_7_0[31] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_1[0]  (
	.A(mtime_count_out[32]),
	.B(mtime_count_out[0]),
	.C(un6_T_h_En_i),
	.Y(N_120)
);
defparam \prdata_7_1[0] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[1]  (
	.A(mtime_count_out[33]),
	.B(mtime_count_out[1]),
	.C(un6_T_h_En_i),
	.Y(N_121)
);
defparam \prdata_7_1[1] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[2]  (
	.A(mtime_count_out[34]),
	.B(mtime_count_out[2]),
	.C(un6_T_h_En_i),
	.Y(N_122)
);
defparam \prdata_7_1[2] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[3]  (
	.A(mtime_count_out[35]),
	.B(mtime_count_out[3]),
	.C(un6_T_h_En_i),
	.Y(N_123)
);
defparam \prdata_7_1[3] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[4]  (
	.A(mtime_count_out[36]),
	.B(mtime_count_out[4]),
	.C(un6_T_h_En_i),
	.Y(N_124)
);
defparam \prdata_7_1[4] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[6]  (
	.A(mtime_count_out[38]),
	.B(mtime_count_out[6]),
	.C(un6_T_h_En_i),
	.Y(N_126)
);
defparam \prdata_7_1[6] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[7]  (
	.A(mtime_count_out[39]),
	.B(mtime_count_out[7]),
	.C(un6_T_h_En_i),
	.Y(N_127)
);
defparam \prdata_7_1[7] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[8]  (
	.A(mtime_count_out[40]),
	.B(mtime_count_out[8]),
	.C(un6_T_h_En_i),
	.Y(N_128)
);
defparam \prdata_7_1[8] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[9]  (
	.A(mtime_count_out[41]),
	.B(mtime_count_out[9]),
	.C(un6_T_h_En_i),
	.Y(N_129)
);
defparam \prdata_7_1[9] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[10]  (
	.A(mtime_count_out[42]),
	.B(mtime_count_out[10]),
	.C(un6_T_h_En_i),
	.Y(N_130)
);
defparam \prdata_7_1[10] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[15]  (
	.A(mtime_count_out[47]),
	.B(mtime_count_out[15]),
	.C(un6_T_h_En_i),
	.Y(N_135)
);
defparam \prdata_7_1[15] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[16]  (
	.A(mtime_count_out[48]),
	.B(mtime_count_out[16]),
	.C(un6_T_h_En_i),
	.Y(N_136)
);
defparam \prdata_7_1[16] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[22]  (
	.A(mtime_count_out[54]),
	.B(mtime_count_out[22]),
	.C(un6_T_h_En_i),
	.Y(N_142)
);
defparam \prdata_7_1[22] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[23]  (
	.A(mtime_count_out[55]),
	.B(mtime_count_out[23]),
	.C(un6_T_h_En_i),
	.Y(N_143)
);
defparam \prdata_7_1[23] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[25]  (
	.A(mtime_count_out[57]),
	.B(mtime_count_out[25]),
	.C(un6_T_h_En_i),
	.Y(N_145)
);
defparam \prdata_7_1[25] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[27]  (
	.A(mtime_count_out[59]),
	.B(mtime_count_out[27]),
	.C(un6_T_h_En_i),
	.Y(N_147)
);
defparam \prdata_7_1[27] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[28]  (
	.A(mtime_count_out[60]),
	.B(mtime_count_out[28]),
	.C(un6_T_h_En_i),
	.Y(N_148)
);
defparam \prdata_7_1[28] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[29]  (
	.A(mtime_count_out[61]),
	.B(mtime_count_out[29]),
	.C(un6_T_h_En_i),
	.Y(N_149)
);
defparam \prdata_7_1[29] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[31]  (
	.A(mtime_count_out[63]),
	.B(mtime_count_out[31]),
	.C(un6_T_h_En_i),
	.Y(N_151)
);
defparam \prdata_7_1[31] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[5]  (
	.A(mtime_count_out[37]),
	.B(mtime_count_out[5]),
	.C(un6_T_h_En_i),
	.Y(N_125)
);
defparam \prdata_7_1[5] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_0[5]  (
	.A(mtimecmp_Z[5]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[37]),
	.Y(N_91)
);
defparam \prdata_7_0[5] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[11]  (
	.A(mtimecmp_Z[11]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[43]),
	.Y(N_97)
);
defparam \prdata_7_0[11] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_1[11]  (
	.A(mtime_count_out[43]),
	.B(mtime_count_out[11]),
	.C(un6_T_h_En_i),
	.Y(N_131)
);
defparam \prdata_7_1[11] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[30]  (
	.A(mtime_count_out[62]),
	.B(mtime_count_out[30]),
	.C(un6_T_h_En_i),
	.Y(N_150)
);
defparam \prdata_7_1[30] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[26]  (
	.A(mtime_count_out[58]),
	.B(mtime_count_out[26]),
	.C(un6_T_h_En_i),
	.Y(N_146)
);
defparam \prdata_7_1[26] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[24]  (
	.A(mtime_count_out[56]),
	.B(mtime_count_out[24]),
	.C(un6_T_h_En_i),
	.Y(N_144)
);
defparam \prdata_7_1[24] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[21]  (
	.A(mtime_count_out[53]),
	.B(mtime_count_out[21]),
	.C(un6_T_h_En_i),
	.Y(N_141)
);
defparam \prdata_7_1[21] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[20]  (
	.A(mtime_count_out[52]),
	.B(mtime_count_out[20]),
	.C(un6_T_h_En_i),
	.Y(N_140)
);
defparam \prdata_7_1[20] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[19]  (
	.A(mtime_count_out[51]),
	.B(mtime_count_out[19]),
	.C(un6_T_h_En_i),
	.Y(N_139)
);
defparam \prdata_7_1[19] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[18]  (
	.A(mtime_count_out[50]),
	.B(mtime_count_out[18]),
	.C(un6_T_h_En_i),
	.Y(N_138)
);
defparam \prdata_7_1[18] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[17]  (
	.A(mtime_count_out[49]),
	.B(mtime_count_out[17]),
	.C(un6_T_h_En_i),
	.Y(N_137)
);
defparam \prdata_7_1[17] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[14]  (
	.A(mtime_count_out[46]),
	.B(mtime_count_out[14]),
	.C(un6_T_h_En_i),
	.Y(N_134)
);
defparam \prdata_7_1[14] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[13]  (
	.A(mtime_count_out[45]),
	.B(mtime_count_out[13]),
	.C(un6_T_h_En_i),
	.Y(N_133)
);
defparam \prdata_7_1[13] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_1[12]  (
	.A(mtime_count_out[44]),
	.B(mtime_count_out[12]),
	.C(un6_T_h_En_i),
	.Y(N_132)
);
defparam \prdata_7_1[12] .INIT=8'hAC;
// @31:13108
  CFG3 \prdata_7_0[30]  (
	.A(mtimecmp_Z[30]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[62]),
	.Y(N_116)
);
defparam \prdata_7_0[30] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[26]  (
	.A(mtimecmp_Z[26]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[58]),
	.Y(N_112)
);
defparam \prdata_7_0[26] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[24]  (
	.A(mtimecmp_Z[24]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[56]),
	.Y(N_110)
);
defparam \prdata_7_0[24] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[21]  (
	.A(mtimecmp_Z[21]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[53]),
	.Y(N_107)
);
defparam \prdata_7_0[21] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[20]  (
	.A(mtimecmp_Z[20]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[52]),
	.Y(N_106)
);
defparam \prdata_7_0[20] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[19]  (
	.A(mtimecmp_Z[19]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[51]),
	.Y(N_105)
);
defparam \prdata_7_0[19] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[18]  (
	.A(mtimecmp_Z[18]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[50]),
	.Y(N_104)
);
defparam \prdata_7_0[18] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[17]  (
	.A(mtimecmp_Z[17]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[49]),
	.Y(N_103)
);
defparam \prdata_7_0[17] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[14]  (
	.A(mtimecmp_Z[14]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[46]),
	.Y(N_100)
);
defparam \prdata_7_0[14] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[13]  (
	.A(mtimecmp_Z[13]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[45]),
	.Y(N_99)
);
defparam \prdata_7_0[13] .INIT=8'hE2;
// @31:13108
  CFG3 \prdata_7_0[12]  (
	.A(mtimecmp_Z[12]),
	.B(un6_Tc0_h_En_i),
	.C(mtimecmp_Z[44]),
	.Y(N_98)
);
defparam \prdata_7_0[12] .INIT=8'hE2;
// @31:13114
  CFG4 prdata_0_sqmuxa_0_a2_7 (
	.A(APB_PADDR_15),
	.B(APB_PADDR_14),
	.C(APB_PADDR_7),
	.D(APB_PADDR_5),
	.Y(prdata_0_sqmuxa_0_a2_7_Z)
);
defparam prdata_0_sqmuxa_0_a2_7.INIT=16'h0004;
// @31:13114
  CFG4 prdata_0_sqmuxa_0_a2_5 (
	.A(apb_paddr_1z[11]),
	.B(apb_paddr_1z[10]),
	.C(apb_paddr_1z[9]),
	.D(apb_paddr_1z[8]),
	.Y(prdata_0_sqmuxa_0_a2_5_Z)
);
defparam prdata_0_sqmuxa_0_a2_5.INIT=16'h0001;
// @31:13042
  CFG4 un7_T_l_En_0_a2_8 (
	.A(APB_PADDR_14),
	.B(APB_PADDR_15),
	.C(APB_PADDR_13),
	.D(APB_PADDR_5),
	.Y(un7_T_l_En_0_a2_8_Z)
);
defparam un7_T_l_En_0_a2_8.INIT=16'h4000;
// @31:13042
  CFG3 un7_T_l_En_0_a2_6 (
	.A(apb_paddr_1z[10]),
	.B(apb_paddr_1z[8]),
	.C(APB_PADDR_4),
	.Y(un7_T_l_En_0_a2_6_Z)
);
defparam un7_T_l_En_0_a2_6.INIT=8'h80;
// @31:13056
  CFG4 un23_rtc_tick_11 (
	.A(rtc_count_Z[7]),
	.B(rtc_count_Z[4]),
	.C(rtc_count_Z[3]),
	.D(rtc_count_Z[2]),
	.Y(un23_rtc_tick_11_Z)
);
defparam un23_rtc_tick_11.INIT=16'h0001;
// @31:13056
  CFG4 un23_rtc_tick_10 (
	.A(rtc_count_Z[6]),
	.B(rtc_count_Z[5]),
	.C(rtc_count_Z[1]),
	.D(rtc_count_Z[0]),
	.Y(un23_rtc_tick_10_Z)
);
defparam un23_rtc_tick_10.INIT=16'h8000;
// @31:13056
  CFG4 un23_rtc_tick_9 (
	.A(rtc_count_Z[15]),
	.B(rtc_count_Z[14]),
	.C(rtc_count_Z[13]),
	.D(rtc_count_Z[12]),
	.Y(un23_rtc_tick_9_Z)
);
defparam un23_rtc_tick_9.INIT=16'h0001;
// @31:13056
  CFG4 un23_rtc_tick_8 (
	.A(rtc_count_Z[11]),
	.B(rtc_count_Z[10]),
	.C(rtc_count_Z[9]),
	.D(rtc_count_Z[8]),
	.Y(un23_rtc_tick_8_Z)
);
defparam un23_rtc_tick_8.INIT=16'h0001;
// @31:2172
  CFG4 \gen_mtime.un3_apb_int_sel_0_a2_11  (
	.A(apb_paddr_1z[31]),
	.B(apb_paddr_1z[21]),
	.C(apb_paddr_1z[20]),
	.D(apb_paddr_1z[19]),
	.Y(un3_apb_int_sel_0_a2_11)
);
defparam \gen_mtime.un3_apb_int_sel_0_a2_11 .INIT=16'h0001;
// @31:2172
  CFG4 \gen_mtime.un3_apb_int_sel_0_a2_10  (
	.A(apb_paddr_1z[26]),
	.B(apb_paddr_1z[24]),
	.C(apb_paddr_1z[23]),
	.D(apb_paddr_1z[22]),
	.Y(un3_apb_int_sel_0_a2_10)
);
defparam \gen_mtime.un3_apb_int_sel_0_a2_10 .INIT=16'h0001;
// @31:2172
  CFG4 \gen_mtime.un3_apb_int_sel_0_a2_9  (
	.A(apb_paddr_1z[25]),
	.B(apb_paddr_1z[18]),
	.C(apb_paddr_1z[17]),
	.D(apb_paddr_1z[16]),
	.Y(un3_apb_int_sel_0_a2_9)
);
defparam \gen_mtime.un3_apb_int_sel_0_a2_9 .INIT=16'h0002;
// @31:2172
  CFG4 \gen_mtime.un3_apb_int_sel_0_a2_8  (
	.A(apb_paddr_1z[30]),
	.B(apb_paddr_1z[29]),
	.C(apb_paddr_1z[28]),
	.D(apb_paddr_1z[27]),
	.Y(un3_apb_int_sel_0_a2_8)
);
defparam \gen_mtime.un3_apb_int_sel_0_a2_8 .INIT=16'h0001;
// @31:13114
  CFG4 un7_Tc0_l_En_0_a3_RNI4RF6I (
	.A(un7_Tc0_l_En_i),
	.B(un6_Tc0_h_En_i),
	.C(un7_T_l_En_i),
	.D(un6_T_h_En_i),
	.Y(N_909)
);
defparam un7_Tc0_l_En_0_a3_RNI4RF6I.INIT=16'h0001;
// @31:13114
  CFG3 prdata_0_sqmuxa_0_a2_8 (
	.A(APB_PADDR_13),
	.B(prdata_0_sqmuxa_0_a2_5_Z),
	.C(APB_PADDR_6),
	.Y(prdata_0_sqmuxa_0_a2_8_Z)
);
defparam prdata_0_sqmuxa_0_a2_8.INIT=8'h04;
// @31:13042
  CFG4 un7_T_l_En_0_a2_10 (
	.A(un7_T_l_En_0_a2_8_Z),
	.B(APB_PADDR_3),
	.C(APB_PADDR_7),
	.D(APB_PADDR_6),
	.Y(un7_T_l_En_0_a2_10_Z)
);
defparam un7_T_l_En_0_a2_10.INIT=16'h8000;
// @31:13042
  CFG4 un7_T_l_En_0_a2_9 (
	.A(APB_PADDR_12),
	.B(un7_T_l_En_0_a2_6_Z),
	.C(apb_paddr_1z[11]),
	.D(apb_paddr_1z[9]),
	.Y(un7_T_l_En_0_a2_9_Z)
);
defparam un7_T_l_En_0_a2_9.INIT=16'h8000;
// @31:13108
  CFG4 \prdata_7_2[0]  (
	.A(un6_T_h_En_i),
	.B(N_120),
	.C(un7_T_l_En_i),
	.D(N_86),
	.Y(N_154)
);
defparam \prdata_7_2[0] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[1]  (
	.A(un6_T_h_En_i),
	.B(N_121),
	.C(un7_T_l_En_i),
	.D(N_87),
	.Y(N_155)
);
defparam \prdata_7_2[1] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[2]  (
	.A(un6_T_h_En_i),
	.B(N_122),
	.C(un7_T_l_En_i),
	.D(N_88),
	.Y(N_156)
);
defparam \prdata_7_2[2] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[3]  (
	.A(un6_T_h_En_i),
	.B(N_123),
	.C(un7_T_l_En_i),
	.D(N_89),
	.Y(N_157)
);
defparam \prdata_7_2[3] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[4]  (
	.A(un6_T_h_En_i),
	.B(N_124),
	.C(un7_T_l_En_i),
	.D(N_90),
	.Y(N_158)
);
defparam \prdata_7_2[4] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[6]  (
	.A(un6_T_h_En_i),
	.B(N_126),
	.C(un7_T_l_En_i),
	.D(N_92),
	.Y(N_160)
);
defparam \prdata_7_2[6] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[7]  (
	.A(un6_T_h_En_i),
	.B(N_127),
	.C(un7_T_l_En_i),
	.D(N_93),
	.Y(N_161)
);
defparam \prdata_7_2[7] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[8]  (
	.A(un6_T_h_En_i),
	.B(N_128),
	.C(un7_T_l_En_i),
	.D(N_94),
	.Y(N_162)
);
defparam \prdata_7_2[8] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[9]  (
	.A(un6_T_h_En_i),
	.B(N_129),
	.C(un7_T_l_En_i),
	.D(N_95),
	.Y(N_163)
);
defparam \prdata_7_2[9] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[10]  (
	.A(un6_T_h_En_i),
	.B(N_130),
	.C(un7_T_l_En_i),
	.D(N_96),
	.Y(N_164)
);
defparam \prdata_7_2[10] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[15]  (
	.A(un6_T_h_En_i),
	.B(N_135),
	.C(un7_T_l_En_i),
	.D(N_101),
	.Y(N_169)
);
defparam \prdata_7_2[15] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[16]  (
	.A(un6_T_h_En_i),
	.B(N_136),
	.C(un7_T_l_En_i),
	.D(N_102),
	.Y(N_170)
);
defparam \prdata_7_2[16] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[22]  (
	.A(un6_T_h_En_i),
	.B(N_142),
	.C(un7_T_l_En_i),
	.D(N_108),
	.Y(N_176)
);
defparam \prdata_7_2[22] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[23]  (
	.A(un6_T_h_En_i),
	.B(N_143),
	.C(un7_T_l_En_i),
	.D(N_109),
	.Y(N_177)
);
defparam \prdata_7_2[23] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[25]  (
	.A(un6_T_h_En_i),
	.B(N_145),
	.C(un7_T_l_En_i),
	.D(N_111),
	.Y(N_179)
);
defparam \prdata_7_2[25] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[27]  (
	.A(un6_T_h_En_i),
	.B(N_147),
	.C(un7_T_l_En_i),
	.D(N_113),
	.Y(N_181)
);
defparam \prdata_7_2[27] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[28]  (
	.A(un6_T_h_En_i),
	.B(N_148),
	.C(un7_T_l_En_i),
	.D(N_114),
	.Y(N_182)
);
defparam \prdata_7_2[28] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[29]  (
	.A(un6_T_h_En_i),
	.B(N_149),
	.C(un7_T_l_En_i),
	.D(N_115),
	.Y(N_183)
);
defparam \prdata_7_2[29] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[31]  (
	.A(un6_T_h_En_i),
	.B(N_151),
	.C(un7_T_l_En_i),
	.D(N_117),
	.Y(N_185)
);
defparam \prdata_7_2[31] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[5]  (
	.A(un6_T_h_En_i),
	.B(N_125),
	.C(un7_T_l_En_i),
	.D(N_91),
	.Y(N_159)
);
defparam \prdata_7_2[5] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[11]  (
	.A(un6_T_h_En_i),
	.B(N_131),
	.C(un7_T_l_En_i),
	.D(N_97),
	.Y(N_165)
);
defparam \prdata_7_2[11] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[30]  (
	.A(un6_T_h_En_i),
	.B(N_150),
	.C(un7_T_l_En_i),
	.D(N_116),
	.Y(N_184)
);
defparam \prdata_7_2[30] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[26]  (
	.A(un6_T_h_En_i),
	.B(N_146),
	.C(un7_T_l_En_i),
	.D(N_112),
	.Y(N_180)
);
defparam \prdata_7_2[26] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[24]  (
	.A(un6_T_h_En_i),
	.B(N_144),
	.C(un7_T_l_En_i),
	.D(N_110),
	.Y(N_178)
);
defparam \prdata_7_2[24] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[21]  (
	.A(un6_T_h_En_i),
	.B(N_141),
	.C(un7_T_l_En_i),
	.D(N_107),
	.Y(N_175)
);
defparam \prdata_7_2[21] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[20]  (
	.A(un6_T_h_En_i),
	.B(N_140),
	.C(un7_T_l_En_i),
	.D(N_106),
	.Y(N_174)
);
defparam \prdata_7_2[20] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[19]  (
	.A(un6_T_h_En_i),
	.B(N_139),
	.C(un7_T_l_En_i),
	.D(N_105),
	.Y(N_173)
);
defparam \prdata_7_2[19] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[18]  (
	.A(un6_T_h_En_i),
	.B(N_138),
	.C(un7_T_l_En_i),
	.D(N_104),
	.Y(N_172)
);
defparam \prdata_7_2[18] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[17]  (
	.A(un6_T_h_En_i),
	.B(N_137),
	.C(un7_T_l_En_i),
	.D(N_103),
	.Y(N_171)
);
defparam \prdata_7_2[17] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[14]  (
	.A(un6_T_h_En_i),
	.B(N_134),
	.C(un7_T_l_En_i),
	.D(N_100),
	.Y(N_168)
);
defparam \prdata_7_2[14] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[13]  (
	.A(un6_T_h_En_i),
	.B(N_133),
	.C(un7_T_l_En_i),
	.D(N_99),
	.Y(N_167)
);
defparam \prdata_7_2[13] .INIT=16'hCDC8;
// @31:13108
  CFG4 \prdata_7_2[12]  (
	.A(un6_T_h_En_i),
	.B(N_132),
	.C(un7_T_l_En_i),
	.D(N_98),
	.Y(N_166)
);
defparam \prdata_7_2[12] .INIT=16'hCDC8;
// @31:13056
  CFG4 un23_rtc_tick (
	.A(un23_rtc_tick_11_Z),
	.B(un23_rtc_tick_10_Z),
	.C(un23_rtc_tick_8_Z),
	.D(un23_rtc_tick_9_Z),
	.Y(un23_rtc_tick_Z)
);
defparam un23_rtc_tick.INIT=16'h8000;
// @31:13114
  CFG4 prdata_0_sqmuxa_0_a2 (
	.A(prdata_0_sqmuxa_0_a2_8_Z),
	.B(prdata_0_sqmuxa_0_a2_7_Z),
	.C(APB_PADDR_4),
	.D(APB_PADDR_3),
	.Y(N_937)
);
defparam prdata_0_sqmuxa_0_a2.INIT=16'h0008;
// @31:2172
  CFG4 \gen_mtime.un3_apb_int_sel_0_a2  (
	.A(un3_apb_int_sel_0_a2_11),
	.B(un3_apb_int_sel_0_a2_10),
	.C(un3_apb_int_sel_0_a2_9),
	.D(un3_apb_int_sel_0_a2_8),
	.Y(N_1173)
);
defparam \gen_mtime.un3_apb_int_sel_0_a2 .INIT=16'h8000;
// @31:13016
  CFG3 un6_Tc0_h_En_0_a2 (
	.A(APB_PADDR_0),
	.B(N_1173),
	.C(APB_PADDR_1),
	.Y(N_926)
);
defparam un6_Tc0_h_En_0_a2.INIT=8'h04;
// @31:13062
  CFG2 \rtc_count_0[6]  (
	.A(rtc_count_RNIUP69N1_S[6]),
	.B(un23_rtc_tick_Z),
	.Y(rtc_count_0_Z[6])
);
defparam \rtc_count_0[6] .INIT=4'h2;
// @31:13062
  CFG2 \rtc_count_0[5]  (
	.A(rtc_count_RNIPA35G1_S[5]),
	.B(un23_rtc_tick_Z),
	.Y(rtc_count_0_Z[5])
);
defparam \rtc_count_0[5] .INIT=4'h2;
// @31:13062
  CFG2 \rtc_count_0[2]  (
	.A(rtc_count_RNIG3POQ_S[2]),
	.B(un23_rtc_tick_Z),
	.Y(rtc_count_0_Z[2])
);
defparam \rtc_count_0[2] .INIT=4'h2;
// @31:13062
  CFG2 \rtc_count_0[1]  (
	.A(rtc_count_RNIFOLKJ_S[1]),
	.B(un23_rtc_tick_Z),
	.Y(rtc_count_0_Z[1])
);
defparam \rtc_count_0[1] .INIT=4'h2;
// @31:13062
  CFG2 \rtc_count_0[0]  (
	.A(rtc_count_RNIFEIGC_S[0]),
	.B(un23_rtc_tick_Z),
	.Y(rtc_count_0_Z[0])
);
defparam \rtc_count_0[0] .INIT=4'h2;
// @31:13015
  CFG4 un6_T_h_En_0_a3 (
	.A(N_926),
	.B(APB_PADDR_2),
	.C(un7_T_l_En_0_a2_9_Z),
	.D(un7_T_l_En_0_a2_10_Z),
	.Y(un6_T_h_En_i)
);
defparam un6_T_h_En_0_a3.INIT=16'h8000;
// @31:13016
  CFG4 un6_Tc0_h_En_0_a3 (
	.A(APB_PADDR_2),
	.B(APB_PADDR_12),
	.C(N_937),
	.D(N_926),
	.Y(un6_Tc0_h_En_i)
);
defparam un6_Tc0_h_En_0_a3.INIT=16'h2000;
// @31:2172
  CFG4 \gen_mtime.un3_apb_int_sel_0  (
	.A(N_1173),
	.B(un7_T_l_En_0_a2_10_Z),
	.C(N_937),
	.D(un7_T_l_En_0_a2_9_Z),
	.Y(un3_apb_int_sel)
);
defparam \gen_mtime.un3_apb_int_sel_0 .INIT=16'hA8A0;
// @31:13042
  CFG4 un7_T_l_En_0_a3 (
	.A(N_926),
	.B(APB_PADDR_2),
	.C(un7_T_l_En_0_a2_9_Z),
	.D(un7_T_l_En_0_a2_10_Z),
	.Y(un7_T_l_En_i)
);
defparam un7_T_l_En_0_a3.INIT=16'h2000;
// @31:13114
  CFG4 prdata_0_sqmuxa_0_a3_0 (
	.A(APB_PADDR_2),
	.B(APB_PADDR_12),
	.C(N_937),
	.D(N_926),
	.Y(prdata_0_sqmuxa_0_a3_0_Z)
);
defparam prdata_0_sqmuxa_0_a3_0.INIT=16'h4000;
// @31:13044
  CFG4 un7_Tc0_l_En_0_a3 (
	.A(APB_PADDR_2),
	.B(APB_PADDR_12),
	.C(N_937),
	.D(N_926),
	.Y(un7_Tc0_l_En_i)
);
defparam un7_Tc0_l_En_0_a3.INIT=16'h1000;
// @31:13108
  CFG3 \p_APB_0_Read.prdata18  (
	.A(APB_PWRITE),
	.B(un3_apb_int_sel),
	.C(apb_psel_net),
	.Y(prdata18)
);
defparam \p_APB_0_Read.prdata18 .INIT=8'h40;
// @31:13042
  CFG4 un11_T_l_En (
	.A(APB_PWRITE),
	.B(un3_apb_int_sel),
	.C(apb_penable_int),
	.D(apb_psel_net),
	.Y(un11_T_l_En_Z)
);
defparam un11_T_l_En.INIT=16'h8000;
// @31:13106
  CFG4 \prdata_s[2]  (
	.A(prdata_0_sqmuxa_0_a3_0_Z),
	.B(N_156),
	.C(prdata18),
	.D(N_909),
	.Y(prdata_1)
);
defparam \prdata_s[2] .INIT=16'hA0E0;
// @31:13106
  CFG4 \prdata_s[5]  (
	.A(prdata_0_sqmuxa_0_a3_0_Z),
	.B(N_159),
	.C(prdata18),
	.D(N_909),
	.Y(prdata_0)
);
defparam \prdata_s[5] .INIT=16'hA0E0;
// @31:13106
  CFG4 \prdata_s[6]  (
	.A(prdata_0_sqmuxa_0_a3_0_Z),
	.B(N_160),
	.C(prdata18),
	.D(N_909),
	.Y(prdata)
);
defparam \prdata_s[6] .INIT=16'hA0E0;
  CFG3 prdata_0_sqmuxa_0_a3_0_RNI9NPOQ (
	.A(prdata_0_sqmuxa_0_a3_0_Z),
	.B(prdata18),
	.C(N_909),
	.Y(N_54_i)
);
defparam prdata_0_sqmuxa_0_a3_0_RNI9NPOQ.INIT=8'h04;
// @31:13042
  CFG2 T_l_En (
	.A(un11_T_l_En_Z),
	.B(un7_T_l_En_i),
	.Y(T_l_En_Z)
);
defparam T_l_En.INIT=4'h8;
// @31:13044
  CFG2 Tc0_l_En (
	.A(un11_T_l_En_Z),
	.B(un7_Tc0_l_En_i),
	.Y(Tc0_l_En_Z)
);
defparam Tc0_l_En.INIT=4'h8;
// @31:13045
  CFG2 Tc0_h_En (
	.A(un11_T_l_En_Z),
	.B(un6_Tc0_h_En_i),
	.Y(Tc0_h_En_Z)
);
defparam Tc0_h_En.INIT=4'h8;
// @31:2193
  CFG3 un23_rtc_tick_RNIJNS1E (
	.A(un1_T_l_En),
	.B(cpu_debug_mode_net),
	.C(un23_rtc_tick_Z),
	.Y(mtime_count_oute)
);
defparam un23_rtc_tick_RNIJNS1E.INIT=8'hBA;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[33]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[33]),
	.D(APB_PWDATA[1]),
	.Y(mtime_count_out_lm_2[33])
);
defparam \mtime_count_out_lm_0_2[33] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[21]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[21]),
	.D(APB_PWDATA[21]),
	.Y(mtime_count_out_lm_2[21])
);
defparam \mtime_count_out_lm_0_2[21] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[32]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[32]),
	.D(APB_PWDATA[0]),
	.Y(mtime_count_out_lm_2[32])
);
defparam \mtime_count_out_lm_0_2[32] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[51]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[51]),
	.D(APB_PWDATA[19]),
	.Y(mtime_count_out_lm_2[51])
);
defparam \mtime_count_out_lm_0_2[51] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[15]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[15]),
	.D(APB_PWDATA[15]),
	.Y(mtime_count_out_lm_2[15])
);
defparam \mtime_count_out_lm_0_2[15] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[12]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[12]),
	.D(APB_PWDATA[12]),
	.Y(mtime_count_out_lm_2[12])
);
defparam \mtime_count_out_lm_0_2[12] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[16]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[16]),
	.D(APB_PWDATA[16]),
	.Y(mtime_count_out_lm_2[16])
);
defparam \mtime_count_out_lm_0_2[16] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[11]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[11]),
	.D(APB_PWDATA[11]),
	.Y(mtime_count_out_lm_2[11])
);
defparam \mtime_count_out_lm_0_2[11] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[10]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[10]),
	.D(APB_PWDATA[10]),
	.Y(mtime_count_out_lm_2[10])
);
defparam \mtime_count_out_lm_0_2[10] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[55]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[55]),
	.D(APB_PWDATA[23]),
	.Y(mtime_count_out_lm_2[55])
);
defparam \mtime_count_out_lm_0_2[55] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[53]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[53]),
	.D(APB_PWDATA[21]),
	.Y(mtime_count_out_lm_2[53])
);
defparam \mtime_count_out_lm_0_2[53] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[22]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[22]),
	.D(APB_PWDATA[22]),
	.Y(mtime_count_out_lm_2[22])
);
defparam \mtime_count_out_lm_0_2[22] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[20]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[20]),
	.D(APB_PWDATA[20]),
	.Y(mtime_count_out_lm_2[20])
);
defparam \mtime_count_out_lm_0_2[20] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[26]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[26]),
	.D(APB_PWDATA[26]),
	.Y(mtime_count_out_lm_2[26])
);
defparam \mtime_count_out_lm_0_2[26] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[25]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[25]),
	.D(APB_PWDATA[25]),
	.Y(mtime_count_out_lm_2[25])
);
defparam \mtime_count_out_lm_0_2[25] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[30]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[30]),
	.D(APB_PWDATA[30]),
	.Y(mtime_count_out_lm_2[30])
);
defparam \mtime_count_out_lm_0_2[30] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[31]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[31]),
	.D(APB_PWDATA[31]),
	.Y(mtime_count_out_lm_2[31])
);
defparam \mtime_count_out_lm_0_2[31] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[37]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[37]),
	.D(APB_PWDATA[5]),
	.Y(mtime_count_out_lm_2[37])
);
defparam \mtime_count_out_lm_0_2[37] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[36]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[36]),
	.D(APB_PWDATA[4]),
	.Y(mtime_count_out_lm_2[36])
);
defparam \mtime_count_out_lm_0_2[36] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[40]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[40]),
	.D(APB_PWDATA[8]),
	.Y(mtime_count_out_lm_2[40])
);
defparam \mtime_count_out_lm_0_2[40] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[44]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[44]),
	.D(APB_PWDATA[12]),
	.Y(mtime_count_out_lm_2[44])
);
defparam \mtime_count_out_lm_0_2[44] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[3]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[3]),
	.D(APB_PWDATA[3]),
	.Y(mtime_count_out_lm_2[3])
);
defparam \mtime_count_out_lm_0_2[3] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[1]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[1]),
	.D(APB_PWDATA[1]),
	.Y(mtime_count_out_lm_2[1])
);
defparam \mtime_count_out_lm_0_2[1] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[49]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[49]),
	.D(APB_PWDATA[17]),
	.Y(mtime_count_out_lm_2[49])
);
defparam \mtime_count_out_lm_0_2[49] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[7]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[7]),
	.D(APB_PWDATA[7]),
	.Y(mtime_count_out_lm_2[7])
);
defparam \mtime_count_out_lm_0_2[7] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[13]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[13]),
	.D(APB_PWDATA[13]),
	.Y(mtime_count_out_lm_2[13])
);
defparam \mtime_count_out_lm_0_2[13] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[62]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[62]),
	.D(APB_PWDATA[30]),
	.Y(mtime_count_out_lm_2[62])
);
defparam \mtime_count_out_lm_0_2[62] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[2]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[2]),
	.D(APB_PWDATA[2]),
	.Y(mtime_count_out_lm_2[2])
);
defparam \mtime_count_out_lm_0_2[2] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[41]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[41]),
	.D(APB_PWDATA[9]),
	.Y(mtime_count_out_lm_2[41])
);
defparam \mtime_count_out_lm_0_2[41] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[6]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[6]),
	.D(APB_PWDATA[6]),
	.Y(mtime_count_out_lm_2[6])
);
defparam \mtime_count_out_lm_0_2[6] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[50]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[50]),
	.D(APB_PWDATA[18]),
	.Y(mtime_count_out_lm_2[50])
);
defparam \mtime_count_out_lm_0_2[50] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[9]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[9]),
	.D(APB_PWDATA[9]),
	.Y(mtime_count_out_lm_2[9])
);
defparam \mtime_count_out_lm_0_2[9] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[8]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[8]),
	.D(APB_PWDATA[8]),
	.Y(mtime_count_out_lm_2[8])
);
defparam \mtime_count_out_lm_0_2[8] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[52]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[52]),
	.D(APB_PWDATA[20]),
	.Y(mtime_count_out_lm_2[52])
);
defparam \mtime_count_out_lm_0_2[52] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[17]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[17]),
	.D(APB_PWDATA[17]),
	.Y(mtime_count_out_lm_2[17])
);
defparam \mtime_count_out_lm_0_2[17] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[14]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[14]),
	.D(APB_PWDATA[14]),
	.Y(mtime_count_out_lm_2[14])
);
defparam \mtime_count_out_lm_0_2[14] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[54]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[54]),
	.D(APB_PWDATA[22]),
	.Y(mtime_count_out_lm_2[54])
);
defparam \mtime_count_out_lm_0_2[54] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[19]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[19]),
	.D(APB_PWDATA[19]),
	.Y(mtime_count_out_lm_2[19])
);
defparam \mtime_count_out_lm_0_2[19] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[60]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[60]),
	.D(APB_PWDATA[28]),
	.Y(mtime_count_out_lm_2[60])
);
defparam \mtime_count_out_lm_0_2[60] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[34]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[34]),
	.D(APB_PWDATA[2]),
	.Y(mtime_count_out_lm_2[34])
);
defparam \mtime_count_out_lm_0_2[34] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[39]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[39]),
	.D(APB_PWDATA[7]),
	.Y(mtime_count_out_lm_2[39])
);
defparam \mtime_count_out_lm_0_2[39] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[38]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[38]),
	.D(APB_PWDATA[6]),
	.Y(mtime_count_out_lm_2[38])
);
defparam \mtime_count_out_lm_0_2[38] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[43]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[43]),
	.D(APB_PWDATA[11]),
	.Y(mtime_count_out_lm_2[43])
);
defparam \mtime_count_out_lm_0_2[43] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[42]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[42]),
	.D(APB_PWDATA[10]),
	.Y(mtime_count_out_lm_2[42])
);
defparam \mtime_count_out_lm_0_2[42] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[45]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[45]),
	.D(APB_PWDATA[13]),
	.Y(mtime_count_out_lm_2[45])
);
defparam \mtime_count_out_lm_0_2[45] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[48]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[48]),
	.D(APB_PWDATA[16]),
	.Y(mtime_count_out_lm_2[48])
);
defparam \mtime_count_out_lm_0_2[48] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[24]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[24]),
	.D(APB_PWDATA[24]),
	.Y(mtime_count_out_lm_2[24])
);
defparam \mtime_count_out_lm_0_2[24] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[18]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[18]),
	.D(APB_PWDATA[18]),
	.Y(mtime_count_out_lm_2[18])
);
defparam \mtime_count_out_lm_0_2[18] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[57]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[57]),
	.D(APB_PWDATA[25]),
	.Y(mtime_count_out_lm_2[57])
);
defparam \mtime_count_out_lm_0_2[57] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[23]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[23]),
	.D(APB_PWDATA[23]),
	.Y(mtime_count_out_lm_2[23])
);
defparam \mtime_count_out_lm_0_2[23] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[59]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[59]),
	.D(APB_PWDATA[27]),
	.Y(mtime_count_out_lm_2[59])
);
defparam \mtime_count_out_lm_0_2[59] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[5]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[5]),
	.D(APB_PWDATA[5]),
	.Y(mtime_count_out_lm_2[5])
);
defparam \mtime_count_out_lm_0_2[5] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[29]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[29]),
	.D(APB_PWDATA[29]),
	.Y(mtime_count_out_lm_2[29])
);
defparam \mtime_count_out_lm_0_2[29] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[47]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[47]),
	.D(APB_PWDATA[15]),
	.Y(mtime_count_out_lm_2[47])
);
defparam \mtime_count_out_lm_0_2[47] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[35]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[35]),
	.D(APB_PWDATA[3]),
	.Y(mtime_count_out_lm_2[35])
);
defparam \mtime_count_out_lm_0_2[35] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[63]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[63]),
	.D(APB_PWDATA[31]),
	.Y(mtime_count_out_lm_2[63])
);
defparam \mtime_count_out_lm_0_2[63] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[27]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[27]),
	.D(APB_PWDATA[27]),
	.Y(mtime_count_out_lm_2[27])
);
defparam \mtime_count_out_lm_0_2[27] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[58]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[58]),
	.D(APB_PWDATA[26]),
	.Y(mtime_count_out_lm_2[58])
);
defparam \mtime_count_out_lm_0_2[58] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[46]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[46]),
	.D(APB_PWDATA[14]),
	.Y(mtime_count_out_lm_2[46])
);
defparam \mtime_count_out_lm_0_2[46] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[61]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[61]),
	.D(APB_PWDATA[29]),
	.Y(mtime_count_out_lm_2[61])
);
defparam \mtime_count_out_lm_0_2[61] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[56]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[56]),
	.D(APB_PWDATA[24]),
	.Y(mtime_count_out_lm_2[56])
);
defparam \mtime_count_out_lm_0_2[56] .INIT=16'hC480;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[28]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[28]),
	.D(APB_PWDATA[28]),
	.Y(mtime_count_out_lm_2[28])
);
defparam \mtime_count_out_lm_0_2[28] .INIT=16'hC840;
// @31:13076
  CFG4 \mtime_count_out_lm_0_2[4]  (
	.A(T_l_En_Z),
	.B(un1_T_l_En),
	.C(mtime_count_out[4]),
	.D(APB_PWDATA[4]),
	.Y(mtime_count_out_lm_2[4])
);
defparam \mtime_count_out_lm_0_2[4] .INIT=16'hC840;
// @31:13076
  CFG3 \mtime_count_out_lm_0[33]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[33]),
	.C(mtime_count_out_s[33]),
	.Y(mtime_count_out_lm[33])
);
defparam \mtime_count_out_lm_0[33] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[21]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[21]),
	.C(mtime_count_out_s[21]),
	.Y(mtime_count_out_lm[21])
);
defparam \mtime_count_out_lm_0[21] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[32]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[32]),
	.C(mtime_count_out_s[32]),
	.Y(mtime_count_out_lm[32])
);
defparam \mtime_count_out_lm_0[32] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[51]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[51]),
	.C(mtime_count_out_s[51]),
	.Y(mtime_count_out_lm[51])
);
defparam \mtime_count_out_lm_0[51] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[15]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[15]),
	.C(mtime_count_out_s[15]),
	.Y(mtime_count_out_lm[15])
);
defparam \mtime_count_out_lm_0[15] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[12]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[12]),
	.C(mtime_count_out_s[12]),
	.Y(mtime_count_out_lm[12])
);
defparam \mtime_count_out_lm_0[12] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[16]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[16]),
	.C(mtime_count_out_s[16]),
	.Y(mtime_count_out_lm[16])
);
defparam \mtime_count_out_lm_0[16] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[11]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[11]),
	.C(mtime_count_out_s[11]),
	.Y(mtime_count_out_lm[11])
);
defparam \mtime_count_out_lm_0[11] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[10]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[10]),
	.C(mtime_count_out_s[10]),
	.Y(mtime_count_out_lm[10])
);
defparam \mtime_count_out_lm_0[10] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[55]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[55]),
	.C(mtime_count_out_s[55]),
	.Y(mtime_count_out_lm[55])
);
defparam \mtime_count_out_lm_0[55] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[53]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[53]),
	.C(mtime_count_out_s[53]),
	.Y(mtime_count_out_lm[53])
);
defparam \mtime_count_out_lm_0[53] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[22]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[22]),
	.C(mtime_count_out_s[22]),
	.Y(mtime_count_out_lm[22])
);
defparam \mtime_count_out_lm_0[22] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[20]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[20]),
	.C(mtime_count_out_s[20]),
	.Y(mtime_count_out_lm[20])
);
defparam \mtime_count_out_lm_0[20] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[26]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[26]),
	.C(mtime_count_out_s[26]),
	.Y(mtime_count_out_lm[26])
);
defparam \mtime_count_out_lm_0[26] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[25]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[25]),
	.C(mtime_count_out_s[25]),
	.Y(mtime_count_out_lm[25])
);
defparam \mtime_count_out_lm_0[25] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[30]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[30]),
	.C(mtime_count_out_s[30]),
	.Y(mtime_count_out_lm[30])
);
defparam \mtime_count_out_lm_0[30] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[31]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[31]),
	.C(mtime_count_out_s[31]),
	.Y(mtime_count_out_lm[31])
);
defparam \mtime_count_out_lm_0[31] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[37]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[37]),
	.C(mtime_count_out_s[37]),
	.Y(mtime_count_out_lm[37])
);
defparam \mtime_count_out_lm_0[37] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[36]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[36]),
	.C(mtime_count_out_s[36]),
	.Y(mtime_count_out_lm[36])
);
defparam \mtime_count_out_lm_0[36] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[40]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[40]),
	.C(mtime_count_out_s[40]),
	.Y(mtime_count_out_lm[40])
);
defparam \mtime_count_out_lm_0[40] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[44]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[44]),
	.C(mtime_count_out_s[44]),
	.Y(mtime_count_out_lm[44])
);
defparam \mtime_count_out_lm_0[44] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[3]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[3]),
	.C(mtime_count_out_s[3]),
	.Y(mtime_count_out_lm[3])
);
defparam \mtime_count_out_lm_0[3] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[1]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[1]),
	.C(mtime_count_out_s[1]),
	.Y(mtime_count_out_lm[1])
);
defparam \mtime_count_out_lm_0[1] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[49]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[49]),
	.C(mtime_count_out_s[49]),
	.Y(mtime_count_out_lm[49])
);
defparam \mtime_count_out_lm_0[49] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[7]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[7]),
	.C(mtime_count_out_s[7]),
	.Y(mtime_count_out_lm[7])
);
defparam \mtime_count_out_lm_0[7] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[13]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[13]),
	.C(mtime_count_out_s[13]),
	.Y(mtime_count_out_lm[13])
);
defparam \mtime_count_out_lm_0[13] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[62]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[62]),
	.C(mtime_count_out_s[62]),
	.Y(mtime_count_out_lm[62])
);
defparam \mtime_count_out_lm_0[62] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[2]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[2]),
	.C(mtime_count_out_s[2]),
	.Y(mtime_count_out_lm[2])
);
defparam \mtime_count_out_lm_0[2] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[41]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[41]),
	.C(mtime_count_out_s[41]),
	.Y(mtime_count_out_lm[41])
);
defparam \mtime_count_out_lm_0[41] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[6]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[6]),
	.C(mtime_count_out_s[6]),
	.Y(mtime_count_out_lm[6])
);
defparam \mtime_count_out_lm_0[6] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[50]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[50]),
	.C(mtime_count_out_s[50]),
	.Y(mtime_count_out_lm[50])
);
defparam \mtime_count_out_lm_0[50] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[9]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[9]),
	.C(mtime_count_out_s[9]),
	.Y(mtime_count_out_lm[9])
);
defparam \mtime_count_out_lm_0[9] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[8]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[8]),
	.C(mtime_count_out_s[8]),
	.Y(mtime_count_out_lm[8])
);
defparam \mtime_count_out_lm_0[8] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[52]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[52]),
	.C(mtime_count_out_s[52]),
	.Y(mtime_count_out_lm[52])
);
defparam \mtime_count_out_lm_0[52] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[17]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[17]),
	.C(mtime_count_out_s[17]),
	.Y(mtime_count_out_lm[17])
);
defparam \mtime_count_out_lm_0[17] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[14]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[14]),
	.C(mtime_count_out_s[14]),
	.Y(mtime_count_out_lm[14])
);
defparam \mtime_count_out_lm_0[14] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[54]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[54]),
	.C(mtime_count_out_s[54]),
	.Y(mtime_count_out_lm[54])
);
defparam \mtime_count_out_lm_0[54] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[19]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[19]),
	.C(mtime_count_out_s[19]),
	.Y(mtime_count_out_lm[19])
);
defparam \mtime_count_out_lm_0[19] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[60]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[60]),
	.C(mtime_count_out_s[60]),
	.Y(mtime_count_out_lm[60])
);
defparam \mtime_count_out_lm_0[60] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[34]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[34]),
	.C(mtime_count_out_s[34]),
	.Y(mtime_count_out_lm[34])
);
defparam \mtime_count_out_lm_0[34] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[39]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[39]),
	.C(mtime_count_out_s[39]),
	.Y(mtime_count_out_lm[39])
);
defparam \mtime_count_out_lm_0[39] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[38]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[38]),
	.C(mtime_count_out_s[38]),
	.Y(mtime_count_out_lm[38])
);
defparam \mtime_count_out_lm_0[38] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[43]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[43]),
	.C(mtime_count_out_s[43]),
	.Y(mtime_count_out_lm[43])
);
defparam \mtime_count_out_lm_0[43] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[42]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[42]),
	.C(mtime_count_out_s[42]),
	.Y(mtime_count_out_lm[42])
);
defparam \mtime_count_out_lm_0[42] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[45]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[45]),
	.C(mtime_count_out_s[45]),
	.Y(mtime_count_out_lm[45])
);
defparam \mtime_count_out_lm_0[45] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[48]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[48]),
	.C(mtime_count_out_s[48]),
	.Y(mtime_count_out_lm[48])
);
defparam \mtime_count_out_lm_0[48] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[24]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[24]),
	.C(mtime_count_out_s[24]),
	.Y(mtime_count_out_lm[24])
);
defparam \mtime_count_out_lm_0[24] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[18]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[18]),
	.C(mtime_count_out_s[18]),
	.Y(mtime_count_out_lm[18])
);
defparam \mtime_count_out_lm_0[18] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[57]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[57]),
	.C(mtime_count_out_s[57]),
	.Y(mtime_count_out_lm[57])
);
defparam \mtime_count_out_lm_0[57] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[23]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[23]),
	.C(mtime_count_out_s[23]),
	.Y(mtime_count_out_lm[23])
);
defparam \mtime_count_out_lm_0[23] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[59]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[59]),
	.C(mtime_count_out_s[59]),
	.Y(mtime_count_out_lm[59])
);
defparam \mtime_count_out_lm_0[59] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[5]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[5]),
	.C(mtime_count_out_s[5]),
	.Y(mtime_count_out_lm[5])
);
defparam \mtime_count_out_lm_0[5] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[29]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[29]),
	.C(mtime_count_out_s[29]),
	.Y(mtime_count_out_lm[29])
);
defparam \mtime_count_out_lm_0[29] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[47]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[47]),
	.C(mtime_count_out_s[47]),
	.Y(mtime_count_out_lm[47])
);
defparam \mtime_count_out_lm_0[47] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[35]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[35]),
	.C(mtime_count_out_s[35]),
	.Y(mtime_count_out_lm[35])
);
defparam \mtime_count_out_lm_0[35] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[63]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[63]),
	.C(mtime_count_out_s_Z[63]),
	.Y(mtime_count_out_lm[63])
);
defparam \mtime_count_out_lm_0[63] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[27]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[27]),
	.C(mtime_count_out_s[27]),
	.Y(mtime_count_out_lm[27])
);
defparam \mtime_count_out_lm_0[27] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[58]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[58]),
	.C(mtime_count_out_s[58]),
	.Y(mtime_count_out_lm[58])
);
defparam \mtime_count_out_lm_0[58] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[46]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[46]),
	.C(mtime_count_out_s[46]),
	.Y(mtime_count_out_lm[46])
);
defparam \mtime_count_out_lm_0[46] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[61]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[61]),
	.C(mtime_count_out_s[61]),
	.Y(mtime_count_out_lm[61])
);
defparam \mtime_count_out_lm_0[61] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[56]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[56]),
	.C(mtime_count_out_s[56]),
	.Y(mtime_count_out_lm[56])
);
defparam \mtime_count_out_lm_0[56] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[28]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[28]),
	.C(mtime_count_out_s[28]),
	.Y(mtime_count_out_lm[28])
);
defparam \mtime_count_out_lm_0[28] .INIT=8'hDC;
// @31:13076
  CFG3 \mtime_count_out_lm_0[4]  (
	.A(un1_T_l_En),
	.B(mtime_count_out_lm_2[4]),
	.C(mtime_count_out_s[4]),
	.Y(mtime_count_out_lm[4])
);
defparam \mtime_count_out_lm_0[4] .INIT=8'hDC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820 */

module miv_rv32_ipcore_Z10 (
  AHB_HWDATA,
  htrans_1_iv_i_0,
  AHB_HSIZE,
  AHB_HADDR,
  APB_PWDATA,
  APB_PADDR_5,
  APB_PADDR_4,
  APB_PADDR_3,
  APB_PADDR_2,
  APB_PADDR_1,
  APB_PADDR_0,
  APB_PADDR_15,
  APB_PADDR_14,
  APB_PADDR_13,
  APB_PADDR_12,
  APB_PADDR_7,
  APB_PADDR_6,
  AHB_HRDATA,
  APB_PRDATA,
  AHB_HWRITE,
  APB_PWRITE,
  APB_PSEL,
  APB_PENABLE,
  AHB_HREADY,
  JTAG_TMS,
  JTAG_TDO,
  JTAG_TDI,
  JTAG_TCK_i,
  JTAG_TCK,
  delay_sel_arst34,
  CLK,
  EXT_IRQ,
  dff_arst,
  RESETN
)
;
output [31:0] AHB_HWDATA ;
output htrans_1_iv_i_0 ;
output [1:0] AHB_HSIZE ;
output [15:0] AHB_HADDR ;
output [31:0] APB_PWDATA ;
output APB_PADDR_5 ;
output APB_PADDR_4 ;
output APB_PADDR_3 ;
output APB_PADDR_2 ;
output APB_PADDR_1 ;
output APB_PADDR_0 ;
output APB_PADDR_15 ;
output APB_PADDR_14 ;
output APB_PADDR_13 ;
output APB_PADDR_12 ;
output APB_PADDR_7 ;
output APB_PADDR_6 ;
input [31:0] AHB_HRDATA ;
input [31:0] APB_PRDATA ;
output AHB_HWRITE ;
output APB_PWRITE ;
output APB_PSEL ;
output APB_PENABLE ;
input AHB_HREADY ;
input JTAG_TMS ;
output JTAG_TDO ;
input JTAG_TDI ;
input JTAG_TCK_i ;
input JTAG_TCK ;
input delay_sel_arst34 ;
input CLK ;
input EXT_IRQ ;
input dff_arst ;
input RESETN ;
wire htrans_1_iv_i_0 ;
wire APB_PADDR_5 ;
wire APB_PADDR_4 ;
wire APB_PADDR_3 ;
wire APB_PADDR_2 ;
wire APB_PADDR_1 ;
wire APB_PADDR_0 ;
wire APB_PADDR_15 ;
wire APB_PADDR_14 ;
wire APB_PADDR_13 ;
wire APB_PADDR_12 ;
wire APB_PADDR_7 ;
wire APB_PADDR_6 ;
wire AHB_HWRITE ;
wire APB_PWRITE ;
wire APB_PSEL ;
wire APB_PENABLE ;
wire AHB_HREADY ;
wire JTAG_TMS ;
wire JTAG_TDO ;
wire JTAG_TDI ;
wire JTAG_TCK_i ;
wire JTAG_TCK ;
wire delay_sel_arst34 ;
wire CLK ;
wire EXT_IRQ ;
wire dff_arst ;
wire RESETN ;
wire [31:0] apb_prdata_int;
wire [31:0] apb_prdata_net_Z;
wire [1:1] un2_cpu_d_resp_type;
wire [31:0] cpu_d_resp_rd_data_net;
wire [2:2] lsu_emi_req_rd_byte_en_2;
wire [1:1] cpu_d_req_wr_byte_en_net_2;
wire [2:2] lsu_emi_req_rd_byte_en_3_m;
wire [1:1] lsu_emi_req_rd_byte_en_2_m;
wire [3:1] lsu_emi_req_rd_byte_en_iv_0;
wire [3:1] cpu_d_req_wr_byte_en_net_1;
wire [15:15] buff_entry_addr_req_2__RNI7IIMTF_S;
wire [29:29] buff_entry_addr_req_2__RNIK75RS01_S;
wire [30:30] buff_entry_addr_req_2__RNIRRNK321_S;
wire [11:11] buff_entry_addr_req_2__RNIP60H2B_S;
wire [28:28] buff_entry_addr_req_2__RNILTK1MV_S;
wire [24:24] buff_entry_addr_req_2__RNINKKRQQ_S;
wire [23:23] buff_entry_addr_req_2__RNI7Q42KP_S;
wire [17:17] buff_entry_addr_req_2__RNIGAC9BI_S;
wire [1:0] req_masked;
wire [0:0] hipri_req_ptr;
wire [31:0] cpu_i_resp_rd_data_sel;
wire [31:2] ahb_i_req_addr_net;
wire [31:0] cpu_debug_gpr_op_rd_data_net;
wire [5:0] cpu_debug_gpr_op_addr_net;
wire [31:0] cpu_debug_csr_op_rd_data_net;
wire [11:0] cpu_debug_csr_op_addr_net;
wire [31:0] cpu_debug_op_wr_data_net;
wire [3:0] lsu_expipe_req_op_net;
wire [31:0] cpu_d_req_wr_data_net;
wire [31:0] cpu_d_req_addr_net;
wire [63:0] mtime_count_out;
wire [3:0] debug_sysbus_req_wr_byte_en_net;
wire [3:0] debug_sysbus_req_rd_byte_en_net;
wire [1:0] d_trx_resp_valid_pkd;
wire [31:0] sba_req_wr_data_int;
wire [31:0] sba_req_addr_int;
wire [10:0] i_trx_resp_pkd;
wire [3:0] ahb_d_req_wr_byte_en_net;
wire [3:0] ahb_d_req_rd_byte_en_net;
wire [31:0] ahb_d_req_wr_data_net;
wire [31:0] ahb_d_req_addr_net;
wire [1:0] ahb_resp_sel;
wire [31:0] apb_d_resp_rd_data_net;
wire [1:0] apb_resp_sel;
wire [1:0] i_trx_resp_valid_pkd;
wire [0:0] req_os_d_src;
wire [0:0] ahb_st;
wire [31:8] apb_paddr;
wire debug_sys_reset ;
wire subsys_resetn_Z ;
wire un3_apb_int_sel ;
wire N_140 ;
wire lsu_emi_req_valid47 ;
wire cpu_d_req_is_apb ;
wire cpu_d_resp_valid_sig_0 ;
wire cpu_d_resp_valid_rd ;
wire lsu_emi_req_wr_byte_en_sn_N_3 ;
wire un5_lsu_emi_req_rd_byte_en ;
wire lsu_emi_req_valid49 ;
wire un1_lsu_emi_req_valid46 ;
wire N_85 ;
wire N_79 ;
wire cpu_d_req_valid_net ;
wire cpu_d_resp_error_sig ;
wire cpu_d_resp_valid_sig ;
wire cpu_d_req_is_ahb ;
wire ahb_d_req_ready_net ;
wire cpu_d_req_ready_sig_1 ;
wire sticky_reset_reg ;
wire cpu_i_req_is_apb ;
wire ahb_i_req_ready_net ;
wire cpu_i_req_is_ahb ;
wire cpu_i_resp_valid_sel ;
wire ifu_emi_req_valid_c ;
wire cpu_i_resp_error_sel ;
wire un5_fetch_ptr_sel_i ;
wire i_trx_os_buff_ready ;
wire N_77 ;
wire N_64 ;
wire N_66 ;
wire N_70 ;
wire N_74 ;
wire N_80 ;
wire N_81 ;
wire N_85_0 ;
wire un1_cpu_i_req_ready ;
wire un5_m_timer_irq_cry_63_i ;
wire hart_soft_irq_net ;
wire cpu_debug_resume_ack_net ;
wire cpu_debug_resume_req_net ;
wire cpu_debug_halt_ack_net ;
wire cpu_debug_halt_req_net ;
wire cpu_debug_gpr_op_rd_data_valid_net ;
wire cpu_debug_gpr_rd_en_net ;
wire cpu_debug_gpr_wr_en_net ;
wire cpu_debug_gpr_op_valid_net ;
wire cpu_debug_csr_op_rd_data_valid_net ;
wire cpu_debug_csr_rd_en_net ;
wire cpu_debug_csr_wr_en_net ;
wire cpu_debug_csr_op_valid_net ;
wire cpu_debug_mode_net ;
wire cpu_debug_active_net ;
wire hart_soft_reset_net ;
wire apb_d_req_ready_net ;
wire cpu_d_req_ready_sig_0 ;
wire debug_trx_os_net ;
wire N_819 ;
wire debug_sysbus_req_ready_0 ;
wire N_793 ;
wire debug_sysbus_resp_ready_net ;
wire debug_sysbus_req_valid_net ;
wire N_3484 ;
wire N_3485 ;
wire N_3486 ;
wire apb_i_req_ready_net ;
wire un1_cpu_d_req_accepted_2 ;
wire cpu_d_req_valid_mux_1 ;
wire un24_cpu_i_req_is_apb ;
wire N_171 ;
wire un8_cpu_i_req_is_ahblto15_8 ;
wire un8_cpu_i_req_is_ahblto15_9 ;
wire apb_d_req_valid_net_2 ;
wire d_trx_os_buff_ready ;
wire req_complete_reg ;
wire un16_cpu_i_req_is_apb ;
wire apb_d_req_valid_net_3 ;
wire un4_cpu_i_req_is_apb ;
wire un8_cpu_i_req_is_ahblto15_7 ;
wire N_3487 ;
wire N_3488 ;
wire N_3489 ;
wire N_3490 ;
wire apb_penable_int ;
wire apb_psel_net ;
wire N_3491 ;
wire N_3492 ;
wire N_3493 ;
wire N_3494 ;
wire GND ;
wire VCC ;
// @31:755
  CFG2 subsys_resetn (
	.A(RESETN),
	.B(debug_sys_reset),
	.Y(subsys_resetn_Z)
);
defparam subsys_resetn.INIT=4'h2;
// @31:2182
  CFG3 \apb_prdata_net[31]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[31]),
	.C(apb_prdata_int[31]),
	.Y(apb_prdata_net_Z[31])
);
defparam \apb_prdata_net[31] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[30]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[30]),
	.C(apb_prdata_int[30]),
	.Y(apb_prdata_net_Z[30])
);
defparam \apb_prdata_net[30] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[29]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[29]),
	.C(apb_prdata_int[29]),
	.Y(apb_prdata_net_Z[29])
);
defparam \apb_prdata_net[29] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[28]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[28]),
	.C(apb_prdata_int[28]),
	.Y(apb_prdata_net_Z[28])
);
defparam \apb_prdata_net[28] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[27]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[27]),
	.C(apb_prdata_int[27]),
	.Y(apb_prdata_net_Z[27])
);
defparam \apb_prdata_net[27] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[26]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[26]),
	.C(apb_prdata_int[26]),
	.Y(apb_prdata_net_Z[26])
);
defparam \apb_prdata_net[26] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[25]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[25]),
	.C(apb_prdata_int[25]),
	.Y(apb_prdata_net_Z[25])
);
defparam \apb_prdata_net[25] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[24]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[24]),
	.C(apb_prdata_int[24]),
	.Y(apb_prdata_net_Z[24])
);
defparam \apb_prdata_net[24] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[23]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[23]),
	.C(apb_prdata_int[23]),
	.Y(apb_prdata_net_Z[23])
);
defparam \apb_prdata_net[23] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[22]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[22]),
	.C(apb_prdata_int[22]),
	.Y(apb_prdata_net_Z[22])
);
defparam \apb_prdata_net[22] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[21]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[21]),
	.C(apb_prdata_int[21]),
	.Y(apb_prdata_net_Z[21])
);
defparam \apb_prdata_net[21] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[20]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[20]),
	.C(apb_prdata_int[20]),
	.Y(apb_prdata_net_Z[20])
);
defparam \apb_prdata_net[20] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[19]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[19]),
	.C(apb_prdata_int[19]),
	.Y(apb_prdata_net_Z[19])
);
defparam \apb_prdata_net[19] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[18]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[18]),
	.C(apb_prdata_int[18]),
	.Y(apb_prdata_net_Z[18])
);
defparam \apb_prdata_net[18] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[17]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[17]),
	.C(apb_prdata_int[17]),
	.Y(apb_prdata_net_Z[17])
);
defparam \apb_prdata_net[17] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[16]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[16]),
	.C(apb_prdata_int[16]),
	.Y(apb_prdata_net_Z[16])
);
defparam \apb_prdata_net[16] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[15]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[15]),
	.C(apb_prdata_int[15]),
	.Y(apb_prdata_net_Z[15])
);
defparam \apb_prdata_net[15] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[14]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[14]),
	.C(apb_prdata_int[14]),
	.Y(apb_prdata_net_Z[14])
);
defparam \apb_prdata_net[14] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[13]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[13]),
	.C(apb_prdata_int[13]),
	.Y(apb_prdata_net_Z[13])
);
defparam \apb_prdata_net[13] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[12]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[12]),
	.C(apb_prdata_int[12]),
	.Y(apb_prdata_net_Z[12])
);
defparam \apb_prdata_net[12] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[11]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[11]),
	.C(apb_prdata_int[11]),
	.Y(apb_prdata_net_Z[11])
);
defparam \apb_prdata_net[11] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[10]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[10]),
	.C(apb_prdata_int[10]),
	.Y(apb_prdata_net_Z[10])
);
defparam \apb_prdata_net[10] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[9]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[9]),
	.C(apb_prdata_int[9]),
	.Y(apb_prdata_net_Z[9])
);
defparam \apb_prdata_net[9] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[8]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[8]),
	.C(apb_prdata_int[8]),
	.Y(apb_prdata_net_Z[8])
);
defparam \apb_prdata_net[8] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[7]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[7]),
	.C(apb_prdata_int[7]),
	.Y(apb_prdata_net_Z[7])
);
defparam \apb_prdata_net[7] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[6]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[6]),
	.C(apb_prdata_int[6]),
	.Y(apb_prdata_net_Z[6])
);
defparam \apb_prdata_net[6] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[5]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[5]),
	.C(apb_prdata_int[5]),
	.Y(apb_prdata_net_Z[5])
);
defparam \apb_prdata_net[5] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[4]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[4]),
	.C(apb_prdata_int[4]),
	.Y(apb_prdata_net_Z[4])
);
defparam \apb_prdata_net[4] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[3]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[3]),
	.C(apb_prdata_int[3]),
	.Y(apb_prdata_net_Z[3])
);
defparam \apb_prdata_net[3] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[2]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[2]),
	.C(apb_prdata_int[2]),
	.Y(apb_prdata_net_Z[2])
);
defparam \apb_prdata_net[2] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[1]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[1]),
	.C(apb_prdata_int[1]),
	.Y(apb_prdata_net_Z[1])
);
defparam \apb_prdata_net[1] .INIT=8'hE4;
// @31:2182
  CFG3 \apb_prdata_net[0]  (
	.A(un3_apb_int_sel),
	.B(APB_PRDATA[0]),
	.C(apb_prdata_int[0]),
	.Y(apb_prdata_net_Z[0])
);
defparam \apb_prdata_net[0] .INIT=8'hE4;
// @31:797
  miv_rv32_hart_Z8 u_hart_0 (
	.un2_cpu_d_resp_type_0(un2_cpu_d_resp_type[1]),
	.cpu_d_resp_rd_data_net(cpu_d_resp_rd_data_net[31:0]),
	.lsu_emi_req_rd_byte_en_2_0(lsu_emi_req_rd_byte_en_2[2]),
	.cpu_d_req_wr_byte_en_net_2_0(cpu_d_req_wr_byte_en_net_2[1]),
	.lsu_emi_req_rd_byte_en_3_m_0(lsu_emi_req_rd_byte_en_3_m[2]),
	.lsu_emi_req_rd_byte_en_2_m_0(lsu_emi_req_rd_byte_en_2_m[1]),
	.lsu_emi_req_rd_byte_en_iv_0(lsu_emi_req_rd_byte_en_iv_0[3:1]),
	.cpu_d_req_wr_byte_en_net_1_0(cpu_d_req_wr_byte_en_net_1[1]),
	.cpu_d_req_wr_byte_en_net_1_2(cpu_d_req_wr_byte_en_net_1[3]),
	.buff_entry_addr_req_2__RNI7IIMTF_S_0(buff_entry_addr_req_2__RNI7IIMTF_S[15]),
	.buff_entry_addr_req_2__RNIK75RS01_S_0(buff_entry_addr_req_2__RNIK75RS01_S[29]),
	.buff_entry_addr_req_2__RNIRRNK321_S_0(buff_entry_addr_req_2__RNIRRNK321_S[30]),
	.buff_entry_addr_req_2__RNIP60H2B_S_0(buff_entry_addr_req_2__RNIP60H2B_S[11]),
	.buff_entry_addr_req_2__RNILTK1MV_S_0(buff_entry_addr_req_2__RNILTK1MV_S[28]),
	.buff_entry_addr_req_2__RNINKKRQQ_S_0(buff_entry_addr_req_2__RNINKKRQQ_S[24]),
	.buff_entry_addr_req_2__RNI7Q42KP_S_0(buff_entry_addr_req_2__RNI7Q42KP_S[23]),
	.buff_entry_addr_req_2__RNIGAC9BI_S_0(buff_entry_addr_req_2__RNIGAC9BI_S[17]),
	.req_masked(req_masked[1:0]),
	.hipri_req_ptr_0(hipri_req_ptr[0]),
	.cpu_i_resp_rd_data_sel(cpu_i_resp_rd_data_sel[31:0]),
	.ahb_i_req_addr_net(ahb_i_req_addr_net[31:2]),
	.cpu_debug_gpr_op_rd_data_net(cpu_debug_gpr_op_rd_data_net[31:0]),
	.cpu_debug_gpr_op_addr_net(cpu_debug_gpr_op_addr_net[5:0]),
	.cpu_debug_csr_op_rd_data_net(cpu_debug_csr_op_rd_data_net[31:0]),
	.cpu_debug_csr_op_addr_net(cpu_debug_csr_op_addr_net[11:0]),
	.cpu_debug_op_wr_data_net(cpu_debug_op_wr_data_net[31:0]),
	.lsu_expipe_req_op_net_0(lsu_expipe_req_op_net[0]),
	.lsu_expipe_req_op_net_3(lsu_expipe_req_op_net[3]),
	.cpu_d_req_wr_data_net(cpu_d_req_wr_data_net[31:0]),
	.cpu_d_req_addr_net(cpu_d_req_addr_net[31:0]),
	.mtime_count_out(mtime_count_out[63:0]),
	.N_140(N_140),
	.lsu_emi_req_valid47(lsu_emi_req_valid47),
	.cpu_d_req_is_apb(cpu_d_req_is_apb),
	.cpu_d_resp_valid_sig_0(cpu_d_resp_valid_sig_0),
	.cpu_d_resp_valid_rd(cpu_d_resp_valid_rd),
	.lsu_emi_req_wr_byte_en_sn_N_3(lsu_emi_req_wr_byte_en_sn_N_3),
	.un5_lsu_emi_req_rd_byte_en(un5_lsu_emi_req_rd_byte_en),
	.lsu_emi_req_valid49(lsu_emi_req_valid49),
	.un1_lsu_emi_req_valid46(un1_lsu_emi_req_valid46),
	.N_85_0(N_85),
	.N_79(N_79),
	.cpu_d_req_valid_net(cpu_d_req_valid_net),
	.cpu_d_resp_error_sig(cpu_d_resp_error_sig),
	.cpu_d_resp_valid_sig(cpu_d_resp_valid_sig),
	.cpu_d_req_is_ahb(cpu_d_req_is_ahb),
	.ahb_d_req_ready_net(ahb_d_req_ready_net),
	.cpu_d_req_ready_sig_1(cpu_d_req_ready_sig_1),
	.sticky_reset_reg(sticky_reset_reg),
	.cpu_i_req_is_apb(cpu_i_req_is_apb),
	.ahb_i_req_ready_net(ahb_i_req_ready_net),
	.cpu_i_req_is_ahb(cpu_i_req_is_ahb),
	.cpu_i_resp_valid_sel(cpu_i_resp_valid_sel),
	.ifu_emi_req_valid_c(ifu_emi_req_valid_c),
	.cpu_i_resp_error_sel(cpu_i_resp_error_sel),
	.un5_fetch_ptr_sel_i(un5_fetch_ptr_sel_i),
	.i_trx_os_buff_ready(i_trx_os_buff_ready),
	.N_77(N_77),
	.N_64(N_64),
	.N_66(N_66),
	.N_70(N_70),
	.N_74(N_74),
	.N_80(N_80),
	.N_81(N_81),
	.N_85(N_85_0),
	.un1_cpu_i_req_ready(un1_cpu_i_req_ready),
	.dff_arst(dff_arst),
	.EXT_IRQ(EXT_IRQ),
	.un5_m_timer_irq_cry_63_i(un5_m_timer_irq_cry_63_i),
	.hart_soft_irq_net(hart_soft_irq_net),
	.cpu_debug_resume_ack_net(cpu_debug_resume_ack_net),
	.cpu_debug_resume_req_net(cpu_debug_resume_req_net),
	.cpu_debug_halt_ack_net(cpu_debug_halt_ack_net),
	.cpu_debug_halt_req_net(cpu_debug_halt_req_net),
	.cpu_debug_gpr_op_rd_data_valid_net(cpu_debug_gpr_op_rd_data_valid_net),
	.cpu_debug_gpr_rd_en_net(cpu_debug_gpr_rd_en_net),
	.cpu_debug_gpr_wr_en_net(cpu_debug_gpr_wr_en_net),
	.cpu_debug_gpr_op_valid_net(cpu_debug_gpr_op_valid_net),
	.cpu_debug_csr_op_rd_data_valid_net(cpu_debug_csr_op_rd_data_valid_net),
	.cpu_debug_csr_rd_en_net(cpu_debug_csr_rd_en_net),
	.cpu_debug_csr_wr_en_net(cpu_debug_csr_wr_en_net),
	.cpu_debug_csr_op_valid_net(cpu_debug_csr_op_valid_net),
	.cpu_debug_mode_net(cpu_debug_mode_net),
	.cpu_debug_active_net(cpu_debug_active_net),
	.debug_sys_reset(debug_sys_reset),
	.hart_soft_reset_net(hart_soft_reset_net),
	.RESETN(RESETN),
	.CLK(CLK)
);
// @31:899
  miv_rv32_subsys_debug_1s \gen_subsys_debug.u_subsys_debug_unit_0  (
	.cpu_debug_gpr_op_addr_net(cpu_debug_gpr_op_addr_net[5:0]),
	.cpu_debug_gpr_op_rd_data_net(cpu_debug_gpr_op_rd_data_net[31:0]),
	.cpu_debug_csr_op_rd_data_net(cpu_debug_csr_op_rd_data_net[31:0]),
	.cpu_debug_csr_op_addr_net(cpu_debug_csr_op_addr_net[11:0]),
	.cpu_debug_op_wr_data_net(cpu_debug_op_wr_data_net[31:0]),
	.req_masked(req_masked[1:0]),
	.cpu_d_resp_rd_data_net(cpu_d_resp_rd_data_net[31:0]),
	.debug_sysbus_req_wr_byte_en_net(debug_sysbus_req_wr_byte_en_net[3:0]),
	.debug_sysbus_req_rd_byte_en_net(debug_sysbus_req_rd_byte_en_net[3:0]),
	.d_trx_resp_valid_pkd(d_trx_resp_valid_pkd[1:0]),
	.hipri_req_ptr_0(hipri_req_ptr[0]),
	.sba_req_wr_data_int(sba_req_wr_data_int[31:0]),
	.sba_req_addr_int(sba_req_addr_int[31:0]),
	.cpu_debug_active_net(cpu_debug_active_net),
	.cpu_debug_resume_req_net(cpu_debug_resume_req_net),
	.cpu_debug_halt_req_net(cpu_debug_halt_req_net),
	.debug_sys_reset(debug_sys_reset),
	.cpu_debug_csr_op_valid_net(cpu_debug_csr_op_valid_net),
	.cpu_debug_csr_wr_en_net(cpu_debug_csr_wr_en_net),
	.cpu_debug_gpr_op_valid_net(cpu_debug_gpr_op_valid_net),
	.cpu_debug_gpr_wr_en_net(cpu_debug_gpr_wr_en_net),
	.cpu_debug_csr_rd_en_net(cpu_debug_csr_rd_en_net),
	.cpu_debug_gpr_rd_en_net(cpu_debug_gpr_rd_en_net),
	.apb_d_req_ready_net(apb_d_req_ready_net),
	.cpu_d_req_ready_sig_0(cpu_d_req_ready_sig_0),
	.cpu_d_req_ready_sig_1(cpu_d_req_ready_sig_1),
	.cpu_d_req_is_apb(cpu_d_req_is_apb),
	.ahb_d_req_ready_net(ahb_d_req_ready_net),
	.cpu_d_req_is_ahb(cpu_d_req_is_ahb),
	.cpu_d_resp_valid_sig(cpu_d_resp_valid_sig),
	.cpu_d_resp_error_sig(cpu_d_resp_error_sig),
	.debug_trx_os_net(debug_trx_os_net),
	.cpu_debug_csr_op_rd_data_valid_net(cpu_debug_csr_op_rd_data_valid_net),
	.cpu_debug_gpr_op_rd_data_valid_net(cpu_debug_gpr_op_rd_data_valid_net),
	.cpu_debug_resume_ack_net(cpu_debug_resume_ack_net),
	.N_819(N_819),
	.cpu_debug_halt_ack_net(cpu_debug_halt_ack_net),
	.debug_sysbus_req_ready_0(debug_sysbus_req_ready_0),
	.N_793(N_793),
	.cpu_debug_mode_net(cpu_debug_mode_net),
	.debug_sysbus_resp_ready_net(debug_sysbus_resp_ready_net),
	.debug_sysbus_req_valid_net(debug_sysbus_req_valid_net),
	.dff_arst(dff_arst),
	.CLK(CLK),
	.RESETN(RESETN),
	.delay_sel_arst34(delay_sel_arst34),
	.JTAG_TCK(JTAG_TCK),
	.JTAG_TCK_i(JTAG_TCK_i),
	.JTAG_TDI(JTAG_TDI),
	.JTAG_TDO(JTAG_TDO),
	.JTAG_TMS(JTAG_TMS)
);
// @31:1009
  miv_rv32_subsys_interconnect_Z9 u_subsys_interconnect_0 (
	.i_trx_resp_pkd_0(i_trx_resp_pkd[0]),
	.i_trx_resp_pkd_6(i_trx_resp_pkd[6]),
	.i_trx_resp_pkd_4(i_trx_resp_pkd[4]),
	.i_trx_resp_pkd_10(i_trx_resp_pkd[10]),
	.ahb_d_req_wr_byte_en_net(ahb_d_req_wr_byte_en_net[3:0]),
	.cpu_d_req_wr_byte_en_net_1_2(cpu_d_req_wr_byte_en_net_1[3]),
	.cpu_d_req_wr_byte_en_net_1_0(cpu_d_req_wr_byte_en_net_1[1]),
	.cpu_d_req_wr_byte_en_net_2_0(cpu_d_req_wr_byte_en_net_2[1]),
	.ahb_d_req_rd_byte_en_net(ahb_d_req_rd_byte_en_net[3:0]),
	.lsu_emi_req_rd_byte_en_iv_0(lsu_emi_req_rd_byte_en_iv_0[3:1]),
	.lsu_emi_req_rd_byte_en_2_m_0(lsu_emi_req_rd_byte_en_2_m[1]),
	.lsu_emi_req_rd_byte_en_3_m_0(lsu_emi_req_rd_byte_en_3_m[2]),
	.lsu_emi_req_rd_byte_en_2_0(lsu_emi_req_rd_byte_en_2[2]),
	.cpu_d_resp_rd_data_net(cpu_d_resp_rd_data_net[31:0]),
	.ahb_i_req_addr_net({ahb_i_req_addr_net[31:18], N_3486, ahb_i_req_addr_net[16:14], N_3485, ahb_i_req_addr_net[12:10], N_3484, ahb_i_req_addr_net[8:3]}),
	.debug_sysbus_req_rd_byte_en_net(debug_sysbus_req_rd_byte_en_net[3:0]),
	.debug_sysbus_req_wr_byte_en_net(debug_sysbus_req_wr_byte_en_net[3:0]),
	.ahb_d_req_wr_data_net(ahb_d_req_wr_data_net[31:0]),
	.cpu_d_req_wr_data_net(cpu_d_req_wr_data_net[31:0]),
	.sba_req_wr_data_int(sba_req_wr_data_int[31:0]),
	.ahb_d_req_addr_net(ahb_d_req_addr_net[31:0]),
	.cpu_d_req_addr_net(cpu_d_req_addr_net[31:0]),
	.sba_req_addr_int(sba_req_addr_int[31:0]),
	.ahb_resp_sel(ahb_resp_sel[1:0]),
	.cpu_i_resp_rd_data_sel(cpu_i_resp_rd_data_sel[31:0]),
	.AHB_HRDATA(AHB_HRDATA[31:0]),
	.apb_d_resp_rd_data_net(apb_d_resp_rd_data_net[31:0]),
	.apb_resp_sel(apb_resp_sel[1:0]),
	.lsu_expipe_req_op_net_0(lsu_expipe_req_op_net[0]),
	.lsu_expipe_req_op_net_3(lsu_expipe_req_op_net[3]),
	.i_trx_resp_valid_pkd(i_trx_resp_valid_pkd[1:0]),
	.buff_entry_addr_req_2__RNIP60H2B_S_0(buff_entry_addr_req_2__RNIP60H2B_S[11]),
	.req_os_d_src_0(req_os_d_src[0]),
	.buff_entry_addr_req_2__RNI7IIMTF_S_0(buff_entry_addr_req_2__RNI7IIMTF_S[15]),
	.ahb_st_0(ahb_st[0]),
	.d_trx_resp_valid_pkd(d_trx_resp_valid_pkd[1:0]),
	.un2_cpu_d_resp_type_0(un2_cpu_d_resp_type[1]),
	.buff_entry_addr_req_2__RNIK75RS01_S_0(buff_entry_addr_req_2__RNIK75RS01_S[29]),
	.buff_entry_addr_req_2__RNIRRNK321_S_0(buff_entry_addr_req_2__RNIRRNK321_S[30]),
	.buff_entry_addr_req_2__RNILTK1MV_S_0(buff_entry_addr_req_2__RNILTK1MV_S[28]),
	.buff_entry_addr_req_2__RNINKKRQQ_S_0(buff_entry_addr_req_2__RNINKKRQQ_S[24]),
	.buff_entry_addr_req_2__RNI7Q42KP_S_0(buff_entry_addr_req_2__RNI7Q42KP_S[23]),
	.buff_entry_addr_req_2__RNIGAC9BI_S_0(buff_entry_addr_req_2__RNIGAC9BI_S[17]),
	.i_trx_os_buff_ready(i_trx_os_buff_ready),
	.ifu_emi_req_valid_c(ifu_emi_req_valid_c),
	.CLK(CLK),
	.subsys_resetn(subsys_resetn_Z),
	.apb_d_req_ready_net(apb_d_req_ready_net),
	.cpu_d_req_ready_sig_0_1z(cpu_d_req_ready_sig_0),
	.ahb_d_req_ready_net(ahb_d_req_ready_net),
	.cpu_d_req_ready_sig_1_1z(cpu_d_req_ready_sig_1),
	.un1_cpu_i_req_ready_1z(un1_cpu_i_req_ready),
	.apb_i_req_ready_net(apb_i_req_ready_net),
	.ahb_i_req_ready_net(ahb_i_req_ready_net),
	.cpu_d_req_is_apb_1z(cpu_d_req_is_apb),
	.cpu_d_req_is_ahb_1z(cpu_d_req_is_ahb),
	.un1_cpu_d_req_accepted_2_1z(un1_cpu_d_req_accepted_2),
	.cpu_d_req_valid_mux_1_1z(cpu_d_req_valid_mux_1),
	.debug_sysbus_req_valid_net(debug_sysbus_req_valid_net),
	.cpu_d_req_valid_net(cpu_d_req_valid_net),
	.lsu_emi_req_valid47(lsu_emi_req_valid47),
	.N_85_0(N_85),
	.cpu_i_req_is_ahb_1z(cpu_i_req_is_ahb),
	.un24_cpu_i_req_is_apb_1z(un24_cpu_i_req_is_apb),
	.lsu_emi_req_wr_byte_en_sn_N_3(lsu_emi_req_wr_byte_en_sn_N_3),
	.N_140(N_140),
	.hart_soft_irq_net(hart_soft_irq_net),
	.hart_soft_reset_net(hart_soft_reset_net),
	.un5_lsu_emi_req_rd_byte_en(un5_lsu_emi_req_rd_byte_en),
	.un1_lsu_emi_req_valid46(un1_lsu_emi_req_valid46),
	.N_819(N_819),
	.N_793(N_793),
	.cpu_i_resp_valid_sel(cpu_i_resp_valid_sel),
	.N_171(N_171),
	.un8_cpu_i_req_is_ahblto15_8(un8_cpu_i_req_is_ahblto15_8),
	.un8_cpu_i_req_is_ahblto15_9(un8_cpu_i_req_is_ahblto15_9),
	.N_85(N_85_0),
	.N_74(N_74),
	.N_80(N_80),
	.apb_d_req_valid_net_2(apb_d_req_valid_net_2),
	.d_trx_os_buff_ready(d_trx_os_buff_ready),
	.lsu_emi_req_valid49(lsu_emi_req_valid49),
	.cpu_i_resp_error_sel(cpu_i_resp_error_sel),
	.debug_sysbus_req_ready_0_1z(debug_sysbus_req_ready_0),
	.debug_trx_os_net(debug_trx_os_net),
	.req_complete_reg(req_complete_reg),
	.un16_cpu_i_req_is_apb_1z(un16_cpu_i_req_is_apb),
	.cpu_d_resp_valid_sig_1z(cpu_d_resp_valid_sig),
	.apb_d_req_valid_net_3(apb_d_req_valid_net_3),
	.cpu_d_resp_valid_sig_0_1z(cpu_d_resp_valid_sig_0),
	.cpu_d_resp_error_sig_1z(cpu_d_resp_error_sig),
	.cpu_d_resp_valid_rd_1z(cpu_d_resp_valid_rd),
	.AHB_HREADY(AHB_HREADY),
	.N_66(N_66),
	.N_70(N_70),
	.N_81(N_81),
	.sticky_reset_reg(sticky_reset_reg),
	.cpu_i_req_is_apb_1z(cpu_i_req_is_apb),
	.un4_cpu_i_req_is_apb_1z(un4_cpu_i_req_is_apb),
	.N_64(N_64),
	.un8_cpu_i_req_is_ahblto15_7(un8_cpu_i_req_is_ahblto15_7),
	.N_77(N_77),
	.un5_fetch_ptr_sel_i(un5_fetch_ptr_sel_i),
	.debug_sysbus_resp_ready_net(debug_sysbus_resp_ready_net),
	.N_79(N_79),
	.cpu_debug_mode_net(cpu_debug_mode_net)
);
// @31:1260
  miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5 \gen_apb.u_apb_initiator_0  (
	.hipri_req_ptr_0(hipri_req_ptr[0]),
	.apb_resp_sel(apb_resp_sel[1:0]),
	.i_trx_resp_valid_pkd(i_trx_resp_valid_pkd[1:0]),
	.i_trx_resp_pkd_10(i_trx_resp_pkd[10]),
	.i_trx_resp_pkd_4(i_trx_resp_pkd[4]),
	.i_trx_resp_pkd_6(i_trx_resp_pkd[6]),
	.i_trx_resp_pkd_0(i_trx_resp_pkd[0]),
	.req_os_d_src_0(req_os_d_src[0]),
	.ahb_d_req_wr_byte_en_net(ahb_d_req_wr_byte_en_net[3:0]),
	.ahb_i_req_addr_net(ahb_i_req_addr_net[31:2]),
	.ahb_d_req_addr_net(ahb_d_req_addr_net[31:0]),
	.ahb_d_req_wr_data_net(ahb_d_req_wr_data_net[31:0]),
	.req_masked(req_masked[1:0]),
	.apb_prdata_net(apb_prdata_net_Z[31:0]),
	.apb_d_resp_rd_data_net(apb_d_resp_rd_data_net[31:0]),
	.apb_paddr({apb_paddr[31:16], N_3490, N_3489, N_3488, N_3487, apb_paddr[11:8]}),
	.APB_PADDR_1z_5(APB_PADDR_5),
	.APB_PADDR_1z_4(APB_PADDR_4),
	.APB_PADDR_1z_3(APB_PADDR_3),
	.APB_PADDR_1z_2(APB_PADDR_2),
	.APB_PADDR_1z_1(APB_PADDR_1),
	.APB_PADDR_1z_0(APB_PADDR_0),
	.APB_PADDR_1z_15(APB_PADDR_15),
	.APB_PADDR_1z_14(APB_PADDR_14),
	.APB_PADDR_1z_13(APB_PADDR_13),
	.APB_PADDR_1z_12(APB_PADDR_12),
	.APB_PADDR_1z_7(APB_PADDR_7),
	.APB_PADDR_1z_6(APB_PADDR_6),
	.APB_PWDATA(APB_PWDATA[31:0]),
	.i_trx_os_buff_ready(i_trx_os_buff_ready),
	.apb_d_req_valid_net_2(apb_d_req_valid_net_2),
	.ifu_emi_req_valid_c(ifu_emi_req_valid_c),
	.un4_cpu_i_req_is_apb(un4_cpu_i_req_is_apb),
	.un16_cpu_i_req_is_apb(un16_cpu_i_req_is_apb),
	.un24_cpu_i_req_is_apb(un24_cpu_i_req_is_apb),
	.apb_d_req_valid_net_3(apb_d_req_valid_net_3),
	.cpu_d_req_is_apb(cpu_d_req_is_apb),
	.cpu_d_req_valid_mux_1(cpu_d_req_valid_mux_1),
	.APB_PENABLE(APB_PENABLE),
	.APB_PSEL(APB_PSEL),
	.un3_apb_int_sel(un3_apb_int_sel),
	.apb_i_req_ready_net(apb_i_req_ready_net),
	.apb_d_req_ready_net(apb_d_req_ready_net),
	.APB_PWRITE(APB_PWRITE),
	.apb_penable_int(apb_penable_int),
	.apb_psel_net(apb_psel_net),
	.req_complete_reg(req_complete_reg),
	.CLK(CLK),
	.subsys_resetn(subsys_resetn_Z)
);
// @31:1877
  miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5 \gen_ahb.u_subsys_ahb_0  (
	.ahb_i_req_addr_net_3(ahb_i_req_addr_net[5]),
	.ahb_i_req_addr_net_4(ahb_i_req_addr_net[6]),
	.ahb_i_req_addr_net_13(ahb_i_req_addr_net[15]),
	.ahb_i_req_addr_net_8(ahb_i_req_addr_net[10]),
	.ahb_i_req_addr_net_7(ahb_i_req_addr_net[9]),
	.ahb_i_req_addr_net_10(ahb_i_req_addr_net[12]),
	.ahb_i_req_addr_net_9(ahb_i_req_addr_net[11]),
	.ahb_i_req_addr_net_12(ahb_i_req_addr_net[14]),
	.ahb_i_req_addr_net_1(ahb_i_req_addr_net[3]),
	.ahb_i_req_addr_net_6(ahb_i_req_addr_net[8]),
	.ahb_i_req_addr_net_5(ahb_i_req_addr_net[7]),
	.ahb_i_req_addr_net_2(ahb_i_req_addr_net[4]),
	.ahb_i_req_addr_net_11(ahb_i_req_addr_net[13]),
	.ahb_i_req_addr_net_0(ahb_i_req_addr_net[2]),
	.ahb_i_req_addr_net_26(ahb_i_req_addr_net[28]),
	.ahb_i_req_addr_net_27(ahb_i_req_addr_net[29]),
	.ahb_i_req_addr_net_28(ahb_i_req_addr_net[30]),
	.ahb_i_req_addr_net_29(ahb_i_req_addr_net[31]),
	.req_os_d_src_0(req_os_d_src[0]),
	.ahb_d_req_rd_byte_en_net(ahb_d_req_rd_byte_en_net[3:0]),
	.AHB_HADDR(AHB_HADDR[15:0]),
	.AHB_HSIZE(AHB_HSIZE[1:0]),
	.ahb_d_req_addr_net(ahb_d_req_addr_net[15:0]),
	.ahb_d_req_wr_data_net(ahb_d_req_wr_data_net[31:0]),
	.ahb_resp_sel(ahb_resp_sel[1:0]),
	.htrans_1_iv_i_0(htrans_1_iv_i_0),
	.ahb_d_req_wr_byte_en_net(ahb_d_req_wr_byte_en_net[3:0]),
	.AHB_HWDATA(AHB_HWDATA[31:0]),
	.ahb_st_0(ahb_st[0]),
	.i_trx_os_buff_ready(i_trx_os_buff_ready),
	.d_trx_os_buff_ready(d_trx_os_buff_ready),
	.un8_cpu_i_req_is_ahblto15_9(un8_cpu_i_req_is_ahblto15_9),
	.un8_cpu_i_req_is_ahblto15_8(un8_cpu_i_req_is_ahblto15_8),
	.un8_cpu_i_req_is_ahblto15_7(un8_cpu_i_req_is_ahblto15_7),
	.cpu_d_req_is_ahb(cpu_d_req_is_ahb),
	.cpu_d_req_valid_mux_1(cpu_d_req_valid_mux_1),
	.un1_cpu_d_req_accepted_2(un1_cpu_d_req_accepted_2),
	.ifu_emi_req_valid_c(ifu_emi_req_valid_c),
	.N_171(N_171),
	.ahb_i_req_ready_net(ahb_i_req_ready_net),
	.AHB_HWRITE(AHB_HWRITE),
	.ahb_d_req_ready_net(ahb_d_req_ready_net),
	.AHB_HREADY(AHB_HREADY),
	.CLK(CLK),
	.subsys_resetn(subsys_resetn_Z)
);
// @31:2193
  miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820 \gen_mtime.u_mtime_irq  (
	.APB_PADDR_15(APB_PADDR_15),
	.APB_PADDR_14(APB_PADDR_14),
	.APB_PADDR_7(APB_PADDR_7),
	.APB_PADDR_5(APB_PADDR_5),
	.APB_PADDR_13(APB_PADDR_13),
	.APB_PADDR_4(APB_PADDR_4),
	.APB_PADDR_6(APB_PADDR_6),
	.APB_PADDR_3(APB_PADDR_3),
	.APB_PADDR_12(APB_PADDR_12),
	.APB_PADDR_0(APB_PADDR_0),
	.APB_PADDR_1(APB_PADDR_1),
	.APB_PADDR_2(APB_PADDR_2),
	.apb_paddr_1z({apb_paddr[31:16], N_3494, N_3493, N_3492, N_3491, apb_paddr[11:8]}),
	.apb_prdata_int(apb_prdata_int[31:0]),
	.mtime_count_out(mtime_count_out[63:0]),
	.APB_PWDATA(APB_PWDATA[31:0]),
	.apb_penable_int(apb_penable_int),
	.apb_psel_net(apb_psel_net),
	.APB_PWRITE(APB_PWRITE),
	.un3_apb_int_sel(un3_apb_int_sel),
	.cpu_debug_mode_net(cpu_debug_mode_net),
	.subsys_resetn(subsys_resetn_Z),
	.CLK(CLK),
	.un5_m_timer_irq_cry_63_i(un5_m_timer_irq_cry_63_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* miv_rv32_ipcore_Z10 */

module MIV_RV32_C0_MIV_RV32_C0_0_MIV_RV32_Z11 (
  APB_PRDATA,
  AHB_HRDATA,
  APB_PADDR_5,
  APB_PADDR_4,
  APB_PADDR_3,
  APB_PADDR_2,
  APB_PADDR_1,
  APB_PADDR_0,
  APB_PADDR_15,
  APB_PADDR_14,
  APB_PADDR_13,
  APB_PADDR_12,
  APB_PADDR_7,
  APB_PADDR_6,
  APB_PWDATA,
  AHB_HADDR,
  AHB_HSIZE,
  htrans_1_iv_i_0,
  AHB_HWDATA,
  RESETN,
  dff_arst,
  EXT_IRQ,
  CLK,
  delay_sel_arst34,
  JTAG_TCK,
  JTAG_TCK_i,
  JTAG_TDI,
  JTAG_TDO,
  JTAG_TMS,
  AHB_HREADY,
  APB_PENABLE,
  APB_PSEL,
  APB_PWRITE,
  AHB_HWRITE
)
;
input [31:0] APB_PRDATA ;
input [31:0] AHB_HRDATA ;
output APB_PADDR_5 ;
output APB_PADDR_4 ;
output APB_PADDR_3 ;
output APB_PADDR_2 ;
output APB_PADDR_1 ;
output APB_PADDR_0 ;
output APB_PADDR_15 ;
output APB_PADDR_14 ;
output APB_PADDR_13 ;
output APB_PADDR_12 ;
output APB_PADDR_7 ;
output APB_PADDR_6 ;
output [31:0] APB_PWDATA ;
output [15:0] AHB_HADDR ;
output [1:0] AHB_HSIZE ;
output htrans_1_iv_i_0 ;
output [31:0] AHB_HWDATA ;
input RESETN ;
input dff_arst ;
input EXT_IRQ ;
input CLK ;
input delay_sel_arst34 ;
input JTAG_TCK ;
input JTAG_TCK_i ;
input JTAG_TDI ;
output JTAG_TDO ;
input JTAG_TMS ;
input AHB_HREADY ;
output APB_PENABLE ;
output APB_PSEL ;
output APB_PWRITE ;
output AHB_HWRITE ;
wire APB_PADDR_5 ;
wire APB_PADDR_4 ;
wire APB_PADDR_3 ;
wire APB_PADDR_2 ;
wire APB_PADDR_1 ;
wire APB_PADDR_0 ;
wire APB_PADDR_15 ;
wire APB_PADDR_14 ;
wire APB_PADDR_13 ;
wire APB_PADDR_12 ;
wire APB_PADDR_7 ;
wire APB_PADDR_6 ;
wire htrans_1_iv_i_0 ;
wire RESETN ;
wire dff_arst ;
wire EXT_IRQ ;
wire CLK ;
wire delay_sel_arst34 ;
wire JTAG_TCK ;
wire JTAG_TCK_i ;
wire JTAG_TDI ;
wire JTAG_TDO ;
wire JTAG_TMS ;
wire AHB_HREADY ;
wire APB_PENABLE ;
wire APB_PSEL ;
wire APB_PWRITE ;
wire AHB_HWRITE ;
wire GND ;
wire VCC ;
// @34:466
  miv_rv32_ipcore_Z10 u_ipcore_0 (
	.AHB_HWDATA(AHB_HWDATA[31:0]),
	.htrans_1_iv_i_0(htrans_1_iv_i_0),
	.AHB_HSIZE(AHB_HSIZE[1:0]),
	.AHB_HADDR(AHB_HADDR[15:0]),
	.APB_PWDATA(APB_PWDATA[31:0]),
	.APB_PADDR_5(APB_PADDR_5),
	.APB_PADDR_4(APB_PADDR_4),
	.APB_PADDR_3(APB_PADDR_3),
	.APB_PADDR_2(APB_PADDR_2),
	.APB_PADDR_1(APB_PADDR_1),
	.APB_PADDR_0(APB_PADDR_0),
	.APB_PADDR_15(APB_PADDR_15),
	.APB_PADDR_14(APB_PADDR_14),
	.APB_PADDR_13(APB_PADDR_13),
	.APB_PADDR_12(APB_PADDR_12),
	.APB_PADDR_7(APB_PADDR_7),
	.APB_PADDR_6(APB_PADDR_6),
	.AHB_HRDATA(AHB_HRDATA[31:0]),
	.APB_PRDATA(APB_PRDATA[31:0]),
	.AHB_HWRITE(AHB_HWRITE),
	.APB_PWRITE(APB_PWRITE),
	.APB_PSEL(APB_PSEL),
	.APB_PENABLE(APB_PENABLE),
	.AHB_HREADY(AHB_HREADY),
	.JTAG_TMS(JTAG_TMS),
	.JTAG_TDO(JTAG_TDO),
	.JTAG_TDI(JTAG_TDI),
	.JTAG_TCK_i(JTAG_TCK_i),
	.JTAG_TCK(JTAG_TCK),
	.delay_sel_arst34(delay_sel_arst34),
	.CLK(CLK),
	.EXT_IRQ(EXT_IRQ),
	.dff_arst(dff_arst),
	.RESETN(RESETN)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MIV_RV32_C0_MIV_RV32_C0_0_MIV_RV32_Z11 */

module MIV_RV32_C0 (
  AHB_HRDATA,
  AHB_HREADY,
  AHB_HRESP,
  APB_PRDATA,
  APB_PREADY,
  APB_PSLVERR,
  CLK,
  EXT_IRQ,
  JTAG_TCK,
  JTAG_TDI,
  JTAG_TMS,
  JTAG_TRSTN,
  RESETN,
  AHB_HADDR,
  AHB_HBURST,
  AHB_HMASTLOCK,
  AHB_HPROT,
  AHB_HSEL,
  AHB_HSIZE,
  AHB_HTRANS,
  AHB_HWDATA,
  AHB_HWRITE,
  APB_PADDR,
  APB_PENABLE,
  APB_PSEL,
  APB_PWDATA,
  APB_PWRITE,
  EXT_RESETN,
  JTAG_TDO,
  JTAG_TDO_DR,
  TIME_COUNT_OUT,
  dff_arst,
  delay_sel_arst34
)
;
input [31:0] AHB_HRDATA ;
input AHB_HREADY ;
input AHB_HRESP ;
input [31:0] APB_PRDATA ;
input APB_PREADY ;
input APB_PSLVERR ;
input CLK ;
input EXT_IRQ ;
input JTAG_TCK ;
input JTAG_TDI ;
input JTAG_TMS ;
input JTAG_TRSTN ;
input RESETN ;
output [31:0] AHB_HADDR ;
output [2:0] AHB_HBURST ;
output AHB_HMASTLOCK ;
output [3:0] AHB_HPROT ;
output AHB_HSEL ;
output [2:0] AHB_HSIZE ;
output [1:0] AHB_HTRANS ;
output [31:0] AHB_HWDATA ;
output AHB_HWRITE ;
output [31:0] APB_PADDR ;
output APB_PENABLE ;
output APB_PSEL ;
output [31:0] APB_PWDATA ;
output APB_PWRITE ;
output EXT_RESETN ;
output JTAG_TDO ;
output JTAG_TDO_DR ;
output [63:0] TIME_COUNT_OUT ;
input dff_arst ;
input delay_sel_arst34 ;
wire AHB_HREADY ;
wire AHB_HRESP ;
wire APB_PREADY ;
wire APB_PSLVERR ;
wire CLK ;
wire EXT_IRQ ;
wire JTAG_TCK ;
wire JTAG_TDI ;
wire JTAG_TMS ;
wire JTAG_TRSTN ;
wire RESETN ;
wire AHB_HMASTLOCK ;
wire AHB_HSEL ;
wire AHB_HWRITE ;
wire APB_PENABLE ;
wire APB_PSEL ;
wire APB_PWRITE ;
wire EXT_RESETN ;
wire JTAG_TDO ;
wire JTAG_TDO_DR ;
wire dff_arst ;
wire delay_sel_arst34 ;
wire GND ;
wire VCC ;
wire JTAG_TCK_i ;
  CFG1 JTAG_TCK_RNI7Q6Q7 (
	.A(JTAG_TCK),
	.Y(JTAG_TCK_i)
);
defparam JTAG_TCK_RNI7Q6Q7.INIT=2'h1;
// @35:331
  MIV_RV32_C0_MIV_RV32_C0_0_MIV_RV32_Z11 MIV_RV32_C0_0 (
	.APB_PRDATA(APB_PRDATA[31:0]),
	.AHB_HRDATA(AHB_HRDATA[31:0]),
	.APB_PADDR_5(APB_PADDR[5]),
	.APB_PADDR_4(APB_PADDR[4]),
	.APB_PADDR_3(APB_PADDR[3]),
	.APB_PADDR_2(APB_PADDR[2]),
	.APB_PADDR_1(APB_PADDR[1]),
	.APB_PADDR_0(APB_PADDR[0]),
	.APB_PADDR_15(APB_PADDR[15]),
	.APB_PADDR_14(APB_PADDR[14]),
	.APB_PADDR_13(APB_PADDR[13]),
	.APB_PADDR_12(APB_PADDR[12]),
	.APB_PADDR_7(APB_PADDR[7]),
	.APB_PADDR_6(APB_PADDR[6]),
	.APB_PWDATA(APB_PWDATA[31:0]),
	.AHB_HADDR(AHB_HADDR[15:0]),
	.AHB_HSIZE(AHB_HSIZE[1:0]),
	.htrans_1_iv_i_0(AHB_HTRANS[1]),
	.AHB_HWDATA(AHB_HWDATA[31:0]),
	.RESETN(RESETN),
	.dff_arst(dff_arst),
	.EXT_IRQ(EXT_IRQ),
	.CLK(CLK),
	.delay_sel_arst34(delay_sel_arst34),
	.JTAG_TCK(JTAG_TCK),
	.JTAG_TCK_i(JTAG_TCK_i),
	.JTAG_TDI(JTAG_TDI),
	.JTAG_TDO(JTAG_TDO),
	.JTAG_TMS(JTAG_TMS),
	.AHB_HREADY(AHB_HREADY),
	.APB_PENABLE(APB_PENABLE),
	.APB_PSEL(APB_PSEL),
	.APB_PWRITE(APB_PWRITE),
	.AHB_HWRITE(AHB_HWRITE)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign AHB_HADDR[16] = GND;
assign AHB_HADDR[17] = GND;
assign AHB_HADDR[18] = GND;
assign AHB_HADDR[19] = GND;
assign AHB_HADDR[20] = GND;
assign AHB_HADDR[21] = GND;
assign AHB_HADDR[22] = GND;
assign AHB_HADDR[23] = GND;
assign AHB_HADDR[24] = GND;
assign AHB_HADDR[25] = GND;
assign AHB_HADDR[26] = GND;
assign AHB_HADDR[27] = GND;
assign AHB_HADDR[28] = GND;
assign AHB_HADDR[29] = GND;
assign AHB_HADDR[30] = GND;
assign AHB_HADDR[31] = GND;
assign AHB_HBURST[0] = GND;
assign AHB_HBURST[1] = GND;
assign AHB_HBURST[2] = GND;
assign AHB_HMASTLOCK = GND;
assign AHB_HPROT[0] = GND;
assign AHB_HPROT[1] = GND;
assign AHB_HPROT[2] = GND;
assign AHB_HPROT[3] = GND;
assign AHB_HSEL = VCC;
assign AHB_HSIZE[2] = GND;
assign AHB_HTRANS[0] = GND;
assign APB_PADDR[8] = GND;
assign APB_PADDR[9] = GND;
assign APB_PADDR[10] = GND;
assign APB_PADDR[11] = GND;
assign APB_PADDR[16] = GND;
assign APB_PADDR[17] = GND;
assign APB_PADDR[18] = GND;
assign APB_PADDR[19] = GND;
assign APB_PADDR[20] = GND;
assign APB_PADDR[21] = GND;
assign APB_PADDR[22] = GND;
assign APB_PADDR[23] = GND;
assign APB_PADDR[24] = GND;
assign APB_PADDR[25] = GND;
assign APB_PADDR[26] = GND;
assign APB_PADDR[27] = GND;
assign APB_PADDR[28] = GND;
assign APB_PADDR[29] = GND;
assign APB_PADDR[30] = GND;
assign APB_PADDR[31] = GND;
assign EXT_RESETN = GND;
assign JTAG_TDO_DR = GND;
assign TIME_COUNT_OUT[0] = GND;
assign TIME_COUNT_OUT[1] = GND;
assign TIME_COUNT_OUT[2] = GND;
assign TIME_COUNT_OUT[3] = GND;
assign TIME_COUNT_OUT[4] = GND;
assign TIME_COUNT_OUT[5] = GND;
assign TIME_COUNT_OUT[6] = GND;
assign TIME_COUNT_OUT[7] = GND;
assign TIME_COUNT_OUT[8] = GND;
assign TIME_COUNT_OUT[9] = GND;
assign TIME_COUNT_OUT[10] = GND;
assign TIME_COUNT_OUT[11] = GND;
assign TIME_COUNT_OUT[12] = GND;
assign TIME_COUNT_OUT[13] = GND;
assign TIME_COUNT_OUT[14] = GND;
assign TIME_COUNT_OUT[15] = GND;
assign TIME_COUNT_OUT[16] = GND;
assign TIME_COUNT_OUT[17] = GND;
assign TIME_COUNT_OUT[18] = GND;
assign TIME_COUNT_OUT[19] = GND;
assign TIME_COUNT_OUT[20] = GND;
assign TIME_COUNT_OUT[21] = GND;
assign TIME_COUNT_OUT[22] = GND;
assign TIME_COUNT_OUT[23] = GND;
assign TIME_COUNT_OUT[24] = GND;
assign TIME_COUNT_OUT[25] = GND;
assign TIME_COUNT_OUT[26] = GND;
assign TIME_COUNT_OUT[27] = GND;
assign TIME_COUNT_OUT[28] = GND;
assign TIME_COUNT_OUT[29] = GND;
assign TIME_COUNT_OUT[30] = GND;
assign TIME_COUNT_OUT[31] = GND;
assign TIME_COUNT_OUT[32] = GND;
assign TIME_COUNT_OUT[33] = GND;
assign TIME_COUNT_OUT[34] = GND;
assign TIME_COUNT_OUT[35] = GND;
assign TIME_COUNT_OUT[36] = GND;
assign TIME_COUNT_OUT[37] = GND;
assign TIME_COUNT_OUT[38] = GND;
assign TIME_COUNT_OUT[39] = GND;
assign TIME_COUNT_OUT[40] = GND;
assign TIME_COUNT_OUT[41] = GND;
assign TIME_COUNT_OUT[42] = GND;
assign TIME_COUNT_OUT[43] = GND;
assign TIME_COUNT_OUT[44] = GND;
assign TIME_COUNT_OUT[45] = GND;
assign TIME_COUNT_OUT[46] = GND;
assign TIME_COUNT_OUT[47] = GND;
assign TIME_COUNT_OUT[48] = GND;
assign TIME_COUNT_OUT[49] = GND;
assign TIME_COUNT_OUT[50] = GND;
assign TIME_COUNT_OUT[51] = GND;
assign TIME_COUNT_OUT[52] = GND;
assign TIME_COUNT_OUT[53] = GND;
assign TIME_COUNT_OUT[54] = GND;
assign TIME_COUNT_OUT[55] = GND;
assign TIME_COUNT_OUT[56] = GND;
assign TIME_COUNT_OUT[57] = GND;
assign TIME_COUNT_OUT[58] = GND;
assign TIME_COUNT_OUT[59] = GND;
assign TIME_COUNT_OUT[60] = GND;
assign TIME_COUNT_OUT[61] = GND;
assign TIME_COUNT_OUT[62] = GND;
assign TIME_COUNT_OUT[63] = GND;
endmodule /* MIV_RV32_C0 */

(* PSEL_SL16="5'b10000" , PSEL_SL15="5'b01111" , PSEL_SL14="5'b01110" , PSEL_SL13="5'b01101" , PSEL_SL12="5'b01100" , PSEL_SL11="5'b01011" , PSEL_SL10="5'b01010" , PSEL_SL9="5'b01001" , PSEL_SL8="5'b01000" , PSEL_SL7="5'b00111" , PSEL_SL6="5'b00110" , PSEL_SL5="5'b00101" , PSEL_SL4="5'b00100" , PSEL_SL3="5'b00011" , PSEL_SL2="5'b00010" , PSEL_SL1="5'b00001" , PSEL_SL0="5'b00000" *)module COREAPB3_MUXPTOB3 (
  GPIO_OUT_c,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  CoreAPB3_C0_0_APBmslave2_PRDATA,
  MIV_RV32_C0_0_APB_INITIATOR_PRDATA,
  GPOUT_reg65,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  CoreAPB3_C0_0_APBmslave2_PSELx,
  CoreAPB3_C0_0_APBmslave1_PSELx
)
;
input [3:0] GPIO_OUT_c ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input [31:0] CoreAPB3_C0_0_APBmslave2_PRDATA ;
output [31:0] MIV_RV32_C0_0_APB_INITIATOR_PRDATA ;
input GPOUT_reg65 ;
input CoreAPB3_C0_0_APBmslave0_PSELx ;
input CoreAPB3_C0_0_APBmslave2_PSELx ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
wire GPOUT_reg65 ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire [3:0] MIV_RV32_C0_0_APB_INITIATOR_PRDATA_2;
wire N_47 ;
wire N_48 ;
wire N_45 ;
wire N_46 ;
wire PRDATA_sn_N_5_mux ;
wire GND ;
wire VCC ;
// @12:89
  CFG2 \PRDATA[2]  (
	.A(MIV_RV32_C0_0_APB_INITIATOR_PRDATA_2[2]),
	.B(N_47),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[2])
);
defparam \PRDATA[2] .INIT=4'hE;
// @12:89
  CFG2 \PRDATA[3]  (
	.A(MIV_RV32_C0_0_APB_INITIATOR_PRDATA_2[3]),
	.B(N_48),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[3])
);
defparam \PRDATA[3] .INIT=4'hE;
// @12:89
  CFG2 \PRDATA[0]  (
	.A(MIV_RV32_C0_0_APB_INITIATOR_PRDATA_2[0]),
	.B(N_45),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[0])
);
defparam \PRDATA[0] .INIT=4'hE;
// @12:89
  CFG2 \PRDATA[1]  (
	.A(MIV_RV32_C0_0_APB_INITIATOR_PRDATA_2[1]),
	.B(N_46),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[1])
);
defparam \PRDATA[1] .INIT=4'hE;
// @12:96
  CFG3 \PRDATA[31]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[31]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[31])
);
defparam \PRDATA[31] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[30]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[30]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[30])
);
defparam \PRDATA[30] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[29]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[29]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[29])
);
defparam \PRDATA[29] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[28]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[28]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[28])
);
defparam \PRDATA[28] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[27]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[27]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[27])
);
defparam \PRDATA[27] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[26]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[26]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[26])
);
defparam \PRDATA[26] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[25]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[25]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[25])
);
defparam \PRDATA[25] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[24]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[24]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[24])
);
defparam \PRDATA[24] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[23]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[23]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[23])
);
defparam \PRDATA[23] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[22]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[22]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[22])
);
defparam \PRDATA[22] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[21]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[21]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[21])
);
defparam \PRDATA[21] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[20]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[20]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[20])
);
defparam \PRDATA[20] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[19]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[19]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[19])
);
defparam \PRDATA[19] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[18]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[18]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[18])
);
defparam \PRDATA[18] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[17]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[17]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[17])
);
defparam \PRDATA[17] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[16]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[16]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[16])
);
defparam \PRDATA[16] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[15]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[15]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[15])
);
defparam \PRDATA[15] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[14]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[14]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[14])
);
defparam \PRDATA[14] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[13]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[13]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[13])
);
defparam \PRDATA[13] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[12]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[12]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[12])
);
defparam \PRDATA[12] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[11]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[11]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[11])
);
defparam \PRDATA[11] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[10]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[10]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[10])
);
defparam \PRDATA[10] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[9]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[9]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[9])
);
defparam \PRDATA[9] .INIT=8'h40;
// @12:96
  CFG3 \PRDATA[8]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[8]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[8])
);
defparam \PRDATA[8] .INIT=8'h40;
// @12:95
  CFG3 PRDATA_sn_m3 (
	.A(CoreAPB3_C0_0_APBmslave0_PSELx),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(CoreAPB3_C0_0_APBmslave2_PSELx),
	.Y(PRDATA_sn_N_5_mux)
);
defparam PRDATA_sn_m3.INIT=8'h32;
// @12:89
  CFG4 \PRDATA[4]  (
	.A(CoreAPB3_C0_0_APBmslave2_PSELx),
	.B(PRDATA_sn_N_5_mux),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PRDATA[4]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[4])
);
defparam \PRDATA[4] .INIT=16'hC480;
// @12:89
  CFG4 \PRDATA[5]  (
	.A(CoreAPB3_C0_0_APBmslave2_PSELx),
	.B(PRDATA_sn_N_5_mux),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[5]),
	.D(CoreAPB3_C0_0_APBmslave0_PRDATA[5]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[5])
);
defparam \PRDATA[5] .INIT=16'hC480;
// @12:89
  CFG4 \PRDATA[6]  (
	.A(CoreAPB3_C0_0_APBmslave2_PSELx),
	.B(PRDATA_sn_N_5_mux),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[6]),
	.D(CoreAPB3_C0_0_APBmslave0_PRDATA[6]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[6])
);
defparam \PRDATA[6] .INIT=16'hC480;
// @12:89
  CFG4 \PRDATA[7]  (
	.A(CoreAPB3_C0_0_APBmslave2_PSELx),
	.B(PRDATA_sn_N_5_mux),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[7]),
	.D(CoreAPB3_C0_0_APBmslave0_PRDATA[7]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[7])
);
defparam \PRDATA[7] .INIT=16'hC480;
// @12:89
  CFG4 \PRDATA_2_0[2]  (
	.A(CoreAPB3_C0_0_APBmslave2_PSELx),
	.B(PRDATA_sn_N_5_mux),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[2]),
	.D(CoreAPB3_C0_0_APBmslave0_PRDATA[2]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA_2[2])
);
defparam \PRDATA_2_0[2] .INIT=16'hC480;
// @12:89
  CFG4 \PRDATA_2_0[3]  (
	.A(CoreAPB3_C0_0_APBmslave2_PSELx),
	.B(PRDATA_sn_N_5_mux),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[3]),
	.D(CoreAPB3_C0_0_APBmslave0_PRDATA[3]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA_2[3])
);
defparam \PRDATA_2_0[3] .INIT=16'hC480;
// @12:89
  CFG4 \PRDATA_2_0[0]  (
	.A(CoreAPB3_C0_0_APBmslave2_PSELx),
	.B(PRDATA_sn_N_5_mux),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[0]),
	.D(CoreAPB3_C0_0_APBmslave0_PRDATA[0]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA_2[0])
);
defparam \PRDATA_2_0[0] .INIT=16'hC480;
// @12:89
  CFG4 \PRDATA_2_0[1]  (
	.A(CoreAPB3_C0_0_APBmslave2_PSELx),
	.B(PRDATA_sn_N_5_mux),
	.C(CoreAPB3_C0_0_APBmslave2_PRDATA[1]),
	.D(CoreAPB3_C0_0_APBmslave0_PRDATA[1]),
	.Y(MIV_RV32_C0_0_APB_INITIATOR_PRDATA_2[1])
);
defparam \PRDATA_2_0[1] .INIT=16'hC480;
// @12:89
  CFG4 \PRDATA_2[3]  (
	.A(GPOUT_reg65),
	.B(GPIO_OUT_c[3]),
	.C(CoreAPB3_C0_0_APBmslave2_PSELx),
	.D(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(N_48)
);
defparam \PRDATA_2[3] .INIT=16'h0800;
// @12:89
  CFG4 \PRDATA_2[2]  (
	.A(GPOUT_reg65),
	.B(GPIO_OUT_c[2]),
	.C(CoreAPB3_C0_0_APBmslave2_PSELx),
	.D(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(N_47)
);
defparam \PRDATA_2[2] .INIT=16'h0800;
// @12:89
  CFG4 \PRDATA_2[1]  (
	.A(GPOUT_reg65),
	.B(GPIO_OUT_c[1]),
	.C(CoreAPB3_C0_0_APBmslave2_PSELx),
	.D(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(N_46)
);
defparam \PRDATA_2[1] .INIT=16'h0800;
// @12:89
  CFG4 \PRDATA_2[0]  (
	.A(GPOUT_reg65),
	.B(GPIO_OUT_c[0]),
	.C(CoreAPB3_C0_0_APBmslave2_PSELx),
	.D(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(N_45)
);
defparam \PRDATA_2[0] .INIT=16'h0800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3_Z1 (
  MIV_RV32_C0_0_APB_INITIATOR_PRDATA,
  CoreAPB3_C0_0_APBmslave2_PRDATA,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  GPIO_OUT_c,
  MIV_RV32_C0_0_APB_INITIATOR_PADDR,
  GPOUT_reg65,
  CoreAPB3_C0_0_APBmslave2_PSELx,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  MIV_RV32_C0_0_APB_INITIATOR_PSELx
)
;
output [31:0] MIV_RV32_C0_0_APB_INITIATOR_PRDATA ;
input [31:0] CoreAPB3_C0_0_APBmslave2_PRDATA ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input [3:0] GPIO_OUT_c ;
input [15:12] MIV_RV32_C0_0_APB_INITIATOR_PADDR ;
input GPOUT_reg65 ;
output CoreAPB3_C0_0_APBmslave2_PSELx ;
output CoreAPB3_C0_0_APBmslave1_PSELx ;
output CoreAPB3_C0_0_APBmslave0_PSELx ;
input MIV_RV32_C0_0_APB_INITIATOR_PSELx ;
wire GPOUT_reg65 ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire MIV_RV32_C0_0_APB_INITIATOR_PSELx ;
wire iPSELS_raw_2_adflt_Z ;
wire GND ;
wire VCC ;
// @14:267
  CFG2 iPSELS_raw_2_adflt (
	.A(MIV_RV32_C0_0_APB_INITIATOR_PADDR[14]),
	.B(MIV_RV32_C0_0_APB_INITIATOR_PADDR[15]),
	.Y(iPSELS_raw_2_adflt_Z)
);
defparam iPSELS_raw_2_adflt.INIT=4'h1;
// @14:265
  CFG4 \iPSELS[0]  (
	.A(iPSELS_raw_2_adflt_Z),
	.B(MIV_RV32_C0_0_APB_INITIATOR_PSELx),
	.C(MIV_RV32_C0_0_APB_INITIATOR_PADDR[12]),
	.D(MIV_RV32_C0_0_APB_INITIATOR_PADDR[13]),
	.Y(CoreAPB3_C0_0_APBmslave0_PSELx)
);
defparam \iPSELS[0] .INIT=16'h0008;
// @14:265
  CFG4 \iPSELS[1]  (
	.A(iPSELS_raw_2_adflt_Z),
	.B(MIV_RV32_C0_0_APB_INITIATOR_PSELx),
	.C(MIV_RV32_C0_0_APB_INITIATOR_PADDR[12]),
	.D(MIV_RV32_C0_0_APB_INITIATOR_PADDR[13]),
	.Y(CoreAPB3_C0_0_APBmslave1_PSELx)
);
defparam \iPSELS[1] .INIT=16'h0080;
// @14:265
  CFG4 \iPSELS[2]  (
	.A(iPSELS_raw_2_adflt_Z),
	.B(MIV_RV32_C0_0_APB_INITIATOR_PSELx),
	.C(MIV_RV32_C0_0_APB_INITIATOR_PADDR[12]),
	.D(MIV_RV32_C0_0_APB_INITIATOR_PADDR[13]),
	.Y(CoreAPB3_C0_0_APBmslave2_PSELx)
);
defparam \iPSELS[2] .INIT=16'h0800;
// @14:443
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.GPIO_OUT_c(GPIO_OUT_c[3:0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave2_PRDATA(CoreAPB3_C0_0_APBmslave2_PRDATA[31:0]),
	.MIV_RV32_C0_0_APB_INITIATOR_PRDATA(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[31:0]),
	.GPOUT_reg65(GPOUT_reg65),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.CoreAPB3_C0_0_APBmslave2_PSELx(CoreAPB3_C0_0_APBmslave2_PSELx),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z1 */

module CoreAPB3_C0 (
  MIV_RV32_C0_0_APB_INITIATOR_PADDR,
  GPIO_OUT_c,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  CoreAPB3_C0_0_APBmslave2_PRDATA,
  MIV_RV32_C0_0_APB_INITIATOR_PRDATA,
  MIV_RV32_C0_0_APB_INITIATOR_PSELx,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  CoreAPB3_C0_0_APBmslave2_PSELx,
  GPOUT_reg65
)
;
input [15:12] MIV_RV32_C0_0_APB_INITIATOR_PADDR ;
input [3:0] GPIO_OUT_c ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input [31:0] CoreAPB3_C0_0_APBmslave2_PRDATA ;
output [31:0] MIV_RV32_C0_0_APB_INITIATOR_PRDATA ;
input MIV_RV32_C0_0_APB_INITIATOR_PSELx ;
output CoreAPB3_C0_0_APBmslave0_PSELx ;
output CoreAPB3_C0_0_APBmslave1_PSELx ;
output CoreAPB3_C0_0_APBmslave2_PSELx ;
input GPOUT_reg65 ;
wire MIV_RV32_C0_0_APB_INITIATOR_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire GPOUT_reg65 ;
wire GND ;
wire VCC ;
// @15:258
  CoreAPB3_Z1 CoreAPB3_C0_0 (
	.MIV_RV32_C0_0_APB_INITIATOR_PRDATA(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[31:0]),
	.CoreAPB3_C0_0_APBmslave2_PRDATA(CoreAPB3_C0_0_APBmslave2_PRDATA[31:0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.GPIO_OUT_c(GPIO_OUT_c[3:0]),
	.MIV_RV32_C0_0_APB_INITIATOR_PADDR(MIV_RV32_C0_0_APB_INITIATOR_PADDR[15:12]),
	.GPOUT_reg65(GPOUT_reg65),
	.CoreAPB3_C0_0_APBmslave2_PSELx(CoreAPB3_C0_0_APBmslave2_PSELx),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.MIV_RV32_C0_0_APB_INITIATOR_PSELx(MIV_RV32_C0_0_APB_INITIATOR_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_C0 */

module CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z2 (
  CoreAPB3_C0_0_APBmslave0_PADDR,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  GPIO_OUT_c,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  GPOUT_reg65,
  PF_CCC_C0_0_OUT0_FABCLK_0,
  dff
)
;
input [7:0] CoreAPB3_C0_0_APBmslave0_PADDR ;
input [3:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output [3:0] GPIO_OUT_c ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
output GPOUT_reg65 ;
input PF_CCC_C0_0_OUT0_FABCLK_0 ;
input dff ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire GPOUT_reg65 ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire dff ;
wire VCC ;
wire GPOUT_reg_0_sqmuxa_Z ;
wire GND ;
wire GPOUT_reg65_4 ;
wire GPOUT_reg65_2 ;
// @16:502
  SLE \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]  (
	.Q(GPIO_OUT_c[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:502
  SLE \xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]  (
	.Q(GPIO_OUT_c[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:502
  SLE \xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]  (
	.Q(GPIO_OUT_c[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:502
  SLE \xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]  (
	.Q(GPIO_OUT_c[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(GPOUT_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:509
  CFG3 \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg65_4  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(GPOUT_reg65_4)
);
defparam \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg65_4 .INIT=8'h04;
// @16:509
  CFG3 \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg65_2  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[0]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[7]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[1]),
	.Y(GPOUT_reg65_2)
);
defparam \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg65_2 .INIT=8'h04;
// @16:509
  CFG4 \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg65  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(GPOUT_reg65_4),
	.C(GPOUT_reg65_2),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(GPOUT_reg65)
);
defparam \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg65 .INIT=16'h0040;
// @16:509
  CFG4 GPOUT_reg_0_sqmuxa (
	.A(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.B(GPOUT_reg65),
	.C(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.D(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(GPOUT_reg_0_sqmuxa_Z)
);
defparam GPOUT_reg_0_sqmuxa.INIT=16'h8000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z2 */

module CoreGPIO_C0 (
  GPIO_OUT_c,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  dff,
  PF_CCC_C0_0_OUT0_FABCLK_0,
  GPOUT_reg65,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave1_PSELx
)
;
output [3:0] GPIO_OUT_c ;
input [3:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PADDR ;
input dff ;
input PF_CCC_C0_0_OUT0_FABCLK_0 ;
output GPOUT_reg65 ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
wire dff ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire GPOUT_reg65 ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire GND ;
wire VCC ;
// @17:361
  CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_Z2 CoreGPIO_C0_0 (
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[3:0]),
	.GPIO_OUT_c(GPIO_OUT_c[3:0]),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.GPOUT_reg65(GPOUT_reg65),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.dff(dff)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreGPIO_C0 */

module CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (
  PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS,
  PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE,
  PF_CCC_C0_0_PLL_LOCK_0,
  RESETn_c,
  dff,
  PF_CCC_C0_0_OUT0_FABCLK_0
)
;
input PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS ;
input PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
input PF_CCC_C0_0_PLL_LOCK_0 ;
input RESETn_c ;
output dff ;
input PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS ;
wire PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire RESETn_c ;
wire dff ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire [0:0] dff_0_Z;
wire [0:0] dff_14_Z;
wire [0:0] dff_13_Z;
wire [0:0] dff_12_Z;
wire [0:0] dff_11_Z;
wire [0:0] dff_10_Z;
wire [0:0] dff_9_Z;
wire [0:0] dff_8_Z;
wire [0:0] dff_7_Z;
wire [0:0] dff_6_Z;
wire [0:0] dff_5_Z;
wire [0:0] dff_4_Z;
wire [0:0] dff_3_Z;
wire [0:0] dff_2_Z;
wire [0:0] dff_1_Z;
wire VCC ;
wire un1_INTERNAL_RST_i ;
wire GND ;
// @10:58
  SLE \dff_0[0]  (
	.Q(dff_0_Z[0]),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:58
  SLE \dff_15[0]  (
	.Q(dff),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(dff_14_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:58
  SLE \dff_14[0]  (
	.Q(dff_14_Z[0]),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(dff_13_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:58
  SLE \dff_13[0]  (
	.Q(dff_13_Z[0]),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(dff_12_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:58
  SLE \dff_12[0]  (
	.Q(dff_12_Z[0]),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(dff_11_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:58
  SLE \dff_11[0]  (
	.Q(dff_11_Z[0]),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(dff_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:58
  SLE \dff_10[0]  (
	.Q(dff_10_Z[0]),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(dff_9_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:58
  SLE \dff_9[0]  (
	.Q(dff_9_Z[0]),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(dff_8_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:58
  SLE \dff_8[0]  (
	.Q(dff_8_Z[0]),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(dff_7_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:58
  SLE \dff_7[0]  (
	.Q(dff_7_Z[0]),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(dff_6_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:58
  SLE \dff_6[0]  (
	.Q(dff_6_Z[0]),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(dff_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:58
  SLE \dff_5[0]  (
	.Q(dff_5_Z[0]),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(dff_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:58
  SLE \dff_4[0]  (
	.Q(dff_4_Z[0]),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(dff_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:58
  SLE \dff_3[0]  (
	.Q(dff_3_Z[0]),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(dff_2_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:58
  SLE \dff_2[0]  (
	.Q(dff_2_Z[0]),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(dff_1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:58
  SLE \dff_1[0]  (
	.Q(dff_1_Z[0]),
	.ADn(VCC),
	.ALn(un1_INTERNAL_RST_i),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(dff_0_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:53
  CFG4 un1_D (
	.A(RESETn_c),
	.B(PF_CCC_C0_0_PLL_LOCK_0),
	.C(PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE),
	.D(PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS),
	.Y(un1_INTERNAL_RST_i)
);
defparam un1_D.INIT=16'h8000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF */

module CORERESET_PF_C0 (
  PF_CCC_C0_0_OUT0_FABCLK_0,
  dff,
  RESETn_c,
  PF_CCC_C0_0_PLL_LOCK_0,
  PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE,
  PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS
)
;
input PF_CCC_C0_0_OUT0_FABCLK_0 ;
output dff ;
input RESETn_c ;
input PF_CCC_C0_0_PLL_LOCK_0 ;
input PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
input PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire dff ;
wire RESETn_c ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS ;
wire GND ;
wire VCC ;
// @11:81
  CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF CORERESET_PF_C0_0 (
	.PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS(PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS),
	.PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE(PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE),
	.PF_CCC_C0_0_PLL_LOCK_0(PF_CCC_C0_0_PLL_LOCK_0),
	.RESETn_c(RESETn_c),
	.dff(dff),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORERESET_PF_C0 */

module CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s (
  controlReg2,
  controlReg1,
  xmit_pulse_1z,
  xmit_clock_1z,
  baud_clock,
  PF_CCC_C0_0_OUT0_FABCLK_0,
  dff
)
;
input [7:3] controlReg2 ;
input [7:0] controlReg1 ;
output xmit_pulse_1z ;
output xmit_clock_1z ;
output baud_clock ;
input PF_CCC_C0_0_OUT0_FABCLK_0 ;
input dff ;
wire xmit_pulse_1z ;
wire xmit_clock_1z ;
wire baud_clock ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire dff ;
wire [12:0] baud_cntr;
wire [12:0] baud_cntr_s;
wire [3:0] xmit_cntr_Z;
wire [3:0] xmit_cntr_3;
wire [11:0] baud_cntr_cry;
wire [0:0] baud_cntr_RNITNTJC_Y;
wire [1:1] baud_cntr_RNILSO9M_Y;
wire [2:2] baud_cntr_RNIF3KVV_Y;
wire [3:3] baud_cntr_RNIBCFL91_Y;
wire [4:4] baud_cntr_RNI9NABJ1_Y;
wire [5:5] baud_cntr_RNI9461T1_Y;
wire [6:6] baud_cntr_RNIBJ1N62_Y;
wire [7:7] baud_cntr_RNIF4TCG2_Y;
wire [8:8] baud_cntr_RNIHLR3Q2_Y;
wire [9:9] baud_cntr_RNIL8QQ33_Y;
wire [10:10] baud_cntr_RNI2JNUH3_Y;
wire [12:12] baud_cntr_RNO_FCO;
wire [12:12] baud_cntr_RNO_Y;
wire [11:11] baud_cntr_RNIHVK204_Y;
wire VCC ;
wire GND ;
wire baud_cntr7_1_RNI7L2U2_Y ;
wire xmit_clock8 ;
wire baud_cntr_cry_cy ;
wire baud_cntr7_1_RNI7L2U2_S ;
wire baud_cntr7_1 ;
wire baud_cntr7_7 ;
wire baud_cntr7_8 ;
wire CO0 ;
// @20:283
  SLE \genblk1.baud_cntr[12]  (
	.Q(baud_cntr[12]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(baud_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:283
  SLE \genblk1.baud_cntr[11]  (
	.Q(baud_cntr[11]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(baud_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:283
  SLE \genblk1.baud_cntr[10]  (
	.Q(baud_cntr[10]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(baud_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:283
  SLE \genblk1.baud_cntr[9]  (
	.Q(baud_cntr[9]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(baud_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:283
  SLE \genblk1.baud_cntr[8]  (
	.Q(baud_cntr[8]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(baud_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:283
  SLE \genblk1.baud_cntr[7]  (
	.Q(baud_cntr[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(baud_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:283
  SLE \genblk1.baud_cntr[6]  (
	.Q(baud_cntr[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(baud_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:283
  SLE \genblk1.baud_cntr[5]  (
	.Q(baud_cntr[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(baud_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:283
  SLE \genblk1.baud_cntr[4]  (
	.Q(baud_cntr[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(baud_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:283
  SLE \genblk1.baud_cntr[3]  (
	.Q(baud_cntr[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(baud_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:283
  SLE \genblk1.baud_cntr[2]  (
	.Q(baud_cntr[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(baud_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:283
  SLE \genblk1.baud_cntr[1]  (
	.Q(baud_cntr[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(baud_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:283
  SLE \genblk1.baud_cntr[0]  (
	.Q(baud_cntr[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(baud_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:283
  SLE \genblk1.baud_clock_int  (
	.Q(baud_clock),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(baud_cntr7_1_RNI7L2U2_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:310
  SLE \xmit_cntr[3]  (
	.Q(xmit_cntr_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(xmit_cntr_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:310
  SLE \xmit_cntr[2]  (
	.Q(xmit_cntr_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(xmit_cntr_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:310
  SLE \xmit_cntr[1]  (
	.Q(xmit_cntr_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(xmit_cntr_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:310
  SLE \xmit_cntr[0]  (
	.Q(xmit_cntr_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(xmit_cntr_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:310
  SLE xmit_clock (
	.Q(xmit_clock_1z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(xmit_clock8),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:292
  ARI1 \genblk1.make_baud_cntr.baud_cntr7_1_RNI7L2U2  (
	.FCO(baud_cntr_cry_cy),
	.S(baud_cntr7_1_RNI7L2U2_S),
	.Y(baud_cntr7_1_RNI7L2U2_Y),
	.B(baud_cntr[2]),
	.C(baud_cntr7_1),
	.D(baud_cntr7_7),
	.A(baud_cntr7_8),
	.FCI(VCC)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_1_RNI7L2U2 .INIT=20'h44000;
// @20:292
  ARI1 \genblk1.baud_cntr_RNITNTJC[0]  (
	.FCO(baud_cntr_cry[0]),
	.S(baud_cntr_s[0]),
	.Y(baud_cntr_RNITNTJC_Y[0]),
	.B(controlReg1[0]),
	.C(baud_cntr7_1_RNI7L2U2_Y),
	.D(baud_cntr[0]),
	.A(VCC),
	.FCI(baud_cntr_cry_cy)
);
defparam \genblk1.baud_cntr_RNITNTJC[0] .INIT=20'h64700;
// @20:292
  ARI1 \genblk1.baud_cntr_RNILSO9M[1]  (
	.FCO(baud_cntr_cry[1]),
	.S(baud_cntr_s[1]),
	.Y(baud_cntr_RNILSO9M_Y[1]),
	.B(controlReg1[1]),
	.C(baud_cntr7_1_RNI7L2U2_Y),
	.D(baud_cntr[1]),
	.A(VCC),
	.FCI(baud_cntr_cry[0])
);
defparam \genblk1.baud_cntr_RNILSO9M[1] .INIT=20'h64700;
// @20:292
  ARI1 \genblk1.baud_cntr_RNIF3KVV[2]  (
	.FCO(baud_cntr_cry[2]),
	.S(baud_cntr_s[2]),
	.Y(baud_cntr_RNIF3KVV_Y[2]),
	.B(controlReg1[2]),
	.C(baud_cntr7_1_RNI7L2U2_Y),
	.D(baud_cntr[2]),
	.A(VCC),
	.FCI(baud_cntr_cry[1])
);
defparam \genblk1.baud_cntr_RNIF3KVV[2] .INIT=20'h64700;
// @20:292
  ARI1 \genblk1.baud_cntr_RNIBCFL91[3]  (
	.FCO(baud_cntr_cry[3]),
	.S(baud_cntr_s[3]),
	.Y(baud_cntr_RNIBCFL91_Y[3]),
	.B(controlReg1[3]),
	.C(baud_cntr7_1_RNI7L2U2_Y),
	.D(baud_cntr[3]),
	.A(VCC),
	.FCI(baud_cntr_cry[2])
);
defparam \genblk1.baud_cntr_RNIBCFL91[3] .INIT=20'h64700;
// @20:292
  ARI1 \genblk1.baud_cntr_RNI9NABJ1[4]  (
	.FCO(baud_cntr_cry[4]),
	.S(baud_cntr_s[4]),
	.Y(baud_cntr_RNI9NABJ1_Y[4]),
	.B(controlReg1[4]),
	.C(baud_cntr7_1_RNI7L2U2_Y),
	.D(baud_cntr[4]),
	.A(VCC),
	.FCI(baud_cntr_cry[3])
);
defparam \genblk1.baud_cntr_RNI9NABJ1[4] .INIT=20'h64700;
// @20:292
  ARI1 \genblk1.baud_cntr_RNI9461T1[5]  (
	.FCO(baud_cntr_cry[5]),
	.S(baud_cntr_s[5]),
	.Y(baud_cntr_RNI9461T1_Y[5]),
	.B(controlReg1[5]),
	.C(baud_cntr7_1_RNI7L2U2_Y),
	.D(baud_cntr[5]),
	.A(VCC),
	.FCI(baud_cntr_cry[4])
);
defparam \genblk1.baud_cntr_RNI9461T1[5] .INIT=20'h64700;
// @20:292
  ARI1 \genblk1.baud_cntr_RNIBJ1N62[6]  (
	.FCO(baud_cntr_cry[6]),
	.S(baud_cntr_s[6]),
	.Y(baud_cntr_RNIBJ1N62_Y[6]),
	.B(controlReg1[6]),
	.C(baud_cntr7_1_RNI7L2U2_Y),
	.D(baud_cntr[6]),
	.A(VCC),
	.FCI(baud_cntr_cry[5])
);
defparam \genblk1.baud_cntr_RNIBJ1N62[6] .INIT=20'h64700;
// @20:292
  ARI1 \genblk1.baud_cntr_RNIF4TCG2[7]  (
	.FCO(baud_cntr_cry[7]),
	.S(baud_cntr_s[7]),
	.Y(baud_cntr_RNIF4TCG2_Y[7]),
	.B(controlReg1[7]),
	.C(baud_cntr7_1_RNI7L2U2_Y),
	.D(baud_cntr[7]),
	.A(VCC),
	.FCI(baud_cntr_cry[6])
);
defparam \genblk1.baud_cntr_RNIF4TCG2[7] .INIT=20'h64700;
// @20:292
  ARI1 \genblk1.baud_cntr_RNIHLR3Q2[8]  (
	.FCO(baud_cntr_cry[8]),
	.S(baud_cntr_s[8]),
	.Y(baud_cntr_RNIHLR3Q2_Y[8]),
	.B(controlReg2[3]),
	.C(baud_cntr7_1_RNI7L2U2_Y),
	.D(baud_cntr[8]),
	.A(VCC),
	.FCI(baud_cntr_cry[7])
);
defparam \genblk1.baud_cntr_RNIHLR3Q2[8] .INIT=20'h64700;
// @20:292
  ARI1 \genblk1.baud_cntr_RNIL8QQ33[9]  (
	.FCO(baud_cntr_cry[9]),
	.S(baud_cntr_s[9]),
	.Y(baud_cntr_RNIL8QQ33_Y[9]),
	.B(controlReg2[4]),
	.C(baud_cntr7_1_RNI7L2U2_Y),
	.D(baud_cntr[9]),
	.A(VCC),
	.FCI(baud_cntr_cry[8])
);
defparam \genblk1.baud_cntr_RNIL8QQ33[9] .INIT=20'h64700;
// @20:292
  ARI1 \genblk1.baud_cntr_RNI2JNUH3[10]  (
	.FCO(baud_cntr_cry[10]),
	.S(baud_cntr_s[10]),
	.Y(baud_cntr_RNI2JNUH3_Y[10]),
	.B(controlReg2[5]),
	.C(baud_cntr7_1_RNI7L2U2_Y),
	.D(baud_cntr[10]),
	.A(VCC),
	.FCI(baud_cntr_cry[9])
);
defparam \genblk1.baud_cntr_RNI2JNUH3[10] .INIT=20'h64700;
// @20:292
  ARI1 \genblk1.baud_cntr_RNO[12]  (
	.FCO(baud_cntr_RNO_FCO[12]),
	.S(baud_cntr_s[12]),
	.Y(baud_cntr_RNO_Y[12]),
	.B(controlReg2[7]),
	.C(baud_cntr7_1_RNI7L2U2_Y),
	.D(baud_cntr[12]),
	.A(VCC),
	.FCI(baud_cntr_cry[11])
);
defparam \genblk1.baud_cntr_RNO[12] .INIT=20'h44700;
// @20:292
  ARI1 \genblk1.baud_cntr_RNIHVK204[11]  (
	.FCO(baud_cntr_cry[11]),
	.S(baud_cntr_s[11]),
	.Y(baud_cntr_RNIHVK204_Y[11]),
	.B(controlReg2[6]),
	.C(baud_cntr7_1_RNI7L2U2_Y),
	.D(baud_cntr[11]),
	.A(VCC),
	.FCI(baud_cntr_cry[10])
);
defparam \genblk1.baud_cntr_RNIHVK204[11] .INIT=20'h64700;
// @20:292
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_1  (
	.A(baud_cntr[4]),
	.B(baud_cntr[3]),
	.C(baud_cntr[1]),
	.D(baud_cntr[0]),
	.Y(baud_cntr7_1)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_1 .INIT=16'h0001;
// @20:319
  CFG2 \make_xmit_clock.xmit_cntr_3_1.CO0  (
	.A(baud_clock),
	.B(xmit_cntr_Z[0]),
	.Y(CO0)
);
defparam \make_xmit_clock.xmit_cntr_3_1.CO0 .INIT=4'h8;
// @20:319
  CFG2 \make_xmit_clock.xmit_cntr_3_1.SUM[0]  (
	.A(baud_clock),
	.B(xmit_cntr_Z[0]),
	.Y(xmit_cntr_3[0])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[0] .INIT=4'h6;
// @20:334
  CFG2 xmit_pulse (
	.A(baud_clock),
	.B(xmit_clock_1z),
	.Y(xmit_pulse_1z)
);
defparam xmit_pulse.INIT=4'h8;
// @20:292
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_8  (
	.A(baud_cntr[12]),
	.B(baud_cntr[7]),
	.C(baud_cntr[6]),
	.D(baud_cntr[5]),
	.Y(baud_cntr7_8)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_8 .INIT=16'h0001;
// @20:292
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_7  (
	.A(baud_cntr[11]),
	.B(baud_cntr[10]),
	.C(baud_cntr[9]),
	.D(baud_cntr[8]),
	.Y(baud_cntr7_7)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_7 .INIT=16'h0001;
// @20:322
  CFG4 \make_xmit_clock.xmit_clock8  (
	.A(xmit_cntr_Z[2]),
	.B(xmit_cntr_Z[3]),
	.C(xmit_cntr_Z[1]),
	.D(xmit_cntr_Z[0]),
	.Y(xmit_clock8)
);
defparam \make_xmit_clock.xmit_clock8 .INIT=16'h8000;
// @20:319
  CFG2 \make_xmit_clock.xmit_cntr_3_1.SUM[1]  (
	.A(CO0),
	.B(xmit_cntr_Z[1]),
	.Y(xmit_cntr_3[1])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[1] .INIT=4'h6;
// @20:319
  CFG3 \make_xmit_clock.xmit_cntr_3_1.SUM[2]  (
	.A(xmit_cntr_Z[2]),
	.B(xmit_cntr_Z[1]),
	.C(CO0),
	.Y(xmit_cntr_3[2])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[2] .INIT=8'h6A;
// @20:319
  CFG4 \make_xmit_clock.xmit_cntr_3_1.SUM[3]  (
	.A(xmit_cntr_Z[3]),
	.B(xmit_cntr_Z[2]),
	.C(xmit_cntr_Z[1]),
	.D(CO0),
	.Y(xmit_cntr_3[3])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[3] .INIT=16'h6AAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s */

module CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (
  controlReg2,
  tx_hold_reg,
  tx_hold_reg4,
  baud_clock,
  xmit_clock,
  xmit_pulse,
  TX_c,
  tx_hold_reg4_i,
  TXRDY,
  PF_CCC_C0_0_OUT0_FABCLK_0,
  dff
)
;
input [2:0] controlReg2 ;
input [7:0] tx_hold_reg ;
input tx_hold_reg4 ;
input baud_clock ;
input xmit_clock ;
input xmit_pulse ;
output TX_c ;
input tx_hold_reg4_i ;
output TXRDY ;
input PF_CCC_C0_0_OUT0_FABCLK_0 ;
input dff ;
wire tx_hold_reg4 ;
wire baud_clock ;
wire xmit_clock ;
wire xmit_pulse ;
wire TX_c ;
wire tx_hold_reg4_i ;
wire TXRDY ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire dff ;
wire [5:0] xmit_state_Z;
wire [5:0] xmit_state_ns_Z;
wire [1:1] xmit_state_ns;
wire [7:0] tx_byte_Z;
wire [3:1] xmit_bit_sel_Z;
wire [0:0] xmit_bit_sel_3;
wire VCC ;
wire GND ;
wire N_75_i ;
wire tx_parity_Z ;
wire tx_parity_5 ;
wire un1_tx_parity_1_sqmuxa_0_Z ;
wire txrdy_int_1_sqmuxa_i_Z ;
wire tx_4 ;
wire N_106_i ;
wire N_94_i ;
wire N_88_i ;
wire N_86_i ;
wire N_84_i ;
wire CO0 ;
wire tx_2_u_2_1_wmux_3_FCO ;
wire tx_2_u_2_1_wmux_3_S ;
wire tx_2 ;
wire tx_2_u_2_1_0_y1 ;
wire tx_2_u_2_1_0_y3 ;
wire tx_2_u_2_1_co1_0 ;
wire tx_2_u_2_1_wmux_2_S ;
wire tx_2_u_2_1_y0_0 ;
wire tx_2_u_2_1_co0_0 ;
wire tx_2_u_2_1_wmux_1_S ;
wire tx_2_u_2_1_0_co1 ;
wire tx_2_u_2_1_wmux_0_S ;
wire tx_2_u_2_1_0_y0 ;
wire tx_2_u_2_1_0_co0 ;
wire tx_2_u_2_1_0_wmux_S ;
wire N_136 ;
wire N_91 ;
wire tx_3 ;
wire N_90_i ;
wire N_134 ;
wire tx_4_1 ;
wire N_116 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
// @22:119
  SLE \xmit_state[5]  (
	.Q(xmit_state_Z[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(xmit_state_ns_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:119
  SLE \xmit_state[4]  (
	.Q(xmit_state_Z[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(xmit_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:119
  SLE \xmit_state[3]  (
	.Q(xmit_state_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(N_75_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:119
  SLE \xmit_state[2]  (
	.Q(xmit_state_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(xmit_state_ns_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:119
  SLE \xmit_state[1]  (
	.Q(xmit_state_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(xmit_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:119
  SLE \xmit_state[0]  (
	.Q(xmit_state_Z[0]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(xmit_state_ns_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:339
  SLE tx_parity (
	.Q(tx_parity_Z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(tx_parity_5),
	.EN(un1_tx_parity_1_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:87
  SLE txrdy_int (
	.Q(TXRDY),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(tx_hold_reg4_i),
	.EN(txrdy_int_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:290
  SLE tx (
	.Q(TX_c),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(tx_4),
	.EN(N_106_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:119
  SLE \tx_byte[7]  (
	.Q(tx_byte_Z[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(tx_hold_reg[7]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:119
  SLE \tx_byte[6]  (
	.Q(tx_byte_Z[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(tx_hold_reg[6]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:119
  SLE \tx_byte[5]  (
	.Q(tx_byte_Z[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(tx_hold_reg[5]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:119
  SLE \tx_byte[4]  (
	.Q(tx_byte_Z[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(tx_hold_reg[4]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:119
  SLE \tx_byte[3]  (
	.Q(tx_byte_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(tx_hold_reg[3]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:119
  SLE \tx_byte[2]  (
	.Q(tx_byte_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(tx_hold_reg[2]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:119
  SLE \tx_byte[1]  (
	.Q(tx_byte_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(tx_hold_reg[1]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:119
  SLE \tx_byte[0]  (
	.Q(tx_byte_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(tx_hold_reg[0]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:268
  SLE \xmit_bit_sel[3]  (
	.Q(xmit_bit_sel_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(N_88_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:268
  SLE \xmit_bit_sel[2]  (
	.Q(xmit_bit_sel_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(N_86_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:268
  SLE \xmit_bit_sel[1]  (
	.Q(xmit_bit_sel_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(N_84_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:268
  SLE \xmit_bit_sel[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(xmit_bit_sel_3[0]),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 \xmit_sel.tx_2_u_2_1_wmux_3  (
	.FCO(tx_2_u_2_1_wmux_3_FCO),
	.S(tx_2_u_2_1_wmux_3_S),
	.Y(tx_2),
	.B(tx_2_u_2_1_0_y1),
	.C(xmit_bit_sel_Z[2]),
	.D(VCC),
	.A(tx_2_u_2_1_0_y3),
	.FCI(tx_2_u_2_1_co1_0)
);
defparam \xmit_sel.tx_2_u_2_1_wmux_3 .INIT=20'h0EC2C;
  ARI1 \xmit_sel.tx_2_u_2_1_wmux_2  (
	.FCO(tx_2_u_2_1_co1_0),
	.S(tx_2_u_2_1_wmux_2_S),
	.Y(tx_2_u_2_1_0_y3),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[6]),
	.D(tx_byte_Z[7]),
	.A(tx_2_u_2_1_y0_0),
	.FCI(tx_2_u_2_1_co0_0)
);
defparam \xmit_sel.tx_2_u_2_1_wmux_2 .INIT=20'h0F588;
  ARI1 \xmit_sel.tx_2_u_2_1_wmux_1  (
	.FCO(tx_2_u_2_1_co0_0),
	.S(tx_2_u_2_1_wmux_1_S),
	.Y(tx_2_u_2_1_y0_0),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[4]),
	.D(tx_byte_Z[5]),
	.A(CO0),
	.FCI(tx_2_u_2_1_0_co1)
);
defparam \xmit_sel.tx_2_u_2_1_wmux_1 .INIT=20'h0FA44;
  ARI1 \xmit_sel.tx_2_u_2_1_wmux_0  (
	.FCO(tx_2_u_2_1_0_co1),
	.S(tx_2_u_2_1_wmux_0_S),
	.Y(tx_2_u_2_1_0_y1),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[2]),
	.D(tx_byte_Z[3]),
	.A(tx_2_u_2_1_0_y0),
	.FCI(tx_2_u_2_1_0_co0)
);
defparam \xmit_sel.tx_2_u_2_1_wmux_0 .INIT=20'h0F588;
  ARI1 \xmit_sel.tx_2_u_2_1_0_wmux  (
	.FCO(tx_2_u_2_1_0_co0),
	.S(tx_2_u_2_1_0_wmux_S),
	.Y(tx_2_u_2_1_0_y0),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[0]),
	.D(tx_byte_Z[1]),
	.A(CO0),
	.FCI(VCC)
);
defparam \xmit_sel.tx_2_u_2_1_0_wmux .INIT=20'h0FA44;
// @22:134
  CFG4 un1_tx_parity_1_sqmuxa_0_a2 (
	.A(xmit_clock),
	.B(xmit_state_Z[3]),
	.C(baud_clock),
	.D(controlReg2[1]),
	.Y(N_136)
);
defparam un1_tx_parity_1_sqmuxa_0_a2.INIT=16'h8000;
// @22:119
  CFG2 \xmit_state_ns_a3[1]  (
	.A(TXRDY),
	.B(xmit_state_Z[0]),
	.Y(xmit_state_ns[1])
);
defparam \xmit_state_ns_a3[1] .INIT=4'h4;
// @22:278
  CFG2 \xmit_cnt.xmit_bit_sel_3_a3[0]  (
	.A(xmit_state_Z[3]),
	.B(CO0),
	.Y(xmit_bit_sel_3[0])
);
defparam \xmit_cnt.xmit_bit_sel_3_a3[0] .INIT=4'h2;
// @22:278
  CFG2 \xmit_cnt.xmit_bit_sel_3_i_o2[1]  (
	.A(xmit_bit_sel_Z[1]),
	.B(CO0),
	.Y(N_91)
);
defparam \xmit_cnt.xmit_bit_sel_3_i_o2[1] .INIT=4'h7;
// @22:323
  CFG2 \xmit_sel.tx_3  (
	.A(controlReg2[2]),
	.B(tx_parity_Z),
	.Y(tx_3)
);
defparam \xmit_sel.tx_3 .INIT=4'h6;
// @22:119
  CFG2 \xmit_state_ns_i_x2[3]  (
	.A(controlReg2[0]),
	.B(CO0),
	.Y(N_90_i)
);
defparam \xmit_state_ns_i_x2[3] .INIT=4'h6;
// @22:359
  CFG3 \xmit_par_calc.tx_parity_5  (
	.A(tx_2),
	.B(tx_parity_Z),
	.C(xmit_state_Z[5]),
	.Y(tx_parity_5)
);
defparam \xmit_par_calc.tx_parity_5 .INIT=8'h06;
// @22:119
  CFG4 \xmit_state_ns_i_a2[3]  (
	.A(xmit_bit_sel_Z[3]),
	.B(xmit_bit_sel_Z[2]),
	.C(xmit_bit_sel_Z[1]),
	.D(N_90_i),
	.Y(N_134)
);
defparam \xmit_state_ns_i_a2[3] .INIT=16'h0040;
// @22:119
  CFG4 \xmit_state_ns[0]  (
	.A(TXRDY),
	.B(xmit_state_Z[0]),
	.C(xmit_pulse),
	.D(xmit_state_Z[5]),
	.Y(xmit_state_ns_Z[0])
);
defparam \xmit_state_ns[0] .INIT=16'hF888;
// @22:119
  CFG3 \xmit_state_ns[2]  (
	.A(xmit_state_Z[1]),
	.B(xmit_state_Z[2]),
	.C(xmit_pulse),
	.Y(xmit_state_ns_Z[2])
);
defparam \xmit_state_ns[2] .INIT=8'hAE;
// @22:290
  CFG3 tx_RNO (
	.A(xmit_state_Z[0]),
	.B(xmit_pulse),
	.C(xmit_state_Z[1]),
	.Y(N_106_i)
);
defparam tx_RNO.INIT=8'hFE;
// @22:119
  CFG2 \xmit_state_RNIN3QJB[2]  (
	.A(xmit_pulse),
	.B(xmit_state_Z[2]),
	.Y(N_94_i)
);
defparam \xmit_state_RNIN3QJB[2] .INIT=4'h8;
// @22:303
  CFG4 \xmit_sel.tx_4_u_1_0  (
	.A(xmit_state_Z[4]),
	.B(xmit_state_Z[3]),
	.C(tx_3),
	.D(tx_2),
	.Y(tx_4_1)
);
defparam \xmit_sel.tx_4_u_1_0 .INIT=16'hE4A0;
// @22:134
  CFG2 un1_tx_parity_1_sqmuxa_0 (
	.A(N_136),
	.B(xmit_state_Z[5]),
	.Y(un1_tx_parity_1_sqmuxa_0_Z)
);
defparam un1_tx_parity_1_sqmuxa_0.INIT=4'hE;
// @22:268
  CFG3 \xmit_bit_sel_RNO[2]  (
	.A(xmit_state_Z[3]),
	.B(N_91),
	.C(xmit_bit_sel_Z[2]),
	.Y(N_86_i)
);
defparam \xmit_bit_sel_RNO[2] .INIT=8'h82;
// @22:268
  CFG3 \xmit_bit_sel_RNO[1]  (
	.A(CO0),
	.B(xmit_bit_sel_Z[1]),
	.C(xmit_state_Z[3]),
	.Y(N_84_i)
);
defparam \xmit_bit_sel_RNO[1] .INIT=8'h60;
// @22:303
  CFG4 \xmit_sel.tx_4_u  (
	.A(xmit_state_Z[4]),
	.B(xmit_state_Z[2]),
	.C(xmit_state_Z[3]),
	.D(tx_4_1),
	.Y(tx_4)
);
defparam \xmit_sel.tx_4_u .INIT=16'hFF01;
// @22:119
  CFG4 \xmit_state_ns_a3[5]  (
	.A(xmit_state_Z[3]),
	.B(controlReg2[1]),
	.C(xmit_pulse),
	.D(N_134),
	.Y(N_116)
);
defparam \xmit_state_ns_a3[5] .INIT=16'h2000;
// @22:119
  CFG4 \xmit_state_ns[4]  (
	.A(xmit_pulse),
	.B(N_134),
	.C(xmit_state_Z[4]),
	.D(N_136),
	.Y(xmit_state_ns_Z[4])
);
defparam \xmit_state_ns[4] .INIT=16'hDC50;
// @22:268
  CFG4 \xmit_bit_sel_RNO[3]  (
	.A(xmit_state_Z[3]),
	.B(N_91),
	.C(xmit_bit_sel_Z[3]),
	.D(xmit_bit_sel_Z[2]),
	.Y(N_88_i)
);
defparam \xmit_bit_sel_RNO[3] .INIT=16'h82A0;
// @22:119
  CFG4 \xmit_state_ns[5]  (
	.A(xmit_pulse),
	.B(N_116),
	.C(xmit_state_Z[5]),
	.D(xmit_state_Z[4]),
	.Y(xmit_state_ns_Z[5])
);
defparam \xmit_state_ns[5] .INIT=16'hFEDC;
// @22:119
  CFG4 \xmit_state_RNO[3]  (
	.A(xmit_pulse),
	.B(N_134),
	.C(xmit_state_Z[2]),
	.D(xmit_state_Z[3]),
	.Y(N_75_i)
);
defparam \xmit_state_RNO[3] .INIT=16'hF7A0;
// @22:87
  CFG3 txrdy_int_1_sqmuxa_i (
	.A(tx_hold_reg4),
	.B(xmit_state_Z[2]),
	.C(xmit_pulse),
	.Y(txrdy_int_1_sqmuxa_i_Z)
);
defparam txrdy_int_1_sqmuxa_i.INIT=8'hEA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s */

module CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (
  controlReg2,
  data_out,
  RX_c,
  receive_full,
  PARITY_ERR,
  baud_clock,
  stop_strobe_1z,
  FRAMING_ERR,
  OVERFLOW,
  PF_CCC_C0_0_OUT0_FABCLK_0,
  dff,
  read_rx_byte
)
;
input [2:0] controlReg2 ;
output [7:0] data_out ;
input RX_c ;
output receive_full ;
output PARITY_ERR ;
input baud_clock ;
output stop_strobe_1z ;
output FRAMING_ERR ;
output OVERFLOW ;
input PF_CCC_C0_0_OUT0_FABCLK_0 ;
input dff ;
input read_rx_byte ;
wire RX_c ;
wire receive_full ;
wire PARITY_ERR ;
wire baud_clock ;
wire stop_strobe_1z ;
wire FRAMING_ERR ;
wire OVERFLOW ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire dff ;
wire read_rx_byte ;
wire [8:0] rx_shift_Z;
wire [8:6] rx_shift_11_fast;
wire [7:7] rx_shift_9_2;
wire [7:7] rx_shift_9_1;
wire [3:0] last_bit_Z;
wire [1:0] rx_state_Z;
wire [0:0] rx_state_ns;
wire [1:1] rx_statece_Z;
wire [7:7] rx_byte_2;
wire [3:1] receive_count_Z;
wire [3:0] rx_bit_cnt_Z;
wire [3:0] rx_bit_cnt_4;
wire [2:0] samples_Z;
wire [2:2] rx_state_d;
wire [0:0] receive_count_3_i_a2_0_1;
wire read_rx_byte_i ;
wire rx_state_s0_0_a2_Z ;
wire N_128_i ;
wire rx_filtered_2 ;
wire clear_parity_en_1_sqmuxa_Z ;
wire clear_parity_en_0_sqmuxa_Z ;
wire VCC ;
wire rx_state_0_sqmuxa ;
wire GND ;
wire N_215_i ;
wire overflow_1_sqmuxa_i_Z ;
wire framing_error_0_sqmuxa_Z ;
wire un1_framing_error15_i ;
wire stop_strobe_1_sqmuxa ;
wire overflow_int_Z ;
wire overflow_int_4 ;
wire framing_error_int_Z ;
wire framing_error_int_0_sqmuxa ;
wire rx_parity_calc_Z ;
wire rx_parity_calc_4 ;
wire parity_err_12 ;
wire parity_err_1_sqmuxa_i_Z ;
wire receive_full_int_1_sqmuxa_i_Z ;
wire i9_mux_0 ;
wire clear_parity_en_1_sqmuxa_i ;
wire CO0 ;
wire N_88_i ;
wire un1_samples6_1_0_Z ;
wire rx_byte_1_sqmuxa_Z ;
wire N_94_i ;
wire N_92_i ;
wire N_90_i ;
wire N_23_mux ;
wire rx_bit_cnt_0_sqmuxa_0_a2_Z ;
wire parity_err15 ;
wire rx_state18_NE_i_1 ;
wire rx_state18 ;
wire m16_1_1 ;
wire m16_1 ;
wire framing_error_int_0_sqmuxa_0_a2_0_Z ;
wire i5_mux ;
wire parity_err15_1 ;
wire un1_parity_err_0_sqmuxa_i ;
wire un1_parity_err_0_sqmuxa_1_i ;
wire un1_parity_err_0_sqmuxa_2_Z ;
wire N_119_1 ;
wire rx_state_18_d ;
wire parity_err5 ;
wire N_24_mux ;
wire fifo_write14 ;
wire fifo_write_8_2 ;
wire fifo_write29 ;
wire fifo_write8 ;
wire fifo_write_8_1 ;
wire N_127 ;
wire N_101_i ;
wire rx_parity_calc_2 ;
wire rx_bit_cnt_1_sqmuxa ;
wire rx_parity_calc5 ;
wire N_97 ;
wire CO1 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_7 ;
wire N_6 ;
  CFG1 read_rx_byte_i_0 (
	.A(read_rx_byte),
	.Y(read_rx_byte_i)
);
defparam read_rx_byte_i_0.INIT=2'h1;
  CFG1 rx_state_s0_0_a2_RNIF6ME3 (
	.A(rx_state_s0_0_a2_Z),
	.Y(N_128_i)
);
defparam rx_state_s0_0_a2_RNIF6ME3.INIT=2'h1;
// @21:386
  CFG3 \receive_shift.rx_shift_11_fast[6]  (
	.A(rx_filtered_2),
	.B(rx_shift_Z[7]),
	.C(clear_parity_en_1_sqmuxa_Z),
	.Y(rx_shift_11_fast[6])
);
defparam \receive_shift.rx_shift_11_fast[6] .INIT=8'hAC;
// @21:386
  CFG2 \receive_shift.rx_shift_11_fast[7]  (
	.A(rx_shift_9_2[7]),
	.B(rx_shift_9_1[7]),
	.Y(rx_shift_11_fast[7])
);
defparam \receive_shift.rx_shift_11_fast[7] .INIT=4'hE;
// @21:386
  CFG3 \receive_shift.rx_shift_11_fast[8]  (
	.A(rx_filtered_2),
	.B(rx_shift_Z[8]),
	.C(clear_parity_en_0_sqmuxa_Z),
	.Y(rx_shift_11_fast[8])
);
defparam \receive_shift.rx_shift_11_fast[8] .INIT=8'hAC;
// @21:261
  SLE \last_bit[1]  (
	.Q(last_bit_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(clear_parity_en_1_sqmuxa_Z),
	.EN(rx_state_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:261
  SLE \last_bit[0]  (
	.Q(last_bit_Z[0]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(N_215_i),
	.EN(rx_state_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:206
  SLE overflow (
	.Q(OVERFLOW),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(read_rx_byte_i),
	.EN(overflow_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:231
  SLE framing_error (
	.Q(FRAMING_ERR),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(framing_error_0_sqmuxa_Z),
	.EN(un1_framing_error15_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE stop_strobe (
	.Q(stop_strobe_1z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(stop_strobe_1_sqmuxa),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE overflow_int (
	.Q(overflow_int_Z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(overflow_int_4),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE framing_error_int (
	.Q(framing_error_int_Z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(framing_error_int_0_sqmuxa),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:421
  SLE rx_parity_calc (
	.Q(rx_parity_calc_Z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_parity_calc_4),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:447
  SLE parity_err (
	.Q(PARITY_ERR),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(parity_err_12),
	.EN(parity_err_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:501
  SLE receive_full_int (
	.Q(receive_full),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(read_rx_byte_i),
	.EN(receive_full_int_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \rx_state[0]  (
	.Q(rx_state_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_state_ns[0]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \rx_state[1]  (
	.Q(rx_state_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(i9_mux_0),
	.EN(rx_statece_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:261
  SLE \last_bit[3]  (
	.Q(last_bit_Z[3]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(clear_parity_en_1_sqmuxa_i),
	.EN(rx_state_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:181
  SLE \receive_count[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(N_88_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:377
  SLE \rx_shift[8]  (
	.Q(rx_shift_Z[8]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_shift_11_fast[8]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_128_i)
);
// @21:377
  SLE \rx_shift[7]  (
	.Q(rx_shift_Z[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_shift_11_fast[7]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_128_i)
);
// @21:377
  SLE \rx_shift[6]  (
	.Q(rx_shift_Z[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_shift_11_fast[6]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_128_i)
);
// @21:377
  SLE \rx_shift[5]  (
	.Q(rx_shift_Z[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_shift_Z[6]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_128_i)
);
// @21:377
  SLE \rx_shift[4]  (
	.Q(rx_shift_Z[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_shift_Z[5]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_128_i)
);
// @21:377
  SLE \rx_shift[3]  (
	.Q(rx_shift_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_shift_Z[4]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_128_i)
);
// @21:377
  SLE \rx_shift[2]  (
	.Q(rx_shift_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_shift_Z[3]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_128_i)
);
// @21:377
  SLE \rx_shift[1]  (
	.Q(rx_shift_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_shift_Z[2]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_128_i)
);
// @21:377
  SLE \rx_shift[0]  (
	.Q(rx_shift_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_shift_Z[1]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_128_i)
);
// @21:286
  SLE \rx_byte[7]  (
	.Q(data_out[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_byte_2[7]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \rx_byte[6]  (
	.Q(data_out[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_shift_Z[6]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \rx_byte[5]  (
	.Q(data_out[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_shift_Z[5]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \rx_byte[4]  (
	.Q(data_out[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_shift_Z[4]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \rx_byte[3]  (
	.Q(data_out[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_shift_Z[3]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \rx_byte[2]  (
	.Q(data_out[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_shift_Z[2]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \rx_byte[1]  (
	.Q(data_out[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_shift_Z[1]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:286
  SLE \rx_byte[0]  (
	.Q(data_out[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_shift_Z[0]),
	.EN(rx_byte_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:181
  SLE \receive_count[3]  (
	.Q(receive_count_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(N_94_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:181
  SLE \receive_count[2]  (
	.Q(receive_count_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(N_92_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:181
  SLE \receive_count[1]  (
	.Q(receive_count_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(N_90_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:377
  SLE \rx_bit_cnt[3]  (
	.Q(rx_bit_cnt_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_bit_cnt_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:377
  SLE \rx_bit_cnt[2]  (
	.Q(rx_bit_cnt_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_bit_cnt_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:377
  SLE \rx_bit_cnt[1]  (
	.Q(rx_bit_cnt_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_bit_cnt_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:377
  SLE \rx_bit_cnt[0]  (
	.Q(rx_bit_cnt_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(rx_bit_cnt_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:124
  SLE \samples[2]  (
	.Q(samples_Z[2]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(RX_c),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:124
  SLE \samples[1]  (
	.Q(samples_Z[1]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(samples_Z[2]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:124
  SLE \samples[0]  (
	.Q(samples_Z[0]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(samples_Z[1]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:298
  CFG3 un1_samples6_1_0 (
	.A(baud_clock),
	.B(N_23_mux),
	.C(rx_bit_cnt_0_sqmuxa_0_a2_Z),
	.Y(un1_samples6_1_0_Z)
);
defparam un1_samples6_1_0.INIT=8'hF8;
// @21:474
  CFG4 \make_parity_err.parity_err15  (
	.A(rx_bit_cnt_Z[2]),
	.B(rx_bit_cnt_Z[0]),
	.C(rx_bit_cnt_Z[3]),
	.D(rx_bit_cnt_Z[1]),
	.Y(parity_err15)
);
defparam \make_parity_err.parity_err15 .INIT=16'h0010;
// @21:285
  CFG3 rx_bit_cnt_0_sqmuxa_0_a2 (
	.A(rx_state_Z[0]),
	.B(rx_state_Z[1]),
	.C(baud_clock),
	.Y(rx_bit_cnt_0_sqmuxa_0_a2_Z)
);
defparam rx_bit_cnt_0_sqmuxa_0_a2.INIT=8'h10;
// @21:286
  CFG4 \rcv_sm.rx_state18_NE_i  (
	.A(rx_bit_cnt_Z[1]),
	.B(rx_state18_NE_i_1),
	.C(last_bit_Z[1]),
	.D(rx_bit_cnt_Z[2]),
	.Y(rx_state18)
);
defparam \rcv_sm.rx_state18_NE_i .INIT=16'h2001;
// @21:286
  CFG4 \rcv_sm.rx_state18_NE_i_1  (
	.A(last_bit_Z[3]),
	.B(last_bit_Z[0]),
	.C(rx_bit_cnt_Z[3]),
	.D(rx_bit_cnt_Z[0]),
	.Y(rx_state18_NE_i_1)
);
defparam \rcv_sm.rx_state18_NE_i_1 .INIT=16'h7BDE;
// @21:286
  CFG4 \rx_state_ns_1_0_.m16_1  (
	.A(m16_1_1),
	.B(rx_state18),
	.C(rx_state_Z[0]),
	.D(rx_state_Z[1]),
	.Y(m16_1)
);
defparam \rx_state_ns_1_0_.m16_1 .INIT=16'hF03A;
// @21:286
  CFG3 \rx_state_ns_1_0_.m16_1_1  (
	.A(receive_count_Z[2]),
	.B(receive_count_Z[1]),
	.C(framing_error_int_0_sqmuxa_0_a2_0_Z),
	.Y(m16_1_1)
);
defparam \rx_state_ns_1_0_.m16_1_1 .INIT=8'h10;
// @21:286
  CFG4 \rx_state_ns_1_0_.m16_2  (
	.A(rx_state_Z[1]),
	.B(N_23_mux),
	.C(i5_mux),
	.D(m16_1),
	.Y(rx_state_ns[0])
);
defparam \rx_state_ns_1_0_.m16_2 .INIT=16'hF588;
// @21:66
  CFG2 clear_parity_en_1_sqmuxa_i_0 (
	.A(controlReg2[0]),
	.B(controlReg2[1]),
	.Y(clear_parity_en_1_sqmuxa_i)
);
defparam clear_parity_en_1_sqmuxa_i_0.INIT=4'hE;
// @21:435
  CFG2 framing_error_int_0_sqmuxa_0_a2_0 (
	.A(CO0),
	.B(receive_count_Z[3]),
	.Y(framing_error_int_0_sqmuxa_0_a2_0_Z)
);
defparam framing_error_int_0_sqmuxa_0_a2_0.INIT=4'h4;
// @21:474
  CFG2 \make_parity_err.parity_err15_1  (
	.A(rx_bit_cnt_Z[1]),
	.B(rx_bit_cnt_Z[2]),
	.Y(parity_err15_1)
);
defparam \make_parity_err.parity_err15_1 .INIT=4'h1;
// @21:286
  CFG2 \rx_statece[1]  (
	.A(baud_clock),
	.B(rx_state_Z[0]),
	.Y(rx_statece_Z[1])
);
defparam \rx_statece[1] .INIT=4'h8;
// @21:66
  CFG2 clear_parity_en_0_sqmuxa (
	.A(controlReg2[0]),
	.B(controlReg2[1]),
	.Y(clear_parity_en_0_sqmuxa_Z)
);
defparam clear_parity_en_0_sqmuxa.INIT=4'h8;
// @21:101
  CFG2 framing_error_0_sqmuxa (
	.A(baud_clock),
	.B(framing_error_int_Z),
	.Y(framing_error_0_sqmuxa_Z)
);
defparam framing_error_0_sqmuxa.INIT=4'h8;
// @21:457
  CFG2 un1_parity_err_0_sqmuxa_2 (
	.A(un1_parity_err_0_sqmuxa_i),
	.B(un1_parity_err_0_sqmuxa_1_i),
	.Y(un1_parity_err_0_sqmuxa_2_Z)
);
defparam un1_parity_err_0_sqmuxa_2.INIT=4'hE;
// @21:286
  CFG2 rx_state_s0_0_a2 (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.Y(rx_state_s0_0_a2_Z)
);
defparam rx_state_s0_0_a2.INIT=4'h1;
// @21:435
  CFG2 framing_error_int_0_sqmuxa_0_a2_2 (
	.A(receive_count_Z[1]),
	.B(receive_count_Z[2]),
	.Y(N_119_1)
);
defparam framing_error_int_0_sqmuxa_0_a2_2.INIT=4'h8;
// @21:286
  CFG2 rx_state_s2_0_a2 (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.Y(rx_state_d[2])
);
defparam rx_state_s2_0_a2.INIT=4'h2;
// @21:286
  CFG2 rx_state_s1_0_a2 (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.Y(rx_state_18_d)
);
defparam rx_state_s1_0_a2.INIT=4'h4;
// @21:325
  CFG2 \rcv_sm.rx_byte_2[7]  (
	.A(controlReg2[0]),
	.B(rx_shift_Z[7]),
	.Y(rx_byte_2[7])
);
defparam \rcv_sm.rx_byte_2[7] .INIT=4'h8;
// @21:66
  CFG2 clear_parity_en_1_sqmuxa (
	.A(controlReg2[0]),
	.B(controlReg2[1]),
	.Y(clear_parity_en_1_sqmuxa_Z)
);
defparam clear_parity_en_1_sqmuxa.INIT=4'h1;
// @21:192
  CFG3 \rcv_cnt.receive_count_3_i_a2_0_1[0]  (
	.A(receive_count_Z[3]),
	.B(rx_state_Z[0]),
	.C(rx_state_Z[1]),
	.Y(receive_count_3_i_a2_0_1[0])
);
defparam \rcv_cnt.receive_count_3_i_a2_0_1[0] .INIT=8'h40;
// @21:460
  CFG4 \make_parity_err.parity_err5  (
	.A(rx_bit_cnt_Z[3]),
	.B(rx_bit_cnt_Z[2]),
	.C(rx_bit_cnt_Z[1]),
	.D(rx_bit_cnt_Z[0]),
	.Y(parity_err5)
);
defparam \make_parity_err.parity_err5 .INIT=16'h4000;
// @21:286
  CFG3 \rx_state_ns_1_0_.m10  (
	.A(N_119_1),
	.B(receive_count_Z[3]),
	.C(CO0),
	.Y(N_24_mux)
);
defparam \rx_state_ns_1_0_.m10 .INIT=8'h02;
// @21:261
  CFG2 \last_bit_RNO[0]  (
	.A(controlReg2[0]),
	.B(controlReg2[1]),
	.Y(N_215_i)
);
defparam \last_bit_RNO[0] .INIT=4'h9;
// @21:397
  CFG4 \receive_shift.rx_shift_9_u_1[7]  (
	.A(rx_shift_Z[8]),
	.B(rx_shift_Z[7]),
	.C(controlReg2[1]),
	.D(controlReg2[0]),
	.Y(rx_shift_9_1[7])
);
defparam \receive_shift.rx_shift_9_u_1[7] .INIT=16'hA00C;
// @21:518
  CFG3 \receive_full_indicator.fifo_write_8.m5_2_0  (
	.A(controlReg2[0]),
	.B(fifo_write14),
	.C(controlReg2[1]),
	.Y(fifo_write_8_2)
);
defparam \receive_full_indicator.fifo_write_8.m5_2_0 .INIT=8'h12;
// @21:518
  CFG4 \receive_full_indicator.fifo_write_8.m5_1_0  (
	.A(controlReg2[0]),
	.B(controlReg2[1]),
	.C(fifo_write29),
	.D(fifo_write8),
	.Y(fifo_write_8_1)
);
defparam \receive_full_indicator.fifo_write_8.m5_1_0 .INIT=16'h0189;
// @21:522
  CFG4 \receive_full_indicator.fifo_write8  (
	.A(parity_err15_1),
	.B(rx_state_18_d),
	.C(rx_bit_cnt_Z[3]),
	.D(rx_bit_cnt_Z[0]),
	.Y(fifo_write8)
);
defparam \receive_full_indicator.fifo_write8 .INIT=16'h8000;
// @21:303
  CFG4 rx_byte_1_sqmuxa (
	.A(rx_state_18_d),
	.B(rx_state18),
	.C(receive_full),
	.D(baud_clock),
	.Y(rx_byte_1_sqmuxa_Z)
);
defparam rx_byte_1_sqmuxa.INIT=16'h0800;
// @21:192
  CFG4 \rcv_cnt.receive_count_3_i_a2_0[3]  (
	.A(CO0),
	.B(rx_state_s0_0_a2_Z),
	.C(receive_count_Z[2]),
	.D(receive_count_Z[1]),
	.Y(N_127)
);
defparam \rcv_cnt.receive_count_3_i_a2_0[3] .INIT=16'h0004;
// @21:143
  CFG3 \rcv_cnt.rx_filtered_2_i_o2  (
	.A(samples_Z[1]),
	.B(samples_Z[0]),
	.C(samples_Z[2]),
	.Y(rx_filtered_2)
);
defparam \rcv_cnt.rx_filtered_2_i_o2 .INIT=8'hE8;
// @21:303
  CFG3 \rcv_sm.overflow_int_4  (
	.A(receive_full),
	.B(rx_state_18_d),
	.C(rx_state18),
	.Y(overflow_int_4)
);
defparam \rcv_sm.overflow_int_4 .INIT=8'h80;
// @21:286
  CFG4 \rx_state_ns_1_0_.m8  (
	.A(receive_count_Z[3]),
	.B(receive_count_Z[2]),
	.C(receive_count_Z[1]),
	.D(CO0),
	.Y(N_23_mux)
);
defparam \rx_state_ns_1_0_.m8 .INIT=16'h8000;
// @21:192
  CFG4 \rcv_cnt.receive_count_3_i_x2[3]  (
	.A(receive_count_Z[3]),
	.B(receive_count_Z[2]),
	.C(receive_count_Z[1]),
	.D(CO0),
	.Y(N_101_i)
);
defparam \rcv_cnt.receive_count_3_i_x2[3] .INIT=16'h9555;
// @21:564
  CFG2 \receive_full_indicator.fifo_write29  (
	.A(parity_err5),
	.B(rx_state_18_d),
	.Y(fifo_write29)
);
defparam \receive_full_indicator.fifo_write29 .INIT=4'h8;
// @21:535
  CFG2 \receive_full_indicator.fifo_write14  (
	.A(parity_err15),
	.B(rx_state_18_d),
	.Y(fifo_write14)
);
defparam \receive_full_indicator.fifo_write14 .INIT=4'h8;
// @21:206
  CFG3 overflow_1_sqmuxa_i (
	.A(baud_clock),
	.B(read_rx_byte),
	.C(overflow_int_Z),
	.Y(overflow_1_sqmuxa_i_Z)
);
defparam overflow_1_sqmuxa_i.INIT=8'hEC;
// @21:231
  CFG3 framing_error_RNO (
	.A(baud_clock),
	.B(read_rx_byte),
	.C(framing_error_int_Z),
	.Y(un1_framing_error15_i)
);
defparam framing_error_RNO.INIT=8'hEC;
// @21:435
  CFG4 framing_error_int_0_sqmuxa_0_a2 (
	.A(framing_error_int_0_sqmuxa_0_a2_0_Z),
	.B(N_119_1),
	.C(rx_state_d[2]),
	.D(rx_filtered_2),
	.Y(framing_error_int_0_sqmuxa)
);
defparam framing_error_int_0_sqmuxa_0_a2.INIT=16'h0080;
// @21:457
  CFG4 un1_parity_err_0_sqmuxa (
	.A(controlReg2[2]),
	.B(controlReg2[0]),
	.C(parity_err5),
	.D(parity_err15),
	.Y(un1_parity_err_0_sqmuxa_i)
);
defparam un1_parity_err_0_sqmuxa.INIT=16'hA820;
// @21:457
  CFG4 un1_parity_err_0_sqmuxa_1 (
	.A(controlReg2[2]),
	.B(controlReg2[0]),
	.C(parity_err5),
	.D(parity_err15),
	.Y(un1_parity_err_0_sqmuxa_1_i)
);
defparam un1_parity_err_0_sqmuxa_1.INIT=16'h5410;
// @21:433
  CFG2 \rx_par_calc.rx_parity_calc_2  (
	.A(rx_filtered_2),
	.B(rx_parity_calc_Z),
	.Y(rx_parity_calc_2)
);
defparam \rx_par_calc.rx_parity_calc_2 .INIT=4'h6;
// @21:306
  CFG2 rx_state_0_sqmuxa_0_a2 (
	.A(N_127),
	.B(receive_count_Z[3]),
	.Y(rx_state_0_sqmuxa)
);
defparam rx_state_0_sqmuxa_0_a2.INIT=4'h8;
// @21:285
  CFG2 rx_bit_cnt_1_sqmuxa_0_a2 (
	.A(N_23_mux),
	.B(baud_clock),
	.Y(rx_bit_cnt_1_sqmuxa)
);
defparam rx_bit_cnt_1_sqmuxa_0_a2.INIT=4'h8;
// @21:435
  CFG2 stop_strobe_1_sqmuxa_0_a2 (
	.A(N_23_mux),
	.B(rx_state_d[2]),
	.Y(stop_strobe_1_sqmuxa)
);
defparam stop_strobe_1_sqmuxa_0_a2.INIT=4'h8;
// @21:431
  CFG2 \rx_par_calc.rx_parity_calc5  (
	.A(N_23_mux),
	.B(controlReg2[1]),
	.Y(rx_parity_calc5)
);
defparam \rx_par_calc.rx_parity_calc5 .INIT=4'h8;
// @21:286
  CFG4 \rx_state_ns_1_0_.m14  (
	.A(samples_Z[2]),
	.B(samples_Z[0]),
	.C(N_24_mux),
	.D(samples_Z[1]),
	.Y(i5_mux)
);
defparam \rx_state_ns_1_0_.m14 .INIT=16'h0107;
// @21:192
  CFG4 \rcv_cnt.receive_count_3_i_o2[0]  (
	.A(receive_count_3_i_a2_0_1[0]),
	.B(N_119_1),
	.C(rx_state_s0_0_a2_Z),
	.D(rx_filtered_2),
	.Y(N_97)
);
defparam \rcv_cnt.receive_count_3_i_o2[0] .INIT=16'hF888;
// @21:397
  CFG3 \receive_shift.rx_shift_9_u_2[7]  (
	.A(controlReg2[0]),
	.B(rx_filtered_2),
	.C(controlReg2[1]),
	.Y(rx_shift_9_2[7])
);
defparam \receive_shift.rx_shift_9_u_2[7] .INIT=8'h48;
// @21:386
  CFG3 \receive_shift.rx_bit_cnt_4[0]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a2_Z),
	.B(rx_bit_cnt_1_sqmuxa),
	.C(rx_bit_cnt_Z[0]),
	.Y(rx_bit_cnt_4[0])
);
defparam \receive_shift.rx_bit_cnt_4[0] .INIT=8'h14;
// @21:396
  CFG3 \un1_rx_bit_cnt_1.CO1  (
	.A(rx_bit_cnt_Z[0]),
	.B(rx_bit_cnt_1_sqmuxa),
	.C(rx_bit_cnt_Z[1]),
	.Y(CO1)
);
defparam \un1_rx_bit_cnt_1.CO1 .INIT=8'h80;
// @21:286
  CFG3 \rx_state_ns_1_0_.m18  (
	.A(rx_state18),
	.B(i5_mux),
	.C(rx_state_Z[1]),
	.Y(i9_mux_0)
);
defparam \rx_state_ns_1_0_.m18 .INIT=8'hCA;
// @21:181
  CFG4 \receive_count_RNO[3]  (
	.A(rx_filtered_2),
	.B(N_127),
	.C(N_101_i),
	.D(rx_state_s0_0_a2_Z),
	.Y(N_94_i)
);
defparam \receive_count_RNO[3] .INIT=16'h0103;
// @21:435
  CFG4 \rx_par_calc.rx_parity_calc_4_u  (
	.A(rx_state_d[2]),
	.B(rx_parity_calc_Z),
	.C(rx_parity_calc5),
	.D(rx_parity_calc_2),
	.Y(rx_parity_calc_4)
);
defparam \rx_par_calc.rx_parity_calc_4_u .INIT=16'h5404;
// @21:492
  CFG4 \make_parity_err.parity_err_12_iv  (
	.A(un1_parity_err_0_sqmuxa_1_i),
	.B(rx_parity_calc_2),
	.C(read_rx_byte),
	.D(un1_parity_err_0_sqmuxa_i),
	.Y(parity_err_12)
);
defparam \make_parity_err.parity_err_12_iv .INIT=16'h0B08;
// @21:386
  CFG4 \receive_shift.rx_bit_cnt_4[1]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a2_Z),
	.B(rx_bit_cnt_1_sqmuxa),
	.C(rx_bit_cnt_Z[1]),
	.D(rx_bit_cnt_Z[0]),
	.Y(rx_bit_cnt_4[1])
);
defparam \receive_shift.rx_bit_cnt_4[1] .INIT=16'h1450;
// @21:501
  CFG4 receive_full_int_1_sqmuxa_i (
	.A(fifo_write_8_1),
	.B(read_rx_byte),
	.C(baud_clock),
	.D(fifo_write_8_2),
	.Y(receive_full_int_1_sqmuxa_i_Z)
);
defparam receive_full_int_1_sqmuxa_i.INIT=16'hCCDC;
// @21:181
  CFG3 \receive_count_RNO[0]  (
	.A(N_97),
	.B(CO0),
	.C(rx_state_0_sqmuxa),
	.Y(N_88_i)
);
defparam \receive_count_RNO[0] .INIT=8'h01;
// @21:181
  CFG4 \receive_count_RNO[2]  (
	.A(receive_count_Z[1]),
	.B(receive_count_Z[2]),
	.C(N_97),
	.D(CO0),
	.Y(N_92_i)
);
defparam \receive_count_RNO[2] .INIT=16'h060C;
// @21:181
  CFG3 \receive_count_RNO[1]  (
	.A(N_97),
	.B(receive_count_Z[1]),
	.C(CO0),
	.Y(N_90_i)
);
defparam \receive_count_RNO[1] .INIT=8'h14;
// @21:386
  CFG3 \receive_shift.rx_bit_cnt_4[2]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a2_Z),
	.B(CO1),
	.C(rx_bit_cnt_Z[2]),
	.Y(rx_bit_cnt_4[2])
);
defparam \receive_shift.rx_bit_cnt_4[2] .INIT=8'h14;
// @21:447
  CFG4 parity_err_1_sqmuxa_i (
	.A(rx_bit_cnt_1_sqmuxa),
	.B(read_rx_byte),
	.C(controlReg2[1]),
	.D(un1_parity_err_0_sqmuxa_2_Z),
	.Y(parity_err_1_sqmuxa_i_Z)
);
defparam parity_err_1_sqmuxa_i.INIT=16'hECCC;
// @21:386
  CFG4 \receive_shift.rx_bit_cnt_4[3]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a2_Z),
	.B(CO1),
	.C(rx_bit_cnt_Z[3]),
	.D(rx_bit_cnt_Z[2]),
	.Y(rx_bit_cnt_4[3])
);
defparam \receive_shift.rx_bit_cnt_4[3] .INIT=16'h1450;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s */

module CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_27s_0s_0s (
  data_out,
  controlReg2,
  controlReg1,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  OVERFLOW,
  FRAMING_ERR,
  PARITY_ERR,
  RX_c,
  TXRDY,
  TX_c,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  PF_CCC_C0_0_OUT0_FABCLK_0,
  dff,
  RXRDY
)
;
output [7:0] data_out ;
input [7:0] controlReg2 ;
input [7:0] controlReg1 ;
input [4:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output OVERFLOW ;
output FRAMING_ERR ;
output PARITY_ERR ;
input RX_c ;
output TXRDY ;
output TX_c ;
input CoreAPB3_C0_0_APBmslave0_PSELx ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
input PF_CCC_C0_0_OUT0_FABCLK_0 ;
input dff ;
output RXRDY ;
wire OVERFLOW ;
wire FRAMING_ERR ;
wire PARITY_ERR ;
wire RX_c ;
wire TXRDY ;
wire TX_c ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire dff ;
wire RXRDY ;
wire [7:0] tx_hold_reg_Z;
wire VCC ;
wire receive_full ;
wire RXRDY5 ;
wire GND ;
wire tx_hold_reg4 ;
wire tx_hold_reg4_1 ;
wire tx_hold_reg4_i ;
wire stop_strobe ;
wire un1_read_rx_byte_1_Z ;
wire read_rx_byte ;
wire xmit_pulse ;
wire xmit_clock ;
wire baud_clock ;
// @24:234
  SLE \genblk1.RXRDY  (
	.Q(RXRDY),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(receive_full),
	.EN(RXRDY5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:159
  SLE \tx_hold_reg[6]  (
	.Q(tx_hold_reg_Z[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:159
  SLE \tx_hold_reg[5]  (
	.Q(tx_hold_reg_Z[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:159
  SLE \tx_hold_reg[4]  (
	.Q(tx_hold_reg_Z[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:159
  SLE \tx_hold_reg[3]  (
	.Q(tx_hold_reg_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:159
  SLE \tx_hold_reg[2]  (
	.Q(tx_hold_reg_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:159
  SLE \tx_hold_reg[1]  (
	.Q(tx_hold_reg_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:159
  SLE \tx_hold_reg[0]  (
	.Q(tx_hold_reg_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:159
  SLE \tx_hold_reg[7]  (
	.Q(tx_hold_reg_Z[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:169
  CFG4 \reg_write.tx_hold_reg4_i_0  (
	.A(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.B(tx_hold_reg4_1),
	.C(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.D(CoreAPB3_C0_0_APBmslave0_PSELx),
	.Y(tx_hold_reg4_i)
);
defparam \reg_write.tx_hold_reg4_i_0 .INIT=16'h7FFF;
// @24:242
  CFG2 \genblk1.RXRDY5  (
	.A(receive_full),
	.B(stop_strobe),
	.Y(RXRDY5)
);
defparam \genblk1.RXRDY5 .INIT=4'hD;
// @24:169
  CFG3 \reg_write.tx_hold_reg4_1  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(tx_hold_reg4_1)
);
defparam \reg_write.tx_hold_reg4_1 .INIT=8'h01;
// @24:204
  CFG4 un1_read_rx_byte_1 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(un1_read_rx_byte_1_Z)
);
defparam un1_read_rx_byte_1.INIT=16'h0004;
// @24:204
  CFG3 un1_read_rx_byte (
	.A(CoreAPB3_C0_0_APBmslave0_PSELx),
	.B(un1_read_rx_byte_1_Z),
	.C(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.Y(read_rx_byte)
);
defparam un1_read_rx_byte.INIT=8'h80;
// @24:169
  CFG4 \reg_write.tx_hold_reg4  (
	.A(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.B(tx_hold_reg4_1),
	.C(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.D(CoreAPB3_C0_0_APBmslave0_PSELx),
	.Y(tx_hold_reg4)
);
defparam \reg_write.tx_hold_reg4 .INIT=16'h8000;
// @24:413
  CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s make_CLOCK_GEN (
	.controlReg2(controlReg2[7:3]),
	.controlReg1(controlReg1[7:0]),
	.xmit_pulse_1z(xmit_pulse),
	.xmit_clock_1z(xmit_clock),
	.baud_clock(baud_clock),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.dff(dff)
);
// @24:424
  CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s make_TX (
	.controlReg2(controlReg2[2:0]),
	.tx_hold_reg(tx_hold_reg_Z[7:0]),
	.tx_hold_reg4(tx_hold_reg4),
	.baud_clock(baud_clock),
	.xmit_clock(xmit_clock),
	.xmit_pulse(xmit_pulse),
	.TX_c(TX_c),
	.tx_hold_reg4_i(tx_hold_reg4_i),
	.TXRDY(TXRDY),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.dff(dff)
);
// @24:443
  CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s make_RX (
	.controlReg2(controlReg2[2:0]),
	.data_out(data_out[7:0]),
	.RX_c(RX_c),
	.receive_full(receive_full),
	.PARITY_ERR(PARITY_ERR),
	.baud_clock(baud_clock),
	.stop_strobe_1z(stop_strobe),
	.FRAMING_ERR(FRAMING_ERR),
	.OVERFLOW(OVERFLOW),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.dff(dff),
	.read_rx_byte(read_rx_byte)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_27s_0s_0s */

module CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z4 (
  CoreAPB3_C0_0_APBmslave0_PADDR,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  TX_c,
  RX_c,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  PF_CCC_C0_0_OUT0_FABCLK_0,
  dff
)
;
input [4:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
output [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output TX_c ;
input RX_c ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave0_PSELx ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
input PF_CCC_C0_0_OUT0_FABCLK_0 ;
input dff ;
wire TX_c ;
wire RX_c ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire dff ;
wire [7:0] controlReg2_Z;
wire [7:0] NxtPrdata;
wire [7:0] controlReg1_Z;
wire [7:0] NxtPrdata_5_1_Z;
wire [7:0] data_out;
wire [4:0] NxtPrdata_5_1_1_Z;
wire VCC ;
wire controlReg25 ;
wire GND ;
wire un1_NxtPrdata23_i ;
wire controlReg15 ;
wire PARITY_ERR ;
wire RXRDY ;
wire TXRDY ;
wire OVERFLOW ;
wire FRAMING_ERR ;
wire controlReg15_0 ;
wire controlReg15_1 ;
wire un1_NxtPrdata23_0_Z ;
// @25:267
  SLE \controlReg2[1]  (
	.Q(controlReg2_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:267
  SLE \controlReg2[0]  (
	.Q(controlReg2_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:231
  SLE \iPRDATA[0]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(NxtPrdata[0]),
	.EN(un1_NxtPrdata23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:246
  SLE \controlReg1[7]  (
	.Q(controlReg1_Z[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:246
  SLE \controlReg1[6]  (
	.Q(controlReg1_Z[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:246
  SLE \controlReg1[5]  (
	.Q(controlReg1_Z[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:246
  SLE \controlReg1[4]  (
	.Q(controlReg1_Z[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:246
  SLE \controlReg1[3]  (
	.Q(controlReg1_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:246
  SLE \controlReg1[2]  (
	.Q(controlReg1_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:246
  SLE \controlReg1[1]  (
	.Q(controlReg1_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:246
  SLE \controlReg1[0]  (
	.Q(controlReg1_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:267
  SLE \controlReg2[7]  (
	.Q(controlReg2_Z[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:267
  SLE \controlReg2[6]  (
	.Q(controlReg2_Z[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:267
  SLE \controlReg2[5]  (
	.Q(controlReg2_Z[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:267
  SLE \controlReg2[4]  (
	.Q(controlReg2_Z[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:267
  SLE \controlReg2[3]  (
	.Q(controlReg2_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:267
  SLE \controlReg2[2]  (
	.Q(controlReg2_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:231
  SLE \iPRDATA[7]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(NxtPrdata[7]),
	.EN(un1_NxtPrdata23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:231
  SLE \iPRDATA[6]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(NxtPrdata[6]),
	.EN(un1_NxtPrdata23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:231
  SLE \iPRDATA[5]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(NxtPrdata[5]),
	.EN(un1_NxtPrdata23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:231
  SLE \iPRDATA[4]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(NxtPrdata[4]),
	.EN(un1_NxtPrdata23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:231
  SLE \iPRDATA[3]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(NxtPrdata[3]),
	.EN(un1_NxtPrdata23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:231
  SLE \iPRDATA[2]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(NxtPrdata[2]),
	.EN(un1_NxtPrdata23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:231
  SLE \iPRDATA[1]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(NxtPrdata[1]),
	.EN(un1_NxtPrdata23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:209
  CFG4 \NxtPrdata_5[5]  (
	.A(controlReg2_Z[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.D(NxtPrdata_5_1_Z[5]),
	.Y(NxtPrdata[5])
);
defparam \NxtPrdata_5[5] .INIT=16'hB08C;
// @25:209
  CFG4 \NxtPrdata_5_1[5]  (
	.A(data_out[5]),
	.B(controlReg1_Z[5]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(NxtPrdata_5_1_Z[5])
);
defparam \NxtPrdata_5_1[5] .INIT=16'h0A33;
// @25:209
  CFG4 \NxtPrdata_5[7]  (
	.A(controlReg2_Z[7]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.D(NxtPrdata_5_1_Z[7]),
	.Y(NxtPrdata[7])
);
defparam \NxtPrdata_5[7] .INIT=16'hB08C;
// @25:209
  CFG4 \NxtPrdata_5_1[7]  (
	.A(data_out[7]),
	.B(controlReg1_Z[7]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(NxtPrdata_5_1_Z[7])
);
defparam \NxtPrdata_5_1[7] .INIT=16'h0A33;
// @25:209
  CFG4 \NxtPrdata_5[6]  (
	.A(controlReg2_Z[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.D(NxtPrdata_5_1_Z[6]),
	.Y(NxtPrdata[6])
);
defparam \NxtPrdata_5[6] .INIT=16'hB08C;
// @25:209
  CFG4 \NxtPrdata_5_1[6]  (
	.A(data_out[6]),
	.B(controlReg1_Z[6]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(NxtPrdata_5_1_Z[6])
);
defparam \NxtPrdata_5_1[6] .INIT=16'h0A33;
// @25:209
  CFG4 \NxtPrdata_5_1[2]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.D(NxtPrdata_5_1_1_Z[2]),
	.Y(NxtPrdata_5_1_Z[2])
);
defparam \NxtPrdata_5_1[2] .INIT=16'hC0D2;
// @25:209
  CFG3 \NxtPrdata_5_1_1[2]  (
	.A(data_out[2]),
	.B(PARITY_ERR),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(NxtPrdata_5_1_1_Z[2])
);
defparam \NxtPrdata_5_1_1[2] .INIT=8'h53;
// @25:209
  CFG4 \NxtPrdata_5_1[1]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.D(NxtPrdata_5_1_1_Z[1]),
	.Y(NxtPrdata_5_1_Z[1])
);
defparam \NxtPrdata_5_1[1] .INIT=16'hC0D2;
// @25:209
  CFG3 \NxtPrdata_5_1_1[1]  (
	.A(data_out[1]),
	.B(RXRDY),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(NxtPrdata_5_1_1_Z[1])
);
defparam \NxtPrdata_5_1_1[1] .INIT=8'h53;
// @25:209
  CFG4 \NxtPrdata_5_1[0]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.D(NxtPrdata_5_1_1_Z[0]),
	.Y(NxtPrdata_5_1_Z[0])
);
defparam \NxtPrdata_5_1[0] .INIT=16'hC0D2;
// @25:209
  CFG3 \NxtPrdata_5_1_1[0]  (
	.A(data_out[0]),
	.B(TXRDY),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(NxtPrdata_5_1_1_Z[0])
);
defparam \NxtPrdata_5_1_1[0] .INIT=8'h53;
// @25:209
  CFG4 \NxtPrdata_5_1[3]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.D(NxtPrdata_5_1_1_Z[3]),
	.Y(NxtPrdata_5_1_Z[3])
);
defparam \NxtPrdata_5_1[3] .INIT=16'hC0D2;
// @25:209
  CFG3 \NxtPrdata_5_1_1[3]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(data_out[3]),
	.C(OVERFLOW),
	.Y(NxtPrdata_5_1_1_Z[3])
);
defparam \NxtPrdata_5_1_1[3] .INIT=8'h27;
// @25:209
  CFG4 \NxtPrdata_5_1[4]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.D(NxtPrdata_5_1_1_Z[4]),
	.Y(NxtPrdata_5_1_Z[4])
);
defparam \NxtPrdata_5_1[4] .INIT=16'hC0D2;
// @25:209
  CFG3 \NxtPrdata_5_1_1[4]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(data_out[4]),
	.C(FRAMING_ERR),
	.Y(NxtPrdata_5_1_1_Z[4])
);
defparam \NxtPrdata_5_1_1[4] .INIT=8'h27;
// @25:209
  CFG4 \NxtPrdata_5_2[4]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(NxtPrdata_5_1_Z[4]),
	.C(controlReg2_Z[4]),
	.D(controlReg1_Z[4]),
	.Y(NxtPrdata[4])
);
defparam \NxtPrdata_5_2[4] .INIT=16'hE6C4;
// @25:209
  CFG4 \NxtPrdata_5_2[3]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(NxtPrdata_5_1_Z[3]),
	.C(controlReg2_Z[3]),
	.D(controlReg1_Z[3]),
	.Y(NxtPrdata[3])
);
defparam \NxtPrdata_5_2[3] .INIT=16'hE6C4;
// @25:209
  CFG4 \NxtPrdata_5_2[0]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(NxtPrdata_5_1_Z[0]),
	.C(controlReg1_Z[0]),
	.D(controlReg2_Z[0]),
	.Y(NxtPrdata[0])
);
defparam \NxtPrdata_5_2[0] .INIT=16'hEC64;
// @25:209
  CFG4 \NxtPrdata_5_2[1]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(NxtPrdata_5_1_Z[1]),
	.C(controlReg1_Z[1]),
	.D(controlReg2_Z[1]),
	.Y(NxtPrdata[1])
);
defparam \NxtPrdata_5_2[1] .INIT=16'hEC64;
// @25:209
  CFG4 \NxtPrdata_5_2[2]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(NxtPrdata_5_1_Z[2]),
	.C(controlReg1_Z[2]),
	.D(controlReg2_Z[2]),
	.Y(NxtPrdata[2])
);
defparam \NxtPrdata_5_2[2] .INIT=16'hEC64;
// @25:251
  CFG2 \p_CtrlReg1Seq.controlReg15_0  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.Y(controlReg15_0)
);
defparam \p_CtrlReg1Seq.controlReg15_0 .INIT=4'h8;
// @25:251
  CFG2 \p_CtrlReg1Seq.controlReg15_1  (
	.A(CoreAPB3_C0_0_APBmslave0_PSELx),
	.B(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.Y(controlReg15_1)
);
defparam \p_CtrlReg1Seq.controlReg15_1 .INIT=4'h8;
// @25:209
  CFG3 un1_NxtPrdata23_0 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(un1_NxtPrdata23_0_Z)
);
defparam un1_NxtPrdata23_0.INIT=8'hEC;
// @25:251
  CFG4 \p_CtrlReg1Seq.controlReg15  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(controlReg15_1),
	.D(controlReg15_0),
	.Y(controlReg15)
);
defparam \p_CtrlReg1Seq.controlReg15 .INIT=16'h1000;
// @25:272
  CFG4 \p_CtrlReg2Seq.controlReg25  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(controlReg15_1),
	.D(controlReg15_0),
	.Y(controlReg25)
);
defparam \p_CtrlReg2Seq.controlReg25 .INIT=16'h2000;
// @25:231
  CFG4 un1_NxtPrdata23_0_RNI3HMSA (
	.A(PARITY_ERR),
	.B(un1_NxtPrdata23_0_Z),
	.C(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.D(CoreAPB3_C0_0_APBmslave0_PSELx),
	.Y(un1_NxtPrdata23_i)
);
defparam un1_NxtPrdata23_0_RNI3HMSA.INIT=16'h2300;
// @25:336
  CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_27s_0s_0s uUART (
	.data_out(data_out[7:0]),
	.controlReg2(controlReg2_Z[7:0]),
	.controlReg1(controlReg1_Z[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[4:2]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[7:0]),
	.OVERFLOW(OVERFLOW),
	.FRAMING_ERR(FRAMING_ERR),
	.PARITY_ERR(PARITY_ERR),
	.RX_c(RX_c),
	.TXRDY(TXRDY),
	.TX_c(TX_c),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.dff(dff),
	.RXRDY(RXRDY)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z4 */

module CoreUARTapb_C0 (
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  dff,
  PF_CCC_C0_0_OUT0_FABCLK_0,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  RX_c,
  TX_c
)
;
input [7:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input [4:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
input dff ;
input PF_CCC_C0_0_OUT0_FABCLK_0 ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
input CoreAPB3_C0_0_APBmslave0_PSELx ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input RX_c ;
output TX_c ;
wire dff ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire RX_c ;
wire TX_c ;
wire GND ;
wire VCC ;
// @26:141
  CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z4 CoreUARTapb_C0_0 (
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[4:2]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[7:0]),
	.TX_c(TX_c),
	.RX_c(RX_c),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.dff(dff)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreUARTapb_C0 */

module PF_CCC_C0_PF_CCC_C0_0_PF_CCC (
  REF_CLK_0_c,
  PF_CCC_C0_0_PLL_LOCK_0,
  CORERESET_PF_C0_0_PLL_POWERDOWN_B,
  PF_CCC_C0_0_OUT0_FABCLK_0
)
;
input REF_CLK_0_c ;
output PF_CCC_C0_0_PLL_LOCK_0 ;
input CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
output PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire REF_CLK_0_c ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire [7:0] SSCG_WAVE_TABLE_ADDR;
wire [32:0] DRI_RDATA;
wire pll_inst_0_clkint_0 ;
wire VCC ;
wire GND ;
wire DELAY_LINE_OUT_OF_RANGE ;
wire OUT1 ;
wire OUT2 ;
wire OUT3 ;
wire DRI_INTERRUPT ;
// @38:18
  CLKINT clkint_0 (
	.Y(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A(pll_inst_0_clkint_0)
);
// @38:39
  PLL pll_inst_0 (
	.POWERDOWN_N(CORERESET_PF_C0_0_PLL_POWERDOWN_B),
	.OUT0_EN(VCC),
	.OUT1_EN(GND),
	.OUT2_EN(GND),
	.OUT3_EN(GND),
	.REF_CLK_SEL(GND),
	.BYPASS_EN_N(VCC),
	.LOAD_PHASE_N(VCC),
	.SSCG_WAVE_TABLE({GND, GND, GND, GND, GND, GND, GND, GND}),
	.PHASE_DIRECTION(GND),
	.PHASE_ROTATE(GND),
	.PHASE_OUT0_SEL(GND),
	.PHASE_OUT1_SEL(GND),
	.PHASE_OUT2_SEL(GND),
	.PHASE_OUT3_SEL(GND),
	.DELAY_LINE_MOVE(GND),
	.DELAY_LINE_DIRECTION(GND),
	.DELAY_LINE_WIDE(GND),
	.DELAY_LINE_LOAD(VCC),
	.LOCK(PF_CCC_C0_0_PLL_LOCK_0),
	.SSCG_WAVE_TABLE_ADDR(SSCG_WAVE_TABLE_ADDR[7:0]),
	.DELAY_LINE_OUT_OF_RANGE(DELAY_LINE_OUT_OF_RANGE),
	.REFCLK_SYNC_EN(GND),
	.REF_CLK_0(REF_CLK_0_c),
	.REF_CLK_1(GND),
	.FB_CLK(GND),
	.OUT0(pll_inst_0_clkint_0),
	.OUT1(OUT1),
	.OUT2(OUT2),
	.OUT3(OUT3),
	.DRI_CLK(GND),
	.DRI_CTRL({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRI_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRI_ARST_N(VCC),
	.DRI_RDATA(DRI_RDATA[32:0]),
	.DRI_INTERRUPT(DRI_INTERRUPT)
);
defparam pll_inst_0.VCOFREQUENCY=4800;
defparam pll_inst_0.DELAY_LINE_SIMULATION_MODE="";
defparam pll_inst_0.DATA_RATE=0.0;
defparam pll_inst_0.FORMAL_NAME="";
defparam pll_inst_0.INTERFACE_NAME="";
defparam pll_inst_0.INTERFACE_LEVEL=3'h0;
defparam pll_inst_0.SOFTRESET=1'b0;
defparam pll_inst_0.SOFT_POWERDOWN_N=1'b1;
defparam pll_inst_0.RFDIV_EN=1'b1;
defparam pll_inst_0.OUT0_DIV_EN=1'b1;
defparam pll_inst_0.OUT1_DIV_EN=1'b0;
defparam pll_inst_0.OUT2_DIV_EN=1'b0;
defparam pll_inst_0.OUT3_DIV_EN=1'b0;
defparam pll_inst_0.SOFT_REF_CLK_SEL=1'b0;
defparam pll_inst_0.RESET_ON_LOCK=1'b1;
defparam pll_inst_0.BYPASS_CLK_SEL=4'h0;
defparam pll_inst_0.BYPASS_GO_EN_N=1'b1;
defparam pll_inst_0.BYPASS_PLL=4'h0;
defparam pll_inst_0.BYPASS_OUT_DIVIDER=4'h0;
defparam pll_inst_0.FF_REQUIRES_LOCK=1'b0;
defparam pll_inst_0.FSE_N=1'b0;
defparam pll_inst_0.FB_CLK_SEL_0=2'h0;
defparam pll_inst_0.FB_CLK_SEL_1=1'b0;
defparam pll_inst_0.RFDIV=6'h01;
defparam pll_inst_0.FRAC_EN=1'b0;
defparam pll_inst_0.FRAC_DAC_EN=1'b0;
defparam pll_inst_0.DIV0_RST_DELAY=3'h0;
defparam pll_inst_0.DIV0_VAL=7'h0F;
defparam pll_inst_0.DIV1_RST_DELAY=3'h0;
defparam pll_inst_0.DIV1_VAL=7'h01;
defparam pll_inst_0.DIV2_RST_DELAY=3'h0;
defparam pll_inst_0.DIV2_VAL=7'h01;
defparam pll_inst_0.DIV3_RST_DELAY=3'h0;
defparam pll_inst_0.DIV3_VAL=7'h01;
defparam pll_inst_0.DIV3_CLK_SEL=1'b0;
defparam pll_inst_0.BW_INT_CTRL=2'h0;
defparam pll_inst_0.BW_PROP_CTRL=2'h3;
defparam pll_inst_0.IREF_EN=1'b1;
defparam pll_inst_0.IREF_TOGGLE=1'b0;
defparam pll_inst_0.LOCK_CNT=4'h8;
defparam pll_inst_0.DESKEW_CAL_CNT=3'h6;
defparam pll_inst_0.DESKEW_CAL_EN=1'b1;
defparam pll_inst_0.DESKEW_CAL_BYPASS=1'b0;
defparam pll_inst_0.SYNC_REF_DIV_EN=1'b0;
defparam pll_inst_0.SYNC_REF_DIV_EN_2=1'b0;
defparam pll_inst_0.OUT0_PHASE_SEL=3'h0;
defparam pll_inst_0.OUT1_PHASE_SEL=3'h0;
defparam pll_inst_0.OUT2_PHASE_SEL=3'h0;
defparam pll_inst_0.OUT3_PHASE_SEL=3'h0;
defparam pll_inst_0.SOFT_LOAD_PHASE_N=1'b1;
defparam pll_inst_0.SSM_DIV_VAL=6'h01;
defparam pll_inst_0.FB_FRAC_VAL=24'h000000;
defparam pll_inst_0.SSM_SPREAD_MODE=1'b0;
defparam pll_inst_0.SSM_MODULATION=5'h05;
defparam pll_inst_0.FB_INT_VAL=12'h060;
defparam pll_inst_0.SSM_EN_N=1'b1;
defparam pll_inst_0.SSM_EXT_WAVE_EN=2'h0;
defparam pll_inst_0.SSM_EXT_WAVE_MAX_ADDR=8'h00;
defparam pll_inst_0.SSM_RANDOM_EN=1'b0;
defparam pll_inst_0.SSM_RANDOM_PATTERN_SEL=2'h0;
defparam pll_inst_0.CDMUX0_SEL=2'h0;
defparam pll_inst_0.CDMUX1_SEL=1'b1;
defparam pll_inst_0.CDMUX2_SEL=1'b0;
defparam pll_inst_0.CDELAY0_SEL=8'h00;
defparam pll_inst_0.CDELAY0_EN=1'b0;
defparam pll_inst_0.DRI_EN=1'b1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_CCC_C0_PF_CCC_C0_0_PF_CCC */

module PF_CCC_C0 (
  PF_CCC_C0_0_OUT0_FABCLK_0,
  CORERESET_PF_C0_0_PLL_POWERDOWN_B,
  PF_CCC_C0_0_PLL_LOCK_0,
  REF_CLK_0_c
)
;
output PF_CCC_C0_0_OUT0_FABCLK_0 ;
input CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
output PF_CCC_C0_0_PLL_LOCK_0 ;
input REF_CLK_0_c ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire REF_CLK_0_c ;
wire GND ;
wire VCC ;
// @39:323
  PF_CCC_C0_PF_CCC_C0_0_PF_CCC PF_CCC_C0_0 (
	.REF_CLK_0_c(REF_CLK_0_c),
	.PF_CCC_C0_0_PLL_LOCK_0(PF_CCC_C0_0_PLL_LOCK_0),
	.CORERESET_PF_C0_0_PLL_POWERDOWN_B(CORERESET_PF_C0_0_PLL_POWERDOWN_B),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_CCC_C0 */

module PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12 (
  mem_byteen_m_i_a1_0_RNIJNU4S_0,
  mem_addr,
  MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS_0,
  MIV_RV32_C0_0_AHBL_M_TARGET_HADDR,
  MIV_RV32_C0_0_AHBL_M_TARGET_HSIZE,
  N_40_i,
  N_39_i,
  N_41_i,
  COREAHBLSRAM_PF_0_mem_ren,
  COREAHBLSRAM_PF_0_mem_wen,
  MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE,
  PF_CCC_C0_0_OUT0_FABCLK_0,
  dff,
  newreadtrans_i_0
)
;
output mem_byteen_m_i_a1_0_RNIJNU4S_0 ;
output [13:0] mem_addr ;
input MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS_0 ;
input [15:0] MIV_RV32_C0_0_AHBL_M_TARGET_HADDR ;
input [1:0] MIV_RV32_C0_0_AHBL_M_TARGET_HSIZE ;
output N_40_i ;
output N_39_i ;
output N_41_i ;
output COREAHBLSRAM_PF_0_mem_ren ;
output COREAHBLSRAM_PF_0_mem_wen ;
input MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE ;
input PF_CCC_C0_0_OUT0_FABCLK_0 ;
input dff ;
output newreadtrans_i_0 ;
wire mem_byteen_m_i_a1_0_RNIJNU4S_0 ;
wire MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS_0 ;
wire N_40_i ;
wire N_39_i ;
wire N_41_i ;
wire COREAHBLSRAM_PF_0_mem_ren ;
wire COREAHBLSRAM_PF_0_mem_wen ;
wire MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire dff ;
wire newreadtrans_i_0 ;
wire [1:1] ahbcurr_state_Z;
wire [15:0] raddr_c;
wire [1:0] HSIZE_d_Z;
wire [15:0] HADDR_d_Z;
wire [2:2] mem_byteen_m_i_a1_0_Z;
wire [2:2] mem_byteen_m_i_a2_yy_Z;
wire [2:2] mem_byteen_m_i_a2_xx_Z;
wire [3:3] mem_byteen_m_i_a2_0_yy_Z;
wire [3:3] mem_byteen_m_i_a2_0_xx_Z;
wire [1:1] mem_byteen_m_i_a0_0;
wire [3:3] mem_byteen_m_i_a0_0_Z;
wire [2:2] mem_byteen_m_i_a0_0_0_Z;
wire newreadtrans_Z ;
wire VCC ;
wire newreadtrans_2 ;
wire GND ;
wire HWRITE_d_Z ;
wire validahbcmd ;
wire N_185_i ;
wire N_183_i ;
wire mem_m2_0_a2_0 ;
wire mem_N_3_mux ;
wire N_113 ;
wire N_112 ;
wire N_111 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 newreadtrans_RNI5AVU1 (
	.A(newreadtrans_Z),
	.Y(newreadtrans_i_0)
);
defparam newreadtrans_RNI5AVU1.INIT=2'h1;
// @42:374
  SLE newreadtrans (
	.Q(newreadtrans_Z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(newreadtrans_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:236
  SLE HWRITE_d (
	.Q(HWRITE_d_Z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:259
  SLE \ahbcurr_state[1]  (
	.Q(ahbcurr_state_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(N_185_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:259
  SLE \ahbcurr_state[0]  (
	.Q(COREAHBLSRAM_PF_0_mem_wen),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(N_183_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:567
  SLE \genblk1.raddr_c[10]  (
	.Q(raddr_c[10]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[10]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:567
  SLE \genblk1.raddr_c[9]  (
	.Q(raddr_c[9]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[9]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:567
  SLE \genblk1.raddr_c[8]  (
	.Q(raddr_c[8]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[8]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:567
  SLE \genblk1.raddr_c[7]  (
	.Q(raddr_c[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[7]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:567
  SLE \genblk1.raddr_c[6]  (
	.Q(raddr_c[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[6]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:567
  SLE \genblk1.raddr_c[5]  (
	.Q(raddr_c[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[5]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:567
  SLE \genblk1.raddr_c[4]  (
	.Q(raddr_c[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[4]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:567
  SLE \genblk1.raddr_c[3]  (
	.Q(raddr_c[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[3]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:567
  SLE \genblk1.raddr_c[2]  (
	.Q(raddr_c[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[2]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:567
  SLE \genblk1.raddr_c[1]  (
	.Q(raddr_c[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[1]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:567
  SLE \genblk1.raddr_c[0]  (
	.Q(raddr_c[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[0]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:236
  SLE \HSIZE_d[1]  (
	.Q(HSIZE_d_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HSIZE[1]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:236
  SLE \HSIZE_d[0]  (
	.Q(HSIZE_d_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HSIZE[0]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:567
  SLE \genblk1.raddr_c[15]  (
	.Q(raddr_c[15]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[15]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:567
  SLE \genblk1.raddr_c[14]  (
	.Q(raddr_c[14]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[14]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:567
  SLE \genblk1.raddr_c[13]  (
	.Q(raddr_c[13]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[13]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:567
  SLE \genblk1.raddr_c[12]  (
	.Q(raddr_c[12]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[12]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:567
  SLE \genblk1.raddr_c[11]  (
	.Q(raddr_c[11]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[11]),
	.EN(validahbcmd),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:227
  SLE \HADDR_d[6]  (
	.Q(HADDR_d_Z[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:227
  SLE \HADDR_d[5]  (
	.Q(HADDR_d_Z[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:227
  SLE \HADDR_d[4]  (
	.Q(HADDR_d_Z[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:227
  SLE \HADDR_d[3]  (
	.Q(HADDR_d_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:227
  SLE \HADDR_d[2]  (
	.Q(HADDR_d_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:227
  SLE \HADDR_d[1]  (
	.Q(HADDR_d_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:227
  SLE \HADDR_d[0]  (
	.Q(HADDR_d_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:227
  SLE \HADDR_d[15]  (
	.Q(HADDR_d_Z[15]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:227
  SLE \HADDR_d[14]  (
	.Q(HADDR_d_Z[14]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:227
  SLE \HADDR_d[13]  (
	.Q(HADDR_d_Z[13]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:227
  SLE \HADDR_d[12]  (
	.Q(HADDR_d_Z[12]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:227
  SLE \HADDR_d[11]  (
	.Q(HADDR_d_Z[11]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:227
  SLE \HADDR_d[10]  (
	.Q(HADDR_d_Z[10]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:227
  SLE \HADDR_d[9]  (
	.Q(HADDR_d_Z[9]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:227
  SLE \HADDR_d[8]  (
	.Q(HADDR_d_Z[8]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:227
  SLE \HADDR_d[7]  (
	.Q(HADDR_d_Z[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:219
  CFG2 validahbcmd_0_a2 (
	.A(MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS_0),
	.B(newreadtrans_Z),
	.Y(validahbcmd)
);
defparam validahbcmd_0_a2.INIT=4'h2;
// @42:522
  CFG3 mem_ren_i_m2 (
	.A(newreadtrans_Z),
	.B(ahbcurr_state_Z[1]),
	.C(HWRITE_d_Z),
	.Y(COREAHBLSRAM_PF_0_mem_ren)
);
defparam mem_ren_i_m2.INIT=8'hCA;
// @42:471
  CFG3 \ahbsram_addr_t[15]  (
	.A(raddr_c[15]),
	.B(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.C(HADDR_d_Z[15]),
	.Y(mem_addr[13])
);
defparam \ahbsram_addr_t[15] .INIT=8'hE2;
// @42:471
  CFG3 \ahbsram_addr_t[14]  (
	.A(raddr_c[14]),
	.B(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.C(HADDR_d_Z[14]),
	.Y(mem_addr[12])
);
defparam \ahbsram_addr_t[14] .INIT=8'hE2;
// @42:471
  CFG3 \ahbsram_addr_t[13]  (
	.A(raddr_c[13]),
	.B(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.C(HADDR_d_Z[13]),
	.Y(mem_addr[11])
);
defparam \ahbsram_addr_t[13] .INIT=8'hE2;
// @42:471
  CFG3 \ahbsram_addr_t[12]  (
	.A(raddr_c[12]),
	.B(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.C(HADDR_d_Z[12]),
	.Y(mem_addr[10])
);
defparam \ahbsram_addr_t[12] .INIT=8'hE2;
// @42:471
  CFG3 \ahbsram_addr_t[11]  (
	.A(raddr_c[11]),
	.B(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.C(HADDR_d_Z[11]),
	.Y(mem_addr[9])
);
defparam \ahbsram_addr_t[11] .INIT=8'hE2;
// @42:471
  CFG3 \ahbsram_addr_t[10]  (
	.A(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.B(raddr_c[10]),
	.C(HADDR_d_Z[10]),
	.Y(mem_addr[8])
);
defparam \ahbsram_addr_t[10] .INIT=8'hE4;
// @42:471
  CFG3 \ahbsram_addr_t[9]  (
	.A(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.B(raddr_c[9]),
	.C(HADDR_d_Z[9]),
	.Y(mem_addr[7])
);
defparam \ahbsram_addr_t[9] .INIT=8'hE4;
// @42:471
  CFG3 \ahbsram_addr_t[8]  (
	.A(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.B(raddr_c[8]),
	.C(HADDR_d_Z[8]),
	.Y(mem_addr[6])
);
defparam \ahbsram_addr_t[8] .INIT=8'hE4;
// @42:471
  CFG3 \ahbsram_addr_t[7]  (
	.A(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.B(raddr_c[7]),
	.C(HADDR_d_Z[7]),
	.Y(mem_addr[5])
);
defparam \ahbsram_addr_t[7] .INIT=8'hE4;
// @42:471
  CFG3 \ahbsram_addr_t[6]  (
	.A(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.B(raddr_c[6]),
	.C(HADDR_d_Z[6]),
	.Y(mem_addr[4])
);
defparam \ahbsram_addr_t[6] .INIT=8'hE4;
// @42:471
  CFG3 \ahbsram_addr_t[5]  (
	.A(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.B(raddr_c[5]),
	.C(HADDR_d_Z[5]),
	.Y(mem_addr[3])
);
defparam \ahbsram_addr_t[5] .INIT=8'hE4;
// @42:471
  CFG3 \ahbsram_addr_t[4]  (
	.A(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.B(raddr_c[4]),
	.C(HADDR_d_Z[4]),
	.Y(mem_addr[2])
);
defparam \ahbsram_addr_t[4] .INIT=8'hE4;
// @42:471
  CFG3 \ahbsram_addr_t[3]  (
	.A(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.B(raddr_c[3]),
	.C(HADDR_d_Z[3]),
	.Y(mem_addr[1])
);
defparam \ahbsram_addr_t[3] .INIT=8'hE4;
// @42:471
  CFG3 \ahbsram_addr_t[2]  (
	.A(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.B(raddr_c[2]),
	.C(HADDR_d_Z[2]),
	.Y(mem_addr[0])
);
defparam \ahbsram_addr_t[2] .INIT=8'hE4;
// @42:685
  CFG3 \mem_byteen_m_i_a1_0[1]  (
	.A(HADDR_d_Z[1]),
	.B(HSIZE_d_Z[1]),
	.C(COREAHBLSRAM_PF_0_mem_wen),
	.Y(mem_m2_0_a2_0)
);
defparam \mem_byteen_m_i_a1_0[1] .INIT=8'hD0;
// @42:685
  CFG3 \mem_byteen_m_i_a1_0[2]  (
	.A(HADDR_d_Z[1]),
	.B(HSIZE_d_Z[1]),
	.C(COREAHBLSRAM_PF_0_mem_wen),
	.Y(mem_byteen_m_i_a1_0_Z[2])
);
defparam \mem_byteen_m_i_a1_0[2] .INIT=8'hE0;
// @42:685
  CFG3 \mem_byteen_m_i_a2_yy[2]  (
	.A(HADDR_d_Z[0]),
	.B(HSIZE_d_Z[0]),
	.C(HSIZE_d_Z[1]),
	.Y(mem_byteen_m_i_a2_yy_Z[2])
);
defparam \mem_byteen_m_i_a2_yy[2] .INIT=8'h02;
// @42:685
  CFG3 \mem_byteen_m_i_a2_xx[2]  (
	.A(HSIZE_d_Z[1]),
	.B(raddr_c[0]),
	.C(HSIZE_d_Z[0]),
	.Y(mem_byteen_m_i_a2_xx_Z[2])
);
defparam \mem_byteen_m_i_a2_xx[2] .INIT=8'h04;
// @42:685
  CFG3 \mem_byteen_m_i_a2_0_yy[3]  (
	.A(HADDR_d_Z[0]),
	.B(HSIZE_d_Z[0]),
	.C(HSIZE_d_Z[1]),
	.Y(mem_byteen_m_i_a2_0_yy_Z[3])
);
defparam \mem_byteen_m_i_a2_0_yy[3] .INIT=8'h01;
// @42:685
  CFG3 \mem_byteen_m_i_a2_0_xx[3]  (
	.A(HSIZE_d_Z[1]),
	.B(raddr_c[0]),
	.C(HSIZE_d_Z[0]),
	.Y(mem_byteen_m_i_a2_0_xx_Z[3])
);
defparam \mem_byteen_m_i_a2_0_xx[3] .INIT=8'h01;
// @42:380
  CFG3 newreadtrans_2_0_a2 (
	.A(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.B(newreadtrans_Z),
	.C(MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS_0),
	.Y(newreadtrans_2)
);
defparam newreadtrans_2_0_a2.INIT=8'h10;
// @42:685
  CFG4 \mem_byteen_m_i_a0_0_0[1]  (
	.A(COREAHBLSRAM_PF_0_mem_wen),
	.B(mem_byteen_m_i_a2_0_xx_Z[3]),
	.C(raddr_c[1]),
	.D(HSIZE_d_Z[1]),
	.Y(mem_byteen_m_i_a0_0[1])
);
defparam \mem_byteen_m_i_a0_0_0[1] .INIT=16'h2202;
// @42:685
  CFG4 \mem_byteen_m_i_a0_0[3]  (
	.A(COREAHBLSRAM_PF_0_mem_wen),
	.B(mem_byteen_m_i_a2_0_xx_Z[3]),
	.C(raddr_c[1]),
	.D(HSIZE_d_Z[1]),
	.Y(mem_byteen_m_i_a0_0_Z[3])
);
defparam \mem_byteen_m_i_a0_0[3] .INIT=16'h2220;
// @42:685
  CFG4 \mem_byteen_m_i_a0_0_0[2]  (
	.A(COREAHBLSRAM_PF_0_mem_wen),
	.B(mem_byteen_m_i_a2_xx_Z[2]),
	.C(raddr_c[1]),
	.D(HSIZE_d_Z[1]),
	.Y(mem_byteen_m_i_a0_0_0_Z[2])
);
defparam \mem_byteen_m_i_a0_0_0[2] .INIT=16'h2220;
// @42:685
  CFG4 \mem_byteen_m_i_a2_xx_RNI8FSNG[2]  (
	.A(COREAHBLSRAM_PF_0_mem_wen),
	.B(mem_byteen_m_i_a2_xx_Z[2]),
	.C(raddr_c[1]),
	.D(HSIZE_d_Z[1]),
	.Y(mem_N_3_mux)
);
defparam \mem_byteen_m_i_a2_xx_RNI8FSNG[2] .INIT=16'h2202;
// @42:259
  CFG4 \ahbcurr_state_RNO[1]  (
	.A(ahbcurr_state_Z[1]),
	.B(newreadtrans_Z),
	.C(MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.Y(N_185_i)
);
defparam \ahbcurr_state_RNO[1] .INIT=16'h80B0;
// @42:259
  CFG4 \ahbcurr_state_RNO[0]  (
	.A(newreadtrans_Z),
	.B(COREAHBLSRAM_PF_0_mem_wen),
	.C(MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS_0),
	.D(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.Y(N_183_i)
);
defparam \ahbcurr_state_RNO[0] .INIT=16'hD080;
// @42:685
  CFG4 \mem_byteen_m_i_a1_0_RNIJNU4S[1]  (
	.A(mem_N_3_mux),
	.B(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.C(mem_byteen_m_i_a2_yy_Z[2]),
	.D(mem_m2_0_a2_0),
	.Y(mem_byteen_m_i_a1_0_RNIJNU4S_0)
);
defparam \mem_byteen_m_i_a1_0_RNIJNU4S[1] .INIT=16'h2E22;
// @40:2972
  CFG4 \mem_byteen_m_i_a0_0_0_RNI23SEF[1]  (
	.A(mem_byteen_m_i_a0_0[1]),
	.B(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.C(mem_byteen_m_i_a2_0_yy_Z[3]),
	.D(mem_m2_0_a2_0),
	.Y(N_41_i)
);
defparam \mem_byteen_m_i_a0_0_0_RNI23SEF[1] .INIT=16'h2E22;
// @40:2972
  CFG4 \mem_byteen_m_i_a0_0_RNIMNRKH[3]  (
	.A(mem_byteen_m_i_a0_0_Z[3]),
	.B(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.C(mem_byteen_m_i_a2_0_yy_Z[3]),
	.D(mem_byteen_m_i_a1_0_Z[2]),
	.Y(N_39_i)
);
defparam \mem_byteen_m_i_a0_0_RNIMNRKH[3] .INIT=16'h2E22;
// @40:2972
  CFG4 \mem_byteen_m_i_a0_0_0_RNIK2JBF[2]  (
	.A(mem_byteen_m_i_a0_0_0_Z[2]),
	.B(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.C(mem_byteen_m_i_a2_yy_Z[2]),
	.D(mem_byteen_m_i_a1_0_Z[2]),
	.Y(N_40_i)
);
defparam \mem_byteen_m_i_a0_0_0_RNIK2JBF[2] .INIT=16'h2E22;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12 */

module PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_0s_1s_16_32s_32s (
  MIV_RV32_C0_0_AHBL_M_TARGET_HSIZE,
  MIV_RV32_C0_0_AHBL_M_TARGET_HADDR,
  MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS_0,
  mem_addr,
  mem_byteen_m_i_a1_0_RNIJNU4S_0,
  newreadtrans_i_0,
  dff,
  PF_CCC_C0_0_OUT0_FABCLK_0,
  MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE,
  COREAHBLSRAM_PF_0_mem_wen,
  COREAHBLSRAM_PF_0_mem_ren,
  N_41_i,
  N_39_i,
  N_40_i
)
;
input [1:0] MIV_RV32_C0_0_AHBL_M_TARGET_HSIZE ;
input [15:0] MIV_RV32_C0_0_AHBL_M_TARGET_HADDR ;
input MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS_0 ;
output [13:0] mem_addr ;
output mem_byteen_m_i_a1_0_RNIJNU4S_0 ;
output newreadtrans_i_0 ;
input dff ;
input PF_CCC_C0_0_OUT0_FABCLK_0 ;
input MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE ;
output COREAHBLSRAM_PF_0_mem_wen ;
output COREAHBLSRAM_PF_0_mem_ren ;
output N_41_i ;
output N_39_i ;
output N_40_i ;
wire MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS_0 ;
wire mem_byteen_m_i_a1_0_RNIJNU4S_0 ;
wire newreadtrans_i_0 ;
wire dff ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE ;
wire COREAHBLSRAM_PF_0_mem_wen ;
wire COREAHBLSRAM_PF_0_mem_ren ;
wire N_41_i ;
wire N_39_i ;
wire N_40_i ;
wire GND ;
wire VCC ;
// @43:170
  PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z12 \genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram  (
	.mem_byteen_m_i_a1_0_RNIJNU4S_0(mem_byteen_m_i_a1_0_RNIJNU4S_0),
	.mem_addr(mem_addr[13:0]),
	.MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS_0(MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS_0),
	.MIV_RV32_C0_0_AHBL_M_TARGET_HADDR(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[15:0]),
	.MIV_RV32_C0_0_AHBL_M_TARGET_HSIZE(MIV_RV32_C0_0_AHBL_M_TARGET_HSIZE[1:0]),
	.N_40_i(N_40_i),
	.N_39_i(N_39_i),
	.N_41_i(N_41_i),
	.COREAHBLSRAM_PF_0_mem_ren(COREAHBLSRAM_PF_0_mem_ren),
	.COREAHBLSRAM_PF_0_mem_wen(COREAHBLSRAM_PF_0_mem_wen),
	.MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.dff(dff),
	.newreadtrans_i_0(newreadtrans_i_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_0s_1s_16_32s_32s */

module PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM (
  MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA,
  mem_byteen_m_i_a1_0_RNIJNU4S_0,
  MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA,
  mem_addr,
  N_41_i,
  N_39_i,
  N_40_i,
  PF_CCC_C0_0_OUT0_FABCLK_0,
  COREAHBLSRAM_PF_0_mem_ren,
  COREAHBLSRAM_PF_0_mem_wen
)
;
output [31:0] MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA ;
input mem_byteen_m_i_a1_0_RNIJNU4S_0 ;
input [31:0] MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA ;
input [13:0] mem_addr ;
input N_41_i ;
input N_39_i ;
input N_40_i ;
input PF_CCC_C0_0_OUT0_FABCLK_0 ;
input COREAHBLSRAM_PF_0_mem_ren ;
input COREAHBLSRAM_PF_0_mem_wen ;
wire mem_byteen_m_i_a1_0_RNIJNU4S_0 ;
wire N_41_i ;
wire N_39_i ;
wire N_40_i ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire COREAHBLSRAM_PF_0_mem_ren ;
wire COREAHBLSRAM_PF_0_mem_wen ;
wire CFG2_4_Y ;
wire Z_BLKX2_2_ ;
wire CFG2_5_Y ;
wire CFG2_3_Y ;
wire CFG2_0_Y ;
wire Z_BLKX2_5_ ;
wire CFG2_6_Y ;
wire Z_BLKY2_6_ ;
wire Z_BLKX2_0_ ;
wire CFG2_1_Y ;
wire Z_BLKY2_7_ ;
wire Z_BLKX2_4_ ;
wire Z_BLKX2_6_ ;
wire CFG2_2_Y ;
wire Z_BLKY2_1_ ;
wire Z_BLKY2_3_ ;
wire Z_BLKX2_7_ ;
wire CFG2_7_Y ;
wire Z_BLKX2_1_ ;
wire Z_BLKX2_3_ ;
wire Z_BLKX0_0_ ;
wire Z_BLKX1_0_ ;
wire Z_BLKY2_2_ ;
wire Z_BLKY2_5_ ;
wire Z_BLKY2_0_ ;
wire Z_BLKY2_4_ ;
wire OR4_272_Y ;
wire Z_R_DATA_TEMPR28_35_ ;
wire Z_R_DATA_TEMPR29_35_ ;
wire Z_R_DATA_TEMPR30_35_ ;
wire Z_R_DATA_TEMPR31_35_ ;
wire OR4_149_Y ;
wire OR4_177_Y ;
wire OR4_315_Y ;
wire OR4_203_Y ;
wire OR4_333_Y ;
wire OR4_35_Y ;
wire Z_R_DATA_TEMPR16_21_ ;
wire Z_R_DATA_TEMPR17_21_ ;
wire Z_R_DATA_TEMPR18_21_ ;
wire Z_R_DATA_TEMPR19_21_ ;
wire OR4_116_Y ;
wire Z_R_DATA_TEMPR8_25_ ;
wire Z_R_DATA_TEMPR9_25_ ;
wire Z_R_DATA_TEMPR10_25_ ;
wire Z_R_DATA_TEMPR11_25_ ;
wire GND ;
wire Z_R_DATA_TEMPR19_20_ ;
wire Z_R_DATA_TEMPR19_22_ ;
wire Z_R_DATA_TEMPR19_23_ ;
wire Z_R_DATA_TEMPR19_24_ ;
wire Z_R_DATA_TEMPR19_25_ ;
wire Z_R_DATA_TEMPR19_26_ ;
wire Z_R_DATA_TEMPR19_27_ ;
wire Z_R_DATA_TEMPR19_28_ ;
wire Z_R_DATA_TEMPR19_29_ ;
wire Z_R_DATA_TEMPR19_30_ ;
wire Z_R_DATA_TEMPR19_31_ ;
wire Z_R_DATA_TEMPR19_32_ ;
wire Z_R_DATA_TEMPR19_33_ ;
wire Z_R_DATA_TEMPR19_34_ ;
wire Z_R_DATA_TEMPR19_35_ ;
wire Z_R_DATA_TEMPR19_36_ ;
wire Z_R_DATA_TEMPR19_37_ ;
wire Z_R_DATA_TEMPR19_38_ ;
wire Z_R_DATA_TEMPR19_39_ ;
wire VCC ;
wire Z_R_DATA_TEMPR19_0_ ;
wire Z_R_DATA_TEMPR19_1_ ;
wire Z_R_DATA_TEMPR19_2_ ;
wire Z_R_DATA_TEMPR19_3_ ;
wire Z_R_DATA_TEMPR19_4_ ;
wire Z_R_DATA_TEMPR19_5_ ;
wire Z_R_DATA_TEMPR19_6_ ;
wire Z_R_DATA_TEMPR19_7_ ;
wire Z_R_DATA_TEMPR19_8_ ;
wire Z_R_DATA_TEMPR19_9_ ;
wire Z_R_DATA_TEMPR19_10_ ;
wire Z_R_DATA_TEMPR19_11_ ;
wire Z_R_DATA_TEMPR19_12_ ;
wire Z_R_DATA_TEMPR19_13_ ;
wire Z_R_DATA_TEMPR19_14_ ;
wire Z_R_DATA_TEMPR19_15_ ;
wire Z_R_DATA_TEMPR19_16_ ;
wire Z_R_DATA_TEMPR19_17_ ;
wire Z_R_DATA_TEMPR19_18_ ;
wire Z_R_DATA_TEMPR19_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_DB_DETECT ;
wire Z_ACCESS_BUSY_19__0_ ;
wire OR4_26_Y ;
wire OR4_269_Y ;
wire OR4_260_Y ;
wire OR4_59_Y ;
wire OR4_122_Y ;
wire Z_R_DATA_TEMPR16_6_ ;
wire Z_R_DATA_TEMPR17_6_ ;
wire Z_R_DATA_TEMPR18_6_ ;
wire OR4_305_Y ;
wire Z_R_DATA_TEMPR4_12_ ;
wire Z_R_DATA_TEMPR5_12_ ;
wire Z_R_DATA_TEMPR6_12_ ;
wire Z_R_DATA_TEMPR7_12_ ;
wire OR4_148_Y ;
wire Z_R_DATA_TEMPR8_11_ ;
wire Z_R_DATA_TEMPR9_11_ ;
wire Z_R_DATA_TEMPR10_11_ ;
wire Z_R_DATA_TEMPR11_11_ ;
wire OR4_156_Y ;
wire Z_R_DATA_TEMPR0_36_ ;
wire Z_R_DATA_TEMPR1_36_ ;
wire Z_R_DATA_TEMPR2_36_ ;
wire Z_R_DATA_TEMPR3_36_ ;
wire OR4_222_Y ;
wire Z_R_DATA_TEMPR24_15_ ;
wire Z_R_DATA_TEMPR25_15_ ;
wire Z_R_DATA_TEMPR26_15_ ;
wire Z_R_DATA_TEMPR27_15_ ;
wire OR4_101_Y ;
wire OR4_235_Y ;
wire OR2_38_Y ;
wire Z_R_DATA_TEMPR22_17_ ;
wire Z_R_DATA_TEMPR23_17_ ;
wire OR4_309_Y ;
wire Z_R_DATA_TEMPR4_4_ ;
wire Z_R_DATA_TEMPR5_4_ ;
wire Z_R_DATA_TEMPR6_4_ ;
wire Z_R_DATA_TEMPR7_4_ ;
wire OR2_17_Y ;
wire Z_R_DATA_TEMPR20_25_ ;
wire Z_R_DATA_TEMPR21_25_ ;
wire OR4_270_Y ;
wire Z_R_DATA_TEMPR28_17_ ;
wire Z_R_DATA_TEMPR29_17_ ;
wire Z_R_DATA_TEMPR30_17_ ;
wire Z_R_DATA_TEMPR31_17_ ;
wire OR4_334_Y ;
wire Z_R_DATA_TEMPR4_33_ ;
wire Z_R_DATA_TEMPR5_33_ ;
wire Z_R_DATA_TEMPR6_33_ ;
wire Z_R_DATA_TEMPR7_33_ ;
wire OR4_163_Y ;
wire Z_R_DATA_TEMPR24_0_ ;
wire Z_R_DATA_TEMPR25_0_ ;
wire Z_R_DATA_TEMPR26_0_ ;
wire Z_R_DATA_TEMPR27_0_ ;
wire OR2_12_Y ;
wire Z_R_DATA_TEMPR20_15_ ;
wire Z_R_DATA_TEMPR21_15_ ;
wire Z_R_DATA_TEMPR14_20_ ;
wire Z_R_DATA_TEMPR14_21_ ;
wire Z_R_DATA_TEMPR14_22_ ;
wire Z_R_DATA_TEMPR14_23_ ;
wire Z_R_DATA_TEMPR14_24_ ;
wire Z_R_DATA_TEMPR14_25_ ;
wire Z_R_DATA_TEMPR14_26_ ;
wire Z_R_DATA_TEMPR14_27_ ;
wire Z_R_DATA_TEMPR14_28_ ;
wire Z_R_DATA_TEMPR14_29_ ;
wire Z_R_DATA_TEMPR14_30_ ;
wire Z_R_DATA_TEMPR14_31_ ;
wire Z_R_DATA_TEMPR14_32_ ;
wire Z_R_DATA_TEMPR14_33_ ;
wire Z_R_DATA_TEMPR14_34_ ;
wire Z_R_DATA_TEMPR14_35_ ;
wire Z_R_DATA_TEMPR14_36_ ;
wire Z_R_DATA_TEMPR14_37_ ;
wire Z_R_DATA_TEMPR14_38_ ;
wire Z_R_DATA_TEMPR14_39_ ;
wire Z_R_DATA_TEMPR14_0_ ;
wire Z_R_DATA_TEMPR14_1_ ;
wire Z_R_DATA_TEMPR14_2_ ;
wire Z_R_DATA_TEMPR14_3_ ;
wire Z_R_DATA_TEMPR14_4_ ;
wire Z_R_DATA_TEMPR14_5_ ;
wire Z_R_DATA_TEMPR14_6_ ;
wire Z_R_DATA_TEMPR14_7_ ;
wire Z_R_DATA_TEMPR14_8_ ;
wire Z_R_DATA_TEMPR14_9_ ;
wire Z_R_DATA_TEMPR14_10_ ;
wire Z_R_DATA_TEMPR14_11_ ;
wire Z_R_DATA_TEMPR14_12_ ;
wire Z_R_DATA_TEMPR14_13_ ;
wire Z_R_DATA_TEMPR14_14_ ;
wire Z_R_DATA_TEMPR14_15_ ;
wire Z_R_DATA_TEMPR14_16_ ;
wire Z_R_DATA_TEMPR14_17_ ;
wire Z_R_DATA_TEMPR14_18_ ;
wire Z_R_DATA_TEMPR14_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_DB_DETECT ;
wire Z_ACCESS_BUSY_14__0_ ;
wire OR4_345_Y ;
wire Z_R_DATA_TEMPR12_3_ ;
wire Z_R_DATA_TEMPR13_3_ ;
wire Z_R_DATA_TEMPR15_3_ ;
wire OR4_98_Y ;
wire Z_R_DATA_TEMPR8_6_ ;
wire Z_R_DATA_TEMPR9_6_ ;
wire Z_R_DATA_TEMPR10_6_ ;
wire Z_R_DATA_TEMPR11_6_ ;
wire OR4_299_Y ;
wire Z_R_DATA_TEMPR8_1_ ;
wire Z_R_DATA_TEMPR9_1_ ;
wire Z_R_DATA_TEMPR10_1_ ;
wire Z_R_DATA_TEMPR11_1_ ;
wire OR4_58_Y ;
wire Z_R_DATA_TEMPR24_37_ ;
wire Z_R_DATA_TEMPR25_37_ ;
wire Z_R_DATA_TEMPR26_37_ ;
wire Z_R_DATA_TEMPR27_37_ ;
wire OR4_110_Y ;
wire OR4_31_Y ;
wire OR2_7_Y ;
wire Z_R_DATA_TEMPR22_16_ ;
wire Z_R_DATA_TEMPR23_16_ ;
wire OR4_220_Y ;
wire Z_R_DATA_TEMPR24_10_ ;
wire Z_R_DATA_TEMPR25_10_ ;
wire Z_R_DATA_TEMPR26_10_ ;
wire Z_R_DATA_TEMPR27_10_ ;
wire OR4_141_Y ;
wire OR4_249_Y ;
wire OR2_33_Y ;
wire Z_R_DATA_TEMPR22_1_ ;
wire Z_R_DATA_TEMPR23_1_ ;
wire OR4_354_Y ;
wire OR4_252_Y ;
wire OR4_340_Y ;
wire OR4_349_Y ;
wire Z_R_DATA_TEMPR0_31_ ;
wire Z_R_DATA_TEMPR1_31_ ;
wire Z_R_DATA_TEMPR2_31_ ;
wire Z_R_DATA_TEMPR3_31_ ;
wire OR4_27_Y ;
wire Z_R_DATA_TEMPR8_12_ ;
wire Z_R_DATA_TEMPR9_12_ ;
wire Z_R_DATA_TEMPR10_12_ ;
wire Z_R_DATA_TEMPR11_12_ ;
wire OR4_19_Y ;
wire Z_R_DATA_TEMPR0_32_ ;
wire Z_R_DATA_TEMPR1_32_ ;
wire Z_R_DATA_TEMPR2_32_ ;
wire Z_R_DATA_TEMPR3_32_ ;
wire OR4_69_Y ;
wire Z_R_DATA_TEMPR4_17_ ;
wire Z_R_DATA_TEMPR5_17_ ;
wire Z_R_DATA_TEMPR6_17_ ;
wire Z_R_DATA_TEMPR7_17_ ;
wire OR4_275_Y ;
wire Z_R_DATA_TEMPR0_14_ ;
wire Z_R_DATA_TEMPR1_14_ ;
wire Z_R_DATA_TEMPR2_14_ ;
wire Z_R_DATA_TEMPR3_14_ ;
wire OR2_24_Y ;
wire Z_R_DATA_TEMPR20_35_ ;
wire Z_R_DATA_TEMPR21_35_ ;
wire Z_R_DATA_TEMPR13_20_ ;
wire Z_R_DATA_TEMPR13_21_ ;
wire Z_R_DATA_TEMPR13_22_ ;
wire Z_R_DATA_TEMPR13_23_ ;
wire Z_R_DATA_TEMPR13_24_ ;
wire Z_R_DATA_TEMPR13_25_ ;
wire Z_R_DATA_TEMPR13_26_ ;
wire Z_R_DATA_TEMPR13_27_ ;
wire Z_R_DATA_TEMPR13_28_ ;
wire Z_R_DATA_TEMPR13_29_ ;
wire Z_R_DATA_TEMPR13_30_ ;
wire Z_R_DATA_TEMPR13_31_ ;
wire Z_R_DATA_TEMPR13_32_ ;
wire Z_R_DATA_TEMPR13_33_ ;
wire Z_R_DATA_TEMPR13_34_ ;
wire Z_R_DATA_TEMPR13_35_ ;
wire Z_R_DATA_TEMPR13_36_ ;
wire Z_R_DATA_TEMPR13_37_ ;
wire Z_R_DATA_TEMPR13_38_ ;
wire Z_R_DATA_TEMPR13_39_ ;
wire Z_R_DATA_TEMPR13_0_ ;
wire Z_R_DATA_TEMPR13_1_ ;
wire Z_R_DATA_TEMPR13_2_ ;
wire Z_R_DATA_TEMPR13_4_ ;
wire Z_R_DATA_TEMPR13_5_ ;
wire Z_R_DATA_TEMPR13_6_ ;
wire Z_R_DATA_TEMPR13_7_ ;
wire Z_R_DATA_TEMPR13_8_ ;
wire Z_R_DATA_TEMPR13_9_ ;
wire Z_R_DATA_TEMPR13_10_ ;
wire Z_R_DATA_TEMPR13_11_ ;
wire Z_R_DATA_TEMPR13_12_ ;
wire Z_R_DATA_TEMPR13_13_ ;
wire Z_R_DATA_TEMPR13_14_ ;
wire Z_R_DATA_TEMPR13_15_ ;
wire Z_R_DATA_TEMPR13_16_ ;
wire Z_R_DATA_TEMPR13_17_ ;
wire Z_R_DATA_TEMPR13_18_ ;
wire Z_R_DATA_TEMPR13_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_DB_DETECT ;
wire Z_ACCESS_BUSY_13__0_ ;
wire OR4_4_Y ;
wire Z_R_DATA_TEMPR24_33_ ;
wire Z_R_DATA_TEMPR25_33_ ;
wire Z_R_DATA_TEMPR26_33_ ;
wire Z_R_DATA_TEMPR27_33_ ;
wire OR2_36_Y ;
wire Z_R_DATA_TEMPR20_10_ ;
wire Z_R_DATA_TEMPR21_10_ ;
wire OR4_22_Y ;
wire OR4_70_Y ;
wire OR4_147_Y ;
wire OR4_75_Y ;
wire OR4_342_Y ;
wire OR4_199_Y ;
wire Z_R_DATA_TEMPR0_30_ ;
wire Z_R_DATA_TEMPR1_30_ ;
wire Z_R_DATA_TEMPR2_30_ ;
wire Z_R_DATA_TEMPR3_30_ ;
wire OR4_225_Y ;
wire Z_R_DATA_TEMPR16_4_ ;
wire Z_R_DATA_TEMPR17_4_ ;
wire Z_R_DATA_TEMPR18_4_ ;
wire OR4_43_Y ;
wire OR4_21_Y ;
wire OR4_155_Y ;
wire OR4_37_Y ;
wire OR4_247_Y ;
wire OR4_162_Y ;
wire Z_R_DATA_TEMPR8_36_ ;
wire Z_R_DATA_TEMPR9_36_ ;
wire Z_R_DATA_TEMPR10_36_ ;
wire Z_R_DATA_TEMPR11_36_ ;
wire OR4_301_Y ;
wire Z_R_DATA_TEMPR4_30_ ;
wire Z_R_DATA_TEMPR5_30_ ;
wire Z_R_DATA_TEMPR6_30_ ;
wire Z_R_DATA_TEMPR7_30_ ;
wire OR4_318_Y ;
wire Z_R_DATA_TEMPR8_27_ ;
wire Z_R_DATA_TEMPR9_27_ ;
wire Z_R_DATA_TEMPR10_27_ ;
wire Z_R_DATA_TEMPR11_27_ ;
wire OR4_262_Y ;
wire Z_R_DATA_TEMPR28_12_ ;
wire Z_R_DATA_TEMPR29_12_ ;
wire Z_R_DATA_TEMPR30_12_ ;
wire Z_R_DATA_TEMPR31_12_ ;
wire OR4_198_Y ;
wire OR4_32_Y ;
wire OR2_29_Y ;
wire Z_R_DATA_TEMPR22_11_ ;
wire Z_R_DATA_TEMPR23_11_ ;
wire OR4_316_Y ;
wire Z_R_DATA_TEMPR8_17_ ;
wire Z_R_DATA_TEMPR9_17_ ;
wire Z_R_DATA_TEMPR10_17_ ;
wire Z_R_DATA_TEMPR11_17_ ;
wire OR4_358_Y ;
wire Z_R_DATA_TEMPR0_6_ ;
wire Z_R_DATA_TEMPR1_6_ ;
wire Z_R_DATA_TEMPR2_6_ ;
wire Z_R_DATA_TEMPR3_6_ ;
wire Z_R_DATA_TEMPR12_37_ ;
wire Z_R_DATA_TEMPR15_37_ ;
wire OR4_304_Y ;
wire Z_R_DATA_TEMPR0_27_ ;
wire Z_R_DATA_TEMPR1_27_ ;
wire Z_R_DATA_TEMPR2_27_ ;
wire Z_R_DATA_TEMPR3_27_ ;
wire OR4_356_Y ;
wire Z_R_DATA_TEMPR16_10_ ;
wire Z_R_DATA_TEMPR17_10_ ;
wire Z_R_DATA_TEMPR18_10_ ;
wire Z_R_DATA_TEMPR8_16_ ;
wire Z_R_DATA_TEMPR9_16_ ;
wire Z_R_DATA_TEMPR10_16_ ;
wire Z_R_DATA_TEMPR11_16_ ;
wire OR4_9_Y ;
wire Z_R_DATA_TEMPR28_5_ ;
wire Z_R_DATA_TEMPR29_5_ ;
wire Z_R_DATA_TEMPR30_5_ ;
wire Z_R_DATA_TEMPR31_5_ ;
wire OR2_16_Y ;
wire Z_R_DATA_TEMPR20_12_ ;
wire Z_R_DATA_TEMPR21_12_ ;
wire OR4_5_Y ;
wire Z_R_DATA_TEMPR28_14_ ;
wire Z_R_DATA_TEMPR29_14_ ;
wire Z_R_DATA_TEMPR30_14_ ;
wire Z_R_DATA_TEMPR31_14_ ;
wire Z_R_DATA_TEMPR8_37_ ;
wire Z_R_DATA_TEMPR9_37_ ;
wire Z_R_DATA_TEMPR10_37_ ;
wire Z_R_DATA_TEMPR11_37_ ;
wire OR4_218_Y ;
wire OR4_276_Y ;
wire OR4_30_Y ;
wire OR4_212_Y ;
wire OR4_107_Y ;
wire OR4_322_Y ;
wire Z_R_DATA_TEMPR12_5_ ;
wire Z_R_DATA_TEMPR15_5_ ;
wire OR4_341_Y ;
wire OR4_180_Y ;
wire OR2_23_Y ;
wire Z_R_DATA_TEMPR22_22_ ;
wire Z_R_DATA_TEMPR23_22_ ;
wire OR4_183_Y ;
wire Z_R_DATA_TEMPR28_15_ ;
wire Z_R_DATA_TEMPR29_15_ ;
wire Z_R_DATA_TEMPR30_15_ ;
wire Z_R_DATA_TEMPR31_15_ ;
wire Z_R_DATA_TEMPR17_20_ ;
wire Z_R_DATA_TEMPR17_22_ ;
wire Z_R_DATA_TEMPR17_23_ ;
wire Z_R_DATA_TEMPR17_24_ ;
wire Z_R_DATA_TEMPR17_25_ ;
wire Z_R_DATA_TEMPR17_26_ ;
wire Z_R_DATA_TEMPR17_27_ ;
wire Z_R_DATA_TEMPR17_28_ ;
wire Z_R_DATA_TEMPR17_29_ ;
wire Z_R_DATA_TEMPR17_30_ ;
wire Z_R_DATA_TEMPR17_31_ ;
wire Z_R_DATA_TEMPR17_32_ ;
wire Z_R_DATA_TEMPR17_33_ ;
wire Z_R_DATA_TEMPR17_34_ ;
wire Z_R_DATA_TEMPR17_35_ ;
wire Z_R_DATA_TEMPR17_36_ ;
wire Z_R_DATA_TEMPR17_37_ ;
wire Z_R_DATA_TEMPR17_38_ ;
wire Z_R_DATA_TEMPR17_39_ ;
wire Z_R_DATA_TEMPR17_0_ ;
wire Z_R_DATA_TEMPR17_1_ ;
wire Z_R_DATA_TEMPR17_2_ ;
wire Z_R_DATA_TEMPR17_3_ ;
wire Z_R_DATA_TEMPR17_5_ ;
wire Z_R_DATA_TEMPR17_7_ ;
wire Z_R_DATA_TEMPR17_8_ ;
wire Z_R_DATA_TEMPR17_9_ ;
wire Z_R_DATA_TEMPR17_11_ ;
wire Z_R_DATA_TEMPR17_12_ ;
wire Z_R_DATA_TEMPR17_13_ ;
wire Z_R_DATA_TEMPR17_14_ ;
wire Z_R_DATA_TEMPR17_15_ ;
wire Z_R_DATA_TEMPR17_16_ ;
wire Z_R_DATA_TEMPR17_17_ ;
wire Z_R_DATA_TEMPR17_18_ ;
wire Z_R_DATA_TEMPR17_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_DB_DETECT ;
wire Z_ACCESS_BUSY_17__0_ ;
wire Z_R_DATA_TEMPR10_20_ ;
wire Z_R_DATA_TEMPR10_21_ ;
wire Z_R_DATA_TEMPR10_22_ ;
wire Z_R_DATA_TEMPR10_23_ ;
wire Z_R_DATA_TEMPR10_24_ ;
wire Z_R_DATA_TEMPR10_26_ ;
wire Z_R_DATA_TEMPR10_28_ ;
wire Z_R_DATA_TEMPR10_29_ ;
wire Z_R_DATA_TEMPR10_30_ ;
wire Z_R_DATA_TEMPR10_31_ ;
wire Z_R_DATA_TEMPR10_32_ ;
wire Z_R_DATA_TEMPR10_33_ ;
wire Z_R_DATA_TEMPR10_34_ ;
wire Z_R_DATA_TEMPR10_35_ ;
wire Z_R_DATA_TEMPR10_38_ ;
wire Z_R_DATA_TEMPR10_39_ ;
wire Z_R_DATA_TEMPR10_0_ ;
wire Z_R_DATA_TEMPR10_2_ ;
wire Z_R_DATA_TEMPR10_3_ ;
wire Z_R_DATA_TEMPR10_4_ ;
wire Z_R_DATA_TEMPR10_5_ ;
wire Z_R_DATA_TEMPR10_7_ ;
wire Z_R_DATA_TEMPR10_8_ ;
wire Z_R_DATA_TEMPR10_9_ ;
wire Z_R_DATA_TEMPR10_10_ ;
wire Z_R_DATA_TEMPR10_13_ ;
wire Z_R_DATA_TEMPR10_14_ ;
wire Z_R_DATA_TEMPR10_15_ ;
wire Z_R_DATA_TEMPR10_18_ ;
wire Z_R_DATA_TEMPR10_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_DB_DETECT ;
wire Z_ACCESS_BUSY_10__0_ ;
wire Z_R_DATA_TEMPR24_2_ ;
wire Z_R_DATA_TEMPR25_2_ ;
wire Z_R_DATA_TEMPR26_2_ ;
wire Z_R_DATA_TEMPR27_2_ ;
wire OR4_93_Y ;
wire Z_R_DATA_TEMPR16_30_ ;
wire Z_R_DATA_TEMPR18_30_ ;
wire OR4_53_Y ;
wire Z_R_DATA_TEMPR12_31_ ;
wire Z_R_DATA_TEMPR15_31_ ;
wire OR4_191_Y ;
wire Z_R_DATA_TEMPR4_5_ ;
wire Z_R_DATA_TEMPR5_5_ ;
wire Z_R_DATA_TEMPR6_5_ ;
wire Z_R_DATA_TEMPR7_5_ ;
wire OR4_258_Y ;
wire Z_R_DATA_TEMPR0_21_ ;
wire Z_R_DATA_TEMPR1_21_ ;
wire Z_R_DATA_TEMPR2_21_ ;
wire Z_R_DATA_TEMPR3_21_ ;
wire OR4_81_Y ;
wire Z_R_DATA_TEMPR12_10_ ;
wire Z_R_DATA_TEMPR15_10_ ;
wire Z_R_DATA_TEMPR16_11_ ;
wire Z_R_DATA_TEMPR18_11_ ;
wire Z_R_DATA_TEMPR20_11_ ;
wire Z_R_DATA_TEMPR21_11_ ;
wire OR4_344_Y ;
wire Z_R_DATA_TEMPR12_26_ ;
wire Z_R_DATA_TEMPR15_26_ ;
wire OR4_85_Y ;
wire Z_R_DATA_TEMPR12_20_ ;
wire Z_R_DATA_TEMPR15_20_ ;
wire Z_R_DATA_TEMPR25_20_ ;
wire Z_R_DATA_TEMPR25_21_ ;
wire Z_R_DATA_TEMPR25_22_ ;
wire Z_R_DATA_TEMPR25_23_ ;
wire Z_R_DATA_TEMPR25_24_ ;
wire Z_R_DATA_TEMPR25_25_ ;
wire Z_R_DATA_TEMPR25_26_ ;
wire Z_R_DATA_TEMPR25_27_ ;
wire Z_R_DATA_TEMPR25_28_ ;
wire Z_R_DATA_TEMPR25_29_ ;
wire Z_R_DATA_TEMPR25_30_ ;
wire Z_R_DATA_TEMPR25_31_ ;
wire Z_R_DATA_TEMPR25_32_ ;
wire Z_R_DATA_TEMPR25_34_ ;
wire Z_R_DATA_TEMPR25_35_ ;
wire Z_R_DATA_TEMPR25_36_ ;
wire Z_R_DATA_TEMPR25_38_ ;
wire Z_R_DATA_TEMPR25_39_ ;
wire Z_R_DATA_TEMPR25_1_ ;
wire Z_R_DATA_TEMPR25_3_ ;
wire Z_R_DATA_TEMPR25_4_ ;
wire Z_R_DATA_TEMPR25_5_ ;
wire Z_R_DATA_TEMPR25_6_ ;
wire Z_R_DATA_TEMPR25_7_ ;
wire Z_R_DATA_TEMPR25_8_ ;
wire Z_R_DATA_TEMPR25_9_ ;
wire Z_R_DATA_TEMPR25_11_ ;
wire Z_R_DATA_TEMPR25_12_ ;
wire Z_R_DATA_TEMPR25_13_ ;
wire Z_R_DATA_TEMPR25_14_ ;
wire Z_R_DATA_TEMPR25_16_ ;
wire Z_R_DATA_TEMPR25_17_ ;
wire Z_R_DATA_TEMPR25_18_ ;
wire Z_R_DATA_TEMPR25_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_DB_DETECT ;
wire Z_ACCESS_BUSY_25__0_ ;
wire OR4_40_Y ;
wire Z_R_DATA_TEMPR0_2_ ;
wire Z_R_DATA_TEMPR1_2_ ;
wire Z_R_DATA_TEMPR2_2_ ;
wire Z_R_DATA_TEMPR3_2_ ;
wire OR4_126_Y ;
wire Z_R_DATA_TEMPR16_31_ ;
wire Z_R_DATA_TEMPR18_31_ ;
wire OR4_159_Y ;
wire OR4_123_Y ;
wire OR4_50_Y ;
wire OR4_23_Y ;
wire OR4_113_Y ;
wire OR4_60_Y ;
wire OR4_88_Y ;
wire OR4_265_Y ;
wire OR2_8_Y ;
wire Z_R_DATA_TEMPR22_6_ ;
wire Z_R_DATA_TEMPR23_6_ ;
wire Z_R_DATA_TEMPR21_20_ ;
wire Z_R_DATA_TEMPR21_21_ ;
wire Z_R_DATA_TEMPR21_22_ ;
wire Z_R_DATA_TEMPR21_23_ ;
wire Z_R_DATA_TEMPR21_24_ ;
wire Z_R_DATA_TEMPR21_26_ ;
wire Z_R_DATA_TEMPR21_27_ ;
wire Z_R_DATA_TEMPR21_28_ ;
wire Z_R_DATA_TEMPR21_29_ ;
wire Z_R_DATA_TEMPR21_30_ ;
wire Z_R_DATA_TEMPR21_31_ ;
wire Z_R_DATA_TEMPR21_32_ ;
wire Z_R_DATA_TEMPR21_33_ ;
wire Z_R_DATA_TEMPR21_34_ ;
wire Z_R_DATA_TEMPR21_36_ ;
wire Z_R_DATA_TEMPR21_37_ ;
wire Z_R_DATA_TEMPR21_38_ ;
wire Z_R_DATA_TEMPR21_39_ ;
wire Z_R_DATA_TEMPR21_0_ ;
wire Z_R_DATA_TEMPR21_1_ ;
wire Z_R_DATA_TEMPR21_2_ ;
wire Z_R_DATA_TEMPR21_3_ ;
wire Z_R_DATA_TEMPR21_4_ ;
wire Z_R_DATA_TEMPR21_5_ ;
wire Z_R_DATA_TEMPR21_6_ ;
wire Z_R_DATA_TEMPR21_7_ ;
wire Z_R_DATA_TEMPR21_8_ ;
wire Z_R_DATA_TEMPR21_9_ ;
wire Z_R_DATA_TEMPR21_13_ ;
wire Z_R_DATA_TEMPR21_14_ ;
wire Z_R_DATA_TEMPR21_16_ ;
wire Z_R_DATA_TEMPR21_17_ ;
wire Z_R_DATA_TEMPR21_18_ ;
wire Z_R_DATA_TEMPR21_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_DB_DETECT ;
wire Z_ACCESS_BUSY_21__0_ ;
wire OR4_310_Y ;
wire Z_R_DATA_TEMPR24_30_ ;
wire Z_R_DATA_TEMPR26_30_ ;
wire Z_R_DATA_TEMPR27_30_ ;
wire Z_R_DATA_TEMPR20_17_ ;
wire OR4_214_Y ;
wire Z_R_DATA_TEMPR24_7_ ;
wire Z_R_DATA_TEMPR26_7_ ;
wire Z_R_DATA_TEMPR27_7_ ;
wire OR4_350_Y ;
wire OR4_140_Y ;
wire OR2_27_Y ;
wire Z_R_DATA_TEMPR22_14_ ;
wire Z_R_DATA_TEMPR23_14_ ;
wire OR4_267_Y ;
wire OR4_189_Y ;
wire OR4_84_Y ;
wire OR4_10_Y ;
wire OR4_170_Y ;
wire Z_R_DATA_TEMPR12_30_ ;
wire Z_R_DATA_TEMPR15_30_ ;
wire OR4_297_Y ;
wire Z_R_DATA_TEMPR8_34_ ;
wire Z_R_DATA_TEMPR9_34_ ;
wire Z_R_DATA_TEMPR11_34_ ;
wire OR4_44_Y ;
wire Z_R_DATA_TEMPR8_23_ ;
wire Z_R_DATA_TEMPR9_23_ ;
wire Z_R_DATA_TEMPR11_23_ ;
wire Z_R_DATA_TEMPR2_20_ ;
wire Z_R_DATA_TEMPR2_22_ ;
wire Z_R_DATA_TEMPR2_23_ ;
wire Z_R_DATA_TEMPR2_24_ ;
wire Z_R_DATA_TEMPR2_25_ ;
wire Z_R_DATA_TEMPR2_26_ ;
wire Z_R_DATA_TEMPR2_28_ ;
wire Z_R_DATA_TEMPR2_29_ ;
wire Z_R_DATA_TEMPR2_33_ ;
wire Z_R_DATA_TEMPR2_34_ ;
wire Z_R_DATA_TEMPR2_35_ ;
wire Z_R_DATA_TEMPR2_37_ ;
wire Z_R_DATA_TEMPR2_38_ ;
wire Z_R_DATA_TEMPR2_39_ ;
wire Z_R_DATA_TEMPR2_0_ ;
wire Z_R_DATA_TEMPR2_1_ ;
wire Z_R_DATA_TEMPR2_3_ ;
wire Z_R_DATA_TEMPR2_4_ ;
wire Z_R_DATA_TEMPR2_5_ ;
wire Z_R_DATA_TEMPR2_7_ ;
wire Z_R_DATA_TEMPR2_8_ ;
wire Z_R_DATA_TEMPR2_9_ ;
wire Z_R_DATA_TEMPR2_10_ ;
wire Z_R_DATA_TEMPR2_11_ ;
wire Z_R_DATA_TEMPR2_12_ ;
wire Z_R_DATA_TEMPR2_13_ ;
wire Z_R_DATA_TEMPR2_15_ ;
wire Z_R_DATA_TEMPR2_16_ ;
wire Z_R_DATA_TEMPR2_17_ ;
wire Z_R_DATA_TEMPR2_18_ ;
wire Z_R_DATA_TEMPR2_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_DB_DETECT ;
wire Z_ACCESS_BUSY_2__0_ ;
wire OR4_213_Y ;
wire Z_R_DATA_TEMPR4_10_ ;
wire Z_R_DATA_TEMPR5_10_ ;
wire Z_R_DATA_TEMPR6_10_ ;
wire Z_R_DATA_TEMPR7_10_ ;
wire Z_R_DATA_TEMPR12_35_ ;
wire Z_R_DATA_TEMPR15_35_ ;
wire OR4_114_Y ;
wire Z_R_DATA_TEMPR8_15_ ;
wire Z_R_DATA_TEMPR9_15_ ;
wire Z_R_DATA_TEMPR11_15_ ;
wire OR4_216_Y ;
wire Z_R_DATA_TEMPR8_0_ ;
wire Z_R_DATA_TEMPR9_0_ ;
wire Z_R_DATA_TEMPR11_0_ ;
wire OR4_90_Y ;
wire Z_R_DATA_TEMPR0_15_ ;
wire Z_R_DATA_TEMPR1_15_ ;
wire Z_R_DATA_TEMPR3_15_ ;
wire OR4_120_Y ;
wire Z_R_DATA_TEMPR28_21_ ;
wire Z_R_DATA_TEMPR29_21_ ;
wire Z_R_DATA_TEMPR30_21_ ;
wire Z_R_DATA_TEMPR31_21_ ;
wire Z_R_DATA_TEMPR12_2_ ;
wire Z_R_DATA_TEMPR15_2_ ;
wire OR4_253_Y ;
wire Z_R_DATA_TEMPR12_33_ ;
wire Z_R_DATA_TEMPR15_33_ ;
wire OR4_317_Y ;
wire OR4_39_Y ;
wire OR4_241_Y ;
wire OR4_41_Y ;
wire OR4_164_Y ;
wire OR4_133_Y ;
wire Z_R_DATA_TEMPR0_33_ ;
wire Z_R_DATA_TEMPR1_33_ ;
wire Z_R_DATA_TEMPR3_33_ ;
wire OR4_154_Y ;
wire Z_R_DATA_TEMPR12_17_ ;
wire Z_R_DATA_TEMPR15_17_ ;
wire OR4_201_Y ;
wire Z_R_DATA_TEMPR24_5_ ;
wire Z_R_DATA_TEMPR26_5_ ;
wire Z_R_DATA_TEMPR27_5_ ;
wire OR4_256_Y ;
wire Z_R_DATA_TEMPR24_24_ ;
wire Z_R_DATA_TEMPR26_24_ ;
wire Z_R_DATA_TEMPR27_24_ ;
wire OR4_357_Y ;
wire Z_R_DATA_TEMPR28_37_ ;
wire Z_R_DATA_TEMPR29_37_ ;
wire Z_R_DATA_TEMPR30_37_ ;
wire Z_R_DATA_TEMPR31_37_ ;
wire OR4_166_Y ;
wire Z_R_DATA_TEMPR12_23_ ;
wire Z_R_DATA_TEMPR15_23_ ;
wire OR4_77_Y ;
wire Z_R_DATA_TEMPR8_4_ ;
wire Z_R_DATA_TEMPR9_4_ ;
wire Z_R_DATA_TEMPR11_4_ ;
wire Z_R_DATA_TEMPR5_20_ ;
wire Z_R_DATA_TEMPR5_21_ ;
wire Z_R_DATA_TEMPR5_22_ ;
wire Z_R_DATA_TEMPR5_23_ ;
wire Z_R_DATA_TEMPR5_24_ ;
wire Z_R_DATA_TEMPR5_25_ ;
wire Z_R_DATA_TEMPR5_26_ ;
wire Z_R_DATA_TEMPR5_27_ ;
wire Z_R_DATA_TEMPR5_28_ ;
wire Z_R_DATA_TEMPR5_29_ ;
wire Z_R_DATA_TEMPR5_31_ ;
wire Z_R_DATA_TEMPR5_32_ ;
wire Z_R_DATA_TEMPR5_34_ ;
wire Z_R_DATA_TEMPR5_35_ ;
wire Z_R_DATA_TEMPR5_36_ ;
wire Z_R_DATA_TEMPR5_37_ ;
wire Z_R_DATA_TEMPR5_38_ ;
wire Z_R_DATA_TEMPR5_39_ ;
wire Z_R_DATA_TEMPR5_0_ ;
wire Z_R_DATA_TEMPR5_1_ ;
wire Z_R_DATA_TEMPR5_2_ ;
wire Z_R_DATA_TEMPR5_3_ ;
wire Z_R_DATA_TEMPR5_6_ ;
wire Z_R_DATA_TEMPR5_7_ ;
wire Z_R_DATA_TEMPR5_8_ ;
wire Z_R_DATA_TEMPR5_9_ ;
wire Z_R_DATA_TEMPR5_11_ ;
wire Z_R_DATA_TEMPR5_13_ ;
wire Z_R_DATA_TEMPR5_14_ ;
wire Z_R_DATA_TEMPR5_15_ ;
wire Z_R_DATA_TEMPR5_16_ ;
wire Z_R_DATA_TEMPR5_18_ ;
wire Z_R_DATA_TEMPR5_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_DB_DETECT ;
wire Z_ACCESS_BUSY_5__0_ ;
wire OR2_3_Y ;
wire Z_R_DATA_TEMPR20_0_ ;
wire Z_R_DATA_TEMPR6_20_ ;
wire Z_R_DATA_TEMPR6_21_ ;
wire Z_R_DATA_TEMPR6_22_ ;
wire Z_R_DATA_TEMPR6_23_ ;
wire Z_R_DATA_TEMPR6_24_ ;
wire Z_R_DATA_TEMPR6_25_ ;
wire Z_R_DATA_TEMPR6_26_ ;
wire Z_R_DATA_TEMPR6_27_ ;
wire Z_R_DATA_TEMPR6_28_ ;
wire Z_R_DATA_TEMPR6_29_ ;
wire Z_R_DATA_TEMPR6_31_ ;
wire Z_R_DATA_TEMPR6_32_ ;
wire Z_R_DATA_TEMPR6_34_ ;
wire Z_R_DATA_TEMPR6_35_ ;
wire Z_R_DATA_TEMPR6_36_ ;
wire Z_R_DATA_TEMPR6_37_ ;
wire Z_R_DATA_TEMPR6_38_ ;
wire Z_R_DATA_TEMPR6_39_ ;
wire Z_R_DATA_TEMPR6_0_ ;
wire Z_R_DATA_TEMPR6_1_ ;
wire Z_R_DATA_TEMPR6_2_ ;
wire Z_R_DATA_TEMPR6_3_ ;
wire Z_R_DATA_TEMPR6_6_ ;
wire Z_R_DATA_TEMPR6_7_ ;
wire Z_R_DATA_TEMPR6_8_ ;
wire Z_R_DATA_TEMPR6_9_ ;
wire Z_R_DATA_TEMPR6_11_ ;
wire Z_R_DATA_TEMPR6_13_ ;
wire Z_R_DATA_TEMPR6_14_ ;
wire Z_R_DATA_TEMPR6_15_ ;
wire Z_R_DATA_TEMPR6_16_ ;
wire Z_R_DATA_TEMPR6_18_ ;
wire Z_R_DATA_TEMPR6_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_DB_DETECT ;
wire Z_ACCESS_BUSY_6__0_ ;
wire OR4_94_Y ;
wire Z_R_DATA_TEMPR16_23_ ;
wire Z_R_DATA_TEMPR18_23_ ;
wire OR4_54_Y ;
wire OR4_13_Y ;
wire Z_R_DATA_TEMPR22_25_ ;
wire Z_R_DATA_TEMPR23_25_ ;
wire OR4_28_Y ;
wire Z_R_DATA_TEMPR8_22_ ;
wire Z_R_DATA_TEMPR9_22_ ;
wire Z_R_DATA_TEMPR11_22_ ;
wire OR4_328_Y ;
wire Z_R_DATA_TEMPR8_30_ ;
wire Z_R_DATA_TEMPR9_30_ ;
wire Z_R_DATA_TEMPR11_30_ ;
wire Z_R_DATA_TEMPR4_13_ ;
wire Z_R_DATA_TEMPR7_13_ ;
wire Z_R_DATA_TEMPR20_1_ ;
wire OR4_326_Y ;
wire Z_R_DATA_TEMPR16_37_ ;
wire Z_R_DATA_TEMPR18_37_ ;
wire OR4_72_Y ;
wire Z_R_DATA_TEMPR4_27_ ;
wire Z_R_DATA_TEMPR7_27_ ;
wire OR4_132_Y ;
wire Z_R_DATA_TEMPR24_3_ ;
wire Z_R_DATA_TEMPR26_3_ ;
wire Z_R_DATA_TEMPR27_3_ ;
wire OR4_278_Y ;
wire Z_R_DATA_TEMPR24_23_ ;
wire Z_R_DATA_TEMPR26_23_ ;
wire Z_R_DATA_TEMPR27_23_ ;
wire OR4_232_Y ;
wire Z_R_DATA_TEMPR16_34_ ;
wire Z_R_DATA_TEMPR18_34_ ;
wire OR4_303_Y ;
wire OR4_1_Y ;
wire OR4_124_Y ;
wire OR4_196_Y ;
wire OR4_274_Y ;
wire OR4_172_Y ;
wire OR4_2_Y ;
wire OR4_87_Y ;
wire Z_R_DATA_TEMPR28_16_ ;
wire Z_R_DATA_TEMPR29_16_ ;
wire Z_R_DATA_TEMPR30_16_ ;
wire Z_R_DATA_TEMPR31_16_ ;
wire OR4_228_Y ;
wire Z_R_DATA_TEMPR4_25_ ;
wire Z_R_DATA_TEMPR7_25_ ;
wire OR2_1_Y ;
wire Z_R_DATA_TEMPR20_31_ ;
wire OR4_61_Y ;
wire Z_R_DATA_TEMPR4_7_ ;
wire Z_R_DATA_TEMPR7_7_ ;
wire OR4_11_Y ;
wire Z_R_DATA_TEMPR16_15_ ;
wire Z_R_DATA_TEMPR18_15_ ;
wire OR4_160_Y ;
wire Z_R_DATA_TEMPR12_27_ ;
wire Z_R_DATA_TEMPR15_27_ ;
wire OR4_259_Y ;
wire Z_R_DATA_TEMPR4_1_ ;
wire Z_R_DATA_TEMPR7_1_ ;
wire OR4_82_Y ;
wire Z_R_DATA_TEMPR24_11_ ;
wire Z_R_DATA_TEMPR26_11_ ;
wire Z_R_DATA_TEMPR27_11_ ;
wire OR4_65_Y ;
wire OR4_227_Y ;
wire OR4_240_Y ;
wire OR4_119_Y ;
wire Z_R_DATA_TEMPR28_11_ ;
wire Z_R_DATA_TEMPR29_11_ ;
wire Z_R_DATA_TEMPR30_11_ ;
wire Z_R_DATA_TEMPR31_11_ ;
wire Z_R_DATA_TEMPR0_35_ ;
wire Z_R_DATA_TEMPR1_35_ ;
wire Z_R_DATA_TEMPR3_35_ ;
wire Z_R_DATA_TEMPR15_21_ ;
wire Z_R_DATA_TEMPR15_22_ ;
wire Z_R_DATA_TEMPR15_24_ ;
wire Z_R_DATA_TEMPR15_25_ ;
wire Z_R_DATA_TEMPR15_28_ ;
wire Z_R_DATA_TEMPR15_29_ ;
wire Z_R_DATA_TEMPR15_32_ ;
wire Z_R_DATA_TEMPR15_34_ ;
wire Z_R_DATA_TEMPR15_36_ ;
wire Z_R_DATA_TEMPR15_38_ ;
wire Z_R_DATA_TEMPR15_39_ ;
wire Z_R_DATA_TEMPR15_0_ ;
wire Z_R_DATA_TEMPR15_1_ ;
wire Z_R_DATA_TEMPR15_4_ ;
wire Z_R_DATA_TEMPR15_6_ ;
wire Z_R_DATA_TEMPR15_7_ ;
wire Z_R_DATA_TEMPR15_8_ ;
wire Z_R_DATA_TEMPR15_9_ ;
wire Z_R_DATA_TEMPR15_11_ ;
wire Z_R_DATA_TEMPR15_12_ ;
wire Z_R_DATA_TEMPR15_13_ ;
wire Z_R_DATA_TEMPR15_14_ ;
wire Z_R_DATA_TEMPR15_15_ ;
wire Z_R_DATA_TEMPR15_16_ ;
wire Z_R_DATA_TEMPR15_18_ ;
wire Z_R_DATA_TEMPR15_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_DB_DETECT ;
wire Z_ACCESS_BUSY_15__0_ ;
wire Z_R_DATA_TEMPR4_37_ ;
wire Z_R_DATA_TEMPR7_37_ ;
wire OR4_312_Y ;
wire OR4_64_Y ;
wire OR4_221_Y ;
wire OR4_47_Y ;
wire OR4_343_Y ;
wire Z_R_DATA_TEMPR8_3_ ;
wire Z_R_DATA_TEMPR9_3_ ;
wire Z_R_DATA_TEMPR11_3_ ;
wire OR4_38_Y ;
wire OR4_135_Y ;
wire OR4_99_Y ;
wire OR4_338_Y ;
wire OR4_137_Y ;
wire Z_R_DATA_TEMPR11_20_ ;
wire Z_R_DATA_TEMPR11_21_ ;
wire Z_R_DATA_TEMPR11_24_ ;
wire Z_R_DATA_TEMPR11_26_ ;
wire Z_R_DATA_TEMPR11_28_ ;
wire Z_R_DATA_TEMPR11_29_ ;
wire Z_R_DATA_TEMPR11_31_ ;
wire Z_R_DATA_TEMPR11_32_ ;
wire Z_R_DATA_TEMPR11_33_ ;
wire Z_R_DATA_TEMPR11_35_ ;
wire Z_R_DATA_TEMPR11_38_ ;
wire Z_R_DATA_TEMPR11_39_ ;
wire Z_R_DATA_TEMPR11_2_ ;
wire Z_R_DATA_TEMPR11_5_ ;
wire Z_R_DATA_TEMPR11_7_ ;
wire Z_R_DATA_TEMPR11_8_ ;
wire Z_R_DATA_TEMPR11_9_ ;
wire Z_R_DATA_TEMPR11_10_ ;
wire Z_R_DATA_TEMPR11_13_ ;
wire Z_R_DATA_TEMPR11_14_ ;
wire Z_R_DATA_TEMPR11_18_ ;
wire Z_R_DATA_TEMPR11_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_DB_DETECT ;
wire Z_ACCESS_BUSY_11__0_ ;
wire OR4_118_Y ;
wire OR4_244_Y ;
wire OR4_67_Y ;
wire OR4_190_Y ;
wire OR4_63_Y ;
wire OR4_229_Y ;
wire OR4_352_Y ;
wire Z_R_DATA_TEMPR4_2_ ;
wire Z_R_DATA_TEMPR7_2_ ;
wire Z_R_DATA_TEMPR28_1_ ;
wire Z_R_DATA_TEMPR29_1_ ;
wire Z_R_DATA_TEMPR30_1_ ;
wire Z_R_DATA_TEMPR31_1_ ;
wire OR4_74_Y ;
wire OR4_355_Y ;
wire OR4_143_Y ;
wire OR4_194_Y ;
wire OR4_3_Y ;
wire OR4_320_Y ;
wire OR4_42_Y ;
wire OR4_243_Y ;
wire OR4_296_Y ;
wire OR4_287_Y ;
wire OR2_30_Y ;
wire Z_R_DATA_TEMPR20_24_ ;
wire Z_R_DATA_TEMPR28_2_ ;
wire Z_R_DATA_TEMPR29_2_ ;
wire Z_R_DATA_TEMPR30_2_ ;
wire Z_R_DATA_TEMPR31_2_ ;
wire OR4_73_Y ;
wire OR4_152_Y ;
wire OR4_76_Y ;
wire OR4_158_Y ;
wire Z_R_DATA_TEMPR4_0_ ;
wire Z_R_DATA_TEMPR7_0_ ;
wire Z_R_DATA_TEMPR16_17_ ;
wire Z_R_DATA_TEMPR18_17_ ;
wire OR4_273_Y ;
wire Z_R_DATA_TEMPR28_27_ ;
wire Z_R_DATA_TEMPR29_27_ ;
wire Z_R_DATA_TEMPR30_27_ ;
wire Z_R_DATA_TEMPR31_27_ ;
wire Z_R_DATA_TEMPR8_26_ ;
wire Z_R_DATA_TEMPR9_26_ ;
wire OR4_102_Y ;
wire Z_R_DATA_TEMPR16_35_ ;
wire Z_R_DATA_TEMPR18_35_ ;
wire OR4_291_Y ;
wire OR4_185_Y ;
wire OR4_96_Y ;
wire OR4_294_Y ;
wire OR4_174_Y ;
wire Z_R_DATA_TEMPR28_36_ ;
wire Z_R_DATA_TEMPR29_36_ ;
wire Z_R_DATA_TEMPR30_36_ ;
wire Z_R_DATA_TEMPR31_36_ ;
wire OR4_224_Y ;
wire Z_R_DATA_TEMPR24_25_ ;
wire Z_R_DATA_TEMPR26_25_ ;
wire Z_R_DATA_TEMPR27_25_ ;
wire Z_R_DATA_TEMPR0_24_ ;
wire Z_R_DATA_TEMPR1_24_ ;
wire Z_R_DATA_TEMPR3_24_ ;
wire OR4_202_Y ;
wire OR4_125_Y ;
wire OR2_21_Y ;
wire Z_R_DATA_TEMPR22_36_ ;
wire Z_R_DATA_TEMPR23_36_ ;
wire OR4_324_Y ;
wire OR4_104_Y ;
wire OR4_337_Y ;
wire OR4_52_Y ;
wire Z_R_DATA_TEMPR8_20_ ;
wire Z_R_DATA_TEMPR8_21_ ;
wire Z_R_DATA_TEMPR8_24_ ;
wire Z_R_DATA_TEMPR8_28_ ;
wire Z_R_DATA_TEMPR8_29_ ;
wire Z_R_DATA_TEMPR8_31_ ;
wire Z_R_DATA_TEMPR8_32_ ;
wire Z_R_DATA_TEMPR8_33_ ;
wire Z_R_DATA_TEMPR8_35_ ;
wire Z_R_DATA_TEMPR8_38_ ;
wire Z_R_DATA_TEMPR8_39_ ;
wire Z_R_DATA_TEMPR8_2_ ;
wire Z_R_DATA_TEMPR8_5_ ;
wire Z_R_DATA_TEMPR8_7_ ;
wire Z_R_DATA_TEMPR8_8_ ;
wire Z_R_DATA_TEMPR8_9_ ;
wire Z_R_DATA_TEMPR8_10_ ;
wire Z_R_DATA_TEMPR8_13_ ;
wire Z_R_DATA_TEMPR8_14_ ;
wire Z_R_DATA_TEMPR8_18_ ;
wire Z_R_DATA_TEMPR8_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_DB_DETECT ;
wire Z_ACCESS_BUSY_8__0_ ;
wire Z_R_DATA_TEMPR4_35_ ;
wire Z_R_DATA_TEMPR7_35_ ;
wire OR4_223_Y ;
wire OR4_178_Y ;
wire OR2_11_Y ;
wire Z_R_DATA_TEMPR22_33_ ;
wire Z_R_DATA_TEMPR23_33_ ;
wire OR4_139_Y ;
wire OR4_313_Y ;
wire OR2_5_Y ;
wire Z_R_DATA_TEMPR20_27_ ;
wire Z_R_DATA_TEMPR4_34_ ;
wire Z_R_DATA_TEMPR7_34_ ;
wire OR2_34_Y ;
wire Z_R_DATA_TEMPR20_21_ ;
wire Z_R_DATA_TEMPR12_1_ ;
wire OR4_129_Y ;
wire OR4_277_Y ;
wire OR4_206_Y ;
wire OR4_327_Y ;
wire Z_R_DATA_TEMPR28_3_ ;
wire Z_R_DATA_TEMPR29_3_ ;
wire Z_R_DATA_TEMPR30_3_ ;
wire Z_R_DATA_TEMPR31_3_ ;
wire OR2_10_Y ;
wire Z_R_DATA_TEMPR20_30_ ;
wire Z_R_DATA_TEMPR20_36_ ;
wire OR4_142_Y ;
wire Z_R_DATA_TEMPR16_24_ ;
wire Z_R_DATA_TEMPR18_24_ ;
wire Z_R_DATA_TEMPR4_20_ ;
wire Z_R_DATA_TEMPR4_21_ ;
wire Z_R_DATA_TEMPR4_22_ ;
wire Z_R_DATA_TEMPR4_23_ ;
wire Z_R_DATA_TEMPR4_24_ ;
wire Z_R_DATA_TEMPR4_26_ ;
wire Z_R_DATA_TEMPR4_28_ ;
wire Z_R_DATA_TEMPR4_29_ ;
wire Z_R_DATA_TEMPR4_31_ ;
wire Z_R_DATA_TEMPR4_32_ ;
wire Z_R_DATA_TEMPR4_36_ ;
wire Z_R_DATA_TEMPR4_38_ ;
wire Z_R_DATA_TEMPR4_39_ ;
wire Z_R_DATA_TEMPR4_3_ ;
wire Z_R_DATA_TEMPR4_6_ ;
wire Z_R_DATA_TEMPR4_8_ ;
wire Z_R_DATA_TEMPR4_9_ ;
wire Z_R_DATA_TEMPR4_11_ ;
wire Z_R_DATA_TEMPR4_14_ ;
wire Z_R_DATA_TEMPR4_15_ ;
wire Z_R_DATA_TEMPR4_16_ ;
wire Z_R_DATA_TEMPR4_18_ ;
wire Z_R_DATA_TEMPR4_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_DB_DETECT ;
wire Z_ACCESS_BUSY_4__0_ ;
wire OR4_293_Y ;
wire OR4_215_Y ;
wire OR4_255_Y ;
wire OR4_86_Y ;
wire Z_R_DATA_TEMPR24_21_ ;
wire Z_R_DATA_TEMPR26_21_ ;
wire Z_R_DATA_TEMPR27_21_ ;
wire Z_R_DATA_TEMPR16_22_ ;
wire Z_R_DATA_TEMPR18_22_ ;
wire OR4_332_Y ;
wire Z_R_DATA_TEMPR12_11_ ;
wire Z_R_DATA_TEMPR1_20_ ;
wire Z_R_DATA_TEMPR1_22_ ;
wire Z_R_DATA_TEMPR1_23_ ;
wire Z_R_DATA_TEMPR1_25_ ;
wire Z_R_DATA_TEMPR1_26_ ;
wire Z_R_DATA_TEMPR1_28_ ;
wire Z_R_DATA_TEMPR1_29_ ;
wire Z_R_DATA_TEMPR1_34_ ;
wire Z_R_DATA_TEMPR1_37_ ;
wire Z_R_DATA_TEMPR1_38_ ;
wire Z_R_DATA_TEMPR1_39_ ;
wire Z_R_DATA_TEMPR1_0_ ;
wire Z_R_DATA_TEMPR1_1_ ;
wire Z_R_DATA_TEMPR1_3_ ;
wire Z_R_DATA_TEMPR1_4_ ;
wire Z_R_DATA_TEMPR1_5_ ;
wire Z_R_DATA_TEMPR1_7_ ;
wire Z_R_DATA_TEMPR1_8_ ;
wire Z_R_DATA_TEMPR1_9_ ;
wire Z_R_DATA_TEMPR1_10_ ;
wire Z_R_DATA_TEMPR1_11_ ;
wire Z_R_DATA_TEMPR1_12_ ;
wire Z_R_DATA_TEMPR1_13_ ;
wire Z_R_DATA_TEMPR1_16_ ;
wire Z_R_DATA_TEMPR1_17_ ;
wire Z_R_DATA_TEMPR1_18_ ;
wire Z_R_DATA_TEMPR1_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_DB_DETECT ;
wire Z_ACCESS_BUSY_1__0_ ;
wire OR4_242_Y ;
wire Z_R_DATA_TEMPR12_25_ ;
wire OR4_359_Y ;
wire Z_R_DATA_TEMPR16_20_ ;
wire Z_R_DATA_TEMPR18_20_ ;
wire OR4_78_Y ;
wire OR4_347_Y ;
wire OR4_97_Y ;
wire OR4_200_Y ;
wire Z_R_DATA_TEMPR22_21_ ;
wire Z_R_DATA_TEMPR23_21_ ;
wire Z_R_DATA_TEMPR7_3_ ;
wire Z_R_DATA_TEMPR22_20_ ;
wire Z_R_DATA_TEMPR22_23_ ;
wire Z_R_DATA_TEMPR22_24_ ;
wire Z_R_DATA_TEMPR22_26_ ;
wire Z_R_DATA_TEMPR22_27_ ;
wire Z_R_DATA_TEMPR22_28_ ;
wire Z_R_DATA_TEMPR22_29_ ;
wire Z_R_DATA_TEMPR22_30_ ;
wire Z_R_DATA_TEMPR22_31_ ;
wire Z_R_DATA_TEMPR22_32_ ;
wire Z_R_DATA_TEMPR22_34_ ;
wire Z_R_DATA_TEMPR22_35_ ;
wire Z_R_DATA_TEMPR22_37_ ;
wire Z_R_DATA_TEMPR22_38_ ;
wire Z_R_DATA_TEMPR22_39_ ;
wire Z_R_DATA_TEMPR22_0_ ;
wire Z_R_DATA_TEMPR22_2_ ;
wire Z_R_DATA_TEMPR22_3_ ;
wire Z_R_DATA_TEMPR22_4_ ;
wire Z_R_DATA_TEMPR22_5_ ;
wire Z_R_DATA_TEMPR22_7_ ;
wire Z_R_DATA_TEMPR22_8_ ;
wire Z_R_DATA_TEMPR22_9_ ;
wire Z_R_DATA_TEMPR22_10_ ;
wire Z_R_DATA_TEMPR22_12_ ;
wire Z_R_DATA_TEMPR22_13_ ;
wire Z_R_DATA_TEMPR22_15_ ;
wire Z_R_DATA_TEMPR22_18_ ;
wire Z_R_DATA_TEMPR22_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_DB_DETECT ;
wire Z_ACCESS_BUSY_22__0_ ;
wire Z_R_DATA_TEMPR9_20_ ;
wire Z_R_DATA_TEMPR9_21_ ;
wire Z_R_DATA_TEMPR9_24_ ;
wire Z_R_DATA_TEMPR9_28_ ;
wire Z_R_DATA_TEMPR9_29_ ;
wire Z_R_DATA_TEMPR9_31_ ;
wire Z_R_DATA_TEMPR9_32_ ;
wire Z_R_DATA_TEMPR9_33_ ;
wire Z_R_DATA_TEMPR9_35_ ;
wire Z_R_DATA_TEMPR9_38_ ;
wire Z_R_DATA_TEMPR9_39_ ;
wire Z_R_DATA_TEMPR9_2_ ;
wire Z_R_DATA_TEMPR9_5_ ;
wire Z_R_DATA_TEMPR9_7_ ;
wire Z_R_DATA_TEMPR9_8_ ;
wire Z_R_DATA_TEMPR9_9_ ;
wire Z_R_DATA_TEMPR9_10_ ;
wire Z_R_DATA_TEMPR9_13_ ;
wire Z_R_DATA_TEMPR9_14_ ;
wire Z_R_DATA_TEMPR9_18_ ;
wire Z_R_DATA_TEMPR9_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_DB_DETECT ;
wire Z_ACCESS_BUSY_9__0_ ;
wire OR4_33_Y ;
wire Z_R_DATA_TEMPR16_3_ ;
wire Z_R_DATA_TEMPR18_3_ ;
wire OR4_167_Y ;
wire Z_R_DATA_TEMPR24_6_ ;
wire Z_R_DATA_TEMPR26_6_ ;
wire Z_R_DATA_TEMPR27_6_ ;
wire OR2_14_Y ;
wire Z_R_DATA_TEMPR20_37_ ;
wire OR4_136_Y ;
wire Z_R_DATA_TEMPR28_30_ ;
wire Z_R_DATA_TEMPR29_30_ ;
wire Z_R_DATA_TEMPR30_30_ ;
wire Z_R_DATA_TEMPR31_30_ ;
wire OR4_217_Y ;
wire Z_R_DATA_TEMPR7_20_ ;
wire Z_R_DATA_TEMPR12_15_ ;
wire Z_R_DATA_TEMPR12_36_ ;
wire OR2_39_Y ;
wire Z_R_DATA_TEMPR23_34_ ;
wire OR4_175_Y ;
wire Z_R_DATA_TEMPR24_32_ ;
wire Z_R_DATA_TEMPR26_32_ ;
wire Z_R_DATA_TEMPR27_32_ ;
wire OR4_257_Y ;
wire Z_R_DATA_TEMPR0_11_ ;
wire Z_R_DATA_TEMPR3_11_ ;
wire OR4_263_Y ;
wire Z_R_DATA_TEMPR28_22_ ;
wire Z_R_DATA_TEMPR29_22_ ;
wire Z_R_DATA_TEMPR30_22_ ;
wire Z_R_DATA_TEMPR31_22_ ;
wire OR4_311_Y ;
wire Z_R_DATA_TEMPR7_22_ ;
wire Z_R_DATA_TEMPR12_13_ ;
wire OR4_233_Y ;
wire Z_R_DATA_TEMPR30_20_ ;
wire Z_R_DATA_TEMPR30_23_ ;
wire Z_R_DATA_TEMPR30_24_ ;
wire Z_R_DATA_TEMPR30_25_ ;
wire Z_R_DATA_TEMPR30_26_ ;
wire Z_R_DATA_TEMPR30_28_ ;
wire Z_R_DATA_TEMPR30_29_ ;
wire Z_R_DATA_TEMPR30_31_ ;
wire Z_R_DATA_TEMPR30_32_ ;
wire Z_R_DATA_TEMPR30_33_ ;
wire Z_R_DATA_TEMPR30_34_ ;
wire Z_R_DATA_TEMPR30_38_ ;
wire Z_R_DATA_TEMPR30_39_ ;
wire Z_R_DATA_TEMPR30_0_ ;
wire Z_R_DATA_TEMPR30_4_ ;
wire Z_R_DATA_TEMPR30_6_ ;
wire Z_R_DATA_TEMPR30_7_ ;
wire Z_R_DATA_TEMPR30_8_ ;
wire Z_R_DATA_TEMPR30_9_ ;
wire Z_R_DATA_TEMPR30_10_ ;
wire Z_R_DATA_TEMPR30_13_ ;
wire Z_R_DATA_TEMPR30_18_ ;
wire Z_R_DATA_TEMPR30_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_DB_DETECT ;
wire Z_ACCESS_BUSY_30__0_ ;
wire OR4_266_Y ;
wire Z_R_DATA_TEMPR16_32_ ;
wire Z_R_DATA_TEMPR18_32_ ;
wire OR4_62_Y ;
wire Z_R_DATA_TEMPR23_10_ ;
wire OR4_12_Y ;
wire Z_R_DATA_TEMPR12_32_ ;
wire OR4_179_Y ;
wire Z_R_DATA_TEMPR16_12_ ;
wire Z_R_DATA_TEMPR18_12_ ;
wire OR4_24_Y ;
wire Z_R_DATA_TEMPR7_32_ ;
wire OR4_245_Y ;
wire OR4_323_Y ;
wire OR4_283_Y ;
wire OR4_171_Y ;
wire OR4_209_Y ;
wire OR4_351_Y ;
wire Z_R_DATA_TEMPR23_24_ ;
wire Z_R_DATA_TEMPR20_34_ ;
wire Z_R_DATA_TEMPR16_36_ ;
wire Z_R_DATA_TEMPR18_36_ ;
wire OR4_302_Y ;
wire Z_R_DATA_TEMPR16_7_ ;
wire Z_R_DATA_TEMPR18_7_ ;
wire OR4_314_Y ;
wire Z_R_DATA_TEMPR16_2_ ;
wire Z_R_DATA_TEMPR18_2_ ;
wire OR4_192_Y ;
wire Z_R_DATA_TEMPR23_37_ ;
wire Z_R_DATA_TEMPR16_33_ ;
wire Z_R_DATA_TEMPR18_33_ ;
wire OR4_91_Y ;
wire OR2_37_Y ;
wire Z_R_DATA_TEMPR23_13_ ;
wire OR4_130_Y ;
wire OR4_211_Y ;
wire Z_R_DATA_TEMPR28_26_ ;
wire Z_R_DATA_TEMPR29_26_ ;
wire Z_R_DATA_TEMPR31_26_ ;
wire OR4_348_Y ;
wire OR4_188_Y ;
wire Z_R_DATA_TEMPR7_24_ ;
wire Z_R_DATA_TEMPR12_16_ ;
wire OR2_19_Y ;
wire Z_R_DATA_TEMPR20_5_ ;
wire OR4_187_Y ;
wire Z_R_DATA_TEMPR28_25_ ;
wire Z_R_DATA_TEMPR29_25_ ;
wire Z_R_DATA_TEMPR31_25_ ;
wire OR4_7_Y ;
wire Z_R_DATA_TEMPR28_24_ ;
wire Z_R_DATA_TEMPR29_24_ ;
wire Z_R_DATA_TEMPR31_24_ ;
wire Z_R_DATA_TEMPR24_31_ ;
wire Z_R_DATA_TEMPR26_31_ ;
wire Z_R_DATA_TEMPR27_31_ ;
wire Z_R_DATA_TEMPR23_12_ ;
wire OR4_34_Y ;
wire Z_R_DATA_TEMPR16_26_ ;
wire Z_R_DATA_TEMPR18_26_ ;
wire OR4_336_Y ;
wire Z_R_DATA_TEMPR24_17_ ;
wire Z_R_DATA_TEMPR26_17_ ;
wire Z_R_DATA_TEMPR27_17_ ;
wire Z_R_DATA_TEMPR20_14_ ;
wire OR2_6_Y ;
wire Z_R_DATA_TEMPR23_2_ ;
wire Z_R_DATA_TEMPR0_26_ ;
wire Z_R_DATA_TEMPR3_26_ ;
wire OR4_45_Y ;
wire Z_R_DATA_TEMPR28_10_ ;
wire Z_R_DATA_TEMPR29_10_ ;
wire Z_R_DATA_TEMPR31_10_ ;
wire OR4_121_Y ;
wire Z_R_DATA_TEMPR20_2_ ;
wire OR4_146_Y ;
wire Z_R_DATA_TEMPR28_6_ ;
wire Z_R_DATA_TEMPR29_6_ ;
wire Z_R_DATA_TEMPR31_6_ ;
wire Z_R_DATA_TEMPR23_31_ ;
wire OR4_29_Y ;
wire Z_R_DATA_TEMPR7_14_ ;
wire OR2_22_Y ;
wire Z_R_DATA_TEMPR20_3_ ;
wire OR4_286_Y ;
wire OR4_95_Y ;
wire Z_R_DATA_TEMPR23_5_ ;
wire OR4_295_Y ;
wire Z_R_DATA_TEMPR7_6_ ;
wire OR4_238_Y ;
wire Z_R_DATA_TEMPR16_27_ ;
wire Z_R_DATA_TEMPR18_27_ ;
wire OR4_100_Y ;
wire OR4_298_Y ;
wire OR4_289_Y ;
wire Z_R_DATA_TEMPR12_21_ ;
wire Z_R_DATA_TEMPR12_22_ ;
wire Z_R_DATA_TEMPR12_24_ ;
wire Z_R_DATA_TEMPR12_28_ ;
wire Z_R_DATA_TEMPR12_29_ ;
wire Z_R_DATA_TEMPR12_34_ ;
wire Z_R_DATA_TEMPR12_38_ ;
wire Z_R_DATA_TEMPR12_39_ ;
wire Z_R_DATA_TEMPR12_0_ ;
wire Z_R_DATA_TEMPR12_4_ ;
wire Z_R_DATA_TEMPR12_6_ ;
wire Z_R_DATA_TEMPR12_7_ ;
wire Z_R_DATA_TEMPR12_8_ ;
wire Z_R_DATA_TEMPR12_9_ ;
wire Z_R_DATA_TEMPR12_12_ ;
wire Z_R_DATA_TEMPR12_14_ ;
wire Z_R_DATA_TEMPR12_18_ ;
wire Z_R_DATA_TEMPR12_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_DB_DETECT ;
wire Z_ACCESS_BUSY_12__0_ ;
wire Z_R_DATA_TEMPR16_13_ ;
wire Z_R_DATA_TEMPR18_13_ ;
wire OR4_51_Y ;
wire OR4_46_Y ;
wire Z_R_DATA_TEMPR24_13_ ;
wire Z_R_DATA_TEMPR26_13_ ;
wire Z_R_DATA_TEMPR27_13_ ;
wire OR4_168_Y ;
wire Z_R_DATA_TEMPR7_31_ ;
wire Z_R_DATA_TEMPR0_5_ ;
wire Z_R_DATA_TEMPR3_5_ ;
wire Z_R_DATA_TEMPR16_5_ ;
wire Z_R_DATA_TEMPR18_5_ ;
wire OR4_55_Y ;
wire Z_R_DATA_TEMPR16_0_ ;
wire Z_R_DATA_TEMPR18_0_ ;
wire Z_R_DATA_TEMPR16_14_ ;
wire Z_R_DATA_TEMPR18_14_ ;
wire Z_R_DATA_TEMPR7_15_ ;
wire Z_R_DATA_TEMPR24_12_ ;
wire Z_R_DATA_TEMPR26_12_ ;
wire Z_R_DATA_TEMPR27_12_ ;
wire OR4_308_Y ;
wire Z_R_DATA_TEMPR23_3_ ;
wire OR4_306_Y ;
wire OR4_108_Y ;
wire OR4_236_Y ;
wire Z_R_DATA_TEMPR0_16_ ;
wire Z_R_DATA_TEMPR3_16_ ;
wire Z_R_DATA_TEMPR0_13_ ;
wire Z_R_DATA_TEMPR3_13_ ;
wire OR4_321_Y ;
wire OR4_300_Y ;
wire OR4_234_Y ;
wire OR4_80_Y ;
wire OR4_153_Y ;
wire OR4_335_Y ;
wire Z_R_DATA_TEMPR20_16_ ;
wire OR4_79_Y ;
wire OR2_26_Y ;
wire Z_R_DATA_TEMPR20_32_ ;
wire OR4_208_Y ;
wire Z_R_DATA_TEMPR28_23_ ;
wire Z_R_DATA_TEMPR29_23_ ;
wire Z_R_DATA_TEMPR31_23_ ;
wire OR4_68_Y ;
wire OR4_92_Y ;
wire Z_R_DATA_TEMPR24_35_ ;
wire Z_R_DATA_TEMPR26_35_ ;
wire Z_R_DATA_TEMPR27_35_ ;
wire Z_R_DATA_TEMPR0_0_ ;
wire Z_R_DATA_TEMPR3_0_ ;
wire OR4_57_Y ;
wire Z_R_DATA_TEMPR0_7_ ;
wire Z_R_DATA_TEMPR3_7_ ;
wire Z_R_DATA_TEMPR0_1_ ;
wire Z_R_DATA_TEMPR3_1_ ;
wire OR4_144_Y ;
wire Z_R_DATA_TEMPR24_27_ ;
wire Z_R_DATA_TEMPR26_27_ ;
wire Z_R_DATA_TEMPR27_27_ ;
wire Z_R_DATA_TEMPR7_21_ ;
wire Z_R_DATA_TEMPR7_23_ ;
wire Z_R_DATA_TEMPR7_26_ ;
wire Z_R_DATA_TEMPR7_28_ ;
wire Z_R_DATA_TEMPR7_29_ ;
wire Z_R_DATA_TEMPR7_36_ ;
wire Z_R_DATA_TEMPR7_38_ ;
wire Z_R_DATA_TEMPR7_39_ ;
wire Z_R_DATA_TEMPR7_8_ ;
wire Z_R_DATA_TEMPR7_9_ ;
wire Z_R_DATA_TEMPR7_11_ ;
wire Z_R_DATA_TEMPR7_16_ ;
wire Z_R_DATA_TEMPR7_18_ ;
wire Z_R_DATA_TEMPR7_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_DB_DETECT ;
wire Z_ACCESS_BUSY_7__0_ ;
wire Z_R_DATA_TEMPR26_20_ ;
wire Z_R_DATA_TEMPR26_22_ ;
wire Z_R_DATA_TEMPR26_26_ ;
wire Z_R_DATA_TEMPR26_28_ ;
wire Z_R_DATA_TEMPR26_29_ ;
wire Z_R_DATA_TEMPR26_34_ ;
wire Z_R_DATA_TEMPR26_36_ ;
wire Z_R_DATA_TEMPR26_38_ ;
wire Z_R_DATA_TEMPR26_39_ ;
wire Z_R_DATA_TEMPR26_1_ ;
wire Z_R_DATA_TEMPR26_4_ ;
wire Z_R_DATA_TEMPR26_8_ ;
wire Z_R_DATA_TEMPR26_9_ ;
wire Z_R_DATA_TEMPR26_14_ ;
wire Z_R_DATA_TEMPR26_16_ ;
wire Z_R_DATA_TEMPR26_18_ ;
wire Z_R_DATA_TEMPR26_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_DB_DETECT ;
wire Z_ACCESS_BUSY_26__0_ ;
wire Z_R_DATA_TEMPR31_20_ ;
wire Z_R_DATA_TEMPR31_28_ ;
wire Z_R_DATA_TEMPR31_29_ ;
wire Z_R_DATA_TEMPR31_31_ ;
wire Z_R_DATA_TEMPR31_32_ ;
wire Z_R_DATA_TEMPR31_33_ ;
wire Z_R_DATA_TEMPR31_34_ ;
wire Z_R_DATA_TEMPR31_38_ ;
wire Z_R_DATA_TEMPR31_39_ ;
wire Z_R_DATA_TEMPR31_0_ ;
wire Z_R_DATA_TEMPR31_4_ ;
wire Z_R_DATA_TEMPR31_7_ ;
wire Z_R_DATA_TEMPR31_8_ ;
wire Z_R_DATA_TEMPR31_9_ ;
wire Z_R_DATA_TEMPR31_13_ ;
wire Z_R_DATA_TEMPR31_18_ ;
wire Z_R_DATA_TEMPR31_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_DB_DETECT ;
wire Z_ACCESS_BUSY_31__0_ ;
wire OR4_353_Y ;
wire Z_R_DATA_TEMPR0_4_ ;
wire Z_R_DATA_TEMPR3_4_ ;
wire OR2_15_Y ;
wire Z_R_DATA_TEMPR23_26_ ;
wire OR2_31_Y ;
wire Z_R_DATA_TEMPR23_4_ ;
wire Z_R_DATA_TEMPR28_20_ ;
wire Z_R_DATA_TEMPR29_20_ ;
wire OR4_261_Y ;
wire Z_R_DATA_TEMPR28_28_ ;
wire Z_R_DATA_TEMPR28_29_ ;
wire Z_R_DATA_TEMPR28_31_ ;
wire Z_R_DATA_TEMPR28_32_ ;
wire Z_R_DATA_TEMPR28_33_ ;
wire Z_R_DATA_TEMPR28_34_ ;
wire Z_R_DATA_TEMPR28_38_ ;
wire Z_R_DATA_TEMPR28_39_ ;
wire Z_R_DATA_TEMPR28_0_ ;
wire Z_R_DATA_TEMPR28_4_ ;
wire Z_R_DATA_TEMPR28_7_ ;
wire Z_R_DATA_TEMPR28_8_ ;
wire Z_R_DATA_TEMPR28_9_ ;
wire Z_R_DATA_TEMPR28_13_ ;
wire Z_R_DATA_TEMPR28_18_ ;
wire Z_R_DATA_TEMPR28_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_DB_DETECT ;
wire Z_ACCESS_BUSY_28__0_ ;
wire Z_R_DATA_TEMPR0_17_ ;
wire Z_R_DATA_TEMPR3_17_ ;
wire Z_R_DATA_TEMPR0_23_ ;
wire Z_R_DATA_TEMPR3_23_ ;
wire Z_R_DATA_TEMPR24_4_ ;
wire Z_R_DATA_TEMPR27_4_ ;
wire Z_R_DATA_TEMPR20_4_ ;
wire OR2_4_Y ;
wire Z_R_DATA_TEMPR20_23_ ;
wire Z_R_DATA_TEMPR29_28_ ;
wire Z_R_DATA_TEMPR29_29_ ;
wire Z_R_DATA_TEMPR29_31_ ;
wire Z_R_DATA_TEMPR29_32_ ;
wire Z_R_DATA_TEMPR29_33_ ;
wire Z_R_DATA_TEMPR29_34_ ;
wire Z_R_DATA_TEMPR29_38_ ;
wire Z_R_DATA_TEMPR29_39_ ;
wire Z_R_DATA_TEMPR29_0_ ;
wire Z_R_DATA_TEMPR29_4_ ;
wire Z_R_DATA_TEMPR29_7_ ;
wire Z_R_DATA_TEMPR29_8_ ;
wire Z_R_DATA_TEMPR29_9_ ;
wire Z_R_DATA_TEMPR29_13_ ;
wire Z_R_DATA_TEMPR29_18_ ;
wire Z_R_DATA_TEMPR29_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_DB_DETECT ;
wire Z_ACCESS_BUSY_29__0_ ;
wire OR4_112_Y ;
wire Z_R_DATA_TEMPR20_6_ ;
wire Z_R_DATA_TEMPR0_34_ ;
wire Z_R_DATA_TEMPR3_34_ ;
wire OR4_239_Y ;
wire OR4_138_Y ;
wire Z_R_DATA_TEMPR23_27_ ;
wire OR2_35_Y ;
wire Z_R_DATA_TEMPR20_7_ ;
wire Z_R_DATA_TEMPR24_16_ ;
wire Z_R_DATA_TEMPR27_16_ ;
wire Z_R_DATA_TEMPR16_25_ ;
wire Z_R_DATA_TEMPR18_25_ ;
wire Z_R_DATA_TEMPR23_32_ ;
wire Z_R_DATA_TEMPR23_0_ ;
wire Z_R_DATA_TEMPR0_25_ ;
wire Z_R_DATA_TEMPR3_25_ ;
wire Z_R_DATA_TEMPR23_15_ ;
wire OR4_0_Y ;
wire Z_R_DATA_TEMPR20_33_ ;
wire Z_R_DATA_TEMPR23_35_ ;
wire Z_R_DATA_TEMPR3_20_ ;
wire Z_R_DATA_TEMPR3_22_ ;
wire Z_R_DATA_TEMPR3_28_ ;
wire Z_R_DATA_TEMPR3_29_ ;
wire Z_R_DATA_TEMPR3_37_ ;
wire Z_R_DATA_TEMPR3_38_ ;
wire Z_R_DATA_TEMPR3_39_ ;
wire Z_R_DATA_TEMPR3_3_ ;
wire Z_R_DATA_TEMPR3_8_ ;
wire Z_R_DATA_TEMPR3_9_ ;
wire Z_R_DATA_TEMPR3_10_ ;
wire Z_R_DATA_TEMPR3_12_ ;
wire Z_R_DATA_TEMPR3_18_ ;
wire Z_R_DATA_TEMPR3_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_DB_DETECT ;
wire Z_ACCESS_BUSY_3__0_ ;
wire Z_R_DATA_TEMPR24_20_ ;
wire Z_R_DATA_TEMPR27_20_ ;
wire Z_R_DATA_TEMPR24_36_ ;
wire Z_R_DATA_TEMPR27_36_ ;
wire Z_R_DATA_TEMPR24_22_ ;
wire Z_R_DATA_TEMPR24_26_ ;
wire Z_R_DATA_TEMPR24_28_ ;
wire Z_R_DATA_TEMPR24_29_ ;
wire Z_R_DATA_TEMPR24_34_ ;
wire Z_R_DATA_TEMPR24_38_ ;
wire Z_R_DATA_TEMPR24_39_ ;
wire Z_R_DATA_TEMPR24_1_ ;
wire Z_R_DATA_TEMPR24_8_ ;
wire Z_R_DATA_TEMPR24_9_ ;
wire Z_R_DATA_TEMPR24_14_ ;
wire Z_R_DATA_TEMPR24_18_ ;
wire Z_R_DATA_TEMPR24_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_DB_DETECT ;
wire Z_ACCESS_BUSY_24__0_ ;
wire OR4_210_Y ;
wire Z_R_DATA_TEMPR0_20_ ;
wire Z_R_DATA_TEMPR0_22_ ;
wire Z_R_DATA_TEMPR0_28_ ;
wire Z_R_DATA_TEMPR0_29_ ;
wire Z_R_DATA_TEMPR0_37_ ;
wire Z_R_DATA_TEMPR0_38_ ;
wire Z_R_DATA_TEMPR0_39_ ;
wire Z_R_DATA_TEMPR0_3_ ;
wire Z_R_DATA_TEMPR0_8_ ;
wire Z_R_DATA_TEMPR0_9_ ;
wire Z_R_DATA_TEMPR0_10_ ;
wire Z_R_DATA_TEMPR0_12_ ;
wire Z_R_DATA_TEMPR0_18_ ;
wire Z_R_DATA_TEMPR0_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_DB_DETECT ;
wire Z_ACCESS_BUSY_0__0_ ;
wire Z_R_DATA_TEMPR20_26_ ;
wire Z_R_DATA_TEMPR27_22_ ;
wire Z_R_DATA_TEMPR27_34_ ;
wire OR4_131_Y ;
wire Z_R_DATA_TEMPR23_20_ ;
wire Z_R_DATA_TEMPR23_23_ ;
wire Z_R_DATA_TEMPR23_28_ ;
wire Z_R_DATA_TEMPR23_29_ ;
wire Z_R_DATA_TEMPR23_30_ ;
wire Z_R_DATA_TEMPR23_38_ ;
wire Z_R_DATA_TEMPR23_39_ ;
wire Z_R_DATA_TEMPR23_7_ ;
wire Z_R_DATA_TEMPR23_8_ ;
wire Z_R_DATA_TEMPR23_9_ ;
wire Z_R_DATA_TEMPR23_18_ ;
wire Z_R_DATA_TEMPR23_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_DB_DETECT ;
wire Z_ACCESS_BUSY_23__0_ ;
wire OR4_105_Y ;
wire OR4_25_Y ;
wire Z_R_DATA_TEMPR27_14_ ;
wire OR2_2_Y ;
wire Z_R_DATA_TEMPR20_20_ ;
wire OR4_145_Y ;
wire Z_R_DATA_TEMPR27_26_ ;
wire Z_R_DATA_TEMPR16_28_ ;
wire Z_R_DATA_TEMPR16_29_ ;
wire Z_R_DATA_TEMPR16_38_ ;
wire Z_R_DATA_TEMPR16_39_ ;
wire Z_R_DATA_TEMPR16_1_ ;
wire Z_R_DATA_TEMPR16_8_ ;
wire Z_R_DATA_TEMPR16_9_ ;
wire Z_R_DATA_TEMPR16_16_ ;
wire Z_R_DATA_TEMPR16_18_ ;
wire Z_R_DATA_TEMPR16_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_DB_DETECT ;
wire Z_ACCESS_BUSY_16__0_ ;
wire Z_R_DATA_TEMPR20_22_ ;
wire OR4_109_Y ;
wire Z_R_DATA_TEMPR18_1_ ;
wire Z_R_DATA_TEMPR18_28_ ;
wire Z_R_DATA_TEMPR18_29_ ;
wire Z_R_DATA_TEMPR18_38_ ;
wire Z_R_DATA_TEMPR18_39_ ;
wire Z_R_DATA_TEMPR18_8_ ;
wire Z_R_DATA_TEMPR18_9_ ;
wire Z_R_DATA_TEMPR18_16_ ;
wire Z_R_DATA_TEMPR18_18_ ;
wire Z_R_DATA_TEMPR18_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_DB_DETECT ;
wire Z_ACCESS_BUSY_18__0_ ;
wire Z_R_DATA_TEMPR27_28_ ;
wire Z_R_DATA_TEMPR27_29_ ;
wire Z_R_DATA_TEMPR27_38_ ;
wire Z_R_DATA_TEMPR27_39_ ;
wire Z_R_DATA_TEMPR27_1_ ;
wire Z_R_DATA_TEMPR27_8_ ;
wire Z_R_DATA_TEMPR27_9_ ;
wire Z_R_DATA_TEMPR27_18_ ;
wire Z_R_DATA_TEMPR27_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_DB_DETECT ;
wire Z_ACCESS_BUSY_27__0_ ;
wire Z_R_DATA_TEMPR20_28_ ;
wire Z_R_DATA_TEMPR20_29_ ;
wire Z_R_DATA_TEMPR20_38_ ;
wire Z_R_DATA_TEMPR20_39_ ;
wire Z_R_DATA_TEMPR20_8_ ;
wire Z_R_DATA_TEMPR20_9_ ;
wire Z_R_DATA_TEMPR20_13_ ;
wire Z_R_DATA_TEMPR20_18_ ;
wire Z_R_DATA_TEMPR20_19_ ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_SB_CORRECT ;
wire PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_DB_DETECT ;
wire Z_ACCESS_BUSY_20__0_ ;
// @40:823
  CFG3 \CFG3_BLKX2[2]  (
	.A(CFG2_4_Y),
	.B(mem_addr[13]),
	.C(COREAHBLSRAM_PF_0_mem_wen),
	.Y(Z_BLKX2_2_)
);
defparam \CFG3_BLKX2[2] .INIT=8'h20;
// @40:837
  CFG2 CFG2_5 (
	.A(mem_addr[12]),
	.B(mem_addr[11]),
	.Y(CFG2_5_Y)
);
defparam CFG2_5.INIT=4'h1;
// @40:974
  CFG2 CFG2_3 (
	.A(mem_addr[12]),
	.B(mem_addr[11]),
	.Y(CFG2_3_Y)
);
defparam CFG2_3.INIT=4'h8;
// @40:1027
  CFG3 \CFG3_BLKX2[5]  (
	.A(CFG2_0_Y),
	.B(mem_addr[13]),
	.C(COREAHBLSRAM_PF_0_mem_wen),
	.Y(Z_BLKX2_5_)
);
defparam \CFG3_BLKX2[5] .INIT=8'h80;
// @40:1082
  CFG3 \CFG3_BLKY2[6]  (
	.A(CFG2_6_Y),
	.B(mem_addr[13]),
	.C(COREAHBLSRAM_PF_0_mem_ren),
	.Y(Z_BLKY2_6_)
);
defparam \CFG3_BLKY2[6] .INIT=8'h80;
// @40:1189
  CFG3 \CFG3_BLKX2[0]  (
	.A(CFG2_5_Y),
	.B(mem_addr[13]),
	.C(COREAHBLSRAM_PF_0_mem_wen),
	.Y(Z_BLKX2_0_)
);
defparam \CFG3_BLKX2[0] .INIT=8'h20;
// @40:1245
  CFG2 CFG2_0 (
	.A(mem_addr[12]),
	.B(mem_addr[11]),
	.Y(CFG2_0_Y)
);
defparam CFG2_0.INIT=4'h4;
// @40:1312
  CFG2 CFG2_1 (
	.A(mem_addr[12]),
	.B(mem_addr[11]),
	.Y(CFG2_1_Y)
);
defparam CFG2_1.INIT=4'h8;
// @40:1497
  CFG3 \CFG3_BLKY2[7]  (
	.A(CFG2_1_Y),
	.B(mem_addr[13]),
	.C(COREAHBLSRAM_PF_0_mem_ren),
	.Y(Z_BLKY2_7_)
);
defparam \CFG3_BLKY2[7] .INIT=8'h80;
// @40:1499
  CFG3 \CFG3_BLKX2[4]  (
	.A(CFG2_5_Y),
	.B(mem_addr[13]),
	.C(COREAHBLSRAM_PF_0_mem_wen),
	.Y(Z_BLKX2_4_)
);
defparam \CFG3_BLKX2[4] .INIT=8'h80;
// @40:1519
  CFG2 CFG2_4 (
	.A(mem_addr[12]),
	.B(mem_addr[11]),
	.Y(CFG2_4_Y)
);
defparam CFG2_4.INIT=4'h2;
// @40:1666
  CFG3 \CFG3_BLKX2[6]  (
	.A(CFG2_4_Y),
	.B(mem_addr[13]),
	.C(COREAHBLSRAM_PF_0_mem_wen),
	.Y(Z_BLKX2_6_)
);
defparam \CFG3_BLKX2[6] .INIT=8'h80;
// @40:1682
  CFG3 \CFG3_BLKY2[1]  (
	.A(CFG2_2_Y),
	.B(mem_addr[13]),
	.C(COREAHBLSRAM_PF_0_mem_ren),
	.Y(Z_BLKY2_1_)
);
defparam \CFG3_BLKY2[1] .INIT=8'h20;
// @40:1693
  CFG3 \CFG3_BLKY2[3]  (
	.A(CFG2_1_Y),
	.B(mem_addr[13]),
	.C(COREAHBLSRAM_PF_0_mem_ren),
	.Y(Z_BLKY2_3_)
);
defparam \CFG3_BLKY2[3] .INIT=8'h20;
// @40:1978
  CFG3 \CFG3_BLKX2[7]  (
	.A(CFG2_3_Y),
	.B(mem_addr[13]),
	.C(COREAHBLSRAM_PF_0_mem_wen),
	.Y(Z_BLKX2_7_)
);
defparam \CFG3_BLKX2[7] .INIT=8'h80;
// @40:2046
  CFG2 CFG2_7 (
	.A(mem_addr[12]),
	.B(mem_addr[11]),
	.Y(CFG2_7_Y)
);
defparam CFG2_7.INIT=4'h1;
// @40:2284
  CFG2 CFG2_6 (
	.A(mem_addr[12]),
	.B(mem_addr[11]),
	.Y(CFG2_6_Y)
);
defparam CFG2_6.INIT=4'h2;
// @40:2321
  CFG3 \CFG3_BLKX2[1]  (
	.A(CFG2_0_Y),
	.B(mem_addr[13]),
	.C(COREAHBLSRAM_PF_0_mem_wen),
	.Y(Z_BLKX2_1_)
);
defparam \CFG3_BLKX2[1] .INIT=8'h20;
// @40:2407
  CFG3 \CFG3_BLKX2[3]  (
	.A(CFG2_3_Y),
	.B(mem_addr[13]),
	.C(COREAHBLSRAM_PF_0_mem_wen),
	.Y(Z_BLKX2_3_)
);
defparam \CFG3_BLKX2[3] .INIT=8'h20;
// @40:2417
  CFG1 \INVBLKX0[0]  (
	.A(mem_addr[9]),
	.Y(Z_BLKX0_0_)
);
defparam \INVBLKX0[0] .INIT=2'h1;
// @40:2505
  CFG1 \INVBLKX1[0]  (
	.A(mem_addr[10]),
	.Y(Z_BLKX1_0_)
);
defparam \INVBLKX1[0] .INIT=2'h1;
// @40:2507
  CFG3 \CFG3_BLKY2[2]  (
	.A(CFG2_6_Y),
	.B(mem_addr[13]),
	.C(COREAHBLSRAM_PF_0_mem_ren),
	.Y(Z_BLKY2_2_)
);
defparam \CFG3_BLKY2[2] .INIT=8'h20;
// @40:2757
  CFG3 \CFG3_BLKY2[5]  (
	.A(CFG2_2_Y),
	.B(mem_addr[13]),
	.C(COREAHBLSRAM_PF_0_mem_ren),
	.Y(Z_BLKY2_5_)
);
defparam \CFG3_BLKY2[5] .INIT=8'h80;
// @40:2775
  CFG2 CFG2_2 (
	.A(mem_addr[12]),
	.B(mem_addr[11]),
	.Y(CFG2_2_Y)
);
defparam CFG2_2.INIT=4'h4;
// @40:2802
  CFG3 \CFG3_BLKY2[0]  (
	.A(CFG2_7_Y),
	.B(mem_addr[13]),
	.C(COREAHBLSRAM_PF_0_mem_ren),
	.Y(Z_BLKY2_0_)
);
defparam \CFG3_BLKY2[0] .INIT=8'h20;
// @40:3024
  CFG3 \CFG3_BLKY2[4]  (
	.A(CFG2_7_Y),
	.B(mem_addr[13]),
	.C(COREAHBLSRAM_PF_0_mem_ren),
	.Y(Z_BLKY2_4_)
);
defparam \CFG3_BLKY2[4] .INIT=8'h80;
// @40:3028
  OR4 OR4_272 (
	.Y(OR4_272_Y),
	.A(Z_R_DATA_TEMPR28_35_),
	.B(Z_R_DATA_TEMPR29_35_),
	.C(Z_R_DATA_TEMPR30_35_),
	.D(Z_R_DATA_TEMPR31_35_)
);
// @40:3022
  OR4 OR4_149 (
	.Y(OR4_149_Y),
	.A(OR4_177_Y),
	.B(OR4_315_Y),
	.C(OR4_203_Y),
	.D(OR4_333_Y)
);
// @40:3018
  OR4 OR4_35 (
	.Y(OR4_35_Y),
	.A(Z_R_DATA_TEMPR16_21_),
	.B(Z_R_DATA_TEMPR17_21_),
	.C(Z_R_DATA_TEMPR18_21_),
	.D(Z_R_DATA_TEMPR19_21_)
);
// @40:3016
  OR4 OR4_116 (
	.Y(OR4_116_Y),
	.A(Z_R_DATA_TEMPR8_25_),
	.B(Z_R_DATA_TEMPR9_25_),
	.C(Z_R_DATA_TEMPR10_25_),
	.D(Z_R_DATA_TEMPR11_25_)
);
// @40:2972
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_4_, mem_addr[10:9]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR19_39_, Z_R_DATA_TEMPR19_38_, Z_R_DATA_TEMPR19_37_, Z_R_DATA_TEMPR19_36_, Z_R_DATA_TEMPR19_35_, Z_R_DATA_TEMPR19_34_, Z_R_DATA_TEMPR19_33_, Z_R_DATA_TEMPR19_32_, Z_R_DATA_TEMPR19_31_, Z_R_DATA_TEMPR19_30_, Z_R_DATA_TEMPR19_29_, Z_R_DATA_TEMPR19_28_, Z_R_DATA_TEMPR19_27_, Z_R_DATA_TEMPR19_26_, Z_R_DATA_TEMPR19_25_, Z_R_DATA_TEMPR19_24_, Z_R_DATA_TEMPR19_23_, Z_R_DATA_TEMPR19_22_, Z_R_DATA_TEMPR19_21_, Z_R_DATA_TEMPR19_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_4_, mem_addr[10:9]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR19_19_, Z_R_DATA_TEMPR19_18_, Z_R_DATA_TEMPR19_17_, Z_R_DATA_TEMPR19_16_, Z_R_DATA_TEMPR19_15_, Z_R_DATA_TEMPR19_14_, Z_R_DATA_TEMPR19_13_, Z_R_DATA_TEMPR19_12_, Z_R_DATA_TEMPR19_11_, Z_R_DATA_TEMPR19_10_, Z_R_DATA_TEMPR19_9_, Z_R_DATA_TEMPR19_8_, Z_R_DATA_TEMPR19_7_, Z_R_DATA_TEMPR19_6_, Z_R_DATA_TEMPR19_5_, Z_R_DATA_TEMPR19_4_, Z_R_DATA_TEMPR19_3_, Z_R_DATA_TEMPR19_2_, Z_R_DATA_TEMPR19_1_, Z_R_DATA_TEMPR19_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_19__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%19%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:2968
  OR4 \OR4_R_DATA[2]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[2]),
	.A(OR4_26_Y),
	.B(OR4_269_Y),
	.C(OR4_260_Y),
	.D(OR4_59_Y)
);
// @40:2966
  OR4 OR4_122 (
	.Y(OR4_122_Y),
	.A(Z_R_DATA_TEMPR16_6_),
	.B(Z_R_DATA_TEMPR17_6_),
	.C(Z_R_DATA_TEMPR18_6_),
	.D(Z_R_DATA_TEMPR19_6_)
);
// @40:2964
  OR4 OR4_305 (
	.Y(OR4_305_Y),
	.A(Z_R_DATA_TEMPR4_12_),
	.B(Z_R_DATA_TEMPR5_12_),
	.C(Z_R_DATA_TEMPR6_12_),
	.D(Z_R_DATA_TEMPR7_12_)
);
// @40:2962
  OR4 OR4_148 (
	.Y(OR4_148_Y),
	.A(Z_R_DATA_TEMPR8_11_),
	.B(Z_R_DATA_TEMPR9_11_),
	.C(Z_R_DATA_TEMPR10_11_),
	.D(Z_R_DATA_TEMPR11_11_)
);
// @40:2960
  OR4 OR4_156 (
	.Y(OR4_156_Y),
	.A(Z_R_DATA_TEMPR0_36_),
	.B(Z_R_DATA_TEMPR1_36_),
	.C(Z_R_DATA_TEMPR2_36_),
	.D(Z_R_DATA_TEMPR3_36_)
);
// @40:2957
  OR4 OR4_222 (
	.Y(OR4_222_Y),
	.A(Z_R_DATA_TEMPR24_15_),
	.B(Z_R_DATA_TEMPR25_15_),
	.C(Z_R_DATA_TEMPR26_15_),
	.D(Z_R_DATA_TEMPR27_15_)
);
// @40:2952
  OR4 OR4_101 (
	.Y(OR4_101_Y),
	.A(OR4_235_Y),
	.B(OR2_38_Y),
	.C(Z_R_DATA_TEMPR22_17_),
	.D(Z_R_DATA_TEMPR23_17_)
);
// @40:2950
  OR4 OR4_309 (
	.Y(OR4_309_Y),
	.A(Z_R_DATA_TEMPR4_4_),
	.B(Z_R_DATA_TEMPR5_4_),
	.C(Z_R_DATA_TEMPR6_4_),
	.D(Z_R_DATA_TEMPR7_4_)
);
// @40:2948
  OR2 OR2_17 (
	.Y(OR2_17_Y),
	.A(Z_R_DATA_TEMPR20_25_),
	.B(Z_R_DATA_TEMPR21_25_)
);
// @40:2943
  OR4 OR4_270 (
	.Y(OR4_270_Y),
	.A(Z_R_DATA_TEMPR28_17_),
	.B(Z_R_DATA_TEMPR29_17_),
	.C(Z_R_DATA_TEMPR30_17_),
	.D(Z_R_DATA_TEMPR31_17_)
);
// @40:2941
  OR4 OR4_334 (
	.Y(OR4_334_Y),
	.A(Z_R_DATA_TEMPR4_33_),
	.B(Z_R_DATA_TEMPR5_33_),
	.C(Z_R_DATA_TEMPR6_33_),
	.D(Z_R_DATA_TEMPR7_33_)
);
// @40:2939
  OR4 OR4_163 (
	.Y(OR4_163_Y),
	.A(Z_R_DATA_TEMPR24_0_),
	.B(Z_R_DATA_TEMPR25_0_),
	.C(Z_R_DATA_TEMPR26_0_),
	.D(Z_R_DATA_TEMPR27_0_)
);
// @40:2937
  OR2 OR2_12 (
	.Y(OR2_12_Y),
	.A(Z_R_DATA_TEMPR20_15_),
	.B(Z_R_DATA_TEMPR21_15_)
);
// @40:2895
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_3_, mem_addr[10], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR14_39_, Z_R_DATA_TEMPR14_38_, Z_R_DATA_TEMPR14_37_, Z_R_DATA_TEMPR14_36_, Z_R_DATA_TEMPR14_35_, Z_R_DATA_TEMPR14_34_, Z_R_DATA_TEMPR14_33_, Z_R_DATA_TEMPR14_32_, Z_R_DATA_TEMPR14_31_, Z_R_DATA_TEMPR14_30_, Z_R_DATA_TEMPR14_29_, Z_R_DATA_TEMPR14_28_, Z_R_DATA_TEMPR14_27_, Z_R_DATA_TEMPR14_26_, Z_R_DATA_TEMPR14_25_, Z_R_DATA_TEMPR14_24_, Z_R_DATA_TEMPR14_23_, Z_R_DATA_TEMPR14_22_, Z_R_DATA_TEMPR14_21_, Z_R_DATA_TEMPR14_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_3_, mem_addr[10], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR14_19_, Z_R_DATA_TEMPR14_18_, Z_R_DATA_TEMPR14_17_, Z_R_DATA_TEMPR14_16_, Z_R_DATA_TEMPR14_15_, Z_R_DATA_TEMPR14_14_, Z_R_DATA_TEMPR14_13_, Z_R_DATA_TEMPR14_12_, Z_R_DATA_TEMPR14_11_, Z_R_DATA_TEMPR14_10_, Z_R_DATA_TEMPR14_9_, Z_R_DATA_TEMPR14_8_, Z_R_DATA_TEMPR14_7_, Z_R_DATA_TEMPR14_6_, Z_R_DATA_TEMPR14_5_, Z_R_DATA_TEMPR14_4_, Z_R_DATA_TEMPR14_3_, Z_R_DATA_TEMPR14_2_, Z_R_DATA_TEMPR14_1_, Z_R_DATA_TEMPR14_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_14__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%14%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:2891
  OR4 OR4_345 (
	.Y(OR4_345_Y),
	.A(Z_R_DATA_TEMPR12_3_),
	.B(Z_R_DATA_TEMPR13_3_),
	.C(Z_R_DATA_TEMPR14_3_),
	.D(Z_R_DATA_TEMPR15_3_)
);
// @40:2889
  OR4 OR4_98 (
	.Y(OR4_98_Y),
	.A(Z_R_DATA_TEMPR8_6_),
	.B(Z_R_DATA_TEMPR9_6_),
	.C(Z_R_DATA_TEMPR10_6_),
	.D(Z_R_DATA_TEMPR11_6_)
);
// @40:2887
  OR4 OR4_299 (
	.Y(OR4_299_Y),
	.A(Z_R_DATA_TEMPR8_1_),
	.B(Z_R_DATA_TEMPR9_1_),
	.C(Z_R_DATA_TEMPR10_1_),
	.D(Z_R_DATA_TEMPR11_1_)
);
// @40:2885
  OR4 OR4_58 (
	.Y(OR4_58_Y),
	.A(Z_R_DATA_TEMPR24_37_),
	.B(Z_R_DATA_TEMPR25_37_),
	.C(Z_R_DATA_TEMPR26_37_),
	.D(Z_R_DATA_TEMPR27_37_)
);
// @40:2883
  OR4 OR4_110 (
	.Y(OR4_110_Y),
	.A(OR4_31_Y),
	.B(OR2_7_Y),
	.C(Z_R_DATA_TEMPR22_16_),
	.D(Z_R_DATA_TEMPR23_16_)
);
// @40:2878
  OR4 OR4_220 (
	.Y(OR4_220_Y),
	.A(Z_R_DATA_TEMPR24_10_),
	.B(Z_R_DATA_TEMPR25_10_),
	.C(Z_R_DATA_TEMPR26_10_),
	.D(Z_R_DATA_TEMPR27_10_)
);
// @40:2876
  OR4 OR4_141 (
	.Y(OR4_141_Y),
	.A(OR4_249_Y),
	.B(OR2_33_Y),
	.C(Z_R_DATA_TEMPR22_1_),
	.D(Z_R_DATA_TEMPR23_1_)
);
// @40:2874
  OR4 \OR4_R_DATA[0]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[0]),
	.A(OR4_354_Y),
	.B(OR4_252_Y),
	.C(OR4_163_Y),
	.D(OR4_340_Y)
);
// @40:2870
  OR4 OR4_349 (
	.Y(OR4_349_Y),
	.A(Z_R_DATA_TEMPR0_31_),
	.B(Z_R_DATA_TEMPR1_31_),
	.C(Z_R_DATA_TEMPR2_31_),
	.D(Z_R_DATA_TEMPR3_31_)
);
// @40:2866
  OR4 OR4_27 (
	.Y(OR4_27_Y),
	.A(Z_R_DATA_TEMPR8_12_),
	.B(Z_R_DATA_TEMPR9_12_),
	.C(Z_R_DATA_TEMPR10_12_),
	.D(Z_R_DATA_TEMPR11_12_)
);
// @40:2864
  OR4 OR4_19 (
	.Y(OR4_19_Y),
	.A(Z_R_DATA_TEMPR0_32_),
	.B(Z_R_DATA_TEMPR1_32_),
	.C(Z_R_DATA_TEMPR2_32_),
	.D(Z_R_DATA_TEMPR3_32_)
);
// @40:2862
  OR4 OR4_69 (
	.Y(OR4_69_Y),
	.A(Z_R_DATA_TEMPR4_17_),
	.B(Z_R_DATA_TEMPR5_17_),
	.C(Z_R_DATA_TEMPR6_17_),
	.D(Z_R_DATA_TEMPR7_17_)
);
// @40:2860
  OR4 OR4_275 (
	.Y(OR4_275_Y),
	.A(Z_R_DATA_TEMPR0_14_),
	.B(Z_R_DATA_TEMPR1_14_),
	.C(Z_R_DATA_TEMPR2_14_),
	.D(Z_R_DATA_TEMPR3_14_)
);
// @40:2858
  OR2 OR2_24 (
	.Y(OR2_24_Y),
	.A(Z_R_DATA_TEMPR20_35_),
	.B(Z_R_DATA_TEMPR21_35_)
);
// @40:2816
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_3_, Z_BLKX1_0_, mem_addr[9]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR13_39_, Z_R_DATA_TEMPR13_38_, Z_R_DATA_TEMPR13_37_, Z_R_DATA_TEMPR13_36_, Z_R_DATA_TEMPR13_35_, Z_R_DATA_TEMPR13_34_, Z_R_DATA_TEMPR13_33_, Z_R_DATA_TEMPR13_32_, Z_R_DATA_TEMPR13_31_, Z_R_DATA_TEMPR13_30_, Z_R_DATA_TEMPR13_29_, Z_R_DATA_TEMPR13_28_, Z_R_DATA_TEMPR13_27_, Z_R_DATA_TEMPR13_26_, Z_R_DATA_TEMPR13_25_, Z_R_DATA_TEMPR13_24_, Z_R_DATA_TEMPR13_23_, Z_R_DATA_TEMPR13_22_, Z_R_DATA_TEMPR13_21_, Z_R_DATA_TEMPR13_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_3_, Z_BLKX1_0_, mem_addr[9]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR13_19_, Z_R_DATA_TEMPR13_18_, Z_R_DATA_TEMPR13_17_, Z_R_DATA_TEMPR13_16_, Z_R_DATA_TEMPR13_15_, Z_R_DATA_TEMPR13_14_, Z_R_DATA_TEMPR13_13_, Z_R_DATA_TEMPR13_12_, Z_R_DATA_TEMPR13_11_, Z_R_DATA_TEMPR13_10_, Z_R_DATA_TEMPR13_9_, Z_R_DATA_TEMPR13_8_, Z_R_DATA_TEMPR13_7_, Z_R_DATA_TEMPR13_6_, Z_R_DATA_TEMPR13_5_, Z_R_DATA_TEMPR13_4_, Z_R_DATA_TEMPR13_3_, Z_R_DATA_TEMPR13_2_, Z_R_DATA_TEMPR13_1_, Z_R_DATA_TEMPR13_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_13__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%13%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:2807
  OR4 OR4_4 (
	.Y(OR4_4_Y),
	.A(Z_R_DATA_TEMPR24_33_),
	.B(Z_R_DATA_TEMPR25_33_),
	.C(Z_R_DATA_TEMPR26_33_),
	.D(Z_R_DATA_TEMPR27_33_)
);
// @40:2800
  OR2 OR2_36 (
	.Y(OR2_36_Y),
	.A(Z_R_DATA_TEMPR20_10_),
	.B(Z_R_DATA_TEMPR21_10_)
);
// @40:2798
  OR4 OR4_22 (
	.Y(OR4_22_Y),
	.A(OR4_70_Y),
	.B(OR4_147_Y),
	.C(OR4_75_Y),
	.D(OR4_342_Y)
);
// @40:2796
  OR4 OR4_199 (
	.Y(OR4_199_Y),
	.A(Z_R_DATA_TEMPR0_30_),
	.B(Z_R_DATA_TEMPR1_30_),
	.C(Z_R_DATA_TEMPR2_30_),
	.D(Z_R_DATA_TEMPR3_30_)
);
// @40:2794
  OR4 OR4_225 (
	.Y(OR4_225_Y),
	.A(Z_R_DATA_TEMPR16_4_),
	.B(Z_R_DATA_TEMPR17_4_),
	.C(Z_R_DATA_TEMPR18_4_),
	.D(Z_R_DATA_TEMPR19_4_)
);
// @40:2792
  OR4 OR4_43 (
	.Y(OR4_43_Y),
	.A(OR4_21_Y),
	.B(OR4_155_Y),
	.C(OR4_37_Y),
	.D(OR4_247_Y)
);
// @40:2790
  OR4 OR4_162 (
	.Y(OR4_162_Y),
	.A(Z_R_DATA_TEMPR8_36_),
	.B(Z_R_DATA_TEMPR9_36_),
	.C(Z_R_DATA_TEMPR10_36_),
	.D(Z_R_DATA_TEMPR11_36_)
);
// @40:2788
  OR4 OR4_301 (
	.Y(OR4_301_Y),
	.A(Z_R_DATA_TEMPR4_30_),
	.B(Z_R_DATA_TEMPR5_30_),
	.C(Z_R_DATA_TEMPR6_30_),
	.D(Z_R_DATA_TEMPR7_30_)
);
// @40:2786
  OR4 OR4_318 (
	.Y(OR4_318_Y),
	.A(Z_R_DATA_TEMPR8_27_),
	.B(Z_R_DATA_TEMPR9_27_),
	.C(Z_R_DATA_TEMPR10_27_),
	.D(Z_R_DATA_TEMPR11_27_)
);
// @40:2783
  OR4 OR4_262 (
	.Y(OR4_262_Y),
	.A(Z_R_DATA_TEMPR28_12_),
	.B(Z_R_DATA_TEMPR29_12_),
	.C(Z_R_DATA_TEMPR30_12_),
	.D(Z_R_DATA_TEMPR31_12_)
);
// @40:2781
  OR4 OR4_198 (
	.Y(OR4_198_Y),
	.A(OR4_32_Y),
	.B(OR2_29_Y),
	.C(Z_R_DATA_TEMPR22_11_),
	.D(Z_R_DATA_TEMPR23_11_)
);
// @40:2779
  OR4 OR4_316 (
	.Y(OR4_316_Y),
	.A(Z_R_DATA_TEMPR8_17_),
	.B(Z_R_DATA_TEMPR9_17_),
	.C(Z_R_DATA_TEMPR10_17_),
	.D(Z_R_DATA_TEMPR11_17_)
);
// @40:2773
  OR4 OR4_358 (
	.Y(OR4_358_Y),
	.A(Z_R_DATA_TEMPR0_6_),
	.B(Z_R_DATA_TEMPR1_6_),
	.C(Z_R_DATA_TEMPR2_6_),
	.D(Z_R_DATA_TEMPR3_6_)
);
// @40:2770
  OR4 OR4_247 (
	.Y(OR4_247_Y),
	.A(Z_R_DATA_TEMPR12_37_),
	.B(Z_R_DATA_TEMPR13_37_),
	.C(Z_R_DATA_TEMPR14_37_),
	.D(Z_R_DATA_TEMPR15_37_)
);
// @40:2768
  OR4 OR4_304 (
	.Y(OR4_304_Y),
	.A(Z_R_DATA_TEMPR0_27_),
	.B(Z_R_DATA_TEMPR1_27_),
	.C(Z_R_DATA_TEMPR2_27_),
	.D(Z_R_DATA_TEMPR3_27_)
);
// @40:2765
  OR4 OR4_356 (
	.Y(OR4_356_Y),
	.A(Z_R_DATA_TEMPR16_10_),
	.B(Z_R_DATA_TEMPR17_10_),
	.C(Z_R_DATA_TEMPR18_10_),
	.D(Z_R_DATA_TEMPR19_10_)
);
// @40:2763
  OR4 OR4_75 (
	.Y(OR4_75_Y),
	.A(Z_R_DATA_TEMPR8_16_),
	.B(Z_R_DATA_TEMPR9_16_),
	.C(Z_R_DATA_TEMPR10_16_),
	.D(Z_R_DATA_TEMPR11_16_)
);
// @40:2761
  OR4 OR4_9 (
	.Y(OR4_9_Y),
	.A(Z_R_DATA_TEMPR28_5_),
	.B(Z_R_DATA_TEMPR29_5_),
	.C(Z_R_DATA_TEMPR30_5_),
	.D(Z_R_DATA_TEMPR31_5_)
);
// @40:2759
  OR2 OR2_16 (
	.Y(OR2_16_Y),
	.A(Z_R_DATA_TEMPR20_12_),
	.B(Z_R_DATA_TEMPR21_12_)
);
// @40:2755
  OR4 OR4_5 (
	.Y(OR4_5_Y),
	.A(Z_R_DATA_TEMPR28_14_),
	.B(Z_R_DATA_TEMPR29_14_),
	.C(Z_R_DATA_TEMPR30_14_),
	.D(Z_R_DATA_TEMPR31_14_)
);
// @40:2753
  OR4 OR4_37 (
	.Y(OR4_37_Y),
	.A(Z_R_DATA_TEMPR8_37_),
	.B(Z_R_DATA_TEMPR9_37_),
	.C(Z_R_DATA_TEMPR10_37_),
	.D(Z_R_DATA_TEMPR11_37_)
);
// @40:2751
  OR4 OR4_218 (
	.Y(OR4_218_Y),
	.A(OR4_276_Y),
	.B(OR4_30_Y),
	.C(OR4_212_Y),
	.D(OR4_107_Y)
);
// @40:2749
  OR4 OR4_322 (
	.Y(OR4_322_Y),
	.A(Z_R_DATA_TEMPR12_5_),
	.B(Z_R_DATA_TEMPR13_5_),
	.C(Z_R_DATA_TEMPR14_5_),
	.D(Z_R_DATA_TEMPR15_5_)
);
// @40:2747
  OR4 OR4_341 (
	.Y(OR4_341_Y),
	.A(OR4_180_Y),
	.B(OR2_23_Y),
	.C(Z_R_DATA_TEMPR22_22_),
	.D(Z_R_DATA_TEMPR23_22_)
);
// @40:2744
  OR4 OR4_183 (
	.Y(OR4_183_Y),
	.A(Z_R_DATA_TEMPR28_15_),
	.B(Z_R_DATA_TEMPR29_15_),
	.C(Z_R_DATA_TEMPR30_15_),
	.D(Z_R_DATA_TEMPR31_15_)
);
// @40:2702
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_4_, Z_BLKX1_0_, mem_addr[9]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR17_39_, Z_R_DATA_TEMPR17_38_, Z_R_DATA_TEMPR17_37_, Z_R_DATA_TEMPR17_36_, Z_R_DATA_TEMPR17_35_, Z_R_DATA_TEMPR17_34_, Z_R_DATA_TEMPR17_33_, Z_R_DATA_TEMPR17_32_, Z_R_DATA_TEMPR17_31_, Z_R_DATA_TEMPR17_30_, Z_R_DATA_TEMPR17_29_, Z_R_DATA_TEMPR17_28_, Z_R_DATA_TEMPR17_27_, Z_R_DATA_TEMPR17_26_, Z_R_DATA_TEMPR17_25_, Z_R_DATA_TEMPR17_24_, Z_R_DATA_TEMPR17_23_, Z_R_DATA_TEMPR17_22_, Z_R_DATA_TEMPR17_21_, Z_R_DATA_TEMPR17_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_4_, Z_BLKX1_0_, mem_addr[9]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR17_19_, Z_R_DATA_TEMPR17_18_, Z_R_DATA_TEMPR17_17_, Z_R_DATA_TEMPR17_16_, Z_R_DATA_TEMPR17_15_, Z_R_DATA_TEMPR17_14_, Z_R_DATA_TEMPR17_13_, Z_R_DATA_TEMPR17_12_, Z_R_DATA_TEMPR17_11_, Z_R_DATA_TEMPR17_10_, Z_R_DATA_TEMPR17_9_, Z_R_DATA_TEMPR17_8_, Z_R_DATA_TEMPR17_7_, Z_R_DATA_TEMPR17_6_, Z_R_DATA_TEMPR17_5_, Z_R_DATA_TEMPR17_4_, Z_R_DATA_TEMPR17_3_, Z_R_DATA_TEMPR17_2_, Z_R_DATA_TEMPR17_1_, Z_R_DATA_TEMPR17_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_17__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%17%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:2658
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_2_, mem_addr[10], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR10_39_, Z_R_DATA_TEMPR10_38_, Z_R_DATA_TEMPR10_37_, Z_R_DATA_TEMPR10_36_, Z_R_DATA_TEMPR10_35_, Z_R_DATA_TEMPR10_34_, Z_R_DATA_TEMPR10_33_, Z_R_DATA_TEMPR10_32_, Z_R_DATA_TEMPR10_31_, Z_R_DATA_TEMPR10_30_, Z_R_DATA_TEMPR10_29_, Z_R_DATA_TEMPR10_28_, Z_R_DATA_TEMPR10_27_, Z_R_DATA_TEMPR10_26_, Z_R_DATA_TEMPR10_25_, Z_R_DATA_TEMPR10_24_, Z_R_DATA_TEMPR10_23_, Z_R_DATA_TEMPR10_22_, Z_R_DATA_TEMPR10_21_, Z_R_DATA_TEMPR10_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_2_, mem_addr[10], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR10_19_, Z_R_DATA_TEMPR10_18_, Z_R_DATA_TEMPR10_17_, Z_R_DATA_TEMPR10_16_, Z_R_DATA_TEMPR10_15_, Z_R_DATA_TEMPR10_14_, Z_R_DATA_TEMPR10_13_, Z_R_DATA_TEMPR10_12_, Z_R_DATA_TEMPR10_11_, Z_R_DATA_TEMPR10_10_, Z_R_DATA_TEMPR10_9_, Z_R_DATA_TEMPR10_8_, Z_R_DATA_TEMPR10_7_, Z_R_DATA_TEMPR10_6_, Z_R_DATA_TEMPR10_5_, Z_R_DATA_TEMPR10_4_, Z_R_DATA_TEMPR10_3_, Z_R_DATA_TEMPR10_2_, Z_R_DATA_TEMPR10_1_, Z_R_DATA_TEMPR10_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_10__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%10%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:2654
  OR4 OR4_260 (
	.Y(OR4_260_Y),
	.A(Z_R_DATA_TEMPR24_2_),
	.B(Z_R_DATA_TEMPR25_2_),
	.C(Z_R_DATA_TEMPR26_2_),
	.D(Z_R_DATA_TEMPR27_2_)
);
// @40:2652
  OR4 OR4_93 (
	.Y(OR4_93_Y),
	.A(Z_R_DATA_TEMPR16_30_),
	.B(Z_R_DATA_TEMPR17_30_),
	.C(Z_R_DATA_TEMPR18_30_),
	.D(Z_R_DATA_TEMPR19_30_)
);
// @40:2650
  OR4 OR4_53 (
	.Y(OR4_53_Y),
	.A(Z_R_DATA_TEMPR12_31_),
	.B(Z_R_DATA_TEMPR13_31_),
	.C(Z_R_DATA_TEMPR14_31_),
	.D(Z_R_DATA_TEMPR15_31_)
);
// @40:2646
  OR4 OR4_191 (
	.Y(OR4_191_Y),
	.A(Z_R_DATA_TEMPR4_5_),
	.B(Z_R_DATA_TEMPR5_5_),
	.C(Z_R_DATA_TEMPR6_5_),
	.D(Z_R_DATA_TEMPR7_5_)
);
// @40:2644
  OR4 OR4_258 (
	.Y(OR4_258_Y),
	.A(Z_R_DATA_TEMPR0_21_),
	.B(Z_R_DATA_TEMPR1_21_),
	.C(Z_R_DATA_TEMPR2_21_),
	.D(Z_R_DATA_TEMPR3_21_)
);
// @40:2642
  OR4 OR4_81 (
	.Y(OR4_81_Y),
	.A(Z_R_DATA_TEMPR12_10_),
	.B(Z_R_DATA_TEMPR13_10_),
	.C(Z_R_DATA_TEMPR14_10_),
	.D(Z_R_DATA_TEMPR15_10_)
);
// @40:2638
  OR4 OR4_32 (
	.Y(OR4_32_Y),
	.A(Z_R_DATA_TEMPR16_11_),
	.B(Z_R_DATA_TEMPR17_11_),
	.C(Z_R_DATA_TEMPR18_11_),
	.D(Z_R_DATA_TEMPR19_11_)
);
// @40:2634
  OR2 OR2_29 (
	.Y(OR2_29_Y),
	.A(Z_R_DATA_TEMPR20_11_),
	.B(Z_R_DATA_TEMPR21_11_)
);
// @40:2631
  OR4 OR4_344 (
	.Y(OR4_344_Y),
	.A(Z_R_DATA_TEMPR12_26_),
	.B(Z_R_DATA_TEMPR13_26_),
	.C(Z_R_DATA_TEMPR14_26_),
	.D(Z_R_DATA_TEMPR15_26_)
);
// @40:2629
  OR4 OR4_85 (
	.Y(OR4_85_Y),
	.A(Z_R_DATA_TEMPR12_20_),
	.B(Z_R_DATA_TEMPR13_20_),
	.C(Z_R_DATA_TEMPR14_20_),
	.D(Z_R_DATA_TEMPR15_20_)
);
// @40:2587
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_6_, Z_BLKX1_0_, mem_addr[9]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR25_39_, Z_R_DATA_TEMPR25_38_, Z_R_DATA_TEMPR25_37_, Z_R_DATA_TEMPR25_36_, Z_R_DATA_TEMPR25_35_, Z_R_DATA_TEMPR25_34_, Z_R_DATA_TEMPR25_33_, Z_R_DATA_TEMPR25_32_, Z_R_DATA_TEMPR25_31_, Z_R_DATA_TEMPR25_30_, Z_R_DATA_TEMPR25_29_, Z_R_DATA_TEMPR25_28_, Z_R_DATA_TEMPR25_27_, Z_R_DATA_TEMPR25_26_, Z_R_DATA_TEMPR25_25_, Z_R_DATA_TEMPR25_24_, Z_R_DATA_TEMPR25_23_, Z_R_DATA_TEMPR25_22_, Z_R_DATA_TEMPR25_21_, Z_R_DATA_TEMPR25_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_6_, Z_BLKX1_0_, mem_addr[9]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR25_19_, Z_R_DATA_TEMPR25_18_, Z_R_DATA_TEMPR25_17_, Z_R_DATA_TEMPR25_16_, Z_R_DATA_TEMPR25_15_, Z_R_DATA_TEMPR25_14_, Z_R_DATA_TEMPR25_13_, Z_R_DATA_TEMPR25_12_, Z_R_DATA_TEMPR25_11_, Z_R_DATA_TEMPR25_10_, Z_R_DATA_TEMPR25_9_, Z_R_DATA_TEMPR25_8_, Z_R_DATA_TEMPR25_7_, Z_R_DATA_TEMPR25_6_, Z_R_DATA_TEMPR25_5_, Z_R_DATA_TEMPR25_4_, Z_R_DATA_TEMPR25_3_, Z_R_DATA_TEMPR25_2_, Z_R_DATA_TEMPR25_1_, Z_R_DATA_TEMPR25_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_25__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%25%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:2583
  OR4 OR4_40 (
	.Y(OR4_40_Y),
	.A(Z_R_DATA_TEMPR0_2_),
	.B(Z_R_DATA_TEMPR1_2_),
	.C(Z_R_DATA_TEMPR2_2_),
	.D(Z_R_DATA_TEMPR3_2_)
);
// @40:2580
  OR4 OR4_126 (
	.Y(OR4_126_Y),
	.A(Z_R_DATA_TEMPR16_31_),
	.B(Z_R_DATA_TEMPR17_31_),
	.C(Z_R_DATA_TEMPR18_31_),
	.D(Z_R_DATA_TEMPR19_31_)
);
// @40:2578
  OR4 OR4_26 (
	.Y(OR4_26_Y),
	.A(OR4_40_Y),
	.B(OR4_159_Y),
	.C(OR4_123_Y),
	.D(OR4_50_Y)
);
// @40:2576
  OR4 \OR4_R_DATA[26]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[22]),
	.A(OR4_23_Y),
	.B(OR4_113_Y),
	.C(OR4_60_Y),
	.D(OR4_88_Y)
);
// @40:2574
  OR4 OR4_265 (
	.Y(OR4_265_Y),
	.A(OR4_122_Y),
	.B(OR2_8_Y),
	.C(Z_R_DATA_TEMPR22_6_),
	.D(Z_R_DATA_TEMPR23_6_)
);
// @40:2528
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_5_, Z_BLKX1_0_, mem_addr[9]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR21_39_, Z_R_DATA_TEMPR21_38_, Z_R_DATA_TEMPR21_37_, Z_R_DATA_TEMPR21_36_, Z_R_DATA_TEMPR21_35_, Z_R_DATA_TEMPR21_34_, Z_R_DATA_TEMPR21_33_, Z_R_DATA_TEMPR21_32_, Z_R_DATA_TEMPR21_31_, Z_R_DATA_TEMPR21_30_, Z_R_DATA_TEMPR21_29_, Z_R_DATA_TEMPR21_28_, Z_R_DATA_TEMPR21_27_, Z_R_DATA_TEMPR21_26_, Z_R_DATA_TEMPR21_25_, Z_R_DATA_TEMPR21_24_, Z_R_DATA_TEMPR21_23_, Z_R_DATA_TEMPR21_22_, Z_R_DATA_TEMPR21_21_, Z_R_DATA_TEMPR21_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_5_, Z_BLKX1_0_, mem_addr[9]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR21_19_, Z_R_DATA_TEMPR21_18_, Z_R_DATA_TEMPR21_17_, Z_R_DATA_TEMPR21_16_, Z_R_DATA_TEMPR21_15_, Z_R_DATA_TEMPR21_14_, Z_R_DATA_TEMPR21_13_, Z_R_DATA_TEMPR21_12_, Z_R_DATA_TEMPR21_11_, Z_R_DATA_TEMPR21_10_, Z_R_DATA_TEMPR21_9_, Z_R_DATA_TEMPR21_8_, Z_R_DATA_TEMPR21_7_, Z_R_DATA_TEMPR21_6_, Z_R_DATA_TEMPR21_5_, Z_R_DATA_TEMPR21_4_, Z_R_DATA_TEMPR21_3_, Z_R_DATA_TEMPR21_2_, Z_R_DATA_TEMPR21_1_, Z_R_DATA_TEMPR21_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_21__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%21%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:2523
  OR4 OR4_310 (
	.Y(OR4_310_Y),
	.A(Z_R_DATA_TEMPR24_30_),
	.B(Z_R_DATA_TEMPR25_30_),
	.C(Z_R_DATA_TEMPR26_30_),
	.D(Z_R_DATA_TEMPR27_30_)
);
// @40:2521
  OR2 OR2_38 (
	.Y(OR2_38_Y),
	.A(Z_R_DATA_TEMPR20_17_),
	.B(Z_R_DATA_TEMPR21_17_)
);
// @40:2513
  OR4 OR4_214 (
	.Y(OR4_214_Y),
	.A(Z_R_DATA_TEMPR24_7_),
	.B(Z_R_DATA_TEMPR25_7_),
	.C(Z_R_DATA_TEMPR26_7_),
	.D(Z_R_DATA_TEMPR27_7_)
);
// @40:2509
  OR4 OR4_350 (
	.Y(OR4_350_Y),
	.A(OR4_140_Y),
	.B(OR2_27_Y),
	.C(Z_R_DATA_TEMPR22_14_),
	.D(Z_R_DATA_TEMPR23_14_)
);
// @40:2503
  OR4 \OR4_R_DATA[4]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[4]),
	.A(OR4_267_Y),
	.B(OR4_189_Y),
	.C(OR4_84_Y),
	.D(OR4_10_Y)
);
// @40:2500
  OR4 OR4_170 (
	.Y(OR4_170_Y),
	.A(Z_R_DATA_TEMPR12_30_),
	.B(Z_R_DATA_TEMPR13_30_),
	.C(Z_R_DATA_TEMPR14_30_),
	.D(Z_R_DATA_TEMPR15_30_)
);
// @40:2498
  OR4 OR4_297 (
	.Y(OR4_297_Y),
	.A(Z_R_DATA_TEMPR8_34_),
	.B(Z_R_DATA_TEMPR9_34_),
	.C(Z_R_DATA_TEMPR10_34_),
	.D(Z_R_DATA_TEMPR11_34_)
);
// @40:2496
  OR4 OR4_44 (
	.Y(OR4_44_Y),
	.A(Z_R_DATA_TEMPR8_23_),
	.B(Z_R_DATA_TEMPR9_23_),
	.C(Z_R_DATA_TEMPR10_23_),
	.D(Z_R_DATA_TEMPR11_23_)
);
// @40:2459
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_0_, mem_addr[10], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR2_39_, Z_R_DATA_TEMPR2_38_, Z_R_DATA_TEMPR2_37_, Z_R_DATA_TEMPR2_36_, Z_R_DATA_TEMPR2_35_, Z_R_DATA_TEMPR2_34_, Z_R_DATA_TEMPR2_33_, Z_R_DATA_TEMPR2_32_, Z_R_DATA_TEMPR2_31_, Z_R_DATA_TEMPR2_30_, Z_R_DATA_TEMPR2_29_, Z_R_DATA_TEMPR2_28_, Z_R_DATA_TEMPR2_27_, Z_R_DATA_TEMPR2_26_, Z_R_DATA_TEMPR2_25_, Z_R_DATA_TEMPR2_24_, Z_R_DATA_TEMPR2_23_, Z_R_DATA_TEMPR2_22_, Z_R_DATA_TEMPR2_21_, Z_R_DATA_TEMPR2_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_0_, mem_addr[10], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR2_19_, Z_R_DATA_TEMPR2_18_, Z_R_DATA_TEMPR2_17_, Z_R_DATA_TEMPR2_16_, Z_R_DATA_TEMPR2_15_, Z_R_DATA_TEMPR2_14_, Z_R_DATA_TEMPR2_13_, Z_R_DATA_TEMPR2_12_, Z_R_DATA_TEMPR2_11_, Z_R_DATA_TEMPR2_10_, Z_R_DATA_TEMPR2_9_, Z_R_DATA_TEMPR2_8_, Z_R_DATA_TEMPR2_7_, Z_R_DATA_TEMPR2_6_, Z_R_DATA_TEMPR2_5_, Z_R_DATA_TEMPR2_4_, Z_R_DATA_TEMPR2_3_, Z_R_DATA_TEMPR2_2_, Z_R_DATA_TEMPR2_1_, Z_R_DATA_TEMPR2_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_2__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%2%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:2455
  OR4 OR4_213 (
	.Y(OR4_213_Y),
	.A(Z_R_DATA_TEMPR4_10_),
	.B(Z_R_DATA_TEMPR5_10_),
	.C(Z_R_DATA_TEMPR6_10_),
	.D(Z_R_DATA_TEMPR7_10_)
);
// @40:2452
  OR4 OR4_333 (
	.Y(OR4_333_Y),
	.A(Z_R_DATA_TEMPR12_35_),
	.B(Z_R_DATA_TEMPR13_35_),
	.C(Z_R_DATA_TEMPR14_35_),
	.D(Z_R_DATA_TEMPR15_35_)
);
// @40:2447
  OR4 OR4_114 (
	.Y(OR4_114_Y),
	.A(Z_R_DATA_TEMPR8_15_),
	.B(Z_R_DATA_TEMPR9_15_),
	.C(Z_R_DATA_TEMPR10_15_),
	.D(Z_R_DATA_TEMPR11_15_)
);
// @40:2445
  OR4 OR4_216 (
	.Y(OR4_216_Y),
	.A(Z_R_DATA_TEMPR8_0_),
	.B(Z_R_DATA_TEMPR9_0_),
	.C(Z_R_DATA_TEMPR10_0_),
	.D(Z_R_DATA_TEMPR11_0_)
);
// @40:2443
  OR4 OR4_90 (
	.Y(OR4_90_Y),
	.A(Z_R_DATA_TEMPR0_15_),
	.B(Z_R_DATA_TEMPR1_15_),
	.C(Z_R_DATA_TEMPR2_15_),
	.D(Z_R_DATA_TEMPR3_15_)
);
// @40:2440
  OR4 OR4_120 (
	.Y(OR4_120_Y),
	.A(Z_R_DATA_TEMPR28_21_),
	.B(Z_R_DATA_TEMPR29_21_),
	.C(Z_R_DATA_TEMPR30_21_),
	.D(Z_R_DATA_TEMPR31_21_)
);
// @40:2438
  OR4 OR4_50 (
	.Y(OR4_50_Y),
	.A(Z_R_DATA_TEMPR12_2_),
	.B(Z_R_DATA_TEMPR13_2_),
	.C(Z_R_DATA_TEMPR14_2_),
	.D(Z_R_DATA_TEMPR15_2_)
);
// @40:2433
  OR4 OR4_253 (
	.Y(OR4_253_Y),
	.A(Z_R_DATA_TEMPR12_33_),
	.B(Z_R_DATA_TEMPR13_33_),
	.C(Z_R_DATA_TEMPR14_33_),
	.D(Z_R_DATA_TEMPR15_33_)
);
// @40:2431
  OR4 OR4_317 (
	.Y(OR4_317_Y),
	.A(OR4_39_Y),
	.B(OR4_241_Y),
	.C(OR4_41_Y),
	.D(OR4_164_Y)
);
// @40:2429
  OR4 OR4_133 (
	.Y(OR4_133_Y),
	.A(Z_R_DATA_TEMPR0_33_),
	.B(Z_R_DATA_TEMPR1_33_),
	.C(Z_R_DATA_TEMPR2_33_),
	.D(Z_R_DATA_TEMPR3_33_)
);
// @40:2426
  OR4 OR4_154 (
	.Y(OR4_154_Y),
	.A(Z_R_DATA_TEMPR12_17_),
	.B(Z_R_DATA_TEMPR13_17_),
	.C(Z_R_DATA_TEMPR14_17_),
	.D(Z_R_DATA_TEMPR15_17_)
);
// @40:2424
  OR4 OR4_201 (
	.Y(OR4_201_Y),
	.A(Z_R_DATA_TEMPR24_5_),
	.B(Z_R_DATA_TEMPR25_5_),
	.C(Z_R_DATA_TEMPR26_5_),
	.D(Z_R_DATA_TEMPR27_5_)
);
// @40:2421
  OR4 OR4_256 (
	.Y(OR4_256_Y),
	.A(Z_R_DATA_TEMPR24_24_),
	.B(Z_R_DATA_TEMPR25_24_),
	.C(Z_R_DATA_TEMPR26_24_),
	.D(Z_R_DATA_TEMPR27_24_)
);
// @40:2412
  OR4 OR4_357 (
	.Y(OR4_357_Y),
	.A(Z_R_DATA_TEMPR28_37_),
	.B(Z_R_DATA_TEMPR29_37_),
	.C(Z_R_DATA_TEMPR30_37_),
	.D(Z_R_DATA_TEMPR31_37_)
);
// @40:2409
  OR4 OR4_166 (
	.Y(OR4_166_Y),
	.A(Z_R_DATA_TEMPR12_23_),
	.B(Z_R_DATA_TEMPR13_23_),
	.C(Z_R_DATA_TEMPR14_23_),
	.D(Z_R_DATA_TEMPR15_23_)
);
// @40:2405
  OR4 OR4_77 (
	.Y(OR4_77_Y),
	.A(Z_R_DATA_TEMPR8_4_),
	.B(Z_R_DATA_TEMPR9_4_),
	.C(Z_R_DATA_TEMPR10_4_),
	.D(Z_R_DATA_TEMPR11_4_)
);
// @40:2368
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_1_, Z_BLKX1_0_, mem_addr[9]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR5_39_, Z_R_DATA_TEMPR5_38_, Z_R_DATA_TEMPR5_37_, Z_R_DATA_TEMPR5_36_, Z_R_DATA_TEMPR5_35_, Z_R_DATA_TEMPR5_34_, Z_R_DATA_TEMPR5_33_, Z_R_DATA_TEMPR5_32_, Z_R_DATA_TEMPR5_31_, Z_R_DATA_TEMPR5_30_, Z_R_DATA_TEMPR5_29_, Z_R_DATA_TEMPR5_28_, Z_R_DATA_TEMPR5_27_, Z_R_DATA_TEMPR5_26_, Z_R_DATA_TEMPR5_25_, Z_R_DATA_TEMPR5_24_, Z_R_DATA_TEMPR5_23_, Z_R_DATA_TEMPR5_22_, Z_R_DATA_TEMPR5_21_, Z_R_DATA_TEMPR5_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_1_, Z_BLKX1_0_, mem_addr[9]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR5_19_, Z_R_DATA_TEMPR5_18_, Z_R_DATA_TEMPR5_17_, Z_R_DATA_TEMPR5_16_, Z_R_DATA_TEMPR5_15_, Z_R_DATA_TEMPR5_14_, Z_R_DATA_TEMPR5_13_, Z_R_DATA_TEMPR5_12_, Z_R_DATA_TEMPR5_11_, Z_R_DATA_TEMPR5_10_, Z_R_DATA_TEMPR5_9_, Z_R_DATA_TEMPR5_8_, Z_R_DATA_TEMPR5_7_, Z_R_DATA_TEMPR5_6_, Z_R_DATA_TEMPR5_5_, Z_R_DATA_TEMPR5_4_, Z_R_DATA_TEMPR5_3_, Z_R_DATA_TEMPR5_2_, Z_R_DATA_TEMPR5_1_, Z_R_DATA_TEMPR5_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_5__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%5%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:2364
  OR2 OR2_3 (
	.Y(OR2_3_Y),
	.A(Z_R_DATA_TEMPR20_0_),
	.B(Z_R_DATA_TEMPR21_0_)
);
// @40:2327
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_1_, mem_addr[10], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR6_39_, Z_R_DATA_TEMPR6_38_, Z_R_DATA_TEMPR6_37_, Z_R_DATA_TEMPR6_36_, Z_R_DATA_TEMPR6_35_, Z_R_DATA_TEMPR6_34_, Z_R_DATA_TEMPR6_33_, Z_R_DATA_TEMPR6_32_, Z_R_DATA_TEMPR6_31_, Z_R_DATA_TEMPR6_30_, Z_R_DATA_TEMPR6_29_, Z_R_DATA_TEMPR6_28_, Z_R_DATA_TEMPR6_27_, Z_R_DATA_TEMPR6_26_, Z_R_DATA_TEMPR6_25_, Z_R_DATA_TEMPR6_24_, Z_R_DATA_TEMPR6_23_, Z_R_DATA_TEMPR6_22_, Z_R_DATA_TEMPR6_21_, Z_R_DATA_TEMPR6_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_1_, mem_addr[10], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR6_19_, Z_R_DATA_TEMPR6_18_, Z_R_DATA_TEMPR6_17_, Z_R_DATA_TEMPR6_16_, Z_R_DATA_TEMPR6_15_, Z_R_DATA_TEMPR6_14_, Z_R_DATA_TEMPR6_13_, Z_R_DATA_TEMPR6_12_, Z_R_DATA_TEMPR6_11_, Z_R_DATA_TEMPR6_10_, Z_R_DATA_TEMPR6_9_, Z_R_DATA_TEMPR6_8_, Z_R_DATA_TEMPR6_7_, Z_R_DATA_TEMPR6_6_, Z_R_DATA_TEMPR6_5_, Z_R_DATA_TEMPR6_4_, Z_R_DATA_TEMPR6_3_, Z_R_DATA_TEMPR6_2_, Z_R_DATA_TEMPR6_1_, Z_R_DATA_TEMPR6_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_6__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%6%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:2323
  OR4 OR4_94 (
	.Y(OR4_94_Y),
	.A(Z_R_DATA_TEMPR16_23_),
	.B(Z_R_DATA_TEMPR17_23_),
	.C(Z_R_DATA_TEMPR18_23_),
	.D(Z_R_DATA_TEMPR19_23_)
);
// @40:2319
  OR4 OR4_54 (
	.Y(OR4_54_Y),
	.A(OR4_13_Y),
	.B(OR2_17_Y),
	.C(Z_R_DATA_TEMPR22_25_),
	.D(Z_R_DATA_TEMPR23_25_)
);
// @40:2317
  OR4 OR4_28 (
	.Y(OR4_28_Y),
	.A(Z_R_DATA_TEMPR8_22_),
	.B(Z_R_DATA_TEMPR9_22_),
	.C(Z_R_DATA_TEMPR10_22_),
	.D(Z_R_DATA_TEMPR11_22_)
);
// @40:2312
  OR4 OR4_328 (
	.Y(OR4_328_Y),
	.A(Z_R_DATA_TEMPR8_30_),
	.B(Z_R_DATA_TEMPR9_30_),
	.C(Z_R_DATA_TEMPR10_30_),
	.D(Z_R_DATA_TEMPR11_30_)
);
// @40:2310
  OR4 OR4_241 (
	.Y(OR4_241_Y),
	.A(Z_R_DATA_TEMPR4_13_),
	.B(Z_R_DATA_TEMPR5_13_),
	.C(Z_R_DATA_TEMPR6_13_),
	.D(Z_R_DATA_TEMPR7_13_)
);
// @40:2308
  OR2 OR2_33 (
	.Y(OR2_33_Y),
	.A(Z_R_DATA_TEMPR20_1_),
	.B(Z_R_DATA_TEMPR21_1_)
);
// @40:2305
  OR4 OR4_326 (
	.Y(OR4_326_Y),
	.A(Z_R_DATA_TEMPR16_37_),
	.B(Z_R_DATA_TEMPR17_37_),
	.C(Z_R_DATA_TEMPR18_37_),
	.D(Z_R_DATA_TEMPR19_37_)
);
// @40:2303
  OR4 OR4_72 (
	.Y(OR4_72_Y),
	.A(Z_R_DATA_TEMPR4_27_),
	.B(Z_R_DATA_TEMPR5_27_),
	.C(Z_R_DATA_TEMPR6_27_),
	.D(Z_R_DATA_TEMPR7_27_)
);
// @40:2299
  OR4 OR4_132 (
	.Y(OR4_132_Y),
	.A(Z_R_DATA_TEMPR24_3_),
	.B(Z_R_DATA_TEMPR25_3_),
	.C(Z_R_DATA_TEMPR26_3_),
	.D(Z_R_DATA_TEMPR27_3_)
);
// @40:2296
  OR4 OR4_278 (
	.Y(OR4_278_Y),
	.A(Z_R_DATA_TEMPR24_23_),
	.B(Z_R_DATA_TEMPR25_23_),
	.C(Z_R_DATA_TEMPR26_23_),
	.D(Z_R_DATA_TEMPR27_23_)
);
// @40:2293
  OR4 OR4_232 (
	.Y(OR4_232_Y),
	.A(Z_R_DATA_TEMPR16_34_),
	.B(Z_R_DATA_TEMPR17_34_),
	.C(Z_R_DATA_TEMPR18_34_),
	.D(Z_R_DATA_TEMPR19_34_)
);
// @40:2291
  OR4 OR4_303 (
	.Y(OR4_303_Y),
	.A(OR4_1_Y),
	.B(OR4_124_Y),
	.C(OR4_297_Y),
	.D(OR4_196_Y)
);
// @40:2282
  OR4 \OR4_R_DATA[1]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[1]),
	.A(OR4_274_Y),
	.B(OR4_141_Y),
	.C(OR4_172_Y),
	.D(OR4_2_Y)
);
// @40:2280
  OR4 OR4_87 (
	.Y(OR4_87_Y),
	.A(Z_R_DATA_TEMPR28_16_),
	.B(Z_R_DATA_TEMPR29_16_),
	.C(Z_R_DATA_TEMPR30_16_),
	.D(Z_R_DATA_TEMPR31_16_)
);
// @40:2278
  OR4 OR4_228 (
	.Y(OR4_228_Y),
	.A(Z_R_DATA_TEMPR4_25_),
	.B(Z_R_DATA_TEMPR5_25_),
	.C(Z_R_DATA_TEMPR6_25_),
	.D(Z_R_DATA_TEMPR7_25_)
);
// @40:2276
  OR2 OR2_1 (
	.Y(OR2_1_Y),
	.A(Z_R_DATA_TEMPR20_31_),
	.B(Z_R_DATA_TEMPR21_31_)
);
// @40:2274
  OR4 OR4_61 (
	.Y(OR4_61_Y),
	.A(Z_R_DATA_TEMPR4_7_),
	.B(Z_R_DATA_TEMPR5_7_),
	.C(Z_R_DATA_TEMPR6_7_),
	.D(Z_R_DATA_TEMPR7_7_)
);
// @40:2272
  OR4 OR4_11 (
	.Y(OR4_11_Y),
	.A(Z_R_DATA_TEMPR16_15_),
	.B(Z_R_DATA_TEMPR17_15_),
	.C(Z_R_DATA_TEMPR18_15_),
	.D(Z_R_DATA_TEMPR19_15_)
);
// @40:2266
  OR4 OR4_160 (
	.Y(OR4_160_Y),
	.A(Z_R_DATA_TEMPR12_27_),
	.B(Z_R_DATA_TEMPR13_27_),
	.C(Z_R_DATA_TEMPR14_27_),
	.D(Z_R_DATA_TEMPR15_27_)
);
// @40:2264
  OR4 OR4_259 (
	.Y(OR4_259_Y),
	.A(Z_R_DATA_TEMPR4_1_),
	.B(Z_R_DATA_TEMPR5_1_),
	.C(Z_R_DATA_TEMPR6_1_),
	.D(Z_R_DATA_TEMPR7_1_)
);
// @40:2258
  OR4 OR4_82 (
	.Y(OR4_82_Y),
	.A(Z_R_DATA_TEMPR24_11_),
	.B(Z_R_DATA_TEMPR25_11_),
	.C(Z_R_DATA_TEMPR26_11_),
	.D(Z_R_DATA_TEMPR27_11_)
);
// @40:2256
  OR4 OR4_65 (
	.Y(OR4_65_Y),
	.A(OR4_90_Y),
	.B(OR4_227_Y),
	.C(OR4_114_Y),
	.D(OR4_240_Y)
);
// @40:2251
  OR4 OR4_119 (
	.Y(OR4_119_Y),
	.A(Z_R_DATA_TEMPR28_11_),
	.B(Z_R_DATA_TEMPR29_11_),
	.C(Z_R_DATA_TEMPR30_11_),
	.D(Z_R_DATA_TEMPR31_11_)
);
// @40:2249
  OR4 OR4_177 (
	.Y(OR4_177_Y),
	.A(Z_R_DATA_TEMPR0_35_),
	.B(Z_R_DATA_TEMPR1_35_),
	.C(Z_R_DATA_TEMPR2_35_),
	.D(Z_R_DATA_TEMPR3_35_)
);
// @40:2207
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_3_, mem_addr[10:9]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR15_39_, Z_R_DATA_TEMPR15_38_, Z_R_DATA_TEMPR15_37_, Z_R_DATA_TEMPR15_36_, Z_R_DATA_TEMPR15_35_, Z_R_DATA_TEMPR15_34_, Z_R_DATA_TEMPR15_33_, Z_R_DATA_TEMPR15_32_, Z_R_DATA_TEMPR15_31_, Z_R_DATA_TEMPR15_30_, Z_R_DATA_TEMPR15_29_, Z_R_DATA_TEMPR15_28_, Z_R_DATA_TEMPR15_27_, Z_R_DATA_TEMPR15_26_, Z_R_DATA_TEMPR15_25_, Z_R_DATA_TEMPR15_24_, Z_R_DATA_TEMPR15_23_, Z_R_DATA_TEMPR15_22_, Z_R_DATA_TEMPR15_21_, Z_R_DATA_TEMPR15_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_3_, mem_addr[10:9]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR15_19_, Z_R_DATA_TEMPR15_18_, Z_R_DATA_TEMPR15_17_, Z_R_DATA_TEMPR15_16_, Z_R_DATA_TEMPR15_15_, Z_R_DATA_TEMPR15_14_, Z_R_DATA_TEMPR15_13_, Z_R_DATA_TEMPR15_12_, Z_R_DATA_TEMPR15_11_, Z_R_DATA_TEMPR15_10_, Z_R_DATA_TEMPR15_9_, Z_R_DATA_TEMPR15_8_, Z_R_DATA_TEMPR15_7_, Z_R_DATA_TEMPR15_6_, Z_R_DATA_TEMPR15_5_, Z_R_DATA_TEMPR15_4_, Z_R_DATA_TEMPR15_3_, Z_R_DATA_TEMPR15_2_, Z_R_DATA_TEMPR15_1_, Z_R_DATA_TEMPR15_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_15__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%15%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:2203
  OR4 OR4_155 (
	.Y(OR4_155_Y),
	.A(Z_R_DATA_TEMPR4_37_),
	.B(Z_R_DATA_TEMPR5_37_),
	.C(Z_R_DATA_TEMPR6_37_),
	.D(Z_R_DATA_TEMPR7_37_)
);
// @40:2201
  OR4 \OR4_R_DATA[20]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[16]),
	.A(OR4_312_Y),
	.B(OR4_64_Y),
	.C(OR4_221_Y),
	.D(OR4_47_Y)
);
// @40:2197
  OR4 OR4_343 (
	.Y(OR4_343_Y),
	.A(Z_R_DATA_TEMPR8_3_),
	.B(Z_R_DATA_TEMPR9_3_),
	.C(Z_R_DATA_TEMPR10_3_),
	.D(Z_R_DATA_TEMPR11_3_)
);
// @40:2195
  OR4 OR4_38 (
	.Y(OR4_38_Y),
	.A(OR4_133_Y),
	.B(OR4_334_Y),
	.C(OR4_135_Y),
	.D(OR4_253_Y)
);
// @40:2193
  OR4 \OR4_R_DATA[12]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[10]),
	.A(OR4_99_Y),
	.B(OR4_338_Y),
	.C(OR4_137_Y),
	.D(OR4_262_Y)
);
// @40:2151
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_2_, mem_addr[10:9]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR11_39_, Z_R_DATA_TEMPR11_38_, Z_R_DATA_TEMPR11_37_, Z_R_DATA_TEMPR11_36_, Z_R_DATA_TEMPR11_35_, Z_R_DATA_TEMPR11_34_, Z_R_DATA_TEMPR11_33_, Z_R_DATA_TEMPR11_32_, Z_R_DATA_TEMPR11_31_, Z_R_DATA_TEMPR11_30_, Z_R_DATA_TEMPR11_29_, Z_R_DATA_TEMPR11_28_, Z_R_DATA_TEMPR11_27_, Z_R_DATA_TEMPR11_26_, Z_R_DATA_TEMPR11_25_, Z_R_DATA_TEMPR11_24_, Z_R_DATA_TEMPR11_23_, Z_R_DATA_TEMPR11_22_, Z_R_DATA_TEMPR11_21_, Z_R_DATA_TEMPR11_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_2_, mem_addr[10:9]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR11_19_, Z_R_DATA_TEMPR11_18_, Z_R_DATA_TEMPR11_17_, Z_R_DATA_TEMPR11_16_, Z_R_DATA_TEMPR11_15_, Z_R_DATA_TEMPR11_14_, Z_R_DATA_TEMPR11_13_, Z_R_DATA_TEMPR11_12_, Z_R_DATA_TEMPR11_11_, Z_R_DATA_TEMPR11_10_, Z_R_DATA_TEMPR11_9_, Z_R_DATA_TEMPR11_8_, Z_R_DATA_TEMPR11_7_, Z_R_DATA_TEMPR11_6_, Z_R_DATA_TEMPR11_5_, Z_R_DATA_TEMPR11_4_, Z_R_DATA_TEMPR11_3_, Z_R_DATA_TEMPR11_2_, Z_R_DATA_TEMPR11_1_, Z_R_DATA_TEMPR11_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_11__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%11%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:2147
  OR4 OR4_118 (
	.Y(OR4_118_Y),
	.A(OR4_156_Y),
	.B(OR4_244_Y),
	.C(OR4_162_Y),
	.D(OR4_67_Y)
);
// @40:2145
  OR4 \OR4_R_DATA[32]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[26]),
	.A(OR4_190_Y),
	.B(OR4_63_Y),
	.C(OR4_229_Y),
	.D(OR4_352_Y)
);
// @40:2143
  OR4 OR4_159 (
	.Y(OR4_159_Y),
	.A(Z_R_DATA_TEMPR4_2_),
	.B(Z_R_DATA_TEMPR5_2_),
	.C(Z_R_DATA_TEMPR6_2_),
	.D(Z_R_DATA_TEMPR7_2_)
);
// @40:2141
  OR4 OR4_2 (
	.Y(OR4_2_Y),
	.A(Z_R_DATA_TEMPR28_1_),
	.B(Z_R_DATA_TEMPR29_1_),
	.C(Z_R_DATA_TEMPR30_1_),
	.D(Z_R_DATA_TEMPR31_1_)
);
// @40:2139
  OR4 OR4_274 (
	.Y(OR4_274_Y),
	.A(OR4_74_Y),
	.B(OR4_259_Y),
	.C(OR4_299_Y),
	.D(OR4_355_Y)
);
// @40:2134
  OR4 OR4_143 (
	.Y(OR4_143_Y),
	.A(OR4_194_Y),
	.B(OR4_3_Y),
	.C(OR4_343_Y),
	.D(OR4_345_Y)
);
// @40:2130
  OR4 OR4_320 (
	.Y(OR4_320_Y),
	.A(OR4_42_Y),
	.B(OR4_243_Y),
	.C(OR4_44_Y),
	.D(OR4_166_Y)
);
// @40:2128
  OR4 OR4_99 (
	.Y(OR4_99_Y),
	.A(OR4_296_Y),
	.B(OR4_305_Y),
	.C(OR4_27_Y),
	.D(OR4_287_Y)
);
// @40:2126
  OR2 OR2_30 (
	.Y(OR2_30_Y),
	.A(Z_R_DATA_TEMPR20_24_),
	.B(Z_R_DATA_TEMPR21_24_)
);
// @40:2124
  OR4 OR4_59 (
	.Y(OR4_59_Y),
	.A(Z_R_DATA_TEMPR28_2_),
	.B(Z_R_DATA_TEMPR29_2_),
	.C(Z_R_DATA_TEMPR30_2_),
	.D(Z_R_DATA_TEMPR31_2_)
);
// @40:2122
  OR4 OR4_23 (
	.Y(OR4_23_Y),
	.A(OR4_73_Y),
	.B(OR4_152_Y),
	.C(OR4_76_Y),
	.D(OR4_344_Y)
);
// @40:2120
  OR4 OR4_158 (
	.Y(OR4_158_Y),
	.A(Z_R_DATA_TEMPR4_0_),
	.B(Z_R_DATA_TEMPR5_0_),
	.C(Z_R_DATA_TEMPR6_0_),
	.D(Z_R_DATA_TEMPR7_0_)
);
// @40:2117
  OR4 OR4_235 (
	.Y(OR4_235_Y),
	.A(Z_R_DATA_TEMPR16_17_),
	.B(Z_R_DATA_TEMPR17_17_),
	.C(Z_R_DATA_TEMPR18_17_),
	.D(Z_R_DATA_TEMPR19_17_)
);
// @40:2114
  OR4 OR4_273 (
	.Y(OR4_273_Y),
	.A(Z_R_DATA_TEMPR28_27_),
	.B(Z_R_DATA_TEMPR29_27_),
	.C(Z_R_DATA_TEMPR30_27_),
	.D(Z_R_DATA_TEMPR31_27_)
);
// @40:2112
  OR4 OR4_76 (
	.Y(OR4_76_Y),
	.A(Z_R_DATA_TEMPR8_26_),
	.B(Z_R_DATA_TEMPR9_26_),
	.C(Z_R_DATA_TEMPR10_26_),
	.D(Z_R_DATA_TEMPR11_26_)
);
// @40:2109
  OR4 OR4_102 (
	.Y(OR4_102_Y),
	.A(Z_R_DATA_TEMPR16_35_),
	.B(Z_R_DATA_TEMPR17_35_),
	.C(Z_R_DATA_TEMPR18_35_),
	.D(Z_R_DATA_TEMPR19_35_)
);
// @40:2107
  OR4 OR4_291 (
	.Y(OR4_291_Y),
	.A(OR4_185_Y),
	.B(OR4_61_Y),
	.C(OR4_96_Y),
	.D(OR4_294_Y)
);
// @40:2104
  OR4 OR4_174 (
	.Y(OR4_174_Y),
	.A(Z_R_DATA_TEMPR28_36_),
	.B(Z_R_DATA_TEMPR29_36_),
	.C(Z_R_DATA_TEMPR30_36_),
	.D(Z_R_DATA_TEMPR31_36_)
);
// @40:2101
  OR4 OR4_224 (
	.Y(OR4_224_Y),
	.A(Z_R_DATA_TEMPR24_25_),
	.B(Z_R_DATA_TEMPR25_25_),
	.C(Z_R_DATA_TEMPR26_25_),
	.D(Z_R_DATA_TEMPR27_25_)
);
// @40:2099
  OR4 OR4_276 (
	.Y(OR4_276_Y),
	.A(Z_R_DATA_TEMPR0_24_),
	.B(Z_R_DATA_TEMPR1_24_),
	.C(Z_R_DATA_TEMPR2_24_),
	.D(Z_R_DATA_TEMPR3_24_)
);
// @40:2097
  OR4 OR4_202 (
	.Y(OR4_202_Y),
	.A(OR4_125_Y),
	.B(OR2_21_Y),
	.C(Z_R_DATA_TEMPR22_36_),
	.D(Z_R_DATA_TEMPR23_36_)
);
// @40:2095
  OR4 \OR4_R_DATA[27]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[23]),
	.A(OR4_324_Y),
	.B(OR4_104_Y),
	.C(OR4_337_Y),
	.D(OR4_273_Y)
);
// @40:2093
  OR4 \OR4_R_DATA[15]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[13]),
	.A(OR4_65_Y),
	.B(OR4_52_Y),
	.C(OR4_222_Y),
	.D(OR4_183_Y)
);
// @40:2056
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_2_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR8_39_, Z_R_DATA_TEMPR8_38_, Z_R_DATA_TEMPR8_37_, Z_R_DATA_TEMPR8_36_, Z_R_DATA_TEMPR8_35_, Z_R_DATA_TEMPR8_34_, Z_R_DATA_TEMPR8_33_, Z_R_DATA_TEMPR8_32_, Z_R_DATA_TEMPR8_31_, Z_R_DATA_TEMPR8_30_, Z_R_DATA_TEMPR8_29_, Z_R_DATA_TEMPR8_28_, Z_R_DATA_TEMPR8_27_, Z_R_DATA_TEMPR8_26_, Z_R_DATA_TEMPR8_25_, Z_R_DATA_TEMPR8_24_, Z_R_DATA_TEMPR8_23_, Z_R_DATA_TEMPR8_22_, Z_R_DATA_TEMPR8_21_, Z_R_DATA_TEMPR8_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_2_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR8_19_, Z_R_DATA_TEMPR8_18_, Z_R_DATA_TEMPR8_17_, Z_R_DATA_TEMPR8_16_, Z_R_DATA_TEMPR8_15_, Z_R_DATA_TEMPR8_14_, Z_R_DATA_TEMPR8_13_, Z_R_DATA_TEMPR8_12_, Z_R_DATA_TEMPR8_11_, Z_R_DATA_TEMPR8_10_, Z_R_DATA_TEMPR8_9_, Z_R_DATA_TEMPR8_8_, Z_R_DATA_TEMPR8_7_, Z_R_DATA_TEMPR8_6_, Z_R_DATA_TEMPR8_5_, Z_R_DATA_TEMPR8_4_, Z_R_DATA_TEMPR8_3_, Z_R_DATA_TEMPR8_2_, Z_R_DATA_TEMPR8_1_, Z_R_DATA_TEMPR8_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_8__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%8%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:2052
  OR4 OR4_315 (
	.Y(OR4_315_Y),
	.A(Z_R_DATA_TEMPR4_35_),
	.B(Z_R_DATA_TEMPR5_35_),
	.C(Z_R_DATA_TEMPR6_35_),
	.D(Z_R_DATA_TEMPR7_35_)
);
// @40:2050
  OR4 OR4_223 (
	.Y(OR4_223_Y),
	.A(OR4_178_Y),
	.B(OR2_11_Y),
	.C(Z_R_DATA_TEMPR22_33_),
	.D(Z_R_DATA_TEMPR23_33_)
);
// @40:2048
  OR4 \OR4_R_DATA[35]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[29]),
	.A(OR4_149_Y),
	.B(OR4_139_Y),
	.C(OR4_313_Y),
	.D(OR4_272_Y)
);
// @40:2044
  OR2 OR2_5 (
	.Y(OR2_5_Y),
	.A(Z_R_DATA_TEMPR20_27_),
	.B(Z_R_DATA_TEMPR21_27_)
);
// @40:2042
  OR4 OR4_124 (
	.Y(OR4_124_Y),
	.A(Z_R_DATA_TEMPR4_34_),
	.B(Z_R_DATA_TEMPR5_34_),
	.C(Z_R_DATA_TEMPR6_34_),
	.D(Z_R_DATA_TEMPR7_34_)
);
// @40:2034
  OR2 OR2_34 (
	.Y(OR2_34_Y),
	.A(Z_R_DATA_TEMPR20_21_),
	.B(Z_R_DATA_TEMPR21_21_)
);
// @40:2030
  OR4 OR4_355 (
	.Y(OR4_355_Y),
	.A(Z_R_DATA_TEMPR12_1_),
	.B(Z_R_DATA_TEMPR13_1_),
	.C(Z_R_DATA_TEMPR14_1_),
	.D(Z_R_DATA_TEMPR15_1_)
);
// @40:2028
  OR4 \OR4_R_DATA[13]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[11]),
	.A(OR4_317_Y),
	.B(OR4_129_Y),
	.C(OR4_277_Y),
	.D(OR4_206_Y)
);
// @40:2026
  OR4 OR4_327 (
	.Y(OR4_327_Y),
	.A(Z_R_DATA_TEMPR28_3_),
	.B(Z_R_DATA_TEMPR29_3_),
	.C(Z_R_DATA_TEMPR30_3_),
	.D(Z_R_DATA_TEMPR31_3_)
);
// @40:2024
  OR2 OR2_10 (
	.Y(OR2_10_Y),
	.A(Z_R_DATA_TEMPR20_30_),
	.B(Z_R_DATA_TEMPR21_30_)
);
// @40:2022
  OR2 OR2_21 (
	.Y(OR2_21_Y),
	.A(Z_R_DATA_TEMPR20_36_),
	.B(Z_R_DATA_TEMPR21_36_)
);
// @40:2019
  OR4 OR4_142 (
	.Y(OR4_142_Y),
	.A(Z_R_DATA_TEMPR16_24_),
	.B(Z_R_DATA_TEMPR17_24_),
	.C(Z_R_DATA_TEMPR18_24_),
	.D(Z_R_DATA_TEMPR19_24_)
);
// @40:1982
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_1_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR4_39_, Z_R_DATA_TEMPR4_38_, Z_R_DATA_TEMPR4_37_, Z_R_DATA_TEMPR4_36_, Z_R_DATA_TEMPR4_35_, Z_R_DATA_TEMPR4_34_, Z_R_DATA_TEMPR4_33_, Z_R_DATA_TEMPR4_32_, Z_R_DATA_TEMPR4_31_, Z_R_DATA_TEMPR4_30_, Z_R_DATA_TEMPR4_29_, Z_R_DATA_TEMPR4_28_, Z_R_DATA_TEMPR4_27_, Z_R_DATA_TEMPR4_26_, Z_R_DATA_TEMPR4_25_, Z_R_DATA_TEMPR4_24_, Z_R_DATA_TEMPR4_23_, Z_R_DATA_TEMPR4_22_, Z_R_DATA_TEMPR4_21_, Z_R_DATA_TEMPR4_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_1_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR4_19_, Z_R_DATA_TEMPR4_18_, Z_R_DATA_TEMPR4_17_, Z_R_DATA_TEMPR4_16_, Z_R_DATA_TEMPR4_15_, Z_R_DATA_TEMPR4_14_, Z_R_DATA_TEMPR4_13_, Z_R_DATA_TEMPR4_12_, Z_R_DATA_TEMPR4_11_, Z_R_DATA_TEMPR4_10_, Z_R_DATA_TEMPR4_9_, Z_R_DATA_TEMPR4_8_, Z_R_DATA_TEMPR4_7_, Z_R_DATA_TEMPR4_6_, Z_R_DATA_TEMPR4_5_, Z_R_DATA_TEMPR4_4_, Z_R_DATA_TEMPR4_3_, Z_R_DATA_TEMPR4_2_, Z_R_DATA_TEMPR4_1_, Z_R_DATA_TEMPR4_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_4__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%4%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:1976
  OR4 \OR4_R_DATA[33]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[27]),
	.A(OR4_38_Y),
	.B(OR4_223_Y),
	.C(OR4_4_Y),
	.D(OR4_293_Y)
);
// @40:1974
  OR4 \OR4_R_DATA[14]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[12]),
	.A(OR4_215_Y),
	.B(OR4_350_Y),
	.C(OR4_255_Y),
	.D(OR4_5_Y)
);
// @40:1972
  OR4 OR4_86 (
	.Y(OR4_86_Y),
	.A(Z_R_DATA_TEMPR24_21_),
	.B(Z_R_DATA_TEMPR25_21_),
	.C(Z_R_DATA_TEMPR26_21_),
	.D(Z_R_DATA_TEMPR27_21_)
);
// @40:1967
  OR4 OR4_180 (
	.Y(OR4_180_Y),
	.A(Z_R_DATA_TEMPR16_22_),
	.B(Z_R_DATA_TEMPR17_22_),
	.C(Z_R_DATA_TEMPR18_22_),
	.D(Z_R_DATA_TEMPR19_22_)
);
// @40:1964
  OR4 OR4_332 (
	.Y(OR4_332_Y),
	.A(Z_R_DATA_TEMPR12_11_),
	.B(Z_R_DATA_TEMPR13_11_),
	.C(Z_R_DATA_TEMPR14_11_),
	.D(Z_R_DATA_TEMPR15_11_)
);
// @40:1927
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_0_, Z_BLKX1_0_, mem_addr[9]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR1_39_, Z_R_DATA_TEMPR1_38_, Z_R_DATA_TEMPR1_37_, Z_R_DATA_TEMPR1_36_, Z_R_DATA_TEMPR1_35_, Z_R_DATA_TEMPR1_34_, Z_R_DATA_TEMPR1_33_, Z_R_DATA_TEMPR1_32_, Z_R_DATA_TEMPR1_31_, Z_R_DATA_TEMPR1_30_, Z_R_DATA_TEMPR1_29_, Z_R_DATA_TEMPR1_28_, Z_R_DATA_TEMPR1_27_, Z_R_DATA_TEMPR1_26_, Z_R_DATA_TEMPR1_25_, Z_R_DATA_TEMPR1_24_, Z_R_DATA_TEMPR1_23_, Z_R_DATA_TEMPR1_22_, Z_R_DATA_TEMPR1_21_, Z_R_DATA_TEMPR1_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_0_, Z_BLKX1_0_, mem_addr[9]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR1_19_, Z_R_DATA_TEMPR1_18_, Z_R_DATA_TEMPR1_17_, Z_R_DATA_TEMPR1_16_, Z_R_DATA_TEMPR1_15_, Z_R_DATA_TEMPR1_14_, Z_R_DATA_TEMPR1_13_, Z_R_DATA_TEMPR1_12_, Z_R_DATA_TEMPR1_11_, Z_R_DATA_TEMPR1_10_, Z_R_DATA_TEMPR1_9_, Z_R_DATA_TEMPR1_8_, Z_R_DATA_TEMPR1_7_, Z_R_DATA_TEMPR1_6_, Z_R_DATA_TEMPR1_5_, Z_R_DATA_TEMPR1_4_, Z_R_DATA_TEMPR1_3_, Z_R_DATA_TEMPR1_2_, Z_R_DATA_TEMPR1_1_, Z_R_DATA_TEMPR1_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_1__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%1%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:1922
  OR4 OR4_242 (
	.Y(OR4_242_Y),
	.A(Z_R_DATA_TEMPR12_25_),
	.B(Z_R_DATA_TEMPR13_25_),
	.C(Z_R_DATA_TEMPR14_25_),
	.D(Z_R_DATA_TEMPR15_25_)
);
// @40:1919
  OR4 OR4_359 (
	.Y(OR4_359_Y),
	.A(Z_R_DATA_TEMPR16_20_),
	.B(Z_R_DATA_TEMPR17_20_),
	.C(Z_R_DATA_TEMPR18_20_),
	.D(Z_R_DATA_TEMPR19_20_)
);
// @40:1917
  OR4 \OR4_R_DATA[34]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[28]),
	.A(OR4_303_Y),
	.B(OR4_78_Y),
	.C(OR4_347_Y),
	.D(OR4_97_Y)
);
// @40:1915
  OR4 OR4_200 (
	.Y(OR4_200_Y),
	.A(OR4_35_Y),
	.B(OR2_34_Y),
	.C(Z_R_DATA_TEMPR22_21_),
	.D(Z_R_DATA_TEMPR23_21_)
);
// @40:1913
  OR4 OR4_3 (
	.Y(OR4_3_Y),
	.A(Z_R_DATA_TEMPR4_3_),
	.B(Z_R_DATA_TEMPR5_3_),
	.C(Z_R_DATA_TEMPR6_3_),
	.D(Z_R_DATA_TEMPR7_3_)
);
// @40:1869
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_5_, mem_addr[10], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR22_39_, Z_R_DATA_TEMPR22_38_, Z_R_DATA_TEMPR22_37_, Z_R_DATA_TEMPR22_36_, Z_R_DATA_TEMPR22_35_, Z_R_DATA_TEMPR22_34_, Z_R_DATA_TEMPR22_33_, Z_R_DATA_TEMPR22_32_, Z_R_DATA_TEMPR22_31_, Z_R_DATA_TEMPR22_30_, Z_R_DATA_TEMPR22_29_, Z_R_DATA_TEMPR22_28_, Z_R_DATA_TEMPR22_27_, Z_R_DATA_TEMPR22_26_, Z_R_DATA_TEMPR22_25_, Z_R_DATA_TEMPR22_24_, Z_R_DATA_TEMPR22_23_, Z_R_DATA_TEMPR22_22_, Z_R_DATA_TEMPR22_21_, Z_R_DATA_TEMPR22_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_5_, mem_addr[10], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR22_19_, Z_R_DATA_TEMPR22_18_, Z_R_DATA_TEMPR22_17_, Z_R_DATA_TEMPR22_16_, Z_R_DATA_TEMPR22_15_, Z_R_DATA_TEMPR22_14_, Z_R_DATA_TEMPR22_13_, Z_R_DATA_TEMPR22_12_, Z_R_DATA_TEMPR22_11_, Z_R_DATA_TEMPR22_10_, Z_R_DATA_TEMPR22_9_, Z_R_DATA_TEMPR22_8_, Z_R_DATA_TEMPR22_7_, Z_R_DATA_TEMPR22_6_, Z_R_DATA_TEMPR22_5_, Z_R_DATA_TEMPR22_4_, Z_R_DATA_TEMPR22_3_, Z_R_DATA_TEMPR22_2_, Z_R_DATA_TEMPR22_1_, Z_R_DATA_TEMPR22_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_22__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%22%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:1830
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_2_, Z_BLKX1_0_, mem_addr[9]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR9_39_, Z_R_DATA_TEMPR9_38_, Z_R_DATA_TEMPR9_37_, Z_R_DATA_TEMPR9_36_, Z_R_DATA_TEMPR9_35_, Z_R_DATA_TEMPR9_34_, Z_R_DATA_TEMPR9_33_, Z_R_DATA_TEMPR9_32_, Z_R_DATA_TEMPR9_31_, Z_R_DATA_TEMPR9_30_, Z_R_DATA_TEMPR9_29_, Z_R_DATA_TEMPR9_28_, Z_R_DATA_TEMPR9_27_, Z_R_DATA_TEMPR9_26_, Z_R_DATA_TEMPR9_25_, Z_R_DATA_TEMPR9_24_, Z_R_DATA_TEMPR9_23_, Z_R_DATA_TEMPR9_22_, Z_R_DATA_TEMPR9_21_, Z_R_DATA_TEMPR9_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_2_, Z_BLKX1_0_, mem_addr[9]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR9_19_, Z_R_DATA_TEMPR9_18_, Z_R_DATA_TEMPR9_17_, Z_R_DATA_TEMPR9_16_, Z_R_DATA_TEMPR9_15_, Z_R_DATA_TEMPR9_14_, Z_R_DATA_TEMPR9_13_, Z_R_DATA_TEMPR9_12_, Z_R_DATA_TEMPR9_11_, Z_R_DATA_TEMPR9_10_, Z_R_DATA_TEMPR9_9_, Z_R_DATA_TEMPR9_8_, Z_R_DATA_TEMPR9_7_, Z_R_DATA_TEMPR9_6_, Z_R_DATA_TEMPR9_5_, Z_R_DATA_TEMPR9_4_, Z_R_DATA_TEMPR9_3_, Z_R_DATA_TEMPR9_2_, Z_R_DATA_TEMPR9_1_, Z_R_DATA_TEMPR9_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_9__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%9%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:1826
  OR4 OR4_33 (
	.Y(OR4_33_Y),
	.A(Z_R_DATA_TEMPR16_3_),
	.B(Z_R_DATA_TEMPR17_3_),
	.C(Z_R_DATA_TEMPR18_3_),
	.D(Z_R_DATA_TEMPR19_3_)
);
// @40:1824
  OR4 OR4_167 (
	.Y(OR4_167_Y),
	.A(Z_R_DATA_TEMPR24_6_),
	.B(Z_R_DATA_TEMPR25_6_),
	.C(Z_R_DATA_TEMPR26_6_),
	.D(Z_R_DATA_TEMPR27_6_)
);
// @40:1822
  OR2 OR2_14 (
	.Y(OR2_14_Y),
	.A(Z_R_DATA_TEMPR20_37_),
	.B(Z_R_DATA_TEMPR21_37_)
);
// @40:1812
  OR4 OR4_136 (
	.Y(OR4_136_Y),
	.A(Z_R_DATA_TEMPR28_30_),
	.B(Z_R_DATA_TEMPR29_30_),
	.C(Z_R_DATA_TEMPR30_30_),
	.D(Z_R_DATA_TEMPR31_30_)
);
// @40:1808
  OR4 OR4_217 (
	.Y(OR4_217_Y),
	.A(Z_R_DATA_TEMPR4_20_),
	.B(Z_R_DATA_TEMPR5_20_),
	.C(Z_R_DATA_TEMPR6_20_),
	.D(Z_R_DATA_TEMPR7_20_)
);
// @40:1805
  OR4 OR4_240 (
	.Y(OR4_240_Y),
	.A(Z_R_DATA_TEMPR12_15_),
	.B(Z_R_DATA_TEMPR13_15_),
	.C(Z_R_DATA_TEMPR14_15_),
	.D(Z_R_DATA_TEMPR15_15_)
);
// @40:1799
  OR4 OR4_67 (
	.Y(OR4_67_Y),
	.A(Z_R_DATA_TEMPR12_36_),
	.B(Z_R_DATA_TEMPR13_36_),
	.C(Z_R_DATA_TEMPR14_36_),
	.D(Z_R_DATA_TEMPR15_36_)
);
// @40:1797
  OR4 OR4_78 (
	.Y(OR4_78_Y),
	.A(OR4_232_Y),
	.B(OR2_39_Y),
	.C(Z_R_DATA_TEMPR22_34_),
	.D(Z_R_DATA_TEMPR23_34_)
);
// @40:1793
  OR4 OR4_175 (
	.Y(OR4_175_Y),
	.A(Z_R_DATA_TEMPR8_5_),
	.B(Z_R_DATA_TEMPR9_5_),
	.C(Z_R_DATA_TEMPR10_5_),
	.D(Z_R_DATA_TEMPR11_5_)
);
// @40:1790
  OR4 OR4_229 (
	.Y(OR4_229_Y),
	.A(Z_R_DATA_TEMPR24_32_),
	.B(Z_R_DATA_TEMPR25_32_),
	.C(Z_R_DATA_TEMPR26_32_),
	.D(Z_R_DATA_TEMPR27_32_)
);
// @40:1788
  OR4 OR4_257 (
	.Y(OR4_257_Y),
	.A(Z_R_DATA_TEMPR0_11_),
	.B(Z_R_DATA_TEMPR1_11_),
	.C(Z_R_DATA_TEMPR2_11_),
	.D(Z_R_DATA_TEMPR3_11_)
);
// @40:1785
  OR4 OR4_263 (
	.Y(OR4_263_Y),
	.A(Z_R_DATA_TEMPR28_22_),
	.B(Z_R_DATA_TEMPR29_22_),
	.C(Z_R_DATA_TEMPR30_22_),
	.D(Z_R_DATA_TEMPR31_22_)
);
// @40:1783
  OR4 OR4_311 (
	.Y(OR4_311_Y),
	.A(Z_R_DATA_TEMPR4_22_),
	.B(Z_R_DATA_TEMPR5_22_),
	.C(Z_R_DATA_TEMPR6_22_),
	.D(Z_R_DATA_TEMPR7_22_)
);
// @40:1780
  OR4 OR4_164 (
	.Y(OR4_164_Y),
	.A(Z_R_DATA_TEMPR12_13_),
	.B(Z_R_DATA_TEMPR13_13_),
	.C(Z_R_DATA_TEMPR14_13_),
	.D(Z_R_DATA_TEMPR15_13_)
);
// @40:1778
  OR4 \OR4_R_DATA[11]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[9]),
	.A(OR4_233_Y),
	.B(OR4_198_Y),
	.C(OR4_82_Y),
	.D(OR4_119_Y)
);
// @40:1736
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_7_, mem_addr[10], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR30_39_, Z_R_DATA_TEMPR30_38_, Z_R_DATA_TEMPR30_37_, Z_R_DATA_TEMPR30_36_, Z_R_DATA_TEMPR30_35_, Z_R_DATA_TEMPR30_34_, Z_R_DATA_TEMPR30_33_, Z_R_DATA_TEMPR30_32_, Z_R_DATA_TEMPR30_31_, Z_R_DATA_TEMPR30_30_, Z_R_DATA_TEMPR30_29_, Z_R_DATA_TEMPR30_28_, Z_R_DATA_TEMPR30_27_, Z_R_DATA_TEMPR30_26_, Z_R_DATA_TEMPR30_25_, Z_R_DATA_TEMPR30_24_, Z_R_DATA_TEMPR30_23_, Z_R_DATA_TEMPR30_22_, Z_R_DATA_TEMPR30_21_, Z_R_DATA_TEMPR30_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_7_, mem_addr[10], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR30_19_, Z_R_DATA_TEMPR30_18_, Z_R_DATA_TEMPR30_17_, Z_R_DATA_TEMPR30_16_, Z_R_DATA_TEMPR30_15_, Z_R_DATA_TEMPR30_14_, Z_R_DATA_TEMPR30_13_, Z_R_DATA_TEMPR30_12_, Z_R_DATA_TEMPR30_11_, Z_R_DATA_TEMPR30_10_, Z_R_DATA_TEMPR30_9_, Z_R_DATA_TEMPR30_8_, Z_R_DATA_TEMPR30_7_, Z_R_DATA_TEMPR30_6_, Z_R_DATA_TEMPR30_5_, Z_R_DATA_TEMPR30_4_, Z_R_DATA_TEMPR30_3_, Z_R_DATA_TEMPR30_2_, Z_R_DATA_TEMPR30_1_, Z_R_DATA_TEMPR30_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_30__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%30%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:1731
  OR4 OR4_266 (
	.Y(OR4_266_Y),
	.A(Z_R_DATA_TEMPR16_32_),
	.B(Z_R_DATA_TEMPR17_32_),
	.C(Z_R_DATA_TEMPR18_32_),
	.D(Z_R_DATA_TEMPR19_32_)
);
// @40:1729
  OR4 OR4_62 (
	.Y(OR4_62_Y),
	.A(OR4_356_Y),
	.B(OR2_36_Y),
	.C(Z_R_DATA_TEMPR22_10_),
	.D(Z_R_DATA_TEMPR23_10_)
);
// @40:1727
  OR4 OR4_12 (
	.Y(OR4_12_Y),
	.A(Z_R_DATA_TEMPR12_32_),
	.B(Z_R_DATA_TEMPR13_32_),
	.C(Z_R_DATA_TEMPR14_32_),
	.D(Z_R_DATA_TEMPR15_32_)
);
// @40:1724
  OR4 OR4_179 (
	.Y(OR4_179_Y),
	.A(Z_R_DATA_TEMPR16_12_),
	.B(Z_R_DATA_TEMPR17_12_),
	.C(Z_R_DATA_TEMPR18_12_),
	.D(Z_R_DATA_TEMPR19_12_)
);
// @40:1722
  OR4 OR4_24 (
	.Y(OR4_24_Y),
	.A(Z_R_DATA_TEMPR4_32_),
	.B(Z_R_DATA_TEMPR5_32_),
	.C(Z_R_DATA_TEMPR6_32_),
	.D(Z_R_DATA_TEMPR7_32_)
);
// @40:1720
  OR4 OR4_245 (
	.Y(OR4_245_Y),
	.A(Z_R_DATA_TEMPR8_31_),
	.B(Z_R_DATA_TEMPR9_31_),
	.C(Z_R_DATA_TEMPR10_31_),
	.D(Z_R_DATA_TEMPR11_31_)
);
// @40:1718
  OR4 \OR4_R_DATA[31]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[25]),
	.A(OR4_323_Y),
	.B(OR4_283_Y),
	.C(OR4_171_Y),
	.D(OR4_209_Y)
);
// @40:1716
  OR4 OR4_351 (
	.Y(OR4_351_Y),
	.A(OR4_142_Y),
	.B(OR2_30_Y),
	.C(Z_R_DATA_TEMPR22_24_),
	.D(Z_R_DATA_TEMPR23_24_)
);
// @40:1714
  OR2 OR2_39 (
	.Y(OR2_39_Y),
	.A(Z_R_DATA_TEMPR20_34_),
	.B(Z_R_DATA_TEMPR21_34_)
);
// @40:1711
  OR4 OR4_125 (
	.Y(OR4_125_Y),
	.A(Z_R_DATA_TEMPR16_36_),
	.B(Z_R_DATA_TEMPR17_36_),
	.C(Z_R_DATA_TEMPR18_36_),
	.D(Z_R_DATA_TEMPR19_36_)
);
// @40:1706
  OR4 OR4_302 (
	.Y(OR4_302_Y),
	.A(Z_R_DATA_TEMPR16_7_),
	.B(Z_R_DATA_TEMPR17_7_),
	.C(Z_R_DATA_TEMPR18_7_),
	.D(Z_R_DATA_TEMPR19_7_)
);
// @40:1704
  OR4 OR4_314 (
	.Y(OR4_314_Y),
	.A(Z_R_DATA_TEMPR16_2_),
	.B(Z_R_DATA_TEMPR17_2_),
	.C(Z_R_DATA_TEMPR18_2_),
	.D(Z_R_DATA_TEMPR19_2_)
);
// @40:1702
  OR4 OR4_192 (
	.Y(OR4_192_Y),
	.A(OR4_326_Y),
	.B(OR2_14_Y),
	.C(Z_R_DATA_TEMPR22_37_),
	.D(Z_R_DATA_TEMPR23_37_)
);
// @40:1699
  OR4 OR4_178 (
	.Y(OR4_178_Y),
	.A(Z_R_DATA_TEMPR16_33_),
	.B(Z_R_DATA_TEMPR17_33_),
	.C(Z_R_DATA_TEMPR18_33_),
	.D(Z_R_DATA_TEMPR19_33_)
);
// @40:1697
  OR4 OR4_129 (
	.Y(OR4_129_Y),
	.A(OR4_91_Y),
	.B(OR2_37_Y),
	.C(Z_R_DATA_TEMPR22_13_),
	.D(Z_R_DATA_TEMPR23_13_)
);
// @40:1695
  OR4 OR4_130 (
	.Y(OR4_130_Y),
	.A(OR4_211_Y),
	.B(OR4_191_Y),
	.C(OR4_175_Y),
	.D(OR4_322_Y)
);
// @40:1688
  OR4 OR4_88 (
	.Y(OR4_88_Y),
	.A(Z_R_DATA_TEMPR28_26_),
	.B(Z_R_DATA_TEMPR29_26_),
	.C(Z_R_DATA_TEMPR30_26_),
	.D(Z_R_DATA_TEMPR31_26_)
);
// @40:1686
  OR4 OR4_354 (
	.Y(OR4_354_Y),
	.A(OR4_348_Y),
	.B(OR4_158_Y),
	.C(OR4_216_Y),
	.D(OR4_188_Y)
);
// @40:1684
  OR4 OR4_30 (
	.Y(OR4_30_Y),
	.A(Z_R_DATA_TEMPR4_24_),
	.B(Z_R_DATA_TEMPR5_24_),
	.C(Z_R_DATA_TEMPR6_24_),
	.D(Z_R_DATA_TEMPR7_24_)
);
// @40:1673
  OR4 OR4_342 (
	.Y(OR4_342_Y),
	.A(Z_R_DATA_TEMPR12_16_),
	.B(Z_R_DATA_TEMPR13_16_),
	.C(Z_R_DATA_TEMPR14_16_),
	.D(Z_R_DATA_TEMPR15_16_)
);
// @40:1671
  OR2 OR2_19 (
	.Y(OR2_19_Y),
	.A(Z_R_DATA_TEMPR20_5_),
	.B(Z_R_DATA_TEMPR21_5_)
);
// @40:1668
  OR4 OR4_187 (
	.Y(OR4_187_Y),
	.A(Z_R_DATA_TEMPR28_25_),
	.B(Z_R_DATA_TEMPR29_25_),
	.C(Z_R_DATA_TEMPR30_25_),
	.D(Z_R_DATA_TEMPR31_25_)
);
// @40:1664
  OR4 OR4_7 (
	.Y(OR4_7_Y),
	.A(Z_R_DATA_TEMPR28_24_),
	.B(Z_R_DATA_TEMPR29_24_),
	.C(Z_R_DATA_TEMPR30_24_),
	.D(Z_R_DATA_TEMPR31_24_)
);
// @40:1662
  OR4 OR4_41 (
	.Y(OR4_41_Y),
	.A(Z_R_DATA_TEMPR8_13_),
	.B(Z_R_DATA_TEMPR9_13_),
	.C(Z_R_DATA_TEMPR10_13_),
	.D(Z_R_DATA_TEMPR11_13_)
);
// @40:1659
  OR4 OR4_171 (
	.Y(OR4_171_Y),
	.A(Z_R_DATA_TEMPR24_31_),
	.B(Z_R_DATA_TEMPR25_31_),
	.C(Z_R_DATA_TEMPR26_31_),
	.D(Z_R_DATA_TEMPR27_31_)
);
// @40:1654
  OR4 OR4_338 (
	.Y(OR4_338_Y),
	.A(OR4_179_Y),
	.B(OR2_16_Y),
	.C(Z_R_DATA_TEMPR22_12_),
	.D(Z_R_DATA_TEMPR23_12_)
);
// @40:1652
  OR4 OR4_34 (
	.Y(OR4_34_Y),
	.A(Z_R_DATA_TEMPR16_26_),
	.B(Z_R_DATA_TEMPR17_26_),
	.C(Z_R_DATA_TEMPR18_26_),
	.D(Z_R_DATA_TEMPR19_26_)
);
// @40:1649
  OR4 OR4_336 (
	.Y(OR4_336_Y),
	.A(Z_R_DATA_TEMPR24_17_),
	.B(Z_R_DATA_TEMPR25_17_),
	.C(Z_R_DATA_TEMPR26_17_),
	.D(Z_R_DATA_TEMPR27_17_)
);
// @40:1647
  OR2 OR2_27 (
	.Y(OR2_27_Y),
	.A(Z_R_DATA_TEMPR20_14_),
	.B(Z_R_DATA_TEMPR21_14_)
);
// @40:1645
  OR4 OR4_269 (
	.Y(OR4_269_Y),
	.A(OR4_314_Y),
	.B(OR2_6_Y),
	.C(Z_R_DATA_TEMPR22_2_),
	.D(Z_R_DATA_TEMPR23_2_)
);
// @40:1638
  OR4 OR4_73 (
	.Y(OR4_73_Y),
	.A(Z_R_DATA_TEMPR0_26_),
	.B(Z_R_DATA_TEMPR1_26_),
	.C(Z_R_DATA_TEMPR2_26_),
	.D(Z_R_DATA_TEMPR3_26_)
);
// @40:1636
  OR4 OR4_45 (
	.Y(OR4_45_Y),
	.A(Z_R_DATA_TEMPR28_10_),
	.B(Z_R_DATA_TEMPR29_10_),
	.C(Z_R_DATA_TEMPR30_10_),
	.D(Z_R_DATA_TEMPR31_10_)
);
// @40:1634
  OR4 OR4_121 (
	.Y(OR4_121_Y),
	.A(Z_R_DATA_TEMPR8_32_),
	.B(Z_R_DATA_TEMPR9_32_),
	.C(Z_R_DATA_TEMPR10_32_),
	.D(Z_R_DATA_TEMPR11_32_)
);
// @40:1630
  OR2 OR2_6 (
	.Y(OR2_6_Y),
	.A(Z_R_DATA_TEMPR20_2_),
	.B(Z_R_DATA_TEMPR21_2_)
);
// @40:1626
  OR4 OR4_146 (
	.Y(OR4_146_Y),
	.A(Z_R_DATA_TEMPR28_6_),
	.B(Z_R_DATA_TEMPR29_6_),
	.C(Z_R_DATA_TEMPR30_6_),
	.D(Z_R_DATA_TEMPR31_6_)
);
// @40:1624
  OR4 OR4_283 (
	.Y(OR4_283_Y),
	.A(OR4_126_Y),
	.B(OR2_1_Y),
	.C(Z_R_DATA_TEMPR22_31_),
	.D(Z_R_DATA_TEMPR23_31_)
);
// @40:1618
  OR4 OR4_29 (
	.Y(OR4_29_Y),
	.A(Z_R_DATA_TEMPR4_14_),
	.B(Z_R_DATA_TEMPR5_14_),
	.C(Z_R_DATA_TEMPR6_14_),
	.D(Z_R_DATA_TEMPR7_14_)
);
// @40:1613
  OR2 OR2_22 (
	.Y(OR2_22_Y),
	.A(Z_R_DATA_TEMPR20_3_),
	.B(Z_R_DATA_TEMPR21_3_)
);
// @40:1611
  OR4 OR4_286 (
	.Y(OR4_286_Y),
	.A(OR4_95_Y),
	.B(OR2_19_Y),
	.C(Z_R_DATA_TEMPR22_5_),
	.D(Z_R_DATA_TEMPR23_5_)
);
// @40:1609
  OR4 OR4_295 (
	.Y(OR4_295_Y),
	.A(Z_R_DATA_TEMPR4_6_),
	.B(Z_R_DATA_TEMPR5_6_),
	.C(Z_R_DATA_TEMPR6_6_),
	.D(Z_R_DATA_TEMPR7_6_)
);
// @40:1606
  OR4 OR4_238 (
	.Y(OR4_238_Y),
	.A(Z_R_DATA_TEMPR16_27_),
	.B(Z_R_DATA_TEMPR17_27_),
	.C(Z_R_DATA_TEMPR18_27_),
	.D(Z_R_DATA_TEMPR19_27_)
);
// @40:1604
  OR4 OR4_100 (
	.Y(OR4_100_Y),
	.A(OR4_298_Y),
	.B(OR4_311_Y),
	.C(OR4_28_Y),
	.D(OR4_289_Y)
);
// @40:1560
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_3_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR12_39_, Z_R_DATA_TEMPR12_38_, Z_R_DATA_TEMPR12_37_, Z_R_DATA_TEMPR12_36_, Z_R_DATA_TEMPR12_35_, Z_R_DATA_TEMPR12_34_, Z_R_DATA_TEMPR12_33_, Z_R_DATA_TEMPR12_32_, Z_R_DATA_TEMPR12_31_, Z_R_DATA_TEMPR12_30_, Z_R_DATA_TEMPR12_29_, Z_R_DATA_TEMPR12_28_, Z_R_DATA_TEMPR12_27_, Z_R_DATA_TEMPR12_26_, Z_R_DATA_TEMPR12_25_, Z_R_DATA_TEMPR12_24_, Z_R_DATA_TEMPR12_23_, Z_R_DATA_TEMPR12_22_, Z_R_DATA_TEMPR12_21_, Z_R_DATA_TEMPR12_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_3_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR12_19_, Z_R_DATA_TEMPR12_18_, Z_R_DATA_TEMPR12_17_, Z_R_DATA_TEMPR12_16_, Z_R_DATA_TEMPR12_15_, Z_R_DATA_TEMPR12_14_, Z_R_DATA_TEMPR12_13_, Z_R_DATA_TEMPR12_12_, Z_R_DATA_TEMPR12_11_, Z_R_DATA_TEMPR12_10_, Z_R_DATA_TEMPR12_9_, Z_R_DATA_TEMPR12_8_, Z_R_DATA_TEMPR12_7_, Z_R_DATA_TEMPR12_6_, Z_R_DATA_TEMPR12_5_, Z_R_DATA_TEMPR12_4_, Z_R_DATA_TEMPR12_3_, Z_R_DATA_TEMPR12_2_, Z_R_DATA_TEMPR12_1_, Z_R_DATA_TEMPR12_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_12__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%12%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:1551
  OR4 OR4_91 (
	.Y(OR4_91_Y),
	.A(Z_R_DATA_TEMPR16_13_),
	.B(Z_R_DATA_TEMPR17_13_),
	.C(Z_R_DATA_TEMPR18_13_),
	.D(Z_R_DATA_TEMPR19_13_)
);
// @40:1547
  OR4 OR4_51 (
	.Y(OR4_51_Y),
	.A(OR4_358_Y),
	.B(OR4_295_Y),
	.C(OR4_98_Y),
	.D(OR4_46_Y)
);
// @40:1544
  OR4 OR4_277 (
	.Y(OR4_277_Y),
	.A(Z_R_DATA_TEMPR24_13_),
	.B(Z_R_DATA_TEMPR25_13_),
	.C(Z_R_DATA_TEMPR26_13_),
	.D(Z_R_DATA_TEMPR27_13_)
);
// @40:1542
  OR4 OR4_168 (
	.Y(OR4_168_Y),
	.A(Z_R_DATA_TEMPR4_31_),
	.B(Z_R_DATA_TEMPR5_31_),
	.C(Z_R_DATA_TEMPR6_31_),
	.D(Z_R_DATA_TEMPR7_31_)
);
// @40:1540
  OR4 OR4_211 (
	.Y(OR4_211_Y),
	.A(Z_R_DATA_TEMPR0_5_),
	.B(Z_R_DATA_TEMPR1_5_),
	.C(Z_R_DATA_TEMPR2_5_),
	.D(Z_R_DATA_TEMPR3_5_)
);
// @40:1538
  OR4 OR4_95 (
	.Y(OR4_95_Y),
	.A(Z_R_DATA_TEMPR16_5_),
	.B(Z_R_DATA_TEMPR17_5_),
	.C(Z_R_DATA_TEMPR18_5_),
	.D(Z_R_DATA_TEMPR19_5_)
);
// @40:1536
  OR4 OR4_55 (
	.Y(OR4_55_Y),
	.A(Z_R_DATA_TEMPR16_0_),
	.B(Z_R_DATA_TEMPR17_0_),
	.C(Z_R_DATA_TEMPR18_0_),
	.D(Z_R_DATA_TEMPR19_0_)
);
// @40:1533
  OR4 OR4_140 (
	.Y(OR4_140_Y),
	.A(Z_R_DATA_TEMPR16_14_),
	.B(Z_R_DATA_TEMPR17_14_),
	.C(Z_R_DATA_TEMPR18_14_),
	.D(Z_R_DATA_TEMPR19_14_)
);
// @40:1531
  OR4 OR4_227 (
	.Y(OR4_227_Y),
	.A(Z_R_DATA_TEMPR4_15_),
	.B(Z_R_DATA_TEMPR5_15_),
	.C(Z_R_DATA_TEMPR6_15_),
	.D(Z_R_DATA_TEMPR7_15_)
);
// @40:1529
  OR4 \OR4_R_DATA[5]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[5]),
	.A(OR4_130_Y),
	.B(OR4_286_Y),
	.C(OR4_201_Y),
	.D(OR4_9_Y)
);
// @40:1523
  OR4 OR4_137 (
	.Y(OR4_137_Y),
	.A(Z_R_DATA_TEMPR24_12_),
	.B(Z_R_DATA_TEMPR25_12_),
	.C(Z_R_DATA_TEMPR26_12_),
	.D(Z_R_DATA_TEMPR27_12_)
);
// @40:1521
  OR4 OR4_308 (
	.Y(OR4_308_Y),
	.A(OR4_33_Y),
	.B(OR2_22_Y),
	.C(Z_R_DATA_TEMPR22_3_),
	.D(Z_R_DATA_TEMPR23_3_)
);
// @40:1514
  OR4 OR4_306 (
	.Y(OR4_306_Y),
	.A(OR4_108_Y),
	.B(OR4_213_Y),
	.C(OR4_236_Y),
	.D(OR4_81_Y)
);
// @40:1512
  OR4 OR4_70 (
	.Y(OR4_70_Y),
	.A(Z_R_DATA_TEMPR0_16_),
	.B(Z_R_DATA_TEMPR1_16_),
	.C(Z_R_DATA_TEMPR2_16_),
	.D(Z_R_DATA_TEMPR3_16_)
);
// @40:1510
  OR4 OR4_39 (
	.Y(OR4_39_Y),
	.A(Z_R_DATA_TEMPR0_13_),
	.B(Z_R_DATA_TEMPR1_13_),
	.C(Z_R_DATA_TEMPR2_13_),
	.D(Z_R_DATA_TEMPR3_13_)
);
// @40:1508
  OR4 OR4_321 (
	.Y(OR4_321_Y),
	.A(OR4_300_Y),
	.B(OR4_69_Y),
	.C(OR4_316_Y),
	.D(OR4_154_Y)
);
// @40:1506
  OR4 OR4_234 (
	.Y(OR4_234_Y),
	.A(OR4_258_Y),
	.B(OR4_80_Y),
	.C(OR4_153_Y),
	.D(OR4_335_Y)
);
// @40:1501
  OR4 OR4_289 (
	.Y(OR4_289_Y),
	.A(Z_R_DATA_TEMPR12_22_),
	.B(Z_R_DATA_TEMPR13_22_),
	.C(Z_R_DATA_TEMPR14_22_),
	.D(Z_R_DATA_TEMPR15_22_)
);
// @40:1495
  OR2 OR2_7 (
	.Y(OR2_7_Y),
	.A(Z_R_DATA_TEMPR20_16_),
	.B(Z_R_DATA_TEMPR21_16_)
);
// @40:1492
  OR4 OR4_196 (
	.Y(OR4_196_Y),
	.A(Z_R_DATA_TEMPR12_34_),
	.B(Z_R_DATA_TEMPR13_34_),
	.C(Z_R_DATA_TEMPR14_34_),
	.D(Z_R_DATA_TEMPR15_34_)
);
// @40:1490
  OR4 OR4_233 (
	.Y(OR4_233_Y),
	.A(OR4_257_Y),
	.B(OR4_79_Y),
	.C(OR4_148_Y),
	.D(OR4_332_Y)
);
// @40:1488
  OR2 OR2_26 (
	.Y(OR2_26_Y),
	.A(Z_R_DATA_TEMPR20_32_),
	.B(Z_R_DATA_TEMPR21_32_)
);
// @40:1485
  OR4 OR4_208 (
	.Y(OR4_208_Y),
	.A(Z_R_DATA_TEMPR28_23_),
	.B(Z_R_DATA_TEMPR29_23_),
	.C(Z_R_DATA_TEMPR30_23_),
	.D(Z_R_DATA_TEMPR31_23_)
);
// @40:1483
  OR4 OR4_68 (
	.Y(OR4_68_Y),
	.A(OR4_92_Y),
	.B(OR4_228_Y),
	.C(OR4_116_Y),
	.D(OR4_242_Y)
);
// @40:1477
  OR4 OR4_324 (
	.Y(OR4_324_Y),
	.A(OR4_304_Y),
	.B(OR4_72_Y),
	.C(OR4_318_Y),
	.D(OR4_160_Y)
);
// @40:1475
  OR4 OR4_236 (
	.Y(OR4_236_Y),
	.A(Z_R_DATA_TEMPR8_10_),
	.B(Z_R_DATA_TEMPR9_10_),
	.C(Z_R_DATA_TEMPR10_10_),
	.D(Z_R_DATA_TEMPR11_10_)
);
// @40:1472
  OR4 OR4_313 (
	.Y(OR4_313_Y),
	.A(Z_R_DATA_TEMPR24_35_),
	.B(Z_R_DATA_TEMPR25_35_),
	.C(Z_R_DATA_TEMPR26_35_),
	.D(Z_R_DATA_TEMPR27_35_)
);
// @40:1470
  OR4 OR4_348 (
	.Y(OR4_348_Y),
	.A(Z_R_DATA_TEMPR0_0_),
	.B(Z_R_DATA_TEMPR1_0_),
	.C(Z_R_DATA_TEMPR2_0_),
	.D(Z_R_DATA_TEMPR3_0_)
);
// @40:1468
  OR4 \OR4_R_DATA[16]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[14]),
	.A(OR4_22_Y),
	.B(OR4_110_Y),
	.C(OR4_57_Y),
	.D(OR4_87_Y)
);
// @40:1464
  OR4 OR4_185 (
	.Y(OR4_185_Y),
	.A(Z_R_DATA_TEMPR0_7_),
	.B(Z_R_DATA_TEMPR1_7_),
	.C(Z_R_DATA_TEMPR2_7_),
	.D(Z_R_DATA_TEMPR3_7_)
);
// @40:1460
  OR4 OR4_74 (
	.Y(OR4_74_Y),
	.A(Z_R_DATA_TEMPR0_1_),
	.B(Z_R_DATA_TEMPR1_1_),
	.C(Z_R_DATA_TEMPR2_1_),
	.D(Z_R_DATA_TEMPR3_1_)
);
// @40:1458
  OR4 \OR4_R_DATA[36]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[30]),
	.A(OR4_118_Y),
	.B(OR4_202_Y),
	.C(OR4_144_Y),
	.D(OR4_174_Y)
);
// @40:1455
  OR4 OR4_337 (
	.Y(OR4_337_Y),
	.A(Z_R_DATA_TEMPR24_27_),
	.B(Z_R_DATA_TEMPR25_27_),
	.C(Z_R_DATA_TEMPR26_27_),
	.D(Z_R_DATA_TEMPR27_27_)
);
// @40:1418
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_1_, mem_addr[10:9]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR7_39_, Z_R_DATA_TEMPR7_38_, Z_R_DATA_TEMPR7_37_, Z_R_DATA_TEMPR7_36_, Z_R_DATA_TEMPR7_35_, Z_R_DATA_TEMPR7_34_, Z_R_DATA_TEMPR7_33_, Z_R_DATA_TEMPR7_32_, Z_R_DATA_TEMPR7_31_, Z_R_DATA_TEMPR7_30_, Z_R_DATA_TEMPR7_29_, Z_R_DATA_TEMPR7_28_, Z_R_DATA_TEMPR7_27_, Z_R_DATA_TEMPR7_26_, Z_R_DATA_TEMPR7_25_, Z_R_DATA_TEMPR7_24_, Z_R_DATA_TEMPR7_23_, Z_R_DATA_TEMPR7_22_, Z_R_DATA_TEMPR7_21_, Z_R_DATA_TEMPR7_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_1_, mem_addr[10:9]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR7_19_, Z_R_DATA_TEMPR7_18_, Z_R_DATA_TEMPR7_17_, Z_R_DATA_TEMPR7_16_, Z_R_DATA_TEMPR7_15_, Z_R_DATA_TEMPR7_14_, Z_R_DATA_TEMPR7_13_, Z_R_DATA_TEMPR7_12_, Z_R_DATA_TEMPR7_11_, Z_R_DATA_TEMPR7_10_, Z_R_DATA_TEMPR7_9_, Z_R_DATA_TEMPR7_8_, Z_R_DATA_TEMPR7_7_, Z_R_DATA_TEMPR7_6_, Z_R_DATA_TEMPR7_5_, Z_R_DATA_TEMPR7_4_, Z_R_DATA_TEMPR7_3_, Z_R_DATA_TEMPR7_2_, Z_R_DATA_TEMPR7_1_, Z_R_DATA_TEMPR7_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_7__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%7%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:1374
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_6_, mem_addr[10], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR26_39_, Z_R_DATA_TEMPR26_38_, Z_R_DATA_TEMPR26_37_, Z_R_DATA_TEMPR26_36_, Z_R_DATA_TEMPR26_35_, Z_R_DATA_TEMPR26_34_, Z_R_DATA_TEMPR26_33_, Z_R_DATA_TEMPR26_32_, Z_R_DATA_TEMPR26_31_, Z_R_DATA_TEMPR26_30_, Z_R_DATA_TEMPR26_29_, Z_R_DATA_TEMPR26_28_, Z_R_DATA_TEMPR26_27_, Z_R_DATA_TEMPR26_26_, Z_R_DATA_TEMPR26_25_, Z_R_DATA_TEMPR26_24_, Z_R_DATA_TEMPR26_23_, Z_R_DATA_TEMPR26_22_, Z_R_DATA_TEMPR26_21_, Z_R_DATA_TEMPR26_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_6_, mem_addr[10], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR26_19_, Z_R_DATA_TEMPR26_18_, Z_R_DATA_TEMPR26_17_, Z_R_DATA_TEMPR26_16_, Z_R_DATA_TEMPR26_15_, Z_R_DATA_TEMPR26_14_, Z_R_DATA_TEMPR26_13_, Z_R_DATA_TEMPR26_12_, Z_R_DATA_TEMPR26_11_, Z_R_DATA_TEMPR26_10_, Z_R_DATA_TEMPR26_9_, Z_R_DATA_TEMPR26_8_, Z_R_DATA_TEMPR26_7_, Z_R_DATA_TEMPR26_6_, Z_R_DATA_TEMPR26_5_, Z_R_DATA_TEMPR26_4_, Z_R_DATA_TEMPR26_3_, Z_R_DATA_TEMPR26_2_, Z_R_DATA_TEMPR26_1_, Z_R_DATA_TEMPR26_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_26__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%26%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:1368
  OR4 OR4_80 (
	.Y(OR4_80_Y),
	.A(Z_R_DATA_TEMPR4_21_),
	.B(Z_R_DATA_TEMPR5_21_),
	.C(Z_R_DATA_TEMPR6_21_),
	.D(Z_R_DATA_TEMPR7_21_)
);
// @40:1326
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_7_, mem_addr[10:9]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR31_39_, Z_R_DATA_TEMPR31_38_, Z_R_DATA_TEMPR31_37_, Z_R_DATA_TEMPR31_36_, Z_R_DATA_TEMPR31_35_, Z_R_DATA_TEMPR31_34_, Z_R_DATA_TEMPR31_33_, Z_R_DATA_TEMPR31_32_, Z_R_DATA_TEMPR31_31_, Z_R_DATA_TEMPR31_30_, Z_R_DATA_TEMPR31_29_, Z_R_DATA_TEMPR31_28_, Z_R_DATA_TEMPR31_27_, Z_R_DATA_TEMPR31_26_, Z_R_DATA_TEMPR31_25_, Z_R_DATA_TEMPR31_24_, Z_R_DATA_TEMPR31_23_, Z_R_DATA_TEMPR31_22_, Z_R_DATA_TEMPR31_21_, Z_R_DATA_TEMPR31_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_7_, mem_addr[10:9]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR31_19_, Z_R_DATA_TEMPR31_18_, Z_R_DATA_TEMPR31_17_, Z_R_DATA_TEMPR31_16_, Z_R_DATA_TEMPR31_15_, Z_R_DATA_TEMPR31_14_, Z_R_DATA_TEMPR31_13_, Z_R_DATA_TEMPR31_12_, Z_R_DATA_TEMPR31_11_, Z_R_DATA_TEMPR31_10_, Z_R_DATA_TEMPR31_9_, Z_R_DATA_TEMPR31_8_, Z_R_DATA_TEMPR31_7_, Z_R_DATA_TEMPR31_6_, Z_R_DATA_TEMPR31_5_, Z_R_DATA_TEMPR31_4_, Z_R_DATA_TEMPR31_3_, Z_R_DATA_TEMPR31_2_, Z_R_DATA_TEMPR31_1_, Z_R_DATA_TEMPR31_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_31__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%31%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:1322
  OR4 OR4_353 (
	.Y(OR4_353_Y),
	.A(Z_R_DATA_TEMPR0_4_),
	.B(Z_R_DATA_TEMPR1_4_),
	.C(Z_R_DATA_TEMPR2_4_),
	.D(Z_R_DATA_TEMPR3_4_)
);
// @40:1320
  OR4 OR4_113 (
	.Y(OR4_113_Y),
	.A(OR4_34_Y),
	.B(OR2_15_Y),
	.C(Z_R_DATA_TEMPR22_26_),
	.D(Z_R_DATA_TEMPR23_26_)
);
// @40:1318
  OR4 OR4_189 (
	.Y(OR4_189_Y),
	.A(OR4_225_Y),
	.B(OR2_31_Y),
	.C(Z_R_DATA_TEMPR22_4_),
	.D(Z_R_DATA_TEMPR23_4_)
);
// @40:1316
  OR4 \OR4_R_DATA[6]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[6]),
	.A(OR4_51_Y),
	.B(OR4_265_Y),
	.C(OR4_167_Y),
	.D(OR4_146_Y)
);
// @40:1314
  OR4 OR4_47 (
	.Y(OR4_47_Y),
	.A(Z_R_DATA_TEMPR28_20_),
	.B(Z_R_DATA_TEMPR29_20_),
	.C(Z_R_DATA_TEMPR30_20_),
	.D(Z_R_DATA_TEMPR31_20_)
);
// @40:1310
  OR4 OR4_153 (
	.Y(OR4_153_Y),
	.A(Z_R_DATA_TEMPR8_21_),
	.B(Z_R_DATA_TEMPR9_21_),
	.C(Z_R_DATA_TEMPR10_21_),
	.D(Z_R_DATA_TEMPR11_21_)
);
// @40:1308
  OR4 OR4_188 (
	.Y(OR4_188_Y),
	.A(Z_R_DATA_TEMPR12_0_),
	.B(Z_R_DATA_TEMPR13_0_),
	.C(Z_R_DATA_TEMPR14_0_),
	.D(Z_R_DATA_TEMPR15_0_)
);
// @40:1303
  OR4 OR4_107 (
	.Y(OR4_107_Y),
	.A(Z_R_DATA_TEMPR12_24_),
	.B(Z_R_DATA_TEMPR13_24_),
	.C(Z_R_DATA_TEMPR14_24_),
	.D(Z_R_DATA_TEMPR15_24_)
);
// @40:1301
  OR4 OR4_267 (
	.Y(OR4_267_Y),
	.A(OR4_353_Y),
	.B(OR4_309_Y),
	.C(OR4_77_Y),
	.D(OR4_261_Y)
);
// @40:1257
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_7_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR28_39_, Z_R_DATA_TEMPR28_38_, Z_R_DATA_TEMPR28_37_, Z_R_DATA_TEMPR28_36_, Z_R_DATA_TEMPR28_35_, Z_R_DATA_TEMPR28_34_, Z_R_DATA_TEMPR28_33_, Z_R_DATA_TEMPR28_32_, Z_R_DATA_TEMPR28_31_, Z_R_DATA_TEMPR28_30_, Z_R_DATA_TEMPR28_29_, Z_R_DATA_TEMPR28_28_, Z_R_DATA_TEMPR28_27_, Z_R_DATA_TEMPR28_26_, Z_R_DATA_TEMPR28_25_, Z_R_DATA_TEMPR28_24_, Z_R_DATA_TEMPR28_23_, Z_R_DATA_TEMPR28_22_, Z_R_DATA_TEMPR28_21_, Z_R_DATA_TEMPR28_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_7_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR28_19_, Z_R_DATA_TEMPR28_18_, Z_R_DATA_TEMPR28_17_, Z_R_DATA_TEMPR28_16_, Z_R_DATA_TEMPR28_15_, Z_R_DATA_TEMPR28_14_, Z_R_DATA_TEMPR28_13_, Z_R_DATA_TEMPR28_12_, Z_R_DATA_TEMPR28_11_, Z_R_DATA_TEMPR28_10_, Z_R_DATA_TEMPR28_9_, Z_R_DATA_TEMPR28_8_, Z_R_DATA_TEMPR28_7_, Z_R_DATA_TEMPR28_6_, Z_R_DATA_TEMPR28_5_, Z_R_DATA_TEMPR28_4_, Z_R_DATA_TEMPR28_3_, Z_R_DATA_TEMPR28_2_, Z_R_DATA_TEMPR28_1_, Z_R_DATA_TEMPR28_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_28__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%28%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:1253
  OR4 OR4_300 (
	.Y(OR4_300_Y),
	.A(Z_R_DATA_TEMPR0_17_),
	.B(Z_R_DATA_TEMPR1_17_),
	.C(Z_R_DATA_TEMPR2_17_),
	.D(Z_R_DATA_TEMPR3_17_)
);
// @40:1251
  OR4 OR4_190 (
	.Y(OR4_190_Y),
	.A(OR4_19_Y),
	.B(OR4_24_Y),
	.C(OR4_121_Y),
	.D(OR4_12_Y)
);
// @40:1249
  OR4 OR4_42 (
	.Y(OR4_42_Y),
	.A(Z_R_DATA_TEMPR0_23_),
	.B(Z_R_DATA_TEMPR1_23_),
	.C(Z_R_DATA_TEMPR2_23_),
	.D(Z_R_DATA_TEMPR3_23_)
);
// @40:1243
  OR4 OR4_84 (
	.Y(OR4_84_Y),
	.A(Z_R_DATA_TEMPR24_4_),
	.B(Z_R_DATA_TEMPR25_4_),
	.C(Z_R_DATA_TEMPR26_4_),
	.D(Z_R_DATA_TEMPR27_4_)
);
// @40:1239
  OR2 OR2_31 (
	.Y(OR2_31_Y),
	.A(Z_R_DATA_TEMPR20_4_),
	.B(Z_R_DATA_TEMPR21_4_)
);
// @40:1237
  OR2 OR2_4 (
	.Y(OR2_4_Y),
	.A(Z_R_DATA_TEMPR20_23_),
	.B(Z_R_DATA_TEMPR21_23_)
);
// @40:1195
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_7_, Z_BLKX1_0_, mem_addr[9]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR29_39_, Z_R_DATA_TEMPR29_38_, Z_R_DATA_TEMPR29_37_, Z_R_DATA_TEMPR29_36_, Z_R_DATA_TEMPR29_35_, Z_R_DATA_TEMPR29_34_, Z_R_DATA_TEMPR29_33_, Z_R_DATA_TEMPR29_32_, Z_R_DATA_TEMPR29_31_, Z_R_DATA_TEMPR29_30_, Z_R_DATA_TEMPR29_29_, Z_R_DATA_TEMPR29_28_, Z_R_DATA_TEMPR29_27_, Z_R_DATA_TEMPR29_26_, Z_R_DATA_TEMPR29_25_, Z_R_DATA_TEMPR29_24_, Z_R_DATA_TEMPR29_23_, Z_R_DATA_TEMPR29_22_, Z_R_DATA_TEMPR29_21_, Z_R_DATA_TEMPR29_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_7_, Z_BLKX1_0_, mem_addr[9]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR29_19_, Z_R_DATA_TEMPR29_18_, Z_R_DATA_TEMPR29_17_, Z_R_DATA_TEMPR29_16_, Z_R_DATA_TEMPR29_15_, Z_R_DATA_TEMPR29_14_, Z_R_DATA_TEMPR29_13_, Z_R_DATA_TEMPR29_12_, Z_R_DATA_TEMPR29_11_, Z_R_DATA_TEMPR29_10_, Z_R_DATA_TEMPR29_9_, Z_R_DATA_TEMPR29_8_, Z_R_DATA_TEMPR29_7_, Z_R_DATA_TEMPR29_6_, Z_R_DATA_TEMPR29_5_, Z_R_DATA_TEMPR29_4_, Z_R_DATA_TEMPR29_3_, Z_R_DATA_TEMPR29_2_, Z_R_DATA_TEMPR29_1_, Z_R_DATA_TEMPR29_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_29__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%29%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:1191
  OR4 OR4_112 (
	.Y(OR4_112_Y),
	.A(Z_R_DATA_TEMPR28_7_),
	.B(Z_R_DATA_TEMPR29_7_),
	.C(Z_R_DATA_TEMPR30_7_),
	.D(Z_R_DATA_TEMPR31_7_)
);
// @40:1187
  OR4 OR4_203 (
	.Y(OR4_203_Y),
	.A(Z_R_DATA_TEMPR8_35_),
	.B(Z_R_DATA_TEMPR9_35_),
	.C(Z_R_DATA_TEMPR10_35_),
	.D(Z_R_DATA_TEMPR11_35_)
);
// @40:1183
  OR2 OR2_8 (
	.Y(OR2_8_Y),
	.A(Z_R_DATA_TEMPR20_6_),
	.B(Z_R_DATA_TEMPR21_6_)
);
// @40:1181
  OR4 OR4_1 (
	.Y(OR4_1_Y),
	.A(Z_R_DATA_TEMPR0_34_),
	.B(Z_R_DATA_TEMPR1_34_),
	.C(Z_R_DATA_TEMPR2_34_),
	.D(Z_R_DATA_TEMPR3_34_)
);
// @40:1179
  OR4 OR4_239 (
	.Y(OR4_239_Y),
	.A(Z_R_DATA_TEMPR8_20_),
	.B(Z_R_DATA_TEMPR9_20_),
	.C(Z_R_DATA_TEMPR10_20_),
	.D(Z_R_DATA_TEMPR11_20_)
);
// @40:1177
  OR4 \OR4_R_DATA[22]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[18]),
	.A(OR4_100_Y),
	.B(OR4_341_Y),
	.C(OR4_138_Y),
	.D(OR4_263_Y)
);
// @40:1175
  OR4 OR4_104 (
	.Y(OR4_104_Y),
	.A(OR4_238_Y),
	.B(OR2_5_Y),
	.C(Z_R_DATA_TEMPR22_27_),
	.D(Z_R_DATA_TEMPR23_27_)
);
// @40:1173
  OR4 OR4_212 (
	.Y(OR4_212_Y),
	.A(Z_R_DATA_TEMPR8_24_),
	.B(Z_R_DATA_TEMPR9_24_),
	.C(Z_R_DATA_TEMPR10_24_),
	.D(Z_R_DATA_TEMPR11_24_)
);
// @40:1171
  OR2 OR2_35 (
	.Y(OR2_35_Y),
	.A(Z_R_DATA_TEMPR20_7_),
	.B(Z_R_DATA_TEMPR21_7_)
);
// @40:1169
  OR4 OR4_147 (
	.Y(OR4_147_Y),
	.A(Z_R_DATA_TEMPR4_16_),
	.B(Z_R_DATA_TEMPR5_16_),
	.C(Z_R_DATA_TEMPR6_16_),
	.D(Z_R_DATA_TEMPR7_16_)
);
// @40:1164
  OR4 OR4_206 (
	.Y(OR4_206_Y),
	.A(Z_R_DATA_TEMPR28_13_),
	.B(Z_R_DATA_TEMPR29_13_),
	.C(Z_R_DATA_TEMPR30_13_),
	.D(Z_R_DATA_TEMPR31_13_)
);
// @40:1162
  OR4 OR4_97 (
	.Y(OR4_97_Y),
	.A(Z_R_DATA_TEMPR28_34_),
	.B(Z_R_DATA_TEMPR29_34_),
	.C(Z_R_DATA_TEMPR30_34_),
	.D(Z_R_DATA_TEMPR31_34_)
);
// @40:1160
  OR4 OR4_340 (
	.Y(OR4_340_Y),
	.A(Z_R_DATA_TEMPR28_0_),
	.B(Z_R_DATA_TEMPR29_0_),
	.C(Z_R_DATA_TEMPR30_0_),
	.D(Z_R_DATA_TEMPR31_0_)
);
// @40:1158
  OR4 OR4_57 (
	.Y(OR4_57_Y),
	.A(Z_R_DATA_TEMPR24_16_),
	.B(Z_R_DATA_TEMPR25_16_),
	.C(Z_R_DATA_TEMPR26_16_),
	.D(Z_R_DATA_TEMPR27_16_)
);
// @40:1156
  OR4 OR4_152 (
	.Y(OR4_152_Y),
	.A(Z_R_DATA_TEMPR4_26_),
	.B(Z_R_DATA_TEMPR5_26_),
	.C(Z_R_DATA_TEMPR6_26_),
	.D(Z_R_DATA_TEMPR7_26_)
);
// @40:1154
  OR4 OR4_13 (
	.Y(OR4_13_Y),
	.A(Z_R_DATA_TEMPR16_25_),
	.B(Z_R_DATA_TEMPR17_25_),
	.C(Z_R_DATA_TEMPR18_25_),
	.D(Z_R_DATA_TEMPR19_25_)
);
// @40:1152
  OR4 OR4_63 (
	.Y(OR4_63_Y),
	.A(OR4_266_Y),
	.B(OR2_26_Y),
	.C(Z_R_DATA_TEMPR22_32_),
	.D(Z_R_DATA_TEMPR23_32_)
);
// @40:1144
  OR4 OR4_252 (
	.Y(OR4_252_Y),
	.A(OR4_55_Y),
	.B(OR2_3_Y),
	.C(Z_R_DATA_TEMPR22_0_),
	.D(Z_R_DATA_TEMPR23_0_)
);
// @40:1142
  OR4 OR4_135 (
	.Y(OR4_135_Y),
	.A(Z_R_DATA_TEMPR8_33_),
	.B(Z_R_DATA_TEMPR9_33_),
	.C(Z_R_DATA_TEMPR10_33_),
	.D(Z_R_DATA_TEMPR11_33_)
);
// @40:1140
  OR4 OR4_79 (
	.Y(OR4_79_Y),
	.A(Z_R_DATA_TEMPR4_11_),
	.B(Z_R_DATA_TEMPR5_11_),
	.C(Z_R_DATA_TEMPR6_11_),
	.D(Z_R_DATA_TEMPR7_11_)
);
// @40:1138
  OR4 OR4_244 (
	.Y(OR4_244_Y),
	.A(Z_R_DATA_TEMPR4_36_),
	.B(Z_R_DATA_TEMPR5_36_),
	.C(Z_R_DATA_TEMPR6_36_),
	.D(Z_R_DATA_TEMPR7_36_)
);
// @40:1136
  OR4 OR4_92 (
	.Y(OR4_92_Y),
	.A(Z_R_DATA_TEMPR0_25_),
	.B(Z_R_DATA_TEMPR1_25_),
	.C(Z_R_DATA_TEMPR2_25_),
	.D(Z_R_DATA_TEMPR3_25_)
);
// @40:1134
  OR4 OR4_52 (
	.Y(OR4_52_Y),
	.A(OR4_11_Y),
	.B(OR2_12_Y),
	.C(Z_R_DATA_TEMPR22_15_),
	.D(Z_R_DATA_TEMPR23_15_)
);
// @40:1132
  OR4 \OR4_R_DATA[7]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[7]),
	.A(OR4_291_Y),
	.B(OR4_0_Y),
	.C(OR4_214_Y),
	.D(OR4_112_Y)
);
// @40:1130
  OR2 OR2_11 (
	.Y(OR2_11_Y),
	.A(Z_R_DATA_TEMPR20_33_),
	.B(Z_R_DATA_TEMPR21_33_)
);
// @40:1128
  OR4 OR4_139 (
	.Y(OR4_139_Y),
	.A(OR4_102_Y),
	.B(OR2_24_Y),
	.C(Z_R_DATA_TEMPR22_35_),
	.D(Z_R_DATA_TEMPR23_35_)
);
// @40:1091
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_0_, mem_addr[10:9]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR3_39_, Z_R_DATA_TEMPR3_38_, Z_R_DATA_TEMPR3_37_, Z_R_DATA_TEMPR3_36_, Z_R_DATA_TEMPR3_35_, Z_R_DATA_TEMPR3_34_, Z_R_DATA_TEMPR3_33_, Z_R_DATA_TEMPR3_32_, Z_R_DATA_TEMPR3_31_, Z_R_DATA_TEMPR3_30_, Z_R_DATA_TEMPR3_29_, Z_R_DATA_TEMPR3_28_, Z_R_DATA_TEMPR3_27_, Z_R_DATA_TEMPR3_26_, Z_R_DATA_TEMPR3_25_, Z_R_DATA_TEMPR3_24_, Z_R_DATA_TEMPR3_23_, Z_R_DATA_TEMPR3_22_, Z_R_DATA_TEMPR3_21_, Z_R_DATA_TEMPR3_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_0_, mem_addr[10:9]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR3_19_, Z_R_DATA_TEMPR3_18_, Z_R_DATA_TEMPR3_17_, Z_R_DATA_TEMPR3_16_, Z_R_DATA_TEMPR3_15_, Z_R_DATA_TEMPR3_14_, Z_R_DATA_TEMPR3_13_, Z_R_DATA_TEMPR3_12_, Z_R_DATA_TEMPR3_11_, Z_R_DATA_TEMPR3_10_, Z_R_DATA_TEMPR3_9_, Z_R_DATA_TEMPR3_8_, Z_R_DATA_TEMPR3_7_, Z_R_DATA_TEMPR3_6_, Z_R_DATA_TEMPR3_5_, Z_R_DATA_TEMPR3_4_, Z_R_DATA_TEMPR3_3_, Z_R_DATA_TEMPR3_2_, Z_R_DATA_TEMPR3_1_, Z_R_DATA_TEMPR3_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_3__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%3%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:1086
  OR4 OR4_221 (
	.Y(OR4_221_Y),
	.A(Z_R_DATA_TEMPR24_20_),
	.B(Z_R_DATA_TEMPR25_20_),
	.C(Z_R_DATA_TEMPR26_20_),
	.D(Z_R_DATA_TEMPR27_20_)
);
// @40:1084
  OR4 OR4_243 (
	.Y(OR4_243_Y),
	.A(Z_R_DATA_TEMPR4_23_),
	.B(Z_R_DATA_TEMPR5_23_),
	.C(Z_R_DATA_TEMPR6_23_),
	.D(Z_R_DATA_TEMPR7_23_)
);
// @40:1080
  OR4 \OR4_R_DATA[25]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[21]),
	.A(OR4_68_Y),
	.B(OR4_54_Y),
	.C(OR4_224_Y),
	.D(OR4_187_Y)
);
// @40:1077
  OR4 OR4_144 (
	.Y(OR4_144_Y),
	.A(Z_R_DATA_TEMPR24_36_),
	.B(Z_R_DATA_TEMPR25_36_),
	.C(Z_R_DATA_TEMPR26_36_),
	.D(Z_R_DATA_TEMPR27_36_)
);
// @40:1035
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_6_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR24_39_, Z_R_DATA_TEMPR24_38_, Z_R_DATA_TEMPR24_37_, Z_R_DATA_TEMPR24_36_, Z_R_DATA_TEMPR24_35_, Z_R_DATA_TEMPR24_34_, Z_R_DATA_TEMPR24_33_, Z_R_DATA_TEMPR24_32_, Z_R_DATA_TEMPR24_31_, Z_R_DATA_TEMPR24_30_, Z_R_DATA_TEMPR24_29_, Z_R_DATA_TEMPR24_28_, Z_R_DATA_TEMPR24_27_, Z_R_DATA_TEMPR24_26_, Z_R_DATA_TEMPR24_25_, Z_R_DATA_TEMPR24_24_, Z_R_DATA_TEMPR24_23_, Z_R_DATA_TEMPR24_22_, Z_R_DATA_TEMPR24_21_, Z_R_DATA_TEMPR24_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_6_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR24_19_, Z_R_DATA_TEMPR24_18_, Z_R_DATA_TEMPR24_17_, Z_R_DATA_TEMPR24_16_, Z_R_DATA_TEMPR24_15_, Z_R_DATA_TEMPR24_14_, Z_R_DATA_TEMPR24_13_, Z_R_DATA_TEMPR24_12_, Z_R_DATA_TEMPR24_11_, Z_R_DATA_TEMPR24_10_, Z_R_DATA_TEMPR24_9_, Z_R_DATA_TEMPR24_8_, Z_R_DATA_TEMPR24_7_, Z_R_DATA_TEMPR24_6_, Z_R_DATA_TEMPR24_5_, Z_R_DATA_TEMPR24_4_, Z_R_DATA_TEMPR24_3_, Z_R_DATA_TEMPR24_2_, Z_R_DATA_TEMPR24_1_, Z_R_DATA_TEMPR24_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_24__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%24%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:1031
  OR4 OR4_210 (
	.Y(OR4_210_Y),
	.A(Z_R_DATA_TEMPR8_14_),
	.B(Z_R_DATA_TEMPR9_14_),
	.C(Z_R_DATA_TEMPR10_14_),
	.D(Z_R_DATA_TEMPR11_14_)
);
// @40:990
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_0_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR0_39_, Z_R_DATA_TEMPR0_38_, Z_R_DATA_TEMPR0_37_, Z_R_DATA_TEMPR0_36_, Z_R_DATA_TEMPR0_35_, Z_R_DATA_TEMPR0_34_, Z_R_DATA_TEMPR0_33_, Z_R_DATA_TEMPR0_32_, Z_R_DATA_TEMPR0_31_, Z_R_DATA_TEMPR0_30_, Z_R_DATA_TEMPR0_29_, Z_R_DATA_TEMPR0_28_, Z_R_DATA_TEMPR0_27_, Z_R_DATA_TEMPR0_26_, Z_R_DATA_TEMPR0_25_, Z_R_DATA_TEMPR0_24_, Z_R_DATA_TEMPR0_23_, Z_R_DATA_TEMPR0_22_, Z_R_DATA_TEMPR0_21_, Z_R_DATA_TEMPR0_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_0_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR0_19_, Z_R_DATA_TEMPR0_18_, Z_R_DATA_TEMPR0_17_, Z_R_DATA_TEMPR0_16_, Z_R_DATA_TEMPR0_15_, Z_R_DATA_TEMPR0_14_, Z_R_DATA_TEMPR0_13_, Z_R_DATA_TEMPR0_12_, Z_R_DATA_TEMPR0_11_, Z_R_DATA_TEMPR0_10_, Z_R_DATA_TEMPR0_9_, Z_R_DATA_TEMPR0_8_, Z_R_DATA_TEMPR0_7_, Z_R_DATA_TEMPR0_6_, Z_R_DATA_TEMPR0_5_, Z_R_DATA_TEMPR0_4_, Z_R_DATA_TEMPR0_3_, Z_R_DATA_TEMPR0_2_, Z_R_DATA_TEMPR0_1_, Z_R_DATA_TEMPR0_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_0__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%0%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:986
  OR2 OR2_15 (
	.Y(OR2_15_Y),
	.A(Z_R_DATA_TEMPR20_26_),
	.B(Z_R_DATA_TEMPR21_26_)
);
// @40:984
  OR4 OR4_298 (
	.Y(OR4_298_Y),
	.A(Z_R_DATA_TEMPR0_22_),
	.B(Z_R_DATA_TEMPR1_22_),
	.C(Z_R_DATA_TEMPR2_22_),
	.D(Z_R_DATA_TEMPR3_22_)
);
// @40:981
  OR4 OR4_138 (
	.Y(OR4_138_Y),
	.A(Z_R_DATA_TEMPR24_22_),
	.B(Z_R_DATA_TEMPR25_22_),
	.C(Z_R_DATA_TEMPR26_22_),
	.D(Z_R_DATA_TEMPR27_22_)
);
// @40:978
  OR4 OR4_347 (
	.Y(OR4_347_Y),
	.A(Z_R_DATA_TEMPR24_34_),
	.B(Z_R_DATA_TEMPR25_34_),
	.C(Z_R_DATA_TEMPR26_34_),
	.D(Z_R_DATA_TEMPR27_34_)
);
// @40:976
  OR4 OR4_46 (
	.Y(OR4_46_Y),
	.A(Z_R_DATA_TEMPR12_6_),
	.B(Z_R_DATA_TEMPR13_6_),
	.C(Z_R_DATA_TEMPR14_6_),
	.D(Z_R_DATA_TEMPR15_6_)
);
// @40:969
  OR4 \OR4_R_DATA[23]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[19]),
	.A(OR4_320_Y),
	.B(OR4_131_Y),
	.C(OR4_278_Y),
	.D(OR4_208_Y)
);
// @40:966
  OR4 OR4_287 (
	.Y(OR4_287_Y),
	.A(Z_R_DATA_TEMPR12_12_),
	.B(Z_R_DATA_TEMPR13_12_),
	.C(Z_R_DATA_TEMPR14_12_),
	.D(Z_R_DATA_TEMPR15_12_)
);
// @40:924
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_5_, mem_addr[10:9]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR23_39_, Z_R_DATA_TEMPR23_38_, Z_R_DATA_TEMPR23_37_, Z_R_DATA_TEMPR23_36_, Z_R_DATA_TEMPR23_35_, Z_R_DATA_TEMPR23_34_, Z_R_DATA_TEMPR23_33_, Z_R_DATA_TEMPR23_32_, Z_R_DATA_TEMPR23_31_, Z_R_DATA_TEMPR23_30_, Z_R_DATA_TEMPR23_29_, Z_R_DATA_TEMPR23_28_, Z_R_DATA_TEMPR23_27_, Z_R_DATA_TEMPR23_26_, Z_R_DATA_TEMPR23_25_, Z_R_DATA_TEMPR23_24_, Z_R_DATA_TEMPR23_23_, Z_R_DATA_TEMPR23_22_, Z_R_DATA_TEMPR23_21_, Z_R_DATA_TEMPR23_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_5_, mem_addr[10:9]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR23_19_, Z_R_DATA_TEMPR23_18_, Z_R_DATA_TEMPR23_17_, Z_R_DATA_TEMPR23_16_, Z_R_DATA_TEMPR23_15_, Z_R_DATA_TEMPR23_14_, Z_R_DATA_TEMPR23_13_, Z_R_DATA_TEMPR23_12_, Z_R_DATA_TEMPR23_11_, Z_R_DATA_TEMPR23_10_, Z_R_DATA_TEMPR23_9_, Z_R_DATA_TEMPR23_8_, Z_R_DATA_TEMPR23_7_, Z_R_DATA_TEMPR23_6_, Z_R_DATA_TEMPR23_5_, Z_R_DATA_TEMPR23_4_, Z_R_DATA_TEMPR23_3_, Z_R_DATA_TEMPR23_2_, Z_R_DATA_TEMPR23_1_, Z_R_DATA_TEMPR23_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_23__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%23%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:918
  OR4 \OR4_R_DATA[24]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[20]),
	.A(OR4_218_Y),
	.B(OR4_351_Y),
	.C(OR4_256_Y),
	.D(OR4_7_Y)
);
// @40:916
  OR4 OR4_21 (
	.Y(OR4_21_Y),
	.A(Z_R_DATA_TEMPR0_37_),
	.B(Z_R_DATA_TEMPR1_37_),
	.C(Z_R_DATA_TEMPR2_37_),
	.D(Z_R_DATA_TEMPR3_37_)
);
// @40:914
  OR4 OR4_215 (
	.Y(OR4_215_Y),
	.A(OR4_275_Y),
	.B(OR4_29_Y),
	.C(OR4_210_Y),
	.D(OR4_105_Y)
);
// @40:911
  OR4 OR4_209 (
	.Y(OR4_209_Y),
	.A(Z_R_DATA_TEMPR28_31_),
	.B(Z_R_DATA_TEMPR29_31_),
	.C(Z_R_DATA_TEMPR30_31_),
	.D(Z_R_DATA_TEMPR31_31_)
);
// @40:909
  OR4 \OR4_R_DATA[10]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[8]),
	.A(OR4_306_Y),
	.B(OR4_62_Y),
	.C(OR4_220_Y),
	.D(OR4_45_Y)
);
// @40:906
  OR4 OR4_335 (
	.Y(OR4_335_Y),
	.A(Z_R_DATA_TEMPR12_21_),
	.B(Z_R_DATA_TEMPR13_21_),
	.C(Z_R_DATA_TEMPR14_21_),
	.D(Z_R_DATA_TEMPR15_21_)
);
// @40:904
  OR4 OR4_25 (
	.Y(OR4_25_Y),
	.A(OR4_199_Y),
	.B(OR4_301_Y),
	.C(OR4_328_Y),
	.D(OR4_170_Y)
);
// @40:901
  OR4 OR4_255 (
	.Y(OR4_255_Y),
	.A(Z_R_DATA_TEMPR24_14_),
	.B(Z_R_DATA_TEMPR25_14_),
	.C(Z_R_DATA_TEMPR26_14_),
	.D(Z_R_DATA_TEMPR27_14_)
);
// @40:899
  OR2 OR2_2 (
	.Y(OR2_2_Y),
	.A(Z_R_DATA_TEMPR20_20_),
	.B(Z_R_DATA_TEMPR21_20_)
);
// @40:895
  OR4 \OR4_R_DATA[30]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[24]),
	.A(OR4_25_Y),
	.B(OR4_145_Y),
	.C(OR4_310_Y),
	.D(OR4_136_Y)
);
// @40:893
  OR4 OR4_60 (
	.Y(OR4_60_Y),
	.A(Z_R_DATA_TEMPR24_26_),
	.B(Z_R_DATA_TEMPR25_26_),
	.C(Z_R_DATA_TEMPR26_26_),
	.D(Z_R_DATA_TEMPR27_26_)
);
// @40:891
  OR4 OR4_10 (
	.Y(OR4_10_Y),
	.A(Z_R_DATA_TEMPR28_4_),
	.B(Z_R_DATA_TEMPR29_4_),
	.C(Z_R_DATA_TEMPR30_4_),
	.D(Z_R_DATA_TEMPR31_4_)
);
// @40:887
  OR4 OR4_323 (
	.Y(OR4_323_Y),
	.A(OR4_349_Y),
	.B(OR4_168_Y),
	.C(OR4_245_Y),
	.D(OR4_53_Y)
);
// @40:845
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_4_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR16_39_, Z_R_DATA_TEMPR16_38_, Z_R_DATA_TEMPR16_37_, Z_R_DATA_TEMPR16_36_, Z_R_DATA_TEMPR16_35_, Z_R_DATA_TEMPR16_34_, Z_R_DATA_TEMPR16_33_, Z_R_DATA_TEMPR16_32_, Z_R_DATA_TEMPR16_31_, Z_R_DATA_TEMPR16_30_, Z_R_DATA_TEMPR16_29_, Z_R_DATA_TEMPR16_28_, Z_R_DATA_TEMPR16_27_, Z_R_DATA_TEMPR16_26_, Z_R_DATA_TEMPR16_25_, Z_R_DATA_TEMPR16_24_, Z_R_DATA_TEMPR16_23_, Z_R_DATA_TEMPR16_22_, Z_R_DATA_TEMPR16_21_, Z_R_DATA_TEMPR16_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_4_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR16_19_, Z_R_DATA_TEMPR16_18_, Z_R_DATA_TEMPR16_17_, Z_R_DATA_TEMPR16_16_, Z_R_DATA_TEMPR16_15_, Z_R_DATA_TEMPR16_14_, Z_R_DATA_TEMPR16_13_, Z_R_DATA_TEMPR16_12_, Z_R_DATA_TEMPR16_11_, Z_R_DATA_TEMPR16_10_, Z_R_DATA_TEMPR16_9_, Z_R_DATA_TEMPR16_8_, Z_R_DATA_TEMPR16_7_, Z_R_DATA_TEMPR16_6_, Z_R_DATA_TEMPR16_5_, Z_R_DATA_TEMPR16_4_, Z_R_DATA_TEMPR16_3_, Z_R_DATA_TEMPR16_2_, Z_R_DATA_TEMPR16_1_, Z_R_DATA_TEMPR16_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_16__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%16%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:841
  OR4 OR4_131 (
	.Y(OR4_131_Y),
	.A(OR4_94_Y),
	.B(OR2_4_Y),
	.C(Z_R_DATA_TEMPR22_23_),
	.D(Z_R_DATA_TEMPR23_23_)
);
// @40:839
  OR4 OR4_0 (
	.Y(OR4_0_Y),
	.A(OR4_302_Y),
	.B(OR2_35_Y),
	.C(Z_R_DATA_TEMPR22_7_),
	.D(Z_R_DATA_TEMPR23_7_)
);
// @40:831
  OR4 OR4_105 (
	.Y(OR4_105_Y),
	.A(Z_R_DATA_TEMPR12_14_),
	.B(Z_R_DATA_TEMPR13_14_),
	.C(Z_R_DATA_TEMPR14_14_),
	.D(Z_R_DATA_TEMPR15_14_)
);
// @40:829
  OR2 OR2_23 (
	.Y(OR2_23_Y),
	.A(Z_R_DATA_TEMPR20_22_),
	.B(Z_R_DATA_TEMPR21_22_)
);
// @40:827
  OR4 OR4_96 (
	.Y(OR4_96_Y),
	.A(Z_R_DATA_TEMPR8_7_),
	.B(Z_R_DATA_TEMPR9_7_),
	.C(Z_R_DATA_TEMPR10_7_),
	.D(Z_R_DATA_TEMPR11_7_)
);
// @40:825
  OR4 OR4_123 (
	.Y(OR4_123_Y),
	.A(Z_R_DATA_TEMPR8_2_),
	.B(Z_R_DATA_TEMPR9_2_),
	.C(Z_R_DATA_TEMPR10_2_),
	.D(Z_R_DATA_TEMPR11_2_)
);
// @40:821
  OR4 OR4_294 (
	.Y(OR4_294_Y),
	.A(Z_R_DATA_TEMPR12_7_),
	.B(Z_R_DATA_TEMPR13_7_),
	.C(Z_R_DATA_TEMPR14_7_),
	.D(Z_R_DATA_TEMPR15_7_)
);
// @40:817
  OR4 OR4_109 (
	.Y(OR4_109_Y),
	.A(Z_R_DATA_TEMPR0_20_),
	.B(Z_R_DATA_TEMPR1_20_),
	.C(Z_R_DATA_TEMPR2_20_),
	.D(Z_R_DATA_TEMPR3_20_)
);
// @40:815
  OR4 \OR4_R_DATA[3]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[3]),
	.A(OR4_143_Y),
	.B(OR4_308_Y),
	.C(OR4_132_Y),
	.D(OR4_327_Y)
);
// @40:813
  OR4 OR4_249 (
	.Y(OR4_249_Y),
	.A(Z_R_DATA_TEMPR16_1_),
	.B(Z_R_DATA_TEMPR17_1_),
	.C(Z_R_DATA_TEMPR18_1_),
	.D(Z_R_DATA_TEMPR19_1_)
);
// @40:811
  OR4 OR4_312 (
	.Y(OR4_312_Y),
	.A(OR4_109_Y),
	.B(OR4_217_Y),
	.C(OR4_239_Y),
	.D(OR4_85_Y)
);
// @40:809
  OR4 OR4_261 (
	.Y(OR4_261_Y),
	.A(Z_R_DATA_TEMPR12_4_),
	.B(Z_R_DATA_TEMPR13_4_),
	.C(Z_R_DATA_TEMPR14_4_),
	.D(Z_R_DATA_TEMPR15_4_)
);
// @40:806
  OR4 OR4_293 (
	.Y(OR4_293_Y),
	.A(Z_R_DATA_TEMPR28_33_),
	.B(Z_R_DATA_TEMPR29_33_),
	.C(Z_R_DATA_TEMPR30_33_),
	.D(Z_R_DATA_TEMPR31_33_)
);
// @40:764
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_4_, mem_addr[10], Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR18_39_, Z_R_DATA_TEMPR18_38_, Z_R_DATA_TEMPR18_37_, Z_R_DATA_TEMPR18_36_, Z_R_DATA_TEMPR18_35_, Z_R_DATA_TEMPR18_34_, Z_R_DATA_TEMPR18_33_, Z_R_DATA_TEMPR18_32_, Z_R_DATA_TEMPR18_31_, Z_R_DATA_TEMPR18_30_, Z_R_DATA_TEMPR18_29_, Z_R_DATA_TEMPR18_28_, Z_R_DATA_TEMPR18_27_, Z_R_DATA_TEMPR18_26_, Z_R_DATA_TEMPR18_25_, Z_R_DATA_TEMPR18_24_, Z_R_DATA_TEMPR18_23_, Z_R_DATA_TEMPR18_22_, Z_R_DATA_TEMPR18_21_, Z_R_DATA_TEMPR18_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_4_, mem_addr[10], Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR18_19_, Z_R_DATA_TEMPR18_18_, Z_R_DATA_TEMPR18_17_, Z_R_DATA_TEMPR18_16_, Z_R_DATA_TEMPR18_15_, Z_R_DATA_TEMPR18_14_, Z_R_DATA_TEMPR18_13_, Z_R_DATA_TEMPR18_12_, Z_R_DATA_TEMPR18_11_, Z_R_DATA_TEMPR18_10_, Z_R_DATA_TEMPR18_9_, Z_R_DATA_TEMPR18_8_, Z_R_DATA_TEMPR18_7_, Z_R_DATA_TEMPR18_6_, Z_R_DATA_TEMPR18_5_, Z_R_DATA_TEMPR18_4_, Z_R_DATA_TEMPR18_3_, Z_R_DATA_TEMPR18_2_, Z_R_DATA_TEMPR18_1_, Z_R_DATA_TEMPR18_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_18__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%18%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:760
  OR4 \OR4_R_DATA[17]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[15]),
	.A(OR4_321_Y),
	.B(OR4_101_Y),
	.C(OR4_336_Y),
	.D(OR4_270_Y)
);
// @40:758
  OR4 OR4_108 (
	.Y(OR4_108_Y),
	.A(Z_R_DATA_TEMPR0_10_),
	.B(Z_R_DATA_TEMPR1_10_),
	.C(Z_R_DATA_TEMPR2_10_),
	.D(Z_R_DATA_TEMPR3_10_)
);
// @40:756
  OR4 OR4_194 (
	.Y(OR4_194_Y),
	.A(Z_R_DATA_TEMPR0_3_),
	.B(Z_R_DATA_TEMPR1_3_),
	.C(Z_R_DATA_TEMPR2_3_),
	.D(Z_R_DATA_TEMPR3_3_)
);
// @40:754
  OR4 OR4_64 (
	.Y(OR4_64_Y),
	.A(OR4_359_Y),
	.B(OR2_2_Y),
	.C(Z_R_DATA_TEMPR22_20_),
	.D(Z_R_DATA_TEMPR23_20_)
);
// @40:712
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_6_, mem_addr[10:9]}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR27_39_, Z_R_DATA_TEMPR27_38_, Z_R_DATA_TEMPR27_37_, Z_R_DATA_TEMPR27_36_, Z_R_DATA_TEMPR27_35_, Z_R_DATA_TEMPR27_34_, Z_R_DATA_TEMPR27_33_, Z_R_DATA_TEMPR27_32_, Z_R_DATA_TEMPR27_31_, Z_R_DATA_TEMPR27_30_, Z_R_DATA_TEMPR27_29_, Z_R_DATA_TEMPR27_28_, Z_R_DATA_TEMPR27_27_, Z_R_DATA_TEMPR27_26_, Z_R_DATA_TEMPR27_25_, Z_R_DATA_TEMPR27_24_, Z_R_DATA_TEMPR27_23_, Z_R_DATA_TEMPR27_22_, Z_R_DATA_TEMPR27_21_, Z_R_DATA_TEMPR27_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_6_, mem_addr[10:9]}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR27_19_, Z_R_DATA_TEMPR27_18_, Z_R_DATA_TEMPR27_17_, Z_R_DATA_TEMPR27_16_, Z_R_DATA_TEMPR27_15_, Z_R_DATA_TEMPR27_14_, Z_R_DATA_TEMPR27_13_, Z_R_DATA_TEMPR27_12_, Z_R_DATA_TEMPR27_11_, Z_R_DATA_TEMPR27_10_, Z_R_DATA_TEMPR27_9_, Z_R_DATA_TEMPR27_8_, Z_R_DATA_TEMPR27_7_, Z_R_DATA_TEMPR27_6_, Z_R_DATA_TEMPR27_5_, Z_R_DATA_TEMPR27_4_, Z_R_DATA_TEMPR27_3_, Z_R_DATA_TEMPR27_2_, Z_R_DATA_TEMPR27_1_, Z_R_DATA_TEMPR27_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_27__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%27%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:706
  OR4 OR4_296 (
	.Y(OR4_296_Y),
	.A(Z_R_DATA_TEMPR0_12_),
	.B(Z_R_DATA_TEMPR1_12_),
	.C(Z_R_DATA_TEMPR2_12_),
	.D(Z_R_DATA_TEMPR3_12_)
);
// @40:664
  RAM1K20 PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0 (
	.A_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.A_BLK_EN({Z_BLKY2_5_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.A_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.A_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:24], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[23:16]}),
	.A_DOUT({Z_R_DATA_TEMPR20_39_, Z_R_DATA_TEMPR20_38_, Z_R_DATA_TEMPR20_37_, Z_R_DATA_TEMPR20_36_, Z_R_DATA_TEMPR20_35_, Z_R_DATA_TEMPR20_34_, Z_R_DATA_TEMPR20_33_, Z_R_DATA_TEMPR20_32_, Z_R_DATA_TEMPR20_31_, Z_R_DATA_TEMPR20_30_, Z_R_DATA_TEMPR20_29_, Z_R_DATA_TEMPR20_28_, Z_R_DATA_TEMPR20_27_, Z_R_DATA_TEMPR20_26_, Z_R_DATA_TEMPR20_25_, Z_R_DATA_TEMPR20_24_, Z_R_DATA_TEMPR20_23_, Z_R_DATA_TEMPR20_22_, Z_R_DATA_TEMPR20_21_, Z_R_DATA_TEMPR20_20_}),
	.A_WEN({N_39_i, N_40_i}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, VCC}),
	.A_WMODE({GND, GND}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({mem_addr[8:0], GND, GND, GND, GND, GND}),
	.B_BLK_EN({Z_BLKX2_5_, Z_BLKX1_0_, Z_BLKX0_0_}),
	.B_CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.B_DIN({GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[15:8], GND, GND, MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[7:0]}),
	.B_DOUT({Z_R_DATA_TEMPR20_19_, Z_R_DATA_TEMPR20_18_, Z_R_DATA_TEMPR20_17_, Z_R_DATA_TEMPR20_16_, Z_R_DATA_TEMPR20_15_, Z_R_DATA_TEMPR20_14_, Z_R_DATA_TEMPR20_13_, Z_R_DATA_TEMPR20_12_, Z_R_DATA_TEMPR20_11_, Z_R_DATA_TEMPR20_10_, Z_R_DATA_TEMPR20_9_, Z_R_DATA_TEMPR20_8_, Z_R_DATA_TEMPR20_7_, Z_R_DATA_TEMPR20_6_, Z_R_DATA_TEMPR20_5_, Z_R_DATA_TEMPR20_4_, Z_R_DATA_TEMPR20_3_, Z_R_DATA_TEMPR20_2_, Z_R_DATA_TEMPR20_1_, Z_R_DATA_TEMPR20_0_}),
	.B_WEN({N_41_i, mem_byteen_m_i_a1_0_RNIJNU4S_0}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, VCC}),
	.B_WMODE({GND, GND}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(GND),
	.SB_CORRECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_SB_CORRECT),
	.DB_DETECT(PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_DB_DETECT),
	.BUSY_FB(GND),
	.ACCESS_BUSY(Z_ACCESS_BUSY_20__0_)
);
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0.MEMORYFILE="PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0.mem";
defparam PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0.RAMINDEX="PF_SRAM_AHBL_AXI_C0%16384-16384%40-40%POWER%20%0%TWO-PORT%../Source_files/MiV_RV32_simulation.hex%ECC_EN-0";
// @40:660
  OR2 OR2_37 (
	.Y(OR2_37_Y),
	.A(Z_R_DATA_TEMPR20_13_),
	.B(Z_R_DATA_TEMPR21_13_)
);
// @40:657
  OR4 OR4_352 (
	.Y(OR4_352_Y),
	.A(Z_R_DATA_TEMPR28_32_),
	.B(Z_R_DATA_TEMPR29_32_),
	.C(Z_R_DATA_TEMPR30_32_),
	.D(Z_R_DATA_TEMPR31_32_)
);
// @40:655
  OR4 \OR4_R_DATA[37]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[31]),
	.A(OR4_43_Y),
	.B(OR4_192_Y),
	.C(OR4_58_Y),
	.D(OR4_357_Y)
);
// @40:653
  OR4 \OR4_R_DATA[21]  (
	.Y(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[17]),
	.A(OR4_234_Y),
	.B(OR4_200_Y),
	.C(OR4_86_Y),
	.D(OR4_120_Y)
);
// @40:651
  OR4 OR4_31 (
	.Y(OR4_31_Y),
	.A(Z_R_DATA_TEMPR16_16_),
	.B(Z_R_DATA_TEMPR17_16_),
	.C(Z_R_DATA_TEMPR18_16_),
	.D(Z_R_DATA_TEMPR19_16_)
);
// @40:649
  OR4 OR4_145 (
	.Y(OR4_145_Y),
	.A(OR4_93_Y),
	.B(OR2_10_Y),
	.C(Z_R_DATA_TEMPR22_30_),
	.D(Z_R_DATA_TEMPR23_30_)
);
// @40:647
  OR4 OR4_172 (
	.Y(OR4_172_Y),
	.A(Z_R_DATA_TEMPR24_1_),
	.B(Z_R_DATA_TEMPR25_1_),
	.C(Z_R_DATA_TEMPR26_1_),
	.D(Z_R_DATA_TEMPR27_1_)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM */

module PF_SRAM_AHBL_AXI_C0 (
  MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA,
  MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA,
  MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS_0,
  MIV_RV32_C0_0_AHBL_M_TARGET_HADDR,
  MIV_RV32_C0_0_AHBL_M_TARGET_HSIZE,
  MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE,
  PF_CCC_C0_0_OUT0_FABCLK_0,
  dff,
  newreadtrans_i_0
)
;
input [31:0] MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA ;
output [31:0] MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA ;
input MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS_0 ;
input [15:0] MIV_RV32_C0_0_AHBL_M_TARGET_HADDR ;
input [1:0] MIV_RV32_C0_0_AHBL_M_TARGET_HSIZE ;
input MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE ;
input PF_CCC_C0_0_OUT0_FABCLK_0 ;
input dff ;
output newreadtrans_i_0 ;
wire MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS_0 ;
wire MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire dff ;
wire newreadtrans_i_0 ;
wire [13:0] mem_addr;
wire [1:1] mem_byteen_m_i_a1_0_RNIJNU4S;
wire COREAHBLSRAM_PF_0_mem_wen ;
wire COREAHBLSRAM_PF_0_mem_ren ;
wire N_41_i ;
wire N_39_i ;
wire N_40_i ;
wire GND ;
wire VCC ;
// @44:331
  PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_0s_1s_16_32s_32s COREAHBLSRAM_PF_0 (
	.MIV_RV32_C0_0_AHBL_M_TARGET_HSIZE(MIV_RV32_C0_0_AHBL_M_TARGET_HSIZE[1:0]),
	.MIV_RV32_C0_0_AHBL_M_TARGET_HADDR(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[15:0]),
	.MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS_0(MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS_0),
	.mem_addr(mem_addr[13:0]),
	.mem_byteen_m_i_a1_0_RNIJNU4S_0(mem_byteen_m_i_a1_0_RNIJNU4S[1]),
	.newreadtrans_i_0(newreadtrans_i_0),
	.dff(dff),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.COREAHBLSRAM_PF_0_mem_wen(COREAHBLSRAM_PF_0_mem_wen),
	.COREAHBLSRAM_PF_0_mem_ren(COREAHBLSRAM_PF_0_mem_ren),
	.N_41_i(N_41_i),
	.N_39_i(N_39_i),
	.N_40_i(N_40_i)
);
// @44:356
  PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM PF_TPSRAM_AHB_AXI_0 (
	.MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[31:0]),
	.mem_byteen_m_i_a1_0_RNIJNU4S_0(mem_byteen_m_i_a1_0_RNIJNU4S[1]),
	.MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA(MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:0]),
	.mem_addr(mem_addr[13:0]),
	.N_41_i(N_41_i),
	.N_39_i(N_39_i),
	.N_40_i(N_40_i),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.COREAHBLSRAM_PF_0_mem_ren(COREAHBLSRAM_PF_0_mem_ren),
	.COREAHBLSRAM_PF_0_mem_wen(COREAHBLSRAM_PF_0_mem_wen)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PF_SRAM_AHBL_AXI_C0 */

module PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR (
  PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE,
  CORERESET_PF_C0_0_PLL_POWERDOWN_B,
  PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS
)
;
output PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
output CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
output PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS ;
wire PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
wire PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS ;
wire [10:7] RFU;
wire GPIO_ACTIVE ;
wire HSIO_ACTIVE ;
wire PCIE_INIT_DONE ;
wire XCVR_INIT_DONE ;
wire USRAM_INIT_FROM_SNVM_DONE ;
wire USRAM_INIT_FROM_UPROM_DONE ;
wire USRAM_INIT_FROM_SPI_DONE ;
wire SRAM_INIT_FROM_SNVM_DONE ;
wire SRAM_INIT_FROM_UPROM_DONE ;
wire SRAM_INIT_FROM_SPI_DONE ;
wire AUTOCALIB_DONE ;
wire SRAM_INIT_DONE ;
wire USRAM_INIT_DONE ;
wire GND ;
wire VCC ;
// @36:52
  BANKEN I_BEN_0 (
	.BANK_EN(PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS)
);
defparam I_BEN_0.BANK_EN_SIMULATION_DELAY=1000;
defparam I_BEN_0.BANK_NUMBER="bank0";
// @36:42
  INIT I_INIT (
	.FABRIC_POR_N(CORERESET_PF_C0_0_PLL_POWERDOWN_B),
	.GPIO_ACTIVE(GPIO_ACTIVE),
	.HSIO_ACTIVE(HSIO_ACTIVE),
	.PCIE_INIT_DONE(PCIE_INIT_DONE),
	.RFU({AUTOCALIB_DONE, RFU[10:7], SRAM_INIT_FROM_SPI_DONE, SRAM_INIT_FROM_UPROM_DONE, SRAM_INIT_FROM_SNVM_DONE, USRAM_INIT_FROM_SPI_DONE, USRAM_INIT_FROM_UPROM_DONE, USRAM_INIT_FROM_SNVM_DONE, XCVR_INIT_DONE}),
	.SRAM_INIT_DONE(SRAM_INIT_DONE),
	.UIC_INIT_DONE(PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE),
	.USRAM_INIT_DONE(USRAM_INIT_DONE)
);
defparam I_INIT.FABRIC_POR_N_SIMULATION_DELAY=1000;
defparam I_INIT.PCIE_INIT_DONE_SIMULATION_DELAY=4000;
defparam I_INIT.SRAM_INIT_DONE_SIMULATION_DELAY=6000;
defparam I_INIT.UIC_INIT_DONE_SIMULATION_DELAY=12000;
defparam I_INIT.USRAM_INIT_DONE_SIMULATION_DELAY=9000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR */

module PFSOC_INIT_MONITOR_C0 (
  PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS,
  CORERESET_PF_C0_0_PLL_POWERDOWN_B,
  PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE
)
;
output PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS ;
output CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
output PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS ;
wire CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
wire PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire GND ;
wire VCC ;
// @37:180
  PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR PFSOC_INIT_MONITOR_C0_0 (
	.PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE(PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE),
	.CORERESET_PF_C0_0_PLL_POWERDOWN_B(CORERESET_PF_C0_0_PLL_POWERDOWN_B),
	.PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS(PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PFSOC_INIT_MONITOR_C0 */

module corejtagdebug_bufd_34s (
  dut_tms_int,
  COREJTAGDEBUG_C0_0_TGT_TMS_0
)
;
input dut_tms_int ;
output COREJTAGDEBUG_C0_0_TGT_TMS_0 ;
wire dut_tms_int ;
wire COREJTAGDEBUG_C0_0_TGT_TMS_0 ;
wire [33:1] delay_sel;
wire GND ;
wire VCC ;
// @5:34
  BUFD \bufd_gen[25].BUFD_BLK  (
	.Y(delay_sel[26]),
	.A(delay_sel[25])
);
// @5:34
  BUFD \bufd_gen[4].BUFD_BLK  (
	.Y(delay_sel[5]),
	.A(delay_sel[4])
);
// @5:34
  BUFD \bufd_gen[11].BUFD_BLK  (
	.Y(delay_sel[12]),
	.A(delay_sel[11])
);
// @5:34
  BUFD \bufd_gen[5].BUFD_BLK  (
	.Y(delay_sel[6]),
	.A(delay_sel[5])
);
// @5:34
  BUFD \bufd_gen[32].BUFD_BLK  (
	.Y(delay_sel[33]),
	.A(delay_sel[32])
);
// @5:34
  BUFD \bufd_gen[27].BUFD_BLK  (
	.Y(delay_sel[28]),
	.A(delay_sel[27])
);
// @5:34
  BUFD \bufd_gen[33].BUFD_BLK  (
	.Y(COREJTAGDEBUG_C0_0_TGT_TMS_0),
	.A(delay_sel[33])
);
// @5:34
  BUFD \bufd_gen[26].BUFD_BLK  (
	.Y(delay_sel[27]),
	.A(delay_sel[26])
);
// @5:34
  BUFD \bufd_gen[19].BUFD_BLK  (
	.Y(delay_sel[20]),
	.A(delay_sel[19])
);
// @5:34
  BUFD \bufd_gen[12].BUFD_BLK  (
	.Y(delay_sel[13]),
	.A(delay_sel[12])
);
// @5:34
  BUFD \bufd_gen[2].BUFD_BLK  (
	.Y(delay_sel[3]),
	.A(delay_sel[2])
);
// @5:34
  BUFD \bufd_gen[9].BUFD_BLK  (
	.Y(delay_sel[10]),
	.A(delay_sel[9])
);
// @5:34
  BUFD \bufd_gen[3].BUFD_BLK  (
	.Y(delay_sel[4]),
	.A(delay_sel[3])
);
// @5:34
  BUFD \bufd_gen[23].BUFD_BLK  (
	.Y(delay_sel[24]),
	.A(delay_sel[23])
);
// @5:34
  BUFD \bufd_gen[17].BUFD_BLK  (
	.Y(delay_sel[18]),
	.A(delay_sel[17])
);
// @5:34
  BUFD \bufd_gen[24].BUFD_BLK  (
	.Y(delay_sel[25]),
	.A(delay_sel[24])
);
// @5:34
  BUFD \bufd_gen[18].BUFD_BLK  (
	.Y(delay_sel[19]),
	.A(delay_sel[18])
);
// @5:34
  BUFD \bufd_gen[28].BUFD_BLK  (
	.Y(delay_sel[29]),
	.A(delay_sel[28])
);
// @5:34
  BUFD \bufd_gen[14].BUFD_BLK  (
	.Y(delay_sel[15]),
	.A(delay_sel[14])
);
// @5:34
  BUFD \bufd_gen[13].BUFD_BLK  (
	.Y(delay_sel[14]),
	.A(delay_sel[13])
);
// @5:34
  BUFD \bufd_gen[20].BUFD_BLK  (
	.Y(delay_sel[21]),
	.A(delay_sel[20])
);
// @5:34
  BUFD \bufd_gen[6].BUFD_BLK  (
	.Y(delay_sel[7]),
	.A(delay_sel[6])
);
// @5:34
  BUFD \bufd_gen[10].BUFD_BLK  (
	.Y(delay_sel[11]),
	.A(delay_sel[10])
);
// @5:34
  BUFD \bufd_gen[15].BUFD_BLK  (
	.Y(delay_sel[16]),
	.A(delay_sel[15])
);
// @5:34
  BUFD \bufd_gen[22].BUFD_BLK  (
	.Y(delay_sel[23]),
	.A(delay_sel[22])
);
// @5:34
  BUFD \bufd_gen[16].BUFD_BLK  (
	.Y(delay_sel[17]),
	.A(delay_sel[16])
);
// @5:34
  BUFD \bufd_gen[8].BUFD_BLK  (
	.Y(delay_sel[9]),
	.A(delay_sel[8])
);
// @5:34
  BUFD \bufd_gen[29].BUFD_BLK  (
	.Y(delay_sel[30]),
	.A(delay_sel[29])
);
// @5:34
  BUFD \bufd_gen[30].BUFD_BLK  (
	.Y(delay_sel[31]),
	.A(delay_sel[30])
);
// @5:34
  BUFD \bufd_gen[31].BUFD_BLK  (
	.Y(delay_sel[32]),
	.A(delay_sel[31])
);
// @5:34
  BUFD \bufd_gen[21].BUFD_BLK  (
	.Y(delay_sel[22]),
	.A(delay_sel[21])
);
// @5:34
  BUFD \bufd_gen[1].BUFD_BLK  (
	.Y(delay_sel[2]),
	.A(delay_sel[1])
);
// @5:34
  BUFD \bufd_gen[7].BUFD_BLK  (
	.Y(delay_sel[8]),
	.A(delay_sel[7])
);
// @5:34
  BUFD \bufd_gen[0].BUFD_BLK  (
	.Y(delay_sel[1]),
	.A(dut_tms_int)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* corejtagdebug_bufd_34s */

module corejtagdebug_bufd_34s_0 (
  UTDIInt,
  COREJTAGDEBUG_C0_0_TGT_TDI_0
)
;
input UTDIInt ;
output COREJTAGDEBUG_C0_0_TGT_TDI_0 ;
wire UTDIInt ;
wire COREJTAGDEBUG_C0_0_TGT_TDI_0 ;
wire [33:1] delay_sel;
wire GND ;
wire VCC ;
// @5:34
  BUFD \bufd_gen[25].BUFD_BLK  (
	.Y(delay_sel[26]),
	.A(delay_sel[25])
);
// @5:34
  BUFD \bufd_gen[4].BUFD_BLK  (
	.Y(delay_sel[5]),
	.A(delay_sel[4])
);
// @5:34
  BUFD \bufd_gen[11].BUFD_BLK  (
	.Y(delay_sel[12]),
	.A(delay_sel[11])
);
// @5:34
  BUFD \bufd_gen[5].BUFD_BLK  (
	.Y(delay_sel[6]),
	.A(delay_sel[5])
);
// @5:34
  BUFD \bufd_gen[32].BUFD_BLK  (
	.Y(delay_sel[33]),
	.A(delay_sel[32])
);
// @5:34
  BUFD \bufd_gen[27].BUFD_BLK  (
	.Y(delay_sel[28]),
	.A(delay_sel[27])
);
// @5:34
  BUFD \bufd_gen[33].BUFD_BLK  (
	.Y(COREJTAGDEBUG_C0_0_TGT_TDI_0),
	.A(delay_sel[33])
);
// @5:34
  BUFD \bufd_gen[26].BUFD_BLK  (
	.Y(delay_sel[27]),
	.A(delay_sel[26])
);
// @5:34
  BUFD \bufd_gen[19].BUFD_BLK  (
	.Y(delay_sel[20]),
	.A(delay_sel[19])
);
// @5:34
  BUFD \bufd_gen[12].BUFD_BLK  (
	.Y(delay_sel[13]),
	.A(delay_sel[12])
);
// @5:34
  BUFD \bufd_gen[2].BUFD_BLK  (
	.Y(delay_sel[3]),
	.A(delay_sel[2])
);
// @5:34
  BUFD \bufd_gen[9].BUFD_BLK  (
	.Y(delay_sel[10]),
	.A(delay_sel[9])
);
// @5:34
  BUFD \bufd_gen[3].BUFD_BLK  (
	.Y(delay_sel[4]),
	.A(delay_sel[3])
);
// @5:34
  BUFD \bufd_gen[23].BUFD_BLK  (
	.Y(delay_sel[24]),
	.A(delay_sel[23])
);
// @5:34
  BUFD \bufd_gen[17].BUFD_BLK  (
	.Y(delay_sel[18]),
	.A(delay_sel[17])
);
// @5:34
  BUFD \bufd_gen[24].BUFD_BLK  (
	.Y(delay_sel[25]),
	.A(delay_sel[24])
);
// @5:34
  BUFD \bufd_gen[18].BUFD_BLK  (
	.Y(delay_sel[19]),
	.A(delay_sel[18])
);
// @5:34
  BUFD \bufd_gen[28].BUFD_BLK  (
	.Y(delay_sel[29]),
	.A(delay_sel[28])
);
// @5:34
  BUFD \bufd_gen[14].BUFD_BLK  (
	.Y(delay_sel[15]),
	.A(delay_sel[14])
);
// @5:34
  BUFD \bufd_gen[13].BUFD_BLK  (
	.Y(delay_sel[14]),
	.A(delay_sel[13])
);
// @5:34
  BUFD \bufd_gen[20].BUFD_BLK  (
	.Y(delay_sel[21]),
	.A(delay_sel[20])
);
// @5:34
  BUFD \bufd_gen[6].BUFD_BLK  (
	.Y(delay_sel[7]),
	.A(delay_sel[6])
);
// @5:34
  BUFD \bufd_gen[10].BUFD_BLK  (
	.Y(delay_sel[11]),
	.A(delay_sel[10])
);
// @5:34
  BUFD \bufd_gen[15].BUFD_BLK  (
	.Y(delay_sel[16]),
	.A(delay_sel[15])
);
// @5:34
  BUFD \bufd_gen[22].BUFD_BLK  (
	.Y(delay_sel[23]),
	.A(delay_sel[22])
);
// @5:34
  BUFD \bufd_gen[16].BUFD_BLK  (
	.Y(delay_sel[17]),
	.A(delay_sel[16])
);
// @5:34
  BUFD \bufd_gen[8].BUFD_BLK  (
	.Y(delay_sel[9]),
	.A(delay_sel[8])
);
// @5:34
  BUFD \bufd_gen[29].BUFD_BLK  (
	.Y(delay_sel[30]),
	.A(delay_sel[29])
);
// @5:34
  BUFD \bufd_gen[30].BUFD_BLK  (
	.Y(delay_sel[31]),
	.A(delay_sel[30])
);
// @5:34
  BUFD \bufd_gen[31].BUFD_BLK  (
	.Y(delay_sel[32]),
	.A(delay_sel[31])
);
// @5:34
  BUFD \bufd_gen[21].BUFD_BLK  (
	.Y(delay_sel[22]),
	.A(delay_sel[21])
);
// @5:34
  BUFD \bufd_gen[1].BUFD_BLK  (
	.Y(delay_sel[2]),
	.A(delay_sel[1])
);
// @5:34
  BUFD \bufd_gen[7].BUFD_BLK  (
	.Y(delay_sel[8]),
	.A(delay_sel[7])
);
// @5:34
  BUFD \bufd_gen[0].BUFD_BLK  (
	.Y(delay_sel[1]),
	.A(UTDIInt)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* corejtagdebug_bufd_34s_0 */

module COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 (
  UIREGInt,
  UTDOInt_0,
  UTDODRVInt_0,
  COREJTAGDEBUG_C0_0_TGT_TDI_0,
  COREJTAGDEBUG_C0_0_TGT_TMS_0,
  un1_DUT_TCK,
  UDRCAPInt,
  MIV_RV32_C0_0_JTAG_TDO,
  UTDIInt,
  UDRUPDInt,
  iUDRCK,
  iUDRCK_i,
  iURSTB,
  UDRSHInt
)
;
input [7:0] UIREGInt ;
output UTDOInt_0 ;
output UTDODRVInt_0 ;
output COREJTAGDEBUG_C0_0_TGT_TDI_0 ;
output COREJTAGDEBUG_C0_0_TGT_TMS_0 ;
output un1_DUT_TCK ;
input UDRCAPInt ;
input MIV_RV32_C0_0_JTAG_TDO ;
input UTDIInt ;
input UDRUPDInt ;
input iUDRCK ;
input iUDRCK_i ;
input iURSTB ;
input UDRSHInt ;
wire UTDOInt_0 ;
wire UTDODRVInt_0 ;
wire COREJTAGDEBUG_C0_0_TGT_TDI_0 ;
wire COREJTAGDEBUG_C0_0_TGT_TMS_0 ;
wire un1_DUT_TCK ;
wire UDRCAPInt ;
wire MIV_RV32_C0_0_JTAG_TDO ;
wire UTDIInt ;
wire UDRUPDInt ;
wire iUDRCK ;
wire iUDRCK_i ;
wire iURSTB ;
wire UDRSHInt ;
wire [4:0] state_Z;
wire [4:0] state_24;
wire [2:2] state_0_2_iv_i_Z;
wire [5:0] count_Z;
wire [5:2] count_19;
wire [4:0] state_0_2_iv_0;
wire [2:2] state_0_2_iv_i_RNO_1_Z;
wire [2:2] un10_countnext_m;
wire [3:2] count_19_iv_0_Z;
wire [2:2] countnext_1_1_Z;
wire [2:2] state_0_2_iv_0_0;
wire [0:0] state_24_2;
wire [2:2] countnext_1_Z;
wire [4:4] state_m;
wire [5:3] countnext_1_m_0;
wire [4:1] state_0_2_iv_1;
wire UDRSH_i ;
wire un6_countnext_i ;
wire un6_countnext_i_0 ;
wire endofshift_Z ;
wire VCC ;
wire endofshift_2_Z ;
wire GND ;
wire un4_UTDODRV_Z ;
wire tmsenb_Z ;
wire pauselow_Z ;
wire N_121_i ;
wire UTDO_2_Z ;
wire tckgo_Z ;
wire tckgo_10 ;
wire un1_tckgo_1_sqmuxa_i ;
wire state133_RNIINL0C_Z ;
wire N_70_i ;
wire N_92_i ;
wire state142_Z ;
wire un1_state_1_sqmuxa_Z ;
wire N_25 ;
wire un1_state141_1_s12 ;
wire state7_Z ;
wire state93 ;
wire un1_UDRUPD_i_0 ;
wire state136_Z ;
wire state_4_sqmuxa_s9 ;
wire state_0_sqmuxa_7_fc_0 ;
wire un4_UTDODRV_3_Z ;
wire un10_countnext_axbxc1_Z ;
wire N_35 ;
wire state141_1_Z ;
wire countnextzero ;
wire state_1_sqmuxa_4_Z ;
wire state93_a0_1_0 ;
wire un4_UTDODRV_4_Z ;
wire state137_Z ;
wire N_9 ;
wire state140_Z ;
wire state138_Z ;
wire countnextzerott_N_5_mux ;
wire state133_Z ;
wire tckgo_2_sqmuxa_1_Z ;
wire N_31_i ;
wire un5_UTDO_fc ;
wire dut_tms_int_Z ;
wire N_38 ;
wire un1_tckgo_1_sqmuxa_0_a2_0 ;
wire un1_state134_0_Z ;
wire state_0_sqmuxa_7_fc ;
wire un1_tckgo_2_sqmuxa_0_tz_Z ;
wire countnextzero_N_4 ;
wire un1_state136 ;
wire tckgo12_Z ;
wire N_66 ;
wire state135 ;
wire N_28_i ;
wire N_42 ;
wire tckgo12_0 ;
wire countnext_1_0_1_Z ;
wire un1_state_1_sqmuxa_3_0_Z ;
wire un10_countnext_c3_Z ;
wire N_54 ;
wire state134_Z ;
wire N_40 ;
wire N_41 ;
wire countnextzero_N_5_1 ;
wire un1_state_1_sqmuxa_3_1_Z ;
wire un1_state_1_sqmuxa_1_Z ;
wire un10_countnext_axbxc3_Z ;
wire un1_state_1_sqmuxa_2_Z ;
wire N_53 ;
wire countnextzero_N_5_2 ;
wire count_19_iv_63_i_0_0_Z ;
wire count_19_iv_0_22_i_0_0_Z ;
wire N_16 ;
wire un1_state134_Z ;
wire un1_state142_s13 ;
wire un10_countnext_axbxc4_Z ;
wire CO0 ;
wire un1_tckgo_2_sqmuxa_s5 ;
wire un1_count_0_sqmuxa_Z ;
wire state_4_sqmuxa_2_s11 ;
wire state_5_sqmuxa_s6 ;
wire un10_countnext_axbxc5_Z ;
wire N_5_i_m ;
  CFG1 pauselow_RNO (
	.A(UDRSHInt),
	.Y(UDRSH_i)
);
defparam pauselow_RNO.INIT=2'h1;
  CFG1 tmsenb_RNO (
	.A(un6_countnext_i),
	.Y(un6_countnext_i_0)
);
defparam tmsenb_RNO.INIT=2'h1;
// @6:407
  SLE endofshift (
	.Q(endofshift_Z),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK_i),
	.D(endofshift_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:443
  SLE UTDODRV (
	.Q(UTDODRVInt_0),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(un4_UTDODRV_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:407
  SLE tmsenb (
	.Q(tmsenb_Z),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK_i),
	.D(un6_countnext_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:424
  SLE pauselow (
	.Q(pauselow_Z),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(UDRSH_i),
	.EN(N_121_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:443
  SLE UTDO (
	.Q(UTDOInt_0),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(UTDO_2_Z),
	.EN(UDRSHInt),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:215
  SLE tckgo (
	.Q(tckgo_Z),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(tckgo_10),
	.EN(un1_tckgo_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:215
  SLE \state[4]  (
	.Q(state_Z[4]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(state_24[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:215
  SLE \state[3]  (
	.Q(state_Z[3]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(state_24[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:215
  SLE \state[2]  (
	.Q(state_Z[2]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(state_0_2_iv_i_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:215
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(state_24[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:215
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(state_24[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:215
  SLE \count[5]  (
	.Q(count_Z[5]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(count_19[5]),
	.EN(state133_RNIINL0C_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:215
  SLE \count[4]  (
	.Q(count_Z[4]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(count_19[4]),
	.EN(state133_RNIINL0C_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:215
  SLE \count[3]  (
	.Q(count_Z[3]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(count_19[3]),
	.EN(state133_RNIINL0C_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:215
  SLE \count[2]  (
	.Q(count_Z[2]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(count_19[2]),
	.EN(state133_RNIINL0C_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:215
  SLE \count[1]  (
	.Q(count_Z[1]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(N_70_i),
	.EN(state133_RNIINL0C_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:215
  SLE \count[0]  (
	.Q(count_Z[0]),
	.ADn(VCC),
	.ALn(iURSTB),
	.CLK(iUDRCK),
	.D(N_92_i),
	.EN(state133_RNIINL0C_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:221
  CFG4 un1_state_1_sqmuxa_RNIALBQP (
	.A(state142_Z),
	.B(un1_state_1_sqmuxa_Z),
	.C(N_25),
	.D(un1_state141_1_s12),
	.Y(state_0_2_iv_0[2])
);
defparam un1_state_1_sqmuxa_RNIALBQP.INIT=16'hFF80;
// @6:221
  CFG4 un1_state_1_sqmuxa (
	.A(UDRSHInt),
	.B(UDRUPDInt),
	.C(state7_Z),
	.D(state93),
	.Y(un1_state_1_sqmuxa_Z)
);
defparam un1_state_1_sqmuxa.INIT=16'h01AB;
// @8:502
  CFG2 state136_RNI7HIUM (
	.A(un1_UDRUPD_i_0),
	.B(state136_Z),
	.Y(state_4_sqmuxa_s9)
);
defparam state136_RNI7HIUM.INIT=4'h8;
  CFG2 \state_RNIRBS8C[4]  (
	.A(state_Z[1]),
	.B(state_Z[4]),
	.Y(state_0_sqmuxa_7_fc_0)
);
defparam \state_RNIRBS8C[4] .INIT=4'h2;
// @9:56
  CFG2 un4_UTDODRV_3 (
	.A(UIREGInt[1]),
	.B(UIREGInt[3]),
	.Y(un4_UTDODRV_3_Z)
);
defparam un4_UTDODRV_3.INIT=4'h1;
// @6:196
  CFG2 un10_countnext_axbxc1 (
	.A(count_Z[0]),
	.B(count_Z[1]),
	.Y(un10_countnext_axbxc1_Z)
);
defparam un10_countnext_axbxc1.INIT=4'h9;
// @6:221
  CFG2 un1_state_0_sqmuxa_i_o2_0 (
	.A(state_Z[4]),
	.B(state_Z[2]),
	.Y(N_35)
);
defparam un1_state_0_sqmuxa_i_o2_0.INIT=4'hD;
// @6:353
  CFG2 state141_1 (
	.A(state_Z[3]),
	.B(state_Z[4]),
	.Y(state141_1_Z)
);
defparam state141_1.INIT=4'h8;
// @6:279
  CFG2 state_1_sqmuxa_4 (
	.A(countnextzero),
	.B(UDRSHInt),
	.Y(state_1_sqmuxa_4_Z)
);
defparam state_1_sqmuxa_4.INIT=4'h4;
// @6:197
  CFG2 un6_countnext_0_a2 (
	.A(state_Z[3]),
	.B(state_Z[4]),
	.Y(un6_countnext_i)
);
defparam un6_countnext_0_a2.INIT=4'h2;
// @6:200
  CFG4 state93_a0_1 (
	.A(count_Z[5]),
	.B(count_Z[4]),
	.C(count_Z[3]),
	.D(count_Z[0]),
	.Y(state93_a0_1_0)
);
defparam state93_a0_1.INIT=16'h0100;
// @9:56
  CFG4 un4_UTDODRV_4 (
	.A(UIREGInt[6]),
	.B(UIREGInt[4]),
	.C(UIREGInt[2]),
	.D(UIREGInt[0]),
	.Y(un4_UTDODRV_4_Z)
);
defparam un4_UTDODRV_4.INIT=16'h8000;
// @6:433
  CFG4 un1_DUT_TCK_0 (
	.A(iUDRCK),
	.B(tckgo_Z),
	.C(pauselow_Z),
	.D(UDRSHInt),
	.Y(un1_DUT_TCK)
);
defparam un1_DUT_TCK_0.INIT=16'hF4FF;
// @6:291
  CFG4 state137 (
	.A(state_Z[2]),
	.B(state_Z[0]),
	.C(state_Z[4]),
	.D(state_Z[1]),
	.Y(state137_Z)
);
defparam state137.INIT=16'h2000;
// @6:276
  CFG4 state136 (
	.A(state_Z[2]),
	.B(state_Z[0]),
	.C(state_Z[3]),
	.D(state_Z[1]),
	.Y(state136_Z)
);
defparam state136.INIT=16'h2000;
// @6:365
  CFG3 state142 (
	.A(state_Z[3]),
	.B(state_Z[0]),
	.C(state_Z[4]),
	.Y(state142_Z)
);
defparam state142.INIT=8'h80;
// @6:282
  CFG4 un5_endofshift_i (
	.A(state_Z[2]),
	.B(state_Z[0]),
	.C(state_Z[3]),
	.D(state_Z[1]),
	.Y(N_9)
);
defparam un5_endofshift_i.INIT=16'h7FFF;
// @6:336
  CFG4 state140 (
	.A(state_Z[2]),
	.B(state_Z[0]),
	.C(state_Z[4]),
	.D(state_Z[1]),
	.Y(state140_Z)
);
defparam state140.INIT=16'h8000;
// @6:306
  CFG4 state138 (
	.A(state_Z[3]),
	.B(state_Z[1]),
	.C(state_Z[0]),
	.D(state_Z[4]),
	.Y(state138_Z)
);
defparam state138.INIT=16'h0040;
// @6:200
  CFG3 countnextzerott_m2_0_a2 (
	.A(count_Z[5]),
	.B(count_Z[4]),
	.C(count_Z[3]),
	.Y(countnextzerott_N_5_mux)
);
defparam countnextzerott_m2_0_a2.INIT=8'h01;
// @6:222
  CFG3 state133 (
	.A(state_Z[3]),
	.B(state_Z[2]),
	.C(state_Z[4]),
	.Y(state133_Z)
);
defparam state133.INIT=8'h01;
// @6:221
  CFG3 tckgo_10_iv (
	.A(countnextzero),
	.B(tckgo_2_sqmuxa_1_Z),
	.C(N_31_i),
	.Y(tckgo_10)
);
defparam tckgo_10_iv.INIT=8'hDC;
// @8:502
  CFG3 state7_RNIA1HRG (
	.A(UDRSHInt),
	.B(state7_Z),
	.C(UDRUPDInt),
	.Y(un1_UDRUPD_i_0)
);
defparam state7_RNIA1HRG.INIT=8'h01;
  CFG2 un1_state_0_sqmuxa_i_o2_0_RNI8TP27 (
	.A(N_35),
	.B(state_Z[3]),
	.Y(un5_UTDO_fc)
);
defparam un1_state_0_sqmuxa_i_o2_0_RNI8TP27.INIT=4'h1;
// @6:202
  CFG3 dut_tms_int (
	.A(endofshift_Z),
	.B(UTDIInt),
	.C(tmsenb_Z),
	.Y(dut_tms_int_Z)
);
defparam dut_tms_int.INIT=8'hEA;
// @6:221
  CFG3 un1_tckgo_1_sqmuxa_0_o2 (
	.A(state_Z[0]),
	.B(state_Z[4]),
	.C(un6_countnext_i),
	.Y(N_38)
);
defparam un1_tckgo_1_sqmuxa_0_o2.INIT=8'hFE;
// @6:424
  CFG2 pauselow_RNO_0 (
	.A(UDRSHInt),
	.B(tckgo_Z),
	.Y(N_121_i)
);
defparam pauselow_RNO_0.INIT=4'hD;
// @6:221
  CFG3 un1_tckgo_1_sqmuxa_0_a2_0_0 (
	.A(state_Z[1]),
	.B(N_38),
	.C(state_Z[2]),
	.Y(un1_tckgo_1_sqmuxa_0_a2_0)
);
defparam un1_tckgo_1_sqmuxa_0_a2_0_0.INIT=8'h80;
// @6:221
  CFG2 un1_state134_0 (
	.A(state137_Z),
	.B(state138_Z),
	.Y(un1_state134_0_Z)
);
defparam un1_state134_0.INIT=4'hE;
  CFG4 countnextzero_m6_RNIDHSAQ (
	.A(state_Z[3]),
	.B(UDRSHInt),
	.C(countnextzero),
	.D(state_0_sqmuxa_7_fc_0),
	.Y(state_0_sqmuxa_7_fc)
);
defparam countnextzero_m6_RNIDHSAQ.INIT=16'h4000;
// @9:56
  CFG4 un4_UTDODRV (
	.A(UIREGInt[5]),
	.B(UIREGInt[7]),
	.C(un4_UTDODRV_4_Z),
	.D(un4_UTDODRV_3_Z),
	.Y(un4_UTDODRV_Z)
);
defparam un4_UTDODRV.INIT=16'h1000;
// @6:200
  CFG3 state93_a0 (
	.A(count_Z[1]),
	.B(state93_a0_1_0),
	.C(count_Z[2]),
	.Y(state93)
);
defparam state93_a0.INIT=8'h04;
// @6:221
  CFG3 un1_tckgo_2_sqmuxa_0_tz (
	.A(countnextzero),
	.B(UDRSHInt),
	.C(un1_UDRUPD_i_0),
	.Y(un1_tckgo_2_sqmuxa_0_tz_Z)
);
defparam un1_tckgo_2_sqmuxa_0_tz.INIT=8'hF4;
// @6:200
  CFG4 countnextzero_m3 (
	.A(count_Z[5]),
	.B(count_Z[4]),
	.C(count_Z[3]),
	.D(count_Z[0]),
	.Y(countnextzero_N_4)
);
defparam countnextzero_m3.INIT=16'h0100;
  CFG2 un5_endofshift_i_RNI8RT09 (
	.A(N_9),
	.B(state136_Z),
	.Y(un1_state136)
);
defparam un5_endofshift_i_RNI8RT09.INIT=4'hD;
// @6:215
  CFG4 count_19_iv_63_i_0_a2_5 (
	.A(state_Z[0]),
	.B(state_Z[4]),
	.C(state_Z[1]),
	.D(tckgo12_Z),
	.Y(N_66)
);
defparam count_19_iv_63_i_0_a2_5.INIT=16'h1000;
// @6:254
  CFG4 state135_0_a2 (
	.A(state_Z[3]),
	.B(state_Z[1]),
	.C(state_Z[0]),
	.D(state_Z[4]),
	.Y(state135)
);
defparam state135_0_a2.INIT=16'h0004;
// @6:215
  CFG3 count_19_iv_63_i_0_o2_3 (
	.A(N_28_i),
	.B(un5_UTDO_fc),
	.C(state141_1_Z),
	.Y(N_42)
);
defparam count_19_iv_63_i_0_o2_3.INIT=8'hCD;
  CFG2 state133_RNIINL0C (
	.A(state133_Z),
	.B(UDRSHInt),
	.Y(state133_RNIINL0C_Z)
);
defparam state133_RNIINL0C.INIT=4'hE;
// @6:413
  CFG2 endofshift_2 (
	.A(countnextzero),
	.B(N_9),
	.Y(endofshift_2_Z)
);
defparam endofshift_2.INIT=4'h2;
// @6:196
  CFG3 \state_RNI4DADI[2]  (
	.A(state_Z[1]),
	.B(state_Z[2]),
	.C(state_Z[0]),
	.Y(N_28_i)
);
defparam \state_RNI4DADI[2] .INIT=8'h80;
// @6:142
  CFG4 tckgo12_0_0 (
	.A(count_Z[0]),
	.B(N_28_i),
	.C(count_Z[2]),
	.D(count_Z[1]),
	.Y(tckgo12_0)
);
defparam tckgo12_0_0.INIT=16'h3044;
// @6:449
  CFG3 UTDO_2 (
	.A(un5_UTDO_fc),
	.B(MIV_RV32_C0_0_JTAG_TDO),
	.C(count_Z[0]),
	.Y(UTDO_2_Z)
);
defparam UTDO_2.INIT=8'hE4;
// @6:196
  CFG4 countnext_1_0_1 (
	.A(count_Z[0]),
	.B(N_28_i),
	.C(count_Z[2]),
	.D(count_Z[1]),
	.Y(countnext_1_0_1_Z)
);
defparam countnext_1_0_1.INIT=16'hC084;
// @6:221
  CFG4 un1_state_1_sqmuxa_3_0 (
	.A(UDRSHInt),
	.B(UDRUPDInt),
	.C(state142_Z),
	.D(state7_Z),
	.Y(un1_state_1_sqmuxa_3_0_Z)
);
defparam un1_state_1_sqmuxa_3_0.INIT=16'hA0E4;
  CFG4 \state_0_2_iv_i_RNO_1[2]  (
	.A(state137_Z),
	.B(countnextzero),
	.C(UDRSHInt),
	.D(state140_Z),
	.Y(state_0_2_iv_i_RNO_1_Z[2])
);
defparam \state_0_2_iv_i_RNO_1[2] .INIT=16'hC080;
// @6:196
  CFG3 un10_countnext_c3 (
	.A(count_Z[2]),
	.B(count_Z[1]),
	.C(count_Z[0]),
	.Y(un10_countnext_c3_Z)
);
defparam un10_countnext_c3.INIT=8'hFE;
// @6:221
  CFG4 un1_state_0_sqmuxa_i_a2_0 (
	.A(state_Z[2]),
	.B(state_Z[0]),
	.C(state_Z[3]),
	.D(state_Z[1]),
	.Y(N_54)
);
defparam un1_state_0_sqmuxa_i_a2_0.INIT=16'h8C00;
// @6:221
  CFG4 state134 (
	.A(state_Z[4]),
	.B(state_Z[2]),
	.C(state_Z[1]),
	.D(state_Z[3]),
	.Y(state134_Z)
);
defparam state134.INIT=16'h3D0C;
// @6:215
  CFG4 count_19_iv_63_i_0_o2_2 (
	.A(state_Z[1]),
	.B(N_66),
	.C(state_Z[2]),
	.D(state_Z[4]),
	.Y(N_40)
);
defparam count_19_iv_63_i_0_o2_2.INIT=16'hCCCD;
// @6:221
  CFG4 \count_19_iv_0_RNO[2]  (
	.A(count_Z[0]),
	.B(state141_1_Z),
	.C(count_Z[2]),
	.D(count_Z[1]),
	.Y(un10_countnext_m[2])
);
defparam \count_19_iv_0_RNO[2] .INIT=16'hC084;
// @6:215
  CFG4 count_19_iv_63_i_0_o2_0 (
	.A(N_35),
	.B(N_28_i),
	.C(state_Z[3]),
	.D(state_Z[1]),
	.Y(N_41)
);
defparam count_19_iv_63_i_0_o2_0.INIT=16'hC8D8;
// @6:221
  CFG4 tckgo_10_iv_RNO (
	.A(UDRSHInt),
	.B(state_Z[2]),
	.C(state_Z[1]),
	.D(N_38),
	.Y(N_31_i)
);
defparam tckgo_10_iv_RNO.INIT=16'h8000;
// @6:226
  CFG2 state7 (
	.A(un4_UTDODRV_Z),
	.B(UDRCAPInt),
	.Y(state7_Z)
);
defparam state7.INIT=4'h8;
// @6:200
  CFG4 countnextzero_m4_1_0 (
	.A(countnextzerott_N_5_mux),
	.B(UTDIInt),
	.C(N_28_i),
	.D(un6_countnext_i),
	.Y(countnextzero_N_5_1)
);
defparam countnextzero_m4_1_0.INIT=16'h0D0C;
// @6:221
  CFG3 \count_19_iv_0[2]  (
	.A(count_Z[3]),
	.B(un5_UTDO_fc),
	.C(un10_countnext_m[2]),
	.Y(count_19_iv_0_Z[2])
);
defparam \count_19_iv_0[2] .INIT=8'hF8;
// @6:221
  CFG3 un1_state_1_sqmuxa_3_1 (
	.A(state7_Z),
	.B(state133_Z),
	.C(un1_state_1_sqmuxa_3_0_Z),
	.Y(un1_state_1_sqmuxa_3_1_Z)
);
defparam un1_state_1_sqmuxa_3_1.INIT=8'hF4;
// @6:221
  CFG4 un1_state_1_sqmuxa_1 (
	.A(state140_Z),
	.B(un1_UDRUPD_i_0),
	.C(state_1_sqmuxa_4_Z),
	.D(state137_Z),
	.Y(un1_state_1_sqmuxa_1_Z)
);
defparam un1_state_1_sqmuxa_1.INIT=16'hF8A8;
// @6:196
  CFG2 un10_countnext_axbxc3 (
	.A(un10_countnext_c3_Z),
	.B(count_Z[3]),
	.Y(un10_countnext_axbxc3_Z)
);
defparam un10_countnext_axbxc3.INIT=4'h9;
// @6:221
  CFG4 un1_state_1_sqmuxa_2 (
	.A(un1_UDRUPD_i_0),
	.B(state136_Z),
	.C(N_9),
	.D(state_1_sqmuxa_4_Z),
	.Y(un1_state_1_sqmuxa_2_Z)
);
defparam un1_state_1_sqmuxa_2.INIT=16'hCF0A;
// @6:221
  CFG2 un1_state_0_sqmuxa_i_a2 (
	.A(un5_UTDO_fc),
	.B(state134_Z),
	.Y(N_53)
);
defparam un1_state_0_sqmuxa_i_a2.INIT=4'h1;
// @6:196
  CFG4 \countnext_1_1[2]  (
	.A(N_28_i),
	.B(countnext_1_0_1_Z),
	.C(count_Z[3]),
	.D(un6_countnext_i),
	.Y(countnext_1_1_Z[2])
);
defparam \countnext_1_1[2] .INIT=16'hDC88;
// @6:200
  CFG2 countnextzero_m4_2_0 (
	.A(N_28_i),
	.B(countnextzero_N_4),
	.Y(countnextzero_N_5_2)
);
defparam countnextzero_m4_2_0.INIT=4'h2;
// @6:221
  CFG4 \state_0_2_iv_i_RNO_2[2]  (
	.A(state135),
	.B(UDRSHInt),
	.C(state_0_sqmuxa_7_fc),
	.D(tckgo12_Z),
	.Y(state_0_2_iv_0_0[2])
);
defparam \state_0_2_iv_i_RNO_2[2] .INIT=16'hF8F0;
// @6:215
  CFG4 count_19_iv_63_i_0_0 (
	.A(count_Z[0]),
	.B(count_Z[1]),
	.C(N_42),
	.D(N_41),
	.Y(count_19_iv_63_i_0_0_Z)
);
defparam count_19_iv_63_i_0_0.INIT=16'hBA32;
// @6:215
  CFG4 count_19_iv_0_22_i_0_0 (
	.A(count_Z[2]),
	.B(un10_countnext_axbxc1_Z),
	.C(N_41),
	.D(N_42),
	.Y(count_19_iv_0_22_i_0_0_Z)
);
defparam count_19_iv_0_22_i_0_0.INIT=16'h7531;
// @6:221
  CFG3 un1_state_0_sqmuxa_i (
	.A(N_53),
	.B(UDRSHInt),
	.C(N_54),
	.Y(N_16)
);
defparam un1_state_0_sqmuxa_i.INIT=8'hFB;
// @6:254
  CFG4 tckgo_2_sqmuxa_1 (
	.A(UDRSHInt),
	.B(state135),
	.C(countnextzero),
	.D(tckgo12_Z),
	.Y(tckgo_2_sqmuxa_1_Z)
);
defparam tckgo_2_sqmuxa_1.INIT=16'h0008;
// @6:221
  CFG4 un1_state134 (
	.A(state134_Z),
	.B(state140_Z),
	.C(un1_state134_0_Z),
	.D(un1_state136),
	.Y(un1_state134_Z)
);
defparam un1_state134.INIT=16'hFFFE;
// @6:221
  CFG4 un1_state_0_sqmuxa_1_i_0 (
	.A(UDRSHInt),
	.B(UDRUPDInt),
	.C(N_53),
	.D(state7_Z),
	.Y(N_25)
);
defparam un1_state_0_sqmuxa_1_i_0.INIT=16'hF5F4;
// @6:221
  CFG2 un1_state_1_sqmuxa_1_RNI9TE4 (
	.A(un1_state_1_sqmuxa_2_Z),
	.B(un1_state_1_sqmuxa_1_Z),
	.Y(state_24_2[0])
);
defparam un1_state_1_sqmuxa_1_RNI9TE4.INIT=4'hE;
// @6:215
  CFG4 tckgo_RNO (
	.A(UDRSHInt),
	.B(state135),
	.C(un1_UDRUPD_i_0),
	.D(un1_tckgo_1_sqmuxa_0_a2_0),
	.Y(un1_tckgo_1_sqmuxa_i)
);
defparam tckgo_RNO.INIT=16'h0BBB;
// @6:196
  CFG4 \countnext_1[2]  (
	.A(N_28_i),
	.B(countnext_1_1_Z[2]),
	.C(UTDIInt),
	.D(un6_countnext_i),
	.Y(countnext_1_Z[2])
);
defparam \countnext_1[2] .INIT=16'hCCDC;
// @6:221
  CFG4 \count_19_iv_0[3]  (
	.A(state141_1_Z),
	.B(UTDIInt),
	.C(un5_UTDO_fc),
	.D(un10_countnext_axbxc3_Z),
	.Y(count_19_iv_0_Z[3])
);
defparam \count_19_iv_0[3] .INIT=16'hEAC0;
// @8:502
  CFG4 un1_state_1_sqmuxa_RNI2NBPF (
	.A(state141_1_Z),
	.B(state_Z[0]),
	.C(N_25),
	.D(un1_state_1_sqmuxa_Z),
	.Y(un1_state141_1_s12)
);
defparam un1_state_1_sqmuxa_RNI2NBPF.INIT=16'h2000;
// @8:502
  CFG3 \state_RNO_1[0]  (
	.A(state142_Z),
	.B(un1_state_1_sqmuxa_Z),
	.C(N_25),
	.Y(un1_state142_s13)
);
defparam \state_RNO_1[0] .INIT=8'h80;
// @6:196
  CFG3 un10_countnext_axbxc4 (
	.A(count_Z[3]),
	.B(un10_countnext_c3_Z),
	.C(count_Z[4]),
	.Y(un10_countnext_axbxc4_Z)
);
defparam un10_countnext_axbxc4.INIT=8'hE1;
// @6:247
  CFG2 un1_state_0_sqmuxa_i_RNIMAHHD (
	.A(N_16),
	.B(state_Z[0]),
	.Y(CO0)
);
defparam un1_state_0_sqmuxa_i_RNIMAHHD.INIT=4'h4;
// @8:502
  CFG4 un1_tckgo_2_sqmuxa_0_tz_RNIQ0HNC (
	.A(un1_tckgo_2_sqmuxa_0_tz_Z),
	.B(tckgo_2_sqmuxa_1_Z),
	.C(state138_Z),
	.D(N_25),
	.Y(un1_tckgo_2_sqmuxa_s5)
);
defparam un1_tckgo_2_sqmuxa_0_tz_RNIQ0HNC.INIT=16'hEC00;
// @6:221
  CFG2 \state_RNO_2[4]  (
	.A(N_25),
	.B(state_Z[4]),
	.Y(state_m[4])
);
defparam \state_RNO_2[4] .INIT=4'h4;
// @6:221
  CFG4 \count_19_iv_RNO[3]  (
	.A(un6_countnext_i),
	.B(count_Z[4]),
	.C(N_28_i),
	.D(un10_countnext_axbxc3_Z),
	.Y(countnext_1_m_0[3])
);
defparam \count_19_iv_RNO[3] .INIT=16'hF808;
// @6:221
  CFG4 \state_RNO_1[4]  (
	.A(countnextzero),
	.B(state_m[4]),
	.C(UDRSHInt),
	.D(un1_state136),
	.Y(state_0_2_iv_0[4])
);
defparam \state_RNO_1[4] .INIT=16'hECCC;
// @6:221
  CFG3 \state_RNO_0[3]  (
	.A(state_0_sqmuxa_7_fc),
	.B(state_Z[3]),
	.C(N_25),
	.Y(state_0_2_iv_0[3])
);
defparam \state_RNO_0[3] .INIT=8'hAE;
// @6:221
  CFG4 \state_0_2_iv_i_RNO_0[2]  (
	.A(state_0_2_iv_i_RNO_1_Z[2]),
	.B(state_0_2_iv_0_0[2]),
	.C(un1_state_1_sqmuxa_3_1_Z),
	.D(N_25),
	.Y(state_0_2_iv_1[2])
);
defparam \state_0_2_iv_i_RNO_0[2] .INIT=16'hFECC;
// @6:142
  CFG2 tckgo12 (
	.A(countnext_1_Z[2]),
	.B(tckgo12_0),
	.Y(tckgo12_Z)
);
defparam tckgo12.INIT=4'h8;
// @6:200
  CFG4 countnextzero_m6 (
	.A(count_Z[2]),
	.B(count_Z[1]),
	.C(countnextzero_N_5_2),
	.D(countnextzero_N_5_1),
	.Y(countnextzero)
);
defparam countnextzero_m6.INIT=16'h0001;
// @6:221
  CFG4 un1_count_0_sqmuxa (
	.A(state135),
	.B(UDRSHInt),
	.C(tckgo12_Z),
	.D(un1_state134_Z),
	.Y(un1_count_0_sqmuxa_Z)
);
defparam un1_count_0_sqmuxa.INIT=16'hCC08;
// @8:502
  CFG3 state137_RNIIRMHQ (
	.A(state137_Z),
	.B(N_25),
	.C(un1_UDRUPD_i_0),
	.Y(state_4_sqmuxa_2_s11)
);
defparam state137_RNIIRMHQ.INIT=8'h80;
// @8:502
  CFG3 \state_RNO_2[1]  (
	.A(state135),
	.B(N_25),
	.C(un1_UDRUPD_i_0),
	.Y(state_5_sqmuxa_s6)
);
defparam \state_RNO_2[1] .INIT=8'h80;
// @6:215
  CFG4 \count_RNO[1]  (
	.A(UDRSHInt),
	.B(state_Z[3]),
	.C(count_19_iv_0_22_i_0_0_Z),
	.D(N_40),
	.Y(N_70_i)
);
defparam \count_RNO[1] .INIT=16'h080A;
// @6:215
  CFG4 \count_RNO[0]  (
	.A(UDRSHInt),
	.B(state_Z[3]),
	.C(count_19_iv_63_i_0_0_Z),
	.D(N_40),
	.Y(N_92_i)
);
defparam \count_RNO[0] .INIT=16'h080A;
// @6:221
  CFG4 \state_RNO_0[0]  (
	.A(N_16),
	.B(state_Z[0]),
	.C(un1_state142_s13),
	.D(N_25),
	.Y(state_0_2_iv_0[0])
);
defparam \state_RNO_0[0] .INIT=16'hF0F9;
// @6:221
  CFG2 \state_RNO_1[1]  (
	.A(state_4_sqmuxa_2_s11),
	.B(state_4_sqmuxa_s9),
	.Y(state_0_2_iv_1[1])
);
defparam \state_RNO_1[1] .INIT=4'hE;
// @6:221
  CFG4 \state_RNO_0[4]  (
	.A(state135),
	.B(UDRSHInt),
	.C(state_0_2_iv_0[4]),
	.D(tckgo12_Z),
	.Y(state_0_2_iv_1[4])
);
defparam \state_RNO_0[4] .INIT=16'hF8F0;
// @6:196
  CFG4 un10_countnext_axbxc5 (
	.A(count_Z[3]),
	.B(un10_countnext_c3_Z),
	.C(count_Z[5]),
	.D(count_Z[4]),
	.Y(un10_countnext_axbxc5_Z)
);
defparam un10_countnext_axbxc5.INIT=16'hF0E1;
// @6:221
  CFG4 \count_19_0_iv_RNO[4]  (
	.A(count_Z[5]),
	.B(un6_countnext_i),
	.C(N_28_i),
	.D(un10_countnext_axbxc4_Z),
	.Y(countnext_1_m_0[4])
);
defparam \count_19_0_iv_RNO[4] .INIT=16'hF808;
// @6:221
  CFG4 \state_RNO_0[1]  (
	.A(state_Z[1]),
	.B(CO0),
	.C(N_25),
	.D(state_5_sqmuxa_s6),
	.Y(state_0_2_iv_0[1])
);
defparam \state_RNO_0[1] .INIT=16'hFF06;
// @6:221
  CFG3 \count_19_iv[3]  (
	.A(count_19_iv_0_Z[3]),
	.B(un1_count_0_sqmuxa_Z),
	.C(countnext_1_m_0[3]),
	.Y(count_19[3])
);
defparam \count_19_iv[3] .INIT=8'hEA;
// @6:221
  CFG3 \count_19_iv[2]  (
	.A(count_19_iv_0_Z[2]),
	.B(countnext_1_Z[2]),
	.C(un1_count_0_sqmuxa_Z),
	.Y(count_19[2])
);
defparam \count_19_iv[2] .INIT=8'hEA;
// @6:221
  CFG4 \state_0_2_iv_i_RNO[2]  (
	.A(CO0),
	.B(N_25),
	.C(state_Z[2]),
	.D(state_Z[1]),
	.Y(N_5_i_m)
);
defparam \state_0_2_iv_i_RNO[2] .INIT=16'h2103;
// @6:221
  CFG4 \state_RNO[3]  (
	.A(un1_state_1_sqmuxa_2_Z),
	.B(state_4_sqmuxa_s9),
	.C(state_0_2_iv_0[2]),
	.D(state_0_2_iv_0[3]),
	.Y(state_24[3])
);
defparam \state_RNO[3] .INIT=16'hFFFE;
// @6:221
  CFG4 \count_19_0_iv_RNO[5]  (
	.A(UTDIInt),
	.B(un6_countnext_i),
	.C(N_28_i),
	.D(un10_countnext_axbxc5_Z),
	.Y(countnext_1_m_0[5])
);
defparam \count_19_0_iv_RNO[5] .INIT=16'hF808;
// @6:221
  CFG4 \count_19_0_iv[4]  (
	.A(state141_1_Z),
	.B(un10_countnext_axbxc4_Z),
	.C(countnext_1_m_0[4]),
	.D(un1_count_0_sqmuxa_Z),
	.Y(count_19[4])
);
defparam \count_19_0_iv[4] .INIT=16'hF888;
// @6:221
  CFG4 \state_RNO[4]  (
	.A(un1_state_1_sqmuxa_1_Z),
	.B(state_4_sqmuxa_2_s11),
	.C(state_0_2_iv_0[2]),
	.D(state_0_2_iv_1[4]),
	.Y(state_24[4])
);
defparam \state_RNO[4] .INIT=16'hFFFE;
// @6:221
  CFG4 \state_RNO[0]  (
	.A(state_24_2[0]),
	.B(state_0_2_iv_0[0]),
	.C(state_0_sqmuxa_7_fc),
	.D(un1_tckgo_2_sqmuxa_s5),
	.Y(state_24[0])
);
defparam \state_RNO[0] .INIT=16'hFFFE;
// @6:221
  CFG4 \state_RNO[1]  (
	.A(state_0_2_iv_0[1]),
	.B(state_0_2_iv_1[1]),
	.C(un1_tckgo_2_sqmuxa_s5),
	.D(state_24_2[0]),
	.Y(state_24[1])
);
defparam \state_RNO[1] .INIT=16'hFFFE;
// @6:215
  CFG3 \state_0_2_iv_i[2]  (
	.A(N_5_i_m),
	.B(state_0_2_iv_0[2]),
	.C(state_0_2_iv_1[2]),
	.Y(state_0_2_iv_i_Z[2])
);
defparam \state_0_2_iv_i[2] .INIT=8'h01;
// @6:221
  CFG4 \count_19_0_iv[5]  (
	.A(state141_1_Z),
	.B(un10_countnext_axbxc5_Z),
	.C(countnext_1_m_0[5]),
	.D(un1_count_0_sqmuxa_Z),
	.Y(count_19[5])
);
defparam \count_19_0_iv[5] .INIT=16'hF888;
//@8:502
// @6:211
  corejtagdebug_bufd_34s BUFD_TMS (
	.dut_tms_int(dut_tms_int_Z),
	.COREJTAGDEBUG_C0_0_TGT_TMS_0(COREJTAGDEBUG_C0_0_TGT_TMS_0)
);
// @6:212
  corejtagdebug_bufd_34s_0 BUFD_TDI (
	.UTDIInt(UTDIInt),
	.COREJTAGDEBUG_C0_0_TGT_TDI_0(COREJTAGDEBUG_C0_0_TGT_TDI_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 */

module corejtagdebug_bufd_34s_2 (
  delay_sel_0,
  iURSTB
)
;
output delay_sel_0 ;
input iURSTB ;
wire delay_sel_0 ;
wire iURSTB ;
wire [33:1] delay_sel;
wire GND ;
wire VCC ;
// @5:34
  BUFD \bufd_gen[25].BUFD_BLK  (
	.Y(delay_sel[26]),
	.A(delay_sel[25])
);
// @5:34
  BUFD \bufd_gen[4].BUFD_BLK  (
	.Y(delay_sel[5]),
	.A(delay_sel[4])
);
// @5:34
  BUFD \bufd_gen[11].BUFD_BLK  (
	.Y(delay_sel[12]),
	.A(delay_sel[11])
);
// @5:34
  BUFD \bufd_gen[5].BUFD_BLK  (
	.Y(delay_sel[6]),
	.A(delay_sel[5])
);
// @5:34
  BUFD \bufd_gen[32].BUFD_BLK  (
	.Y(delay_sel[33]),
	.A(delay_sel[32])
);
// @5:34
  BUFD \bufd_gen[27].BUFD_BLK  (
	.Y(delay_sel[28]),
	.A(delay_sel[27])
);
// @5:34
  BUFD \bufd_gen[33].BUFD_BLK  (
	.Y(delay_sel_0),
	.A(delay_sel[33])
);
// @5:34
  BUFD \bufd_gen[26].BUFD_BLK  (
	.Y(delay_sel[27]),
	.A(delay_sel[26])
);
// @5:34
  BUFD \bufd_gen[19].BUFD_BLK  (
	.Y(delay_sel[20]),
	.A(delay_sel[19])
);
// @5:34
  BUFD \bufd_gen[12].BUFD_BLK  (
	.Y(delay_sel[13]),
	.A(delay_sel[12])
);
// @5:34
  BUFD \bufd_gen[2].BUFD_BLK  (
	.Y(delay_sel[3]),
	.A(delay_sel[2])
);
// @5:34
  BUFD \bufd_gen[9].BUFD_BLK  (
	.Y(delay_sel[10]),
	.A(delay_sel[9])
);
// @5:34
  BUFD \bufd_gen[3].BUFD_BLK  (
	.Y(delay_sel[4]),
	.A(delay_sel[3])
);
// @5:34
  BUFD \bufd_gen[23].BUFD_BLK  (
	.Y(delay_sel[24]),
	.A(delay_sel[23])
);
// @5:34
  BUFD \bufd_gen[17].BUFD_BLK  (
	.Y(delay_sel[18]),
	.A(delay_sel[17])
);
// @5:34
  BUFD \bufd_gen[24].BUFD_BLK  (
	.Y(delay_sel[25]),
	.A(delay_sel[24])
);
// @5:34
  BUFD \bufd_gen[18].BUFD_BLK  (
	.Y(delay_sel[19]),
	.A(delay_sel[18])
);
// @5:34
  BUFD \bufd_gen[28].BUFD_BLK  (
	.Y(delay_sel[29]),
	.A(delay_sel[28])
);
// @5:34
  BUFD \bufd_gen[14].BUFD_BLK  (
	.Y(delay_sel[15]),
	.A(delay_sel[14])
);
// @5:34
  BUFD \bufd_gen[13].BUFD_BLK  (
	.Y(delay_sel[14]),
	.A(delay_sel[13])
);
// @5:34
  BUFD \bufd_gen[20].BUFD_BLK  (
	.Y(delay_sel[21]),
	.A(delay_sel[20])
);
// @5:34
  BUFD \bufd_gen[6].BUFD_BLK  (
	.Y(delay_sel[7]),
	.A(delay_sel[6])
);
// @5:34
  BUFD \bufd_gen[10].BUFD_BLK  (
	.Y(delay_sel[11]),
	.A(delay_sel[10])
);
// @5:34
  BUFD \bufd_gen[15].BUFD_BLK  (
	.Y(delay_sel[16]),
	.A(delay_sel[15])
);
// @5:34
  BUFD \bufd_gen[22].BUFD_BLK  (
	.Y(delay_sel[23]),
	.A(delay_sel[22])
);
// @5:34
  BUFD \bufd_gen[16].BUFD_BLK  (
	.Y(delay_sel[17]),
	.A(delay_sel[16])
);
// @5:34
  BUFD \bufd_gen[8].BUFD_BLK  (
	.Y(delay_sel[9]),
	.A(delay_sel[8])
);
// @5:34
  BUFD \bufd_gen[29].BUFD_BLK  (
	.Y(delay_sel[30]),
	.A(delay_sel[29])
);
// @5:34
  BUFD \bufd_gen[30].BUFD_BLK  (
	.Y(delay_sel[31]),
	.A(delay_sel[30])
);
// @5:34
  BUFD \bufd_gen[31].BUFD_BLK  (
	.Y(delay_sel[32]),
	.A(delay_sel[31])
);
// @5:34
  BUFD \bufd_gen[21].BUFD_BLK  (
	.Y(delay_sel[22]),
	.A(delay_sel[21])
);
// @5:34
  BUFD \bufd_gen[1].BUFD_BLK  (
	.Y(delay_sel[2]),
	.A(delay_sel[1])
);
// @5:34
  BUFD \bufd_gen[7].BUFD_BLK  (
	.Y(delay_sel[8]),
	.A(delay_sel[7])
);
// @5:34
  BUFD \bufd_gen[0].BUFD_BLK  (
	.Y(delay_sel[1]),
	.A(iURSTB)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* corejtagdebug_bufd_34s_2 */

module COREJTAGDEBUG_Z3 (
  delay_sel_0,
  MIV_RV32_C0_0_JTAG_TDO,
  COREJTAGDEBUG_C0_0_TGT_TMS_0,
  COREJTAGDEBUG_C0_0_TGT_TDI_0,
  TCK,
  TMS,
  TDI,
  TDO,
  TRSTB,
  COREJTAGDEBUG_C0_0_TGT_TCK_0
)
;
output delay_sel_0 ;
input MIV_RV32_C0_0_JTAG_TDO ;
output COREJTAGDEBUG_C0_0_TGT_TMS_0 ;
output COREJTAGDEBUG_C0_0_TGT_TDI_0 ;
input TCK ;
input TMS ;
input TDI ;
output TDO ;
input TRSTB ;
output COREJTAGDEBUG_C0_0_TGT_TCK_0 ;
wire delay_sel_0 ;
wire MIV_RV32_C0_0_JTAG_TDO ;
wire COREJTAGDEBUG_C0_0_TGT_TMS_0 ;
wire COREJTAGDEBUG_C0_0_TGT_TDI_0 ;
wire TCK ;
wire TMS ;
wire TDI ;
wire TDO ;
wire TRSTB ;
wire COREJTAGDEBUG_C0_0_TGT_TCK_0 ;
wire [0:0] UTDODRVInt;
wire [0:0] UTDOInt;
wire [7:0] UIREGInt;
wire iUDRCK ;
wire iUDRCK_i ;
wire TGT_TCK_GLB ;
wire un1_DUT_TCK ;
wire UTDO ;
wire N_2 ;
wire GND ;
wire iURSTB ;
wire UTDIInt ;
wire UDRCAPInt ;
wire UDRSHInt ;
wire UDRUPDInt ;
wire VCC ;
  CFG1 N_2_inferred_clock_RNI270D_0 (
	.A(iUDRCK),
	.Y(iUDRCK_i)
);
defparam N_2_inferred_clock_RNI270D_0.INIT=2'h1;
  CFG1 \genblk3.genblk1.TGT_TCK_GLB_RNIKVH  (
	.A(TGT_TCK_GLB),
	.Y(COREJTAGDEBUG_C0_0_TGT_TCK_0)
);
defparam \genblk3.genblk1.TGT_TCK_GLB_RNIKVH .INIT=2'h1;
// @8:531
  CLKINT \genblk3.genblk1.TGT_TCK_GLB  (
	.Y(TGT_TCK_GLB),
	.A(un1_DUT_TCK)
);
// @8:544
  CFG2 \UTDODriven[0]  (
	.A(UTDODRVInt[0]),
	.B(UTDOInt[0]),
	.Y(UTDO)
);
defparam \UTDODriven[0] .INIT=4'h8;
//@9:169
// @9:169
  CLKINT N_2_inferred_clock_RNI270D (
	.Y(iUDRCK),
	.A(N_2)
);
//@8:190
//@8:183
//@8:176
//@8:169
// @8:354
  UJTAG \genblk1.genblk1.genblk1.UJTAG_inst  (
	.UIREG(UIREGInt[7:0]),
	.URSTB(iURSTB),
	.UDRCK(N_2),
	.UTDI(UTDIInt),
	.UDRCAP(UDRCAPInt),
	.UDRSH(UDRSHInt),
	.UDRUPD(UDRUPDInt),
	.UTDO(UTDO),
	.TRSTB(TRSTB),
	.TDO(TDO),
	.TDI(TDI),
	.TMS(TMS),
	.TCK(TCK)
);
// @8:502
  COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 \genblk3.genblk1.UJ_JTAG  (
	.UIREGInt(UIREGInt[7:0]),
	.UTDOInt_0(UTDOInt[0]),
	.UTDODRVInt_0(UTDODRVInt[0]),
	.COREJTAGDEBUG_C0_0_TGT_TDI_0(COREJTAGDEBUG_C0_0_TGT_TDI_0),
	.COREJTAGDEBUG_C0_0_TGT_TMS_0(COREJTAGDEBUG_C0_0_TGT_TMS_0),
	.un1_DUT_TCK(un1_DUT_TCK),
	.UDRCAPInt(UDRCAPInt),
	.MIV_RV32_C0_0_JTAG_TDO(MIV_RV32_C0_0_JTAG_TDO),
	.UTDIInt(UTDIInt),
	.UDRUPDInt(UDRUPDInt),
	.iUDRCK(iUDRCK),
	.iUDRCK_i(iUDRCK_i),
	.iURSTB(iURSTB),
	.UDRSHInt(UDRSHInt)
);
  corejtagdebug_bufd_34s_2 \genblk2.genblk2[0].BUFD_TRST  (
	.delay_sel_0(delay_sel_0),
	.iURSTB(iURSTB)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREJTAGDEBUG_Z3 */

module COREJTAGDEBUG_C0 (
  delay_sel_0,
  COREJTAGDEBUG_C0_0_TGT_TCK_0,
  TRSTB,
  TDO,
  TDI,
  TMS,
  TCK,
  COREJTAGDEBUG_C0_0_TGT_TDI_0,
  COREJTAGDEBUG_C0_0_TGT_TMS_0,
  MIV_RV32_C0_0_JTAG_TDO
)
;
output delay_sel_0 ;
output COREJTAGDEBUG_C0_0_TGT_TCK_0 ;
input TRSTB ;
output TDO ;
input TDI ;
input TMS ;
input TCK ;
output COREJTAGDEBUG_C0_0_TGT_TDI_0 ;
output COREJTAGDEBUG_C0_0_TGT_TMS_0 ;
input MIV_RV32_C0_0_JTAG_TDO ;
wire delay_sel_0 ;
wire COREJTAGDEBUG_C0_0_TGT_TCK_0 ;
wire TRSTB ;
wire TDO ;
wire TDI ;
wire TMS ;
wire TCK ;
wire COREJTAGDEBUG_C0_0_TGT_TDI_0 ;
wire COREJTAGDEBUG_C0_0_TGT_TMS_0 ;
wire MIV_RV32_C0_0_JTAG_TDO ;
wire GND ;
wire VCC ;
// @9:169
  COREJTAGDEBUG_Z3 COREJTAGDEBUG_C0_0 (
	.delay_sel_0(delay_sel_0),
	.MIV_RV32_C0_0_JTAG_TDO(MIV_RV32_C0_0_JTAG_TDO),
	.COREJTAGDEBUG_C0_0_TGT_TMS_0(COREJTAGDEBUG_C0_0_TGT_TMS_0),
	.COREJTAGDEBUG_C0_0_TGT_TDI_0(COREJTAGDEBUG_C0_0_TGT_TDI_0),
	.TCK(TCK),
	.TMS(TMS),
	.TDI(TDI),
	.TDO(TDO),
	.TRSTB(TRSTB),
	.COREJTAGDEBUG_C0_0_TGT_TCK_0(COREJTAGDEBUG_C0_0_TGT_TCK_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREJTAGDEBUG_C0 */

module CoreTimer_32s_1s_19s_0s (
  CoreAPB3_C0_0_APBmslave0_PADDR,
  CoreAPB3_C0_0_APBmslave2_PRDATA,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  CoreAPB3_C0_0_APBmslave2_PSELx,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreTimer_C0_0_TIMINT,
  PF_CCC_C0_0_OUT0_FABCLK_0,
  dff
)
;
input [4:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
output [31:0] CoreAPB3_C0_0_APBmslave2_PRDATA ;
input [31:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
input CoreAPB3_C0_0_APBmslave2_PSELx ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
output CoreTimer_C0_0_TIMINT ;
input PF_CCC_C0_0_OUT0_FABCLK_0 ;
input dff ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreTimer_C0_0_TIMINT ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire dff ;
wire [31:0] Count_Z;
wire [31:0] Count_s;
wire [9:0] PreScale_Z;
wire [9:0] PreScale_lm;
wire [31:0] Load_Z;
wire [31:0] PrdataNext_1;
wire [2:0] CtrlReg_Z;
wire [3:0] TimerPre_Z;
wire [30:0] Count_cry;
wire [0:0] Load_RNIPV85R_Y;
wire [1:1] Load_RNI6MQ1E1_Y;
wire [2:2] Load_RNILECU02_Y;
wire [3:3] Load_RNI69UQJ2_Y;
wire [4:4] Load_RNIP5GN63_Y;
wire [5:5] Load_RNIE42KP3_Y;
wire [6:6] Load_RNI55KGC4_Y;
wire [7:7] Load_RNIU76DV4_Y;
wire [8:8] Load_RNIPCO9I5_Y;
wire [9:9] Load_RNIMJA656_Y;
wire [10:10] Load_RNI3I4TJ6_Y;
wire [11:11] Load_RNIIIUJ27_Y;
wire [12:12] Load_RNI3LOAH7_Y;
wire [13:13] Load_RNIMPI108_Y;
wire [14:14] Load_RNIB0DOE8_Y;
wire [15:15] Load_RNI297FT8_Y;
wire [16:16] Load_RNIRJ16C9_Y;
wire [17:17] Load_RNIM0SSQ9_Y;
wire [18:18] Load_RNIJFMJ9A_Y;
wire [19:19] Load_RNII0HAOA_Y;
wire [20:20] Load_RNI13D17B_Y;
wire [21:21] Load_RNII79OLB_Y;
wire [22:22] Load_RNI5E5F4C_Y;
wire [23:23] Load_RNIQM16JC_Y;
wire [24:24] Load_RNIH1US1D_Y;
wire [25:25] Load_RNIAEQJGD_Y;
wire [26:26] Load_RNI5TMAVD_Y;
wire [27:27] Load_RNI2EJ1EE_Y;
wire [28:28] Load_RNI11GOSE_Y;
wire [29:29] Load_RNI2MCFBF_Y;
wire [31:31] Count_RNO_FCO;
wire [31:31] Count_RNO_Y;
wire [30:30] Load_RNIJSA6QF_Y;
wire [8:1] PreScale_cry_Z;
wire [8:1] PreScale_s;
wire [8:1] PreScale_cry_Y;
wire [9:9] PreScale_s_FCO;
wire [9:9] PreScale_s_Z;
wire [9:9] PreScale_s_Y;
wire [0:0] PrdataNext_1_iv_0_1_Z;
wire [0:0] PrdataNext_1_iv_0_Z;
wire [2:1] Load_m;
wire [0:0] PrdataNext_1_iv_1_Z;
wire [3:1] PrdataNext_1_0_iv_0_Z;
wire [0:0] PrdataNext_1_iv_2_Z;
wire GND ;
wire Counte ;
wire VCC ;
wire CountPulse_Z ;
wire NextCountPulse ;
wire RawTimInt_Z ;
wire NxtRawTimInt_Z ;
wire CountIsZeroReg_Z ;
wire un2_CountIsZero_Z ;
wire IntClr_Z ;
wire IntClrEn_Z ;
wire LoadEnReg_Z ;
wire LoadEn_Z ;
wire CtrlEn_Z ;
wire PrescaleEn_Z ;
wire Count_cry_cy ;
wire un2_CountIsZero_RNIEBN88_S ;
wire un2_CountIsZero_RNIEBN88_Y ;
wire PreScale_s_320_FCO ;
wire PreScale_s_320_S ;
wire PreScale_s_320_Y ;
wire un1_NextCountPulse75 ;
wire NextCountPulse75 ;
wire PrdataNextEn_Z ;
wire NextCountPulse_0_sqmuxa_6_0 ;
wire un2_CountIsZero_13_Z ;
wire NextCountPulse_0_sqmuxa_4_i_4 ;
wire NextCountPulse_0_sqmuxa_5_i_3 ;
wire NextCountPulse_0_sqmuxa_i_2 ;
wire un2_CountIsZero_23_Z ;
wire un2_CountIsZero_21_Z ;
wire un2_CountIsZero_20_Z ;
wire un2_CountIsZero_19_Z ;
wire un2_CountIsZero_18_Z ;
wire un2_CountIsZero_17_Z ;
wire un2_CountIsZero_16_Z ;
wire NextCountPulse_0_sqmuxa_2_1_Z ;
wire DataOut_1_sqmuxa_Z ;
wire NextCountPulse_0_sqmuxa_3_i_4 ;
wire un4_CtrlEn_Z ;
wire NextCountPulse_0_sqmuxa_Z ;
wire NextCountPulse_0_sqmuxa_1_Z ;
wire NextCountPulse_0_sqmuxa_4_Z ;
wire NextCountPulse_0_sqmuxa_2_Z ;
wire NextCountPulse_iv_3_Z ;
wire un2_CountIsZero_27_Z ;
wire NextCountPulse_0_sqmuxa_5_Z ;
wire NextCountPulse_0_sqmuxa_7_i_3_0 ;
wire DataOut_3_sqmuxa_Z ;
wire DataOut_0_sqmuxa_Z ;
wire DataOut_2_sqmuxa_Z ;
wire NextCountPulse_0_sqmuxa_3_Z ;
wire NextCountPulse_0_sqmuxa_6_Z ;
wire NextCountPulse_iv_5_Z ;
wire un2_CountIsZero_28_Z ;
wire NextCountPulse_0_sqmuxa_8_Z ;
wire NextCountPulse59_m ;
wire NextCountPulse_0_sqmuxa_7_Z ;
wire OneShotClr_1_Z ;
wire Countlde_0 ;
// @18:262
  SLE \Count[31]  (
	.Q(Count_Z[31]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[31]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[30]  (
	.Q(Count_Z[30]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[30]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[29]  (
	.Q(Count_Z[29]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[29]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[28]  (
	.Q(Count_Z[28]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[28]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[27]  (
	.Q(Count_Z[27]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[27]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[26]  (
	.Q(Count_Z[26]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[26]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[25]  (
	.Q(Count_Z[25]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[25]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[24]  (
	.Q(Count_Z[24]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[24]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[23]  (
	.Q(Count_Z[23]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[23]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[22]  (
	.Q(Count_Z[22]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[22]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[21]  (
	.Q(Count_Z[21]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[21]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[20]  (
	.Q(Count_Z[20]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[20]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[19]  (
	.Q(Count_Z[19]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[19]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[18]  (
	.Q(Count_Z[18]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[18]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[17]  (
	.Q(Count_Z[17]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[17]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[16]  (
	.Q(Count_Z[16]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[16]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[15]  (
	.Q(Count_Z[15]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[15]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[14]  (
	.Q(Count_Z[14]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[14]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[13]  (
	.Q(Count_Z[13]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[13]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[12]  (
	.Q(Count_Z[12]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[12]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[11]  (
	.Q(Count_Z[11]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[11]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[10]  (
	.Q(Count_Z[10]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[10]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[9]  (
	.Q(Count_Z[9]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[9]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[8]  (
	.Q(Count_Z[8]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[8]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[7]  (
	.Q(Count_Z[7]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[7]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[6]  (
	.Q(Count_Z[6]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[6]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[5]  (
	.Q(Count_Z[5]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[5]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[4]  (
	.Q(Count_Z[4]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[4]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[3]  (
	.Q(Count_Z[3]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[3]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[2]  (
	.Q(Count_Z[2]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[2]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[1]  (
	.Q(Count_Z[1]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[1]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \Count[0]  (
	.Q(Count_Z[0]),
	.ADn(GND),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(Count_s[0]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:211
  SLE \PreScale[9]  (
	.Q(PreScale_Z[9]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PreScale_lm[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:211
  SLE \PreScale[8]  (
	.Q(PreScale_Z[8]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PreScale_lm[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:211
  SLE \PreScale[7]  (
	.Q(PreScale_Z[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PreScale_lm[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:211
  SLE \PreScale[6]  (
	.Q(PreScale_Z[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PreScale_lm[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:211
  SLE \PreScale[5]  (
	.Q(PreScale_Z[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PreScale_lm[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:211
  SLE \PreScale[4]  (
	.Q(PreScale_Z[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PreScale_lm[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:211
  SLE \PreScale[3]  (
	.Q(PreScale_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PreScale_lm[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:211
  SLE \PreScale[2]  (
	.Q(PreScale_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PreScale_lm[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:211
  SLE \PreScale[1]  (
	.Q(PreScale_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PreScale_lm[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:211
  SLE \PreScale[0]  (
	.Q(PreScale_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PreScale_lm[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:251
  SLE CountPulse (
	.Q(CountPulse_Z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(NextCountPulse),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:303
  SLE RawTimInt (
	.Q(RawTimInt_Z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(NxtRawTimInt_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:282
  SLE CountIsZeroReg (
	.Q(CountIsZeroReg_Z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(un2_CountIsZero_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:323
  SLE IntClr (
	.Q(IntClr_Z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(IntClrEn_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:190
  SLE LoadEnReg (
	.Q(LoadEnReg_Z),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(LoadEn_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[0]  (
	.Q(Load_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[15]  (
	.Q(Load_Z[15]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[15]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[14]  (
	.Q(Load_Z[14]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[14]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[13]  (
	.Q(Load_Z[13]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[13]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[12]  (
	.Q(Load_Z[12]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[12]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[11]  (
	.Q(Load_Z[11]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[11]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[10]  (
	.Q(Load_Z[10]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[10]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[9]  (
	.Q(Load_Z[9]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[9]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[8]  (
	.Q(Load_Z[8]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[8]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[7]  (
	.Q(Load_Z[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[6]  (
	.Q(Load_Z[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[5]  (
	.Q(Load_Z[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[4]  (
	.Q(Load_Z[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[3]  (
	.Q(Load_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[2]  (
	.Q(Load_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[1]  (
	.Q(Load_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[30]  (
	.Q(Load_Z[30]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[30]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[29]  (
	.Q(Load_Z[29]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[29]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[28]  (
	.Q(Load_Z[28]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[28]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[27]  (
	.Q(Load_Z[27]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[27]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[26]  (
	.Q(Load_Z[26]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[26]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[25]  (
	.Q(Load_Z[25]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[25]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[24]  (
	.Q(Load_Z[24]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[24]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[23]  (
	.Q(Load_Z[23]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[23]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[22]  (
	.Q(Load_Z[22]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[22]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[21]  (
	.Q(Load_Z[21]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[21]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[20]  (
	.Q(Load_Z[20]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[20]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[19]  (
	.Q(Load_Z[19]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[19]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[18]  (
	.Q(Load_Z[18]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[18]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[17]  (
	.Q(Load_Z[17]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[17]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[16]  (
	.Q(Load_Z[16]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[16]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[6]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[6]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[5]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[5]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[4]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[4]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[3]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[2]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[1]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[0]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:146
  SLE \CtrlReg[2]  (
	.Q(CtrlReg_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(CtrlEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:146
  SLE \CtrlReg[1]  (
	.Q(CtrlReg_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(CtrlEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:146
  SLE \CtrlReg[0]  (
	.Q(CtrlReg_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(CtrlEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:173
  SLE \TimerPre[3]  (
	.Q(TimerPre_Z[3]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(PrescaleEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:173
  SLE \TimerPre[2]  (
	.Q(TimerPre_Z[2]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(PrescaleEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:173
  SLE \TimerPre[1]  (
	.Q(TimerPre_Z[1]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(PrescaleEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:173
  SLE \TimerPre[0]  (
	.Q(TimerPre_Z[0]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(PrescaleEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:199
  SLE \Load[31]  (
	.Q(Load_Z[31]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[31]),
	.EN(LoadEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[21]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[21]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[20]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[20]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[19]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[19]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[18]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[18]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[17]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[17]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[16]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[16]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[15]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[15]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[14]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[14]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[13]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[13]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[12]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[12]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[11]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[11]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[10]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[10]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[9]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[9]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[8]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[8]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[7]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[7]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[31]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[31]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[30]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[30]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[29]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[29]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[28]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[28]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[27]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[27]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[26]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[26]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[25]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[25]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[24]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[24]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[23]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[23]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:378
  SLE \iPRDATA[22]  (
	.Q(CoreAPB3_C0_0_APBmslave2_PRDATA[22]),
	.ADn(VCC),
	.ALn(dff),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.D(PrdataNext_1[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 un2_CountIsZero_RNIEBN88 (
	.FCO(Count_cry_cy),
	.S(un2_CountIsZero_RNIEBN88_S),
	.Y(un2_CountIsZero_RNIEBN88_Y),
	.B(LoadEnReg_Z),
	.C(un2_CountIsZero_Z),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un2_CountIsZero_RNIEBN88.INIT=20'h4EE00;
  ARI1 \Load_RNIPV85R[0]  (
	.FCO(Count_cry[0]),
	.S(Count_s[0]),
	.Y(Load_RNIPV85R_Y[0]),
	.B(Load_Z[0]),
	.C(Count_Z[0]),
	.D(un2_CountIsZero_Z),
	.A(LoadEnReg_Z),
	.FCI(Count_cry_cy)
);
defparam \Load_RNIPV85R[0] .INIT=20'h65553;
  ARI1 \Load_RNI6MQ1E1[1]  (
	.FCO(Count_cry[1]),
	.S(Count_s[1]),
	.Y(Load_RNI6MQ1E1_Y[1]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[1]),
	.D(Load_Z[1]),
	.A(VCC),
	.FCI(Count_cry[0])
);
defparam \Load_RNI6MQ1E1[1] .INIT=20'h61B00;
  ARI1 \Load_RNILECU02[2]  (
	.FCO(Count_cry[2]),
	.S(Count_s[2]),
	.Y(Load_RNILECU02_Y[2]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[2]),
	.D(Load_Z[2]),
	.A(VCC),
	.FCI(Count_cry[1])
);
defparam \Load_RNILECU02[2] .INIT=20'h61B00;
  ARI1 \Load_RNI69UQJ2[3]  (
	.FCO(Count_cry[3]),
	.S(Count_s[3]),
	.Y(Load_RNI69UQJ2_Y[3]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[3]),
	.D(Load_Z[3]),
	.A(VCC),
	.FCI(Count_cry[2])
);
defparam \Load_RNI69UQJ2[3] .INIT=20'h61B00;
  ARI1 \Load_RNIP5GN63[4]  (
	.FCO(Count_cry[4]),
	.S(Count_s[4]),
	.Y(Load_RNIP5GN63_Y[4]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[4]),
	.D(Load_Z[4]),
	.A(VCC),
	.FCI(Count_cry[3])
);
defparam \Load_RNIP5GN63[4] .INIT=20'h61B00;
  ARI1 \Load_RNIE42KP3[5]  (
	.FCO(Count_cry[5]),
	.S(Count_s[5]),
	.Y(Load_RNIE42KP3_Y[5]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[5]),
	.D(Load_Z[5]),
	.A(VCC),
	.FCI(Count_cry[4])
);
defparam \Load_RNIE42KP3[5] .INIT=20'h61B00;
  ARI1 \Load_RNI55KGC4[6]  (
	.FCO(Count_cry[6]),
	.S(Count_s[6]),
	.Y(Load_RNI55KGC4_Y[6]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[6]),
	.D(Load_Z[6]),
	.A(VCC),
	.FCI(Count_cry[5])
);
defparam \Load_RNI55KGC4[6] .INIT=20'h61B00;
  ARI1 \Load_RNIU76DV4[7]  (
	.FCO(Count_cry[7]),
	.S(Count_s[7]),
	.Y(Load_RNIU76DV4_Y[7]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[7]),
	.D(Load_Z[7]),
	.A(VCC),
	.FCI(Count_cry[6])
);
defparam \Load_RNIU76DV4[7] .INIT=20'h61B00;
  ARI1 \Load_RNIPCO9I5[8]  (
	.FCO(Count_cry[8]),
	.S(Count_s[8]),
	.Y(Load_RNIPCO9I5_Y[8]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[8]),
	.D(Load_Z[8]),
	.A(VCC),
	.FCI(Count_cry[7])
);
defparam \Load_RNIPCO9I5[8] .INIT=20'h61B00;
  ARI1 \Load_RNIMJA656[9]  (
	.FCO(Count_cry[9]),
	.S(Count_s[9]),
	.Y(Load_RNIMJA656_Y[9]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[9]),
	.D(Load_Z[9]),
	.A(VCC),
	.FCI(Count_cry[8])
);
defparam \Load_RNIMJA656[9] .INIT=20'h61B00;
  ARI1 \Load_RNI3I4TJ6[10]  (
	.FCO(Count_cry[10]),
	.S(Count_s[10]),
	.Y(Load_RNI3I4TJ6_Y[10]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[10]),
	.D(Load_Z[10]),
	.A(VCC),
	.FCI(Count_cry[9])
);
defparam \Load_RNI3I4TJ6[10] .INIT=20'h61B00;
  ARI1 \Load_RNIIIUJ27[11]  (
	.FCO(Count_cry[11]),
	.S(Count_s[11]),
	.Y(Load_RNIIIUJ27_Y[11]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[11]),
	.D(Load_Z[11]),
	.A(VCC),
	.FCI(Count_cry[10])
);
defparam \Load_RNIIIUJ27[11] .INIT=20'h61B00;
  ARI1 \Load_RNI3LOAH7[12]  (
	.FCO(Count_cry[12]),
	.S(Count_s[12]),
	.Y(Load_RNI3LOAH7_Y[12]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[12]),
	.D(Load_Z[12]),
	.A(VCC),
	.FCI(Count_cry[11])
);
defparam \Load_RNI3LOAH7[12] .INIT=20'h61B00;
  ARI1 \Load_RNIMPI108[13]  (
	.FCO(Count_cry[13]),
	.S(Count_s[13]),
	.Y(Load_RNIMPI108_Y[13]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[13]),
	.D(Load_Z[13]),
	.A(VCC),
	.FCI(Count_cry[12])
);
defparam \Load_RNIMPI108[13] .INIT=20'h61B00;
  ARI1 \Load_RNIB0DOE8[14]  (
	.FCO(Count_cry[14]),
	.S(Count_s[14]),
	.Y(Load_RNIB0DOE8_Y[14]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[14]),
	.D(Load_Z[14]),
	.A(VCC),
	.FCI(Count_cry[13])
);
defparam \Load_RNIB0DOE8[14] .INIT=20'h61B00;
  ARI1 \Load_RNI297FT8[15]  (
	.FCO(Count_cry[15]),
	.S(Count_s[15]),
	.Y(Load_RNI297FT8_Y[15]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[15]),
	.D(Load_Z[15]),
	.A(VCC),
	.FCI(Count_cry[14])
);
defparam \Load_RNI297FT8[15] .INIT=20'h61B00;
  ARI1 \Load_RNIRJ16C9[16]  (
	.FCO(Count_cry[16]),
	.S(Count_s[16]),
	.Y(Load_RNIRJ16C9_Y[16]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[16]),
	.D(Load_Z[16]),
	.A(VCC),
	.FCI(Count_cry[15])
);
defparam \Load_RNIRJ16C9[16] .INIT=20'h61B00;
  ARI1 \Load_RNIM0SSQ9[17]  (
	.FCO(Count_cry[17]),
	.S(Count_s[17]),
	.Y(Load_RNIM0SSQ9_Y[17]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[17]),
	.D(Load_Z[17]),
	.A(VCC),
	.FCI(Count_cry[16])
);
defparam \Load_RNIM0SSQ9[17] .INIT=20'h61B00;
  ARI1 \Load_RNIJFMJ9A[18]  (
	.FCO(Count_cry[18]),
	.S(Count_s[18]),
	.Y(Load_RNIJFMJ9A_Y[18]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[18]),
	.D(Load_Z[18]),
	.A(VCC),
	.FCI(Count_cry[17])
);
defparam \Load_RNIJFMJ9A[18] .INIT=20'h61B00;
  ARI1 \Load_RNII0HAOA[19]  (
	.FCO(Count_cry[19]),
	.S(Count_s[19]),
	.Y(Load_RNII0HAOA_Y[19]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[19]),
	.D(Load_Z[19]),
	.A(VCC),
	.FCI(Count_cry[18])
);
defparam \Load_RNII0HAOA[19] .INIT=20'h61B00;
  ARI1 \Load_RNI13D17B[20]  (
	.FCO(Count_cry[20]),
	.S(Count_s[20]),
	.Y(Load_RNI13D17B_Y[20]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[20]),
	.D(Load_Z[20]),
	.A(VCC),
	.FCI(Count_cry[19])
);
defparam \Load_RNI13D17B[20] .INIT=20'h61B00;
  ARI1 \Load_RNII79OLB[21]  (
	.FCO(Count_cry[21]),
	.S(Count_s[21]),
	.Y(Load_RNII79OLB_Y[21]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[21]),
	.D(Load_Z[21]),
	.A(VCC),
	.FCI(Count_cry[20])
);
defparam \Load_RNII79OLB[21] .INIT=20'h61B00;
  ARI1 \Load_RNI5E5F4C[22]  (
	.FCO(Count_cry[22]),
	.S(Count_s[22]),
	.Y(Load_RNI5E5F4C_Y[22]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[22]),
	.D(Load_Z[22]),
	.A(VCC),
	.FCI(Count_cry[21])
);
defparam \Load_RNI5E5F4C[22] .INIT=20'h61B00;
  ARI1 \Load_RNIQM16JC[23]  (
	.FCO(Count_cry[23]),
	.S(Count_s[23]),
	.Y(Load_RNIQM16JC_Y[23]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[23]),
	.D(Load_Z[23]),
	.A(VCC),
	.FCI(Count_cry[22])
);
defparam \Load_RNIQM16JC[23] .INIT=20'h61B00;
  ARI1 \Load_RNIH1US1D[24]  (
	.FCO(Count_cry[24]),
	.S(Count_s[24]),
	.Y(Load_RNIH1US1D_Y[24]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[24]),
	.D(Load_Z[24]),
	.A(VCC),
	.FCI(Count_cry[23])
);
defparam \Load_RNIH1US1D[24] .INIT=20'h61B00;
  ARI1 \Load_RNIAEQJGD[25]  (
	.FCO(Count_cry[25]),
	.S(Count_s[25]),
	.Y(Load_RNIAEQJGD_Y[25]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[25]),
	.D(Load_Z[25]),
	.A(VCC),
	.FCI(Count_cry[24])
);
defparam \Load_RNIAEQJGD[25] .INIT=20'h61B00;
  ARI1 \Load_RNI5TMAVD[26]  (
	.FCO(Count_cry[26]),
	.S(Count_s[26]),
	.Y(Load_RNI5TMAVD_Y[26]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[26]),
	.D(Load_Z[26]),
	.A(VCC),
	.FCI(Count_cry[25])
);
defparam \Load_RNI5TMAVD[26] .INIT=20'h61B00;
  ARI1 \Load_RNI2EJ1EE[27]  (
	.FCO(Count_cry[27]),
	.S(Count_s[27]),
	.Y(Load_RNI2EJ1EE_Y[27]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[27]),
	.D(Load_Z[27]),
	.A(VCC),
	.FCI(Count_cry[26])
);
defparam \Load_RNI2EJ1EE[27] .INIT=20'h61B00;
  ARI1 \Load_RNI11GOSE[28]  (
	.FCO(Count_cry[28]),
	.S(Count_s[28]),
	.Y(Load_RNI11GOSE_Y[28]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[28]),
	.D(Load_Z[28]),
	.A(VCC),
	.FCI(Count_cry[27])
);
defparam \Load_RNI11GOSE[28] .INIT=20'h61B00;
  ARI1 \Load_RNI2MCFBF[29]  (
	.FCO(Count_cry[29]),
	.S(Count_s[29]),
	.Y(Load_RNI2MCFBF_Y[29]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[29]),
	.D(Load_Z[29]),
	.A(VCC),
	.FCI(Count_cry[28])
);
defparam \Load_RNI2MCFBF[29] .INIT=20'h61B00;
  ARI1 \Count_RNO[31]  (
	.FCO(Count_RNO_FCO[31]),
	.S(Count_s[31]),
	.Y(Count_RNO_Y[31]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[31]),
	.D(Load_Z[31]),
	.A(VCC),
	.FCI(Count_cry[30])
);
defparam \Count_RNO[31] .INIT=20'h41B00;
  ARI1 \Load_RNIJSA6QF[30]  (
	.FCO(Count_cry[30]),
	.S(Count_s[30]),
	.Y(Load_RNIJSA6QF_Y[30]),
	.B(un2_CountIsZero_RNIEBN88_Y),
	.C(Count_Z[30]),
	.D(Load_Z[30]),
	.A(VCC),
	.FCI(Count_cry[29])
);
defparam \Load_RNIJSA6QF[30] .INIT=20'h61B00;
// @18:211
  ARI1 PreScale_s_320 (
	.FCO(PreScale_s_320_FCO),
	.S(PreScale_s_320_S),
	.Y(PreScale_s_320_Y),
	.B(PreScale_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam PreScale_s_320.INIT=20'h4AA00;
// @18:211
  ARI1 \PreScale_cry[1]  (
	.FCO(PreScale_cry_Z[1]),
	.S(PreScale_s[1]),
	.Y(PreScale_cry_Y[1]),
	.B(PreScale_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_s_320_FCO)
);
defparam \PreScale_cry[1] .INIT=20'h4AA00;
// @18:211
  ARI1 \PreScale_cry[2]  (
	.FCO(PreScale_cry_Z[2]),
	.S(PreScale_s[2]),
	.Y(PreScale_cry_Y[2]),
	.B(PreScale_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[1])
);
defparam \PreScale_cry[2] .INIT=20'h4AA00;
// @18:211
  ARI1 \PreScale_cry[3]  (
	.FCO(PreScale_cry_Z[3]),
	.S(PreScale_s[3]),
	.Y(PreScale_cry_Y[3]),
	.B(PreScale_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[2])
);
defparam \PreScale_cry[3] .INIT=20'h4AA00;
// @18:211
  ARI1 \PreScale_cry[4]  (
	.FCO(PreScale_cry_Z[4]),
	.S(PreScale_s[4]),
	.Y(PreScale_cry_Y[4]),
	.B(PreScale_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[3])
);
defparam \PreScale_cry[4] .INIT=20'h4AA00;
// @18:211
  ARI1 \PreScale_cry[5]  (
	.FCO(PreScale_cry_Z[5]),
	.S(PreScale_s[5]),
	.Y(PreScale_cry_Y[5]),
	.B(PreScale_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[4])
);
defparam \PreScale_cry[5] .INIT=20'h4AA00;
// @18:211
  ARI1 \PreScale_cry[6]  (
	.FCO(PreScale_cry_Z[6]),
	.S(PreScale_s[6]),
	.Y(PreScale_cry_Y[6]),
	.B(PreScale_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[5])
);
defparam \PreScale_cry[6] .INIT=20'h4AA00;
// @18:211
  ARI1 \PreScale_cry[7]  (
	.FCO(PreScale_cry_Z[7]),
	.S(PreScale_s[7]),
	.Y(PreScale_cry_Y[7]),
	.B(PreScale_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[6])
);
defparam \PreScale_cry[7] .INIT=20'h4AA00;
// @18:211
  ARI1 \PreScale_s[9]  (
	.FCO(PreScale_s_FCO[9]),
	.S(PreScale_s_Z[9]),
	.Y(PreScale_s_Y[9]),
	.B(PreScale_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[8])
);
defparam \PreScale_s[9] .INIT=20'h4AA00;
// @18:211
  ARI1 \PreScale_cry[8]  (
	.FCO(PreScale_cry_Z[8]),
	.S(PreScale_s[8]),
	.Y(PreScale_cry_Y[8]),
	.B(PreScale_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry_Z[7])
);
defparam \PreScale_cry[8] .INIT=20'h4AA00;
// @18:226
  CFG4 \p_NextCountPulseComb.un1_NextCountPulse75  (
	.A(TimerPre_Z[0]),
	.B(TimerPre_Z[3]),
	.C(TimerPre_Z[1]),
	.D(TimerPre_Z[2]),
	.Y(un1_NextCountPulse75)
);
defparam \p_NextCountPulseComb.un1_NextCountPulse75 .INIT=16'h3337;
// @18:375
  CFG4 \PrdataNext_1_iv_0_1[0]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(CtrlReg_Z[1]),
	.D(RawTimInt_Z),
	.Y(PrdataNext_1_iv_0_1_Z[0])
);
defparam \PrdataNext_1_iv_0_1[0] .INIT=16'h6400;
// @18:242
  CFG4 \p_NextCountPulseComb.NextCountPulse75  (
	.A(TimerPre_Z[1]),
	.B(TimerPre_Z[2]),
	.C(TimerPre_Z[0]),
	.D(TimerPre_Z[3]),
	.Y(NextCountPulse75)
);
defparam \p_NextCountPulseComb.NextCountPulse75 .INIT=16'h0100;
// @18:375
  CFG3 \PrdataNext_1_iv_0[0]  (
	.A(PrdataNextEn_Z),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(PrdataNext_1_iv_0_1_Z[0]),
	.Y(PrdataNext_1_iv_0_Z[0])
);
defparam \PrdataNext_1_iv_0[0] .INIT=8'h80;
// @18:238
  CFG2 NextCountPulse_0_sqmuxa_6_0_0 (
	.A(TimerPre_Z[0]),
	.B(PreScale_Z[6]),
	.Y(NextCountPulse_0_sqmuxa_6_0)
);
defparam NextCountPulse_0_sqmuxa_6_0_0.INIT=4'h4;
// @28:777
  CFG2 un2_CountIsZero_13 (
	.A(Count_Z[10]),
	.B(Count_Z[11]),
	.Y(un2_CountIsZero_13_Z)
);
defparam un2_CountIsZero_13.INIT=4'h1;
// @18:312
  CFG2 TIMINT (
	.A(CtrlReg_Z[1]),
	.B(RawTimInt_Z),
	.Y(CoreTimer_C0_0_TIMINT)
);
defparam TIMINT.INIT=4'h8;
// @18:234
  CFG2 NextCountPulse_0_sqmuxa_4_4 (
	.A(TimerPre_Z[3]),
	.B(TimerPre_Z[1]),
	.Y(NextCountPulse_0_sqmuxa_4_i_4)
);
defparam NextCountPulse_0_sqmuxa_4_4.INIT=4'h1;
// @18:236
  CFG2 NextCountPulse_0_sqmuxa_5_3 (
	.A(PreScale_Z[4]),
	.B(PreScale_Z[5]),
	.Y(NextCountPulse_0_sqmuxa_5_i_3)
);
defparam NextCountPulse_0_sqmuxa_5_3.INIT=4'h8;
// @18:228
  CFG2 NextCountPulse_0_sqmuxa_1_2 (
	.A(TimerPre_Z[2]),
	.B(TimerPre_Z[1]),
	.Y(NextCountPulse_0_sqmuxa_i_2)
);
defparam NextCountPulse_0_sqmuxa_1_2.INIT=4'h1;
// @28:777
  CFG4 un2_CountIsZero_23 (
	.A(Count_Z[15]),
	.B(Count_Z[14]),
	.C(Count_Z[13]),
	.D(Count_Z[12]),
	.Y(un2_CountIsZero_23_Z)
);
defparam un2_CountIsZero_23.INIT=16'h0001;
// @28:777
  CFG4 un2_CountIsZero_21 (
	.A(Count_Z[7]),
	.B(Count_Z[6]),
	.C(Count_Z[5]),
	.D(Count_Z[4]),
	.Y(un2_CountIsZero_21_Z)
);
defparam un2_CountIsZero_21.INIT=16'h0001;
// @28:777
  CFG4 un2_CountIsZero_20 (
	.A(Count_Z[3]),
	.B(Count_Z[2]),
	.C(Count_Z[1]),
	.D(Count_Z[0]),
	.Y(un2_CountIsZero_20_Z)
);
defparam un2_CountIsZero_20.INIT=16'h0001;
// @28:777
  CFG4 un2_CountIsZero_19 (
	.A(Count_Z[19]),
	.B(Count_Z[18]),
	.C(Count_Z[17]),
	.D(Count_Z[16]),
	.Y(un2_CountIsZero_19_Z)
);
defparam un2_CountIsZero_19.INIT=16'h0001;
// @28:777
  CFG4 un2_CountIsZero_18 (
	.A(Count_Z[23]),
	.B(Count_Z[22]),
	.C(Count_Z[21]),
	.D(Count_Z[20]),
	.Y(un2_CountIsZero_18_Z)
);
defparam un2_CountIsZero_18.INIT=16'h0001;
// @28:777
  CFG4 un2_CountIsZero_17 (
	.A(Count_Z[27]),
	.B(Count_Z[26]),
	.C(Count_Z[25]),
	.D(Count_Z[24]),
	.Y(un2_CountIsZero_17_Z)
);
defparam un2_CountIsZero_17.INIT=16'h0001;
// @28:777
  CFG4 un2_CountIsZero_16 (
	.A(Count_Z[31]),
	.B(Count_Z[30]),
	.C(Count_Z[29]),
	.D(Count_Z[28]),
	.Y(un2_CountIsZero_16_Z)
);
defparam un2_CountIsZero_16.INIT=16'h0001;
// @18:230
  CFG4 NextCountPulse_0_sqmuxa_2_1 (
	.A(PreScale_Z[2]),
	.B(TimerPre_Z[2]),
	.C(TimerPre_Z[0]),
	.D(TimerPre_Z[3]),
	.Y(NextCountPulse_0_sqmuxa_2_1_Z)
);
defparam NextCountPulse_0_sqmuxa_2_1.INIT=16'h0002;
// @18:373
  CFG4 DataOut_1_sqmuxa (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(PrdataNextEn_Z),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(DataOut_1_sqmuxa_Z)
);
defparam DataOut_1_sqmuxa.INIT=16'h0008;
// @18:232
  CFG4 NextCountPulse_0_sqmuxa_3_4 (
	.A(PreScale_Z[3]),
	.B(PreScale_Z[2]),
	.C(PreScale_Z[1]),
	.D(PreScale_Z[0]),
	.Y(NextCountPulse_0_sqmuxa_3_i_4)
);
defparam NextCountPulse_0_sqmuxa_3_4.INIT=16'h8000;
// @18:143
  CFG3 un4_CtrlEn (
	.A(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.Y(un4_CtrlEn_Z)
);
defparam un4_CtrlEn.INIT=8'h40;
// @18:373
  CFG3 PrdataNextEn (
	.A(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.Y(PrdataNextEn_Z)
);
defparam PrdataNextEn.INIT=8'h04;
// @18:225
  CFG4 NextCountPulse_iv_3 (
	.A(NextCountPulse_0_sqmuxa_Z),
	.B(NextCountPulse_0_sqmuxa_1_Z),
	.C(NextCountPulse_0_sqmuxa_4_Z),
	.D(NextCountPulse_0_sqmuxa_2_Z),
	.Y(NextCountPulse_iv_3_Z)
);
defparam NextCountPulse_iv_3.INIT=16'hFFFE;
// @28:777
  CFG4 un2_CountIsZero_27 (
	.A(Count_Z[8]),
	.B(Count_Z[9]),
	.C(un2_CountIsZero_23_Z),
	.D(un2_CountIsZero_13_Z),
	.Y(un2_CountIsZero_27_Z)
);
defparam un2_CountIsZero_27.INIT=16'h1000;
// @18:321
  CFG4 IntClrEn (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(un4_CtrlEn_Z),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(IntClrEn_Z)
);
defparam IntClrEn.INIT=16'h0040;
// @18:236
  CFG3 NextCountPulse_0_sqmuxa_5 (
	.A(NextCountPulse_0_sqmuxa_5_i_3),
	.B(NextCountPulse_0_sqmuxa_3_i_4),
	.C(NextCountPulse_0_sqmuxa_4_i_4),
	.Y(NextCountPulse_0_sqmuxa_5_Z)
);
defparam NextCountPulse_0_sqmuxa_5.INIT=8'h80;
// @18:240
  CFG4 NextCountPulse_0_sqmuxa_7_3_0 (
	.A(PreScale_Z[7]),
	.B(PreScale_Z[6]),
	.C(NextCountPulse_0_sqmuxa_5_i_3),
	.D(NextCountPulse_0_sqmuxa_3_i_4),
	.Y(NextCountPulse_0_sqmuxa_7_i_3_0)
);
defparam NextCountPulse_0_sqmuxa_7_3_0.INIT=16'h8000;
// @18:234
  CFG4 NextCountPulse_0_sqmuxa_4 (
	.A(TimerPre_Z[0]),
	.B(PreScale_Z[4]),
	.C(NextCountPulse_0_sqmuxa_3_i_4),
	.D(NextCountPulse_0_sqmuxa_4_i_4),
	.Y(NextCountPulse_0_sqmuxa_4_Z)
);
defparam NextCountPulse_0_sqmuxa_4.INIT=16'h4000;
// @18:226
  CFG4 NextCountPulse_0_sqmuxa (
	.A(TimerPre_Z[3]),
	.B(NextCountPulse_0_sqmuxa_i_2),
	.C(PreScale_Z[0]),
	.D(TimerPre_Z[0]),
	.Y(NextCountPulse_0_sqmuxa_Z)
);
defparam NextCountPulse_0_sqmuxa.INIT=16'h0040;
// @18:228
  CFG4 NextCountPulse_0_sqmuxa_1 (
	.A(TimerPre_Z[3]),
	.B(NextCountPulse_0_sqmuxa_i_2),
	.C(PreScale_Z[1]),
	.D(PreScale_Z[0]),
	.Y(NextCountPulse_0_sqmuxa_1_Z)
);
defparam NextCountPulse_0_sqmuxa_1.INIT=16'h4000;
// @18:230
  CFG3 NextCountPulse_0_sqmuxa_2 (
	.A(PreScale_Z[1]),
	.B(PreScale_Z[0]),
	.C(NextCountPulse_0_sqmuxa_2_1_Z),
	.Y(NextCountPulse_0_sqmuxa_2_Z)
);
defparam NextCountPulse_0_sqmuxa_2.INIT=8'h80;
// @18:373
  CFG4 DataOut_3_sqmuxa (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(PrdataNextEn_Z),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(DataOut_3_sqmuxa_Z)
);
defparam DataOut_3_sqmuxa.INIT=16'h0800;
// @18:373
  CFG4 DataOut_0_sqmuxa (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(PrdataNextEn_Z),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(DataOut_0_sqmuxa_Z)
);
defparam DataOut_0_sqmuxa.INIT=16'h0004;
// @18:373
  CFG4 DataOut_2_sqmuxa (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(PrdataNextEn_Z),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(DataOut_2_sqmuxa_Z)
);
defparam DataOut_2_sqmuxa.INIT=16'h0400;
// @18:170
  CFG4 PrescaleEn (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(un4_CtrlEn_Z),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(PrescaleEn_Z)
);
defparam PrescaleEn.INIT=16'h0800;
// @18:187
  CFG4 LoadEn (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(un4_CtrlEn_Z),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(LoadEn_Z)
);
defparam LoadEn.INIT=16'h0004;
// @18:232
  CFG3 NextCountPulse_0_sqmuxa_3 (
	.A(TimerPre_Z[3]),
	.B(NextCountPulse_0_sqmuxa_3_i_4),
	.C(TimerPre_Z[2]),
	.Y(NextCountPulse_0_sqmuxa_3_Z)
);
defparam NextCountPulse_0_sqmuxa_3.INIT=8'h04;
// @18:143
  CFG4 CtrlEn (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(un4_CtrlEn_Z),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(CtrlEn_Z)
);
defparam CtrlEn.INIT=16'h0400;
// @18:225
  CFG4 NextCountPulse_iv_5 (
	.A(NextCountPulse_0_sqmuxa_3_Z),
	.B(NextCountPulse_0_sqmuxa_5_Z),
	.C(NextCountPulse_iv_3_Z),
	.D(NextCountPulse_0_sqmuxa_6_Z),
	.Y(NextCountPulse_iv_5_Z)
);
defparam NextCountPulse_iv_5.INIT=16'hFFFE;
// @28:777
  CFG4 un2_CountIsZero_28 (
	.A(un2_CountIsZero_19_Z),
	.B(un2_CountIsZero_18_Z),
	.C(un2_CountIsZero_17_Z),
	.D(un2_CountIsZero_16_Z),
	.Y(un2_CountIsZero_28_Z)
);
defparam un2_CountIsZero_28.INIT=16'h8000;
// @18:238
  CFG4 NextCountPulse_0_sqmuxa_6 (
	.A(TimerPre_Z[3]),
	.B(NextCountPulse_0_sqmuxa_6_0),
	.C(NextCountPulse_0_sqmuxa_5_i_3),
	.D(NextCountPulse_0_sqmuxa_3_i_4),
	.Y(NextCountPulse_0_sqmuxa_6_Z)
);
defparam NextCountPulse_0_sqmuxa_6.INIT=16'h4000;
// @18:242
  CFG3 NextCountPulse_0_sqmuxa_8 (
	.A(NextCountPulse75),
	.B(NextCountPulse_0_sqmuxa_7_i_3_0),
	.C(PreScale_Z[8]),
	.Y(NextCountPulse_0_sqmuxa_8_Z)
);
defparam NextCountPulse_0_sqmuxa_8.INIT=8'h80;
// @18:225
  CFG4 \p_NextCountPulseComb.NextCountPulse59_m  (
	.A(un1_NextCountPulse75),
	.B(NextCountPulse_0_sqmuxa_7_i_3_0),
	.C(PreScale_Z[9]),
	.D(PreScale_Z[8]),
	.Y(NextCountPulse59_m)
);
defparam \p_NextCountPulseComb.NextCountPulse59_m .INIT=16'h4000;
// @18:375
  CFG2 \PrdataNext_1_0_iv_RNO[2]  (
	.A(DataOut_0_sqmuxa_Z),
	.B(Load_Z[2]),
	.Y(Load_m[2])
);
defparam \PrdataNext_1_0_iv_RNO[2] .INIT=4'h8;
// @18:375
  CFG2 \PrdataNext_1_0_iv_RNO[1]  (
	.A(DataOut_0_sqmuxa_Z),
	.B(Load_Z[1]),
	.Y(Load_m[1])
);
defparam \PrdataNext_1_0_iv_RNO[1] .INIT=4'h8;
// @18:240
  CFG2 NextCountPulse_0_sqmuxa_7 (
	.A(NextCountPulse_0_sqmuxa_7_i_3_0),
	.B(TimerPre_Z[3]),
	.Y(NextCountPulse_0_sqmuxa_7_Z)
);
defparam NextCountPulse_0_sqmuxa_7.INIT=4'h2;
// @18:375
  CFG4 \PrdataNext_1_iv_1[0]  (
	.A(DataOut_2_sqmuxa_Z),
	.B(DataOut_3_sqmuxa_Z),
	.C(CtrlReg_Z[0]),
	.D(TimerPre_Z[0]),
	.Y(PrdataNext_1_iv_1_Z[0])
);
defparam \PrdataNext_1_iv_1[0] .INIT=16'hECA0;
// @18:375
  CFG4 \PrdataNext_1_0_iv_0[1]  (
	.A(DataOut_2_sqmuxa_Z),
	.B(DataOut_3_sqmuxa_Z),
	.C(CtrlReg_Z[1]),
	.D(TimerPre_Z[1]),
	.Y(PrdataNext_1_0_iv_0_Z[1])
);
defparam \PrdataNext_1_0_iv_0[1] .INIT=16'hECA0;
// @18:375
  CFG4 \PrdataNext_1_0_iv_0[2]  (
	.A(DataOut_2_sqmuxa_Z),
	.B(DataOut_3_sqmuxa_Z),
	.C(CtrlReg_Z[2]),
	.D(TimerPre_Z[2]),
	.Y(PrdataNext_1_0_iv_0_Z[2])
);
defparam \PrdataNext_1_0_iv_0[2] .INIT=16'hECA0;
// @18:375
  CFG4 \PrdataNext_1_0_iv_0[3]  (
	.A(TimerPre_Z[3]),
	.B(Load_Z[3]),
	.C(DataOut_0_sqmuxa_Z),
	.D(DataOut_3_sqmuxa_Z),
	.Y(PrdataNext_1_0_iv_0_Z[3])
);
defparam \PrdataNext_1_0_iv_0[3] .INIT=16'hEAC0;
// @28:777
  CFG4 un2_CountIsZero (
	.A(un2_CountIsZero_20_Z),
	.B(un2_CountIsZero_21_Z),
	.C(un2_CountIsZero_28_Z),
	.D(un2_CountIsZero_27_Z),
	.Y(un2_CountIsZero_Z)
);
defparam un2_CountIsZero.INIT=16'h8000;
// @18:375
  CFG4 \PrdataNext_1_0_iv[4]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[4]),
	.D(Count_Z[4]),
	.Y(PrdataNext_1[4])
);
defparam \PrdataNext_1_0_iv[4] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[6]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[6]),
	.D(Count_Z[6]),
	.Y(PrdataNext_1[6])
);
defparam \PrdataNext_1_0_iv[6] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[8]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[8]),
	.D(Count_Z[8]),
	.Y(PrdataNext_1[8])
);
defparam \PrdataNext_1_0_iv[8] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[12]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[12]),
	.D(Count_Z[12]),
	.Y(PrdataNext_1[12])
);
defparam \PrdataNext_1_0_iv[12] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[14]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[14]),
	.D(Count_Z[14]),
	.Y(PrdataNext_1[14])
);
defparam \PrdataNext_1_0_iv[14] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[16]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[16]),
	.D(Count_Z[16]),
	.Y(PrdataNext_1[16])
);
defparam \PrdataNext_1_0_iv[16] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[17]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[17]),
	.D(Count_Z[17]),
	.Y(PrdataNext_1[17])
);
defparam \PrdataNext_1_0_iv[17] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[18]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[18]),
	.D(Count_Z[18]),
	.Y(PrdataNext_1[18])
);
defparam \PrdataNext_1_0_iv[18] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[19]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[19]),
	.D(Count_Z[19]),
	.Y(PrdataNext_1[19])
);
defparam \PrdataNext_1_0_iv[19] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[20]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[20]),
	.D(Count_Z[20]),
	.Y(PrdataNext_1[20])
);
defparam \PrdataNext_1_0_iv[20] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[21]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[21]),
	.D(Count_Z[21]),
	.Y(PrdataNext_1[21])
);
defparam \PrdataNext_1_0_iv[21] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[23]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[23]),
	.D(Count_Z[23]),
	.Y(PrdataNext_1[23])
);
defparam \PrdataNext_1_0_iv[23] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[25]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[25]),
	.D(Count_Z[25]),
	.Y(PrdataNext_1[25])
);
defparam \PrdataNext_1_0_iv[25] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[27]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[27]),
	.D(Count_Z[27]),
	.Y(PrdataNext_1[27])
);
defparam \PrdataNext_1_0_iv[27] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[29]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[29]),
	.D(Count_Z[29]),
	.Y(PrdataNext_1[29])
);
defparam \PrdataNext_1_0_iv[29] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[5]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[5]),
	.D(Count_Z[5]),
	.Y(PrdataNext_1[5])
);
defparam \PrdataNext_1_0_iv[5] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[7]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[7]),
	.D(Count_Z[7]),
	.Y(PrdataNext_1[7])
);
defparam \PrdataNext_1_0_iv[7] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[9]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[9]),
	.D(Count_Z[9]),
	.Y(PrdataNext_1[9])
);
defparam \PrdataNext_1_0_iv[9] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[11]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[11]),
	.D(Count_Z[11]),
	.Y(PrdataNext_1[11])
);
defparam \PrdataNext_1_0_iv[11] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[13]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[13]),
	.D(Count_Z[13]),
	.Y(PrdataNext_1[13])
);
defparam \PrdataNext_1_0_iv[13] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[15]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[15]),
	.D(Count_Z[15]),
	.Y(PrdataNext_1[15])
);
defparam \PrdataNext_1_0_iv[15] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[31]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[31]),
	.D(Count_Z[31]),
	.Y(PrdataNext_1[31])
);
defparam \PrdataNext_1_0_iv[31] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[30]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[30]),
	.D(Count_Z[30]),
	.Y(PrdataNext_1[30])
);
defparam \PrdataNext_1_0_iv[30] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[28]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[28]),
	.D(Count_Z[28]),
	.Y(PrdataNext_1[28])
);
defparam \PrdataNext_1_0_iv[28] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[26]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[26]),
	.D(Count_Z[26]),
	.Y(PrdataNext_1[26])
);
defparam \PrdataNext_1_0_iv[26] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[24]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[24]),
	.D(Count_Z[24]),
	.Y(PrdataNext_1[24])
);
defparam \PrdataNext_1_0_iv[24] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[22]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[22]),
	.D(Count_Z[22]),
	.Y(PrdataNext_1[22])
);
defparam \PrdataNext_1_0_iv[22] .INIT=16'hEAC0;
// @18:375
  CFG4 \PrdataNext_1_0_iv[10]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[10]),
	.D(Count_Z[10]),
	.Y(PrdataNext_1[10])
);
defparam \PrdataNext_1_0_iv[10] .INIT=16'hEAC0;
// @18:375
  CFG3 \PrdataNext_1_iv_2[0]  (
	.A(PrdataNext_1_iv_0_Z[0]),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load_Z[0]),
	.Y(PrdataNext_1_iv_2_Z[0])
);
defparam \PrdataNext_1_iv_2[0] .INIT=8'hEA;
// @18:163
  CFG3 OneShotClr_1 (
	.A(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.B(un2_CountIsZero_Z),
	.C(CtrlReg_Z[2]),
	.Y(OneShotClr_1_Z)
);
defparam OneShotClr_1.INIT=8'h40;
// @18:225
  CFG4 NextCountPulse_iv (
	.A(NextCountPulse_iv_5_Z),
	.B(NextCountPulse_0_sqmuxa_7_Z),
	.C(NextCountPulse59_m),
	.D(NextCountPulse_0_sqmuxa_8_Z),
	.Y(NextCountPulse)
);
defparam NextCountPulse_iv.INIT=16'hFFFE;
// @18:375
  CFG3 \PrdataNext_1_0_iv[3]  (
	.A(Count_Z[3]),
	.B(DataOut_1_sqmuxa_Z),
	.C(PrdataNext_1_0_iv_0_Z[3]),
	.Y(PrdataNext_1[3])
);
defparam \PrdataNext_1_0_iv[3] .INIT=8'hF8;
// @18:375
  CFG4 \PrdataNext_1_0_iv[2]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(Load_m[2]),
	.C(Count_Z[2]),
	.D(PrdataNext_1_0_iv_0_Z[2]),
	.Y(PrdataNext_1[2])
);
defparam \PrdataNext_1_0_iv[2] .INIT=16'hFFEC;
// @18:375
  CFG4 \PrdataNext_1_0_iv[1]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(Load_m[1]),
	.C(Count_Z[1]),
	.D(PrdataNext_1_0_iv_0_Z[1]),
	.Y(PrdataNext_1[1])
);
defparam \PrdataNext_1_0_iv[1] .INIT=16'hFFEC;
  CFG4 CountPulse_RNIBEE97 (
	.A(CountPulse_Z),
	.B(CtrlReg_Z[0]),
	.C(CtrlReg_Z[2]),
	.D(un2_CountIsZero_Z),
	.Y(Countlde_0)
);
defparam CountPulse_RNIBEE97.INIT=16'h0888;
// @18:375
  CFG4 \PrdataNext_1_iv[0]  (
	.A(Count_Z[0]),
	.B(PrdataNext_1_iv_1_Z[0]),
	.C(DataOut_1_sqmuxa_Z),
	.D(PrdataNext_1_iv_2_Z[0]),
	.Y(PrdataNext_1[0])
);
defparam \PrdataNext_1_iv[0] .INIT=16'hFFEC;
// @18:299
  CFG4 NxtRawTimInt (
	.A(CountIsZeroReg_Z),
	.B(IntClr_Z),
	.C(un2_CountIsZero_Z),
	.D(RawTimInt_Z),
	.Y(NxtRawTimInt_Z)
);
defparam NxtRawTimInt.INIT=16'h3310;
// @18:211
  CFG4 \PreScale_lm_0[9]  (
	.A(PreScale_s_Z[9]),
	.B(LoadEnReg_Z),
	.C(CtrlEn_Z),
	.D(OneShotClr_1_Z),
	.Y(PreScale_lm[9])
);
defparam \PreScale_lm_0[9] .INIT=16'h0222;
// @18:211
  CFG4 \PreScale_lm_0[8]  (
	.A(PreScale_s[8]),
	.B(LoadEnReg_Z),
	.C(CtrlEn_Z),
	.D(OneShotClr_1_Z),
	.Y(PreScale_lm[8])
);
defparam \PreScale_lm_0[8] .INIT=16'h0222;
// @18:211
  CFG4 \PreScale_lm_0[7]  (
	.A(PreScale_s[7]),
	.B(LoadEnReg_Z),
	.C(CtrlEn_Z),
	.D(OneShotClr_1_Z),
	.Y(PreScale_lm[7])
);
defparam \PreScale_lm_0[7] .INIT=16'h0222;
// @18:211
  CFG4 \PreScale_lm_0[6]  (
	.A(PreScale_s[6]),
	.B(LoadEnReg_Z),
	.C(CtrlEn_Z),
	.D(OneShotClr_1_Z),
	.Y(PreScale_lm[6])
);
defparam \PreScale_lm_0[6] .INIT=16'h0222;
// @18:211
  CFG4 \PreScale_lm_0[5]  (
	.A(PreScale_s[5]),
	.B(LoadEnReg_Z),
	.C(CtrlEn_Z),
	.D(OneShotClr_1_Z),
	.Y(PreScale_lm[5])
);
defparam \PreScale_lm_0[5] .INIT=16'h0222;
// @18:211
  CFG4 \PreScale_lm_0[4]  (
	.A(PreScale_s[4]),
	.B(LoadEnReg_Z),
	.C(CtrlEn_Z),
	.D(OneShotClr_1_Z),
	.Y(PreScale_lm[4])
);
defparam \PreScale_lm_0[4] .INIT=16'h0222;
// @18:211
  CFG4 \PreScale_lm_0[3]  (
	.A(PreScale_s[3]),
	.B(LoadEnReg_Z),
	.C(CtrlEn_Z),
	.D(OneShotClr_1_Z),
	.Y(PreScale_lm[3])
);
defparam \PreScale_lm_0[3] .INIT=16'h0222;
// @18:211
  CFG4 \PreScale_lm_0[2]  (
	.A(PreScale_s[2]),
	.B(LoadEnReg_Z),
	.C(CtrlEn_Z),
	.D(OneShotClr_1_Z),
	.Y(PreScale_lm[2])
);
defparam \PreScale_lm_0[2] .INIT=16'h0222;
// @18:211
  CFG4 \PreScale_lm_0[1]  (
	.A(PreScale_s[1]),
	.B(LoadEnReg_Z),
	.C(CtrlEn_Z),
	.D(OneShotClr_1_Z),
	.Y(PreScale_lm[1])
);
defparam \PreScale_lm_0[1] .INIT=16'h0222;
// @18:211
  CFG4 \PreScale_lm_0[0]  (
	.A(PreScale_Z[0]),
	.B(LoadEnReg_Z),
	.C(OneShotClr_1_Z),
	.D(CtrlEn_Z),
	.Y(PreScale_lm[0])
);
defparam \PreScale_lm_0[0] .INIT=16'h0111;
  CFG4 OneShotClr_1_RNIBVT4P (
	.A(LoadEnReg_Z),
	.B(Countlde_0),
	.C(OneShotClr_1_Z),
	.D(CtrlEn_Z),
	.Y(Counte)
);
defparam OneShotClr_1_RNIBVT4P.INIT=16'hFEEE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreTimer_32s_1s_19s_0s */

module CoreTimer_C0 (
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  CoreAPB3_C0_0_APBmslave2_PRDATA,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  dff,
  PF_CCC_C0_0_OUT0_FABCLK_0,
  CoreTimer_C0_0_TIMINT,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave2_PSELx,
  CoreAPB3_C0_0_APBmslave0_PWRITE
)
;
input [31:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output [31:0] CoreAPB3_C0_0_APBmslave2_PRDATA ;
input [4:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
input dff ;
input PF_CCC_C0_0_OUT0_FABCLK_0 ;
output CoreTimer_C0_0_TIMINT ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave2_PSELx ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire dff ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire CoreTimer_C0_0_TIMINT ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire GND ;
wire VCC ;
  CoreTimer_32s_1s_19s_0s CoreTimer_C0_0 (
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[4:2]),
	.CoreAPB3_C0_0_APBmslave2_PRDATA(CoreAPB3_C0_0_APBmslave2_PRDATA[31:0]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[31:0]),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.CoreAPB3_C0_0_APBmslave2_PSELx(CoreAPB3_C0_0_APBmslave2_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreTimer_C0_0_TIMINT(CoreTimer_C0_0_TIMINT),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.dff(dff)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreTimer_C0 */

module PROC_SUBSYSTEM (
  REF_CLK_0,
  RESETn,
  RX,
  TCK,
  TDI,
  TMS,
  TRSTB,
  GPIO_OUT,
  TDO,
  TX
)
;
input REF_CLK_0 ;
input RESETn ;
input RX ;
input TCK ;
input TDI ;
input TMS ;
input TRSTB ;
output [3:0] GPIO_OUT ;
output TDO ;
output TX ;
wire REF_CLK_0 ;
wire RESETn ;
wire RX ;
wire TCK ;
wire TDI ;
wire TMS ;
wire TRSTB ;
wire TDO ;
wire TX ;
wire [63:0] TIME_COUNT_OUT;
wire [7:0] CoreAPB3_C0_0_APBmslave0_PADDR;
wire [31:8] MIV_RV32_C0_0_APB_INITIATOR_PADDR;
wire [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA;
wire [31:0] CoreAPB3_C0_0_APBmslave2_PRDATA;
wire [31:0] CoreAPB3_C0_0_APBmslave0_PWDATA;
wire [31:0] MIV_RV32_C0_0_APB_INITIATOR_PRDATA;
wire [31:0] MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA;
wire [31:0] MIV_RV32_C0_0_AHBL_M_TARGET_HADDR;
wire [3:0] MIV_RV32_C0_0_AHBL_M_TARGET_HPROT;
wire [1:0] MIV_RV32_C0_0_AHBL_M_TARGET_HSIZE;
wire [1:1] MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS;
wire [31:0] MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA;
wire [2:0] AHB_HBURST;
wire [2:2] AHB_HSIZE;
wire [0:0] AHB_HTRANS;
wire [34:34] COREJTAGDEBUG_C0_0_COREJTAGDEBUG_C0_0_genblk2_genblk2_0__BUFD_TRST_delay_sel;
wire [3:0] GPIO_OUT_c;
wire EXT_RESETN ;
wire JTAG_TDO_DR ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire GND ;
wire MIV_RV32_C0_0_APB_INITIATOR_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire PF_CCC_C0_0_OUT0_FABCLK_0 ;
wire MIV_RV32_C0_0_JTAG_TDO ;
wire COREJTAGDEBUG_C0_0_TGT_TCK_0 ;
wire COREJTAGDEBUG_C0_0_TGT_TDI_0 ;
wire COREJTAGDEBUG_C0_0_TGT_TMS_0 ;
wire PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS ;
wire CORERESET_PF_C0_0_PLL_POWERDOWN_B ;
wire PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE ;
wire PF_CCC_C0_0_PLL_LOCK_0 ;
wire CoreTimer_C0_0_TIMINT ;
wire MIV_RV32_C0_0_AHBL_M_TARGET_HMASTLOCK ;
wire MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE ;
wire VCC ;
wire AHB_HSEL ;
wire CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire REF_CLK_0_c ;
wire RESETn_c ;
wire RX_c ;
wire TX_c ;
wire CoreGPIO_C0_0_CoreGPIO_C0_0_xhdl1_GEN_BITS_0__APB_32_GPOUT_reg65 ;
wire PF_SRAM_AHBL_AXI_C0_0_COREAHBLSRAM_PF_0_genblk1_U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram_newreadtrans_i_0 ;
// @45:27
  INBUF REF_CLK_0_ibuf (
	.Y(REF_CLK_0_c),
	.PAD(REF_CLK_0)
);
// @45:28
  INBUF RESETn_ibuf (
	.Y(RESETn_c),
	.PAD(RESETn)
);
// @45:29
  INBUF RX_ibuf (
	.Y(RX_c),
	.PAD(RX)
);
// @45:37
  OUTBUF \GPIO_OUT_obuf[0]  (
	.PAD(GPIO_OUT[0]),
	.D(GPIO_OUT_c[0])
);
// @45:37
  OUTBUF \GPIO_OUT_obuf[1]  (
	.PAD(GPIO_OUT[1]),
	.D(GPIO_OUT_c[1])
);
// @45:37
  OUTBUF \GPIO_OUT_obuf[2]  (
	.PAD(GPIO_OUT[2]),
	.D(GPIO_OUT_c[2])
);
// @45:37
  OUTBUF \GPIO_OUT_obuf[3]  (
	.PAD(GPIO_OUT[3]),
	.D(GPIO_OUT_c[3])
);
// @45:39
  OUTBUF TX_obuf (
	.PAD(TX),
	.D(TX_c)
);
// @45:284
  MIV_RV32_C0 MIV_RV32_C0_0 (
	.AHB_HRDATA(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[31:0]),
	.AHB_HREADY(PF_SRAM_AHBL_AXI_C0_0_COREAHBLSRAM_PF_0_genblk1_U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram_newreadtrans_i_0),
	.AHB_HRESP(GND),
	.APB_PRDATA(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[31:0]),
	.APB_PREADY(VCC),
	.APB_PSLVERR(GND),
	.CLK(PF_CCC_C0_0_OUT0_FABCLK_0),
	.EXT_IRQ(CoreTimer_C0_0_TIMINT),
	.JTAG_TCK(COREJTAGDEBUG_C0_0_TGT_TCK_0),
	.JTAG_TDI(COREJTAGDEBUG_C0_0_TGT_TDI_0),
	.JTAG_TMS(COREJTAGDEBUG_C0_0_TGT_TMS_0),
	.JTAG_TRSTN(COREJTAGDEBUG_C0_0_COREJTAGDEBUG_C0_0_genblk2_genblk2_0__BUFD_TRST_delay_sel[34]),
	.RESETN(CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.AHB_HADDR(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[31:0]),
	.AHB_HBURST(AHB_HBURST[2:0]),
	.AHB_HMASTLOCK(MIV_RV32_C0_0_AHBL_M_TARGET_HMASTLOCK),
	.AHB_HPROT(MIV_RV32_C0_0_AHBL_M_TARGET_HPROT[3:0]),
	.AHB_HSEL(AHB_HSEL),
	.AHB_HSIZE({AHB_HSIZE[2], MIV_RV32_C0_0_AHBL_M_TARGET_HSIZE[1:0]}),
	.AHB_HTRANS({MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS[1], AHB_HTRANS[0]}),
	.AHB_HWDATA(MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:0]),
	.AHB_HWRITE(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.APB_PADDR({MIV_RV32_C0_0_APB_INITIATOR_PADDR[31:8], CoreAPB3_C0_0_APBmslave0_PADDR[7:0]}),
	.APB_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.APB_PSEL(MIV_RV32_C0_0_APB_INITIATOR_PSELx),
	.APB_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[31:0]),
	.APB_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.EXT_RESETN(EXT_RESETN),
	.JTAG_TDO(MIV_RV32_C0_0_JTAG_TDO),
	.JTAG_TDO_DR(JTAG_TDO_DR),
	.TIME_COUNT_OUT(TIME_COUNT_OUT[63:0]),
	.dff_arst(CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.delay_sel_arst34(COREJTAGDEBUG_C0_0_COREJTAGDEBUG_C0_0_genblk2_genblk2_0__BUFD_TRST_delay_sel[34])
);
// @45:164
  CoreAPB3_C0 CoreAPB3_C0_0 (
	.MIV_RV32_C0_0_APB_INITIATOR_PADDR(MIV_RV32_C0_0_APB_INITIATOR_PADDR[15:12]),
	.GPIO_OUT_c(GPIO_OUT_c[3:0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave2_PRDATA(CoreAPB3_C0_0_APBmslave2_PRDATA[31:0]),
	.MIV_RV32_C0_0_APB_INITIATOR_PRDATA(MIV_RV32_C0_0_APB_INITIATOR_PRDATA[31:0]),
	.MIV_RV32_C0_0_APB_INITIATOR_PSELx(MIV_RV32_C0_0_APB_INITIATOR_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.CoreAPB3_C0_0_APBmslave2_PSELx(CoreAPB3_C0_0_APBmslave2_PSELx),
	.GPOUT_reg65(CoreGPIO_C0_0_CoreGPIO_C0_0_xhdl1_GEN_BITS_0__APB_32_GPOUT_reg65)
);
// @45:194
  CoreGPIO_C0 CoreGPIO_C0_0 (
	.GPIO_OUT_c(GPIO_OUT_c[3:0]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[3:0]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[7:0]),
	.dff(CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.GPOUT_reg65(CoreGPIO_C0_0_CoreGPIO_C0_0_xhdl1_GEN_BITS_0__APB_32_GPOUT_reg65),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx)
);
// @45:229
  CORERESET_PF_C0 CORERESET_PF_C0_0 (
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.dff(CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.RESETn_c(RESETn_c),
	.PF_CCC_C0_0_PLL_LOCK_0(PF_CCC_C0_0_PLL_LOCK_0),
	.PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE(PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE),
	.PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS(PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS)
);
// @45:261
  CoreUARTapb_C0 CoreUARTapb_C0_0 (
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[4:2]),
	.dff(CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.RX_c(RX_c),
	.TX_c(TX_c)
);
// @45:321
  PF_CCC_C0 PF_CCC_C0_0 (
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.CORERESET_PF_C0_0_PLL_POWERDOWN_B(CORERESET_PF_C0_0_PLL_POWERDOWN_B),
	.PF_CCC_C0_0_PLL_LOCK_0(PF_CCC_C0_0_PLL_LOCK_0),
	.REF_CLK_0_c(REF_CLK_0_c)
);
// @45:331
  PF_SRAM_AHBL_AXI_C0 PF_SRAM_AHBL_AXI_C0_0 (
	.MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA(MIV_RV32_C0_0_AHBL_M_TARGET_HWDATA[31:0]),
	.MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA(MIV_RV32_C0_0_AHBL_M_TARGET_HRDATA[31:0]),
	.MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS_0(MIV_RV32_C0_0_AHBL_M_TARGET_HTRANS[1]),
	.MIV_RV32_C0_0_AHBL_M_TARGET_HADDR(MIV_RV32_C0_0_AHBL_M_TARGET_HADDR[15:0]),
	.MIV_RV32_C0_0_AHBL_M_TARGET_HSIZE(MIV_RV32_C0_0_AHBL_M_TARGET_HSIZE[1:0]),
	.MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE(MIV_RV32_C0_0_AHBL_M_TARGET_HWRITE),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.dff(CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.newreadtrans_i_0(PF_SRAM_AHBL_AXI_C0_0_COREAHBLSRAM_PF_0_genblk1_U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram_newreadtrans_i_0)
);
// @45:350
  PFSOC_INIT_MONITOR_C0 PFSOC_INIT_MONITOR_C0_0 (
	.PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS(PFSOC_INIT_MONITOR_C0_0_BANK_0_VDDI_STATUS),
	.CORERESET_PF_C0_0_PLL_POWERDOWN_B(CORERESET_PF_C0_0_PLL_POWERDOWN_B),
	.PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE(PFSOC_INIT_MONITOR_C0_0_DEVICE_INIT_DONE)
);
  COREJTAGDEBUG_C0 COREJTAGDEBUG_C0_0 (
	.delay_sel_0(COREJTAGDEBUG_C0_0_COREJTAGDEBUG_C0_0_genblk2_genblk2_0__BUFD_TRST_delay_sel[34]),
	.COREJTAGDEBUG_C0_0_TGT_TCK_0(COREJTAGDEBUG_C0_0_TGT_TCK_0),
	.TRSTB(TRSTB),
	.TDO(TDO),
	.TDI(TDI),
	.TMS(TMS),
	.TCK(TCK),
	.COREJTAGDEBUG_C0_0_TGT_TDI_0(COREJTAGDEBUG_C0_0_TGT_TDI_0),
	.COREJTAGDEBUG_C0_0_TGT_TMS_0(COREJTAGDEBUG_C0_0_TGT_TMS_0),
	.MIV_RV32_C0_0_JTAG_TDO(MIV_RV32_C0_0_JTAG_TDO)
);
  CoreTimer_C0 CoreTimer_C0_0 (
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[31:0]),
	.CoreAPB3_C0_0_APBmslave2_PRDATA(CoreAPB3_C0_0_APBmslave2_PRDATA[31:0]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[4:2]),
	.dff(CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff),
	.PF_CCC_C0_0_OUT0_FABCLK_0(PF_CCC_C0_0_OUT0_FABCLK_0),
	.CoreTimer_C0_0_TIMINT(CoreTimer_C0_0_TIMINT),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave2_PSELx(CoreAPB3_C0_0_APBmslave2_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PROC_SUBSYSTEM */

