ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/main.c"
  19              		.section	.text.MPU_Config,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MPU_Config:
  26              	.LFB161:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** #include "usbd_cdc_if.h"
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  32:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 2


  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* USER CODE END PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** FDCAN_HandleTypeDef hfdcan1;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  50:Core/Src/main.c **** SPI_HandleTypeDef hspi3;
  51:Core/Src/main.c **** SPI_HandleTypeDef hspi4;
  52:Core/Src/main.c **** SPI_HandleTypeDef hspi6;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** UART_HandleTypeDef huart4;
  57:Core/Src/main.c **** UART_HandleTypeDef huart8;
  58:Core/Src/main.c **** UART_HandleTypeDef huart1;
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** WWDG_HandleTypeDef hwwdg1;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE BEGIN PV */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PV */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  67:Core/Src/main.c **** void SystemClock_Config(void);
  68:Core/Src/main.c **** static void MPU_Config(void);
  69:Core/Src/main.c **** static void MX_GPIO_Init(void);
  70:Core/Src/main.c **** static void MX_SPI1_Init(void);
  71:Core/Src/main.c **** static void MX_SPI3_Init(void);
  72:Core/Src/main.c **** static void MX_SPI4_Init(void);
  73:Core/Src/main.c **** static void MX_SPI6_Init(void);
  74:Core/Src/main.c **** static void MX_UART8_Init(void);
  75:Core/Src/main.c **** static void MX_WWDG1_Init(void);
  76:Core/Src/main.c **** static void MX_UART4_Init(void);
  77:Core/Src/main.c **** static void MX_FDCAN1_Init(void);
  78:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  79:Core/Src/main.c **** static void MX_TIM1_Init(void);
  80:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* USER CODE END PFP */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  85:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** /* USER CODE END 0 */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** /**
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 3


  90:Core/Src/main.c ****   * @brief  The application entry point.
  91:Core/Src/main.c ****   * @retval int
  92:Core/Src/main.c ****   */
  93:Core/Src/main.c **** int main(void)
  94:Core/Src/main.c **** {
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE END 1 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* MPU Configuration--------------------------------------------------------*/
 101:Core/Src/main.c ****   MPU_Config();
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 106:Core/Src/main.c ****   HAL_Init();
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* USER CODE END Init */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* Configure the system clock */
 113:Core/Src/main.c ****   SystemClock_Config();
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* USER CODE END SysInit */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* Initialize all configured peripherals */
 120:Core/Src/main.c ****   MX_GPIO_Init();
 121:Core/Src/main.c ****   MX_SPI1_Init();
 122:Core/Src/main.c ****   MX_SPI3_Init();
 123:Core/Src/main.c ****   MX_SPI4_Init();
 124:Core/Src/main.c ****   MX_SPI6_Init();
 125:Core/Src/main.c ****   MX_UART8_Init();
 126:Core/Src/main.c ****   MX_WWDG1_Init();
 127:Core/Src/main.c ****   MX_UART4_Init();
 128:Core/Src/main.c ****   MX_FDCAN1_Init();
 129:Core/Src/main.c ****   MX_USART1_UART_Init();
 130:Core/Src/main.c ****   MX_TIM1_Init();
 131:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 132:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 133:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   HAL_Delay(2000);
 136:Core/Src/main.c ****   // HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_SET);
 137:Core/Src/main.c ****   // HAL_Delay(500);
 138:Core/Src/main.c ****   // HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_RESET);
 139:Core/Src/main.c ****   // HAL_Delay(500);
 140:Core/Src/main.c ****   /* USER CODE END 2 */
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /* Infinite loop */
 143:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 144:Core/Src/main.c ****   while (1)
 145:Core/Src/main.c ****   {
 146:Core/Src/main.c ****   uint8_t cdc_message[] = "MPU Initialized\r\n";
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 4


 147:Core/Src/main.c ****   CDC_Transmit_FS(cdc_message, sizeof(cdc_message) - 1);
 148:Core/Src/main.c ****     // HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_SET);
 149:Core/Src/main.c ****     // HAL_Delay(1000);
 150:Core/Src/main.c ****     // HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_RESET);
 151:Core/Src/main.c ****     // HAL_Delay(1000);
 152:Core/Src/main.c ****     /* USER CODE END WHILE */
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 155:Core/Src/main.c ****   }
 156:Core/Src/main.c ****   /* USER CODE END 3 */
 157:Core/Src/main.c **** }
 158:Core/Src/main.c **** 
 159:Core/Src/main.c **** /**
 160:Core/Src/main.c ****   * @brief System Clock Configuration
 161:Core/Src/main.c ****   * @retval None
 162:Core/Src/main.c ****   */
 163:Core/Src/main.c **** void SystemClock_Config(void)
 164:Core/Src/main.c **** {
 165:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 166:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /** Supply configuration update enable
 169:Core/Src/main.c ****   */
 170:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 173:Core/Src/main.c ****   */
 174:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 179:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 180:Core/Src/main.c ****   */
 181:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 182:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 183:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 184:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 18;
 191:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 192:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 195:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 196:Core/Src/main.c ****   {
 197:Core/Src/main.c ****     Error_Handler();
 198:Core/Src/main.c ****   }
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 201:Core/Src/main.c ****   */
 202:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 203:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 5


 204:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 205:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 206:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 207:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 208:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 209:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 210:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 211:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 214:Core/Src/main.c ****   {
 215:Core/Src/main.c ****     Error_Handler();
 216:Core/Src/main.c ****   }
 217:Core/Src/main.c **** }
 218:Core/Src/main.c **** 
 219:Core/Src/main.c **** /**
 220:Core/Src/main.c ****   * @brief FDCAN1 Initialization Function
 221:Core/Src/main.c ****   * @param None
 222:Core/Src/main.c ****   * @retval None
 223:Core/Src/main.c ****   */
 224:Core/Src/main.c **** static void MX_FDCAN1_Init(void)
 225:Core/Src/main.c **** {
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 0 */
 228:Core/Src/main.c **** 
 229:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 0 */
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 1 */
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 1 */
 234:Core/Src/main.c ****   hfdcan1.Instance = FDCAN1;
 235:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 236:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 237:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
 238:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 239:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 240:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 16;
 241:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
 242:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 1;
 243:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 1;
 244:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 245:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
 246:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 1;
 247:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 1;
 248:Core/Src/main.c ****   hfdcan1.Init.MessageRAMOffset = 0;
 249:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 0;
 250:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 251:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 252:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 253:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 254:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 255:Core/Src/main.c ****   hfdcan1.Init.RxBuffersNbr = 0;
 256:Core/Src/main.c ****   hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 257:Core/Src/main.c ****   hfdcan1.Init.TxEventsNbr = 0;
 258:Core/Src/main.c ****   hfdcan1.Init.TxBuffersNbr = 0;
 259:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 260:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 6


 261:Core/Src/main.c ****   hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 262:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 263:Core/Src/main.c ****   {
 264:Core/Src/main.c ****     Error_Handler();
 265:Core/Src/main.c ****   }
 266:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 2 */
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 2 */
 269:Core/Src/main.c **** 
 270:Core/Src/main.c **** }
 271:Core/Src/main.c **** 
 272:Core/Src/main.c **** /**
 273:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 274:Core/Src/main.c ****   * @param None
 275:Core/Src/main.c ****   * @retval None
 276:Core/Src/main.c ****   */
 277:Core/Src/main.c **** static void MX_SPI1_Init(void)
 278:Core/Src/main.c **** {
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 287:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 288:Core/Src/main.c ****   hspi1.Instance = SPI1;
 289:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 290:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 291:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 292:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 293:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 294:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 295:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 296:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 297:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 298:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 299:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 300:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 301:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 302:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 303:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 304:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 305:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 306:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 307:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 308:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 309:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 310:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 311:Core/Src/main.c ****   {
 312:Core/Src/main.c ****     Error_Handler();
 313:Core/Src/main.c ****   }
 314:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 315:Core/Src/main.c **** 
 316:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 317:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 7


 318:Core/Src/main.c **** }
 319:Core/Src/main.c **** 
 320:Core/Src/main.c **** /**
 321:Core/Src/main.c ****   * @brief SPI3 Initialization Function
 322:Core/Src/main.c ****   * @param None
 323:Core/Src/main.c ****   * @retval None
 324:Core/Src/main.c ****   */
 325:Core/Src/main.c **** static void MX_SPI3_Init(void)
 326:Core/Src/main.c **** {
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 0 */
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   /* USER CODE END SPI3_Init 0 */
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 1 */
 333:Core/Src/main.c **** 
 334:Core/Src/main.c ****   /* USER CODE END SPI3_Init 1 */
 335:Core/Src/main.c ****   /* SPI3 parameter configuration*/
 336:Core/Src/main.c ****   hspi3.Instance = SPI3;
 337:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 338:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 339:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 340:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 341:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 342:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 343:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 344:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 345:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 346:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 347:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 0x0;
 348:Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 349:Core/Src/main.c ****   hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 350:Core/Src/main.c ****   hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 351:Core/Src/main.c ****   hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 352:Core/Src/main.c ****   hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 353:Core/Src/main.c ****   hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 354:Core/Src/main.c ****   hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 355:Core/Src/main.c ****   hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 356:Core/Src/main.c ****   hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 357:Core/Src/main.c ****   hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 358:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 359:Core/Src/main.c ****   {
 360:Core/Src/main.c ****     Error_Handler();
 361:Core/Src/main.c ****   }
 362:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 2 */
 363:Core/Src/main.c **** 
 364:Core/Src/main.c ****   /* USER CODE END SPI3_Init 2 */
 365:Core/Src/main.c **** 
 366:Core/Src/main.c **** }
 367:Core/Src/main.c **** 
 368:Core/Src/main.c **** /**
 369:Core/Src/main.c ****   * @brief SPI4 Initialization Function
 370:Core/Src/main.c ****   * @param None
 371:Core/Src/main.c ****   * @retval None
 372:Core/Src/main.c ****   */
 373:Core/Src/main.c **** static void MX_SPI4_Init(void)
 374:Core/Src/main.c **** {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 8


 375:Core/Src/main.c **** 
 376:Core/Src/main.c ****   /* USER CODE BEGIN SPI4_Init 0 */
 377:Core/Src/main.c **** 
 378:Core/Src/main.c ****   /* USER CODE END SPI4_Init 0 */
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****   /* USER CODE BEGIN SPI4_Init 1 */
 381:Core/Src/main.c **** 
 382:Core/Src/main.c ****   /* USER CODE END SPI4_Init 1 */
 383:Core/Src/main.c ****   /* SPI4 parameter configuration*/
 384:Core/Src/main.c ****   hspi4.Instance = SPI4;
 385:Core/Src/main.c ****   hspi4.Init.Mode = SPI_MODE_MASTER;
 386:Core/Src/main.c ****   hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 387:Core/Src/main.c ****   hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 388:Core/Src/main.c ****   hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 389:Core/Src/main.c ****   hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 390:Core/Src/main.c ****   hspi4.Init.NSS = SPI_NSS_SOFT;
 391:Core/Src/main.c ****   hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 392:Core/Src/main.c ****   hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 393:Core/Src/main.c ****   hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 394:Core/Src/main.c ****   hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 395:Core/Src/main.c ****   hspi4.Init.CRCPolynomial = 0x0;
 396:Core/Src/main.c ****   hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 397:Core/Src/main.c ****   hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 398:Core/Src/main.c ****   hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 399:Core/Src/main.c ****   hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 400:Core/Src/main.c ****   hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 401:Core/Src/main.c ****   hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 402:Core/Src/main.c ****   hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 403:Core/Src/main.c ****   hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 404:Core/Src/main.c ****   hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 405:Core/Src/main.c ****   hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 406:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi4) != HAL_OK)
 407:Core/Src/main.c ****   {
 408:Core/Src/main.c ****     Error_Handler();
 409:Core/Src/main.c ****   }
 410:Core/Src/main.c ****   /* USER CODE BEGIN SPI4_Init 2 */
 411:Core/Src/main.c **** 
 412:Core/Src/main.c ****   /* USER CODE END SPI4_Init 2 */
 413:Core/Src/main.c **** 
 414:Core/Src/main.c **** }
 415:Core/Src/main.c **** 
 416:Core/Src/main.c **** /**
 417:Core/Src/main.c ****   * @brief SPI6 Initialization Function
 418:Core/Src/main.c ****   * @param None
 419:Core/Src/main.c ****   * @retval None
 420:Core/Src/main.c ****   */
 421:Core/Src/main.c **** static void MX_SPI6_Init(void)
 422:Core/Src/main.c **** {
 423:Core/Src/main.c **** 
 424:Core/Src/main.c ****   /* USER CODE BEGIN SPI6_Init 0 */
 425:Core/Src/main.c **** 
 426:Core/Src/main.c ****   /* USER CODE END SPI6_Init 0 */
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /* USER CODE BEGIN SPI6_Init 1 */
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /* USER CODE END SPI6_Init 1 */
 431:Core/Src/main.c ****   /* SPI6 parameter configuration*/
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 9


 432:Core/Src/main.c ****   hspi6.Instance = SPI6;
 433:Core/Src/main.c ****   hspi6.Init.Mode = SPI_MODE_MASTER;
 434:Core/Src/main.c ****   hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 435:Core/Src/main.c ****   hspi6.Init.DataSize = SPI_DATASIZE_4BIT;
 436:Core/Src/main.c ****   hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 437:Core/Src/main.c ****   hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 438:Core/Src/main.c ****   hspi6.Init.NSS = SPI_NSS_SOFT;
 439:Core/Src/main.c ****   hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 440:Core/Src/main.c ****   hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 441:Core/Src/main.c ****   hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 442:Core/Src/main.c ****   hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 443:Core/Src/main.c ****   hspi6.Init.CRCPolynomial = 0x0;
 444:Core/Src/main.c ****   hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 445:Core/Src/main.c ****   hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 446:Core/Src/main.c ****   hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 447:Core/Src/main.c ****   hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 448:Core/Src/main.c ****   hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 449:Core/Src/main.c ****   hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 450:Core/Src/main.c ****   hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 451:Core/Src/main.c ****   hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 452:Core/Src/main.c ****   hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 453:Core/Src/main.c ****   hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 454:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi6) != HAL_OK)
 455:Core/Src/main.c ****   {
 456:Core/Src/main.c ****     Error_Handler();
 457:Core/Src/main.c ****   }
 458:Core/Src/main.c ****   /* USER CODE BEGIN SPI6_Init 2 */
 459:Core/Src/main.c **** 
 460:Core/Src/main.c ****   /* USER CODE END SPI6_Init 2 */
 461:Core/Src/main.c **** 
 462:Core/Src/main.c **** }
 463:Core/Src/main.c **** 
 464:Core/Src/main.c **** /**
 465:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 466:Core/Src/main.c ****   * @param None
 467:Core/Src/main.c ****   * @retval None
 468:Core/Src/main.c ****   */
 469:Core/Src/main.c **** static void MX_TIM1_Init(void)
 470:Core/Src/main.c **** {
 471:Core/Src/main.c **** 
 472:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 473:Core/Src/main.c **** 
 474:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 475:Core/Src/main.c **** 
 476:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 477:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 478:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 481:Core/Src/main.c **** 
 482:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 483:Core/Src/main.c ****   htim1.Instance = TIM1;
 484:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 485:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 486:Core/Src/main.c ****   htim1.Init.Period = 65535;
 487:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 488:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 10


 489:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 490:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 491:Core/Src/main.c ****   {
 492:Core/Src/main.c ****     Error_Handler();
 493:Core/Src/main.c ****   }
 494:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 495:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 496:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 497:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 498:Core/Src/main.c ****   {
 499:Core/Src/main.c ****     Error_Handler();
 500:Core/Src/main.c ****   }
 501:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 502:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 503:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 504:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 505:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 506:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 507:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 508:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 509:Core/Src/main.c ****   {
 510:Core/Src/main.c ****     Error_Handler();
 511:Core/Src/main.c ****   }
 512:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 513:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 514:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 515:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 516:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 517:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 518:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 519:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 520:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 521:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 522:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 523:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 524:Core/Src/main.c ****   {
 525:Core/Src/main.c ****     Error_Handler();
 526:Core/Src/main.c ****   }
 527:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 528:Core/Src/main.c **** 
 529:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 530:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
 531:Core/Src/main.c **** 
 532:Core/Src/main.c **** }
 533:Core/Src/main.c **** 
 534:Core/Src/main.c **** /**
 535:Core/Src/main.c ****   * @brief UART4 Initialization Function
 536:Core/Src/main.c ****   * @param None
 537:Core/Src/main.c ****   * @retval None
 538:Core/Src/main.c ****   */
 539:Core/Src/main.c **** static void MX_UART4_Init(void)
 540:Core/Src/main.c **** {
 541:Core/Src/main.c **** 
 542:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 543:Core/Src/main.c **** 
 544:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 545:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 11


 546:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 547:Core/Src/main.c **** 
 548:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 549:Core/Src/main.c ****   huart4.Instance = UART4;
 550:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 551:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 552:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 553:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 554:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 555:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 556:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 557:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 558:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 559:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 560:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart4, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 561:Core/Src/main.c ****   {
 562:Core/Src/main.c ****     Error_Handler();
 563:Core/Src/main.c ****   }
 564:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 565:Core/Src/main.c ****   {
 566:Core/Src/main.c ****     Error_Handler();
 567:Core/Src/main.c ****   }
 568:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 569:Core/Src/main.c ****   {
 570:Core/Src/main.c ****     Error_Handler();
 571:Core/Src/main.c ****   }
 572:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 573:Core/Src/main.c ****   {
 574:Core/Src/main.c ****     Error_Handler();
 575:Core/Src/main.c ****   }
 576:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 577:Core/Src/main.c **** 
 578:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 579:Core/Src/main.c **** 
 580:Core/Src/main.c **** }
 581:Core/Src/main.c **** 
 582:Core/Src/main.c **** /**
 583:Core/Src/main.c ****   * @brief UART8 Initialization Function
 584:Core/Src/main.c ****   * @param None
 585:Core/Src/main.c ****   * @retval None
 586:Core/Src/main.c ****   */
 587:Core/Src/main.c **** static void MX_UART8_Init(void)
 588:Core/Src/main.c **** {
 589:Core/Src/main.c **** 
 590:Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 0 */
 591:Core/Src/main.c **** 
 592:Core/Src/main.c ****   /* USER CODE END UART8_Init 0 */
 593:Core/Src/main.c **** 
 594:Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 1 */
 595:Core/Src/main.c **** 
 596:Core/Src/main.c ****   /* USER CODE END UART8_Init 1 */
 597:Core/Src/main.c ****   huart8.Instance = UART8;
 598:Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 599:Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 600:Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 601:Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 602:Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 12


 603:Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 604:Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 605:Core/Src/main.c ****   huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 606:Core/Src/main.c ****   huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 607:Core/Src/main.c ****   huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 608:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart8, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 609:Core/Src/main.c ****   {
 610:Core/Src/main.c ****     Error_Handler();
 611:Core/Src/main.c ****   }
 612:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 613:Core/Src/main.c ****   {
 614:Core/Src/main.c ****     Error_Handler();
 615:Core/Src/main.c ****   }
 616:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 617:Core/Src/main.c ****   {
 618:Core/Src/main.c ****     Error_Handler();
 619:Core/Src/main.c ****   }
 620:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 621:Core/Src/main.c ****   {
 622:Core/Src/main.c ****     Error_Handler();
 623:Core/Src/main.c ****   }
 624:Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 2 */
 625:Core/Src/main.c **** 
 626:Core/Src/main.c ****   /* USER CODE END UART8_Init 2 */
 627:Core/Src/main.c **** 
 628:Core/Src/main.c **** }
 629:Core/Src/main.c **** 
 630:Core/Src/main.c **** /**
 631:Core/Src/main.c ****   * @brief USART1 Initialization Function
 632:Core/Src/main.c ****   * @param None
 633:Core/Src/main.c ****   * @retval None
 634:Core/Src/main.c ****   */
 635:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 636:Core/Src/main.c **** {
 637:Core/Src/main.c **** 
 638:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 639:Core/Src/main.c **** 
 640:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 641:Core/Src/main.c **** 
 642:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 643:Core/Src/main.c **** 
 644:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 645:Core/Src/main.c ****   huart1.Instance = USART1;
 646:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 647:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 648:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 649:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 650:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 651:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 652:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 653:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 654:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 655:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 656:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 657:Core/Src/main.c ****   {
 658:Core/Src/main.c ****     Error_Handler();
 659:Core/Src/main.c ****   }
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 13


 660:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 661:Core/Src/main.c ****   {
 662:Core/Src/main.c ****     Error_Handler();
 663:Core/Src/main.c ****   }
 664:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 665:Core/Src/main.c ****   {
 666:Core/Src/main.c ****     Error_Handler();
 667:Core/Src/main.c ****   }
 668:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 669:Core/Src/main.c ****   {
 670:Core/Src/main.c ****     Error_Handler();
 671:Core/Src/main.c ****   }
 672:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 673:Core/Src/main.c **** 
 674:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 675:Core/Src/main.c **** 
 676:Core/Src/main.c **** }
 677:Core/Src/main.c **** 
 678:Core/Src/main.c **** /**
 679:Core/Src/main.c ****   * @brief WWDG1 Initialization Function
 680:Core/Src/main.c ****   * @param None
 681:Core/Src/main.c ****   * @retval None
 682:Core/Src/main.c ****   */
 683:Core/Src/main.c **** static void MX_WWDG1_Init(void)
 684:Core/Src/main.c **** {
 685:Core/Src/main.c **** 
 686:Core/Src/main.c ****   /* USER CODE BEGIN WWDG1_Init 0 */
 687:Core/Src/main.c **** 
 688:Core/Src/main.c ****   /* USER CODE END WWDG1_Init 0 */
 689:Core/Src/main.c **** 
 690:Core/Src/main.c ****   /* USER CODE BEGIN WWDG1_Init 1 */
 691:Core/Src/main.c **** 
 692:Core/Src/main.c ****   /* USER CODE END WWDG1_Init 1 */
 693:Core/Src/main.c ****   hwwdg1.Instance = WWDG1;
 694:Core/Src/main.c ****   hwwdg1.Init.Prescaler = WWDG_PRESCALER_1;
 695:Core/Src/main.c ****   hwwdg1.Init.Window = 64;
 696:Core/Src/main.c ****   hwwdg1.Init.Counter = 64;
 697:Core/Src/main.c ****   hwwdg1.Init.EWIMode = WWDG_EWI_DISABLE;
 698:Core/Src/main.c ****   if (HAL_WWDG_Init(&hwwdg1) != HAL_OK)
 699:Core/Src/main.c ****   {
 700:Core/Src/main.c ****     Error_Handler();
 701:Core/Src/main.c ****   }
 702:Core/Src/main.c ****   /* USER CODE BEGIN WWDG1_Init 2 */
 703:Core/Src/main.c **** 
 704:Core/Src/main.c ****   /* USER CODE END WWDG1_Init 2 */
 705:Core/Src/main.c **** 
 706:Core/Src/main.c **** }
 707:Core/Src/main.c **** 
 708:Core/Src/main.c **** /**
 709:Core/Src/main.c ****   * @brief GPIO Initialization Function
 710:Core/Src/main.c ****   * @param None
 711:Core/Src/main.c ****   * @retval None
 712:Core/Src/main.c ****   */
 713:Core/Src/main.c **** static void MX_GPIO_Init(void)
 714:Core/Src/main.c **** {
 715:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 716:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 14


 717:Core/Src/main.c **** 
 718:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 719:Core/Src/main.c **** 
 720:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 721:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 722:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 723:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 724:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 725:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 726:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 727:Core/Src/main.c **** 
 728:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 729:Core/Src/main.c ****   HAL_GPIO_WritePin(TPU_SELECT_GPIO_Port, TPU_SELECT_Pin, GPIO_PIN_RESET);
 730:Core/Src/main.c **** 
 731:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 732:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, MAG_CS_Pin|MPU_R_Pin|MPU_G_Pin|MPU_B_Pin
 733:Core/Src/main.c ****                           |SPU_SELECT_Pin, GPIO_PIN_RESET);
 734:Core/Src/main.c **** 
 735:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 736:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, IMU1_INT_Pin|IMU1_CS_Pin|IMU2_INT_Pin, GPIO_PIN_RESET);
 737:Core/Src/main.c **** 
 738:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 739:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, MPU_CAN_S_Pin|BMP_CS_Pin|BMP_INT_Pin|ICP_CS_Pin
 740:Core/Src/main.c ****                           |ICP_INT_Pin, GPIO_PIN_RESET);
 741:Core/Src/main.c **** 
 742:Core/Src/main.c ****   /*Configure GPIO pin : TPU_SELECT_Pin */
 743:Core/Src/main.c ****   GPIO_InitStruct.Pin = TPU_SELECT_Pin;
 744:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 745:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 746:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 747:Core/Src/main.c ****   HAL_GPIO_Init(TPU_SELECT_GPIO_Port, &GPIO_InitStruct);
 748:Core/Src/main.c **** 
 749:Core/Src/main.c ****   /*Configure GPIO pins : MAG_CS_Pin MPU_B_Pin SPU_SELECT_Pin */
 750:Core/Src/main.c ****   GPIO_InitStruct.Pin = MAG_CS_Pin|MPU_B_Pin|SPU_SELECT_Pin;
 751:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 752:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 753:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 754:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 755:Core/Src/main.c **** 
 756:Core/Src/main.c ****   /*Configure GPIO pins : IMU1_INT_Pin IMU1_CS_Pin IMU2_INT_Pin */
 757:Core/Src/main.c ****   GPIO_InitStruct.Pin = IMU1_INT_Pin|IMU1_CS_Pin|IMU2_INT_Pin;
 758:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 759:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 760:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 761:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 762:Core/Src/main.c **** 
 763:Core/Src/main.c ****   /*Configure GPIO pins : IMU2_CS_Pin IMU3_INT_Pin IMU3_CS_Pin */
 764:Core/Src/main.c ****   GPIO_InitStruct.Pin = IMU2_CS_Pin|IMU3_INT_Pin|IMU3_CS_Pin;
 765:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 766:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 767:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 768:Core/Src/main.c **** 
 769:Core/Src/main.c ****   /*Configure GPIO pins : MPU_R_Pin MPU_G_Pin */
 770:Core/Src/main.c ****   GPIO_InitStruct.Pin = MPU_R_Pin|MPU_G_Pin;
 771:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 772:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 773:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 15


 774:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 775:Core/Src/main.c **** 
 776:Core/Src/main.c ****   /*Configure GPIO pins : MPU_CAN_S_Pin BMP_CS_Pin BMP_INT_Pin ICP_CS_Pin
 777:Core/Src/main.c ****                            ICP_INT_Pin */
 778:Core/Src/main.c ****   GPIO_InitStruct.Pin = MPU_CAN_S_Pin|BMP_CS_Pin|BMP_INT_Pin|ICP_CS_Pin
 779:Core/Src/main.c ****                           |ICP_INT_Pin;
 780:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 781:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 782:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 783:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 784:Core/Src/main.c **** 
 785:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 786:Core/Src/main.c **** 
 787:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 788:Core/Src/main.c **** }
 789:Core/Src/main.c **** 
 790:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 791:Core/Src/main.c **** 
 792:Core/Src/main.c **** /* USER CODE END 4 */
 793:Core/Src/main.c **** 
 794:Core/Src/main.c ****  /* MPU Configuration */
 795:Core/Src/main.c **** 
 796:Core/Src/main.c **** void MPU_Config(void)
 797:Core/Src/main.c **** {
  27              		.loc 1 797 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 85B0     		sub	sp, sp, #20
  37              		.cfi_def_cfa_offset 32
 798:Core/Src/main.c ****   MPU_Region_InitTypeDef MPU_InitStruct = {0};
  38              		.loc 1 798 3 view .LVU1
  39              		.loc 1 798 26 is_stmt 0 view .LVU2
  40 0004 0024     		movs	r4, #0
  41 0006 0094     		str	r4, [sp]
  42 0008 0194     		str	r4, [sp, #4]
  43 000a 0294     		str	r4, [sp, #8]
  44 000c 0394     		str	r4, [sp, #12]
 799:Core/Src/main.c **** 
 800:Core/Src/main.c ****   /* Disables the MPU */
 801:Core/Src/main.c ****   HAL_MPU_Disable();
  45              		.loc 1 801 3 is_stmt 1 view .LVU3
  46 000e FFF7FEFF 		bl	HAL_MPU_Disable
  47              	.LVL0:
 802:Core/Src/main.c **** 
 803:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
 804:Core/Src/main.c ****   */
 805:Core/Src/main.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  48              		.loc 1 805 3 view .LVU4
  49              		.loc 1 805 25 is_stmt 0 view .LVU5
  50 0012 0123     		movs	r3, #1
  51 0014 8DF80030 		strb	r3, [sp]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 16


 806:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  52              		.loc 1 806 3 is_stmt 1 view .LVU6
  53              		.loc 1 806 25 is_stmt 0 view .LVU7
  54 0018 8DF80140 		strb	r4, [sp, #1]
 807:Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x0;
  55              		.loc 1 807 3 is_stmt 1 view .LVU8
  56              		.loc 1 807 30 is_stmt 0 view .LVU9
  57 001c 0194     		str	r4, [sp, #4]
 808:Core/Src/main.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
  58              		.loc 1 808 3 is_stmt 1 view .LVU10
  59              		.loc 1 808 23 is_stmt 0 view .LVU11
  60 001e 1F22     		movs	r2, #31
  61 0020 8DF80820 		strb	r2, [sp, #8]
 809:Core/Src/main.c ****   MPU_InitStruct.SubRegionDisable = 0x87;
  62              		.loc 1 809 3 is_stmt 1 view .LVU12
  63              		.loc 1 809 35 is_stmt 0 view .LVU13
  64 0024 8722     		movs	r2, #135
  65 0026 8DF80920 		strb	r2, [sp, #9]
 810:Core/Src/main.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  66              		.loc 1 810 3 is_stmt 1 view .LVU14
  67              		.loc 1 810 31 is_stmt 0 view .LVU15
  68 002a 8DF80A40 		strb	r4, [sp, #10]
 811:Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
  69              		.loc 1 811 3 is_stmt 1 view .LVU16
  70              		.loc 1 811 35 is_stmt 0 view .LVU17
  71 002e 8DF80B40 		strb	r4, [sp, #11]
 812:Core/Src/main.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
  72              		.loc 1 812 3 is_stmt 1 view .LVU18
  73              		.loc 1 812 30 is_stmt 0 view .LVU19
  74 0032 8DF80C30 		strb	r3, [sp, #12]
 813:Core/Src/main.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  75              		.loc 1 813 3 is_stmt 1 view .LVU20
  76              		.loc 1 813 30 is_stmt 0 view .LVU21
  77 0036 8DF80D30 		strb	r3, [sp, #13]
 814:Core/Src/main.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  78              		.loc 1 814 3 is_stmt 1 view .LVU22
  79              		.loc 1 814 30 is_stmt 0 view .LVU23
  80 003a 8DF80E40 		strb	r4, [sp, #14]
 815:Core/Src/main.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
  81              		.loc 1 815 3 is_stmt 1 view .LVU24
  82              		.loc 1 815 31 is_stmt 0 view .LVU25
  83 003e 8DF80F40 		strb	r4, [sp, #15]
 816:Core/Src/main.c **** 
 817:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
  84              		.loc 1 817 3 is_stmt 1 view .LVU26
  85 0042 6846     		mov	r0, sp
  86 0044 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
  87              	.LVL1:
 818:Core/Src/main.c ****   /* Enables the MPU */
 819:Core/Src/main.c ****   HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
  88              		.loc 1 819 3 view .LVU27
  89 0048 0420     		movs	r0, #4
  90 004a FFF7FEFF 		bl	HAL_MPU_Enable
  91              	.LVL2:
 820:Core/Src/main.c **** 
 821:Core/Src/main.c **** }
  92              		.loc 1 821 1 is_stmt 0 view .LVU28
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 17


  93 004e 05B0     		add	sp, sp, #20
  94              		.cfi_def_cfa_offset 12
  95              		@ sp needed
  96 0050 30BD     		pop	{r4, r5, pc}
  97              		.cfi_endproc
  98              	.LFE161:
 100              		.section	.text.MX_GPIO_Init,"ax",%progbits
 101              		.align	1
 102              		.syntax unified
 103              		.thumb
 104              		.thumb_func
 106              	MX_GPIO_Init:
 107              	.LFB160:
 714:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 108              		.loc 1 714 1 is_stmt 1 view -0
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 48
 111              		@ frame_needed = 0, uses_anonymous_args = 0
 112 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 113              		.cfi_def_cfa_offset 32
 114              		.cfi_offset 4, -32
 115              		.cfi_offset 5, -28
 116              		.cfi_offset 6, -24
 117              		.cfi_offset 7, -20
 118              		.cfi_offset 8, -16
 119              		.cfi_offset 9, -12
 120              		.cfi_offset 10, -8
 121              		.cfi_offset 14, -4
 122 0004 8CB0     		sub	sp, sp, #48
 123              		.cfi_def_cfa_offset 80
 715:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 124              		.loc 1 715 3 view .LVU30
 715:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 125              		.loc 1 715 20 is_stmt 0 view .LVU31
 126 0006 07AD     		add	r5, sp, #28
 127 0008 0024     		movs	r4, #0
 128 000a 0794     		str	r4, [sp, #28]
 129 000c 0894     		str	r4, [sp, #32]
 130 000e 0994     		str	r4, [sp, #36]
 131 0010 0A94     		str	r4, [sp, #40]
 132 0012 0B94     		str	r4, [sp, #44]
 721:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 133              		.loc 1 721 3 is_stmt 1 view .LVU32
 134              	.LBB4:
 721:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 135              		.loc 1 721 3 view .LVU33
 721:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 136              		.loc 1 721 3 view .LVU34
 137 0014 524B     		ldr	r3, .L5
 138 0016 D3F8E020 		ldr	r2, [r3, #224]
 139 001a 42F01002 		orr	r2, r2, #16
 140 001e C3F8E020 		str	r2, [r3, #224]
 721:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 141              		.loc 1 721 3 view .LVU35
 142 0022 D3F8E020 		ldr	r2, [r3, #224]
 143 0026 02F01002 		and	r2, r2, #16
 144 002a 0192     		str	r2, [sp, #4]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 18


 721:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 145              		.loc 1 721 3 view .LVU36
 146 002c 019A     		ldr	r2, [sp, #4]
 147              	.LBE4:
 721:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 148              		.loc 1 721 3 view .LVU37
 722:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 149              		.loc 1 722 3 view .LVU38
 150              	.LBB5:
 722:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 151              		.loc 1 722 3 view .LVU39
 722:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 152              		.loc 1 722 3 view .LVU40
 153 002e D3F8E020 		ldr	r2, [r3, #224]
 154 0032 42F00402 		orr	r2, r2, #4
 155 0036 C3F8E020 		str	r2, [r3, #224]
 722:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 156              		.loc 1 722 3 view .LVU41
 157 003a D3F8E020 		ldr	r2, [r3, #224]
 158 003e 02F00402 		and	r2, r2, #4
 159 0042 0292     		str	r2, [sp, #8]
 722:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 160              		.loc 1 722 3 view .LVU42
 161 0044 029A     		ldr	r2, [sp, #8]
 162              	.LBE5:
 722:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 163              		.loc 1 722 3 view .LVU43
 723:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 164              		.loc 1 723 3 view .LVU44
 165              	.LBB6:
 723:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 166              		.loc 1 723 3 view .LVU45
 723:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 167              		.loc 1 723 3 view .LVU46
 168 0046 D3F8E020 		ldr	r2, [r3, #224]
 169 004a 42F08002 		orr	r2, r2, #128
 170 004e C3F8E020 		str	r2, [r3, #224]
 723:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 171              		.loc 1 723 3 view .LVU47
 172 0052 D3F8E020 		ldr	r2, [r3, #224]
 173 0056 02F08002 		and	r2, r2, #128
 174 005a 0392     		str	r2, [sp, #12]
 723:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 175              		.loc 1 723 3 view .LVU48
 176 005c 039A     		ldr	r2, [sp, #12]
 177              	.LBE6:
 723:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 178              		.loc 1 723 3 view .LVU49
 724:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 179              		.loc 1 724 3 view .LVU50
 180              	.LBB7:
 724:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 181              		.loc 1 724 3 view .LVU51
 724:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 182              		.loc 1 724 3 view .LVU52
 183 005e D3F8E020 		ldr	r2, [r3, #224]
 184 0062 42F00102 		orr	r2, r2, #1
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 19


 185 0066 C3F8E020 		str	r2, [r3, #224]
 724:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 186              		.loc 1 724 3 view .LVU53
 187 006a D3F8E020 		ldr	r2, [r3, #224]
 188 006e 02F00102 		and	r2, r2, #1
 189 0072 0492     		str	r2, [sp, #16]
 724:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 190              		.loc 1 724 3 view .LVU54
 191 0074 049A     		ldr	r2, [sp, #16]
 192              	.LBE7:
 724:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 193              		.loc 1 724 3 view .LVU55
 725:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 194              		.loc 1 725 3 view .LVU56
 195              	.LBB8:
 725:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 196              		.loc 1 725 3 view .LVU57
 725:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 197              		.loc 1 725 3 view .LVU58
 198 0076 D3F8E020 		ldr	r2, [r3, #224]
 199 007a 42F00202 		orr	r2, r2, #2
 200 007e C3F8E020 		str	r2, [r3, #224]
 725:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 201              		.loc 1 725 3 view .LVU59
 202 0082 D3F8E020 		ldr	r2, [r3, #224]
 203 0086 02F00202 		and	r2, r2, #2
 204 008a 0592     		str	r2, [sp, #20]
 725:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 205              		.loc 1 725 3 view .LVU60
 206 008c 059A     		ldr	r2, [sp, #20]
 207              	.LBE8:
 725:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 208              		.loc 1 725 3 view .LVU61
 726:Core/Src/main.c **** 
 209              		.loc 1 726 3 view .LVU62
 210              	.LBB9:
 726:Core/Src/main.c **** 
 211              		.loc 1 726 3 view .LVU63
 726:Core/Src/main.c **** 
 212              		.loc 1 726 3 view .LVU64
 213 008e D3F8E020 		ldr	r2, [r3, #224]
 214 0092 42F00802 		orr	r2, r2, #8
 215 0096 C3F8E020 		str	r2, [r3, #224]
 726:Core/Src/main.c **** 
 216              		.loc 1 726 3 view .LVU65
 217 009a D3F8E030 		ldr	r3, [r3, #224]
 218 009e 03F00803 		and	r3, r3, #8
 219 00a2 0693     		str	r3, [sp, #24]
 726:Core/Src/main.c **** 
 220              		.loc 1 726 3 view .LVU66
 221 00a4 069B     		ldr	r3, [sp, #24]
 222              	.LBE9:
 726:Core/Src/main.c **** 
 223              		.loc 1 726 3 view .LVU67
 729:Core/Src/main.c **** 
 224              		.loc 1 729 3 view .LVU68
 225 00a6 DFF8C0A0 		ldr	r10, .L5+8
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 20


 226 00aa 2246     		mov	r2, r4
 227 00ac 1021     		movs	r1, #16
 228 00ae 5046     		mov	r0, r10
 229 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 230              	.LVL3:
 732:Core/Src/main.c ****                           |SPU_SELECT_Pin, GPIO_PIN_RESET);
 231              		.loc 1 732 3 view .LVU69
 232 00b4 2B4F     		ldr	r7, .L5+4
 233 00b6 2246     		mov	r2, r4
 234 00b8 47F20221 		movw	r1, #29186
 235 00bc 3846     		mov	r0, r7
 236 00be FFF7FEFF 		bl	HAL_GPIO_WritePin
 237              	.LVL4:
 736:Core/Src/main.c **** 
 238              		.loc 1 736 3 view .LVU70
 239 00c2 DFF8A880 		ldr	r8, .L5+12
 240 00c6 2246     		mov	r2, r4
 241 00c8 4FF4E051 		mov	r1, #7168
 242 00cc 4046     		mov	r0, r8
 243 00ce FFF7FEFF 		bl	HAL_GPIO_WritePin
 244              	.LVL5:
 739:Core/Src/main.c ****                           |ICP_INT_Pin, GPIO_PIN_RESET);
 245              		.loc 1 739 3 view .LVU71
 246 00d2 DFF89C90 		ldr	r9, .L5+16
 247 00d6 2246     		mov	r2, r4
 248 00d8 7C21     		movs	r1, #124
 249 00da 4846     		mov	r0, r9
 250 00dc FFF7FEFF 		bl	HAL_GPIO_WritePin
 251              	.LVL6:
 743:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 252              		.loc 1 743 3 view .LVU72
 743:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 253              		.loc 1 743 23 is_stmt 0 view .LVU73
 254 00e0 1023     		movs	r3, #16
 255 00e2 0793     		str	r3, [sp, #28]
 744:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 256              		.loc 1 744 3 is_stmt 1 view .LVU74
 744:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 257              		.loc 1 744 24 is_stmt 0 view .LVU75
 258 00e4 0126     		movs	r6, #1
 259 00e6 0896     		str	r6, [sp, #32]
 745:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 260              		.loc 1 745 3 is_stmt 1 view .LVU76
 745:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 261              		.loc 1 745 24 is_stmt 0 view .LVU77
 262 00e8 0994     		str	r4, [sp, #36]
 746:Core/Src/main.c ****   HAL_GPIO_Init(TPU_SELECT_GPIO_Port, &GPIO_InitStruct);
 263              		.loc 1 746 3 is_stmt 1 view .LVU78
 746:Core/Src/main.c ****   HAL_GPIO_Init(TPU_SELECT_GPIO_Port, &GPIO_InitStruct);
 264              		.loc 1 746 25 is_stmt 0 view .LVU79
 265 00ea 0A94     		str	r4, [sp, #40]
 747:Core/Src/main.c **** 
 266              		.loc 1 747 3 is_stmt 1 view .LVU80
 267 00ec 2946     		mov	r1, r5
 268 00ee 5046     		mov	r0, r10
 269 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 270              	.LVL7:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 21


 750:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 271              		.loc 1 750 3 view .LVU81
 750:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 272              		.loc 1 750 23 is_stmt 0 view .LVU82
 273 00f4 44F20223 		movw	r3, #16898
 274 00f8 0793     		str	r3, [sp, #28]
 751:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 275              		.loc 1 751 3 is_stmt 1 view .LVU83
 751:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 276              		.loc 1 751 24 is_stmt 0 view .LVU84
 277 00fa 0896     		str	r6, [sp, #32]
 752:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 278              		.loc 1 752 3 is_stmt 1 view .LVU85
 752:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 279              		.loc 1 752 24 is_stmt 0 view .LVU86
 280 00fc 0994     		str	r4, [sp, #36]
 753:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 281              		.loc 1 753 3 is_stmt 1 view .LVU87
 753:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 282              		.loc 1 753 25 is_stmt 0 view .LVU88
 283 00fe 0A94     		str	r4, [sp, #40]
 754:Core/Src/main.c **** 
 284              		.loc 1 754 3 is_stmt 1 view .LVU89
 285 0100 2946     		mov	r1, r5
 286 0102 3846     		mov	r0, r7
 287 0104 FFF7FEFF 		bl	HAL_GPIO_Init
 288              	.LVL8:
 757:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 289              		.loc 1 757 3 view .LVU90
 757:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 290              		.loc 1 757 23 is_stmt 0 view .LVU91
 291 0108 4FF4E053 		mov	r3, #7168
 292 010c 0793     		str	r3, [sp, #28]
 758:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 293              		.loc 1 758 3 is_stmt 1 view .LVU92
 758:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 294              		.loc 1 758 24 is_stmt 0 view .LVU93
 295 010e 0896     		str	r6, [sp, #32]
 759:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 296              		.loc 1 759 3 is_stmt 1 view .LVU94
 759:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 297              		.loc 1 759 24 is_stmt 0 view .LVU95
 298 0110 0994     		str	r4, [sp, #36]
 760:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 299              		.loc 1 760 3 is_stmt 1 view .LVU96
 760:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 300              		.loc 1 760 25 is_stmt 0 view .LVU97
 301 0112 0A94     		str	r4, [sp, #40]
 761:Core/Src/main.c **** 
 302              		.loc 1 761 3 is_stmt 1 view .LVU98
 303 0114 2946     		mov	r1, r5
 304 0116 4046     		mov	r0, r8
 305 0118 FFF7FEFF 		bl	HAL_GPIO_Init
 306              	.LVL9:
 764:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 307              		.loc 1 764 3 view .LVU99
 764:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 22


 308              		.loc 1 764 23 is_stmt 0 view .LVU100
 309 011c 4FF46043 		mov	r3, #57344
 310 0120 0793     		str	r3, [sp, #28]
 765:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 311              		.loc 1 765 3 is_stmt 1 view .LVU101
 765:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 312              		.loc 1 765 24 is_stmt 0 view .LVU102
 313 0122 4FF48813 		mov	r3, #1114112
 314 0126 0893     		str	r3, [sp, #32]
 766:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 315              		.loc 1 766 3 is_stmt 1 view .LVU103
 766:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 316              		.loc 1 766 24 is_stmt 0 view .LVU104
 317 0128 0994     		str	r4, [sp, #36]
 767:Core/Src/main.c **** 
 318              		.loc 1 767 3 is_stmt 1 view .LVU105
 319 012a 2946     		mov	r1, r5
 320 012c 4046     		mov	r0, r8
 321 012e FFF7FEFF 		bl	HAL_GPIO_Init
 322              	.LVL10:
 770:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 323              		.loc 1 770 3 view .LVU106
 770:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 324              		.loc 1 770 23 is_stmt 0 view .LVU107
 325 0132 4FF44053 		mov	r3, #12288
 326 0136 0793     		str	r3, [sp, #28]
 771:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 327              		.loc 1 771 3 is_stmt 1 view .LVU108
 771:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 328              		.loc 1 771 24 is_stmt 0 view .LVU109
 329 0138 1123     		movs	r3, #17
 330 013a 0893     		str	r3, [sp, #32]
 772:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 331              		.loc 1 772 3 is_stmt 1 view .LVU110
 772:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 332              		.loc 1 772 24 is_stmt 0 view .LVU111
 333 013c 0994     		str	r4, [sp, #36]
 773:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 334              		.loc 1 773 3 is_stmt 1 view .LVU112
 773:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 335              		.loc 1 773 25 is_stmt 0 view .LVU113
 336 013e 0A94     		str	r4, [sp, #40]
 774:Core/Src/main.c **** 
 337              		.loc 1 774 3 is_stmt 1 view .LVU114
 338 0140 2946     		mov	r1, r5
 339 0142 3846     		mov	r0, r7
 340 0144 FFF7FEFF 		bl	HAL_GPIO_Init
 341              	.LVL11:
 778:Core/Src/main.c ****                           |ICP_INT_Pin;
 342              		.loc 1 778 3 view .LVU115
 778:Core/Src/main.c ****                           |ICP_INT_Pin;
 343              		.loc 1 778 23 is_stmt 0 view .LVU116
 344 0148 7C23     		movs	r3, #124
 345 014a 0793     		str	r3, [sp, #28]
 780:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 346              		.loc 1 780 3 is_stmt 1 view .LVU117
 780:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 23


 347              		.loc 1 780 24 is_stmt 0 view .LVU118
 348 014c 0896     		str	r6, [sp, #32]
 781:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 349              		.loc 1 781 3 is_stmt 1 view .LVU119
 781:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 350              		.loc 1 781 24 is_stmt 0 view .LVU120
 351 014e 0994     		str	r4, [sp, #36]
 782:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 352              		.loc 1 782 3 is_stmt 1 view .LVU121
 782:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 353              		.loc 1 782 25 is_stmt 0 view .LVU122
 354 0150 0A94     		str	r4, [sp, #40]
 783:Core/Src/main.c **** 
 355              		.loc 1 783 3 is_stmt 1 view .LVU123
 356 0152 2946     		mov	r1, r5
 357 0154 4846     		mov	r0, r9
 358 0156 FFF7FEFF 		bl	HAL_GPIO_Init
 359              	.LVL12:
 788:Core/Src/main.c **** 
 360              		.loc 1 788 1 is_stmt 0 view .LVU124
 361 015a 0CB0     		add	sp, sp, #48
 362              		.cfi_def_cfa_offset 32
 363              		@ sp needed
 364 015c BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 365              	.L6:
 366              		.align	2
 367              	.L5:
 368 0160 00440258 		.word	1476543488
 369 0164 00040258 		.word	1476527104
 370 0168 00080258 		.word	1476528128
 371 016c 00100258 		.word	1476530176
 372 0170 000C0258 		.word	1476529152
 373              		.cfi_endproc
 374              	.LFE160:
 376              		.section	.text.Error_Handler,"ax",%progbits
 377              		.align	1
 378              		.global	Error_Handler
 379              		.syntax unified
 380              		.thumb
 381              		.thumb_func
 383              	Error_Handler:
 384              	.LFB162:
 822:Core/Src/main.c **** 
 823:Core/Src/main.c **** /**
 824:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 825:Core/Src/main.c ****   * @retval None
 826:Core/Src/main.c ****   */
 827:Core/Src/main.c **** void Error_Handler(void)
 828:Core/Src/main.c **** {
 385              		.loc 1 828 1 is_stmt 1 view -0
 386              		.cfi_startproc
 387              		@ Volatile: function does not return.
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		@ link register save eliminated.
 829:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 830:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 24


 831:Core/Src/main.c ****   __disable_irq();
 391              		.loc 1 831 3 view .LVU126
 392              	.LBB10:
 393              	.LBI10:
 394              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 25


  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 26


 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 27


 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 395              		.loc 2 207 27 view .LVU127
 396              	.LBB11:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 397              		.loc 2 209 3 view .LVU128
 398              		.syntax unified
 399              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 400 0000 72B6     		cpsid i
 401              	@ 0 "" 2
 402              		.thumb
 403              		.syntax unified
 404              	.L8:
 405              	.LBE11:
 406              	.LBE10:
 832:Core/Src/main.c ****   while (1)
 407              		.loc 1 832 3 view .LVU129
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 28


 833:Core/Src/main.c ****   {
 834:Core/Src/main.c ****   }
 408              		.loc 1 834 3 view .LVU130
 832:Core/Src/main.c ****   while (1)
 409              		.loc 1 832 9 view .LVU131
 410 0002 FEE7     		b	.L8
 411              		.cfi_endproc
 412              	.LFE162:
 414              		.section	.text.MX_SPI1_Init,"ax",%progbits
 415              		.align	1
 416              		.syntax unified
 417              		.thumb
 418              		.thumb_func
 420              	MX_SPI1_Init:
 421              	.LFB151:
 278:Core/Src/main.c **** 
 422              		.loc 1 278 1 view -0
 423              		.cfi_startproc
 424              		@ args = 0, pretend = 0, frame = 0
 425              		@ frame_needed = 0, uses_anonymous_args = 0
 426 0000 08B5     		push	{r3, lr}
 427              		.cfi_def_cfa_offset 8
 428              		.cfi_offset 3, -8
 429              		.cfi_offset 14, -4
 288:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 430              		.loc 1 288 3 view .LVU133
 288:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 431              		.loc 1 288 18 is_stmt 0 view .LVU134
 432 0002 1348     		ldr	r0, .L13
 433 0004 134B     		ldr	r3, .L13+4
 434 0006 0360     		str	r3, [r0]
 289:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 435              		.loc 1 289 3 is_stmt 1 view .LVU135
 289:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 436              		.loc 1 289 19 is_stmt 0 view .LVU136
 437 0008 4FF48003 		mov	r3, #4194304
 438 000c 4360     		str	r3, [r0, #4]
 290:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 439              		.loc 1 290 3 is_stmt 1 view .LVU137
 290:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 440              		.loc 1 290 24 is_stmt 0 view .LVU138
 441 000e 0023     		movs	r3, #0
 442 0010 8360     		str	r3, [r0, #8]
 291:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 443              		.loc 1 291 3 is_stmt 1 view .LVU139
 291:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 444              		.loc 1 291 23 is_stmt 0 view .LVU140
 445 0012 0322     		movs	r2, #3
 446 0014 C260     		str	r2, [r0, #12]
 292:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 447              		.loc 1 292 3 is_stmt 1 view .LVU141
 292:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 448              		.loc 1 292 26 is_stmt 0 view .LVU142
 449 0016 0361     		str	r3, [r0, #16]
 293:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 450              		.loc 1 293 3 is_stmt 1 view .LVU143
 293:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 29


 451              		.loc 1 293 23 is_stmt 0 view .LVU144
 452 0018 4361     		str	r3, [r0, #20]
 294:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 453              		.loc 1 294 3 is_stmt 1 view .LVU145
 294:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 454              		.loc 1 294 18 is_stmt 0 view .LVU146
 455 001a 4FF08062 		mov	r2, #67108864
 456 001e 8261     		str	r2, [r0, #24]
 295:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 457              		.loc 1 295 3 is_stmt 1 view .LVU147
 295:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 458              		.loc 1 295 32 is_stmt 0 view .LVU148
 459 0020 C361     		str	r3, [r0, #28]
 296:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 460              		.loc 1 296 3 is_stmt 1 view .LVU149
 296:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 461              		.loc 1 296 23 is_stmt 0 view .LVU150
 462 0022 0362     		str	r3, [r0, #32]
 297:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 463              		.loc 1 297 3 is_stmt 1 view .LVU151
 297:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 464              		.loc 1 297 21 is_stmt 0 view .LVU152
 465 0024 4362     		str	r3, [r0, #36]
 298:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 466              		.loc 1 298 3 is_stmt 1 view .LVU153
 298:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 467              		.loc 1 298 29 is_stmt 0 view .LVU154
 468 0026 8362     		str	r3, [r0, #40]
 299:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 469              		.loc 1 299 3 is_stmt 1 view .LVU155
 299:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 470              		.loc 1 299 28 is_stmt 0 view .LVU156
 471 0028 C362     		str	r3, [r0, #44]
 300:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 472              		.loc 1 300 3 is_stmt 1 view .LVU157
 300:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 473              		.loc 1 300 23 is_stmt 0 view .LVU158
 474 002a 4FF08042 		mov	r2, #1073741824
 475 002e 4263     		str	r2, [r0, #52]
 301:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 476              		.loc 1 301 3 is_stmt 1 view .LVU159
 301:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 477              		.loc 1 301 26 is_stmt 0 view .LVU160
 478 0030 8363     		str	r3, [r0, #56]
 302:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 479              		.loc 1 302 3 is_stmt 1 view .LVU161
 302:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 480              		.loc 1 302 28 is_stmt 0 view .LVU162
 481 0032 C363     		str	r3, [r0, #60]
 303:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 482              		.loc 1 303 3 is_stmt 1 view .LVU163
 303:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 483              		.loc 1 303 41 is_stmt 0 view .LVU164
 484 0034 0364     		str	r3, [r0, #64]
 304:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 485              		.loc 1 304 3 is_stmt 1 view .LVU165
 304:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 30


 486              		.loc 1 304 41 is_stmt 0 view .LVU166
 487 0036 4364     		str	r3, [r0, #68]
 305:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 488              		.loc 1 305 3 is_stmt 1 view .LVU167
 305:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 489              		.loc 1 305 31 is_stmt 0 view .LVU168
 490 0038 8364     		str	r3, [r0, #72]
 306:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 491              		.loc 1 306 3 is_stmt 1 view .LVU169
 306:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 492              		.loc 1 306 38 is_stmt 0 view .LVU170
 493 003a C364     		str	r3, [r0, #76]
 307:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 494              		.loc 1 307 3 is_stmt 1 view .LVU171
 307:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 495              		.loc 1 307 37 is_stmt 0 view .LVU172
 496 003c 0365     		str	r3, [r0, #80]
 308:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 497              		.loc 1 308 3 is_stmt 1 view .LVU173
 308:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 498              		.loc 1 308 32 is_stmt 0 view .LVU174
 499 003e 4365     		str	r3, [r0, #84]
 309:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 500              		.loc 1 309 3 is_stmt 1 view .LVU175
 309:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 501              		.loc 1 309 21 is_stmt 0 view .LVU176
 502 0040 8365     		str	r3, [r0, #88]
 310:Core/Src/main.c ****   {
 503              		.loc 1 310 3 is_stmt 1 view .LVU177
 310:Core/Src/main.c ****   {
 504              		.loc 1 310 7 is_stmt 0 view .LVU178
 505 0042 FFF7FEFF 		bl	HAL_SPI_Init
 506              	.LVL13:
 310:Core/Src/main.c ****   {
 507              		.loc 1 310 6 discriminator 1 view .LVU179
 508 0046 00B9     		cbnz	r0, .L12
 318:Core/Src/main.c **** 
 509              		.loc 1 318 1 view .LVU180
 510 0048 08BD     		pop	{r3, pc}
 511              	.L12:
 312:Core/Src/main.c ****   }
 512              		.loc 1 312 5 is_stmt 1 view .LVU181
 513 004a FFF7FEFF 		bl	Error_Handler
 514              	.LVL14:
 515              	.L14:
 516 004e 00BF     		.align	2
 517              	.L13:
 518 0050 00000000 		.word	hspi1
 519 0054 00300140 		.word	1073819648
 520              		.cfi_endproc
 521              	.LFE151:
 523              		.section	.text.MX_SPI3_Init,"ax",%progbits
 524              		.align	1
 525              		.syntax unified
 526              		.thumb
 527              		.thumb_func
 529              	MX_SPI3_Init:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 31


 530              	.LFB152:
 326:Core/Src/main.c **** 
 531              		.loc 1 326 1 view -0
 532              		.cfi_startproc
 533              		@ args = 0, pretend = 0, frame = 0
 534              		@ frame_needed = 0, uses_anonymous_args = 0
 535 0000 08B5     		push	{r3, lr}
 536              		.cfi_def_cfa_offset 8
 537              		.cfi_offset 3, -8
 538              		.cfi_offset 14, -4
 336:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 539              		.loc 1 336 3 view .LVU183
 336:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 540              		.loc 1 336 18 is_stmt 0 view .LVU184
 541 0002 1348     		ldr	r0, .L19
 542 0004 134B     		ldr	r3, .L19+4
 543 0006 0360     		str	r3, [r0]
 337:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 544              		.loc 1 337 3 is_stmt 1 view .LVU185
 337:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 545              		.loc 1 337 19 is_stmt 0 view .LVU186
 546 0008 4FF48003 		mov	r3, #4194304
 547 000c 4360     		str	r3, [r0, #4]
 338:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 548              		.loc 1 338 3 is_stmt 1 view .LVU187
 338:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 549              		.loc 1 338 24 is_stmt 0 view .LVU188
 550 000e 0023     		movs	r3, #0
 551 0010 8360     		str	r3, [r0, #8]
 339:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 552              		.loc 1 339 3 is_stmt 1 view .LVU189
 339:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 553              		.loc 1 339 23 is_stmt 0 view .LVU190
 554 0012 0322     		movs	r2, #3
 555 0014 C260     		str	r2, [r0, #12]
 340:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 556              		.loc 1 340 3 is_stmt 1 view .LVU191
 340:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 557              		.loc 1 340 26 is_stmt 0 view .LVU192
 558 0016 0361     		str	r3, [r0, #16]
 341:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 559              		.loc 1 341 3 is_stmt 1 view .LVU193
 341:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 560              		.loc 1 341 23 is_stmt 0 view .LVU194
 561 0018 4361     		str	r3, [r0, #20]
 342:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 562              		.loc 1 342 3 is_stmt 1 view .LVU195
 342:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 563              		.loc 1 342 18 is_stmt 0 view .LVU196
 564 001a 4FF08062 		mov	r2, #67108864
 565 001e 8261     		str	r2, [r0, #24]
 343:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 566              		.loc 1 343 3 is_stmt 1 view .LVU197
 343:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 567              		.loc 1 343 32 is_stmt 0 view .LVU198
 568 0020 C361     		str	r3, [r0, #28]
 344:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 32


 569              		.loc 1 344 3 is_stmt 1 view .LVU199
 344:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 570              		.loc 1 344 23 is_stmt 0 view .LVU200
 571 0022 0362     		str	r3, [r0, #32]
 345:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 572              		.loc 1 345 3 is_stmt 1 view .LVU201
 345:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 573              		.loc 1 345 21 is_stmt 0 view .LVU202
 574 0024 4362     		str	r3, [r0, #36]
 346:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 0x0;
 575              		.loc 1 346 3 is_stmt 1 view .LVU203
 346:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 0x0;
 576              		.loc 1 346 29 is_stmt 0 view .LVU204
 577 0026 8362     		str	r3, [r0, #40]
 347:Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 578              		.loc 1 347 3 is_stmt 1 view .LVU205
 347:Core/Src/main.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 579              		.loc 1 347 28 is_stmt 0 view .LVU206
 580 0028 C362     		str	r3, [r0, #44]
 348:Core/Src/main.c ****   hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 581              		.loc 1 348 3 is_stmt 1 view .LVU207
 348:Core/Src/main.c ****   hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 582              		.loc 1 348 23 is_stmt 0 view .LVU208
 583 002a 4FF08042 		mov	r2, #1073741824
 584 002e 4263     		str	r2, [r0, #52]
 349:Core/Src/main.c ****   hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 585              		.loc 1 349 3 is_stmt 1 view .LVU209
 349:Core/Src/main.c ****   hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 586              		.loc 1 349 26 is_stmt 0 view .LVU210
 587 0030 8363     		str	r3, [r0, #56]
 350:Core/Src/main.c ****   hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 588              		.loc 1 350 3 is_stmt 1 view .LVU211
 350:Core/Src/main.c ****   hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 589              		.loc 1 350 28 is_stmt 0 view .LVU212
 590 0032 C363     		str	r3, [r0, #60]
 351:Core/Src/main.c ****   hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 591              		.loc 1 351 3 is_stmt 1 view .LVU213
 351:Core/Src/main.c ****   hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 592              		.loc 1 351 41 is_stmt 0 view .LVU214
 593 0034 0364     		str	r3, [r0, #64]
 352:Core/Src/main.c ****   hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 594              		.loc 1 352 3 is_stmt 1 view .LVU215
 352:Core/Src/main.c ****   hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 595              		.loc 1 352 41 is_stmt 0 view .LVU216
 596 0036 4364     		str	r3, [r0, #68]
 353:Core/Src/main.c ****   hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 597              		.loc 1 353 3 is_stmt 1 view .LVU217
 353:Core/Src/main.c ****   hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 598              		.loc 1 353 31 is_stmt 0 view .LVU218
 599 0038 8364     		str	r3, [r0, #72]
 354:Core/Src/main.c ****   hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 600              		.loc 1 354 3 is_stmt 1 view .LVU219
 354:Core/Src/main.c ****   hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 601              		.loc 1 354 38 is_stmt 0 view .LVU220
 602 003a C364     		str	r3, [r0, #76]
 355:Core/Src/main.c ****   hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 603              		.loc 1 355 3 is_stmt 1 view .LVU221
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 33


 355:Core/Src/main.c ****   hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 604              		.loc 1 355 37 is_stmt 0 view .LVU222
 605 003c 0365     		str	r3, [r0, #80]
 356:Core/Src/main.c ****   hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 606              		.loc 1 356 3 is_stmt 1 view .LVU223
 356:Core/Src/main.c ****   hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 607              		.loc 1 356 32 is_stmt 0 view .LVU224
 608 003e 4365     		str	r3, [r0, #84]
 357:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 609              		.loc 1 357 3 is_stmt 1 view .LVU225
 357:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 610              		.loc 1 357 21 is_stmt 0 view .LVU226
 611 0040 8365     		str	r3, [r0, #88]
 358:Core/Src/main.c ****   {
 612              		.loc 1 358 3 is_stmt 1 view .LVU227
 358:Core/Src/main.c ****   {
 613              		.loc 1 358 7 is_stmt 0 view .LVU228
 614 0042 FFF7FEFF 		bl	HAL_SPI_Init
 615              	.LVL15:
 358:Core/Src/main.c ****   {
 616              		.loc 1 358 6 discriminator 1 view .LVU229
 617 0046 00B9     		cbnz	r0, .L18
 366:Core/Src/main.c **** 
 618              		.loc 1 366 1 view .LVU230
 619 0048 08BD     		pop	{r3, pc}
 620              	.L18:
 360:Core/Src/main.c ****   }
 621              		.loc 1 360 5 is_stmt 1 view .LVU231
 622 004a FFF7FEFF 		bl	Error_Handler
 623              	.LVL16:
 624              	.L20:
 625 004e 00BF     		.align	2
 626              	.L19:
 627 0050 00000000 		.word	hspi3
 628 0054 003C0040 		.word	1073757184
 629              		.cfi_endproc
 630              	.LFE152:
 632              		.section	.text.MX_SPI4_Init,"ax",%progbits
 633              		.align	1
 634              		.syntax unified
 635              		.thumb
 636              		.thumb_func
 638              	MX_SPI4_Init:
 639              	.LFB153:
 374:Core/Src/main.c **** 
 640              		.loc 1 374 1 view -0
 641              		.cfi_startproc
 642              		@ args = 0, pretend = 0, frame = 0
 643              		@ frame_needed = 0, uses_anonymous_args = 0
 644 0000 08B5     		push	{r3, lr}
 645              		.cfi_def_cfa_offset 8
 646              		.cfi_offset 3, -8
 647              		.cfi_offset 14, -4
 384:Core/Src/main.c ****   hspi4.Init.Mode = SPI_MODE_MASTER;
 648              		.loc 1 384 3 view .LVU233
 384:Core/Src/main.c ****   hspi4.Init.Mode = SPI_MODE_MASTER;
 649              		.loc 1 384 18 is_stmt 0 view .LVU234
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 34


 650 0002 1348     		ldr	r0, .L25
 651 0004 134B     		ldr	r3, .L25+4
 652 0006 0360     		str	r3, [r0]
 385:Core/Src/main.c ****   hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 653              		.loc 1 385 3 is_stmt 1 view .LVU235
 385:Core/Src/main.c ****   hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 654              		.loc 1 385 19 is_stmt 0 view .LVU236
 655 0008 4FF48003 		mov	r3, #4194304
 656 000c 4360     		str	r3, [r0, #4]
 386:Core/Src/main.c ****   hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 657              		.loc 1 386 3 is_stmt 1 view .LVU237
 386:Core/Src/main.c ****   hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 658              		.loc 1 386 24 is_stmt 0 view .LVU238
 659 000e 0023     		movs	r3, #0
 660 0010 8360     		str	r3, [r0, #8]
 387:Core/Src/main.c ****   hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 661              		.loc 1 387 3 is_stmt 1 view .LVU239
 387:Core/Src/main.c ****   hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 662              		.loc 1 387 23 is_stmt 0 view .LVU240
 663 0012 0322     		movs	r2, #3
 664 0014 C260     		str	r2, [r0, #12]
 388:Core/Src/main.c ****   hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 665              		.loc 1 388 3 is_stmt 1 view .LVU241
 388:Core/Src/main.c ****   hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 666              		.loc 1 388 26 is_stmt 0 view .LVU242
 667 0016 0361     		str	r3, [r0, #16]
 389:Core/Src/main.c ****   hspi4.Init.NSS = SPI_NSS_SOFT;
 668              		.loc 1 389 3 is_stmt 1 view .LVU243
 389:Core/Src/main.c ****   hspi4.Init.NSS = SPI_NSS_SOFT;
 669              		.loc 1 389 23 is_stmt 0 view .LVU244
 670 0018 4361     		str	r3, [r0, #20]
 390:Core/Src/main.c ****   hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 671              		.loc 1 390 3 is_stmt 1 view .LVU245
 390:Core/Src/main.c ****   hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 672              		.loc 1 390 18 is_stmt 0 view .LVU246
 673 001a 4FF08062 		mov	r2, #67108864
 674 001e 8261     		str	r2, [r0, #24]
 391:Core/Src/main.c ****   hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 675              		.loc 1 391 3 is_stmt 1 view .LVU247
 391:Core/Src/main.c ****   hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 676              		.loc 1 391 32 is_stmt 0 view .LVU248
 677 0020 C361     		str	r3, [r0, #28]
 392:Core/Src/main.c ****   hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 678              		.loc 1 392 3 is_stmt 1 view .LVU249
 392:Core/Src/main.c ****   hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 679              		.loc 1 392 23 is_stmt 0 view .LVU250
 680 0022 0362     		str	r3, [r0, #32]
 393:Core/Src/main.c ****   hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 681              		.loc 1 393 3 is_stmt 1 view .LVU251
 393:Core/Src/main.c ****   hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 682              		.loc 1 393 21 is_stmt 0 view .LVU252
 683 0024 4362     		str	r3, [r0, #36]
 394:Core/Src/main.c ****   hspi4.Init.CRCPolynomial = 0x0;
 684              		.loc 1 394 3 is_stmt 1 view .LVU253
 394:Core/Src/main.c ****   hspi4.Init.CRCPolynomial = 0x0;
 685              		.loc 1 394 29 is_stmt 0 view .LVU254
 686 0026 8362     		str	r3, [r0, #40]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 35


 395:Core/Src/main.c ****   hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 687              		.loc 1 395 3 is_stmt 1 view .LVU255
 395:Core/Src/main.c ****   hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 688              		.loc 1 395 28 is_stmt 0 view .LVU256
 689 0028 C362     		str	r3, [r0, #44]
 396:Core/Src/main.c ****   hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 690              		.loc 1 396 3 is_stmt 1 view .LVU257
 396:Core/Src/main.c ****   hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 691              		.loc 1 396 23 is_stmt 0 view .LVU258
 692 002a 4FF08042 		mov	r2, #1073741824
 693 002e 4263     		str	r2, [r0, #52]
 397:Core/Src/main.c ****   hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 694              		.loc 1 397 3 is_stmt 1 view .LVU259
 397:Core/Src/main.c ****   hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 695              		.loc 1 397 26 is_stmt 0 view .LVU260
 696 0030 8363     		str	r3, [r0, #56]
 398:Core/Src/main.c ****   hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 697              		.loc 1 398 3 is_stmt 1 view .LVU261
 398:Core/Src/main.c ****   hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 698              		.loc 1 398 28 is_stmt 0 view .LVU262
 699 0032 C363     		str	r3, [r0, #60]
 399:Core/Src/main.c ****   hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 700              		.loc 1 399 3 is_stmt 1 view .LVU263
 399:Core/Src/main.c ****   hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 701              		.loc 1 399 41 is_stmt 0 view .LVU264
 702 0034 0364     		str	r3, [r0, #64]
 400:Core/Src/main.c ****   hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 703              		.loc 1 400 3 is_stmt 1 view .LVU265
 400:Core/Src/main.c ****   hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 704              		.loc 1 400 41 is_stmt 0 view .LVU266
 705 0036 4364     		str	r3, [r0, #68]
 401:Core/Src/main.c ****   hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 706              		.loc 1 401 3 is_stmt 1 view .LVU267
 401:Core/Src/main.c ****   hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 707              		.loc 1 401 31 is_stmt 0 view .LVU268
 708 0038 8364     		str	r3, [r0, #72]
 402:Core/Src/main.c ****   hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 709              		.loc 1 402 3 is_stmt 1 view .LVU269
 402:Core/Src/main.c ****   hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 710              		.loc 1 402 38 is_stmt 0 view .LVU270
 711 003a C364     		str	r3, [r0, #76]
 403:Core/Src/main.c ****   hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 712              		.loc 1 403 3 is_stmt 1 view .LVU271
 403:Core/Src/main.c ****   hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 713              		.loc 1 403 37 is_stmt 0 view .LVU272
 714 003c 0365     		str	r3, [r0, #80]
 404:Core/Src/main.c ****   hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 715              		.loc 1 404 3 is_stmt 1 view .LVU273
 404:Core/Src/main.c ****   hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 716              		.loc 1 404 32 is_stmt 0 view .LVU274
 717 003e 4365     		str	r3, [r0, #84]
 405:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi4) != HAL_OK)
 718              		.loc 1 405 3 is_stmt 1 view .LVU275
 405:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi4) != HAL_OK)
 719              		.loc 1 405 21 is_stmt 0 view .LVU276
 720 0040 8365     		str	r3, [r0, #88]
 406:Core/Src/main.c ****   {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 36


 721              		.loc 1 406 3 is_stmt 1 view .LVU277
 406:Core/Src/main.c ****   {
 722              		.loc 1 406 7 is_stmt 0 view .LVU278
 723 0042 FFF7FEFF 		bl	HAL_SPI_Init
 724              	.LVL17:
 406:Core/Src/main.c ****   {
 725              		.loc 1 406 6 discriminator 1 view .LVU279
 726 0046 00B9     		cbnz	r0, .L24
 414:Core/Src/main.c **** 
 727              		.loc 1 414 1 view .LVU280
 728 0048 08BD     		pop	{r3, pc}
 729              	.L24:
 408:Core/Src/main.c ****   }
 730              		.loc 1 408 5 is_stmt 1 view .LVU281
 731 004a FFF7FEFF 		bl	Error_Handler
 732              	.LVL18:
 733              	.L26:
 734 004e 00BF     		.align	2
 735              	.L25:
 736 0050 00000000 		.word	hspi4
 737 0054 00340140 		.word	1073820672
 738              		.cfi_endproc
 739              	.LFE153:
 741              		.section	.text.MX_SPI6_Init,"ax",%progbits
 742              		.align	1
 743              		.syntax unified
 744              		.thumb
 745              		.thumb_func
 747              	MX_SPI6_Init:
 748              	.LFB154:
 422:Core/Src/main.c **** 
 749              		.loc 1 422 1 view -0
 750              		.cfi_startproc
 751              		@ args = 0, pretend = 0, frame = 0
 752              		@ frame_needed = 0, uses_anonymous_args = 0
 753 0000 08B5     		push	{r3, lr}
 754              		.cfi_def_cfa_offset 8
 755              		.cfi_offset 3, -8
 756              		.cfi_offset 14, -4
 432:Core/Src/main.c ****   hspi6.Init.Mode = SPI_MODE_MASTER;
 757              		.loc 1 432 3 view .LVU283
 432:Core/Src/main.c ****   hspi6.Init.Mode = SPI_MODE_MASTER;
 758              		.loc 1 432 18 is_stmt 0 view .LVU284
 759 0002 1348     		ldr	r0, .L31
 760 0004 134B     		ldr	r3, .L31+4
 761 0006 0360     		str	r3, [r0]
 433:Core/Src/main.c ****   hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 762              		.loc 1 433 3 is_stmt 1 view .LVU285
 433:Core/Src/main.c ****   hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 763              		.loc 1 433 19 is_stmt 0 view .LVU286
 764 0008 4FF48003 		mov	r3, #4194304
 765 000c 4360     		str	r3, [r0, #4]
 434:Core/Src/main.c ****   hspi6.Init.DataSize = SPI_DATASIZE_4BIT;
 766              		.loc 1 434 3 is_stmt 1 view .LVU287
 434:Core/Src/main.c ****   hspi6.Init.DataSize = SPI_DATASIZE_4BIT;
 767              		.loc 1 434 24 is_stmt 0 view .LVU288
 768 000e 0023     		movs	r3, #0
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 37


 769 0010 8360     		str	r3, [r0, #8]
 435:Core/Src/main.c ****   hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 770              		.loc 1 435 3 is_stmt 1 view .LVU289
 435:Core/Src/main.c ****   hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 771              		.loc 1 435 23 is_stmt 0 view .LVU290
 772 0012 0322     		movs	r2, #3
 773 0014 C260     		str	r2, [r0, #12]
 436:Core/Src/main.c ****   hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 774              		.loc 1 436 3 is_stmt 1 view .LVU291
 436:Core/Src/main.c ****   hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 775              		.loc 1 436 26 is_stmt 0 view .LVU292
 776 0016 0361     		str	r3, [r0, #16]
 437:Core/Src/main.c ****   hspi6.Init.NSS = SPI_NSS_SOFT;
 777              		.loc 1 437 3 is_stmt 1 view .LVU293
 437:Core/Src/main.c ****   hspi6.Init.NSS = SPI_NSS_SOFT;
 778              		.loc 1 437 23 is_stmt 0 view .LVU294
 779 0018 4361     		str	r3, [r0, #20]
 438:Core/Src/main.c ****   hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 780              		.loc 1 438 3 is_stmt 1 view .LVU295
 438:Core/Src/main.c ****   hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 781              		.loc 1 438 18 is_stmt 0 view .LVU296
 782 001a 4FF08062 		mov	r2, #67108864
 783 001e 8261     		str	r2, [r0, #24]
 439:Core/Src/main.c ****   hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 784              		.loc 1 439 3 is_stmt 1 view .LVU297
 439:Core/Src/main.c ****   hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 785              		.loc 1 439 32 is_stmt 0 view .LVU298
 786 0020 C361     		str	r3, [r0, #28]
 440:Core/Src/main.c ****   hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 787              		.loc 1 440 3 is_stmt 1 view .LVU299
 440:Core/Src/main.c ****   hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 788              		.loc 1 440 23 is_stmt 0 view .LVU300
 789 0022 0362     		str	r3, [r0, #32]
 441:Core/Src/main.c ****   hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 790              		.loc 1 441 3 is_stmt 1 view .LVU301
 441:Core/Src/main.c ****   hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 791              		.loc 1 441 21 is_stmt 0 view .LVU302
 792 0024 4362     		str	r3, [r0, #36]
 442:Core/Src/main.c ****   hspi6.Init.CRCPolynomial = 0x0;
 793              		.loc 1 442 3 is_stmt 1 view .LVU303
 442:Core/Src/main.c ****   hspi6.Init.CRCPolynomial = 0x0;
 794              		.loc 1 442 29 is_stmt 0 view .LVU304
 795 0026 8362     		str	r3, [r0, #40]
 443:Core/Src/main.c ****   hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 796              		.loc 1 443 3 is_stmt 1 view .LVU305
 443:Core/Src/main.c ****   hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 797              		.loc 1 443 28 is_stmt 0 view .LVU306
 798 0028 C362     		str	r3, [r0, #44]
 444:Core/Src/main.c ****   hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 799              		.loc 1 444 3 is_stmt 1 view .LVU307
 444:Core/Src/main.c ****   hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800              		.loc 1 444 23 is_stmt 0 view .LVU308
 801 002a 4FF08042 		mov	r2, #1073741824
 802 002e 4263     		str	r2, [r0, #52]
 445:Core/Src/main.c ****   hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 803              		.loc 1 445 3 is_stmt 1 view .LVU309
 445:Core/Src/main.c ****   hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 38


 804              		.loc 1 445 26 is_stmt 0 view .LVU310
 805 0030 8363     		str	r3, [r0, #56]
 446:Core/Src/main.c ****   hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 806              		.loc 1 446 3 is_stmt 1 view .LVU311
 446:Core/Src/main.c ****   hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 807              		.loc 1 446 28 is_stmt 0 view .LVU312
 808 0032 C363     		str	r3, [r0, #60]
 447:Core/Src/main.c ****   hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 809              		.loc 1 447 3 is_stmt 1 view .LVU313
 447:Core/Src/main.c ****   hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 810              		.loc 1 447 41 is_stmt 0 view .LVU314
 811 0034 0364     		str	r3, [r0, #64]
 448:Core/Src/main.c ****   hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 812              		.loc 1 448 3 is_stmt 1 view .LVU315
 448:Core/Src/main.c ****   hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 813              		.loc 1 448 41 is_stmt 0 view .LVU316
 814 0036 4364     		str	r3, [r0, #68]
 449:Core/Src/main.c ****   hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 815              		.loc 1 449 3 is_stmt 1 view .LVU317
 449:Core/Src/main.c ****   hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 816              		.loc 1 449 31 is_stmt 0 view .LVU318
 817 0038 8364     		str	r3, [r0, #72]
 450:Core/Src/main.c ****   hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 818              		.loc 1 450 3 is_stmt 1 view .LVU319
 450:Core/Src/main.c ****   hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 819              		.loc 1 450 38 is_stmt 0 view .LVU320
 820 003a C364     		str	r3, [r0, #76]
 451:Core/Src/main.c ****   hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 821              		.loc 1 451 3 is_stmt 1 view .LVU321
 451:Core/Src/main.c ****   hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 822              		.loc 1 451 37 is_stmt 0 view .LVU322
 823 003c 0365     		str	r3, [r0, #80]
 452:Core/Src/main.c ****   hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 824              		.loc 1 452 3 is_stmt 1 view .LVU323
 452:Core/Src/main.c ****   hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 825              		.loc 1 452 32 is_stmt 0 view .LVU324
 826 003e 4365     		str	r3, [r0, #84]
 453:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi6) != HAL_OK)
 827              		.loc 1 453 3 is_stmt 1 view .LVU325
 453:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi6) != HAL_OK)
 828              		.loc 1 453 21 is_stmt 0 view .LVU326
 829 0040 8365     		str	r3, [r0, #88]
 454:Core/Src/main.c ****   {
 830              		.loc 1 454 3 is_stmt 1 view .LVU327
 454:Core/Src/main.c ****   {
 831              		.loc 1 454 7 is_stmt 0 view .LVU328
 832 0042 FFF7FEFF 		bl	HAL_SPI_Init
 833              	.LVL19:
 454:Core/Src/main.c ****   {
 834              		.loc 1 454 6 discriminator 1 view .LVU329
 835 0046 00B9     		cbnz	r0, .L30
 462:Core/Src/main.c **** 
 836              		.loc 1 462 1 view .LVU330
 837 0048 08BD     		pop	{r3, pc}
 838              	.L30:
 456:Core/Src/main.c ****   }
 839              		.loc 1 456 5 is_stmt 1 view .LVU331
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 39


 840 004a FFF7FEFF 		bl	Error_Handler
 841              	.LVL20:
 842              	.L32:
 843 004e 00BF     		.align	2
 844              	.L31:
 845 0050 00000000 		.word	hspi6
 846 0054 00140058 		.word	1476400128
 847              		.cfi_endproc
 848              	.LFE154:
 850              		.section	.text.MX_UART8_Init,"ax",%progbits
 851              		.align	1
 852              		.syntax unified
 853              		.thumb
 854              		.thumb_func
 856              	MX_UART8_Init:
 857              	.LFB157:
 588:Core/Src/main.c **** 
 858              		.loc 1 588 1 view -0
 859              		.cfi_startproc
 860              		@ args = 0, pretend = 0, frame = 0
 861              		@ frame_needed = 0, uses_anonymous_args = 0
 862 0000 08B5     		push	{r3, lr}
 863              		.cfi_def_cfa_offset 8
 864              		.cfi_offset 3, -8
 865              		.cfi_offset 14, -4
 597:Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 866              		.loc 1 597 3 view .LVU333
 597:Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 867              		.loc 1 597 19 is_stmt 0 view .LVU334
 868 0002 1648     		ldr	r0, .L43
 869 0004 164B     		ldr	r3, .L43+4
 870 0006 0360     		str	r3, [r0]
 598:Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 871              		.loc 1 598 3 is_stmt 1 view .LVU335
 598:Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 872              		.loc 1 598 24 is_stmt 0 view .LVU336
 873 0008 4FF4E133 		mov	r3, #115200
 874 000c 4360     		str	r3, [r0, #4]
 599:Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 875              		.loc 1 599 3 is_stmt 1 view .LVU337
 599:Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 876              		.loc 1 599 26 is_stmt 0 view .LVU338
 877 000e 0021     		movs	r1, #0
 878 0010 8160     		str	r1, [r0, #8]
 600:Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 879              		.loc 1 600 3 is_stmt 1 view .LVU339
 600:Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 880              		.loc 1 600 24 is_stmt 0 view .LVU340
 881 0012 C160     		str	r1, [r0, #12]
 601:Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 882              		.loc 1 601 3 is_stmt 1 view .LVU341
 601:Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 883              		.loc 1 601 22 is_stmt 0 view .LVU342
 884 0014 0161     		str	r1, [r0, #16]
 602:Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 885              		.loc 1 602 3 is_stmt 1 view .LVU343
 602:Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 40


 886              		.loc 1 602 20 is_stmt 0 view .LVU344
 887 0016 0C23     		movs	r3, #12
 888 0018 4361     		str	r3, [r0, #20]
 603:Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 889              		.loc 1 603 3 is_stmt 1 view .LVU345
 603:Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 890              		.loc 1 603 25 is_stmt 0 view .LVU346
 891 001a 8161     		str	r1, [r0, #24]
 604:Core/Src/main.c ****   huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 892              		.loc 1 604 3 is_stmt 1 view .LVU347
 604:Core/Src/main.c ****   huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 893              		.loc 1 604 28 is_stmt 0 view .LVU348
 894 001c C161     		str	r1, [r0, #28]
 605:Core/Src/main.c ****   huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 895              		.loc 1 605 3 is_stmt 1 view .LVU349
 605:Core/Src/main.c ****   huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 896              		.loc 1 605 30 is_stmt 0 view .LVU350
 897 001e 0162     		str	r1, [r0, #32]
 606:Core/Src/main.c ****   huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 898              		.loc 1 606 3 is_stmt 1 view .LVU351
 606:Core/Src/main.c ****   huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 899              		.loc 1 606 30 is_stmt 0 view .LVU352
 900 0020 4162     		str	r1, [r0, #36]
 607:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart8, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 901              		.loc 1 607 3 is_stmt 1 view .LVU353
 607:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart8, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 902              		.loc 1 607 38 is_stmt 0 view .LVU354
 903 0022 8162     		str	r1, [r0, #40]
 608:Core/Src/main.c ****   {
 904              		.loc 1 608 3 is_stmt 1 view .LVU355
 608:Core/Src/main.c ****   {
 905              		.loc 1 608 7 is_stmt 0 view .LVU356
 906 0024 0A46     		mov	r2, r1
 907 0026 FFF7FEFF 		bl	HAL_MultiProcessor_Init
 908              	.LVL21:
 608:Core/Src/main.c ****   {
 909              		.loc 1 608 6 discriminator 1 view .LVU357
 910 002a 70B9     		cbnz	r0, .L39
 612:Core/Src/main.c ****   {
 911              		.loc 1 612 3 is_stmt 1 view .LVU358
 612:Core/Src/main.c ****   {
 912              		.loc 1 612 7 is_stmt 0 view .LVU359
 913 002c 0021     		movs	r1, #0
 914 002e 0B48     		ldr	r0, .L43
 915 0030 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 916              	.LVL22:
 612:Core/Src/main.c ****   {
 917              		.loc 1 612 6 discriminator 1 view .LVU360
 918 0034 58B9     		cbnz	r0, .L40
 616:Core/Src/main.c ****   {
 919              		.loc 1 616 3 is_stmt 1 view .LVU361
 616:Core/Src/main.c ****   {
 920              		.loc 1 616 7 is_stmt 0 view .LVU362
 921 0036 0021     		movs	r1, #0
 922 0038 0848     		ldr	r0, .L43
 923 003a FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 924              	.LVL23:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 41


 616:Core/Src/main.c ****   {
 925              		.loc 1 616 6 discriminator 1 view .LVU363
 926 003e 40B9     		cbnz	r0, .L41
 620:Core/Src/main.c ****   {
 927              		.loc 1 620 3 is_stmt 1 view .LVU364
 620:Core/Src/main.c ****   {
 928              		.loc 1 620 7 is_stmt 0 view .LVU365
 929 0040 0648     		ldr	r0, .L43
 930 0042 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 931              	.LVL24:
 620:Core/Src/main.c ****   {
 932              		.loc 1 620 6 discriminator 1 view .LVU366
 933 0046 30B9     		cbnz	r0, .L42
 628:Core/Src/main.c **** 
 934              		.loc 1 628 1 view .LVU367
 935 0048 08BD     		pop	{r3, pc}
 936              	.L39:
 610:Core/Src/main.c ****   }
 937              		.loc 1 610 5 is_stmt 1 view .LVU368
 938 004a FFF7FEFF 		bl	Error_Handler
 939              	.LVL25:
 940              	.L40:
 614:Core/Src/main.c ****   }
 941              		.loc 1 614 5 view .LVU369
 942 004e FFF7FEFF 		bl	Error_Handler
 943              	.LVL26:
 944              	.L41:
 618:Core/Src/main.c ****   }
 945              		.loc 1 618 5 view .LVU370
 946 0052 FFF7FEFF 		bl	Error_Handler
 947              	.LVL27:
 948              	.L42:
 622:Core/Src/main.c ****   }
 949              		.loc 1 622 5 view .LVU371
 950 0056 FFF7FEFF 		bl	Error_Handler
 951              	.LVL28:
 952              	.L44:
 953 005a 00BF     		.align	2
 954              	.L43:
 955 005c 00000000 		.word	huart8
 956 0060 007C0040 		.word	1073773568
 957              		.cfi_endproc
 958              	.LFE157:
 960              		.section	.text.MX_WWDG1_Init,"ax",%progbits
 961              		.align	1
 962              		.syntax unified
 963              		.thumb
 964              		.thumb_func
 966              	MX_WWDG1_Init:
 967              	.LFB159:
 684:Core/Src/main.c **** 
 968              		.loc 1 684 1 view -0
 969              		.cfi_startproc
 970              		@ args = 0, pretend = 0, frame = 0
 971              		@ frame_needed = 0, uses_anonymous_args = 0
 972 0000 08B5     		push	{r3, lr}
 973              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 42


 974              		.cfi_offset 3, -8
 975              		.cfi_offset 14, -4
 693:Core/Src/main.c ****   hwwdg1.Init.Prescaler = WWDG_PRESCALER_1;
 976              		.loc 1 693 3 view .LVU373
 693:Core/Src/main.c ****   hwwdg1.Init.Prescaler = WWDG_PRESCALER_1;
 977              		.loc 1 693 19 is_stmt 0 view .LVU374
 978 0002 0748     		ldr	r0, .L49
 979 0004 074B     		ldr	r3, .L49+4
 980 0006 0360     		str	r3, [r0]
 694:Core/Src/main.c ****   hwwdg1.Init.Window = 64;
 981              		.loc 1 694 3 is_stmt 1 view .LVU375
 694:Core/Src/main.c ****   hwwdg1.Init.Window = 64;
 982              		.loc 1 694 25 is_stmt 0 view .LVU376
 983 0008 0023     		movs	r3, #0
 984 000a 4360     		str	r3, [r0, #4]
 695:Core/Src/main.c ****   hwwdg1.Init.Counter = 64;
 985              		.loc 1 695 3 is_stmt 1 view .LVU377
 695:Core/Src/main.c ****   hwwdg1.Init.Counter = 64;
 986              		.loc 1 695 22 is_stmt 0 view .LVU378
 987 000c 4022     		movs	r2, #64
 988 000e 8260     		str	r2, [r0, #8]
 696:Core/Src/main.c ****   hwwdg1.Init.EWIMode = WWDG_EWI_DISABLE;
 989              		.loc 1 696 3 is_stmt 1 view .LVU379
 696:Core/Src/main.c ****   hwwdg1.Init.EWIMode = WWDG_EWI_DISABLE;
 990              		.loc 1 696 23 is_stmt 0 view .LVU380
 991 0010 C260     		str	r2, [r0, #12]
 697:Core/Src/main.c ****   if (HAL_WWDG_Init(&hwwdg1) != HAL_OK)
 992              		.loc 1 697 3 is_stmt 1 view .LVU381
 697:Core/Src/main.c ****   if (HAL_WWDG_Init(&hwwdg1) != HAL_OK)
 993              		.loc 1 697 23 is_stmt 0 view .LVU382
 994 0012 0361     		str	r3, [r0, #16]
 698:Core/Src/main.c ****   {
 995              		.loc 1 698 3 is_stmt 1 view .LVU383
 698:Core/Src/main.c ****   {
 996              		.loc 1 698 7 is_stmt 0 view .LVU384
 997 0014 FFF7FEFF 		bl	HAL_WWDG_Init
 998              	.LVL29:
 698:Core/Src/main.c ****   {
 999              		.loc 1 698 6 discriminator 1 view .LVU385
 1000 0018 00B9     		cbnz	r0, .L48
 706:Core/Src/main.c **** 
 1001              		.loc 1 706 1 view .LVU386
 1002 001a 08BD     		pop	{r3, pc}
 1003              	.L48:
 700:Core/Src/main.c ****   }
 1004              		.loc 1 700 5 is_stmt 1 view .LVU387
 1005 001c FFF7FEFF 		bl	Error_Handler
 1006              	.LVL30:
 1007              	.L50:
 1008              		.align	2
 1009              	.L49:
 1010 0020 00000000 		.word	hwwdg1
 1011 0024 00300050 		.word	1342189568
 1012              		.cfi_endproc
 1013              	.LFE159:
 1015              		.section	.text.MX_UART4_Init,"ax",%progbits
 1016              		.align	1
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 43


 1017              		.syntax unified
 1018              		.thumb
 1019              		.thumb_func
 1021              	MX_UART4_Init:
 1022              	.LFB156:
 540:Core/Src/main.c **** 
 1023              		.loc 1 540 1 view -0
 1024              		.cfi_startproc
 1025              		@ args = 0, pretend = 0, frame = 0
 1026              		@ frame_needed = 0, uses_anonymous_args = 0
 1027 0000 08B5     		push	{r3, lr}
 1028              		.cfi_def_cfa_offset 8
 1029              		.cfi_offset 3, -8
 1030              		.cfi_offset 14, -4
 549:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 1031              		.loc 1 549 3 view .LVU389
 549:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 1032              		.loc 1 549 19 is_stmt 0 view .LVU390
 1033 0002 1648     		ldr	r0, .L61
 1034 0004 164B     		ldr	r3, .L61+4
 1035 0006 0360     		str	r3, [r0]
 550:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1036              		.loc 1 550 3 is_stmt 1 view .LVU391
 550:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1037              		.loc 1 550 24 is_stmt 0 view .LVU392
 1038 0008 4FF4E133 		mov	r3, #115200
 1039 000c 4360     		str	r3, [r0, #4]
 551:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1040              		.loc 1 551 3 is_stmt 1 view .LVU393
 551:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1041              		.loc 1 551 26 is_stmt 0 view .LVU394
 1042 000e 0021     		movs	r1, #0
 1043 0010 8160     		str	r1, [r0, #8]
 552:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1044              		.loc 1 552 3 is_stmt 1 view .LVU395
 552:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1045              		.loc 1 552 24 is_stmt 0 view .LVU396
 1046 0012 C160     		str	r1, [r0, #12]
 553:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1047              		.loc 1 553 3 is_stmt 1 view .LVU397
 553:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1048              		.loc 1 553 22 is_stmt 0 view .LVU398
 1049 0014 0161     		str	r1, [r0, #16]
 554:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1050              		.loc 1 554 3 is_stmt 1 view .LVU399
 554:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1051              		.loc 1 554 20 is_stmt 0 view .LVU400
 1052 0016 0C23     		movs	r3, #12
 1053 0018 4361     		str	r3, [r0, #20]
 555:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1054              		.loc 1 555 3 is_stmt 1 view .LVU401
 555:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1055              		.loc 1 555 25 is_stmt 0 view .LVU402
 1056 001a 8161     		str	r1, [r0, #24]
 556:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1057              		.loc 1 556 3 is_stmt 1 view .LVU403
 556:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 44


 1058              		.loc 1 556 28 is_stmt 0 view .LVU404
 1059 001c C161     		str	r1, [r0, #28]
 557:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1060              		.loc 1 557 3 is_stmt 1 view .LVU405
 557:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1061              		.loc 1 557 30 is_stmt 0 view .LVU406
 1062 001e 0162     		str	r1, [r0, #32]
 558:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1063              		.loc 1 558 3 is_stmt 1 view .LVU407
 558:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1064              		.loc 1 558 30 is_stmt 0 view .LVU408
 1065 0020 4162     		str	r1, [r0, #36]
 559:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart4, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 1066              		.loc 1 559 3 is_stmt 1 view .LVU409
 559:Core/Src/main.c ****   if (HAL_MultiProcessor_Init(&huart4, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 1067              		.loc 1 559 38 is_stmt 0 view .LVU410
 1068 0022 8162     		str	r1, [r0, #40]
 560:Core/Src/main.c ****   {
 1069              		.loc 1 560 3 is_stmt 1 view .LVU411
 560:Core/Src/main.c ****   {
 1070              		.loc 1 560 7 is_stmt 0 view .LVU412
 1071 0024 0A46     		mov	r2, r1
 1072 0026 FFF7FEFF 		bl	HAL_MultiProcessor_Init
 1073              	.LVL31:
 560:Core/Src/main.c ****   {
 1074              		.loc 1 560 6 discriminator 1 view .LVU413
 1075 002a 70B9     		cbnz	r0, .L57
 564:Core/Src/main.c ****   {
 1076              		.loc 1 564 3 is_stmt 1 view .LVU414
 564:Core/Src/main.c ****   {
 1077              		.loc 1 564 7 is_stmt 0 view .LVU415
 1078 002c 0021     		movs	r1, #0
 1079 002e 0B48     		ldr	r0, .L61
 1080 0030 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1081              	.LVL32:
 564:Core/Src/main.c ****   {
 1082              		.loc 1 564 6 discriminator 1 view .LVU416
 1083 0034 58B9     		cbnz	r0, .L58
 568:Core/Src/main.c ****   {
 1084              		.loc 1 568 3 is_stmt 1 view .LVU417
 568:Core/Src/main.c ****   {
 1085              		.loc 1 568 7 is_stmt 0 view .LVU418
 1086 0036 0021     		movs	r1, #0
 1087 0038 0848     		ldr	r0, .L61
 1088 003a FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1089              	.LVL33:
 568:Core/Src/main.c ****   {
 1090              		.loc 1 568 6 discriminator 1 view .LVU419
 1091 003e 40B9     		cbnz	r0, .L59
 572:Core/Src/main.c ****   {
 1092              		.loc 1 572 3 is_stmt 1 view .LVU420
 572:Core/Src/main.c ****   {
 1093              		.loc 1 572 7 is_stmt 0 view .LVU421
 1094 0040 0648     		ldr	r0, .L61
 1095 0042 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1096              	.LVL34:
 572:Core/Src/main.c ****   {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 45


 1097              		.loc 1 572 6 discriminator 1 view .LVU422
 1098 0046 30B9     		cbnz	r0, .L60
 580:Core/Src/main.c **** 
 1099              		.loc 1 580 1 view .LVU423
 1100 0048 08BD     		pop	{r3, pc}
 1101              	.L57:
 562:Core/Src/main.c ****   }
 1102              		.loc 1 562 5 is_stmt 1 view .LVU424
 1103 004a FFF7FEFF 		bl	Error_Handler
 1104              	.LVL35:
 1105              	.L58:
 566:Core/Src/main.c ****   }
 1106              		.loc 1 566 5 view .LVU425
 1107 004e FFF7FEFF 		bl	Error_Handler
 1108              	.LVL36:
 1109              	.L59:
 570:Core/Src/main.c ****   }
 1110              		.loc 1 570 5 view .LVU426
 1111 0052 FFF7FEFF 		bl	Error_Handler
 1112              	.LVL37:
 1113              	.L60:
 574:Core/Src/main.c ****   }
 1114              		.loc 1 574 5 view .LVU427
 1115 0056 FFF7FEFF 		bl	Error_Handler
 1116              	.LVL38:
 1117              	.L62:
 1118 005a 00BF     		.align	2
 1119              	.L61:
 1120 005c 00000000 		.word	huart4
 1121 0060 004C0040 		.word	1073761280
 1122              		.cfi_endproc
 1123              	.LFE156:
 1125              		.section	.text.MX_FDCAN1_Init,"ax",%progbits
 1126              		.align	1
 1127              		.syntax unified
 1128              		.thumb
 1129              		.thumb_func
 1131              	MX_FDCAN1_Init:
 1132              	.LFB150:
 225:Core/Src/main.c **** 
 1133              		.loc 1 225 1 view -0
 1134              		.cfi_startproc
 1135              		@ args = 0, pretend = 0, frame = 0
 1136              		@ frame_needed = 0, uses_anonymous_args = 0
 1137 0000 08B5     		push	{r3, lr}
 1138              		.cfi_def_cfa_offset 8
 1139              		.cfi_offset 3, -8
 1140              		.cfi_offset 14, -4
 234:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 1141              		.loc 1 234 3 view .LVU429
 234:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 1142              		.loc 1 234 20 is_stmt 0 view .LVU430
 1143 0002 1448     		ldr	r0, .L67
 1144 0004 144B     		ldr	r3, .L67+4
 1145 0006 0360     		str	r3, [r0]
 235:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 1146              		.loc 1 235 3 is_stmt 1 view .LVU431
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 46


 235:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 1147              		.loc 1 235 28 is_stmt 0 view .LVU432
 1148 0008 0023     		movs	r3, #0
 1149 000a 8360     		str	r3, [r0, #8]
 236:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
 1150              		.loc 1 236 3 is_stmt 1 view .LVU433
 236:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
 1151              		.loc 1 236 21 is_stmt 0 view .LVU434
 1152 000c C360     		str	r3, [r0, #12]
 237:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 1153              		.loc 1 237 3 is_stmt 1 view .LVU435
 237:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 1154              		.loc 1 237 35 is_stmt 0 view .LVU436
 1155 000e 0374     		strb	r3, [r0, #16]
 238:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 1156              		.loc 1 238 3 is_stmt 1 view .LVU437
 238:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 1157              		.loc 1 238 30 is_stmt 0 view .LVU438
 1158 0010 4374     		strb	r3, [r0, #17]
 239:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 16;
 1159              		.loc 1 239 3 is_stmt 1 view .LVU439
 239:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 16;
 1160              		.loc 1 239 34 is_stmt 0 view .LVU440
 1161 0012 8374     		strb	r3, [r0, #18]
 240:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
 1162              		.loc 1 240 3 is_stmt 1 view .LVU441
 240:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
 1163              		.loc 1 240 33 is_stmt 0 view .LVU442
 1164 0014 1022     		movs	r2, #16
 1165 0016 4261     		str	r2, [r0, #20]
 241:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 1;
 1166              		.loc 1 241 3 is_stmt 1 view .LVU443
 241:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 1;
 1167              		.loc 1 241 37 is_stmt 0 view .LVU444
 1168 0018 0122     		movs	r2, #1
 1169 001a 8261     		str	r2, [r0, #24]
 242:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 1;
 1170              		.loc 1 242 3 is_stmt 1 view .LVU445
 242:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 1;
 1171              		.loc 1 242 32 is_stmt 0 view .LVU446
 1172 001c C261     		str	r2, [r0, #28]
 243:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 1173              		.loc 1 243 3 is_stmt 1 view .LVU447
 243:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 1174              		.loc 1 243 32 is_stmt 0 view .LVU448
 1175 001e 0262     		str	r2, [r0, #32]
 244:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
 1176              		.loc 1 244 3 is_stmt 1 view .LVU449
 244:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
 1177              		.loc 1 244 30 is_stmt 0 view .LVU450
 1178 0020 4262     		str	r2, [r0, #36]
 245:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 1;
 1179              		.loc 1 245 3 is_stmt 1 view .LVU451
 245:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 1;
 1180              		.loc 1 245 34 is_stmt 0 view .LVU452
 1181 0022 8262     		str	r2, [r0, #40]
 246:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 1;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 47


 1182              		.loc 1 246 3 is_stmt 1 view .LVU453
 246:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 1;
 1183              		.loc 1 246 29 is_stmt 0 view .LVU454
 1184 0024 C262     		str	r2, [r0, #44]
 247:Core/Src/main.c ****   hfdcan1.Init.MessageRAMOffset = 0;
 1185              		.loc 1 247 3 is_stmt 1 view .LVU455
 247:Core/Src/main.c ****   hfdcan1.Init.MessageRAMOffset = 0;
 1186              		.loc 1 247 29 is_stmt 0 view .LVU456
 1187 0026 0263     		str	r2, [r0, #48]
 248:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 0;
 1188              		.loc 1 248 3 is_stmt 1 view .LVU457
 248:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 0;
 1189              		.loc 1 248 33 is_stmt 0 view .LVU458
 1190 0028 4363     		str	r3, [r0, #52]
 249:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 1191              		.loc 1 249 3 is_stmt 1 view .LVU459
 249:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 1192              		.loc 1 249 30 is_stmt 0 view .LVU460
 1193 002a 8363     		str	r3, [r0, #56]
 250:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 1194              		.loc 1 250 3 is_stmt 1 view .LVU461
 250:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 1195              		.loc 1 250 30 is_stmt 0 view .LVU462
 1196 002c C363     		str	r3, [r0, #60]
 251:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 1197              		.loc 1 251 3 is_stmt 1 view .LVU463
 251:Core/Src/main.c ****   hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 1198              		.loc 1 251 32 is_stmt 0 view .LVU464
 1199 002e 0364     		str	r3, [r0, #64]
 252:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 1200              		.loc 1 252 3 is_stmt 1 view .LVU465
 252:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 1201              		.loc 1 252 32 is_stmt 0 view .LVU466
 1202 0030 0422     		movs	r2, #4
 1203 0032 4264     		str	r2, [r0, #68]
 253:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 1204              		.loc 1 253 3 is_stmt 1 view .LVU467
 253:Core/Src/main.c ****   hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 1205              		.loc 1 253 32 is_stmt 0 view .LVU468
 1206 0034 8364     		str	r3, [r0, #72]
 254:Core/Src/main.c ****   hfdcan1.Init.RxBuffersNbr = 0;
 1207              		.loc 1 254 3 is_stmt 1 view .LVU469
 254:Core/Src/main.c ****   hfdcan1.Init.RxBuffersNbr = 0;
 1208              		.loc 1 254 32 is_stmt 0 view .LVU470
 1209 0036 C264     		str	r2, [r0, #76]
 255:Core/Src/main.c ****   hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 1210              		.loc 1 255 3 is_stmt 1 view .LVU471
 255:Core/Src/main.c ****   hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 1211              		.loc 1 255 29 is_stmt 0 view .LVU472
 1212 0038 0365     		str	r3, [r0, #80]
 256:Core/Src/main.c ****   hfdcan1.Init.TxEventsNbr = 0;
 1213              		.loc 1 256 3 is_stmt 1 view .LVU473
 256:Core/Src/main.c ****   hfdcan1.Init.TxEventsNbr = 0;
 1214              		.loc 1 256 29 is_stmt 0 view .LVU474
 1215 003a 4265     		str	r2, [r0, #84]
 257:Core/Src/main.c ****   hfdcan1.Init.TxBuffersNbr = 0;
 1216              		.loc 1 257 3 is_stmt 1 view .LVU475
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 48


 257:Core/Src/main.c ****   hfdcan1.Init.TxBuffersNbr = 0;
 1217              		.loc 1 257 28 is_stmt 0 view .LVU476
 1218 003c 8365     		str	r3, [r0, #88]
 258:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 1219              		.loc 1 258 3 is_stmt 1 view .LVU477
 258:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 1220              		.loc 1 258 29 is_stmt 0 view .LVU478
 1221 003e C365     		str	r3, [r0, #92]
 259:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 1222              		.loc 1 259 3 is_stmt 1 view .LVU479
 259:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 1223              		.loc 1 259 36 is_stmt 0 view .LVU480
 1224 0040 0366     		str	r3, [r0, #96]
 260:Core/Src/main.c ****   hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 1225              		.loc 1 260 3 is_stmt 1 view .LVU481
 260:Core/Src/main.c ****   hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 1226              		.loc 1 260 32 is_stmt 0 view .LVU482
 1227 0042 4366     		str	r3, [r0, #100]
 261:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 1228              		.loc 1 261 3 is_stmt 1 view .LVU483
 261:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 1229              		.loc 1 261 27 is_stmt 0 view .LVU484
 1230 0044 8266     		str	r2, [r0, #104]
 262:Core/Src/main.c ****   {
 1231              		.loc 1 262 3 is_stmt 1 view .LVU485
 262:Core/Src/main.c ****   {
 1232              		.loc 1 262 7 is_stmt 0 view .LVU486
 1233 0046 FFF7FEFF 		bl	HAL_FDCAN_Init
 1234              	.LVL39:
 262:Core/Src/main.c ****   {
 1235              		.loc 1 262 6 discriminator 1 view .LVU487
 1236 004a 00B9     		cbnz	r0, .L66
 270:Core/Src/main.c **** 
 1237              		.loc 1 270 1 view .LVU488
 1238 004c 08BD     		pop	{r3, pc}
 1239              	.L66:
 264:Core/Src/main.c ****   }
 1240              		.loc 1 264 5 is_stmt 1 view .LVU489
 1241 004e FFF7FEFF 		bl	Error_Handler
 1242              	.LVL40:
 1243              	.L68:
 1244 0052 00BF     		.align	2
 1245              	.L67:
 1246 0054 00000000 		.word	hfdcan1
 1247 0058 00A00040 		.word	1073782784
 1248              		.cfi_endproc
 1249              	.LFE150:
 1251              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1252              		.align	1
 1253              		.syntax unified
 1254              		.thumb
 1255              		.thumb_func
 1257              	MX_USART1_UART_Init:
 1258              	.LFB158:
 636:Core/Src/main.c **** 
 1259              		.loc 1 636 1 view -0
 1260              		.cfi_startproc
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 49


 1261              		@ args = 0, pretend = 0, frame = 0
 1262              		@ frame_needed = 0, uses_anonymous_args = 0
 1263 0000 08B5     		push	{r3, lr}
 1264              		.cfi_def_cfa_offset 8
 1265              		.cfi_offset 3, -8
 1266              		.cfi_offset 14, -4
 645:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1267              		.loc 1 645 3 view .LVU491
 645:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1268              		.loc 1 645 19 is_stmt 0 view .LVU492
 1269 0002 1548     		ldr	r0, .L79
 1270 0004 154B     		ldr	r3, .L79+4
 1271 0006 0360     		str	r3, [r0]
 646:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1272              		.loc 1 646 3 is_stmt 1 view .LVU493
 646:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1273              		.loc 1 646 24 is_stmt 0 view .LVU494
 1274 0008 4FF4E133 		mov	r3, #115200
 1275 000c 4360     		str	r3, [r0, #4]
 647:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1276              		.loc 1 647 3 is_stmt 1 view .LVU495
 647:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1277              		.loc 1 647 26 is_stmt 0 view .LVU496
 1278 000e 0023     		movs	r3, #0
 1279 0010 8360     		str	r3, [r0, #8]
 648:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1280              		.loc 1 648 3 is_stmt 1 view .LVU497
 648:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1281              		.loc 1 648 24 is_stmt 0 view .LVU498
 1282 0012 C360     		str	r3, [r0, #12]
 649:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1283              		.loc 1 649 3 is_stmt 1 view .LVU499
 649:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1284              		.loc 1 649 22 is_stmt 0 view .LVU500
 1285 0014 0361     		str	r3, [r0, #16]
 650:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1286              		.loc 1 650 3 is_stmt 1 view .LVU501
 650:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1287              		.loc 1 650 20 is_stmt 0 view .LVU502
 1288 0016 0C22     		movs	r2, #12
 1289 0018 4261     		str	r2, [r0, #20]
 651:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1290              		.loc 1 651 3 is_stmt 1 view .LVU503
 651:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1291              		.loc 1 651 25 is_stmt 0 view .LVU504
 1292 001a 8361     		str	r3, [r0, #24]
 652:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1293              		.loc 1 652 3 is_stmt 1 view .LVU505
 652:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1294              		.loc 1 652 28 is_stmt 0 view .LVU506
 1295 001c C361     		str	r3, [r0, #28]
 653:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1296              		.loc 1 653 3 is_stmt 1 view .LVU507
 653:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1297              		.loc 1 653 30 is_stmt 0 view .LVU508
 1298 001e 0362     		str	r3, [r0, #32]
 654:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 50


 1299              		.loc 1 654 3 is_stmt 1 view .LVU509
 654:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1300              		.loc 1 654 30 is_stmt 0 view .LVU510
 1301 0020 4362     		str	r3, [r0, #36]
 655:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1302              		.loc 1 655 3 is_stmt 1 view .LVU511
 655:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1303              		.loc 1 655 38 is_stmt 0 view .LVU512
 1304 0022 8362     		str	r3, [r0, #40]
 656:Core/Src/main.c ****   {
 1305              		.loc 1 656 3 is_stmt 1 view .LVU513
 656:Core/Src/main.c ****   {
 1306              		.loc 1 656 7 is_stmt 0 view .LVU514
 1307 0024 FFF7FEFF 		bl	HAL_UART_Init
 1308              	.LVL41:
 656:Core/Src/main.c ****   {
 1309              		.loc 1 656 6 discriminator 1 view .LVU515
 1310 0028 70B9     		cbnz	r0, .L75
 660:Core/Src/main.c ****   {
 1311              		.loc 1 660 3 is_stmt 1 view .LVU516
 660:Core/Src/main.c ****   {
 1312              		.loc 1 660 7 is_stmt 0 view .LVU517
 1313 002a 0021     		movs	r1, #0
 1314 002c 0A48     		ldr	r0, .L79
 1315 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1316              	.LVL42:
 660:Core/Src/main.c ****   {
 1317              		.loc 1 660 6 discriminator 1 view .LVU518
 1318 0032 58B9     		cbnz	r0, .L76
 664:Core/Src/main.c ****   {
 1319              		.loc 1 664 3 is_stmt 1 view .LVU519
 664:Core/Src/main.c ****   {
 1320              		.loc 1 664 7 is_stmt 0 view .LVU520
 1321 0034 0021     		movs	r1, #0
 1322 0036 0848     		ldr	r0, .L79
 1323 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1324              	.LVL43:
 664:Core/Src/main.c ****   {
 1325              		.loc 1 664 6 discriminator 1 view .LVU521
 1326 003c 40B9     		cbnz	r0, .L77
 668:Core/Src/main.c ****   {
 1327              		.loc 1 668 3 is_stmt 1 view .LVU522
 668:Core/Src/main.c ****   {
 1328              		.loc 1 668 7 is_stmt 0 view .LVU523
 1329 003e 0648     		ldr	r0, .L79
 1330 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1331              	.LVL44:
 668:Core/Src/main.c ****   {
 1332              		.loc 1 668 6 discriminator 1 view .LVU524
 1333 0044 30B9     		cbnz	r0, .L78
 676:Core/Src/main.c **** 
 1334              		.loc 1 676 1 view .LVU525
 1335 0046 08BD     		pop	{r3, pc}
 1336              	.L75:
 658:Core/Src/main.c ****   }
 1337              		.loc 1 658 5 is_stmt 1 view .LVU526
 1338 0048 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 51


 1339              	.LVL45:
 1340              	.L76:
 662:Core/Src/main.c ****   }
 1341              		.loc 1 662 5 view .LVU527
 1342 004c FFF7FEFF 		bl	Error_Handler
 1343              	.LVL46:
 1344              	.L77:
 666:Core/Src/main.c ****   }
 1345              		.loc 1 666 5 view .LVU528
 1346 0050 FFF7FEFF 		bl	Error_Handler
 1347              	.LVL47:
 1348              	.L78:
 670:Core/Src/main.c ****   }
 1349              		.loc 1 670 5 view .LVU529
 1350 0054 FFF7FEFF 		bl	Error_Handler
 1351              	.LVL48:
 1352              	.L80:
 1353              		.align	2
 1354              	.L79:
 1355 0058 00000000 		.word	huart1
 1356 005c 00100140 		.word	1073811456
 1357              		.cfi_endproc
 1358              	.LFE158:
 1360              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1361              		.align	1
 1362              		.syntax unified
 1363              		.thumb
 1364              		.thumb_func
 1366              	MX_TIM1_Init:
 1367              	.LFB155:
 470:Core/Src/main.c **** 
 1368              		.loc 1 470 1 view -0
 1369              		.cfi_startproc
 1370              		@ args = 0, pretend = 0, frame = 88
 1371              		@ frame_needed = 0, uses_anonymous_args = 0
 1372 0000 10B5     		push	{r4, lr}
 1373              		.cfi_def_cfa_offset 8
 1374              		.cfi_offset 4, -8
 1375              		.cfi_offset 14, -4
 1376 0002 96B0     		sub	sp, sp, #88
 1377              		.cfi_def_cfa_offset 96
 476:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1378              		.loc 1 476 3 view .LVU531
 476:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1379              		.loc 1 476 27 is_stmt 0 view .LVU532
 1380 0004 0024     		movs	r4, #0
 1381 0006 1394     		str	r4, [sp, #76]
 1382 0008 1494     		str	r4, [sp, #80]
 1383 000a 1594     		str	r4, [sp, #84]
 477:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1384              		.loc 1 477 3 is_stmt 1 view .LVU533
 477:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1385              		.loc 1 477 22 is_stmt 0 view .LVU534
 1386 000c 0C94     		str	r4, [sp, #48]
 1387 000e 0D94     		str	r4, [sp, #52]
 1388 0010 0E94     		str	r4, [sp, #56]
 1389 0012 0F94     		str	r4, [sp, #60]
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 52


 1390 0014 1094     		str	r4, [sp, #64]
 1391 0016 1194     		str	r4, [sp, #68]
 1392 0018 1294     		str	r4, [sp, #72]
 478:Core/Src/main.c **** 
 1393              		.loc 1 478 3 is_stmt 1 view .LVU535
 478:Core/Src/main.c **** 
 1394              		.loc 1 478 34 is_stmt 0 view .LVU536
 1395 001a 2C22     		movs	r2, #44
 1396 001c 2146     		mov	r1, r4
 1397 001e 01A8     		add	r0, sp, #4
 1398 0020 FFF7FEFF 		bl	memset
 1399              	.LVL49:
 483:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 1400              		.loc 1 483 3 is_stmt 1 view .LVU537
 483:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 1401              		.loc 1 483 18 is_stmt 0 view .LVU538
 1402 0024 2448     		ldr	r0, .L91
 1403 0026 254B     		ldr	r3, .L91+4
 1404 0028 0360     		str	r3, [r0]
 484:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1405              		.loc 1 484 3 is_stmt 1 view .LVU539
 484:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1406              		.loc 1 484 24 is_stmt 0 view .LVU540
 1407 002a 4460     		str	r4, [r0, #4]
 485:Core/Src/main.c ****   htim1.Init.Period = 65535;
 1408              		.loc 1 485 3 is_stmt 1 view .LVU541
 485:Core/Src/main.c ****   htim1.Init.Period = 65535;
 1409              		.loc 1 485 26 is_stmt 0 view .LVU542
 1410 002c 8460     		str	r4, [r0, #8]
 486:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1411              		.loc 1 486 3 is_stmt 1 view .LVU543
 486:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1412              		.loc 1 486 21 is_stmt 0 view .LVU544
 1413 002e 4FF6FF73 		movw	r3, #65535
 1414 0032 C360     		str	r3, [r0, #12]
 487:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1415              		.loc 1 487 3 is_stmt 1 view .LVU545
 487:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1416              		.loc 1 487 28 is_stmt 0 view .LVU546
 1417 0034 0461     		str	r4, [r0, #16]
 488:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1418              		.loc 1 488 3 is_stmt 1 view .LVU547
 488:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1419              		.loc 1 488 32 is_stmt 0 view .LVU548
 1420 0036 4461     		str	r4, [r0, #20]
 489:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 1421              		.loc 1 489 3 is_stmt 1 view .LVU549
 489:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 1422              		.loc 1 489 32 is_stmt 0 view .LVU550
 1423 0038 8461     		str	r4, [r0, #24]
 490:Core/Src/main.c ****   {
 1424              		.loc 1 490 3 is_stmt 1 view .LVU551
 490:Core/Src/main.c ****   {
 1425              		.loc 1 490 7 is_stmt 0 view .LVU552
 1426 003a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1427              	.LVL50:
 490:Core/Src/main.c ****   {
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 53


 1428              		.loc 1 490 6 discriminator 1 view .LVU553
 1429 003e 0028     		cmp	r0, #0
 1430 0040 31D1     		bne	.L87
 494:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1431              		.loc 1 494 3 is_stmt 1 view .LVU554
 494:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1432              		.loc 1 494 37 is_stmt 0 view .LVU555
 1433 0042 0023     		movs	r3, #0
 1434 0044 1393     		str	r3, [sp, #76]
 495:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1435              		.loc 1 495 3 is_stmt 1 view .LVU556
 495:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1436              		.loc 1 495 38 is_stmt 0 view .LVU557
 1437 0046 1493     		str	r3, [sp, #80]
 496:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1438              		.loc 1 496 3 is_stmt 1 view .LVU558
 496:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1439              		.loc 1 496 33 is_stmt 0 view .LVU559
 1440 0048 1593     		str	r3, [sp, #84]
 497:Core/Src/main.c ****   {
 1441              		.loc 1 497 3 is_stmt 1 view .LVU560
 497:Core/Src/main.c ****   {
 1442              		.loc 1 497 7 is_stmt 0 view .LVU561
 1443 004a 13A9     		add	r1, sp, #76
 1444 004c 1A48     		ldr	r0, .L91
 1445 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1446              	.LVL51:
 497:Core/Src/main.c ****   {
 1447              		.loc 1 497 6 discriminator 1 view .LVU562
 1448 0052 0028     		cmp	r0, #0
 1449 0054 29D1     		bne	.L88
 501:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1450              		.loc 1 501 3 is_stmt 1 view .LVU563
 501:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1451              		.loc 1 501 20 is_stmt 0 view .LVU564
 1452 0056 6023     		movs	r3, #96
 1453 0058 0C93     		str	r3, [sp, #48]
 502:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1454              		.loc 1 502 3 is_stmt 1 view .LVU565
 502:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1455              		.loc 1 502 19 is_stmt 0 view .LVU566
 1456 005a 0022     		movs	r2, #0
 1457 005c 0D92     		str	r2, [sp, #52]
 503:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1458              		.loc 1 503 3 is_stmt 1 view .LVU567
 503:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1459              		.loc 1 503 24 is_stmt 0 view .LVU568
 1460 005e 0E92     		str	r2, [sp, #56]
 504:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1461              		.loc 1 504 3 is_stmt 1 view .LVU569
 504:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1462              		.loc 1 504 25 is_stmt 0 view .LVU570
 1463 0060 0F92     		str	r2, [sp, #60]
 505:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1464              		.loc 1 505 3 is_stmt 1 view .LVU571
 505:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1465              		.loc 1 505 24 is_stmt 0 view .LVU572
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 54


 1466 0062 1092     		str	r2, [sp, #64]
 506:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1467              		.loc 1 506 3 is_stmt 1 view .LVU573
 506:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1468              		.loc 1 506 25 is_stmt 0 view .LVU574
 1469 0064 1192     		str	r2, [sp, #68]
 507:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1470              		.loc 1 507 3 is_stmt 1 view .LVU575
 507:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1471              		.loc 1 507 26 is_stmt 0 view .LVU576
 1472 0066 1292     		str	r2, [sp, #72]
 508:Core/Src/main.c ****   {
 1473              		.loc 1 508 3 is_stmt 1 view .LVU577
 508:Core/Src/main.c ****   {
 1474              		.loc 1 508 7 is_stmt 0 view .LVU578
 1475 0068 0CA9     		add	r1, sp, #48
 1476 006a 1348     		ldr	r0, .L91
 1477 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1478              	.LVL52:
 508:Core/Src/main.c ****   {
 1479              		.loc 1 508 6 discriminator 1 view .LVU579
 1480 0070 E8B9     		cbnz	r0, .L89
 512:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1481              		.loc 1 512 3 is_stmt 1 view .LVU580
 512:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1482              		.loc 1 512 40 is_stmt 0 view .LVU581
 1483 0072 0023     		movs	r3, #0
 1484 0074 0193     		str	r3, [sp, #4]
 513:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1485              		.loc 1 513 3 is_stmt 1 view .LVU582
 513:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1486              		.loc 1 513 41 is_stmt 0 view .LVU583
 1487 0076 0293     		str	r3, [sp, #8]
 514:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1488              		.loc 1 514 3 is_stmt 1 view .LVU584
 514:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1489              		.loc 1 514 34 is_stmt 0 view .LVU585
 1490 0078 0393     		str	r3, [sp, #12]
 515:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1491              		.loc 1 515 3 is_stmt 1 view .LVU586
 515:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1492              		.loc 1 515 33 is_stmt 0 view .LVU587
 1493 007a 0493     		str	r3, [sp, #16]
 516:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1494              		.loc 1 516 3 is_stmt 1 view .LVU588
 516:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1495              		.loc 1 516 35 is_stmt 0 view .LVU589
 1496 007c 0593     		str	r3, [sp, #20]
 517:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1497              		.loc 1 517 3 is_stmt 1 view .LVU590
 517:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1498              		.loc 1 517 38 is_stmt 0 view .LVU591
 1499 007e 4FF40052 		mov	r2, #8192
 1500 0082 0692     		str	r2, [sp, #24]
 518:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1501              		.loc 1 518 3 is_stmt 1 view .LVU592
 518:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 55


 1502              		.loc 1 518 36 is_stmt 0 view .LVU593
 1503 0084 0793     		str	r3, [sp, #28]
 519:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1504              		.loc 1 519 3 is_stmt 1 view .LVU594
 519:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1505              		.loc 1 519 36 is_stmt 0 view .LVU595
 1506 0086 0893     		str	r3, [sp, #32]
 520:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1507              		.loc 1 520 3 is_stmt 1 view .LVU596
 520:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1508              		.loc 1 520 39 is_stmt 0 view .LVU597
 1509 0088 4FF00072 		mov	r2, #33554432
 1510 008c 0992     		str	r2, [sp, #36]
 521:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1511              		.loc 1 521 3 is_stmt 1 view .LVU598
 521:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1512              		.loc 1 521 37 is_stmt 0 view .LVU599
 1513 008e 0A93     		str	r3, [sp, #40]
 522:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1514              		.loc 1 522 3 is_stmt 1 view .LVU600
 522:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1515              		.loc 1 522 40 is_stmt 0 view .LVU601
 1516 0090 0B93     		str	r3, [sp, #44]
 523:Core/Src/main.c ****   {
 1517              		.loc 1 523 3 is_stmt 1 view .LVU602
 523:Core/Src/main.c ****   {
 1518              		.loc 1 523 7 is_stmt 0 view .LVU603
 1519 0092 01A9     		add	r1, sp, #4
 1520 0094 0848     		ldr	r0, .L91
 1521 0096 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1522              	.LVL53:
 523:Core/Src/main.c ****   {
 1523              		.loc 1 523 6 discriminator 1 view .LVU604
 1524 009a 50B9     		cbnz	r0, .L90
 530:Core/Src/main.c **** 
 1525              		.loc 1 530 3 is_stmt 1 view .LVU605
 1526 009c 0648     		ldr	r0, .L91
 1527 009e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1528              	.LVL54:
 532:Core/Src/main.c **** 
 1529              		.loc 1 532 1 is_stmt 0 view .LVU606
 1530 00a2 16B0     		add	sp, sp, #88
 1531              		.cfi_remember_state
 1532              		.cfi_def_cfa_offset 8
 1533              		@ sp needed
 1534 00a4 10BD     		pop	{r4, pc}
 1535              	.L87:
 1536              		.cfi_restore_state
 492:Core/Src/main.c ****   }
 1537              		.loc 1 492 5 is_stmt 1 view .LVU607
 1538 00a6 FFF7FEFF 		bl	Error_Handler
 1539              	.LVL55:
 1540              	.L88:
 499:Core/Src/main.c ****   }
 1541              		.loc 1 499 5 view .LVU608
 1542 00aa FFF7FEFF 		bl	Error_Handler
 1543              	.LVL56:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 56


 1544              	.L89:
 510:Core/Src/main.c ****   }
 1545              		.loc 1 510 5 view .LVU609
 1546 00ae FFF7FEFF 		bl	Error_Handler
 1547              	.LVL57:
 1548              	.L90:
 525:Core/Src/main.c ****   }
 1549              		.loc 1 525 5 view .LVU610
 1550 00b2 FFF7FEFF 		bl	Error_Handler
 1551              	.LVL58:
 1552              	.L92:
 1553 00b6 00BF     		.align	2
 1554              	.L91:
 1555 00b8 00000000 		.word	htim1
 1556 00bc 00000140 		.word	1073807360
 1557              		.cfi_endproc
 1558              	.LFE155:
 1560              		.section	.text.SystemClock_Config,"ax",%progbits
 1561              		.align	1
 1562              		.global	SystemClock_Config
 1563              		.syntax unified
 1564              		.thumb
 1565              		.thumb_func
 1567              	SystemClock_Config:
 1568              	.LFB149:
 164:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1569              		.loc 1 164 1 view -0
 1570              		.cfi_startproc
 1571              		@ args = 0, pretend = 0, frame = 112
 1572              		@ frame_needed = 0, uses_anonymous_args = 0
 1573 0000 00B5     		push	{lr}
 1574              		.cfi_def_cfa_offset 4
 1575              		.cfi_offset 14, -4
 1576 0002 9DB0     		sub	sp, sp, #116
 1577              		.cfi_def_cfa_offset 120
 165:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1578              		.loc 1 165 3 view .LVU612
 165:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1579              		.loc 1 165 22 is_stmt 0 view .LVU613
 1580 0004 4C22     		movs	r2, #76
 1581 0006 0021     		movs	r1, #0
 1582 0008 09A8     		add	r0, sp, #36
 1583 000a FFF7FEFF 		bl	memset
 1584              	.LVL59:
 166:Core/Src/main.c **** 
 1585              		.loc 1 166 3 is_stmt 1 view .LVU614
 166:Core/Src/main.c **** 
 1586              		.loc 1 166 22 is_stmt 0 view .LVU615
 1587 000e 2022     		movs	r2, #32
 1588 0010 0021     		movs	r1, #0
 1589 0012 01A8     		add	r0, sp, #4
 1590 0014 FFF7FEFF 		bl	memset
 1591              	.LVL60:
 170:Core/Src/main.c **** 
 1592              		.loc 1 170 3 is_stmt 1 view .LVU616
 1593 0018 0220     		movs	r0, #2
 1594 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 57


 1595              	.LVL61:
 174:Core/Src/main.c **** 
 1596              		.loc 1 174 3 view .LVU617
 1597              	.LBB12:
 174:Core/Src/main.c **** 
 1598              		.loc 1 174 3 view .LVU618
 1599 001e 0023     		movs	r3, #0
 1600 0020 0093     		str	r3, [sp]
 174:Core/Src/main.c **** 
 1601              		.loc 1 174 3 view .LVU619
 174:Core/Src/main.c **** 
 1602              		.loc 1 174 3 discriminator 2 view .LVU620
 1603 0022 274B     		ldr	r3, .L100
 1604 0024 DA6A     		ldr	r2, [r3, #44]
 1605 0026 22F00102 		bic	r2, r2, #1
 1606 002a DA62     		str	r2, [r3, #44]
 174:Core/Src/main.c **** 
 1607              		.loc 1 174 3 view .LVU621
 174:Core/Src/main.c **** 
 1608              		.loc 1 174 3 is_stmt 0 discriminator 2 view .LVU622
 1609 002c DB6A     		ldr	r3, [r3, #44]
 1610 002e 03F00103 		and	r3, r3, #1
 1611 0032 0093     		str	r3, [sp]
 174:Core/Src/main.c **** 
 1612              		.loc 1 174 3 is_stmt 1 view .LVU623
 174:Core/Src/main.c **** 
 1613              		.loc 1 174 3 is_stmt 0 discriminator 2 view .LVU624
 1614 0034 234A     		ldr	r2, .L100+4
 1615 0036 9369     		ldr	r3, [r2, #24]
 1616 0038 23F44043 		bic	r3, r3, #49152
 1617 003c 43F48043 		orr	r3, r3, #16384
 1618 0040 9361     		str	r3, [r2, #24]
 174:Core/Src/main.c **** 
 1619              		.loc 1 174 3 is_stmt 1 view .LVU625
 174:Core/Src/main.c **** 
 1620              		.loc 1 174 3 is_stmt 0 discriminator 2 view .LVU626
 1621 0042 9369     		ldr	r3, [r2, #24]
 1622 0044 03F44043 		and	r3, r3, #49152
 1623 0048 0093     		str	r3, [sp]
 174:Core/Src/main.c **** 
 1624              		.loc 1 174 3 is_stmt 1 discriminator 4 view .LVU627
 1625 004a 009B     		ldr	r3, [sp]
 1626              	.LBE12:
 174:Core/Src/main.c **** 
 1627              		.loc 1 174 3 view .LVU628
 176:Core/Src/main.c **** 
 1628              		.loc 1 176 3 view .LVU629
 1629              	.L94:
 176:Core/Src/main.c **** 
 1630              		.loc 1 176 48 discriminator 1 view .LVU630
 176:Core/Src/main.c **** 
 1631              		.loc 1 176 9 discriminator 1 view .LVU631
 176:Core/Src/main.c **** 
 1632              		.loc 1 176 10 is_stmt 0 discriminator 1 view .LVU632
 1633 004c 1D4B     		ldr	r3, .L100+4
 1634 004e 9B69     		ldr	r3, [r3, #24]
 176:Core/Src/main.c **** 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 58


 1635              		.loc 1 176 9 discriminator 1 view .LVU633
 1636 0050 13F4005F 		tst	r3, #8192
 1637 0054 FAD0     		beq	.L94
 181:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 1638              		.loc 1 181 3 is_stmt 1 view .LVU634
 181:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 1639              		.loc 1 181 36 is_stmt 0 view .LVU635
 1640 0056 2223     		movs	r3, #34
 1641 0058 0993     		str	r3, [sp, #36]
 182:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1642              		.loc 1 182 3 is_stmt 1 view .LVU636
 182:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1643              		.loc 1 182 30 is_stmt 0 view .LVU637
 1644 005a 0123     		movs	r3, #1
 1645 005c 0C93     		str	r3, [sp, #48]
 183:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1646              		.loc 1 183 3 is_stmt 1 view .LVU638
 183:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1647              		.loc 1 183 41 is_stmt 0 view .LVU639
 1648 005e 4022     		movs	r2, #64
 1649 0060 0D92     		str	r2, [sp, #52]
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1650              		.loc 1 184 3 is_stmt 1 view .LVU640
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1651              		.loc 1 184 32 is_stmt 0 view .LVU641
 1652 0062 0F93     		str	r3, [sp, #60]
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1653              		.loc 1 185 3 is_stmt 1 view .LVU642
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1654              		.loc 1 185 34 is_stmt 0 view .LVU643
 1655 0064 0223     		movs	r3, #2
 1656 0066 1293     		str	r3, [sp, #72]
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1657              		.loc 1 186 3 is_stmt 1 view .LVU644
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1658              		.loc 1 186 35 is_stmt 0 view .LVU645
 1659 0068 0022     		movs	r2, #0
 1660 006a 1392     		str	r2, [sp, #76]
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 1661              		.loc 1 187 3 is_stmt 1 view .LVU646
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 1662              		.loc 1 187 30 is_stmt 0 view .LVU647
 1663 006c 0421     		movs	r1, #4
 1664 006e 1491     		str	r1, [sp, #80]
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 1665              		.loc 1 188 3 is_stmt 1 view .LVU648
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 1666              		.loc 1 188 30 is_stmt 0 view .LVU649
 1667 0070 0A21     		movs	r1, #10
 1668 0072 1591     		str	r1, [sp, #84]
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 18;
 1669              		.loc 1 189 3 is_stmt 1 view .LVU650
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 18;
 1670              		.loc 1 189 30 is_stmt 0 view .LVU651
 1671 0074 1693     		str	r3, [sp, #88]
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1672              		.loc 1 190 3 is_stmt 1 view .LVU652
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 59


 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1673              		.loc 1 190 30 is_stmt 0 view .LVU653
 1674 0076 1221     		movs	r1, #18
 1675 0078 1791     		str	r1, [sp, #92]
 191:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 1676              		.loc 1 191 3 is_stmt 1 view .LVU654
 191:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 1677              		.loc 1 191 30 is_stmt 0 view .LVU655
 1678 007a 1893     		str	r3, [sp, #96]
 192:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 1679              		.loc 1 192 3 is_stmt 1 view .LVU656
 192:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 1680              		.loc 1 192 32 is_stmt 0 view .LVU657
 1681 007c 0C21     		movs	r1, #12
 1682 007e 1991     		str	r1, [sp, #100]
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 1683              		.loc 1 193 3 is_stmt 1 view .LVU658
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 1684              		.loc 1 193 35 is_stmt 0 view .LVU659
 1685 0080 1A93     		str	r3, [sp, #104]
 194:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1686              		.loc 1 194 3 is_stmt 1 view .LVU660
 194:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1687              		.loc 1 194 34 is_stmt 0 view .LVU661
 1688 0082 1B92     		str	r2, [sp, #108]
 195:Core/Src/main.c ****   {
 1689              		.loc 1 195 3 is_stmt 1 view .LVU662
 195:Core/Src/main.c ****   {
 1690              		.loc 1 195 7 is_stmt 0 view .LVU663
 1691 0084 09A8     		add	r0, sp, #36
 1692 0086 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1693              	.LVL62:
 195:Core/Src/main.c ****   {
 1694              		.loc 1 195 6 discriminator 1 view .LVU664
 1695 008a A8B9     		cbnz	r0, .L98
 202:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 1696              		.loc 1 202 3 is_stmt 1 view .LVU665
 202:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 1697              		.loc 1 202 31 is_stmt 0 view .LVU666
 1698 008c 3F23     		movs	r3, #63
 1699 008e 0193     		str	r3, [sp, #4]
 205:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 1700              		.loc 1 205 3 is_stmt 1 view .LVU667
 205:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 1701              		.loc 1 205 34 is_stmt 0 view .LVU668
 1702 0090 0323     		movs	r3, #3
 1703 0092 0293     		str	r3, [sp, #8]
 206:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 1704              		.loc 1 206 3 is_stmt 1 view .LVU669
 206:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 1705              		.loc 1 206 35 is_stmt 0 view .LVU670
 1706 0094 0023     		movs	r3, #0
 1707 0096 0393     		str	r3, [sp, #12]
 207:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 1708              		.loc 1 207 3 is_stmt 1 view .LVU671
 207:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 1709              		.loc 1 207 35 is_stmt 0 view .LVU672
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 60


 1710 0098 0493     		str	r3, [sp, #16]
 208:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 1711              		.loc 1 208 3 is_stmt 1 view .LVU673
 208:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 1712              		.loc 1 208 36 is_stmt 0 view .LVU674
 1713 009a 0593     		str	r3, [sp, #20]
 209:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 1714              		.loc 1 209 3 is_stmt 1 view .LVU675
 209:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 1715              		.loc 1 209 36 is_stmt 0 view .LVU676
 1716 009c 4023     		movs	r3, #64
 1717 009e 0693     		str	r3, [sp, #24]
 210:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 1718              		.loc 1 210 3 is_stmt 1 view .LVU677
 210:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 1719              		.loc 1 210 36 is_stmt 0 view .LVU678
 1720 00a0 4FF48062 		mov	r2, #1024
 1721 00a4 0792     		str	r2, [sp, #28]
 211:Core/Src/main.c **** 
 1722              		.loc 1 211 3 is_stmt 1 view .LVU679
 211:Core/Src/main.c **** 
 1723              		.loc 1 211 36 is_stmt 0 view .LVU680
 1724 00a6 0893     		str	r3, [sp, #32]
 213:Core/Src/main.c ****   {
 1725              		.loc 1 213 3 is_stmt 1 view .LVU681
 213:Core/Src/main.c ****   {
 1726              		.loc 1 213 7 is_stmt 0 view .LVU682
 1727 00a8 0121     		movs	r1, #1
 1728 00aa 01A8     		add	r0, sp, #4
 1729 00ac FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1730              	.LVL63:
 213:Core/Src/main.c ****   {
 1731              		.loc 1 213 6 discriminator 1 view .LVU683
 1732 00b0 20B9     		cbnz	r0, .L99
 217:Core/Src/main.c **** 
 1733              		.loc 1 217 1 view .LVU684
 1734 00b2 1DB0     		add	sp, sp, #116
 1735              		.cfi_remember_state
 1736              		.cfi_def_cfa_offset 4
 1737              		@ sp needed
 1738 00b4 5DF804FB 		ldr	pc, [sp], #4
 1739              	.L98:
 1740              		.cfi_restore_state
 197:Core/Src/main.c ****   }
 1741              		.loc 1 197 5 is_stmt 1 view .LVU685
 1742 00b8 FFF7FEFF 		bl	Error_Handler
 1743              	.LVL64:
 1744              	.L99:
 215:Core/Src/main.c ****   }
 1745              		.loc 1 215 5 view .LVU686
 1746 00bc FFF7FEFF 		bl	Error_Handler
 1747              	.LVL65:
 1748              	.L101:
 1749              		.align	2
 1750              	.L100:
 1751 00c0 00040058 		.word	1476396032
 1752 00c4 00480258 		.word	1476544512
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 61


 1753              		.cfi_endproc
 1754              	.LFE149:
 1756              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1757              		.align	2
 1758              	.LC0:
 1759 0000 4D505520 		.ascii	"MPU Initialized\015\012\000"
 1759      496E6974 
 1759      69616C69 
 1759      7A65640D 
 1759      0A00
 1760              		.section	.text.main,"ax",%progbits
 1761              		.align	1
 1762              		.global	main
 1763              		.syntax unified
 1764              		.thumb
 1765              		.thumb_func
 1767              	main:
 1768              	.LFB148:
  94:Core/Src/main.c **** 
 1769              		.loc 1 94 1 view -0
 1770              		.cfi_startproc
 1771              		@ Volatile: function does not return.
 1772              		@ args = 0, pretend = 0, frame = 24
 1773              		@ frame_needed = 0, uses_anonymous_args = 0
 1774 0000 00B5     		push	{lr}
 1775              		.cfi_def_cfa_offset 4
 1776              		.cfi_offset 14, -4
 1777 0002 87B0     		sub	sp, sp, #28
 1778              		.cfi_def_cfa_offset 32
 101:Core/Src/main.c **** 
 1779              		.loc 1 101 3 view .LVU688
 1780 0004 FFF7FEFF 		bl	MPU_Config
 1781              	.LVL66:
 106:Core/Src/main.c **** 
 1782              		.loc 1 106 3 view .LVU689
 1783 0008 FFF7FEFF 		bl	HAL_Init
 1784              	.LVL67:
 113:Core/Src/main.c **** 
 1785              		.loc 1 113 3 view .LVU690
 1786 000c FFF7FEFF 		bl	SystemClock_Config
 1787              	.LVL68:
 120:Core/Src/main.c ****   MX_SPI1_Init();
 1788              		.loc 1 120 3 view .LVU691
 1789 0010 FFF7FEFF 		bl	MX_GPIO_Init
 1790              	.LVL69:
 121:Core/Src/main.c ****   MX_SPI3_Init();
 1791              		.loc 1 121 3 view .LVU692
 1792 0014 FFF7FEFF 		bl	MX_SPI1_Init
 1793              	.LVL70:
 122:Core/Src/main.c ****   MX_SPI4_Init();
 1794              		.loc 1 122 3 view .LVU693
 1795 0018 FFF7FEFF 		bl	MX_SPI3_Init
 1796              	.LVL71:
 123:Core/Src/main.c ****   MX_SPI6_Init();
 1797              		.loc 1 123 3 view .LVU694
 1798 001c FFF7FEFF 		bl	MX_SPI4_Init
 1799              	.LVL72:
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 62


 124:Core/Src/main.c ****   MX_UART8_Init();
 1800              		.loc 1 124 3 view .LVU695
 1801 0020 FFF7FEFF 		bl	MX_SPI6_Init
 1802              	.LVL73:
 125:Core/Src/main.c ****   MX_WWDG1_Init();
 1803              		.loc 1 125 3 view .LVU696
 1804 0024 FFF7FEFF 		bl	MX_UART8_Init
 1805              	.LVL74:
 126:Core/Src/main.c ****   MX_UART4_Init();
 1806              		.loc 1 126 3 view .LVU697
 1807 0028 FFF7FEFF 		bl	MX_WWDG1_Init
 1808              	.LVL75:
 127:Core/Src/main.c ****   MX_FDCAN1_Init();
 1809              		.loc 1 127 3 view .LVU698
 1810 002c FFF7FEFF 		bl	MX_UART4_Init
 1811              	.LVL76:
 128:Core/Src/main.c ****   MX_USART1_UART_Init();
 1812              		.loc 1 128 3 view .LVU699
 1813 0030 FFF7FEFF 		bl	MX_FDCAN1_Init
 1814              	.LVL77:
 129:Core/Src/main.c ****   MX_TIM1_Init();
 1815              		.loc 1 129 3 view .LVU700
 1816 0034 FFF7FEFF 		bl	MX_USART1_UART_Init
 1817              	.LVL78:
 130:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 1818              		.loc 1 130 3 view .LVU701
 1819 0038 FFF7FEFF 		bl	MX_TIM1_Init
 1820              	.LVL79:
 131:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1821              		.loc 1 131 3 view .LVU702
 1822 003c FFF7FEFF 		bl	MX_USB_DEVICE_Init
 1823              	.LVL80:
 133:Core/Src/main.c **** 
 1824              		.loc 1 133 3 view .LVU703
 1825 0040 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 1826              	.LVL81:
 135:Core/Src/main.c ****   // HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_SET);
 1827              		.loc 1 135 3 view .LVU704
 1828 0044 4FF4FA60 		mov	r0, #2000
 1829 0048 FFF7FEFF 		bl	HAL_Delay
 1830              	.LVL82:
 1831              	.L103:
 144:Core/Src/main.c ****   {
 1832              		.loc 1 144 3 view .LVU705
 1833              	.LBB13:
 146:Core/Src/main.c ****   CDC_Transmit_FS(cdc_message, sizeof(cdc_message) - 1);
 1834              		.loc 1 146 3 view .LVU706
 146:Core/Src/main.c ****   CDC_Transmit_FS(cdc_message, sizeof(cdc_message) - 1);
 1835              		.loc 1 146 11 is_stmt 0 view .LVU707
 1836 004c 0DF1040C 		add	ip, sp, #4
 1837 0050 054C     		ldr	r4, .L105
 1838 0052 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1839 0054 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 1840 0058 2368     		ldr	r3, [r4]
 1841 005a ACF80030 		strh	r3, [ip]	@ movhi
 147:Core/Src/main.c ****     // HAL_GPIO_WritePin(MPU_B_GPIO_Port, MPU_B_Pin, GPIO_PIN_SET);
 1842              		.loc 1 147 3 is_stmt 1 view .LVU708
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 63


 1843 005e 1121     		movs	r1, #17
 1844 0060 01A8     		add	r0, sp, #4
 1845 0062 FFF7FEFF 		bl	CDC_Transmit_FS
 1846              	.LVL83:
 1847              	.LBE13:
 144:Core/Src/main.c ****   {
 1848              		.loc 1 144 9 view .LVU709
 1849 0066 F1E7     		b	.L103
 1850              	.L106:
 1851              		.align	2
 1852              	.L105:
 1853 0068 00000000 		.word	.LC0
 1854              		.cfi_endproc
 1855              	.LFE148:
 1857              		.global	hwwdg1
 1858              		.section	.bss.hwwdg1,"aw",%nobits
 1859              		.align	2
 1862              	hwwdg1:
 1863 0000 00000000 		.space	20
 1863      00000000 
 1863      00000000 
 1863      00000000 
 1863      00000000 
 1864              		.global	huart1
 1865              		.section	.bss.huart1,"aw",%nobits
 1866              		.align	2
 1869              	huart1:
 1870 0000 00000000 		.space	148
 1870      00000000 
 1870      00000000 
 1870      00000000 
 1870      00000000 
 1871              		.global	huart8
 1872              		.section	.bss.huart8,"aw",%nobits
 1873              		.align	2
 1876              	huart8:
 1877 0000 00000000 		.space	148
 1877      00000000 
 1877      00000000 
 1877      00000000 
 1877      00000000 
 1878              		.global	huart4
 1879              		.section	.bss.huart4,"aw",%nobits
 1880              		.align	2
 1883              	huart4:
 1884 0000 00000000 		.space	148
 1884      00000000 
 1884      00000000 
 1884      00000000 
 1884      00000000 
 1885              		.global	htim1
 1886              		.section	.bss.htim1,"aw",%nobits
 1887              		.align	2
 1890              	htim1:
 1891 0000 00000000 		.space	76
 1891      00000000 
 1891      00000000 
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 64


 1891      00000000 
 1891      00000000 
 1892              		.global	hspi6
 1893              		.section	.bss.hspi6,"aw",%nobits
 1894              		.align	2
 1897              	hspi6:
 1898 0000 00000000 		.space	136
 1898      00000000 
 1898      00000000 
 1898      00000000 
 1898      00000000 
 1899              		.global	hspi4
 1900              		.section	.bss.hspi4,"aw",%nobits
 1901              		.align	2
 1904              	hspi4:
 1905 0000 00000000 		.space	136
 1905      00000000 
 1905      00000000 
 1905      00000000 
 1905      00000000 
 1906              		.global	hspi3
 1907              		.section	.bss.hspi3,"aw",%nobits
 1908              		.align	2
 1911              	hspi3:
 1912 0000 00000000 		.space	136
 1912      00000000 
 1912      00000000 
 1912      00000000 
 1912      00000000 
 1913              		.global	hspi1
 1914              		.section	.bss.hspi1,"aw",%nobits
 1915              		.align	2
 1918              	hspi1:
 1919 0000 00000000 		.space	136
 1919      00000000 
 1919      00000000 
 1919      00000000 
 1919      00000000 
 1920              		.global	hfdcan1
 1921              		.section	.bss.hfdcan1,"aw",%nobits
 1922              		.align	2
 1925              	hfdcan1:
 1926 0000 00000000 		.space	160
 1926      00000000 
 1926      00000000 
 1926      00000000 
 1926      00000000 
 1927              		.text
 1928              	.Letext0:
 1929              		.file 3 "C:/Users/Nathan/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 1930              		.file 4 "C:/Users/Nathan/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 1931              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h753xx.h"
 1932              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1933              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1934              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 1935              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 1936              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 65


 1937              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 1938              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_fdcan.h"
 1939              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 1940              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 1941              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 1942              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_wwdg.h"
 1943              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 1944              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h"
 1945              		.file 19 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 1946              		.file 20 "Core/Inc/main.h"
 1947              		.file 21 "USB_DEVICE/App/usbd_cdc_if.h"
 1948              		.file 22 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 1949              		.file 23 "USB_DEVICE/App/usb_device.h"
 1950              		.file 24 "<built-in>"
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 66


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:20     .text.MPU_Config:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:25     .text.MPU_Config:00000000 MPU_Config
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:101    .text.MX_GPIO_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:106    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:368    .text.MX_GPIO_Init:00000160 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:377    .text.Error_Handler:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:383    .text.Error_Handler:00000000 Error_Handler
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:415    .text.MX_SPI1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:420    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:518    .text.MX_SPI1_Init:00000050 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1918   .bss.hspi1:00000000 hspi1
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:524    .text.MX_SPI3_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:529    .text.MX_SPI3_Init:00000000 MX_SPI3_Init
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:627    .text.MX_SPI3_Init:00000050 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1911   .bss.hspi3:00000000 hspi3
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:633    .text.MX_SPI4_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:638    .text.MX_SPI4_Init:00000000 MX_SPI4_Init
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:736    .text.MX_SPI4_Init:00000050 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1904   .bss.hspi4:00000000 hspi4
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:742    .text.MX_SPI6_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:747    .text.MX_SPI6_Init:00000000 MX_SPI6_Init
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:845    .text.MX_SPI6_Init:00000050 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1897   .bss.hspi6:00000000 hspi6
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:851    .text.MX_UART8_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:856    .text.MX_UART8_Init:00000000 MX_UART8_Init
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:955    .text.MX_UART8_Init:0000005c $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1876   .bss.huart8:00000000 huart8
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:961    .text.MX_WWDG1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:966    .text.MX_WWDG1_Init:00000000 MX_WWDG1_Init
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1010   .text.MX_WWDG1_Init:00000020 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1862   .bss.hwwdg1:00000000 hwwdg1
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1016   .text.MX_UART4_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1021   .text.MX_UART4_Init:00000000 MX_UART4_Init
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1120   .text.MX_UART4_Init:0000005c $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1883   .bss.huart4:00000000 huart4
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1126   .text.MX_FDCAN1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1131   .text.MX_FDCAN1_Init:00000000 MX_FDCAN1_Init
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1246   .text.MX_FDCAN1_Init:00000054 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1925   .bss.hfdcan1:00000000 hfdcan1
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1252   .text.MX_USART1_UART_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1257   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1355   .text.MX_USART1_UART_Init:00000058 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1869   .bss.huart1:00000000 huart1
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1361   .text.MX_TIM1_Init:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1366   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1555   .text.MX_TIM1_Init:000000b8 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1890   .bss.htim1:00000000 htim1
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1561   .text.SystemClock_Config:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1567   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1751   .text.SystemClock_Config:000000c0 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1757   .rodata.main.str1.4:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1761   .text.main:00000000 $t
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1767   .text.main:00000000 main
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1853   .text.main:00000068 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1859   .bss.hwwdg1:00000000 $d
ARM GAS  C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s 			page 67


C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1866   .bss.huart1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1873   .bss.huart8:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1880   .bss.huart4:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1887   .bss.htim1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1894   .bss.hspi6:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1901   .bss.hspi4:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1908   .bss.hspi3:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1915   .bss.hspi1:00000000 $d
C:\Users\Nathan\AppData\Local\Temp\cc8hfOhY.s:1922   .bss.hfdcan1:00000000 $d

UNDEFINED SYMBOLS
HAL_MPU_Disable
HAL_MPU_ConfigRegion
HAL_MPU_Enable
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_SPI_Init
HAL_MultiProcessor_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_WWDG_Init
HAL_FDCAN_Init
HAL_UART_Init
memset
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_USB_DEVICE_Init
HAL_Delay
CDC_Transmit_FS
