

================================================================
== Vivado HLS Report for 'input_load'
================================================================
* Date:           Thu Jul 29 20:17:29 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Yolo_demo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.166|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_mmcpy_inputpixel_m2b_fu_348  |mmcpy_inputpixel_m2b  |    1|   45|    1|   45|   none  |
        |grp_copy_input2buf_row_fu_391    |copy_input2buf_row    |    ?|    ?|    ?|    ?|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1  |    ?|    ?|  4 ~ 48  |          -|          -| 1 ~ 64 |    no    |
        +----------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    388|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|    1038|   2528|
|Memory           |        0|      -|     512|    112|
|Multiplexer      |        -|      -|       -|    764|
|Register         |        -|      -|     256|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|    1806|   3792|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|       1|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------------+----------------------+---------+-------+-----+------+
    |grp_copy_input2buf_row_fu_391    |copy_input2buf_row    |        0|      0|  393|  1192|
    |grp_mmcpy_inputpixel_m2b_fu_348  |mmcpy_inputpixel_m2b  |        0|      0|  645|  1336|
    +---------------------------------+----------------------+---------+-------+-----+------+
    |Total                            |                      |        0|      0| 1038|  2528|
    +---------------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |YOLO2_FPGA_mac_mujbC_U76  |YOLO2_FPGA_mac_mujbC  | i0 * i1 - i2 |
    |YOLO2_FPGA_mac_mujbC_U77  |YOLO2_FPGA_mac_mujbC  | i0 * i1 - i2 |
    |YOLO2_FPGA_mac_mulbW_U79  |YOLO2_FPGA_mac_mulbW  | i0 * i1 + i2 |
    |YOLO2_FPGA_mul_mukbM_U78  |YOLO2_FPGA_mul_mukbM  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |input_memcpy_buffer0_U    |input_load_input_bkb  |        0|  64|  14|    28|   32|     1|          896|
    |input_memcpy_buffer1_U    |input_load_input_bkb  |        0|  64|  14|    28|   32|     1|          896|
    |input_memcpy_buffer2_U    |input_load_input_bkb  |        0|  64|  14|    28|   32|     1|          896|
    |input_memcpy_buffer3_U    |input_load_input_bkb  |        0|  64|  14|    28|   32|     1|          896|
    |input_memcpy_buffer0_1_U  |input_load_input_bkb  |        0|  64|  14|    28|   32|     1|          896|
    |input_memcpy_buffer1_1_U  |input_load_input_bkb  |        0|  64|  14|    28|   32|     1|          896|
    |input_memcpy_buffer2_1_U  |input_load_input_bkb  |        0|  64|  14|    28|   32|     1|          896|
    |input_memcpy_buffer3_1_U  |input_load_input_bkb  |        0|  64|  14|    28|   32|     1|          896|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                     |                      |        0| 512| 112|   224|  256|     8|         7168|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |TMP_t2_V_fu_838_p2               |     +    |      0|  0|  15|           6|           1|
    |r_V_11_fu_566_p2                 |     +    |      0|  0|   8|          12|          12|
    |r_V_12_fu_571_p2                 |     +    |      0|  0|   8|           2|          12|
    |r_V_13_fu_606_p2                 |     +    |      0|  0|   8|          12|          12|
    |r_V_14_fu_611_p2                 |     +    |      0|  0|   8|           2|          12|
    |r_V_18_fu_736_p2                 |     +    |      0|  0|  37|          30|          30|
    |r_V_19_fu_804_p2                 |     +    |      0|  0|  15|           1|           7|
    |r_V_1_fu_823_p2                  |     +    |      0|  0|  15|           7|           7|
    |t2_V_fu_943_p2                   |     +    |      0|  0|  15|           6|           6|
    |tmp_46_fu_584_p2                 |     +    |      0|  0|  15|           6|           6|
    |tmp_50_fu_631_p2                 |     +    |      0|  0|  15|           6|           6|
    |col_len_V_fu_716_p2              |     -    |      0|  0|  15|           6|           6|
    |row_len_V_fu_652_p2              |     -    |      0|  0|  15|           6|           6|
    |IsRowPixel_fu_864_p2             |    and   |      0|  0|   2|           1|           1|
    |grp_fu_431_p2                    |   icmp   |      0|  0|  11|           6|           1|
    |sel_tmp2_fu_747_p2               |   icmp   |      0|  0|  13|           9|           5|
    |sel_tmp_fu_741_p2                |   icmp   |      0|  0|  13|           9|           4|
    |tmp_48_fu_590_p2                 |   icmp   |      0|  0|  13|          12|           1|
    |tmp_49_fu_621_p2                 |   icmp   |      0|  0|  13|          12|          12|
    |tmp_52_fu_833_p2                 |   icmp   |      0|  0|  11|           7|           7|
    |tmp_53_fu_848_p2                 |   icmp   |      0|  0|  11|           7|           7|
    |tmp_54_fu_870_p2                 |   icmp   |      0|  0|  11|           6|           6|
    |tmp_fu_554_p2                    |   icmp   |      0|  0|  13|          12|           1|
    |tmp_s_fu_696_p2                  |   icmp   |      0|  0|  13|          12|          12|
    |ult_fu_853_p2                    |   icmp   |      0|  0|  11|           6|           6|
    |ap_block_state6_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |tmp_21_fu_753_p2                 |    or    |      0|  0|   2|           1|           1|
    |TCol_left_V_1_fu_686_p3          |  select  |      0|  0|  10|           1|          10|
    |TRow_top_V_1_fu_595_p3           |  select  |      0|  0|  10|           1|          10|
    |p_2_fu_759_p3                    |  select  |      0|  0|   9|           1|           6|
    |p_3_fu_767_p3                    |  select  |      0|  0|   6|           1|           5|
    |p_4_fu_783_p3                    |  select  |      0|  0|   3|           1|           3|
    |sel_tmp9_fu_775_p3               |  select  |      0|  0|   4|           1|           2|
    |tmp_18_fu_705_p3                 |  select  |      0|  0|   6|           1|           6|
    |tmp_20_fu_640_p3                 |  select  |      0|  0|   6|           1|           6|
    |ColSub_V_fu_795_p2               |    xor   |      0|  0|   2|           1|           1|
    |RowSub_V_fu_670_p2               |    xor   |      0|  0|   2|           1|           1|
    |rev_fu_858_p2                    |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 388|         214|         240|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                         | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                              |  41|          8|    1|          8|
    |ap_phi_mux_pingpong_1_phi_fu_339_p4                    |  15|          3|    1|          3|
    |grp_copy_input2buf_row_fu_391_RowBeginByte_0_V_re      |  15|          3|    1|          3|
    |grp_copy_input2buf_row_fu_391_RowBeginByte_1_V_re      |  15|          3|    1|          3|
    |grp_copy_input2buf_row_fu_391_RowBeginByte_2_V_re      |  15|          3|    1|          3|
    |grp_copy_input2buf_row_fu_391_RowBeginByte_3_V_re      |  15|          3|    1|          3|
    |grp_copy_input2buf_row_fu_391_enable                   |  15|          3|    1|          3|
    |grp_copy_input2buf_row_fu_391_input_memcpy_buffer1_q0  |  15|          3|   32|         96|
    |grp_copy_input2buf_row_fu_391_input_memcpy_buffer2_q0  |  15|          3|   32|         96|
    |grp_copy_input2buf_row_fu_391_input_memcpy_buffer3_q0  |  15|          3|   32|         96|
    |grp_copy_input2buf_row_fu_391_input_memcpy_buffer_q0   |  15|          3|   32|         96|
    |grp_copy_input2buf_row_fu_391_next_t2_0_V_read         |  15|          3|    6|         18|
    |grp_copy_input2buf_row_fu_391_p_read15                 |  15|          3|    1|          3|
    |grp_mmcpy_inputpixel_m2b_fu_348_RowBeginByte_0_V_read  |  15|          3|    1|          3|
    |grp_mmcpy_inputpixel_m2b_fu_348_RowBeginByte_1_V_read  |  15|          3|    1|          3|
    |grp_mmcpy_inputpixel_m2b_fu_348_RowBeginByte_2_V_read  |  15|          3|    1|          3|
    |grp_mmcpy_inputpixel_m2b_fu_348_RowBeginByte_3_V_read  |  15|          3|    1|          3|
    |input_buffer_0_ce0                                     |   9|          2|    1|          2|
    |input_buffer_0_we0                                     |   9|          2|    1|          2|
    |input_buffer_1_ce0                                     |   9|          2|    1|          2|
    |input_buffer_1_we0                                     |   9|          2|    1|          2|
    |input_buffer_2_ce0                                     |   9|          2|    1|          2|
    |input_buffer_2_we0                                     |   9|          2|    1|          2|
    |input_buffer_3_ce0                                     |   9|          2|    1|          2|
    |input_buffer_3_we0                                     |   9|          2|    1|          2|
    |input_memcpy_buffer0_1_address0                        |  15|          3|    5|         15|
    |input_memcpy_buffer0_1_ce0                             |  15|          3|    1|          3|
    |input_memcpy_buffer0_1_we0                             |   9|          2|    1|          2|
    |input_memcpy_buffer0_address0                          |  15|          3|    5|         15|
    |input_memcpy_buffer0_ce0                               |  15|          3|    1|          3|
    |input_memcpy_buffer0_we0                               |   9|          2|    1|          2|
    |input_memcpy_buffer1_1_address0                        |  15|          3|    5|         15|
    |input_memcpy_buffer1_1_ce0                             |  15|          3|    1|          3|
    |input_memcpy_buffer1_1_we0                             |   9|          2|    1|          2|
    |input_memcpy_buffer1_address0                          |  15|          3|    5|         15|
    |input_memcpy_buffer1_ce0                               |  15|          3|    1|          3|
    |input_memcpy_buffer1_we0                               |   9|          2|    1|          2|
    |input_memcpy_buffer2_1_address0                        |  15|          3|    5|         15|
    |input_memcpy_buffer2_1_ce0                             |  15|          3|    1|          3|
    |input_memcpy_buffer2_1_we0                             |   9|          2|    1|          2|
    |input_memcpy_buffer2_address0                          |  15|          3|    5|         15|
    |input_memcpy_buffer2_ce0                               |  15|          3|    1|          3|
    |input_memcpy_buffer2_we0                               |   9|          2|    1|          2|
    |input_memcpy_buffer3_1_address0                        |  15|          3|    5|         15|
    |input_memcpy_buffer3_1_ce0                             |  15|          3|    1|          3|
    |input_memcpy_buffer3_1_we0                             |   9|          2|    1|          2|
    |input_memcpy_buffer3_address0                          |  15|          3|    5|         15|
    |input_memcpy_buffer3_ce0                               |  15|          3|    1|          3|
    |input_memcpy_buffer3_we0                               |   9|          2|    1|          2|
    |m_axi_input1_ARVALID                                   |   9|          2|    1|          2|
    |m_axi_input1_RREADY                                    |   9|          2|    1|          2|
    |m_axi_input2_ARVALID                                   |   9|          2|    1|          2|
    |m_axi_input2_RREADY                                    |   9|          2|    1|          2|
    |m_axi_input3_ARVALID                                   |   9|          2|    1|          2|
    |m_axi_input3_RREADY                                    |   9|          2|    1|          2|
    |m_axi_input_r_ARVALID                                  |   9|          2|    1|          2|
    |m_axi_input_r_RREADY                                   |   9|          2|    1|          2|
    |p_5_reg_300                                            |   9|          2|    6|         12|
    |p_6_reg_311                                            |   9|          2|    6|         12|
    |pingpong_reg_323                                       |   9|          2|    1|          2|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                  | 764|        158|  231|        661|
    +-------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ColSub_V_reg_1214                             |   1|   0|    1|          0|
    |IHxIW_18b_V_reg_1101                          |  18|   0|   18|          0|
    |IsRowPixel_reg_1247                           |   1|   0|    1|          0|
    |RowBeginByte2_0_V_1_fu_182                    |   1|   0|    1|          0|
    |RowBeginByte2_1_V_1_fu_186                    |   1|   0|    1|          0|
    |RowBeginByte2_2_V_1_fu_190                    |   1|   0|    1|          0|
    |RowBeginByte2_3_V_1_fu_194                    |   1|   0|    1|          0|
    |RowBeginByte_0_V_1_fu_166                     |   1|   0|    1|          0|
    |RowBeginByte_1_V_1_fu_170                     |   1|   0|    1|          0|
    |RowBeginByte_2_V_1_fu_174                     |   1|   0|    1|          0|
    |RowBeginByte_3_V_1_fu_178                     |   1|   0|    1|          0|
    |RowSub_V_reg_1142                             |   1|   0|    1|          0|
    |TCol_left_V_reg_1111                          |  10|   0|   10|          0|
    |TMP_t2_V_reg_1242                             |   6|   0|    6|          0|
    |TN_MIN_3b_V_reg_1184                          |   3|   0|    3|          0|
    |TRow_top_V_1_reg_1126                         |  10|   0|   10|          0|
    |TRow_top_V_reg_1081                           |  10|   0|   10|          0|
    |ap_CS_fsm                                     |   7|   0|    7|          0|
    |col_len_V_reg_1189                            |   6|   0|    6|          0|
    |grp_copy_input2buf_row_fu_391_ap_start_reg    |   1|   0|    1|          0|
    |grp_mmcpy_inputpixel_m2b_fu_348_ap_start_reg  |   1|   0|    1|          0|
    |next_IsRowPixel2_0_1_fu_162                   |   1|   0|    1|          0|
    |next_IsRowPixel_0_1_fu_154                    |   1|   0|    1|          0|
    |next_t22_0_V_1_fu_158                         |   6|   0|    6|          0|
    |next_t2_0_V_1_fu_150                          |   6|   0|    6|          0|
    |p_2_reg_1199                                  |   9|   0|    9|          0|
    |p_3_reg_1204                                  |   6|   0|    6|          0|
    |p_4_reg_1209                                  |   3|   0|    3|          0|
    |p_5_reg_300                                   |   6|   0|    6|          0|
    |p_6_reg_311                                   |   6|   0|    6|          0|
    |pingpong_reg_323                              |   1|   0|    1|          0|
    |r_V_12_reg_1116                               |  12|   0|   12|          0|
    |r_V_15_reg_1137                               |  29|   0|   29|          0|
    |r_V_18_reg_1194                               |  30|   0|   30|          0|
    |r_V_19_reg_1219                               |   7|   0|    7|          0|
    |r_V_1_reg_1234                                |   7|   0|    7|          0|
    |r_V_21_reg_1075                               |  12|   0|   12|          0|
    |rhs_V_2_reg_1070                              |   1|   0|   12|         11|
    |rhs_V_reg_1065                                |   2|   0|   11|          9|
    |row_len_V_reg_1131                            |   6|   0|    6|          0|
    |tmp_46_reg_1121                               |   6|   0|    6|          0|
    |tmp_51_reg_1229                               |   3|   0|    6|          3|
    |tmp_54_reg_1252                               |   1|   0|    1|          0|
    |tmp_56_reg_1262                               |   1|   0|    1|          0|
    |tmp_58_reg_1257                               |   1|   0|    1|          0|
    |tmp_81_cast_reg_1224                          |   1|   0|    6|          5|
    |tmp_81_reg_1086                               |   6|   0|    6|          0|
    |tmp_86_reg_1091                               |   1|   0|    1|          0|
    |tmp_88_reg_1149                               |   1|   0|    1|          0|
    |tmp_reg_1106                                  |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 256|   0|  284|         28|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   input_load   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   input_load   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   input_load   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   input_load   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   input_load   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   input_load   | return value |
|m_axi_input_r_AWVALID    | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWREADY    |  in |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWADDR     | out |   32|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWID       | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWLEN      | out |   32|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWSIZE     | out |    3|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWBURST    | out |    2|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWLOCK     | out |    2|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWCACHE    | out |    4|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWPROT     | out |    3|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWQOS      | out |    4|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWREGION   | out |    4|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWUSER     | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_WVALID     | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_WREADY     |  in |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_WDATA      | out |   32|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_WSTRB      | out |    4|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_WLAST      | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_WID        | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_WUSER      | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARVALID    | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARREADY    |  in |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARADDR     | out |   32|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARID       | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARLEN      | out |   32|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARSIZE     | out |    3|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARBURST    | out |    2|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARLOCK     | out |    2|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARCACHE    | out |    4|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARPROT     | out |    3|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARQOS      | out |    4|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARREGION   | out |    4|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARUSER     | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_RVALID     |  in |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_RREADY     | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_RDATA      |  in |   32|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_RLAST      |  in |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_RID        |  in |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_RUSER      |  in |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_RRESP      |  in |    2|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_BVALID     |  in |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_BREADY     | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_BRESP      |  in |    2|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_BID        |  in |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_BUSER      |  in |    1|    m_axi   |     input_r    |    pointer   |
|input_offset             |  in |   30|   ap_none  |  input_offset  |    scalar    |
|m_axi_input1_AWVALID     | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWREADY     |  in |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWADDR      | out |   32|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWID        | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWLEN       | out |   32|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWSIZE      | out |    3|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWBURST     | out |    2|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWLOCK      | out |    2|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWCACHE     | out |    4|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWPROT      | out |    3|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWQOS       | out |    4|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWREGION    | out |    4|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWUSER      | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_WVALID      | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_WREADY      |  in |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_WDATA       | out |   32|    m_axi   |     input1     |    pointer   |
|m_axi_input1_WSTRB       | out |    4|    m_axi   |     input1     |    pointer   |
|m_axi_input1_WLAST       | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_WID         | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_WUSER       | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARVALID     | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARREADY     |  in |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARADDR      | out |   32|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARID        | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARLEN       | out |   32|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARSIZE      | out |    3|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARBURST     | out |    2|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARLOCK      | out |    2|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARCACHE     | out |    4|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARPROT      | out |    3|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARQOS       | out |    4|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARREGION    | out |    4|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARUSER      | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_RVALID      |  in |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_RREADY      | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_RDATA       |  in |   32|    m_axi   |     input1     |    pointer   |
|m_axi_input1_RLAST       |  in |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_RID         |  in |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_RUSER       |  in |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_RRESP       |  in |    2|    m_axi   |     input1     |    pointer   |
|m_axi_input1_BVALID      |  in |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_BREADY      | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_BRESP       |  in |    2|    m_axi   |     input1     |    pointer   |
|m_axi_input1_BID         |  in |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_BUSER       |  in |    1|    m_axi   |     input1     |    pointer   |
|input1_offset            |  in |   30|   ap_none  |  input1_offset |    scalar    |
|m_axi_input2_AWVALID     | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWREADY     |  in |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWADDR      | out |   32|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWID        | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWLEN       | out |   32|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWSIZE      | out |    3|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWBURST     | out |    2|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWLOCK      | out |    2|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWCACHE     | out |    4|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWPROT      | out |    3|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWQOS       | out |    4|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWREGION    | out |    4|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWUSER      | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_WVALID      | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_WREADY      |  in |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_WDATA       | out |   32|    m_axi   |     input2     |    pointer   |
|m_axi_input2_WSTRB       | out |    4|    m_axi   |     input2     |    pointer   |
|m_axi_input2_WLAST       | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_WID         | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_WUSER       | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARVALID     | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARREADY     |  in |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARADDR      | out |   32|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARID        | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARLEN       | out |   32|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARSIZE      | out |    3|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARBURST     | out |    2|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARLOCK      | out |    2|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARCACHE     | out |    4|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARPROT      | out |    3|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARQOS       | out |    4|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARREGION    | out |    4|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARUSER      | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_RVALID      |  in |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_RREADY      | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_RDATA       |  in |   32|    m_axi   |     input2     |    pointer   |
|m_axi_input2_RLAST       |  in |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_RID         |  in |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_RUSER       |  in |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_RRESP       |  in |    2|    m_axi   |     input2     |    pointer   |
|m_axi_input2_BVALID      |  in |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_BREADY      | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_BRESP       |  in |    2|    m_axi   |     input2     |    pointer   |
|m_axi_input2_BID         |  in |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_BUSER       |  in |    1|    m_axi   |     input2     |    pointer   |
|input2_offset            |  in |   30|   ap_none  |  input2_offset |    scalar    |
|m_axi_input3_AWVALID     | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWREADY     |  in |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWADDR      | out |   32|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWID        | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWLEN       | out |   32|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWSIZE      | out |    3|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWBURST     | out |    2|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWLOCK      | out |    2|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWCACHE     | out |    4|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWPROT      | out |    3|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWQOS       | out |    4|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWREGION    | out |    4|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWUSER      | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_WVALID      | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_WREADY      |  in |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_WDATA       | out |   32|    m_axi   |     input3     |    pointer   |
|m_axi_input3_WSTRB       | out |    4|    m_axi   |     input3     |    pointer   |
|m_axi_input3_WLAST       | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_WID         | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_WUSER       | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARVALID     | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARREADY     |  in |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARADDR      | out |   32|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARID        | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARLEN       | out |   32|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARSIZE      | out |    3|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARBURST     | out |    2|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARLOCK      | out |    2|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARCACHE     | out |    4|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARPROT      | out |    3|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARQOS       | out |    4|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARREGION    | out |    4|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARUSER      | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_RVALID      |  in |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_RREADY      | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_RDATA       |  in |   32|    m_axi   |     input3     |    pointer   |
|m_axi_input3_RLAST       |  in |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_RID         |  in |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_RUSER       |  in |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_RRESP       |  in |    2|    m_axi   |     input3     |    pointer   |
|m_axi_input3_BVALID      |  in |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_BREADY      | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_BRESP       |  in |    2|    m_axi   |     input3     |    pointer   |
|m_axi_input3_BID         |  in |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_BUSER       |  in |    1|    m_axi   |     input3     |    pointer   |
|input3_offset            |  in |   30|   ap_none  |  input3_offset |    scalar    |
|input_buffer_0_address0  | out |   12|  ap_memory | input_buffer_0 |     array    |
|input_buffer_0_ce0       | out |    1|  ap_memory | input_buffer_0 |     array    |
|input_buffer_0_we0       | out |    1|  ap_memory | input_buffer_0 |     array    |
|input_buffer_0_d0        | out |   16|  ap_memory | input_buffer_0 |     array    |
|input_buffer_1_address0  | out |   12|  ap_memory | input_buffer_1 |     array    |
|input_buffer_1_ce0       | out |    1|  ap_memory | input_buffer_1 |     array    |
|input_buffer_1_we0       | out |    1|  ap_memory | input_buffer_1 |     array    |
|input_buffer_1_d0        | out |   16|  ap_memory | input_buffer_1 |     array    |
|input_buffer_2_address0  | out |   12|  ap_memory | input_buffer_2 |     array    |
|input_buffer_2_ce0       | out |    1|  ap_memory | input_buffer_2 |     array    |
|input_buffer_2_we0       | out |    1|  ap_memory | input_buffer_2 |     array    |
|input_buffer_2_d0        | out |   16|  ap_memory | input_buffer_2 |     array    |
|input_buffer_3_address0  | out |   12|  ap_memory | input_buffer_3 |     array    |
|input_buffer_3_ce0       | out |    1|  ap_memory | input_buffer_3 |     array    |
|input_buffer_3_we0       | out |    1|  ap_memory | input_buffer_3 |     array    |
|input_buffer_3_d0        | out |   16|  ap_memory | input_buffer_3 |     array    |
|r                        |  in |   32|   ap_none  |        r       |    scalar    |
|c                        |  in |   32|   ap_none  |        c       |    scalar    |
|n                        |  in |   32|   ap_none  |        n       |    scalar    |
|Kernel_stride            |  in |   32|   ap_none  |  Kernel_stride |    scalar    |
|Padding                  |  in |   32|   ap_none  |     Padding    |    scalar    |
|TRow                     |  in |    8|   ap_none  |      TRow      |    scalar    |
|TCol                     |  in |    8|   ap_none  |      TCol      |    scalar    |
|Input_w                  |  in |   32|   ap_none  |     Input_w    |    scalar    |
|Input_h                  |  in |   32|   ap_none  |     Input_h    |    scalar    |
|TN_MIN                   |  in |   32|   ap_none  |     TN_MIN     |    scalar    |
|IHxIW                    |  in |   19|   ap_none  |      IHxIW     |    scalar    |
|LayerType                |  in |    2|   ap_none  |    LayerType   |    scalar    |
|trow_loops_V             |  in |    6|   ap_none  |  trow_loops_V  |    scalar    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (tmp_52 & !pingpong)
	7  / (tmp_52 & pingpong)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%next_t2_0_V_1 = alloca i6"   --->   Operation 8 'alloca' 'next_t2_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%next_IsRowPixel_0_1 = alloca i1"   --->   Operation 9 'alloca' 'next_IsRowPixel_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%next_t22_0_V_1 = alloca i6"   --->   Operation 10 'alloca' 'next_t22_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%next_IsRowPixel2_0_1 = alloca i1"   --->   Operation 11 'alloca' 'next_IsRowPixel2_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%RowBeginByte_0_V_1 = alloca i1"   --->   Operation 12 'alloca' 'RowBeginByte_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%RowBeginByte_1_V_1 = alloca i1"   --->   Operation 13 'alloca' 'RowBeginByte_1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%RowBeginByte_2_V_1 = alloca i1"   --->   Operation 14 'alloca' 'RowBeginByte_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%RowBeginByte_3_V_1 = alloca i1"   --->   Operation 15 'alloca' 'RowBeginByte_3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%RowBeginByte2_0_V_1 = alloca i1"   --->   Operation 16 'alloca' 'RowBeginByte2_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%RowBeginByte2_1_V_1 = alloca i1"   --->   Operation 17 'alloca' 'RowBeginByte2_1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%RowBeginByte2_2_V_1 = alloca i1"   --->   Operation 18 'alloca' 'RowBeginByte2_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%RowBeginByte2_3_V_1 = alloca i1"   --->   Operation 19 'alloca' 'RowBeginByte2_3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%Padding_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Padding)"   --->   Operation 20 'read' 'Padding_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Kernel_stride_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Kernel_stride)"   --->   Operation 21 'read' 'Kernel_stride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %r)"   --->   Operation 22 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_9b_V = trunc i32 %r_read to i9" [cnn.cpp:308]   --->   Operation 23 'trunc' 'r_9b_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Kernel_stride_2b_V = trunc i32 %Kernel_stride_read to i2" [cnn.cpp:315]   --->   Operation 24 'trunc' 'Kernel_stride_2b_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%Padding_1b_V = trunc i32 %Padding_read to i1" [cnn.cpp:317]   --->   Operation 25 'trunc' 'Padding_1b_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rhs_V = zext i2 %Kernel_stride_2b_V to i11" [cnn.cpp:327]   --->   Operation 26 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i1 %Padding_1b_V to i12" [cnn.cpp:327]   --->   Operation 27 'zext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lhs_V_4 = zext i9 %r_9b_V to i11" [cnn.cpp:328]   --->   Operation 28 'zext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.36ns)   --->   "%r_V_9 = mul i11 %rhs_V, %lhs_V_4" [cnn.cpp:328]   --->   Operation 29 'mul' 'r_V_9' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lhs_V_5 = zext i11 %r_V_9 to i12" [cnn.cpp:328]   --->   Operation 30 'zext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.02ns)   --->   "%r_V_21 = sub i12 %lhs_V_5, %rhs_V_2" [cnn.cpp:328]   --->   Operation 31 'sub' 'r_V_21' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%TRow_top_V = trunc i12 %r_V_21 to i10" [cnn.cpp:347]   --->   Operation 32 'trunc' 'TRow_top_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i12 %r_V_21 to i6" [cnn.cpp:356]   --->   Operation 33 'trunc' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i12 %r_V_21 to i1" [cnn.cpp:384]   --->   Operation 34 'trunc' 'tmp_86' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 10.1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%IHxIW_read = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %IHxIW)"   --->   Operation 35 'read' 'IHxIW_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%Input_h_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Input_h)"   --->   Operation 36 'read' 'Input_h_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%TCol_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %TCol)"   --->   Operation 37 'read' 'TCol_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%TRow_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %TRow)"   --->   Operation 38 'read' 'TRow_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n)"   --->   Operation 39 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%c_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c)"   --->   Operation 40 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%c_9b_V = trunc i32 %c_read to i9" [cnn.cpp:310]   --->   Operation 41 'trunc' 'c_9b_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%n_11b_V = trunc i32 %n_read to i11" [cnn.cpp:313]   --->   Operation 42 'trunc' 'n_11b_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%Input_h_10b_V = trunc i32 %Input_h_read to i10" [cnn.cpp:320]   --->   Operation 43 'trunc' 'Input_h_10b_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%IHxIW_18b_V = trunc i19 %IHxIW_read to i18" [cnn.cpp:324]   --->   Operation 44 'trunc' 'IHxIW_18b_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%lhs_V = zext i9 %c_9b_V to i11" [cnn.cpp:327]   --->   Operation 45 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.36ns)   --->   "%r_V = mul i11 %rhs_V, %lhs_V" [cnn.cpp:327]   --->   Operation 46 'mul' 'r_V' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%lhs_V_3 = zext i11 %r_V to i12" [cnn.cpp:327]   --->   Operation 47 'zext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.02ns)   --->   "%r_V_20 = sub i12 %lhs_V_3, %rhs_V_2" [cnn.cpp:327]   --->   Operation 48 'sub' 'r_V_20' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (1.99ns)   --->   "%tmp = icmp sgt i12 %r_V_20, 0" [cnn.cpp:334]   --->   Operation 49 'icmp' 'tmp' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%TCol_left_V = trunc i12 %r_V_20 to i10" [cnn.cpp:335]   --->   Operation 50 'trunc' 'TCol_left_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%rhs_V_8_cast = zext i8 %TCol_read to i12" [cnn.cpp:339]   --->   Operation 51 'zext' 'rhs_V_8_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_11 = add i12 %rhs_V_8_cast, %r_V_20" [cnn.cpp:339]   --->   Operation 52 'add' 'r_V_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%r_V_12 = add i12 -1, %r_V_11" [cnn.cpp:339]   --->   Operation 53 'add' 'r_V_12' <Predicate = true> <Delay = 3.78> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i12 %r_V_20 to i6" [cnn.cpp:344]   --->   Operation 54 'trunc' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i8 %TCol_read to i6" [cnn.cpp:344]   --->   Operation 55 'trunc' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.82ns)   --->   "%tmp_46 = add i6 %tmp_77, %tmp_76" [cnn.cpp:344]   --->   Operation 56 'add' 'tmp_46' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.99ns)   --->   "%tmp_48 = icmp sgt i12 %r_V_21, 0" [cnn.cpp:346]   --->   Operation 57 'icmp' 'tmp_48' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.68ns)   --->   "%TRow_top_V_1 = select i1 %tmp_48, i10 %TRow_top_V, i10 0" [cnn.cpp:346]   --->   Operation 58 'select' 'TRow_top_V_1' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%rhs_V_9_cast = zext i8 %TRow_read to i12" [cnn.cpp:351]   --->   Operation 59 'zext' 'rhs_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_13 = add i12 %rhs_V_9_cast, %r_V_21" [cnn.cpp:351]   --->   Operation 60 'add' 'r_V_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%r_V_14 = add i12 -1, %r_V_13" [cnn.cpp:351]   --->   Operation 61 'add' 'r_V_14' <Predicate = true> <Delay = 3.78> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_71_cast = zext i10 %Input_h_10b_V to i12" [cnn.cpp:351]   --->   Operation 62 'zext' 'tmp_71_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.99ns)   --->   "%tmp_49 = icmp slt i12 %r_V_14, %tmp_71_cast" [cnn.cpp:351]   --->   Operation 63 'icmp' 'tmp_49' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_82 = trunc i8 %TRow_read to i6" [cnn.cpp:356]   --->   Operation 64 'trunc' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.82ns)   --->   "%tmp_50 = add i6 %tmp_82, %tmp_81" [cnn.cpp:356]   --->   Operation 65 'add' 'tmp_50' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node row_len_V)   --->   "%tmp_83 = trunc i32 %Input_h_read to i6" [cnn.cpp:356]   --->   Operation 66 'trunc' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node row_len_V)   --->   "%tmp_20 = select i1 %tmp_49, i6 %tmp_50, i6 %tmp_83" [cnn.cpp:356]   --->   Operation 67 'select' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node row_len_V)   --->   "%tmp_84 = trunc i10 %TRow_top_V_1 to i6" [cnn.cpp:356]   --->   Operation 68 'trunc' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.82ns) (out node of the LUT)   --->   "%row_len_V = sub i6 %tmp_20, %tmp_84" [cnn.cpp:356]   --->   Operation 69 'sub' 'row_len_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%lhs_V_6 = zext i11 %n_11b_V to i29" [cnn.cpp:358]   --->   Operation 70 'zext' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%rhs_V_3 = zext i18 %IHxIW_18b_V to i29" [cnn.cpp:358]   --->   Operation 71 'zext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (6.38ns)   --->   "%r_V_15 = mul i29 %lhs_V_6, %rhs_V_3" [cnn.cpp:358]   --->   Operation 72 'mul' 'r_V_15' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i10 %TRow_top_V_1 to i1" [cnn.cpp:384]   --->   Operation 73 'trunc' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.97ns)   --->   "%RowSub_V = xor i1 %tmp_85, %tmp_86" [cnn.cpp:384]   --->   Operation 74 'xor' 'RowSub_V' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_88 = trunc i12 %r_V_20 to i1" [cnn.cpp:385]   --->   Operation 75 'trunc' 'tmp_88' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.87>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trow_loops_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %trow_loops_V)"   --->   Operation 76 'read' 'trow_loops_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%LayerType_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %LayerType)"   --->   Operation 77 'read' 'LayerType_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%TN_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TN_MIN)"   --->   Operation 78 'read' 'TN_MIN_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%Input_w_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Input_w)"   --->   Operation 79 'read' 'Input_w_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%input3_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input3_offset)"   --->   Operation 80 'read' 'input3_offset_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%input2_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input2_offset)"   --->   Operation 81 'read' 'input2_offset_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%input1_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input1_offset)"   --->   Operation 82 'read' 'input1_offset_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%input_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input_offset)"   --->   Operation 83 'read' 'input_offset_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input3, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str21, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input2, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str20, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input1, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str19, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_r, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%Input_w_9b_V = trunc i32 %Input_w_read to i9" [cnn.cpp:319]   --->   Operation 88 'trunc' 'Input_w_9b_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%TN_MIN_3b_V = trunc i32 %TN_MIN_read to i3" [cnn.cpp:323]   --->   Operation 89 'trunc' 'TN_MIN_3b_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.68ns)   --->   "%TCol_left_V_1 = select i1 %tmp, i10 %TCol_left_V, i10 0" [cnn.cpp:334]   --->   Operation 90 'select' 'TCol_left_V_1' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_cast = zext i9 %Input_w_9b_V to i12" [cnn.cpp:339]   --->   Operation 91 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.99ns)   --->   "%tmp_s = icmp slt i12 %r_V_12, %tmp_cast" [cnn.cpp:339]   --->   Operation 92 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node col_len_V)   --->   "%tmp_78 = trunc i32 %Input_w_read to i6" [cnn.cpp:344]   --->   Operation 93 'trunc' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node col_len_V)   --->   "%tmp_18 = select i1 %tmp_s, i6 %tmp_46, i6 %tmp_78" [cnn.cpp:344]   --->   Operation 94 'select' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node col_len_V)   --->   "%tmp_79 = trunc i10 %TCol_left_V_1 to i6" [cnn.cpp:344]   --->   Operation 95 'trunc' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.82ns) (out node of the LUT)   --->   "%col_len_V = sub i6 %tmp_18, %tmp_79" [cnn.cpp:344]   --->   Operation 96 'sub' 'col_len_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%lhs_V_7 = zext i10 %TRow_top_V_1 to i19" [cnn.cpp:358]   --->   Operation 97 'zext' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%rhs_V_4 = zext i9 %Input_w_9b_V to i19" [cnn.cpp:358]   --->   Operation 98 'zext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (3.36ns)   --->   "%r_V_16 = mul i19 %rhs_V_4, %lhs_V_7" [cnn.cpp:358]   --->   Operation 99 'mul' 'r_V_16' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%lhs_V_8 = zext i29 %r_V_15 to i30" [cnn.cpp:358]   --->   Operation 100 'zext' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%rhs_V_5 = zext i19 %r_V_16 to i30" [cnn.cpp:358]   --->   Operation 101 'zext' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (3.02ns)   --->   "%r_V_17 = add i30 %rhs_V_5, %lhs_V_8" [cnn.cpp:358]   --->   Operation 102 'add' 'r_V_17' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%rhs_V_13_cast = zext i10 %TCol_left_V_1 to i30" [cnn.cpp:358]   --->   Operation 103 'zext' 'rhs_V_13_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (2.49ns)   --->   "%r_V_18 = add i30 %rhs_V_13_cast, %r_V_17" [cnn.cpp:358]   --->   Operation 104 'add' 'r_V_18' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.66ns)   --->   "%sel_tmp = icmp eq i9 %Input_w_9b_V, 13" [cnn.cpp:319]   --->   Operation 105 'icmp' 'sel_tmp' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.66ns)   --->   "%sel_tmp2 = icmp eq i9 %Input_w_9b_V, 26" [cnn.cpp:319]   --->   Operation 106 'icmp' 'sel_tmp2' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.97ns)   --->   "%tmp_21 = or i1 %sel_tmp2, %sel_tmp" [cnn.cpp:319]   --->   Operation 107 'or' 'tmp_21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.96ns)   --->   "%p_2 = select i1 %tmp_21, i9 52, i9 %Input_w_9b_V" [cnn.cpp:319]   --->   Operation 108 'select' 'p_2' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (1.18ns)   --->   "%p_3 = select i1 %tmp_21, i6 -12, i6 %col_len_V" [cnn.cpp:319]   --->   Operation 109 'select' 'p_3' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_4)   --->   "%sel_tmp9 = select i1 %sel_tmp2, i3 2, i3 -4" [cnn.cpp:319]   --->   Operation 110 'select' 'sel_tmp9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.98ns) (out node of the LUT)   --->   "%p_4 = select i1 %tmp_21, i3 %sel_tmp9, i3 1" [cnn.cpp:319]   --->   Operation 111 'select' 'p_4' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i10 %TCol_left_V_1 to i1" [cnn.cpp:385]   --->   Operation 112 'trunc' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.97ns)   --->   "%ColSub_V = xor i1 %tmp_87, %tmp_88" [cnn.cpp:385]   --->   Operation 113 'xor' 'ColSub_V' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%lhs_V_20_cast = zext i6 %trow_loops_V_read to i7" [cnn.cpp:395]   --->   Operation 114 'zext' 'lhs_V_20_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.82ns)   --->   "%r_V_19 = add i7 1, %lhs_V_20_cast" [cnn.cpp:395]   --->   Operation 115 'add' 'r_V_19' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_81_cast = zext i1 %RowSub_V to i6" [cnn.cpp:395]   --->   Operation 116 'zext' 'tmp_81_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_51 = zext i3 %p_4 to i6" [cnn.cpp:395]   --->   Operation 117 'zext' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i6 %row_len_V to i7" [cnn.cpp:397]   --->   Operation 118 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%rhs_V_6 = zext i1 %RowSub_V to i7" [cnn.cpp:397]   --->   Operation 119 'zext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.82ns)   --->   "%r_V_1 = add i7 %rhs_V_6, %lhs_V_1" [cnn.cpp:397]   --->   Operation 120 'add' 'r_V_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn.cpp:395]   --->   Operation 121 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.46>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%p_5 = phi i6 [ 0, %_ifconv ], [ %TMP_t2_V, %2 ]"   --->   Operation 122 'phi' 'p_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%p_6 = phi i6 [ 0, %_ifconv ], [ %t2_V, %2 ]"   --->   Operation 123 'phi' 'p_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%pingpong = phi i1 [ true, %_ifconv ], [ %pingpong_1, %2 ]"   --->   Operation 124 'phi' 'pingpong' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_84_cast = zext i6 %p_5 to i7" [cnn.cpp:395]   --->   Operation 125 'zext' 'tmp_84_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.48ns)   --->   "%tmp_52 = icmp ult i7 %tmp_84_cast, %r_V_19" [cnn.cpp:395]   --->   Operation 126 'icmp' 'tmp_52' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 64, i64 0)"   --->   Operation 127 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.82ns)   --->   "%TMP_t2_V = add i6 %p_5, 1" [cnn.cpp:395]   --->   Operation 128 'add' 'TMP_t2_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %tmp_52, label %._crit_edge1107, label %3" [cnn.cpp:395]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_86_cast = zext i6 %p_6 to i7" [cnn.cpp:397]   --->   Operation 130 'zext' 'tmp_86_cast' <Predicate = (tmp_52)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (1.48ns)   --->   "%tmp_53 = icmp ult i7 %tmp_86_cast, %r_V_1" [cnn.cpp:397]   --->   Operation 131 'icmp' 'tmp_53' <Predicate = (tmp_52)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (1.42ns)   --->   "%ult = icmp ult i6 %p_6, %tmp_81_cast" [cnn.cpp:397]   --->   Operation 132 'icmp' 'ult' <Predicate = (tmp_52)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node IsRowPixel)   --->   "%rev = xor i1 %ult, true" [cnn.cpp:397]   --->   Operation 133 'xor' 'rev' <Predicate = (tmp_52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%IsRowPixel = and i1 %tmp_53, %rev" [cnn.cpp:397]   --->   Operation 134 'and' 'IsRowPixel' <Predicate = (tmp_52)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (1.42ns)   --->   "%tmp_54 = icmp ne i6 %p_5, %trow_loops_V_read" [cnn.cpp:404]   --->   Operation 135 'icmp' 'tmp_54' <Predicate = (tmp_52)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %pingpong, label %0, label %1" [cnn.cpp:399]   --->   Operation 136 'br' <Predicate = (tmp_52)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (1.42ns)   --->   "%tmp_58 = icmp ne i6 %p_5, 0" [cnn.cpp:419]   --->   Operation 137 'icmp' 'tmp_58' <Predicate = (tmp_52 & !pingpong)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (1.42ns)   --->   "%tmp_56 = icmp ne i6 %p_5, 0" [cnn.cpp:408]   --->   Operation 138 'icmp' 'tmp_56' <Predicate = (tmp_52 & pingpong)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "ret void" [cnn.cpp:427]   --->   Operation 139 'ret' <Predicate = (!tmp_52)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.71>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%next_t2_0_V_1_load = load i6* %next_t2_0_V_1" [cnn.cpp:419]   --->   Operation 140 'load' 'next_t2_0_V_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%next_IsRowPixel_0_1_1 = load i1* %next_IsRowPixel_0_1" [cnn.cpp:419]   --->   Operation 141 'load' 'next_IsRowPixel_0_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%RowBeginByte_0_V_1_1 = load i1* %RowBeginByte_0_V_1" [cnn.cpp:419]   --->   Operation 142 'load' 'RowBeginByte_0_V_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%RowBeginByte_1_V_1_1 = load i1* %RowBeginByte_1_V_1" [cnn.cpp:419]   --->   Operation 143 'load' 'RowBeginByte_1_V_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%RowBeginByte_2_V_1_1 = load i1* %RowBeginByte_2_V_1" [cnn.cpp:419]   --->   Operation 144 'load' 'RowBeginByte_2_V_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%RowBeginByte_3_V_1_1 = load i1* %RowBeginByte_3_V_1" [cnn.cpp:419]   --->   Operation 145 'load' 'RowBeginByte_3_V_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%RowBeginByte2_0_V_1_2 = load i1* %RowBeginByte2_0_V_1" [cnn.cpp:415]   --->   Operation 146 'load' 'RowBeginByte2_0_V_1_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%RowBeginByte2_1_V_1_2 = load i1* %RowBeginByte2_1_V_1" [cnn.cpp:415]   --->   Operation 147 'load' 'RowBeginByte2_1_V_1_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%RowBeginByte2_2_V_1_2 = load i1* %RowBeginByte2_2_V_1" [cnn.cpp:415]   --->   Operation 148 'load' 'RowBeginByte2_2_V_1_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%RowBeginByte2_3_V_1_2 = load i1* %RowBeginByte2_3_V_1" [cnn.cpp:415]   --->   Operation 149 'load' 'RowBeginByte2_3_V_1_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [2/2] (5.01ns)   --->   "%tmp_57 = call fastcc { i6, i1, i1, i1, i1, i1 } @mmcpy_inputpixel_m2b(i32* %input_r, i30 %input_offset_read, i32* %input1, i30 %input1_offset_read, i32* %input2, i30 %input2_offset_read, i32* %input3, i30 %input3_offset_read, [28 x i32]* nocapture @input_memcpy_buffer0_1, [28 x i32]* nocapture @input_memcpy_buffer1_1, [28 x i32]* nocapture @input_memcpy_buffer2_1, [28 x i32]* nocapture @input_memcpy_buffer3_1, i1 %RowBeginByte2_0_V_1_2, i1 %RowBeginByte2_1_V_1_2, i1 %RowBeginByte2_2_V_1_2, i1 %RowBeginByte2_3_V_1_2, i3 %TN_MIN_3b_V, i6 %p_6, i30 %r_V_18, i9 %p_2, i18 %IHxIW_18b_V, i6 %p_3, i1 %IsRowPixel, i1 %tmp_54)" [cnn.cpp:415]   --->   Operation 150 'call' 'tmp_57' <Predicate = true> <Delay = 5.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 151 [2/2] (7.71ns)   --->   "call fastcc void @copy_input2buf_row([2809 x i16]* %input_buffer_0, [2809 x i16]* %input_buffer_1, [2809 x i16]* %input_buffer_2, [2809 x i16]* %input_buffer_3, i6 %row_len_V, i6 %col_len_V, i1 %RowSub_V, i1 %ColSub_V, [28 x i32]* @input_memcpy_buffer0, [28 x i32]* @input_memcpy_buffer1, [28 x i32]* @input_memcpy_buffer2, [28 x i32]* @input_memcpy_buffer3, i1 %RowBeginByte_0_V_1_1, i1 %RowBeginByte_1_V_1_1, i1 %RowBeginByte_2_V_1_1, i1 %RowBeginByte_3_V_1_1, i8 %TCol_read, i2 %LayerType_read, i6 %next_t2_0_V_1_load, i1 %next_IsRowPixel_0_1_1, i1 %tmp_58, i3 %p_4)" [cnn.cpp:419]   --->   Operation 151 'call' <Predicate = true> <Delay = 7.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.82>
ST_6 : Operation 152 [1/2] (1.76ns)   --->   "%tmp_57 = call fastcc { i6, i1, i1, i1, i1, i1 } @mmcpy_inputpixel_m2b(i32* %input_r, i30 %input_offset_read, i32* %input1, i30 %input1_offset_read, i32* %input2, i30 %input2_offset_read, i32* %input3, i30 %input3_offset_read, [28 x i32]* nocapture @input_memcpy_buffer0_1, [28 x i32]* nocapture @input_memcpy_buffer1_1, [28 x i32]* nocapture @input_memcpy_buffer2_1, [28 x i32]* nocapture @input_memcpy_buffer3_1, i1 %RowBeginByte2_0_V_1_2, i1 %RowBeginByte2_1_V_1_2, i1 %RowBeginByte2_2_V_1_2, i1 %RowBeginByte2_3_V_1_2, i3 %TN_MIN_3b_V, i6 %p_6, i30 %r_V_18, i9 %p_2, i18 %IHxIW_18b_V, i6 %p_3, i1 %IsRowPixel, i1 %tmp_54)" [cnn.cpp:415]   --->   Operation 152 'call' 'tmp_57' <Predicate = (!pingpong)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%next_t22_0_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_57, 0" [cnn.cpp:415]   --->   Operation 153 'extractvalue' 'next_t22_0_V' <Predicate = (!pingpong)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%next_IsRowPixel2_0 = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_57, 1" [cnn.cpp:415]   --->   Operation 154 'extractvalue' 'next_IsRowPixel2_0' <Predicate = (!pingpong)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%RowBeginByte2_0_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_57, 2" [cnn.cpp:415]   --->   Operation 155 'extractvalue' 'RowBeginByte2_0_V' <Predicate = (!pingpong)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%RowBeginByte2_1_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_57, 3" [cnn.cpp:415]   --->   Operation 156 'extractvalue' 'RowBeginByte2_1_V' <Predicate = (!pingpong)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%RowBeginByte2_2_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_57, 4" [cnn.cpp:415]   --->   Operation 157 'extractvalue' 'RowBeginByte2_2_V' <Predicate = (!pingpong)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%RowBeginByte2_3_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_57, 5" [cnn.cpp:415]   --->   Operation 158 'extractvalue' 'RowBeginByte2_3_V' <Predicate = (!pingpong)> <Delay = 0.00>
ST_6 : Operation 159 [1/2] (0.00ns)   --->   "call fastcc void @copy_input2buf_row([2809 x i16]* %input_buffer_0, [2809 x i16]* %input_buffer_1, [2809 x i16]* %input_buffer_2, [2809 x i16]* %input_buffer_3, i6 %row_len_V, i6 %col_len_V, i1 %RowSub_V, i1 %ColSub_V, [28 x i32]* @input_memcpy_buffer0, [28 x i32]* @input_memcpy_buffer1, [28 x i32]* @input_memcpy_buffer2, [28 x i32]* @input_memcpy_buffer3, i1 %RowBeginByte_0_V_1_1, i1 %RowBeginByte_1_V_1_1, i1 %RowBeginByte_2_V_1_1, i1 %RowBeginByte_3_V_1_1, i8 %TCol_read, i2 %LayerType_read, i6 %next_t2_0_V_1_load, i1 %next_IsRowPixel_0_1_1, i1 %tmp_58, i3 %p_4)" [cnn.cpp:419]   --->   Operation 159 'call' <Predicate = (!pingpong)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "store i1 %RowBeginByte2_3_V, i1* %RowBeginByte2_3_V_1" [cnn.cpp:415]   --->   Operation 160 'store' <Predicate = (!pingpong)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "store i1 %RowBeginByte2_2_V, i1* %RowBeginByte2_2_V_1" [cnn.cpp:415]   --->   Operation 161 'store' <Predicate = (!pingpong)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "store i1 %RowBeginByte2_1_V, i1* %RowBeginByte2_1_V_1" [cnn.cpp:415]   --->   Operation 162 'store' <Predicate = (!pingpong)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "store i1 %RowBeginByte2_0_V, i1* %RowBeginByte2_0_V_1" [cnn.cpp:415]   --->   Operation 163 'store' <Predicate = (!pingpong)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "store i1 %next_IsRowPixel2_0, i1* %next_IsRowPixel2_0_1" [cnn.cpp:415]   --->   Operation 164 'store' <Predicate = (!pingpong)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "store i6 %next_t22_0_V, i6* %next_t22_0_V_1" [cnn.cpp:415]   --->   Operation 165 'store' <Predicate = (!pingpong)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (1.76ns)   --->   "br label %2"   --->   Operation 166 'br' <Predicate = (!pingpong)> <Delay = 1.76>
ST_6 : Operation 167 [1/2] (1.76ns)   --->   "%tmp_55 = call fastcc { i6, i1, i1, i1, i1, i1 } @mmcpy_inputpixel_m2b(i32* %input_r, i30 %input_offset_read, i32* %input1, i30 %input1_offset_read, i32* %input2, i30 %input2_offset_read, i32* %input3, i30 %input3_offset_read, [28 x i32]* nocapture @input_memcpy_buffer0, [28 x i32]* nocapture @input_memcpy_buffer1, [28 x i32]* nocapture @input_memcpy_buffer2, [28 x i32]* nocapture @input_memcpy_buffer3, i1 %RowBeginByte_0_V_1_s, i1 %RowBeginByte_1_V_1_s, i1 %RowBeginByte_2_V_1_s, i1 %RowBeginByte_3_V_1_s, i3 %TN_MIN_3b_V, i6 %p_6, i30 %r_V_18, i9 %p_2, i18 %IHxIW_18b_V, i6 %p_3, i1 %IsRowPixel, i1 %tmp_54)" [cnn.cpp:404]   --->   Operation 167 'call' 'tmp_55' <Predicate = (pingpong)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%next_t2_0_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_55, 0" [cnn.cpp:404]   --->   Operation 168 'extractvalue' 'next_t2_0_V' <Predicate = (pingpong)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%next_IsRowPixel_0 = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_55, 1" [cnn.cpp:404]   --->   Operation 169 'extractvalue' 'next_IsRowPixel_0' <Predicate = (pingpong)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%RowBeginByte_0_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_55, 2" [cnn.cpp:404]   --->   Operation 170 'extractvalue' 'RowBeginByte_0_V' <Predicate = (pingpong)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%RowBeginByte_1_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_55, 3" [cnn.cpp:404]   --->   Operation 171 'extractvalue' 'RowBeginByte_1_V' <Predicate = (pingpong)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%RowBeginByte_2_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_55, 4" [cnn.cpp:404]   --->   Operation 172 'extractvalue' 'RowBeginByte_2_V' <Predicate = (pingpong)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%RowBeginByte_3_V = extractvalue { i6, i1, i1, i1, i1, i1 } %tmp_55, 5" [cnn.cpp:404]   --->   Operation 173 'extractvalue' 'RowBeginByte_3_V' <Predicate = (pingpong)> <Delay = 0.00>
ST_6 : Operation 174 [1/2] (0.00ns)   --->   "call fastcc void @copy_input2buf_row([2809 x i16]* %input_buffer_0, [2809 x i16]* %input_buffer_1, [2809 x i16]* %input_buffer_2, [2809 x i16]* %input_buffer_3, i6 %row_len_V, i6 %col_len_V, i1 %RowSub_V, i1 %ColSub_V, [28 x i32]* @input_memcpy_buffer0_1, [28 x i32]* @input_memcpy_buffer1_1, [28 x i32]* @input_memcpy_buffer2_1, [28 x i32]* @input_memcpy_buffer3_1, i1 %RowBeginByte2_0_V_1_1, i1 %RowBeginByte2_1_V_1_1, i1 %RowBeginByte2_2_V_1_1, i1 %RowBeginByte2_3_V_1_1, i8 %TCol_read, i2 %LayerType_read, i6 %next_t22_0_V_1_load, i1 %next_IsRowPixel2_0_s, i1 %tmp_56, i3 %p_4)" [cnn.cpp:408]   --->   Operation 174 'call' <Predicate = (pingpong)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "store i1 %RowBeginByte_3_V, i1* %RowBeginByte_3_V_1" [cnn.cpp:404]   --->   Operation 175 'store' <Predicate = (pingpong)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "store i1 %RowBeginByte_2_V, i1* %RowBeginByte_2_V_1" [cnn.cpp:404]   --->   Operation 176 'store' <Predicate = (pingpong)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "store i1 %RowBeginByte_1_V, i1* %RowBeginByte_1_V_1" [cnn.cpp:404]   --->   Operation 177 'store' <Predicate = (pingpong)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "store i1 %RowBeginByte_0_V, i1* %RowBeginByte_0_V_1" [cnn.cpp:404]   --->   Operation 178 'store' <Predicate = (pingpong)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "store i1 %next_IsRowPixel_0, i1* %next_IsRowPixel_0_1" [cnn.cpp:404]   --->   Operation 179 'store' <Predicate = (pingpong)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "store i6 %next_t2_0_V, i6* %next_t2_0_V_1" [cnn.cpp:404]   --->   Operation 180 'store' <Predicate = (pingpong)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (1.76ns)   --->   "br label %2" [cnn.cpp:410]   --->   Operation 181 'br' <Predicate = (pingpong)> <Delay = 1.76>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%pingpong_1 = phi i1 [ false, %0 ], [ true, %1 ]"   --->   Operation 182 'phi' 'pingpong_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (1.82ns)   --->   "%t2_V = add i6 %tmp_51, %p_6" [cnn.cpp:395]   --->   Operation 183 'add' 't2_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn.cpp:395]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 7.71>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%next_t22_0_V_1_load = load i6* %next_t22_0_V_1" [cnn.cpp:408]   --->   Operation 185 'load' 'next_t22_0_V_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%next_IsRowPixel2_0_s = load i1* %next_IsRowPixel2_0_1" [cnn.cpp:408]   --->   Operation 186 'load' 'next_IsRowPixel2_0_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%RowBeginByte_0_V_1_s = load i1* %RowBeginByte_0_V_1" [cnn.cpp:404]   --->   Operation 187 'load' 'RowBeginByte_0_V_1_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%RowBeginByte_1_V_1_s = load i1* %RowBeginByte_1_V_1" [cnn.cpp:404]   --->   Operation 188 'load' 'RowBeginByte_1_V_1_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%RowBeginByte_2_V_1_s = load i1* %RowBeginByte_2_V_1" [cnn.cpp:404]   --->   Operation 189 'load' 'RowBeginByte_2_V_1_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%RowBeginByte_3_V_1_s = load i1* %RowBeginByte_3_V_1" [cnn.cpp:404]   --->   Operation 190 'load' 'RowBeginByte_3_V_1_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%RowBeginByte2_0_V_1_1 = load i1* %RowBeginByte2_0_V_1" [cnn.cpp:408]   --->   Operation 191 'load' 'RowBeginByte2_0_V_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%RowBeginByte2_1_V_1_1 = load i1* %RowBeginByte2_1_V_1" [cnn.cpp:408]   --->   Operation 192 'load' 'RowBeginByte2_1_V_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%RowBeginByte2_2_V_1_1 = load i1* %RowBeginByte2_2_V_1" [cnn.cpp:408]   --->   Operation 193 'load' 'RowBeginByte2_2_V_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%RowBeginByte2_3_V_1_1 = load i1* %RowBeginByte2_3_V_1" [cnn.cpp:408]   --->   Operation 194 'load' 'RowBeginByte2_3_V_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [2/2] (5.01ns)   --->   "%tmp_55 = call fastcc { i6, i1, i1, i1, i1, i1 } @mmcpy_inputpixel_m2b(i32* %input_r, i30 %input_offset_read, i32* %input1, i30 %input1_offset_read, i32* %input2, i30 %input2_offset_read, i32* %input3, i30 %input3_offset_read, [28 x i32]* nocapture @input_memcpy_buffer0, [28 x i32]* nocapture @input_memcpy_buffer1, [28 x i32]* nocapture @input_memcpy_buffer2, [28 x i32]* nocapture @input_memcpy_buffer3, i1 %RowBeginByte_0_V_1_s, i1 %RowBeginByte_1_V_1_s, i1 %RowBeginByte_2_V_1_s, i1 %RowBeginByte_3_V_1_s, i3 %TN_MIN_3b_V, i6 %p_6, i30 %r_V_18, i9 %p_2, i18 %IHxIW_18b_V, i6 %p_3, i1 %IsRowPixel, i1 %tmp_54)" [cnn.cpp:404]   --->   Operation 195 'call' 'tmp_55' <Predicate = true> <Delay = 5.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 196 [2/2] (7.71ns)   --->   "call fastcc void @copy_input2buf_row([2809 x i16]* %input_buffer_0, [2809 x i16]* %input_buffer_1, [2809 x i16]* %input_buffer_2, [2809 x i16]* %input_buffer_3, i6 %row_len_V, i6 %col_len_V, i1 %RowSub_V, i1 %ColSub_V, [28 x i32]* @input_memcpy_buffer0_1, [28 x i32]* @input_memcpy_buffer1_1, [28 x i32]* @input_memcpy_buffer2_1, [28 x i32]* @input_memcpy_buffer3_1, i1 %RowBeginByte2_0_V_1_1, i1 %RowBeginByte2_1_V_1_1, i1 %RowBeginByte2_2_V_1_1, i1 %RowBeginByte2_3_V_1_1, i8 %TCol_read, i2 %LayerType_read, i6 %next_t22_0_V_1_load, i1 %next_IsRowPixel2_0_s, i1 %tmp_56, i3 %p_4)" [cnn.cpp:408]   --->   Operation 196 'call' <Predicate = true> <Delay = 7.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input2_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input3_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Kernel_stride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Padding]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TRow]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TCol]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Input_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Input_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TN_MIN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IHxIW]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LayerType]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trow_loops_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_inoffset]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ input_memcpy_buffer0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_memcpy_buffer1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_memcpy_buffer2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_memcpy_buffer3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ t2_local_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ input_memcpy_buffer0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_memcpy_buffer1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_memcpy_buffer2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_memcpy_buffer3_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
next_t2_0_V_1         (alloca           ) [ 00111111]
next_IsRowPixel_0_1   (alloca           ) [ 00111111]
next_t22_0_V_1        (alloca           ) [ 00111111]
next_IsRowPixel2_0_1  (alloca           ) [ 00111111]
RowBeginByte_0_V_1    (alloca           ) [ 00111111]
RowBeginByte_1_V_1    (alloca           ) [ 00111111]
RowBeginByte_2_V_1    (alloca           ) [ 00111111]
RowBeginByte_3_V_1    (alloca           ) [ 00111111]
RowBeginByte2_0_V_1   (alloca           ) [ 00111111]
RowBeginByte2_1_V_1   (alloca           ) [ 00111111]
RowBeginByte2_2_V_1   (alloca           ) [ 00111111]
RowBeginByte2_3_V_1   (alloca           ) [ 00111111]
Padding_read          (read             ) [ 00000000]
Kernel_stride_read    (read             ) [ 00000000]
r_read                (read             ) [ 00000000]
r_9b_V                (trunc            ) [ 00000000]
Kernel_stride_2b_V    (trunc            ) [ 00000000]
Padding_1b_V          (trunc            ) [ 00000000]
rhs_V                 (zext             ) [ 00100000]
rhs_V_2               (zext             ) [ 00100000]
lhs_V_4               (zext             ) [ 00000000]
r_V_9                 (mul              ) [ 00000000]
lhs_V_5               (zext             ) [ 00000000]
r_V_21                (sub              ) [ 00100000]
TRow_top_V            (trunc            ) [ 00100000]
tmp_81                (trunc            ) [ 00100000]
tmp_86                (trunc            ) [ 00100000]
IHxIW_read            (read             ) [ 00000000]
Input_h_read          (read             ) [ 00000000]
TCol_read             (read             ) [ 00011111]
TRow_read             (read             ) [ 00000000]
n_read                (read             ) [ 00000000]
c_read                (read             ) [ 00000000]
c_9b_V                (trunc            ) [ 00000000]
n_11b_V               (trunc            ) [ 00000000]
Input_h_10b_V         (trunc            ) [ 00000000]
IHxIW_18b_V           (trunc            ) [ 00011111]
lhs_V                 (zext             ) [ 00000000]
r_V                   (mul              ) [ 00000000]
lhs_V_3               (zext             ) [ 00000000]
r_V_20                (sub              ) [ 00000000]
tmp                   (icmp             ) [ 00010000]
TCol_left_V           (trunc            ) [ 00010000]
rhs_V_8_cast          (zext             ) [ 00000000]
r_V_11                (add              ) [ 00000000]
r_V_12                (add              ) [ 00010000]
tmp_76                (trunc            ) [ 00000000]
tmp_77                (trunc            ) [ 00000000]
tmp_46                (add              ) [ 00010000]
tmp_48                (icmp             ) [ 00000000]
TRow_top_V_1          (select           ) [ 00010000]
rhs_V_9_cast          (zext             ) [ 00000000]
r_V_13                (add              ) [ 00000000]
r_V_14                (add              ) [ 00000000]
tmp_71_cast           (zext             ) [ 00000000]
tmp_49                (icmp             ) [ 00000000]
tmp_82                (trunc            ) [ 00000000]
tmp_50                (add              ) [ 00000000]
tmp_83                (trunc            ) [ 00000000]
tmp_20                (select           ) [ 00000000]
tmp_84                (trunc            ) [ 00000000]
row_len_V             (sub              ) [ 00011111]
lhs_V_6               (zext             ) [ 00000000]
rhs_V_3               (zext             ) [ 00000000]
r_V_15                (mul              ) [ 00010000]
tmp_85                (trunc            ) [ 00000000]
RowSub_V              (xor              ) [ 00011111]
tmp_88                (trunc            ) [ 00010000]
trow_loops_V_read     (read             ) [ 00001111]
LayerType_read        (read             ) [ 00001111]
TN_MIN_read           (read             ) [ 00000000]
Input_w_read          (read             ) [ 00000000]
input3_offset_read    (read             ) [ 00001111]
input2_offset_read    (read             ) [ 00001111]
input1_offset_read    (read             ) [ 00001111]
input_offset_read     (read             ) [ 00001111]
StgValue_84           (specinterface    ) [ 00000000]
StgValue_85           (specinterface    ) [ 00000000]
StgValue_86           (specinterface    ) [ 00000000]
StgValue_87           (specinterface    ) [ 00000000]
Input_w_9b_V          (trunc            ) [ 00000000]
TN_MIN_3b_V           (trunc            ) [ 00001111]
TCol_left_V_1         (select           ) [ 00000000]
tmp_cast              (zext             ) [ 00000000]
tmp_s                 (icmp             ) [ 00000000]
tmp_78                (trunc            ) [ 00000000]
tmp_18                (select           ) [ 00000000]
tmp_79                (trunc            ) [ 00000000]
col_len_V             (sub              ) [ 00001111]
lhs_V_7               (zext             ) [ 00000000]
rhs_V_4               (zext             ) [ 00000000]
r_V_16                (mul              ) [ 00000000]
lhs_V_8               (zext             ) [ 00000000]
rhs_V_5               (zext             ) [ 00000000]
r_V_17                (add              ) [ 00000000]
rhs_V_13_cast         (zext             ) [ 00000000]
r_V_18                (add              ) [ 00001111]
sel_tmp               (icmp             ) [ 00000000]
sel_tmp2              (icmp             ) [ 00000000]
tmp_21                (or               ) [ 00000000]
p_2                   (select           ) [ 00001111]
p_3                   (select           ) [ 00001111]
sel_tmp9              (select           ) [ 00000000]
p_4                   (select           ) [ 00001111]
tmp_87                (trunc            ) [ 00000000]
ColSub_V              (xor              ) [ 00001111]
lhs_V_20_cast         (zext             ) [ 00000000]
r_V_19                (add              ) [ 00001111]
tmp_81_cast           (zext             ) [ 00001111]
tmp_51                (zext             ) [ 00001111]
lhs_V_1               (zext             ) [ 00000000]
rhs_V_6               (zext             ) [ 00000000]
r_V_1                 (add              ) [ 00001111]
StgValue_121          (br               ) [ 00011111]
p_5                   (phi              ) [ 00001000]
p_6                   (phi              ) [ 00001111]
pingpong              (phi              ) [ 00001111]
tmp_84_cast           (zext             ) [ 00000000]
tmp_52                (icmp             ) [ 00001111]
empty                 (speclooptripcount) [ 00000000]
TMP_t2_V              (add              ) [ 00011111]
StgValue_129          (br               ) [ 00000000]
tmp_86_cast           (zext             ) [ 00000000]
tmp_53                (icmp             ) [ 00000000]
ult                   (icmp             ) [ 00000000]
rev                   (xor              ) [ 00000000]
IsRowPixel            (and              ) [ 00000111]
tmp_54                (icmp             ) [ 00000111]
StgValue_136          (br               ) [ 00000000]
tmp_58                (icmp             ) [ 00000111]
tmp_56                (icmp             ) [ 00000111]
StgValue_139          (ret              ) [ 00000000]
next_t2_0_V_1_load    (load             ) [ 00001011]
next_IsRowPixel_0_1_1 (load             ) [ 00001011]
RowBeginByte_0_V_1_1  (load             ) [ 00001011]
RowBeginByte_1_V_1_1  (load             ) [ 00001011]
RowBeginByte_2_V_1_1  (load             ) [ 00001011]
RowBeginByte_3_V_1_1  (load             ) [ 00001011]
RowBeginByte2_0_V_1_2 (load             ) [ 00001011]
RowBeginByte2_1_V_1_2 (load             ) [ 00001011]
RowBeginByte2_2_V_1_2 (load             ) [ 00001011]
RowBeginByte2_3_V_1_2 (load             ) [ 00001011]
tmp_57                (call             ) [ 00000000]
next_t22_0_V          (extractvalue     ) [ 00000000]
next_IsRowPixel2_0    (extractvalue     ) [ 00000000]
RowBeginByte2_0_V     (extractvalue     ) [ 00000000]
RowBeginByte2_1_V     (extractvalue     ) [ 00000000]
RowBeginByte2_2_V     (extractvalue     ) [ 00000000]
RowBeginByte2_3_V     (extractvalue     ) [ 00000000]
StgValue_159          (call             ) [ 00000000]
StgValue_160          (store            ) [ 00000000]
StgValue_161          (store            ) [ 00000000]
StgValue_162          (store            ) [ 00000000]
StgValue_163          (store            ) [ 00000000]
StgValue_164          (store            ) [ 00000000]
StgValue_165          (store            ) [ 00000000]
StgValue_166          (br               ) [ 00000000]
tmp_55                (call             ) [ 00000000]
next_t2_0_V           (extractvalue     ) [ 00000000]
next_IsRowPixel_0     (extractvalue     ) [ 00000000]
RowBeginByte_0_V      (extractvalue     ) [ 00000000]
RowBeginByte_1_V      (extractvalue     ) [ 00000000]
RowBeginByte_2_V      (extractvalue     ) [ 00000000]
RowBeginByte_3_V      (extractvalue     ) [ 00000000]
StgValue_174          (call             ) [ 00000000]
StgValue_175          (store            ) [ 00000000]
StgValue_176          (store            ) [ 00000000]
StgValue_177          (store            ) [ 00000000]
StgValue_178          (store            ) [ 00000000]
StgValue_179          (store            ) [ 00000000]
StgValue_180          (store            ) [ 00000000]
StgValue_181          (br               ) [ 00000000]
pingpong_1            (phi              ) [ 00011111]
t2_V                  (add              ) [ 00011111]
StgValue_184          (br               ) [ 00011111]
next_t22_0_V_1_load   (load             ) [ 00001110]
next_IsRowPixel2_0_s  (load             ) [ 00001110]
RowBeginByte_0_V_1_s  (load             ) [ 00001110]
RowBeginByte_1_V_1_s  (load             ) [ 00001110]
RowBeginByte_2_V_1_s  (load             ) [ 00001110]
RowBeginByte_3_V_1_s  (load             ) [ 00001110]
RowBeginByte2_0_V_1_1 (load             ) [ 00001110]
RowBeginByte2_1_V_1_1 (load             ) [ 00001110]
RowBeginByte2_2_V_1_1 (load             ) [ 00001110]
RowBeginByte2_3_V_1_1 (load             ) [ 00001110]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input1_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input2_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input3_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input3_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_buffer_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_buffer_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_buffer_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_buffer_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="r">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="c">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="n">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Kernel_stride">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Kernel_stride"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Padding">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="TRow">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TRow"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="TCol">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TCol"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Input_w">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_w"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="Input_h">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_h"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="TN_MIN">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TN_MIN"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="IHxIW">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IHxIW"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="LayerType">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LayerType"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="trow_loops_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trow_loops_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="tmp_inoffset">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_inoffset"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="input_memcpy_buffer0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="input_memcpy_buffer1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="input_memcpy_buffer2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="input_memcpy_buffer3">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="t2_local_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t2_local_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="input_memcpy_buffer0_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="input_memcpy_buffer1_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="input_memcpy_buffer2_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="input_memcpy_buffer3_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_memcpy_buffer3_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmcpy_inputpixel_m2b"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_input2buf_row"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="next_t2_0_V_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="next_t2_0_V_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="next_IsRowPixel_0_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="next_IsRowPixel_0_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="next_t22_0_V_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="next_t22_0_V_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="next_IsRowPixel2_0_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="next_IsRowPixel2_0_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="RowBeginByte_0_V_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="RowBeginByte_0_V_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="RowBeginByte_1_V_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="RowBeginByte_1_V_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="RowBeginByte_2_V_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="RowBeginByte_2_V_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="RowBeginByte_3_V_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="RowBeginByte_3_V_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="RowBeginByte2_0_V_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="RowBeginByte2_0_V_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="RowBeginByte2_1_V_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="RowBeginByte2_1_V_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="RowBeginByte2_2_V_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="RowBeginByte2_2_V_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="RowBeginByte2_3_V_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="RowBeginByte2_3_V_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="Padding_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Padding_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="Kernel_stride_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Kernel_stride_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="r_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="IHxIW_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="19" slack="0"/>
<pin id="218" dir="0" index="1" bw="19" slack="0"/>
<pin id="219" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IHxIW_read/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="Input_h_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Input_h_read/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="TCol_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TCol_read/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="TRow_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TRow_read/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="n_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="c_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trow_loops_V_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="6" slack="0"/>
<pin id="255" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trow_loops_V_read/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="LayerType_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="0"/>
<pin id="260" dir="0" index="1" bw="2" slack="0"/>
<pin id="261" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LayerType_read/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="TN_MIN_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TN_MIN_read/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="Input_w_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Input_w_read/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="input3_offset_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="30" slack="0"/>
<pin id="278" dir="0" index="1" bw="30" slack="0"/>
<pin id="279" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input3_offset_read/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="input2_offset_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="30" slack="0"/>
<pin id="284" dir="0" index="1" bw="30" slack="0"/>
<pin id="285" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input2_offset_read/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="input1_offset_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="30" slack="0"/>
<pin id="290" dir="0" index="1" bw="30" slack="0"/>
<pin id="291" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input1_offset_read/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="input_offset_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="30" slack="0"/>
<pin id="296" dir="0" index="1" bw="30" slack="0"/>
<pin id="297" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_offset_read/3 "/>
</bind>
</comp>

<comp id="300" class="1005" name="p_5_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="1"/>
<pin id="302" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_5 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_5_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_5/4 "/>
</bind>
</comp>

<comp id="311" class="1005" name="p_6_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="1"/>
<pin id="313" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_6 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="p_6_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="6" slack="1"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_6/4 "/>
</bind>
</comp>

<comp id="323" class="1005" name="pingpong_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="pingpong (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="pingpong_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="1" slack="1"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pingpong/4 "/>
</bind>
</comp>

<comp id="335" class="1005" name="pingpong_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="pingpong_1 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="pingpong_1_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pingpong_1/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_mmcpy_inputpixel_m2b_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="30" slack="2"/>
<pin id="352" dir="0" index="3" bw="32" slack="0"/>
<pin id="353" dir="0" index="4" bw="30" slack="2"/>
<pin id="354" dir="0" index="5" bw="32" slack="0"/>
<pin id="355" dir="0" index="6" bw="30" slack="2"/>
<pin id="356" dir="0" index="7" bw="32" slack="0"/>
<pin id="357" dir="0" index="8" bw="30" slack="2"/>
<pin id="358" dir="0" index="9" bw="32" slack="0"/>
<pin id="359" dir="0" index="10" bw="32" slack="0"/>
<pin id="360" dir="0" index="11" bw="32" slack="0"/>
<pin id="361" dir="0" index="12" bw="32" slack="0"/>
<pin id="362" dir="0" index="13" bw="1" slack="0"/>
<pin id="363" dir="0" index="14" bw="1" slack="0"/>
<pin id="364" dir="0" index="15" bw="1" slack="0"/>
<pin id="365" dir="0" index="16" bw="1" slack="0"/>
<pin id="366" dir="0" index="17" bw="3" slack="2"/>
<pin id="367" dir="0" index="18" bw="6" slack="1"/>
<pin id="368" dir="0" index="19" bw="30" slack="2"/>
<pin id="369" dir="0" index="20" bw="9" slack="2"/>
<pin id="370" dir="0" index="21" bw="18" slack="3"/>
<pin id="371" dir="0" index="22" bw="6" slack="2"/>
<pin id="372" dir="0" index="23" bw="1" slack="1"/>
<pin id="373" dir="0" index="24" bw="1" slack="1"/>
<pin id="374" dir="0" index="25" bw="32" slack="0"/>
<pin id="375" dir="1" index="26" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_57/5 tmp_55/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_copy_input2buf_row_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="0" slack="0"/>
<pin id="393" dir="0" index="1" bw="16" slack="0"/>
<pin id="394" dir="0" index="2" bw="16" slack="0"/>
<pin id="395" dir="0" index="3" bw="16" slack="0"/>
<pin id="396" dir="0" index="4" bw="16" slack="0"/>
<pin id="397" dir="0" index="5" bw="6" slack="3"/>
<pin id="398" dir="0" index="6" bw="6" slack="2"/>
<pin id="399" dir="0" index="7" bw="1" slack="3"/>
<pin id="400" dir="0" index="8" bw="1" slack="2"/>
<pin id="401" dir="0" index="9" bw="32" slack="0"/>
<pin id="402" dir="0" index="10" bw="32" slack="0"/>
<pin id="403" dir="0" index="11" bw="32" slack="0"/>
<pin id="404" dir="0" index="12" bw="32" slack="0"/>
<pin id="405" dir="0" index="13" bw="1" slack="0"/>
<pin id="406" dir="0" index="14" bw="1" slack="0"/>
<pin id="407" dir="0" index="15" bw="1" slack="0"/>
<pin id="408" dir="0" index="16" bw="1" slack="0"/>
<pin id="409" dir="0" index="17" bw="8" slack="3"/>
<pin id="410" dir="0" index="18" bw="2" slack="2"/>
<pin id="411" dir="0" index="19" bw="6" slack="0"/>
<pin id="412" dir="0" index="20" bw="1" slack="0"/>
<pin id="413" dir="0" index="21" bw="1" slack="1"/>
<pin id="414" dir="0" index="22" bw="3" slack="2"/>
<pin id="415" dir="0" index="23" bw="6" slack="0"/>
<pin id="416" dir="1" index="24" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_151/5 StgValue_196/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="0" index="1" bw="6" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_58/4 tmp_56/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="4"/>
<pin id="439" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RowBeginByte_0_V_1_1/5 RowBeginByte_0_V_1_s/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="4"/>
<pin id="444" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RowBeginByte_1_V_1_1/5 RowBeginByte_1_V_1_s/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="4"/>
<pin id="449" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RowBeginByte_2_V_1_1/5 RowBeginByte_2_V_1_s/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="4"/>
<pin id="454" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RowBeginByte_3_V_1_1/5 RowBeginByte_3_V_1_s/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="grp_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="4"/>
<pin id="459" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RowBeginByte2_0_V_1_2/5 RowBeginByte2_0_V_1_1/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_load_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="4"/>
<pin id="464" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RowBeginByte2_1_V_1_2/5 RowBeginByte2_1_V_1_1/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_load_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="4"/>
<pin id="469" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RowBeginByte2_2_V_1_2/5 RowBeginByte2_2_V_1_1/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="4"/>
<pin id="474" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RowBeginByte2_3_V_1_2/5 RowBeginByte2_3_V_1_1/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="grp_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="11" slack="0"/>
<pin id="479" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="next_t22_0_V/6 next_t2_0_V/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="0"/>
<pin id="483" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="next_IsRowPixel2_0/6 next_IsRowPixel_0/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="grp_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="11" slack="0"/>
<pin id="487" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="RowBeginByte2_0_V/6 RowBeginByte_0_V/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="11" slack="0"/>
<pin id="491" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="RowBeginByte2_1_V/6 RowBeginByte_1_V/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="11" slack="0"/>
<pin id="495" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="RowBeginByte2_2_V/6 RowBeginByte_2_V/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="grp_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="11" slack="0"/>
<pin id="499" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="RowBeginByte2_3_V/6 RowBeginByte_3_V/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="r_9b_V_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_9b_V/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="Kernel_stride_2b_V_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Kernel_stride_2b_V/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="Padding_1b_V_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Padding_1b_V/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="rhs_V_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="0"/>
<pin id="515" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="rhs_V_2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="lhs_V_4_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="9" slack="0"/>
<pin id="523" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_4/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="TRow_top_V_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="12" slack="0"/>
<pin id="527" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="TRow_top_V/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_81_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="12" slack="0"/>
<pin id="530" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_81/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_86_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="12" slack="0"/>
<pin id="533" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_86/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="c_9b_V_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="c_9b_V/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="n_11b_V_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="n_11b_V/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="Input_h_10b_V_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Input_h_10b_V/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="IHxIW_18b_V_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="19" slack="0"/>
<pin id="548" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="IHxIW_18b_V/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="lhs_V_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="9" slack="0"/>
<pin id="552" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="12" slack="0"/>
<pin id="556" dir="0" index="1" bw="12" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="TCol_left_V_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="12" slack="0"/>
<pin id="561" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="TCol_left_V/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="rhs_V_8_cast_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_8_cast/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="r_V_11_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="0" index="1" bw="12" slack="0"/>
<pin id="569" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_11/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="r_V_12_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="12" slack="0"/>
<pin id="574" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_12/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_76_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="12" slack="0"/>
<pin id="579" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_76/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_77_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_77/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_46_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="6" slack="0"/>
<pin id="586" dir="0" index="1" bw="6" slack="0"/>
<pin id="587" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_48_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="12" slack="1"/>
<pin id="592" dir="0" index="1" bw="12" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_48/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="TRow_top_V_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="10" slack="1"/>
<pin id="598" dir="0" index="2" bw="10" slack="0"/>
<pin id="599" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="TRow_top_V_1/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="rhs_V_9_cast_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_9_cast/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="r_V_13_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="0" index="1" bw="12" slack="1"/>
<pin id="609" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_13/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="r_V_14_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="12" slack="0"/>
<pin id="614" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_14/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_71_cast_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="10" slack="0"/>
<pin id="619" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71_cast/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_49_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="12" slack="0"/>
<pin id="623" dir="0" index="1" bw="12" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_49/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_82_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_82/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_50_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="6" slack="0"/>
<pin id="633" dir="0" index="1" bw="6" slack="1"/>
<pin id="634" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_50/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_83_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_83/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_20_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="6" slack="0"/>
<pin id="643" dir="0" index="2" bw="6" slack="0"/>
<pin id="644" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_84_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="10" slack="0"/>
<pin id="650" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_84/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="row_len_V_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="0"/>
<pin id="654" dir="0" index="1" bw="6" slack="0"/>
<pin id="655" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_len_V/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="lhs_V_6_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="11" slack="0"/>
<pin id="660" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_6/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="rhs_V_3_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="18" slack="0"/>
<pin id="664" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_3/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_85_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="10" slack="0"/>
<pin id="668" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_85/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="RowSub_V_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="1"/>
<pin id="673" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="RowSub_V/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_88_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="12" slack="0"/>
<pin id="677" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_88/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="Input_w_9b_V_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Input_w_9b_V/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="TN_MIN_3b_V_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="TN_MIN_3b_V/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="TCol_left_V_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="1"/>
<pin id="688" dir="0" index="1" bw="10" slack="1"/>
<pin id="689" dir="0" index="2" bw="10" slack="0"/>
<pin id="690" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="TCol_left_V_1/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_cast_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="9" slack="0"/>
<pin id="694" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_s_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="12" slack="1"/>
<pin id="698" dir="0" index="1" bw="12" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_78_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_78/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_18_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="6" slack="1"/>
<pin id="708" dir="0" index="2" bw="6" slack="0"/>
<pin id="709" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_79_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="10" slack="0"/>
<pin id="714" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_79/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="col_len_V_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="6" slack="0"/>
<pin id="718" dir="0" index="1" bw="6" slack="0"/>
<pin id="719" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="col_len_V/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="lhs_V_7_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="10" slack="1"/>
<pin id="724" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_7/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="rhs_V_4_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="9" slack="0"/>
<pin id="727" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_4/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="lhs_V_8_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="29" slack="1"/>
<pin id="731" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_8/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="rhs_V_13_cast_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="10" slack="0"/>
<pin id="734" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_13_cast/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="r_V_18_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="10" slack="0"/>
<pin id="738" dir="0" index="1" bw="30" slack="0"/>
<pin id="739" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_18/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sel_tmp_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="9" slack="0"/>
<pin id="743" dir="0" index="1" bw="9" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="sel_tmp2_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="9" slack="0"/>
<pin id="749" dir="0" index="1" bw="9" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_21_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="759" class="1004" name="p_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="9" slack="0"/>
<pin id="762" dir="0" index="2" bw="9" slack="0"/>
<pin id="763" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="p_3_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="6" slack="0"/>
<pin id="770" dir="0" index="2" bw="6" slack="0"/>
<pin id="771" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_3/3 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sel_tmp9_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="3" slack="0"/>
<pin id="778" dir="0" index="2" bw="3" slack="0"/>
<pin id="779" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="p_4_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="3" slack="0"/>
<pin id="786" dir="0" index="2" bw="3" slack="0"/>
<pin id="787" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_4/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_87_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="10" slack="0"/>
<pin id="793" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_87/3 "/>
</bind>
</comp>

<comp id="795" class="1004" name="ColSub_V_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="1"/>
<pin id="798" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ColSub_V/3 "/>
</bind>
</comp>

<comp id="800" class="1004" name="lhs_V_20_cast_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="6" slack="0"/>
<pin id="802" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_20_cast/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="r_V_19_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="6" slack="0"/>
<pin id="807" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_19/3 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_81_cast_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="1"/>
<pin id="812" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_81_cast/3 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_51_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="3" slack="0"/>
<pin id="815" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51/3 "/>
</bind>
</comp>

<comp id="817" class="1004" name="lhs_V_1_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="6" slack="1"/>
<pin id="819" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/3 "/>
</bind>
</comp>

<comp id="820" class="1004" name="rhs_V_6_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="1"/>
<pin id="822" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_6/3 "/>
</bind>
</comp>

<comp id="823" class="1004" name="r_V_1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="6" slack="0"/>
<pin id="826" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_84_cast_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="6" slack="0"/>
<pin id="831" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_84_cast/4 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_52_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="7" slack="0"/>
<pin id="835" dir="0" index="1" bw="7" slack="1"/>
<pin id="836" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_52/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="TMP_t2_V_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="6" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="TMP_t2_V/4 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_86_cast_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="6" slack="0"/>
<pin id="846" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_86_cast/4 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_53_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="7" slack="0"/>
<pin id="850" dir="0" index="1" bw="7" slack="1"/>
<pin id="851" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="853" class="1004" name="ult_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="6" slack="0"/>
<pin id="855" dir="0" index="1" bw="6" slack="1"/>
<pin id="856" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/4 "/>
</bind>
</comp>

<comp id="858" class="1004" name="rev_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/4 "/>
</bind>
</comp>

<comp id="864" class="1004" name="IsRowPixel_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="IsRowPixel/4 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp_54_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="6" slack="0"/>
<pin id="872" dir="0" index="1" bw="6" slack="1"/>
<pin id="873" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_54/4 "/>
</bind>
</comp>

<comp id="875" class="1004" name="next_t2_0_V_1_load_load_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="6" slack="4"/>
<pin id="877" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="next_t2_0_V_1_load/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="next_IsRowPixel_0_1_1_load_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="4"/>
<pin id="881" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="next_IsRowPixel_0_1_1/5 "/>
</bind>
</comp>

<comp id="883" class="1004" name="StgValue_160_store_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="1" slack="5"/>
<pin id="886" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_160/6 "/>
</bind>
</comp>

<comp id="888" class="1004" name="StgValue_161_store_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="5"/>
<pin id="891" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_161/6 "/>
</bind>
</comp>

<comp id="893" class="1004" name="StgValue_162_store_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="5"/>
<pin id="896" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_162/6 "/>
</bind>
</comp>

<comp id="898" class="1004" name="StgValue_163_store_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="1" slack="5"/>
<pin id="901" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_163/6 "/>
</bind>
</comp>

<comp id="903" class="1004" name="StgValue_164_store_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="1" slack="5"/>
<pin id="906" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_164/6 "/>
</bind>
</comp>

<comp id="908" class="1004" name="StgValue_165_store_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="6" slack="0"/>
<pin id="910" dir="0" index="1" bw="6" slack="5"/>
<pin id="911" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_165/6 "/>
</bind>
</comp>

<comp id="913" class="1004" name="StgValue_175_store_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="1" slack="5"/>
<pin id="916" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_175/6 "/>
</bind>
</comp>

<comp id="918" class="1004" name="StgValue_176_store_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="5"/>
<pin id="921" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_176/6 "/>
</bind>
</comp>

<comp id="923" class="1004" name="StgValue_177_store_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="1" slack="5"/>
<pin id="926" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_177/6 "/>
</bind>
</comp>

<comp id="928" class="1004" name="StgValue_178_store_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="0"/>
<pin id="930" dir="0" index="1" bw="1" slack="5"/>
<pin id="931" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_178/6 "/>
</bind>
</comp>

<comp id="933" class="1004" name="StgValue_179_store_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="1" slack="5"/>
<pin id="936" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_179/6 "/>
</bind>
</comp>

<comp id="938" class="1004" name="StgValue_180_store_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="6" slack="0"/>
<pin id="940" dir="0" index="1" bw="6" slack="5"/>
<pin id="941" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_180/6 "/>
</bind>
</comp>

<comp id="943" class="1004" name="t2_V_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="3" slack="3"/>
<pin id="945" dir="0" index="1" bw="6" slack="2"/>
<pin id="946" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t2_V/6 "/>
</bind>
</comp>

<comp id="948" class="1004" name="next_t22_0_V_1_load_load_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="6" slack="4"/>
<pin id="950" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="next_t22_0_V_1_load/7 "/>
</bind>
</comp>

<comp id="952" class="1004" name="next_IsRowPixel2_0_s_load_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="4"/>
<pin id="954" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="next_IsRowPixel2_0_s/7 "/>
</bind>
</comp>

<comp id="956" class="1007" name="grp_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="2" slack="0"/>
<pin id="958" dir="0" index="1" bw="9" slack="0"/>
<pin id="959" dir="0" index="2" bw="1" slack="0"/>
<pin id="960" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="r_V_9/1 lhs_V_5/1 r_V_21/1 "/>
</bind>
</comp>

<comp id="967" class="1007" name="grp_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="2" slack="1"/>
<pin id="969" dir="0" index="1" bw="9" slack="0"/>
<pin id="970" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="971" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="r_V/2 lhs_V_3/2 r_V_20/2 "/>
</bind>
</comp>

<comp id="978" class="1007" name="r_V_15_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="11" slack="0"/>
<pin id="980" dir="0" index="1" bw="18" slack="0"/>
<pin id="981" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/2 "/>
</bind>
</comp>

<comp id="984" class="1007" name="grp_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="9" slack="0"/>
<pin id="986" dir="0" index="1" bw="10" slack="0"/>
<pin id="987" dir="0" index="2" bw="29" slack="0"/>
<pin id="988" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_16/3 rhs_V_5/3 r_V_17/3 "/>
</bind>
</comp>

<comp id="993" class="1005" name="next_t2_0_V_1_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="6" slack="4"/>
<pin id="995" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="next_t2_0_V_1 "/>
</bind>
</comp>

<comp id="999" class="1005" name="next_IsRowPixel_0_1_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="4"/>
<pin id="1001" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="next_IsRowPixel_0_1 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="next_t22_0_V_1_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="6" slack="4"/>
<pin id="1007" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="next_t22_0_V_1 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="next_IsRowPixel2_0_1_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="4"/>
<pin id="1013" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="next_IsRowPixel2_0_1 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="RowBeginByte_0_V_1_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="4"/>
<pin id="1019" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="RowBeginByte_0_V_1 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="RowBeginByte_1_V_1_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="4"/>
<pin id="1025" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="RowBeginByte_1_V_1 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="RowBeginByte_2_V_1_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="4"/>
<pin id="1031" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="RowBeginByte_2_V_1 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="RowBeginByte_3_V_1_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="4"/>
<pin id="1037" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="RowBeginByte_3_V_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="RowBeginByte2_0_V_1_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="4"/>
<pin id="1043" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="RowBeginByte2_0_V_1 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="RowBeginByte2_1_V_1_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="4"/>
<pin id="1049" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="RowBeginByte2_1_V_1 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="RowBeginByte2_2_V_1_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="4"/>
<pin id="1055" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="RowBeginByte2_2_V_1 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="RowBeginByte2_3_V_1_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="4"/>
<pin id="1061" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="RowBeginByte2_3_V_1 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="rhs_V_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="11" slack="1"/>
<pin id="1067" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="1070" class="1005" name="rhs_V_2_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="12" slack="1"/>
<pin id="1072" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_2 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="r_V_21_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="12" slack="1"/>
<pin id="1077" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_21 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="TRow_top_V_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="10" slack="1"/>
<pin id="1083" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="TRow_top_V "/>
</bind>
</comp>

<comp id="1086" class="1005" name="tmp_81_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="6" slack="1"/>
<pin id="1088" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="tmp_86_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="1"/>
<pin id="1093" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="TCol_read_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="8" slack="3"/>
<pin id="1098" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="TCol_read "/>
</bind>
</comp>

<comp id="1101" class="1005" name="IHxIW_18b_V_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="18" slack="3"/>
<pin id="1103" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="IHxIW_18b_V "/>
</bind>
</comp>

<comp id="1106" class="1005" name="tmp_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="1"/>
<pin id="1108" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1111" class="1005" name="TCol_left_V_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="10" slack="1"/>
<pin id="1113" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="TCol_left_V "/>
</bind>
</comp>

<comp id="1116" class="1005" name="r_V_12_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="12" slack="1"/>
<pin id="1118" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="tmp_46_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="6" slack="1"/>
<pin id="1123" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="TRow_top_V_1_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="10" slack="1"/>
<pin id="1128" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="TRow_top_V_1 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="row_len_V_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="6" slack="1"/>
<pin id="1133" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_len_V "/>
</bind>
</comp>

<comp id="1137" class="1005" name="r_V_15_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="29" slack="1"/>
<pin id="1139" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_15 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="RowSub_V_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="1"/>
<pin id="1144" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="RowSub_V "/>
</bind>
</comp>

<comp id="1149" class="1005" name="tmp_88_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="1"/>
<pin id="1151" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="trow_loops_V_read_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="6" slack="1"/>
<pin id="1156" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trow_loops_V_read "/>
</bind>
</comp>

<comp id="1159" class="1005" name="LayerType_read_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="2" slack="2"/>
<pin id="1161" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="LayerType_read "/>
</bind>
</comp>

<comp id="1164" class="1005" name="input3_offset_read_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="30" slack="2"/>
<pin id="1166" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="input3_offset_read "/>
</bind>
</comp>

<comp id="1169" class="1005" name="input2_offset_read_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="30" slack="2"/>
<pin id="1171" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="input2_offset_read "/>
</bind>
</comp>

<comp id="1174" class="1005" name="input1_offset_read_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="30" slack="2"/>
<pin id="1176" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="input1_offset_read "/>
</bind>
</comp>

<comp id="1179" class="1005" name="input_offset_read_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="30" slack="2"/>
<pin id="1181" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="input_offset_read "/>
</bind>
</comp>

<comp id="1184" class="1005" name="TN_MIN_3b_V_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="3" slack="2"/>
<pin id="1186" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="TN_MIN_3b_V "/>
</bind>
</comp>

<comp id="1189" class="1005" name="col_len_V_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="6" slack="2"/>
<pin id="1191" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="col_len_V "/>
</bind>
</comp>

<comp id="1194" class="1005" name="r_V_18_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="30" slack="2"/>
<pin id="1196" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="p_2_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="9" slack="2"/>
<pin id="1201" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="p_3_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="6" slack="2"/>
<pin id="1206" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="p_3 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="p_4_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="3" slack="2"/>
<pin id="1211" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="p_4 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="ColSub_V_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="2"/>
<pin id="1216" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="ColSub_V "/>
</bind>
</comp>

<comp id="1219" class="1005" name="r_V_19_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="7" slack="1"/>
<pin id="1221" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="r_V_19 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="tmp_81_cast_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="6" slack="1"/>
<pin id="1226" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81_cast "/>
</bind>
</comp>

<comp id="1229" class="1005" name="tmp_51_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="6" slack="3"/>
<pin id="1231" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="r_V_1_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="7" slack="1"/>
<pin id="1236" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="TMP_t2_V_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="6" slack="0"/>
<pin id="1244" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="TMP_t2_V "/>
</bind>
</comp>

<comp id="1247" class="1005" name="IsRowPixel_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="1"/>
<pin id="1249" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="IsRowPixel "/>
</bind>
</comp>

<comp id="1252" class="1005" name="tmp_54_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="1"/>
<pin id="1254" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="tmp_58_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="1"/>
<pin id="1259" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="tmp_56_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="1"/>
<pin id="1264" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="next_t2_0_V_1_load_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="6" slack="1"/>
<pin id="1269" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="next_t2_0_V_1_load "/>
</bind>
</comp>

<comp id="1272" class="1005" name="next_IsRowPixel_0_1_1_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="1"/>
<pin id="1274" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="next_IsRowPixel_0_1_1 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="RowBeginByte_0_V_1_1_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="1"/>
<pin id="1279" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="RowBeginByte_0_V_1_1 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="RowBeginByte_1_V_1_1_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="1"/>
<pin id="1284" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="RowBeginByte_1_V_1_1 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="RowBeginByte_2_V_1_1_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="1"/>
<pin id="1289" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="RowBeginByte_2_V_1_1 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="RowBeginByte_3_V_1_1_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="1" slack="1"/>
<pin id="1294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="RowBeginByte_3_V_1_1 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="RowBeginByte2_0_V_1_2_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="1"/>
<pin id="1299" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="RowBeginByte2_0_V_1_2 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="RowBeginByte2_1_V_1_2_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="1" slack="1"/>
<pin id="1304" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="RowBeginByte2_1_V_1_2 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="RowBeginByte2_2_V_1_2_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="1" slack="1"/>
<pin id="1309" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="RowBeginByte2_2_V_1_2 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="RowBeginByte2_3_V_1_2_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="1"/>
<pin id="1314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="RowBeginByte2_3_V_1_2 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="t2_V_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="6" slack="1"/>
<pin id="1319" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t2_V "/>
</bind>
</comp>

<comp id="1322" class="1005" name="next_t22_0_V_1_load_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="6" slack="1"/>
<pin id="1324" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="next_t22_0_V_1_load "/>
</bind>
</comp>

<comp id="1327" class="1005" name="next_IsRowPixel2_0_s_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="1" slack="1"/>
<pin id="1329" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="next_IsRowPixel2_0_s "/>
</bind>
</comp>

<comp id="1332" class="1005" name="RowBeginByte_0_V_1_s_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="1" slack="1"/>
<pin id="1334" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="RowBeginByte_0_V_1_s "/>
</bind>
</comp>

<comp id="1337" class="1005" name="RowBeginByte_1_V_1_s_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="1" slack="1"/>
<pin id="1339" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="RowBeginByte_1_V_1_s "/>
</bind>
</comp>

<comp id="1342" class="1005" name="RowBeginByte_2_V_1_s_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="1" slack="1"/>
<pin id="1344" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="RowBeginByte_2_V_1_s "/>
</bind>
</comp>

<comp id="1347" class="1005" name="RowBeginByte_3_V_1_s_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="1"/>
<pin id="1349" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="RowBeginByte_3_V_1_s "/>
</bind>
</comp>

<comp id="1352" class="1005" name="RowBeginByte2_0_V_1_1_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="1" slack="1"/>
<pin id="1354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="RowBeginByte2_0_V_1_1 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="RowBeginByte2_1_V_1_1_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="1" slack="1"/>
<pin id="1359" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="RowBeginByte2_1_V_1_1 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="RowBeginByte2_2_V_1_1_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="1"/>
<pin id="1364" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="RowBeginByte2_2_V_1_1 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="RowBeginByte2_3_V_1_1_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="1"/>
<pin id="1369" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="RowBeginByte2_3_V_1_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="70" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="70" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="70" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="70" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="70" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="70" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="70" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="70" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="70" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="70" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="70" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="70" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="72" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="32" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="72" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="72" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="74" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="72" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="76" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="76" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="72" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="72" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="84" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="86" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="72" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="72" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="88" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="88" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="10" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="88" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="6" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="88" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="2" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="130" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="130" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="315" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="326"><net_src comp="132" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="327" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="345"><net_src comp="148" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="132" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="347"><net_src comp="339" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="376"><net_src comp="144" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="377"><net_src comp="0" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="378"><net_src comp="4" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="379"><net_src comp="8" pin="0"/><net_sink comp="348" pin=5"/></net>

<net id="380"><net_src comp="12" pin="0"/><net_sink comp="348" pin=7"/></net>

<net id="381"><net_src comp="62" pin="0"/><net_sink comp="348" pin=9"/></net>

<net id="382"><net_src comp="64" pin="0"/><net_sink comp="348" pin=10"/></net>

<net id="383"><net_src comp="66" pin="0"/><net_sink comp="348" pin=11"/></net>

<net id="384"><net_src comp="68" pin="0"/><net_sink comp="348" pin=12"/></net>

<net id="385"><net_src comp="311" pin="1"/><net_sink comp="348" pin=18"/></net>

<net id="386"><net_src comp="50" pin="0"/><net_sink comp="348" pin=25"/></net>

<net id="387"><net_src comp="52" pin="0"/><net_sink comp="348" pin=9"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="348" pin=10"/></net>

<net id="389"><net_src comp="56" pin="0"/><net_sink comp="348" pin=11"/></net>

<net id="390"><net_src comp="58" pin="0"/><net_sink comp="348" pin=12"/></net>

<net id="417"><net_src comp="146" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="418"><net_src comp="16" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="419"><net_src comp="18" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="420"><net_src comp="20" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="421"><net_src comp="22" pin="0"/><net_sink comp="391" pin=4"/></net>

<net id="422"><net_src comp="52" pin="0"/><net_sink comp="391" pin=9"/></net>

<net id="423"><net_src comp="54" pin="0"/><net_sink comp="391" pin=10"/></net>

<net id="424"><net_src comp="56" pin="0"/><net_sink comp="391" pin=11"/></net>

<net id="425"><net_src comp="58" pin="0"/><net_sink comp="391" pin=12"/></net>

<net id="426"><net_src comp="60" pin="0"/><net_sink comp="391" pin=23"/></net>

<net id="427"><net_src comp="62" pin="0"/><net_sink comp="391" pin=9"/></net>

<net id="428"><net_src comp="64" pin="0"/><net_sink comp="391" pin=10"/></net>

<net id="429"><net_src comp="66" pin="0"/><net_sink comp="391" pin=11"/></net>

<net id="430"><net_src comp="68" pin="0"/><net_sink comp="391" pin=12"/></net>

<net id="435"><net_src comp="304" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="130" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="437" pin="1"/><net_sink comp="391" pin=13"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="348" pin=13"/></net>

<net id="445"><net_src comp="442" pin="1"/><net_sink comp="391" pin=14"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="348" pin=14"/></net>

<net id="450"><net_src comp="447" pin="1"/><net_sink comp="391" pin=15"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="348" pin=15"/></net>

<net id="455"><net_src comp="452" pin="1"/><net_sink comp="391" pin=16"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="348" pin=16"/></net>

<net id="460"><net_src comp="457" pin="1"/><net_sink comp="348" pin=13"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="391" pin=13"/></net>

<net id="465"><net_src comp="462" pin="1"/><net_sink comp="348" pin=14"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="391" pin=14"/></net>

<net id="470"><net_src comp="467" pin="1"/><net_sink comp="348" pin=15"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="391" pin=15"/></net>

<net id="475"><net_src comp="472" pin="1"/><net_sink comp="348" pin=16"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="391" pin=16"/></net>

<net id="480"><net_src comp="348" pin="26"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="348" pin="26"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="348" pin="26"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="348" pin="26"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="348" pin="26"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="348" pin="26"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="210" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="204" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="198" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="505" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="509" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="501" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="537"><net_src comp="246" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="240" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="222" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="216" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="534" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="78" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="228" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="562" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="80" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="566" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="583"><net_src comp="228" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="577" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="78" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="82" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="605"><net_src comp="234" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="602" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="80" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="542" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="611" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="234" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="222" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="621" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="631" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="636" pin="1"/><net_sink comp="640" pin=2"/></net>

<net id="651"><net_src comp="595" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="640" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="648" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="538" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="546" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="595" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="666" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="681"><net_src comp="270" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="264" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="691"><net_src comp="82" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="695"><net_src comp="678" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="692" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="704"><net_src comp="270" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="710"><net_src comp="696" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="701" pin="1"/><net_sink comp="705" pin=2"/></net>

<net id="715"><net_src comp="686" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="705" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="712" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="728"><net_src comp="678" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="735"><net_src comp="686" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="732" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="745"><net_src comp="678" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="114" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="678" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="116" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="747" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="741" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="764"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="118" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="678" pin="1"/><net_sink comp="759" pin=2"/></net>

<net id="772"><net_src comp="753" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="120" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="716" pin="2"/><net_sink comp="767" pin=2"/></net>

<net id="780"><net_src comp="747" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="122" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="124" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="788"><net_src comp="753" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="775" pin="3"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="126" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="794"><net_src comp="686" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="799"><net_src comp="791" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="252" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="128" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="800" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="816"><net_src comp="783" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="827"><net_src comp="820" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="817" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="832"><net_src comp="304" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="829" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="842"><net_src comp="304" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="142" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="315" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="852"><net_src comp="844" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="857"><net_src comp="315" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="862"><net_src comp="853" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="132" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="848" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="858" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="874"><net_src comp="304" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="878"><net_src comp="875" pin="1"/><net_sink comp="391" pin=19"/></net>

<net id="882"><net_src comp="879" pin="1"/><net_sink comp="391" pin=20"/></net>

<net id="887"><net_src comp="497" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="892"><net_src comp="493" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="897"><net_src comp="489" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="902"><net_src comp="485" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="907"><net_src comp="481" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="912"><net_src comp="477" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="917"><net_src comp="497" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="922"><net_src comp="493" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="927"><net_src comp="489" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="932"><net_src comp="485" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="937"><net_src comp="481" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="942"><net_src comp="477" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="947"><net_src comp="311" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="951"><net_src comp="948" pin="1"/><net_sink comp="391" pin=19"/></net>

<net id="955"><net_src comp="952" pin="1"/><net_sink comp="391" pin=20"/></net>

<net id="961"><net_src comp="513" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="521" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="963"><net_src comp="517" pin="1"/><net_sink comp="956" pin=2"/></net>

<net id="964"><net_src comp="956" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="965"><net_src comp="956" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="966"><net_src comp="956" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="972"><net_src comp="550" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="973"><net_src comp="967" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="974"><net_src comp="967" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="975"><net_src comp="967" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="976"><net_src comp="967" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="977"><net_src comp="967" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="982"><net_src comp="658" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="662" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="989"><net_src comp="725" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="990"><net_src comp="722" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="991"><net_src comp="729" pin="1"/><net_sink comp="984" pin=2"/></net>

<net id="992"><net_src comp="984" pin="3"/><net_sink comp="736" pin=1"/></net>

<net id="996"><net_src comp="150" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="998"><net_src comp="993" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1002"><net_src comp="154" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1004"><net_src comp="999" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="1008"><net_src comp="158" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1014"><net_src comp="162" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1020"><net_src comp="166" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1022"><net_src comp="1017" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="1026"><net_src comp="170" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="1032"><net_src comp="174" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="1038"><net_src comp="178" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1040"><net_src comp="1035" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="1044"><net_src comp="182" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1046"><net_src comp="1041" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1050"><net_src comp="186" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1052"><net_src comp="1047" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="1056"><net_src comp="190" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1062"><net_src comp="194" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1068"><net_src comp="513" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1073"><net_src comp="517" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1078"><net_src comp="956" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1080"><net_src comp="1075" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1084"><net_src comp="525" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1089"><net_src comp="528" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1094"><net_src comp="531" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="1099"><net_src comp="228" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="391" pin=17"/></net>

<net id="1104"><net_src comp="546" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="348" pin=21"/></net>

<net id="1109"><net_src comp="554" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1114"><net_src comp="559" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1119"><net_src comp="571" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1124"><net_src comp="584" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="1129"><net_src comp="595" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1134"><net_src comp="652" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1136"><net_src comp="1131" pin="1"/><net_sink comp="391" pin=5"/></net>

<net id="1140"><net_src comp="978" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1145"><net_src comp="670" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1148"><net_src comp="1142" pin="1"/><net_sink comp="391" pin=7"/></net>

<net id="1152"><net_src comp="675" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="1157"><net_src comp="252" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="1162"><net_src comp="258" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="391" pin=18"/></net>

<net id="1167"><net_src comp="276" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="348" pin=8"/></net>

<net id="1172"><net_src comp="282" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="348" pin=6"/></net>

<net id="1177"><net_src comp="288" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="348" pin=4"/></net>

<net id="1182"><net_src comp="294" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1187"><net_src comp="682" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="348" pin=17"/></net>

<net id="1192"><net_src comp="716" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="391" pin=6"/></net>

<net id="1197"><net_src comp="736" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="348" pin=19"/></net>

<net id="1202"><net_src comp="759" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="348" pin=20"/></net>

<net id="1207"><net_src comp="767" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="348" pin=22"/></net>

<net id="1212"><net_src comp="783" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="391" pin=22"/></net>

<net id="1217"><net_src comp="795" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="391" pin=8"/></net>

<net id="1222"><net_src comp="804" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1227"><net_src comp="810" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1232"><net_src comp="813" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1237"><net_src comp="823" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1245"><net_src comp="838" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1250"><net_src comp="864" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="348" pin=23"/></net>

<net id="1255"><net_src comp="870" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="348" pin=24"/></net>

<net id="1260"><net_src comp="431" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="391" pin=21"/></net>

<net id="1265"><net_src comp="431" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="391" pin=21"/></net>

<net id="1270"><net_src comp="875" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="391" pin=19"/></net>

<net id="1275"><net_src comp="879" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="391" pin=20"/></net>

<net id="1280"><net_src comp="437" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="391" pin=13"/></net>

<net id="1285"><net_src comp="442" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="391" pin=14"/></net>

<net id="1290"><net_src comp="447" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="391" pin=15"/></net>

<net id="1295"><net_src comp="452" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="391" pin=16"/></net>

<net id="1300"><net_src comp="457" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="348" pin=13"/></net>

<net id="1305"><net_src comp="462" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="348" pin=14"/></net>

<net id="1310"><net_src comp="467" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="348" pin=15"/></net>

<net id="1315"><net_src comp="472" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="348" pin=16"/></net>

<net id="1320"><net_src comp="943" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1325"><net_src comp="948" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="391" pin=19"/></net>

<net id="1330"><net_src comp="952" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="391" pin=20"/></net>

<net id="1335"><net_src comp="437" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="348" pin=13"/></net>

<net id="1340"><net_src comp="442" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="348" pin=14"/></net>

<net id="1345"><net_src comp="447" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="348" pin=15"/></net>

<net id="1350"><net_src comp="452" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="348" pin=16"/></net>

<net id="1355"><net_src comp="457" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="391" pin=13"/></net>

<net id="1360"><net_src comp="462" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="391" pin=14"/></net>

<net id="1365"><net_src comp="467" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="391" pin=15"/></net>

<net id="1370"><net_src comp="472" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="391" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: input1 | {}
	Port: input2 | {}
	Port: input3 | {}
	Port: input_buffer_0 | {5 6 7 }
	Port: input_buffer_1 | {5 6 7 }
	Port: input_buffer_2 | {5 6 7 }
	Port: input_buffer_3 | {5 6 7 }
	Port: tmp_inoffset | {5 6 7 }
	Port: input_memcpy_buffer0 | {6 7 }
	Port: input_memcpy_buffer1 | {6 7 }
	Port: input_memcpy_buffer2 | {6 7 }
	Port: input_memcpy_buffer3 | {6 7 }
	Port: t2_local_V | {5 6 7 }
	Port: input_memcpy_buffer0_1 | {5 6 }
	Port: input_memcpy_buffer1_1 | {5 6 }
	Port: input_memcpy_buffer2_1 | {5 6 }
	Port: input_memcpy_buffer3_1 | {5 6 }
 - Input state : 
	Port: input_load : input_r | {5 6 7 }
	Port: input_load : input_offset | {3 }
	Port: input_load : input1 | {5 6 7 }
	Port: input_load : input1_offset | {3 }
	Port: input_load : input2 | {5 6 7 }
	Port: input_load : input2_offset | {3 }
	Port: input_load : input3 | {5 6 7 }
	Port: input_load : input3_offset | {3 }
	Port: input_load : input_buffer_0 | {}
	Port: input_load : input_buffer_1 | {}
	Port: input_load : input_buffer_2 | {}
	Port: input_load : input_buffer_3 | {}
	Port: input_load : r | {1 }
	Port: input_load : c | {2 }
	Port: input_load : n | {2 }
	Port: input_load : Kernel_stride | {1 }
	Port: input_load : Padding | {1 }
	Port: input_load : TRow | {2 }
	Port: input_load : TCol | {2 }
	Port: input_load : Input_w | {3 }
	Port: input_load : Input_h | {2 }
	Port: input_load : TN_MIN | {3 }
	Port: input_load : IHxIW | {2 }
	Port: input_load : LayerType | {3 }
	Port: input_load : trow_loops_V | {3 }
	Port: input_load : tmp_inoffset | {5 6 7 }
	Port: input_load : input_memcpy_buffer0 | {5 6 }
	Port: input_load : input_memcpy_buffer1 | {5 6 }
	Port: input_load : input_memcpy_buffer2 | {5 6 }
	Port: input_load : input_memcpy_buffer3 | {5 6 }
	Port: input_load : t2_local_V | {5 6 7 }
	Port: input_load : input_memcpy_buffer0_1 | {6 7 }
	Port: input_load : input_memcpy_buffer1_1 | {6 7 }
	Port: input_load : input_memcpy_buffer2_1 | {6 7 }
	Port: input_load : input_memcpy_buffer3_1 | {6 7 }
  - Chain level:
	State 1
		rhs_V : 1
		rhs_V_2 : 1
		lhs_V_4 : 1
		r_V_9 : 2
		lhs_V_5 : 3
		r_V_21 : 4
		TRow_top_V : 5
		tmp_81 : 5
		tmp_86 : 5
	State 2
		lhs_V : 1
		r_V : 2
		lhs_V_3 : 3
		r_V_20 : 4
		tmp : 5
		TCol_left_V : 5
		r_V_11 : 5
		r_V_12 : 6
		tmp_76 : 5
		tmp_46 : 6
		TRow_top_V_1 : 1
		r_V_13 : 1
		r_V_14 : 2
		tmp_71_cast : 1
		tmp_49 : 3
		tmp_50 : 1
		tmp_20 : 4
		tmp_84 : 2
		row_len_V : 5
		lhs_V_6 : 1
		rhs_V_3 : 1
		r_V_15 : 2
		tmp_85 : 2
		RowSub_V : 3
		tmp_88 : 5
	State 3
		tmp_cast : 1
		tmp_s : 2
		tmp_18 : 3
		tmp_79 : 1
		col_len_V : 4
		rhs_V_4 : 1
		r_V_16 : 2
		rhs_V_5 : 3
		r_V_17 : 4
		rhs_V_13_cast : 1
		r_V_18 : 5
		sel_tmp : 1
		sel_tmp2 : 1
		tmp_21 : 2
		p_2 : 2
		p_3 : 5
		sel_tmp9 : 2
		p_4 : 3
		tmp_87 : 1
		ColSub_V : 2
		r_V_19 : 1
		tmp_51 : 4
		r_V_1 : 1
	State 4
		tmp_84_cast : 1
		tmp_52 : 2
		TMP_t2_V : 1
		StgValue_129 : 3
		tmp_86_cast : 1
		tmp_53 : 2
		ult : 1
		rev : 2
		IsRowPixel : 2
		tmp_54 : 1
		StgValue_136 : 1
		tmp_58 : 1
		tmp_56 : 1
	State 5
		tmp_57 : 1
		StgValue_151 : 1
	State 6
		next_t22_0_V : 1
		next_IsRowPixel2_0 : 1
		RowBeginByte2_0_V : 1
		RowBeginByte2_1_V : 1
		RowBeginByte2_2_V : 1
		RowBeginByte2_3_V : 1
		StgValue_160 : 2
		StgValue_161 : 2
		StgValue_162 : 2
		StgValue_163 : 2
		StgValue_164 : 2
		StgValue_165 : 2
		next_t2_0_V : 1
		next_IsRowPixel_0 : 1
		RowBeginByte_0_V : 1
		RowBeginByte_1_V : 1
		RowBeginByte_2_V : 1
		RowBeginByte_3_V : 1
		StgValue_175 : 2
		StgValue_176 : 2
		StgValue_177 : 2
		StgValue_178 : 2
		StgValue_179 : 2
		StgValue_180 : 2
		pingpong_1 : 1
	State 7
		tmp_55 : 1
		StgValue_196 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_mmcpy_inputpixel_m2b_fu_348 |    0    |  33.611 |   954   |   797   |
|          |  grp_copy_input2buf_row_fu_391  |    0    |  21.228 |   469   |   1055  |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          r_V_11_fu_566          |    0    |    0    |    0    |    8    |
|          |          r_V_12_fu_571          |    0    |    0    |    0    |    8    |
|          |          tmp_46_fu_584          |    0    |    0    |    0    |    15   |
|          |          r_V_13_fu_606          |    0    |    0    |    0    |    8    |
|          |          r_V_14_fu_611          |    0    |    0    |    0    |    8    |
|    add   |          tmp_50_fu_631          |    0    |    0    |    0    |    15   |
|          |          r_V_18_fu_736          |    0    |    0    |    0    |    37   |
|          |          r_V_19_fu_804          |    0    |    0    |    0    |    15   |
|          |           r_V_1_fu_823          |    0    |    0    |    0    |    15   |
|          |         TMP_t2_V_fu_838         |    0    |    0    |    0    |    15   |
|          |           t2_V_fu_943           |    0    |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            grp_fu_431           |    0    |    0    |    0    |    11   |
|          |            tmp_fu_554           |    0    |    0    |    0    |    13   |
|          |          tmp_48_fu_590          |    0    |    0    |    0    |    13   |
|          |          tmp_49_fu_621          |    0    |    0    |    0    |    13   |
|          |           tmp_s_fu_696          |    0    |    0    |    0    |    13   |
|   icmp   |          sel_tmp_fu_741         |    0    |    0    |    0    |    13   |
|          |         sel_tmp2_fu_747         |    0    |    0    |    0    |    13   |
|          |          tmp_52_fu_833          |    0    |    0    |    0    |    11   |
|          |          tmp_53_fu_848          |    0    |    0    |    0    |    11   |
|          |            ult_fu_853           |    0    |    0    |    0    |    11   |
|          |          tmp_54_fu_870          |    0    |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |       TRow_top_V_1_fu_595       |    0    |    0    |    0    |    10   |
|          |          tmp_20_fu_640          |    0    |    0    |    0    |    6    |
|          |       TCol_left_V_1_fu_686      |    0    |    0    |    0    |    10   |
|  select  |          tmp_18_fu_705          |    0    |    0    |    0    |    6    |
|          |            p_2_fu_759           |    0    |    0    |    0    |    9    |
|          |            p_3_fu_767           |    0    |    0    |    0    |    6    |
|          |         sel_tmp9_fu_775         |    0    |    0    |    0    |    3    |
|          |            p_4_fu_783           |    0    |    0    |    0    |    3    |
|----------|---------------------------------|---------|---------|---------|---------|
|    sub   |         row_len_V_fu_652        |    0    |    0    |    0    |    15   |
|          |         col_len_V_fu_716        |    0    |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         RowSub_V_fu_670         |    0    |    0    |    0    |    2    |
|    xor   |         ColSub_V_fu_795         |    0    |    0    |    0    |    2    |
|          |            rev_fu_858           |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|
|    or    |          tmp_21_fu_753          |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|
|    and   |        IsRowPixel_fu_864        |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|
|  mul_sub |            grp_fu_956           |    1    |    0    |    0    |    0    |
|          |            grp_fu_967           |    1    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|    mul   |          r_V_15_fu_978          |    1    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|  muladd  |            grp_fu_984           |    1    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |     Padding_read_read_fu_198    |    0    |    0    |    0    |    0    |
|          |  Kernel_stride_read_read_fu_204 |    0    |    0    |    0    |    0    |
|          |        r_read_read_fu_210       |    0    |    0    |    0    |    0    |
|          |      IHxIW_read_read_fu_216     |    0    |    0    |    0    |    0    |
|          |     Input_h_read_read_fu_222    |    0    |    0    |    0    |    0    |
|          |      TCol_read_read_fu_228      |    0    |    0    |    0    |    0    |
|          |      TRow_read_read_fu_234      |    0    |    0    |    0    |    0    |
|          |        n_read_read_fu_240       |    0    |    0    |    0    |    0    |
|   read   |        c_read_read_fu_246       |    0    |    0    |    0    |    0    |
|          |  trow_loops_V_read_read_fu_252  |    0    |    0    |    0    |    0    |
|          |    LayerType_read_read_fu_258   |    0    |    0    |    0    |    0    |
|          |     TN_MIN_read_read_fu_264     |    0    |    0    |    0    |    0    |
|          |     Input_w_read_read_fu_270    |    0    |    0    |    0    |    0    |
|          |  input3_offset_read_read_fu_276 |    0    |    0    |    0    |    0    |
|          |  input2_offset_read_read_fu_282 |    0    |    0    |    0    |    0    |
|          |  input1_offset_read_read_fu_288 |    0    |    0    |    0    |    0    |
|          |  input_offset_read_read_fu_294  |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            grp_fu_477           |    0    |    0    |    0    |    0    |
|          |            grp_fu_481           |    0    |    0    |    0    |    0    |
|extractvalue|            grp_fu_485           |    0    |    0    |    0    |    0    |
|          |            grp_fu_489           |    0    |    0    |    0    |    0    |
|          |            grp_fu_493           |    0    |    0    |    0    |    0    |
|          |            grp_fu_497           |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          r_9b_V_fu_501          |    0    |    0    |    0    |    0    |
|          |    Kernel_stride_2b_V_fu_505    |    0    |    0    |    0    |    0    |
|          |       Padding_1b_V_fu_509       |    0    |    0    |    0    |    0    |
|          |        TRow_top_V_fu_525        |    0    |    0    |    0    |    0    |
|          |          tmp_81_fu_528          |    0    |    0    |    0    |    0    |
|          |          tmp_86_fu_531          |    0    |    0    |    0    |    0    |
|          |          c_9b_V_fu_534          |    0    |    0    |    0    |    0    |
|          |          n_11b_V_fu_538         |    0    |    0    |    0    |    0    |
|          |       Input_h_10b_V_fu_542      |    0    |    0    |    0    |    0    |
|          |        IHxIW_18b_V_fu_546       |    0    |    0    |    0    |    0    |
|          |        TCol_left_V_fu_559       |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_76_fu_577          |    0    |    0    |    0    |    0    |
|          |          tmp_77_fu_580          |    0    |    0    |    0    |    0    |
|          |          tmp_82_fu_627          |    0    |    0    |    0    |    0    |
|          |          tmp_83_fu_636          |    0    |    0    |    0    |    0    |
|          |          tmp_84_fu_648          |    0    |    0    |    0    |    0    |
|          |          tmp_85_fu_666          |    0    |    0    |    0    |    0    |
|          |          tmp_88_fu_675          |    0    |    0    |    0    |    0    |
|          |       Input_w_9b_V_fu_678       |    0    |    0    |    0    |    0    |
|          |        TN_MIN_3b_V_fu_682       |    0    |    0    |    0    |    0    |
|          |          tmp_78_fu_701          |    0    |    0    |    0    |    0    |
|          |          tmp_79_fu_712          |    0    |    0    |    0    |    0    |
|          |          tmp_87_fu_791          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           rhs_V_fu_513          |    0    |    0    |    0    |    0    |
|          |          rhs_V_2_fu_517         |    0    |    0    |    0    |    0    |
|          |          lhs_V_4_fu_521         |    0    |    0    |    0    |    0    |
|          |           lhs_V_fu_550          |    0    |    0    |    0    |    0    |
|          |       rhs_V_8_cast_fu_562       |    0    |    0    |    0    |    0    |
|          |       rhs_V_9_cast_fu_602       |    0    |    0    |    0    |    0    |
|          |        tmp_71_cast_fu_617       |    0    |    0    |    0    |    0    |
|          |          lhs_V_6_fu_658         |    0    |    0    |    0    |    0    |
|          |          rhs_V_3_fu_662         |    0    |    0    |    0    |    0    |
|          |         tmp_cast_fu_692         |    0    |    0    |    0    |    0    |
|   zext   |          lhs_V_7_fu_722         |    0    |    0    |    0    |    0    |
|          |          rhs_V_4_fu_725         |    0    |    0    |    0    |    0    |
|          |          lhs_V_8_fu_729         |    0    |    0    |    0    |    0    |
|          |       rhs_V_13_cast_fu_732      |    0    |    0    |    0    |    0    |
|          |       lhs_V_20_cast_fu_800      |    0    |    0    |    0    |    0    |
|          |        tmp_81_cast_fu_810       |    0    |    0    |    0    |    0    |
|          |          tmp_51_fu_813          |    0    |    0    |    0    |    0    |
|          |          lhs_V_1_fu_817         |    0    |    0    |    0    |    0    |
|          |          rhs_V_6_fu_820         |    0    |    0    |    0    |    0    |
|          |        tmp_84_cast_fu_829       |    0    |    0    |    0    |    0    |
|          |        tmp_86_cast_fu_844       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    4    |  54.839 |   1423  |   2237  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       ColSub_V_reg_1214      |    1   |
|     IHxIW_18b_V_reg_1101     |   18   |
|      IsRowPixel_reg_1247     |    1   |
|    LayerType_read_reg_1159   |    2   |
|RowBeginByte2_0_V_1_1_reg_1352|    1   |
|RowBeginByte2_0_V_1_2_reg_1297|    1   |
| RowBeginByte2_0_V_1_reg_1041 |    1   |
|RowBeginByte2_1_V_1_1_reg_1357|    1   |
|RowBeginByte2_1_V_1_2_reg_1302|    1   |
| RowBeginByte2_1_V_1_reg_1047 |    1   |
|RowBeginByte2_2_V_1_1_reg_1362|    1   |
|RowBeginByte2_2_V_1_2_reg_1307|    1   |
| RowBeginByte2_2_V_1_reg_1053 |    1   |
|RowBeginByte2_3_V_1_1_reg_1367|    1   |
|RowBeginByte2_3_V_1_2_reg_1312|    1   |
| RowBeginByte2_3_V_1_reg_1059 |    1   |
| RowBeginByte_0_V_1_1_reg_1277|    1   |
|  RowBeginByte_0_V_1_reg_1017 |    1   |
| RowBeginByte_0_V_1_s_reg_1332|    1   |
| RowBeginByte_1_V_1_1_reg_1282|    1   |
|  RowBeginByte_1_V_1_reg_1023 |    1   |
| RowBeginByte_1_V_1_s_reg_1337|    1   |
| RowBeginByte_2_V_1_1_reg_1287|    1   |
|  RowBeginByte_2_V_1_reg_1029 |    1   |
| RowBeginByte_2_V_1_s_reg_1342|    1   |
| RowBeginByte_3_V_1_1_reg_1292|    1   |
|  RowBeginByte_3_V_1_reg_1035 |    1   |
| RowBeginByte_3_V_1_s_reg_1347|    1   |
|       RowSub_V_reg_1142      |    1   |
|     TCol_left_V_reg_1111     |   10   |
|      TCol_read_reg_1096      |    8   |
|       TMP_t2_V_reg_1242      |    6   |
|     TN_MIN_3b_V_reg_1184     |    3   |
|     TRow_top_V_1_reg_1126    |   10   |
|      TRow_top_V_reg_1081     |   10   |
|      col_len_V_reg_1189      |    6   |
|  input1_offset_read_reg_1174 |   30   |
|  input2_offset_read_reg_1169 |   30   |
|  input3_offset_read_reg_1164 |   30   |
|  input_offset_read_reg_1179  |   30   |
| next_IsRowPixel2_0_1_reg_1011|    1   |
| next_IsRowPixel2_0_s_reg_1327|    1   |
|next_IsRowPixel_0_1_1_reg_1272|    1   |
|  next_IsRowPixel_0_1_reg_999 |    1   |
| next_t22_0_V_1_load_reg_1322 |    6   |
|    next_t22_0_V_1_reg_1005   |    6   |
|  next_t2_0_V_1_load_reg_1267 |    6   |
|     next_t2_0_V_1_reg_993    |    6   |
|         p_2_reg_1199         |    9   |
|         p_3_reg_1204         |    6   |
|         p_4_reg_1209         |    3   |
|          p_5_reg_300         |    6   |
|          p_6_reg_311         |    6   |
|      pingpong_1_reg_335      |    1   |
|       pingpong_reg_323       |    1   |
|        r_V_12_reg_1116       |   12   |
|        r_V_15_reg_1137       |   29   |
|        r_V_18_reg_1194       |   30   |
|        r_V_19_reg_1219       |    7   |
|        r_V_1_reg_1234        |    7   |
|        r_V_21_reg_1075       |   12   |
|       rhs_V_2_reg_1070       |   12   |
|        rhs_V_reg_1065        |   11   |
|      row_len_V_reg_1131      |    6   |
|         t2_V_reg_1317        |    6   |
|        tmp_46_reg_1121       |    6   |
|        tmp_51_reg_1229       |    6   |
|        tmp_54_reg_1252       |    1   |
|        tmp_56_reg_1262       |    1   |
|        tmp_58_reg_1257       |    1   |
|     tmp_81_cast_reg_1224     |    6   |
|        tmp_81_reg_1086       |    6   |
|        tmp_86_reg_1091       |    1   |
|        tmp_88_reg_1149       |    1   |
|         tmp_reg_1106         |    1   |
|  trow_loops_V_read_reg_1154  |    6   |
+------------------------------+--------+
|             Total            |   448  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|           p_6_reg_311           |  p0  |   2  |   6  |   12   ||    9    |
|         pingpong_reg_323        |  p0  |   2  |   1  |    2   ||    9    |
| grp_mmcpy_inputpixel_m2b_fu_348 |  p9  |   2  |  32  |   64   ||    9    |
| grp_mmcpy_inputpixel_m2b_fu_348 |  p10 |   2  |  32  |   64   ||    9    |
| grp_mmcpy_inputpixel_m2b_fu_348 |  p11 |   2  |  32  |   64   ||    9    |
| grp_mmcpy_inputpixel_m2b_fu_348 |  p12 |   2  |  32  |   64   ||    9    |
| grp_mmcpy_inputpixel_m2b_fu_348 |  p13 |   4  |   1  |    4   ||    21   |
| grp_mmcpy_inputpixel_m2b_fu_348 |  p14 |   4  |   1  |    4   ||    21   |
| grp_mmcpy_inputpixel_m2b_fu_348 |  p15 |   4  |   1  |    4   ||    21   |
| grp_mmcpy_inputpixel_m2b_fu_348 |  p16 |   4  |   1  |    4   ||    21   |
|  grp_copy_input2buf_row_fu_391  |  p9  |   2  |  32  |   64   ||    9    |
|  grp_copy_input2buf_row_fu_391  |  p10 |   2  |  32  |   64   ||    9    |
|  grp_copy_input2buf_row_fu_391  |  p11 |   2  |  32  |   64   ||    9    |
|  grp_copy_input2buf_row_fu_391  |  p12 |   2  |  32  |   64   ||    9    |
|  grp_copy_input2buf_row_fu_391  |  p13 |   4  |   1  |    4   ||    21   |
|  grp_copy_input2buf_row_fu_391  |  p14 |   4  |   1  |    4   ||    21   |
|  grp_copy_input2buf_row_fu_391  |  p15 |   4  |   1  |    4   ||    21   |
|  grp_copy_input2buf_row_fu_391  |  p16 |   4  |   1  |    4   ||    21   |
|  grp_copy_input2buf_row_fu_391  |  p19 |   4  |   6  |   24   ||    21   |
|  grp_copy_input2buf_row_fu_391  |  p20 |   4  |   1  |    4   ||    21   |
|  grp_copy_input2buf_row_fu_391  |  p21 |   2  |   1  |    2   ||    9    |
|            grp_fu_967           |  p1  |   2  |   9  |   18   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   606  ||  39.833 ||   318   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |   54   |  1423  |  2237  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   39   |    -   |   318  |
|  Register |    -   |    -   |   448  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   94   |  1871  |  2555  |
+-----------+--------+--------+--------+--------+
