```markdown
# Table of Contents

- Chapter 4 The Active and Poly Layers
  - 4.1 Layout using the Active and Poly Layers
    - The Active Layer
    - The P- and N-Select Layers
    - The Poly Layer
      - Self-Aligned Gate
      - The Poly Wire
    - Silicide Block
    - Process Flow
      - Damascene Process Steps
  - 4.2 Connecting Wires to Poly and Active
    - Connecting the P-Substrate to Ground
    - Layout of an N-Well Resistor
    - Layout of an NMOS Device
    - Layout of a PMOS Device
    - A Comment Concerning MOSFET Symbols
    - Standard Cell Frame
    - Design Rules
  - 4.3 Electrostatic Discharge (ESD) Protection
    - Layout of the Diodes
  - Additional Reading
  - Problems
```
