{
	"author": ["Chifeng Wang", "Nader Bagherzadeh"],
	"booktitle": "PDP",
	"crossref": "conf/pdp/2012",
	"dblpkey": "conf/pdp/WangB12",
	"doi": "10.1109/PDP.2012.20",
	"pages": "457-464",
	"publisher": "IEEE",
	"stemmed": ["design", "and", "evalu", "of", "a", "high", "throughput", "qo", "s", "awar", "and", "congest", "awar", "router", "architectur", "for", "network", "on", "chip"],
	"tag": ["architecture", "design", "evaluation", "throughput"],
	"title": "Design and Evaluation of a High Throughput QoS-Aware and Congestion-Aware Router Architecture for Network-on-Chip",
	"type": "inproceedings",
	"year": 2012
}