{"title":"PSLLDQ â€” Shift Double Quadword Left Logical","fields":[{"name":"Instruction Modes","value":"`ib PSLLDQ xmm1, imm8`\n`ib VPSLLDQ xmm1, xmm2, imm8`\n`ib VPSLLDQ ymm1, ymm2, imm8`\n`ib VPSLLDQ xmm1,xmm2/ m128, imm8`\n`ib VPSLLDQ ymm1, ymm2/m256, imm8`\n`ib VPSLLDQ zmm1, zmm2/m512, imm8`"},{"name":"Description","value":"Shifts the destination operand (first operand) to the left by the number of bytes specified in the count operand (second operand). The empty low-order bytes are cleared (set to all 0s). If the value specified by the count operand is greater than 15, the destination operand is set to all 0s. The count operand is an 8-bit immediate."},{"name":"\u200b","value":"128-bit Legacy SSE version: The source and destination operands are the same. Bits (MAXVL-1:128) of the corresponding YMM destination register remain unchanged."},{"name":"\u200b","value":"VEX.128 encoded version: The source and destination operands are XMM registers. Bits (MAXVL-1:128) of the destination YMM register are zeroed."},{"name":"\u200b","value":"VEX.256 encoded version: The source operand is YMM register. The destination operand is an YMM register. Bits (MAXVL-1:256) of the corresponding ZMM register are zeroed. The count operand applies to both the low and high 128-bit lanes."},{"name":"\u200b","value":"EVEX encoded versions: The source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand is a ZMM/YMM/XMM register. The count operand applies to each 128-bit lanes."},{"name":"C/C++ Intriniscs","value":"`(V)PSLLDQ:__m128i _mm_slli_si128 ( __m128i a, int imm)\n`"},{"name":"\u200b","value":"`VPSLLDQ:__m256i _mm256_slli_si256 ( __m256i a, const int imm)\n`"},{"name":"\u200b","value":"`VPSLLDQ __m512i _mm512_bslli_epi128 ( __m512i a, const int imm)\n`"},{"name":"CPUID Flags","value":"SSE2"}],"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}