# ##################################################################
#
#  Copyright (c) Extreme Networks Inc. 2019
#  All rights reserved
#
# ##################################################################
#
#  This file defines PSUs common to 5520 series switches
#

common_power_info: &COMMON_POWER_INFO
  number_psus:        2
  polling_period:     2000
  psu_led_control:    HW

psu_1: &PSU_1
  number:             1
  devices:
    - name:           psu1_eeprom
      compatible:     24c02
      bus:            pca9548_0_ch0
      address:        0x52
      format:         extreme
    - name:           psu1_uC
      compatible:     i2c_regmap
      bus:            pca9548_0_ch0
      address:        0x58
      regmap_desc:
        range:        [0x0, 0xff]
        num_reg_bits: 8
        num_value_bits: 16
  fru_type:           MODULAR
  psu_eeprom:         psu1_eeprom
  psu_controller:     psu1_uC
  psu_present:
    device:           system_cpld_reg
    register:         0x50
    bitmask:          0x80
  psu_input_ok:
    device:           system_cpld_reg
    register:         0x50
    bitmask:          0x02
  psu_output_ok:
    device:           system_cpld_reg
    register:         0x50
    bitmask:          0x0c
    active_low:       1

psu_2: &PSU_2
  number:             2
  devices:
    - name:           psu2_eeprom
      compatible:     24c02
      bus:            pca9548_0_ch1
      address:        0x52
      format:         extreme
    - name:           psu2_uC
      compatible:     i2c_regmap
      bus:            pca9548_0_ch1
      address:        0x58
      regmap_desc:
        range:        [0x0, 0xff]
        num_reg_bits: 8
        num_value_bits: 16
  fru_type:           MODULAR
  psu_eeprom:         psu2_eeprom
  psu_controller:     psu2_uC
  psu_present:
    device:           system_cpld_reg
    register:         0x51
    bitmask:          0x80
  psu_input_ok:
    device:           system_cpld_reg
    register:         0x51
    bitmask:          0x02
  psu_output_ok:
    device:           system_cpld_reg
    register:         0x51
    bitmask:          0x0c
    active_low:       1
