# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Lab3Part4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/watch.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 05:48:30 on Apr 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/watch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity watch
# -- Compiling architecture watch_beh of watch
# End time: 05:48:31 on Apr 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/watch_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 05:48:31 on Apr 05,2024
# vcom -reportprogress 300 -93 -work work C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/watch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity watch_tb
# -- Compiling architecture beh of watch_tb
# -- Loading package NUMERIC_STD
# -- Loading entity watch
# End time: 05:48:31 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  watch_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" watch_tb 
# Start time: 05:48:31 on Apr 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.watch_tb(beh)#1
# Loading work.watch(watch_beh)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
vcom -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/watch.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 05:59:07 on Apr 05,2024
# vcom -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/watch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity watch
# -- Compiling architecture watch_beh of watch
# End time: 05:59:07 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/watch_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 05:59:08 on Apr 05,2024
# vcom -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/watch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity watch_tb
# -- Compiling architecture beh of watch_tb
# -- Loading package NUMERIC_STD
# -- Loading entity watch
# End time: 05:59:08 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/watch.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 05:59:10 on Apr 05,2024
# vcom -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/watch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity watch
# -- Compiling architecture watch_beh of watch
# End time: 05:59:10 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.watch_tb(beh)#1
# Loading work.watch(watch_beh)#1
run -all
vcom -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/watch.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 06:03:30 on Apr 05,2024
# vcom -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/watch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity watch
# -- Compiling architecture watch_beh of watch
# End time: 06:03:30 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/watch_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 06:03:31 on Apr 05,2024
# vcom -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/watch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity watch_tb
# -- Compiling architecture beh of watch_tb
# -- Loading package NUMERIC_STD
# -- Loading entity watch
# End time: 06:03:32 on Apr 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.watch_tb(beh)#1
# Loading work.watch(watch_beh)#1
run -all
# Causality operation skipped due to absence of debug database file
# End time: 06:19:26 on Apr 05,2024, Elapsed time: 0:30:55
# Errors: 0, Warnings: 1
