// Seed: 4192010909
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  if (1) logic [~  (  1 'b0 ) : -1] id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  inout logic [7:0] id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_6,
      id_9,
      id_5
  );
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_15;
  initial id_12[-1 :-1] = -1;
  assign id_12 = id_6;
  assign id_13 = id_8;
endmodule
