# simulation artifacts
sim/neorv32-verilog-sim
.github/sim_log
obj_dir

# GHDL artifacts
src/build
src/*.v
