# TCP Offload Engine Architecture Guide

## ğŸ“ Architecture Overview

This document provides detailed architectural information for the TCP Offload Engine implementation, including design decisions, data flow, timing analysis, and implementation considerations.

## ğŸ—ï¸ System Architecture

### Hierarchical Design Structure

```
tcp_offload_engine_top
â”œâ”€â”€ Clock Management
â”‚   â”œâ”€â”€ sys_clk (125 MHz)
â”‚   â”œâ”€â”€ clk_25mhz (100M operation)
â”‚   â””â”€â”€ clk_2_5mhz (10M operation)
â”œâ”€â”€ Reset Synchronization
â”‚   â”œâ”€â”€ rst_n_sync
â”‚   â””â”€â”€ rst_n_125mhz
â”œâ”€â”€ RGMII Physical Layer
â”‚   â”œâ”€â”€ rgmii_interface
â”‚   â”‚   â”œâ”€â”€ TX DDR Logic
â”‚   â”‚   â”œâ”€â”€ RX DDR Logic
â”‚   â”‚   â”œâ”€â”€ MDIO Controller
â”‚   â”‚   â””â”€â”€ Auto-negotiation FSM
â”‚   â””â”€â”€ Clock Domain Crossing
â”œâ”€â”€ Ethernet MAC Layer
â”‚   â”œâ”€â”€ ethernet_mac
â”‚   â”‚   â”œâ”€â”€ TX Engine
â”‚   â”‚   â”‚   â”œâ”€â”€ Preamble Generation
â”‚   â”‚   â”‚   â”œâ”€â”€ Frame Assembly
â”‚   â”‚   â”‚   â”œâ”€â”€ CRC Generation
â”‚   â”‚   â”‚   â””â”€â”€ IFG Management
â”‚   â”‚   â”œâ”€â”€ RX Engine
â”‚   â”‚   â”‚   â”œâ”€â”€ Preamble Detection
â”‚   â”‚   â”‚   â”œâ”€â”€ Frame Parsing
â”‚   â”‚   â”‚   â”œâ”€â”€ CRC Validation
â”‚   â”‚   â”‚   â””â”€â”€ Address Filtering
â”‚   â”‚   â””â”€â”€ Flow Control
â”‚   â””â”€â”€ Frame Buffering
â”œâ”€â”€ Network Layer
â”‚   â”œâ”€â”€ ip_layer
â”‚   â”‚   â”œâ”€â”€ IP Header Processing
â”‚   â”‚   â”œâ”€â”€ Checksum Calculation
â”‚   â”‚   â”œâ”€â”€ Fragmentation Support
â”‚   â”‚   â”œâ”€â”€ Routing Logic
â”‚   â”‚   â””â”€â”€ ICMP Engine
â”‚   â””â”€â”€ ARP Resolution
â”œâ”€â”€ Transport Layer
â”‚   â”œâ”€â”€ tcp_engine
â”‚   â”‚   â”œâ”€â”€ Connection Management (2 connections)
â”‚   â”‚   â”œâ”€â”€ State Machine (RFC 793)
â”‚   â”‚   â”œâ”€â”€ Sequence Number Management
â”‚   â”‚   â”œâ”€â”€ Acknowledgment Processing
â”‚   â”‚   â”œâ”€â”€ Window Management
â”‚   â”‚   â”œâ”€â”€ Retransmission Logic
â”‚   â”‚   â”œâ”€â”€ SACK Processing
â”‚   â”‚   â”œâ”€â”€ Timestamp Handling
â”‚   â”‚   â””â”€â”€ Congestion Control Framework
â”‚   â”œâ”€â”€ udp_engine
â”‚   â”‚   â”œâ”€â”€ Port Demultiplexing
â”‚   â”‚   â”œâ”€â”€ Checksum Processing
â”‚   â”‚   â””â”€â”€ DHCP Integration
â”‚   â””â”€â”€ dhcp_client
â”‚       â”œâ”€â”€ DHCP State Machine
â”‚       â”œâ”€â”€ Option Processing
â”‚       â”œâ”€â”€ Lease Management
â”‚       â””â”€â”€ Renewal Logic
â”œâ”€â”€ Buffer Management
â”‚   â”œâ”€â”€ packet_buffer (per connection)
â”‚   â”‚   â”œâ”€â”€ BRAM Interface
â”‚   â”‚   â”œâ”€â”€ FIFO Logic
â”‚   â”‚   â”œâ”€â”€ Flow Control
â”‚   â”‚   â””â”€â”€ Status Monitoring
â”‚   â””â”€â”€ Memory Arbitration
â”œâ”€â”€ Host Interface
â”‚   â”œâ”€â”€ axi4_lite_interface
â”‚   â”‚   â”œâ”€â”€ Register Map
â”‚   â”‚   â”œâ”€â”€ Control Logic
â”‚   â”‚   â”œâ”€â”€ Status Reporting
â”‚   â”‚   â””â”€â”€ Configuration Management
â”‚   â””â”€â”€ axi4_stream_interface
â”‚       â”œâ”€â”€ TX Path (Host â†’ Network)
â”‚       â”œâ”€â”€ RX Path (Network â†’ Host)
â”‚       â”œâ”€â”€ Connection Multiplexing
â”‚       â””â”€â”€ Data Width Conversion
â””â”€â”€ Status and Monitoring
    â”œâ”€â”€ Link Status LEDs
    â”œâ”€â”€ Activity Indicators
    â”œâ”€â”€ Error Reporting
    â””â”€â”€ Performance Counters
```

## ğŸ”„ Data Flow Architecture

### TX Data Path (Host to Network)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Host CPU      â”‚    â”‚  AXI4-Stream    â”‚    â”‚  TCP Engine     â”‚
â”‚                 â”‚    â”‚   Interface     â”‚    â”‚                 â”‚
â”‚ Application     â”‚â”€â”€â”€â–ºâ”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚â”€â”€â”€â–ºâ”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚ Data            â”‚    â”‚ â”‚ Connection  â”‚ â”‚    â”‚ â”‚ Header      â”‚ â”‚
â”‚                 â”‚    â”‚ â”‚ Multiplexer â”‚ â”‚    â”‚ â”‚ Generation  â”‚ â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚    â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
                       â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚    â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
                       â”‚ â”‚   Buffer    â”‚ â”‚    â”‚ â”‚ Checksum    â”‚ â”‚
                       â”‚ â”‚ Management  â”‚ â”‚    â”‚ â”‚ Calculation â”‚ â”‚
                       â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚    â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
                       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                â”‚                       â”‚
                                â–¼                       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  RGMII PHY      â”‚    â”‚ Ethernet MAC    â”‚    â”‚   IP Layer      â”‚
â”‚                 â”‚    â”‚                 â”‚    â”‚                 â”‚
â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚â—„â”€â”€â”€â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚â—„â”€â”€â”€â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚ â”‚ DDR TX      â”‚ â”‚    â”‚ â”‚ Frame       â”‚ â”‚    â”‚ â”‚ IP Header   â”‚ â”‚
â”‚ â”‚ Logic       â”‚ â”‚    â”‚ â”‚ Assembly    â”‚ â”‚    â”‚ â”‚ Processing  â”‚ â”‚
â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚    â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚    â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚    â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚    â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚ â”‚ Clock       â”‚ â”‚    â”‚ â”‚ CRC         â”‚ â”‚    â”‚ â”‚ Routing     â”‚ â”‚
â”‚ â”‚ Generation  â”‚ â”‚    â”‚ â”‚ Generation  â”‚ â”‚    â”‚ â”‚ Logic       â”‚ â”‚
â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚    â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚    â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### RX Data Path (Network to Host)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  RGMII PHY      â”‚    â”‚ Ethernet MAC    â”‚    â”‚   IP Layer      â”‚
â”‚                 â”‚    â”‚                 â”‚    â”‚                 â”‚
â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚â”€â”€â”€â–ºâ”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚â”€â”€â”€â–ºâ”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚ â”‚ DDR RX      â”‚ â”‚    â”‚ â”‚ Frame       â”‚ â”‚    â”‚ â”‚ IP Header   â”‚ â”‚
â”‚ â”‚ Logic       â”‚ â”‚    â”‚ â”‚ Parsing     â”‚ â”‚    â”‚ â”‚ Validation  â”‚ â”‚
â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚    â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚    â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚    â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚    â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚ â”‚ Clock       â”‚ â”‚    â”‚ â”‚ CRC         â”‚ â”‚    â”‚ â”‚ Protocol    â”‚ â”‚
â”‚ â”‚ Recovery    â”‚ â”‚    â”‚ â”‚ Validation  â”‚ â”‚    â”‚ â”‚ Demux       â”‚ â”‚
â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚    â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚    â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                â”‚                       â”‚
                                â–¼                       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Host CPU      â”‚    â”‚  AXI4-Stream    â”‚    â”‚  TCP Engine     â”‚
â”‚                 â”‚    â”‚   Interface     â”‚    â”‚                 â”‚
â”‚ Application     â”‚â—„â”€â”€â”€â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚â—„â”€â”€â”€â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚ Processing      â”‚    â”‚ â”‚ Connection  â”‚ â”‚    â”‚ â”‚ Header      â”‚ â”‚
â”‚                 â”‚    â”‚ â”‚ Demux       â”‚ â”‚    â”‚ â”‚ Processing  â”‚ â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚    â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
                       â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚    â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
                       â”‚ â”‚   Buffer    â”‚ â”‚    â”‚ â”‚ State       â”‚ â”‚
                       â”‚ â”‚ Management  â”‚ â”‚    â”‚ â”‚ Machine     â”‚ â”‚
                       â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚    â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
                       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ• Timing Architecture

### Clock Domain Analysis

#### Primary Clock Domains

1. **System Clock Domain (125 MHz)**
   - Main processing clock
   - TCP/UDP engines
   - Buffer management
   - Control logic

2. **AXI Clock Domain (100 MHz)**
   - Host interface
   - Register access
   - Configuration

3. **RGMII RX Clock Domain (125 MHz)**
   - Received from PHY
   - RX data processing
   - Variable frequency (10/100/1000M)

### Clock Domain Crossing

```vhdl
-- Synchronizer for control signals
component cdc_sync is
    generic (
        STAGES : natural := 2
    );
    port (
        src_clk  : in  std_logic;
        dst_clk  : in  std_logic;
        src_data : in  std_logic;
        dst_data : out std_logic
    );
end component;

-- FIFO for data crossing
component cdc_fifo is
    generic (
        DATA_WIDTH : natural := 8;
        DEPTH      : natural := 16
    );
    port (
        wr_clk   : in  std_logic;
        rd_clk   : in  std_logic;
        rst_n    : in  std_logic;
        wr_data  : in  std_logic_vector(DATA_WIDTH-1 downto 0);
        wr_valid : in  std_logic;
        wr_ready : out std_logic;
        rd_data  : out std_logic_vector(DATA_WIDTH-1 downto 0);
        rd_valid : out std_logic;
        rd_ready : in  std_logic
    );
end component;
```

### Timing Constraints

```tcl
# Primary clocks
create_clock -period 8.000 -name sys_clk [get_ports sys_clk]
create_clock -period 10.000 -name axi_clk [get_ports s_axi_aclk]

# RGMII clocks (source synchronous)
create_clock -period 8.000 -name rgmii_rxc [get_ports rgmii_rxc]

# Clock groups (asynchronous)
set_clock_groups -asynchronous \
    -group [get_clocks sys_clk] \
    -group [get_clocks axi_clk] \
    -group [get_clocks rgmii_rxc]

# Input delays for RGMII (setup/hold)
set_input_delay -clock rgmii_rxc -max 2.0 [get_ports {rgmii_rxd rgmii_rx_ctl}]
set_input_delay -clock rgmii_rxc -min -0.5 [get_ports {rgmii_rxd rgmii_rx_ctl}]

# Output delays for RGMII
set_output_delay -clock sys_clk -max 1.0 [get_ports {rgmii_txd rgmii_tx_ctl}]
set_output_delay -clock sys_clk -min -0.5 [get_ports {rgmii_txd rgmii_tx_ctl}]

# False paths for configuration registers
set_false_path -from [get_pins */config_reg*/C] -to [get_pins */sync_reg*/D]
```

## ğŸ’¾ Memory Architecture

### Buffer Organization

```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚         BRAM Pool (Total)            â”‚
                    â”‚              144 KB                  â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                     â”‚
            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
            â”‚             â”‚          â”‚          â”‚             â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â–¼â”€â”€â”€â” â”Œâ”€â”€â”€â”€â–¼â”€â”€â”€â”€â” â”Œâ”€â”€â”€â–¼â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ TCP Conn 0    â”‚ â”‚ TCP   â”‚ â”‚  UDP    â”‚ â”‚ DHCP  â”‚ â”‚ Control/      â”‚
    â”‚ TX: 4KB       â”‚ â”‚ Conn 0â”‚ â”‚ Buffer  â”‚ â”‚Buffer â”‚ â”‚ Status        â”‚
    â”‚ RX: 4KB       â”‚ â”‚ RX:4KBâ”‚ â”‚ 2KB     â”‚ â”‚ 1KB   â”‚ â”‚ 1KB           â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”
    â”‚ TCP Conn 1    â”‚ â”‚ TCP   â”‚
    â”‚ TX: 4KB       â”‚ â”‚ Conn 1â”‚
    â”‚ RX: 4KB       â”‚ â”‚ RX:4KBâ”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Buffer Management Strategy

#### Round-Robin Arbitration
```vhdl
-- Buffer arbiter for fair access
process(clk, rst_n)
begin
    if rst_n = '0' then
        current_buffer <= 0;
        arbiter_state <= IDLE;
    elsif rising_edge(clk) then
        case arbiter_state is
            when IDLE =>
                if buffer_request /= "00" then
                    arbiter_state <= GRANT;
                    -- Find next requesting buffer
                    for i in 0 to NUM_BUFFERS-1 loop
                        if buffer_request((current_buffer + i) mod NUM_BUFFERS) = '1' then
                            current_buffer <= (current_buffer + i) mod NUM_BUFFERS;
                            exit;
                        end if;
                    end loop;
                end if;
            
            when GRANT =>
                if buffer_done(current_buffer) = '1' then
                    arbiter_state <= IDLE;
                    current_buffer <= (current_buffer + 1) mod NUM_BUFFERS;
                end if;
        end case;
    end if;
end process;
```

#### Flow Control
```vhdl
-- Back-pressure flow control
signal almost_full_threshold : unsigned(ADDR_WIDTH-1 downto 0) := 
    to_unsigned(BUFFER_DEPTH - 16, ADDR_WIDTH);

process(clk, rst_n)
begin
    if rst_n = '0' then
        flow_control_active <= '0';
    elsif rising_edge(clk) then
        if buffer_count >= almost_full_threshold then
            flow_control_active <= '1';
        elsif buffer_count <= almost_full_threshold - 8 then
            flow_control_active <= '0';
        end if;
    end if;
end process;

-- Apply flow control
ready_output <= ready_internal and not flow_control_active;
```

## ğŸŒ Protocol Stack Architecture

### TCP State Machine Implementation

```vhdl
-- TCP connection state record
type tcp_connection_state_t is record
    -- RFC 793 state
    state : tcp_state_t;
    
    -- Sequence space
    snd_una : unsigned(31 downto 0);  -- Send unacknowledged
    snd_nxt : unsigned(31 downto 0);  -- Send next
    snd_wnd : unsigned(15 downto 0);  -- Send window
    snd_up  : unsigned(15 downto 0);  -- Send urgent pointer
    snd_wl1 : unsigned(31 downto 0);  -- Segment seq num for last window update
    snd_wl2 : unsigned(31 downto 0);  -- Segment ack num for last window update
    iss     : unsigned(31 downto 0);  -- Initial send sequence number
    
    rcv_nxt : unsigned(31 downto 0);  -- Receive next
    rcv_wnd : unsigned(15 downto 0);  -- Receive window
    rcv_up  : unsigned(15 downto 0);  -- Receive urgent pointer
    irs     : unsigned(31 downto 0);  -- Initial receive sequence number
    
    -- Timers
    retransmit_timer : unsigned(31 downto 0);
    persist_timer    : unsigned(31 downto 0);
    keepalive_timer  : unsigned(31 downto 0);
    
    -- Round Trip Time
    rtt_estimate : unsigned(31 downto 0);
    rtt_variance : unsigned(31 downto 0);
    rto          : unsigned(31 downto 0);  -- Retransmission timeout
    
    -- Congestion control
    cwnd         : unsigned(31 downto 0);  -- Congestion window
    ssthresh     : unsigned(31 downto 0);  -- Slow start threshold
    dup_ack_count: unsigned(7 downto 0);   -- Duplicate ACK counter
    
    -- Options
    mss              : unsigned(15 downto 0);  -- Maximum segment size
    window_scale     : unsigned(3 downto 0);   -- Window scaling factor
    sack_permitted   : std_logic;              -- SACK option enabled
    timestamp_enabled: std_logic;              -- Timestamp option enabled
end record;
```

### State Transition Logic

```vhdl
-- Main TCP state machine
process(clk, rst_n)
begin
    if rst_n = '0' then
        for i in 0 to TCP_CONNECTIONS-1 loop
            tcp_conn(i).state <= TCP_CLOSED;
        end loop;
    elsif rising_edge(clk) then
        for i in 0 to TCP_CONNECTIONS-1 loop
            case tcp_conn(i).state is
                when TCP_CLOSED =>
                    if listen_request(i) = '1' then
                        tcp_conn(i).state <= TCP_LISTEN;
                    elsif connect_request(i) = '1' then
                        tcp_conn(i).state <= TCP_SYN_SENT;
                        tcp_conn(i).iss <= generate_isn();
                        tcp_conn(i).snd_nxt <= tcp_conn(i).iss + 1;
                    end if;
                
                when TCP_LISTEN =>
                    if syn_received(i) = '1' then
                        tcp_conn(i).state <= TCP_SYN_RCVD;
                        tcp_conn(i).irs <= rx_seq_num;
                        tcp_conn(i).rcv_nxt <= rx_seq_num + 1;
                        tcp_conn(i).iss <= generate_isn();
                        tcp_conn(i).snd_nxt <= tcp_conn(i).iss + 1;
                    end if;
                
                when TCP_SYN_SENT =>
                    if syn_ack_received(i) = '1' then
                        tcp_conn(i).state <= TCP_ESTABLISHED;
                        tcp_conn(i).irs <= rx_seq_num;
                        tcp_conn(i).rcv_nxt <= rx_seq_num + 1;
                        tcp_conn(i).snd_una <= rx_ack_num;
                    elsif syn_received(i) = '1' then
                        tcp_conn(i).state <= TCP_SYN_RCVD;
                        tcp_conn(i).irs <= rx_seq_num;
                        tcp_conn(i).rcv_nxt <= rx_seq_num + 1;
                    end if;
                
                when TCP_SYN_RCVD =>
                    if ack_received(i) = '1' and 
                       rx_ack_num = tcp_conn(i).snd_nxt then
                        tcp_conn(i).state <= TCP_ESTABLISHED;
                        tcp_conn(i).snd_una <= rx_ack_num;
                    end if;
                
                when TCP_ESTABLISHED =>
                    if fin_received(i) = '1' then
                        tcp_conn(i).state <= TCP_CLOSE_WAIT;
                        tcp_conn(i).rcv_nxt <= tcp_conn(i).rcv_nxt + 1;
                    elsif close_request(i) = '1' then
                        tcp_conn(i).state <= TCP_FIN_WAIT_1;
                    end if;
                
                -- Additional states...
                when others =>
                    null;
            end case;
        end loop;
    end if;
end process;
```

### Congestion Control Implementation

```vhdl
-- Congestion control state machine
process(clk, rst_n)
begin
    if rst_n = '0' then
        for i in 0 to TCP_CONNECTIONS-1 loop
            tcp_conn(i).cwnd <= to_unsigned(MSS, 32);
            tcp_conn(i).ssthresh <= to_unsigned(65535, 32);
            tcp_conn(i).dup_ack_count <= (others => '0');
        end loop;
    elsif rising_edge(clk) then
        for i in 0 to TCP_CONNECTIONS-1 loop
            if new_ack_received(i) = '1' then
                -- Reset duplicate ACK counter
                tcp_conn(i).dup_ack_count <= (others => '0');
                
                -- Slow start or congestion avoidance
                if tcp_conn(i).cwnd < tcp_conn(i).ssthresh then
                    -- Slow start: cwnd += MSS
                    tcp_conn(i).cwnd <= tcp_conn(i).cwnd + MSS;
                else
                    -- Congestion avoidance: cwnd += MSS * MSS / cwnd
                    tcp_conn(i).cwnd <= tcp_conn(i).cwnd + 
                        (MSS * MSS) / tcp_conn(i).cwnd;
                end if;
                
            elsif duplicate_ack_received(i) = '1' then
                tcp_conn(i).dup_ack_count <= tcp_conn(i).dup_ack_count + 1;
                
                -- Fast retransmit/recovery
                if tcp_conn(i).dup_ack_count = 3 then
                    tcp_conn(i).ssthresh <= tcp_conn(i).cwnd / 2;
                    tcp_conn(i).cwnd <= tcp_conn(i).ssthresh + 3 * MSS;
                    trigger_retransmit(i) <= '1';
                elsif tcp_conn(i).dup_ack_count > 3 then
                    tcp_conn(i).cwnd <= tcp_conn(i).cwnd + MSS;
                end if;
                
            elsif timeout_occurred(i) = '1' then
                -- Timeout: enter slow start
                tcp_conn(i).ssthresh <= tcp_conn(i).cwnd / 2;
                tcp_conn(i).cwnd <= to_unsigned(MSS, 32);
                tcp_conn(i).dup_ack_count <= (others => '0');
            end if;
        end loop;
    end if;
end process;
```

## ğŸ”Œ Interface Architecture

### AXI4-Lite Register Interface

```vhdl
-- Register map implementation
process(clk, rst_n)
begin
    if rst_n = '0' then
        -- Initialize all registers
        reg_control <= (others => '0');
        reg_mac_addr_low <= (others => '0');
        reg_mac_addr_high <= (others => '0');
        -- ... other registers
    elsif rising_edge(clk) then
        -- Write operations
        if axi_write_valid = '1' and axi_write_ready = '1' then
            case axi_write_addr is
                when REG_CONTROL =>
                    reg_control <= axi_write_data;
                when REG_MAC_ADDR_LOW =>
                    reg_mac_addr_low <= axi_write_data;
                when REG_MAC_ADDR_HIGH =>
                    reg_mac_addr_high <= axi_write_data;
                -- ... other write cases
                when others =>
                    null;
            end case;
        end if;
        
        -- Read operations
        if axi_read_valid = '1' and axi_read_ready = '1' then
            case axi_read_addr is
                when REG_CONTROL =>
                    axi_read_data <= reg_control;
                when REG_STATUS =>
                    axi_read_data <= build_status_register();
                when REG_MAC_ADDR_LOW =>
                    axi_read_data <= reg_mac_addr_low;
                -- ... other read cases
                when others =>
                    axi_read_data <= (others => '0');
            end case;
        end if;
    end if;
end process;
```

### AXI4-Stream Data Path

```vhdl
-- Stream interface with connection multiplexing
process(clk, rst_n)
begin
    if rst_n = '0' then
        stream_state <= IDLE;
        current_connection <= 0;
    elsif rising_edge(clk) then
        case stream_state is
            when IDLE =>
                -- Check for data from any connection
                for i in 0 to TCP_CONNECTIONS-1 loop
                    if tcp_tx_valid(i) = '1' then
                        current_connection <= i;
                        stream_state <= TRANSMIT;
                        exit;
                    end if;
                end loop;
            
            when TRANSMIT =>
                if m_axis_tvalid = '1' and m_axis_tready = '1' then
                    -- Forward data from current connection
                    m_axis_tdata <= tcp_tx_data(current_connection);
                    m_axis_tkeep <= tcp_tx_keep(current_connection);
                    m_axis_tlast <= tcp_tx_last(current_connection);
                    m_axis_tuser <= std_logic_vector(to_unsigned(current_connection, 8));
                    
                    if tcp_tx_last(current_connection) = '1' then
                        stream_state <= IDLE;
                    end if;
                end if;
            
            when others =>
                stream_state <= IDLE;
        end case;
    end if;
end process;
```

## ğŸš€ Performance Optimization

### Pipeline Architecture

```vhdl
-- Multi-stage pipeline for high throughput
architecture pipelined of tcp_processor is
    -- Pipeline stages
    signal stage1_valid, stage2_valid, stage3_valid : std_logic;
    signal stage1_data, stage2_data, stage3_data : std_logic_vector(63 downto 0);
    
begin
    -- Stage 1: Header parsing
    stage1_proc: process(clk, rst_n)
    begin
        if rst_n = '0' then
            stage1_valid <= '0';
        elsif rising_edge(clk) then
            if input_valid = '1' and pipeline_ready = '1' then
                stage1_data <= parse_headers(input_data);
                stage1_valid <= '1';
            else
                stage1_valid <= '0';
            end if;
        end if;
    end process;
    
    -- Stage 2: Checksum calculation
    stage2_proc: process(clk, rst_n)
    begin
        if rst_n = '0' then
            stage2_valid <= '0';
        elsif rising_edge(clk) then
            if stage1_valid = '1' then
                stage2_data <= calculate_checksum(stage1_data);
                stage2_valid <= '1';
            else
                stage2_valid <= '0';
            end if;
        end if;
    end process;
    
    -- Stage 3: Protocol processing
    stage3_proc: process(clk, rst_n)
    begin
        if rst_n = '0' then
            stage3_valid <= '0';
        elsif rising_edge(clk) then
            if stage2_valid = '1' then
                stage3_data <= process_protocol(stage2_data);
                stage3_valid <= '1';
            else
                stage3_valid <= '0';
            end if;
        end if;
    end process;
    
    output_data <= stage3_data;
    output_valid <= stage3_valid;
    pipeline_ready <= not (stage1_valid and stage2_valid and stage3_valid);
    
end architecture;
```

### Parallel Processing

```vhdl
-- Parallel connection processing
gen_connections: for i in 0 to TCP_CONNECTIONS-1 generate
    tcp_conn_inst: entity work.tcp_connection
        port map (
            clk => clk,
            rst_n => rst_n,
            
            -- Independent processing per connection
            rx_data => demux_rx_data(i),
            rx_valid => demux_rx_valid(i),
            rx_ready => demux_rx_ready(i),
            
            tx_data => mux_tx_data(i),
            tx_valid => mux_tx_valid(i),
            tx_ready => mux_tx_ready(i),
            
            -- Connection state
            connection_state => tcp_states(i),
            
            -- Configuration
            local_port => tcp_ports(i),
            remote_ip => remote_ips(i),
            remote_port => remote_ports(i)
        );
end generate;

-- Output multiplexer with priority
mux_proc: process(clk, rst_n)
begin
    if rst_n = '0' then
        output_select <= 0;
    elsif rising_edge(clk) then
        -- Round-robin arbitration
        if mux_tx_valid(output_select) = '1' and mux_tx_ready(output_select) = '1' then
            if mux_tx_last(output_select) = '1' then
                output_select <= (output_select + 1) mod TCP_CONNECTIONS;
            end if;
        else
            -- Find next valid connection
            for i in 1 to TCP_CONNECTIONS loop
                if mux_tx_valid((output_select + i) mod TCP_CONNECTIONS) = '1' then
                    output_select <= (output_select + i) mod TCP_CONNECTIONS;
                    exit;
                end if;
            end loop;
        end if;
    end if;
end process;
```

## ğŸ›¡ï¸ Error Handling Architecture

### Hierarchical Error Management

```vhdl
-- Error reporting hierarchy
type error_vector_t is record
    -- Physical layer errors
    rgmii_crc_error    : std_logic;
    rgmii_align_error  : std_logic;
    rgmii_length_error : std_logic;
    
    -- MAC layer errors
    mac_frame_error    : std_logic;
    mac_buffer_overflow: std_logic;
    mac_underrun       : std_logic;
    
    -- IP layer errors
    ip_checksum_error  : std_logic;
    ip_version_error   : std_logic;
    ip_fragment_error  : std_logic;
    
    -- TCP layer errors
    tcp_checksum_error : std_logic;
    tcp_sequence_error : std_logic;
    tcp_connection_error: std_logic;
    
    -- System errors
    buffer_overflow    : std_logic;
    clock_error        : std_logic;
    configuration_error: std_logic;
end record;

signal error_status : error_vector_t;

-- Error collection and reporting
process(clk, rst_n)
begin
    if rst_n = '0' then
        error_status <= (others => '0');
        error_counter <= (others => '0');
    elsif rising_edge(clk) then
        -- Collect errors from all layers
        error_status.rgmii_crc_error <= rgmii_error_flag;
        error_status.mac_frame_error <= mac_error_flag;
        error_status.ip_checksum_error <= ip_error_flag;
        error_status.tcp_checksum_error <= tcp_error_flag;
        
        -- Count total errors
        if (error_status.rgmii_crc_error or 
            error_status.mac_frame_error or 
            error_status.ip_checksum_error or 
            error_status.tcp_checksum_error) = '1' then
            error_counter <= error_counter + 1;
        end if;
        
        -- Error LED indication
        error_led <= error_status.rgmii_crc_error or 
                    error_status.mac_frame_error or 
                    error_status.ip_checksum_error or 
                    error_status.tcp_checksum_error;
    end if;
end process;
```

### Recovery Mechanisms

```vhdl
-- Automatic error recovery
process(clk, rst_n)
begin
    if rst_n = '0' then
        recovery_state <= NORMAL;
        recovery_timer <= (others => '0');
    elsif rising_edge(clk) then
        case recovery_state is
            when NORMAL =>
                if error_status.buffer_overflow = '1' then
                    recovery_state <= FLUSH_BUFFERS;
                    recovery_timer <= to_unsigned(1000, recovery_timer'length); -- 1000 cycles
                elsif error_status.tcp_connection_error = '1' then
                    recovery_state <= RESET_CONNECTIONS;
                    recovery_timer <= to_unsigned(5000, recovery_timer'length); -- 5000 cycles
                end if;
            
            when FLUSH_BUFFERS =>
                -- Clear all buffers
                buffer_reset <= '1';
                if recovery_timer = 0 then
                    recovery_state <= NORMAL;
                    buffer_reset <= '0';
                else
                    recovery_timer <= recovery_timer - 1;
                end if;
            
            when RESET_CONNECTIONS =>
                -- Reset TCP connections
                tcp_reset <= '1';
                if recovery_timer = 0 then
                    recovery_state <= NORMAL;
                    tcp_reset <= '0';
                else
                    recovery_timer <= recovery_timer - 1;
                end if;
        end case;
    end if;
end process;
```

## ğŸ“Š Monitoring and Debug

### Built-in Logic Analyzer

```vhdl
-- Integrated debug capture
entity debug_capture is
    generic (
        CAPTURE_DEPTH : natural := 1024;
        DATA_WIDTH : natural := 64
    );
    port (
        clk : in std_logic;
        rst_n : in std_logic;
        
        -- Trigger conditions
        trigger_enable : in std_logic;
        trigger_pattern : in std_logic_vector(DATA_WIDTH-1 downto 0);
        trigger_mask : in std_logic_vector(DATA_WIDTH-1 downto 0);
        
        -- Data to capture
        capture_data : in std_logic_vector(DATA_WIDTH-1 downto 0);
        capture_valid : in std_logic;
        
        -- Readout interface
        read_addr : in std_logic_vector(9 downto 0);
        read_data : out std_logic_vector(DATA_WIDTH-1 downto 0);
        read_valid : out std_logic;
        
        -- Status
        capture_armed : out std_logic;
        capture_triggered : out std_logic;
        capture_complete : out std_logic
    );
end entity;
```

### Performance Counters

```vhdl
-- Comprehensive performance monitoring
type performance_counters_t is record
    -- Packet counters
    tx_packets : unsigned(31 downto 0);
    rx_packets : unsigned(31 downto 0);
    tx_bytes : unsigned(63 downto 0);
    rx_bytes : unsigned(63 downto 0);
    
    -- Error counters
    crc_errors : unsigned(31 downto 0);
    frame_errors : unsigned(31 downto 0);
    buffer_overflows : unsigned(31 downto 0);
    
    -- TCP specific
    tcp_connections_opened : unsigned(31 downto 0);
    tcp_connections_closed : unsigned(31 downto 0);
    tcp_retransmissions : unsigned(31 downto 0);
    tcp_out_of_order : unsigned(31 downto 0);
    
    -- Latency measurements
    min_latency : unsigned(31 downto 0);
    max_latency : unsigned(31 downto 0);
    avg_latency : unsigned(31 downto 0);
end record;

signal perf_counters : performance_counters_t;

-- Counter update process
process(clk, rst_n)
begin
    if rst_n = '0' then
        perf_counters <= (others => (others => '0'));
    elsif rising_edge(clk) then
        -- Update packet counters
        if tx_packet_complete = '1' then
            perf_counters.tx_packets <= perf_counters.tx_packets + 1;
            perf_counters.tx_bytes <= perf_counters.tx_bytes + tx_packet_length;
        end if;
        
        if rx_packet_complete = '1' then
            perf_counters.rx_packets <= perf_counters.rx_packets + 1;
            perf_counters.rx_bytes <= perf_counters.rx_bytes + rx_packet_length;
        end if;
        
        -- Update error counters
        if crc_error_detected = '1' then
            perf_counters.crc_errors <= perf_counters.crc_errors + 1;
        end if;
        
        -- Update TCP counters
        if tcp_connection_established = '1' then
            perf_counters.tcp_connections_opened <= 
                perf_counters.tcp_connections_opened + 1;
        end if;
        
        if tcp_retransmit_triggered = '1' then
            perf_counters.tcp_retransmissions <= 
                perf_counters.tcp_retransmissions + 1;
        end if;
    end if;
end process;
```

This architecture document provides a comprehensive view of the TCP Offload Engine's internal structure, enabling effective implementation, debugging, and optimization for your specific FPGA platform and application requirements.