#ifndef COMMONDOWNLINK_H_RTIHU
#define COMMONDOWNLINK_H_RTIHU
//Created by GenFlightStruct.py from file DownlinkSpecGolf-T.xlsx
// Do not edit this file.
#ifndef RTIHU
#error Wrong Archtecture
#endif
typedef struct  __attribute__((__packed__)) _commonRtMinmaxWodPayload_t {
    uint8_t ReflectedPwr;       //Offset=0
    uint8_t ICR3VProt;       //Offset=8
    uint8_t ICRTemp;       //Offset=16
    uint8_t gTemp;       //Offset=24
    uint8_t Xspin;       //Offset=32
    uint8_t Yspin;       //Offset=40
    uint8_t Zspin;       //Offset=48
    uint8_t Xaccel;       //Offset=56
    uint8_t Yaccel;       //Offset=64
    uint8_t Zaccel;       //Offset=72
    uint8_t Xmag;       //Offset=80
    uint8_t Ymag;       //Offset=88
    uint8_t Zmag;       //Offset=96
    uint8_t DCT1Power;       //Offset=104
    uint8_t DCT2Power;       //Offset=112
    uint8_t DCT1RSSI;       //Offset=120
    uint8_t DCT2RSSI;       //Offset=128
    uint8_t DCT1RlftdPower;       //Offset=136
    uint8_t deorbitTemp;       //Offset=144
    uint8_t busV;       //Offset=152
    uint8_t TxPAi;       //Offset=160
    uint8_t TxTemp;       //Offset=168
    uint8_t FwdPower;       //Offset=176
    uint8_t rssi;       //Offset=184
    uint8_t MinusYVolts;       //Offset=192
    uint8_t MinusXVolts;       //Offset=200
    uint8_t XVolts;       //Offset=208
    uint8_t YVolts;       //Offset=216
    uint8_t MinusYTemp;       //Offset=224
    uint8_t MinusXTemp;       //Offset=232
    uint8_t XTemp;       //Offset=240
    uint8_t YTemp;       //Offset=248
    uint8_t LtVGACtl;       //Offset=256
    uint8_t RT1Temp;       //Offset=264
    uint8_t RT2Temp;       //Offset=272
    uint8_t IHUcpuTemp;       //Offset=280
    uint8_t moduTemp;       //Offset=288
    uint8_t CSS1;       //Offset=296
    uint8_t CSS2;       //Offset=304
    uint8_t CSS3;       //Offset=312
    uint8_t CSS4;       //Offset=320
    uint8_t CSS5;       //Offset=328
    uint8_t CSS6;       //Offset=336
    uint8_t CSS7;       //Offset=344
    uint8_t CSS8;       //Offset=352
    uint8_t CIU3V3_1;       //Offset=360
    uint8_t CIU3V3_2;       //Offset=368
    uint8_t CIUVsys;       //Offset=376
    uint8_t CIU12v;       //Offset=384
    uint8_t Power10GHz;       //Offset=392
    uint8_t ZynqTemp;       //Offset=400
    uint8_t SDRTcvrTemp;       //Offset=408
    uint8_t Current10GHz;       //Offset=416
    uint8_t DCT2RlftdPower;       //Offset=424
    uint8_t SDRXspin;       //Offset=432
    uint8_t SDRYspin;       //Offset=440
    uint8_t SDRZspin;       //Offset=448
    uint8_t SDRXaccel;       //Offset=456
    uint8_t SDRZaccel;       //Offset=464
    uint8_t SDRXmag;       //Offset=472
    uint8_t SDRYmag;       //Offset=480
    uint8_t SDRZmag;       //Offset=488
    uint16_t pad30;       //Offset=496
} commonRtMinmaxWodPayload_t; // Total Size=512 bits or 64 bytes with 0 left over
#endif
