Release 12.1 Map M.53d (nt)
Xilinx Mapping Report File for Design 'floorplanning'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx25-csg324-3 -w -ol high -t 1 -xt 0
-register_duplication off -global_opt off -detail -ir off -pr b -lc off -power
off -o floorplanning_map.ncd floorplanning.ngd floorplanning.pcf 
Target Device  : xc6slx25
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.52 $
Mapped Date    : Fri Feb 18 14:44:34 2011

Design Summary
--------------
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                   167 out of  30,064    1%
    Number used as Flip Flops:                 167
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        126 out of  15,032    1%
    Number used as logic:                       81 out of  15,032    1%
      Number using O6 output only:              38
      Number using O5 output only:               2
      Number using O5 and O6:                   41
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   3,664    0%
    Number used exclusively as route-thrus:     45
      Number with same-slice register load:     45
      Number with same-slice carry load:         0
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                    53 out of   3,758    1%
  Number of LUT Flip Flop pairs used:          133
    Number with an unused Flip Flop:            28 out of     133   21%
    Number with an unused LUT:                   7 out of     133    5%
    Number of fully used LUT-FF pairs:          98 out of     133   73%
    Number of unique control sets:              14
    Number of slice register sites lost
      to control set restrictions:              57 out of  30,064    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        22 out of     226    9%
    Number of LOCed IOBs:                        2 out of      22    9%
    IOB Flip Flops:                             18

Specific Feature Utilization:
  Number of RAMB16BWERs:                         1 out of      52    1%
  Number of RAMB8BWERs:                          0 out of     104    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     272    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%
  Number of OLOGIC2/OSERDES2s:                  18 out of     272    6%
    Number used as OLOGIC2s:                    18
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      38    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.15

Peak Memory Usage:  234 MB
Total REAL time to MAP completion:  24 secs 
Total CPU time to MAP completion:   22 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Section 3 - Informational
-------------------------
INFO:Security:54 - 'xc6slx25' is a WebPack part.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 22 IOs, 2 are locked
   and 20 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) removed
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------
Unused block "fifo/GND" (ZERO) removed.
Unused block "fifo/VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		fifo/BU2/XST_GND
VCC 		fifo/BU2/XST_VCC

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| data_out<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| data_out<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| data_out<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| data_out<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| data_out<4>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| data_out<5>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| data_out<6>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| data_out<7>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| data_out<8>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| data_out<9>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| data_out<10>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| data_out<11>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| data_out<12>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| data_out<13>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| data_out<14>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| data_out<15>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| enable                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| io_data_qo                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| io_enable_qo                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| rd_clk                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| reset                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| wr_clk                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

Area Group "bus_controller"
  No COMPRESSION specified for Area Group "bus_controller"
  RANGE: SLICE_X0Y32:SLICE_X3Y39
  Slice Logic Utilization:
    Number of Slice Registers:               2 out of    256    1%
    Number of Slice LUTs:                    2 out of    128    1%
      Number used as logic:                  2
  Slice Logic Distribution:
    Number of occupied Slices:               2 out of     32    6%
    Number of LUT Flip Flop pairs used:      2
      Number with an unused Flip Flop:       0 out of      2    0%
      Number with an unused LUT:             0 out of      2    0%
      Number of fully used LUT-FF pairs:     2 out of      2  100%

Area Group "data_sink"
  No COMPRESSION specified for Area Group "data_sink"
  RANGE: SLICE_X50Y67:SLICE_X53Y77
  Slice Logic Utilization:
    Number of Slice Registers:               1 out of    352    1%
    Number of Slice LUTs:                    1 out of    176    1%
      Number used as logic:                  1
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of     44    2%
    Number of LUT Flip Flop pairs used:      1
      Number with an unused Flip Flop:       0 out of      1    0%
      Number with an unused LUT:             0 out of      1    0%
      Number of fully used LUT-FF pairs:     1 out of      1  100%

Area Group "data_src"
  No COMPRESSION specified for Area Group "data_src"
  RANGE: SLICE_X0Y67:SLICE_X3Y77
  Slice Logic Utilization:
    Number of Slice Registers:              16 out of    352    4%
    Number of Slice LUTs:                    1 out of    176    1%
      Number used as logic:                  1
  Slice Logic Distribution:
    Number of occupied Slices:               2 out of     44    4%
    Number of LUT Flip Flop pairs used:      8
      Number with an unused Flip Flop:       0 out of      8    0%
      Number with an unused LUT:             0 out of      8    0%
      Number of fully used LUT-FF pairs:     8 out of      8  100%

Area Group "fifo"
  No COMPRESSION specified for Area Group "fifo"
  No RANGE specified for Area Group "fifo"
  Slice Logic Utilization:
    Number of Slice Registers:             148
    Number of Slice LUTs:                   77
      Number used as logic:                 77
  Slice Logic Distribution:
    Number of occupied Slices:              48
    Number of LUT Flip Flop pairs used:    122
      Number with an unused Flip Flop:      28 out of    122   22%
      Number with an unused LUT:             7 out of    122    5%
      Number of fully used LUT-FF pairs:    87 out of    122   71%
  Number of RAMB16BWER:                      1 out of      1  100%


Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------

Section 12 - Control Set Information
------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal | Reset Signal                                          | Set Signal | Enable Signal                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rd_clk_BUFGP |                                                       |            |                                           | 1                | 2              |
| rd_clk_BUFGP | fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1> |            |                                           | 8                | 40             |
| rd_clk_BUFGP | fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            |                                           | 1                | 2              |
| rd_clk_BUFGP | fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            | fifo/BU2/U0/grf.rf/mem/gbm.tmp_ram_rd_en  | 5                | 20             |
| rd_clk_BUFGP | fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb                 |            |                                           | 1                | 2              |
| rd_clk_BUFGP | reset_IBUF                                            |            |                                           | 3                | 3              |
| rd_clk_BUFGP | reset_IBUF                                            |            | fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1 | 1                | 1              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| wr_clk_BUFGP |                                                       |            |                                           | 1                | 2              |
| wr_clk_BUFGP | fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2     |            |                                           | 2                | 2              |
| wr_clk_BUFGP | fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0> |            |                                           | 8                | 40             |
| wr_clk_BUFGP | fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | fifo/BU2/U0/grf.rf/ram_wr_en              | 7                | 30             |
| wr_clk_BUFGP | fifo/BU2/U0/grf.rf/rstblk/wr_rst_comb                 |            |                                           | 1                | 2              |
| wr_clk_BUFGP | reset_IBUF                                            |            |                                           | 2                | 5              |
| wr_clk_BUFGP | reset_IBUF                                            |            | enable_IBUF                               | 2                | 16             |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                         | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                                                                                                     |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| floorplanning/                 |           | 29/84         | 0/167         | 47/126        | 0/0           | 0/1       | 0/0     | 2/2   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning                                                                                                              |
| +bus_controller                |           | 2/2           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/bus_controller                                                                                               |
| +data_sink                     |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/data_sink                                                                                                    |
| +data_src                      |           | 2/2           | 16/16         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/data_src                                                                                                     |
| +fifo                          |           | 0/50          | 0/148         | 0/75          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo                                                                                                         |
| ++BU2                          |           | 0/50          | 0/148         | 0/75          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2                                                                                                     |
| +++U0                          |           | 0/50          | 0/148         | 0/75          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0                                                                                                  |
| ++++grf.rf                     |           | 0/50          | 0/148         | 0/75          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0/grf.rf                                                                                           |
| +++++gcx.clkx                  |           | 16/16         | 80/80         | 28/28         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0/grf.rf/gcx.clkx                                                                                  |
| +++++gl0.rd                    |           | 0/10          | 0/22          | 0/23          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0/grf.rf/gl0.rd                                                                                    |
| ++++++gras.rsts                |           | 1/5           | 2/2           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts                                                                          |
| +++++++c0                      |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/c0                                                                       |
| +++++++c1                      |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/c1                                                                       |
| ++++++rpntr                    |           | 5/5           | 20/20         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0/grf.rf/gl0.rd/rpntr                                                                              |
| +++++gl0.wr                    |           | 1/16          | 0/32          | 1/22          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0/grf.rf/gl0.wr                                                                                    |
| ++++++gwas.wsts                |           | 3/7           | 2/2           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts                                                                          |
| +++++++c1                      |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c1                                                                       |
| +++++++c2                      |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c2                                                                       |
| ++++++wpntr                    |           | 8/8           | 30/30         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0/grf.rf/gl0.wr/wpntr                                                                              |
| +++++mem                       |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0/grf.rf/mem                                                                                       |
| ++++++gbm.gbmg.gbmga.ngecc.bmg |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg                                                              |
| +++++++blk_mem_generator       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator                                            |
| ++++++++valid.cstr             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr                                 |
| +++++++++ramloop[0].ram.r      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r                |
| ++++++++++s6_noinit.ram        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram  |
| +++++rstblk                    |           | 7/7           | 14/14         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/fifo/BU2/U0/grf.rf/rstblk                                                                                    |
| +floorplanning                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | floorplanning/floorplanning                                                                                                |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
