

================================================================
== Synthesis Summary Report of 'lab6_z1'
================================================================
+ General Information: 
    * Date:           Wed Nov 29 19:19:07 2023
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        lab6_z1
    * Solution:       sol3 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xa7a12t-csg325-1Q
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+---------+----------+---------+------+----------+------+---------+----------+----------+-----+
    |  Modules  | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |          |          |     |
    |  & Loops  | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |    FF    |    LUT   | URAM|
    +-----------+------+------+---------+---------+----------+---------+------+----------+------+---------+----------+----------+-----+
    |+ lab6_z1  |     -|  4.70|       49|  490.000|         -|       50|     -|        no|     -|  4 (10%)|  35 (~0%)|  175 (2%)|    -|
    | o Mult    |     -|  9.00|       48|  480.000|         6|        -|     8|        no|     -|        -|         -|         -|    -|
    +-----------+------+------+---------+---------+----------+---------+------+----------+------+---------+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| a_address0 | 5        |
| a_address1 | 5        |
| a_d0       | 16       |
| a_d1       | 16       |
| b_address0 | 5        |
| b_address1 | 5        |
| b_q0       | 16       |
| b_q1       | 16       |
| c_address0 | 5        |
| c_address1 | 5        |
| c_q0       | 16       |
| c_q1       | 16       |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | out       | short*   |
| b        | in        | short*   |
| c        | in        | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_we0        | port    |          |
| a        | a_d0         | port    |          |
| a        | a_address1   | port    | offset   |
| a        | a_ce1        | port    |          |
| a        | a_we1        | port    |          |
| a        | a_d1         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| b        | b_address1   | port    | offset   |
| b        | b_ce1        | port    |          |
| b        | b_q1         | port    |          |
| c        | c_address0   | port    | offset   |
| c        | c_ce0        | port    |          |
| c        | c_q0         | port    |          |
| c        | c_address1   | port    | offset   |
| c        | c_ce1        | port    |          |
| c        | c_q1         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------+-----+--------+-----------+-----+--------+---------+
| Name                        | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-----------------------------+-----+--------+-----------+-----+--------+---------+
| + lab6_z1                   | 4   |        |           |     |        |         |
|   mul_mul_16s_16s_16_4_1_U1 | 1   |        | mul_ln5   | mul | dsp    | 3       |
|   mul_mul_16s_16s_16_4_1_U2 | 1   |        | mul_ln5_1 | mul | dsp    | 3       |
|   mul_mul_16s_16s_16_4_1_U3 | 1   |        | mul_ln5_2 | mul | dsp    | 3       |
|   mul_mul_16s_16s_16_4_1_U4 | 1   |        | mul_ln5_3 | mul | dsp    | 3       |
|   add_ln4_fu_213_p2         | -   |        | add_ln4   | add | fabric | 0       |
+-----------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+----------+----------+----------------------+
| Type     | Options  | Location             |
+----------+----------+----------------------+
| pipeline | off      | DIRECTIVE in lab6_z1 |
| unroll   | factor=4 | DIRECTIVE in lab6_z1 |
+----------+----------+----------------------+


