{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704250447077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704250447082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 09:54:06 2024 " "Processing started: Wed Jan 03 09:54:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704250447082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250447082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250447082 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704250447707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704250447707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/read_fifo_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/read_fifo_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_fifo_rx " "Found entity 1: read_fifo_rx" {  } { { "../../../bkhoa/fpga/read_fifo_rx.sv" "" { Text "C:/bkhoa/fpga/read_fifo_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250457241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250457241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/clockdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/clockdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockdiv " "Found entity 1: clockdiv" {  } { { "../../../bkhoa/fpga/clockdiv.sv" "" { Text "C:/bkhoa/fpga/clockdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250457246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250457246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/write_fifo_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/write_fifo_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 write_to_fifo " "Found entity 1: write_to_fifo" {  } { { "../../../bkhoa/fpga/write_fifo_tx.sv" "" { Text "C:/bkhoa/fpga/write_fifo_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250457250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250457250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/uart_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/uart_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "../../../bkhoa/fpga/uart_transmitter.sv" "" { Text "C:/bkhoa/fpga/uart_transmitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250457254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250457254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/uart_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/uart_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250457261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250457261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/uart_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/uart_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "../../../bkhoa/fpga/uart_receiver.sv" "" { Text "C:/bkhoa/fpga/uart_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250457266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250457266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART1ASD " "Found entity 1: UART1ASD" {  } { { "../../../bkhoa/fpga/UART.sv" "" { Text "C:/bkhoa/fpga/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250457269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250457269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/fifo_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/fifo_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_tx " "Found entity 1: fifo_tx" {  } { { "../../../bkhoa/fpga/fifo_tx.sv" "" { Text "C:/bkhoa/fpga/fifo_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250457274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250457274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/fifo_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/fifo_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rx " "Found entity 1: fifo_rx" {  } { { "../../../bkhoa/fpga/fifo_rx.sv" "" { Text "C:/bkhoa/fpga/fifo_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250457279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250457279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/baud_rate_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/baud_rate_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_generator " "Found entity 1: baud_rate_generator" {  } { { "../../../bkhoa/fpga/baud_rate_generator.sv" "" { Text "C:/bkhoa/fpga/baud_rate_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250457284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250457284 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_rx_wr uart_top.sv(50) " "Verilog HDL Implicit Net warning at uart_top.sv(50): created implicit net for \"fifo_rx_wr\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250457286 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_empty_to_wr uart_top.sv(107) " "Verilog HDL Implicit Net warning at uart_top.sv(107): created implicit net for \"not_empty_to_wr\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250457286 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704250457354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_generator baud_rate_generator:BAUD_RATE_GEN " "Elaborating entity \"baud_rate_generator\" for hierarchy \"baud_rate_generator:BAUD_RATE_GEN\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "BAUD_RATE_GEN" { Text "C:/bkhoa/fpga/uart_top.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250457391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 baud_rate_generator.sv(24) " "Verilog HDL assignment warning at baud_rate_generator.sv(24): truncated value with size 32 to match size of target (5)" {  } { { "../../../bkhoa/fpga/baud_rate_generator.sv" "" { Text "C:/bkhoa/fpga/baud_rate_generator.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250457392 "|UART|baud_rate_generator:BAUD_RATE_GEN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_receiver:UART_RX_UNIT " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_receiver:UART_RX_UNIT\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "UART_RX_UNIT" { Text "C:/bkhoa/fpga/uart_top.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250457402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receiver.sv(66) " "Verilog HDL assignment warning at uart_receiver.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "../../../bkhoa/fpga/uart_receiver.sv" "" { Text "C:/bkhoa/fpga/uart_receiver.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250457404 "|UART|uart_receiver:UART_RX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_receiver.sv(75) " "Verilog HDL assignment warning at uart_receiver.sv(75): truncated value with size 32 to match size of target (3)" {  } { { "../../../bkhoa/fpga/uart_receiver.sv" "" { Text "C:/bkhoa/fpga/uart_receiver.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250457404 "|UART|uart_receiver:UART_RX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receiver.sv(78) " "Verilog HDL assignment warning at uart_receiver.sv(78): truncated value with size 32 to match size of target (4)" {  } { { "../../../bkhoa/fpga/uart_receiver.sv" "" { Text "C:/bkhoa/fpga/uart_receiver.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250457404 "|UART|uart_receiver:UART_RX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receiver.sv(86) " "Verilog HDL assignment warning at uart_receiver.sv(86): truncated value with size 32 to match size of target (4)" {  } { { "../../../bkhoa/fpga/uart_receiver.sv" "" { Text "C:/bkhoa/fpga/uart_receiver.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250457404 "|UART|uart_receiver:UART_RX_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rx fifo_rx:FIFO_RX_UNIT " "Elaborating entity \"fifo_rx\" for hierarchy \"fifo_rx:FIFO_RX_UNIT\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "FIFO_RX_UNIT" { Text "C:/bkhoa/fpga/uart_top.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250457406 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo_rx.sv(57) " "Verilog HDL assignment warning at fifo_rx.sv(57): truncated value with size 32 to match size of target (2)" {  } { { "../../../bkhoa/fpga/fifo_rx.sv" "" { Text "C:/bkhoa/fpga/fifo_rx.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250457409 "|UART|fifo_rx:FIFO_RX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo_rx.sv(58) " "Verilog HDL assignment warning at fifo_rx.sv(58): truncated value with size 32 to match size of target (2)" {  } { { "../../../bkhoa/fpga/fifo_rx.sv" "" { Text "C:/bkhoa/fpga/fifo_rx.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250457409 "|UART|fifo_rx:FIFO_RX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fifo_rx.sv(68) " "Verilog HDL Case Statement warning at fifo_rx.sv(68): incomplete case statement has no default case item" {  } { { "../../../bkhoa/fpga/fifo_rx.sv" "" { Text "C:/bkhoa/fpga/fifo_rx.sv" 68 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1704250457409 "|UART|fifo_rx:FIFO_RX_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_fifo_rx read_fifo_rx:READ_FIFO_RX " "Elaborating entity \"read_fifo_rx\" for hierarchy \"read_fifo_rx:READ_FIFO_RX\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "READ_FIFO_RX" { Text "C:/bkhoa/fpga/uart_top.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250457411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_transmitter:UART_TX_UNIT " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_transmitter:UART_TX_UNIT\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "UART_TX_UNIT" { Text "C:/bkhoa/fpga/uart_top.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250457416 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmitter.sv(74) " "Verilog HDL assignment warning at uart_transmitter.sv(74): truncated value with size 32 to match size of target (4)" {  } { { "../../../bkhoa/fpga/uart_transmitter.sv" "" { Text "C:/bkhoa/fpga/uart_transmitter.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250457418 "|UART|uart_transmitter:UART_TX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_transmitter.sv(86) " "Verilog HDL assignment warning at uart_transmitter.sv(86): truncated value with size 32 to match size of target (3)" {  } { { "../../../bkhoa/fpga/uart_transmitter.sv" "" { Text "C:/bkhoa/fpga/uart_transmitter.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250457418 "|UART|uart_transmitter:UART_TX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmitter.sv(88) " "Verilog HDL assignment warning at uart_transmitter.sv(88): truncated value with size 32 to match size of target (4)" {  } { { "../../../bkhoa/fpga/uart_transmitter.sv" "" { Text "C:/bkhoa/fpga/uart_transmitter.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250457418 "|UART|uart_transmitter:UART_TX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmitter.sv(98) " "Verilog HDL assignment warning at uart_transmitter.sv(98): truncated value with size 32 to match size of target (4)" {  } { { "../../../bkhoa/fpga/uart_transmitter.sv" "" { Text "C:/bkhoa/fpga/uart_transmitter.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250457418 "|UART|uart_transmitter:UART_TX_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_tx fifo_tx:FIFO_TX_UNIT " "Elaborating entity \"fifo_tx\" for hierarchy \"fifo_tx:FIFO_TX_UNIT\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "FIFO_TX_UNIT" { Text "C:/bkhoa/fpga/uart_top.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250457420 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo_tx.sv(57) " "Verilog HDL assignment warning at fifo_tx.sv(57): truncated value with size 32 to match size of target (2)" {  } { { "../../../bkhoa/fpga/fifo_tx.sv" "" { Text "C:/bkhoa/fpga/fifo_tx.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250457422 "|UART|fifo_tx:FIFO_TX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo_tx.sv(58) " "Verilog HDL assignment warning at fifo_tx.sv(58): truncated value with size 32 to match size of target (2)" {  } { { "../../../bkhoa/fpga/fifo_tx.sv" "" { Text "C:/bkhoa/fpga/fifo_tx.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250457422 "|UART|fifo_tx:FIFO_TX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fifo_tx.sv(68) " "Verilog HDL Case Statement warning at fifo_tx.sv(68): incomplete case statement has no default case item" {  } { { "../../../bkhoa/fpga/fifo_tx.sv" "" { Text "C:/bkhoa/fpga/fifo_tx.sv" 68 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1704250457422 "|UART|fifo_tx:FIFO_TX_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_to_fifo write_to_fifo:write_to_fifo " "Elaborating entity \"write_to_fifo\" for hierarchy \"write_to_fifo:write_to_fifo\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "write_to_fifo" { Text "C:/bkhoa/fpga/uart_top.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250457424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 write_fifo_tx.sv(48) " "Verilog HDL assignment warning at write_fifo_tx.sv(48): truncated value with size 32 to match size of target (2)" {  } { { "../../../bkhoa/fpga/write_fifo_tx.sv" "" { Text "C:/bkhoa/fpga/write_fifo_tx.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250457424 "|UART|write_to_fifo:write_to_fifo"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1704250457941 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[1\] fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[1\]~_emulated fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[1\]~1 " "Register \"fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[1\]\" is converted into an equivalent circuit using register \"fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[1\]~_emulated\" and latch \"fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[1\]~1\"" {  } { { "../../../bkhoa/fpga/fifo_tx.sv" "" { Text "C:/bkhoa/fpga/fifo_tx.sv" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704250457952 "|UART|fifo_tx:FIFO_TX_UNIT|array_r.waddr_a[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[0\] fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[0\]~_emulated fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[0\]~5 " "Register \"fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[0\]\" is converted into an equivalent circuit using register \"fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[0\]~_emulated\" and latch \"fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[0\]~5\"" {  } { { "../../../bkhoa/fpga/fifo_tx.sv" "" { Text "C:/bkhoa/fpga/fifo_tx.sv" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704250457952 "|UART|fifo_tx:FIFO_TX_UNIT|array_r.waddr_a[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[1\] fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[1\]~_emulated fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[1\]~1 " "Register \"fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[1\]\" is converted into an equivalent circuit using register \"fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[1\]~_emulated\" and latch \"fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[1\]~1\"" {  } { { "../../../bkhoa/fpga/fifo_rx.sv" "" { Text "C:/bkhoa/fpga/fifo_rx.sv" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704250457952 "|UART|fifo_rx:FIFO_RX_UNIT|array_r.waddr_a[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[0\] fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[0\]~_emulated fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[0\]~5 " "Register \"fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[0\]\" is converted into an equivalent circuit using register \"fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[0\]~_emulated\" and latch \"fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[0\]~5\"" {  } { { "../../../bkhoa/fpga/fifo_rx.sv" "" { Text "C:/bkhoa/fpga/fifo_rx.sv" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704250457952 "|UART|fifo_rx:FIFO_RX_UNIT|array_r.waddr_a[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1704250457952 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704250458109 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704250458304 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704250458439 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250458439 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fifo_tx_data_in1\[0\] " "No output dependent on input pin \"fifo_tx_data_in1\[0\]\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704250458477 "|UART|fifo_tx_data_in1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fifo_tx_data_in1\[1\] " "No output dependent on input pin \"fifo_tx_data_in1\[1\]\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704250458477 "|UART|fifo_tx_data_in1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fifo_tx_data_in1\[2\] " "No output dependent on input pin \"fifo_tx_data_in1\[2\]\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704250458477 "|UART|fifo_tx_data_in1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fifo_tx_data_in1\[3\] " "No output dependent on input pin \"fifo_tx_data_in1\[3\]\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704250458477 "|UART|fifo_tx_data_in1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fifo_tx_data_in1\[4\] " "No output dependent on input pin \"fifo_tx_data_in1\[4\]\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704250458477 "|UART|fifo_tx_data_in1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fifo_tx_data_in1\[5\] " "No output dependent on input pin \"fifo_tx_data_in1\[5\]\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704250458477 "|UART|fifo_tx_data_in1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fifo_tx_data_in1\[6\] " "No output dependent on input pin \"fifo_tx_data_in1\[6\]\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704250458477 "|UART|fifo_tx_data_in1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fifo_tx_data_in1\[7\] " "No output dependent on input pin \"fifo_tx_data_in1\[7\]\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704250458477 "|UART|fifo_tx_data_in1[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1704250458477 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "270 " "Implemented 270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704250458479 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704250458479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "221 " "Implemented 221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704250458479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704250458479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704250458490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 09:54:18 2024 " "Processing ended: Wed Jan 03 09:54:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704250458490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704250458490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704250458490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250458490 ""}
