var group__clcd__registers =
[
    [ "CLCD_CLK_CTRL", "group___c_l_c_d___c_l_k___c_t_r_l.html", "group___c_l_c_d___c_l_k___c_t_r_l" ],
    [ "CLCD_VTIM_0", "group___c_l_c_d___v_t_i_m__0.html", "group___c_l_c_d___v_t_i_m__0" ],
    [ "CLCD_VTIM_1", "group___c_l_c_d___v_t_i_m__1.html", "group___c_l_c_d___v_t_i_m__1" ],
    [ "CLCD_HTIM", "group___c_l_c_d___h_t_i_m.html", "group___c_l_c_d___h_t_i_m" ],
    [ "CLCD_CTRL", "group___c_l_c_d___c_t_r_l.html", "group___c_l_c_d___c_t_r_l" ],
    [ "CLCD_FRBUF", "group___c_l_c_d___f_r_b_u_f.html", "group___c_l_c_d___f_r_b_u_f" ],
    [ "CLCD_INT_EN", "group___c_l_c_d___i_n_t___e_n.html", "group___c_l_c_d___i_n_t___e_n" ],
    [ "CLCD_INT_STAT", "group___c_l_c_d___i_n_t___s_t_a_t.html", "group___c_l_c_d___i_n_t___s_t_a_t" ],
    [ "CLCD_PALETTE_RAM", "group___c_l_c_d___p_a_l_e_t_t_e___r_a_m.html", "group___c_l_c_d___p_a_l_e_t_t_e___r_a_m" ],
    [ "mxc_clcd_regs_t", "group__clcd__registers.html#structmxc__clcd__regs__t", [
      [ "clk_ctrl", "group__clcd__registers.html#ab279e5304ce5d97badf8ad3e201f65ae", null ],
      [ "ctrl", "group__clcd__registers.html#a5f3ab705a4a67b17dcc04560cef193f3", null ],
      [ "frbuf", "group__clcd__registers.html#a747a1d5223cc46b80527aa3823cd4169", null ],
      [ "htim", "group__clcd__registers.html#af459e8c0fd0631e5f78258839eb35304", null ],
      [ "int_en", "group__clcd__registers.html#a3e6d001d1e0e8d1e47c89262c1acc0f2", null ],
      [ "int_stat", "group__clcd__registers.html#ae89d4b3ab53f640ad98bba0a292e5379", null ],
      [ "palette_ram", "group__clcd__registers.html#a88f972dec64c41dc457f45374ae9e853", null ],
      [ "vtim_0", "group__clcd__registers.html#a704ebc94db5594c6bb06b81be7750989", null ],
      [ "vtim_1", "group__clcd__registers.html#ab23019ac0dad4342f3f5868663a53b8c", null ]
    ] ]
];