$version Generated by VerilatedVcd $end
$date Thu Mar  2 15:22:48 2023
 $end
$timescale  10s $end

 $scope module top $end
  $var wire  1 # a_i $end
  $var wire  1 $ b_i $end
  $var wire  1 % c_i $end
  $var wire  1 & d_i $end
  $var wire  1 ( q_o $end
  $var wire  2 ' sel_i [1:0] $end
  $scope module mux_case $end
   $var wire  1 # a_i $end
   $var wire  1 $ b_i $end
   $var wire  1 % c_i $end
   $var wire  1 & d_i $end
   $var wire  1 ( q_o $end
   $var wire  2 ' sel_i [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
1&
b11 '
1(
#1
b10 '
0(
#2
b01 '
1(
#3
b11 '
#4
b01 '
#5
b11 '
#6
b10 '
0(
#7
b00 '
#8
b01 '
1(
#9
#10
b10 '
0(
#11
b11 '
1(
#12
b10 '
0(
#13
b11 '
1(
#14
#15
b10 '
0(
#16
b00 '
#17
b10 '
#18
b00 '
