Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Fri Dec 20 15:09:40 2019
| Host             : L-1V1ZTY1 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
| Design           : TOP
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.586        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.512        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 82.1         |
| Junction Temperature (C) | 27.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.043 |        9 |       --- |             --- |
| Slice Logic              |     0.044 |     9423 |       --- |             --- |
|   LUT as Logic           |     0.034 |     3265 |     32600 |           10.02 |
|   Register               |     0.005 |     4475 |     65200 |            6.86 |
|   CARRY4                 |     0.004 |      417 |      8150 |            5.12 |
|   LUT as Shift Register  |    <0.001 |       76 |      9600 |            0.79 |
|   LUT as Distributed RAM |    <0.001 |       36 |      9600 |            0.38 |
|   F7/F8 Muxes            |    <0.001 |       14 |     32600 |            0.04 |
|   Others                 |     0.000 |      456 |       --- |             --- |
| Signals                  |     0.075 |     7586 |       --- |             --- |
| Block RAM                |     0.095 |     16.5 |        75 |           22.00 |
| MMCM                     |     0.204 |        2 |         5 |           40.00 |
| DSPs                     |     0.050 |       26 |       120 |           21.67 |
| I/O                      |    <0.001 |       32 |       210 |           15.24 |
| Static Power             |     0.074 |          |           |                 |
| Total                    |     0.586 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.313 |       0.302 |      0.011 |
| Vccaux    |       1.800 |     0.126 |       0.113 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.007 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+------------------------------------------------+-----------------+
| Clock                         | Domain                                         | Constraint (ns) |
+-------------------------------+------------------------------------------------+-----------------+
| MMCM_GEN.U_MMCM/inst/CLK12MHZ | RCLK12MHZ                                      |            83.3 |
| clk_108_MMCM                  | MMCM_GEN.U_MMCM/inst/clk_108_MMCM              |             9.3 |
| clk_112_MMCM_112              | MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112  |             8.9 |
| clk_216_MMCM                  | MMCM_GEN.U_MMCM/inst/clk_216_MMCM              |             4.6 |
| clkfbout_MMCM                 | MMCM_GEN.U_MMCM/inst/clkfbout_MMCM             |            83.3 |
| clkfbout_MMCM_112             | MMCM_GEN_112.U_MMCM_112/inst/clkfbout_MMCM_112 |            83.3 |
+-------------------------------+------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| TOP                            |     0.512 |
|   MMCM_GEN.U_MMCM              |     0.106 |
|     inst                       |     0.106 |
|   MMCM_GEN_112.U_MMCM_112      |     0.099 |
|     inst                       |     0.099 |
|   U_Audio_Interface            |     0.007 |
|     U_FIFO_32bit_MISO          |     0.003 |
|       U0                       |     0.003 |
|     U_FIFO_32bit_MOSI          |     0.002 |
|       U0                       |     0.002 |
|   U_EQ_stage                   |     0.046 |
|     GEN_EQ[0].U_EQ_volume      |     0.005 |
|       U_Mult                   |     0.003 |
|     GEN_EQ[1].U_EQ_volume      |     0.005 |
|       U_Mult                   |     0.003 |
|     GEN_EQ[2].U_EQ_volume      |     0.006 |
|       U_Mult                   |     0.003 |
|     GEN_EQ[3].U_EQ_volume      |     0.006 |
|       U_Mult                   |     0.003 |
|     GEN_EQ[4].U_EQ_volume      |     0.006 |
|       U_Mult                   |     0.002 |
|     GEN_EQ[5].U_EQ_volume      |     0.006 |
|       U_Mult                   |     0.003 |
|     U_EQ_volume_ctrl           |     0.002 |
|     U_EQ_volume_input          |     0.004 |
|       U_Mult                   |     0.002 |
|     U_EQ_volume_output         |     0.005 |
|       U_Mult                   |     0.003 |
|   U_FFT_Wrapper                |     0.059 |
|     U_FFT_RAM_Wrapper          |     0.032 |
|       RAM0.U_RAM_Sample        |     0.005 |
|       RAM1.U_RAM_FFTA          |     0.012 |
|       RAM2.U_RAM_FFTB          |     0.009 |
|       RAM3.U_RAM_COEF          |     0.004 |
|     U_FFT_UAL                  |     0.025 |
|       U_Adder                  |     0.003 |
|       U_FIFO_A_r               |     0.002 |
|       U_Multiplier             |     0.018 |
|   U_FIR_interface              |     0.059 |
|     GEN_FILTER[0].U_FIR_filter |     0.011 |
|       ROM0.U_ROM               |     0.002 |
|       U_Add                    |     0.002 |
|       U_Mult                   |     0.003 |
|     GEN_FILTER[1].U_FIR_filter |     0.008 |
|       ROM1.U_ROM               |     0.002 |
|       U_Add                    |     0.002 |
|       U_Mult                   |     0.002 |
|     GEN_FILTER[2].U_FIR_filter |     0.008 |
|       ROM2.U_ROM               |     0.002 |
|       U_Add                    |     0.002 |
|       U_Mult                   |     0.002 |
|     GEN_FILTER[3].U_FIR_filter |     0.008 |
|       ROM3.U_ROM               |     0.002 |
|       U_Add                    |     0.002 |
|       U_Mult                   |     0.003 |
|     GEN_FILTER[4].U_FIR_filter |     0.008 |
|       ROM4.U_ROM               |     0.002 |
|       U_Add                    |     0.002 |
|       U_Mult                   |     0.002 |
|     GEN_FILTER[5].U_FIR_filter |     0.008 |
|       ROM5.U_ROM               |     0.002 |
|       U_Add                    |     0.002 |
|       U_Mult                   |     0.003 |
|     RAM.U_RAM                  |     0.004 |
|       U0                       |     0.004 |
|   U_Hearbeat                   |     0.002 |
|   U_NRM_Wrapper                |     0.045 |
|     U_NRM_FSM                  |     0.001 |
|     U_NRM_Normalizer           |     0.034 |
|       U_Mult1                  |     0.003 |
|       U_Mult2                  |     0.003 |
|       U_Sqrt                   |     0.024 |
|     U_NRM_RAM_Wrapper          |     0.010 |
|       RAM.U_RAM_NRM            |     0.010 |
|   U_UART_Wrapper               |     0.002 |
|     U_Tx                       |     0.002 |
|   U_VGA_controller             |     0.001 |
|   U_VGA_interface              |     0.005 |
|     BRAM.U_BRAM                |     0.001 |
|       U0                       |     0.001 |
|   U_VU_metre                   |     0.079 |
|     GEN_RAM[0].U_RAM           |     0.005 |
|       U0                       |     0.005 |
|     GEN_RAM[1].U_RAM           |     0.005 |
|       U0                       |     0.005 |
|     GEN_RAM[2].U_RAM           |     0.005 |
|       U0                       |     0.005 |
|     GEN_RAM[3].U_RAM           |     0.005 |
|       U0                       |     0.005 |
|     GEN_RAM[4].U_RAM           |     0.005 |
|       U0                       |     0.005 |
|     GEN_RAM[5].U_RAM           |     0.005 |
|       U0                       |     0.005 |
|     GEN_RAM[6].U_RAM           |     0.005 |
|       U0                       |     0.005 |
|     GEN_RAM[7].U_RAM           |     0.005 |
|       U0                       |     0.005 |
+--------------------------------+-----------+


