

================================================================
== Vivado HLS Report for 'resample_for_conv2'
================================================================
* Date:           Mon Dec  2 23:35:58 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       finished
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.622|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |  393|  394|  392|  392| loop rewind(delay=1 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- row_col  |  393|  393|         4|          2|          1|   196|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     173|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|    1020|
|Register         |        -|      -|     311|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     311|    1193|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_1412_p2                    |     +    |      0|  0|  13|           4|           1|
    |indvar_flatten_next_fu_1502_p2  |     +    |      0|  0|  15|           8|           1|
    |j_fu_1454_p2                    |     +    |      0|  0|  13|           4|           1|
    |l_2_dup_fu_1480_p2              |     +    |      0|  0|  15|           8|           4|
    |tmp_2_fu_1598_p2                |     +    |      0|  0|  17|          10|           9|
    |tmp_3_fu_1590_p2                |     +    |      0|  0|  15|           8|           1|
    |tmp_8_0_2_fu_1516_p2            |     +    |      0|  0|  13|           4|           2|
    |tmp_fu_1569_p2                  |     +    |      0|  0|  16|           9|           8|
    |ap_condition_267                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_584                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_598                |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_1554_p2     |   icmp   |      0|  0|  11|           8|           7|
    |tmp_s_fu_1549_p2                |   icmp   |      0|  0|   9|           4|           3|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    |ap_condition_350                |    or    |      0|  0|   2|           1|           1|
    |i_mid2_fu_1426_p3               |  select  |      0|  0|   4|           1|           4|
    |j_mid2_fu_1418_p3               |  select  |      0|  0|   4|           1|           1|
    |l_1_mid2_fu_1486_p3             |  select  |      0|  0|   8|           1|           8|
    |l_mid2_fu_1494_p3               |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 173|          77|          65|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                        | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                            |  17|          4|    1|          4|
    |ap_done                                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                              |   9|          2|    1|          2|
    |ap_phi_mux_i2_phi_fu_766_p6                          |  13|          3|    4|         12|
    |ap_phi_mux_indvar_flatten1_phi_fu_808_p6             |  13|          3|    8|         24|
    |ap_phi_mux_j4_phi_fu_752_p6                          |  13|          3|    4|         12|
    |ap_phi_mux_l3_phi_fu_794_p6                          |  13|          3|    8|         24|
    |ap_phi_mux_l_s_phi_fu_780_p6                         |  13|          3|    8|         24|
    |ap_phi_mux_tmp_6_phi_fu_737_p6                       |  13|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852   |  61|         15|   25|        375|
    |ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022  |  61|         15|   25|        375|
    |ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886   |  61|         15|   25|        375|
    |ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920   |  61|         15|   25|        375|
    |ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056  |  61|         15|   25|        375|
    |ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954   |  61|         15|   25|        375|
    |ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988   |  61|         15|   25|        375|
    |ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090  |  61|         15|   25|        375|
    |ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818   |  61|         15|   25|        375|
    |i2_reg_762                                           |   9|          2|    4|          8|
    |indvar_flatten1_reg_804                              |   9|          2|    8|         16|
    |j4_reg_748                                           |   9|          2|    4|          8|
    |l3_reg_790                                           |   9|          2|    8|         16|
    |l_s_reg_776                                          |   9|          2|    8|         16|
    |resampled_0_V_address0                               |  13|          3|   10|         30|
    |resampled_0_V_d0                                     |  13|          3|   25|         75|
    |resampled_1_V_address0                               |  13|          3|   10|         30|
    |resampled_1_V_d0                                     |  13|          3|   25|         75|
    |resampled_2_V_address0                               |  13|          3|   10|         30|
    |resampled_2_V_d0                                     |  13|          3|   25|         75|
    |rewind_ap_ready_reg                                  |   9|          2|    1|          2|
    |square_image_0_V_address0                            |  13|          3|    4|         12|
    |square_image_10_V_address0                           |  13|          3|    4|         12|
    |square_image_11_V_address0                           |  13|          3|    4|         12|
    |square_image_12_V_address0                           |  13|          3|    4|         12|
    |square_image_13_V_address0                           |  13|          3|    4|         12|
    |square_image_14_V_address0                           |  13|          3|    4|         12|
    |square_image_15_V_address0                           |  13|          3|    4|         12|
    |square_image_1_V_address0                            |  13|          3|    4|         12|
    |square_image_2_V_address0                            |  13|          3|    4|         12|
    |square_image_3_V_address0                            |  13|          3|    4|         12|
    |square_image_4_V_address0                            |  13|          3|    4|         12|
    |square_image_5_V_address0                            |  13|          3|    4|         12|
    |square_image_6_V_address0                            |  13|          3|    4|         12|
    |square_image_7_V_address0                            |  13|          3|    4|         12|
    |square_image_8_V_address0                            |  13|          3|    4|         12|
    |square_image_9_V_address0                            |  13|          3|    4|         12|
    |tmp_6_reg_733                                        |   9|          2|    1|          2|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                |1020|        243|  465|       4059|
    +-----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   3|   0|    3|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852   |  25|   0|   25|          0|
    |ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022  |  25|   0|   25|          0|
    |ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886   |  25|   0|   25|          0|
    |ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920   |  25|   0|   25|          0|
    |ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056  |  25|   0|   25|          0|
    |ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954   |  25|   0|   25|          0|
    |ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988   |  25|   0|   25|          0|
    |ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090  |  25|   0|   25|          0|
    |ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818   |  25|   0|   25|          0|
    |exitcond_flatten_reg_1912                            |   1|   0|    1|          0|
    |i2_reg_762                                           |   4|   0|    4|          0|
    |i_mid2_reg_1618                                      |   4|   0|    4|          0|
    |indvar_flatten1_reg_804                              |   8|   0|    8|          0|
    |indvar_flatten_next_reg_1802                         |   8|   0|    8|          0|
    |j4_reg_748                                           |   4|   0|    4|          0|
    |j_mid2_reg_1613                                      |   4|   0|    4|          0|
    |j_reg_1693                                           |   4|   0|    4|          0|
    |l3_reg_790                                           |   8|   0|    8|          0|
    |l_1_mid2_reg_1789                                    |   8|   0|    8|          0|
    |l_mid2_reg_1797                                      |   8|   0|    8|          0|
    |l_s_reg_776                                          |   8|   0|    8|          0|
    |rewind_ap_ready_reg                                  |   1|   0|    1|          0|
    |tmp_3_reg_1926                                       |   8|   0|    8|          0|
    |tmp_6_reg_733                                        |   1|   0|    1|          0|
    |tmp_s_reg_1907                                       |   1|   0|    1|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 311|   0|  311|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|ap_done                     | out |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | resample_for_conv2 | return value |
|square_image_0_V_address0   | out |    4|  ap_memory |  square_image_0_V  |     array    |
|square_image_0_V_ce0        | out |    1|  ap_memory |  square_image_0_V  |     array    |
|square_image_0_V_q0         |  in |    1|  ap_memory |  square_image_0_V  |     array    |
|square_image_0_V_address1   | out |    4|  ap_memory |  square_image_0_V  |     array    |
|square_image_0_V_ce1        | out |    1|  ap_memory |  square_image_0_V  |     array    |
|square_image_0_V_q1         |  in |    1|  ap_memory |  square_image_0_V  |     array    |
|square_image_1_V_address0   | out |    4|  ap_memory |  square_image_1_V  |     array    |
|square_image_1_V_ce0        | out |    1|  ap_memory |  square_image_1_V  |     array    |
|square_image_1_V_q0         |  in |   25|  ap_memory |  square_image_1_V  |     array    |
|square_image_1_V_address1   | out |    4|  ap_memory |  square_image_1_V  |     array    |
|square_image_1_V_ce1        | out |    1|  ap_memory |  square_image_1_V  |     array    |
|square_image_1_V_q1         |  in |   25|  ap_memory |  square_image_1_V  |     array    |
|square_image_2_V_address0   | out |    4|  ap_memory |  square_image_2_V  |     array    |
|square_image_2_V_ce0        | out |    1|  ap_memory |  square_image_2_V  |     array    |
|square_image_2_V_q0         |  in |   25|  ap_memory |  square_image_2_V  |     array    |
|square_image_2_V_address1   | out |    4|  ap_memory |  square_image_2_V  |     array    |
|square_image_2_V_ce1        | out |    1|  ap_memory |  square_image_2_V  |     array    |
|square_image_2_V_q1         |  in |   25|  ap_memory |  square_image_2_V  |     array    |
|square_image_3_V_address0   | out |    4|  ap_memory |  square_image_3_V  |     array    |
|square_image_3_V_ce0        | out |    1|  ap_memory |  square_image_3_V  |     array    |
|square_image_3_V_q0         |  in |   25|  ap_memory |  square_image_3_V  |     array    |
|square_image_3_V_address1   | out |    4|  ap_memory |  square_image_3_V  |     array    |
|square_image_3_V_ce1        | out |    1|  ap_memory |  square_image_3_V  |     array    |
|square_image_3_V_q1         |  in |   25|  ap_memory |  square_image_3_V  |     array    |
|square_image_4_V_address0   | out |    4|  ap_memory |  square_image_4_V  |     array    |
|square_image_4_V_ce0        | out |    1|  ap_memory |  square_image_4_V  |     array    |
|square_image_4_V_q0         |  in |   25|  ap_memory |  square_image_4_V  |     array    |
|square_image_4_V_address1   | out |    4|  ap_memory |  square_image_4_V  |     array    |
|square_image_4_V_ce1        | out |    1|  ap_memory |  square_image_4_V  |     array    |
|square_image_4_V_q1         |  in |   25|  ap_memory |  square_image_4_V  |     array    |
|square_image_5_V_address0   | out |    4|  ap_memory |  square_image_5_V  |     array    |
|square_image_5_V_ce0        | out |    1|  ap_memory |  square_image_5_V  |     array    |
|square_image_5_V_q0         |  in |   25|  ap_memory |  square_image_5_V  |     array    |
|square_image_5_V_address1   | out |    4|  ap_memory |  square_image_5_V  |     array    |
|square_image_5_V_ce1        | out |    1|  ap_memory |  square_image_5_V  |     array    |
|square_image_5_V_q1         |  in |   25|  ap_memory |  square_image_5_V  |     array    |
|square_image_6_V_address0   | out |    4|  ap_memory |  square_image_6_V  |     array    |
|square_image_6_V_ce0        | out |    1|  ap_memory |  square_image_6_V  |     array    |
|square_image_6_V_q0         |  in |   25|  ap_memory |  square_image_6_V  |     array    |
|square_image_6_V_address1   | out |    4|  ap_memory |  square_image_6_V  |     array    |
|square_image_6_V_ce1        | out |    1|  ap_memory |  square_image_6_V  |     array    |
|square_image_6_V_q1         |  in |   25|  ap_memory |  square_image_6_V  |     array    |
|square_image_7_V_address0   | out |    4|  ap_memory |  square_image_7_V  |     array    |
|square_image_7_V_ce0        | out |    1|  ap_memory |  square_image_7_V  |     array    |
|square_image_7_V_q0         |  in |   25|  ap_memory |  square_image_7_V  |     array    |
|square_image_7_V_address1   | out |    4|  ap_memory |  square_image_7_V  |     array    |
|square_image_7_V_ce1        | out |    1|  ap_memory |  square_image_7_V  |     array    |
|square_image_7_V_q1         |  in |   25|  ap_memory |  square_image_7_V  |     array    |
|square_image_8_V_address0   | out |    4|  ap_memory |  square_image_8_V  |     array    |
|square_image_8_V_ce0        | out |    1|  ap_memory |  square_image_8_V  |     array    |
|square_image_8_V_q0         |  in |   25|  ap_memory |  square_image_8_V  |     array    |
|square_image_8_V_address1   | out |    4|  ap_memory |  square_image_8_V  |     array    |
|square_image_8_V_ce1        | out |    1|  ap_memory |  square_image_8_V  |     array    |
|square_image_8_V_q1         |  in |   25|  ap_memory |  square_image_8_V  |     array    |
|square_image_9_V_address0   | out |    4|  ap_memory |  square_image_9_V  |     array    |
|square_image_9_V_ce0        | out |    1|  ap_memory |  square_image_9_V  |     array    |
|square_image_9_V_q0         |  in |   25|  ap_memory |  square_image_9_V  |     array    |
|square_image_9_V_address1   | out |    4|  ap_memory |  square_image_9_V  |     array    |
|square_image_9_V_ce1        | out |    1|  ap_memory |  square_image_9_V  |     array    |
|square_image_9_V_q1         |  in |   25|  ap_memory |  square_image_9_V  |     array    |
|square_image_10_V_address0  | out |    4|  ap_memory |  square_image_10_V |     array    |
|square_image_10_V_ce0       | out |    1|  ap_memory |  square_image_10_V |     array    |
|square_image_10_V_q0        |  in |   25|  ap_memory |  square_image_10_V |     array    |
|square_image_10_V_address1  | out |    4|  ap_memory |  square_image_10_V |     array    |
|square_image_10_V_ce1       | out |    1|  ap_memory |  square_image_10_V |     array    |
|square_image_10_V_q1        |  in |   25|  ap_memory |  square_image_10_V |     array    |
|square_image_11_V_address0  | out |    4|  ap_memory |  square_image_11_V |     array    |
|square_image_11_V_ce0       | out |    1|  ap_memory |  square_image_11_V |     array    |
|square_image_11_V_q0        |  in |   25|  ap_memory |  square_image_11_V |     array    |
|square_image_11_V_address1  | out |    4|  ap_memory |  square_image_11_V |     array    |
|square_image_11_V_ce1       | out |    1|  ap_memory |  square_image_11_V |     array    |
|square_image_11_V_q1        |  in |   25|  ap_memory |  square_image_11_V |     array    |
|square_image_12_V_address0  | out |    4|  ap_memory |  square_image_12_V |     array    |
|square_image_12_V_ce0       | out |    1|  ap_memory |  square_image_12_V |     array    |
|square_image_12_V_q0        |  in |   25|  ap_memory |  square_image_12_V |     array    |
|square_image_12_V_address1  | out |    4|  ap_memory |  square_image_12_V |     array    |
|square_image_12_V_ce1       | out |    1|  ap_memory |  square_image_12_V |     array    |
|square_image_12_V_q1        |  in |   25|  ap_memory |  square_image_12_V |     array    |
|square_image_13_V_address0  | out |    4|  ap_memory |  square_image_13_V |     array    |
|square_image_13_V_ce0       | out |    1|  ap_memory |  square_image_13_V |     array    |
|square_image_13_V_q0        |  in |   25|  ap_memory |  square_image_13_V |     array    |
|square_image_13_V_address1  | out |    4|  ap_memory |  square_image_13_V |     array    |
|square_image_13_V_ce1       | out |    1|  ap_memory |  square_image_13_V |     array    |
|square_image_13_V_q1        |  in |   25|  ap_memory |  square_image_13_V |     array    |
|square_image_14_V_address0  | out |    4|  ap_memory |  square_image_14_V |     array    |
|square_image_14_V_ce0       | out |    1|  ap_memory |  square_image_14_V |     array    |
|square_image_14_V_q0        |  in |   25|  ap_memory |  square_image_14_V |     array    |
|square_image_14_V_address1  | out |    4|  ap_memory |  square_image_14_V |     array    |
|square_image_14_V_ce1       | out |    1|  ap_memory |  square_image_14_V |     array    |
|square_image_14_V_q1        |  in |   25|  ap_memory |  square_image_14_V |     array    |
|square_image_15_V_address0  | out |    4|  ap_memory |  square_image_15_V |     array    |
|square_image_15_V_ce0       | out |    1|  ap_memory |  square_image_15_V |     array    |
|square_image_15_V_q0        |  in |    1|  ap_memory |  square_image_15_V |     array    |
|square_image_15_V_address1  | out |    4|  ap_memory |  square_image_15_V |     array    |
|square_image_15_V_ce1       | out |    1|  ap_memory |  square_image_15_V |     array    |
|square_image_15_V_q1        |  in |    1|  ap_memory |  square_image_15_V |     array    |
|resampled_0_V_address0      | out |   10|  ap_memory |    resampled_0_V   |     array    |
|resampled_0_V_ce0           | out |    1|  ap_memory |    resampled_0_V   |     array    |
|resampled_0_V_we0           | out |    1|  ap_memory |    resampled_0_V   |     array    |
|resampled_0_V_d0            | out |   25|  ap_memory |    resampled_0_V   |     array    |
|resampled_0_V_address1      | out |   10|  ap_memory |    resampled_0_V   |     array    |
|resampled_0_V_ce1           | out |    1|  ap_memory |    resampled_0_V   |     array    |
|resampled_0_V_we1           | out |    1|  ap_memory |    resampled_0_V   |     array    |
|resampled_0_V_d1            | out |   25|  ap_memory |    resampled_0_V   |     array    |
|resampled_1_V_address0      | out |   10|  ap_memory |    resampled_1_V   |     array    |
|resampled_1_V_ce0           | out |    1|  ap_memory |    resampled_1_V   |     array    |
|resampled_1_V_we0           | out |    1|  ap_memory |    resampled_1_V   |     array    |
|resampled_1_V_d0            | out |   25|  ap_memory |    resampled_1_V   |     array    |
|resampled_1_V_address1      | out |   10|  ap_memory |    resampled_1_V   |     array    |
|resampled_1_V_ce1           | out |    1|  ap_memory |    resampled_1_V   |     array    |
|resampled_1_V_we1           | out |    1|  ap_memory |    resampled_1_V   |     array    |
|resampled_1_V_d1            | out |   25|  ap_memory |    resampled_1_V   |     array    |
|resampled_2_V_address0      | out |   10|  ap_memory |    resampled_2_V   |     array    |
|resampled_2_V_ce0           | out |    1|  ap_memory |    resampled_2_V   |     array    |
|resampled_2_V_we0           | out |    1|  ap_memory |    resampled_2_V   |     array    |
|resampled_2_V_d0            | out |   25|  ap_memory |    resampled_2_V   |     array    |
|resampled_2_V_address1      | out |   10|  ap_memory |    resampled_2_V   |     array    |
|resampled_2_V_ce1           | out |    1|  ap_memory |    resampled_2_V   |     array    |
|resampled_2_V_we1           | out |    1|  ap_memory |    resampled_2_V   |     array    |
|resampled_2_V_d1            | out |   25|  ap_memory |    resampled_2_V   |     array    |
+----------------------------+-----+-----+------------+--------------------+--------------+

