5 1 * 1
3 main main case4.v
2 40 main 19 102181 0 0 
2 49 main 32 102032 0 0 
2 50 main 32 102023 0 49 
2 41 main 20 102080 0 0 1 1 1
2 59 main 32 1825ad 50 41 1 0 10002
2 46 main 27 102032 0 0 
2 47 main 27 203023 0 46 
2 60 main 27 2c31ad 47 41 1 0 11102
2 42 main 21 201032 0 0 
2 43 main 21 203023 0 42 
2 61 main 21 2c31ad 43 41 1 0 11102
2 36 main 17 1 0 0 
2 37 main 17 2a 0 0 2 0 1000a
2 38 main 17 20b029 36 37 1 0 11102
2 32 main 17 1 0 0 
2 33 main 17 2a 0 0 2 0 1000a
2 34 main 17 20b029 32 33 1 0 11102
2 28 main 17 1 0 0 
2 29 main 17 2a 0 0 2 0 1010a
2 30 main 17 20b029 28 29 1 0 11102
2 24 main 17 1 0 0 
2 25 main 17 2a 0 0 2 0 1000a
2 26 main 17 20b029 24 25 1 0 11102
2 20 main 17 1 0 0 
2 21 main 17 2a 0 0 2 0 1010a
2 22 main 17 20b029 20 21 1 0 11102
2 17 main 17 1 0 0 
2 18 main 17 2a 0 0 4 0 777aa
2 19 main 17 20b029 17 18 1 0 11102
2 23 main 17 2ff02b 22 19 1 0 11102
2 27 main 17 2df02b 26 23 1 0 11102
2 31 main 17 2ff02b 30 27 1 0 11102
2 35 main 17 2df02b 34 31 1 0 11102
2 39 main 17 2d33ab 38 35 1 0 11102
2 65 main 41 106581 0 0 
2 62 main 41 103001 0 0 
2 63 main 41 2a 0 0 2 0 a
2 64 main 41 2033a7 62 63 1 0 11102
1 #A main 0 32 0 0 0 0 0 0 0 0 0 42
1 #B main 0 32 0 1 0 0 0 0 0 0 0 46
1 #C main 0 32 0 4 0 0 0 0 0 0 0 49
1 #STATE_A main 0 32 0 10001 0 0 0 0 0 0 0
1 #STATE_B main 0 32 0 20004 0 0 0 0 0 0 0
1 #STATE_C main 0 32 0 40010 0 0 0 0 0 0 0
1 clock main 0 1 4 11102 62
1 st main 0 3 4 7772a 17 40 43 47 50
1 next_st main 0 3 0 7772a 65
1 str main 0 64 0 f00aa f00aa f00aa f00aa f00aa f00aa f00aa f00aa f00aa f00aa f00aa f00aa f33aa f00aa f00aa f00aa
1 f main 0 1 4 10002 36
1 e main 0 1 4 10002 32
1 d main 0 1 4 10102 28
1 c main 0 1 4 10002 24
1 b main 0 1 4 10102 20
4 59 main 39 39
4 60 main 39 59
4 61 main 39 60
4 40 main 61 61
4 39 main 40 0
4 65 main 64 64
4 64 main 65 0
