 
****************************************
Report : qor
Design : send_ppm
Version: J-2014.09-SP2
Date   : Tue Jan 16 15:57:45 2018
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:         33.67
  Critical Path Slack:           5.69
  Critical Path Clk Period:     40.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:        311
  Leaf Cell Count:                892
  Buf/Inv Cell Count:             262
  Buf Cell Count:                   8
  Inv Cell Count:                 254
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       813
  Sequential Cell Count:           79
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    70798.000275
  Noncombinational Area: 23478.000214
  Buf/Inv Area:           9682.400375
  Total Buffer Area:           436.80
  Total Inverter Area:        9245.60
  Macro/Black Box Area:      0.000000
  Net Area:              16731.000000
  -----------------------------------
  Cell Area:             94276.000488
  Design Area:          111007.000488


  Design Rules
  -----------------------------------
  Total Number of Nets:          1030
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: cimeld25

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.96
  Logic Optimization:                  0.40
  Mapping Optimization:                0.60
  -----------------------------------------
  Overall Compile Time:                4.53
  Overall Compile Wall Clock Time:     5.14

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
