Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Sun Oct 13 20:35:03 2019
| Host             : nyashabryan-Aspire-E1-531 running 64-bit Ubuntu 18.04.3 LTS
| Command          : report_power -file PMODNIC100_power_routed.rpt -pb PMODNIC100_power_summary_routed.pb -rpx PMODNIC100_power_routed.rpx
| Design           : PMODNIC100
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : maximum
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.488        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.190        |
| Device Static (W)        | 0.298        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 73.1         |
| Junction Temperature (C) | 36.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.692 |      280 |       --- |             --- |
|   LUT as Logic |     0.566 |      112 |     53200 |            0.21 |
|   CARRY4       |     0.065 |        8 |     13300 |            0.06 |
|   Register     |     0.049 |      124 |    106400 |            0.12 |
|   BUFG         |     0.012 |        2 |        32 |            6.25 |
|   Others       |     0.000 |        6 |       --- |             --- |
| Signals        |     0.811 |      258 |       --- |             --- |
| I/O            |     0.687 |       83 |       200 |           41.50 |
| Static Power   |     0.298 |          |           |                 |
| Total          |     2.488 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+------------+-------------+------------+
| Source    | Voltage (V) | Total (A)  | Dynamic (A) | Static (A) |
+-----------+-------------+------------+-------------+------------+
| Vccint    |       1.000 |      1.714 |       1.651 |      0.063 |
| Vccaux    |       1.800 |     0.080* |       0.044 |      0.036 |
| Vcco33    |       3.300 |      0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |      0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |      0.256 |       0.255 |      0.001 |
| Vcco15    |       1.500 |      0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |      0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |      0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |      0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.040* |       0.000 |      0.040 |
| MGTAVcc   |       1.000 |      0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |      0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |      0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |      0.106 |       0.000 |      0.106 |
| Vccpaux   |       1.800 |      0.021 |       0.000 |      0.021 |
| Vccpll    |       1.800 |      0.006 |       0.000 |      0.006 |
| Vcco_ddr  |       1.500 |      0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |      0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |      0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |      0.030 |       0.000 |      0.030 |
+-----------+-------------+------------+-------------+------------+
* Power-up current


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+-------------------------+
| Ambient Temp (C)      | 25.0                    |
| ThetaJA (C/W)         | 4.8                     |
| Airflow (LFM)         | 250                     |
| Heat Sink             | medium (Medium Profile) |
| ThetaSA (C/W)         | 0.0                     |
| Board Selection       | medium (10"x10")        |
| # of Board Layers     | 8to11 (8 to 11 Layers)  |
| Board Temperature (C) | 25.0                    |
+-----------------------+-------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------+-----------+
| Name         | Power (W) |
+--------------+-----------+
| PMODNIC100   |     2.190 |
|   controller |     0.305 |
|   spi        |     0.993 |
+--------------+-----------+


