{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 17 17:20:57 2015 " "Info: Processing started: Mon Aug 17 17:20:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CircuitoDigital -c CircuitoDigital " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CircuitoDigital -c CircuitoDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ClockSeletorPrincipal " "Info: Assuming node \"ClockSeletorPrincipal\" is an undefined clock" {  } { { "CircuitoDigital.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/CircuitoDigital.bdf" { { -728 -976 -784 -712 "ClockSeletorPrincipal" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockSeletorPrincipal" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ButtonPrincipal " "Info: Assuming node \"ButtonPrincipal\" is an undefined clock" {  } { { "CircuitoDigital.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/CircuitoDigital.bdf" { { -384 -952 -784 -368 "ButtonPrincipal" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ButtonPrincipal" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst18\|inst8~0 " "Info: Detected gated clock \"PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst18\|inst8~0\" as buffer" {  } { { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 192 -200 -136 240 "inst8" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst18\|inst8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst32\|inst8 " "Info: Detected gated clock \"PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst32\|inst8\" as buffer" {  } { { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 192 -200 -136 240 "inst8" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst32\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst17\|inst8 " "Info: Detected gated clock \"PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst17\|inst8\" as buffer" {  } { { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 192 -200 -136 240 "inst8" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst17\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst28\|inst8 " "Info: Detected gated clock \"PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst28\|inst8\" as buffer" {  } { { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 192 -200 -136 240 "inst8" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst28\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst16\|inst8~0 " "Info: Detected gated clock \"PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst16\|inst8~0\" as buffer" {  } { { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 192 -200 -136 240 "inst8" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst16\|inst8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst24\|inst8 " "Info: Detected gated clock \"PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst24\|inst8\" as buffer" {  } { { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 192 -200 -136 240 "inst8" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst24\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst\|inst8 " "Info: Detected gated clock \"PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst\|inst8\" as buffer" {  } { { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 192 -200 -136 240 "inst8" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst8 " "Info: Detected gated clock \"PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst8\" as buffer" {  } { { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 192 -200 -136 240 "inst8" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PBL3:inst14\|Contador:inst9\|inst " "Info: Detected ripple clock \"PBL3:inst14\|Contador:inst9\|inst\" as buffer" {  } { { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 48 112 88 "inst" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PBL3:inst14\|Contador:inst9\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PBL3:inst14\|Contador:inst9\|inst4 " "Info: Detected ripple clock \"PBL3:inst14\|Contador:inst9\|inst4\" as buffer" {  } { { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 256 320 88 "inst4" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PBL3:inst14\|Contador:inst9\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PBL3:inst14\|Contador:inst9\|inst3 " "Info: Detected ripple clock \"PBL3:inst14\|Contador:inst9\|inst3\" as buffer" {  } { { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 152 216 88 "inst3" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PBL3:inst14\|Contador:inst9\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "ClockSeletorPrincipal register register PBL3:inst14\|Contador:inst15\|inst PBL3:inst14\|Contador:inst15\|inst 200.0 MHz Internal " "Info: Clock \"ClockSeletorPrincipal\" Internal fmax is restricted to 200.0 MHz between source register \"PBL3:inst14\|Contador:inst15\|inst\" and destination register \"PBL3:inst14\|Contador:inst15\|inst\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.500 ns + Longest register register " "Info: + Longest register to register delay is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PBL3:inst14\|Contador:inst15\|inst 1 REG LC3_I30 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_I30; Fanout = 29; REG Node = 'PBL3:inst14\|Contador:inst15\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PBL3:inst14|Contador:inst15|inst } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 48 112 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.300 ns) 1.500 ns PBL3:inst14\|Contador:inst15\|inst 2 REG LC3_I30 29 " "Info: 2: + IC(0.200 ns) + CELL(1.300 ns) = 1.500 ns; Loc. = LC3_I30; Fanout = 29; REG Node = 'PBL3:inst14\|Contador:inst15\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { PBL3:inst14|Contador:inst15|inst PBL3:inst14|Contador:inst15|inst } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 48 112 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { PBL3:inst14|Contador:inst15|inst PBL3:inst14|Contador:inst15|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { PBL3:inst14|Contador:inst15|inst {} PBL3:inst14|Contador:inst15|inst {} } { 0.000ns 0.200ns } { 0.000ns 1.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ClockSeletorPrincipal destination 1.900 ns + Shortest register " "Info: + Shortest clock path from clock \"ClockSeletorPrincipal\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns ClockSeletorPrincipal 1 CLK PIN_79 13 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 13; CLK Node = 'ClockSeletorPrincipal'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClockSeletorPrincipal } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/CircuitoDigital.bdf" { { -728 -976 -784 -712 "ClockSeletorPrincipal" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns PBL3:inst14\|Contador:inst15\|inst 2 REG LC3_I30 29 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC3_I30; Fanout = 29; REG Node = 'PBL3:inst14\|Contador:inst15\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { ClockSeletorPrincipal PBL3:inst14|Contador:inst15|inst } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 48 112 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { ClockSeletorPrincipal PBL3:inst14|Contador:inst15|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { ClockSeletorPrincipal {} ClockSeletorPrincipal~out {} PBL3:inst14|Contador:inst15|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ClockSeletorPrincipal source 1.900 ns - Longest register " "Info: - Longest clock path from clock \"ClockSeletorPrincipal\" to source register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns ClockSeletorPrincipal 1 CLK PIN_79 13 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 13; CLK Node = 'ClockSeletorPrincipal'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClockSeletorPrincipal } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/CircuitoDigital.bdf" { { -728 -976 -784 -712 "ClockSeletorPrincipal" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns PBL3:inst14\|Contador:inst15\|inst 2 REG LC3_I30 29 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC3_I30; Fanout = 29; REG Node = 'PBL3:inst14\|Contador:inst15\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { ClockSeletorPrincipal PBL3:inst14|Contador:inst15|inst } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 48 112 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { ClockSeletorPrincipal PBL3:inst14|Contador:inst15|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { ClockSeletorPrincipal {} ClockSeletorPrincipal~out {} PBL3:inst14|Contador:inst15|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { ClockSeletorPrincipal PBL3:inst14|Contador:inst15|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { ClockSeletorPrincipal {} ClockSeletorPrincipal~out {} PBL3:inst14|Contador:inst15|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 48 112 88 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 48 112 88 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { PBL3:inst14|Contador:inst15|inst PBL3:inst14|Contador:inst15|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { PBL3:inst14|Contador:inst15|inst {} PBL3:inst14|Contador:inst15|inst {} } { 0.000ns 0.200ns } { 0.000ns 1.300ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { ClockSeletorPrincipal PBL3:inst14|Contador:inst15|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { ClockSeletorPrincipal {} ClockSeletorPrincipal~out {} PBL3:inst14|Contador:inst15|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PBL3:inst14|Contador:inst15|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { PBL3:inst14|Contador:inst15|inst {} } {  } {  } "" } } { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 48 112 88 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "ButtonPrincipal register register PBL3:inst14\|Contador:inst9\|inst PBL3:inst14\|Contador:inst9\|inst 200.0 MHz Internal " "Info: Clock \"ButtonPrincipal\" Internal fmax is restricted to 200.0 MHz between source register \"PBL3:inst14\|Contador:inst9\|inst\" and destination register \"PBL3:inst14\|Contador:inst9\|inst\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.500 ns + Longest register register " "Info: + Longest register to register delay is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PBL3:inst14\|Contador:inst9\|inst 1 REG LC7_I43 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_I43; Fanout = 16; REG Node = 'PBL3:inst14\|Contador:inst9\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PBL3:inst14|Contador:inst9|inst } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 48 112 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.300 ns) 1.500 ns PBL3:inst14\|Contador:inst9\|inst 2 REG LC7_I43 16 " "Info: 2: + IC(0.200 ns) + CELL(1.300 ns) = 1.500 ns; Loc. = LC7_I43; Fanout = 16; REG Node = 'PBL3:inst14\|Contador:inst9\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { PBL3:inst14|Contador:inst9|inst PBL3:inst14|Contador:inst9|inst } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 48 112 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { PBL3:inst14|Contador:inst9|inst PBL3:inst14|Contador:inst9|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { PBL3:inst14|Contador:inst9|inst {} PBL3:inst14|Contador:inst9|inst {} } { 0.000ns 0.200ns } { 0.000ns 1.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ButtonPrincipal destination 10.200 ns + Shortest register " "Info: + Shortest clock path from clock \"ButtonPrincipal\" to destination register is 10.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.400 ns) 3.400 ns ButtonPrincipal 1 CLK PIN_134 3 " "Info: 1: + IC(0.000 ns) + CELL(3.400 ns) = 3.400 ns; Loc. = PIN_134; Fanout = 3; CLK Node = 'ButtonPrincipal'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ButtonPrincipal } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/CircuitoDigital.bdf" { { -384 -952 -784 -368 "ButtonPrincipal" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(0.000 ns) 10.200 ns PBL3:inst14\|Contador:inst9\|inst 2 REG LC7_I43 16 " "Info: 2: + IC(6.800 ns) + CELL(0.000 ns) = 10.200 ns; Loc. = LC7_I43; Fanout = 16; REG Node = 'PBL3:inst14\|Contador:inst9\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 48 112 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 33.33 % ) " "Info: Total cell delay = 3.400 ns ( 33.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 66.67 % ) " "Info: Total interconnect delay = 6.800 ns ( 66.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { ButtonPrincipal {} ButtonPrincipal~out {} PBL3:inst14|Contador:inst9|inst {} } { 0.000ns 0.000ns 6.800ns } { 0.000ns 3.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ButtonPrincipal source 10.200 ns - Longest register " "Info: - Longest clock path from clock \"ButtonPrincipal\" to source register is 10.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.400 ns) 3.400 ns ButtonPrincipal 1 CLK PIN_134 3 " "Info: 1: + IC(0.000 ns) + CELL(3.400 ns) = 3.400 ns; Loc. = PIN_134; Fanout = 3; CLK Node = 'ButtonPrincipal'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ButtonPrincipal } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/CircuitoDigital.bdf" { { -384 -952 -784 -368 "ButtonPrincipal" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(0.000 ns) 10.200 ns PBL3:inst14\|Contador:inst9\|inst 2 REG LC7_I43 16 " "Info: 2: + IC(6.800 ns) + CELL(0.000 ns) = 10.200 ns; Loc. = LC7_I43; Fanout = 16; REG Node = 'PBL3:inst14\|Contador:inst9\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 48 112 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 33.33 % ) " "Info: Total cell delay = 3.400 ns ( 33.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 66.67 % ) " "Info: Total interconnect delay = 6.800 ns ( 66.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { ButtonPrincipal {} ButtonPrincipal~out {} PBL3:inst14|Contador:inst9|inst {} } { 0.000ns 0.000ns 6.800ns } { 0.000ns 3.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { ButtonPrincipal {} ButtonPrincipal~out {} PBL3:inst14|Contador:inst9|inst {} } { 0.000ns 0.000ns 6.800ns } { 0.000ns 3.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 48 112 88 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 48 112 88 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { PBL3:inst14|Contador:inst9|inst PBL3:inst14|Contador:inst9|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { PBL3:inst14|Contador:inst9|inst {} PBL3:inst14|Contador:inst9|inst {} } { 0.000ns 0.200ns } { 0.000ns 1.300ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { ButtonPrincipal {} ButtonPrincipal~out {} PBL3:inst14|Contador:inst9|inst {} } { 0.000ns 0.000ns 6.800ns } { 0.000ns 3.400ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PBL3:inst14|Contador:inst9|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { PBL3:inst14|Contador:inst9|inst {} } {  } {  } "" } } { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 48 112 88 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "ButtonPrincipal 168 " "Warning: Circuit may not operate. Detected 168 non-operational path(s) clocked by clock \"ButtonPrincipal\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "PBL3:inst14\|Contador:inst9\|inst3 PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst7 ButtonPrincipal 6.8 ns " "Info: Found hold time violation between source  pin or register \"PBL3:inst14\|Contador:inst9\|inst3\" and destination pin or register \"PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst7\" for clock \"ButtonPrincipal\" (Hold time is 6.8 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.300 ns + Largest " "Info: + Largest clock skew is 11.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ButtonPrincipal destination 21.500 ns + Longest register " "Info: + Longest clock path from clock \"ButtonPrincipal\" to destination register is 21.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.400 ns) 3.400 ns ButtonPrincipal 1 CLK PIN_134 3 " "Info: 1: + IC(0.000 ns) + CELL(3.400 ns) = 3.400 ns; Loc. = PIN_134; Fanout = 3; CLK Node = 'ButtonPrincipal'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ButtonPrincipal } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/CircuitoDigital.bdf" { { -384 -952 -784 -368 "ButtonPrincipal" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(1.100 ns) 11.300 ns PBL3:inst14\|Contador:inst9\|inst 2 REG LC7_I43 16 " "Info: 2: + IC(6.800 ns) + CELL(1.100 ns) = 11.300 ns; Loc. = LC7_I43; Fanout = 16; REG Node = 'PBL3:inst14\|Contador:inst9\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 48 112 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.200 ns) 15.300 ns PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst8 3 COMB LC1_I35 7 " "Info: 3: + IC(1.800 ns) + CELL(2.200 ns) = 15.300 ns; Loc. = LC1_I35; Fanout = 7; COMB Node = 'PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { PBL3:inst14|Contador:inst9|inst PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 } "NODE_NAME" } } { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 192 -200 -136 240 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(0.000 ns) 21.500 ns PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst7 4 REG LC2_I46 1 " "Info: 4: + IC(6.200 ns) + CELL(0.000 ns) = 21.500 ns; Loc. = LC2_I46; Fanout = 1; REG Node = 'PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 } "NODE_NAME" } } { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 96 -56 8 176 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.700 ns ( 31.16 % ) " "Info: Total cell delay = 6.700 ns ( 31.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.800 ns ( 68.84 % ) " "Info: Total interconnect delay = 14.800 ns ( 68.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.500 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.500 ns" { ButtonPrincipal {} ButtonPrincipal~out {} PBL3:inst14|Contador:inst9|inst {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 {} } { 0.000ns 0.000ns 6.800ns 1.800ns 6.200ns } { 0.000ns 3.400ns 1.100ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ButtonPrincipal source 10.200 ns - Shortest register " "Info: - Shortest clock path from clock \"ButtonPrincipal\" to source register is 10.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.400 ns) 3.400 ns ButtonPrincipal 1 CLK PIN_134 3 " "Info: 1: + IC(0.000 ns) + CELL(3.400 ns) = 3.400 ns; Loc. = PIN_134; Fanout = 3; CLK Node = 'ButtonPrincipal'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ButtonPrincipal } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/CircuitoDigital.bdf" { { -384 -952 -784 -368 "ButtonPrincipal" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(0.000 ns) 10.200 ns PBL3:inst14\|Contador:inst9\|inst3 2 REG LC2_I43 16 " "Info: 2: + IC(6.800 ns) + CELL(0.000 ns) = 10.200 ns; Loc. = LC2_I43; Fanout = 16; REG Node = 'PBL3:inst14\|Contador:inst9\|inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst3 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 152 216 88 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 33.33 % ) " "Info: Total cell delay = 3.400 ns ( 33.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 66.67 % ) " "Info: Total interconnect delay = 6.800 ns ( 66.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { ButtonPrincipal {} ButtonPrincipal~out {} PBL3:inst14|Contador:inst9|inst3 {} } { 0.000ns 0.000ns 6.800ns } { 0.000ns 3.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.500 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.500 ns" { ButtonPrincipal {} ButtonPrincipal~out {} PBL3:inst14|Contador:inst9|inst {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 {} } { 0.000ns 0.000ns 6.800ns 1.800ns 6.200ns } { 0.000ns 3.400ns 1.100ns 2.200ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { ButtonPrincipal {} ButtonPrincipal~out {} PBL3:inst14|Contador:inst9|inst3 {} } { 0.000ns 0.000ns 6.800ns } { 0.000ns 3.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns - " "Info: - Micro clock to output delay of source is 1.100 ns" {  } { { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 152 216 88 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.300 ns - Shortest register register " "Info: - Shortest register to register delay is 4.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PBL3:inst14\|Contador:inst9\|inst3 1 REG LC2_I43 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_I43; Fanout = 16; REG Node = 'PBL3:inst14\|Contador:inst9\|inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PBL3:inst14|Contador:inst9|inst3 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 152 216 88 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.700 ns) 2.800 ns PBL3:inst14\|Comparador8bits:inst4\|inst8~17 2 COMB LC4_I46 56 " "Info: 2: + IC(1.100 ns) + CELL(1.700 ns) = 2.800 ns; Loc. = LC4_I46; Fanout = 56; COMB Node = 'PBL3:inst14\|Comparador8bits:inst4\|inst8~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PBL3:inst14|Contador:inst9|inst3 PBL3:inst14|Comparador8bits:inst4|inst8~17 } "NODE_NAME" } } { "Comparador8bits.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Comparador8bits.bdf" { { -16 512 576 128 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.300 ns) 4.300 ns PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst7 3 REG LC2_I46 1 " "Info: 3: + IC(0.200 ns) + CELL(1.300 ns) = 4.300 ns; Loc. = LC2_I46; Fanout = 1; REG Node = 'PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { PBL3:inst14|Comparador8bits:inst4|inst8~17 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 } "NODE_NAME" } } { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 96 -56 8 176 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 69.77 % ) " "Info: Total cell delay = 3.000 ns ( 69.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 30.23 % ) " "Info: Total interconnect delay = 1.300 ns ( 30.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { PBL3:inst14|Contador:inst9|inst3 PBL3:inst14|Comparador8bits:inst4|inst8~17 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.300 ns" { PBL3:inst14|Contador:inst9|inst3 {} PBL3:inst14|Comparador8bits:inst4|inst8~17 {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 {} } { 0.000ns 1.100ns 0.200ns } { 0.000ns 1.700ns 1.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.900 ns + " "Info: + Micro hold delay of destination is 0.900 ns" {  } { { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 96 -56 8 176 "inst7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.500 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.500 ns" { ButtonPrincipal {} ButtonPrincipal~out {} PBL3:inst14|Contador:inst9|inst {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 {} } { 0.000ns 0.000ns 6.800ns 1.800ns 6.200ns } { 0.000ns 3.400ns 1.100ns 2.200ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { ButtonPrincipal {} ButtonPrincipal~out {} PBL3:inst14|Contador:inst9|inst3 {} } { 0.000ns 0.000ns 6.800ns } { 0.000ns 3.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { PBL3:inst14|Contador:inst9|inst3 PBL3:inst14|Comparador8bits:inst4|inst8~17 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.300 ns" { PBL3:inst14|Contador:inst9|inst3 {} PBL3:inst14|Comparador8bits:inst4|inst8~17 {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 {} } { 0.000ns 1.100ns 0.200ns } { 0.000ns 1.700ns 1.300ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst32\|inst7 L4 ClockSeletorPrincipal 15.900 ns register " "Info: tsu for register \"PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst32\|inst7\" (data pin = \"L4\", clock pin = \"ClockSeletorPrincipal\") is 15.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.300 ns + Longest pin register " "Info: + Longest pin to register delay is 21.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns L4 1 PIN PIN_93 6 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_93; Fanout = 6; PIN Node = 'L4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { L4 } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/CircuitoDigital.bdf" { { -560 -856 -688 -544 "L4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(1.700 ns) 9.600 ns Seletor:inst5\|inst~0 2 COMB LC6_B26 5 " "Info: 2: + IC(4.800 ns) + CELL(1.700 ns) = 9.600 ns; Loc. = LC6_B26; Fanout = 5; COMB Node = 'Seletor:inst5\|inst~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { L4 Seletor:inst5|inst~0 } "NODE_NAME" } } { "Seletor.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Seletor.bdf" { { 120 376 440 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(2.200 ns) 15.900 ns PBL3:inst14\|Comparador8bits:inst4\|inst8~2 3 COMB LC1_I43 1 " "Info: 3: + IC(4.100 ns) + CELL(2.200 ns) = 15.900 ns; Loc. = LC1_I43; Fanout = 1; COMB Node = 'PBL3:inst14\|Comparador8bits:inst4\|inst8~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { Seletor:inst5|inst~0 PBL3:inst14|Comparador8bits:inst4|inst8~2 } "NODE_NAME" } } { "Comparador8bits.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Comparador8bits.bdf" { { -16 512 576 128 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(2.200 ns) 19.100 ns PBL3:inst14\|Comparador8bits:inst4\|inst8~3 4 COMB LC1_I45 56 " "Info: 4: + IC(1.000 ns) + CELL(2.200 ns) = 19.100 ns; Loc. = LC1_I45; Fanout = 56; COMB Node = 'PBL3:inst14\|Comparador8bits:inst4\|inst8~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { PBL3:inst14|Comparador8bits:inst4|inst8~2 PBL3:inst14|Comparador8bits:inst4|inst8~3 } "NODE_NAME" } } { "Comparador8bits.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Comparador8bits.bdf" { { -16 512 576 128 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.000 ns) 21.300 ns PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst32\|inst7 5 REG LC3_I49 1 " "Info: 5: + IC(1.200 ns) + CELL(1.000 ns) = 21.300 ns; Loc. = LC3_I49; Fanout = 1; REG Node = 'PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst32\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { PBL3:inst14|Comparador8bits:inst4|inst8~3 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst7 } "NODE_NAME" } } { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 96 -56 8 176 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.200 ns ( 47.89 % ) " "Info: Total cell delay = 10.200 ns ( 47.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.100 ns ( 52.11 % ) " "Info: Total interconnect delay = 11.100 ns ( 52.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.300 ns" { L4 Seletor:inst5|inst~0 PBL3:inst14|Comparador8bits:inst4|inst8~2 PBL3:inst14|Comparador8bits:inst4|inst8~3 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.300 ns" { L4 {} L4~out {} Seletor:inst5|inst~0 {} PBL3:inst14|Comparador8bits:inst4|inst8~2 {} PBL3:inst14|Comparador8bits:inst4|inst8~3 {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst7 {} } { 0.000ns 0.000ns 4.800ns 4.100ns 1.000ns 1.200ns } { 0.000ns 3.100ns 1.700ns 2.200ns 2.200ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 96 -56 8 176 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ClockSeletorPrincipal destination 6.100 ns - Shortest register " "Info: - Shortest clock path from clock \"ClockSeletorPrincipal\" to destination register is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns ClockSeletorPrincipal 1 CLK PIN_79 13 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 13; CLK Node = 'ClockSeletorPrincipal'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClockSeletorPrincipal } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/CircuitoDigital.bdf" { { -728 -976 -784 -712 "ClockSeletorPrincipal" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.700 ns) 4.000 ns PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst32\|inst8 2 COMB LC3_I35 7 " "Info: 2: + IC(1.800 ns) + CELL(1.700 ns) = 4.000 ns; Loc. = LC3_I35; Fanout = 7; COMB Node = 'PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst32\|inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { ClockSeletorPrincipal PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst8 } "NODE_NAME" } } { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 192 -200 -136 240 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 6.100 ns PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst32\|inst7 3 REG LC3_I49 1 " "Info: 3: + IC(2.100 ns) + CELL(0.000 ns) = 6.100 ns; Loc. = LC3_I49; Fanout = 1; REG Node = 'PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst32\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst8 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst7 } "NODE_NAME" } } { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 96 -56 8 176 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 36.07 % ) " "Info: Total cell delay = 2.200 ns ( 36.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 63.93 % ) " "Info: Total interconnect delay = 3.900 ns ( 63.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { ClockSeletorPrincipal PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst8 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { ClockSeletorPrincipal {} ClockSeletorPrincipal~out {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst8 {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst7 {} } { 0.000ns 0.000ns 1.800ns 2.100ns } { 0.000ns 0.500ns 1.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.300 ns" { L4 Seletor:inst5|inst~0 PBL3:inst14|Comparador8bits:inst4|inst8~2 PBL3:inst14|Comparador8bits:inst4|inst8~3 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.300 ns" { L4 {} L4~out {} Seletor:inst5|inst~0 {} PBL3:inst14|Comparador8bits:inst4|inst8~2 {} PBL3:inst14|Comparador8bits:inst4|inst8~3 {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst7 {} } { 0.000ns 0.000ns 4.800ns 4.100ns 1.000ns 1.200ns } { 0.000ns 3.100ns 1.700ns 2.200ns 2.200ns 1.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { ClockSeletorPrincipal PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst8 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { ClockSeletorPrincipal {} ClockSeletorPrincipal~out {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst8 {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst7 {} } { 0.000ns 0.000ns 1.800ns 2.100ns } { 0.000ns 0.500ns 1.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "ButtonPrincipal SC5 PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst3 47.200 ns register " "Info: tco from clock \"ButtonPrincipal\" to destination pin \"SC5\" through register \"PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst3\" is 47.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ButtonPrincipal source 21.500 ns + Longest register " "Info: + Longest clock path from clock \"ButtonPrincipal\" to source register is 21.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.400 ns) 3.400 ns ButtonPrincipal 1 CLK PIN_134 3 " "Info: 1: + IC(0.000 ns) + CELL(3.400 ns) = 3.400 ns; Loc. = PIN_134; Fanout = 3; CLK Node = 'ButtonPrincipal'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ButtonPrincipal } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/CircuitoDigital.bdf" { { -384 -952 -784 -368 "ButtonPrincipal" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(1.100 ns) 11.300 ns PBL3:inst14\|Contador:inst9\|inst 2 REG LC7_I43 16 " "Info: 2: + IC(6.800 ns) + CELL(1.100 ns) = 11.300 ns; Loc. = LC7_I43; Fanout = 16; REG Node = 'PBL3:inst14\|Contador:inst9\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 48 112 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.200 ns) 15.300 ns PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst8 3 COMB LC1_I35 7 " "Info: 3: + IC(1.800 ns) + CELL(2.200 ns) = 15.300 ns; Loc. = LC1_I35; Fanout = 7; COMB Node = 'PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { PBL3:inst14|Contador:inst9|inst PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 } "NODE_NAME" } } { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 192 -200 -136 240 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(0.000 ns) 21.500 ns PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst3 4 REG LC6_I46 1 " "Info: 4: + IC(6.200 ns) + CELL(0.000 ns) = 21.500 ns; Loc. = LC6_I46; Fanout = 1; REG Node = 'PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst3 } "NODE_NAME" } } { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 96 520 584 176 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.700 ns ( 31.16 % ) " "Info: Total cell delay = 6.700 ns ( 31.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.800 ns ( 68.84 % ) " "Info: Total interconnect delay = 14.800 ns ( 68.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.500 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.500 ns" { ButtonPrincipal {} ButtonPrincipal~out {} PBL3:inst14|Contador:inst9|inst {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst3 {} } { 0.000ns 0.000ns 6.800ns 1.800ns 6.200ns } { 0.000ns 3.400ns 1.100ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 96 520 584 176 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.600 ns + Longest register pin " "Info: + Longest register to pin delay is 24.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst3 1 REG LC6_I46 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_I46; Fanout = 1; REG Node = 'PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst3 } "NODE_NAME" } } { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 96 520 584 176 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.000 ns) 4.600 ns PBL3:inst14\|Multiplexador64x8:inst3\|multiplexador8x1:inst2\|inst1~4 2 COMB LC7_I4 1 " "Info: 2: + IC(2.600 ns) + CELL(2.000 ns) = 4.600 ns; Loc. = LC7_I4; Fanout = 1; COMB Node = 'PBL3:inst14\|Multiplexador64x8:inst3\|multiplexador8x1:inst2\|inst1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst3 PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1~4 } "NODE_NAME" } } { "multiplexador8x1.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/multiplexador8x1.bdf" { { 8 960 1024 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.200 ns) 7.700 ns PBL3:inst14\|Multiplexador64x8:inst3\|multiplexador8x1:inst2\|inst1~15 3 COMB LC2_I6 1 " "Info: 3: + IC(1.900 ns) + CELL(1.200 ns) = 7.700 ns; Loc. = LC2_I6; Fanout = 1; COMB Node = 'PBL3:inst14\|Multiplexador64x8:inst3\|multiplexador8x1:inst2\|inst1~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1~4 PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1~15 } "NODE_NAME" } } { "multiplexador8x1.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/multiplexador8x1.bdf" { { 8 960 1024 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 9.600 ns PBL3:inst14\|Multiplexador64x8:inst3\|multiplexador8x1:inst2\|inst1~10 4 COMB LC3_I6 5 " "Info: 4: + IC(0.000 ns) + CELL(1.900 ns) = 9.600 ns; Loc. = LC3_I6; Fanout = 5; COMB Node = 'PBL3:inst14\|Multiplexador64x8:inst3\|multiplexador8x1:inst2\|inst1~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1~15 PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1~10 } "NODE_NAME" } } { "multiplexador8x1.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/multiplexador8x1.bdf" { { 8 960 1024 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.000 ns) 13.400 ns PBL1:inst\|inst7 5 COMB LC4_I2 1 " "Info: 5: + IC(1.800 ns) + CELL(2.000 ns) = 13.400 ns; Loc. = LC4_I2; Fanout = 1; COMB Node = 'PBL1:inst\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1~10 PBL1:inst|inst7 } "NODE_NAME" } } { "PBL1.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PBL1.bdf" { { -48 744 824 16 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(8.600 ns) 24.600 ns SC5 6 PIN PIN_112 0 " "Info: 6: + IC(2.600 ns) + CELL(8.600 ns) = 24.600 ns; Loc. = PIN_112; Fanout = 0; PIN Node = 'SC5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.200 ns" { PBL1:inst|inst7 SC5 } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/CircuitoDigital.bdf" { { 80 160 336 96 "SC5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.700 ns ( 63.82 % ) " "Info: Total cell delay = 15.700 ns ( 63.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.900 ns ( 36.18 % ) " "Info: Total interconnect delay = 8.900 ns ( 36.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.600 ns" { PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst3 PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1~4 PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1~15 PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1~10 PBL1:inst|inst7 SC5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.600 ns" { PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst3 {} PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1~4 {} PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1~15 {} PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1~10 {} PBL1:inst|inst7 {} SC5 {} } { 0.000ns 2.600ns 1.900ns 0.000ns 1.800ns 2.600ns } { 0.000ns 2.000ns 1.200ns 1.900ns 2.000ns 8.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.500 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.500 ns" { ButtonPrincipal {} ButtonPrincipal~out {} PBL3:inst14|Contador:inst9|inst {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst3 {} } { 0.000ns 0.000ns 6.800ns 1.800ns 6.200ns } { 0.000ns 3.400ns 1.100ns 2.200ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.600 ns" { PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst3 PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1~4 PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1~15 PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1~10 PBL1:inst|inst7 SC5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.600 ns" { PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst3 {} PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1~4 {} PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1~15 {} PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1~10 {} PBL1:inst|inst7 {} SC5 {} } { 0.000ns 2.600ns 1.900ns 0.000ns 1.800ns 2.600ns } { 0.000ns 2.000ns 1.200ns 1.900ns 2.000ns 8.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "C2 saidaprincipal3 36.600 ns Longest " "Info: Longest tpd from source pin \"C2\" to destination pin \"saidaprincipal3\" is 36.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns C2 1 PIN PIN_96 10 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_96; Fanout = 10; PIN Node = 'C2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2 } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/CircuitoDigital.bdf" { { -48 -840 -672 -32 "C2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(2.000 ns) 9.600 ns Multiplexador12x4:inst7\|mux3x1:inst2\|inst6~0 2 COMB LC6_B8 1 " "Info: 2: + IC(4.500 ns) + CELL(2.000 ns) = 9.600 ns; Loc. = LC6_B8; Fanout = 1; COMB Node = 'Multiplexador12x4:inst7\|mux3x1:inst2\|inst6~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { C2 Multiplexador12x4:inst7|mux3x1:inst2|inst6~0 } "NODE_NAME" } } { "mux3x1.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/mux3x1.bdf" { { 304 688 752 352 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 12.000 ns Multiplexador12x4:inst7\|mux3x1:inst2\|inst6~1 3 COMB LC3_B8 11 " "Info: 3: + IC(0.200 ns) + CELL(2.200 ns) = 12.000 ns; Loc. = LC3_B8; Fanout = 11; COMB Node = 'Multiplexador12x4:inst7\|mux3x1:inst2\|inst6~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Multiplexador12x4:inst7|mux3x1:inst2|inst6~0 Multiplexador12x4:inst7|mux3x1:inst2|inst6~1 } "NODE_NAME" } } { "mux3x1.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/mux3x1.bdf" { { 304 688 752 352 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.900 ns) 16.200 ns MultiplexadorComplexo:inst6\|inst11~0 4 COMB LC4_B19 4 " "Info: 4: + IC(2.300 ns) + CELL(1.900 ns) = 16.200 ns; Loc. = LC4_B19; Fanout = 4; COMB Node = 'MultiplexadorComplexo:inst6\|inst11~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Multiplexador12x4:inst7|mux3x1:inst2|inst6~1 MultiplexadorComplexo:inst6|inst11~0 } "NODE_NAME" } } { "MultiplexadorComplexo.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/MultiplexadorComplexo.bdf" { { -120 832 880 -56 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.000 ns) 20.100 ns MultiplexadorComplexo:inst6\|inst9~0 5 COMB LC6_B21 2 " "Info: 5: + IC(1.900 ns) + CELL(2.000 ns) = 20.100 ns; Loc. = LC6_B21; Fanout = 2; COMB Node = 'MultiplexadorComplexo:inst6\|inst9~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { MultiplexadorComplexo:inst6|inst11~0 MultiplexadorComplexo:inst6|inst9~0 } "NODE_NAME" } } { "MultiplexadorComplexo.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/MultiplexadorComplexo.bdf" { { -120 512 560 -56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 22.500 ns MultiplexadorComplexo:inst6\|inst9~1 6 COMB LC8_B21 1 " "Info: 6: + IC(0.200 ns) + CELL(2.200 ns) = 22.500 ns; Loc. = LC8_B21; Fanout = 1; COMB Node = 'MultiplexadorComplexo:inst6\|inst9~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { MultiplexadorComplexo:inst6|inst9~0 MultiplexadorComplexo:inst6|inst9~1 } "NODE_NAME" } } { "MultiplexadorComplexo.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/MultiplexadorComplexo.bdf" { { -120 512 560 -56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 24.900 ns MultiplexadorComplexo:inst6\|inst9~2 7 COMB LC5_B21 1 " "Info: 7: + IC(0.200 ns) + CELL(2.200 ns) = 24.900 ns; Loc. = LC5_B21; Fanout = 1; COMB Node = 'MultiplexadorComplexo:inst6\|inst9~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { MultiplexadorComplexo:inst6|inst9~1 MultiplexadorComplexo:inst6|inst9~2 } "NODE_NAME" } } { "MultiplexadorComplexo.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/MultiplexadorComplexo.bdf" { { -120 512 560 -56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(8.600 ns) 36.600 ns saidaprincipal3 8 PIN PIN_121 0 " "Info: 8: + IC(3.100 ns) + CELL(8.600 ns) = 36.600 ns; Loc. = PIN_121; Fanout = 0; PIN Node = 'saidaprincipal3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { MultiplexadorComplexo:inst6|inst9~2 saidaprincipal3 } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/CircuitoDigital.bdf" { { -416 1128 1304 -400 "saidaprincipal3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.200 ns ( 66.12 % ) " "Info: Total cell delay = 24.200 ns ( 66.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.400 ns ( 33.88 % ) " "Info: Total interconnect delay = 12.400 ns ( 33.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "36.600 ns" { C2 Multiplexador12x4:inst7|mux3x1:inst2|inst6~0 Multiplexador12x4:inst7|mux3x1:inst2|inst6~1 MultiplexadorComplexo:inst6|inst11~0 MultiplexadorComplexo:inst6|inst9~0 MultiplexadorComplexo:inst6|inst9~1 MultiplexadorComplexo:inst6|inst9~2 saidaprincipal3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "36.600 ns" { C2 {} C2~out {} Multiplexador12x4:inst7|mux3x1:inst2|inst6~0 {} Multiplexador12x4:inst7|mux3x1:inst2|inst6~1 {} MultiplexadorComplexo:inst6|inst11~0 {} MultiplexadorComplexo:inst6|inst9~0 {} MultiplexadorComplexo:inst6|inst9~1 {} MultiplexadorComplexo:inst6|inst9~2 {} saidaprincipal3 {} } { 0.000ns 0.000ns 4.500ns 0.200ns 2.300ns 1.900ns 0.200ns 0.200ns 3.100ns } { 0.000ns 3.100ns 2.000ns 2.200ns 1.900ns 2.000ns 2.200ns 2.200ns 8.600ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst7 L1 ButtonPrincipal 13.000 ns register " "Info: th for register \"PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst7\" (data pin = \"L1\", clock pin = \"ButtonPrincipal\") is 13.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ButtonPrincipal destination 21.500 ns + Longest register " "Info: + Longest clock path from clock \"ButtonPrincipal\" to destination register is 21.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.400 ns) 3.400 ns ButtonPrincipal 1 CLK PIN_134 3 " "Info: 1: + IC(0.000 ns) + CELL(3.400 ns) = 3.400 ns; Loc. = PIN_134; Fanout = 3; CLK Node = 'ButtonPrincipal'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ButtonPrincipal } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/CircuitoDigital.bdf" { { -384 -952 -784 -368 "ButtonPrincipal" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(1.100 ns) 11.300 ns PBL3:inst14\|Contador:inst9\|inst 2 REG LC7_I43 16 " "Info: 2: + IC(6.800 ns) + CELL(1.100 ns) = 11.300 ns; Loc. = LC7_I43; Fanout = 16; REG Node = 'PBL3:inst14\|Contador:inst9\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/Contador.bdf" { { 8 48 112 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.200 ns) 15.300 ns PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst8 3 COMB LC1_I35 7 " "Info: 3: + IC(1.800 ns) + CELL(2.200 ns) = 15.300 ns; Loc. = LC1_I35; Fanout = 7; COMB Node = 'PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { PBL3:inst14|Contador:inst9|inst PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 } "NODE_NAME" } } { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 192 -200 -136 240 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(0.000 ns) 21.500 ns PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst7 4 REG LC2_I46 1 " "Info: 4: + IC(6.200 ns) + CELL(0.000 ns) = 21.500 ns; Loc. = LC2_I46; Fanout = 1; REG Node = 'PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 } "NODE_NAME" } } { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 96 -56 8 176 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.700 ns ( 31.16 % ) " "Info: Total cell delay = 6.700 ns ( 31.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.800 ns ( 68.84 % ) " "Info: Total interconnect delay = 14.800 ns ( 68.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.500 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.500 ns" { ButtonPrincipal {} ButtonPrincipal~out {} PBL3:inst14|Contador:inst9|inst {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 {} } { 0.000ns 0.000ns 6.800ns 1.800ns 6.200ns } { 0.000ns 3.400ns 1.100ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.900 ns + " "Info: + Micro hold delay of destination is 0.900 ns" {  } { { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 96 -56 8 176 "inst7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.400 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns L1 1 PIN PIN_89 10 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_89; Fanout = 10; PIN Node = 'L1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { L1 } "NODE_NAME" } } { "CircuitoDigital.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/CircuitoDigital.bdf" { { -512 -856 -688 -496 "L1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(1.500 ns) 9.400 ns PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst7 2 REG LC2_I46 1 " "Info: 2: + IC(4.800 ns) + CELL(1.500 ns) = 9.400 ns; Loc. = LC2_I46; Fanout = 1; REG Node = 'PBL3:inst14\|MemoriaBiestavel:inst12\|PrimeiroByte:inst20\|inst7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { L1 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 } "NODE_NAME" } } { "PrimeiroByte.bdf" "" { Schematic "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/PrimeiroByte.bdf" { { 96 -56 8 176 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 48.94 % ) " "Info: Total cell delay = 4.600 ns ( 48.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.800 ns ( 51.06 % ) " "Info: Total interconnect delay = 4.800 ns ( 51.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { L1 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { L1 {} L1~out {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 {} } { 0.000ns 0.000ns 4.800ns } { 0.000ns 3.100ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.500 ns" { ButtonPrincipal PBL3:inst14|Contador:inst9|inst PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.500 ns" { ButtonPrincipal {} ButtonPrincipal~out {} PBL3:inst14|Contador:inst9|inst {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8 {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 {} } { 0.000ns 0.000ns 6.800ns 1.800ns 6.200ns } { 0.000ns 3.400ns 1.100ns 2.200ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { L1 PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { L1 {} L1~out {} PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7 {} } { 0.000ns 0.000ns 4.800ns } { 0.000ns 3.100ns 1.500ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 17 17:20:58 2015 " "Info: Processing ended: Mon Aug 17 17:20:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
