#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Oct 16 20:03:52 2019
# Process ID: 7372
# Current directory: C:/Users/Windows/Desktop/assignment/assignment.runs/synth_1
# Command line: vivado.exe -log Count_FFFF.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Count_FFFF.tcl
# Log file: C:/Users/Windows/Desktop/assignment/assignment.runs/synth_1/Count_FFFF.vds
# Journal file: C:/Users/Windows/Desktop/assignment/assignment.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Count_FFFF.tcl -notrace
Command: synth_design -top Count_FFFF -part xa7a50tcsg324-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a50t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3728 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 383.145 ; gain = 97.754
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Count_FFFF' [C:/Users/Windows/Desktop/assignment/assignment.srcs/sources_1/new/binaryAdder.v:34]
INFO: [Synth 8-638] synthesizing module 'D0_display' [C:/Users/Windows/Desktop/assignment/assignment.srcs/sources_1/new/binaryAdder.v:1]
INFO: [Synth 8-256] done synthesizing module 'D0_display' (1#1) [C:/Users/Windows/Desktop/assignment/assignment.srcs/sources_1/new/binaryAdder.v:1]
INFO: [Synth 8-256] done synthesizing module 'Count_FFFF' (2#1) [C:/Users/Windows/Desktop/assignment/assignment.srcs/sources_1/new/binaryAdder.v:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 434.707 ; gain = 149.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 434.707 ; gain = 149.316
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a50tcsg324-1I
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Windows/Desktop/assignment/assignment.srcs/constrs_1/new/ee.xdc]
Finished Parsing XDC File [C:/Users/Windows/Desktop/assignment/assignment.srcs/constrs_1/new/ee.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Windows/Desktop/assignment/assignment.srcs/constrs_1/new/ee.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Count_FFFF_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Count_FFFF_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 761.359 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 761.359 ; gain = 475.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a50tcsg324-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 761.359 ; gain = 475.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 761.359 ; gain = 475.969
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "D0_a_to_g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Windows/Desktop/assignment/assignment.srcs/sources_1/new/binaryAdder.v:131]
WARNING: [Synth 8-6014] Unused sequential element ckl_cnt_reg was removed.  [C:/Users/Windows/Desktop/assignment/assignment.srcs/sources_1/new/binaryAdder.v:59]
INFO: [Synth 8-5544] ROM "t_led_bits" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 761.359 ; gain = 475.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 28    
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Count_FFFF 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 28    
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module D0_display 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ckl_cnt_reg was removed.  [C:/Users/Windows/Desktop/assignment/assignment.srcs/sources_1/new/binaryAdder.v:59]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[1] )
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[16]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[17]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[18]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[19]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[20]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[21]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[22]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[23]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[24]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[25]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[26]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[27]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[28]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[29]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[30]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[31]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[32]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[33]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[34]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (ckl_cnt_reg[35]) is unused and will be removed from module Count_FFFF.
WARNING: [Synth 8-3332] Sequential element (state_reg[1]) is unused and will be removed from module Count_FFFF.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 761.359 ; gain = 475.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 763.148 ; gain = 477.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 763.223 ; gain = 477.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 783.715 ; gain = 498.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 783.715 ; gain = 498.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 783.715 ; gain = 498.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 783.715 ; gain = 498.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 783.715 ; gain = 498.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 783.715 ; gain = 498.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 783.715 ; gain = 498.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     1|
|4     |LUT2   |     5|
|5     |LUT3   |     5|
|6     |LUT4   |     5|
|7     |LUT5   |     9|
|8     |LUT6   |    10|
|9     |FDRE   |    31|
|10    |IBUF   |     7|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    89|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 783.715 ; gain = 498.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 783.715 ; gain = 171.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 783.715 ; gain = 498.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 785.051 ; gain = 511.969
INFO: [Common 17-1381] The checkpoint 'C:/Users/Windows/Desktop/assignment/assignment.runs/synth_1/Count_FFFF.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Count_FFFF_utilization_synth.rpt -pb Count_FFFF_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 785.051 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 16 20:04:34 2019...
