

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:16,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
575cc336cf9f8f0a73559869c93333de  /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 > _cuobjdump_complete_output_lHN6OX"
Parsing file _cuobjdump_complete_output_lHN6OX
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x4017d8, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:73) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:80) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (_1.ptx:93) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:108) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b8 (_1.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f8 (_1.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x230 (_1.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_WCp5Ze"
Running: cat _ptx_WCp5Ze | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ni4mbw
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ni4mbw --output-file  /dev/null 2> _ptx_WCp5Zeinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_WCp5Ze _ptx2_ni4mbw _ptx_WCp5Zeinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x40169c, fat_cubin_handle = 1
Input file: ./data/graph32k500kedges_SV.txt
Reading File
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(22,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=30666 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:53:34 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 240449 (ipc=240.4) sim_rate=60112 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:53:35 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(16,0,0) tid=(381,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1275,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1276,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1277,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1278,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1286,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1295,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1295,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1296,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1297,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1302,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1308,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1308,0), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1320,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1320,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1321,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1321,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1321,0), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1322,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1322,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1323,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1326,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1327,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1327,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1330,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1332,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1332,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1334,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1336,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1339,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1339,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1340,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1346,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1348,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1352,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1352,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1354,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1357,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1358,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1360,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1363,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1364,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1370,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(55,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 393732 (ipc=262.5) sim_rate=78746 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:53:36 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1711,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1721,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1761,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1773,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1791,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1798,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1798,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1800,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1807,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1812,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1838,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1844,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1854,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1865,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1898,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1907,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1910,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1924,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 450032 (ipc=225.0) sim_rate=75005 (inst/sec) elapsed = 0:0:00:06 / Tue Apr 16 16:53:37 2019
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 450290 (ipc=69.3) sim_rate=64327 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:53:38 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8376
gpu_sim_insn = 450436
gpu_ipc =      53.7770
gpu_tot_sim_cycle = 8376
gpu_tot_sim_insn = 450436
gpu_tot_ipc =      53.7770
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 298
gpu_stall_icnt2sh    = 167
gpu_total_sim_rate=64348

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10218
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0941
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6744
L1D_cache:
	L1D_cache_core[0]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 172, Miss = 63, Miss_rate = 0.366, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[2]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[3]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[5]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[7]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[8]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[9]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[11]: Access = 72, Miss = 18, Miss_rate = 0.250, Pending_hits = 54, Reservation_fails = 0
	L1D_cache_core[12]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[14]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_total_cache_accesses = 1108
	L1D_total_cache_misses = 297
	L1D_total_cache_miss_rate = 0.2681
	L1D_total_cache_pending_hits = 750
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 2041
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2352
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1561
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9256
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6744
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 495040
gpgpu_n_tot_w_icount = 15470
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 267
gpgpu_n_mem_write_global = 31
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 32077
gpgpu_n_store_insn = 31
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 64289
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6887	W0_Idle:22001	W0_Scoreboard:17280	W1:406	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15064
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2136 {8:267,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1240 {40:31,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36312 {136:267,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248 {8:31,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 22 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 264 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8375 
mrq_lat_table:235 	12 	50 	26 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	334 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	205 	76 	1 	0 	0 	0 	0 	1 	6 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441         0      7547      8344         0         0         0      1899         0 
dram[1]:      1197         0       915       938      1029      1747      3924         0         0         0      3050         0         0         0         0         0 
dram[2]:         0         0       938       954      1066      1576         0      3521      7154         0         0         0         0         0         0         0 
dram[3]:         0         0       916       935      1668      1691         0      3118         0      6622         0      5835         0         0         0         0 
dram[4]:         0         0       943       963      1678      1701         0      2444      3856         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1624      1750         0      7616         0         0      7950      3453         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000  8.000000 11.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 10.000000  9.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 14.000000 14.000000  8.000000  6.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 10.000000  6.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 11.000000  7.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 10.000000  9.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 330/46 = 7.173913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14         8         9         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14         9         8         3         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0        14        14         7        10         0         2         1         0         0         0         0         0         0         0 
dram[3]:         0         0        14        16         8         6         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16         9         7         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16         8         8         0         1         0         0         1         2         0         0         0         0 
total reads: 301
min_bank_accesses = 0!
chip skew: 55/48 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 29
min_bank_accesses = 0!
chip skew: 6/3 = 2.00
average mf latency per bank:
dram[0]:       1314    none         263       268       264       211       193       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         264       269       237       233       193    none      none      none         124    none      none      none      none      none  
dram[2]:     none      none         263       272       228       221    none         171       126    none      none      none      none      none      none      none  
dram[3]:     none      none         263       280       206       274    none         263    none         126    none         126    none      none      none      none  
dram[4]:     none      none         261       268       225       275    none         268       126    none      none      none      none      none      none      none  
dram[5]:     none      none         262       265       207       238    none         268    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       271       290       272       268       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       281       285       289       275       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       277       282       271       283         0       268       252         0         0         0         0         0         0         0
dram[3]:          0         0       272       283       268       280         0       268         0       252         0       252         0         0         0         0
dram[4]:          0         0       271       287       276       282         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       269       277       268       286         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10926 n_act=12 n_pre=2 n_req=61 n_rd=110 n_write=6 bw_util=0.02098
n_activity=849 dram_eff=0.2733
bk0: 6a 10985i bk1: 0a 11055i bk2: 28a 10971i bk3: 28a 10913i bk4: 16a 11008i bk5: 18a 10976i bk6: 6a 11020i bk7: 2a 11032i bk8: 0a 11054i bk9: 2a 11031i bk10: 2a 11031i bk11: 0a 11054i bk12: 0a 11055i bk13: 0a 11055i bk14: 2a 11041i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00868307
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10940 n_act=7 n_pre=0 n_req=57 n_rd=104 n_write=5 bw_util=0.01972
n_activity=651 dram_eff=0.3349
bk0: 4a 11036i bk1: 0a 11057i bk2: 28a 10972i bk3: 28a 10928i bk4: 18a 10964i bk5: 16a 10995i bk6: 6a 11021i bk7: 0a 11056i bk8: 0a 11056i bk9: 0a 11056i bk10: 4a 11018i bk11: 0a 11054i bk12: 0a 11054i bk13: 0a 11055i bk14: 0a 11055i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0119392
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80240c00, atomic=0 1 entries : 0x7f7b43d6d150 :  mf: uid= 23551, sid01:w00, part=2, addr=0x80240c20, load , size=32, unknown  status = IN_PARTITION_DRAM (8373), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10947 n_act=7 n_pre=1 n_req=53 n_rd=96 n_write=5 bw_util=0.01827
n_activity=588 dram_eff=0.3435
bk0: 0a 11057i bk1: 0a 11059i bk2: 28a 10977i bk3: 28a 10914i bk4: 14a 10995i bk5: 20a 10944i bk6: 0a 11055i bk7: 4a 11023i bk8: 2a 11030i bk9: 0a 11053i bk10: 0a 11053i bk11: 0a 11053i bk12: 0a 11053i bk13: 0a 11055i bk14: 0a 11056i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0144718
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10949 n_act=7 n_pre=0 n_req=52 n_rd=96 n_write=4 bw_util=0.01809
n_activity=533 dram_eff=0.3752
bk0: 0a 11058i bk1: 0a 11059i bk2: 28a 10968i bk3: 32a 10889i bk4: 16a 10986i bk5: 12a 11005i bk6: 0a 11056i bk7: 4a 11036i bk8: 0a 11055i bk9: 2a 11032i bk10: 0a 11054i bk11: 2a 11032i bk12: 0a 11053i bk13: 0a 11054i bk14: 0a 11054i bk15: 0a 11055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0170948
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10951 n_act=6 n_pre=0 n_req=51 n_rd=96 n_write=3 bw_util=0.01791
n_activity=522 dram_eff=0.3793
bk0: 0a 11058i bk1: 0a 11059i bk2: 28a 10981i bk3: 32a 10923i bk4: 18a 10982i bk5: 14a 11003i bk6: 0a 11055i bk7: 2a 11040i bk8: 2a 11032i bk9: 0a 11053i bk10: 0a 11054i bk11: 0a 11055i bk12: 0a 11055i bk13: 0a 11055i bk14: 0a 11055i bk15: 0a 11055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0136577
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10943 n_act=7 n_pre=0 n_req=56 n_rd=100 n_write=6 bw_util=0.01918
n_activity=622 dram_eff=0.3408
bk0: 0a 11057i bk1: 0a 11060i bk2: 28a 10978i bk3: 32a 10911i bk4: 16a 10985i bk5: 16a 10993i bk6: 0a 11054i bk7: 2a 11038i bk8: 0a 11053i bk9: 0a 11054i bk10: 2a 11033i bk11: 4a 11018i bk12: 0a 11054i bk13: 0a 11055i bk14: 0a 11056i bk15: 0a 11056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00832127

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 30, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26, Miss = 26, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 26, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 23, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 345
L2_total_cache_misses = 301
L2_total_cache_miss_rate = 0.8725
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 230
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1571
icnt_total_pkts_simt_to_mem=376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.74928
	minimum = 6
	maximum = 34
Network latency average = 9.22899
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.80072
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00305105
	minimum = 0.00179083 (at node 7)
	maximum = 0.00823782 (at node 1)
Accepted packet rate average = 0.00305105
	minimum = 0.00179083 (at node 7)
	maximum = 0.00823782 (at node 1)
Injected flit rate average = 0.00860925
	minimum = 0.00179083 (at node 7)
	maximum = 0.030086 (at node 15)
Accepted flit rate average= 0.00860925
	minimum = 0.00274594 (at node 18)
	maximum = 0.0261461 (at node 1)
Injected packet length average = 2.82174
Accepted packet length average = 2.82174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.74928 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 9.22899 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.80072 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00305105 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.00823782 (1 samples)
Accepted packet rate average = 0.00305105 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.00823782 (1 samples)
Injected flit rate average = 0.00860925 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.030086 (1 samples)
Accepted flit rate average = 0.00860925 (1 samples)
	minimum = 0.00274594 (1 samples)
	maximum = 0.0261461 (1 samples)
Injected packet size average = 2.82174 (1 samples)
Accepted packet size average = 2.82174 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 64348 (inst/sec)
gpgpu_simulation_rate = 1196 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8376)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(22,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(9,0,0) tid=(457,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(4,0,0) tid=(457,0,0)
GPGPU-Sim uArch: cycles simulated: 8876  inst.: 638628 (ipc=376.4) sim_rate=58057 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:53:42 2019
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(32,0,0) tid=(463,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (954,8376), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(955,8376)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (960,8376), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(961,8376)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (967,8376), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(968,8376)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (972,8376), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(973,8376)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (976,8376), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(977,8376)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (977,8376), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(978,8376)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (979,8376), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(980,8376)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (984,8376), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(985,8376)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (985,8376), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(986,8376)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (991,8376), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(992,8376)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (993,8376), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(994,8376)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (996,8376), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(997,8376)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (997,8376), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(998,8376)
GPGPU-Sim uArch: cycles simulated: 9376  inst.: 771727 (ipc=321.3) sim_rate=64310 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:53:43 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1002,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1002,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1002,8376), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1003,8376)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1003,8376)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1004,8376)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1008,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1008,8376), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1009,8376)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1009,8376)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1014,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1014,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1017,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1020,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1020,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1021,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1025,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1025,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1026,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1026,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1027,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1028,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1033,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1035,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1035,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1039,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1045,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1048,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1052,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(50,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1183,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1199,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1201,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1203,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1204,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1207,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1208,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1212,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1404,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1406,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1408,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1413,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1416,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1422,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1429,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1433,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1453,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1456,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1460,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1467,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1483,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1495,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 9876  inst.: 900280 (ipc=299.9) sim_rate=64305 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:53:45 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1501,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1511,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1537,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1549,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 8.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1550
gpu_sim_insn = 450228
gpu_ipc =     290.4697
gpu_tot_sim_cycle = 9926
gpu_tot_sim_insn = 900664
gpu_tot_ipc =      90.7379
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 621
gpu_total_sim_rate=64333

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20293
	L1I_total_cache_misses = 1922
	L1I_total_cache_miss_rate = 0.0947
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 164, Miss = 43, Miss_rate = 0.262, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[1]: Access = 256, Miss = 85, Miss_rate = 0.332, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[3]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 184, Miss = 50, Miss_rate = 0.272, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 28, Miss_rate = 0.250, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 38, Miss_rate = 0.279, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 45, Miss_rate = 0.312, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 140, Miss = 41, Miss_rate = 0.293, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[11]: Access = 148, Miss = 39, Miss_rate = 0.264, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[13]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2168
	L1D_total_cache_misses = 592
	L1D_total_cache_miss_rate = 0.2731
	L1D_total_cache_pending_hits = 1500
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 4094
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1172
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 517
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3614
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18371
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1922
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 58, 45, 45, 45, 45, 45, 45, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 983328
gpgpu_n_tot_w_icount = 30729
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 517
gpgpu_n_mem_write_global = 91
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 64077
gpgpu_n_store_insn = 91
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 128590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7383	W0_Idle:32712	W0_Scoreboard:30836	W1:601	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4136 {8:517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3640 {40:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 496 {8:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70312 {136:517,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 728 {8:91,}
traffic_breakdown_memtocore[INST_ACC_R] = 8432 {136:62,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 344 
averagemflatency = 259 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 9925 
mrq_lat_table:356 	33 	81 	50 	24 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107 	516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	661 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	315 	192 	25 	0 	0 	0 	0 	1 	6 	22 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441         0      7547      8344         0         0         0      1899         0 
dram[1]:      1197         0       915       938      1029      1747      3924         0         0         0      3050         0         0         0         0         0 
dram[2]:       385         0       938       954      1066      1576         0      3521      7154         0         0         0         0      1163         0         0 
dram[3]:         0         0       916       935      1668      1691         0      3118         0      6622         0      5835         0         0         0         0 
dram[4]:         0         0       943       963      1678      1701         0      2444      3856         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1624      1750         0      7616         0         0      7950      3453         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 28.000000 31.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 29.000000 28.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan 14.000000 14.000000 29.000000 15.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan  5.000000      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 30.000000 26.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 31.000000 27.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 30.000000 28.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 573/48 = 11.937500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        28        29         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14        28        27         3         0         0         0         2         0         0         0         0         0 
dram[2]:         2         0        14        14        28        28         0         2         1         0         0         0         0         1         0         0 
dram[3]:         0         0        14        16        28        26         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16        29        27         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16        28        27         0         1         0         0         1         2         0         0         0         0 
total reads: 540
min_bank_accesses = 0!
chip skew: 95/88 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         4         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 33
min_bank_accesses = 0!
chip skew: 9/3 = 3.00
average mf latency per bank:
dram[0]:       1314    none         274       278       281       276       228       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         275       269       273       289       263    none      none      none         124    none      none      none      none      none  
dram[2]:          0    none         263       282       275       287    none         218       126    none      none      none      none         611    none      none  
dram[3]:     none      none         263       290       277       293    none         494    none         126    none         126    none      none      none      none  
dram[4]:     none      none         261       287       282       293    none         408       126    none      none      none      none      none      none      none  
dram[5]:     none      none         262       276       273       299    none         419    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       271       290       310       312       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       281       285       289       328       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       277       282       292       326         0       268       252         0         0         0         0       263         0         0
dram[3]:          0         0       272       283       298       344         0       268         0       252         0       252         0         0         0         0
dram[4]:          0         0       271       287       289       334         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       269       277       316       338         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12891 n_act=12 n_pre=2 n_req=101 n_rd=190 n_write=6 bw_util=0.02992
n_activity=1138 dram_eff=0.3445
bk0: 6a 13030i bk1: 0a 13100i bk2: 28a 13016i bk3: 28a 12958i bk4: 56a 12940i bk5: 58a 12821i bk6: 6a 13065i bk7: 2a 13077i bk8: 0a 13099i bk9: 2a 13076i bk10: 2a 13076i bk11: 0a 13099i bk12: 0a 13100i bk13: 0a 13100i bk14: 2a 13086i bk15: 0a 13102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0248073
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12909 n_act=7 n_pre=0 n_req=95 n_rd=180 n_write=5 bw_util=0.02824
n_activity=930 dram_eff=0.3978
bk0: 4a 13081i bk1: 0a 13102i bk2: 28a 13017i bk3: 28a 12973i bk4: 56a 12904i bk5: 54a 12857i bk6: 6a 13066i bk7: 0a 13101i bk8: 0a 13101i bk9: 0a 13101i bk10: 4a 13063i bk11: 0a 13099i bk12: 0a 13099i bk13: 0a 13100i bk14: 0a 13100i bk15: 0a 13102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0326693
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12902 n_act=9 n_pre=1 n_req=99 n_rd=180 n_write=9 bw_util=0.02885
n_activity=1002 dram_eff=0.3772
bk0: 4a 13082i bk1: 0a 13103i bk2: 28a 13022i bk3: 28a 12959i bk4: 56a 12922i bk5: 56a 12808i bk6: 0a 13100i bk7: 4a 13068i bk8: 2a 13075i bk9: 0a 13098i bk10: 0a 13098i bk11: 0a 13098i bk12: 0a 13099i bk13: 2a 13060i bk14: 0a 13100i bk15: 0a 13101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0580872
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12914 n_act=7 n_pre=0 n_req=92 n_rd=176 n_write=4 bw_util=0.02748
n_activity=840 dram_eff=0.4286
bk0: 0a 13103i bk1: 0a 13104i bk2: 28a 13013i bk3: 32a 12934i bk4: 56a 12929i bk5: 52a 12862i bk6: 0a 13101i bk7: 4a 13081i bk8: 0a 13100i bk9: 2a 13077i bk10: 0a 13099i bk11: 2a 13077i bk12: 0a 13098i bk13: 0a 13099i bk14: 0a 13099i bk15: 0a 13100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0570949
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12916 n_act=6 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.02733
n_activity=802 dram_eff=0.4464
bk0: 0a 13103i bk1: 0a 13104i bk2: 28a 13026i bk3: 32a 12968i bk4: 58a 12905i bk5: 54a 12838i bk6: 0a 13100i bk7: 2a 13085i bk8: 2a 13077i bk9: 0a 13098i bk10: 0a 13099i bk11: 0a 13100i bk12: 0a 13100i bk13: 0a 13100i bk14: 0a 13100i bk15: 0a 13100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0595374
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12910 n_act=7 n_pre=0 n_req=95 n_rd=178 n_write=6 bw_util=0.02809
n_activity=933 dram_eff=0.3944
bk0: 0a 13102i bk1: 0a 13105i bk2: 28a 13023i bk3: 32a 12956i bk4: 56a 12920i bk5: 54a 12854i bk6: 0a 13099i bk7: 2a 13083i bk8: 0a 13098i bk9: 0a 13099i bk10: 2a 13078i bk11: 4a 13063i bk12: 0a 13099i bk13: 0a 13100i bk14: 0a 13101i bk15: 0a 13101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.047401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 50, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 51, Miss = 45, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 69, Miss = 49, Miss_rate = 0.710, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 76, Miss = 45, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 66, Miss = 45, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 48, Miss = 42, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 51, Miss = 46, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 44, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 44, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 47, Miss = 43, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 53, Miss = 46, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 685
L2_total_cache_misses = 540
L2_total_cache_miss_rate = 0.7883
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 503
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=3031
icnt_total_pkts_simt_to_mem=776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.8176
	minimum = 6
	maximum = 39
Network latency average = 10.625
	minimum = 6
	maximum = 38
Slowest packet = 971
Flit latency average = 9.78065
	minimum = 6
	maximum = 34
Slowest flit = 2484
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0162485
	minimum = 0.00903226 (at node 4)
	maximum = 0.0348387 (at node 19)
Accepted packet rate average = 0.0162485
	minimum = 0.00903226 (at node 4)
	maximum = 0.0348387 (at node 19)
Injected flit rate average = 0.0444444
	minimum = 0.00903226 (at node 4)
	maximum = 0.169032 (at node 19)
Accepted flit rate average= 0.0444444
	minimum = 0.0154839 (at node 18)
	maximum = 0.0812903 (at node 8)
Injected packet length average = 2.73529
Accepted packet length average = 2.73529
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7835 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36.5 (2 samples)
Network latency average = 9.92699 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36 (2 samples)
Flit latency average = 8.79068 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00964978 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0215383 (2 samples)
Accepted packet rate average = 0.00964978 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0215383 (2 samples)
Injected flit rate average = 0.0265268 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0995591 (2 samples)
Accepted flit rate average = 0.0265268 (2 samples)
	minimum = 0.00911491 (2 samples)
	maximum = 0.0537182 (2 samples)
Injected packet size average = 2.74896 (2 samples)
Accepted packet size average = 2.74896 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 64333 (inst/sec)
gpgpu_simulation_rate = 709 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,9926)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(44,0,0) tid=(422,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(24,0,0) tid=(486,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(40,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (389,9926), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(390,9926)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (395,9926), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(396,9926)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (396,9926), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(397,9926)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (398,9926), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(399,9926)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (400,9926), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(401,9926)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (404,9926), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(405,9926)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (408,9926), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(409,9926)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (414,9926), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(415,9926)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (423,9926), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(424,9926)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (425,9926), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(426,9926)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (429,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (429,9926), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(430,9926)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(430,9926)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (430,9926), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(431,9926)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (436,9926), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(437,9926)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (440,9926), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(441,9926)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(47,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (443,9926), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(444,9926)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (446,9926), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(447,9926)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (448,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (448,9926), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(449,9926)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (454,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (459,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (465,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (467,9926), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 10426  inst.: 1255524 (ipc=709.7) sim_rate=73854 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:53:48 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (541,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (542,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (543,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (544,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (547,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (551,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (552,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (554,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (554,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (560,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (562,9926), 2 CTAs running
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(53,0,0) tid=(318,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (585,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (591,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (592,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (731,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (734,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (736,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (739,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (744,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (745,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (748,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (752,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (752,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (753,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (783,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (811,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (848,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (849,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 10926  inst.: 1350395 (ipc=449.7) sim_rate=75021 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:53:49 2019
GPGPU-Sim uArch: cycles simulated: 12926  inst.: 1351758 (ipc=150.4) sim_rate=71145 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:53:50 2019
GPGPU-Sim uArch: cycles simulated: 15426  inst.: 1354467 (ipc=82.5) sim_rate=67723 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:53:51 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6608,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6962,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7104,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7181,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7260,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7505,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7545,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7584,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7663,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7717,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7720,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7726,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7727
gpu_sim_insn = 456218
gpu_ipc =      59.0421
gpu_tot_sim_cycle = 17653
gpu_tot_sim_insn = 1356882
gpu_tot_ipc =      76.8641
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 868
gpu_total_sim_rate=67844

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32796
	L1I_total_cache_misses = 1949
	L1I_total_cache_miss_rate = 0.0594
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 458, Miss = 154, Miss_rate = 0.336, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[1]: Access = 435, Miss = 149, Miss_rate = 0.343, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 56, Miss_rate = 0.250, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[3]: Access = 564, Miss = 203, Miss_rate = 0.360, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[4]: Access = 208, Miss = 52, Miss_rate = 0.250, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[5]: Access = 370, Miss = 118, Miss_rate = 0.319, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[6]: Access = 176, Miss = 44, Miss_rate = 0.250, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[7]: Access = 322, Miss = 106, Miss_rate = 0.329, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[8]: Access = 323, Miss = 112, Miss_rate = 0.347, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[9]: Access = 427, Miss = 153, Miss_rate = 0.358, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[10]: Access = 283, Miss = 93, Miss_rate = 0.329, Pending_hits = 126, Reservation_fails = 0
	L1D_cache_core[11]: Access = 442, Miss = 153, Miss_rate = 0.346, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[12]: Access = 176, Miss = 44, Miss_rate = 0.250, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[13]: Access = 318, Miss = 105, Miss_rate = 0.330, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[14]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_total_cache_accesses = 4886
	L1D_total_cache_misses = 1582
	L1D_total_cache_miss_rate = 0.3238
	L1D_total_cache_pending_hits = 2238
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 6625
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0725
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1038
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6145
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 544
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30847
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1949
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 533, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 60, 60, 60, 60, 60, 60, 60, 60, 60, 479, 60, 60, 60, 60, 60, 60, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 1671904
gpgpu_n_tot_w_icount = 52247
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1038
gpgpu_n_mem_write_global = 584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97302
gpgpu_n_store_insn = 584
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193369
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7921	W0_Idle:87798	W0_Scoreboard:110194	W1:7055	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45192
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8304 {8:1038,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23360 {40:584,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141168 {136:1038,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4672 {8:584,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 344 
averagemflatency = 215 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 17652 
mrq_lat_table:906 	38 	101 	76 	26 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	919 	718 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1683 	29 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	687 	340 	26 	0 	0 	0 	0 	1 	6 	22 	465 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441      2034      7547      8344      2482      3082      6160      1899      1175 
dram[1]:      1197      1132       915       938      1029      1747      3924      2096      1497      2282      3050      3210      2366       884         0      1176 
dram[2]:       385      5021       938       954      1066      2872      2182      3521      7154      2438      1207      2094      6474      1163         0      1126 
dram[3]:         0         0       916       935      1668      1691      1607      3118      2431      6622      2760      5835         0      5495         0         0 
dram[4]:      1156      1124       943       963      1678      1701      1554      2444      3856      1841      2116      1176      6199       854         0         0 
dram[5]:         0         0       925       919      1624      1757      1265      7616       887      2425      7950      3453      3575      6493         0      1179 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 23.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1176/117 = 10.051282
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        12         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        16         7         3         1         1         0         0 
total reads: 246
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1314    none         449       447       425       412       311       232       123       131       147       150       126       125       268       268
dram[1]:          0       268       444       427       359       468       301       226       139       132       167       123       124       268    none         272
dram[2]:          0       272       414       449       383       430       263       226       151       138       157       137       176       611    none         267
dram[3]:     none      none         419       457       383       393       282       305       125       147       123       147    none         176    none      none  
dram[4]:        268       268       409       470       379       448       259       230       135       162       125       132       124       268    none      none  
dram[5]:     none      none         407       444       383       429       220       256       137       132       154       171       196       126    none         276
maximum mf latency per bank:
dram[0]:        283         0       271       290       310       312       268       264       252       252       258       269       252       251       268       268
dram[1]:          0       268       281       285       289       328       277       268       268       251       277       251       252       268         0       272
dram[2]:          0       272       277       282       292       326       268       277       278       256       268       252       268       263         0       267
dram[3]:          0         0       272       283       298       344       269       277       266       252       251       261         0       268         0         0
dram[4]:        268       268       277       287       289       334       268       268       252       277       259       267       252       268         0         0
dram[5]:          0         0       277       277       316       338       268       268       271       258       277       252       252       252         0       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22923 n_act=17 n_pre=2 n_req=201 n_rd=314 n_write=44 bw_util=0.03073
n_activity=2503 dram_eff=0.2861
bk0: 6a 23225i bk1: 0a 23296i bk2: 28a 23214i bk3: 28a 23157i bk4: 64a 23119i bk5: 60a 23016i bk6: 34a 23187i bk7: 22a 23206i bk8: 18a 23154i bk9: 18a 23151i bk10: 22a 23119i bk11: 6a 23243i bk12: 2a 23277i bk13: 2a 23275i bk14: 2a 23282i bk15: 2a 23281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0164807
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x80262180, atomic=0 1 entries : 0x7f7b43ac29c0 :  mf: uid= 59331, sid08:w09, part=1, addr=0x802621e0, load , size=32, unknown  status = IN_PARTITION_DRAM (17646), 
MSHR: tag=0x8024b980, atomic=0 1 entries : 0x7f7b43e0b2c0 :  mf: uid= 59330, sid10:w01, part=1, addr=0x8024b980, load , size=32, unknown  status = IN_PARTITION_DRAM (17645), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22916 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.03082
n_activity=2531 dram_eff=0.2837
bk0: 4a 23275i bk1: 2a 23281i bk2: 28a 23213i bk3: 28a 23173i bk4: 60a 23098i bk5: 60a 23049i bk6: 38a 23110i bk7: 26a 23198i bk8: 20a 23125i bk9: 16a 23180i bk10: 18a 23115i bk11: 10a 23207i bk12: 4a 23260i bk13: 2a 23279i bk14: 0a 23295i bk15: 2a 23281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0214163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22918 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02927
n_activity=2616 dram_eff=0.2607
bk0: 4a 23282i bk1: 2a 23289i bk2: 30a 23196i bk3: 28a 23162i bk4: 60a 23118i bk5: 64a 22946i bk6: 18a 23221i bk7: 32a 23092i bk8: 26a 23013i bk9: 10a 23200i bk10: 10a 23182i bk11: 10a 23208i bk12: 4a 23243i bk13: 2a 23253i bk14: 0a 23300i bk15: 2a 23284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0391845
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22952 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02841
n_activity=2181 dram_eff=0.3035
bk0: 0a 23300i bk1: 0a 23303i bk2: 28a 23213i bk3: 32a 23135i bk4: 64a 23114i bk5: 58a 23052i bk6: 24a 23208i bk7: 32a 23142i bk8: 12a 23189i bk9: 12a 23200i bk10: 12a 23199i bk11: 18a 23148i bk12: 0a 23296i bk13: 4a 23245i bk14: 0a 23293i bk15: 0a 23297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0369099
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22932 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02953
n_activity=2365 dram_eff=0.2909
bk0: 2a 23283i bk1: 2a 23283i bk2: 30a 23193i bk3: 32a 23165i bk4: 62a 23096i bk5: 56a 23036i bk6: 28a 23192i bk7: 32a 23170i bk8: 12a 23211i bk9: 14a 23144i bk10: 12a 23182i bk11: 18a 23137i bk12: 4a 23244i bk13: 2a 23277i bk14: 0a 23294i bk15: 0a 23297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0371674
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22902 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.03202
n_activity=2731 dram_eff=0.2732
bk0: 0a 23298i bk1: 0a 23302i bk2: 30a 23192i bk3: 32a 23156i bk4: 62a 23110i bk5: 64a 22988i bk6: 26a 23193i bk7: 30a 23166i bk8: 22a 23110i bk9: 30a 23046i bk10: 16a 23105i bk11: 6a 23244i bk12: 2a 23273i bk13: 2a 23274i bk14: 0a 23297i bk15: 2a 23281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0318026

========= L2 cache stats =========
L2_cache_bank[0]: Access = 192, Miss = 88, Miss_rate = 0.458, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 127, Miss = 69, Miss_rate = 0.543, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 166, Miss = 86, Miss_rate = 0.518, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 133, Miss = 73, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 149, Miss = 76, Miss_rate = 0.510, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 153, Miss = 75, Miss_rate = 0.490, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 124, Miss = 70, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 132, Miss = 78, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 75, Miss_rate = 0.600, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 138, Miss = 78, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 130, Miss = 79, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 148, Miss = 83, Miss_rate = 0.561, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1717
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.5416
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 338
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=6219
icnt_total_pkts_simt_to_mem=2301
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.17878
	minimum = 6
	maximum = 30
Network latency average = 7.87742
	minimum = 6
	maximum = 25
Slowest packet = 1591
Flit latency average = 6.90876
	minimum = 6
	maximum = 21
Slowest flit = 4307
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00989316
	minimum = 0.00207066 (at node 2)
	maximum = 0.0216125 (at node 3)
Accepted packet rate average = 0.00989316
	minimum = 0.00207066 (at node 2)
	maximum = 0.0216125 (at node 3)
Injected flit rate average = 0.0225903
	minimum = 0.00207066 (at node 2)
	maximum = 0.0480135 (at node 15)
Accepted flit rate average= 0.0225903
	minimum = 0.0103533 (at node 2)
	maximum = 0.0599198 (at node 3)
Injected packet length average = 2.28343
Accepted packet length average = 2.28343
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.91523 (3 samples)
	minimum = 6 (3 samples)
	maximum = 34.3333 (3 samples)
Network latency average = 9.2438 (3 samples)
	minimum = 6 (3 samples)
	maximum = 32.3333 (3 samples)
Flit latency average = 8.16338 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0097309 (3 samples)
	minimum = 0.00429792 (3 samples)
	maximum = 0.021563 (3 samples)
Accepted packet rate average = 0.0097309 (3 samples)
	minimum = 0.00429792 (3 samples)
	maximum = 0.021563 (3 samples)
Injected flit rate average = 0.0252147 (3 samples)
	minimum = 0.00429792 (3 samples)
	maximum = 0.0823772 (3 samples)
Accepted flit rate average = 0.0252147 (3 samples)
	minimum = 0.00952771 (3 samples)
	maximum = 0.0557854 (3 samples)
Injected packet size average = 2.5912 (3 samples)
Accepted packet size average = 2.5912 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 67844 (inst/sec)
gpgpu_simulation_rate = 882 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,17653)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(17,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(8,0,0) tid=(304,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(32,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (465,17653), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(466,17653)
GPGPU-Sim uArch: cycles simulated: 18153  inst.: 1673145 (ipc=632.5) sim_rate=72745 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:53:54 2019
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(45,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (617,17653), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(618,17653)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (656,17653), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(657,17653)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (659,17653), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(660,17653)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (698,17653), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(699,17653)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (725,17653), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(726,17653)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (770,17653), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(771,17653)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (776,17653), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(777,17653)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (779,17653), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(780,17653)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (782,17653), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(783,17653)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (815,17653), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,17653)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (826,17653), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(827,17653)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (829,17653), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(830,17653)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (834,17653), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(835,17653)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (858,17653), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(859,17653)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (868,17653), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(869,17653)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (877,17653), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(878,17653)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (879,17653), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(880,17653)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (881,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (887,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (913,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (939,17653), 2 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(56,0,0) tid=(417,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (957,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (960,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (963,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (969,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (972,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (986,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (987,17653), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 18653  inst.: 1775672 (ipc=418.8) sim_rate=71026 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:53:56 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1002,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1008,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1023,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1042,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1044,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1051,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1067,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1076,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1097,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1108,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1111,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1123,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1128,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1135,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1137,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1150,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1159,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1181,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1183,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1204,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1207,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1222,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1237,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1265,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1330,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1339,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1357,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1357,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1366,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1378,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1399,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1402,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1402,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1453,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 0.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1454
gpu_sim_insn = 452904
gpu_ipc =     311.4883
gpu_tot_sim_cycle = 19107
gpu_tot_sim_insn = 1809786
gpu_tot_ipc =      94.7185
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 1142
gpu_total_sim_rate=72391

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 42916
	L1I_total_cache_misses = 1949
	L1I_total_cache_miss_rate = 0.0454
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 602, Miss = 219, Miss_rate = 0.364, Pending_hits = 222, Reservation_fails = 21
	L1D_cache_core[1]: Access = 563, Miss = 217, Miss_rate = 0.385, Pending_hits = 204, Reservation_fails = 207
	L1D_cache_core[2]: Access = 364, Miss = 122, Miss_rate = 0.335, Pending_hits = 228, Reservation_fails = 29
	L1D_cache_core[3]: Access = 724, Miss = 274, Miss_rate = 0.378, Pending_hits = 228, Reservation_fails = 211
	L1D_cache_core[4]: Access = 336, Miss = 120, Miss_rate = 0.357, Pending_hits = 204, Reservation_fails = 318
	L1D_cache_core[5]: Access = 502, Miss = 180, Miss_rate = 0.359, Pending_hits = 240, Reservation_fails = 25
	L1D_cache_core[6]: Access = 320, Miss = 116, Miss_rate = 0.362, Pending_hits = 192, Reservation_fails = 168
	L1D_cache_core[7]: Access = 438, Miss = 165, Miss_rate = 0.377, Pending_hits = 192, Reservation_fails = 124
	L1D_cache_core[8]: Access = 415, Miss = 156, Miss_rate = 0.376, Pending_hits = 180, Reservation_fails = 210
	L1D_cache_core[9]: Access = 539, Miss = 207, Miss_rate = 0.384, Pending_hits = 192, Reservation_fails = 82
	L1D_cache_core[10]: Access = 379, Miss = 146, Miss_rate = 0.385, Pending_hits = 162, Reservation_fails = 214
	L1D_cache_core[11]: Access = 562, Miss = 223, Miss_rate = 0.397, Pending_hits = 192, Reservation_fails = 493
	L1D_cache_core[12]: Access = 304, Miss = 114, Miss_rate = 0.375, Pending_hits = 180, Reservation_fails = 298
	L1D_cache_core[13]: Access = 434, Miss = 163, Miss_rate = 0.376, Pending_hits = 192, Reservation_fails = 238
	L1D_cache_core[14]: Access = 268, Miss = 91, Miss_rate = 0.340, Pending_hits = 168, Reservation_fails = 294
	L1D_total_cache_accesses = 6750
	L1D_total_cache_misses = 2513
	L1D_total_cache_miss_rate = 0.3723
	L1D_total_cache_pending_hits = 2976
	L1D_total_cache_reservation_fails = 2932
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 9281
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0517
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 42
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8801
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40967
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1949
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
105, 131, 576, 105, 105, 118, 105, 118, 105, 105, 105, 118, 105, 105, 105, 105, 90, 90, 103, 90, 103, 90, 116, 90, 90, 509, 103, 90, 90, 90, 90, 90, 118, 105, 105, 105, 118, 118, 105, 105, 98, 98, 98, 98, 98, 98, 98, 98, 
gpgpu_n_tot_thrd_icount = 2243808
gpgpu_n_tot_w_icount = 70119
gpgpu_n_stall_shd_mem = 6343
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1284
gpgpu_n_mem_write_global = 1448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 129302
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 258339
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2932
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10957	W0_Idle:96618	W0_Scoreboard:118918	W1:9590	W2:260	W3:13	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10272 {8:1284,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57920 {40:1448,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174624 {136:1284,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11584 {8:1448,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 518 
averagemflatency = 220 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 19106 
mrq_lat_table:906 	38 	101 	76 	26 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1649 	1097 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2085 	115 	113 	139 	305 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	779 	482 	38 	0 	0 	0 	0 	1 	6 	22 	465 	954 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441      2034      7547      8344      2482      3082      6160      1899      1175 
dram[1]:      1197      1132       915       938      1029      1747      3924      2096      1497      2282      3050      3210      2366       884         0      1176 
dram[2]:       385      5021       938       954      1066      2872      2182      3521      7154      2438      1207      2094      6474      1163         0      1126 
dram[3]:         0         0       916       935      1668      1691      1607      3118      2431      6622      2760      5835         0      5495         0         0 
dram[4]:      1156      1124       943       963      1678      1701      1554      2444      3856      1841      2116      1176      6199       854         0         0 
dram[5]:         0         0       925       919      1624      1757      1265      7616       887      2425      7950      3453      3575      6493         0      1179 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 23.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1176/117 = 10.051282
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        12         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        16         7         3         1         1         0         0 
total reads: 246
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1314    none         669       659       765       707       577       360       123       131       147       150       126       125       268       268
dram[1]:          0       268       666       611       588       886       528       390       139       132       167       123       124       268    none         272
dram[2]:          0       272       782       551       702       796       574       364       151       138       157       137       176     11967    none         267
dram[3]:     none      none         677       622       699       687       453       463       125       147       123       147    none         176    none      none  
dram[4]:        268       268       651       643       625       760       475       390       135       162       125       132       124       268    none      none  
dram[5]:     none      none         554       582       650       739       414       416       137       132       154       171       196       126    none         276
maximum mf latency per bank:
dram[0]:        283         0       389       316       410       357       321       408       252       252       258       269       252       251       268       268
dram[1]:          0       268       398       319       398       398       468       397       268       251       277       251       252       268         0       272
dram[2]:          0       272       386       419       511       493       389       511       278       256       268       252       268       518         0       267
dram[3]:          0         0       476       360       446       425       316       357       266       252       251       261         0       268         0         0
dram[4]:        268       268       449       460       365       366       366       339       252       277       259       267       252       268         0         0
dram[5]:          0         0       330       362       353       387       370       326       271       258       277       252       252       252         0       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24841 n_act=17 n_pre=2 n_req=201 n_rd=314 n_write=44 bw_util=0.02839
n_activity=2503 dram_eff=0.2861
bk0: 6a 25143i bk1: 0a 25214i bk2: 28a 25132i bk3: 28a 25075i bk4: 64a 25037i bk5: 60a 24934i bk6: 34a 25105i bk7: 22a 25124i bk8: 18a 25072i bk9: 18a 25069i bk10: 22a 25037i bk11: 6a 25161i bk12: 2a 25195i bk13: 2a 25193i bk14: 2a 25200i bk15: 2a 25199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0152272
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24834 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.02847
n_activity=2534 dram_eff=0.2833
bk0: 4a 25193i bk1: 2a 25199i bk2: 28a 25131i bk3: 28a 25091i bk4: 60a 25016i bk5: 60a 24967i bk6: 38a 25028i bk7: 26a 25116i bk8: 20a 25043i bk9: 16a 25098i bk10: 18a 25033i bk11: 10a 25125i bk12: 4a 25178i bk13: 2a 25197i bk14: 0a 25213i bk15: 2a 25199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0197875
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24836 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02704
n_activity=2616 dram_eff=0.2607
bk0: 4a 25200i bk1: 2a 25207i bk2: 30a 25114i bk3: 28a 25080i bk4: 60a 25036i bk5: 64a 24864i bk6: 18a 25139i bk7: 32a 25010i bk8: 26a 24931i bk9: 10a 25118i bk10: 10a 25100i bk11: 10a 25126i bk12: 4a 25161i bk13: 2a 25171i bk14: 0a 25218i bk15: 2a 25202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0362043
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24870 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02625
n_activity=2181 dram_eff=0.3035
bk0: 0a 25218i bk1: 0a 25221i bk2: 28a 25131i bk3: 32a 25053i bk4: 64a 25032i bk5: 58a 24970i bk6: 24a 25126i bk7: 32a 25060i bk8: 12a 25107i bk9: 12a 25118i bk10: 12a 25117i bk11: 18a 25066i bk12: 0a 25214i bk13: 4a 25163i bk14: 0a 25211i bk15: 0a 25215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0341026
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24850 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02728
n_activity=2365 dram_eff=0.2909
bk0: 2a 25201i bk1: 2a 25201i bk2: 30a 25111i bk3: 32a 25083i bk4: 62a 25014i bk5: 56a 24954i bk6: 28a 25110i bk7: 32a 25088i bk8: 12a 25129i bk9: 14a 25062i bk10: 12a 25100i bk11: 18a 25055i bk12: 4a 25162i bk13: 2a 25195i bk14: 0a 25212i bk15: 0a 25215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0343405
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24820 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.02958
n_activity=2731 dram_eff=0.2732
bk0: 0a 25216i bk1: 0a 25220i bk2: 30a 25110i bk3: 32a 25074i bk4: 62a 25028i bk5: 64a 24906i bk6: 26a 25111i bk7: 30a 25084i bk8: 22a 25028i bk9: 30a 24964i bk10: 16a 25023i bk11: 6a 25162i bk12: 2a 25191i bk13: 2a 25192i bk14: 0a 25215i bk15: 2a 25199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0293838

========= L2 cache stats =========
L2_cache_bank[0]: Access = 274, Miss = 88, Miss_rate = 0.321, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 199, Miss = 69, Miss_rate = 0.347, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 241, Miss = 86, Miss_rate = 0.357, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 214, Miss = 73, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 229, Miss = 76, Miss_rate = 0.332, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 438, Miss = 75, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 203, Miss = 70, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 199, Miss = 78, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 195, Miss = 75, Miss_rate = 0.385, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 208, Miss = 78, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 201, Miss = 79, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 226, Miss = 83, Miss_rate = 0.367, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2827
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.3290
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 599
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=8313
icnt_total_pkts_simt_to_mem=4275
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 33.0194
	minimum = 6
	maximum = 243
Network latency average = 20.8599
	minimum = 6
	maximum = 161
Slowest packet = 3855
Flit latency average = 21.2923
	minimum = 6
	maximum = 160
Slowest flit = 10686
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.056549
	minimum = 0.0385144 (at node 8)
	maximum = 0.196011 (at node 20)
Accepted packet rate average = 0.056549
	minimum = 0.0385144 (at node 8)
	maximum = 0.196011 (at node 20)
Injected flit rate average = 0.103622
	minimum = 0.0687758 (at node 8)
	maximum = 0.251032 (at node 20)
Accepted flit rate average= 0.103622
	minimum = 0.0715268 (at node 8)
	maximum = 0.378267 (at node 20)
Injected packet length average = 1.83243
Accepted packet length average = 1.83243
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6913 (4 samples)
	minimum = 6 (4 samples)
	maximum = 86.5 (4 samples)
Network latency average = 12.1478 (4 samples)
	minimum = 6 (4 samples)
	maximum = 64.5 (4 samples)
Flit latency average = 11.4456 (4 samples)
	minimum = 6 (4 samples)
	maximum = 62.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0214354 (4 samples)
	minimum = 0.012852 (4 samples)
	maximum = 0.065175 (4 samples)
Accepted packet rate average = 0.0214354 (4 samples)
	minimum = 0.012852 (4 samples)
	maximum = 0.065175 (4 samples)
Injected flit rate average = 0.0448166 (4 samples)
	minimum = 0.0204174 (4 samples)
	maximum = 0.124541 (4 samples)
Accepted flit rate average = 0.0448166 (4 samples)
	minimum = 0.0250275 (4 samples)
	maximum = 0.136406 (4 samples)
Injected packet size average = 2.09077 (4 samples)
Accepted packet size average = 2.09077 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 72391 (inst/sec)
gpgpu_simulation_rate = 764 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,19107)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(25,0,0) tid=(346,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(23,0,0) tid=(474,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(16,0,0) tid=(481,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (399,19107), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(400,19107)
GPGPU-Sim uArch: cycles simulated: 19607  inst.: 2130237 (ipc=640.9) sim_rate=76079 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:53:59 2019
GPGPU-Sim uArch: cycles simulated: 20607  inst.: 2139315 (ipc=219.7) sim_rate=73769 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:54:00 2019
GPGPU-Sim uArch: cycles simulated: 21107  inst.: 2145737 (ipc=168.0) sim_rate=67054 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:54:03 2019
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(40,0,0) tid=(337,0,0)
GPGPU-Sim uArch: cycles simulated: 22107  inst.: 2161342 (ipc=117.2) sim_rate=65495 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:54:04 2019
GPGPU-Sim uArch: cycles simulated: 22607  inst.: 2169676 (ipc=102.8) sim_rate=63814 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:54:05 2019
GPGPU-Sim uArch: cycles simulated: 23107  inst.: 2178076 (ipc=92.1) sim_rate=62230 (inst/sec) elapsed = 0:0:00:35 / Tue Apr 16 16:54:06 2019
GPGPU-Sim uArch: cycles simulated: 23607  inst.: 2186949 (ipc=83.8) sim_rate=60748 (inst/sec) elapsed = 0:0:00:36 / Tue Apr 16 16:54:07 2019
GPGPU-Sim uArch: cycles simulated: 24107  inst.: 2196330 (ipc=77.3) sim_rate=59360 (inst/sec) elapsed = 0:0:00:37 / Tue Apr 16 16:54:08 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5325,19107), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5326,19107)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5583,19107), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5584,19107)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5616,19107), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5617,19107)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5693,19107), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5694,19107)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5700,19107), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5701,19107)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5815,19107), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5816,19107)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5830,19107), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5831,19107)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5832,19107), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5833,19107)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(49,0,0) tid=(475,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5913,19107), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5914,19107)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5938,19107), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5939,19107)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5986,19107), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5987,19107)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5988,19107), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5989,19107)
GPGPU-Sim uArch: cycles simulated: 25107  inst.: 2267497 (ipc=76.3) sim_rate=59670 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:54:09 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6020,19107), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6021,19107)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6021,19107), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6022,19107)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6036,19107), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6037,19107)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6052,19107), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6053,19107)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6112,19107), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6113,19107)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6120,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6122,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6200,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6207,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6216,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6236,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6237,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6242,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6266,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6296,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6305,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6371,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6378,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6390,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6437,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6473,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 25607  inst.: 2334800 (ipc=80.8) sim_rate=59866 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:54:10 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6526,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6529,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6537,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6579,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6583,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6591,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6599,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6614,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6645,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6672,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6700,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6750,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(50,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6892,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6898,19107), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 26607  inst.: 2338302 (ipc=70.5) sim_rate=58457 (inst/sec) elapsed = 0:0:00:40 / Tue Apr 16 16:54:11 2019
GPGPU-Sim uArch: cycles simulated: 28107  inst.: 2347298 (ipc=59.7) sim_rate=57251 (inst/sec) elapsed = 0:0:00:41 / Tue Apr 16 16:54:12 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9618,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10207,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10453,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10521,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10533,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10588,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10685,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10688,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10724,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10760,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10871,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 30107  inst.: 2357115 (ipc=49.8) sim_rate=56121 (inst/sec) elapsed = 0:0:00:42 / Tue Apr 16 16:54:13 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11109,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11190,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11315,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11665,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11666
gpu_sim_insn = 547599
gpu_ipc =      46.9397
gpu_tot_sim_cycle = 30773
gpu_tot_sim_insn = 2357385
gpu_tot_ipc =      76.6056
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 2643
gpu_total_sim_rate=56128

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101570
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0203
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 2541, Miss = 922, Miss_rate = 0.363, Pending_hits = 262, Reservation_fails = 21
	L1D_cache_core[1]: Access = 3003, Miss = 1114, Miss_rate = 0.371, Pending_hits = 222, Reservation_fails = 207
	L1D_cache_core[2]: Access = 1928, Miss = 711, Miss_rate = 0.369, Pending_hits = 233, Reservation_fails = 29
	L1D_cache_core[3]: Access = 2746, Miss = 1025, Miss_rate = 0.373, Pending_hits = 234, Reservation_fails = 211
	L1D_cache_core[4]: Access = 2075, Miss = 788, Miss_rate = 0.380, Pending_hits = 217, Reservation_fails = 318
	L1D_cache_core[5]: Access = 2173, Miss = 837, Miss_rate = 0.385, Pending_hits = 266, Reservation_fails = 25
	L1D_cache_core[6]: Access = 1768, Miss = 678, Miss_rate = 0.383, Pending_hits = 198, Reservation_fails = 168
	L1D_cache_core[7]: Access = 2154, Miss = 836, Miss_rate = 0.388, Pending_hits = 216, Reservation_fails = 124
	L1D_cache_core[8]: Access = 2671, Miss = 1030, Miss_rate = 0.386, Pending_hits = 199, Reservation_fails = 210
	L1D_cache_core[9]: Access = 2595, Miss = 986, Miss_rate = 0.380, Pending_hits = 206, Reservation_fails = 82
	L1D_cache_core[10]: Access = 2483, Miss = 939, Miss_rate = 0.378, Pending_hits = 200, Reservation_fails = 214
	L1D_cache_core[11]: Access = 2327, Miss = 879, Miss_rate = 0.378, Pending_hits = 219, Reservation_fails = 493
	L1D_cache_core[12]: Access = 1562, Miss = 610, Miss_rate = 0.391, Pending_hits = 182, Reservation_fails = 298
	L1D_cache_core[13]: Access = 1846, Miss = 693, Miss_rate = 0.375, Pending_hits = 196, Reservation_fails = 238
	L1D_cache_core[14]: Access = 2321, Miss = 910, Miss_rate = 0.392, Pending_hits = 185, Reservation_fails = 294
	L1D_total_cache_accesses = 34193
	L1D_total_cache_misses = 12958
	L1D_total_cache_miss_rate = 0.3790
	L1D_total_cache_pending_hits = 3235
	L1D_total_cache_reservation_fails = 2932
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 18795
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0255
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 42
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18315
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 99512
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
567, 161, 606, 135, 541, 148, 578, 148, 593, 135, 552, 148, 135, 552, 578, 593, 120, 120, 133, 120, 133, 526, 146, 552, 120, 539, 133, 120, 120, 120, 120, 120, 148, 135, 135, 567, 148, 148, 135, 541, 128, 571, 586, 128, 586, 560, 128, 128, 
gpgpu_n_tot_thrd_icount = 5699584
gpgpu_n_tot_w_icount = 178112
gpgpu_n_stall_shd_mem = 8077
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4411
gpgpu_n_mem_write_global = 9188
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 180662
gpgpu_n_store_insn = 9298
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330833
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4666
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15705	W0_Idle:117829	W0_Scoreboard:275240	W1:93823	W2:8554	W3:415	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:75320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 35288 {8:4411,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 367520 {40:9188,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 599896 {136:4411,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73504 {8:9188,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 96 
maxdqlatency = 0 
maxmflatency = 518 
averagemflatency = 174 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 30772 
mrq_lat_table:2543 	103 	196 	280 	203 	82 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11378 	2235 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11930 	1108 	152 	139 	305 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2733 	1524 	166 	3 	0 	0 	0 	1 	6 	22 	465 	8694 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        20        18        20        23        48         6         5         0         3 
dram[1]:         2         1        14        14        31        31        17        16        18        28        33        24         4         8         2         2 
dram[2]:         2         3        14        14        31        29        32        21        42        55        52        27         3         5         1         3 
dram[3]:         1         3        14        16        34        29        23        18        44        12        12        46         7         3         2         1 
dram[4]:         1         1        14        16        33        28        17        25        41         8        12        16         4         4         2         1 
dram[5]:         1         2        14        16        33        28        17        30        20        31        41        44         2         2         2         3 
maximum service time to same row:
dram[0]:      5172      4612       949       951      2918      5398      2751      5441      2034      7547      8344      2751      3893      6160      1899      5396 
dram[1]:      1197      1132      5480      4133      3360      8288      3924      2096      1497      2404      3050      3210      2509      4081      3258      5512 
dram[2]:      4375      5021      4239      3534      4828      4221      2807      3521      7154      7869      5081      2094      6474      1249      5281      5292 
dram[3]:      5572      5854      3150      3972      5570      2332      2153      4290      5287      6622      2760      5835      1725      5495      4958      5442 
dram[4]:      1156      5408      2584      4250      5033      1701      2892      2999      3856      1841      2116      1176      6199      2840      6397      4447 
dram[5]:       962      5777      3406       919      5428      1757      1265      7616       887      2425      7950      3453      3575      6493      5303      5690 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.714286 17.000000  8.428572 23.333334 14.200000  9.375000  7.700000  3.000000  2.000000  2.000000  1.600000 
dram[1]:  1.666667  1.333333  4.200000  3.666667  7.400000  5.000000  8.428572 17.333334 14.200000  7.272727  6.545455  5.214286  1.700000  3.250000  1.250000  1.750000 
dram[2]:  1.500000  1.500000  4.250000  3.333333  6.333333  4.090909  8.142858  5.900000  7.777778 17.750000  7.300000 11.000000  1.777778  2.333333  1.250000  2.250000 
dram[3]:  1.000000  1.750000  2.875000  2.875000 10.250000  4.750000  8.500000  6.222222 12.600000 11.833333 17.500000 11.833333  2.428571  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  3.142857  3.125000  6.000000  8.500000  6.222222  8.428572  7.700000  9.375000 12.166667 13.600000  2.111111  2.200000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  6.666667  9.250000  6.000000 13.250000 11.000000 13.800000 18.000000  7.200000 12.333333  2.500000  1.500000  2.000000  3.000000 
average row locality = 3412/556 = 6.136691
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        16        35        33        36        34         4         5         0         0 
dram[1]:         0         0         0         0         1         1        20        16        32        35        31        31         4         4         0         0 
dram[2]:         0         0         0         0         1         2        18        16        32        33        33        35         4         6         0         0 
dram[3]:         0         0         0         0         2         0        16        17        30        34        34        33         5         2         0         0 
dram[4]:         0         0         0         0         2         0        16        20        37        34        35        33         4         2         0         0 
dram[5]:         0         0         0         0         2         1        17        17        33        34        33        35         4         2         0         0 
total reads: 1069
min_bank_accesses = 0!
chip skew: 183/173 = 1.06
average mf latency per bank:
dram[0]:        802       279       747       748      1859      1973       944       738       370       374       362       343       357       345       266       275
dram[1]:        171       283       650       580      1800      2116       772       775       350       364       389       331       329       345       280       278
dram[2]:         93       285       938       510      2046      1946       758       743       373       365       312       331       277      4457       280       279
dram[3]:        272       272       621       599      1999      1934       778       749       355       366       363       373       283       352       273       268
dram[4]:        278       269       620       581      1855      2220       759       756       346       369       356       352       310       280       273       274
dram[5]:        273       272       542       612      1993      1934       843       777       342       367       335       307       243       299       272       264
maximum mf latency per bank:
dram[0]:        314       281       389       316       410       357       321       408       295       323       325       339       297       327       268       298
dram[1]:        307       316       398       319       398       398       468       397       295       337       323       321       319       296       289       324
dram[2]:        281       316       386       419       511       493       389       511       316       362       299       355       318       518       290       317
dram[3]:        277       288       476       360       446       425       316       357       316       318       294       344       292       291       283       286
dram[4]:        289       278       449       460       365       366       366       357       333       336       308       304       332       293       279       286
dram[5]:        290       280       330       362       353       387       370       361       313       351       291       382       288       287       293       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40616 n_nop=39528 n_act=83 n_pre=67 n_req=559 n_rd=758 n_write=180 bw_util=0.04619
n_activity=6811 dram_eff=0.2754
bk0: 12a 40449i bk1: 4a 40558i bk2: 30a 40504i bk3: 32a 40421i bk4: 86a 40077i bk5: 76a 40137i bk6: 72a 40138i bk7: 86a 39980i bk8: 70a 39912i bk9: 76a 39779i bk10: 78a 39602i bk11: 86a 39462i bk12: 16a 40427i bk13: 14a 40337i bk14: 4a 40589i bk15: 16a 40454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0581298
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40616 n_nop=39445 n_act=103 n_pre=87 n_req=578 n_rd=806 n_write=175 bw_util=0.04831
n_activity=7228 dram_eff=0.2714
bk0: 10a 40505i bk1: 8a 40513i bk2: 42a 40395i bk3: 44a 40311i bk4: 72a 40273i bk5: 78a 40131i bk6: 78a 39967i bk7: 72a 40086i bk8: 78a 39807i bk9: 90a 39573i bk10: 82a 39567i bk11: 84a 39435i bk12: 26a 40180i bk13: 18a 40406i bk14: 10a 40460i bk15: 14a 40432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0724099
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40616 n_nop=39426 n_act=107 n_pre=91 n_req=586 n_rd=812 n_write=180 bw_util=0.04885
n_activity=7569 dram_eff=0.2621
bk0: 6a 40572i bk1: 24a 40371i bk2: 34a 40453i bk3: 40a 40304i bk4: 74a 40234i bk5: 86a 39999i bk6: 78a 39932i bk7: 86a 39899i bk8: 76a 39674i bk9: 76a 39758i bk10: 80a 39550i bk11: 84a 39681i bk12: 24a 40240i bk13: 16a 40310i bk14: 10a 40488i bk15: 18a 40455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.07662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40616 n_nop=39517 n_act=89 n_pre=73 n_req=555 n_rd=764 n_write=173 bw_util=0.04614
n_activity=7000 dram_eff=0.2677
bk0: 4a 40574i bk1: 14a 40510i bk2: 46a 40253i bk3: 46a 40248i bk4: 78a 40307i bk5: 76a 40113i bk6: 70a 40074i bk7: 78a 39967i bk8: 66a 39765i bk9: 74a 39779i bk10: 72a 39813i bk11: 76a 39636i bk12: 24a 40259i bk13: 16a 40363i bk14: 12a 40478i bk15: 12a 40539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0727053
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40616 n_nop=39469 n_act=96 n_pre=80 n_req=577 n_rd=788 n_write=183 bw_util=0.04781
n_activity=7303 dram_eff=0.2659
bk0: 4a 40571i bk1: 6a 40575i bk2: 44a 40352i bk3: 50a 40262i bk4: 80a 40200i bk5: 68a 40257i bk6: 80a 39867i bk7: 78a 40104i bk8: 80a 39644i bk9: 82a 39639i bk10: 76a 39712i bk11: 70a 39726i bk12: 30a 40260i bk13: 18a 40366i bk14: 10a 40490i bk15: 12a 40507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0598533
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40616 n_nop=39540 n_act=78 n_pre=62 n_req=557 n_rd=758 n_write=178 bw_util=0.04609
n_activity=7031 dram_eff=0.2662
bk0: 12a 40486i bk1: 12a 40494i bk2: 46a 40278i bk3: 40a 40402i bk4: 70a 40337i bk5: 82a 40112i bk6: 72a 40123i bk7: 76a 39980i bk8: 72a 39849i bk9: 76a 39842i bk10: 78a 39599i bk11: 78a 39576i bk12: 12a 40465i bk13: 8a 40493i bk14: 12a 40511i bk15: 12a 40548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.061232

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1187, Miss = 184, Miss_rate = 0.155, Pending_hits = 13, Reservation_fails = 227
L2_cache_bank[1]: Access = 1130, Miss = 195, Miss_rate = 0.173, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 1118, Miss = 199, Miss_rate = 0.178, Pending_hits = 8, Reservation_fails = 114
L2_cache_bank[3]: Access = 1134, Miss = 204, Miss_rate = 0.180, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 1130, Miss = 191, Miss_rate = 0.169, Pending_hits = 15, Reservation_fails = 179
L2_cache_bank[5]: Access = 1365, Miss = 215, Miss_rate = 0.158, Pending_hits = 9, Reservation_fails = 100
L2_cache_bank[6]: Access = 1119, Miss = 186, Miss_rate = 0.166, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1093, Miss = 196, Miss_rate = 0.179, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 1124, Miss = 202, Miss_rate = 0.180, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 1112, Miss = 192, Miss_rate = 0.173, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[10]: Access = 1086, Miss = 187, Miss_rate = 0.172, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1106, Miss = 192, Miss_rate = 0.174, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 13704
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 106
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8119
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 71
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=31738
icnt_total_pkts_simt_to_mem=22892
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.4954
	minimum = 6
	maximum = 62
Network latency average = 9.05971
	minimum = 6
	maximum = 57
Slowest packet = 6258
Flit latency average = 8.32972
	minimum = 6
	maximum = 53
Slowest flit = 13698
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0690643
	minimum = 0.0441454 (at node 12)
	maximum = 0.0798046 (at node 1)
Accepted packet rate average = 0.0690643
	minimum = 0.0441454 (at node 12)
	maximum = 0.0798046 (at node 1)
Injected flit rate average = 0.133474
	minimum = 0.0739757 (at node 12)
	maximum = 0.176496 (at node 20)
Accepted flit rate average= 0.133474
	minimum = 0.101406 (at node 12)
	maximum = 0.163809 (at node 1)
Injected packet length average = 1.93261
Accepted packet length average = 1.93261
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4521 (5 samples)
	minimum = 6 (5 samples)
	maximum = 81.6 (5 samples)
Network latency average = 11.5302 (5 samples)
	minimum = 6 (5 samples)
	maximum = 63 (5 samples)
Flit latency average = 10.8224 (5 samples)
	minimum = 6 (5 samples)
	maximum = 60.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0309612 (5 samples)
	minimum = 0.0191107 (5 samples)
	maximum = 0.0681009 (5 samples)
Accepted packet rate average = 0.0309612 (5 samples)
	minimum = 0.0191107 (5 samples)
	maximum = 0.0681009 (5 samples)
Injected flit rate average = 0.0625481 (5 samples)
	minimum = 0.031129 (5 samples)
	maximum = 0.134932 (5 samples)
Accepted flit rate average = 0.0625481 (5 samples)
	minimum = 0.0403031 (5 samples)
	maximum = 0.141886 (5 samples)
Injected packet size average = 2.02021 (5 samples)
Accepted packet size average = 2.02021 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 56128 (inst/sec)
gpgpu_simulation_rate = 732 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,30773)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(12,0,0) tid=(367,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(30,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(4,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 31273  inst.: 2663218 (ipc=611.7) sim_rate=57896 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:54:17 2019
GPGPU-Sim uArch: cycles simulated: 31773  inst.: 2678397 (ipc=321.0) sim_rate=56987 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:54:18 2019
GPGPU-Sim uArch: cycles simulated: 32273  inst.: 2687629 (ipc=220.2) sim_rate=55992 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:54:19 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1589,30773), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1590,30773)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1628,30773), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1629,30773)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1757,30773), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1758,30773)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1823,30773), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1824,30773)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(5,0,0) tid=(496,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1883,30773), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1884,30773)
GPGPU-Sim uArch: cycles simulated: 32773  inst.: 2714939 (ipc=178.8) sim_rate=55406 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:54:20 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2018,30773), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2019,30773)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2033,30773), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2034,30773)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2054,30773), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2055,30773)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2081,30773), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2082,30773)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2090,30773), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2091,30773)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2114,30773), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2115,30773)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2146,30773), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2147,30773)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2253,30773), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2254,30773)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2335,30773), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2336,30773)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2369,30773), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2370,30773)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2400,30773), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2401,30773)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2422,30773), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2423,30773)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2454,30773), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2455,30773)
GPGPU-Sim uArch: cycles simulated: 33273  inst.: 2770451 (ipc=165.2) sim_rate=55409 (inst/sec) elapsed = 0:0:00:50 / Tue Apr 16 16:54:21 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2514,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2654,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2664,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2669,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2686,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2693,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2711,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2736,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2761,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2800,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2854,30773), 2 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(56,0,0) tid=(283,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2953,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2971,30773), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 33773  inst.: 2808855 (ipc=150.5) sim_rate=54016 (inst/sec) elapsed = 0:0:00:52 / Tue Apr 16 16:54:23 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3001,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3029,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3059,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3089,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3137,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3203,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3287,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3336,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3383,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3473,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3599,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3659,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3671,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3818,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3884,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3920,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3926,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3968,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3989,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3995,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4004,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4010,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4031,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4070,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4079,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4100,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4103,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4139,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4154,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4211,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4229,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4229,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 5.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 4230
gpu_sim_insn = 492696
gpu_ipc =     116.4766
gpu_tot_sim_cycle = 35003
gpu_tot_sim_insn = 2850081
gpu_tot_ipc =      81.4239
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 2913
gpu_total_sim_rate=53775

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 115500
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 2937, Miss = 1221, Miss_rate = 0.416, Pending_hits = 317, Reservation_fails = 2645
	L1D_cache_core[1]: Access = 3315, Miss = 1349, Miss_rate = 0.407, Pending_hits = 265, Reservation_fails = 2777
	L1D_cache_core[2]: Access = 2244, Miss = 955, Miss_rate = 0.426, Pending_hits = 277, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 3142, Miss = 1325, Miss_rate = 0.422, Pending_hits = 290, Reservation_fails = 2849
	L1D_cache_core[4]: Access = 2387, Miss = 1024, Miss_rate = 0.429, Pending_hits = 260, Reservation_fails = 2682
	L1D_cache_core[5]: Access = 2489, Miss = 1077, Miss_rate = 0.433, Pending_hits = 310, Reservation_fails = 2852
	L1D_cache_core[6]: Access = 2160, Miss = 977, Miss_rate = 0.452, Pending_hits = 252, Reservation_fails = 2871
	L1D_cache_core[7]: Access = 2430, Miss = 1044, Miss_rate = 0.430, Pending_hits = 258, Reservation_fails = 2502
	L1D_cache_core[8]: Access = 2983, Miss = 1267, Miss_rate = 0.425, Pending_hits = 245, Reservation_fails = 2768
	L1D_cache_core[9]: Access = 2995, Miss = 1290, Miss_rate = 0.431, Pending_hits = 259, Reservation_fails = 2577
	L1D_cache_core[10]: Access = 2803, Miss = 1186, Miss_rate = 0.423, Pending_hits = 243, Reservation_fails = 2477
	L1D_cache_core[11]: Access = 2547, Miss = 1044, Miss_rate = 0.410, Pending_hits = 255, Reservation_fails = 2832
	L1D_cache_core[12]: Access = 1958, Miss = 915, Miss_rate = 0.467, Pending_hits = 236, Reservation_fails = 2907
	L1D_cache_core[13]: Access = 2162, Miss = 934, Miss_rate = 0.432, Pending_hits = 239, Reservation_fails = 2799
	L1D_cache_core[14]: Access = 2553, Miss = 1087, Miss_rate = 0.426, Pending_hits = 221, Reservation_fails = 2692
	L1D_total_cache_accesses = 39105
	L1D_total_cache_misses = 16695
	L1D_total_cache_miss_rate = 0.4269
	L1D_total_cache_pending_hits = 3927
	L1D_total_cache_reservation_fails = 41091
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 23737
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0202
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2886
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23257
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38205
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 113442
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
623, 217, 662, 191, 597, 204, 621, 204, 649, 191, 608, 204, 191, 608, 634, 649, 176, 176, 189, 176, 189, 582, 202, 608, 176, 595, 189, 176, 176, 176, 176, 176, 176, 163, 163, 595, 176, 176, 163, 569, 156, 599, 614, 156, 614, 588, 156, 156, 
gpgpu_n_tot_thrd_icount = 6588480
gpgpu_n_tot_w_icount = 205890
gpgpu_n_stall_shd_mem = 46236
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4699
gpgpu_n_mem_write_global = 13100
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 212662
gpgpu_n_store_insn = 23514
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 405751
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42825
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:79298	W0_Idle:135271	W0_Scoreboard:285827	W1:94941	W2:11024	W3:3366	W4:2444	W5:1976	W6:949	W7:572	W8:169	W9:65	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:90384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 37592 {8:4699,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524000 {40:13100,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 639064 {136:4699,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104800 {8:13100,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 96 
maxdqlatency = 0 
maxmflatency = 585 
averagemflatency = 208 
max_icnt2mem_latency = 446 
max_icnt2sh_latency = 35002 
mrq_lat_table:2543 	103 	196 	280 	203 	82 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12259 	5496 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12255 	1225 	249 	505 	2629 	1041 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2864 	1678 	169 	3 	0 	0 	0 	1 	6 	22 	465 	10375 	2231 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        20        18        20        23        48         6         5         0         3 
dram[1]:         2         1        14        14        31        31        17        16        18        28        33        24         4         8         2         2 
dram[2]:         2         3        14        14        31        29        32        21        42        55        52        27         3         5         1         3 
dram[3]:         1         3        14        16        34        29        23        18        44        12        12        46         7         3         2         1 
dram[4]:         1         1        14        16        33        28        17        25        41         8        12        16         4         4         2         1 
dram[5]:         1         2        14        16        33        28        17        30        20        31        41        44         2         2         2         3 
maximum service time to same row:
dram[0]:      5172      4612       949       951      2918      5398      2751      5441      2034      7547      8344      2751      3893      6160      1899      5396 
dram[1]:      1197      1132      5480      4133      3360      8288      3924      2096      1497      2404      3050      3210      2509      4081      3258      5512 
dram[2]:      4375      5021      4239      3534      4828      4221      2807      3521      7154      7869      5081      2094      6474      1249      5281      5292 
dram[3]:      5572      5854      3150      3972      5570      2332      2153      4290      5287      6622      2760      5835      1725      5495      4958      5442 
dram[4]:      1156      5408      2584      4250      5033      1701      2892      2999      3856      1841      2116      1176      6199      2840      6397      4447 
dram[5]:       962      5777      3406       919      5428      1757      1265      7616       887      2425      7950      3453      3575      6493      5303      5690 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.714286 17.000000  8.428572 23.333334 14.200000  9.375000  7.700000  3.000000  2.000000  2.000000  1.600000 
dram[1]:  1.666667  1.333333  4.200000  3.666667  7.400000  5.000000  8.428572 17.333334 14.200000  7.272727  6.545455  5.214286  1.700000  3.250000  1.250000  1.750000 
dram[2]:  1.500000  1.500000  4.250000  3.333333  6.333333  4.090909  8.142858  5.900000  7.777778 17.750000  7.300000 11.000000  1.777778  2.333333  1.250000  2.250000 
dram[3]:  1.000000  1.750000  2.875000  2.875000 10.250000  4.750000  8.500000  6.222222 12.600000 11.833333 17.500000 11.833333  2.428571  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  3.142857  3.125000  6.000000  8.500000  6.222222  8.428572  7.700000  9.375000 12.166667 13.600000  2.111111  2.200000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  6.666667  9.250000  6.000000 13.250000 11.000000 13.800000 18.000000  7.200000 12.333333  2.500000  1.500000  2.000000  3.000000 
average row locality = 3412/556 = 6.136691
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        16        35        33        36        34         4         5         0         0 
dram[1]:         0         0         0         0         1         1        20        16        32        35        31        31         4         4         0         0 
dram[2]:         0         0         0         0         1         2        18        16        32        33        33        35         4         6         0         0 
dram[3]:         0         0         0         0         2         0        16        17        30        34        34        33         5         2         0         0 
dram[4]:         0         0         0         0         2         0        16        20        37        34        35        33         4         2         0         0 
dram[5]:         0         0         0         0         2         1        17        17        33        34        33        35         4         2         0         0 
total reads: 1069
min_bank_accesses = 0!
chip skew: 183/173 = 1.06
average mf latency per bank:
dram[0]:        802       279      1861      1813      2905      3089      1299      1131       370       374       362       343       357       345       266       275
dram[1]:        171       283      1435      1300      3124      3177      1160      1142       350       364       389       331       329       345       280       278
dram[2]:         93       285      1934      1588      3230      3093      1146      1143       373       365       312       331       277     28117       280       279
dram[3]:        272       272      1497      1444      3279      3112      1122      1066       355       366       363       373       283       352       273       268
dram[4]:        278       269      1530      1426      2896      3453      1082      1071       346       369       356       352       310       280       273       274
dram[5]:        273       272      1195      1451      3193      2924      1209      1139       342       367       335       307       243       299       272       264
maximum mf latency per bank:
dram[0]:        314       281       455       384       488       484       409       484       295       323       325       339       297       327       268       298
dram[1]:        307       316       482       404       496       496       521       529       295       337       323       321       319       296       289       324
dram[2]:        281       316       419       484       511       556       504       535       316       362       299       355       318       576       290       317
dram[3]:        277       288       537       505       585       535       384       409       316       318       294       344       292       291       283       286
dram[4]:        289       278       544       493       485       442       380       396       333       336       308       304       332       293       279       286
dram[5]:        290       280       406       394       543       398       466       496       313       351       291       382       288       287       293       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46199 n_nop=45111 n_act=83 n_pre=67 n_req=559 n_rd=758 n_write=180 bw_util=0.04061
n_activity=6811 dram_eff=0.2754
bk0: 12a 46032i bk1: 4a 46141i bk2: 30a 46087i bk3: 32a 46004i bk4: 86a 45660i bk5: 76a 45720i bk6: 72a 45721i bk7: 86a 45563i bk8: 70a 45495i bk9: 76a 45362i bk10: 78a 45185i bk11: 86a 45045i bk12: 16a 46010i bk13: 14a 45920i bk14: 4a 46172i bk15: 16a 46037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.051105
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46199 n_nop=45028 n_act=103 n_pre=87 n_req=578 n_rd=806 n_write=175 bw_util=0.04247
n_activity=7228 dram_eff=0.2714
bk0: 10a 46088i bk1: 8a 46096i bk2: 42a 45978i bk3: 44a 45894i bk4: 72a 45856i bk5: 78a 45714i bk6: 78a 45550i bk7: 72a 45669i bk8: 78a 45390i bk9: 90a 45156i bk10: 82a 45150i bk11: 84a 45018i bk12: 26a 45763i bk13: 18a 45989i bk14: 10a 46043i bk15: 14a 46015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0636594
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46199 n_nop=45009 n_act=107 n_pre=91 n_req=586 n_rd=812 n_write=180 bw_util=0.04294
n_activity=7569 dram_eff=0.2621
bk0: 6a 46155i bk1: 24a 45954i bk2: 34a 46036i bk3: 40a 45887i bk4: 74a 45817i bk5: 86a 45582i bk6: 78a 45515i bk7: 86a 45482i bk8: 76a 45257i bk9: 76a 45341i bk10: 80a 45133i bk11: 84a 45264i bk12: 24a 45823i bk13: 16a 45893i bk14: 10a 46071i bk15: 18a 46038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0673608
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46199 n_nop=45100 n_act=89 n_pre=73 n_req=555 n_rd=764 n_write=173 bw_util=0.04056
n_activity=7000 dram_eff=0.2677
bk0: 4a 46157i bk1: 14a 46093i bk2: 46a 45836i bk3: 46a 45831i bk4: 78a 45890i bk5: 76a 45696i bk6: 70a 45657i bk7: 78a 45550i bk8: 66a 45348i bk9: 74a 45362i bk10: 72a 45396i bk11: 76a 45219i bk12: 24a 45842i bk13: 16a 45946i bk14: 12a 46061i bk15: 12a 46122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0639191
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46199 n_nop=45052 n_act=96 n_pre=80 n_req=577 n_rd=788 n_write=183 bw_util=0.04204
n_activity=7303 dram_eff=0.2659
bk0: 4a 46154i bk1: 6a 46158i bk2: 44a 45935i bk3: 50a 45845i bk4: 80a 45783i bk5: 68a 45840i bk6: 80a 45450i bk7: 78a 45687i bk8: 80a 45227i bk9: 82a 45222i bk10: 76a 45295i bk11: 70a 45309i bk12: 30a 45843i bk13: 18a 45949i bk14: 10a 46073i bk15: 12a 46090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0526202
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46199 n_nop=45123 n_act=78 n_pre=62 n_req=557 n_rd=758 n_write=178 bw_util=0.04052
n_activity=7031 dram_eff=0.2662
bk0: 12a 46069i bk1: 12a 46077i bk2: 46a 45861i bk3: 40a 45985i bk4: 70a 45920i bk5: 82a 45695i bk6: 72a 45706i bk7: 76a 45563i bk8: 72a 45432i bk9: 76a 45425i bk10: 78a 45182i bk11: 78a 45159i bk12: 12a 46048i bk13: 8a 46076i bk14: 12a 46094i bk15: 12a 46131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0538323

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1451, Miss = 184, Miss_rate = 0.127, Pending_hits = 13, Reservation_fails = 227
L2_cache_bank[1]: Access = 1400, Miss = 195, Miss_rate = 0.139, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 1386, Miss = 199, Miss_rate = 0.144, Pending_hits = 8, Reservation_fails = 114
L2_cache_bank[3]: Access = 1397, Miss = 204, Miss_rate = 0.146, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 1392, Miss = 191, Miss_rate = 0.137, Pending_hits = 15, Reservation_fails = 179
L2_cache_bank[5]: Access = 2610, Miss = 215, Miss_rate = 0.082, Pending_hits = 9, Reservation_fails = 100
L2_cache_bank[6]: Access = 1388, Miss = 186, Miss_rate = 0.134, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1364, Miss = 196, Miss_rate = 0.144, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 1390, Miss = 202, Miss_rate = 0.145, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 1389, Miss = 192, Miss_rate = 0.138, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[10]: Access = 1355, Miss = 187, Miss_rate = 0.138, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1382, Miss = 192, Miss_rate = 0.139, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 17904
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1309
L2_total_cache_pending_hits = 106
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12031
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 71
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=37090
icnt_total_pkts_simt_to_mem=31004
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.0373
	minimum = 6
	maximum = 310
Network latency average = 28.7707
	minimum = 6
	maximum = 182
Slowest packet = 27931
Flit latency average = 33.3457
	minimum = 6
	maximum = 181
Slowest flit = 55885
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0735487
	minimum = 0.0434988 (at node 11)
	maximum = 0.294326 (at node 20)
Accepted packet rate average = 0.0735487
	minimum = 0.0434988 (at node 11)
	maximum = 0.294326 (at node 20)
Injected flit rate average = 0.117888
	minimum = 0.0832151 (at node 15)
	maximum = 0.316076 (at node 20)
Accepted flit rate average= 0.117888
	minimum = 0.0548463 (at node 11)
	maximum = 0.583215 (at node 20)
Injected packet length average = 1.60286
Accepted packet length average = 1.60286
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7163 (6 samples)
	minimum = 6 (6 samples)
	maximum = 119.667 (6 samples)
Network latency average = 14.4036 (6 samples)
	minimum = 6 (6 samples)
	maximum = 82.8333 (6 samples)
Flit latency average = 14.5763 (6 samples)
	minimum = 6 (6 samples)
	maximum = 80.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0380591 (6 samples)
	minimum = 0.0231754 (6 samples)
	maximum = 0.105805 (6 samples)
Accepted packet rate average = 0.0380591 (6 samples)
	minimum = 0.0231754 (6 samples)
	maximum = 0.105805 (6 samples)
Injected flit rate average = 0.0717714 (6 samples)
	minimum = 0.0398101 (6 samples)
	maximum = 0.165122 (6 samples)
Accepted flit rate average = 0.0717714 (6 samples)
	minimum = 0.042727 (6 samples)
	maximum = 0.215441 (6 samples)
Injected packet size average = 1.88579 (6 samples)
Accepted packet size average = 1.88579 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 53 sec (53 sec)
gpgpu_simulation_rate = 53775 (inst/sec)
gpgpu_simulation_rate = 660 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,35003)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(13,0,0) tid=(469,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(8,0,0) tid=(501,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(42,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 35503  inst.: 3151933 (ipc=603.7) sim_rate=56284 (inst/sec) elapsed = 0:0:00:56 / Tue Apr 16 16:54:27 2019
GPGPU-Sim uArch: cycles simulated: 36503  inst.: 3169520 (ipc=213.0) sim_rate=55605 (inst/sec) elapsed = 0:0:00:57 / Tue Apr 16 16:54:28 2019
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(3,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 37003  inst.: 3175630 (ipc=162.8) sim_rate=54752 (inst/sec) elapsed = 0:0:00:58 / Tue Apr 16 16:54:29 2019
GPGPU-Sim uArch: cycles simulated: 37503  inst.: 3182996 (ipc=133.2) sim_rate=53949 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:54:30 2019
GPGPU-Sim uArch: cycles simulated: 38003  inst.: 3191439 (ipc=113.8) sim_rate=53190 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:54:31 2019
GPGPU-Sim uArch: cycles simulated: 38503  inst.: 3202566 (ipc=100.7) sim_rate=52501 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:54:32 2019
GPGPU-Sim uArch: cycles simulated: 39003  inst.: 3213723 (ipc=90.9) sim_rate=51834 (inst/sec) elapsed = 0:0:01:02 / Tue Apr 16 16:54:33 2019
GPGPU-Sim uArch: cycles simulated: 39503  inst.: 3229783 (ipc=84.4) sim_rate=51266 (inst/sec) elapsed = 0:0:01:03 / Tue Apr 16 16:54:34 2019
GPGPU-Sim uArch: cycles simulated: 40003  inst.: 3245756 (ipc=79.1) sim_rate=50714 (inst/sec) elapsed = 0:0:01:04 / Tue Apr 16 16:54:35 2019
GPGPU-Sim uArch: cycles simulated: 40503  inst.: 3262400 (ipc=75.0) sim_rate=48692 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:54:38 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(12,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 41003  inst.: 3278568 (ipc=71.4) sim_rate=48214 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:54:39 2019
GPGPU-Sim uArch: cycles simulated: 41503  inst.: 3295121 (ipc=68.5) sim_rate=47073 (inst/sec) elapsed = 0:0:01:10 / Tue Apr 16 16:54:41 2019
GPGPU-Sim uArch: cycles simulated: 42003  inst.: 3311729 (ipc=65.9) sim_rate=46644 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:54:42 2019
GPGPU-Sim uArch: cycles simulated: 42503  inst.: 3328856 (ipc=63.8) sim_rate=45600 (inst/sec) elapsed = 0:0:01:13 / Tue Apr 16 16:54:44 2019
GPGPU-Sim uArch: cycles simulated: 43003  inst.: 3346244 (ipc=62.0) sim_rate=45219 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:54:45 2019
GPGPU-Sim uArch: cycles simulated: 43503  inst.: 3363475 (ipc=60.4) sim_rate=44846 (inst/sec) elapsed = 0:0:01:15 / Tue Apr 16 16:54:46 2019
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(1,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 44003  inst.: 3379856 (ipc=58.9) sim_rate=44471 (inst/sec) elapsed = 0:0:01:16 / Tue Apr 16 16:54:47 2019
GPGPU-Sim uArch: cycles simulated: 44503  inst.: 3397471 (ipc=57.6) sim_rate=44123 (inst/sec) elapsed = 0:0:01:17 / Tue Apr 16 16:54:48 2019
GPGPU-Sim uArch: cycles simulated: 45003  inst.: 3414169 (ipc=56.4) sim_rate=43771 (inst/sec) elapsed = 0:0:01:18 / Tue Apr 16 16:54:49 2019
GPGPU-Sim uArch: cycles simulated: 45503  inst.: 3430847 (ipc=55.3) sim_rate=42885 (inst/sec) elapsed = 0:0:01:20 / Tue Apr 16 16:54:51 2019
GPGPU-Sim uArch: cycles simulated: 46003  inst.: 3448639 (ipc=54.4) sim_rate=42056 (inst/sec) elapsed = 0:0:01:22 / Tue Apr 16 16:54:53 2019
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(9,0,0) tid=(298,0,0)
GPGPU-Sim uArch: cycles simulated: 46503  inst.: 3466057 (ipc=53.6) sim_rate=41759 (inst/sec) elapsed = 0:0:01:23 / Tue Apr 16 16:54:54 2019
GPGPU-Sim uArch: cycles simulated: 47003  inst.: 3483724 (ipc=52.8) sim_rate=41472 (inst/sec) elapsed = 0:0:01:24 / Tue Apr 16 16:54:55 2019
GPGPU-Sim uArch: cycles simulated: 47503  inst.: 3500199 (ipc=52.0) sim_rate=41178 (inst/sec) elapsed = 0:0:01:25 / Tue Apr 16 16:54:56 2019
GPGPU-Sim uArch: cycles simulated: 48003  inst.: 3517444 (ipc=51.3) sim_rate=40430 (inst/sec) elapsed = 0:0:01:27 / Tue Apr 16 16:54:58 2019
GPGPU-Sim uArch: cycles simulated: 48503  inst.: 3535158 (ipc=50.7) sim_rate=40172 (inst/sec) elapsed = 0:0:01:28 / Tue Apr 16 16:54:59 2019
GPGPU-Sim uArch: cycles simulated: 49003  inst.: 3552593 (ipc=50.2) sim_rate=39473 (inst/sec) elapsed = 0:0:01:30 / Tue Apr 16 16:55:01 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(6,0,0) tid=(372,0,0)
GPGPU-Sim uArch: cycles simulated: 49503  inst.: 3569500 (ipc=49.6) sim_rate=38798 (inst/sec) elapsed = 0:0:01:32 / Tue Apr 16 16:55:03 2019
GPGPU-Sim uArch: cycles simulated: 50003  inst.: 3586697 (ipc=49.1) sim_rate=38156 (inst/sec) elapsed = 0:0:01:34 / Tue Apr 16 16:55:05 2019
GPGPU-Sim uArch: cycles simulated: 50503  inst.: 3603700 (ipc=48.6) sim_rate=37933 (inst/sec) elapsed = 0:0:01:35 / Tue Apr 16 16:55:06 2019
GPGPU-Sim uArch: cycles simulated: 51003  inst.: 3620625 (ipc=48.2) sim_rate=37326 (inst/sec) elapsed = 0:0:01:37 / Tue Apr 16 16:55:08 2019
GPGPU-Sim uArch: cycles simulated: 51503  inst.: 3638957 (ipc=47.8) sim_rate=37132 (inst/sec) elapsed = 0:0:01:38 / Tue Apr 16 16:55:09 2019
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(8,0,0) tid=(370,0,0)
GPGPU-Sim uArch: cycles simulated: 52003  inst.: 3655804 (ipc=47.4) sim_rate=36927 (inst/sec) elapsed = 0:0:01:39 / Tue Apr 16 16:55:10 2019
GPGPU-Sim uArch: cycles simulated: 52503  inst.: 3670428 (ipc=46.9) sim_rate=36704 (inst/sec) elapsed = 0:0:01:40 / Tue Apr 16 16:55:11 2019
GPGPU-Sim uArch: cycles simulated: 53003  inst.: 3687666 (ipc=46.5) sim_rate=36511 (inst/sec) elapsed = 0:0:01:41 / Tue Apr 16 16:55:12 2019
GPGPU-Sim uArch: cycles simulated: 53503  inst.: 3704938 (ipc=46.2) sim_rate=36322 (inst/sec) elapsed = 0:0:01:42 / Tue Apr 16 16:55:13 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18950,35003), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18951,35003)
GPGPU-Sim uArch: cycles simulated: 54003  inst.: 3723568 (ipc=46.0) sim_rate=36151 (inst/sec) elapsed = 0:0:01:43 / Tue Apr 16 16:55:14 2019
GPGPU-Sim uArch: cycles simulated: 54503  inst.: 3742370 (ipc=45.8) sim_rate=35984 (inst/sec) elapsed = 0:0:01:44 / Tue Apr 16 16:55:15 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(11,0,0) tid=(497,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19761,35003), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19762,35003)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19830,35003), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19831,35003)
GPGPU-Sim uArch: cycles simulated: 55003  inst.: 3763929 (ipc=45.7) sim_rate=35846 (inst/sec) elapsed = 0:0:01:45 / Tue Apr 16 16:55:16 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20085,35003), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20086,35003)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20207,35003), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20208,35003)
GPGPU-Sim uArch: cycles simulated: 55503  inst.: 3787166 (ipc=45.7) sim_rate=35727 (inst/sec) elapsed = 0:0:01:46 / Tue Apr 16 16:55:17 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20933,35003), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20934,35003)
GPGPU-Sim uArch: cycles simulated: 56003  inst.: 3807849 (ipc=45.6) sim_rate=35587 (inst/sec) elapsed = 0:0:01:47 / Tue Apr 16 16:55:18 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21128,35003), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21129,35003)
GPGPU-Sim uArch: cycles simulated: 56503  inst.: 3828734 (ipc=45.5) sim_rate=35451 (inst/sec) elapsed = 0:0:01:48 / Tue Apr 16 16:55:19 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21556,35003), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21557,35003)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21760,35003), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21761,35003)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(52,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 57003  inst.: 3853921 (ipc=45.6) sim_rate=35357 (inst/sec) elapsed = 0:0:01:49 / Tue Apr 16 16:55:20 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22243,35003), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22244,35003)
GPGPU-Sim uArch: cycles simulated: 57503  inst.: 3877322 (ipc=45.7) sim_rate=34930 (inst/sec) elapsed = 0:0:01:51 / Tue Apr 16 16:55:22 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22691,35003), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22692,35003)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22930,35003), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22931,35003)
GPGPU-Sim uArch: cycles simulated: 58003  inst.: 3904437 (ipc=45.8) sim_rate=34552 (inst/sec) elapsed = 0:0:01:53 / Tue Apr 16 16:55:24 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23474,35003), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23475,35003)
GPGPU-Sim uArch: cycles simulated: 58503  inst.: 3925727 (ipc=45.8) sim_rate=34136 (inst/sec) elapsed = 0:0:01:55 / Tue Apr 16 16:55:26 2019
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(32,0,0) tid=(451,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23969,35003), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23970,35003)
GPGPU-Sim uArch: cycles simulated: 59003  inst.: 3948710 (ipc=45.8) sim_rate=34040 (inst/sec) elapsed = 0:0:01:56 / Tue Apr 16 16:55:27 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (24022,35003), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(24023,35003)
GPGPU-Sim uArch: cycles simulated: 59503  inst.: 3974327 (ipc=45.9) sim_rate=33968 (inst/sec) elapsed = 0:0:01:57 / Tue Apr 16 16:55:28 2019
GPGPU-Sim uArch: cycles simulated: 60003  inst.: 3992691 (ipc=45.7) sim_rate=33836 (inst/sec) elapsed = 0:0:01:58 / Tue Apr 16 16:55:29 2019
GPGPU-Sim uArch: cycles simulated: 60503  inst.: 4012215 (ipc=45.6) sim_rate=33716 (inst/sec) elapsed = 0:0:01:59 / Tue Apr 16 16:55:30 2019
GPGPU-Sim uArch: cycles simulated: 61003  inst.: 4027973 (ipc=45.3) sim_rate=33289 (inst/sec) elapsed = 0:0:02:01 / Tue Apr 16 16:55:32 2019
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(33,0,0) tid=(462,0,0)
GPGPU-Sim uArch: cycles simulated: 61503  inst.: 4046014 (ipc=45.1) sim_rate=33164 (inst/sec) elapsed = 0:0:02:02 / Tue Apr 16 16:55:33 2019
GPGPU-Sim uArch: cycles simulated: 62003  inst.: 4063689 (ipc=44.9) sim_rate=32771 (inst/sec) elapsed = 0:0:02:04 / Tue Apr 16 16:55:35 2019
GPGPU-Sim uArch: cycles simulated: 62503  inst.: 4079711 (ipc=44.7) sim_rate=32637 (inst/sec) elapsed = 0:0:02:05 / Tue Apr 16 16:55:36 2019
GPGPU-Sim uArch: cycles simulated: 63503  inst.: 4116137 (ipc=44.4) sim_rate=32667 (inst/sec) elapsed = 0:0:02:06 / Tue Apr 16 16:55:37 2019
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(53,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 64003  inst.: 4132859 (ipc=44.2) sim_rate=32542 (inst/sec) elapsed = 0:0:02:07 / Tue Apr 16 16:55:38 2019
GPGPU-Sim uArch: cycles simulated: 64503  inst.: 4150477 (ipc=44.1) sim_rate=32425 (inst/sec) elapsed = 0:0:02:08 / Tue Apr 16 16:55:39 2019
GPGPU-Sim uArch: cycles simulated: 65003  inst.: 4168384 (ipc=43.9) sim_rate=31819 (inst/sec) elapsed = 0:0:02:11 / Tue Apr 16 16:55:42 2019
GPGPU-Sim uArch: cycles simulated: 65503  inst.: 4189011 (ipc=43.9) sim_rate=31734 (inst/sec) elapsed = 0:0:02:12 / Tue Apr 16 16:55:43 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (30536,35003), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(30537,35003)
GPGPU-Sim uArch: cycles simulated: 66003  inst.: 4211019 (ipc=43.9) sim_rate=31661 (inst/sec) elapsed = 0:0:02:13 / Tue Apr 16 16:55:44 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(59,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 66503  inst.: 4230588 (ipc=43.8) sim_rate=31337 (inst/sec) elapsed = 0:0:02:15 / Tue Apr 16 16:55:46 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31731,35003), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(31732,35003)
GPGPU-Sim uArch: cycles simulated: 67003  inst.: 4253007 (ipc=43.8) sim_rate=31272 (inst/sec) elapsed = 0:0:02:16 / Tue Apr 16 16:55:47 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (32013,35003), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(32014,35003)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32352,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (32445,35003), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 67503  inst.: 4279196 (ipc=44.0) sim_rate=31235 (inst/sec) elapsed = 0:0:02:17 / Tue Apr 16 16:55:48 2019
GPGPU-Sim uArch: cycles simulated: 68003  inst.: 4297379 (ipc=43.9) sim_rate=31140 (inst/sec) elapsed = 0:0:02:18 / Tue Apr 16 16:55:49 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (33093,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (33498,35003), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 68503  inst.: 4317395 (ipc=43.8) sim_rate=31060 (inst/sec) elapsed = 0:0:02:19 / Tue Apr 16 16:55:50 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (33578,35003), 2 CTAs running
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(58,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (33749,35003), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 69003  inst.: 4339500 (ipc=43.8) sim_rate=30776 (inst/sec) elapsed = 0:0:02:21 / Tue Apr 16 16:55:52 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (34055,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (34067,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (34326,35003), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 69503  inst.: 4360834 (ipc=43.8) sim_rate=30710 (inst/sec) elapsed = 0:0:02:22 / Tue Apr 16 16:55:53 2019
GPGPU-Sim uArch: cycles simulated: 70003  inst.: 4378730 (ipc=43.7) sim_rate=30407 (inst/sec) elapsed = 0:0:02:24 / Tue Apr 16 16:55:55 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (35004,35003), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 70503  inst.: 4398053 (ipc=43.6) sim_rate=30123 (inst/sec) elapsed = 0:0:02:26 / Tue Apr 16 16:55:57 2019
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(36,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 71003  inst.: 4417789 (ipc=43.5) sim_rate=30052 (inst/sec) elapsed = 0:0:02:27 / Tue Apr 16 16:55:58 2019
GPGPU-Sim uArch: cycles simulated: 71503  inst.: 4436144 (ipc=43.5) sim_rate=29973 (inst/sec) elapsed = 0:0:02:28 / Tue Apr 16 16:55:59 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (36562,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (36966,35003), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 72003  inst.: 4454291 (ipc=43.4) sim_rate=29894 (inst/sec) elapsed = 0:0:02:29 / Tue Apr 16 16:56:00 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (37105,35003), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 72503  inst.: 4472154 (ipc=43.3) sim_rate=29814 (inst/sec) elapsed = 0:0:02:30 / Tue Apr 16 16:56:01 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37989,35003), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 73003  inst.: 4490823 (ipc=43.2) sim_rate=29740 (inst/sec) elapsed = 0:0:02:31 / Tue Apr 16 16:56:02 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38050,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38334,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (38462,35003), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 73503  inst.: 4508557 (ipc=43.1) sim_rate=29661 (inst/sec) elapsed = 0:0:02:32 / Tue Apr 16 16:56:03 2019
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(43,0,0) tid=(434,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (38661,35003), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 74003  inst.: 4526645 (ipc=43.0) sim_rate=29585 (inst/sec) elapsed = 0:0:02:33 / Tue Apr 16 16:56:04 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39347,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39938,35003), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 75003  inst.: 4561194 (ipc=42.8) sim_rate=29618 (inst/sec) elapsed = 0:0:02:34 / Tue Apr 16 16:56:05 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (40100,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (40331,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (40401,35003), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 75503  inst.: 4578933 (ipc=42.7) sim_rate=29541 (inst/sec) elapsed = 0:0:02:35 / Tue Apr 16 16:56:06 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (40533,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (40664,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (40701,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (41162,35003), 1 CTAs running
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(59,0,0) tid=(502,0,0)
GPGPU-Sim uArch: cycles simulated: 76503  inst.: 4609231 (ipc=42.4) sim_rate=29546 (inst/sec) elapsed = 0:0:02:36 / Tue Apr 16 16:56:07 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (41641,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (41717,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (41897,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 77003  inst.: 4621226 (ipc=42.2) sim_rate=29434 (inst/sec) elapsed = 0:0:02:37 / Tue Apr 16 16:56:08 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (42198,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (42410,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (42679,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 78003  inst.: 4639643 (ipc=41.6) sim_rate=29180 (inst/sec) elapsed = 0:0:02:39 / Tue Apr 16 16:56:10 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (43021,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (43080,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (43477,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (43669,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 79003  inst.: 4653632 (ipc=41.0) sim_rate=29085 (inst/sec) elapsed = 0:0:02:40 / Tue Apr 16 16:56:11 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (44237,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (44466,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (44898,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 80003  inst.: 4662392 (ipc=40.3) sim_rate=28958 (inst/sec) elapsed = 0:0:02:41 / Tue Apr 16 16:56:12 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (45009,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (45391,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (46167,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (47969,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 83503  inst.: 4673934 (ipc=37.6) sim_rate=28851 (inst/sec) elapsed = 0:0:02:42 / Tue Apr 16 16:56:13 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (48937,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 48938
gpu_sim_insn = 1823993
gpu_ipc =      37.2715
gpu_tot_sim_cycle = 83941
gpu_tot_sim_insn = 4674074
gpu_tot_ipc =      55.6828
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10547
gpu_stall_icnt2sh    = 42584
gpu_total_sim_rate=28852

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 356543
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 21293, Miss = 8293, Miss_rate = 0.389, Pending_hits = 383, Reservation_fails = 20112
	L1D_cache_core[1]: Access = 21863, Miss = 8432, Miss_rate = 0.386, Pending_hits = 329, Reservation_fails = 20095
	L1D_cache_core[2]: Access = 21400, Miss = 8470, Miss_rate = 0.396, Pending_hits = 343, Reservation_fails = 21770
	L1D_cache_core[3]: Access = 21827, Miss = 8578, Miss_rate = 0.393, Pending_hits = 350, Reservation_fails = 22385
	L1D_cache_core[4]: Access = 20626, Miss = 7945, Miss_rate = 0.385, Pending_hits = 316, Reservation_fails = 20268
	L1D_cache_core[5]: Access = 24163, Miss = 9378, Miss_rate = 0.388, Pending_hits = 378, Reservation_fails = 22340
	L1D_cache_core[6]: Access = 23532, Miss = 9137, Miss_rate = 0.388, Pending_hits = 325, Reservation_fails = 21930
	L1D_cache_core[7]: Access = 21476, Miss = 8540, Miss_rate = 0.398, Pending_hits = 325, Reservation_fails = 21964
	L1D_cache_core[8]: Access = 21409, Miss = 8410, Miss_rate = 0.393, Pending_hits = 305, Reservation_fails = 20577
	L1D_cache_core[9]: Access = 21577, Miss = 8489, Miss_rate = 0.393, Pending_hits = 322, Reservation_fails = 20649
	L1D_cache_core[10]: Access = 21250, Miss = 8337, Miss_rate = 0.392, Pending_hits = 299, Reservation_fails = 21629
	L1D_cache_core[11]: Access = 20259, Miss = 7839, Miss_rate = 0.387, Pending_hits = 310, Reservation_fails = 20975
	L1D_cache_core[12]: Access = 22051, Miss = 8762, Miss_rate = 0.397, Pending_hits = 292, Reservation_fails = 23054
	L1D_cache_core[13]: Access = 19362, Miss = 7616, Miss_rate = 0.393, Pending_hits = 296, Reservation_fails = 19504
	L1D_cache_core[14]: Access = 22251, Miss = 8793, Miss_rate = 0.395, Pending_hits = 283, Reservation_fails = 22225
	L1D_total_cache_accesses = 324339
	L1D_total_cache_misses = 127019
	L1D_total_cache_miss_rate = 0.3916
	L1D_total_cache_pending_hits = 4856
	L1D_total_cache_reservation_fails = 319477
	L1D_cache_data_port_util = 0.190
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 60703
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0079
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 189641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57219
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60223
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 111474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 262258
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 354485
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1569, 1122, 1582, 1111, 1543, 1124, 1541, 1150, 1595, 1137, 1528, 1072, 1111, 1502, 1554, 1595, 649, 623, 662, 608, 610, 1029, 675, 1081, 649, 1068, 662, 608, 649, 649, 649, 608, 649, 636, 610, 1016, 649, 604, 610, 1016, 614, 1072, 1087, 629, 1061, 1035, 573, 603, 
gpgpu_n_tot_thrd_icount = 20992160
gpgpu_n_tot_w_icount = 656005
gpgpu_n_stall_shd_mem = 493276
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15545
gpgpu_n_mem_write_global = 114334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 515996
gpgpu_n_store_insn = 127468
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 581069
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 489865
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:772649	W0_Idle:250757	W0_Scoreboard:342565	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105448
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 124360 {8:15545,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4576784 {40:114291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2114120 {136:15545,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 914672 {8:114334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 403 
maxdqlatency = 0 
maxmflatency = 995 
averagemflatency = 230 
max_icnt2mem_latency = 474 
max_icnt2sh_latency = 83940 
mrq_lat_table:7557 	269 	333 	586 	750 	251 	153 	73 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	104974 	24014 	906 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	16745 	4864 	10355 	89740 	6805 	1475 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6466 	6327 	2673 	94 	0 	0 	0 	1 	6 	22 	465 	10375 	71078 	32387 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	138 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         5        14        14        32        32        27        21        49        26        24        48         9         8         7         7 
dram[1]:         3         4        14        14        31        31        31        32        46        28        33        24         6         8         6         9 
dram[2]:         5         4        14        14        31        29        32        25        42        55        52        30         6         6         8        10 
dram[3]:         4         9        14        16        34        29        23        23        44        54        54        46         9         7         5        14 
dram[4]:         4         5        14        16        33        28        25        28        41        56        55        49        16         6        10         7 
dram[5]:         7         4        14        16        33        28        31        30        45        35        41        44         6         8         5         5 
maximum service time to same row:
dram[0]:      6184      4612      7065      4546      8700      6539      6441      7781      6091      7547      8344      5478      7477      7563      6996      5396 
dram[1]:      5734     11297      5715      5167      7533     13119      9246      6037      4961      4953      5522      6539      7647      7980     10775      7537 
dram[2]:      7333      8078      4678      6319      9379      8728      7080     10589      7154      7869      5081      6779      8613      9597      8020      5550 
dram[3]:      6668      6731      4988      6449      5570      6310      6981      4981      7347      6622      6916      8587      8122     13462     13912      5442 
dram[4]:      5422      6431      4080      6434      5033      5109      5102     11752      7294      3873      3968      6852      6635      9319      6397      5995 
dram[5]:      7785      6113      6536      5505      5428      7832      9061      8612      5905      4921      7950      6597      6125     10506      6819     11640 
average row accesses per activate:
dram[0]:  1.636364  1.522727  1.971429  2.100000  2.363636  2.444444  2.836735  3.333333  4.323529  4.592593  3.479167  2.980392  2.046512  2.121951  1.904762  2.025000 
dram[1]:  1.810811  1.787879  1.673913  1.906977  2.903226  2.888889  3.567568  3.676471  3.200000  3.080000  2.884615  3.060000  1.934783  1.760000  1.894737  2.000000 
dram[2]:  1.485714  1.617647  1.804348  1.844444  2.939394  2.812500  3.647059  3.636364  3.777778  4.303030  2.924528  3.650000  1.869565  2.071429  2.027778  2.366667 
dram[3]:  1.740741  1.852941  1.818182  2.093023  2.710526  2.400000  2.953488  3.150000  3.142857  3.137255  3.021277  2.872340  2.261905  2.382353  1.769231  2.366667 
dram[4]:  1.631579  1.833333  2.044445  2.228571  2.555556  2.466667  3.214286  4.241379  3.815789  3.522727  3.369565  3.173913  2.600000  1.893617  1.930233  2.054054 
dram[5]:  2.320000  1.694444  1.754386  1.840000  2.564103  2.394737  3.542857  3.342105  2.745098  2.962963  2.821429  2.842105  1.906977  1.818182  1.777778  1.783784 
average row locality = 9974/3936 = 2.534045
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        67        61        75       100       101       119       111       108        89       121       115        84        80        80        81 
dram[1]:        67        59        67        71        89        77       110       108       109       118       116       117        85        84        72        86 
dram[2]:        52        55        71        76        92        86       105       103       102       109       118       106        81        81        73        71 
dram[3]:        47        63        71        73        98       104       109       107       100       126       106       101        90        79        92        71 
dram[4]:        62        66        81        70        87       104       116       101       108       116       112       109        99        85        83        76 
dram[5]:        58        61        87        79        95        87       102       108       107       125       121       118        76        78        80        66 
total reads: 8622
bank skew: 126/47 = 2.68
chip skew: 1475/1381 = 1.07
number of total write accesses:
dram[0]:         0         0         8         9         4         9        20        19        39        35        46        37         4         7         0         0 
dram[1]:         0         0        10        11         1         1        22        17        35        36        34        36         4         4         0         0 
dram[2]:         0         0        12         7         5         4        19        17        34        33        37        40         5         6         0         0 
dram[3]:         0         0         9        17         5         4        18        19        32        34        36        34         5         2         0         0 
dram[4]:         0         0        11         8         5         7        19        22        37        39        43        37         5         4         0         0 
dram[5]:         0         0        13        13         5         4        22        19        33        35        37        44         6         2         0         0 
total reads: 1352
min_bank_accesses = 0!
chip skew: 237/211 = 1.12
average mf latency per bank:
dram[0]:        471       365       971       788     10003     10398      2365      2389      2933      3297      2618      2709       933       831       418       379
dram[1]:        342       352       770       714     11801     13676      2423      2509      3121      2997      2770      2820       840       845       353       365
dram[2]:        377       375       844       838     12002     11658      2406      2649      3121      3022      2792      2846       943      5063       393       385
dram[3]:        357       344       800       730     11303     10007      2538      2377      3192      2652      3052      3099       790       647       353       350
dram[4]:        418       436       829       974     12530      9479      2409      2658      2874      2807      2741      3007       792       736       426       401
dram[5]:        352       346       641       693     11947     11674      2465      2432      3023      2695      2786      2592       940       661       361       337
maximum mf latency per bank:
dram[0]:        741       480       759       702       741       542       759       684       719       567       779       682       713       585       703       649
dram[1]:        698       513       512       718       546       546       521       533       567       614       613       696       461       469       474       601
dram[2]:        565       668       695       617       601       556       544       705       647       661       641       704       691       592       663       675
dram[3]:        735       471       537       594       585       632       590       542       652       750       632       594       496       590       434       576
dram[4]:        752       706       728       786       753       875       707       774       635       802       737       760       821       893       995       801
dram[5]:        454       513       468       547       609       537       745       539       672       647       680       667       460       578       496       398

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=110796 n_nop=106336 n_act=655 n_pre=639 n_req=1683 n_rd=2892 n_write=274 bw_util=0.05715
n_activity=27730 dram_eff=0.2283
bk0: 108a 109566i bk1: 134a 109084i bk2: 122a 109263i bk3: 150a 109041i bk4: 200a 108796i bk5: 202a 108882i bk6: 238a 108304i bk7: 222a 108343i bk8: 216a 108685i bk9: 178a 109013i bk10: 242a 107892i bk11: 230a 107910i bk12: 168a 108920i bk13: 160a 109111i bk14: 160a 109128i bk15: 162a 109108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.161278
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=110796 n_nop=106382 n_act=662 n_pre=646 n_req=1646 n_rd=2870 n_write=236 bw_util=0.05607
n_activity=29094 dram_eff=0.2135
bk0: 134a 109507i bk1: 118a 109573i bk2: 134a 109231i bk3: 142a 109125i bk4: 178a 109398i bk5: 154a 109561i bk6: 220a 108850i bk7: 216a 108815i bk8: 218a 108536i bk9: 236a 108377i bk10: 232a 108295i bk11: 234a 108227i bk12: 170a 109110i bk13: 168a 109030i bk14: 144a 109386i bk15: 172a 109201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0773855
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=110796 n_nop=106592 n_act=608 n_pre=592 n_req=1600 n_rd=2762 n_write=242 bw_util=0.05423
n_activity=26739 dram_eff=0.2247
bk0: 104a 109604i bk1: 110a 109543i bk2: 142a 109053i bk3: 152a 108961i bk4: 184a 109234i bk5: 172a 109189i bk6: 210a 108928i bk7: 206a 108704i bk8: 204a 108773i bk9: 218a 108717i bk10: 236a 107927i bk11: 212a 108113i bk12: 162a 108849i bk13: 162a 108918i bk14: 146a 109225i bk15: 142a 109373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.144382
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=110796 n_nop=106372 n_act=659 n_pre=643 n_req=1652 n_rd=2874 n_write=248 bw_util=0.05636
n_activity=28932 dram_eff=0.2158
bk0: 94a 109901i bk1: 126a 109640i bk2: 142a 109139i bk3: 146a 109126i bk4: 196a 109218i bk5: 208a 108969i bk6: 218a 108737i bk7: 214a 108751i bk8: 200a 108614i bk9: 252a 108373i bk10: 212a 108479i bk11: 202a 108415i bk12: 180a 109101i bk13: 158a 109410i bk14: 184a 108960i bk15: 142a 109660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0878461
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=110796 n_nop=106297 n_act=647 n_pre=631 n_req=1712 n_rd=2950 n_write=271 bw_util=0.05814
n_activity=27584 dram_eff=0.2335
bk0: 124a 109391i bk1: 132a 109403i bk2: 162a 108823i bk3: 140a 109248i bk4: 174a 109143i bk5: 208a 108616i bk6: 232a 108506i bk7: 202a 108774i bk8: 216a 108704i bk9: 232a 108199i bk10: 224a 107914i bk11: 218a 108020i bk12: 198a 108690i bk13: 170a 108826i bk14: 166a 108635i bk15: 152a 109208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.173102
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=110796 n_nop=106235 n_act=705 n_pre=689 n_req=1681 n_rd=2896 n_write=271 bw_util=0.05717
n_activity=30311 dram_eff=0.209
bk0: 116a 109869i bk1: 122a 109594i bk2: 174a 108725i bk3: 158a 108887i bk4: 190a 109224i bk5: 174a 109128i bk6: 204a 108991i bk7: 216a 108647i bk8: 214a 108453i bk9: 250a 108272i bk10: 242a 107912i bk11: 236a 107847i bk12: 152a 109254i bk13: 156a 109250i bk14: 160a 109172i bk15: 132a 109495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0776292

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10594, Miss = 727, Miss_rate = 0.069, Pending_hits = 14, Reservation_fails = 362
L2_cache_bank[1]: Access = 10812, Miss = 719, Miss_rate = 0.067, Pending_hits = 13, Reservation_fails = 118
L2_cache_bank[2]: Access = 10754, Miss = 715, Miss_rate = 0.066, Pending_hits = 10, Reservation_fails = 114
L2_cache_bank[3]: Access = 10798, Miss = 720, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 11061, Miss = 694, Miss_rate = 0.063, Pending_hits = 17, Reservation_fails = 261
L2_cache_bank[5]: Access = 11623, Miss = 687, Miss_rate = 0.059, Pending_hits = 11, Reservation_fails = 282
L2_cache_bank[6]: Access = 10995, Miss = 713, Miss_rate = 0.065, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 10476, Miss = 724, Miss_rate = 0.069, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 10863, Miss = 748, Miss_rate = 0.069, Pending_hits = 13, Reservation_fails = 163
L2_cache_bank[9]: Access = 10421, Miss = 727, Miss_rate = 0.070, Pending_hits = 12, Reservation_fails = 102
L2_cache_bank[10]: Access = 11079, Miss = 726, Miss_rate = 0.066, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 10508, Miss = 722, Miss_rate = 0.069, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 129984
L2_total_cache_misses = 8622
L2_total_cache_miss_rate = 0.0663
L2_total_cache_pending_hits = 126
L2_total_cache_reservation_fails = 1402
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7541
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 782
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113172
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1074
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.145
L2_cache_fill_port_util = 0.034

icnt_total_pkts_mem_to_simt=192554
icnt_total_pkts_simt_to_mem=244425
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.7923
	minimum = 6
	maximum = 420
Network latency average = 18.0794
	minimum = 6
	maximum = 401
Slowest packet = 42108
Flit latency average = 18.4514
	minimum = 6
	maximum = 400
Slowest flit = 84349
Fragmentation average = 0.0033949
	minimum = 0
	maximum = 172
Injected packet rate average = 0.169648
	minimum = 0.138931 (at node 13)
	maximum = 0.1987 (at node 25)
Accepted packet rate average = 0.169648
	minimum = 0.138931 (at node 13)
	maximum = 0.1987 (at node 25)
Injected flit rate average = 0.279178
	minimum = 0.255773 (at node 20)
	maximum = 0.32817 (at node 5)
Accepted flit rate average= 0.279178
	minimum = 0.192795 (at node 13)
	maximum = 0.378908 (at node 25)
Injected packet length average = 1.64563
Accepted packet length average = 1.64563
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0129 (7 samples)
	minimum = 6 (7 samples)
	maximum = 162.571 (7 samples)
Network latency average = 14.9287 (7 samples)
	minimum = 6 (7 samples)
	maximum = 128.286 (7 samples)
Flit latency average = 15.1299 (7 samples)
	minimum = 6 (7 samples)
	maximum = 126.143 (7 samples)
Fragmentation average = 0.000484985 (7 samples)
	minimum = 0 (7 samples)
	maximum = 24.5714 (7 samples)
Injected packet rate average = 0.0568575 (7 samples)
	minimum = 0.0397119 (7 samples)
	maximum = 0.119076 (7 samples)
Accepted packet rate average = 0.0568575 (7 samples)
	minimum = 0.0397119 (7 samples)
	maximum = 0.119076 (7 samples)
Injected flit rate average = 0.101401 (7 samples)
	minimum = 0.0706618 (7 samples)
	maximum = 0.188415 (7 samples)
Accepted flit rate average = 0.101401 (7 samples)
	minimum = 0.0641653 (7 samples)
	maximum = 0.238794 (7 samples)
Injected packet size average = 1.78342 (7 samples)
Accepted packet size average = 1.78342 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 42 sec (162 sec)
gpgpu_simulation_rate = 28852 (inst/sec)
gpgpu_simulation_rate = 518 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,83941)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,83941)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,83941)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,83941)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,83941)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,83941)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,83941)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,83941)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,83941)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,83941)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,83941)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,83941)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,83941)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,83941)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,83941)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,83941)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,83941)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,83941)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,83941)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,83941)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,83941)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,83941)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,83941)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,83941)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,83941)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,83941)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,83941)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,83941)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,83941)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,83941)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,83941)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,83941)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,83941)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,83941)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,83941)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,83941)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,83941)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,83941)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,83941)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,83941)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,83941)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,83941)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,83941)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,83941)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,83941)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(39,0,0) tid=(286,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(36,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(26,0,0) tid=(510,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(8,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 84441  inst.: 5013400 (ipc=678.7) sim_rate=30384 (inst/sec) elapsed = 0:0:02:45 / Tue Apr 16 16:56:16 2019
GPGPU-Sim uArch: cycles simulated: 84941  inst.: 5059399 (ipc=385.3) sim_rate=30478 (inst/sec) elapsed = 0:0:02:46 / Tue Apr 16 16:56:17 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(18,0,0) tid=(479,0,0)
GPGPU-Sim uArch: cycles simulated: 85441  inst.: 5100894 (ipc=284.5) sim_rate=30544 (inst/sec) elapsed = 0:0:02:47 / Tue Apr 16 16:56:18 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1700,83941), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1701,83941)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1766,83941), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1767,83941)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1877,83941), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1878,83941)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1952,83941), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1953,83941)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1955,83941), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1956,83941)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1979,83941), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1980,83941)
GPGPU-Sim uArch: cycles simulated: 85941  inst.: 5152853 (ipc=239.4) sim_rate=30671 (inst/sec) elapsed = 0:0:02:48 / Tue Apr 16 16:56:19 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2045,83941), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2046,83941)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(43,0,0) tid=(290,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2114,83941), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2115,83941)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2189,83941), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2190,83941)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2257,83941), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2258,83941)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2328,83941), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2329,83941)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2353,83941), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2354,83941)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2379,83941), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2380,83941)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2383,83941), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2384,83941)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2414,83941), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2415,83941)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2451,83941), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2452,83941)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2463,83941), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2464,83941)
GPGPU-Sim uArch: cycles simulated: 86441  inst.: 5240769 (ipc=226.7) sim_rate=31010 (inst/sec) elapsed = 0:0:02:49 / Tue Apr 16 16:56:20 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2520,83941), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2521,83941)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2568,83941), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2583,83941), 2 CTAs running
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(59,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2661,83941), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2691,83941), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2697,83941), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2706,83941), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2736,83941), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2765,83941), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2770,83941), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2780,83941), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2885,83941), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 86941  inst.: 5309550 (ipc=211.8) sim_rate=31050 (inst/sec) elapsed = 0:0:02:51 / Tue Apr 16 16:56:22 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3007,83941), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3037,83941), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3046,83941), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3209,83941), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3215,83941), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3242,83941), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3273,83941), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3278,83941), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3287,83941), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3290,83941), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3346,83941), 1 CTAs running
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(56,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3712,83941), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3721,83941), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3733,83941), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3739,83941), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3804,83941), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3841,83941), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3845,83941), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3862,83941), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3877,83941), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 87941  inst.: 5397617 (ipc=180.9) sim_rate=31381 (inst/sec) elapsed = 0:0:02:52 / Tue Apr 16 16:56:23 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4045,83941), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4075,83941), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4117,83941), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4126,83941), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4132,83941), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4147,83941), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4183,83941), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4189,83941), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4204,83941), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4249,83941), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4264,83941), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4270,83941), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4270,83941), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4361,83941), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 9.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 4362
gpu_sim_insn = 731316
gpu_ipc =     167.6561
gpu_tot_sim_cycle = 88303
gpu_tot_sim_insn = 5405390
gpu_tot_ipc =      61.2141
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10547
gpu_stall_icnt2sh    = 42866
gpu_total_sim_rate=31426

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 370583
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 21613, Miss = 8532, Miss_rate = 0.395, Pending_hits = 428, Reservation_fails = 22867
	L1D_cache_core[1]: Access = 22263, Miss = 8729, Miss_rate = 0.392, Pending_hits = 386, Reservation_fails = 22526
	L1D_cache_core[2]: Access = 21720, Miss = 8709, Miss_rate = 0.401, Pending_hits = 386, Reservation_fails = 24058
	L1D_cache_core[3]: Access = 22067, Miss = 8758, Miss_rate = 0.397, Pending_hits = 386, Reservation_fails = 24867
	L1D_cache_core[4]: Access = 21026, Miss = 8245, Miss_rate = 0.392, Pending_hits = 369, Reservation_fails = 23041
	L1D_cache_core[5]: Access = 24483, Miss = 9618, Miss_rate = 0.393, Pending_hits = 422, Reservation_fails = 24903
	L1D_cache_core[6]: Access = 23772, Miss = 9317, Miss_rate = 0.392, Pending_hits = 361, Reservation_fails = 24566
	L1D_cache_core[7]: Access = 21876, Miss = 8840, Miss_rate = 0.404, Pending_hits = 379, Reservation_fails = 24723
	L1D_cache_core[8]: Access = 21729, Miss = 8650, Miss_rate = 0.398, Pending_hits = 353, Reservation_fails = 23395
	L1D_cache_core[9]: Access = 21897, Miss = 8729, Miss_rate = 0.399, Pending_hits = 366, Reservation_fails = 23577
	L1D_cache_core[10]: Access = 21650, Miss = 8637, Miss_rate = 0.399, Pending_hits = 355, Reservation_fails = 24333
	L1D_cache_core[11]: Access = 20579, Miss = 8079, Miss_rate = 0.393, Pending_hits = 358, Reservation_fails = 23369
	L1D_cache_core[12]: Access = 22331, Miss = 8972, Miss_rate = 0.402, Pending_hits = 332, Reservation_fails = 25775
	L1D_cache_core[13]: Access = 19762, Miss = 7915, Miss_rate = 0.401, Pending_hits = 352, Reservation_fails = 21917
	L1D_cache_core[14]: Access = 22571, Miss = 9032, Miss_rate = 0.400, Pending_hits = 330, Reservation_fails = 25119
	L1D_total_cache_accesses = 329339
	L1D_total_cache_misses = 130762
	L1D_total_cache_miss_rate = 0.3970
	L1D_total_cache_pending_hits = 5563
	L1D_total_cache_reservation_fails = 359036
	L1D_cache_data_port_util = 0.180
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 65711
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 189657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 59876
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65231
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 44
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 114933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 299160
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 368525
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1625, 1178, 1638, 1167, 1599, 1180, 1597, 1206, 1651, 1193, 1584, 1128, 1167, 1558, 1610, 1651, 677, 651, 690, 636, 638, 1057, 703, 1109, 677, 1096, 690, 636, 677, 677, 677, 636, 677, 664, 638, 1044, 677, 632, 638, 1044, 642, 1100, 1115, 657, 1089, 1063, 601, 631, 
gpgpu_n_tot_thrd_icount = 21890208
gpgpu_n_tot_w_icount = 684069
gpgpu_n_stall_shd_mem = 532835
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15829
gpgpu_n_mem_write_global = 118334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 547996
gpgpu_n_store_insn = 221224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 715642
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 529424
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:837835	W0_Idle:269159	W0_Scoreboard:353371	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:117	W18:195	W19:572	W20:728	W21:1248	W22:1820	W23:1716	W24:1885	W25:1820	W26:1482	W27:819	W28:377	W29:143	W30:52	W31:0	W32:120512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 126632 {8:15829,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4736784 {40:118291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2152744 {136:15829,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946672 {8:118334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 403 
maxdqlatency = 0 
maxmflatency = 995 
averagemflatency = 233 
max_icnt2mem_latency = 495 
max_icnt2sh_latency = 88302 
mrq_lat_table:7722 	278 	353 	623 	777 	302 	203 	73 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	105680 	27486 	1012 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17067 	4981 	10491 	90033 	9218 	2478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6604 	6467 	2679 	94 	0 	0 	0 	1 	6 	22 	465 	10375 	71078 	36387 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	140 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         5        14        14        32        32        27        21        49        26        24        48         9         8         7         7 
dram[1]:         3         4        14        14        31        31        31        32        46        28        33        24         6         8         6         9 
dram[2]:         5         4        14        14        31        29        32        25        42        55        52        30         6         6         8        10 
dram[3]:         4         9        14        16        34        29        23        23        44        54        54        46         9         7         5        14 
dram[4]:         4         5        14        16        33        28        25        28        41        56        55        49        16         6        10         7 
dram[5]:         7         4        14        16        33        28        31        30        45        35        41        44         6         8         5         5 
maximum service time to same row:
dram[0]:      6184      4612      7065      4546      8700      6539      6441      7781      6091      7547      8344      5478      7477      7563      6996      5396 
dram[1]:      5734     11297      5715      5167      7533     13119      9246      6037      4961      4953      5522      6539      7647      7980     10775      7537 
dram[2]:      7333      8078      4678      6319      9379      8728      7080     10589      7154      7869      5081      6779      8613      9597      8020      5550 
dram[3]:      6668      6731      4988      6449      5570      6310      6981      4981      7347      6622      6916      8587      8122     13462     13912      5442 
dram[4]:      5422      6431      4080      6434      5033      5109      5102     11752      7294      3873      3968      6852      6635      9319      6397      5995 
dram[5]:      7785      6113      6536      5505      5428      7832      9061      8612      5905      4921      7950      6597      6125     10506      6819     11640 
average row accesses per activate:
dram[0]:  1.636364  1.522727  2.628572  2.550000  2.363636  2.444444  2.840000  3.333333  4.323529  4.592593  3.479167  2.980392  2.046512  2.121951  1.904762  2.025000 
dram[1]:  1.810811  1.787879  2.456522  2.558140  2.903226  2.888889  3.783784  3.676471  3.200000  3.080000  2.884615  3.060000  1.934783  1.760000  1.894737  2.000000 
dram[2]:  1.485714  1.617647  2.217391  2.066667  2.939394  2.787879  3.647059  3.636364  3.777778  4.303030  2.924528  3.650000  1.869565  2.071429  2.027778  2.366667 
dram[3]:  1.740741  1.852941  2.522727  3.069767  2.710526  2.543478  3.093023  3.150000  3.142857  3.137255  3.021277  2.872340  2.261905  2.382353  1.769231  2.366667 
dram[4]:  1.631579  1.833333  2.555556  2.628572  2.555556  2.478261  3.209302  4.241379  3.815789  3.522727  3.369565  3.173913  2.600000  1.893617  1.930233  2.054054 
dram[5]:  2.320000  1.694444  2.298246  2.560000  2.564103  2.461539  3.527778  3.410256  2.745098  2.962963  2.821429  2.842105  1.906977  1.818182  1.777778  1.783784 
average row locality = 10333/3944 = 2.619929
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        67        69        81       100       101       120       111       108        89       121       115        84        80        80        81 
dram[1]:        67        59        77        79        89        77       112       108       109       118       116       117        85        84        72        86 
dram[2]:        52        55        78        79        92        87       105       103       102       109       118       106        81        81        73        71 
dram[3]:        47        63        80        85        98       106       111       107       100       126       106       101        90        79        92        71 
dram[4]:        62        66        89        75        87       105       117       101       108       116       112       109        99        85        83        76 
dram[5]:        58        61        95        88        95        88       103       110       107       125       121       118        76        78        80        66 
total reads: 8729
bank skew: 126/47 = 2.68
chip skew: 1490/1392 = 1.07
number of total write accesses:
dram[0]:         0         0        23        21         4         9        22        19        39        35        46        37         4         7         0         0 
dram[1]:         0         0        36        31         1         1        28        17        35        36        34        36         4         4         0         0 
dram[2]:         0         0        24        14         5         5        19        17        34        33        37        40         5         6         0         0 
dram[3]:         0         0        31        47         5        11        22        19        32        34        36        34         5         2         0         0 
dram[4]:         0         0        26        17         5         9        21        22        37        39        43        37         5         4         0         0 
dram[5]:         0         0        36        40         5         8        24        23        33        35        37        44         6         2         0         0 
total reads: 1604
min_bank_accesses = 0!
chip skew: 293/239 = 1.23
average mf latency per bank:
dram[0]:        471       365       929       833     10437     10812      2451      2571      2933      3297      2618      2709       933       831       418       379
dram[1]:        342       352       709       708     12371     14225      2449      2666      3121      2997      2770      2820       840       845       353       365
dram[2]:        377       375       869       990     12498     12024      2600      2846      3121      3022      2792      2846       943      9004       393       385
dram[3]:        357       344       781       682     11797      9656      2567      2519      3192      2652      3052      3099       790       647       353       350
dram[4]:        418       436       889      1068     13013      9614      2493      2802      2874      2807      2741      3007       792       736       426       401
dram[5]:        352       346       629       661     12384     11507      2568      2472      3023      2695      2786      2592       940       661       361       337
maximum mf latency per bank:
dram[0]:        741       480       759       702       741       542       759       684       719       567       779       682       713       585       703       649
dram[1]:        698       513       537       718       586       546       525       533       567       614       613       696       461       469       474       601
dram[2]:        565       668       695       617       601       625       544       705       647       661       641       704       691       617       663       675
dram[3]:        735       471       586       594       586       632       590       542       652       750       632       594       496       590       434       576
dram[4]:        752       706       728       786       753       875       707       774       635       802       737       760       821       893       995       801
dram[5]:        454       513       468       547       609       537       745       539       672       647       680       667       460       578       496       398

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116553 n_nop=112032 n_act=656 n_pre=640 n_req=1727 n_rd=2922 n_write=303 bw_util=0.05534
n_activity=28227 dram_eff=0.2285
bk0: 108a 115324i bk1: 134a 114842i bk2: 138a 114816i bk3: 162a 114620i bk4: 200a 114554i bk5: 202a 114640i bk6: 240a 114026i bk7: 222a 114099i bk8: 216a 114441i bk9: 178a 114769i bk10: 242a 113648i bk11: 230a 113666i bk12: 168a 114676i bk13: 160a 114867i bk14: 160a 114885i bk15: 162a 114865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.15574
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116553 n_nop=112047 n_act=662 n_pre=646 n_req=1718 n_rd=2910 n_write=288 bw_util=0.05488
n_activity=29689 dram_eff=0.2154
bk0: 134a 115264i bk1: 118a 115330i bk2: 154a 114650i bk3: 158a 114586i bk4: 178a 115155i bk5: 154a 115318i bk6: 224a 114550i bk7: 216a 114572i bk8: 218a 114293i bk9: 236a 114134i bk10: 232a 114052i bk11: 234a 113984i bk12: 170a 114867i bk13: 168a 114787i bk14: 144a 115143i bk15: 172a 114958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0980584
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116553 n_nop=112305 n_act=609 n_pre=593 n_req=1631 n_rd=2784 n_write=262 bw_util=0.05227
n_activity=27069 dram_eff=0.2251
bk0: 104a 115361i bk1: 110a 115300i bk2: 156a 114631i bk3: 158a 114613i bk4: 184a 114992i bk5: 174a 114912i bk6: 210a 114684i bk7: 206a 114460i bk8: 204a 114530i bk9: 218a 114474i bk10: 236a 113684i bk11: 212a 113870i bk12: 162a 114606i bk13: 162a 114675i bk14: 146a 114982i bk15: 142a 115130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.140408
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116553 n_nop=112014 n_act=660 n_pre=644 n_req=1740 n_rd=2924 n_write=311 bw_util=0.05551
n_activity=29656 dram_eff=0.2182
bk0: 94a 115658i bk1: 126a 115398i bk2: 160a 114581i bk3: 170a 114449i bk4: 196a 114977i bk5: 212a 114572i bk6: 222a 114449i bk7: 214a 114506i bk8: 200a 114370i bk9: 252a 114129i bk10: 212a 114235i bk11: 202a 114172i bk12: 180a 114858i bk13: 158a 115167i bk14: 184a 114717i bk15: 142a 115417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.113408
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116553 n_nop=111992 n_act=649 n_pre=633 n_req=1755 n_rd=2980 n_write=299 bw_util=0.05627
n_activity=28131 dram_eff=0.2331
bk0: 124a 115148i bk1: 132a 115160i bk2: 178a 114416i bk3: 150a 114894i bk4: 174a 114901i bk5: 210a 114338i bk6: 234a 114216i bk7: 202a 114529i bk8: 216a 114460i bk9: 232a 113956i bk10: 224a 113671i bk11: 218a 113777i bk12: 198a 114447i bk13: 170a 114583i bk14: 166a 114392i bk15: 152a 114965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.165418
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116553 n_nop=111884 n_act=708 n_pre=692 n_req=1762 n_rd=2938 n_write=331 bw_util=0.05609
n_activity=30994 dram_eff=0.2109
bk0: 116a 115626i bk1: 122a 115352i bk2: 190a 114156i bk3: 176a 114306i bk4: 190a 114984i bk5: 176a 114789i bk6: 206a 114712i bk7: 220a 114340i bk8: 214a 114207i bk9: 250a 114027i bk10: 242a 113667i bk11: 236a 113602i bk12: 152a 115009i bk13: 156a 115007i bk14: 160a 114929i bk15: 132a 115252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0976122

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10864, Miss = 736, Miss_rate = 0.068, Pending_hits = 22, Reservation_fails = 362
L2_cache_bank[1]: Access = 11085, Miss = 725, Miss_rate = 0.065, Pending_hits = 19, Reservation_fails = 118
L2_cache_bank[2]: Access = 11026, Miss = 727, Miss_rate = 0.066, Pending_hits = 30, Reservation_fails = 114
L2_cache_bank[3]: Access = 11067, Miss = 728, Miss_rate = 0.066, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[4]: Access = 11333, Miss = 701, Miss_rate = 0.062, Pending_hits = 22, Reservation_fails = 261
L2_cache_bank[5]: Access = 12895, Miss = 691, Miss_rate = 0.054, Pending_hits = 15, Reservation_fails = 282
L2_cache_bank[6]: Access = 11267, Miss = 724, Miss_rate = 0.064, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[7]: Access = 10757, Miss = 738, Miss_rate = 0.069, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[8]: Access = 11136, Miss = 757, Miss_rate = 0.068, Pending_hits = 21, Reservation_fails = 163
L2_cache_bank[9]: Access = 10699, Miss = 733, Miss_rate = 0.069, Pending_hits = 17, Reservation_fails = 102
L2_cache_bank[10]: Access = 11353, Miss = 735, Miss_rate = 0.065, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[11]: Access = 10786, Miss = 734, Miss_rate = 0.068, Pending_hits = 33, Reservation_fails = 0
L2_total_cache_accesses = 134268
L2_total_cache_misses = 8729
L2_total_cache_miss_rate = 0.0650
L2_total_cache_pending_hits = 271
L2_total_cache_reservation_fails = 1402
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7541
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 782
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 233
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1181
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.143
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=197974
icnt_total_pkts_simt_to_mem=252709
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.7298
	minimum = 6
	maximum = 302
Network latency average = 29.1426
	minimum = 6
	maximum = 182
Slowest packet = 260468
Flit latency average = 33.7693
	minimum = 6
	maximum = 181
Slowest flit = 444216
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0727495
	minimum = 0.0467675 (at node 3)
	maximum = 0.291609 (at node 20)
Accepted packet rate average = 0.0727495
	minimum = 0.0467675 (at node 3)
	maximum = 0.291609 (at node 20)
Injected flit rate average = 0.116358
	minimum = 0.0809262 (at node 18)
	maximum = 0.313618 (at node 20)
Accepted flit rate average= 0.116358
	minimum = 0.0577717 (at node 3)
	maximum = 0.577717 (at node 20)
Injected packet length average = 1.59944
Accepted packet length average = 1.59944
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.8525 (8 samples)
	minimum = 6 (8 samples)
	maximum = 180 (8 samples)
Network latency average = 16.7055 (8 samples)
	minimum = 6 (8 samples)
	maximum = 135 (8 samples)
Flit latency average = 17.4598 (8 samples)
	minimum = 6 (8 samples)
	maximum = 133 (8 samples)
Fragmentation average = 0.000424362 (8 samples)
	minimum = 0 (8 samples)
	maximum = 21.5 (8 samples)
Injected packet rate average = 0.058844 (8 samples)
	minimum = 0.0405939 (8 samples)
	maximum = 0.140643 (8 samples)
Accepted packet rate average = 0.058844 (8 samples)
	minimum = 0.0405939 (8 samples)
	maximum = 0.140643 (8 samples)
Injected flit rate average = 0.103271 (8 samples)
	minimum = 0.0719449 (8 samples)
	maximum = 0.204065 (8 samples)
Accepted flit rate average = 0.103271 (8 samples)
	minimum = 0.0633661 (8 samples)
	maximum = 0.281159 (8 samples)
Injected packet size average = 1.75499 (8 samples)
Accepted packet size average = 1.75499 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 52 sec (172 sec)
gpgpu_simulation_rate = 31426 (inst/sec)
gpgpu_simulation_rate = 513 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,88303)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,88303)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,88303)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,88303)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,88303)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,88303)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,88303)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,88303)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,88303)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,88303)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,88303)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,88303)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,88303)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,88303)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,88303)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,88303)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,88303)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,88303)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,88303)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,88303)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,88303)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,88303)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,88303)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,88303)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,88303)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,88303)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,88303)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,88303)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,88303)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,88303)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,88303)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,88303)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,88303)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,88303)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,88303)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,88303)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,88303)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,88303)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,88303)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,88303)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,88303)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,88303)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,88303)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,88303)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,88303)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(12,0,0) tid=(315,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(5,0,0) tid=(283,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(35,0,0) tid=(411,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(10,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 88803  inst.: 5726540 (ipc=642.3) sim_rate=32537 (inst/sec) elapsed = 0:0:02:56 / Tue Apr 16 16:56:27 2019
GPGPU-Sim uArch: cycles simulated: 89303  inst.: 5761545 (ipc=356.2) sim_rate=32551 (inst/sec) elapsed = 0:0:02:57 / Tue Apr 16 16:56:28 2019
GPGPU-Sim uArch: cycles simulated: 89803  inst.: 5785925 (ipc=253.7) sim_rate=32505 (inst/sec) elapsed = 0:0:02:58 / Tue Apr 16 16:56:29 2019
GPGPU-Sim uArch: cycles simulated: 90303  inst.: 5799970 (ipc=197.3) sim_rate=32402 (inst/sec) elapsed = 0:0:02:59 / Tue Apr 16 16:56:30 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(7,0,0) tid=(399,0,0)
GPGPU-Sim uArch: cycles simulated: 91303  inst.: 5819927 (ipc=138.2) sim_rate=32332 (inst/sec) elapsed = 0:0:03:00 / Tue Apr 16 16:56:31 2019
GPGPU-Sim uArch: cycles simulated: 91803  inst.: 5831034 (ipc=121.6) sim_rate=32215 (inst/sec) elapsed = 0:0:03:01 / Tue Apr 16 16:56:32 2019
GPGPU-Sim uArch: cycles simulated: 92303  inst.: 5844312 (ipc=109.7) sim_rate=32111 (inst/sec) elapsed = 0:0:03:02 / Tue Apr 16 16:56:33 2019
GPGPU-Sim uArch: cycles simulated: 92803  inst.: 5857997 (ipc=100.6) sim_rate=32010 (inst/sec) elapsed = 0:0:03:03 / Tue Apr 16 16:56:34 2019
GPGPU-Sim uArch: cycles simulated: 93303  inst.: 5870596 (ipc=93.0) sim_rate=31905 (inst/sec) elapsed = 0:0:03:04 / Tue Apr 16 16:56:35 2019
GPGPU-Sim uArch: cycles simulated: 93803  inst.: 5883716 (ipc=87.0) sim_rate=31803 (inst/sec) elapsed = 0:0:03:05 / Tue Apr 16 16:56:36 2019
GPGPU-Sim uArch: cycles simulated: 94303  inst.: 5897772 (ipc=82.1) sim_rate=31708 (inst/sec) elapsed = 0:0:03:06 / Tue Apr 16 16:56:37 2019
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(23,0,0) tid=(331,0,0)
GPGPU-Sim uArch: cycles simulated: 94803  inst.: 5913377 (ipc=78.2) sim_rate=31622 (inst/sec) elapsed = 0:0:03:07 / Tue Apr 16 16:56:38 2019
GPGPU-Sim uArch: cycles simulated: 95303  inst.: 5925965 (ipc=74.4) sim_rate=31521 (inst/sec) elapsed = 0:0:03:08 / Tue Apr 16 16:56:39 2019
GPGPU-Sim uArch: cycles simulated: 95803  inst.: 5940586 (ipc=71.4) sim_rate=31431 (inst/sec) elapsed = 0:0:03:09 / Tue Apr 16 16:56:40 2019
GPGPU-Sim uArch: cycles simulated: 96303  inst.: 5956620 (ipc=68.9) sim_rate=31350 (inst/sec) elapsed = 0:0:03:10 / Tue Apr 16 16:56:41 2019
GPGPU-Sim uArch: cycles simulated: 96803  inst.: 5972433 (ipc=66.7) sim_rate=31269 (inst/sec) elapsed = 0:0:03:11 / Tue Apr 16 16:56:42 2019
GPGPU-Sim uArch: cycles simulated: 97303  inst.: 5984270 (ipc=64.3) sim_rate=31168 (inst/sec) elapsed = 0:0:03:12 / Tue Apr 16 16:56:43 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(6,0,0) tid=(307,0,0)
GPGPU-Sim uArch: cycles simulated: 97803  inst.: 5998680 (ipc=62.5) sim_rate=30921 (inst/sec) elapsed = 0:0:03:14 / Tue Apr 16 16:56:45 2019
GPGPU-Sim uArch: cycles simulated: 98303  inst.: 6013716 (ipc=60.8) sim_rate=30682 (inst/sec) elapsed = 0:0:03:16 / Tue Apr 16 16:56:47 2019
GPGPU-Sim uArch: cycles simulated: 98803  inst.: 6029395 (ipc=59.4) sim_rate=30606 (inst/sec) elapsed = 0:0:03:17 / Tue Apr 16 16:56:48 2019
GPGPU-Sim uArch: cycles simulated: 99303  inst.: 6043173 (ipc=58.0) sim_rate=30521 (inst/sec) elapsed = 0:0:03:18 / Tue Apr 16 16:56:49 2019
GPGPU-Sim uArch: cycles simulated: 99803  inst.: 6060836 (ipc=57.0) sim_rate=30456 (inst/sec) elapsed = 0:0:03:19 / Tue Apr 16 16:56:50 2019
GPGPU-Sim uArch: cycles simulated: 100303  inst.: 6079490 (ipc=56.2) sim_rate=30397 (inst/sec) elapsed = 0:0:03:20 / Tue Apr 16 16:56:51 2019
GPGPU-Sim uArch: cycles simulated: 100803  inst.: 6094388 (ipc=55.1) sim_rate=30320 (inst/sec) elapsed = 0:0:03:21 / Tue Apr 16 16:56:52 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(14,0,0) tid=(412,0,0)
GPGPU-Sim uArch: cycles simulated: 101303  inst.: 6111305 (ipc=54.3) sim_rate=30253 (inst/sec) elapsed = 0:0:03:22 / Tue Apr 16 16:56:53 2019
GPGPU-Sim uArch: cycles simulated: 101803  inst.: 6124781 (ipc=53.3) sim_rate=30171 (inst/sec) elapsed = 0:0:03:23 / Tue Apr 16 16:56:54 2019
GPGPU-Sim uArch: cycles simulated: 102303  inst.: 6139894 (ipc=52.5) sim_rate=30097 (inst/sec) elapsed = 0:0:03:24 / Tue Apr 16 16:56:55 2019
GPGPU-Sim uArch: cycles simulated: 102803  inst.: 6156723 (ipc=51.8) sim_rate=30032 (inst/sec) elapsed = 0:0:03:25 / Tue Apr 16 16:56:56 2019
GPGPU-Sim uArch: cycles simulated: 103303  inst.: 6172589 (ipc=51.1) sim_rate=29964 (inst/sec) elapsed = 0:0:03:26 / Tue Apr 16 16:56:57 2019
GPGPU-Sim uArch: cycles simulated: 103803  inst.: 6190876 (ipc=50.7) sim_rate=29763 (inst/sec) elapsed = 0:0:03:28 / Tue Apr 16 16:56:59 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(13,0,0) tid=(330,0,0)
GPGPU-Sim uArch: cycles simulated: 104303  inst.: 6208240 (ipc=50.2) sim_rate=29704 (inst/sec) elapsed = 0:0:03:29 / Tue Apr 16 16:57:00 2019
GPGPU-Sim uArch: cycles simulated: 104803  inst.: 6225932 (ipc=49.7) sim_rate=29647 (inst/sec) elapsed = 0:0:03:30 / Tue Apr 16 16:57:01 2019
GPGPU-Sim uArch: cycles simulated: 105303  inst.: 6241731 (ipc=49.2) sim_rate=29442 (inst/sec) elapsed = 0:0:03:32 / Tue Apr 16 16:57:03 2019
GPGPU-Sim uArch: cycles simulated: 105803  inst.: 6258710 (ipc=48.8) sim_rate=29246 (inst/sec) elapsed = 0:0:03:34 / Tue Apr 16 16:57:05 2019
GPGPU-Sim uArch: cycles simulated: 106303  inst.: 6276226 (ipc=48.4) sim_rate=29191 (inst/sec) elapsed = 0:0:03:35 / Tue Apr 16 16:57:06 2019
GPGPU-Sim uArch: cycles simulated: 106803  inst.: 6292200 (ipc=47.9) sim_rate=29130 (inst/sec) elapsed = 0:0:03:36 / Tue Apr 16 16:57:07 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(14,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 107303  inst.: 6308648 (ipc=47.5) sim_rate=29072 (inst/sec) elapsed = 0:0:03:37 / Tue Apr 16 16:57:08 2019
GPGPU-Sim uArch: cycles simulated: 107803  inst.: 6325457 (ipc=47.2) sim_rate=29015 (inst/sec) elapsed = 0:0:03:38 / Tue Apr 16 16:57:09 2019
GPGPU-Sim uArch: cycles simulated: 108303  inst.: 6341494 (ipc=46.8) sim_rate=28956 (inst/sec) elapsed = 0:0:03:39 / Tue Apr 16 16:57:10 2019
GPGPU-Sim uArch: cycles simulated: 108803  inst.: 6357809 (ipc=46.5) sim_rate=28899 (inst/sec) elapsed = 0:0:03:40 / Tue Apr 16 16:57:11 2019
GPGPU-Sim uArch: cycles simulated: 109303  inst.: 6374163 (ipc=46.1) sim_rate=28842 (inst/sec) elapsed = 0:0:03:41 / Tue Apr 16 16:57:12 2019
GPGPU-Sim uArch: cycles simulated: 109803  inst.: 6392402 (ipc=45.9) sim_rate=28794 (inst/sec) elapsed = 0:0:03:42 / Tue Apr 16 16:57:13 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(7,0,0) tid=(280,0,0)
GPGPU-Sim uArch: cycles simulated: 110303  inst.: 6408806 (ipc=45.6) sim_rate=28739 (inst/sec) elapsed = 0:0:03:43 / Tue Apr 16 16:57:14 2019
GPGPU-Sim uArch: cycles simulated: 110803  inst.: 6424224 (ipc=45.3) sim_rate=28679 (inst/sec) elapsed = 0:0:03:44 / Tue Apr 16 16:57:15 2019
GPGPU-Sim uArch: cycles simulated: 111303  inst.: 6438686 (ipc=44.9) sim_rate=28489 (inst/sec) elapsed = 0:0:03:46 / Tue Apr 16 16:57:17 2019
GPGPU-Sim uArch: cycles simulated: 111803  inst.: 6457281 (ipc=44.8) sim_rate=28321 (inst/sec) elapsed = 0:0:03:48 / Tue Apr 16 16:57:19 2019
GPGPU-Sim uArch: cycles simulated: 112303  inst.: 6474870 (ipc=44.6) sim_rate=28274 (inst/sec) elapsed = 0:0:03:49 / Tue Apr 16 16:57:20 2019
GPGPU-Sim uArch: cycles simulated: 112803  inst.: 6488654 (ipc=44.2) sim_rate=28211 (inst/sec) elapsed = 0:0:03:50 / Tue Apr 16 16:57:21 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(1,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 113303  inst.: 6502367 (ipc=43.9) sim_rate=28148 (inst/sec) elapsed = 0:0:03:51 / Tue Apr 16 16:57:22 2019
GPGPU-Sim uArch: cycles simulated: 113803  inst.: 6515834 (ipc=43.5) sim_rate=28085 (inst/sec) elapsed = 0:0:03:52 / Tue Apr 16 16:57:23 2019
GPGPU-Sim uArch: cycles simulated: 114303  inst.: 6530652 (ipc=43.3) sim_rate=28028 (inst/sec) elapsed = 0:0:03:53 / Tue Apr 16 16:57:24 2019
GPGPU-Sim uArch: cycles simulated: 114803  inst.: 6547089 (ipc=43.1) sim_rate=27979 (inst/sec) elapsed = 0:0:03:54 / Tue Apr 16 16:57:25 2019
GPGPU-Sim uArch: cycles simulated: 115303  inst.: 6562051 (ipc=42.8) sim_rate=27923 (inst/sec) elapsed = 0:0:03:55 / Tue Apr 16 16:57:26 2019
GPGPU-Sim uArch: cycles simulated: 115803  inst.: 6575643 (ipc=42.6) sim_rate=27862 (inst/sec) elapsed = 0:0:03:56 / Tue Apr 16 16:57:27 2019
GPGPU-Sim uArch: cycles simulated: 116303  inst.: 6589098 (ipc=42.3) sim_rate=27802 (inst/sec) elapsed = 0:0:03:57 / Tue Apr 16 16:57:28 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(14,0,0) tid=(475,0,0)
GPGPU-Sim uArch: cycles simulated: 116803  inst.: 6600756 (ipc=41.9) sim_rate=27734 (inst/sec) elapsed = 0:0:03:58 / Tue Apr 16 16:57:29 2019
GPGPU-Sim uArch: cycles simulated: 117303  inst.: 6614448 (ipc=41.7) sim_rate=27560 (inst/sec) elapsed = 0:0:04:00 / Tue Apr 16 16:57:31 2019
GPGPU-Sim uArch: cycles simulated: 117803  inst.: 6629171 (ipc=41.5) sim_rate=27393 (inst/sec) elapsed = 0:0:04:02 / Tue Apr 16 16:57:33 2019
GPGPU-Sim uArch: cycles simulated: 118303  inst.: 6645777 (ipc=41.3) sim_rate=27348 (inst/sec) elapsed = 0:0:04:03 / Tue Apr 16 16:57:34 2019
GPGPU-Sim uArch: cycles simulated: 118803  inst.: 6657967 (ipc=41.1) sim_rate=27286 (inst/sec) elapsed = 0:0:04:04 / Tue Apr 16 16:57:35 2019
GPGPU-Sim uArch: cycles simulated: 119303  inst.: 6671097 (ipc=40.8) sim_rate=27228 (inst/sec) elapsed = 0:0:04:05 / Tue Apr 16 16:57:36 2019
GPGPU-Sim uArch: cycles simulated: 119803  inst.: 6687250 (ipc=40.7) sim_rate=27183 (inst/sec) elapsed = 0:0:04:06 / Tue Apr 16 16:57:37 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(2,0,0) tid=(278,0,0)
GPGPU-Sim uArch: cycles simulated: 120303  inst.: 6700888 (ipc=40.5) sim_rate=27129 (inst/sec) elapsed = 0:0:04:07 / Tue Apr 16 16:57:38 2019
GPGPU-Sim uArch: cycles simulated: 120803  inst.: 6716411 (ipc=40.3) sim_rate=27082 (inst/sec) elapsed = 0:0:04:08 / Tue Apr 16 16:57:39 2019
GPGPU-Sim uArch: cycles simulated: 121303  inst.: 6731956 (ipc=40.2) sim_rate=27035 (inst/sec) elapsed = 0:0:04:09 / Tue Apr 16 16:57:40 2019
GPGPU-Sim uArch: cycles simulated: 121803  inst.: 6747041 (ipc=40.0) sim_rate=26880 (inst/sec) elapsed = 0:0:04:11 / Tue Apr 16 16:57:42 2019
GPGPU-Sim uArch: cycles simulated: 122303  inst.: 6760809 (ipc=39.9) sim_rate=26722 (inst/sec) elapsed = 0:0:04:13 / Tue Apr 16 16:57:44 2019
GPGPU-Sim uArch: cycles simulated: 123303  inst.: 6783523 (ipc=39.4) sim_rate=26706 (inst/sec) elapsed = 0:0:04:14 / Tue Apr 16 16:57:45 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(10,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 123803  inst.: 6797686 (ipc=39.2) sim_rate=26657 (inst/sec) elapsed = 0:0:04:15 / Tue Apr 16 16:57:46 2019
GPGPU-Sim uArch: cycles simulated: 124303  inst.: 6811157 (ipc=39.0) sim_rate=26606 (inst/sec) elapsed = 0:0:04:16 / Tue Apr 16 16:57:47 2019
GPGPU-Sim uArch: cycles simulated: 124803  inst.: 6825139 (ipc=38.9) sim_rate=26454 (inst/sec) elapsed = 0:0:04:18 / Tue Apr 16 16:57:49 2019
GPGPU-Sim uArch: cycles simulated: 125303  inst.: 6836849 (ipc=38.7) sim_rate=26397 (inst/sec) elapsed = 0:0:04:19 / Tue Apr 16 16:57:50 2019
GPGPU-Sim uArch: cycles simulated: 125803  inst.: 6850478 (ipc=38.5) sim_rate=26347 (inst/sec) elapsed = 0:0:04:20 / Tue Apr 16 16:57:51 2019
GPGPU-Sim uArch: cycles simulated: 126303  inst.: 6863803 (ipc=38.4) sim_rate=26298 (inst/sec) elapsed = 0:0:04:21 / Tue Apr 16 16:57:52 2019
GPGPU-Sim uArch: cycles simulated: 126803  inst.: 6877951 (ipc=38.2) sim_rate=26251 (inst/sec) elapsed = 0:0:04:22 / Tue Apr 16 16:57:53 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(8,0,0) tid=(302,0,0)
GPGPU-Sim uArch: cycles simulated: 127303  inst.: 6891969 (ipc=38.1) sim_rate=26205 (inst/sec) elapsed = 0:0:04:23 / Tue Apr 16 16:57:54 2019
GPGPU-Sim uArch: cycles simulated: 127803  inst.: 6901952 (ipc=37.9) sim_rate=26143 (inst/sec) elapsed = 0:0:04:24 / Tue Apr 16 16:57:55 2019
GPGPU-Sim uArch: cycles simulated: 128303  inst.: 6915871 (ipc=37.8) sim_rate=26097 (inst/sec) elapsed = 0:0:04:25 / Tue Apr 16 16:57:56 2019
GPGPU-Sim uArch: cycles simulated: 128803  inst.: 6928587 (ipc=37.6) sim_rate=26047 (inst/sec) elapsed = 0:0:04:26 / Tue Apr 16 16:57:57 2019
GPGPU-Sim uArch: cycles simulated: 129803  inst.: 6953483 (ipc=37.3) sim_rate=26043 (inst/sec) elapsed = 0:0:04:27 / Tue Apr 16 16:57:58 2019
GPGPU-Sim uArch: cycles simulated: 130303  inst.: 6966266 (ipc=37.2) sim_rate=25896 (inst/sec) elapsed = 0:0:04:29 / Tue Apr 16 16:58:00 2019
GPGPU-Sim uArch: cycles simulated: 130803  inst.: 6979918 (ipc=37.0) sim_rate=25756 (inst/sec) elapsed = 0:0:04:31 / Tue Apr 16 16:58:02 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(1,0,0) tid=(394,0,0)
GPGPU-Sim uArch: cycles simulated: 131303  inst.: 6991477 (ipc=36.9) sim_rate=25703 (inst/sec) elapsed = 0:0:04:32 / Tue Apr 16 16:58:03 2019
GPGPU-Sim uArch: cycles simulated: 131803  inst.: 7006525 (ipc=36.8) sim_rate=25664 (inst/sec) elapsed = 0:0:04:33 / Tue Apr 16 16:58:04 2019
GPGPU-Sim uArch: cycles simulated: 132303  inst.: 7020928 (ipc=36.7) sim_rate=25623 (inst/sec) elapsed = 0:0:04:34 / Tue Apr 16 16:58:05 2019
GPGPU-Sim uArch: cycles simulated: 132803  inst.: 7032573 (ipc=36.6) sim_rate=25572 (inst/sec) elapsed = 0:0:04:35 / Tue Apr 16 16:58:06 2019
GPGPU-Sim uArch: cycles simulated: 133303  inst.: 7043776 (ipc=36.4) sim_rate=25520 (inst/sec) elapsed = 0:0:04:36 / Tue Apr 16 16:58:07 2019
GPGPU-Sim uArch: cycles simulated: 133803  inst.: 7057889 (ipc=36.3) sim_rate=25479 (inst/sec) elapsed = 0:0:04:37 / Tue Apr 16 16:58:08 2019
GPGPU-Sim uArch: cycles simulated: 134303  inst.: 7068779 (ipc=36.2) sim_rate=25427 (inst/sec) elapsed = 0:0:04:38 / Tue Apr 16 16:58:09 2019
GPGPU-Sim uArch: cycles simulated: 134803  inst.: 7080463 (ipc=36.0) sim_rate=25378 (inst/sec) elapsed = 0:0:04:39 / Tue Apr 16 16:58:10 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(24,0,0) tid=(386,0,0)
GPGPU-Sim uArch: cycles simulated: 135303  inst.: 7094610 (ipc=35.9) sim_rate=25158 (inst/sec) elapsed = 0:0:04:42 / Tue Apr 16 16:58:13 2019
GPGPU-Sim uArch: cycles simulated: 135803  inst.: 7109413 (ipc=35.9) sim_rate=25121 (inst/sec) elapsed = 0:0:04:43 / Tue Apr 16 16:58:14 2019
GPGPU-Sim uArch: cycles simulated: 136303  inst.: 7121810 (ipc=35.8) sim_rate=25076 (inst/sec) elapsed = 0:0:04:44 / Tue Apr 16 16:58:15 2019
GPGPU-Sim uArch: cycles simulated: 136803  inst.: 7135462 (ipc=35.7) sim_rate=25036 (inst/sec) elapsed = 0:0:04:45 / Tue Apr 16 16:58:16 2019
GPGPU-Sim uArch: cycles simulated: 137303  inst.: 7147697 (ipc=35.6) sim_rate=24991 (inst/sec) elapsed = 0:0:04:46 / Tue Apr 16 16:58:17 2019
GPGPU-Sim uArch: cycles simulated: 137803  inst.: 7161009 (ipc=35.5) sim_rate=24951 (inst/sec) elapsed = 0:0:04:47 / Tue Apr 16 16:58:18 2019
GPGPU-Sim uArch: cycles simulated: 138303  inst.: 7172417 (ipc=35.3) sim_rate=24904 (inst/sec) elapsed = 0:0:04:48 / Tue Apr 16 16:58:19 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(26,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 138803  inst.: 7183141 (ipc=35.2) sim_rate=24855 (inst/sec) elapsed = 0:0:04:49 / Tue Apr 16 16:58:20 2019
GPGPU-Sim uArch: cycles simulated: 139303  inst.: 7195947 (ipc=35.1) sim_rate=24813 (inst/sec) elapsed = 0:0:04:50 / Tue Apr 16 16:58:21 2019
GPGPU-Sim uArch: cycles simulated: 139803  inst.: 7206968 (ipc=35.0) sim_rate=24766 (inst/sec) elapsed = 0:0:04:51 / Tue Apr 16 16:58:22 2019
GPGPU-Sim uArch: cycles simulated: 140303  inst.: 7220093 (ipc=34.9) sim_rate=24726 (inst/sec) elapsed = 0:0:04:52 / Tue Apr 16 16:58:23 2019
GPGPU-Sim uArch: cycles simulated: 140803  inst.: 7231303 (ipc=34.8) sim_rate=24680 (inst/sec) elapsed = 0:0:04:53 / Tue Apr 16 16:58:24 2019
GPGPU-Sim uArch: cycles simulated: 141803  inst.: 7258592 (ipc=34.6) sim_rate=24439 (inst/sec) elapsed = 0:0:04:57 / Tue Apr 16 16:58:28 2019
GPGPU-Sim uArch: cycles simulated: 142303  inst.: 7271334 (ipc=34.6) sim_rate=24400 (inst/sec) elapsed = 0:0:04:58 / Tue Apr 16 16:58:29 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(6,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 142803  inst.: 7284296 (ipc=34.5) sim_rate=24362 (inst/sec) elapsed = 0:0:04:59 / Tue Apr 16 16:58:30 2019
GPGPU-Sim uArch: cycles simulated: 143803  inst.: 7307661 (ipc=34.3) sim_rate=24358 (inst/sec) elapsed = 0:0:05:00 / Tue Apr 16 16:58:31 2019
GPGPU-Sim uArch: cycles simulated: 144303  inst.: 7320670 (ipc=34.2) sim_rate=24321 (inst/sec) elapsed = 0:0:05:01 / Tue Apr 16 16:58:32 2019
GPGPU-Sim uArch: cycles simulated: 144803  inst.: 7333017 (ipc=34.1) sim_rate=24281 (inst/sec) elapsed = 0:0:05:02 / Tue Apr 16 16:58:33 2019
GPGPU-Sim uArch: cycles simulated: 145303  inst.: 7346158 (ipc=34.0) sim_rate=24244 (inst/sec) elapsed = 0:0:05:03 / Tue Apr 16 16:58:34 2019
GPGPU-Sim uArch: cycles simulated: 145803  inst.: 7359433 (ipc=34.0) sim_rate=24129 (inst/sec) elapsed = 0:0:05:05 / Tue Apr 16 16:58:36 2019
GPGPU-Sim uArch: cycles simulated: 146303  inst.: 7372060 (ipc=33.9) sim_rate=24091 (inst/sec) elapsed = 0:0:05:06 / Tue Apr 16 16:58:37 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(8,0,0) tid=(289,0,0)
GPGPU-Sim uArch: cycles simulated: 146803  inst.: 7386420 (ipc=33.9) sim_rate=23904 (inst/sec) elapsed = 0:0:05:09 / Tue Apr 16 16:58:40 2019
GPGPU-Sim uArch: cycles simulated: 147303  inst.: 7399965 (ipc=33.8) sim_rate=23870 (inst/sec) elapsed = 0:0:05:10 / Tue Apr 16 16:58:41 2019
GPGPU-Sim uArch: cycles simulated: 147803  inst.: 7413726 (ipc=33.8) sim_rate=23838 (inst/sec) elapsed = 0:0:05:11 / Tue Apr 16 16:58:42 2019
GPGPU-Sim uArch: cycles simulated: 148303  inst.: 7427729 (ipc=33.7) sim_rate=23806 (inst/sec) elapsed = 0:0:05:12 / Tue Apr 16 16:58:43 2019
GPGPU-Sim uArch: cycles simulated: 148803  inst.: 7439274 (ipc=33.6) sim_rate=23767 (inst/sec) elapsed = 0:0:05:13 / Tue Apr 16 16:58:44 2019
GPGPU-Sim uArch: cycles simulated: 149303  inst.: 7451934 (ipc=33.5) sim_rate=23732 (inst/sec) elapsed = 0:0:05:14 / Tue Apr 16 16:58:45 2019
GPGPU-Sim uArch: cycles simulated: 149803  inst.: 7464496 (ipc=33.5) sim_rate=23696 (inst/sec) elapsed = 0:0:05:15 / Tue Apr 16 16:58:46 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(27,0,0) tid=(287,0,0)
GPGPU-Sim uArch: cycles simulated: 150303  inst.: 7477559 (ipc=33.4) sim_rate=23663 (inst/sec) elapsed = 0:0:05:16 / Tue Apr 16 16:58:47 2019
GPGPU-Sim uArch: cycles simulated: 151303  inst.: 7508036 (ipc=33.4) sim_rate=23610 (inst/sec) elapsed = 0:0:05:18 / Tue Apr 16 16:58:49 2019
GPGPU-Sim uArch: cycles simulated: 151803  inst.: 7522184 (ipc=33.3) sim_rate=23580 (inst/sec) elapsed = 0:0:05:19 / Tue Apr 16 16:58:50 2019
GPGPU-Sim uArch: cycles simulated: 152803  inst.: 7547780 (ipc=33.2) sim_rate=23586 (inst/sec) elapsed = 0:0:05:20 / Tue Apr 16 16:58:51 2019
GPGPU-Sim uArch: cycles simulated: 153303  inst.: 7562853 (ipc=33.2) sim_rate=23560 (inst/sec) elapsed = 0:0:05:21 / Tue Apr 16 16:58:52 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(22,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 153803  inst.: 7575552 (ipc=33.1) sim_rate=23526 (inst/sec) elapsed = 0:0:05:22 / Tue Apr 16 16:58:53 2019
GPGPU-Sim uArch: cycles simulated: 154303  inst.: 7588233 (ipc=33.1) sim_rate=23492 (inst/sec) elapsed = 0:0:05:23 / Tue Apr 16 16:58:54 2019
GPGPU-Sim uArch: cycles simulated: 154803  inst.: 7600753 (ipc=33.0) sim_rate=23315 (inst/sec) elapsed = 0:0:05:26 / Tue Apr 16 16:58:57 2019
GPGPU-Sim uArch: cycles simulated: 155803  inst.: 7627768 (ipc=32.9) sim_rate=23326 (inst/sec) elapsed = 0:0:05:27 / Tue Apr 16 16:58:58 2019
GPGPU-Sim uArch: cycles simulated: 156303  inst.: 7643256 (ipc=32.9) sim_rate=23302 (inst/sec) elapsed = 0:0:05:28 / Tue Apr 16 16:58:59 2019
GPGPU-Sim uArch: cycles simulated: 156803  inst.: 7655870 (ipc=32.9) sim_rate=23270 (inst/sec) elapsed = 0:0:05:29 / Tue Apr 16 16:59:00 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(1,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 157303  inst.: 7671114 (ipc=32.8) sim_rate=23245 (inst/sec) elapsed = 0:0:05:30 / Tue Apr 16 16:59:01 2019
GPGPU-Sim uArch: cycles simulated: 157803  inst.: 7685138 (ipc=32.8) sim_rate=23217 (inst/sec) elapsed = 0:0:05:31 / Tue Apr 16 16:59:02 2019
GPGPU-Sim uArch: cycles simulated: 158803  inst.: 7711718 (ipc=32.7) sim_rate=23228 (inst/sec) elapsed = 0:0:05:32 / Tue Apr 16 16:59:03 2019
GPGPU-Sim uArch: cycles simulated: 159303  inst.: 7726611 (ipc=32.7) sim_rate=23203 (inst/sec) elapsed = 0:0:05:33 / Tue Apr 16 16:59:04 2019
GPGPU-Sim uArch: cycles simulated: 159803  inst.: 7741541 (ipc=32.7) sim_rate=23178 (inst/sec) elapsed = 0:0:05:34 / Tue Apr 16 16:59:05 2019
GPGPU-Sim uArch: cycles simulated: 160303  inst.: 7756858 (ipc=32.7) sim_rate=23154 (inst/sec) elapsed = 0:0:05:35 / Tue Apr 16 16:59:06 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(31,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 160803  inst.: 7769956 (ipc=32.6) sim_rate=23056 (inst/sec) elapsed = 0:0:05:37 / Tue Apr 16 16:59:08 2019
GPGPU-Sim uArch: cycles simulated: 161303  inst.: 7784302 (ipc=32.6) sim_rate=23030 (inst/sec) elapsed = 0:0:05:38 / Tue Apr 16 16:59:09 2019
GPGPU-Sim uArch: cycles simulated: 161803  inst.: 7796696 (ipc=32.5) sim_rate=22999 (inst/sec) elapsed = 0:0:05:39 / Tue Apr 16 16:59:10 2019
GPGPU-Sim uArch: cycles simulated: 162803  inst.: 7824261 (ipc=32.5) sim_rate=23012 (inst/sec) elapsed = 0:0:05:40 / Tue Apr 16 16:59:11 2019
GPGPU-Sim uArch: cycles simulated: 163303  inst.: 7836816 (ipc=32.4) sim_rate=22914 (inst/sec) elapsed = 0:0:05:42 / Tue Apr 16 16:59:13 2019
GPGPU-Sim uArch: cycles simulated: 163803  inst.: 7851050 (ipc=32.4) sim_rate=22889 (inst/sec) elapsed = 0:0:05:43 / Tue Apr 16 16:59:14 2019
GPGPU-Sim uArch: cycles simulated: 164303  inst.: 7863238 (ipc=32.3) sim_rate=22858 (inst/sec) elapsed = 0:0:05:44 / Tue Apr 16 16:59:15 2019
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(38,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 165303  inst.: 7889778 (ipc=32.3) sim_rate=22868 (inst/sec) elapsed = 0:0:05:45 / Tue Apr 16 16:59:16 2019
GPGPU-Sim uArch: cycles simulated: 165803  inst.: 7903659 (ipc=32.2) sim_rate=22842 (inst/sec) elapsed = 0:0:05:46 / Tue Apr 16 16:59:17 2019
GPGPU-Sim uArch: cycles simulated: 166303  inst.: 7915564 (ipc=32.2) sim_rate=22811 (inst/sec) elapsed = 0:0:05:47 / Tue Apr 16 16:59:18 2019
GPGPU-Sim uArch: cycles simulated: 167303  inst.: 7944916 (ipc=32.1) sim_rate=22699 (inst/sec) elapsed = 0:0:05:50 / Tue Apr 16 16:59:21 2019
GPGPU-Sim uArch: cycles simulated: 167803  inst.: 7958234 (ipc=32.1) sim_rate=22673 (inst/sec) elapsed = 0:0:05:51 / Tue Apr 16 16:59:22 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(35,0,0) tid=(387,0,0)
GPGPU-Sim uArch: cycles simulated: 168303  inst.: 7971691 (ipc=32.1) sim_rate=22646 (inst/sec) elapsed = 0:0:05:52 / Tue Apr 16 16:59:23 2019
GPGPU-Sim uArch: cycles simulated: 168803  inst.: 7985295 (ipc=32.0) sim_rate=22621 (inst/sec) elapsed = 0:0:05:53 / Tue Apr 16 16:59:24 2019
GPGPU-Sim uArch: cycles simulated: 169303  inst.: 7997890 (ipc=32.0) sim_rate=22592 (inst/sec) elapsed = 0:0:05:54 / Tue Apr 16 16:59:25 2019
GPGPU-Sim uArch: cycles simulated: 169803  inst.: 8012695 (ipc=32.0) sim_rate=22570 (inst/sec) elapsed = 0:0:05:55 / Tue Apr 16 16:59:26 2019
GPGPU-Sim uArch: cycles simulated: 170803  inst.: 8039529 (ipc=31.9) sim_rate=22582 (inst/sec) elapsed = 0:0:05:56 / Tue Apr 16 16:59:27 2019
GPGPU-Sim uArch: cycles simulated: 171303  inst.: 8053280 (ipc=31.9) sim_rate=22558 (inst/sec) elapsed = 0:0:05:57 / Tue Apr 16 16:59:28 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(16,0,0) tid=(299,0,0)
GPGPU-Sim uArch: cycles simulated: 171803  inst.: 8066529 (ipc=31.9) sim_rate=22532 (inst/sec) elapsed = 0:0:05:58 / Tue Apr 16 16:59:29 2019
GPGPU-Sim uArch: cycles simulated: 172803  inst.: 8092698 (ipc=31.8) sim_rate=22542 (inst/sec) elapsed = 0:0:05:59 / Tue Apr 16 16:59:30 2019
GPGPU-Sim uArch: cycles simulated: 173303  inst.: 8106789 (ipc=31.8) sim_rate=22518 (inst/sec) elapsed = 0:0:06:00 / Tue Apr 16 16:59:31 2019
GPGPU-Sim uArch: cycles simulated: 174303  inst.: 8131383 (ipc=31.7) sim_rate=22338 (inst/sec) elapsed = 0:0:06:04 / Tue Apr 16 16:59:35 2019
GPGPU-Sim uArch: cycles simulated: 174803  inst.: 8144272 (ipc=31.7) sim_rate=22313 (inst/sec) elapsed = 0:0:06:05 / Tue Apr 16 16:59:36 2019
GPGPU-Sim uArch: cycles simulated: 175303  inst.: 8159583 (ipc=31.7) sim_rate=22293 (inst/sec) elapsed = 0:0:06:06 / Tue Apr 16 16:59:37 2019
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(32,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 175803  inst.: 8174015 (ipc=31.6) sim_rate=22272 (inst/sec) elapsed = 0:0:06:07 / Tue Apr 16 16:59:38 2019
GPGPU-Sim uArch: cycles simulated: 176803  inst.: 8204835 (ipc=31.6) sim_rate=22295 (inst/sec) elapsed = 0:0:06:08 / Tue Apr 16 16:59:39 2019
GPGPU-Sim uArch: cycles simulated: 177303  inst.: 8219571 (ipc=31.6) sim_rate=22275 (inst/sec) elapsed = 0:0:06:09 / Tue Apr 16 16:59:40 2019
GPGPU-Sim uArch: cycles simulated: 177803  inst.: 8234864 (ipc=31.6) sim_rate=22256 (inst/sec) elapsed = 0:0:06:10 / Tue Apr 16 16:59:41 2019
GPGPU-Sim uArch: cycles simulated: 178303  inst.: 8247706 (ipc=31.6) sim_rate=22231 (inst/sec) elapsed = 0:0:06:11 / Tue Apr 16 16:59:42 2019
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(21,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 178803  inst.: 8260252 (ipc=31.5) sim_rate=22204 (inst/sec) elapsed = 0:0:06:12 / Tue Apr 16 16:59:43 2019
GPGPU-Sim uArch: cycles simulated: 179303  inst.: 8275747 (ipc=31.5) sim_rate=22186 (inst/sec) elapsed = 0:0:06:13 / Tue Apr 16 16:59:44 2019
GPGPU-Sim uArch: cycles simulated: 179803  inst.: 8289698 (ipc=31.5) sim_rate=22164 (inst/sec) elapsed = 0:0:06:14 / Tue Apr 16 16:59:45 2019
GPGPU-Sim uArch: cycles simulated: 180803  inst.: 8316254 (ipc=31.5) sim_rate=22176 (inst/sec) elapsed = 0:0:06:15 / Tue Apr 16 16:59:46 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (92849,88303), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(92850,88303)
GPGPU-Sim uArch: cycles simulated: 181303  inst.: 8336034 (ipc=31.5) sim_rate=22170 (inst/sec) elapsed = 0:0:06:16 / Tue Apr 16 16:59:47 2019
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(19,0,0) tid=(381,0,0)
GPGPU-Sim uArch: cycles simulated: 182303  inst.: 8365939 (ipc=31.5) sim_rate=22190 (inst/sec) elapsed = 0:0:06:17 / Tue Apr 16 16:59:48 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (94175,88303), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(94176,88303)
GPGPU-Sim uArch: cycles simulated: 182803  inst.: 8384068 (ipc=31.5) sim_rate=22180 (inst/sec) elapsed = 0:0:06:18 / Tue Apr 16 16:59:49 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (94687,88303), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(94688,88303)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (95059,88303), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(95060,88303)
GPGPU-Sim uArch: cycles simulated: 183803  inst.: 8424903 (ipc=31.6) sim_rate=22170 (inst/sec) elapsed = 0:0:06:20 / Tue Apr 16 16:59:51 2019
GPGPU-Sim uArch: cycles simulated: 184303  inst.: 8440506 (ipc=31.6) sim_rate=22153 (inst/sec) elapsed = 0:0:06:21 / Tue Apr 16 16:59:52 2019
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(38,0,0) tid=(451,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (96560,88303), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(96561,88303)
GPGPU-Sim uArch: cycles simulated: 185303  inst.: 8472294 (ipc=31.6) sim_rate=22178 (inst/sec) elapsed = 0:0:06:22 / Tue Apr 16 16:59:53 2019
GPGPU-Sim uArch: cycles simulated: 185803  inst.: 8488680 (ipc=31.6) sim_rate=22105 (inst/sec) elapsed = 0:0:06:24 / Tue Apr 16 16:59:55 2019
GPGPU-Sim uArch: cycles simulated: 186803  inst.: 8517492 (ipc=31.6) sim_rate=22123 (inst/sec) elapsed = 0:0:06:25 / Tue Apr 16 16:59:56 2019
GPGPU-Sim uArch: cycles simulated: 187303  inst.: 8531466 (ipc=31.6) sim_rate=22102 (inst/sec) elapsed = 0:0:06:26 / Tue Apr 16 16:59:57 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (99210,88303), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(99211,88303)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(33,0,0) tid=(327,0,0)
GPGPU-Sim uArch: cycles simulated: 187803  inst.: 8549112 (ipc=31.6) sim_rate=22033 (inst/sec) elapsed = 0:0:06:28 / Tue Apr 16 16:59:59 2019
GPGPU-Sim uArch: cycles simulated: 188303  inst.: 8562985 (ipc=31.6) sim_rate=21956 (inst/sec) elapsed = 0:0:06:30 / Tue Apr 16 17:00:01 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (100367,88303), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(100368,88303)
GPGPU-Sim uArch: cycles simulated: 188803  inst.: 8577596 (ipc=31.6) sim_rate=21937 (inst/sec) elapsed = 0:0:06:31 / Tue Apr 16 17:00:02 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (100886,88303), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(100887,88303)
GPGPU-Sim uArch: cycles simulated: 189303  inst.: 8596659 (ipc=31.6) sim_rate=21930 (inst/sec) elapsed = 0:0:06:32 / Tue Apr 16 17:00:03 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (101031,88303), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(101032,88303)
GPGPU-Sim uArch: cycles simulated: 189803  inst.: 8611517 (ipc=31.6) sim_rate=21912 (inst/sec) elapsed = 0:0:06:33 / Tue Apr 16 17:00:04 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (101686,88303), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(101687,88303)
GPGPU-Sim uArch: cycles simulated: 190303  inst.: 8631656 (ipc=31.6) sim_rate=21852 (inst/sec) elapsed = 0:0:06:35 / Tue Apr 16 17:00:06 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (102235,88303), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(102236,88303)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(35,0,0) tid=(472,0,0)
GPGPU-Sim uArch: cycles simulated: 190803  inst.: 8649754 (ipc=31.7) sim_rate=21842 (inst/sec) elapsed = 0:0:06:36 / Tue Apr 16 17:00:07 2019
GPGPU-Sim uArch: cycles simulated: 191303  inst.: 8666727 (ipc=31.7) sim_rate=21830 (inst/sec) elapsed = 0:0:06:37 / Tue Apr 16 17:00:08 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (103282,88303), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(103283,88303)
GPGPU-Sim uArch: cycles simulated: 191803  inst.: 8683164 (ipc=31.7) sim_rate=21816 (inst/sec) elapsed = 0:0:06:38 / Tue Apr 16 17:00:09 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (103515,88303), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(103516,88303)
GPGPU-Sim uArch: cycles simulated: 192303  inst.: 8699449 (ipc=31.7) sim_rate=21803 (inst/sec) elapsed = 0:0:06:39 / Tue Apr 16 17:00:10 2019
GPGPU-Sim uArch: cycles simulated: 192803  inst.: 8715478 (ipc=31.7) sim_rate=21788 (inst/sec) elapsed = 0:0:06:40 / Tue Apr 16 17:00:11 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (104995,88303), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(104996,88303)
GPGPU-Sim uArch: cycles simulated: 193303  inst.: 8730775 (ipc=31.7) sim_rate=21772 (inst/sec) elapsed = 0:0:06:41 / Tue Apr 16 17:00:12 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(56,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 193803  inst.: 8747311 (ipc=31.7) sim_rate=21759 (inst/sec) elapsed = 0:0:06:42 / Tue Apr 16 17:00:13 2019
GPGPU-Sim uArch: cycles simulated: 194303  inst.: 8761345 (ipc=31.7) sim_rate=21686 (inst/sec) elapsed = 0:0:06:44 / Tue Apr 16 17:00:15 2019
GPGPU-Sim uArch: cycles simulated: 194803  inst.: 8774444 (ipc=31.6) sim_rate=21611 (inst/sec) elapsed = 0:0:06:46 / Tue Apr 16 17:00:17 2019
GPGPU-Sim uArch: cycles simulated: 195803  inst.: 8802035 (ipc=31.6) sim_rate=21573 (inst/sec) elapsed = 0:0:06:48 / Tue Apr 16 17:00:19 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (107520,88303), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(107521,88303)
GPGPU-Sim uArch: cycles simulated: 196803  inst.: 8829688 (ipc=31.6) sim_rate=21588 (inst/sec) elapsed = 0:0:06:49 / Tue Apr 16 17:00:20 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(38,0,0) tid=(401,0,0)
GPGPU-Sim uArch: cycles simulated: 197303  inst.: 8844255 (ipc=31.5) sim_rate=21518 (inst/sec) elapsed = 0:0:06:51 / Tue Apr 16 17:00:22 2019
GPGPU-Sim uArch: cycles simulated: 197803  inst.: 8858035 (ipc=31.5) sim_rate=21500 (inst/sec) elapsed = 0:0:06:52 / Tue Apr 16 17:00:23 2019
GPGPU-Sim uArch: cycles simulated: 198303  inst.: 8872519 (ipc=31.5) sim_rate=21483 (inst/sec) elapsed = 0:0:06:53 / Tue Apr 16 17:00:24 2019
GPGPU-Sim uArch: cycles simulated: 198803  inst.: 8884726 (ipc=31.5) sim_rate=21460 (inst/sec) elapsed = 0:0:06:54 / Tue Apr 16 17:00:25 2019
GPGPU-Sim uArch: cycles simulated: 199303  inst.: 8897517 (ipc=31.5) sim_rate=21439 (inst/sec) elapsed = 0:0:06:55 / Tue Apr 16 17:00:26 2019
GPGPU-Sim uArch: cycles simulated: 199803  inst.: 8912322 (ipc=31.5) sim_rate=21372 (inst/sec) elapsed = 0:0:06:57 / Tue Apr 16 17:00:28 2019
GPGPU-Sim uArch: cycles simulated: 200303  inst.: 8924371 (ipc=31.4) sim_rate=21350 (inst/sec) elapsed = 0:0:06:58 / Tue Apr 16 17:00:29 2019
GPGPU-Sim uArch: cycles simulated: 200803  inst.: 8936104 (ipc=31.4) sim_rate=21327 (inst/sec) elapsed = 0:0:06:59 / Tue Apr 16 17:00:30 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(18,0,0) tid=(304,0,0)
GPGPU-Sim uArch: cycles simulated: 201303  inst.: 8950427 (ipc=31.4) sim_rate=21310 (inst/sec) elapsed = 0:0:07:00 / Tue Apr 16 17:00:31 2019
GPGPU-Sim uArch: cycles simulated: 201803  inst.: 8962559 (ipc=31.3) sim_rate=21288 (inst/sec) elapsed = 0:0:07:01 / Tue Apr 16 17:00:32 2019
GPGPU-Sim uArch: cycles simulated: 202303  inst.: 8977624 (ipc=31.3) sim_rate=21273 (inst/sec) elapsed = 0:0:07:02 / Tue Apr 16 17:00:33 2019
GPGPU-Sim uArch: cycles simulated: 202803  inst.: 8990331 (ipc=31.3) sim_rate=21253 (inst/sec) elapsed = 0:0:07:03 / Tue Apr 16 17:00:34 2019
GPGPU-Sim uArch: cycles simulated: 203303  inst.: 9004213 (ipc=31.3) sim_rate=21236 (inst/sec) elapsed = 0:0:07:04 / Tue Apr 16 17:00:35 2019
GPGPU-Sim uArch: cycles simulated: 203803  inst.: 9017564 (ipc=31.3) sim_rate=21217 (inst/sec) elapsed = 0:0:07:05 / Tue Apr 16 17:00:36 2019
GPGPU-Sim uArch: cycles simulated: 204303  inst.: 9031722 (ipc=31.3) sim_rate=21201 (inst/sec) elapsed = 0:0:07:06 / Tue Apr 16 17:00:37 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(48,0,0) tid=(411,0,0)
GPGPU-Sim uArch: cycles simulated: 204803  inst.: 9045119 (ipc=31.2) sim_rate=21182 (inst/sec) elapsed = 0:0:07:07 / Tue Apr 16 17:00:38 2019
GPGPU-Sim uArch: cycles simulated: 205303  inst.: 9058373 (ipc=31.2) sim_rate=21164 (inst/sec) elapsed = 0:0:07:08 / Tue Apr 16 17:00:39 2019
GPGPU-Sim uArch: cycles simulated: 205803  inst.: 9072767 (ipc=31.2) sim_rate=21148 (inst/sec) elapsed = 0:0:07:09 / Tue Apr 16 17:00:40 2019
GPGPU-Sim uArch: cycles simulated: 206303  inst.: 9084592 (ipc=31.2) sim_rate=21077 (inst/sec) elapsed = 0:0:07:11 / Tue Apr 16 17:00:42 2019
GPGPU-Sim uArch: cycles simulated: 206803  inst.: 9098409 (ipc=31.2) sim_rate=21061 (inst/sec) elapsed = 0:0:07:12 / Tue Apr 16 17:00:43 2019
GPGPU-Sim uArch: cycles simulated: 207303  inst.: 9112120 (ipc=31.1) sim_rate=21044 (inst/sec) elapsed = 0:0:07:13 / Tue Apr 16 17:00:44 2019
GPGPU-Sim uArch: cycles simulated: 207803  inst.: 9126007 (ipc=31.1) sim_rate=21027 (inst/sec) elapsed = 0:0:07:14 / Tue Apr 16 17:00:45 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(56,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 208303  inst.: 9141702 (ipc=31.1) sim_rate=21015 (inst/sec) elapsed = 0:0:07:15 / Tue Apr 16 17:00:46 2019
GPGPU-Sim uArch: cycles simulated: 208803  inst.: 9155093 (ipc=31.1) sim_rate=20997 (inst/sec) elapsed = 0:0:07:16 / Tue Apr 16 17:00:47 2019
GPGPU-Sim uArch: cycles simulated: 209803  inst.: 9182956 (ipc=31.1) sim_rate=21013 (inst/sec) elapsed = 0:0:07:17 / Tue Apr 16 17:00:48 2019
GPGPU-Sim uArch: cycles simulated: 210303  inst.: 9196271 (ipc=31.1) sim_rate=20996 (inst/sec) elapsed = 0:0:07:18 / Tue Apr 16 17:00:49 2019
GPGPU-Sim uArch: cycles simulated: 210803  inst.: 9210337 (ipc=31.1) sim_rate=20980 (inst/sec) elapsed = 0:0:07:19 / Tue Apr 16 17:00:50 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(58,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 211803  inst.: 9233187 (ipc=31.0) sim_rate=20984 (inst/sec) elapsed = 0:0:07:20 / Tue Apr 16 17:00:51 2019
GPGPU-Sim uArch: cycles simulated: 212303  inst.: 9248001 (ipc=31.0) sim_rate=20970 (inst/sec) elapsed = 0:0:07:21 / Tue Apr 16 17:00:52 2019
GPGPU-Sim uArch: cycles simulated: 212803  inst.: 9260924 (ipc=31.0) sim_rate=20952 (inst/sec) elapsed = 0:0:07:22 / Tue Apr 16 17:00:53 2019
GPGPU-Sim uArch: cycles simulated: 213803  inst.: 9289798 (ipc=31.0) sim_rate=20970 (inst/sec) elapsed = 0:0:07:23 / Tue Apr 16 17:00:54 2019
GPGPU-Sim uArch: cycles simulated: 214303  inst.: 9305164 (ipc=31.0) sim_rate=20910 (inst/sec) elapsed = 0:0:07:25 / Tue Apr 16 17:00:56 2019
GPGPU-Sim uArch: cycles simulated: 214803  inst.: 9317532 (ipc=30.9) sim_rate=20844 (inst/sec) elapsed = 0:0:07:27 / Tue Apr 16 17:00:58 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(54,0,0) tid=(391,0,0)
GPGPU-Sim uArch: cycles simulated: 215303  inst.: 9332503 (ipc=30.9) sim_rate=20831 (inst/sec) elapsed = 0:0:07:28 / Tue Apr 16 17:00:59 2019
GPGPU-Sim uArch: cycles simulated: 216303  inst.: 9360049 (ipc=30.9) sim_rate=20846 (inst/sec) elapsed = 0:0:07:29 / Tue Apr 16 17:01:00 2019
GPGPU-Sim uArch: cycles simulated: 216803  inst.: 9374414 (ipc=30.9) sim_rate=20832 (inst/sec) elapsed = 0:0:07:30 / Tue Apr 16 17:01:01 2019
GPGPU-Sim uArch: cycles simulated: 217303  inst.: 9388652 (ipc=30.9) sim_rate=20817 (inst/sec) elapsed = 0:0:07:31 / Tue Apr 16 17:01:02 2019
GPGPU-Sim uArch: cycles simulated: 217803  inst.: 9403625 (ipc=30.9) sim_rate=20804 (inst/sec) elapsed = 0:0:07:32 / Tue Apr 16 17:01:03 2019
GPGPU-Sim uArch: cycles simulated: 218303  inst.: 9417285 (ipc=30.9) sim_rate=20788 (inst/sec) elapsed = 0:0:07:33 / Tue Apr 16 17:01:04 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(56,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 218803  inst.: 9432088 (ipc=30.9) sim_rate=20775 (inst/sec) elapsed = 0:0:07:34 / Tue Apr 16 17:01:05 2019
GPGPU-Sim uArch: cycles simulated: 219303  inst.: 9447719 (ipc=30.9) sim_rate=20764 (inst/sec) elapsed = 0:0:07:35 / Tue Apr 16 17:01:06 2019
GPGPU-Sim uArch: cycles simulated: 220303  inst.: 9475932 (ipc=30.8) sim_rate=20780 (inst/sec) elapsed = 0:0:07:36 / Tue Apr 16 17:01:07 2019
GPGPU-Sim uArch: cycles simulated: 220803  inst.: 9489698 (ipc=30.8) sim_rate=20765 (inst/sec) elapsed = 0:0:07:37 / Tue Apr 16 17:01:08 2019
GPGPU-Sim uArch: cycles simulated: 221303  inst.: 9501611 (ipc=30.8) sim_rate=20745 (inst/sec) elapsed = 0:0:07:38 / Tue Apr 16 17:01:09 2019
GPGPU-Sim uArch: cycles simulated: 221803  inst.: 9517932 (ipc=30.8) sim_rate=20736 (inst/sec) elapsed = 0:0:07:39 / Tue Apr 16 17:01:10 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(39,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 222303  inst.: 9534868 (ipc=30.8) sim_rate=20727 (inst/sec) elapsed = 0:0:07:40 / Tue Apr 16 17:01:11 2019
GPGPU-Sim uArch: cycles simulated: 222803  inst.: 9547359 (ipc=30.8) sim_rate=20710 (inst/sec) elapsed = 0:0:07:41 / Tue Apr 16 17:01:12 2019
GPGPU-Sim uArch: cycles simulated: 223303  inst.: 9560726 (ipc=30.8) sim_rate=20649 (inst/sec) elapsed = 0:0:07:43 / Tue Apr 16 17:01:14 2019
GPGPU-Sim uArch: cycles simulated: 224303  inst.: 9593118 (ipc=30.8) sim_rate=20674 (inst/sec) elapsed = 0:0:07:44 / Tue Apr 16 17:01:15 2019
GPGPU-Sim uArch: cycles simulated: 224803  inst.: 9608133 (ipc=30.8) sim_rate=20662 (inst/sec) elapsed = 0:0:07:45 / Tue Apr 16 17:01:16 2019
GPGPU-Sim uArch: cycles simulated: 225303  inst.: 9623590 (ipc=30.8) sim_rate=20651 (inst/sec) elapsed = 0:0:07:46 / Tue Apr 16 17:01:17 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(58,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 225803  inst.: 9638942 (ipc=30.8) sim_rate=20640 (inst/sec) elapsed = 0:0:07:47 / Tue Apr 16 17:01:18 2019
GPGPU-Sim uArch: cycles simulated: 226303  inst.: 9652572 (ipc=30.8) sim_rate=20625 (inst/sec) elapsed = 0:0:07:48 / Tue Apr 16 17:01:19 2019
GPGPU-Sim uArch: cycles simulated: 226803  inst.: 9668056 (ipc=30.8) sim_rate=20614 (inst/sec) elapsed = 0:0:07:49 / Tue Apr 16 17:01:20 2019
GPGPU-Sim uArch: cycles simulated: 227803  inst.: 9700676 (ipc=30.8) sim_rate=20639 (inst/sec) elapsed = 0:0:07:50 / Tue Apr 16 17:01:21 2019
GPGPU-Sim uArch: cycles simulated: 228303  inst.: 9715515 (ipc=30.8) sim_rate=20627 (inst/sec) elapsed = 0:0:07:51 / Tue Apr 16 17:01:22 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(32,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 228803  inst.: 9729343 (ipc=30.8) sim_rate=20613 (inst/sec) elapsed = 0:0:07:52 / Tue Apr 16 17:01:23 2019
GPGPU-Sim uArch: cycles simulated: 229303  inst.: 9744317 (ipc=30.8) sim_rate=20601 (inst/sec) elapsed = 0:0:07:53 / Tue Apr 16 17:01:24 2019
GPGPU-Sim uArch: cycles simulated: 229803  inst.: 9759887 (ipc=30.8) sim_rate=20590 (inst/sec) elapsed = 0:0:07:54 / Tue Apr 16 17:01:25 2019
GPGPU-Sim uArch: cycles simulated: 230303  inst.: 9775028 (ipc=30.8) sim_rate=20579 (inst/sec) elapsed = 0:0:07:55 / Tue Apr 16 17:01:26 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (142106,88303), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(142107,88303)
GPGPU-Sim uArch: cycles simulated: 230803  inst.: 9790983 (ipc=30.8) sim_rate=20569 (inst/sec) elapsed = 0:0:07:56 / Tue Apr 16 17:01:27 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (142893,88303), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(142894,88303)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (142945,88303), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(142946,88303)
GPGPU-Sim uArch: cycles simulated: 231303  inst.: 9813411 (ipc=30.8) sim_rate=20573 (inst/sec) elapsed = 0:0:07:57 / Tue Apr 16 17:01:28 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(62,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 231803  inst.: 9835535 (ipc=30.9) sim_rate=20533 (inst/sec) elapsed = 0:0:07:59 / Tue Apr 16 17:01:30 2019
GPGPU-Sim uArch: cycles simulated: 232303  inst.: 9855741 (ipc=30.9) sim_rate=20532 (inst/sec) elapsed = 0:0:08:00 / Tue Apr 16 17:01:31 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (144389,88303), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 232803  inst.: 9871918 (ipc=30.9) sim_rate=20523 (inst/sec) elapsed = 0:0:08:01 / Tue Apr 16 17:01:32 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (144919,88303), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 233303  inst.: 9886753 (ipc=30.9) sim_rate=20511 (inst/sec) elapsed = 0:0:08:02 / Tue Apr 16 17:01:33 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (145009,88303), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (145231,88303), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 233803  inst.: 9901745 (ipc=30.9) sim_rate=20458 (inst/sec) elapsed = 0:0:08:04 / Tue Apr 16 17:01:35 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(26,0,0) tid=(357,0,0)
GPGPU-Sim uArch: cycles simulated: 234303  inst.: 9914940 (ipc=30.9) sim_rate=20443 (inst/sec) elapsed = 0:0:08:05 / Tue Apr 16 17:01:36 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (146414,88303), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 235303  inst.: 9944213 (ipc=30.9) sim_rate=20461 (inst/sec) elapsed = 0:0:08:06 / Tue Apr 16 17:01:37 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (147102,88303), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 235803  inst.: 9958167 (ipc=30.9) sim_rate=20447 (inst/sec) elapsed = 0:0:08:07 / Tue Apr 16 17:01:38 2019
GPGPU-Sim uArch: cycles simulated: 236303  inst.: 9973550 (ipc=30.9) sim_rate=20437 (inst/sec) elapsed = 0:0:08:08 / Tue Apr 16 17:01:39 2019
GPGPU-Sim uArch: cycles simulated: 236803  inst.: 9989054 (ipc=30.9) sim_rate=20427 (inst/sec) elapsed = 0:0:08:09 / Tue Apr 16 17:01:40 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (148926,88303), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 237303  inst.: 10005463 (ipc=30.9) sim_rate=20419 (inst/sec) elapsed = 0:0:08:10 / Tue Apr 16 17:01:41 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(37,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 237803  inst.: 10019374 (ipc=30.9) sim_rate=20323 (inst/sec) elapsed = 0:0:08:13 / Tue Apr 16 17:01:44 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (150373,88303), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 238803  inst.: 10054352 (ipc=30.9) sim_rate=20352 (inst/sec) elapsed = 0:0:08:14 / Tue Apr 16 17:01:45 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (150645,88303), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 239303  inst.: 10069602 (ipc=30.9) sim_rate=20342 (inst/sec) elapsed = 0:0:08:15 / Tue Apr 16 17:01:46 2019
GPGPU-Sim uArch: cycles simulated: 239803  inst.: 10085335 (ipc=30.9) sim_rate=20333 (inst/sec) elapsed = 0:0:08:16 / Tue Apr 16 17:01:47 2019
GPGPU-Sim uArch: cycles simulated: 240303  inst.: 10099577 (ipc=30.9) sim_rate=20321 (inst/sec) elapsed = 0:0:08:17 / Tue Apr 16 17:01:48 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(25,0,0) tid=(425,0,0)
GPGPU-Sim uArch: cycles simulated: 240803  inst.: 10115411 (ipc=30.9) sim_rate=20312 (inst/sec) elapsed = 0:0:08:18 / Tue Apr 16 17:01:49 2019
GPGPU-Sim uArch: cycles simulated: 241303  inst.: 10133708 (ipc=30.9) sim_rate=20308 (inst/sec) elapsed = 0:0:08:19 / Tue Apr 16 17:01:50 2019
GPGPU-Sim uArch: cycles simulated: 241803  inst.: 10150891 (ipc=30.9) sim_rate=20301 (inst/sec) elapsed = 0:0:08:20 / Tue Apr 16 17:01:51 2019
GPGPU-Sim uArch: cycles simulated: 242803  inst.: 10184002 (ipc=30.9) sim_rate=20286 (inst/sec) elapsed = 0:0:08:22 / Tue Apr 16 17:01:53 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(61,0,0) tid=(282,0,0)
GPGPU-Sim uArch: cycles simulated: 243803  inst.: 10217810 (ipc=30.9) sim_rate=20273 (inst/sec) elapsed = 0:0:08:24 / Tue Apr 16 17:01:55 2019
GPGPU-Sim uArch: cycles simulated: 244303  inst.: 10234829 (ipc=31.0) sim_rate=20266 (inst/sec) elapsed = 0:0:08:25 / Tue Apr 16 17:01:56 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (156029,88303), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (156395,88303), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 244803  inst.: 10252040 (ipc=31.0) sim_rate=20260 (inst/sec) elapsed = 0:0:08:26 / Tue Apr 16 17:01:57 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (156543,88303), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 245303  inst.: 10269972 (ipc=31.0) sim_rate=20256 (inst/sec) elapsed = 0:0:08:27 / Tue Apr 16 17:01:58 2019
GPGPU-Sim uArch: cycles simulated: 245803  inst.: 10286584 (ipc=31.0) sim_rate=20209 (inst/sec) elapsed = 0:0:08:29 / Tue Apr 16 17:02:00 2019
GPGPU-Sim uArch: cycles simulated: 246303  inst.: 10300145 (ipc=31.0) sim_rate=20196 (inst/sec) elapsed = 0:0:08:30 / Tue Apr 16 17:02:01 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(52,0,0) tid=(502,0,0)
GPGPU-Sim uArch: cycles simulated: 246803  inst.: 10321473 (ipc=31.0) sim_rate=20198 (inst/sec) elapsed = 0:0:08:31 / Tue Apr 16 17:02:02 2019
GPGPU-Sim uArch: cycles simulated: 247303  inst.: 10339968 (ipc=31.0) sim_rate=20195 (inst/sec) elapsed = 0:0:08:32 / Tue Apr 16 17:02:03 2019
GPGPU-Sim uArch: cycles simulated: 248303  inst.: 10376531 (ipc=31.1) sim_rate=20227 (inst/sec) elapsed = 0:0:08:33 / Tue Apr 16 17:02:04 2019
GPGPU-Sim uArch: cycles simulated: 248803  inst.: 10395885 (ipc=31.1) sim_rate=20225 (inst/sec) elapsed = 0:0:08:34 / Tue Apr 16 17:02:05 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(46,0,0) tid=(352,0,0)
GPGPU-Sim uArch: cycles simulated: 249803  inst.: 10432563 (ipc=31.1) sim_rate=20257 (inst/sec) elapsed = 0:0:08:35 / Tue Apr 16 17:02:06 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (161823,88303), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (161951,88303), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (162125,88303), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 250803  inst.: 10472567 (ipc=31.2) sim_rate=20295 (inst/sec) elapsed = 0:0:08:36 / Tue Apr 16 17:02:07 2019
GPGPU-Sim uArch: cycles simulated: 251303  inst.: 10492908 (ipc=31.2) sim_rate=20295 (inst/sec) elapsed = 0:0:08:37 / Tue Apr 16 17:02:08 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (163042,88303), 1 CTAs running
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(30,0,0) tid=(437,0,0)
GPGPU-Sim uArch: cycles simulated: 251803  inst.: 10514223 (ipc=31.2) sim_rate=20297 (inst/sec) elapsed = 0:0:08:38 / Tue Apr 16 17:02:09 2019
GPGPU-Sim uArch: cycles simulated: 252803  inst.: 10558937 (ipc=31.3) sim_rate=20344 (inst/sec) elapsed = 0:0:08:39 / Tue Apr 16 17:02:10 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(46,0,0) tid=(303,0,0)
GPGPU-Sim uArch: cycles simulated: 253803  inst.: 10601330 (ipc=31.4) sim_rate=20387 (inst/sec) elapsed = 0:0:08:40 / Tue Apr 16 17:02:11 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (165816,88303), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 254303  inst.: 10619834 (ipc=31.4) sim_rate=20383 (inst/sec) elapsed = 0:0:08:41 / Tue Apr 16 17:02:12 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (166018,88303), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (166405,88303), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (166594,88303), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 255303  inst.: 10654351 (ipc=31.4) sim_rate=20410 (inst/sec) elapsed = 0:0:08:42 / Tue Apr 16 17:02:13 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (167243,88303), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (167570,88303), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (167756,88303), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 256303  inst.: 10688767 (ipc=31.4) sim_rate=20437 (inst/sec) elapsed = 0:0:08:43 / Tue Apr 16 17:02:14 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(51,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (168957,88303), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 257303  inst.: 10727849 (ipc=31.5) sim_rate=20433 (inst/sec) elapsed = 0:0:08:45 / Tue Apr 16 17:02:16 2019
GPGPU-Sim uArch: cycles simulated: 257803  inst.: 10743675 (ipc=31.5) sim_rate=20425 (inst/sec) elapsed = 0:0:08:46 / Tue Apr 16 17:02:17 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (169710,88303), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (169884,88303), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (170214,88303), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 258803  inst.: 10777739 (ipc=31.5) sim_rate=20451 (inst/sec) elapsed = 0:0:08:47 / Tue Apr 16 17:02:18 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(59,0,0) tid=(487,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (171482,88303), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 259803  inst.: 10808538 (ipc=31.5) sim_rate=20470 (inst/sec) elapsed = 0:0:08:48 / Tue Apr 16 17:02:19 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (172232,88303), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (172583,88303), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (172955,88303), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 261303  inst.: 10848765 (ipc=31.5) sim_rate=20508 (inst/sec) elapsed = 0:0:08:49 / Tue Apr 16 17:02:20 2019
GPGPU-Sim uArch: cycles simulated: 262303  inst.: 10873478 (ipc=31.4) sim_rate=20515 (inst/sec) elapsed = 0:0:08:50 / Tue Apr 16 17:02:21 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (174009,88303), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (174459,88303), 1 CTAs running
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(47,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (174998,88303), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 263803  inst.: 10907974 (ipc=31.4) sim_rate=20542 (inst/sec) elapsed = 0:0:08:51 / Tue Apr 16 17:02:22 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (175853,88303), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (176221,88303), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (177055,88303), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (177451,88303), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (177905,88303), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 266303  inst.: 10943757 (ipc=31.1) sim_rate=20570 (inst/sec) elapsed = 0:0:08:52 / Tue Apr 16 17:02:23 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (179299,88303), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (179837,88303), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 269303  inst.: 10968203 (ipc=30.7) sim_rate=20578 (inst/sec) elapsed = 0:0:08:53 / Tue Apr 16 17:02:24 2019
GPGPU-Sim uArch: cycles simulated: 272303  inst.: 10991366 (ipc=30.4) sim_rate=20583 (inst/sec) elapsed = 0:0:08:54 / Tue Apr 16 17:02:25 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(61,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 275803  inst.: 11029485 (ipc=30.0) sim_rate=20615 (inst/sec) elapsed = 0:0:08:55 / Tue Apr 16 17:02:26 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (188749,88303), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (189005,88303), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 278303  inst.: 11057314 (ipc=29.7) sim_rate=20629 (inst/sec) elapsed = 0:0:08:56 / Tue Apr 16 17:02:27 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (191109,88303), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (191248,88303), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 191249
gpu_sim_insn = 5660327
gpu_ipc =      29.5966
gpu_tot_sim_cycle = 279552
gpu_tot_sim_insn = 11065717
gpu_tot_ipc =      39.5838
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 654390
gpu_stall_icnt2sh    = 1485239
gpu_total_sim_rate=20644

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 618373
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 86410, Miss = 30475, Miss_rate = 0.353, Pending_hits = 2128, Reservation_fails = 144275
	L1D_cache_core[1]: Access = 73658, Miss = 26731, Miss_rate = 0.363, Pending_hits = 1791, Reservation_fails = 138016
	L1D_cache_core[2]: Access = 72738, Miss = 26237, Miss_rate = 0.361, Pending_hits = 1808, Reservation_fails = 136078
	L1D_cache_core[3]: Access = 73476, Miss = 26536, Miss_rate = 0.361, Pending_hits = 1776, Reservation_fails = 138461
	L1D_cache_core[4]: Access = 78250, Miss = 27470, Miss_rate = 0.351, Pending_hits = 1909, Reservation_fails = 136108
	L1D_cache_core[5]: Access = 88746, Miss = 31558, Miss_rate = 0.356, Pending_hits = 2103, Reservation_fails = 146872
	L1D_cache_core[6]: Access = 75823, Miss = 26707, Miss_rate = 0.352, Pending_hits = 1667, Reservation_fails = 133611
	L1D_cache_core[7]: Access = 73367, Miss = 26313, Miss_rate = 0.359, Pending_hits = 1732, Reservation_fails = 135608
	L1D_cache_core[8]: Access = 73419, Miss = 28076, Miss_rate = 0.382, Pending_hits = 1728, Reservation_fails = 145872
	L1D_cache_core[9]: Access = 73414, Miss = 27687, Miss_rate = 0.377, Pending_hits = 1758, Reservation_fails = 143180
	L1D_cache_core[10]: Access = 73048, Miss = 25651, Miss_rate = 0.351, Pending_hits = 1617, Reservation_fails = 134534
	L1D_cache_core[11]: Access = 71863, Miss = 26121, Miss_rate = 0.363, Pending_hits = 1681, Reservation_fails = 139210
	L1D_cache_core[12]: Access = 73197, Miss = 26320, Miss_rate = 0.360, Pending_hits = 1667, Reservation_fails = 135146
	L1D_cache_core[13]: Access = 71984, Miss = 26887, Miss_rate = 0.374, Pending_hits = 1728, Reservation_fails = 140902
	L1D_cache_core[14]: Access = 74248, Miss = 27133, Miss_rate = 0.365, Pending_hits = 1698, Reservation_fails = 140536
	L1D_total_cache_accesses = 1133641
	L1D_total_cache_misses = 409902
	L1D_total_cache_miss_rate = 0.3616
	L1D_total_cache_pending_hits = 26791
	L1D_total_cache_reservation_fails = 2088409
	L1D_cache_data_port_util = 0.189
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 103219
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0047
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 692490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 183979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1477608
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102739
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 225923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 610801
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 616315
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2526, 2079, 2569, 2083, 2530, 2096, 2528, 2137, 2567, 2124, 2500, 2074, 2083, 2504, 2526, 2552, 1593, 1552, 1621, 1582, 1554, 1988, 1619, 2040, 1593, 2027, 1621, 1537, 1608, 1608, 1608, 1567, 1150, 1137, 1111, 1517, 1135, 1105, 1081, 1502, 1115, 1513, 1588, 1085, 1532, 1536, 1059, 1104, 
gpgpu_n_tot_thrd_icount = 36668256
gpgpu_n_tot_w_icount = 1145883
gpgpu_n_stall_shd_mem = 2947260
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 183979
gpgpu_n_mem_write_global = 230478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1544103
gpgpu_n_store_insn = 356013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961565
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2943849
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4962463	W0_Idle:562992	W0_Scoreboard:704950	W1:185855	W2:157938	W3:159825	W4:126941	W5:90512	W6:44990	W7:23511	W8:9025	W9:3660	W10:1757	W11:1362	W12:1229	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:135576
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1471832 {8:183979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9227504 {40:230368,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25021144 {136:183979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843824 {8:230478,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 429 
maxdqlatency = 0 
maxmflatency = 1029 
averagemflatency = 342 
max_icnt2mem_latency = 737 
max_icnt2sh_latency = 279551 
mrq_lat_table:36145 	1663 	1209 	3314 	7326 	1808 	695 	214 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	144546 	219698 	50227 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	46120 	21602 	44905 	164508 	89415 	47649 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12286 	82272 	83253 	6002 	180 	1 	0 	1 	6 	22 	465 	10375 	71078 	61773 	82197 	4561 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	179 	381 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        15        24        20        32        32        29        29        49        26        24        48         9        14        23        11 
dram[1]:        13        16        38        34        31        31        31        32        46        28        33        24        11        19        19        16 
dram[2]:        15        12        22        14        31        29        32        25        42        55        52        30        12        10        20        15 
dram[3]:         8         9        34        45        34        29        26        24        44        54        54        46        14        15         9        14 
dram[4]:        16        11        24        20        33        28        30        28        41        56        55        49        16        11        12        16 
dram[5]:        10        10        33        39        33        28        31        30        45        35        41        44        12        14        12        15 
maximum service time to same row:
dram[0]:     17279      9566     14553     22513     15160      7471      6441      7781      6197      8616      8344      5478     11309      8898      6996      6938 
dram[1]:     14321     13165      7463      7703     11630     21128      9246      6037      4961      6692      6054      6539      7772     14003     10775      8065 
dram[2]:     12316     14345     10275      6319      9379     13872      7080     10589      8516      8562      5081      6779     15131      9597      8020     11676 
dram[3]:     10876     13857     17213     17732      5570      6310      6981      7300      7347      6622      6916      8587      8122     13462     13912     19416 
dram[4]:     12883     17639     15538      8481     12233     15745      7504     11752      7575      4277      5778      6852      8832      9319     10052      9547 
dram[5]:     15550     10622      8815      7300     10072     15762      9061      8612      5905      4921      7950      6597      6125     10506      6819     13485 
average row accesses per activate:
dram[0]:  2.139535  1.990196  2.192825  2.191176  2.189723  2.105991  2.289753  2.175299  2.415430  2.380471  2.299191  2.199336  2.095436  2.267016  2.421348  2.291667 
dram[1]:  2.178218  2.283871  2.199152  2.123223  2.064103  1.973913  2.262820  2.143885  2.250696  2.074766  2.178295  2.147590  2.000000  2.176166  2.195000  2.211429 
dram[2]:  2.032086  2.322222  2.185366  2.152174  2.122642  2.048000  2.235294  2.182143  2.292517  2.209913  2.160563  2.412429  2.150000  2.091324  2.248555  2.231183 
dram[3]:  2.191083  2.130653  2.219251  2.247748  2.000000  2.029412  2.043478  2.141869  2.230241  2.160950  2.159236  2.273556  2.165049  2.184211  2.093923  2.257143 
dram[4]:  2.236181  2.263473  2.194690  2.256281  2.236967  1.924370  2.157377  2.418972  2.383901  2.207430  2.239011  2.331250  2.269912  2.014493  2.257732  2.292818 
dram[5]:  2.147619  2.173410  2.112840  2.178218  1.987903  2.025532  2.201278  2.269962  2.264045  2.062857  2.075610  2.273312  2.035294  2.161290  2.176166  2.240964 
average row locality = 52385/23948 = 2.187448
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       460       406       433       386       505       411       553       473       623       536       631       498       473       406       431       385 
dram[1]:       440       354       454       389       437       411       590       524       601       516       627       548       469       402       439       387 
dram[2]:       380       418       391       443       405       468       489       531       532       589       575       609       408       443       389       415 
dram[3]:       344       424       354       417       420       501       518       532       499       634       525       545       425       482       379       395 
dram[4]:       445       378       431       387       425       426       563       512       594       546       603       547       477       402       438       415 
dram[5]:       451       376       479       367       451       446       585       509       621       560       637       525       482       391       420       372 
total reads: 45338
bank skew: 637/344 = 1.85
chip skew: 7672/7394 = 1.04
number of total write accesses:
dram[0]:         0         0        56        61        49        46        95        73       191       171       222       164        32        27         0         0 
dram[1]:         0         0        65        59        46        43       116        72       207       150       216       165        31        18         0         0 
dram[2]:         0         0        57        52        45        44        81        80       142       169       192       245        22        15         0         0 
dram[3]:         0         0        61        82        28        51        93        87       150       185       153       203        21        16         0         0 
dram[4]:         0         0        65        62        47        32        95       100       176       167       212       199        36        15         0         0 
dram[5]:         0         0        64        73        42        30       104        88       185       162       214       182        37        11         0         0 
total reads: 7047
min_bank_accesses = 0!
chip skew: 1206/1130 = 1.07
average mf latency per bank:
dram[0]:       1195      1185      1306      1286      6943      8272      3855      4238      2278      2391      1986      2505      1418      1496      1281      1205
dram[1]:       1172      1257      1178      1120      7771      7691      3532      3656      2239      2208      2003      2090      1380      1343      1218      1084
dram[2]:       1198      1192      1254      1215      8270      7344      4253      3866      2577      2261      2094      1880      1486      2877      1283      1205
dram[3]:       1257      1264      1171      1243      7849      7155      3405      4268      2475      2356      2272      2201      1255      1309      1099      1311
dram[4]:       1185      1272      1262      1354      8119      8542      3657      4082      2270      2389      2078      2151      1314      1400      1231      1222
dram[5]:       1245      1221      1175      1139      8360      7810      3914      3801      2319      2311      2192      2231      1326      1288      1265      1097
maximum mf latency per bank:
dram[0]:        996       801       990       793       847       894       954       840       992       972       985       855       829       905       884       801
dram[1]:        923       732       957       794       868       872       886       789       893       823       845       983       896       835       890       851
dram[2]:        843       848       815       870       806       926       865       867       853       874       873       830       757       960       873       848
dram[3]:        820       777       747       850       885       905       875       872       802       883       838       932       801       845       799       946
dram[4]:        822       857       846       878       915       899       972       945       987      1029       860       923       910       899       995       836
dram[5]:        899       825       859       921       964       884       872       798       975       803       983       858       903       858       906       895

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369001 n_nop=344250 n_act=3934 n_pre=3918 n_req=8797 n_rd=15220 n_write=1679 bw_util=0.09159
n_activity=142488 dram_eff=0.2372
bk0: 920a 360648i bk1: 812a 360735i bk2: 866a 359106i bk3: 772a 359932i bk4: 1010a 357823i bk5: 822a 359221i bk6: 1106a 355596i bk7: 946a 357057i bk8: 1246a 352969i bk9: 1072a 354602i bk10: 1262a 351095i bk11: 996a 354217i bk12: 946a 358336i bk13: 812a 360119i bk14: 862a 360999i bk15: 770a 361822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.268243
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369001 n_nop=344021 n_act=4075 n_pre=4059 n_req=8776 n_rd=15176 n_write=1670 bw_util=0.09131
n_activity=149059 dram_eff=0.226
bk0: 880a 361327i bk1: 708a 363018i bk2: 908a 359651i bk3: 778a 360608i bk4: 874a 359636i bk5: 822a 359924i bk6: 1180a 355485i bk7: 1048a 357089i bk8: 1202a 353210i bk9: 1032a 355652i bk10: 1254a 351840i bk11: 1096a 354060i bk12: 938a 358862i bk13: 804a 361079i bk14: 878a 361038i bk15: 774a 362111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.184577
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369001 n_nop=344595 n_act=3923 n_pre=3907 n_req=8629 n_rd=14970 n_write=1606 bw_util=0.08984
n_activity=141859 dram_eff=0.2337
bk0: 760a 361763i bk1: 836a 361390i bk2: 782a 360354i bk3: 886a 359464i bk4: 810a 359633i bk5: 936a 358294i bk6: 978a 357307i bk7: 1062a 356047i bk8: 1064a 356032i bk9: 1178a 352767i bk10: 1150a 352573i bk11: 1218a 351326i bk12: 816a 360064i bk13: 886a 359637i bk14: 778a 361529i bk15: 830a 361152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.238029
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369001 n_nop=344737 n_act=3952 n_pre=3936 n_req=8524 n_rd=14788 n_write=1588 bw_util=0.08876
n_activity=145343 dram_eff=0.2253
bk0: 688a 363113i bk1: 848a 361672i bk2: 708a 361380i bk3: 834a 359877i bk4: 840a 360289i bk5: 1002a 358280i bk6: 1036a 356810i bk7: 1064a 356108i bk8: 998a 356139i bk9: 1268a 352085i bk10: 1050a 354725i bk11: 1090a 353685i bk12: 850a 360183i bk13: 964a 359669i bk14: 758a 361980i bk15: 790a 361935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.192981
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369001 n_nop=344270 n_act=3936 n_pre=3920 n_req=8795 n_rd=15178 n_write=1697 bw_util=0.09146
n_activity=141428 dram_eff=0.2386
bk0: 890a 360936i bk1: 756a 362156i bk2: 862a 359143i bk3: 774a 360261i bk4: 850a 359459i bk5: 852a 358865i bk6: 1126a 355158i bk7: 1024a 356479i bk8: 1188a 353950i bk9: 1092a 353698i bk10: 1206a 351125i bk11: 1094a 352100i bk12: 954a 358199i bk13: 804a 360040i bk14: 876a 360426i bk15: 830a 361101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.270549
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=369001 n_nop=343746 n_act=4128 n_pre=4112 n_req=8864 n_rd=15344 n_write=1671 bw_util=0.09222
n_activity=150483 dram_eff=0.2261
bk0: 902a 361053i bk1: 752a 362421i bk2: 958a 358673i bk3: 734a 360556i bk4: 902a 359193i bk5: 892a 359438i bk6: 1170a 355702i bk7: 1018a 357101i bk8: 1242a 353830i bk9: 1120a 354361i bk10: 1274a 350385i bk11: 1050a 354040i bk12: 964a 358562i bk13: 782a 361171i bk14: 840a 361303i bk15: 744a 362445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.192311

========= L2 cache stats =========
L2_cache_bank[0]: Access = 34443, Miss = 4109, Miss_rate = 0.119, Pending_hits = 42, Reservation_fails = 414
L2_cache_bank[1]: Access = 34446, Miss = 3501, Miss_rate = 0.102, Pending_hits = 31, Reservation_fails = 289
L2_cache_bank[2]: Access = 34397, Miss = 4057, Miss_rate = 0.118, Pending_hits = 56, Reservation_fails = 114
L2_cache_bank[3]: Access = 33174, Miss = 3531, Miss_rate = 0.106, Pending_hits = 27, Reservation_fails = 1
L2_cache_bank[4]: Access = 34899, Miss = 3569, Miss_rate = 0.102, Pending_hits = 36, Reservation_fails = 261
L2_cache_bank[5]: Access = 36175, Miss = 3916, Miss_rate = 0.108, Pending_hits = 33, Reservation_fails = 418
L2_cache_bank[6]: Access = 33837, Miss = 3464, Miss_rate = 0.102, Pending_hits = 37, Reservation_fails = 1
L2_cache_bank[7]: Access = 34591, Miss = 3930, Miss_rate = 0.114, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[8]: Access = 34938, Miss = 3976, Miss_rate = 0.114, Pending_hits = 41, Reservation_fails = 216
L2_cache_bank[9]: Access = 33981, Miss = 3613, Miss_rate = 0.106, Pending_hits = 36, Reservation_fails = 392
L2_cache_bank[10]: Access = 35637, Miss = 4126, Miss_rate = 0.116, Pending_hits = 40, Reservation_fails = 1
L2_cache_bank[11]: Access = 34044, Miss = 3546, Miss_rate = 0.104, Pending_hits = 45, Reservation_fails = 0
L2_total_cache_accesses = 414562
L2_total_cache_misses = 45338
L2_total_cache_miss_rate = 0.1094
L2_total_cache_pending_hits = 478
L2_total_cache_reservation_fails = 2107
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1479
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 412
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3772
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.241
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=1150868
icnt_total_pkts_simt_to_mem=645302
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.7067
	minimum = 6
	maximum = 646
Network latency average = 36.3182
	minimum = 6
	maximum = 460
Slowest packet = 279937
Flit latency average = 26.5665
	minimum = 6
	maximum = 460
Slowest flit = 1594774
Fragmentation average = 0.123078
	minimum = 0
	maximum = 336
Injected packet rate average = 0.108563
	minimum = 0.0893495 (at node 10)
	maximum = 0.126976 (at node 25)
Accepted packet rate average = 0.108563
	minimum = 0.0893495 (at node 10)
	maximum = 0.126976 (at node 25)
Injected flit rate average = 0.260565
	minimum = 0.12661 (at node 10)
	maximum = 0.427662 (at node 22)
Accepted flit rate average= 0.260565
	minimum = 0.158537 (at node 18)
	maximum = 0.389246 (at node 5)
Injected packet length average = 2.40014
Accepted packet length average = 2.40014
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.6141 (9 samples)
	minimum = 6 (9 samples)
	maximum = 231.778 (9 samples)
Network latency average = 18.8847 (9 samples)
	minimum = 6 (9 samples)
	maximum = 171.111 (9 samples)
Flit latency average = 18.4717 (9 samples)
	minimum = 6 (9 samples)
	maximum = 169.333 (9 samples)
Fragmentation average = 0.0140525 (9 samples)
	minimum = 0 (9 samples)
	maximum = 56.4444 (9 samples)
Injected packet rate average = 0.0643683 (9 samples)
	minimum = 0.0460111 (9 samples)
	maximum = 0.139124 (9 samples)
Accepted packet rate average = 0.0643683 (9 samples)
	minimum = 0.0460111 (9 samples)
	maximum = 0.139124 (9 samples)
Injected flit rate average = 0.120748 (9 samples)
	minimum = 0.0780188 (9 samples)
	maximum = 0.228909 (9 samples)
Accepted flit rate average = 0.120748 (9 samples)
	minimum = 0.0739406 (9 samples)
	maximum = 0.293169 (9 samples)
Injected packet size average = 1.87589 (9 samples)
Accepted packet size average = 1.87589 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 56 sec (536 sec)
gpgpu_simulation_rate = 20644 (inst/sec)
gpgpu_simulation_rate = 521 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,279552)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,279552)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,279552)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,279552)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,279552)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,279552)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,279552)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,279552)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,279552)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,279552)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,279552)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,279552)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,279552)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,279552)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,279552)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,279552)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,279552)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,279552)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,279552)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,279552)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,279552)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,279552)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,279552)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,279552)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,279552)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,279552)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,279552)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,279552)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,279552)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,279552)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,279552)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,279552)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,279552)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,279552)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,279552)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,279552)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,279552)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,279552)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,279552)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,279552)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,279552)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,279552)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,279552)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,279552)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,279552)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(22,0,0) tid=(396,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(26,0,0) tid=(428,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(36,0,0) tid=(268,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(35,0,0) tid=(368,0,0)
GPGPU-Sim uArch: cycles simulated: 280052  inst.: 11370998 (ipc=610.6) sim_rate=21057 (inst/sec) elapsed = 0:0:09:00 / Tue Apr 16 17:02:31 2019
GPGPU-Sim uArch: cycles simulated: 280552  inst.: 11385618 (ipc=319.9) sim_rate=21045 (inst/sec) elapsed = 0:0:09:01 / Tue Apr 16 17:02:32 2019
GPGPU-Sim uArch: cycles simulated: 281052  inst.: 11398161 (ipc=221.6) sim_rate=21029 (inst/sec) elapsed = 0:0:09:02 / Tue Apr 16 17:02:33 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1801,279552), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1802,279552)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1825,279552), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1826,279552)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1868,279552), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1869,279552)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1885,279552), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1886,279552)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1921,279552), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1922,279552)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1957,279552), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1958,279552)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1960,279552), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1961,279552)
GPGPU-Sim uArch: cycles simulated: 281552  inst.: 11426594 (ipc=180.4) sim_rate=21043 (inst/sec) elapsed = 0:0:09:03 / Tue Apr 16 17:02:34 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2002,279552), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2003,279552)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2304,279552), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2305,279552)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2379,279552), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2380,279552)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2408,279552), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2409,279552)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2444,279552), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2444,279552), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2445,279552)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2445,279552)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2451,279552), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2452,279552)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(57,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2498,279552), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2499,279552)
GPGPU-Sim uArch: cycles simulated: 282052  inst.: 11468860 (ipc=161.3) sim_rate=21082 (inst/sec) elapsed = 0:0:09:04 / Tue Apr 16 17:02:35 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2528,279552), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2529,279552)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2555,279552), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2556,279552)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2618,279552), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2619,279552)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2636,279552), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2685,279552), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2761,279552), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2763,279552), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2776,279552), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2824,279552), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2836,279552), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2925,279552), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2982,279552), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3048,279552), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3186,279552), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3256,279552), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3283,279552), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3284,279552), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3297,279552), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3301,279552), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3363,279552), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3410,279552), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3416,279552), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3424,279552), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3427,279552), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 283052  inst.: 11550134 (ipc=138.4) sim_rate=21192 (inst/sec) elapsed = 0:0:09:05 / Tue Apr 16 17:02:36 2019
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(55,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3625,279552), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3738,279552), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3766,279552), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3822,279552), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3915,279552), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3963,279552), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3972,279552), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4067,279552), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4101,279552), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4143,279552), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4161,279552), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4171,279552), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4197,279552), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4245,279552), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4251,279552), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4257,279552), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4290,279552), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4290,279552), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4293,279552), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4317,279552), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4338,279552), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4344,279552), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4391,279552), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4449,279552), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 8.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4450
gpu_sim_insn = 507084
gpu_ipc =     113.9515
gpu_tot_sim_cycle = 284002
gpu_tot_sim_insn = 11572801
gpu_tot_ipc =      40.7490
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 654544
gpu_stall_icnt2sh    = 1485574
gpu_total_sim_rate=21195

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 632383
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 86810, Miss = 30775, Miss_rate = 0.355, Pending_hits = 2184, Reservation_fails = 147196
	L1D_cache_core[1]: Access = 73978, Miss = 26969, Miss_rate = 0.365, Pending_hits = 1836, Reservation_fails = 140885
	L1D_cache_core[2]: Access = 73050, Miss = 26466, Miss_rate = 0.362, Pending_hits = 1853, Reservation_fails = 138995
	L1D_cache_core[3]: Access = 73876, Miss = 26836, Miss_rate = 0.363, Pending_hits = 1832, Reservation_fails = 141081
	L1D_cache_core[4]: Access = 78566, Miss = 27706, Miss_rate = 0.353, Pending_hits = 1952, Reservation_fails = 138492
	L1D_cache_core[5]: Access = 89066, Miss = 31799, Miss_rate = 0.357, Pending_hits = 2147, Reservation_fails = 149736
	L1D_cache_core[6]: Access = 76219, Miss = 27003, Miss_rate = 0.354, Pending_hits = 1722, Reservation_fails = 136108
	L1D_cache_core[7]: Access = 73679, Miss = 26545, Miss_rate = 0.360, Pending_hits = 1776, Reservation_fails = 138152
	L1D_cache_core[8]: Access = 73739, Miss = 28316, Miss_rate = 0.384, Pending_hits = 1772, Reservation_fails = 148998
	L1D_cache_core[9]: Access = 73734, Miss = 27927, Miss_rate = 0.379, Pending_hits = 1802, Reservation_fails = 145252
	L1D_cache_core[10]: Access = 73368, Miss = 25891, Miss_rate = 0.353, Pending_hits = 1661, Reservation_fails = 137095
	L1D_cache_core[11]: Access = 72103, Miss = 26301, Miss_rate = 0.365, Pending_hits = 1717, Reservation_fails = 141795
	L1D_cache_core[12]: Access = 73597, Miss = 26620, Miss_rate = 0.362, Pending_hits = 1723, Reservation_fails = 138031
	L1D_cache_core[13]: Access = 72304, Miss = 27126, Miss_rate = 0.375, Pending_hits = 1776, Reservation_fails = 143577
	L1D_cache_core[14]: Access = 74528, Miss = 27343, Miss_rate = 0.367, Pending_hits = 1738, Reservation_fails = 143397
	L1D_total_cache_accesses = 1138617
	L1D_total_cache_misses = 413623
	L1D_total_cache_miss_rate = 0.3633
	L1D_total_cache_pending_hits = 27491
	L1D_total_cache_reservation_fails = 2128790
	L1D_cache_data_port_util = 0.186
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 108209
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 692497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 184279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1480088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107729
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 229344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 648702
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 630325
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2582, 2135, 2625, 2139, 2586, 2152, 2584, 2193, 2623, 2180, 2556, 2130, 2139, 2560, 2582, 2608, 1649, 1608, 1677, 1638, 1610, 2044, 1675, 2096, 1649, 2083, 1677, 1593, 1664, 1664, 1664, 1623, 1178, 1165, 1139, 1545, 1163, 1133, 1109, 1530, 1143, 1541, 1616, 1113, 1560, 1564, 1087, 1132, 
gpgpu_n_tot_thrd_icount = 37563808
gpgpu_n_tot_w_icount = 1173869
gpgpu_n_stall_shd_mem = 2987641
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 184279
gpgpu_n_mem_write_global = 234454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1576103
gpgpu_n_store_insn = 375025
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1040080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2984230
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5030591	W0_Idle:580389	W0_Scoreboard:716791	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:150640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1474232 {8:184279,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9386544 {40:234344,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25061944 {136:184279,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1875632 {8:234454,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 429 
maxdqlatency = 0 
maxmflatency = 1029 
averagemflatency = 342 
max_icnt2mem_latency = 737 
max_icnt2sh_latency = 284001 
mrq_lat_table:36493 	1674 	1243 	3406 	7403 	1876 	722 	214 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	145252 	223083 	50412 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	46475 	21699 	45032 	164843 	91671 	48733 	385 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12422 	82418 	83271 	6002 	180 	1 	0 	1 	6 	22 	465 	10375 	71078 	61773 	82197 	8537 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	181 	388 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        15        24        20        32        32        29        29        49        26        24        48         9        14        23        11 
dram[1]:        13        16        38        34        31        31        31        32        46        28        33        24        11        19        19        16 
dram[2]:        15        12        22        14        31        29        32        25        42        55        52        30        12        10        20        15 
dram[3]:         8         9        34        45        34        29        26        24        44        54        54        46        14        15         9        14 
dram[4]:        16        11        24        20        33        28        30        28        41        56        55        49        16        11        12        16 
dram[5]:        10        10        33        39        33        28        31        30        45        35        41        44        12        14        12        15 
maximum service time to same row:
dram[0]:     17279      9566     14553     22513     15160      7471      6441      7781      6197      8616      8344      5478     11309      8898      6996      6938 
dram[1]:     14321     13165      7463      7703     11630     21128      9246      6037      4961      6692      6054      6539      7772     14003     10775      8065 
dram[2]:     12316     14345     10275      6319      9379     13872      7080     10589      8516      8562      5081      6779     15131      9597      8020     11676 
dram[3]:     10876     13857     17213     17732      5570      6310      6981      7300      7347      6622      6916      8587      8122     13462     13912     19416 
dram[4]:     12883     17639     15538      8481     12233     15745      7504     11752      7575      4277      5778      6852      8832      9319     10052      9547 
dram[5]:     15550     10622      8815      7300     10072     15762      9061      8612      5905      4921      7950      6597      6125     10506      6819     13485 
average row accesses per activate:
dram[0]:  2.139535  1.990196  2.372197  2.392157  2.233202  2.119266  2.289753  2.175299  2.415430  2.380471  2.299191  2.199336  2.095436  2.267016  2.421348  2.291667 
dram[1]:  2.178218  2.283871  2.419492  2.336493  2.127660  2.013043  2.262820  2.143885  2.250696  2.074766  2.178295  2.147590  2.000000  2.176166  2.195000  2.211429 
dram[2]:  2.032086  2.322222  2.385366  2.321739  2.160377  2.096000  2.235294  2.182143  2.292517  2.209913  2.160563  2.412429  2.150000  2.104545  2.248555  2.231183 
dram[3]:  2.191083  2.130653  2.470588  2.477478  2.017778  2.073260  2.043478  2.141869  2.230241  2.160950  2.159236  2.273556  2.165049  2.184211  2.093923  2.257143 
dram[4]:  2.236181  2.263473  2.358407  2.482412  2.254717  1.966387  2.157377  2.418972  2.383901  2.207430  2.239011  2.331250  2.269912  2.014493  2.257732  2.292818 
dram[5]:  2.147619  2.173410  2.299611  2.450495  2.004016  2.042373  2.201278  2.269962  2.264045  2.062857  2.072993  2.273312  2.035294  2.161290  2.176166  2.240964 
average row locality = 53042/23957 = 2.214050
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       460       406       447       400       509       413       553       473       623       536       631       498       473       406       431       385 
dram[1]:       440       354       468       403       443       414       590       524       601       516       627       548       469       402       439       387 
dram[2]:       380       418       405       457       408       472       489       531       532       589       575       609       408       444       389       415 
dram[3]:       344       424       368       433       422       505       518       532       499       634       525       545       425       482       379       395 
dram[4]:       445       378       444       402       427       430       563       512       594       546       603       547       477       402       438       415 
dram[5]:       451       376       493       383       453       448       585       509       621       560       637       525       482       391       420       372 
total reads: 45549
bank skew: 637/344 = 1.85
chip skew: 7706/7430 = 1.04
number of total write accesses:
dram[0]:         0         0        82        88        56        49        95        73       191       171       222       164        32        27         0         0 
dram[1]:         0         0       103        90        57        49       116        72       207       150       216       165        31        18         0         0 
dram[2]:         0         0        84        77        50        52        81        80       142       169       192       245        22        19         0         0 
dram[3]:         0         0        94       117        32        61        93        87       150       185       153       203        21        16         0         0 
dram[4]:         0         0        89        92        51        38        95       100       176       167       212       199        36        15         0         0 
dram[5]:         0         0        98       112        46        34       104        88       185       162       215       182        37        11         0         0 
total reads: 7493
min_bank_accesses = 0!
chip skew: 1274/1212 = 1.05
average mf latency per bank:
dram[0]:       1195      1185      1248      1221      6893      8282      3884      4280      2278      2391      1986      2505      1418      1496      1281      1205
dram[1]:       1172      1257      1106      1064      7609      7643      3564      3690      2239      2208      2003      2090      1380      1343      1218      1084
dram[2]:       1198      1192      1190      1170      8231      7287      4294      3901      2577      2261      2094      1880      1486      3603      1283      1205
dram[3]:       1257      1264      1102      1180      7860      7067      3434      4295      2475      2356      2272      2201      1255      1309      1099      1311
dram[4]:       1185      1272      1222      1281      8116      8455      3685      4111      2270      2389      2078      2151      1314      1400      1231      1222
dram[5]:       1245      1221      1113      1060      8350      7801      3944      3833      2319      2311      2189      2231      1326      1288      1265      1097
maximum mf latency per bank:
dram[0]:        996       801       990       793       847       894       954       840       992       972       985       855       829       905       884       801
dram[1]:        923       732       957       794       868       872       886       789       893       823       845       983       896       835       890       851
dram[2]:        843       848       815       870       806       926       865       867       853       874       873       830       757       960       873       848
dram[3]:        820       777       792       850       885       905       875       872       802       883       838       932       801       845       799       946
dram[4]:        822       857       846       878       915       899       972       945       987      1029       860       923       910       899       995       836
dram[5]:        899       825       859       921       964       884       872       798       975       803       983       858       903       858       906       895

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374874 n_nop=349990 n_act=3935 n_pre=3919 n_req=8894 n_rd=15288 n_write=1742 bw_util=0.09086
n_activity=143578 dram_eff=0.2372
bk0: 920a 366521i bk1: 812a 366608i bk2: 894a 364669i bk3: 800a 365408i bk4: 1018a 363625i bk5: 826a 365033i bk6: 1106a 361468i bk7: 946a 362929i bk8: 1246a 358842i bk9: 1072a 360475i bk10: 1262a 356968i bk11: 996a 360090i bk12: 946a 364209i bk13: 812a 365992i bk14: 862a 366872i bk15: 770a 367695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.266954
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374874 n_nop=349732 n_act=4076 n_pre=4060 n_req=8899 n_rd=15250 n_write=1756 bw_util=0.09073
n_activity=150301 dram_eff=0.2263
bk0: 880a 367200i bk1: 708a 368891i bk2: 936a 365121i bk3: 806a 366117i bk4: 886a 365336i bk5: 828a 365724i bk6: 1180a 361358i bk7: 1048a 362962i bk8: 1202a 359083i bk9: 1032a 361525i bk10: 1254a 357713i bk11: 1096a 359933i bk12: 938a 364735i bk13: 804a 366952i bk14: 878a 366911i bk15: 774a 367984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.188418
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374874 n_nop=350325 n_act=3924 n_pre=3908 n_req=8734 n_rd=15042 n_write=1675 bw_util=0.08919
n_activity=142954 dram_eff=0.2339
bk0: 760a 367635i bk1: 836a 367263i bk2: 810a 365833i bk3: 914a 364989i bk4: 816a 365430i bk5: 944a 364092i bk6: 978a 363180i bk7: 1062a 361920i bk8: 1064a 361905i bk9: 1178a 358640i bk10: 1150a 358446i bk11: 1218a 357200i bk12: 816a 365938i bk13: 888a 365440i bk14: 778a 367400i bk15: 830a 367024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.237069
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374874 n_nop=350452 n_act=3954 n_pre=3938 n_req=8642 n_rd=14860 n_write=1670 bw_util=0.08819
n_activity=146469 dram_eff=0.2257
bk0: 688a 368986i bk1: 848a 367546i bk2: 736a 366837i bk3: 866a 365297i bk4: 844a 366091i bk5: 1010a 364030i bk6: 1036a 362682i bk7: 1064a 361980i bk8: 998a 362011i bk9: 1268a 357957i bk10: 1050a 360597i bk11: 1090a 359558i bk12: 850a 366056i bk13: 964a 365542i bk14: 758a 367853i bk15: 790a 367808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.196887
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374874 n_nop=350009 n_act=3937 n_pre=3921 n_req=8893 n_rd=15246 n_write=1761 bw_util=0.09073
n_activity=142492 dram_eff=0.2387
bk0: 890a 366809i bk1: 756a 368029i bk2: 888a 364710i bk3: 804a 365716i bk4: 854a 365282i bk5: 860a 364677i bk6: 1126a 361031i bk7: 1024a 362352i bk8: 1188a 359823i bk9: 1092a 359571i bk10: 1206a 356998i bk11: 1094a 357973i bk12: 954a 364072i bk13: 804a 365913i bk14: 876a 366299i bk15: 830a 366974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.268328
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=374874 n_nop=349462 n_act=4131 n_pre=4115 n_req=8980 n_rd=15412 n_write=1754 bw_util=0.09158
n_activity=151543 dram_eff=0.2265
bk0: 902a 366927i bk1: 752a 368296i bk2: 986a 364130i bk3: 766a 365903i bk4: 906a 364992i bk5: 896a 365243i bk6: 1170a 361573i bk7: 1018a 362972i bk8: 1242a 359703i bk9: 1120a 360234i bk10: 1274a 356233i bk11: 1050a 359911i bk12: 964a 364433i bk13: 782a 367042i bk14: 840a 367176i bk15: 744a 368318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.195826

========= L2 cache stats =========
L2_cache_bank[0]: Access = 34716, Miss = 4127, Miss_rate = 0.119, Pending_hits = 57, Reservation_fails = 414
L2_cache_bank[1]: Access = 34719, Miss = 3517, Miss_rate = 0.101, Pending_hits = 45, Reservation_fails = 289
L2_cache_bank[2]: Access = 34669, Miss = 4077, Miss_rate = 0.118, Pending_hits = 85, Reservation_fails = 114
L2_cache_bank[3]: Access = 33445, Miss = 3548, Miss_rate = 0.106, Pending_hits = 47, Reservation_fails = 1
L2_cache_bank[4]: Access = 35170, Miss = 3586, Miss_rate = 0.102, Pending_hits = 51, Reservation_fails = 261
L2_cache_bank[5]: Access = 37437, Miss = 3935, Miss_rate = 0.105, Pending_hits = 51, Reservation_fails = 541
L2_cache_bank[6]: Access = 34107, Miss = 3480, Miss_rate = 0.102, Pending_hits = 58, Reservation_fails = 1
L2_cache_bank[7]: Access = 34871, Miss = 3950, Miss_rate = 0.113, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[8]: Access = 35211, Miss = 3991, Miss_rate = 0.113, Pending_hits = 54, Reservation_fails = 216
L2_cache_bank[9]: Access = 34259, Miss = 3632, Miss_rate = 0.106, Pending_hits = 53, Reservation_fails = 392
L2_cache_bank[10]: Access = 35911, Miss = 4142, Miss_rate = 0.115, Pending_hits = 62, Reservation_fails = 1
L2_cache_bank[11]: Access = 34323, Miss = 3564, Miss_rate = 0.104, Pending_hits = 70, Reservation_fails = 0
L2_total_cache_accesses = 418838
L2_total_cache_misses = 45549
L2_total_cache_miss_rate = 0.1088
L2_total_cache_pending_hits = 712
L2_total_cache_reservation_fails = 2230
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142669
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1479
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 229825
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 646
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3983
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 231
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.238
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=1156344
icnt_total_pkts_simt_to_mem=653554
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.7923
	minimum = 6
	maximum = 394
Network latency average = 29.8317
	minimum = 6
	maximum = 302
Slowest packet = 829781
Flit latency average = 34.5323
	minimum = 6
	maximum = 301
Slowest flit = 1797683
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0711777
	minimum = 0.0458427 (at node 11)
	maximum = 0.283596 (at node 20)
Accepted packet rate average = 0.0711777
	minimum = 0.0458427 (at node 11)
	maximum = 0.283596 (at node 20)
Injected flit rate average = 0.114257
	minimum = 0.0824719 (at node 18)
	maximum = 0.305169 (at node 20)
Accepted flit rate average= 0.114257
	minimum = 0.0566292 (at node 11)
	maximum = 0.561798 (at node 20)
Injected packet length average = 1.60524
Accepted packet length average = 1.60524
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.0319 (10 samples)
	minimum = 6 (10 samples)
	maximum = 248 (10 samples)
Network latency average = 19.9794 (10 samples)
	minimum = 6 (10 samples)
	maximum = 184.2 (10 samples)
Flit latency average = 20.0777 (10 samples)
	minimum = 6 (10 samples)
	maximum = 182.5 (10 samples)
Fragmentation average = 0.0126473 (10 samples)
	minimum = 0 (10 samples)
	maximum = 50.8 (10 samples)
Injected packet rate average = 0.0650492 (10 samples)
	minimum = 0.0459943 (10 samples)
	maximum = 0.153571 (10 samples)
Accepted packet rate average = 0.0650492 (10 samples)
	minimum = 0.0459943 (10 samples)
	maximum = 0.153571 (10 samples)
Injected flit rate average = 0.120099 (10 samples)
	minimum = 0.0784641 (10 samples)
	maximum = 0.236535 (10 samples)
Accepted flit rate average = 0.120099 (10 samples)
	minimum = 0.0722095 (10 samples)
	maximum = 0.320032 (10 samples)
Injected packet size average = 1.84627 (10 samples)
Accepted packet size average = 1.84627 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 6 sec (546 sec)
gpgpu_simulation_rate = 21195 (inst/sec)
gpgpu_simulation_rate = 520 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,284002)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,284002)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,284002)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,284002)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,284002)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,284002)
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,284002)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,284002)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,284002)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,284002)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,284002)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,284002)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,284002)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,284002)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,284002)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,284002)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,284002)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,284002)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,284002)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,284002)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,284002)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,284002)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,284002)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,284002)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,284002)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,284002)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,284002)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,284002)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,284002)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,284002)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,284002)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,284002)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,284002)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,284002)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,284002)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,284002)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,284002)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,284002)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,284002)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,284002)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,284002)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,284002)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,284002)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,284002)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,284002)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(10,0,0) tid=(271,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(25,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(10,0,0) tid=(308,0,0)
GPGPU-Sim uArch: cycles simulated: 284502  inst.: 11874876 (ipc=604.1) sim_rate=21669 (inst/sec) elapsed = 0:0:09:08 / Tue Apr 16 17:02:39 2019
GPGPU-Sim uArch: cycles simulated: 285002  inst.: 11885310 (ipc=312.5) sim_rate=21649 (inst/sec) elapsed = 0:0:09:09 / Tue Apr 16 17:02:40 2019
GPGPU-Sim uArch: cycles simulated: 285502  inst.: 11893816 (ipc=214.0) sim_rate=21625 (inst/sec) elapsed = 0:0:09:10 / Tue Apr 16 17:02:41 2019
GPGPU-Sim uArch: cycles simulated: 286502  inst.: 11918307 (ipc=138.2) sim_rate=21591 (inst/sec) elapsed = 0:0:09:12 / Tue Apr 16 17:02:43 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(13,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 287002  inst.: 11941362 (ipc=122.9) sim_rate=21554 (inst/sec) elapsed = 0:0:09:14 / Tue Apr 16 17:02:45 2019
GPGPU-Sim uArch: cycles simulated: 288002  inst.: 12013116 (ipc=110.1) sim_rate=21606 (inst/sec) elapsed = 0:0:09:16 / Tue Apr 16 17:02:47 2019
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(28,0,0) tid=(399,0,0)
GPGPU-Sim uArch: cycles simulated: 288502  inst.: 12057404 (ipc=107.7) sim_rate=21647 (inst/sec) elapsed = 0:0:09:17 / Tue Apr 16 17:02:48 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(15,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 289502  inst.: 12147628 (ipc=104.5) sim_rate=21769 (inst/sec) elapsed = 0:0:09:18 / Tue Apr 16 17:02:49 2019
GPGPU-Sim uArch: cycles simulated: 290002  inst.: 12193668 (ipc=103.5) sim_rate=21774 (inst/sec) elapsed = 0:0:09:20 / Tue Apr 16 17:02:51 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6193,284002), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6194,284002)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(23,0,0) tid=(349,0,0)
GPGPU-Sim uArch: cycles simulated: 290502  inst.: 12242397 (ipc=103.0) sim_rate=21783 (inst/sec) elapsed = 0:0:09:22 / Tue Apr 16 17:02:53 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6607,284002), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6608,284002)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6622,284002), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6623,284002)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6638,284002), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6639,284002)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6645,284002), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6646,284002)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6793,284002), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6794,284002)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6818,284002), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6819,284002)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6935,284002), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6936,284002)
GPGPU-Sim uArch: cycles simulated: 291002  inst.: 12311606 (ipc=105.5) sim_rate=21867 (inst/sec) elapsed = 0:0:09:23 / Tue Apr 16 17:02:54 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(29,0,0) tid=(406,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7203,284002), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7204,284002)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7207,284002), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7208,284002)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7430,284002), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7431,284002)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7467,284002), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7468,284002)
GPGPU-Sim uArch: cycles simulated: 291502  inst.: 12372299 (ipc=106.6) sim_rate=21936 (inst/sec) elapsed = 0:0:09:24 / Tue Apr 16 17:02:55 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7643,284002), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7644,284002)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(25,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7889,284002), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7890,284002)
GPGPU-Sim uArch: cycles simulated: 292002  inst.: 12431720 (ipc=107.4) sim_rate=21964 (inst/sec) elapsed = 0:0:09:26 / Tue Apr 16 17:02:57 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8211,284002), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8212,284002)
GPGPU-Sim uArch: cycles simulated: 292502  inst.: 12479856 (ipc=106.7) sim_rate=22010 (inst/sec) elapsed = 0:0:09:27 / Tue Apr 16 17:02:58 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(34,0,0) tid=(353,0,0)
GPGPU-Sim uArch: cycles simulated: 293002  inst.: 12524668 (ipc=105.8) sim_rate=22050 (inst/sec) elapsed = 0:0:09:28 / Tue Apr 16 17:02:59 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9166,284002), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9167,284002)
GPGPU-Sim uArch: cycles simulated: 293502  inst.: 12575709 (ipc=105.6) sim_rate=22062 (inst/sec) elapsed = 0:0:09:30 / Tue Apr 16 17:03:01 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9838,284002), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9839,284002)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9849,284002), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9850,284002)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9853,284002), 2 CTAs running
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(49,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 294002  inst.: 12631128 (ipc=105.8) sim_rate=22121 (inst/sec) elapsed = 0:0:09:31 / Tue Apr 16 17:03:02 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10040,284002), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10084,284002), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10131,284002), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10196,284002), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10279,284002), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10303,284002), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10413,284002), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 294502  inst.: 12682507 (ipc=105.7) sim_rate=22172 (inst/sec) elapsed = 0:0:09:32 / Tue Apr 16 17:03:03 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10594,284002), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10636,284002), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10687,284002), 2 CTAs running
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(39,0,0) tid=(348,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10801,284002), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10983,284002), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10989,284002), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 295002  inst.: 12730642 (ipc=105.3) sim_rate=22217 (inst/sec) elapsed = 0:0:09:33 / Tue Apr 16 17:03:04 2019
GPGPU-Sim uArch: cycles simulated: 295502  inst.: 12773711 (ipc=104.4) sim_rate=22253 (inst/sec) elapsed = 0:0:09:34 / Tue Apr 16 17:03:05 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11791,284002), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11809,284002), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11853,284002), 1 CTAs running
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(62,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11971,284002), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 296002  inst.: 12813198 (ipc=103.4) sim_rate=22283 (inst/sec) elapsed = 0:0:09:35 / Tue Apr 16 17:03:06 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12100,284002), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12324,284002), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (12328,284002), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 296502  inst.: 12846017 (ipc=101.9) sim_rate=22302 (inst/sec) elapsed = 0:0:09:36 / Tue Apr 16 17:03:07 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12648,284002), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12743,284002), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12752,284002), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12777,284002), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12779,284002), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13131,284002), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13150,284002), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13482,284002), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 297502  inst.: 12893167 (ipc=97.8) sim_rate=22345 (inst/sec) elapsed = 0:0:09:37 / Tue Apr 16 17:03:08 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13567,284002), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13619,284002), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13670,284002), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13714,284002), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13897,284002), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14133,284002), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14138,284002), 1 CTAs running
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(47,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14334,284002), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14419,284002), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14521,284002), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14745,284002), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14798,284002), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14809,284002), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14856,284002), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15065,284002), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 299502  inst.: 12919225 (ipc=86.9) sim_rate=22351 (inst/sec) elapsed = 0:0:09:38 / Tue Apr 16 17:03:09 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (16681,284002), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 16682
gpu_sim_insn = 1348629
gpu_ipc =      80.8434
gpu_tot_sim_cycle = 300684
gpu_tot_sim_insn = 12921430
gpu_tot_ipc =      42.9735
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 662989
gpu_stall_icnt2sh    = 1521021
gpu_total_sim_rate=22355

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 764350
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 98145, Miss = 31532, Miss_rate = 0.321, Pending_hits = 2270, Reservation_fails = 149018
	L1D_cache_core[1]: Access = 83610, Miss = 27639, Miss_rate = 0.331, Pending_hits = 1915, Reservation_fails = 143006
	L1D_cache_core[2]: Access = 82219, Miss = 27118, Miss_rate = 0.330, Pending_hits = 1919, Reservation_fails = 141043
	L1D_cache_core[3]: Access = 84751, Miss = 27574, Miss_rate = 0.325, Pending_hits = 1919, Reservation_fails = 143261
	L1D_cache_core[4]: Access = 88572, Miss = 28405, Miss_rate = 0.321, Pending_hits = 2022, Reservation_fails = 140729
	L1D_cache_core[5]: Access = 101453, Miss = 32653, Miss_rate = 0.322, Pending_hits = 2246, Reservation_fails = 151804
	L1D_cache_core[6]: Access = 85849, Miss = 27664, Miss_rate = 0.322, Pending_hits = 1793, Reservation_fails = 138297
	L1D_cache_core[7]: Access = 83705, Miss = 27229, Miss_rate = 0.325, Pending_hits = 1847, Reservation_fails = 140149
	L1D_cache_core[8]: Access = 82922, Miss = 28977, Miss_rate = 0.349, Pending_hits = 1846, Reservation_fails = 151434
	L1D_cache_core[9]: Access = 83910, Miss = 28638, Miss_rate = 0.341, Pending_hits = 1894, Reservation_fails = 147817
	L1D_cache_core[10]: Access = 82957, Miss = 26582, Miss_rate = 0.320, Pending_hits = 1741, Reservation_fails = 139432
	L1D_cache_core[11]: Access = 82722, Miss = 26978, Miss_rate = 0.326, Pending_hits = 1781, Reservation_fails = 143630
	L1D_cache_core[12]: Access = 82854, Miss = 27252, Miss_rate = 0.329, Pending_hits = 1797, Reservation_fails = 140478
	L1D_cache_core[13]: Access = 82551, Miss = 27863, Miss_rate = 0.338, Pending_hits = 1861, Reservation_fails = 145849
	L1D_cache_core[14]: Access = 84706, Miss = 28030, Miss_rate = 0.331, Pending_hits = 1812, Reservation_fails = 145776
	L1D_total_cache_accesses = 1290926
	L1D_total_cache_misses = 424134
	L1D_total_cache_miss_rate = 0.3286
	L1D_total_cache_pending_hits = 28663
	L1D_total_cache_reservation_fails = 2161723
	L1D_cache_data_port_util = 0.211
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 113199
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 832809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28559
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 194110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1512910
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 648813
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 762292
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2996, 2549, 3050, 2564, 3022, 2566, 2817, 2629, 3059, 2616, 2981, 2566, 2575, 2974, 3007, 3044, 2085, 2044, 2113, 2074, 2035, 2480, 2100, 2532, 2085, 2519, 2113, 2029, 2100, 2100, 2100, 2048, 1385, 1383, 1357, 1763, 1381, 1351, 1316, 1748, 1361, 1759, 1834, 1331, 1767, 1782, 1305, 1350, 
gpgpu_n_tot_thrd_icount = 44436352
gpgpu_n_tot_w_icount = 1388636
gpgpu_n_stall_shd_mem = 3135483
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 194110
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1769753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1118595
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3132072
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5176487	W0_Idle:611609	W0_Scoreboard:754556	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:165704
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1552880 {8:194110,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26398960 {136:194110,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 429 
maxdqlatency = 0 
maxmflatency = 1029 
averagemflatency = 341 
max_icnt2mem_latency = 737 
max_icnt2sh_latency = 298327 
mrq_lat_table:42271 	1922 	1503 	3852 	8519 	2605 	1085 	371 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	147689 	230507 	51376 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	54760 	22266 	45550 	165721 	92129 	48852 	385 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	14911 	87303 	85617 	6113 	180 	1 	0 	1 	6 	22 	465 	10375 	71078 	61773 	82197 	9531 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	189 	414 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        15        44        45        32        32        30        31        49        27        24        48        10        14        23        11 
dram[1]:        13        16        56        50        31        31        31        32        46        28        33        24        11        19        19        16 
dram[2]:        17        12        46        44        31        29        32        26        42        55        52        30        12        10        20        15 
dram[3]:        17         9        49        57        34        29        26        24        44        54        54        46        14        15         9        14 
dram[4]:        16        11        40        50        33        28        30        29        41        56        55        49        16        11        12        16 
dram[5]:        10        12        52        59        33        28        31        30        45        35        41        44        12        14        12        15 
maximum service time to same row:
dram[0]:     17279      9566     14553     22513     15160      7471      6441      7781      6197      8616      8344      5478     11309      8898      6996      6938 
dram[1]:     14321     13165      7463      7703     11630     21128      9246      6037      4961      6692      6054      6539      7772     14003     10775      8065 
dram[2]:     12316     14345     10275      6319      9379     13872      7080     10589      8516      8562      5081      6779     15131      9597      8020     11676 
dram[3]:     10876     13857     17213     17732      5570      6310      6981      7300      7347      6622      6916      8587      8122     13462     13912     19416 
dram[4]:     12883     17639     15538      8481     12233     15745      7504     11752      7575      4277      5778      6852      8832      9319     10052      9547 
dram[5]:     15550     10622      8815      7300     10072     15762      9061      8612      5905      4921      7950      6597      6125     10506      6819     13485 
average row accesses per activate:
dram[0]:  2.110656  1.995781  2.302682  2.308333  2.144737  2.007194  2.289634  2.166667  2.311721  2.301676  2.223235  2.127027  2.098940  2.264706  2.364865  2.244132 
dram[1]:  2.157447  2.183673  2.263538  2.246964  2.099644  2.000000  2.253443  2.162500  2.208431  2.060847  2.080435  2.044554  2.013514  2.080972  2.195745  2.193548 
dram[2]:  2.017621  2.341346  2.325000  2.255556  2.099631  2.041801  2.186495  2.151057  2.291908  2.209596  2.077103  2.359413  2.195745  2.142857  2.241860  2.227679 
dram[3]:  2.125654  2.163793  2.252101  2.414449  2.021978  2.021084  2.002725  2.116618  2.066313  2.163170  2.080940  2.204545  2.106719  2.112676  2.000000  2.190909 
dram[4]:  2.185654  2.220000  2.291667  2.395652  2.137547  1.886598  2.169055  2.428571  2.354667  2.179420  2.157773  2.175000  2.259398  1.946970  2.200855  2.242152 
dram[5]:  2.119342  2.156098  2.250847  2.364000  1.962838  2.028777  2.168449  2.222222  2.217073  1.978673  2.000000  2.178947  2.009934  2.121739  2.188841  2.215311 
average row locality = 62140/28716 = 2.163950
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       515       473       512       461       578       488       639       572       707       622       722       592       558       508       525       478 
dram[1]:       507       428       518       461       511       495       687       605       704       600       712       634       561       492       516       476 
dram[2]:       458       487       468       525       494       561       581       615       620       675       667       690       490       533       482       499 
dram[3]:       406       502       433       506       497       588       622       622       598       714       616       639       509       582       460       482 
dram[4]:       518       444       512       451       502       493       644       600       676       631       689       640       561       497       515       500 
dram[5]:       515       442       557       466       518       511       688       596       695       644       732       615       566       475       510       463 
total reads: 53344
bank skew: 732/406 = 1.80
chip skew: 8993/8776 = 1.02
number of total write accesses:
dram[0]:         0         0        89        93        74        70       112        91       220       202       254       195        36        31         0         0 
dram[1]:         0         0       109        94        79        69       131        87       239       179       245       192        35        22         0         0 
dram[2]:         0         0        90        84        75        74        99        97       173       200       222       275        26        22         0         0 
dram[3]:         0         0       103       129        55        83       113       104       181       214       181       234        24        18         0         0 
dram[4]:         0         0        93       100        73        56       113       114       207       195       241       230        40        17         0         0 
dram[5]:         0         0       107       125        63        53       123       104       214       191       246       213        41        13         0         0 
total reads: 8796
min_bank_accesses = 0!
chip skew: 1493/1437 = 1.04
average mf latency per bank:
dram[0]:       1105      1075      1164      1151      6032      6942      3425      3641      2039      2098      1773      2161      1257      1277      1111      1040
dram[1]:       1058      1097      1056      1005      6503      6350      3144      3252      1955      1927      1797      1841      1206      1153      1082       941
dram[2]:       1045      1079      1100      1099      6694      6100      3676      3441      2231      2007      1843      1704      1288      3069      1098      1069
dram[3]:       1112      1132      1018      1095      6527      6047      2931      3763      2108      2120      1974      1936      1098      1147       960      1138
dram[4]:       1062      1128      1142      1207      6808      7264      3266      3599      2018      2102      1854      1881      1167      1196      1094      1067
dram[5]:       1128      1088      1041       961      7222      6728      3416      3343      2083      2034      1938      1944      1176      1117      1096       944
maximum mf latency per bank:
dram[0]:        996       801       990       793       847       894       954       840       992       972       985       855       829       905       884       801
dram[1]:        923       732       957       794       868       872       886       789       893       823       845       983       896       835       890       851
dram[2]:        843       848       815       870       806       926       865       867       853       874       873       909       757       960       873       848
dram[3]:        820       837       792       850       885       931       875       931       802       883       838       946       801       902       799       946
dram[4]:        822       857       846       878       915       899       972       945       987      1029       860       923       910       899       995       836
dram[5]:        899       825       859       921       964       884       872       798       975       803       983       858       903       858       906       895

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=396893 n_nop=367391 n_act=4722 n_pre=4706 n_req=10417 n_rd=17900 n_write=2174 bw_util=0.1012
n_activity=158523 dram_eff=0.2533
bk0: 1030a 387187i bk1: 946a 386982i bk2: 1024a 384736i bk3: 922a 385795i bk4: 1156a 383131i bk5: 976a 383808i bk6: 1278a 380749i bk7: 1144a 381340i bk8: 1414a 377500i bk9: 1244a 378946i bk10: 1444a 374889i bk11: 1184a 377761i bk12: 1116a 383716i bk13: 1016a 385072i bk14: 1050a 386327i bk15: 956a 387103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.338784
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=396893 n_nop=367195 n_act=4865 n_pre=4849 n_req=10388 n_rd=17814 n_write=2170 bw_util=0.1007
n_activity=165546 dram_eff=0.2414
bk0: 1014a 387765i bk1: 856a 389264i bk2: 1036a 385437i bk3: 922a 386555i bk4: 1022a 385061i bk5: 990a 385079i bk6: 1374a 380536i bk7: 1210a 382545i bk8: 1408a 377136i bk9: 1200a 380141i bk10: 1424a 376277i bk11: 1268a 378427i bk12: 1122a 384399i bk13: 984a 386507i bk14: 1032a 387161i bk15: 952a 388070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.230412
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=396893 n_nop=367735 n_act=4681 n_pre=4665 n_req=10282 n_rd=17690 n_write=2122 bw_util=0.09984
n_activity=158117 dram_eff=0.2506
bk0: 916a 387976i bk1: 974a 387867i bk2: 936a 386245i bk3: 1050a 384906i bk4: 988a 384499i bk5: 1122a 382353i bk6: 1162a 381915i bk7: 1230a 380727i bk8: 1240a 380630i bk9: 1350a 377160i bk10: 1334a 376430i bk11: 1380a 375880i bk12: 980a 386012i bk13: 1066a 385205i bk14: 964a 387269i bk15: 998a 386532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.303807
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=396893 n_nop=367611 n_act=4811 n_pre=4795 n_req=10215 n_rd=17552 n_write=2124 bw_util=0.09915
n_activity=161488 dram_eff=0.2437
bk0: 812a 389362i bk1: 1004a 387999i bk2: 866a 386760i bk3: 1012a 385127i bk4: 994a 385630i bk5: 1176a 382645i bk6: 1244a 380987i bk7: 1244a 380815i bk8: 1196a 380032i bk9: 1428a 376904i bk10: 1232a 378887i bk11: 1278a 377550i bk12: 1018a 385821i bk13: 1164a 384707i bk14: 920a 387612i bk15: 964a 387694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.253461
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=396893 n_nop=367572 n_act=4706 n_pre=4690 n_req=10352 n_rd=17746 n_write=2179 bw_util=0.1004
n_activity=157819 dram_eff=0.2525
bk0: 1036a 387208i bk1: 888a 388572i bk2: 1024a 385029i bk3: 902a 386323i bk4: 1004a 384580i bk5: 986a 384439i bk6: 1288a 380456i bk7: 1200a 381781i bk8: 1352a 379124i bk9: 1262a 378477i bk10: 1378a 375433i bk11: 1280a 375738i bk12: 1122a 383616i bk13: 994a 385079i bk14: 1030a 386232i bk15: 1000a 386885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.315392
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=396893 n_nop=366871 n_act=4931 n_pre=4915 n_req=10486 n_rd=17986 n_write=2190 bw_util=0.1017
n_activity=166709 dram_eff=0.2421
bk0: 1030a 387553i bk1: 884a 388854i bk2: 1114a 384505i bk3: 932a 385636i bk4: 1036a 384704i bk5: 1022a 384948i bk6: 1376a 380579i bk7: 1192a 382174i bk8: 1390a 379134i bk9: 1288a 378763i bk10: 1464a 374509i bk11: 1230a 378162i bk12: 1132a 384163i bk13: 950a 386876i bk14: 1020a 387280i bk15: 926a 388246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.237601

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35599, Miss = 4756, Miss_rate = 0.134, Pending_hits = 58, Reservation_fails = 551
L2_cache_bank[1]: Access = 35646, Miss = 4194, Miss_rate = 0.118, Pending_hits = 45, Reservation_fails = 543
L2_cache_bank[2]: Access = 35556, Miss = 4716, Miss_rate = 0.133, Pending_hits = 85, Reservation_fails = 114
L2_cache_bank[3]: Access = 34340, Miss = 4191, Miss_rate = 0.122, Pending_hits = 47, Reservation_fails = 1
L2_cache_bank[4]: Access = 36094, Miss = 4260, Miss_rate = 0.118, Pending_hits = 51, Reservation_fails = 269
L2_cache_bank[5]: Access = 38343, Miss = 4585, Miss_rate = 0.120, Pending_hits = 51, Reservation_fails = 846
L2_cache_bank[6]: Access = 35005, Miss = 4141, Miss_rate = 0.118, Pending_hits = 58, Reservation_fails = 1
L2_cache_bank[7]: Access = 35816, Miss = 4635, Miss_rate = 0.129, Pending_hits = 79, Reservation_fails = 60
L2_cache_bank[8]: Access = 36062, Miss = 4617, Miss_rate = 0.128, Pending_hits = 54, Reservation_fails = 321
L2_cache_bank[9]: Access = 35145, Miss = 4256, Miss_rate = 0.121, Pending_hits = 53, Reservation_fails = 548
L2_cache_bank[10]: Access = 36801, Miss = 4781, Miss_rate = 0.130, Pending_hits = 63, Reservation_fails = 1
L2_cache_bank[11]: Access = 35256, Miss = 4212, Miss_rate = 0.119, Pending_hits = 71, Reservation_fails = 0
L2_total_cache_accesses = 429663
L2_total_cache_misses = 53344
L2_total_cache_miss_rate = 0.1242
L2_total_cache_pending_hits = 715
L2_total_cache_reservation_fails = 3255
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 144707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49351
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2504
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 230814
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 231
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.229
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=1206493
icnt_total_pkts_simt_to_mem=665373
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.3788
	minimum = 6
	maximum = 321
Network latency average = 16.3632
	minimum = 6
	maximum = 321
Slowest packet = 846782
Flit latency average = 13.7301
	minimum = 6
	maximum = 321
Slowest flit = 1834656
Fragmentation average = 0.000923788
	minimum = 0
	maximum = 20
Injected packet rate average = 0.0480669
	minimum = 0.039144 (at node 12)
	maximum = 0.0566479 (at node 22)
Accepted packet rate average = 0.0480669
	minimum = 0.039144 (at node 12)
	maximum = 0.0566479 (at node 22)
Injected flit rate average = 0.13758
	minimum = 0.0428606 (at node 12)
	maximum = 0.262139 (at node 22)
Accepted flit rate average= 0.13758
	minimum = 0.0558087 (at node 23)
	maximum = 0.244275 (at node 5)
Injected packet length average = 2.86226
Accepted packet length average = 2.86226
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.9725 (11 samples)
	minimum = 6 (11 samples)
	maximum = 254.636 (11 samples)
Network latency average = 19.6506 (11 samples)
	minimum = 6 (11 samples)
	maximum = 196.636 (11 samples)
Flit latency average = 19.5007 (11 samples)
	minimum = 6 (11 samples)
	maximum = 195.091 (11 samples)
Fragmentation average = 0.0115815 (11 samples)
	minimum = 0 (11 samples)
	maximum = 48 (11 samples)
Injected packet rate average = 0.0635054 (11 samples)
	minimum = 0.0453715 (11 samples)
	maximum = 0.14476 (11 samples)
Accepted packet rate average = 0.0635054 (11 samples)
	minimum = 0.0453715 (11 samples)
	maximum = 0.14476 (11 samples)
Injected flit rate average = 0.121688 (11 samples)
	minimum = 0.0752274 (11 samples)
	maximum = 0.238863 (11 samples)
Accepted flit rate average = 0.121688 (11 samples)
	minimum = 0.0707185 (11 samples)
	maximum = 0.313145 (11 samples)
Injected packet size average = 1.91618 (11 samples)
Accepted packet size average = 1.91618 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 38 sec (578 sec)
gpgpu_simulation_rate = 22355 (inst/sec)
gpgpu_simulation_rate = 520 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,300684)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,300684)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,300684)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,300684)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,300684)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,300684)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,300684)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,300684)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,300684)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,300684)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,300684)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,300684)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,300684)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,300684)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,300684)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,300684)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,300684)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,300684)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,300684)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,300684)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,300684)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,300684)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,300684)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,300684)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,300684)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,300684)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,300684)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,300684)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,300684)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,300684)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,300684)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,300684)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,300684)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,300684)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,300684)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,300684)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,300684)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,300684)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,300684)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,300684)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,300684)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,300684)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,300684)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,300684)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,300684)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1,0,0) tid=(455,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(28,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(42,0,0) tid=(263,0,0)
GPGPU-Sim uArch: cycles simulated: 301184  inst.: 13178134 (ipc=513.4) sim_rate=22720 (inst/sec) elapsed = 0:0:09:40 / Tue Apr 16 17:03:11 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (503,300684), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(504,300684)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (512,300684), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(513,300684)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (513,300684), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(514,300684)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (515,300684), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(516,300684)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (516,300684), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(517,300684)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (524,300684), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(525,300684)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (529,300684), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(530,300684)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (532,300684), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(533,300684)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (541,300684), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(542,300684)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (546,300684), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (546,300684), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(547,300684)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(547,300684)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (553,300684), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(554,300684)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (556,300684), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(557,300684)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (558,300684), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(559,300684)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (562,300684), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(563,300684)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (569,300684), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(570,300684)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (575,300684), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(576,300684)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (581,300684), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(582,300684)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (582,300684), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (584,300684), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (590,300684), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (593,300684), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (597,300684), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (598,300684), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (602,300684), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (619,300684), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (620,300684), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (621,300684), 2 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(56,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (629,300684), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (642,300684), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (651,300684), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (654,300684), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (660,300684), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (661,300684), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (662,300684), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (662,300684), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (669,300684), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (673,300684), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (673,300684), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (676,300684), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (685,300684), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (694,300684), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (706,300684), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (706,300684), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (720,300684), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (949,300684), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (955,300684), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (960,300684), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (963,300684), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (980,300684), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (980,300684), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (985,300684), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (985,300684), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (990,300684), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (990,300684), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (997,300684), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 301684  inst.: 13365398 (ipc=444.0) sim_rate=22964 (inst/sec) elapsed = 0:0:09:42 / Tue Apr 16 17:03:13 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1004,300684), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1004,300684), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1013,300684), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1040,300684), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1047,300684), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1055,300684), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1086,300684), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 3.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 1087
gpu_sim_insn = 450048
gpu_ipc =     414.0276
gpu_tot_sim_cycle = 301771
gpu_tot_sim_insn = 13371478
gpu_tot_ipc =      44.3100
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 662989
gpu_stall_icnt2sh    = 1521129
gpu_total_sim_rate=22975

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 773390
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 98209, Miss = 31548, Miss_rate = 0.321, Pending_hits = 2318, Reservation_fails = 149018
	L1D_cache_core[1]: Access = 83674, Miss = 27655, Miss_rate = 0.331, Pending_hits = 1963, Reservation_fails = 143006
	L1D_cache_core[2]: Access = 82283, Miss = 27134, Miss_rate = 0.330, Pending_hits = 1967, Reservation_fails = 141043
	L1D_cache_core[3]: Access = 84831, Miss = 27594, Miss_rate = 0.325, Pending_hits = 1979, Reservation_fails = 143261
	L1D_cache_core[4]: Access = 88636, Miss = 28421, Miss_rate = 0.321, Pending_hits = 2070, Reservation_fails = 140729
	L1D_cache_core[5]: Access = 101517, Miss = 32669, Miss_rate = 0.322, Pending_hits = 2294, Reservation_fails = 151804
	L1D_cache_core[6]: Access = 85913, Miss = 27680, Miss_rate = 0.322, Pending_hits = 1841, Reservation_fails = 138297
	L1D_cache_core[7]: Access = 83769, Miss = 27245, Miss_rate = 0.325, Pending_hits = 1895, Reservation_fails = 140149
	L1D_cache_core[8]: Access = 83002, Miss = 28997, Miss_rate = 0.349, Pending_hits = 1906, Reservation_fails = 151434
	L1D_cache_core[9]: Access = 83974, Miss = 28654, Miss_rate = 0.341, Pending_hits = 1942, Reservation_fails = 147817
	L1D_cache_core[10]: Access = 83029, Miss = 26600, Miss_rate = 0.320, Pending_hits = 1795, Reservation_fails = 139432
	L1D_cache_core[11]: Access = 82786, Miss = 26994, Miss_rate = 0.326, Pending_hits = 1829, Reservation_fails = 143630
	L1D_cache_core[12]: Access = 82902, Miss = 27264, Miss_rate = 0.329, Pending_hits = 1833, Reservation_fails = 140478
	L1D_cache_core[13]: Access = 82615, Miss = 27879, Miss_rate = 0.337, Pending_hits = 1909, Reservation_fails = 145849
	L1D_cache_core[14]: Access = 84786, Miss = 28050, Miss_rate = 0.331, Pending_hits = 1872, Reservation_fails = 145776
	L1D_total_cache_accesses = 1291926
	L1D_total_cache_misses = 424384
	L1D_total_cache_miss_rate = 0.3285
	L1D_total_cache_pending_hits = 29413
	L1D_total_cache_reservation_fails = 2161723
	L1D_cache_data_port_util = 0.211
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 115207
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 832809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 194360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1512910
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114727
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 648813
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 771332
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3026, 2579, 3080, 2594, 3052, 2596, 2847, 2659, 3089, 2646, 3011, 2596, 2605, 3004, 3037, 3074, 2100, 2059, 2128, 2089, 2050, 2495, 2115, 2547, 2100, 2534, 2128, 2044, 2115, 2115, 2115, 2063, 1400, 1398, 1372, 1778, 1396, 1366, 1331, 1763, 1376, 1774, 1849, 1346, 1782, 1797, 1320, 1365, 
gpgpu_n_tot_thrd_icount = 44918400
gpgpu_n_tot_w_icount = 1403700
gpgpu_n_stall_shd_mem = 3135483
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 194360
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1801753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1182851
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3132072
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5177034	W0_Idle:612098	W0_Scoreboard:767714	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:180768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1554880 {8:194360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26432960 {136:194360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 429 
maxdqlatency = 0 
maxmflatency = 1029 
averagemflatency = 341 
max_icnt2mem_latency = 737 
max_icnt2sh_latency = 298327 
mrq_lat_table:42371 	1940 	1522 	3866 	8550 	2636 	1085 	371 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	147726 	230720 	51376 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	55005 	22271 	45550 	165721 	92129 	48852 	385 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15071 	87386 	85624 	6113 	180 	1 	0 	1 	6 	22 	465 	10375 	71078 	61773 	82197 	9531 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	190 	415 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        15        44        45        32        32        30        31        49        27        24        48        10        14        23        11 
dram[1]:        13        16        56        50        31        31        31        32        46        28        33        24        11        19        19        16 
dram[2]:        17        12        46        44        31        29        32        26        42        55        52        30        12        10        20        15 
dram[3]:        17         9        49        57        34        29        26        24        44        54        54        46        14        15         9        14 
dram[4]:        16        11        40        50        33        28        30        29        41        56        55        49        16        11        12        16 
dram[5]:        10        12        52        59        33        28        31        30        45        35        41        44        12        14        12        15 
maximum service time to same row:
dram[0]:     17279      9566     14553     22513     15160      7471      6441      7781      6197      8616      8344      5478     11309      8898      6996      6938 
dram[1]:     14321     13165      7463      7703     11630     21128      9246      6037      4961      6692      6054      6539      7772     14003     10775      8065 
dram[2]:     12316     14345     10275      6319      9379     13872      7080     10589      8516      8562      5081      6779     15131      9597      8020     11676 
dram[3]:     10876     13857     17213     17732      5570      6310      6981      7300      7347      6622      6916      8587      8122     13462     13912     19416 
dram[4]:     12883     17639     15538      8481     12233     15745      7504     11752      7575      4277      5778      6852      8832      9319     10052      9547 
dram[5]:     15550     10622      8815      7300     10072     15762      9061      8612      5905      4921      7950      6597      6125     10506      6819     13485 
average row accesses per activate:
dram[0]:  2.110656  1.995781  2.302682  2.308333  2.183607  2.075540  2.289634  2.166667  2.311721  2.301676  2.223235  2.127027  2.098940  2.264706  2.364865  2.244132 
dram[1]:  2.157447  2.183673  2.263538  2.246964  2.163701  2.067376  2.253443  2.162500  2.208431  2.060847  2.080435  2.044554  2.013514  2.080972  2.195745  2.193548 
dram[2]:  2.017621  2.341346  2.325000  2.255556  2.177122  2.099679  2.186495  2.151057  2.291908  2.209596  2.077103  2.359413  2.195745  2.142857  2.241860  2.227679 
dram[3]:  2.125654  2.163793  2.252101  2.414449  2.091575  2.072072  2.002725  2.116618  2.066313  2.163170  2.080940  2.204545  2.106719  2.112676  2.000000  2.190909 
dram[4]:  2.185654  2.220000  2.291667  2.395652  2.204461  1.938144  2.169055  2.428571  2.354667  2.179420  2.157773  2.175000  2.259398  1.946970  2.200855  2.242152 
dram[5]:  2.119342  2.156098  2.250847  2.364000  2.013468  2.086331  2.168449  2.222222  2.217073  1.978673  2.000000  2.178947  2.009934  2.121739  2.188841  2.215311 
average row locality = 62353/28719 = 2.171141
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       515       473       512       461       592       507       639       572       707       622       722       592       558       508       525       478 
dram[1]:       507       428       518       461       529       514       687       605       704       600       712       634       561       492       516       476 
dram[2]:       458       487       468       525       515       579       581       615       620       675       667       690       490       533       482       499 
dram[3]:       406       502       433       506       516       607       622       622       598       714       616       639       509       582       460       482 
dram[4]:       518       444       512       451       520       508       644       600       676       631       689       640       561       497       515       500 
dram[5]:       515       442       557       466       535       527       688       596       695       644       732       615       566       475       510       463 
total reads: 53557
bank skew: 732/406 = 1.80
chip skew: 9026/8814 = 1.02
number of total write accesses:
dram[0]:         0         0        89        93        74        70       112        91       220       202       254       195        36        31         0         0 
dram[1]:         0         0       109        94        79        69       131        87       239       179       245       192        35        22         0         0 
dram[2]:         0         0        90        84        75        74        99        97       173       200       222       275        26        22         0         0 
dram[3]:         0         0       103       129        55        83       113       104       181       214       181       234        24        18         0         0 
dram[4]:         0         0        93       100        73        56       113       114       207       195       241       230        40        17         0         0 
dram[5]:         0         0       107       125        63        53       123       104       214       191       246       213        41        13         0         0 
total reads: 8796
min_bank_accesses = 0!
chip skew: 1493/1437 = 1.04
average mf latency per bank:
dram[0]:       1105      1075      1164      1151      5912      6724      3425      3641      2039      2098      1773      2161      1257      1277      1111      1040
dram[1]:       1058      1097      1056      1005      6319      6153      3144      3252      1955      1927      1797      1841      1206      1153      1082       941
dram[2]:       1045      1079      1100      1099      6465      5940      3676      3441      2231      2007      1843      1704      1288      3069      1098      1069
dram[3]:       1112      1132      1018      1095      6320      5889      2931      3763      2108      2120      1974      1936      1098      1147       960      1138
dram[4]:       1062      1128      1142      1207      6610      7080      3266      3599      2018      2102      1854      1881      1167      1196      1094      1067
dram[5]:       1128      1088      1041       961      7026      6551      3416      3343      2083      2034      1938      1944      1176      1117      1096       944
maximum mf latency per bank:
dram[0]:        996       801       990       793       847       894       954       840       992       972       985       855       829       905       884       801
dram[1]:        923       732       957       794       868       872       886       789       893       823       845       983       896       835       890       851
dram[2]:        843       848       815       870       806       926       865       867       853       874       873       909       757       960       873       848
dram[3]:        820       837       792       850       885       931       875       931       802       883       838       946       801       902       799       946
dram[4]:        822       857       846       878       915       899       972       945       987      1029       860       923       910       899       995       836
dram[5]:        899       825       859       921       964       884       872       798       975       803       983       858       903       858       906       895

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398327 n_nop=368757 n_act=4723 n_pre=4707 n_req=10450 n_rd=17966 n_write=2174 bw_util=0.1011
n_activity=158774 dram_eff=0.2537
bk0: 1030a 388621i bk1: 946a 388416i bk2: 1024a 386170i bk3: 922a 387229i bk4: 1184a 384466i bk5: 1014a 385068i bk6: 1278a 382183i bk7: 1144a 382774i bk8: 1414a 378934i bk9: 1244a 380380i bk10: 1444a 376323i bk11: 1184a 379195i bk12: 1116a 385150i bk13: 1016a 386506i bk14: 1050a 387761i bk15: 956a 388537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.338789
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398327 n_nop=368555 n_act=4865 n_pre=4849 n_req=10425 n_rd=17888 n_write=2170 bw_util=0.1007
n_activity=165822 dram_eff=0.2419
bk0: 1014a 389199i bk1: 856a 390698i bk2: 1036a 386871i bk3: 922a 387989i bk4: 1058a 386397i bk5: 1028a 386324i bk6: 1374a 381970i bk7: 1210a 383979i bk8: 1408a 378570i bk9: 1200a 381575i bk10: 1424a 377711i bk11: 1268a 379861i bk12: 1122a 385833i bk13: 984a 387941i bk14: 1032a 388595i bk15: 952a 389504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.231031
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398327 n_nop=369091 n_act=4681 n_pre=4665 n_req=10321 n_rd=17768 n_write=2122 bw_util=0.09987
n_activity=158403 dram_eff=0.2511
bk0: 916a 389410i bk1: 974a 389301i bk2: 936a 387679i bk3: 1050a 386340i bk4: 1030a 385816i bk5: 1158a 383619i bk6: 1162a 383349i bk7: 1230a 382161i bk8: 1240a 382064i bk9: 1350a 378594i bk10: 1334a 377864i bk11: 1380a 377314i bk12: 980a 387446i bk13: 1066a 386639i bk14: 964a 388703i bk15: 998a 387966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.30362
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398327 n_nop=368967 n_act=4812 n_pre=4796 n_req=10253 n_rd=17628 n_write=2124 bw_util=0.09917
n_activity=161789 dram_eff=0.2442
bk0: 812a 390796i bk1: 1004a 389434i bk2: 866a 388195i bk3: 1012a 386562i bk4: 1032a 386965i bk5: 1214a 383878i bk6: 1244a 382419i bk7: 1244a 382248i bk8: 1196a 381465i bk9: 1428a 378337i bk10: 1232a 380320i bk11: 1278a 378984i bk12: 1018a 387255i bk13: 1164a 386141i bk14: 920a 389046i bk15: 964a 389128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.25394
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398327 n_nop=368940 n_act=4706 n_pre=4690 n_req=10385 n_rd=17812 n_write=2179 bw_util=0.1004
n_activity=158084 dram_eff=0.2529
bk0: 1036a 388642i bk1: 888a 390006i bk2: 1024a 386463i bk3: 902a 387757i bk4: 1040a 385918i bk5: 1016a 385722i bk6: 1288a 381890i bk7: 1200a 383215i bk8: 1352a 380558i bk9: 1262a 379911i bk10: 1378a 376867i bk11: 1280a 377172i bk12: 1122a 385050i bk13: 994a 386513i bk14: 1030a 387666i bk15: 1000a 388319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.315266
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=398327 n_nop=368237 n_act=4932 n_pre=4916 n_req=10519 n_rd=18052 n_write=2190 bw_util=0.1016
n_activity=166994 dram_eff=0.2424
bk0: 1030a 388987i bk1: 884a 390288i bk2: 1114a 385939i bk3: 932a 387071i bk4: 1070a 386017i bk5: 1054a 386232i bk6: 1376a 382012i bk7: 1192a 383608i bk8: 1390a 380568i bk9: 1288a 380197i bk10: 1464a 375943i bk11: 1230a 379596i bk12: 1132a 385597i bk13: 950a 388310i bk14: 1020a 388714i bk15: 926a 389680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.237752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35619, Miss = 4770, Miss_rate = 0.134, Pending_hits = 58, Reservation_fails = 551
L2_cache_bank[1]: Access = 35668, Miss = 4213, Miss_rate = 0.118, Pending_hits = 45, Reservation_fails = 543
L2_cache_bank[2]: Access = 35576, Miss = 4734, Miss_rate = 0.133, Pending_hits = 85, Reservation_fails = 114
L2_cache_bank[3]: Access = 34360, Miss = 4210, Miss_rate = 0.123, Pending_hits = 47, Reservation_fails = 1
L2_cache_bank[4]: Access = 36116, Miss = 4281, Miss_rate = 0.119, Pending_hits = 51, Reservation_fails = 269
L2_cache_bank[5]: Access = 38363, Miss = 4603, Miss_rate = 0.120, Pending_hits = 51, Reservation_fails = 846
L2_cache_bank[6]: Access = 35027, Miss = 4160, Miss_rate = 0.119, Pending_hits = 58, Reservation_fails = 1
L2_cache_bank[7]: Access = 35836, Miss = 4654, Miss_rate = 0.130, Pending_hits = 79, Reservation_fails = 60
L2_cache_bank[8]: Access = 36084, Miss = 4635, Miss_rate = 0.128, Pending_hits = 54, Reservation_fails = 321
L2_cache_bank[9]: Access = 35165, Miss = 4271, Miss_rate = 0.121, Pending_hits = 53, Reservation_fails = 548
L2_cache_bank[10]: Access = 36823, Miss = 4798, Miss_rate = 0.130, Pending_hits = 63, Reservation_fails = 1
L2_cache_bank[11]: Access = 35276, Miss = 4228, Miss_rate = 0.120, Pending_hits = 71, Reservation_fails = 0
L2_total_cache_accesses = 429913
L2_total_cache_misses = 53557
L2_total_cache_miss_rate = 0.1246
L2_total_cache_pending_hits = 715
L2_total_cache_reservation_fails = 3255
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 144744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49564
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2504
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 230814
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 231
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.228
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=1207743
icnt_total_pkts_simt_to_mem=665623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.412
	minimum = 6
	maximum = 38
Network latency average = 9.778
	minimum = 6
	maximum = 27
Slowest packet = 859574
Flit latency average = 8.198
	minimum = 6
	maximum = 23
Slowest flit = 1872386
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0170364
	minimum = 0.0110396 (at node 12)
	maximum = 0.0202392 (at node 16)
Accepted packet rate average = 0.0170364
	minimum = 0.0110396 (at node 12)
	maximum = 0.0202392 (at node 16)
Injected flit rate average = 0.0511091
	minimum = 0.0110396 (at node 12)
	maximum = 0.101196 (at node 16)
Accepted flit rate average= 0.0511091
	minimum = 0.0183993 (at node 15)
	maximum = 0.0919963 (at node 3)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.2591 (12 samples)
	minimum = 6 (12 samples)
	maximum = 236.583 (12 samples)
Network latency average = 18.8279 (12 samples)
	minimum = 6 (12 samples)
	maximum = 182.5 (12 samples)
Flit latency average = 18.5588 (12 samples)
	minimum = 6 (12 samples)
	maximum = 180.75 (12 samples)
Fragmentation average = 0.0106164 (12 samples)
	minimum = 0 (12 samples)
	maximum = 44 (12 samples)
Injected packet rate average = 0.059633 (12 samples)
	minimum = 0.0425105 (12 samples)
	maximum = 0.134383 (12 samples)
Accepted packet rate average = 0.059633 (12 samples)
	minimum = 0.0425105 (12 samples)
	maximum = 0.134383 (12 samples)
Injected flit rate average = 0.115806 (12 samples)
	minimum = 0.0698784 (12 samples)
	maximum = 0.227391 (12 samples)
Accepted flit rate average = 0.115806 (12 samples)
	minimum = 0.0663586 (12 samples)
	maximum = 0.294716 (12 samples)
Injected packet size average = 1.94199 (12 samples)
Accepted packet size average = 1.94199 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 42 sec (582 sec)
gpgpu_simulation_rate = 22975 (inst/sec)
gpgpu_simulation_rate = 518 (cycle/sec)
Kernel Executed 6 times
Result stored in result.txt
