/*
 * MacroSilicon MS7210 HDMI transmitter driver
 *
 * Copyright 2023 Andrey Mitrofanov avmwww@gmail.com
 *
 * Licensed under the GPL-2.
 */

#ifndef __MS7210_H__
#define __MS7210_H__

#define MS7210_EDID_I2C_ADDR			0x50

#define MS7210_CHIP_ID1				0x20

#define MS7210_HDMI_TX_CHN_REG_ADDRESS_OFST	(0x100)

/* hdmi tx phy module register address map */
#define MS7210_HDMI_TX_PHY_REGBASE		(0x0900)

#define MS7210_HDMI_TX_PLL_POWER_REG		(MS7210_HDMI_TX_PHY_REGBASE + 0x0)
#define MS7210_HDMI_TX_PLL_CTRL1_REG		(MS7210_HDMI_TX_PHY_REGBASE + 0x1)
#define MS7210_HDMI_TX_PLL_CTRL3_REG		(MS7210_HDMI_TX_PHY_REGBASE + 0x3)
#define MS7210_HDMI_TX_PLL_CTRL4_REG		(MS7210_HDMI_TX_PHY_REGBASE + 0x4)
#define MS7210_HDMI_TX_PLL_CTRL5_REG		(MS7210_HDMI_TX_PHY_REGBASE + 0x5)
#define MS7210_HDMI_TX_PLL_CTRL6_REG		(MS7210_HDMI_TX_PHY_REGBASE + 0x6)
#define MS7210_HDMI_TX_PLL_CFG_SEL_REG		(MS7210_HDMI_TX_PHY_REGBASE + 0xF)
#define MS7210_HDMI_TX_PLL_TRIG_REG		(MS7210_HDMI_TX_PHY_REGBASE + 0x10)
#define MS7210_HDMI_TX_PLL_CAL_RESULT1		(MS7210_HDMI_TX_PHY_REGBASE + 0x1C)
#define MS7210_HDMI_TX_PHY_DATA_DRV_REG		(MS7210_HDMI_TX_PHY_REGBASE + 0x1F)
#define MS7210_HDMI_TX_PHY_POWER_REG		(MS7210_HDMI_TX_PHY_REGBASE + 0x20)
//HDMI drive
#define MS7210_HDMI_TX_PHY_POST_PRE_REG         (MS7210_HDMI_TX_PHY_REGBASE + 0x23)

#define MS7210_HDMI_TX_PHY_MAIN_PRE0_1_REG      (MS7210_HDMI_TX_PHY_REGBASE + 0x24)
#define MS7210_HDMI_TX_PHY_MAIN_PREC_2_REG      (MS7210_HDMI_TX_PHY_REGBASE + 0x25)

#define MS7210_HDMI_TX_PHY_MAIN_PO0_1_REG       (MS7210_HDMI_TX_PHY_REGBASE + 0x26)
#define MS7210_HDMI_TX_PHY_MAIN_POC_2_REG       (MS7210_HDMI_TX_PHY_REGBASE + 0x27)

#define MS7210_HDMI_TX_PHY_POST_PO0_1_REG       (MS7210_HDMI_TX_PHY_REGBASE + 0x28)
#define MS7210_HDMI_TX_PHY_POST_PO2_REG         (MS7210_HDMI_TX_PHY_REGBASE + 0x29)

#define MS7210_HDMI_TX_PLL_CTRL11_REG           (MS7210_HDMI_TX_PHY_REGBASE + 0x2A)

/* TOP MISC register address map */
#define MS7210_MISC_REGBASE			(0x0000)

#define MS7210_CHIPID0_REG			(MS7210_MISC_REGBASE + 0x0000)
#define MS7210_CHIPID1_REG			(MS7210_MISC_REGBASE + 0x0001)
#define MS7210_CHIPID2_REG			(MS7210_MISC_REGBASE + 0x0002)
#define MS7210_CLK_CTRL1_REG			(MS7210_MISC_REGBASE + 0x0004)
#define MS7210_CLK_CTRL5_REG			(MS7210_MISC_REGBASE + 0x0008)
#define MS7210_RX_PLL_SEL_REG			(MS7210_MISC_REGBASE + 0x000c)
#define MS7210_MISC_FREQ_CTRL_REG		(MS7210_MISC_REGBASE + 0x0019)
#define MS7210_MISC_FREQ_OUT_L_REG		(MS7210_MISC_REGBASE + 0x001e)
#define MS7210_RC_CTRL1_REG			(MS7210_MISC_REGBASE + 0x0060)
#define MS7210_RC_CTRL2_REG			(MS7210_MISC_REGBASE + 0x0061)
#define MS7210_BDOP_REG				(MS7210_MISC_REGBASE + 0x00a3)
#define MS7210_DIG_CLK_SEL_REG			(MS7210_MISC_REGBASE + 0x00c1)
#define MS7210_PINMUX_REG			(MS7210_MISC_REGBASE + 0x00a5)
#define MS7210_IO_CTRL3_REG			(MS7210_MISC_REGBASE + 0x0079)

#define MS7210_MISC_DVIN_RESET_REG		(MS7210_MISC_REGBASE + 0x09)
#define MS7210_MISC_DVIN_ENABLE_REG		(MS7210_MISC_REGBASE + 0x16)
#define MS7210_MISC_DIG_CLK_SEL_REG		(MS7210_MISC_REGBASE + 0xC0)

#define MS7210_MISC_CLK_CTRL4_REG		(0x07)

#define MS7210_HDMI_TX_MISC_ACLK_SEL_REG	(0x0008)
#define MS7210_HDMI_TX_MISC_HDMI_CLK_REG	(0x0006)
#define MS7210_HDMI_TX_MISC_HDMI_CTS_CLK_REG	(0x0006)
#define MS7210_HDMI_TX_MISC_RST_CTRL1_REG	(0x000a)
#define MS7210_HDMI_TX_MISC_HDMI_RST_REG	(0x000b)

#define MS7210_HDMI_TX_MISC_DDC_ENABLE_REG	(0x0012)
#define MS7210_HDMI_TX_MISC_DDC_CTRL_REG	(0x0013)
#define MS7210_HDMI_TX_MISC_DDC_DEBUG_REG	(0x0070)
#define MS7210_HDMI_TX_MISC_DDC_RO_REG		(0x0071)


/* CSC register address map */
#define MS7210_CSC_REGBASE			(0x0080)

#define MS7210_CSC_CTRL1_REG			(MS7210_CSC_REGBASE + 0x00)

/* DVIN register address map */
#define MS7210_DVIN_REGBASE			(0x1200)

#define MS7210_DVIN_SRC_SEL_REG			(MS7210_DVIN_REGBASE + 0x00)
#define MS7210_DVIN_SWAP_REG			(MS7210_DVIN_REGBASE + 0x01)
#define MS7210_DVIN_MODE_REG			(MS7210_DVIN_REGBASE + 0x02)
#define MS7210_DVIN_SYNCIN_FLIP_REG		(MS7210_DVIN_REGBASE + 0x06)
#define MS7210_DVIN_HVDET_REG			(MS7210_DVIN_REGBASE + 0x07)
#define MS7210_DVIN_HVDET_RD0_REG		(MS7210_DVIN_REGBASE + 0x08)
#define MS7210_DVIN_HVDET_RD1_REG		(MS7210_DVIN_REGBASE + 0x09)
#define MS7210_DVIN_HVDET_RD2_REG		(MS7210_DVIN_REGBASE + 0x0A)
#define MS7210_DVIN_SYNCOUT_FLIP_REG		(MS7210_DVIN_REGBASE + 0x0B)
#define MS7210_DVIN_HT_L_REG			(MS7210_DVIN_REGBASE + 0x0C)
#define MS7210_DVIN_HT_H_REG			(MS7210_DVIN_REGBASE + 0x0D)
#define MS7210_DVIN_VT_L_REG			(MS7210_DVIN_REGBASE + 0x0E)
#define MS7210_DVIN_VT_H_REG			(MS7210_DVIN_REGBASE + 0x0F)
#define MS7210_DVIN_PXL_SHIFT_L_REG		(MS7210_DVIN_REGBASE + 0x10)
#define MS7210_DVIN_PXL_SHIFT_H_REG		(MS7210_DVIN_REGBASE + 0x11)
#define MS7210_DVIN_LN_SHIFT_L_REG		(MS7210_DVIN_REGBASE + 0x12)
#define MS7210_DVIN_LN_SHIFT_H_REG		(MS7210_DVIN_REGBASE + 0x13)
#define MS7210_DVIN_HSW_L_REG			(MS7210_DVIN_REGBASE + 0x14)
#define MS7210_DVIN_HSW_H_REG			(MS7210_DVIN_REGBASE + 0x15)
#define MS7210_DVIN_VSW_L_REG			(MS7210_DVIN_REGBASE + 0x16)
#define MS7210_DVIN_VSW_H_REG			(MS7210_DVIN_REGBASE + 0x17)
#define MS7210_DVIN_HDE_ST_L_REG		(MS7210_DVIN_REGBASE + 0x18)
#define MS7210_DVIN_HDE_ST_H_REG		(MS7210_DVIN_REGBASE + 0x19)
#define MS7210_DVIN_HDE_SP_L_REG		(MS7210_DVIN_REGBASE + 0x1A)
#define MS7210_DVIN_HDE_SP_H_REG		(MS7210_DVIN_REGBASE + 0x1B)
#define MS7210_DVIN_VDE_OST_L_REG		(MS7210_DVIN_REGBASE + 0x1C)
#define MS7210_DVIN_VDE_OST_H_REG		(MS7210_DVIN_REGBASE + 0x1D)
#define MS7210_DVIN_VDE_OSP_L_REG		(MS7210_DVIN_REGBASE + 0x1E)
#define MS7210_DVIN_VDE_OSP_H_REG		(MS7210_DVIN_REGBASE + 0x1F)
#define MS7210_DVIN_VDE_EST_L_REG		(MS7210_DVIN_REGBASE + 0x20)
#define MS7210_DVIN_VDE_EST_H_REG		(MS7210_DVIN_REGBASE + 0x21)
#define MS7210_DVIN_VDE_ESP_L_REG		(MS7210_DVIN_REGBASE + 0x22)
#define MS7210_DVIN_VDE_ESP_H_REG		(MS7210_DVIN_REGBASE + 0x23)
#define MS7210_DVIN_RD_TRIG_REG			(MS7210_DVIN_REGBASE + 0x37)
#define MS7210_DVIN_BT1004_REG			(MS7210_DVIN_REGBASE + 0x62)
#define MS7210_DVIN_12B444_REG			(MS7210_DVIN_REGBASE + 0x63)
#define MS7210_DVIN_IO_MAP_REG			(MS7210_DVIN_REGBASE + 0x64)
#define MS7210_DVIN_DEONLY_REG			(MS7210_DVIN_REGBASE + 0x65)

/* hdmi rx controller register address map */
#define MS7210_AUPLL_REGBASE			(0x0400)

#define MS7210_AUPLL_PWR_REG			(MS7210_AUPLL_REGBASE + 0x00)
#define MS7210_AUPLL_M_REG			(MS7210_AUPLL_REGBASE + 0x01)
#define MS7210_AUPLL_FN_L_REG			(MS7210_AUPLL_REGBASE + 0x02)
#define MS7210_AUPLL_FN_M_REG			(MS7210_AUPLL_REGBASE + 0x03)
#define MS7210_AUPLL_FN_H_REG			(MS7210_AUPLL_REGBASE + 0x04)
#define MS7210_AUPLL_CTRL1_REG			(MS7210_AUPLL_REGBASE + 0x05)
#define MS7210_AUPLL_CTRL2_REG			(MS7210_AUPLL_REGBASE + 0x06)
#define MS7210_AUPLL_POS_DVI_REG		(MS7210_AUPLL_REGBASE + 0x07)
#define MS7210_AUPLL_TEST_CTRL_REG		(MS7210_AUPLL_REGBASE + 0x08)
#define MS7210_AUPLL_CFG_CTRL_REG		(MS7210_AUPLL_REGBASE + 0x09)
#define MS7210_AUPLL_CFG_COEF_REG		(MS7210_AUPLL_REGBASE + 0x0A)
#define MS7210_AUPLL_UPD_TIMER_L_REG		(MS7210_AUPLL_REGBASE + 0x0B)
#define MS7210_AUPLL_UPD_TIMER_M_REG		(MS7210_AUPLL_REGBASE + 0x0C)
#define MS7210_AUPLL_UPD_TIMER_H_REG		(MS7210_AUPLL_REGBASE + 0x0D)
#define MS7210_AUPLL_FIFO_TH1_L_REG		(MS7210_AUPLL_REGBASE + 0x0E)
#define MS7210_AUPLL_FIFO_TH1_H_REG		(MS7210_AUPLL_REGBASE + 0x0F)
#define MS7210_AUPLL_FIFO_TH2_L_REG		(MS7210_AUPLL_REGBASE + 0x10)
#define MS7210_AUPLL_FIFO_TH2_H_REG		(MS7210_AUPLL_REGBASE + 0x11)
#define MS7210_AUPLL_FIFO_TH3_L_REG		(MS7210_AUPLL_REGBASE + 0x12)
#define MS7210_AUPLL_FIFO_TH3_H_REG		(MS7210_AUPLL_REGBASE + 0x13)
#define MS7210_AUPLL_FIFO_TH4_L_REG		(MS7210_AUPLL_REGBASE + 0x14)
#define MS7210_AUPLL_FIFO_TH4_H_REG		(MS7210_AUPLL_REGBASE + 0x15)
#define MS7210_AUPLL_FIFO_TH5_L_REG		(MS7210_AUPLL_REGBASE + 0x16)
#define MS7210_AUPLL_FIFO_TH5_H_REG		(MS7210_AUPLL_REGBASE + 0x17)
#define MS7210_AUPLL_FIFO_TH6_L_REG		(MS7210_AUPLL_REGBASE + 0x18)
#define MS7210_AUPLL_FIFO_TH6_H_REG		(MS7210_AUPLL_REGBASE + 0x19)
#define MS7210_AUPLL_FIFO_TH7_L_REG		(MS7210_AUPLL_REGBASE + 0x1A)
#define MS7210_AUPLL_FIFO_TH7_H_REG		(MS7210_AUPLL_REGBASE + 0x1B)
#define MS7210_AUPLL_FREQ_INC_STEP4_REG		(MS7210_AUPLL_REGBASE + 0x1C)
#define MS7210_AUPLL_FREQ_INC_STEP3_REG		(MS7210_AUPLL_REGBASE + 0x1D)
#define MS7210_AUPLL_FREQ_INC_STEP2_REG		(MS7210_AUPLL_REGBASE + 0x1E)
#define MS7210_AUPLL_FREQ_INC_STEP1_REG		(MS7210_AUPLL_REGBASE + 0x1F)
#define MS7210_AUPLL_FREQ_DEC_STEP1_REG		(MS7210_AUPLL_REGBASE + 0x20)
#define MS7210_AUPLL_FREQ_DEC_STEP2_REG		(MS7210_AUPLL_REGBASE + 0x21)
#define MS7210_AUPLL_FREQ_DEC_STEP3_REG		(MS7210_AUPLL_REGBASE + 0x22)
#define MS7210_AUPLL_FREQ_DEC_STEP4_REG		(MS7210_AUPLL_REGBASE + 0x23)
#define MS7210_AUPLL_M_VAL_REG			(MS7210_AUPLL_REGBASE + 0x24)
#define MS7210_AUPLL_FN_VAL_L_REG		(MS7210_AUPLL_REGBASE + 0x25)
#define MS7210_AUPLL_FN_VAL_M_REG		(MS7210_AUPLL_REGBASE + 0x26)
#define MS7210_AUPLL_FN_VAL_H_REG		(MS7210_AUPLL_REGBASE + 0x27)
#define MS7210_AUPLL_LOCK_REG			(MS7210_AUPLL_REGBASE + 0x28)
#define MS7210_AUPLL_FREQ_RANGE_REG		(MS7210_AUPLL_REGBASE + 0x29)
#define MS7210_AUPLL_FIFO_DIFF_TH_REG		(MS7210_AUPLL_REGBASE + 0x2A)

/* hdmi tx shell module register address map */ 
#define MS7210_HDMI_TX_SHELL_REGBASE		(0x0500)

#define MS7210_HDMI_TX_SHELL_INTERRUPT_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x0)
#define MS7210_HDMI_TX_SHELL_INT_MASK_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x01)
#define MS7210_HDMI_TX_SHELL_STATUS_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x02)
#define MS7210_HDMI_TX_SHELL_DVI_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x03)
#define MS7210_HDMI_TX_SHELL_DC_DBG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x05)
#define MS7210_HDMI_TX_SHELL_SWRST_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x06)
#define MS7210_HDMI_TX_SHELL_AVMUTE_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x07)
#define MS7210_HDMI_TX_SHELL_MODE_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x08)
#define MS7210_HDMI_TX_SHELL_INFO_VER_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x09)
#define MS7210_HDMI_TX_SHELL_INFO_TYPE_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x0A)
#define MS7210_HDMI_TX_SHELL_INFO_LEN_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x0B)
#define MS7210_HDMI_TX_SHELL_NCTS_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x0C)
#define MS7210_HDMI_TX_SHELL_INFO_PACK_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x0D)
#define MS7210_HDMI_TX_SHELL_CTRL_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x0E)
#define MS7210_HDMI_TX_SHELL_CFG_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x0F)
#define MS7210_HDMI_TX_SHELL_R_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x10)
#define MS7210_HDMI_TX_SHELL_G_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x11)
#define MS7210_HDMI_TX_SHELL_B_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x12)
#define MS7210_HDMI_TX_SHELL_RGBEN_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x13)
#define MS7210_HDMI_TX_SHELL_BURST_PREAM_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x14)
#define MS7210_HDMI_TX_SHELL_PARRAY_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x15)
#define MS7210_HDMI_TX_SHELL_CFG_FLT_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x16)
#define MS7210_HDMI_TX_SHELL_INFO_STATUS_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x17)
#define MS7210_HDMI_TX_SHELL_SHIFT1_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x18)
#define MS7210_HDMI_TX_SHELL_CTS_CTRL_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x19)
#define MS7210_HDMI_TX_SHELL_CTS_SHIFT_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x1A)
#define MS7210_HDMI_TX_SHELL_CTS_OLD1_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x1B)
#define MS7210_HDMI_TX_SHELL_CTS_OLD2_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x1C)
#define MS7210_HDMI_TX_SHELL_CTS_STABLE_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x1D)
#define MS7210_HDMI_TX_SHELL_CNT16MS_L_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x1E)
#define MS7210_HDMI_TX_SHELL_CNT16MS_M_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x1F)
#define MS7210_HDMI_TX_SHELL_CNT16MS_H_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x20)
#define MS7210_HDMI_TX_SHELL_LR_FREQ_DET_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x21)
#define MS7210_HDMI_TX_SHELL_LR_BIT_NUM_DET_REG (MS7210_HDMI_TX_SHELL_REGBASE + 0x22)
#define MS7210_HDMI_TX_SHELL_TBUS_SEL_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x24)
#define MS7210_HDMI_TX_SHELL_DOUT_SEL_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x25)
#define MS7210_HDMI_TX_SHELL_CNTRL_DATA_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x26)
#define MS7210_HDMI_TX_SHELL_LFSR0_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x27)
#define MS7210_HDMI_TX_SHELL_LFSR1_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x28)
#define MS7210_HDMI_TX_SHELL_LFSR2_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x29)
#define MS7210_HDMI_TX_SHELL_LFSR3_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x2A)
#define MS7210_HDMI_TX_SHELL_VOLUME_CFG0_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x70)
#define MS7210_HDMI_TX_SHELL_I2S_LR_RATE_REG	(MS7210_HDMI_TX_SHELL_REGBASE + 0x21)

/* audio ctrl */
#define MS7210_HDMI_TX_MISC_AUD_CTRL		(0x48)
#define MS7210_HDMI_TX_MISC_C_BYTE0		(0x50)

/* HDCP */
#define MS7210_HDMI_TX_HDCP_STATUS_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x80)
#define MS7210_HDMI_TX_HDCP_CONTROL_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x81)
#define MS7210_HDMI_TX_HDCP_BKSV0_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x82)
#define MS7210_HDMI_TX_HDCP_AN0_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x87)
#define MS7210_HDMI_TX_HDCP_RI0_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x94)
#define MS7210_HDMI_TX_HDCP_RI1_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x95)
#define MS7210_HDMI_TX_HDCP_KEY_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0x96)
#define MS7210_HDMI_TX_HDCP_CFG1_REG		(MS7210_HDMI_TX_SHELL_REGBASE + 0xB7)

/* audio module register address map */ 
#define MS7210_HDMI_TX_AUDIO_REGBASE		(0x0530)

#define MS7210_HDMI_TX_AUDIO_CFG_REG		(MS7210_HDMI_TX_AUDIO_REGBASE + 0x0)
#define MS7210_HDMI_TX_AUDIO_RATE_REG		(MS7210_HDMI_TX_AUDIO_REGBASE + 0x1)
#define MS7210_HDMI_TX_AUDIO_CH_EN_REG		(MS7210_HDMI_TX_AUDIO_REGBASE + 0x2)
#define MS7210_HDMI_TX_AUDIO_BURST_PREAMBLE_REG	(MS7210_HDMI_TX_AUDIO_REGBASE + 0x3)
#define MS7210_HDMI_TX_AUDIO_OUTSYNC_REG	(MS7210_HDMI_TX_AUDIO_REGBASE + 0x4)
#define MS7210_HDMI_TX_AUDIO_CFG_I2S_REG	(MS7210_HDMI_TX_AUDIO_REGBASE + 0x5)
#define MS7210_HDMI_TX_AUDIO_MODESEL_REG	(MS7210_HDMI_TX_AUDIO_REGBASE + 0x6)
#define MS7210_HDMI_TX_AUDIO_CH_SWITCH_0_REG	(MS7210_HDMI_TX_AUDIO_REGBASE + 0x7)
#define MS7210_HDMI_TX_AUDIO_CH_SWITCH_1_REG	(MS7210_HDMI_TX_AUDIO_REGBASE + 0x8)
#define MS7210_HDMI_TX_AUDIO_CH_SWITCH_2_REG	(MS7210_HDMI_TX_AUDIO_REGBASE + 0x9)
#define MS7210_HDMI_TX_AUDIO_LR_SWTICH_REG	(MS7210_HDMI_TX_AUDIO_REGBASE + 0xA)
#define MS7210_HDMI_TX_AUDIO_SPDIF_SEL_REG	(MS7210_HDMI_TX_AUDIO_REGBASE + 0xB)
#define MS7210_HDMI_TX_AUDIO_SPDIF_DIV_REG	(MS7210_HDMI_TX_AUDIO_REGBASE + 0xC)

#define MS7210_HDMI_TX_AUDIO_BYPASSVOL_REG	(MS7210_HDMI_TX_AUDIO_REGBASE + 0x40)
#define MS7210_HDMI_TX_AUDIO_VOL_0_REG		(MS7210_HDMI_TX_AUDIO_REGBASE + 0x41)
#define MS7210_HDMI_TX_AUDIO_VOL_1_REG		(MS7210_HDMI_TX_AUDIO_REGBASE + 0x42)
#define MS7210_HDMI_TX_AUDIO_VOL_2_REG		(MS7210_HDMI_TX_AUDIO_REGBASE + 0x43)
#define MS7210_HDMI_TX_AUDIO_VS_0_REG		(MS7210_HDMI_TX_AUDIO_REGBASE + 0x44)
#define MS7210_HDMI_TX_AUDIO_VS_1_REG		(MS7210_HDMI_TX_AUDIO_REGBASE + 0x45)
#define MS7210_HDMI_TX_AUDIO_ASYNC_REG		(MS7210_HDMI_TX_AUDIO_REGBASE + 0x46)


#endif /* __MS7210_H__ */
