<stg><name>example_stream_plus1<32, 256></name>


<trans_list>

<trans id="50" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="acc_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="10" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="acc_last_V" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="256" op_0_bw="32">
<![CDATA[
.critedge:0  %acc_data_V_2 = alloca i256

]]></Node>
<StgValue><ssdm name="acc_data_V_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
.critedge:1  call void (...)* @_ssdm_op_SpecInterface(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, [5 x i8]* @p_str4, i32 0, i32 0, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
.critedge:2  call void (...)* @_ssdm_op_SpecInterface(i256* %m_axis_V_data_V, i32* %m_axis_V_keep_V, i1* %m_axis_V_last_V, [5 x i8]* @p_str4, i32 0, i32 0, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
.critedge:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="256" op_0_bw="256">
<![CDATA[
._crit_edge:0  %acc_data_V_2_load = load i256* %acc_data_V_2

]]></Node>
<StgValue><ssdm name="acc_data_V_2_load"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="289" op_0_bw="289" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="256">
<![CDATA[
._crit_edge:2  %call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="18" st_id="4" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="289" op_0_bw="289" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="256">
<![CDATA[
._crit_edge:2  %call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="19" st_id="5" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="289" op_0_bw="289" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="256">
<![CDATA[
._crit_edge:2  %call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="20" st_id="6" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="289" op_0_bw="289" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="256">
<![CDATA[
._crit_edge:2  %call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="21" st_id="7" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="289" op_0_bw="289" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="256">
<![CDATA[
._crit_edge:2  %call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="22" st_id="8" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="289" op_0_bw="289" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="256">
<![CDATA[
._crit_edge:2  %call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="23" st_id="9" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="289" op_0_bw="289" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="256">
<![CDATA[
._crit_edge:2  %call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="24" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str79)

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="25" st_id="10" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="289" op_0_bw="289" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="256">
<![CDATA[
._crit_edge:2  %call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="26" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="256" op_0_bw="289">
<![CDATA[
._crit_edge:3  %acc_data_V_1 = extractvalue { i256, i32, i1 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="acc_data_V_1"/></StgValue>
</operation>

<operation id="27" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="289">
<![CDATA[
._crit_edge:4  %acc_keep_V = extractvalue { i256, i32, i1 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="acc_keep_V"/></StgValue>
</operation>

<operation id="28" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="289">
<![CDATA[
._crit_edge:5  %acc_last_V = extractvalue { i256, i32, i1 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="acc_last_V"/></StgValue>
</operation>

<operation id="29" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="256">
<![CDATA[
._crit_edge:6  %trunc_ln647 = trunc i256 %acc_data_V_1 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="30" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %add_ln215 = add i32 1, %trunc_ln647

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="31" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:8  %p_Result_4_1_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_4_1_i"/></StgValue>
</operation>

<operation id="32" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %add_ln215_1 = add i32 1, %p_Result_4_1_i

]]></Node>
<StgValue><ssdm name="add_ln215_1"/></StgValue>
</operation>

<operation id="33" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:10  %p_Result_4_2_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_4_2_i"/></StgValue>
</operation>

<operation id="34" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:11  %add_ln215_2 = add i32 1, %p_Result_4_2_i

]]></Node>
<StgValue><ssdm name="add_ln215_2"/></StgValue>
</operation>

<operation id="35" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:12  %p_Result_4_3_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_4_3_i"/></StgValue>
</operation>

<operation id="36" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:13  %add_ln215_3 = add i32 1, %p_Result_4_3_i

]]></Node>
<StgValue><ssdm name="add_ln215_3"/></StgValue>
</operation>

<operation id="37" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:14  %p_Result_4_4_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="p_Result_4_4_i"/></StgValue>
</operation>

<operation id="38" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:15  %add_ln215_4 = add i32 1, %p_Result_4_4_i

]]></Node>
<StgValue><ssdm name="add_ln215_4"/></StgValue>
</operation>

<operation id="39" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:16  %p_Result_4_5_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="p_Result_4_5_i"/></StgValue>
</operation>

<operation id="40" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  %add_ln215_5 = add i32 1, %p_Result_4_5_i

]]></Node>
<StgValue><ssdm name="add_ln215_5"/></StgValue>
</operation>

<operation id="41" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:18  %p_Result_4_6_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_4_6_i"/></StgValue>
</operation>

<operation id="42" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:19  %add_ln215_6 = add i32 1, %p_Result_4_6_i

]]></Node>
<StgValue><ssdm name="add_ln215_6"/></StgValue>
</operation>

<operation id="43" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:20  %p_Result_4_7_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_4_7_i"/></StgValue>
</operation>

<operation id="44" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:21  %add_ln215_7 = add i32 1, %p_Result_4_7_i

]]></Node>
<StgValue><ssdm name="add_ln215_7"/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
._crit_edge:22  %acc_data_V = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %add_ln215_7, i32 %add_ln215_6, i32 %add_ln215_5, i32 %add_ln215_4, i32 %add_ln215_3, i32 %add_ln215_2, i32 %add_ln215_1, i32 %add_ln215)

]]></Node>
<StgValue><ssdm name="acc_data_V"/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="256" op_5_bw="32" op_6_bw="1">
<![CDATA[
._crit_edge:23  call fastcc void @"write_stream<256, 256>"(i256 %acc_data_V, i32 %acc_keep_V, i1 %acc_last_V, i256* %m_axis_V_data_V, i32* %m_axis_V_keep_V, i1* %m_axis_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="256">
<![CDATA[
._crit_edge:24  store i256 %acc_data_V, i256* %acc_data_V_2

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:25  br i1 %acc_last_V, label %0, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="49" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln104"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
