// Seed: 2321643185
module module_0;
  wire id_1, id_2;
  assign module_2.id_36 = 0;
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1
);
  logic id_3;
  ;
  module_0 modCall_1 ();
  assign id_1 = -1;
  logic id_4;
endmodule
module module_2 #(
    parameter id_1  = 32'd24,
    parameter id_13 = 32'd88,
    parameter id_2  = 32'd54,
    parameter id_27 = 32'd86,
    parameter id_29 = 32'd69,
    parameter id_35 = 32'd32,
    parameter id_36 = 32'd69
) (
    _id_1[id_1 : id_13],
    _id_2,
    id_3,
    id_4,
    id_5[id_2 :-1<->1],
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    _id_27[1+id_36 :-1],
    id_28,
    _id_29,
    id_30,
    id_31[id_35 : 1],
    id_32,
    id_33,
    id_34,
    _id_35,
    _id_36,
    id_37
);
  output wire id_37;
  inout wire _id_36;
  output wire _id_35;
  input wire id_34;
  output wire id_33;
  inout wire id_32;
  input logic [7:0] id_31;
  output wire id_30;
  output wire _id_29;
  inout wire id_28;
  output logic [7:0] _id_27;
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  module_0 modCall_1 ();
  input wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire _id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  output wire _id_2;
  inout logic [7:0] _id_1;
  parameter id_38[id_29 : id_27] = 1;
endmodule
