Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Dec 12 22:24:21 2023
| Host         : LAPTOP-AH1MV0TF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Stdp_timing_summary_routed.rpt -pb Stdp_timing_summary_routed.pb -rpx Stdp_timing_summary_routed.rpx -warn_on_violation
| Design       : Stdp
| Device       : 7a200ti-ffg1156
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  107         
TIMING-23  Warning   Combinational loop found       20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (81)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (20)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (81)
-------------------------------
 There are 81 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (20)
----------------------
 There are 20 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.532        0.000                      0                 7520        0.151        0.000                      0                 7520        4.500        0.000                       0                  3803  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.532        0.000                      0                 7520        0.151        0.000                      0                 7520        4.500        0.000                       0                  3803  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 Post_queue/Queue_Head_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Post_queue/Dequeued_Time_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 1.639ns (21.063%)  route 6.142ns (78.937%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.919     5.159    Post_queue/Clock_IBUF_BUFG
    SLICE_X31Y76         FDCE                                         r  Post_queue/Queue_Head_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  Post_queue/Queue_Head_reg[1]_rep/Q
                         net (fo=101, routed)         1.886     7.501    Post_queue/Queue_Head_reg[1]_rep_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.625 f  Post_queue/Dequeued_Time[8]_i_14__0/O
                         net (fo=1, routed)           0.000     7.625    Post_queue/Dequeued_Time[8]_i_14__0_n_0
    SLICE_X14Y85         MUXF7 (Prop_muxf7_I0_O)      0.241     7.866 f  Post_queue/Dequeued_Time_reg[8]_i_8__0/O
                         net (fo=1, routed)           0.000     7.866    Post_queue/Dequeued_Time_reg[8]_i_8__0_n_0
    SLICE_X14Y85         MUXF8 (Prop_muxf8_I0_O)      0.098     7.964 f  Post_queue/Dequeued_Time_reg[8]_i_5__0/O
                         net (fo=1, routed)           1.196     9.160    Post_queue/Dequeued_Time_reg[8]_i_5__0_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.319     9.479 f  Post_queue/Dequeued_Time[8]_i_1__0/O
                         net (fo=2, routed)           0.988    10.467    Post_queue/Queue[0][Time_Attach][8]
    SLICE_X30Y78         LUT5 (Prop_lut5_I0_O)        0.124    10.591 r  Post_queue/Part_finish_i_3__0/O
                         net (fo=1, routed)           0.444    11.035    Post_queue/Part_finish_i_3__0_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.159 r  Post_queue/Part_finish_i_2__0/O
                         net (fo=11, routed)          0.767    11.925    Post_queue/Part_finish_i_1__0_n_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I0_O)        0.153    12.078 r  Post_queue/Dequeued_Address[9]_i_1__0/O
                         net (fo=20, routed)          0.862    12.940    Post_queue/Dequeued_Address[9]_i_1__0_n_0
    SLICE_X30Y78         FDRE                                         r  Post_queue/Dequeued_Time_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W30                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861    10.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.797    14.790    Post_queue/Clock_IBUF_BUFG
    SLICE_X30Y78         FDRE                                         r  Post_queue/Dequeued_Time_reg[5]/C
                         clock pessimism              0.350    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X30Y78         FDRE (Setup_fdre_C_R)       -0.632    14.472    Post_queue/Dequeued_Time_reg[5]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 Post_queue/Queue_Head_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Post_queue/Dequeued_Time_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 1.639ns (21.063%)  route 6.142ns (78.937%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.919     5.159    Post_queue/Clock_IBUF_BUFG
    SLICE_X31Y76         FDCE                                         r  Post_queue/Queue_Head_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  Post_queue/Queue_Head_reg[1]_rep/Q
                         net (fo=101, routed)         1.886     7.501    Post_queue/Queue_Head_reg[1]_rep_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.625 f  Post_queue/Dequeued_Time[8]_i_14__0/O
                         net (fo=1, routed)           0.000     7.625    Post_queue/Dequeued_Time[8]_i_14__0_n_0
    SLICE_X14Y85         MUXF7 (Prop_muxf7_I0_O)      0.241     7.866 f  Post_queue/Dequeued_Time_reg[8]_i_8__0/O
                         net (fo=1, routed)           0.000     7.866    Post_queue/Dequeued_Time_reg[8]_i_8__0_n_0
    SLICE_X14Y85         MUXF8 (Prop_muxf8_I0_O)      0.098     7.964 f  Post_queue/Dequeued_Time_reg[8]_i_5__0/O
                         net (fo=1, routed)           1.196     9.160    Post_queue/Dequeued_Time_reg[8]_i_5__0_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.319     9.479 f  Post_queue/Dequeued_Time[8]_i_1__0/O
                         net (fo=2, routed)           0.988    10.467    Post_queue/Queue[0][Time_Attach][8]
    SLICE_X30Y78         LUT5 (Prop_lut5_I0_O)        0.124    10.591 r  Post_queue/Part_finish_i_3__0/O
                         net (fo=1, routed)           0.444    11.035    Post_queue/Part_finish_i_3__0_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.159 r  Post_queue/Part_finish_i_2__0/O
                         net (fo=11, routed)          0.767    11.925    Post_queue/Part_finish_i_1__0_n_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I0_O)        0.153    12.078 r  Post_queue/Dequeued_Address[9]_i_1__0/O
                         net (fo=20, routed)          0.862    12.940    Post_queue/Dequeued_Address[9]_i_1__0_n_0
    SLICE_X30Y78         FDRE                                         r  Post_queue/Dequeued_Time_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W30                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861    10.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.797    14.790    Post_queue/Clock_IBUF_BUFG
    SLICE_X30Y78         FDRE                                         r  Post_queue/Dequeued_Time_reg[7]/C
                         clock pessimism              0.350    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X30Y78         FDRE (Setup_fdre_C_R)       -0.632    14.472    Post_queue/Dequeued_Time_reg[7]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 Post_queue/Queue_Head_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Post_queue/Dequeued_Address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 1.639ns (21.279%)  route 6.063ns (78.721%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.919     5.159    Post_queue/Clock_IBUF_BUFG
    SLICE_X31Y76         FDCE                                         r  Post_queue/Queue_Head_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  Post_queue/Queue_Head_reg[1]_rep/Q
                         net (fo=101, routed)         1.886     7.501    Post_queue/Queue_Head_reg[1]_rep_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.625 f  Post_queue/Dequeued_Time[8]_i_14__0/O
                         net (fo=1, routed)           0.000     7.625    Post_queue/Dequeued_Time[8]_i_14__0_n_0
    SLICE_X14Y85         MUXF7 (Prop_muxf7_I0_O)      0.241     7.866 f  Post_queue/Dequeued_Time_reg[8]_i_8__0/O
                         net (fo=1, routed)           0.000     7.866    Post_queue/Dequeued_Time_reg[8]_i_8__0_n_0
    SLICE_X14Y85         MUXF8 (Prop_muxf8_I0_O)      0.098     7.964 f  Post_queue/Dequeued_Time_reg[8]_i_5__0/O
                         net (fo=1, routed)           1.196     9.160    Post_queue/Dequeued_Time_reg[8]_i_5__0_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.319     9.479 f  Post_queue/Dequeued_Time[8]_i_1__0/O
                         net (fo=2, routed)           0.988    10.467    Post_queue/Queue[0][Time_Attach][8]
    SLICE_X30Y78         LUT5 (Prop_lut5_I0_O)        0.124    10.591 r  Post_queue/Part_finish_i_3__0/O
                         net (fo=1, routed)           0.444    11.035    Post_queue/Part_finish_i_3__0_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.159 r  Post_queue/Part_finish_i_2__0/O
                         net (fo=11, routed)          0.767    11.925    Post_queue/Part_finish_i_1__0_n_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I0_O)        0.153    12.078 r  Post_queue/Dequeued_Address[9]_i_1__0/O
                         net (fo=20, routed)          0.783    12.861    Post_queue/Dequeued_Address[9]_i_1__0_n_0
    SLICE_X24Y79         FDRE                                         r  Post_queue/Dequeued_Address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W30                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861    10.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.799    14.792    Post_queue/Clock_IBUF_BUFG
    SLICE_X24Y79         FDRE                                         r  Post_queue/Dequeued_Address_reg[5]/C
                         clock pessimism              0.335    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X24Y79         FDRE (Setup_fdre_C_R)       -0.632    14.459    Post_queue/Dequeued_Address_reg[5]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 Post_queue/Queue_Head_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Post_queue/Dequeued_Address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 1.639ns (21.279%)  route 6.063ns (78.721%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.919     5.159    Post_queue/Clock_IBUF_BUFG
    SLICE_X31Y76         FDCE                                         r  Post_queue/Queue_Head_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  Post_queue/Queue_Head_reg[1]_rep/Q
                         net (fo=101, routed)         1.886     7.501    Post_queue/Queue_Head_reg[1]_rep_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.625 f  Post_queue/Dequeued_Time[8]_i_14__0/O
                         net (fo=1, routed)           0.000     7.625    Post_queue/Dequeued_Time[8]_i_14__0_n_0
    SLICE_X14Y85         MUXF7 (Prop_muxf7_I0_O)      0.241     7.866 f  Post_queue/Dequeued_Time_reg[8]_i_8__0/O
                         net (fo=1, routed)           0.000     7.866    Post_queue/Dequeued_Time_reg[8]_i_8__0_n_0
    SLICE_X14Y85         MUXF8 (Prop_muxf8_I0_O)      0.098     7.964 f  Post_queue/Dequeued_Time_reg[8]_i_5__0/O
                         net (fo=1, routed)           1.196     9.160    Post_queue/Dequeued_Time_reg[8]_i_5__0_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.319     9.479 f  Post_queue/Dequeued_Time[8]_i_1__0/O
                         net (fo=2, routed)           0.988    10.467    Post_queue/Queue[0][Time_Attach][8]
    SLICE_X30Y78         LUT5 (Prop_lut5_I0_O)        0.124    10.591 r  Post_queue/Part_finish_i_3__0/O
                         net (fo=1, routed)           0.444    11.035    Post_queue/Part_finish_i_3__0_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.159 r  Post_queue/Part_finish_i_2__0/O
                         net (fo=11, routed)          0.767    11.925    Post_queue/Part_finish_i_1__0_n_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I0_O)        0.153    12.078 r  Post_queue/Dequeued_Address[9]_i_1__0/O
                         net (fo=20, routed)          0.783    12.861    Post_queue/Dequeued_Address[9]_i_1__0_n_0
    SLICE_X24Y79         FDRE                                         r  Post_queue/Dequeued_Address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W30                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861    10.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.799    14.792    Post_queue/Clock_IBUF_BUFG
    SLICE_X24Y79         FDRE                                         r  Post_queue/Dequeued_Address_reg[7]/C
                         clock pessimism              0.335    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X24Y79         FDRE (Setup_fdre_C_R)       -0.632    14.459    Post_queue/Dequeued_Address_reg[7]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 Post_queue/Queue_Head_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Post_queue/Dequeued_Address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 1.639ns (21.279%)  route 6.063ns (78.721%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.919     5.159    Post_queue/Clock_IBUF_BUFG
    SLICE_X31Y76         FDCE                                         r  Post_queue/Queue_Head_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  Post_queue/Queue_Head_reg[1]_rep/Q
                         net (fo=101, routed)         1.886     7.501    Post_queue/Queue_Head_reg[1]_rep_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.625 f  Post_queue/Dequeued_Time[8]_i_14__0/O
                         net (fo=1, routed)           0.000     7.625    Post_queue/Dequeued_Time[8]_i_14__0_n_0
    SLICE_X14Y85         MUXF7 (Prop_muxf7_I0_O)      0.241     7.866 f  Post_queue/Dequeued_Time_reg[8]_i_8__0/O
                         net (fo=1, routed)           0.000     7.866    Post_queue/Dequeued_Time_reg[8]_i_8__0_n_0
    SLICE_X14Y85         MUXF8 (Prop_muxf8_I0_O)      0.098     7.964 f  Post_queue/Dequeued_Time_reg[8]_i_5__0/O
                         net (fo=1, routed)           1.196     9.160    Post_queue/Dequeued_Time_reg[8]_i_5__0_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.319     9.479 f  Post_queue/Dequeued_Time[8]_i_1__0/O
                         net (fo=2, routed)           0.988    10.467    Post_queue/Queue[0][Time_Attach][8]
    SLICE_X30Y78         LUT5 (Prop_lut5_I0_O)        0.124    10.591 r  Post_queue/Part_finish_i_3__0/O
                         net (fo=1, routed)           0.444    11.035    Post_queue/Part_finish_i_3__0_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.159 r  Post_queue/Part_finish_i_2__0/O
                         net (fo=11, routed)          0.767    11.925    Post_queue/Part_finish_i_1__0_n_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I0_O)        0.153    12.078 r  Post_queue/Dequeued_Address[9]_i_1__0/O
                         net (fo=20, routed)          0.783    12.861    Post_queue/Dequeued_Address[9]_i_1__0_n_0
    SLICE_X24Y79         FDRE                                         r  Post_queue/Dequeued_Address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W30                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861    10.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.799    14.792    Post_queue/Clock_IBUF_BUFG
    SLICE_X24Y79         FDRE                                         r  Post_queue/Dequeued_Address_reg[9]/C
                         clock pessimism              0.335    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X24Y79         FDRE (Setup_fdre_C_R)       -0.632    14.459    Post_queue/Dequeued_Address_reg[9]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 Post_queue/Queue_Head_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Post_queue/Dequeued_Address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 1.639ns (21.509%)  route 5.981ns (78.491%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.919     5.159    Post_queue/Clock_IBUF_BUFG
    SLICE_X31Y76         FDCE                                         r  Post_queue/Queue_Head_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  Post_queue/Queue_Head_reg[1]_rep/Q
                         net (fo=101, routed)         1.886     7.501    Post_queue/Queue_Head_reg[1]_rep_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.625 f  Post_queue/Dequeued_Time[8]_i_14__0/O
                         net (fo=1, routed)           0.000     7.625    Post_queue/Dequeued_Time[8]_i_14__0_n_0
    SLICE_X14Y85         MUXF7 (Prop_muxf7_I0_O)      0.241     7.866 f  Post_queue/Dequeued_Time_reg[8]_i_8__0/O
                         net (fo=1, routed)           0.000     7.866    Post_queue/Dequeued_Time_reg[8]_i_8__0_n_0
    SLICE_X14Y85         MUXF8 (Prop_muxf8_I0_O)      0.098     7.964 f  Post_queue/Dequeued_Time_reg[8]_i_5__0/O
                         net (fo=1, routed)           1.196     9.160    Post_queue/Dequeued_Time_reg[8]_i_5__0_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.319     9.479 f  Post_queue/Dequeued_Time[8]_i_1__0/O
                         net (fo=2, routed)           0.988    10.467    Post_queue/Queue[0][Time_Attach][8]
    SLICE_X30Y78         LUT5 (Prop_lut5_I0_O)        0.124    10.591 r  Post_queue/Part_finish_i_3__0/O
                         net (fo=1, routed)           0.444    11.035    Post_queue/Part_finish_i_3__0_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.159 r  Post_queue/Part_finish_i_2__0/O
                         net (fo=11, routed)          0.767    11.925    Post_queue/Part_finish_i_1__0_n_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I0_O)        0.153    12.078 r  Post_queue/Dequeued_Address[9]_i_1__0/O
                         net (fo=20, routed)          0.701    12.779    Post_queue/Dequeued_Address[9]_i_1__0_n_0
    SLICE_X24Y76         FDRE                                         r  Post_queue/Dequeued_Address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W30                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861    10.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.795    14.788    Post_queue/Clock_IBUF_BUFG
    SLICE_X24Y76         FDRE                                         r  Post_queue/Dequeued_Address_reg[3]/C
                         clock pessimism              0.335    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X24Y76         FDRE (Setup_fdre_C_R)       -0.632    14.455    Post_queue/Dequeued_Address_reg[3]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                         -12.779    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 Post_queue/Queue_Head_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Post_queue/Dequeued_Address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 1.639ns (21.509%)  route 5.981ns (78.491%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.919     5.159    Post_queue/Clock_IBUF_BUFG
    SLICE_X31Y76         FDCE                                         r  Post_queue/Queue_Head_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  Post_queue/Queue_Head_reg[1]_rep/Q
                         net (fo=101, routed)         1.886     7.501    Post_queue/Queue_Head_reg[1]_rep_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.625 f  Post_queue/Dequeued_Time[8]_i_14__0/O
                         net (fo=1, routed)           0.000     7.625    Post_queue/Dequeued_Time[8]_i_14__0_n_0
    SLICE_X14Y85         MUXF7 (Prop_muxf7_I0_O)      0.241     7.866 f  Post_queue/Dequeued_Time_reg[8]_i_8__0/O
                         net (fo=1, routed)           0.000     7.866    Post_queue/Dequeued_Time_reg[8]_i_8__0_n_0
    SLICE_X14Y85         MUXF8 (Prop_muxf8_I0_O)      0.098     7.964 f  Post_queue/Dequeued_Time_reg[8]_i_5__0/O
                         net (fo=1, routed)           1.196     9.160    Post_queue/Dequeued_Time_reg[8]_i_5__0_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.319     9.479 f  Post_queue/Dequeued_Time[8]_i_1__0/O
                         net (fo=2, routed)           0.988    10.467    Post_queue/Queue[0][Time_Attach][8]
    SLICE_X30Y78         LUT5 (Prop_lut5_I0_O)        0.124    10.591 r  Post_queue/Part_finish_i_3__0/O
                         net (fo=1, routed)           0.444    11.035    Post_queue/Part_finish_i_3__0_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.159 r  Post_queue/Part_finish_i_2__0/O
                         net (fo=11, routed)          0.767    11.925    Post_queue/Part_finish_i_1__0_n_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I0_O)        0.153    12.078 r  Post_queue/Dequeued_Address[9]_i_1__0/O
                         net (fo=20, routed)          0.701    12.779    Post_queue/Dequeued_Address[9]_i_1__0_n_0
    SLICE_X24Y76         FDRE                                         r  Post_queue/Dequeued_Address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W30                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861    10.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.795    14.788    Post_queue/Clock_IBUF_BUFG
    SLICE_X24Y76         FDRE                                         r  Post_queue/Dequeued_Address_reg[4]/C
                         clock pessimism              0.335    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X24Y76         FDRE (Setup_fdre_C_R)       -0.632    14.455    Post_queue/Dequeued_Address_reg[4]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                         -12.779    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 Post_queue/Queue_Head_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Post_queue/Dequeued_Address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 1.639ns (21.509%)  route 5.981ns (78.491%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.919     5.159    Post_queue/Clock_IBUF_BUFG
    SLICE_X31Y76         FDCE                                         r  Post_queue/Queue_Head_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  Post_queue/Queue_Head_reg[1]_rep/Q
                         net (fo=101, routed)         1.886     7.501    Post_queue/Queue_Head_reg[1]_rep_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.625 f  Post_queue/Dequeued_Time[8]_i_14__0/O
                         net (fo=1, routed)           0.000     7.625    Post_queue/Dequeued_Time[8]_i_14__0_n_0
    SLICE_X14Y85         MUXF7 (Prop_muxf7_I0_O)      0.241     7.866 f  Post_queue/Dequeued_Time_reg[8]_i_8__0/O
                         net (fo=1, routed)           0.000     7.866    Post_queue/Dequeued_Time_reg[8]_i_8__0_n_0
    SLICE_X14Y85         MUXF8 (Prop_muxf8_I0_O)      0.098     7.964 f  Post_queue/Dequeued_Time_reg[8]_i_5__0/O
                         net (fo=1, routed)           1.196     9.160    Post_queue/Dequeued_Time_reg[8]_i_5__0_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.319     9.479 f  Post_queue/Dequeued_Time[8]_i_1__0/O
                         net (fo=2, routed)           0.988    10.467    Post_queue/Queue[0][Time_Attach][8]
    SLICE_X30Y78         LUT5 (Prop_lut5_I0_O)        0.124    10.591 r  Post_queue/Part_finish_i_3__0/O
                         net (fo=1, routed)           0.444    11.035    Post_queue/Part_finish_i_3__0_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.159 r  Post_queue/Part_finish_i_2__0/O
                         net (fo=11, routed)          0.767    11.925    Post_queue/Part_finish_i_1__0_n_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I0_O)        0.153    12.078 r  Post_queue/Dequeued_Address[9]_i_1__0/O
                         net (fo=20, routed)          0.701    12.779    Post_queue/Dequeued_Address[9]_i_1__0_n_0
    SLICE_X24Y76         FDRE                                         r  Post_queue/Dequeued_Address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W30                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861    10.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.795    14.788    Post_queue/Clock_IBUF_BUFG
    SLICE_X24Y76         FDRE                                         r  Post_queue/Dequeued_Address_reg[6]/C
                         clock pessimism              0.335    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X24Y76         FDRE (Setup_fdre_C_R)       -0.632    14.455    Post_queue/Dequeued_Address_reg[6]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                         -12.779    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 Post_queue/Queue_Head_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Post_queue/Dequeued_Address_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 1.639ns (21.509%)  route 5.981ns (78.491%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.919     5.159    Post_queue/Clock_IBUF_BUFG
    SLICE_X31Y76         FDCE                                         r  Post_queue/Queue_Head_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  Post_queue/Queue_Head_reg[1]_rep/Q
                         net (fo=101, routed)         1.886     7.501    Post_queue/Queue_Head_reg[1]_rep_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.625 f  Post_queue/Dequeued_Time[8]_i_14__0/O
                         net (fo=1, routed)           0.000     7.625    Post_queue/Dequeued_Time[8]_i_14__0_n_0
    SLICE_X14Y85         MUXF7 (Prop_muxf7_I0_O)      0.241     7.866 f  Post_queue/Dequeued_Time_reg[8]_i_8__0/O
                         net (fo=1, routed)           0.000     7.866    Post_queue/Dequeued_Time_reg[8]_i_8__0_n_0
    SLICE_X14Y85         MUXF8 (Prop_muxf8_I0_O)      0.098     7.964 f  Post_queue/Dequeued_Time_reg[8]_i_5__0/O
                         net (fo=1, routed)           1.196     9.160    Post_queue/Dequeued_Time_reg[8]_i_5__0_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.319     9.479 f  Post_queue/Dequeued_Time[8]_i_1__0/O
                         net (fo=2, routed)           0.988    10.467    Post_queue/Queue[0][Time_Attach][8]
    SLICE_X30Y78         LUT5 (Prop_lut5_I0_O)        0.124    10.591 r  Post_queue/Part_finish_i_3__0/O
                         net (fo=1, routed)           0.444    11.035    Post_queue/Part_finish_i_3__0_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.159 r  Post_queue/Part_finish_i_2__0/O
                         net (fo=11, routed)          0.767    11.925    Post_queue/Part_finish_i_1__0_n_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I0_O)        0.153    12.078 r  Post_queue/Dequeued_Address[9]_i_1__0/O
                         net (fo=20, routed)          0.701    12.779    Post_queue/Dequeued_Address[9]_i_1__0_n_0
    SLICE_X24Y76         FDRE                                         r  Post_queue/Dequeued_Address_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W30                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861    10.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.795    14.788    Post_queue/Clock_IBUF_BUFG
    SLICE_X24Y76         FDRE                                         r  Post_queue/Dequeued_Address_reg[8]/C
                         clock pessimism              0.335    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X24Y76         FDRE (Setup_fdre_C_R)       -0.632    14.455    Post_queue/Dequeued_Address_reg[8]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                         -12.779    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 Post_queue/Queue_Head_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Post_queue/Dequeued_Address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 1.639ns (21.740%)  route 5.900ns (78.260%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.919     5.159    Post_queue/Clock_IBUF_BUFG
    SLICE_X31Y76         FDCE                                         r  Post_queue/Queue_Head_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  Post_queue/Queue_Head_reg[1]_rep/Q
                         net (fo=101, routed)         1.886     7.501    Post_queue/Queue_Head_reg[1]_rep_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.625 f  Post_queue/Dequeued_Time[8]_i_14__0/O
                         net (fo=1, routed)           0.000     7.625    Post_queue/Dequeued_Time[8]_i_14__0_n_0
    SLICE_X14Y85         MUXF7 (Prop_muxf7_I0_O)      0.241     7.866 f  Post_queue/Dequeued_Time_reg[8]_i_8__0/O
                         net (fo=1, routed)           0.000     7.866    Post_queue/Dequeued_Time_reg[8]_i_8__0_n_0
    SLICE_X14Y85         MUXF8 (Prop_muxf8_I0_O)      0.098     7.964 f  Post_queue/Dequeued_Time_reg[8]_i_5__0/O
                         net (fo=1, routed)           1.196     9.160    Post_queue/Dequeued_Time_reg[8]_i_5__0_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.319     9.479 f  Post_queue/Dequeued_Time[8]_i_1__0/O
                         net (fo=2, routed)           0.988    10.467    Post_queue/Queue[0][Time_Attach][8]
    SLICE_X30Y78         LUT5 (Prop_lut5_I0_O)        0.124    10.591 r  Post_queue/Part_finish_i_3__0/O
                         net (fo=1, routed)           0.444    11.035    Post_queue/Part_finish_i_3__0_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.159 r  Post_queue/Part_finish_i_2__0/O
                         net (fo=11, routed)          0.767    11.925    Post_queue/Part_finish_i_1__0_n_0
    SLICE_X30Y75         LUT3 (Prop_lut3_I0_O)        0.153    12.078 r  Post_queue/Dequeued_Address[9]_i_1__0/O
                         net (fo=20, routed)          0.620    12.698    Post_queue/Dequeued_Address[9]_i_1__0_n_0
    SLICE_X32Y75         FDRE                                         r  Post_queue/Dequeued_Address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W30                                               0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861    10.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.791    14.784    Post_queue/Clock_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  Post_queue/Dequeued_Address_reg[0]/C
                         clock pessimism              0.335    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X32Y75         FDRE (Setup_fdre_C_R)       -0.632    14.451    Post_queue/Dequeued_Address_reg[0]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                         -12.698    
  -------------------------------------------------------------------
                         slack                                  1.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Pre_encoder/time_attach_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Post_queue/Input_Buffer_reg[26][Time_Attach][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.676%)  route 0.401ns (68.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.688     1.628    Pre_encoder/Clock_IBUF_BUFG
    SLICE_X24Y55         FDRE                                         r  Pre_encoder/time_attach_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y55         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  Pre_encoder/time_attach_reg[5]/Q
                         net (fo=84, routed)          0.401     2.170    Post_queue/Input_Buffer_reg[39][Time_Attach][9]_0[5]
    SLICE_X24Y48         LUT5 (Prop_lut5_I0_O)        0.045     2.215 r  Post_queue/Input_Buffer[26][Time_Attach][5]_i_1__0/O
                         net (fo=2, routed)           0.000     2.215    Post_queue/Input_Buffer_reg[26][Time_Attach][5]
    SLICE_X24Y48         FDCE                                         r  Post_queue/Input_Buffer_reg[26][Time_Attach][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.162    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.191 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.041     2.232    Post_queue/Clock_IBUF_BUFG
    SLICE_X24Y48         FDCE                                         r  Post_queue/Input_Buffer_reg[26][Time_Attach][5]/C
                         clock pessimism             -0.260     1.972    
    SLICE_X24Y48         FDCE (Hold_fdce_C_D)         0.092     2.064    Post_queue/Input_Buffer_reg[26][Time_Attach][5]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Post_queue/Input_Buffer_Head_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Post_queue/Input_Buffer_Head_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.761     1.700    Post_queue/Clock_IBUF_BUFG
    SLICE_X29Y49         FDCE                                         r  Post_queue/Input_Buffer_Head_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDCE (Prop_fdce_C_Q)         0.141     1.841 r  Post_queue/Input_Buffer_Head_reg[7]/Q
                         net (fo=2, routed)           0.120     1.962    Post_queue/Input_Buffer_Head_reg[7]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.122 r  Post_queue/Input_Buffer_Head_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.122    Post_queue/Input_Buffer_Head_reg[4]_i_1__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.176 r  Post_queue/Input_Buffer_Head_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.176    Post_queue/Input_Buffer_Head_reg[8]_i_1__0_n_7
    SLICE_X29Y50         FDCE                                         r  Post_queue/Input_Buffer_Head_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.162    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.191 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.963     2.154    Post_queue/Clock_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  Post_queue/Input_Buffer_Head_reg[8]/C
                         clock pessimism             -0.260     1.894    
    SLICE_X29Y50         FDCE (Hold_fdce_C_D)         0.105     1.999    Post_queue/Input_Buffer_Head_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Pre_encoder/time_attach_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Post_queue/Input_Buffer_reg[35][Time_Attach][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.185ns (29.260%)  route 0.447ns (70.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.688     1.628    Pre_encoder/Clock_IBUF_BUFG
    SLICE_X24Y56         FDRE                                         r  Pre_encoder/time_attach_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  Pre_encoder/time_attach_reg[1]/Q
                         net (fo=84, routed)          0.447     2.216    Post_queue/Input_Buffer_reg[39][Time_Attach][9]_0[1]
    SLICE_X26Y48         LUT3 (Prop_lut3_I0_O)        0.044     2.260 r  Post_queue/Input_Buffer[35][Time_Attach][1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.260    Post_queue/Input_Buffer_reg[35][Time_Attach][1]
    SLICE_X26Y48         FDCE                                         r  Post_queue/Input_Buffer_reg[35][Time_Attach][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.162    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.191 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.041     2.232    Post_queue/Clock_IBUF_BUFG
    SLICE_X26Y48         FDCE                                         r  Post_queue/Input_Buffer_reg[35][Time_Attach][1]/C
                         clock pessimism             -0.260     1.972    
    SLICE_X26Y48         FDCE (Hold_fdce_C_D)         0.107     2.079    Post_queue/Input_Buffer_reg[35][Time_Attach][1]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Post_queue/Input_Buffer_Head_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Post_queue/Input_Buffer_Head_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.761     1.700    Post_queue/Clock_IBUF_BUFG
    SLICE_X29Y49         FDCE                                         r  Post_queue/Input_Buffer_Head_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDCE (Prop_fdce_C_Q)         0.141     1.841 r  Post_queue/Input_Buffer_Head_reg[7]/Q
                         net (fo=2, routed)           0.120     1.962    Post_queue/Input_Buffer_Head_reg[7]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.122 r  Post_queue/Input_Buffer_Head_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.122    Post_queue/Input_Buffer_Head_reg[4]_i_1__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.187 r  Post_queue/Input_Buffer_Head_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.187    Post_queue/Input_Buffer_Head_reg[8]_i_1__0_n_5
    SLICE_X29Y50         FDCE                                         r  Post_queue/Input_Buffer_Head_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.162    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.191 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.963     2.154    Post_queue/Clock_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  Post_queue/Input_Buffer_Head_reg[10]/C
                         clock pessimism             -0.260     1.894    
    SLICE_X29Y50         FDCE (Hold_fdce_C_D)         0.105     1.999    Post_queue/Input_Buffer_Head_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Pre_encoder/time_attach_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Post_queue/Input_Buffer_reg[33][Time_Attach][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.185ns (28.589%)  route 0.462ns (71.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.688     1.628    Pre_encoder/Clock_IBUF_BUFG
    SLICE_X24Y56         FDRE                                         r  Pre_encoder/time_attach_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  Pre_encoder/time_attach_reg[1]/Q
                         net (fo=84, routed)          0.462     2.231    Post_queue/Input_Buffer_reg[39][Time_Attach][9]_0[1]
    SLICE_X27Y47         LUT3 (Prop_lut3_I0_O)        0.044     2.275 r  Post_queue/Input_Buffer[33][Time_Attach][1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.275    Post_queue/Input_Buffer_reg[33][Time_Attach][1]
    SLICE_X27Y47         FDCE                                         r  Post_queue/Input_Buffer_reg[33][Time_Attach][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.162    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.191 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.041     2.232    Post_queue/Clock_IBUF_BUFG
    SLICE_X27Y47         FDCE                                         r  Post_queue/Input_Buffer_reg[33][Time_Attach][1]/C
                         clock pessimism             -0.260     1.972    
    SLICE_X27Y47         FDCE (Hold_fdce_C_D)         0.107     2.079    Post_queue/Input_Buffer_reg[33][Time_Attach][1]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Pre_encoder/time_attach_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Post_queue/Input_Buffer_reg[34][Time_Attach][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.371%)  route 0.447ns (70.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.688     1.628    Pre_encoder/Clock_IBUF_BUFG
    SLICE_X24Y56         FDRE                                         r  Pre_encoder/time_attach_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  Pre_encoder/time_attach_reg[1]/Q
                         net (fo=84, routed)          0.447     2.216    Post_queue/Input_Buffer_reg[39][Time_Attach][9]_0[1]
    SLICE_X26Y48         LUT3 (Prop_lut3_I0_O)        0.045     2.261 r  Post_queue/Input_Buffer[34][Time_Attach][1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.261    Post_queue/Input_Buffer_reg[34][Time_Attach][1]
    SLICE_X26Y48         FDCE                                         r  Post_queue/Input_Buffer_reg[34][Time_Attach][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.162    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.191 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.041     2.232    Post_queue/Clock_IBUF_BUFG
    SLICE_X26Y48         FDCE                                         r  Post_queue/Input_Buffer_reg[34][Time_Attach][1]/C
                         clock pessimism             -0.260     1.972    
    SLICE_X26Y48         FDCE (Hold_fdce_C_D)         0.091     2.063    Post_queue/Input_Buffer_reg[34][Time_Attach][1]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Pre_encoder/time_attach_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Post_queue/Input_Buffer_reg[33][Time_Attach][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.185ns (28.223%)  route 0.470ns (71.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.688     1.628    Pre_encoder/Clock_IBUF_BUFG
    SLICE_X24Y55         FDRE                                         r  Pre_encoder/time_attach_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y55         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  Pre_encoder/time_attach_reg[4]/Q
                         net (fo=84, routed)          0.470     2.239    Post_queue/Input_Buffer_reg[39][Time_Attach][9]_0[4]
    SLICE_X27Y49         LUT3 (Prop_lut3_I0_O)        0.044     2.283 r  Post_queue/Input_Buffer[33][Time_Attach][4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.283    Post_queue/Input_Buffer_reg[33][Time_Attach][4]
    SLICE_X27Y49         FDCE                                         r  Post_queue/Input_Buffer_reg[33][Time_Attach][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.162    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.191 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.041     2.232    Post_queue/Clock_IBUF_BUFG
    SLICE_X27Y49         FDCE                                         r  Post_queue/Input_Buffer_reg[33][Time_Attach][4]/C
                         clock pessimism             -0.260     1.972    
    SLICE_X27Y49         FDCE (Hold_fdce_C_D)         0.107     2.079    Post_queue/Input_Buffer_reg[33][Time_Attach][4]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Post_encoder/Event_Address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Post_queue/Queue_reg[18][Address][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.826%)  route 0.148ns (51.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.683     1.623    Post_encoder/Clock_IBUF_BUFG
    SLICE_X19Y77         FDRE                                         r  Post_encoder/Event_Address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.141     1.764 r  Post_encoder/Event_Address_reg[4]/Q
                         net (fo=84, routed)          0.148     1.912    Post_queue/Event_Address[4]
    SLICE_X17Y76         FDCE                                         r  Post_queue/Queue_reg[18][Address][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.162    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.191 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.954     2.145    Post_queue/Clock_IBUF_BUFG
    SLICE_X17Y76         FDCE                                         r  Post_queue/Queue_reg[18][Address][4]/C
                         clock pessimism             -0.511     1.634    
    SLICE_X17Y76         FDCE (Hold_fdce_C_D)         0.072     1.706    Post_queue/Queue_reg[18][Address][4]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Pre_queue/Input_Buffer_reg[0][Address][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pre_queue/Input_Buffer_reg[0][Address][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.682     1.622    Pre_queue/Clock_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  Pre_queue/Input_Buffer_reg[0][Address][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.141     1.763 r  Pre_queue/Input_Buffer_reg[0][Address][1]/Q
                         net (fo=2, routed)           0.117     1.880    Pre_queue/Input_Buffer_reg[0][Address_n_0_][1]
    SLICE_X39Y93         LUT5 (Prop_lut5_I4_O)        0.045     1.925 r  Pre_queue/Input_Buffer[0][Address][1]_i_1/O
                         net (fo=2, routed)           0.000     1.925    Pre_queue/Input_Buffer_reg[0][Address][1]
    SLICE_X39Y93         FDCE                                         r  Pre_queue/Input_Buffer_reg[0][Address][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.162    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.191 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.958     2.149    Pre_queue/Clock_IBUF_BUFG
    SLICE_X39Y93         FDCE                                         r  Pre_queue/Input_Buffer_reg[0][Address][1]/C
                         clock pessimism             -0.527     1.622    
    SLICE_X39Y93         FDCE (Hold_fdce_C_D)         0.091     1.713    Pre_queue/Input_Buffer_reg[0][Address][1]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Pre_encoder/time_attach_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Post_queue/Input_Buffer_reg[32][Time_Attach][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.699%)  route 0.462ns (71.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.688     1.628    Pre_encoder/Clock_IBUF_BUFG
    SLICE_X24Y56         FDRE                                         r  Pre_encoder/time_attach_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  Pre_encoder/time_attach_reg[1]/Q
                         net (fo=84, routed)          0.462     2.231    Post_queue/Input_Buffer_reg[39][Time_Attach][9]_0[1]
    SLICE_X27Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.276 r  Post_queue/Input_Buffer[32][Time_Attach][1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.276    Post_queue/Input_Buffer_reg[32][Time_Attach][1]
    SLICE_X27Y47         FDCE                                         r  Post_queue/Input_Buffer_reg[32][Time_Attach][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.162    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.191 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.041     2.232    Post_queue/Clock_IBUF_BUFG
    SLICE_X27Y47         FDCE                                         r  Post_queue/Input_Buffer_reg[32][Time_Attach][1]/C
                         clock pessimism             -0.260     1.972    
    SLICE_X27Y47         FDCE (Hold_fdce_C_D)         0.091     2.063    Post_queue/Input_Buffer_reg[32][Time_Attach][1]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y77   Post_encoder/Event_Address_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y77   Post_encoder/Event_Address_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y79   Post_encoder/Event_Address_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y77   Post_encoder/Event_Address_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y77   Post_encoder/Event_Address_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y77   Post_encoder/Event_Address_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y77   Post_encoder/Event_Address_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y79   Post_encoder/Event_Address_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y79   Post_encoder/Event_Address_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y77   Post_encoder/Event_Address_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y77   Post_encoder/Event_Address_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y77   Post_encoder/Event_Address_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y77   Post_encoder/Event_Address_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y79   Post_encoder/Event_Address_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y79   Post_encoder/Event_Address_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y77   Post_encoder/Event_Address_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y77   Post_encoder/Event_Address_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y77   Post_encoder/Event_Address_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y77   Post_encoder/Event_Address_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y77   Post_encoder/Event_Address_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y77   Post_encoder/Event_Address_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y77   Post_encoder/Event_Address_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y77   Post_encoder/Event_Address_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y79   Post_encoder/Event_Address_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y79   Post_encoder/Event_Address_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y77   Post_encoder/Event_Address_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y77   Post_encoder/Event_Address_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y77   Post_encoder/Event_Address_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y77   Post_encoder/Event_Address_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Pre_weight_trans/Weight_Delta_Indicator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Adress_2[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.850ns  (logic 3.289ns (37.167%)  route 5.561ns (62.833%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.920     5.160    Pre_weight_trans/Clock_IBUF_BUFG
    SLICE_X26Y73         FDRE                                         r  Pre_weight_trans/Weight_Delta_Indicator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  Pre_weight_trans/Weight_Delta_Indicator_reg/Q
                         net (fo=26, routed)          1.791     7.407    Pre_weight_trans/Weight_Delta_Indicator_pre
    SLICE_X38Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.531 r  Pre_weight_trans/Weight_Adress_2_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.769    11.300    Weight_Adress_2_OBUF[7]
    AG34                 OBUF (Prop_obuf_I_O)         2.709    14.010 r  Weight_Adress_2_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.010    Weight_Adress_2[7]
    AG34                                                              r  Weight_Adress_2[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pre_weight_trans/Weight_Delta_Indicator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Adress_2[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.717ns  (logic 3.265ns (37.456%)  route 5.452ns (62.544%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.920     5.160    Pre_weight_trans/Clock_IBUF_BUFG
    SLICE_X26Y73         FDRE                                         r  Pre_weight_trans/Weight_Delta_Indicator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  Pre_weight_trans/Weight_Delta_Indicator_reg/Q
                         net (fo=26, routed)          1.847     7.462    Pre_weight_trans/Weight_Delta_Indicator_pre
    SLICE_X38Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.586 r  Pre_weight_trans/Weight_Adress_2_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.605    11.192    Weight_Adress_2_OBUF[6]
    AD33                 OBUF (Prop_obuf_I_O)         2.685    13.877 r  Weight_Adress_2_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.877    Weight_Adress_2[6]
    AD33                                                              r  Weight_Adress_2[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pre_weight_trans/Weight_Delta_Indicator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Adress_2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.660ns  (logic 3.295ns (38.041%)  route 5.366ns (61.959%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.920     5.160    Pre_weight_trans/Clock_IBUF_BUFG
    SLICE_X26Y73         FDRE                                         r  Pre_weight_trans/Weight_Delta_Indicator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  Pre_weight_trans/Weight_Delta_Indicator_reg/Q
                         net (fo=26, routed)          1.789     7.405    Pre_weight_trans/Weight_Delta_Indicator_pre
    SLICE_X38Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.529 r  Pre_weight_trans/Weight_Adress_2_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.577    11.106    Weight_Adress_2_OBUF[4]
    AH33                 OBUF (Prop_obuf_I_O)         2.715    13.820 r  Weight_Adress_2_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.820    Weight_Adress_2[4]
    AH33                                                              r  Weight_Adress_2[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Post_weight_trans/Weight_Delta_Indicator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Adress_2[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.538ns  (logic 3.394ns (39.747%)  route 5.145ns (60.253%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.920     5.160    Post_weight_trans/Clock_IBUF_BUFG
    SLICE_X31Y72         FDRE                                         r  Post_weight_trans/Weight_Delta_Indicator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.419     5.579 r  Post_weight_trans/Weight_Delta_Indicator_reg/Q
                         net (fo=26, routed)          1.370     6.949    Pre_weight_trans/Weight_Delta_Indicator_post
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.299     7.248 r  Pre_weight_trans/Weight_Adress_2_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.775    11.022    Weight_Adress_2_OBUF[9]
    AD23                 OBUF (Prop_obuf_I_O)         2.676    13.698 r  Weight_Adress_2_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.698    Weight_Adress_2[9]
    AD23                                                              r  Weight_Adress_2[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pre_weight_trans/Weight_Delta_Indicator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Adress_2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.489ns  (logic 3.264ns (38.450%)  route 5.225ns (61.550%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.920     5.160    Pre_weight_trans/Clock_IBUF_BUFG
    SLICE_X26Y73         FDRE                                         r  Pre_weight_trans/Weight_Delta_Indicator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  Pre_weight_trans/Weight_Delta_Indicator_reg/Q
                         net (fo=26, routed)          1.668     7.284    Pre_weight_trans/Weight_Delta_Indicator_pre
    SLICE_X38Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.408 r  Pre_weight_trans/Weight_Adress_2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.557    10.965    Weight_Adress_2_OBUF[2]
    AE33                 OBUF (Prop_obuf_I_O)         2.684    13.649 r  Weight_Adress_2_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.649    Weight_Adress_2[2]
    AE33                                                              r  Weight_Adress_2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pre_weight_trans/Weight_Delta_Indicator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Adress_2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.352ns  (logic 3.270ns (39.155%)  route 5.082ns (60.845%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.920     5.160    Pre_weight_trans/Clock_IBUF_BUFG
    SLICE_X26Y73         FDRE                                         r  Pre_weight_trans/Weight_Delta_Indicator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  Pre_weight_trans/Weight_Delta_Indicator_reg/Q
                         net (fo=26, routed)          1.642     7.258    Pre_weight_trans/Weight_Delta_Indicator_pre
    SLICE_X38Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.382 r  Pre_weight_trans/Weight_Adress_2_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.439    10.821    Weight_Adress_2_OBUF[5]
    AD34                 OBUF (Prop_obuf_I_O)         2.690    13.511 r  Weight_Adress_2_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.511    Weight_Adress_2[5]
    AD34                                                              r  Weight_Adress_2[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Post_weight_trans/Weight_Delta_Indicator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Adress_1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.138ns  (logic 3.457ns (42.477%)  route 4.681ns (57.523%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.920     5.160    Post_weight_trans/Clock_IBUF_BUFG
    SLICE_X31Y72         FDRE                                         r  Post_weight_trans/Weight_Delta_Indicator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.419     5.579 r  Post_weight_trans/Weight_Delta_Indicator_reg/Q
                         net (fo=26, routed)          1.401     6.979    Pre_weight_trans/Weight_Delta_Indicator_post
    SLICE_X24Y71         LUT4 (Prop_lut4_I2_O)        0.299     7.278 r  Pre_weight_trans/Weight_Adress_1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.281    10.559    Weight_Adress_1_OBUF[4]
    AN34                 OBUF (Prop_obuf_I_O)         2.739    13.298 r  Weight_Adress_1_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.298    Weight_Adress_1[4]
    AN34                                                              r  Weight_Adress_1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Post_weight_trans/Weight_Delta_Indicator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Adress_1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.899ns  (logic 3.460ns (43.799%)  route 4.439ns (56.201%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.920     5.160    Post_weight_trans/Clock_IBUF_BUFG
    SLICE_X31Y72         FDRE                                         r  Post_weight_trans/Weight_Delta_Indicator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.419     5.579 r  Post_weight_trans/Weight_Delta_Indicator_reg/Q
                         net (fo=26, routed)          1.164     6.743    Pre_weight_trans/Weight_Delta_Indicator_post
    SLICE_X24Y71         LUT4 (Prop_lut4_I2_O)        0.299     7.042 r  Pre_weight_trans/Weight_Adress_1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.276    10.317    Weight_Adress_1_OBUF[3]
    AP34                 OBUF (Prop_obuf_I_O)         2.742    13.059 r  Weight_Adress_1_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.059    Weight_Adress_1[3]
    AP34                                                              r  Weight_Adress_1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Post_weight_trans/Weight_Adress_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Adress_1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.863ns  (logic 3.533ns (44.940%)  route 4.329ns (55.060%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.918     5.158    Post_weight_trans/Clock_IBUF_BUFG
    SLICE_X32Y72         FDRE                                         r  Post_weight_trans/Weight_Adress_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  Post_weight_trans/Weight_Adress_2_reg[0]/Q
                         net (fo=1, routed)           0.829     6.443    Pre_weight_trans/Weight_Adress_2_post[0]
    SLICE_X28Y72         LUT4 (Prop_lut4_I3_O)        0.152     6.595 r  Pre_weight_trans/Weight_Adress_1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.500    10.095    Weight_Adress_1_OBUF[0]
    AN33                 OBUF (Prop_obuf_I_O)         2.925    13.020 r  Weight_Adress_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.020    Weight_Adress_1[0]
    AN33                                                              r  Weight_Adress_1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Post_weight_trans/Weight_Delta_Indicator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Delta[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.843ns  (logic 3.364ns (42.885%)  route 4.480ns (57.115%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.920     5.160    Post_weight_trans/Clock_IBUF_BUFG
    SLICE_X31Y72         FDRE                                         r  Post_weight_trans/Weight_Delta_Indicator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.419     5.579 r  Post_weight_trans/Weight_Delta_Indicator_reg/Q
                         net (fo=26, routed)          0.995     6.573    Pre_weight_trans/Weight_Delta_Indicator_post
    SLICE_X28Y73         LUT4 (Prop_lut4_I2_O)        0.299     6.872 r  Pre_weight_trans/Weight_Delta_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.485    10.357    Weight_Delta_OBUF[4]
    AB29                 OBUF (Prop_obuf_I_O)         2.646    13.003 r  Weight_Delta_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.003    Weight_Delta[4]
    AB29                                                              r  Weight_Delta[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Pre_weight_trans/Weight_Adress_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Adress_1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.430ns (56.778%)  route 1.089ns (43.222%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.679     1.619    Pre_weight_trans/Clock_IBUF_BUFG
    SLICE_X24Y70         FDRE                                         r  Pre_weight_trans/Weight_Adress_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y70         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  Pre_weight_trans/Weight_Adress_2_reg[7]/Q
                         net (fo=1, routed)           0.161     1.921    Pre_weight_trans/Weight_Adress_2_pre[7]
    SLICE_X24Y70         LUT4 (Prop_lut4_I0_O)        0.045     1.966 r  Pre_weight_trans/Weight_Adress_1_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.928     2.893    Weight_Adress_1_OBUF[7]
    AM34                 OBUF (Prop_obuf_I_O)         1.244     4.137 r  Weight_Adress_1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.137    Weight_Adress_1[7]
    AM34                                                              r  Weight_Adress_1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pre_weight_trans/Weight_Adress_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Adress_2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.642ns  (logic 1.420ns (53.729%)  route 1.223ns (46.271%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.673     1.613    Pre_weight_trans/Clock_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  Pre_weight_trans/Weight_Adress_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  Pre_weight_trans/Weight_Adress_1_reg[3]/Q
                         net (fo=1, routed)           0.098     1.852    Pre_weight_trans/Weight_Adress_1_pre[3]
    SLICE_X32Y73         LUT4 (Prop_lut4_I0_O)        0.045     1.897 r  Pre_weight_trans/Weight_Adress_2_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.125     3.021    Weight_Adress_2_OBUF[3]
    AH34                 OBUF (Prop_obuf_I_O)         1.234     4.255 r  Weight_Adress_2_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.255    Weight_Adress_2[3]
    AH34                                                              r  Weight_Adress_2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pre_weight_trans/Weight_Adress_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Adress_2[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.656ns  (logic 1.401ns (52.734%)  route 1.255ns (47.266%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.673     1.613    Pre_weight_trans/Clock_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  Pre_weight_trans/Weight_Adress_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  Pre_weight_trans/Weight_Adress_1_reg[8]/Q
                         net (fo=1, routed)           0.058     1.812    Pre_weight_trans/Weight_Adress_1_pre[8]
    SLICE_X32Y73         LUT4 (Prop_lut4_I0_O)        0.045     1.857 r  Pre_weight_trans/Weight_Adress_2_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.197     3.054    Weight_Adress_2_OBUF[8]
    AF34                 OBUF (Prop_obuf_I_O)         1.215     4.269 r  Weight_Adress_2_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.269    Weight_Adress_2[8]
    AF34                                                              r  Weight_Adress_2[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Post_weight_trans/Weight_Delta_Approx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Delta[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.676ns  (logic 1.332ns (49.798%)  route 1.343ns (50.202%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.676     1.616    Post_weight_trans/Clock_IBUF_BUFG
    SLICE_X30Y71         FDRE                                         r  Post_weight_trans/Weight_Delta_Approx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  Post_weight_trans/Weight_Delta_Approx_reg[3]/Q
                         net (fo=1, routed)           0.160     1.917    Pre_weight_trans/Weight_Delta[4][3]
    SLICE_X25Y72         LUT4 (Prop_lut4_I3_O)        0.045     1.962 r  Pre_weight_trans/Weight_Delta_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.183     3.145    Weight_Delta_OBUF[3]
    AA24                 OBUF (Prop_obuf_I_O)         1.146     4.291 r  Weight_Delta_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.291    Weight_Delta[3]
    AA24                                                              r  Weight_Delta[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pre_weight_trans/Weight_Delta_Approx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Delta[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.340ns (49.856%)  route 1.347ns (50.144%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.678     1.618    Pre_weight_trans/Clock_IBUF_BUFG
    SLICE_X27Y72         FDRE                                         r  Pre_weight_trans/Weight_Delta_Approx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y72         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  Pre_weight_trans/Weight_Delta_Approx_reg[1]/Q
                         net (fo=1, routed)           0.126     1.885    Pre_weight_trans/Weight_Delta_pre[1]
    SLICE_X25Y72         LUT4 (Prop_lut4_I0_O)        0.045     1.930 r  Pre_weight_trans/Weight_Delta_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.221     3.151    Weight_Delta_OBUF[1]
    AB24                 OBUF (Prop_obuf_I_O)         1.154     4.305 r  Weight_Delta_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.305    Weight_Delta[1]
    AB24                                                              r  Weight_Delta[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Post_weight_trans/Weight_Adress_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Adress_2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.693ns  (logic 1.396ns (51.839%)  route 1.297ns (48.161%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.675     1.615    Post_weight_trans/Clock_IBUF_BUFG
    SLICE_X32Y72         FDRE                                         r  Post_weight_trans/Weight_Adress_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  Post_weight_trans/Weight_Adress_1_reg[0]/Q
                         net (fo=1, routed)           0.157     1.912    Pre_weight_trans/Weight_Adress_1_post[0]
    SLICE_X32Y73         LUT4 (Prop_lut4_I3_O)        0.045     1.957 r  Pre_weight_trans/Weight_Adress_2_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.141     3.098    Weight_Adress_2_OBUF[0]
    AG32                 OBUF (Prop_obuf_I_O)         1.210     4.308 r  Weight_Adress_2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.308    Weight_Adress_2[0]
    AG32                                                              r  Weight_Adress_2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Post_weight_trans/Weight_Adress_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Adress_2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.698ns  (logic 1.392ns (51.607%)  route 1.306ns (48.393%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.672     1.612    Post_weight_trans/Clock_IBUF_BUFG
    SLICE_X38Y72         FDRE                                         r  Post_weight_trans/Weight_Adress_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  Post_weight_trans/Weight_Adress_1_reg[5]/Q
                         net (fo=1, routed)           0.114     1.867    Pre_weight_trans/Weight_Adress_1_post[5]
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.045     1.912 r  Pre_weight_trans/Weight_Adress_2_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.191     3.103    Weight_Adress_2_OBUF[5]
    AD34                 OBUF (Prop_obuf_I_O)         1.206     4.310 r  Weight_Adress_2_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.310    Weight_Adress_2[5]
    AD34                                                              r  Weight_Adress_2[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Post_weight_trans/Weight_Adress_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Adress_1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.410ns (52.246%)  route 1.289ns (47.754%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.678     1.618    Post_weight_trans/Clock_IBUF_BUFG
    SLICE_X24Y72         FDRE                                         r  Post_weight_trans/Weight_Adress_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y72         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  Post_weight_trans/Weight_Adress_2_reg[6]/Q
                         net (fo=1, routed)           0.161     1.920    Pre_weight_trans/Weight_Adress_2_post[6]
    SLICE_X24Y70         LUT4 (Prop_lut4_I3_O)        0.045     1.965 r  Pre_weight_trans/Weight_Adress_1_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.128     3.092    Weight_Adress_1_OBUF[6]
    AJ33                 OBUF (Prop_obuf_I_O)         1.224     4.316 r  Weight_Adress_1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.316    Weight_Adress_1[6]
    AJ33                                                              r  Weight_Adress_1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Post_weight_trans/Weight_Adress_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Adress_1[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.704ns  (logic 1.459ns (53.970%)  route 1.245ns (46.030%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.678     1.618    Post_weight_trans/Clock_IBUF_BUFG
    SLICE_X24Y72         FDRE                                         r  Post_weight_trans/Weight_Adress_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y72         FDRE (Prop_fdre_C_Q)         0.128     1.746 r  Post_weight_trans/Weight_Adress_2_reg[8]/Q
                         net (fo=1, routed)           0.161     1.907    Pre_weight_trans/Weight_Adress_2_post[8]
    SLICE_X24Y71         LUT4 (Prop_lut4_I3_O)        0.098     2.005 r  Pre_weight_trans/Weight_Adress_1_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.084     3.088    Weight_Adress_1_OBUF[8]
    AL34                 OBUF (Prop_obuf_I_O)         1.233     4.322 r  Weight_Adress_1_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.322    Weight_Adress_1[8]
    AL34                                                              r  Weight_Adress_1[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Post_weight_trans/Weight_Adress_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Weight_Adress_2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.716ns  (logic 1.395ns (51.370%)  route 1.321ns (48.630%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.914    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.940 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.672     1.612    Post_weight_trans/Clock_IBUF_BUFG
    SLICE_X38Y72         FDRE                                         r  Post_weight_trans/Weight_Adress_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  Post_weight_trans/Weight_Adress_1_reg[1]/Q
                         net (fo=1, routed)           0.150     1.903    Pre_weight_trans/Weight_Adress_1_post[1]
    SLICE_X36Y73         LUT4 (Prop_lut4_I3_O)        0.045     1.948 r  Pre_weight_trans/Weight_Adress_2_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.171     3.118    Weight_Adress_2_OBUF[1]
    AF33                 OBUF (Prop_obuf_I_O)         1.209     4.327 r  Weight_Adress_2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.327    Weight_Adress_2[1]
    AF33                                                              r  Weight_Adress_2[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          4018 Endpoints
Min Delay          4018 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Post_queue/Input_Buffer_reg[28][Time_Attach][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.707ns  (logic 0.934ns (3.941%)  route 22.773ns (96.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W24                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  Reset_IBUF_inst/O
                         net (fo=3501, routed)       22.773    23.707    Post_queue/Reset_IBUF
    SLICE_X22Y36         FDCE                                         f  Post_queue/Input_Buffer_reg[28][Time_Attach][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861     0.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.987     4.980    Post_queue/Clock_IBUF_BUFG
    SLICE_X22Y36         FDCE                                         r  Post_queue/Input_Buffer_reg[28][Time_Attach][1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Post_queue/Input_Buffer_reg[30][Time_Attach][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.707ns  (logic 0.934ns (3.941%)  route 22.773ns (96.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W24                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  Reset_IBUF_inst/O
                         net (fo=3501, routed)       22.773    23.707    Post_queue/Reset_IBUF
    SLICE_X22Y36         FDCE                                         f  Post_queue/Input_Buffer_reg[30][Time_Attach][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861     0.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.987     4.980    Post_queue/Clock_IBUF_BUFG
    SLICE_X22Y36         FDCE                                         r  Post_queue/Input_Buffer_reg[30][Time_Attach][1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Post_queue/Input_Buffer_reg[24][Time_Attach][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.552ns  (logic 0.934ns (3.967%)  route 22.618ns (96.033%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W24                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  Reset_IBUF_inst/O
                         net (fo=3501, routed)       22.618    23.552    Post_queue/Reset_IBUF
    SLICE_X22Y35         FDCE                                         f  Post_queue/Input_Buffer_reg[24][Time_Attach][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861     0.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.987     4.980    Post_queue/Clock_IBUF_BUFG
    SLICE_X22Y35         FDCE                                         r  Post_queue/Input_Buffer_reg[24][Time_Attach][1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Post_queue/Input_Buffer_reg[27][Time_Attach][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.552ns  (logic 0.934ns (3.967%)  route 22.618ns (96.033%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W24                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  Reset_IBUF_inst/O
                         net (fo=3501, routed)       22.618    23.552    Post_queue/Reset_IBUF
    SLICE_X22Y35         FDCE                                         f  Post_queue/Input_Buffer_reg[27][Time_Attach][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861     0.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.987     4.980    Post_queue/Clock_IBUF_BUFG
    SLICE_X22Y35         FDCE                                         r  Post_queue/Input_Buffer_reg[27][Time_Attach][1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Post_queue/Input_Buffer_reg[31][Time_Attach][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.552ns  (logic 0.934ns (3.967%)  route 22.618ns (96.033%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W24                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  Reset_IBUF_inst/O
                         net (fo=3501, routed)       22.618    23.552    Post_queue/Reset_IBUF
    SLICE_X22Y35         FDCE                                         f  Post_queue/Input_Buffer_reg[31][Time_Attach][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861     0.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.987     4.980    Post_queue/Clock_IBUF_BUFG
    SLICE_X22Y35         FDCE                                         r  Post_queue/Input_Buffer_reg[31][Time_Attach][1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Post_queue/Input_Buffer_reg[22][Time_Attach][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.538ns  (logic 0.934ns (3.969%)  route 22.604ns (96.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W24                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  Reset_IBUF_inst/O
                         net (fo=3501, routed)       22.604    23.538    Post_queue/Reset_IBUF
    SLICE_X20Y35         FDCE                                         f  Post_queue/Input_Buffer_reg[22][Time_Attach][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861     0.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.988     4.981    Post_queue/Clock_IBUF_BUFG
    SLICE_X20Y35         FDCE                                         r  Post_queue/Input_Buffer_reg[22][Time_Attach][2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Post_queue/Input_Buffer_reg[25][Time_Attach][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.538ns  (logic 0.934ns (3.969%)  route 22.604ns (96.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W24                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  Reset_IBUF_inst/O
                         net (fo=3501, routed)       22.604    23.538    Post_queue/Reset_IBUF
    SLICE_X21Y35         FDCE                                         f  Post_queue/Input_Buffer_reg[25][Time_Attach][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861     0.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.988     4.981    Post_queue/Clock_IBUF_BUFG
    SLICE_X21Y35         FDCE                                         r  Post_queue/Input_Buffer_reg[25][Time_Attach][1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Post_queue/Input_Buffer_reg[26][Time_Attach][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.538ns  (logic 0.934ns (3.969%)  route 22.604ns (96.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W24                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  Reset_IBUF_inst/O
                         net (fo=3501, routed)       22.604    23.538    Post_queue/Reset_IBUF
    SLICE_X21Y35         FDCE                                         f  Post_queue/Input_Buffer_reg[26][Time_Attach][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861     0.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.988     4.981    Post_queue/Clock_IBUF_BUFG
    SLICE_X21Y35         FDCE                                         r  Post_queue/Input_Buffer_reg[26][Time_Attach][1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Post_queue/Input_Buffer_reg[29][Time_Attach][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.538ns  (logic 0.934ns (3.969%)  route 22.604ns (96.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W24                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  Reset_IBUF_inst/O
                         net (fo=3501, routed)       22.604    23.538    Post_queue/Reset_IBUF
    SLICE_X20Y35         FDCE                                         f  Post_queue/Input_Buffer_reg[29][Time_Attach][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861     0.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.988     4.981    Post_queue/Clock_IBUF_BUFG
    SLICE_X20Y35         FDCE                                         r  Post_queue/Input_Buffer_reg[29][Time_Attach][1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Post_queue/Input_Buffer_reg[16][Time_Attach][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.407ns  (logic 0.934ns (3.991%)  route 22.473ns (96.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    W24                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  Reset_IBUF_inst/O
                         net (fo=3501, routed)       22.473    23.407    Post_queue/Reset_IBUF
    SLICE_X20Y36         FDCE                                         f  Post_queue/Input_Buffer_reg[16][Time_Attach][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.861     0.861 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.902    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.993 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.988     4.981    Post_queue/Clock_IBUF_BUFG
    SLICE_X20Y36         FDCE                                         r  Post_queue/Input_Buffer_reg[16][Time_Attach][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Post_encoder/time_attach_reg[0]_i_1/O
                            (internal pin)
  Destination:            Post_encoder/time_attach_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y85         LUT1                         0.000     0.000 r  Post_encoder/time_attach_reg[0]_i_1/O
                         net (fo=8, routed)           0.000     0.000    Post_encoder/time_buffer[0]
    SLICE_X18Y85         FDRE                                         r  Post_encoder/time_attach_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.940     5.180    Post_encoder/Clock_IBUF_BUFG
    SLICE_X18Y85         FDRE                                         r  Post_encoder/time_attach_reg[0]/C

Slack:                    inf
  Source:                 Pre_encoder/time_attach_reg[0]_i_1/O
                            (internal pin)
  Destination:            Pre_encoder/time_attach_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         LUT1                         0.000     0.000 r  Pre_encoder/time_attach_reg[0]_i_1/O
                         net (fo=8, routed)           0.000     0.000    Pre_encoder/time_buffer[0]
    SLICE_X24Y56         FDRE                                         r  Pre_encoder/time_attach_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.995     0.995 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.143    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.239 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        1.938     5.178    Pre_encoder/Clock_IBUF_BUFG
    SLICE_X24Y56         FDRE                                         r  Pre_encoder/time_attach_reg[0]/C

Slack:                    inf
  Source:                 Pre_encoder/time_attach_reg[0]_i_1/O
                            (internal pin)
  Destination:            Pre_encoder/time_attach_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.045ns (14.664%)  route 0.262ns (85.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         LUT1                         0.000     0.000 r  Pre_encoder/time_attach_reg[0]_i_1/O
                         net (fo=8, routed)           0.262     0.262    Pre_encoder/time_buffer[0]
    SLICE_X24Y55         LUT3 (Prop_lut3_I1_O)        0.045     0.307 r  Pre_encoder/time_attach[2]_i_1/O
                         net (fo=6, routed)           0.000     0.307    Pre_encoder/time_buffer[2]
    SLICE_X24Y55         FDRE                                         r  Pre_encoder/time_attach_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.162    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.191 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.964     2.155    Pre_encoder/Clock_IBUF_BUFG
    SLICE_X24Y55         FDRE                                         r  Pre_encoder/time_attach_reg[2]/C

Slack:                    inf
  Source:                 Pre_encoder/time_attach_reg[0]_i_1/O
                            (internal pin)
  Destination:            Pre_encoder/time_attach_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.045ns (13.589%)  route 0.286ns (86.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         LUT1                         0.000     0.000 r  Pre_encoder/time_attach_reg[0]_i_1/O
                         net (fo=8, routed)           0.136     0.136    Pre_encoder/time_buffer[0]
    SLICE_X24Y55         LUT5 (Prop_lut5_I2_O)        0.045     0.181 r  Pre_encoder/time_attach[4]_i_1/O
                         net (fo=4, routed)           0.150     0.331    Pre_encoder/time_buffer[4]
    SLICE_X24Y55         FDRE                                         r  Pre_encoder/time_attach_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.162    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.191 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.964     2.155    Pre_encoder/Clock_IBUF_BUFG
    SLICE_X24Y55         FDRE                                         r  Pre_encoder/time_attach_reg[4]/C

Slack:                    inf
  Source:                 Post_encoder/time_attach_reg[0]_i_1/O
                            (internal pin)
  Destination:            Post_encoder/time_attach_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.112ns (29.850%)  route 0.263ns (70.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y85         LUT1                         0.000     0.000 r  Post_encoder/time_attach_reg[0]_i_1/O
                         net (fo=8, routed)           0.263     0.263    Post_encoder/time_buffer[0]
    SLICE_X19Y85         LUT3 (Prop_lut3_I1_O)        0.112     0.375 r  Post_encoder/time_attach[2]_i_1__0/O
                         net (fo=6, routed)           0.000     0.375    Post_encoder/time_buffer[2]
    SLICE_X19Y85         FDRE                                         r  Post_encoder/time_attach_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.162    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.191 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.964     2.155    Post_encoder/Clock_IBUF_BUFG
    SLICE_X19Y85         FDRE                                         r  Post_encoder/time_attach_reg[2]/C

Slack:                    inf
  Source:                 Pre_encoder/time_attach_reg[0]_i_1/O
                            (internal pin)
  Destination:            Pre_encoder/time_attach_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.048ns (10.689%)  route 0.401ns (89.311%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         LUT1                         0.000     0.000 r  Pre_encoder/time_attach_reg[0]_i_1/O
                         net (fo=8, routed)           0.119     0.119    Pre_encoder/time_buffer[0]
    SLICE_X24Y56         LUT2 (Prop_lut2_I0_O)        0.048     0.167 r  Pre_encoder/time_attach[1]_i_1/O
                         net (fo=7, routed)           0.282     0.449    Pre_encoder/time_buffer[1]
    SLICE_X24Y56         FDRE                                         r  Pre_encoder/time_attach_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.162    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.191 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.964     2.155    Pre_encoder/Clock_IBUF_BUFG
    SLICE_X24Y56         FDRE                                         r  Pre_encoder/time_attach_reg[1]/C

Slack:                    inf
  Source:                 Post_encoder/time_attach_reg[0]_i_1/O
                            (internal pin)
  Destination:            Post_encoder/time_attach_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.115ns (22.467%)  route 0.397ns (77.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y85         LUT1                         0.000     0.000 r  Post_encoder/time_attach_reg[0]_i_1/O
                         net (fo=8, routed)           0.265     0.265    Post_encoder/time_buffer[0]
    SLICE_X19Y85         LUT6 (Prop_lut6_I2_O)        0.115     0.380 r  Post_encoder/time_attach[5]_i_1__0/O
                         net (fo=3, routed)           0.132     0.512    Post_encoder/time_buffer[5]
    SLICE_X19Y85         FDRE                                         r  Post_encoder/time_attach_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.162    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.191 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.964     2.155    Post_encoder/Clock_IBUF_BUFG
    SLICE_X19Y85         FDRE                                         r  Post_encoder/time_attach_reg[5]/C

Slack:                    inf
  Source:                 Post_encoder/time_attach_reg[0]_i_1/O
                            (internal pin)
  Destination:            Post_encoder/time_attach_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.115ns (22.223%)  route 0.402ns (77.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y85         LUT1                         0.000     0.000 r  Post_encoder/time_attach_reg[0]_i_1/O
                         net (fo=8, routed)           0.253     0.253    Post_encoder/time_buffer[0]
    SLICE_X19Y85         LUT5 (Prop_lut5_I2_O)        0.115     0.368 r  Post_encoder/time_attach[4]_i_1__0/O
                         net (fo=4, routed)           0.149     0.517    Post_encoder/time_buffer[4]
    SLICE_X19Y85         FDRE                                         r  Post_encoder/time_attach_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.162    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.191 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.964     2.155    Post_encoder/Clock_IBUF_BUFG
    SLICE_X19Y85         FDRE                                         r  Post_encoder/time_attach_reg[4]/C

Slack:                    inf
  Source:                 Pre_encoder/time_attach_reg[0]_i_1/O
                            (internal pin)
  Destination:            Pre_encoder/time_attach_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.042ns (7.843%)  route 0.493ns (92.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         LUT1                         0.000     0.000 r  Pre_encoder/time_attach_reg[0]_i_1/O
                         net (fo=8, routed)           0.262     0.262    Pre_encoder/time_buffer[0]
    SLICE_X24Y55         LUT4 (Prop_lut4_I1_O)        0.042     0.304 r  Pre_encoder/time_attach[3]_i_1/O
                         net (fo=5, routed)           0.232     0.535    Pre_encoder/time_buffer[3]
    SLICE_X24Y55         FDRE                                         r  Pre_encoder/time_attach_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.162    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.191 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.964     2.155    Pre_encoder/Clock_IBUF_BUFG
    SLICE_X24Y55         FDRE                                         r  Pre_encoder/time_attach_reg[3]/C

Slack:                    inf
  Source:                 Pre_encoder/time_attach_reg[0]_i_1/O
                            (internal pin)
  Destination:            Pre_encoder/time_attach_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.045ns (8.188%)  route 0.505ns (91.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         LUT1                         0.000     0.000 r  Pre_encoder/time_attach_reg[0]_i_1/O
                         net (fo=8, routed)           0.251     0.251    Pre_encoder/time_buffer[0]
    SLICE_X24Y55         LUT6 (Prop_lut6_I2_O)        0.045     0.296 r  Pre_encoder/time_attach[5]_i_1/O
                         net (fo=3, routed)           0.254     0.550    Pre_encoder/time_buffer[5]
    SLICE_X24Y55         FDRE                                         r  Pre_encoder/time_attach_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W30                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W30                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.162    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.191 r  Clock_IBUF_BUFG_inst/O
                         net (fo=3802, routed)        0.964     2.155    Pre_encoder/Clock_IBUF_BUFG
    SLICE_X24Y55         FDRE                                         r  Pre_encoder/time_attach_reg[5]/C





