0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 18/Day 18.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 18/Day 18.srcs/sources_1/imports/100DaysOfRTL-main/day3/day3.sv,1667570141,systemVerilog,,C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 18/Day 18.srcs/sources_1/imports/100DaysOfRTL-main/day7/day7.sv,,day_3,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 18/Day 18.srcs/sources_1/imports/100DaysOfRTL-main/day7/day7.sv,1667570137,systemVerilog,,C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 18/Day 18.srcs/sources_1/imports/Day 17/day_17.sv,,day_7,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 18/Day 18.srcs/sources_1/imports/Day 17/day_17.sv,1667568942,systemVerilog,,C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 18/day_18.sv,,day_17,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 18/day_18.sv,1667569921,systemVerilog,,C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 18/day_18_tb.sv,,day_18,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/Amogh Kaipa/Documents/GitHub/100-Days-of-RTL/Day 18/day_18_tb.sv,1667569964,systemVerilog,,,,day_18_tb,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
