# Reading C:/Microsemi/Libero_SoC_v12.1/ModelSim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.7c Lib Mapping Utility 2018.10 Oct 15 2018
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.7c Lib Mapping Utility 2018.10 Oct 15 2018
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v12.1/Designer/lib/modelsimpro/precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREABC_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.7c Lib Mapping Utility 2018.10 Oct 15 2018
# vmap COREABC_LIB COREABC_LIB 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.7c Lib Mapping Utility 2018.10 Oct 15 2018
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# INFO: Simulation library CORETIMER_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.7c Lib Mapping Utility 2018.10 Oct 15 2018
# vmap CORETIMER_LIB CORETIMER_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:23:19 on Jan 26,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/hdl/I2C_Core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity I2C_Core
# -- Compiling architecture architecture_I2C_Core of I2C_Core
# End time: 21:23:19 on Jan 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:23:19 on Jan 26,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/hdl/I2C_Instruction_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity I2C_Instruction_RAM
# -- Compiling architecture architecture_I2C_Instruction_RAM of I2C_Instruction_RAM
# End time: 21:23:19 on Jan 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:23:20 on Jan 26,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/hdl/I2C_Core_APB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity I2C_Core_APB3
# -- Compiling architecture architecture_I2C_Core_APB3 of I2C_Core_APB3
# End time: 21:23:20 on Jan 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:23:20 on Jan 26,2020
# vcom -reportprogress 300 -2008 -explicit -work COREAPB3_LIB C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package components
# End time: 21:23:20 on Jan 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:23:20 on Jan 26,2020
# vcom -reportprogress 300 -2008 -explicit -work CORETIMER_LIB C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/component/Actel/DirectCore/CoreTimer/2.0.103/rtl/vhdl/core/coretimer_pkg.vhd 
# -- Loading package STANDARD
# -- Compiling package coretimer_pkg
# -- Compiling package body coretimer_pkg
# -- Loading package coretimer_pkg
# End time: 21:23:20 on Jan 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:23:20 on Jan 26,2020
# vcom -reportprogress 300 -2008 -explicit -work COREABC_LIB C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/component/work/COREABC_C0/COREABC_C0_0/coreparameters_tgi.vhd 
# -- Loading package STANDARD
# -- Compiling package COREABC_C0_COREABC_C0_0_coreparameters_tgi
# End time: 21:23:20 on Jan 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:23:20 on Jan 26,2020
# vcom -reportprogress 300 -2008 -explicit -work COREABC_LIB C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/core/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package COREABC_C0_COREABC_C0_0_components
# End time: 21:23:20 on Jan 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:23:20 on Jan 26,2020
# vcom -reportprogress 300 -2008 -explicit -work COREABC_LIB C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/core/support.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package COREABC_C0_COREABC_C0_0_support
# -- Compiling package body COREABC_C0_COREABC_C0_0_support
# -- Loading package COREABC_C0_COREABC_C0_0_support
# End time: 21:23:20 on Jan 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:23:20 on Jan 26,2020
# vcom -reportprogress 300 -2008 -explicit -work COREABC_LIB C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/test/misc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package COREABC_C0_COREABC_C0_0_misc
# -- Compiling package body COREABC_C0_COREABC_C0_0_misc
# -- Loading package COREABC_C0_COREABC_C0_0_misc
# End time: 21:23:20 on Jan 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:23:20 on Jan 26,2020
# vcom -reportprogress 300 -2008 -explicit -work COREABC_LIB C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/test/textio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package COREABC_C0_COREABC_C0_0_misc
# -- Compiling package COREABC_C0_COREABC_C0_0_textio
# -- Compiling package body COREABC_C0_COREABC_C0_0_textio
# -- Loading package COREABC_C0_COREABC_C0_0_textio
# -- Loading package std_logic_arith
# -- Loading package COREABC_C0_COREABC_C0_0_textio
# -- Compiling entity COREABC_C0_COREABC_C0_0_textio_test
# -- Compiling architecture TB of COREABC_C0_COREABC_C0_0_textio_test
# End time: 21:23:21 on Jan 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 21:23:21 on Jan 26,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package util
# -- Compiling entity I2C_Core_APB3_tb
# -- Compiling architecture behavioral of I2C_Core_APB3_tb
# End time: 21:23:21 on Jan 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -L COREABC_LIB -L COREAPB3_LIB -L CORETIMER_LIB -t 100ps presynth.I2C_Core_APB3_tb 
# Start time: 21:23:21 on Jan 26,2020
# //  ModelSim Microsemi 10.7c Oct 15 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading modelsim_lib.util(body)
# Loading presynth.i2c_core_apb3_tb(behavioral)
# Loading presynth.i2c_core_apb3(architecture_i2c_core_apb3)
# Loading presynth.i2c_instruction_ram(architecture_i2c_instruction_ram)
# Loading presynth.i2c_core(architecture_i2c_core)
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/i2c_seq_regs' onto '/i2c_core_apb3_tb/ir_i2c_seq_regs_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/i2c_initiate_sig' onto '/i2c_core_apb3_tb/ir_i2c_initiate_sig_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/uSRAM_A_ADDR_sig' onto '/i2c_core_apb3_tb/ir_uSRAM_A_ADDR_sig_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/uSRAM_A_DOUT_sig' onto '/i2c_core_apb3_tb/ir_uSRAM_A_DOUT_sig_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/uSRAM_B_ADDR_sig' onto '/i2c_core_apb3_tb/ir_uSRAM_B_ADDR_sig_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/uSRAM_B_DOUT_sig' onto '/i2c_core_apb3_tb/ir_uSRAM_B_DOUT_sig_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/uSRAM_C_BLK_sig' onto '/i2c_core_apb3_tb/ir_uSRAM_C_BLK_sig_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/uSRAM_C_ADDR_sig' onto '/i2c_core_apb3_tb/ir_uSRAM_C_ADDR_sig_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/uSRAM_C_DIN_sig' onto '/i2c_core_apb3_tb/ir_uSRAM_C_DIN_sig_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/from_bus' onto '/i2c_core_apb3_tb/ir_from_bus_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/write_data' onto '/i2c_core_apb3_tb/ir_write_data_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/instr_bits_to_mem' onto '/i2c_core_apb3_tb/ir_instr_bits_to_mem_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/data_bits_to_mem' onto '/i2c_core_apb3_tb/ir_data_bits_to_mem_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/mem_to_bus' onto '/i2c_core_apb3_tb/ir_mem_to_bus_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/mem_delay_cnt' onto '/i2c_core_apb3_tb/ir_mem_delay_cnt_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/seq_state_cur' onto '/i2c_core_apb3_tb/ir_seq_state_cur_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur' onto '/i2c_core_apb3_tb/i_i2c_state_cur_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/I2C_Core_0/i2c_bus_ready' onto '/i2c_core_apb3_tb/i_i2c_bus_ready_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_pulse' onto '/i2c_core_apb3_tb/i_i2c_clk_pulse_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/I2C_Core_0/state_handshake' onto '/i2c_core_apb3_tb/i_state_handshake_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/I2C_Core_0/bit_to_SDA' onto '/i2c_core_apb3_tb/i_bit_to_SDA_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg' onto '/i2c_core_apb3_tb/i_i2c_read_reg_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/I2C_Core_0/SDA_filt' onto '/i2c_core_apb3_tb/i_SDA_filt_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/I2C_Core_0/SCL_filt' onto '/i2c_core_apb3_tb/i_SCL_filt_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/I2C_Core_0/SDAI_sig_history' onto '/i2c_core_apb3_tb/i_SDAI_sig_history_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/I2C_Core_0/SCLI_sig_history' onto '/i2c_core_apb3_tb/i_SCLI_sig_history_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/I2C_Core_0/bit_counter' onto '/i2c_core_apb3_tb/i_bit_counter_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/I2C_Core_0/did_ack' onto '/i2c_core_apb3_tb/i_did_ack_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/I2C_Core/stimulus/I2C_Core_APB3_tb.vhd] : Mirroring the value of '/i2c_core_apb3_tb/I2C_Core_APB3_0/I2C_Instruction_RAM_0/I2C_Core_0/i2c_instr_reg' onto '/i2c_core_apb3_tb/i_i2c_instr_reg_spy'.
# ** Note: APB RAM write complete
#    Time: 7135 ns  Iteration: 3  Instance: /i2c_core_apb3_tb
# ** Note: APB RAM read complete
#    Time: 12265 ns  Iteration: 0  Instance: /i2c_core_apb3_tb
# End time: 21:35:16 on Jan 26,2020, Elapsed time: 0:11:55
# Errors: 0, Warnings: 0
