// Seed: 1428665876
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    output uwire id_3,
    input supply1 id_4,
    output wor id_5,
    input wand id_6,
    input supply0 id_7,
    input supply1 id_8
);
  supply0 id_10;
  assign id_3 = id_10;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output tri0 id_2,
    input uwire id_3,
    output logic id_4,
    input uwire id_5,
    input supply0 id_6,
    input uwire id_7,
    output wand id_8,
    input supply1 id_9,
    input tri0 id_10,
    output uwire id_11
);
  assign id_2 = id_6 - "";
  wire id_13;
  reg  id_14;
  always @* begin
    id_4  <= 1;
    id_14 <= 1;
  end
  module_0(
      id_8, id_8, id_11, id_11, id_5, id_8, id_6, id_5, id_9
  );
endmodule
