

================================================================
== Vitis HLS Report for 'sum'
================================================================
* Date:           Tue May  6 14:38:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sum
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.631 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp (delay=2 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1_VITIS_LOOP_14_2  |       10|       10|         3|          1|          1|     9|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten2 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i3 = alloca i32 1"   --->   Operation 7 'alloca' 'i3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j4 = alloca i32 1"   --->   Operation 8 'alloca' 'j4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%s_15 = alloca i32 1"   --->   Operation 9 'alloca' 's_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_ln138 = alloca i32 1"   --->   Operation 10 'alloca' 'add_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [coef_add.cpp:6]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %mat, i64 666, i64 207, i64 1"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mat"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %res"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty, i32 4294967295, i32 4294967295, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty_6, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 1, i2 %add_ln138"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %s_15"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %j4"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i3"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten2"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc6"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%icmp_ln147 = phi i1 0, void %entry, i1 %icmp_ln14, void %for.inc6" [coef_add.cpp:14]   --->   Operation 26 'phi' 'icmp_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten2_load = load i4 %indvar_flatten2" [coef_add.cpp:13]   --->   Operation 27 'load' 'indvar_flatten2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln13_1 = add i4 %indvar_flatten2_load, i4 1" [coef_add.cpp:13]   --->   Operation 28 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%icmp_ln13 = icmp_eq  i4 %indvar_flatten2_load, i4 8" [coef_add.cpp:13]   --->   Operation 29 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln13 = store i4 %add_ln13_1, i4 %indvar_flatten2" [coef_add.cpp:13]   --->   Operation 30 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc6, void %for.end8" [coef_add.cpp:13]   --->   Operation 31 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.63>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i3_load = load i2 %i3" [coef_add.cpp:13]   --->   Operation 32 'load' 'i3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%j4_load = load i2 %j4" [coef_add.cpp:13]   --->   Operation 33 'load' 'j4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%add_ln138_load = load i2 %add_ln138" [coef_add.cpp:13]   --->   Operation 34 'load' 'add_ln138_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.99ns)   --->   "%select_ln13 = select i1 %icmp_ln147, i2 0, i2 %j4_load" [coef_add.cpp:13]   --->   Operation 35 'select' 'select_ln13' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.99ns)   --->   "%i = select i1 %icmp_ln147, i2 %add_ln138_load, i2 %i3_load" [coef_add.cpp:13]   --->   Operation 36 'select' 'i' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i2 %i" [coef_add.cpp:13]   --->   Operation 37 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i, i2 0" [coef_add.cpp:13]   --->   Operation 38 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty = sub i4 %p_shl, i4 %zext_ln13" [coef_add.cpp:13]   --->   Operation 39 'sub' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i2 %select_ln13" [coef_add.cpp:14]   --->   Operation 40 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln15 = add i4 %zext_ln14, i4 %empty" [coef_add.cpp:15]   --->   Operation 41 'add' 'add_ln15' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i4 %add_ln15" [coef_add.cpp:15]   --->   Operation 42 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%mat_addr = getelementptr i32 %mat, i64 0, i64 %zext_ln15" [coef_add.cpp:15]   --->   Operation 43 'getelementptr' 'mat_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (2.32ns)   --->   "%mat_load = load i4 %mat_addr" [coef_add.cpp:15]   --->   Operation 44 'load' 'mat_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 45 [1/1] (1.56ns)   --->   "%j = add i2 %select_ln13, i2 1" [coef_add.cpp:14]   --->   Operation 45 'add' 'j' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.56ns)   --->   "%icmp_ln14 = icmp_eq  i2 %j, i2 3" [coef_add.cpp:14]   --->   Operation 46 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.56ns)   --->   "%add_ln13 = add i2 %i, i2 1" [coef_add.cpp:13]   --->   Operation 47 'add' 'add_ln13' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln13 = store i2 %add_ln13, i2 %add_ln138" [coef_add.cpp:13]   --->   Operation 48 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln14 = store i2 %j, i2 %j4" [coef_add.cpp:14]   --->   Operation 49 'store' 'store_ln14' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln13 = store i2 %i, i2 %i3" [coef_add.cpp:13]   --->   Operation 50 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.46>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%s_15_load = load i32 %s_15" [coef_add.cpp:15]   --->   Operation 51 'load' 's_15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_13_1_VITIS_LOOP_14_2_str"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [coef_add.cpp:11]   --->   Operation 54 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/2] ( I:2.32ns O:2.32ns )   --->   "%mat_load = load i4 %mat_addr" [coef_add.cpp:15]   --->   Operation 55 'load' 'mat_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 56 [1/1] (2.55ns)   --->   "%s = add i32 %mat_load, i32 %s_15_load" [coef_add.cpp:15]   --->   Operation 56 'add' 's' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln15 = store i32 %s, i32 %s_15" [coef_add.cpp:15]   --->   Operation 57 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 58 [1/1] (1.00ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %res, i32 %s" [coef_add.cpp:17]   --->   Operation 58 'write' 'write_ln17' <Predicate = (icmp_ln13)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 59 [1/1] (1.58ns)   --->   "%ret_ln18 = ret" [coef_add.cpp:18]   --->   Operation 59 'ret' 'ret_ln18' <Predicate = (icmp_ln13)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten2' [21]  (1.588 ns)
	'load' operation 4 bit ('indvar_flatten2_load', coef_add.cpp:13) on local variable 'indvar_flatten2' [25]  (0.000 ns)
	'add' operation 4 bit ('add_ln13_1', coef_add.cpp:13) [45]  (1.735 ns)
	'store' operation 0 bit ('store_ln13', coef_add.cpp:13) of variable 'add_ln13_1', coef_add.cpp:13 on local variable 'indvar_flatten2' [53]  (1.588 ns)

 <State 2>: 6.631ns
The critical path consists of the following:
	'load' operation 2 bit ('i3_load', coef_add.cpp:13) on local variable 'i3' [26]  (0.000 ns)
	'select' operation 2 bit ('i', coef_add.cpp:13) [33]  (0.993 ns)
	'sub' operation 4 bit ('empty', coef_add.cpp:13) [36]  (0.000 ns)
	'add' operation 4 bit ('add_ln15', coef_add.cpp:15) [39]  (3.316 ns)
	'getelementptr' operation 4 bit ('mat_addr', coef_add.cpp:15) [41]  (0.000 ns)
	'load' operation 32 bit ('mat_load', coef_add.cpp:15) on array 'mat' [42]  (2.322 ns)

 <State 3>: 6.462ns
The critical path consists of the following:
	'load' operation 32 bit ('mat_load', coef_add.cpp:15) on array 'mat' [42]  (2.322 ns)
	'add' operation 32 bit ('s', coef_add.cpp:15) [43]  (2.552 ns)
	'store' operation 0 bit ('store_ln15', coef_add.cpp:15) of variable 's', coef_add.cpp:15 on local variable 's_15' [50]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
