// Seed: 1837195577
module module_0 (
    output uwire id_0,
    input tri id_1,
    \id_8 ,
    output tri0 id_2,
    id_9,
    input tri id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6
);
  assign \id_8 = 1'd0;
  assign \id_8 = -1;
  assign \id_8 = id_5;
  generate
    wire id_10;
    begin : LABEL_0
      assign \id_8 = -1'h0 | -1;
    end : SymbolIdentifier
    assign id_9 = id_3 - 1;
    wire id_11;
  endgenerate
  id_12(
      id_9
  );
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input uwire id_2,
    input wor id_3,
    output supply1 id_4,
    output supply1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    input tri0 id_8,
    output wire id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_9,
      id_3,
      id_1,
      id_2,
      id_8,
      id_2,
      id_8
  );
  assign modCall_1.id_0 = 0;
endmodule
