# module_rtl

&check; means the module is done; blank means the module is not done yet.

|Module|Verification|Synthesis|Date|Committer|
|---|---|---|---|---|
|accumulator|||2024-02-19|Di Wu|
|adder|||2024-02-19|Di Wu|
|register|||2024-02-19|Di Wu|
|outerprodrc|&check;||2024-02-21|Di Wu|

To allow synthesis on UCF CECS machines, please refer to automated scripts [here](https://github.com/UNARY-Lab/Tools/tree/main/script-auto-syn-pr-ucf-cecs).
