// Seed: 2801031583
module module_0;
  assign id_1 = id_1;
  assign id_2 = id_1;
  wire id_3;
  assign module_1.id_7 = 0;
  wire id_4;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  logic id_3,
    input  logic id_4,
    input  tri0  id_5,
    id_9,
    input  logic id_6,
    output logic id_7
);
  always @(negedge id_4.id_3) id_7 <= id_3;
  wire id_10;
  assign id_7 = 1;
  assign id_9 = -1;
  parameter id_11 = -1;
  integer id_12 = -1;
  supply1 id_13 = 1;
  final
    if (id_0) id_7 = id_6;
    else if ("") id_12 <= (1) & id_4;
    else begin : LABEL_0
      id_11 = id_12 ^ 1;
      begin : LABEL_0
        {-1, id_4, id_6} <= id_4;
      end
    end
  logic id_14 = id_3;
  wire id_15, id_16, id_17;
  module_0 modCall_1 ();
endmodule
