$date
	Sun Oct 23 09:27:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#187209
b10 !
1"
#187210
b10 &
b10 %
1$
#187211
0"
#187214
b1 &
1#
b1 %
#187218
b0 &
b0 %
0#
0$
#1201621
b100 !
1"
#1201622
b100 &
b100 %
1$
#1201623
0"
#1201626
b10 &
b10 %
#1201630
b1 &
1#
b1 %
#1201634
b0 &
b0 %
0#
0$
#2235597
b1011 !
1"
#2235598
b1011 &
b1011 %
1$
#2235599
0"
#2235602
b100010 &
b100010 %
#2235606
b10001 &
b10001 %
#2235610
b110100 &
b110100 %
#2235614
b11010 &
b11010 %
#2235618
b1101 &
b1101 %
#2235622
b101000 &
b101000 %
#2235626
b10100 &
b10100 %
#2235630
b1010 &
b1010 %
#2235634
b101 &
b101 %
#2235638
b10000 &
b10000 %
#2235642
b1000 &
b1000 %
#2235646
b100 &
b100 %
#2235650
b10 &
b10 %
#2235654
b1 &
1#
b1 %
#2235658
b0 &
b0 %
0#
0$
#4500012
