000002CA0258@R1	PMU ADC test
000002CA0258@R1	Read all Channels
000002CA0258@R1	Read PMU ADC channels
000002CA0258@R1	vddout: {{vddout}} mV
000002CA0258@R1	vbat: {{vbat}} mV
000002CA0258@R1	die_temp: {{die_temp}} C
000002CA0258@R1	tcal: {{tcal}} mV
000002CA0258@R1	tbat: {{tbat}} Ohm
000002CA0258@R1	temp1: {{temp1}} Ohm
000002CA0258@R1	temp2: {{temp2}} Ohm
000002CA0258@R1	temp3: {{temp3}} Ohm
000002CA0258@R1	temp4: {{temp4}} Ohm
000002CA0258@R1	temp_ldo4: {{temp_ldo4}} C
000002CA0258@R1	temp_chg: {{temp_chg}} C
000002CA0258@R1	temp_buck0: {{temp_buck0}} C
000002CA0258@R1	temp_buck1: {{temp_buck1}} C
000002CA0258@R1	temp_buck2: {{temp_buck2}} C
000002CA0258@R1	temp_buck3: {{temp_buck3}} C
000002CA0258@R1	temp_buck4: {{temp_buck4}} C
000002CA0258@R1	temp_bubo: {{temp_bubo}} C
000002CA0258@R1	tjint: {{tjint}} C
000002CA0258@R1	ibuck0: {{ibuck0}} mA
000002CA0258@R1	ibuck1: {{ibuck1}} mA
000002CA0258@R1	ibuck2: {{ibuck2}} mA
000002CA0258@R1	ibuck3: {{ibuck3}} mA
000002CA0258@R1	ibuck4: {{ibuck4}} mA
000002CA0258@R1	ibubo: {{ibubo}} mV
000002CA0258@R1	ibuck0_offset: {{ibuck0_offset}} mA
000002CA0258@R1	ibuck1_offset: {{ibuck1_offset}} mA
000002CA0258@R1	ibuck2_offset: {{ibuck2_offset}} mA
000002CA0258@R1	ibuck3_offset: {{ibuck3_offset}} mA
000002CA0258@R1	ibuck4_offset: {{ibuck4_offset}} mA
000002CA0258@R1	ibubo_offset: {{ibubo_offset}} mV
000002CA0258@R1	ich: {{ich}} mA
000002CA0258@R1	BIST buck0: {{buck0}} mV
000002CA0258@R1	BIST buck1: {{buck1}} mV
000002CA0258@R1	BIST buck2: {{buck2}} mV
000002CA0258@R1	BIST buck3: {{buck3}} mV
000002CA0258@R1	BIST buck4: {{buck4}} mV
000002CA0258@R1	BIST bubo: {{bubo}} mV
000002CA0258@R1	BIST buck1_sw1: {{buck1_sw1}} mV
000002CA0258@R1	BIST buck2_sw2: {{buck2_sw2}} mV
000002CA0258@R1	BIST buck3_sw3a: {{buck3_sw3a}} mV
000002CA0258@R1	BIST buck3_sw3b: {{buck3_sw3b}} mV
000002CA0258@R1	BIST buck3_sw3c: {{buck3_sw3c}} mV
000002CA0258@R1	BIST vddmain_sw4: {{vddmain_sw4}} mV
000002CA0258@R1	BIST buck4_sw5: {{buck4_sw5}} mV
000002CA0258@R1	BIST bubo_sw6: {{bubo_sw6}} mV
000002CA0258@R1	BIST dropout_sw1: {{dropout_sw1}} mV
000002CA0258@R1	BIST dropout_sw1_offset: {{dropout_sw1_offset}} mV
000002CA0258@R1	BIST dropout_sw2: {{dropout_sw2}} mV
000002CA0258@R1	BIST dropout_sw2_offset: {{dropout_sw2_offset}} mV
000002CA0258@R1	BIST dropout_sw3a: {{dropout_sw3a}} mV
000002CA0258@R1	BIST dropout_sw3b: {{dropout_sw3b}} mV
000002CA0258@R1	BIST dropout_sw3c: {{dropout_sw3c}} mV
000002CA0258@R1	BIST dropout_sw4: {{dropout_sw4}} mV
000002CA0258@R1	BIST dropout_sw4_offset: {{dropout_sw4_offset}} mV
000002CA0258@R1	BIST dropout_sw5: {{dropout_sw5}} mV
000002CA0258@R1	BIST dropout_sw5_offset: {{dropout_sw5_offset}} mV
000002CA0258@R1	BIST ldo0: {{ldo0}} mV
000002CA0258@R1	BIST ldo1: {{ldo1}} mV
000002CA0258@R1	BIST ldo2: {{ldo2}} mV
000002CA0258@R1	BIST ldo3: {{ldo3}} mV
000002CA0258@R1	BIST ldo4: {{ldo4}} mV
000002CA0258@R1	BIST ldo5: {{ldo5}} mV
000002CA0258@R1	BIST ldo6: {{ldo6}} mV
000002CA0258@R1	BIST ldo7: {{ldo7}} mV
000002CA0258@R1	BIST ldo8: {{ldo8}} mV
000002CA0258@R1	BIST ldo9: {{ldo9}} mV
000002CA0258@R1	BIST ldo10: {{ldo10}} mV
000002CA0258@R1	BIST vrtc: {{vrtc}} mV
000002CA0258@R1	BIST chg_hr: {{chg_hr}} mV
000002CA0258@R1	BIST chg_hr_off: {{chg_hr_off}} mV
000002CA0258@R1	BIST ildo0: {{ildo0}} mA
000002CA0258@R1	BIST ildo1: {{ildo1}} mA
000002CA0258@R1	BIST ildo2: {{ildo2}} mA
000002CA0258@R1	BIST ildo3: {{ildo3}} mA
000002CA0258@R1	BIST ildo4: {{ildo4}} mA
000002CA0258@R1	BIST ildo5: {{ildo5}} mA
000002CA0258@R1	BIST ildo6: {{ildo6}} mA
000002CA0258@R1	BIST ildo7: {{ildo7}} mA
000002CA0258@R1	BIST ildo8: {{ildo8}} mA
000002CA0258@R1	BIST ildo9: {{ildo9}} mA
000002CA0258@R1	BIST ildo10: {{ildo10}} mA
000002CA0258@R1	BIST irtc: {{irtc}} mA
000002CA0258@R1	BIST appmux_in1: {{appmux_in1}} mV
000002CA0258@R1	BIST appmux_in2: {{appmux_in2}} mV
000002CA0258@R1	BIST appmux_in3: {{appmux_in3}} mV
000002CA0258@R1	BIST appmux_in4: {{appmux_in4}} mV
000002CA0258@R1	BIST appmux_sw1: {{appmux_sw1}} mV
000002CA0258@R1	BIST appmux_sw2: {{appmux_sw2}} mV
000002CA0258@R1	BIST appmux_sw3: {{appmux_sw3}} mV
000002CA0258@R1	BIST appmux_sw4: {{appmux_sw4}} mV
000002CA0258@R1	BIST appmux_sw5: {{appmux_sw5}} mV
000002CA0258@R1	BIST appmux_sw6: {{appmux_sw6}} mV
000002CA0258@R1	BIST appmux_vbuck0: {{appmux_vbuck0}} mV
000002CA0258@R1	BIST appmux_vldo0: {{appmux_vldo0}} mV
000002CA0258@R1	BIST appmux_vldo1: {{appmux_vldo1}} mV
000002CA0258@R1	BIST appmux_vldo2: {{appmux_vldo2}} mV
000002CA0258@R1	BIST appmux_vldo3: {{appmux_vldo3}} mV
000002CA0258@R1	BIST appmux_vldo4: {{appmux_vldo4}} mV
000002CA0258@R1	BIST appmux_vldo5: {{appmux_vldo5}} mV
000002CA0258@R1	BIST appmux_vldo6: {{appmux_vldo6}} mV
000002CA0258@R1	BIST appmux_vldo7: {{appmux_vldo7}} mV
000002CA0258@R1	BIST appmux_vldo8: {{appmux_vldo8}} mV
000002CA0258@R1	BIST appmux_vldo9: {{appmux_vldo9}} mV
000002CA0258@R1	BIST appmux_vldo10: {{appmux_vldo10}} mV
000002CA0258@R1	BIST appmux_sw1_out: {{appmux_sw1_out}} mV
000002CA0258@R1	BIST appmux_sw2_out: {{appmux_sw2_out}} mV
000002CA0258@R1	BIST appmux_sw3a_out: {{appmux_sw3a_out}} mV
000002CA0258@R1	BIST appmux_sw3b_out: {{appmux_sw3b_out}} mV
000002CA0258@R1	BIST appmux_sw3c_out: {{appmux_sw3c_out}} mV
000002CA0258@R1	BIST appmux_sw4_out: {{appmux_sw4_out}} mV
000002CA0258@R1	BIST appmux_sw5_out: {{appmux_sw5_out}} mV
000002CA0258@R1	BIST appmux_sw6_out: {{appmux_sw6_out}} mV
000002CA0258@R1	BIST appmux_gpio1: {{appmux_gpio1}} mV
000002CA0258@R1	BIST appmux_gpio2: {{appmux_gpio2}} mV
000002CA0258@R1	BIST appmux_gpio3: {{appmux_gpio3}} mV
000002CA0258@R1	BIST appmux_gpio4: {{appmux_gpio4}} mV
000002CA0258@R1	BIST appmux_gpio5: {{appmux_gpio5}} mV
000002CA0258@R1	BIST appmux_gpio6: {{appmux_gpio6}} mV
000002CA0258@R1	BIST appmux_gpio7: {{appmux_gpio7}} mV
000002CA0258@R1	BIST appmux_gpio8: {{appmux_gpio8}} mV
000002CA0258@R1	BIST appmux_gpio9: {{appmux_gpio9}} mV
000002CA0258@R1	BIST appmux_gpio10: {{appmux_gpio10}} mV
000002CA0258@R1	BIST appmux_gpio11: {{appmux_gpio11}} mV
000002CA0258@R1	BIST appmux_gpio12: {{appmux_gpio12}} mV
000002CA0258@R1	BIST appmux_gpio13: {{appmux_gpio13}} mV
000002CA0258@R1	BIST appmux_gpio14: {{appmux_gpio14}} mV
000002CA0258@R1	BIST appmux_gpio15: {{appmux_gpio15}} mV
