   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 2
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"clock.cpp"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text._ZN4xpcc5stm325Clock9enableHseENS1_9HseConfigEm,"ax",%progbits
  20              		.align	2
  21              		.global	_ZN4xpcc5stm325Clock9enableHseENS1_9HseConfigEm
  22              		.thumb
  23              		.thumb_func
  25              	_ZN4xpcc5stm325Clock9enableHseENS1_9HseConfigEm:
  26              	.LFB678:
  27              		.file 1 "/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/st
   1:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** // coding: utf-8
   2:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** // ----------------------------------------------------------------------------
   3:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** /* Copyright (c) 2011, Roboterclub Aachen e.V.
   4:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  * All rights reserved.
   5:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  *
   6:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  * Redistribution and use in source and binary forms, with or without
   7:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  * modification, are permitted provided that the following conditions are met:
   8:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  *
   9:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  *     * Redistributions of source code must retain the above copyright
  10:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  *       notice, this list of conditions and the following disclaimer.
  11:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  *     * Redistributions in binary form must reproduce the above copyright
  12:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  *       notice, this list of conditions and the following disclaimer in the
  13:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  *       documentation and/or other materials provided with the distribution.
  14:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  *     * Neither the name of the Roboterclub Aachen e.V. nor the
  15:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  *       names of its contributors may be used to endorse or promote products
  16:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  *       derived from this software without specific prior written permission.
  17:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  *
  18:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  * THIS SOFTWARE IS PROVIDED BY ROBOTERCLUB AACHEN E.V. ''AS IS'' AND ANY
  19:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  20:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  21:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  * DISCLAIMED. IN NO EVENT SHALL ROBOTERCLUB AACHEN E.V. BE LIABLE FOR ANY
  22:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  23:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  24:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
  25:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  26:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  27:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  28:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp ****  */
  29:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** // ----------------------------------------------------------------------------
  30:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 
  31:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** #include <xpcc/architecture/platform/cortex_m3/stm32.hpp>
  32:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** #include "clock.hpp"
  33:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 
  34:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** // ----------------------------------------------------------------------------
  35:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** bool
  36:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** xpcc::stm32::Clock::enableHse(HseConfig config, uint32_t waitCycles)
  37:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** {
  28              		.loc 1 37 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.LVL0:
  34              	.LBB2:
  38:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	if (config == HseConfig::HSE_BYPASS) {
  39:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 		RCC->CR |= RCC_CR_HSEBYP | RCC_CR_HSEON;
  35              		.loc 1 39 0
  36 0000 094B     		ldr	r3, .L8
  37 0002 1A68     		ldr	r2, [r3, #0]
  38:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	if (config == HseConfig::HSE_BYPASS) {
  38              		.loc 1 38 0
  39 0004 0128     		cmp	r0, #1
  40              		.loc 1 39 0
  41 0006 0CBF     		ite	eq
  42 0008 42F4A022 		orreq	r2, r2, #327680
  40:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	}
  41:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	else {
  42:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 		RCC->CR |= RCC_CR_HSEON;
  43              		.loc 1 42 0
  44 000c 42F48032 		orrne	r2, r2, #65536
  45 0010 1A60     		str	r2, [r3, #0]
  46              	.LVL1:
  47              	.L5:
  43:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	}
  44:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 
  45:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	uint32_t t = waitCycles;
  46:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	while (!(RCC->CR & RCC_CR_HSERDY) && --t) {
  48              		.loc 1 46 0 discriminator 1
  49 0012 054B     		ldr	r3, .L8
  50 0014 1B68     		ldr	r3, [r3, #0]
  51 0016 9B03     		lsls	r3, r3, #14
  52 0018 01D4     		bmi	.L4
  53              		.loc 1 46 0 is_stmt 0 discriminator 2
  54 001a 0139     		subs	r1, r1, #1
  55              	.LVL2:
  56 001c F9D1     		bne	.L5
  57              	.LVL3:
  58              	.L4:
  47:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	}
  48:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 
  49:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	return (RCC->CR & RCC_CR_HSERDY);
  59              		.loc 1 49 0 is_stmt 1
  60 001e 024B     		ldr	r3, .L8
  61 0020 1868     		ldr	r0, [r3, #0]
  62              	.LVL4:
  63              	.LBE2:
  50:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** }
  64              		.loc 1 50 0
  65 0022 C0F34040 		ubfx	r0, r0, #17, #1
  66 0026 7047     		bx	lr
  67              	.L9:
  68              		.align	2
  69              	.L8:
  70 0028 00380240 		.word	1073887232
  71              		.cfi_endproc
  72              	.LFE678:
  74              		.section	.text._ZN4xpcc5stm325Clock9enablePllENS1_9PllSourceEht,"ax",%progbits
  75              		.align	2
  76              		.global	_ZN4xpcc5stm325Clock9enablePllENS1_9PllSourceEht
  77              		.thumb
  78              		.thumb_func
  80              	_ZN4xpcc5stm325Clock9enablePllENS1_9PllSourceEht:
  81              	.LFB679:
  51:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 
  52:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** // ----------------------------------------------------------------------------
  53:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** void
  54:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** xpcc::stm32::Clock::enablePll(PllSource source, uint8_t pllM,
  55:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 		uint16_t pllN)
  56:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** {
  82              		.loc 1 56 0
  83              		.cfi_startproc
  84              		@ args = 0, pretend = 0, frame = 0
  85              		@ frame_needed = 0, uses_anonymous_args = 0
  86              		@ link register save eliminated.
  87              	.LVL5:
  88              	.LBB3:
  57:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	uint32_t tmp = 0;
  58:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	
  59:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	// Read reserved values and clear all other values
  60:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	tmp |= RCC->PLLCFGR & ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM
  61:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 			| RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLP | RCC_PLLCFGR_PLLQ);
  89              		.loc 1 61 0
  90 0000 0D4B     		ldr	r3, .L13
  91              	.LBE3:
  56:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** {
  92              		.loc 1 56 0
  93 0002 30B4     		push	{r4, r5}
  94              	.LCFI0:
  95              		.cfi_def_cfa_offset 8
  96              		.cfi_offset 4, -8
  97              		.cfi_offset 5, -4
  98              	.LBB4:
  99              		.loc 1 61 0
 100 0004 5D68     		ldr	r5, [r3, #4]
 101 0006 0D4C     		ldr	r4, .L13+4
 102 0008 2C40     		ands	r4, r4, r5
 103              	.LVL6:
  62:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	
  63:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	// PLLSRC source for pll and for plli2s
  64:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	tmp |= (source == PllSource::PLL_HSI) ? RCC_PLLCFGR_PLLSRC_HSI
  65:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 			: RCC_PLLCFGR_PLLSRC_HSE;
  66:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	
  67:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	// PLLM (0) = factor is user defined VCO input frequency must be configured to 2MHz
  68:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	tmp |= ((uint32_t) pllM) & RCC_PLLCFGR_PLLM;
  69:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	
  70:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	// PLLN (6) = factor is user defined
  71:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	tmp |= (((uint32_t) pllN) << 6) & RCC_PLLCFGR_PLLN;
 104              		.loc 1 71 0
 105 000a 9201     		lsls	r2, r2, #6
 106              	.LVL7:
  65:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 			: RCC_PLLCFGR_PLLSRC_HSE;
 107              		.loc 1 65 0
 108 000c 44F0E064 		orr	r4, r4, #117440512
 109              	.LVL8:
  68:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	tmp |= ((uint32_t) pllM) & RCC_PLLCFGR_PLLM;
 110              		.loc 1 68 0
 111 0010 01F03F01 		and	r1, r1, #63
 112              	.LVL9:
 113              		.loc 1 71 0
 114 0014 47F6C075 		movw	r5, #32704
 115              	.LVL10:
 116 0018 1540     		ands	r5, r5, r2
  68:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	tmp |= ((uint32_t) pllM) & RCC_PLLCFGR_PLLM;
 117              		.loc 1 68 0
 118 001a 0C43     		orrs	r4, r4, r1
  65:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 			: RCC_PLLCFGR_PLLSRC_HSE;
 119              		.loc 1 65 0
 120 001c 0028     		cmp	r0, #0
 121 001e 14BF     		ite	ne
 122 0020 4FF48000 		movne	r0, #4194304
 123 0024 0020     		moveq	r0, #0
 124              	.LVL11:
 125              		.loc 1 71 0
 126 0026 2C43     		orrs	r4, r4, r5
  72:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	
  73:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** #if defined(STM32F4XX)
  74:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	// VCO output frequency must be configured to 336MHz
  75:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	// PLLP (16) = 0 (factor = 2) for CPU frequency = 168MHz
  76:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	// PLLQ (24) = 7 (factor = 7) for 48MHz
  77:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	tmp |= (7UL << 24) & RCC_PLLCFGR_PLLQ;
 127              		.loc 1 77 0
 128 0028 0443     		orrs	r4, r4, r0
 129              	.LVL12:
  78:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** #elif defined(STM32F2XX)
  79:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	// VCO output frequency must be configured to 240MHz
  80:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	// PLLP (16) = 0 (factor = 2) for CPU frequency = 120MHz
  81:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	// PLLQ (24) = 5 (factor = 5) for 48MHz
  82:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	tmp |= (5UL << 24) & RCC_PLLCFGR_PLLQ;
  83:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** #	warning "this is not tested yet"
  84:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** #else
  85:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** #	error "This file is not supposed to be used with the given CPU (only STM32F2/4xx)"
  86:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** #endif
  87:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	
  88:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	RCC->PLLCFGR = tmp;
 130              		.loc 1 88 0
 131 002a 5C60     		str	r4, [r3, #4]
  89:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	
  90:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	// enable pll
  91:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	RCC->CR |= RCC_CR_PLLON;
 132              		.loc 1 91 0
 133 002c 1A68     		ldr	r2, [r3, #0]
 134 002e 42F08072 		orr	r2, r2, #16777216
 135 0032 1A60     		str	r2, [r3, #0]
 136              	.LBE4:
  92:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** }
 137              		.loc 1 92 0
 138 0034 30BC     		pop	{r4, r5}
 139 0036 7047     		bx	lr
 140              	.L14:
 141              		.align	2
 142              	.L13:
 143 0038 00380240 		.word	1073887232
 144 003c 0080BCF0 		.word	-256081920
 145              		.cfi_endproc
 146              	.LFE679:
 148              		.section	.text._ZN4xpcc5stm325Clock11switchToPllEm,"ax",%progbits
 149              		.align	2
 150              		.global	_ZN4xpcc5stm325Clock11switchToPllEm
 151              		.thumb
 152              		.thumb_func
 154              	_ZN4xpcc5stm325Clock11switchToPllEm:
 155              	.LFB680:
  93:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 
  94:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** // ----------------------------------------------------------------------------
  95:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** bool
  96:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** xpcc::stm32::Clock::switchToPll(uint32_t waitCycles)
  97:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** {
 156              		.loc 1 97 0
 157              		.cfi_startproc
 158              		@ args = 0, pretend = 0, frame = 0
 159              		@ frame_needed = 0, uses_anonymous_args = 0
 160              		@ link register save eliminated.
 161              	.LVL13:
 162              	.L16:
 163              	.LBB5:
  98:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	uint32_t t = waitCycles;
  99:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	while (!(RCC->CR & RCC_CR_PLLRDY)) {
 164              		.loc 1 99 0 discriminator 1
 165 0000 0B4B     		ldr	r3, .L24
 166 0002 1A68     		ldr	r2, [r3, #0]
 167 0004 9201     		lsls	r2, r2, #6
 168 0006 02D4     		bmi	.L23
 100:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 		if (!(--t)) {
 169              		.loc 1 100 0
 170 0008 0138     		subs	r0, r0, #1
 171              	.LVL14:
 172 000a F9D1     		bne	.L16
 173              	.LBE5:
 101:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 			return false;
 102:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 		}
 103:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	}
 104:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 
 105:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** #if defined(STM32F4XX)
 106:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	// APB2 84MHz, APB1 42MHz, AHB 168MHz, select PLL as source
 107:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	RCC->CFGR =
 108:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 			(RCC->CFGR & 0xffff0000) | // Try to generate a halfword write
 109:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 			((RCC_CFGR_PPRE1_DIV4 | RCC_CFGR_PPRE2_DIV2 | RCC_CFGR_HPRE_DIV1 | RCC_CFGR_SW_PLL) & 0x0000ffff
 110:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** #elif defined(STM32F2XX)
 111:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	// APB2 60MHz, APB1 30MHz, AHB 120MHz, select PLL as source
 112:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	RCC->CFGR =
 113:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 			(RCC->CFGR & 0xffff0000) | // Try to generate a halfword write
 114:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 			((RCC_CFGR_PPRE1_DIV4 | RCC_CFGR_PPRE2_DIV2 | RCC_CFGR_HPRE_DIV1 | RCC_CFGR_SW_PLL) & 0x0000ffff
 115:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** #	warning "this is not tested yet"
 116:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** #else
 117:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** #	error "This file is not supposed to be used with the given CPU (only STM32F2/4xx)"
 118:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** #endif
 119:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	
 120:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	// Wait till the main PLL is used as system clock source
 121:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	while ((RCC->CFGR & (uint32_t) RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
 122:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	{
 123:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	}
 124:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 
 125:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	return true;
 126:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** }
 174              		.loc 1 126 0
 175 000c 7047     		bx	lr
 176              	.LVL15:
 177              	.L23:
 178              	.LBB6:
 109:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 			((RCC_CFGR_PPRE1_DIV4 | RCC_CFGR_PPRE2_DIV2 | RCC_CFGR_HPRE_DIV1 | RCC_CFGR_SW_PLL) & 0x0000ffff
 179              		.loc 1 109 0
 180 000e 9A68     		ldr	r2, [r3, #8]
 181 0010 120C     		lsrs	r2, r2, #16
 182 0012 1204     		lsls	r2, r2, #16
 183 0014 42F41442 		orr	r2, r2, #37888
 184 0018 42F00202 		orr	r2, r2, #2
 185 001c 9A60     		str	r2, [r3, #8]
 186              	.L19:
 121:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	while ((RCC->CFGR & (uint32_t) RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
 187              		.loc 1 121 0 discriminator 1
 188 001e 044B     		ldr	r3, .L24
 189 0020 9B68     		ldr	r3, [r3, #8]
 190 0022 03F00C03 		and	r3, r3, #12
 191 0026 082B     		cmp	r3, #8
 192 0028 F9D1     		bne	.L19
 125:/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/stm32f2_4/clock.cpp **** 	return true;
 193              		.loc 1 125 0
 194 002a 0120     		movs	r0, #1
 195              	.LVL16:
 196              	.LBE6:
 197              		.loc 1 126 0
 198 002c 7047     		bx	lr
 199              	.L25:
 200 002e 00BF     		.align	2
 201              	.L24:
 202 0030 00380240 		.word	1073887232
 203              		.cfi_endproc
 204              	.LFE680:
 206              		.text
 207              	.Letext0:
 208              		.file 2 "/opt/arm-2012.09/bin/../lib/gcc/arm-none-eabi/4.7.2/../../../../arm-none-eabi/include/std
 209              		.file 3 "/home/jonas/warwick/3dProfilometer/xpcc/ext/stm32f4xx_lib/CMSIS/Device/ST/STM32F4xx/Inclu
 210              		.file 4 "/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/co
 211              		.file 5 "/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/st
 212              		.file 6 "/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/driver/gpio.hpp"
 213              		.file 7 "/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/architecture/platform/cortex_m3/stm32/fs
 214              		.file 8 "/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/driver/connectivity/i2c/constants.hpp"
 215              		.file 9 "/home/jonas/warwick/3dProfilometer/xpcc/src/xpcc/driver/connectivity/can/message.hpp"
 216              		.file 10 "<built-in>"
 217              		.file 11 "/home/jonas/warwick/3dProfilometer/xpcc/ext/stm32f4xx_lib/CMSIS/Include/core_cm4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 clock.cpp
     /tmp/ccTgjDf8.s:20     .text._ZN4xpcc5stm325Clock9enableHseENS1_9HseConfigEm:00000000 $t
     /tmp/ccTgjDf8.s:25     .text._ZN4xpcc5stm325Clock9enableHseENS1_9HseConfigEm:00000000 _ZN4xpcc5stm325Clock9enableHseENS1_9HseConfigEm
     /tmp/ccTgjDf8.s:70     .text._ZN4xpcc5stm325Clock9enableHseENS1_9HseConfigEm:00000028 $d
     /tmp/ccTgjDf8.s:75     .text._ZN4xpcc5stm325Clock9enablePllENS1_9PllSourceEht:00000000 $t
     /tmp/ccTgjDf8.s:80     .text._ZN4xpcc5stm325Clock9enablePllENS1_9PllSourceEht:00000000 _ZN4xpcc5stm325Clock9enablePllENS1_9PllSourceEht
     /tmp/ccTgjDf8.s:143    .text._ZN4xpcc5stm325Clock9enablePllENS1_9PllSourceEht:00000038 $d
     /tmp/ccTgjDf8.s:149    .text._ZN4xpcc5stm325Clock11switchToPllEm:00000000 $t
     /tmp/ccTgjDf8.s:154    .text._ZN4xpcc5stm325Clock11switchToPllEm:00000000 _ZN4xpcc5stm325Clock11switchToPllEm
     /tmp/ccTgjDf8.s:202    .text._ZN4xpcc5stm325Clock11switchToPllEm:00000030 $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
