Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Mon Nov  9 14:48:19 2020
| Host         : DESKTOP-PUKS9CF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             899 |          255 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             164 |           62 |
| Yes          | No                    | No                     |             780 |          238 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              18 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                      Enable Signal                      |                                                                 Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count |
+--------------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | bd_0_i/hls_inst/inst/Reorder_fft_AXILiteS_s_axi_U/waddr |                                                                                                                                                  |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/Reorder_fft_AXILiteS_s_axi_U/ar_hs |                                                                                                                                                  |                1 |              5 |
|  ap_clk      |                                                         | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U5/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0] |                3 |              8 |
|  ap_clk      |                                                         | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0] |                3 |              8 |
|  ap_clk      |                                                         | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U7/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0] |                3 |              8 |
|  ap_clk      |                                                         | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U8/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0] |                4 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state3                   |                                                                                                                                                  |                5 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state32                  | bd_0_i/hls_inst/inst/ap_NS_fsm10_out                                                                                                             |                2 |              9 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state28                  |                                                                                                                                                  |                2 |              9 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_NS_fsm1                         | bd_0_i/hls_inst/inst/Reorder_fft_AXILiteS_s_axi_U/SR[0]                                                                                          |                2 |              9 |
|  ap_clk      | bd_0_i/hls_inst/inst/trunc_ln42_reg_5190                |                                                                                                                                                  |                3 |              9 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state30                  |                                                                                                                                                  |                4 |             10 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state29                  |                                                                                                                                                  |                9 |             20 |
|  ap_clk      |                                                         | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U5/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]   |                9 |             22 |
|  ap_clk      |                                                         | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]   |                7 |             22 |
|  ap_clk      |                                                         | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U7/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]   |                7 |             22 |
|  ap_clk      |                                                         | bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U8/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]   |                7 |             22 |
|  ap_clk      |                                                         | bd_0_i/hls_inst/inst/Reorder_fft_AXILiteS_s_axi_U/ap_rst_n_0                                                                                     |               19 |             44 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state17                  |                                                                                                                                                  |               14 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state5                   |                                                                                                                                                  |               25 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_2900                           |                                                                                                                                                  |               28 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_3010                           |                                                                                                                                                  |               25 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state7                   |                                                                                                                                                  |               12 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state12                  |                                                                                                                                                  |               20 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state4                   |                                                                                                                                                  |               20 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state8                   |                                                                                                                                                  |               13 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6                   |                                                                                                                                                  |               21 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_3110                           |                                                                                                                                                  |               14 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/add_ln86_reg_6670                  |                                                                                                                                                  |               21 |             75 |
|  ap_clk      |                                                         |                                                                                                                                                  |              255 |            901 |
+--------------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


