INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_pj/masterDesign/masterDesign.srcs/sim_2/new/inv_pair_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_pair_tb
