
**** 10/16/17 12:01:26 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC2-Lab03_Part2_Schematic_Billings"  [ C:\Users\student\Desktop\CSCI Labs\Lab03_Billings\Lab03_Billings-PSpiceFi


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "Lab03_Part2_Schematic_Billings.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\Users\student\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "nomd.lib" 
.stmlib "C:\Users\student\Desktop\Lab03_Billings\Lab03_Stimulus_wxyz_500hz_base_Billings.stl" 

*Analysis directives: 
.TRAN  0 10ms 0 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC2.net" 



**** INCLUDING SCHEMATIC2.net ****
* source LAB03_BILLINGS
.EXTERNAL OUTPUT PORTLEFT-L
X_U1B         N00289 N00296 PORTLEFT-L $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_y         STIM(1,0) $G_DPWR $G_DGND N00236 IO_STM STIMULUS=y
U_z         STIM(1,0) $G_DPWR $G_DGND N00296 IO_STM STIMULUS=z
X_U1A         N00229 N00236 N00289 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_x         STIM(1,0) $G_DPWR $G_DGND N00229 IO_STM STIMULUS=x

**** RESUMING Lab03_Part2_Schematic_Billings.cir ****
.END

* C:\Users\student\Desktop\CSCI Labs\Lab03_Billings\Lab03_Stimulus_wxyz_500hz_base_Billings.stl written on Wed Oct 11 11:59:50 2017
* by Stimulus Editor -- Lite Version 17.2.0
;!Stimulus Get
;! w Digital x Digital y Digital z Digital
;!Ok
;!Plot Axis_Settings
;!Xrange 0s 8ms
;!AutoUniverse
;!XminRes 1ns
;!YminRes 1n
;!Ok
.STIMULUS z STIM (1, 1) ;! CLOCK 4000 0.5 0 0
+   +0s 0
+   +125us 1
+   Repeat Forever
+      +125us 0
+      +125us 1
+   EndRepeat
.STIMULUS y STIM (1, 1) ;! CLOCK 2000 0.5 0 0
+   +0s 0
+   +250us 1
+   Repeat Forever
+      +250us 0
+      +250us 1
+   EndRepeat
.STIMULUS x STIM (1, 1) ;! CLOCK 1000 0.5 0 0
+   +0s 0
+   +500us 1
+   Repeat Forever
+      +500us 0
+      +500us 1
+   EndRepeat
.STIMULUS w STIM (1, 1) ;! CLOCK 500 0.5 0 0
+   +0s 0
+   +1ms 1
+   Repeat Forever
+      +1ms 0
+      +1ms 1
+   EndRepeat

**** 10/16/17 12:01:26 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC2-Lab03_Part2_Schematic_Billings"  [ C:\Users\student\Desktop\CSCI Labs\Lab03_Billings\Lab03_Billings-PSpiceFi


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D0_GATE         D_86_1          D_86_2          D_86_3          
      TPLHMN    0               3.600000E-09    4.800000E-09    2.400000E-09 
      TPLHTY    0               9.000000E-09   12.000000E-09    6.000000E-09 
      TPLHMX    0              17.000000E-09   24.000000E-09    6.000000E-09 
      TPHLMN    0               2.000000E-09    2.800000E-09    2.400000E-09 
      TPHLTY    0               5.000000E-09    7.000000E-09    6.000000E-09 
      TPHLMX    0              11.000000E-09   16.000000E-09    6.000000E-09 


**** 10/16/17 12:01:26 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC2-Lab03_Part2_Schematic_Billings"  [ C:\Users\student\Desktop\CSCI Labs\Lab03_Billings\Lab03_Billings-PSpiceFi


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_STM          IO_STD          
        DRVL    0             104            
        DRVH    0              96.4          
       AtoD1                 AtoD_STD        
       AtoD2                 AtoD_STD_NX     
       AtoD3                 AtoD_STD        
       AtoD4                 AtoD_STD_NX     
       DtoA1 DtoA_STM        DtoA_STD        
       DtoA2 DtoA_STM        DtoA_STD        
       DtoA3 DtoA_STM        DtoA_STD        
       DtoA4 DtoA_STM        DtoA_STD        
      TSWHL1                    1.511000E-09 
      TSWHL2                    1.487000E-09 
      TSWHL3                    1.511000E-09 
      TSWHL4                    1.487000E-09 
      TSWLH1                    3.517000E-09 
      TSWLH2                    3.564000E-09 
      TSWLH3                    3.517000E-09 
      TSWLH4                    3.564000E-09 
       TPWRT  100.000000E+03  100.000000E+03 



          JOB CONCLUDED

**** 10/16/17 12:01:26 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC2-Lab03_Part2_Schematic_Billings"  [ C:\Users\student\Desktop\CSCI Labs\Lab03_Billings\Lab03_Billings-PSpiceFi


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time                    =         .16
