define endian=little;
define alignment=2;
define space ram      type=ram_space      size=4  default;
define space register type=register_space size=4;

define register offset=0x000 size=4 [
  R0  R1  R2  R3  R4  R5  R6  R7
  R8  R9  R10 R11 R12 R13 R14 R15
  R16 R17 R18 R19 R20 R21 R22 R23
  R24 R25 R26 R27 R28 R29 R30 R31
  C0  C1  C2  C3  C4  C5  C6  C7
  C8  C9  C10 C11 C12 C13 C14 C15
  C16 C17 C18 C19 C20 C21 C22 C23
  C24 C25 C26 C27 C28 C29 C30 C31
];

define register offset=0x094 size=1 [
  P0  P1  P2  P3
];

define register offset=0x000 size=8 [
  R1R0    R3R2    R5R4    R7R6
  R9R8    R11R10  R13R12  R15R14
  R17R16  R19R18  R21R20  R23R22
  R25R24  R27R26  R29R28  R31R30
  C1C0    C3C2    C5C4    C7C6
  C9C8    C11C10  C13C12  C15C14
  C17C16  C19C18  C21C20  C23C22
  C25C24  C27C26  C29C28  C31C30
  G1G0    G3G2    G5G4    G7G6
  G9G8    G11G10  G13G12  G15G14
  G17G16  G19G18  G21G20  G23G22
  G25G24  G27G26  G29G28  G31G30
];

define register offset=0x500 size=20 contextreg;
define context contextreg
  pkt_start = (  0,  31) noflow
  pkt_next  = ( 32,  63) noflow
  subinsn   = ( 64,  66) noflow
  immext    = ( 67,  98) noflow
  dotnew    = ( 99, 103) noflow
  hasnew    = (104, 104) noflow
;

define token NORMAL(32)
  Parse                                = (14, 15)
  b0                                   = ( 0,  0)
  b1                                   = ( 1,  1)
  b2                                   = ( 2,  2)
  b3                                   = ( 3,  3)
  b4                                   = ( 4,  4)
  b5                                   = ( 5,  5)
  b6                                   = ( 6,  6)
  b7                                   = ( 7,  7)
  b8                                   = ( 8,  8)
  b9                                   = ( 9,  9)
  b10                                  = (10, 10)
  b11                                  = (11, 11)
  b12                                  = (12, 12)
  b13                                  = (13, 13)
  b16                                  = (16, 16)
  b17                                  = (17, 17)
  b18                                  = (18, 18)
  b19                                  = (19, 19)
  b20                                  = (20, 20)
  b21                                  = (21, 21)
  b22                                  = (22, 22)
  b23                                  = (23, 23)
  b24                                  = (24, 24)
  b25                                  = (25, 25)
  b26                                  = (26, 26)
  b27                                  = (27, 27)
  b28                                  = (28, 28)
  b29                                  = (29, 29)
  b30                                  = (30, 30)
  b31                                  = (31, 31)
  J2_jump_r22_2_0                      = ( 1, 13)
  J2_jump_r22_2_1                      = (16, 24)
  J2_jumpr_Rs32                        = (16, 20)
  J2_jumpt_Pu4                         = ( 8,  9)
  J2_jumpt_r15_2_0                     = ( 1,  7)
  J2_jumpt_r15_2_1                     = (13, 13)
  J2_jumpt_r15_2_2                     = (16, 20)
  J2_jumpt_r15_2_3                     = (22, 23)
  J2_jumpf_Pu4                         = ( 8,  9)
  J2_jumpf_r15_2_0                     = ( 1,  7)
  J2_jumpf_r15_2_1                     = (13, 13)
  J2_jumpf_r15_2_2                     = (16, 20)
  J2_jumpf_r15_2_3                     = (22, 23)
  J2_jumptpt_Pu4                       = ( 8,  9)
  J2_jumptpt_r15_2_0                   = ( 1,  7)
  J2_jumptpt_r15_2_1                   = (13, 13)
  J2_jumptpt_r15_2_2                   = (16, 20)
  J2_jumptpt_r15_2_3                   = (22, 23)
  J2_jumpfpt_Pu4                       = ( 8,  9)
  J2_jumpfpt_r15_2_0                   = ( 1,  7)
  J2_jumpfpt_r15_2_1                   = (13, 13)
  J2_jumpfpt_r15_2_2                   = (16, 20)
  J2_jumpfpt_r15_2_3                   = (22, 23)
  J2_jumprt_Pu4                        = ( 8,  9)
  J2_jumprt_Rs32                       = (16, 20)
  J2_jumprf_Pu4                        = ( 8,  9)
  J2_jumprf_Rs32                       = (16, 20)
  J2_jumprtpt_Pu4                      = ( 8,  9)
  J2_jumprtpt_Rs32                     = (16, 20)
  J2_jumprfpt_Pu4                      = ( 8,  9)
  J2_jumprfpt_Rs32                     = (16, 20)
  J2_jumptnew_Pu4                      = ( 8,  9)
  J2_jumptnew_r15_2_0                  = ( 1,  7)
  J2_jumptnew_r15_2_1                  = (13, 13)
  J2_jumptnew_r15_2_2                  = (16, 20)
  J2_jumptnew_r15_2_3                  = (22, 23)
  J2_jumpfnew_Pu4                      = ( 8,  9)
  J2_jumpfnew_r15_2_0                  = ( 1,  7)
  J2_jumpfnew_r15_2_1                  = (13, 13)
  J2_jumpfnew_r15_2_2                  = (16, 20)
  J2_jumpfnew_r15_2_3                  = (22, 23)
  J2_jumptnewpt_Pu4                    = ( 8,  9)
  J2_jumptnewpt_r15_2_0                = ( 1,  7)
  J2_jumptnewpt_r15_2_1                = (13, 13)
  J2_jumptnewpt_r15_2_2                = (16, 20)
  J2_jumptnewpt_r15_2_3                = (22, 23)
  J2_jumpfnewpt_Pu4                    = ( 8,  9)
  J2_jumpfnewpt_r15_2_0                = ( 1,  7)
  J2_jumpfnewpt_r15_2_1                = (13, 13)
  J2_jumpfnewpt_r15_2_2                = (16, 20)
  J2_jumpfnewpt_r15_2_3                = (22, 23)
  J2_jumprtnew_Pu4                     = ( 8,  9)
  J2_jumprtnew_Rs32                    = (16, 20)
  J2_jumprfnew_Pu4                     = ( 8,  9)
  J2_jumprfnew_Rs32                    = (16, 20)
  J2_jumprtnewpt_Pu4                   = ( 8,  9)
  J2_jumprtnewpt_Rs32                  = (16, 20)
  J2_jumprfnewpt_Pu4                   = ( 8,  9)
  J2_jumprfnewpt_Rs32                  = (16, 20)
  J4_hintjumpr_Rs32                    = (16, 20)
  J2_jumprz_Rs32                       = (16, 20)
  J2_jumprz_r13_2_0                    = ( 1, 11)
  J2_jumprz_r13_2_1                    = (13, 13)
  J2_jumprz_r13_2_2                    = (21, 21)
  J2_jumprnz_Rs32                      = (16, 20)
  J2_jumprnz_r13_2_0                   = ( 1, 11)
  J2_jumprnz_r13_2_1                   = (13, 13)
  J2_jumprnz_r13_2_2                   = (21, 21)
  J2_jumprzpt_Rs32                     = (16, 20)
  J2_jumprzpt_r13_2_0                  = ( 1, 11)
  J2_jumprzpt_r13_2_1                  = (13, 13)
  J2_jumprzpt_r13_2_2                  = (21, 21)
  J2_jumprnzpt_Rs32                    = (16, 20)
  J2_jumprnzpt_r13_2_0                 = ( 1, 11)
  J2_jumprnzpt_r13_2_1                 = (13, 13)
  J2_jumprnzpt_r13_2_2                 = (21, 21)
  J2_jumprgtez_Rs32                    = (16, 20)
  J2_jumprgtez_r13_2_0                 = ( 1, 11)
  J2_jumprgtez_r13_2_1                 = (13, 13)
  J2_jumprgtez_r13_2_2                 = (21, 21)
  J2_jumprgtezpt_Rs32                  = (16, 20)
  J2_jumprgtezpt_r13_2_0               = ( 1, 11)
  J2_jumprgtezpt_r13_2_1               = (13, 13)
  J2_jumprgtezpt_r13_2_2               = (21, 21)
  J2_jumprltez_Rs32                    = (16, 20)
  J2_jumprltez_r13_2_0                 = ( 1, 11)
  J2_jumprltez_r13_2_1                 = (13, 13)
  J2_jumprltez_r13_2_2                 = (21, 21)
  J2_jumprltezpt_Rs32                  = (16, 20)
  J2_jumprltezpt_r13_2_0               = ( 1, 11)
  J2_jumprltezpt_r13_2_1               = (13, 13)
  J2_jumprltezpt_r13_2_2               = (21, 21)
  J4_cmpeqi_tp0_jump_nt_Rs16           = (16, 19)
  J4_cmpeqi_tp0_jump_nt_U5_0           = ( 8, 12)
  J4_cmpeqi_tp0_jump_nt_r9_2_0         = ( 1,  7)
  J4_cmpeqi_tp0_jump_nt_r9_2_1         = (20, 21)
  J4_cmpeqi_fp0_jump_nt_Rs16           = (16, 19)
  J4_cmpeqi_fp0_jump_nt_U5_0           = ( 8, 12)
  J4_cmpeqi_fp0_jump_nt_r9_2_0         = ( 1,  7)
  J4_cmpeqi_fp0_jump_nt_r9_2_1         = (20, 21)
  J4_cmpeqi_tp0_jump_t_Rs16            = (16, 19)
  J4_cmpeqi_tp0_jump_t_U5_0            = ( 8, 12)
  J4_cmpeqi_tp0_jump_t_r9_2_0          = ( 1,  7)
  J4_cmpeqi_tp0_jump_t_r9_2_1          = (20, 21)
  J4_cmpeqi_fp0_jump_t_Rs16            = (16, 19)
  J4_cmpeqi_fp0_jump_t_U5_0            = ( 8, 12)
  J4_cmpeqi_fp0_jump_t_r9_2_0          = ( 1,  7)
  J4_cmpeqi_fp0_jump_t_r9_2_1          = (20, 21)
  J4_cmpeqi_tp1_jump_nt_Rs16           = (16, 19)
  J4_cmpeqi_tp1_jump_nt_U5_0           = ( 8, 12)
  J4_cmpeqi_tp1_jump_nt_r9_2_0         = ( 1,  7)
  J4_cmpeqi_tp1_jump_nt_r9_2_1         = (20, 21)
  J4_cmpeqi_fp1_jump_nt_Rs16           = (16, 19)
  J4_cmpeqi_fp1_jump_nt_U5_0           = ( 8, 12)
  J4_cmpeqi_fp1_jump_nt_r9_2_0         = ( 1,  7)
  J4_cmpeqi_fp1_jump_nt_r9_2_1         = (20, 21)
  J4_cmpeqi_tp1_jump_t_Rs16            = (16, 19)
  J4_cmpeqi_tp1_jump_t_U5_0            = ( 8, 12)
  J4_cmpeqi_tp1_jump_t_r9_2_0          = ( 1,  7)
  J4_cmpeqi_tp1_jump_t_r9_2_1          = (20, 21)
  J4_cmpeqi_fp1_jump_t_Rs16            = (16, 19)
  J4_cmpeqi_fp1_jump_t_U5_0            = ( 8, 12)
  J4_cmpeqi_fp1_jump_t_r9_2_0          = ( 1,  7)
  J4_cmpeqi_fp1_jump_t_r9_2_1          = (20, 21)
  J4_cmpgti_tp0_jump_nt_Rs16           = (16, 19)
  J4_cmpgti_tp0_jump_nt_U5_0           = ( 8, 12)
  J4_cmpgti_tp0_jump_nt_r9_2_0         = ( 1,  7)
  J4_cmpgti_tp0_jump_nt_r9_2_1         = (20, 21)
  J4_cmpgti_fp0_jump_nt_Rs16           = (16, 19)
  J4_cmpgti_fp0_jump_nt_U5_0           = ( 8, 12)
  J4_cmpgti_fp0_jump_nt_r9_2_0         = ( 1,  7)
  J4_cmpgti_fp0_jump_nt_r9_2_1         = (20, 21)
  J4_cmpgti_tp0_jump_t_Rs16            = (16, 19)
  J4_cmpgti_tp0_jump_t_U5_0            = ( 8, 12)
  J4_cmpgti_tp0_jump_t_r9_2_0          = ( 1,  7)
  J4_cmpgti_tp0_jump_t_r9_2_1          = (20, 21)
  J4_cmpgti_fp0_jump_t_Rs16            = (16, 19)
  J4_cmpgti_fp0_jump_t_U5_0            = ( 8, 12)
  J4_cmpgti_fp0_jump_t_r9_2_0          = ( 1,  7)
  J4_cmpgti_fp0_jump_t_r9_2_1          = (20, 21)
  J4_cmpgti_tp1_jump_nt_Rs16           = (16, 19)
  J4_cmpgti_tp1_jump_nt_U5_0           = ( 8, 12)
  J4_cmpgti_tp1_jump_nt_r9_2_0         = ( 1,  7)
  J4_cmpgti_tp1_jump_nt_r9_2_1         = (20, 21)
  J4_cmpgti_fp1_jump_nt_Rs16           = (16, 19)
  J4_cmpgti_fp1_jump_nt_U5_0           = ( 8, 12)
  J4_cmpgti_fp1_jump_nt_r9_2_0         = ( 1,  7)
  J4_cmpgti_fp1_jump_nt_r9_2_1         = (20, 21)
  J4_cmpgti_tp1_jump_t_Rs16            = (16, 19)
  J4_cmpgti_tp1_jump_t_U5_0            = ( 8, 12)
  J4_cmpgti_tp1_jump_t_r9_2_0          = ( 1,  7)
  J4_cmpgti_tp1_jump_t_r9_2_1          = (20, 21)
  J4_cmpgti_fp1_jump_t_Rs16            = (16, 19)
  J4_cmpgti_fp1_jump_t_U5_0            = ( 8, 12)
  J4_cmpgti_fp1_jump_t_r9_2_0          = ( 1,  7)
  J4_cmpgti_fp1_jump_t_r9_2_1          = (20, 21)
  J4_cmpgtui_tp0_jump_nt_Rs16          = (16, 19)
  J4_cmpgtui_tp0_jump_nt_U5_0          = ( 8, 12)
  J4_cmpgtui_tp0_jump_nt_r9_2_0        = ( 1,  7)
  J4_cmpgtui_tp0_jump_nt_r9_2_1        = (20, 21)
  J4_cmpgtui_fp0_jump_nt_Rs16          = (16, 19)
  J4_cmpgtui_fp0_jump_nt_U5_0          = ( 8, 12)
  J4_cmpgtui_fp0_jump_nt_r9_2_0        = ( 1,  7)
  J4_cmpgtui_fp0_jump_nt_r9_2_1        = (20, 21)
  J4_cmpgtui_tp0_jump_t_Rs16           = (16, 19)
  J4_cmpgtui_tp0_jump_t_U5_0           = ( 8, 12)
  J4_cmpgtui_tp0_jump_t_r9_2_0         = ( 1,  7)
  J4_cmpgtui_tp0_jump_t_r9_2_1         = (20, 21)
  J4_cmpgtui_fp0_jump_t_Rs16           = (16, 19)
  J4_cmpgtui_fp0_jump_t_U5_0           = ( 8, 12)
  J4_cmpgtui_fp0_jump_t_r9_2_0         = ( 1,  7)
  J4_cmpgtui_fp0_jump_t_r9_2_1         = (20, 21)
  J4_cmpgtui_tp1_jump_nt_Rs16          = (16, 19)
  J4_cmpgtui_tp1_jump_nt_U5_0          = ( 8, 12)
  J4_cmpgtui_tp1_jump_nt_r9_2_0        = ( 1,  7)
  J4_cmpgtui_tp1_jump_nt_r9_2_1        = (20, 21)
  J4_cmpgtui_fp1_jump_nt_Rs16          = (16, 19)
  J4_cmpgtui_fp1_jump_nt_U5_0          = ( 8, 12)
  J4_cmpgtui_fp1_jump_nt_r9_2_0        = ( 1,  7)
  J4_cmpgtui_fp1_jump_nt_r9_2_1        = (20, 21)
  J4_cmpgtui_tp1_jump_t_Rs16           = (16, 19)
  J4_cmpgtui_tp1_jump_t_U5_0           = ( 8, 12)
  J4_cmpgtui_tp1_jump_t_r9_2_0         = ( 1,  7)
  J4_cmpgtui_tp1_jump_t_r9_2_1         = (20, 21)
  J4_cmpgtui_fp1_jump_t_Rs16           = (16, 19)
  J4_cmpgtui_fp1_jump_t_U5_0           = ( 8, 12)
  J4_cmpgtui_fp1_jump_t_r9_2_0         = ( 1,  7)
  J4_cmpgtui_fp1_jump_t_r9_2_1         = (20, 21)
  J4_cmpeqn1_tp0_jump_nt_Rs16          = (16, 19)
  J4_cmpeqn1_tp0_jump_nt_r9_2_0        = ( 1,  7)
  J4_cmpeqn1_tp0_jump_nt_r9_2_1        = (20, 21)
  J4_cmpeqn1_fp0_jump_nt_Rs16          = (16, 19)
  J4_cmpeqn1_fp0_jump_nt_r9_2_0        = ( 1,  7)
  J4_cmpeqn1_fp0_jump_nt_r9_2_1        = (20, 21)
  J4_cmpeqn1_tp0_jump_t_Rs16           = (16, 19)
  J4_cmpeqn1_tp0_jump_t_r9_2_0         = ( 1,  7)
  J4_cmpeqn1_tp0_jump_t_r9_2_1         = (20, 21)
  J4_cmpeqn1_fp0_jump_t_Rs16           = (16, 19)
  J4_cmpeqn1_fp0_jump_t_r9_2_0         = ( 1,  7)
  J4_cmpeqn1_fp0_jump_t_r9_2_1         = (20, 21)
  J4_cmpeqn1_tp1_jump_nt_Rs16          = (16, 19)
  J4_cmpeqn1_tp1_jump_nt_r9_2_0        = ( 1,  7)
  J4_cmpeqn1_tp1_jump_nt_r9_2_1        = (20, 21)
  J4_cmpeqn1_fp1_jump_nt_Rs16          = (16, 19)
  J4_cmpeqn1_fp1_jump_nt_r9_2_0        = ( 1,  7)
  J4_cmpeqn1_fp1_jump_nt_r9_2_1        = (20, 21)
  J4_cmpeqn1_tp1_jump_t_Rs16           = (16, 19)
  J4_cmpeqn1_tp1_jump_t_r9_2_0         = ( 1,  7)
  J4_cmpeqn1_tp1_jump_t_r9_2_1         = (20, 21)
  J4_cmpeqn1_fp1_jump_t_Rs16           = (16, 19)
  J4_cmpeqn1_fp1_jump_t_r9_2_0         = ( 1,  7)
  J4_cmpeqn1_fp1_jump_t_r9_2_1         = (20, 21)
  J4_cmpgtn1_tp0_jump_nt_Rs16          = (16, 19)
  J4_cmpgtn1_tp0_jump_nt_r9_2_0        = ( 1,  7)
  J4_cmpgtn1_tp0_jump_nt_r9_2_1        = (20, 21)
  J4_cmpgtn1_fp0_jump_nt_Rs16          = (16, 19)
  J4_cmpgtn1_fp0_jump_nt_r9_2_0        = ( 1,  7)
  J4_cmpgtn1_fp0_jump_nt_r9_2_1        = (20, 21)
  J4_cmpgtn1_tp0_jump_t_Rs16           = (16, 19)
  J4_cmpgtn1_tp0_jump_t_r9_2_0         = ( 1,  7)
  J4_cmpgtn1_tp0_jump_t_r9_2_1         = (20, 21)
  J4_cmpgtn1_fp0_jump_t_Rs16           = (16, 19)
  J4_cmpgtn1_fp0_jump_t_r9_2_0         = ( 1,  7)
  J4_cmpgtn1_fp0_jump_t_r9_2_1         = (20, 21)
  J4_cmpgtn1_tp1_jump_nt_Rs16          = (16, 19)
  J4_cmpgtn1_tp1_jump_nt_r9_2_0        = ( 1,  7)
  J4_cmpgtn1_tp1_jump_nt_r9_2_1        = (20, 21)
  J4_cmpgtn1_fp1_jump_nt_Rs16          = (16, 19)
  J4_cmpgtn1_fp1_jump_nt_r9_2_0        = ( 1,  7)
  J4_cmpgtn1_fp1_jump_nt_r9_2_1        = (20, 21)
  J4_cmpgtn1_tp1_jump_t_Rs16           = (16, 19)
  J4_cmpgtn1_tp1_jump_t_r9_2_0         = ( 1,  7)
  J4_cmpgtn1_tp1_jump_t_r9_2_1         = (20, 21)
  J4_cmpgtn1_fp1_jump_t_Rs16           = (16, 19)
  J4_cmpgtn1_fp1_jump_t_r9_2_0         = ( 1,  7)
  J4_cmpgtn1_fp1_jump_t_r9_2_1         = (20, 21)
  J4_tstbit0_tp0_jump_nt_Rs16          = (16, 19)
  J4_tstbit0_tp0_jump_nt_r9_2_0        = ( 1,  7)
  J4_tstbit0_tp0_jump_nt_r9_2_1        = (20, 21)
  J4_tstbit0_fp0_jump_nt_Rs16          = (16, 19)
  J4_tstbit0_fp0_jump_nt_r9_2_0        = ( 1,  7)
  J4_tstbit0_fp0_jump_nt_r9_2_1        = (20, 21)
  J4_tstbit0_tp0_jump_t_Rs16           = (16, 19)
  J4_tstbit0_tp0_jump_t_r9_2_0         = ( 1,  7)
  J4_tstbit0_tp0_jump_t_r9_2_1         = (20, 21)
  J4_tstbit0_fp0_jump_t_Rs16           = (16, 19)
  J4_tstbit0_fp0_jump_t_r9_2_0         = ( 1,  7)
  J4_tstbit0_fp0_jump_t_r9_2_1         = (20, 21)
  J4_tstbit0_tp1_jump_nt_Rs16          = (16, 19)
  J4_tstbit0_tp1_jump_nt_r9_2_0        = ( 1,  7)
  J4_tstbit0_tp1_jump_nt_r9_2_1        = (20, 21)
  J4_tstbit0_fp1_jump_nt_Rs16          = (16, 19)
  J4_tstbit0_fp1_jump_nt_r9_2_0        = ( 1,  7)
  J4_tstbit0_fp1_jump_nt_r9_2_1        = (20, 21)
  J4_tstbit0_tp1_jump_t_Rs16           = (16, 19)
  J4_tstbit0_tp1_jump_t_r9_2_0         = ( 1,  7)
  J4_tstbit0_tp1_jump_t_r9_2_1         = (20, 21)
  J4_tstbit0_fp1_jump_t_Rs16           = (16, 19)
  J4_tstbit0_fp1_jump_t_r9_2_0         = ( 1,  7)
  J4_tstbit0_fp1_jump_t_r9_2_1         = (20, 21)
  J4_cmpeq_tp0_jump_nt_Rs16            = (16, 19)
  J4_cmpeq_tp0_jump_nt_Rt16            = ( 8, 11)
  J4_cmpeq_tp0_jump_nt_r9_2_0          = ( 1,  7)
  J4_cmpeq_tp0_jump_nt_r9_2_1          = (20, 21)
  J4_cmpeq_fp0_jump_nt_Rs16            = (16, 19)
  J4_cmpeq_fp0_jump_nt_Rt16            = ( 8, 11)
  J4_cmpeq_fp0_jump_nt_r9_2_0          = ( 1,  7)
  J4_cmpeq_fp0_jump_nt_r9_2_1          = (20, 21)
  J4_cmpeq_tp0_jump_t_Rs16             = (16, 19)
  J4_cmpeq_tp0_jump_t_Rt16             = ( 8, 11)
  J4_cmpeq_tp0_jump_t_r9_2_0           = ( 1,  7)
  J4_cmpeq_tp0_jump_t_r9_2_1           = (20, 21)
  J4_cmpeq_fp0_jump_t_Rs16             = (16, 19)
  J4_cmpeq_fp0_jump_t_Rt16             = ( 8, 11)
  J4_cmpeq_fp0_jump_t_r9_2_0           = ( 1,  7)
  J4_cmpeq_fp0_jump_t_r9_2_1           = (20, 21)
  J4_cmpeq_tp1_jump_nt_Rs16            = (16, 19)
  J4_cmpeq_tp1_jump_nt_Rt16            = ( 8, 11)
  J4_cmpeq_tp1_jump_nt_r9_2_0          = ( 1,  7)
  J4_cmpeq_tp1_jump_nt_r9_2_1          = (20, 21)
  J4_cmpeq_fp1_jump_nt_Rs16            = (16, 19)
  J4_cmpeq_fp1_jump_nt_Rt16            = ( 8, 11)
  J4_cmpeq_fp1_jump_nt_r9_2_0          = ( 1,  7)
  J4_cmpeq_fp1_jump_nt_r9_2_1          = (20, 21)
  J4_cmpeq_tp1_jump_t_Rs16             = (16, 19)
  J4_cmpeq_tp1_jump_t_Rt16             = ( 8, 11)
  J4_cmpeq_tp1_jump_t_r9_2_0           = ( 1,  7)
  J4_cmpeq_tp1_jump_t_r9_2_1           = (20, 21)
  J4_cmpeq_fp1_jump_t_Rs16             = (16, 19)
  J4_cmpeq_fp1_jump_t_Rt16             = ( 8, 11)
  J4_cmpeq_fp1_jump_t_r9_2_0           = ( 1,  7)
  J4_cmpeq_fp1_jump_t_r9_2_1           = (20, 21)
  J4_cmpgt_tp0_jump_nt_Rs16            = (16, 19)
  J4_cmpgt_tp0_jump_nt_Rt16            = ( 8, 11)
  J4_cmpgt_tp0_jump_nt_r9_2_0          = ( 1,  7)
  J4_cmpgt_tp0_jump_nt_r9_2_1          = (20, 21)
  J4_cmpgt_fp0_jump_nt_Rs16            = (16, 19)
  J4_cmpgt_fp0_jump_nt_Rt16            = ( 8, 11)
  J4_cmpgt_fp0_jump_nt_r9_2_0          = ( 1,  7)
  J4_cmpgt_fp0_jump_nt_r9_2_1          = (20, 21)
  J4_cmpgt_tp0_jump_t_Rs16             = (16, 19)
  J4_cmpgt_tp0_jump_t_Rt16             = ( 8, 11)
  J4_cmpgt_tp0_jump_t_r9_2_0           = ( 1,  7)
  J4_cmpgt_tp0_jump_t_r9_2_1           = (20, 21)
  J4_cmpgt_fp0_jump_t_Rs16             = (16, 19)
  J4_cmpgt_fp0_jump_t_Rt16             = ( 8, 11)
  J4_cmpgt_fp0_jump_t_r9_2_0           = ( 1,  7)
  J4_cmpgt_fp0_jump_t_r9_2_1           = (20, 21)
  J4_cmpgt_tp1_jump_nt_Rs16            = (16, 19)
  J4_cmpgt_tp1_jump_nt_Rt16            = ( 8, 11)
  J4_cmpgt_tp1_jump_nt_r9_2_0          = ( 1,  7)
  J4_cmpgt_tp1_jump_nt_r9_2_1          = (20, 21)
  J4_cmpgt_fp1_jump_nt_Rs16            = (16, 19)
  J4_cmpgt_fp1_jump_nt_Rt16            = ( 8, 11)
  J4_cmpgt_fp1_jump_nt_r9_2_0          = ( 1,  7)
  J4_cmpgt_fp1_jump_nt_r9_2_1          = (20, 21)
  J4_cmpgt_tp1_jump_t_Rs16             = (16, 19)
  J4_cmpgt_tp1_jump_t_Rt16             = ( 8, 11)
  J4_cmpgt_tp1_jump_t_r9_2_0           = ( 1,  7)
  J4_cmpgt_tp1_jump_t_r9_2_1           = (20, 21)
  J4_cmpgt_fp1_jump_t_Rs16             = (16, 19)
  J4_cmpgt_fp1_jump_t_Rt16             = ( 8, 11)
  J4_cmpgt_fp1_jump_t_r9_2_0           = ( 1,  7)
  J4_cmpgt_fp1_jump_t_r9_2_1           = (20, 21)
  J4_cmpgtu_tp0_jump_nt_Rs16           = (16, 19)
  J4_cmpgtu_tp0_jump_nt_Rt16           = ( 8, 11)
  J4_cmpgtu_tp0_jump_nt_r9_2_0         = ( 1,  7)
  J4_cmpgtu_tp0_jump_nt_r9_2_1         = (20, 21)
  J4_cmpgtu_fp0_jump_nt_Rs16           = (16, 19)
  J4_cmpgtu_fp0_jump_nt_Rt16           = ( 8, 11)
  J4_cmpgtu_fp0_jump_nt_r9_2_0         = ( 1,  7)
  J4_cmpgtu_fp0_jump_nt_r9_2_1         = (20, 21)
  J4_cmpgtu_tp0_jump_t_Rs16            = (16, 19)
  J4_cmpgtu_tp0_jump_t_Rt16            = ( 8, 11)
  J4_cmpgtu_tp0_jump_t_r9_2_0          = ( 1,  7)
  J4_cmpgtu_tp0_jump_t_r9_2_1          = (20, 21)
  J4_cmpgtu_fp0_jump_t_Rs16            = (16, 19)
  J4_cmpgtu_fp0_jump_t_Rt16            = ( 8, 11)
  J4_cmpgtu_fp0_jump_t_r9_2_0          = ( 1,  7)
  J4_cmpgtu_fp0_jump_t_r9_2_1          = (20, 21)
  J4_cmpgtu_tp1_jump_nt_Rs16           = (16, 19)
  J4_cmpgtu_tp1_jump_nt_Rt16           = ( 8, 11)
  J4_cmpgtu_tp1_jump_nt_r9_2_0         = ( 1,  7)
  J4_cmpgtu_tp1_jump_nt_r9_2_1         = (20, 21)
  J4_cmpgtu_fp1_jump_nt_Rs16           = (16, 19)
  J4_cmpgtu_fp1_jump_nt_Rt16           = ( 8, 11)
  J4_cmpgtu_fp1_jump_nt_r9_2_0         = ( 1,  7)
  J4_cmpgtu_fp1_jump_nt_r9_2_1         = (20, 21)
  J4_cmpgtu_tp1_jump_t_Rs16            = (16, 19)
  J4_cmpgtu_tp1_jump_t_Rt16            = ( 8, 11)
  J4_cmpgtu_tp1_jump_t_r9_2_0          = ( 1,  7)
  J4_cmpgtu_tp1_jump_t_r9_2_1          = (20, 21)
  J4_cmpgtu_fp1_jump_t_Rs16            = (16, 19)
  J4_cmpgtu_fp1_jump_t_Rt16            = ( 8, 11)
  J4_cmpgtu_fp1_jump_t_r9_2_0          = ( 1,  7)
  J4_cmpgtu_fp1_jump_t_r9_2_1          = (20, 21)
  J4_jumpseti_Rd16                     = (16, 19)
  J4_jumpseti_U6_0                     = ( 8, 13)
  J4_jumpseti_r9_2_0                   = ( 1,  7)
  J4_jumpseti_r9_2_1                   = (20, 21)
  J4_jumpsetr_Rd16                     = ( 8, 11)
  J4_jumpsetr_Rs16                     = (16, 19)
  J4_jumpsetr_r9_2_0                   = ( 1,  7)
  J4_jumpsetr_r9_2_1                   = (20, 21)
  J4_cmpeqi_t_jumpnv_t_Ns8             = (16, 18)
  J4_cmpeqi_t_jumpnv_t_U5_0            = ( 8, 12)
  J4_cmpeqi_t_jumpnv_t_r9_2_0          = ( 1,  7)
  J4_cmpeqi_t_jumpnv_t_r9_2_1          = (20, 21)
  J4_cmpeqi_t_jumpnv_nt_Ns8            = (16, 18)
  J4_cmpeqi_t_jumpnv_nt_U5_0           = ( 8, 12)
  J4_cmpeqi_t_jumpnv_nt_r9_2_0         = ( 1,  7)
  J4_cmpeqi_t_jumpnv_nt_r9_2_1         = (20, 21)
  J4_cmpeqi_f_jumpnv_t_Ns8             = (16, 18)
  J4_cmpeqi_f_jumpnv_t_U5_0            = ( 8, 12)
  J4_cmpeqi_f_jumpnv_t_r9_2_0          = ( 1,  7)
  J4_cmpeqi_f_jumpnv_t_r9_2_1          = (20, 21)
  J4_cmpeqi_f_jumpnv_nt_Ns8            = (16, 18)
  J4_cmpeqi_f_jumpnv_nt_U5_0           = ( 8, 12)
  J4_cmpeqi_f_jumpnv_nt_r9_2_0         = ( 1,  7)
  J4_cmpeqi_f_jumpnv_nt_r9_2_1         = (20, 21)
  J4_cmpgti_t_jumpnv_t_Ns8             = (16, 18)
  J4_cmpgti_t_jumpnv_t_U5_0            = ( 8, 12)
  J4_cmpgti_t_jumpnv_t_r9_2_0          = ( 1,  7)
  J4_cmpgti_t_jumpnv_t_r9_2_1          = (20, 21)
  J4_cmpgti_t_jumpnv_nt_Ns8            = (16, 18)
  J4_cmpgti_t_jumpnv_nt_U5_0           = ( 8, 12)
  J4_cmpgti_t_jumpnv_nt_r9_2_0         = ( 1,  7)
  J4_cmpgti_t_jumpnv_nt_r9_2_1         = (20, 21)
  J4_cmpgti_f_jumpnv_t_Ns8             = (16, 18)
  J4_cmpgti_f_jumpnv_t_U5_0            = ( 8, 12)
  J4_cmpgti_f_jumpnv_t_r9_2_0          = ( 1,  7)
  J4_cmpgti_f_jumpnv_t_r9_2_1          = (20, 21)
  J4_cmpgti_f_jumpnv_nt_Ns8            = (16, 18)
  J4_cmpgti_f_jumpnv_nt_U5_0           = ( 8, 12)
  J4_cmpgti_f_jumpnv_nt_r9_2_0         = ( 1,  7)
  J4_cmpgti_f_jumpnv_nt_r9_2_1         = (20, 21)
  J4_cmpgtui_t_jumpnv_t_Ns8            = (16, 18)
  J4_cmpgtui_t_jumpnv_t_U5_0           = ( 8, 12)
  J4_cmpgtui_t_jumpnv_t_r9_2_0         = ( 1,  7)
  J4_cmpgtui_t_jumpnv_t_r9_2_1         = (20, 21)
  J4_cmpgtui_t_jumpnv_nt_Ns8           = (16, 18)
  J4_cmpgtui_t_jumpnv_nt_U5_0          = ( 8, 12)
  J4_cmpgtui_t_jumpnv_nt_r9_2_0        = ( 1,  7)
  J4_cmpgtui_t_jumpnv_nt_r9_2_1        = (20, 21)
  J4_cmpgtui_f_jumpnv_t_Ns8            = (16, 18)
  J4_cmpgtui_f_jumpnv_t_U5_0           = ( 8, 12)
  J4_cmpgtui_f_jumpnv_t_r9_2_0         = ( 1,  7)
  J4_cmpgtui_f_jumpnv_t_r9_2_1         = (20, 21)
  J4_cmpgtui_f_jumpnv_nt_Ns8           = (16, 18)
  J4_cmpgtui_f_jumpnv_nt_U5_0          = ( 8, 12)
  J4_cmpgtui_f_jumpnv_nt_r9_2_0        = ( 1,  7)
  J4_cmpgtui_f_jumpnv_nt_r9_2_1        = (20, 21)
  J4_cmpeqn1_t_jumpnv_t_Ns8            = (16, 18)
  J4_cmpeqn1_t_jumpnv_t_r9_2_0         = ( 1,  7)
  J4_cmpeqn1_t_jumpnv_t_r9_2_1         = (20, 21)
  J4_cmpeqn1_t_jumpnv_nt_Ns8           = (16, 18)
  J4_cmpeqn1_t_jumpnv_nt_r9_2_0        = ( 1,  7)
  J4_cmpeqn1_t_jumpnv_nt_r9_2_1        = (20, 21)
  J4_cmpeqn1_f_jumpnv_t_Ns8            = (16, 18)
  J4_cmpeqn1_f_jumpnv_t_r9_2_0         = ( 1,  7)
  J4_cmpeqn1_f_jumpnv_t_r9_2_1         = (20, 21)
  J4_cmpeqn1_f_jumpnv_nt_Ns8           = (16, 18)
  J4_cmpeqn1_f_jumpnv_nt_r9_2_0        = ( 1,  7)
  J4_cmpeqn1_f_jumpnv_nt_r9_2_1        = (20, 21)
  J4_cmpgtn1_t_jumpnv_t_Ns8            = (16, 18)
  J4_cmpgtn1_t_jumpnv_t_r9_2_0         = ( 1,  7)
  J4_cmpgtn1_t_jumpnv_t_r9_2_1         = (20, 21)
  J4_cmpgtn1_t_jumpnv_nt_Ns8           = (16, 18)
  J4_cmpgtn1_t_jumpnv_nt_r9_2_0        = ( 1,  7)
  J4_cmpgtn1_t_jumpnv_nt_r9_2_1        = (20, 21)
  J4_cmpgtn1_f_jumpnv_t_Ns8            = (16, 18)
  J4_cmpgtn1_f_jumpnv_t_r9_2_0         = ( 1,  7)
  J4_cmpgtn1_f_jumpnv_t_r9_2_1         = (20, 21)
  J4_cmpgtn1_f_jumpnv_nt_Ns8           = (16, 18)
  J4_cmpgtn1_f_jumpnv_nt_r9_2_0        = ( 1,  7)
  J4_cmpgtn1_f_jumpnv_nt_r9_2_1        = (20, 21)
  J4_tstbit0_t_jumpnv_t_Ns8            = (16, 18)
  J4_tstbit0_t_jumpnv_t_r9_2_0         = ( 1,  7)
  J4_tstbit0_t_jumpnv_t_r9_2_1         = (20, 21)
  J4_tstbit0_t_jumpnv_nt_Ns8           = (16, 18)
  J4_tstbit0_t_jumpnv_nt_r9_2_0        = ( 1,  7)
  J4_tstbit0_t_jumpnv_nt_r9_2_1        = (20, 21)
  J4_tstbit0_f_jumpnv_t_Ns8            = (16, 18)
  J4_tstbit0_f_jumpnv_t_r9_2_0         = ( 1,  7)
  J4_tstbit0_f_jumpnv_t_r9_2_1         = (20, 21)
  J4_tstbit0_f_jumpnv_nt_Ns8           = (16, 18)
  J4_tstbit0_f_jumpnv_nt_r9_2_0        = ( 1,  7)
  J4_tstbit0_f_jumpnv_nt_r9_2_1        = (20, 21)
  J4_cmpeq_t_jumpnv_t_Ns8              = (16, 18)
  J4_cmpeq_t_jumpnv_t_Rt32             = ( 8, 12)
  J4_cmpeq_t_jumpnv_t_r9_2_0           = ( 1,  7)
  J4_cmpeq_t_jumpnv_t_r9_2_1           = (20, 21)
  J4_cmpeq_t_jumpnv_nt_Ns8             = (16, 18)
  J4_cmpeq_t_jumpnv_nt_Rt32            = ( 8, 12)
  J4_cmpeq_t_jumpnv_nt_r9_2_0          = ( 1,  7)
  J4_cmpeq_t_jumpnv_nt_r9_2_1          = (20, 21)
  J4_cmpgt_t_jumpnv_t_Ns8              = (16, 18)
  J4_cmpgt_t_jumpnv_t_Rt32             = ( 8, 12)
  J4_cmpgt_t_jumpnv_t_r9_2_0           = ( 1,  7)
  J4_cmpgt_t_jumpnv_t_r9_2_1           = (20, 21)
  J4_cmpgt_t_jumpnv_nt_Ns8             = (16, 18)
  J4_cmpgt_t_jumpnv_nt_Rt32            = ( 8, 12)
  J4_cmpgt_t_jumpnv_nt_r9_2_0          = ( 1,  7)
  J4_cmpgt_t_jumpnv_nt_r9_2_1          = (20, 21)
  J4_cmpgtu_t_jumpnv_t_Ns8             = (16, 18)
  J4_cmpgtu_t_jumpnv_t_Rt32            = ( 8, 12)
  J4_cmpgtu_t_jumpnv_t_r9_2_0          = ( 1,  7)
  J4_cmpgtu_t_jumpnv_t_r9_2_1          = (20, 21)
  J4_cmpgtu_t_jumpnv_nt_Ns8            = (16, 18)
  J4_cmpgtu_t_jumpnv_nt_Rt32           = ( 8, 12)
  J4_cmpgtu_t_jumpnv_nt_r9_2_0         = ( 1,  7)
  J4_cmpgtu_t_jumpnv_nt_r9_2_1         = (20, 21)
  J4_cmplt_t_jumpnv_t_Rt32             = ( 8, 12)
  J4_cmplt_t_jumpnv_t_Ns8              = (16, 18)
  J4_cmplt_t_jumpnv_t_r9_2_0           = ( 1,  7)
  J4_cmplt_t_jumpnv_t_r9_2_1           = (20, 21)
  J4_cmplt_t_jumpnv_nt_Rt32            = ( 8, 12)
  J4_cmplt_t_jumpnv_nt_Ns8             = (16, 18)
  J4_cmplt_t_jumpnv_nt_r9_2_0          = ( 1,  7)
  J4_cmplt_t_jumpnv_nt_r9_2_1          = (20, 21)
  J4_cmpltu_t_jumpnv_t_Rt32            = ( 8, 12)
  J4_cmpltu_t_jumpnv_t_Ns8             = (16, 18)
  J4_cmpltu_t_jumpnv_t_r9_2_0          = ( 1,  7)
  J4_cmpltu_t_jumpnv_t_r9_2_1          = (20, 21)
  J4_cmpltu_t_jumpnv_nt_Rt32           = ( 8, 12)
  J4_cmpltu_t_jumpnv_nt_Ns8            = (16, 18)
  J4_cmpltu_t_jumpnv_nt_r9_2_0         = ( 1,  7)
  J4_cmpltu_t_jumpnv_nt_r9_2_1         = (20, 21)
  J4_cmpeq_f_jumpnv_t_Ns8              = (16, 18)
  J4_cmpeq_f_jumpnv_t_Rt32             = ( 8, 12)
  J4_cmpeq_f_jumpnv_t_r9_2_0           = ( 1,  7)
  J4_cmpeq_f_jumpnv_t_r9_2_1           = (20, 21)
  J4_cmpeq_f_jumpnv_nt_Ns8             = (16, 18)
  J4_cmpeq_f_jumpnv_nt_Rt32            = ( 8, 12)
  J4_cmpeq_f_jumpnv_nt_r9_2_0          = ( 1,  7)
  J4_cmpeq_f_jumpnv_nt_r9_2_1          = (20, 21)
  J4_cmpgt_f_jumpnv_t_Ns8              = (16, 18)
  J4_cmpgt_f_jumpnv_t_Rt32             = ( 8, 12)
  J4_cmpgt_f_jumpnv_t_r9_2_0           = ( 1,  7)
  J4_cmpgt_f_jumpnv_t_r9_2_1           = (20, 21)
  J4_cmpgt_f_jumpnv_nt_Ns8             = (16, 18)
  J4_cmpgt_f_jumpnv_nt_Rt32            = ( 8, 12)
  J4_cmpgt_f_jumpnv_nt_r9_2_0          = ( 1,  7)
  J4_cmpgt_f_jumpnv_nt_r9_2_1          = (20, 21)
  J4_cmpgtu_f_jumpnv_t_Ns8             = (16, 18)
  J4_cmpgtu_f_jumpnv_t_Rt32            = ( 8, 12)
  J4_cmpgtu_f_jumpnv_t_r9_2_0          = ( 1,  7)
  J4_cmpgtu_f_jumpnv_t_r9_2_1          = (20, 21)
  J4_cmpgtu_f_jumpnv_nt_Ns8            = (16, 18)
  J4_cmpgtu_f_jumpnv_nt_Rt32           = ( 8, 12)
  J4_cmpgtu_f_jumpnv_nt_r9_2_0         = ( 1,  7)
  J4_cmpgtu_f_jumpnv_nt_r9_2_1         = (20, 21)
  J4_cmplt_f_jumpnv_t_Rt32             = ( 8, 12)
  J4_cmplt_f_jumpnv_t_Ns8              = (16, 18)
  J4_cmplt_f_jumpnv_t_r9_2_0           = ( 1,  7)
  J4_cmplt_f_jumpnv_t_r9_2_1           = (20, 21)
  J4_cmplt_f_jumpnv_nt_Rt32            = ( 8, 12)
  J4_cmplt_f_jumpnv_nt_Ns8             = (16, 18)
  J4_cmplt_f_jumpnv_nt_r9_2_0          = ( 1,  7)
  J4_cmplt_f_jumpnv_nt_r9_2_1          = (20, 21)
  J4_cmpltu_f_jumpnv_t_Rt32            = ( 8, 12)
  J4_cmpltu_f_jumpnv_t_Ns8             = (16, 18)
  J4_cmpltu_f_jumpnv_t_r9_2_0          = ( 1,  7)
  J4_cmpltu_f_jumpnv_t_r9_2_1          = (20, 21)
  J4_cmpltu_f_jumpnv_nt_Rt32           = ( 8, 12)
  J4_cmpltu_f_jumpnv_nt_Ns8            = (16, 18)
  J4_cmpltu_f_jumpnv_nt_r9_2_0         = ( 1,  7)
  J4_cmpltu_f_jumpnv_nt_r9_2_1         = (20, 21)
  J2_call_r22_2_0                      = ( 1, 13)
  J2_call_r22_2_1                      = (16, 24)
  J2_callt_Pu4                         = ( 8,  9)
  J2_callt_r15_2_0                     = ( 1,  7)
  J2_callt_r15_2_1                     = (13, 13)
  J2_callt_r15_2_2                     = (16, 20)
  J2_callt_r15_2_3                     = (22, 23)
  J2_callf_Pu4                         = ( 8,  9)
  J2_callf_r15_2_0                     = ( 1,  7)
  J2_callf_r15_2_1                     = (13, 13)
  J2_callf_r15_2_2                     = (16, 20)
  J2_callf_r15_2_3                     = (22, 23)
  J2_callr_Rs32                        = (16, 20)
  J2_callrt_Pu4                        = ( 8,  9)
  J2_callrt_Rs32                       = (16, 20)
  J2_callrf_Pu4                        = ( 8,  9)
  J2_callrf_Rs32                       = (16, 20)
  J2_loop0r_Rs32                       = (16, 20)
  J2_loop0r_r7_2_0                     = ( 3,  4)
  J2_loop0r_r7_2_1                     = ( 8, 12)
  J2_loop1r_Rs32                       = (16, 20)
  J2_loop1r_r7_2_0                     = ( 3,  4)
  J2_loop1r_r7_2_1                     = ( 8, 12)
  J2_loop0i_r7_2_0                     = ( 3,  4)
  J2_loop0i_r7_2_1                     = ( 8, 12)
  J2_loop0i_U10_0                      = ( 0,  1)
  J2_loop0i_U10_1                      = ( 5,  7)
  J2_loop0i_U10_2                      = (16, 20)
  J2_loop1i_r7_2_0                     = ( 3,  4)
  J2_loop1i_r7_2_1                     = ( 8, 12)
  J2_loop1i_U10_0                      = ( 0,  1)
  J2_loop1i_U10_1                      = ( 5,  7)
  J2_loop1i_U10_2                      = (16, 20)
  J2_ploop1sr_Rs32                     = (16, 20)
  J2_ploop1sr_r7_2_0                   = ( 3,  4)
  J2_ploop1sr_r7_2_1                   = ( 8, 12)
  J2_ploop1si_r7_2_0                   = ( 3,  4)
  J2_ploop1si_r7_2_1                   = ( 8, 12)
  J2_ploop1si_U10_0                    = ( 0,  1)
  J2_ploop1si_U10_1                    = ( 5,  7)
  J2_ploop1si_U10_2                    = (16, 20)
  J2_ploop2sr_Rs32                     = (16, 20)
  J2_ploop2sr_r7_2_0                   = ( 3,  4)
  J2_ploop2sr_r7_2_1                   = ( 8, 12)
  J2_ploop2si_r7_2_0                   = ( 3,  4)
  J2_ploop2si_r7_2_1                   = ( 8, 12)
  J2_ploop2si_U10_0                    = ( 0,  1)
  J2_ploop2si_U10_1                    = ( 5,  7)
  J2_ploop2si_U10_2                    = (16, 20)
  J2_ploop3sr_Rs32                     = (16, 20)
  J2_ploop3sr_r7_2_0                   = ( 3,  4)
  J2_ploop3sr_r7_2_1                   = ( 8, 12)
  J2_ploop3si_r7_2_0                   = ( 3,  4)
  J2_ploop3si_r7_2_1                   = ( 8, 12)
  J2_ploop3si_U10_0                    = ( 0,  1)
  J2_ploop3si_U10_1                    = ( 5,  7)
  J2_ploop3si_U10_2                    = (16, 20)
  L2_loadrub_io_Rd32                   = ( 0,  4)
  L2_loadrub_io_Rs32                   = (16, 20)
  L2_loadrub_io_s11_0_0                = ( 5, 13)
  L2_loadrub_io_s11_0_1                = (25, 26)
  L4_loadrub_ur_Rd32                   = ( 0,  4)
  L4_loadrub_ur_Rt32                   = (16, 20)
  L4_loadrub_ur_u2_0                   = ( 7,  7)
  L4_loadrub_ur_u2_1                   = (13, 13)
  L4_loadrub_ur_U6_0                   = ( 5,  6)
  L4_loadrub_ur_U6_1                   = ( 8, 11)
  L4_loadrub_ap_Rd32                   = ( 0,  4)
  L4_loadrub_ap_Re32                   = (16, 20)
  L4_loadrub_ap_U6_0                   = ( 5,  6)
  L4_loadrub_ap_U6_1                   = ( 8, 11)
  L2_loadrub_pr_Rd32                   = ( 0,  4)
  L2_loadrub_pr_Rx32                   = (16, 20)
  L2_loadrub_pr_Mu2                    = (13, 13)
  L2_loadrub_pbr_Rd32                  = ( 0,  4)
  L2_loadrub_pbr_Rx32                  = (16, 20)
  L2_loadrub_pbr_Mu2                   = (13, 13)
  L2_loadrub_pi_Rd32                   = ( 0,  4)
  L2_loadrub_pi_Rx32                   = (16, 20)
  L2_loadrub_pi_s4_0_0                 = ( 5,  8)
  L2_loadrub_pci_Rd32                  = ( 0,  4)
  L2_loadrub_pci_Rx32                  = (16, 20)
  L2_loadrub_pci_Mu2                   = (13, 13)
  L2_loadrub_pci_s4_0_0                = ( 5,  8)
  L2_loadrub_pcr_Rd32                  = ( 0,  4)
  L2_loadrub_pcr_Rx32                  = (16, 20)
  L2_loadrub_pcr_Mu2                   = (13, 13)
  L2_loadrb_io_Rd32                    = ( 0,  4)
  L2_loadrb_io_Rs32                    = (16, 20)
  L2_loadrb_io_s11_0_0                 = ( 5, 13)
  L2_loadrb_io_s11_0_1                 = (25, 26)
  L4_loadrb_ur_Rd32                    = ( 0,  4)
  L4_loadrb_ur_Rt32                    = (16, 20)
  L4_loadrb_ur_u2_0                    = ( 7,  7)
  L4_loadrb_ur_u2_1                    = (13, 13)
  L4_loadrb_ur_U6_0                    = ( 5,  6)
  L4_loadrb_ur_U6_1                    = ( 8, 11)
  L4_loadrb_ap_Rd32                    = ( 0,  4)
  L4_loadrb_ap_Re32                    = (16, 20)
  L4_loadrb_ap_U6_0                    = ( 5,  6)
  L4_loadrb_ap_U6_1                    = ( 8, 11)
  L2_loadrb_pr_Rd32                    = ( 0,  4)
  L2_loadrb_pr_Rx32                    = (16, 20)
  L2_loadrb_pr_Mu2                     = (13, 13)
  L2_loadrb_pbr_Rd32                   = ( 0,  4)
  L2_loadrb_pbr_Rx32                   = (16, 20)
  L2_loadrb_pbr_Mu2                    = (13, 13)
  L2_loadrb_pi_Rd32                    = ( 0,  4)
  L2_loadrb_pi_Rx32                    = (16, 20)
  L2_loadrb_pi_s4_0_0                  = ( 5,  8)
  L2_loadrb_pci_Rd32                   = ( 0,  4)
  L2_loadrb_pci_Rx32                   = (16, 20)
  L2_loadrb_pci_Mu2                    = (13, 13)
  L2_loadrb_pci_s4_0_0                 = ( 5,  8)
  L2_loadrb_pcr_Rd32                   = ( 0,  4)
  L2_loadrb_pcr_Rx32                   = (16, 20)
  L2_loadrb_pcr_Mu2                    = (13, 13)
  L2_loadruh_io_Rd32                   = ( 0,  4)
  L2_loadruh_io_Rs32                   = (16, 20)
  L2_loadruh_io_s11_1_0                = ( 5, 13)
  L2_loadruh_io_s11_1_1                = (25, 26)
  L4_loadruh_ur_Rd32                   = ( 0,  4)
  L4_loadruh_ur_Rt32                   = (16, 20)
  L4_loadruh_ur_u2_0                   = ( 7,  7)
  L4_loadruh_ur_u2_1                   = (13, 13)
  L4_loadruh_ur_U6_0                   = ( 5,  6)
  L4_loadruh_ur_U6_1                   = ( 8, 11)
  L4_loadruh_ap_Rd32                   = ( 0,  4)
  L4_loadruh_ap_Re32                   = (16, 20)
  L4_loadruh_ap_U6_0                   = ( 5,  6)
  L4_loadruh_ap_U6_1                   = ( 8, 11)
  L2_loadruh_pr_Rd32                   = ( 0,  4)
  L2_loadruh_pr_Rx32                   = (16, 20)
  L2_loadruh_pr_Mu2                    = (13, 13)
  L2_loadruh_pbr_Rd32                  = ( 0,  4)
  L2_loadruh_pbr_Rx32                  = (16, 20)
  L2_loadruh_pbr_Mu2                   = (13, 13)
  L2_loadruh_pi_Rd32                   = ( 0,  4)
  L2_loadruh_pi_Rx32                   = (16, 20)
  L2_loadruh_pi_s4_1_0                 = ( 5,  8)
  L2_loadruh_pci_Rd32                  = ( 0,  4)
  L2_loadruh_pci_Rx32                  = (16, 20)
  L2_loadruh_pci_Mu2                   = (13, 13)
  L2_loadruh_pci_s4_1_0                = ( 5,  8)
  L2_loadruh_pcr_Rd32                  = ( 0,  4)
  L2_loadruh_pcr_Rx32                  = (16, 20)
  L2_loadruh_pcr_Mu2                   = (13, 13)
  L2_loadrh_io_Rd32                    = ( 0,  4)
  L2_loadrh_io_Rs32                    = (16, 20)
  L2_loadrh_io_s11_1_0                 = ( 5, 13)
  L2_loadrh_io_s11_1_1                 = (25, 26)
  L4_loadrh_ur_Rd32                    = ( 0,  4)
  L4_loadrh_ur_Rt32                    = (16, 20)
  L4_loadrh_ur_u2_0                    = ( 7,  7)
  L4_loadrh_ur_u2_1                    = (13, 13)
  L4_loadrh_ur_U6_0                    = ( 5,  6)
  L4_loadrh_ur_U6_1                    = ( 8, 11)
  L4_loadrh_ap_Rd32                    = ( 0,  4)
  L4_loadrh_ap_Re32                    = (16, 20)
  L4_loadrh_ap_U6_0                    = ( 5,  6)
  L4_loadrh_ap_U6_1                    = ( 8, 11)
  L2_loadrh_pr_Rd32                    = ( 0,  4)
  L2_loadrh_pr_Rx32                    = (16, 20)
  L2_loadrh_pr_Mu2                     = (13, 13)
  L2_loadrh_pbr_Rd32                   = ( 0,  4)
  L2_loadrh_pbr_Rx32                   = (16, 20)
  L2_loadrh_pbr_Mu2                    = (13, 13)
  L2_loadrh_pi_Rd32                    = ( 0,  4)
  L2_loadrh_pi_Rx32                    = (16, 20)
  L2_loadrh_pi_s4_1_0                  = ( 5,  8)
  L2_loadrh_pci_Rd32                   = ( 0,  4)
  L2_loadrh_pci_Rx32                   = (16, 20)
  L2_loadrh_pci_Mu2                    = (13, 13)
  L2_loadrh_pci_s4_1_0                 = ( 5,  8)
  L2_loadrh_pcr_Rd32                   = ( 0,  4)
  L2_loadrh_pcr_Rx32                   = (16, 20)
  L2_loadrh_pcr_Mu2                    = (13, 13)
  L2_loadri_io_Rd32                    = ( 0,  4)
  L2_loadri_io_Rs32                    = (16, 20)
  L2_loadri_io_s11_2_0                 = ( 5, 13)
  L2_loadri_io_s11_2_1                 = (25, 26)
  L4_loadri_ur_Rd32                    = ( 0,  4)
  L4_loadri_ur_Rt32                    = (16, 20)
  L4_loadri_ur_u2_0                    = ( 7,  7)
  L4_loadri_ur_u2_1                    = (13, 13)
  L4_loadri_ur_U6_0                    = ( 5,  6)
  L4_loadri_ur_U6_1                    = ( 8, 11)
  L4_loadri_ap_Rd32                    = ( 0,  4)
  L4_loadri_ap_Re32                    = (16, 20)
  L4_loadri_ap_U6_0                    = ( 5,  6)
  L4_loadri_ap_U6_1                    = ( 8, 11)
  L2_loadri_pr_Rd32                    = ( 0,  4)
  L2_loadri_pr_Rx32                    = (16, 20)
  L2_loadri_pr_Mu2                     = (13, 13)
  L2_loadri_pbr_Rd32                   = ( 0,  4)
  L2_loadri_pbr_Rx32                   = (16, 20)
  L2_loadri_pbr_Mu2                    = (13, 13)
  L2_loadri_pi_Rd32                    = ( 0,  4)
  L2_loadri_pi_Rx32                    = (16, 20)
  L2_loadri_pi_s4_2_0                  = ( 5,  8)
  L2_loadri_pci_Rd32                   = ( 0,  4)
  L2_loadri_pci_Rx32                   = (16, 20)
  L2_loadri_pci_Mu2                    = (13, 13)
  L2_loadri_pci_s4_2_0                 = ( 5,  8)
  L2_loadri_pcr_Rd32                   = ( 0,  4)
  L2_loadri_pcr_Rx32                   = (16, 20)
  L2_loadri_pcr_Mu2                    = (13, 13)
  L2_loadrd_io_Rdd32                   = ( 0,  4)
  L2_loadrd_io_Rs32                    = (16, 20)
  L2_loadrd_io_s11_3_0                 = ( 5, 13)
  L2_loadrd_io_s11_3_1                 = (25, 26)
  L4_loadrd_ur_Rdd32                   = ( 0,  4)
  L4_loadrd_ur_Rt32                    = (16, 20)
  L4_loadrd_ur_u2_0                    = ( 7,  7)
  L4_loadrd_ur_u2_1                    = (13, 13)
  L4_loadrd_ur_U6_0                    = ( 5,  6)
  L4_loadrd_ur_U6_1                    = ( 8, 11)
  L4_loadrd_ap_Rdd32                   = ( 0,  4)
  L4_loadrd_ap_Re32                    = (16, 20)
  L4_loadrd_ap_U6_0                    = ( 5,  6)
  L4_loadrd_ap_U6_1                    = ( 8, 11)
  L2_loadrd_pr_Rdd32                   = ( 0,  4)
  L2_loadrd_pr_Rx32                    = (16, 20)
  L2_loadrd_pr_Mu2                     = (13, 13)
  L2_loadrd_pbr_Rdd32                  = ( 0,  4)
  L2_loadrd_pbr_Rx32                   = (16, 20)
  L2_loadrd_pbr_Mu2                    = (13, 13)
  L2_loadrd_pi_Rdd32                   = ( 0,  4)
  L2_loadrd_pi_Rx32                    = (16, 20)
  L2_loadrd_pi_s4_3_0                  = ( 5,  8)
  L2_loadrd_pci_Rdd32                  = ( 0,  4)
  L2_loadrd_pci_Rx32                   = (16, 20)
  L2_loadrd_pci_Mu2                    = (13, 13)
  L2_loadrd_pci_s4_3_0                 = ( 5,  8)
  L2_loadrd_pcr_Rdd32                  = ( 0,  4)
  L2_loadrd_pcr_Rx32                   = (16, 20)
  L2_loadrd_pcr_Mu2                    = (13, 13)
  L2_loadbzw2_io_Rd32                  = ( 0,  4)
  L2_loadbzw2_io_Rs32                  = (16, 20)
  L2_loadbzw2_io_s11_1_0               = ( 5, 13)
  L2_loadbzw2_io_s11_1_1               = (25, 26)
  L4_loadbzw2_ur_Rd32                  = ( 0,  4)
  L4_loadbzw2_ur_Rt32                  = (16, 20)
  L4_loadbzw2_ur_u2_0                  = ( 7,  7)
  L4_loadbzw2_ur_u2_1                  = (13, 13)
  L4_loadbzw2_ur_U6_0                  = ( 5,  6)
  L4_loadbzw2_ur_U6_1                  = ( 8, 11)
  L4_loadbzw2_ap_Rd32                  = ( 0,  4)
  L4_loadbzw2_ap_Re32                  = (16, 20)
  L4_loadbzw2_ap_U6_0                  = ( 5,  6)
  L4_loadbzw2_ap_U6_1                  = ( 8, 11)
  L2_loadbzw2_pr_Rd32                  = ( 0,  4)
  L2_loadbzw2_pr_Rx32                  = (16, 20)
  L2_loadbzw2_pr_Mu2                   = (13, 13)
  L2_loadbzw2_pbr_Rd32                 = ( 0,  4)
  L2_loadbzw2_pbr_Rx32                 = (16, 20)
  L2_loadbzw2_pbr_Mu2                  = (13, 13)
  L2_loadbzw2_pi_Rd32                  = ( 0,  4)
  L2_loadbzw2_pi_Rx32                  = (16, 20)
  L2_loadbzw2_pi_s4_1_0                = ( 5,  8)
  L2_loadbzw2_pci_Rd32                 = ( 0,  4)
  L2_loadbzw2_pci_Rx32                 = (16, 20)
  L2_loadbzw2_pci_Mu2                  = (13, 13)
  L2_loadbzw2_pci_s4_1_0               = ( 5,  8)
  L2_loadbzw2_pcr_Rd32                 = ( 0,  4)
  L2_loadbzw2_pcr_Rx32                 = (16, 20)
  L2_loadbzw2_pcr_Mu2                  = (13, 13)
  L2_loadbzw4_io_Rdd32                 = ( 0,  4)
  L2_loadbzw4_io_Rs32                  = (16, 20)
  L2_loadbzw4_io_s11_2_0               = ( 5, 13)
  L2_loadbzw4_io_s11_2_1               = (25, 26)
  L4_loadbzw4_ur_Rdd32                 = ( 0,  4)
  L4_loadbzw4_ur_Rt32                  = (16, 20)
  L4_loadbzw4_ur_u2_0                  = ( 7,  7)
  L4_loadbzw4_ur_u2_1                  = (13, 13)
  L4_loadbzw4_ur_U6_0                  = ( 5,  6)
  L4_loadbzw4_ur_U6_1                  = ( 8, 11)
  L4_loadbzw4_ap_Rdd32                 = ( 0,  4)
  L4_loadbzw4_ap_Re32                  = (16, 20)
  L4_loadbzw4_ap_U6_0                  = ( 5,  6)
  L4_loadbzw4_ap_U6_1                  = ( 8, 11)
  L2_loadbzw4_pr_Rdd32                 = ( 0,  4)
  L2_loadbzw4_pr_Rx32                  = (16, 20)
  L2_loadbzw4_pr_Mu2                   = (13, 13)
  L2_loadbzw4_pbr_Rdd32                = ( 0,  4)
  L2_loadbzw4_pbr_Rx32                 = (16, 20)
  L2_loadbzw4_pbr_Mu2                  = (13, 13)
  L2_loadbzw4_pi_Rdd32                 = ( 0,  4)
  L2_loadbzw4_pi_Rx32                  = (16, 20)
  L2_loadbzw4_pi_s4_2_0                = ( 5,  8)
  L2_loadbzw4_pci_Rdd32                = ( 0,  4)
  L2_loadbzw4_pci_Rx32                 = (16, 20)
  L2_loadbzw4_pci_Mu2                  = (13, 13)
  L2_loadbzw4_pci_s4_2_0               = ( 5,  8)
  L2_loadbzw4_pcr_Rdd32                = ( 0,  4)
  L2_loadbzw4_pcr_Rx32                 = (16, 20)
  L2_loadbzw4_pcr_Mu2                  = (13, 13)
  L2_loadbsw2_io_Rd32                  = ( 0,  4)
  L2_loadbsw2_io_Rs32                  = (16, 20)
  L2_loadbsw2_io_s11_1_0               = ( 5, 13)
  L2_loadbsw2_io_s11_1_1               = (25, 26)
  L4_loadbsw2_ur_Rd32                  = ( 0,  4)
  L4_loadbsw2_ur_Rt32                  = (16, 20)
  L4_loadbsw2_ur_u2_0                  = ( 7,  7)
  L4_loadbsw2_ur_u2_1                  = (13, 13)
  L4_loadbsw2_ur_U6_0                  = ( 5,  6)
  L4_loadbsw2_ur_U6_1                  = ( 8, 11)
  L4_loadbsw2_ap_Rd32                  = ( 0,  4)
  L4_loadbsw2_ap_Re32                  = (16, 20)
  L4_loadbsw2_ap_U6_0                  = ( 5,  6)
  L4_loadbsw2_ap_U6_1                  = ( 8, 11)
  L2_loadbsw2_pr_Rd32                  = ( 0,  4)
  L2_loadbsw2_pr_Rx32                  = (16, 20)
  L2_loadbsw2_pr_Mu2                   = (13, 13)
  L2_loadbsw2_pbr_Rd32                 = ( 0,  4)
  L2_loadbsw2_pbr_Rx32                 = (16, 20)
  L2_loadbsw2_pbr_Mu2                  = (13, 13)
  L2_loadbsw2_pi_Rd32                  = ( 0,  4)
  L2_loadbsw2_pi_Rx32                  = (16, 20)
  L2_loadbsw2_pi_s4_1_0                = ( 5,  8)
  L2_loadbsw2_pci_Rd32                 = ( 0,  4)
  L2_loadbsw2_pci_Rx32                 = (16, 20)
  L2_loadbsw2_pci_Mu2                  = (13, 13)
  L2_loadbsw2_pci_s4_1_0               = ( 5,  8)
  L2_loadbsw2_pcr_Rd32                 = ( 0,  4)
  L2_loadbsw2_pcr_Rx32                 = (16, 20)
  L2_loadbsw2_pcr_Mu2                  = (13, 13)
  L2_loadbsw4_io_Rdd32                 = ( 0,  4)
  L2_loadbsw4_io_Rs32                  = (16, 20)
  L2_loadbsw4_io_s11_2_0               = ( 5, 13)
  L2_loadbsw4_io_s11_2_1               = (25, 26)
  L4_loadbsw4_ur_Rdd32                 = ( 0,  4)
  L4_loadbsw4_ur_Rt32                  = (16, 20)
  L4_loadbsw4_ur_u2_0                  = ( 7,  7)
  L4_loadbsw4_ur_u2_1                  = (13, 13)
  L4_loadbsw4_ur_U6_0                  = ( 5,  6)
  L4_loadbsw4_ur_U6_1                  = ( 8, 11)
  L4_loadbsw4_ap_Rdd32                 = ( 0,  4)
  L4_loadbsw4_ap_Re32                  = (16, 20)
  L4_loadbsw4_ap_U6_0                  = ( 5,  6)
  L4_loadbsw4_ap_U6_1                  = ( 8, 11)
  L2_loadbsw4_pr_Rdd32                 = ( 0,  4)
  L2_loadbsw4_pr_Rx32                  = (16, 20)
  L2_loadbsw4_pr_Mu2                   = (13, 13)
  L2_loadbsw4_pbr_Rdd32                = ( 0,  4)
  L2_loadbsw4_pbr_Rx32                 = (16, 20)
  L2_loadbsw4_pbr_Mu2                  = (13, 13)
  L2_loadbsw4_pi_Rdd32                 = ( 0,  4)
  L2_loadbsw4_pi_Rx32                  = (16, 20)
  L2_loadbsw4_pi_s4_2_0                = ( 5,  8)
  L2_loadbsw4_pci_Rdd32                = ( 0,  4)
  L2_loadbsw4_pci_Rx32                 = (16, 20)
  L2_loadbsw4_pci_Mu2                  = (13, 13)
  L2_loadbsw4_pci_s4_2_0               = ( 5,  8)
  L2_loadbsw4_pcr_Rdd32                = ( 0,  4)
  L2_loadbsw4_pcr_Rx32                 = (16, 20)
  L2_loadbsw4_pcr_Mu2                  = (13, 13)
  L2_loadalignh_io_Ryy32               = ( 0,  4)
  L2_loadalignh_io_Rs32                = (16, 20)
  L2_loadalignh_io_s11_1_0             = ( 5, 13)
  L2_loadalignh_io_s11_1_1             = (25, 26)
  L4_loadalignh_ur_Ryy32               = ( 0,  4)
  L4_loadalignh_ur_Rt32                = (16, 20)
  L4_loadalignh_ur_u2_0                = ( 7,  7)
  L4_loadalignh_ur_u2_1                = (13, 13)
  L4_loadalignh_ur_U6_0                = ( 5,  6)
  L4_loadalignh_ur_U6_1                = ( 8, 11)
  L4_loadalignh_ap_Ryy32               = ( 0,  4)
  L4_loadalignh_ap_Re32                = (16, 20)
  L4_loadalignh_ap_U6_0                = ( 5,  6)
  L4_loadalignh_ap_U6_1                = ( 8, 11)
  L2_loadalignh_pr_Ryy32               = ( 0,  4)
  L2_loadalignh_pr_Rx32                = (16, 20)
  L2_loadalignh_pr_Mu2                 = (13, 13)
  L2_loadalignh_pbr_Ryy32              = ( 0,  4)
  L2_loadalignh_pbr_Rx32               = (16, 20)
  L2_loadalignh_pbr_Mu2                = (13, 13)
  L2_loadalignh_pi_Ryy32               = ( 0,  4)
  L2_loadalignh_pi_Rx32                = (16, 20)
  L2_loadalignh_pi_s4_1_0              = ( 5,  8)
  L2_loadalignh_pci_Ryy32              = ( 0,  4)
  L2_loadalignh_pci_Rx32               = (16, 20)
  L2_loadalignh_pci_Mu2                = (13, 13)
  L2_loadalignh_pci_s4_1_0             = ( 5,  8)
  L2_loadalignh_pcr_Ryy32              = ( 0,  4)
  L2_loadalignh_pcr_Rx32               = (16, 20)
  L2_loadalignh_pcr_Mu2                = (13, 13)
  L2_loadalignb_io_Ryy32               = ( 0,  4)
  L2_loadalignb_io_Rs32                = (16, 20)
  L2_loadalignb_io_s11_0_0             = ( 5, 13)
  L2_loadalignb_io_s11_0_1             = (25, 26)
  L4_loadalignb_ur_Ryy32               = ( 0,  4)
  L4_loadalignb_ur_Rt32                = (16, 20)
  L4_loadalignb_ur_u2_0                = ( 7,  7)
  L4_loadalignb_ur_u2_1                = (13, 13)
  L4_loadalignb_ur_U6_0                = ( 5,  6)
  L4_loadalignb_ur_U6_1                = ( 8, 11)
  L4_loadalignb_ap_Ryy32               = ( 0,  4)
  L4_loadalignb_ap_Re32                = (16, 20)
  L4_loadalignb_ap_U6_0                = ( 5,  6)
  L4_loadalignb_ap_U6_1                = ( 8, 11)
  L2_loadalignb_pr_Ryy32               = ( 0,  4)
  L2_loadalignb_pr_Rx32                = (16, 20)
  L2_loadalignb_pr_Mu2                 = (13, 13)
  L2_loadalignb_pbr_Ryy32              = ( 0,  4)
  L2_loadalignb_pbr_Rx32               = (16, 20)
  L2_loadalignb_pbr_Mu2                = (13, 13)
  L2_loadalignb_pi_Ryy32               = ( 0,  4)
  L2_loadalignb_pi_Rx32                = (16, 20)
  L2_loadalignb_pi_s4_0_0              = ( 5,  8)
  L2_loadalignb_pci_Ryy32              = ( 0,  4)
  L2_loadalignb_pci_Rx32               = (16, 20)
  L2_loadalignb_pci_Mu2                = (13, 13)
  L2_loadalignb_pci_s4_0_0             = ( 5,  8)
  L2_loadalignb_pcr_Ryy32              = ( 0,  4)
  L2_loadalignb_pcr_Rx32               = (16, 20)
  L2_loadalignb_pcr_Mu2                = (13, 13)
  S2_storerb_io_Rs32                   = (16, 20)
  S2_storerb_io_Rt32                   = ( 8, 12)
  S2_storerb_io_s11_0_0                = ( 0,  7)
  S2_storerb_io_s11_0_1                = (13, 13)
  S2_storerb_io_s11_0_2                = (25, 26)
  S2_storerb_pi_Rx32                   = (16, 20)
  S2_storerb_pi_Rt32                   = ( 8, 12)
  S2_storerb_pi_s4_0_0                 = ( 3,  6)
  S4_storerb_ap_Re32                   = (16, 20)
  S4_storerb_ap_Rt32                   = ( 8, 12)
  S4_storerb_ap_U6_0                   = ( 0,  5)
  S2_storerb_pr_Rx32                   = (16, 20)
  S2_storerb_pr_Mu2                    = (13, 13)
  S2_storerb_pr_Rt32                   = ( 8, 12)
  S4_storerb_ur_Ru32                   = (16, 20)
  S4_storerb_ur_Rt32                   = ( 8, 12)
  S4_storerb_ur_u2_0                   = ( 6,  6)
  S4_storerb_ur_u2_1                   = (13, 13)
  S4_storerb_ur_U6_0                   = ( 0,  5)
  S2_storerb_pbr_Rx32                  = (16, 20)
  S2_storerb_pbr_Mu2                   = (13, 13)
  S2_storerb_pbr_Rt32                  = ( 8, 12)
  S2_storerb_pci_Rx32                  = (16, 20)
  S2_storerb_pci_Mu2                   = (13, 13)
  S2_storerb_pci_Rt32                  = ( 8, 12)
  S2_storerb_pci_s4_0_0                = ( 3,  6)
  S2_storerb_pcr_Rx32                  = (16, 20)
  S2_storerb_pcr_Mu2                   = (13, 13)
  S2_storerb_pcr_Rt32                  = ( 8, 12)
  S2_storerh_io_Rs32                   = (16, 20)
  S2_storerh_io_Rt32                   = ( 8, 12)
  S2_storerh_io_s11_1_0                = ( 0,  7)
  S2_storerh_io_s11_1_1                = (13, 13)
  S2_storerh_io_s11_1_2                = (25, 26)
  S2_storerh_pi_Rx32                   = (16, 20)
  S2_storerh_pi_Rt32                   = ( 8, 12)
  S2_storerh_pi_s4_1_0                 = ( 3,  6)
  S4_storerh_ap_Re32                   = (16, 20)
  S4_storerh_ap_Rt32                   = ( 8, 12)
  S4_storerh_ap_U6_0                   = ( 0,  5)
  S2_storerh_pr_Rx32                   = (16, 20)
  S2_storerh_pr_Mu2                    = (13, 13)
  S2_storerh_pr_Rt32                   = ( 8, 12)
  S4_storerh_ur_Ru32                   = (16, 20)
  S4_storerh_ur_Rt32                   = ( 8, 12)
  S4_storerh_ur_u2_0                   = ( 6,  6)
  S4_storerh_ur_u2_1                   = (13, 13)
  S4_storerh_ur_U6_0                   = ( 0,  5)
  S2_storerh_pbr_Rx32                  = (16, 20)
  S2_storerh_pbr_Mu2                   = (13, 13)
  S2_storerh_pbr_Rt32                  = ( 8, 12)
  S2_storerh_pci_Rx32                  = (16, 20)
  S2_storerh_pci_Mu2                   = (13, 13)
  S2_storerh_pci_Rt32                  = ( 8, 12)
  S2_storerh_pci_s4_1_0                = ( 3,  6)
  S2_storerh_pcr_Rx32                  = (16, 20)
  S2_storerh_pcr_Mu2                   = (13, 13)
  S2_storerh_pcr_Rt32                  = ( 8, 12)
  S2_storerf_io_Rs32                   = (16, 20)
  S2_storerf_io_Rt32                   = ( 8, 12)
  S2_storerf_io_s11_1_0                = ( 0,  7)
  S2_storerf_io_s11_1_1                = (13, 13)
  S2_storerf_io_s11_1_2                = (25, 26)
  S2_storerf_pi_Rx32                   = (16, 20)
  S2_storerf_pi_Rt32                   = ( 8, 12)
  S2_storerf_pi_s4_1_0                 = ( 3,  6)
  S4_storerf_ap_Re32                   = (16, 20)
  S4_storerf_ap_Rt32                   = ( 8, 12)
  S4_storerf_ap_U6_0                   = ( 0,  5)
  S2_storerf_pr_Rx32                   = (16, 20)
  S2_storerf_pr_Mu2                    = (13, 13)
  S2_storerf_pr_Rt32                   = ( 8, 12)
  S4_storerf_ur_Ru32                   = (16, 20)
  S4_storerf_ur_Rt32                   = ( 8, 12)
  S4_storerf_ur_u2_0                   = ( 6,  6)
  S4_storerf_ur_u2_1                   = (13, 13)
  S4_storerf_ur_U6_0                   = ( 0,  5)
  S2_storerf_pbr_Rx32                  = (16, 20)
  S2_storerf_pbr_Mu2                   = (13, 13)
  S2_storerf_pbr_Rt32                  = ( 8, 12)
  S2_storerf_pci_Rx32                  = (16, 20)
  S2_storerf_pci_Mu2                   = (13, 13)
  S2_storerf_pci_Rt32                  = ( 8, 12)
  S2_storerf_pci_s4_1_0                = ( 3,  6)
  S2_storerf_pcr_Rx32                  = (16, 20)
  S2_storerf_pcr_Mu2                   = (13, 13)
  S2_storerf_pcr_Rt32                  = ( 8, 12)
  S2_storeri_io_Rs32                   = (16, 20)
  S2_storeri_io_Rt32                   = ( 8, 12)
  S2_storeri_io_s11_2_0                = ( 0,  7)
  S2_storeri_io_s11_2_1                = (13, 13)
  S2_storeri_io_s11_2_2                = (25, 26)
  S2_storeri_pi_Rx32                   = (16, 20)
  S2_storeri_pi_Rt32                   = ( 8, 12)
  S2_storeri_pi_s4_2_0                 = ( 3,  6)
  S4_storeri_ap_Re32                   = (16, 20)
  S4_storeri_ap_Rt32                   = ( 8, 12)
  S4_storeri_ap_U6_0                   = ( 0,  5)
  S2_storeri_pr_Rx32                   = (16, 20)
  S2_storeri_pr_Mu2                    = (13, 13)
  S2_storeri_pr_Rt32                   = ( 8, 12)
  S4_storeri_ur_Ru32                   = (16, 20)
  S4_storeri_ur_Rt32                   = ( 8, 12)
  S4_storeri_ur_u2_0                   = ( 6,  6)
  S4_storeri_ur_u2_1                   = (13, 13)
  S4_storeri_ur_U6_0                   = ( 0,  5)
  S2_storeri_pbr_Rx32                  = (16, 20)
  S2_storeri_pbr_Mu2                   = (13, 13)
  S2_storeri_pbr_Rt32                  = ( 8, 12)
  S2_storeri_pci_Rx32                  = (16, 20)
  S2_storeri_pci_Mu2                   = (13, 13)
  S2_storeri_pci_Rt32                  = ( 8, 12)
  S2_storeri_pci_s4_2_0                = ( 3,  6)
  S2_storeri_pcr_Rx32                  = (16, 20)
  S2_storeri_pcr_Mu2                   = (13, 13)
  S2_storeri_pcr_Rt32                  = ( 8, 12)
  S2_storerd_io_Rs32                   = (16, 20)
  S2_storerd_io_Rtt32                  = ( 8, 12)
  S2_storerd_io_s11_3_0                = ( 0,  7)
  S2_storerd_io_s11_3_1                = (13, 13)
  S2_storerd_io_s11_3_2                = (25, 26)
  S2_storerd_pi_Rx32                   = (16, 20)
  S2_storerd_pi_Rtt32                  = ( 8, 12)
  S2_storerd_pi_s4_3_0                 = ( 3,  6)
  S4_storerd_ap_Re32                   = (16, 20)
  S4_storerd_ap_Rtt32                  = ( 8, 12)
  S4_storerd_ap_U6_0                   = ( 0,  5)
  S2_storerd_pr_Rx32                   = (16, 20)
  S2_storerd_pr_Mu2                    = (13, 13)
  S2_storerd_pr_Rtt32                  = ( 8, 12)
  S4_storerd_ur_Ru32                   = (16, 20)
  S4_storerd_ur_Rtt32                  = ( 8, 12)
  S4_storerd_ur_u2_0                   = ( 6,  6)
  S4_storerd_ur_u2_1                   = (13, 13)
  S4_storerd_ur_U6_0                   = ( 0,  5)
  S2_storerd_pbr_Rx32                  = (16, 20)
  S2_storerd_pbr_Mu2                   = (13, 13)
  S2_storerd_pbr_Rtt32                 = ( 8, 12)
  S2_storerd_pci_Rx32                  = (16, 20)
  S2_storerd_pci_Mu2                   = (13, 13)
  S2_storerd_pci_Rtt32                 = ( 8, 12)
  S2_storerd_pci_s4_3_0                = ( 3,  6)
  S2_storerd_pcr_Rx32                  = (16, 20)
  S2_storerd_pcr_Mu2                   = (13, 13)
  S2_storerd_pcr_Rtt32                 = ( 8, 12)
  S2_storerinew_io_Rs32                = (16, 20)
  S2_storerinew_io_Nt8                 = ( 8, 10)
  S2_storerinew_io_s11_2_0             = ( 0,  7)
  S2_storerinew_io_s11_2_1             = (13, 13)
  S2_storerinew_io_s11_2_2             = (25, 26)
  S2_storerinew_pi_Rx32                = (16, 20)
  S2_storerinew_pi_Nt8                 = ( 8, 10)
  S2_storerinew_pi_s4_2_0              = ( 3,  6)
  S4_storerinew_ap_Re32                = (16, 20)
  S4_storerinew_ap_Nt8                 = ( 8, 10)
  S4_storerinew_ap_U6_0                = ( 0,  5)
  S2_storerinew_pr_Rx32                = (16, 20)
  S2_storerinew_pr_Mu2                 = (13, 13)
  S2_storerinew_pr_Nt8                 = ( 8, 10)
  S4_storerinew_ur_Ru32                = (16, 20)
  S4_storerinew_ur_Nt8                 = ( 8, 10)
  S4_storerinew_ur_u2_0                = ( 6,  6)
  S4_storerinew_ur_u2_1                = (13, 13)
  S4_storerinew_ur_U6_0                = ( 0,  5)
  S2_storerinew_pbr_Rx32               = (16, 20)
  S2_storerinew_pbr_Mu2                = (13, 13)
  S2_storerinew_pbr_Nt8                = ( 8, 10)
  S2_storerinew_pci_Rx32               = (16, 20)
  S2_storerinew_pci_Mu2                = (13, 13)
  S2_storerinew_pci_Nt8                = ( 8, 10)
  S2_storerinew_pci_s4_2_0             = ( 3,  6)
  S2_storerinew_pcr_Rx32               = (16, 20)
  S2_storerinew_pcr_Mu2                = (13, 13)
  S2_storerinew_pcr_Nt8                = ( 8, 10)
  S2_storerbnew_io_Rs32                = (16, 20)
  S2_storerbnew_io_Nt8                 = ( 8, 10)
  S2_storerbnew_io_s11_0_0             = ( 0,  7)
  S2_storerbnew_io_s11_0_1             = (13, 13)
  S2_storerbnew_io_s11_0_2             = (25, 26)
  S2_storerbnew_pi_Rx32                = (16, 20)
  S2_storerbnew_pi_Nt8                 = ( 8, 10)
  S2_storerbnew_pi_s4_0_0              = ( 3,  6)
  S4_storerbnew_ap_Re32                = (16, 20)
  S4_storerbnew_ap_Nt8                 = ( 8, 10)
  S4_storerbnew_ap_U6_0                = ( 0,  5)
  S2_storerbnew_pr_Rx32                = (16, 20)
  S2_storerbnew_pr_Mu2                 = (13, 13)
  S2_storerbnew_pr_Nt8                 = ( 8, 10)
  S4_storerbnew_ur_Ru32                = (16, 20)
  S4_storerbnew_ur_Nt8                 = ( 8, 10)
  S4_storerbnew_ur_u2_0                = ( 6,  6)
  S4_storerbnew_ur_u2_1                = (13, 13)
  S4_storerbnew_ur_U6_0                = ( 0,  5)
  S2_storerbnew_pbr_Rx32               = (16, 20)
  S2_storerbnew_pbr_Mu2                = (13, 13)
  S2_storerbnew_pbr_Nt8                = ( 8, 10)
  S2_storerbnew_pci_Rx32               = (16, 20)
  S2_storerbnew_pci_Mu2                = (13, 13)
  S2_storerbnew_pci_Nt8                = ( 8, 10)
  S2_storerbnew_pci_s4_0_0             = ( 3,  6)
  S2_storerbnew_pcr_Rx32               = (16, 20)
  S2_storerbnew_pcr_Mu2                = (13, 13)
  S2_storerbnew_pcr_Nt8                = ( 8, 10)
  S2_storerhnew_io_Rs32                = (16, 20)
  S2_storerhnew_io_Nt8                 = ( 8, 10)
  S2_storerhnew_io_s11_1_0             = ( 0,  7)
  S2_storerhnew_io_s11_1_1             = (13, 13)
  S2_storerhnew_io_s11_1_2             = (25, 26)
  S2_storerhnew_pi_Rx32                = (16, 20)
  S2_storerhnew_pi_Nt8                 = ( 8, 10)
  S2_storerhnew_pi_s4_1_0              = ( 3,  6)
  S4_storerhnew_ap_Re32                = (16, 20)
  S4_storerhnew_ap_Nt8                 = ( 8, 10)
  S4_storerhnew_ap_U6_0                = ( 0,  5)
  S2_storerhnew_pr_Rx32                = (16, 20)
  S2_storerhnew_pr_Mu2                 = (13, 13)
  S2_storerhnew_pr_Nt8                 = ( 8, 10)
  S4_storerhnew_ur_Ru32                = (16, 20)
  S4_storerhnew_ur_Nt8                 = ( 8, 10)
  S4_storerhnew_ur_u2_0                = ( 6,  6)
  S4_storerhnew_ur_u2_1                = (13, 13)
  S4_storerhnew_ur_U6_0                = ( 0,  5)
  S2_storerhnew_pbr_Rx32               = (16, 20)
  S2_storerhnew_pbr_Mu2                = (13, 13)
  S2_storerhnew_pbr_Nt8                = ( 8, 10)
  S2_storerhnew_pci_Rx32               = (16, 20)
  S2_storerhnew_pci_Mu2                = (13, 13)
  S2_storerhnew_pci_Nt8                = ( 8, 10)
  S2_storerhnew_pci_s4_1_0             = ( 3,  6)
  S2_storerhnew_pcr_Rx32               = (16, 20)
  S2_storerhnew_pcr_Mu2                = (13, 13)
  S2_storerhnew_pcr_Nt8                = ( 8, 10)
  S2_allocframe_Rx32                   = (16, 20)
  S2_allocframe_u11_3_0                = ( 0, 10)
  L2_deallocframe_Rdd32                = ( 0,  4)
  L2_deallocframe_Rs32                 = (16, 20)
  L4_return_Rdd32                      = ( 0,  4)
  L4_return_Rs32                       = (16, 20)
  L4_return_t_Rdd32                    = ( 0,  4)
  L4_return_t_Pv4                      = ( 8,  9)
  L4_return_t_Rs32                     = (16, 20)
  L4_return_f_Rdd32                    = ( 0,  4)
  L4_return_f_Pv4                      = ( 8,  9)
  L4_return_f_Rs32                     = (16, 20)
  L4_return_tnew_pt_Rdd32              = ( 0,  4)
  L4_return_tnew_pt_Pv4                = ( 8,  9)
  L4_return_tnew_pt_Rs32               = (16, 20)
  L4_return_fnew_pt_Rdd32              = ( 0,  4)
  L4_return_fnew_pt_Pv4                = ( 8,  9)
  L4_return_fnew_pt_Rs32               = (16, 20)
  L4_return_tnew_pnt_Rdd32             = ( 0,  4)
  L4_return_tnew_pnt_Pv4               = ( 8,  9)
  L4_return_tnew_pnt_Rs32              = (16, 20)
  L4_return_fnew_pnt_Rdd32             = ( 0,  4)
  L4_return_fnew_pnt_Pv4               = ( 8,  9)
  L4_return_fnew_pnt_Rs32              = (16, 20)
  L2_loadw_locked_Rd32                 = ( 0,  4)
  L2_loadw_locked_Rs32                 = (16, 20)
  S2_storew_locked_Pd4                 = ( 0,  1)
  S2_storew_locked_Rs32                = (16, 20)
  S2_storew_locked_Rt32                = ( 8, 12)
  L4_loadd_locked_Rdd32                = ( 0,  4)
  L4_loadd_locked_Rs32                 = (16, 20)
  L4_loadw_phys_Rd32                   = ( 0,  4)
  L4_loadw_phys_Rs32                   = (16, 20)
  L4_loadw_phys_Rt32                   = ( 8, 12)
  S4_stored_locked_Pd4                 = ( 0,  1)
  S4_stored_locked_Rs32                = (16, 20)
  S4_stored_locked_Rtt32               = ( 8, 12)
  L4_loadrub_rr_Rd32                   = ( 0,  4)
  L4_loadrub_rr_Rs32                   = (16, 20)
  L4_loadrub_rr_Rt32                   = ( 8, 12)
  L4_loadrub_rr_u2_0                   = ( 7,  7)
  L4_loadrub_rr_u2_1                   = (13, 13)
  L2_ploadrubt_io_Rd32                 = ( 0,  4)
  L2_ploadrubt_io_Pt4                  = (11, 12)
  L2_ploadrubt_io_Rs32                 = (16, 20)
  L2_ploadrubt_io_u6_0_0               = ( 5, 10)
  L2_ploadrubt_pi_Rd32                 = ( 0,  4)
  L2_ploadrubt_pi_Rx32                 = (16, 20)
  L2_ploadrubt_pi_Pt4                  = ( 9, 10)
  L2_ploadrubt_pi_s4_0_0               = ( 5,  8)
  L2_ploadrubf_io_Rd32                 = ( 0,  4)
  L2_ploadrubf_io_Pt4                  = (11, 12)
  L2_ploadrubf_io_Rs32                 = (16, 20)
  L2_ploadrubf_io_u6_0_0               = ( 5, 10)
  L2_ploadrubf_pi_Rd32                 = ( 0,  4)
  L2_ploadrubf_pi_Rx32                 = (16, 20)
  L2_ploadrubf_pi_Pt4                  = ( 9, 10)
  L2_ploadrubf_pi_s4_0_0               = ( 5,  8)
  L2_ploadrubtnew_io_Rd32              = ( 0,  4)
  L2_ploadrubtnew_io_Pt4               = (11, 12)
  L2_ploadrubtnew_io_Rs32              = (16, 20)
  L2_ploadrubtnew_io_u6_0_0            = ( 5, 10)
  L2_ploadrubfnew_io_Rd32              = ( 0,  4)
  L2_ploadrubfnew_io_Pt4               = (11, 12)
  L2_ploadrubfnew_io_Rs32              = (16, 20)
  L2_ploadrubfnew_io_u6_0_0            = ( 5, 10)
  L4_ploadrubt_rr_Rd32                 = ( 0,  4)
  L4_ploadrubt_rr_Pv4                  = ( 5,  6)
  L4_ploadrubt_rr_Rs32                 = (16, 20)
  L4_ploadrubt_rr_Rt32                 = ( 8, 12)
  L4_ploadrubt_rr_u2_0                 = ( 7,  7)
  L4_ploadrubt_rr_u2_1                 = (13, 13)
  L4_ploadrubf_rr_Rd32                 = ( 0,  4)
  L4_ploadrubf_rr_Pv4                  = ( 5,  6)
  L4_ploadrubf_rr_Rs32                 = (16, 20)
  L4_ploadrubf_rr_Rt32                 = ( 8, 12)
  L4_ploadrubf_rr_u2_0                 = ( 7,  7)
  L4_ploadrubf_rr_u2_1                 = (13, 13)
  L4_ploadrubtnew_rr_Rd32              = ( 0,  4)
  L4_ploadrubtnew_rr_Pv4               = ( 5,  6)
  L4_ploadrubtnew_rr_Rs32              = (16, 20)
  L4_ploadrubtnew_rr_Rt32              = ( 8, 12)
  L4_ploadrubtnew_rr_u2_0              = ( 7,  7)
  L4_ploadrubtnew_rr_u2_1              = (13, 13)
  L4_ploadrubfnew_rr_Rd32              = ( 0,  4)
  L4_ploadrubfnew_rr_Pv4               = ( 5,  6)
  L4_ploadrubfnew_rr_Rs32              = (16, 20)
  L4_ploadrubfnew_rr_Rt32              = ( 8, 12)
  L4_ploadrubfnew_rr_u2_0              = ( 7,  7)
  L4_ploadrubfnew_rr_u2_1              = (13, 13)
  L2_ploadrubtnew_pi_Rd32              = ( 0,  4)
  L2_ploadrubtnew_pi_Rx32              = (16, 20)
  L2_ploadrubtnew_pi_Pt4               = ( 9, 10)
  L2_ploadrubtnew_pi_s4_0_0            = ( 5,  8)
  L2_ploadrubfnew_pi_Rd32              = ( 0,  4)
  L2_ploadrubfnew_pi_Rx32              = (16, 20)
  L2_ploadrubfnew_pi_Pt4               = ( 9, 10)
  L2_ploadrubfnew_pi_s4_0_0            = ( 5,  8)
  L4_ploadrubt_abs_Rd32                = ( 0,  4)
  L4_ploadrubt_abs_Pt4                 = ( 9, 10)
  L4_ploadrubt_abs_u6_0                = ( 8,  8)
  L4_ploadrubt_abs_u6_1                = (16, 20)
  L4_ploadrubf_abs_Rd32                = ( 0,  4)
  L4_ploadrubf_abs_Pt4                 = ( 9, 10)
  L4_ploadrubf_abs_u6_0                = ( 8,  8)
  L4_ploadrubf_abs_u6_1                = (16, 20)
  L4_ploadrubtnew_abs_Rd32             = ( 0,  4)
  L4_ploadrubtnew_abs_Pt4              = ( 9, 10)
  L4_ploadrubtnew_abs_u6_0             = ( 8,  8)
  L4_ploadrubtnew_abs_u6_1             = (16, 20)
  L4_ploadrubfnew_abs_Rd32             = ( 0,  4)
  L4_ploadrubfnew_abs_Pt4              = ( 9, 10)
  L4_ploadrubfnew_abs_u6_0             = ( 8,  8)
  L4_ploadrubfnew_abs_u6_1             = (16, 20)
  L4_loadrb_rr_Rd32                    = ( 0,  4)
  L4_loadrb_rr_Rs32                    = (16, 20)
  L4_loadrb_rr_Rt32                    = ( 8, 12)
  L4_loadrb_rr_u2_0                    = ( 7,  7)
  L4_loadrb_rr_u2_1                    = (13, 13)
  L2_ploadrbt_io_Rd32                  = ( 0,  4)
  L2_ploadrbt_io_Pt4                   = (11, 12)
  L2_ploadrbt_io_Rs32                  = (16, 20)
  L2_ploadrbt_io_u6_0_0                = ( 5, 10)
  L2_ploadrbt_pi_Rd32                  = ( 0,  4)
  L2_ploadrbt_pi_Rx32                  = (16, 20)
  L2_ploadrbt_pi_Pt4                   = ( 9, 10)
  L2_ploadrbt_pi_s4_0_0                = ( 5,  8)
  L2_ploadrbf_io_Rd32                  = ( 0,  4)
  L2_ploadrbf_io_Pt4                   = (11, 12)
  L2_ploadrbf_io_Rs32                  = (16, 20)
  L2_ploadrbf_io_u6_0_0                = ( 5, 10)
  L2_ploadrbf_pi_Rd32                  = ( 0,  4)
  L2_ploadrbf_pi_Rx32                  = (16, 20)
  L2_ploadrbf_pi_Pt4                   = ( 9, 10)
  L2_ploadrbf_pi_s4_0_0                = ( 5,  8)
  L2_ploadrbtnew_io_Rd32               = ( 0,  4)
  L2_ploadrbtnew_io_Pt4                = (11, 12)
  L2_ploadrbtnew_io_Rs32               = (16, 20)
  L2_ploadrbtnew_io_u6_0_0             = ( 5, 10)
  L2_ploadrbfnew_io_Rd32               = ( 0,  4)
  L2_ploadrbfnew_io_Pt4                = (11, 12)
  L2_ploadrbfnew_io_Rs32               = (16, 20)
  L2_ploadrbfnew_io_u6_0_0             = ( 5, 10)
  L4_ploadrbt_rr_Rd32                  = ( 0,  4)
  L4_ploadrbt_rr_Pv4                   = ( 5,  6)
  L4_ploadrbt_rr_Rs32                  = (16, 20)
  L4_ploadrbt_rr_Rt32                  = ( 8, 12)
  L4_ploadrbt_rr_u2_0                  = ( 7,  7)
  L4_ploadrbt_rr_u2_1                  = (13, 13)
  L4_ploadrbf_rr_Rd32                  = ( 0,  4)
  L4_ploadrbf_rr_Pv4                   = ( 5,  6)
  L4_ploadrbf_rr_Rs32                  = (16, 20)
  L4_ploadrbf_rr_Rt32                  = ( 8, 12)
  L4_ploadrbf_rr_u2_0                  = ( 7,  7)
  L4_ploadrbf_rr_u2_1                  = (13, 13)
  L4_ploadrbtnew_rr_Rd32               = ( 0,  4)
  L4_ploadrbtnew_rr_Pv4                = ( 5,  6)
  L4_ploadrbtnew_rr_Rs32               = (16, 20)
  L4_ploadrbtnew_rr_Rt32               = ( 8, 12)
  L4_ploadrbtnew_rr_u2_0               = ( 7,  7)
  L4_ploadrbtnew_rr_u2_1               = (13, 13)
  L4_ploadrbfnew_rr_Rd32               = ( 0,  4)
  L4_ploadrbfnew_rr_Pv4                = ( 5,  6)
  L4_ploadrbfnew_rr_Rs32               = (16, 20)
  L4_ploadrbfnew_rr_Rt32               = ( 8, 12)
  L4_ploadrbfnew_rr_u2_0               = ( 7,  7)
  L4_ploadrbfnew_rr_u2_1               = (13, 13)
  L2_ploadrbtnew_pi_Rd32               = ( 0,  4)
  L2_ploadrbtnew_pi_Rx32               = (16, 20)
  L2_ploadrbtnew_pi_Pt4                = ( 9, 10)
  L2_ploadrbtnew_pi_s4_0_0             = ( 5,  8)
  L2_ploadrbfnew_pi_Rd32               = ( 0,  4)
  L2_ploadrbfnew_pi_Rx32               = (16, 20)
  L2_ploadrbfnew_pi_Pt4                = ( 9, 10)
  L2_ploadrbfnew_pi_s4_0_0             = ( 5,  8)
  L4_ploadrbt_abs_Rd32                 = ( 0,  4)
  L4_ploadrbt_abs_Pt4                  = ( 9, 10)
  L4_ploadrbt_abs_u6_0                 = ( 8,  8)
  L4_ploadrbt_abs_u6_1                 = (16, 20)
  L4_ploadrbf_abs_Rd32                 = ( 0,  4)
  L4_ploadrbf_abs_Pt4                  = ( 9, 10)
  L4_ploadrbf_abs_u6_0                 = ( 8,  8)
  L4_ploadrbf_abs_u6_1                 = (16, 20)
  L4_ploadrbtnew_abs_Rd32              = ( 0,  4)
  L4_ploadrbtnew_abs_Pt4               = ( 9, 10)
  L4_ploadrbtnew_abs_u6_0              = ( 8,  8)
  L4_ploadrbtnew_abs_u6_1              = (16, 20)
  L4_ploadrbfnew_abs_Rd32              = ( 0,  4)
  L4_ploadrbfnew_abs_Pt4               = ( 9, 10)
  L4_ploadrbfnew_abs_u6_0              = ( 8,  8)
  L4_ploadrbfnew_abs_u6_1              = (16, 20)
  L4_loadruh_rr_Rd32                   = ( 0,  4)
  L4_loadruh_rr_Rs32                   = (16, 20)
  L4_loadruh_rr_Rt32                   = ( 8, 12)
  L4_loadruh_rr_u2_0                   = ( 7,  7)
  L4_loadruh_rr_u2_1                   = (13, 13)
  L2_ploadruht_io_Rd32                 = ( 0,  4)
  L2_ploadruht_io_Pt4                  = (11, 12)
  L2_ploadruht_io_Rs32                 = (16, 20)
  L2_ploadruht_io_u6_1_0               = ( 5, 10)
  L2_ploadruht_pi_Rd32                 = ( 0,  4)
  L2_ploadruht_pi_Rx32                 = (16, 20)
  L2_ploadruht_pi_Pt4                  = ( 9, 10)
  L2_ploadruht_pi_s4_1_0               = ( 5,  8)
  L2_ploadruhf_io_Rd32                 = ( 0,  4)
  L2_ploadruhf_io_Pt4                  = (11, 12)
  L2_ploadruhf_io_Rs32                 = (16, 20)
  L2_ploadruhf_io_u6_1_0               = ( 5, 10)
  L2_ploadruhf_pi_Rd32                 = ( 0,  4)
  L2_ploadruhf_pi_Rx32                 = (16, 20)
  L2_ploadruhf_pi_Pt4                  = ( 9, 10)
  L2_ploadruhf_pi_s4_1_0               = ( 5,  8)
  L2_ploadruhtnew_io_Rd32              = ( 0,  4)
  L2_ploadruhtnew_io_Pt4               = (11, 12)
  L2_ploadruhtnew_io_Rs32              = (16, 20)
  L2_ploadruhtnew_io_u6_1_0            = ( 5, 10)
  L2_ploadruhfnew_io_Rd32              = ( 0,  4)
  L2_ploadruhfnew_io_Pt4               = (11, 12)
  L2_ploadruhfnew_io_Rs32              = (16, 20)
  L2_ploadruhfnew_io_u6_1_0            = ( 5, 10)
  L4_ploadruht_rr_Rd32                 = ( 0,  4)
  L4_ploadruht_rr_Pv4                  = ( 5,  6)
  L4_ploadruht_rr_Rs32                 = (16, 20)
  L4_ploadruht_rr_Rt32                 = ( 8, 12)
  L4_ploadruht_rr_u2_0                 = ( 7,  7)
  L4_ploadruht_rr_u2_1                 = (13, 13)
  L4_ploadruhf_rr_Rd32                 = ( 0,  4)
  L4_ploadruhf_rr_Pv4                  = ( 5,  6)
  L4_ploadruhf_rr_Rs32                 = (16, 20)
  L4_ploadruhf_rr_Rt32                 = ( 8, 12)
  L4_ploadruhf_rr_u2_0                 = ( 7,  7)
  L4_ploadruhf_rr_u2_1                 = (13, 13)
  L4_ploadruhtnew_rr_Rd32              = ( 0,  4)
  L4_ploadruhtnew_rr_Pv4               = ( 5,  6)
  L4_ploadruhtnew_rr_Rs32              = (16, 20)
  L4_ploadruhtnew_rr_Rt32              = ( 8, 12)
  L4_ploadruhtnew_rr_u2_0              = ( 7,  7)
  L4_ploadruhtnew_rr_u2_1              = (13, 13)
  L4_ploadruhfnew_rr_Rd32              = ( 0,  4)
  L4_ploadruhfnew_rr_Pv4               = ( 5,  6)
  L4_ploadruhfnew_rr_Rs32              = (16, 20)
  L4_ploadruhfnew_rr_Rt32              = ( 8, 12)
  L4_ploadruhfnew_rr_u2_0              = ( 7,  7)
  L4_ploadruhfnew_rr_u2_1              = (13, 13)
  L2_ploadruhtnew_pi_Rd32              = ( 0,  4)
  L2_ploadruhtnew_pi_Rx32              = (16, 20)
  L2_ploadruhtnew_pi_Pt4               = ( 9, 10)
  L2_ploadruhtnew_pi_s4_1_0            = ( 5,  8)
  L2_ploadruhfnew_pi_Rd32              = ( 0,  4)
  L2_ploadruhfnew_pi_Rx32              = (16, 20)
  L2_ploadruhfnew_pi_Pt4               = ( 9, 10)
  L2_ploadruhfnew_pi_s4_1_0            = ( 5,  8)
  L4_ploadruht_abs_Rd32                = ( 0,  4)
  L4_ploadruht_abs_Pt4                 = ( 9, 10)
  L4_ploadruht_abs_u6_0                = ( 8,  8)
  L4_ploadruht_abs_u6_1                = (16, 20)
  L4_ploadruhf_abs_Rd32                = ( 0,  4)
  L4_ploadruhf_abs_Pt4                 = ( 9, 10)
  L4_ploadruhf_abs_u6_0                = ( 8,  8)
  L4_ploadruhf_abs_u6_1                = (16, 20)
  L4_ploadruhtnew_abs_Rd32             = ( 0,  4)
  L4_ploadruhtnew_abs_Pt4              = ( 9, 10)
  L4_ploadruhtnew_abs_u6_0             = ( 8,  8)
  L4_ploadruhtnew_abs_u6_1             = (16, 20)
  L4_ploadruhfnew_abs_Rd32             = ( 0,  4)
  L4_ploadruhfnew_abs_Pt4              = ( 9, 10)
  L4_ploadruhfnew_abs_u6_0             = ( 8,  8)
  L4_ploadruhfnew_abs_u6_1             = (16, 20)
  L4_loadrh_rr_Rd32                    = ( 0,  4)
  L4_loadrh_rr_Rs32                    = (16, 20)
  L4_loadrh_rr_Rt32                    = ( 8, 12)
  L4_loadrh_rr_u2_0                    = ( 7,  7)
  L4_loadrh_rr_u2_1                    = (13, 13)
  L2_ploadrht_io_Rd32                  = ( 0,  4)
  L2_ploadrht_io_Pt4                   = (11, 12)
  L2_ploadrht_io_Rs32                  = (16, 20)
  L2_ploadrht_io_u6_1_0                = ( 5, 10)
  L2_ploadrht_pi_Rd32                  = ( 0,  4)
  L2_ploadrht_pi_Rx32                  = (16, 20)
  L2_ploadrht_pi_Pt4                   = ( 9, 10)
  L2_ploadrht_pi_s4_1_0                = ( 5,  8)
  L2_ploadrhf_io_Rd32                  = ( 0,  4)
  L2_ploadrhf_io_Pt4                   = (11, 12)
  L2_ploadrhf_io_Rs32                  = (16, 20)
  L2_ploadrhf_io_u6_1_0                = ( 5, 10)
  L2_ploadrhf_pi_Rd32                  = ( 0,  4)
  L2_ploadrhf_pi_Rx32                  = (16, 20)
  L2_ploadrhf_pi_Pt4                   = ( 9, 10)
  L2_ploadrhf_pi_s4_1_0                = ( 5,  8)
  L2_ploadrhtnew_io_Rd32               = ( 0,  4)
  L2_ploadrhtnew_io_Pt4                = (11, 12)
  L2_ploadrhtnew_io_Rs32               = (16, 20)
  L2_ploadrhtnew_io_u6_1_0             = ( 5, 10)
  L2_ploadrhfnew_io_Rd32               = ( 0,  4)
  L2_ploadrhfnew_io_Pt4                = (11, 12)
  L2_ploadrhfnew_io_Rs32               = (16, 20)
  L2_ploadrhfnew_io_u6_1_0             = ( 5, 10)
  L4_ploadrht_rr_Rd32                  = ( 0,  4)
  L4_ploadrht_rr_Pv4                   = ( 5,  6)
  L4_ploadrht_rr_Rs32                  = (16, 20)
  L4_ploadrht_rr_Rt32                  = ( 8, 12)
  L4_ploadrht_rr_u2_0                  = ( 7,  7)
  L4_ploadrht_rr_u2_1                  = (13, 13)
  L4_ploadrhf_rr_Rd32                  = ( 0,  4)
  L4_ploadrhf_rr_Pv4                   = ( 5,  6)
  L4_ploadrhf_rr_Rs32                  = (16, 20)
  L4_ploadrhf_rr_Rt32                  = ( 8, 12)
  L4_ploadrhf_rr_u2_0                  = ( 7,  7)
  L4_ploadrhf_rr_u2_1                  = (13, 13)
  L4_ploadrhtnew_rr_Rd32               = ( 0,  4)
  L4_ploadrhtnew_rr_Pv4                = ( 5,  6)
  L4_ploadrhtnew_rr_Rs32               = (16, 20)
  L4_ploadrhtnew_rr_Rt32               = ( 8, 12)
  L4_ploadrhtnew_rr_u2_0               = ( 7,  7)
  L4_ploadrhtnew_rr_u2_1               = (13, 13)
  L4_ploadrhfnew_rr_Rd32               = ( 0,  4)
  L4_ploadrhfnew_rr_Pv4                = ( 5,  6)
  L4_ploadrhfnew_rr_Rs32               = (16, 20)
  L4_ploadrhfnew_rr_Rt32               = ( 8, 12)
  L4_ploadrhfnew_rr_u2_0               = ( 7,  7)
  L4_ploadrhfnew_rr_u2_1               = (13, 13)
  L2_ploadrhtnew_pi_Rd32               = ( 0,  4)
  L2_ploadrhtnew_pi_Rx32               = (16, 20)
  L2_ploadrhtnew_pi_Pt4                = ( 9, 10)
  L2_ploadrhtnew_pi_s4_1_0             = ( 5,  8)
  L2_ploadrhfnew_pi_Rd32               = ( 0,  4)
  L2_ploadrhfnew_pi_Rx32               = (16, 20)
  L2_ploadrhfnew_pi_Pt4                = ( 9, 10)
  L2_ploadrhfnew_pi_s4_1_0             = ( 5,  8)
  L4_ploadrht_abs_Rd32                 = ( 0,  4)
  L4_ploadrht_abs_Pt4                  = ( 9, 10)
  L4_ploadrht_abs_u6_0                 = ( 8,  8)
  L4_ploadrht_abs_u6_1                 = (16, 20)
  L4_ploadrhf_abs_Rd32                 = ( 0,  4)
  L4_ploadrhf_abs_Pt4                  = ( 9, 10)
  L4_ploadrhf_abs_u6_0                 = ( 8,  8)
  L4_ploadrhf_abs_u6_1                 = (16, 20)
  L4_ploadrhtnew_abs_Rd32              = ( 0,  4)
  L4_ploadrhtnew_abs_Pt4               = ( 9, 10)
  L4_ploadrhtnew_abs_u6_0              = ( 8,  8)
  L4_ploadrhtnew_abs_u6_1              = (16, 20)
  L4_ploadrhfnew_abs_Rd32              = ( 0,  4)
  L4_ploadrhfnew_abs_Pt4               = ( 9, 10)
  L4_ploadrhfnew_abs_u6_0              = ( 8,  8)
  L4_ploadrhfnew_abs_u6_1              = (16, 20)
  L4_loadri_rr_Rd32                    = ( 0,  4)
  L4_loadri_rr_Rs32                    = (16, 20)
  L4_loadri_rr_Rt32                    = ( 8, 12)
  L4_loadri_rr_u2_0                    = ( 7,  7)
  L4_loadri_rr_u2_1                    = (13, 13)
  L2_ploadrit_io_Rd32                  = ( 0,  4)
  L2_ploadrit_io_Pt4                   = (11, 12)
  L2_ploadrit_io_Rs32                  = (16, 20)
  L2_ploadrit_io_u6_2_0                = ( 5, 10)
  L2_ploadrit_pi_Rd32                  = ( 0,  4)
  L2_ploadrit_pi_Rx32                  = (16, 20)
  L2_ploadrit_pi_Pt4                   = ( 9, 10)
  L2_ploadrit_pi_s4_2_0                = ( 5,  8)
  L2_ploadrif_io_Rd32                  = ( 0,  4)
  L2_ploadrif_io_Pt4                   = (11, 12)
  L2_ploadrif_io_Rs32                  = (16, 20)
  L2_ploadrif_io_u6_2_0                = ( 5, 10)
  L2_ploadrif_pi_Rd32                  = ( 0,  4)
  L2_ploadrif_pi_Rx32                  = (16, 20)
  L2_ploadrif_pi_Pt4                   = ( 9, 10)
  L2_ploadrif_pi_s4_2_0                = ( 5,  8)
  L2_ploadritnew_io_Rd32               = ( 0,  4)
  L2_ploadritnew_io_Pt4                = (11, 12)
  L2_ploadritnew_io_Rs32               = (16, 20)
  L2_ploadritnew_io_u6_2_0             = ( 5, 10)
  L2_ploadrifnew_io_Rd32               = ( 0,  4)
  L2_ploadrifnew_io_Pt4                = (11, 12)
  L2_ploadrifnew_io_Rs32               = (16, 20)
  L2_ploadrifnew_io_u6_2_0             = ( 5, 10)
  L4_ploadrit_rr_Rd32                  = ( 0,  4)
  L4_ploadrit_rr_Pv4                   = ( 5,  6)
  L4_ploadrit_rr_Rs32                  = (16, 20)
  L4_ploadrit_rr_Rt32                  = ( 8, 12)
  L4_ploadrit_rr_u2_0                  = ( 7,  7)
  L4_ploadrit_rr_u2_1                  = (13, 13)
  L4_ploadrif_rr_Rd32                  = ( 0,  4)
  L4_ploadrif_rr_Pv4                   = ( 5,  6)
  L4_ploadrif_rr_Rs32                  = (16, 20)
  L4_ploadrif_rr_Rt32                  = ( 8, 12)
  L4_ploadrif_rr_u2_0                  = ( 7,  7)
  L4_ploadrif_rr_u2_1                  = (13, 13)
  L4_ploadritnew_rr_Rd32               = ( 0,  4)
  L4_ploadritnew_rr_Pv4                = ( 5,  6)
  L4_ploadritnew_rr_Rs32               = (16, 20)
  L4_ploadritnew_rr_Rt32               = ( 8, 12)
  L4_ploadritnew_rr_u2_0               = ( 7,  7)
  L4_ploadritnew_rr_u2_1               = (13, 13)
  L4_ploadrifnew_rr_Rd32               = ( 0,  4)
  L4_ploadrifnew_rr_Pv4                = ( 5,  6)
  L4_ploadrifnew_rr_Rs32               = (16, 20)
  L4_ploadrifnew_rr_Rt32               = ( 8, 12)
  L4_ploadrifnew_rr_u2_0               = ( 7,  7)
  L4_ploadrifnew_rr_u2_1               = (13, 13)
  L2_ploadritnew_pi_Rd32               = ( 0,  4)
  L2_ploadritnew_pi_Rx32               = (16, 20)
  L2_ploadritnew_pi_Pt4                = ( 9, 10)
  L2_ploadritnew_pi_s4_2_0             = ( 5,  8)
  L2_ploadrifnew_pi_Rd32               = ( 0,  4)
  L2_ploadrifnew_pi_Rx32               = (16, 20)
  L2_ploadrifnew_pi_Pt4                = ( 9, 10)
  L2_ploadrifnew_pi_s4_2_0             = ( 5,  8)
  L4_ploadrit_abs_Rd32                 = ( 0,  4)
  L4_ploadrit_abs_Pt4                  = ( 9, 10)
  L4_ploadrit_abs_u6_0                 = ( 8,  8)
  L4_ploadrit_abs_u6_1                 = (16, 20)
  L4_ploadrif_abs_Rd32                 = ( 0,  4)
  L4_ploadrif_abs_Pt4                  = ( 9, 10)
  L4_ploadrif_abs_u6_0                 = ( 8,  8)
  L4_ploadrif_abs_u6_1                 = (16, 20)
  L4_ploadritnew_abs_Rd32              = ( 0,  4)
  L4_ploadritnew_abs_Pt4               = ( 9, 10)
  L4_ploadritnew_abs_u6_0              = ( 8,  8)
  L4_ploadritnew_abs_u6_1              = (16, 20)
  L4_ploadrifnew_abs_Rd32              = ( 0,  4)
  L4_ploadrifnew_abs_Pt4               = ( 9, 10)
  L4_ploadrifnew_abs_u6_0              = ( 8,  8)
  L4_ploadrifnew_abs_u6_1              = (16, 20)
  L4_loadrd_rr_Rdd32                   = ( 0,  4)
  L4_loadrd_rr_Rs32                    = (16, 20)
  L4_loadrd_rr_Rt32                    = ( 8, 12)
  L4_loadrd_rr_u2_0                    = ( 7,  7)
  L4_loadrd_rr_u2_1                    = (13, 13)
  L2_ploadrdt_io_Rdd32                 = ( 0,  4)
  L2_ploadrdt_io_Pt4                   = (11, 12)
  L2_ploadrdt_io_Rs32                  = (16, 20)
  L2_ploadrdt_io_u6_3_0                = ( 5, 10)
  L2_ploadrdt_pi_Rdd32                 = ( 0,  4)
  L2_ploadrdt_pi_Rx32                  = (16, 20)
  L2_ploadrdt_pi_Pt4                   = ( 9, 10)
  L2_ploadrdt_pi_s4_3_0                = ( 5,  8)
  L2_ploadrdf_io_Rdd32                 = ( 0,  4)
  L2_ploadrdf_io_Pt4                   = (11, 12)
  L2_ploadrdf_io_Rs32                  = (16, 20)
  L2_ploadrdf_io_u6_3_0                = ( 5, 10)
  L2_ploadrdf_pi_Rdd32                 = ( 0,  4)
  L2_ploadrdf_pi_Rx32                  = (16, 20)
  L2_ploadrdf_pi_Pt4                   = ( 9, 10)
  L2_ploadrdf_pi_s4_3_0                = ( 5,  8)
  L2_ploadrdtnew_io_Rdd32              = ( 0,  4)
  L2_ploadrdtnew_io_Pt4                = (11, 12)
  L2_ploadrdtnew_io_Rs32               = (16, 20)
  L2_ploadrdtnew_io_u6_3_0             = ( 5, 10)
  L2_ploadrdfnew_io_Rdd32              = ( 0,  4)
  L2_ploadrdfnew_io_Pt4                = (11, 12)
  L2_ploadrdfnew_io_Rs32               = (16, 20)
  L2_ploadrdfnew_io_u6_3_0             = ( 5, 10)
  L4_ploadrdt_rr_Rdd32                 = ( 0,  4)
  L4_ploadrdt_rr_Pv4                   = ( 5,  6)
  L4_ploadrdt_rr_Rs32                  = (16, 20)
  L4_ploadrdt_rr_Rt32                  = ( 8, 12)
  L4_ploadrdt_rr_u2_0                  = ( 7,  7)
  L4_ploadrdt_rr_u2_1                  = (13, 13)
  L4_ploadrdf_rr_Rdd32                 = ( 0,  4)
  L4_ploadrdf_rr_Pv4                   = ( 5,  6)
  L4_ploadrdf_rr_Rs32                  = (16, 20)
  L4_ploadrdf_rr_Rt32                  = ( 8, 12)
  L4_ploadrdf_rr_u2_0                  = ( 7,  7)
  L4_ploadrdf_rr_u2_1                  = (13, 13)
  L4_ploadrdtnew_rr_Rdd32              = ( 0,  4)
  L4_ploadrdtnew_rr_Pv4                = ( 5,  6)
  L4_ploadrdtnew_rr_Rs32               = (16, 20)
  L4_ploadrdtnew_rr_Rt32               = ( 8, 12)
  L4_ploadrdtnew_rr_u2_0               = ( 7,  7)
  L4_ploadrdtnew_rr_u2_1               = (13, 13)
  L4_ploadrdfnew_rr_Rdd32              = ( 0,  4)
  L4_ploadrdfnew_rr_Pv4                = ( 5,  6)
  L4_ploadrdfnew_rr_Rs32               = (16, 20)
  L4_ploadrdfnew_rr_Rt32               = ( 8, 12)
  L4_ploadrdfnew_rr_u2_0               = ( 7,  7)
  L4_ploadrdfnew_rr_u2_1               = (13, 13)
  L2_ploadrdtnew_pi_Rdd32              = ( 0,  4)
  L2_ploadrdtnew_pi_Rx32               = (16, 20)
  L2_ploadrdtnew_pi_Pt4                = ( 9, 10)
  L2_ploadrdtnew_pi_s4_3_0             = ( 5,  8)
  L2_ploadrdfnew_pi_Rdd32              = ( 0,  4)
  L2_ploadrdfnew_pi_Rx32               = (16, 20)
  L2_ploadrdfnew_pi_Pt4                = ( 9, 10)
  L2_ploadrdfnew_pi_s4_3_0             = ( 5,  8)
  L4_ploadrdt_abs_Rdd32                = ( 0,  4)
  L4_ploadrdt_abs_Pt4                  = ( 9, 10)
  L4_ploadrdt_abs_u6_0                 = ( 8,  8)
  L4_ploadrdt_abs_u6_1                 = (16, 20)
  L4_ploadrdf_abs_Rdd32                = ( 0,  4)
  L4_ploadrdf_abs_Pt4                  = ( 9, 10)
  L4_ploadrdf_abs_u6_0                 = ( 8,  8)
  L4_ploadrdf_abs_u6_1                 = (16, 20)
  L4_ploadrdtnew_abs_Rdd32             = ( 0,  4)
  L4_ploadrdtnew_abs_Pt4               = ( 9, 10)
  L4_ploadrdtnew_abs_u6_0              = ( 8,  8)
  L4_ploadrdtnew_abs_u6_1              = (16, 20)
  L4_ploadrdfnew_abs_Rdd32             = ( 0,  4)
  L4_ploadrdfnew_abs_Pt4               = ( 9, 10)
  L4_ploadrdfnew_abs_u6_0              = ( 8,  8)
  L4_ploadrdfnew_abs_u6_1              = (16, 20)
  S4_storerb_rr_Rs32                   = (16, 20)
  S4_storerb_rr_Ru32                   = ( 8, 12)
  S4_storerb_rr_Rt32                   = ( 0,  4)
  S4_storerb_rr_u2_0                   = ( 7,  7)
  S4_storerb_rr_u2_1                   = (13, 13)
  S2_pstorerbt_io_Pv4                  = ( 0,  1)
  S2_pstorerbt_io_Rs32                 = (16, 20)
  S2_pstorerbt_io_Rt32                 = ( 8, 12)
  S2_pstorerbt_io_u6_0_0               = ( 3,  7)
  S2_pstorerbt_io_u6_0_1               = (13, 13)
  S2_pstorerbt_pi_Rx32                 = (16, 20)
  S2_pstorerbt_pi_Pv4                  = ( 0,  1)
  S2_pstorerbt_pi_Rt32                 = ( 8, 12)
  S2_pstorerbt_pi_s4_0_0               = ( 3,  6)
  S2_pstorerbf_io_Pv4                  = ( 0,  1)
  S2_pstorerbf_io_Rs32                 = (16, 20)
  S2_pstorerbf_io_Rt32                 = ( 8, 12)
  S2_pstorerbf_io_u6_0_0               = ( 3,  7)
  S2_pstorerbf_io_u6_0_1               = (13, 13)
  S2_pstorerbf_pi_Rx32                 = (16, 20)
  S2_pstorerbf_pi_Pv4                  = ( 0,  1)
  S2_pstorerbf_pi_Rt32                 = ( 8, 12)
  S2_pstorerbf_pi_s4_0_0               = ( 3,  6)
  S4_pstorerbt_rr_Pv4                  = ( 5,  6)
  S4_pstorerbt_rr_Rs32                 = (16, 20)
  S4_pstorerbt_rr_Ru32                 = ( 8, 12)
  S4_pstorerbt_rr_Rt32                 = ( 0,  4)
  S4_pstorerbt_rr_u2_0                 = ( 7,  7)
  S4_pstorerbt_rr_u2_1                 = (13, 13)
  S4_pstorerbf_rr_Pv4                  = ( 5,  6)
  S4_pstorerbf_rr_Rs32                 = (16, 20)
  S4_pstorerbf_rr_Ru32                 = ( 8, 12)
  S4_pstorerbf_rr_Rt32                 = ( 0,  4)
  S4_pstorerbf_rr_u2_0                 = ( 7,  7)
  S4_pstorerbf_rr_u2_1                 = (13, 13)
  S4_pstorerbtnew_io_Pv4               = ( 0,  1)
  S4_pstorerbtnew_io_Rs32              = (16, 20)
  S4_pstorerbtnew_io_Rt32              = ( 8, 12)
  S4_pstorerbtnew_io_u6_0_0            = ( 3,  7)
  S4_pstorerbtnew_io_u6_0_1            = (13, 13)
  S4_pstorerbfnew_io_Pv4               = ( 0,  1)
  S4_pstorerbfnew_io_Rs32              = (16, 20)
  S4_pstorerbfnew_io_Rt32              = ( 8, 12)
  S4_pstorerbfnew_io_u6_0_0            = ( 3,  7)
  S4_pstorerbfnew_io_u6_0_1            = (13, 13)
  S4_pstorerbtnew_rr_Pv4               = ( 5,  6)
  S4_pstorerbtnew_rr_Rs32              = (16, 20)
  S4_pstorerbtnew_rr_Ru32              = ( 8, 12)
  S4_pstorerbtnew_rr_Rt32              = ( 0,  4)
  S4_pstorerbtnew_rr_u2_0              = ( 7,  7)
  S4_pstorerbtnew_rr_u2_1              = (13, 13)
  S4_pstorerbfnew_rr_Pv4               = ( 5,  6)
  S4_pstorerbfnew_rr_Rs32              = (16, 20)
  S4_pstorerbfnew_rr_Ru32              = ( 8, 12)
  S4_pstorerbfnew_rr_Rt32              = ( 0,  4)
  S4_pstorerbfnew_rr_u2_0              = ( 7,  7)
  S4_pstorerbfnew_rr_u2_1              = (13, 13)
  S2_pstorerbtnew_pi_Rx32              = (16, 20)
  S2_pstorerbtnew_pi_Pv4               = ( 0,  1)
  S2_pstorerbtnew_pi_Rt32              = ( 8, 12)
  S2_pstorerbtnew_pi_s4_0_0            = ( 3,  6)
  S2_pstorerbfnew_pi_Rx32              = (16, 20)
  S2_pstorerbfnew_pi_Pv4               = ( 0,  1)
  S2_pstorerbfnew_pi_Rt32              = ( 8, 12)
  S2_pstorerbfnew_pi_s4_0_0            = ( 3,  6)
  S4_pstorerbt_abs_Pv4                 = ( 0,  1)
  S4_pstorerbt_abs_Rt32                = ( 8, 12)
  S4_pstorerbt_abs_u6_0                = ( 3,  6)
  S4_pstorerbt_abs_u6_1                = (16, 17)
  S4_pstorerbf_abs_Pv4                 = ( 0,  1)
  S4_pstorerbf_abs_Rt32                = ( 8, 12)
  S4_pstorerbf_abs_u6_0                = ( 3,  6)
  S4_pstorerbf_abs_u6_1                = (16, 17)
  S4_pstorerbtnew_abs_Pv4              = ( 0,  1)
  S4_pstorerbtnew_abs_Rt32             = ( 8, 12)
  S4_pstorerbtnew_abs_u6_0             = ( 3,  6)
  S4_pstorerbtnew_abs_u6_1             = (16, 17)
  S4_pstorerbfnew_abs_Pv4              = ( 0,  1)
  S4_pstorerbfnew_abs_Rt32             = ( 8, 12)
  S4_pstorerbfnew_abs_u6_0             = ( 3,  6)
  S4_pstorerbfnew_abs_u6_1             = (16, 17)
  S4_storerh_rr_Rs32                   = (16, 20)
  S4_storerh_rr_Ru32                   = ( 8, 12)
  S4_storerh_rr_Rt32                   = ( 0,  4)
  S4_storerh_rr_u2_0                   = ( 7,  7)
  S4_storerh_rr_u2_1                   = (13, 13)
  S2_pstorerht_io_Pv4                  = ( 0,  1)
  S2_pstorerht_io_Rs32                 = (16, 20)
  S2_pstorerht_io_Rt32                 = ( 8, 12)
  S2_pstorerht_io_u6_1_0               = ( 3,  7)
  S2_pstorerht_io_u6_1_1               = (13, 13)
  S2_pstorerht_pi_Rx32                 = (16, 20)
  S2_pstorerht_pi_Pv4                  = ( 0,  1)
  S2_pstorerht_pi_Rt32                 = ( 8, 12)
  S2_pstorerht_pi_s4_1_0               = ( 3,  6)
  S2_pstorerhf_io_Pv4                  = ( 0,  1)
  S2_pstorerhf_io_Rs32                 = (16, 20)
  S2_pstorerhf_io_Rt32                 = ( 8, 12)
  S2_pstorerhf_io_u6_1_0               = ( 3,  7)
  S2_pstorerhf_io_u6_1_1               = (13, 13)
  S2_pstorerhf_pi_Rx32                 = (16, 20)
  S2_pstorerhf_pi_Pv4                  = ( 0,  1)
  S2_pstorerhf_pi_Rt32                 = ( 8, 12)
  S2_pstorerhf_pi_s4_1_0               = ( 3,  6)
  S4_pstorerht_rr_Pv4                  = ( 5,  6)
  S4_pstorerht_rr_Rs32                 = (16, 20)
  S4_pstorerht_rr_Ru32                 = ( 8, 12)
  S4_pstorerht_rr_Rt32                 = ( 0,  4)
  S4_pstorerht_rr_u2_0                 = ( 7,  7)
  S4_pstorerht_rr_u2_1                 = (13, 13)
  S4_pstorerhf_rr_Pv4                  = ( 5,  6)
  S4_pstorerhf_rr_Rs32                 = (16, 20)
  S4_pstorerhf_rr_Ru32                 = ( 8, 12)
  S4_pstorerhf_rr_Rt32                 = ( 0,  4)
  S4_pstorerhf_rr_u2_0                 = ( 7,  7)
  S4_pstorerhf_rr_u2_1                 = (13, 13)
  S4_pstorerhtnew_io_Pv4               = ( 0,  1)
  S4_pstorerhtnew_io_Rs32              = (16, 20)
  S4_pstorerhtnew_io_Rt32              = ( 8, 12)
  S4_pstorerhtnew_io_u6_1_0            = ( 3,  7)
  S4_pstorerhtnew_io_u6_1_1            = (13, 13)
  S4_pstorerhfnew_io_Pv4               = ( 0,  1)
  S4_pstorerhfnew_io_Rs32              = (16, 20)
  S4_pstorerhfnew_io_Rt32              = ( 8, 12)
  S4_pstorerhfnew_io_u6_1_0            = ( 3,  7)
  S4_pstorerhfnew_io_u6_1_1            = (13, 13)
  S4_pstorerhtnew_rr_Pv4               = ( 5,  6)
  S4_pstorerhtnew_rr_Rs32              = (16, 20)
  S4_pstorerhtnew_rr_Ru32              = ( 8, 12)
  S4_pstorerhtnew_rr_Rt32              = ( 0,  4)
  S4_pstorerhtnew_rr_u2_0              = ( 7,  7)
  S4_pstorerhtnew_rr_u2_1              = (13, 13)
  S4_pstorerhfnew_rr_Pv4               = ( 5,  6)
  S4_pstorerhfnew_rr_Rs32              = (16, 20)
  S4_pstorerhfnew_rr_Ru32              = ( 8, 12)
  S4_pstorerhfnew_rr_Rt32              = ( 0,  4)
  S4_pstorerhfnew_rr_u2_0              = ( 7,  7)
  S4_pstorerhfnew_rr_u2_1              = (13, 13)
  S2_pstorerhtnew_pi_Rx32              = (16, 20)
  S2_pstorerhtnew_pi_Pv4               = ( 0,  1)
  S2_pstorerhtnew_pi_Rt32              = ( 8, 12)
  S2_pstorerhtnew_pi_s4_1_0            = ( 3,  6)
  S2_pstorerhfnew_pi_Rx32              = (16, 20)
  S2_pstorerhfnew_pi_Pv4               = ( 0,  1)
  S2_pstorerhfnew_pi_Rt32              = ( 8, 12)
  S2_pstorerhfnew_pi_s4_1_0            = ( 3,  6)
  S4_pstorerht_abs_Pv4                 = ( 0,  1)
  S4_pstorerht_abs_Rt32                = ( 8, 12)
  S4_pstorerht_abs_u6_0                = ( 3,  6)
  S4_pstorerht_abs_u6_1                = (16, 17)
  S4_pstorerhf_abs_Pv4                 = ( 0,  1)
  S4_pstorerhf_abs_Rt32                = ( 8, 12)
  S4_pstorerhf_abs_u6_0                = ( 3,  6)
  S4_pstorerhf_abs_u6_1                = (16, 17)
  S4_pstorerhtnew_abs_Pv4              = ( 0,  1)
  S4_pstorerhtnew_abs_Rt32             = ( 8, 12)
  S4_pstorerhtnew_abs_u6_0             = ( 3,  6)
  S4_pstorerhtnew_abs_u6_1             = (16, 17)
  S4_pstorerhfnew_abs_Pv4              = ( 0,  1)
  S4_pstorerhfnew_abs_Rt32             = ( 8, 12)
  S4_pstorerhfnew_abs_u6_0             = ( 3,  6)
  S4_pstorerhfnew_abs_u6_1             = (16, 17)
  S4_storerf_rr_Rs32                   = (16, 20)
  S4_storerf_rr_Ru32                   = ( 8, 12)
  S4_storerf_rr_Rt32                   = ( 0,  4)
  S4_storerf_rr_u2_0                   = ( 7,  7)
  S4_storerf_rr_u2_1                   = (13, 13)
  S2_pstorerft_io_Pv4                  = ( 0,  1)
  S2_pstorerft_io_Rs32                 = (16, 20)
  S2_pstorerft_io_Rt32                 = ( 8, 12)
  S2_pstorerft_io_u6_1_0               = ( 3,  7)
  S2_pstorerft_io_u6_1_1               = (13, 13)
  S2_pstorerft_pi_Rx32                 = (16, 20)
  S2_pstorerft_pi_Pv4                  = ( 0,  1)
  S2_pstorerft_pi_Rt32                 = ( 8, 12)
  S2_pstorerft_pi_s4_1_0               = ( 3,  6)
  S2_pstorerff_io_Pv4                  = ( 0,  1)
  S2_pstorerff_io_Rs32                 = (16, 20)
  S2_pstorerff_io_Rt32                 = ( 8, 12)
  S2_pstorerff_io_u6_1_0               = ( 3,  7)
  S2_pstorerff_io_u6_1_1               = (13, 13)
  S2_pstorerff_pi_Rx32                 = (16, 20)
  S2_pstorerff_pi_Pv4                  = ( 0,  1)
  S2_pstorerff_pi_Rt32                 = ( 8, 12)
  S2_pstorerff_pi_s4_1_0               = ( 3,  6)
  S4_pstorerft_rr_Pv4                  = ( 5,  6)
  S4_pstorerft_rr_Rs32                 = (16, 20)
  S4_pstorerft_rr_Ru32                 = ( 8, 12)
  S4_pstorerft_rr_Rt32                 = ( 0,  4)
  S4_pstorerft_rr_u2_0                 = ( 7,  7)
  S4_pstorerft_rr_u2_1                 = (13, 13)
  S4_pstorerff_rr_Pv4                  = ( 5,  6)
  S4_pstorerff_rr_Rs32                 = (16, 20)
  S4_pstorerff_rr_Ru32                 = ( 8, 12)
  S4_pstorerff_rr_Rt32                 = ( 0,  4)
  S4_pstorerff_rr_u2_0                 = ( 7,  7)
  S4_pstorerff_rr_u2_1                 = (13, 13)
  S4_pstorerftnew_io_Pv4               = ( 0,  1)
  S4_pstorerftnew_io_Rs32              = (16, 20)
  S4_pstorerftnew_io_Rt32              = ( 8, 12)
  S4_pstorerftnew_io_u6_1_0            = ( 3,  7)
  S4_pstorerftnew_io_u6_1_1            = (13, 13)
  S4_pstorerffnew_io_Pv4               = ( 0,  1)
  S4_pstorerffnew_io_Rs32              = (16, 20)
  S4_pstorerffnew_io_Rt32              = ( 8, 12)
  S4_pstorerffnew_io_u6_1_0            = ( 3,  7)
  S4_pstorerffnew_io_u6_1_1            = (13, 13)
  S4_pstorerftnew_rr_Pv4               = ( 5,  6)
  S4_pstorerftnew_rr_Rs32              = (16, 20)
  S4_pstorerftnew_rr_Ru32              = ( 8, 12)
  S4_pstorerftnew_rr_Rt32              = ( 0,  4)
  S4_pstorerftnew_rr_u2_0              = ( 7,  7)
  S4_pstorerftnew_rr_u2_1              = (13, 13)
  S4_pstorerffnew_rr_Pv4               = ( 5,  6)
  S4_pstorerffnew_rr_Rs32              = (16, 20)
  S4_pstorerffnew_rr_Ru32              = ( 8, 12)
  S4_pstorerffnew_rr_Rt32              = ( 0,  4)
  S4_pstorerffnew_rr_u2_0              = ( 7,  7)
  S4_pstorerffnew_rr_u2_1              = (13, 13)
  S2_pstorerftnew_pi_Rx32              = (16, 20)
  S2_pstorerftnew_pi_Pv4               = ( 0,  1)
  S2_pstorerftnew_pi_Rt32              = ( 8, 12)
  S2_pstorerftnew_pi_s4_1_0            = ( 3,  6)
  S2_pstorerffnew_pi_Rx32              = (16, 20)
  S2_pstorerffnew_pi_Pv4               = ( 0,  1)
  S2_pstorerffnew_pi_Rt32              = ( 8, 12)
  S2_pstorerffnew_pi_s4_1_0            = ( 3,  6)
  S4_pstorerft_abs_Pv4                 = ( 0,  1)
  S4_pstorerft_abs_Rt32                = ( 8, 12)
  S4_pstorerft_abs_u6_0                = ( 3,  6)
  S4_pstorerft_abs_u6_1                = (16, 17)
  S4_pstorerff_abs_Pv4                 = ( 0,  1)
  S4_pstorerff_abs_Rt32                = ( 8, 12)
  S4_pstorerff_abs_u6_0                = ( 3,  6)
  S4_pstorerff_abs_u6_1                = (16, 17)
  S4_pstorerftnew_abs_Pv4              = ( 0,  1)
  S4_pstorerftnew_abs_Rt32             = ( 8, 12)
  S4_pstorerftnew_abs_u6_0             = ( 3,  6)
  S4_pstorerftnew_abs_u6_1             = (16, 17)
  S4_pstorerffnew_abs_Pv4              = ( 0,  1)
  S4_pstorerffnew_abs_Rt32             = ( 8, 12)
  S4_pstorerffnew_abs_u6_0             = ( 3,  6)
  S4_pstorerffnew_abs_u6_1             = (16, 17)
  S4_storeri_rr_Rs32                   = (16, 20)
  S4_storeri_rr_Ru32                   = ( 8, 12)
  S4_storeri_rr_Rt32                   = ( 0,  4)
  S4_storeri_rr_u2_0                   = ( 7,  7)
  S4_storeri_rr_u2_1                   = (13, 13)
  S2_pstorerit_io_Pv4                  = ( 0,  1)
  S2_pstorerit_io_Rs32                 = (16, 20)
  S2_pstorerit_io_Rt32                 = ( 8, 12)
  S2_pstorerit_io_u6_2_0               = ( 3,  7)
  S2_pstorerit_io_u6_2_1               = (13, 13)
  S2_pstorerit_pi_Rx32                 = (16, 20)
  S2_pstorerit_pi_Pv4                  = ( 0,  1)
  S2_pstorerit_pi_Rt32                 = ( 8, 12)
  S2_pstorerit_pi_s4_2_0               = ( 3,  6)
  S2_pstorerif_io_Pv4                  = ( 0,  1)
  S2_pstorerif_io_Rs32                 = (16, 20)
  S2_pstorerif_io_Rt32                 = ( 8, 12)
  S2_pstorerif_io_u6_2_0               = ( 3,  7)
  S2_pstorerif_io_u6_2_1               = (13, 13)
  S2_pstorerif_pi_Rx32                 = (16, 20)
  S2_pstorerif_pi_Pv4                  = ( 0,  1)
  S2_pstorerif_pi_Rt32                 = ( 8, 12)
  S2_pstorerif_pi_s4_2_0               = ( 3,  6)
  S4_pstorerit_rr_Pv4                  = ( 5,  6)
  S4_pstorerit_rr_Rs32                 = (16, 20)
  S4_pstorerit_rr_Ru32                 = ( 8, 12)
  S4_pstorerit_rr_Rt32                 = ( 0,  4)
  S4_pstorerit_rr_u2_0                 = ( 7,  7)
  S4_pstorerit_rr_u2_1                 = (13, 13)
  S4_pstorerif_rr_Pv4                  = ( 5,  6)
  S4_pstorerif_rr_Rs32                 = (16, 20)
  S4_pstorerif_rr_Ru32                 = ( 8, 12)
  S4_pstorerif_rr_Rt32                 = ( 0,  4)
  S4_pstorerif_rr_u2_0                 = ( 7,  7)
  S4_pstorerif_rr_u2_1                 = (13, 13)
  S4_pstoreritnew_io_Pv4               = ( 0,  1)
  S4_pstoreritnew_io_Rs32              = (16, 20)
  S4_pstoreritnew_io_Rt32              = ( 8, 12)
  S4_pstoreritnew_io_u6_2_0            = ( 3,  7)
  S4_pstoreritnew_io_u6_2_1            = (13, 13)
  S4_pstorerifnew_io_Pv4               = ( 0,  1)
  S4_pstorerifnew_io_Rs32              = (16, 20)
  S4_pstorerifnew_io_Rt32              = ( 8, 12)
  S4_pstorerifnew_io_u6_2_0            = ( 3,  7)
  S4_pstorerifnew_io_u6_2_1            = (13, 13)
  S4_pstoreritnew_rr_Pv4               = ( 5,  6)
  S4_pstoreritnew_rr_Rs32              = (16, 20)
  S4_pstoreritnew_rr_Ru32              = ( 8, 12)
  S4_pstoreritnew_rr_Rt32              = ( 0,  4)
  S4_pstoreritnew_rr_u2_0              = ( 7,  7)
  S4_pstoreritnew_rr_u2_1              = (13, 13)
  S4_pstorerifnew_rr_Pv4               = ( 5,  6)
  S4_pstorerifnew_rr_Rs32              = (16, 20)
  S4_pstorerifnew_rr_Ru32              = ( 8, 12)
  S4_pstorerifnew_rr_Rt32              = ( 0,  4)
  S4_pstorerifnew_rr_u2_0              = ( 7,  7)
  S4_pstorerifnew_rr_u2_1              = (13, 13)
  S2_pstoreritnew_pi_Rx32              = (16, 20)
  S2_pstoreritnew_pi_Pv4               = ( 0,  1)
  S2_pstoreritnew_pi_Rt32              = ( 8, 12)
  S2_pstoreritnew_pi_s4_2_0            = ( 3,  6)
  S2_pstorerifnew_pi_Rx32              = (16, 20)
  S2_pstorerifnew_pi_Pv4               = ( 0,  1)
  S2_pstorerifnew_pi_Rt32              = ( 8, 12)
  S2_pstorerifnew_pi_s4_2_0            = ( 3,  6)
  S4_pstorerit_abs_Pv4                 = ( 0,  1)
  S4_pstorerit_abs_Rt32                = ( 8, 12)
  S4_pstorerit_abs_u6_0                = ( 3,  6)
  S4_pstorerit_abs_u6_1                = (16, 17)
  S4_pstorerif_abs_Pv4                 = ( 0,  1)
  S4_pstorerif_abs_Rt32                = ( 8, 12)
  S4_pstorerif_abs_u6_0                = ( 3,  6)
  S4_pstorerif_abs_u6_1                = (16, 17)
  S4_pstoreritnew_abs_Pv4              = ( 0,  1)
  S4_pstoreritnew_abs_Rt32             = ( 8, 12)
  S4_pstoreritnew_abs_u6_0             = ( 3,  6)
  S4_pstoreritnew_abs_u6_1             = (16, 17)
  S4_pstorerifnew_abs_Pv4              = ( 0,  1)
  S4_pstorerifnew_abs_Rt32             = ( 8, 12)
  S4_pstorerifnew_abs_u6_0             = ( 3,  6)
  S4_pstorerifnew_abs_u6_1             = (16, 17)
  S4_storerd_rr_Rs32                   = (16, 20)
  S4_storerd_rr_Ru32                   = ( 8, 12)
  S4_storerd_rr_Rtt32                  = ( 0,  4)
  S4_storerd_rr_u2_0                   = ( 7,  7)
  S4_storerd_rr_u2_1                   = (13, 13)
  S2_pstorerdt_io_Pv4                  = ( 0,  1)
  S2_pstorerdt_io_Rs32                 = (16, 20)
  S2_pstorerdt_io_Rtt32                = ( 8, 12)
  S2_pstorerdt_io_u6_3_0               = ( 3,  7)
  S2_pstorerdt_io_u6_3_1               = (13, 13)
  S2_pstorerdt_pi_Rx32                 = (16, 20)
  S2_pstorerdt_pi_Pv4                  = ( 0,  1)
  S2_pstorerdt_pi_Rtt32                = ( 8, 12)
  S2_pstorerdt_pi_s4_3_0               = ( 3,  6)
  S2_pstorerdf_io_Pv4                  = ( 0,  1)
  S2_pstorerdf_io_Rs32                 = (16, 20)
  S2_pstorerdf_io_Rtt32                = ( 8, 12)
  S2_pstorerdf_io_u6_3_0               = ( 3,  7)
  S2_pstorerdf_io_u6_3_1               = (13, 13)
  S2_pstorerdf_pi_Rx32                 = (16, 20)
  S2_pstorerdf_pi_Pv4                  = ( 0,  1)
  S2_pstorerdf_pi_Rtt32                = ( 8, 12)
  S2_pstorerdf_pi_s4_3_0               = ( 3,  6)
  S4_pstorerdt_rr_Pv4                  = ( 5,  6)
  S4_pstorerdt_rr_Rs32                 = (16, 20)
  S4_pstorerdt_rr_Ru32                 = ( 8, 12)
  S4_pstorerdt_rr_Rtt32                = ( 0,  4)
  S4_pstorerdt_rr_u2_0                 = ( 7,  7)
  S4_pstorerdt_rr_u2_1                 = (13, 13)
  S4_pstorerdf_rr_Pv4                  = ( 5,  6)
  S4_pstorerdf_rr_Rs32                 = (16, 20)
  S4_pstorerdf_rr_Ru32                 = ( 8, 12)
  S4_pstorerdf_rr_Rtt32                = ( 0,  4)
  S4_pstorerdf_rr_u2_0                 = ( 7,  7)
  S4_pstorerdf_rr_u2_1                 = (13, 13)
  S4_pstorerdtnew_io_Pv4               = ( 0,  1)
  S4_pstorerdtnew_io_Rs32              = (16, 20)
  S4_pstorerdtnew_io_Rtt32             = ( 8, 12)
  S4_pstorerdtnew_io_u6_3_0            = ( 3,  7)
  S4_pstorerdtnew_io_u6_3_1            = (13, 13)
  S4_pstorerdfnew_io_Pv4               = ( 0,  1)
  S4_pstorerdfnew_io_Rs32              = (16, 20)
  S4_pstorerdfnew_io_Rtt32             = ( 8, 12)
  S4_pstorerdfnew_io_u6_3_0            = ( 3,  7)
  S4_pstorerdfnew_io_u6_3_1            = (13, 13)
  S4_pstorerdtnew_rr_Pv4               = ( 5,  6)
  S4_pstorerdtnew_rr_Rs32              = (16, 20)
  S4_pstorerdtnew_rr_Ru32              = ( 8, 12)
  S4_pstorerdtnew_rr_Rtt32             = ( 0,  4)
  S4_pstorerdtnew_rr_u2_0              = ( 7,  7)
  S4_pstorerdtnew_rr_u2_1              = (13, 13)
  S4_pstorerdfnew_rr_Pv4               = ( 5,  6)
  S4_pstorerdfnew_rr_Rs32              = (16, 20)
  S4_pstorerdfnew_rr_Ru32              = ( 8, 12)
  S4_pstorerdfnew_rr_Rtt32             = ( 0,  4)
  S4_pstorerdfnew_rr_u2_0              = ( 7,  7)
  S4_pstorerdfnew_rr_u2_1              = (13, 13)
  S2_pstorerdtnew_pi_Rx32              = (16, 20)
  S2_pstorerdtnew_pi_Pv4               = ( 0,  1)
  S2_pstorerdtnew_pi_Rtt32             = ( 8, 12)
  S2_pstorerdtnew_pi_s4_3_0            = ( 3,  6)
  S2_pstorerdfnew_pi_Rx32              = (16, 20)
  S2_pstorerdfnew_pi_Pv4               = ( 0,  1)
  S2_pstorerdfnew_pi_Rtt32             = ( 8, 12)
  S2_pstorerdfnew_pi_s4_3_0            = ( 3,  6)
  S4_pstorerdt_abs_Pv4                 = ( 0,  1)
  S4_pstorerdt_abs_Rtt32               = ( 8, 12)
  S4_pstorerdt_abs_u6_0                = ( 3,  6)
  S4_pstorerdt_abs_u6_1                = (16, 17)
  S4_pstorerdf_abs_Pv4                 = ( 0,  1)
  S4_pstorerdf_abs_Rtt32               = ( 8, 12)
  S4_pstorerdf_abs_u6_0                = ( 3,  6)
  S4_pstorerdf_abs_u6_1                = (16, 17)
  S4_pstorerdtnew_abs_Pv4              = ( 0,  1)
  S4_pstorerdtnew_abs_Rtt32            = ( 8, 12)
  S4_pstorerdtnew_abs_u6_0             = ( 3,  6)
  S4_pstorerdtnew_abs_u6_1             = (16, 17)
  S4_pstorerdfnew_abs_Pv4              = ( 0,  1)
  S4_pstorerdfnew_abs_Rtt32            = ( 8, 12)
  S4_pstorerdfnew_abs_u6_0             = ( 3,  6)
  S4_pstorerdfnew_abs_u6_1             = (16, 17)
  S4_storerinew_rr_Rs32                = (16, 20)
  S4_storerinew_rr_Ru32                = ( 8, 12)
  S4_storerinew_rr_Nt8                 = ( 0,  2)
  S4_storerinew_rr_u2_0                = ( 7,  7)
  S4_storerinew_rr_u2_1                = (13, 13)
  S2_pstorerinewt_io_Pv4               = ( 0,  1)
  S2_pstorerinewt_io_Rs32              = (16, 20)
  S2_pstorerinewt_io_Nt8               = ( 8, 10)
  S2_pstorerinewt_io_u6_2_0            = ( 3,  7)
  S2_pstorerinewt_io_u6_2_1            = (13, 13)
  S2_pstorerinewt_pi_Rx32              = (16, 20)
  S2_pstorerinewt_pi_Pv4               = ( 0,  1)
  S2_pstorerinewt_pi_Nt8               = ( 8, 10)
  S2_pstorerinewt_pi_s4_2_0            = ( 3,  6)
  S2_pstorerinewf_io_Pv4               = ( 0,  1)
  S2_pstorerinewf_io_Rs32              = (16, 20)
  S2_pstorerinewf_io_Nt8               = ( 8, 10)
  S2_pstorerinewf_io_u6_2_0            = ( 3,  7)
  S2_pstorerinewf_io_u6_2_1            = (13, 13)
  S2_pstorerinewf_pi_Rx32              = (16, 20)
  S2_pstorerinewf_pi_Pv4               = ( 0,  1)
  S2_pstorerinewf_pi_Nt8               = ( 8, 10)
  S2_pstorerinewf_pi_s4_2_0            = ( 3,  6)
  S4_pstorerinewt_rr_Pv4               = ( 5,  6)
  S4_pstorerinewt_rr_Rs32              = (16, 20)
  S4_pstorerinewt_rr_Ru32              = ( 8, 12)
  S4_pstorerinewt_rr_Nt8               = ( 0,  2)
  S4_pstorerinewt_rr_u2_0              = ( 7,  7)
  S4_pstorerinewt_rr_u2_1              = (13, 13)
  S4_pstorerinewf_rr_Pv4               = ( 5,  6)
  S4_pstorerinewf_rr_Rs32              = (16, 20)
  S4_pstorerinewf_rr_Ru32              = ( 8, 12)
  S4_pstorerinewf_rr_Nt8               = ( 0,  2)
  S4_pstorerinewf_rr_u2_0              = ( 7,  7)
  S4_pstorerinewf_rr_u2_1              = (13, 13)
  S4_pstorerinewtnew_io_Pv4            = ( 0,  1)
  S4_pstorerinewtnew_io_Rs32           = (16, 20)
  S4_pstorerinewtnew_io_Nt8            = ( 8, 10)
  S4_pstorerinewtnew_io_u6_2_0         = ( 3,  7)
  S4_pstorerinewtnew_io_u6_2_1         = (13, 13)
  S4_pstorerinewfnew_io_Pv4            = ( 0,  1)
  S4_pstorerinewfnew_io_Rs32           = (16, 20)
  S4_pstorerinewfnew_io_Nt8            = ( 8, 10)
  S4_pstorerinewfnew_io_u6_2_0         = ( 3,  7)
  S4_pstorerinewfnew_io_u6_2_1         = (13, 13)
  S4_pstorerinewtnew_rr_Pv4            = ( 5,  6)
  S4_pstorerinewtnew_rr_Rs32           = (16, 20)
  S4_pstorerinewtnew_rr_Ru32           = ( 8, 12)
  S4_pstorerinewtnew_rr_Nt8            = ( 0,  2)
  S4_pstorerinewtnew_rr_u2_0           = ( 7,  7)
  S4_pstorerinewtnew_rr_u2_1           = (13, 13)
  S4_pstorerinewfnew_rr_Pv4            = ( 5,  6)
  S4_pstorerinewfnew_rr_Rs32           = (16, 20)
  S4_pstorerinewfnew_rr_Ru32           = ( 8, 12)
  S4_pstorerinewfnew_rr_Nt8            = ( 0,  2)
  S4_pstorerinewfnew_rr_u2_0           = ( 7,  7)
  S4_pstorerinewfnew_rr_u2_1           = (13, 13)
  S2_pstorerinewtnew_pi_Rx32           = (16, 20)
  S2_pstorerinewtnew_pi_Pv4            = ( 0,  1)
  S2_pstorerinewtnew_pi_Nt8            = ( 8, 10)
  S2_pstorerinewtnew_pi_s4_2_0         = ( 3,  6)
  S2_pstorerinewfnew_pi_Rx32           = (16, 20)
  S2_pstorerinewfnew_pi_Pv4            = ( 0,  1)
  S2_pstorerinewfnew_pi_Nt8            = ( 8, 10)
  S2_pstorerinewfnew_pi_s4_2_0         = ( 3,  6)
  S4_pstorerinewt_abs_Pv4              = ( 0,  1)
  S4_pstorerinewt_abs_Nt8              = ( 8, 10)
  S4_pstorerinewt_abs_u6_0             = ( 3,  6)
  S4_pstorerinewt_abs_u6_1             = (16, 17)
  S4_pstorerinewf_abs_Pv4              = ( 0,  1)
  S4_pstorerinewf_abs_Nt8              = ( 8, 10)
  S4_pstorerinewf_abs_u6_0             = ( 3,  6)
  S4_pstorerinewf_abs_u6_1             = (16, 17)
  S4_pstorerinewtnew_abs_Pv4           = ( 0,  1)
  S4_pstorerinewtnew_abs_Nt8           = ( 8, 10)
  S4_pstorerinewtnew_abs_u6_0          = ( 3,  6)
  S4_pstorerinewtnew_abs_u6_1          = (16, 17)
  S4_pstorerinewfnew_abs_Pv4           = ( 0,  1)
  S4_pstorerinewfnew_abs_Nt8           = ( 8, 10)
  S4_pstorerinewfnew_abs_u6_0          = ( 3,  6)
  S4_pstorerinewfnew_abs_u6_1          = (16, 17)
  S4_storerbnew_rr_Rs32                = (16, 20)
  S4_storerbnew_rr_Ru32                = ( 8, 12)
  S4_storerbnew_rr_Nt8                 = ( 0,  2)
  S4_storerbnew_rr_u2_0                = ( 7,  7)
  S4_storerbnew_rr_u2_1                = (13, 13)
  S2_pstorerbnewt_io_Pv4               = ( 0,  1)
  S2_pstorerbnewt_io_Rs32              = (16, 20)
  S2_pstorerbnewt_io_Nt8               = ( 8, 10)
  S2_pstorerbnewt_io_u6_0_0            = ( 3,  7)
  S2_pstorerbnewt_io_u6_0_1            = (13, 13)
  S2_pstorerbnewt_pi_Rx32              = (16, 20)
  S2_pstorerbnewt_pi_Pv4               = ( 0,  1)
  S2_pstorerbnewt_pi_Nt8               = ( 8, 10)
  S2_pstorerbnewt_pi_s4_0_0            = ( 3,  6)
  S2_pstorerbnewf_io_Pv4               = ( 0,  1)
  S2_pstorerbnewf_io_Rs32              = (16, 20)
  S2_pstorerbnewf_io_Nt8               = ( 8, 10)
  S2_pstorerbnewf_io_u6_0_0            = ( 3,  7)
  S2_pstorerbnewf_io_u6_0_1            = (13, 13)
  S2_pstorerbnewf_pi_Rx32              = (16, 20)
  S2_pstorerbnewf_pi_Pv4               = ( 0,  1)
  S2_pstorerbnewf_pi_Nt8               = ( 8, 10)
  S2_pstorerbnewf_pi_s4_0_0            = ( 3,  6)
  S4_pstorerbnewt_rr_Pv4               = ( 5,  6)
  S4_pstorerbnewt_rr_Rs32              = (16, 20)
  S4_pstorerbnewt_rr_Ru32              = ( 8, 12)
  S4_pstorerbnewt_rr_Nt8               = ( 0,  2)
  S4_pstorerbnewt_rr_u2_0              = ( 7,  7)
  S4_pstorerbnewt_rr_u2_1              = (13, 13)
  S4_pstorerbnewf_rr_Pv4               = ( 5,  6)
  S4_pstorerbnewf_rr_Rs32              = (16, 20)
  S4_pstorerbnewf_rr_Ru32              = ( 8, 12)
  S4_pstorerbnewf_rr_Nt8               = ( 0,  2)
  S4_pstorerbnewf_rr_u2_0              = ( 7,  7)
  S4_pstorerbnewf_rr_u2_1              = (13, 13)
  S4_pstorerbnewtnew_io_Pv4            = ( 0,  1)
  S4_pstorerbnewtnew_io_Rs32           = (16, 20)
  S4_pstorerbnewtnew_io_Nt8            = ( 8, 10)
  S4_pstorerbnewtnew_io_u6_0_0         = ( 3,  7)
  S4_pstorerbnewtnew_io_u6_0_1         = (13, 13)
  S4_pstorerbnewfnew_io_Pv4            = ( 0,  1)
  S4_pstorerbnewfnew_io_Rs32           = (16, 20)
  S4_pstorerbnewfnew_io_Nt8            = ( 8, 10)
  S4_pstorerbnewfnew_io_u6_0_0         = ( 3,  7)
  S4_pstorerbnewfnew_io_u6_0_1         = (13, 13)
  S4_pstorerbnewtnew_rr_Pv4            = ( 5,  6)
  S4_pstorerbnewtnew_rr_Rs32           = (16, 20)
  S4_pstorerbnewtnew_rr_Ru32           = ( 8, 12)
  S4_pstorerbnewtnew_rr_Nt8            = ( 0,  2)
  S4_pstorerbnewtnew_rr_u2_0           = ( 7,  7)
  S4_pstorerbnewtnew_rr_u2_1           = (13, 13)
  S4_pstorerbnewfnew_rr_Pv4            = ( 5,  6)
  S4_pstorerbnewfnew_rr_Rs32           = (16, 20)
  S4_pstorerbnewfnew_rr_Ru32           = ( 8, 12)
  S4_pstorerbnewfnew_rr_Nt8            = ( 0,  2)
  S4_pstorerbnewfnew_rr_u2_0           = ( 7,  7)
  S4_pstorerbnewfnew_rr_u2_1           = (13, 13)
  S2_pstorerbnewtnew_pi_Rx32           = (16, 20)
  S2_pstorerbnewtnew_pi_Pv4            = ( 0,  1)
  S2_pstorerbnewtnew_pi_Nt8            = ( 8, 10)
  S2_pstorerbnewtnew_pi_s4_0_0         = ( 3,  6)
  S2_pstorerbnewfnew_pi_Rx32           = (16, 20)
  S2_pstorerbnewfnew_pi_Pv4            = ( 0,  1)
  S2_pstorerbnewfnew_pi_Nt8            = ( 8, 10)
  S2_pstorerbnewfnew_pi_s4_0_0         = ( 3,  6)
  S4_pstorerbnewt_abs_Pv4              = ( 0,  1)
  S4_pstorerbnewt_abs_Nt8              = ( 8, 10)
  S4_pstorerbnewt_abs_u6_0             = ( 3,  6)
  S4_pstorerbnewt_abs_u6_1             = (16, 17)
  S4_pstorerbnewf_abs_Pv4              = ( 0,  1)
  S4_pstorerbnewf_abs_Nt8              = ( 8, 10)
  S4_pstorerbnewf_abs_u6_0             = ( 3,  6)
  S4_pstorerbnewf_abs_u6_1             = (16, 17)
  S4_pstorerbnewtnew_abs_Pv4           = ( 0,  1)
  S4_pstorerbnewtnew_abs_Nt8           = ( 8, 10)
  S4_pstorerbnewtnew_abs_u6_0          = ( 3,  6)
  S4_pstorerbnewtnew_abs_u6_1          = (16, 17)
  S4_pstorerbnewfnew_abs_Pv4           = ( 0,  1)
  S4_pstorerbnewfnew_abs_Nt8           = ( 8, 10)
  S4_pstorerbnewfnew_abs_u6_0          = ( 3,  6)
  S4_pstorerbnewfnew_abs_u6_1          = (16, 17)
  S4_storerhnew_rr_Rs32                = (16, 20)
  S4_storerhnew_rr_Ru32                = ( 8, 12)
  S4_storerhnew_rr_Nt8                 = ( 0,  2)
  S4_storerhnew_rr_u2_0                = ( 7,  7)
  S4_storerhnew_rr_u2_1                = (13, 13)
  S2_pstorerhnewt_io_Pv4               = ( 0,  1)
  S2_pstorerhnewt_io_Rs32              = (16, 20)
  S2_pstorerhnewt_io_Nt8               = ( 8, 10)
  S2_pstorerhnewt_io_u6_1_0            = ( 3,  7)
  S2_pstorerhnewt_io_u6_1_1            = (13, 13)
  S2_pstorerhnewt_pi_Rx32              = (16, 20)
  S2_pstorerhnewt_pi_Pv4               = ( 0,  1)
  S2_pstorerhnewt_pi_Nt8               = ( 8, 10)
  S2_pstorerhnewt_pi_s4_1_0            = ( 3,  6)
  S2_pstorerhnewf_io_Pv4               = ( 0,  1)
  S2_pstorerhnewf_io_Rs32              = (16, 20)
  S2_pstorerhnewf_io_Nt8               = ( 8, 10)
  S2_pstorerhnewf_io_u6_1_0            = ( 3,  7)
  S2_pstorerhnewf_io_u6_1_1            = (13, 13)
  S2_pstorerhnewf_pi_Rx32              = (16, 20)
  S2_pstorerhnewf_pi_Pv4               = ( 0,  1)
  S2_pstorerhnewf_pi_Nt8               = ( 8, 10)
  S2_pstorerhnewf_pi_s4_1_0            = ( 3,  6)
  S4_pstorerhnewt_rr_Pv4               = ( 5,  6)
  S4_pstorerhnewt_rr_Rs32              = (16, 20)
  S4_pstorerhnewt_rr_Ru32              = ( 8, 12)
  S4_pstorerhnewt_rr_Nt8               = ( 0,  2)
  S4_pstorerhnewt_rr_u2_0              = ( 7,  7)
  S4_pstorerhnewt_rr_u2_1              = (13, 13)
  S4_pstorerhnewf_rr_Pv4               = ( 5,  6)
  S4_pstorerhnewf_rr_Rs32              = (16, 20)
  S4_pstorerhnewf_rr_Ru32              = ( 8, 12)
  S4_pstorerhnewf_rr_Nt8               = ( 0,  2)
  S4_pstorerhnewf_rr_u2_0              = ( 7,  7)
  S4_pstorerhnewf_rr_u2_1              = (13, 13)
  S4_pstorerhnewtnew_io_Pv4            = ( 0,  1)
  S4_pstorerhnewtnew_io_Rs32           = (16, 20)
  S4_pstorerhnewtnew_io_Nt8            = ( 8, 10)
  S4_pstorerhnewtnew_io_u6_1_0         = ( 3,  7)
  S4_pstorerhnewtnew_io_u6_1_1         = (13, 13)
  S4_pstorerhnewfnew_io_Pv4            = ( 0,  1)
  S4_pstorerhnewfnew_io_Rs32           = (16, 20)
  S4_pstorerhnewfnew_io_Nt8            = ( 8, 10)
  S4_pstorerhnewfnew_io_u6_1_0         = ( 3,  7)
  S4_pstorerhnewfnew_io_u6_1_1         = (13, 13)
  S4_pstorerhnewtnew_rr_Pv4            = ( 5,  6)
  S4_pstorerhnewtnew_rr_Rs32           = (16, 20)
  S4_pstorerhnewtnew_rr_Ru32           = ( 8, 12)
  S4_pstorerhnewtnew_rr_Nt8            = ( 0,  2)
  S4_pstorerhnewtnew_rr_u2_0           = ( 7,  7)
  S4_pstorerhnewtnew_rr_u2_1           = (13, 13)
  S4_pstorerhnewfnew_rr_Pv4            = ( 5,  6)
  S4_pstorerhnewfnew_rr_Rs32           = (16, 20)
  S4_pstorerhnewfnew_rr_Ru32           = ( 8, 12)
  S4_pstorerhnewfnew_rr_Nt8            = ( 0,  2)
  S4_pstorerhnewfnew_rr_u2_0           = ( 7,  7)
  S4_pstorerhnewfnew_rr_u2_1           = (13, 13)
  S2_pstorerhnewtnew_pi_Rx32           = (16, 20)
  S2_pstorerhnewtnew_pi_Pv4            = ( 0,  1)
  S2_pstorerhnewtnew_pi_Nt8            = ( 8, 10)
  S2_pstorerhnewtnew_pi_s4_1_0         = ( 3,  6)
  S2_pstorerhnewfnew_pi_Rx32           = (16, 20)
  S2_pstorerhnewfnew_pi_Pv4            = ( 0,  1)
  S2_pstorerhnewfnew_pi_Nt8            = ( 8, 10)
  S2_pstorerhnewfnew_pi_s4_1_0         = ( 3,  6)
  S4_pstorerhnewt_abs_Pv4              = ( 0,  1)
  S4_pstorerhnewt_abs_Nt8              = ( 8, 10)
  S4_pstorerhnewt_abs_u6_0             = ( 3,  6)
  S4_pstorerhnewt_abs_u6_1             = (16, 17)
  S4_pstorerhnewf_abs_Pv4              = ( 0,  1)
  S4_pstorerhnewf_abs_Nt8              = ( 8, 10)
  S4_pstorerhnewf_abs_u6_0             = ( 3,  6)
  S4_pstorerhnewf_abs_u6_1             = (16, 17)
  S4_pstorerhnewtnew_abs_Pv4           = ( 0,  1)
  S4_pstorerhnewtnew_abs_Nt8           = ( 8, 10)
  S4_pstorerhnewtnew_abs_u6_0          = ( 3,  6)
  S4_pstorerhnewtnew_abs_u6_1          = (16, 17)
  S4_pstorerhnewfnew_abs_Pv4           = ( 0,  1)
  S4_pstorerhnewfnew_abs_Nt8           = ( 8, 10)
  S4_pstorerhnewfnew_abs_u6_0          = ( 3,  6)
  S4_pstorerhnewfnew_abs_u6_1          = (16, 17)
  L4_add_memopw_io_Rs32                = (16, 20)
  L4_add_memopw_io_Rt32                = ( 0,  4)
  L4_add_memopw_io_u6_2_0              = ( 7, 12)
  L4_add_memopb_io_Rs32                = (16, 20)
  L4_add_memopb_io_Rt32                = ( 0,  4)
  L4_add_memopb_io_u6_0_0              = ( 7, 12)
  L4_add_memoph_io_Rs32                = (16, 20)
  L4_add_memoph_io_Rt32                = ( 0,  4)
  L4_add_memoph_io_u6_1_0              = ( 7, 12)
  L4_sub_memopw_io_Rs32                = (16, 20)
  L4_sub_memopw_io_Rt32                = ( 0,  4)
  L4_sub_memopw_io_u6_2_0              = ( 7, 12)
  L4_sub_memopb_io_Rs32                = (16, 20)
  L4_sub_memopb_io_Rt32                = ( 0,  4)
  L4_sub_memopb_io_u6_0_0              = ( 7, 12)
  L4_sub_memoph_io_Rs32                = (16, 20)
  L4_sub_memoph_io_Rt32                = ( 0,  4)
  L4_sub_memoph_io_u6_1_0              = ( 7, 12)
  L4_and_memopw_io_Rs32                = (16, 20)
  L4_and_memopw_io_Rt32                = ( 0,  4)
  L4_and_memopw_io_u6_2_0              = ( 7, 12)
  L4_and_memopb_io_Rs32                = (16, 20)
  L4_and_memopb_io_Rt32                = ( 0,  4)
  L4_and_memopb_io_u6_0_0              = ( 7, 12)
  L4_and_memoph_io_Rs32                = (16, 20)
  L4_and_memoph_io_Rt32                = ( 0,  4)
  L4_and_memoph_io_u6_1_0              = ( 7, 12)
  L4_or_memopw_io_Rs32                 = (16, 20)
  L4_or_memopw_io_Rt32                 = ( 0,  4)
  L4_or_memopw_io_u6_2_0               = ( 7, 12)
  L4_or_memopb_io_Rs32                 = (16, 20)
  L4_or_memopb_io_Rt32                 = ( 0,  4)
  L4_or_memopb_io_u6_0_0               = ( 7, 12)
  L4_or_memoph_io_Rs32                 = (16, 20)
  L4_or_memoph_io_Rt32                 = ( 0,  4)
  L4_or_memoph_io_u6_1_0               = ( 7, 12)
  L4_iadd_memopw_io_Rs32               = (16, 20)
  L4_iadd_memopw_io_u6_2_0             = ( 7, 12)
  L4_iadd_memopw_io_U5_0               = ( 0,  4)
  L4_iadd_memopb_io_Rs32               = (16, 20)
  L4_iadd_memopb_io_u6_0_0             = ( 7, 12)
  L4_iadd_memopb_io_U5_0               = ( 0,  4)
  L4_iadd_memoph_io_Rs32               = (16, 20)
  L4_iadd_memoph_io_u6_1_0             = ( 7, 12)
  L4_iadd_memoph_io_U5_0               = ( 0,  4)
  L4_isub_memopw_io_Rs32               = (16, 20)
  L4_isub_memopw_io_u6_2_0             = ( 7, 12)
  L4_isub_memopw_io_U5_0               = ( 0,  4)
  L4_isub_memopb_io_Rs32               = (16, 20)
  L4_isub_memopb_io_u6_0_0             = ( 7, 12)
  L4_isub_memopb_io_U5_0               = ( 0,  4)
  L4_isub_memoph_io_Rs32               = (16, 20)
  L4_isub_memoph_io_u6_1_0             = ( 7, 12)
  L4_isub_memoph_io_U5_0               = ( 0,  4)
  L4_iand_memopw_io_Rs32               = (16, 20)
  L4_iand_memopw_io_u6_2_0             = ( 7, 12)
  L4_iand_memopw_io_U5_0               = ( 0,  4)
  L4_iand_memopb_io_Rs32               = (16, 20)
  L4_iand_memopb_io_u6_0_0             = ( 7, 12)
  L4_iand_memopb_io_U5_0               = ( 0,  4)
  L4_iand_memoph_io_Rs32               = (16, 20)
  L4_iand_memoph_io_u6_1_0             = ( 7, 12)
  L4_iand_memoph_io_U5_0               = ( 0,  4)
  L4_ior_memopw_io_Rs32                = (16, 20)
  L4_ior_memopw_io_u6_2_0              = ( 7, 12)
  L4_ior_memopw_io_U5_0                = ( 0,  4)
  L4_ior_memopb_io_Rs32                = (16, 20)
  L4_ior_memopb_io_u6_0_0              = ( 7, 12)
  L4_ior_memopb_io_U5_0                = ( 0,  4)
  L4_ior_memoph_io_Rs32                = (16, 20)
  L4_ior_memoph_io_u6_1_0              = ( 7, 12)
  L4_ior_memoph_io_U5_0                = ( 0,  4)
  S4_storeirbt_io_Pv4                  = ( 5,  6)
  S4_storeirbt_io_Rs32                 = (16, 20)
  S4_storeirbt_io_u6_0_0               = ( 7, 12)
  S4_storeirbt_io_S6_0                 = ( 0,  4)
  S4_storeirbt_io_S6_1                 = (13, 13)
  S4_storeirbf_io_Pv4                  = ( 5,  6)
  S4_storeirbf_io_Rs32                 = (16, 20)
  S4_storeirbf_io_u6_0_0               = ( 7, 12)
  S4_storeirbf_io_S6_0                 = ( 0,  4)
  S4_storeirbf_io_S6_1                 = (13, 13)
  S4_storeirbtnew_io_Pv4               = ( 5,  6)
  S4_storeirbtnew_io_Rs32              = (16, 20)
  S4_storeirbtnew_io_u6_0_0            = ( 7, 12)
  S4_storeirbtnew_io_S6_0              = ( 0,  4)
  S4_storeirbtnew_io_S6_1              = (13, 13)
  S4_storeirbfnew_io_Pv4               = ( 5,  6)
  S4_storeirbfnew_io_Rs32              = (16, 20)
  S4_storeirbfnew_io_u6_0_0            = ( 7, 12)
  S4_storeirbfnew_io_S6_0              = ( 0,  4)
  S4_storeirbfnew_io_S6_1              = (13, 13)
  S4_storeirht_io_Pv4                  = ( 5,  6)
  S4_storeirht_io_Rs32                 = (16, 20)
  S4_storeirht_io_u6_1_0               = ( 7, 12)
  S4_storeirht_io_S6_0                 = ( 0,  4)
  S4_storeirht_io_S6_1                 = (13, 13)
  S4_storeirhf_io_Pv4                  = ( 5,  6)
  S4_storeirhf_io_Rs32                 = (16, 20)
  S4_storeirhf_io_u6_1_0               = ( 7, 12)
  S4_storeirhf_io_S6_0                 = ( 0,  4)
  S4_storeirhf_io_S6_1                 = (13, 13)
  S4_storeirhtnew_io_Pv4               = ( 5,  6)
  S4_storeirhtnew_io_Rs32              = (16, 20)
  S4_storeirhtnew_io_u6_1_0            = ( 7, 12)
  S4_storeirhtnew_io_S6_0              = ( 0,  4)
  S4_storeirhtnew_io_S6_1              = (13, 13)
  S4_storeirhfnew_io_Pv4               = ( 5,  6)
  S4_storeirhfnew_io_Rs32              = (16, 20)
  S4_storeirhfnew_io_u6_1_0            = ( 7, 12)
  S4_storeirhfnew_io_S6_0              = ( 0,  4)
  S4_storeirhfnew_io_S6_1              = (13, 13)
  S4_storeirit_io_Pv4                  = ( 5,  6)
  S4_storeirit_io_Rs32                 = (16, 20)
  S4_storeirit_io_u6_2_0               = ( 7, 12)
  S4_storeirit_io_S6_0                 = ( 0,  4)
  S4_storeirit_io_S6_1                 = (13, 13)
  S4_storeirif_io_Pv4                  = ( 5,  6)
  S4_storeirif_io_Rs32                 = (16, 20)
  S4_storeirif_io_u6_2_0               = ( 7, 12)
  S4_storeirif_io_S6_0                 = ( 0,  4)
  S4_storeirif_io_S6_1                 = (13, 13)
  S4_storeiritnew_io_Pv4               = ( 5,  6)
  S4_storeiritnew_io_Rs32              = (16, 20)
  S4_storeiritnew_io_u6_2_0            = ( 7, 12)
  S4_storeiritnew_io_S6_0              = ( 0,  4)
  S4_storeiritnew_io_S6_1              = (13, 13)
  S4_storeirifnew_io_Pv4               = ( 5,  6)
  S4_storeirifnew_io_Rs32              = (16, 20)
  S4_storeirifnew_io_u6_2_0            = ( 7, 12)
  S4_storeirifnew_io_S6_0              = ( 0,  4)
  S4_storeirifnew_io_S6_1              = (13, 13)
  S4_storeirb_io_Rs32                  = (16, 20)
  S4_storeirb_io_u6_0_0                = ( 7, 12)
  S4_storeirb_io_S8_0                  = ( 0,  6)
  S4_storeirb_io_S8_1                  = (13, 13)
  S4_storeirh_io_Rs32                  = (16, 20)
  S4_storeirh_io_u6_1_0                = ( 7, 12)
  S4_storeirh_io_S8_0                  = ( 0,  6)
  S4_storeirh_io_S8_1                  = (13, 13)
  S4_storeiri_io_Rs32                  = (16, 20)
  S4_storeiri_io_u6_2_0                = ( 7, 12)
  S4_storeiri_io_S8_0                  = ( 0,  6)
  S4_storeiri_io_S8_1                  = (13, 13)
  L2_loadrubgp_Rd32                    = ( 0,  4)
  L2_loadrubgp_u16_0_0                 = ( 5, 13)
  L2_loadrubgp_u16_0_1                 = (16, 20)
  L2_loadrubgp_u16_0_2                 = (25, 26)
  L2_loadrbgp_Rd32                     = ( 0,  4)
  L2_loadrbgp_u16_0_0                  = ( 5, 13)
  L2_loadrbgp_u16_0_1                  = (16, 20)
  L2_loadrbgp_u16_0_2                  = (25, 26)
  L2_loadruhgp_Rd32                    = ( 0,  4)
  L2_loadruhgp_u16_1_0                 = ( 5, 13)
  L2_loadruhgp_u16_1_1                 = (16, 20)
  L2_loadruhgp_u16_1_2                 = (25, 26)
  L2_loadrhgp_Rd32                     = ( 0,  4)
  L2_loadrhgp_u16_1_0                  = ( 5, 13)
  L2_loadrhgp_u16_1_1                  = (16, 20)
  L2_loadrhgp_u16_1_2                  = (25, 26)
  L2_loadrigp_Rd32                     = ( 0,  4)
  L2_loadrigp_u16_2_0                  = ( 5, 13)
  L2_loadrigp_u16_2_1                  = (16, 20)
  L2_loadrigp_u16_2_2                  = (25, 26)
  L2_loadrdgp_Rdd32                    = ( 0,  4)
  L2_loadrdgp_u16_3_0                  = ( 5, 13)
  L2_loadrdgp_u16_3_1                  = (16, 20)
  L2_loadrdgp_u16_3_2                  = (25, 26)
  S2_storerbgp_Rt32                    = ( 8, 12)
  S2_storerbgp_u16_0_0                 = ( 0,  7)
  S2_storerbgp_u16_0_1                 = (13, 13)
  S2_storerbgp_u16_0_2                 = (16, 20)
  S2_storerbgp_u16_0_3                 = (25, 26)
  S2_storerhgp_Rt32                    = ( 8, 12)
  S2_storerhgp_u16_1_0                 = ( 0,  7)
  S2_storerhgp_u16_1_1                 = (13, 13)
  S2_storerhgp_u16_1_2                 = (16, 20)
  S2_storerhgp_u16_1_3                 = (25, 26)
  S2_storerfgp_Rt32                    = ( 8, 12)
  S2_storerfgp_u16_1_0                 = ( 0,  7)
  S2_storerfgp_u16_1_1                 = (13, 13)
  S2_storerfgp_u16_1_2                 = (16, 20)
  S2_storerfgp_u16_1_3                 = (25, 26)
  S2_storerigp_Rt32                    = ( 8, 12)
  S2_storerigp_u16_2_0                 = ( 0,  7)
  S2_storerigp_u16_2_1                 = (13, 13)
  S2_storerigp_u16_2_2                 = (16, 20)
  S2_storerigp_u16_2_3                 = (25, 26)
  S2_storerdgp_Rtt32                   = ( 8, 12)
  S2_storerdgp_u16_3_0                 = ( 0,  7)
  S2_storerdgp_u16_3_1                 = (13, 13)
  S2_storerdgp_u16_3_2                 = (16, 20)
  S2_storerdgp_u16_3_3                 = (25, 26)
  S2_storerinewgp_Nt8                  = ( 8, 10)
  S2_storerinewgp_u16_2_0              = ( 0,  7)
  S2_storerinewgp_u16_2_1              = (13, 13)
  S2_storerinewgp_u16_2_2              = (16, 20)
  S2_storerinewgp_u16_2_3              = (25, 26)
  S2_storerbnewgp_Nt8                  = ( 8, 10)
  S2_storerbnewgp_u16_0_0              = ( 0,  7)
  S2_storerbnewgp_u16_0_1              = (13, 13)
  S2_storerbnewgp_u16_0_2              = (16, 20)
  S2_storerbnewgp_u16_0_3              = (25, 26)
  S2_storerhnewgp_Nt8                  = ( 8, 10)
  S2_storerhnewgp_u16_1_0              = ( 0,  7)
  S2_storerhnewgp_u16_1_1              = (13, 13)
  S2_storerhnewgp_u16_1_2              = (16, 20)
  S2_storerhnewgp_u16_1_3              = (25, 26)
  C2_cmpeq_Pd4                         = ( 0,  1)
  C2_cmpeq_Rs32                        = (16, 20)
  C2_cmpeq_Rt32                        = ( 8, 12)
  C2_cmpgt_Pd4                         = ( 0,  1)
  C2_cmpgt_Rs32                        = (16, 20)
  C2_cmpgt_Rt32                        = ( 8, 12)
  C2_cmpgtu_Pd4                        = ( 0,  1)
  C2_cmpgtu_Rs32                       = (16, 20)
  C2_cmpgtu_Rt32                       = ( 8, 12)
  C2_cmpeqp_Pd4                        = ( 0,  1)
  C2_cmpeqp_Rss32                      = (16, 20)
  C2_cmpeqp_Rtt32                      = ( 8, 12)
  C2_cmpgtp_Pd4                        = ( 0,  1)
  C2_cmpgtp_Rss32                      = (16, 20)
  C2_cmpgtp_Rtt32                      = ( 8, 12)
  C2_cmpgtup_Pd4                       = ( 0,  1)
  C2_cmpgtup_Rss32                     = (16, 20)
  C2_cmpgtup_Rtt32                     = ( 8, 12)
  A4_rcmpeqi_Rd32                      = ( 0,  4)
  A4_rcmpeqi_Rs32                      = (16, 20)
  A4_rcmpeqi_s8_0                      = ( 5, 12)
  A4_rcmpneqi_Rd32                     = ( 0,  4)
  A4_rcmpneqi_Rs32                     = (16, 20)
  A4_rcmpneqi_s8_0                     = ( 5, 12)
  A4_rcmpeq_Rd32                       = ( 0,  4)
  A4_rcmpeq_Rs32                       = (16, 20)
  A4_rcmpeq_Rt32                       = ( 8, 12)
  A4_rcmpneq_Rd32                      = ( 0,  4)
  A4_rcmpneq_Rs32                      = (16, 20)
  A4_rcmpneq_Rt32                      = ( 8, 12)
  C2_bitsset_Pd4                       = ( 0,  1)
  C2_bitsset_Rs32                      = (16, 20)
  C2_bitsset_Rt32                      = ( 8, 12)
  C2_bitsclr_Pd4                       = ( 0,  1)
  C2_bitsclr_Rs32                      = (16, 20)
  C2_bitsclr_Rt32                      = ( 8, 12)
  C4_nbitsset_Pd4                      = ( 0,  1)
  C4_nbitsset_Rs32                     = (16, 20)
  C4_nbitsset_Rt32                     = ( 8, 12)
  C4_nbitsclr_Pd4                      = ( 0,  1)
  C4_nbitsclr_Rs32                     = (16, 20)
  C4_nbitsclr_Rt32                     = ( 8, 12)
  C2_cmpeqi_Pd4                        = ( 0,  1)
  C2_cmpeqi_Rs32                       = (16, 20)
  C2_cmpeqi_s10_0                      = ( 5, 13)
  C2_cmpeqi_s10_1                      = (21, 21)
  C2_cmpgti_Pd4                        = ( 0,  1)
  C2_cmpgti_Rs32                       = (16, 20)
  C2_cmpgti_s10_0                      = ( 5, 13)
  C2_cmpgti_s10_1                      = (21, 21)
  C2_cmpgtui_Pd4                       = ( 0,  1)
  C2_cmpgtui_Rs32                      = (16, 20)
  C2_cmpgtui_u9_0                      = ( 5, 13)
  C2_bitsclri_Pd4                      = ( 0,  1)
  C2_bitsclri_Rs32                     = (16, 20)
  C2_bitsclri_u6_0                     = ( 8, 13)
  C4_nbitsclri_Pd4                     = ( 0,  1)
  C4_nbitsclri_Rs32                    = (16, 20)
  C4_nbitsclri_u6_0                    = ( 8, 13)
  C4_cmpneqi_Pd4                       = ( 0,  1)
  C4_cmpneqi_Rs32                      = (16, 20)
  C4_cmpneqi_s10_0                     = ( 5, 13)
  C4_cmpneqi_s10_1                     = (21, 21)
  C4_cmpltei_Pd4                       = ( 0,  1)
  C4_cmpltei_Rs32                      = (16, 20)
  C4_cmpltei_s10_0                     = ( 5, 13)
  C4_cmpltei_s10_1                     = (21, 21)
  C4_cmplteui_Pd4                      = ( 0,  1)
  C4_cmplteui_Rs32                     = (16, 20)
  C4_cmplteui_u9_0                     = ( 5, 13)
  C4_cmpneq_Pd4                        = ( 0,  1)
  C4_cmpneq_Rs32                       = (16, 20)
  C4_cmpneq_Rt32                       = ( 8, 12)
  C4_cmplte_Pd4                        = ( 0,  1)
  C4_cmplte_Rs32                       = (16, 20)
  C4_cmplte_Rt32                       = ( 8, 12)
  C4_cmplteu_Pd4                       = ( 0,  1)
  C4_cmplteu_Rs32                      = (16, 20)
  C4_cmplteu_Rt32                      = ( 8, 12)
  C2_and_Pd4                           = ( 0,  1)
  C2_and_Pt4                           = ( 8,  9)
  C2_and_Ps4                           = (16, 17)
  C2_or_Pd4                            = ( 0,  1)
  C2_or_Pt4                            = ( 8,  9)
  C2_or_Ps4                            = (16, 17)
  C2_xor_Pd4                           = ( 0,  1)
  C2_xor_Ps4                           = (16, 17)
  C2_xor_Pt4                           = ( 8,  9)
  C2_andn_Pd4                          = ( 0,  1)
  C2_andn_Pt4                          = ( 8,  9)
  C2_andn_Ps4                          = (16, 17)
  C2_not_Pd4                           = ( 0,  1)
  C2_not_Ps4                           = (16, 17)
  C2_orn_Pd4                           = ( 0,  1)
  C2_orn_Pt4                           = ( 8,  9)
  C2_orn_Ps4                           = (16, 17)
  C4_and_and_Pd4                       = ( 0,  1)
  C4_and_and_Ps4                       = (16, 17)
  C4_and_and_Pt4                       = ( 8,  9)
  C4_and_and_Pu4                       = ( 6,  7)
  C4_and_or_Pd4                        = ( 0,  1)
  C4_and_or_Ps4                        = (16, 17)
  C4_and_or_Pt4                        = ( 8,  9)
  C4_and_or_Pu4                        = ( 6,  7)
  C4_or_and_Pd4                        = ( 0,  1)
  C4_or_and_Ps4                        = (16, 17)
  C4_or_and_Pt4                        = ( 8,  9)
  C4_or_and_Pu4                        = ( 6,  7)
  C4_or_or_Pd4                         = ( 0,  1)
  C4_or_or_Ps4                         = (16, 17)
  C4_or_or_Pt4                         = ( 8,  9)
  C4_or_or_Pu4                         = ( 6,  7)
  C4_and_andn_Pd4                      = ( 0,  1)
  C4_and_andn_Ps4                      = (16, 17)
  C4_and_andn_Pt4                      = ( 8,  9)
  C4_and_andn_Pu4                      = ( 6,  7)
  C4_and_orn_Pd4                       = ( 0,  1)
  C4_and_orn_Ps4                       = (16, 17)
  C4_and_orn_Pt4                       = ( 8,  9)
  C4_and_orn_Pu4                       = ( 6,  7)
  C4_or_andn_Pd4                       = ( 0,  1)
  C4_or_andn_Ps4                       = (16, 17)
  C4_or_andn_Pt4                       = ( 8,  9)
  C4_or_andn_Pu4                       = ( 6,  7)
  C4_or_orn_Pd4                        = ( 0,  1)
  C4_or_orn_Ps4                        = (16, 17)
  C4_or_orn_Pt4                        = ( 8,  9)
  C4_or_orn_Pu4                        = ( 6,  7)
  C2_any8_Pd4                          = ( 0,  1)
  C2_any8_Ps4                          = (16, 17)
  C2_all8_Pd4                          = ( 0,  1)
  C2_all8_Ps4                          = (16, 17)
  C2_vitpack_Rd32                      = ( 0,  4)
  C2_vitpack_Ps4                       = (16, 17)
  C2_vitpack_Pt4                       = ( 8,  9)
  C2_mux_Rd32                          = ( 0,  4)
  C2_mux_Pu4                           = ( 5,  6)
  C2_mux_Rs32                          = (16, 20)
  C2_mux_Rt32                          = ( 8, 12)
  C2_cmovenewit_Rd32                   = ( 0,  4)
  C2_cmovenewit_Pu4                    = (21, 22)
  C2_cmovenewit_s12_0                  = ( 5, 12)
  C2_cmovenewit_s12_1                  = (16, 19)
  C2_cmovenewif_Rd32                   = ( 0,  4)
  C2_cmovenewif_Pu4                    = (21, 22)
  C2_cmovenewif_s12_0                  = ( 5, 12)
  C2_cmovenewif_s12_1                  = (16, 19)
  C2_cmoveit_Rd32                      = ( 0,  4)
  C2_cmoveit_Pu4                       = (21, 22)
  C2_cmoveit_s12_0                     = ( 5, 12)
  C2_cmoveit_s12_1                     = (16, 19)
  C2_cmoveif_Rd32                      = ( 0,  4)
  C2_cmoveif_Pu4                       = (21, 22)
  C2_cmoveif_s12_0                     = ( 5, 12)
  C2_cmoveif_s12_1                     = (16, 19)
  C2_ccombinewnewt_Rdd32               = ( 0,  4)
  C2_ccombinewnewt_Pu4                 = ( 5,  6)
  C2_ccombinewnewt_Rs32                = (16, 20)
  C2_ccombinewnewt_Rt32                = ( 8, 12)
  C2_ccombinewnewf_Rdd32               = ( 0,  4)
  C2_ccombinewnewf_Pu4                 = ( 5,  6)
  C2_ccombinewnewf_Rs32                = (16, 20)
  C2_ccombinewnewf_Rt32                = ( 8, 12)
  C2_ccombinewt_Rdd32                  = ( 0,  4)
  C2_ccombinewt_Pu4                    = ( 5,  6)
  C2_ccombinewt_Rs32                   = (16, 20)
  C2_ccombinewt_Rt32                   = ( 8, 12)
  C2_ccombinewf_Rdd32                  = ( 0,  4)
  C2_ccombinewf_Pu4                    = ( 5,  6)
  C2_ccombinewf_Rs32                   = (16, 20)
  C2_ccombinewf_Rt32                   = ( 8, 12)
  C2_muxii_Rd32                        = ( 0,  4)
  C2_muxii_Pu4                         = (23, 24)
  C2_muxii_s8_0                        = ( 5, 12)
  C2_muxii_S8_0                        = (13, 13)
  C2_muxii_S8_1                        = (16, 22)
  C2_muxir_Rd32                        = ( 0,  4)
  C2_muxir_Pu4                         = (21, 22)
  C2_muxir_Rs32                        = (16, 20)
  C2_muxir_s8_0                        = ( 5, 12)
  C2_muxri_Rd32                        = ( 0,  4)
  C2_muxri_Pu4                         = (21, 22)
  C2_muxri_Rs32                        = (16, 20)
  C2_muxri_s8_0                        = ( 5, 12)
  C2_vmux_Rdd32                        = ( 0,  4)
  C2_vmux_Pu4                          = ( 5,  6)
  C2_vmux_Rss32                        = (16, 20)
  C2_vmux_Rtt32                        = ( 8, 12)
  C2_mask_Rdd32                        = ( 0,  4)
  C2_mask_Pt4                          = ( 8,  9)
  A2_vcmpbeq_Pd4                       = ( 0,  1)
  A2_vcmpbeq_Rss32                     = (16, 20)
  A2_vcmpbeq_Rtt32                     = ( 8, 12)
  A4_vcmpbeqi_Pd4                      = ( 0,  1)
  A4_vcmpbeqi_Rss32                    = (16, 20)
  A4_vcmpbeqi_u8_0                     = ( 5, 12)
  A4_vcmpbeq_any_Pd4                   = ( 0,  1)
  A4_vcmpbeq_any_Rss32                 = (16, 20)
  A4_vcmpbeq_any_Rtt32                 = ( 8, 12)
  A6_vcmpbeq_notany_Pd4                = ( 0,  1)
  A6_vcmpbeq_notany_Rss32              = (16, 20)
  A6_vcmpbeq_notany_Rtt32              = ( 8, 12)
  A2_vcmpbgtu_Pd4                      = ( 0,  1)
  A2_vcmpbgtu_Rss32                    = (16, 20)
  A2_vcmpbgtu_Rtt32                    = ( 8, 12)
  A4_vcmpbgtui_Pd4                     = ( 0,  1)
  A4_vcmpbgtui_Rss32                   = (16, 20)
  A4_vcmpbgtui_u7_0                    = ( 5, 11)
  A4_vcmpbgt_Pd4                       = ( 0,  1)
  A4_vcmpbgt_Rss32                     = (16, 20)
  A4_vcmpbgt_Rtt32                     = ( 8, 12)
  A4_vcmpbgti_Pd4                      = ( 0,  1)
  A4_vcmpbgti_Rss32                    = (16, 20)
  A4_vcmpbgti_s8_0                     = ( 5, 12)
  A4_cmpbeq_Pd4                        = ( 0,  1)
  A4_cmpbeq_Rs32                       = (16, 20)
  A4_cmpbeq_Rt32                       = ( 8, 12)
  A4_cmpbeqi_Pd4                       = ( 0,  1)
  A4_cmpbeqi_Rs32                      = (16, 20)
  A4_cmpbeqi_u8_0                      = ( 5, 12)
  A4_cmpbgtu_Pd4                       = ( 0,  1)
  A4_cmpbgtu_Rs32                      = (16, 20)
  A4_cmpbgtu_Rt32                      = ( 8, 12)
  A4_cmpbgtui_Pd4                      = ( 0,  1)
  A4_cmpbgtui_Rs32                     = (16, 20)
  A4_cmpbgtui_u7_0                     = ( 5, 11)
  A4_cmpbgt_Pd4                        = ( 0,  1)
  A4_cmpbgt_Rs32                       = (16, 20)
  A4_cmpbgt_Rt32                       = ( 8, 12)
  A4_cmpbgti_Pd4                       = ( 0,  1)
  A4_cmpbgti_Rs32                      = (16, 20)
  A4_cmpbgti_s8_0                      = ( 5, 12)
  A2_vcmpheq_Pd4                       = ( 0,  1)
  A2_vcmpheq_Rss32                     = (16, 20)
  A2_vcmpheq_Rtt32                     = ( 8, 12)
  A2_vcmphgt_Pd4                       = ( 0,  1)
  A2_vcmphgt_Rss32                     = (16, 20)
  A2_vcmphgt_Rtt32                     = ( 8, 12)
  A2_vcmphgtu_Pd4                      = ( 0,  1)
  A2_vcmphgtu_Rss32                    = (16, 20)
  A2_vcmphgtu_Rtt32                    = ( 8, 12)
  A4_vcmpheqi_Pd4                      = ( 0,  1)
  A4_vcmpheqi_Rss32                    = (16, 20)
  A4_vcmpheqi_s8_0                     = ( 5, 12)
  A4_vcmphgti_Pd4                      = ( 0,  1)
  A4_vcmphgti_Rss32                    = (16, 20)
  A4_vcmphgti_s8_0                     = ( 5, 12)
  A4_vcmphgtui_Pd4                     = ( 0,  1)
  A4_vcmphgtui_Rss32                   = (16, 20)
  A4_vcmphgtui_u7_0                    = ( 5, 11)
  A4_cmpheq_Pd4                        = ( 0,  1)
  A4_cmpheq_Rs32                       = (16, 20)
  A4_cmpheq_Rt32                       = ( 8, 12)
  A4_cmphgt_Pd4                        = ( 0,  1)
  A4_cmphgt_Rs32                       = (16, 20)
  A4_cmphgt_Rt32                       = ( 8, 12)
  A4_cmphgtu_Pd4                       = ( 0,  1)
  A4_cmphgtu_Rs32                      = (16, 20)
  A4_cmphgtu_Rt32                      = ( 8, 12)
  A4_cmpheqi_Pd4                       = ( 0,  1)
  A4_cmpheqi_Rs32                      = (16, 20)
  A4_cmpheqi_s8_0                      = ( 5, 12)
  A4_cmphgti_Pd4                       = ( 0,  1)
  A4_cmphgti_Rs32                      = (16, 20)
  A4_cmphgti_s8_0                      = ( 5, 12)
  A4_cmphgtui_Pd4                      = ( 0,  1)
  A4_cmphgtui_Rs32                     = (16, 20)
  A4_cmphgtui_u7_0                     = ( 5, 11)
  A2_vcmpweq_Pd4                       = ( 0,  1)
  A2_vcmpweq_Rss32                     = (16, 20)
  A2_vcmpweq_Rtt32                     = ( 8, 12)
  A2_vcmpwgt_Pd4                       = ( 0,  1)
  A2_vcmpwgt_Rss32                     = (16, 20)
  A2_vcmpwgt_Rtt32                     = ( 8, 12)
  A2_vcmpwgtu_Pd4                      = ( 0,  1)
  A2_vcmpwgtu_Rss32                    = (16, 20)
  A2_vcmpwgtu_Rtt32                    = ( 8, 12)
  A4_vcmpweqi_Pd4                      = ( 0,  1)
  A4_vcmpweqi_Rss32                    = (16, 20)
  A4_vcmpweqi_s8_0                     = ( 5, 12)
  A4_vcmpwgti_Pd4                      = ( 0,  1)
  A4_vcmpwgti_Rss32                    = (16, 20)
  A4_vcmpwgti_s8_0                     = ( 5, 12)
  A4_vcmpwgtui_Pd4                     = ( 0,  1)
  A4_vcmpwgtui_Rss32                   = (16, 20)
  A4_vcmpwgtui_u7_0                    = ( 5, 11)
  A4_boundscheck_hi_Pd4                = ( 0,  1)
  A4_boundscheck_hi_Rss32              = (16, 20)
  A4_boundscheck_hi_Rtt32              = ( 8, 12)
  A4_boundscheck_lo_Pd4                = ( 0,  1)
  A4_boundscheck_lo_Rss32              = (16, 20)
  A4_boundscheck_lo_Rtt32              = ( 8, 12)
  A4_tlbmatch_Pd4                      = ( 0,  1)
  A4_tlbmatch_Rss32                    = (16, 20)
  A4_tlbmatch_Rt32                     = ( 8, 12)
  C2_tfrpr_Rd32                        = ( 0,  4)
  C2_tfrpr_Ps4                         = (16, 17)
  C2_tfrrp_Pd4                         = ( 0,  1)
  C2_tfrrp_Rs32                        = (16, 20)
  C4_fastcorner9_Pd4                   = ( 0,  1)
  C4_fastcorner9_Ps4                   = (16, 17)
  C4_fastcorner9_Pt4                   = ( 8,  9)
  C4_fastcorner9_not_Pd4               = ( 0,  1)
  C4_fastcorner9_not_Ps4               = (16, 17)
  C4_fastcorner9_not_Pt4               = ( 8,  9)
  M2_mpy_acc_hh_s0_Rx32                = ( 0,  4)
  M2_mpy_acc_hh_s0_Rs32                = (16, 20)
  M2_mpy_acc_hh_s0_Rt32                = ( 8, 12)
  M2_mpy_acc_hh_s1_Rx32                = ( 0,  4)
  M2_mpy_acc_hh_s1_Rs32                = (16, 20)
  M2_mpy_acc_hh_s1_Rt32                = ( 8, 12)
  M2_mpy_acc_hl_s0_Rx32                = ( 0,  4)
  M2_mpy_acc_hl_s0_Rs32                = (16, 20)
  M2_mpy_acc_hl_s0_Rt32                = ( 8, 12)
  M2_mpy_acc_hl_s1_Rx32                = ( 0,  4)
  M2_mpy_acc_hl_s1_Rs32                = (16, 20)
  M2_mpy_acc_hl_s1_Rt32                = ( 8, 12)
  M2_mpy_acc_lh_s0_Rx32                = ( 0,  4)
  M2_mpy_acc_lh_s0_Rs32                = (16, 20)
  M2_mpy_acc_lh_s0_Rt32                = ( 8, 12)
  M2_mpy_acc_lh_s1_Rx32                = ( 0,  4)
  M2_mpy_acc_lh_s1_Rs32                = (16, 20)
  M2_mpy_acc_lh_s1_Rt32                = ( 8, 12)
  M2_mpy_acc_ll_s0_Rx32                = ( 0,  4)
  M2_mpy_acc_ll_s0_Rs32                = (16, 20)
  M2_mpy_acc_ll_s0_Rt32                = ( 8, 12)
  M2_mpy_acc_ll_s1_Rx32                = ( 0,  4)
  M2_mpy_acc_ll_s1_Rs32                = (16, 20)
  M2_mpy_acc_ll_s1_Rt32                = ( 8, 12)
  M2_mpy_nac_hh_s0_Rx32                = ( 0,  4)
  M2_mpy_nac_hh_s0_Rs32                = (16, 20)
  M2_mpy_nac_hh_s0_Rt32                = ( 8, 12)
  M2_mpy_nac_hh_s1_Rx32                = ( 0,  4)
  M2_mpy_nac_hh_s1_Rs32                = (16, 20)
  M2_mpy_nac_hh_s1_Rt32                = ( 8, 12)
  M2_mpy_nac_hl_s0_Rx32                = ( 0,  4)
  M2_mpy_nac_hl_s0_Rs32                = (16, 20)
  M2_mpy_nac_hl_s0_Rt32                = ( 8, 12)
  M2_mpy_nac_hl_s1_Rx32                = ( 0,  4)
  M2_mpy_nac_hl_s1_Rs32                = (16, 20)
  M2_mpy_nac_hl_s1_Rt32                = ( 8, 12)
  M2_mpy_nac_lh_s0_Rx32                = ( 0,  4)
  M2_mpy_nac_lh_s0_Rs32                = (16, 20)
  M2_mpy_nac_lh_s0_Rt32                = ( 8, 12)
  M2_mpy_nac_lh_s1_Rx32                = ( 0,  4)
  M2_mpy_nac_lh_s1_Rs32                = (16, 20)
  M2_mpy_nac_lh_s1_Rt32                = ( 8, 12)
  M2_mpy_nac_ll_s0_Rx32                = ( 0,  4)
  M2_mpy_nac_ll_s0_Rs32                = (16, 20)
  M2_mpy_nac_ll_s0_Rt32                = ( 8, 12)
  M2_mpy_nac_ll_s1_Rx32                = ( 0,  4)
  M2_mpy_nac_ll_s1_Rs32                = (16, 20)
  M2_mpy_nac_ll_s1_Rt32                = ( 8, 12)
  M2_mpy_acc_sat_hh_s0_Rx32            = ( 0,  4)
  M2_mpy_acc_sat_hh_s0_Rs32            = (16, 20)
  M2_mpy_acc_sat_hh_s0_Rt32            = ( 8, 12)
  M2_mpy_acc_sat_hh_s1_Rx32            = ( 0,  4)
  M2_mpy_acc_sat_hh_s1_Rs32            = (16, 20)
  M2_mpy_acc_sat_hh_s1_Rt32            = ( 8, 12)
  M2_mpy_acc_sat_hl_s0_Rx32            = ( 0,  4)
  M2_mpy_acc_sat_hl_s0_Rs32            = (16, 20)
  M2_mpy_acc_sat_hl_s0_Rt32            = ( 8, 12)
  M2_mpy_acc_sat_hl_s1_Rx32            = ( 0,  4)
  M2_mpy_acc_sat_hl_s1_Rs32            = (16, 20)
  M2_mpy_acc_sat_hl_s1_Rt32            = ( 8, 12)
  M2_mpy_acc_sat_lh_s0_Rx32            = ( 0,  4)
  M2_mpy_acc_sat_lh_s0_Rs32            = (16, 20)
  M2_mpy_acc_sat_lh_s0_Rt32            = ( 8, 12)
  M2_mpy_acc_sat_lh_s1_Rx32            = ( 0,  4)
  M2_mpy_acc_sat_lh_s1_Rs32            = (16, 20)
  M2_mpy_acc_sat_lh_s1_Rt32            = ( 8, 12)
  M2_mpy_acc_sat_ll_s0_Rx32            = ( 0,  4)
  M2_mpy_acc_sat_ll_s0_Rs32            = (16, 20)
  M2_mpy_acc_sat_ll_s0_Rt32            = ( 8, 12)
  M2_mpy_acc_sat_ll_s1_Rx32            = ( 0,  4)
  M2_mpy_acc_sat_ll_s1_Rs32            = (16, 20)
  M2_mpy_acc_sat_ll_s1_Rt32            = ( 8, 12)
  M2_mpy_nac_sat_hh_s0_Rx32            = ( 0,  4)
  M2_mpy_nac_sat_hh_s0_Rs32            = (16, 20)
  M2_mpy_nac_sat_hh_s0_Rt32            = ( 8, 12)
  M2_mpy_nac_sat_hh_s1_Rx32            = ( 0,  4)
  M2_mpy_nac_sat_hh_s1_Rs32            = (16, 20)
  M2_mpy_nac_sat_hh_s1_Rt32            = ( 8, 12)
  M2_mpy_nac_sat_hl_s0_Rx32            = ( 0,  4)
  M2_mpy_nac_sat_hl_s0_Rs32            = (16, 20)
  M2_mpy_nac_sat_hl_s0_Rt32            = ( 8, 12)
  M2_mpy_nac_sat_hl_s1_Rx32            = ( 0,  4)
  M2_mpy_nac_sat_hl_s1_Rs32            = (16, 20)
  M2_mpy_nac_sat_hl_s1_Rt32            = ( 8, 12)
  M2_mpy_nac_sat_lh_s0_Rx32            = ( 0,  4)
  M2_mpy_nac_sat_lh_s0_Rs32            = (16, 20)
  M2_mpy_nac_sat_lh_s0_Rt32            = ( 8, 12)
  M2_mpy_nac_sat_lh_s1_Rx32            = ( 0,  4)
  M2_mpy_nac_sat_lh_s1_Rs32            = (16, 20)
  M2_mpy_nac_sat_lh_s1_Rt32            = ( 8, 12)
  M2_mpy_nac_sat_ll_s0_Rx32            = ( 0,  4)
  M2_mpy_nac_sat_ll_s0_Rs32            = (16, 20)
  M2_mpy_nac_sat_ll_s0_Rt32            = ( 8, 12)
  M2_mpy_nac_sat_ll_s1_Rx32            = ( 0,  4)
  M2_mpy_nac_sat_ll_s1_Rs32            = (16, 20)
  M2_mpy_nac_sat_ll_s1_Rt32            = ( 8, 12)
  M2_mpy_hh_s0_Rd32                    = ( 0,  4)
  M2_mpy_hh_s0_Rs32                    = (16, 20)
  M2_mpy_hh_s0_Rt32                    = ( 8, 12)
  M2_mpy_hh_s1_Rd32                    = ( 0,  4)
  M2_mpy_hh_s1_Rs32                    = (16, 20)
  M2_mpy_hh_s1_Rt32                    = ( 8, 12)
  M2_mpy_hl_s0_Rd32                    = ( 0,  4)
  M2_mpy_hl_s0_Rs32                    = (16, 20)
  M2_mpy_hl_s0_Rt32                    = ( 8, 12)
  M2_mpy_hl_s1_Rd32                    = ( 0,  4)
  M2_mpy_hl_s1_Rs32                    = (16, 20)
  M2_mpy_hl_s1_Rt32                    = ( 8, 12)
  M2_mpy_lh_s0_Rd32                    = ( 0,  4)
  M2_mpy_lh_s0_Rs32                    = (16, 20)
  M2_mpy_lh_s0_Rt32                    = ( 8, 12)
  M2_mpy_lh_s1_Rd32                    = ( 0,  4)
  M2_mpy_lh_s1_Rs32                    = (16, 20)
  M2_mpy_lh_s1_Rt32                    = ( 8, 12)
  M2_mpy_ll_s0_Rd32                    = ( 0,  4)
  M2_mpy_ll_s0_Rs32                    = (16, 20)
  M2_mpy_ll_s0_Rt32                    = ( 8, 12)
  M2_mpy_ll_s1_Rd32                    = ( 0,  4)
  M2_mpy_ll_s1_Rs32                    = (16, 20)
  M2_mpy_ll_s1_Rt32                    = ( 8, 12)
  M2_mpy_sat_hh_s0_Rd32                = ( 0,  4)
  M2_mpy_sat_hh_s0_Rs32                = (16, 20)
  M2_mpy_sat_hh_s0_Rt32                = ( 8, 12)
  M2_mpy_sat_hh_s1_Rd32                = ( 0,  4)
  M2_mpy_sat_hh_s1_Rs32                = (16, 20)
  M2_mpy_sat_hh_s1_Rt32                = ( 8, 12)
  M2_mpy_sat_hl_s0_Rd32                = ( 0,  4)
  M2_mpy_sat_hl_s0_Rs32                = (16, 20)
  M2_mpy_sat_hl_s0_Rt32                = ( 8, 12)
  M2_mpy_sat_hl_s1_Rd32                = ( 0,  4)
  M2_mpy_sat_hl_s1_Rs32                = (16, 20)
  M2_mpy_sat_hl_s1_Rt32                = ( 8, 12)
  M2_mpy_sat_lh_s0_Rd32                = ( 0,  4)
  M2_mpy_sat_lh_s0_Rs32                = (16, 20)
  M2_mpy_sat_lh_s0_Rt32                = ( 8, 12)
  M2_mpy_sat_lh_s1_Rd32                = ( 0,  4)
  M2_mpy_sat_lh_s1_Rs32                = (16, 20)
  M2_mpy_sat_lh_s1_Rt32                = ( 8, 12)
  M2_mpy_sat_ll_s0_Rd32                = ( 0,  4)
  M2_mpy_sat_ll_s0_Rs32                = (16, 20)
  M2_mpy_sat_ll_s0_Rt32                = ( 8, 12)
  M2_mpy_sat_ll_s1_Rd32                = ( 0,  4)
  M2_mpy_sat_ll_s1_Rs32                = (16, 20)
  M2_mpy_sat_ll_s1_Rt32                = ( 8, 12)
  M2_mpy_rnd_hh_s0_Rd32                = ( 0,  4)
  M2_mpy_rnd_hh_s0_Rs32                = (16, 20)
  M2_mpy_rnd_hh_s0_Rt32                = ( 8, 12)
  M2_mpy_rnd_hh_s1_Rd32                = ( 0,  4)
  M2_mpy_rnd_hh_s1_Rs32                = (16, 20)
  M2_mpy_rnd_hh_s1_Rt32                = ( 8, 12)
  M2_mpy_rnd_hl_s0_Rd32                = ( 0,  4)
  M2_mpy_rnd_hl_s0_Rs32                = (16, 20)
  M2_mpy_rnd_hl_s0_Rt32                = ( 8, 12)
  M2_mpy_rnd_hl_s1_Rd32                = ( 0,  4)
  M2_mpy_rnd_hl_s1_Rs32                = (16, 20)
  M2_mpy_rnd_hl_s1_Rt32                = ( 8, 12)
  M2_mpy_rnd_lh_s0_Rd32                = ( 0,  4)
  M2_mpy_rnd_lh_s0_Rs32                = (16, 20)
  M2_mpy_rnd_lh_s0_Rt32                = ( 8, 12)
  M2_mpy_rnd_lh_s1_Rd32                = ( 0,  4)
  M2_mpy_rnd_lh_s1_Rs32                = (16, 20)
  M2_mpy_rnd_lh_s1_Rt32                = ( 8, 12)
  M2_mpy_rnd_ll_s0_Rd32                = ( 0,  4)
  M2_mpy_rnd_ll_s0_Rs32                = (16, 20)
  M2_mpy_rnd_ll_s0_Rt32                = ( 8, 12)
  M2_mpy_rnd_ll_s1_Rd32                = ( 0,  4)
  M2_mpy_rnd_ll_s1_Rs32                = (16, 20)
  M2_mpy_rnd_ll_s1_Rt32                = ( 8, 12)
  M2_mpy_sat_rnd_hh_s0_Rd32            = ( 0,  4)
  M2_mpy_sat_rnd_hh_s0_Rs32            = (16, 20)
  M2_mpy_sat_rnd_hh_s0_Rt32            = ( 8, 12)
  M2_mpy_sat_rnd_hh_s1_Rd32            = ( 0,  4)
  M2_mpy_sat_rnd_hh_s1_Rs32            = (16, 20)
  M2_mpy_sat_rnd_hh_s1_Rt32            = ( 8, 12)
  M2_mpy_sat_rnd_hl_s0_Rd32            = ( 0,  4)
  M2_mpy_sat_rnd_hl_s0_Rs32            = (16, 20)
  M2_mpy_sat_rnd_hl_s0_Rt32            = ( 8, 12)
  M2_mpy_sat_rnd_hl_s1_Rd32            = ( 0,  4)
  M2_mpy_sat_rnd_hl_s1_Rs32            = (16, 20)
  M2_mpy_sat_rnd_hl_s1_Rt32            = ( 8, 12)
  M2_mpy_sat_rnd_lh_s0_Rd32            = ( 0,  4)
  M2_mpy_sat_rnd_lh_s0_Rs32            = (16, 20)
  M2_mpy_sat_rnd_lh_s0_Rt32            = ( 8, 12)
  M2_mpy_sat_rnd_lh_s1_Rd32            = ( 0,  4)
  M2_mpy_sat_rnd_lh_s1_Rs32            = (16, 20)
  M2_mpy_sat_rnd_lh_s1_Rt32            = ( 8, 12)
  M2_mpy_sat_rnd_ll_s0_Rd32            = ( 0,  4)
  M2_mpy_sat_rnd_ll_s0_Rs32            = (16, 20)
  M2_mpy_sat_rnd_ll_s0_Rt32            = ( 8, 12)
  M2_mpy_sat_rnd_ll_s1_Rd32            = ( 0,  4)
  M2_mpy_sat_rnd_ll_s1_Rs32            = (16, 20)
  M2_mpy_sat_rnd_ll_s1_Rt32            = ( 8, 12)
  M2_mpyd_acc_hh_s0_Rxx32              = ( 0,  4)
  M2_mpyd_acc_hh_s0_Rs32               = (16, 20)
  M2_mpyd_acc_hh_s0_Rt32               = ( 8, 12)
  M2_mpyd_acc_hh_s1_Rxx32              = ( 0,  4)
  M2_mpyd_acc_hh_s1_Rs32               = (16, 20)
  M2_mpyd_acc_hh_s1_Rt32               = ( 8, 12)
  M2_mpyd_acc_hl_s0_Rxx32              = ( 0,  4)
  M2_mpyd_acc_hl_s0_Rs32               = (16, 20)
  M2_mpyd_acc_hl_s0_Rt32               = ( 8, 12)
  M2_mpyd_acc_hl_s1_Rxx32              = ( 0,  4)
  M2_mpyd_acc_hl_s1_Rs32               = (16, 20)
  M2_mpyd_acc_hl_s1_Rt32               = ( 8, 12)
  M2_mpyd_acc_lh_s0_Rxx32              = ( 0,  4)
  M2_mpyd_acc_lh_s0_Rs32               = (16, 20)
  M2_mpyd_acc_lh_s0_Rt32               = ( 8, 12)
  M2_mpyd_acc_lh_s1_Rxx32              = ( 0,  4)
  M2_mpyd_acc_lh_s1_Rs32               = (16, 20)
  M2_mpyd_acc_lh_s1_Rt32               = ( 8, 12)
  M2_mpyd_acc_ll_s0_Rxx32              = ( 0,  4)
  M2_mpyd_acc_ll_s0_Rs32               = (16, 20)
  M2_mpyd_acc_ll_s0_Rt32               = ( 8, 12)
  M2_mpyd_acc_ll_s1_Rxx32              = ( 0,  4)
  M2_mpyd_acc_ll_s1_Rs32               = (16, 20)
  M2_mpyd_acc_ll_s1_Rt32               = ( 8, 12)
  M2_mpyd_nac_hh_s0_Rxx32              = ( 0,  4)
  M2_mpyd_nac_hh_s0_Rs32               = (16, 20)
  M2_mpyd_nac_hh_s0_Rt32               = ( 8, 12)
  M2_mpyd_nac_hh_s1_Rxx32              = ( 0,  4)
  M2_mpyd_nac_hh_s1_Rs32               = (16, 20)
  M2_mpyd_nac_hh_s1_Rt32               = ( 8, 12)
  M2_mpyd_nac_hl_s0_Rxx32              = ( 0,  4)
  M2_mpyd_nac_hl_s0_Rs32               = (16, 20)
  M2_mpyd_nac_hl_s0_Rt32               = ( 8, 12)
  M2_mpyd_nac_hl_s1_Rxx32              = ( 0,  4)
  M2_mpyd_nac_hl_s1_Rs32               = (16, 20)
  M2_mpyd_nac_hl_s1_Rt32               = ( 8, 12)
  M2_mpyd_nac_lh_s0_Rxx32              = ( 0,  4)
  M2_mpyd_nac_lh_s0_Rs32               = (16, 20)
  M2_mpyd_nac_lh_s0_Rt32               = ( 8, 12)
  M2_mpyd_nac_lh_s1_Rxx32              = ( 0,  4)
  M2_mpyd_nac_lh_s1_Rs32               = (16, 20)
  M2_mpyd_nac_lh_s1_Rt32               = ( 8, 12)
  M2_mpyd_nac_ll_s0_Rxx32              = ( 0,  4)
  M2_mpyd_nac_ll_s0_Rs32               = (16, 20)
  M2_mpyd_nac_ll_s0_Rt32               = ( 8, 12)
  M2_mpyd_nac_ll_s1_Rxx32              = ( 0,  4)
  M2_mpyd_nac_ll_s1_Rs32               = (16, 20)
  M2_mpyd_nac_ll_s1_Rt32               = ( 8, 12)
  M2_mpyd_hh_s0_Rdd32                  = ( 0,  4)
  M2_mpyd_hh_s0_Rs32                   = (16, 20)
  M2_mpyd_hh_s0_Rt32                   = ( 8, 12)
  M2_mpyd_hh_s1_Rdd32                  = ( 0,  4)
  M2_mpyd_hh_s1_Rs32                   = (16, 20)
  M2_mpyd_hh_s1_Rt32                   = ( 8, 12)
  M2_mpyd_hl_s0_Rdd32                  = ( 0,  4)
  M2_mpyd_hl_s0_Rs32                   = (16, 20)
  M2_mpyd_hl_s0_Rt32                   = ( 8, 12)
  M2_mpyd_hl_s1_Rdd32                  = ( 0,  4)
  M2_mpyd_hl_s1_Rs32                   = (16, 20)
  M2_mpyd_hl_s1_Rt32                   = ( 8, 12)
  M2_mpyd_lh_s0_Rdd32                  = ( 0,  4)
  M2_mpyd_lh_s0_Rs32                   = (16, 20)
  M2_mpyd_lh_s0_Rt32                   = ( 8, 12)
  M2_mpyd_lh_s1_Rdd32                  = ( 0,  4)
  M2_mpyd_lh_s1_Rs32                   = (16, 20)
  M2_mpyd_lh_s1_Rt32                   = ( 8, 12)
  M2_mpyd_ll_s0_Rdd32                  = ( 0,  4)
  M2_mpyd_ll_s0_Rs32                   = (16, 20)
  M2_mpyd_ll_s0_Rt32                   = ( 8, 12)
  M2_mpyd_ll_s1_Rdd32                  = ( 0,  4)
  M2_mpyd_ll_s1_Rs32                   = (16, 20)
  M2_mpyd_ll_s1_Rt32                   = ( 8, 12)
  M2_mpyd_rnd_hh_s0_Rdd32              = ( 0,  4)
  M2_mpyd_rnd_hh_s0_Rs32               = (16, 20)
  M2_mpyd_rnd_hh_s0_Rt32               = ( 8, 12)
  M2_mpyd_rnd_hh_s1_Rdd32              = ( 0,  4)
  M2_mpyd_rnd_hh_s1_Rs32               = (16, 20)
  M2_mpyd_rnd_hh_s1_Rt32               = ( 8, 12)
  M2_mpyd_rnd_hl_s0_Rdd32              = ( 0,  4)
  M2_mpyd_rnd_hl_s0_Rs32               = (16, 20)
  M2_mpyd_rnd_hl_s0_Rt32               = ( 8, 12)
  M2_mpyd_rnd_hl_s1_Rdd32              = ( 0,  4)
  M2_mpyd_rnd_hl_s1_Rs32               = (16, 20)
  M2_mpyd_rnd_hl_s1_Rt32               = ( 8, 12)
  M2_mpyd_rnd_lh_s0_Rdd32              = ( 0,  4)
  M2_mpyd_rnd_lh_s0_Rs32               = (16, 20)
  M2_mpyd_rnd_lh_s0_Rt32               = ( 8, 12)
  M2_mpyd_rnd_lh_s1_Rdd32              = ( 0,  4)
  M2_mpyd_rnd_lh_s1_Rs32               = (16, 20)
  M2_mpyd_rnd_lh_s1_Rt32               = ( 8, 12)
  M2_mpyd_rnd_ll_s0_Rdd32              = ( 0,  4)
  M2_mpyd_rnd_ll_s0_Rs32               = (16, 20)
  M2_mpyd_rnd_ll_s0_Rt32               = ( 8, 12)
  M2_mpyd_rnd_ll_s1_Rdd32              = ( 0,  4)
  M2_mpyd_rnd_ll_s1_Rs32               = (16, 20)
  M2_mpyd_rnd_ll_s1_Rt32               = ( 8, 12)
  M2_mpyu_acc_hh_s0_Rx32               = ( 0,  4)
  M2_mpyu_acc_hh_s0_Rs32               = (16, 20)
  M2_mpyu_acc_hh_s0_Rt32               = ( 8, 12)
  M2_mpyu_acc_hh_s1_Rx32               = ( 0,  4)
  M2_mpyu_acc_hh_s1_Rs32               = (16, 20)
  M2_mpyu_acc_hh_s1_Rt32               = ( 8, 12)
  M2_mpyu_acc_hl_s0_Rx32               = ( 0,  4)
  M2_mpyu_acc_hl_s0_Rs32               = (16, 20)
  M2_mpyu_acc_hl_s0_Rt32               = ( 8, 12)
  M2_mpyu_acc_hl_s1_Rx32               = ( 0,  4)
  M2_mpyu_acc_hl_s1_Rs32               = (16, 20)
  M2_mpyu_acc_hl_s1_Rt32               = ( 8, 12)
  M2_mpyu_acc_lh_s0_Rx32               = ( 0,  4)
  M2_mpyu_acc_lh_s0_Rs32               = (16, 20)
  M2_mpyu_acc_lh_s0_Rt32               = ( 8, 12)
  M2_mpyu_acc_lh_s1_Rx32               = ( 0,  4)
  M2_mpyu_acc_lh_s1_Rs32               = (16, 20)
  M2_mpyu_acc_lh_s1_Rt32               = ( 8, 12)
  M2_mpyu_acc_ll_s0_Rx32               = ( 0,  4)
  M2_mpyu_acc_ll_s0_Rs32               = (16, 20)
  M2_mpyu_acc_ll_s0_Rt32               = ( 8, 12)
  M2_mpyu_acc_ll_s1_Rx32               = ( 0,  4)
  M2_mpyu_acc_ll_s1_Rs32               = (16, 20)
  M2_mpyu_acc_ll_s1_Rt32               = ( 8, 12)
  M2_mpyu_nac_hh_s0_Rx32               = ( 0,  4)
  M2_mpyu_nac_hh_s0_Rs32               = (16, 20)
  M2_mpyu_nac_hh_s0_Rt32               = ( 8, 12)
  M2_mpyu_nac_hh_s1_Rx32               = ( 0,  4)
  M2_mpyu_nac_hh_s1_Rs32               = (16, 20)
  M2_mpyu_nac_hh_s1_Rt32               = ( 8, 12)
  M2_mpyu_nac_hl_s0_Rx32               = ( 0,  4)
  M2_mpyu_nac_hl_s0_Rs32               = (16, 20)
  M2_mpyu_nac_hl_s0_Rt32               = ( 8, 12)
  M2_mpyu_nac_hl_s1_Rx32               = ( 0,  4)
  M2_mpyu_nac_hl_s1_Rs32               = (16, 20)
  M2_mpyu_nac_hl_s1_Rt32               = ( 8, 12)
  M2_mpyu_nac_lh_s0_Rx32               = ( 0,  4)
  M2_mpyu_nac_lh_s0_Rs32               = (16, 20)
  M2_mpyu_nac_lh_s0_Rt32               = ( 8, 12)
  M2_mpyu_nac_lh_s1_Rx32               = ( 0,  4)
  M2_mpyu_nac_lh_s1_Rs32               = (16, 20)
  M2_mpyu_nac_lh_s1_Rt32               = ( 8, 12)
  M2_mpyu_nac_ll_s0_Rx32               = ( 0,  4)
  M2_mpyu_nac_ll_s0_Rs32               = (16, 20)
  M2_mpyu_nac_ll_s0_Rt32               = ( 8, 12)
  M2_mpyu_nac_ll_s1_Rx32               = ( 0,  4)
  M2_mpyu_nac_ll_s1_Rs32               = (16, 20)
  M2_mpyu_nac_ll_s1_Rt32               = ( 8, 12)
  M2_mpyu_hh_s0_Rd32                   = ( 0,  4)
  M2_mpyu_hh_s0_Rs32                   = (16, 20)
  M2_mpyu_hh_s0_Rt32                   = ( 8, 12)
  M2_mpyu_hh_s1_Rd32                   = ( 0,  4)
  M2_mpyu_hh_s1_Rs32                   = (16, 20)
  M2_mpyu_hh_s1_Rt32                   = ( 8, 12)
  M2_mpyu_hl_s0_Rd32                   = ( 0,  4)
  M2_mpyu_hl_s0_Rs32                   = (16, 20)
  M2_mpyu_hl_s0_Rt32                   = ( 8, 12)
  M2_mpyu_hl_s1_Rd32                   = ( 0,  4)
  M2_mpyu_hl_s1_Rs32                   = (16, 20)
  M2_mpyu_hl_s1_Rt32                   = ( 8, 12)
  M2_mpyu_lh_s0_Rd32                   = ( 0,  4)
  M2_mpyu_lh_s0_Rs32                   = (16, 20)
  M2_mpyu_lh_s0_Rt32                   = ( 8, 12)
  M2_mpyu_lh_s1_Rd32                   = ( 0,  4)
  M2_mpyu_lh_s1_Rs32                   = (16, 20)
  M2_mpyu_lh_s1_Rt32                   = ( 8, 12)
  M2_mpyu_ll_s0_Rd32                   = ( 0,  4)
  M2_mpyu_ll_s0_Rs32                   = (16, 20)
  M2_mpyu_ll_s0_Rt32                   = ( 8, 12)
  M2_mpyu_ll_s1_Rd32                   = ( 0,  4)
  M2_mpyu_ll_s1_Rs32                   = (16, 20)
  M2_mpyu_ll_s1_Rt32                   = ( 8, 12)
  M2_mpyud_acc_hh_s0_Rxx32             = ( 0,  4)
  M2_mpyud_acc_hh_s0_Rs32              = (16, 20)
  M2_mpyud_acc_hh_s0_Rt32              = ( 8, 12)
  M2_mpyud_acc_hh_s1_Rxx32             = ( 0,  4)
  M2_mpyud_acc_hh_s1_Rs32              = (16, 20)
  M2_mpyud_acc_hh_s1_Rt32              = ( 8, 12)
  M2_mpyud_acc_hl_s0_Rxx32             = ( 0,  4)
  M2_mpyud_acc_hl_s0_Rs32              = (16, 20)
  M2_mpyud_acc_hl_s0_Rt32              = ( 8, 12)
  M2_mpyud_acc_hl_s1_Rxx32             = ( 0,  4)
  M2_mpyud_acc_hl_s1_Rs32              = (16, 20)
  M2_mpyud_acc_hl_s1_Rt32              = ( 8, 12)
  M2_mpyud_acc_lh_s0_Rxx32             = ( 0,  4)
  M2_mpyud_acc_lh_s0_Rs32              = (16, 20)
  M2_mpyud_acc_lh_s0_Rt32              = ( 8, 12)
  M2_mpyud_acc_lh_s1_Rxx32             = ( 0,  4)
  M2_mpyud_acc_lh_s1_Rs32              = (16, 20)
  M2_mpyud_acc_lh_s1_Rt32              = ( 8, 12)
  M2_mpyud_acc_ll_s0_Rxx32             = ( 0,  4)
  M2_mpyud_acc_ll_s0_Rs32              = (16, 20)
  M2_mpyud_acc_ll_s0_Rt32              = ( 8, 12)
  M2_mpyud_acc_ll_s1_Rxx32             = ( 0,  4)
  M2_mpyud_acc_ll_s1_Rs32              = (16, 20)
  M2_mpyud_acc_ll_s1_Rt32              = ( 8, 12)
  M2_mpyud_nac_hh_s0_Rxx32             = ( 0,  4)
  M2_mpyud_nac_hh_s0_Rs32              = (16, 20)
  M2_mpyud_nac_hh_s0_Rt32              = ( 8, 12)
  M2_mpyud_nac_hh_s1_Rxx32             = ( 0,  4)
  M2_mpyud_nac_hh_s1_Rs32              = (16, 20)
  M2_mpyud_nac_hh_s1_Rt32              = ( 8, 12)
  M2_mpyud_nac_hl_s0_Rxx32             = ( 0,  4)
  M2_mpyud_nac_hl_s0_Rs32              = (16, 20)
  M2_mpyud_nac_hl_s0_Rt32              = ( 8, 12)
  M2_mpyud_nac_hl_s1_Rxx32             = ( 0,  4)
  M2_mpyud_nac_hl_s1_Rs32              = (16, 20)
  M2_mpyud_nac_hl_s1_Rt32              = ( 8, 12)
  M2_mpyud_nac_lh_s0_Rxx32             = ( 0,  4)
  M2_mpyud_nac_lh_s0_Rs32              = (16, 20)
  M2_mpyud_nac_lh_s0_Rt32              = ( 8, 12)
  M2_mpyud_nac_lh_s1_Rxx32             = ( 0,  4)
  M2_mpyud_nac_lh_s1_Rs32              = (16, 20)
  M2_mpyud_nac_lh_s1_Rt32              = ( 8, 12)
  M2_mpyud_nac_ll_s0_Rxx32             = ( 0,  4)
  M2_mpyud_nac_ll_s0_Rs32              = (16, 20)
  M2_mpyud_nac_ll_s0_Rt32              = ( 8, 12)
  M2_mpyud_nac_ll_s1_Rxx32             = ( 0,  4)
  M2_mpyud_nac_ll_s1_Rs32              = (16, 20)
  M2_mpyud_nac_ll_s1_Rt32              = ( 8, 12)
  M2_mpyud_hh_s0_Rdd32                 = ( 0,  4)
  M2_mpyud_hh_s0_Rs32                  = (16, 20)
  M2_mpyud_hh_s0_Rt32                  = ( 8, 12)
  M2_mpyud_hh_s1_Rdd32                 = ( 0,  4)
  M2_mpyud_hh_s1_Rs32                  = (16, 20)
  M2_mpyud_hh_s1_Rt32                  = ( 8, 12)
  M2_mpyud_hl_s0_Rdd32                 = ( 0,  4)
  M2_mpyud_hl_s0_Rs32                  = (16, 20)
  M2_mpyud_hl_s0_Rt32                  = ( 8, 12)
  M2_mpyud_hl_s1_Rdd32                 = ( 0,  4)
  M2_mpyud_hl_s1_Rs32                  = (16, 20)
  M2_mpyud_hl_s1_Rt32                  = ( 8, 12)
  M2_mpyud_lh_s0_Rdd32                 = ( 0,  4)
  M2_mpyud_lh_s0_Rs32                  = (16, 20)
  M2_mpyud_lh_s0_Rt32                  = ( 8, 12)
  M2_mpyud_lh_s1_Rdd32                 = ( 0,  4)
  M2_mpyud_lh_s1_Rs32                  = (16, 20)
  M2_mpyud_lh_s1_Rt32                  = ( 8, 12)
  M2_mpyud_ll_s0_Rdd32                 = ( 0,  4)
  M2_mpyud_ll_s0_Rs32                  = (16, 20)
  M2_mpyud_ll_s0_Rt32                  = ( 8, 12)
  M2_mpyud_ll_s1_Rdd32                 = ( 0,  4)
  M2_mpyud_ll_s1_Rs32                  = (16, 20)
  M2_mpyud_ll_s1_Rt32                  = ( 8, 12)
  M2_mpysip_Rd32                       = ( 0,  4)
  M2_mpysip_Rs32                       = (16, 20)
  M2_mpysip_u8_0                       = ( 5, 12)
  M2_mpysin_Rd32                       = ( 0,  4)
  M2_mpysin_Rs32                       = (16, 20)
  M2_mpysin_u8_0                       = ( 5, 12)
  M2_macsip_Rx32                       = ( 0,  4)
  M2_macsip_Rs32                       = (16, 20)
  M2_macsip_u8_0                       = ( 5, 12)
  M2_macsin_Rx32                       = ( 0,  4)
  M2_macsin_Rs32                       = (16, 20)
  M2_macsin_u8_0                       = ( 5, 12)
  M2_dpmpyss_s0_Rdd32                  = ( 0,  4)
  M2_dpmpyss_s0_Rs32                   = (16, 20)
  M2_dpmpyss_s0_Rt32                   = ( 8, 12)
  M2_dpmpyss_acc_s0_Rxx32              = ( 0,  4)
  M2_dpmpyss_acc_s0_Rs32               = (16, 20)
  M2_dpmpyss_acc_s0_Rt32               = ( 8, 12)
  M2_dpmpyss_nac_s0_Rxx32              = ( 0,  4)
  M2_dpmpyss_nac_s0_Rs32               = (16, 20)
  M2_dpmpyss_nac_s0_Rt32               = ( 8, 12)
  M2_dpmpyuu_s0_Rdd32                  = ( 0,  4)
  M2_dpmpyuu_s0_Rs32                   = (16, 20)
  M2_dpmpyuu_s0_Rt32                   = ( 8, 12)
  M2_dpmpyuu_acc_s0_Rxx32              = ( 0,  4)
  M2_dpmpyuu_acc_s0_Rs32               = (16, 20)
  M2_dpmpyuu_acc_s0_Rt32               = ( 8, 12)
  M2_dpmpyuu_nac_s0_Rxx32              = ( 0,  4)
  M2_dpmpyuu_nac_s0_Rs32               = (16, 20)
  M2_dpmpyuu_nac_s0_Rt32               = ( 8, 12)
  M2_mpy_up_Rd32                       = ( 0,  4)
  M2_mpy_up_Rs32                       = (16, 20)
  M2_mpy_up_Rt32                       = ( 8, 12)
  M2_mpy_up_s1_Rd32                    = ( 0,  4)
  M2_mpy_up_s1_Rs32                    = (16, 20)
  M2_mpy_up_s1_Rt32                    = ( 8, 12)
  M2_mpy_up_s1_sat_Rd32                = ( 0,  4)
  M2_mpy_up_s1_sat_Rs32                = (16, 20)
  M2_mpy_up_s1_sat_Rt32                = ( 8, 12)
  M2_mpyu_up_Rd32                      = ( 0,  4)
  M2_mpyu_up_Rs32                      = (16, 20)
  M2_mpyu_up_Rt32                      = ( 8, 12)
  M2_mpysu_up_Rd32                     = ( 0,  4)
  M2_mpysu_up_Rs32                     = (16, 20)
  M2_mpysu_up_Rt32                     = ( 8, 12)
  M2_dpmpyss_rnd_s0_Rd32               = ( 0,  4)
  M2_dpmpyss_rnd_s0_Rs32               = (16, 20)
  M2_dpmpyss_rnd_s0_Rt32               = ( 8, 12)
  M4_mac_up_s1_sat_Rx32                = ( 0,  4)
  M4_mac_up_s1_sat_Rs32                = (16, 20)
  M4_mac_up_s1_sat_Rt32                = ( 8, 12)
  M4_nac_up_s1_sat_Rx32                = ( 0,  4)
  M4_nac_up_s1_sat_Rs32                = (16, 20)
  M4_nac_up_s1_sat_Rt32                = ( 8, 12)
  M2_mpyi_Rd32                         = ( 0,  4)
  M2_mpyi_Rs32                         = (16, 20)
  M2_mpyi_Rt32                         = ( 8, 12)
  M2_maci_Rx32                         = ( 0,  4)
  M2_maci_Rs32                         = (16, 20)
  M2_maci_Rt32                         = ( 8, 12)
  M2_mnaci_Rx32                        = ( 0,  4)
  M2_mnaci_Rs32                        = (16, 20)
  M2_mnaci_Rt32                        = ( 8, 12)
  M2_acci_Rx32                         = ( 0,  4)
  M2_acci_Rs32                         = (16, 20)
  M2_acci_Rt32                         = ( 8, 12)
  M2_accii_Rx32                        = ( 0,  4)
  M2_accii_Rs32                        = (16, 20)
  M2_accii_s8_0                        = ( 5, 12)
  M2_nacci_Rx32                        = ( 0,  4)
  M2_nacci_Rs32                        = (16, 20)
  M2_nacci_Rt32                        = ( 8, 12)
  M2_naccii_Rx32                       = ( 0,  4)
  M2_naccii_Rs32                       = (16, 20)
  M2_naccii_s8_0                       = ( 5, 12)
  M2_subacc_Rx32                       = ( 0,  4)
  M2_subacc_Rt32                       = ( 8, 12)
  M2_subacc_Rs32                       = (16, 20)
  M4_mpyrr_addr_Ry32                   = ( 8, 12)
  M4_mpyrr_addr_Ru32                   = ( 0,  4)
  M4_mpyrr_addr_Rs32                   = (16, 20)
  M4_mpyri_addr_u2_Rd32                = ( 8, 12)
  M4_mpyri_addr_u2_Ru32                = ( 0,  4)
  M4_mpyri_addr_u2_Rs32                = (16, 20)
  M4_mpyri_addr_u2_u6_2_0              = ( 5,  7)
  M4_mpyri_addr_u2_u6_2_1              = (13, 13)
  M4_mpyri_addr_u2_u6_2_2              = (21, 22)
  M4_mpyri_addr_Rd32                   = ( 8, 12)
  M4_mpyri_addr_Ru32                   = ( 0,  4)
  M4_mpyri_addr_Rs32                   = (16, 20)
  M4_mpyri_addr_u6_0                   = ( 5,  7)
  M4_mpyri_addr_u6_1                   = (13, 13)
  M4_mpyri_addr_u6_2                   = (21, 22)
  M4_mpyri_addi_Rd32                   = ( 8, 12)
  M4_mpyri_addi_Rs32                   = (16, 20)
  M4_mpyri_addi_u6_0                   = ( 5,  7)
  M4_mpyri_addi_u6_1                   = (13, 13)
  M4_mpyri_addi_u6_2                   = (21, 22)
  M4_mpyri_addi_U6_0                   = ( 0,  4)
  M4_mpyri_addi_U6_1                   = (23, 23)
  M4_mpyrr_addi_Rd32                   = ( 0,  4)
  M4_mpyrr_addi_Rs32                   = (16, 20)
  M4_mpyrr_addi_Rt32                   = ( 8, 12)
  M4_mpyrr_addi_u6_0                   = ( 5,  7)
  M4_mpyrr_addi_u6_1                   = (13, 13)
  M4_mpyrr_addi_u6_2                   = (21, 22)
  M2_vmpy2s_s0_Rdd32                   = ( 0,  4)
  M2_vmpy2s_s0_Rs32                    = (16, 20)
  M2_vmpy2s_s0_Rt32                    = ( 8, 12)
  M2_vmpy2s_s1_Rdd32                   = ( 0,  4)
  M2_vmpy2s_s1_Rs32                    = (16, 20)
  M2_vmpy2s_s1_Rt32                    = ( 8, 12)
  M2_vmac2s_s0_Rxx32                   = ( 0,  4)
  M2_vmac2s_s0_Rs32                    = (16, 20)
  M2_vmac2s_s0_Rt32                    = ( 8, 12)
  M2_vmac2s_s1_Rxx32                   = ( 0,  4)
  M2_vmac2s_s1_Rs32                    = (16, 20)
  M2_vmac2s_s1_Rt32                    = ( 8, 12)
  M2_vmpy2su_s0_Rdd32                  = ( 0,  4)
  M2_vmpy2su_s0_Rs32                   = (16, 20)
  M2_vmpy2su_s0_Rt32                   = ( 8, 12)
  M2_vmpy2su_s1_Rdd32                  = ( 0,  4)
  M2_vmpy2su_s1_Rs32                   = (16, 20)
  M2_vmpy2su_s1_Rt32                   = ( 8, 12)
  M2_vmac2su_s0_Rxx32                  = ( 0,  4)
  M2_vmac2su_s0_Rs32                   = (16, 20)
  M2_vmac2su_s0_Rt32                   = ( 8, 12)
  M2_vmac2su_s1_Rxx32                  = ( 0,  4)
  M2_vmac2su_s1_Rs32                   = (16, 20)
  M2_vmac2su_s1_Rt32                   = ( 8, 12)
  M2_vmpy2s_s0pack_Rd32                = ( 0,  4)
  M2_vmpy2s_s0pack_Rs32                = (16, 20)
  M2_vmpy2s_s0pack_Rt32                = ( 8, 12)
  M2_vmpy2s_s1pack_Rd32                = ( 0,  4)
  M2_vmpy2s_s1pack_Rs32                = (16, 20)
  M2_vmpy2s_s1pack_Rt32                = ( 8, 12)
  M2_vmac2_Rxx32                       = ( 0,  4)
  M2_vmac2_Rs32                        = (16, 20)
  M2_vmac2_Rt32                        = ( 8, 12)
  M2_vmpy2es_s0_Rdd32                  = ( 0,  4)
  M2_vmpy2es_s0_Rss32                  = (16, 20)
  M2_vmpy2es_s0_Rtt32                  = ( 8, 12)
  M2_vmpy2es_s1_Rdd32                  = ( 0,  4)
  M2_vmpy2es_s1_Rss32                  = (16, 20)
  M2_vmpy2es_s1_Rtt32                  = ( 8, 12)
  M2_vmac2es_s0_Rxx32                  = ( 0,  4)
  M2_vmac2es_s0_Rss32                  = (16, 20)
  M2_vmac2es_s0_Rtt32                  = ( 8, 12)
  M2_vmac2es_s1_Rxx32                  = ( 0,  4)
  M2_vmac2es_s1_Rss32                  = (16, 20)
  M2_vmac2es_s1_Rtt32                  = ( 8, 12)
  M2_vmac2es_Rxx32                     = ( 0,  4)
  M2_vmac2es_Rss32                     = (16, 20)
  M2_vmac2es_Rtt32                     = ( 8, 12)
  M2_vrmac_s0_Rxx32                    = ( 0,  4)
  M2_vrmac_s0_Rss32                    = (16, 20)
  M2_vrmac_s0_Rtt32                    = ( 8, 12)
  M2_vrmpy_s0_Rdd32                    = ( 0,  4)
  M2_vrmpy_s0_Rss32                    = (16, 20)
  M2_vrmpy_s0_Rtt32                    = ( 8, 12)
  M2_vdmpyrs_s0_Rd32                   = ( 0,  4)
  M2_vdmpyrs_s0_Rss32                  = (16, 20)
  M2_vdmpyrs_s0_Rtt32                  = ( 8, 12)
  M2_vdmpyrs_s1_Rd32                   = ( 0,  4)
  M2_vdmpyrs_s1_Rss32                  = (16, 20)
  M2_vdmpyrs_s1_Rtt32                  = ( 8, 12)
  M5_vrmpybuu_Rdd32                    = ( 0,  4)
  M5_vrmpybuu_Rss32                    = (16, 20)
  M5_vrmpybuu_Rtt32                    = ( 8, 12)
  M5_vrmacbuu_Rxx32                    = ( 0,  4)
  M5_vrmacbuu_Rss32                    = (16, 20)
  M5_vrmacbuu_Rtt32                    = ( 8, 12)
  M5_vrmpybsu_Rdd32                    = ( 0,  4)
  M5_vrmpybsu_Rss32                    = (16, 20)
  M5_vrmpybsu_Rtt32                    = ( 8, 12)
  M5_vrmacbsu_Rxx32                    = ( 0,  4)
  M5_vrmacbsu_Rss32                    = (16, 20)
  M5_vrmacbsu_Rtt32                    = ( 8, 12)
  M5_vmpybuu_Rdd32                     = ( 0,  4)
  M5_vmpybuu_Rs32                      = (16, 20)
  M5_vmpybuu_Rt32                      = ( 8, 12)
  M5_vmpybsu_Rdd32                     = ( 0,  4)
  M5_vmpybsu_Rs32                      = (16, 20)
  M5_vmpybsu_Rt32                      = ( 8, 12)
  M5_vmacbuu_Rxx32                     = ( 0,  4)
  M5_vmacbuu_Rs32                      = (16, 20)
  M5_vmacbuu_Rt32                      = ( 8, 12)
  M5_vmacbsu_Rxx32                     = ( 0,  4)
  M5_vmacbsu_Rs32                      = (16, 20)
  M5_vmacbsu_Rt32                      = ( 8, 12)
  M5_vdmpybsu_Rdd32                    = ( 0,  4)
  M5_vdmpybsu_Rss32                    = (16, 20)
  M5_vdmpybsu_Rtt32                    = ( 8, 12)
  M5_vdmacbsu_Rxx32                    = ( 0,  4)
  M5_vdmacbsu_Rss32                    = (16, 20)
  M5_vdmacbsu_Rtt32                    = ( 8, 12)
  M2_vdmacs_s0_Rxx32                   = ( 0,  4)
  M2_vdmacs_s0_Rss32                   = (16, 20)
  M2_vdmacs_s0_Rtt32                   = ( 8, 12)
  M2_vdmacs_s1_Rxx32                   = ( 0,  4)
  M2_vdmacs_s1_Rss32                   = (16, 20)
  M2_vdmacs_s1_Rtt32                   = ( 8, 12)
  M2_vdmpys_s0_Rdd32                   = ( 0,  4)
  M2_vdmpys_s0_Rss32                   = (16, 20)
  M2_vdmpys_s0_Rtt32                   = ( 8, 12)
  M2_vdmpys_s1_Rdd32                   = ( 0,  4)
  M2_vdmpys_s1_Rss32                   = (16, 20)
  M2_vdmpys_s1_Rtt32                   = ( 8, 12)
  M2_cmpyrs_s0_Rd32                    = ( 0,  4)
  M2_cmpyrs_s0_Rs32                    = (16, 20)
  M2_cmpyrs_s0_Rt32                    = ( 8, 12)
  M2_cmpyrs_s1_Rd32                    = ( 0,  4)
  M2_cmpyrs_s1_Rs32                    = (16, 20)
  M2_cmpyrs_s1_Rt32                    = ( 8, 12)
  M2_cmpyrsc_s0_Rd32                   = ( 0,  4)
  M2_cmpyrsc_s0_Rs32                   = (16, 20)
  M2_cmpyrsc_s0_Rt32                   = ( 8, 12)
  M2_cmpyrsc_s1_Rd32                   = ( 0,  4)
  M2_cmpyrsc_s1_Rs32                   = (16, 20)
  M2_cmpyrsc_s1_Rt32                   = ( 8, 12)
  M2_cmacs_s0_Rxx32                    = ( 0,  4)
  M2_cmacs_s0_Rs32                     = (16, 20)
  M2_cmacs_s0_Rt32                     = ( 8, 12)
  M2_cmacs_s1_Rxx32                    = ( 0,  4)
  M2_cmacs_s1_Rs32                     = (16, 20)
  M2_cmacs_s1_Rt32                     = ( 8, 12)
  M2_cmacsc_s0_Rxx32                   = ( 0,  4)
  M2_cmacsc_s0_Rs32                    = (16, 20)
  M2_cmacsc_s0_Rt32                    = ( 8, 12)
  M2_cmacsc_s1_Rxx32                   = ( 0,  4)
  M2_cmacsc_s1_Rs32                    = (16, 20)
  M2_cmacsc_s1_Rt32                    = ( 8, 12)
  M2_cmpys_s0_Rdd32                    = ( 0,  4)
  M2_cmpys_s0_Rs32                     = (16, 20)
  M2_cmpys_s0_Rt32                     = ( 8, 12)
  M2_cmpys_s1_Rdd32                    = ( 0,  4)
  M2_cmpys_s1_Rs32                     = (16, 20)
  M2_cmpys_s1_Rt32                     = ( 8, 12)
  M2_cmpysc_s0_Rdd32                   = ( 0,  4)
  M2_cmpysc_s0_Rs32                    = (16, 20)
  M2_cmpysc_s0_Rt32                    = ( 8, 12)
  M2_cmpysc_s1_Rdd32                   = ( 0,  4)
  M2_cmpysc_s1_Rs32                    = (16, 20)
  M2_cmpysc_s1_Rt32                    = ( 8, 12)
  M2_cnacs_s0_Rxx32                    = ( 0,  4)
  M2_cnacs_s0_Rs32                     = (16, 20)
  M2_cnacs_s0_Rt32                     = ( 8, 12)
  M2_cnacs_s1_Rxx32                    = ( 0,  4)
  M2_cnacs_s1_Rs32                     = (16, 20)
  M2_cnacs_s1_Rt32                     = ( 8, 12)
  M2_cnacsc_s0_Rxx32                   = ( 0,  4)
  M2_cnacsc_s0_Rs32                    = (16, 20)
  M2_cnacsc_s0_Rt32                    = ( 8, 12)
  M2_cnacsc_s1_Rxx32                   = ( 0,  4)
  M2_cnacsc_s1_Rs32                    = (16, 20)
  M2_cnacsc_s1_Rt32                    = ( 8, 12)
  M2_vrcmpys_s1_h_Rdd32                = ( 0,  4)
  M2_vrcmpys_s1_h_Rss32                = (16, 20)
  M2_vrcmpys_s1_h_Rtt32                = ( 8, 12)
  M2_vrcmpys_s1_l_Rdd32                = ( 0,  4)
  M2_vrcmpys_s1_l_Rss32                = (16, 20)
  M2_vrcmpys_s1_l_Rtt32                = ( 8, 12)
  M2_vrcmpys_acc_s1_h_Rxx32            = ( 0,  4)
  M2_vrcmpys_acc_s1_h_Rss32            = (16, 20)
  M2_vrcmpys_acc_s1_h_Rtt32            = ( 8, 12)
  M2_vrcmpys_acc_s1_l_Rxx32            = ( 0,  4)
  M2_vrcmpys_acc_s1_l_Rss32            = (16, 20)
  M2_vrcmpys_acc_s1_l_Rtt32            = ( 8, 12)
  M2_vrcmpys_s1rp_h_Rd32               = ( 0,  4)
  M2_vrcmpys_s1rp_h_Rss32              = (16, 20)
  M2_vrcmpys_s1rp_h_Rtt32              = ( 8, 12)
  M2_vrcmpys_s1rp_l_Rd32               = ( 0,  4)
  M2_vrcmpys_s1rp_l_Rss32              = (16, 20)
  M2_vrcmpys_s1rp_l_Rtt32              = ( 8, 12)
  M2_mmacls_s0_Rxx32                   = ( 0,  4)
  M2_mmacls_s0_Rss32                   = (16, 20)
  M2_mmacls_s0_Rtt32                   = ( 8, 12)
  M2_mmacls_s1_Rxx32                   = ( 0,  4)
  M2_mmacls_s1_Rss32                   = (16, 20)
  M2_mmacls_s1_Rtt32                   = ( 8, 12)
  M2_mmachs_s0_Rxx32                   = ( 0,  4)
  M2_mmachs_s0_Rss32                   = (16, 20)
  M2_mmachs_s0_Rtt32                   = ( 8, 12)
  M2_mmachs_s1_Rxx32                   = ( 0,  4)
  M2_mmachs_s1_Rss32                   = (16, 20)
  M2_mmachs_s1_Rtt32                   = ( 8, 12)
  M2_mmpyl_s0_Rdd32                    = ( 0,  4)
  M2_mmpyl_s0_Rss32                    = (16, 20)
  M2_mmpyl_s0_Rtt32                    = ( 8, 12)
  M2_mmpyl_s1_Rdd32                    = ( 0,  4)
  M2_mmpyl_s1_Rss32                    = (16, 20)
  M2_mmpyl_s1_Rtt32                    = ( 8, 12)
  M2_mmpyh_s0_Rdd32                    = ( 0,  4)
  M2_mmpyh_s0_Rss32                    = (16, 20)
  M2_mmpyh_s0_Rtt32                    = ( 8, 12)
  M2_mmpyh_s1_Rdd32                    = ( 0,  4)
  M2_mmpyh_s1_Rss32                    = (16, 20)
  M2_mmpyh_s1_Rtt32                    = ( 8, 12)
  M2_mmacls_rs0_Rxx32                  = ( 0,  4)
  M2_mmacls_rs0_Rss32                  = (16, 20)
  M2_mmacls_rs0_Rtt32                  = ( 8, 12)
  M2_mmacls_rs1_Rxx32                  = ( 0,  4)
  M2_mmacls_rs1_Rss32                  = (16, 20)
  M2_mmacls_rs1_Rtt32                  = ( 8, 12)
  M2_mmachs_rs0_Rxx32                  = ( 0,  4)
  M2_mmachs_rs0_Rss32                  = (16, 20)
  M2_mmachs_rs0_Rtt32                  = ( 8, 12)
  M2_mmachs_rs1_Rxx32                  = ( 0,  4)
  M2_mmachs_rs1_Rss32                  = (16, 20)
  M2_mmachs_rs1_Rtt32                  = ( 8, 12)
  M2_mmpyl_rs0_Rdd32                   = ( 0,  4)
  M2_mmpyl_rs0_Rss32                   = (16, 20)
  M2_mmpyl_rs0_Rtt32                   = ( 8, 12)
  M2_mmpyl_rs1_Rdd32                   = ( 0,  4)
  M2_mmpyl_rs1_Rss32                   = (16, 20)
  M2_mmpyl_rs1_Rtt32                   = ( 8, 12)
  M2_mmpyh_rs0_Rdd32                   = ( 0,  4)
  M2_mmpyh_rs0_Rss32                   = (16, 20)
  M2_mmpyh_rs0_Rtt32                   = ( 8, 12)
  M2_mmpyh_rs1_Rdd32                   = ( 0,  4)
  M2_mmpyh_rs1_Rss32                   = (16, 20)
  M2_mmpyh_rs1_Rtt32                   = ( 8, 12)
  M4_vrmpyeh_s0_Rdd32                  = ( 0,  4)
  M4_vrmpyeh_s0_Rss32                  = (16, 20)
  M4_vrmpyeh_s0_Rtt32                  = ( 8, 12)
  M4_vrmpyeh_s1_Rdd32                  = ( 0,  4)
  M4_vrmpyeh_s1_Rss32                  = (16, 20)
  M4_vrmpyeh_s1_Rtt32                  = ( 8, 12)
  M4_vrmpyeh_acc_s0_Rxx32              = ( 0,  4)
  M4_vrmpyeh_acc_s0_Rss32              = (16, 20)
  M4_vrmpyeh_acc_s0_Rtt32              = ( 8, 12)
  M4_vrmpyeh_acc_s1_Rxx32              = ( 0,  4)
  M4_vrmpyeh_acc_s1_Rss32              = (16, 20)
  M4_vrmpyeh_acc_s1_Rtt32              = ( 8, 12)
  M4_vrmpyoh_s0_Rdd32                  = ( 0,  4)
  M4_vrmpyoh_s0_Rss32                  = (16, 20)
  M4_vrmpyoh_s0_Rtt32                  = ( 8, 12)
  M4_vrmpyoh_s1_Rdd32                  = ( 0,  4)
  M4_vrmpyoh_s1_Rss32                  = (16, 20)
  M4_vrmpyoh_s1_Rtt32                  = ( 8, 12)
  M4_vrmpyoh_acc_s0_Rxx32              = ( 0,  4)
  M4_vrmpyoh_acc_s0_Rss32              = (16, 20)
  M4_vrmpyoh_acc_s0_Rtt32              = ( 8, 12)
  M4_vrmpyoh_acc_s1_Rxx32              = ( 0,  4)
  M4_vrmpyoh_acc_s1_Rss32              = (16, 20)
  M4_vrmpyoh_acc_s1_Rtt32              = ( 8, 12)
  M2_hmmpyl_rs1_Rd32                   = ( 0,  4)
  M2_hmmpyl_rs1_Rs32                   = (16, 20)
  M2_hmmpyl_rs1_Rt32                   = ( 8, 12)
  M2_hmmpyh_rs1_Rd32                   = ( 0,  4)
  M2_hmmpyh_rs1_Rs32                   = (16, 20)
  M2_hmmpyh_rs1_Rt32                   = ( 8, 12)
  M2_hmmpyl_s1_Rd32                    = ( 0,  4)
  M2_hmmpyl_s1_Rs32                    = (16, 20)
  M2_hmmpyl_s1_Rt32                    = ( 8, 12)
  M2_hmmpyh_s1_Rd32                    = ( 0,  4)
  M2_hmmpyh_s1_Rs32                    = (16, 20)
  M2_hmmpyh_s1_Rt32                    = ( 8, 12)
  M2_mmaculs_s0_Rxx32                  = ( 0,  4)
  M2_mmaculs_s0_Rss32                  = (16, 20)
  M2_mmaculs_s0_Rtt32                  = ( 8, 12)
  M2_mmaculs_s1_Rxx32                  = ( 0,  4)
  M2_mmaculs_s1_Rss32                  = (16, 20)
  M2_mmaculs_s1_Rtt32                  = ( 8, 12)
  M2_mmacuhs_s0_Rxx32                  = ( 0,  4)
  M2_mmacuhs_s0_Rss32                  = (16, 20)
  M2_mmacuhs_s0_Rtt32                  = ( 8, 12)
  M2_mmacuhs_s1_Rxx32                  = ( 0,  4)
  M2_mmacuhs_s1_Rss32                  = (16, 20)
  M2_mmacuhs_s1_Rtt32                  = ( 8, 12)
  M2_mmpyul_s0_Rdd32                   = ( 0,  4)
  M2_mmpyul_s0_Rss32                   = (16, 20)
  M2_mmpyul_s0_Rtt32                   = ( 8, 12)
  M2_mmpyul_s1_Rdd32                   = ( 0,  4)
  M2_mmpyul_s1_Rss32                   = (16, 20)
  M2_mmpyul_s1_Rtt32                   = ( 8, 12)
  M2_mmpyuh_s0_Rdd32                   = ( 0,  4)
  M2_mmpyuh_s0_Rss32                   = (16, 20)
  M2_mmpyuh_s0_Rtt32                   = ( 8, 12)
  M2_mmpyuh_s1_Rdd32                   = ( 0,  4)
  M2_mmpyuh_s1_Rss32                   = (16, 20)
  M2_mmpyuh_s1_Rtt32                   = ( 8, 12)
  M2_mmaculs_rs0_Rxx32                 = ( 0,  4)
  M2_mmaculs_rs0_Rss32                 = (16, 20)
  M2_mmaculs_rs0_Rtt32                 = ( 8, 12)
  M2_mmaculs_rs1_Rxx32                 = ( 0,  4)
  M2_mmaculs_rs1_Rss32                 = (16, 20)
  M2_mmaculs_rs1_Rtt32                 = ( 8, 12)
  M2_mmacuhs_rs0_Rxx32                 = ( 0,  4)
  M2_mmacuhs_rs0_Rss32                 = (16, 20)
  M2_mmacuhs_rs0_Rtt32                 = ( 8, 12)
  M2_mmacuhs_rs1_Rxx32                 = ( 0,  4)
  M2_mmacuhs_rs1_Rss32                 = (16, 20)
  M2_mmacuhs_rs1_Rtt32                 = ( 8, 12)
  M2_mmpyul_rs0_Rdd32                  = ( 0,  4)
  M2_mmpyul_rs0_Rss32                  = (16, 20)
  M2_mmpyul_rs0_Rtt32                  = ( 8, 12)
  M2_mmpyul_rs1_Rdd32                  = ( 0,  4)
  M2_mmpyul_rs1_Rss32                  = (16, 20)
  M2_mmpyul_rs1_Rtt32                  = ( 8, 12)
  M2_mmpyuh_rs0_Rdd32                  = ( 0,  4)
  M2_mmpyuh_rs0_Rss32                  = (16, 20)
  M2_mmpyuh_rs0_Rtt32                  = ( 8, 12)
  M2_mmpyuh_rs1_Rdd32                  = ( 0,  4)
  M2_mmpyuh_rs1_Rss32                  = (16, 20)
  M2_mmpyuh_rs1_Rtt32                  = ( 8, 12)
  M2_vrcmaci_s0_Rxx32                  = ( 0,  4)
  M2_vrcmaci_s0_Rss32                  = (16, 20)
  M2_vrcmaci_s0_Rtt32                  = ( 8, 12)
  M2_vrcmacr_s0_Rxx32                  = ( 0,  4)
  M2_vrcmacr_s0_Rss32                  = (16, 20)
  M2_vrcmacr_s0_Rtt32                  = ( 8, 12)
  M2_vrcmaci_s0c_Rxx32                 = ( 0,  4)
  M2_vrcmaci_s0c_Rss32                 = (16, 20)
  M2_vrcmaci_s0c_Rtt32                 = ( 8, 12)
  M2_vrcmacr_s0c_Rxx32                 = ( 0,  4)
  M2_vrcmacr_s0c_Rss32                 = (16, 20)
  M2_vrcmacr_s0c_Rtt32                 = ( 8, 12)
  M2_cmaci_s0_Rxx32                    = ( 0,  4)
  M2_cmaci_s0_Rs32                     = (16, 20)
  M2_cmaci_s0_Rt32                     = ( 8, 12)
  M2_cmacr_s0_Rxx32                    = ( 0,  4)
  M2_cmacr_s0_Rs32                     = (16, 20)
  M2_cmacr_s0_Rt32                     = ( 8, 12)
  M2_vrcmpyi_s0_Rdd32                  = ( 0,  4)
  M2_vrcmpyi_s0_Rss32                  = (16, 20)
  M2_vrcmpyi_s0_Rtt32                  = ( 8, 12)
  M2_vrcmpyr_s0_Rdd32                  = ( 0,  4)
  M2_vrcmpyr_s0_Rss32                  = (16, 20)
  M2_vrcmpyr_s0_Rtt32                  = ( 8, 12)
  M2_vrcmpyi_s0c_Rdd32                 = ( 0,  4)
  M2_vrcmpyi_s0c_Rss32                 = (16, 20)
  M2_vrcmpyi_s0c_Rtt32                 = ( 8, 12)
  M2_vrcmpyr_s0c_Rdd32                 = ( 0,  4)
  M2_vrcmpyr_s0c_Rss32                 = (16, 20)
  M2_vrcmpyr_s0c_Rtt32                 = ( 8, 12)
  M2_cmpyi_s0_Rdd32                    = ( 0,  4)
  M2_cmpyi_s0_Rs32                     = (16, 20)
  M2_cmpyi_s0_Rt32                     = ( 8, 12)
  M2_cmpyr_s0_Rdd32                    = ( 0,  4)
  M2_cmpyr_s0_Rs32                     = (16, 20)
  M2_cmpyr_s0_Rt32                     = ( 8, 12)
  M4_cmpyi_wh_Rd32                     = ( 0,  4)
  M4_cmpyi_wh_Rss32                    = (16, 20)
  M4_cmpyi_wh_Rt32                     = ( 8, 12)
  M4_cmpyr_wh_Rd32                     = ( 0,  4)
  M4_cmpyr_wh_Rss32                    = (16, 20)
  M4_cmpyr_wh_Rt32                     = ( 8, 12)
  M4_cmpyi_whc_Rd32                    = ( 0,  4)
  M4_cmpyi_whc_Rss32                   = (16, 20)
  M4_cmpyi_whc_Rt32                    = ( 8, 12)
  M4_cmpyr_whc_Rd32                    = ( 0,  4)
  M4_cmpyr_whc_Rss32                   = (16, 20)
  M4_cmpyr_whc_Rt32                    = ( 8, 12)
  M2_vcmpy_s0_sat_i_Rdd32              = ( 0,  4)
  M2_vcmpy_s0_sat_i_Rss32              = (16, 20)
  M2_vcmpy_s0_sat_i_Rtt32              = ( 8, 12)
  M2_vcmpy_s0_sat_r_Rdd32              = ( 0,  4)
  M2_vcmpy_s0_sat_r_Rss32              = (16, 20)
  M2_vcmpy_s0_sat_r_Rtt32              = ( 8, 12)
  M2_vcmpy_s1_sat_i_Rdd32              = ( 0,  4)
  M2_vcmpy_s1_sat_i_Rss32              = (16, 20)
  M2_vcmpy_s1_sat_i_Rtt32              = ( 8, 12)
  M2_vcmpy_s1_sat_r_Rdd32              = ( 0,  4)
  M2_vcmpy_s1_sat_r_Rss32              = (16, 20)
  M2_vcmpy_s1_sat_r_Rtt32              = ( 8, 12)
  M2_vcmac_s0_sat_i_Rxx32              = ( 0,  4)
  M2_vcmac_s0_sat_i_Rss32              = (16, 20)
  M2_vcmac_s0_sat_i_Rtt32              = ( 8, 12)
  M2_vcmac_s0_sat_r_Rxx32              = ( 0,  4)
  M2_vcmac_s0_sat_r_Rss32              = (16, 20)
  M2_vcmac_s0_sat_r_Rtt32              = ( 8, 12)
  S2_vcrotate_Rdd32                    = ( 0,  4)
  S2_vcrotate_Rss32                    = (16, 20)
  S2_vcrotate_Rt32                     = ( 8, 12)
  S4_vrcrotate_acc_Rxx32               = ( 0,  4)
  S4_vrcrotate_acc_Rss32               = (16, 20)
  S4_vrcrotate_acc_Rt32                = ( 8, 12)
  S4_vrcrotate_acc_u2_0                = ( 5,  5)
  S4_vrcrotate_acc_u2_1                = (13, 13)
  S4_vrcrotate_Rdd32                   = ( 0,  4)
  S4_vrcrotate_Rss32                   = (16, 20)
  S4_vrcrotate_Rt32                    = ( 8, 12)
  S4_vrcrotate_u2_0                    = ( 5,  5)
  S4_vrcrotate_u2_1                    = (13, 13)
  S2_vcnegh_Rdd32                      = ( 0,  4)
  S2_vcnegh_Rss32                      = (16, 20)
  S2_vcnegh_Rt32                       = ( 8, 12)
  S2_vrcnegh_Rxx32                     = ( 0,  4)
  S2_vrcnegh_Rss32                     = (16, 20)
  S2_vrcnegh_Rt32                      = ( 8, 12)
  M4_pmpyw_Rdd32                       = ( 0,  4)
  M4_pmpyw_Rs32                        = (16, 20)
  M4_pmpyw_Rt32                        = ( 8, 12)
  M4_vpmpyh_Rdd32                      = ( 0,  4)
  M4_vpmpyh_Rs32                       = (16, 20)
  M4_vpmpyh_Rt32                       = ( 8, 12)
  M4_pmpyw_acc_Rxx32                   = ( 0,  4)
  M4_pmpyw_acc_Rs32                    = (16, 20)
  M4_pmpyw_acc_Rt32                    = ( 8, 12)
  M4_vpmpyh_acc_Rxx32                  = ( 0,  4)
  M4_vpmpyh_acc_Rs32                   = (16, 20)
  M4_vpmpyh_acc_Rt32                   = ( 8, 12)
  M7_dcmpyrw_Rdd32                     = ( 0,  4)
  M7_dcmpyrw_Rss32                     = (16, 20)
  M7_dcmpyrw_Rtt32                     = ( 8, 12)
  M7_dcmpyrw_acc_Rxx32                 = ( 0,  4)
  M7_dcmpyrw_acc_Rss32                 = (16, 20)
  M7_dcmpyrw_acc_Rtt32                 = ( 8, 12)
  M7_dcmpyrwc_Rdd32                    = ( 0,  4)
  M7_dcmpyrwc_Rss32                    = (16, 20)
  M7_dcmpyrwc_Rtt32                    = ( 8, 12)
  M7_dcmpyrwc_acc_Rxx32                = ( 0,  4)
  M7_dcmpyrwc_acc_Rss32                = (16, 20)
  M7_dcmpyrwc_acc_Rtt32                = ( 8, 12)
  M7_dcmpyiw_Rdd32                     = ( 0,  4)
  M7_dcmpyiw_Rss32                     = (16, 20)
  M7_dcmpyiw_Rtt32                     = ( 8, 12)
  M7_dcmpyiw_acc_Rxx32                 = ( 0,  4)
  M7_dcmpyiw_acc_Rss32                 = (16, 20)
  M7_dcmpyiw_acc_Rtt32                 = ( 8, 12)
  M7_dcmpyiwc_Rdd32                    = ( 0,  4)
  M7_dcmpyiwc_Rss32                    = (16, 20)
  M7_dcmpyiwc_Rtt32                    = ( 8, 12)
  M7_dcmpyiwc_acc_Rxx32                = ( 0,  4)
  M7_dcmpyiwc_acc_Rss32                = (16, 20)
  M7_dcmpyiwc_acc_Rtt32                = ( 8, 12)
  M7_wcmpyrw_Rd32                      = ( 0,  4)
  M7_wcmpyrw_Rss32                     = (16, 20)
  M7_wcmpyrw_Rtt32                     = ( 8, 12)
  M7_wcmpyrwc_Rd32                     = ( 0,  4)
  M7_wcmpyrwc_Rss32                    = (16, 20)
  M7_wcmpyrwc_Rtt32                    = ( 8, 12)
  M7_wcmpyiw_Rd32                      = ( 0,  4)
  M7_wcmpyiw_Rss32                     = (16, 20)
  M7_wcmpyiw_Rtt32                     = ( 8, 12)
  M7_wcmpyiwc_Rd32                     = ( 0,  4)
  M7_wcmpyiwc_Rss32                    = (16, 20)
  M7_wcmpyiwc_Rtt32                    = ( 8, 12)
  M7_wcmpyrw_rnd_Rd32                  = ( 0,  4)
  M7_wcmpyrw_rnd_Rss32                 = (16, 20)
  M7_wcmpyrw_rnd_Rtt32                 = ( 8, 12)
  M7_wcmpyrwc_rnd_Rd32                 = ( 0,  4)
  M7_wcmpyrwc_rnd_Rss32                = (16, 20)
  M7_wcmpyrwc_rnd_Rtt32                = ( 8, 12)
  M7_wcmpyiw_rnd_Rd32                  = ( 0,  4)
  M7_wcmpyiw_rnd_Rss32                 = (16, 20)
  M7_wcmpyiw_rnd_Rtt32                 = ( 8, 12)
  M7_wcmpyiwc_rnd_Rd32                 = ( 0,  4)
  M7_wcmpyiwc_rnd_Rss32                = (16, 20)
  M7_wcmpyiwc_rnd_Rtt32                = ( 8, 12)
  A2_add_Rd32                          = ( 0,  4)
  A2_add_Rs32                          = (16, 20)
  A2_add_Rt32                          = ( 8, 12)
  A2_sub_Rd32                          = ( 0,  4)
  A2_sub_Rt32                          = ( 8, 12)
  A2_sub_Rs32                          = (16, 20)
  A2_paddt_Rd32                        = ( 0,  4)
  A2_paddt_Pu4                         = ( 5,  6)
  A2_paddt_Rs32                        = (16, 20)
  A2_paddt_Rt32                        = ( 8, 12)
  A2_paddf_Rd32                        = ( 0,  4)
  A2_paddf_Pu4                         = ( 5,  6)
  A2_paddf_Rs32                        = (16, 20)
  A2_paddf_Rt32                        = ( 8, 12)
  A2_paddtnew_Rd32                     = ( 0,  4)
  A2_paddtnew_Pu4                      = ( 5,  6)
  A2_paddtnew_Rs32                     = (16, 20)
  A2_paddtnew_Rt32                     = ( 8, 12)
  A2_paddfnew_Rd32                     = ( 0,  4)
  A2_paddfnew_Pu4                      = ( 5,  6)
  A2_paddfnew_Rs32                     = (16, 20)
  A2_paddfnew_Rt32                     = ( 8, 12)
  A2_psubt_Rd32                        = ( 0,  4)
  A2_psubt_Pu4                         = ( 5,  6)
  A2_psubt_Rt32                        = ( 8, 12)
  A2_psubt_Rs32                        = (16, 20)
  A2_psubf_Rd32                        = ( 0,  4)
  A2_psubf_Pu4                         = ( 5,  6)
  A2_psubf_Rt32                        = ( 8, 12)
  A2_psubf_Rs32                        = (16, 20)
  A2_psubtnew_Rd32                     = ( 0,  4)
  A2_psubtnew_Pu4                      = ( 5,  6)
  A2_psubtnew_Rt32                     = ( 8, 12)
  A2_psubtnew_Rs32                     = (16, 20)
  A2_psubfnew_Rd32                     = ( 0,  4)
  A2_psubfnew_Pu4                      = ( 5,  6)
  A2_psubfnew_Rt32                     = ( 8, 12)
  A2_psubfnew_Rs32                     = (16, 20)
  A2_paddit_Rd32                       = ( 0,  4)
  A2_paddit_Pu4                        = (21, 22)
  A2_paddit_Rs32                       = (16, 20)
  A2_paddit_s8_0                       = ( 5, 12)
  A2_paddif_Rd32                       = ( 0,  4)
  A2_paddif_Pu4                        = (21, 22)
  A2_paddif_Rs32                       = (16, 20)
  A2_paddif_s8_0                       = ( 5, 12)
  A2_padditnew_Rd32                    = ( 0,  4)
  A2_padditnew_Pu4                     = (21, 22)
  A2_padditnew_Rs32                    = (16, 20)
  A2_padditnew_s8_0                    = ( 5, 12)
  A2_paddifnew_Rd32                    = ( 0,  4)
  A2_paddifnew_Pu4                     = (21, 22)
  A2_paddifnew_Rs32                    = (16, 20)
  A2_paddifnew_s8_0                    = ( 5, 12)
  A2_pxort_Rd32                        = ( 0,  4)
  A2_pxort_Pu4                         = ( 5,  6)
  A2_pxort_Rs32                        = (16, 20)
  A2_pxort_Rt32                        = ( 8, 12)
  A2_pxorf_Rd32                        = ( 0,  4)
  A2_pxorf_Pu4                         = ( 5,  6)
  A2_pxorf_Rs32                        = (16, 20)
  A2_pxorf_Rt32                        = ( 8, 12)
  A2_pxortnew_Rd32                     = ( 0,  4)
  A2_pxortnew_Pu4                      = ( 5,  6)
  A2_pxortnew_Rs32                     = (16, 20)
  A2_pxortnew_Rt32                     = ( 8, 12)
  A2_pxorfnew_Rd32                     = ( 0,  4)
  A2_pxorfnew_Pu4                      = ( 5,  6)
  A2_pxorfnew_Rs32                     = (16, 20)
  A2_pxorfnew_Rt32                     = ( 8, 12)
  A2_pandt_Rd32                        = ( 0,  4)
  A2_pandt_Pu4                         = ( 5,  6)
  A2_pandt_Rs32                        = (16, 20)
  A2_pandt_Rt32                        = ( 8, 12)
  A2_pandf_Rd32                        = ( 0,  4)
  A2_pandf_Pu4                         = ( 5,  6)
  A2_pandf_Rs32                        = (16, 20)
  A2_pandf_Rt32                        = ( 8, 12)
  A2_pandtnew_Rd32                     = ( 0,  4)
  A2_pandtnew_Pu4                      = ( 5,  6)
  A2_pandtnew_Rs32                     = (16, 20)
  A2_pandtnew_Rt32                     = ( 8, 12)
  A2_pandfnew_Rd32                     = ( 0,  4)
  A2_pandfnew_Pu4                      = ( 5,  6)
  A2_pandfnew_Rs32                     = (16, 20)
  A2_pandfnew_Rt32                     = ( 8, 12)
  A2_port_Rd32                         = ( 0,  4)
  A2_port_Pu4                          = ( 5,  6)
  A2_port_Rs32                         = (16, 20)
  A2_port_Rt32                         = ( 8, 12)
  A2_porf_Rd32                         = ( 0,  4)
  A2_porf_Pu4                          = ( 5,  6)
  A2_porf_Rs32                         = (16, 20)
  A2_porf_Rt32                         = ( 8, 12)
  A2_portnew_Rd32                      = ( 0,  4)
  A2_portnew_Pu4                       = ( 5,  6)
  A2_portnew_Rs32                      = (16, 20)
  A2_portnew_Rt32                      = ( 8, 12)
  A2_porfnew_Rd32                      = ( 0,  4)
  A2_porfnew_Pu4                       = ( 5,  6)
  A2_porfnew_Rs32                      = (16, 20)
  A2_porfnew_Rt32                      = ( 8, 12)
  A4_psxtbt_Rd32                       = ( 0,  4)
  A4_psxtbt_Pu4                        = ( 8,  9)
  A4_psxtbt_Rs32                       = (16, 20)
  A4_psxtbf_Rd32                       = ( 0,  4)
  A4_psxtbf_Pu4                        = ( 8,  9)
  A4_psxtbf_Rs32                       = (16, 20)
  A4_psxtbtnew_Rd32                    = ( 0,  4)
  A4_psxtbtnew_Pu4                     = ( 8,  9)
  A4_psxtbtnew_Rs32                    = (16, 20)
  A4_psxtbfnew_Rd32                    = ( 0,  4)
  A4_psxtbfnew_Pu4                     = ( 8,  9)
  A4_psxtbfnew_Rs32                    = (16, 20)
  A4_pzxtbt_Rd32                       = ( 0,  4)
  A4_pzxtbt_Pu4                        = ( 8,  9)
  A4_pzxtbt_Rs32                       = (16, 20)
  A4_pzxtbf_Rd32                       = ( 0,  4)
  A4_pzxtbf_Pu4                        = ( 8,  9)
  A4_pzxtbf_Rs32                       = (16, 20)
  A4_pzxtbtnew_Rd32                    = ( 0,  4)
  A4_pzxtbtnew_Pu4                     = ( 8,  9)
  A4_pzxtbtnew_Rs32                    = (16, 20)
  A4_pzxtbfnew_Rd32                    = ( 0,  4)
  A4_pzxtbfnew_Pu4                     = ( 8,  9)
  A4_pzxtbfnew_Rs32                    = (16, 20)
  A4_psxtht_Rd32                       = ( 0,  4)
  A4_psxtht_Pu4                        = ( 8,  9)
  A4_psxtht_Rs32                       = (16, 20)
  A4_psxthf_Rd32                       = ( 0,  4)
  A4_psxthf_Pu4                        = ( 8,  9)
  A4_psxthf_Rs32                       = (16, 20)
  A4_psxthtnew_Rd32                    = ( 0,  4)
  A4_psxthtnew_Pu4                     = ( 8,  9)
  A4_psxthtnew_Rs32                    = (16, 20)
  A4_psxthfnew_Rd32                    = ( 0,  4)
  A4_psxthfnew_Pu4                     = ( 8,  9)
  A4_psxthfnew_Rs32                    = (16, 20)
  A4_pzxtht_Rd32                       = ( 0,  4)
  A4_pzxtht_Pu4                        = ( 8,  9)
  A4_pzxtht_Rs32                       = (16, 20)
  A4_pzxthf_Rd32                       = ( 0,  4)
  A4_pzxthf_Pu4                        = ( 8,  9)
  A4_pzxthf_Rs32                       = (16, 20)
  A4_pzxthtnew_Rd32                    = ( 0,  4)
  A4_pzxthtnew_Pu4                     = ( 8,  9)
  A4_pzxthtnew_Rs32                    = (16, 20)
  A4_pzxthfnew_Rd32                    = ( 0,  4)
  A4_pzxthfnew_Pu4                     = ( 8,  9)
  A4_pzxthfnew_Rs32                    = (16, 20)
  A4_paslht_Rd32                       = ( 0,  4)
  A4_paslht_Pu4                        = ( 8,  9)
  A4_paslht_Rs32                       = (16, 20)
  A4_paslhf_Rd32                       = ( 0,  4)
  A4_paslhf_Pu4                        = ( 8,  9)
  A4_paslhf_Rs32                       = (16, 20)
  A4_paslhtnew_Rd32                    = ( 0,  4)
  A4_paslhtnew_Pu4                     = ( 8,  9)
  A4_paslhtnew_Rs32                    = (16, 20)
  A4_paslhfnew_Rd32                    = ( 0,  4)
  A4_paslhfnew_Pu4                     = ( 8,  9)
  A4_paslhfnew_Rs32                    = (16, 20)
  A4_pasrht_Rd32                       = ( 0,  4)
  A4_pasrht_Pu4                        = ( 8,  9)
  A4_pasrht_Rs32                       = (16, 20)
  A4_pasrhf_Rd32                       = ( 0,  4)
  A4_pasrhf_Pu4                        = ( 8,  9)
  A4_pasrhf_Rs32                       = (16, 20)
  A4_pasrhtnew_Rd32                    = ( 0,  4)
  A4_pasrhtnew_Pu4                     = ( 8,  9)
  A4_pasrhtnew_Rs32                    = (16, 20)
  A4_pasrhfnew_Rd32                    = ( 0,  4)
  A4_pasrhfnew_Pu4                     = ( 8,  9)
  A4_pasrhfnew_Rs32                    = (16, 20)
  A2_addsat_Rd32                       = ( 0,  4)
  A2_addsat_Rs32                       = (16, 20)
  A2_addsat_Rt32                       = ( 8, 12)
  A2_subsat_Rd32                       = ( 0,  4)
  A2_subsat_Rt32                       = ( 8, 12)
  A2_subsat_Rs32                       = (16, 20)
  A2_addi_Rd32                         = ( 0,  4)
  A2_addi_Rs32                         = (16, 20)
  A2_addi_s16_0                        = ( 5, 13)
  A2_addi_s16_1                        = (21, 27)
  C4_addipc_Rd32                       = ( 0,  4)
  C4_addipc_u6_0                       = ( 7, 12)
  A2_addh_l16_ll_Rd32                  = ( 0,  4)
  A2_addh_l16_ll_Rt32                  = ( 8, 12)
  A2_addh_l16_ll_Rs32                  = (16, 20)
  A2_addh_l16_hl_Rd32                  = ( 0,  4)
  A2_addh_l16_hl_Rt32                  = ( 8, 12)
  A2_addh_l16_hl_Rs32                  = (16, 20)
  A2_addh_l16_sat_ll_Rd32              = ( 0,  4)
  A2_addh_l16_sat_ll_Rt32              = ( 8, 12)
  A2_addh_l16_sat_ll_Rs32              = (16, 20)
  A2_addh_l16_sat_hl_Rd32              = ( 0,  4)
  A2_addh_l16_sat_hl_Rt32              = ( 8, 12)
  A2_addh_l16_sat_hl_Rs32              = (16, 20)
  A2_subh_l16_ll_Rd32                  = ( 0,  4)
  A2_subh_l16_ll_Rt32                  = ( 8, 12)
  A2_subh_l16_ll_Rs32                  = (16, 20)
  A2_subh_l16_hl_Rd32                  = ( 0,  4)
  A2_subh_l16_hl_Rt32                  = ( 8, 12)
  A2_subh_l16_hl_Rs32                  = (16, 20)
  A2_subh_l16_sat_ll_Rd32              = ( 0,  4)
  A2_subh_l16_sat_ll_Rt32              = ( 8, 12)
  A2_subh_l16_sat_ll_Rs32              = (16, 20)
  A2_subh_l16_sat_hl_Rd32              = ( 0,  4)
  A2_subh_l16_sat_hl_Rt32              = ( 8, 12)
  A2_subh_l16_sat_hl_Rs32              = (16, 20)
  A2_addh_h16_ll_Rd32                  = ( 0,  4)
  A2_addh_h16_ll_Rt32                  = ( 8, 12)
  A2_addh_h16_ll_Rs32                  = (16, 20)
  A2_addh_h16_lh_Rd32                  = ( 0,  4)
  A2_addh_h16_lh_Rt32                  = ( 8, 12)
  A2_addh_h16_lh_Rs32                  = (16, 20)
  A2_addh_h16_hl_Rd32                  = ( 0,  4)
  A2_addh_h16_hl_Rt32                  = ( 8, 12)
  A2_addh_h16_hl_Rs32                  = (16, 20)
  A2_addh_h16_hh_Rd32                  = ( 0,  4)
  A2_addh_h16_hh_Rt32                  = ( 8, 12)
  A2_addh_h16_hh_Rs32                  = (16, 20)
  A2_addh_h16_sat_ll_Rd32              = ( 0,  4)
  A2_addh_h16_sat_ll_Rt32              = ( 8, 12)
  A2_addh_h16_sat_ll_Rs32              = (16, 20)
  A2_addh_h16_sat_lh_Rd32              = ( 0,  4)
  A2_addh_h16_sat_lh_Rt32              = ( 8, 12)
  A2_addh_h16_sat_lh_Rs32              = (16, 20)
  A2_addh_h16_sat_hl_Rd32              = ( 0,  4)
  A2_addh_h16_sat_hl_Rt32              = ( 8, 12)
  A2_addh_h16_sat_hl_Rs32              = (16, 20)
  A2_addh_h16_sat_hh_Rd32              = ( 0,  4)
  A2_addh_h16_sat_hh_Rt32              = ( 8, 12)
  A2_addh_h16_sat_hh_Rs32              = (16, 20)
  A2_subh_h16_ll_Rd32                  = ( 0,  4)
  A2_subh_h16_ll_Rt32                  = ( 8, 12)
  A2_subh_h16_ll_Rs32                  = (16, 20)
  A2_subh_h16_lh_Rd32                  = ( 0,  4)
  A2_subh_h16_lh_Rt32                  = ( 8, 12)
  A2_subh_h16_lh_Rs32                  = (16, 20)
  A2_subh_h16_hl_Rd32                  = ( 0,  4)
  A2_subh_h16_hl_Rt32                  = ( 8, 12)
  A2_subh_h16_hl_Rs32                  = (16, 20)
  A2_subh_h16_hh_Rd32                  = ( 0,  4)
  A2_subh_h16_hh_Rt32                  = ( 8, 12)
  A2_subh_h16_hh_Rs32                  = (16, 20)
  A2_subh_h16_sat_ll_Rd32              = ( 0,  4)
  A2_subh_h16_sat_ll_Rt32              = ( 8, 12)
  A2_subh_h16_sat_ll_Rs32              = (16, 20)
  A2_subh_h16_sat_lh_Rd32              = ( 0,  4)
  A2_subh_h16_sat_lh_Rt32              = ( 8, 12)
  A2_subh_h16_sat_lh_Rs32              = (16, 20)
  A2_subh_h16_sat_hl_Rd32              = ( 0,  4)
  A2_subh_h16_sat_hl_Rt32              = ( 8, 12)
  A2_subh_h16_sat_hl_Rs32              = (16, 20)
  A2_subh_h16_sat_hh_Rd32              = ( 0,  4)
  A2_subh_h16_sat_hh_Rt32              = ( 8, 12)
  A2_subh_h16_sat_hh_Rs32              = (16, 20)
  A2_aslh_Rd32                         = ( 0,  4)
  A2_aslh_Rs32                         = (16, 20)
  A2_asrh_Rd32                         = ( 0,  4)
  A2_asrh_Rs32                         = (16, 20)
  A2_addp_Rdd32                        = ( 0,  4)
  A2_addp_Rss32                        = (16, 20)
  A2_addp_Rtt32                        = ( 8, 12)
  A2_addpsat_Rdd32                     = ( 0,  4)
  A2_addpsat_Rss32                     = (16, 20)
  A2_addpsat_Rtt32                     = ( 8, 12)
  A2_addspl_Rdd32                      = ( 0,  4)
  A2_addspl_Rss32                      = (16, 20)
  A2_addspl_Rtt32                      = ( 8, 12)
  A2_addsph_Rdd32                      = ( 0,  4)
  A2_addsph_Rss32                      = (16, 20)
  A2_addsph_Rtt32                      = ( 8, 12)
  A2_subp_Rdd32                        = ( 0,  4)
  A2_subp_Rtt32                        = ( 8, 12)
  A2_subp_Rss32                        = (16, 20)
  A4_addp_c_Rdd32                      = ( 0,  4)
  A4_addp_c_Px4                        = ( 5,  6)
  A4_addp_c_Rss32                      = (16, 20)
  A4_addp_c_Rtt32                      = ( 8, 12)
  A4_subp_c_Rdd32                      = ( 0,  4)
  A4_subp_c_Px4                        = ( 5,  6)
  A4_subp_c_Rss32                      = (16, 20)
  A4_subp_c_Rtt32                      = ( 8, 12)
  A2_negsat_Rd32                       = ( 0,  4)
  A2_negsat_Rs32                       = (16, 20)
  A2_abs_Rd32                          = ( 0,  4)
  A2_abs_Rs32                          = (16, 20)
  A2_abssat_Rd32                       = ( 0,  4)
  A2_abssat_Rs32                       = (16, 20)
  A2_vconj_Rdd32                       = ( 0,  4)
  A2_vconj_Rss32                       = (16, 20)
  A2_negp_Rdd32                        = ( 0,  4)
  A2_negp_Rss32                        = (16, 20)
  A2_absp_Rdd32                        = ( 0,  4)
  A2_absp_Rss32                        = (16, 20)
  A2_max_Rd32                          = ( 0,  4)
  A2_max_Rs32                          = (16, 20)
  A2_max_Rt32                          = ( 8, 12)
  A2_maxu_Rd32                         = ( 0,  4)
  A2_maxu_Rs32                         = (16, 20)
  A2_maxu_Rt32                         = ( 8, 12)
  A2_min_Rd32                          = ( 0,  4)
  A2_min_Rt32                          = ( 8, 12)
  A2_min_Rs32                          = (16, 20)
  A2_minu_Rd32                         = ( 0,  4)
  A2_minu_Rt32                         = ( 8, 12)
  A2_minu_Rs32                         = (16, 20)
  A2_maxp_Rdd32                        = ( 0,  4)
  A2_maxp_Rss32                        = (16, 20)
  A2_maxp_Rtt32                        = ( 8, 12)
  A2_maxup_Rdd32                       = ( 0,  4)
  A2_maxup_Rss32                       = (16, 20)
  A2_maxup_Rtt32                       = ( 8, 12)
  A2_minp_Rdd32                        = ( 0,  4)
  A2_minp_Rtt32                        = ( 8, 12)
  A2_minp_Rss32                        = (16, 20)
  A2_minup_Rdd32                       = ( 0,  4)
  A2_minup_Rtt32                       = ( 8, 12)
  A2_minup_Rss32                       = (16, 20)
  A4_ext_u26_6_0                       = ( 0, 13)
  A4_ext_u26_6_1                       = (16, 27)
  A2_tfr_Rd32                          = ( 0,  4)
  A2_tfr_Rs32                          = (16, 20)
  A2_tfrsi_Rd32                        = ( 0,  4)
  A2_tfrsi_s16_0                       = ( 5, 13)
  A2_tfrsi_s16_1                       = (16, 20)
  A2_tfrsi_s16_2                       = (22, 23)
  A2_sxtb_Rd32                         = ( 0,  4)
  A2_sxtb_Rs32                         = (16, 20)
  A2_zxth_Rd32                         = ( 0,  4)
  A2_zxth_Rs32                         = (16, 20)
  A2_sxth_Rd32                         = ( 0,  4)
  A2_sxth_Rs32                         = (16, 20)
  A2_combinew_Rdd32                    = ( 0,  4)
  A2_combinew_Rs32                     = (16, 20)
  A2_combinew_Rt32                     = ( 8, 12)
  A4_combineri_Rdd32                   = ( 0,  4)
  A4_combineri_Rs32                    = (16, 20)
  A4_combineri_s8_0                    = ( 5, 12)
  A4_combineir_Rdd32                   = ( 0,  4)
  A4_combineir_Rs32                    = (16, 20)
  A4_combineir_s8_0                    = ( 5, 12)
  A2_combineii_Rdd32                   = ( 0,  4)
  A2_combineii_s8_0                    = ( 5, 12)
  A2_combineii_S8_0                    = (13, 13)
  A2_combineii_S8_1                    = (16, 22)
  A4_combineii_Rdd32                   = ( 0,  4)
  A4_combineii_s8_0                    = ( 5, 12)
  A4_combineii_U6_0                    = (13, 13)
  A4_combineii_U6_1                    = (16, 20)
  A2_combine_hh_Rd32                   = ( 0,  4)
  A2_combine_hh_Rt32                   = ( 8, 12)
  A2_combine_hh_Rs32                   = (16, 20)
  A2_combine_hl_Rd32                   = ( 0,  4)
  A2_combine_hl_Rt32                   = ( 8, 12)
  A2_combine_hl_Rs32                   = (16, 20)
  A2_combine_lh_Rd32                   = ( 0,  4)
  A2_combine_lh_Rt32                   = ( 8, 12)
  A2_combine_lh_Rs32                   = (16, 20)
  A2_combine_ll_Rd32                   = ( 0,  4)
  A2_combine_ll_Rt32                   = ( 8, 12)
  A2_combine_ll_Rs32                   = (16, 20)
  A2_tfril_Rx32                        = (16, 20)
  A2_tfril_u16_0                       = ( 0, 13)
  A2_tfril_u16_1                       = (22, 23)
  A2_tfrih_Rx32                        = (16, 20)
  A2_tfrih_u16_0                       = ( 0, 13)
  A2_tfrih_u16_1                       = (22, 23)
  A2_tfrcrr_Rd32                       = ( 0,  4)
  A2_tfrcrr_Cs32                       = (16, 20)
  A2_tfrrcr_Cd32                       = ( 0,  4)
  A2_tfrrcr_Rs32                       = (16, 20)
  A4_tfrcpp_Rdd32                      = ( 0,  4)
  A4_tfrcpp_Css32                      = (16, 20)
  A4_tfrpcp_Cdd32                      = ( 0,  4)
  A4_tfrpcp_Rss32                      = (16, 20)
  A2_and_Rd32                          = ( 0,  4)
  A2_and_Rs32                          = (16, 20)
  A2_and_Rt32                          = ( 8, 12)
  A2_or_Rd32                           = ( 0,  4)
  A2_or_Rs32                           = (16, 20)
  A2_or_Rt32                           = ( 8, 12)
  A2_xor_Rd32                          = ( 0,  4)
  A2_xor_Rs32                          = (16, 20)
  A2_xor_Rt32                          = ( 8, 12)
  M2_xor_xacc_Rx32                     = ( 0,  4)
  M2_xor_xacc_Rs32                     = (16, 20)
  M2_xor_xacc_Rt32                     = ( 8, 12)
  M4_xor_xacc_Rxx32                    = ( 0,  4)
  M4_xor_xacc_Rss32                    = (16, 20)
  M4_xor_xacc_Rtt32                    = ( 8, 12)
  A4_andn_Rd32                         = ( 0,  4)
  A4_andn_Rt32                         = ( 8, 12)
  A4_andn_Rs32                         = (16, 20)
  A4_orn_Rd32                          = ( 0,  4)
  A4_orn_Rt32                          = ( 8, 12)
  A4_orn_Rs32                          = (16, 20)
  A4_andnp_Rdd32                       = ( 0,  4)
  A4_andnp_Rtt32                       = ( 8, 12)
  A4_andnp_Rss32                       = (16, 20)
  A4_ornp_Rdd32                        = ( 0,  4)
  A4_ornp_Rtt32                        = ( 8, 12)
  A4_ornp_Rss32                        = (16, 20)
  S4_addaddi_Rd32                      = ( 8, 12)
  S4_addaddi_Rs32                      = (16, 20)
  S4_addaddi_Ru32                      = ( 0,  4)
  S4_addaddi_s6_0                      = ( 5,  7)
  S4_addaddi_s6_1                      = (13, 13)
  S4_addaddi_s6_2                      = (21, 22)
  S4_subaddi_Rd32                      = ( 8, 12)
  S4_subaddi_Rs32                      = (16, 20)
  S4_subaddi_Ru32                      = ( 0,  4)
  S4_subaddi_s6_0                      = ( 5,  7)
  S4_subaddi_s6_1                      = (13, 13)
  S4_subaddi_s6_2                      = (21, 22)
  M4_and_and_Rx32                      = ( 0,  4)
  M4_and_and_Rs32                      = (16, 20)
  M4_and_and_Rt32                      = ( 8, 12)
  M4_and_andn_Rx32                     = ( 0,  4)
  M4_and_andn_Rs32                     = (16, 20)
  M4_and_andn_Rt32                     = ( 8, 12)
  M4_and_or_Rx32                       = ( 0,  4)
  M4_and_or_Rs32                       = (16, 20)
  M4_and_or_Rt32                       = ( 8, 12)
  M4_and_xor_Rx32                      = ( 0,  4)
  M4_and_xor_Rs32                      = (16, 20)
  M4_and_xor_Rt32                      = ( 8, 12)
  M4_or_and_Rx32                       = ( 0,  4)
  M4_or_and_Rs32                       = (16, 20)
  M4_or_and_Rt32                       = ( 8, 12)
  M4_or_andn_Rx32                      = ( 0,  4)
  M4_or_andn_Rs32                      = (16, 20)
  M4_or_andn_Rt32                      = ( 8, 12)
  M4_or_or_Rx32                        = ( 0,  4)
  M4_or_or_Rs32                        = (16, 20)
  M4_or_or_Rt32                        = ( 8, 12)
  M4_or_xor_Rx32                       = ( 0,  4)
  M4_or_xor_Rs32                       = (16, 20)
  M4_or_xor_Rt32                       = ( 8, 12)
  S4_or_andix_Rx32                     = (16, 20)
  S4_or_andix_Ru32                     = ( 0,  4)
  S4_or_andix_s10_0                    = ( 5, 13)
  S4_or_andix_s10_1                    = (21, 21)
  S4_or_andi_Rx32                      = ( 0,  4)
  S4_or_andi_Rs32                      = (16, 20)
  S4_or_andi_s10_0                     = ( 5, 13)
  S4_or_andi_s10_1                     = (21, 21)
  S4_or_ori_Rx32                       = ( 0,  4)
  S4_or_ori_Rs32                       = (16, 20)
  S4_or_ori_s10_0                      = ( 5, 13)
  S4_or_ori_s10_1                      = (21, 21)
  M4_xor_and_Rx32                      = ( 0,  4)
  M4_xor_and_Rs32                      = (16, 20)
  M4_xor_and_Rt32                      = ( 8, 12)
  M4_xor_or_Rx32                       = ( 0,  4)
  M4_xor_or_Rs32                       = (16, 20)
  M4_xor_or_Rt32                       = ( 8, 12)
  M4_xor_andn_Rx32                     = ( 0,  4)
  M4_xor_andn_Rs32                     = (16, 20)
  M4_xor_andn_Rt32                     = ( 8, 12)
  A2_subri_Rd32                        = ( 0,  4)
  A2_subri_Rs32                        = (16, 20)
  A2_subri_s10_0                       = ( 5, 13)
  A2_subri_s10_1                       = (21, 21)
  A2_andir_Rd32                        = ( 0,  4)
  A2_andir_Rs32                        = (16, 20)
  A2_andir_s10_0                       = ( 5, 13)
  A2_andir_s10_1                       = (21, 21)
  A2_orir_Rd32                         = ( 0,  4)
  A2_orir_Rs32                         = (16, 20)
  A2_orir_s10_0                        = ( 5, 13)
  A2_orir_s10_1                        = (21, 21)
  A2_andp_Rdd32                        = ( 0,  4)
  A2_andp_Rss32                        = (16, 20)
  A2_andp_Rtt32                        = ( 8, 12)
  A2_orp_Rdd32                         = ( 0,  4)
  A2_orp_Rss32                         = (16, 20)
  A2_orp_Rtt32                         = ( 8, 12)
  A2_xorp_Rdd32                        = ( 0,  4)
  A2_xorp_Rss32                        = (16, 20)
  A2_xorp_Rtt32                        = ( 8, 12)
  A2_notp_Rdd32                        = ( 0,  4)
  A2_notp_Rss32                        = (16, 20)
  A2_sxtw_Rdd32                        = ( 0,  4)
  A2_sxtw_Rs32                         = (16, 20)
  A2_sat_Rd32                          = ( 0,  4)
  A2_sat_Rss32                         = (16, 20)
  A2_roundsat_Rd32                     = ( 0,  4)
  A2_roundsat_Rss32                    = (16, 20)
  A2_sath_Rd32                         = ( 0,  4)
  A2_sath_Rs32                         = (16, 20)
  A2_satuh_Rd32                        = ( 0,  4)
  A2_satuh_Rs32                        = (16, 20)
  A2_satub_Rd32                        = ( 0,  4)
  A2_satub_Rs32                        = (16, 20)
  A2_satb_Rd32                         = ( 0,  4)
  A2_satb_Rs32                         = (16, 20)
  A2_vaddub_Rdd32                      = ( 0,  4)
  A2_vaddub_Rss32                      = (16, 20)
  A2_vaddub_Rtt32                      = ( 8, 12)
  A2_vaddubs_Rdd32                     = ( 0,  4)
  A2_vaddubs_Rss32                     = (16, 20)
  A2_vaddubs_Rtt32                     = ( 8, 12)
  A2_vaddh_Rdd32                       = ( 0,  4)
  A2_vaddh_Rss32                       = (16, 20)
  A2_vaddh_Rtt32                       = ( 8, 12)
  A2_vaddhs_Rdd32                      = ( 0,  4)
  A2_vaddhs_Rss32                      = (16, 20)
  A2_vaddhs_Rtt32                      = ( 8, 12)
  A2_vadduhs_Rdd32                     = ( 0,  4)
  A2_vadduhs_Rss32                     = (16, 20)
  A2_vadduhs_Rtt32                     = ( 8, 12)
  A5_vaddhubs_Rd32                     = ( 0,  4)
  A5_vaddhubs_Rss32                    = (16, 20)
  A5_vaddhubs_Rtt32                    = ( 8, 12)
  A2_vaddw_Rdd32                       = ( 0,  4)
  A2_vaddw_Rss32                       = (16, 20)
  A2_vaddw_Rtt32                       = ( 8, 12)
  A2_vaddws_Rdd32                      = ( 0,  4)
  A2_vaddws_Rss32                      = (16, 20)
  A2_vaddws_Rtt32                      = ( 8, 12)
  S4_vxaddsubw_Rdd32                   = ( 0,  4)
  S4_vxaddsubw_Rss32                   = (16, 20)
  S4_vxaddsubw_Rtt32                   = ( 8, 12)
  S4_vxsubaddw_Rdd32                   = ( 0,  4)
  S4_vxsubaddw_Rss32                   = (16, 20)
  S4_vxsubaddw_Rtt32                   = ( 8, 12)
  S4_vxaddsubh_Rdd32                   = ( 0,  4)
  S4_vxaddsubh_Rss32                   = (16, 20)
  S4_vxaddsubh_Rtt32                   = ( 8, 12)
  S4_vxsubaddh_Rdd32                   = ( 0,  4)
  S4_vxsubaddh_Rss32                   = (16, 20)
  S4_vxsubaddh_Rtt32                   = ( 8, 12)
  S4_vxaddsubhr_Rdd32                  = ( 0,  4)
  S4_vxaddsubhr_Rss32                  = (16, 20)
  S4_vxaddsubhr_Rtt32                  = ( 8, 12)
  S4_vxsubaddhr_Rdd32                  = ( 0,  4)
  S4_vxsubaddhr_Rss32                  = (16, 20)
  S4_vxsubaddhr_Rtt32                  = ( 8, 12)
  A2_svavgh_Rd32                       = ( 0,  4)
  A2_svavgh_Rs32                       = (16, 20)
  A2_svavgh_Rt32                       = ( 8, 12)
  A2_svavghs_Rd32                      = ( 0,  4)
  A2_svavghs_Rs32                      = (16, 20)
  A2_svavghs_Rt32                      = ( 8, 12)
  A2_svnavgh_Rd32                      = ( 0,  4)
  A2_svnavgh_Rt32                      = ( 8, 12)
  A2_svnavgh_Rs32                      = (16, 20)
  A2_svaddh_Rd32                       = ( 0,  4)
  A2_svaddh_Rs32                       = (16, 20)
  A2_svaddh_Rt32                       = ( 8, 12)
  A2_svaddhs_Rd32                      = ( 0,  4)
  A2_svaddhs_Rs32                      = (16, 20)
  A2_svaddhs_Rt32                      = ( 8, 12)
  A2_svadduhs_Rd32                     = ( 0,  4)
  A2_svadduhs_Rs32                     = (16, 20)
  A2_svadduhs_Rt32                     = ( 8, 12)
  A2_svsubh_Rd32                       = ( 0,  4)
  A2_svsubh_Rt32                       = ( 8, 12)
  A2_svsubh_Rs32                       = (16, 20)
  A2_svsubhs_Rd32                      = ( 0,  4)
  A2_svsubhs_Rt32                      = ( 8, 12)
  A2_svsubhs_Rs32                      = (16, 20)
  A2_svsubuhs_Rd32                     = ( 0,  4)
  A2_svsubuhs_Rt32                     = ( 8, 12)
  A2_svsubuhs_Rs32                     = (16, 20)
  A2_vraddub_Rdd32                     = ( 0,  4)
  A2_vraddub_Rss32                     = (16, 20)
  A2_vraddub_Rtt32                     = ( 8, 12)
  A2_vraddub_acc_Rxx32                 = ( 0,  4)
  A2_vraddub_acc_Rss32                 = (16, 20)
  A2_vraddub_acc_Rtt32                 = ( 8, 12)
  M2_vraddh_Rd32                       = ( 0,  4)
  M2_vraddh_Rss32                      = (16, 20)
  M2_vraddh_Rtt32                      = ( 8, 12)
  M2_vradduh_Rd32                      = ( 0,  4)
  M2_vradduh_Rss32                     = (16, 20)
  M2_vradduh_Rtt32                     = ( 8, 12)
  A2_vsubub_Rdd32                      = ( 0,  4)
  A2_vsubub_Rtt32                      = ( 8, 12)
  A2_vsubub_Rss32                      = (16, 20)
  A2_vsububs_Rdd32                     = ( 0,  4)
  A2_vsububs_Rtt32                     = ( 8, 12)
  A2_vsububs_Rss32                     = (16, 20)
  A2_vsubh_Rdd32                       = ( 0,  4)
  A2_vsubh_Rtt32                       = ( 8, 12)
  A2_vsubh_Rss32                       = (16, 20)
  A2_vsubhs_Rdd32                      = ( 0,  4)
  A2_vsubhs_Rtt32                      = ( 8, 12)
  A2_vsubhs_Rss32                      = (16, 20)
  A2_vsubuhs_Rdd32                     = ( 0,  4)
  A2_vsubuhs_Rtt32                     = ( 8, 12)
  A2_vsubuhs_Rss32                     = (16, 20)
  A2_vsubw_Rdd32                       = ( 0,  4)
  A2_vsubw_Rtt32                       = ( 8, 12)
  A2_vsubw_Rss32                       = (16, 20)
  A2_vsubws_Rdd32                      = ( 0,  4)
  A2_vsubws_Rtt32                      = ( 8, 12)
  A2_vsubws_Rss32                      = (16, 20)
  A2_vabsh_Rdd32                       = ( 0,  4)
  A2_vabsh_Rss32                       = (16, 20)
  A2_vabshsat_Rdd32                    = ( 0,  4)
  A2_vabshsat_Rss32                    = (16, 20)
  A2_vabsw_Rdd32                       = ( 0,  4)
  A2_vabsw_Rss32                       = (16, 20)
  A2_vabswsat_Rdd32                    = ( 0,  4)
  A2_vabswsat_Rss32                    = (16, 20)
  M2_vabsdiffw_Rdd32                   = ( 0,  4)
  M2_vabsdiffw_Rtt32                   = ( 8, 12)
  M2_vabsdiffw_Rss32                   = (16, 20)
  M2_vabsdiffh_Rdd32                   = ( 0,  4)
  M2_vabsdiffh_Rtt32                   = ( 8, 12)
  M2_vabsdiffh_Rss32                   = (16, 20)
  M6_vabsdiffb_Rdd32                   = ( 0,  4)
  M6_vabsdiffb_Rtt32                   = ( 8, 12)
  M6_vabsdiffb_Rss32                   = (16, 20)
  M6_vabsdiffub_Rdd32                  = ( 0,  4)
  M6_vabsdiffub_Rtt32                  = ( 8, 12)
  M6_vabsdiffub_Rss32                  = (16, 20)
  A2_vrsadub_Rdd32                     = ( 0,  4)
  A2_vrsadub_Rss32                     = (16, 20)
  A2_vrsadub_Rtt32                     = ( 8, 12)
  A2_vrsadub_acc_Rxx32                 = ( 0,  4)
  A2_vrsadub_acc_Rss32                 = (16, 20)
  A2_vrsadub_acc_Rtt32                 = ( 8, 12)
  A2_vavgub_Rdd32                      = ( 0,  4)
  A2_vavgub_Rss32                      = (16, 20)
  A2_vavgub_Rtt32                      = ( 8, 12)
  A2_vavguh_Rdd32                      = ( 0,  4)
  A2_vavguh_Rss32                      = (16, 20)
  A2_vavguh_Rtt32                      = ( 8, 12)
  A2_vavgh_Rdd32                       = ( 0,  4)
  A2_vavgh_Rss32                       = (16, 20)
  A2_vavgh_Rtt32                       = ( 8, 12)
  A2_vnavgh_Rdd32                      = ( 0,  4)
  A2_vnavgh_Rtt32                      = ( 8, 12)
  A2_vnavgh_Rss32                      = (16, 20)
  A2_vavgw_Rdd32                       = ( 0,  4)
  A2_vavgw_Rss32                       = (16, 20)
  A2_vavgw_Rtt32                       = ( 8, 12)
  A2_vnavgw_Rdd32                      = ( 0,  4)
  A2_vnavgw_Rtt32                      = ( 8, 12)
  A2_vnavgw_Rss32                      = (16, 20)
  A2_vavgwr_Rdd32                      = ( 0,  4)
  A2_vavgwr_Rss32                      = (16, 20)
  A2_vavgwr_Rtt32                      = ( 8, 12)
  A2_vnavgwr_Rdd32                     = ( 0,  4)
  A2_vnavgwr_Rtt32                     = ( 8, 12)
  A2_vnavgwr_Rss32                     = (16, 20)
  A2_vavgwcr_Rdd32                     = ( 0,  4)
  A2_vavgwcr_Rss32                     = (16, 20)
  A2_vavgwcr_Rtt32                     = ( 8, 12)
  A2_vnavgwcr_Rdd32                    = ( 0,  4)
  A2_vnavgwcr_Rtt32                    = ( 8, 12)
  A2_vnavgwcr_Rss32                    = (16, 20)
  A2_vavghcr_Rdd32                     = ( 0,  4)
  A2_vavghcr_Rss32                     = (16, 20)
  A2_vavghcr_Rtt32                     = ( 8, 12)
  A2_vnavghcr_Rdd32                    = ( 0,  4)
  A2_vnavghcr_Rtt32                    = ( 8, 12)
  A2_vnavghcr_Rss32                    = (16, 20)
  A2_vavguw_Rdd32                      = ( 0,  4)
  A2_vavguw_Rss32                      = (16, 20)
  A2_vavguw_Rtt32                      = ( 8, 12)
  A2_vavguwr_Rdd32                     = ( 0,  4)
  A2_vavguwr_Rss32                     = (16, 20)
  A2_vavguwr_Rtt32                     = ( 8, 12)
  A2_vavgubr_Rdd32                     = ( 0,  4)
  A2_vavgubr_Rss32                     = (16, 20)
  A2_vavgubr_Rtt32                     = ( 8, 12)
  A2_vavguhr_Rdd32                     = ( 0,  4)
  A2_vavguhr_Rss32                     = (16, 20)
  A2_vavguhr_Rtt32                     = ( 8, 12)
  A2_vavghr_Rdd32                      = ( 0,  4)
  A2_vavghr_Rss32                      = (16, 20)
  A2_vavghr_Rtt32                      = ( 8, 12)
  A2_vnavghr_Rdd32                     = ( 0,  4)
  A2_vnavghr_Rtt32                     = ( 8, 12)
  A2_vnavghr_Rss32                     = (16, 20)
  A4_round_ri_Rd32                     = ( 0,  4)
  A4_round_ri_Rs32                     = (16, 20)
  A4_round_ri_u5_0                     = ( 8, 12)
  A4_round_rr_Rd32                     = ( 0,  4)
  A4_round_rr_Rs32                     = (16, 20)
  A4_round_rr_Rt32                     = ( 8, 12)
  A4_round_ri_sat_Rd32                 = ( 0,  4)
  A4_round_ri_sat_Rs32                 = (16, 20)
  A4_round_ri_sat_u5_0                 = ( 8, 12)
  A4_round_rr_sat_Rd32                 = ( 0,  4)
  A4_round_rr_sat_Rs32                 = (16, 20)
  A4_round_rr_sat_Rt32                 = ( 8, 12)
  A4_cround_ri_Rd32                    = ( 0,  4)
  A4_cround_ri_Rs32                    = (16, 20)
  A4_cround_ri_u5_0                    = ( 8, 12)
  A4_cround_rr_Rd32                    = ( 0,  4)
  A4_cround_rr_Rs32                    = (16, 20)
  A4_cround_rr_Rt32                    = ( 8, 12)
  A7_croundd_ri_Rdd32                  = ( 0,  4)
  A7_croundd_ri_Rss32                  = (16, 20)
  A7_croundd_ri_u6_0                   = ( 8, 13)
  A7_croundd_rr_Rdd32                  = ( 0,  4)
  A7_croundd_rr_Rss32                  = (16, 20)
  A7_croundd_rr_Rt32                   = ( 8, 12)
  A7_clip_Rd32                         = ( 0,  4)
  A7_clip_Rs32                         = (16, 20)
  A7_clip_u5_0                         = ( 8, 12)
  A7_vclip_Rdd32                       = ( 0,  4)
  A7_vclip_Rss32                       = (16, 20)
  A7_vclip_u5_0                        = ( 8, 12)
  A4_vrminh_Rxx32                      = ( 8, 12)
  A4_vrminh_Rss32                      = (16, 20)
  A4_vrminh_Ru32                       = ( 0,  4)
  A4_vrmaxh_Rxx32                      = ( 8, 12)
  A4_vrmaxh_Rss32                      = (16, 20)
  A4_vrmaxh_Ru32                       = ( 0,  4)
  A4_vrminuh_Rxx32                     = ( 8, 12)
  A4_vrminuh_Rss32                     = (16, 20)
  A4_vrminuh_Ru32                      = ( 0,  4)
  A4_vrmaxuh_Rxx32                     = ( 8, 12)
  A4_vrmaxuh_Rss32                     = (16, 20)
  A4_vrmaxuh_Ru32                      = ( 0,  4)
  A4_vrminw_Rxx32                      = ( 8, 12)
  A4_vrminw_Rss32                      = (16, 20)
  A4_vrminw_Ru32                       = ( 0,  4)
  A4_vrmaxw_Rxx32                      = ( 8, 12)
  A4_vrmaxw_Rss32                      = (16, 20)
  A4_vrmaxw_Ru32                       = ( 0,  4)
  A4_vrminuw_Rxx32                     = ( 8, 12)
  A4_vrminuw_Rss32                     = (16, 20)
  A4_vrminuw_Ru32                      = ( 0,  4)
  A4_vrmaxuw_Rxx32                     = ( 8, 12)
  A4_vrmaxuw_Rss32                     = (16, 20)
  A4_vrmaxuw_Ru32                      = ( 0,  4)
  A2_vminb_Rdd32                       = ( 0,  4)
  A2_vminb_Rtt32                       = ( 8, 12)
  A2_vminb_Rss32                       = (16, 20)
  A2_vmaxb_Rdd32                       = ( 0,  4)
  A2_vmaxb_Rtt32                       = ( 8, 12)
  A2_vmaxb_Rss32                       = (16, 20)
  A2_vminub_Rdd32                      = ( 0,  4)
  A2_vminub_Rtt32                      = ( 8, 12)
  A2_vminub_Rss32                      = (16, 20)
  A2_vmaxub_Rdd32                      = ( 0,  4)
  A2_vmaxub_Rtt32                      = ( 8, 12)
  A2_vmaxub_Rss32                      = (16, 20)
  A2_vminh_Rdd32                       = ( 0,  4)
  A2_vminh_Rtt32                       = ( 8, 12)
  A2_vminh_Rss32                       = (16, 20)
  A2_vmaxh_Rdd32                       = ( 0,  4)
  A2_vmaxh_Rtt32                       = ( 8, 12)
  A2_vmaxh_Rss32                       = (16, 20)
  A2_vminuh_Rdd32                      = ( 0,  4)
  A2_vminuh_Rtt32                      = ( 8, 12)
  A2_vminuh_Rss32                      = (16, 20)
  A2_vmaxuh_Rdd32                      = ( 0,  4)
  A2_vmaxuh_Rtt32                      = ( 8, 12)
  A2_vmaxuh_Rss32                      = (16, 20)
  A2_vminw_Rdd32                       = ( 0,  4)
  A2_vminw_Rtt32                       = ( 8, 12)
  A2_vminw_Rss32                       = (16, 20)
  A2_vmaxw_Rdd32                       = ( 0,  4)
  A2_vmaxw_Rtt32                       = ( 8, 12)
  A2_vmaxw_Rss32                       = (16, 20)
  A2_vminuw_Rdd32                      = ( 0,  4)
  A2_vminuw_Rtt32                      = ( 8, 12)
  A2_vminuw_Rss32                      = (16, 20)
  A2_vmaxuw_Rdd32                      = ( 0,  4)
  A2_vmaxuw_Rtt32                      = ( 8, 12)
  A2_vmaxuw_Rss32                      = (16, 20)
  A5_ACS_Rxx32                         = ( 0,  4)
  A5_ACS_Pe4                           = ( 5,  6)
  A5_ACS_Rss32                         = (16, 20)
  A5_ACS_Rtt32                         = ( 8, 12)
  A6_vminub_RdP_Rdd32                  = ( 0,  4)
  A6_vminub_RdP_Pe4                    = ( 5,  6)
  A6_vminub_RdP_Rtt32                  = ( 8, 12)
  A6_vminub_RdP_Rss32                  = (16, 20)
  A4_modwrapu_Rd32                     = ( 0,  4)
  A4_modwrapu_Rs32                     = (16, 20)
  A4_modwrapu_Rt32                     = ( 8, 12)
  F2_sfadd_Rd32                        = ( 0,  4)
  F2_sfadd_Rs32                        = (16, 20)
  F2_sfadd_Rt32                        = ( 8, 12)
  F2_sfsub_Rd32                        = ( 0,  4)
  F2_sfsub_Rs32                        = (16, 20)
  F2_sfsub_Rt32                        = ( 8, 12)
  F2_sfmpy_Rd32                        = ( 0,  4)
  F2_sfmpy_Rs32                        = (16, 20)
  F2_sfmpy_Rt32                        = ( 8, 12)
  F2_sffma_Rx32                        = ( 0,  4)
  F2_sffma_Rs32                        = (16, 20)
  F2_sffma_Rt32                        = ( 8, 12)
  F2_sffma_sc_Rx32                     = ( 0,  4)
  F2_sffma_sc_Rs32                     = (16, 20)
  F2_sffma_sc_Rt32                     = ( 8, 12)
  F2_sffma_sc_Pu4                      = ( 5,  6)
  F2_sffms_Rx32                        = ( 0,  4)
  F2_sffms_Rs32                        = (16, 20)
  F2_sffms_Rt32                        = ( 8, 12)
  F2_sffma_lib_Rx32                    = ( 0,  4)
  F2_sffma_lib_Rs32                    = (16, 20)
  F2_sffma_lib_Rt32                    = ( 8, 12)
  F2_sffms_lib_Rx32                    = ( 0,  4)
  F2_sffms_lib_Rs32                    = (16, 20)
  F2_sffms_lib_Rt32                    = ( 8, 12)
  F2_sfcmpeq_Pd4                       = ( 0,  1)
  F2_sfcmpeq_Rs32                      = (16, 20)
  F2_sfcmpeq_Rt32                      = ( 8, 12)
  F2_sfcmpgt_Pd4                       = ( 0,  1)
  F2_sfcmpgt_Rs32                      = (16, 20)
  F2_sfcmpgt_Rt32                      = ( 8, 12)
  F2_sfcmpge_Pd4                       = ( 0,  1)
  F2_sfcmpge_Rs32                      = (16, 20)
  F2_sfcmpge_Rt32                      = ( 8, 12)
  F2_sfcmpuo_Pd4                       = ( 0,  1)
  F2_sfcmpuo_Rs32                      = (16, 20)
  F2_sfcmpuo_Rt32                      = ( 8, 12)
  F2_sfmax_Rd32                        = ( 0,  4)
  F2_sfmax_Rs32                        = (16, 20)
  F2_sfmax_Rt32                        = ( 8, 12)
  F2_sfmin_Rd32                        = ( 0,  4)
  F2_sfmin_Rs32                        = (16, 20)
  F2_sfmin_Rt32                        = ( 8, 12)
  F2_sfclass_Pd4                       = ( 0,  1)
  F2_sfclass_Rs32                      = (16, 20)
  F2_sfclass_u5_0                      = ( 8, 12)
  F2_sfimm_p_Rd32                      = ( 0,  4)
  F2_sfimm_p_u10_0                     = ( 5, 13)
  F2_sfimm_p_u10_1                     = (21, 21)
  F2_sfimm_n_Rd32                      = ( 0,  4)
  F2_sfimm_n_u10_0                     = ( 5, 13)
  F2_sfimm_n_u10_1                     = (21, 21)
  F2_sfrecipa_Rd32                     = ( 0,  4)
  F2_sfrecipa_Pe4                      = ( 5,  6)
  F2_sfrecipa_Rs32                     = (16, 20)
  F2_sfrecipa_Rt32                     = ( 8, 12)
  F2_sffixupn_Rd32                     = ( 0,  4)
  F2_sffixupn_Rs32                     = (16, 20)
  F2_sffixupn_Rt32                     = ( 8, 12)
  F2_sffixupd_Rd32                     = ( 0,  4)
  F2_sffixupd_Rs32                     = (16, 20)
  F2_sffixupd_Rt32                     = ( 8, 12)
  F2_sfinvsqrta_Rd32                   = ( 0,  4)
  F2_sfinvsqrta_Pe4                    = ( 5,  6)
  F2_sfinvsqrta_Rs32                   = (16, 20)
  F2_sffixupr_Rd32                     = ( 0,  4)
  F2_sffixupr_Rs32                     = (16, 20)
  F2_dfadd_Rdd32                       = ( 0,  4)
  F2_dfadd_Rss32                       = (16, 20)
  F2_dfadd_Rtt32                       = ( 8, 12)
  F2_dfsub_Rdd32                       = ( 0,  4)
  F2_dfsub_Rss32                       = (16, 20)
  F2_dfsub_Rtt32                       = ( 8, 12)
  F2_dfmax_Rdd32                       = ( 0,  4)
  F2_dfmax_Rss32                       = (16, 20)
  F2_dfmax_Rtt32                       = ( 8, 12)
  F2_dfmin_Rdd32                       = ( 0,  4)
  F2_dfmin_Rss32                       = (16, 20)
  F2_dfmin_Rtt32                       = ( 8, 12)
  F2_dfmpyfix_Rdd32                    = ( 0,  4)
  F2_dfmpyfix_Rss32                    = (16, 20)
  F2_dfmpyfix_Rtt32                    = ( 8, 12)
  F2_dfmpyll_Rdd32                     = ( 0,  4)
  F2_dfmpyll_Rss32                     = (16, 20)
  F2_dfmpyll_Rtt32                     = ( 8, 12)
  F2_dfmpylh_Rxx32                     = ( 0,  4)
  F2_dfmpylh_Rss32                     = (16, 20)
  F2_dfmpylh_Rtt32                     = ( 8, 12)
  F2_dfmpyhh_Rxx32                     = ( 0,  4)
  F2_dfmpyhh_Rss32                     = (16, 20)
  F2_dfmpyhh_Rtt32                     = ( 8, 12)
  F2_dfcmpeq_Pd4                       = ( 0,  1)
  F2_dfcmpeq_Rss32                     = (16, 20)
  F2_dfcmpeq_Rtt32                     = ( 8, 12)
  F2_dfcmpgt_Pd4                       = ( 0,  1)
  F2_dfcmpgt_Rss32                     = (16, 20)
  F2_dfcmpgt_Rtt32                     = ( 8, 12)
  F2_dfcmpge_Pd4                       = ( 0,  1)
  F2_dfcmpge_Rss32                     = (16, 20)
  F2_dfcmpge_Rtt32                     = ( 8, 12)
  F2_dfcmpuo_Pd4                       = ( 0,  1)
  F2_dfcmpuo_Rss32                     = (16, 20)
  F2_dfcmpuo_Rtt32                     = ( 8, 12)
  F2_dfclass_Pd4                       = ( 0,  1)
  F2_dfclass_Rss32                     = (16, 20)
  F2_dfclass_u5_0                      = ( 5,  9)
  F2_dfimm_p_Rdd32                     = ( 0,  4)
  F2_dfimm_p_u10_0                     = ( 5, 13)
  F2_dfimm_p_u10_1                     = (21, 21)
  F2_dfimm_n_Rdd32                     = ( 0,  4)
  F2_dfimm_n_u10_0                     = ( 5, 13)
  F2_dfimm_n_u10_1                     = (21, 21)
  F2_conv_sf2df_Rdd32                  = ( 0,  4)
  F2_conv_sf2df_Rs32                   = (16, 20)
  F2_conv_df2sf_Rd32                   = ( 0,  4)
  F2_conv_df2sf_Rss32                  = (16, 20)
  F2_conv_uw2sf_Rd32                   = ( 0,  4)
  F2_conv_uw2sf_Rs32                   = (16, 20)
  F2_conv_uw2df_Rdd32                  = ( 0,  4)
  F2_conv_uw2df_Rs32                   = (16, 20)
  F2_conv_w2sf_Rd32                    = ( 0,  4)
  F2_conv_w2sf_Rs32                    = (16, 20)
  F2_conv_w2df_Rdd32                   = ( 0,  4)
  F2_conv_w2df_Rs32                    = (16, 20)
  F2_conv_ud2sf_Rd32                   = ( 0,  4)
  F2_conv_ud2sf_Rss32                  = (16, 20)
  F2_conv_ud2df_Rdd32                  = ( 0,  4)
  F2_conv_ud2df_Rss32                  = (16, 20)
  F2_conv_d2sf_Rd32                    = ( 0,  4)
  F2_conv_d2sf_Rss32                   = (16, 20)
  F2_conv_d2df_Rdd32                   = ( 0,  4)
  F2_conv_d2df_Rss32                   = (16, 20)
  F2_conv_sf2uw_Rd32                   = ( 0,  4)
  F2_conv_sf2uw_Rs32                   = (16, 20)
  F2_conv_sf2w_Rd32                    = ( 0,  4)
  F2_conv_sf2w_Rs32                    = (16, 20)
  F2_conv_sf2ud_Rdd32                  = ( 0,  4)
  F2_conv_sf2ud_Rs32                   = (16, 20)
  F2_conv_sf2d_Rdd32                   = ( 0,  4)
  F2_conv_sf2d_Rs32                    = (16, 20)
  F2_conv_df2uw_Rd32                   = ( 0,  4)
  F2_conv_df2uw_Rss32                  = (16, 20)
  F2_conv_df2w_Rd32                    = ( 0,  4)
  F2_conv_df2w_Rss32                   = (16, 20)
  F2_conv_df2ud_Rdd32                  = ( 0,  4)
  F2_conv_df2ud_Rss32                  = (16, 20)
  F2_conv_df2d_Rdd32                   = ( 0,  4)
  F2_conv_df2d_Rss32                   = (16, 20)
  F2_conv_sf2uw_chop_Rd32              = ( 0,  4)
  F2_conv_sf2uw_chop_Rs32              = (16, 20)
  F2_conv_sf2w_chop_Rd32               = ( 0,  4)
  F2_conv_sf2w_chop_Rs32               = (16, 20)
  F2_conv_sf2ud_chop_Rdd32             = ( 0,  4)
  F2_conv_sf2ud_chop_Rs32              = (16, 20)
  F2_conv_sf2d_chop_Rdd32              = ( 0,  4)
  F2_conv_sf2d_chop_Rs32               = (16, 20)
  F2_conv_df2uw_chop_Rd32              = ( 0,  4)
  F2_conv_df2uw_chop_Rss32             = (16, 20)
  F2_conv_df2w_chop_Rd32               = ( 0,  4)
  F2_conv_df2w_chop_Rss32              = (16, 20)
  F2_conv_df2ud_chop_Rdd32             = ( 0,  4)
  F2_conv_df2ud_chop_Rss32             = (16, 20)
  F2_conv_df2d_chop_Rdd32              = ( 0,  4)
  F2_conv_df2d_chop_Rss32              = (16, 20)
  S2_asr_r_r_Rd32                      = ( 0,  4)
  S2_asr_r_r_Rs32                      = (16, 20)
  S2_asr_r_r_Rt32                      = ( 8, 12)
  S2_asl_r_r_Rd32                      = ( 0,  4)
  S2_asl_r_r_Rs32                      = (16, 20)
  S2_asl_r_r_Rt32                      = ( 8, 12)
  S2_lsr_r_r_Rd32                      = ( 0,  4)
  S2_lsr_r_r_Rs32                      = (16, 20)
  S2_lsr_r_r_Rt32                      = ( 8, 12)
  S2_lsl_r_r_Rd32                      = ( 0,  4)
  S2_lsl_r_r_Rs32                      = (16, 20)
  S2_lsl_r_r_Rt32                      = ( 8, 12)
  S2_asr_r_p_Rdd32                     = ( 0,  4)
  S2_asr_r_p_Rss32                     = (16, 20)
  S2_asr_r_p_Rt32                      = ( 8, 12)
  S2_asl_r_p_Rdd32                     = ( 0,  4)
  S2_asl_r_p_Rss32                     = (16, 20)
  S2_asl_r_p_Rt32                      = ( 8, 12)
  S2_lsr_r_p_Rdd32                     = ( 0,  4)
  S2_lsr_r_p_Rss32                     = (16, 20)
  S2_lsr_r_p_Rt32                      = ( 8, 12)
  S2_lsl_r_p_Rdd32                     = ( 0,  4)
  S2_lsl_r_p_Rss32                     = (16, 20)
  S2_lsl_r_p_Rt32                      = ( 8, 12)
  S2_asr_r_r_acc_Rx32                  = ( 0,  4)
  S2_asr_r_r_acc_Rs32                  = (16, 20)
  S2_asr_r_r_acc_Rt32                  = ( 8, 12)
  S2_asl_r_r_acc_Rx32                  = ( 0,  4)
  S2_asl_r_r_acc_Rs32                  = (16, 20)
  S2_asl_r_r_acc_Rt32                  = ( 8, 12)
  S2_lsr_r_r_acc_Rx32                  = ( 0,  4)
  S2_lsr_r_r_acc_Rs32                  = (16, 20)
  S2_lsr_r_r_acc_Rt32                  = ( 8, 12)
  S2_lsl_r_r_acc_Rx32                  = ( 0,  4)
  S2_lsl_r_r_acc_Rs32                  = (16, 20)
  S2_lsl_r_r_acc_Rt32                  = ( 8, 12)
  S2_asr_r_p_acc_Rxx32                 = ( 0,  4)
  S2_asr_r_p_acc_Rss32                 = (16, 20)
  S2_asr_r_p_acc_Rt32                  = ( 8, 12)
  S2_asl_r_p_acc_Rxx32                 = ( 0,  4)
  S2_asl_r_p_acc_Rss32                 = (16, 20)
  S2_asl_r_p_acc_Rt32                  = ( 8, 12)
  S2_lsr_r_p_acc_Rxx32                 = ( 0,  4)
  S2_lsr_r_p_acc_Rss32                 = (16, 20)
  S2_lsr_r_p_acc_Rt32                  = ( 8, 12)
  S2_lsl_r_p_acc_Rxx32                 = ( 0,  4)
  S2_lsl_r_p_acc_Rss32                 = (16, 20)
  S2_lsl_r_p_acc_Rt32                  = ( 8, 12)
  S2_asr_r_r_nac_Rx32                  = ( 0,  4)
  S2_asr_r_r_nac_Rs32                  = (16, 20)
  S2_asr_r_r_nac_Rt32                  = ( 8, 12)
  S2_asl_r_r_nac_Rx32                  = ( 0,  4)
  S2_asl_r_r_nac_Rs32                  = (16, 20)
  S2_asl_r_r_nac_Rt32                  = ( 8, 12)
  S2_lsr_r_r_nac_Rx32                  = ( 0,  4)
  S2_lsr_r_r_nac_Rs32                  = (16, 20)
  S2_lsr_r_r_nac_Rt32                  = ( 8, 12)
  S2_lsl_r_r_nac_Rx32                  = ( 0,  4)
  S2_lsl_r_r_nac_Rs32                  = (16, 20)
  S2_lsl_r_r_nac_Rt32                  = ( 8, 12)
  S2_asr_r_p_nac_Rxx32                 = ( 0,  4)
  S2_asr_r_p_nac_Rss32                 = (16, 20)
  S2_asr_r_p_nac_Rt32                  = ( 8, 12)
  S2_asl_r_p_nac_Rxx32                 = ( 0,  4)
  S2_asl_r_p_nac_Rss32                 = (16, 20)
  S2_asl_r_p_nac_Rt32                  = ( 8, 12)
  S2_lsr_r_p_nac_Rxx32                 = ( 0,  4)
  S2_lsr_r_p_nac_Rss32                 = (16, 20)
  S2_lsr_r_p_nac_Rt32                  = ( 8, 12)
  S2_lsl_r_p_nac_Rxx32                 = ( 0,  4)
  S2_lsl_r_p_nac_Rss32                 = (16, 20)
  S2_lsl_r_p_nac_Rt32                  = ( 8, 12)
  S2_asr_r_r_and_Rx32                  = ( 0,  4)
  S2_asr_r_r_and_Rs32                  = (16, 20)
  S2_asr_r_r_and_Rt32                  = ( 8, 12)
  S2_asl_r_r_and_Rx32                  = ( 0,  4)
  S2_asl_r_r_and_Rs32                  = (16, 20)
  S2_asl_r_r_and_Rt32                  = ( 8, 12)
  S2_lsr_r_r_and_Rx32                  = ( 0,  4)
  S2_lsr_r_r_and_Rs32                  = (16, 20)
  S2_lsr_r_r_and_Rt32                  = ( 8, 12)
  S2_lsl_r_r_and_Rx32                  = ( 0,  4)
  S2_lsl_r_r_and_Rs32                  = (16, 20)
  S2_lsl_r_r_and_Rt32                  = ( 8, 12)
  S2_asr_r_r_or_Rx32                   = ( 0,  4)
  S2_asr_r_r_or_Rs32                   = (16, 20)
  S2_asr_r_r_or_Rt32                   = ( 8, 12)
  S2_asl_r_r_or_Rx32                   = ( 0,  4)
  S2_asl_r_r_or_Rs32                   = (16, 20)
  S2_asl_r_r_or_Rt32                   = ( 8, 12)
  S2_lsr_r_r_or_Rx32                   = ( 0,  4)
  S2_lsr_r_r_or_Rs32                   = (16, 20)
  S2_lsr_r_r_or_Rt32                   = ( 8, 12)
  S2_lsl_r_r_or_Rx32                   = ( 0,  4)
  S2_lsl_r_r_or_Rs32                   = (16, 20)
  S2_lsl_r_r_or_Rt32                   = ( 8, 12)
  S2_asr_r_p_and_Rxx32                 = ( 0,  4)
  S2_asr_r_p_and_Rss32                 = (16, 20)
  S2_asr_r_p_and_Rt32                  = ( 8, 12)
  S2_asl_r_p_and_Rxx32                 = ( 0,  4)
  S2_asl_r_p_and_Rss32                 = (16, 20)
  S2_asl_r_p_and_Rt32                  = ( 8, 12)
  S2_lsr_r_p_and_Rxx32                 = ( 0,  4)
  S2_lsr_r_p_and_Rss32                 = (16, 20)
  S2_lsr_r_p_and_Rt32                  = ( 8, 12)
  S2_lsl_r_p_and_Rxx32                 = ( 0,  4)
  S2_lsl_r_p_and_Rss32                 = (16, 20)
  S2_lsl_r_p_and_Rt32                  = ( 8, 12)
  S2_asr_r_p_or_Rxx32                  = ( 0,  4)
  S2_asr_r_p_or_Rss32                  = (16, 20)
  S2_asr_r_p_or_Rt32                   = ( 8, 12)
  S2_asl_r_p_or_Rxx32                  = ( 0,  4)
  S2_asl_r_p_or_Rss32                  = (16, 20)
  S2_asl_r_p_or_Rt32                   = ( 8, 12)
  S2_lsr_r_p_or_Rxx32                  = ( 0,  4)
  S2_lsr_r_p_or_Rss32                  = (16, 20)
  S2_lsr_r_p_or_Rt32                   = ( 8, 12)
  S2_lsl_r_p_or_Rxx32                  = ( 0,  4)
  S2_lsl_r_p_or_Rss32                  = (16, 20)
  S2_lsl_r_p_or_Rt32                   = ( 8, 12)
  S2_asr_r_p_xor_Rxx32                 = ( 0,  4)
  S2_asr_r_p_xor_Rss32                 = (16, 20)
  S2_asr_r_p_xor_Rt32                  = ( 8, 12)
  S2_asl_r_p_xor_Rxx32                 = ( 0,  4)
  S2_asl_r_p_xor_Rss32                 = (16, 20)
  S2_asl_r_p_xor_Rt32                  = ( 8, 12)
  S2_lsr_r_p_xor_Rxx32                 = ( 0,  4)
  S2_lsr_r_p_xor_Rss32                 = (16, 20)
  S2_lsr_r_p_xor_Rt32                  = ( 8, 12)
  S2_lsl_r_p_xor_Rxx32                 = ( 0,  4)
  S2_lsl_r_p_xor_Rss32                 = (16, 20)
  S2_lsl_r_p_xor_Rt32                  = ( 8, 12)
  S2_asr_r_r_sat_Rd32                  = ( 0,  4)
  S2_asr_r_r_sat_Rs32                  = (16, 20)
  S2_asr_r_r_sat_Rt32                  = ( 8, 12)
  S2_asl_r_r_sat_Rd32                  = ( 0,  4)
  S2_asl_r_r_sat_Rs32                  = (16, 20)
  S2_asl_r_r_sat_Rt32                  = ( 8, 12)
  S2_asr_i_r_Rd32                      = ( 0,  4)
  S2_asr_i_r_Rs32                      = (16, 20)
  S2_asr_i_r_u5_0                      = ( 8, 12)
  S2_lsr_i_r_Rd32                      = ( 0,  4)
  S2_lsr_i_r_Rs32                      = (16, 20)
  S2_lsr_i_r_u5_0                      = ( 8, 12)
  S2_asl_i_r_Rd32                      = ( 0,  4)
  S2_asl_i_r_Rs32                      = (16, 20)
  S2_asl_i_r_u5_0                      = ( 8, 12)
  S6_rol_i_r_Rd32                      = ( 0,  4)
  S6_rol_i_r_Rs32                      = (16, 20)
  S6_rol_i_r_u5_0                      = ( 8, 12)
  S2_asr_i_p_Rdd32                     = ( 0,  4)
  S2_asr_i_p_Rss32                     = (16, 20)
  S2_asr_i_p_u6_0                      = ( 8, 13)
  S2_lsr_i_p_Rdd32                     = ( 0,  4)
  S2_lsr_i_p_Rss32                     = (16, 20)
  S2_lsr_i_p_u6_0                      = ( 8, 13)
  S2_asl_i_p_Rdd32                     = ( 0,  4)
  S2_asl_i_p_Rss32                     = (16, 20)
  S2_asl_i_p_u6_0                      = ( 8, 13)
  S6_rol_i_p_Rdd32                     = ( 0,  4)
  S6_rol_i_p_Rss32                     = (16, 20)
  S6_rol_i_p_u6_0                      = ( 8, 13)
  S2_asr_i_r_acc_Rx32                  = ( 0,  4)
  S2_asr_i_r_acc_Rs32                  = (16, 20)
  S2_asr_i_r_acc_u5_0                  = ( 8, 12)
  S2_lsr_i_r_acc_Rx32                  = ( 0,  4)
  S2_lsr_i_r_acc_Rs32                  = (16, 20)
  S2_lsr_i_r_acc_u5_0                  = ( 8, 12)
  S2_asl_i_r_acc_Rx32                  = ( 0,  4)
  S2_asl_i_r_acc_Rs32                  = (16, 20)
  S2_asl_i_r_acc_u5_0                  = ( 8, 12)
  S6_rol_i_r_acc_Rx32                  = ( 0,  4)
  S6_rol_i_r_acc_Rs32                  = (16, 20)
  S6_rol_i_r_acc_u5_0                  = ( 8, 12)
  S2_asr_i_p_acc_Rxx32                 = ( 0,  4)
  S2_asr_i_p_acc_Rss32                 = (16, 20)
  S2_asr_i_p_acc_u6_0                  = ( 8, 13)
  S2_lsr_i_p_acc_Rxx32                 = ( 0,  4)
  S2_lsr_i_p_acc_Rss32                 = (16, 20)
  S2_lsr_i_p_acc_u6_0                  = ( 8, 13)
  S2_asl_i_p_acc_Rxx32                 = ( 0,  4)
  S2_asl_i_p_acc_Rss32                 = (16, 20)
  S2_asl_i_p_acc_u6_0                  = ( 8, 13)
  S6_rol_i_p_acc_Rxx32                 = ( 0,  4)
  S6_rol_i_p_acc_Rss32                 = (16, 20)
  S6_rol_i_p_acc_u6_0                  = ( 8, 13)
  S2_asr_i_r_nac_Rx32                  = ( 0,  4)
  S2_asr_i_r_nac_Rs32                  = (16, 20)
  S2_asr_i_r_nac_u5_0                  = ( 8, 12)
  S2_lsr_i_r_nac_Rx32                  = ( 0,  4)
  S2_lsr_i_r_nac_Rs32                  = (16, 20)
  S2_lsr_i_r_nac_u5_0                  = ( 8, 12)
  S2_asl_i_r_nac_Rx32                  = ( 0,  4)
  S2_asl_i_r_nac_Rs32                  = (16, 20)
  S2_asl_i_r_nac_u5_0                  = ( 8, 12)
  S6_rol_i_r_nac_Rx32                  = ( 0,  4)
  S6_rol_i_r_nac_Rs32                  = (16, 20)
  S6_rol_i_r_nac_u5_0                  = ( 8, 12)
  S2_asr_i_p_nac_Rxx32                 = ( 0,  4)
  S2_asr_i_p_nac_Rss32                 = (16, 20)
  S2_asr_i_p_nac_u6_0                  = ( 8, 13)
  S2_lsr_i_p_nac_Rxx32                 = ( 0,  4)
  S2_lsr_i_p_nac_Rss32                 = (16, 20)
  S2_lsr_i_p_nac_u6_0                  = ( 8, 13)
  S2_asl_i_p_nac_Rxx32                 = ( 0,  4)
  S2_asl_i_p_nac_Rss32                 = (16, 20)
  S2_asl_i_p_nac_u6_0                  = ( 8, 13)
  S6_rol_i_p_nac_Rxx32                 = ( 0,  4)
  S6_rol_i_p_nac_Rss32                 = (16, 20)
  S6_rol_i_p_nac_u6_0                  = ( 8, 13)
  S2_lsr_i_r_xacc_Rx32                 = ( 0,  4)
  S2_lsr_i_r_xacc_Rs32                 = (16, 20)
  S2_lsr_i_r_xacc_u5_0                 = ( 8, 12)
  S2_asl_i_r_xacc_Rx32                 = ( 0,  4)
  S2_asl_i_r_xacc_Rs32                 = (16, 20)
  S2_asl_i_r_xacc_u5_0                 = ( 8, 12)
  S6_rol_i_r_xacc_Rx32                 = ( 0,  4)
  S6_rol_i_r_xacc_Rs32                 = (16, 20)
  S6_rol_i_r_xacc_u5_0                 = ( 8, 12)
  S2_lsr_i_p_xacc_Rxx32                = ( 0,  4)
  S2_lsr_i_p_xacc_Rss32                = (16, 20)
  S2_lsr_i_p_xacc_u6_0                 = ( 8, 13)
  S2_asl_i_p_xacc_Rxx32                = ( 0,  4)
  S2_asl_i_p_xacc_Rss32                = (16, 20)
  S2_asl_i_p_xacc_u6_0                 = ( 8, 13)
  S6_rol_i_p_xacc_Rxx32                = ( 0,  4)
  S6_rol_i_p_xacc_Rss32                = (16, 20)
  S6_rol_i_p_xacc_u6_0                 = ( 8, 13)
  S2_asr_i_r_and_Rx32                  = ( 0,  4)
  S2_asr_i_r_and_Rs32                  = (16, 20)
  S2_asr_i_r_and_u5_0                  = ( 8, 12)
  S2_lsr_i_r_and_Rx32                  = ( 0,  4)
  S2_lsr_i_r_and_Rs32                  = (16, 20)
  S2_lsr_i_r_and_u5_0                  = ( 8, 12)
  S2_asl_i_r_and_Rx32                  = ( 0,  4)
  S2_asl_i_r_and_Rs32                  = (16, 20)
  S2_asl_i_r_and_u5_0                  = ( 8, 12)
  S6_rol_i_r_and_Rx32                  = ( 0,  4)
  S6_rol_i_r_and_Rs32                  = (16, 20)
  S6_rol_i_r_and_u5_0                  = ( 8, 12)
  S2_asr_i_r_or_Rx32                   = ( 0,  4)
  S2_asr_i_r_or_Rs32                   = (16, 20)
  S2_asr_i_r_or_u5_0                   = ( 8, 12)
  S2_lsr_i_r_or_Rx32                   = ( 0,  4)
  S2_lsr_i_r_or_Rs32                   = (16, 20)
  S2_lsr_i_r_or_u5_0                   = ( 8, 12)
  S2_asl_i_r_or_Rx32                   = ( 0,  4)
  S2_asl_i_r_or_Rs32                   = (16, 20)
  S2_asl_i_r_or_u5_0                   = ( 8, 12)
  S6_rol_i_r_or_Rx32                   = ( 0,  4)
  S6_rol_i_r_or_Rs32                   = (16, 20)
  S6_rol_i_r_or_u5_0                   = ( 8, 12)
  S2_asr_i_p_and_Rxx32                 = ( 0,  4)
  S2_asr_i_p_and_Rss32                 = (16, 20)
  S2_asr_i_p_and_u6_0                  = ( 8, 13)
  S2_lsr_i_p_and_Rxx32                 = ( 0,  4)
  S2_lsr_i_p_and_Rss32                 = (16, 20)
  S2_lsr_i_p_and_u6_0                  = ( 8, 13)
  S2_asl_i_p_and_Rxx32                 = ( 0,  4)
  S2_asl_i_p_and_Rss32                 = (16, 20)
  S2_asl_i_p_and_u6_0                  = ( 8, 13)
  S6_rol_i_p_and_Rxx32                 = ( 0,  4)
  S6_rol_i_p_and_Rss32                 = (16, 20)
  S6_rol_i_p_and_u6_0                  = ( 8, 13)
  S2_asr_i_p_or_Rxx32                  = ( 0,  4)
  S2_asr_i_p_or_Rss32                  = (16, 20)
  S2_asr_i_p_or_u6_0                   = ( 8, 13)
  S2_lsr_i_p_or_Rxx32                  = ( 0,  4)
  S2_lsr_i_p_or_Rss32                  = (16, 20)
  S2_lsr_i_p_or_u6_0                   = ( 8, 13)
  S2_asl_i_p_or_Rxx32                  = ( 0,  4)
  S2_asl_i_p_or_Rss32                  = (16, 20)
  S2_asl_i_p_or_u6_0                   = ( 8, 13)
  S6_rol_i_p_or_Rxx32                  = ( 0,  4)
  S6_rol_i_p_or_Rss32                  = (16, 20)
  S6_rol_i_p_or_u6_0                   = ( 8, 13)
  S2_asl_i_r_sat_Rd32                  = ( 0,  4)
  S2_asl_i_r_sat_Rs32                  = (16, 20)
  S2_asl_i_r_sat_u5_0                  = ( 8, 12)
  S2_asr_i_r_rnd_Rd32                  = ( 0,  4)
  S2_asr_i_r_rnd_Rs32                  = (16, 20)
  S2_asr_i_r_rnd_u5_0                  = ( 8, 12)
  S2_asr_i_p_rnd_Rdd32                 = ( 0,  4)
  S2_asr_i_p_rnd_Rss32                 = (16, 20)
  S2_asr_i_p_rnd_u6_0                  = ( 8, 13)
  S4_lsli_Rd32                         = ( 0,  4)
  S4_lsli_Rt32                         = ( 8, 12)
  S4_lsli_s6_0                         = ( 5,  5)
  S4_lsli_s6_1                         = (16, 20)
  S2_addasl_rrri_Rd32                  = ( 0,  4)
  S2_addasl_rrri_Rt32                  = ( 8, 12)
  S2_addasl_rrri_Rs32                  = (16, 20)
  S2_addasl_rrri_u3_0                  = ( 5,  7)
  S4_andi_asl_ri_Rx32                  = (16, 20)
  S4_andi_asl_ri_u8_0                  = ( 3,  3)
  S4_andi_asl_ri_u8_1                  = ( 5,  7)
  S4_andi_asl_ri_u8_2                  = (13, 13)
  S4_andi_asl_ri_u8_3                  = (21, 23)
  S4_andi_asl_ri_U5_0                  = ( 8, 12)
  S4_ori_asl_ri_Rx32                   = (16, 20)
  S4_ori_asl_ri_u8_0                   = ( 3,  3)
  S4_ori_asl_ri_u8_1                   = ( 5,  7)
  S4_ori_asl_ri_u8_2                   = (13, 13)
  S4_ori_asl_ri_u8_3                   = (21, 23)
  S4_ori_asl_ri_U5_0                   = ( 8, 12)
  S4_addi_asl_ri_Rx32                  = (16, 20)
  S4_addi_asl_ri_u8_0                  = ( 3,  3)
  S4_addi_asl_ri_u8_1                  = ( 5,  7)
  S4_addi_asl_ri_u8_2                  = (13, 13)
  S4_addi_asl_ri_u8_3                  = (21, 23)
  S4_addi_asl_ri_U5_0                  = ( 8, 12)
  S4_subi_asl_ri_Rx32                  = (16, 20)
  S4_subi_asl_ri_u8_0                  = ( 3,  3)
  S4_subi_asl_ri_u8_1                  = ( 5,  7)
  S4_subi_asl_ri_u8_2                  = (13, 13)
  S4_subi_asl_ri_u8_3                  = (21, 23)
  S4_subi_asl_ri_U5_0                  = ( 8, 12)
  S4_andi_lsr_ri_Rx32                  = (16, 20)
  S4_andi_lsr_ri_u8_0                  = ( 3,  3)
  S4_andi_lsr_ri_u8_1                  = ( 5,  7)
  S4_andi_lsr_ri_u8_2                  = (13, 13)
  S4_andi_lsr_ri_u8_3                  = (21, 23)
  S4_andi_lsr_ri_U5_0                  = ( 8, 12)
  S4_ori_lsr_ri_Rx32                   = (16, 20)
  S4_ori_lsr_ri_u8_0                   = ( 3,  3)
  S4_ori_lsr_ri_u8_1                   = ( 5,  7)
  S4_ori_lsr_ri_u8_2                   = (13, 13)
  S4_ori_lsr_ri_u8_3                   = (21, 23)
  S4_ori_lsr_ri_U5_0                   = ( 8, 12)
  S4_addi_lsr_ri_Rx32                  = (16, 20)
  S4_addi_lsr_ri_u8_0                  = ( 3,  3)
  S4_addi_lsr_ri_u8_1                  = ( 5,  7)
  S4_addi_lsr_ri_u8_2                  = (13, 13)
  S4_addi_lsr_ri_u8_3                  = (21, 23)
  S4_addi_lsr_ri_U5_0                  = ( 8, 12)
  S4_subi_lsr_ri_Rx32                  = (16, 20)
  S4_subi_lsr_ri_u8_0                  = ( 3,  3)
  S4_subi_lsr_ri_u8_1                  = ( 5,  7)
  S4_subi_lsr_ri_u8_2                  = (13, 13)
  S4_subi_lsr_ri_u8_3                  = (21, 23)
  S4_subi_lsr_ri_U5_0                  = ( 8, 12)
  S2_valignib_Rdd32                    = ( 0,  4)
  S2_valignib_Rtt32                    = ( 8, 12)
  S2_valignib_Rss32                    = (16, 20)
  S2_valignib_u3_0                     = ( 5,  7)
  S2_valignrb_Rdd32                    = ( 0,  4)
  S2_valignrb_Rtt32                    = ( 8, 12)
  S2_valignrb_Rss32                    = (16, 20)
  S2_valignrb_Pu4                      = ( 5,  6)
  S2_vspliceib_Rdd32                   = ( 0,  4)
  S2_vspliceib_Rss32                   = (16, 20)
  S2_vspliceib_Rtt32                   = ( 8, 12)
  S2_vspliceib_u3_0                    = ( 5,  7)
  S2_vsplicerb_Rdd32                   = ( 0,  4)
  S2_vsplicerb_Rss32                   = (16, 20)
  S2_vsplicerb_Rtt32                   = ( 8, 12)
  S2_vsplicerb_Pu4                     = ( 5,  6)
  S2_vsplatrh_Rdd32                    = ( 0,  4)
  S2_vsplatrh_Rs32                     = (16, 20)
  S2_vsplatrb_Rd32                     = ( 0,  4)
  S2_vsplatrb_Rs32                     = (16, 20)
  S6_vsplatrbp_Rdd32                   = ( 0,  4)
  S6_vsplatrbp_Rs32                    = (16, 20)
  S2_insert_Rx32                       = ( 0,  4)
  S2_insert_Rs32                       = (16, 20)
  S2_insert_u5_0                       = ( 8, 12)
  S2_insert_U5_0                       = ( 5,  7)
  S2_insert_U5_1                       = (21, 22)
  S2_tableidxb_Rx32                    = ( 0,  4)
  S2_tableidxb_Rs32                    = (16, 20)
  S2_tableidxb_u4_0                    = ( 5,  7)
  S2_tableidxb_u4_1                    = (21, 21)
  S2_tableidxb_S6_0                    = ( 8, 13)
  S2_tableidxh_Rx32                    = ( 0,  4)
  S2_tableidxh_Rs32                    = (16, 20)
  S2_tableidxh_u4_0                    = ( 5,  7)
  S2_tableidxh_u4_1                    = (21, 21)
  S2_tableidxh_S6_0                    = ( 8, 13)
  S2_tableidxw_Rx32                    = ( 0,  4)
  S2_tableidxw_Rs32                    = (16, 20)
  S2_tableidxw_u4_0                    = ( 5,  7)
  S2_tableidxw_u4_1                    = (21, 21)
  S2_tableidxw_S6_0                    = ( 8, 13)
  S2_tableidxd_Rx32                    = ( 0,  4)
  S2_tableidxd_Rs32                    = (16, 20)
  S2_tableidxd_u4_0                    = ( 5,  7)
  S2_tableidxd_u4_1                    = (21, 21)
  S2_tableidxd_S6_0                    = ( 8, 13)
  A4_bitspliti_Rdd32                   = ( 0,  4)
  A4_bitspliti_Rs32                    = (16, 20)
  A4_bitspliti_u5_0                    = ( 8, 12)
  A4_bitsplit_Rdd32                    = ( 0,  4)
  A4_bitsplit_Rs32                     = (16, 20)
  A4_bitsplit_Rt32                     = ( 8, 12)
  S4_extract_Rd32                      = ( 0,  4)
  S4_extract_Rs32                      = (16, 20)
  S4_extract_u5_0                      = ( 8, 12)
  S4_extract_U5_0                      = ( 5,  7)
  S4_extract_U5_1                      = (21, 22)
  S2_extractu_Rd32                     = ( 0,  4)
  S2_extractu_Rs32                     = (16, 20)
  S2_extractu_u5_0                     = ( 8, 12)
  S2_extractu_U5_0                     = ( 5,  7)
  S2_extractu_U5_1                     = (21, 22)
  S2_insertp_Rxx32                     = ( 0,  4)
  S2_insertp_Rss32                     = (16, 20)
  S2_insertp_u6_0                      = ( 8, 13)
  S2_insertp_U6_0                      = ( 5,  7)
  S2_insertp_U6_1                      = (21, 23)
  S4_extractp_Rdd32                    = ( 0,  4)
  S4_extractp_Rss32                    = (16, 20)
  S4_extractp_u6_0                     = ( 8, 13)
  S4_extractp_U6_0                     = ( 5,  7)
  S4_extractp_U6_1                     = (21, 23)
  S2_extractup_Rdd32                   = ( 0,  4)
  S2_extractup_Rss32                   = (16, 20)
  S2_extractup_u6_0                    = ( 8, 13)
  S2_extractup_U6_0                    = ( 5,  7)
  S2_extractup_U6_1                    = (21, 23)
  S2_mask_Rd32                         = ( 0,  4)
  S2_mask_u5_0                         = ( 8, 12)
  S2_mask_U5_0                         = ( 5,  7)
  S2_mask_U5_1                         = (21, 22)
  S2_insert_rp_Rx32                    = ( 0,  4)
  S2_insert_rp_Rs32                    = (16, 20)
  S2_insert_rp_Rtt32                   = ( 8, 12)
  S4_extract_rp_Rd32                   = ( 0,  4)
  S4_extract_rp_Rs32                   = (16, 20)
  S4_extract_rp_Rtt32                  = ( 8, 12)
  S2_extractu_rp_Rd32                  = ( 0,  4)
  S2_extractu_rp_Rs32                  = (16, 20)
  S2_extractu_rp_Rtt32                 = ( 8, 12)
  S2_insertp_rp_Rxx32                  = ( 0,  4)
  S2_insertp_rp_Rss32                  = (16, 20)
  S2_insertp_rp_Rtt32                  = ( 8, 12)
  S4_extractp_rp_Rdd32                 = ( 0,  4)
  S4_extractp_rp_Rss32                 = (16, 20)
  S4_extractp_rp_Rtt32                 = ( 8, 12)
  S2_extractup_rp_Rdd32                = ( 0,  4)
  S2_extractup_rp_Rss32                = (16, 20)
  S2_extractup_rp_Rtt32                = ( 8, 12)
  S2_tstbit_i_Pd4                      = ( 0,  1)
  S2_tstbit_i_Rs32                     = (16, 20)
  S2_tstbit_i_u5_0                     = ( 8, 12)
  S4_ntstbit_i_Pd4                     = ( 0,  1)
  S4_ntstbit_i_Rs32                    = (16, 20)
  S4_ntstbit_i_u5_0                    = ( 8, 12)
  S2_setbit_i_Rd32                     = ( 0,  4)
  S2_setbit_i_Rs32                     = (16, 20)
  S2_setbit_i_u5_0                     = ( 8, 12)
  S2_togglebit_i_Rd32                  = ( 0,  4)
  S2_togglebit_i_Rs32                  = (16, 20)
  S2_togglebit_i_u5_0                  = ( 8, 12)
  S2_clrbit_i_Rd32                     = ( 0,  4)
  S2_clrbit_i_Rs32                     = (16, 20)
  S2_clrbit_i_u5_0                     = ( 8, 12)
  S2_tstbit_r_Pd4                      = ( 0,  1)
  S2_tstbit_r_Rs32                     = (16, 20)
  S2_tstbit_r_Rt32                     = ( 8, 12)
  S4_ntstbit_r_Pd4                     = ( 0,  1)
  S4_ntstbit_r_Rs32                    = (16, 20)
  S4_ntstbit_r_Rt32                    = ( 8, 12)
  S2_setbit_r_Rd32                     = ( 0,  4)
  S2_setbit_r_Rs32                     = (16, 20)
  S2_setbit_r_Rt32                     = ( 8, 12)
  S2_togglebit_r_Rd32                  = ( 0,  4)
  S2_togglebit_r_Rs32                  = (16, 20)
  S2_togglebit_r_Rt32                  = ( 8, 12)
  S2_clrbit_r_Rd32                     = ( 0,  4)
  S2_clrbit_r_Rs32                     = (16, 20)
  S2_clrbit_r_Rt32                     = ( 8, 12)
  S2_asr_i_vh_Rdd32                    = ( 0,  4)
  S2_asr_i_vh_Rss32                    = (16, 20)
  S2_asr_i_vh_u4_0                     = ( 8, 11)
  S2_lsr_i_vh_Rdd32                    = ( 0,  4)
  S2_lsr_i_vh_Rss32                    = (16, 20)
  S2_lsr_i_vh_u4_0                     = ( 8, 11)
  S2_asl_i_vh_Rdd32                    = ( 0,  4)
  S2_asl_i_vh_Rss32                    = (16, 20)
  S2_asl_i_vh_u4_0                     = ( 8, 11)
  S2_asr_r_vh_Rdd32                    = ( 0,  4)
  S2_asr_r_vh_Rss32                    = (16, 20)
  S2_asr_r_vh_Rt32                     = ( 8, 12)
  S5_asrhub_rnd_sat_Rd32               = ( 0,  4)
  S5_asrhub_rnd_sat_Rss32              = (16, 20)
  S5_asrhub_rnd_sat_u4_0               = ( 8, 11)
  S5_asrhub_sat_Rd32                   = ( 0,  4)
  S5_asrhub_sat_Rss32                  = (16, 20)
  S5_asrhub_sat_u4_0                   = ( 8, 11)
  S5_vasrhrnd_Rdd32                    = ( 0,  4)
  S5_vasrhrnd_Rss32                    = (16, 20)
  S5_vasrhrnd_u4_0                     = ( 8, 11)
  S2_asl_r_vh_Rdd32                    = ( 0,  4)
  S2_asl_r_vh_Rss32                    = (16, 20)
  S2_asl_r_vh_Rt32                     = ( 8, 12)
  S2_lsr_r_vh_Rdd32                    = ( 0,  4)
  S2_lsr_r_vh_Rss32                    = (16, 20)
  S2_lsr_r_vh_Rt32                     = ( 8, 12)
  S2_lsl_r_vh_Rdd32                    = ( 0,  4)
  S2_lsl_r_vh_Rss32                    = (16, 20)
  S2_lsl_r_vh_Rt32                     = ( 8, 12)
  S2_asr_i_vw_Rdd32                    = ( 0,  4)
  S2_asr_i_vw_Rss32                    = (16, 20)
  S2_asr_i_vw_u5_0                     = ( 8, 12)
  S2_asr_i_svw_trun_Rd32               = ( 0,  4)
  S2_asr_i_svw_trun_Rss32              = (16, 20)
  S2_asr_i_svw_trun_u5_0               = ( 8, 12)
  S2_asr_r_svw_trun_Rd32               = ( 0,  4)
  S2_asr_r_svw_trun_Rss32              = (16, 20)
  S2_asr_r_svw_trun_Rt32               = ( 8, 12)
  S2_lsr_i_vw_Rdd32                    = ( 0,  4)
  S2_lsr_i_vw_Rss32                    = (16, 20)
  S2_lsr_i_vw_u5_0                     = ( 8, 12)
  S2_asl_i_vw_Rdd32                    = ( 0,  4)
  S2_asl_i_vw_Rss32                    = (16, 20)
  S2_asl_i_vw_u5_0                     = ( 8, 12)
  S2_asr_r_vw_Rdd32                    = ( 0,  4)
  S2_asr_r_vw_Rss32                    = (16, 20)
  S2_asr_r_vw_Rt32                     = ( 8, 12)
  S2_asl_r_vw_Rdd32                    = ( 0,  4)
  S2_asl_r_vw_Rss32                    = (16, 20)
  S2_asl_r_vw_Rt32                     = ( 8, 12)
  S2_lsr_r_vw_Rdd32                    = ( 0,  4)
  S2_lsr_r_vw_Rss32                    = (16, 20)
  S2_lsr_r_vw_Rt32                     = ( 8, 12)
  S2_lsl_r_vw_Rdd32                    = ( 0,  4)
  S2_lsl_r_vw_Rss32                    = (16, 20)
  S2_lsl_r_vw_Rt32                     = ( 8, 12)
  S2_vrndpackwh_Rd32                   = ( 0,  4)
  S2_vrndpackwh_Rss32                  = (16, 20)
  S2_vrndpackwhs_Rd32                  = ( 0,  4)
  S2_vrndpackwhs_Rss32                 = (16, 20)
  S2_vsxtbh_Rdd32                      = ( 0,  4)
  S2_vsxtbh_Rs32                       = (16, 20)
  S2_vzxtbh_Rdd32                      = ( 0,  4)
  S2_vzxtbh_Rs32                       = (16, 20)
  S2_vsathub_Rd32                      = ( 0,  4)
  S2_vsathub_Rss32                     = (16, 20)
  S2_svsathub_Rd32                     = ( 0,  4)
  S2_svsathub_Rs32                     = (16, 20)
  S2_svsathb_Rd32                      = ( 0,  4)
  S2_svsathb_Rs32                      = (16, 20)
  S2_vsathb_Rd32                       = ( 0,  4)
  S2_vsathb_Rss32                      = (16, 20)
  S2_vtrunohb_Rd32                     = ( 0,  4)
  S2_vtrunohb_Rss32                    = (16, 20)
  S2_vtrunewh_Rdd32                    = ( 0,  4)
  S2_vtrunewh_Rss32                    = (16, 20)
  S2_vtrunewh_Rtt32                    = ( 8, 12)
  S2_vtrunowh_Rdd32                    = ( 0,  4)
  S2_vtrunowh_Rss32                    = (16, 20)
  S2_vtrunowh_Rtt32                    = ( 8, 12)
  S2_vtrunehb_Rd32                     = ( 0,  4)
  S2_vtrunehb_Rss32                    = (16, 20)
  S6_vtrunehb_ppp_Rdd32                = ( 0,  4)
  S6_vtrunehb_ppp_Rss32                = (16, 20)
  S6_vtrunehb_ppp_Rtt32                = ( 8, 12)
  S6_vtrunohb_ppp_Rdd32                = ( 0,  4)
  S6_vtrunohb_ppp_Rss32                = (16, 20)
  S6_vtrunohb_ppp_Rtt32                = ( 8, 12)
  S2_vsxthw_Rdd32                      = ( 0,  4)
  S2_vsxthw_Rs32                       = (16, 20)
  S2_vzxthw_Rdd32                      = ( 0,  4)
  S2_vzxthw_Rs32                       = (16, 20)
  S2_vsatwh_Rd32                       = ( 0,  4)
  S2_vsatwh_Rss32                      = (16, 20)
  S2_vsatwuh_Rd32                      = ( 0,  4)
  S2_vsatwuh_Rss32                     = (16, 20)
  S2_packhl_Rdd32                      = ( 0,  4)
  S2_packhl_Rs32                       = (16, 20)
  S2_packhl_Rt32                       = ( 8, 12)
  A2_swiz_Rd32                         = ( 0,  4)
  A2_swiz_Rs32                         = (16, 20)
  S2_vsathub_nopack_Rdd32              = ( 0,  4)
  S2_vsathub_nopack_Rss32              = (16, 20)
  S2_vsathb_nopack_Rdd32               = ( 0,  4)
  S2_vsathb_nopack_Rss32               = (16, 20)
  S2_vsatwh_nopack_Rdd32               = ( 0,  4)
  S2_vsatwh_nopack_Rss32               = (16, 20)
  S2_vsatwuh_nopack_Rdd32              = ( 0,  4)
  S2_vsatwuh_nopack_Rss32              = (16, 20)
  S2_shuffob_Rdd32                     = ( 0,  4)
  S2_shuffob_Rtt32                     = ( 8, 12)
  S2_shuffob_Rss32                     = (16, 20)
  S2_shuffeb_Rdd32                     = ( 0,  4)
  S2_shuffeb_Rss32                     = (16, 20)
  S2_shuffeb_Rtt32                     = ( 8, 12)
  S2_shuffoh_Rdd32                     = ( 0,  4)
  S2_shuffoh_Rtt32                     = ( 8, 12)
  S2_shuffoh_Rss32                     = (16, 20)
  S2_shuffeh_Rdd32                     = ( 0,  4)
  S2_shuffeh_Rss32                     = (16, 20)
  S2_shuffeh_Rtt32                     = ( 8, 12)
  S5_popcountp_Rd32                    = ( 0,  4)
  S5_popcountp_Rss32                   = (16, 20)
  S4_parity_Rd32                       = ( 0,  4)
  S4_parity_Rs32                       = (16, 20)
  S4_parity_Rt32                       = ( 8, 12)
  S2_parityp_Rd32                      = ( 0,  4)
  S2_parityp_Rss32                     = (16, 20)
  S2_parityp_Rtt32                     = ( 8, 12)
  S2_lfsp_Rdd32                        = ( 0,  4)
  S2_lfsp_Rss32                        = (16, 20)
  S2_lfsp_Rtt32                        = ( 8, 12)
  S2_clbnorm_Rd32                      = ( 0,  4)
  S2_clbnorm_Rs32                      = (16, 20)
  S4_clbaddi_Rd32                      = ( 0,  4)
  S4_clbaddi_Rs32                      = (16, 20)
  S4_clbaddi_s6_0                      = ( 8, 13)
  S4_clbpnorm_Rd32                     = ( 0,  4)
  S4_clbpnorm_Rss32                    = (16, 20)
  S4_clbpaddi_Rd32                     = ( 0,  4)
  S4_clbpaddi_Rss32                    = (16, 20)
  S4_clbpaddi_s6_0                     = ( 8, 13)
  S2_cabacdecbin_Rdd32                 = ( 0,  4)
  S2_cabacdecbin_Rss32                 = (16, 20)
  S2_cabacdecbin_Rtt32                 = ( 8, 12)
  S2_clb_Rd32                          = ( 0,  4)
  S2_clb_Rs32                          = (16, 20)
  S2_cl0_Rd32                          = ( 0,  4)
  S2_cl0_Rs32                          = (16, 20)
  S2_cl1_Rd32                          = ( 0,  4)
  S2_cl1_Rs32                          = (16, 20)
  S2_clbp_Rd32                         = ( 0,  4)
  S2_clbp_Rss32                        = (16, 20)
  S2_cl0p_Rd32                         = ( 0,  4)
  S2_cl0p_Rss32                        = (16, 20)
  S2_cl1p_Rd32                         = ( 0,  4)
  S2_cl1p_Rss32                        = (16, 20)
  S2_brev_Rd32                         = ( 0,  4)
  S2_brev_Rs32                         = (16, 20)
  S2_brevp_Rdd32                       = ( 0,  4)
  S2_brevp_Rss32                       = (16, 20)
  S2_ct0_Rd32                          = ( 0,  4)
  S2_ct0_Rs32                          = (16, 20)
  S2_ct1_Rd32                          = ( 0,  4)
  S2_ct1_Rs32                          = (16, 20)
  S2_ct0p_Rd32                         = ( 0,  4)
  S2_ct0p_Rss32                        = (16, 20)
  S2_ct1p_Rd32                         = ( 0,  4)
  S2_ct1p_Rss32                        = (16, 20)
  S2_interleave_Rdd32                  = ( 0,  4)
  S2_interleave_Rss32                  = (16, 20)
  S2_deinterleave_Rdd32                = ( 0,  4)
  S2_deinterleave_Rss32                = (16, 20)
  J2_trap0_u8_0                        = ( 2,  4)
  J2_trap0_u8_1                        = ( 8, 12)
  J2_trap1_Rx32                        = (16, 20)
  J2_trap1_u8_0                        = ( 2,  4)
  J2_trap1_u8_1                        = ( 8, 12)
  J2_pause_u8_0                        = ( 2,  4)
  J2_pause_u8_1                        = ( 8, 12)
  Y2_swi_Rs32                          = (16, 20)
  Y2_cswi_Rs32                         = (16, 20)
  Y2_ciad_Rs32                         = (16, 20)
  Y4_siad_Rs32                         = (16, 20)
  Y2_iassignr_Rd32                     = ( 0,  4)
  Y2_iassignr_Rs32                     = (16, 20)
  Y2_iassignw_Rs32                     = (16, 20)
  Y2_getimask_Rd32                     = ( 0,  4)
  Y2_getimask_Rs32                     = (16, 20)
  Y2_setimask_Pt4                      = ( 8,  9)
  Y2_setimask_Rs32                     = (16, 20)
  Y2_tlbw_Rss32                        = (16, 20)
  Y2_tlbw_Rt32                         = ( 8, 12)
  Y5_ctlbw_Rd32                        = ( 0,  4)
  Y5_ctlbw_Rss32                       = (16, 20)
  Y5_ctlbw_Rt32                        = ( 8, 12)
  Y5_tlboc_Rd32                        = ( 0,  4)
  Y5_tlboc_Rss32                       = (16, 20)
  Y2_tlbr_Rdd32                        = ( 0,  4)
  Y2_tlbr_Rs32                         = (16, 20)
  Y2_tlbp_Rd32                         = ( 0,  4)
  Y2_tlbp_Rs32                         = (16, 20)
  Y5_tlbasidi_Rs32                     = (16, 20)
  Y2_crswap0_Rx32                      = (16, 20)
  Y4_crswap1_Rx32                      = (16, 20)
  Y4_crswap10_Rxx32                    = (16, 20)
  Y2_tfrscrr_Rd32                      = ( 0,  4)
  Y2_tfrscrr_Ss128                     = (16, 22)
  Y2_tfrsrcr_Sd128                     = ( 0,  6)
  Y2_tfrsrcr_Rs32                      = (16, 20)
  Y4_tfrscpp_Rdd32                     = ( 0,  4)
  Y4_tfrscpp_Sss128                    = (16, 22)
  Y4_tfrspcp_Sdd128                    = ( 0,  6)
  Y4_tfrspcp_Rss32                     = (16, 20)
  G4_tfrgcrr_Rd32                      = ( 0,  4)
  G4_tfrgcrr_Gs32                      = (16, 20)
  G4_tfrgrcr_Gd32                      = ( 0,  4)
  G4_tfrgrcr_Rs32                      = (16, 20)
  G4_tfrgcpp_Rdd32                     = ( 0,  4)
  G4_tfrgcpp_Gss32                     = (16, 20)
  G4_tfrgpcp_Gdd32                     = ( 0,  4)
  G4_tfrgpcp_Rss32                     = (16, 20)
  Y2_setprio_Pt4                       = ( 8,  9)
  Y2_setprio_Rs32                      = (16, 20)
  Y6_diag_Rs32                         = (16, 20)
  Y6_diag0_Rss32                       = (16, 20)
  Y6_diag0_Rtt32                       = ( 8, 12)
  Y6_diag1_Rss32                       = (16, 20)
  Y6_diag1_Rtt32                       = ( 8, 12)
  Y4_trace_Rs32                        = (16, 20)
  Y2_stop_Rs32                         = (16, 20)
  Y4_nmi_Rs32                          = (16, 20)
  Y2_start_Rs32                        = (16, 20)
  Y2_wait_Rs32                         = (16, 20)
  Y2_resume_Rs32                       = (16, 20)
  Y2_ictagr_Rd32                       = ( 0,  4)
  Y2_ictagr_Rs32                       = (16, 20)
  Y2_ictagw_Rs32                       = (16, 20)
  Y2_ictagw_Rt32                       = ( 8, 12)
  Y2_icdataw_Rs32                      = (16, 20)
  Y2_icdataw_Rt32                      = ( 8, 12)
  Y2_icdatar_Rd32                      = ( 0,  4)
  Y2_icdatar_Rs32                      = (16, 20)
  Y2_icinva_Rs32                       = (16, 20)
  Y2_icinvidx_Rs32                     = (16, 20)
  Y2_dcfetchbo_Rs32                    = (16, 20)
  Y2_dcfetchbo_u11_3_0                 = ( 0, 10)
  Y2_dczeroa_Rs32                      = (16, 20)
  Y2_dccleana_Rs32                     = (16, 20)
  Y2_dccleanidx_Rs32                   = (16, 20)
  Y2_dccleaninva_Rs32                  = (16, 20)
  Y2_dccleaninvidx_Rs32                = (16, 20)
  Y2_dcinva_Rs32                       = (16, 20)
  Y2_dcinvidx_Rs32                     = (16, 20)
  Y2_dctagr_Rd32                       = ( 0,  4)
  Y2_dctagr_Rs32                       = (16, 20)
  Y2_dctagw_Rs32                       = (16, 20)
  Y2_dctagw_Rt32                       = ( 8, 12)
  Y4_l2tagw_Rs32                       = (16, 20)
  Y4_l2tagw_Rt32                       = ( 8, 12)
  Y4_l2tagr_Rd32                       = ( 0,  4)
  Y4_l2tagr_Rs32                       = (16, 20)
  Y2_l2cleaninvidx_Rs32                = (16, 20)
  Y5_l2cleanidx_Rs32                   = (16, 20)
  Y5_l2invidx_Rs32                     = (16, 20)
  Y4_l2fetch_Rs32                      = (16, 20)
  Y4_l2fetch_Rt32                      = ( 8, 12)
  Y5_l2fetch_Rs32                      = (16, 20)
  Y5_l2fetch_Rtt32                     = ( 8, 12)
  Y5_l2locka_Pd4                       = ( 0,  1)
  Y5_l2locka_Rs32                      = (16, 20)
  Y5_l2unlocka_Rs32                    = (16, 20)
  Y6_l2gcleanpa_Rtt32                  = ( 8, 12)
  Y6_l2gcleaninvpa_Rtt32               = ( 8, 12)
;

define token SUBINSN(16)
  a0                                   = ( 0,  0)
  a1                                   = ( 1,  1)
  a2                                   = ( 2,  2)
  a3                                   = ( 3,  3)
  a4                                   = ( 4,  4)
  a5                                   = ( 5,  5)
  a6                                   = ( 6,  6)
  a7                                   = ( 7,  7)
  a8                                   = ( 8,  8)
  a9                                   = ( 9,  9)
  a10                                  = (10, 10)
  a11                                  = (11, 11)
  a12                                  = (12, 12)
  SA1_addi_Rx16                        = ( 0,  3)
  SA1_addi_s7_0                        = ( 4, 10)
  SA1_tfr_Rd16                         = ( 0,  3)
  SA1_tfr_Rs16                         = ( 4,  7)
  SA1_seti_Rd16                        = ( 0,  3)
  SA1_seti_u6_0                        = ( 4,  9)
  SA1_setin1_Rd16                      = ( 0,  3)
  SA1_clrtnew_Rd16                     = ( 0,  3)
  SA1_clrfnew_Rd16                     = ( 0,  3)
  SA1_clrt_Rd16                        = ( 0,  3)
  SA1_clrf_Rd16                        = ( 0,  3)
  SA1_addsp_Rd16                       = ( 0,  3)
  SA1_addsp_u6_2_0                     = ( 4,  9)
  SA1_inc_Rd16                         = ( 0,  3)
  SA1_inc_Rs16                         = ( 4,  7)
  SA1_dec_Rd16                         = ( 0,  3)
  SA1_dec_Rs16                         = ( 4,  7)
  SA1_addrx_Rx16                       = ( 0,  3)
  SA1_addrx_Rs16                       = ( 4,  7)
  SA1_zxtb_Rd16                        = ( 0,  3)
  SA1_zxtb_Rs16                        = ( 4,  7)
  SA1_and1_Rd16                        = ( 0,  3)
  SA1_and1_Rs16                        = ( 4,  7)
  SA1_sxtb_Rd16                        = ( 0,  3)
  SA1_sxtb_Rs16                        = ( 4,  7)
  SA1_zxth_Rd16                        = ( 0,  3)
  SA1_zxth_Rs16                        = ( 4,  7)
  SA1_sxth_Rd16                        = ( 0,  3)
  SA1_sxth_Rs16                        = ( 4,  7)
  SA1_combinezr_Rdd8                   = ( 0,  2)
  SA1_combinezr_Rs16                   = ( 4,  7)
  SA1_combinerz_Rdd8                   = ( 0,  2)
  SA1_combinerz_Rs16                   = ( 4,  7)
  SA1_combine0i_Rdd8                   = ( 0,  2)
  SA1_combine0i_u2_0                   = ( 5,  6)
  SA1_combine1i_Rdd8                   = ( 0,  2)
  SA1_combine1i_u2_0                   = ( 5,  6)
  SA1_combine2i_Rdd8                   = ( 0,  2)
  SA1_combine2i_u2_0                   = ( 5,  6)
  SA1_combine3i_Rdd8                   = ( 0,  2)
  SA1_combine3i_u2_0                   = ( 5,  6)
  SA1_cmpeqi_Rs16                      = ( 4,  7)
  SA1_cmpeqi_u2_0                      = ( 0,  1)
  SL1_loadri_io_Rd16                   = ( 0,  3)
  SL1_loadri_io_Rs16                   = ( 4,  7)
  SL1_loadri_io_u4_2_0                 = ( 8, 11)
  SL1_loadrub_io_Rd16                  = ( 0,  3)
  SL1_loadrub_io_Rs16                  = ( 4,  7)
  SL1_loadrub_io_u4_0_0                = ( 8, 11)
  SL2_loadrh_io_Rd16                   = ( 0,  3)
  SL2_loadrh_io_Rs16                   = ( 4,  7)
  SL2_loadrh_io_u3_1_0                 = ( 8, 10)
  SL2_loadruh_io_Rd16                  = ( 0,  3)
  SL2_loadruh_io_Rs16                  = ( 4,  7)
  SL2_loadruh_io_u3_1_0                = ( 8, 10)
  SL2_loadrb_io_Rd16                   = ( 0,  3)
  SL2_loadrb_io_Rs16                   = ( 4,  7)
  SL2_loadrb_io_u3_0_0                 = ( 8, 10)
  SL2_loadri_sp_Rd16                   = ( 0,  3)
  SL2_loadri_sp_u5_2_0                 = ( 4,  8)
  SL2_loadrd_sp_Rdd8                   = ( 0,  2)
  SL2_loadrd_sp_u5_3_0                 = ( 3,  7)
  SS1_storew_io_Rs16                   = ( 4,  7)
  SS1_storew_io_Rt16                   = ( 0,  3)
  SS1_storew_io_u4_2_0                 = ( 8, 11)
  SS1_storeb_io_Rs16                   = ( 4,  7)
  SS1_storeb_io_Rt16                   = ( 0,  3)
  SS1_storeb_io_u4_0_0                 = ( 8, 11)
  SS2_storeh_io_Rs16                   = ( 4,  7)
  SS2_storeh_io_Rt16                   = ( 0,  3)
  SS2_storeh_io_u3_1_0                 = ( 8, 10)
  SS2_stored_sp_Rtt8                   = ( 0,  2)
  SS2_stored_sp_s6_3_0                 = ( 3,  8)
  SS2_storew_sp_Rt16                   = ( 0,  3)
  SS2_storew_sp_u5_2_0                 = ( 4,  8)
  SS2_storewi0_Rs16                    = ( 4,  7)
  SS2_storewi0_u4_2_0                  = ( 0,  3)
  SS2_storebi0_Rs16                    = ( 4,  7)
  SS2_storebi0_u4_0_0                  = ( 0,  3)
  SS2_storewi1_Rs16                    = ( 4,  7)
  SS2_storewi1_u4_2_0                  = ( 0,  3)
  SS2_storebi1_Rs16                    = ( 4,  7)
  SS2_storebi1_u4_0_0                  = ( 0,  3)
  SS2_allocframe_u5_3_0                = ( 4,  8)
;

attach variables [
  J2_jumpr_Rs32
  J2_jumprt_Rs32
  J2_jumprf_Rs32
  J2_jumprtpt_Rs32
  J2_jumprfpt_Rs32
  J2_jumprtnew_Rs32
  J2_jumprfnew_Rs32
  J2_jumprtnewpt_Rs32
  J2_jumprfnewpt_Rs32
  J4_hintjumpr_Rs32
  J2_jumprz_Rs32
  J2_jumprnz_Rs32
  J2_jumprzpt_Rs32
  J2_jumprnzpt_Rs32
  J2_jumprgtez_Rs32
  J2_jumprgtezpt_Rs32
  J2_jumprltez_Rs32
  J2_jumprltezpt_Rs32
  J4_cmpeq_t_jumpnv_t_Rt32
  J4_cmpeq_t_jumpnv_nt_Rt32
  J4_cmpgt_t_jumpnv_t_Rt32
  J4_cmpgt_t_jumpnv_nt_Rt32
  J4_cmpgtu_t_jumpnv_t_Rt32
  J4_cmpgtu_t_jumpnv_nt_Rt32
  J4_cmplt_t_jumpnv_t_Rt32
  J4_cmplt_t_jumpnv_nt_Rt32
  J4_cmpltu_t_jumpnv_t_Rt32
  J4_cmpltu_t_jumpnv_nt_Rt32
  J4_cmpeq_f_jumpnv_t_Rt32
  J4_cmpeq_f_jumpnv_nt_Rt32
  J4_cmpgt_f_jumpnv_t_Rt32
  J4_cmpgt_f_jumpnv_nt_Rt32
  J4_cmpgtu_f_jumpnv_t_Rt32
  J4_cmpgtu_f_jumpnv_nt_Rt32
  J4_cmplt_f_jumpnv_t_Rt32
  J4_cmplt_f_jumpnv_nt_Rt32
  J4_cmpltu_f_jumpnv_t_Rt32
  J4_cmpltu_f_jumpnv_nt_Rt32
  J2_callr_Rs32
  J2_callrt_Rs32
  J2_callrf_Rs32
  J2_loop0r_Rs32
  J2_loop1r_Rs32
  J2_ploop1sr_Rs32
  J2_ploop2sr_Rs32
  J2_ploop3sr_Rs32
  L2_loadrub_io_Rd32
  L2_loadrub_io_Rs32
  L4_loadrub_ur_Rd32
  L4_loadrub_ur_Rt32
  L4_loadrub_ap_Rd32
  L4_loadrub_ap_Re32
  L2_loadrub_pr_Rd32
  L2_loadrub_pr_Rx32
  L2_loadrub_pbr_Rd32
  L2_loadrub_pbr_Rx32
  L2_loadrub_pi_Rd32
  L2_loadrub_pi_Rx32
  L2_loadrub_pci_Rd32
  L2_loadrub_pci_Rx32
  L2_loadrub_pcr_Rd32
  L2_loadrub_pcr_Rx32
  L2_loadrb_io_Rd32
  L2_loadrb_io_Rs32
  L4_loadrb_ur_Rd32
  L4_loadrb_ur_Rt32
  L4_loadrb_ap_Rd32
  L4_loadrb_ap_Re32
  L2_loadrb_pr_Rd32
  L2_loadrb_pr_Rx32
  L2_loadrb_pbr_Rd32
  L2_loadrb_pbr_Rx32
  L2_loadrb_pi_Rd32
  L2_loadrb_pi_Rx32
  L2_loadrb_pci_Rd32
  L2_loadrb_pci_Rx32
  L2_loadrb_pcr_Rd32
  L2_loadrb_pcr_Rx32
  L2_loadruh_io_Rd32
  L2_loadruh_io_Rs32
  L4_loadruh_ur_Rd32
  L4_loadruh_ur_Rt32
  L4_loadruh_ap_Rd32
  L4_loadruh_ap_Re32
  L2_loadruh_pr_Rd32
  L2_loadruh_pr_Rx32
  L2_loadruh_pbr_Rd32
  L2_loadruh_pbr_Rx32
  L2_loadruh_pi_Rd32
  L2_loadruh_pi_Rx32
  L2_loadruh_pci_Rd32
  L2_loadruh_pci_Rx32
  L2_loadruh_pcr_Rd32
  L2_loadruh_pcr_Rx32
  L2_loadrh_io_Rd32
  L2_loadrh_io_Rs32
  L4_loadrh_ur_Rd32
  L4_loadrh_ur_Rt32
  L4_loadrh_ap_Rd32
  L4_loadrh_ap_Re32
  L2_loadrh_pr_Rd32
  L2_loadrh_pr_Rx32
  L2_loadrh_pbr_Rd32
  L2_loadrh_pbr_Rx32
  L2_loadrh_pi_Rd32
  L2_loadrh_pi_Rx32
  L2_loadrh_pci_Rd32
  L2_loadrh_pci_Rx32
  L2_loadrh_pcr_Rd32
  L2_loadrh_pcr_Rx32
  L2_loadri_io_Rd32
  L2_loadri_io_Rs32
  L4_loadri_ur_Rd32
  L4_loadri_ur_Rt32
  L4_loadri_ap_Rd32
  L4_loadri_ap_Re32
  L2_loadri_pr_Rd32
  L2_loadri_pr_Rx32
  L2_loadri_pbr_Rd32
  L2_loadri_pbr_Rx32
  L2_loadri_pi_Rd32
  L2_loadri_pi_Rx32
  L2_loadri_pci_Rd32
  L2_loadri_pci_Rx32
  L2_loadri_pcr_Rd32
  L2_loadri_pcr_Rx32
  L2_loadrd_io_Rs32
  L4_loadrd_ur_Rt32
  L4_loadrd_ap_Re32
  L2_loadrd_pr_Rx32
  L2_loadrd_pbr_Rx32
  L2_loadrd_pi_Rx32
  L2_loadrd_pci_Rx32
  L2_loadrd_pcr_Rx32
  L2_loadbzw2_io_Rd32
  L2_loadbzw2_io_Rs32
  L4_loadbzw2_ur_Rd32
  L4_loadbzw2_ur_Rt32
  L4_loadbzw2_ap_Rd32
  L4_loadbzw2_ap_Re32
  L2_loadbzw2_pr_Rd32
  L2_loadbzw2_pr_Rx32
  L2_loadbzw2_pbr_Rd32
  L2_loadbzw2_pbr_Rx32
  L2_loadbzw2_pi_Rd32
  L2_loadbzw2_pi_Rx32
  L2_loadbzw2_pci_Rd32
  L2_loadbzw2_pci_Rx32
  L2_loadbzw2_pcr_Rd32
  L2_loadbzw2_pcr_Rx32
  L2_loadbzw4_io_Rs32
  L4_loadbzw4_ur_Rt32
  L4_loadbzw4_ap_Re32
  L2_loadbzw4_pr_Rx32
  L2_loadbzw4_pbr_Rx32
  L2_loadbzw4_pi_Rx32
  L2_loadbzw4_pci_Rx32
  L2_loadbzw4_pcr_Rx32
  L2_loadbsw2_io_Rd32
  L2_loadbsw2_io_Rs32
  L4_loadbsw2_ur_Rd32
  L4_loadbsw2_ur_Rt32
  L4_loadbsw2_ap_Rd32
  L4_loadbsw2_ap_Re32
  L2_loadbsw2_pr_Rd32
  L2_loadbsw2_pr_Rx32
  L2_loadbsw2_pbr_Rd32
  L2_loadbsw2_pbr_Rx32
  L2_loadbsw2_pi_Rd32
  L2_loadbsw2_pi_Rx32
  L2_loadbsw2_pci_Rd32
  L2_loadbsw2_pci_Rx32
  L2_loadbsw2_pcr_Rd32
  L2_loadbsw2_pcr_Rx32
  L2_loadbsw4_io_Rs32
  L4_loadbsw4_ur_Rt32
  L4_loadbsw4_ap_Re32
  L2_loadbsw4_pr_Rx32
  L2_loadbsw4_pbr_Rx32
  L2_loadbsw4_pi_Rx32
  L2_loadbsw4_pci_Rx32
  L2_loadbsw4_pcr_Rx32
  L2_loadalignh_io_Rs32
  L4_loadalignh_ur_Rt32
  L4_loadalignh_ap_Re32
  L2_loadalignh_pr_Rx32
  L2_loadalignh_pbr_Rx32
  L2_loadalignh_pi_Rx32
  L2_loadalignh_pci_Rx32
  L2_loadalignh_pcr_Rx32
  L2_loadalignb_io_Rs32
  L4_loadalignb_ur_Rt32
  L4_loadalignb_ap_Re32
  L2_loadalignb_pr_Rx32
  L2_loadalignb_pbr_Rx32
  L2_loadalignb_pi_Rx32
  L2_loadalignb_pci_Rx32
  L2_loadalignb_pcr_Rx32
  S2_storerb_io_Rs32
  S2_storerb_io_Rt32
  S2_storerb_pi_Rx32
  S2_storerb_pi_Rt32
  S4_storerb_ap_Re32
  S4_storerb_ap_Rt32
  S2_storerb_pr_Rx32
  S2_storerb_pr_Rt32
  S4_storerb_ur_Ru32
  S4_storerb_ur_Rt32
  S2_storerb_pbr_Rx32
  S2_storerb_pbr_Rt32
  S2_storerb_pci_Rx32
  S2_storerb_pci_Rt32
  S2_storerb_pcr_Rx32
  S2_storerb_pcr_Rt32
  S2_storerh_io_Rs32
  S2_storerh_io_Rt32
  S2_storerh_pi_Rx32
  S2_storerh_pi_Rt32
  S4_storerh_ap_Re32
  S4_storerh_ap_Rt32
  S2_storerh_pr_Rx32
  S2_storerh_pr_Rt32
  S4_storerh_ur_Ru32
  S4_storerh_ur_Rt32
  S2_storerh_pbr_Rx32
  S2_storerh_pbr_Rt32
  S2_storerh_pci_Rx32
  S2_storerh_pci_Rt32
  S2_storerh_pcr_Rx32
  S2_storerh_pcr_Rt32
  S2_storerf_io_Rs32
  S2_storerf_io_Rt32
  S2_storerf_pi_Rx32
  S2_storerf_pi_Rt32
  S4_storerf_ap_Re32
  S4_storerf_ap_Rt32
  S2_storerf_pr_Rx32
  S2_storerf_pr_Rt32
  S4_storerf_ur_Ru32
  S4_storerf_ur_Rt32
  S2_storerf_pbr_Rx32
  S2_storerf_pbr_Rt32
  S2_storerf_pci_Rx32
  S2_storerf_pci_Rt32
  S2_storerf_pcr_Rx32
  S2_storerf_pcr_Rt32
  S2_storeri_io_Rs32
  S2_storeri_io_Rt32
  S2_storeri_pi_Rx32
  S2_storeri_pi_Rt32
  S4_storeri_ap_Re32
  S4_storeri_ap_Rt32
  S2_storeri_pr_Rx32
  S2_storeri_pr_Rt32
  S4_storeri_ur_Ru32
  S4_storeri_ur_Rt32
  S2_storeri_pbr_Rx32
  S2_storeri_pbr_Rt32
  S2_storeri_pci_Rx32
  S2_storeri_pci_Rt32
  S2_storeri_pcr_Rx32
  S2_storeri_pcr_Rt32
  S2_storerd_io_Rs32
  S2_storerd_pi_Rx32
  S4_storerd_ap_Re32
  S2_storerd_pr_Rx32
  S4_storerd_ur_Ru32
  S2_storerd_pbr_Rx32
  S2_storerd_pci_Rx32
  S2_storerd_pcr_Rx32
  S2_storerinew_io_Rs32
  S2_storerinew_pi_Rx32
  S4_storerinew_ap_Re32
  S2_storerinew_pr_Rx32
  S4_storerinew_ur_Ru32
  S2_storerinew_pbr_Rx32
  S2_storerinew_pci_Rx32
  S2_storerinew_pcr_Rx32
  S2_storerbnew_io_Rs32
  S2_storerbnew_pi_Rx32
  S4_storerbnew_ap_Re32
  S2_storerbnew_pr_Rx32
  S4_storerbnew_ur_Ru32
  S2_storerbnew_pbr_Rx32
  S2_storerbnew_pci_Rx32
  S2_storerbnew_pcr_Rx32
  S2_storerhnew_io_Rs32
  S2_storerhnew_pi_Rx32
  S4_storerhnew_ap_Re32
  S2_storerhnew_pr_Rx32
  S4_storerhnew_ur_Ru32
  S2_storerhnew_pbr_Rx32
  S2_storerhnew_pci_Rx32
  S2_storerhnew_pcr_Rx32
  S2_allocframe_Rx32
  L2_deallocframe_Rs32
  L4_return_Rs32
  L4_return_t_Rs32
  L4_return_f_Rs32
  L4_return_tnew_pt_Rs32
  L4_return_fnew_pt_Rs32
  L4_return_tnew_pnt_Rs32
  L4_return_fnew_pnt_Rs32
  L2_loadw_locked_Rd32
  L2_loadw_locked_Rs32
  S2_storew_locked_Rs32
  S2_storew_locked_Rt32
  L4_loadd_locked_Rs32
  L4_loadw_phys_Rd32
  L4_loadw_phys_Rs32
  L4_loadw_phys_Rt32
  S4_stored_locked_Rs32
  L4_loadrub_rr_Rd32
  L4_loadrub_rr_Rs32
  L4_loadrub_rr_Rt32
  L2_ploadrubt_io_Rd32
  L2_ploadrubt_io_Rs32
  L2_ploadrubt_pi_Rd32
  L2_ploadrubt_pi_Rx32
  L2_ploadrubf_io_Rd32
  L2_ploadrubf_io_Rs32
  L2_ploadrubf_pi_Rd32
  L2_ploadrubf_pi_Rx32
  L2_ploadrubtnew_io_Rd32
  L2_ploadrubtnew_io_Rs32
  L2_ploadrubfnew_io_Rd32
  L2_ploadrubfnew_io_Rs32
  L4_ploadrubt_rr_Rd32
  L4_ploadrubt_rr_Rs32
  L4_ploadrubt_rr_Rt32
  L4_ploadrubf_rr_Rd32
  L4_ploadrubf_rr_Rs32
  L4_ploadrubf_rr_Rt32
  L4_ploadrubtnew_rr_Rd32
  L4_ploadrubtnew_rr_Rs32
  L4_ploadrubtnew_rr_Rt32
  L4_ploadrubfnew_rr_Rd32
  L4_ploadrubfnew_rr_Rs32
  L4_ploadrubfnew_rr_Rt32
  L2_ploadrubtnew_pi_Rd32
  L2_ploadrubtnew_pi_Rx32
  L2_ploadrubfnew_pi_Rd32
  L2_ploadrubfnew_pi_Rx32
  L4_ploadrubt_abs_Rd32
  L4_ploadrubf_abs_Rd32
  L4_ploadrubtnew_abs_Rd32
  L4_ploadrubfnew_abs_Rd32
  L4_loadrb_rr_Rd32
  L4_loadrb_rr_Rs32
  L4_loadrb_rr_Rt32
  L2_ploadrbt_io_Rd32
  L2_ploadrbt_io_Rs32
  L2_ploadrbt_pi_Rd32
  L2_ploadrbt_pi_Rx32
  L2_ploadrbf_io_Rd32
  L2_ploadrbf_io_Rs32
  L2_ploadrbf_pi_Rd32
  L2_ploadrbf_pi_Rx32
  L2_ploadrbtnew_io_Rd32
  L2_ploadrbtnew_io_Rs32
  L2_ploadrbfnew_io_Rd32
  L2_ploadrbfnew_io_Rs32
  L4_ploadrbt_rr_Rd32
  L4_ploadrbt_rr_Rs32
  L4_ploadrbt_rr_Rt32
  L4_ploadrbf_rr_Rd32
  L4_ploadrbf_rr_Rs32
  L4_ploadrbf_rr_Rt32
  L4_ploadrbtnew_rr_Rd32
  L4_ploadrbtnew_rr_Rs32
  L4_ploadrbtnew_rr_Rt32
  L4_ploadrbfnew_rr_Rd32
  L4_ploadrbfnew_rr_Rs32
  L4_ploadrbfnew_rr_Rt32
  L2_ploadrbtnew_pi_Rd32
  L2_ploadrbtnew_pi_Rx32
  L2_ploadrbfnew_pi_Rd32
  L2_ploadrbfnew_pi_Rx32
  L4_ploadrbt_abs_Rd32
  L4_ploadrbf_abs_Rd32
  L4_ploadrbtnew_abs_Rd32
  L4_ploadrbfnew_abs_Rd32
  L4_loadruh_rr_Rd32
  L4_loadruh_rr_Rs32
  L4_loadruh_rr_Rt32
  L2_ploadruht_io_Rd32
  L2_ploadruht_io_Rs32
  L2_ploadruht_pi_Rd32
  L2_ploadruht_pi_Rx32
  L2_ploadruhf_io_Rd32
  L2_ploadruhf_io_Rs32
  L2_ploadruhf_pi_Rd32
  L2_ploadruhf_pi_Rx32
  L2_ploadruhtnew_io_Rd32
  L2_ploadruhtnew_io_Rs32
  L2_ploadruhfnew_io_Rd32
  L2_ploadruhfnew_io_Rs32
  L4_ploadruht_rr_Rd32
  L4_ploadruht_rr_Rs32
  L4_ploadruht_rr_Rt32
  L4_ploadruhf_rr_Rd32
  L4_ploadruhf_rr_Rs32
  L4_ploadruhf_rr_Rt32
  L4_ploadruhtnew_rr_Rd32
  L4_ploadruhtnew_rr_Rs32
  L4_ploadruhtnew_rr_Rt32
  L4_ploadruhfnew_rr_Rd32
  L4_ploadruhfnew_rr_Rs32
  L4_ploadruhfnew_rr_Rt32
  L2_ploadruhtnew_pi_Rd32
  L2_ploadruhtnew_pi_Rx32
  L2_ploadruhfnew_pi_Rd32
  L2_ploadruhfnew_pi_Rx32
  L4_ploadruht_abs_Rd32
  L4_ploadruhf_abs_Rd32
  L4_ploadruhtnew_abs_Rd32
  L4_ploadruhfnew_abs_Rd32
  L4_loadrh_rr_Rd32
  L4_loadrh_rr_Rs32
  L4_loadrh_rr_Rt32
  L2_ploadrht_io_Rd32
  L2_ploadrht_io_Rs32
  L2_ploadrht_pi_Rd32
  L2_ploadrht_pi_Rx32
  L2_ploadrhf_io_Rd32
  L2_ploadrhf_io_Rs32
  L2_ploadrhf_pi_Rd32
  L2_ploadrhf_pi_Rx32
  L2_ploadrhtnew_io_Rd32
  L2_ploadrhtnew_io_Rs32
  L2_ploadrhfnew_io_Rd32
  L2_ploadrhfnew_io_Rs32
  L4_ploadrht_rr_Rd32
  L4_ploadrht_rr_Rs32
  L4_ploadrht_rr_Rt32
  L4_ploadrhf_rr_Rd32
  L4_ploadrhf_rr_Rs32
  L4_ploadrhf_rr_Rt32
  L4_ploadrhtnew_rr_Rd32
  L4_ploadrhtnew_rr_Rs32
  L4_ploadrhtnew_rr_Rt32
  L4_ploadrhfnew_rr_Rd32
  L4_ploadrhfnew_rr_Rs32
  L4_ploadrhfnew_rr_Rt32
  L2_ploadrhtnew_pi_Rd32
  L2_ploadrhtnew_pi_Rx32
  L2_ploadrhfnew_pi_Rd32
  L2_ploadrhfnew_pi_Rx32
  L4_ploadrht_abs_Rd32
  L4_ploadrhf_abs_Rd32
  L4_ploadrhtnew_abs_Rd32
  L4_ploadrhfnew_abs_Rd32
  L4_loadri_rr_Rd32
  L4_loadri_rr_Rs32
  L4_loadri_rr_Rt32
  L2_ploadrit_io_Rd32
  L2_ploadrit_io_Rs32
  L2_ploadrit_pi_Rd32
  L2_ploadrit_pi_Rx32
  L2_ploadrif_io_Rd32
  L2_ploadrif_io_Rs32
  L2_ploadrif_pi_Rd32
  L2_ploadrif_pi_Rx32
  L2_ploadritnew_io_Rd32
  L2_ploadritnew_io_Rs32
  L2_ploadrifnew_io_Rd32
  L2_ploadrifnew_io_Rs32
  L4_ploadrit_rr_Rd32
  L4_ploadrit_rr_Rs32
  L4_ploadrit_rr_Rt32
  L4_ploadrif_rr_Rd32
  L4_ploadrif_rr_Rs32
  L4_ploadrif_rr_Rt32
  L4_ploadritnew_rr_Rd32
  L4_ploadritnew_rr_Rs32
  L4_ploadritnew_rr_Rt32
  L4_ploadrifnew_rr_Rd32
  L4_ploadrifnew_rr_Rs32
  L4_ploadrifnew_rr_Rt32
  L2_ploadritnew_pi_Rd32
  L2_ploadritnew_pi_Rx32
  L2_ploadrifnew_pi_Rd32
  L2_ploadrifnew_pi_Rx32
  L4_ploadrit_abs_Rd32
  L4_ploadrif_abs_Rd32
  L4_ploadritnew_abs_Rd32
  L4_ploadrifnew_abs_Rd32
  L4_loadrd_rr_Rs32
  L4_loadrd_rr_Rt32
  L2_ploadrdt_io_Rs32
  L2_ploadrdt_pi_Rx32
  L2_ploadrdf_io_Rs32
  L2_ploadrdf_pi_Rx32
  L2_ploadrdtnew_io_Rs32
  L2_ploadrdfnew_io_Rs32
  L4_ploadrdt_rr_Rs32
  L4_ploadrdt_rr_Rt32
  L4_ploadrdf_rr_Rs32
  L4_ploadrdf_rr_Rt32
  L4_ploadrdtnew_rr_Rs32
  L4_ploadrdtnew_rr_Rt32
  L4_ploadrdfnew_rr_Rs32
  L4_ploadrdfnew_rr_Rt32
  L2_ploadrdtnew_pi_Rx32
  L2_ploadrdfnew_pi_Rx32
  S4_storerb_rr_Rs32
  S4_storerb_rr_Ru32
  S4_storerb_rr_Rt32
  S2_pstorerbt_io_Rs32
  S2_pstorerbt_io_Rt32
  S2_pstorerbt_pi_Rx32
  S2_pstorerbt_pi_Rt32
  S2_pstorerbf_io_Rs32
  S2_pstorerbf_io_Rt32
  S2_pstorerbf_pi_Rx32
  S2_pstorerbf_pi_Rt32
  S4_pstorerbt_rr_Rs32
  S4_pstorerbt_rr_Ru32
  S4_pstorerbt_rr_Rt32
  S4_pstorerbf_rr_Rs32
  S4_pstorerbf_rr_Ru32
  S4_pstorerbf_rr_Rt32
  S4_pstorerbtnew_io_Rs32
  S4_pstorerbtnew_io_Rt32
  S4_pstorerbfnew_io_Rs32
  S4_pstorerbfnew_io_Rt32
  S4_pstorerbtnew_rr_Rs32
  S4_pstorerbtnew_rr_Ru32
  S4_pstorerbtnew_rr_Rt32
  S4_pstorerbfnew_rr_Rs32
  S4_pstorerbfnew_rr_Ru32
  S4_pstorerbfnew_rr_Rt32
  S2_pstorerbtnew_pi_Rx32
  S2_pstorerbtnew_pi_Rt32
  S2_pstorerbfnew_pi_Rx32
  S2_pstorerbfnew_pi_Rt32
  S4_pstorerbt_abs_Rt32
  S4_pstorerbf_abs_Rt32
  S4_pstorerbtnew_abs_Rt32
  S4_pstorerbfnew_abs_Rt32
  S4_storerh_rr_Rs32
  S4_storerh_rr_Ru32
  S4_storerh_rr_Rt32
  S2_pstorerht_io_Rs32
  S2_pstorerht_io_Rt32
  S2_pstorerht_pi_Rx32
  S2_pstorerht_pi_Rt32
  S2_pstorerhf_io_Rs32
  S2_pstorerhf_io_Rt32
  S2_pstorerhf_pi_Rx32
  S2_pstorerhf_pi_Rt32
  S4_pstorerht_rr_Rs32
  S4_pstorerht_rr_Ru32
  S4_pstorerht_rr_Rt32
  S4_pstorerhf_rr_Rs32
  S4_pstorerhf_rr_Ru32
  S4_pstorerhf_rr_Rt32
  S4_pstorerhtnew_io_Rs32
  S4_pstorerhtnew_io_Rt32
  S4_pstorerhfnew_io_Rs32
  S4_pstorerhfnew_io_Rt32
  S4_pstorerhtnew_rr_Rs32
  S4_pstorerhtnew_rr_Ru32
  S4_pstorerhtnew_rr_Rt32
  S4_pstorerhfnew_rr_Rs32
  S4_pstorerhfnew_rr_Ru32
  S4_pstorerhfnew_rr_Rt32
  S2_pstorerhtnew_pi_Rx32
  S2_pstorerhtnew_pi_Rt32
  S2_pstorerhfnew_pi_Rx32
  S2_pstorerhfnew_pi_Rt32
  S4_pstorerht_abs_Rt32
  S4_pstorerhf_abs_Rt32
  S4_pstorerhtnew_abs_Rt32
  S4_pstorerhfnew_abs_Rt32
  S4_storerf_rr_Rs32
  S4_storerf_rr_Ru32
  S4_storerf_rr_Rt32
  S2_pstorerft_io_Rs32
  S2_pstorerft_io_Rt32
  S2_pstorerft_pi_Rx32
  S2_pstorerft_pi_Rt32
  S2_pstorerff_io_Rs32
  S2_pstorerff_io_Rt32
  S2_pstorerff_pi_Rx32
  S2_pstorerff_pi_Rt32
  S4_pstorerft_rr_Rs32
  S4_pstorerft_rr_Ru32
  S4_pstorerft_rr_Rt32
  S4_pstorerff_rr_Rs32
  S4_pstorerff_rr_Ru32
  S4_pstorerff_rr_Rt32
  S4_pstorerftnew_io_Rs32
  S4_pstorerftnew_io_Rt32
  S4_pstorerffnew_io_Rs32
  S4_pstorerffnew_io_Rt32
  S4_pstorerftnew_rr_Rs32
  S4_pstorerftnew_rr_Ru32
  S4_pstorerftnew_rr_Rt32
  S4_pstorerffnew_rr_Rs32
  S4_pstorerffnew_rr_Ru32
  S4_pstorerffnew_rr_Rt32
  S2_pstorerftnew_pi_Rx32
  S2_pstorerftnew_pi_Rt32
  S2_pstorerffnew_pi_Rx32
  S2_pstorerffnew_pi_Rt32
  S4_pstorerft_abs_Rt32
  S4_pstorerff_abs_Rt32
  S4_pstorerftnew_abs_Rt32
  S4_pstorerffnew_abs_Rt32
  S4_storeri_rr_Rs32
  S4_storeri_rr_Ru32
  S4_storeri_rr_Rt32
  S2_pstorerit_io_Rs32
  S2_pstorerit_io_Rt32
  S2_pstorerit_pi_Rx32
  S2_pstorerit_pi_Rt32
  S2_pstorerif_io_Rs32
  S2_pstorerif_io_Rt32
  S2_pstorerif_pi_Rx32
  S2_pstorerif_pi_Rt32
  S4_pstorerit_rr_Rs32
  S4_pstorerit_rr_Ru32
  S4_pstorerit_rr_Rt32
  S4_pstorerif_rr_Rs32
  S4_pstorerif_rr_Ru32
  S4_pstorerif_rr_Rt32
  S4_pstoreritnew_io_Rs32
  S4_pstoreritnew_io_Rt32
  S4_pstorerifnew_io_Rs32
  S4_pstorerifnew_io_Rt32
  S4_pstoreritnew_rr_Rs32
  S4_pstoreritnew_rr_Ru32
  S4_pstoreritnew_rr_Rt32
  S4_pstorerifnew_rr_Rs32
  S4_pstorerifnew_rr_Ru32
  S4_pstorerifnew_rr_Rt32
  S2_pstoreritnew_pi_Rx32
  S2_pstoreritnew_pi_Rt32
  S2_pstorerifnew_pi_Rx32
  S2_pstorerifnew_pi_Rt32
  S4_pstorerit_abs_Rt32
  S4_pstorerif_abs_Rt32
  S4_pstoreritnew_abs_Rt32
  S4_pstorerifnew_abs_Rt32
  S4_storerd_rr_Rs32
  S4_storerd_rr_Ru32
  S2_pstorerdt_io_Rs32
  S2_pstorerdt_pi_Rx32
  S2_pstorerdf_io_Rs32
  S2_pstorerdf_pi_Rx32
  S4_pstorerdt_rr_Rs32
  S4_pstorerdt_rr_Ru32
  S4_pstorerdf_rr_Rs32
  S4_pstorerdf_rr_Ru32
  S4_pstorerdtnew_io_Rs32
  S4_pstorerdfnew_io_Rs32
  S4_pstorerdtnew_rr_Rs32
  S4_pstorerdtnew_rr_Ru32
  S4_pstorerdfnew_rr_Rs32
  S4_pstorerdfnew_rr_Ru32
  S2_pstorerdtnew_pi_Rx32
  S2_pstorerdfnew_pi_Rx32
  S4_storerinew_rr_Rs32
  S4_storerinew_rr_Ru32
  S2_pstorerinewt_io_Rs32
  S2_pstorerinewt_pi_Rx32
  S2_pstorerinewf_io_Rs32
  S2_pstorerinewf_pi_Rx32
  S4_pstorerinewt_rr_Rs32
  S4_pstorerinewt_rr_Ru32
  S4_pstorerinewf_rr_Rs32
  S4_pstorerinewf_rr_Ru32
  S4_pstorerinewtnew_io_Rs32
  S4_pstorerinewfnew_io_Rs32
  S4_pstorerinewtnew_rr_Rs32
  S4_pstorerinewtnew_rr_Ru32
  S4_pstorerinewfnew_rr_Rs32
  S4_pstorerinewfnew_rr_Ru32
  S2_pstorerinewtnew_pi_Rx32
  S2_pstorerinewfnew_pi_Rx32
  S4_storerbnew_rr_Rs32
  S4_storerbnew_rr_Ru32
  S2_pstorerbnewt_io_Rs32
  S2_pstorerbnewt_pi_Rx32
  S2_pstorerbnewf_io_Rs32
  S2_pstorerbnewf_pi_Rx32
  S4_pstorerbnewt_rr_Rs32
  S4_pstorerbnewt_rr_Ru32
  S4_pstorerbnewf_rr_Rs32
  S4_pstorerbnewf_rr_Ru32
  S4_pstorerbnewtnew_io_Rs32
  S4_pstorerbnewfnew_io_Rs32
  S4_pstorerbnewtnew_rr_Rs32
  S4_pstorerbnewtnew_rr_Ru32
  S4_pstorerbnewfnew_rr_Rs32
  S4_pstorerbnewfnew_rr_Ru32
  S2_pstorerbnewtnew_pi_Rx32
  S2_pstorerbnewfnew_pi_Rx32
  S4_storerhnew_rr_Rs32
  S4_storerhnew_rr_Ru32
  S2_pstorerhnewt_io_Rs32
  S2_pstorerhnewt_pi_Rx32
  S2_pstorerhnewf_io_Rs32
  S2_pstorerhnewf_pi_Rx32
  S4_pstorerhnewt_rr_Rs32
  S4_pstorerhnewt_rr_Ru32
  S4_pstorerhnewf_rr_Rs32
  S4_pstorerhnewf_rr_Ru32
  S4_pstorerhnewtnew_io_Rs32
  S4_pstorerhnewfnew_io_Rs32
  S4_pstorerhnewtnew_rr_Rs32
  S4_pstorerhnewtnew_rr_Ru32
  S4_pstorerhnewfnew_rr_Rs32
  S4_pstorerhnewfnew_rr_Ru32
  S2_pstorerhnewtnew_pi_Rx32
  S2_pstorerhnewfnew_pi_Rx32
  L4_add_memopw_io_Rs32
  L4_add_memopw_io_Rt32
  L4_add_memopb_io_Rs32
  L4_add_memopb_io_Rt32
  L4_add_memoph_io_Rs32
  L4_add_memoph_io_Rt32
  L4_sub_memopw_io_Rs32
  L4_sub_memopw_io_Rt32
  L4_sub_memopb_io_Rs32
  L4_sub_memopb_io_Rt32
  L4_sub_memoph_io_Rs32
  L4_sub_memoph_io_Rt32
  L4_and_memopw_io_Rs32
  L4_and_memopw_io_Rt32
  L4_and_memopb_io_Rs32
  L4_and_memopb_io_Rt32
  L4_and_memoph_io_Rs32
  L4_and_memoph_io_Rt32
  L4_or_memopw_io_Rs32
  L4_or_memopw_io_Rt32
  L4_or_memopb_io_Rs32
  L4_or_memopb_io_Rt32
  L4_or_memoph_io_Rs32
  L4_or_memoph_io_Rt32
  L4_iadd_memopw_io_Rs32
  L4_iadd_memopb_io_Rs32
  L4_iadd_memoph_io_Rs32
  L4_isub_memopw_io_Rs32
  L4_isub_memopb_io_Rs32
  L4_isub_memoph_io_Rs32
  L4_iand_memopw_io_Rs32
  L4_iand_memopb_io_Rs32
  L4_iand_memoph_io_Rs32
  L4_ior_memopw_io_Rs32
  L4_ior_memopb_io_Rs32
  L4_ior_memoph_io_Rs32
  S4_storeirbt_io_Rs32
  S4_storeirbf_io_Rs32
  S4_storeirbtnew_io_Rs32
  S4_storeirbfnew_io_Rs32
  S4_storeirht_io_Rs32
  S4_storeirhf_io_Rs32
  S4_storeirhtnew_io_Rs32
  S4_storeirhfnew_io_Rs32
  S4_storeirit_io_Rs32
  S4_storeirif_io_Rs32
  S4_storeiritnew_io_Rs32
  S4_storeirifnew_io_Rs32
  S4_storeirb_io_Rs32
  S4_storeirh_io_Rs32
  S4_storeiri_io_Rs32
  L2_loadrubgp_Rd32
  L2_loadrbgp_Rd32
  L2_loadruhgp_Rd32
  L2_loadrhgp_Rd32
  L2_loadrigp_Rd32
  S2_storerbgp_Rt32
  S2_storerhgp_Rt32
  S2_storerfgp_Rt32
  S2_storerigp_Rt32
  C2_cmpeq_Rs32
  C2_cmpeq_Rt32
  C2_cmpgt_Rs32
  C2_cmpgt_Rt32
  C2_cmpgtu_Rs32
  C2_cmpgtu_Rt32
  A4_rcmpeqi_Rd32
  A4_rcmpeqi_Rs32
  A4_rcmpneqi_Rd32
  A4_rcmpneqi_Rs32
  A4_rcmpeq_Rd32
  A4_rcmpeq_Rs32
  A4_rcmpeq_Rt32
  A4_rcmpneq_Rd32
  A4_rcmpneq_Rs32
  A4_rcmpneq_Rt32
  C2_bitsset_Rs32
  C2_bitsset_Rt32
  C2_bitsclr_Rs32
  C2_bitsclr_Rt32
  C4_nbitsset_Rs32
  C4_nbitsset_Rt32
  C4_nbitsclr_Rs32
  C4_nbitsclr_Rt32
  C2_cmpeqi_Rs32
  C2_cmpgti_Rs32
  C2_cmpgtui_Rs32
  C2_bitsclri_Rs32
  C4_nbitsclri_Rs32
  C4_cmpneqi_Rs32
  C4_cmpltei_Rs32
  C4_cmplteui_Rs32
  C4_cmpneq_Rs32
  C4_cmpneq_Rt32
  C4_cmplte_Rs32
  C4_cmplte_Rt32
  C4_cmplteu_Rs32
  C4_cmplteu_Rt32
  C2_vitpack_Rd32
  C2_mux_Rd32
  C2_mux_Rs32
  C2_mux_Rt32
  C2_cmovenewit_Rd32
  C2_cmovenewif_Rd32
  C2_cmoveit_Rd32
  C2_cmoveif_Rd32
  C2_ccombinewnewt_Rs32
  C2_ccombinewnewt_Rt32
  C2_ccombinewnewf_Rs32
  C2_ccombinewnewf_Rt32
  C2_ccombinewt_Rs32
  C2_ccombinewt_Rt32
  C2_ccombinewf_Rs32
  C2_ccombinewf_Rt32
  C2_muxii_Rd32
  C2_muxir_Rd32
  C2_muxir_Rs32
  C2_muxri_Rd32
  C2_muxri_Rs32
  A4_cmpbeq_Rs32
  A4_cmpbeq_Rt32
  A4_cmpbeqi_Rs32
  A4_cmpbgtu_Rs32
  A4_cmpbgtu_Rt32
  A4_cmpbgtui_Rs32
  A4_cmpbgt_Rs32
  A4_cmpbgt_Rt32
  A4_cmpbgti_Rs32
  A4_cmpheq_Rs32
  A4_cmpheq_Rt32
  A4_cmphgt_Rs32
  A4_cmphgt_Rt32
  A4_cmphgtu_Rs32
  A4_cmphgtu_Rt32
  A4_cmpheqi_Rs32
  A4_cmphgti_Rs32
  A4_cmphgtui_Rs32
  A4_tlbmatch_Rt32
  C2_tfrpr_Rd32
  C2_tfrrp_Rs32
  M2_mpy_acc_hh_s0_Rx32
  M2_mpy_acc_hh_s0_Rs32
  M2_mpy_acc_hh_s0_Rt32
  M2_mpy_acc_hh_s1_Rx32
  M2_mpy_acc_hh_s1_Rs32
  M2_mpy_acc_hh_s1_Rt32
  M2_mpy_acc_hl_s0_Rx32
  M2_mpy_acc_hl_s0_Rs32
  M2_mpy_acc_hl_s0_Rt32
  M2_mpy_acc_hl_s1_Rx32
  M2_mpy_acc_hl_s1_Rs32
  M2_mpy_acc_hl_s1_Rt32
  M2_mpy_acc_lh_s0_Rx32
  M2_mpy_acc_lh_s0_Rs32
  M2_mpy_acc_lh_s0_Rt32
  M2_mpy_acc_lh_s1_Rx32
  M2_mpy_acc_lh_s1_Rs32
  M2_mpy_acc_lh_s1_Rt32
  M2_mpy_acc_ll_s0_Rx32
  M2_mpy_acc_ll_s0_Rs32
  M2_mpy_acc_ll_s0_Rt32
  M2_mpy_acc_ll_s1_Rx32
  M2_mpy_acc_ll_s1_Rs32
  M2_mpy_acc_ll_s1_Rt32
  M2_mpy_nac_hh_s0_Rx32
  M2_mpy_nac_hh_s0_Rs32
  M2_mpy_nac_hh_s0_Rt32
  M2_mpy_nac_hh_s1_Rx32
  M2_mpy_nac_hh_s1_Rs32
  M2_mpy_nac_hh_s1_Rt32
  M2_mpy_nac_hl_s0_Rx32
  M2_mpy_nac_hl_s0_Rs32
  M2_mpy_nac_hl_s0_Rt32
  M2_mpy_nac_hl_s1_Rx32
  M2_mpy_nac_hl_s1_Rs32
  M2_mpy_nac_hl_s1_Rt32
  M2_mpy_nac_lh_s0_Rx32
  M2_mpy_nac_lh_s0_Rs32
  M2_mpy_nac_lh_s0_Rt32
  M2_mpy_nac_lh_s1_Rx32
  M2_mpy_nac_lh_s1_Rs32
  M2_mpy_nac_lh_s1_Rt32
  M2_mpy_nac_ll_s0_Rx32
  M2_mpy_nac_ll_s0_Rs32
  M2_mpy_nac_ll_s0_Rt32
  M2_mpy_nac_ll_s1_Rx32
  M2_mpy_nac_ll_s1_Rs32
  M2_mpy_nac_ll_s1_Rt32
  M2_mpy_acc_sat_hh_s0_Rx32
  M2_mpy_acc_sat_hh_s0_Rs32
  M2_mpy_acc_sat_hh_s0_Rt32
  M2_mpy_acc_sat_hh_s1_Rx32
  M2_mpy_acc_sat_hh_s1_Rs32
  M2_mpy_acc_sat_hh_s1_Rt32
  M2_mpy_acc_sat_hl_s0_Rx32
  M2_mpy_acc_sat_hl_s0_Rs32
  M2_mpy_acc_sat_hl_s0_Rt32
  M2_mpy_acc_sat_hl_s1_Rx32
  M2_mpy_acc_sat_hl_s1_Rs32
  M2_mpy_acc_sat_hl_s1_Rt32
  M2_mpy_acc_sat_lh_s0_Rx32
  M2_mpy_acc_sat_lh_s0_Rs32
  M2_mpy_acc_sat_lh_s0_Rt32
  M2_mpy_acc_sat_lh_s1_Rx32
  M2_mpy_acc_sat_lh_s1_Rs32
  M2_mpy_acc_sat_lh_s1_Rt32
  M2_mpy_acc_sat_ll_s0_Rx32
  M2_mpy_acc_sat_ll_s0_Rs32
  M2_mpy_acc_sat_ll_s0_Rt32
  M2_mpy_acc_sat_ll_s1_Rx32
  M2_mpy_acc_sat_ll_s1_Rs32
  M2_mpy_acc_sat_ll_s1_Rt32
  M2_mpy_nac_sat_hh_s0_Rx32
  M2_mpy_nac_sat_hh_s0_Rs32
  M2_mpy_nac_sat_hh_s0_Rt32
  M2_mpy_nac_sat_hh_s1_Rx32
  M2_mpy_nac_sat_hh_s1_Rs32
  M2_mpy_nac_sat_hh_s1_Rt32
  M2_mpy_nac_sat_hl_s0_Rx32
  M2_mpy_nac_sat_hl_s0_Rs32
  M2_mpy_nac_sat_hl_s0_Rt32
  M2_mpy_nac_sat_hl_s1_Rx32
  M2_mpy_nac_sat_hl_s1_Rs32
  M2_mpy_nac_sat_hl_s1_Rt32
  M2_mpy_nac_sat_lh_s0_Rx32
  M2_mpy_nac_sat_lh_s0_Rs32
  M2_mpy_nac_sat_lh_s0_Rt32
  M2_mpy_nac_sat_lh_s1_Rx32
  M2_mpy_nac_sat_lh_s1_Rs32
  M2_mpy_nac_sat_lh_s1_Rt32
  M2_mpy_nac_sat_ll_s0_Rx32
  M2_mpy_nac_sat_ll_s0_Rs32
  M2_mpy_nac_sat_ll_s0_Rt32
  M2_mpy_nac_sat_ll_s1_Rx32
  M2_mpy_nac_sat_ll_s1_Rs32
  M2_mpy_nac_sat_ll_s1_Rt32
  M2_mpy_hh_s0_Rd32
  M2_mpy_hh_s0_Rs32
  M2_mpy_hh_s0_Rt32
  M2_mpy_hh_s1_Rd32
  M2_mpy_hh_s1_Rs32
  M2_mpy_hh_s1_Rt32
  M2_mpy_hl_s0_Rd32
  M2_mpy_hl_s0_Rs32
  M2_mpy_hl_s0_Rt32
  M2_mpy_hl_s1_Rd32
  M2_mpy_hl_s1_Rs32
  M2_mpy_hl_s1_Rt32
  M2_mpy_lh_s0_Rd32
  M2_mpy_lh_s0_Rs32
  M2_mpy_lh_s0_Rt32
  M2_mpy_lh_s1_Rd32
  M2_mpy_lh_s1_Rs32
  M2_mpy_lh_s1_Rt32
  M2_mpy_ll_s0_Rd32
  M2_mpy_ll_s0_Rs32
  M2_mpy_ll_s0_Rt32
  M2_mpy_ll_s1_Rd32
  M2_mpy_ll_s1_Rs32
  M2_mpy_ll_s1_Rt32
  M2_mpy_sat_hh_s0_Rd32
  M2_mpy_sat_hh_s0_Rs32
  M2_mpy_sat_hh_s0_Rt32
  M2_mpy_sat_hh_s1_Rd32
  M2_mpy_sat_hh_s1_Rs32
  M2_mpy_sat_hh_s1_Rt32
  M2_mpy_sat_hl_s0_Rd32
  M2_mpy_sat_hl_s0_Rs32
  M2_mpy_sat_hl_s0_Rt32
  M2_mpy_sat_hl_s1_Rd32
  M2_mpy_sat_hl_s1_Rs32
  M2_mpy_sat_hl_s1_Rt32
  M2_mpy_sat_lh_s0_Rd32
  M2_mpy_sat_lh_s0_Rs32
  M2_mpy_sat_lh_s0_Rt32
  M2_mpy_sat_lh_s1_Rd32
  M2_mpy_sat_lh_s1_Rs32
  M2_mpy_sat_lh_s1_Rt32
  M2_mpy_sat_ll_s0_Rd32
  M2_mpy_sat_ll_s0_Rs32
  M2_mpy_sat_ll_s0_Rt32
  M2_mpy_sat_ll_s1_Rd32
  M2_mpy_sat_ll_s1_Rs32
  M2_mpy_sat_ll_s1_Rt32
  M2_mpy_rnd_hh_s0_Rd32
  M2_mpy_rnd_hh_s0_Rs32
  M2_mpy_rnd_hh_s0_Rt32
  M2_mpy_rnd_hh_s1_Rd32
  M2_mpy_rnd_hh_s1_Rs32
  M2_mpy_rnd_hh_s1_Rt32
  M2_mpy_rnd_hl_s0_Rd32
  M2_mpy_rnd_hl_s0_Rs32
  M2_mpy_rnd_hl_s0_Rt32
  M2_mpy_rnd_hl_s1_Rd32
  M2_mpy_rnd_hl_s1_Rs32
  M2_mpy_rnd_hl_s1_Rt32
  M2_mpy_rnd_lh_s0_Rd32
  M2_mpy_rnd_lh_s0_Rs32
  M2_mpy_rnd_lh_s0_Rt32
  M2_mpy_rnd_lh_s1_Rd32
  M2_mpy_rnd_lh_s1_Rs32
  M2_mpy_rnd_lh_s1_Rt32
  M2_mpy_rnd_ll_s0_Rd32
  M2_mpy_rnd_ll_s0_Rs32
  M2_mpy_rnd_ll_s0_Rt32
  M2_mpy_rnd_ll_s1_Rd32
  M2_mpy_rnd_ll_s1_Rs32
  M2_mpy_rnd_ll_s1_Rt32
  M2_mpy_sat_rnd_hh_s0_Rd32
  M2_mpy_sat_rnd_hh_s0_Rs32
  M2_mpy_sat_rnd_hh_s0_Rt32
  M2_mpy_sat_rnd_hh_s1_Rd32
  M2_mpy_sat_rnd_hh_s1_Rs32
  M2_mpy_sat_rnd_hh_s1_Rt32
  M2_mpy_sat_rnd_hl_s0_Rd32
  M2_mpy_sat_rnd_hl_s0_Rs32
  M2_mpy_sat_rnd_hl_s0_Rt32
  M2_mpy_sat_rnd_hl_s1_Rd32
  M2_mpy_sat_rnd_hl_s1_Rs32
  M2_mpy_sat_rnd_hl_s1_Rt32
  M2_mpy_sat_rnd_lh_s0_Rd32
  M2_mpy_sat_rnd_lh_s0_Rs32
  M2_mpy_sat_rnd_lh_s0_Rt32
  M2_mpy_sat_rnd_lh_s1_Rd32
  M2_mpy_sat_rnd_lh_s1_Rs32
  M2_mpy_sat_rnd_lh_s1_Rt32
  M2_mpy_sat_rnd_ll_s0_Rd32
  M2_mpy_sat_rnd_ll_s0_Rs32
  M2_mpy_sat_rnd_ll_s0_Rt32
  M2_mpy_sat_rnd_ll_s1_Rd32
  M2_mpy_sat_rnd_ll_s1_Rs32
  M2_mpy_sat_rnd_ll_s1_Rt32
  M2_mpyd_acc_hh_s0_Rs32
  M2_mpyd_acc_hh_s0_Rt32
  M2_mpyd_acc_hh_s1_Rs32
  M2_mpyd_acc_hh_s1_Rt32
  M2_mpyd_acc_hl_s0_Rs32
  M2_mpyd_acc_hl_s0_Rt32
  M2_mpyd_acc_hl_s1_Rs32
  M2_mpyd_acc_hl_s1_Rt32
  M2_mpyd_acc_lh_s0_Rs32
  M2_mpyd_acc_lh_s0_Rt32
  M2_mpyd_acc_lh_s1_Rs32
  M2_mpyd_acc_lh_s1_Rt32
  M2_mpyd_acc_ll_s0_Rs32
  M2_mpyd_acc_ll_s0_Rt32
  M2_mpyd_acc_ll_s1_Rs32
  M2_mpyd_acc_ll_s1_Rt32
  M2_mpyd_nac_hh_s0_Rs32
  M2_mpyd_nac_hh_s0_Rt32
  M2_mpyd_nac_hh_s1_Rs32
  M2_mpyd_nac_hh_s1_Rt32
  M2_mpyd_nac_hl_s0_Rs32
  M2_mpyd_nac_hl_s0_Rt32
  M2_mpyd_nac_hl_s1_Rs32
  M2_mpyd_nac_hl_s1_Rt32
  M2_mpyd_nac_lh_s0_Rs32
  M2_mpyd_nac_lh_s0_Rt32
  M2_mpyd_nac_lh_s1_Rs32
  M2_mpyd_nac_lh_s1_Rt32
  M2_mpyd_nac_ll_s0_Rs32
  M2_mpyd_nac_ll_s0_Rt32
  M2_mpyd_nac_ll_s1_Rs32
  M2_mpyd_nac_ll_s1_Rt32
  M2_mpyd_hh_s0_Rs32
  M2_mpyd_hh_s0_Rt32
  M2_mpyd_hh_s1_Rs32
  M2_mpyd_hh_s1_Rt32
  M2_mpyd_hl_s0_Rs32
  M2_mpyd_hl_s0_Rt32
  M2_mpyd_hl_s1_Rs32
  M2_mpyd_hl_s1_Rt32
  M2_mpyd_lh_s0_Rs32
  M2_mpyd_lh_s0_Rt32
  M2_mpyd_lh_s1_Rs32
  M2_mpyd_lh_s1_Rt32
  M2_mpyd_ll_s0_Rs32
  M2_mpyd_ll_s0_Rt32
  M2_mpyd_ll_s1_Rs32
  M2_mpyd_ll_s1_Rt32
  M2_mpyd_rnd_hh_s0_Rs32
  M2_mpyd_rnd_hh_s0_Rt32
  M2_mpyd_rnd_hh_s1_Rs32
  M2_mpyd_rnd_hh_s1_Rt32
  M2_mpyd_rnd_hl_s0_Rs32
  M2_mpyd_rnd_hl_s0_Rt32
  M2_mpyd_rnd_hl_s1_Rs32
  M2_mpyd_rnd_hl_s1_Rt32
  M2_mpyd_rnd_lh_s0_Rs32
  M2_mpyd_rnd_lh_s0_Rt32
  M2_mpyd_rnd_lh_s1_Rs32
  M2_mpyd_rnd_lh_s1_Rt32
  M2_mpyd_rnd_ll_s0_Rs32
  M2_mpyd_rnd_ll_s0_Rt32
  M2_mpyd_rnd_ll_s1_Rs32
  M2_mpyd_rnd_ll_s1_Rt32
  M2_mpyu_acc_hh_s0_Rx32
  M2_mpyu_acc_hh_s0_Rs32
  M2_mpyu_acc_hh_s0_Rt32
  M2_mpyu_acc_hh_s1_Rx32
  M2_mpyu_acc_hh_s1_Rs32
  M2_mpyu_acc_hh_s1_Rt32
  M2_mpyu_acc_hl_s0_Rx32
  M2_mpyu_acc_hl_s0_Rs32
  M2_mpyu_acc_hl_s0_Rt32
  M2_mpyu_acc_hl_s1_Rx32
  M2_mpyu_acc_hl_s1_Rs32
  M2_mpyu_acc_hl_s1_Rt32
  M2_mpyu_acc_lh_s0_Rx32
  M2_mpyu_acc_lh_s0_Rs32
  M2_mpyu_acc_lh_s0_Rt32
  M2_mpyu_acc_lh_s1_Rx32
  M2_mpyu_acc_lh_s1_Rs32
  M2_mpyu_acc_lh_s1_Rt32
  M2_mpyu_acc_ll_s0_Rx32
  M2_mpyu_acc_ll_s0_Rs32
  M2_mpyu_acc_ll_s0_Rt32
  M2_mpyu_acc_ll_s1_Rx32
  M2_mpyu_acc_ll_s1_Rs32
  M2_mpyu_acc_ll_s1_Rt32
  M2_mpyu_nac_hh_s0_Rx32
  M2_mpyu_nac_hh_s0_Rs32
  M2_mpyu_nac_hh_s0_Rt32
  M2_mpyu_nac_hh_s1_Rx32
  M2_mpyu_nac_hh_s1_Rs32
  M2_mpyu_nac_hh_s1_Rt32
  M2_mpyu_nac_hl_s0_Rx32
  M2_mpyu_nac_hl_s0_Rs32
  M2_mpyu_nac_hl_s0_Rt32
  M2_mpyu_nac_hl_s1_Rx32
  M2_mpyu_nac_hl_s1_Rs32
  M2_mpyu_nac_hl_s1_Rt32
  M2_mpyu_nac_lh_s0_Rx32
  M2_mpyu_nac_lh_s0_Rs32
  M2_mpyu_nac_lh_s0_Rt32
  M2_mpyu_nac_lh_s1_Rx32
  M2_mpyu_nac_lh_s1_Rs32
  M2_mpyu_nac_lh_s1_Rt32
  M2_mpyu_nac_ll_s0_Rx32
  M2_mpyu_nac_ll_s0_Rs32
  M2_mpyu_nac_ll_s0_Rt32
  M2_mpyu_nac_ll_s1_Rx32
  M2_mpyu_nac_ll_s1_Rs32
  M2_mpyu_nac_ll_s1_Rt32
  M2_mpyu_hh_s0_Rd32
  M2_mpyu_hh_s0_Rs32
  M2_mpyu_hh_s0_Rt32
  M2_mpyu_hh_s1_Rd32
  M2_mpyu_hh_s1_Rs32
  M2_mpyu_hh_s1_Rt32
  M2_mpyu_hl_s0_Rd32
  M2_mpyu_hl_s0_Rs32
  M2_mpyu_hl_s0_Rt32
  M2_mpyu_hl_s1_Rd32
  M2_mpyu_hl_s1_Rs32
  M2_mpyu_hl_s1_Rt32
  M2_mpyu_lh_s0_Rd32
  M2_mpyu_lh_s0_Rs32
  M2_mpyu_lh_s0_Rt32
  M2_mpyu_lh_s1_Rd32
  M2_mpyu_lh_s1_Rs32
  M2_mpyu_lh_s1_Rt32
  M2_mpyu_ll_s0_Rd32
  M2_mpyu_ll_s0_Rs32
  M2_mpyu_ll_s0_Rt32
  M2_mpyu_ll_s1_Rd32
  M2_mpyu_ll_s1_Rs32
  M2_mpyu_ll_s1_Rt32
  M2_mpyud_acc_hh_s0_Rs32
  M2_mpyud_acc_hh_s0_Rt32
  M2_mpyud_acc_hh_s1_Rs32
  M2_mpyud_acc_hh_s1_Rt32
  M2_mpyud_acc_hl_s0_Rs32
  M2_mpyud_acc_hl_s0_Rt32
  M2_mpyud_acc_hl_s1_Rs32
  M2_mpyud_acc_hl_s1_Rt32
  M2_mpyud_acc_lh_s0_Rs32
  M2_mpyud_acc_lh_s0_Rt32
  M2_mpyud_acc_lh_s1_Rs32
  M2_mpyud_acc_lh_s1_Rt32
  M2_mpyud_acc_ll_s0_Rs32
  M2_mpyud_acc_ll_s0_Rt32
  M2_mpyud_acc_ll_s1_Rs32
  M2_mpyud_acc_ll_s1_Rt32
  M2_mpyud_nac_hh_s0_Rs32
  M2_mpyud_nac_hh_s0_Rt32
  M2_mpyud_nac_hh_s1_Rs32
  M2_mpyud_nac_hh_s1_Rt32
  M2_mpyud_nac_hl_s0_Rs32
  M2_mpyud_nac_hl_s0_Rt32
  M2_mpyud_nac_hl_s1_Rs32
  M2_mpyud_nac_hl_s1_Rt32
  M2_mpyud_nac_lh_s0_Rs32
  M2_mpyud_nac_lh_s0_Rt32
  M2_mpyud_nac_lh_s1_Rs32
  M2_mpyud_nac_lh_s1_Rt32
  M2_mpyud_nac_ll_s0_Rs32
  M2_mpyud_nac_ll_s0_Rt32
  M2_mpyud_nac_ll_s1_Rs32
  M2_mpyud_nac_ll_s1_Rt32
  M2_mpyud_hh_s0_Rs32
  M2_mpyud_hh_s0_Rt32
  M2_mpyud_hh_s1_Rs32
  M2_mpyud_hh_s1_Rt32
  M2_mpyud_hl_s0_Rs32
  M2_mpyud_hl_s0_Rt32
  M2_mpyud_hl_s1_Rs32
  M2_mpyud_hl_s1_Rt32
  M2_mpyud_lh_s0_Rs32
  M2_mpyud_lh_s0_Rt32
  M2_mpyud_lh_s1_Rs32
  M2_mpyud_lh_s1_Rt32
  M2_mpyud_ll_s0_Rs32
  M2_mpyud_ll_s0_Rt32
  M2_mpyud_ll_s1_Rs32
  M2_mpyud_ll_s1_Rt32
  M2_mpysip_Rd32
  M2_mpysip_Rs32
  M2_mpysin_Rd32
  M2_mpysin_Rs32
  M2_macsip_Rx32
  M2_macsip_Rs32
  M2_macsin_Rx32
  M2_macsin_Rs32
  M2_dpmpyss_s0_Rs32
  M2_dpmpyss_s0_Rt32
  M2_dpmpyss_acc_s0_Rs32
  M2_dpmpyss_acc_s0_Rt32
  M2_dpmpyss_nac_s0_Rs32
  M2_dpmpyss_nac_s0_Rt32
  M2_dpmpyuu_s0_Rs32
  M2_dpmpyuu_s0_Rt32
  M2_dpmpyuu_acc_s0_Rs32
  M2_dpmpyuu_acc_s0_Rt32
  M2_dpmpyuu_nac_s0_Rs32
  M2_dpmpyuu_nac_s0_Rt32
  M2_mpy_up_Rd32
  M2_mpy_up_Rs32
  M2_mpy_up_Rt32
  M2_mpy_up_s1_Rd32
  M2_mpy_up_s1_Rs32
  M2_mpy_up_s1_Rt32
  M2_mpy_up_s1_sat_Rd32
  M2_mpy_up_s1_sat_Rs32
  M2_mpy_up_s1_sat_Rt32
  M2_mpyu_up_Rd32
  M2_mpyu_up_Rs32
  M2_mpyu_up_Rt32
  M2_mpysu_up_Rd32
  M2_mpysu_up_Rs32
  M2_mpysu_up_Rt32
  M2_dpmpyss_rnd_s0_Rd32
  M2_dpmpyss_rnd_s0_Rs32
  M2_dpmpyss_rnd_s0_Rt32
  M4_mac_up_s1_sat_Rx32
  M4_mac_up_s1_sat_Rs32
  M4_mac_up_s1_sat_Rt32
  M4_nac_up_s1_sat_Rx32
  M4_nac_up_s1_sat_Rs32
  M4_nac_up_s1_sat_Rt32
  M2_mpyi_Rd32
  M2_mpyi_Rs32
  M2_mpyi_Rt32
  M2_maci_Rx32
  M2_maci_Rs32
  M2_maci_Rt32
  M2_mnaci_Rx32
  M2_mnaci_Rs32
  M2_mnaci_Rt32
  M2_acci_Rx32
  M2_acci_Rs32
  M2_acci_Rt32
  M2_accii_Rx32
  M2_accii_Rs32
  M2_nacci_Rx32
  M2_nacci_Rs32
  M2_nacci_Rt32
  M2_naccii_Rx32
  M2_naccii_Rs32
  M2_subacc_Rx32
  M2_subacc_Rt32
  M2_subacc_Rs32
  M4_mpyrr_addr_Ry32
  M4_mpyrr_addr_Ru32
  M4_mpyrr_addr_Rs32
  M4_mpyri_addr_u2_Rd32
  M4_mpyri_addr_u2_Ru32
  M4_mpyri_addr_u2_Rs32
  M4_mpyri_addr_Rd32
  M4_mpyri_addr_Ru32
  M4_mpyri_addr_Rs32
  M4_mpyri_addi_Rd32
  M4_mpyri_addi_Rs32
  M4_mpyrr_addi_Rd32
  M4_mpyrr_addi_Rs32
  M4_mpyrr_addi_Rt32
  M2_vmpy2s_s0_Rs32
  M2_vmpy2s_s0_Rt32
  M2_vmpy2s_s1_Rs32
  M2_vmpy2s_s1_Rt32
  M2_vmac2s_s0_Rs32
  M2_vmac2s_s0_Rt32
  M2_vmac2s_s1_Rs32
  M2_vmac2s_s1_Rt32
  M2_vmpy2su_s0_Rs32
  M2_vmpy2su_s0_Rt32
  M2_vmpy2su_s1_Rs32
  M2_vmpy2su_s1_Rt32
  M2_vmac2su_s0_Rs32
  M2_vmac2su_s0_Rt32
  M2_vmac2su_s1_Rs32
  M2_vmac2su_s1_Rt32
  M2_vmpy2s_s0pack_Rd32
  M2_vmpy2s_s0pack_Rs32
  M2_vmpy2s_s0pack_Rt32
  M2_vmpy2s_s1pack_Rd32
  M2_vmpy2s_s1pack_Rs32
  M2_vmpy2s_s1pack_Rt32
  M2_vmac2_Rs32
  M2_vmac2_Rt32
  M2_vdmpyrs_s0_Rd32
  M2_vdmpyrs_s1_Rd32
  M5_vmpybuu_Rs32
  M5_vmpybuu_Rt32
  M5_vmpybsu_Rs32
  M5_vmpybsu_Rt32
  M5_vmacbuu_Rs32
  M5_vmacbuu_Rt32
  M5_vmacbsu_Rs32
  M5_vmacbsu_Rt32
  M2_cmpyrs_s0_Rd32
  M2_cmpyrs_s0_Rs32
  M2_cmpyrs_s0_Rt32
  M2_cmpyrs_s1_Rd32
  M2_cmpyrs_s1_Rs32
  M2_cmpyrs_s1_Rt32
  M2_cmpyrsc_s0_Rd32
  M2_cmpyrsc_s0_Rs32
  M2_cmpyrsc_s0_Rt32
  M2_cmpyrsc_s1_Rd32
  M2_cmpyrsc_s1_Rs32
  M2_cmpyrsc_s1_Rt32
  M2_cmacs_s0_Rs32
  M2_cmacs_s0_Rt32
  M2_cmacs_s1_Rs32
  M2_cmacs_s1_Rt32
  M2_cmacsc_s0_Rs32
  M2_cmacsc_s0_Rt32
  M2_cmacsc_s1_Rs32
  M2_cmacsc_s1_Rt32
  M2_cmpys_s0_Rs32
  M2_cmpys_s0_Rt32
  M2_cmpys_s1_Rs32
  M2_cmpys_s1_Rt32
  M2_cmpysc_s0_Rs32
  M2_cmpysc_s0_Rt32
  M2_cmpysc_s1_Rs32
  M2_cmpysc_s1_Rt32
  M2_cnacs_s0_Rs32
  M2_cnacs_s0_Rt32
  M2_cnacs_s1_Rs32
  M2_cnacs_s1_Rt32
  M2_cnacsc_s0_Rs32
  M2_cnacsc_s0_Rt32
  M2_cnacsc_s1_Rs32
  M2_cnacsc_s1_Rt32
  M2_vrcmpys_s1rp_h_Rd32
  M2_vrcmpys_s1rp_l_Rd32
  M2_hmmpyl_rs1_Rd32
  M2_hmmpyl_rs1_Rs32
  M2_hmmpyl_rs1_Rt32
  M2_hmmpyh_rs1_Rd32
  M2_hmmpyh_rs1_Rs32
  M2_hmmpyh_rs1_Rt32
  M2_hmmpyl_s1_Rd32
  M2_hmmpyl_s1_Rs32
  M2_hmmpyl_s1_Rt32
  M2_hmmpyh_s1_Rd32
  M2_hmmpyh_s1_Rs32
  M2_hmmpyh_s1_Rt32
  M2_cmaci_s0_Rs32
  M2_cmaci_s0_Rt32
  M2_cmacr_s0_Rs32
  M2_cmacr_s0_Rt32
  M2_cmpyi_s0_Rs32
  M2_cmpyi_s0_Rt32
  M2_cmpyr_s0_Rs32
  M2_cmpyr_s0_Rt32
  M4_cmpyi_wh_Rd32
  M4_cmpyi_wh_Rt32
  M4_cmpyr_wh_Rd32
  M4_cmpyr_wh_Rt32
  M4_cmpyi_whc_Rd32
  M4_cmpyi_whc_Rt32
  M4_cmpyr_whc_Rd32
  M4_cmpyr_whc_Rt32
  S2_vcrotate_Rt32
  S4_vrcrotate_acc_Rt32
  S4_vrcrotate_Rt32
  S2_vcnegh_Rt32
  S2_vrcnegh_Rt32
  M4_pmpyw_Rs32
  M4_pmpyw_Rt32
  M4_vpmpyh_Rs32
  M4_vpmpyh_Rt32
  M4_pmpyw_acc_Rs32
  M4_pmpyw_acc_Rt32
  M4_vpmpyh_acc_Rs32
  M4_vpmpyh_acc_Rt32
  M7_wcmpyrw_Rd32
  M7_wcmpyrwc_Rd32
  M7_wcmpyiw_Rd32
  M7_wcmpyiwc_Rd32
  M7_wcmpyrw_rnd_Rd32
  M7_wcmpyrwc_rnd_Rd32
  M7_wcmpyiw_rnd_Rd32
  M7_wcmpyiwc_rnd_Rd32
  A2_add_Rd32
  A2_add_Rs32
  A2_add_Rt32
  A2_sub_Rd32
  A2_sub_Rt32
  A2_sub_Rs32
  A2_paddt_Rd32
  A2_paddt_Rs32
  A2_paddt_Rt32
  A2_paddf_Rd32
  A2_paddf_Rs32
  A2_paddf_Rt32
  A2_paddtnew_Rd32
  A2_paddtnew_Rs32
  A2_paddtnew_Rt32
  A2_paddfnew_Rd32
  A2_paddfnew_Rs32
  A2_paddfnew_Rt32
  A2_psubt_Rd32
  A2_psubt_Rt32
  A2_psubt_Rs32
  A2_psubf_Rd32
  A2_psubf_Rt32
  A2_psubf_Rs32
  A2_psubtnew_Rd32
  A2_psubtnew_Rt32
  A2_psubtnew_Rs32
  A2_psubfnew_Rd32
  A2_psubfnew_Rt32
  A2_psubfnew_Rs32
  A2_paddit_Rd32
  A2_paddit_Rs32
  A2_paddif_Rd32
  A2_paddif_Rs32
  A2_padditnew_Rd32
  A2_padditnew_Rs32
  A2_paddifnew_Rd32
  A2_paddifnew_Rs32
  A2_pxort_Rd32
  A2_pxort_Rs32
  A2_pxort_Rt32
  A2_pxorf_Rd32
  A2_pxorf_Rs32
  A2_pxorf_Rt32
  A2_pxortnew_Rd32
  A2_pxortnew_Rs32
  A2_pxortnew_Rt32
  A2_pxorfnew_Rd32
  A2_pxorfnew_Rs32
  A2_pxorfnew_Rt32
  A2_pandt_Rd32
  A2_pandt_Rs32
  A2_pandt_Rt32
  A2_pandf_Rd32
  A2_pandf_Rs32
  A2_pandf_Rt32
  A2_pandtnew_Rd32
  A2_pandtnew_Rs32
  A2_pandtnew_Rt32
  A2_pandfnew_Rd32
  A2_pandfnew_Rs32
  A2_pandfnew_Rt32
  A2_port_Rd32
  A2_port_Rs32
  A2_port_Rt32
  A2_porf_Rd32
  A2_porf_Rs32
  A2_porf_Rt32
  A2_portnew_Rd32
  A2_portnew_Rs32
  A2_portnew_Rt32
  A2_porfnew_Rd32
  A2_porfnew_Rs32
  A2_porfnew_Rt32
  A4_psxtbt_Rd32
  A4_psxtbt_Rs32
  A4_psxtbf_Rd32
  A4_psxtbf_Rs32
  A4_psxtbtnew_Rd32
  A4_psxtbtnew_Rs32
  A4_psxtbfnew_Rd32
  A4_psxtbfnew_Rs32
  A4_pzxtbt_Rd32
  A4_pzxtbt_Rs32
  A4_pzxtbf_Rd32
  A4_pzxtbf_Rs32
  A4_pzxtbtnew_Rd32
  A4_pzxtbtnew_Rs32
  A4_pzxtbfnew_Rd32
  A4_pzxtbfnew_Rs32
  A4_psxtht_Rd32
  A4_psxtht_Rs32
  A4_psxthf_Rd32
  A4_psxthf_Rs32
  A4_psxthtnew_Rd32
  A4_psxthtnew_Rs32
  A4_psxthfnew_Rd32
  A4_psxthfnew_Rs32
  A4_pzxtht_Rd32
  A4_pzxtht_Rs32
  A4_pzxthf_Rd32
  A4_pzxthf_Rs32
  A4_pzxthtnew_Rd32
  A4_pzxthtnew_Rs32
  A4_pzxthfnew_Rd32
  A4_pzxthfnew_Rs32
  A4_paslht_Rd32
  A4_paslht_Rs32
  A4_paslhf_Rd32
  A4_paslhf_Rs32
  A4_paslhtnew_Rd32
  A4_paslhtnew_Rs32
  A4_paslhfnew_Rd32
  A4_paslhfnew_Rs32
  A4_pasrht_Rd32
  A4_pasrht_Rs32
  A4_pasrhf_Rd32
  A4_pasrhf_Rs32
  A4_pasrhtnew_Rd32
  A4_pasrhtnew_Rs32
  A4_pasrhfnew_Rd32
  A4_pasrhfnew_Rs32
  A2_addsat_Rd32
  A2_addsat_Rs32
  A2_addsat_Rt32
  A2_subsat_Rd32
  A2_subsat_Rt32
  A2_subsat_Rs32
  A2_addi_Rd32
  A2_addi_Rs32
  C4_addipc_Rd32
  A2_addh_l16_ll_Rd32
  A2_addh_l16_ll_Rt32
  A2_addh_l16_ll_Rs32
  A2_addh_l16_hl_Rd32
  A2_addh_l16_hl_Rt32
  A2_addh_l16_hl_Rs32
  A2_addh_l16_sat_ll_Rd32
  A2_addh_l16_sat_ll_Rt32
  A2_addh_l16_sat_ll_Rs32
  A2_addh_l16_sat_hl_Rd32
  A2_addh_l16_sat_hl_Rt32
  A2_addh_l16_sat_hl_Rs32
  A2_subh_l16_ll_Rd32
  A2_subh_l16_ll_Rt32
  A2_subh_l16_ll_Rs32
  A2_subh_l16_hl_Rd32
  A2_subh_l16_hl_Rt32
  A2_subh_l16_hl_Rs32
  A2_subh_l16_sat_ll_Rd32
  A2_subh_l16_sat_ll_Rt32
  A2_subh_l16_sat_ll_Rs32
  A2_subh_l16_sat_hl_Rd32
  A2_subh_l16_sat_hl_Rt32
  A2_subh_l16_sat_hl_Rs32
  A2_addh_h16_ll_Rd32
  A2_addh_h16_ll_Rt32
  A2_addh_h16_ll_Rs32
  A2_addh_h16_lh_Rd32
  A2_addh_h16_lh_Rt32
  A2_addh_h16_lh_Rs32
  A2_addh_h16_hl_Rd32
  A2_addh_h16_hl_Rt32
  A2_addh_h16_hl_Rs32
  A2_addh_h16_hh_Rd32
  A2_addh_h16_hh_Rt32
  A2_addh_h16_hh_Rs32
  A2_addh_h16_sat_ll_Rd32
  A2_addh_h16_sat_ll_Rt32
  A2_addh_h16_sat_ll_Rs32
  A2_addh_h16_sat_lh_Rd32
  A2_addh_h16_sat_lh_Rt32
  A2_addh_h16_sat_lh_Rs32
  A2_addh_h16_sat_hl_Rd32
  A2_addh_h16_sat_hl_Rt32
  A2_addh_h16_sat_hl_Rs32
  A2_addh_h16_sat_hh_Rd32
  A2_addh_h16_sat_hh_Rt32
  A2_addh_h16_sat_hh_Rs32
  A2_subh_h16_ll_Rd32
  A2_subh_h16_ll_Rt32
  A2_subh_h16_ll_Rs32
  A2_subh_h16_lh_Rd32
  A2_subh_h16_lh_Rt32
  A2_subh_h16_lh_Rs32
  A2_subh_h16_hl_Rd32
  A2_subh_h16_hl_Rt32
  A2_subh_h16_hl_Rs32
  A2_subh_h16_hh_Rd32
  A2_subh_h16_hh_Rt32
  A2_subh_h16_hh_Rs32
  A2_subh_h16_sat_ll_Rd32
  A2_subh_h16_sat_ll_Rt32
  A2_subh_h16_sat_ll_Rs32
  A2_subh_h16_sat_lh_Rd32
  A2_subh_h16_sat_lh_Rt32
  A2_subh_h16_sat_lh_Rs32
  A2_subh_h16_sat_hl_Rd32
  A2_subh_h16_sat_hl_Rt32
  A2_subh_h16_sat_hl_Rs32
  A2_subh_h16_sat_hh_Rd32
  A2_subh_h16_sat_hh_Rt32
  A2_subh_h16_sat_hh_Rs32
  A2_aslh_Rd32
  A2_aslh_Rs32
  A2_asrh_Rd32
  A2_asrh_Rs32
  A2_negsat_Rd32
  A2_negsat_Rs32
  A2_abs_Rd32
  A2_abs_Rs32
  A2_abssat_Rd32
  A2_abssat_Rs32
  A2_max_Rd32
  A2_max_Rs32
  A2_max_Rt32
  A2_maxu_Rd32
  A2_maxu_Rs32
  A2_maxu_Rt32
  A2_min_Rd32
  A2_min_Rt32
  A2_min_Rs32
  A2_minu_Rd32
  A2_minu_Rt32
  A2_minu_Rs32
  A2_tfr_Rd32
  A2_tfr_Rs32
  A2_tfrsi_Rd32
  A2_sxtb_Rd32
  A2_sxtb_Rs32
  A2_zxth_Rd32
  A2_zxth_Rs32
  A2_sxth_Rd32
  A2_sxth_Rs32
  A2_combinew_Rs32
  A2_combinew_Rt32
  A4_combineri_Rs32
  A4_combineir_Rs32
  A2_combine_hh_Rd32
  A2_combine_hh_Rt32
  A2_combine_hh_Rs32
  A2_combine_hl_Rd32
  A2_combine_hl_Rt32
  A2_combine_hl_Rs32
  A2_combine_lh_Rd32
  A2_combine_lh_Rt32
  A2_combine_lh_Rs32
  A2_combine_ll_Rd32
  A2_combine_ll_Rt32
  A2_combine_ll_Rs32
  A2_tfril_Rx32
  A2_tfrih_Rx32
  A2_tfrcrr_Rd32
  A2_tfrrcr_Rs32
  A2_and_Rd32
  A2_and_Rs32
  A2_and_Rt32
  A2_or_Rd32
  A2_or_Rs32
  A2_or_Rt32
  A2_xor_Rd32
  A2_xor_Rs32
  A2_xor_Rt32
  M2_xor_xacc_Rx32
  M2_xor_xacc_Rs32
  M2_xor_xacc_Rt32
  A4_andn_Rd32
  A4_andn_Rt32
  A4_andn_Rs32
  A4_orn_Rd32
  A4_orn_Rt32
  A4_orn_Rs32
  S4_addaddi_Rd32
  S4_addaddi_Rs32
  S4_addaddi_Ru32
  S4_subaddi_Rd32
  S4_subaddi_Rs32
  S4_subaddi_Ru32
  M4_and_and_Rx32
  M4_and_and_Rs32
  M4_and_and_Rt32
  M4_and_andn_Rx32
  M4_and_andn_Rs32
  M4_and_andn_Rt32
  M4_and_or_Rx32
  M4_and_or_Rs32
  M4_and_or_Rt32
  M4_and_xor_Rx32
  M4_and_xor_Rs32
  M4_and_xor_Rt32
  M4_or_and_Rx32
  M4_or_and_Rs32
  M4_or_and_Rt32
  M4_or_andn_Rx32
  M4_or_andn_Rs32
  M4_or_andn_Rt32
  M4_or_or_Rx32
  M4_or_or_Rs32
  M4_or_or_Rt32
  M4_or_xor_Rx32
  M4_or_xor_Rs32
  M4_or_xor_Rt32
  S4_or_andix_Rx32
  S4_or_andix_Ru32
  S4_or_andi_Rx32
  S4_or_andi_Rs32
  S4_or_ori_Rx32
  S4_or_ori_Rs32
  M4_xor_and_Rx32
  M4_xor_and_Rs32
  M4_xor_and_Rt32
  M4_xor_or_Rx32
  M4_xor_or_Rs32
  M4_xor_or_Rt32
  M4_xor_andn_Rx32
  M4_xor_andn_Rs32
  M4_xor_andn_Rt32
  A2_subri_Rd32
  A2_subri_Rs32
  A2_andir_Rd32
  A2_andir_Rs32
  A2_orir_Rd32
  A2_orir_Rs32
  A2_sxtw_Rs32
  A2_sat_Rd32
  A2_roundsat_Rd32
  A2_sath_Rd32
  A2_sath_Rs32
  A2_satuh_Rd32
  A2_satuh_Rs32
  A2_satub_Rd32
  A2_satub_Rs32
  A2_satb_Rd32
  A2_satb_Rs32
  A5_vaddhubs_Rd32
  A2_svavgh_Rd32
  A2_svavgh_Rs32
  A2_svavgh_Rt32
  A2_svavghs_Rd32
  A2_svavghs_Rs32
  A2_svavghs_Rt32
  A2_svnavgh_Rd32
  A2_svnavgh_Rt32
  A2_svnavgh_Rs32
  A2_svaddh_Rd32
  A2_svaddh_Rs32
  A2_svaddh_Rt32
  A2_svaddhs_Rd32
  A2_svaddhs_Rs32
  A2_svaddhs_Rt32
  A2_svadduhs_Rd32
  A2_svadduhs_Rs32
  A2_svadduhs_Rt32
  A2_svsubh_Rd32
  A2_svsubh_Rt32
  A2_svsubh_Rs32
  A2_svsubhs_Rd32
  A2_svsubhs_Rt32
  A2_svsubhs_Rs32
  A2_svsubuhs_Rd32
  A2_svsubuhs_Rt32
  A2_svsubuhs_Rs32
  M2_vraddh_Rd32
  M2_vradduh_Rd32
  A4_round_ri_Rd32
  A4_round_ri_Rs32
  A4_round_rr_Rd32
  A4_round_rr_Rs32
  A4_round_rr_Rt32
  A4_round_ri_sat_Rd32
  A4_round_ri_sat_Rs32
  A4_round_rr_sat_Rd32
  A4_round_rr_sat_Rs32
  A4_round_rr_sat_Rt32
  A4_cround_ri_Rd32
  A4_cround_ri_Rs32
  A4_cround_rr_Rd32
  A4_cround_rr_Rs32
  A4_cround_rr_Rt32
  A7_croundd_rr_Rt32
  A7_clip_Rd32
  A7_clip_Rs32
  A4_vrminh_Ru32
  A4_vrmaxh_Ru32
  A4_vrminuh_Ru32
  A4_vrmaxuh_Ru32
  A4_vrminw_Ru32
  A4_vrmaxw_Ru32
  A4_vrminuw_Ru32
  A4_vrmaxuw_Ru32
  A4_modwrapu_Rd32
  A4_modwrapu_Rs32
  A4_modwrapu_Rt32
  F2_sfadd_Rd32
  F2_sfadd_Rs32
  F2_sfadd_Rt32
  F2_sfsub_Rd32
  F2_sfsub_Rs32
  F2_sfsub_Rt32
  F2_sfmpy_Rd32
  F2_sfmpy_Rs32
  F2_sfmpy_Rt32
  F2_sffma_Rx32
  F2_sffma_Rs32
  F2_sffma_Rt32
  F2_sffma_sc_Rx32
  F2_sffma_sc_Rs32
  F2_sffma_sc_Rt32
  F2_sffms_Rx32
  F2_sffms_Rs32
  F2_sffms_Rt32
  F2_sffma_lib_Rx32
  F2_sffma_lib_Rs32
  F2_sffma_lib_Rt32
  F2_sffms_lib_Rx32
  F2_sffms_lib_Rs32
  F2_sffms_lib_Rt32
  F2_sfcmpeq_Rs32
  F2_sfcmpeq_Rt32
  F2_sfcmpgt_Rs32
  F2_sfcmpgt_Rt32
  F2_sfcmpge_Rs32
  F2_sfcmpge_Rt32
  F2_sfcmpuo_Rs32
  F2_sfcmpuo_Rt32
  F2_sfmax_Rd32
  F2_sfmax_Rs32
  F2_sfmax_Rt32
  F2_sfmin_Rd32
  F2_sfmin_Rs32
  F2_sfmin_Rt32
  F2_sfclass_Rs32
  F2_sfimm_p_Rd32
  F2_sfimm_n_Rd32
  F2_sfrecipa_Rd32
  F2_sfrecipa_Rs32
  F2_sfrecipa_Rt32
  F2_sffixupn_Rd32
  F2_sffixupn_Rs32
  F2_sffixupn_Rt32
  F2_sffixupd_Rd32
  F2_sffixupd_Rs32
  F2_sffixupd_Rt32
  F2_sfinvsqrta_Rd32
  F2_sfinvsqrta_Rs32
  F2_sffixupr_Rd32
  F2_sffixupr_Rs32
  F2_conv_sf2df_Rs32
  F2_conv_df2sf_Rd32
  F2_conv_uw2sf_Rd32
  F2_conv_uw2sf_Rs32
  F2_conv_uw2df_Rs32
  F2_conv_w2sf_Rd32
  F2_conv_w2sf_Rs32
  F2_conv_w2df_Rs32
  F2_conv_ud2sf_Rd32
  F2_conv_d2sf_Rd32
  F2_conv_sf2uw_Rd32
  F2_conv_sf2uw_Rs32
  F2_conv_sf2w_Rd32
  F2_conv_sf2w_Rs32
  F2_conv_sf2ud_Rs32
  F2_conv_sf2d_Rs32
  F2_conv_df2uw_Rd32
  F2_conv_df2w_Rd32
  F2_conv_sf2uw_chop_Rd32
  F2_conv_sf2uw_chop_Rs32
  F2_conv_sf2w_chop_Rd32
  F2_conv_sf2w_chop_Rs32
  F2_conv_sf2ud_chop_Rs32
  F2_conv_sf2d_chop_Rs32
  F2_conv_df2uw_chop_Rd32
  F2_conv_df2w_chop_Rd32
  S2_asr_r_r_Rd32
  S2_asr_r_r_Rs32
  S2_asr_r_r_Rt32
  S2_asl_r_r_Rd32
  S2_asl_r_r_Rs32
  S2_asl_r_r_Rt32
  S2_lsr_r_r_Rd32
  S2_lsr_r_r_Rs32
  S2_lsr_r_r_Rt32
  S2_lsl_r_r_Rd32
  S2_lsl_r_r_Rs32
  S2_lsl_r_r_Rt32
  S2_asr_r_p_Rt32
  S2_asl_r_p_Rt32
  S2_lsr_r_p_Rt32
  S2_lsl_r_p_Rt32
  S2_asr_r_r_acc_Rx32
  S2_asr_r_r_acc_Rs32
  S2_asr_r_r_acc_Rt32
  S2_asl_r_r_acc_Rx32
  S2_asl_r_r_acc_Rs32
  S2_asl_r_r_acc_Rt32
  S2_lsr_r_r_acc_Rx32
  S2_lsr_r_r_acc_Rs32
  S2_lsr_r_r_acc_Rt32
  S2_lsl_r_r_acc_Rx32
  S2_lsl_r_r_acc_Rs32
  S2_lsl_r_r_acc_Rt32
  S2_asr_r_p_acc_Rt32
  S2_asl_r_p_acc_Rt32
  S2_lsr_r_p_acc_Rt32
  S2_lsl_r_p_acc_Rt32
  S2_asr_r_r_nac_Rx32
  S2_asr_r_r_nac_Rs32
  S2_asr_r_r_nac_Rt32
  S2_asl_r_r_nac_Rx32
  S2_asl_r_r_nac_Rs32
  S2_asl_r_r_nac_Rt32
  S2_lsr_r_r_nac_Rx32
  S2_lsr_r_r_nac_Rs32
  S2_lsr_r_r_nac_Rt32
  S2_lsl_r_r_nac_Rx32
  S2_lsl_r_r_nac_Rs32
  S2_lsl_r_r_nac_Rt32
  S2_asr_r_p_nac_Rt32
  S2_asl_r_p_nac_Rt32
  S2_lsr_r_p_nac_Rt32
  S2_lsl_r_p_nac_Rt32
  S2_asr_r_r_and_Rx32
  S2_asr_r_r_and_Rs32
  S2_asr_r_r_and_Rt32
  S2_asl_r_r_and_Rx32
  S2_asl_r_r_and_Rs32
  S2_asl_r_r_and_Rt32
  S2_lsr_r_r_and_Rx32
  S2_lsr_r_r_and_Rs32
  S2_lsr_r_r_and_Rt32
  S2_lsl_r_r_and_Rx32
  S2_lsl_r_r_and_Rs32
  S2_lsl_r_r_and_Rt32
  S2_asr_r_r_or_Rx32
  S2_asr_r_r_or_Rs32
  S2_asr_r_r_or_Rt32
  S2_asl_r_r_or_Rx32
  S2_asl_r_r_or_Rs32
  S2_asl_r_r_or_Rt32
  S2_lsr_r_r_or_Rx32
  S2_lsr_r_r_or_Rs32
  S2_lsr_r_r_or_Rt32
  S2_lsl_r_r_or_Rx32
  S2_lsl_r_r_or_Rs32
  S2_lsl_r_r_or_Rt32
  S2_asr_r_p_and_Rt32
  S2_asl_r_p_and_Rt32
  S2_lsr_r_p_and_Rt32
  S2_lsl_r_p_and_Rt32
  S2_asr_r_p_or_Rt32
  S2_asl_r_p_or_Rt32
  S2_lsr_r_p_or_Rt32
  S2_lsl_r_p_or_Rt32
  S2_asr_r_p_xor_Rt32
  S2_asl_r_p_xor_Rt32
  S2_lsr_r_p_xor_Rt32
  S2_lsl_r_p_xor_Rt32
  S2_asr_r_r_sat_Rd32
  S2_asr_r_r_sat_Rs32
  S2_asr_r_r_sat_Rt32
  S2_asl_r_r_sat_Rd32
  S2_asl_r_r_sat_Rs32
  S2_asl_r_r_sat_Rt32
  S2_asr_i_r_Rd32
  S2_asr_i_r_Rs32
  S2_lsr_i_r_Rd32
  S2_lsr_i_r_Rs32
  S2_asl_i_r_Rd32
  S2_asl_i_r_Rs32
  S6_rol_i_r_Rd32
  S6_rol_i_r_Rs32
  S2_asr_i_r_acc_Rx32
  S2_asr_i_r_acc_Rs32
  S2_lsr_i_r_acc_Rx32
  S2_lsr_i_r_acc_Rs32
  S2_asl_i_r_acc_Rx32
  S2_asl_i_r_acc_Rs32
  S6_rol_i_r_acc_Rx32
  S6_rol_i_r_acc_Rs32
  S2_asr_i_r_nac_Rx32
  S2_asr_i_r_nac_Rs32
  S2_lsr_i_r_nac_Rx32
  S2_lsr_i_r_nac_Rs32
  S2_asl_i_r_nac_Rx32
  S2_asl_i_r_nac_Rs32
  S6_rol_i_r_nac_Rx32
  S6_rol_i_r_nac_Rs32
  S2_lsr_i_r_xacc_Rx32
  S2_lsr_i_r_xacc_Rs32
  S2_asl_i_r_xacc_Rx32
  S2_asl_i_r_xacc_Rs32
  S6_rol_i_r_xacc_Rx32
  S6_rol_i_r_xacc_Rs32
  S2_asr_i_r_and_Rx32
  S2_asr_i_r_and_Rs32
  S2_lsr_i_r_and_Rx32
  S2_lsr_i_r_and_Rs32
  S2_asl_i_r_and_Rx32
  S2_asl_i_r_and_Rs32
  S6_rol_i_r_and_Rx32
  S6_rol_i_r_and_Rs32
  S2_asr_i_r_or_Rx32
  S2_asr_i_r_or_Rs32
  S2_lsr_i_r_or_Rx32
  S2_lsr_i_r_or_Rs32
  S2_asl_i_r_or_Rx32
  S2_asl_i_r_or_Rs32
  S6_rol_i_r_or_Rx32
  S6_rol_i_r_or_Rs32
  S2_asl_i_r_sat_Rd32
  S2_asl_i_r_sat_Rs32
  S2_asr_i_r_rnd_Rd32
  S2_asr_i_r_rnd_Rs32
  S4_lsli_Rd32
  S4_lsli_Rt32
  S2_addasl_rrri_Rd32
  S2_addasl_rrri_Rt32
  S2_addasl_rrri_Rs32
  S4_andi_asl_ri_Rx32
  S4_ori_asl_ri_Rx32
  S4_addi_asl_ri_Rx32
  S4_subi_asl_ri_Rx32
  S4_andi_lsr_ri_Rx32
  S4_ori_lsr_ri_Rx32
  S4_addi_lsr_ri_Rx32
  S4_subi_lsr_ri_Rx32
  S2_vsplatrh_Rs32
  S2_vsplatrb_Rd32
  S2_vsplatrb_Rs32
  S6_vsplatrbp_Rs32
  S2_insert_Rx32
  S2_insert_Rs32
  S2_tableidxb_Rx32
  S2_tableidxb_Rs32
  S2_tableidxh_Rx32
  S2_tableidxh_Rs32
  S2_tableidxw_Rx32
  S2_tableidxw_Rs32
  S2_tableidxd_Rx32
  S2_tableidxd_Rs32
  A4_bitspliti_Rs32
  A4_bitsplit_Rs32
  A4_bitsplit_Rt32
  S4_extract_Rd32
  S4_extract_Rs32
  S2_extractu_Rd32
  S2_extractu_Rs32
  S2_mask_Rd32
  S2_insert_rp_Rx32
  S2_insert_rp_Rs32
  S4_extract_rp_Rd32
  S4_extract_rp_Rs32
  S2_extractu_rp_Rd32
  S2_extractu_rp_Rs32
  S2_tstbit_i_Rs32
  S4_ntstbit_i_Rs32
  S2_setbit_i_Rd32
  S2_setbit_i_Rs32
  S2_togglebit_i_Rd32
  S2_togglebit_i_Rs32
  S2_clrbit_i_Rd32
  S2_clrbit_i_Rs32
  S2_tstbit_r_Rs32
  S2_tstbit_r_Rt32
  S4_ntstbit_r_Rs32
  S4_ntstbit_r_Rt32
  S2_setbit_r_Rd32
  S2_setbit_r_Rs32
  S2_setbit_r_Rt32
  S2_togglebit_r_Rd32
  S2_togglebit_r_Rs32
  S2_togglebit_r_Rt32
  S2_clrbit_r_Rd32
  S2_clrbit_r_Rs32
  S2_clrbit_r_Rt32
  S2_asr_r_vh_Rt32
  S5_asrhub_rnd_sat_Rd32
  S5_asrhub_sat_Rd32
  S2_asl_r_vh_Rt32
  S2_lsr_r_vh_Rt32
  S2_lsl_r_vh_Rt32
  S2_asr_i_svw_trun_Rd32
  S2_asr_r_svw_trun_Rd32
  S2_asr_r_svw_trun_Rt32
  S2_asr_r_vw_Rt32
  S2_asl_r_vw_Rt32
  S2_lsr_r_vw_Rt32
  S2_lsl_r_vw_Rt32
  S2_vrndpackwh_Rd32
  S2_vrndpackwhs_Rd32
  S2_vsxtbh_Rs32
  S2_vzxtbh_Rs32
  S2_vsathub_Rd32
  S2_svsathub_Rd32
  S2_svsathub_Rs32
  S2_svsathb_Rd32
  S2_svsathb_Rs32
  S2_vsathb_Rd32
  S2_vtrunohb_Rd32
  S2_vtrunehb_Rd32
  S2_vsxthw_Rs32
  S2_vzxthw_Rs32
  S2_vsatwh_Rd32
  S2_vsatwuh_Rd32
  S2_packhl_Rs32
  S2_packhl_Rt32
  A2_swiz_Rd32
  A2_swiz_Rs32
  S5_popcountp_Rd32
  S4_parity_Rd32
  S4_parity_Rs32
  S4_parity_Rt32
  S2_parityp_Rd32
  S2_clbnorm_Rd32
  S2_clbnorm_Rs32
  S4_clbaddi_Rd32
  S4_clbaddi_Rs32
  S4_clbpnorm_Rd32
  S4_clbpaddi_Rd32
  S2_clb_Rd32
  S2_clb_Rs32
  S2_cl0_Rd32
  S2_cl0_Rs32
  S2_cl1_Rd32
  S2_cl1_Rs32
  S2_clbp_Rd32
  S2_cl0p_Rd32
  S2_cl1p_Rd32
  S2_brev_Rd32
  S2_brev_Rs32
  S2_ct0_Rd32
  S2_ct0_Rs32
  S2_ct1_Rd32
  S2_ct1_Rs32
  S2_ct0p_Rd32
  S2_ct1p_Rd32
  J2_trap1_Rx32
  Y2_swi_Rs32
  Y2_cswi_Rs32
  Y2_ciad_Rs32
  Y4_siad_Rs32
  Y2_iassignr_Rd32
  Y2_iassignr_Rs32
  Y2_iassignw_Rs32
  Y2_getimask_Rd32
  Y2_getimask_Rs32
  Y2_setimask_Rs32
  Y2_tlbw_Rt32
  Y5_ctlbw_Rd32
  Y5_ctlbw_Rt32
  Y5_tlboc_Rd32
  Y2_tlbr_Rs32
  Y2_tlbp_Rd32
  Y2_tlbp_Rs32
  Y5_tlbasidi_Rs32
  Y2_crswap0_Rx32
  Y4_crswap1_Rx32
  Y2_tfrscrr_Rd32
  Y2_tfrsrcr_Rs32
  G4_tfrgcrr_Rd32
  G4_tfrgrcr_Rs32
  Y2_setprio_Rs32
  Y6_diag_Rs32
  Y4_trace_Rs32
  Y2_stop_Rs32
  Y4_nmi_Rs32
  Y2_start_Rs32
  Y2_wait_Rs32
  Y2_resume_Rs32
  Y2_ictagr_Rd32
  Y2_ictagr_Rs32
  Y2_ictagw_Rs32
  Y2_ictagw_Rt32
  Y2_icdataw_Rs32
  Y2_icdataw_Rt32
  Y2_icdatar_Rd32
  Y2_icdatar_Rs32
  Y2_icinva_Rs32
  Y2_icinvidx_Rs32
  Y2_dcfetchbo_Rs32
  Y2_dczeroa_Rs32
  Y2_dccleana_Rs32
  Y2_dccleanidx_Rs32
  Y2_dccleaninva_Rs32
  Y2_dccleaninvidx_Rs32
  Y2_dcinva_Rs32
  Y2_dcinvidx_Rs32
  Y2_dctagr_Rd32
  Y2_dctagr_Rs32
  Y2_dctagw_Rs32
  Y2_dctagw_Rt32
  Y4_l2tagw_Rs32
  Y4_l2tagw_Rt32
  Y4_l2tagr_Rd32
  Y4_l2tagr_Rs32
  Y2_l2cleaninvidx_Rs32
  Y5_l2cleanidx_Rs32
  Y5_l2invidx_Rs32
  Y4_l2fetch_Rs32
  Y4_l2fetch_Rt32
  Y5_l2fetch_Rs32
  Y5_l2locka_Rs32
  Y5_l2unlocka_Rs32
] [
  R0  R1  R2  R3  R4  R5  R6  R7
  R8  R9  R10 R11 R12 R13 R14 R15
  R16 R17 R18 R19 R20 R21 R22 R23
  R24 R25 R26 R27 R28 R29 R30 R31
];

attach variables [
  L2_loadrd_io_Rdd32
  L4_loadrd_ur_Rdd32
  L4_loadrd_ap_Rdd32
  L2_loadrd_pr_Rdd32
  L2_loadrd_pbr_Rdd32
  L2_loadrd_pi_Rdd32
  L2_loadrd_pci_Rdd32
  L2_loadrd_pcr_Rdd32
  L2_loadbzw4_io_Rdd32
  L4_loadbzw4_ur_Rdd32
  L4_loadbzw4_ap_Rdd32
  L2_loadbzw4_pr_Rdd32
  L2_loadbzw4_pbr_Rdd32
  L2_loadbzw4_pi_Rdd32
  L2_loadbzw4_pci_Rdd32
  L2_loadbzw4_pcr_Rdd32
  L2_loadbsw4_io_Rdd32
  L4_loadbsw4_ur_Rdd32
  L4_loadbsw4_ap_Rdd32
  L2_loadbsw4_pr_Rdd32
  L2_loadbsw4_pbr_Rdd32
  L2_loadbsw4_pi_Rdd32
  L2_loadbsw4_pci_Rdd32
  L2_loadbsw4_pcr_Rdd32
  L2_loadalignh_io_Ryy32
  L4_loadalignh_ur_Ryy32
  L4_loadalignh_ap_Ryy32
  L2_loadalignh_pr_Ryy32
  L2_loadalignh_pbr_Ryy32
  L2_loadalignh_pi_Ryy32
  L2_loadalignh_pci_Ryy32
  L2_loadalignh_pcr_Ryy32
  L2_loadalignb_io_Ryy32
  L4_loadalignb_ur_Ryy32
  L4_loadalignb_ap_Ryy32
  L2_loadalignb_pr_Ryy32
  L2_loadalignb_pbr_Ryy32
  L2_loadalignb_pi_Ryy32
  L2_loadalignb_pci_Ryy32
  L2_loadalignb_pcr_Ryy32
  S2_storerd_io_Rtt32
  S2_storerd_pi_Rtt32
  S4_storerd_ap_Rtt32
  S2_storerd_pr_Rtt32
  S4_storerd_ur_Rtt32
  S2_storerd_pbr_Rtt32
  S2_storerd_pci_Rtt32
  S2_storerd_pcr_Rtt32
  L2_deallocframe_Rdd32
  L4_return_Rdd32
  L4_return_t_Rdd32
  L4_return_f_Rdd32
  L4_return_tnew_pt_Rdd32
  L4_return_fnew_pt_Rdd32
  L4_return_tnew_pnt_Rdd32
  L4_return_fnew_pnt_Rdd32
  L4_loadd_locked_Rdd32
  S4_stored_locked_Rtt32
  L4_loadrd_rr_Rdd32
  L2_ploadrdt_io_Rdd32
  L2_ploadrdt_pi_Rdd32
  L2_ploadrdf_io_Rdd32
  L2_ploadrdf_pi_Rdd32
  L2_ploadrdtnew_io_Rdd32
  L2_ploadrdfnew_io_Rdd32
  L4_ploadrdt_rr_Rdd32
  L4_ploadrdf_rr_Rdd32
  L4_ploadrdtnew_rr_Rdd32
  L4_ploadrdfnew_rr_Rdd32
  L2_ploadrdtnew_pi_Rdd32
  L2_ploadrdfnew_pi_Rdd32
  L4_ploadrdt_abs_Rdd32
  L4_ploadrdf_abs_Rdd32
  L4_ploadrdtnew_abs_Rdd32
  L4_ploadrdfnew_abs_Rdd32
  S4_storerd_rr_Rtt32
  S2_pstorerdt_io_Rtt32
  S2_pstorerdt_pi_Rtt32
  S2_pstorerdf_io_Rtt32
  S2_pstorerdf_pi_Rtt32
  S4_pstorerdt_rr_Rtt32
  S4_pstorerdf_rr_Rtt32
  S4_pstorerdtnew_io_Rtt32
  S4_pstorerdfnew_io_Rtt32
  S4_pstorerdtnew_rr_Rtt32
  S4_pstorerdfnew_rr_Rtt32
  S2_pstorerdtnew_pi_Rtt32
  S2_pstorerdfnew_pi_Rtt32
  S4_pstorerdt_abs_Rtt32
  S4_pstorerdf_abs_Rtt32
  S4_pstorerdtnew_abs_Rtt32
  S4_pstorerdfnew_abs_Rtt32
  L2_loadrdgp_Rdd32
  S2_storerdgp_Rtt32
  C2_cmpeqp_Rss32
  C2_cmpeqp_Rtt32
  C2_cmpgtp_Rss32
  C2_cmpgtp_Rtt32
  C2_cmpgtup_Rss32
  C2_cmpgtup_Rtt32
  C2_ccombinewnewt_Rdd32
  C2_ccombinewnewf_Rdd32
  C2_ccombinewt_Rdd32
  C2_ccombinewf_Rdd32
  C2_vmux_Rdd32
  C2_vmux_Rss32
  C2_vmux_Rtt32
  C2_mask_Rdd32
  A2_vcmpbeq_Rss32
  A2_vcmpbeq_Rtt32
  A4_vcmpbeqi_Rss32
  A4_vcmpbeq_any_Rss32
  A4_vcmpbeq_any_Rtt32
  A6_vcmpbeq_notany_Rss32
  A6_vcmpbeq_notany_Rtt32
  A2_vcmpbgtu_Rss32
  A2_vcmpbgtu_Rtt32
  A4_vcmpbgtui_Rss32
  A4_vcmpbgt_Rss32
  A4_vcmpbgt_Rtt32
  A4_vcmpbgti_Rss32
  A2_vcmpheq_Rss32
  A2_vcmpheq_Rtt32
  A2_vcmphgt_Rss32
  A2_vcmphgt_Rtt32
  A2_vcmphgtu_Rss32
  A2_vcmphgtu_Rtt32
  A4_vcmpheqi_Rss32
  A4_vcmphgti_Rss32
  A4_vcmphgtui_Rss32
  A2_vcmpweq_Rss32
  A2_vcmpweq_Rtt32
  A2_vcmpwgt_Rss32
  A2_vcmpwgt_Rtt32
  A2_vcmpwgtu_Rss32
  A2_vcmpwgtu_Rtt32
  A4_vcmpweqi_Rss32
  A4_vcmpwgti_Rss32
  A4_vcmpwgtui_Rss32
  A4_boundscheck_hi_Rss32
  A4_boundscheck_hi_Rtt32
  A4_boundscheck_lo_Rss32
  A4_boundscheck_lo_Rtt32
  A4_tlbmatch_Rss32
  M2_mpyd_acc_hh_s0_Rxx32
  M2_mpyd_acc_hh_s1_Rxx32
  M2_mpyd_acc_hl_s0_Rxx32
  M2_mpyd_acc_hl_s1_Rxx32
  M2_mpyd_acc_lh_s0_Rxx32
  M2_mpyd_acc_lh_s1_Rxx32
  M2_mpyd_acc_ll_s0_Rxx32
  M2_mpyd_acc_ll_s1_Rxx32
  M2_mpyd_nac_hh_s0_Rxx32
  M2_mpyd_nac_hh_s1_Rxx32
  M2_mpyd_nac_hl_s0_Rxx32
  M2_mpyd_nac_hl_s1_Rxx32
  M2_mpyd_nac_lh_s0_Rxx32
  M2_mpyd_nac_lh_s1_Rxx32
  M2_mpyd_nac_ll_s0_Rxx32
  M2_mpyd_nac_ll_s1_Rxx32
  M2_mpyd_hh_s0_Rdd32
  M2_mpyd_hh_s1_Rdd32
  M2_mpyd_hl_s0_Rdd32
  M2_mpyd_hl_s1_Rdd32
  M2_mpyd_lh_s0_Rdd32
  M2_mpyd_lh_s1_Rdd32
  M2_mpyd_ll_s0_Rdd32
  M2_mpyd_ll_s1_Rdd32
  M2_mpyd_rnd_hh_s0_Rdd32
  M2_mpyd_rnd_hh_s1_Rdd32
  M2_mpyd_rnd_hl_s0_Rdd32
  M2_mpyd_rnd_hl_s1_Rdd32
  M2_mpyd_rnd_lh_s0_Rdd32
  M2_mpyd_rnd_lh_s1_Rdd32
  M2_mpyd_rnd_ll_s0_Rdd32
  M2_mpyd_rnd_ll_s1_Rdd32
  M2_mpyud_acc_hh_s0_Rxx32
  M2_mpyud_acc_hh_s1_Rxx32
  M2_mpyud_acc_hl_s0_Rxx32
  M2_mpyud_acc_hl_s1_Rxx32
  M2_mpyud_acc_lh_s0_Rxx32
  M2_mpyud_acc_lh_s1_Rxx32
  M2_mpyud_acc_ll_s0_Rxx32
  M2_mpyud_acc_ll_s1_Rxx32
  M2_mpyud_nac_hh_s0_Rxx32
  M2_mpyud_nac_hh_s1_Rxx32
  M2_mpyud_nac_hl_s0_Rxx32
  M2_mpyud_nac_hl_s1_Rxx32
  M2_mpyud_nac_lh_s0_Rxx32
  M2_mpyud_nac_lh_s1_Rxx32
  M2_mpyud_nac_ll_s0_Rxx32
  M2_mpyud_nac_ll_s1_Rxx32
  M2_mpyud_hh_s0_Rdd32
  M2_mpyud_hh_s1_Rdd32
  M2_mpyud_hl_s0_Rdd32
  M2_mpyud_hl_s1_Rdd32
  M2_mpyud_lh_s0_Rdd32
  M2_mpyud_lh_s1_Rdd32
  M2_mpyud_ll_s0_Rdd32
  M2_mpyud_ll_s1_Rdd32
  M2_dpmpyss_s0_Rdd32
  M2_dpmpyss_acc_s0_Rxx32
  M2_dpmpyss_nac_s0_Rxx32
  M2_dpmpyuu_s0_Rdd32
  M2_dpmpyuu_acc_s0_Rxx32
  M2_dpmpyuu_nac_s0_Rxx32
  M2_vmpy2s_s0_Rdd32
  M2_vmpy2s_s1_Rdd32
  M2_vmac2s_s0_Rxx32
  M2_vmac2s_s1_Rxx32
  M2_vmpy2su_s0_Rdd32
  M2_vmpy2su_s1_Rdd32
  M2_vmac2su_s0_Rxx32
  M2_vmac2su_s1_Rxx32
  M2_vmac2_Rxx32
  M2_vmpy2es_s0_Rdd32
  M2_vmpy2es_s0_Rss32
  M2_vmpy2es_s0_Rtt32
  M2_vmpy2es_s1_Rdd32
  M2_vmpy2es_s1_Rss32
  M2_vmpy2es_s1_Rtt32
  M2_vmac2es_s0_Rxx32
  M2_vmac2es_s0_Rss32
  M2_vmac2es_s0_Rtt32
  M2_vmac2es_s1_Rxx32
  M2_vmac2es_s1_Rss32
  M2_vmac2es_s1_Rtt32
  M2_vmac2es_Rxx32
  M2_vmac2es_Rss32
  M2_vmac2es_Rtt32
  M2_vrmac_s0_Rxx32
  M2_vrmac_s0_Rss32
  M2_vrmac_s0_Rtt32
  M2_vrmpy_s0_Rdd32
  M2_vrmpy_s0_Rss32
  M2_vrmpy_s0_Rtt32
  M2_vdmpyrs_s0_Rss32
  M2_vdmpyrs_s0_Rtt32
  M2_vdmpyrs_s1_Rss32
  M2_vdmpyrs_s1_Rtt32
  M5_vrmpybuu_Rdd32
  M5_vrmpybuu_Rss32
  M5_vrmpybuu_Rtt32
  M5_vrmacbuu_Rxx32
  M5_vrmacbuu_Rss32
  M5_vrmacbuu_Rtt32
  M5_vrmpybsu_Rdd32
  M5_vrmpybsu_Rss32
  M5_vrmpybsu_Rtt32
  M5_vrmacbsu_Rxx32
  M5_vrmacbsu_Rss32
  M5_vrmacbsu_Rtt32
  M5_vmpybuu_Rdd32
  M5_vmpybsu_Rdd32
  M5_vmacbuu_Rxx32
  M5_vmacbsu_Rxx32
  M5_vdmpybsu_Rdd32
  M5_vdmpybsu_Rss32
  M5_vdmpybsu_Rtt32
  M5_vdmacbsu_Rxx32
  M5_vdmacbsu_Rss32
  M5_vdmacbsu_Rtt32
  M2_vdmacs_s0_Rxx32
  M2_vdmacs_s0_Rss32
  M2_vdmacs_s0_Rtt32
  M2_vdmacs_s1_Rxx32
  M2_vdmacs_s1_Rss32
  M2_vdmacs_s1_Rtt32
  M2_vdmpys_s0_Rdd32
  M2_vdmpys_s0_Rss32
  M2_vdmpys_s0_Rtt32
  M2_vdmpys_s1_Rdd32
  M2_vdmpys_s1_Rss32
  M2_vdmpys_s1_Rtt32
  M2_cmacs_s0_Rxx32
  M2_cmacs_s1_Rxx32
  M2_cmacsc_s0_Rxx32
  M2_cmacsc_s1_Rxx32
  M2_cmpys_s0_Rdd32
  M2_cmpys_s1_Rdd32
  M2_cmpysc_s0_Rdd32
  M2_cmpysc_s1_Rdd32
  M2_cnacs_s0_Rxx32
  M2_cnacs_s1_Rxx32
  M2_cnacsc_s0_Rxx32
  M2_cnacsc_s1_Rxx32
  M2_vrcmpys_s1_h_Rdd32
  M2_vrcmpys_s1_h_Rss32
  M2_vrcmpys_s1_h_Rtt32
  M2_vrcmpys_s1_l_Rdd32
  M2_vrcmpys_s1_l_Rss32
  M2_vrcmpys_s1_l_Rtt32
  M2_vrcmpys_acc_s1_h_Rxx32
  M2_vrcmpys_acc_s1_h_Rss32
  M2_vrcmpys_acc_s1_h_Rtt32
  M2_vrcmpys_acc_s1_l_Rxx32
  M2_vrcmpys_acc_s1_l_Rss32
  M2_vrcmpys_acc_s1_l_Rtt32
  M2_vrcmpys_s1rp_h_Rss32
  M2_vrcmpys_s1rp_h_Rtt32
  M2_vrcmpys_s1rp_l_Rss32
  M2_vrcmpys_s1rp_l_Rtt32
  M2_mmacls_s0_Rxx32
  M2_mmacls_s0_Rss32
  M2_mmacls_s0_Rtt32
  M2_mmacls_s1_Rxx32
  M2_mmacls_s1_Rss32
  M2_mmacls_s1_Rtt32
  M2_mmachs_s0_Rxx32
  M2_mmachs_s0_Rss32
  M2_mmachs_s0_Rtt32
  M2_mmachs_s1_Rxx32
  M2_mmachs_s1_Rss32
  M2_mmachs_s1_Rtt32
  M2_mmpyl_s0_Rdd32
  M2_mmpyl_s0_Rss32
  M2_mmpyl_s0_Rtt32
  M2_mmpyl_s1_Rdd32
  M2_mmpyl_s1_Rss32
  M2_mmpyl_s1_Rtt32
  M2_mmpyh_s0_Rdd32
  M2_mmpyh_s0_Rss32
  M2_mmpyh_s0_Rtt32
  M2_mmpyh_s1_Rdd32
  M2_mmpyh_s1_Rss32
  M2_mmpyh_s1_Rtt32
  M2_mmacls_rs0_Rxx32
  M2_mmacls_rs0_Rss32
  M2_mmacls_rs0_Rtt32
  M2_mmacls_rs1_Rxx32
  M2_mmacls_rs1_Rss32
  M2_mmacls_rs1_Rtt32
  M2_mmachs_rs0_Rxx32
  M2_mmachs_rs0_Rss32
  M2_mmachs_rs0_Rtt32
  M2_mmachs_rs1_Rxx32
  M2_mmachs_rs1_Rss32
  M2_mmachs_rs1_Rtt32
  M2_mmpyl_rs0_Rdd32
  M2_mmpyl_rs0_Rss32
  M2_mmpyl_rs0_Rtt32
  M2_mmpyl_rs1_Rdd32
  M2_mmpyl_rs1_Rss32
  M2_mmpyl_rs1_Rtt32
  M2_mmpyh_rs0_Rdd32
  M2_mmpyh_rs0_Rss32
  M2_mmpyh_rs0_Rtt32
  M2_mmpyh_rs1_Rdd32
  M2_mmpyh_rs1_Rss32
  M2_mmpyh_rs1_Rtt32
  M4_vrmpyeh_s0_Rdd32
  M4_vrmpyeh_s0_Rss32
  M4_vrmpyeh_s0_Rtt32
  M4_vrmpyeh_s1_Rdd32
  M4_vrmpyeh_s1_Rss32
  M4_vrmpyeh_s1_Rtt32
  M4_vrmpyeh_acc_s0_Rxx32
  M4_vrmpyeh_acc_s0_Rss32
  M4_vrmpyeh_acc_s0_Rtt32
  M4_vrmpyeh_acc_s1_Rxx32
  M4_vrmpyeh_acc_s1_Rss32
  M4_vrmpyeh_acc_s1_Rtt32
  M4_vrmpyoh_s0_Rdd32
  M4_vrmpyoh_s0_Rss32
  M4_vrmpyoh_s0_Rtt32
  M4_vrmpyoh_s1_Rdd32
  M4_vrmpyoh_s1_Rss32
  M4_vrmpyoh_s1_Rtt32
  M4_vrmpyoh_acc_s0_Rxx32
  M4_vrmpyoh_acc_s0_Rss32
  M4_vrmpyoh_acc_s0_Rtt32
  M4_vrmpyoh_acc_s1_Rxx32
  M4_vrmpyoh_acc_s1_Rss32
  M4_vrmpyoh_acc_s1_Rtt32
  M2_mmaculs_s0_Rxx32
  M2_mmaculs_s0_Rss32
  M2_mmaculs_s0_Rtt32
  M2_mmaculs_s1_Rxx32
  M2_mmaculs_s1_Rss32
  M2_mmaculs_s1_Rtt32
  M2_mmacuhs_s0_Rxx32
  M2_mmacuhs_s0_Rss32
  M2_mmacuhs_s0_Rtt32
  M2_mmacuhs_s1_Rxx32
  M2_mmacuhs_s1_Rss32
  M2_mmacuhs_s1_Rtt32
  M2_mmpyul_s0_Rdd32
  M2_mmpyul_s0_Rss32
  M2_mmpyul_s0_Rtt32
  M2_mmpyul_s1_Rdd32
  M2_mmpyul_s1_Rss32
  M2_mmpyul_s1_Rtt32
  M2_mmpyuh_s0_Rdd32
  M2_mmpyuh_s0_Rss32
  M2_mmpyuh_s0_Rtt32
  M2_mmpyuh_s1_Rdd32
  M2_mmpyuh_s1_Rss32
  M2_mmpyuh_s1_Rtt32
  M2_mmaculs_rs0_Rxx32
  M2_mmaculs_rs0_Rss32
  M2_mmaculs_rs0_Rtt32
  M2_mmaculs_rs1_Rxx32
  M2_mmaculs_rs1_Rss32
  M2_mmaculs_rs1_Rtt32
  M2_mmacuhs_rs0_Rxx32
  M2_mmacuhs_rs0_Rss32
  M2_mmacuhs_rs0_Rtt32
  M2_mmacuhs_rs1_Rxx32
  M2_mmacuhs_rs1_Rss32
  M2_mmacuhs_rs1_Rtt32
  M2_mmpyul_rs0_Rdd32
  M2_mmpyul_rs0_Rss32
  M2_mmpyul_rs0_Rtt32
  M2_mmpyul_rs1_Rdd32
  M2_mmpyul_rs1_Rss32
  M2_mmpyul_rs1_Rtt32
  M2_mmpyuh_rs0_Rdd32
  M2_mmpyuh_rs0_Rss32
  M2_mmpyuh_rs0_Rtt32
  M2_mmpyuh_rs1_Rdd32
  M2_mmpyuh_rs1_Rss32
  M2_mmpyuh_rs1_Rtt32
  M2_vrcmaci_s0_Rxx32
  M2_vrcmaci_s0_Rss32
  M2_vrcmaci_s0_Rtt32
  M2_vrcmacr_s0_Rxx32
  M2_vrcmacr_s0_Rss32
  M2_vrcmacr_s0_Rtt32
  M2_vrcmaci_s0c_Rxx32
  M2_vrcmaci_s0c_Rss32
  M2_vrcmaci_s0c_Rtt32
  M2_vrcmacr_s0c_Rxx32
  M2_vrcmacr_s0c_Rss32
  M2_vrcmacr_s0c_Rtt32
  M2_cmaci_s0_Rxx32
  M2_cmacr_s0_Rxx32
  M2_vrcmpyi_s0_Rdd32
  M2_vrcmpyi_s0_Rss32
  M2_vrcmpyi_s0_Rtt32
  M2_vrcmpyr_s0_Rdd32
  M2_vrcmpyr_s0_Rss32
  M2_vrcmpyr_s0_Rtt32
  M2_vrcmpyi_s0c_Rdd32
  M2_vrcmpyi_s0c_Rss32
  M2_vrcmpyi_s0c_Rtt32
  M2_vrcmpyr_s0c_Rdd32
  M2_vrcmpyr_s0c_Rss32
  M2_vrcmpyr_s0c_Rtt32
  M2_cmpyi_s0_Rdd32
  M2_cmpyr_s0_Rdd32
  M4_cmpyi_wh_Rss32
  M4_cmpyr_wh_Rss32
  M4_cmpyi_whc_Rss32
  M4_cmpyr_whc_Rss32
  M2_vcmpy_s0_sat_i_Rdd32
  M2_vcmpy_s0_sat_i_Rss32
  M2_vcmpy_s0_sat_i_Rtt32
  M2_vcmpy_s0_sat_r_Rdd32
  M2_vcmpy_s0_sat_r_Rss32
  M2_vcmpy_s0_sat_r_Rtt32
  M2_vcmpy_s1_sat_i_Rdd32
  M2_vcmpy_s1_sat_i_Rss32
  M2_vcmpy_s1_sat_i_Rtt32
  M2_vcmpy_s1_sat_r_Rdd32
  M2_vcmpy_s1_sat_r_Rss32
  M2_vcmpy_s1_sat_r_Rtt32
  M2_vcmac_s0_sat_i_Rxx32
  M2_vcmac_s0_sat_i_Rss32
  M2_vcmac_s0_sat_i_Rtt32
  M2_vcmac_s0_sat_r_Rxx32
  M2_vcmac_s0_sat_r_Rss32
  M2_vcmac_s0_sat_r_Rtt32
  S2_vcrotate_Rdd32
  S2_vcrotate_Rss32
  S4_vrcrotate_acc_Rxx32
  S4_vrcrotate_acc_Rss32
  S4_vrcrotate_Rdd32
  S4_vrcrotate_Rss32
  S2_vcnegh_Rdd32
  S2_vcnegh_Rss32
  S2_vrcnegh_Rxx32
  S2_vrcnegh_Rss32
  M4_pmpyw_Rdd32
  M4_vpmpyh_Rdd32
  M4_pmpyw_acc_Rxx32
  M4_vpmpyh_acc_Rxx32
  M7_dcmpyrw_Rdd32
  M7_dcmpyrw_Rss32
  M7_dcmpyrw_Rtt32
  M7_dcmpyrw_acc_Rxx32
  M7_dcmpyrw_acc_Rss32
  M7_dcmpyrw_acc_Rtt32
  M7_dcmpyrwc_Rdd32
  M7_dcmpyrwc_Rss32
  M7_dcmpyrwc_Rtt32
  M7_dcmpyrwc_acc_Rxx32
  M7_dcmpyrwc_acc_Rss32
  M7_dcmpyrwc_acc_Rtt32
  M7_dcmpyiw_Rdd32
  M7_dcmpyiw_Rss32
  M7_dcmpyiw_Rtt32
  M7_dcmpyiw_acc_Rxx32
  M7_dcmpyiw_acc_Rss32
  M7_dcmpyiw_acc_Rtt32
  M7_dcmpyiwc_Rdd32
  M7_dcmpyiwc_Rss32
  M7_dcmpyiwc_Rtt32
  M7_dcmpyiwc_acc_Rxx32
  M7_dcmpyiwc_acc_Rss32
  M7_dcmpyiwc_acc_Rtt32
  M7_wcmpyrw_Rss32
  M7_wcmpyrw_Rtt32
  M7_wcmpyrwc_Rss32
  M7_wcmpyrwc_Rtt32
  M7_wcmpyiw_Rss32
  M7_wcmpyiw_Rtt32
  M7_wcmpyiwc_Rss32
  M7_wcmpyiwc_Rtt32
  M7_wcmpyrw_rnd_Rss32
  M7_wcmpyrw_rnd_Rtt32
  M7_wcmpyrwc_rnd_Rss32
  M7_wcmpyrwc_rnd_Rtt32
  M7_wcmpyiw_rnd_Rss32
  M7_wcmpyiw_rnd_Rtt32
  M7_wcmpyiwc_rnd_Rss32
  M7_wcmpyiwc_rnd_Rtt32
  A2_addp_Rdd32
  A2_addp_Rss32
  A2_addp_Rtt32
  A2_addpsat_Rdd32
  A2_addpsat_Rss32
  A2_addpsat_Rtt32
  A2_addspl_Rdd32
  A2_addspl_Rss32
  A2_addspl_Rtt32
  A2_addsph_Rdd32
  A2_addsph_Rss32
  A2_addsph_Rtt32
  A2_subp_Rdd32
  A2_subp_Rtt32
  A2_subp_Rss32
  A4_addp_c_Rdd32
  A4_addp_c_Rss32
  A4_addp_c_Rtt32
  A4_subp_c_Rdd32
  A4_subp_c_Rss32
  A4_subp_c_Rtt32
  A2_vconj_Rdd32
  A2_vconj_Rss32
  A2_negp_Rdd32
  A2_negp_Rss32
  A2_absp_Rdd32
  A2_absp_Rss32
  A2_maxp_Rdd32
  A2_maxp_Rss32
  A2_maxp_Rtt32
  A2_maxup_Rdd32
  A2_maxup_Rss32
  A2_maxup_Rtt32
  A2_minp_Rdd32
  A2_minp_Rtt32
  A2_minp_Rss32
  A2_minup_Rdd32
  A2_minup_Rtt32
  A2_minup_Rss32
  A2_combinew_Rdd32
  A4_combineri_Rdd32
  A4_combineir_Rdd32
  A2_combineii_Rdd32
  A4_combineii_Rdd32
  A4_tfrcpp_Rdd32
  A4_tfrpcp_Rss32
  M4_xor_xacc_Rxx32
  M4_xor_xacc_Rss32
  M4_xor_xacc_Rtt32
  A4_andnp_Rdd32
  A4_andnp_Rtt32
  A4_andnp_Rss32
  A4_ornp_Rdd32
  A4_ornp_Rtt32
  A4_ornp_Rss32
  A2_andp_Rdd32
  A2_andp_Rss32
  A2_andp_Rtt32
  A2_orp_Rdd32
  A2_orp_Rss32
  A2_orp_Rtt32
  A2_xorp_Rdd32
  A2_xorp_Rss32
  A2_xorp_Rtt32
  A2_notp_Rdd32
  A2_notp_Rss32
  A2_sxtw_Rdd32
  A2_sat_Rss32
  A2_roundsat_Rss32
  A2_vaddub_Rdd32
  A2_vaddub_Rss32
  A2_vaddub_Rtt32
  A2_vaddubs_Rdd32
  A2_vaddubs_Rss32
  A2_vaddubs_Rtt32
  A2_vaddh_Rdd32
  A2_vaddh_Rss32
  A2_vaddh_Rtt32
  A2_vaddhs_Rdd32
  A2_vaddhs_Rss32
  A2_vaddhs_Rtt32
  A2_vadduhs_Rdd32
  A2_vadduhs_Rss32
  A2_vadduhs_Rtt32
  A5_vaddhubs_Rss32
  A5_vaddhubs_Rtt32
  A2_vaddw_Rdd32
  A2_vaddw_Rss32
  A2_vaddw_Rtt32
  A2_vaddws_Rdd32
  A2_vaddws_Rss32
  A2_vaddws_Rtt32
  S4_vxaddsubw_Rdd32
  S4_vxaddsubw_Rss32
  S4_vxaddsubw_Rtt32
  S4_vxsubaddw_Rdd32
  S4_vxsubaddw_Rss32
  S4_vxsubaddw_Rtt32
  S4_vxaddsubh_Rdd32
  S4_vxaddsubh_Rss32
  S4_vxaddsubh_Rtt32
  S4_vxsubaddh_Rdd32
  S4_vxsubaddh_Rss32
  S4_vxsubaddh_Rtt32
  S4_vxaddsubhr_Rdd32
  S4_vxaddsubhr_Rss32
  S4_vxaddsubhr_Rtt32
  S4_vxsubaddhr_Rdd32
  S4_vxsubaddhr_Rss32
  S4_vxsubaddhr_Rtt32
  A2_vraddub_Rdd32
  A2_vraddub_Rss32
  A2_vraddub_Rtt32
  A2_vraddub_acc_Rxx32
  A2_vraddub_acc_Rss32
  A2_vraddub_acc_Rtt32
  M2_vraddh_Rss32
  M2_vraddh_Rtt32
  M2_vradduh_Rss32
  M2_vradduh_Rtt32
  A2_vsubub_Rdd32
  A2_vsubub_Rtt32
  A2_vsubub_Rss32
  A2_vsububs_Rdd32
  A2_vsububs_Rtt32
  A2_vsububs_Rss32
  A2_vsubh_Rdd32
  A2_vsubh_Rtt32
  A2_vsubh_Rss32
  A2_vsubhs_Rdd32
  A2_vsubhs_Rtt32
  A2_vsubhs_Rss32
  A2_vsubuhs_Rdd32
  A2_vsubuhs_Rtt32
  A2_vsubuhs_Rss32
  A2_vsubw_Rdd32
  A2_vsubw_Rtt32
  A2_vsubw_Rss32
  A2_vsubws_Rdd32
  A2_vsubws_Rtt32
  A2_vsubws_Rss32
  A2_vabsh_Rdd32
  A2_vabsh_Rss32
  A2_vabshsat_Rdd32
  A2_vabshsat_Rss32
  A2_vabsw_Rdd32
  A2_vabsw_Rss32
  A2_vabswsat_Rdd32
  A2_vabswsat_Rss32
  M2_vabsdiffw_Rdd32
  M2_vabsdiffw_Rtt32
  M2_vabsdiffw_Rss32
  M2_vabsdiffh_Rdd32
  M2_vabsdiffh_Rtt32
  M2_vabsdiffh_Rss32
  M6_vabsdiffb_Rdd32
  M6_vabsdiffb_Rtt32
  M6_vabsdiffb_Rss32
  M6_vabsdiffub_Rdd32
  M6_vabsdiffub_Rtt32
  M6_vabsdiffub_Rss32
  A2_vrsadub_Rdd32
  A2_vrsadub_Rss32
  A2_vrsadub_Rtt32
  A2_vrsadub_acc_Rxx32
  A2_vrsadub_acc_Rss32
  A2_vrsadub_acc_Rtt32
  A2_vavgub_Rdd32
  A2_vavgub_Rss32
  A2_vavgub_Rtt32
  A2_vavguh_Rdd32
  A2_vavguh_Rss32
  A2_vavguh_Rtt32
  A2_vavgh_Rdd32
  A2_vavgh_Rss32
  A2_vavgh_Rtt32
  A2_vnavgh_Rdd32
  A2_vnavgh_Rtt32
  A2_vnavgh_Rss32
  A2_vavgw_Rdd32
  A2_vavgw_Rss32
  A2_vavgw_Rtt32
  A2_vnavgw_Rdd32
  A2_vnavgw_Rtt32
  A2_vnavgw_Rss32
  A2_vavgwr_Rdd32
  A2_vavgwr_Rss32
  A2_vavgwr_Rtt32
  A2_vnavgwr_Rdd32
  A2_vnavgwr_Rtt32
  A2_vnavgwr_Rss32
  A2_vavgwcr_Rdd32
  A2_vavgwcr_Rss32
  A2_vavgwcr_Rtt32
  A2_vnavgwcr_Rdd32
  A2_vnavgwcr_Rtt32
  A2_vnavgwcr_Rss32
  A2_vavghcr_Rdd32
  A2_vavghcr_Rss32
  A2_vavghcr_Rtt32
  A2_vnavghcr_Rdd32
  A2_vnavghcr_Rtt32
  A2_vnavghcr_Rss32
  A2_vavguw_Rdd32
  A2_vavguw_Rss32
  A2_vavguw_Rtt32
  A2_vavguwr_Rdd32
  A2_vavguwr_Rss32
  A2_vavguwr_Rtt32
  A2_vavgubr_Rdd32
  A2_vavgubr_Rss32
  A2_vavgubr_Rtt32
  A2_vavguhr_Rdd32
  A2_vavguhr_Rss32
  A2_vavguhr_Rtt32
  A2_vavghr_Rdd32
  A2_vavghr_Rss32
  A2_vavghr_Rtt32
  A2_vnavghr_Rdd32
  A2_vnavghr_Rtt32
  A2_vnavghr_Rss32
  A7_croundd_ri_Rdd32
  A7_croundd_ri_Rss32
  A7_croundd_rr_Rdd32
  A7_croundd_rr_Rss32
  A7_vclip_Rdd32
  A7_vclip_Rss32
  A4_vrminh_Rxx32
  A4_vrminh_Rss32
  A4_vrmaxh_Rxx32
  A4_vrmaxh_Rss32
  A4_vrminuh_Rxx32
  A4_vrminuh_Rss32
  A4_vrmaxuh_Rxx32
  A4_vrmaxuh_Rss32
  A4_vrminw_Rxx32
  A4_vrminw_Rss32
  A4_vrmaxw_Rxx32
  A4_vrmaxw_Rss32
  A4_vrminuw_Rxx32
  A4_vrminuw_Rss32
  A4_vrmaxuw_Rxx32
  A4_vrmaxuw_Rss32
  A2_vminb_Rdd32
  A2_vminb_Rtt32
  A2_vminb_Rss32
  A2_vmaxb_Rdd32
  A2_vmaxb_Rtt32
  A2_vmaxb_Rss32
  A2_vminub_Rdd32
  A2_vminub_Rtt32
  A2_vminub_Rss32
  A2_vmaxub_Rdd32
  A2_vmaxub_Rtt32
  A2_vmaxub_Rss32
  A2_vminh_Rdd32
  A2_vminh_Rtt32
  A2_vminh_Rss32
  A2_vmaxh_Rdd32
  A2_vmaxh_Rtt32
  A2_vmaxh_Rss32
  A2_vminuh_Rdd32
  A2_vminuh_Rtt32
  A2_vminuh_Rss32
  A2_vmaxuh_Rdd32
  A2_vmaxuh_Rtt32
  A2_vmaxuh_Rss32
  A2_vminw_Rdd32
  A2_vminw_Rtt32
  A2_vminw_Rss32
  A2_vmaxw_Rdd32
  A2_vmaxw_Rtt32
  A2_vmaxw_Rss32
  A2_vminuw_Rdd32
  A2_vminuw_Rtt32
  A2_vminuw_Rss32
  A2_vmaxuw_Rdd32
  A2_vmaxuw_Rtt32
  A2_vmaxuw_Rss32
  A5_ACS_Rxx32
  A5_ACS_Rss32
  A5_ACS_Rtt32
  A6_vminub_RdP_Rdd32
  A6_vminub_RdP_Rtt32
  A6_vminub_RdP_Rss32
  F2_dfadd_Rdd32
  F2_dfadd_Rss32
  F2_dfadd_Rtt32
  F2_dfsub_Rdd32
  F2_dfsub_Rss32
  F2_dfsub_Rtt32
  F2_dfmax_Rdd32
  F2_dfmax_Rss32
  F2_dfmax_Rtt32
  F2_dfmin_Rdd32
  F2_dfmin_Rss32
  F2_dfmin_Rtt32
  F2_dfmpyfix_Rdd32
  F2_dfmpyfix_Rss32
  F2_dfmpyfix_Rtt32
  F2_dfmpyll_Rdd32
  F2_dfmpyll_Rss32
  F2_dfmpyll_Rtt32
  F2_dfmpylh_Rxx32
  F2_dfmpylh_Rss32
  F2_dfmpylh_Rtt32
  F2_dfmpyhh_Rxx32
  F2_dfmpyhh_Rss32
  F2_dfmpyhh_Rtt32
  F2_dfcmpeq_Rss32
  F2_dfcmpeq_Rtt32
  F2_dfcmpgt_Rss32
  F2_dfcmpgt_Rtt32
  F2_dfcmpge_Rss32
  F2_dfcmpge_Rtt32
  F2_dfcmpuo_Rss32
  F2_dfcmpuo_Rtt32
  F2_dfclass_Rss32
  F2_dfimm_p_Rdd32
  F2_dfimm_n_Rdd32
  F2_conv_sf2df_Rdd32
  F2_conv_df2sf_Rss32
  F2_conv_uw2df_Rdd32
  F2_conv_w2df_Rdd32
  F2_conv_ud2sf_Rss32
  F2_conv_ud2df_Rdd32
  F2_conv_ud2df_Rss32
  F2_conv_d2sf_Rss32
  F2_conv_d2df_Rdd32
  F2_conv_d2df_Rss32
  F2_conv_sf2ud_Rdd32
  F2_conv_sf2d_Rdd32
  F2_conv_df2uw_Rss32
  F2_conv_df2w_Rss32
  F2_conv_df2ud_Rdd32
  F2_conv_df2ud_Rss32
  F2_conv_df2d_Rdd32
  F2_conv_df2d_Rss32
  F2_conv_sf2ud_chop_Rdd32
  F2_conv_sf2d_chop_Rdd32
  F2_conv_df2uw_chop_Rss32
  F2_conv_df2w_chop_Rss32
  F2_conv_df2ud_chop_Rdd32
  F2_conv_df2ud_chop_Rss32
  F2_conv_df2d_chop_Rdd32
  F2_conv_df2d_chop_Rss32
  S2_asr_r_p_Rdd32
  S2_asr_r_p_Rss32
  S2_asl_r_p_Rdd32
  S2_asl_r_p_Rss32
  S2_lsr_r_p_Rdd32
  S2_lsr_r_p_Rss32
  S2_lsl_r_p_Rdd32
  S2_lsl_r_p_Rss32
  S2_asr_r_p_acc_Rxx32
  S2_asr_r_p_acc_Rss32
  S2_asl_r_p_acc_Rxx32
  S2_asl_r_p_acc_Rss32
  S2_lsr_r_p_acc_Rxx32
  S2_lsr_r_p_acc_Rss32
  S2_lsl_r_p_acc_Rxx32
  S2_lsl_r_p_acc_Rss32
  S2_asr_r_p_nac_Rxx32
  S2_asr_r_p_nac_Rss32
  S2_asl_r_p_nac_Rxx32
  S2_asl_r_p_nac_Rss32
  S2_lsr_r_p_nac_Rxx32
  S2_lsr_r_p_nac_Rss32
  S2_lsl_r_p_nac_Rxx32
  S2_lsl_r_p_nac_Rss32
  S2_asr_r_p_and_Rxx32
  S2_asr_r_p_and_Rss32
  S2_asl_r_p_and_Rxx32
  S2_asl_r_p_and_Rss32
  S2_lsr_r_p_and_Rxx32
  S2_lsr_r_p_and_Rss32
  S2_lsl_r_p_and_Rxx32
  S2_lsl_r_p_and_Rss32
  S2_asr_r_p_or_Rxx32
  S2_asr_r_p_or_Rss32
  S2_asl_r_p_or_Rxx32
  S2_asl_r_p_or_Rss32
  S2_lsr_r_p_or_Rxx32
  S2_lsr_r_p_or_Rss32
  S2_lsl_r_p_or_Rxx32
  S2_lsl_r_p_or_Rss32
  S2_asr_r_p_xor_Rxx32
  S2_asr_r_p_xor_Rss32
  S2_asl_r_p_xor_Rxx32
  S2_asl_r_p_xor_Rss32
  S2_lsr_r_p_xor_Rxx32
  S2_lsr_r_p_xor_Rss32
  S2_lsl_r_p_xor_Rxx32
  S2_lsl_r_p_xor_Rss32
  S2_asr_i_p_Rdd32
  S2_asr_i_p_Rss32
  S2_lsr_i_p_Rdd32
  S2_lsr_i_p_Rss32
  S2_asl_i_p_Rdd32
  S2_asl_i_p_Rss32
  S6_rol_i_p_Rdd32
  S6_rol_i_p_Rss32
  S2_asr_i_p_acc_Rxx32
  S2_asr_i_p_acc_Rss32
  S2_lsr_i_p_acc_Rxx32
  S2_lsr_i_p_acc_Rss32
  S2_asl_i_p_acc_Rxx32
  S2_asl_i_p_acc_Rss32
  S6_rol_i_p_acc_Rxx32
  S6_rol_i_p_acc_Rss32
  S2_asr_i_p_nac_Rxx32
  S2_asr_i_p_nac_Rss32
  S2_lsr_i_p_nac_Rxx32
  S2_lsr_i_p_nac_Rss32
  S2_asl_i_p_nac_Rxx32
  S2_asl_i_p_nac_Rss32
  S6_rol_i_p_nac_Rxx32
  S6_rol_i_p_nac_Rss32
  S2_lsr_i_p_xacc_Rxx32
  S2_lsr_i_p_xacc_Rss32
  S2_asl_i_p_xacc_Rxx32
  S2_asl_i_p_xacc_Rss32
  S6_rol_i_p_xacc_Rxx32
  S6_rol_i_p_xacc_Rss32
  S2_asr_i_p_and_Rxx32
  S2_asr_i_p_and_Rss32
  S2_lsr_i_p_and_Rxx32
  S2_lsr_i_p_and_Rss32
  S2_asl_i_p_and_Rxx32
  S2_asl_i_p_and_Rss32
  S6_rol_i_p_and_Rxx32
  S6_rol_i_p_and_Rss32
  S2_asr_i_p_or_Rxx32
  S2_asr_i_p_or_Rss32
  S2_lsr_i_p_or_Rxx32
  S2_lsr_i_p_or_Rss32
  S2_asl_i_p_or_Rxx32
  S2_asl_i_p_or_Rss32
  S6_rol_i_p_or_Rxx32
  S6_rol_i_p_or_Rss32
  S2_asr_i_p_rnd_Rdd32
  S2_asr_i_p_rnd_Rss32
  S2_valignib_Rdd32
  S2_valignib_Rtt32
  S2_valignib_Rss32
  S2_valignrb_Rdd32
  S2_valignrb_Rtt32
  S2_valignrb_Rss32
  S2_vspliceib_Rdd32
  S2_vspliceib_Rss32
  S2_vspliceib_Rtt32
  S2_vsplicerb_Rdd32
  S2_vsplicerb_Rss32
  S2_vsplicerb_Rtt32
  S2_vsplatrh_Rdd32
  S6_vsplatrbp_Rdd32
  A4_bitspliti_Rdd32
  A4_bitsplit_Rdd32
  S2_insertp_Rxx32
  S2_insertp_Rss32
  S4_extractp_Rdd32
  S4_extractp_Rss32
  S2_extractup_Rdd32
  S2_extractup_Rss32
  S2_insert_rp_Rtt32
  S4_extract_rp_Rtt32
  S2_extractu_rp_Rtt32
  S2_insertp_rp_Rxx32
  S2_insertp_rp_Rss32
  S2_insertp_rp_Rtt32
  S4_extractp_rp_Rdd32
  S4_extractp_rp_Rss32
  S4_extractp_rp_Rtt32
  S2_extractup_rp_Rdd32
  S2_extractup_rp_Rss32
  S2_extractup_rp_Rtt32
  S2_asr_i_vh_Rdd32
  S2_asr_i_vh_Rss32
  S2_lsr_i_vh_Rdd32
  S2_lsr_i_vh_Rss32
  S2_asl_i_vh_Rdd32
  S2_asl_i_vh_Rss32
  S2_asr_r_vh_Rdd32
  S2_asr_r_vh_Rss32
  S5_asrhub_rnd_sat_Rss32
  S5_asrhub_sat_Rss32
  S5_vasrhrnd_Rdd32
  S5_vasrhrnd_Rss32
  S2_asl_r_vh_Rdd32
  S2_asl_r_vh_Rss32
  S2_lsr_r_vh_Rdd32
  S2_lsr_r_vh_Rss32
  S2_lsl_r_vh_Rdd32
  S2_lsl_r_vh_Rss32
  S2_asr_i_vw_Rdd32
  S2_asr_i_vw_Rss32
  S2_asr_i_svw_trun_Rss32
  S2_asr_r_svw_trun_Rss32
  S2_lsr_i_vw_Rdd32
  S2_lsr_i_vw_Rss32
  S2_asl_i_vw_Rdd32
  S2_asl_i_vw_Rss32
  S2_asr_r_vw_Rdd32
  S2_asr_r_vw_Rss32
  S2_asl_r_vw_Rdd32
  S2_asl_r_vw_Rss32
  S2_lsr_r_vw_Rdd32
  S2_lsr_r_vw_Rss32
  S2_lsl_r_vw_Rdd32
  S2_lsl_r_vw_Rss32
  S2_vrndpackwh_Rss32
  S2_vrndpackwhs_Rss32
  S2_vsxtbh_Rdd32
  S2_vzxtbh_Rdd32
  S2_vsathub_Rss32
  S2_vsathb_Rss32
  S2_vtrunohb_Rss32
  S2_vtrunewh_Rdd32
  S2_vtrunewh_Rss32
  S2_vtrunewh_Rtt32
  S2_vtrunowh_Rdd32
  S2_vtrunowh_Rss32
  S2_vtrunowh_Rtt32
  S2_vtrunehb_Rss32
  S6_vtrunehb_ppp_Rdd32
  S6_vtrunehb_ppp_Rss32
  S6_vtrunehb_ppp_Rtt32
  S6_vtrunohb_ppp_Rdd32
  S6_vtrunohb_ppp_Rss32
  S6_vtrunohb_ppp_Rtt32
  S2_vsxthw_Rdd32
  S2_vzxthw_Rdd32
  S2_vsatwh_Rss32
  S2_vsatwuh_Rss32
  S2_packhl_Rdd32
  S2_vsathub_nopack_Rdd32
  S2_vsathub_nopack_Rss32
  S2_vsathb_nopack_Rdd32
  S2_vsathb_nopack_Rss32
  S2_vsatwh_nopack_Rdd32
  S2_vsatwh_nopack_Rss32
  S2_vsatwuh_nopack_Rdd32
  S2_vsatwuh_nopack_Rss32
  S2_shuffob_Rdd32
  S2_shuffob_Rtt32
  S2_shuffob_Rss32
  S2_shuffeb_Rdd32
  S2_shuffeb_Rss32
  S2_shuffeb_Rtt32
  S2_shuffoh_Rdd32
  S2_shuffoh_Rtt32
  S2_shuffoh_Rss32
  S2_shuffeh_Rdd32
  S2_shuffeh_Rss32
  S2_shuffeh_Rtt32
  S5_popcountp_Rss32
  S2_parityp_Rss32
  S2_parityp_Rtt32
  S2_lfsp_Rdd32
  S2_lfsp_Rss32
  S2_lfsp_Rtt32
  S4_clbpnorm_Rss32
  S4_clbpaddi_Rss32
  S2_cabacdecbin_Rdd32
  S2_cabacdecbin_Rss32
  S2_cabacdecbin_Rtt32
  S2_clbp_Rss32
  S2_cl0p_Rss32
  S2_cl1p_Rss32
  S2_brevp_Rdd32
  S2_brevp_Rss32
  S2_ct0p_Rss32
  S2_ct1p_Rss32
  S2_interleave_Rdd32
  S2_interleave_Rss32
  S2_deinterleave_Rdd32
  S2_deinterleave_Rss32
  Y2_tlbw_Rss32
  Y5_ctlbw_Rss32
  Y5_tlboc_Rss32
  Y2_tlbr_Rdd32
  Y4_crswap10_Rxx32
  Y4_tfrscpp_Rdd32
  Y4_tfrspcp_Rss32
  G4_tfrgcpp_Rdd32
  G4_tfrgpcp_Rss32
  Y6_diag0_Rss32
  Y6_diag0_Rtt32
  Y6_diag1_Rss32
  Y6_diag1_Rtt32
  Y5_l2fetch_Rtt32
  Y6_l2gcleanpa_Rtt32
  Y6_l2gcleaninvpa_Rtt32
] [
  R1R0   _ R3R2   _ R5R4   _ R7R6   _
  R9R8   _ R11R10 _ R13R12 _ R15R14 _
  R17R16 _ R19R18 _ R21R20 _ R23R22 _
  R25R24 _ R27R26 _ R29R28 _ R31R30 _
];

attach variables [
  J4_cmpeqi_tp0_jump_nt_Rs16
  J4_cmpeqi_fp0_jump_nt_Rs16
  J4_cmpeqi_tp0_jump_t_Rs16
  J4_cmpeqi_fp0_jump_t_Rs16
  J4_cmpeqi_tp1_jump_nt_Rs16
  J4_cmpeqi_fp1_jump_nt_Rs16
  J4_cmpeqi_tp1_jump_t_Rs16
  J4_cmpeqi_fp1_jump_t_Rs16
  J4_cmpgti_tp0_jump_nt_Rs16
  J4_cmpgti_fp0_jump_nt_Rs16
  J4_cmpgti_tp0_jump_t_Rs16
  J4_cmpgti_fp0_jump_t_Rs16
  J4_cmpgti_tp1_jump_nt_Rs16
  J4_cmpgti_fp1_jump_nt_Rs16
  J4_cmpgti_tp1_jump_t_Rs16
  J4_cmpgti_fp1_jump_t_Rs16
  J4_cmpgtui_tp0_jump_nt_Rs16
  J4_cmpgtui_fp0_jump_nt_Rs16
  J4_cmpgtui_tp0_jump_t_Rs16
  J4_cmpgtui_fp0_jump_t_Rs16
  J4_cmpgtui_tp1_jump_nt_Rs16
  J4_cmpgtui_fp1_jump_nt_Rs16
  J4_cmpgtui_tp1_jump_t_Rs16
  J4_cmpgtui_fp1_jump_t_Rs16
  J4_cmpeqn1_tp0_jump_nt_Rs16
  J4_cmpeqn1_fp0_jump_nt_Rs16
  J4_cmpeqn1_tp0_jump_t_Rs16
  J4_cmpeqn1_fp0_jump_t_Rs16
  J4_cmpeqn1_tp1_jump_nt_Rs16
  J4_cmpeqn1_fp1_jump_nt_Rs16
  J4_cmpeqn1_tp1_jump_t_Rs16
  J4_cmpeqn1_fp1_jump_t_Rs16
  J4_cmpgtn1_tp0_jump_nt_Rs16
  J4_cmpgtn1_fp0_jump_nt_Rs16
  J4_cmpgtn1_tp0_jump_t_Rs16
  J4_cmpgtn1_fp0_jump_t_Rs16
  J4_cmpgtn1_tp1_jump_nt_Rs16
  J4_cmpgtn1_fp1_jump_nt_Rs16
  J4_cmpgtn1_tp1_jump_t_Rs16
  J4_cmpgtn1_fp1_jump_t_Rs16
  J4_tstbit0_tp0_jump_nt_Rs16
  J4_tstbit0_fp0_jump_nt_Rs16
  J4_tstbit0_tp0_jump_t_Rs16
  J4_tstbit0_fp0_jump_t_Rs16
  J4_tstbit0_tp1_jump_nt_Rs16
  J4_tstbit0_fp1_jump_nt_Rs16
  J4_tstbit0_tp1_jump_t_Rs16
  J4_tstbit0_fp1_jump_t_Rs16
  J4_cmpeq_tp0_jump_nt_Rs16
  J4_cmpeq_tp0_jump_nt_Rt16
  J4_cmpeq_fp0_jump_nt_Rs16
  J4_cmpeq_fp0_jump_nt_Rt16
  J4_cmpeq_tp0_jump_t_Rs16
  J4_cmpeq_tp0_jump_t_Rt16
  J4_cmpeq_fp0_jump_t_Rs16
  J4_cmpeq_fp0_jump_t_Rt16
  J4_cmpeq_tp1_jump_nt_Rs16
  J4_cmpeq_tp1_jump_nt_Rt16
  J4_cmpeq_fp1_jump_nt_Rs16
  J4_cmpeq_fp1_jump_nt_Rt16
  J4_cmpeq_tp1_jump_t_Rs16
  J4_cmpeq_tp1_jump_t_Rt16
  J4_cmpeq_fp1_jump_t_Rs16
  J4_cmpeq_fp1_jump_t_Rt16
  J4_cmpgt_tp0_jump_nt_Rs16
  J4_cmpgt_tp0_jump_nt_Rt16
  J4_cmpgt_fp0_jump_nt_Rs16
  J4_cmpgt_fp0_jump_nt_Rt16
  J4_cmpgt_tp0_jump_t_Rs16
  J4_cmpgt_tp0_jump_t_Rt16
  J4_cmpgt_fp0_jump_t_Rs16
  J4_cmpgt_fp0_jump_t_Rt16
  J4_cmpgt_tp1_jump_nt_Rs16
  J4_cmpgt_tp1_jump_nt_Rt16
  J4_cmpgt_fp1_jump_nt_Rs16
  J4_cmpgt_fp1_jump_nt_Rt16
  J4_cmpgt_tp1_jump_t_Rs16
  J4_cmpgt_tp1_jump_t_Rt16
  J4_cmpgt_fp1_jump_t_Rs16
  J4_cmpgt_fp1_jump_t_Rt16
  J4_cmpgtu_tp0_jump_nt_Rs16
  J4_cmpgtu_tp0_jump_nt_Rt16
  J4_cmpgtu_fp0_jump_nt_Rs16
  J4_cmpgtu_fp0_jump_nt_Rt16
  J4_cmpgtu_tp0_jump_t_Rs16
  J4_cmpgtu_tp0_jump_t_Rt16
  J4_cmpgtu_fp0_jump_t_Rs16
  J4_cmpgtu_fp0_jump_t_Rt16
  J4_cmpgtu_tp1_jump_nt_Rs16
  J4_cmpgtu_tp1_jump_nt_Rt16
  J4_cmpgtu_fp1_jump_nt_Rs16
  J4_cmpgtu_fp1_jump_nt_Rt16
  J4_cmpgtu_tp1_jump_t_Rs16
  J4_cmpgtu_tp1_jump_t_Rt16
  J4_cmpgtu_fp1_jump_t_Rs16
  J4_cmpgtu_fp1_jump_t_Rt16
  J4_jumpseti_Rd16
  J4_jumpsetr_Rd16
  J4_jumpsetr_Rs16
  SA1_addi_Rx16
  SA1_tfr_Rd16
  SA1_tfr_Rs16
  SA1_seti_Rd16
  SA1_setin1_Rd16
  SA1_clrtnew_Rd16
  SA1_clrfnew_Rd16
  SA1_clrt_Rd16
  SA1_clrf_Rd16
  SA1_addsp_Rd16
  SA1_inc_Rd16
  SA1_inc_Rs16
  SA1_dec_Rd16
  SA1_dec_Rs16
  SA1_addrx_Rx16
  SA1_addrx_Rs16
  SA1_zxtb_Rd16
  SA1_zxtb_Rs16
  SA1_and1_Rd16
  SA1_and1_Rs16
  SA1_sxtb_Rd16
  SA1_sxtb_Rs16
  SA1_zxth_Rd16
  SA1_zxth_Rs16
  SA1_sxth_Rd16
  SA1_sxth_Rs16
  SA1_combinezr_Rs16
  SA1_combinerz_Rs16
  SA1_cmpeqi_Rs16
  SL1_loadri_io_Rd16
  SL1_loadri_io_Rs16
  SL1_loadrub_io_Rd16
  SL1_loadrub_io_Rs16
  SL2_loadrh_io_Rd16
  SL2_loadrh_io_Rs16
  SL2_loadruh_io_Rd16
  SL2_loadruh_io_Rs16
  SL2_loadrb_io_Rd16
  SL2_loadrb_io_Rs16
  SL2_loadri_sp_Rd16
  SS1_storew_io_Rs16
  SS1_storew_io_Rt16
  SS1_storeb_io_Rs16
  SS1_storeb_io_Rt16
  SS2_storeh_io_Rs16
  SS2_storeh_io_Rt16
  SS2_storew_sp_Rt16
  SS2_storewi0_Rs16
  SS2_storebi0_Rs16
  SS2_storewi1_Rs16
  SS2_storebi1_Rs16
] [
  R0  R1  R2  R3  R4  R5  R6  R7
  R16 R17 R18 R19 R20 R21 R22 R23
];

attach variables [
  SA1_combinezr_Rdd8
  SA1_combinerz_Rdd8
  SA1_combine0i_Rdd8
  SA1_combine1i_Rdd8
  SA1_combine2i_Rdd8
  SA1_combine3i_Rdd8
  SL2_loadrd_sp_Rdd8
  SS2_stored_sp_Rtt8
] [
  R1R0    R3R2    R5R4    R7R6  
  R17R16  R19R18  R21R20  R23R22
];

attach variables [
  A2_tfrcrr_Cs32
  A2_tfrrcr_Cd32
] [
  C0  C1  C2  C3  C4  C5  C6  C7
  C8  C9  C10 C11 C12 C13 C14 C15
  C16 C17 C18 C19 C20 C21 C22 C23
  C24 C25 C26 C27 C28 C29 C30 C31
];

attach variables [
  A4_tfrcpp_Css32
  A4_tfrpcp_Cdd32
] [
  C1C0   _ C3C2   _ C5C4   _ C7C6   _
  C9C8   _ C11C10 _ C13C12 _ C15C14 _
  C17C16 _ C19C18 _ C21C20 _ C23C22 _
  C25C24 _ C27C26 _ C29C28 _ C31C30 _
];

attach variables [
  J2_jumpt_Pu4
  J2_jumpf_Pu4
  J2_jumptpt_Pu4
  J2_jumpfpt_Pu4
  J2_jumprt_Pu4
  J2_jumprf_Pu4
  J2_jumprtpt_Pu4
  J2_jumprfpt_Pu4
  J2_jumptnew_Pu4
  J2_jumpfnew_Pu4
  J2_jumptnewpt_Pu4
  J2_jumpfnewpt_Pu4
  J2_jumprtnew_Pu4
  J2_jumprfnew_Pu4
  J2_jumprtnewpt_Pu4
  J2_jumprfnewpt_Pu4
  J2_callt_Pu4
  J2_callf_Pu4
  J2_callrt_Pu4
  J2_callrf_Pu4
  L4_return_t_Pv4
  L4_return_f_Pv4
  L4_return_tnew_pt_Pv4
  L4_return_fnew_pt_Pv4
  L4_return_tnew_pnt_Pv4
  L4_return_fnew_pnt_Pv4
  S2_storew_locked_Pd4
  S4_stored_locked_Pd4
  L2_ploadrubt_io_Pt4
  L2_ploadrubt_pi_Pt4
  L2_ploadrubf_io_Pt4
  L2_ploadrubf_pi_Pt4
  L2_ploadrubtnew_io_Pt4
  L2_ploadrubfnew_io_Pt4
  L4_ploadrubt_rr_Pv4
  L4_ploadrubf_rr_Pv4
  L4_ploadrubtnew_rr_Pv4
  L4_ploadrubfnew_rr_Pv4
  L2_ploadrubtnew_pi_Pt4
  L2_ploadrubfnew_pi_Pt4
  L4_ploadrubt_abs_Pt4
  L4_ploadrubf_abs_Pt4
  L4_ploadrubtnew_abs_Pt4
  L4_ploadrubfnew_abs_Pt4
  L2_ploadrbt_io_Pt4
  L2_ploadrbt_pi_Pt4
  L2_ploadrbf_io_Pt4
  L2_ploadrbf_pi_Pt4
  L2_ploadrbtnew_io_Pt4
  L2_ploadrbfnew_io_Pt4
  L4_ploadrbt_rr_Pv4
  L4_ploadrbf_rr_Pv4
  L4_ploadrbtnew_rr_Pv4
  L4_ploadrbfnew_rr_Pv4
  L2_ploadrbtnew_pi_Pt4
  L2_ploadrbfnew_pi_Pt4
  L4_ploadrbt_abs_Pt4
  L4_ploadrbf_abs_Pt4
  L4_ploadrbtnew_abs_Pt4
  L4_ploadrbfnew_abs_Pt4
  L2_ploadruht_io_Pt4
  L2_ploadruht_pi_Pt4
  L2_ploadruhf_io_Pt4
  L2_ploadruhf_pi_Pt4
  L2_ploadruhtnew_io_Pt4
  L2_ploadruhfnew_io_Pt4
  L4_ploadruht_rr_Pv4
  L4_ploadruhf_rr_Pv4
  L4_ploadruhtnew_rr_Pv4
  L4_ploadruhfnew_rr_Pv4
  L2_ploadruhtnew_pi_Pt4
  L2_ploadruhfnew_pi_Pt4
  L4_ploadruht_abs_Pt4
  L4_ploadruhf_abs_Pt4
  L4_ploadruhtnew_abs_Pt4
  L4_ploadruhfnew_abs_Pt4
  L2_ploadrht_io_Pt4
  L2_ploadrht_pi_Pt4
  L2_ploadrhf_io_Pt4
  L2_ploadrhf_pi_Pt4
  L2_ploadrhtnew_io_Pt4
  L2_ploadrhfnew_io_Pt4
  L4_ploadrht_rr_Pv4
  L4_ploadrhf_rr_Pv4
  L4_ploadrhtnew_rr_Pv4
  L4_ploadrhfnew_rr_Pv4
  L2_ploadrhtnew_pi_Pt4
  L2_ploadrhfnew_pi_Pt4
  L4_ploadrht_abs_Pt4
  L4_ploadrhf_abs_Pt4
  L4_ploadrhtnew_abs_Pt4
  L4_ploadrhfnew_abs_Pt4
  L2_ploadrit_io_Pt4
  L2_ploadrit_pi_Pt4
  L2_ploadrif_io_Pt4
  L2_ploadrif_pi_Pt4
  L2_ploadritnew_io_Pt4
  L2_ploadrifnew_io_Pt4
  L4_ploadrit_rr_Pv4
  L4_ploadrif_rr_Pv4
  L4_ploadritnew_rr_Pv4
  L4_ploadrifnew_rr_Pv4
  L2_ploadritnew_pi_Pt4
  L2_ploadrifnew_pi_Pt4
  L4_ploadrit_abs_Pt4
  L4_ploadrif_abs_Pt4
  L4_ploadritnew_abs_Pt4
  L4_ploadrifnew_abs_Pt4
  L2_ploadrdt_io_Pt4
  L2_ploadrdt_pi_Pt4
  L2_ploadrdf_io_Pt4
  L2_ploadrdf_pi_Pt4
  L2_ploadrdtnew_io_Pt4
  L2_ploadrdfnew_io_Pt4
  L4_ploadrdt_rr_Pv4
  L4_ploadrdf_rr_Pv4
  L4_ploadrdtnew_rr_Pv4
  L4_ploadrdfnew_rr_Pv4
  L2_ploadrdtnew_pi_Pt4
  L2_ploadrdfnew_pi_Pt4
  L4_ploadrdt_abs_Pt4
  L4_ploadrdf_abs_Pt4
  L4_ploadrdtnew_abs_Pt4
  L4_ploadrdfnew_abs_Pt4
  S2_pstorerbt_io_Pv4
  S2_pstorerbt_pi_Pv4
  S2_pstorerbf_io_Pv4
  S2_pstorerbf_pi_Pv4
  S4_pstorerbt_rr_Pv4
  S4_pstorerbf_rr_Pv4
  S4_pstorerbtnew_io_Pv4
  S4_pstorerbfnew_io_Pv4
  S4_pstorerbtnew_rr_Pv4
  S4_pstorerbfnew_rr_Pv4
  S2_pstorerbtnew_pi_Pv4
  S2_pstorerbfnew_pi_Pv4
  S4_pstorerbt_abs_Pv4
  S4_pstorerbf_abs_Pv4
  S4_pstorerbtnew_abs_Pv4
  S4_pstorerbfnew_abs_Pv4
  S2_pstorerht_io_Pv4
  S2_pstorerht_pi_Pv4
  S2_pstorerhf_io_Pv4
  S2_pstorerhf_pi_Pv4
  S4_pstorerht_rr_Pv4
  S4_pstorerhf_rr_Pv4
  S4_pstorerhtnew_io_Pv4
  S4_pstorerhfnew_io_Pv4
  S4_pstorerhtnew_rr_Pv4
  S4_pstorerhfnew_rr_Pv4
  S2_pstorerhtnew_pi_Pv4
  S2_pstorerhfnew_pi_Pv4
  S4_pstorerht_abs_Pv4
  S4_pstorerhf_abs_Pv4
  S4_pstorerhtnew_abs_Pv4
  S4_pstorerhfnew_abs_Pv4
  S2_pstorerft_io_Pv4
  S2_pstorerft_pi_Pv4
  S2_pstorerff_io_Pv4
  S2_pstorerff_pi_Pv4
  S4_pstorerft_rr_Pv4
  S4_pstorerff_rr_Pv4
  S4_pstorerftnew_io_Pv4
  S4_pstorerffnew_io_Pv4
  S4_pstorerftnew_rr_Pv4
  S4_pstorerffnew_rr_Pv4
  S2_pstorerftnew_pi_Pv4
  S2_pstorerffnew_pi_Pv4
  S4_pstorerft_abs_Pv4
  S4_pstorerff_abs_Pv4
  S4_pstorerftnew_abs_Pv4
  S4_pstorerffnew_abs_Pv4
  S2_pstorerit_io_Pv4
  S2_pstorerit_pi_Pv4
  S2_pstorerif_io_Pv4
  S2_pstorerif_pi_Pv4
  S4_pstorerit_rr_Pv4
  S4_pstorerif_rr_Pv4
  S4_pstoreritnew_io_Pv4
  S4_pstorerifnew_io_Pv4
  S4_pstoreritnew_rr_Pv4
  S4_pstorerifnew_rr_Pv4
  S2_pstoreritnew_pi_Pv4
  S2_pstorerifnew_pi_Pv4
  S4_pstorerit_abs_Pv4
  S4_pstorerif_abs_Pv4
  S4_pstoreritnew_abs_Pv4
  S4_pstorerifnew_abs_Pv4
  S2_pstorerdt_io_Pv4
  S2_pstorerdt_pi_Pv4
  S2_pstorerdf_io_Pv4
  S2_pstorerdf_pi_Pv4
  S4_pstorerdt_rr_Pv4
  S4_pstorerdf_rr_Pv4
  S4_pstorerdtnew_io_Pv4
  S4_pstorerdfnew_io_Pv4
  S4_pstorerdtnew_rr_Pv4
  S4_pstorerdfnew_rr_Pv4
  S2_pstorerdtnew_pi_Pv4
  S2_pstorerdfnew_pi_Pv4
  S4_pstorerdt_abs_Pv4
  S4_pstorerdf_abs_Pv4
  S4_pstorerdtnew_abs_Pv4
  S4_pstorerdfnew_abs_Pv4
  S2_pstorerinewt_io_Pv4
  S2_pstorerinewt_pi_Pv4
  S2_pstorerinewf_io_Pv4
  S2_pstorerinewf_pi_Pv4
  S4_pstorerinewt_rr_Pv4
  S4_pstorerinewf_rr_Pv4
  S4_pstorerinewtnew_io_Pv4
  S4_pstorerinewfnew_io_Pv4
  S4_pstorerinewtnew_rr_Pv4
  S4_pstorerinewfnew_rr_Pv4
  S2_pstorerinewtnew_pi_Pv4
  S2_pstorerinewfnew_pi_Pv4
  S4_pstorerinewt_abs_Pv4
  S4_pstorerinewf_abs_Pv4
  S4_pstorerinewtnew_abs_Pv4
  S4_pstorerinewfnew_abs_Pv4
  S2_pstorerbnewt_io_Pv4
  S2_pstorerbnewt_pi_Pv4
  S2_pstorerbnewf_io_Pv4
  S2_pstorerbnewf_pi_Pv4
  S4_pstorerbnewt_rr_Pv4
  S4_pstorerbnewf_rr_Pv4
  S4_pstorerbnewtnew_io_Pv4
  S4_pstorerbnewfnew_io_Pv4
  S4_pstorerbnewtnew_rr_Pv4
  S4_pstorerbnewfnew_rr_Pv4
  S2_pstorerbnewtnew_pi_Pv4
  S2_pstorerbnewfnew_pi_Pv4
  S4_pstorerbnewt_abs_Pv4
  S4_pstorerbnewf_abs_Pv4
  S4_pstorerbnewtnew_abs_Pv4
  S4_pstorerbnewfnew_abs_Pv4
  S2_pstorerhnewt_io_Pv4
  S2_pstorerhnewt_pi_Pv4
  S2_pstorerhnewf_io_Pv4
  S2_pstorerhnewf_pi_Pv4
  S4_pstorerhnewt_rr_Pv4
  S4_pstorerhnewf_rr_Pv4
  S4_pstorerhnewtnew_io_Pv4
  S4_pstorerhnewfnew_io_Pv4
  S4_pstorerhnewtnew_rr_Pv4
  S4_pstorerhnewfnew_rr_Pv4
  S2_pstorerhnewtnew_pi_Pv4
  S2_pstorerhnewfnew_pi_Pv4
  S4_pstorerhnewt_abs_Pv4
  S4_pstorerhnewf_abs_Pv4
  S4_pstorerhnewtnew_abs_Pv4
  S4_pstorerhnewfnew_abs_Pv4
  S4_storeirbt_io_Pv4
  S4_storeirbf_io_Pv4
  S4_storeirbtnew_io_Pv4
  S4_storeirbfnew_io_Pv4
  S4_storeirht_io_Pv4
  S4_storeirhf_io_Pv4
  S4_storeirhtnew_io_Pv4
  S4_storeirhfnew_io_Pv4
  S4_storeirit_io_Pv4
  S4_storeirif_io_Pv4
  S4_storeiritnew_io_Pv4
  S4_storeirifnew_io_Pv4
  C2_cmpeq_Pd4
  C2_cmpgt_Pd4
  C2_cmpgtu_Pd4
  C2_cmpeqp_Pd4
  C2_cmpgtp_Pd4
  C2_cmpgtup_Pd4
  C2_bitsset_Pd4
  C2_bitsclr_Pd4
  C4_nbitsset_Pd4
  C4_nbitsclr_Pd4
  C2_cmpeqi_Pd4
  C2_cmpgti_Pd4
  C2_cmpgtui_Pd4
  C2_bitsclri_Pd4
  C4_nbitsclri_Pd4
  C4_cmpneqi_Pd4
  C4_cmpltei_Pd4
  C4_cmplteui_Pd4
  C4_cmpneq_Pd4
  C4_cmplte_Pd4
  C4_cmplteu_Pd4
  C2_and_Pd4
  C2_and_Pt4
  C2_and_Ps4
  C2_or_Pd4
  C2_or_Pt4
  C2_or_Ps4
  C2_xor_Pd4
  C2_xor_Ps4
  C2_xor_Pt4
  C2_andn_Pd4
  C2_andn_Pt4
  C2_andn_Ps4
  C2_not_Pd4
  C2_not_Ps4
  C2_orn_Pd4
  C2_orn_Pt4
  C2_orn_Ps4
  C4_and_and_Pd4
  C4_and_and_Ps4
  C4_and_and_Pt4
  C4_and_and_Pu4
  C4_and_or_Pd4
  C4_and_or_Ps4
  C4_and_or_Pt4
  C4_and_or_Pu4
  C4_or_and_Pd4
  C4_or_and_Ps4
  C4_or_and_Pt4
  C4_or_and_Pu4
  C4_or_or_Pd4
  C4_or_or_Ps4
  C4_or_or_Pt4
  C4_or_or_Pu4
  C4_and_andn_Pd4
  C4_and_andn_Ps4
  C4_and_andn_Pt4
  C4_and_andn_Pu4
  C4_and_orn_Pd4
  C4_and_orn_Ps4
  C4_and_orn_Pt4
  C4_and_orn_Pu4
  C4_or_andn_Pd4
  C4_or_andn_Ps4
  C4_or_andn_Pt4
  C4_or_andn_Pu4
  C4_or_orn_Pd4
  C4_or_orn_Ps4
  C4_or_orn_Pt4
  C4_or_orn_Pu4
  C2_any8_Pd4
  C2_any8_Ps4
  C2_all8_Pd4
  C2_all8_Ps4
  C2_vitpack_Ps4
  C2_vitpack_Pt4
  C2_mux_Pu4
  C2_cmovenewit_Pu4
  C2_cmovenewif_Pu4
  C2_cmoveit_Pu4
  C2_cmoveif_Pu4
  C2_ccombinewnewt_Pu4
  C2_ccombinewnewf_Pu4
  C2_ccombinewt_Pu4
  C2_ccombinewf_Pu4
  C2_muxii_Pu4
  C2_muxir_Pu4
  C2_muxri_Pu4
  C2_vmux_Pu4
  C2_mask_Pt4
  A2_vcmpbeq_Pd4
  A4_vcmpbeqi_Pd4
  A4_vcmpbeq_any_Pd4
  A6_vcmpbeq_notany_Pd4
  A2_vcmpbgtu_Pd4
  A4_vcmpbgtui_Pd4
  A4_vcmpbgt_Pd4
  A4_vcmpbgti_Pd4
  A4_cmpbeq_Pd4
  A4_cmpbeqi_Pd4
  A4_cmpbgtu_Pd4
  A4_cmpbgtui_Pd4
  A4_cmpbgt_Pd4
  A4_cmpbgti_Pd4
  A2_vcmpheq_Pd4
  A2_vcmphgt_Pd4
  A2_vcmphgtu_Pd4
  A4_vcmpheqi_Pd4
  A4_vcmphgti_Pd4
  A4_vcmphgtui_Pd4
  A4_cmpheq_Pd4
  A4_cmphgt_Pd4
  A4_cmphgtu_Pd4
  A4_cmpheqi_Pd4
  A4_cmphgti_Pd4
  A4_cmphgtui_Pd4
  A2_vcmpweq_Pd4
  A2_vcmpwgt_Pd4
  A2_vcmpwgtu_Pd4
  A4_vcmpweqi_Pd4
  A4_vcmpwgti_Pd4
  A4_vcmpwgtui_Pd4
  A4_boundscheck_hi_Pd4
  A4_boundscheck_lo_Pd4
  A4_tlbmatch_Pd4
  C2_tfrpr_Ps4
  C2_tfrrp_Pd4
  C4_fastcorner9_Pd4
  C4_fastcorner9_Ps4
  C4_fastcorner9_Pt4
  C4_fastcorner9_not_Pd4
  C4_fastcorner9_not_Ps4
  C4_fastcorner9_not_Pt4
  A2_paddt_Pu4
  A2_paddf_Pu4
  A2_paddtnew_Pu4
  A2_paddfnew_Pu4
  A2_psubt_Pu4
  A2_psubf_Pu4
  A2_psubtnew_Pu4
  A2_psubfnew_Pu4
  A2_paddit_Pu4
  A2_paddif_Pu4
  A2_padditnew_Pu4
  A2_paddifnew_Pu4
  A2_pxort_Pu4
  A2_pxorf_Pu4
  A2_pxortnew_Pu4
  A2_pxorfnew_Pu4
  A2_pandt_Pu4
  A2_pandf_Pu4
  A2_pandtnew_Pu4
  A2_pandfnew_Pu4
  A2_port_Pu4
  A2_porf_Pu4
  A2_portnew_Pu4
  A2_porfnew_Pu4
  A4_psxtbt_Pu4
  A4_psxtbf_Pu4
  A4_psxtbtnew_Pu4
  A4_psxtbfnew_Pu4
  A4_pzxtbt_Pu4
  A4_pzxtbf_Pu4
  A4_pzxtbtnew_Pu4
  A4_pzxtbfnew_Pu4
  A4_psxtht_Pu4
  A4_psxthf_Pu4
  A4_psxthtnew_Pu4
  A4_psxthfnew_Pu4
  A4_pzxtht_Pu4
  A4_pzxthf_Pu4
  A4_pzxthtnew_Pu4
  A4_pzxthfnew_Pu4
  A4_paslht_Pu4
  A4_paslhf_Pu4
  A4_paslhtnew_Pu4
  A4_paslhfnew_Pu4
  A4_pasrht_Pu4
  A4_pasrhf_Pu4
  A4_pasrhtnew_Pu4
  A4_pasrhfnew_Pu4
  A4_addp_c_Px4
  A4_subp_c_Px4
  A5_ACS_Pe4
  A6_vminub_RdP_Pe4
  F2_sffma_sc_Pu4
  F2_sfcmpeq_Pd4
  F2_sfcmpgt_Pd4
  F2_sfcmpge_Pd4
  F2_sfcmpuo_Pd4
  F2_sfclass_Pd4
  F2_sfrecipa_Pe4
  F2_sfinvsqrta_Pe4
  F2_dfcmpeq_Pd4
  F2_dfcmpgt_Pd4
  F2_dfcmpge_Pd4
  F2_dfcmpuo_Pd4
  F2_dfclass_Pd4
  S2_valignrb_Pu4
  S2_vsplicerb_Pu4
  S2_tstbit_i_Pd4
  S4_ntstbit_i_Pd4
  S2_tstbit_r_Pd4
  S4_ntstbit_r_Pd4
  Y2_setimask_Pt4
  Y2_setprio_Pt4
  Y5_l2locka_Pd4
] [
  P0  P1  P2  P3
];

attach variables [
  L2_loadrub_pr_Mu2
  L2_loadrub_pbr_Mu2
  L2_loadrub_pci_Mu2
  L2_loadrub_pcr_Mu2
  L2_loadrb_pr_Mu2
  L2_loadrb_pbr_Mu2
  L2_loadrb_pci_Mu2
  L2_loadrb_pcr_Mu2
  L2_loadruh_pr_Mu2
  L2_loadruh_pbr_Mu2
  L2_loadruh_pci_Mu2
  L2_loadruh_pcr_Mu2
  L2_loadrh_pr_Mu2
  L2_loadrh_pbr_Mu2
  L2_loadrh_pci_Mu2
  L2_loadrh_pcr_Mu2
  L2_loadri_pr_Mu2
  L2_loadri_pbr_Mu2
  L2_loadri_pci_Mu2
  L2_loadri_pcr_Mu2
  L2_loadrd_pr_Mu2
  L2_loadrd_pbr_Mu2
  L2_loadrd_pci_Mu2
  L2_loadrd_pcr_Mu2
  L2_loadbzw2_pr_Mu2
  L2_loadbzw2_pbr_Mu2
  L2_loadbzw2_pci_Mu2
  L2_loadbzw2_pcr_Mu2
  L2_loadbzw4_pr_Mu2
  L2_loadbzw4_pbr_Mu2
  L2_loadbzw4_pci_Mu2
  L2_loadbzw4_pcr_Mu2
  L2_loadbsw2_pr_Mu2
  L2_loadbsw2_pbr_Mu2
  L2_loadbsw2_pci_Mu2
  L2_loadbsw2_pcr_Mu2
  L2_loadbsw4_pr_Mu2
  L2_loadbsw4_pbr_Mu2
  L2_loadbsw4_pci_Mu2
  L2_loadbsw4_pcr_Mu2
  L2_loadalignh_pr_Mu2
  L2_loadalignh_pbr_Mu2
  L2_loadalignh_pci_Mu2
  L2_loadalignh_pcr_Mu2
  L2_loadalignb_pr_Mu2
  L2_loadalignb_pbr_Mu2
  L2_loadalignb_pci_Mu2
  L2_loadalignb_pcr_Mu2
  S2_storerb_pr_Mu2
  S2_storerb_pbr_Mu2
  S2_storerb_pci_Mu2
  S2_storerb_pcr_Mu2
  S2_storerh_pr_Mu2
  S2_storerh_pbr_Mu2
  S2_storerh_pci_Mu2
  S2_storerh_pcr_Mu2
  S2_storerf_pr_Mu2
  S2_storerf_pbr_Mu2
  S2_storerf_pci_Mu2
  S2_storerf_pcr_Mu2
  S2_storeri_pr_Mu2
  S2_storeri_pbr_Mu2
  S2_storeri_pci_Mu2
  S2_storeri_pcr_Mu2
  S2_storerd_pr_Mu2
  S2_storerd_pbr_Mu2
  S2_storerd_pci_Mu2
  S2_storerd_pcr_Mu2
  S2_storerinew_pr_Mu2
  S2_storerinew_pbr_Mu2
  S2_storerinew_pci_Mu2
  S2_storerinew_pcr_Mu2
  S2_storerbnew_pr_Mu2
  S2_storerbnew_pbr_Mu2
  S2_storerbnew_pci_Mu2
  S2_storerbnew_pcr_Mu2
  S2_storerhnew_pr_Mu2
  S2_storerhnew_pbr_Mu2
  S2_storerhnew_pci_Mu2
  S2_storerhnew_pcr_Mu2
] [
  C6  C7
];

J2_jump_r22_2: reloc is                       J2_jump_r22_2_0 & J2_jump_r22_2_1 [ reloc = ((pkt_start + (((J2_jump_r22_2_0 << 0) + (J2_jump_r22_2_1 << 13)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_jump_r22_2: reloc is immext = 0xffffffff & J2_jump_r22_2_0 & J2_jump_r22_2_1 [ reloc = pkt_start + (((J2_jump_r22_2_0 << 0) + (J2_jump_r22_2_1 << 13)) << 2); ] { tmp = reloc:4; export tmp; }

J2_jumpt_r15_2: reloc is                       J2_jumpt_r15_2_0 & J2_jumpt_r15_2_1 & J2_jumpt_r15_2_2 & J2_jumpt_r15_2_3 [ reloc = ((pkt_start + (((((J2_jumpt_r15_2_0 << 0) + (J2_jumpt_r15_2_1 << 7)) + (J2_jumpt_r15_2_2 << 8)) + (J2_jumpt_r15_2_3 << 13)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_jumpt_r15_2: reloc is immext = 0xffffffff & J2_jumpt_r15_2_0 & J2_jumpt_r15_2_1 & J2_jumpt_r15_2_2 & J2_jumpt_r15_2_3 [ reloc = pkt_start + (((((J2_jumpt_r15_2_0 << 0) + (J2_jumpt_r15_2_1 << 7)) + (J2_jumpt_r15_2_2 << 8)) + (J2_jumpt_r15_2_3 << 13)) << 2); ] { tmp = reloc:4; export tmp; }

J2_jumpf_r15_2: reloc is                       J2_jumpf_r15_2_0 & J2_jumpf_r15_2_1 & J2_jumpf_r15_2_2 & J2_jumpf_r15_2_3 [ reloc = ((pkt_start + (((((J2_jumpf_r15_2_0 << 0) + (J2_jumpf_r15_2_1 << 7)) + (J2_jumpf_r15_2_2 << 8)) + (J2_jumpf_r15_2_3 << 13)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_jumpf_r15_2: reloc is immext = 0xffffffff & J2_jumpf_r15_2_0 & J2_jumpf_r15_2_1 & J2_jumpf_r15_2_2 & J2_jumpf_r15_2_3 [ reloc = pkt_start + (((((J2_jumpf_r15_2_0 << 0) + (J2_jumpf_r15_2_1 << 7)) + (J2_jumpf_r15_2_2 << 8)) + (J2_jumpf_r15_2_3 << 13)) << 2); ] { tmp = reloc:4; export tmp; }

J2_jumptpt_r15_2: reloc is                       J2_jumptpt_r15_2_0 & J2_jumptpt_r15_2_1 & J2_jumptpt_r15_2_2 & J2_jumptpt_r15_2_3 [ reloc = ((pkt_start + (((((J2_jumptpt_r15_2_0 << 0) + (J2_jumptpt_r15_2_1 << 7)) + (J2_jumptpt_r15_2_2 << 8)) + (J2_jumptpt_r15_2_3 << 13)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_jumptpt_r15_2: reloc is immext = 0xffffffff & J2_jumptpt_r15_2_0 & J2_jumptpt_r15_2_1 & J2_jumptpt_r15_2_2 & J2_jumptpt_r15_2_3 [ reloc = pkt_start + (((((J2_jumptpt_r15_2_0 << 0) + (J2_jumptpt_r15_2_1 << 7)) + (J2_jumptpt_r15_2_2 << 8)) + (J2_jumptpt_r15_2_3 << 13)) << 2); ] { tmp = reloc:4; export tmp; }

J2_jumpfpt_r15_2: reloc is                       J2_jumpfpt_r15_2_0 & J2_jumpfpt_r15_2_1 & J2_jumpfpt_r15_2_2 & J2_jumpfpt_r15_2_3 [ reloc = ((pkt_start + (((((J2_jumpfpt_r15_2_0 << 0) + (J2_jumpfpt_r15_2_1 << 7)) + (J2_jumpfpt_r15_2_2 << 8)) + (J2_jumpfpt_r15_2_3 << 13)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_jumpfpt_r15_2: reloc is immext = 0xffffffff & J2_jumpfpt_r15_2_0 & J2_jumpfpt_r15_2_1 & J2_jumpfpt_r15_2_2 & J2_jumpfpt_r15_2_3 [ reloc = pkt_start + (((((J2_jumpfpt_r15_2_0 << 0) + (J2_jumpfpt_r15_2_1 << 7)) + (J2_jumpfpt_r15_2_2 << 8)) + (J2_jumpfpt_r15_2_3 << 13)) << 2); ] { tmp = reloc:4; export tmp; }

J2_jumptnew_r15_2: reloc is                       J2_jumptnew_r15_2_0 & J2_jumptnew_r15_2_1 & J2_jumptnew_r15_2_2 & J2_jumptnew_r15_2_3 [ reloc = ((pkt_start + (((((J2_jumptnew_r15_2_0 << 0) + (J2_jumptnew_r15_2_1 << 7)) + (J2_jumptnew_r15_2_2 << 8)) + (J2_jumptnew_r15_2_3 << 13)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_jumptnew_r15_2: reloc is immext = 0xffffffff & J2_jumptnew_r15_2_0 & J2_jumptnew_r15_2_1 & J2_jumptnew_r15_2_2 & J2_jumptnew_r15_2_3 [ reloc = pkt_start + (((((J2_jumptnew_r15_2_0 << 0) + (J2_jumptnew_r15_2_1 << 7)) + (J2_jumptnew_r15_2_2 << 8)) + (J2_jumptnew_r15_2_3 << 13)) << 2); ] { tmp = reloc:4; export tmp; }

J2_jumpfnew_r15_2: reloc is                       J2_jumpfnew_r15_2_0 & J2_jumpfnew_r15_2_1 & J2_jumpfnew_r15_2_2 & J2_jumpfnew_r15_2_3 [ reloc = ((pkt_start + (((((J2_jumpfnew_r15_2_0 << 0) + (J2_jumpfnew_r15_2_1 << 7)) + (J2_jumpfnew_r15_2_2 << 8)) + (J2_jumpfnew_r15_2_3 << 13)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_jumpfnew_r15_2: reloc is immext = 0xffffffff & J2_jumpfnew_r15_2_0 & J2_jumpfnew_r15_2_1 & J2_jumpfnew_r15_2_2 & J2_jumpfnew_r15_2_3 [ reloc = pkt_start + (((((J2_jumpfnew_r15_2_0 << 0) + (J2_jumpfnew_r15_2_1 << 7)) + (J2_jumpfnew_r15_2_2 << 8)) + (J2_jumpfnew_r15_2_3 << 13)) << 2); ] { tmp = reloc:4; export tmp; }

J2_jumptnewpt_r15_2: reloc is                       J2_jumptnewpt_r15_2_0 & J2_jumptnewpt_r15_2_1 & J2_jumptnewpt_r15_2_2 & J2_jumptnewpt_r15_2_3 [ reloc = ((pkt_start + (((((J2_jumptnewpt_r15_2_0 << 0) + (J2_jumptnewpt_r15_2_1 << 7)) + (J2_jumptnewpt_r15_2_2 << 8)) + (J2_jumptnewpt_r15_2_3 << 13)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_jumptnewpt_r15_2: reloc is immext = 0xffffffff & J2_jumptnewpt_r15_2_0 & J2_jumptnewpt_r15_2_1 & J2_jumptnewpt_r15_2_2 & J2_jumptnewpt_r15_2_3 [ reloc = pkt_start + (((((J2_jumptnewpt_r15_2_0 << 0) + (J2_jumptnewpt_r15_2_1 << 7)) + (J2_jumptnewpt_r15_2_2 << 8)) + (J2_jumptnewpt_r15_2_3 << 13)) << 2); ] { tmp = reloc:4; export tmp; }

J2_jumpfnewpt_r15_2: reloc is                       J2_jumpfnewpt_r15_2_0 & J2_jumpfnewpt_r15_2_1 & J2_jumpfnewpt_r15_2_2 & J2_jumpfnewpt_r15_2_3 [ reloc = ((pkt_start + (((((J2_jumpfnewpt_r15_2_0 << 0) + (J2_jumpfnewpt_r15_2_1 << 7)) + (J2_jumpfnewpt_r15_2_2 << 8)) + (J2_jumpfnewpt_r15_2_3 << 13)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_jumpfnewpt_r15_2: reloc is immext = 0xffffffff & J2_jumpfnewpt_r15_2_0 & J2_jumpfnewpt_r15_2_1 & J2_jumpfnewpt_r15_2_2 & J2_jumpfnewpt_r15_2_3 [ reloc = pkt_start + (((((J2_jumpfnewpt_r15_2_0 << 0) + (J2_jumpfnewpt_r15_2_1 << 7)) + (J2_jumpfnewpt_r15_2_2 << 8)) + (J2_jumpfnewpt_r15_2_3 << 13)) << 2); ] { tmp = reloc:4; export tmp; }

J2_jumprz_r13_2: reloc is J2_jumprz_r13_2_0 & J2_jumprz_r13_2_1 & J2_jumprz_r13_2_2 [ reloc = pkt_start + ((((J2_jumprz_r13_2_0 << 0) + (J2_jumprz_r13_2_1 << 11)) + (J2_jumprz_r13_2_2 << 12)) << 2); ] { tmp = reloc:4; export tmp; }

J2_jumprnz_r13_2: reloc is J2_jumprnz_r13_2_0 & J2_jumprnz_r13_2_1 & J2_jumprnz_r13_2_2 [ reloc = pkt_start + ((((J2_jumprnz_r13_2_0 << 0) + (J2_jumprnz_r13_2_1 << 11)) + (J2_jumprnz_r13_2_2 << 12)) << 2); ] { tmp = reloc:4; export tmp; }

J2_jumprzpt_r13_2: reloc is J2_jumprzpt_r13_2_0 & J2_jumprzpt_r13_2_1 & J2_jumprzpt_r13_2_2 [ reloc = pkt_start + ((((J2_jumprzpt_r13_2_0 << 0) + (J2_jumprzpt_r13_2_1 << 11)) + (J2_jumprzpt_r13_2_2 << 12)) << 2); ] { tmp = reloc:4; export tmp; }

J2_jumprnzpt_r13_2: reloc is J2_jumprnzpt_r13_2_0 & J2_jumprnzpt_r13_2_1 & J2_jumprnzpt_r13_2_2 [ reloc = pkt_start + ((((J2_jumprnzpt_r13_2_0 << 0) + (J2_jumprnzpt_r13_2_1 << 11)) + (J2_jumprnzpt_r13_2_2 << 12)) << 2); ] { tmp = reloc:4; export tmp; }

J2_jumprgtez_r13_2: reloc is J2_jumprgtez_r13_2_0 & J2_jumprgtez_r13_2_1 & J2_jumprgtez_r13_2_2 [ reloc = pkt_start + ((((J2_jumprgtez_r13_2_0 << 0) + (J2_jumprgtez_r13_2_1 << 11)) + (J2_jumprgtez_r13_2_2 << 12)) << 2); ] { tmp = reloc:4; export tmp; }

J2_jumprgtezpt_r13_2: reloc is J2_jumprgtezpt_r13_2_0 & J2_jumprgtezpt_r13_2_1 & J2_jumprgtezpt_r13_2_2 [ reloc = pkt_start + ((((J2_jumprgtezpt_r13_2_0 << 0) + (J2_jumprgtezpt_r13_2_1 << 11)) + (J2_jumprgtezpt_r13_2_2 << 12)) << 2); ] { tmp = reloc:4; export tmp; }

J2_jumprltez_r13_2: reloc is J2_jumprltez_r13_2_0 & J2_jumprltez_r13_2_1 & J2_jumprltez_r13_2_2 [ reloc = pkt_start + ((((J2_jumprltez_r13_2_0 << 0) + (J2_jumprltez_r13_2_1 << 11)) + (J2_jumprltez_r13_2_2 << 12)) << 2); ] { tmp = reloc:4; export tmp; }

J2_jumprltezpt_r13_2: reloc is J2_jumprltezpt_r13_2_0 & J2_jumprltezpt_r13_2_1 & J2_jumprltezpt_r13_2_2 [ reloc = pkt_start + ((((J2_jumprltezpt_r13_2_0 << 0) + (J2_jumprltezpt_r13_2_1 << 11)) + (J2_jumprltezpt_r13_2_2 << 12)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_tp0_jump_nt_U5: reloc is                       J4_cmpeqi_tp0_jump_nt_U5_0 [ reloc = ((J4_cmpeqi_tp0_jump_nt_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqi_tp0_jump_nt_U5: reloc is immext = 0xffffffff & J4_cmpeqi_tp0_jump_nt_U5_0 [ reloc = J4_cmpeqi_tp0_jump_nt_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_tp0_jump_nt_r9_2: reloc is J4_cmpeqi_tp0_jump_nt_r9_2_0 & J4_cmpeqi_tp0_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqi_tp0_jump_nt_r9_2_0 << 0) + (J4_cmpeqi_tp0_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_fp0_jump_nt_U5: reloc is                       J4_cmpeqi_fp0_jump_nt_U5_0 [ reloc = ((J4_cmpeqi_fp0_jump_nt_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqi_fp0_jump_nt_U5: reloc is immext = 0xffffffff & J4_cmpeqi_fp0_jump_nt_U5_0 [ reloc = J4_cmpeqi_fp0_jump_nt_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_fp0_jump_nt_r9_2: reloc is J4_cmpeqi_fp0_jump_nt_r9_2_0 & J4_cmpeqi_fp0_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqi_fp0_jump_nt_r9_2_0 << 0) + (J4_cmpeqi_fp0_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_tp0_jump_t_U5: reloc is                       J4_cmpeqi_tp0_jump_t_U5_0 [ reloc = ((J4_cmpeqi_tp0_jump_t_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqi_tp0_jump_t_U5: reloc is immext = 0xffffffff & J4_cmpeqi_tp0_jump_t_U5_0 [ reloc = J4_cmpeqi_tp0_jump_t_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_tp0_jump_t_r9_2: reloc is J4_cmpeqi_tp0_jump_t_r9_2_0 & J4_cmpeqi_tp0_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqi_tp0_jump_t_r9_2_0 << 0) + (J4_cmpeqi_tp0_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_fp0_jump_t_U5: reloc is                       J4_cmpeqi_fp0_jump_t_U5_0 [ reloc = ((J4_cmpeqi_fp0_jump_t_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqi_fp0_jump_t_U5: reloc is immext = 0xffffffff & J4_cmpeqi_fp0_jump_t_U5_0 [ reloc = J4_cmpeqi_fp0_jump_t_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_fp0_jump_t_r9_2: reloc is J4_cmpeqi_fp0_jump_t_r9_2_0 & J4_cmpeqi_fp0_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqi_fp0_jump_t_r9_2_0 << 0) + (J4_cmpeqi_fp0_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_tp1_jump_nt_U5: reloc is                       J4_cmpeqi_tp1_jump_nt_U5_0 [ reloc = ((J4_cmpeqi_tp1_jump_nt_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqi_tp1_jump_nt_U5: reloc is immext = 0xffffffff & J4_cmpeqi_tp1_jump_nt_U5_0 [ reloc = J4_cmpeqi_tp1_jump_nt_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_tp1_jump_nt_r9_2: reloc is J4_cmpeqi_tp1_jump_nt_r9_2_0 & J4_cmpeqi_tp1_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqi_tp1_jump_nt_r9_2_0 << 0) + (J4_cmpeqi_tp1_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_fp1_jump_nt_U5: reloc is                       J4_cmpeqi_fp1_jump_nt_U5_0 [ reloc = ((J4_cmpeqi_fp1_jump_nt_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqi_fp1_jump_nt_U5: reloc is immext = 0xffffffff & J4_cmpeqi_fp1_jump_nt_U5_0 [ reloc = J4_cmpeqi_fp1_jump_nt_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_fp1_jump_nt_r9_2: reloc is J4_cmpeqi_fp1_jump_nt_r9_2_0 & J4_cmpeqi_fp1_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqi_fp1_jump_nt_r9_2_0 << 0) + (J4_cmpeqi_fp1_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_tp1_jump_t_U5: reloc is                       J4_cmpeqi_tp1_jump_t_U5_0 [ reloc = ((J4_cmpeqi_tp1_jump_t_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqi_tp1_jump_t_U5: reloc is immext = 0xffffffff & J4_cmpeqi_tp1_jump_t_U5_0 [ reloc = J4_cmpeqi_tp1_jump_t_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_tp1_jump_t_r9_2: reloc is J4_cmpeqi_tp1_jump_t_r9_2_0 & J4_cmpeqi_tp1_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqi_tp1_jump_t_r9_2_0 << 0) + (J4_cmpeqi_tp1_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_fp1_jump_t_U5: reloc is                       J4_cmpeqi_fp1_jump_t_U5_0 [ reloc = ((J4_cmpeqi_fp1_jump_t_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqi_fp1_jump_t_U5: reloc is immext = 0xffffffff & J4_cmpeqi_fp1_jump_t_U5_0 [ reloc = J4_cmpeqi_fp1_jump_t_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_fp1_jump_t_r9_2: reloc is J4_cmpeqi_fp1_jump_t_r9_2_0 & J4_cmpeqi_fp1_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqi_fp1_jump_t_r9_2_0 << 0) + (J4_cmpeqi_fp1_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgti_tp0_jump_nt_U5: reloc is                       J4_cmpgti_tp0_jump_nt_U5_0 [ reloc = ((J4_cmpgti_tp0_jump_nt_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgti_tp0_jump_nt_U5: reloc is immext = 0xffffffff & J4_cmpgti_tp0_jump_nt_U5_0 [ reloc = J4_cmpgti_tp0_jump_nt_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgti_tp0_jump_nt_r9_2: reloc is J4_cmpgti_tp0_jump_nt_r9_2_0 & J4_cmpgti_tp0_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgti_tp0_jump_nt_r9_2_0 << 0) + (J4_cmpgti_tp0_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgti_fp0_jump_nt_U5: reloc is                       J4_cmpgti_fp0_jump_nt_U5_0 [ reloc = ((J4_cmpgti_fp0_jump_nt_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgti_fp0_jump_nt_U5: reloc is immext = 0xffffffff & J4_cmpgti_fp0_jump_nt_U5_0 [ reloc = J4_cmpgti_fp0_jump_nt_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgti_fp0_jump_nt_r9_2: reloc is J4_cmpgti_fp0_jump_nt_r9_2_0 & J4_cmpgti_fp0_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgti_fp0_jump_nt_r9_2_0 << 0) + (J4_cmpgti_fp0_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgti_tp0_jump_t_U5: reloc is                       J4_cmpgti_tp0_jump_t_U5_0 [ reloc = ((J4_cmpgti_tp0_jump_t_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgti_tp0_jump_t_U5: reloc is immext = 0xffffffff & J4_cmpgti_tp0_jump_t_U5_0 [ reloc = J4_cmpgti_tp0_jump_t_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgti_tp0_jump_t_r9_2: reloc is J4_cmpgti_tp0_jump_t_r9_2_0 & J4_cmpgti_tp0_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgti_tp0_jump_t_r9_2_0 << 0) + (J4_cmpgti_tp0_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgti_fp0_jump_t_U5: reloc is                       J4_cmpgti_fp0_jump_t_U5_0 [ reloc = ((J4_cmpgti_fp0_jump_t_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgti_fp0_jump_t_U5: reloc is immext = 0xffffffff & J4_cmpgti_fp0_jump_t_U5_0 [ reloc = J4_cmpgti_fp0_jump_t_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgti_fp0_jump_t_r9_2: reloc is J4_cmpgti_fp0_jump_t_r9_2_0 & J4_cmpgti_fp0_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgti_fp0_jump_t_r9_2_0 << 0) + (J4_cmpgti_fp0_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgti_tp1_jump_nt_U5: reloc is                       J4_cmpgti_tp1_jump_nt_U5_0 [ reloc = ((J4_cmpgti_tp1_jump_nt_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgti_tp1_jump_nt_U5: reloc is immext = 0xffffffff & J4_cmpgti_tp1_jump_nt_U5_0 [ reloc = J4_cmpgti_tp1_jump_nt_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgti_tp1_jump_nt_r9_2: reloc is J4_cmpgti_tp1_jump_nt_r9_2_0 & J4_cmpgti_tp1_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgti_tp1_jump_nt_r9_2_0 << 0) + (J4_cmpgti_tp1_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgti_fp1_jump_nt_U5: reloc is                       J4_cmpgti_fp1_jump_nt_U5_0 [ reloc = ((J4_cmpgti_fp1_jump_nt_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgti_fp1_jump_nt_U5: reloc is immext = 0xffffffff & J4_cmpgti_fp1_jump_nt_U5_0 [ reloc = J4_cmpgti_fp1_jump_nt_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgti_fp1_jump_nt_r9_2: reloc is J4_cmpgti_fp1_jump_nt_r9_2_0 & J4_cmpgti_fp1_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgti_fp1_jump_nt_r9_2_0 << 0) + (J4_cmpgti_fp1_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgti_tp1_jump_t_U5: reloc is                       J4_cmpgti_tp1_jump_t_U5_0 [ reloc = ((J4_cmpgti_tp1_jump_t_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgti_tp1_jump_t_U5: reloc is immext = 0xffffffff & J4_cmpgti_tp1_jump_t_U5_0 [ reloc = J4_cmpgti_tp1_jump_t_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgti_tp1_jump_t_r9_2: reloc is J4_cmpgti_tp1_jump_t_r9_2_0 & J4_cmpgti_tp1_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgti_tp1_jump_t_r9_2_0 << 0) + (J4_cmpgti_tp1_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgti_fp1_jump_t_U5: reloc is                       J4_cmpgti_fp1_jump_t_U5_0 [ reloc = ((J4_cmpgti_fp1_jump_t_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgti_fp1_jump_t_U5: reloc is immext = 0xffffffff & J4_cmpgti_fp1_jump_t_U5_0 [ reloc = J4_cmpgti_fp1_jump_t_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgti_fp1_jump_t_r9_2: reloc is J4_cmpgti_fp1_jump_t_r9_2_0 & J4_cmpgti_fp1_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgti_fp1_jump_t_r9_2_0 << 0) + (J4_cmpgti_fp1_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_tp0_jump_nt_U5: reloc is                       J4_cmpgtui_tp0_jump_nt_U5_0 [ reloc = ((J4_cmpgtui_tp0_jump_nt_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtui_tp0_jump_nt_U5: reloc is immext = 0xffffffff & J4_cmpgtui_tp0_jump_nt_U5_0 [ reloc = J4_cmpgtui_tp0_jump_nt_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_tp0_jump_nt_r9_2: reloc is J4_cmpgtui_tp0_jump_nt_r9_2_0 & J4_cmpgtui_tp0_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtui_tp0_jump_nt_r9_2_0 << 0) + (J4_cmpgtui_tp0_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_fp0_jump_nt_U5: reloc is                       J4_cmpgtui_fp0_jump_nt_U5_0 [ reloc = ((J4_cmpgtui_fp0_jump_nt_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtui_fp0_jump_nt_U5: reloc is immext = 0xffffffff & J4_cmpgtui_fp0_jump_nt_U5_0 [ reloc = J4_cmpgtui_fp0_jump_nt_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_fp0_jump_nt_r9_2: reloc is J4_cmpgtui_fp0_jump_nt_r9_2_0 & J4_cmpgtui_fp0_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtui_fp0_jump_nt_r9_2_0 << 0) + (J4_cmpgtui_fp0_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_tp0_jump_t_U5: reloc is                       J4_cmpgtui_tp0_jump_t_U5_0 [ reloc = ((J4_cmpgtui_tp0_jump_t_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtui_tp0_jump_t_U5: reloc is immext = 0xffffffff & J4_cmpgtui_tp0_jump_t_U5_0 [ reloc = J4_cmpgtui_tp0_jump_t_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_tp0_jump_t_r9_2: reloc is J4_cmpgtui_tp0_jump_t_r9_2_0 & J4_cmpgtui_tp0_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtui_tp0_jump_t_r9_2_0 << 0) + (J4_cmpgtui_tp0_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_fp0_jump_t_U5: reloc is                       J4_cmpgtui_fp0_jump_t_U5_0 [ reloc = ((J4_cmpgtui_fp0_jump_t_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtui_fp0_jump_t_U5: reloc is immext = 0xffffffff & J4_cmpgtui_fp0_jump_t_U5_0 [ reloc = J4_cmpgtui_fp0_jump_t_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_fp0_jump_t_r9_2: reloc is J4_cmpgtui_fp0_jump_t_r9_2_0 & J4_cmpgtui_fp0_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtui_fp0_jump_t_r9_2_0 << 0) + (J4_cmpgtui_fp0_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_tp1_jump_nt_U5: reloc is                       J4_cmpgtui_tp1_jump_nt_U5_0 [ reloc = ((J4_cmpgtui_tp1_jump_nt_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtui_tp1_jump_nt_U5: reloc is immext = 0xffffffff & J4_cmpgtui_tp1_jump_nt_U5_0 [ reloc = J4_cmpgtui_tp1_jump_nt_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_tp1_jump_nt_r9_2: reloc is J4_cmpgtui_tp1_jump_nt_r9_2_0 & J4_cmpgtui_tp1_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtui_tp1_jump_nt_r9_2_0 << 0) + (J4_cmpgtui_tp1_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_fp1_jump_nt_U5: reloc is                       J4_cmpgtui_fp1_jump_nt_U5_0 [ reloc = ((J4_cmpgtui_fp1_jump_nt_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtui_fp1_jump_nt_U5: reloc is immext = 0xffffffff & J4_cmpgtui_fp1_jump_nt_U5_0 [ reloc = J4_cmpgtui_fp1_jump_nt_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_fp1_jump_nt_r9_2: reloc is J4_cmpgtui_fp1_jump_nt_r9_2_0 & J4_cmpgtui_fp1_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtui_fp1_jump_nt_r9_2_0 << 0) + (J4_cmpgtui_fp1_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_tp1_jump_t_U5: reloc is                       J4_cmpgtui_tp1_jump_t_U5_0 [ reloc = ((J4_cmpgtui_tp1_jump_t_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtui_tp1_jump_t_U5: reloc is immext = 0xffffffff & J4_cmpgtui_tp1_jump_t_U5_0 [ reloc = J4_cmpgtui_tp1_jump_t_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_tp1_jump_t_r9_2: reloc is J4_cmpgtui_tp1_jump_t_r9_2_0 & J4_cmpgtui_tp1_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtui_tp1_jump_t_r9_2_0 << 0) + (J4_cmpgtui_tp1_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_fp1_jump_t_U5: reloc is                       J4_cmpgtui_fp1_jump_t_U5_0 [ reloc = ((J4_cmpgtui_fp1_jump_t_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtui_fp1_jump_t_U5: reloc is immext = 0xffffffff & J4_cmpgtui_fp1_jump_t_U5_0 [ reloc = J4_cmpgtui_fp1_jump_t_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_fp1_jump_t_r9_2: reloc is J4_cmpgtui_fp1_jump_t_r9_2_0 & J4_cmpgtui_fp1_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtui_fp1_jump_t_r9_2_0 << 0) + (J4_cmpgtui_fp1_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqn1_tp0_jump_nt_r9_2: reloc is                       J4_cmpeqn1_tp0_jump_nt_r9_2_0 & J4_cmpeqn1_tp0_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeqn1_tp0_jump_nt_r9_2_0 << 0) + (J4_cmpeqn1_tp0_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqn1_tp0_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpeqn1_tp0_jump_nt_r9_2_0 & J4_cmpeqn1_tp0_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqn1_tp0_jump_nt_r9_2_0 << 0) + (J4_cmpeqn1_tp0_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqn1_fp0_jump_nt_r9_2: reloc is                       J4_cmpeqn1_fp0_jump_nt_r9_2_0 & J4_cmpeqn1_fp0_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeqn1_fp0_jump_nt_r9_2_0 << 0) + (J4_cmpeqn1_fp0_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqn1_fp0_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpeqn1_fp0_jump_nt_r9_2_0 & J4_cmpeqn1_fp0_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqn1_fp0_jump_nt_r9_2_0 << 0) + (J4_cmpeqn1_fp0_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqn1_tp0_jump_t_r9_2: reloc is                       J4_cmpeqn1_tp0_jump_t_r9_2_0 & J4_cmpeqn1_tp0_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeqn1_tp0_jump_t_r9_2_0 << 0) + (J4_cmpeqn1_tp0_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqn1_tp0_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpeqn1_tp0_jump_t_r9_2_0 & J4_cmpeqn1_tp0_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqn1_tp0_jump_t_r9_2_0 << 0) + (J4_cmpeqn1_tp0_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqn1_fp0_jump_t_r9_2: reloc is                       J4_cmpeqn1_fp0_jump_t_r9_2_0 & J4_cmpeqn1_fp0_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeqn1_fp0_jump_t_r9_2_0 << 0) + (J4_cmpeqn1_fp0_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqn1_fp0_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpeqn1_fp0_jump_t_r9_2_0 & J4_cmpeqn1_fp0_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqn1_fp0_jump_t_r9_2_0 << 0) + (J4_cmpeqn1_fp0_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqn1_tp1_jump_nt_r9_2: reloc is                       J4_cmpeqn1_tp1_jump_nt_r9_2_0 & J4_cmpeqn1_tp1_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeqn1_tp1_jump_nt_r9_2_0 << 0) + (J4_cmpeqn1_tp1_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqn1_tp1_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpeqn1_tp1_jump_nt_r9_2_0 & J4_cmpeqn1_tp1_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqn1_tp1_jump_nt_r9_2_0 << 0) + (J4_cmpeqn1_tp1_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqn1_fp1_jump_nt_r9_2: reloc is                       J4_cmpeqn1_fp1_jump_nt_r9_2_0 & J4_cmpeqn1_fp1_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeqn1_fp1_jump_nt_r9_2_0 << 0) + (J4_cmpeqn1_fp1_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqn1_fp1_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpeqn1_fp1_jump_nt_r9_2_0 & J4_cmpeqn1_fp1_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqn1_fp1_jump_nt_r9_2_0 << 0) + (J4_cmpeqn1_fp1_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqn1_tp1_jump_t_r9_2: reloc is                       J4_cmpeqn1_tp1_jump_t_r9_2_0 & J4_cmpeqn1_tp1_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeqn1_tp1_jump_t_r9_2_0 << 0) + (J4_cmpeqn1_tp1_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqn1_tp1_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpeqn1_tp1_jump_t_r9_2_0 & J4_cmpeqn1_tp1_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqn1_tp1_jump_t_r9_2_0 << 0) + (J4_cmpeqn1_tp1_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqn1_fp1_jump_t_r9_2: reloc is                       J4_cmpeqn1_fp1_jump_t_r9_2_0 & J4_cmpeqn1_fp1_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeqn1_fp1_jump_t_r9_2_0 << 0) + (J4_cmpeqn1_fp1_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqn1_fp1_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpeqn1_fp1_jump_t_r9_2_0 & J4_cmpeqn1_fp1_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqn1_fp1_jump_t_r9_2_0 << 0) + (J4_cmpeqn1_fp1_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtn1_tp0_jump_nt_r9_2: reloc is                       J4_cmpgtn1_tp0_jump_nt_r9_2_0 & J4_cmpgtn1_tp0_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtn1_tp0_jump_nt_r9_2_0 << 0) + (J4_cmpgtn1_tp0_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtn1_tp0_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpgtn1_tp0_jump_nt_r9_2_0 & J4_cmpgtn1_tp0_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtn1_tp0_jump_nt_r9_2_0 << 0) + (J4_cmpgtn1_tp0_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtn1_fp0_jump_nt_r9_2: reloc is                       J4_cmpgtn1_fp0_jump_nt_r9_2_0 & J4_cmpgtn1_fp0_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtn1_fp0_jump_nt_r9_2_0 << 0) + (J4_cmpgtn1_fp0_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtn1_fp0_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpgtn1_fp0_jump_nt_r9_2_0 & J4_cmpgtn1_fp0_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtn1_fp0_jump_nt_r9_2_0 << 0) + (J4_cmpgtn1_fp0_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtn1_tp0_jump_t_r9_2: reloc is                       J4_cmpgtn1_tp0_jump_t_r9_2_0 & J4_cmpgtn1_tp0_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtn1_tp0_jump_t_r9_2_0 << 0) + (J4_cmpgtn1_tp0_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtn1_tp0_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpgtn1_tp0_jump_t_r9_2_0 & J4_cmpgtn1_tp0_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtn1_tp0_jump_t_r9_2_0 << 0) + (J4_cmpgtn1_tp0_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtn1_fp0_jump_t_r9_2: reloc is                       J4_cmpgtn1_fp0_jump_t_r9_2_0 & J4_cmpgtn1_fp0_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtn1_fp0_jump_t_r9_2_0 << 0) + (J4_cmpgtn1_fp0_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtn1_fp0_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpgtn1_fp0_jump_t_r9_2_0 & J4_cmpgtn1_fp0_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtn1_fp0_jump_t_r9_2_0 << 0) + (J4_cmpgtn1_fp0_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtn1_tp1_jump_nt_r9_2: reloc is                       J4_cmpgtn1_tp1_jump_nt_r9_2_0 & J4_cmpgtn1_tp1_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtn1_tp1_jump_nt_r9_2_0 << 0) + (J4_cmpgtn1_tp1_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtn1_tp1_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpgtn1_tp1_jump_nt_r9_2_0 & J4_cmpgtn1_tp1_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtn1_tp1_jump_nt_r9_2_0 << 0) + (J4_cmpgtn1_tp1_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtn1_fp1_jump_nt_r9_2: reloc is                       J4_cmpgtn1_fp1_jump_nt_r9_2_0 & J4_cmpgtn1_fp1_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtn1_fp1_jump_nt_r9_2_0 << 0) + (J4_cmpgtn1_fp1_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtn1_fp1_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpgtn1_fp1_jump_nt_r9_2_0 & J4_cmpgtn1_fp1_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtn1_fp1_jump_nt_r9_2_0 << 0) + (J4_cmpgtn1_fp1_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtn1_tp1_jump_t_r9_2: reloc is                       J4_cmpgtn1_tp1_jump_t_r9_2_0 & J4_cmpgtn1_tp1_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtn1_tp1_jump_t_r9_2_0 << 0) + (J4_cmpgtn1_tp1_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtn1_tp1_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpgtn1_tp1_jump_t_r9_2_0 & J4_cmpgtn1_tp1_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtn1_tp1_jump_t_r9_2_0 << 0) + (J4_cmpgtn1_tp1_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtn1_fp1_jump_t_r9_2: reloc is                       J4_cmpgtn1_fp1_jump_t_r9_2_0 & J4_cmpgtn1_fp1_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtn1_fp1_jump_t_r9_2_0 << 0) + (J4_cmpgtn1_fp1_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtn1_fp1_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpgtn1_fp1_jump_t_r9_2_0 & J4_cmpgtn1_fp1_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtn1_fp1_jump_t_r9_2_0 << 0) + (J4_cmpgtn1_fp1_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_tstbit0_tp0_jump_nt_r9_2: reloc is                       J4_tstbit0_tp0_jump_nt_r9_2_0 & J4_tstbit0_tp0_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_tstbit0_tp0_jump_nt_r9_2_0 << 0) + (J4_tstbit0_tp0_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_tstbit0_tp0_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_tstbit0_tp0_jump_nt_r9_2_0 & J4_tstbit0_tp0_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_tstbit0_tp0_jump_nt_r9_2_0 << 0) + (J4_tstbit0_tp0_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_tstbit0_fp0_jump_nt_r9_2: reloc is                       J4_tstbit0_fp0_jump_nt_r9_2_0 & J4_tstbit0_fp0_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_tstbit0_fp0_jump_nt_r9_2_0 << 0) + (J4_tstbit0_fp0_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_tstbit0_fp0_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_tstbit0_fp0_jump_nt_r9_2_0 & J4_tstbit0_fp0_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_tstbit0_fp0_jump_nt_r9_2_0 << 0) + (J4_tstbit0_fp0_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_tstbit0_tp0_jump_t_r9_2: reloc is                       J4_tstbit0_tp0_jump_t_r9_2_0 & J4_tstbit0_tp0_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_tstbit0_tp0_jump_t_r9_2_0 << 0) + (J4_tstbit0_tp0_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_tstbit0_tp0_jump_t_r9_2: reloc is immext = 0xffffffff & J4_tstbit0_tp0_jump_t_r9_2_0 & J4_tstbit0_tp0_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_tstbit0_tp0_jump_t_r9_2_0 << 0) + (J4_tstbit0_tp0_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_tstbit0_fp0_jump_t_r9_2: reloc is                       J4_tstbit0_fp0_jump_t_r9_2_0 & J4_tstbit0_fp0_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_tstbit0_fp0_jump_t_r9_2_0 << 0) + (J4_tstbit0_fp0_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_tstbit0_fp0_jump_t_r9_2: reloc is immext = 0xffffffff & J4_tstbit0_fp0_jump_t_r9_2_0 & J4_tstbit0_fp0_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_tstbit0_fp0_jump_t_r9_2_0 << 0) + (J4_tstbit0_fp0_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_tstbit0_tp1_jump_nt_r9_2: reloc is                       J4_tstbit0_tp1_jump_nt_r9_2_0 & J4_tstbit0_tp1_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_tstbit0_tp1_jump_nt_r9_2_0 << 0) + (J4_tstbit0_tp1_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_tstbit0_tp1_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_tstbit0_tp1_jump_nt_r9_2_0 & J4_tstbit0_tp1_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_tstbit0_tp1_jump_nt_r9_2_0 << 0) + (J4_tstbit0_tp1_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_tstbit0_fp1_jump_nt_r9_2: reloc is                       J4_tstbit0_fp1_jump_nt_r9_2_0 & J4_tstbit0_fp1_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_tstbit0_fp1_jump_nt_r9_2_0 << 0) + (J4_tstbit0_fp1_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_tstbit0_fp1_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_tstbit0_fp1_jump_nt_r9_2_0 & J4_tstbit0_fp1_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_tstbit0_fp1_jump_nt_r9_2_0 << 0) + (J4_tstbit0_fp1_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_tstbit0_tp1_jump_t_r9_2: reloc is                       J4_tstbit0_tp1_jump_t_r9_2_0 & J4_tstbit0_tp1_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_tstbit0_tp1_jump_t_r9_2_0 << 0) + (J4_tstbit0_tp1_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_tstbit0_tp1_jump_t_r9_2: reloc is immext = 0xffffffff & J4_tstbit0_tp1_jump_t_r9_2_0 & J4_tstbit0_tp1_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_tstbit0_tp1_jump_t_r9_2_0 << 0) + (J4_tstbit0_tp1_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_tstbit0_fp1_jump_t_r9_2: reloc is                       J4_tstbit0_fp1_jump_t_r9_2_0 & J4_tstbit0_fp1_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_tstbit0_fp1_jump_t_r9_2_0 << 0) + (J4_tstbit0_fp1_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_tstbit0_fp1_jump_t_r9_2: reloc is immext = 0xffffffff & J4_tstbit0_fp1_jump_t_r9_2_0 & J4_tstbit0_fp1_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_tstbit0_fp1_jump_t_r9_2_0 << 0) + (J4_tstbit0_fp1_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeq_tp0_jump_nt_r9_2: reloc is                       J4_cmpeq_tp0_jump_nt_r9_2_0 & J4_cmpeq_tp0_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeq_tp0_jump_nt_r9_2_0 << 0) + (J4_cmpeq_tp0_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeq_tp0_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpeq_tp0_jump_nt_r9_2_0 & J4_cmpeq_tp0_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpeq_tp0_jump_nt_r9_2_0 << 0) + (J4_cmpeq_tp0_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeq_fp0_jump_nt_r9_2: reloc is                       J4_cmpeq_fp0_jump_nt_r9_2_0 & J4_cmpeq_fp0_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeq_fp0_jump_nt_r9_2_0 << 0) + (J4_cmpeq_fp0_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeq_fp0_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpeq_fp0_jump_nt_r9_2_0 & J4_cmpeq_fp0_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpeq_fp0_jump_nt_r9_2_0 << 0) + (J4_cmpeq_fp0_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeq_tp0_jump_t_r9_2: reloc is                       J4_cmpeq_tp0_jump_t_r9_2_0 & J4_cmpeq_tp0_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeq_tp0_jump_t_r9_2_0 << 0) + (J4_cmpeq_tp0_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeq_tp0_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpeq_tp0_jump_t_r9_2_0 & J4_cmpeq_tp0_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpeq_tp0_jump_t_r9_2_0 << 0) + (J4_cmpeq_tp0_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeq_fp0_jump_t_r9_2: reloc is                       J4_cmpeq_fp0_jump_t_r9_2_0 & J4_cmpeq_fp0_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeq_fp0_jump_t_r9_2_0 << 0) + (J4_cmpeq_fp0_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeq_fp0_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpeq_fp0_jump_t_r9_2_0 & J4_cmpeq_fp0_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpeq_fp0_jump_t_r9_2_0 << 0) + (J4_cmpeq_fp0_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeq_tp1_jump_nt_r9_2: reloc is                       J4_cmpeq_tp1_jump_nt_r9_2_0 & J4_cmpeq_tp1_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeq_tp1_jump_nt_r9_2_0 << 0) + (J4_cmpeq_tp1_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeq_tp1_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpeq_tp1_jump_nt_r9_2_0 & J4_cmpeq_tp1_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpeq_tp1_jump_nt_r9_2_0 << 0) + (J4_cmpeq_tp1_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeq_fp1_jump_nt_r9_2: reloc is                       J4_cmpeq_fp1_jump_nt_r9_2_0 & J4_cmpeq_fp1_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeq_fp1_jump_nt_r9_2_0 << 0) + (J4_cmpeq_fp1_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeq_fp1_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpeq_fp1_jump_nt_r9_2_0 & J4_cmpeq_fp1_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpeq_fp1_jump_nt_r9_2_0 << 0) + (J4_cmpeq_fp1_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeq_tp1_jump_t_r9_2: reloc is                       J4_cmpeq_tp1_jump_t_r9_2_0 & J4_cmpeq_tp1_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeq_tp1_jump_t_r9_2_0 << 0) + (J4_cmpeq_tp1_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeq_tp1_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpeq_tp1_jump_t_r9_2_0 & J4_cmpeq_tp1_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpeq_tp1_jump_t_r9_2_0 << 0) + (J4_cmpeq_tp1_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeq_fp1_jump_t_r9_2: reloc is                       J4_cmpeq_fp1_jump_t_r9_2_0 & J4_cmpeq_fp1_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeq_fp1_jump_t_r9_2_0 << 0) + (J4_cmpeq_fp1_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeq_fp1_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpeq_fp1_jump_t_r9_2_0 & J4_cmpeq_fp1_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpeq_fp1_jump_t_r9_2_0 << 0) + (J4_cmpeq_fp1_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgt_tp0_jump_nt_r9_2: reloc is                       J4_cmpgt_tp0_jump_nt_r9_2_0 & J4_cmpgt_tp0_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgt_tp0_jump_nt_r9_2_0 << 0) + (J4_cmpgt_tp0_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgt_tp0_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpgt_tp0_jump_nt_r9_2_0 & J4_cmpgt_tp0_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgt_tp0_jump_nt_r9_2_0 << 0) + (J4_cmpgt_tp0_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgt_fp0_jump_nt_r9_2: reloc is                       J4_cmpgt_fp0_jump_nt_r9_2_0 & J4_cmpgt_fp0_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgt_fp0_jump_nt_r9_2_0 << 0) + (J4_cmpgt_fp0_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgt_fp0_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpgt_fp0_jump_nt_r9_2_0 & J4_cmpgt_fp0_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgt_fp0_jump_nt_r9_2_0 << 0) + (J4_cmpgt_fp0_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgt_tp0_jump_t_r9_2: reloc is                       J4_cmpgt_tp0_jump_t_r9_2_0 & J4_cmpgt_tp0_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgt_tp0_jump_t_r9_2_0 << 0) + (J4_cmpgt_tp0_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgt_tp0_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpgt_tp0_jump_t_r9_2_0 & J4_cmpgt_tp0_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgt_tp0_jump_t_r9_2_0 << 0) + (J4_cmpgt_tp0_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgt_fp0_jump_t_r9_2: reloc is                       J4_cmpgt_fp0_jump_t_r9_2_0 & J4_cmpgt_fp0_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgt_fp0_jump_t_r9_2_0 << 0) + (J4_cmpgt_fp0_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgt_fp0_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpgt_fp0_jump_t_r9_2_0 & J4_cmpgt_fp0_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgt_fp0_jump_t_r9_2_0 << 0) + (J4_cmpgt_fp0_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgt_tp1_jump_nt_r9_2: reloc is                       J4_cmpgt_tp1_jump_nt_r9_2_0 & J4_cmpgt_tp1_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgt_tp1_jump_nt_r9_2_0 << 0) + (J4_cmpgt_tp1_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgt_tp1_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpgt_tp1_jump_nt_r9_2_0 & J4_cmpgt_tp1_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgt_tp1_jump_nt_r9_2_0 << 0) + (J4_cmpgt_tp1_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgt_fp1_jump_nt_r9_2: reloc is                       J4_cmpgt_fp1_jump_nt_r9_2_0 & J4_cmpgt_fp1_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgt_fp1_jump_nt_r9_2_0 << 0) + (J4_cmpgt_fp1_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgt_fp1_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpgt_fp1_jump_nt_r9_2_0 & J4_cmpgt_fp1_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgt_fp1_jump_nt_r9_2_0 << 0) + (J4_cmpgt_fp1_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgt_tp1_jump_t_r9_2: reloc is                       J4_cmpgt_tp1_jump_t_r9_2_0 & J4_cmpgt_tp1_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgt_tp1_jump_t_r9_2_0 << 0) + (J4_cmpgt_tp1_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgt_tp1_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpgt_tp1_jump_t_r9_2_0 & J4_cmpgt_tp1_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgt_tp1_jump_t_r9_2_0 << 0) + (J4_cmpgt_tp1_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgt_fp1_jump_t_r9_2: reloc is                       J4_cmpgt_fp1_jump_t_r9_2_0 & J4_cmpgt_fp1_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgt_fp1_jump_t_r9_2_0 << 0) + (J4_cmpgt_fp1_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgt_fp1_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpgt_fp1_jump_t_r9_2_0 & J4_cmpgt_fp1_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgt_fp1_jump_t_r9_2_0 << 0) + (J4_cmpgt_fp1_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtu_tp0_jump_nt_r9_2: reloc is                       J4_cmpgtu_tp0_jump_nt_r9_2_0 & J4_cmpgtu_tp0_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtu_tp0_jump_nt_r9_2_0 << 0) + (J4_cmpgtu_tp0_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtu_tp0_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpgtu_tp0_jump_nt_r9_2_0 & J4_cmpgtu_tp0_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtu_tp0_jump_nt_r9_2_0 << 0) + (J4_cmpgtu_tp0_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtu_fp0_jump_nt_r9_2: reloc is                       J4_cmpgtu_fp0_jump_nt_r9_2_0 & J4_cmpgtu_fp0_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtu_fp0_jump_nt_r9_2_0 << 0) + (J4_cmpgtu_fp0_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtu_fp0_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpgtu_fp0_jump_nt_r9_2_0 & J4_cmpgtu_fp0_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtu_fp0_jump_nt_r9_2_0 << 0) + (J4_cmpgtu_fp0_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtu_tp0_jump_t_r9_2: reloc is                       J4_cmpgtu_tp0_jump_t_r9_2_0 & J4_cmpgtu_tp0_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtu_tp0_jump_t_r9_2_0 << 0) + (J4_cmpgtu_tp0_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtu_tp0_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpgtu_tp0_jump_t_r9_2_0 & J4_cmpgtu_tp0_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtu_tp0_jump_t_r9_2_0 << 0) + (J4_cmpgtu_tp0_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtu_fp0_jump_t_r9_2: reloc is                       J4_cmpgtu_fp0_jump_t_r9_2_0 & J4_cmpgtu_fp0_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtu_fp0_jump_t_r9_2_0 << 0) + (J4_cmpgtu_fp0_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtu_fp0_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpgtu_fp0_jump_t_r9_2_0 & J4_cmpgtu_fp0_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtu_fp0_jump_t_r9_2_0 << 0) + (J4_cmpgtu_fp0_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtu_tp1_jump_nt_r9_2: reloc is                       J4_cmpgtu_tp1_jump_nt_r9_2_0 & J4_cmpgtu_tp1_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtu_tp1_jump_nt_r9_2_0 << 0) + (J4_cmpgtu_tp1_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtu_tp1_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpgtu_tp1_jump_nt_r9_2_0 & J4_cmpgtu_tp1_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtu_tp1_jump_nt_r9_2_0 << 0) + (J4_cmpgtu_tp1_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtu_fp1_jump_nt_r9_2: reloc is                       J4_cmpgtu_fp1_jump_nt_r9_2_0 & J4_cmpgtu_fp1_jump_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtu_fp1_jump_nt_r9_2_0 << 0) + (J4_cmpgtu_fp1_jump_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtu_fp1_jump_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpgtu_fp1_jump_nt_r9_2_0 & J4_cmpgtu_fp1_jump_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtu_fp1_jump_nt_r9_2_0 << 0) + (J4_cmpgtu_fp1_jump_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtu_tp1_jump_t_r9_2: reloc is                       J4_cmpgtu_tp1_jump_t_r9_2_0 & J4_cmpgtu_tp1_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtu_tp1_jump_t_r9_2_0 << 0) + (J4_cmpgtu_tp1_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtu_tp1_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpgtu_tp1_jump_t_r9_2_0 & J4_cmpgtu_tp1_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtu_tp1_jump_t_r9_2_0 << 0) + (J4_cmpgtu_tp1_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtu_fp1_jump_t_r9_2: reloc is                       J4_cmpgtu_fp1_jump_t_r9_2_0 & J4_cmpgtu_fp1_jump_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtu_fp1_jump_t_r9_2_0 << 0) + (J4_cmpgtu_fp1_jump_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtu_fp1_jump_t_r9_2: reloc is immext = 0xffffffff & J4_cmpgtu_fp1_jump_t_r9_2_0 & J4_cmpgtu_fp1_jump_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtu_fp1_jump_t_r9_2_0 << 0) + (J4_cmpgtu_fp1_jump_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_jumpseti_U6: reloc is                       J4_jumpseti_U6_0 [ reloc = ((J4_jumpseti_U6_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_jumpseti_U6: reloc is immext = 0xffffffff & J4_jumpseti_U6_0 [ reloc = J4_jumpseti_U6_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_jumpseti_r9_2: reloc is J4_jumpseti_r9_2_0 & J4_jumpseti_r9_2_1 [ reloc = pkt_start + (((J4_jumpseti_r9_2_0 << 0) + (J4_jumpseti_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_jumpsetr_r9_2: reloc is                       J4_jumpsetr_r9_2_0 & J4_jumpsetr_r9_2_1 [ reloc = ((pkt_start + (((J4_jumpsetr_r9_2_0 << 0) + (J4_jumpsetr_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_jumpsetr_r9_2: reloc is immext = 0xffffffff & J4_jumpsetr_r9_2_0 & J4_jumpsetr_r9_2_1 [ reloc = pkt_start + (((J4_jumpsetr_r9_2_0 << 0) + (J4_jumpsetr_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_t_jumpnv_t_U5: reloc is                       J4_cmpeqi_t_jumpnv_t_U5_0 [ reloc = ((J4_cmpeqi_t_jumpnv_t_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqi_t_jumpnv_t_U5: reloc is immext = 0xffffffff & J4_cmpeqi_t_jumpnv_t_U5_0 [ reloc = J4_cmpeqi_t_jumpnv_t_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_t_jumpnv_t_r9_2: reloc is J4_cmpeqi_t_jumpnv_t_r9_2_0 & J4_cmpeqi_t_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqi_t_jumpnv_t_r9_2_0 << 0) + (J4_cmpeqi_t_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_t_jumpnv_nt_U5: reloc is                       J4_cmpeqi_t_jumpnv_nt_U5_0 [ reloc = ((J4_cmpeqi_t_jumpnv_nt_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqi_t_jumpnv_nt_U5: reloc is immext = 0xffffffff & J4_cmpeqi_t_jumpnv_nt_U5_0 [ reloc = J4_cmpeqi_t_jumpnv_nt_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_t_jumpnv_nt_r9_2: reloc is J4_cmpeqi_t_jumpnv_nt_r9_2_0 & J4_cmpeqi_t_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqi_t_jumpnv_nt_r9_2_0 << 0) + (J4_cmpeqi_t_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_f_jumpnv_t_U5: reloc is                       J4_cmpeqi_f_jumpnv_t_U5_0 [ reloc = ((J4_cmpeqi_f_jumpnv_t_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqi_f_jumpnv_t_U5: reloc is immext = 0xffffffff & J4_cmpeqi_f_jumpnv_t_U5_0 [ reloc = J4_cmpeqi_f_jumpnv_t_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_f_jumpnv_t_r9_2: reloc is J4_cmpeqi_f_jumpnv_t_r9_2_0 & J4_cmpeqi_f_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqi_f_jumpnv_t_r9_2_0 << 0) + (J4_cmpeqi_f_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_f_jumpnv_nt_U5: reloc is                       J4_cmpeqi_f_jumpnv_nt_U5_0 [ reloc = ((J4_cmpeqi_f_jumpnv_nt_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqi_f_jumpnv_nt_U5: reloc is immext = 0xffffffff & J4_cmpeqi_f_jumpnv_nt_U5_0 [ reloc = J4_cmpeqi_f_jumpnv_nt_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpeqi_f_jumpnv_nt_r9_2: reloc is J4_cmpeqi_f_jumpnv_nt_r9_2_0 & J4_cmpeqi_f_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqi_f_jumpnv_nt_r9_2_0 << 0) + (J4_cmpeqi_f_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgti_t_jumpnv_t_U5: reloc is                       J4_cmpgti_t_jumpnv_t_U5_0 [ reloc = ((J4_cmpgti_t_jumpnv_t_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgti_t_jumpnv_t_U5: reloc is immext = 0xffffffff & J4_cmpgti_t_jumpnv_t_U5_0 [ reloc = J4_cmpgti_t_jumpnv_t_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgti_t_jumpnv_t_r9_2: reloc is J4_cmpgti_t_jumpnv_t_r9_2_0 & J4_cmpgti_t_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgti_t_jumpnv_t_r9_2_0 << 0) + (J4_cmpgti_t_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgti_t_jumpnv_nt_U5: reloc is                       J4_cmpgti_t_jumpnv_nt_U5_0 [ reloc = ((J4_cmpgti_t_jumpnv_nt_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgti_t_jumpnv_nt_U5: reloc is immext = 0xffffffff & J4_cmpgti_t_jumpnv_nt_U5_0 [ reloc = J4_cmpgti_t_jumpnv_nt_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgti_t_jumpnv_nt_r9_2: reloc is J4_cmpgti_t_jumpnv_nt_r9_2_0 & J4_cmpgti_t_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgti_t_jumpnv_nt_r9_2_0 << 0) + (J4_cmpgti_t_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgti_f_jumpnv_t_U5: reloc is                       J4_cmpgti_f_jumpnv_t_U5_0 [ reloc = ((J4_cmpgti_f_jumpnv_t_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgti_f_jumpnv_t_U5: reloc is immext = 0xffffffff & J4_cmpgti_f_jumpnv_t_U5_0 [ reloc = J4_cmpgti_f_jumpnv_t_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgti_f_jumpnv_t_r9_2: reloc is J4_cmpgti_f_jumpnv_t_r9_2_0 & J4_cmpgti_f_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgti_f_jumpnv_t_r9_2_0 << 0) + (J4_cmpgti_f_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgti_f_jumpnv_nt_U5: reloc is                       J4_cmpgti_f_jumpnv_nt_U5_0 [ reloc = ((J4_cmpgti_f_jumpnv_nt_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgti_f_jumpnv_nt_U5: reloc is immext = 0xffffffff & J4_cmpgti_f_jumpnv_nt_U5_0 [ reloc = J4_cmpgti_f_jumpnv_nt_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgti_f_jumpnv_nt_r9_2: reloc is J4_cmpgti_f_jumpnv_nt_r9_2_0 & J4_cmpgti_f_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgti_f_jumpnv_nt_r9_2_0 << 0) + (J4_cmpgti_f_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_t_jumpnv_t_U5: reloc is                       J4_cmpgtui_t_jumpnv_t_U5_0 [ reloc = ((J4_cmpgtui_t_jumpnv_t_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtui_t_jumpnv_t_U5: reloc is immext = 0xffffffff & J4_cmpgtui_t_jumpnv_t_U5_0 [ reloc = J4_cmpgtui_t_jumpnv_t_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_t_jumpnv_t_r9_2: reloc is J4_cmpgtui_t_jumpnv_t_r9_2_0 & J4_cmpgtui_t_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtui_t_jumpnv_t_r9_2_0 << 0) + (J4_cmpgtui_t_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_t_jumpnv_nt_U5: reloc is                       J4_cmpgtui_t_jumpnv_nt_U5_0 [ reloc = ((J4_cmpgtui_t_jumpnv_nt_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtui_t_jumpnv_nt_U5: reloc is immext = 0xffffffff & J4_cmpgtui_t_jumpnv_nt_U5_0 [ reloc = J4_cmpgtui_t_jumpnv_nt_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_t_jumpnv_nt_r9_2: reloc is J4_cmpgtui_t_jumpnv_nt_r9_2_0 & J4_cmpgtui_t_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtui_t_jumpnv_nt_r9_2_0 << 0) + (J4_cmpgtui_t_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_f_jumpnv_t_U5: reloc is                       J4_cmpgtui_f_jumpnv_t_U5_0 [ reloc = ((J4_cmpgtui_f_jumpnv_t_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtui_f_jumpnv_t_U5: reloc is immext = 0xffffffff & J4_cmpgtui_f_jumpnv_t_U5_0 [ reloc = J4_cmpgtui_f_jumpnv_t_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_f_jumpnv_t_r9_2: reloc is J4_cmpgtui_f_jumpnv_t_r9_2_0 & J4_cmpgtui_f_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtui_f_jumpnv_t_r9_2_0 << 0) + (J4_cmpgtui_f_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_f_jumpnv_nt_U5: reloc is                       J4_cmpgtui_f_jumpnv_nt_U5_0 [ reloc = ((J4_cmpgtui_f_jumpnv_nt_U5_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtui_f_jumpnv_nt_U5: reloc is immext = 0xffffffff & J4_cmpgtui_f_jumpnv_nt_U5_0 [ reloc = J4_cmpgtui_f_jumpnv_nt_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

J4_cmpgtui_f_jumpnv_nt_r9_2: reloc is J4_cmpgtui_f_jumpnv_nt_r9_2_0 & J4_cmpgtui_f_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtui_f_jumpnv_nt_r9_2_0 << 0) + (J4_cmpgtui_f_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqn1_t_jumpnv_t_r9_2: reloc is                       J4_cmpeqn1_t_jumpnv_t_r9_2_0 & J4_cmpeqn1_t_jumpnv_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeqn1_t_jumpnv_t_r9_2_0 << 0) + (J4_cmpeqn1_t_jumpnv_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqn1_t_jumpnv_t_r9_2: reloc is immext = 0xffffffff & J4_cmpeqn1_t_jumpnv_t_r9_2_0 & J4_cmpeqn1_t_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqn1_t_jumpnv_t_r9_2_0 << 0) + (J4_cmpeqn1_t_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqn1_t_jumpnv_nt_r9_2: reloc is                       J4_cmpeqn1_t_jumpnv_nt_r9_2_0 & J4_cmpeqn1_t_jumpnv_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeqn1_t_jumpnv_nt_r9_2_0 << 0) + (J4_cmpeqn1_t_jumpnv_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqn1_t_jumpnv_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpeqn1_t_jumpnv_nt_r9_2_0 & J4_cmpeqn1_t_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqn1_t_jumpnv_nt_r9_2_0 << 0) + (J4_cmpeqn1_t_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqn1_f_jumpnv_t_r9_2: reloc is                       J4_cmpeqn1_f_jumpnv_t_r9_2_0 & J4_cmpeqn1_f_jumpnv_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeqn1_f_jumpnv_t_r9_2_0 << 0) + (J4_cmpeqn1_f_jumpnv_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqn1_f_jumpnv_t_r9_2: reloc is immext = 0xffffffff & J4_cmpeqn1_f_jumpnv_t_r9_2_0 & J4_cmpeqn1_f_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqn1_f_jumpnv_t_r9_2_0 << 0) + (J4_cmpeqn1_f_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeqn1_f_jumpnv_nt_r9_2: reloc is                       J4_cmpeqn1_f_jumpnv_nt_r9_2_0 & J4_cmpeqn1_f_jumpnv_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeqn1_f_jumpnv_nt_r9_2_0 << 0) + (J4_cmpeqn1_f_jumpnv_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeqn1_f_jumpnv_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpeqn1_f_jumpnv_nt_r9_2_0 & J4_cmpeqn1_f_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpeqn1_f_jumpnv_nt_r9_2_0 << 0) + (J4_cmpeqn1_f_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtn1_t_jumpnv_t_r9_2: reloc is                       J4_cmpgtn1_t_jumpnv_t_r9_2_0 & J4_cmpgtn1_t_jumpnv_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtn1_t_jumpnv_t_r9_2_0 << 0) + (J4_cmpgtn1_t_jumpnv_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtn1_t_jumpnv_t_r9_2: reloc is immext = 0xffffffff & J4_cmpgtn1_t_jumpnv_t_r9_2_0 & J4_cmpgtn1_t_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtn1_t_jumpnv_t_r9_2_0 << 0) + (J4_cmpgtn1_t_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtn1_t_jumpnv_nt_r9_2: reloc is                       J4_cmpgtn1_t_jumpnv_nt_r9_2_0 & J4_cmpgtn1_t_jumpnv_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtn1_t_jumpnv_nt_r9_2_0 << 0) + (J4_cmpgtn1_t_jumpnv_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtn1_t_jumpnv_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpgtn1_t_jumpnv_nt_r9_2_0 & J4_cmpgtn1_t_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtn1_t_jumpnv_nt_r9_2_0 << 0) + (J4_cmpgtn1_t_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtn1_f_jumpnv_t_r9_2: reloc is                       J4_cmpgtn1_f_jumpnv_t_r9_2_0 & J4_cmpgtn1_f_jumpnv_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtn1_f_jumpnv_t_r9_2_0 << 0) + (J4_cmpgtn1_f_jumpnv_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtn1_f_jumpnv_t_r9_2: reloc is immext = 0xffffffff & J4_cmpgtn1_f_jumpnv_t_r9_2_0 & J4_cmpgtn1_f_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtn1_f_jumpnv_t_r9_2_0 << 0) + (J4_cmpgtn1_f_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtn1_f_jumpnv_nt_r9_2: reloc is                       J4_cmpgtn1_f_jumpnv_nt_r9_2_0 & J4_cmpgtn1_f_jumpnv_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtn1_f_jumpnv_nt_r9_2_0 << 0) + (J4_cmpgtn1_f_jumpnv_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtn1_f_jumpnv_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpgtn1_f_jumpnv_nt_r9_2_0 & J4_cmpgtn1_f_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtn1_f_jumpnv_nt_r9_2_0 << 0) + (J4_cmpgtn1_f_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_tstbit0_t_jumpnv_t_r9_2: reloc is                       J4_tstbit0_t_jumpnv_t_r9_2_0 & J4_tstbit0_t_jumpnv_t_r9_2_1 [ reloc = ((pkt_start + (((J4_tstbit0_t_jumpnv_t_r9_2_0 << 0) + (J4_tstbit0_t_jumpnv_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_tstbit0_t_jumpnv_t_r9_2: reloc is immext = 0xffffffff & J4_tstbit0_t_jumpnv_t_r9_2_0 & J4_tstbit0_t_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_tstbit0_t_jumpnv_t_r9_2_0 << 0) + (J4_tstbit0_t_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_tstbit0_t_jumpnv_nt_r9_2: reloc is                       J4_tstbit0_t_jumpnv_nt_r9_2_0 & J4_tstbit0_t_jumpnv_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_tstbit0_t_jumpnv_nt_r9_2_0 << 0) + (J4_tstbit0_t_jumpnv_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_tstbit0_t_jumpnv_nt_r9_2: reloc is immext = 0xffffffff & J4_tstbit0_t_jumpnv_nt_r9_2_0 & J4_tstbit0_t_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_tstbit0_t_jumpnv_nt_r9_2_0 << 0) + (J4_tstbit0_t_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_tstbit0_f_jumpnv_t_r9_2: reloc is                       J4_tstbit0_f_jumpnv_t_r9_2_0 & J4_tstbit0_f_jumpnv_t_r9_2_1 [ reloc = ((pkt_start + (((J4_tstbit0_f_jumpnv_t_r9_2_0 << 0) + (J4_tstbit0_f_jumpnv_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_tstbit0_f_jumpnv_t_r9_2: reloc is immext = 0xffffffff & J4_tstbit0_f_jumpnv_t_r9_2_0 & J4_tstbit0_f_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_tstbit0_f_jumpnv_t_r9_2_0 << 0) + (J4_tstbit0_f_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_tstbit0_f_jumpnv_nt_r9_2: reloc is                       J4_tstbit0_f_jumpnv_nt_r9_2_0 & J4_tstbit0_f_jumpnv_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_tstbit0_f_jumpnv_nt_r9_2_0 << 0) + (J4_tstbit0_f_jumpnv_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_tstbit0_f_jumpnv_nt_r9_2: reloc is immext = 0xffffffff & J4_tstbit0_f_jumpnv_nt_r9_2_0 & J4_tstbit0_f_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_tstbit0_f_jumpnv_nt_r9_2_0 << 0) + (J4_tstbit0_f_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeq_t_jumpnv_t_r9_2: reloc is                       J4_cmpeq_t_jumpnv_t_r9_2_0 & J4_cmpeq_t_jumpnv_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeq_t_jumpnv_t_r9_2_0 << 0) + (J4_cmpeq_t_jumpnv_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeq_t_jumpnv_t_r9_2: reloc is immext = 0xffffffff & J4_cmpeq_t_jumpnv_t_r9_2_0 & J4_cmpeq_t_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpeq_t_jumpnv_t_r9_2_0 << 0) + (J4_cmpeq_t_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeq_t_jumpnv_nt_r9_2: reloc is                       J4_cmpeq_t_jumpnv_nt_r9_2_0 & J4_cmpeq_t_jumpnv_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeq_t_jumpnv_nt_r9_2_0 << 0) + (J4_cmpeq_t_jumpnv_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeq_t_jumpnv_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpeq_t_jumpnv_nt_r9_2_0 & J4_cmpeq_t_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpeq_t_jumpnv_nt_r9_2_0 << 0) + (J4_cmpeq_t_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgt_t_jumpnv_t_r9_2: reloc is                       J4_cmpgt_t_jumpnv_t_r9_2_0 & J4_cmpgt_t_jumpnv_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgt_t_jumpnv_t_r9_2_0 << 0) + (J4_cmpgt_t_jumpnv_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgt_t_jumpnv_t_r9_2: reloc is immext = 0xffffffff & J4_cmpgt_t_jumpnv_t_r9_2_0 & J4_cmpgt_t_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgt_t_jumpnv_t_r9_2_0 << 0) + (J4_cmpgt_t_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgt_t_jumpnv_nt_r9_2: reloc is                       J4_cmpgt_t_jumpnv_nt_r9_2_0 & J4_cmpgt_t_jumpnv_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgt_t_jumpnv_nt_r9_2_0 << 0) + (J4_cmpgt_t_jumpnv_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgt_t_jumpnv_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpgt_t_jumpnv_nt_r9_2_0 & J4_cmpgt_t_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgt_t_jumpnv_nt_r9_2_0 << 0) + (J4_cmpgt_t_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtu_t_jumpnv_t_r9_2: reloc is                       J4_cmpgtu_t_jumpnv_t_r9_2_0 & J4_cmpgtu_t_jumpnv_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtu_t_jumpnv_t_r9_2_0 << 0) + (J4_cmpgtu_t_jumpnv_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtu_t_jumpnv_t_r9_2: reloc is immext = 0xffffffff & J4_cmpgtu_t_jumpnv_t_r9_2_0 & J4_cmpgtu_t_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtu_t_jumpnv_t_r9_2_0 << 0) + (J4_cmpgtu_t_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtu_t_jumpnv_nt_r9_2: reloc is                       J4_cmpgtu_t_jumpnv_nt_r9_2_0 & J4_cmpgtu_t_jumpnv_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtu_t_jumpnv_nt_r9_2_0 << 0) + (J4_cmpgtu_t_jumpnv_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtu_t_jumpnv_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpgtu_t_jumpnv_nt_r9_2_0 & J4_cmpgtu_t_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtu_t_jumpnv_nt_r9_2_0 << 0) + (J4_cmpgtu_t_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmplt_t_jumpnv_t_r9_2: reloc is                       J4_cmplt_t_jumpnv_t_r9_2_0 & J4_cmplt_t_jumpnv_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmplt_t_jumpnv_t_r9_2_0 << 0) + (J4_cmplt_t_jumpnv_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmplt_t_jumpnv_t_r9_2: reloc is immext = 0xffffffff & J4_cmplt_t_jumpnv_t_r9_2_0 & J4_cmplt_t_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmplt_t_jumpnv_t_r9_2_0 << 0) + (J4_cmplt_t_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmplt_t_jumpnv_nt_r9_2: reloc is                       J4_cmplt_t_jumpnv_nt_r9_2_0 & J4_cmplt_t_jumpnv_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmplt_t_jumpnv_nt_r9_2_0 << 0) + (J4_cmplt_t_jumpnv_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmplt_t_jumpnv_nt_r9_2: reloc is immext = 0xffffffff & J4_cmplt_t_jumpnv_nt_r9_2_0 & J4_cmplt_t_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmplt_t_jumpnv_nt_r9_2_0 << 0) + (J4_cmplt_t_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpltu_t_jumpnv_t_r9_2: reloc is                       J4_cmpltu_t_jumpnv_t_r9_2_0 & J4_cmpltu_t_jumpnv_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpltu_t_jumpnv_t_r9_2_0 << 0) + (J4_cmpltu_t_jumpnv_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpltu_t_jumpnv_t_r9_2: reloc is immext = 0xffffffff & J4_cmpltu_t_jumpnv_t_r9_2_0 & J4_cmpltu_t_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpltu_t_jumpnv_t_r9_2_0 << 0) + (J4_cmpltu_t_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpltu_t_jumpnv_nt_r9_2: reloc is                       J4_cmpltu_t_jumpnv_nt_r9_2_0 & J4_cmpltu_t_jumpnv_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpltu_t_jumpnv_nt_r9_2_0 << 0) + (J4_cmpltu_t_jumpnv_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpltu_t_jumpnv_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpltu_t_jumpnv_nt_r9_2_0 & J4_cmpltu_t_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpltu_t_jumpnv_nt_r9_2_0 << 0) + (J4_cmpltu_t_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeq_f_jumpnv_t_r9_2: reloc is                       J4_cmpeq_f_jumpnv_t_r9_2_0 & J4_cmpeq_f_jumpnv_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeq_f_jumpnv_t_r9_2_0 << 0) + (J4_cmpeq_f_jumpnv_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeq_f_jumpnv_t_r9_2: reloc is immext = 0xffffffff & J4_cmpeq_f_jumpnv_t_r9_2_0 & J4_cmpeq_f_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpeq_f_jumpnv_t_r9_2_0 << 0) + (J4_cmpeq_f_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpeq_f_jumpnv_nt_r9_2: reloc is                       J4_cmpeq_f_jumpnv_nt_r9_2_0 & J4_cmpeq_f_jumpnv_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpeq_f_jumpnv_nt_r9_2_0 << 0) + (J4_cmpeq_f_jumpnv_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpeq_f_jumpnv_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpeq_f_jumpnv_nt_r9_2_0 & J4_cmpeq_f_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpeq_f_jumpnv_nt_r9_2_0 << 0) + (J4_cmpeq_f_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgt_f_jumpnv_t_r9_2: reloc is                       J4_cmpgt_f_jumpnv_t_r9_2_0 & J4_cmpgt_f_jumpnv_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgt_f_jumpnv_t_r9_2_0 << 0) + (J4_cmpgt_f_jumpnv_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgt_f_jumpnv_t_r9_2: reloc is immext = 0xffffffff & J4_cmpgt_f_jumpnv_t_r9_2_0 & J4_cmpgt_f_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgt_f_jumpnv_t_r9_2_0 << 0) + (J4_cmpgt_f_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgt_f_jumpnv_nt_r9_2: reloc is                       J4_cmpgt_f_jumpnv_nt_r9_2_0 & J4_cmpgt_f_jumpnv_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgt_f_jumpnv_nt_r9_2_0 << 0) + (J4_cmpgt_f_jumpnv_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgt_f_jumpnv_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpgt_f_jumpnv_nt_r9_2_0 & J4_cmpgt_f_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgt_f_jumpnv_nt_r9_2_0 << 0) + (J4_cmpgt_f_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtu_f_jumpnv_t_r9_2: reloc is                       J4_cmpgtu_f_jumpnv_t_r9_2_0 & J4_cmpgtu_f_jumpnv_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtu_f_jumpnv_t_r9_2_0 << 0) + (J4_cmpgtu_f_jumpnv_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtu_f_jumpnv_t_r9_2: reloc is immext = 0xffffffff & J4_cmpgtu_f_jumpnv_t_r9_2_0 & J4_cmpgtu_f_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtu_f_jumpnv_t_r9_2_0 << 0) + (J4_cmpgtu_f_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpgtu_f_jumpnv_nt_r9_2: reloc is                       J4_cmpgtu_f_jumpnv_nt_r9_2_0 & J4_cmpgtu_f_jumpnv_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpgtu_f_jumpnv_nt_r9_2_0 << 0) + (J4_cmpgtu_f_jumpnv_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpgtu_f_jumpnv_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpgtu_f_jumpnv_nt_r9_2_0 & J4_cmpgtu_f_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpgtu_f_jumpnv_nt_r9_2_0 << 0) + (J4_cmpgtu_f_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmplt_f_jumpnv_t_r9_2: reloc is                       J4_cmplt_f_jumpnv_t_r9_2_0 & J4_cmplt_f_jumpnv_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmplt_f_jumpnv_t_r9_2_0 << 0) + (J4_cmplt_f_jumpnv_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmplt_f_jumpnv_t_r9_2: reloc is immext = 0xffffffff & J4_cmplt_f_jumpnv_t_r9_2_0 & J4_cmplt_f_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmplt_f_jumpnv_t_r9_2_0 << 0) + (J4_cmplt_f_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmplt_f_jumpnv_nt_r9_2: reloc is                       J4_cmplt_f_jumpnv_nt_r9_2_0 & J4_cmplt_f_jumpnv_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmplt_f_jumpnv_nt_r9_2_0 << 0) + (J4_cmplt_f_jumpnv_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmplt_f_jumpnv_nt_r9_2: reloc is immext = 0xffffffff & J4_cmplt_f_jumpnv_nt_r9_2_0 & J4_cmplt_f_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmplt_f_jumpnv_nt_r9_2_0 << 0) + (J4_cmplt_f_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpltu_f_jumpnv_t_r9_2: reloc is                       J4_cmpltu_f_jumpnv_t_r9_2_0 & J4_cmpltu_f_jumpnv_t_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpltu_f_jumpnv_t_r9_2_0 << 0) + (J4_cmpltu_f_jumpnv_t_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpltu_f_jumpnv_t_r9_2: reloc is immext = 0xffffffff & J4_cmpltu_f_jumpnv_t_r9_2_0 & J4_cmpltu_f_jumpnv_t_r9_2_1 [ reloc = pkt_start + (((J4_cmpltu_f_jumpnv_t_r9_2_0 << 0) + (J4_cmpltu_f_jumpnv_t_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J4_cmpltu_f_jumpnv_nt_r9_2: reloc is                       J4_cmpltu_f_jumpnv_nt_r9_2_0 & J4_cmpltu_f_jumpnv_nt_r9_2_1 [ reloc = ((pkt_start + (((J4_cmpltu_f_jumpnv_nt_r9_2_0 << 0) + (J4_cmpltu_f_jumpnv_nt_r9_2_1 << 7)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J4_cmpltu_f_jumpnv_nt_r9_2: reloc is immext = 0xffffffff & J4_cmpltu_f_jumpnv_nt_r9_2_0 & J4_cmpltu_f_jumpnv_nt_r9_2_1 [ reloc = pkt_start + (((J4_cmpltu_f_jumpnv_nt_r9_2_0 << 0) + (J4_cmpltu_f_jumpnv_nt_r9_2_1 << 7)) << 2); ] { tmp = reloc:4; export tmp; }

J2_call_r22_2: reloc is                       J2_call_r22_2_0 & J2_call_r22_2_1 [ reloc = ((pkt_start + (((J2_call_r22_2_0 << 0) + (J2_call_r22_2_1 << 13)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_call_r22_2: reloc is immext = 0xffffffff & J2_call_r22_2_0 & J2_call_r22_2_1 [ reloc = pkt_start + (((J2_call_r22_2_0 << 0) + (J2_call_r22_2_1 << 13)) << 2); ] { tmp = reloc:4; export tmp; }

J2_callt_r15_2: reloc is                       J2_callt_r15_2_0 & J2_callt_r15_2_1 & J2_callt_r15_2_2 & J2_callt_r15_2_3 [ reloc = ((pkt_start + (((((J2_callt_r15_2_0 << 0) + (J2_callt_r15_2_1 << 7)) + (J2_callt_r15_2_2 << 8)) + (J2_callt_r15_2_3 << 13)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_callt_r15_2: reloc is immext = 0xffffffff & J2_callt_r15_2_0 & J2_callt_r15_2_1 & J2_callt_r15_2_2 & J2_callt_r15_2_3 [ reloc = pkt_start + (((((J2_callt_r15_2_0 << 0) + (J2_callt_r15_2_1 << 7)) + (J2_callt_r15_2_2 << 8)) + (J2_callt_r15_2_3 << 13)) << 2); ] { tmp = reloc:4; export tmp; }

J2_callf_r15_2: reloc is                       J2_callf_r15_2_0 & J2_callf_r15_2_1 & J2_callf_r15_2_2 & J2_callf_r15_2_3 [ reloc = ((pkt_start + (((((J2_callf_r15_2_0 << 0) + (J2_callf_r15_2_1 << 7)) + (J2_callf_r15_2_2 << 8)) + (J2_callf_r15_2_3 << 13)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_callf_r15_2: reloc is immext = 0xffffffff & J2_callf_r15_2_0 & J2_callf_r15_2_1 & J2_callf_r15_2_2 & J2_callf_r15_2_3 [ reloc = pkt_start + (((((J2_callf_r15_2_0 << 0) + (J2_callf_r15_2_1 << 7)) + (J2_callf_r15_2_2 << 8)) + (J2_callf_r15_2_3 << 13)) << 2); ] { tmp = reloc:4; export tmp; }

J2_loop0r_r7_2: reloc is                       J2_loop0r_r7_2_0 & J2_loop0r_r7_2_1 [ reloc = ((pkt_start + (((J2_loop0r_r7_2_0 << 0) + (J2_loop0r_r7_2_1 << 2)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_loop0r_r7_2: reloc is immext = 0xffffffff & J2_loop0r_r7_2_0 & J2_loop0r_r7_2_1 [ reloc = pkt_start + (((J2_loop0r_r7_2_0 << 0) + (J2_loop0r_r7_2_1 << 2)) << 2); ] { tmp = reloc:4; export tmp; }

J2_loop1r_r7_2: reloc is                       J2_loop1r_r7_2_0 & J2_loop1r_r7_2_1 [ reloc = ((pkt_start + (((J2_loop1r_r7_2_0 << 0) + (J2_loop1r_r7_2_1 << 2)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_loop1r_r7_2: reloc is immext = 0xffffffff & J2_loop1r_r7_2_0 & J2_loop1r_r7_2_1 [ reloc = pkt_start + (((J2_loop1r_r7_2_0 << 0) + (J2_loop1r_r7_2_1 << 2)) << 2); ] { tmp = reloc:4; export tmp; }

J2_loop0i_r7_2: reloc is                       J2_loop0i_r7_2_0 & J2_loop0i_r7_2_1 [ reloc = ((pkt_start + (((J2_loop0i_r7_2_0 << 0) + (J2_loop0i_r7_2_1 << 2)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_loop0i_r7_2: reloc is immext = 0xffffffff & J2_loop0i_r7_2_0 & J2_loop0i_r7_2_1 [ reloc = pkt_start + (((J2_loop0i_r7_2_0 << 0) + (J2_loop0i_r7_2_1 << 2)) << 2); ] { tmp = reloc:4; export tmp; }

J2_loop0i_U10: reloc is J2_loop0i_U10_0 & J2_loop0i_U10_1 & J2_loop0i_U10_2 [ reloc = ((J2_loop0i_U10_0 << 0) + (J2_loop0i_U10_1 << 2)) + (J2_loop0i_U10_2 << 5); ] { tmp = reloc:4; export tmp; }

J2_loop1i_r7_2: reloc is                       J2_loop1i_r7_2_0 & J2_loop1i_r7_2_1 [ reloc = ((pkt_start + (((J2_loop1i_r7_2_0 << 0) + (J2_loop1i_r7_2_1 << 2)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_loop1i_r7_2: reloc is immext = 0xffffffff & J2_loop1i_r7_2_0 & J2_loop1i_r7_2_1 [ reloc = pkt_start + (((J2_loop1i_r7_2_0 << 0) + (J2_loop1i_r7_2_1 << 2)) << 2); ] { tmp = reloc:4; export tmp; }

J2_loop1i_U10: reloc is J2_loop1i_U10_0 & J2_loop1i_U10_1 & J2_loop1i_U10_2 [ reloc = ((J2_loop1i_U10_0 << 0) + (J2_loop1i_U10_1 << 2)) + (J2_loop1i_U10_2 << 5); ] { tmp = reloc:4; export tmp; }

J2_ploop1sr_r7_2: reloc is                       J2_ploop1sr_r7_2_0 & J2_ploop1sr_r7_2_1 [ reloc = ((pkt_start + (((J2_ploop1sr_r7_2_0 << 0) + (J2_ploop1sr_r7_2_1 << 2)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_ploop1sr_r7_2: reloc is immext = 0xffffffff & J2_ploop1sr_r7_2_0 & J2_ploop1sr_r7_2_1 [ reloc = pkt_start + (((J2_ploop1sr_r7_2_0 << 0) + (J2_ploop1sr_r7_2_1 << 2)) << 2); ] { tmp = reloc:4; export tmp; }

J2_ploop1si_r7_2: reloc is                       J2_ploop1si_r7_2_0 & J2_ploop1si_r7_2_1 [ reloc = ((pkt_start + (((J2_ploop1si_r7_2_0 << 0) + (J2_ploop1si_r7_2_1 << 2)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_ploop1si_r7_2: reloc is immext = 0xffffffff & J2_ploop1si_r7_2_0 & J2_ploop1si_r7_2_1 [ reloc = pkt_start + (((J2_ploop1si_r7_2_0 << 0) + (J2_ploop1si_r7_2_1 << 2)) << 2); ] { tmp = reloc:4; export tmp; }

J2_ploop1si_U10: reloc is J2_ploop1si_U10_0 & J2_ploop1si_U10_1 & J2_ploop1si_U10_2 [ reloc = ((J2_ploop1si_U10_0 << 0) + (J2_ploop1si_U10_1 << 2)) + (J2_ploop1si_U10_2 << 5); ] { tmp = reloc:4; export tmp; }

J2_ploop2sr_r7_2: reloc is                       J2_ploop2sr_r7_2_0 & J2_ploop2sr_r7_2_1 [ reloc = ((pkt_start + (((J2_ploop2sr_r7_2_0 << 0) + (J2_ploop2sr_r7_2_1 << 2)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_ploop2sr_r7_2: reloc is immext = 0xffffffff & J2_ploop2sr_r7_2_0 & J2_ploop2sr_r7_2_1 [ reloc = pkt_start + (((J2_ploop2sr_r7_2_0 << 0) + (J2_ploop2sr_r7_2_1 << 2)) << 2); ] { tmp = reloc:4; export tmp; }

J2_ploop2si_r7_2: reloc is                       J2_ploop2si_r7_2_0 & J2_ploop2si_r7_2_1 [ reloc = ((pkt_start + (((J2_ploop2si_r7_2_0 << 0) + (J2_ploop2si_r7_2_1 << 2)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_ploop2si_r7_2: reloc is immext = 0xffffffff & J2_ploop2si_r7_2_0 & J2_ploop2si_r7_2_1 [ reloc = pkt_start + (((J2_ploop2si_r7_2_0 << 0) + (J2_ploop2si_r7_2_1 << 2)) << 2); ] { tmp = reloc:4; export tmp; }

J2_ploop2si_U10: reloc is J2_ploop2si_U10_0 & J2_ploop2si_U10_1 & J2_ploop2si_U10_2 [ reloc = ((J2_ploop2si_U10_0 << 0) + (J2_ploop2si_U10_1 << 2)) + (J2_ploop2si_U10_2 << 5); ] { tmp = reloc:4; export tmp; }

J2_ploop3sr_r7_2: reloc is                       J2_ploop3sr_r7_2_0 & J2_ploop3sr_r7_2_1 [ reloc = ((pkt_start + (((J2_ploop3sr_r7_2_0 << 0) + (J2_ploop3sr_r7_2_1 << 2)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_ploop3sr_r7_2: reloc is immext = 0xffffffff & J2_ploop3sr_r7_2_0 & J2_ploop3sr_r7_2_1 [ reloc = pkt_start + (((J2_ploop3sr_r7_2_0 << 0) + (J2_ploop3sr_r7_2_1 << 2)) << 2); ] { tmp = reloc:4; export tmp; }

J2_ploop3si_r7_2: reloc is                       J2_ploop3si_r7_2_0 & J2_ploop3si_r7_2_1 [ reloc = ((pkt_start + (((J2_ploop3si_r7_2_0 << 0) + (J2_ploop3si_r7_2_1 << 2)) << 2)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
J2_ploop3si_r7_2: reloc is immext = 0xffffffff & J2_ploop3si_r7_2_0 & J2_ploop3si_r7_2_1 [ reloc = pkt_start + (((J2_ploop3si_r7_2_0 << 0) + (J2_ploop3si_r7_2_1 << 2)) << 2); ] { tmp = reloc:4; export tmp; }

J2_ploop3si_U10: reloc is J2_ploop3si_U10_0 & J2_ploop3si_U10_1 & J2_ploop3si_U10_2 [ reloc = ((J2_ploop3si_U10_0 << 0) + (J2_ploop3si_U10_1 << 2)) + (J2_ploop3si_U10_2 << 5); ] { tmp = reloc:4; export tmp; }

L2_loadrub_io_s11_0: reloc is                       L2_loadrub_io_s11_0_0 & L2_loadrub_io_s11_0_1 [ reloc = (((L2_loadrub_io_s11_0_0 << 0) + (L2_loadrub_io_s11_0_1 << 9)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_loadrub_io_s11_0: reloc is immext = 0xffffffff & L2_loadrub_io_s11_0_0 & L2_loadrub_io_s11_0_1 [ reloc = (L2_loadrub_io_s11_0_0 << 0) + (L2_loadrub_io_s11_0_1 << 9); ] { tmp = reloc:4; export tmp; }

L4_loadrub_ur_u2: reloc is L4_loadrub_ur_u2_0 & L4_loadrub_ur_u2_1 [ reloc = (L4_loadrub_ur_u2_0 << 0) + (L4_loadrub_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_loadrub_ur_U6: reloc is L4_loadrub_ur_U6_0 & L4_loadrub_ur_U6_1 [ reloc = (L4_loadrub_ur_U6_0 << 0) + (L4_loadrub_ur_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L4_loadrub_ap_U6: reloc is L4_loadrub_ap_U6_0 & L4_loadrub_ap_U6_1 [ reloc = (L4_loadrub_ap_U6_0 << 0) + (L4_loadrub_ap_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L2_loadrub_pi_s4_0: reloc is L2_loadrub_pi_s4_0_0 [ reloc = L2_loadrub_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L2_loadrub_pci_s4_0: reloc is L2_loadrub_pci_s4_0_0 [ reloc = L2_loadrub_pci_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L2_loadrb_io_s11_0: reloc is                       L2_loadrb_io_s11_0_0 & L2_loadrb_io_s11_0_1 [ reloc = (((L2_loadrb_io_s11_0_0 << 0) + (L2_loadrb_io_s11_0_1 << 9)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_loadrb_io_s11_0: reloc is immext = 0xffffffff & L2_loadrb_io_s11_0_0 & L2_loadrb_io_s11_0_1 [ reloc = (L2_loadrb_io_s11_0_0 << 0) + (L2_loadrb_io_s11_0_1 << 9); ] { tmp = reloc:4; export tmp; }

L4_loadrb_ur_u2: reloc is L4_loadrb_ur_u2_0 & L4_loadrb_ur_u2_1 [ reloc = (L4_loadrb_ur_u2_0 << 0) + (L4_loadrb_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_loadrb_ur_U6: reloc is L4_loadrb_ur_U6_0 & L4_loadrb_ur_U6_1 [ reloc = (L4_loadrb_ur_U6_0 << 0) + (L4_loadrb_ur_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L4_loadrb_ap_U6: reloc is L4_loadrb_ap_U6_0 & L4_loadrb_ap_U6_1 [ reloc = (L4_loadrb_ap_U6_0 << 0) + (L4_loadrb_ap_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L2_loadrb_pi_s4_0: reloc is L2_loadrb_pi_s4_0_0 [ reloc = L2_loadrb_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L2_loadrb_pci_s4_0: reloc is L2_loadrb_pci_s4_0_0 [ reloc = L2_loadrb_pci_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L2_loadruh_io_s11_1: reloc is                       L2_loadruh_io_s11_1_0 & L2_loadruh_io_s11_1_1 [ reloc = ((((L2_loadruh_io_s11_1_0 << 0) + (L2_loadruh_io_s11_1_1 << 9)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_loadruh_io_s11_1: reloc is immext = 0xffffffff & L2_loadruh_io_s11_1_0 & L2_loadruh_io_s11_1_1 [ reloc = ((L2_loadruh_io_s11_1_0 << 0) + (L2_loadruh_io_s11_1_1 << 9)) << 1; ] { tmp = reloc:4; export tmp; }

L4_loadruh_ur_u2: reloc is L4_loadruh_ur_u2_0 & L4_loadruh_ur_u2_1 [ reloc = (L4_loadruh_ur_u2_0 << 0) + (L4_loadruh_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_loadruh_ur_U6: reloc is L4_loadruh_ur_U6_0 & L4_loadruh_ur_U6_1 [ reloc = (L4_loadruh_ur_U6_0 << 0) + (L4_loadruh_ur_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L4_loadruh_ap_U6: reloc is L4_loadruh_ap_U6_0 & L4_loadruh_ap_U6_1 [ reloc = (L4_loadruh_ap_U6_0 << 0) + (L4_loadruh_ap_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L2_loadruh_pi_s4_1: reloc is L2_loadruh_pi_s4_1_0 [ reloc = (L2_loadruh_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_loadruh_pci_s4_1: reloc is L2_loadruh_pci_s4_1_0 [ reloc = (L2_loadruh_pci_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_loadrh_io_s11_1: reloc is                       L2_loadrh_io_s11_1_0 & L2_loadrh_io_s11_1_1 [ reloc = ((((L2_loadrh_io_s11_1_0 << 0) + (L2_loadrh_io_s11_1_1 << 9)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_loadrh_io_s11_1: reloc is immext = 0xffffffff & L2_loadrh_io_s11_1_0 & L2_loadrh_io_s11_1_1 [ reloc = ((L2_loadrh_io_s11_1_0 << 0) + (L2_loadrh_io_s11_1_1 << 9)) << 1; ] { tmp = reloc:4; export tmp; }

L4_loadrh_ur_u2: reloc is L4_loadrh_ur_u2_0 & L4_loadrh_ur_u2_1 [ reloc = (L4_loadrh_ur_u2_0 << 0) + (L4_loadrh_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_loadrh_ur_U6: reloc is L4_loadrh_ur_U6_0 & L4_loadrh_ur_U6_1 [ reloc = (L4_loadrh_ur_U6_0 << 0) + (L4_loadrh_ur_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L4_loadrh_ap_U6: reloc is L4_loadrh_ap_U6_0 & L4_loadrh_ap_U6_1 [ reloc = (L4_loadrh_ap_U6_0 << 0) + (L4_loadrh_ap_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L2_loadrh_pi_s4_1: reloc is L2_loadrh_pi_s4_1_0 [ reloc = (L2_loadrh_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_loadrh_pci_s4_1: reloc is L2_loadrh_pci_s4_1_0 [ reloc = (L2_loadrh_pci_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_loadri_io_s11_2: reloc is                       L2_loadri_io_s11_2_0 & L2_loadri_io_s11_2_1 [ reloc = ((((L2_loadri_io_s11_2_0 << 0) + (L2_loadri_io_s11_2_1 << 9)) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_loadri_io_s11_2: reloc is immext = 0xffffffff & L2_loadri_io_s11_2_0 & L2_loadri_io_s11_2_1 [ reloc = ((L2_loadri_io_s11_2_0 << 0) + (L2_loadri_io_s11_2_1 << 9)) << 2; ] { tmp = reloc:4; export tmp; }

L4_loadri_ur_u2: reloc is L4_loadri_ur_u2_0 & L4_loadri_ur_u2_1 [ reloc = (L4_loadri_ur_u2_0 << 0) + (L4_loadri_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_loadri_ur_U6: reloc is L4_loadri_ur_U6_0 & L4_loadri_ur_U6_1 [ reloc = (L4_loadri_ur_U6_0 << 0) + (L4_loadri_ur_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L4_loadri_ap_U6: reloc is L4_loadri_ap_U6_0 & L4_loadri_ap_U6_1 [ reloc = (L4_loadri_ap_U6_0 << 0) + (L4_loadri_ap_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L2_loadri_pi_s4_2: reloc is L2_loadri_pi_s4_2_0 [ reloc = (L2_loadri_pi_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L2_loadri_pci_s4_2: reloc is L2_loadri_pci_s4_2_0 [ reloc = (L2_loadri_pci_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L2_loadrd_io_s11_3: reloc is                       L2_loadrd_io_s11_3_0 & L2_loadrd_io_s11_3_1 [ reloc = ((((L2_loadrd_io_s11_3_0 << 0) + (L2_loadrd_io_s11_3_1 << 9)) << 3) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_loadrd_io_s11_3: reloc is immext = 0xffffffff & L2_loadrd_io_s11_3_0 & L2_loadrd_io_s11_3_1 [ reloc = ((L2_loadrd_io_s11_3_0 << 0) + (L2_loadrd_io_s11_3_1 << 9)) << 3; ] { tmp = reloc:4; export tmp; }

L4_loadrd_ur_u2: reloc is L4_loadrd_ur_u2_0 & L4_loadrd_ur_u2_1 [ reloc = (L4_loadrd_ur_u2_0 << 0) + (L4_loadrd_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_loadrd_ur_U6: reloc is L4_loadrd_ur_U6_0 & L4_loadrd_ur_U6_1 [ reloc = (L4_loadrd_ur_U6_0 << 0) + (L4_loadrd_ur_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L4_loadrd_ap_U6: reloc is L4_loadrd_ap_U6_0 & L4_loadrd_ap_U6_1 [ reloc = (L4_loadrd_ap_U6_0 << 0) + (L4_loadrd_ap_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L2_loadrd_pi_s4_3: reloc is L2_loadrd_pi_s4_3_0 [ reloc = (L2_loadrd_pi_s4_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

L2_loadrd_pci_s4_3: reloc is L2_loadrd_pci_s4_3_0 [ reloc = (L2_loadrd_pci_s4_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

L2_loadbzw2_io_s11_1: reloc is                       L2_loadbzw2_io_s11_1_0 & L2_loadbzw2_io_s11_1_1 [ reloc = ((((L2_loadbzw2_io_s11_1_0 << 0) + (L2_loadbzw2_io_s11_1_1 << 9)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_loadbzw2_io_s11_1: reloc is immext = 0xffffffff & L2_loadbzw2_io_s11_1_0 & L2_loadbzw2_io_s11_1_1 [ reloc = ((L2_loadbzw2_io_s11_1_0 << 0) + (L2_loadbzw2_io_s11_1_1 << 9)) << 1; ] { tmp = reloc:4; export tmp; }

L4_loadbzw2_ur_u2: reloc is L4_loadbzw2_ur_u2_0 & L4_loadbzw2_ur_u2_1 [ reloc = (L4_loadbzw2_ur_u2_0 << 0) + (L4_loadbzw2_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_loadbzw2_ur_U6: reloc is L4_loadbzw2_ur_U6_0 & L4_loadbzw2_ur_U6_1 [ reloc = (L4_loadbzw2_ur_U6_0 << 0) + (L4_loadbzw2_ur_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L4_loadbzw2_ap_U6: reloc is L4_loadbzw2_ap_U6_0 & L4_loadbzw2_ap_U6_1 [ reloc = (L4_loadbzw2_ap_U6_0 << 0) + (L4_loadbzw2_ap_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L2_loadbzw2_pi_s4_1: reloc is L2_loadbzw2_pi_s4_1_0 [ reloc = (L2_loadbzw2_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_loadbzw2_pci_s4_1: reloc is L2_loadbzw2_pci_s4_1_0 [ reloc = (L2_loadbzw2_pci_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_loadbzw4_io_s11_2: reloc is                       L2_loadbzw4_io_s11_2_0 & L2_loadbzw4_io_s11_2_1 [ reloc = ((((L2_loadbzw4_io_s11_2_0 << 0) + (L2_loadbzw4_io_s11_2_1 << 9)) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_loadbzw4_io_s11_2: reloc is immext = 0xffffffff & L2_loadbzw4_io_s11_2_0 & L2_loadbzw4_io_s11_2_1 [ reloc = ((L2_loadbzw4_io_s11_2_0 << 0) + (L2_loadbzw4_io_s11_2_1 << 9)) << 2; ] { tmp = reloc:4; export tmp; }

L4_loadbzw4_ur_u2: reloc is L4_loadbzw4_ur_u2_0 & L4_loadbzw4_ur_u2_1 [ reloc = (L4_loadbzw4_ur_u2_0 << 0) + (L4_loadbzw4_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_loadbzw4_ur_U6: reloc is L4_loadbzw4_ur_U6_0 & L4_loadbzw4_ur_U6_1 [ reloc = (L4_loadbzw4_ur_U6_0 << 0) + (L4_loadbzw4_ur_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L4_loadbzw4_ap_U6: reloc is L4_loadbzw4_ap_U6_0 & L4_loadbzw4_ap_U6_1 [ reloc = (L4_loadbzw4_ap_U6_0 << 0) + (L4_loadbzw4_ap_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L2_loadbzw4_pi_s4_2: reloc is L2_loadbzw4_pi_s4_2_0 [ reloc = (L2_loadbzw4_pi_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L2_loadbzw4_pci_s4_2: reloc is L2_loadbzw4_pci_s4_2_0 [ reloc = (L2_loadbzw4_pci_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L2_loadbsw2_io_s11_1: reloc is                       L2_loadbsw2_io_s11_1_0 & L2_loadbsw2_io_s11_1_1 [ reloc = ((((L2_loadbsw2_io_s11_1_0 << 0) + (L2_loadbsw2_io_s11_1_1 << 9)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_loadbsw2_io_s11_1: reloc is immext = 0xffffffff & L2_loadbsw2_io_s11_1_0 & L2_loadbsw2_io_s11_1_1 [ reloc = ((L2_loadbsw2_io_s11_1_0 << 0) + (L2_loadbsw2_io_s11_1_1 << 9)) << 1; ] { tmp = reloc:4; export tmp; }

L4_loadbsw2_ur_u2: reloc is L4_loadbsw2_ur_u2_0 & L4_loadbsw2_ur_u2_1 [ reloc = (L4_loadbsw2_ur_u2_0 << 0) + (L4_loadbsw2_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_loadbsw2_ur_U6: reloc is L4_loadbsw2_ur_U6_0 & L4_loadbsw2_ur_U6_1 [ reloc = (L4_loadbsw2_ur_U6_0 << 0) + (L4_loadbsw2_ur_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L4_loadbsw2_ap_U6: reloc is L4_loadbsw2_ap_U6_0 & L4_loadbsw2_ap_U6_1 [ reloc = (L4_loadbsw2_ap_U6_0 << 0) + (L4_loadbsw2_ap_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L2_loadbsw2_pi_s4_1: reloc is L2_loadbsw2_pi_s4_1_0 [ reloc = (L2_loadbsw2_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_loadbsw2_pci_s4_1: reloc is L2_loadbsw2_pci_s4_1_0 [ reloc = (L2_loadbsw2_pci_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_loadbsw4_io_s11_2: reloc is                       L2_loadbsw4_io_s11_2_0 & L2_loadbsw4_io_s11_2_1 [ reloc = ((((L2_loadbsw4_io_s11_2_0 << 0) + (L2_loadbsw4_io_s11_2_1 << 9)) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_loadbsw4_io_s11_2: reloc is immext = 0xffffffff & L2_loadbsw4_io_s11_2_0 & L2_loadbsw4_io_s11_2_1 [ reloc = ((L2_loadbsw4_io_s11_2_0 << 0) + (L2_loadbsw4_io_s11_2_1 << 9)) << 2; ] { tmp = reloc:4; export tmp; }

L4_loadbsw4_ur_u2: reloc is L4_loadbsw4_ur_u2_0 & L4_loadbsw4_ur_u2_1 [ reloc = (L4_loadbsw4_ur_u2_0 << 0) + (L4_loadbsw4_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_loadbsw4_ur_U6: reloc is L4_loadbsw4_ur_U6_0 & L4_loadbsw4_ur_U6_1 [ reloc = (L4_loadbsw4_ur_U6_0 << 0) + (L4_loadbsw4_ur_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L4_loadbsw4_ap_U6: reloc is L4_loadbsw4_ap_U6_0 & L4_loadbsw4_ap_U6_1 [ reloc = (L4_loadbsw4_ap_U6_0 << 0) + (L4_loadbsw4_ap_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L2_loadbsw4_pi_s4_2: reloc is L2_loadbsw4_pi_s4_2_0 [ reloc = (L2_loadbsw4_pi_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L2_loadbsw4_pci_s4_2: reloc is L2_loadbsw4_pci_s4_2_0 [ reloc = (L2_loadbsw4_pci_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L2_loadalignh_io_s11_1: reloc is                       L2_loadalignh_io_s11_1_0 & L2_loadalignh_io_s11_1_1 [ reloc = ((((L2_loadalignh_io_s11_1_0 << 0) + (L2_loadalignh_io_s11_1_1 << 9)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_loadalignh_io_s11_1: reloc is immext = 0xffffffff & L2_loadalignh_io_s11_1_0 & L2_loadalignh_io_s11_1_1 [ reloc = ((L2_loadalignh_io_s11_1_0 << 0) + (L2_loadalignh_io_s11_1_1 << 9)) << 1; ] { tmp = reloc:4; export tmp; }

L4_loadalignh_ur_u2: reloc is L4_loadalignh_ur_u2_0 & L4_loadalignh_ur_u2_1 [ reloc = (L4_loadalignh_ur_u2_0 << 0) + (L4_loadalignh_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_loadalignh_ur_U6: reloc is L4_loadalignh_ur_U6_0 & L4_loadalignh_ur_U6_1 [ reloc = (L4_loadalignh_ur_U6_0 << 0) + (L4_loadalignh_ur_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L4_loadalignh_ap_U6: reloc is L4_loadalignh_ap_U6_0 & L4_loadalignh_ap_U6_1 [ reloc = (L4_loadalignh_ap_U6_0 << 0) + (L4_loadalignh_ap_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L2_loadalignh_pi_s4_1: reloc is L2_loadalignh_pi_s4_1_0 [ reloc = (L2_loadalignh_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_loadalignh_pci_s4_1: reloc is L2_loadalignh_pci_s4_1_0 [ reloc = (L2_loadalignh_pci_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_loadalignb_io_s11_0: reloc is                       L2_loadalignb_io_s11_0_0 & L2_loadalignb_io_s11_0_1 [ reloc = (((L2_loadalignb_io_s11_0_0 << 0) + (L2_loadalignb_io_s11_0_1 << 9)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_loadalignb_io_s11_0: reloc is immext = 0xffffffff & L2_loadalignb_io_s11_0_0 & L2_loadalignb_io_s11_0_1 [ reloc = (L2_loadalignb_io_s11_0_0 << 0) + (L2_loadalignb_io_s11_0_1 << 9); ] { tmp = reloc:4; export tmp; }

L4_loadalignb_ur_u2: reloc is L4_loadalignb_ur_u2_0 & L4_loadalignb_ur_u2_1 [ reloc = (L4_loadalignb_ur_u2_0 << 0) + (L4_loadalignb_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_loadalignb_ur_U6: reloc is L4_loadalignb_ur_U6_0 & L4_loadalignb_ur_U6_1 [ reloc = (L4_loadalignb_ur_U6_0 << 0) + (L4_loadalignb_ur_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L4_loadalignb_ap_U6: reloc is L4_loadalignb_ap_U6_0 & L4_loadalignb_ap_U6_1 [ reloc = (L4_loadalignb_ap_U6_0 << 0) + (L4_loadalignb_ap_U6_1 << 2); ] { tmp = reloc:4; export tmp; }

L2_loadalignb_pi_s4_0: reloc is L2_loadalignb_pi_s4_0_0 [ reloc = L2_loadalignb_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L2_loadalignb_pci_s4_0: reloc is L2_loadalignb_pci_s4_0_0 [ reloc = L2_loadalignb_pci_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_storerb_io_s11_0: reloc is                       S2_storerb_io_s11_0_0 & S2_storerb_io_s11_0_1 & S2_storerb_io_s11_0_2 [ reloc = ((((S2_storerb_io_s11_0_0 << 0) + (S2_storerb_io_s11_0_1 << 8)) + (S2_storerb_io_s11_0_2 << 9)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_storerb_io_s11_0: reloc is immext = 0xffffffff & S2_storerb_io_s11_0_0 & S2_storerb_io_s11_0_1 & S2_storerb_io_s11_0_2 [ reloc = ((S2_storerb_io_s11_0_0 << 0) + (S2_storerb_io_s11_0_1 << 8)) + (S2_storerb_io_s11_0_2 << 9); ] { tmp = reloc:4; export tmp; }

S2_storerb_pi_s4_0: reloc is S2_storerb_pi_s4_0_0 [ reloc = S2_storerb_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_storerb_ap_U6: reloc is S4_storerb_ap_U6_0 [ reloc = S4_storerb_ap_U6_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_storerb_ur_u2: reloc is S4_storerb_ur_u2_0 & S4_storerb_ur_u2_1 [ reloc = (S4_storerb_ur_u2_0 << 0) + (S4_storerb_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_storerb_ur_U6: reloc is S4_storerb_ur_U6_0 [ reloc = S4_storerb_ur_U6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_storerb_pci_s4_0: reloc is S2_storerb_pci_s4_0_0 [ reloc = S2_storerb_pci_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_storerh_io_s11_1: reloc is                       S2_storerh_io_s11_1_0 & S2_storerh_io_s11_1_1 & S2_storerh_io_s11_1_2 [ reloc = (((((S2_storerh_io_s11_1_0 << 0) + (S2_storerh_io_s11_1_1 << 8)) + (S2_storerh_io_s11_1_2 << 9)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_storerh_io_s11_1: reloc is immext = 0xffffffff & S2_storerh_io_s11_1_0 & S2_storerh_io_s11_1_1 & S2_storerh_io_s11_1_2 [ reloc = (((S2_storerh_io_s11_1_0 << 0) + (S2_storerh_io_s11_1_1 << 8)) + (S2_storerh_io_s11_1_2 << 9)) << 1; ] { tmp = reloc:4; export tmp; }

S2_storerh_pi_s4_1: reloc is S2_storerh_pi_s4_1_0 [ reloc = (S2_storerh_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S4_storerh_ap_U6: reloc is S4_storerh_ap_U6_0 [ reloc = S4_storerh_ap_U6_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_storerh_ur_u2: reloc is S4_storerh_ur_u2_0 & S4_storerh_ur_u2_1 [ reloc = (S4_storerh_ur_u2_0 << 0) + (S4_storerh_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_storerh_ur_U6: reloc is S4_storerh_ur_U6_0 [ reloc = S4_storerh_ur_U6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_storerh_pci_s4_1: reloc is S2_storerh_pci_s4_1_0 [ reloc = (S2_storerh_pci_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S2_storerf_io_s11_1: reloc is                       S2_storerf_io_s11_1_0 & S2_storerf_io_s11_1_1 & S2_storerf_io_s11_1_2 [ reloc = (((((S2_storerf_io_s11_1_0 << 0) + (S2_storerf_io_s11_1_1 << 8)) + (S2_storerf_io_s11_1_2 << 9)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_storerf_io_s11_1: reloc is immext = 0xffffffff & S2_storerf_io_s11_1_0 & S2_storerf_io_s11_1_1 & S2_storerf_io_s11_1_2 [ reloc = (((S2_storerf_io_s11_1_0 << 0) + (S2_storerf_io_s11_1_1 << 8)) + (S2_storerf_io_s11_1_2 << 9)) << 1; ] { tmp = reloc:4; export tmp; }

S2_storerf_pi_s4_1: reloc is S2_storerf_pi_s4_1_0 [ reloc = (S2_storerf_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S4_storerf_ap_U6: reloc is S4_storerf_ap_U6_0 [ reloc = S4_storerf_ap_U6_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_storerf_ur_u2: reloc is S4_storerf_ur_u2_0 & S4_storerf_ur_u2_1 [ reloc = (S4_storerf_ur_u2_0 << 0) + (S4_storerf_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_storerf_ur_U6: reloc is S4_storerf_ur_U6_0 [ reloc = S4_storerf_ur_U6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_storerf_pci_s4_1: reloc is S2_storerf_pci_s4_1_0 [ reloc = (S2_storerf_pci_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S2_storeri_io_s11_2: reloc is                       S2_storeri_io_s11_2_0 & S2_storeri_io_s11_2_1 & S2_storeri_io_s11_2_2 [ reloc = (((((S2_storeri_io_s11_2_0 << 0) + (S2_storeri_io_s11_2_1 << 8)) + (S2_storeri_io_s11_2_2 << 9)) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_storeri_io_s11_2: reloc is immext = 0xffffffff & S2_storeri_io_s11_2_0 & S2_storeri_io_s11_2_1 & S2_storeri_io_s11_2_2 [ reloc = (((S2_storeri_io_s11_2_0 << 0) + (S2_storeri_io_s11_2_1 << 8)) + (S2_storeri_io_s11_2_2 << 9)) << 2; ] { tmp = reloc:4; export tmp; }

S2_storeri_pi_s4_2: reloc is S2_storeri_pi_s4_2_0 [ reloc = (S2_storeri_pi_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

S4_storeri_ap_U6: reloc is S4_storeri_ap_U6_0 [ reloc = S4_storeri_ap_U6_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_storeri_ur_u2: reloc is S4_storeri_ur_u2_0 & S4_storeri_ur_u2_1 [ reloc = (S4_storeri_ur_u2_0 << 0) + (S4_storeri_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_storeri_ur_U6: reloc is S4_storeri_ur_U6_0 [ reloc = S4_storeri_ur_U6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_storeri_pci_s4_2: reloc is S2_storeri_pci_s4_2_0 [ reloc = (S2_storeri_pci_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

S2_storerd_io_s11_3: reloc is                       S2_storerd_io_s11_3_0 & S2_storerd_io_s11_3_1 & S2_storerd_io_s11_3_2 [ reloc = (((((S2_storerd_io_s11_3_0 << 0) + (S2_storerd_io_s11_3_1 << 8)) + (S2_storerd_io_s11_3_2 << 9)) << 3) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_storerd_io_s11_3: reloc is immext = 0xffffffff & S2_storerd_io_s11_3_0 & S2_storerd_io_s11_3_1 & S2_storerd_io_s11_3_2 [ reloc = (((S2_storerd_io_s11_3_0 << 0) + (S2_storerd_io_s11_3_1 << 8)) + (S2_storerd_io_s11_3_2 << 9)) << 3; ] { tmp = reloc:4; export tmp; }

S2_storerd_pi_s4_3: reloc is S2_storerd_pi_s4_3_0 [ reloc = (S2_storerd_pi_s4_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

S4_storerd_ap_U6: reloc is S4_storerd_ap_U6_0 [ reloc = S4_storerd_ap_U6_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_storerd_ur_u2: reloc is S4_storerd_ur_u2_0 & S4_storerd_ur_u2_1 [ reloc = (S4_storerd_ur_u2_0 << 0) + (S4_storerd_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_storerd_ur_U6: reloc is S4_storerd_ur_U6_0 [ reloc = S4_storerd_ur_U6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_storerd_pci_s4_3: reloc is S2_storerd_pci_s4_3_0 [ reloc = (S2_storerd_pci_s4_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

S2_storerinew_io_s11_2: reloc is                       S2_storerinew_io_s11_2_0 & S2_storerinew_io_s11_2_1 & S2_storerinew_io_s11_2_2 [ reloc = (((((S2_storerinew_io_s11_2_0 << 0) + (S2_storerinew_io_s11_2_1 << 8)) + (S2_storerinew_io_s11_2_2 << 9)) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_storerinew_io_s11_2: reloc is immext = 0xffffffff & S2_storerinew_io_s11_2_0 & S2_storerinew_io_s11_2_1 & S2_storerinew_io_s11_2_2 [ reloc = (((S2_storerinew_io_s11_2_0 << 0) + (S2_storerinew_io_s11_2_1 << 8)) + (S2_storerinew_io_s11_2_2 << 9)) << 2; ] { tmp = reloc:4; export tmp; }

S2_storerinew_pi_s4_2: reloc is S2_storerinew_pi_s4_2_0 [ reloc = (S2_storerinew_pi_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

S4_storerinew_ap_U6: reloc is S4_storerinew_ap_U6_0 [ reloc = S4_storerinew_ap_U6_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_storerinew_ur_u2: reloc is S4_storerinew_ur_u2_0 & S4_storerinew_ur_u2_1 [ reloc = (S4_storerinew_ur_u2_0 << 0) + (S4_storerinew_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_storerinew_ur_U6: reloc is S4_storerinew_ur_U6_0 [ reloc = S4_storerinew_ur_U6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_storerinew_pci_s4_2: reloc is S2_storerinew_pci_s4_2_0 [ reloc = (S2_storerinew_pci_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

S2_storerbnew_io_s11_0: reloc is                       S2_storerbnew_io_s11_0_0 & S2_storerbnew_io_s11_0_1 & S2_storerbnew_io_s11_0_2 [ reloc = ((((S2_storerbnew_io_s11_0_0 << 0) + (S2_storerbnew_io_s11_0_1 << 8)) + (S2_storerbnew_io_s11_0_2 << 9)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_storerbnew_io_s11_0: reloc is immext = 0xffffffff & S2_storerbnew_io_s11_0_0 & S2_storerbnew_io_s11_0_1 & S2_storerbnew_io_s11_0_2 [ reloc = ((S2_storerbnew_io_s11_0_0 << 0) + (S2_storerbnew_io_s11_0_1 << 8)) + (S2_storerbnew_io_s11_0_2 << 9); ] { tmp = reloc:4; export tmp; }

S2_storerbnew_pi_s4_0: reloc is S2_storerbnew_pi_s4_0_0 [ reloc = S2_storerbnew_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_storerbnew_ap_U6: reloc is S4_storerbnew_ap_U6_0 [ reloc = S4_storerbnew_ap_U6_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_storerbnew_ur_u2: reloc is S4_storerbnew_ur_u2_0 & S4_storerbnew_ur_u2_1 [ reloc = (S4_storerbnew_ur_u2_0 << 0) + (S4_storerbnew_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_storerbnew_ur_U6: reloc is S4_storerbnew_ur_U6_0 [ reloc = S4_storerbnew_ur_U6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_storerbnew_pci_s4_0: reloc is S2_storerbnew_pci_s4_0_0 [ reloc = S2_storerbnew_pci_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_storerhnew_io_s11_1: reloc is                       S2_storerhnew_io_s11_1_0 & S2_storerhnew_io_s11_1_1 & S2_storerhnew_io_s11_1_2 [ reloc = (((((S2_storerhnew_io_s11_1_0 << 0) + (S2_storerhnew_io_s11_1_1 << 8)) + (S2_storerhnew_io_s11_1_2 << 9)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_storerhnew_io_s11_1: reloc is immext = 0xffffffff & S2_storerhnew_io_s11_1_0 & S2_storerhnew_io_s11_1_1 & S2_storerhnew_io_s11_1_2 [ reloc = (((S2_storerhnew_io_s11_1_0 << 0) + (S2_storerhnew_io_s11_1_1 << 8)) + (S2_storerhnew_io_s11_1_2 << 9)) << 1; ] { tmp = reloc:4; export tmp; }

S2_storerhnew_pi_s4_1: reloc is S2_storerhnew_pi_s4_1_0 [ reloc = (S2_storerhnew_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S4_storerhnew_ap_U6: reloc is S4_storerhnew_ap_U6_0 [ reloc = S4_storerhnew_ap_U6_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_storerhnew_ur_u2: reloc is S4_storerhnew_ur_u2_0 & S4_storerhnew_ur_u2_1 [ reloc = (S4_storerhnew_ur_u2_0 << 0) + (S4_storerhnew_ur_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_storerhnew_ur_U6: reloc is S4_storerhnew_ur_U6_0 [ reloc = S4_storerhnew_ur_U6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_storerhnew_pci_s4_1: reloc is S2_storerhnew_pci_s4_1_0 [ reloc = (S2_storerhnew_pci_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S2_allocframe_u11_3: reloc is S2_allocframe_u11_3_0 [ reloc = (S2_allocframe_u11_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

L4_loadrub_rr_u2: reloc is L4_loadrub_rr_u2_0 & L4_loadrub_rr_u2_1 [ reloc = (L4_loadrub_rr_u2_0 << 0) + (L4_loadrub_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L2_ploadrubt_io_u6_0: reloc is                       L2_ploadrubt_io_u6_0_0 [ reloc = ((L2_ploadrubt_io_u6_0_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadrubt_io_u6_0: reloc is immext = 0xffffffff & L2_ploadrubt_io_u6_0_0 [ reloc = L2_ploadrubt_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L2_ploadrubt_pi_s4_0: reloc is L2_ploadrubt_pi_s4_0_0 [ reloc = L2_ploadrubt_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L2_ploadrubf_io_u6_0: reloc is                       L2_ploadrubf_io_u6_0_0 [ reloc = ((L2_ploadrubf_io_u6_0_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadrubf_io_u6_0: reloc is immext = 0xffffffff & L2_ploadrubf_io_u6_0_0 [ reloc = L2_ploadrubf_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L2_ploadrubf_pi_s4_0: reloc is L2_ploadrubf_pi_s4_0_0 [ reloc = L2_ploadrubf_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L2_ploadrubtnew_io_u6_0: reloc is                       L2_ploadrubtnew_io_u6_0_0 [ reloc = ((L2_ploadrubtnew_io_u6_0_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadrubtnew_io_u6_0: reloc is immext = 0xffffffff & L2_ploadrubtnew_io_u6_0_0 [ reloc = L2_ploadrubtnew_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L2_ploadrubfnew_io_u6_0: reloc is                       L2_ploadrubfnew_io_u6_0_0 [ reloc = ((L2_ploadrubfnew_io_u6_0_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadrubfnew_io_u6_0: reloc is immext = 0xffffffff & L2_ploadrubfnew_io_u6_0_0 [ reloc = L2_ploadrubfnew_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_ploadrubt_rr_u2: reloc is L4_ploadrubt_rr_u2_0 & L4_ploadrubt_rr_u2_1 [ reloc = (L4_ploadrubt_rr_u2_0 << 0) + (L4_ploadrubt_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrubf_rr_u2: reloc is L4_ploadrubf_rr_u2_0 & L4_ploadrubf_rr_u2_1 [ reloc = (L4_ploadrubf_rr_u2_0 << 0) + (L4_ploadrubf_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrubtnew_rr_u2: reloc is L4_ploadrubtnew_rr_u2_0 & L4_ploadrubtnew_rr_u2_1 [ reloc = (L4_ploadrubtnew_rr_u2_0 << 0) + (L4_ploadrubtnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrubfnew_rr_u2: reloc is L4_ploadrubfnew_rr_u2_0 & L4_ploadrubfnew_rr_u2_1 [ reloc = (L4_ploadrubfnew_rr_u2_0 << 0) + (L4_ploadrubfnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L2_ploadrubtnew_pi_s4_0: reloc is L2_ploadrubtnew_pi_s4_0_0 [ reloc = L2_ploadrubtnew_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L2_ploadrubfnew_pi_s4_0: reloc is L2_ploadrubfnew_pi_s4_0_0 [ reloc = L2_ploadrubfnew_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_ploadrubt_abs_u6: reloc is L4_ploadrubt_abs_u6_0 & L4_ploadrubt_abs_u6_1 [ reloc = (L4_ploadrubt_abs_u6_0 << 0) + (L4_ploadrubt_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrubf_abs_u6: reloc is L4_ploadrubf_abs_u6_0 & L4_ploadrubf_abs_u6_1 [ reloc = (L4_ploadrubf_abs_u6_0 << 0) + (L4_ploadrubf_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrubtnew_abs_u6: reloc is L4_ploadrubtnew_abs_u6_0 & L4_ploadrubtnew_abs_u6_1 [ reloc = (L4_ploadrubtnew_abs_u6_0 << 0) + (L4_ploadrubtnew_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrubfnew_abs_u6: reloc is L4_ploadrubfnew_abs_u6_0 & L4_ploadrubfnew_abs_u6_1 [ reloc = (L4_ploadrubfnew_abs_u6_0 << 0) + (L4_ploadrubfnew_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_loadrb_rr_u2: reloc is L4_loadrb_rr_u2_0 & L4_loadrb_rr_u2_1 [ reloc = (L4_loadrb_rr_u2_0 << 0) + (L4_loadrb_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L2_ploadrbt_io_u6_0: reloc is                       L2_ploadrbt_io_u6_0_0 [ reloc = ((L2_ploadrbt_io_u6_0_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadrbt_io_u6_0: reloc is immext = 0xffffffff & L2_ploadrbt_io_u6_0_0 [ reloc = L2_ploadrbt_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L2_ploadrbt_pi_s4_0: reloc is L2_ploadrbt_pi_s4_0_0 [ reloc = L2_ploadrbt_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L2_ploadrbf_io_u6_0: reloc is                       L2_ploadrbf_io_u6_0_0 [ reloc = ((L2_ploadrbf_io_u6_0_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadrbf_io_u6_0: reloc is immext = 0xffffffff & L2_ploadrbf_io_u6_0_0 [ reloc = L2_ploadrbf_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L2_ploadrbf_pi_s4_0: reloc is L2_ploadrbf_pi_s4_0_0 [ reloc = L2_ploadrbf_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L2_ploadrbtnew_io_u6_0: reloc is                       L2_ploadrbtnew_io_u6_0_0 [ reloc = ((L2_ploadrbtnew_io_u6_0_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadrbtnew_io_u6_0: reloc is immext = 0xffffffff & L2_ploadrbtnew_io_u6_0_0 [ reloc = L2_ploadrbtnew_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L2_ploadrbfnew_io_u6_0: reloc is                       L2_ploadrbfnew_io_u6_0_0 [ reloc = ((L2_ploadrbfnew_io_u6_0_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadrbfnew_io_u6_0: reloc is immext = 0xffffffff & L2_ploadrbfnew_io_u6_0_0 [ reloc = L2_ploadrbfnew_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_ploadrbt_rr_u2: reloc is L4_ploadrbt_rr_u2_0 & L4_ploadrbt_rr_u2_1 [ reloc = (L4_ploadrbt_rr_u2_0 << 0) + (L4_ploadrbt_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrbf_rr_u2: reloc is L4_ploadrbf_rr_u2_0 & L4_ploadrbf_rr_u2_1 [ reloc = (L4_ploadrbf_rr_u2_0 << 0) + (L4_ploadrbf_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrbtnew_rr_u2: reloc is L4_ploadrbtnew_rr_u2_0 & L4_ploadrbtnew_rr_u2_1 [ reloc = (L4_ploadrbtnew_rr_u2_0 << 0) + (L4_ploadrbtnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrbfnew_rr_u2: reloc is L4_ploadrbfnew_rr_u2_0 & L4_ploadrbfnew_rr_u2_1 [ reloc = (L4_ploadrbfnew_rr_u2_0 << 0) + (L4_ploadrbfnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L2_ploadrbtnew_pi_s4_0: reloc is L2_ploadrbtnew_pi_s4_0_0 [ reloc = L2_ploadrbtnew_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L2_ploadrbfnew_pi_s4_0: reloc is L2_ploadrbfnew_pi_s4_0_0 [ reloc = L2_ploadrbfnew_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_ploadrbt_abs_u6: reloc is L4_ploadrbt_abs_u6_0 & L4_ploadrbt_abs_u6_1 [ reloc = (L4_ploadrbt_abs_u6_0 << 0) + (L4_ploadrbt_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrbf_abs_u6: reloc is L4_ploadrbf_abs_u6_0 & L4_ploadrbf_abs_u6_1 [ reloc = (L4_ploadrbf_abs_u6_0 << 0) + (L4_ploadrbf_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrbtnew_abs_u6: reloc is L4_ploadrbtnew_abs_u6_0 & L4_ploadrbtnew_abs_u6_1 [ reloc = (L4_ploadrbtnew_abs_u6_0 << 0) + (L4_ploadrbtnew_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrbfnew_abs_u6: reloc is L4_ploadrbfnew_abs_u6_0 & L4_ploadrbfnew_abs_u6_1 [ reloc = (L4_ploadrbfnew_abs_u6_0 << 0) + (L4_ploadrbfnew_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_loadruh_rr_u2: reloc is L4_loadruh_rr_u2_0 & L4_loadruh_rr_u2_1 [ reloc = (L4_loadruh_rr_u2_0 << 0) + (L4_loadruh_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L2_ploadruht_io_u6_1: reloc is                       L2_ploadruht_io_u6_1_0 [ reloc = (((L2_ploadruht_io_u6_1_0 << 0) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadruht_io_u6_1: reloc is immext = 0xffffffff & L2_ploadruht_io_u6_1_0 [ reloc = (L2_ploadruht_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_ploadruht_pi_s4_1: reloc is L2_ploadruht_pi_s4_1_0 [ reloc = (L2_ploadruht_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_ploadruhf_io_u6_1: reloc is                       L2_ploadruhf_io_u6_1_0 [ reloc = (((L2_ploadruhf_io_u6_1_0 << 0) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadruhf_io_u6_1: reloc is immext = 0xffffffff & L2_ploadruhf_io_u6_1_0 [ reloc = (L2_ploadruhf_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_ploadruhf_pi_s4_1: reloc is L2_ploadruhf_pi_s4_1_0 [ reloc = (L2_ploadruhf_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_ploadruhtnew_io_u6_1: reloc is                       L2_ploadruhtnew_io_u6_1_0 [ reloc = (((L2_ploadruhtnew_io_u6_1_0 << 0) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadruhtnew_io_u6_1: reloc is immext = 0xffffffff & L2_ploadruhtnew_io_u6_1_0 [ reloc = (L2_ploadruhtnew_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_ploadruhfnew_io_u6_1: reloc is                       L2_ploadruhfnew_io_u6_1_0 [ reloc = (((L2_ploadruhfnew_io_u6_1_0 << 0) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadruhfnew_io_u6_1: reloc is immext = 0xffffffff & L2_ploadruhfnew_io_u6_1_0 [ reloc = (L2_ploadruhfnew_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L4_ploadruht_rr_u2: reloc is L4_ploadruht_rr_u2_0 & L4_ploadruht_rr_u2_1 [ reloc = (L4_ploadruht_rr_u2_0 << 0) + (L4_ploadruht_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadruhf_rr_u2: reloc is L4_ploadruhf_rr_u2_0 & L4_ploadruhf_rr_u2_1 [ reloc = (L4_ploadruhf_rr_u2_0 << 0) + (L4_ploadruhf_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadruhtnew_rr_u2: reloc is L4_ploadruhtnew_rr_u2_0 & L4_ploadruhtnew_rr_u2_1 [ reloc = (L4_ploadruhtnew_rr_u2_0 << 0) + (L4_ploadruhtnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadruhfnew_rr_u2: reloc is L4_ploadruhfnew_rr_u2_0 & L4_ploadruhfnew_rr_u2_1 [ reloc = (L4_ploadruhfnew_rr_u2_0 << 0) + (L4_ploadruhfnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L2_ploadruhtnew_pi_s4_1: reloc is L2_ploadruhtnew_pi_s4_1_0 [ reloc = (L2_ploadruhtnew_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_ploadruhfnew_pi_s4_1: reloc is L2_ploadruhfnew_pi_s4_1_0 [ reloc = (L2_ploadruhfnew_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L4_ploadruht_abs_u6: reloc is L4_ploadruht_abs_u6_0 & L4_ploadruht_abs_u6_1 [ reloc = (L4_ploadruht_abs_u6_0 << 0) + (L4_ploadruht_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadruhf_abs_u6: reloc is L4_ploadruhf_abs_u6_0 & L4_ploadruhf_abs_u6_1 [ reloc = (L4_ploadruhf_abs_u6_0 << 0) + (L4_ploadruhf_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadruhtnew_abs_u6: reloc is L4_ploadruhtnew_abs_u6_0 & L4_ploadruhtnew_abs_u6_1 [ reloc = (L4_ploadruhtnew_abs_u6_0 << 0) + (L4_ploadruhtnew_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadruhfnew_abs_u6: reloc is L4_ploadruhfnew_abs_u6_0 & L4_ploadruhfnew_abs_u6_1 [ reloc = (L4_ploadruhfnew_abs_u6_0 << 0) + (L4_ploadruhfnew_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_loadrh_rr_u2: reloc is L4_loadrh_rr_u2_0 & L4_loadrh_rr_u2_1 [ reloc = (L4_loadrh_rr_u2_0 << 0) + (L4_loadrh_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L2_ploadrht_io_u6_1: reloc is                       L2_ploadrht_io_u6_1_0 [ reloc = (((L2_ploadrht_io_u6_1_0 << 0) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadrht_io_u6_1: reloc is immext = 0xffffffff & L2_ploadrht_io_u6_1_0 [ reloc = (L2_ploadrht_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_ploadrht_pi_s4_1: reloc is L2_ploadrht_pi_s4_1_0 [ reloc = (L2_ploadrht_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_ploadrhf_io_u6_1: reloc is                       L2_ploadrhf_io_u6_1_0 [ reloc = (((L2_ploadrhf_io_u6_1_0 << 0) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadrhf_io_u6_1: reloc is immext = 0xffffffff & L2_ploadrhf_io_u6_1_0 [ reloc = (L2_ploadrhf_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_ploadrhf_pi_s4_1: reloc is L2_ploadrhf_pi_s4_1_0 [ reloc = (L2_ploadrhf_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_ploadrhtnew_io_u6_1: reloc is                       L2_ploadrhtnew_io_u6_1_0 [ reloc = (((L2_ploadrhtnew_io_u6_1_0 << 0) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadrhtnew_io_u6_1: reloc is immext = 0xffffffff & L2_ploadrhtnew_io_u6_1_0 [ reloc = (L2_ploadrhtnew_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_ploadrhfnew_io_u6_1: reloc is                       L2_ploadrhfnew_io_u6_1_0 [ reloc = (((L2_ploadrhfnew_io_u6_1_0 << 0) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadrhfnew_io_u6_1: reloc is immext = 0xffffffff & L2_ploadrhfnew_io_u6_1_0 [ reloc = (L2_ploadrhfnew_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L4_ploadrht_rr_u2: reloc is L4_ploadrht_rr_u2_0 & L4_ploadrht_rr_u2_1 [ reloc = (L4_ploadrht_rr_u2_0 << 0) + (L4_ploadrht_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrhf_rr_u2: reloc is L4_ploadrhf_rr_u2_0 & L4_ploadrhf_rr_u2_1 [ reloc = (L4_ploadrhf_rr_u2_0 << 0) + (L4_ploadrhf_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrhtnew_rr_u2: reloc is L4_ploadrhtnew_rr_u2_0 & L4_ploadrhtnew_rr_u2_1 [ reloc = (L4_ploadrhtnew_rr_u2_0 << 0) + (L4_ploadrhtnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrhfnew_rr_u2: reloc is L4_ploadrhfnew_rr_u2_0 & L4_ploadrhfnew_rr_u2_1 [ reloc = (L4_ploadrhfnew_rr_u2_0 << 0) + (L4_ploadrhfnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L2_ploadrhtnew_pi_s4_1: reloc is L2_ploadrhtnew_pi_s4_1_0 [ reloc = (L2_ploadrhtnew_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L2_ploadrhfnew_pi_s4_1: reloc is L2_ploadrhfnew_pi_s4_1_0 [ reloc = (L2_ploadrhfnew_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L4_ploadrht_abs_u6: reloc is L4_ploadrht_abs_u6_0 & L4_ploadrht_abs_u6_1 [ reloc = (L4_ploadrht_abs_u6_0 << 0) + (L4_ploadrht_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrhf_abs_u6: reloc is L4_ploadrhf_abs_u6_0 & L4_ploadrhf_abs_u6_1 [ reloc = (L4_ploadrhf_abs_u6_0 << 0) + (L4_ploadrhf_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrhtnew_abs_u6: reloc is L4_ploadrhtnew_abs_u6_0 & L4_ploadrhtnew_abs_u6_1 [ reloc = (L4_ploadrhtnew_abs_u6_0 << 0) + (L4_ploadrhtnew_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrhfnew_abs_u6: reloc is L4_ploadrhfnew_abs_u6_0 & L4_ploadrhfnew_abs_u6_1 [ reloc = (L4_ploadrhfnew_abs_u6_0 << 0) + (L4_ploadrhfnew_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_loadri_rr_u2: reloc is L4_loadri_rr_u2_0 & L4_loadri_rr_u2_1 [ reloc = (L4_loadri_rr_u2_0 << 0) + (L4_loadri_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L2_ploadrit_io_u6_2: reloc is                       L2_ploadrit_io_u6_2_0 [ reloc = (((L2_ploadrit_io_u6_2_0 << 0) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadrit_io_u6_2: reloc is immext = 0xffffffff & L2_ploadrit_io_u6_2_0 [ reloc = (L2_ploadrit_io_u6_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L2_ploadrit_pi_s4_2: reloc is L2_ploadrit_pi_s4_2_0 [ reloc = (L2_ploadrit_pi_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L2_ploadrif_io_u6_2: reloc is                       L2_ploadrif_io_u6_2_0 [ reloc = (((L2_ploadrif_io_u6_2_0 << 0) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadrif_io_u6_2: reloc is immext = 0xffffffff & L2_ploadrif_io_u6_2_0 [ reloc = (L2_ploadrif_io_u6_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L2_ploadrif_pi_s4_2: reloc is L2_ploadrif_pi_s4_2_0 [ reloc = (L2_ploadrif_pi_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L2_ploadritnew_io_u6_2: reloc is                       L2_ploadritnew_io_u6_2_0 [ reloc = (((L2_ploadritnew_io_u6_2_0 << 0) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadritnew_io_u6_2: reloc is immext = 0xffffffff & L2_ploadritnew_io_u6_2_0 [ reloc = (L2_ploadritnew_io_u6_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L2_ploadrifnew_io_u6_2: reloc is                       L2_ploadrifnew_io_u6_2_0 [ reloc = (((L2_ploadrifnew_io_u6_2_0 << 0) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadrifnew_io_u6_2: reloc is immext = 0xffffffff & L2_ploadrifnew_io_u6_2_0 [ reloc = (L2_ploadrifnew_io_u6_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L4_ploadrit_rr_u2: reloc is L4_ploadrit_rr_u2_0 & L4_ploadrit_rr_u2_1 [ reloc = (L4_ploadrit_rr_u2_0 << 0) + (L4_ploadrit_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrif_rr_u2: reloc is L4_ploadrif_rr_u2_0 & L4_ploadrif_rr_u2_1 [ reloc = (L4_ploadrif_rr_u2_0 << 0) + (L4_ploadrif_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadritnew_rr_u2: reloc is L4_ploadritnew_rr_u2_0 & L4_ploadritnew_rr_u2_1 [ reloc = (L4_ploadritnew_rr_u2_0 << 0) + (L4_ploadritnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrifnew_rr_u2: reloc is L4_ploadrifnew_rr_u2_0 & L4_ploadrifnew_rr_u2_1 [ reloc = (L4_ploadrifnew_rr_u2_0 << 0) + (L4_ploadrifnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L2_ploadritnew_pi_s4_2: reloc is L2_ploadritnew_pi_s4_2_0 [ reloc = (L2_ploadritnew_pi_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L2_ploadrifnew_pi_s4_2: reloc is L2_ploadrifnew_pi_s4_2_0 [ reloc = (L2_ploadrifnew_pi_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L4_ploadrit_abs_u6: reloc is L4_ploadrit_abs_u6_0 & L4_ploadrit_abs_u6_1 [ reloc = (L4_ploadrit_abs_u6_0 << 0) + (L4_ploadrit_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrif_abs_u6: reloc is L4_ploadrif_abs_u6_0 & L4_ploadrif_abs_u6_1 [ reloc = (L4_ploadrif_abs_u6_0 << 0) + (L4_ploadrif_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadritnew_abs_u6: reloc is L4_ploadritnew_abs_u6_0 & L4_ploadritnew_abs_u6_1 [ reloc = (L4_ploadritnew_abs_u6_0 << 0) + (L4_ploadritnew_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrifnew_abs_u6: reloc is L4_ploadrifnew_abs_u6_0 & L4_ploadrifnew_abs_u6_1 [ reloc = (L4_ploadrifnew_abs_u6_0 << 0) + (L4_ploadrifnew_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_loadrd_rr_u2: reloc is L4_loadrd_rr_u2_0 & L4_loadrd_rr_u2_1 [ reloc = (L4_loadrd_rr_u2_0 << 0) + (L4_loadrd_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L2_ploadrdt_io_u6_3: reloc is                       L2_ploadrdt_io_u6_3_0 [ reloc = (((L2_ploadrdt_io_u6_3_0 << 0) << 3) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadrdt_io_u6_3: reloc is immext = 0xffffffff & L2_ploadrdt_io_u6_3_0 [ reloc = (L2_ploadrdt_io_u6_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

L2_ploadrdt_pi_s4_3: reloc is L2_ploadrdt_pi_s4_3_0 [ reloc = (L2_ploadrdt_pi_s4_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

L2_ploadrdf_io_u6_3: reloc is                       L2_ploadrdf_io_u6_3_0 [ reloc = (((L2_ploadrdf_io_u6_3_0 << 0) << 3) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadrdf_io_u6_3: reloc is immext = 0xffffffff & L2_ploadrdf_io_u6_3_0 [ reloc = (L2_ploadrdf_io_u6_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

L2_ploadrdf_pi_s4_3: reloc is L2_ploadrdf_pi_s4_3_0 [ reloc = (L2_ploadrdf_pi_s4_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

L2_ploadrdtnew_io_u6_3: reloc is                       L2_ploadrdtnew_io_u6_3_0 [ reloc = (((L2_ploadrdtnew_io_u6_3_0 << 0) << 3) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadrdtnew_io_u6_3: reloc is immext = 0xffffffff & L2_ploadrdtnew_io_u6_3_0 [ reloc = (L2_ploadrdtnew_io_u6_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

L2_ploadrdfnew_io_u6_3: reloc is                       L2_ploadrdfnew_io_u6_3_0 [ reloc = (((L2_ploadrdfnew_io_u6_3_0 << 0) << 3) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_ploadrdfnew_io_u6_3: reloc is immext = 0xffffffff & L2_ploadrdfnew_io_u6_3_0 [ reloc = (L2_ploadrdfnew_io_u6_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

L4_ploadrdt_rr_u2: reloc is L4_ploadrdt_rr_u2_0 & L4_ploadrdt_rr_u2_1 [ reloc = (L4_ploadrdt_rr_u2_0 << 0) + (L4_ploadrdt_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrdf_rr_u2: reloc is L4_ploadrdf_rr_u2_0 & L4_ploadrdf_rr_u2_1 [ reloc = (L4_ploadrdf_rr_u2_0 << 0) + (L4_ploadrdf_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrdtnew_rr_u2: reloc is L4_ploadrdtnew_rr_u2_0 & L4_ploadrdtnew_rr_u2_1 [ reloc = (L4_ploadrdtnew_rr_u2_0 << 0) + (L4_ploadrdtnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrdfnew_rr_u2: reloc is L4_ploadrdfnew_rr_u2_0 & L4_ploadrdfnew_rr_u2_1 [ reloc = (L4_ploadrdfnew_rr_u2_0 << 0) + (L4_ploadrdfnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

L2_ploadrdtnew_pi_s4_3: reloc is L2_ploadrdtnew_pi_s4_3_0 [ reloc = (L2_ploadrdtnew_pi_s4_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

L2_ploadrdfnew_pi_s4_3: reloc is L2_ploadrdfnew_pi_s4_3_0 [ reloc = (L2_ploadrdfnew_pi_s4_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

L4_ploadrdt_abs_u6: reloc is L4_ploadrdt_abs_u6_0 & L4_ploadrdt_abs_u6_1 [ reloc = (L4_ploadrdt_abs_u6_0 << 0) + (L4_ploadrdt_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrdf_abs_u6: reloc is L4_ploadrdf_abs_u6_0 & L4_ploadrdf_abs_u6_1 [ reloc = (L4_ploadrdf_abs_u6_0 << 0) + (L4_ploadrdf_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrdtnew_abs_u6: reloc is L4_ploadrdtnew_abs_u6_0 & L4_ploadrdtnew_abs_u6_1 [ reloc = (L4_ploadrdtnew_abs_u6_0 << 0) + (L4_ploadrdtnew_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

L4_ploadrdfnew_abs_u6: reloc is L4_ploadrdfnew_abs_u6_0 & L4_ploadrdfnew_abs_u6_1 [ reloc = (L4_ploadrdfnew_abs_u6_0 << 0) + (L4_ploadrdfnew_abs_u6_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_storerb_rr_u2: reloc is S4_storerb_rr_u2_0 & S4_storerb_rr_u2_1 [ reloc = (S4_storerb_rr_u2_0 << 0) + (S4_storerb_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S2_pstorerbt_io_u6_0: reloc is                       S2_pstorerbt_io_u6_0_0 & S2_pstorerbt_io_u6_0_1 [ reloc = (((S2_pstorerbt_io_u6_0_0 << 0) + (S2_pstorerbt_io_u6_0_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_pstorerbt_io_u6_0: reloc is immext = 0xffffffff & S2_pstorerbt_io_u6_0_0 & S2_pstorerbt_io_u6_0_1 [ reloc = (S2_pstorerbt_io_u6_0_0 << 0) + (S2_pstorerbt_io_u6_0_1 << 5); ] { tmp = reloc:4; export tmp; }

S2_pstorerbt_pi_s4_0: reloc is S2_pstorerbt_pi_s4_0_0 [ reloc = S2_pstorerbt_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_pstorerbf_io_u6_0: reloc is                       S2_pstorerbf_io_u6_0_0 & S2_pstorerbf_io_u6_0_1 [ reloc = (((S2_pstorerbf_io_u6_0_0 << 0) + (S2_pstorerbf_io_u6_0_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_pstorerbf_io_u6_0: reloc is immext = 0xffffffff & S2_pstorerbf_io_u6_0_0 & S2_pstorerbf_io_u6_0_1 [ reloc = (S2_pstorerbf_io_u6_0_0 << 0) + (S2_pstorerbf_io_u6_0_1 << 5); ] { tmp = reloc:4; export tmp; }

S2_pstorerbf_pi_s4_0: reloc is S2_pstorerbf_pi_s4_0_0 [ reloc = S2_pstorerbf_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_pstorerbt_rr_u2: reloc is S4_pstorerbt_rr_u2_0 & S4_pstorerbt_rr_u2_1 [ reloc = (S4_pstorerbt_rr_u2_0 << 0) + (S4_pstorerbt_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerbf_rr_u2: reloc is S4_pstorerbf_rr_u2_0 & S4_pstorerbf_rr_u2_1 [ reloc = (S4_pstorerbf_rr_u2_0 << 0) + (S4_pstorerbf_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerbtnew_io_u6_0: reloc is                       S4_pstorerbtnew_io_u6_0_0 & S4_pstorerbtnew_io_u6_0_1 [ reloc = (((S4_pstorerbtnew_io_u6_0_0 << 0) + (S4_pstorerbtnew_io_u6_0_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_pstorerbtnew_io_u6_0: reloc is immext = 0xffffffff & S4_pstorerbtnew_io_u6_0_0 & S4_pstorerbtnew_io_u6_0_1 [ reloc = (S4_pstorerbtnew_io_u6_0_0 << 0) + (S4_pstorerbtnew_io_u6_0_1 << 5); ] { tmp = reloc:4; export tmp; }

S4_pstorerbfnew_io_u6_0: reloc is                       S4_pstorerbfnew_io_u6_0_0 & S4_pstorerbfnew_io_u6_0_1 [ reloc = (((S4_pstorerbfnew_io_u6_0_0 << 0) + (S4_pstorerbfnew_io_u6_0_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_pstorerbfnew_io_u6_0: reloc is immext = 0xffffffff & S4_pstorerbfnew_io_u6_0_0 & S4_pstorerbfnew_io_u6_0_1 [ reloc = (S4_pstorerbfnew_io_u6_0_0 << 0) + (S4_pstorerbfnew_io_u6_0_1 << 5); ] { tmp = reloc:4; export tmp; }

S4_pstorerbtnew_rr_u2: reloc is S4_pstorerbtnew_rr_u2_0 & S4_pstorerbtnew_rr_u2_1 [ reloc = (S4_pstorerbtnew_rr_u2_0 << 0) + (S4_pstorerbtnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerbfnew_rr_u2: reloc is S4_pstorerbfnew_rr_u2_0 & S4_pstorerbfnew_rr_u2_1 [ reloc = (S4_pstorerbfnew_rr_u2_0 << 0) + (S4_pstorerbfnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S2_pstorerbtnew_pi_s4_0: reloc is S2_pstorerbtnew_pi_s4_0_0 [ reloc = S2_pstorerbtnew_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_pstorerbfnew_pi_s4_0: reloc is S2_pstorerbfnew_pi_s4_0_0 [ reloc = S2_pstorerbfnew_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_pstorerbt_abs_u6: reloc is S4_pstorerbt_abs_u6_0 & S4_pstorerbt_abs_u6_1 [ reloc = (S4_pstorerbt_abs_u6_0 << 0) + (S4_pstorerbt_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerbf_abs_u6: reloc is S4_pstorerbf_abs_u6_0 & S4_pstorerbf_abs_u6_1 [ reloc = (S4_pstorerbf_abs_u6_0 << 0) + (S4_pstorerbf_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerbtnew_abs_u6: reloc is S4_pstorerbtnew_abs_u6_0 & S4_pstorerbtnew_abs_u6_1 [ reloc = (S4_pstorerbtnew_abs_u6_0 << 0) + (S4_pstorerbtnew_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerbfnew_abs_u6: reloc is S4_pstorerbfnew_abs_u6_0 & S4_pstorerbfnew_abs_u6_1 [ reloc = (S4_pstorerbfnew_abs_u6_0 << 0) + (S4_pstorerbfnew_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_storerh_rr_u2: reloc is S4_storerh_rr_u2_0 & S4_storerh_rr_u2_1 [ reloc = (S4_storerh_rr_u2_0 << 0) + (S4_storerh_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S2_pstorerht_io_u6_1: reloc is                       S2_pstorerht_io_u6_1_0 & S2_pstorerht_io_u6_1_1 [ reloc = ((((S2_pstorerht_io_u6_1_0 << 0) + (S2_pstorerht_io_u6_1_1 << 5)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_pstorerht_io_u6_1: reloc is immext = 0xffffffff & S2_pstorerht_io_u6_1_0 & S2_pstorerht_io_u6_1_1 [ reloc = ((S2_pstorerht_io_u6_1_0 << 0) + (S2_pstorerht_io_u6_1_1 << 5)) << 1; ] { tmp = reloc:4; export tmp; }

S2_pstorerht_pi_s4_1: reloc is S2_pstorerht_pi_s4_1_0 [ reloc = (S2_pstorerht_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S2_pstorerhf_io_u6_1: reloc is                       S2_pstorerhf_io_u6_1_0 & S2_pstorerhf_io_u6_1_1 [ reloc = ((((S2_pstorerhf_io_u6_1_0 << 0) + (S2_pstorerhf_io_u6_1_1 << 5)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_pstorerhf_io_u6_1: reloc is immext = 0xffffffff & S2_pstorerhf_io_u6_1_0 & S2_pstorerhf_io_u6_1_1 [ reloc = ((S2_pstorerhf_io_u6_1_0 << 0) + (S2_pstorerhf_io_u6_1_1 << 5)) << 1; ] { tmp = reloc:4; export tmp; }

S2_pstorerhf_pi_s4_1: reloc is S2_pstorerhf_pi_s4_1_0 [ reloc = (S2_pstorerhf_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S4_pstorerht_rr_u2: reloc is S4_pstorerht_rr_u2_0 & S4_pstorerht_rr_u2_1 [ reloc = (S4_pstorerht_rr_u2_0 << 0) + (S4_pstorerht_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerhf_rr_u2: reloc is S4_pstorerhf_rr_u2_0 & S4_pstorerhf_rr_u2_1 [ reloc = (S4_pstorerhf_rr_u2_0 << 0) + (S4_pstorerhf_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerhtnew_io_u6_1: reloc is                       S4_pstorerhtnew_io_u6_1_0 & S4_pstorerhtnew_io_u6_1_1 [ reloc = ((((S4_pstorerhtnew_io_u6_1_0 << 0) + (S4_pstorerhtnew_io_u6_1_1 << 5)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_pstorerhtnew_io_u6_1: reloc is immext = 0xffffffff & S4_pstorerhtnew_io_u6_1_0 & S4_pstorerhtnew_io_u6_1_1 [ reloc = ((S4_pstorerhtnew_io_u6_1_0 << 0) + (S4_pstorerhtnew_io_u6_1_1 << 5)) << 1; ] { tmp = reloc:4; export tmp; }

S4_pstorerhfnew_io_u6_1: reloc is                       S4_pstorerhfnew_io_u6_1_0 & S4_pstorerhfnew_io_u6_1_1 [ reloc = ((((S4_pstorerhfnew_io_u6_1_0 << 0) + (S4_pstorerhfnew_io_u6_1_1 << 5)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_pstorerhfnew_io_u6_1: reloc is immext = 0xffffffff & S4_pstorerhfnew_io_u6_1_0 & S4_pstorerhfnew_io_u6_1_1 [ reloc = ((S4_pstorerhfnew_io_u6_1_0 << 0) + (S4_pstorerhfnew_io_u6_1_1 << 5)) << 1; ] { tmp = reloc:4; export tmp; }

S4_pstorerhtnew_rr_u2: reloc is S4_pstorerhtnew_rr_u2_0 & S4_pstorerhtnew_rr_u2_1 [ reloc = (S4_pstorerhtnew_rr_u2_0 << 0) + (S4_pstorerhtnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerhfnew_rr_u2: reloc is S4_pstorerhfnew_rr_u2_0 & S4_pstorerhfnew_rr_u2_1 [ reloc = (S4_pstorerhfnew_rr_u2_0 << 0) + (S4_pstorerhfnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S2_pstorerhtnew_pi_s4_1: reloc is S2_pstorerhtnew_pi_s4_1_0 [ reloc = (S2_pstorerhtnew_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S2_pstorerhfnew_pi_s4_1: reloc is S2_pstorerhfnew_pi_s4_1_0 [ reloc = (S2_pstorerhfnew_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S4_pstorerht_abs_u6: reloc is S4_pstorerht_abs_u6_0 & S4_pstorerht_abs_u6_1 [ reloc = (S4_pstorerht_abs_u6_0 << 0) + (S4_pstorerht_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerhf_abs_u6: reloc is S4_pstorerhf_abs_u6_0 & S4_pstorerhf_abs_u6_1 [ reloc = (S4_pstorerhf_abs_u6_0 << 0) + (S4_pstorerhf_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerhtnew_abs_u6: reloc is S4_pstorerhtnew_abs_u6_0 & S4_pstorerhtnew_abs_u6_1 [ reloc = (S4_pstorerhtnew_abs_u6_0 << 0) + (S4_pstorerhtnew_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerhfnew_abs_u6: reloc is S4_pstorerhfnew_abs_u6_0 & S4_pstorerhfnew_abs_u6_1 [ reloc = (S4_pstorerhfnew_abs_u6_0 << 0) + (S4_pstorerhfnew_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_storerf_rr_u2: reloc is S4_storerf_rr_u2_0 & S4_storerf_rr_u2_1 [ reloc = (S4_storerf_rr_u2_0 << 0) + (S4_storerf_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S2_pstorerft_io_u6_1: reloc is                       S2_pstorerft_io_u6_1_0 & S2_pstorerft_io_u6_1_1 [ reloc = ((((S2_pstorerft_io_u6_1_0 << 0) + (S2_pstorerft_io_u6_1_1 << 5)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_pstorerft_io_u6_1: reloc is immext = 0xffffffff & S2_pstorerft_io_u6_1_0 & S2_pstorerft_io_u6_1_1 [ reloc = ((S2_pstorerft_io_u6_1_0 << 0) + (S2_pstorerft_io_u6_1_1 << 5)) << 1; ] { tmp = reloc:4; export tmp; }

S2_pstorerft_pi_s4_1: reloc is S2_pstorerft_pi_s4_1_0 [ reloc = (S2_pstorerft_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S2_pstorerff_io_u6_1: reloc is                       S2_pstorerff_io_u6_1_0 & S2_pstorerff_io_u6_1_1 [ reloc = ((((S2_pstorerff_io_u6_1_0 << 0) + (S2_pstorerff_io_u6_1_1 << 5)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_pstorerff_io_u6_1: reloc is immext = 0xffffffff & S2_pstorerff_io_u6_1_0 & S2_pstorerff_io_u6_1_1 [ reloc = ((S2_pstorerff_io_u6_1_0 << 0) + (S2_pstorerff_io_u6_1_1 << 5)) << 1; ] { tmp = reloc:4; export tmp; }

S2_pstorerff_pi_s4_1: reloc is S2_pstorerff_pi_s4_1_0 [ reloc = (S2_pstorerff_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S4_pstorerft_rr_u2: reloc is S4_pstorerft_rr_u2_0 & S4_pstorerft_rr_u2_1 [ reloc = (S4_pstorerft_rr_u2_0 << 0) + (S4_pstorerft_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerff_rr_u2: reloc is S4_pstorerff_rr_u2_0 & S4_pstorerff_rr_u2_1 [ reloc = (S4_pstorerff_rr_u2_0 << 0) + (S4_pstorerff_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerftnew_io_u6_1: reloc is                       S4_pstorerftnew_io_u6_1_0 & S4_pstorerftnew_io_u6_1_1 [ reloc = ((((S4_pstorerftnew_io_u6_1_0 << 0) + (S4_pstorerftnew_io_u6_1_1 << 5)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_pstorerftnew_io_u6_1: reloc is immext = 0xffffffff & S4_pstorerftnew_io_u6_1_0 & S4_pstorerftnew_io_u6_1_1 [ reloc = ((S4_pstorerftnew_io_u6_1_0 << 0) + (S4_pstorerftnew_io_u6_1_1 << 5)) << 1; ] { tmp = reloc:4; export tmp; }

S4_pstorerffnew_io_u6_1: reloc is                       S4_pstorerffnew_io_u6_1_0 & S4_pstorerffnew_io_u6_1_1 [ reloc = ((((S4_pstorerffnew_io_u6_1_0 << 0) + (S4_pstorerffnew_io_u6_1_1 << 5)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_pstorerffnew_io_u6_1: reloc is immext = 0xffffffff & S4_pstorerffnew_io_u6_1_0 & S4_pstorerffnew_io_u6_1_1 [ reloc = ((S4_pstorerffnew_io_u6_1_0 << 0) + (S4_pstorerffnew_io_u6_1_1 << 5)) << 1; ] { tmp = reloc:4; export tmp; }

S4_pstorerftnew_rr_u2: reloc is S4_pstorerftnew_rr_u2_0 & S4_pstorerftnew_rr_u2_1 [ reloc = (S4_pstorerftnew_rr_u2_0 << 0) + (S4_pstorerftnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerffnew_rr_u2: reloc is S4_pstorerffnew_rr_u2_0 & S4_pstorerffnew_rr_u2_1 [ reloc = (S4_pstorerffnew_rr_u2_0 << 0) + (S4_pstorerffnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S2_pstorerftnew_pi_s4_1: reloc is S2_pstorerftnew_pi_s4_1_0 [ reloc = (S2_pstorerftnew_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S2_pstorerffnew_pi_s4_1: reloc is S2_pstorerffnew_pi_s4_1_0 [ reloc = (S2_pstorerffnew_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S4_pstorerft_abs_u6: reloc is S4_pstorerft_abs_u6_0 & S4_pstorerft_abs_u6_1 [ reloc = (S4_pstorerft_abs_u6_0 << 0) + (S4_pstorerft_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerff_abs_u6: reloc is S4_pstorerff_abs_u6_0 & S4_pstorerff_abs_u6_1 [ reloc = (S4_pstorerff_abs_u6_0 << 0) + (S4_pstorerff_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerftnew_abs_u6: reloc is S4_pstorerftnew_abs_u6_0 & S4_pstorerftnew_abs_u6_1 [ reloc = (S4_pstorerftnew_abs_u6_0 << 0) + (S4_pstorerftnew_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerffnew_abs_u6: reloc is S4_pstorerffnew_abs_u6_0 & S4_pstorerffnew_abs_u6_1 [ reloc = (S4_pstorerffnew_abs_u6_0 << 0) + (S4_pstorerffnew_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_storeri_rr_u2: reloc is S4_storeri_rr_u2_0 & S4_storeri_rr_u2_1 [ reloc = (S4_storeri_rr_u2_0 << 0) + (S4_storeri_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S2_pstorerit_io_u6_2: reloc is                       S2_pstorerit_io_u6_2_0 & S2_pstorerit_io_u6_2_1 [ reloc = ((((S2_pstorerit_io_u6_2_0 << 0) + (S2_pstorerit_io_u6_2_1 << 5)) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_pstorerit_io_u6_2: reloc is immext = 0xffffffff & S2_pstorerit_io_u6_2_0 & S2_pstorerit_io_u6_2_1 [ reloc = ((S2_pstorerit_io_u6_2_0 << 0) + (S2_pstorerit_io_u6_2_1 << 5)) << 2; ] { tmp = reloc:4; export tmp; }

S2_pstorerit_pi_s4_2: reloc is S2_pstorerit_pi_s4_2_0 [ reloc = (S2_pstorerit_pi_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

S2_pstorerif_io_u6_2: reloc is                       S2_pstorerif_io_u6_2_0 & S2_pstorerif_io_u6_2_1 [ reloc = ((((S2_pstorerif_io_u6_2_0 << 0) + (S2_pstorerif_io_u6_2_1 << 5)) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_pstorerif_io_u6_2: reloc is immext = 0xffffffff & S2_pstorerif_io_u6_2_0 & S2_pstorerif_io_u6_2_1 [ reloc = ((S2_pstorerif_io_u6_2_0 << 0) + (S2_pstorerif_io_u6_2_1 << 5)) << 2; ] { tmp = reloc:4; export tmp; }

S2_pstorerif_pi_s4_2: reloc is S2_pstorerif_pi_s4_2_0 [ reloc = (S2_pstorerif_pi_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

S4_pstorerit_rr_u2: reloc is S4_pstorerit_rr_u2_0 & S4_pstorerit_rr_u2_1 [ reloc = (S4_pstorerit_rr_u2_0 << 0) + (S4_pstorerit_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerif_rr_u2: reloc is S4_pstorerif_rr_u2_0 & S4_pstorerif_rr_u2_1 [ reloc = (S4_pstorerif_rr_u2_0 << 0) + (S4_pstorerif_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstoreritnew_io_u6_2: reloc is                       S4_pstoreritnew_io_u6_2_0 & S4_pstoreritnew_io_u6_2_1 [ reloc = ((((S4_pstoreritnew_io_u6_2_0 << 0) + (S4_pstoreritnew_io_u6_2_1 << 5)) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_pstoreritnew_io_u6_2: reloc is immext = 0xffffffff & S4_pstoreritnew_io_u6_2_0 & S4_pstoreritnew_io_u6_2_1 [ reloc = ((S4_pstoreritnew_io_u6_2_0 << 0) + (S4_pstoreritnew_io_u6_2_1 << 5)) << 2; ] { tmp = reloc:4; export tmp; }

S4_pstorerifnew_io_u6_2: reloc is                       S4_pstorerifnew_io_u6_2_0 & S4_pstorerifnew_io_u6_2_1 [ reloc = ((((S4_pstorerifnew_io_u6_2_0 << 0) + (S4_pstorerifnew_io_u6_2_1 << 5)) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_pstorerifnew_io_u6_2: reloc is immext = 0xffffffff & S4_pstorerifnew_io_u6_2_0 & S4_pstorerifnew_io_u6_2_1 [ reloc = ((S4_pstorerifnew_io_u6_2_0 << 0) + (S4_pstorerifnew_io_u6_2_1 << 5)) << 2; ] { tmp = reloc:4; export tmp; }

S4_pstoreritnew_rr_u2: reloc is S4_pstoreritnew_rr_u2_0 & S4_pstoreritnew_rr_u2_1 [ reloc = (S4_pstoreritnew_rr_u2_0 << 0) + (S4_pstoreritnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerifnew_rr_u2: reloc is S4_pstorerifnew_rr_u2_0 & S4_pstorerifnew_rr_u2_1 [ reloc = (S4_pstorerifnew_rr_u2_0 << 0) + (S4_pstorerifnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S2_pstoreritnew_pi_s4_2: reloc is S2_pstoreritnew_pi_s4_2_0 [ reloc = (S2_pstoreritnew_pi_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

S2_pstorerifnew_pi_s4_2: reloc is S2_pstorerifnew_pi_s4_2_0 [ reloc = (S2_pstorerifnew_pi_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

S4_pstorerit_abs_u6: reloc is S4_pstorerit_abs_u6_0 & S4_pstorerit_abs_u6_1 [ reloc = (S4_pstorerit_abs_u6_0 << 0) + (S4_pstorerit_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerif_abs_u6: reloc is S4_pstorerif_abs_u6_0 & S4_pstorerif_abs_u6_1 [ reloc = (S4_pstorerif_abs_u6_0 << 0) + (S4_pstorerif_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstoreritnew_abs_u6: reloc is S4_pstoreritnew_abs_u6_0 & S4_pstoreritnew_abs_u6_1 [ reloc = (S4_pstoreritnew_abs_u6_0 << 0) + (S4_pstoreritnew_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerifnew_abs_u6: reloc is S4_pstorerifnew_abs_u6_0 & S4_pstorerifnew_abs_u6_1 [ reloc = (S4_pstorerifnew_abs_u6_0 << 0) + (S4_pstorerifnew_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_storerd_rr_u2: reloc is S4_storerd_rr_u2_0 & S4_storerd_rr_u2_1 [ reloc = (S4_storerd_rr_u2_0 << 0) + (S4_storerd_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S2_pstorerdt_io_u6_3: reloc is                       S2_pstorerdt_io_u6_3_0 & S2_pstorerdt_io_u6_3_1 [ reloc = ((((S2_pstorerdt_io_u6_3_0 << 0) + (S2_pstorerdt_io_u6_3_1 << 5)) << 3) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_pstorerdt_io_u6_3: reloc is immext = 0xffffffff & S2_pstorerdt_io_u6_3_0 & S2_pstorerdt_io_u6_3_1 [ reloc = ((S2_pstorerdt_io_u6_3_0 << 0) + (S2_pstorerdt_io_u6_3_1 << 5)) << 3; ] { tmp = reloc:4; export tmp; }

S2_pstorerdt_pi_s4_3: reloc is S2_pstorerdt_pi_s4_3_0 [ reloc = (S2_pstorerdt_pi_s4_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

S2_pstorerdf_io_u6_3: reloc is                       S2_pstorerdf_io_u6_3_0 & S2_pstorerdf_io_u6_3_1 [ reloc = ((((S2_pstorerdf_io_u6_3_0 << 0) + (S2_pstorerdf_io_u6_3_1 << 5)) << 3) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_pstorerdf_io_u6_3: reloc is immext = 0xffffffff & S2_pstorerdf_io_u6_3_0 & S2_pstorerdf_io_u6_3_1 [ reloc = ((S2_pstorerdf_io_u6_3_0 << 0) + (S2_pstorerdf_io_u6_3_1 << 5)) << 3; ] { tmp = reloc:4; export tmp; }

S2_pstorerdf_pi_s4_3: reloc is S2_pstorerdf_pi_s4_3_0 [ reloc = (S2_pstorerdf_pi_s4_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

S4_pstorerdt_rr_u2: reloc is S4_pstorerdt_rr_u2_0 & S4_pstorerdt_rr_u2_1 [ reloc = (S4_pstorerdt_rr_u2_0 << 0) + (S4_pstorerdt_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerdf_rr_u2: reloc is S4_pstorerdf_rr_u2_0 & S4_pstorerdf_rr_u2_1 [ reloc = (S4_pstorerdf_rr_u2_0 << 0) + (S4_pstorerdf_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerdtnew_io_u6_3: reloc is                       S4_pstorerdtnew_io_u6_3_0 & S4_pstorerdtnew_io_u6_3_1 [ reloc = ((((S4_pstorerdtnew_io_u6_3_0 << 0) + (S4_pstorerdtnew_io_u6_3_1 << 5)) << 3) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_pstorerdtnew_io_u6_3: reloc is immext = 0xffffffff & S4_pstorerdtnew_io_u6_3_0 & S4_pstorerdtnew_io_u6_3_1 [ reloc = ((S4_pstorerdtnew_io_u6_3_0 << 0) + (S4_pstorerdtnew_io_u6_3_1 << 5)) << 3; ] { tmp = reloc:4; export tmp; }

S4_pstorerdfnew_io_u6_3: reloc is                       S4_pstorerdfnew_io_u6_3_0 & S4_pstorerdfnew_io_u6_3_1 [ reloc = ((((S4_pstorerdfnew_io_u6_3_0 << 0) + (S4_pstorerdfnew_io_u6_3_1 << 5)) << 3) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_pstorerdfnew_io_u6_3: reloc is immext = 0xffffffff & S4_pstorerdfnew_io_u6_3_0 & S4_pstorerdfnew_io_u6_3_1 [ reloc = ((S4_pstorerdfnew_io_u6_3_0 << 0) + (S4_pstorerdfnew_io_u6_3_1 << 5)) << 3; ] { tmp = reloc:4; export tmp; }

S4_pstorerdtnew_rr_u2: reloc is S4_pstorerdtnew_rr_u2_0 & S4_pstorerdtnew_rr_u2_1 [ reloc = (S4_pstorerdtnew_rr_u2_0 << 0) + (S4_pstorerdtnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerdfnew_rr_u2: reloc is S4_pstorerdfnew_rr_u2_0 & S4_pstorerdfnew_rr_u2_1 [ reloc = (S4_pstorerdfnew_rr_u2_0 << 0) + (S4_pstorerdfnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S2_pstorerdtnew_pi_s4_3: reloc is S2_pstorerdtnew_pi_s4_3_0 [ reloc = (S2_pstorerdtnew_pi_s4_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

S2_pstorerdfnew_pi_s4_3: reloc is S2_pstorerdfnew_pi_s4_3_0 [ reloc = (S2_pstorerdfnew_pi_s4_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

S4_pstorerdt_abs_u6: reloc is S4_pstorerdt_abs_u6_0 & S4_pstorerdt_abs_u6_1 [ reloc = (S4_pstorerdt_abs_u6_0 << 0) + (S4_pstorerdt_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerdf_abs_u6: reloc is S4_pstorerdf_abs_u6_0 & S4_pstorerdf_abs_u6_1 [ reloc = (S4_pstorerdf_abs_u6_0 << 0) + (S4_pstorerdf_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerdtnew_abs_u6: reloc is S4_pstorerdtnew_abs_u6_0 & S4_pstorerdtnew_abs_u6_1 [ reloc = (S4_pstorerdtnew_abs_u6_0 << 0) + (S4_pstorerdtnew_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerdfnew_abs_u6: reloc is S4_pstorerdfnew_abs_u6_0 & S4_pstorerdfnew_abs_u6_1 [ reloc = (S4_pstorerdfnew_abs_u6_0 << 0) + (S4_pstorerdfnew_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_storerinew_rr_u2: reloc is S4_storerinew_rr_u2_0 & S4_storerinew_rr_u2_1 [ reloc = (S4_storerinew_rr_u2_0 << 0) + (S4_storerinew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S2_pstorerinewt_io_u6_2: reloc is                       S2_pstorerinewt_io_u6_2_0 & S2_pstorerinewt_io_u6_2_1 [ reloc = ((((S2_pstorerinewt_io_u6_2_0 << 0) + (S2_pstorerinewt_io_u6_2_1 << 5)) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_pstorerinewt_io_u6_2: reloc is immext = 0xffffffff & S2_pstorerinewt_io_u6_2_0 & S2_pstorerinewt_io_u6_2_1 [ reloc = ((S2_pstorerinewt_io_u6_2_0 << 0) + (S2_pstorerinewt_io_u6_2_1 << 5)) << 2; ] { tmp = reloc:4; export tmp; }

S2_pstorerinewt_pi_s4_2: reloc is S2_pstorerinewt_pi_s4_2_0 [ reloc = (S2_pstorerinewt_pi_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

S2_pstorerinewf_io_u6_2: reloc is                       S2_pstorerinewf_io_u6_2_0 & S2_pstorerinewf_io_u6_2_1 [ reloc = ((((S2_pstorerinewf_io_u6_2_0 << 0) + (S2_pstorerinewf_io_u6_2_1 << 5)) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_pstorerinewf_io_u6_2: reloc is immext = 0xffffffff & S2_pstorerinewf_io_u6_2_0 & S2_pstorerinewf_io_u6_2_1 [ reloc = ((S2_pstorerinewf_io_u6_2_0 << 0) + (S2_pstorerinewf_io_u6_2_1 << 5)) << 2; ] { tmp = reloc:4; export tmp; }

S2_pstorerinewf_pi_s4_2: reloc is S2_pstorerinewf_pi_s4_2_0 [ reloc = (S2_pstorerinewf_pi_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

S4_pstorerinewt_rr_u2: reloc is S4_pstorerinewt_rr_u2_0 & S4_pstorerinewt_rr_u2_1 [ reloc = (S4_pstorerinewt_rr_u2_0 << 0) + (S4_pstorerinewt_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerinewf_rr_u2: reloc is S4_pstorerinewf_rr_u2_0 & S4_pstorerinewf_rr_u2_1 [ reloc = (S4_pstorerinewf_rr_u2_0 << 0) + (S4_pstorerinewf_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerinewtnew_io_u6_2: reloc is                       S4_pstorerinewtnew_io_u6_2_0 & S4_pstorerinewtnew_io_u6_2_1 [ reloc = ((((S4_pstorerinewtnew_io_u6_2_0 << 0) + (S4_pstorerinewtnew_io_u6_2_1 << 5)) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_pstorerinewtnew_io_u6_2: reloc is immext = 0xffffffff & S4_pstorerinewtnew_io_u6_2_0 & S4_pstorerinewtnew_io_u6_2_1 [ reloc = ((S4_pstorerinewtnew_io_u6_2_0 << 0) + (S4_pstorerinewtnew_io_u6_2_1 << 5)) << 2; ] { tmp = reloc:4; export tmp; }

S4_pstorerinewfnew_io_u6_2: reloc is                       S4_pstorerinewfnew_io_u6_2_0 & S4_pstorerinewfnew_io_u6_2_1 [ reloc = ((((S4_pstorerinewfnew_io_u6_2_0 << 0) + (S4_pstorerinewfnew_io_u6_2_1 << 5)) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_pstorerinewfnew_io_u6_2: reloc is immext = 0xffffffff & S4_pstorerinewfnew_io_u6_2_0 & S4_pstorerinewfnew_io_u6_2_1 [ reloc = ((S4_pstorerinewfnew_io_u6_2_0 << 0) + (S4_pstorerinewfnew_io_u6_2_1 << 5)) << 2; ] { tmp = reloc:4; export tmp; }

S4_pstorerinewtnew_rr_u2: reloc is S4_pstorerinewtnew_rr_u2_0 & S4_pstorerinewtnew_rr_u2_1 [ reloc = (S4_pstorerinewtnew_rr_u2_0 << 0) + (S4_pstorerinewtnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerinewfnew_rr_u2: reloc is S4_pstorerinewfnew_rr_u2_0 & S4_pstorerinewfnew_rr_u2_1 [ reloc = (S4_pstorerinewfnew_rr_u2_0 << 0) + (S4_pstorerinewfnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S2_pstorerinewtnew_pi_s4_2: reloc is S2_pstorerinewtnew_pi_s4_2_0 [ reloc = (S2_pstorerinewtnew_pi_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

S2_pstorerinewfnew_pi_s4_2: reloc is S2_pstorerinewfnew_pi_s4_2_0 [ reloc = (S2_pstorerinewfnew_pi_s4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

S4_pstorerinewt_abs_u6: reloc is S4_pstorerinewt_abs_u6_0 & S4_pstorerinewt_abs_u6_1 [ reloc = (S4_pstorerinewt_abs_u6_0 << 0) + (S4_pstorerinewt_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerinewf_abs_u6: reloc is S4_pstorerinewf_abs_u6_0 & S4_pstorerinewf_abs_u6_1 [ reloc = (S4_pstorerinewf_abs_u6_0 << 0) + (S4_pstorerinewf_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerinewtnew_abs_u6: reloc is S4_pstorerinewtnew_abs_u6_0 & S4_pstorerinewtnew_abs_u6_1 [ reloc = (S4_pstorerinewtnew_abs_u6_0 << 0) + (S4_pstorerinewtnew_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerinewfnew_abs_u6: reloc is S4_pstorerinewfnew_abs_u6_0 & S4_pstorerinewfnew_abs_u6_1 [ reloc = (S4_pstorerinewfnew_abs_u6_0 << 0) + (S4_pstorerinewfnew_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_storerbnew_rr_u2: reloc is S4_storerbnew_rr_u2_0 & S4_storerbnew_rr_u2_1 [ reloc = (S4_storerbnew_rr_u2_0 << 0) + (S4_storerbnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S2_pstorerbnewt_io_u6_0: reloc is                       S2_pstorerbnewt_io_u6_0_0 & S2_pstorerbnewt_io_u6_0_1 [ reloc = (((S2_pstorerbnewt_io_u6_0_0 << 0) + (S2_pstorerbnewt_io_u6_0_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_pstorerbnewt_io_u6_0: reloc is immext = 0xffffffff & S2_pstorerbnewt_io_u6_0_0 & S2_pstorerbnewt_io_u6_0_1 [ reloc = (S2_pstorerbnewt_io_u6_0_0 << 0) + (S2_pstorerbnewt_io_u6_0_1 << 5); ] { tmp = reloc:4; export tmp; }

S2_pstorerbnewt_pi_s4_0: reloc is S2_pstorerbnewt_pi_s4_0_0 [ reloc = S2_pstorerbnewt_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_pstorerbnewf_io_u6_0: reloc is                       S2_pstorerbnewf_io_u6_0_0 & S2_pstorerbnewf_io_u6_0_1 [ reloc = (((S2_pstorerbnewf_io_u6_0_0 << 0) + (S2_pstorerbnewf_io_u6_0_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_pstorerbnewf_io_u6_0: reloc is immext = 0xffffffff & S2_pstorerbnewf_io_u6_0_0 & S2_pstorerbnewf_io_u6_0_1 [ reloc = (S2_pstorerbnewf_io_u6_0_0 << 0) + (S2_pstorerbnewf_io_u6_0_1 << 5); ] { tmp = reloc:4; export tmp; }

S2_pstorerbnewf_pi_s4_0: reloc is S2_pstorerbnewf_pi_s4_0_0 [ reloc = S2_pstorerbnewf_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_pstorerbnewt_rr_u2: reloc is S4_pstorerbnewt_rr_u2_0 & S4_pstorerbnewt_rr_u2_1 [ reloc = (S4_pstorerbnewt_rr_u2_0 << 0) + (S4_pstorerbnewt_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerbnewf_rr_u2: reloc is S4_pstorerbnewf_rr_u2_0 & S4_pstorerbnewf_rr_u2_1 [ reloc = (S4_pstorerbnewf_rr_u2_0 << 0) + (S4_pstorerbnewf_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerbnewtnew_io_u6_0: reloc is                       S4_pstorerbnewtnew_io_u6_0_0 & S4_pstorerbnewtnew_io_u6_0_1 [ reloc = (((S4_pstorerbnewtnew_io_u6_0_0 << 0) + (S4_pstorerbnewtnew_io_u6_0_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_pstorerbnewtnew_io_u6_0: reloc is immext = 0xffffffff & S4_pstorerbnewtnew_io_u6_0_0 & S4_pstorerbnewtnew_io_u6_0_1 [ reloc = (S4_pstorerbnewtnew_io_u6_0_0 << 0) + (S4_pstorerbnewtnew_io_u6_0_1 << 5); ] { tmp = reloc:4; export tmp; }

S4_pstorerbnewfnew_io_u6_0: reloc is                       S4_pstorerbnewfnew_io_u6_0_0 & S4_pstorerbnewfnew_io_u6_0_1 [ reloc = (((S4_pstorerbnewfnew_io_u6_0_0 << 0) + (S4_pstorerbnewfnew_io_u6_0_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_pstorerbnewfnew_io_u6_0: reloc is immext = 0xffffffff & S4_pstorerbnewfnew_io_u6_0_0 & S4_pstorerbnewfnew_io_u6_0_1 [ reloc = (S4_pstorerbnewfnew_io_u6_0_0 << 0) + (S4_pstorerbnewfnew_io_u6_0_1 << 5); ] { tmp = reloc:4; export tmp; }

S4_pstorerbnewtnew_rr_u2: reloc is S4_pstorerbnewtnew_rr_u2_0 & S4_pstorerbnewtnew_rr_u2_1 [ reloc = (S4_pstorerbnewtnew_rr_u2_0 << 0) + (S4_pstorerbnewtnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerbnewfnew_rr_u2: reloc is S4_pstorerbnewfnew_rr_u2_0 & S4_pstorerbnewfnew_rr_u2_1 [ reloc = (S4_pstorerbnewfnew_rr_u2_0 << 0) + (S4_pstorerbnewfnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S2_pstorerbnewtnew_pi_s4_0: reloc is S2_pstorerbnewtnew_pi_s4_0_0 [ reloc = S2_pstorerbnewtnew_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_pstorerbnewfnew_pi_s4_0: reloc is S2_pstorerbnewfnew_pi_s4_0_0 [ reloc = S2_pstorerbnewfnew_pi_s4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_pstorerbnewt_abs_u6: reloc is S4_pstorerbnewt_abs_u6_0 & S4_pstorerbnewt_abs_u6_1 [ reloc = (S4_pstorerbnewt_abs_u6_0 << 0) + (S4_pstorerbnewt_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerbnewf_abs_u6: reloc is S4_pstorerbnewf_abs_u6_0 & S4_pstorerbnewf_abs_u6_1 [ reloc = (S4_pstorerbnewf_abs_u6_0 << 0) + (S4_pstorerbnewf_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerbnewtnew_abs_u6: reloc is S4_pstorerbnewtnew_abs_u6_0 & S4_pstorerbnewtnew_abs_u6_1 [ reloc = (S4_pstorerbnewtnew_abs_u6_0 << 0) + (S4_pstorerbnewtnew_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerbnewfnew_abs_u6: reloc is S4_pstorerbnewfnew_abs_u6_0 & S4_pstorerbnewfnew_abs_u6_1 [ reloc = (S4_pstorerbnewfnew_abs_u6_0 << 0) + (S4_pstorerbnewfnew_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_storerhnew_rr_u2: reloc is S4_storerhnew_rr_u2_0 & S4_storerhnew_rr_u2_1 [ reloc = (S4_storerhnew_rr_u2_0 << 0) + (S4_storerhnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S2_pstorerhnewt_io_u6_1: reloc is                       S2_pstorerhnewt_io_u6_1_0 & S2_pstorerhnewt_io_u6_1_1 [ reloc = ((((S2_pstorerhnewt_io_u6_1_0 << 0) + (S2_pstorerhnewt_io_u6_1_1 << 5)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_pstorerhnewt_io_u6_1: reloc is immext = 0xffffffff & S2_pstorerhnewt_io_u6_1_0 & S2_pstorerhnewt_io_u6_1_1 [ reloc = ((S2_pstorerhnewt_io_u6_1_0 << 0) + (S2_pstorerhnewt_io_u6_1_1 << 5)) << 1; ] { tmp = reloc:4; export tmp; }

S2_pstorerhnewt_pi_s4_1: reloc is S2_pstorerhnewt_pi_s4_1_0 [ reloc = (S2_pstorerhnewt_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S2_pstorerhnewf_io_u6_1: reloc is                       S2_pstorerhnewf_io_u6_1_0 & S2_pstorerhnewf_io_u6_1_1 [ reloc = ((((S2_pstorerhnewf_io_u6_1_0 << 0) + (S2_pstorerhnewf_io_u6_1_1 << 5)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_pstorerhnewf_io_u6_1: reloc is immext = 0xffffffff & S2_pstorerhnewf_io_u6_1_0 & S2_pstorerhnewf_io_u6_1_1 [ reloc = ((S2_pstorerhnewf_io_u6_1_0 << 0) + (S2_pstorerhnewf_io_u6_1_1 << 5)) << 1; ] { tmp = reloc:4; export tmp; }

S2_pstorerhnewf_pi_s4_1: reloc is S2_pstorerhnewf_pi_s4_1_0 [ reloc = (S2_pstorerhnewf_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S4_pstorerhnewt_rr_u2: reloc is S4_pstorerhnewt_rr_u2_0 & S4_pstorerhnewt_rr_u2_1 [ reloc = (S4_pstorerhnewt_rr_u2_0 << 0) + (S4_pstorerhnewt_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerhnewf_rr_u2: reloc is S4_pstorerhnewf_rr_u2_0 & S4_pstorerhnewf_rr_u2_1 [ reloc = (S4_pstorerhnewf_rr_u2_0 << 0) + (S4_pstorerhnewf_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerhnewtnew_io_u6_1: reloc is                       S4_pstorerhnewtnew_io_u6_1_0 & S4_pstorerhnewtnew_io_u6_1_1 [ reloc = ((((S4_pstorerhnewtnew_io_u6_1_0 << 0) + (S4_pstorerhnewtnew_io_u6_1_1 << 5)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_pstorerhnewtnew_io_u6_1: reloc is immext = 0xffffffff & S4_pstorerhnewtnew_io_u6_1_0 & S4_pstorerhnewtnew_io_u6_1_1 [ reloc = ((S4_pstorerhnewtnew_io_u6_1_0 << 0) + (S4_pstorerhnewtnew_io_u6_1_1 << 5)) << 1; ] { tmp = reloc:4; export tmp; }

S4_pstorerhnewfnew_io_u6_1: reloc is                       S4_pstorerhnewfnew_io_u6_1_0 & S4_pstorerhnewfnew_io_u6_1_1 [ reloc = ((((S4_pstorerhnewfnew_io_u6_1_0 << 0) + (S4_pstorerhnewfnew_io_u6_1_1 << 5)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_pstorerhnewfnew_io_u6_1: reloc is immext = 0xffffffff & S4_pstorerhnewfnew_io_u6_1_0 & S4_pstorerhnewfnew_io_u6_1_1 [ reloc = ((S4_pstorerhnewfnew_io_u6_1_0 << 0) + (S4_pstorerhnewfnew_io_u6_1_1 << 5)) << 1; ] { tmp = reloc:4; export tmp; }

S4_pstorerhnewtnew_rr_u2: reloc is S4_pstorerhnewtnew_rr_u2_0 & S4_pstorerhnewtnew_rr_u2_1 [ reloc = (S4_pstorerhnewtnew_rr_u2_0 << 0) + (S4_pstorerhnewtnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_pstorerhnewfnew_rr_u2: reloc is S4_pstorerhnewfnew_rr_u2_0 & S4_pstorerhnewfnew_rr_u2_1 [ reloc = (S4_pstorerhnewfnew_rr_u2_0 << 0) + (S4_pstorerhnewfnew_rr_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S2_pstorerhnewtnew_pi_s4_1: reloc is S2_pstorerhnewtnew_pi_s4_1_0 [ reloc = (S2_pstorerhnewtnew_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S2_pstorerhnewfnew_pi_s4_1: reloc is S2_pstorerhnewfnew_pi_s4_1_0 [ reloc = (S2_pstorerhnewfnew_pi_s4_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S4_pstorerhnewt_abs_u6: reloc is S4_pstorerhnewt_abs_u6_0 & S4_pstorerhnewt_abs_u6_1 [ reloc = (S4_pstorerhnewt_abs_u6_0 << 0) + (S4_pstorerhnewt_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerhnewf_abs_u6: reloc is S4_pstorerhnewf_abs_u6_0 & S4_pstorerhnewf_abs_u6_1 [ reloc = (S4_pstorerhnewf_abs_u6_0 << 0) + (S4_pstorerhnewf_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerhnewtnew_abs_u6: reloc is S4_pstorerhnewtnew_abs_u6_0 & S4_pstorerhnewtnew_abs_u6_1 [ reloc = (S4_pstorerhnewtnew_abs_u6_0 << 0) + (S4_pstorerhnewtnew_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

S4_pstorerhnewfnew_abs_u6: reloc is S4_pstorerhnewfnew_abs_u6_0 & S4_pstorerhnewfnew_abs_u6_1 [ reloc = (S4_pstorerhnewfnew_abs_u6_0 << 0) + (S4_pstorerhnewfnew_abs_u6_1 << 4); ] { tmp = reloc:4; export tmp; }

L4_add_memopw_io_u6_2: reloc is                       L4_add_memopw_io_u6_2_0 [ reloc = (((L4_add_memopw_io_u6_2_0 << 0) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_add_memopw_io_u6_2: reloc is immext = 0xffffffff & L4_add_memopw_io_u6_2_0 [ reloc = (L4_add_memopw_io_u6_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L4_add_memopb_io_u6_0: reloc is                       L4_add_memopb_io_u6_0_0 [ reloc = ((L4_add_memopb_io_u6_0_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_add_memopb_io_u6_0: reloc is immext = 0xffffffff & L4_add_memopb_io_u6_0_0 [ reloc = L4_add_memopb_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_add_memoph_io_u6_1: reloc is                       L4_add_memoph_io_u6_1_0 [ reloc = (((L4_add_memoph_io_u6_1_0 << 0) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_add_memoph_io_u6_1: reloc is immext = 0xffffffff & L4_add_memoph_io_u6_1_0 [ reloc = (L4_add_memoph_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L4_sub_memopw_io_u6_2: reloc is                       L4_sub_memopw_io_u6_2_0 [ reloc = (((L4_sub_memopw_io_u6_2_0 << 0) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_sub_memopw_io_u6_2: reloc is immext = 0xffffffff & L4_sub_memopw_io_u6_2_0 [ reloc = (L4_sub_memopw_io_u6_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L4_sub_memopb_io_u6_0: reloc is                       L4_sub_memopb_io_u6_0_0 [ reloc = ((L4_sub_memopb_io_u6_0_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_sub_memopb_io_u6_0: reloc is immext = 0xffffffff & L4_sub_memopb_io_u6_0_0 [ reloc = L4_sub_memopb_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_sub_memoph_io_u6_1: reloc is                       L4_sub_memoph_io_u6_1_0 [ reloc = (((L4_sub_memoph_io_u6_1_0 << 0) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_sub_memoph_io_u6_1: reloc is immext = 0xffffffff & L4_sub_memoph_io_u6_1_0 [ reloc = (L4_sub_memoph_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L4_and_memopw_io_u6_2: reloc is                       L4_and_memopw_io_u6_2_0 [ reloc = (((L4_and_memopw_io_u6_2_0 << 0) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_and_memopw_io_u6_2: reloc is immext = 0xffffffff & L4_and_memopw_io_u6_2_0 [ reloc = (L4_and_memopw_io_u6_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L4_and_memopb_io_u6_0: reloc is                       L4_and_memopb_io_u6_0_0 [ reloc = ((L4_and_memopb_io_u6_0_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_and_memopb_io_u6_0: reloc is immext = 0xffffffff & L4_and_memopb_io_u6_0_0 [ reloc = L4_and_memopb_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_and_memoph_io_u6_1: reloc is                       L4_and_memoph_io_u6_1_0 [ reloc = (((L4_and_memoph_io_u6_1_0 << 0) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_and_memoph_io_u6_1: reloc is immext = 0xffffffff & L4_and_memoph_io_u6_1_0 [ reloc = (L4_and_memoph_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L4_or_memopw_io_u6_2: reloc is                       L4_or_memopw_io_u6_2_0 [ reloc = (((L4_or_memopw_io_u6_2_0 << 0) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_or_memopw_io_u6_2: reloc is immext = 0xffffffff & L4_or_memopw_io_u6_2_0 [ reloc = (L4_or_memopw_io_u6_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L4_or_memopb_io_u6_0: reloc is                       L4_or_memopb_io_u6_0_0 [ reloc = ((L4_or_memopb_io_u6_0_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_or_memopb_io_u6_0: reloc is immext = 0xffffffff & L4_or_memopb_io_u6_0_0 [ reloc = L4_or_memopb_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_or_memoph_io_u6_1: reloc is                       L4_or_memoph_io_u6_1_0 [ reloc = (((L4_or_memoph_io_u6_1_0 << 0) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_or_memoph_io_u6_1: reloc is immext = 0xffffffff & L4_or_memoph_io_u6_1_0 [ reloc = (L4_or_memoph_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L4_iadd_memopw_io_u6_2: reloc is                       L4_iadd_memopw_io_u6_2_0 [ reloc = (((L4_iadd_memopw_io_u6_2_0 << 0) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_iadd_memopw_io_u6_2: reloc is immext = 0xffffffff & L4_iadd_memopw_io_u6_2_0 [ reloc = (L4_iadd_memopw_io_u6_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L4_iadd_memopw_io_U5: reloc is L4_iadd_memopw_io_U5_0 [ reloc = L4_iadd_memopw_io_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_iadd_memopb_io_u6_0: reloc is                       L4_iadd_memopb_io_u6_0_0 [ reloc = ((L4_iadd_memopb_io_u6_0_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_iadd_memopb_io_u6_0: reloc is immext = 0xffffffff & L4_iadd_memopb_io_u6_0_0 [ reloc = L4_iadd_memopb_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_iadd_memopb_io_U5: reloc is L4_iadd_memopb_io_U5_0 [ reloc = L4_iadd_memopb_io_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_iadd_memoph_io_u6_1: reloc is                       L4_iadd_memoph_io_u6_1_0 [ reloc = (((L4_iadd_memoph_io_u6_1_0 << 0) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_iadd_memoph_io_u6_1: reloc is immext = 0xffffffff & L4_iadd_memoph_io_u6_1_0 [ reloc = (L4_iadd_memoph_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L4_iadd_memoph_io_U5: reloc is L4_iadd_memoph_io_U5_0 [ reloc = L4_iadd_memoph_io_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_isub_memopw_io_u6_2: reloc is                       L4_isub_memopw_io_u6_2_0 [ reloc = (((L4_isub_memopw_io_u6_2_0 << 0) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_isub_memopw_io_u6_2: reloc is immext = 0xffffffff & L4_isub_memopw_io_u6_2_0 [ reloc = (L4_isub_memopw_io_u6_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L4_isub_memopw_io_U5: reloc is L4_isub_memopw_io_U5_0 [ reloc = L4_isub_memopw_io_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_isub_memopb_io_u6_0: reloc is                       L4_isub_memopb_io_u6_0_0 [ reloc = ((L4_isub_memopb_io_u6_0_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_isub_memopb_io_u6_0: reloc is immext = 0xffffffff & L4_isub_memopb_io_u6_0_0 [ reloc = L4_isub_memopb_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_isub_memopb_io_U5: reloc is L4_isub_memopb_io_U5_0 [ reloc = L4_isub_memopb_io_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_isub_memoph_io_u6_1: reloc is                       L4_isub_memoph_io_u6_1_0 [ reloc = (((L4_isub_memoph_io_u6_1_0 << 0) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_isub_memoph_io_u6_1: reloc is immext = 0xffffffff & L4_isub_memoph_io_u6_1_0 [ reloc = (L4_isub_memoph_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L4_isub_memoph_io_U5: reloc is L4_isub_memoph_io_U5_0 [ reloc = L4_isub_memoph_io_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_iand_memopw_io_u6_2: reloc is                       L4_iand_memopw_io_u6_2_0 [ reloc = (((L4_iand_memopw_io_u6_2_0 << 0) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_iand_memopw_io_u6_2: reloc is immext = 0xffffffff & L4_iand_memopw_io_u6_2_0 [ reloc = (L4_iand_memopw_io_u6_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L4_iand_memopw_io_U5: reloc is L4_iand_memopw_io_U5_0 [ reloc = L4_iand_memopw_io_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_iand_memopb_io_u6_0: reloc is                       L4_iand_memopb_io_u6_0_0 [ reloc = ((L4_iand_memopb_io_u6_0_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_iand_memopb_io_u6_0: reloc is immext = 0xffffffff & L4_iand_memopb_io_u6_0_0 [ reloc = L4_iand_memopb_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_iand_memopb_io_U5: reloc is L4_iand_memopb_io_U5_0 [ reloc = L4_iand_memopb_io_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_iand_memoph_io_u6_1: reloc is                       L4_iand_memoph_io_u6_1_0 [ reloc = (((L4_iand_memoph_io_u6_1_0 << 0) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_iand_memoph_io_u6_1: reloc is immext = 0xffffffff & L4_iand_memoph_io_u6_1_0 [ reloc = (L4_iand_memoph_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L4_iand_memoph_io_U5: reloc is L4_iand_memoph_io_U5_0 [ reloc = L4_iand_memoph_io_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_ior_memopw_io_u6_2: reloc is                       L4_ior_memopw_io_u6_2_0 [ reloc = (((L4_ior_memopw_io_u6_2_0 << 0) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_ior_memopw_io_u6_2: reloc is immext = 0xffffffff & L4_ior_memopw_io_u6_2_0 [ reloc = (L4_ior_memopw_io_u6_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

L4_ior_memopw_io_U5: reloc is L4_ior_memopw_io_U5_0 [ reloc = L4_ior_memopw_io_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_ior_memopb_io_u6_0: reloc is                       L4_ior_memopb_io_u6_0_0 [ reloc = ((L4_ior_memopb_io_u6_0_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_ior_memopb_io_u6_0: reloc is immext = 0xffffffff & L4_ior_memopb_io_u6_0_0 [ reloc = L4_ior_memopb_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_ior_memopb_io_U5: reloc is L4_ior_memopb_io_U5_0 [ reloc = L4_ior_memopb_io_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

L4_ior_memoph_io_u6_1: reloc is                       L4_ior_memoph_io_u6_1_0 [ reloc = (((L4_ior_memoph_io_u6_1_0 << 0) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L4_ior_memoph_io_u6_1: reloc is immext = 0xffffffff & L4_ior_memoph_io_u6_1_0 [ reloc = (L4_ior_memoph_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

L4_ior_memoph_io_U5: reloc is L4_ior_memoph_io_U5_0 [ reloc = L4_ior_memoph_io_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_storeirbt_io_u6_0: reloc is S4_storeirbt_io_u6_0_0 [ reloc = S4_storeirbt_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_storeirbt_io_S6: reloc is                       S4_storeirbt_io_S6_0 & S4_storeirbt_io_S6_1 [ reloc = (((S4_storeirbt_io_S6_0 << 0) + (S4_storeirbt_io_S6_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_storeirbt_io_S6: reloc is immext = 0xffffffff & S4_storeirbt_io_S6_0 & S4_storeirbt_io_S6_1 [ reloc = (S4_storeirbt_io_S6_0 << 0) + (S4_storeirbt_io_S6_1 << 5); ] { tmp = reloc:4; export tmp; }

S4_storeirbf_io_u6_0: reloc is S4_storeirbf_io_u6_0_0 [ reloc = S4_storeirbf_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_storeirbf_io_S6: reloc is                       S4_storeirbf_io_S6_0 & S4_storeirbf_io_S6_1 [ reloc = (((S4_storeirbf_io_S6_0 << 0) + (S4_storeirbf_io_S6_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_storeirbf_io_S6: reloc is immext = 0xffffffff & S4_storeirbf_io_S6_0 & S4_storeirbf_io_S6_1 [ reloc = (S4_storeirbf_io_S6_0 << 0) + (S4_storeirbf_io_S6_1 << 5); ] { tmp = reloc:4; export tmp; }

S4_storeirbtnew_io_u6_0: reloc is S4_storeirbtnew_io_u6_0_0 [ reloc = S4_storeirbtnew_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_storeirbtnew_io_S6: reloc is                       S4_storeirbtnew_io_S6_0 & S4_storeirbtnew_io_S6_1 [ reloc = (((S4_storeirbtnew_io_S6_0 << 0) + (S4_storeirbtnew_io_S6_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_storeirbtnew_io_S6: reloc is immext = 0xffffffff & S4_storeirbtnew_io_S6_0 & S4_storeirbtnew_io_S6_1 [ reloc = (S4_storeirbtnew_io_S6_0 << 0) + (S4_storeirbtnew_io_S6_1 << 5); ] { tmp = reloc:4; export tmp; }

S4_storeirbfnew_io_u6_0: reloc is S4_storeirbfnew_io_u6_0_0 [ reloc = S4_storeirbfnew_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_storeirbfnew_io_S6: reloc is                       S4_storeirbfnew_io_S6_0 & S4_storeirbfnew_io_S6_1 [ reloc = (((S4_storeirbfnew_io_S6_0 << 0) + (S4_storeirbfnew_io_S6_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_storeirbfnew_io_S6: reloc is immext = 0xffffffff & S4_storeirbfnew_io_S6_0 & S4_storeirbfnew_io_S6_1 [ reloc = (S4_storeirbfnew_io_S6_0 << 0) + (S4_storeirbfnew_io_S6_1 << 5); ] { tmp = reloc:4; export tmp; }

S4_storeirht_io_u6_1: reloc is S4_storeirht_io_u6_1_0 [ reloc = (S4_storeirht_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S4_storeirht_io_S6: reloc is                       S4_storeirht_io_S6_0 & S4_storeirht_io_S6_1 [ reloc = (((S4_storeirht_io_S6_0 << 0) + (S4_storeirht_io_S6_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_storeirht_io_S6: reloc is immext = 0xffffffff & S4_storeirht_io_S6_0 & S4_storeirht_io_S6_1 [ reloc = (S4_storeirht_io_S6_0 << 0) + (S4_storeirht_io_S6_1 << 5); ] { tmp = reloc:4; export tmp; }

S4_storeirhf_io_u6_1: reloc is S4_storeirhf_io_u6_1_0 [ reloc = (S4_storeirhf_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S4_storeirhf_io_S6: reloc is                       S4_storeirhf_io_S6_0 & S4_storeirhf_io_S6_1 [ reloc = (((S4_storeirhf_io_S6_0 << 0) + (S4_storeirhf_io_S6_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_storeirhf_io_S6: reloc is immext = 0xffffffff & S4_storeirhf_io_S6_0 & S4_storeirhf_io_S6_1 [ reloc = (S4_storeirhf_io_S6_0 << 0) + (S4_storeirhf_io_S6_1 << 5); ] { tmp = reloc:4; export tmp; }

S4_storeirhtnew_io_u6_1: reloc is S4_storeirhtnew_io_u6_1_0 [ reloc = (S4_storeirhtnew_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S4_storeirhtnew_io_S6: reloc is                       S4_storeirhtnew_io_S6_0 & S4_storeirhtnew_io_S6_1 [ reloc = (((S4_storeirhtnew_io_S6_0 << 0) + (S4_storeirhtnew_io_S6_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_storeirhtnew_io_S6: reloc is immext = 0xffffffff & S4_storeirhtnew_io_S6_0 & S4_storeirhtnew_io_S6_1 [ reloc = (S4_storeirhtnew_io_S6_0 << 0) + (S4_storeirhtnew_io_S6_1 << 5); ] { tmp = reloc:4; export tmp; }

S4_storeirhfnew_io_u6_1: reloc is S4_storeirhfnew_io_u6_1_0 [ reloc = (S4_storeirhfnew_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S4_storeirhfnew_io_S6: reloc is                       S4_storeirhfnew_io_S6_0 & S4_storeirhfnew_io_S6_1 [ reloc = (((S4_storeirhfnew_io_S6_0 << 0) + (S4_storeirhfnew_io_S6_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_storeirhfnew_io_S6: reloc is immext = 0xffffffff & S4_storeirhfnew_io_S6_0 & S4_storeirhfnew_io_S6_1 [ reloc = (S4_storeirhfnew_io_S6_0 << 0) + (S4_storeirhfnew_io_S6_1 << 5); ] { tmp = reloc:4; export tmp; }

S4_storeirit_io_u6_2: reloc is S4_storeirit_io_u6_2_0 [ reloc = (S4_storeirit_io_u6_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

S4_storeirit_io_S6: reloc is                       S4_storeirit_io_S6_0 & S4_storeirit_io_S6_1 [ reloc = (((S4_storeirit_io_S6_0 << 0) + (S4_storeirit_io_S6_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_storeirit_io_S6: reloc is immext = 0xffffffff & S4_storeirit_io_S6_0 & S4_storeirit_io_S6_1 [ reloc = (S4_storeirit_io_S6_0 << 0) + (S4_storeirit_io_S6_1 << 5); ] { tmp = reloc:4; export tmp; }

S4_storeirif_io_u6_2: reloc is S4_storeirif_io_u6_2_0 [ reloc = (S4_storeirif_io_u6_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

S4_storeirif_io_S6: reloc is                       S4_storeirif_io_S6_0 & S4_storeirif_io_S6_1 [ reloc = (((S4_storeirif_io_S6_0 << 0) + (S4_storeirif_io_S6_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_storeirif_io_S6: reloc is immext = 0xffffffff & S4_storeirif_io_S6_0 & S4_storeirif_io_S6_1 [ reloc = (S4_storeirif_io_S6_0 << 0) + (S4_storeirif_io_S6_1 << 5); ] { tmp = reloc:4; export tmp; }

S4_storeiritnew_io_u6_2: reloc is S4_storeiritnew_io_u6_2_0 [ reloc = (S4_storeiritnew_io_u6_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

S4_storeiritnew_io_S6: reloc is                       S4_storeiritnew_io_S6_0 & S4_storeiritnew_io_S6_1 [ reloc = (((S4_storeiritnew_io_S6_0 << 0) + (S4_storeiritnew_io_S6_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_storeiritnew_io_S6: reloc is immext = 0xffffffff & S4_storeiritnew_io_S6_0 & S4_storeiritnew_io_S6_1 [ reloc = (S4_storeiritnew_io_S6_0 << 0) + (S4_storeiritnew_io_S6_1 << 5); ] { tmp = reloc:4; export tmp; }

S4_storeirifnew_io_u6_2: reloc is S4_storeirifnew_io_u6_2_0 [ reloc = (S4_storeirifnew_io_u6_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

S4_storeirifnew_io_S6: reloc is                       S4_storeirifnew_io_S6_0 & S4_storeirifnew_io_S6_1 [ reloc = (((S4_storeirifnew_io_S6_0 << 0) + (S4_storeirifnew_io_S6_1 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_storeirifnew_io_S6: reloc is immext = 0xffffffff & S4_storeirifnew_io_S6_0 & S4_storeirifnew_io_S6_1 [ reloc = (S4_storeirifnew_io_S6_0 << 0) + (S4_storeirifnew_io_S6_1 << 5); ] { tmp = reloc:4; export tmp; }

S4_storeirb_io_u6_0: reloc is S4_storeirb_io_u6_0_0 [ reloc = S4_storeirb_io_u6_0_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_storeirb_io_S8: reloc is                       S4_storeirb_io_S8_0 & S4_storeirb_io_S8_1 [ reloc = (((S4_storeirb_io_S8_0 << 0) + (S4_storeirb_io_S8_1 << 7)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_storeirb_io_S8: reloc is immext = 0xffffffff & S4_storeirb_io_S8_0 & S4_storeirb_io_S8_1 [ reloc = (S4_storeirb_io_S8_0 << 0) + (S4_storeirb_io_S8_1 << 7); ] { tmp = reloc:4; export tmp; }

S4_storeirh_io_u6_1: reloc is S4_storeirh_io_u6_1_0 [ reloc = (S4_storeirh_io_u6_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

S4_storeirh_io_S8: reloc is                       S4_storeirh_io_S8_0 & S4_storeirh_io_S8_1 [ reloc = (((S4_storeirh_io_S8_0 << 0) + (S4_storeirh_io_S8_1 << 7)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_storeirh_io_S8: reloc is immext = 0xffffffff & S4_storeirh_io_S8_0 & S4_storeirh_io_S8_1 [ reloc = (S4_storeirh_io_S8_0 << 0) + (S4_storeirh_io_S8_1 << 7); ] { tmp = reloc:4; export tmp; }

S4_storeiri_io_u6_2: reloc is S4_storeiri_io_u6_2_0 [ reloc = (S4_storeiri_io_u6_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

S4_storeiri_io_S8: reloc is                       S4_storeiri_io_S8_0 & S4_storeiri_io_S8_1 [ reloc = (((S4_storeiri_io_S8_0 << 0) + (S4_storeiri_io_S8_1 << 7)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_storeiri_io_S8: reloc is immext = 0xffffffff & S4_storeiri_io_S8_0 & S4_storeiri_io_S8_1 [ reloc = (S4_storeiri_io_S8_0 << 0) + (S4_storeiri_io_S8_1 << 7); ] { tmp = reloc:4; export tmp; }

L2_loadrubgp_u16_0: reloc is                       L2_loadrubgp_u16_0_0 & L2_loadrubgp_u16_0_1 & L2_loadrubgp_u16_0_2 [ reloc = ((((L2_loadrubgp_u16_0_0 << 0) + (L2_loadrubgp_u16_0_1 << 9)) + (L2_loadrubgp_u16_0_2 << 14)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_loadrubgp_u16_0: reloc is immext = 0xffffffff & L2_loadrubgp_u16_0_0 & L2_loadrubgp_u16_0_1 & L2_loadrubgp_u16_0_2 [ reloc = ((L2_loadrubgp_u16_0_0 << 0) + (L2_loadrubgp_u16_0_1 << 9)) + (L2_loadrubgp_u16_0_2 << 14); ] { tmp = reloc:4; export tmp; }

L2_loadrbgp_u16_0: reloc is                       L2_loadrbgp_u16_0_0 & L2_loadrbgp_u16_0_1 & L2_loadrbgp_u16_0_2 [ reloc = ((((L2_loadrbgp_u16_0_0 << 0) + (L2_loadrbgp_u16_0_1 << 9)) + (L2_loadrbgp_u16_0_2 << 14)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_loadrbgp_u16_0: reloc is immext = 0xffffffff & L2_loadrbgp_u16_0_0 & L2_loadrbgp_u16_0_1 & L2_loadrbgp_u16_0_2 [ reloc = ((L2_loadrbgp_u16_0_0 << 0) + (L2_loadrbgp_u16_0_1 << 9)) + (L2_loadrbgp_u16_0_2 << 14); ] { tmp = reloc:4; export tmp; }

L2_loadruhgp_u16_1: reloc is                       L2_loadruhgp_u16_1_0 & L2_loadruhgp_u16_1_1 & L2_loadruhgp_u16_1_2 [ reloc = (((((L2_loadruhgp_u16_1_0 << 0) + (L2_loadruhgp_u16_1_1 << 9)) + (L2_loadruhgp_u16_1_2 << 14)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_loadruhgp_u16_1: reloc is immext = 0xffffffff & L2_loadruhgp_u16_1_0 & L2_loadruhgp_u16_1_1 & L2_loadruhgp_u16_1_2 [ reloc = (((L2_loadruhgp_u16_1_0 << 0) + (L2_loadruhgp_u16_1_1 << 9)) + (L2_loadruhgp_u16_1_2 << 14)) << 1; ] { tmp = reloc:4; export tmp; }

L2_loadrhgp_u16_1: reloc is                       L2_loadrhgp_u16_1_0 & L2_loadrhgp_u16_1_1 & L2_loadrhgp_u16_1_2 [ reloc = (((((L2_loadrhgp_u16_1_0 << 0) + (L2_loadrhgp_u16_1_1 << 9)) + (L2_loadrhgp_u16_1_2 << 14)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_loadrhgp_u16_1: reloc is immext = 0xffffffff & L2_loadrhgp_u16_1_0 & L2_loadrhgp_u16_1_1 & L2_loadrhgp_u16_1_2 [ reloc = (((L2_loadrhgp_u16_1_0 << 0) + (L2_loadrhgp_u16_1_1 << 9)) + (L2_loadrhgp_u16_1_2 << 14)) << 1; ] { tmp = reloc:4; export tmp; }

L2_loadrigp_u16_2: reloc is                       L2_loadrigp_u16_2_0 & L2_loadrigp_u16_2_1 & L2_loadrigp_u16_2_2 [ reloc = (((((L2_loadrigp_u16_2_0 << 0) + (L2_loadrigp_u16_2_1 << 9)) + (L2_loadrigp_u16_2_2 << 14)) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_loadrigp_u16_2: reloc is immext = 0xffffffff & L2_loadrigp_u16_2_0 & L2_loadrigp_u16_2_1 & L2_loadrigp_u16_2_2 [ reloc = (((L2_loadrigp_u16_2_0 << 0) + (L2_loadrigp_u16_2_1 << 9)) + (L2_loadrigp_u16_2_2 << 14)) << 2; ] { tmp = reloc:4; export tmp; }

L2_loadrdgp_u16_3: reloc is                       L2_loadrdgp_u16_3_0 & L2_loadrdgp_u16_3_1 & L2_loadrdgp_u16_3_2 [ reloc = (((((L2_loadrdgp_u16_3_0 << 0) + (L2_loadrdgp_u16_3_1 << 9)) + (L2_loadrdgp_u16_3_2 << 14)) << 3) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
L2_loadrdgp_u16_3: reloc is immext = 0xffffffff & L2_loadrdgp_u16_3_0 & L2_loadrdgp_u16_3_1 & L2_loadrdgp_u16_3_2 [ reloc = (((L2_loadrdgp_u16_3_0 << 0) + (L2_loadrdgp_u16_3_1 << 9)) + (L2_loadrdgp_u16_3_2 << 14)) << 3; ] { tmp = reloc:4; export tmp; }

S2_storerbgp_u16_0: reloc is                       S2_storerbgp_u16_0_0 & S2_storerbgp_u16_0_1 & S2_storerbgp_u16_0_2 & S2_storerbgp_u16_0_3 [ reloc = (((((S2_storerbgp_u16_0_0 << 0) + (S2_storerbgp_u16_0_1 << 8)) + (S2_storerbgp_u16_0_2 << 9)) + (S2_storerbgp_u16_0_3 << 14)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_storerbgp_u16_0: reloc is immext = 0xffffffff & S2_storerbgp_u16_0_0 & S2_storerbgp_u16_0_1 & S2_storerbgp_u16_0_2 & S2_storerbgp_u16_0_3 [ reloc = (((S2_storerbgp_u16_0_0 << 0) + (S2_storerbgp_u16_0_1 << 8)) + (S2_storerbgp_u16_0_2 << 9)) + (S2_storerbgp_u16_0_3 << 14); ] { tmp = reloc:4; export tmp; }

S2_storerhgp_u16_1: reloc is                       S2_storerhgp_u16_1_0 & S2_storerhgp_u16_1_1 & S2_storerhgp_u16_1_2 & S2_storerhgp_u16_1_3 [ reloc = ((((((S2_storerhgp_u16_1_0 << 0) + (S2_storerhgp_u16_1_1 << 8)) + (S2_storerhgp_u16_1_2 << 9)) + (S2_storerhgp_u16_1_3 << 14)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_storerhgp_u16_1: reloc is immext = 0xffffffff & S2_storerhgp_u16_1_0 & S2_storerhgp_u16_1_1 & S2_storerhgp_u16_1_2 & S2_storerhgp_u16_1_3 [ reloc = ((((S2_storerhgp_u16_1_0 << 0) + (S2_storerhgp_u16_1_1 << 8)) + (S2_storerhgp_u16_1_2 << 9)) + (S2_storerhgp_u16_1_3 << 14)) << 1; ] { tmp = reloc:4; export tmp; }

S2_storerfgp_u16_1: reloc is                       S2_storerfgp_u16_1_0 & S2_storerfgp_u16_1_1 & S2_storerfgp_u16_1_2 & S2_storerfgp_u16_1_3 [ reloc = ((((((S2_storerfgp_u16_1_0 << 0) + (S2_storerfgp_u16_1_1 << 8)) + (S2_storerfgp_u16_1_2 << 9)) + (S2_storerfgp_u16_1_3 << 14)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_storerfgp_u16_1: reloc is immext = 0xffffffff & S2_storerfgp_u16_1_0 & S2_storerfgp_u16_1_1 & S2_storerfgp_u16_1_2 & S2_storerfgp_u16_1_3 [ reloc = ((((S2_storerfgp_u16_1_0 << 0) + (S2_storerfgp_u16_1_1 << 8)) + (S2_storerfgp_u16_1_2 << 9)) + (S2_storerfgp_u16_1_3 << 14)) << 1; ] { tmp = reloc:4; export tmp; }

S2_storerigp_u16_2: reloc is                       S2_storerigp_u16_2_0 & S2_storerigp_u16_2_1 & S2_storerigp_u16_2_2 & S2_storerigp_u16_2_3 [ reloc = ((((((S2_storerigp_u16_2_0 << 0) + (S2_storerigp_u16_2_1 << 8)) + (S2_storerigp_u16_2_2 << 9)) + (S2_storerigp_u16_2_3 << 14)) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_storerigp_u16_2: reloc is immext = 0xffffffff & S2_storerigp_u16_2_0 & S2_storerigp_u16_2_1 & S2_storerigp_u16_2_2 & S2_storerigp_u16_2_3 [ reloc = ((((S2_storerigp_u16_2_0 << 0) + (S2_storerigp_u16_2_1 << 8)) + (S2_storerigp_u16_2_2 << 9)) + (S2_storerigp_u16_2_3 << 14)) << 2; ] { tmp = reloc:4; export tmp; }

S2_storerdgp_u16_3: reloc is                       S2_storerdgp_u16_3_0 & S2_storerdgp_u16_3_1 & S2_storerdgp_u16_3_2 & S2_storerdgp_u16_3_3 [ reloc = ((((((S2_storerdgp_u16_3_0 << 0) + (S2_storerdgp_u16_3_1 << 8)) + (S2_storerdgp_u16_3_2 << 9)) + (S2_storerdgp_u16_3_3 << 14)) << 3) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_storerdgp_u16_3: reloc is immext = 0xffffffff & S2_storerdgp_u16_3_0 & S2_storerdgp_u16_3_1 & S2_storerdgp_u16_3_2 & S2_storerdgp_u16_3_3 [ reloc = ((((S2_storerdgp_u16_3_0 << 0) + (S2_storerdgp_u16_3_1 << 8)) + (S2_storerdgp_u16_3_2 << 9)) + (S2_storerdgp_u16_3_3 << 14)) << 3; ] { tmp = reloc:4; export tmp; }

S2_storerinewgp_u16_2: reloc is                       S2_storerinewgp_u16_2_0 & S2_storerinewgp_u16_2_1 & S2_storerinewgp_u16_2_2 & S2_storerinewgp_u16_2_3 [ reloc = ((((((S2_storerinewgp_u16_2_0 << 0) + (S2_storerinewgp_u16_2_1 << 8)) + (S2_storerinewgp_u16_2_2 << 9)) + (S2_storerinewgp_u16_2_3 << 14)) << 2) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_storerinewgp_u16_2: reloc is immext = 0xffffffff & S2_storerinewgp_u16_2_0 & S2_storerinewgp_u16_2_1 & S2_storerinewgp_u16_2_2 & S2_storerinewgp_u16_2_3 [ reloc = ((((S2_storerinewgp_u16_2_0 << 0) + (S2_storerinewgp_u16_2_1 << 8)) + (S2_storerinewgp_u16_2_2 << 9)) + (S2_storerinewgp_u16_2_3 << 14)) << 2; ] { tmp = reloc:4; export tmp; }

S2_storerbnewgp_u16_0: reloc is                       S2_storerbnewgp_u16_0_0 & S2_storerbnewgp_u16_0_1 & S2_storerbnewgp_u16_0_2 & S2_storerbnewgp_u16_0_3 [ reloc = (((((S2_storerbnewgp_u16_0_0 << 0) + (S2_storerbnewgp_u16_0_1 << 8)) + (S2_storerbnewgp_u16_0_2 << 9)) + (S2_storerbnewgp_u16_0_3 << 14)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_storerbnewgp_u16_0: reloc is immext = 0xffffffff & S2_storerbnewgp_u16_0_0 & S2_storerbnewgp_u16_0_1 & S2_storerbnewgp_u16_0_2 & S2_storerbnewgp_u16_0_3 [ reloc = (((S2_storerbnewgp_u16_0_0 << 0) + (S2_storerbnewgp_u16_0_1 << 8)) + (S2_storerbnewgp_u16_0_2 << 9)) + (S2_storerbnewgp_u16_0_3 << 14); ] { tmp = reloc:4; export tmp; }

S2_storerhnewgp_u16_1: reloc is                       S2_storerhnewgp_u16_1_0 & S2_storerhnewgp_u16_1_1 & S2_storerhnewgp_u16_1_2 & S2_storerhnewgp_u16_1_3 [ reloc = ((((((S2_storerhnewgp_u16_1_0 << 0) + (S2_storerhnewgp_u16_1_1 << 8)) + (S2_storerhnewgp_u16_1_2 << 9)) + (S2_storerhnewgp_u16_1_3 << 14)) << 1) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S2_storerhnewgp_u16_1: reloc is immext = 0xffffffff & S2_storerhnewgp_u16_1_0 & S2_storerhnewgp_u16_1_1 & S2_storerhnewgp_u16_1_2 & S2_storerhnewgp_u16_1_3 [ reloc = ((((S2_storerhnewgp_u16_1_0 << 0) + (S2_storerhnewgp_u16_1_1 << 8)) + (S2_storerhnewgp_u16_1_2 << 9)) + (S2_storerhnewgp_u16_1_3 << 14)) << 1; ] { tmp = reloc:4; export tmp; }

A4_rcmpeqi_s8: reloc is                       A4_rcmpeqi_s8_0 [ reloc = ((A4_rcmpeqi_s8_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
A4_rcmpeqi_s8: reloc is immext = 0xffffffff & A4_rcmpeqi_s8_0 [ reloc = A4_rcmpeqi_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_rcmpneqi_s8: reloc is                       A4_rcmpneqi_s8_0 [ reloc = ((A4_rcmpneqi_s8_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
A4_rcmpneqi_s8: reloc is immext = 0xffffffff & A4_rcmpneqi_s8_0 [ reloc = A4_rcmpneqi_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

C2_cmpeqi_s10: reloc is                       C2_cmpeqi_s10_0 & C2_cmpeqi_s10_1 [ reloc = (((C2_cmpeqi_s10_0 << 0) + (C2_cmpeqi_s10_1 << 9)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
C2_cmpeqi_s10: reloc is immext = 0xffffffff & C2_cmpeqi_s10_0 & C2_cmpeqi_s10_1 [ reloc = (C2_cmpeqi_s10_0 << 0) + (C2_cmpeqi_s10_1 << 9); ] { tmp = reloc:4; export tmp; }

C2_cmpgti_s10: reloc is                       C2_cmpgti_s10_0 & C2_cmpgti_s10_1 [ reloc = (((C2_cmpgti_s10_0 << 0) + (C2_cmpgti_s10_1 << 9)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
C2_cmpgti_s10: reloc is immext = 0xffffffff & C2_cmpgti_s10_0 & C2_cmpgti_s10_1 [ reloc = (C2_cmpgti_s10_0 << 0) + (C2_cmpgti_s10_1 << 9); ] { tmp = reloc:4; export tmp; }

C2_cmpgtui_u9: reloc is                       C2_cmpgtui_u9_0 [ reloc = ((C2_cmpgtui_u9_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
C2_cmpgtui_u9: reloc is immext = 0xffffffff & C2_cmpgtui_u9_0 [ reloc = C2_cmpgtui_u9_0 << 0; ] { tmp = reloc:4; export tmp; }

C2_bitsclri_u6: reloc is C2_bitsclri_u6_0 [ reloc = C2_bitsclri_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

C4_nbitsclri_u6: reloc is C4_nbitsclri_u6_0 [ reloc = C4_nbitsclri_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

C4_cmpneqi_s10: reloc is                       C4_cmpneqi_s10_0 & C4_cmpneqi_s10_1 [ reloc = (((C4_cmpneqi_s10_0 << 0) + (C4_cmpneqi_s10_1 << 9)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
C4_cmpneqi_s10: reloc is immext = 0xffffffff & C4_cmpneqi_s10_0 & C4_cmpneqi_s10_1 [ reloc = (C4_cmpneqi_s10_0 << 0) + (C4_cmpneqi_s10_1 << 9); ] { tmp = reloc:4; export tmp; }

C4_cmpltei_s10: reloc is                       C4_cmpltei_s10_0 & C4_cmpltei_s10_1 [ reloc = (((C4_cmpltei_s10_0 << 0) + (C4_cmpltei_s10_1 << 9)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
C4_cmpltei_s10: reloc is immext = 0xffffffff & C4_cmpltei_s10_0 & C4_cmpltei_s10_1 [ reloc = (C4_cmpltei_s10_0 << 0) + (C4_cmpltei_s10_1 << 9); ] { tmp = reloc:4; export tmp; }

C4_cmplteui_u9: reloc is                       C4_cmplteui_u9_0 [ reloc = ((C4_cmplteui_u9_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
C4_cmplteui_u9: reloc is immext = 0xffffffff & C4_cmplteui_u9_0 [ reloc = C4_cmplteui_u9_0 << 0; ] { tmp = reloc:4; export tmp; }

C2_cmovenewit_s12: reloc is                       C2_cmovenewit_s12_0 & C2_cmovenewit_s12_1 [ reloc = (((C2_cmovenewit_s12_0 << 0) + (C2_cmovenewit_s12_1 << 8)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
C2_cmovenewit_s12: reloc is immext = 0xffffffff & C2_cmovenewit_s12_0 & C2_cmovenewit_s12_1 [ reloc = (C2_cmovenewit_s12_0 << 0) + (C2_cmovenewit_s12_1 << 8); ] { tmp = reloc:4; export tmp; }

C2_cmovenewif_s12: reloc is                       C2_cmovenewif_s12_0 & C2_cmovenewif_s12_1 [ reloc = (((C2_cmovenewif_s12_0 << 0) + (C2_cmovenewif_s12_1 << 8)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
C2_cmovenewif_s12: reloc is immext = 0xffffffff & C2_cmovenewif_s12_0 & C2_cmovenewif_s12_1 [ reloc = (C2_cmovenewif_s12_0 << 0) + (C2_cmovenewif_s12_1 << 8); ] { tmp = reloc:4; export tmp; }

C2_cmoveit_s12: reloc is                       C2_cmoveit_s12_0 & C2_cmoveit_s12_1 [ reloc = (((C2_cmoveit_s12_0 << 0) + (C2_cmoveit_s12_1 << 8)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
C2_cmoveit_s12: reloc is immext = 0xffffffff & C2_cmoveit_s12_0 & C2_cmoveit_s12_1 [ reloc = (C2_cmoveit_s12_0 << 0) + (C2_cmoveit_s12_1 << 8); ] { tmp = reloc:4; export tmp; }

C2_cmoveif_s12: reloc is                       C2_cmoveif_s12_0 & C2_cmoveif_s12_1 [ reloc = (((C2_cmoveif_s12_0 << 0) + (C2_cmoveif_s12_1 << 8)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
C2_cmoveif_s12: reloc is immext = 0xffffffff & C2_cmoveif_s12_0 & C2_cmoveif_s12_1 [ reloc = (C2_cmoveif_s12_0 << 0) + (C2_cmoveif_s12_1 << 8); ] { tmp = reloc:4; export tmp; }

C2_muxii_s8: reloc is                       C2_muxii_s8_0 [ reloc = ((C2_muxii_s8_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
C2_muxii_s8: reloc is immext = 0xffffffff & C2_muxii_s8_0 [ reloc = C2_muxii_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

C2_muxii_S8: reloc is C2_muxii_S8_0 & C2_muxii_S8_1 [ reloc = (C2_muxii_S8_0 << 0) + (C2_muxii_S8_1 << 1); ] { tmp = reloc:4; export tmp; }

C2_muxir_s8: reloc is                       C2_muxir_s8_0 [ reloc = ((C2_muxir_s8_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
C2_muxir_s8: reloc is immext = 0xffffffff & C2_muxir_s8_0 [ reloc = C2_muxir_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

C2_muxri_s8: reloc is                       C2_muxri_s8_0 [ reloc = ((C2_muxri_s8_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
C2_muxri_s8: reloc is immext = 0xffffffff & C2_muxri_s8_0 [ reloc = C2_muxri_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_vcmpbeqi_u8: reloc is A4_vcmpbeqi_u8_0 [ reloc = A4_vcmpbeqi_u8_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_vcmpbgtui_u7: reloc is A4_vcmpbgtui_u7_0 [ reloc = A4_vcmpbgtui_u7_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_vcmpbgti_s8: reloc is A4_vcmpbgti_s8_0 [ reloc = A4_vcmpbgti_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_cmpbeqi_u8: reloc is A4_cmpbeqi_u8_0 [ reloc = A4_cmpbeqi_u8_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_cmpbgtui_u7: reloc is                       A4_cmpbgtui_u7_0 [ reloc = ((A4_cmpbgtui_u7_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
A4_cmpbgtui_u7: reloc is immext = 0xffffffff & A4_cmpbgtui_u7_0 [ reloc = A4_cmpbgtui_u7_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_cmpbgti_s8: reloc is A4_cmpbgti_s8_0 [ reloc = A4_cmpbgti_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_vcmpheqi_s8: reloc is A4_vcmpheqi_s8_0 [ reloc = A4_vcmpheqi_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_vcmphgti_s8: reloc is A4_vcmphgti_s8_0 [ reloc = A4_vcmphgti_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_vcmphgtui_u7: reloc is A4_vcmphgtui_u7_0 [ reloc = A4_vcmphgtui_u7_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_cmpheqi_s8: reloc is                       A4_cmpheqi_s8_0 [ reloc = ((A4_cmpheqi_s8_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
A4_cmpheqi_s8: reloc is immext = 0xffffffff & A4_cmpheqi_s8_0 [ reloc = A4_cmpheqi_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_cmphgti_s8: reloc is                       A4_cmphgti_s8_0 [ reloc = ((A4_cmphgti_s8_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
A4_cmphgti_s8: reloc is immext = 0xffffffff & A4_cmphgti_s8_0 [ reloc = A4_cmphgti_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_cmphgtui_u7: reloc is                       A4_cmphgtui_u7_0 [ reloc = ((A4_cmphgtui_u7_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
A4_cmphgtui_u7: reloc is immext = 0xffffffff & A4_cmphgtui_u7_0 [ reloc = A4_cmphgtui_u7_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_vcmpweqi_s8: reloc is A4_vcmpweqi_s8_0 [ reloc = A4_vcmpweqi_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_vcmpwgti_s8: reloc is A4_vcmpwgti_s8_0 [ reloc = A4_vcmpwgti_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_vcmpwgtui_u7: reloc is A4_vcmpwgtui_u7_0 [ reloc = A4_vcmpwgtui_u7_0 << 0; ] { tmp = reloc:4; export tmp; }

M2_mpysip_u8: reloc is                       M2_mpysip_u8_0 [ reloc = ((M2_mpysip_u8_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
M2_mpysip_u8: reloc is immext = 0xffffffff & M2_mpysip_u8_0 [ reloc = M2_mpysip_u8_0 << 0; ] { tmp = reloc:4; export tmp; }

M2_mpysin_u8: reloc is M2_mpysin_u8_0 [ reloc = M2_mpysin_u8_0 << 0; ] { tmp = reloc:4; export tmp; }

M2_macsip_u8: reloc is                       M2_macsip_u8_0 [ reloc = ((M2_macsip_u8_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
M2_macsip_u8: reloc is immext = 0xffffffff & M2_macsip_u8_0 [ reloc = M2_macsip_u8_0 << 0; ] { tmp = reloc:4; export tmp; }

M2_macsin_u8: reloc is                       M2_macsin_u8_0 [ reloc = ((M2_macsin_u8_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
M2_macsin_u8: reloc is immext = 0xffffffff & M2_macsin_u8_0 [ reloc = M2_macsin_u8_0 << 0; ] { tmp = reloc:4; export tmp; }

M2_accii_s8: reloc is                       M2_accii_s8_0 [ reloc = ((M2_accii_s8_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
M2_accii_s8: reloc is immext = 0xffffffff & M2_accii_s8_0 [ reloc = M2_accii_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

M2_naccii_s8: reloc is                       M2_naccii_s8_0 [ reloc = ((M2_naccii_s8_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
M2_naccii_s8: reloc is immext = 0xffffffff & M2_naccii_s8_0 [ reloc = M2_naccii_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

M4_mpyri_addr_u2_u6_2: reloc is M4_mpyri_addr_u2_u6_2_0 & M4_mpyri_addr_u2_u6_2_1 & M4_mpyri_addr_u2_u6_2_2 [ reloc = (((M4_mpyri_addr_u2_u6_2_0 << 0) + (M4_mpyri_addr_u2_u6_2_1 << 3)) + (M4_mpyri_addr_u2_u6_2_2 << 4)) << 2; ] { tmp = reloc:4; export tmp; }

M4_mpyri_addr_u6: reloc is                       M4_mpyri_addr_u6_0 & M4_mpyri_addr_u6_1 & M4_mpyri_addr_u6_2 [ reloc = ((((M4_mpyri_addr_u6_0 << 0) + (M4_mpyri_addr_u6_1 << 3)) + (M4_mpyri_addr_u6_2 << 4)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
M4_mpyri_addr_u6: reloc is immext = 0xffffffff & M4_mpyri_addr_u6_0 & M4_mpyri_addr_u6_1 & M4_mpyri_addr_u6_2 [ reloc = ((M4_mpyri_addr_u6_0 << 0) + (M4_mpyri_addr_u6_1 << 3)) + (M4_mpyri_addr_u6_2 << 4); ] { tmp = reloc:4; export tmp; }

M4_mpyri_addi_u6: reloc is                       M4_mpyri_addi_u6_0 & M4_mpyri_addi_u6_1 & M4_mpyri_addi_u6_2 [ reloc = ((((M4_mpyri_addi_u6_0 << 0) + (M4_mpyri_addi_u6_1 << 3)) + (M4_mpyri_addi_u6_2 << 4)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
M4_mpyri_addi_u6: reloc is immext = 0xffffffff & M4_mpyri_addi_u6_0 & M4_mpyri_addi_u6_1 & M4_mpyri_addi_u6_2 [ reloc = ((M4_mpyri_addi_u6_0 << 0) + (M4_mpyri_addi_u6_1 << 3)) + (M4_mpyri_addi_u6_2 << 4); ] { tmp = reloc:4; export tmp; }

M4_mpyri_addi_U6: reloc is M4_mpyri_addi_U6_0 & M4_mpyri_addi_U6_1 [ reloc = (M4_mpyri_addi_U6_0 << 0) + (M4_mpyri_addi_U6_1 << 5); ] { tmp = reloc:4; export tmp; }

M4_mpyrr_addi_u6: reloc is                       M4_mpyrr_addi_u6_0 & M4_mpyrr_addi_u6_1 & M4_mpyrr_addi_u6_2 [ reloc = ((((M4_mpyrr_addi_u6_0 << 0) + (M4_mpyrr_addi_u6_1 << 3)) + (M4_mpyrr_addi_u6_2 << 4)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
M4_mpyrr_addi_u6: reloc is immext = 0xffffffff & M4_mpyrr_addi_u6_0 & M4_mpyrr_addi_u6_1 & M4_mpyrr_addi_u6_2 [ reloc = ((M4_mpyrr_addi_u6_0 << 0) + (M4_mpyrr_addi_u6_1 << 3)) + (M4_mpyrr_addi_u6_2 << 4); ] { tmp = reloc:4; export tmp; }

S4_vrcrotate_acc_u2: reloc is S4_vrcrotate_acc_u2_0 & S4_vrcrotate_acc_u2_1 [ reloc = (S4_vrcrotate_acc_u2_0 << 0) + (S4_vrcrotate_acc_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

S4_vrcrotate_u2: reloc is S4_vrcrotate_u2_0 & S4_vrcrotate_u2_1 [ reloc = (S4_vrcrotate_u2_0 << 0) + (S4_vrcrotate_u2_1 << 1); ] { tmp = reloc:4; export tmp; }

A2_paddit_s8: reloc is                       A2_paddit_s8_0 [ reloc = ((A2_paddit_s8_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
A2_paddit_s8: reloc is immext = 0xffffffff & A2_paddit_s8_0 [ reloc = A2_paddit_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

A2_paddif_s8: reloc is                       A2_paddif_s8_0 [ reloc = ((A2_paddif_s8_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
A2_paddif_s8: reloc is immext = 0xffffffff & A2_paddif_s8_0 [ reloc = A2_paddif_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

A2_padditnew_s8: reloc is                       A2_padditnew_s8_0 [ reloc = ((A2_padditnew_s8_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
A2_padditnew_s8: reloc is immext = 0xffffffff & A2_padditnew_s8_0 [ reloc = A2_padditnew_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

A2_paddifnew_s8: reloc is                       A2_paddifnew_s8_0 [ reloc = ((A2_paddifnew_s8_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
A2_paddifnew_s8: reloc is immext = 0xffffffff & A2_paddifnew_s8_0 [ reloc = A2_paddifnew_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

A2_addi_s16: reloc is                       A2_addi_s16_0 & A2_addi_s16_1 [ reloc = (((A2_addi_s16_0 << 0) + (A2_addi_s16_1 << 9)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
A2_addi_s16: reloc is immext = 0xffffffff & A2_addi_s16_0 & A2_addi_s16_1 [ reloc = (A2_addi_s16_0 << 0) + (A2_addi_s16_1 << 9); ] { tmp = reloc:4; export tmp; }

C4_addipc_u6: reloc is                       C4_addipc_u6_0 [ reloc = ((C4_addipc_u6_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
C4_addipc_u6: reloc is immext = 0xffffffff & C4_addipc_u6_0 [ reloc = C4_addipc_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

A2_tfrsi_s16: reloc is                       A2_tfrsi_s16_0 & A2_tfrsi_s16_1 & A2_tfrsi_s16_2 [ reloc = ((((A2_tfrsi_s16_0 << 0) + (A2_tfrsi_s16_1 << 9)) + (A2_tfrsi_s16_2 << 14)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
A2_tfrsi_s16: reloc is immext = 0xffffffff & A2_tfrsi_s16_0 & A2_tfrsi_s16_1 & A2_tfrsi_s16_2 [ reloc = ((A2_tfrsi_s16_0 << 0) + (A2_tfrsi_s16_1 << 9)) + (A2_tfrsi_s16_2 << 14); ] { tmp = reloc:4; export tmp; }

A4_combineri_s8: reloc is                       A4_combineri_s8_0 [ reloc = ((A4_combineri_s8_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
A4_combineri_s8: reloc is immext = 0xffffffff & A4_combineri_s8_0 [ reloc = A4_combineri_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_combineir_s8: reloc is                       A4_combineir_s8_0 [ reloc = ((A4_combineir_s8_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
A4_combineir_s8: reloc is immext = 0xffffffff & A4_combineir_s8_0 [ reloc = A4_combineir_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

A2_combineii_s8: reloc is                       A2_combineii_s8_0 [ reloc = ((A2_combineii_s8_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
A2_combineii_s8: reloc is immext = 0xffffffff & A2_combineii_s8_0 [ reloc = A2_combineii_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

A2_combineii_S8: reloc is A2_combineii_S8_0 & A2_combineii_S8_1 [ reloc = (A2_combineii_S8_0 << 0) + (A2_combineii_S8_1 << 1); ] { tmp = reloc:4; export tmp; }

A4_combineii_s8: reloc is A4_combineii_s8_0 [ reloc = A4_combineii_s8_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_combineii_U6: reloc is                       A4_combineii_U6_0 & A4_combineii_U6_1 [ reloc = (((A4_combineii_U6_0 << 0) + (A4_combineii_U6_1 << 1)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
A4_combineii_U6: reloc is immext = 0xffffffff & A4_combineii_U6_0 & A4_combineii_U6_1 [ reloc = (A4_combineii_U6_0 << 0) + (A4_combineii_U6_1 << 1); ] { tmp = reloc:4; export tmp; }

A2_tfril_u16: reloc is A2_tfril_u16_0 & A2_tfril_u16_1 [ reloc = (A2_tfril_u16_0 << 0) + (A2_tfril_u16_1 << 14); ] { tmp = reloc:4; export tmp; }

A2_tfrih_u16: reloc is A2_tfrih_u16_0 & A2_tfrih_u16_1 [ reloc = (A2_tfrih_u16_0 << 0) + (A2_tfrih_u16_1 << 14); ] { tmp = reloc:4; export tmp; }

S4_addaddi_s6: reloc is                       S4_addaddi_s6_0 & S4_addaddi_s6_1 & S4_addaddi_s6_2 [ reloc = ((((S4_addaddi_s6_0 << 0) + (S4_addaddi_s6_1 << 3)) + (S4_addaddi_s6_2 << 4)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_addaddi_s6: reloc is immext = 0xffffffff & S4_addaddi_s6_0 & S4_addaddi_s6_1 & S4_addaddi_s6_2 [ reloc = ((S4_addaddi_s6_0 << 0) + (S4_addaddi_s6_1 << 3)) + (S4_addaddi_s6_2 << 4); ] { tmp = reloc:4; export tmp; }

S4_subaddi_s6: reloc is                       S4_subaddi_s6_0 & S4_subaddi_s6_1 & S4_subaddi_s6_2 [ reloc = ((((S4_subaddi_s6_0 << 0) + (S4_subaddi_s6_1 << 3)) + (S4_subaddi_s6_2 << 4)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_subaddi_s6: reloc is immext = 0xffffffff & S4_subaddi_s6_0 & S4_subaddi_s6_1 & S4_subaddi_s6_2 [ reloc = ((S4_subaddi_s6_0 << 0) + (S4_subaddi_s6_1 << 3)) + (S4_subaddi_s6_2 << 4); ] { tmp = reloc:4; export tmp; }

S4_or_andix_s10: reloc is                       S4_or_andix_s10_0 & S4_or_andix_s10_1 [ reloc = (((S4_or_andix_s10_0 << 0) + (S4_or_andix_s10_1 << 9)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_or_andix_s10: reloc is immext = 0xffffffff & S4_or_andix_s10_0 & S4_or_andix_s10_1 [ reloc = (S4_or_andix_s10_0 << 0) + (S4_or_andix_s10_1 << 9); ] { tmp = reloc:4; export tmp; }

S4_or_andi_s10: reloc is                       S4_or_andi_s10_0 & S4_or_andi_s10_1 [ reloc = (((S4_or_andi_s10_0 << 0) + (S4_or_andi_s10_1 << 9)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_or_andi_s10: reloc is immext = 0xffffffff & S4_or_andi_s10_0 & S4_or_andi_s10_1 [ reloc = (S4_or_andi_s10_0 << 0) + (S4_or_andi_s10_1 << 9); ] { tmp = reloc:4; export tmp; }

S4_or_ori_s10: reloc is                       S4_or_ori_s10_0 & S4_or_ori_s10_1 [ reloc = (((S4_or_ori_s10_0 << 0) + (S4_or_ori_s10_1 << 9)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_or_ori_s10: reloc is immext = 0xffffffff & S4_or_ori_s10_0 & S4_or_ori_s10_1 [ reloc = (S4_or_ori_s10_0 << 0) + (S4_or_ori_s10_1 << 9); ] { tmp = reloc:4; export tmp; }

A2_subri_s10: reloc is                       A2_subri_s10_0 & A2_subri_s10_1 [ reloc = (((A2_subri_s10_0 << 0) + (A2_subri_s10_1 << 9)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
A2_subri_s10: reloc is immext = 0xffffffff & A2_subri_s10_0 & A2_subri_s10_1 [ reloc = (A2_subri_s10_0 << 0) + (A2_subri_s10_1 << 9); ] { tmp = reloc:4; export tmp; }

A2_andir_s10: reloc is                       A2_andir_s10_0 & A2_andir_s10_1 [ reloc = (((A2_andir_s10_0 << 0) + (A2_andir_s10_1 << 9)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
A2_andir_s10: reloc is immext = 0xffffffff & A2_andir_s10_0 & A2_andir_s10_1 [ reloc = (A2_andir_s10_0 << 0) + (A2_andir_s10_1 << 9); ] { tmp = reloc:4; export tmp; }

A2_orir_s10: reloc is                       A2_orir_s10_0 & A2_orir_s10_1 [ reloc = (((A2_orir_s10_0 << 0) + (A2_orir_s10_1 << 9)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
A2_orir_s10: reloc is immext = 0xffffffff & A2_orir_s10_0 & A2_orir_s10_1 [ reloc = (A2_orir_s10_0 << 0) + (A2_orir_s10_1 << 9); ] { tmp = reloc:4; export tmp; }

A4_round_ri_u5: reloc is A4_round_ri_u5_0 [ reloc = A4_round_ri_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_round_ri_sat_u5: reloc is A4_round_ri_sat_u5_0 [ reloc = A4_round_ri_sat_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_cround_ri_u5: reloc is A4_cround_ri_u5_0 [ reloc = A4_cround_ri_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

A7_croundd_ri_u6: reloc is A7_croundd_ri_u6_0 [ reloc = A7_croundd_ri_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

A7_clip_u5: reloc is A7_clip_u5_0 [ reloc = A7_clip_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

A7_vclip_u5: reloc is A7_vclip_u5_0 [ reloc = A7_vclip_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

F2_sfclass_u5: reloc is F2_sfclass_u5_0 [ reloc = F2_sfclass_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

F2_sfimm_p_u10: reloc is F2_sfimm_p_u10_0 & F2_sfimm_p_u10_1 [ reloc = (F2_sfimm_p_u10_0 << 0) + (F2_sfimm_p_u10_1 << 9); ] { tmp = reloc:4; export tmp; }

F2_sfimm_n_u10: reloc is F2_sfimm_n_u10_0 & F2_sfimm_n_u10_1 [ reloc = (F2_sfimm_n_u10_0 << 0) + (F2_sfimm_n_u10_1 << 9); ] { tmp = reloc:4; export tmp; }

F2_dfclass_u5: reloc is F2_dfclass_u5_0 [ reloc = F2_dfclass_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

F2_dfimm_p_u10: reloc is F2_dfimm_p_u10_0 & F2_dfimm_p_u10_1 [ reloc = (F2_dfimm_p_u10_0 << 0) + (F2_dfimm_p_u10_1 << 9); ] { tmp = reloc:4; export tmp; }

F2_dfimm_n_u10: reloc is F2_dfimm_n_u10_0 & F2_dfimm_n_u10_1 [ reloc = (F2_dfimm_n_u10_0 << 0) + (F2_dfimm_n_u10_1 << 9); ] { tmp = reloc:4; export tmp; }

S2_asr_i_r_u5: reloc is S2_asr_i_r_u5_0 [ reloc = S2_asr_i_r_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_lsr_i_r_u5: reloc is S2_lsr_i_r_u5_0 [ reloc = S2_lsr_i_r_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asl_i_r_u5: reloc is S2_asl_i_r_u5_0 [ reloc = S2_asl_i_r_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S6_rol_i_r_u5: reloc is S6_rol_i_r_u5_0 [ reloc = S6_rol_i_r_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asr_i_p_u6: reloc is S2_asr_i_p_u6_0 [ reloc = S2_asr_i_p_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_lsr_i_p_u6: reloc is S2_lsr_i_p_u6_0 [ reloc = S2_lsr_i_p_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asl_i_p_u6: reloc is S2_asl_i_p_u6_0 [ reloc = S2_asl_i_p_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S6_rol_i_p_u6: reloc is S6_rol_i_p_u6_0 [ reloc = S6_rol_i_p_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asr_i_r_acc_u5: reloc is S2_asr_i_r_acc_u5_0 [ reloc = S2_asr_i_r_acc_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_lsr_i_r_acc_u5: reloc is S2_lsr_i_r_acc_u5_0 [ reloc = S2_lsr_i_r_acc_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asl_i_r_acc_u5: reloc is S2_asl_i_r_acc_u5_0 [ reloc = S2_asl_i_r_acc_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S6_rol_i_r_acc_u5: reloc is S6_rol_i_r_acc_u5_0 [ reloc = S6_rol_i_r_acc_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asr_i_p_acc_u6: reloc is S2_asr_i_p_acc_u6_0 [ reloc = S2_asr_i_p_acc_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_lsr_i_p_acc_u6: reloc is S2_lsr_i_p_acc_u6_0 [ reloc = S2_lsr_i_p_acc_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asl_i_p_acc_u6: reloc is S2_asl_i_p_acc_u6_0 [ reloc = S2_asl_i_p_acc_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S6_rol_i_p_acc_u6: reloc is S6_rol_i_p_acc_u6_0 [ reloc = S6_rol_i_p_acc_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asr_i_r_nac_u5: reloc is S2_asr_i_r_nac_u5_0 [ reloc = S2_asr_i_r_nac_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_lsr_i_r_nac_u5: reloc is S2_lsr_i_r_nac_u5_0 [ reloc = S2_lsr_i_r_nac_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asl_i_r_nac_u5: reloc is S2_asl_i_r_nac_u5_0 [ reloc = S2_asl_i_r_nac_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S6_rol_i_r_nac_u5: reloc is S6_rol_i_r_nac_u5_0 [ reloc = S6_rol_i_r_nac_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asr_i_p_nac_u6: reloc is S2_asr_i_p_nac_u6_0 [ reloc = S2_asr_i_p_nac_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_lsr_i_p_nac_u6: reloc is S2_lsr_i_p_nac_u6_0 [ reloc = S2_lsr_i_p_nac_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asl_i_p_nac_u6: reloc is S2_asl_i_p_nac_u6_0 [ reloc = S2_asl_i_p_nac_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S6_rol_i_p_nac_u6: reloc is S6_rol_i_p_nac_u6_0 [ reloc = S6_rol_i_p_nac_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_lsr_i_r_xacc_u5: reloc is S2_lsr_i_r_xacc_u5_0 [ reloc = S2_lsr_i_r_xacc_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asl_i_r_xacc_u5: reloc is S2_asl_i_r_xacc_u5_0 [ reloc = S2_asl_i_r_xacc_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S6_rol_i_r_xacc_u5: reloc is S6_rol_i_r_xacc_u5_0 [ reloc = S6_rol_i_r_xacc_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_lsr_i_p_xacc_u6: reloc is S2_lsr_i_p_xacc_u6_0 [ reloc = S2_lsr_i_p_xacc_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asl_i_p_xacc_u6: reloc is S2_asl_i_p_xacc_u6_0 [ reloc = S2_asl_i_p_xacc_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S6_rol_i_p_xacc_u6: reloc is S6_rol_i_p_xacc_u6_0 [ reloc = S6_rol_i_p_xacc_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asr_i_r_and_u5: reloc is S2_asr_i_r_and_u5_0 [ reloc = S2_asr_i_r_and_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_lsr_i_r_and_u5: reloc is S2_lsr_i_r_and_u5_0 [ reloc = S2_lsr_i_r_and_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asl_i_r_and_u5: reloc is S2_asl_i_r_and_u5_0 [ reloc = S2_asl_i_r_and_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S6_rol_i_r_and_u5: reloc is S6_rol_i_r_and_u5_0 [ reloc = S6_rol_i_r_and_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asr_i_r_or_u5: reloc is S2_asr_i_r_or_u5_0 [ reloc = S2_asr_i_r_or_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_lsr_i_r_or_u5: reloc is S2_lsr_i_r_or_u5_0 [ reloc = S2_lsr_i_r_or_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asl_i_r_or_u5: reloc is S2_asl_i_r_or_u5_0 [ reloc = S2_asl_i_r_or_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S6_rol_i_r_or_u5: reloc is S6_rol_i_r_or_u5_0 [ reloc = S6_rol_i_r_or_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asr_i_p_and_u6: reloc is S2_asr_i_p_and_u6_0 [ reloc = S2_asr_i_p_and_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_lsr_i_p_and_u6: reloc is S2_lsr_i_p_and_u6_0 [ reloc = S2_lsr_i_p_and_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asl_i_p_and_u6: reloc is S2_asl_i_p_and_u6_0 [ reloc = S2_asl_i_p_and_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S6_rol_i_p_and_u6: reloc is S6_rol_i_p_and_u6_0 [ reloc = S6_rol_i_p_and_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asr_i_p_or_u6: reloc is S2_asr_i_p_or_u6_0 [ reloc = S2_asr_i_p_or_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_lsr_i_p_or_u6: reloc is S2_lsr_i_p_or_u6_0 [ reloc = S2_lsr_i_p_or_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asl_i_p_or_u6: reloc is S2_asl_i_p_or_u6_0 [ reloc = S2_asl_i_p_or_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S6_rol_i_p_or_u6: reloc is S6_rol_i_p_or_u6_0 [ reloc = S6_rol_i_p_or_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asl_i_r_sat_u5: reloc is S2_asl_i_r_sat_u5_0 [ reloc = S2_asl_i_r_sat_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asr_i_r_rnd_u5: reloc is S2_asr_i_r_rnd_u5_0 [ reloc = S2_asr_i_r_rnd_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asr_i_p_rnd_u6: reloc is S2_asr_i_p_rnd_u6_0 [ reloc = S2_asr_i_p_rnd_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_lsli_s6: reloc is S4_lsli_s6_0 & S4_lsli_s6_1 [ reloc = (S4_lsli_s6_0 << 0) + (S4_lsli_s6_1 << 1); ] { tmp = reloc:4; export tmp; }

S2_addasl_rrri_u3: reloc is S2_addasl_rrri_u3_0 [ reloc = S2_addasl_rrri_u3_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_andi_asl_ri_u8: reloc is                       S4_andi_asl_ri_u8_0 & S4_andi_asl_ri_u8_1 & S4_andi_asl_ri_u8_2 & S4_andi_asl_ri_u8_3 [ reloc = (((((S4_andi_asl_ri_u8_0 << 0) + (S4_andi_asl_ri_u8_1 << 1)) + (S4_andi_asl_ri_u8_2 << 4)) + (S4_andi_asl_ri_u8_3 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_andi_asl_ri_u8: reloc is immext = 0xffffffff & S4_andi_asl_ri_u8_0 & S4_andi_asl_ri_u8_1 & S4_andi_asl_ri_u8_2 & S4_andi_asl_ri_u8_3 [ reloc = (((S4_andi_asl_ri_u8_0 << 0) + (S4_andi_asl_ri_u8_1 << 1)) + (S4_andi_asl_ri_u8_2 << 4)) + (S4_andi_asl_ri_u8_3 << 5); ] { tmp = reloc:4; export tmp; }

S4_andi_asl_ri_U5: reloc is S4_andi_asl_ri_U5_0 [ reloc = S4_andi_asl_ri_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_ori_asl_ri_u8: reloc is                       S4_ori_asl_ri_u8_0 & S4_ori_asl_ri_u8_1 & S4_ori_asl_ri_u8_2 & S4_ori_asl_ri_u8_3 [ reloc = (((((S4_ori_asl_ri_u8_0 << 0) + (S4_ori_asl_ri_u8_1 << 1)) + (S4_ori_asl_ri_u8_2 << 4)) + (S4_ori_asl_ri_u8_3 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_ori_asl_ri_u8: reloc is immext = 0xffffffff & S4_ori_asl_ri_u8_0 & S4_ori_asl_ri_u8_1 & S4_ori_asl_ri_u8_2 & S4_ori_asl_ri_u8_3 [ reloc = (((S4_ori_asl_ri_u8_0 << 0) + (S4_ori_asl_ri_u8_1 << 1)) + (S4_ori_asl_ri_u8_2 << 4)) + (S4_ori_asl_ri_u8_3 << 5); ] { tmp = reloc:4; export tmp; }

S4_ori_asl_ri_U5: reloc is S4_ori_asl_ri_U5_0 [ reloc = S4_ori_asl_ri_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_addi_asl_ri_u8: reloc is                       S4_addi_asl_ri_u8_0 & S4_addi_asl_ri_u8_1 & S4_addi_asl_ri_u8_2 & S4_addi_asl_ri_u8_3 [ reloc = (((((S4_addi_asl_ri_u8_0 << 0) + (S4_addi_asl_ri_u8_1 << 1)) + (S4_addi_asl_ri_u8_2 << 4)) + (S4_addi_asl_ri_u8_3 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_addi_asl_ri_u8: reloc is immext = 0xffffffff & S4_addi_asl_ri_u8_0 & S4_addi_asl_ri_u8_1 & S4_addi_asl_ri_u8_2 & S4_addi_asl_ri_u8_3 [ reloc = (((S4_addi_asl_ri_u8_0 << 0) + (S4_addi_asl_ri_u8_1 << 1)) + (S4_addi_asl_ri_u8_2 << 4)) + (S4_addi_asl_ri_u8_3 << 5); ] { tmp = reloc:4; export tmp; }

S4_addi_asl_ri_U5: reloc is S4_addi_asl_ri_U5_0 [ reloc = S4_addi_asl_ri_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_subi_asl_ri_u8: reloc is                       S4_subi_asl_ri_u8_0 & S4_subi_asl_ri_u8_1 & S4_subi_asl_ri_u8_2 & S4_subi_asl_ri_u8_3 [ reloc = (((((S4_subi_asl_ri_u8_0 << 0) + (S4_subi_asl_ri_u8_1 << 1)) + (S4_subi_asl_ri_u8_2 << 4)) + (S4_subi_asl_ri_u8_3 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_subi_asl_ri_u8: reloc is immext = 0xffffffff & S4_subi_asl_ri_u8_0 & S4_subi_asl_ri_u8_1 & S4_subi_asl_ri_u8_2 & S4_subi_asl_ri_u8_3 [ reloc = (((S4_subi_asl_ri_u8_0 << 0) + (S4_subi_asl_ri_u8_1 << 1)) + (S4_subi_asl_ri_u8_2 << 4)) + (S4_subi_asl_ri_u8_3 << 5); ] { tmp = reloc:4; export tmp; }

S4_subi_asl_ri_U5: reloc is S4_subi_asl_ri_U5_0 [ reloc = S4_subi_asl_ri_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_andi_lsr_ri_u8: reloc is                       S4_andi_lsr_ri_u8_0 & S4_andi_lsr_ri_u8_1 & S4_andi_lsr_ri_u8_2 & S4_andi_lsr_ri_u8_3 [ reloc = (((((S4_andi_lsr_ri_u8_0 << 0) + (S4_andi_lsr_ri_u8_1 << 1)) + (S4_andi_lsr_ri_u8_2 << 4)) + (S4_andi_lsr_ri_u8_3 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_andi_lsr_ri_u8: reloc is immext = 0xffffffff & S4_andi_lsr_ri_u8_0 & S4_andi_lsr_ri_u8_1 & S4_andi_lsr_ri_u8_2 & S4_andi_lsr_ri_u8_3 [ reloc = (((S4_andi_lsr_ri_u8_0 << 0) + (S4_andi_lsr_ri_u8_1 << 1)) + (S4_andi_lsr_ri_u8_2 << 4)) + (S4_andi_lsr_ri_u8_3 << 5); ] { tmp = reloc:4; export tmp; }

S4_andi_lsr_ri_U5: reloc is S4_andi_lsr_ri_U5_0 [ reloc = S4_andi_lsr_ri_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_ori_lsr_ri_u8: reloc is                       S4_ori_lsr_ri_u8_0 & S4_ori_lsr_ri_u8_1 & S4_ori_lsr_ri_u8_2 & S4_ori_lsr_ri_u8_3 [ reloc = (((((S4_ori_lsr_ri_u8_0 << 0) + (S4_ori_lsr_ri_u8_1 << 1)) + (S4_ori_lsr_ri_u8_2 << 4)) + (S4_ori_lsr_ri_u8_3 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_ori_lsr_ri_u8: reloc is immext = 0xffffffff & S4_ori_lsr_ri_u8_0 & S4_ori_lsr_ri_u8_1 & S4_ori_lsr_ri_u8_2 & S4_ori_lsr_ri_u8_3 [ reloc = (((S4_ori_lsr_ri_u8_0 << 0) + (S4_ori_lsr_ri_u8_1 << 1)) + (S4_ori_lsr_ri_u8_2 << 4)) + (S4_ori_lsr_ri_u8_3 << 5); ] { tmp = reloc:4; export tmp; }

S4_ori_lsr_ri_U5: reloc is S4_ori_lsr_ri_U5_0 [ reloc = S4_ori_lsr_ri_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_addi_lsr_ri_u8: reloc is                       S4_addi_lsr_ri_u8_0 & S4_addi_lsr_ri_u8_1 & S4_addi_lsr_ri_u8_2 & S4_addi_lsr_ri_u8_3 [ reloc = (((((S4_addi_lsr_ri_u8_0 << 0) + (S4_addi_lsr_ri_u8_1 << 1)) + (S4_addi_lsr_ri_u8_2 << 4)) + (S4_addi_lsr_ri_u8_3 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_addi_lsr_ri_u8: reloc is immext = 0xffffffff & S4_addi_lsr_ri_u8_0 & S4_addi_lsr_ri_u8_1 & S4_addi_lsr_ri_u8_2 & S4_addi_lsr_ri_u8_3 [ reloc = (((S4_addi_lsr_ri_u8_0 << 0) + (S4_addi_lsr_ri_u8_1 << 1)) + (S4_addi_lsr_ri_u8_2 << 4)) + (S4_addi_lsr_ri_u8_3 << 5); ] { tmp = reloc:4; export tmp; }

S4_addi_lsr_ri_U5: reloc is S4_addi_lsr_ri_U5_0 [ reloc = S4_addi_lsr_ri_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_subi_lsr_ri_u8: reloc is                       S4_subi_lsr_ri_u8_0 & S4_subi_lsr_ri_u8_1 & S4_subi_lsr_ri_u8_2 & S4_subi_lsr_ri_u8_3 [ reloc = (((((S4_subi_lsr_ri_u8_0 << 0) + (S4_subi_lsr_ri_u8_1 << 1)) + (S4_subi_lsr_ri_u8_2 << 4)) + (S4_subi_lsr_ri_u8_3 << 5)) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
S4_subi_lsr_ri_u8: reloc is immext = 0xffffffff & S4_subi_lsr_ri_u8_0 & S4_subi_lsr_ri_u8_1 & S4_subi_lsr_ri_u8_2 & S4_subi_lsr_ri_u8_3 [ reloc = (((S4_subi_lsr_ri_u8_0 << 0) + (S4_subi_lsr_ri_u8_1 << 1)) + (S4_subi_lsr_ri_u8_2 << 4)) + (S4_subi_lsr_ri_u8_3 << 5); ] { tmp = reloc:4; export tmp; }

S4_subi_lsr_ri_U5: reloc is S4_subi_lsr_ri_U5_0 [ reloc = S4_subi_lsr_ri_U5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_valignib_u3: reloc is S2_valignib_u3_0 [ reloc = S2_valignib_u3_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_vspliceib_u3: reloc is S2_vspliceib_u3_0 [ reloc = S2_vspliceib_u3_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_insert_u5: reloc is S2_insert_u5_0 [ reloc = S2_insert_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_insert_U5: reloc is S2_insert_U5_0 & S2_insert_U5_1 [ reloc = (S2_insert_U5_0 << 0) + (S2_insert_U5_1 << 3); ] { tmp = reloc:4; export tmp; }

S2_tableidxb_u4: reloc is S2_tableidxb_u4_0 & S2_tableidxb_u4_1 [ reloc = (S2_tableidxb_u4_0 << 0) + (S2_tableidxb_u4_1 << 3); ] { tmp = reloc:4; export tmp; }

S2_tableidxb_S6: reloc is S2_tableidxb_S6_0 [ reloc = S2_tableidxb_S6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_tableidxh_u4: reloc is S2_tableidxh_u4_0 & S2_tableidxh_u4_1 [ reloc = (S2_tableidxh_u4_0 << 0) + (S2_tableidxh_u4_1 << 3); ] { tmp = reloc:4; export tmp; }

S2_tableidxh_S6: reloc is S2_tableidxh_S6_0 [ reloc = S2_tableidxh_S6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_tableidxw_u4: reloc is S2_tableidxw_u4_0 & S2_tableidxw_u4_1 [ reloc = (S2_tableidxw_u4_0 << 0) + (S2_tableidxw_u4_1 << 3); ] { tmp = reloc:4; export tmp; }

S2_tableidxw_S6: reloc is S2_tableidxw_S6_0 [ reloc = S2_tableidxw_S6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_tableidxd_u4: reloc is S2_tableidxd_u4_0 & S2_tableidxd_u4_1 [ reloc = (S2_tableidxd_u4_0 << 0) + (S2_tableidxd_u4_1 << 3); ] { tmp = reloc:4; export tmp; }

S2_tableidxd_S6: reloc is S2_tableidxd_S6_0 [ reloc = S2_tableidxd_S6_0 << 0; ] { tmp = reloc:4; export tmp; }

A4_bitspliti_u5: reloc is A4_bitspliti_u5_0 [ reloc = A4_bitspliti_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_extract_u5: reloc is S4_extract_u5_0 [ reloc = S4_extract_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_extract_U5: reloc is S4_extract_U5_0 & S4_extract_U5_1 [ reloc = (S4_extract_U5_0 << 0) + (S4_extract_U5_1 << 3); ] { tmp = reloc:4; export tmp; }

S2_extractu_u5: reloc is S2_extractu_u5_0 [ reloc = S2_extractu_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_extractu_U5: reloc is S2_extractu_U5_0 & S2_extractu_U5_1 [ reloc = (S2_extractu_U5_0 << 0) + (S2_extractu_U5_1 << 3); ] { tmp = reloc:4; export tmp; }

S2_insertp_u6: reloc is S2_insertp_u6_0 [ reloc = S2_insertp_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_insertp_U6: reloc is S2_insertp_U6_0 & S2_insertp_U6_1 [ reloc = (S2_insertp_U6_0 << 0) + (S2_insertp_U6_1 << 3); ] { tmp = reloc:4; export tmp; }

S4_extractp_u6: reloc is S4_extractp_u6_0 [ reloc = S4_extractp_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_extractp_U6: reloc is S4_extractp_U6_0 & S4_extractp_U6_1 [ reloc = (S4_extractp_U6_0 << 0) + (S4_extractp_U6_1 << 3); ] { tmp = reloc:4; export tmp; }

S2_extractup_u6: reloc is S2_extractup_u6_0 [ reloc = S2_extractup_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_extractup_U6: reloc is S2_extractup_U6_0 & S2_extractup_U6_1 [ reloc = (S2_extractup_U6_0 << 0) + (S2_extractup_U6_1 << 3); ] { tmp = reloc:4; export tmp; }

S2_mask_u5: reloc is S2_mask_u5_0 [ reloc = S2_mask_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_mask_U5: reloc is S2_mask_U5_0 & S2_mask_U5_1 [ reloc = (S2_mask_U5_0 << 0) + (S2_mask_U5_1 << 3); ] { tmp = reloc:4; export tmp; }

S2_tstbit_i_u5: reloc is S2_tstbit_i_u5_0 [ reloc = S2_tstbit_i_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_ntstbit_i_u5: reloc is S4_ntstbit_i_u5_0 [ reloc = S4_ntstbit_i_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_setbit_i_u5: reloc is S2_setbit_i_u5_0 [ reloc = S2_setbit_i_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_togglebit_i_u5: reloc is S2_togglebit_i_u5_0 [ reloc = S2_togglebit_i_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_clrbit_i_u5: reloc is S2_clrbit_i_u5_0 [ reloc = S2_clrbit_i_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asr_i_vh_u4: reloc is S2_asr_i_vh_u4_0 [ reloc = S2_asr_i_vh_u4_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_lsr_i_vh_u4: reloc is S2_lsr_i_vh_u4_0 [ reloc = S2_lsr_i_vh_u4_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asl_i_vh_u4: reloc is S2_asl_i_vh_u4_0 [ reloc = S2_asl_i_vh_u4_0 << 0; ] { tmp = reloc:4; export tmp; }

S5_asrhub_rnd_sat_u4: reloc is S5_asrhub_rnd_sat_u4_0 [ reloc = S5_asrhub_rnd_sat_u4_0 << 0; ] { tmp = reloc:4; export tmp; }

S5_asrhub_sat_u4: reloc is S5_asrhub_sat_u4_0 [ reloc = S5_asrhub_sat_u4_0 << 0; ] { tmp = reloc:4; export tmp; }

S5_vasrhrnd_u4: reloc is S5_vasrhrnd_u4_0 [ reloc = S5_vasrhrnd_u4_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asr_i_vw_u5: reloc is S2_asr_i_vw_u5_0 [ reloc = S2_asr_i_vw_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asr_i_svw_trun_u5: reloc is S2_asr_i_svw_trun_u5_0 [ reloc = S2_asr_i_svw_trun_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_lsr_i_vw_u5: reloc is S2_lsr_i_vw_u5_0 [ reloc = S2_lsr_i_vw_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S2_asl_i_vw_u5: reloc is S2_asl_i_vw_u5_0 [ reloc = S2_asl_i_vw_u5_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_clbaddi_s6: reloc is S4_clbaddi_s6_0 [ reloc = S4_clbaddi_s6_0 << 0; ] { tmp = reloc:4; export tmp; }

S4_clbpaddi_s6: reloc is S4_clbpaddi_s6_0 [ reloc = S4_clbpaddi_s6_0 << 0; ] { tmp = reloc:4; export tmp; }

J2_trap0_u8: reloc is J2_trap0_u8_0 & J2_trap0_u8_1 [ reloc = (J2_trap0_u8_0 << 0) + (J2_trap0_u8_1 << 3); ] { tmp = reloc:4; export tmp; }

J2_trap1_u8: reloc is J2_trap1_u8_0 & J2_trap1_u8_1 [ reloc = (J2_trap1_u8_0 << 0) + (J2_trap1_u8_1 << 3); ] { tmp = reloc:4; export tmp; }

J2_pause_u8: reloc is J2_pause_u8_0 & J2_pause_u8_1 [ reloc = (J2_pause_u8_0 << 0) + (J2_pause_u8_1 << 3); ] { tmp = reloc:4; export tmp; }

Y2_dcfetchbo_u11_3: reloc is Y2_dcfetchbo_u11_3_0 [ reloc = (Y2_dcfetchbo_u11_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

SA1_addi_s7: reloc is                       SA1_addi_s7_0 [ reloc = ((SA1_addi_s7_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
SA1_addi_s7: reloc is immext = 0xffffffff & SA1_addi_s7_0 [ reloc = SA1_addi_s7_0 << 0; ] { tmp = reloc:4; export tmp; }

SA1_seti_u6: reloc is                       SA1_seti_u6_0 [ reloc = ((SA1_seti_u6_0 << 0) & 0b111111) | immext; ] { tmp = reloc:4; export tmp; }
SA1_seti_u6: reloc is immext = 0xffffffff & SA1_seti_u6_0 [ reloc = SA1_seti_u6_0 << 0; ] { tmp = reloc:4; export tmp; }

SA1_addsp_u6_2: reloc is SA1_addsp_u6_2_0 [ reloc = (SA1_addsp_u6_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

SA1_combine0i_u2: reloc is SA1_combine0i_u2_0 [ reloc = SA1_combine0i_u2_0 << 0; ] { tmp = reloc:4; export tmp; }

SA1_combine1i_u2: reloc is SA1_combine1i_u2_0 [ reloc = SA1_combine1i_u2_0 << 0; ] { tmp = reloc:4; export tmp; }

SA1_combine2i_u2: reloc is SA1_combine2i_u2_0 [ reloc = SA1_combine2i_u2_0 << 0; ] { tmp = reloc:4; export tmp; }

SA1_combine3i_u2: reloc is SA1_combine3i_u2_0 [ reloc = SA1_combine3i_u2_0 << 0; ] { tmp = reloc:4; export tmp; }

SA1_cmpeqi_u2: reloc is SA1_cmpeqi_u2_0 [ reloc = SA1_cmpeqi_u2_0 << 0; ] { tmp = reloc:4; export tmp; }

SL1_loadri_io_u4_2: reloc is SL1_loadri_io_u4_2_0 [ reloc = (SL1_loadri_io_u4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

SL1_loadrub_io_u4_0: reloc is SL1_loadrub_io_u4_0_0 [ reloc = SL1_loadrub_io_u4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

SL2_loadrh_io_u3_1: reloc is SL2_loadrh_io_u3_1_0 [ reloc = (SL2_loadrh_io_u3_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

SL2_loadruh_io_u3_1: reloc is SL2_loadruh_io_u3_1_0 [ reloc = (SL2_loadruh_io_u3_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

SL2_loadrb_io_u3_0: reloc is SL2_loadrb_io_u3_0_0 [ reloc = SL2_loadrb_io_u3_0_0 << 0; ] { tmp = reloc:4; export tmp; }

SL2_loadri_sp_u5_2: reloc is SL2_loadri_sp_u5_2_0 [ reloc = (SL2_loadri_sp_u5_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

SL2_loadrd_sp_u5_3: reloc is SL2_loadrd_sp_u5_3_0 [ reloc = (SL2_loadrd_sp_u5_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

SS1_storew_io_u4_2: reloc is SS1_storew_io_u4_2_0 [ reloc = (SS1_storew_io_u4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

SS1_storeb_io_u4_0: reloc is SS1_storeb_io_u4_0_0 [ reloc = SS1_storeb_io_u4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

SS2_storeh_io_u3_1: reloc is SS2_storeh_io_u3_1_0 [ reloc = (SS2_storeh_io_u3_1_0 << 0) << 1; ] { tmp = reloc:4; export tmp; }

SS2_stored_sp_s6_3: reloc is SS2_stored_sp_s6_3_0 [ reloc = (SS2_stored_sp_s6_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

SS2_storew_sp_u5_2: reloc is SS2_storew_sp_u5_2_0 [ reloc = (SS2_storew_sp_u5_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

SS2_storewi0_u4_2: reloc is SS2_storewi0_u4_2_0 [ reloc = (SS2_storewi0_u4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

SS2_storebi0_u4_0: reloc is SS2_storebi0_u4_0_0 [ reloc = SS2_storebi0_u4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

SS2_storewi1_u4_2: reloc is SS2_storewi1_u4_2_0 [ reloc = (SS2_storewi1_u4_2_0 << 0) << 2; ] { tmp = reloc:4; export tmp; }

SS2_storebi1_u4_0: reloc is SS2_storebi1_u4_0_0 [ reloc = SS2_storebi1_u4_0_0 << 0; ] { tmp = reloc:4; export tmp; }

SS2_allocframe_u5_3: reloc is SS2_allocframe_u5_3_0 [ reloc = (SS2_allocframe_u5_3_0 << 0) << 3; ] { tmp = reloc:4; export tmp; }

:J2_jump J2_jump_r22_2 is Parse != 0b00 & subinsn = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_jump_r22_2 {
  goto [J2_jump_r22_2];
}

:J2_jumpr J2_jumpr_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_jumpr_Rs32 {
  goto [J2_jumpr_Rs32];
}

:J2_jumpt J2_jumpt_Pu4 J2_jumpt_r15_2 is Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b21 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_jumpt_Pu4 & J2_jumpt_r15_2 unimpl

:J2_jumpf J2_jumpf_Pu4 J2_jumpf_r15_2 is Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_jumpf_Pu4 & J2_jumpf_r15_2 unimpl

:J2_jumptpt J2_jumptpt_Pu4 J2_jumptpt_r15_2 is Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b21 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_jumptpt_Pu4 & J2_jumptpt_r15_2 unimpl

:J2_jumpfpt J2_jumpfpt_Pu4 J2_jumpfpt_r15_2 is Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_jumpfpt_Pu4 & J2_jumpfpt_r15_2 unimpl

:J2_jumprt J2_jumprt_Pu4 J2_jumprt_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_jumprt_Pu4 & J2_jumprt_Rs32 unimpl

:J2_jumprf J2_jumprf_Pu4 J2_jumprf_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_jumprf_Pu4 & J2_jumprf_Rs32 unimpl

:J2_jumprtpt J2_jumprtpt_Pu4 J2_jumprtpt_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_jumprtpt_Pu4 & J2_jumprtpt_Rs32 unimpl

:J2_jumprfpt J2_jumprfpt_Pu4 J2_jumprfpt_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_jumprfpt_Pu4 & J2_jumprfpt_Rs32 unimpl

:J2_jumptnew J2_jumptnew_Pu4 J2_jumptnew_r15_2 is Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b21 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_jumptnew_Pu4 & J2_jumptnew_r15_2 unimpl

:J2_jumpfnew J2_jumpfnew_Pu4 J2_jumpfnew_r15_2 is Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_jumpfnew_Pu4 & J2_jumpfnew_r15_2 unimpl

:J2_jumptnewpt J2_jumptnewpt_Pu4 J2_jumptnewpt_r15_2 is Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b21 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_jumptnewpt_Pu4 & J2_jumptnewpt_r15_2 unimpl

:J2_jumpfnewpt J2_jumpfnewpt_Pu4 J2_jumpfnewpt_r15_2 is Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b21 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_jumpfnewpt_Pu4 & J2_jumpfnewpt_r15_2 unimpl

:J2_jumprtnew J2_jumprtnew_Pu4 J2_jumprtnew_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_jumprtnew_Pu4 & J2_jumprtnew_Rs32 unimpl

:J2_jumprfnew J2_jumprfnew_Pu4 J2_jumprfnew_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_jumprfnew_Pu4 & J2_jumprfnew_Rs32 unimpl

:J2_jumprtnewpt J2_jumprtnewpt_Pu4 J2_jumprtnewpt_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_jumprtnewpt_Pu4 & J2_jumprtnewpt_Rs32 unimpl

:J2_jumprfnewpt J2_jumprfnewpt_Pu4 J2_jumprfnewpt_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_jumprfnewpt_Pu4 & J2_jumprfnewpt_Rs32 unimpl

:J4_hintjumpr J4_hintjumpr_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J4_hintjumpr_Rs32 unimpl

:J2_jumprz J2_jumprz_Rs32 J2_jumprz_r13_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_jumprz_Rs32 & J2_jumprz_r13_2 unimpl

:J2_jumprnz J2_jumprnz_Rs32 J2_jumprnz_r13_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_jumprnz_Rs32 & J2_jumprnz_r13_2 unimpl

:J2_jumprzpt J2_jumprzpt_Rs32 J2_jumprzpt_r13_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_jumprzpt_Rs32 & J2_jumprzpt_r13_2 unimpl

:J2_jumprnzpt J2_jumprnzpt_Rs32 J2_jumprnzpt_r13_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_jumprnzpt_Rs32 & J2_jumprnzpt_r13_2 unimpl

:J2_jumprgtez J2_jumprgtez_Rs32 J2_jumprgtez_r13_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_jumprgtez_Rs32 & J2_jumprgtez_r13_2 unimpl

:J2_jumprgtezpt J2_jumprgtezpt_Rs32 J2_jumprgtezpt_r13_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_jumprgtezpt_Rs32 & J2_jumprgtezpt_r13_2 unimpl

:J2_jumprltez J2_jumprltez_Rs32 J2_jumprltez_r13_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_jumprltez_Rs32 & J2_jumprltez_r13_2 unimpl

:J2_jumprltezpt J2_jumprltezpt_Rs32 J2_jumprltezpt_r13_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_jumprltezpt_Rs32 & J2_jumprltezpt_r13_2 unimpl

:J4_cmpeqi_tp0_jump_nt J4_cmpeqi_tp0_jump_nt_Rs16 J4_cmpeqi_tp0_jump_nt_U5 J4_cmpeqi_tp0_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_tp0_jump_nt_Rs16 & J4_cmpeqi_tp0_jump_nt_U5 & J4_cmpeqi_tp0_jump_nt_r9_2 unimpl

:J4_cmpeqi_fp0_jump_nt J4_cmpeqi_fp0_jump_nt_Rs16 J4_cmpeqi_fp0_jump_nt_U5 J4_cmpeqi_fp0_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_fp0_jump_nt_Rs16 & J4_cmpeqi_fp0_jump_nt_U5 & J4_cmpeqi_fp0_jump_nt_r9_2 unimpl

:J4_cmpeqi_tp0_jump_t J4_cmpeqi_tp0_jump_t_Rs16 J4_cmpeqi_tp0_jump_t_U5 J4_cmpeqi_tp0_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_tp0_jump_t_Rs16 & J4_cmpeqi_tp0_jump_t_U5 & J4_cmpeqi_tp0_jump_t_r9_2 unimpl

:J4_cmpeqi_fp0_jump_t J4_cmpeqi_fp0_jump_t_Rs16 J4_cmpeqi_fp0_jump_t_U5 J4_cmpeqi_fp0_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_fp0_jump_t_Rs16 & J4_cmpeqi_fp0_jump_t_U5 & J4_cmpeqi_fp0_jump_t_r9_2 unimpl

:J4_cmpeqi_tp1_jump_nt J4_cmpeqi_tp1_jump_nt_Rs16 J4_cmpeqi_tp1_jump_nt_U5 J4_cmpeqi_tp1_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_tp1_jump_nt_Rs16 & J4_cmpeqi_tp1_jump_nt_U5 & J4_cmpeqi_tp1_jump_nt_r9_2 unimpl

:J4_cmpeqi_fp1_jump_nt J4_cmpeqi_fp1_jump_nt_Rs16 J4_cmpeqi_fp1_jump_nt_U5 J4_cmpeqi_fp1_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_fp1_jump_nt_Rs16 & J4_cmpeqi_fp1_jump_nt_U5 & J4_cmpeqi_fp1_jump_nt_r9_2 unimpl

:J4_cmpeqi_tp1_jump_t J4_cmpeqi_tp1_jump_t_Rs16 J4_cmpeqi_tp1_jump_t_U5 J4_cmpeqi_tp1_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_tp1_jump_t_Rs16 & J4_cmpeqi_tp1_jump_t_U5 & J4_cmpeqi_tp1_jump_t_r9_2 unimpl

:J4_cmpeqi_fp1_jump_t J4_cmpeqi_fp1_jump_t_Rs16 J4_cmpeqi_fp1_jump_t_U5 J4_cmpeqi_fp1_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_fp1_jump_t_Rs16 & J4_cmpeqi_fp1_jump_t_U5 & J4_cmpeqi_fp1_jump_t_r9_2 unimpl

:J4_cmpgti_tp0_jump_nt J4_cmpgti_tp0_jump_nt_Rs16 J4_cmpgti_tp0_jump_nt_U5 J4_cmpgti_tp0_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_tp0_jump_nt_Rs16 & J4_cmpgti_tp0_jump_nt_U5 & J4_cmpgti_tp0_jump_nt_r9_2 unimpl

:J4_cmpgti_fp0_jump_nt J4_cmpgti_fp0_jump_nt_Rs16 J4_cmpgti_fp0_jump_nt_U5 J4_cmpgti_fp0_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_fp0_jump_nt_Rs16 & J4_cmpgti_fp0_jump_nt_U5 & J4_cmpgti_fp0_jump_nt_r9_2 unimpl

:J4_cmpgti_tp0_jump_t J4_cmpgti_tp0_jump_t_Rs16 J4_cmpgti_tp0_jump_t_U5 J4_cmpgti_tp0_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_tp0_jump_t_Rs16 & J4_cmpgti_tp0_jump_t_U5 & J4_cmpgti_tp0_jump_t_r9_2 unimpl

:J4_cmpgti_fp0_jump_t J4_cmpgti_fp0_jump_t_Rs16 J4_cmpgti_fp0_jump_t_U5 J4_cmpgti_fp0_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_fp0_jump_t_Rs16 & J4_cmpgti_fp0_jump_t_U5 & J4_cmpgti_fp0_jump_t_r9_2 unimpl

:J4_cmpgti_tp1_jump_nt J4_cmpgti_tp1_jump_nt_Rs16 J4_cmpgti_tp1_jump_nt_U5 J4_cmpgti_tp1_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_tp1_jump_nt_Rs16 & J4_cmpgti_tp1_jump_nt_U5 & J4_cmpgti_tp1_jump_nt_r9_2 unimpl

:J4_cmpgti_fp1_jump_nt J4_cmpgti_fp1_jump_nt_Rs16 J4_cmpgti_fp1_jump_nt_U5 J4_cmpgti_fp1_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_fp1_jump_nt_Rs16 & J4_cmpgti_fp1_jump_nt_U5 & J4_cmpgti_fp1_jump_nt_r9_2 unimpl

:J4_cmpgti_tp1_jump_t J4_cmpgti_tp1_jump_t_Rs16 J4_cmpgti_tp1_jump_t_U5 J4_cmpgti_tp1_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_tp1_jump_t_Rs16 & J4_cmpgti_tp1_jump_t_U5 & J4_cmpgti_tp1_jump_t_r9_2 unimpl

:J4_cmpgti_fp1_jump_t J4_cmpgti_fp1_jump_t_Rs16 J4_cmpgti_fp1_jump_t_U5 J4_cmpgti_fp1_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_fp1_jump_t_Rs16 & J4_cmpgti_fp1_jump_t_U5 & J4_cmpgti_fp1_jump_t_r9_2 unimpl

:J4_cmpgtui_tp0_jump_nt J4_cmpgtui_tp0_jump_nt_Rs16 J4_cmpgtui_tp0_jump_nt_U5 J4_cmpgtui_tp0_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtui_tp0_jump_nt_Rs16 & J4_cmpgtui_tp0_jump_nt_U5 & J4_cmpgtui_tp0_jump_nt_r9_2 unimpl

:J4_cmpgtui_fp0_jump_nt J4_cmpgtui_fp0_jump_nt_Rs16 J4_cmpgtui_fp0_jump_nt_U5 J4_cmpgtui_fp0_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtui_fp0_jump_nt_Rs16 & J4_cmpgtui_fp0_jump_nt_U5 & J4_cmpgtui_fp0_jump_nt_r9_2 unimpl

:J4_cmpgtui_tp0_jump_t J4_cmpgtui_tp0_jump_t_Rs16 J4_cmpgtui_tp0_jump_t_U5 J4_cmpgtui_tp0_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtui_tp0_jump_t_Rs16 & J4_cmpgtui_tp0_jump_t_U5 & J4_cmpgtui_tp0_jump_t_r9_2 unimpl

:J4_cmpgtui_fp0_jump_t J4_cmpgtui_fp0_jump_t_Rs16 J4_cmpgtui_fp0_jump_t_U5 J4_cmpgtui_fp0_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtui_fp0_jump_t_Rs16 & J4_cmpgtui_fp0_jump_t_U5 & J4_cmpgtui_fp0_jump_t_r9_2 unimpl

:J4_cmpgtui_tp1_jump_nt J4_cmpgtui_tp1_jump_nt_Rs16 J4_cmpgtui_tp1_jump_nt_U5 J4_cmpgtui_tp1_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtui_tp1_jump_nt_Rs16 & J4_cmpgtui_tp1_jump_nt_U5 & J4_cmpgtui_tp1_jump_nt_r9_2 unimpl

:J4_cmpgtui_fp1_jump_nt J4_cmpgtui_fp1_jump_nt_Rs16 J4_cmpgtui_fp1_jump_nt_U5 J4_cmpgtui_fp1_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtui_fp1_jump_nt_Rs16 & J4_cmpgtui_fp1_jump_nt_U5 & J4_cmpgtui_fp1_jump_nt_r9_2 unimpl

:J4_cmpgtui_tp1_jump_t J4_cmpgtui_tp1_jump_t_Rs16 J4_cmpgtui_tp1_jump_t_U5 J4_cmpgtui_tp1_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtui_tp1_jump_t_Rs16 & J4_cmpgtui_tp1_jump_t_U5 & J4_cmpgtui_tp1_jump_t_r9_2 unimpl

:J4_cmpgtui_fp1_jump_t J4_cmpgtui_fp1_jump_t_Rs16 J4_cmpgtui_fp1_jump_t_U5 J4_cmpgtui_fp1_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtui_fp1_jump_t_Rs16 & J4_cmpgtui_fp1_jump_t_U5 & J4_cmpgtui_fp1_jump_t_r9_2 unimpl

:J4_cmpeqn1_tp0_jump_nt J4_cmpeqn1_tp0_jump_nt_Rs16 J4_cmpeqn1_tp0_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 0 & b9 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqn1_tp0_jump_nt_Rs16 & J4_cmpeqn1_tp0_jump_nt_r9_2 unimpl

:J4_cmpeqn1_fp0_jump_nt J4_cmpeqn1_fp0_jump_nt_Rs16 J4_cmpeqn1_fp0_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 0 & b9 = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqn1_fp0_jump_nt_Rs16 & J4_cmpeqn1_fp0_jump_nt_r9_2 unimpl

:J4_cmpeqn1_tp0_jump_t J4_cmpeqn1_tp0_jump_t_Rs16 J4_cmpeqn1_tp0_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 0 & b9 = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqn1_tp0_jump_t_Rs16 & J4_cmpeqn1_tp0_jump_t_r9_2 unimpl

:J4_cmpeqn1_fp0_jump_t J4_cmpeqn1_fp0_jump_t_Rs16 J4_cmpeqn1_fp0_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 0 & b9 = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqn1_fp0_jump_t_Rs16 & J4_cmpeqn1_fp0_jump_t_r9_2 unimpl

:J4_cmpeqn1_tp1_jump_nt J4_cmpeqn1_tp1_jump_nt_Rs16 J4_cmpeqn1_tp1_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 0 & b9 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqn1_tp1_jump_nt_Rs16 & J4_cmpeqn1_tp1_jump_nt_r9_2 unimpl

:J4_cmpeqn1_fp1_jump_nt J4_cmpeqn1_fp1_jump_nt_Rs16 J4_cmpeqn1_fp1_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 0 & b9 = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqn1_fp1_jump_nt_Rs16 & J4_cmpeqn1_fp1_jump_nt_r9_2 unimpl

:J4_cmpeqn1_tp1_jump_t J4_cmpeqn1_tp1_jump_t_Rs16 J4_cmpeqn1_tp1_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 0 & b9 = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqn1_tp1_jump_t_Rs16 & J4_cmpeqn1_tp1_jump_t_r9_2 unimpl

:J4_cmpeqn1_fp1_jump_t J4_cmpeqn1_fp1_jump_t_Rs16 J4_cmpeqn1_fp1_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 0 & b9 = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqn1_fp1_jump_t_Rs16 & J4_cmpeqn1_fp1_jump_t_r9_2 unimpl

:J4_cmpgtn1_tp0_jump_nt J4_cmpgtn1_tp0_jump_nt_Rs16 J4_cmpgtn1_tp0_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtn1_tp0_jump_nt_Rs16 & J4_cmpgtn1_tp0_jump_nt_r9_2 unimpl

:J4_cmpgtn1_fp0_jump_nt J4_cmpgtn1_fp0_jump_nt_Rs16 J4_cmpgtn1_fp0_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtn1_fp0_jump_nt_Rs16 & J4_cmpgtn1_fp0_jump_nt_r9_2 unimpl

:J4_cmpgtn1_tp0_jump_t J4_cmpgtn1_tp0_jump_t_Rs16 J4_cmpgtn1_tp0_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtn1_tp0_jump_t_Rs16 & J4_cmpgtn1_tp0_jump_t_r9_2 unimpl

:J4_cmpgtn1_fp0_jump_t J4_cmpgtn1_fp0_jump_t_Rs16 J4_cmpgtn1_fp0_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtn1_fp0_jump_t_Rs16 & J4_cmpgtn1_fp0_jump_t_r9_2 unimpl

:J4_cmpgtn1_tp1_jump_nt J4_cmpgtn1_tp1_jump_nt_Rs16 J4_cmpgtn1_tp1_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtn1_tp1_jump_nt_Rs16 & J4_cmpgtn1_tp1_jump_nt_r9_2 unimpl

:J4_cmpgtn1_fp1_jump_nt J4_cmpgtn1_fp1_jump_nt_Rs16 J4_cmpgtn1_fp1_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtn1_fp1_jump_nt_Rs16 & J4_cmpgtn1_fp1_jump_nt_r9_2 unimpl

:J4_cmpgtn1_tp1_jump_t J4_cmpgtn1_tp1_jump_t_Rs16 J4_cmpgtn1_tp1_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtn1_tp1_jump_t_Rs16 & J4_cmpgtn1_tp1_jump_t_r9_2 unimpl

:J4_cmpgtn1_fp1_jump_t J4_cmpgtn1_fp1_jump_t_Rs16 J4_cmpgtn1_fp1_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtn1_fp1_jump_t_Rs16 & J4_cmpgtn1_fp1_jump_t_r9_2 unimpl

:J4_tstbit0_tp0_jump_nt J4_tstbit0_tp0_jump_nt_Rs16 J4_tstbit0_tp0_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 1 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_tstbit0_tp0_jump_nt_Rs16 & J4_tstbit0_tp0_jump_nt_r9_2 unimpl

:J4_tstbit0_fp0_jump_nt J4_tstbit0_fp0_jump_nt_Rs16 J4_tstbit0_fp0_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 1 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_tstbit0_fp0_jump_nt_Rs16 & J4_tstbit0_fp0_jump_nt_r9_2 unimpl

:J4_tstbit0_tp0_jump_t J4_tstbit0_tp0_jump_t_Rs16 J4_tstbit0_tp0_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 1 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_tstbit0_tp0_jump_t_Rs16 & J4_tstbit0_tp0_jump_t_r9_2 unimpl

:J4_tstbit0_fp0_jump_t J4_tstbit0_fp0_jump_t_Rs16 J4_tstbit0_fp0_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 1 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_tstbit0_fp0_jump_t_Rs16 & J4_tstbit0_fp0_jump_t_r9_2 unimpl

:J4_tstbit0_tp1_jump_nt J4_tstbit0_tp1_jump_nt_Rs16 J4_tstbit0_tp1_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 1 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_tstbit0_tp1_jump_nt_Rs16 & J4_tstbit0_tp1_jump_nt_r9_2 unimpl

:J4_tstbit0_fp1_jump_nt J4_tstbit0_fp1_jump_nt_Rs16 J4_tstbit0_fp1_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 1 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_tstbit0_fp1_jump_nt_Rs16 & J4_tstbit0_fp1_jump_nt_r9_2 unimpl

:J4_tstbit0_tp1_jump_t J4_tstbit0_tp1_jump_t_Rs16 J4_tstbit0_tp1_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 1 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_tstbit0_tp1_jump_t_Rs16 & J4_tstbit0_tp1_jump_t_r9_2 unimpl

:J4_tstbit0_fp1_jump_t J4_tstbit0_fp1_jump_t_Rs16 J4_tstbit0_fp1_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 1 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_tstbit0_fp1_jump_t_Rs16 & J4_tstbit0_fp1_jump_t_r9_2 unimpl

:J4_cmpeq_tp0_jump_nt J4_cmpeq_tp0_jump_nt_Rs16 J4_cmpeq_tp0_jump_nt_Rt16 J4_cmpeq_tp0_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_tp0_jump_nt_Rs16 & J4_cmpeq_tp0_jump_nt_Rt16 & J4_cmpeq_tp0_jump_nt_r9_2 unimpl

:J4_cmpeq_fp0_jump_nt J4_cmpeq_fp0_jump_nt_Rs16 J4_cmpeq_fp0_jump_nt_Rt16 J4_cmpeq_fp0_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_fp0_jump_nt_Rs16 & J4_cmpeq_fp0_jump_nt_Rt16 & J4_cmpeq_fp0_jump_nt_r9_2 unimpl

:J4_cmpeq_tp0_jump_t J4_cmpeq_tp0_jump_t_Rs16 J4_cmpeq_tp0_jump_t_Rt16 J4_cmpeq_tp0_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_tp0_jump_t_Rs16 & J4_cmpeq_tp0_jump_t_Rt16 & J4_cmpeq_tp0_jump_t_r9_2 unimpl

:J4_cmpeq_fp0_jump_t J4_cmpeq_fp0_jump_t_Rs16 J4_cmpeq_fp0_jump_t_Rt16 J4_cmpeq_fp0_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_fp0_jump_t_Rs16 & J4_cmpeq_fp0_jump_t_Rt16 & J4_cmpeq_fp0_jump_t_r9_2 unimpl

:J4_cmpeq_tp1_jump_nt J4_cmpeq_tp1_jump_nt_Rs16 J4_cmpeq_tp1_jump_nt_Rt16 J4_cmpeq_tp1_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_tp1_jump_nt_Rs16 & J4_cmpeq_tp1_jump_nt_Rt16 & J4_cmpeq_tp1_jump_nt_r9_2 unimpl

:J4_cmpeq_fp1_jump_nt J4_cmpeq_fp1_jump_nt_Rs16 J4_cmpeq_fp1_jump_nt_Rt16 J4_cmpeq_fp1_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_fp1_jump_nt_Rs16 & J4_cmpeq_fp1_jump_nt_Rt16 & J4_cmpeq_fp1_jump_nt_r9_2 unimpl

:J4_cmpeq_tp1_jump_t J4_cmpeq_tp1_jump_t_Rs16 J4_cmpeq_tp1_jump_t_Rt16 J4_cmpeq_tp1_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_tp1_jump_t_Rs16 & J4_cmpeq_tp1_jump_t_Rt16 & J4_cmpeq_tp1_jump_t_r9_2 unimpl

:J4_cmpeq_fp1_jump_t J4_cmpeq_fp1_jump_t_Rs16 J4_cmpeq_fp1_jump_t_Rt16 J4_cmpeq_fp1_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_fp1_jump_t_Rs16 & J4_cmpeq_fp1_jump_t_Rt16 & J4_cmpeq_fp1_jump_t_r9_2 unimpl

:J4_cmpgt_tp0_jump_nt J4_cmpgt_tp0_jump_nt_Rs16 J4_cmpgt_tp0_jump_nt_Rt16 J4_cmpgt_tp0_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_tp0_jump_nt_Rs16 & J4_cmpgt_tp0_jump_nt_Rt16 & J4_cmpgt_tp0_jump_nt_r9_2 unimpl

:J4_cmpgt_fp0_jump_nt J4_cmpgt_fp0_jump_nt_Rs16 J4_cmpgt_fp0_jump_nt_Rt16 J4_cmpgt_fp0_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_fp0_jump_nt_Rs16 & J4_cmpgt_fp0_jump_nt_Rt16 & J4_cmpgt_fp0_jump_nt_r9_2 unimpl

:J4_cmpgt_tp0_jump_t J4_cmpgt_tp0_jump_t_Rs16 J4_cmpgt_tp0_jump_t_Rt16 J4_cmpgt_tp0_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_tp0_jump_t_Rs16 & J4_cmpgt_tp0_jump_t_Rt16 & J4_cmpgt_tp0_jump_t_r9_2 unimpl

:J4_cmpgt_fp0_jump_t J4_cmpgt_fp0_jump_t_Rs16 J4_cmpgt_fp0_jump_t_Rt16 J4_cmpgt_fp0_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_fp0_jump_t_Rs16 & J4_cmpgt_fp0_jump_t_Rt16 & J4_cmpgt_fp0_jump_t_r9_2 unimpl

:J4_cmpgt_tp1_jump_nt J4_cmpgt_tp1_jump_nt_Rs16 J4_cmpgt_tp1_jump_nt_Rt16 J4_cmpgt_tp1_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_tp1_jump_nt_Rs16 & J4_cmpgt_tp1_jump_nt_Rt16 & J4_cmpgt_tp1_jump_nt_r9_2 unimpl

:J4_cmpgt_fp1_jump_nt J4_cmpgt_fp1_jump_nt_Rs16 J4_cmpgt_fp1_jump_nt_Rt16 J4_cmpgt_fp1_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_fp1_jump_nt_Rs16 & J4_cmpgt_fp1_jump_nt_Rt16 & J4_cmpgt_fp1_jump_nt_r9_2 unimpl

:J4_cmpgt_tp1_jump_t J4_cmpgt_tp1_jump_t_Rs16 J4_cmpgt_tp1_jump_t_Rt16 J4_cmpgt_tp1_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_tp1_jump_t_Rs16 & J4_cmpgt_tp1_jump_t_Rt16 & J4_cmpgt_tp1_jump_t_r9_2 unimpl

:J4_cmpgt_fp1_jump_t J4_cmpgt_fp1_jump_t_Rs16 J4_cmpgt_fp1_jump_t_Rt16 J4_cmpgt_fp1_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_fp1_jump_t_Rs16 & J4_cmpgt_fp1_jump_t_Rt16 & J4_cmpgt_fp1_jump_t_r9_2 unimpl

:J4_cmpgtu_tp0_jump_nt J4_cmpgtu_tp0_jump_nt_Rs16 J4_cmpgtu_tp0_jump_nt_Rt16 J4_cmpgtu_tp0_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtu_tp0_jump_nt_Rs16 & J4_cmpgtu_tp0_jump_nt_Rt16 & J4_cmpgtu_tp0_jump_nt_r9_2 unimpl

:J4_cmpgtu_fp0_jump_nt J4_cmpgtu_fp0_jump_nt_Rs16 J4_cmpgtu_fp0_jump_nt_Rt16 J4_cmpgtu_fp0_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtu_fp0_jump_nt_Rs16 & J4_cmpgtu_fp0_jump_nt_Rt16 & J4_cmpgtu_fp0_jump_nt_r9_2 unimpl

:J4_cmpgtu_tp0_jump_t J4_cmpgtu_tp0_jump_t_Rs16 J4_cmpgtu_tp0_jump_t_Rt16 J4_cmpgtu_tp0_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtu_tp0_jump_t_Rs16 & J4_cmpgtu_tp0_jump_t_Rt16 & J4_cmpgtu_tp0_jump_t_r9_2 unimpl

:J4_cmpgtu_fp0_jump_t J4_cmpgtu_fp0_jump_t_Rs16 J4_cmpgtu_fp0_jump_t_Rt16 J4_cmpgtu_fp0_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtu_fp0_jump_t_Rs16 & J4_cmpgtu_fp0_jump_t_Rt16 & J4_cmpgtu_fp0_jump_t_r9_2 unimpl

:J4_cmpgtu_tp1_jump_nt J4_cmpgtu_tp1_jump_nt_Rs16 J4_cmpgtu_tp1_jump_nt_Rt16 J4_cmpgtu_tp1_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtu_tp1_jump_nt_Rs16 & J4_cmpgtu_tp1_jump_nt_Rt16 & J4_cmpgtu_tp1_jump_nt_r9_2 unimpl

:J4_cmpgtu_fp1_jump_nt J4_cmpgtu_fp1_jump_nt_Rs16 J4_cmpgtu_fp1_jump_nt_Rt16 J4_cmpgtu_fp1_jump_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtu_fp1_jump_nt_Rs16 & J4_cmpgtu_fp1_jump_nt_Rt16 & J4_cmpgtu_fp1_jump_nt_r9_2 unimpl

:J4_cmpgtu_tp1_jump_t J4_cmpgtu_tp1_jump_t_Rs16 J4_cmpgtu_tp1_jump_t_Rt16 J4_cmpgtu_tp1_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtu_tp1_jump_t_Rs16 & J4_cmpgtu_tp1_jump_t_Rt16 & J4_cmpgtu_tp1_jump_t_r9_2 unimpl

:J4_cmpgtu_fp1_jump_t J4_cmpgtu_fp1_jump_t_Rs16 J4_cmpgtu_fp1_jump_t_Rt16 J4_cmpgtu_fp1_jump_t_r9_2 is Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtu_fp1_jump_t_Rs16 & J4_cmpgtu_fp1_jump_t_Rt16 & J4_cmpgtu_fp1_jump_t_r9_2 unimpl

:J4_jumpseti J4_jumpseti_Rd16 J4_jumpseti_U6 J4_jumpseti_r9_2 is Parse != 0b00 & subinsn = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_jumpseti_Rd16 & J4_jumpseti_U6 & J4_jumpseti_r9_2 unimpl

:J4_jumpsetr J4_jumpsetr_Rd16 J4_jumpsetr_Rs16 J4_jumpsetr_r9_2 is Parse != 0b00 & subinsn = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_jumpsetr_Rd16 & J4_jumpsetr_Rs16 & J4_jumpsetr_r9_2 unimpl

:J4_cmpeqi_t_jumpnv_t J4_cmpeqi_t_jumpnv_t_Ns8 J4_cmpeqi_t_jumpnv_t_U5 J4_cmpeqi_t_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpeqi_t_jumpnv_t_Ns8 & J4_cmpeqi_t_jumpnv_t_U5 & J4_cmpeqi_t_jumpnv_t_r9_2 unimpl

:J4_cmpeqi_t_jumpnv_nt J4_cmpeqi_t_jumpnv_nt_Ns8 J4_cmpeqi_t_jumpnv_nt_U5 J4_cmpeqi_t_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpeqi_t_jumpnv_nt_Ns8 & J4_cmpeqi_t_jumpnv_nt_U5 & J4_cmpeqi_t_jumpnv_nt_r9_2 unimpl

:J4_cmpeqi_f_jumpnv_t J4_cmpeqi_f_jumpnv_t_Ns8 J4_cmpeqi_f_jumpnv_t_U5 J4_cmpeqi_f_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpeqi_f_jumpnv_t_Ns8 & J4_cmpeqi_f_jumpnv_t_U5 & J4_cmpeqi_f_jumpnv_t_r9_2 unimpl

:J4_cmpeqi_f_jumpnv_nt J4_cmpeqi_f_jumpnv_nt_Ns8 J4_cmpeqi_f_jumpnv_nt_U5 J4_cmpeqi_f_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpeqi_f_jumpnv_nt_Ns8 & J4_cmpeqi_f_jumpnv_nt_U5 & J4_cmpeqi_f_jumpnv_nt_r9_2 unimpl

:J4_cmpgti_t_jumpnv_t J4_cmpgti_t_jumpnv_t_Ns8 J4_cmpgti_t_jumpnv_t_U5 J4_cmpgti_t_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgti_t_jumpnv_t_Ns8 & J4_cmpgti_t_jumpnv_t_U5 & J4_cmpgti_t_jumpnv_t_r9_2 unimpl

:J4_cmpgti_t_jumpnv_nt J4_cmpgti_t_jumpnv_nt_Ns8 J4_cmpgti_t_jumpnv_nt_U5 J4_cmpgti_t_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgti_t_jumpnv_nt_Ns8 & J4_cmpgti_t_jumpnv_nt_U5 & J4_cmpgti_t_jumpnv_nt_r9_2 unimpl

:J4_cmpgti_f_jumpnv_t J4_cmpgti_f_jumpnv_t_Ns8 J4_cmpgti_f_jumpnv_t_U5 J4_cmpgti_f_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgti_f_jumpnv_t_Ns8 & J4_cmpgti_f_jumpnv_t_U5 & J4_cmpgti_f_jumpnv_t_r9_2 unimpl

:J4_cmpgti_f_jumpnv_nt J4_cmpgti_f_jumpnv_nt_Ns8 J4_cmpgti_f_jumpnv_nt_U5 J4_cmpgti_f_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgti_f_jumpnv_nt_Ns8 & J4_cmpgti_f_jumpnv_nt_U5 & J4_cmpgti_f_jumpnv_nt_r9_2 unimpl

:J4_cmpgtui_t_jumpnv_t J4_cmpgtui_t_jumpnv_t_Ns8 J4_cmpgtui_t_jumpnv_t_U5 J4_cmpgtui_t_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgtui_t_jumpnv_t_Ns8 & J4_cmpgtui_t_jumpnv_t_U5 & J4_cmpgtui_t_jumpnv_t_r9_2 unimpl

:J4_cmpgtui_t_jumpnv_nt J4_cmpgtui_t_jumpnv_nt_Ns8 J4_cmpgtui_t_jumpnv_nt_U5 J4_cmpgtui_t_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgtui_t_jumpnv_nt_Ns8 & J4_cmpgtui_t_jumpnv_nt_U5 & J4_cmpgtui_t_jumpnv_nt_r9_2 unimpl

:J4_cmpgtui_f_jumpnv_t J4_cmpgtui_f_jumpnv_t_Ns8 J4_cmpgtui_f_jumpnv_t_U5 J4_cmpgtui_f_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgtui_f_jumpnv_t_Ns8 & J4_cmpgtui_f_jumpnv_t_U5 & J4_cmpgtui_f_jumpnv_t_r9_2 unimpl

:J4_cmpgtui_f_jumpnv_nt J4_cmpgtui_f_jumpnv_nt_Ns8 J4_cmpgtui_f_jumpnv_nt_U5 J4_cmpgtui_f_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgtui_f_jumpnv_nt_Ns8 & J4_cmpgtui_f_jumpnv_nt_U5 & J4_cmpgtui_f_jumpnv_nt_r9_2 unimpl

:J4_cmpeqn1_t_jumpnv_t J4_cmpeqn1_t_jumpnv_t_Ns8 J4_cmpeqn1_t_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpeqn1_t_jumpnv_t_Ns8 & J4_cmpeqn1_t_jumpnv_t_r9_2 unimpl

:J4_cmpeqn1_t_jumpnv_nt J4_cmpeqn1_t_jumpnv_nt_Ns8 J4_cmpeqn1_t_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpeqn1_t_jumpnv_nt_Ns8 & J4_cmpeqn1_t_jumpnv_nt_r9_2 unimpl

:J4_cmpeqn1_f_jumpnv_t J4_cmpeqn1_f_jumpnv_t_Ns8 J4_cmpeqn1_f_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpeqn1_f_jumpnv_t_Ns8 & J4_cmpeqn1_f_jumpnv_t_r9_2 unimpl

:J4_cmpeqn1_f_jumpnv_nt J4_cmpeqn1_f_jumpnv_nt_Ns8 J4_cmpeqn1_f_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpeqn1_f_jumpnv_nt_Ns8 & J4_cmpeqn1_f_jumpnv_nt_r9_2 unimpl

:J4_cmpgtn1_t_jumpnv_t J4_cmpgtn1_t_jumpnv_t_Ns8 J4_cmpgtn1_t_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgtn1_t_jumpnv_t_Ns8 & J4_cmpgtn1_t_jumpnv_t_r9_2 unimpl

:J4_cmpgtn1_t_jumpnv_nt J4_cmpgtn1_t_jumpnv_nt_Ns8 J4_cmpgtn1_t_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgtn1_t_jumpnv_nt_Ns8 & J4_cmpgtn1_t_jumpnv_nt_r9_2 unimpl

:J4_cmpgtn1_f_jumpnv_t J4_cmpgtn1_f_jumpnv_t_Ns8 J4_cmpgtn1_f_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgtn1_f_jumpnv_t_Ns8 & J4_cmpgtn1_f_jumpnv_t_r9_2 unimpl

:J4_cmpgtn1_f_jumpnv_nt J4_cmpgtn1_f_jumpnv_nt_Ns8 J4_cmpgtn1_f_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgtn1_f_jumpnv_nt_Ns8 & J4_cmpgtn1_f_jumpnv_nt_r9_2 unimpl

:J4_tstbit0_t_jumpnv_t J4_tstbit0_t_jumpnv_t_Ns8 J4_tstbit0_t_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_tstbit0_t_jumpnv_t_Ns8 & J4_tstbit0_t_jumpnv_t_r9_2 unimpl

:J4_tstbit0_t_jumpnv_nt J4_tstbit0_t_jumpnv_nt_Ns8 J4_tstbit0_t_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_tstbit0_t_jumpnv_nt_Ns8 & J4_tstbit0_t_jumpnv_nt_r9_2 unimpl

:J4_tstbit0_f_jumpnv_t J4_tstbit0_f_jumpnv_t_Ns8 J4_tstbit0_f_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_tstbit0_f_jumpnv_t_Ns8 & J4_tstbit0_f_jumpnv_t_r9_2 unimpl

:J4_tstbit0_f_jumpnv_nt J4_tstbit0_f_jumpnv_nt_Ns8 J4_tstbit0_f_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_tstbit0_f_jumpnv_nt_Ns8 & J4_tstbit0_f_jumpnv_nt_r9_2 unimpl

:J4_cmpeq_t_jumpnv_t J4_cmpeq_t_jumpnv_t_Ns8 J4_cmpeq_t_jumpnv_t_Rt32 J4_cmpeq_t_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpeq_t_jumpnv_t_Ns8 & J4_cmpeq_t_jumpnv_t_Rt32 & J4_cmpeq_t_jumpnv_t_r9_2 unimpl

:J4_cmpeq_t_jumpnv_nt J4_cmpeq_t_jumpnv_nt_Ns8 J4_cmpeq_t_jumpnv_nt_Rt32 J4_cmpeq_t_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpeq_t_jumpnv_nt_Ns8 & J4_cmpeq_t_jumpnv_nt_Rt32 & J4_cmpeq_t_jumpnv_nt_r9_2 unimpl

:J4_cmpgt_t_jumpnv_t J4_cmpgt_t_jumpnv_t_Ns8 J4_cmpgt_t_jumpnv_t_Rt32 J4_cmpgt_t_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgt_t_jumpnv_t_Ns8 & J4_cmpgt_t_jumpnv_t_Rt32 & J4_cmpgt_t_jumpnv_t_r9_2 unimpl

:J4_cmpgt_t_jumpnv_nt J4_cmpgt_t_jumpnv_nt_Ns8 J4_cmpgt_t_jumpnv_nt_Rt32 J4_cmpgt_t_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgt_t_jumpnv_nt_Ns8 & J4_cmpgt_t_jumpnv_nt_Rt32 & J4_cmpgt_t_jumpnv_nt_r9_2 unimpl

:J4_cmpgtu_t_jumpnv_t J4_cmpgtu_t_jumpnv_t_Ns8 J4_cmpgtu_t_jumpnv_t_Rt32 J4_cmpgtu_t_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgtu_t_jumpnv_t_Ns8 & J4_cmpgtu_t_jumpnv_t_Rt32 & J4_cmpgtu_t_jumpnv_t_r9_2 unimpl

:J4_cmpgtu_t_jumpnv_nt J4_cmpgtu_t_jumpnv_nt_Ns8 J4_cmpgtu_t_jumpnv_nt_Rt32 J4_cmpgtu_t_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgtu_t_jumpnv_nt_Ns8 & J4_cmpgtu_t_jumpnv_nt_Rt32 & J4_cmpgtu_t_jumpnv_nt_r9_2 unimpl

:J4_cmplt_t_jumpnv_t J4_cmplt_t_jumpnv_t_Rt32 J4_cmplt_t_jumpnv_t_Ns8 J4_cmplt_t_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmplt_t_jumpnv_t_Rt32 & J4_cmplt_t_jumpnv_t_Ns8 & J4_cmplt_t_jumpnv_t_r9_2 & hasnew = 0                      unimpl

:J4_cmplt_t_jumpnv_t J4_cmplt_t_jumpnv_t_Rt32 "R"newreg".new" J4_cmplt_t_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmplt_t_jumpnv_t_Rt32 & J4_cmplt_t_jumpnv_t_Ns8 & J4_cmplt_t_jumpnv_t_r9_2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:J4_cmplt_t_jumpnv_nt J4_cmplt_t_jumpnv_nt_Rt32 J4_cmplt_t_jumpnv_nt_Ns8 J4_cmplt_t_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmplt_t_jumpnv_nt_Rt32 & J4_cmplt_t_jumpnv_nt_Ns8 & J4_cmplt_t_jumpnv_nt_r9_2 & hasnew = 0                      unimpl

:J4_cmplt_t_jumpnv_nt J4_cmplt_t_jumpnv_nt_Rt32 "R"newreg".new" J4_cmplt_t_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmplt_t_jumpnv_nt_Rt32 & J4_cmplt_t_jumpnv_nt_Ns8 & J4_cmplt_t_jumpnv_nt_r9_2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:J4_cmpltu_t_jumpnv_t J4_cmpltu_t_jumpnv_t_Rt32 J4_cmpltu_t_jumpnv_t_Ns8 J4_cmpltu_t_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpltu_t_jumpnv_t_Rt32 & J4_cmpltu_t_jumpnv_t_Ns8 & J4_cmpltu_t_jumpnv_t_r9_2 & hasnew = 0                      unimpl

:J4_cmpltu_t_jumpnv_t J4_cmpltu_t_jumpnv_t_Rt32 "R"newreg".new" J4_cmpltu_t_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpltu_t_jumpnv_t_Rt32 & J4_cmpltu_t_jumpnv_t_Ns8 & J4_cmpltu_t_jumpnv_t_r9_2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:J4_cmpltu_t_jumpnv_nt J4_cmpltu_t_jumpnv_nt_Rt32 J4_cmpltu_t_jumpnv_nt_Ns8 J4_cmpltu_t_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpltu_t_jumpnv_nt_Rt32 & J4_cmpltu_t_jumpnv_nt_Ns8 & J4_cmpltu_t_jumpnv_nt_r9_2 & hasnew = 0                      unimpl

:J4_cmpltu_t_jumpnv_nt J4_cmpltu_t_jumpnv_nt_Rt32 "R"newreg".new" J4_cmpltu_t_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpltu_t_jumpnv_nt_Rt32 & J4_cmpltu_t_jumpnv_nt_Ns8 & J4_cmpltu_t_jumpnv_nt_r9_2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:J4_cmpeq_f_jumpnv_t J4_cmpeq_f_jumpnv_t_Ns8 J4_cmpeq_f_jumpnv_t_Rt32 J4_cmpeq_f_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpeq_f_jumpnv_t_Ns8 & J4_cmpeq_f_jumpnv_t_Rt32 & J4_cmpeq_f_jumpnv_t_r9_2 unimpl

:J4_cmpeq_f_jumpnv_nt J4_cmpeq_f_jumpnv_nt_Ns8 J4_cmpeq_f_jumpnv_nt_Rt32 J4_cmpeq_f_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpeq_f_jumpnv_nt_Ns8 & J4_cmpeq_f_jumpnv_nt_Rt32 & J4_cmpeq_f_jumpnv_nt_r9_2 unimpl

:J4_cmpgt_f_jumpnv_t J4_cmpgt_f_jumpnv_t_Ns8 J4_cmpgt_f_jumpnv_t_Rt32 J4_cmpgt_f_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgt_f_jumpnv_t_Ns8 & J4_cmpgt_f_jumpnv_t_Rt32 & J4_cmpgt_f_jumpnv_t_r9_2 unimpl

:J4_cmpgt_f_jumpnv_nt J4_cmpgt_f_jumpnv_nt_Ns8 J4_cmpgt_f_jumpnv_nt_Rt32 J4_cmpgt_f_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgt_f_jumpnv_nt_Ns8 & J4_cmpgt_f_jumpnv_nt_Rt32 & J4_cmpgt_f_jumpnv_nt_r9_2 unimpl

:J4_cmpgtu_f_jumpnv_t J4_cmpgtu_f_jumpnv_t_Ns8 J4_cmpgtu_f_jumpnv_t_Rt32 J4_cmpgtu_f_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgtu_f_jumpnv_t_Ns8 & J4_cmpgtu_f_jumpnv_t_Rt32 & J4_cmpgtu_f_jumpnv_t_r9_2 unimpl

:J4_cmpgtu_f_jumpnv_nt J4_cmpgtu_f_jumpnv_nt_Ns8 J4_cmpgtu_f_jumpnv_nt_Rt32 J4_cmpgtu_f_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpgtu_f_jumpnv_nt_Ns8 & J4_cmpgtu_f_jumpnv_nt_Rt32 & J4_cmpgtu_f_jumpnv_nt_r9_2 unimpl

:J4_cmplt_f_jumpnv_t J4_cmplt_f_jumpnv_t_Rt32 J4_cmplt_f_jumpnv_t_Ns8 J4_cmplt_f_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmplt_f_jumpnv_t_Rt32 & J4_cmplt_f_jumpnv_t_Ns8 & J4_cmplt_f_jumpnv_t_r9_2 & hasnew = 0                      unimpl

:J4_cmplt_f_jumpnv_t J4_cmplt_f_jumpnv_t_Rt32 "R"newreg".new" J4_cmplt_f_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmplt_f_jumpnv_t_Rt32 & J4_cmplt_f_jumpnv_t_Ns8 & J4_cmplt_f_jumpnv_t_r9_2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:J4_cmplt_f_jumpnv_nt J4_cmplt_f_jumpnv_nt_Rt32 J4_cmplt_f_jumpnv_nt_Ns8 J4_cmplt_f_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmplt_f_jumpnv_nt_Rt32 & J4_cmplt_f_jumpnv_nt_Ns8 & J4_cmplt_f_jumpnv_nt_r9_2 & hasnew = 0                      unimpl

:J4_cmplt_f_jumpnv_nt J4_cmplt_f_jumpnv_nt_Rt32 "R"newreg".new" J4_cmplt_f_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmplt_f_jumpnv_nt_Rt32 & J4_cmplt_f_jumpnv_nt_Ns8 & J4_cmplt_f_jumpnv_nt_r9_2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:J4_cmpltu_f_jumpnv_t J4_cmpltu_f_jumpnv_t_Rt32 J4_cmpltu_f_jumpnv_t_Ns8 J4_cmpltu_f_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpltu_f_jumpnv_t_Rt32 & J4_cmpltu_f_jumpnv_t_Ns8 & J4_cmpltu_f_jumpnv_t_r9_2 & hasnew = 0                      unimpl

:J4_cmpltu_f_jumpnv_t J4_cmpltu_f_jumpnv_t_Rt32 "R"newreg".new" J4_cmpltu_f_jumpnv_t_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpltu_f_jumpnv_t_Rt32 & J4_cmpltu_f_jumpnv_t_Ns8 & J4_cmpltu_f_jumpnv_t_r9_2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:J4_cmpltu_f_jumpnv_nt J4_cmpltu_f_jumpnv_nt_Rt32 J4_cmpltu_f_jumpnv_nt_Ns8 J4_cmpltu_f_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpltu_f_jumpnv_nt_Rt32 & J4_cmpltu_f_jumpnv_nt_Ns8 & J4_cmpltu_f_jumpnv_nt_r9_2 & hasnew = 0                      unimpl

:J4_cmpltu_f_jumpnv_nt J4_cmpltu_f_jumpnv_nt_Rt32 "R"newreg".new" J4_cmpltu_f_jumpnv_nt_r9_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 0 & J4_cmpltu_f_jumpnv_nt_Rt32 & J4_cmpltu_f_jumpnv_nt_Ns8 & J4_cmpltu_f_jumpnv_nt_r9_2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:J2_call J2_call_r22_2 is Parse != 0b00 & subinsn = 0 & b0 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_call_r22_2 unimpl

:J2_callt J2_callt_Pu4 J2_callt_r15_2 is Parse != 0b00 & subinsn = 0 & b11 = 0 & b21 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_callt_Pu4 & J2_callt_r15_2 unimpl

:J2_callf J2_callf_Pu4 J2_callf_r15_2 is Parse != 0b00 & subinsn = 0 & b11 = 0 & b21 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_callf_Pu4 & J2_callf_r15_2 unimpl

:J2_callr J2_callr_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_callr_Rs32 unimpl

:J2_callrt J2_callrt_Pu4 J2_callrt_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_callrt_Pu4 & J2_callrt_Rs32 unimpl

:J2_callrf J2_callrf_Pu4 J2_callrf_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_callrf_Pu4 & J2_callrf_Rs32 unimpl

:J2_loop0r J2_loop0r_Rs32 J2_loop0r_r7_2 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_loop0r_Rs32 & J2_loop0r_r7_2 unimpl

:J2_loop1r J2_loop1r_Rs32 J2_loop1r_r7_2 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_loop1r_Rs32 & J2_loop1r_r7_2 unimpl

:J2_loop0i J2_loop0i_r7_2 J2_loop0i_U10 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_loop0i_r7_2 & J2_loop0i_U10 unimpl

:J2_loop1i J2_loop1i_r7_2 J2_loop1i_U10 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_loop1i_r7_2 & J2_loop1i_U10 unimpl

:J2_ploop1sr J2_ploop1sr_Rs32 J2_ploop1sr_r7_2 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_ploop1sr_Rs32 & J2_ploop1sr_r7_2 unimpl

:J2_ploop1si J2_ploop1si_r7_2 J2_ploop1si_U10 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_ploop1si_r7_2 & J2_ploop1si_U10 unimpl

:J2_ploop2sr J2_ploop2sr_Rs32 J2_ploop2sr_r7_2 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_ploop2sr_Rs32 & J2_ploop2sr_r7_2 unimpl

:J2_ploop2si J2_ploop2si_r7_2 J2_ploop2si_U10 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_ploop2si_r7_2 & J2_ploop2si_U10 unimpl

:J2_ploop3sr J2_ploop3sr_Rs32 J2_ploop3sr_r7_2 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_ploop3sr_Rs32 & J2_ploop3sr_r7_2 unimpl

:J2_ploop3si J2_ploop3si_r7_2 J2_ploop3si_U10 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_ploop3si_r7_2 & J2_ploop3si_U10 unimpl

:L2_loadrub_io L2_loadrub_io_Rd32 L2_loadrub_io_Rs32 L2_loadrub_io_s11_0 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrub_io_Rd32 & L2_loadrub_io_Rs32 & L2_loadrub_io_s11_0 unimpl

:L4_loadrub_ur L4_loadrub_ur_Rd32 L4_loadrub_ur_Rt32 L4_loadrub_ur_u2 L4_loadrub_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadrub_ur_Rd32 & L4_loadrub_ur_Rt32 & L4_loadrub_ur_u2 & L4_loadrub_ur_U6 unimpl

:L4_loadrub_ap L4_loadrub_ap_Rd32 L4_loadrub_ap_Re32 L4_loadrub_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadrub_ap_Rd32 & L4_loadrub_ap_Re32 & L4_loadrub_ap_U6 unimpl

:L2_loadrub_pr L2_loadrub_pr_Rd32 L2_loadrub_pr_Rx32 L2_loadrub_pr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrub_pr_Rd32 & L2_loadrub_pr_Rx32 & L2_loadrub_pr_Mu2 unimpl

:L2_loadrub_pbr L2_loadrub_pbr_Rd32 L2_loadrub_pbr_Rx32 L2_loadrub_pbr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrub_pbr_Rd32 & L2_loadrub_pbr_Rx32 & L2_loadrub_pbr_Mu2 unimpl

:L2_loadrub_pi L2_loadrub_pi_Rd32 L2_loadrub_pi_Rx32 L2_loadrub_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrub_pi_Rd32 & L2_loadrub_pi_Rx32 & L2_loadrub_pi_s4_0 unimpl

:L2_loadrub_pci L2_loadrub_pci_Rd32 L2_loadrub_pci_Rx32 L2_loadrub_pci_Mu2 L2_loadrub_pci_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrub_pci_Rd32 & L2_loadrub_pci_Rx32 & L2_loadrub_pci_Mu2 & L2_loadrub_pci_s4_0 unimpl

:L2_loadrub_pcr L2_loadrub_pcr_Rd32 L2_loadrub_pcr_Rx32 L2_loadrub_pcr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrub_pcr_Rd32 & L2_loadrub_pcr_Rx32 & L2_loadrub_pcr_Mu2 unimpl

:L2_loadrb_io L2_loadrb_io_Rd32 L2_loadrb_io_Rs32 L2_loadrb_io_s11_0 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrb_io_Rd32 & L2_loadrb_io_Rs32 & L2_loadrb_io_s11_0 {
  local EA:4;
  EA = (L2_loadrb_io_Rs32) + (L2_loadrb_io_s11_0);
  L2_loadrb_io_Rd32 = *:1 EA;
}

:L4_loadrb_ur L4_loadrb_ur_Rd32 L4_loadrb_ur_Rt32 L4_loadrb_ur_u2 L4_loadrb_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadrb_ur_Rd32 & L4_loadrb_ur_Rt32 & L4_loadrb_ur_u2 & L4_loadrb_ur_U6 unimpl

:L4_loadrb_ap L4_loadrb_ap_Rd32 L4_loadrb_ap_Re32 L4_loadrb_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadrb_ap_Rd32 & L4_loadrb_ap_Re32 & L4_loadrb_ap_U6 unimpl

:L2_loadrb_pr L2_loadrb_pr_Rd32 L2_loadrb_pr_Rx32 L2_loadrb_pr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrb_pr_Rd32 & L2_loadrb_pr_Rx32 & L2_loadrb_pr_Mu2 unimpl

:L2_loadrb_pbr L2_loadrb_pbr_Rd32 L2_loadrb_pbr_Rx32 L2_loadrb_pbr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrb_pbr_Rd32 & L2_loadrb_pbr_Rx32 & L2_loadrb_pbr_Mu2 unimpl

:L2_loadrb_pi L2_loadrb_pi_Rd32 L2_loadrb_pi_Rx32 L2_loadrb_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrb_pi_Rd32 & L2_loadrb_pi_Rx32 & L2_loadrb_pi_s4_0 unimpl

:L2_loadrb_pci L2_loadrb_pci_Rd32 L2_loadrb_pci_Rx32 L2_loadrb_pci_Mu2 L2_loadrb_pci_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrb_pci_Rd32 & L2_loadrb_pci_Rx32 & L2_loadrb_pci_Mu2 & L2_loadrb_pci_s4_0 unimpl

:L2_loadrb_pcr L2_loadrb_pcr_Rd32 L2_loadrb_pcr_Rx32 L2_loadrb_pcr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrb_pcr_Rd32 & L2_loadrb_pcr_Rx32 & L2_loadrb_pcr_Mu2 unimpl

:L2_loadruh_io L2_loadruh_io_Rd32 L2_loadruh_io_Rs32 L2_loadruh_io_s11_1 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadruh_io_Rd32 & L2_loadruh_io_Rs32 & L2_loadruh_io_s11_1 unimpl

:L4_loadruh_ur L4_loadruh_ur_Rd32 L4_loadruh_ur_Rt32 L4_loadruh_ur_u2 L4_loadruh_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadruh_ur_Rd32 & L4_loadruh_ur_Rt32 & L4_loadruh_ur_u2 & L4_loadruh_ur_U6 unimpl

:L4_loadruh_ap L4_loadruh_ap_Rd32 L4_loadruh_ap_Re32 L4_loadruh_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadruh_ap_Rd32 & L4_loadruh_ap_Re32 & L4_loadruh_ap_U6 unimpl

:L2_loadruh_pr L2_loadruh_pr_Rd32 L2_loadruh_pr_Rx32 L2_loadruh_pr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadruh_pr_Rd32 & L2_loadruh_pr_Rx32 & L2_loadruh_pr_Mu2 unimpl

:L2_loadruh_pbr L2_loadruh_pbr_Rd32 L2_loadruh_pbr_Rx32 L2_loadruh_pbr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadruh_pbr_Rd32 & L2_loadruh_pbr_Rx32 & L2_loadruh_pbr_Mu2 unimpl

:L2_loadruh_pi L2_loadruh_pi_Rd32 L2_loadruh_pi_Rx32 L2_loadruh_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadruh_pi_Rd32 & L2_loadruh_pi_Rx32 & L2_loadruh_pi_s4_1 unimpl

:L2_loadruh_pci L2_loadruh_pci_Rd32 L2_loadruh_pci_Rx32 L2_loadruh_pci_Mu2 L2_loadruh_pci_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadruh_pci_Rd32 & L2_loadruh_pci_Rx32 & L2_loadruh_pci_Mu2 & L2_loadruh_pci_s4_1 unimpl

:L2_loadruh_pcr L2_loadruh_pcr_Rd32 L2_loadruh_pcr_Rx32 L2_loadruh_pcr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadruh_pcr_Rd32 & L2_loadruh_pcr_Rx32 & L2_loadruh_pcr_Mu2 unimpl

:L2_loadrh_io L2_loadrh_io_Rd32 L2_loadrh_io_Rs32 L2_loadrh_io_s11_1 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrh_io_Rd32 & L2_loadrh_io_Rs32 & L2_loadrh_io_s11_1 unimpl

:L4_loadrh_ur L4_loadrh_ur_Rd32 L4_loadrh_ur_Rt32 L4_loadrh_ur_u2 L4_loadrh_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadrh_ur_Rd32 & L4_loadrh_ur_Rt32 & L4_loadrh_ur_u2 & L4_loadrh_ur_U6 unimpl

:L4_loadrh_ap L4_loadrh_ap_Rd32 L4_loadrh_ap_Re32 L4_loadrh_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadrh_ap_Rd32 & L4_loadrh_ap_Re32 & L4_loadrh_ap_U6 unimpl

:L2_loadrh_pr L2_loadrh_pr_Rd32 L2_loadrh_pr_Rx32 L2_loadrh_pr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrh_pr_Rd32 & L2_loadrh_pr_Rx32 & L2_loadrh_pr_Mu2 unimpl

:L2_loadrh_pbr L2_loadrh_pbr_Rd32 L2_loadrh_pbr_Rx32 L2_loadrh_pbr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrh_pbr_Rd32 & L2_loadrh_pbr_Rx32 & L2_loadrh_pbr_Mu2 unimpl

:L2_loadrh_pi L2_loadrh_pi_Rd32 L2_loadrh_pi_Rx32 L2_loadrh_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrh_pi_Rd32 & L2_loadrh_pi_Rx32 & L2_loadrh_pi_s4_1 unimpl

:L2_loadrh_pci L2_loadrh_pci_Rd32 L2_loadrh_pci_Rx32 L2_loadrh_pci_Mu2 L2_loadrh_pci_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrh_pci_Rd32 & L2_loadrh_pci_Rx32 & L2_loadrh_pci_Mu2 & L2_loadrh_pci_s4_1 unimpl

:L2_loadrh_pcr L2_loadrh_pcr_Rd32 L2_loadrh_pcr_Rx32 L2_loadrh_pcr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrh_pcr_Rd32 & L2_loadrh_pcr_Rx32 & L2_loadrh_pcr_Mu2 unimpl

:L2_loadri_io L2_loadri_io_Rd32 L2_loadri_io_Rs32 L2_loadri_io_s11_2 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadri_io_Rd32 & L2_loadri_io_Rs32 & L2_loadri_io_s11_2 unimpl

:L4_loadri_ur L4_loadri_ur_Rd32 L4_loadri_ur_Rt32 L4_loadri_ur_u2 L4_loadri_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadri_ur_Rd32 & L4_loadri_ur_Rt32 & L4_loadri_ur_u2 & L4_loadri_ur_U6 unimpl

:L4_loadri_ap L4_loadri_ap_Rd32 L4_loadri_ap_Re32 L4_loadri_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadri_ap_Rd32 & L4_loadri_ap_Re32 & L4_loadri_ap_U6 unimpl

:L2_loadri_pr L2_loadri_pr_Rd32 L2_loadri_pr_Rx32 L2_loadri_pr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadri_pr_Rd32 & L2_loadri_pr_Rx32 & L2_loadri_pr_Mu2 unimpl

:L2_loadri_pbr L2_loadri_pbr_Rd32 L2_loadri_pbr_Rx32 L2_loadri_pbr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadri_pbr_Rd32 & L2_loadri_pbr_Rx32 & L2_loadri_pbr_Mu2 unimpl

:L2_loadri_pi L2_loadri_pi_Rd32 L2_loadri_pi_Rx32 L2_loadri_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadri_pi_Rd32 & L2_loadri_pi_Rx32 & L2_loadri_pi_s4_2 unimpl

:L2_loadri_pci L2_loadri_pci_Rd32 L2_loadri_pci_Rx32 L2_loadri_pci_Mu2 L2_loadri_pci_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadri_pci_Rd32 & L2_loadri_pci_Rx32 & L2_loadri_pci_Mu2 & L2_loadri_pci_s4_2 unimpl

:L2_loadri_pcr L2_loadri_pcr_Rd32 L2_loadri_pcr_Rx32 L2_loadri_pcr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadri_pcr_Rd32 & L2_loadri_pcr_Rx32 & L2_loadri_pcr_Mu2 unimpl

:L2_loadrd_io L2_loadrd_io_Rdd32 L2_loadrd_io_Rs32 L2_loadrd_io_s11_3 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrd_io_Rdd32 & L2_loadrd_io_Rs32 & L2_loadrd_io_s11_3 unimpl

:L4_loadrd_ur L4_loadrd_ur_Rdd32 L4_loadrd_ur_Rt32 L4_loadrd_ur_u2 L4_loadrd_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadrd_ur_Rdd32 & L4_loadrd_ur_Rt32 & L4_loadrd_ur_u2 & L4_loadrd_ur_U6 unimpl

:L4_loadrd_ap L4_loadrd_ap_Rdd32 L4_loadrd_ap_Re32 L4_loadrd_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadrd_ap_Rdd32 & L4_loadrd_ap_Re32 & L4_loadrd_ap_U6 unimpl

:L2_loadrd_pr L2_loadrd_pr_Rdd32 L2_loadrd_pr_Rx32 L2_loadrd_pr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrd_pr_Rdd32 & L2_loadrd_pr_Rx32 & L2_loadrd_pr_Mu2 unimpl

:L2_loadrd_pbr L2_loadrd_pbr_Rdd32 L2_loadrd_pbr_Rx32 L2_loadrd_pbr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrd_pbr_Rdd32 & L2_loadrd_pbr_Rx32 & L2_loadrd_pbr_Mu2 unimpl

:L2_loadrd_pi L2_loadrd_pi_Rdd32 L2_loadrd_pi_Rx32 L2_loadrd_pi_s4_3 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrd_pi_Rdd32 & L2_loadrd_pi_Rx32 & L2_loadrd_pi_s4_3 unimpl

:L2_loadrd_pci L2_loadrd_pci_Rdd32 L2_loadrd_pci_Rx32 L2_loadrd_pci_Mu2 L2_loadrd_pci_s4_3 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrd_pci_Rdd32 & L2_loadrd_pci_Rx32 & L2_loadrd_pci_Mu2 & L2_loadrd_pci_s4_3 unimpl

:L2_loadrd_pcr L2_loadrd_pcr_Rdd32 L2_loadrd_pcr_Rx32 L2_loadrd_pcr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrd_pcr_Rdd32 & L2_loadrd_pcr_Rx32 & L2_loadrd_pcr_Mu2 unimpl

:L2_loadbzw2_io L2_loadbzw2_io_Rd32 L2_loadbzw2_io_Rs32 L2_loadbzw2_io_s11_1 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw2_io_Rd32 & L2_loadbzw2_io_Rs32 & L2_loadbzw2_io_s11_1 unimpl

:L4_loadbzw2_ur L4_loadbzw2_ur_Rd32 L4_loadbzw2_ur_Rt32 L4_loadbzw2_ur_u2 L4_loadbzw2_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadbzw2_ur_Rd32 & L4_loadbzw2_ur_Rt32 & L4_loadbzw2_ur_u2 & L4_loadbzw2_ur_U6 unimpl

:L4_loadbzw2_ap L4_loadbzw2_ap_Rd32 L4_loadbzw2_ap_Re32 L4_loadbzw2_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadbzw2_ap_Rd32 & L4_loadbzw2_ap_Re32 & L4_loadbzw2_ap_U6 unimpl

:L2_loadbzw2_pr L2_loadbzw2_pr_Rd32 L2_loadbzw2_pr_Rx32 L2_loadbzw2_pr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw2_pr_Rd32 & L2_loadbzw2_pr_Rx32 & L2_loadbzw2_pr_Mu2 unimpl

:L2_loadbzw2_pbr L2_loadbzw2_pbr_Rd32 L2_loadbzw2_pbr_Rx32 L2_loadbzw2_pbr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw2_pbr_Rd32 & L2_loadbzw2_pbr_Rx32 & L2_loadbzw2_pbr_Mu2 unimpl

:L2_loadbzw2_pi L2_loadbzw2_pi_Rd32 L2_loadbzw2_pi_Rx32 L2_loadbzw2_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw2_pi_Rd32 & L2_loadbzw2_pi_Rx32 & L2_loadbzw2_pi_s4_1 unimpl

:L2_loadbzw2_pci L2_loadbzw2_pci_Rd32 L2_loadbzw2_pci_Rx32 L2_loadbzw2_pci_Mu2 L2_loadbzw2_pci_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw2_pci_Rd32 & L2_loadbzw2_pci_Rx32 & L2_loadbzw2_pci_Mu2 & L2_loadbzw2_pci_s4_1 unimpl

:L2_loadbzw2_pcr L2_loadbzw2_pcr_Rd32 L2_loadbzw2_pcr_Rx32 L2_loadbzw2_pcr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw2_pcr_Rd32 & L2_loadbzw2_pcr_Rx32 & L2_loadbzw2_pcr_Mu2 unimpl

:L2_loadbzw4_io L2_loadbzw4_io_Rdd32 L2_loadbzw4_io_Rs32 L2_loadbzw4_io_s11_2 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw4_io_Rdd32 & L2_loadbzw4_io_Rs32 & L2_loadbzw4_io_s11_2 unimpl

:L4_loadbzw4_ur L4_loadbzw4_ur_Rdd32 L4_loadbzw4_ur_Rt32 L4_loadbzw4_ur_u2 L4_loadbzw4_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadbzw4_ur_Rdd32 & L4_loadbzw4_ur_Rt32 & L4_loadbzw4_ur_u2 & L4_loadbzw4_ur_U6 unimpl

:L4_loadbzw4_ap L4_loadbzw4_ap_Rdd32 L4_loadbzw4_ap_Re32 L4_loadbzw4_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadbzw4_ap_Rdd32 & L4_loadbzw4_ap_Re32 & L4_loadbzw4_ap_U6 unimpl

:L2_loadbzw4_pr L2_loadbzw4_pr_Rdd32 L2_loadbzw4_pr_Rx32 L2_loadbzw4_pr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw4_pr_Rdd32 & L2_loadbzw4_pr_Rx32 & L2_loadbzw4_pr_Mu2 unimpl

:L2_loadbzw4_pbr L2_loadbzw4_pbr_Rdd32 L2_loadbzw4_pbr_Rx32 L2_loadbzw4_pbr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw4_pbr_Rdd32 & L2_loadbzw4_pbr_Rx32 & L2_loadbzw4_pbr_Mu2 unimpl

:L2_loadbzw4_pi L2_loadbzw4_pi_Rdd32 L2_loadbzw4_pi_Rx32 L2_loadbzw4_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw4_pi_Rdd32 & L2_loadbzw4_pi_Rx32 & L2_loadbzw4_pi_s4_2 unimpl

:L2_loadbzw4_pci L2_loadbzw4_pci_Rdd32 L2_loadbzw4_pci_Rx32 L2_loadbzw4_pci_Mu2 L2_loadbzw4_pci_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw4_pci_Rdd32 & L2_loadbzw4_pci_Rx32 & L2_loadbzw4_pci_Mu2 & L2_loadbzw4_pci_s4_2 unimpl

:L2_loadbzw4_pcr L2_loadbzw4_pcr_Rdd32 L2_loadbzw4_pcr_Rx32 L2_loadbzw4_pcr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw4_pcr_Rdd32 & L2_loadbzw4_pcr_Rx32 & L2_loadbzw4_pcr_Mu2 unimpl

:L2_loadbsw2_io L2_loadbsw2_io_Rd32 L2_loadbsw2_io_Rs32 L2_loadbsw2_io_s11_1 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw2_io_Rd32 & L2_loadbsw2_io_Rs32 & L2_loadbsw2_io_s11_1 unimpl

:L4_loadbsw2_ur L4_loadbsw2_ur_Rd32 L4_loadbsw2_ur_Rt32 L4_loadbsw2_ur_u2 L4_loadbsw2_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadbsw2_ur_Rd32 & L4_loadbsw2_ur_Rt32 & L4_loadbsw2_ur_u2 & L4_loadbsw2_ur_U6 unimpl

:L4_loadbsw2_ap L4_loadbsw2_ap_Rd32 L4_loadbsw2_ap_Re32 L4_loadbsw2_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadbsw2_ap_Rd32 & L4_loadbsw2_ap_Re32 & L4_loadbsw2_ap_U6 unimpl

:L2_loadbsw2_pr L2_loadbsw2_pr_Rd32 L2_loadbsw2_pr_Rx32 L2_loadbsw2_pr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw2_pr_Rd32 & L2_loadbsw2_pr_Rx32 & L2_loadbsw2_pr_Mu2 unimpl

:L2_loadbsw2_pbr L2_loadbsw2_pbr_Rd32 L2_loadbsw2_pbr_Rx32 L2_loadbsw2_pbr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw2_pbr_Rd32 & L2_loadbsw2_pbr_Rx32 & L2_loadbsw2_pbr_Mu2 unimpl

:L2_loadbsw2_pi L2_loadbsw2_pi_Rd32 L2_loadbsw2_pi_Rx32 L2_loadbsw2_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw2_pi_Rd32 & L2_loadbsw2_pi_Rx32 & L2_loadbsw2_pi_s4_1 unimpl

:L2_loadbsw2_pci L2_loadbsw2_pci_Rd32 L2_loadbsw2_pci_Rx32 L2_loadbsw2_pci_Mu2 L2_loadbsw2_pci_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw2_pci_Rd32 & L2_loadbsw2_pci_Rx32 & L2_loadbsw2_pci_Mu2 & L2_loadbsw2_pci_s4_1 unimpl

:L2_loadbsw2_pcr L2_loadbsw2_pcr_Rd32 L2_loadbsw2_pcr_Rx32 L2_loadbsw2_pcr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw2_pcr_Rd32 & L2_loadbsw2_pcr_Rx32 & L2_loadbsw2_pcr_Mu2 unimpl

:L2_loadbsw4_io L2_loadbsw4_io_Rdd32 L2_loadbsw4_io_Rs32 L2_loadbsw4_io_s11_2 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw4_io_Rdd32 & L2_loadbsw4_io_Rs32 & L2_loadbsw4_io_s11_2 unimpl

:L4_loadbsw4_ur L4_loadbsw4_ur_Rdd32 L4_loadbsw4_ur_Rt32 L4_loadbsw4_ur_u2 L4_loadbsw4_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadbsw4_ur_Rdd32 & L4_loadbsw4_ur_Rt32 & L4_loadbsw4_ur_u2 & L4_loadbsw4_ur_U6 unimpl

:L4_loadbsw4_ap L4_loadbsw4_ap_Rdd32 L4_loadbsw4_ap_Re32 L4_loadbsw4_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadbsw4_ap_Rdd32 & L4_loadbsw4_ap_Re32 & L4_loadbsw4_ap_U6 unimpl

:L2_loadbsw4_pr L2_loadbsw4_pr_Rdd32 L2_loadbsw4_pr_Rx32 L2_loadbsw4_pr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw4_pr_Rdd32 & L2_loadbsw4_pr_Rx32 & L2_loadbsw4_pr_Mu2 unimpl

:L2_loadbsw4_pbr L2_loadbsw4_pbr_Rdd32 L2_loadbsw4_pbr_Rx32 L2_loadbsw4_pbr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw4_pbr_Rdd32 & L2_loadbsw4_pbr_Rx32 & L2_loadbsw4_pbr_Mu2 unimpl

:L2_loadbsw4_pi L2_loadbsw4_pi_Rdd32 L2_loadbsw4_pi_Rx32 L2_loadbsw4_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw4_pi_Rdd32 & L2_loadbsw4_pi_Rx32 & L2_loadbsw4_pi_s4_2 unimpl

:L2_loadbsw4_pci L2_loadbsw4_pci_Rdd32 L2_loadbsw4_pci_Rx32 L2_loadbsw4_pci_Mu2 L2_loadbsw4_pci_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw4_pci_Rdd32 & L2_loadbsw4_pci_Rx32 & L2_loadbsw4_pci_Mu2 & L2_loadbsw4_pci_s4_2 unimpl

:L2_loadbsw4_pcr L2_loadbsw4_pcr_Rdd32 L2_loadbsw4_pcr_Rx32 L2_loadbsw4_pcr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw4_pcr_Rdd32 & L2_loadbsw4_pcr_Rx32 & L2_loadbsw4_pcr_Mu2 unimpl

:L2_loadalignh_io L2_loadalignh_io_Ryy32 L2_loadalignh_io_Rs32 L2_loadalignh_io_s11_1 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignh_io_Ryy32 & L2_loadalignh_io_Rs32 & L2_loadalignh_io_s11_1 unimpl

:L4_loadalignh_ur L4_loadalignh_ur_Ryy32 L4_loadalignh_ur_Rt32 L4_loadalignh_ur_u2 L4_loadalignh_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadalignh_ur_Ryy32 & L4_loadalignh_ur_Rt32 & L4_loadalignh_ur_u2 & L4_loadalignh_ur_U6 unimpl

:L4_loadalignh_ap L4_loadalignh_ap_Ryy32 L4_loadalignh_ap_Re32 L4_loadalignh_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadalignh_ap_Ryy32 & L4_loadalignh_ap_Re32 & L4_loadalignh_ap_U6 unimpl

:L2_loadalignh_pr L2_loadalignh_pr_Ryy32 L2_loadalignh_pr_Rx32 L2_loadalignh_pr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignh_pr_Ryy32 & L2_loadalignh_pr_Rx32 & L2_loadalignh_pr_Mu2 unimpl

:L2_loadalignh_pbr L2_loadalignh_pbr_Ryy32 L2_loadalignh_pbr_Rx32 L2_loadalignh_pbr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignh_pbr_Ryy32 & L2_loadalignh_pbr_Rx32 & L2_loadalignh_pbr_Mu2 unimpl

:L2_loadalignh_pi L2_loadalignh_pi_Ryy32 L2_loadalignh_pi_Rx32 L2_loadalignh_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignh_pi_Ryy32 & L2_loadalignh_pi_Rx32 & L2_loadalignh_pi_s4_1 unimpl

:L2_loadalignh_pci L2_loadalignh_pci_Ryy32 L2_loadalignh_pci_Rx32 L2_loadalignh_pci_Mu2 L2_loadalignh_pci_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignh_pci_Ryy32 & L2_loadalignh_pci_Rx32 & L2_loadalignh_pci_Mu2 & L2_loadalignh_pci_s4_1 unimpl

:L2_loadalignh_pcr L2_loadalignh_pcr_Ryy32 L2_loadalignh_pcr_Rx32 L2_loadalignh_pcr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignh_pcr_Ryy32 & L2_loadalignh_pcr_Rx32 & L2_loadalignh_pcr_Mu2 unimpl

:L2_loadalignb_io L2_loadalignb_io_Ryy32 L2_loadalignb_io_Rs32 L2_loadalignb_io_s11_0 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignb_io_Ryy32 & L2_loadalignb_io_Rs32 & L2_loadalignb_io_s11_0 unimpl

:L4_loadalignb_ur L4_loadalignb_ur_Ryy32 L4_loadalignb_ur_Rt32 L4_loadalignb_ur_u2 L4_loadalignb_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadalignb_ur_Ryy32 & L4_loadalignb_ur_Rt32 & L4_loadalignb_ur_u2 & L4_loadalignb_ur_U6 unimpl

:L4_loadalignb_ap L4_loadalignb_ap_Ryy32 L4_loadalignb_ap_Re32 L4_loadalignb_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadalignb_ap_Ryy32 & L4_loadalignb_ap_Re32 & L4_loadalignb_ap_U6 unimpl

:L2_loadalignb_pr L2_loadalignb_pr_Ryy32 L2_loadalignb_pr_Rx32 L2_loadalignb_pr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignb_pr_Ryy32 & L2_loadalignb_pr_Rx32 & L2_loadalignb_pr_Mu2 unimpl

:L2_loadalignb_pbr L2_loadalignb_pbr_Ryy32 L2_loadalignb_pbr_Rx32 L2_loadalignb_pbr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignb_pbr_Ryy32 & L2_loadalignb_pbr_Rx32 & L2_loadalignb_pbr_Mu2 unimpl

:L2_loadalignb_pi L2_loadalignb_pi_Ryy32 L2_loadalignb_pi_Rx32 L2_loadalignb_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignb_pi_Ryy32 & L2_loadalignb_pi_Rx32 & L2_loadalignb_pi_s4_0 unimpl

:L2_loadalignb_pci L2_loadalignb_pci_Ryy32 L2_loadalignb_pci_Rx32 L2_loadalignb_pci_Mu2 L2_loadalignb_pci_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignb_pci_Ryy32 & L2_loadalignb_pci_Rx32 & L2_loadalignb_pci_Mu2 & L2_loadalignb_pci_s4_0 unimpl

:L2_loadalignb_pcr L2_loadalignb_pcr_Ryy32 L2_loadalignb_pcr_Rx32 L2_loadalignb_pcr_Mu2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignb_pcr_Ryy32 & L2_loadalignb_pcr_Rx32 & L2_loadalignb_pcr_Mu2 unimpl

:S2_storerb_io S2_storerb_io_Rs32 S2_storerb_io_Rt32 S2_storerb_io_s11_0 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerb_io_Rs32 & S2_storerb_io_Rt32 & S2_storerb_io_s11_0 unimpl

:S2_storerb_pi S2_storerb_pi_Rx32 S2_storerb_pi_Rt32 S2_storerb_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerb_pi_Rx32 & S2_storerb_pi_Rt32 & S2_storerb_pi_s4_0 unimpl

:S4_storerb_ap S4_storerb_ap_Re32 S4_storerb_ap_Rt32 S4_storerb_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerb_ap_Re32 & S4_storerb_ap_Rt32 & S4_storerb_ap_U6 unimpl

:S2_storerb_pr S2_storerb_pr_Rx32 S2_storerb_pr_Mu2 S2_storerb_pr_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerb_pr_Rx32 & S2_storerb_pr_Mu2 & S2_storerb_pr_Rt32 unimpl

:S4_storerb_ur S4_storerb_ur_Ru32 S4_storerb_ur_Rt32 S4_storerb_ur_u2 S4_storerb_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerb_ur_Ru32 & S4_storerb_ur_Rt32 & S4_storerb_ur_u2 & S4_storerb_ur_U6 unimpl

:S2_storerb_pbr S2_storerb_pbr_Rx32 S2_storerb_pbr_Mu2 S2_storerb_pbr_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerb_pbr_Rx32 & S2_storerb_pbr_Mu2 & S2_storerb_pbr_Rt32 unimpl

:S2_storerb_pci S2_storerb_pci_Rx32 S2_storerb_pci_Mu2 S2_storerb_pci_Rt32 S2_storerb_pci_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerb_pci_Rx32 & S2_storerb_pci_Mu2 & S2_storerb_pci_Rt32 & S2_storerb_pci_s4_0 unimpl

:S2_storerb_pcr S2_storerb_pcr_Rx32 S2_storerb_pcr_Mu2 S2_storerb_pcr_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerb_pcr_Rx32 & S2_storerb_pcr_Mu2 & S2_storerb_pcr_Rt32 unimpl

:S2_storerh_io S2_storerh_io_Rs32 S2_storerh_io_Rt32 S2_storerh_io_s11_1 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerh_io_Rs32 & S2_storerh_io_Rt32 & S2_storerh_io_s11_1 unimpl

:S2_storerh_pi S2_storerh_pi_Rx32 S2_storerh_pi_Rt32 S2_storerh_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerh_pi_Rx32 & S2_storerh_pi_Rt32 & S2_storerh_pi_s4_1 unimpl

:S4_storerh_ap S4_storerh_ap_Re32 S4_storerh_ap_Rt32 S4_storerh_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerh_ap_Re32 & S4_storerh_ap_Rt32 & S4_storerh_ap_U6 unimpl

:S2_storerh_pr S2_storerh_pr_Rx32 S2_storerh_pr_Mu2 S2_storerh_pr_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerh_pr_Rx32 & S2_storerh_pr_Mu2 & S2_storerh_pr_Rt32 unimpl

:S4_storerh_ur S4_storerh_ur_Ru32 S4_storerh_ur_Rt32 S4_storerh_ur_u2 S4_storerh_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerh_ur_Ru32 & S4_storerh_ur_Rt32 & S4_storerh_ur_u2 & S4_storerh_ur_U6 unimpl

:S2_storerh_pbr S2_storerh_pbr_Rx32 S2_storerh_pbr_Mu2 S2_storerh_pbr_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerh_pbr_Rx32 & S2_storerh_pbr_Mu2 & S2_storerh_pbr_Rt32 unimpl

:S2_storerh_pci S2_storerh_pci_Rx32 S2_storerh_pci_Mu2 S2_storerh_pci_Rt32 S2_storerh_pci_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerh_pci_Rx32 & S2_storerh_pci_Mu2 & S2_storerh_pci_Rt32 & S2_storerh_pci_s4_1 unimpl

:S2_storerh_pcr S2_storerh_pcr_Rx32 S2_storerh_pcr_Mu2 S2_storerh_pcr_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerh_pcr_Rx32 & S2_storerh_pcr_Mu2 & S2_storerh_pcr_Rt32 unimpl

:S2_storerf_io S2_storerf_io_Rs32 S2_storerf_io_Rt32 S2_storerf_io_s11_1 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerf_io_Rs32 & S2_storerf_io_Rt32 & S2_storerf_io_s11_1 unimpl

:S2_storerf_pi S2_storerf_pi_Rx32 S2_storerf_pi_Rt32 S2_storerf_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerf_pi_Rx32 & S2_storerf_pi_Rt32 & S2_storerf_pi_s4_1 unimpl

:S4_storerf_ap S4_storerf_ap_Re32 S4_storerf_ap_Rt32 S4_storerf_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerf_ap_Re32 & S4_storerf_ap_Rt32 & S4_storerf_ap_U6 unimpl

:S2_storerf_pr S2_storerf_pr_Rx32 S2_storerf_pr_Mu2 S2_storerf_pr_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerf_pr_Rx32 & S2_storerf_pr_Mu2 & S2_storerf_pr_Rt32 unimpl

:S4_storerf_ur S4_storerf_ur_Ru32 S4_storerf_ur_Rt32 S4_storerf_ur_u2 S4_storerf_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerf_ur_Ru32 & S4_storerf_ur_Rt32 & S4_storerf_ur_u2 & S4_storerf_ur_U6 unimpl

:S2_storerf_pbr S2_storerf_pbr_Rx32 S2_storerf_pbr_Mu2 S2_storerf_pbr_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerf_pbr_Rx32 & S2_storerf_pbr_Mu2 & S2_storerf_pbr_Rt32 unimpl

:S2_storerf_pci S2_storerf_pci_Rx32 S2_storerf_pci_Mu2 S2_storerf_pci_Rt32 S2_storerf_pci_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerf_pci_Rx32 & S2_storerf_pci_Mu2 & S2_storerf_pci_Rt32 & S2_storerf_pci_s4_1 unimpl

:S2_storerf_pcr S2_storerf_pcr_Rx32 S2_storerf_pcr_Mu2 S2_storerf_pcr_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerf_pcr_Rx32 & S2_storerf_pcr_Mu2 & S2_storerf_pcr_Rt32 unimpl

:S2_storeri_io S2_storeri_io_Rs32 S2_storeri_io_Rt32 S2_storeri_io_s11_2 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storeri_io_Rs32 & S2_storeri_io_Rt32 & S2_storeri_io_s11_2 unimpl

:S2_storeri_pi S2_storeri_pi_Rx32 S2_storeri_pi_Rt32 S2_storeri_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storeri_pi_Rx32 & S2_storeri_pi_Rt32 & S2_storeri_pi_s4_2 unimpl

:S4_storeri_ap S4_storeri_ap_Re32 S4_storeri_ap_Rt32 S4_storeri_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storeri_ap_Re32 & S4_storeri_ap_Rt32 & S4_storeri_ap_U6 unimpl

:S2_storeri_pr S2_storeri_pr_Rx32 S2_storeri_pr_Mu2 S2_storeri_pr_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storeri_pr_Rx32 & S2_storeri_pr_Mu2 & S2_storeri_pr_Rt32 unimpl

:S4_storeri_ur S4_storeri_ur_Ru32 S4_storeri_ur_Rt32 S4_storeri_ur_u2 S4_storeri_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storeri_ur_Ru32 & S4_storeri_ur_Rt32 & S4_storeri_ur_u2 & S4_storeri_ur_U6 unimpl

:S2_storeri_pbr S2_storeri_pbr_Rx32 S2_storeri_pbr_Mu2 S2_storeri_pbr_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storeri_pbr_Rx32 & S2_storeri_pbr_Mu2 & S2_storeri_pbr_Rt32 unimpl

:S2_storeri_pci S2_storeri_pci_Rx32 S2_storeri_pci_Mu2 S2_storeri_pci_Rt32 S2_storeri_pci_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storeri_pci_Rx32 & S2_storeri_pci_Mu2 & S2_storeri_pci_Rt32 & S2_storeri_pci_s4_2 unimpl

:S2_storeri_pcr S2_storeri_pcr_Rx32 S2_storeri_pcr_Mu2 S2_storeri_pcr_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storeri_pcr_Rx32 & S2_storeri_pcr_Mu2 & S2_storeri_pcr_Rt32 unimpl

:S2_storerd_io S2_storerd_io_Rs32 S2_storerd_io_Rtt32 S2_storerd_io_s11_3 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerd_io_Rs32 & S2_storerd_io_Rtt32 & S2_storerd_io_s11_3 unimpl

:S2_storerd_pi S2_storerd_pi_Rx32 S2_storerd_pi_Rtt32 S2_storerd_pi_s4_3 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerd_pi_Rx32 & S2_storerd_pi_Rtt32 & S2_storerd_pi_s4_3 unimpl

:S4_storerd_ap S4_storerd_ap_Re32 S4_storerd_ap_Rtt32 S4_storerd_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerd_ap_Re32 & S4_storerd_ap_Rtt32 & S4_storerd_ap_U6 unimpl

:S2_storerd_pr S2_storerd_pr_Rx32 S2_storerd_pr_Mu2 S2_storerd_pr_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerd_pr_Rx32 & S2_storerd_pr_Mu2 & S2_storerd_pr_Rtt32 unimpl

:S4_storerd_ur S4_storerd_ur_Ru32 S4_storerd_ur_Rtt32 S4_storerd_ur_u2 S4_storerd_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerd_ur_Ru32 & S4_storerd_ur_Rtt32 & S4_storerd_ur_u2 & S4_storerd_ur_U6 unimpl

:S2_storerd_pbr S2_storerd_pbr_Rx32 S2_storerd_pbr_Mu2 S2_storerd_pbr_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerd_pbr_Rx32 & S2_storerd_pbr_Mu2 & S2_storerd_pbr_Rtt32 unimpl

:S2_storerd_pci S2_storerd_pci_Rx32 S2_storerd_pci_Mu2 S2_storerd_pci_Rtt32 S2_storerd_pci_s4_3 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerd_pci_Rx32 & S2_storerd_pci_Mu2 & S2_storerd_pci_Rtt32 & S2_storerd_pci_s4_3 unimpl

:S2_storerd_pcr S2_storerd_pcr_Rx32 S2_storerd_pcr_Mu2 S2_storerd_pcr_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerd_pcr_Rx32 & S2_storerd_pcr_Mu2 & S2_storerd_pcr_Rtt32 unimpl

:S2_storerinew_io S2_storerinew_io_Rs32 S2_storerinew_io_Nt8 S2_storerinew_io_s11_2 is Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_io_Rs32 & S2_storerinew_io_Nt8 & S2_storerinew_io_s11_2 & hasnew = 0                      unimpl

:S2_storerinew_io S2_storerinew_io_Rs32 "R"newreg".new" S2_storerinew_io_s11_2 is Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_io_Rs32 & S2_storerinew_io_Nt8 & S2_storerinew_io_s11_2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_storerinew_pi S2_storerinew_pi_Rx32 S2_storerinew_pi_Nt8 S2_storerinew_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pi_Rx32 & S2_storerinew_pi_Nt8 & S2_storerinew_pi_s4_2 & hasnew = 0                      unimpl

:S2_storerinew_pi S2_storerinew_pi_Rx32 "R"newreg".new" S2_storerinew_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pi_Rx32 & S2_storerinew_pi_Nt8 & S2_storerinew_pi_s4_2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_storerinew_ap S4_storerinew_ap_Re32 S4_storerinew_ap_Nt8 S4_storerinew_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerinew_ap_Re32 & S4_storerinew_ap_Nt8 & S4_storerinew_ap_U6 & hasnew = 0                      unimpl

:S4_storerinew_ap S4_storerinew_ap_Re32 "R"newreg".new" S4_storerinew_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerinew_ap_Re32 & S4_storerinew_ap_Nt8 & S4_storerinew_ap_U6 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_storerinew_pr S2_storerinew_pr_Rx32 S2_storerinew_pr_Mu2 S2_storerinew_pr_Nt8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pr_Rx32 & S2_storerinew_pr_Mu2 & S2_storerinew_pr_Nt8 & hasnew = 0                      unimpl

:S2_storerinew_pr S2_storerinew_pr_Rx32 S2_storerinew_pr_Mu2 "R"newreg".new" is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pr_Rx32 & S2_storerinew_pr_Mu2 & S2_storerinew_pr_Nt8 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_storerinew_ur S4_storerinew_ur_Ru32 S4_storerinew_ur_Nt8 S4_storerinew_ur_u2 S4_storerinew_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerinew_ur_Ru32 & S4_storerinew_ur_Nt8 & S4_storerinew_ur_u2 & S4_storerinew_ur_U6 & hasnew = 0                      unimpl

:S4_storerinew_ur S4_storerinew_ur_Ru32 "R"newreg".new" S4_storerinew_ur_u2 S4_storerinew_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerinew_ur_Ru32 & S4_storerinew_ur_Nt8 & S4_storerinew_ur_u2 & S4_storerinew_ur_U6 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_storerinew_pbr S2_storerinew_pbr_Rx32 S2_storerinew_pbr_Mu2 S2_storerinew_pbr_Nt8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pbr_Rx32 & S2_storerinew_pbr_Mu2 & S2_storerinew_pbr_Nt8 & hasnew = 0                      unimpl

:S2_storerinew_pbr S2_storerinew_pbr_Rx32 S2_storerinew_pbr_Mu2 "R"newreg".new" is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pbr_Rx32 & S2_storerinew_pbr_Mu2 & S2_storerinew_pbr_Nt8 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_storerinew_pci S2_storerinew_pci_Rx32 S2_storerinew_pci_Mu2 S2_storerinew_pci_Nt8 S2_storerinew_pci_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pci_Rx32 & S2_storerinew_pci_Mu2 & S2_storerinew_pci_Nt8 & S2_storerinew_pci_s4_2 & hasnew = 0                      unimpl

:S2_storerinew_pci S2_storerinew_pci_Rx32 S2_storerinew_pci_Mu2 "R"newreg".new" S2_storerinew_pci_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pci_Rx32 & S2_storerinew_pci_Mu2 & S2_storerinew_pci_Nt8 & S2_storerinew_pci_s4_2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_storerinew_pcr S2_storerinew_pcr_Rx32 S2_storerinew_pcr_Mu2 S2_storerinew_pcr_Nt8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pcr_Rx32 & S2_storerinew_pcr_Mu2 & S2_storerinew_pcr_Nt8 & hasnew = 0                      unimpl

:S2_storerinew_pcr S2_storerinew_pcr_Rx32 S2_storerinew_pcr_Mu2 "R"newreg".new" is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pcr_Rx32 & S2_storerinew_pcr_Mu2 & S2_storerinew_pcr_Nt8 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_storerbnew_io S2_storerbnew_io_Rs32 S2_storerbnew_io_Nt8 S2_storerbnew_io_s11_0 is Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_io_Rs32 & S2_storerbnew_io_Nt8 & S2_storerbnew_io_s11_0 & hasnew = 0                      unimpl

:S2_storerbnew_io S2_storerbnew_io_Rs32 "R"newreg".new" S2_storerbnew_io_s11_0 is Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_io_Rs32 & S2_storerbnew_io_Nt8 & S2_storerbnew_io_s11_0 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_storerbnew_pi S2_storerbnew_pi_Rx32 S2_storerbnew_pi_Nt8 S2_storerbnew_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pi_Rx32 & S2_storerbnew_pi_Nt8 & S2_storerbnew_pi_s4_0 & hasnew = 0                      unimpl

:S2_storerbnew_pi S2_storerbnew_pi_Rx32 "R"newreg".new" S2_storerbnew_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pi_Rx32 & S2_storerbnew_pi_Nt8 & S2_storerbnew_pi_s4_0 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_storerbnew_ap S4_storerbnew_ap_Re32 S4_storerbnew_ap_Nt8 S4_storerbnew_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerbnew_ap_Re32 & S4_storerbnew_ap_Nt8 & S4_storerbnew_ap_U6 & hasnew = 0                      unimpl

:S4_storerbnew_ap S4_storerbnew_ap_Re32 "R"newreg".new" S4_storerbnew_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerbnew_ap_Re32 & S4_storerbnew_ap_Nt8 & S4_storerbnew_ap_U6 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_storerbnew_pr S2_storerbnew_pr_Rx32 S2_storerbnew_pr_Mu2 S2_storerbnew_pr_Nt8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pr_Rx32 & S2_storerbnew_pr_Mu2 & S2_storerbnew_pr_Nt8 & hasnew = 0                      unimpl

:S2_storerbnew_pr S2_storerbnew_pr_Rx32 S2_storerbnew_pr_Mu2 "R"newreg".new" is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pr_Rx32 & S2_storerbnew_pr_Mu2 & S2_storerbnew_pr_Nt8 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_storerbnew_ur S4_storerbnew_ur_Ru32 S4_storerbnew_ur_Nt8 S4_storerbnew_ur_u2 S4_storerbnew_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerbnew_ur_Ru32 & S4_storerbnew_ur_Nt8 & S4_storerbnew_ur_u2 & S4_storerbnew_ur_U6 & hasnew = 0                      unimpl

:S4_storerbnew_ur S4_storerbnew_ur_Ru32 "R"newreg".new" S4_storerbnew_ur_u2 S4_storerbnew_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerbnew_ur_Ru32 & S4_storerbnew_ur_Nt8 & S4_storerbnew_ur_u2 & S4_storerbnew_ur_U6 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_storerbnew_pbr S2_storerbnew_pbr_Rx32 S2_storerbnew_pbr_Mu2 S2_storerbnew_pbr_Nt8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pbr_Rx32 & S2_storerbnew_pbr_Mu2 & S2_storerbnew_pbr_Nt8 & hasnew = 0                      unimpl

:S2_storerbnew_pbr S2_storerbnew_pbr_Rx32 S2_storerbnew_pbr_Mu2 "R"newreg".new" is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pbr_Rx32 & S2_storerbnew_pbr_Mu2 & S2_storerbnew_pbr_Nt8 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_storerbnew_pci S2_storerbnew_pci_Rx32 S2_storerbnew_pci_Mu2 S2_storerbnew_pci_Nt8 S2_storerbnew_pci_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pci_Rx32 & S2_storerbnew_pci_Mu2 & S2_storerbnew_pci_Nt8 & S2_storerbnew_pci_s4_0 & hasnew = 0                      unimpl

:S2_storerbnew_pci S2_storerbnew_pci_Rx32 S2_storerbnew_pci_Mu2 "R"newreg".new" S2_storerbnew_pci_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pci_Rx32 & S2_storerbnew_pci_Mu2 & S2_storerbnew_pci_Nt8 & S2_storerbnew_pci_s4_0 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_storerbnew_pcr S2_storerbnew_pcr_Rx32 S2_storerbnew_pcr_Mu2 S2_storerbnew_pcr_Nt8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pcr_Rx32 & S2_storerbnew_pcr_Mu2 & S2_storerbnew_pcr_Nt8 & hasnew = 0                      unimpl

:S2_storerbnew_pcr S2_storerbnew_pcr_Rx32 S2_storerbnew_pcr_Mu2 "R"newreg".new" is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pcr_Rx32 & S2_storerbnew_pcr_Mu2 & S2_storerbnew_pcr_Nt8 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_storerhnew_io S2_storerhnew_io_Rs32 S2_storerhnew_io_Nt8 S2_storerhnew_io_s11_1 is Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_io_Rs32 & S2_storerhnew_io_Nt8 & S2_storerhnew_io_s11_1 & hasnew = 0                      unimpl

:S2_storerhnew_io S2_storerhnew_io_Rs32 "R"newreg".new" S2_storerhnew_io_s11_1 is Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_io_Rs32 & S2_storerhnew_io_Nt8 & S2_storerhnew_io_s11_1 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_storerhnew_pi S2_storerhnew_pi_Rx32 S2_storerhnew_pi_Nt8 S2_storerhnew_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pi_Rx32 & S2_storerhnew_pi_Nt8 & S2_storerhnew_pi_s4_1 & hasnew = 0                      unimpl

:S2_storerhnew_pi S2_storerhnew_pi_Rx32 "R"newreg".new" S2_storerhnew_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pi_Rx32 & S2_storerhnew_pi_Nt8 & S2_storerhnew_pi_s4_1 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_storerhnew_ap S4_storerhnew_ap_Re32 S4_storerhnew_ap_Nt8 S4_storerhnew_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerhnew_ap_Re32 & S4_storerhnew_ap_Nt8 & S4_storerhnew_ap_U6 & hasnew = 0                      unimpl

:S4_storerhnew_ap S4_storerhnew_ap_Re32 "R"newreg".new" S4_storerhnew_ap_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerhnew_ap_Re32 & S4_storerhnew_ap_Nt8 & S4_storerhnew_ap_U6 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_storerhnew_pr S2_storerhnew_pr_Rx32 S2_storerhnew_pr_Mu2 S2_storerhnew_pr_Nt8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pr_Rx32 & S2_storerhnew_pr_Mu2 & S2_storerhnew_pr_Nt8 & hasnew = 0                      unimpl

:S2_storerhnew_pr S2_storerhnew_pr_Rx32 S2_storerhnew_pr_Mu2 "R"newreg".new" is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pr_Rx32 & S2_storerhnew_pr_Mu2 & S2_storerhnew_pr_Nt8 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_storerhnew_ur S4_storerhnew_ur_Ru32 S4_storerhnew_ur_Nt8 S4_storerhnew_ur_u2 S4_storerhnew_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerhnew_ur_Ru32 & S4_storerhnew_ur_Nt8 & S4_storerhnew_ur_u2 & S4_storerhnew_ur_U6 & hasnew = 0                      unimpl

:S4_storerhnew_ur S4_storerhnew_ur_Ru32 "R"newreg".new" S4_storerhnew_ur_u2 S4_storerhnew_ur_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerhnew_ur_Ru32 & S4_storerhnew_ur_Nt8 & S4_storerhnew_ur_u2 & S4_storerhnew_ur_U6 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_storerhnew_pbr S2_storerhnew_pbr_Rx32 S2_storerhnew_pbr_Mu2 S2_storerhnew_pbr_Nt8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pbr_Rx32 & S2_storerhnew_pbr_Mu2 & S2_storerhnew_pbr_Nt8 & hasnew = 0                      unimpl

:S2_storerhnew_pbr S2_storerhnew_pbr_Rx32 S2_storerhnew_pbr_Mu2 "R"newreg".new" is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pbr_Rx32 & S2_storerhnew_pbr_Mu2 & S2_storerhnew_pbr_Nt8 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_storerhnew_pci S2_storerhnew_pci_Rx32 S2_storerhnew_pci_Mu2 S2_storerhnew_pci_Nt8 S2_storerhnew_pci_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pci_Rx32 & S2_storerhnew_pci_Mu2 & S2_storerhnew_pci_Nt8 & S2_storerhnew_pci_s4_1 & hasnew = 0                      unimpl

:S2_storerhnew_pci S2_storerhnew_pci_Rx32 S2_storerhnew_pci_Mu2 "R"newreg".new" S2_storerhnew_pci_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pci_Rx32 & S2_storerhnew_pci_Mu2 & S2_storerhnew_pci_Nt8 & S2_storerhnew_pci_s4_1 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_storerhnew_pcr S2_storerhnew_pcr_Rx32 S2_storerhnew_pcr_Mu2 S2_storerhnew_pcr_Nt8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pcr_Rx32 & S2_storerhnew_pcr_Mu2 & S2_storerhnew_pcr_Nt8 & hasnew = 0                      unimpl

:S2_storerhnew_pcr S2_storerhnew_pcr_Rx32 S2_storerhnew_pcr_Mu2 "R"newreg".new" is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pcr_Rx32 & S2_storerhnew_pcr_Mu2 & S2_storerhnew_pcr_Nt8 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_allocframe S2_allocframe_Rx32 S2_allocframe_u11_3 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_allocframe_Rx32 & S2_allocframe_u11_3 {
  local EA:4;
  EA = (S2_allocframe_Rx32) + (- (8));
  *:8 EA = ((zext(R31) << 32) | zext(R30));
  R30 = EA;
  S2_allocframe_Rx32 = (EA) - (S2_allocframe_u11_3);
}

:L2_deallocframe L2_deallocframe_Rdd32 L2_deallocframe_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_deallocframe_Rdd32 & L2_deallocframe_Rs32 {
  local EA:4;
  EA = L2_deallocframe_Rs32;
  local tmp:8;
  tmp = *:8 EA;
  L2_deallocframe_Rdd32 = tmp;
  R29 = (EA) + (8);
}

:L4_return L4_return_Rdd32 L4_return_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_return_Rdd32 & L4_return_Rs32 {
  local EA:4;
  EA = L4_return_Rs32;
  local tmp:8;
  tmp = *:8 EA;
  L4_return_Rdd32 = tmp;
  R29 = (EA) + (8);
  local tmp0:8;
  local tmp1:4;
  tmp0 = (L4_return_Rdd32 >> 32);
  tmp1 = tmp0:4;
  return [tmp1];
}

:L4_return_t L4_return_t_Rdd32 L4_return_t_Pv4 L4_return_t_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_return_t_Rdd32 & L4_return_t_Pv4 & L4_return_t_Rs32 unimpl

:L4_return_f L4_return_f_Rdd32 L4_return_f_Pv4 L4_return_f_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_return_f_Rdd32 & L4_return_f_Pv4 & L4_return_f_Rs32 unimpl

:L4_return_tnew_pt L4_return_tnew_pt_Rdd32 L4_return_tnew_pt_Pv4 L4_return_tnew_pt_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 1 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_return_tnew_pt_Rdd32 & L4_return_tnew_pt_Pv4 & L4_return_tnew_pt_Rs32 unimpl

:L4_return_fnew_pt L4_return_fnew_pt_Rdd32 L4_return_fnew_pt_Pv4 L4_return_fnew_pt_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_return_fnew_pt_Rdd32 & L4_return_fnew_pt_Pv4 & L4_return_fnew_pt_Rs32 unimpl

:L4_return_tnew_pnt L4_return_tnew_pnt_Rdd32 L4_return_tnew_pnt_Pv4 L4_return_tnew_pnt_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 1 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_return_tnew_pnt_Rdd32 & L4_return_tnew_pnt_Pv4 & L4_return_tnew_pnt_Rs32 unimpl

:L4_return_fnew_pnt L4_return_fnew_pnt_Rdd32 L4_return_fnew_pnt_Pv4 L4_return_fnew_pnt_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_return_fnew_pnt_Rdd32 & L4_return_fnew_pnt_Pv4 & L4_return_fnew_pnt_Rs32 unimpl

:L2_loadw_locked L2_loadw_locked_Rd32 L2_loadw_locked_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadw_locked_Rd32 & L2_loadw_locked_Rs32 unimpl

:S2_storew_locked S2_storew_locked_Pd4 S2_storew_locked_Rs32 S2_storew_locked_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storew_locked_Pd4 & S2_storew_locked_Rs32 & S2_storew_locked_Rt32 unimpl

:L4_loadd_locked L4_loadd_locked_Rdd32 L4_loadd_locked_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadd_locked_Rdd32 & L4_loadd_locked_Rs32 unimpl

:L4_loadw_phys L4_loadw_phys_Rd32 L4_loadw_phys_Rs32 L4_loadw_phys_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadw_phys_Rd32 & L4_loadw_phys_Rs32 & L4_loadw_phys_Rt32 unimpl

:S4_stored_locked S4_stored_locked_Pd4 S4_stored_locked_Rs32 S4_stored_locked_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_stored_locked_Pd4 & S4_stored_locked_Rs32 & S4_stored_locked_Rtt32 unimpl

:L4_loadrub_rr L4_loadrub_rr_Rd32 L4_loadrub_rr_Rs32 L4_loadrub_rr_Rt32 L4_loadrub_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_loadrub_rr_Rd32 & L4_loadrub_rr_Rs32 & L4_loadrub_rr_Rt32 & L4_loadrub_rr_u2 unimpl

:L2_ploadrubt_io L2_ploadrubt_io_Rd32 L2_ploadrubt_io_Pt4 L2_ploadrubt_io_Rs32 L2_ploadrubt_io_u6_0 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadrubt_io_Rd32 & L2_ploadrubt_io_Pt4 & L2_ploadrubt_io_Rs32 & L2_ploadrubt_io_u6_0 unimpl

:L2_ploadrubt_pi L2_ploadrubt_pi_Rd32 L2_ploadrubt_pi_Rx32 L2_ploadrubt_pi_Pt4 L2_ploadrubt_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrubt_pi_Rd32 & L2_ploadrubt_pi_Rx32 & L2_ploadrubt_pi_Pt4 & L2_ploadrubt_pi_s4_0 unimpl

:L2_ploadrubf_io L2_ploadrubf_io_Rd32 L2_ploadrubf_io_Pt4 L2_ploadrubf_io_Rs32 L2_ploadrubf_io_u6_0 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadrubf_io_Rd32 & L2_ploadrubf_io_Pt4 & L2_ploadrubf_io_Rs32 & L2_ploadrubf_io_u6_0 unimpl

:L2_ploadrubf_pi L2_ploadrubf_pi_Rd32 L2_ploadrubf_pi_Rx32 L2_ploadrubf_pi_Pt4 L2_ploadrubf_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrubf_pi_Rd32 & L2_ploadrubf_pi_Rx32 & L2_ploadrubf_pi_Pt4 & L2_ploadrubf_pi_s4_0 unimpl

:L2_ploadrubtnew_io L2_ploadrubtnew_io_Rd32 L2_ploadrubtnew_io_Pt4 L2_ploadrubtnew_io_Rs32 L2_ploadrubtnew_io_u6_0 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadrubtnew_io_Rd32 & L2_ploadrubtnew_io_Pt4 & L2_ploadrubtnew_io_Rs32 & L2_ploadrubtnew_io_u6_0 unimpl

:L2_ploadrubfnew_io L2_ploadrubfnew_io_Rd32 L2_ploadrubfnew_io_Pt4 L2_ploadrubfnew_io_Rs32 L2_ploadrubfnew_io_u6_0 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadrubfnew_io_Rd32 & L2_ploadrubfnew_io_Pt4 & L2_ploadrubfnew_io_Rs32 & L2_ploadrubfnew_io_u6_0 unimpl

:L4_ploadrubt_rr L4_ploadrubt_rr_Rd32 L4_ploadrubt_rr_Pv4 L4_ploadrubt_rr_Rs32 L4_ploadrubt_rr_Rt32 L4_ploadrubt_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadrubt_rr_Rd32 & L4_ploadrubt_rr_Pv4 & L4_ploadrubt_rr_Rs32 & L4_ploadrubt_rr_Rt32 & L4_ploadrubt_rr_u2 unimpl

:L4_ploadrubf_rr L4_ploadrubf_rr_Rd32 L4_ploadrubf_rr_Pv4 L4_ploadrubf_rr_Rs32 L4_ploadrubf_rr_Rt32 L4_ploadrubf_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadrubf_rr_Rd32 & L4_ploadrubf_rr_Pv4 & L4_ploadrubf_rr_Rs32 & L4_ploadrubf_rr_Rt32 & L4_ploadrubf_rr_u2 unimpl

:L4_ploadrubtnew_rr L4_ploadrubtnew_rr_Rd32 L4_ploadrubtnew_rr_Pv4 L4_ploadrubtnew_rr_Rs32 L4_ploadrubtnew_rr_Rt32 L4_ploadrubtnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadrubtnew_rr_Rd32 & L4_ploadrubtnew_rr_Pv4 & L4_ploadrubtnew_rr_Rs32 & L4_ploadrubtnew_rr_Rt32 & L4_ploadrubtnew_rr_u2 unimpl

:L4_ploadrubfnew_rr L4_ploadrubfnew_rr_Rd32 L4_ploadrubfnew_rr_Pv4 L4_ploadrubfnew_rr_Rs32 L4_ploadrubfnew_rr_Rt32 L4_ploadrubfnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadrubfnew_rr_Rd32 & L4_ploadrubfnew_rr_Pv4 & L4_ploadrubfnew_rr_Rs32 & L4_ploadrubfnew_rr_Rt32 & L4_ploadrubfnew_rr_u2 unimpl

:L2_ploadrubtnew_pi L2_ploadrubtnew_pi_Rd32 L2_ploadrubtnew_pi_Rx32 L2_ploadrubtnew_pi_Pt4 L2_ploadrubtnew_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrubtnew_pi_Rd32 & L2_ploadrubtnew_pi_Rx32 & L2_ploadrubtnew_pi_Pt4 & L2_ploadrubtnew_pi_s4_0 unimpl

:L2_ploadrubfnew_pi L2_ploadrubfnew_pi_Rd32 L2_ploadrubfnew_pi_Rx32 L2_ploadrubfnew_pi_Pt4 L2_ploadrubfnew_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrubfnew_pi_Rd32 & L2_ploadrubfnew_pi_Rx32 & L2_ploadrubfnew_pi_Pt4 & L2_ploadrubfnew_pi_s4_0 unimpl

:L4_ploadrubt_abs L4_ploadrubt_abs_Rd32 L4_ploadrubt_abs_Pt4 L4_ploadrubt_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadrubt_abs_Rd32 & L4_ploadrubt_abs_Pt4 & L4_ploadrubt_abs_u6 unimpl

:L4_ploadrubf_abs L4_ploadrubf_abs_Rd32 L4_ploadrubf_abs_Pt4 L4_ploadrubf_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadrubf_abs_Rd32 & L4_ploadrubf_abs_Pt4 & L4_ploadrubf_abs_u6 unimpl

:L4_ploadrubtnew_abs L4_ploadrubtnew_abs_Rd32 L4_ploadrubtnew_abs_Pt4 L4_ploadrubtnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadrubtnew_abs_Rd32 & L4_ploadrubtnew_abs_Pt4 & L4_ploadrubtnew_abs_u6 unimpl

:L4_ploadrubfnew_abs L4_ploadrubfnew_abs_Rd32 L4_ploadrubfnew_abs_Pt4 L4_ploadrubfnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadrubfnew_abs_Rd32 & L4_ploadrubfnew_abs_Pt4 & L4_ploadrubfnew_abs_u6 unimpl

:L4_loadrb_rr L4_loadrb_rr_Rd32 L4_loadrb_rr_Rs32 L4_loadrb_rr_Rt32 L4_loadrb_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_loadrb_rr_Rd32 & L4_loadrb_rr_Rs32 & L4_loadrb_rr_Rt32 & L4_loadrb_rr_u2 unimpl

:L2_ploadrbt_io L2_ploadrbt_io_Rd32 L2_ploadrbt_io_Pt4 L2_ploadrbt_io_Rs32 L2_ploadrbt_io_u6_0 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadrbt_io_Rd32 & L2_ploadrbt_io_Pt4 & L2_ploadrbt_io_Rs32 & L2_ploadrbt_io_u6_0 unimpl

:L2_ploadrbt_pi L2_ploadrbt_pi_Rd32 L2_ploadrbt_pi_Rx32 L2_ploadrbt_pi_Pt4 L2_ploadrbt_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrbt_pi_Rd32 & L2_ploadrbt_pi_Rx32 & L2_ploadrbt_pi_Pt4 & L2_ploadrbt_pi_s4_0 unimpl

:L2_ploadrbf_io L2_ploadrbf_io_Rd32 L2_ploadrbf_io_Pt4 L2_ploadrbf_io_Rs32 L2_ploadrbf_io_u6_0 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadrbf_io_Rd32 & L2_ploadrbf_io_Pt4 & L2_ploadrbf_io_Rs32 & L2_ploadrbf_io_u6_0 unimpl

:L2_ploadrbf_pi L2_ploadrbf_pi_Rd32 L2_ploadrbf_pi_Rx32 L2_ploadrbf_pi_Pt4 L2_ploadrbf_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrbf_pi_Rd32 & L2_ploadrbf_pi_Rx32 & L2_ploadrbf_pi_Pt4 & L2_ploadrbf_pi_s4_0 unimpl

:L2_ploadrbtnew_io L2_ploadrbtnew_io_Rd32 L2_ploadrbtnew_io_Pt4 L2_ploadrbtnew_io_Rs32 L2_ploadrbtnew_io_u6_0 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadrbtnew_io_Rd32 & L2_ploadrbtnew_io_Pt4 & L2_ploadrbtnew_io_Rs32 & L2_ploadrbtnew_io_u6_0 unimpl

:L2_ploadrbfnew_io L2_ploadrbfnew_io_Rd32 L2_ploadrbfnew_io_Pt4 L2_ploadrbfnew_io_Rs32 L2_ploadrbfnew_io_u6_0 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadrbfnew_io_Rd32 & L2_ploadrbfnew_io_Pt4 & L2_ploadrbfnew_io_Rs32 & L2_ploadrbfnew_io_u6_0 unimpl

:L4_ploadrbt_rr L4_ploadrbt_rr_Rd32 L4_ploadrbt_rr_Pv4 L4_ploadrbt_rr_Rs32 L4_ploadrbt_rr_Rt32 L4_ploadrbt_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadrbt_rr_Rd32 & L4_ploadrbt_rr_Pv4 & L4_ploadrbt_rr_Rs32 & L4_ploadrbt_rr_Rt32 & L4_ploadrbt_rr_u2 unimpl

:L4_ploadrbf_rr L4_ploadrbf_rr_Rd32 L4_ploadrbf_rr_Pv4 L4_ploadrbf_rr_Rs32 L4_ploadrbf_rr_Rt32 L4_ploadrbf_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadrbf_rr_Rd32 & L4_ploadrbf_rr_Pv4 & L4_ploadrbf_rr_Rs32 & L4_ploadrbf_rr_Rt32 & L4_ploadrbf_rr_u2 unimpl

:L4_ploadrbtnew_rr L4_ploadrbtnew_rr_Rd32 L4_ploadrbtnew_rr_Pv4 L4_ploadrbtnew_rr_Rs32 L4_ploadrbtnew_rr_Rt32 L4_ploadrbtnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadrbtnew_rr_Rd32 & L4_ploadrbtnew_rr_Pv4 & L4_ploadrbtnew_rr_Rs32 & L4_ploadrbtnew_rr_Rt32 & L4_ploadrbtnew_rr_u2 unimpl

:L4_ploadrbfnew_rr L4_ploadrbfnew_rr_Rd32 L4_ploadrbfnew_rr_Pv4 L4_ploadrbfnew_rr_Rs32 L4_ploadrbfnew_rr_Rt32 L4_ploadrbfnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadrbfnew_rr_Rd32 & L4_ploadrbfnew_rr_Pv4 & L4_ploadrbfnew_rr_Rs32 & L4_ploadrbfnew_rr_Rt32 & L4_ploadrbfnew_rr_u2 unimpl

:L2_ploadrbtnew_pi L2_ploadrbtnew_pi_Rd32 L2_ploadrbtnew_pi_Rx32 L2_ploadrbtnew_pi_Pt4 L2_ploadrbtnew_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrbtnew_pi_Rd32 & L2_ploadrbtnew_pi_Rx32 & L2_ploadrbtnew_pi_Pt4 & L2_ploadrbtnew_pi_s4_0 unimpl

:L2_ploadrbfnew_pi L2_ploadrbfnew_pi_Rd32 L2_ploadrbfnew_pi_Rx32 L2_ploadrbfnew_pi_Pt4 L2_ploadrbfnew_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrbfnew_pi_Rd32 & L2_ploadrbfnew_pi_Rx32 & L2_ploadrbfnew_pi_Pt4 & L2_ploadrbfnew_pi_s4_0 unimpl

:L4_ploadrbt_abs L4_ploadrbt_abs_Rd32 L4_ploadrbt_abs_Pt4 L4_ploadrbt_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadrbt_abs_Rd32 & L4_ploadrbt_abs_Pt4 & L4_ploadrbt_abs_u6 unimpl

:L4_ploadrbf_abs L4_ploadrbf_abs_Rd32 L4_ploadrbf_abs_Pt4 L4_ploadrbf_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadrbf_abs_Rd32 & L4_ploadrbf_abs_Pt4 & L4_ploadrbf_abs_u6 unimpl

:L4_ploadrbtnew_abs L4_ploadrbtnew_abs_Rd32 L4_ploadrbtnew_abs_Pt4 L4_ploadrbtnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadrbtnew_abs_Rd32 & L4_ploadrbtnew_abs_Pt4 & L4_ploadrbtnew_abs_u6 unimpl

:L4_ploadrbfnew_abs L4_ploadrbfnew_abs_Rd32 L4_ploadrbfnew_abs_Pt4 L4_ploadrbfnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadrbfnew_abs_Rd32 & L4_ploadrbfnew_abs_Pt4 & L4_ploadrbfnew_abs_u6 unimpl

:L4_loadruh_rr L4_loadruh_rr_Rd32 L4_loadruh_rr_Rs32 L4_loadruh_rr_Rt32 L4_loadruh_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_loadruh_rr_Rd32 & L4_loadruh_rr_Rs32 & L4_loadruh_rr_Rt32 & L4_loadruh_rr_u2 unimpl

:L2_ploadruht_io L2_ploadruht_io_Rd32 L2_ploadruht_io_Pt4 L2_ploadruht_io_Rs32 L2_ploadruht_io_u6_1 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadruht_io_Rd32 & L2_ploadruht_io_Pt4 & L2_ploadruht_io_Rs32 & L2_ploadruht_io_u6_1 unimpl

:L2_ploadruht_pi L2_ploadruht_pi_Rd32 L2_ploadruht_pi_Rx32 L2_ploadruht_pi_Pt4 L2_ploadruht_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadruht_pi_Rd32 & L2_ploadruht_pi_Rx32 & L2_ploadruht_pi_Pt4 & L2_ploadruht_pi_s4_1 unimpl

:L2_ploadruhf_io L2_ploadruhf_io_Rd32 L2_ploadruhf_io_Pt4 L2_ploadruhf_io_Rs32 L2_ploadruhf_io_u6_1 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadruhf_io_Rd32 & L2_ploadruhf_io_Pt4 & L2_ploadruhf_io_Rs32 & L2_ploadruhf_io_u6_1 unimpl

:L2_ploadruhf_pi L2_ploadruhf_pi_Rd32 L2_ploadruhf_pi_Rx32 L2_ploadruhf_pi_Pt4 L2_ploadruhf_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadruhf_pi_Rd32 & L2_ploadruhf_pi_Rx32 & L2_ploadruhf_pi_Pt4 & L2_ploadruhf_pi_s4_1 unimpl

:L2_ploadruhtnew_io L2_ploadruhtnew_io_Rd32 L2_ploadruhtnew_io_Pt4 L2_ploadruhtnew_io_Rs32 L2_ploadruhtnew_io_u6_1 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadruhtnew_io_Rd32 & L2_ploadruhtnew_io_Pt4 & L2_ploadruhtnew_io_Rs32 & L2_ploadruhtnew_io_u6_1 unimpl

:L2_ploadruhfnew_io L2_ploadruhfnew_io_Rd32 L2_ploadruhfnew_io_Pt4 L2_ploadruhfnew_io_Rs32 L2_ploadruhfnew_io_u6_1 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadruhfnew_io_Rd32 & L2_ploadruhfnew_io_Pt4 & L2_ploadruhfnew_io_Rs32 & L2_ploadruhfnew_io_u6_1 unimpl

:L4_ploadruht_rr L4_ploadruht_rr_Rd32 L4_ploadruht_rr_Pv4 L4_ploadruht_rr_Rs32 L4_ploadruht_rr_Rt32 L4_ploadruht_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadruht_rr_Rd32 & L4_ploadruht_rr_Pv4 & L4_ploadruht_rr_Rs32 & L4_ploadruht_rr_Rt32 & L4_ploadruht_rr_u2 unimpl

:L4_ploadruhf_rr L4_ploadruhf_rr_Rd32 L4_ploadruhf_rr_Pv4 L4_ploadruhf_rr_Rs32 L4_ploadruhf_rr_Rt32 L4_ploadruhf_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadruhf_rr_Rd32 & L4_ploadruhf_rr_Pv4 & L4_ploadruhf_rr_Rs32 & L4_ploadruhf_rr_Rt32 & L4_ploadruhf_rr_u2 unimpl

:L4_ploadruhtnew_rr L4_ploadruhtnew_rr_Rd32 L4_ploadruhtnew_rr_Pv4 L4_ploadruhtnew_rr_Rs32 L4_ploadruhtnew_rr_Rt32 L4_ploadruhtnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadruhtnew_rr_Rd32 & L4_ploadruhtnew_rr_Pv4 & L4_ploadruhtnew_rr_Rs32 & L4_ploadruhtnew_rr_Rt32 & L4_ploadruhtnew_rr_u2 unimpl

:L4_ploadruhfnew_rr L4_ploadruhfnew_rr_Rd32 L4_ploadruhfnew_rr_Pv4 L4_ploadruhfnew_rr_Rs32 L4_ploadruhfnew_rr_Rt32 L4_ploadruhfnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadruhfnew_rr_Rd32 & L4_ploadruhfnew_rr_Pv4 & L4_ploadruhfnew_rr_Rs32 & L4_ploadruhfnew_rr_Rt32 & L4_ploadruhfnew_rr_u2 unimpl

:L2_ploadruhtnew_pi L2_ploadruhtnew_pi_Rd32 L2_ploadruhtnew_pi_Rx32 L2_ploadruhtnew_pi_Pt4 L2_ploadruhtnew_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadruhtnew_pi_Rd32 & L2_ploadruhtnew_pi_Rx32 & L2_ploadruhtnew_pi_Pt4 & L2_ploadruhtnew_pi_s4_1 unimpl

:L2_ploadruhfnew_pi L2_ploadruhfnew_pi_Rd32 L2_ploadruhfnew_pi_Rx32 L2_ploadruhfnew_pi_Pt4 L2_ploadruhfnew_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadruhfnew_pi_Rd32 & L2_ploadruhfnew_pi_Rx32 & L2_ploadruhfnew_pi_Pt4 & L2_ploadruhfnew_pi_s4_1 unimpl

:L4_ploadruht_abs L4_ploadruht_abs_Rd32 L4_ploadruht_abs_Pt4 L4_ploadruht_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadruht_abs_Rd32 & L4_ploadruht_abs_Pt4 & L4_ploadruht_abs_u6 unimpl

:L4_ploadruhf_abs L4_ploadruhf_abs_Rd32 L4_ploadruhf_abs_Pt4 L4_ploadruhf_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadruhf_abs_Rd32 & L4_ploadruhf_abs_Pt4 & L4_ploadruhf_abs_u6 unimpl

:L4_ploadruhtnew_abs L4_ploadruhtnew_abs_Rd32 L4_ploadruhtnew_abs_Pt4 L4_ploadruhtnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadruhtnew_abs_Rd32 & L4_ploadruhtnew_abs_Pt4 & L4_ploadruhtnew_abs_u6 unimpl

:L4_ploadruhfnew_abs L4_ploadruhfnew_abs_Rd32 L4_ploadruhfnew_abs_Pt4 L4_ploadruhfnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadruhfnew_abs_Rd32 & L4_ploadruhfnew_abs_Pt4 & L4_ploadruhfnew_abs_u6 unimpl

:L4_loadrh_rr L4_loadrh_rr_Rd32 L4_loadrh_rr_Rs32 L4_loadrh_rr_Rt32 L4_loadrh_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_loadrh_rr_Rd32 & L4_loadrh_rr_Rs32 & L4_loadrh_rr_Rt32 & L4_loadrh_rr_u2 unimpl

:L2_ploadrht_io L2_ploadrht_io_Rd32 L2_ploadrht_io_Pt4 L2_ploadrht_io_Rs32 L2_ploadrht_io_u6_1 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadrht_io_Rd32 & L2_ploadrht_io_Pt4 & L2_ploadrht_io_Rs32 & L2_ploadrht_io_u6_1 unimpl

:L2_ploadrht_pi L2_ploadrht_pi_Rd32 L2_ploadrht_pi_Rx32 L2_ploadrht_pi_Pt4 L2_ploadrht_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrht_pi_Rd32 & L2_ploadrht_pi_Rx32 & L2_ploadrht_pi_Pt4 & L2_ploadrht_pi_s4_1 unimpl

:L2_ploadrhf_io L2_ploadrhf_io_Rd32 L2_ploadrhf_io_Pt4 L2_ploadrhf_io_Rs32 L2_ploadrhf_io_u6_1 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadrhf_io_Rd32 & L2_ploadrhf_io_Pt4 & L2_ploadrhf_io_Rs32 & L2_ploadrhf_io_u6_1 unimpl

:L2_ploadrhf_pi L2_ploadrhf_pi_Rd32 L2_ploadrhf_pi_Rx32 L2_ploadrhf_pi_Pt4 L2_ploadrhf_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrhf_pi_Rd32 & L2_ploadrhf_pi_Rx32 & L2_ploadrhf_pi_Pt4 & L2_ploadrhf_pi_s4_1 unimpl

:L2_ploadrhtnew_io L2_ploadrhtnew_io_Rd32 L2_ploadrhtnew_io_Pt4 L2_ploadrhtnew_io_Rs32 L2_ploadrhtnew_io_u6_1 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadrhtnew_io_Rd32 & L2_ploadrhtnew_io_Pt4 & L2_ploadrhtnew_io_Rs32 & L2_ploadrhtnew_io_u6_1 unimpl

:L2_ploadrhfnew_io L2_ploadrhfnew_io_Rd32 L2_ploadrhfnew_io_Pt4 L2_ploadrhfnew_io_Rs32 L2_ploadrhfnew_io_u6_1 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadrhfnew_io_Rd32 & L2_ploadrhfnew_io_Pt4 & L2_ploadrhfnew_io_Rs32 & L2_ploadrhfnew_io_u6_1 unimpl

:L4_ploadrht_rr L4_ploadrht_rr_Rd32 L4_ploadrht_rr_Pv4 L4_ploadrht_rr_Rs32 L4_ploadrht_rr_Rt32 L4_ploadrht_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadrht_rr_Rd32 & L4_ploadrht_rr_Pv4 & L4_ploadrht_rr_Rs32 & L4_ploadrht_rr_Rt32 & L4_ploadrht_rr_u2 unimpl

:L4_ploadrhf_rr L4_ploadrhf_rr_Rd32 L4_ploadrhf_rr_Pv4 L4_ploadrhf_rr_Rs32 L4_ploadrhf_rr_Rt32 L4_ploadrhf_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadrhf_rr_Rd32 & L4_ploadrhf_rr_Pv4 & L4_ploadrhf_rr_Rs32 & L4_ploadrhf_rr_Rt32 & L4_ploadrhf_rr_u2 unimpl

:L4_ploadrhtnew_rr L4_ploadrhtnew_rr_Rd32 L4_ploadrhtnew_rr_Pv4 L4_ploadrhtnew_rr_Rs32 L4_ploadrhtnew_rr_Rt32 L4_ploadrhtnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadrhtnew_rr_Rd32 & L4_ploadrhtnew_rr_Pv4 & L4_ploadrhtnew_rr_Rs32 & L4_ploadrhtnew_rr_Rt32 & L4_ploadrhtnew_rr_u2 unimpl

:L4_ploadrhfnew_rr L4_ploadrhfnew_rr_Rd32 L4_ploadrhfnew_rr_Pv4 L4_ploadrhfnew_rr_Rs32 L4_ploadrhfnew_rr_Rt32 L4_ploadrhfnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadrhfnew_rr_Rd32 & L4_ploadrhfnew_rr_Pv4 & L4_ploadrhfnew_rr_Rs32 & L4_ploadrhfnew_rr_Rt32 & L4_ploadrhfnew_rr_u2 unimpl

:L2_ploadrhtnew_pi L2_ploadrhtnew_pi_Rd32 L2_ploadrhtnew_pi_Rx32 L2_ploadrhtnew_pi_Pt4 L2_ploadrhtnew_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrhtnew_pi_Rd32 & L2_ploadrhtnew_pi_Rx32 & L2_ploadrhtnew_pi_Pt4 & L2_ploadrhtnew_pi_s4_1 unimpl

:L2_ploadrhfnew_pi L2_ploadrhfnew_pi_Rd32 L2_ploadrhfnew_pi_Rx32 L2_ploadrhfnew_pi_Pt4 L2_ploadrhfnew_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrhfnew_pi_Rd32 & L2_ploadrhfnew_pi_Rx32 & L2_ploadrhfnew_pi_Pt4 & L2_ploadrhfnew_pi_s4_1 unimpl

:L4_ploadrht_abs L4_ploadrht_abs_Rd32 L4_ploadrht_abs_Pt4 L4_ploadrht_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadrht_abs_Rd32 & L4_ploadrht_abs_Pt4 & L4_ploadrht_abs_u6 unimpl

:L4_ploadrhf_abs L4_ploadrhf_abs_Rd32 L4_ploadrhf_abs_Pt4 L4_ploadrhf_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadrhf_abs_Rd32 & L4_ploadrhf_abs_Pt4 & L4_ploadrhf_abs_u6 unimpl

:L4_ploadrhtnew_abs L4_ploadrhtnew_abs_Rd32 L4_ploadrhtnew_abs_Pt4 L4_ploadrhtnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadrhtnew_abs_Rd32 & L4_ploadrhtnew_abs_Pt4 & L4_ploadrhtnew_abs_u6 unimpl

:L4_ploadrhfnew_abs L4_ploadrhfnew_abs_Rd32 L4_ploadrhfnew_abs_Pt4 L4_ploadrhfnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadrhfnew_abs_Rd32 & L4_ploadrhfnew_abs_Pt4 & L4_ploadrhfnew_abs_u6 unimpl

:L4_loadri_rr L4_loadri_rr_Rd32 L4_loadri_rr_Rs32 L4_loadri_rr_Rt32 L4_loadri_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_loadri_rr_Rd32 & L4_loadri_rr_Rs32 & L4_loadri_rr_Rt32 & L4_loadri_rr_u2 unimpl

:L2_ploadrit_io L2_ploadrit_io_Rd32 L2_ploadrit_io_Pt4 L2_ploadrit_io_Rs32 L2_ploadrit_io_u6_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadrit_io_Rd32 & L2_ploadrit_io_Pt4 & L2_ploadrit_io_Rs32 & L2_ploadrit_io_u6_2 unimpl

:L2_ploadrit_pi L2_ploadrit_pi_Rd32 L2_ploadrit_pi_Rx32 L2_ploadrit_pi_Pt4 L2_ploadrit_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrit_pi_Rd32 & L2_ploadrit_pi_Rx32 & L2_ploadrit_pi_Pt4 & L2_ploadrit_pi_s4_2 unimpl

:L2_ploadrif_io L2_ploadrif_io_Rd32 L2_ploadrif_io_Pt4 L2_ploadrif_io_Rs32 L2_ploadrif_io_u6_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadrif_io_Rd32 & L2_ploadrif_io_Pt4 & L2_ploadrif_io_Rs32 & L2_ploadrif_io_u6_2 unimpl

:L2_ploadrif_pi L2_ploadrif_pi_Rd32 L2_ploadrif_pi_Rx32 L2_ploadrif_pi_Pt4 L2_ploadrif_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrif_pi_Rd32 & L2_ploadrif_pi_Rx32 & L2_ploadrif_pi_Pt4 & L2_ploadrif_pi_s4_2 unimpl

:L2_ploadritnew_io L2_ploadritnew_io_Rd32 L2_ploadritnew_io_Pt4 L2_ploadritnew_io_Rs32 L2_ploadritnew_io_u6_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadritnew_io_Rd32 & L2_ploadritnew_io_Pt4 & L2_ploadritnew_io_Rs32 & L2_ploadritnew_io_u6_2 unimpl

:L2_ploadrifnew_io L2_ploadrifnew_io_Rd32 L2_ploadrifnew_io_Pt4 L2_ploadrifnew_io_Rs32 L2_ploadrifnew_io_u6_2 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadrifnew_io_Rd32 & L2_ploadrifnew_io_Pt4 & L2_ploadrifnew_io_Rs32 & L2_ploadrifnew_io_u6_2 unimpl

:L4_ploadrit_rr L4_ploadrit_rr_Rd32 L4_ploadrit_rr_Pv4 L4_ploadrit_rr_Rs32 L4_ploadrit_rr_Rt32 L4_ploadrit_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadrit_rr_Rd32 & L4_ploadrit_rr_Pv4 & L4_ploadrit_rr_Rs32 & L4_ploadrit_rr_Rt32 & L4_ploadrit_rr_u2 unimpl

:L4_ploadrif_rr L4_ploadrif_rr_Rd32 L4_ploadrif_rr_Pv4 L4_ploadrif_rr_Rs32 L4_ploadrif_rr_Rt32 L4_ploadrif_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadrif_rr_Rd32 & L4_ploadrif_rr_Pv4 & L4_ploadrif_rr_Rs32 & L4_ploadrif_rr_Rt32 & L4_ploadrif_rr_u2 unimpl

:L4_ploadritnew_rr L4_ploadritnew_rr_Rd32 L4_ploadritnew_rr_Pv4 L4_ploadritnew_rr_Rs32 L4_ploadritnew_rr_Rt32 L4_ploadritnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadritnew_rr_Rd32 & L4_ploadritnew_rr_Pv4 & L4_ploadritnew_rr_Rs32 & L4_ploadritnew_rr_Rt32 & L4_ploadritnew_rr_u2 unimpl

:L4_ploadrifnew_rr L4_ploadrifnew_rr_Rd32 L4_ploadrifnew_rr_Pv4 L4_ploadrifnew_rr_Rs32 L4_ploadrifnew_rr_Rt32 L4_ploadrifnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadrifnew_rr_Rd32 & L4_ploadrifnew_rr_Pv4 & L4_ploadrifnew_rr_Rs32 & L4_ploadrifnew_rr_Rt32 & L4_ploadrifnew_rr_u2 unimpl

:L2_ploadritnew_pi L2_ploadritnew_pi_Rd32 L2_ploadritnew_pi_Rx32 L2_ploadritnew_pi_Pt4 L2_ploadritnew_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadritnew_pi_Rd32 & L2_ploadritnew_pi_Rx32 & L2_ploadritnew_pi_Pt4 & L2_ploadritnew_pi_s4_2 unimpl

:L2_ploadrifnew_pi L2_ploadrifnew_pi_Rd32 L2_ploadrifnew_pi_Rx32 L2_ploadrifnew_pi_Pt4 L2_ploadrifnew_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrifnew_pi_Rd32 & L2_ploadrifnew_pi_Rx32 & L2_ploadrifnew_pi_Pt4 & L2_ploadrifnew_pi_s4_2 unimpl

:L4_ploadrit_abs L4_ploadrit_abs_Rd32 L4_ploadrit_abs_Pt4 L4_ploadrit_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadrit_abs_Rd32 & L4_ploadrit_abs_Pt4 & L4_ploadrit_abs_u6 unimpl

:L4_ploadrif_abs L4_ploadrif_abs_Rd32 L4_ploadrif_abs_Pt4 L4_ploadrif_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadrif_abs_Rd32 & L4_ploadrif_abs_Pt4 & L4_ploadrif_abs_u6 unimpl

:L4_ploadritnew_abs L4_ploadritnew_abs_Rd32 L4_ploadritnew_abs_Pt4 L4_ploadritnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadritnew_abs_Rd32 & L4_ploadritnew_abs_Pt4 & L4_ploadritnew_abs_u6 unimpl

:L4_ploadrifnew_abs L4_ploadrifnew_abs_Rd32 L4_ploadrifnew_abs_Pt4 L4_ploadrifnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadrifnew_abs_Rd32 & L4_ploadrifnew_abs_Pt4 & L4_ploadrifnew_abs_u6 unimpl

:L4_loadrd_rr L4_loadrd_rr_Rdd32 L4_loadrd_rr_Rs32 L4_loadrd_rr_Rt32 L4_loadrd_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_loadrd_rr_Rdd32 & L4_loadrd_rr_Rs32 & L4_loadrd_rr_Rt32 & L4_loadrd_rr_u2 unimpl

:L2_ploadrdt_io L2_ploadrdt_io_Rdd32 L2_ploadrdt_io_Pt4 L2_ploadrdt_io_Rs32 L2_ploadrdt_io_u6_3 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadrdt_io_Rdd32 & L2_ploadrdt_io_Pt4 & L2_ploadrdt_io_Rs32 & L2_ploadrdt_io_u6_3 unimpl

:L2_ploadrdt_pi L2_ploadrdt_pi_Rdd32 L2_ploadrdt_pi_Rx32 L2_ploadrdt_pi_Pt4 L2_ploadrdt_pi_s4_3 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrdt_pi_Rdd32 & L2_ploadrdt_pi_Rx32 & L2_ploadrdt_pi_Pt4 & L2_ploadrdt_pi_s4_3 unimpl

:L2_ploadrdf_io L2_ploadrdf_io_Rdd32 L2_ploadrdf_io_Pt4 L2_ploadrdf_io_Rs32 L2_ploadrdf_io_u6_3 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadrdf_io_Rdd32 & L2_ploadrdf_io_Pt4 & L2_ploadrdf_io_Rs32 & L2_ploadrdf_io_u6_3 unimpl

:L2_ploadrdf_pi L2_ploadrdf_pi_Rdd32 L2_ploadrdf_pi_Rx32 L2_ploadrdf_pi_Pt4 L2_ploadrdf_pi_s4_3 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrdf_pi_Rdd32 & L2_ploadrdf_pi_Rx32 & L2_ploadrdf_pi_Pt4 & L2_ploadrdf_pi_s4_3 unimpl

:L2_ploadrdtnew_io L2_ploadrdtnew_io_Rdd32 L2_ploadrdtnew_io_Pt4 L2_ploadrdtnew_io_Rs32 L2_ploadrdtnew_io_u6_3 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadrdtnew_io_Rdd32 & L2_ploadrdtnew_io_Pt4 & L2_ploadrdtnew_io_Rs32 & L2_ploadrdtnew_io_u6_3 unimpl

:L2_ploadrdfnew_io L2_ploadrdfnew_io_Rdd32 L2_ploadrdfnew_io_Pt4 L2_ploadrdfnew_io_Rs32 L2_ploadrdfnew_io_u6_3 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_ploadrdfnew_io_Rdd32 & L2_ploadrdfnew_io_Pt4 & L2_ploadrdfnew_io_Rs32 & L2_ploadrdfnew_io_u6_3 unimpl

:L4_ploadrdt_rr L4_ploadrdt_rr_Rdd32 L4_ploadrdt_rr_Pv4 L4_ploadrdt_rr_Rs32 L4_ploadrdt_rr_Rt32 L4_ploadrdt_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadrdt_rr_Rdd32 & L4_ploadrdt_rr_Pv4 & L4_ploadrdt_rr_Rs32 & L4_ploadrdt_rr_Rt32 & L4_ploadrdt_rr_u2 unimpl

:L4_ploadrdf_rr L4_ploadrdf_rr_Rdd32 L4_ploadrdf_rr_Pv4 L4_ploadrdf_rr_Rs32 L4_ploadrdf_rr_Rt32 L4_ploadrdf_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadrdf_rr_Rdd32 & L4_ploadrdf_rr_Pv4 & L4_ploadrdf_rr_Rs32 & L4_ploadrdf_rr_Rt32 & L4_ploadrdf_rr_u2 unimpl

:L4_ploadrdtnew_rr L4_ploadrdtnew_rr_Rdd32 L4_ploadrdtnew_rr_Pv4 L4_ploadrdtnew_rr_Rs32 L4_ploadrdtnew_rr_Rt32 L4_ploadrdtnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadrdtnew_rr_Rdd32 & L4_ploadrdtnew_rr_Pv4 & L4_ploadrdtnew_rr_Rs32 & L4_ploadrdtnew_rr_Rt32 & L4_ploadrdtnew_rr_u2 unimpl

:L4_ploadrdfnew_rr L4_ploadrdfnew_rr_Rdd32 L4_ploadrdfnew_rr_Pv4 L4_ploadrdfnew_rr_Rs32 L4_ploadrdfnew_rr_Rt32 L4_ploadrdfnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ploadrdfnew_rr_Rdd32 & L4_ploadrdfnew_rr_Pv4 & L4_ploadrdfnew_rr_Rs32 & L4_ploadrdfnew_rr_Rt32 & L4_ploadrdfnew_rr_u2 unimpl

:L2_ploadrdtnew_pi L2_ploadrdtnew_pi_Rdd32 L2_ploadrdtnew_pi_Rx32 L2_ploadrdtnew_pi_Pt4 L2_ploadrdtnew_pi_s4_3 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrdtnew_pi_Rdd32 & L2_ploadrdtnew_pi_Rx32 & L2_ploadrdtnew_pi_Pt4 & L2_ploadrdtnew_pi_s4_3 unimpl

:L2_ploadrdfnew_pi L2_ploadrdfnew_pi_Rdd32 L2_ploadrdfnew_pi_Rx32 L2_ploadrdfnew_pi_Pt4 L2_ploadrdfnew_pi_s4_3 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrdfnew_pi_Rdd32 & L2_ploadrdfnew_pi_Rx32 & L2_ploadrdfnew_pi_Pt4 & L2_ploadrdfnew_pi_s4_3 unimpl

:L4_ploadrdt_abs L4_ploadrdt_abs_Rdd32 L4_ploadrdt_abs_Pt4 L4_ploadrdt_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadrdt_abs_Rdd32 & L4_ploadrdt_abs_Pt4 & L4_ploadrdt_abs_u6 unimpl

:L4_ploadrdf_abs L4_ploadrdf_abs_Rdd32 L4_ploadrdf_abs_Pt4 L4_ploadrdf_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadrdf_abs_Rdd32 & L4_ploadrdf_abs_Pt4 & L4_ploadrdf_abs_u6 unimpl

:L4_ploadrdtnew_abs L4_ploadrdtnew_abs_Rdd32 L4_ploadrdtnew_abs_Pt4 L4_ploadrdtnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadrdtnew_abs_Rdd32 & L4_ploadrdtnew_abs_Pt4 & L4_ploadrdtnew_abs_u6 unimpl

:L4_ploadrdfnew_abs L4_ploadrdfnew_abs_Rdd32 L4_ploadrdfnew_abs_Pt4 L4_ploadrdfnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_ploadrdfnew_abs_Rdd32 & L4_ploadrdfnew_abs_Pt4 & L4_ploadrdfnew_abs_u6 unimpl

:S4_storerb_rr S4_storerb_rr_Rs32 S4_storerb_rr_Ru32 S4_storerb_rr_Rt32 S4_storerb_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storerb_rr_Rs32 & S4_storerb_rr_Ru32 & S4_storerb_rr_Rt32 & S4_storerb_rr_u2 unimpl

:S2_pstorerbt_io S2_pstorerbt_io_Pv4 S2_pstorerbt_io_Rs32 S2_pstorerbt_io_Rt32 S2_pstorerbt_io_u6_0 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerbt_io_Pv4 & S2_pstorerbt_io_Rs32 & S2_pstorerbt_io_Rt32 & S2_pstorerbt_io_u6_0 unimpl

:S2_pstorerbt_pi S2_pstorerbt_pi_Rx32 S2_pstorerbt_pi_Pv4 S2_pstorerbt_pi_Rt32 S2_pstorerbt_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbt_pi_Rx32 & S2_pstorerbt_pi_Pv4 & S2_pstorerbt_pi_Rt32 & S2_pstorerbt_pi_s4_0 unimpl

:S2_pstorerbf_io S2_pstorerbf_io_Pv4 S2_pstorerbf_io_Rs32 S2_pstorerbf_io_Rt32 S2_pstorerbf_io_u6_0 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerbf_io_Pv4 & S2_pstorerbf_io_Rs32 & S2_pstorerbf_io_Rt32 & S2_pstorerbf_io_u6_0 unimpl

:S2_pstorerbf_pi S2_pstorerbf_pi_Rx32 S2_pstorerbf_pi_Pv4 S2_pstorerbf_pi_Rt32 S2_pstorerbf_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbf_pi_Rx32 & S2_pstorerbf_pi_Pv4 & S2_pstorerbf_pi_Rt32 & S2_pstorerbf_pi_s4_0 unimpl

:S4_pstorerbt_rr S4_pstorerbt_rr_Pv4 S4_pstorerbt_rr_Rs32 S4_pstorerbt_rr_Ru32 S4_pstorerbt_rr_Rt32 S4_pstorerbt_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerbt_rr_Pv4 & S4_pstorerbt_rr_Rs32 & S4_pstorerbt_rr_Ru32 & S4_pstorerbt_rr_Rt32 & S4_pstorerbt_rr_u2 unimpl

:S4_pstorerbf_rr S4_pstorerbf_rr_Pv4 S4_pstorerbf_rr_Rs32 S4_pstorerbf_rr_Ru32 S4_pstorerbf_rr_Rt32 S4_pstorerbf_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerbf_rr_Pv4 & S4_pstorerbf_rr_Rs32 & S4_pstorerbf_rr_Ru32 & S4_pstorerbf_rr_Rt32 & S4_pstorerbf_rr_u2 unimpl

:S4_pstorerbtnew_io S4_pstorerbtnew_io_Pv4 S4_pstorerbtnew_io_Rs32 S4_pstorerbtnew_io_Rt32 S4_pstorerbtnew_io_u6_0 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerbtnew_io_Pv4 & S4_pstorerbtnew_io_Rs32 & S4_pstorerbtnew_io_Rt32 & S4_pstorerbtnew_io_u6_0 unimpl

:S4_pstorerbfnew_io S4_pstorerbfnew_io_Pv4 S4_pstorerbfnew_io_Rs32 S4_pstorerbfnew_io_Rt32 S4_pstorerbfnew_io_u6_0 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerbfnew_io_Pv4 & S4_pstorerbfnew_io_Rs32 & S4_pstorerbfnew_io_Rt32 & S4_pstorerbfnew_io_u6_0 unimpl

:S4_pstorerbtnew_rr S4_pstorerbtnew_rr_Pv4 S4_pstorerbtnew_rr_Rs32 S4_pstorerbtnew_rr_Ru32 S4_pstorerbtnew_rr_Rt32 S4_pstorerbtnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerbtnew_rr_Pv4 & S4_pstorerbtnew_rr_Rs32 & S4_pstorerbtnew_rr_Ru32 & S4_pstorerbtnew_rr_Rt32 & S4_pstorerbtnew_rr_u2 unimpl

:S4_pstorerbfnew_rr S4_pstorerbfnew_rr_Pv4 S4_pstorerbfnew_rr_Rs32 S4_pstorerbfnew_rr_Ru32 S4_pstorerbfnew_rr_Rt32 S4_pstorerbfnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerbfnew_rr_Pv4 & S4_pstorerbfnew_rr_Rs32 & S4_pstorerbfnew_rr_Ru32 & S4_pstorerbfnew_rr_Rt32 & S4_pstorerbfnew_rr_u2 unimpl

:S2_pstorerbtnew_pi S2_pstorerbtnew_pi_Rx32 S2_pstorerbtnew_pi_Pv4 S2_pstorerbtnew_pi_Rt32 S2_pstorerbtnew_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbtnew_pi_Rx32 & S2_pstorerbtnew_pi_Pv4 & S2_pstorerbtnew_pi_Rt32 & S2_pstorerbtnew_pi_s4_0 unimpl

:S2_pstorerbfnew_pi S2_pstorerbfnew_pi_Rx32 S2_pstorerbfnew_pi_Pv4 S2_pstorerbfnew_pi_Rt32 S2_pstorerbfnew_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbfnew_pi_Rx32 & S2_pstorerbfnew_pi_Pv4 & S2_pstorerbfnew_pi_Rt32 & S2_pstorerbfnew_pi_s4_0 unimpl

:S4_pstorerbt_abs S4_pstorerbt_abs_Pv4 S4_pstorerbt_abs_Rt32 S4_pstorerbt_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerbt_abs_Pv4 & S4_pstorerbt_abs_Rt32 & S4_pstorerbt_abs_u6 unimpl

:S4_pstorerbf_abs S4_pstorerbf_abs_Pv4 S4_pstorerbf_abs_Rt32 S4_pstorerbf_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerbf_abs_Pv4 & S4_pstorerbf_abs_Rt32 & S4_pstorerbf_abs_u6 unimpl

:S4_pstorerbtnew_abs S4_pstorerbtnew_abs_Pv4 S4_pstorerbtnew_abs_Rt32 S4_pstorerbtnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerbtnew_abs_Pv4 & S4_pstorerbtnew_abs_Rt32 & S4_pstorerbtnew_abs_u6 unimpl

:S4_pstorerbfnew_abs S4_pstorerbfnew_abs_Pv4 S4_pstorerbfnew_abs_Rt32 S4_pstorerbfnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerbfnew_abs_Pv4 & S4_pstorerbfnew_abs_Rt32 & S4_pstorerbfnew_abs_u6 unimpl

:S4_storerh_rr S4_storerh_rr_Rs32 S4_storerh_rr_Ru32 S4_storerh_rr_Rt32 S4_storerh_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storerh_rr_Rs32 & S4_storerh_rr_Ru32 & S4_storerh_rr_Rt32 & S4_storerh_rr_u2 unimpl

:S2_pstorerht_io S2_pstorerht_io_Pv4 S2_pstorerht_io_Rs32 S2_pstorerht_io_Rt32 S2_pstorerht_io_u6_1 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerht_io_Pv4 & S2_pstorerht_io_Rs32 & S2_pstorerht_io_Rt32 & S2_pstorerht_io_u6_1 unimpl

:S2_pstorerht_pi S2_pstorerht_pi_Rx32 S2_pstorerht_pi_Pv4 S2_pstorerht_pi_Rt32 S2_pstorerht_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerht_pi_Rx32 & S2_pstorerht_pi_Pv4 & S2_pstorerht_pi_Rt32 & S2_pstorerht_pi_s4_1 unimpl

:S2_pstorerhf_io S2_pstorerhf_io_Pv4 S2_pstorerhf_io_Rs32 S2_pstorerhf_io_Rt32 S2_pstorerhf_io_u6_1 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerhf_io_Pv4 & S2_pstorerhf_io_Rs32 & S2_pstorerhf_io_Rt32 & S2_pstorerhf_io_u6_1 unimpl

:S2_pstorerhf_pi S2_pstorerhf_pi_Rx32 S2_pstorerhf_pi_Pv4 S2_pstorerhf_pi_Rt32 S2_pstorerhf_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhf_pi_Rx32 & S2_pstorerhf_pi_Pv4 & S2_pstorerhf_pi_Rt32 & S2_pstorerhf_pi_s4_1 unimpl

:S4_pstorerht_rr S4_pstorerht_rr_Pv4 S4_pstorerht_rr_Rs32 S4_pstorerht_rr_Ru32 S4_pstorerht_rr_Rt32 S4_pstorerht_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerht_rr_Pv4 & S4_pstorerht_rr_Rs32 & S4_pstorerht_rr_Ru32 & S4_pstorerht_rr_Rt32 & S4_pstorerht_rr_u2 unimpl

:S4_pstorerhf_rr S4_pstorerhf_rr_Pv4 S4_pstorerhf_rr_Rs32 S4_pstorerhf_rr_Ru32 S4_pstorerhf_rr_Rt32 S4_pstorerhf_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerhf_rr_Pv4 & S4_pstorerhf_rr_Rs32 & S4_pstorerhf_rr_Ru32 & S4_pstorerhf_rr_Rt32 & S4_pstorerhf_rr_u2 unimpl

:S4_pstorerhtnew_io S4_pstorerhtnew_io_Pv4 S4_pstorerhtnew_io_Rs32 S4_pstorerhtnew_io_Rt32 S4_pstorerhtnew_io_u6_1 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerhtnew_io_Pv4 & S4_pstorerhtnew_io_Rs32 & S4_pstorerhtnew_io_Rt32 & S4_pstorerhtnew_io_u6_1 unimpl

:S4_pstorerhfnew_io S4_pstorerhfnew_io_Pv4 S4_pstorerhfnew_io_Rs32 S4_pstorerhfnew_io_Rt32 S4_pstorerhfnew_io_u6_1 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerhfnew_io_Pv4 & S4_pstorerhfnew_io_Rs32 & S4_pstorerhfnew_io_Rt32 & S4_pstorerhfnew_io_u6_1 unimpl

:S4_pstorerhtnew_rr S4_pstorerhtnew_rr_Pv4 S4_pstorerhtnew_rr_Rs32 S4_pstorerhtnew_rr_Ru32 S4_pstorerhtnew_rr_Rt32 S4_pstorerhtnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerhtnew_rr_Pv4 & S4_pstorerhtnew_rr_Rs32 & S4_pstorerhtnew_rr_Ru32 & S4_pstorerhtnew_rr_Rt32 & S4_pstorerhtnew_rr_u2 unimpl

:S4_pstorerhfnew_rr S4_pstorerhfnew_rr_Pv4 S4_pstorerhfnew_rr_Rs32 S4_pstorerhfnew_rr_Ru32 S4_pstorerhfnew_rr_Rt32 S4_pstorerhfnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerhfnew_rr_Pv4 & S4_pstorerhfnew_rr_Rs32 & S4_pstorerhfnew_rr_Ru32 & S4_pstorerhfnew_rr_Rt32 & S4_pstorerhfnew_rr_u2 unimpl

:S2_pstorerhtnew_pi S2_pstorerhtnew_pi_Rx32 S2_pstorerhtnew_pi_Pv4 S2_pstorerhtnew_pi_Rt32 S2_pstorerhtnew_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhtnew_pi_Rx32 & S2_pstorerhtnew_pi_Pv4 & S2_pstorerhtnew_pi_Rt32 & S2_pstorerhtnew_pi_s4_1 unimpl

:S2_pstorerhfnew_pi S2_pstorerhfnew_pi_Rx32 S2_pstorerhfnew_pi_Pv4 S2_pstorerhfnew_pi_Rt32 S2_pstorerhfnew_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhfnew_pi_Rx32 & S2_pstorerhfnew_pi_Pv4 & S2_pstorerhfnew_pi_Rt32 & S2_pstorerhfnew_pi_s4_1 unimpl

:S4_pstorerht_abs S4_pstorerht_abs_Pv4 S4_pstorerht_abs_Rt32 S4_pstorerht_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerht_abs_Pv4 & S4_pstorerht_abs_Rt32 & S4_pstorerht_abs_u6 unimpl

:S4_pstorerhf_abs S4_pstorerhf_abs_Pv4 S4_pstorerhf_abs_Rt32 S4_pstorerhf_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerhf_abs_Pv4 & S4_pstorerhf_abs_Rt32 & S4_pstorerhf_abs_u6 unimpl

:S4_pstorerhtnew_abs S4_pstorerhtnew_abs_Pv4 S4_pstorerhtnew_abs_Rt32 S4_pstorerhtnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerhtnew_abs_Pv4 & S4_pstorerhtnew_abs_Rt32 & S4_pstorerhtnew_abs_u6 unimpl

:S4_pstorerhfnew_abs S4_pstorerhfnew_abs_Pv4 S4_pstorerhfnew_abs_Rt32 S4_pstorerhfnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerhfnew_abs_Pv4 & S4_pstorerhfnew_abs_Rt32 & S4_pstorerhfnew_abs_u6 unimpl

:S4_storerf_rr S4_storerf_rr_Rs32 S4_storerf_rr_Ru32 S4_storerf_rr_Rt32 S4_storerf_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storerf_rr_Rs32 & S4_storerf_rr_Ru32 & S4_storerf_rr_Rt32 & S4_storerf_rr_u2 unimpl

:S2_pstorerft_io S2_pstorerft_io_Pv4 S2_pstorerft_io_Rs32 S2_pstorerft_io_Rt32 S2_pstorerft_io_u6_1 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerft_io_Pv4 & S2_pstorerft_io_Rs32 & S2_pstorerft_io_Rt32 & S2_pstorerft_io_u6_1 unimpl

:S2_pstorerft_pi S2_pstorerft_pi_Rx32 S2_pstorerft_pi_Pv4 S2_pstorerft_pi_Rt32 S2_pstorerft_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerft_pi_Rx32 & S2_pstorerft_pi_Pv4 & S2_pstorerft_pi_Rt32 & S2_pstorerft_pi_s4_1 unimpl

:S2_pstorerff_io S2_pstorerff_io_Pv4 S2_pstorerff_io_Rs32 S2_pstorerff_io_Rt32 S2_pstorerff_io_u6_1 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerff_io_Pv4 & S2_pstorerff_io_Rs32 & S2_pstorerff_io_Rt32 & S2_pstorerff_io_u6_1 unimpl

:S2_pstorerff_pi S2_pstorerff_pi_Rx32 S2_pstorerff_pi_Pv4 S2_pstorerff_pi_Rt32 S2_pstorerff_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerff_pi_Rx32 & S2_pstorerff_pi_Pv4 & S2_pstorerff_pi_Rt32 & S2_pstorerff_pi_s4_1 unimpl

:S4_pstorerft_rr S4_pstorerft_rr_Pv4 S4_pstorerft_rr_Rs32 S4_pstorerft_rr_Ru32 S4_pstorerft_rr_Rt32 S4_pstorerft_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerft_rr_Pv4 & S4_pstorerft_rr_Rs32 & S4_pstorerft_rr_Ru32 & S4_pstorerft_rr_Rt32 & S4_pstorerft_rr_u2 unimpl

:S4_pstorerff_rr S4_pstorerff_rr_Pv4 S4_pstorerff_rr_Rs32 S4_pstorerff_rr_Ru32 S4_pstorerff_rr_Rt32 S4_pstorerff_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerff_rr_Pv4 & S4_pstorerff_rr_Rs32 & S4_pstorerff_rr_Ru32 & S4_pstorerff_rr_Rt32 & S4_pstorerff_rr_u2 unimpl

:S4_pstorerftnew_io S4_pstorerftnew_io_Pv4 S4_pstorerftnew_io_Rs32 S4_pstorerftnew_io_Rt32 S4_pstorerftnew_io_u6_1 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerftnew_io_Pv4 & S4_pstorerftnew_io_Rs32 & S4_pstorerftnew_io_Rt32 & S4_pstorerftnew_io_u6_1 unimpl

:S4_pstorerffnew_io S4_pstorerffnew_io_Pv4 S4_pstorerffnew_io_Rs32 S4_pstorerffnew_io_Rt32 S4_pstorerffnew_io_u6_1 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerffnew_io_Pv4 & S4_pstorerffnew_io_Rs32 & S4_pstorerffnew_io_Rt32 & S4_pstorerffnew_io_u6_1 unimpl

:S4_pstorerftnew_rr S4_pstorerftnew_rr_Pv4 S4_pstorerftnew_rr_Rs32 S4_pstorerftnew_rr_Ru32 S4_pstorerftnew_rr_Rt32 S4_pstorerftnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerftnew_rr_Pv4 & S4_pstorerftnew_rr_Rs32 & S4_pstorerftnew_rr_Ru32 & S4_pstorerftnew_rr_Rt32 & S4_pstorerftnew_rr_u2 unimpl

:S4_pstorerffnew_rr S4_pstorerffnew_rr_Pv4 S4_pstorerffnew_rr_Rs32 S4_pstorerffnew_rr_Ru32 S4_pstorerffnew_rr_Rt32 S4_pstorerffnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerffnew_rr_Pv4 & S4_pstorerffnew_rr_Rs32 & S4_pstorerffnew_rr_Ru32 & S4_pstorerffnew_rr_Rt32 & S4_pstorerffnew_rr_u2 unimpl

:S2_pstorerftnew_pi S2_pstorerftnew_pi_Rx32 S2_pstorerftnew_pi_Pv4 S2_pstorerftnew_pi_Rt32 S2_pstorerftnew_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerftnew_pi_Rx32 & S2_pstorerftnew_pi_Pv4 & S2_pstorerftnew_pi_Rt32 & S2_pstorerftnew_pi_s4_1 unimpl

:S2_pstorerffnew_pi S2_pstorerffnew_pi_Rx32 S2_pstorerffnew_pi_Pv4 S2_pstorerffnew_pi_Rt32 S2_pstorerffnew_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerffnew_pi_Rx32 & S2_pstorerffnew_pi_Pv4 & S2_pstorerffnew_pi_Rt32 & S2_pstorerffnew_pi_s4_1 unimpl

:S4_pstorerft_abs S4_pstorerft_abs_Pv4 S4_pstorerft_abs_Rt32 S4_pstorerft_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerft_abs_Pv4 & S4_pstorerft_abs_Rt32 & S4_pstorerft_abs_u6 unimpl

:S4_pstorerff_abs S4_pstorerff_abs_Pv4 S4_pstorerff_abs_Rt32 S4_pstorerff_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerff_abs_Pv4 & S4_pstorerff_abs_Rt32 & S4_pstorerff_abs_u6 unimpl

:S4_pstorerftnew_abs S4_pstorerftnew_abs_Pv4 S4_pstorerftnew_abs_Rt32 S4_pstorerftnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerftnew_abs_Pv4 & S4_pstorerftnew_abs_Rt32 & S4_pstorerftnew_abs_u6 unimpl

:S4_pstorerffnew_abs S4_pstorerffnew_abs_Pv4 S4_pstorerffnew_abs_Rt32 S4_pstorerffnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerffnew_abs_Pv4 & S4_pstorerffnew_abs_Rt32 & S4_pstorerffnew_abs_u6 unimpl

:S4_storeri_rr S4_storeri_rr_Rs32 S4_storeri_rr_Ru32 S4_storeri_rr_Rt32 S4_storeri_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storeri_rr_Rs32 & S4_storeri_rr_Ru32 & S4_storeri_rr_Rt32 & S4_storeri_rr_u2 unimpl

:S2_pstorerit_io S2_pstorerit_io_Pv4 S2_pstorerit_io_Rs32 S2_pstorerit_io_Rt32 S2_pstorerit_io_u6_2 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerit_io_Pv4 & S2_pstorerit_io_Rs32 & S2_pstorerit_io_Rt32 & S2_pstorerit_io_u6_2 unimpl

:S2_pstorerit_pi S2_pstorerit_pi_Rx32 S2_pstorerit_pi_Pv4 S2_pstorerit_pi_Rt32 S2_pstorerit_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerit_pi_Rx32 & S2_pstorerit_pi_Pv4 & S2_pstorerit_pi_Rt32 & S2_pstorerit_pi_s4_2 unimpl

:S2_pstorerif_io S2_pstorerif_io_Pv4 S2_pstorerif_io_Rs32 S2_pstorerif_io_Rt32 S2_pstorerif_io_u6_2 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerif_io_Pv4 & S2_pstorerif_io_Rs32 & S2_pstorerif_io_Rt32 & S2_pstorerif_io_u6_2 unimpl

:S2_pstorerif_pi S2_pstorerif_pi_Rx32 S2_pstorerif_pi_Pv4 S2_pstorerif_pi_Rt32 S2_pstorerif_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerif_pi_Rx32 & S2_pstorerif_pi_Pv4 & S2_pstorerif_pi_Rt32 & S2_pstorerif_pi_s4_2 unimpl

:S4_pstorerit_rr S4_pstorerit_rr_Pv4 S4_pstorerit_rr_Rs32 S4_pstorerit_rr_Ru32 S4_pstorerit_rr_Rt32 S4_pstorerit_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerit_rr_Pv4 & S4_pstorerit_rr_Rs32 & S4_pstorerit_rr_Ru32 & S4_pstorerit_rr_Rt32 & S4_pstorerit_rr_u2 unimpl

:S4_pstorerif_rr S4_pstorerif_rr_Pv4 S4_pstorerif_rr_Rs32 S4_pstorerif_rr_Ru32 S4_pstorerif_rr_Rt32 S4_pstorerif_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerif_rr_Pv4 & S4_pstorerif_rr_Rs32 & S4_pstorerif_rr_Ru32 & S4_pstorerif_rr_Rt32 & S4_pstorerif_rr_u2 unimpl

:S4_pstoreritnew_io S4_pstoreritnew_io_Pv4 S4_pstoreritnew_io_Rs32 S4_pstoreritnew_io_Rt32 S4_pstoreritnew_io_u6_2 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstoreritnew_io_Pv4 & S4_pstoreritnew_io_Rs32 & S4_pstoreritnew_io_Rt32 & S4_pstoreritnew_io_u6_2 unimpl

:S4_pstorerifnew_io S4_pstorerifnew_io_Pv4 S4_pstorerifnew_io_Rs32 S4_pstorerifnew_io_Rt32 S4_pstorerifnew_io_u6_2 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerifnew_io_Pv4 & S4_pstorerifnew_io_Rs32 & S4_pstorerifnew_io_Rt32 & S4_pstorerifnew_io_u6_2 unimpl

:S4_pstoreritnew_rr S4_pstoreritnew_rr_Pv4 S4_pstoreritnew_rr_Rs32 S4_pstoreritnew_rr_Ru32 S4_pstoreritnew_rr_Rt32 S4_pstoreritnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstoreritnew_rr_Pv4 & S4_pstoreritnew_rr_Rs32 & S4_pstoreritnew_rr_Ru32 & S4_pstoreritnew_rr_Rt32 & S4_pstoreritnew_rr_u2 unimpl

:S4_pstorerifnew_rr S4_pstorerifnew_rr_Pv4 S4_pstorerifnew_rr_Rs32 S4_pstorerifnew_rr_Ru32 S4_pstorerifnew_rr_Rt32 S4_pstorerifnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerifnew_rr_Pv4 & S4_pstorerifnew_rr_Rs32 & S4_pstorerifnew_rr_Ru32 & S4_pstorerifnew_rr_Rt32 & S4_pstorerifnew_rr_u2 unimpl

:S2_pstoreritnew_pi S2_pstoreritnew_pi_Rx32 S2_pstoreritnew_pi_Pv4 S2_pstoreritnew_pi_Rt32 S2_pstoreritnew_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstoreritnew_pi_Rx32 & S2_pstoreritnew_pi_Pv4 & S2_pstoreritnew_pi_Rt32 & S2_pstoreritnew_pi_s4_2 unimpl

:S2_pstorerifnew_pi S2_pstorerifnew_pi_Rx32 S2_pstorerifnew_pi_Pv4 S2_pstorerifnew_pi_Rt32 S2_pstorerifnew_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerifnew_pi_Rx32 & S2_pstorerifnew_pi_Pv4 & S2_pstorerifnew_pi_Rt32 & S2_pstorerifnew_pi_s4_2 unimpl

:S4_pstorerit_abs S4_pstorerit_abs_Pv4 S4_pstorerit_abs_Rt32 S4_pstorerit_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerit_abs_Pv4 & S4_pstorerit_abs_Rt32 & S4_pstorerit_abs_u6 unimpl

:S4_pstorerif_abs S4_pstorerif_abs_Pv4 S4_pstorerif_abs_Rt32 S4_pstorerif_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerif_abs_Pv4 & S4_pstorerif_abs_Rt32 & S4_pstorerif_abs_u6 unimpl

:S4_pstoreritnew_abs S4_pstoreritnew_abs_Pv4 S4_pstoreritnew_abs_Rt32 S4_pstoreritnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstoreritnew_abs_Pv4 & S4_pstoreritnew_abs_Rt32 & S4_pstoreritnew_abs_u6 unimpl

:S4_pstorerifnew_abs S4_pstorerifnew_abs_Pv4 S4_pstorerifnew_abs_Rt32 S4_pstorerifnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerifnew_abs_Pv4 & S4_pstorerifnew_abs_Rt32 & S4_pstorerifnew_abs_u6 unimpl

:S4_storerd_rr S4_storerd_rr_Rs32 S4_storerd_rr_Ru32 S4_storerd_rr_Rtt32 S4_storerd_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storerd_rr_Rs32 & S4_storerd_rr_Ru32 & S4_storerd_rr_Rtt32 & S4_storerd_rr_u2 unimpl

:S2_pstorerdt_io S2_pstorerdt_io_Pv4 S2_pstorerdt_io_Rs32 S2_pstorerdt_io_Rtt32 S2_pstorerdt_io_u6_3 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerdt_io_Pv4 & S2_pstorerdt_io_Rs32 & S2_pstorerdt_io_Rtt32 & S2_pstorerdt_io_u6_3 unimpl

:S2_pstorerdt_pi S2_pstorerdt_pi_Rx32 S2_pstorerdt_pi_Pv4 S2_pstorerdt_pi_Rtt32 S2_pstorerdt_pi_s4_3 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerdt_pi_Rx32 & S2_pstorerdt_pi_Pv4 & S2_pstorerdt_pi_Rtt32 & S2_pstorerdt_pi_s4_3 unimpl

:S2_pstorerdf_io S2_pstorerdf_io_Pv4 S2_pstorerdf_io_Rs32 S2_pstorerdf_io_Rtt32 S2_pstorerdf_io_u6_3 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerdf_io_Pv4 & S2_pstorerdf_io_Rs32 & S2_pstorerdf_io_Rtt32 & S2_pstorerdf_io_u6_3 unimpl

:S2_pstorerdf_pi S2_pstorerdf_pi_Rx32 S2_pstorerdf_pi_Pv4 S2_pstorerdf_pi_Rtt32 S2_pstorerdf_pi_s4_3 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerdf_pi_Rx32 & S2_pstorerdf_pi_Pv4 & S2_pstorerdf_pi_Rtt32 & S2_pstorerdf_pi_s4_3 unimpl

:S4_pstorerdt_rr S4_pstorerdt_rr_Pv4 S4_pstorerdt_rr_Rs32 S4_pstorerdt_rr_Ru32 S4_pstorerdt_rr_Rtt32 S4_pstorerdt_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerdt_rr_Pv4 & S4_pstorerdt_rr_Rs32 & S4_pstorerdt_rr_Ru32 & S4_pstorerdt_rr_Rtt32 & S4_pstorerdt_rr_u2 unimpl

:S4_pstorerdf_rr S4_pstorerdf_rr_Pv4 S4_pstorerdf_rr_Rs32 S4_pstorerdf_rr_Ru32 S4_pstorerdf_rr_Rtt32 S4_pstorerdf_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerdf_rr_Pv4 & S4_pstorerdf_rr_Rs32 & S4_pstorerdf_rr_Ru32 & S4_pstorerdf_rr_Rtt32 & S4_pstorerdf_rr_u2 unimpl

:S4_pstorerdtnew_io S4_pstorerdtnew_io_Pv4 S4_pstorerdtnew_io_Rs32 S4_pstorerdtnew_io_Rtt32 S4_pstorerdtnew_io_u6_3 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerdtnew_io_Pv4 & S4_pstorerdtnew_io_Rs32 & S4_pstorerdtnew_io_Rtt32 & S4_pstorerdtnew_io_u6_3 unimpl

:S4_pstorerdfnew_io S4_pstorerdfnew_io_Pv4 S4_pstorerdfnew_io_Rs32 S4_pstorerdfnew_io_Rtt32 S4_pstorerdfnew_io_u6_3 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerdfnew_io_Pv4 & S4_pstorerdfnew_io_Rs32 & S4_pstorerdfnew_io_Rtt32 & S4_pstorerdfnew_io_u6_3 unimpl

:S4_pstorerdtnew_rr S4_pstorerdtnew_rr_Pv4 S4_pstorerdtnew_rr_Rs32 S4_pstorerdtnew_rr_Ru32 S4_pstorerdtnew_rr_Rtt32 S4_pstorerdtnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerdtnew_rr_Pv4 & S4_pstorerdtnew_rr_Rs32 & S4_pstorerdtnew_rr_Ru32 & S4_pstorerdtnew_rr_Rtt32 & S4_pstorerdtnew_rr_u2 unimpl

:S4_pstorerdfnew_rr S4_pstorerdfnew_rr_Pv4 S4_pstorerdfnew_rr_Rs32 S4_pstorerdfnew_rr_Ru32 S4_pstorerdfnew_rr_Rtt32 S4_pstorerdfnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerdfnew_rr_Pv4 & S4_pstorerdfnew_rr_Rs32 & S4_pstorerdfnew_rr_Ru32 & S4_pstorerdfnew_rr_Rtt32 & S4_pstorerdfnew_rr_u2 unimpl

:S2_pstorerdtnew_pi S2_pstorerdtnew_pi_Rx32 S2_pstorerdtnew_pi_Pv4 S2_pstorerdtnew_pi_Rtt32 S2_pstorerdtnew_pi_s4_3 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerdtnew_pi_Rx32 & S2_pstorerdtnew_pi_Pv4 & S2_pstorerdtnew_pi_Rtt32 & S2_pstorerdtnew_pi_s4_3 unimpl

:S2_pstorerdfnew_pi S2_pstorerdfnew_pi_Rx32 S2_pstorerdfnew_pi_Pv4 S2_pstorerdfnew_pi_Rtt32 S2_pstorerdfnew_pi_s4_3 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerdfnew_pi_Rx32 & S2_pstorerdfnew_pi_Pv4 & S2_pstorerdfnew_pi_Rtt32 & S2_pstorerdfnew_pi_s4_3 unimpl

:S4_pstorerdt_abs S4_pstorerdt_abs_Pv4 S4_pstorerdt_abs_Rtt32 S4_pstorerdt_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerdt_abs_Pv4 & S4_pstorerdt_abs_Rtt32 & S4_pstorerdt_abs_u6 unimpl

:S4_pstorerdf_abs S4_pstorerdf_abs_Pv4 S4_pstorerdf_abs_Rtt32 S4_pstorerdf_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerdf_abs_Pv4 & S4_pstorerdf_abs_Rtt32 & S4_pstorerdf_abs_u6 unimpl

:S4_pstorerdtnew_abs S4_pstorerdtnew_abs_Pv4 S4_pstorerdtnew_abs_Rtt32 S4_pstorerdtnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerdtnew_abs_Pv4 & S4_pstorerdtnew_abs_Rtt32 & S4_pstorerdtnew_abs_u6 unimpl

:S4_pstorerdfnew_abs S4_pstorerdfnew_abs_Pv4 S4_pstorerdfnew_abs_Rtt32 S4_pstorerdfnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerdfnew_abs_Pv4 & S4_pstorerdfnew_abs_Rtt32 & S4_pstorerdfnew_abs_u6 unimpl

:S4_storerinew_rr S4_storerinew_rr_Rs32 S4_storerinew_rr_Ru32 S4_storerinew_rr_Nt8 S4_storerinew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storerinew_rr_Rs32 & S4_storerinew_rr_Ru32 & S4_storerinew_rr_Nt8 & S4_storerinew_rr_u2 & hasnew = 0                      unimpl

:S4_storerinew_rr S4_storerinew_rr_Rs32 S4_storerinew_rr_Ru32 "R"newreg".new" S4_storerinew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storerinew_rr_Rs32 & S4_storerinew_rr_Ru32 & S4_storerinew_rr_Nt8 & S4_storerinew_rr_u2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_pstorerinewt_io S2_pstorerinewt_io_Pv4 S2_pstorerinewt_io_Rs32 S2_pstorerinewt_io_Nt8 S2_pstorerinewt_io_u6_2 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerinewt_io_Pv4 & S2_pstorerinewt_io_Rs32 & S2_pstorerinewt_io_Nt8 & S2_pstorerinewt_io_u6_2 & hasnew = 0                      unimpl

:S2_pstorerinewt_io S2_pstorerinewt_io_Pv4 S2_pstorerinewt_io_Rs32 "R"newreg".new" S2_pstorerinewt_io_u6_2 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerinewt_io_Pv4 & S2_pstorerinewt_io_Rs32 & S2_pstorerinewt_io_Nt8 & S2_pstorerinewt_io_u6_2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_pstorerinewt_pi S2_pstorerinewt_pi_Rx32 S2_pstorerinewt_pi_Pv4 S2_pstorerinewt_pi_Nt8 S2_pstorerinewt_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewt_pi_Rx32 & S2_pstorerinewt_pi_Pv4 & S2_pstorerinewt_pi_Nt8 & S2_pstorerinewt_pi_s4_2 & hasnew = 0                      unimpl

:S2_pstorerinewt_pi S2_pstorerinewt_pi_Rx32 S2_pstorerinewt_pi_Pv4 "R"newreg".new" S2_pstorerinewt_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewt_pi_Rx32 & S2_pstorerinewt_pi_Pv4 & S2_pstorerinewt_pi_Nt8 & S2_pstorerinewt_pi_s4_2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_pstorerinewf_io S2_pstorerinewf_io_Pv4 S2_pstorerinewf_io_Rs32 S2_pstorerinewf_io_Nt8 S2_pstorerinewf_io_u6_2 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerinewf_io_Pv4 & S2_pstorerinewf_io_Rs32 & S2_pstorerinewf_io_Nt8 & S2_pstorerinewf_io_u6_2 & hasnew = 0                      unimpl

:S2_pstorerinewf_io S2_pstorerinewf_io_Pv4 S2_pstorerinewf_io_Rs32 "R"newreg".new" S2_pstorerinewf_io_u6_2 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerinewf_io_Pv4 & S2_pstorerinewf_io_Rs32 & S2_pstorerinewf_io_Nt8 & S2_pstorerinewf_io_u6_2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_pstorerinewf_pi S2_pstorerinewf_pi_Rx32 S2_pstorerinewf_pi_Pv4 S2_pstorerinewf_pi_Nt8 S2_pstorerinewf_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewf_pi_Rx32 & S2_pstorerinewf_pi_Pv4 & S2_pstorerinewf_pi_Nt8 & S2_pstorerinewf_pi_s4_2 & hasnew = 0                      unimpl

:S2_pstorerinewf_pi S2_pstorerinewf_pi_Rx32 S2_pstorerinewf_pi_Pv4 "R"newreg".new" S2_pstorerinewf_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewf_pi_Rx32 & S2_pstorerinewf_pi_Pv4 & S2_pstorerinewf_pi_Nt8 & S2_pstorerinewf_pi_s4_2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerinewt_rr S4_pstorerinewt_rr_Pv4 S4_pstorerinewt_rr_Rs32 S4_pstorerinewt_rr_Ru32 S4_pstorerinewt_rr_Nt8 S4_pstorerinewt_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerinewt_rr_Pv4 & S4_pstorerinewt_rr_Rs32 & S4_pstorerinewt_rr_Ru32 & S4_pstorerinewt_rr_Nt8 & S4_pstorerinewt_rr_u2 & hasnew = 0                      unimpl

:S4_pstorerinewt_rr S4_pstorerinewt_rr_Pv4 S4_pstorerinewt_rr_Rs32 S4_pstorerinewt_rr_Ru32 "R"newreg".new" S4_pstorerinewt_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerinewt_rr_Pv4 & S4_pstorerinewt_rr_Rs32 & S4_pstorerinewt_rr_Ru32 & S4_pstorerinewt_rr_Nt8 & S4_pstorerinewt_rr_u2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerinewf_rr S4_pstorerinewf_rr_Pv4 S4_pstorerinewf_rr_Rs32 S4_pstorerinewf_rr_Ru32 S4_pstorerinewf_rr_Nt8 S4_pstorerinewf_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerinewf_rr_Pv4 & S4_pstorerinewf_rr_Rs32 & S4_pstorerinewf_rr_Ru32 & S4_pstorerinewf_rr_Nt8 & S4_pstorerinewf_rr_u2 & hasnew = 0                      unimpl

:S4_pstorerinewf_rr S4_pstorerinewf_rr_Pv4 S4_pstorerinewf_rr_Rs32 S4_pstorerinewf_rr_Ru32 "R"newreg".new" S4_pstorerinewf_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerinewf_rr_Pv4 & S4_pstorerinewf_rr_Rs32 & S4_pstorerinewf_rr_Ru32 & S4_pstorerinewf_rr_Nt8 & S4_pstorerinewf_rr_u2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerinewtnew_io S4_pstorerinewtnew_io_Pv4 S4_pstorerinewtnew_io_Rs32 S4_pstorerinewtnew_io_Nt8 S4_pstorerinewtnew_io_u6_2 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerinewtnew_io_Pv4 & S4_pstorerinewtnew_io_Rs32 & S4_pstorerinewtnew_io_Nt8 & S4_pstorerinewtnew_io_u6_2 & hasnew = 0                      unimpl

:S4_pstorerinewtnew_io S4_pstorerinewtnew_io_Pv4 S4_pstorerinewtnew_io_Rs32 "R"newreg".new" S4_pstorerinewtnew_io_u6_2 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerinewtnew_io_Pv4 & S4_pstorerinewtnew_io_Rs32 & S4_pstorerinewtnew_io_Nt8 & S4_pstorerinewtnew_io_u6_2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerinewfnew_io S4_pstorerinewfnew_io_Pv4 S4_pstorerinewfnew_io_Rs32 S4_pstorerinewfnew_io_Nt8 S4_pstorerinewfnew_io_u6_2 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerinewfnew_io_Pv4 & S4_pstorerinewfnew_io_Rs32 & S4_pstorerinewfnew_io_Nt8 & S4_pstorerinewfnew_io_u6_2 & hasnew = 0                      unimpl

:S4_pstorerinewfnew_io S4_pstorerinewfnew_io_Pv4 S4_pstorerinewfnew_io_Rs32 "R"newreg".new" S4_pstorerinewfnew_io_u6_2 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerinewfnew_io_Pv4 & S4_pstorerinewfnew_io_Rs32 & S4_pstorerinewfnew_io_Nt8 & S4_pstorerinewfnew_io_u6_2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerinewtnew_rr S4_pstorerinewtnew_rr_Pv4 S4_pstorerinewtnew_rr_Rs32 S4_pstorerinewtnew_rr_Ru32 S4_pstorerinewtnew_rr_Nt8 S4_pstorerinewtnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerinewtnew_rr_Pv4 & S4_pstorerinewtnew_rr_Rs32 & S4_pstorerinewtnew_rr_Ru32 & S4_pstorerinewtnew_rr_Nt8 & S4_pstorerinewtnew_rr_u2 & hasnew = 0                      unimpl

:S4_pstorerinewtnew_rr S4_pstorerinewtnew_rr_Pv4 S4_pstorerinewtnew_rr_Rs32 S4_pstorerinewtnew_rr_Ru32 "R"newreg".new" S4_pstorerinewtnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerinewtnew_rr_Pv4 & S4_pstorerinewtnew_rr_Rs32 & S4_pstorerinewtnew_rr_Ru32 & S4_pstorerinewtnew_rr_Nt8 & S4_pstorerinewtnew_rr_u2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerinewfnew_rr S4_pstorerinewfnew_rr_Pv4 S4_pstorerinewfnew_rr_Rs32 S4_pstorerinewfnew_rr_Ru32 S4_pstorerinewfnew_rr_Nt8 S4_pstorerinewfnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerinewfnew_rr_Pv4 & S4_pstorerinewfnew_rr_Rs32 & S4_pstorerinewfnew_rr_Ru32 & S4_pstorerinewfnew_rr_Nt8 & S4_pstorerinewfnew_rr_u2 & hasnew = 0                      unimpl

:S4_pstorerinewfnew_rr S4_pstorerinewfnew_rr_Pv4 S4_pstorerinewfnew_rr_Rs32 S4_pstorerinewfnew_rr_Ru32 "R"newreg".new" S4_pstorerinewfnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerinewfnew_rr_Pv4 & S4_pstorerinewfnew_rr_Rs32 & S4_pstorerinewfnew_rr_Ru32 & S4_pstorerinewfnew_rr_Nt8 & S4_pstorerinewfnew_rr_u2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_pstorerinewtnew_pi S2_pstorerinewtnew_pi_Rx32 S2_pstorerinewtnew_pi_Pv4 S2_pstorerinewtnew_pi_Nt8 S2_pstorerinewtnew_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewtnew_pi_Rx32 & S2_pstorerinewtnew_pi_Pv4 & S2_pstorerinewtnew_pi_Nt8 & S2_pstorerinewtnew_pi_s4_2 & hasnew = 0                      unimpl

:S2_pstorerinewtnew_pi S2_pstorerinewtnew_pi_Rx32 S2_pstorerinewtnew_pi_Pv4 "R"newreg".new" S2_pstorerinewtnew_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewtnew_pi_Rx32 & S2_pstorerinewtnew_pi_Pv4 & S2_pstorerinewtnew_pi_Nt8 & S2_pstorerinewtnew_pi_s4_2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_pstorerinewfnew_pi S2_pstorerinewfnew_pi_Rx32 S2_pstorerinewfnew_pi_Pv4 S2_pstorerinewfnew_pi_Nt8 S2_pstorerinewfnew_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewfnew_pi_Rx32 & S2_pstorerinewfnew_pi_Pv4 & S2_pstorerinewfnew_pi_Nt8 & S2_pstorerinewfnew_pi_s4_2 & hasnew = 0                      unimpl

:S2_pstorerinewfnew_pi S2_pstorerinewfnew_pi_Rx32 S2_pstorerinewfnew_pi_Pv4 "R"newreg".new" S2_pstorerinewfnew_pi_s4_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewfnew_pi_Rx32 & S2_pstorerinewfnew_pi_Pv4 & S2_pstorerinewfnew_pi_Nt8 & S2_pstorerinewfnew_pi_s4_2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerinewt_abs S4_pstorerinewt_abs_Pv4 S4_pstorerinewt_abs_Nt8 S4_pstorerinewt_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerinewt_abs_Pv4 & S4_pstorerinewt_abs_Nt8 & S4_pstorerinewt_abs_u6 & hasnew = 0                      unimpl

:S4_pstorerinewt_abs S4_pstorerinewt_abs_Pv4 "R"newreg".new" S4_pstorerinewt_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerinewt_abs_Pv4 & S4_pstorerinewt_abs_Nt8 & S4_pstorerinewt_abs_u6 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerinewf_abs S4_pstorerinewf_abs_Pv4 S4_pstorerinewf_abs_Nt8 S4_pstorerinewf_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerinewf_abs_Pv4 & S4_pstorerinewf_abs_Nt8 & S4_pstorerinewf_abs_u6 & hasnew = 0                      unimpl

:S4_pstorerinewf_abs S4_pstorerinewf_abs_Pv4 "R"newreg".new" S4_pstorerinewf_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerinewf_abs_Pv4 & S4_pstorerinewf_abs_Nt8 & S4_pstorerinewf_abs_u6 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerinewtnew_abs S4_pstorerinewtnew_abs_Pv4 S4_pstorerinewtnew_abs_Nt8 S4_pstorerinewtnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerinewtnew_abs_Pv4 & S4_pstorerinewtnew_abs_Nt8 & S4_pstorerinewtnew_abs_u6 & hasnew = 0                      unimpl

:S4_pstorerinewtnew_abs S4_pstorerinewtnew_abs_Pv4 "R"newreg".new" S4_pstorerinewtnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerinewtnew_abs_Pv4 & S4_pstorerinewtnew_abs_Nt8 & S4_pstorerinewtnew_abs_u6 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerinewfnew_abs S4_pstorerinewfnew_abs_Pv4 S4_pstorerinewfnew_abs_Nt8 S4_pstorerinewfnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerinewfnew_abs_Pv4 & S4_pstorerinewfnew_abs_Nt8 & S4_pstorerinewfnew_abs_u6 & hasnew = 0                      unimpl

:S4_pstorerinewfnew_abs S4_pstorerinewfnew_abs_Pv4 "R"newreg".new" S4_pstorerinewfnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerinewfnew_abs_Pv4 & S4_pstorerinewfnew_abs_Nt8 & S4_pstorerinewfnew_abs_u6 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_storerbnew_rr S4_storerbnew_rr_Rs32 S4_storerbnew_rr_Ru32 S4_storerbnew_rr_Nt8 S4_storerbnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storerbnew_rr_Rs32 & S4_storerbnew_rr_Ru32 & S4_storerbnew_rr_Nt8 & S4_storerbnew_rr_u2 & hasnew = 0                      unimpl

:S4_storerbnew_rr S4_storerbnew_rr_Rs32 S4_storerbnew_rr_Ru32 "R"newreg".new" S4_storerbnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storerbnew_rr_Rs32 & S4_storerbnew_rr_Ru32 & S4_storerbnew_rr_Nt8 & S4_storerbnew_rr_u2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_pstorerbnewt_io S2_pstorerbnewt_io_Pv4 S2_pstorerbnewt_io_Rs32 S2_pstorerbnewt_io_Nt8 S2_pstorerbnewt_io_u6_0 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerbnewt_io_Pv4 & S2_pstorerbnewt_io_Rs32 & S2_pstorerbnewt_io_Nt8 & S2_pstorerbnewt_io_u6_0 & hasnew = 0                      unimpl

:S2_pstorerbnewt_io S2_pstorerbnewt_io_Pv4 S2_pstorerbnewt_io_Rs32 "R"newreg".new" S2_pstorerbnewt_io_u6_0 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerbnewt_io_Pv4 & S2_pstorerbnewt_io_Rs32 & S2_pstorerbnewt_io_Nt8 & S2_pstorerbnewt_io_u6_0 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_pstorerbnewt_pi S2_pstorerbnewt_pi_Rx32 S2_pstorerbnewt_pi_Pv4 S2_pstorerbnewt_pi_Nt8 S2_pstorerbnewt_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewt_pi_Rx32 & S2_pstorerbnewt_pi_Pv4 & S2_pstorerbnewt_pi_Nt8 & S2_pstorerbnewt_pi_s4_0 & hasnew = 0                      unimpl

:S2_pstorerbnewt_pi S2_pstorerbnewt_pi_Rx32 S2_pstorerbnewt_pi_Pv4 "R"newreg".new" S2_pstorerbnewt_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewt_pi_Rx32 & S2_pstorerbnewt_pi_Pv4 & S2_pstorerbnewt_pi_Nt8 & S2_pstorerbnewt_pi_s4_0 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_pstorerbnewf_io S2_pstorerbnewf_io_Pv4 S2_pstorerbnewf_io_Rs32 S2_pstorerbnewf_io_Nt8 S2_pstorerbnewf_io_u6_0 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerbnewf_io_Pv4 & S2_pstorerbnewf_io_Rs32 & S2_pstorerbnewf_io_Nt8 & S2_pstorerbnewf_io_u6_0 & hasnew = 0                      unimpl

:S2_pstorerbnewf_io S2_pstorerbnewf_io_Pv4 S2_pstorerbnewf_io_Rs32 "R"newreg".new" S2_pstorerbnewf_io_u6_0 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerbnewf_io_Pv4 & S2_pstorerbnewf_io_Rs32 & S2_pstorerbnewf_io_Nt8 & S2_pstorerbnewf_io_u6_0 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_pstorerbnewf_pi S2_pstorerbnewf_pi_Rx32 S2_pstorerbnewf_pi_Pv4 S2_pstorerbnewf_pi_Nt8 S2_pstorerbnewf_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewf_pi_Rx32 & S2_pstorerbnewf_pi_Pv4 & S2_pstorerbnewf_pi_Nt8 & S2_pstorerbnewf_pi_s4_0 & hasnew = 0                      unimpl

:S2_pstorerbnewf_pi S2_pstorerbnewf_pi_Rx32 S2_pstorerbnewf_pi_Pv4 "R"newreg".new" S2_pstorerbnewf_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewf_pi_Rx32 & S2_pstorerbnewf_pi_Pv4 & S2_pstorerbnewf_pi_Nt8 & S2_pstorerbnewf_pi_s4_0 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerbnewt_rr S4_pstorerbnewt_rr_Pv4 S4_pstorerbnewt_rr_Rs32 S4_pstorerbnewt_rr_Ru32 S4_pstorerbnewt_rr_Nt8 S4_pstorerbnewt_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerbnewt_rr_Pv4 & S4_pstorerbnewt_rr_Rs32 & S4_pstorerbnewt_rr_Ru32 & S4_pstorerbnewt_rr_Nt8 & S4_pstorerbnewt_rr_u2 & hasnew = 0                      unimpl

:S4_pstorerbnewt_rr S4_pstorerbnewt_rr_Pv4 S4_pstorerbnewt_rr_Rs32 S4_pstorerbnewt_rr_Ru32 "R"newreg".new" S4_pstorerbnewt_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerbnewt_rr_Pv4 & S4_pstorerbnewt_rr_Rs32 & S4_pstorerbnewt_rr_Ru32 & S4_pstorerbnewt_rr_Nt8 & S4_pstorerbnewt_rr_u2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerbnewf_rr S4_pstorerbnewf_rr_Pv4 S4_pstorerbnewf_rr_Rs32 S4_pstorerbnewf_rr_Ru32 S4_pstorerbnewf_rr_Nt8 S4_pstorerbnewf_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerbnewf_rr_Pv4 & S4_pstorerbnewf_rr_Rs32 & S4_pstorerbnewf_rr_Ru32 & S4_pstorerbnewf_rr_Nt8 & S4_pstorerbnewf_rr_u2 & hasnew = 0                      unimpl

:S4_pstorerbnewf_rr S4_pstorerbnewf_rr_Pv4 S4_pstorerbnewf_rr_Rs32 S4_pstorerbnewf_rr_Ru32 "R"newreg".new" S4_pstorerbnewf_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerbnewf_rr_Pv4 & S4_pstorerbnewf_rr_Rs32 & S4_pstorerbnewf_rr_Ru32 & S4_pstorerbnewf_rr_Nt8 & S4_pstorerbnewf_rr_u2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerbnewtnew_io S4_pstorerbnewtnew_io_Pv4 S4_pstorerbnewtnew_io_Rs32 S4_pstorerbnewtnew_io_Nt8 S4_pstorerbnewtnew_io_u6_0 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerbnewtnew_io_Pv4 & S4_pstorerbnewtnew_io_Rs32 & S4_pstorerbnewtnew_io_Nt8 & S4_pstorerbnewtnew_io_u6_0 & hasnew = 0                      unimpl

:S4_pstorerbnewtnew_io S4_pstorerbnewtnew_io_Pv4 S4_pstorerbnewtnew_io_Rs32 "R"newreg".new" S4_pstorerbnewtnew_io_u6_0 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerbnewtnew_io_Pv4 & S4_pstorerbnewtnew_io_Rs32 & S4_pstorerbnewtnew_io_Nt8 & S4_pstorerbnewtnew_io_u6_0 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerbnewfnew_io S4_pstorerbnewfnew_io_Pv4 S4_pstorerbnewfnew_io_Rs32 S4_pstorerbnewfnew_io_Nt8 S4_pstorerbnewfnew_io_u6_0 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerbnewfnew_io_Pv4 & S4_pstorerbnewfnew_io_Rs32 & S4_pstorerbnewfnew_io_Nt8 & S4_pstorerbnewfnew_io_u6_0 & hasnew = 0                      unimpl

:S4_pstorerbnewfnew_io S4_pstorerbnewfnew_io_Pv4 S4_pstorerbnewfnew_io_Rs32 "R"newreg".new" S4_pstorerbnewfnew_io_u6_0 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerbnewfnew_io_Pv4 & S4_pstorerbnewfnew_io_Rs32 & S4_pstorerbnewfnew_io_Nt8 & S4_pstorerbnewfnew_io_u6_0 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerbnewtnew_rr S4_pstorerbnewtnew_rr_Pv4 S4_pstorerbnewtnew_rr_Rs32 S4_pstorerbnewtnew_rr_Ru32 S4_pstorerbnewtnew_rr_Nt8 S4_pstorerbnewtnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerbnewtnew_rr_Pv4 & S4_pstorerbnewtnew_rr_Rs32 & S4_pstorerbnewtnew_rr_Ru32 & S4_pstorerbnewtnew_rr_Nt8 & S4_pstorerbnewtnew_rr_u2 & hasnew = 0                      unimpl

:S4_pstorerbnewtnew_rr S4_pstorerbnewtnew_rr_Pv4 S4_pstorerbnewtnew_rr_Rs32 S4_pstorerbnewtnew_rr_Ru32 "R"newreg".new" S4_pstorerbnewtnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerbnewtnew_rr_Pv4 & S4_pstorerbnewtnew_rr_Rs32 & S4_pstorerbnewtnew_rr_Ru32 & S4_pstorerbnewtnew_rr_Nt8 & S4_pstorerbnewtnew_rr_u2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerbnewfnew_rr S4_pstorerbnewfnew_rr_Pv4 S4_pstorerbnewfnew_rr_Rs32 S4_pstorerbnewfnew_rr_Ru32 S4_pstorerbnewfnew_rr_Nt8 S4_pstorerbnewfnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerbnewfnew_rr_Pv4 & S4_pstorerbnewfnew_rr_Rs32 & S4_pstorerbnewfnew_rr_Ru32 & S4_pstorerbnewfnew_rr_Nt8 & S4_pstorerbnewfnew_rr_u2 & hasnew = 0                      unimpl

:S4_pstorerbnewfnew_rr S4_pstorerbnewfnew_rr_Pv4 S4_pstorerbnewfnew_rr_Rs32 S4_pstorerbnewfnew_rr_Ru32 "R"newreg".new" S4_pstorerbnewfnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerbnewfnew_rr_Pv4 & S4_pstorerbnewfnew_rr_Rs32 & S4_pstorerbnewfnew_rr_Ru32 & S4_pstorerbnewfnew_rr_Nt8 & S4_pstorerbnewfnew_rr_u2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_pstorerbnewtnew_pi S2_pstorerbnewtnew_pi_Rx32 S2_pstorerbnewtnew_pi_Pv4 S2_pstorerbnewtnew_pi_Nt8 S2_pstorerbnewtnew_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewtnew_pi_Rx32 & S2_pstorerbnewtnew_pi_Pv4 & S2_pstorerbnewtnew_pi_Nt8 & S2_pstorerbnewtnew_pi_s4_0 & hasnew = 0                      unimpl

:S2_pstorerbnewtnew_pi S2_pstorerbnewtnew_pi_Rx32 S2_pstorerbnewtnew_pi_Pv4 "R"newreg".new" S2_pstorerbnewtnew_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewtnew_pi_Rx32 & S2_pstorerbnewtnew_pi_Pv4 & S2_pstorerbnewtnew_pi_Nt8 & S2_pstorerbnewtnew_pi_s4_0 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_pstorerbnewfnew_pi S2_pstorerbnewfnew_pi_Rx32 S2_pstorerbnewfnew_pi_Pv4 S2_pstorerbnewfnew_pi_Nt8 S2_pstorerbnewfnew_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewfnew_pi_Rx32 & S2_pstorerbnewfnew_pi_Pv4 & S2_pstorerbnewfnew_pi_Nt8 & S2_pstorerbnewfnew_pi_s4_0 & hasnew = 0                      unimpl

:S2_pstorerbnewfnew_pi S2_pstorerbnewfnew_pi_Rx32 S2_pstorerbnewfnew_pi_Pv4 "R"newreg".new" S2_pstorerbnewfnew_pi_s4_0 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewfnew_pi_Rx32 & S2_pstorerbnewfnew_pi_Pv4 & S2_pstorerbnewfnew_pi_Nt8 & S2_pstorerbnewfnew_pi_s4_0 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerbnewt_abs S4_pstorerbnewt_abs_Pv4 S4_pstorerbnewt_abs_Nt8 S4_pstorerbnewt_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerbnewt_abs_Pv4 & S4_pstorerbnewt_abs_Nt8 & S4_pstorerbnewt_abs_u6 & hasnew = 0                      unimpl

:S4_pstorerbnewt_abs S4_pstorerbnewt_abs_Pv4 "R"newreg".new" S4_pstorerbnewt_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerbnewt_abs_Pv4 & S4_pstorerbnewt_abs_Nt8 & S4_pstorerbnewt_abs_u6 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerbnewf_abs S4_pstorerbnewf_abs_Pv4 S4_pstorerbnewf_abs_Nt8 S4_pstorerbnewf_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerbnewf_abs_Pv4 & S4_pstorerbnewf_abs_Nt8 & S4_pstorerbnewf_abs_u6 & hasnew = 0                      unimpl

:S4_pstorerbnewf_abs S4_pstorerbnewf_abs_Pv4 "R"newreg".new" S4_pstorerbnewf_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerbnewf_abs_Pv4 & S4_pstorerbnewf_abs_Nt8 & S4_pstorerbnewf_abs_u6 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerbnewtnew_abs S4_pstorerbnewtnew_abs_Pv4 S4_pstorerbnewtnew_abs_Nt8 S4_pstorerbnewtnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerbnewtnew_abs_Pv4 & S4_pstorerbnewtnew_abs_Nt8 & S4_pstorerbnewtnew_abs_u6 & hasnew = 0                      unimpl

:S4_pstorerbnewtnew_abs S4_pstorerbnewtnew_abs_Pv4 "R"newreg".new" S4_pstorerbnewtnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerbnewtnew_abs_Pv4 & S4_pstorerbnewtnew_abs_Nt8 & S4_pstorerbnewtnew_abs_u6 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerbnewfnew_abs S4_pstorerbnewfnew_abs_Pv4 S4_pstorerbnewfnew_abs_Nt8 S4_pstorerbnewfnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerbnewfnew_abs_Pv4 & S4_pstorerbnewfnew_abs_Nt8 & S4_pstorerbnewfnew_abs_u6 & hasnew = 0                      unimpl

:S4_pstorerbnewfnew_abs S4_pstorerbnewfnew_abs_Pv4 "R"newreg".new" S4_pstorerbnewfnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerbnewfnew_abs_Pv4 & S4_pstorerbnewfnew_abs_Nt8 & S4_pstorerbnewfnew_abs_u6 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_storerhnew_rr S4_storerhnew_rr_Rs32 S4_storerhnew_rr_Ru32 S4_storerhnew_rr_Nt8 S4_storerhnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 1 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storerhnew_rr_Rs32 & S4_storerhnew_rr_Ru32 & S4_storerhnew_rr_Nt8 & S4_storerhnew_rr_u2 & hasnew = 0                      unimpl

:S4_storerhnew_rr S4_storerhnew_rr_Rs32 S4_storerhnew_rr_Ru32 "R"newreg".new" S4_storerhnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 1 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storerhnew_rr_Rs32 & S4_storerhnew_rr_Ru32 & S4_storerhnew_rr_Nt8 & S4_storerhnew_rr_u2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_pstorerhnewt_io S2_pstorerhnewt_io_Pv4 S2_pstorerhnewt_io_Rs32 S2_pstorerhnewt_io_Nt8 S2_pstorerhnewt_io_u6_1 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerhnewt_io_Pv4 & S2_pstorerhnewt_io_Rs32 & S2_pstorerhnewt_io_Nt8 & S2_pstorerhnewt_io_u6_1 & hasnew = 0                      unimpl

:S2_pstorerhnewt_io S2_pstorerhnewt_io_Pv4 S2_pstorerhnewt_io_Rs32 "R"newreg".new" S2_pstorerhnewt_io_u6_1 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerhnewt_io_Pv4 & S2_pstorerhnewt_io_Rs32 & S2_pstorerhnewt_io_Nt8 & S2_pstorerhnewt_io_u6_1 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_pstorerhnewt_pi S2_pstorerhnewt_pi_Rx32 S2_pstorerhnewt_pi_Pv4 S2_pstorerhnewt_pi_Nt8 S2_pstorerhnewt_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewt_pi_Rx32 & S2_pstorerhnewt_pi_Pv4 & S2_pstorerhnewt_pi_Nt8 & S2_pstorerhnewt_pi_s4_1 & hasnew = 0                      unimpl

:S2_pstorerhnewt_pi S2_pstorerhnewt_pi_Rx32 S2_pstorerhnewt_pi_Pv4 "R"newreg".new" S2_pstorerhnewt_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewt_pi_Rx32 & S2_pstorerhnewt_pi_Pv4 & S2_pstorerhnewt_pi_Nt8 & S2_pstorerhnewt_pi_s4_1 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_pstorerhnewf_io S2_pstorerhnewf_io_Pv4 S2_pstorerhnewf_io_Rs32 S2_pstorerhnewf_io_Nt8 S2_pstorerhnewf_io_u6_1 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerhnewf_io_Pv4 & S2_pstorerhnewf_io_Rs32 & S2_pstorerhnewf_io_Nt8 & S2_pstorerhnewf_io_u6_1 & hasnew = 0                      unimpl

:S2_pstorerhnewf_io S2_pstorerhnewf_io_Pv4 S2_pstorerhnewf_io_Rs32 "R"newreg".new" S2_pstorerhnewf_io_u6_1 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_pstorerhnewf_io_Pv4 & S2_pstorerhnewf_io_Rs32 & S2_pstorerhnewf_io_Nt8 & S2_pstorerhnewf_io_u6_1 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_pstorerhnewf_pi S2_pstorerhnewf_pi_Rx32 S2_pstorerhnewf_pi_Pv4 S2_pstorerhnewf_pi_Nt8 S2_pstorerhnewf_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewf_pi_Rx32 & S2_pstorerhnewf_pi_Pv4 & S2_pstorerhnewf_pi_Nt8 & S2_pstorerhnewf_pi_s4_1 & hasnew = 0                      unimpl

:S2_pstorerhnewf_pi S2_pstorerhnewf_pi_Rx32 S2_pstorerhnewf_pi_Pv4 "R"newreg".new" S2_pstorerhnewf_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewf_pi_Rx32 & S2_pstorerhnewf_pi_Pv4 & S2_pstorerhnewf_pi_Nt8 & S2_pstorerhnewf_pi_s4_1 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerhnewt_rr S4_pstorerhnewt_rr_Pv4 S4_pstorerhnewt_rr_Rs32 S4_pstorerhnewt_rr_Ru32 S4_pstorerhnewt_rr_Nt8 S4_pstorerhnewt_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 1 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerhnewt_rr_Pv4 & S4_pstorerhnewt_rr_Rs32 & S4_pstorerhnewt_rr_Ru32 & S4_pstorerhnewt_rr_Nt8 & S4_pstorerhnewt_rr_u2 & hasnew = 0                      unimpl

:S4_pstorerhnewt_rr S4_pstorerhnewt_rr_Pv4 S4_pstorerhnewt_rr_Rs32 S4_pstorerhnewt_rr_Ru32 "R"newreg".new" S4_pstorerhnewt_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 1 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerhnewt_rr_Pv4 & S4_pstorerhnewt_rr_Rs32 & S4_pstorerhnewt_rr_Ru32 & S4_pstorerhnewt_rr_Nt8 & S4_pstorerhnewt_rr_u2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerhnewf_rr S4_pstorerhnewf_rr_Pv4 S4_pstorerhnewf_rr_Rs32 S4_pstorerhnewf_rr_Ru32 S4_pstorerhnewf_rr_Nt8 S4_pstorerhnewf_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 1 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerhnewf_rr_Pv4 & S4_pstorerhnewf_rr_Rs32 & S4_pstorerhnewf_rr_Ru32 & S4_pstorerhnewf_rr_Nt8 & S4_pstorerhnewf_rr_u2 & hasnew = 0                      unimpl

:S4_pstorerhnewf_rr S4_pstorerhnewf_rr_Pv4 S4_pstorerhnewf_rr_Rs32 S4_pstorerhnewf_rr_Ru32 "R"newreg".new" S4_pstorerhnewf_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 1 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerhnewf_rr_Pv4 & S4_pstorerhnewf_rr_Rs32 & S4_pstorerhnewf_rr_Ru32 & S4_pstorerhnewf_rr_Nt8 & S4_pstorerhnewf_rr_u2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerhnewtnew_io S4_pstorerhnewtnew_io_Pv4 S4_pstorerhnewtnew_io_Rs32 S4_pstorerhnewtnew_io_Nt8 S4_pstorerhnewtnew_io_u6_1 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerhnewtnew_io_Pv4 & S4_pstorerhnewtnew_io_Rs32 & S4_pstorerhnewtnew_io_Nt8 & S4_pstorerhnewtnew_io_u6_1 & hasnew = 0                      unimpl

:S4_pstorerhnewtnew_io S4_pstorerhnewtnew_io_Pv4 S4_pstorerhnewtnew_io_Rs32 "R"newreg".new" S4_pstorerhnewtnew_io_u6_1 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerhnewtnew_io_Pv4 & S4_pstorerhnewtnew_io_Rs32 & S4_pstorerhnewtnew_io_Nt8 & S4_pstorerhnewtnew_io_u6_1 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerhnewfnew_io S4_pstorerhnewfnew_io_Pv4 S4_pstorerhnewfnew_io_Rs32 S4_pstorerhnewfnew_io_Nt8 S4_pstorerhnewfnew_io_u6_1 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerhnewfnew_io_Pv4 & S4_pstorerhnewfnew_io_Rs32 & S4_pstorerhnewfnew_io_Nt8 & S4_pstorerhnewfnew_io_u6_1 & hasnew = 0                      unimpl

:S4_pstorerhnewfnew_io S4_pstorerhnewfnew_io_Pv4 S4_pstorerhnewfnew_io_Rs32 "R"newreg".new" S4_pstorerhnewfnew_io_u6_1 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S4_pstorerhnewfnew_io_Pv4 & S4_pstorerhnewfnew_io_Rs32 & S4_pstorerhnewfnew_io_Nt8 & S4_pstorerhnewfnew_io_u6_1 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerhnewtnew_rr S4_pstorerhnewtnew_rr_Pv4 S4_pstorerhnewtnew_rr_Rs32 S4_pstorerhnewtnew_rr_Ru32 S4_pstorerhnewtnew_rr_Nt8 S4_pstorerhnewtnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 1 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerhnewtnew_rr_Pv4 & S4_pstorerhnewtnew_rr_Rs32 & S4_pstorerhnewtnew_rr_Ru32 & S4_pstorerhnewtnew_rr_Nt8 & S4_pstorerhnewtnew_rr_u2 & hasnew = 0                      unimpl

:S4_pstorerhnewtnew_rr S4_pstorerhnewtnew_rr_Pv4 S4_pstorerhnewtnew_rr_Rs32 S4_pstorerhnewtnew_rr_Ru32 "R"newreg".new" S4_pstorerhnewtnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 1 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerhnewtnew_rr_Pv4 & S4_pstorerhnewtnew_rr_Rs32 & S4_pstorerhnewtnew_rr_Ru32 & S4_pstorerhnewtnew_rr_Nt8 & S4_pstorerhnewtnew_rr_u2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerhnewfnew_rr S4_pstorerhnewfnew_rr_Pv4 S4_pstorerhnewfnew_rr_Rs32 S4_pstorerhnewfnew_rr_Ru32 S4_pstorerhnewfnew_rr_Nt8 S4_pstorerhnewfnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 1 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerhnewfnew_rr_Pv4 & S4_pstorerhnewfnew_rr_Rs32 & S4_pstorerhnewfnew_rr_Ru32 & S4_pstorerhnewfnew_rr_Nt8 & S4_pstorerhnewfnew_rr_u2 & hasnew = 0                      unimpl

:S4_pstorerhnewfnew_rr S4_pstorerhnewfnew_rr_Pv4 S4_pstorerhnewfnew_rr_Rs32 S4_pstorerhnewfnew_rr_Ru32 "R"newreg".new" S4_pstorerhnewfnew_rr_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 1 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_pstorerhnewfnew_rr_Pv4 & S4_pstorerhnewfnew_rr_Rs32 & S4_pstorerhnewfnew_rr_Ru32 & S4_pstorerhnewfnew_rr_Nt8 & S4_pstorerhnewfnew_rr_u2 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_pstorerhnewtnew_pi S2_pstorerhnewtnew_pi_Rx32 S2_pstorerhnewtnew_pi_Pv4 S2_pstorerhnewtnew_pi_Nt8 S2_pstorerhnewtnew_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewtnew_pi_Rx32 & S2_pstorerhnewtnew_pi_Pv4 & S2_pstorerhnewtnew_pi_Nt8 & S2_pstorerhnewtnew_pi_s4_1 & hasnew = 0                      unimpl

:S2_pstorerhnewtnew_pi S2_pstorerhnewtnew_pi_Rx32 S2_pstorerhnewtnew_pi_Pv4 "R"newreg".new" S2_pstorerhnewtnew_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewtnew_pi_Rx32 & S2_pstorerhnewtnew_pi_Pv4 & S2_pstorerhnewtnew_pi_Nt8 & S2_pstorerhnewtnew_pi_s4_1 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S2_pstorerhnewfnew_pi S2_pstorerhnewfnew_pi_Rx32 S2_pstorerhnewfnew_pi_Pv4 S2_pstorerhnewfnew_pi_Nt8 S2_pstorerhnewfnew_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewfnew_pi_Rx32 & S2_pstorerhnewfnew_pi_Pv4 & S2_pstorerhnewfnew_pi_Nt8 & S2_pstorerhnewfnew_pi_s4_1 & hasnew = 0                      unimpl

:S2_pstorerhnewfnew_pi S2_pstorerhnewfnew_pi_Rx32 S2_pstorerhnewfnew_pi_Pv4 "R"newreg".new" S2_pstorerhnewfnew_pi_s4_1 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewfnew_pi_Rx32 & S2_pstorerhnewfnew_pi_Pv4 & S2_pstorerhnewfnew_pi_Nt8 & S2_pstorerhnewfnew_pi_s4_1 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerhnewt_abs S4_pstorerhnewt_abs_Pv4 S4_pstorerhnewt_abs_Nt8 S4_pstorerhnewt_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerhnewt_abs_Pv4 & S4_pstorerhnewt_abs_Nt8 & S4_pstorerhnewt_abs_u6 & hasnew = 0                      unimpl

:S4_pstorerhnewt_abs S4_pstorerhnewt_abs_Pv4 "R"newreg".new" S4_pstorerhnewt_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerhnewt_abs_Pv4 & S4_pstorerhnewt_abs_Nt8 & S4_pstorerhnewt_abs_u6 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerhnewf_abs S4_pstorerhnewf_abs_Pv4 S4_pstorerhnewf_abs_Nt8 S4_pstorerhnewf_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerhnewf_abs_Pv4 & S4_pstorerhnewf_abs_Nt8 & S4_pstorerhnewf_abs_u6 & hasnew = 0                      unimpl

:S4_pstorerhnewf_abs S4_pstorerhnewf_abs_Pv4 "R"newreg".new" S4_pstorerhnewf_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerhnewf_abs_Pv4 & S4_pstorerhnewf_abs_Nt8 & S4_pstorerhnewf_abs_u6 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerhnewtnew_abs S4_pstorerhnewtnew_abs_Pv4 S4_pstorerhnewtnew_abs_Nt8 S4_pstorerhnewtnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerhnewtnew_abs_Pv4 & S4_pstorerhnewtnew_abs_Nt8 & S4_pstorerhnewtnew_abs_u6 & hasnew = 0                      unimpl

:S4_pstorerhnewtnew_abs S4_pstorerhnewtnew_abs_Pv4 "R"newreg".new" S4_pstorerhnewtnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerhnewtnew_abs_Pv4 & S4_pstorerhnewtnew_abs_Nt8 & S4_pstorerhnewtnew_abs_u6 & hasnew = 1 [ newreg = dotnew; ] unimpl

:S4_pstorerhnewfnew_abs S4_pstorerhnewfnew_abs_Pv4 S4_pstorerhnewfnew_abs_Nt8 S4_pstorerhnewfnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerhnewfnew_abs_Pv4 & S4_pstorerhnewfnew_abs_Nt8 & S4_pstorerhnewfnew_abs_u6 & hasnew = 0                      unimpl

:S4_pstorerhnewfnew_abs S4_pstorerhnewfnew_abs_Pv4 "R"newreg".new" S4_pstorerhnewfnew_abs_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_pstorerhnewfnew_abs_Pv4 & S4_pstorerhnewfnew_abs_Nt8 & S4_pstorerhnewfnew_abs_u6 & hasnew = 1 [ newreg = dotnew; ] unimpl

:L4_add_memopw_io L4_add_memopw_io_Rs32 L4_add_memopw_io_Rt32 L4_add_memopw_io_u6_2 is Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_add_memopw_io_Rs32 & L4_add_memopw_io_Rt32 & L4_add_memopw_io_u6_2 unimpl

:L4_add_memopb_io L4_add_memopb_io_Rs32 L4_add_memopb_io_Rt32 L4_add_memopb_io_u6_0 is Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_add_memopb_io_Rs32 & L4_add_memopb_io_Rt32 & L4_add_memopb_io_u6_0 unimpl

:L4_add_memoph_io L4_add_memoph_io_Rs32 L4_add_memoph_io_Rt32 L4_add_memoph_io_u6_1 is Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_add_memoph_io_Rs32 & L4_add_memoph_io_Rt32 & L4_add_memoph_io_u6_1 unimpl

:L4_sub_memopw_io L4_sub_memopw_io_Rs32 L4_sub_memopw_io_Rt32 L4_sub_memopw_io_u6_2 is Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_sub_memopw_io_Rs32 & L4_sub_memopw_io_Rt32 & L4_sub_memopw_io_u6_2 unimpl

:L4_sub_memopb_io L4_sub_memopb_io_Rs32 L4_sub_memopb_io_Rt32 L4_sub_memopb_io_u6_0 is Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_sub_memopb_io_Rs32 & L4_sub_memopb_io_Rt32 & L4_sub_memopb_io_u6_0 unimpl

:L4_sub_memoph_io L4_sub_memoph_io_Rs32 L4_sub_memoph_io_Rt32 L4_sub_memoph_io_u6_1 is Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_sub_memoph_io_Rs32 & L4_sub_memoph_io_Rt32 & L4_sub_memoph_io_u6_1 unimpl

:L4_and_memopw_io L4_and_memopw_io_Rs32 L4_and_memopw_io_Rt32 L4_and_memopw_io_u6_2 is Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_and_memopw_io_Rs32 & L4_and_memopw_io_Rt32 & L4_and_memopw_io_u6_2 unimpl

:L4_and_memopb_io L4_and_memopb_io_Rs32 L4_and_memopb_io_Rt32 L4_and_memopb_io_u6_0 is Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_and_memopb_io_Rs32 & L4_and_memopb_io_Rt32 & L4_and_memopb_io_u6_0 unimpl

:L4_and_memoph_io L4_and_memoph_io_Rs32 L4_and_memoph_io_Rt32 L4_and_memoph_io_u6_1 is Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_and_memoph_io_Rs32 & L4_and_memoph_io_Rt32 & L4_and_memoph_io_u6_1 unimpl

:L4_or_memopw_io L4_or_memopw_io_Rs32 L4_or_memopw_io_Rt32 L4_or_memopw_io_u6_2 is Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_or_memopw_io_Rs32 & L4_or_memopw_io_Rt32 & L4_or_memopw_io_u6_2 unimpl

:L4_or_memopb_io L4_or_memopb_io_Rs32 L4_or_memopb_io_Rt32 L4_or_memopb_io_u6_0 is Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_or_memopb_io_Rs32 & L4_or_memopb_io_Rt32 & L4_or_memopb_io_u6_0 unimpl

:L4_or_memoph_io L4_or_memoph_io_Rs32 L4_or_memoph_io_Rt32 L4_or_memoph_io_u6_1 is Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_or_memoph_io_Rs32 & L4_or_memoph_io_Rt32 & L4_or_memoph_io_u6_1 unimpl

:L4_iadd_memopw_io L4_iadd_memopw_io_Rs32 L4_iadd_memopw_io_u6_2 L4_iadd_memopw_io_U5 is Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_iadd_memopw_io_Rs32 & L4_iadd_memopw_io_u6_2 & L4_iadd_memopw_io_U5 unimpl

:L4_iadd_memopb_io L4_iadd_memopb_io_Rs32 L4_iadd_memopb_io_u6_0 L4_iadd_memopb_io_U5 is Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_iadd_memopb_io_Rs32 & L4_iadd_memopb_io_u6_0 & L4_iadd_memopb_io_U5 unimpl

:L4_iadd_memoph_io L4_iadd_memoph_io_Rs32 L4_iadd_memoph_io_u6_1 L4_iadd_memoph_io_U5 is Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_iadd_memoph_io_Rs32 & L4_iadd_memoph_io_u6_1 & L4_iadd_memoph_io_U5 unimpl

:L4_isub_memopw_io L4_isub_memopw_io_Rs32 L4_isub_memopw_io_u6_2 L4_isub_memopw_io_U5 is Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_isub_memopw_io_Rs32 & L4_isub_memopw_io_u6_2 & L4_isub_memopw_io_U5 unimpl

:L4_isub_memopb_io L4_isub_memopb_io_Rs32 L4_isub_memopb_io_u6_0 L4_isub_memopb_io_U5 is Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_isub_memopb_io_Rs32 & L4_isub_memopb_io_u6_0 & L4_isub_memopb_io_U5 unimpl

:L4_isub_memoph_io L4_isub_memoph_io_Rs32 L4_isub_memoph_io_u6_1 L4_isub_memoph_io_U5 is Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_isub_memoph_io_Rs32 & L4_isub_memoph_io_u6_1 & L4_isub_memoph_io_U5 unimpl

:L4_iand_memopw_io L4_iand_memopw_io_Rs32 L4_iand_memopw_io_u6_2 L4_iand_memopw_io_U5 is Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_iand_memopw_io_Rs32 & L4_iand_memopw_io_u6_2 & L4_iand_memopw_io_U5 unimpl

:L4_iand_memopb_io L4_iand_memopb_io_Rs32 L4_iand_memopb_io_u6_0 L4_iand_memopb_io_U5 is Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_iand_memopb_io_Rs32 & L4_iand_memopb_io_u6_0 & L4_iand_memopb_io_U5 unimpl

:L4_iand_memoph_io L4_iand_memoph_io_Rs32 L4_iand_memoph_io_u6_1 L4_iand_memoph_io_U5 is Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_iand_memoph_io_Rs32 & L4_iand_memoph_io_u6_1 & L4_iand_memoph_io_U5 unimpl

:L4_ior_memopw_io L4_ior_memopw_io_Rs32 L4_ior_memopw_io_u6_2 L4_ior_memopw_io_U5 is Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ior_memopw_io_Rs32 & L4_ior_memopw_io_u6_2 & L4_ior_memopw_io_U5 unimpl

:L4_ior_memopb_io L4_ior_memopb_io_Rs32 L4_ior_memopb_io_u6_0 L4_ior_memopb_io_U5 is Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ior_memopb_io_Rs32 & L4_ior_memopb_io_u6_0 & L4_ior_memopb_io_U5 unimpl

:L4_ior_memoph_io L4_ior_memoph_io_Rs32 L4_ior_memoph_io_u6_1 L4_ior_memoph_io_U5 is Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & L4_ior_memoph_io_Rs32 & L4_ior_memoph_io_u6_1 & L4_ior_memoph_io_U5 unimpl

:S4_storeirbt_io S4_storeirbt_io_Pv4 S4_storeirbt_io_Rs32 S4_storeirbt_io_u6_0 S4_storeirbt_io_S6 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storeirbt_io_Pv4 & S4_storeirbt_io_Rs32 & S4_storeirbt_io_u6_0 & S4_storeirbt_io_S6 unimpl

:S4_storeirbf_io S4_storeirbf_io_Pv4 S4_storeirbf_io_Rs32 S4_storeirbf_io_u6_0 S4_storeirbf_io_S6 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storeirbf_io_Pv4 & S4_storeirbf_io_Rs32 & S4_storeirbf_io_u6_0 & S4_storeirbf_io_S6 unimpl

:S4_storeirbtnew_io S4_storeirbtnew_io_Pv4 S4_storeirbtnew_io_Rs32 S4_storeirbtnew_io_u6_0 S4_storeirbtnew_io_S6 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storeirbtnew_io_Pv4 & S4_storeirbtnew_io_Rs32 & S4_storeirbtnew_io_u6_0 & S4_storeirbtnew_io_S6 unimpl

:S4_storeirbfnew_io S4_storeirbfnew_io_Pv4 S4_storeirbfnew_io_Rs32 S4_storeirbfnew_io_u6_0 S4_storeirbfnew_io_S6 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storeirbfnew_io_Pv4 & S4_storeirbfnew_io_Rs32 & S4_storeirbfnew_io_u6_0 & S4_storeirbfnew_io_S6 unimpl

:S4_storeirht_io S4_storeirht_io_Pv4 S4_storeirht_io_Rs32 S4_storeirht_io_u6_1 S4_storeirht_io_S6 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storeirht_io_Pv4 & S4_storeirht_io_Rs32 & S4_storeirht_io_u6_1 & S4_storeirht_io_S6 unimpl

:S4_storeirhf_io S4_storeirhf_io_Pv4 S4_storeirhf_io_Rs32 S4_storeirhf_io_u6_1 S4_storeirhf_io_S6 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storeirhf_io_Pv4 & S4_storeirhf_io_Rs32 & S4_storeirhf_io_u6_1 & S4_storeirhf_io_S6 unimpl

:S4_storeirhtnew_io S4_storeirhtnew_io_Pv4 S4_storeirhtnew_io_Rs32 S4_storeirhtnew_io_u6_1 S4_storeirhtnew_io_S6 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storeirhtnew_io_Pv4 & S4_storeirhtnew_io_Rs32 & S4_storeirhtnew_io_u6_1 & S4_storeirhtnew_io_S6 unimpl

:S4_storeirhfnew_io S4_storeirhfnew_io_Pv4 S4_storeirhfnew_io_Rs32 S4_storeirhfnew_io_u6_1 S4_storeirhfnew_io_S6 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storeirhfnew_io_Pv4 & S4_storeirhfnew_io_Rs32 & S4_storeirhfnew_io_u6_1 & S4_storeirhfnew_io_S6 unimpl

:S4_storeirit_io S4_storeirit_io_Pv4 S4_storeirit_io_Rs32 S4_storeirit_io_u6_2 S4_storeirit_io_S6 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storeirit_io_Pv4 & S4_storeirit_io_Rs32 & S4_storeirit_io_u6_2 & S4_storeirit_io_S6 unimpl

:S4_storeirif_io S4_storeirif_io_Pv4 S4_storeirif_io_Rs32 S4_storeirif_io_u6_2 S4_storeirif_io_S6 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storeirif_io_Pv4 & S4_storeirif_io_Rs32 & S4_storeirif_io_u6_2 & S4_storeirif_io_S6 unimpl

:S4_storeiritnew_io S4_storeiritnew_io_Pv4 S4_storeiritnew_io_Rs32 S4_storeiritnew_io_u6_2 S4_storeiritnew_io_S6 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storeiritnew_io_Pv4 & S4_storeiritnew_io_Rs32 & S4_storeiritnew_io_u6_2 & S4_storeiritnew_io_S6 unimpl

:S4_storeirifnew_io S4_storeirifnew_io_Pv4 S4_storeirifnew_io_Rs32 S4_storeirifnew_io_u6_2 S4_storeirifnew_io_S6 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storeirifnew_io_Pv4 & S4_storeirifnew_io_Rs32 & S4_storeirifnew_io_u6_2 & S4_storeirifnew_io_S6 unimpl

:S4_storeirb_io S4_storeirb_io_Rs32 S4_storeirb_io_u6_0 S4_storeirb_io_S8 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storeirb_io_Rs32 & S4_storeirb_io_u6_0 & S4_storeirb_io_S8 unimpl

:S4_storeirh_io S4_storeirh_io_Rs32 S4_storeirh_io_u6_1 S4_storeirh_io_S8 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storeirh_io_Rs32 & S4_storeirh_io_u6_1 & S4_storeirh_io_S8 unimpl

:S4_storeiri_io S4_storeiri_io_Rs32 S4_storeiri_io_u6_2 S4_storeiri_io_S8 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 0 & S4_storeiri_io_Rs32 & S4_storeiri_io_u6_2 & S4_storeiri_io_S8 {
  local EA:4;
  EA = (S4_storeiri_io_Rs32) + (S4_storeiri_io_u6_2);
  *:4 EA = (S4_storeiri_io_S8);
}

:L2_loadrubgp L2_loadrubgp_Rd32 L2_loadrubgp_u16_0 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_loadrubgp_Rd32 & L2_loadrubgp_u16_0 unimpl

:L2_loadrbgp L2_loadrbgp_Rd32 L2_loadrbgp_u16_0 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_loadrbgp_Rd32 & L2_loadrbgp_u16_0 unimpl

:L2_loadruhgp L2_loadruhgp_Rd32 L2_loadruhgp_u16_1 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_loadruhgp_Rd32 & L2_loadruhgp_u16_1 unimpl

:L2_loadrhgp L2_loadrhgp_Rd32 L2_loadrhgp_u16_1 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_loadrhgp_Rd32 & L2_loadrhgp_u16_1 unimpl

:L2_loadrigp L2_loadrigp_Rd32 L2_loadrigp_u16_2 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_loadrigp_Rd32 & L2_loadrigp_u16_2 unimpl

:L2_loadrdgp L2_loadrdgp_Rdd32 L2_loadrdgp_u16_3 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & L2_loadrdgp_Rdd32 & L2_loadrdgp_u16_3 unimpl

:S2_storerbgp S2_storerbgp_Rt32 S2_storerbgp_u16_0 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_storerbgp_Rt32 & S2_storerbgp_u16_0 unimpl

:S2_storerhgp S2_storerhgp_Rt32 S2_storerhgp_u16_1 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_storerhgp_Rt32 & S2_storerhgp_u16_1 unimpl

:S2_storerfgp S2_storerfgp_Rt32 S2_storerfgp_u16_1 is Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_storerfgp_Rt32 & S2_storerfgp_u16_1 unimpl

:S2_storerigp S2_storerigp_Rt32 S2_storerigp_u16_2 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_storerigp_Rt32 & S2_storerigp_u16_2 unimpl

:S2_storerdgp S2_storerdgp_Rtt32 S2_storerdgp_u16_3 is Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_storerdgp_Rtt32 & S2_storerdgp_u16_3 unimpl

:S2_storerinewgp S2_storerinewgp_Nt8 S2_storerinewgp_u16_2 is Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_storerinewgp_Nt8 & S2_storerinewgp_u16_2 unimpl

:S2_storerbnewgp S2_storerbnewgp_Nt8 S2_storerbnewgp_u16_0 is Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_storerbnewgp_Nt8 & S2_storerbnewgp_u16_0 unimpl

:S2_storerhnewgp S2_storerhnewgp_Nt8 S2_storerhnewgp_u16_1 is Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 0 & S2_storerhnewgp_Nt8 & S2_storerhnewgp_u16_1 unimpl

:C2_cmpeq C2_cmpeq_Pd4 C2_cmpeq_Rs32 C2_cmpeq_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b3 = 0 & b4 = 0 & b21 = 0 & b22 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & C2_cmpeq_Pd4 & C2_cmpeq_Rs32 & C2_cmpeq_Rt32 unimpl

:C2_cmpgt C2_cmpgt_Pd4 C2_cmpgt_Rs32 C2_cmpgt_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b3 = 0 & b4 = 0 & b21 = 0 & b22 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & C2_cmpgt_Pd4 & C2_cmpgt_Rs32 & C2_cmpgt_Rt32 unimpl

:C2_cmpgtu C2_cmpgtu_Pd4 C2_cmpgtu_Rs32 C2_cmpgtu_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b3 = 0 & b4 = 0 & b21 = 1 & b22 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & C2_cmpgtu_Pd4 & C2_cmpgtu_Rs32 & C2_cmpgtu_Rt32 unimpl

:C2_cmpeqp C2_cmpeqp_Pd4 C2_cmpeqp_Rss32 C2_cmpeqp_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & C2_cmpeqp_Pd4 & C2_cmpeqp_Rss32 & C2_cmpeqp_Rtt32 unimpl

:C2_cmpgtp C2_cmpgtp_Pd4 C2_cmpgtp_Rss32 C2_cmpgtp_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & C2_cmpgtp_Pd4 & C2_cmpgtp_Rss32 & C2_cmpgtp_Rtt32 unimpl

:C2_cmpgtup C2_cmpgtup_Pd4 C2_cmpgtup_Rss32 C2_cmpgtup_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & C2_cmpgtup_Pd4 & C2_cmpgtup_Rss32 & C2_cmpgtup_Rtt32 unimpl

:A4_rcmpeqi A4_rcmpeqi_Rd32 A4_rcmpeqi_Rs32 A4_rcmpeqi_s8 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_rcmpeqi_Rd32 & A4_rcmpeqi_Rs32 & A4_rcmpeqi_s8 unimpl

:A4_rcmpneqi A4_rcmpneqi_Rd32 A4_rcmpneqi_Rs32 A4_rcmpneqi_s8 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b21 = 1 & b22 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_rcmpneqi_Rd32 & A4_rcmpneqi_Rs32 & A4_rcmpneqi_s8 unimpl

:A4_rcmpeq A4_rcmpeq_Rd32 A4_rcmpeq_Rs32 A4_rcmpeq_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A4_rcmpeq_Rd32 & A4_rcmpeq_Rs32 & A4_rcmpeq_Rt32 unimpl

:A4_rcmpneq A4_rcmpneq_Rd32 A4_rcmpneq_Rs32 A4_rcmpneq_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A4_rcmpneq_Rd32 & A4_rcmpneq_Rs32 & A4_rcmpneq_Rt32 unimpl

:C2_bitsset C2_bitsset_Pd4 C2_bitsset_Rs32 C2_bitsset_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & C2_bitsset_Pd4 & C2_bitsset_Rs32 & C2_bitsset_Rt32 unimpl

:C2_bitsclr C2_bitsclr_Pd4 C2_bitsclr_Rs32 C2_bitsclr_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & C2_bitsclr_Pd4 & C2_bitsclr_Rs32 & C2_bitsclr_Rt32 unimpl

:C4_nbitsset C4_nbitsset_Pd4 C4_nbitsset_Rs32 C4_nbitsset_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & C4_nbitsset_Pd4 & C4_nbitsset_Rs32 & C4_nbitsset_Rt32 unimpl

:C4_nbitsclr C4_nbitsclr_Pd4 C4_nbitsclr_Rs32 C4_nbitsclr_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & C4_nbitsclr_Pd4 & C4_nbitsclr_Rs32 & C4_nbitsclr_Rt32 unimpl

:C2_cmpeqi C2_cmpeqi_Pd4 C2_cmpeqi_Rs32 C2_cmpeqi_s10 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b3 = 0 & b4 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & C2_cmpeqi_Pd4 & C2_cmpeqi_Rs32 & C2_cmpeqi_s10 unimpl

:C2_cmpgti C2_cmpgti_Pd4 C2_cmpgti_Rs32 C2_cmpgti_s10 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b3 = 0 & b4 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & C2_cmpgti_Pd4 & C2_cmpgti_Rs32 & C2_cmpgti_s10 unimpl

:C2_cmpgtui C2_cmpgtui_Pd4 C2_cmpgtui_Rs32 C2_cmpgtui_u9 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b3 = 0 & b4 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & C2_cmpgtui_Pd4 & C2_cmpgtui_Rs32 & C2_cmpgtui_u9 unimpl

:C2_bitsclri C2_bitsclri_Pd4 C2_bitsclri_Rs32 C2_bitsclri_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & C2_bitsclri_Pd4 & C2_bitsclri_Rs32 & C2_bitsclri_u6 unimpl

:C4_nbitsclri C4_nbitsclri_Pd4 C4_nbitsclri_Rs32 C4_nbitsclri_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & C4_nbitsclri_Pd4 & C4_nbitsclri_Rs32 & C4_nbitsclri_u6 unimpl

:C4_cmpneqi C4_cmpneqi_Pd4 C4_cmpneqi_Rs32 C4_cmpneqi_s10 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b3 = 0 & b4 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & C4_cmpneqi_Pd4 & C4_cmpneqi_Rs32 & C4_cmpneqi_s10 unimpl

:C4_cmpltei C4_cmpltei_Pd4 C4_cmpltei_Rs32 C4_cmpltei_s10 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b3 = 0 & b4 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & C4_cmpltei_Pd4 & C4_cmpltei_Rs32 & C4_cmpltei_s10 unimpl

:C4_cmplteui C4_cmplteui_Pd4 C4_cmplteui_Rs32 C4_cmplteui_u9 is Parse != 0b00 & subinsn = 0 & b2 = 0 & b3 = 0 & b4 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & C4_cmplteui_Pd4 & C4_cmplteui_Rs32 & C4_cmplteui_u9 unimpl

:C4_cmpneq C4_cmpneq_Pd4 C4_cmpneq_Rs32 C4_cmpneq_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b3 = 0 & b4 = 1 & b21 = 0 & b22 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & C4_cmpneq_Pd4 & C4_cmpneq_Rs32 & C4_cmpneq_Rt32 unimpl

:C4_cmplte C4_cmplte_Pd4 C4_cmplte_Rs32 C4_cmplte_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b3 = 0 & b4 = 1 & b21 = 0 & b22 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & C4_cmplte_Pd4 & C4_cmplte_Rs32 & C4_cmplte_Rt32 unimpl

:C4_cmplteu C4_cmplteu_Pd4 C4_cmplteu_Rs32 C4_cmplteu_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b3 = 0 & b4 = 1 & b21 = 1 & b22 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & C4_cmplteu_Pd4 & C4_cmplteu_Rs32 & C4_cmplteu_Rt32 unimpl

:C2_and C2_and_Pd4 C2_and_Pt4 C2_and_Ps4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b20 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & C2_and_Pd4 & C2_and_Pt4 & C2_and_Ps4 unimpl

:C2_or C2_or_Pd4 C2_or_Pt4 C2_or_Ps4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b20 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & C2_or_Pd4 & C2_or_Pt4 & C2_or_Ps4 unimpl

:C2_xor C2_xor_Pd4 C2_xor_Ps4 C2_xor_Pt4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b20 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & C2_xor_Pd4 & C2_xor_Ps4 & C2_xor_Pt4 unimpl

:C2_andn C2_andn_Pd4 C2_andn_Pt4 C2_andn_Ps4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b20 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & C2_andn_Pd4 & C2_andn_Pt4 & C2_andn_Ps4 unimpl

:C2_not C2_not_Pd4 C2_not_Ps4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b20 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & C2_not_Pd4 & C2_not_Ps4 unimpl

:C2_orn C2_orn_Pd4 C2_orn_Pt4 C2_orn_Ps4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b20 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & C2_orn_Pd4 & C2_orn_Pt4 & C2_orn_Ps4 unimpl

:C4_and_and C4_and_and_Pd4 C4_and_and_Ps4 C4_and_and_Pt4 C4_and_and_Pu4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b20 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & C4_and_and_Pd4 & C4_and_and_Ps4 & C4_and_and_Pt4 & C4_and_and_Pu4 unimpl

:C4_and_or C4_and_or_Pd4 C4_and_or_Ps4 C4_and_or_Pt4 C4_and_or_Pu4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b20 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & C4_and_or_Pd4 & C4_and_or_Ps4 & C4_and_or_Pt4 & C4_and_or_Pu4 unimpl

:C4_or_and C4_or_and_Pd4 C4_or_and_Ps4 C4_or_and_Pt4 C4_or_and_Pu4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b20 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & C4_or_and_Pd4 & C4_or_and_Ps4 & C4_or_and_Pt4 & C4_or_and_Pu4 unimpl

:C4_or_or C4_or_or_Pd4 C4_or_or_Ps4 C4_or_or_Pt4 C4_or_or_Pu4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b20 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & C4_or_or_Pd4 & C4_or_or_Ps4 & C4_or_or_Pt4 & C4_or_or_Pu4 unimpl

:C4_and_andn C4_and_andn_Pd4 C4_and_andn_Ps4 C4_and_andn_Pt4 C4_and_andn_Pu4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b20 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & C4_and_andn_Pd4 & C4_and_andn_Ps4 & C4_and_andn_Pt4 & C4_and_andn_Pu4 unimpl

:C4_and_orn C4_and_orn_Pd4 C4_and_orn_Ps4 C4_and_orn_Pt4 C4_and_orn_Pu4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b20 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & C4_and_orn_Pd4 & C4_and_orn_Ps4 & C4_and_orn_Pt4 & C4_and_orn_Pu4 unimpl

:C4_or_andn C4_or_andn_Pd4 C4_or_andn_Ps4 C4_or_andn_Pt4 C4_or_andn_Pu4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b20 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & C4_or_andn_Pd4 & C4_or_andn_Ps4 & C4_or_andn_Pt4 & C4_or_andn_Pu4 unimpl

:C4_or_orn C4_or_orn_Pd4 C4_or_orn_Ps4 C4_or_orn_Pt4 C4_or_orn_Pu4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b20 = 1 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & C4_or_orn_Pd4 & C4_or_orn_Ps4 & C4_or_orn_Pt4 & C4_or_orn_Pu4 unimpl

:C2_any8 C2_any8_Pd4 C2_any8_Ps4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b20 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & C2_any8_Pd4 & C2_any8_Ps4 unimpl

:C2_all8 C2_all8_Pd4 C2_all8_Ps4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b20 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & C2_all8_Pd4 & C2_all8_Ps4 unimpl

:C2_vitpack C2_vitpack_Rd32 C2_vitpack_Ps4 C2_vitpack_Pt4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & C2_vitpack_Rd32 & C2_vitpack_Ps4 & C2_vitpack_Pt4 unimpl

:C2_mux C2_mux_Rd32 C2_mux_Pu4 C2_mux_Rs32 C2_mux_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & C2_mux_Rd32 & C2_mux_Pu4 & C2_mux_Rs32 & C2_mux_Rt32 unimpl

:C2_cmovenewit C2_cmovenewit_Rd32 C2_cmovenewit_Pu4 C2_cmovenewit_s12 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b20 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & C2_cmovenewit_Rd32 & C2_cmovenewit_Pu4 & C2_cmovenewit_s12 unimpl

:C2_cmovenewif C2_cmovenewif_Rd32 C2_cmovenewif_Pu4 C2_cmovenewif_s12 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b20 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & C2_cmovenewif_Rd32 & C2_cmovenewif_Pu4 & C2_cmovenewif_s12 unimpl

:C2_cmoveit C2_cmoveit_Rd32 C2_cmoveit_Pu4 C2_cmoveit_s12 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b20 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & C2_cmoveit_Rd32 & C2_cmoveit_Pu4 & C2_cmoveit_s12 unimpl

:C2_cmoveif C2_cmoveif_Rd32 C2_cmoveif_Pu4 C2_cmoveif_s12 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b20 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & C2_cmoveif_Rd32 & C2_cmoveif_Pu4 & C2_cmoveif_s12 unimpl

:C2_ccombinewnewt C2_ccombinewnewt_Rdd32 C2_ccombinewnewt_Pu4 C2_ccombinewnewt_Rs32 C2_ccombinewnewt_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & C2_ccombinewnewt_Rdd32 & C2_ccombinewnewt_Pu4 & C2_ccombinewnewt_Rs32 & C2_ccombinewnewt_Rt32 unimpl

:C2_ccombinewnewf C2_ccombinewnewf_Rdd32 C2_ccombinewnewf_Pu4 C2_ccombinewnewf_Rs32 C2_ccombinewnewf_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & C2_ccombinewnewf_Rdd32 & C2_ccombinewnewf_Pu4 & C2_ccombinewnewf_Rs32 & C2_ccombinewnewf_Rt32 unimpl

:C2_ccombinewt C2_ccombinewt_Rdd32 C2_ccombinewt_Pu4 C2_ccombinewt_Rs32 C2_ccombinewt_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & C2_ccombinewt_Rdd32 & C2_ccombinewt_Pu4 & C2_ccombinewt_Rs32 & C2_ccombinewt_Rt32 unimpl

:C2_ccombinewf C2_ccombinewf_Rdd32 C2_ccombinewf_Pu4 C2_ccombinewf_Rs32 C2_ccombinewf_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & C2_ccombinewf_Rdd32 & C2_ccombinewf_Pu4 & C2_ccombinewf_Rs32 & C2_ccombinewf_Rt32 unimpl

:C2_muxii C2_muxii_Rd32 C2_muxii_Pu4 C2_muxii_s8 C2_muxii_S8 is Parse != 0b00 & subinsn = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & C2_muxii_Rd32 & C2_muxii_Pu4 & C2_muxii_s8 & C2_muxii_S8 unimpl

:C2_muxir C2_muxir_Rd32 C2_muxir_Pu4 C2_muxir_Rs32 C2_muxir_s8 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & C2_muxir_Rd32 & C2_muxir_Pu4 & C2_muxir_Rs32 & C2_muxir_s8 unimpl

:C2_muxri C2_muxri_Rd32 C2_muxri_Pu4 C2_muxri_Rs32 C2_muxri_s8 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & C2_muxri_Rd32 & C2_muxri_Pu4 & C2_muxri_Rs32 & C2_muxri_s8 unimpl

:C2_vmux C2_vmux_Rdd32 C2_vmux_Pu4 C2_vmux_Rss32 C2_vmux_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & C2_vmux_Rdd32 & C2_vmux_Pu4 & C2_vmux_Rss32 & C2_vmux_Rtt32 unimpl

:C2_mask C2_mask_Rdd32 C2_mask_Pt4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & C2_mask_Rdd32 & C2_mask_Pt4 unimpl

:A2_vcmpbeq A2_vcmpbeq_Pd4 A2_vcmpbeq_Rss32 A2_vcmpbeq_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vcmpbeq_Pd4 & A2_vcmpbeq_Rss32 & A2_vcmpbeq_Rtt32 unimpl

:A4_vcmpbeqi A4_vcmpbeqi_Pd4 A4_vcmpbeqi_Rss32 A4_vcmpbeqi_u8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vcmpbeqi_Pd4 & A4_vcmpbeqi_Rss32 & A4_vcmpbeqi_u8 unimpl

:A4_vcmpbeq_any A4_vcmpbeq_any_Pd4 A4_vcmpbeq_any_Rss32 A4_vcmpbeq_any_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vcmpbeq_any_Pd4 & A4_vcmpbeq_any_Rss32 & A4_vcmpbeq_any_Rtt32 unimpl

:A6_vcmpbeq_notany A6_vcmpbeq_notany_Pd4 A6_vcmpbeq_notany_Rss32 A6_vcmpbeq_notany_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A6_vcmpbeq_notany_Pd4 & A6_vcmpbeq_notany_Rss32 & A6_vcmpbeq_notany_Rtt32 unimpl

:A2_vcmpbgtu A2_vcmpbgtu_Pd4 A2_vcmpbgtu_Rss32 A2_vcmpbgtu_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vcmpbgtu_Pd4 & A2_vcmpbgtu_Rss32 & A2_vcmpbgtu_Rtt32 unimpl

:A4_vcmpbgtui A4_vcmpbgtui_Pd4 A4_vcmpbgtui_Rss32 A4_vcmpbgtui_u7 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vcmpbgtui_Pd4 & A4_vcmpbgtui_Rss32 & A4_vcmpbgtui_u7 unimpl

:A4_vcmpbgt A4_vcmpbgt_Pd4 A4_vcmpbgt_Rss32 A4_vcmpbgt_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vcmpbgt_Pd4 & A4_vcmpbgt_Rss32 & A4_vcmpbgt_Rtt32 unimpl

:A4_vcmpbgti A4_vcmpbgti_Pd4 A4_vcmpbgti_Rss32 A4_vcmpbgti_s8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vcmpbgti_Pd4 & A4_vcmpbgti_Rss32 & A4_vcmpbgti_s8 unimpl

:A4_cmpbeq A4_cmpbeq_Pd4 A4_cmpbeq_Rs32 A4_cmpbeq_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_cmpbeq_Pd4 & A4_cmpbeq_Rs32 & A4_cmpbeq_Rt32 unimpl

:A4_cmpbeqi A4_cmpbeqi_Pd4 A4_cmpbeqi_Rs32 A4_cmpbeqi_u8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 0 & b21 = 0 & b22 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_cmpbeqi_Pd4 & A4_cmpbeqi_Rs32 & A4_cmpbeqi_u8 unimpl

:A4_cmpbgtu A4_cmpbgtu_Pd4 A4_cmpbgtu_Rs32 A4_cmpbgtu_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_cmpbgtu_Pd4 & A4_cmpbgtu_Rs32 & A4_cmpbgtu_Rt32 unimpl

:A4_cmpbgtui A4_cmpbgtui_Pd4 A4_cmpbgtui_Rs32 A4_cmpbgtui_u7 is Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_cmpbgtui_Pd4 & A4_cmpbgtui_Rs32 & A4_cmpbgtui_u7 unimpl

:A4_cmpbgt A4_cmpbgt_Pd4 A4_cmpbgt_Rs32 A4_cmpbgt_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_cmpbgt_Pd4 & A4_cmpbgt_Rs32 & A4_cmpbgt_Rt32 unimpl

:A4_cmpbgti A4_cmpbgti_Pd4 A4_cmpbgti_Rs32 A4_cmpbgti_s8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 0 & b21 = 1 & b22 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_cmpbgti_Pd4 & A4_cmpbgti_Rs32 & A4_cmpbgti_s8 unimpl

:A2_vcmpheq A2_vcmpheq_Pd4 A2_vcmpheq_Rss32 A2_vcmpheq_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vcmpheq_Pd4 & A2_vcmpheq_Rss32 & A2_vcmpheq_Rtt32 unimpl

:A2_vcmphgt A2_vcmphgt_Pd4 A2_vcmphgt_Rss32 A2_vcmphgt_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vcmphgt_Pd4 & A2_vcmphgt_Rss32 & A2_vcmphgt_Rtt32 unimpl

:A2_vcmphgtu A2_vcmphgtu_Pd4 A2_vcmphgtu_Rss32 A2_vcmphgtu_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vcmphgtu_Pd4 & A2_vcmphgtu_Rss32 & A2_vcmphgtu_Rtt32 unimpl

:A4_vcmpheqi A4_vcmpheqi_Pd4 A4_vcmpheqi_Rss32 A4_vcmpheqi_s8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 1 & b4 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vcmpheqi_Pd4 & A4_vcmpheqi_Rss32 & A4_vcmpheqi_s8 unimpl

:A4_vcmphgti A4_vcmphgti_Pd4 A4_vcmphgti_Rss32 A4_vcmphgti_s8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 1 & b4 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vcmphgti_Pd4 & A4_vcmphgti_Rss32 & A4_vcmphgti_s8 unimpl

:A4_vcmphgtui A4_vcmphgtui_Pd4 A4_vcmphgtui_Rss32 A4_vcmphgtui_u7 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 1 & b4 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vcmphgtui_Pd4 & A4_vcmphgtui_Rss32 & A4_vcmphgtui_u7 unimpl

:A4_cmpheq A4_cmpheq_Pd4 A4_cmpheq_Rs32 A4_cmpheq_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_cmpheq_Pd4 & A4_cmpheq_Rs32 & A4_cmpheq_Rt32 unimpl

:A4_cmphgt A4_cmphgt_Pd4 A4_cmphgt_Rs32 A4_cmphgt_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_cmphgt_Pd4 & A4_cmphgt_Rs32 & A4_cmphgt_Rt32 unimpl

:A4_cmphgtu A4_cmphgtu_Pd4 A4_cmphgtu_Rs32 A4_cmphgtu_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_cmphgtu_Pd4 & A4_cmphgtu_Rs32 & A4_cmphgtu_Rt32 unimpl

:A4_cmpheqi A4_cmpheqi_Pd4 A4_cmpheqi_Rs32 A4_cmpheqi_s8 is Parse != 0b00 & subinsn = 0 & b3 = 1 & b4 = 0 & b21 = 0 & b22 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_cmpheqi_Pd4 & A4_cmpheqi_Rs32 & A4_cmpheqi_s8 unimpl

:A4_cmphgti A4_cmphgti_Pd4 A4_cmphgti_Rs32 A4_cmphgti_s8 is Parse != 0b00 & subinsn = 0 & b3 = 1 & b4 = 0 & b21 = 1 & b22 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_cmphgti_Pd4 & A4_cmphgti_Rs32 & A4_cmphgti_s8 unimpl

:A4_cmphgtui A4_cmphgtui_Pd4 A4_cmphgtui_Rs32 A4_cmphgtui_u7 is Parse != 0b00 & subinsn = 0 & b3 = 1 & b4 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_cmphgtui_Pd4 & A4_cmphgtui_Rs32 & A4_cmphgtui_u7 unimpl

:A2_vcmpweq A2_vcmpweq_Pd4 A2_vcmpweq_Rss32 A2_vcmpweq_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vcmpweq_Pd4 & A2_vcmpweq_Rss32 & A2_vcmpweq_Rtt32 unimpl

:A2_vcmpwgt A2_vcmpwgt_Pd4 A2_vcmpwgt_Rss32 A2_vcmpwgt_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vcmpwgt_Pd4 & A2_vcmpwgt_Rss32 & A2_vcmpwgt_Rtt32 unimpl

:A2_vcmpwgtu A2_vcmpwgtu_Pd4 A2_vcmpwgtu_Rss32 A2_vcmpwgtu_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vcmpwgtu_Pd4 & A2_vcmpwgtu_Rss32 & A2_vcmpwgtu_Rtt32 unimpl

:A4_vcmpweqi A4_vcmpweqi_Pd4 A4_vcmpweqi_Rss32 A4_vcmpweqi_s8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vcmpweqi_Pd4 & A4_vcmpweqi_Rss32 & A4_vcmpweqi_s8 unimpl

:A4_vcmpwgti A4_vcmpwgti_Pd4 A4_vcmpwgti_Rss32 A4_vcmpwgti_s8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vcmpwgti_Pd4 & A4_vcmpwgti_Rss32 & A4_vcmpwgti_s8 unimpl

:A4_vcmpwgtui A4_vcmpwgtui_Pd4 A4_vcmpwgtui_Rss32 A4_vcmpwgtui_u7 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 1 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vcmpwgtui_Pd4 & A4_vcmpwgtui_Rss32 & A4_vcmpwgtui_u7 unimpl

:A4_boundscheck_hi A4_boundscheck_hi_Pd4 A4_boundscheck_hi_Rss32 A4_boundscheck_hi_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_boundscheck_hi_Pd4 & A4_boundscheck_hi_Rss32 & A4_boundscheck_hi_Rtt32 unimpl

:A4_boundscheck_lo A4_boundscheck_lo_Pd4 A4_boundscheck_lo_Rss32 A4_boundscheck_lo_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_boundscheck_lo_Pd4 & A4_boundscheck_lo_Rss32 & A4_boundscheck_lo_Rtt32 unimpl

:A4_tlbmatch A4_tlbmatch_Pd4 A4_tlbmatch_Rss32 A4_tlbmatch_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_tlbmatch_Pd4 & A4_tlbmatch_Rss32 & A4_tlbmatch_Rt32 unimpl

:C2_tfrpr C2_tfrpr_Rd32 C2_tfrpr_Ps4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & C2_tfrpr_Rd32 & C2_tfrpr_Ps4 unimpl

:C2_tfrrp C2_tfrrp_Pd4 C2_tfrrp_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & C2_tfrrp_Pd4 & C2_tfrrp_Rs32 unimpl

:C4_fastcorner9 C4_fastcorner9_Pd4 C4_fastcorner9_Ps4 C4_fastcorner9_Pt4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b4 = 1 & b7 = 1 & b13 = 1 & b20 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & C4_fastcorner9_Pd4 & C4_fastcorner9_Ps4 & C4_fastcorner9_Pt4 unimpl

:C4_fastcorner9_not C4_fastcorner9_not_Pd4 C4_fastcorner9_not_Ps4 C4_fastcorner9_not_Pt4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b4 = 1 & b7 = 1 & b13 = 1 & b20 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & C4_fastcorner9_not_Pd4 & C4_fastcorner9_not_Ps4 & C4_fastcorner9_not_Pt4 unimpl

:M2_mpy_acc_hh_s0 M2_mpy_acc_hh_s0_Rx32 M2_mpy_acc_hh_s0_Rs32 M2_mpy_acc_hh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_hh_s0_Rx32 & M2_mpy_acc_hh_s0_Rs32 & M2_mpy_acc_hh_s0_Rt32 unimpl

:M2_mpy_acc_hh_s1 M2_mpy_acc_hh_s1_Rx32 M2_mpy_acc_hh_s1_Rs32 M2_mpy_acc_hh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_hh_s1_Rx32 & M2_mpy_acc_hh_s1_Rs32 & M2_mpy_acc_hh_s1_Rt32 unimpl

:M2_mpy_acc_hl_s0 M2_mpy_acc_hl_s0_Rx32 M2_mpy_acc_hl_s0_Rs32 M2_mpy_acc_hl_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_hl_s0_Rx32 & M2_mpy_acc_hl_s0_Rs32 & M2_mpy_acc_hl_s0_Rt32 unimpl

:M2_mpy_acc_hl_s1 M2_mpy_acc_hl_s1_Rx32 M2_mpy_acc_hl_s1_Rs32 M2_mpy_acc_hl_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_hl_s1_Rx32 & M2_mpy_acc_hl_s1_Rs32 & M2_mpy_acc_hl_s1_Rt32 unimpl

:M2_mpy_acc_lh_s0 M2_mpy_acc_lh_s0_Rx32 M2_mpy_acc_lh_s0_Rs32 M2_mpy_acc_lh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_lh_s0_Rx32 & M2_mpy_acc_lh_s0_Rs32 & M2_mpy_acc_lh_s0_Rt32 unimpl

:M2_mpy_acc_lh_s1 M2_mpy_acc_lh_s1_Rx32 M2_mpy_acc_lh_s1_Rs32 M2_mpy_acc_lh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_lh_s1_Rx32 & M2_mpy_acc_lh_s1_Rs32 & M2_mpy_acc_lh_s1_Rt32 unimpl

:M2_mpy_acc_ll_s0 M2_mpy_acc_ll_s0_Rx32 M2_mpy_acc_ll_s0_Rs32 M2_mpy_acc_ll_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_ll_s0_Rx32 & M2_mpy_acc_ll_s0_Rs32 & M2_mpy_acc_ll_s0_Rt32 unimpl

:M2_mpy_acc_ll_s1 M2_mpy_acc_ll_s1_Rx32 M2_mpy_acc_ll_s1_Rs32 M2_mpy_acc_ll_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_ll_s1_Rx32 & M2_mpy_acc_ll_s1_Rs32 & M2_mpy_acc_ll_s1_Rt32 unimpl

:M2_mpy_nac_hh_s0 M2_mpy_nac_hh_s0_Rx32 M2_mpy_nac_hh_s0_Rs32 M2_mpy_nac_hh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_hh_s0_Rx32 & M2_mpy_nac_hh_s0_Rs32 & M2_mpy_nac_hh_s0_Rt32 unimpl

:M2_mpy_nac_hh_s1 M2_mpy_nac_hh_s1_Rx32 M2_mpy_nac_hh_s1_Rs32 M2_mpy_nac_hh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_hh_s1_Rx32 & M2_mpy_nac_hh_s1_Rs32 & M2_mpy_nac_hh_s1_Rt32 unimpl

:M2_mpy_nac_hl_s0 M2_mpy_nac_hl_s0_Rx32 M2_mpy_nac_hl_s0_Rs32 M2_mpy_nac_hl_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_hl_s0_Rx32 & M2_mpy_nac_hl_s0_Rs32 & M2_mpy_nac_hl_s0_Rt32 unimpl

:M2_mpy_nac_hl_s1 M2_mpy_nac_hl_s1_Rx32 M2_mpy_nac_hl_s1_Rs32 M2_mpy_nac_hl_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_hl_s1_Rx32 & M2_mpy_nac_hl_s1_Rs32 & M2_mpy_nac_hl_s1_Rt32 unimpl

:M2_mpy_nac_lh_s0 M2_mpy_nac_lh_s0_Rx32 M2_mpy_nac_lh_s0_Rs32 M2_mpy_nac_lh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_lh_s0_Rx32 & M2_mpy_nac_lh_s0_Rs32 & M2_mpy_nac_lh_s0_Rt32 unimpl

:M2_mpy_nac_lh_s1 M2_mpy_nac_lh_s1_Rx32 M2_mpy_nac_lh_s1_Rs32 M2_mpy_nac_lh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_lh_s1_Rx32 & M2_mpy_nac_lh_s1_Rs32 & M2_mpy_nac_lh_s1_Rt32 unimpl

:M2_mpy_nac_ll_s0 M2_mpy_nac_ll_s0_Rx32 M2_mpy_nac_ll_s0_Rs32 M2_mpy_nac_ll_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_ll_s0_Rx32 & M2_mpy_nac_ll_s0_Rs32 & M2_mpy_nac_ll_s0_Rt32 unimpl

:M2_mpy_nac_ll_s1 M2_mpy_nac_ll_s1_Rx32 M2_mpy_nac_ll_s1_Rs32 M2_mpy_nac_ll_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_ll_s1_Rx32 & M2_mpy_nac_ll_s1_Rs32 & M2_mpy_nac_ll_s1_Rt32 unimpl

:M2_mpy_acc_sat_hh_s0 M2_mpy_acc_sat_hh_s0_Rx32 M2_mpy_acc_sat_hh_s0_Rs32 M2_mpy_acc_sat_hh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_hh_s0_Rx32 & M2_mpy_acc_sat_hh_s0_Rs32 & M2_mpy_acc_sat_hh_s0_Rt32 unimpl

:M2_mpy_acc_sat_hh_s1 M2_mpy_acc_sat_hh_s1_Rx32 M2_mpy_acc_sat_hh_s1_Rs32 M2_mpy_acc_sat_hh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_hh_s1_Rx32 & M2_mpy_acc_sat_hh_s1_Rs32 & M2_mpy_acc_sat_hh_s1_Rt32 unimpl

:M2_mpy_acc_sat_hl_s0 M2_mpy_acc_sat_hl_s0_Rx32 M2_mpy_acc_sat_hl_s0_Rs32 M2_mpy_acc_sat_hl_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_hl_s0_Rx32 & M2_mpy_acc_sat_hl_s0_Rs32 & M2_mpy_acc_sat_hl_s0_Rt32 unimpl

:M2_mpy_acc_sat_hl_s1 M2_mpy_acc_sat_hl_s1_Rx32 M2_mpy_acc_sat_hl_s1_Rs32 M2_mpy_acc_sat_hl_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_hl_s1_Rx32 & M2_mpy_acc_sat_hl_s1_Rs32 & M2_mpy_acc_sat_hl_s1_Rt32 unimpl

:M2_mpy_acc_sat_lh_s0 M2_mpy_acc_sat_lh_s0_Rx32 M2_mpy_acc_sat_lh_s0_Rs32 M2_mpy_acc_sat_lh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_lh_s0_Rx32 & M2_mpy_acc_sat_lh_s0_Rs32 & M2_mpy_acc_sat_lh_s0_Rt32 unimpl

:M2_mpy_acc_sat_lh_s1 M2_mpy_acc_sat_lh_s1_Rx32 M2_mpy_acc_sat_lh_s1_Rs32 M2_mpy_acc_sat_lh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_lh_s1_Rx32 & M2_mpy_acc_sat_lh_s1_Rs32 & M2_mpy_acc_sat_lh_s1_Rt32 unimpl

:M2_mpy_acc_sat_ll_s0 M2_mpy_acc_sat_ll_s0_Rx32 M2_mpy_acc_sat_ll_s0_Rs32 M2_mpy_acc_sat_ll_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_ll_s0_Rx32 & M2_mpy_acc_sat_ll_s0_Rs32 & M2_mpy_acc_sat_ll_s0_Rt32 unimpl

:M2_mpy_acc_sat_ll_s1 M2_mpy_acc_sat_ll_s1_Rx32 M2_mpy_acc_sat_ll_s1_Rs32 M2_mpy_acc_sat_ll_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_ll_s1_Rx32 & M2_mpy_acc_sat_ll_s1_Rs32 & M2_mpy_acc_sat_ll_s1_Rt32 unimpl

:M2_mpy_nac_sat_hh_s0 M2_mpy_nac_sat_hh_s0_Rx32 M2_mpy_nac_sat_hh_s0_Rs32 M2_mpy_nac_sat_hh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_hh_s0_Rx32 & M2_mpy_nac_sat_hh_s0_Rs32 & M2_mpy_nac_sat_hh_s0_Rt32 unimpl

:M2_mpy_nac_sat_hh_s1 M2_mpy_nac_sat_hh_s1_Rx32 M2_mpy_nac_sat_hh_s1_Rs32 M2_mpy_nac_sat_hh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_hh_s1_Rx32 & M2_mpy_nac_sat_hh_s1_Rs32 & M2_mpy_nac_sat_hh_s1_Rt32 unimpl

:M2_mpy_nac_sat_hl_s0 M2_mpy_nac_sat_hl_s0_Rx32 M2_mpy_nac_sat_hl_s0_Rs32 M2_mpy_nac_sat_hl_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_hl_s0_Rx32 & M2_mpy_nac_sat_hl_s0_Rs32 & M2_mpy_nac_sat_hl_s0_Rt32 unimpl

:M2_mpy_nac_sat_hl_s1 M2_mpy_nac_sat_hl_s1_Rx32 M2_mpy_nac_sat_hl_s1_Rs32 M2_mpy_nac_sat_hl_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_hl_s1_Rx32 & M2_mpy_nac_sat_hl_s1_Rs32 & M2_mpy_nac_sat_hl_s1_Rt32 unimpl

:M2_mpy_nac_sat_lh_s0 M2_mpy_nac_sat_lh_s0_Rx32 M2_mpy_nac_sat_lh_s0_Rs32 M2_mpy_nac_sat_lh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_lh_s0_Rx32 & M2_mpy_nac_sat_lh_s0_Rs32 & M2_mpy_nac_sat_lh_s0_Rt32 unimpl

:M2_mpy_nac_sat_lh_s1 M2_mpy_nac_sat_lh_s1_Rx32 M2_mpy_nac_sat_lh_s1_Rs32 M2_mpy_nac_sat_lh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_lh_s1_Rx32 & M2_mpy_nac_sat_lh_s1_Rs32 & M2_mpy_nac_sat_lh_s1_Rt32 unimpl

:M2_mpy_nac_sat_ll_s0 M2_mpy_nac_sat_ll_s0_Rx32 M2_mpy_nac_sat_ll_s0_Rs32 M2_mpy_nac_sat_ll_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_ll_s0_Rx32 & M2_mpy_nac_sat_ll_s0_Rs32 & M2_mpy_nac_sat_ll_s0_Rt32 unimpl

:M2_mpy_nac_sat_ll_s1 M2_mpy_nac_sat_ll_s1_Rx32 M2_mpy_nac_sat_ll_s1_Rs32 M2_mpy_nac_sat_ll_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_ll_s1_Rx32 & M2_mpy_nac_sat_ll_s1_Rs32 & M2_mpy_nac_sat_ll_s1_Rt32 unimpl

:M2_mpy_hh_s0 M2_mpy_hh_s0_Rd32 M2_mpy_hh_s0_Rs32 M2_mpy_hh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_hh_s0_Rd32 & M2_mpy_hh_s0_Rs32 & M2_mpy_hh_s0_Rt32 unimpl

:M2_mpy_hh_s1 M2_mpy_hh_s1_Rd32 M2_mpy_hh_s1_Rs32 M2_mpy_hh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_hh_s1_Rd32 & M2_mpy_hh_s1_Rs32 & M2_mpy_hh_s1_Rt32 unimpl

:M2_mpy_hl_s0 M2_mpy_hl_s0_Rd32 M2_mpy_hl_s0_Rs32 M2_mpy_hl_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_hl_s0_Rd32 & M2_mpy_hl_s0_Rs32 & M2_mpy_hl_s0_Rt32 unimpl

:M2_mpy_hl_s1 M2_mpy_hl_s1_Rd32 M2_mpy_hl_s1_Rs32 M2_mpy_hl_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_hl_s1_Rd32 & M2_mpy_hl_s1_Rs32 & M2_mpy_hl_s1_Rt32 unimpl

:M2_mpy_lh_s0 M2_mpy_lh_s0_Rd32 M2_mpy_lh_s0_Rs32 M2_mpy_lh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_lh_s0_Rd32 & M2_mpy_lh_s0_Rs32 & M2_mpy_lh_s0_Rt32 unimpl

:M2_mpy_lh_s1 M2_mpy_lh_s1_Rd32 M2_mpy_lh_s1_Rs32 M2_mpy_lh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_lh_s1_Rd32 & M2_mpy_lh_s1_Rs32 & M2_mpy_lh_s1_Rt32 unimpl

:M2_mpy_ll_s0 M2_mpy_ll_s0_Rd32 M2_mpy_ll_s0_Rs32 M2_mpy_ll_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_ll_s0_Rd32 & M2_mpy_ll_s0_Rs32 & M2_mpy_ll_s0_Rt32 unimpl

:M2_mpy_ll_s1 M2_mpy_ll_s1_Rd32 M2_mpy_ll_s1_Rs32 M2_mpy_ll_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_ll_s1_Rd32 & M2_mpy_ll_s1_Rs32 & M2_mpy_ll_s1_Rt32 unimpl

:M2_mpy_sat_hh_s0 M2_mpy_sat_hh_s0_Rd32 M2_mpy_sat_hh_s0_Rs32 M2_mpy_sat_hh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_sat_hh_s0_Rd32 & M2_mpy_sat_hh_s0_Rs32 & M2_mpy_sat_hh_s0_Rt32 unimpl

:M2_mpy_sat_hh_s1 M2_mpy_sat_hh_s1_Rd32 M2_mpy_sat_hh_s1_Rs32 M2_mpy_sat_hh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_sat_hh_s1_Rd32 & M2_mpy_sat_hh_s1_Rs32 & M2_mpy_sat_hh_s1_Rt32 unimpl

:M2_mpy_sat_hl_s0 M2_mpy_sat_hl_s0_Rd32 M2_mpy_sat_hl_s0_Rs32 M2_mpy_sat_hl_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_sat_hl_s0_Rd32 & M2_mpy_sat_hl_s0_Rs32 & M2_mpy_sat_hl_s0_Rt32 unimpl

:M2_mpy_sat_hl_s1 M2_mpy_sat_hl_s1_Rd32 M2_mpy_sat_hl_s1_Rs32 M2_mpy_sat_hl_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_sat_hl_s1_Rd32 & M2_mpy_sat_hl_s1_Rs32 & M2_mpy_sat_hl_s1_Rt32 unimpl

:M2_mpy_sat_lh_s0 M2_mpy_sat_lh_s0_Rd32 M2_mpy_sat_lh_s0_Rs32 M2_mpy_sat_lh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_sat_lh_s0_Rd32 & M2_mpy_sat_lh_s0_Rs32 & M2_mpy_sat_lh_s0_Rt32 unimpl

:M2_mpy_sat_lh_s1 M2_mpy_sat_lh_s1_Rd32 M2_mpy_sat_lh_s1_Rs32 M2_mpy_sat_lh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_sat_lh_s1_Rd32 & M2_mpy_sat_lh_s1_Rs32 & M2_mpy_sat_lh_s1_Rt32 unimpl

:M2_mpy_sat_ll_s0 M2_mpy_sat_ll_s0_Rd32 M2_mpy_sat_ll_s0_Rs32 M2_mpy_sat_ll_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_sat_ll_s0_Rd32 & M2_mpy_sat_ll_s0_Rs32 & M2_mpy_sat_ll_s0_Rt32 unimpl

:M2_mpy_sat_ll_s1 M2_mpy_sat_ll_s1_Rd32 M2_mpy_sat_ll_s1_Rs32 M2_mpy_sat_ll_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_sat_ll_s1_Rd32 & M2_mpy_sat_ll_s1_Rs32 & M2_mpy_sat_ll_s1_Rt32 unimpl

:M2_mpy_rnd_hh_s0 M2_mpy_rnd_hh_s0_Rd32 M2_mpy_rnd_hh_s0_Rs32 M2_mpy_rnd_hh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_rnd_hh_s0_Rd32 & M2_mpy_rnd_hh_s0_Rs32 & M2_mpy_rnd_hh_s0_Rt32 unimpl

:M2_mpy_rnd_hh_s1 M2_mpy_rnd_hh_s1_Rd32 M2_mpy_rnd_hh_s1_Rs32 M2_mpy_rnd_hh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_rnd_hh_s1_Rd32 & M2_mpy_rnd_hh_s1_Rs32 & M2_mpy_rnd_hh_s1_Rt32 unimpl

:M2_mpy_rnd_hl_s0 M2_mpy_rnd_hl_s0_Rd32 M2_mpy_rnd_hl_s0_Rs32 M2_mpy_rnd_hl_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_rnd_hl_s0_Rd32 & M2_mpy_rnd_hl_s0_Rs32 & M2_mpy_rnd_hl_s0_Rt32 unimpl

:M2_mpy_rnd_hl_s1 M2_mpy_rnd_hl_s1_Rd32 M2_mpy_rnd_hl_s1_Rs32 M2_mpy_rnd_hl_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_rnd_hl_s1_Rd32 & M2_mpy_rnd_hl_s1_Rs32 & M2_mpy_rnd_hl_s1_Rt32 unimpl

:M2_mpy_rnd_lh_s0 M2_mpy_rnd_lh_s0_Rd32 M2_mpy_rnd_lh_s0_Rs32 M2_mpy_rnd_lh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_rnd_lh_s0_Rd32 & M2_mpy_rnd_lh_s0_Rs32 & M2_mpy_rnd_lh_s0_Rt32 unimpl

:M2_mpy_rnd_lh_s1 M2_mpy_rnd_lh_s1_Rd32 M2_mpy_rnd_lh_s1_Rs32 M2_mpy_rnd_lh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_rnd_lh_s1_Rd32 & M2_mpy_rnd_lh_s1_Rs32 & M2_mpy_rnd_lh_s1_Rt32 unimpl

:M2_mpy_rnd_ll_s0 M2_mpy_rnd_ll_s0_Rd32 M2_mpy_rnd_ll_s0_Rs32 M2_mpy_rnd_ll_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_rnd_ll_s0_Rd32 & M2_mpy_rnd_ll_s0_Rs32 & M2_mpy_rnd_ll_s0_Rt32 unimpl

:M2_mpy_rnd_ll_s1 M2_mpy_rnd_ll_s1_Rd32 M2_mpy_rnd_ll_s1_Rs32 M2_mpy_rnd_ll_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_rnd_ll_s1_Rd32 & M2_mpy_rnd_ll_s1_Rs32 & M2_mpy_rnd_ll_s1_Rt32 unimpl

:M2_mpy_sat_rnd_hh_s0 M2_mpy_sat_rnd_hh_s0_Rd32 M2_mpy_sat_rnd_hh_s0_Rs32 M2_mpy_sat_rnd_hh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_sat_rnd_hh_s0_Rd32 & M2_mpy_sat_rnd_hh_s0_Rs32 & M2_mpy_sat_rnd_hh_s0_Rt32 unimpl

:M2_mpy_sat_rnd_hh_s1 M2_mpy_sat_rnd_hh_s1_Rd32 M2_mpy_sat_rnd_hh_s1_Rs32 M2_mpy_sat_rnd_hh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_sat_rnd_hh_s1_Rd32 & M2_mpy_sat_rnd_hh_s1_Rs32 & M2_mpy_sat_rnd_hh_s1_Rt32 unimpl

:M2_mpy_sat_rnd_hl_s0 M2_mpy_sat_rnd_hl_s0_Rd32 M2_mpy_sat_rnd_hl_s0_Rs32 M2_mpy_sat_rnd_hl_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_sat_rnd_hl_s0_Rd32 & M2_mpy_sat_rnd_hl_s0_Rs32 & M2_mpy_sat_rnd_hl_s0_Rt32 unimpl

:M2_mpy_sat_rnd_hl_s1 M2_mpy_sat_rnd_hl_s1_Rd32 M2_mpy_sat_rnd_hl_s1_Rs32 M2_mpy_sat_rnd_hl_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_sat_rnd_hl_s1_Rd32 & M2_mpy_sat_rnd_hl_s1_Rs32 & M2_mpy_sat_rnd_hl_s1_Rt32 unimpl

:M2_mpy_sat_rnd_lh_s0 M2_mpy_sat_rnd_lh_s0_Rd32 M2_mpy_sat_rnd_lh_s0_Rs32 M2_mpy_sat_rnd_lh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_sat_rnd_lh_s0_Rd32 & M2_mpy_sat_rnd_lh_s0_Rs32 & M2_mpy_sat_rnd_lh_s0_Rt32 unimpl

:M2_mpy_sat_rnd_lh_s1 M2_mpy_sat_rnd_lh_s1_Rd32 M2_mpy_sat_rnd_lh_s1_Rs32 M2_mpy_sat_rnd_lh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_sat_rnd_lh_s1_Rd32 & M2_mpy_sat_rnd_lh_s1_Rs32 & M2_mpy_sat_rnd_lh_s1_Rt32 unimpl

:M2_mpy_sat_rnd_ll_s0 M2_mpy_sat_rnd_ll_s0_Rd32 M2_mpy_sat_rnd_ll_s0_Rs32 M2_mpy_sat_rnd_ll_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_sat_rnd_ll_s0_Rd32 & M2_mpy_sat_rnd_ll_s0_Rs32 & M2_mpy_sat_rnd_ll_s0_Rt32 unimpl

:M2_mpy_sat_rnd_ll_s1 M2_mpy_sat_rnd_ll_s1_Rd32 M2_mpy_sat_rnd_ll_s1_Rs32 M2_mpy_sat_rnd_ll_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_sat_rnd_ll_s1_Rd32 & M2_mpy_sat_rnd_ll_s1_Rs32 & M2_mpy_sat_rnd_ll_s1_Rt32 unimpl

:M2_mpyd_acc_hh_s0 M2_mpyd_acc_hh_s0_Rxx32 M2_mpyd_acc_hh_s0_Rs32 M2_mpyd_acc_hh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_hh_s0_Rxx32 & M2_mpyd_acc_hh_s0_Rs32 & M2_mpyd_acc_hh_s0_Rt32 unimpl

:M2_mpyd_acc_hh_s1 M2_mpyd_acc_hh_s1_Rxx32 M2_mpyd_acc_hh_s1_Rs32 M2_mpyd_acc_hh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_hh_s1_Rxx32 & M2_mpyd_acc_hh_s1_Rs32 & M2_mpyd_acc_hh_s1_Rt32 unimpl

:M2_mpyd_acc_hl_s0 M2_mpyd_acc_hl_s0_Rxx32 M2_mpyd_acc_hl_s0_Rs32 M2_mpyd_acc_hl_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_hl_s0_Rxx32 & M2_mpyd_acc_hl_s0_Rs32 & M2_mpyd_acc_hl_s0_Rt32 unimpl

:M2_mpyd_acc_hl_s1 M2_mpyd_acc_hl_s1_Rxx32 M2_mpyd_acc_hl_s1_Rs32 M2_mpyd_acc_hl_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_hl_s1_Rxx32 & M2_mpyd_acc_hl_s1_Rs32 & M2_mpyd_acc_hl_s1_Rt32 unimpl

:M2_mpyd_acc_lh_s0 M2_mpyd_acc_lh_s0_Rxx32 M2_mpyd_acc_lh_s0_Rs32 M2_mpyd_acc_lh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_lh_s0_Rxx32 & M2_mpyd_acc_lh_s0_Rs32 & M2_mpyd_acc_lh_s0_Rt32 unimpl

:M2_mpyd_acc_lh_s1 M2_mpyd_acc_lh_s1_Rxx32 M2_mpyd_acc_lh_s1_Rs32 M2_mpyd_acc_lh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_lh_s1_Rxx32 & M2_mpyd_acc_lh_s1_Rs32 & M2_mpyd_acc_lh_s1_Rt32 unimpl

:M2_mpyd_acc_ll_s0 M2_mpyd_acc_ll_s0_Rxx32 M2_mpyd_acc_ll_s0_Rs32 M2_mpyd_acc_ll_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_ll_s0_Rxx32 & M2_mpyd_acc_ll_s0_Rs32 & M2_mpyd_acc_ll_s0_Rt32 unimpl

:M2_mpyd_acc_ll_s1 M2_mpyd_acc_ll_s1_Rxx32 M2_mpyd_acc_ll_s1_Rs32 M2_mpyd_acc_ll_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_ll_s1_Rxx32 & M2_mpyd_acc_ll_s1_Rs32 & M2_mpyd_acc_ll_s1_Rt32 unimpl

:M2_mpyd_nac_hh_s0 M2_mpyd_nac_hh_s0_Rxx32 M2_mpyd_nac_hh_s0_Rs32 M2_mpyd_nac_hh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_hh_s0_Rxx32 & M2_mpyd_nac_hh_s0_Rs32 & M2_mpyd_nac_hh_s0_Rt32 unimpl

:M2_mpyd_nac_hh_s1 M2_mpyd_nac_hh_s1_Rxx32 M2_mpyd_nac_hh_s1_Rs32 M2_mpyd_nac_hh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_hh_s1_Rxx32 & M2_mpyd_nac_hh_s1_Rs32 & M2_mpyd_nac_hh_s1_Rt32 unimpl

:M2_mpyd_nac_hl_s0 M2_mpyd_nac_hl_s0_Rxx32 M2_mpyd_nac_hl_s0_Rs32 M2_mpyd_nac_hl_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_hl_s0_Rxx32 & M2_mpyd_nac_hl_s0_Rs32 & M2_mpyd_nac_hl_s0_Rt32 unimpl

:M2_mpyd_nac_hl_s1 M2_mpyd_nac_hl_s1_Rxx32 M2_mpyd_nac_hl_s1_Rs32 M2_mpyd_nac_hl_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_hl_s1_Rxx32 & M2_mpyd_nac_hl_s1_Rs32 & M2_mpyd_nac_hl_s1_Rt32 unimpl

:M2_mpyd_nac_lh_s0 M2_mpyd_nac_lh_s0_Rxx32 M2_mpyd_nac_lh_s0_Rs32 M2_mpyd_nac_lh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_lh_s0_Rxx32 & M2_mpyd_nac_lh_s0_Rs32 & M2_mpyd_nac_lh_s0_Rt32 unimpl

:M2_mpyd_nac_lh_s1 M2_mpyd_nac_lh_s1_Rxx32 M2_mpyd_nac_lh_s1_Rs32 M2_mpyd_nac_lh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_lh_s1_Rxx32 & M2_mpyd_nac_lh_s1_Rs32 & M2_mpyd_nac_lh_s1_Rt32 unimpl

:M2_mpyd_nac_ll_s0 M2_mpyd_nac_ll_s0_Rxx32 M2_mpyd_nac_ll_s0_Rs32 M2_mpyd_nac_ll_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_ll_s0_Rxx32 & M2_mpyd_nac_ll_s0_Rs32 & M2_mpyd_nac_ll_s0_Rt32 unimpl

:M2_mpyd_nac_ll_s1 M2_mpyd_nac_ll_s1_Rxx32 M2_mpyd_nac_ll_s1_Rs32 M2_mpyd_nac_ll_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_ll_s1_Rxx32 & M2_mpyd_nac_ll_s1_Rs32 & M2_mpyd_nac_ll_s1_Rt32 unimpl

:M2_mpyd_hh_s0 M2_mpyd_hh_s0_Rdd32 M2_mpyd_hh_s0_Rs32 M2_mpyd_hh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_hh_s0_Rdd32 & M2_mpyd_hh_s0_Rs32 & M2_mpyd_hh_s0_Rt32 unimpl

:M2_mpyd_hh_s1 M2_mpyd_hh_s1_Rdd32 M2_mpyd_hh_s1_Rs32 M2_mpyd_hh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_hh_s1_Rdd32 & M2_mpyd_hh_s1_Rs32 & M2_mpyd_hh_s1_Rt32 unimpl

:M2_mpyd_hl_s0 M2_mpyd_hl_s0_Rdd32 M2_mpyd_hl_s0_Rs32 M2_mpyd_hl_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_hl_s0_Rdd32 & M2_mpyd_hl_s0_Rs32 & M2_mpyd_hl_s0_Rt32 unimpl

:M2_mpyd_hl_s1 M2_mpyd_hl_s1_Rdd32 M2_mpyd_hl_s1_Rs32 M2_mpyd_hl_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_hl_s1_Rdd32 & M2_mpyd_hl_s1_Rs32 & M2_mpyd_hl_s1_Rt32 unimpl

:M2_mpyd_lh_s0 M2_mpyd_lh_s0_Rdd32 M2_mpyd_lh_s0_Rs32 M2_mpyd_lh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_lh_s0_Rdd32 & M2_mpyd_lh_s0_Rs32 & M2_mpyd_lh_s0_Rt32 unimpl

:M2_mpyd_lh_s1 M2_mpyd_lh_s1_Rdd32 M2_mpyd_lh_s1_Rs32 M2_mpyd_lh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_lh_s1_Rdd32 & M2_mpyd_lh_s1_Rs32 & M2_mpyd_lh_s1_Rt32 unimpl

:M2_mpyd_ll_s0 M2_mpyd_ll_s0_Rdd32 M2_mpyd_ll_s0_Rs32 M2_mpyd_ll_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_ll_s0_Rdd32 & M2_mpyd_ll_s0_Rs32 & M2_mpyd_ll_s0_Rt32 unimpl

:M2_mpyd_ll_s1 M2_mpyd_ll_s1_Rdd32 M2_mpyd_ll_s1_Rs32 M2_mpyd_ll_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_ll_s1_Rdd32 & M2_mpyd_ll_s1_Rs32 & M2_mpyd_ll_s1_Rt32 unimpl

:M2_mpyd_rnd_hh_s0 M2_mpyd_rnd_hh_s0_Rdd32 M2_mpyd_rnd_hh_s0_Rs32 M2_mpyd_rnd_hh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_rnd_hh_s0_Rdd32 & M2_mpyd_rnd_hh_s0_Rs32 & M2_mpyd_rnd_hh_s0_Rt32 unimpl

:M2_mpyd_rnd_hh_s1 M2_mpyd_rnd_hh_s1_Rdd32 M2_mpyd_rnd_hh_s1_Rs32 M2_mpyd_rnd_hh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_rnd_hh_s1_Rdd32 & M2_mpyd_rnd_hh_s1_Rs32 & M2_mpyd_rnd_hh_s1_Rt32 unimpl

:M2_mpyd_rnd_hl_s0 M2_mpyd_rnd_hl_s0_Rdd32 M2_mpyd_rnd_hl_s0_Rs32 M2_mpyd_rnd_hl_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_rnd_hl_s0_Rdd32 & M2_mpyd_rnd_hl_s0_Rs32 & M2_mpyd_rnd_hl_s0_Rt32 unimpl

:M2_mpyd_rnd_hl_s1 M2_mpyd_rnd_hl_s1_Rdd32 M2_mpyd_rnd_hl_s1_Rs32 M2_mpyd_rnd_hl_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_rnd_hl_s1_Rdd32 & M2_mpyd_rnd_hl_s1_Rs32 & M2_mpyd_rnd_hl_s1_Rt32 unimpl

:M2_mpyd_rnd_lh_s0 M2_mpyd_rnd_lh_s0_Rdd32 M2_mpyd_rnd_lh_s0_Rs32 M2_mpyd_rnd_lh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_rnd_lh_s0_Rdd32 & M2_mpyd_rnd_lh_s0_Rs32 & M2_mpyd_rnd_lh_s0_Rt32 unimpl

:M2_mpyd_rnd_lh_s1 M2_mpyd_rnd_lh_s1_Rdd32 M2_mpyd_rnd_lh_s1_Rs32 M2_mpyd_rnd_lh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_rnd_lh_s1_Rdd32 & M2_mpyd_rnd_lh_s1_Rs32 & M2_mpyd_rnd_lh_s1_Rt32 unimpl

:M2_mpyd_rnd_ll_s0 M2_mpyd_rnd_ll_s0_Rdd32 M2_mpyd_rnd_ll_s0_Rs32 M2_mpyd_rnd_ll_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_rnd_ll_s0_Rdd32 & M2_mpyd_rnd_ll_s0_Rs32 & M2_mpyd_rnd_ll_s0_Rt32 unimpl

:M2_mpyd_rnd_ll_s1 M2_mpyd_rnd_ll_s1_Rdd32 M2_mpyd_rnd_ll_s1_Rs32 M2_mpyd_rnd_ll_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_rnd_ll_s1_Rdd32 & M2_mpyd_rnd_ll_s1_Rs32 & M2_mpyd_rnd_ll_s1_Rt32 unimpl

:M2_mpyu_acc_hh_s0 M2_mpyu_acc_hh_s0_Rx32 M2_mpyu_acc_hh_s0_Rs32 M2_mpyu_acc_hh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_hh_s0_Rx32 & M2_mpyu_acc_hh_s0_Rs32 & M2_mpyu_acc_hh_s0_Rt32 unimpl

:M2_mpyu_acc_hh_s1 M2_mpyu_acc_hh_s1_Rx32 M2_mpyu_acc_hh_s1_Rs32 M2_mpyu_acc_hh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_hh_s1_Rx32 & M2_mpyu_acc_hh_s1_Rs32 & M2_mpyu_acc_hh_s1_Rt32 unimpl

:M2_mpyu_acc_hl_s0 M2_mpyu_acc_hl_s0_Rx32 M2_mpyu_acc_hl_s0_Rs32 M2_mpyu_acc_hl_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_hl_s0_Rx32 & M2_mpyu_acc_hl_s0_Rs32 & M2_mpyu_acc_hl_s0_Rt32 unimpl

:M2_mpyu_acc_hl_s1 M2_mpyu_acc_hl_s1_Rx32 M2_mpyu_acc_hl_s1_Rs32 M2_mpyu_acc_hl_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_hl_s1_Rx32 & M2_mpyu_acc_hl_s1_Rs32 & M2_mpyu_acc_hl_s1_Rt32 unimpl

:M2_mpyu_acc_lh_s0 M2_mpyu_acc_lh_s0_Rx32 M2_mpyu_acc_lh_s0_Rs32 M2_mpyu_acc_lh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_lh_s0_Rx32 & M2_mpyu_acc_lh_s0_Rs32 & M2_mpyu_acc_lh_s0_Rt32 unimpl

:M2_mpyu_acc_lh_s1 M2_mpyu_acc_lh_s1_Rx32 M2_mpyu_acc_lh_s1_Rs32 M2_mpyu_acc_lh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_lh_s1_Rx32 & M2_mpyu_acc_lh_s1_Rs32 & M2_mpyu_acc_lh_s1_Rt32 unimpl

:M2_mpyu_acc_ll_s0 M2_mpyu_acc_ll_s0_Rx32 M2_mpyu_acc_ll_s0_Rs32 M2_mpyu_acc_ll_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_ll_s0_Rx32 & M2_mpyu_acc_ll_s0_Rs32 & M2_mpyu_acc_ll_s0_Rt32 unimpl

:M2_mpyu_acc_ll_s1 M2_mpyu_acc_ll_s1_Rx32 M2_mpyu_acc_ll_s1_Rs32 M2_mpyu_acc_ll_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_ll_s1_Rx32 & M2_mpyu_acc_ll_s1_Rs32 & M2_mpyu_acc_ll_s1_Rt32 unimpl

:M2_mpyu_nac_hh_s0 M2_mpyu_nac_hh_s0_Rx32 M2_mpyu_nac_hh_s0_Rs32 M2_mpyu_nac_hh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_hh_s0_Rx32 & M2_mpyu_nac_hh_s0_Rs32 & M2_mpyu_nac_hh_s0_Rt32 unimpl

:M2_mpyu_nac_hh_s1 M2_mpyu_nac_hh_s1_Rx32 M2_mpyu_nac_hh_s1_Rs32 M2_mpyu_nac_hh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_hh_s1_Rx32 & M2_mpyu_nac_hh_s1_Rs32 & M2_mpyu_nac_hh_s1_Rt32 unimpl

:M2_mpyu_nac_hl_s0 M2_mpyu_nac_hl_s0_Rx32 M2_mpyu_nac_hl_s0_Rs32 M2_mpyu_nac_hl_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_hl_s0_Rx32 & M2_mpyu_nac_hl_s0_Rs32 & M2_mpyu_nac_hl_s0_Rt32 unimpl

:M2_mpyu_nac_hl_s1 M2_mpyu_nac_hl_s1_Rx32 M2_mpyu_nac_hl_s1_Rs32 M2_mpyu_nac_hl_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_hl_s1_Rx32 & M2_mpyu_nac_hl_s1_Rs32 & M2_mpyu_nac_hl_s1_Rt32 unimpl

:M2_mpyu_nac_lh_s0 M2_mpyu_nac_lh_s0_Rx32 M2_mpyu_nac_lh_s0_Rs32 M2_mpyu_nac_lh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_lh_s0_Rx32 & M2_mpyu_nac_lh_s0_Rs32 & M2_mpyu_nac_lh_s0_Rt32 unimpl

:M2_mpyu_nac_lh_s1 M2_mpyu_nac_lh_s1_Rx32 M2_mpyu_nac_lh_s1_Rs32 M2_mpyu_nac_lh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_lh_s1_Rx32 & M2_mpyu_nac_lh_s1_Rs32 & M2_mpyu_nac_lh_s1_Rt32 unimpl

:M2_mpyu_nac_ll_s0 M2_mpyu_nac_ll_s0_Rx32 M2_mpyu_nac_ll_s0_Rs32 M2_mpyu_nac_ll_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_ll_s0_Rx32 & M2_mpyu_nac_ll_s0_Rs32 & M2_mpyu_nac_ll_s0_Rt32 unimpl

:M2_mpyu_nac_ll_s1 M2_mpyu_nac_ll_s1_Rx32 M2_mpyu_nac_ll_s1_Rs32 M2_mpyu_nac_ll_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_ll_s1_Rx32 & M2_mpyu_nac_ll_s1_Rs32 & M2_mpyu_nac_ll_s1_Rt32 unimpl

:M2_mpyu_hh_s0 M2_mpyu_hh_s0_Rd32 M2_mpyu_hh_s0_Rs32 M2_mpyu_hh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_hh_s0_Rd32 & M2_mpyu_hh_s0_Rs32 & M2_mpyu_hh_s0_Rt32 unimpl

:M2_mpyu_hh_s1 M2_mpyu_hh_s1_Rd32 M2_mpyu_hh_s1_Rs32 M2_mpyu_hh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_hh_s1_Rd32 & M2_mpyu_hh_s1_Rs32 & M2_mpyu_hh_s1_Rt32 unimpl

:M2_mpyu_hl_s0 M2_mpyu_hl_s0_Rd32 M2_mpyu_hl_s0_Rs32 M2_mpyu_hl_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_hl_s0_Rd32 & M2_mpyu_hl_s0_Rs32 & M2_mpyu_hl_s0_Rt32 unimpl

:M2_mpyu_hl_s1 M2_mpyu_hl_s1_Rd32 M2_mpyu_hl_s1_Rs32 M2_mpyu_hl_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_hl_s1_Rd32 & M2_mpyu_hl_s1_Rs32 & M2_mpyu_hl_s1_Rt32 unimpl

:M2_mpyu_lh_s0 M2_mpyu_lh_s0_Rd32 M2_mpyu_lh_s0_Rs32 M2_mpyu_lh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_lh_s0_Rd32 & M2_mpyu_lh_s0_Rs32 & M2_mpyu_lh_s0_Rt32 unimpl

:M2_mpyu_lh_s1 M2_mpyu_lh_s1_Rd32 M2_mpyu_lh_s1_Rs32 M2_mpyu_lh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_lh_s1_Rd32 & M2_mpyu_lh_s1_Rs32 & M2_mpyu_lh_s1_Rt32 unimpl

:M2_mpyu_ll_s0 M2_mpyu_ll_s0_Rd32 M2_mpyu_ll_s0_Rs32 M2_mpyu_ll_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_ll_s0_Rd32 & M2_mpyu_ll_s0_Rs32 & M2_mpyu_ll_s0_Rt32 unimpl

:M2_mpyu_ll_s1 M2_mpyu_ll_s1_Rd32 M2_mpyu_ll_s1_Rs32 M2_mpyu_ll_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_ll_s1_Rd32 & M2_mpyu_ll_s1_Rs32 & M2_mpyu_ll_s1_Rt32 unimpl

:M2_mpyud_acc_hh_s0 M2_mpyud_acc_hh_s0_Rxx32 M2_mpyud_acc_hh_s0_Rs32 M2_mpyud_acc_hh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_hh_s0_Rxx32 & M2_mpyud_acc_hh_s0_Rs32 & M2_mpyud_acc_hh_s0_Rt32 unimpl

:M2_mpyud_acc_hh_s1 M2_mpyud_acc_hh_s1_Rxx32 M2_mpyud_acc_hh_s1_Rs32 M2_mpyud_acc_hh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_hh_s1_Rxx32 & M2_mpyud_acc_hh_s1_Rs32 & M2_mpyud_acc_hh_s1_Rt32 unimpl

:M2_mpyud_acc_hl_s0 M2_mpyud_acc_hl_s0_Rxx32 M2_mpyud_acc_hl_s0_Rs32 M2_mpyud_acc_hl_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_hl_s0_Rxx32 & M2_mpyud_acc_hl_s0_Rs32 & M2_mpyud_acc_hl_s0_Rt32 unimpl

:M2_mpyud_acc_hl_s1 M2_mpyud_acc_hl_s1_Rxx32 M2_mpyud_acc_hl_s1_Rs32 M2_mpyud_acc_hl_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_hl_s1_Rxx32 & M2_mpyud_acc_hl_s1_Rs32 & M2_mpyud_acc_hl_s1_Rt32 unimpl

:M2_mpyud_acc_lh_s0 M2_mpyud_acc_lh_s0_Rxx32 M2_mpyud_acc_lh_s0_Rs32 M2_mpyud_acc_lh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_lh_s0_Rxx32 & M2_mpyud_acc_lh_s0_Rs32 & M2_mpyud_acc_lh_s0_Rt32 unimpl

:M2_mpyud_acc_lh_s1 M2_mpyud_acc_lh_s1_Rxx32 M2_mpyud_acc_lh_s1_Rs32 M2_mpyud_acc_lh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_lh_s1_Rxx32 & M2_mpyud_acc_lh_s1_Rs32 & M2_mpyud_acc_lh_s1_Rt32 unimpl

:M2_mpyud_acc_ll_s0 M2_mpyud_acc_ll_s0_Rxx32 M2_mpyud_acc_ll_s0_Rs32 M2_mpyud_acc_ll_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_ll_s0_Rxx32 & M2_mpyud_acc_ll_s0_Rs32 & M2_mpyud_acc_ll_s0_Rt32 unimpl

:M2_mpyud_acc_ll_s1 M2_mpyud_acc_ll_s1_Rxx32 M2_mpyud_acc_ll_s1_Rs32 M2_mpyud_acc_ll_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_ll_s1_Rxx32 & M2_mpyud_acc_ll_s1_Rs32 & M2_mpyud_acc_ll_s1_Rt32 unimpl

:M2_mpyud_nac_hh_s0 M2_mpyud_nac_hh_s0_Rxx32 M2_mpyud_nac_hh_s0_Rs32 M2_mpyud_nac_hh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_hh_s0_Rxx32 & M2_mpyud_nac_hh_s0_Rs32 & M2_mpyud_nac_hh_s0_Rt32 unimpl

:M2_mpyud_nac_hh_s1 M2_mpyud_nac_hh_s1_Rxx32 M2_mpyud_nac_hh_s1_Rs32 M2_mpyud_nac_hh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_hh_s1_Rxx32 & M2_mpyud_nac_hh_s1_Rs32 & M2_mpyud_nac_hh_s1_Rt32 unimpl

:M2_mpyud_nac_hl_s0 M2_mpyud_nac_hl_s0_Rxx32 M2_mpyud_nac_hl_s0_Rs32 M2_mpyud_nac_hl_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_hl_s0_Rxx32 & M2_mpyud_nac_hl_s0_Rs32 & M2_mpyud_nac_hl_s0_Rt32 unimpl

:M2_mpyud_nac_hl_s1 M2_mpyud_nac_hl_s1_Rxx32 M2_mpyud_nac_hl_s1_Rs32 M2_mpyud_nac_hl_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_hl_s1_Rxx32 & M2_mpyud_nac_hl_s1_Rs32 & M2_mpyud_nac_hl_s1_Rt32 unimpl

:M2_mpyud_nac_lh_s0 M2_mpyud_nac_lh_s0_Rxx32 M2_mpyud_nac_lh_s0_Rs32 M2_mpyud_nac_lh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_lh_s0_Rxx32 & M2_mpyud_nac_lh_s0_Rs32 & M2_mpyud_nac_lh_s0_Rt32 unimpl

:M2_mpyud_nac_lh_s1 M2_mpyud_nac_lh_s1_Rxx32 M2_mpyud_nac_lh_s1_Rs32 M2_mpyud_nac_lh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_lh_s1_Rxx32 & M2_mpyud_nac_lh_s1_Rs32 & M2_mpyud_nac_lh_s1_Rt32 unimpl

:M2_mpyud_nac_ll_s0 M2_mpyud_nac_ll_s0_Rxx32 M2_mpyud_nac_ll_s0_Rs32 M2_mpyud_nac_ll_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_ll_s0_Rxx32 & M2_mpyud_nac_ll_s0_Rs32 & M2_mpyud_nac_ll_s0_Rt32 unimpl

:M2_mpyud_nac_ll_s1 M2_mpyud_nac_ll_s1_Rxx32 M2_mpyud_nac_ll_s1_Rs32 M2_mpyud_nac_ll_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_ll_s1_Rxx32 & M2_mpyud_nac_ll_s1_Rs32 & M2_mpyud_nac_ll_s1_Rt32 unimpl

:M2_mpyud_hh_s0 M2_mpyud_hh_s0_Rdd32 M2_mpyud_hh_s0_Rs32 M2_mpyud_hh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_hh_s0_Rdd32 & M2_mpyud_hh_s0_Rs32 & M2_mpyud_hh_s0_Rt32 unimpl

:M2_mpyud_hh_s1 M2_mpyud_hh_s1_Rdd32 M2_mpyud_hh_s1_Rs32 M2_mpyud_hh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_hh_s1_Rdd32 & M2_mpyud_hh_s1_Rs32 & M2_mpyud_hh_s1_Rt32 unimpl

:M2_mpyud_hl_s0 M2_mpyud_hl_s0_Rdd32 M2_mpyud_hl_s0_Rs32 M2_mpyud_hl_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_hl_s0_Rdd32 & M2_mpyud_hl_s0_Rs32 & M2_mpyud_hl_s0_Rt32 unimpl

:M2_mpyud_hl_s1 M2_mpyud_hl_s1_Rdd32 M2_mpyud_hl_s1_Rs32 M2_mpyud_hl_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_hl_s1_Rdd32 & M2_mpyud_hl_s1_Rs32 & M2_mpyud_hl_s1_Rt32 unimpl

:M2_mpyud_lh_s0 M2_mpyud_lh_s0_Rdd32 M2_mpyud_lh_s0_Rs32 M2_mpyud_lh_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_lh_s0_Rdd32 & M2_mpyud_lh_s0_Rs32 & M2_mpyud_lh_s0_Rt32 unimpl

:M2_mpyud_lh_s1 M2_mpyud_lh_s1_Rdd32 M2_mpyud_lh_s1_Rs32 M2_mpyud_lh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_lh_s1_Rdd32 & M2_mpyud_lh_s1_Rs32 & M2_mpyud_lh_s1_Rt32 unimpl

:M2_mpyud_ll_s0 M2_mpyud_ll_s0_Rdd32 M2_mpyud_ll_s0_Rs32 M2_mpyud_ll_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_ll_s0_Rdd32 & M2_mpyud_ll_s0_Rs32 & M2_mpyud_ll_s0_Rt32 unimpl

:M2_mpyud_ll_s1 M2_mpyud_ll_s1_Rdd32 M2_mpyud_ll_s1_Rs32 M2_mpyud_ll_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_ll_s1_Rdd32 & M2_mpyud_ll_s1_Rs32 & M2_mpyud_ll_s1_Rt32 unimpl

:M2_mpysip M2_mpysip_Rd32 M2_mpysip_Rs32 M2_mpysip_u8 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpysip_Rd32 & M2_mpysip_Rs32 & M2_mpysip_u8 unimpl

:M2_mpysin M2_mpysin_Rd32 M2_mpysin_Rs32 M2_mpysin_u8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpysin_Rd32 & M2_mpysin_Rs32 & M2_mpysin_u8 unimpl

:M2_macsip M2_macsip_Rx32 M2_macsip_Rs32 M2_macsip_u8 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_macsip_Rx32 & M2_macsip_Rs32 & M2_macsip_u8 unimpl

:M2_macsin M2_macsin_Rx32 M2_macsin_Rs32 M2_macsin_u8 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_macsin_Rx32 & M2_macsin_Rs32 & M2_macsin_u8 unimpl

:M2_dpmpyss_s0 M2_dpmpyss_s0_Rdd32 M2_dpmpyss_s0_Rs32 M2_dpmpyss_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_dpmpyss_s0_Rdd32 & M2_dpmpyss_s0_Rs32 & M2_dpmpyss_s0_Rt32 unimpl

:M2_dpmpyss_acc_s0 M2_dpmpyss_acc_s0_Rxx32 M2_dpmpyss_acc_s0_Rs32 M2_dpmpyss_acc_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_dpmpyss_acc_s0_Rxx32 & M2_dpmpyss_acc_s0_Rs32 & M2_dpmpyss_acc_s0_Rt32 unimpl

:M2_dpmpyss_nac_s0 M2_dpmpyss_nac_s0_Rxx32 M2_dpmpyss_nac_s0_Rs32 M2_dpmpyss_nac_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_dpmpyss_nac_s0_Rxx32 & M2_dpmpyss_nac_s0_Rs32 & M2_dpmpyss_nac_s0_Rt32 unimpl

:M2_dpmpyuu_s0 M2_dpmpyuu_s0_Rdd32 M2_dpmpyuu_s0_Rs32 M2_dpmpyuu_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_dpmpyuu_s0_Rdd32 & M2_dpmpyuu_s0_Rs32 & M2_dpmpyuu_s0_Rt32 unimpl

:M2_dpmpyuu_acc_s0 M2_dpmpyuu_acc_s0_Rxx32 M2_dpmpyuu_acc_s0_Rs32 M2_dpmpyuu_acc_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_dpmpyuu_acc_s0_Rxx32 & M2_dpmpyuu_acc_s0_Rs32 & M2_dpmpyuu_acc_s0_Rt32 unimpl

:M2_dpmpyuu_nac_s0 M2_dpmpyuu_nac_s0_Rxx32 M2_dpmpyuu_nac_s0_Rs32 M2_dpmpyuu_nac_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_dpmpyuu_nac_s0_Rxx32 & M2_dpmpyuu_nac_s0_Rs32 & M2_dpmpyuu_nac_s0_Rt32 unimpl

:M2_mpy_up M2_mpy_up_Rd32 M2_mpy_up_Rs32 M2_mpy_up_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_up_Rd32 & M2_mpy_up_Rs32 & M2_mpy_up_Rt32 unimpl

:M2_mpy_up_s1 M2_mpy_up_s1_Rd32 M2_mpy_up_s1_Rs32 M2_mpy_up_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_up_s1_Rd32 & M2_mpy_up_s1_Rs32 & M2_mpy_up_s1_Rt32 unimpl

:M2_mpy_up_s1_sat M2_mpy_up_s1_sat_Rd32 M2_mpy_up_s1_sat_Rs32 M2_mpy_up_s1_sat_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_up_s1_sat_Rd32 & M2_mpy_up_s1_sat_Rs32 & M2_mpy_up_s1_sat_Rt32 unimpl

:M2_mpyu_up M2_mpyu_up_Rd32 M2_mpyu_up_Rs32 M2_mpyu_up_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_up_Rd32 & M2_mpyu_up_Rs32 & M2_mpyu_up_Rt32 unimpl

:M2_mpysu_up M2_mpysu_up_Rd32 M2_mpysu_up_Rs32 M2_mpysu_up_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpysu_up_Rd32 & M2_mpysu_up_Rs32 & M2_mpysu_up_Rt32 unimpl

:M2_dpmpyss_rnd_s0 M2_dpmpyss_rnd_s0_Rd32 M2_dpmpyss_rnd_s0_Rs32 M2_dpmpyss_rnd_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_dpmpyss_rnd_s0_Rd32 & M2_dpmpyss_rnd_s0_Rs32 & M2_dpmpyss_rnd_s0_Rt32 unimpl

:M4_mac_up_s1_sat M4_mac_up_s1_sat_Rx32 M4_mac_up_s1_sat_Rs32 M4_mac_up_s1_sat_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_mac_up_s1_sat_Rx32 & M4_mac_up_s1_sat_Rs32 & M4_mac_up_s1_sat_Rt32 unimpl

:M4_nac_up_s1_sat M4_nac_up_s1_sat_Rx32 M4_nac_up_s1_sat_Rs32 M4_nac_up_s1_sat_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_nac_up_s1_sat_Rx32 & M4_nac_up_s1_sat_Rs32 & M4_nac_up_s1_sat_Rt32 unimpl

:M2_mpyi M2_mpyi_Rd32 M2_mpyi_Rs32 M2_mpyi_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyi_Rd32 & M2_mpyi_Rs32 & M2_mpyi_Rt32 unimpl

:M2_maci M2_maci_Rx32 M2_maci_Rs32 M2_maci_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_maci_Rx32 & M2_maci_Rs32 & M2_maci_Rt32 unimpl

:M2_mnaci M2_mnaci_Rx32 M2_mnaci_Rs32 M2_mnaci_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mnaci_Rx32 & M2_mnaci_Rs32 & M2_mnaci_Rt32 unimpl

:M2_acci M2_acci_Rx32 M2_acci_Rs32 M2_acci_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_acci_Rx32 & M2_acci_Rs32 & M2_acci_Rt32 unimpl

:M2_accii M2_accii_Rx32 M2_accii_Rs32 M2_accii_s8 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_accii_Rx32 & M2_accii_Rs32 & M2_accii_s8 unimpl

:M2_nacci M2_nacci_Rx32 M2_nacci_Rs32 M2_nacci_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_nacci_Rx32 & M2_nacci_Rs32 & M2_nacci_Rt32 unimpl

:M2_naccii M2_naccii_Rx32 M2_naccii_Rs32 M2_naccii_s8 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_naccii_Rx32 & M2_naccii_Rs32 & M2_naccii_s8 unimpl

:M2_subacc M2_subacc_Rx32 M2_subacc_Rt32 M2_subacc_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_subacc_Rx32 & M2_subacc_Rt32 & M2_subacc_Rs32 unimpl

:M4_mpyrr_addr M4_mpyrr_addr_Ry32 M4_mpyrr_addr_Ru32 M4_mpyrr_addr_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_mpyrr_addr_Ry32 & M4_mpyrr_addr_Ru32 & M4_mpyrr_addr_Rs32 unimpl

:M4_mpyri_addr_u2 M4_mpyri_addr_u2_Rd32 M4_mpyri_addr_u2_Ru32 M4_mpyri_addr_u2_Rs32 M4_mpyri_addr_u2_u6_2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & M4_mpyri_addr_u2_Rd32 & M4_mpyri_addr_u2_Ru32 & M4_mpyri_addr_u2_Rs32 & M4_mpyri_addr_u2_u6_2 unimpl

:M4_mpyri_addr M4_mpyri_addr_Rd32 M4_mpyri_addr_Ru32 M4_mpyri_addr_Rs32 M4_mpyri_addr_u6 is Parse != 0b00 & subinsn = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & M4_mpyri_addr_Rd32 & M4_mpyri_addr_Ru32 & M4_mpyri_addr_Rs32 & M4_mpyri_addr_u6 unimpl

:M4_mpyri_addi M4_mpyri_addi_Rd32 M4_mpyri_addi_Rs32 M4_mpyri_addi_u6 M4_mpyri_addi_U6 is Parse != 0b00 & subinsn = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & M4_mpyri_addi_Rd32 & M4_mpyri_addi_Rs32 & M4_mpyri_addi_u6 & M4_mpyri_addi_U6 unimpl

:M4_mpyrr_addi M4_mpyrr_addi_Rd32 M4_mpyrr_addi_Rs32 M4_mpyrr_addi_Rt32 M4_mpyrr_addi_u6 is Parse != 0b00 & subinsn = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & M4_mpyrr_addi_Rd32 & M4_mpyrr_addi_Rs32 & M4_mpyrr_addi_Rt32 & M4_mpyrr_addi_u6 unimpl

:M2_vmpy2s_s0 M2_vmpy2s_s0_Rdd32 M2_vmpy2s_s0_Rs32 M2_vmpy2s_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmpy2s_s0_Rdd32 & M2_vmpy2s_s0_Rs32 & M2_vmpy2s_s0_Rt32 unimpl

:M2_vmpy2s_s1 M2_vmpy2s_s1_Rdd32 M2_vmpy2s_s1_Rs32 M2_vmpy2s_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmpy2s_s1_Rdd32 & M2_vmpy2s_s1_Rs32 & M2_vmpy2s_s1_Rt32 unimpl

:M2_vmac2s_s0 M2_vmac2s_s0_Rxx32 M2_vmac2s_s0_Rs32 M2_vmac2s_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2s_s0_Rxx32 & M2_vmac2s_s0_Rs32 & M2_vmac2s_s0_Rt32 unimpl

:M2_vmac2s_s1 M2_vmac2s_s1_Rxx32 M2_vmac2s_s1_Rs32 M2_vmac2s_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2s_s1_Rxx32 & M2_vmac2s_s1_Rs32 & M2_vmac2s_s1_Rt32 unimpl

:M2_vmpy2su_s0 M2_vmpy2su_s0_Rdd32 M2_vmpy2su_s0_Rs32 M2_vmpy2su_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmpy2su_s0_Rdd32 & M2_vmpy2su_s0_Rs32 & M2_vmpy2su_s0_Rt32 unimpl

:M2_vmpy2su_s1 M2_vmpy2su_s1_Rdd32 M2_vmpy2su_s1_Rs32 M2_vmpy2su_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmpy2su_s1_Rdd32 & M2_vmpy2su_s1_Rs32 & M2_vmpy2su_s1_Rt32 unimpl

:M2_vmac2su_s0 M2_vmac2su_s0_Rxx32 M2_vmac2su_s0_Rs32 M2_vmac2su_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2su_s0_Rxx32 & M2_vmac2su_s0_Rs32 & M2_vmac2su_s0_Rt32 unimpl

:M2_vmac2su_s1 M2_vmac2su_s1_Rxx32 M2_vmac2su_s1_Rs32 M2_vmac2su_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2su_s1_Rxx32 & M2_vmac2su_s1_Rs32 & M2_vmac2su_s1_Rt32 unimpl

:M2_vmpy2s_s0pack M2_vmpy2s_s0pack_Rd32 M2_vmpy2s_s0pack_Rs32 M2_vmpy2s_s0pack_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmpy2s_s0pack_Rd32 & M2_vmpy2s_s0pack_Rs32 & M2_vmpy2s_s0pack_Rt32 unimpl

:M2_vmpy2s_s1pack M2_vmpy2s_s1pack_Rd32 M2_vmpy2s_s1pack_Rs32 M2_vmpy2s_s1pack_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmpy2s_s1pack_Rd32 & M2_vmpy2s_s1pack_Rs32 & M2_vmpy2s_s1pack_Rt32 unimpl

:M2_vmac2 M2_vmac2_Rxx32 M2_vmac2_Rs32 M2_vmac2_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2_Rxx32 & M2_vmac2_Rs32 & M2_vmac2_Rt32 unimpl

:M2_vmpy2es_s0 M2_vmpy2es_s0_Rdd32 M2_vmpy2es_s0_Rss32 M2_vmpy2es_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmpy2es_s0_Rdd32 & M2_vmpy2es_s0_Rss32 & M2_vmpy2es_s0_Rtt32 unimpl

:M2_vmpy2es_s1 M2_vmpy2es_s1_Rdd32 M2_vmpy2es_s1_Rss32 M2_vmpy2es_s1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmpy2es_s1_Rdd32 & M2_vmpy2es_s1_Rss32 & M2_vmpy2es_s1_Rtt32 unimpl

:M2_vmac2es_s0 M2_vmac2es_s0_Rxx32 M2_vmac2es_s0_Rss32 M2_vmac2es_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2es_s0_Rxx32 & M2_vmac2es_s0_Rss32 & M2_vmac2es_s0_Rtt32 unimpl

:M2_vmac2es_s1 M2_vmac2es_s1_Rxx32 M2_vmac2es_s1_Rss32 M2_vmac2es_s1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2es_s1_Rxx32 & M2_vmac2es_s1_Rss32 & M2_vmac2es_s1_Rtt32 unimpl

:M2_vmac2es M2_vmac2es_Rxx32 M2_vmac2es_Rss32 M2_vmac2es_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2es_Rxx32 & M2_vmac2es_Rss32 & M2_vmac2es_Rtt32 unimpl

:M2_vrmac_s0 M2_vrmac_s0_Rxx32 M2_vrmac_s0_Rss32 M2_vrmac_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrmac_s0_Rxx32 & M2_vrmac_s0_Rss32 & M2_vrmac_s0_Rtt32 unimpl

:M2_vrmpy_s0 M2_vrmpy_s0_Rdd32 M2_vrmpy_s0_Rss32 M2_vrmpy_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrmpy_s0_Rdd32 & M2_vrmpy_s0_Rss32 & M2_vrmpy_s0_Rtt32 unimpl

:M2_vdmpyrs_s0 M2_vdmpyrs_s0_Rd32 M2_vdmpyrs_s0_Rss32 M2_vdmpyrs_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vdmpyrs_s0_Rd32 & M2_vdmpyrs_s0_Rss32 & M2_vdmpyrs_s0_Rtt32 unimpl

:M2_vdmpyrs_s1 M2_vdmpyrs_s1_Rd32 M2_vdmpyrs_s1_Rss32 M2_vdmpyrs_s1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vdmpyrs_s1_Rd32 & M2_vdmpyrs_s1_Rss32 & M2_vdmpyrs_s1_Rtt32 unimpl

:M5_vrmpybuu M5_vrmpybuu_Rdd32 M5_vrmpybuu_Rss32 M5_vrmpybuu_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vrmpybuu_Rdd32 & M5_vrmpybuu_Rss32 & M5_vrmpybuu_Rtt32 unimpl

:M5_vrmacbuu M5_vrmacbuu_Rxx32 M5_vrmacbuu_Rss32 M5_vrmacbuu_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vrmacbuu_Rxx32 & M5_vrmacbuu_Rss32 & M5_vrmacbuu_Rtt32 unimpl

:M5_vrmpybsu M5_vrmpybsu_Rdd32 M5_vrmpybsu_Rss32 M5_vrmpybsu_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vrmpybsu_Rdd32 & M5_vrmpybsu_Rss32 & M5_vrmpybsu_Rtt32 unimpl

:M5_vrmacbsu M5_vrmacbsu_Rxx32 M5_vrmacbsu_Rss32 M5_vrmacbsu_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vrmacbsu_Rxx32 & M5_vrmacbsu_Rss32 & M5_vrmacbsu_Rtt32 unimpl

:M5_vmpybuu M5_vmpybuu_Rdd32 M5_vmpybuu_Rs32 M5_vmpybuu_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vmpybuu_Rdd32 & M5_vmpybuu_Rs32 & M5_vmpybuu_Rt32 unimpl

:M5_vmpybsu M5_vmpybsu_Rdd32 M5_vmpybsu_Rs32 M5_vmpybsu_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vmpybsu_Rdd32 & M5_vmpybsu_Rs32 & M5_vmpybsu_Rt32 unimpl

:M5_vmacbuu M5_vmacbuu_Rxx32 M5_vmacbuu_Rs32 M5_vmacbuu_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vmacbuu_Rxx32 & M5_vmacbuu_Rs32 & M5_vmacbuu_Rt32 unimpl

:M5_vmacbsu M5_vmacbsu_Rxx32 M5_vmacbsu_Rs32 M5_vmacbsu_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vmacbsu_Rxx32 & M5_vmacbsu_Rs32 & M5_vmacbsu_Rt32 unimpl

:M5_vdmpybsu M5_vdmpybsu_Rdd32 M5_vdmpybsu_Rss32 M5_vdmpybsu_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vdmpybsu_Rdd32 & M5_vdmpybsu_Rss32 & M5_vdmpybsu_Rtt32 unimpl

:M5_vdmacbsu M5_vdmacbsu_Rxx32 M5_vdmacbsu_Rss32 M5_vdmacbsu_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vdmacbsu_Rxx32 & M5_vdmacbsu_Rss32 & M5_vdmacbsu_Rtt32 unimpl

:M2_vdmacs_s0 M2_vdmacs_s0_Rxx32 M2_vdmacs_s0_Rss32 M2_vdmacs_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vdmacs_s0_Rxx32 & M2_vdmacs_s0_Rss32 & M2_vdmacs_s0_Rtt32 unimpl

:M2_vdmacs_s1 M2_vdmacs_s1_Rxx32 M2_vdmacs_s1_Rss32 M2_vdmacs_s1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vdmacs_s1_Rxx32 & M2_vdmacs_s1_Rss32 & M2_vdmacs_s1_Rtt32 unimpl

:M2_vdmpys_s0 M2_vdmpys_s0_Rdd32 M2_vdmpys_s0_Rss32 M2_vdmpys_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vdmpys_s0_Rdd32 & M2_vdmpys_s0_Rss32 & M2_vdmpys_s0_Rtt32 unimpl

:M2_vdmpys_s1 M2_vdmpys_s1_Rdd32 M2_vdmpys_s1_Rss32 M2_vdmpys_s1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vdmpys_s1_Rdd32 & M2_vdmpys_s1_Rss32 & M2_vdmpys_s1_Rtt32 unimpl

:M2_cmpyrs_s0 M2_cmpyrs_s0_Rd32 M2_cmpyrs_s0_Rs32 M2_cmpyrs_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmpyrs_s0_Rd32 & M2_cmpyrs_s0_Rs32 & M2_cmpyrs_s0_Rt32 unimpl

:M2_cmpyrs_s1 M2_cmpyrs_s1_Rd32 M2_cmpyrs_s1_Rs32 M2_cmpyrs_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmpyrs_s1_Rd32 & M2_cmpyrs_s1_Rs32 & M2_cmpyrs_s1_Rt32 unimpl

:M2_cmpyrsc_s0 M2_cmpyrsc_s0_Rd32 M2_cmpyrsc_s0_Rs32 M2_cmpyrsc_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmpyrsc_s0_Rd32 & M2_cmpyrsc_s0_Rs32 & M2_cmpyrsc_s0_Rt32 unimpl

:M2_cmpyrsc_s1 M2_cmpyrsc_s1_Rd32 M2_cmpyrsc_s1_Rs32 M2_cmpyrsc_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmpyrsc_s1_Rd32 & M2_cmpyrsc_s1_Rs32 & M2_cmpyrsc_s1_Rt32 unimpl

:M2_cmacs_s0 M2_cmacs_s0_Rxx32 M2_cmacs_s0_Rs32 M2_cmacs_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmacs_s0_Rxx32 & M2_cmacs_s0_Rs32 & M2_cmacs_s0_Rt32 unimpl

:M2_cmacs_s1 M2_cmacs_s1_Rxx32 M2_cmacs_s1_Rs32 M2_cmacs_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmacs_s1_Rxx32 & M2_cmacs_s1_Rs32 & M2_cmacs_s1_Rt32 unimpl

:M2_cmacsc_s0 M2_cmacsc_s0_Rxx32 M2_cmacsc_s0_Rs32 M2_cmacsc_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmacsc_s0_Rxx32 & M2_cmacsc_s0_Rs32 & M2_cmacsc_s0_Rt32 unimpl

:M2_cmacsc_s1 M2_cmacsc_s1_Rxx32 M2_cmacsc_s1_Rs32 M2_cmacsc_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmacsc_s1_Rxx32 & M2_cmacsc_s1_Rs32 & M2_cmacsc_s1_Rt32 unimpl

:M2_cmpys_s0 M2_cmpys_s0_Rdd32 M2_cmpys_s0_Rs32 M2_cmpys_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmpys_s0_Rdd32 & M2_cmpys_s0_Rs32 & M2_cmpys_s0_Rt32 unimpl

:M2_cmpys_s1 M2_cmpys_s1_Rdd32 M2_cmpys_s1_Rs32 M2_cmpys_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmpys_s1_Rdd32 & M2_cmpys_s1_Rs32 & M2_cmpys_s1_Rt32 unimpl

:M2_cmpysc_s0 M2_cmpysc_s0_Rdd32 M2_cmpysc_s0_Rs32 M2_cmpysc_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmpysc_s0_Rdd32 & M2_cmpysc_s0_Rs32 & M2_cmpysc_s0_Rt32 unimpl

:M2_cmpysc_s1 M2_cmpysc_s1_Rdd32 M2_cmpysc_s1_Rs32 M2_cmpysc_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmpysc_s1_Rdd32 & M2_cmpysc_s1_Rs32 & M2_cmpysc_s1_Rt32 unimpl

:M2_cnacs_s0 M2_cnacs_s0_Rxx32 M2_cnacs_s0_Rs32 M2_cnacs_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cnacs_s0_Rxx32 & M2_cnacs_s0_Rs32 & M2_cnacs_s0_Rt32 unimpl

:M2_cnacs_s1 M2_cnacs_s1_Rxx32 M2_cnacs_s1_Rs32 M2_cnacs_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cnacs_s1_Rxx32 & M2_cnacs_s1_Rs32 & M2_cnacs_s1_Rt32 unimpl

:M2_cnacsc_s0 M2_cnacsc_s0_Rxx32 M2_cnacsc_s0_Rs32 M2_cnacsc_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cnacsc_s0_Rxx32 & M2_cnacsc_s0_Rs32 & M2_cnacsc_s0_Rt32 unimpl

:M2_cnacsc_s1 M2_cnacsc_s1_Rxx32 M2_cnacsc_s1_Rs32 M2_cnacsc_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cnacsc_s1_Rxx32 & M2_cnacsc_s1_Rs32 & M2_cnacsc_s1_Rt32 unimpl

:M2_vrcmpys_s1_h M2_vrcmpys_s1_h_Rdd32 M2_vrcmpys_s1_h_Rss32 M2_vrcmpys_s1_h_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmpys_s1_h_Rdd32 & M2_vrcmpys_s1_h_Rss32 & M2_vrcmpys_s1_h_Rtt32 unimpl

:M2_vrcmpys_s1_l M2_vrcmpys_s1_l_Rdd32 M2_vrcmpys_s1_l_Rss32 M2_vrcmpys_s1_l_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmpys_s1_l_Rdd32 & M2_vrcmpys_s1_l_Rss32 & M2_vrcmpys_s1_l_Rtt32 unimpl

:M2_vrcmpys_acc_s1_h M2_vrcmpys_acc_s1_h_Rxx32 M2_vrcmpys_acc_s1_h_Rss32 M2_vrcmpys_acc_s1_h_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmpys_acc_s1_h_Rxx32 & M2_vrcmpys_acc_s1_h_Rss32 & M2_vrcmpys_acc_s1_h_Rtt32 unimpl

:M2_vrcmpys_acc_s1_l M2_vrcmpys_acc_s1_l_Rxx32 M2_vrcmpys_acc_s1_l_Rss32 M2_vrcmpys_acc_s1_l_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmpys_acc_s1_l_Rxx32 & M2_vrcmpys_acc_s1_l_Rss32 & M2_vrcmpys_acc_s1_l_Rtt32 unimpl

:M2_vrcmpys_s1rp_h M2_vrcmpys_s1rp_h_Rd32 M2_vrcmpys_s1rp_h_Rss32 M2_vrcmpys_s1rp_h_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmpys_s1rp_h_Rd32 & M2_vrcmpys_s1rp_h_Rss32 & M2_vrcmpys_s1rp_h_Rtt32 unimpl

:M2_vrcmpys_s1rp_l M2_vrcmpys_s1rp_l_Rd32 M2_vrcmpys_s1rp_l_Rss32 M2_vrcmpys_s1rp_l_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmpys_s1rp_l_Rd32 & M2_vrcmpys_s1rp_l_Rss32 & M2_vrcmpys_s1rp_l_Rtt32 unimpl

:M2_mmacls_s0 M2_mmacls_s0_Rxx32 M2_mmacls_s0_Rss32 M2_mmacls_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacls_s0_Rxx32 & M2_mmacls_s0_Rss32 & M2_mmacls_s0_Rtt32 unimpl

:M2_mmacls_s1 M2_mmacls_s1_Rxx32 M2_mmacls_s1_Rss32 M2_mmacls_s1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacls_s1_Rxx32 & M2_mmacls_s1_Rss32 & M2_mmacls_s1_Rtt32 unimpl

:M2_mmachs_s0 M2_mmachs_s0_Rxx32 M2_mmachs_s0_Rss32 M2_mmachs_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmachs_s0_Rxx32 & M2_mmachs_s0_Rss32 & M2_mmachs_s0_Rtt32 unimpl

:M2_mmachs_s1 M2_mmachs_s1_Rxx32 M2_mmachs_s1_Rss32 M2_mmachs_s1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmachs_s1_Rxx32 & M2_mmachs_s1_Rss32 & M2_mmachs_s1_Rtt32 unimpl

:M2_mmpyl_s0 M2_mmpyl_s0_Rdd32 M2_mmpyl_s0_Rss32 M2_mmpyl_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyl_s0_Rdd32 & M2_mmpyl_s0_Rss32 & M2_mmpyl_s0_Rtt32 unimpl

:M2_mmpyl_s1 M2_mmpyl_s1_Rdd32 M2_mmpyl_s1_Rss32 M2_mmpyl_s1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyl_s1_Rdd32 & M2_mmpyl_s1_Rss32 & M2_mmpyl_s1_Rtt32 unimpl

:M2_mmpyh_s0 M2_mmpyh_s0_Rdd32 M2_mmpyh_s0_Rss32 M2_mmpyh_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyh_s0_Rdd32 & M2_mmpyh_s0_Rss32 & M2_mmpyh_s0_Rtt32 unimpl

:M2_mmpyh_s1 M2_mmpyh_s1_Rdd32 M2_mmpyh_s1_Rss32 M2_mmpyh_s1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyh_s1_Rdd32 & M2_mmpyh_s1_Rss32 & M2_mmpyh_s1_Rtt32 unimpl

:M2_mmacls_rs0 M2_mmacls_rs0_Rxx32 M2_mmacls_rs0_Rss32 M2_mmacls_rs0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacls_rs0_Rxx32 & M2_mmacls_rs0_Rss32 & M2_mmacls_rs0_Rtt32 unimpl

:M2_mmacls_rs1 M2_mmacls_rs1_Rxx32 M2_mmacls_rs1_Rss32 M2_mmacls_rs1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacls_rs1_Rxx32 & M2_mmacls_rs1_Rss32 & M2_mmacls_rs1_Rtt32 unimpl

:M2_mmachs_rs0 M2_mmachs_rs0_Rxx32 M2_mmachs_rs0_Rss32 M2_mmachs_rs0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmachs_rs0_Rxx32 & M2_mmachs_rs0_Rss32 & M2_mmachs_rs0_Rtt32 unimpl

:M2_mmachs_rs1 M2_mmachs_rs1_Rxx32 M2_mmachs_rs1_Rss32 M2_mmachs_rs1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmachs_rs1_Rxx32 & M2_mmachs_rs1_Rss32 & M2_mmachs_rs1_Rtt32 unimpl

:M2_mmpyl_rs0 M2_mmpyl_rs0_Rdd32 M2_mmpyl_rs0_Rss32 M2_mmpyl_rs0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyl_rs0_Rdd32 & M2_mmpyl_rs0_Rss32 & M2_mmpyl_rs0_Rtt32 unimpl

:M2_mmpyl_rs1 M2_mmpyl_rs1_Rdd32 M2_mmpyl_rs1_Rss32 M2_mmpyl_rs1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyl_rs1_Rdd32 & M2_mmpyl_rs1_Rss32 & M2_mmpyl_rs1_Rtt32 unimpl

:M2_mmpyh_rs0 M2_mmpyh_rs0_Rdd32 M2_mmpyh_rs0_Rss32 M2_mmpyh_rs0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyh_rs0_Rdd32 & M2_mmpyh_rs0_Rss32 & M2_mmpyh_rs0_Rtt32 unimpl

:M2_mmpyh_rs1 M2_mmpyh_rs1_Rdd32 M2_mmpyh_rs1_Rss32 M2_mmpyh_rs1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyh_rs1_Rdd32 & M2_mmpyh_rs1_Rss32 & M2_mmpyh_rs1_Rtt32 unimpl

:M4_vrmpyeh_s0 M4_vrmpyeh_s0_Rdd32 M4_vrmpyeh_s0_Rss32 M4_vrmpyeh_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vrmpyeh_s0_Rdd32 & M4_vrmpyeh_s0_Rss32 & M4_vrmpyeh_s0_Rtt32 unimpl

:M4_vrmpyeh_s1 M4_vrmpyeh_s1_Rdd32 M4_vrmpyeh_s1_Rss32 M4_vrmpyeh_s1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vrmpyeh_s1_Rdd32 & M4_vrmpyeh_s1_Rss32 & M4_vrmpyeh_s1_Rtt32 unimpl

:M4_vrmpyeh_acc_s0 M4_vrmpyeh_acc_s0_Rxx32 M4_vrmpyeh_acc_s0_Rss32 M4_vrmpyeh_acc_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vrmpyeh_acc_s0_Rxx32 & M4_vrmpyeh_acc_s0_Rss32 & M4_vrmpyeh_acc_s0_Rtt32 unimpl

:M4_vrmpyeh_acc_s1 M4_vrmpyeh_acc_s1_Rxx32 M4_vrmpyeh_acc_s1_Rss32 M4_vrmpyeh_acc_s1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vrmpyeh_acc_s1_Rxx32 & M4_vrmpyeh_acc_s1_Rss32 & M4_vrmpyeh_acc_s1_Rtt32 unimpl

:M4_vrmpyoh_s0 M4_vrmpyoh_s0_Rdd32 M4_vrmpyoh_s0_Rss32 M4_vrmpyoh_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vrmpyoh_s0_Rdd32 & M4_vrmpyoh_s0_Rss32 & M4_vrmpyoh_s0_Rtt32 unimpl

:M4_vrmpyoh_s1 M4_vrmpyoh_s1_Rdd32 M4_vrmpyoh_s1_Rss32 M4_vrmpyoh_s1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vrmpyoh_s1_Rdd32 & M4_vrmpyoh_s1_Rss32 & M4_vrmpyoh_s1_Rtt32 unimpl

:M4_vrmpyoh_acc_s0 M4_vrmpyoh_acc_s0_Rxx32 M4_vrmpyoh_acc_s0_Rss32 M4_vrmpyoh_acc_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vrmpyoh_acc_s0_Rxx32 & M4_vrmpyoh_acc_s0_Rss32 & M4_vrmpyoh_acc_s0_Rtt32 unimpl

:M4_vrmpyoh_acc_s1 M4_vrmpyoh_acc_s1_Rxx32 M4_vrmpyoh_acc_s1_Rss32 M4_vrmpyoh_acc_s1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vrmpyoh_acc_s1_Rxx32 & M4_vrmpyoh_acc_s1_Rss32 & M4_vrmpyoh_acc_s1_Rtt32 unimpl

:M2_hmmpyl_rs1 M2_hmmpyl_rs1_Rd32 M2_hmmpyl_rs1_Rs32 M2_hmmpyl_rs1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_hmmpyl_rs1_Rd32 & M2_hmmpyl_rs1_Rs32 & M2_hmmpyl_rs1_Rt32 unimpl

:M2_hmmpyh_rs1 M2_hmmpyh_rs1_Rd32 M2_hmmpyh_rs1_Rs32 M2_hmmpyh_rs1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_hmmpyh_rs1_Rd32 & M2_hmmpyh_rs1_Rs32 & M2_hmmpyh_rs1_Rt32 unimpl

:M2_hmmpyl_s1 M2_hmmpyl_s1_Rd32 M2_hmmpyl_s1_Rs32 M2_hmmpyl_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_hmmpyl_s1_Rd32 & M2_hmmpyl_s1_Rs32 & M2_hmmpyl_s1_Rt32 unimpl

:M2_hmmpyh_s1 M2_hmmpyh_s1_Rd32 M2_hmmpyh_s1_Rs32 M2_hmmpyh_s1_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_hmmpyh_s1_Rd32 & M2_hmmpyh_s1_Rs32 & M2_hmmpyh_s1_Rt32 unimpl

:M2_mmaculs_s0 M2_mmaculs_s0_Rxx32 M2_mmaculs_s0_Rss32 M2_mmaculs_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmaculs_s0_Rxx32 & M2_mmaculs_s0_Rss32 & M2_mmaculs_s0_Rtt32 unimpl

:M2_mmaculs_s1 M2_mmaculs_s1_Rxx32 M2_mmaculs_s1_Rss32 M2_mmaculs_s1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmaculs_s1_Rxx32 & M2_mmaculs_s1_Rss32 & M2_mmaculs_s1_Rtt32 unimpl

:M2_mmacuhs_s0 M2_mmacuhs_s0_Rxx32 M2_mmacuhs_s0_Rss32 M2_mmacuhs_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacuhs_s0_Rxx32 & M2_mmacuhs_s0_Rss32 & M2_mmacuhs_s0_Rtt32 unimpl

:M2_mmacuhs_s1 M2_mmacuhs_s1_Rxx32 M2_mmacuhs_s1_Rss32 M2_mmacuhs_s1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacuhs_s1_Rxx32 & M2_mmacuhs_s1_Rss32 & M2_mmacuhs_s1_Rtt32 unimpl

:M2_mmpyul_s0 M2_mmpyul_s0_Rdd32 M2_mmpyul_s0_Rss32 M2_mmpyul_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyul_s0_Rdd32 & M2_mmpyul_s0_Rss32 & M2_mmpyul_s0_Rtt32 unimpl

:M2_mmpyul_s1 M2_mmpyul_s1_Rdd32 M2_mmpyul_s1_Rss32 M2_mmpyul_s1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyul_s1_Rdd32 & M2_mmpyul_s1_Rss32 & M2_mmpyul_s1_Rtt32 unimpl

:M2_mmpyuh_s0 M2_mmpyuh_s0_Rdd32 M2_mmpyuh_s0_Rss32 M2_mmpyuh_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyuh_s0_Rdd32 & M2_mmpyuh_s0_Rss32 & M2_mmpyuh_s0_Rtt32 unimpl

:M2_mmpyuh_s1 M2_mmpyuh_s1_Rdd32 M2_mmpyuh_s1_Rss32 M2_mmpyuh_s1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyuh_s1_Rdd32 & M2_mmpyuh_s1_Rss32 & M2_mmpyuh_s1_Rtt32 unimpl

:M2_mmaculs_rs0 M2_mmaculs_rs0_Rxx32 M2_mmaculs_rs0_Rss32 M2_mmaculs_rs0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmaculs_rs0_Rxx32 & M2_mmaculs_rs0_Rss32 & M2_mmaculs_rs0_Rtt32 unimpl

:M2_mmaculs_rs1 M2_mmaculs_rs1_Rxx32 M2_mmaculs_rs1_Rss32 M2_mmaculs_rs1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmaculs_rs1_Rxx32 & M2_mmaculs_rs1_Rss32 & M2_mmaculs_rs1_Rtt32 unimpl

:M2_mmacuhs_rs0 M2_mmacuhs_rs0_Rxx32 M2_mmacuhs_rs0_Rss32 M2_mmacuhs_rs0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacuhs_rs0_Rxx32 & M2_mmacuhs_rs0_Rss32 & M2_mmacuhs_rs0_Rtt32 unimpl

:M2_mmacuhs_rs1 M2_mmacuhs_rs1_Rxx32 M2_mmacuhs_rs1_Rss32 M2_mmacuhs_rs1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacuhs_rs1_Rxx32 & M2_mmacuhs_rs1_Rss32 & M2_mmacuhs_rs1_Rtt32 unimpl

:M2_mmpyul_rs0 M2_mmpyul_rs0_Rdd32 M2_mmpyul_rs0_Rss32 M2_mmpyul_rs0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyul_rs0_Rdd32 & M2_mmpyul_rs0_Rss32 & M2_mmpyul_rs0_Rtt32 unimpl

:M2_mmpyul_rs1 M2_mmpyul_rs1_Rdd32 M2_mmpyul_rs1_Rss32 M2_mmpyul_rs1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyul_rs1_Rdd32 & M2_mmpyul_rs1_Rss32 & M2_mmpyul_rs1_Rtt32 unimpl

:M2_mmpyuh_rs0 M2_mmpyuh_rs0_Rdd32 M2_mmpyuh_rs0_Rss32 M2_mmpyuh_rs0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyuh_rs0_Rdd32 & M2_mmpyuh_rs0_Rss32 & M2_mmpyuh_rs0_Rtt32 unimpl

:M2_mmpyuh_rs1 M2_mmpyuh_rs1_Rdd32 M2_mmpyuh_rs1_Rss32 M2_mmpyuh_rs1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyuh_rs1_Rdd32 & M2_mmpyuh_rs1_Rss32 & M2_mmpyuh_rs1_Rtt32 unimpl

:M2_vrcmaci_s0 M2_vrcmaci_s0_Rxx32 M2_vrcmaci_s0_Rss32 M2_vrcmaci_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmaci_s0_Rxx32 & M2_vrcmaci_s0_Rss32 & M2_vrcmaci_s0_Rtt32 unimpl

:M2_vrcmacr_s0 M2_vrcmacr_s0_Rxx32 M2_vrcmacr_s0_Rss32 M2_vrcmacr_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmacr_s0_Rxx32 & M2_vrcmacr_s0_Rss32 & M2_vrcmacr_s0_Rtt32 unimpl

:M2_vrcmaci_s0c M2_vrcmaci_s0c_Rxx32 M2_vrcmaci_s0c_Rss32 M2_vrcmaci_s0c_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmaci_s0c_Rxx32 & M2_vrcmaci_s0c_Rss32 & M2_vrcmaci_s0c_Rtt32 unimpl

:M2_vrcmacr_s0c M2_vrcmacr_s0c_Rxx32 M2_vrcmacr_s0c_Rss32 M2_vrcmacr_s0c_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmacr_s0c_Rxx32 & M2_vrcmacr_s0c_Rss32 & M2_vrcmacr_s0c_Rtt32 unimpl

:M2_cmaci_s0 M2_cmaci_s0_Rxx32 M2_cmaci_s0_Rs32 M2_cmaci_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmaci_s0_Rxx32 & M2_cmaci_s0_Rs32 & M2_cmaci_s0_Rt32 unimpl

:M2_cmacr_s0 M2_cmacr_s0_Rxx32 M2_cmacr_s0_Rs32 M2_cmacr_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmacr_s0_Rxx32 & M2_cmacr_s0_Rs32 & M2_cmacr_s0_Rt32 unimpl

:M2_vrcmpyi_s0 M2_vrcmpyi_s0_Rdd32 M2_vrcmpyi_s0_Rss32 M2_vrcmpyi_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmpyi_s0_Rdd32 & M2_vrcmpyi_s0_Rss32 & M2_vrcmpyi_s0_Rtt32 unimpl

:M2_vrcmpyr_s0 M2_vrcmpyr_s0_Rdd32 M2_vrcmpyr_s0_Rss32 M2_vrcmpyr_s0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmpyr_s0_Rdd32 & M2_vrcmpyr_s0_Rss32 & M2_vrcmpyr_s0_Rtt32 unimpl

:M2_vrcmpyi_s0c M2_vrcmpyi_s0c_Rdd32 M2_vrcmpyi_s0c_Rss32 M2_vrcmpyi_s0c_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmpyi_s0c_Rdd32 & M2_vrcmpyi_s0c_Rss32 & M2_vrcmpyi_s0c_Rtt32 unimpl

:M2_vrcmpyr_s0c M2_vrcmpyr_s0c_Rdd32 M2_vrcmpyr_s0c_Rss32 M2_vrcmpyr_s0c_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmpyr_s0c_Rdd32 & M2_vrcmpyr_s0c_Rss32 & M2_vrcmpyr_s0c_Rtt32 unimpl

:M2_cmpyi_s0 M2_cmpyi_s0_Rdd32 M2_cmpyi_s0_Rs32 M2_cmpyi_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmpyi_s0_Rdd32 & M2_cmpyi_s0_Rs32 & M2_cmpyi_s0_Rt32 unimpl

:M2_cmpyr_s0 M2_cmpyr_s0_Rdd32 M2_cmpyr_s0_Rs32 M2_cmpyr_s0_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmpyr_s0_Rdd32 & M2_cmpyr_s0_Rs32 & M2_cmpyr_s0_Rt32 unimpl

:M4_cmpyi_wh M4_cmpyi_wh_Rd32 M4_cmpyi_wh_Rss32 M4_cmpyi_wh_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & M4_cmpyi_wh_Rd32 & M4_cmpyi_wh_Rss32 & M4_cmpyi_wh_Rt32 unimpl

:M4_cmpyr_wh M4_cmpyr_wh_Rd32 M4_cmpyr_wh_Rss32 M4_cmpyr_wh_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & M4_cmpyr_wh_Rd32 & M4_cmpyr_wh_Rss32 & M4_cmpyr_wh_Rt32 unimpl

:M4_cmpyi_whc M4_cmpyi_whc_Rd32 M4_cmpyi_whc_Rss32 M4_cmpyi_whc_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & M4_cmpyi_whc_Rd32 & M4_cmpyi_whc_Rss32 & M4_cmpyi_whc_Rt32 unimpl

:M4_cmpyr_whc M4_cmpyr_whc_Rd32 M4_cmpyr_whc_Rss32 M4_cmpyr_whc_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & M4_cmpyr_whc_Rd32 & M4_cmpyr_whc_Rss32 & M4_cmpyr_whc_Rt32 unimpl

:M2_vcmpy_s0_sat_i M2_vcmpy_s0_sat_i_Rdd32 M2_vcmpy_s0_sat_i_Rss32 M2_vcmpy_s0_sat_i_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vcmpy_s0_sat_i_Rdd32 & M2_vcmpy_s0_sat_i_Rss32 & M2_vcmpy_s0_sat_i_Rtt32 unimpl

:M2_vcmpy_s0_sat_r M2_vcmpy_s0_sat_r_Rdd32 M2_vcmpy_s0_sat_r_Rss32 M2_vcmpy_s0_sat_r_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vcmpy_s0_sat_r_Rdd32 & M2_vcmpy_s0_sat_r_Rss32 & M2_vcmpy_s0_sat_r_Rtt32 unimpl

:M2_vcmpy_s1_sat_i M2_vcmpy_s1_sat_i_Rdd32 M2_vcmpy_s1_sat_i_Rss32 M2_vcmpy_s1_sat_i_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vcmpy_s1_sat_i_Rdd32 & M2_vcmpy_s1_sat_i_Rss32 & M2_vcmpy_s1_sat_i_Rtt32 unimpl

:M2_vcmpy_s1_sat_r M2_vcmpy_s1_sat_r_Rdd32 M2_vcmpy_s1_sat_r_Rss32 M2_vcmpy_s1_sat_r_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vcmpy_s1_sat_r_Rdd32 & M2_vcmpy_s1_sat_r_Rss32 & M2_vcmpy_s1_sat_r_Rtt32 unimpl

:M2_vcmac_s0_sat_i M2_vcmac_s0_sat_i_Rxx32 M2_vcmac_s0_sat_i_Rss32 M2_vcmac_s0_sat_i_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vcmac_s0_sat_i_Rxx32 & M2_vcmac_s0_sat_i_Rss32 & M2_vcmac_s0_sat_i_Rtt32 unimpl

:M2_vcmac_s0_sat_r M2_vcmac_s0_sat_r_Rxx32 M2_vcmac_s0_sat_r_Rss32 M2_vcmac_s0_sat_r_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vcmac_s0_sat_r_Rxx32 & M2_vcmac_s0_sat_r_Rss32 & M2_vcmac_s0_sat_r_Rtt32 unimpl

:S2_vcrotate S2_vcrotate_Rdd32 S2_vcrotate_Rss32 S2_vcrotate_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_vcrotate_Rdd32 & S2_vcrotate_Rss32 & S2_vcrotate_Rt32 unimpl

:S4_vrcrotate_acc S4_vrcrotate_acc_Rxx32 S4_vrcrotate_acc_Rss32 S4_vrcrotate_acc_Rt32 S4_vrcrotate_acc_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S4_vrcrotate_acc_Rxx32 & S4_vrcrotate_acc_Rss32 & S4_vrcrotate_acc_Rt32 & S4_vrcrotate_acc_u2 unimpl

:S4_vrcrotate S4_vrcrotate_Rdd32 S4_vrcrotate_Rss32 S4_vrcrotate_Rt32 S4_vrcrotate_u2 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S4_vrcrotate_Rdd32 & S4_vrcrotate_Rss32 & S4_vrcrotate_Rt32 & S4_vrcrotate_u2 unimpl

:S2_vcnegh S2_vcnegh_Rdd32 S2_vcnegh_Rss32 S2_vcnegh_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_vcnegh_Rdd32 & S2_vcnegh_Rss32 & S2_vcnegh_Rt32 unimpl

:S2_vrcnegh S2_vrcnegh_Rxx32 S2_vrcnegh_Rss32 S2_vrcnegh_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_vrcnegh_Rxx32 & S2_vrcnegh_Rss32 & S2_vrcnegh_Rt32 unimpl

:M4_pmpyw M4_pmpyw_Rdd32 M4_pmpyw_Rs32 M4_pmpyw_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_pmpyw_Rdd32 & M4_pmpyw_Rs32 & M4_pmpyw_Rt32 unimpl

:M4_vpmpyh M4_vpmpyh_Rdd32 M4_vpmpyh_Rs32 M4_vpmpyh_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vpmpyh_Rdd32 & M4_vpmpyh_Rs32 & M4_vpmpyh_Rt32 unimpl

:M4_pmpyw_acc M4_pmpyw_acc_Rxx32 M4_pmpyw_acc_Rs32 M4_pmpyw_acc_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_pmpyw_acc_Rxx32 & M4_pmpyw_acc_Rs32 & M4_pmpyw_acc_Rt32 unimpl

:M4_vpmpyh_acc M4_vpmpyh_acc_Rxx32 M4_vpmpyh_acc_Rs32 M4_vpmpyh_acc_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vpmpyh_acc_Rxx32 & M4_vpmpyh_acc_Rs32 & M4_vpmpyh_acc_Rt32 unimpl

:M7_dcmpyrw M7_dcmpyrw_Rdd32 M7_dcmpyrw_Rss32 M7_dcmpyrw_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyrw_Rdd32 & M7_dcmpyrw_Rss32 & M7_dcmpyrw_Rtt32 unimpl

:M7_dcmpyrw_acc M7_dcmpyrw_acc_Rxx32 M7_dcmpyrw_acc_Rss32 M7_dcmpyrw_acc_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyrw_acc_Rxx32 & M7_dcmpyrw_acc_Rss32 & M7_dcmpyrw_acc_Rtt32 unimpl

:M7_dcmpyrwc M7_dcmpyrwc_Rdd32 M7_dcmpyrwc_Rss32 M7_dcmpyrwc_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyrwc_Rdd32 & M7_dcmpyrwc_Rss32 & M7_dcmpyrwc_Rtt32 unimpl

:M7_dcmpyrwc_acc M7_dcmpyrwc_acc_Rxx32 M7_dcmpyrwc_acc_Rss32 M7_dcmpyrwc_acc_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyrwc_acc_Rxx32 & M7_dcmpyrwc_acc_Rss32 & M7_dcmpyrwc_acc_Rtt32 unimpl

:M7_dcmpyiw M7_dcmpyiw_Rdd32 M7_dcmpyiw_Rss32 M7_dcmpyiw_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyiw_Rdd32 & M7_dcmpyiw_Rss32 & M7_dcmpyiw_Rtt32 unimpl

:M7_dcmpyiw_acc M7_dcmpyiw_acc_Rxx32 M7_dcmpyiw_acc_Rss32 M7_dcmpyiw_acc_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyiw_acc_Rxx32 & M7_dcmpyiw_acc_Rss32 & M7_dcmpyiw_acc_Rtt32 unimpl

:M7_dcmpyiwc M7_dcmpyiwc_Rdd32 M7_dcmpyiwc_Rss32 M7_dcmpyiwc_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyiwc_Rdd32 & M7_dcmpyiwc_Rss32 & M7_dcmpyiwc_Rtt32 unimpl

:M7_dcmpyiwc_acc M7_dcmpyiwc_acc_Rxx32 M7_dcmpyiwc_acc_Rss32 M7_dcmpyiwc_acc_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyiwc_acc_Rxx32 & M7_dcmpyiwc_acc_Rss32 & M7_dcmpyiwc_acc_Rtt32 unimpl

:M7_wcmpyrw M7_wcmpyrw_Rd32 M7_wcmpyrw_Rss32 M7_wcmpyrw_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_wcmpyrw_Rd32 & M7_wcmpyrw_Rss32 & M7_wcmpyrw_Rtt32 unimpl

:M7_wcmpyrwc M7_wcmpyrwc_Rd32 M7_wcmpyrwc_Rss32 M7_wcmpyrwc_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_wcmpyrwc_Rd32 & M7_wcmpyrwc_Rss32 & M7_wcmpyrwc_Rtt32 unimpl

:M7_wcmpyiw M7_wcmpyiw_Rd32 M7_wcmpyiw_Rss32 M7_wcmpyiw_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_wcmpyiw_Rd32 & M7_wcmpyiw_Rss32 & M7_wcmpyiw_Rtt32 unimpl

:M7_wcmpyiwc M7_wcmpyiwc_Rd32 M7_wcmpyiwc_Rss32 M7_wcmpyiwc_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_wcmpyiwc_Rd32 & M7_wcmpyiwc_Rss32 & M7_wcmpyiwc_Rtt32 unimpl

:M7_wcmpyrw_rnd M7_wcmpyrw_rnd_Rd32 M7_wcmpyrw_rnd_Rss32 M7_wcmpyrw_rnd_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_wcmpyrw_rnd_Rd32 & M7_wcmpyrw_rnd_Rss32 & M7_wcmpyrw_rnd_Rtt32 unimpl

:M7_wcmpyrwc_rnd M7_wcmpyrwc_rnd_Rd32 M7_wcmpyrwc_rnd_Rss32 M7_wcmpyrwc_rnd_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_wcmpyrwc_rnd_Rd32 & M7_wcmpyrwc_rnd_Rss32 & M7_wcmpyrwc_rnd_Rtt32 unimpl

:M7_wcmpyiw_rnd M7_wcmpyiw_rnd_Rd32 M7_wcmpyiw_rnd_Rss32 M7_wcmpyiw_rnd_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_wcmpyiw_rnd_Rd32 & M7_wcmpyiw_rnd_Rss32 & M7_wcmpyiw_rnd_Rtt32 unimpl

:M7_wcmpyiwc_rnd M7_wcmpyiwc_rnd_Rd32 M7_wcmpyiwc_rnd_Rss32 M7_wcmpyiwc_rnd_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_wcmpyiwc_rnd_Rd32 & M7_wcmpyiwc_rnd_Rss32 & M7_wcmpyiwc_rnd_Rtt32 unimpl

:A2_add A2_add_Rd32 A2_add_Rs32 A2_add_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_add_Rd32 & A2_add_Rs32 & A2_add_Rt32 {
  A2_add_Rd32 = (A2_add_Rs32) + (A2_add_Rt32);
}

:A2_sub A2_sub_Rd32 A2_sub_Rt32 A2_sub_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_sub_Rd32 & A2_sub_Rt32 & A2_sub_Rs32 unimpl

:A2_paddt A2_paddt_Rd32 A2_paddt_Pu4 A2_paddt_Rs32 A2_paddt_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_paddt_Rd32 & A2_paddt_Pu4 & A2_paddt_Rs32 & A2_paddt_Rt32 unimpl

:A2_paddf A2_paddf_Rd32 A2_paddf_Pu4 A2_paddf_Rs32 A2_paddf_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_paddf_Rd32 & A2_paddf_Pu4 & A2_paddf_Rs32 & A2_paddf_Rt32 unimpl

:A2_paddtnew A2_paddtnew_Rd32 A2_paddtnew_Pu4 A2_paddtnew_Rs32 A2_paddtnew_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b13 = 1 & b21 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_paddtnew_Rd32 & A2_paddtnew_Pu4 & A2_paddtnew_Rs32 & A2_paddtnew_Rt32 unimpl

:A2_paddfnew A2_paddfnew_Rd32 A2_paddfnew_Pu4 A2_paddfnew_Rs32 A2_paddfnew_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 1 & b21 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_paddfnew_Rd32 & A2_paddfnew_Pu4 & A2_paddfnew_Rs32 & A2_paddfnew_Rt32 unimpl

:A2_psubt A2_psubt_Rd32 A2_psubt_Pu4 A2_psubt_Rt32 A2_psubt_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_psubt_Rd32 & A2_psubt_Pu4 & A2_psubt_Rt32 & A2_psubt_Rs32 unimpl

:A2_psubf A2_psubf_Rd32 A2_psubf_Pu4 A2_psubf_Rt32 A2_psubf_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_psubf_Rd32 & A2_psubf_Pu4 & A2_psubf_Rt32 & A2_psubf_Rs32 unimpl

:A2_psubtnew A2_psubtnew_Rd32 A2_psubtnew_Pu4 A2_psubtnew_Rt32 A2_psubtnew_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b13 = 1 & b21 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_psubtnew_Rd32 & A2_psubtnew_Pu4 & A2_psubtnew_Rt32 & A2_psubtnew_Rs32 unimpl

:A2_psubfnew A2_psubfnew_Rd32 A2_psubfnew_Pu4 A2_psubfnew_Rt32 A2_psubfnew_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 1 & b21 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_psubfnew_Rd32 & A2_psubfnew_Pu4 & A2_psubfnew_Rt32 & A2_psubfnew_Rs32 unimpl

:A2_paddit A2_paddit_Rd32 A2_paddit_Pu4 A2_paddit_Rs32 A2_paddit_s8 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_paddit_Rd32 & A2_paddit_Pu4 & A2_paddit_Rs32 & A2_paddit_s8 unimpl

:A2_paddif A2_paddif_Rd32 A2_paddif_Pu4 A2_paddif_Rs32 A2_paddif_s8 is Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_paddif_Rd32 & A2_paddif_Pu4 & A2_paddif_Rs32 & A2_paddif_s8 unimpl

:A2_padditnew A2_padditnew_Rd32 A2_padditnew_Pu4 A2_padditnew_Rs32 A2_padditnew_s8 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_padditnew_Rd32 & A2_padditnew_Pu4 & A2_padditnew_Rs32 & A2_padditnew_s8 unimpl

:A2_paddifnew A2_paddifnew_Rd32 A2_paddifnew_Pu4 A2_paddifnew_Rs32 A2_paddifnew_s8 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_paddifnew_Rd32 & A2_paddifnew_Pu4 & A2_paddifnew_Rs32 & A2_paddifnew_s8 unimpl

:A2_pxort A2_pxort_Rd32 A2_pxort_Pu4 A2_pxort_Rs32 A2_pxort_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_pxort_Rd32 & A2_pxort_Pu4 & A2_pxort_Rs32 & A2_pxort_Rt32 unimpl

:A2_pxorf A2_pxorf_Rd32 A2_pxorf_Pu4 A2_pxorf_Rs32 A2_pxorf_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_pxorf_Rd32 & A2_pxorf_Pu4 & A2_pxorf_Rs32 & A2_pxorf_Rt32 unimpl

:A2_pxortnew A2_pxortnew_Rd32 A2_pxortnew_Pu4 A2_pxortnew_Rs32 A2_pxortnew_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b13 = 1 & b21 = 1 & b22 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_pxortnew_Rd32 & A2_pxortnew_Pu4 & A2_pxortnew_Rs32 & A2_pxortnew_Rt32 unimpl

:A2_pxorfnew A2_pxorfnew_Rd32 A2_pxorfnew_Pu4 A2_pxorfnew_Rs32 A2_pxorfnew_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 1 & b21 = 1 & b22 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_pxorfnew_Rd32 & A2_pxorfnew_Pu4 & A2_pxorfnew_Rs32 & A2_pxorfnew_Rt32 unimpl

:A2_pandt A2_pandt_Rd32 A2_pandt_Pu4 A2_pandt_Rs32 A2_pandt_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_pandt_Rd32 & A2_pandt_Pu4 & A2_pandt_Rs32 & A2_pandt_Rt32 unimpl

:A2_pandf A2_pandf_Rd32 A2_pandf_Pu4 A2_pandf_Rs32 A2_pandf_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_pandf_Rd32 & A2_pandf_Pu4 & A2_pandf_Rs32 & A2_pandf_Rt32 unimpl

:A2_pandtnew A2_pandtnew_Rd32 A2_pandtnew_Pu4 A2_pandtnew_Rs32 A2_pandtnew_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_pandtnew_Rd32 & A2_pandtnew_Pu4 & A2_pandtnew_Rs32 & A2_pandtnew_Rt32 unimpl

:A2_pandfnew A2_pandfnew_Rd32 A2_pandfnew_Pu4 A2_pandfnew_Rs32 A2_pandfnew_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_pandfnew_Rd32 & A2_pandfnew_Pu4 & A2_pandfnew_Rs32 & A2_pandfnew_Rt32 unimpl

:A2_port A2_port_Rd32 A2_port_Pu4 A2_port_Rs32 A2_port_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_port_Rd32 & A2_port_Pu4 & A2_port_Rs32 & A2_port_Rt32 unimpl

:A2_porf A2_porf_Rd32 A2_porf_Pu4 A2_porf_Rs32 A2_porf_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_porf_Rd32 & A2_porf_Pu4 & A2_porf_Rs32 & A2_porf_Rt32 unimpl

:A2_portnew A2_portnew_Rd32 A2_portnew_Pu4 A2_portnew_Rs32 A2_portnew_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_portnew_Rd32 & A2_portnew_Pu4 & A2_portnew_Rs32 & A2_portnew_Rt32 unimpl

:A2_porfnew A2_porfnew_Rd32 A2_porfnew_Pu4 A2_porfnew_Rs32 A2_porfnew_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_porfnew_Rd32 & A2_porfnew_Pu4 & A2_porfnew_Rs32 & A2_porfnew_Rt32 unimpl

:A4_psxtbt A4_psxtbt_Rd32 A4_psxtbt_Pu4 A4_psxtbt_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_psxtbt_Rd32 & A4_psxtbt_Pu4 & A4_psxtbt_Rs32 unimpl

:A4_psxtbf A4_psxtbf_Rd32 A4_psxtbf_Pu4 A4_psxtbf_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_psxtbf_Rd32 & A4_psxtbf_Pu4 & A4_psxtbf_Rs32 unimpl

:A4_psxtbtnew A4_psxtbtnew_Rd32 A4_psxtbtnew_Pu4 A4_psxtbtnew_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 1 & b11 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_psxtbtnew_Rd32 & A4_psxtbtnew_Pu4 & A4_psxtbtnew_Rs32 unimpl

:A4_psxtbfnew A4_psxtbfnew_Rd32 A4_psxtbfnew_Pu4 A4_psxtbfnew_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 1 & b11 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_psxtbfnew_Rd32 & A4_psxtbfnew_Pu4 & A4_psxtbfnew_Rs32 unimpl

:A4_pzxtbt A4_pzxtbt_Rd32 A4_pzxtbt_Pu4 A4_pzxtbt_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_pzxtbt_Rd32 & A4_pzxtbt_Pu4 & A4_pzxtbt_Rs32 unimpl

:A4_pzxtbf A4_pzxtbf_Rd32 A4_pzxtbf_Pu4 A4_pzxtbf_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_pzxtbf_Rd32 & A4_pzxtbf_Pu4 & A4_pzxtbf_Rs32 unimpl

:A4_pzxtbtnew A4_pzxtbtnew_Rd32 A4_pzxtbtnew_Pu4 A4_pzxtbtnew_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 1 & b11 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_pzxtbtnew_Rd32 & A4_pzxtbtnew_Pu4 & A4_pzxtbtnew_Rs32 unimpl

:A4_pzxtbfnew A4_pzxtbfnew_Rd32 A4_pzxtbfnew_Pu4 A4_pzxtbfnew_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 1 & b11 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_pzxtbfnew_Rd32 & A4_pzxtbfnew_Pu4 & A4_pzxtbfnew_Rs32 unimpl

:A4_psxtht A4_psxtht_Rd32 A4_psxtht_Pu4 A4_psxtht_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 0 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_psxtht_Rd32 & A4_psxtht_Pu4 & A4_psxtht_Rs32 unimpl

:A4_psxthf A4_psxthf_Rd32 A4_psxthf_Pu4 A4_psxthf_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 1 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_psxthf_Rd32 & A4_psxthf_Pu4 & A4_psxthf_Rs32 unimpl

:A4_psxthtnew A4_psxthtnew_Rd32 A4_psxthtnew_Pu4 A4_psxthtnew_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 1 & b11 = 0 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_psxthtnew_Rd32 & A4_psxthtnew_Pu4 & A4_psxthtnew_Rs32 unimpl

:A4_psxthfnew A4_psxthfnew_Rd32 A4_psxthfnew_Pu4 A4_psxthfnew_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 1 & b11 = 1 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_psxthfnew_Rd32 & A4_psxthfnew_Pu4 & A4_psxthfnew_Rs32 unimpl

:A4_pzxtht A4_pzxtht_Rd32 A4_pzxtht_Pu4 A4_pzxtht_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_pzxtht_Rd32 & A4_pzxtht_Pu4 & A4_pzxtht_Rs32 unimpl

:A4_pzxthf A4_pzxthf_Rd32 A4_pzxthf_Pu4 A4_pzxthf_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_pzxthf_Rd32 & A4_pzxthf_Pu4 & A4_pzxthf_Rs32 unimpl

:A4_pzxthtnew A4_pzxthtnew_Rd32 A4_pzxthtnew_Pu4 A4_pzxthtnew_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 1 & b11 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_pzxthtnew_Rd32 & A4_pzxthtnew_Pu4 & A4_pzxthtnew_Rs32 unimpl

:A4_pzxthfnew A4_pzxthfnew_Rd32 A4_pzxthfnew_Pu4 A4_pzxthfnew_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 1 & b11 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_pzxthfnew_Rd32 & A4_pzxthfnew_Pu4 & A4_pzxthfnew_Rs32 unimpl

:A4_paslht A4_paslht_Rd32 A4_paslht_Pu4 A4_paslht_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_paslht_Rd32 & A4_paslht_Pu4 & A4_paslht_Rs32 unimpl

:A4_paslhf A4_paslhf_Rd32 A4_paslhf_Pu4 A4_paslhf_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_paslhf_Rd32 & A4_paslhf_Pu4 & A4_paslhf_Rs32 unimpl

:A4_paslhtnew A4_paslhtnew_Rd32 A4_paslhtnew_Pu4 A4_paslhtnew_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 1 & b11 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_paslhtnew_Rd32 & A4_paslhtnew_Pu4 & A4_paslhtnew_Rs32 unimpl

:A4_paslhfnew A4_paslhfnew_Rd32 A4_paslhfnew_Pu4 A4_paslhfnew_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 1 & b11 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_paslhfnew_Rd32 & A4_paslhfnew_Pu4 & A4_paslhfnew_Rs32 unimpl

:A4_pasrht A4_pasrht_Rd32 A4_pasrht_Pu4 A4_pasrht_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_pasrht_Rd32 & A4_pasrht_Pu4 & A4_pasrht_Rs32 unimpl

:A4_pasrhf A4_pasrhf_Rd32 A4_pasrhf_Pu4 A4_pasrhf_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_pasrhf_Rd32 & A4_pasrhf_Pu4 & A4_pasrhf_Rs32 unimpl

:A4_pasrhtnew A4_pasrhtnew_Rd32 A4_pasrhtnew_Pu4 A4_pasrhtnew_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 1 & b11 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_pasrhtnew_Rd32 & A4_pasrhtnew_Pu4 & A4_pasrhtnew_Rs32 unimpl

:A4_pasrhfnew A4_pasrhfnew_Rd32 A4_pasrhfnew_Pu4 A4_pasrhfnew_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 1 & b11 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_pasrhfnew_Rd32 & A4_pasrhfnew_Pu4 & A4_pasrhfnew_Rs32 unimpl

:A2_addsat A2_addsat_Rd32 A2_addsat_Rs32 A2_addsat_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_addsat_Rd32 & A2_addsat_Rs32 & A2_addsat_Rt32 unimpl

:A2_subsat A2_subsat_Rd32 A2_subsat_Rt32 A2_subsat_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_subsat_Rd32 & A2_subsat_Rt32 & A2_subsat_Rs32 unimpl

:A2_addi A2_addi_Rd32 A2_addi_Rs32 A2_addi_s16 is Parse != 0b00 & subinsn = 0 & b28 = 1 & b29 = 1 & b30 = 0 & b31 = 1 & A2_addi_Rd32 & A2_addi_Rs32 & A2_addi_s16 unimpl

:C4_addipc C4_addipc_Rd32 C4_addipc_u6 is Parse != 0b00 & subinsn = 0 & b16 = 1 & b17 = 0 & b18 = 0 & b19 = 1 & b20 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & C4_addipc_Rd32 & C4_addipc_u6 unimpl

:A2_addh_l16_ll A2_addh_l16_ll_Rd32 A2_addh_l16_ll_Rt32 A2_addh_l16_ll_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_addh_l16_ll_Rd32 & A2_addh_l16_ll_Rt32 & A2_addh_l16_ll_Rs32 unimpl

:A2_addh_l16_hl A2_addh_l16_hl_Rd32 A2_addh_l16_hl_Rt32 A2_addh_l16_hl_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_addh_l16_hl_Rd32 & A2_addh_l16_hl_Rt32 & A2_addh_l16_hl_Rs32 unimpl

:A2_addh_l16_sat_ll A2_addh_l16_sat_ll_Rd32 A2_addh_l16_sat_ll_Rt32 A2_addh_l16_sat_ll_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_addh_l16_sat_ll_Rd32 & A2_addh_l16_sat_ll_Rt32 & A2_addh_l16_sat_ll_Rs32 unimpl

:A2_addh_l16_sat_hl A2_addh_l16_sat_hl_Rd32 A2_addh_l16_sat_hl_Rt32 A2_addh_l16_sat_hl_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_addh_l16_sat_hl_Rd32 & A2_addh_l16_sat_hl_Rt32 & A2_addh_l16_sat_hl_Rs32 unimpl

:A2_subh_l16_ll A2_subh_l16_ll_Rd32 A2_subh_l16_ll_Rt32 A2_subh_l16_ll_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_subh_l16_ll_Rd32 & A2_subh_l16_ll_Rt32 & A2_subh_l16_ll_Rs32 unimpl

:A2_subh_l16_hl A2_subh_l16_hl_Rd32 A2_subh_l16_hl_Rt32 A2_subh_l16_hl_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_subh_l16_hl_Rd32 & A2_subh_l16_hl_Rt32 & A2_subh_l16_hl_Rs32 unimpl

:A2_subh_l16_sat_ll A2_subh_l16_sat_ll_Rd32 A2_subh_l16_sat_ll_Rt32 A2_subh_l16_sat_ll_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_subh_l16_sat_ll_Rd32 & A2_subh_l16_sat_ll_Rt32 & A2_subh_l16_sat_ll_Rs32 unimpl

:A2_subh_l16_sat_hl A2_subh_l16_sat_hl_Rd32 A2_subh_l16_sat_hl_Rt32 A2_subh_l16_sat_hl_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_subh_l16_sat_hl_Rd32 & A2_subh_l16_sat_hl_Rt32 & A2_subh_l16_sat_hl_Rs32 unimpl

:A2_addh_h16_ll A2_addh_h16_ll_Rd32 A2_addh_h16_ll_Rt32 A2_addh_h16_ll_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_addh_h16_ll_Rd32 & A2_addh_h16_ll_Rt32 & A2_addh_h16_ll_Rs32 unimpl

:A2_addh_h16_lh A2_addh_h16_lh_Rd32 A2_addh_h16_lh_Rt32 A2_addh_h16_lh_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_addh_h16_lh_Rd32 & A2_addh_h16_lh_Rt32 & A2_addh_h16_lh_Rs32 unimpl

:A2_addh_h16_hl A2_addh_h16_hl_Rd32 A2_addh_h16_hl_Rt32 A2_addh_h16_hl_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_addh_h16_hl_Rd32 & A2_addh_h16_hl_Rt32 & A2_addh_h16_hl_Rs32 unimpl

:A2_addh_h16_hh A2_addh_h16_hh_Rd32 A2_addh_h16_hh_Rt32 A2_addh_h16_hh_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_addh_h16_hh_Rd32 & A2_addh_h16_hh_Rt32 & A2_addh_h16_hh_Rs32 unimpl

:A2_addh_h16_sat_ll A2_addh_h16_sat_ll_Rd32 A2_addh_h16_sat_ll_Rt32 A2_addh_h16_sat_ll_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_addh_h16_sat_ll_Rd32 & A2_addh_h16_sat_ll_Rt32 & A2_addh_h16_sat_ll_Rs32 unimpl

:A2_addh_h16_sat_lh A2_addh_h16_sat_lh_Rd32 A2_addh_h16_sat_lh_Rt32 A2_addh_h16_sat_lh_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_addh_h16_sat_lh_Rd32 & A2_addh_h16_sat_lh_Rt32 & A2_addh_h16_sat_lh_Rs32 unimpl

:A2_addh_h16_sat_hl A2_addh_h16_sat_hl_Rd32 A2_addh_h16_sat_hl_Rt32 A2_addh_h16_sat_hl_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_addh_h16_sat_hl_Rd32 & A2_addh_h16_sat_hl_Rt32 & A2_addh_h16_sat_hl_Rs32 unimpl

:A2_addh_h16_sat_hh A2_addh_h16_sat_hh_Rd32 A2_addh_h16_sat_hh_Rt32 A2_addh_h16_sat_hh_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_addh_h16_sat_hh_Rd32 & A2_addh_h16_sat_hh_Rt32 & A2_addh_h16_sat_hh_Rs32 unimpl

:A2_subh_h16_ll A2_subh_h16_ll_Rd32 A2_subh_h16_ll_Rt32 A2_subh_h16_ll_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_subh_h16_ll_Rd32 & A2_subh_h16_ll_Rt32 & A2_subh_h16_ll_Rs32 unimpl

:A2_subh_h16_lh A2_subh_h16_lh_Rd32 A2_subh_h16_lh_Rt32 A2_subh_h16_lh_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_subh_h16_lh_Rd32 & A2_subh_h16_lh_Rt32 & A2_subh_h16_lh_Rs32 unimpl

:A2_subh_h16_hl A2_subh_h16_hl_Rd32 A2_subh_h16_hl_Rt32 A2_subh_h16_hl_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_subh_h16_hl_Rd32 & A2_subh_h16_hl_Rt32 & A2_subh_h16_hl_Rs32 unimpl

:A2_subh_h16_hh A2_subh_h16_hh_Rd32 A2_subh_h16_hh_Rt32 A2_subh_h16_hh_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_subh_h16_hh_Rd32 & A2_subh_h16_hh_Rt32 & A2_subh_h16_hh_Rs32 unimpl

:A2_subh_h16_sat_ll A2_subh_h16_sat_ll_Rd32 A2_subh_h16_sat_ll_Rt32 A2_subh_h16_sat_ll_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_subh_h16_sat_ll_Rd32 & A2_subh_h16_sat_ll_Rt32 & A2_subh_h16_sat_ll_Rs32 unimpl

:A2_subh_h16_sat_lh A2_subh_h16_sat_lh_Rd32 A2_subh_h16_sat_lh_Rt32 A2_subh_h16_sat_lh_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_subh_h16_sat_lh_Rd32 & A2_subh_h16_sat_lh_Rt32 & A2_subh_h16_sat_lh_Rs32 unimpl

:A2_subh_h16_sat_hl A2_subh_h16_sat_hl_Rd32 A2_subh_h16_sat_hl_Rt32 A2_subh_h16_sat_hl_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_subh_h16_sat_hl_Rd32 & A2_subh_h16_sat_hl_Rt32 & A2_subh_h16_sat_hl_Rs32 unimpl

:A2_subh_h16_sat_hh A2_subh_h16_sat_hh_Rd32 A2_subh_h16_sat_hh_Rt32 A2_subh_h16_sat_hh_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_subh_h16_sat_hh_Rd32 & A2_subh_h16_sat_hh_Rt32 & A2_subh_h16_sat_hh_Rs32 unimpl

:A2_aslh A2_aslh_Rd32 A2_aslh_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_aslh_Rd32 & A2_aslh_Rs32 unimpl

:A2_asrh A2_asrh_Rd32 A2_asrh_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_asrh_Rd32 & A2_asrh_Rs32 unimpl

:A2_addp A2_addp_Rdd32 A2_addp_Rss32 A2_addp_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_addp_Rdd32 & A2_addp_Rss32 & A2_addp_Rtt32 {
  A2_addp_Rdd32 = (A2_addp_Rss32) + (A2_addp_Rtt32);
}

:A2_addpsat A2_addpsat_Rdd32 A2_addpsat_Rss32 A2_addpsat_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_addpsat_Rdd32 & A2_addpsat_Rss32 & A2_addpsat_Rtt32 unimpl

:A2_addspl A2_addspl_Rdd32 A2_addspl_Rss32 A2_addspl_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_addspl_Rdd32 & A2_addspl_Rss32 & A2_addspl_Rtt32 unimpl

:A2_addsph A2_addsph_Rdd32 A2_addsph_Rss32 A2_addsph_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_addsph_Rdd32 & A2_addsph_Rss32 & A2_addsph_Rtt32 unimpl

:A2_subp A2_subp_Rdd32 A2_subp_Rtt32 A2_subp_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_subp_Rdd32 & A2_subp_Rtt32 & A2_subp_Rss32 unimpl

:A4_addp_c A4_addp_c_Rdd32 A4_addp_c_Px4 A4_addp_c_Rss32 A4_addp_c_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_addp_c_Rdd32 & A4_addp_c_Px4 & A4_addp_c_Rss32 & A4_addp_c_Rtt32 unimpl

:A4_subp_c A4_subp_c_Rdd32 A4_subp_c_Px4 A4_subp_c_Rss32 A4_subp_c_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_subp_c_Rdd32 & A4_subp_c_Px4 & A4_subp_c_Rss32 & A4_subp_c_Rtt32 unimpl

:A2_negsat A2_negsat_Rd32 A2_negsat_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A2_negsat_Rd32 & A2_negsat_Rs32 unimpl

:A2_abs A2_abs_Rd32 A2_abs_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A2_abs_Rd32 & A2_abs_Rs32 unimpl

:A2_abssat A2_abssat_Rd32 A2_abssat_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A2_abssat_Rd32 & A2_abssat_Rs32 unimpl

:A2_vconj A2_vconj_Rdd32 A2_vconj_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A2_vconj_Rdd32 & A2_vconj_Rss32 unimpl

:A2_negp A2_negp_Rdd32 A2_negp_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A2_negp_Rdd32 & A2_negp_Rss32 unimpl

:A2_absp A2_absp_Rdd32 A2_absp_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A2_absp_Rdd32 & A2_absp_Rss32 unimpl

:A2_max A2_max_Rd32 A2_max_Rs32 A2_max_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_max_Rd32 & A2_max_Rs32 & A2_max_Rt32 unimpl

:A2_maxu A2_maxu_Rd32 A2_maxu_Rs32 A2_maxu_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_maxu_Rd32 & A2_maxu_Rs32 & A2_maxu_Rt32 unimpl

:A2_min A2_min_Rd32 A2_min_Rt32 A2_min_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_min_Rd32 & A2_min_Rt32 & A2_min_Rs32 unimpl

:A2_minu A2_minu_Rd32 A2_minu_Rt32 A2_minu_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_minu_Rd32 & A2_minu_Rt32 & A2_minu_Rs32 unimpl

:A2_maxp A2_maxp_Rdd32 A2_maxp_Rss32 A2_maxp_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_maxp_Rdd32 & A2_maxp_Rss32 & A2_maxp_Rtt32 unimpl

:A2_maxup A2_maxup_Rdd32 A2_maxup_Rss32 A2_maxup_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_maxup_Rdd32 & A2_maxup_Rss32 & A2_maxup_Rtt32 unimpl

:A2_minp A2_minp_Rdd32 A2_minp_Rtt32 A2_minp_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_minp_Rdd32 & A2_minp_Rtt32 & A2_minp_Rss32 unimpl

:A2_minup A2_minup_Rdd32 A2_minup_Rtt32 A2_minup_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_minup_Rdd32 & A2_minup_Rtt32 & A2_minup_Rss32 unimpl

:A2_nop  is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 {

}

:A2_tfr A2_tfr_Rd32 A2_tfr_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_tfr_Rd32 & A2_tfr_Rs32 {
  A2_tfr_Rd32 = A2_tfr_Rs32;
}

:A2_tfrsi A2_tfrsi_Rd32 A2_tfrsi_s16 is Parse != 0b00 & subinsn = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_tfrsi_Rd32 & A2_tfrsi_s16 {
  A2_tfrsi_Rd32 = A2_tfrsi_s16;
}

:A2_sxtb A2_sxtb_Rd32 A2_sxtb_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_sxtb_Rd32 & A2_sxtb_Rs32 unimpl

:A2_zxth A2_zxth_Rd32 A2_zxth_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_zxth_Rd32 & A2_zxth_Rs32 unimpl

:A2_sxth A2_sxth_Rd32 A2_sxth_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_sxth_Rd32 & A2_sxth_Rs32 unimpl

:A2_combinew A2_combinew_Rdd32 A2_combinew_Rs32 A2_combinew_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_combinew_Rdd32 & A2_combinew_Rs32 & A2_combinew_Rt32 unimpl

:A4_combineri A4_combineri_Rdd32 A4_combineri_Rs32 A4_combineri_s8 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_combineri_Rdd32 & A4_combineri_Rs32 & A4_combineri_s8 unimpl

:A4_combineir A4_combineir_Rdd32 A4_combineir_Rs32 A4_combineir_s8 is Parse != 0b00 & subinsn = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_combineir_Rdd32 & A4_combineir_Rs32 & A4_combineir_s8 unimpl

:A2_combineii A2_combineii_Rdd32 A2_combineii_s8 A2_combineii_S8 is Parse != 0b00 & subinsn = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_combineii_Rdd32 & A2_combineii_s8 & A2_combineii_S8 unimpl

:A4_combineii A4_combineii_Rdd32 A4_combineii_s8 A4_combineii_U6 is Parse != 0b00 & subinsn = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A4_combineii_Rdd32 & A4_combineii_s8 & A4_combineii_U6 unimpl

:A2_combine_hh A2_combine_hh_Rd32 A2_combine_hh_Rt32 A2_combine_hh_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_combine_hh_Rd32 & A2_combine_hh_Rt32 & A2_combine_hh_Rs32 unimpl

:A2_combine_hl A2_combine_hl_Rd32 A2_combine_hl_Rt32 A2_combine_hl_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_combine_hl_Rd32 & A2_combine_hl_Rt32 & A2_combine_hl_Rs32 unimpl

:A2_combine_lh A2_combine_lh_Rd32 A2_combine_lh_Rt32 A2_combine_lh_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_combine_lh_Rd32 & A2_combine_lh_Rt32 & A2_combine_lh_Rs32 unimpl

:A2_combine_ll A2_combine_ll_Rd32 A2_combine_ll_Rt32 A2_combine_ll_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_combine_ll_Rd32 & A2_combine_ll_Rt32 & A2_combine_ll_Rs32 unimpl

:A2_tfril A2_tfril_Rx32 A2_tfril_u16 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_tfril_Rx32 & A2_tfril_u16 unimpl

:A2_tfrih A2_tfrih_Rx32 A2_tfrih_u16 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_tfrih_Rx32 & A2_tfrih_u16 unimpl

:A2_tfrcrr A2_tfrcrr_Rd32 A2_tfrcrr_Cs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & A2_tfrcrr_Rd32 & A2_tfrcrr_Cs32 unimpl

:A2_tfrrcr A2_tfrrcr_Cd32 A2_tfrrcr_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & A2_tfrrcr_Cd32 & A2_tfrrcr_Rs32 unimpl

:A4_tfrcpp A4_tfrcpp_Rdd32 A4_tfrcpp_Css32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & A4_tfrcpp_Rdd32 & A4_tfrcpp_Css32 unimpl

:A4_tfrpcp A4_tfrpcp_Cdd32 A4_tfrpcp_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & A4_tfrpcp_Cdd32 & A4_tfrpcp_Rss32 unimpl

:A2_and A2_and_Rd32 A2_and_Rs32 A2_and_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_and_Rd32 & A2_and_Rs32 & A2_and_Rt32 unimpl

:A2_or A2_or_Rd32 A2_or_Rs32 A2_or_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_or_Rd32 & A2_or_Rs32 & A2_or_Rt32 unimpl

:A2_xor A2_xor_Rd32 A2_xor_Rs32 A2_xor_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_xor_Rd32 & A2_xor_Rs32 & A2_xor_Rt32 unimpl

:M2_xor_xacc M2_xor_xacc_Rx32 M2_xor_xacc_Rs32 M2_xor_xacc_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_xor_xacc_Rx32 & M2_xor_xacc_Rs32 & M2_xor_xacc_Rt32 unimpl

:M4_xor_xacc M4_xor_xacc_Rxx32 M4_xor_xacc_Rss32 M4_xor_xacc_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & M4_xor_xacc_Rxx32 & M4_xor_xacc_Rss32 & M4_xor_xacc_Rtt32 unimpl

:A4_andn A4_andn_Rd32 A4_andn_Rt32 A4_andn_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A4_andn_Rd32 & A4_andn_Rt32 & A4_andn_Rs32 unimpl

:A4_orn A4_orn_Rd32 A4_orn_Rt32 A4_orn_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A4_orn_Rd32 & A4_orn_Rt32 & A4_orn_Rs32 unimpl

:A4_andnp A4_andnp_Rdd32 A4_andnp_Rtt32 A4_andnp_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_andnp_Rdd32 & A4_andnp_Rtt32 & A4_andnp_Rss32 unimpl

:A4_ornp A4_ornp_Rdd32 A4_ornp_Rtt32 A4_ornp_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_ornp_Rdd32 & A4_ornp_Rtt32 & A4_ornp_Rss32 unimpl

:S4_addaddi S4_addaddi_Rd32 S4_addaddi_Rs32 S4_addaddi_Ru32 S4_addaddi_s6 is Parse != 0b00 & subinsn = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_addaddi_Rd32 & S4_addaddi_Rs32 & S4_addaddi_Ru32 & S4_addaddi_s6 unimpl

:S4_subaddi S4_subaddi_Rd32 S4_subaddi_Rs32 S4_subaddi_Ru32 S4_subaddi_s6 is Parse != 0b00 & subinsn = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_subaddi_Rd32 & S4_subaddi_Rs32 & S4_subaddi_Ru32 & S4_subaddi_s6 unimpl

:M4_and_and M4_and_and_Rx32 M4_and_and_Rs32 M4_and_and_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_and_and_Rx32 & M4_and_and_Rs32 & M4_and_and_Rt32 unimpl

:M4_and_andn M4_and_andn_Rx32 M4_and_andn_Rs32 M4_and_andn_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_and_andn_Rx32 & M4_and_andn_Rs32 & M4_and_andn_Rt32 unimpl

:M4_and_or M4_and_or_Rx32 M4_and_or_Rs32 M4_and_or_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_and_or_Rx32 & M4_and_or_Rs32 & M4_and_or_Rt32 unimpl

:M4_and_xor M4_and_xor_Rx32 M4_and_xor_Rs32 M4_and_xor_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_and_xor_Rx32 & M4_and_xor_Rs32 & M4_and_xor_Rt32 unimpl

:M4_or_and M4_or_and_Rx32 M4_or_and_Rs32 M4_or_and_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_or_and_Rx32 & M4_or_and_Rs32 & M4_or_and_Rt32 unimpl

:M4_or_andn M4_or_andn_Rx32 M4_or_andn_Rs32 M4_or_andn_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_or_andn_Rx32 & M4_or_andn_Rs32 & M4_or_andn_Rt32 unimpl

:M4_or_or M4_or_or_Rx32 M4_or_or_Rs32 M4_or_or_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_or_or_Rx32 & M4_or_or_Rs32 & M4_or_or_Rt32 unimpl

:M4_or_xor M4_or_xor_Rx32 M4_or_xor_Rs32 M4_or_xor_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_or_xor_Rx32 & M4_or_xor_Rs32 & M4_or_xor_Rt32 unimpl

:S4_or_andix S4_or_andix_Rx32 S4_or_andix_Ru32 S4_or_andix_s10 is Parse != 0b00 & subinsn = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_or_andix_Rx32 & S4_or_andix_Ru32 & S4_or_andix_s10 unimpl

:S4_or_andi S4_or_andi_Rx32 S4_or_andi_Rs32 S4_or_andi_s10 is Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_or_andi_Rx32 & S4_or_andi_Rs32 & S4_or_andi_s10 unimpl

:S4_or_ori S4_or_ori_Rx32 S4_or_ori_Rs32 S4_or_ori_s10 is Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_or_ori_Rx32 & S4_or_ori_Rs32 & S4_or_ori_s10 unimpl

:M4_xor_and M4_xor_and_Rx32 M4_xor_and_Rs32 M4_xor_and_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_xor_and_Rx32 & M4_xor_and_Rs32 & M4_xor_and_Rt32 unimpl

:M4_xor_or M4_xor_or_Rx32 M4_xor_or_Rs32 M4_xor_or_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_xor_or_Rx32 & M4_xor_or_Rs32 & M4_xor_or_Rt32 unimpl

:M4_xor_andn M4_xor_andn_Rx32 M4_xor_andn_Rs32 M4_xor_andn_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_xor_andn_Rx32 & M4_xor_andn_Rs32 & M4_xor_andn_Rt32 unimpl

:A2_subri A2_subri_Rd32 A2_subri_Rs32 A2_subri_s10 is Parse != 0b00 & subinsn = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_subri_Rd32 & A2_subri_Rs32 & A2_subri_s10 unimpl

:A2_andir A2_andir_Rd32 A2_andir_Rs32 A2_andir_s10 is Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_andir_Rd32 & A2_andir_Rs32 & A2_andir_s10 unimpl

:A2_orir A2_orir_Rd32 A2_orir_Rs32 A2_orir_s10 is Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_orir_Rd32 & A2_orir_Rs32 & A2_orir_s10 unimpl

:A2_andp A2_andp_Rdd32 A2_andp_Rss32 A2_andp_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_andp_Rdd32 & A2_andp_Rss32 & A2_andp_Rtt32 unimpl

:A2_orp A2_orp_Rdd32 A2_orp_Rss32 A2_orp_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_orp_Rdd32 & A2_orp_Rss32 & A2_orp_Rtt32 unimpl

:A2_xorp A2_xorp_Rdd32 A2_xorp_Rss32 A2_xorp_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_xorp_Rdd32 & A2_xorp_Rss32 & A2_xorp_Rtt32 unimpl

:A2_notp A2_notp_Rdd32 A2_notp_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A2_notp_Rdd32 & A2_notp_Rss32 unimpl

:A2_sxtw A2_sxtw_Rdd32 A2_sxtw_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A2_sxtw_Rdd32 & A2_sxtw_Rs32 unimpl

:A2_sat A2_sat_Rd32 A2_sat_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A2_sat_Rd32 & A2_sat_Rss32 unimpl

:A2_roundsat A2_roundsat_Rd32 A2_roundsat_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A2_roundsat_Rd32 & A2_roundsat_Rss32 unimpl

:A2_sath A2_sath_Rd32 A2_sath_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A2_sath_Rd32 & A2_sath_Rs32 unimpl

:A2_satuh A2_satuh_Rd32 A2_satuh_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A2_satuh_Rd32 & A2_satuh_Rs32 unimpl

:A2_satub A2_satub_Rd32 A2_satub_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A2_satub_Rd32 & A2_satub_Rs32 unimpl

:A2_satb A2_satb_Rd32 A2_satb_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A2_satb_Rd32 & A2_satb_Rs32 unimpl

:A2_vaddub A2_vaddub_Rdd32 A2_vaddub_Rss32 A2_vaddub_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vaddub_Rdd32 & A2_vaddub_Rss32 & A2_vaddub_Rtt32 unimpl

:A2_vaddubs A2_vaddubs_Rdd32 A2_vaddubs_Rss32 A2_vaddubs_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vaddubs_Rdd32 & A2_vaddubs_Rss32 & A2_vaddubs_Rtt32 unimpl

:A2_vaddh A2_vaddh_Rdd32 A2_vaddh_Rss32 A2_vaddh_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vaddh_Rdd32 & A2_vaddh_Rss32 & A2_vaddh_Rtt32 unimpl

:A2_vaddhs A2_vaddhs_Rdd32 A2_vaddhs_Rss32 A2_vaddhs_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vaddhs_Rdd32 & A2_vaddhs_Rss32 & A2_vaddhs_Rtt32 unimpl

:A2_vadduhs A2_vadduhs_Rdd32 A2_vadduhs_Rss32 A2_vadduhs_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vadduhs_Rdd32 & A2_vadduhs_Rss32 & A2_vadduhs_Rtt32 unimpl

:A5_vaddhubs A5_vaddhubs_Rd32 A5_vaddhubs_Rss32 A5_vaddhubs_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A5_vaddhubs_Rd32 & A5_vaddhubs_Rss32 & A5_vaddhubs_Rtt32 unimpl

:A2_vaddw A2_vaddw_Rdd32 A2_vaddw_Rss32 A2_vaddw_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vaddw_Rdd32 & A2_vaddw_Rss32 & A2_vaddw_Rtt32 unimpl

:A2_vaddws A2_vaddws_Rdd32 A2_vaddws_Rss32 A2_vaddws_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vaddws_Rdd32 & A2_vaddws_Rss32 & A2_vaddws_Rtt32 unimpl

:S4_vxaddsubw S4_vxaddsubw_Rdd32 S4_vxaddsubw_Rss32 S4_vxaddsubw_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S4_vxaddsubw_Rdd32 & S4_vxaddsubw_Rss32 & S4_vxaddsubw_Rtt32 unimpl

:S4_vxsubaddw S4_vxsubaddw_Rdd32 S4_vxsubaddw_Rss32 S4_vxsubaddw_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S4_vxsubaddw_Rdd32 & S4_vxsubaddw_Rss32 & S4_vxsubaddw_Rtt32 unimpl

:S4_vxaddsubh S4_vxaddsubh_Rdd32 S4_vxaddsubh_Rss32 S4_vxaddsubh_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S4_vxaddsubh_Rdd32 & S4_vxaddsubh_Rss32 & S4_vxaddsubh_Rtt32 unimpl

:S4_vxsubaddh S4_vxsubaddh_Rdd32 S4_vxsubaddh_Rss32 S4_vxsubaddh_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S4_vxsubaddh_Rdd32 & S4_vxsubaddh_Rss32 & S4_vxsubaddh_Rtt32 unimpl

:S4_vxaddsubhr S4_vxaddsubhr_Rdd32 S4_vxaddsubhr_Rss32 S4_vxaddsubhr_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S4_vxaddsubhr_Rdd32 & S4_vxaddsubhr_Rss32 & S4_vxaddsubhr_Rtt32 unimpl

:S4_vxsubaddhr S4_vxsubaddhr_Rdd32 S4_vxsubaddhr_Rss32 S4_vxsubaddhr_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S4_vxsubaddhr_Rdd32 & S4_vxsubaddhr_Rss32 & S4_vxsubaddhr_Rtt32 unimpl

:A2_svavgh A2_svavgh_Rd32 A2_svavgh_Rs32 A2_svavgh_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_svavgh_Rd32 & A2_svavgh_Rs32 & A2_svavgh_Rt32 unimpl

:A2_svavghs A2_svavghs_Rd32 A2_svavghs_Rs32 A2_svavghs_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_svavghs_Rd32 & A2_svavghs_Rs32 & A2_svavghs_Rt32 unimpl

:A2_svnavgh A2_svnavgh_Rd32 A2_svnavgh_Rt32 A2_svnavgh_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_svnavgh_Rd32 & A2_svnavgh_Rt32 & A2_svnavgh_Rs32 unimpl

:A2_svaddh A2_svaddh_Rd32 A2_svaddh_Rs32 A2_svaddh_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_svaddh_Rd32 & A2_svaddh_Rs32 & A2_svaddh_Rt32 unimpl

:A2_svaddhs A2_svaddhs_Rd32 A2_svaddhs_Rs32 A2_svaddhs_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_svaddhs_Rd32 & A2_svaddhs_Rs32 & A2_svaddhs_Rt32 unimpl

:A2_svadduhs A2_svadduhs_Rd32 A2_svadduhs_Rs32 A2_svadduhs_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_svadduhs_Rd32 & A2_svadduhs_Rs32 & A2_svadduhs_Rt32 unimpl

:A2_svsubh A2_svsubh_Rd32 A2_svsubh_Rt32 A2_svsubh_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_svsubh_Rd32 & A2_svsubh_Rt32 & A2_svsubh_Rs32 unimpl

:A2_svsubhs A2_svsubhs_Rd32 A2_svsubhs_Rt32 A2_svsubhs_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_svsubhs_Rd32 & A2_svsubhs_Rt32 & A2_svsubhs_Rs32 unimpl

:A2_svsubuhs A2_svsubuhs_Rd32 A2_svsubuhs_Rt32 A2_svsubuhs_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A2_svsubuhs_Rd32 & A2_svsubuhs_Rt32 & A2_svsubuhs_Rs32 unimpl

:A2_vraddub A2_vraddub_Rdd32 A2_vraddub_Rss32 A2_vraddub_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & A2_vraddub_Rdd32 & A2_vraddub_Rss32 & A2_vraddub_Rtt32 unimpl

:A2_vraddub_acc A2_vraddub_acc_Rxx32 A2_vraddub_acc_Rss32 A2_vraddub_acc_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & A2_vraddub_acc_Rxx32 & A2_vraddub_acc_Rss32 & A2_vraddub_acc_Rtt32 unimpl

:M2_vraddh M2_vraddh_Rd32 M2_vraddh_Rss32 M2_vraddh_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vraddh_Rd32 & M2_vraddh_Rss32 & M2_vraddh_Rtt32 unimpl

:M2_vradduh M2_vradduh_Rd32 M2_vradduh_Rss32 M2_vradduh_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b13 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vradduh_Rd32 & M2_vradduh_Rss32 & M2_vradduh_Rtt32 unimpl

:A2_vsubub A2_vsubub_Rdd32 A2_vsubub_Rtt32 A2_vsubub_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vsubub_Rdd32 & A2_vsubub_Rtt32 & A2_vsubub_Rss32 unimpl

:A2_vsububs A2_vsububs_Rdd32 A2_vsububs_Rtt32 A2_vsububs_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vsububs_Rdd32 & A2_vsububs_Rtt32 & A2_vsububs_Rss32 unimpl

:A2_vsubh A2_vsubh_Rdd32 A2_vsubh_Rtt32 A2_vsubh_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vsubh_Rdd32 & A2_vsubh_Rtt32 & A2_vsubh_Rss32 unimpl

:A2_vsubhs A2_vsubhs_Rdd32 A2_vsubhs_Rtt32 A2_vsubhs_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vsubhs_Rdd32 & A2_vsubhs_Rtt32 & A2_vsubhs_Rss32 unimpl

:A2_vsubuhs A2_vsubuhs_Rdd32 A2_vsubuhs_Rtt32 A2_vsubuhs_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vsubuhs_Rdd32 & A2_vsubuhs_Rtt32 & A2_vsubuhs_Rss32 unimpl

:A2_vsubw A2_vsubw_Rdd32 A2_vsubw_Rtt32 A2_vsubw_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vsubw_Rdd32 & A2_vsubw_Rtt32 & A2_vsubw_Rss32 unimpl

:A2_vsubws A2_vsubws_Rdd32 A2_vsubws_Rtt32 A2_vsubws_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vsubws_Rdd32 & A2_vsubws_Rtt32 & A2_vsubws_Rss32 unimpl

:A2_vabsh A2_vabsh_Rdd32 A2_vabsh_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A2_vabsh_Rdd32 & A2_vabsh_Rss32 unimpl

:A2_vabshsat A2_vabshsat_Rdd32 A2_vabshsat_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A2_vabshsat_Rdd32 & A2_vabshsat_Rss32 unimpl

:A2_vabsw A2_vabsw_Rdd32 A2_vabsw_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A2_vabsw_Rdd32 & A2_vabsw_Rss32 unimpl

:A2_vabswsat A2_vabswsat_Rdd32 A2_vabswsat_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A2_vabswsat_Rdd32 & A2_vabswsat_Rss32 unimpl

:M2_vabsdiffw M2_vabsdiffw_Rdd32 M2_vabsdiffw_Rtt32 M2_vabsdiffw_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vabsdiffw_Rdd32 & M2_vabsdiffw_Rtt32 & M2_vabsdiffw_Rss32 unimpl

:M2_vabsdiffh M2_vabsdiffh_Rdd32 M2_vabsdiffh_Rtt32 M2_vabsdiffh_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vabsdiffh_Rdd32 & M2_vabsdiffh_Rtt32 & M2_vabsdiffh_Rss32 unimpl

:M6_vabsdiffb M6_vabsdiffb_Rdd32 M6_vabsdiffb_Rtt32 M6_vabsdiffb_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M6_vabsdiffb_Rdd32 & M6_vabsdiffb_Rtt32 & M6_vabsdiffb_Rss32 unimpl

:M6_vabsdiffub M6_vabsdiffub_Rdd32 M6_vabsdiffub_Rtt32 M6_vabsdiffub_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M6_vabsdiffub_Rdd32 & M6_vabsdiffub_Rtt32 & M6_vabsdiffub_Rss32 unimpl

:A2_vrsadub A2_vrsadub_Rdd32 A2_vrsadub_Rss32 A2_vrsadub_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & A2_vrsadub_Rdd32 & A2_vrsadub_Rss32 & A2_vrsadub_Rtt32 unimpl

:A2_vrsadub_acc A2_vrsadub_acc_Rxx32 A2_vrsadub_acc_Rss32 A2_vrsadub_acc_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & A2_vrsadub_acc_Rxx32 & A2_vrsadub_acc_Rss32 & A2_vrsadub_acc_Rtt32 unimpl

:A2_vavgub A2_vavgub_Rdd32 A2_vavgub_Rss32 A2_vavgub_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vavgub_Rdd32 & A2_vavgub_Rss32 & A2_vavgub_Rtt32 unimpl

:A2_vavguh A2_vavguh_Rdd32 A2_vavguh_Rss32 A2_vavguh_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vavguh_Rdd32 & A2_vavguh_Rss32 & A2_vavguh_Rtt32 unimpl

:A2_vavgh A2_vavgh_Rdd32 A2_vavgh_Rss32 A2_vavgh_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vavgh_Rdd32 & A2_vavgh_Rss32 & A2_vavgh_Rtt32 unimpl

:A2_vnavgh A2_vnavgh_Rdd32 A2_vnavgh_Rtt32 A2_vnavgh_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vnavgh_Rdd32 & A2_vnavgh_Rtt32 & A2_vnavgh_Rss32 unimpl

:A2_vavgw A2_vavgw_Rdd32 A2_vavgw_Rss32 A2_vavgw_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vavgw_Rdd32 & A2_vavgw_Rss32 & A2_vavgw_Rtt32 unimpl

:A2_vnavgw A2_vnavgw_Rdd32 A2_vnavgw_Rtt32 A2_vnavgw_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vnavgw_Rdd32 & A2_vnavgw_Rtt32 & A2_vnavgw_Rss32 unimpl

:A2_vavgwr A2_vavgwr_Rdd32 A2_vavgwr_Rss32 A2_vavgwr_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vavgwr_Rdd32 & A2_vavgwr_Rss32 & A2_vavgwr_Rtt32 unimpl

:A2_vnavgwr A2_vnavgwr_Rdd32 A2_vnavgwr_Rtt32 A2_vnavgwr_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vnavgwr_Rdd32 & A2_vnavgwr_Rtt32 & A2_vnavgwr_Rss32 unimpl

:A2_vavgwcr A2_vavgwcr_Rdd32 A2_vavgwcr_Rss32 A2_vavgwcr_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vavgwcr_Rdd32 & A2_vavgwcr_Rss32 & A2_vavgwcr_Rtt32 unimpl

:A2_vnavgwcr A2_vnavgwcr_Rdd32 A2_vnavgwcr_Rtt32 A2_vnavgwcr_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vnavgwcr_Rdd32 & A2_vnavgwcr_Rtt32 & A2_vnavgwcr_Rss32 unimpl

:A2_vavghcr A2_vavghcr_Rdd32 A2_vavghcr_Rss32 A2_vavghcr_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vavghcr_Rdd32 & A2_vavghcr_Rss32 & A2_vavghcr_Rtt32 unimpl

:A2_vnavghcr A2_vnavghcr_Rdd32 A2_vnavghcr_Rtt32 A2_vnavghcr_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vnavghcr_Rdd32 & A2_vnavghcr_Rtt32 & A2_vnavghcr_Rss32 unimpl

:A2_vavguw A2_vavguw_Rdd32 A2_vavguw_Rss32 A2_vavguw_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vavguw_Rdd32 & A2_vavguw_Rss32 & A2_vavguw_Rtt32 unimpl

:A2_vavguwr A2_vavguwr_Rdd32 A2_vavguwr_Rss32 A2_vavguwr_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vavguwr_Rdd32 & A2_vavguwr_Rss32 & A2_vavguwr_Rtt32 unimpl

:A2_vavgubr A2_vavgubr_Rdd32 A2_vavgubr_Rss32 A2_vavgubr_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vavgubr_Rdd32 & A2_vavgubr_Rss32 & A2_vavgubr_Rtt32 unimpl

:A2_vavguhr A2_vavguhr_Rdd32 A2_vavguhr_Rss32 A2_vavguhr_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vavguhr_Rdd32 & A2_vavguhr_Rss32 & A2_vavguhr_Rtt32 unimpl

:A2_vavghr A2_vavghr_Rdd32 A2_vavghr_Rss32 A2_vavghr_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vavghr_Rdd32 & A2_vavghr_Rss32 & A2_vavghr_Rtt32 unimpl

:A2_vnavghr A2_vnavghr_Rdd32 A2_vnavghr_Rtt32 A2_vnavghr_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vnavghr_Rdd32 & A2_vnavghr_Rtt32 & A2_vnavghr_Rss32 unimpl

:A4_round_ri A4_round_ri_Rd32 A4_round_ri_Rs32 A4_round_ri_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A4_round_ri_Rd32 & A4_round_ri_Rs32 & A4_round_ri_u5 unimpl

:A4_round_rr A4_round_rr_Rd32 A4_round_rr_Rs32 A4_round_rr_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_round_rr_Rd32 & A4_round_rr_Rs32 & A4_round_rr_Rt32 unimpl

:A4_round_ri_sat A4_round_ri_sat_Rd32 A4_round_ri_sat_Rs32 A4_round_ri_sat_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A4_round_ri_sat_Rd32 & A4_round_ri_sat_Rs32 & A4_round_ri_sat_u5 unimpl

:A4_round_rr_sat A4_round_rr_sat_Rd32 A4_round_rr_sat_Rs32 A4_round_rr_sat_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_round_rr_sat_Rd32 & A4_round_rr_sat_Rs32 & A4_round_rr_sat_Rt32 unimpl

:A4_cround_ri A4_cround_ri_Rd32 A4_cround_ri_Rs32 A4_cround_ri_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A4_cround_ri_Rd32 & A4_cround_ri_Rs32 & A4_cround_ri_u5 unimpl

:A4_cround_rr A4_cround_rr_Rd32 A4_cround_rr_Rs32 A4_cround_rr_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_cround_rr_Rd32 & A4_cround_rr_Rs32 & A4_cround_rr_Rt32 unimpl

:A7_croundd_ri A7_croundd_ri_Rdd32 A7_croundd_ri_Rss32 A7_croundd_ri_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A7_croundd_ri_Rdd32 & A7_croundd_ri_Rss32 & A7_croundd_ri_u6 unimpl

:A7_croundd_rr A7_croundd_rr_Rdd32 A7_croundd_rr_Rss32 A7_croundd_rr_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A7_croundd_rr_Rdd32 & A7_croundd_rr_Rss32 & A7_croundd_rr_Rt32 unimpl

:A7_clip A7_clip_Rd32 A7_clip_Rs32 A7_clip_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A7_clip_Rd32 & A7_clip_Rs32 & A7_clip_u5 unimpl

:A7_vclip A7_vclip_Rdd32 A7_vclip_Rss32 A7_vclip_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A7_vclip_Rdd32 & A7_vclip_Rss32 & A7_vclip_u5 unimpl

:A4_vrminh A4_vrminh_Rxx32 A4_vrminh_Rss32 A4_vrminh_Ru32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrminh_Rxx32 & A4_vrminh_Rss32 & A4_vrminh_Ru32 unimpl

:A4_vrmaxh A4_vrmaxh_Rxx32 A4_vrmaxh_Rss32 A4_vrmaxh_Ru32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrmaxh_Rxx32 & A4_vrmaxh_Rss32 & A4_vrmaxh_Ru32 unimpl

:A4_vrminuh A4_vrminuh_Rxx32 A4_vrminuh_Rss32 A4_vrminuh_Ru32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrminuh_Rxx32 & A4_vrminuh_Rss32 & A4_vrminuh_Ru32 unimpl

:A4_vrmaxuh A4_vrmaxuh_Rxx32 A4_vrmaxuh_Rss32 A4_vrmaxuh_Ru32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrmaxuh_Rxx32 & A4_vrmaxuh_Rss32 & A4_vrmaxuh_Ru32 unimpl

:A4_vrminw A4_vrminw_Rxx32 A4_vrminw_Rss32 A4_vrminw_Ru32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrminw_Rxx32 & A4_vrminw_Rss32 & A4_vrminw_Ru32 unimpl

:A4_vrmaxw A4_vrmaxw_Rxx32 A4_vrmaxw_Rss32 A4_vrmaxw_Ru32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrmaxw_Rxx32 & A4_vrmaxw_Rss32 & A4_vrmaxw_Ru32 unimpl

:A4_vrminuw A4_vrminuw_Rxx32 A4_vrminuw_Rss32 A4_vrminuw_Ru32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrminuw_Rxx32 & A4_vrminuw_Rss32 & A4_vrminuw_Ru32 unimpl

:A4_vrmaxuw A4_vrmaxuw_Rxx32 A4_vrmaxuw_Rss32 A4_vrmaxuw_Ru32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrmaxuw_Rxx32 & A4_vrmaxuw_Rss32 & A4_vrmaxuw_Ru32 unimpl

:A2_vminb A2_vminb_Rdd32 A2_vminb_Rtt32 A2_vminb_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vminb_Rdd32 & A2_vminb_Rtt32 & A2_vminb_Rss32 unimpl

:A2_vmaxb A2_vmaxb_Rdd32 A2_vmaxb_Rtt32 A2_vmaxb_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vmaxb_Rdd32 & A2_vmaxb_Rtt32 & A2_vmaxb_Rss32 unimpl

:A2_vminub A2_vminub_Rdd32 A2_vminub_Rtt32 A2_vminub_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vminub_Rdd32 & A2_vminub_Rtt32 & A2_vminub_Rss32 unimpl

:A2_vmaxub A2_vmaxub_Rdd32 A2_vmaxub_Rtt32 A2_vmaxub_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vmaxub_Rdd32 & A2_vmaxub_Rtt32 & A2_vmaxub_Rss32 unimpl

:A2_vminh A2_vminh_Rdd32 A2_vminh_Rtt32 A2_vminh_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vminh_Rdd32 & A2_vminh_Rtt32 & A2_vminh_Rss32 unimpl

:A2_vmaxh A2_vmaxh_Rdd32 A2_vmaxh_Rtt32 A2_vmaxh_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vmaxh_Rdd32 & A2_vmaxh_Rtt32 & A2_vmaxh_Rss32 unimpl

:A2_vminuh A2_vminuh_Rdd32 A2_vminuh_Rtt32 A2_vminuh_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vminuh_Rdd32 & A2_vminuh_Rtt32 & A2_vminuh_Rss32 unimpl

:A2_vmaxuh A2_vmaxuh_Rdd32 A2_vmaxuh_Rtt32 A2_vmaxuh_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vmaxuh_Rdd32 & A2_vmaxuh_Rtt32 & A2_vmaxuh_Rss32 unimpl

:A2_vminw A2_vminw_Rdd32 A2_vminw_Rtt32 A2_vminw_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vminw_Rdd32 & A2_vminw_Rtt32 & A2_vminw_Rss32 unimpl

:A2_vmaxw A2_vmaxw_Rdd32 A2_vmaxw_Rtt32 A2_vmaxw_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vmaxw_Rdd32 & A2_vmaxw_Rtt32 & A2_vmaxw_Rss32 unimpl

:A2_vminuw A2_vminuw_Rdd32 A2_vminuw_Rtt32 A2_vminuw_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vminuw_Rdd32 & A2_vminuw_Rtt32 & A2_vminuw_Rss32 unimpl

:A2_vmaxuw A2_vmaxuw_Rdd32 A2_vmaxuw_Rtt32 A2_vmaxuw_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vmaxuw_Rdd32 & A2_vmaxuw_Rtt32 & A2_vmaxuw_Rss32 unimpl

:A5_ACS A5_ACS_Rxx32 A5_ACS_Pe4 A5_ACS_Rss32 A5_ACS_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & A5_ACS_Rxx32 & A5_ACS_Pe4 & A5_ACS_Rss32 & A5_ACS_Rtt32 unimpl

:A6_vminub_RdP A6_vminub_RdP_Rdd32 A6_vminub_RdP_Pe4 A6_vminub_RdP_Rtt32 A6_vminub_RdP_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & A6_vminub_RdP_Rdd32 & A6_vminub_RdP_Pe4 & A6_vminub_RdP_Rtt32 & A6_vminub_RdP_Rss32 unimpl

:A4_modwrapu A4_modwrapu_Rd32 A4_modwrapu_Rs32 A4_modwrapu_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_modwrapu_Rd32 & A4_modwrapu_Rs32 & A4_modwrapu_Rt32 unimpl

:F2_sfadd F2_sfadd_Rd32 F2_sfadd_Rs32 F2_sfadd_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sfadd_Rd32 & F2_sfadd_Rs32 & F2_sfadd_Rt32 unimpl

:F2_sfsub F2_sfsub_Rd32 F2_sfsub_Rs32 F2_sfsub_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sfsub_Rd32 & F2_sfsub_Rs32 & F2_sfsub_Rt32 unimpl

:F2_sfmpy F2_sfmpy_Rd32 F2_sfmpy_Rs32 F2_sfmpy_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sfmpy_Rd32 & F2_sfmpy_Rs32 & F2_sfmpy_Rt32 unimpl

:F2_sffma F2_sffma_Rx32 F2_sffma_Rs32 F2_sffma_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sffma_Rx32 & F2_sffma_Rs32 & F2_sffma_Rt32 unimpl

:F2_sffma_sc F2_sffma_sc_Rx32 F2_sffma_sc_Rs32 F2_sffma_sc_Rt32 F2_sffma_sc_Pu4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sffma_sc_Rx32 & F2_sffma_sc_Rs32 & F2_sffma_sc_Rt32 & F2_sffma_sc_Pu4 unimpl

:F2_sffms F2_sffms_Rx32 F2_sffms_Rs32 F2_sffms_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sffms_Rx32 & F2_sffms_Rs32 & F2_sffms_Rt32 unimpl

:F2_sffma_lib F2_sffma_lib_Rx32 F2_sffma_lib_Rs32 F2_sffma_lib_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sffma_lib_Rx32 & F2_sffma_lib_Rs32 & F2_sffma_lib_Rt32 unimpl

:F2_sffms_lib F2_sffms_lib_Rx32 F2_sffms_lib_Rs32 F2_sffms_lib_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sffms_lib_Rx32 & F2_sffms_lib_Rs32 & F2_sffms_lib_Rt32 unimpl

:F2_sfcmpeq F2_sfcmpeq_Pd4 F2_sfcmpeq_Rs32 F2_sfcmpeq_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & F2_sfcmpeq_Pd4 & F2_sfcmpeq_Rs32 & F2_sfcmpeq_Rt32 unimpl

:F2_sfcmpgt F2_sfcmpgt_Pd4 F2_sfcmpgt_Rs32 F2_sfcmpgt_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & F2_sfcmpgt_Pd4 & F2_sfcmpgt_Rs32 & F2_sfcmpgt_Rt32 unimpl

:F2_sfcmpge F2_sfcmpge_Pd4 F2_sfcmpge_Rs32 F2_sfcmpge_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & F2_sfcmpge_Pd4 & F2_sfcmpge_Rs32 & F2_sfcmpge_Rt32 unimpl

:F2_sfcmpuo F2_sfcmpuo_Pd4 F2_sfcmpuo_Rs32 F2_sfcmpuo_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & F2_sfcmpuo_Pd4 & F2_sfcmpuo_Rs32 & F2_sfcmpuo_Rt32 unimpl

:F2_sfmax F2_sfmax_Rd32 F2_sfmax_Rs32 F2_sfmax_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sfmax_Rd32 & F2_sfmax_Rs32 & F2_sfmax_Rt32 unimpl

:F2_sfmin F2_sfmin_Rd32 F2_sfmin_Rs32 F2_sfmin_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sfmin_Rd32 & F2_sfmin_Rs32 & F2_sfmin_Rt32 unimpl

:F2_sfclass F2_sfclass_Pd4 F2_sfclass_Rs32 F2_sfclass_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_sfclass_Pd4 & F2_sfclass_Rs32 & F2_sfclass_u5 unimpl

:F2_sfimm_p F2_sfimm_p_Rd32 F2_sfimm_p_u10 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & F2_sfimm_p_Rd32 & F2_sfimm_p_u10 unimpl

:F2_sfimm_n F2_sfimm_n_Rd32 F2_sfimm_n_u10 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & F2_sfimm_n_Rd32 & F2_sfimm_n_u10 unimpl

:F2_sfrecipa F2_sfrecipa_Rd32 F2_sfrecipa_Pe4 F2_sfrecipa_Rs32 F2_sfrecipa_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sfrecipa_Rd32 & F2_sfrecipa_Pe4 & F2_sfrecipa_Rs32 & F2_sfrecipa_Rt32 unimpl

:F2_sffixupn F2_sffixupn_Rd32 F2_sffixupn_Rs32 F2_sffixupn_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sffixupn_Rd32 & F2_sffixupn_Rs32 & F2_sffixupn_Rt32 unimpl

:F2_sffixupd F2_sffixupd_Rd32 F2_sffixupd_Rs32 F2_sffixupd_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sffixupd_Rd32 & F2_sffixupd_Rs32 & F2_sffixupd_Rt32 unimpl

:F2_sfinvsqrta F2_sfinvsqrta_Rd32 F2_sfinvsqrta_Pe4 F2_sfinvsqrta_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_sfinvsqrta_Rd32 & F2_sfinvsqrta_Pe4 & F2_sfinvsqrta_Rs32 unimpl

:F2_sffixupr F2_sffixupr_Rd32 F2_sffixupr_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_sffixupr_Rd32 & F2_sffixupr_Rs32 unimpl

:F2_dfadd F2_dfadd_Rdd32 F2_dfadd_Rss32 F2_dfadd_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_dfadd_Rdd32 & F2_dfadd_Rss32 & F2_dfadd_Rtt32 unimpl

:F2_dfsub F2_dfsub_Rdd32 F2_dfsub_Rss32 F2_dfsub_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_dfsub_Rdd32 & F2_dfsub_Rss32 & F2_dfsub_Rtt32 unimpl

:F2_dfmax F2_dfmax_Rdd32 F2_dfmax_Rss32 F2_dfmax_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_dfmax_Rdd32 & F2_dfmax_Rss32 & F2_dfmax_Rtt32 unimpl

:F2_dfmin F2_dfmin_Rdd32 F2_dfmin_Rss32 F2_dfmin_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_dfmin_Rdd32 & F2_dfmin_Rss32 & F2_dfmin_Rtt32 unimpl

:F2_dfmpyfix F2_dfmpyfix_Rdd32 F2_dfmpyfix_Rss32 F2_dfmpyfix_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_dfmpyfix_Rdd32 & F2_dfmpyfix_Rss32 & F2_dfmpyfix_Rtt32 unimpl

:F2_dfmpyll F2_dfmpyll_Rdd32 F2_dfmpyll_Rss32 F2_dfmpyll_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_dfmpyll_Rdd32 & F2_dfmpyll_Rss32 & F2_dfmpyll_Rtt32 unimpl

:F2_dfmpylh F2_dfmpylh_Rxx32 F2_dfmpylh_Rss32 F2_dfmpylh_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_dfmpylh_Rxx32 & F2_dfmpylh_Rss32 & F2_dfmpylh_Rtt32 unimpl

:F2_dfmpyhh F2_dfmpyhh_Rxx32 F2_dfmpyhh_Rss32 F2_dfmpyhh_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_dfmpyhh_Rxx32 & F2_dfmpyhh_Rss32 & F2_dfmpyhh_Rtt32 unimpl

:F2_dfcmpeq F2_dfcmpeq_Pd4 F2_dfcmpeq_Rss32 F2_dfcmpeq_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & F2_dfcmpeq_Pd4 & F2_dfcmpeq_Rss32 & F2_dfcmpeq_Rtt32 unimpl

:F2_dfcmpgt F2_dfcmpgt_Pd4 F2_dfcmpgt_Rss32 F2_dfcmpgt_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & F2_dfcmpgt_Pd4 & F2_dfcmpgt_Rss32 & F2_dfcmpgt_Rtt32 unimpl

:F2_dfcmpge F2_dfcmpge_Pd4 F2_dfcmpge_Rss32 F2_dfcmpge_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & F2_dfcmpge_Pd4 & F2_dfcmpge_Rss32 & F2_dfcmpge_Rtt32 unimpl

:F2_dfcmpuo F2_dfcmpuo_Pd4 F2_dfcmpuo_Rss32 F2_dfcmpuo_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & F2_dfcmpuo_Pd4 & F2_dfcmpuo_Rss32 & F2_dfcmpuo_Rtt32 unimpl

:F2_dfclass F2_dfclass_Pd4 F2_dfclass_Rss32 F2_dfclass_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b3 = 0 & b4 = 1 & b10 = 0 & b11 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & F2_dfclass_Pd4 & F2_dfclass_Rss32 & F2_dfclass_u5 unimpl

:F2_dfimm_p F2_dfimm_p_Rdd32 F2_dfimm_p_u10 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & F2_dfimm_p_Rdd32 & F2_dfimm_p_u10 unimpl

:F2_dfimm_n F2_dfimm_n_Rdd32 F2_dfimm_n_u10 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & F2_dfimm_n_Rdd32 & F2_dfimm_n_u10 unimpl

:F2_conv_sf2df F2_conv_sf2df_Rdd32 F2_conv_sf2df_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_sf2df_Rdd32 & F2_conv_sf2df_Rs32 unimpl

:F2_conv_df2sf F2_conv_df2sf_Rd32 F2_conv_df2sf_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_df2sf_Rd32 & F2_conv_df2sf_Rss32 unimpl

:F2_conv_uw2sf F2_conv_uw2sf_Rd32 F2_conv_uw2sf_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_uw2sf_Rd32 & F2_conv_uw2sf_Rs32 unimpl

:F2_conv_uw2df F2_conv_uw2df_Rdd32 F2_conv_uw2df_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_uw2df_Rdd32 & F2_conv_uw2df_Rs32 unimpl

:F2_conv_w2sf F2_conv_w2sf_Rd32 F2_conv_w2sf_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_w2sf_Rd32 & F2_conv_w2sf_Rs32 unimpl

:F2_conv_w2df F2_conv_w2df_Rdd32 F2_conv_w2df_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_w2df_Rdd32 & F2_conv_w2df_Rs32 unimpl

:F2_conv_ud2sf F2_conv_ud2sf_Rd32 F2_conv_ud2sf_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_ud2sf_Rd32 & F2_conv_ud2sf_Rss32 unimpl

:F2_conv_ud2df F2_conv_ud2df_Rdd32 F2_conv_ud2df_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_ud2df_Rdd32 & F2_conv_ud2df_Rss32 unimpl

:F2_conv_d2sf F2_conv_d2sf_Rd32 F2_conv_d2sf_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_d2sf_Rd32 & F2_conv_d2sf_Rss32 unimpl

:F2_conv_d2df F2_conv_d2df_Rdd32 F2_conv_d2df_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_d2df_Rdd32 & F2_conv_d2df_Rss32 unimpl

:F2_conv_sf2uw F2_conv_sf2uw_Rd32 F2_conv_sf2uw_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_sf2uw_Rd32 & F2_conv_sf2uw_Rs32 unimpl

:F2_conv_sf2w F2_conv_sf2w_Rd32 F2_conv_sf2w_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_sf2w_Rd32 & F2_conv_sf2w_Rs32 unimpl

:F2_conv_sf2ud F2_conv_sf2ud_Rdd32 F2_conv_sf2ud_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_sf2ud_Rdd32 & F2_conv_sf2ud_Rs32 unimpl

:F2_conv_sf2d F2_conv_sf2d_Rdd32 F2_conv_sf2d_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_sf2d_Rdd32 & F2_conv_sf2d_Rs32 unimpl

:F2_conv_df2uw F2_conv_df2uw_Rd32 F2_conv_df2uw_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_df2uw_Rd32 & F2_conv_df2uw_Rss32 unimpl

:F2_conv_df2w F2_conv_df2w_Rd32 F2_conv_df2w_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_df2w_Rd32 & F2_conv_df2w_Rss32 unimpl

:F2_conv_df2ud F2_conv_df2ud_Rdd32 F2_conv_df2ud_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_df2ud_Rdd32 & F2_conv_df2ud_Rss32 unimpl

:F2_conv_df2d F2_conv_df2d_Rdd32 F2_conv_df2d_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_df2d_Rdd32 & F2_conv_df2d_Rss32 unimpl

:F2_conv_sf2uw_chop F2_conv_sf2uw_chop_Rd32 F2_conv_sf2uw_chop_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_sf2uw_chop_Rd32 & F2_conv_sf2uw_chop_Rs32 unimpl

:F2_conv_sf2w_chop F2_conv_sf2w_chop_Rd32 F2_conv_sf2w_chop_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_sf2w_chop_Rd32 & F2_conv_sf2w_chop_Rs32 unimpl

:F2_conv_sf2ud_chop F2_conv_sf2ud_chop_Rdd32 F2_conv_sf2ud_chop_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_sf2ud_chop_Rdd32 & F2_conv_sf2ud_chop_Rs32 unimpl

:F2_conv_sf2d_chop F2_conv_sf2d_chop_Rdd32 F2_conv_sf2d_chop_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_sf2d_chop_Rdd32 & F2_conv_sf2d_chop_Rs32 unimpl

:F2_conv_df2uw_chop F2_conv_df2uw_chop_Rd32 F2_conv_df2uw_chop_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_df2uw_chop_Rd32 & F2_conv_df2uw_chop_Rss32 unimpl

:F2_conv_df2w_chop F2_conv_df2w_chop_Rd32 F2_conv_df2w_chop_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_df2w_chop_Rd32 & F2_conv_df2w_chop_Rss32 unimpl

:F2_conv_df2ud_chop F2_conv_df2ud_chop_Rdd32 F2_conv_df2ud_chop_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_df2ud_chop_Rdd32 & F2_conv_df2ud_chop_Rss32 unimpl

:F2_conv_df2d_chop F2_conv_df2d_chop_Rdd32 F2_conv_df2d_chop_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & F2_conv_df2d_chop_Rdd32 & F2_conv_df2d_chop_Rss32 unimpl

:S2_asr_r_r S2_asr_r_r_Rd32 S2_asr_r_r_Rs32 S2_asr_r_r_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_r_Rd32 & S2_asr_r_r_Rs32 & S2_asr_r_r_Rt32 unimpl

:S2_asl_r_r S2_asl_r_r_Rd32 S2_asl_r_r_Rs32 S2_asl_r_r_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_r_Rd32 & S2_asl_r_r_Rs32 & S2_asl_r_r_Rt32 unimpl

:S2_lsr_r_r S2_lsr_r_r_Rd32 S2_lsr_r_r_Rs32 S2_lsr_r_r_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_r_Rd32 & S2_lsr_r_r_Rs32 & S2_lsr_r_r_Rt32 unimpl

:S2_lsl_r_r S2_lsl_r_r_Rd32 S2_lsl_r_r_Rs32 S2_lsl_r_r_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_r_Rd32 & S2_lsl_r_r_Rs32 & S2_lsl_r_r_Rt32 unimpl

:S2_asr_r_p S2_asr_r_p_Rdd32 S2_asr_r_p_Rss32 S2_asr_r_p_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_p_Rdd32 & S2_asr_r_p_Rss32 & S2_asr_r_p_Rt32 unimpl

:S2_asl_r_p S2_asl_r_p_Rdd32 S2_asl_r_p_Rss32 S2_asl_r_p_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_p_Rdd32 & S2_asl_r_p_Rss32 & S2_asl_r_p_Rt32 unimpl

:S2_lsr_r_p S2_lsr_r_p_Rdd32 S2_lsr_r_p_Rss32 S2_lsr_r_p_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_p_Rdd32 & S2_lsr_r_p_Rss32 & S2_lsr_r_p_Rt32 unimpl

:S2_lsl_r_p S2_lsl_r_p_Rdd32 S2_lsl_r_p_Rss32 S2_lsl_r_p_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_p_Rdd32 & S2_lsl_r_p_Rss32 & S2_lsl_r_p_Rt32 unimpl

:S2_asr_r_r_acc S2_asr_r_r_acc_Rx32 S2_asr_r_r_acc_Rs32 S2_asr_r_r_acc_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_r_acc_Rx32 & S2_asr_r_r_acc_Rs32 & S2_asr_r_r_acc_Rt32 unimpl

:S2_asl_r_r_acc S2_asl_r_r_acc_Rx32 S2_asl_r_r_acc_Rs32 S2_asl_r_r_acc_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_r_acc_Rx32 & S2_asl_r_r_acc_Rs32 & S2_asl_r_r_acc_Rt32 unimpl

:S2_lsr_r_r_acc S2_lsr_r_r_acc_Rx32 S2_lsr_r_r_acc_Rs32 S2_lsr_r_r_acc_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_r_acc_Rx32 & S2_lsr_r_r_acc_Rs32 & S2_lsr_r_r_acc_Rt32 unimpl

:S2_lsl_r_r_acc S2_lsl_r_r_acc_Rx32 S2_lsl_r_r_acc_Rs32 S2_lsl_r_r_acc_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_r_acc_Rx32 & S2_lsl_r_r_acc_Rs32 & S2_lsl_r_r_acc_Rt32 unimpl

:S2_asr_r_p_acc S2_asr_r_p_acc_Rxx32 S2_asr_r_p_acc_Rss32 S2_asr_r_p_acc_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_p_acc_Rxx32 & S2_asr_r_p_acc_Rss32 & S2_asr_r_p_acc_Rt32 unimpl

:S2_asl_r_p_acc S2_asl_r_p_acc_Rxx32 S2_asl_r_p_acc_Rss32 S2_asl_r_p_acc_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_p_acc_Rxx32 & S2_asl_r_p_acc_Rss32 & S2_asl_r_p_acc_Rt32 unimpl

:S2_lsr_r_p_acc S2_lsr_r_p_acc_Rxx32 S2_lsr_r_p_acc_Rss32 S2_lsr_r_p_acc_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_p_acc_Rxx32 & S2_lsr_r_p_acc_Rss32 & S2_lsr_r_p_acc_Rt32 unimpl

:S2_lsl_r_p_acc S2_lsl_r_p_acc_Rxx32 S2_lsl_r_p_acc_Rss32 S2_lsl_r_p_acc_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_p_acc_Rxx32 & S2_lsl_r_p_acc_Rss32 & S2_lsl_r_p_acc_Rt32 unimpl

:S2_asr_r_r_nac S2_asr_r_r_nac_Rx32 S2_asr_r_r_nac_Rs32 S2_asr_r_r_nac_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_r_nac_Rx32 & S2_asr_r_r_nac_Rs32 & S2_asr_r_r_nac_Rt32 unimpl

:S2_asl_r_r_nac S2_asl_r_r_nac_Rx32 S2_asl_r_r_nac_Rs32 S2_asl_r_r_nac_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_r_nac_Rx32 & S2_asl_r_r_nac_Rs32 & S2_asl_r_r_nac_Rt32 unimpl

:S2_lsr_r_r_nac S2_lsr_r_r_nac_Rx32 S2_lsr_r_r_nac_Rs32 S2_lsr_r_r_nac_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_r_nac_Rx32 & S2_lsr_r_r_nac_Rs32 & S2_lsr_r_r_nac_Rt32 unimpl

:S2_lsl_r_r_nac S2_lsl_r_r_nac_Rx32 S2_lsl_r_r_nac_Rs32 S2_lsl_r_r_nac_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_r_nac_Rx32 & S2_lsl_r_r_nac_Rs32 & S2_lsl_r_r_nac_Rt32 unimpl

:S2_asr_r_p_nac S2_asr_r_p_nac_Rxx32 S2_asr_r_p_nac_Rss32 S2_asr_r_p_nac_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_p_nac_Rxx32 & S2_asr_r_p_nac_Rss32 & S2_asr_r_p_nac_Rt32 unimpl

:S2_asl_r_p_nac S2_asl_r_p_nac_Rxx32 S2_asl_r_p_nac_Rss32 S2_asl_r_p_nac_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_p_nac_Rxx32 & S2_asl_r_p_nac_Rss32 & S2_asl_r_p_nac_Rt32 unimpl

:S2_lsr_r_p_nac S2_lsr_r_p_nac_Rxx32 S2_lsr_r_p_nac_Rss32 S2_lsr_r_p_nac_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_p_nac_Rxx32 & S2_lsr_r_p_nac_Rss32 & S2_lsr_r_p_nac_Rt32 unimpl

:S2_lsl_r_p_nac S2_lsl_r_p_nac_Rxx32 S2_lsl_r_p_nac_Rss32 S2_lsl_r_p_nac_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_p_nac_Rxx32 & S2_lsl_r_p_nac_Rss32 & S2_lsl_r_p_nac_Rt32 unimpl

:S2_asr_r_r_and S2_asr_r_r_and_Rx32 S2_asr_r_r_and_Rs32 S2_asr_r_r_and_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_r_and_Rx32 & S2_asr_r_r_and_Rs32 & S2_asr_r_r_and_Rt32 unimpl

:S2_asl_r_r_and S2_asl_r_r_and_Rx32 S2_asl_r_r_and_Rs32 S2_asl_r_r_and_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_r_and_Rx32 & S2_asl_r_r_and_Rs32 & S2_asl_r_r_and_Rt32 unimpl

:S2_lsr_r_r_and S2_lsr_r_r_and_Rx32 S2_lsr_r_r_and_Rs32 S2_lsr_r_r_and_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_r_and_Rx32 & S2_lsr_r_r_and_Rs32 & S2_lsr_r_r_and_Rt32 unimpl

:S2_lsl_r_r_and S2_lsl_r_r_and_Rx32 S2_lsl_r_r_and_Rs32 S2_lsl_r_r_and_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_r_and_Rx32 & S2_lsl_r_r_and_Rs32 & S2_lsl_r_r_and_Rt32 unimpl

:S2_asr_r_r_or S2_asr_r_r_or_Rx32 S2_asr_r_r_or_Rs32 S2_asr_r_r_or_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_r_or_Rx32 & S2_asr_r_r_or_Rs32 & S2_asr_r_r_or_Rt32 unimpl

:S2_asl_r_r_or S2_asl_r_r_or_Rx32 S2_asl_r_r_or_Rs32 S2_asl_r_r_or_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_r_or_Rx32 & S2_asl_r_r_or_Rs32 & S2_asl_r_r_or_Rt32 unimpl

:S2_lsr_r_r_or S2_lsr_r_r_or_Rx32 S2_lsr_r_r_or_Rs32 S2_lsr_r_r_or_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_r_or_Rx32 & S2_lsr_r_r_or_Rs32 & S2_lsr_r_r_or_Rt32 unimpl

:S2_lsl_r_r_or S2_lsl_r_r_or_Rx32 S2_lsl_r_r_or_Rs32 S2_lsl_r_r_or_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_r_or_Rx32 & S2_lsl_r_r_or_Rs32 & S2_lsl_r_r_or_Rt32 unimpl

:S2_asr_r_p_and S2_asr_r_p_and_Rxx32 S2_asr_r_p_and_Rss32 S2_asr_r_p_and_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_p_and_Rxx32 & S2_asr_r_p_and_Rss32 & S2_asr_r_p_and_Rt32 unimpl

:S2_asl_r_p_and S2_asl_r_p_and_Rxx32 S2_asl_r_p_and_Rss32 S2_asl_r_p_and_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_p_and_Rxx32 & S2_asl_r_p_and_Rss32 & S2_asl_r_p_and_Rt32 unimpl

:S2_lsr_r_p_and S2_lsr_r_p_and_Rxx32 S2_lsr_r_p_and_Rss32 S2_lsr_r_p_and_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_p_and_Rxx32 & S2_lsr_r_p_and_Rss32 & S2_lsr_r_p_and_Rt32 unimpl

:S2_lsl_r_p_and S2_lsl_r_p_and_Rxx32 S2_lsl_r_p_and_Rss32 S2_lsl_r_p_and_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_p_and_Rxx32 & S2_lsl_r_p_and_Rss32 & S2_lsl_r_p_and_Rt32 unimpl

:S2_asr_r_p_or S2_asr_r_p_or_Rxx32 S2_asr_r_p_or_Rss32 S2_asr_r_p_or_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_p_or_Rxx32 & S2_asr_r_p_or_Rss32 & S2_asr_r_p_or_Rt32 unimpl

:S2_asl_r_p_or S2_asl_r_p_or_Rxx32 S2_asl_r_p_or_Rss32 S2_asl_r_p_or_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_p_or_Rxx32 & S2_asl_r_p_or_Rss32 & S2_asl_r_p_or_Rt32 unimpl

:S2_lsr_r_p_or S2_lsr_r_p_or_Rxx32 S2_lsr_r_p_or_Rss32 S2_lsr_r_p_or_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_p_or_Rxx32 & S2_lsr_r_p_or_Rss32 & S2_lsr_r_p_or_Rt32 unimpl

:S2_lsl_r_p_or S2_lsl_r_p_or_Rxx32 S2_lsl_r_p_or_Rss32 S2_lsl_r_p_or_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_p_or_Rxx32 & S2_lsl_r_p_or_Rss32 & S2_lsl_r_p_or_Rt32 unimpl

:S2_asr_r_p_xor S2_asr_r_p_xor_Rxx32 S2_asr_r_p_xor_Rss32 S2_asr_r_p_xor_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_p_xor_Rxx32 & S2_asr_r_p_xor_Rss32 & S2_asr_r_p_xor_Rt32 unimpl

:S2_asl_r_p_xor S2_asl_r_p_xor_Rxx32 S2_asl_r_p_xor_Rss32 S2_asl_r_p_xor_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_p_xor_Rxx32 & S2_asl_r_p_xor_Rss32 & S2_asl_r_p_xor_Rt32 unimpl

:S2_lsr_r_p_xor S2_lsr_r_p_xor_Rxx32 S2_lsr_r_p_xor_Rss32 S2_lsr_r_p_xor_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_p_xor_Rxx32 & S2_lsr_r_p_xor_Rss32 & S2_lsr_r_p_xor_Rt32 unimpl

:S2_lsl_r_p_xor S2_lsl_r_p_xor_Rxx32 S2_lsl_r_p_xor_Rss32 S2_lsl_r_p_xor_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_p_xor_Rxx32 & S2_lsl_r_p_xor_Rss32 & S2_lsl_r_p_xor_Rt32 unimpl

:S2_asr_r_r_sat S2_asr_r_r_sat_Rd32 S2_asr_r_r_sat_Rs32 S2_asr_r_r_sat_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_r_sat_Rd32 & S2_asr_r_r_sat_Rs32 & S2_asr_r_r_sat_Rt32 unimpl

:S2_asl_r_r_sat S2_asl_r_r_sat_Rd32 S2_asl_r_r_sat_Rs32 S2_asl_r_r_sat_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_r_sat_Rd32 & S2_asl_r_r_sat_Rs32 & S2_asl_r_r_sat_Rt32 unimpl

:S2_asr_i_r S2_asr_i_r_Rd32 S2_asr_i_r_Rs32 S2_asr_i_r_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_r_Rd32 & S2_asr_i_r_Rs32 & S2_asr_i_r_u5 unimpl

:S2_lsr_i_r S2_lsr_i_r_Rd32 S2_lsr_i_r_Rs32 S2_lsr_i_r_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_r_Rd32 & S2_lsr_i_r_Rs32 & S2_lsr_i_r_u5 unimpl

:S2_asl_i_r S2_asl_i_r_Rd32 S2_asl_i_r_Rs32 S2_asl_i_r_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_r_Rd32 & S2_asl_i_r_Rs32 & S2_asl_i_r_u5 unimpl

:S6_rol_i_r S6_rol_i_r_Rd32 S6_rol_i_r_Rs32 S6_rol_i_r_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_r_Rd32 & S6_rol_i_r_Rs32 & S6_rol_i_r_u5 unimpl

:S2_asr_i_p S2_asr_i_p_Rdd32 S2_asr_i_p_Rss32 S2_asr_i_p_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_p_Rdd32 & S2_asr_i_p_Rss32 & S2_asr_i_p_u6 unimpl

:S2_lsr_i_p S2_lsr_i_p_Rdd32 S2_lsr_i_p_Rss32 S2_lsr_i_p_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_p_Rdd32 & S2_lsr_i_p_Rss32 & S2_lsr_i_p_u6 unimpl

:S2_asl_i_p S2_asl_i_p_Rdd32 S2_asl_i_p_Rss32 S2_asl_i_p_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_p_Rdd32 & S2_asl_i_p_Rss32 & S2_asl_i_p_u6 unimpl

:S6_rol_i_p S6_rol_i_p_Rdd32 S6_rol_i_p_Rss32 S6_rol_i_p_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_p_Rdd32 & S6_rol_i_p_Rss32 & S6_rol_i_p_u6 unimpl

:S2_asr_i_r_acc S2_asr_i_r_acc_Rx32 S2_asr_i_r_acc_Rs32 S2_asr_i_r_acc_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_r_acc_Rx32 & S2_asr_i_r_acc_Rs32 & S2_asr_i_r_acc_u5 unimpl

:S2_lsr_i_r_acc S2_lsr_i_r_acc_Rx32 S2_lsr_i_r_acc_Rs32 S2_lsr_i_r_acc_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_r_acc_Rx32 & S2_lsr_i_r_acc_Rs32 & S2_lsr_i_r_acc_u5 unimpl

:S2_asl_i_r_acc S2_asl_i_r_acc_Rx32 S2_asl_i_r_acc_Rs32 S2_asl_i_r_acc_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_r_acc_Rx32 & S2_asl_i_r_acc_Rs32 & S2_asl_i_r_acc_u5 unimpl

:S6_rol_i_r_acc S6_rol_i_r_acc_Rx32 S6_rol_i_r_acc_Rs32 S6_rol_i_r_acc_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_r_acc_Rx32 & S6_rol_i_r_acc_Rs32 & S6_rol_i_r_acc_u5 unimpl

:S2_asr_i_p_acc S2_asr_i_p_acc_Rxx32 S2_asr_i_p_acc_Rss32 S2_asr_i_p_acc_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_p_acc_Rxx32 & S2_asr_i_p_acc_Rss32 & S2_asr_i_p_acc_u6 unimpl

:S2_lsr_i_p_acc S2_lsr_i_p_acc_Rxx32 S2_lsr_i_p_acc_Rss32 S2_lsr_i_p_acc_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_p_acc_Rxx32 & S2_lsr_i_p_acc_Rss32 & S2_lsr_i_p_acc_u6 unimpl

:S2_asl_i_p_acc S2_asl_i_p_acc_Rxx32 S2_asl_i_p_acc_Rss32 S2_asl_i_p_acc_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_p_acc_Rxx32 & S2_asl_i_p_acc_Rss32 & S2_asl_i_p_acc_u6 unimpl

:S6_rol_i_p_acc S6_rol_i_p_acc_Rxx32 S6_rol_i_p_acc_Rss32 S6_rol_i_p_acc_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_p_acc_Rxx32 & S6_rol_i_p_acc_Rss32 & S6_rol_i_p_acc_u6 unimpl

:S2_asr_i_r_nac S2_asr_i_r_nac_Rx32 S2_asr_i_r_nac_Rs32 S2_asr_i_r_nac_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_r_nac_Rx32 & S2_asr_i_r_nac_Rs32 & S2_asr_i_r_nac_u5 unimpl

:S2_lsr_i_r_nac S2_lsr_i_r_nac_Rx32 S2_lsr_i_r_nac_Rs32 S2_lsr_i_r_nac_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_r_nac_Rx32 & S2_lsr_i_r_nac_Rs32 & S2_lsr_i_r_nac_u5 unimpl

:S2_asl_i_r_nac S2_asl_i_r_nac_Rx32 S2_asl_i_r_nac_Rs32 S2_asl_i_r_nac_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_r_nac_Rx32 & S2_asl_i_r_nac_Rs32 & S2_asl_i_r_nac_u5 unimpl

:S6_rol_i_r_nac S6_rol_i_r_nac_Rx32 S6_rol_i_r_nac_Rs32 S6_rol_i_r_nac_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_r_nac_Rx32 & S6_rol_i_r_nac_Rs32 & S6_rol_i_r_nac_u5 unimpl

:S2_asr_i_p_nac S2_asr_i_p_nac_Rxx32 S2_asr_i_p_nac_Rss32 S2_asr_i_p_nac_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_p_nac_Rxx32 & S2_asr_i_p_nac_Rss32 & S2_asr_i_p_nac_u6 unimpl

:S2_lsr_i_p_nac S2_lsr_i_p_nac_Rxx32 S2_lsr_i_p_nac_Rss32 S2_lsr_i_p_nac_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_p_nac_Rxx32 & S2_lsr_i_p_nac_Rss32 & S2_lsr_i_p_nac_u6 unimpl

:S2_asl_i_p_nac S2_asl_i_p_nac_Rxx32 S2_asl_i_p_nac_Rss32 S2_asl_i_p_nac_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_p_nac_Rxx32 & S2_asl_i_p_nac_Rss32 & S2_asl_i_p_nac_u6 unimpl

:S6_rol_i_p_nac S6_rol_i_p_nac_Rxx32 S6_rol_i_p_nac_Rss32 S6_rol_i_p_nac_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_p_nac_Rxx32 & S6_rol_i_p_nac_Rss32 & S6_rol_i_p_nac_u6 unimpl

:S2_lsr_i_r_xacc S2_lsr_i_r_xacc_Rx32 S2_lsr_i_r_xacc_Rs32 S2_lsr_i_r_xacc_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_r_xacc_Rx32 & S2_lsr_i_r_xacc_Rs32 & S2_lsr_i_r_xacc_u5 unimpl

:S2_asl_i_r_xacc S2_asl_i_r_xacc_Rx32 S2_asl_i_r_xacc_Rs32 S2_asl_i_r_xacc_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_r_xacc_Rx32 & S2_asl_i_r_xacc_Rs32 & S2_asl_i_r_xacc_u5 unimpl

:S6_rol_i_r_xacc S6_rol_i_r_xacc_Rx32 S6_rol_i_r_xacc_Rs32 S6_rol_i_r_xacc_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_r_xacc_Rx32 & S6_rol_i_r_xacc_Rs32 & S6_rol_i_r_xacc_u5 unimpl

:S2_lsr_i_p_xacc S2_lsr_i_p_xacc_Rxx32 S2_lsr_i_p_xacc_Rss32 S2_lsr_i_p_xacc_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_p_xacc_Rxx32 & S2_lsr_i_p_xacc_Rss32 & S2_lsr_i_p_xacc_u6 unimpl

:S2_asl_i_p_xacc S2_asl_i_p_xacc_Rxx32 S2_asl_i_p_xacc_Rss32 S2_asl_i_p_xacc_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_p_xacc_Rxx32 & S2_asl_i_p_xacc_Rss32 & S2_asl_i_p_xacc_u6 unimpl

:S6_rol_i_p_xacc S6_rol_i_p_xacc_Rxx32 S6_rol_i_p_xacc_Rss32 S6_rol_i_p_xacc_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_p_xacc_Rxx32 & S6_rol_i_p_xacc_Rss32 & S6_rol_i_p_xacc_u6 unimpl

:S2_asr_i_r_and S2_asr_i_r_and_Rx32 S2_asr_i_r_and_Rs32 S2_asr_i_r_and_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_r_and_Rx32 & S2_asr_i_r_and_Rs32 & S2_asr_i_r_and_u5 unimpl

:S2_lsr_i_r_and S2_lsr_i_r_and_Rx32 S2_lsr_i_r_and_Rs32 S2_lsr_i_r_and_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_r_and_Rx32 & S2_lsr_i_r_and_Rs32 & S2_lsr_i_r_and_u5 unimpl

:S2_asl_i_r_and S2_asl_i_r_and_Rx32 S2_asl_i_r_and_Rs32 S2_asl_i_r_and_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_r_and_Rx32 & S2_asl_i_r_and_Rs32 & S2_asl_i_r_and_u5 unimpl

:S6_rol_i_r_and S6_rol_i_r_and_Rx32 S6_rol_i_r_and_Rs32 S6_rol_i_r_and_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_r_and_Rx32 & S6_rol_i_r_and_Rs32 & S6_rol_i_r_and_u5 unimpl

:S2_asr_i_r_or S2_asr_i_r_or_Rx32 S2_asr_i_r_or_Rs32 S2_asr_i_r_or_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_r_or_Rx32 & S2_asr_i_r_or_Rs32 & S2_asr_i_r_or_u5 unimpl

:S2_lsr_i_r_or S2_lsr_i_r_or_Rx32 S2_lsr_i_r_or_Rs32 S2_lsr_i_r_or_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_r_or_Rx32 & S2_lsr_i_r_or_Rs32 & S2_lsr_i_r_or_u5 unimpl

:S2_asl_i_r_or S2_asl_i_r_or_Rx32 S2_asl_i_r_or_Rs32 S2_asl_i_r_or_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_r_or_Rx32 & S2_asl_i_r_or_Rs32 & S2_asl_i_r_or_u5 unimpl

:S6_rol_i_r_or S6_rol_i_r_or_Rx32 S6_rol_i_r_or_Rs32 S6_rol_i_r_or_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_r_or_Rx32 & S6_rol_i_r_or_Rs32 & S6_rol_i_r_or_u5 unimpl

:S2_asr_i_p_and S2_asr_i_p_and_Rxx32 S2_asr_i_p_and_Rss32 S2_asr_i_p_and_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_p_and_Rxx32 & S2_asr_i_p_and_Rss32 & S2_asr_i_p_and_u6 unimpl

:S2_lsr_i_p_and S2_lsr_i_p_and_Rxx32 S2_lsr_i_p_and_Rss32 S2_lsr_i_p_and_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_p_and_Rxx32 & S2_lsr_i_p_and_Rss32 & S2_lsr_i_p_and_u6 unimpl

:S2_asl_i_p_and S2_asl_i_p_and_Rxx32 S2_asl_i_p_and_Rss32 S2_asl_i_p_and_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_p_and_Rxx32 & S2_asl_i_p_and_Rss32 & S2_asl_i_p_and_u6 unimpl

:S6_rol_i_p_and S6_rol_i_p_and_Rxx32 S6_rol_i_p_and_Rss32 S6_rol_i_p_and_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_p_and_Rxx32 & S6_rol_i_p_and_Rss32 & S6_rol_i_p_and_u6 unimpl

:S2_asr_i_p_or S2_asr_i_p_or_Rxx32 S2_asr_i_p_or_Rss32 S2_asr_i_p_or_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_p_or_Rxx32 & S2_asr_i_p_or_Rss32 & S2_asr_i_p_or_u6 unimpl

:S2_lsr_i_p_or S2_lsr_i_p_or_Rxx32 S2_lsr_i_p_or_Rss32 S2_lsr_i_p_or_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_p_or_Rxx32 & S2_lsr_i_p_or_Rss32 & S2_lsr_i_p_or_u6 unimpl

:S2_asl_i_p_or S2_asl_i_p_or_Rxx32 S2_asl_i_p_or_Rss32 S2_asl_i_p_or_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_p_or_Rxx32 & S2_asl_i_p_or_Rss32 & S2_asl_i_p_or_u6 unimpl

:S6_rol_i_p_or S6_rol_i_p_or_Rxx32 S6_rol_i_p_or_Rss32 S6_rol_i_p_or_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_p_or_Rxx32 & S6_rol_i_p_or_Rss32 & S6_rol_i_p_or_u6 unimpl

:S2_asl_i_r_sat S2_asl_i_r_sat_Rd32 S2_asl_i_r_sat_Rs32 S2_asl_i_r_sat_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_r_sat_Rd32 & S2_asl_i_r_sat_Rs32 & S2_asl_i_r_sat_u5 unimpl

:S2_asr_i_r_rnd S2_asr_i_r_rnd_Rd32 S2_asr_i_r_rnd_Rs32 S2_asr_i_r_rnd_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_r_rnd_Rd32 & S2_asr_i_r_rnd_Rs32 & S2_asr_i_r_rnd_u5 unimpl

:S2_asr_i_p_rnd S2_asr_i_p_rnd_Rdd32 S2_asr_i_p_rnd_Rss32 S2_asr_i_p_rnd_u6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_p_rnd_Rdd32 & S2_asr_i_p_rnd_Rss32 & S2_asr_i_p_rnd_u6 unimpl

:S4_lsli S4_lsli_Rd32 S4_lsli_Rt32 S4_lsli_s6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S4_lsli_Rd32 & S4_lsli_Rt32 & S4_lsli_s6 unimpl

:S2_addasl_rrri S2_addasl_rrri_Rd32 S2_addasl_rrri_Rt32 S2_addasl_rrri_Rs32 S2_addasl_rrri_u3 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_addasl_rrri_Rd32 & S2_addasl_rrri_Rt32 & S2_addasl_rrri_Rs32 & S2_addasl_rrri_u3 unimpl

:S4_andi_asl_ri S4_andi_asl_ri_Rx32 S4_andi_asl_ri_u8 S4_andi_asl_ri_U5 is Parse != 0b00 & subinsn = 0 & b1 = 0 & b2 = 0 & b4 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_andi_asl_ri_Rx32 & S4_andi_asl_ri_u8 & S4_andi_asl_ri_U5 unimpl

:S4_ori_asl_ri S4_ori_asl_ri_Rx32 S4_ori_asl_ri_u8 S4_ori_asl_ri_U5 is Parse != 0b00 & subinsn = 0 & b1 = 1 & b2 = 0 & b4 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_ori_asl_ri_Rx32 & S4_ori_asl_ri_u8 & S4_ori_asl_ri_U5 unimpl

:S4_addi_asl_ri S4_addi_asl_ri_Rx32 S4_addi_asl_ri_u8 S4_addi_asl_ri_U5 is Parse != 0b00 & subinsn = 0 & b1 = 0 & b2 = 1 & b4 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_addi_asl_ri_Rx32 & S4_addi_asl_ri_u8 & S4_addi_asl_ri_U5 unimpl

:S4_subi_asl_ri S4_subi_asl_ri_Rx32 S4_subi_asl_ri_u8 S4_subi_asl_ri_U5 is Parse != 0b00 & subinsn = 0 & b1 = 1 & b2 = 1 & b4 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_subi_asl_ri_Rx32 & S4_subi_asl_ri_u8 & S4_subi_asl_ri_U5 unimpl

:S4_andi_lsr_ri S4_andi_lsr_ri_Rx32 S4_andi_lsr_ri_u8 S4_andi_lsr_ri_U5 is Parse != 0b00 & subinsn = 0 & b1 = 0 & b2 = 0 & b4 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_andi_lsr_ri_Rx32 & S4_andi_lsr_ri_u8 & S4_andi_lsr_ri_U5 unimpl

:S4_ori_lsr_ri S4_ori_lsr_ri_Rx32 S4_ori_lsr_ri_u8 S4_ori_lsr_ri_U5 is Parse != 0b00 & subinsn = 0 & b1 = 1 & b2 = 0 & b4 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_ori_lsr_ri_Rx32 & S4_ori_lsr_ri_u8 & S4_ori_lsr_ri_U5 unimpl

:S4_addi_lsr_ri S4_addi_lsr_ri_Rx32 S4_addi_lsr_ri_u8 S4_addi_lsr_ri_U5 is Parse != 0b00 & subinsn = 0 & b1 = 0 & b2 = 1 & b4 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_addi_lsr_ri_Rx32 & S4_addi_lsr_ri_u8 & S4_addi_lsr_ri_U5 unimpl

:S4_subi_lsr_ri S4_subi_lsr_ri_Rx32 S4_subi_lsr_ri_u8 S4_subi_lsr_ri_U5 is Parse != 0b00 & subinsn = 0 & b1 = 1 & b2 = 1 & b4 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_subi_lsr_ri_Rx32 & S4_subi_lsr_ri_u8 & S4_subi_lsr_ri_U5 unimpl

:S2_valignib S2_valignib_Rdd32 S2_valignib_Rtt32 S2_valignib_Rss32 S2_valignib_u3 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_valignib_Rdd32 & S2_valignib_Rtt32 & S2_valignib_Rss32 & S2_valignib_u3 unimpl

:S2_valignrb S2_valignrb_Rdd32 S2_valignrb_Rtt32 S2_valignrb_Rss32 S2_valignrb_Pu4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_valignrb_Rdd32 & S2_valignrb_Rtt32 & S2_valignrb_Rss32 & S2_valignrb_Pu4 unimpl

:S2_vspliceib S2_vspliceib_Rdd32 S2_vspliceib_Rss32 S2_vspliceib_Rtt32 S2_vspliceib_u3 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_vspliceib_Rdd32 & S2_vspliceib_Rss32 & S2_vspliceib_Rtt32 & S2_vspliceib_u3 unimpl

:S2_vsplicerb S2_vsplicerb_Rdd32 S2_vsplicerb_Rss32 S2_vsplicerb_Rtt32 S2_vsplicerb_Pu4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_vsplicerb_Rdd32 & S2_vsplicerb_Rss32 & S2_vsplicerb_Rtt32 & S2_vsplicerb_Pu4 unimpl

:S2_vsplatrh S2_vsplatrh_Rdd32 S2_vsplatrh_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_vsplatrh_Rdd32 & S2_vsplatrh_Rs32 unimpl

:S2_vsplatrb S2_vsplatrb_Rd32 S2_vsplatrb_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_vsplatrb_Rd32 & S2_vsplatrb_Rs32 unimpl

:S6_vsplatrbp S6_vsplatrbp_Rdd32 S6_vsplatrbp_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_vsplatrbp_Rdd32 & S6_vsplatrbp_Rs32 unimpl

:S2_insert S2_insert_Rx32 S2_insert_Rs32 S2_insert_u5 S2_insert_U5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_insert_Rx32 & S2_insert_Rs32 & S2_insert_u5 & S2_insert_U5 unimpl

:S2_tableidxb S2_tableidxb_Rx32 S2_tableidxb_Rs32 S2_tableidxb_u4 S2_tableidxb_S6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_tableidxb_Rx32 & S2_tableidxb_Rs32 & S2_tableidxb_u4 & S2_tableidxb_S6 unimpl

:S2_tableidxh S2_tableidxh_Rx32 S2_tableidxh_Rs32 S2_tableidxh_u4 S2_tableidxh_S6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_tableidxh_Rx32 & S2_tableidxh_Rs32 & S2_tableidxh_u4 & S2_tableidxh_S6 unimpl

:S2_tableidxw S2_tableidxw_Rx32 S2_tableidxw_Rs32 S2_tableidxw_u4 S2_tableidxw_S6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_tableidxw_Rx32 & S2_tableidxw_Rs32 & S2_tableidxw_u4 & S2_tableidxw_S6 unimpl

:S2_tableidxd S2_tableidxd_Rx32 S2_tableidxd_Rs32 S2_tableidxd_u4 S2_tableidxd_S6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_tableidxd_Rx32 & S2_tableidxd_Rs32 & S2_tableidxd_u4 & S2_tableidxd_S6 unimpl

:A4_bitspliti A4_bitspliti_Rdd32 A4_bitspliti_Rs32 A4_bitspliti_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A4_bitspliti_Rdd32 & A4_bitspliti_Rs32 & A4_bitspliti_u5 unimpl

:A4_bitsplit A4_bitsplit_Rdd32 A4_bitsplit_Rs32 A4_bitsplit_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A4_bitsplit_Rdd32 & A4_bitsplit_Rs32 & A4_bitsplit_Rt32 unimpl

:S4_extract S4_extract_Rd32 S4_extract_Rs32 S4_extract_u5 S4_extract_U5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S4_extract_Rd32 & S4_extract_Rs32 & S4_extract_u5 & S4_extract_U5 unimpl

:S2_extractu S2_extractu_Rd32 S2_extractu_Rs32 S2_extractu_u5 S2_extractu_U5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_extractu_Rd32 & S2_extractu_Rs32 & S2_extractu_u5 & S2_extractu_U5 unimpl

:S2_insertp S2_insertp_Rxx32 S2_insertp_Rss32 S2_insertp_u6 S2_insertp_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_insertp_Rxx32 & S2_insertp_Rss32 & S2_insertp_u6 & S2_insertp_U6 unimpl

:S4_extractp S4_extractp_Rdd32 S4_extractp_Rss32 S4_extractp_u6 S4_extractp_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S4_extractp_Rdd32 & S4_extractp_Rss32 & S4_extractp_u6 & S4_extractp_U6 unimpl

:S2_extractup S2_extractup_Rdd32 S2_extractup_Rss32 S2_extractup_u6 S2_extractup_U6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_extractup_Rdd32 & S2_extractup_Rss32 & S2_extractup_u6 & S2_extractup_U6 unimpl

:S2_mask S2_mask_Rd32 S2_mask_u5 S2_mask_U5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_mask_Rd32 & S2_mask_u5 & S2_mask_U5 unimpl

:S2_insert_rp S2_insert_rp_Rx32 S2_insert_rp_Rs32 S2_insert_rp_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_insert_rp_Rx32 & S2_insert_rp_Rs32 & S2_insert_rp_Rtt32 unimpl

:S4_extract_rp S4_extract_rp_Rd32 S4_extract_rp_Rs32 S4_extract_rp_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S4_extract_rp_Rd32 & S4_extract_rp_Rs32 & S4_extract_rp_Rtt32 unimpl

:S2_extractu_rp S2_extractu_rp_Rd32 S2_extractu_rp_Rs32 S2_extractu_rp_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_extractu_rp_Rd32 & S2_extractu_rp_Rs32 & S2_extractu_rp_Rtt32 unimpl

:S2_insertp_rp S2_insertp_rp_Rxx32 S2_insertp_rp_Rss32 S2_insertp_rp_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_insertp_rp_Rxx32 & S2_insertp_rp_Rss32 & S2_insertp_rp_Rtt32 unimpl

:S4_extractp_rp S4_extractp_rp_Rdd32 S4_extractp_rp_Rss32 S4_extractp_rp_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S4_extractp_rp_Rdd32 & S4_extractp_rp_Rss32 & S4_extractp_rp_Rtt32 unimpl

:S2_extractup_rp S2_extractup_rp_Rdd32 S2_extractup_rp_Rss32 S2_extractup_rp_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_extractup_rp_Rdd32 & S2_extractup_rp_Rss32 & S2_extractup_rp_Rtt32 unimpl

:S2_tstbit_i S2_tstbit_i_Pd4 S2_tstbit_i_Rs32 S2_tstbit_i_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_tstbit_i_Pd4 & S2_tstbit_i_Rs32 & S2_tstbit_i_u5 unimpl

:S4_ntstbit_i S4_ntstbit_i_Pd4 S4_ntstbit_i_Rs32 S4_ntstbit_i_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S4_ntstbit_i_Pd4 & S4_ntstbit_i_Rs32 & S4_ntstbit_i_u5 unimpl

:S2_setbit_i S2_setbit_i_Rd32 S2_setbit_i_Rs32 S2_setbit_i_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_setbit_i_Rd32 & S2_setbit_i_Rs32 & S2_setbit_i_u5 unimpl

:S2_togglebit_i S2_togglebit_i_Rd32 S2_togglebit_i_Rs32 S2_togglebit_i_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_togglebit_i_Rd32 & S2_togglebit_i_Rs32 & S2_togglebit_i_u5 unimpl

:S2_clrbit_i S2_clrbit_i_Rd32 S2_clrbit_i_Rs32 S2_clrbit_i_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_clrbit_i_Rd32 & S2_clrbit_i_Rs32 & S2_clrbit_i_u5 unimpl

:S2_tstbit_r S2_tstbit_r_Pd4 S2_tstbit_r_Rs32 S2_tstbit_r_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_tstbit_r_Pd4 & S2_tstbit_r_Rs32 & S2_tstbit_r_Rt32 unimpl

:S4_ntstbit_r S4_ntstbit_r_Pd4 S4_ntstbit_r_Rs32 S4_ntstbit_r_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S4_ntstbit_r_Pd4 & S4_ntstbit_r_Rs32 & S4_ntstbit_r_Rt32 unimpl

:S2_setbit_r S2_setbit_r_Rd32 S2_setbit_r_Rs32 S2_setbit_r_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_setbit_r_Rd32 & S2_setbit_r_Rs32 & S2_setbit_r_Rt32 unimpl

:S2_togglebit_r S2_togglebit_r_Rd32 S2_togglebit_r_Rs32 S2_togglebit_r_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_togglebit_r_Rd32 & S2_togglebit_r_Rs32 & S2_togglebit_r_Rt32 unimpl

:S2_clrbit_r S2_clrbit_r_Rd32 S2_clrbit_r_Rs32 S2_clrbit_r_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_clrbit_r_Rd32 & S2_clrbit_r_Rs32 & S2_clrbit_r_Rt32 unimpl

:S2_asr_i_vh S2_asr_i_vh_Rdd32 S2_asr_i_vh_Rss32 S2_asr_i_vh_u4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_vh_Rdd32 & S2_asr_i_vh_Rss32 & S2_asr_i_vh_u4 unimpl

:S2_lsr_i_vh S2_lsr_i_vh_Rdd32 S2_lsr_i_vh_Rss32 S2_lsr_i_vh_u4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_vh_Rdd32 & S2_lsr_i_vh_Rss32 & S2_lsr_i_vh_u4 unimpl

:S2_asl_i_vh S2_asl_i_vh_Rdd32 S2_asl_i_vh_Rss32 S2_asl_i_vh_u4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_vh_Rdd32 & S2_asl_i_vh_Rss32 & S2_asl_i_vh_u4 unimpl

:S2_asr_r_vh S2_asr_r_vh_Rdd32 S2_asr_r_vh_Rss32 S2_asr_r_vh_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_vh_Rdd32 & S2_asr_r_vh_Rss32 & S2_asr_r_vh_Rt32 unimpl

:S5_asrhub_rnd_sat S5_asrhub_rnd_sat_Rd32 S5_asrhub_rnd_sat_Rss32 S5_asrhub_rnd_sat_u4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S5_asrhub_rnd_sat_Rd32 & S5_asrhub_rnd_sat_Rss32 & S5_asrhub_rnd_sat_u4 unimpl

:S5_asrhub_sat S5_asrhub_sat_Rd32 S5_asrhub_sat_Rss32 S5_asrhub_sat_u4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S5_asrhub_sat_Rd32 & S5_asrhub_sat_Rss32 & S5_asrhub_sat_u4 unimpl

:S5_vasrhrnd S5_vasrhrnd_Rdd32 S5_vasrhrnd_Rss32 S5_vasrhrnd_u4 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S5_vasrhrnd_Rdd32 & S5_vasrhrnd_Rss32 & S5_vasrhrnd_u4 unimpl

:S2_asl_r_vh S2_asl_r_vh_Rdd32 S2_asl_r_vh_Rss32 S2_asl_r_vh_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_vh_Rdd32 & S2_asl_r_vh_Rss32 & S2_asl_r_vh_Rt32 unimpl

:S2_lsr_r_vh S2_lsr_r_vh_Rdd32 S2_lsr_r_vh_Rss32 S2_lsr_r_vh_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_vh_Rdd32 & S2_lsr_r_vh_Rss32 & S2_lsr_r_vh_Rt32 unimpl

:S2_lsl_r_vh S2_lsl_r_vh_Rdd32 S2_lsl_r_vh_Rss32 S2_lsl_r_vh_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_vh_Rdd32 & S2_lsl_r_vh_Rss32 & S2_lsl_r_vh_Rt32 unimpl

:S2_asr_i_vw S2_asr_i_vw_Rdd32 S2_asr_i_vw_Rss32 S2_asr_i_vw_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_vw_Rdd32 & S2_asr_i_vw_Rss32 & S2_asr_i_vw_u5 unimpl

:S2_asr_i_svw_trun S2_asr_i_svw_trun_Rd32 S2_asr_i_svw_trun_Rss32 S2_asr_i_svw_trun_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_svw_trun_Rd32 & S2_asr_i_svw_trun_Rss32 & S2_asr_i_svw_trun_u5 unimpl

:S2_asr_r_svw_trun S2_asr_r_svw_trun_Rd32 S2_asr_r_svw_trun_Rss32 S2_asr_r_svw_trun_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_svw_trun_Rd32 & S2_asr_r_svw_trun_Rss32 & S2_asr_r_svw_trun_Rt32 unimpl

:S2_lsr_i_vw S2_lsr_i_vw_Rdd32 S2_lsr_i_vw_Rss32 S2_lsr_i_vw_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_vw_Rdd32 & S2_lsr_i_vw_Rss32 & S2_lsr_i_vw_u5 unimpl

:S2_asl_i_vw S2_asl_i_vw_Rdd32 S2_asl_i_vw_Rss32 S2_asl_i_vw_u5 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_vw_Rdd32 & S2_asl_i_vw_Rss32 & S2_asl_i_vw_u5 unimpl

:S2_asr_r_vw S2_asr_r_vw_Rdd32 S2_asr_r_vw_Rss32 S2_asr_r_vw_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_vw_Rdd32 & S2_asr_r_vw_Rss32 & S2_asr_r_vw_Rt32 unimpl

:S2_asl_r_vw S2_asl_r_vw_Rdd32 S2_asl_r_vw_Rss32 S2_asl_r_vw_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_vw_Rdd32 & S2_asl_r_vw_Rss32 & S2_asl_r_vw_Rt32 unimpl

:S2_lsr_r_vw S2_lsr_r_vw_Rdd32 S2_lsr_r_vw_Rss32 S2_lsr_r_vw_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_vw_Rdd32 & S2_lsr_r_vw_Rss32 & S2_lsr_r_vw_Rt32 unimpl

:S2_lsl_r_vw S2_lsl_r_vw_Rdd32 S2_lsl_r_vw_Rss32 S2_lsl_r_vw_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_vw_Rdd32 & S2_lsl_r_vw_Rss32 & S2_lsl_r_vw_Rt32 unimpl

:S2_vrndpackwh S2_vrndpackwh_Rd32 S2_vrndpackwh_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_vrndpackwh_Rd32 & S2_vrndpackwh_Rss32 unimpl

:S2_vrndpackwhs S2_vrndpackwhs_Rd32 S2_vrndpackwhs_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_vrndpackwhs_Rd32 & S2_vrndpackwhs_Rss32 unimpl

:S2_vsxtbh S2_vsxtbh_Rdd32 S2_vsxtbh_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_vsxtbh_Rdd32 & S2_vsxtbh_Rs32 unimpl

:S2_vzxtbh S2_vzxtbh_Rdd32 S2_vzxtbh_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_vzxtbh_Rdd32 & S2_vzxtbh_Rs32 unimpl

:S2_vsathub S2_vsathub_Rd32 S2_vsathub_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_vsathub_Rd32 & S2_vsathub_Rss32 unimpl

:S2_svsathub S2_svsathub_Rd32 S2_svsathub_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_svsathub_Rd32 & S2_svsathub_Rs32 unimpl

:S2_svsathb S2_svsathb_Rd32 S2_svsathb_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_svsathb_Rd32 & S2_svsathb_Rs32 unimpl

:S2_vsathb S2_vsathb_Rd32 S2_vsathb_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_vsathb_Rd32 & S2_vsathb_Rss32 unimpl

:S2_vtrunohb S2_vtrunohb_Rd32 S2_vtrunohb_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_vtrunohb_Rd32 & S2_vtrunohb_Rss32 unimpl

:S2_vtrunewh S2_vtrunewh_Rdd32 S2_vtrunewh_Rss32 S2_vtrunewh_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_vtrunewh_Rdd32 & S2_vtrunewh_Rss32 & S2_vtrunewh_Rtt32 unimpl

:S2_vtrunowh S2_vtrunowh_Rdd32 S2_vtrunowh_Rss32 S2_vtrunowh_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_vtrunowh_Rdd32 & S2_vtrunowh_Rss32 & S2_vtrunowh_Rtt32 unimpl

:S2_vtrunehb S2_vtrunehb_Rd32 S2_vtrunehb_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_vtrunehb_Rd32 & S2_vtrunehb_Rss32 unimpl

:S6_vtrunehb_ppp S6_vtrunehb_ppp_Rdd32 S6_vtrunehb_ppp_Rss32 S6_vtrunehb_ppp_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S6_vtrunehb_ppp_Rdd32 & S6_vtrunehb_ppp_Rss32 & S6_vtrunehb_ppp_Rtt32 unimpl

:S6_vtrunohb_ppp S6_vtrunohb_ppp_Rdd32 S6_vtrunohb_ppp_Rss32 S6_vtrunohb_ppp_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S6_vtrunohb_ppp_Rdd32 & S6_vtrunohb_ppp_Rss32 & S6_vtrunohb_ppp_Rtt32 unimpl

:S2_vsxthw S2_vsxthw_Rdd32 S2_vsxthw_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_vsxthw_Rdd32 & S2_vsxthw_Rs32 unimpl

:S2_vzxthw S2_vzxthw_Rdd32 S2_vzxthw_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_vzxthw_Rdd32 & S2_vzxthw_Rs32 unimpl

:S2_vsatwh S2_vsatwh_Rd32 S2_vsatwh_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_vsatwh_Rd32 & S2_vsatwh_Rss32 unimpl

:S2_vsatwuh S2_vsatwuh_Rd32 S2_vsatwuh_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_vsatwuh_Rd32 & S2_vsatwuh_Rss32 unimpl

:S2_packhl S2_packhl_Rdd32 S2_packhl_Rs32 S2_packhl_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & S2_packhl_Rdd32 & S2_packhl_Rs32 & S2_packhl_Rt32 unimpl

:A2_swiz A2_swiz_Rd32 A2_swiz_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A2_swiz_Rd32 & A2_swiz_Rs32 unimpl

:S2_vsathub_nopack S2_vsathub_nopack_Rdd32 S2_vsathub_nopack_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_vsathub_nopack_Rdd32 & S2_vsathub_nopack_Rss32 unimpl

:S2_vsathb_nopack S2_vsathb_nopack_Rdd32 S2_vsathb_nopack_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_vsathb_nopack_Rdd32 & S2_vsathb_nopack_Rss32 unimpl

:S2_vsatwh_nopack S2_vsatwh_nopack_Rdd32 S2_vsatwh_nopack_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_vsatwh_nopack_Rdd32 & S2_vsatwh_nopack_Rss32 unimpl

:S2_vsatwuh_nopack S2_vsatwuh_nopack_Rdd32 S2_vsatwuh_nopack_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_vsatwuh_nopack_Rdd32 & S2_vsatwuh_nopack_Rss32 unimpl

:S2_shuffob S2_shuffob_Rdd32 S2_shuffob_Rtt32 S2_shuffob_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_shuffob_Rdd32 & S2_shuffob_Rtt32 & S2_shuffob_Rss32 unimpl

:S2_shuffeb S2_shuffeb_Rdd32 S2_shuffeb_Rss32 S2_shuffeb_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_shuffeb_Rdd32 & S2_shuffeb_Rss32 & S2_shuffeb_Rtt32 unimpl

:S2_shuffoh S2_shuffoh_Rdd32 S2_shuffoh_Rtt32 S2_shuffoh_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_shuffoh_Rdd32 & S2_shuffoh_Rtt32 & S2_shuffoh_Rss32 unimpl

:S2_shuffeh S2_shuffeh_Rdd32 S2_shuffeh_Rss32 S2_shuffeh_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_shuffeh_Rdd32 & S2_shuffeh_Rss32 & S2_shuffeh_Rtt32 unimpl

:S5_popcountp S5_popcountp_Rd32 S5_popcountp_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S5_popcountp_Rd32 & S5_popcountp_Rss32 unimpl

:S4_parity S4_parity_Rd32 S4_parity_Rs32 S4_parity_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_parity_Rd32 & S4_parity_Rs32 & S4_parity_Rt32 unimpl

:S2_parityp S2_parityp_Rd32 S2_parityp_Rss32 S2_parityp_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S2_parityp_Rd32 & S2_parityp_Rss32 & S2_parityp_Rtt32 unimpl

:S2_lfsp S2_lfsp_Rdd32 S2_lfsp_Rss32 S2_lfsp_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lfsp_Rdd32 & S2_lfsp_Rss32 & S2_lfsp_Rtt32 unimpl

:S2_clbnorm S2_clbnorm_Rd32 S2_clbnorm_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_clbnorm_Rd32 & S2_clbnorm_Rs32 unimpl

:S4_clbaddi S4_clbaddi_Rd32 S4_clbaddi_Rs32 S4_clbaddi_s6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S4_clbaddi_Rd32 & S4_clbaddi_Rs32 & S4_clbaddi_s6 unimpl

:S4_clbpnorm S4_clbpnorm_Rd32 S4_clbpnorm_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S4_clbpnorm_Rd32 & S4_clbpnorm_Rss32 unimpl

:S4_clbpaddi S4_clbpaddi_Rd32 S4_clbpaddi_Rss32 S4_clbpaddi_s6 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S4_clbpaddi_Rd32 & S4_clbpaddi_Rss32 & S4_clbpaddi_s6 unimpl

:S2_cabacdecbin S2_cabacdecbin_Rdd32 S2_cabacdecbin_Rss32 S2_cabacdecbin_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_cabacdecbin_Rdd32 & S2_cabacdecbin_Rss32 & S2_cabacdecbin_Rtt32 unimpl

:S2_clb S2_clb_Rd32 S2_clb_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_clb_Rd32 & S2_clb_Rs32 unimpl

:S2_cl0 S2_cl0_Rd32 S2_cl0_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_cl0_Rd32 & S2_cl0_Rs32 unimpl

:S2_cl1 S2_cl1_Rd32 S2_cl1_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_cl1_Rd32 & S2_cl1_Rs32 unimpl

:S2_clbp S2_clbp_Rd32 S2_clbp_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_clbp_Rd32 & S2_clbp_Rss32 unimpl

:S2_cl0p S2_cl0p_Rd32 S2_cl0p_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_cl0p_Rd32 & S2_cl0p_Rss32 unimpl

:S2_cl1p S2_cl1p_Rd32 S2_cl1p_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_cl1p_Rd32 & S2_cl1p_Rss32 unimpl

:S2_brev S2_brev_Rd32 S2_brev_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_brev_Rd32 & S2_brev_Rs32 unimpl

:S2_brevp S2_brevp_Rdd32 S2_brevp_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_brevp_Rdd32 & S2_brevp_Rss32 unimpl

:S2_ct0 S2_ct0_Rd32 S2_ct0_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_ct0_Rd32 & S2_ct0_Rs32 unimpl

:S2_ct1 S2_ct1_Rd32 S2_ct1_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_ct1_Rd32 & S2_ct1_Rs32 unimpl

:S2_ct0p S2_ct0p_Rd32 S2_ct0p_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_ct0p_Rd32 & S2_ct0p_Rss32 unimpl

:S2_ct1p S2_ct1p_Rd32 S2_ct1p_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_ct1p_Rd32 & S2_ct1p_Rss32 unimpl

:S2_interleave S2_interleave_Rdd32 S2_interleave_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_interleave_Rdd32 & S2_interleave_Rss32 unimpl

:S2_deinterleave S2_deinterleave_Rdd32 S2_deinterleave_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_deinterleave_Rdd32 & S2_deinterleave_Rss32 unimpl

:J2_trap0 J2_trap0_u8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_trap0_u8 unimpl

:J2_trap1 J2_trap1_Rx32 J2_trap1_u8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_trap1_Rx32 & J2_trap1_u8 unimpl

:J2_pause J2_pause_u8 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_pause_u8 unimpl

:J2_rte  is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 unimpl

:Y2_swi Y2_swi_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_swi_Rs32 unimpl

:Y2_cswi Y2_cswi_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_cswi_Rs32 unimpl

:Y2_ciad Y2_ciad_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_ciad_Rs32 unimpl

:Y4_siad Y4_siad_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y4_siad_Rs32 unimpl

:Y2_iassignr Y2_iassignr_Rd32 Y2_iassignr_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_iassignr_Rd32 & Y2_iassignr_Rs32 unimpl

:Y2_iassignw Y2_iassignw_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_iassignw_Rs32 unimpl

:Y2_getimask Y2_getimask_Rd32 Y2_getimask_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_getimask_Rd32 & Y2_getimask_Rs32 unimpl

:Y2_setimask Y2_setimask_Pt4 Y2_setimask_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_setimask_Pt4 & Y2_setimask_Rs32 unimpl

:Y2_tlbw Y2_tlbw_Rss32 Y2_tlbw_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_tlbw_Rss32 & Y2_tlbw_Rt32 unimpl

:Y5_ctlbw Y5_ctlbw_Rd32 Y5_ctlbw_Rss32 Y5_ctlbw_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y5_ctlbw_Rd32 & Y5_ctlbw_Rss32 & Y5_ctlbw_Rt32 unimpl

:Y5_tlboc Y5_tlboc_Rd32 Y5_tlboc_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y5_tlboc_Rd32 & Y5_tlboc_Rss32 unimpl

:Y2_tlbr Y2_tlbr_Rdd32 Y2_tlbr_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_tlbr_Rdd32 & Y2_tlbr_Rs32 unimpl

:Y2_tlbp Y2_tlbp_Rd32 Y2_tlbp_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_tlbp_Rd32 & Y2_tlbp_Rs32 unimpl

:Y5_tlbasidi Y5_tlbasidi_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y5_tlbasidi_Rs32 unimpl

:Y2_tlblock  is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 unimpl

:Y2_tlbunlock  is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 unimpl

:Y2_k0lock  is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 unimpl

:Y2_k0unlock  is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 unimpl

:Y2_crswap0 Y2_crswap0_Rx32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_crswap0_Rx32 unimpl

:Y4_crswap1 Y4_crswap1_Rx32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y4_crswap1_Rx32 unimpl

:Y4_crswap10 Y4_crswap10_Rxx32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b0 = 0 & b1 = 0 & b2 = 0 & b3 = 0 & b4 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y4_crswap10_Rxx32 unimpl

:Y2_tfrscrr Y2_tfrscrr_Rd32 Y2_tfrscrr_Ss128 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_tfrscrr_Rd32 & Y2_tfrscrr_Ss128 unimpl

:Y2_tfrsrcr Y2_tfrsrcr_Sd128 Y2_tfrsrcr_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_tfrsrcr_Sd128 & Y2_tfrsrcr_Rs32 unimpl

:Y4_tfrscpp Y4_tfrscpp_Rdd32 Y4_tfrscpp_Sss128 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y4_tfrscpp_Rdd32 & Y4_tfrscpp_Sss128 unimpl

:Y4_tfrspcp Y4_tfrspcp_Sdd128 Y4_tfrspcp_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y4_tfrspcp_Sdd128 & Y4_tfrspcp_Rss32 unimpl

:G4_tfrgcrr G4_tfrgcrr_Rd32 G4_tfrgcrr_Gs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & G4_tfrgcrr_Rd32 & G4_tfrgcrr_Gs32 unimpl

:G4_tfrgrcr G4_tfrgrcr_Gd32 G4_tfrgrcr_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & G4_tfrgrcr_Gd32 & G4_tfrgrcr_Rs32 unimpl

:G4_tfrgcpp G4_tfrgcpp_Rdd32 G4_tfrgcpp_Gss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & G4_tfrgcpp_Rdd32 & G4_tfrgcpp_Gss32 unimpl

:G4_tfrgpcp G4_tfrgpcp_Gdd32 G4_tfrgpcp_Rss32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & G4_tfrgpcp_Gdd32 & G4_tfrgpcp_Rss32 unimpl

:Y2_setprio Y2_setprio_Pt4 Y2_setprio_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_setprio_Pt4 & Y2_setprio_Rs32 unimpl

:Y6_diag Y6_diag_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y6_diag_Rs32 unimpl

:Y6_diag0 Y6_diag0_Rss32 Y6_diag0_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y6_diag0_Rss32 & Y6_diag0_Rtt32 unimpl

:Y6_diag1 Y6_diag1_Rss32 Y6_diag1_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y6_diag1_Rss32 & Y6_diag1_Rtt32 unimpl

:Y4_trace Y4_trace_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y4_trace_Rs32 unimpl

:Y2_stop Y2_stop_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_stop_Rs32 unimpl

:Y4_nmi Y4_nmi_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y4_nmi_Rs32 unimpl

:Y2_start Y2_start_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_start_Rs32 unimpl

:Y2_wait Y2_wait_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_wait_Rs32 unimpl

:Y2_resume Y2_resume_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_resume_Rs32 unimpl

:Y2_break  is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 unimpl

:Y2_ictagr Y2_ictagr_Rd32 Y2_ictagr_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & Y2_ictagr_Rd32 & Y2_ictagr_Rs32 unimpl

:Y2_ictagw Y2_ictagw_Rs32 Y2_ictagw_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & Y2_ictagw_Rs32 & Y2_ictagw_Rt32 unimpl

:Y2_icdataw Y2_icdataw_Rs32 Y2_icdataw_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & Y2_icdataw_Rs32 & Y2_icdataw_Rt32 unimpl

:Y2_icdatar Y2_icdatar_Rd32 Y2_icdatar_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & Y2_icdatar_Rd32 & Y2_icdatar_Rs32 unimpl

:Y2_icinva Y2_icinva_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & Y2_icinva_Rs32 unimpl

:Y2_icinvidx Y2_icinvidx_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & Y2_icinvidx_Rs32 unimpl

:Y2_ickill  is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 unimpl

:Y2_isync  is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b0 = 0 & b1 = 1 & b2 = 0 & b3 = 0 & b4 = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b8 = 0 & b9 = 0 & b13 = 0 & b16 = 0 & b17 = 0 & b18 = 0 & b19 = 0 & b20 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 unimpl

:Y2_barrier  is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 unimpl

:Y2_syncht  is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 unimpl

:Y2_dcfetchbo Y2_dcfetchbo_Rs32 Y2_dcfetchbo_u11_3 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & Y2_dcfetchbo_Rs32 & Y2_dcfetchbo_u11_3 unimpl

:Y2_dckill  is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 unimpl

:Y2_dczeroa Y2_dczeroa_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y2_dczeroa_Rs32 unimpl

:Y2_dccleana Y2_dccleana_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y2_dccleana_Rs32 unimpl

:Y2_dccleanidx Y2_dccleanidx_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y2_dccleanidx_Rs32 unimpl

:Y2_dccleaninva Y2_dccleaninva_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y2_dccleaninva_Rs32 unimpl

:Y2_dccleaninvidx Y2_dccleaninvidx_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y2_dccleaninvidx_Rs32 unimpl

:Y2_dcinva Y2_dcinva_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y2_dcinva_Rs32 unimpl

:Y2_dcinvidx Y2_dcinvidx_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y2_dcinvidx_Rs32 unimpl

:Y2_dctagr Y2_dctagr_Rd32 Y2_dctagr_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y2_dctagr_Rd32 & Y2_dctagr_Rs32 unimpl

:Y2_dctagw Y2_dctagw_Rs32 Y2_dctagw_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y2_dctagw_Rs32 & Y2_dctagw_Rt32 unimpl

:Y2_l2kill  is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 unimpl

:Y4_l2tagw Y4_l2tagw_Rs32 Y4_l2tagw_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y4_l2tagw_Rs32 & Y4_l2tagw_Rt32 unimpl

:Y4_l2tagr Y4_l2tagr_Rd32 Y4_l2tagr_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y4_l2tagr_Rd32 & Y4_l2tagr_Rs32 unimpl

:Y2_l2cleaninvidx Y2_l2cleaninvidx_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y2_l2cleaninvidx_Rs32 unimpl

:Y5_l2cleanidx Y5_l2cleanidx_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y5_l2cleanidx_Rs32 unimpl

:Y5_l2invidx Y5_l2invidx_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y5_l2invidx_Rs32 unimpl

:Y4_l2fetch Y4_l2fetch_Rs32 Y4_l2fetch_Rt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y4_l2fetch_Rs32 & Y4_l2fetch_Rt32 unimpl

:Y5_l2fetch Y5_l2fetch_Rs32 Y5_l2fetch_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y5_l2fetch_Rs32 & Y5_l2fetch_Rtt32 unimpl

:Y5_l2locka Y5_l2locka_Pd4 Y5_l2locka_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y5_l2locka_Pd4 & Y5_l2locka_Rs32 unimpl

:Y5_l2unlocka Y5_l2unlocka_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y5_l2unlocka_Rs32 unimpl

:Y5_l2gunlock  is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 unimpl

:Y5_l2gclean  is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 unimpl

:Y5_l2gcleaninv  is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 1 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 unimpl

:Y6_l2gcleanpa Y6_l2gcleanpa_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y6_l2gcleanpa_Rtt32 unimpl

:Y6_l2gcleaninvpa Y6_l2gcleaninvpa_Rtt32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & Y6_l2gcleaninvpa_Rtt32 unimpl

:SA1_addi SA1_addi_Rx16 SA1_addi_s7 is subinsn = 1 & a11 = 0 & a12 = 0 & SA1_addi_Rx16 & SA1_addi_s7 unimpl

:SA1_tfr SA1_tfr_Rd16 SA1_tfr_Rs16 is immext = 0xffffffff & subinsn = 1 & a8 = 0 & a9 = 0 & a10 = 0 & a11 = 0 & a12 = 1 & SA1_tfr_Rd16 & SA1_tfr_Rs16 unimpl

:SA1_seti SA1_seti_Rd16 SA1_seti_u6 is subinsn = 1 & a10 = 0 & a11 = 1 & a12 = 0 & SA1_seti_Rd16 & SA1_seti_u6 {
  SA1_seti_Rd16 = SA1_seti_u6;
}

:SA1_setin1 SA1_setin1_Rd16 is immext = 0xffffffff & subinsn = 1 & a6 = 0 & a9 = 1 & a10 = 0 & a11 = 1 & a12 = 1 & SA1_setin1_Rd16 unimpl

:SA1_clrtnew SA1_clrtnew_Rd16 is immext = 0xffffffff & subinsn = 1 & a4 = 0 & a5 = 0 & a6 = 1 & a9 = 1 & a10 = 0 & a11 = 1 & a12 = 1 & SA1_clrtnew_Rd16 unimpl

:SA1_clrfnew SA1_clrfnew_Rd16 is immext = 0xffffffff & subinsn = 1 & a4 = 1 & a5 = 0 & a6 = 1 & a9 = 1 & a10 = 0 & a11 = 1 & a12 = 1 & SA1_clrfnew_Rd16 unimpl

:SA1_clrt SA1_clrt_Rd16 is immext = 0xffffffff & subinsn = 1 & a4 = 0 & a5 = 1 & a6 = 1 & a9 = 1 & a10 = 0 & a11 = 1 & a12 = 1 & SA1_clrt_Rd16 unimpl

:SA1_clrf SA1_clrf_Rd16 is immext = 0xffffffff & subinsn = 1 & a4 = 1 & a5 = 1 & a6 = 1 & a9 = 1 & a10 = 0 & a11 = 1 & a12 = 1 & SA1_clrf_Rd16 unimpl

:SA1_addsp SA1_addsp_Rd16 SA1_addsp_u6_2 is immext = 0xffffffff & subinsn = 1 & a10 = 1 & a11 = 1 & a12 = 0 & SA1_addsp_Rd16 & SA1_addsp_u6_2 unimpl

:SA1_inc SA1_inc_Rd16 SA1_inc_Rs16 is immext = 0xffffffff & subinsn = 1 & a8 = 1 & a9 = 0 & a10 = 0 & a11 = 0 & a12 = 1 & SA1_inc_Rd16 & SA1_inc_Rs16 unimpl

:SA1_dec SA1_dec_Rd16 SA1_dec_Rs16 is immext = 0xffffffff & subinsn = 1 & a8 = 1 & a9 = 1 & a10 = 0 & a11 = 0 & a12 = 1 & SA1_dec_Rd16 & SA1_dec_Rs16 unimpl

:SA1_addrx SA1_addrx_Rx16 SA1_addrx_Rs16 is immext = 0xffffffff & subinsn = 1 & a8 = 0 & a9 = 0 & a10 = 0 & a11 = 1 & a12 = 1 & SA1_addrx_Rx16 & SA1_addrx_Rs16 unimpl

:SA1_zxtb SA1_zxtb_Rd16 SA1_zxtb_Rs16 is immext = 0xffffffff & subinsn = 1 & a8 = 1 & a9 = 1 & a10 = 1 & a11 = 0 & a12 = 1 & SA1_zxtb_Rd16 & SA1_zxtb_Rs16 unimpl

:SA1_and1 SA1_and1_Rd16 SA1_and1_Rs16 is immext = 0xffffffff & subinsn = 1 & a8 = 0 & a9 = 1 & a10 = 0 & a11 = 0 & a12 = 1 & SA1_and1_Rd16 & SA1_and1_Rs16 unimpl

:SA1_sxtb SA1_sxtb_Rd16 SA1_sxtb_Rs16 is immext = 0xffffffff & subinsn = 1 & a8 = 1 & a9 = 0 & a10 = 1 & a11 = 0 & a12 = 1 & SA1_sxtb_Rd16 & SA1_sxtb_Rs16 unimpl

:SA1_zxth SA1_zxth_Rd16 SA1_zxth_Rs16 is immext = 0xffffffff & subinsn = 1 & a8 = 0 & a9 = 1 & a10 = 1 & a11 = 0 & a12 = 1 & SA1_zxth_Rd16 & SA1_zxth_Rs16 unimpl

:SA1_sxth SA1_sxth_Rd16 SA1_sxth_Rs16 is immext = 0xffffffff & subinsn = 1 & a8 = 0 & a9 = 0 & a10 = 1 & a11 = 0 & a12 = 1 & SA1_sxth_Rd16 & SA1_sxth_Rs16 unimpl

:SA1_combinezr SA1_combinezr_Rdd8 SA1_combinezr_Rs16 is immext = 0xffffffff & subinsn = 1 & a3 = 0 & a8 = 1 & a10 = 1 & a11 = 1 & a12 = 1 & SA1_combinezr_Rdd8 & SA1_combinezr_Rs16 unimpl

:SA1_combinerz SA1_combinerz_Rdd8 SA1_combinerz_Rs16 is immext = 0xffffffff & subinsn = 1 & a3 = 1 & a8 = 1 & a10 = 1 & a11 = 1 & a12 = 1 & SA1_combinerz_Rdd8 & SA1_combinerz_Rs16 unimpl

:SA1_combine0i SA1_combine0i_Rdd8 SA1_combine0i_u2 is immext = 0xffffffff & subinsn = 1 & a3 = 0 & a4 = 0 & a8 = 0 & a10 = 1 & a11 = 1 & a12 = 1 & SA1_combine0i_Rdd8 & SA1_combine0i_u2 unimpl

:SA1_combine1i SA1_combine1i_Rdd8 SA1_combine1i_u2 is immext = 0xffffffff & subinsn = 1 & a3 = 1 & a4 = 0 & a8 = 0 & a10 = 1 & a11 = 1 & a12 = 1 & SA1_combine1i_Rdd8 & SA1_combine1i_u2 unimpl

:SA1_combine2i SA1_combine2i_Rdd8 SA1_combine2i_u2 is immext = 0xffffffff & subinsn = 1 & a3 = 0 & a4 = 1 & a8 = 0 & a10 = 1 & a11 = 1 & a12 = 1 & SA1_combine2i_Rdd8 & SA1_combine2i_u2 unimpl

:SA1_combine3i SA1_combine3i_Rdd8 SA1_combine3i_u2 is immext = 0xffffffff & subinsn = 1 & a3 = 1 & a4 = 1 & a8 = 0 & a10 = 1 & a11 = 1 & a12 = 1 & SA1_combine3i_Rdd8 & SA1_combine3i_u2 unimpl

:SA1_cmpeqi SA1_cmpeqi_Rs16 SA1_cmpeqi_u2 is immext = 0xffffffff & subinsn = 1 & a8 = 1 & a9 = 0 & a10 = 0 & a11 = 1 & a12 = 1 & SA1_cmpeqi_Rs16 & SA1_cmpeqi_u2 unimpl

:SL1_loadri_io SL1_loadri_io_Rd16 SL1_loadri_io_Rs16 SL1_loadri_io_u4_2 is immext = 0xffffffff & subinsn = 2 & a12 = 0 & SL1_loadri_io_Rd16 & SL1_loadri_io_Rs16 & SL1_loadri_io_u4_2 unimpl

:SL1_loadrub_io SL1_loadrub_io_Rd16 SL1_loadrub_io_Rs16 SL1_loadrub_io_u4_0 is immext = 0xffffffff & subinsn = 2 & a12 = 1 & SL1_loadrub_io_Rd16 & SL1_loadrub_io_Rs16 & SL1_loadrub_io_u4_0 unimpl

:SL2_loadrh_io SL2_loadrh_io_Rd16 SL2_loadrh_io_Rs16 SL2_loadrh_io_u3_1 is immext = 0xffffffff & subinsn = 3 & a11 = 0 & a12 = 0 & SL2_loadrh_io_Rd16 & SL2_loadrh_io_Rs16 & SL2_loadrh_io_u3_1 unimpl

:SL2_loadruh_io SL2_loadruh_io_Rd16 SL2_loadruh_io_Rs16 SL2_loadruh_io_u3_1 is immext = 0xffffffff & subinsn = 3 & a11 = 1 & a12 = 0 & SL2_loadruh_io_Rd16 & SL2_loadruh_io_Rs16 & SL2_loadruh_io_u3_1 unimpl

:SL2_loadrb_io SL2_loadrb_io_Rd16 SL2_loadrb_io_Rs16 SL2_loadrb_io_u3_0 is immext = 0xffffffff & subinsn = 3 & a11 = 0 & a12 = 1 & SL2_loadrb_io_Rd16 & SL2_loadrb_io_Rs16 & SL2_loadrb_io_u3_0 unimpl

:SL2_loadri_sp SL2_loadri_sp_Rd16 SL2_loadri_sp_u5_2 is immext = 0xffffffff & subinsn = 3 & a9 = 0 & a10 = 1 & a11 = 1 & a12 = 1 & SL2_loadri_sp_Rd16 & SL2_loadri_sp_u5_2 unimpl

:SL2_loadrd_sp SL2_loadrd_sp_Rdd8 SL2_loadrd_sp_u5_3 is immext = 0xffffffff & subinsn = 3 & a8 = 0 & a9 = 1 & a10 = 1 & a11 = 1 & a12 = 1 & SL2_loadrd_sp_Rdd8 & SL2_loadrd_sp_u5_3 unimpl

:SL2_deallocframe  is immext = 0xffffffff & subinsn = 3 & a2 = 0 & a6 = 0 & a7 = 0 & a8 = 1 & a9 = 1 & a10 = 1 & a11 = 1 & a12 = 1 unimpl

:SL2_return  is immext = 0xffffffff & subinsn = 3 & a2 = 0 & a6 = 1 & a7 = 0 & a8 = 1 & a9 = 1 & a10 = 1 & a11 = 1 & a12 = 1 unimpl

:SL2_return_t  is immext = 0xffffffff & subinsn = 3 & a0 = 0 & a1 = 0 & a2 = 1 & a6 = 1 & a7 = 0 & a8 = 1 & a9 = 1 & a10 = 1 & a11 = 1 & a12 = 1 unimpl

:SL2_return_f  is immext = 0xffffffff & subinsn = 3 & a0 = 1 & a1 = 0 & a2 = 1 & a6 = 1 & a7 = 0 & a8 = 1 & a9 = 1 & a10 = 1 & a11 = 1 & a12 = 1 unimpl

:SL2_return_tnew  is immext = 0xffffffff & subinsn = 3 & a0 = 0 & a1 = 1 & a2 = 1 & a6 = 1 & a7 = 0 & a8 = 1 & a9 = 1 & a10 = 1 & a11 = 1 & a12 = 1 unimpl

:SL2_return_fnew  is immext = 0xffffffff & subinsn = 3 & a0 = 1 & a1 = 1 & a2 = 1 & a6 = 1 & a7 = 0 & a8 = 1 & a9 = 1 & a10 = 1 & a11 = 1 & a12 = 1 unimpl

:SL2_jumpr31  is immext = 0xffffffff & subinsn = 3 & a2 = 0 & a6 = 1 & a7 = 1 & a8 = 1 & a9 = 1 & a10 = 1 & a11 = 1 & a12 = 1 {
  return [R31];
}

:SL2_jumpr31_t  is immext = 0xffffffff & subinsn = 3 & a0 = 0 & a1 = 0 & a2 = 1 & a6 = 1 & a7 = 1 & a8 = 1 & a9 = 1 & a10 = 1 & a11 = 1 & a12 = 1 unimpl

:SL2_jumpr31_f  is immext = 0xffffffff & subinsn = 3 & a0 = 1 & a1 = 0 & a2 = 1 & a6 = 1 & a7 = 1 & a8 = 1 & a9 = 1 & a10 = 1 & a11 = 1 & a12 = 1 unimpl

:SL2_jumpr31_tnew  is immext = 0xffffffff & subinsn = 3 & a0 = 0 & a1 = 1 & a2 = 1 & a6 = 1 & a7 = 1 & a8 = 1 & a9 = 1 & a10 = 1 & a11 = 1 & a12 = 1 unimpl

:SL2_jumpr31_fnew  is immext = 0xffffffff & subinsn = 3 & a0 = 1 & a1 = 1 & a2 = 1 & a6 = 1 & a7 = 1 & a8 = 1 & a9 = 1 & a10 = 1 & a11 = 1 & a12 = 1 unimpl

:SS1_storew_io SS1_storew_io_Rs16 SS1_storew_io_Rt16 SS1_storew_io_u4_2 is immext = 0xffffffff & subinsn = 4 & a12 = 0 & SS1_storew_io_Rs16 & SS1_storew_io_Rt16 & SS1_storew_io_u4_2 unimpl

:SS1_storeb_io SS1_storeb_io_Rs16 SS1_storeb_io_Rt16 SS1_storeb_io_u4_0 is immext = 0xffffffff & subinsn = 4 & a12 = 1 & SS1_storeb_io_Rs16 & SS1_storeb_io_Rt16 & SS1_storeb_io_u4_0 unimpl

:SS2_storeh_io SS2_storeh_io_Rs16 SS2_storeh_io_Rt16 SS2_storeh_io_u3_1 is immext = 0xffffffff & subinsn = 5 & a11 = 0 & a12 = 0 & SS2_storeh_io_Rs16 & SS2_storeh_io_Rt16 & SS2_storeh_io_u3_1 unimpl

:SS2_stored_sp SS2_stored_sp_Rtt8 SS2_stored_sp_s6_3 is immext = 0xffffffff & subinsn = 5 & a9 = 1 & a10 = 0 & a11 = 1 & a12 = 0 & SS2_stored_sp_Rtt8 & SS2_stored_sp_s6_3 unimpl

:SS2_storew_sp SS2_storew_sp_Rt16 SS2_storew_sp_u5_2 is immext = 0xffffffff & subinsn = 5 & a9 = 0 & a10 = 0 & a11 = 1 & a12 = 0 & SS2_storew_sp_Rt16 & SS2_storew_sp_u5_2 unimpl

:SS2_storewi0 SS2_storewi0_Rs16 SS2_storewi0_u4_2 is immext = 0xffffffff & subinsn = 5 & a8 = 0 & a9 = 0 & a10 = 0 & a11 = 0 & a12 = 1 & SS2_storewi0_Rs16 & SS2_storewi0_u4_2 unimpl

:SS2_storebi0 SS2_storebi0_Rs16 SS2_storebi0_u4_0 is immext = 0xffffffff & subinsn = 5 & a8 = 0 & a9 = 1 & a10 = 0 & a11 = 0 & a12 = 1 & SS2_storebi0_Rs16 & SS2_storebi0_u4_0 unimpl

:SS2_storewi1 SS2_storewi1_Rs16 SS2_storewi1_u4_2 is immext = 0xffffffff & subinsn = 5 & a8 = 1 & a9 = 0 & a10 = 0 & a11 = 0 & a12 = 1 & SS2_storewi1_Rs16 & SS2_storewi1_u4_2 unimpl

:SS2_storebi1 SS2_storebi1_Rs16 SS2_storebi1_u4_0 is immext = 0xffffffff & subinsn = 5 & a8 = 1 & a9 = 1 & a10 = 0 & a11 = 0 & a12 = 1 & SS2_storebi1_Rs16 & SS2_storebi1_u4_0 unimpl

:SS2_allocframe SS2_allocframe_u5_3 is immext = 0xffffffff & subinsn = 5 & a9 = 0 & a10 = 1 & a11 = 1 & a12 = 1 & SS2_allocframe_u5_3 unimpl

:DUPLEX is subinsn = 0 & Parse = 0b00 unimpl

:A4_ext reloc is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 0 & A4_ext_u26_6_0 & A4_ext_u26_6_1 [ reloc = (((A4_ext_u26_6_0 << 0)) + (A4_ext_u26_6_1 << 14)) << 6; immext = reloc; globalset(inst_next, immext); ] { }

:J2_jumpr J2_jumpr_Rs32 is immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_jumpr_Rs32 & J2_jumpr_Rs32 = 31 { return [ J2_jumpr_Rs32 ]; }

