!
!=
%
&
&&
*
+
-
/
<
<<
<=
==
>
>=
>>
^
^^
as
do
>!
>+
elif
else
end
f32
f64
func
i08
i16
i32
i64
if
inl
ld08
ld16
ld32
ld64
let
loop
mem
>/
ptr
reg
req
ret
>>>
st08
st16
st32
st64
><
sys1
sys2
sys3
sys4
sys5
sys6
u08
u16
u32
u64
|
||
~
