{
  "file_name": "Intel Advanced Vector Extensions, 2015-2016, Support in GNU C Compiler Collection, GNU Tools Cauldron 2014 (Cauldron14_AVX-512_Vector_ISA_Kirill_Yukhin_20140711).pdf",
  "task_id": "fe487b07-2b38-41e4-8c55-97f50a7f47d5",
  "output": {
    "chunks": [
      {
        "segments": [
          {
            "segment_id": "949ef8c1-cda6-4c97-8ea6-09033c6e5f1e",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 1,
            "page_width": 720,
            "page_height": 540,
            "content": "Intel® Advanced Vector Extensions \r\n2015/2016\r\nSupport in GNU Compiler Collection\r\nGNU Tools Cauldron 2014\r\nPresented by Kirill Yukhin of Intel, July 2014\r\n(kirill.yukhin@intel.com)",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/949ef8c1-cda6-4c97-8ea6-09033c6e5f1e.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b673eb20eadb20c4544b482504c3a23ee9e2ba7caca17e8bd4a10e2a5d189395",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "bc5b42c7-13cf-496c-971e-2c598684a229",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 2,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nLegal Disclaimer & Optimization Notice\r\nINFORMATION IN THIS DOCUMENT IS PROVIDED “AS IS”. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR \r\nOTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO \r\nLIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS \r\nINFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, \r\nMERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.\r\nSoftware and workloads used in performance tests may have been optimized for performance only on Intel \r\nmicroprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer \r\nsystems, components, software, operations and functions. Any change to any of those factors may cause the results \r\nto vary. You should consult other information and performance tests to assist you in fully evaluating your \r\ncontemplated purchases, including the performance of that product when combined with other products. \r\nCopyright © 2014, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel \r\nlogo are trademarks of Intel Corporation in the U.S. and other countries.\r\nOptimization Notice\r\nIntel’s compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that \r\nare not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and \r\nother optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on \r\nmicroprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended \r\nfor use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel \r\nmicroprocessors. Please refer to the applicable product User and Reference Guides for more information regarding \r\nthe specific instruction sets covered by this notice.\r\nNotice revision #20110804\r\n2",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/bc5b42c7-13cf-496c-971e-2c598684a229.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ae057799b6867efdf2eef11bd91c83bf9c6fc827e3f423b9e911ac93b090883c",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "471be17f-87b5-4d47-b81e-066838c46a60",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 3,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nNew ISA: What Is Where?\r\nComplex & versatile big cores\r\n•Big focus on latency and single-thread\r\n•State-of-the-art SIMD support: AVX-512 F + CDI + AVX-512 {VL, DQ, BW}\r\n•Best balance of performance for any workload\r\nSmall & efficient cores\r\n•Big focus on throughput and many-threads\r\n•State-of-the-art SIMD support for HPC: AVX-512 F + CDI + ERI + PFI\r\n•Industry performance-per-watt leadership \r\nKNL Xeon Phi\r\nSSE*\r\nAVX\r\nAVX2\r\nAVX-512 F\r\nSkylake Xeon\r\nSSE*\r\nAVX\r\nAVX2\r\nAVX-512 F\r\nAVX-512\r\nVL,BW,DQ\r\nSNB\r\nSSE*\r\nAVX\r\nHSW\r\nSSE*\r\nAVX\r\nAVX2\r\nNHM\r\nSSE*\r\nERI & PFI\r\nCDI\r\nERI & PFI\r\nWill stay exclusive to \r\nthe Xeon Phi line\r\nAVX-512 (Xeon ISA) Public: Here\r\nCDI",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/471be17f-87b5-4d47-b81e-066838c46a60.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=24e89400b96687090d621838782b8a7f2217e672f82bcda01ee7e85518183aa2",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 459
      },
      {
        "segments": [
          {
            "segment_id": "ac2e5eda-193d-43cb-8599-b41e0ff29d21",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 4,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nIntel® Advanced Vector Extensions\r\nRoadmap illustration - subject to change\r\nSince 2001: \r\n128-bit Vectors\r\nAVX 1.0: 2X flops: 256-bit wide floating-point vectors\r\nHalf-float support, Random Numbers\r\nAVX2: FMA (2x peak flops)\r\n256-bit integer SIMD. “Gather” Instructions.\r\nSandy Bridge\r\n(32 nm Tock)\r\nPerformance / core\r\n2010 2011 2012 2013\r\nIvybridge\r\n(22nm Tick)\r\nHaswell\r\n(22 nm Tock)\r\nKnights Landing\r\n/Skylake Xeon\r\n512- bit Vectors\r\n32 registers Goal: 8X peak FLOPs over 4 generations Masking, Broadcast\r\n2015/16",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/ac2e5eda-193d-43cb-8599-b41e0ff29d21.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=8852222989919155436e7ee7a97622d3d83dd0a8bf59e916630708cd7c1c46ac",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "17edb276-6b52-4c05-ac5b-9b4cb9dd53dc",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 5,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nIntroducing AVX-512",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/17edb276-6b52-4c05-ac5b-9b4cb9dd53dc.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=2035e21276f7ebf5681a8dcb584426f3741551532f1dbf89366b29cecebf5cd0",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "27930df0-8e0e-4358-85da-d46d2c73e7e2",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 6,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\n512b AVX-512\r\n64SP / 32 DP \r\n Flops/Cycle (FMA)\r\n256b AVX2\r\n32 SP / 16 DP \r\n Flops/Cycle (FMA)\r\nin planning, subject to change\r\nAVX-512\r\n512-bit FP/Integer\r\n32 registers\r\n8 mask registers\r\nEmbedded rounding \r\nEmbedded broadcast\r\nScalar/SSE/AVX “promotions”\r\nHPC additions\r\nTranscendental support\r\nGather/Scatter\r\nAVX AVX2\r\n256-bit basic FP\r\n16 registers\r\nNDS (and AVX128)\r\nImproved blend\r\nMASKMOV\r\nImplicit unaligned\r\nFloat16 (IVB 2012)\r\n256-bit FP FMA\r\n256-bit integer\r\nPERMD\r\nGather\r\nSNB \r\n2011 \r\nHSW \r\n2013 \r\nFuture Processors (KNL & SKX) \r\nIntel® AVX Technology\r\n256b AVX1\r\n16 SP / 8 DP\r\n Flops/Cycle",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/27930df0-8e0e-4358-85da-d46d2c73e7e2.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e96617e3d4ce1df94b8281c4d7c8abefcbbad7debe243b2b5bd41a985c818447",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "d1027aed-3b8e-42c6-a84a-1b68390b2330",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 7,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nAVX-512 Mask Registers\r\n8 Mask registers of size 64-bits\r\n k1-k7 can be used for predication \r\n k0 can be used as a destination or source for mask \r\nmanipulation operations\r\n4 different mask granularities.\r\nFor instance, at 512b:\r\n Packed Integer Byte use mask bits [63:0]\r\n VPADDB zmm1 {k1}, zmm2, zmm3\r\n Packed Integer Word use mask bits [31:0]\r\n VPADDW zmm1 {k1}, zmm2, zmm3\r\n Packed IEEE FP32 and Integer Dword use mask bits \r\n[15:0]\r\n VADDPS zmm1 {k1}, zmm2, zmm3\r\n Packed IEEE FP64 and Integer Qword use mask bits \r\n[7:0]\r\n VADDPD zmm1 {k1}, zmm2, zmm3\r\nzmm1 a7 a6 a5 a4 a3 a2 a1 a0\r\nzmm2 b7 b6 b5 b4 b3 b2 b1 b0\r\nzmm3\r\nk1\r\nzmm1 b7+c7 a6 b5+c5b4+c4b3+c3b2+c2 a1 a0\r\n+ + + + + + + +\r\n1 0 1 1 1 1 0 0\r\nc7 c6 c5 c4 c3 c2 c1 c0\r\n128 256 512\r\nByte 16 32 64\r\nWord 8 16 32\r\nDw ord/SP 4 8 16\r\nQw ord/DP 2 4 8\r\nVector Length\r\n \r\nelement \r\nsize \r\nVADDPD zmm1 {k1}, zmm2, zmm3",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/d1027aed-3b8e-42c6-a84a-1b68390b2330.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=1c76414628d89e51fa98eb11b7ba0f3ee072096acdf426169cc8b1ade7327f10",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 430
      },
      {
        "segments": [
          {
            "segment_id": "7ca957c7-58d2-42e2-ac57-9211e5f272a7",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 8,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nAVX-512 Features (II): Masking\r\nVADDPS ZMM0 {k1}, ZMM3, [mem]\r\n Mask bits used to:\r\n1. Suppress individual elements read from \r\nmemory \r\n hence not signaling any memory fault\r\n2. Avoid actual independent operations \r\nwithin an instruction happening \r\n and hence not signaling any FP fault\r\n3. Avoid the individual destination elements \r\nbeing updated,\r\n or alternatively, force them to zero \r\n(zeroing)\r\nfor (I in vector length)\r\n{\r\n if (no_masking or mask[I]) {\r\n dest[I] = OP(src2, src3)\r\n } else {\r\n if (zeroing_masking)\r\n dest[I] = 0\r\n else\r\n // dest[I] is preserved\r\n }\r\n}\r\nCaveat: vector shuffles do not suppress memory fault\r\nExceptions as mask refers to “output” not to “input”",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/7ca957c7-58d2-42e2-ac57-9211e5f272a7.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d8cb78a37e75877c28fdcd40e9e2d53f925abcdf6221287be924bac4c00ec7b8",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "437357c1-cc02-4d1a-93dc-3ba75bd7f4ae",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 9,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nEmbedded Broadcasts\r\nVFMADD231PS zmm1, zmm2, C {1to16}\r\n Scalars from memory are first class citizens\r\n Broadcast one scalar from memory into all \r\nvector elements before operation\r\n Memory fault suppression avoids fetching the \r\nscalar if no mask bit is set to 1\r\nOther “tuples” supported\r\n Memory only touched if at least one consumer \r\nlane needs the data\r\n For instance, when broadcast a tuple of 4 \r\nelements, the semantics check for every \r\nelement being really used\r\n E.g.: element 1 checks for mask bits 1, 5, 9, \r\n13, …\r\nfloat32 A[N], B[N], C;\r\nfor(i=0; i<8; i++)\r\n{\r\n if(A[i]!=0.0) \r\n A[i] = A[i] + C* B[i];\r\n}\r\nVBROADCASTSS zmm1 {k1}, [rax]\r\nVBROADCASTF64X2 zmm2 {k1}, [rax]\r\nVBROADCASTF32X4 zmm3 {k1}, [rax]\r\nVBROADCASTF32X8 zmm4, {k1}, [rax]\r\n…",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/437357c1-cc02-4d1a-93dc-3ba75bd7f4ae.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a5ee6f83a720692216bc9d4e5fcfce2ce2b88034572b1b9f5a6a0ea93c9bccc8",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "a9370ad3-85dd-43f4-be5c-37db95924a64",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 10,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nAVX-512 Features: Embedded Rounding \r\nControl & SAE (Suppress All Exceptions)\r\nEmbedded Rounding Control :\r\n MXCSR.RC can be overridden on all FP instructions\r\n VADDPS ZMM1 {k1}, ZMM2, [mem] {116} {rne-sae}\r\n “Suspend All Exceptions”\r\n Always implied by using embedded RC\r\n NO MXCSR updates / exception reporting for any lane\r\n Changes to RC without SAE via LDMXCSR\r\n Not needed for most common case (truncating FP convert to int)\r\nOnly available for reg-reg mode and 512b operands\r\nMain application:\r\n Saving, modifying and restoring MXCSR is usually slow and cumbersome\r\n Being able to avoid suppressions and set the rounding-mode on a per instruction basis simplifies \r\ndevelopment of high performance math software sequences (math libs)\r\n E.g.: avoid spurious overflow/underflow reporting in intermediate computations\r\n E.g: make sure that RM=rne regardless of the contents of MXCSR",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/a9370ad3-85dd-43f4-be5c-37db95924a64.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=3aa8a04717f9c47e480d01281d088c1132fa2f572702fa4ab22b63fc363cc2f4",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 437
      },
      {
        "segments": [
          {
            "segment_id": "f9c4fdc8-0c2a-4e1d-89de-92734877fece",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 11,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nAVX-512F, CDI, ERI & PRI\r\n Comprehensive vector extension for HPC and enterprise\r\n All the key AVX-512 features: masking, broadcast…\r\n 32-bit and 64-bit integer and floating-point instructions\r\n Promotion of many AVX and AVX2 instructions to AVX-512\r\n Many new instructions added to accelerate HPC workloads\r\nAVX-512 F: 512-bit instructions common between Xeon Phi and Xeon\r\n Allow vectorization of loops with possible address conflict\r\n Will show up on Xeon in SKL or CNL (follow up to SKL)\r\nAVX-512 CDI (Conflict Detection): Available on Xeon Phi first\r\n 28-bit precision RCP, RSQRT and EXP transcendentals\r\n New prefetch instructions: gather/scatter prefetches and PREFETCHWT1 \r\nAVX-512 ERI & PRI: Available on Xeon Phi only\r\nAVX-512 F\r\nCDI\r\nERI & PRI",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/f9c4fdc8-0c2a-4e1d-89de-92734877fece.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=236bdfafc47312a257c9596fdb3e04fca730d4abdd8f9d8296ab100c84b2b047",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "1fe371d5-5789-4b3a-a854-da126aa5e872",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 12,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nAVX-512F Designed for HPC\r\nQuadword integer \r\narithmetic\r\nIncluding \r\ngather/scatter \r\nwith D/Qword \r\nindices\r\nMath support\r\nIEEE division and \r\nsquare root\r\nDP transcendental \r\nprimitives\r\nNew \r\ntranscendental \r\nsupport \r\ninstructions\r\nNew permutation \r\nprimitives\r\nTwo source \r\nshuffles\r\nCompress & \r\nExpand\r\nBit manipulation\r\nVector rotate\r\nUniversal ternary \r\nlogical operation\r\nNew mask \r\ninstructions\r\n• Promotions of many AVX and AVX2 instructions to AVX-512\r\n− 32-bit and 64-bit floating-point instructions from AVX\r\n− Scalar and 512-bit\r\n− 32-bit and 64-bit integer instructions from AVX2\r\n• Many new instructions to speedup HPC workloads",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/1fe371d5-5789-4b3a-a854-da126aa5e872.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=bfe4fc8f829a7aeedb3abf93550102bbf9dd9193c7e1a0cb1f60b7c7079b7160",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "ca0d661c-3082-468a-a22c-bda52f16bab3",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 13,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nAVX-512{VL,DQ,BW}:\r\nComplements AVX-512F\r\nVector Length \r\nOrthogonality\r\nAVX-512 features \r\navailable at 128-bit and \r\n256-bit sizes\r\n(XMM and YMM)\r\nInstructions down\u0002promoted to \r\nEVEX.128/EVEX.256\r\nNew HPC \r\ninstructions\r\nMissing 64-bit \r\narithmetic \r\nfunctionality\r\nImproved math \r\nsupport\r\nMissing datatype\r\ndata manipulation \r\n(tuples, maskvec)\r\nByte & word \r\nsupport\r\nPromotion of AVX2 \r\nbyte and word \r\ninstructions\r\nNew byte/word \r\ninstructions \r\nintroduced in\r\nAVX-512 \r\nComplete vector ISA extension shows up in Skylake Xeon \r\n− Main focus on simplifying the task of auto-vectorization for *any* compiler\r\n− Support for all data types: including 8-bit (byte) and 16-bit (word) integers\r\n− Useful for media and other workloads\r\n− Support for all vector lengths\r\n− Some instructions to speedup HPC workloads: closing KNL’s AVX-512 gaps",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/ca0d661c-3082-468a-a22c-bda52f16bab3.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=6196a2abc101af3981e4783525d57b1232a5b079f6221866f39a013abee6db3b",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 383
      },
      {
        "segments": [
          {
            "segment_id": "866038a4-5646-4152-8c04-daad36af712f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 14,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nAVX-512VL: Vector Length Orthogonality\r\nSome algorithms are “natural” at certain element counts\r\n Scalar = 1 element count \r\n float4 = 128-bit \r\n word 4x4 (media) = 256-bit\r\n 32 registers / broadcast / masking cannot be retroactively added to AVX\r\nAuto-vectorization of loops with mixed datatypes\r\n Choose target for number of elements per iteration\r\n 16 Single Precisions is one ZMM register, but…\r\n 16 Words is a half a ZMM register aka YMM\r\nBut… why not just use the mask?\r\n potential mask bookkeeping overhead\r\n potential performance pitfalls now and in the future\r\nSolution: Add vector length support for all AVX-512 packed instructions\r\n Every instruction is supported at 128-bit, 256-bit and 512-bit vector length\r\n Ex: VADDPS xmm1 {k1}{z}, xmm2, xmm3 {1toN}",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/866038a4-5646-4152-8c04-daad36af712f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=1061cc787710c7941fceb698bf0b81059ec67166b6932316453b1a4c0b8e0595",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "a3dded49-66f7-418e-ad57-94910c716378",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 15,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nAVX-512DQ: New HPC ISA (vs AVX512F)\r\nAVX-512 HPC\r\nVBROADCAST{F32X8,F64X2,I32X8,I64X2}\r\nVBROADCAST{I32X2}\r\nVEXTRACT{F32X8,F64X2,I32X8,I64X2}\r\nVINSERT{F32X8,F64X2,I32X8,I64X2}\r\nVCVT{,T}{PS,PD}2{QQ,UQQ}\r\nVCVT{QQ,UQQ}2{PS,PD}\r\nVCVT{,T}{PS,PD}2{QQ,UQQ}\r\nVFPCLASS{PS,PD}\r\nVRANGE{PS,PD}\r\nVREDUCE{PS,PD}\r\nVPMULLQ\r\nK{AND,ANDN,OR,XNOR,XOR,NOT}B\r\nK{MOV,ORTEST,SHIFR,SHIFTL}B \r\nK{ADD,TEST}{B,W}\r\nVPMOV{D2M,Q2M}, VPMOV{M2D,M2Q}\r\n64\r\nExtended Tuple support: \r\n32X8, 64X2, 32X2\r\nInt64  FP conversions \r\nTranscendental package enhancements\r\nINT64 arithmetic support\r\nByte support for mask instructions\r\nExpanded mask functionality",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/a3dded49-66f7-418e-ad57-94910c716378.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=9f22811187c4474500b5394250fad7ceacb75aee7b2d5f61f1fd697208198d22",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "68d33520-8877-4ec8-b24f-0648665f1caf",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 16,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nAVX-512BW: Byte and Word Support\r\nAVX-512BW \r\nVPBROADCAST{B,W}\r\nVPSRLDQ, VPSLLDQ\r\nVP{SRL,SRA,SLL}{V}W\r\nVPMOV{WB,SWB, USWB}\r\nVPTESTM{B,W}\r\nVPMADW\r\nVPABSDIFFW\r\nVDBPSADBW\r\nVPERMW, VPERM{I,T}2W\r\nKADD{D,Q}\r\nVPMOV{B2M,W2M,M2B,M2W}\r\nVPCMP{,EQ,GT}{B,W,UB,UW}\r\nVP{ABS,AVG}{B,W}\r\nVP{ADD,SUB}{,S,US}{B,W}\r\nVPALIGNR\r\nVP{EXTR,INSR}{B,W}\r\nVPMADD{UBSW,WD}\r\nVP{MAX,MIN}{S,U}{B,W}\r\nAVX-512BW \r\nVMOVDQU{8,16}\r\nVPBLENDM{B,W}\r\n{KAND,KANDN}{D,Q}\r\n{KOR,KXNOR,KXOR}{D,Q}\r\nKNOT{D,Q}\r\nKORTEST{D,Q}\r\nKTEST{D,Q}\r\nKSHIFT{L,R}{D,Q}\r\nKUNPACK{WD,DQ}\r\nVPMOV{SX,ZX}BW\r\nVPMUL{HRS,H,L}W\r\nVPSADBW\r\nVPSHUFB, VPSHUF{H,L}W\r\nVP{SRA,SRL,SLL}{,V}{B,W}\r\nVPUNPCK{H,L}{BW,WD}\r\n131\r\nzmm1\r\nzmm2\r\nk1\r\nzmm1\r\na31 a30 a29 a28 a27 a26 a25 a24\r\nb31 b30 b29 b28 b27 b26 b25 b24\r\n|b31| a30 |b29||b28||b27||b26| a25 a24\r\n|| || || || || || || ||\r\n1 0 1 1 1 1 0 0\r\na7 a6 a5 a4 a3 a2 a1 a0\r\nb7 b6 b5 b4 b3 b2 b1 b0\r\na7 a6 |b5| |b4| |b3| |b2| |b1| |b0|\r\n|| || || || || || || ||\r\n0 0 1 1 1 1 1 1\r\n…\r\nVPABSW zmm1 {k1}, zmm2",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/68d33520-8877-4ec8-b24f-0648665f1caf.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0236431cc792329628cfa9ae06ee284ab951e1d9a63b37fbc1dbde627eb98c08",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "2d8d119c-b907-491a-a219-2c8f74663577",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 17,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nEnabling of AVX-512 in GNU toolchain",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/2d8d119c-b907-491a-a219-2c8f74663577.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=144c28507b3488335413c24b5320a914d73210ff45440c130f995d643bd7b8f4",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 401
      },
      {
        "segments": [
          {
            "segment_id": "a532d152-567b-4d10-87b0-cbdfd235c431",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 18,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nKNL support in GNU toolchain overview\r\nSupport in binutils (gas/objdump) available from v2.24\r\nglibc tuning not done so far\r\n memcpy, memset etc.\r\n Use of transcendental instructions from AVX-512ERI\r\nBasic support in GCC available from GCC 4.9.x (see next slides)\r\nEmbedded rounding control autogeneration is not going to be \r\nsupported in GCC\r\n fe[get|set]round () is not acting as FP barrier in GCC\r\nUsage of advanced encoding features supported in back-end \r\nonly\r\n New meta-pattern called `define_subst’ introduced from GCC 4.8.x\r\n Using `subst’ embedded masking, broadcasting and embedded rounding \r\ncontrol were easily described in the backend",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/a532d152-567b-4d10-87b0-cbdfd235c431.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=be182ed78daabc81353622b90b79886ccea8fcd9ac8fb3198c6c2cbe0d41ec38",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "1cccbe1f-dbcd-46e0-9895-3c463af89e2b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 19,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nAVX-512: New Patterns\r\nSpecific new patterns (est.)\r\n# of instructions: 651 (w/ masking: 500, w/ rounding: 114, w/ \r\nmsk and rnd: 100)\r\nTotal\r\n(400 × 2) + (100 × 3) + (14 × 2) + (651 – 514) ≈ 1300\r\n~ 5000 new intrinsics\r\nSolution: introduce `define_subst’ \r\n Generate new pattern from existing\r\nE.g. add masking and rounding",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/1cccbe1f-dbcd-46e0-9895-3c463af89e2b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0c2a640b22e4776f6c256f7260d3354410ae8cc613731bab67fbe8e73078f396",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "32ea5a4d-ff01-43ee-a901-ca020163a313",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 20,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nExample (original pattern)\r\n(define_insn \"*<plusminus_insn><mode>3\"\r\n [(set (match_operand:VF_AVX512 0 \"register_operand\" \"=x,v\")\r\n (plusminus:VF_AVX512 (match_operand:VF_AVX512 1 \"nonimmediate_operand\" \"%0,v\")\r\n (match_operand:VF_AVX512 2 \"nonimmediate_operand\" \"xm,vm\"))",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/32ea5a4d-ff01-43ee-a901-ca020163a313.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e94d4b7a731eb0871b2a05089c002f8e96e9f4de1f810808a0abd8cfcdaa2116",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "d7324168-fca7-4d16-aca3-000fc3574c2f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 21,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nExample (+mask)\r\n(define_insn \"*<plusminus_insn><mode>3_mask\"\r\n [(set (match_operand:VF_AVX512 0 \"register_operand\" \"=x,v\")\r\n (vec_merge:VF_AVX512\r\n (plusminus:VF_AVX512 (match_operand:VF_AVX512 1 \"nonimmediate_operand\" \"%0,v\")\r\n (match_operand:VF_AVX512 2 \"nonimmediate_operand\" \"xm,vm\"))\r\n (match_operand:VF_AVX512 3 \"nonimmediate_or_const0_operand\" \"0C,0C\")\r\n (match_operand:DI 4 \"register_operand\" \"k,k\")\r\n(define_insn \"*<plusminus_insn><mode>3\"\r\n [(set (match_operand:VF_AVX512 0 \"register_operand\" \"=x,v\")\r\n (plusminus:VF_AVX512 (match_operand:VF_AVX512 1 \"nonimmediate_operand\" \"%0,v\")\r\n (match_operand:VF_AVX512 2 \"nonimmediate_operand\" \"xm,vm\"))",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/d7324168-fca7-4d16-aca3-000fc3574c2f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=7dbf72c0bb29de2d58b4fe313929a605ad19e9d016cdd8e9ff6058ec1b85ad7a",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "d7bd1df1-d4a5-4c91-963a-78160106aa04",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 22,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nExample(+rounding)\r\n(define_insn \"*<plusminus_insn><mode>3_round\"\r\n [(parallel [(set (match_operand:VF_AVX512 0 \"register_operand\" \"=x,x\")\r\n (plusminus:VF_AVX512 (match_operand:VF_AVX512 1 \"nonimmediate_operand\" \"%0,v\")\r\n (match_operand:VF_AVX512 2 \"nonimmediate_operand\" \"xm,vm\"))\r\n (match_operand:SI 3 \"const_4_to_8_operand\" \"n,n\")\r\n(define_insn \"*<plusminus_insn><mode>3_mask\"\r\n [(set (match_operand:VF_AVX512 0 \"register_operand\" \"=x,v\")\r\n (vec_merge:VF_AVX512\r\n (plusminus:VF_AVX512 (match_operand:VF_AVX512 1 \"nonimmediate_operand\" \"%0,v\")\r\n (match_operand:VF_AVX512 2 \"nonimmediate_operand\" \"xm,vm\"))\r\n (match_operand:VF_AVX512 3 \"nonimmediate_or_const0_operand\" \"0C,0C\")\r\n (match_operand:DI 4 \"register_operand\" \"k,k\")\r\n(define_insn \"*<plusminus_insn><mode>3\"\r\n [(set (match_operand:VF_AVX512 0 \"register_operand\" \"=x,v\")\r\n (plusminus:VF_AVX512 (match_operand:VF_AVX512 1 \"nonimmediate_operand\" \"%0,v\")\r\n (match_operand:VF_AVX512 2 \"nonimmediate_operand\" \"xm,vm\"))",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/d7bd1df1-d4a5-4c91-963a-78160106aa04.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=5bafa8b131814694fb7d4150ef3a8ffadbeebf9872331dee7e496a50bdb50854",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "f9d062fd-7a47-4621-9ff8-242742dcf584",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 23,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nExample (+both)\r\n(define_insn \"*<plusminus_insn><mode>3_mask_round\"\r\n[(parallel (set (match_operand:VF_AVX512 0 \"register_operand\" \"=x,v\")\r\n (vec_merge:VF_AVX512\r\n (plusminus:VF_AVX512 (match_operand:VF_AVX512 1 \"nonimmediate_operand\" \"%0,v\")\r\n (match_operand:VF_AVX512 2 \"nonimmediate_operand\" \"xm,vm\"))\r\n (match_operand:VF_AVX512 3 \"nonimmediate_or_const0_operand\" \"0C,0C\")\r\n (match_operand:DI 4 \"register_operand\" \"k,k\")\r\n (match_operand:SI 3 \"const_4_to_8_operand\" \"n,n\")\r\n(define_insn \"*<plusminus_insn><mode>3_round\"\r\n [(parallel [(set (match_operand:VF_AVX512 0 \"register_operand\" \"=x,x\")\r\n (plusminus:VF_AVX512 (match_operand:VF_AVX512 1 \"nonimmediate_operand\" \"%0,v\")\r\n (match_operand:VF_AVX512 2 \"nonimmediate_operand\" \"xm,vm\"))\r\n (match_operand:SI 3 \"const_4_to_8_operand\" \"n,n\")\r\n(define_insn \"*<plusminus_insn><mode>3_mask\"\r\n [(set (match_operand:VF_AVX512 0 \"register_operand\" \"=x,v\")\r\n (vec_merge:VF_AVX512\r\n (plusminus:VF_AVX512 (match_operand:VF_AVX512 1 \"nonimmediate_operand\" \"%0,v\")\r\n (match_operand:VF_AVX512 2 \"nonimmediate_operand\" \"xm,vm\"))\r\n (match_operand:VF_AVX512 3 \"nonimmediate_or_const0_operand\" \"0C,0C\")\r\n (match_operand:DI 4 \"register_operand\" \"k,k\")\r\n(define_insn \"*<plusminus_insn><mode>3\"\r\n [(set (match_operand:VF_AVX512 0 \"register_operand\" \"=x,v\")\r\n (plusminus:VF_AVX512 (match_operand:VF_AVX512 1 \"nonimmediate_operand\" \"%0,v\")\r\n (match_operand:VF_AVX512 2 \"nonimmediate_operand\" \"xm,vm\"))",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/f9d062fd-7a47-4621-9ff8-242742dcf584.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e175a2d3dfb5778d80346ddbc79187acc43edcce1a535f72ce370668f4db124a",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 506
      },
      {
        "segments": [
          {
            "segment_id": "0498d0a3-382d-4f63-8ab9-74a80aae3361",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 24,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\ndefine_subst (example)\r\n(define_subst \"mask\"\r\n [(set (match_operand 0) \r\n (match_operand 1))]\r\n \"TARGET_MASK\"\r\n [(set (match_dup 0)\r\n (vec_merge:VF_512\r\n (match_dup 1)\r\n (match_operand:VF_512 2 “register_operand\" \"0C\")\r\n (match_operand:<at> 3 \"register_operand\" “Yk\")))])\r\niterators\r\nConstraints \r\n(duplicated for each \r\nalternative)\r\nParts of \r\noriginal \r\npattern\r\niterator_attribute\r\nAdded to \r\ncondition of \r\nnew pattern",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/0498d0a3-382d-4f63-8ab9-74a80aae3361.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=8d5d5f0f3d14ac87cf9e4087e86e75f333a227a3ad19e1f9744efa28491708c6",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "cf1eacb2-fe5e-47cc-9238-d759007c09be",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 25,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nExample (using subst)\r\n(define_insn \"*<plusminus_insn><mode>3<mask_name>\"\r\n [(set (match_operand:VF_AVX512 0 \"register_operand\" \"=x,v\")\r\n(plusminus:VF_AVX512\r\n(match_operand:VF_AVX512 1 \"nonimmediate_operand\" \"%0,v\")\r\n(match_operand:VF_AVX512 2 \"nonimmediate_operand\" \"xm,vm\"))\r\n(define_insn \"*<plusminus_insn><mode>3\"\r\n [(set (match_operand:VF_AVX512 0 \"register_operand\" \"=x,v\")\r\n (plusminus:VF_AVX512\r\n (match_operand:VF_AVX512 1 \"nonimmediate_operand\" \"%0,v\")\r\n (match_operand:VF_AVX512 2 \"nonimmediate_operand\" \"xm,vm\")))]\r\n(define_insn \"*<plusminus_insn><mode>3_mask\"\r\n [(set (match_operand:VF_AVX512 0 \"register_operand\" \"=x,v\")\r\n (vec_merge:VF_AVX512\r\n(plusminus:VF_AVX512\r\n(match_operand:VF_AVX512 1 \"nonimmediate_operand\" \"%0,v\")\r\n(match_operand:VF_AVX512 2 \"nonimmediate_operand\" \"xm,vm\"))\r\n(match_operand:VF_AVX512 3 \"nonimmediate_or_const0_operand\" \"0C,0C\")\r\n(match_operand:DI 4 \"register_operand\" “Yk,Yk\")",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/cf1eacb2-fe5e-47cc-9238-d759007c09be.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=afff2c06429a241ec38f117cd0e2c44ce4300119b1e8544a5e3e201663423327",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "a454338c-f35e-4a7a-aab4-645bd4dea976",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 26,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nAVX-512: Embedded broadcasting",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/a454338c-f35e-4a7a-aab4-645bd4dea976.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=1a2fdc542ddce57f004cc93ce6e88c64a8fd67f9847096216af056e4578afef7",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "0ea0ed3d-5378-4e2a-b8f5-fd0b272fb43a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 27,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nEmbedded broadcasting support in GCC\r\nVBROADCAST (%rax),zmm3\r\nVADDPD zmm3,zmm2,zmm1 \r\nVADDPD (%rax){1to8},zmm2,zmm1 \r\nGOAL\r\nImplementation\r\nUse substs to generate rtx patterns and rely on combiner\r\n(define_subst \"emb_bcst2\"\r\n [(set (match_operand:BCST_V 0)\r\n (any_operator2:BCST_V\r\n (match_operand:BCST_V 1)\r\n (match_operand:BCST_V 2)))]\r\n \"TARGET_AVX512F\"\r\n [(set (match_dup 0)\r\n (any_operator2:BCST_V\r\n (vec_duplicate:BCST_V\r\n (match_operand:<ssescalarmode> 2 \"memory_operand\" \"m\"))\r\n (match_dup 1)))])",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/0ea0ed3d-5378-4e2a-b8f5-fd0b272fb43a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=0ecd06e06d46f047ad7bd97279b85e5ac8743b25fdb3dd6d93facfdd9eb80d93",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "7043cea9-5275-46d4-a9fe-fc8f989b4054",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 28,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nResults\r\n• Internal implementation done\r\n• Performance gain is 0%\r\n• Combiner can’t eliminate broadcasts that are\r\n• Have multiple destinations\r\n• Reside in different BBs\r\n• State of the art embedded broadcasting (icc) shows little \r\nicount gain\r\n• Impact on icache can’t be measured without hardware\r\nConclusion\r\n• Patch not submitted – no performance gain (for now?)",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/7043cea9-5275-46d4-a9fe-fc8f989b4054.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=40c9e8703e92dd84aa24509f950cd990ed301a0080fd645b8be0ac57520bbfbc",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "a5d1f490-b05c-41cf-aa35-f4c88022e5ca",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 29,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nSupport of new `scatter’ instruction \r\nfamily",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/a5d1f490-b05c-41cf-aa35-f4c88022e5ca.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=46079fc22e9b5911c5bd6f02db8247df1329ccaa1cb9d7e1882e99485c422daa",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "523b66af-0e3e-424a-a374-8174024694ac",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 30,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nAVX-512: Scatters overview\r\nVPSCATTERDD zmm0, ([rax], zmm1, 4) {k1}\r\nStores up to 16 elements (controlled by mask) to the memory location pointed \r\nby base address, index vector and scale. For successfully stored elements \r\ncorresponding mask bits will be set to zero.\r\nAllows vectorization of loops with stores \r\nwhich addresses can be represented as:\r\nAddress [i] = BaseAddress + Index[i] * Scale\r\nfor(i=0; i<N; i++) \r\n{\r\nA[B[i]+3] = C[i];\r\n}\r\n[rax]\r\nzmm0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\r\nk1 = 0x4DB1 0 1 0 0 1 1 0 1 1 0 1 1 0 0 0 1\r\nlsb\r\nmem lsb\r\nzmm1 -8 -6 -4 -2 0 2 4 6 8 10 12 14 16 18 20 22 lsb\r\n0 4 5 7 8 10 11 14",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/523b66af-0e3e-424a-a374-8174024694ac.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=9e4077edbfdbad8ba7c842f080def1976a72c97af6dd0b8237cf111b833d3949",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 502
      },
      {
        "segments": [
          {
            "segment_id": "5410f760-169e-4c3b-be89-815676e4cc33",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 31,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nScatter Support in GCC \r\nPatch which adds autogeneration of scatter \r\ninstructions in case when one array is indexed \r\nby another array is ready\r\n• Need to add autogeneration of scatter \r\ninstructions for strided stores\r\n• Expectations of performance improve from \r\nstrided stores using scatters based on ICC \r\n14:\r\n• SPEC 2006\r\n• 434.zeusmp – >1.5%\r\n• NPB 3.3.1-SER.ClassW – more than 1% \r\nof all executed instructions are scatters, \r\nso few percent of performance improve \r\ncan be expected\r\nArray indexing another array: \r\nfor(i=0; i<N; i++) \r\n{\r\nA[B[i]+3] = C[i];\r\n}\r\nStrided store: \r\nfor(i=0; i<N; i++) \r\n{\r\nA[5*i+3] = B[i];\r\n}",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/5410f760-169e-4c3b-be89-815676e4cc33.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=ceedf314752e4a13da11ef66023a4ff55e6c19ba46d8ffc5af2d2f3bdaba78d9",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "10a20508-b823-4694-b6c0-ba27faf36aeb",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 32,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\n7% icounts decrease (vs. AVX2 on SPECfp2006, -Ofast, ref data)\r\n New registers ZMM16–ZMM31 — 0.6% on SPECfp2006\r\n Extended standard patterns for the vectorizer:\r\n Arithmetic and logic — 4.0% on SPECfp2006\r\n expand_vector_init — 1.0% on SPECfp2006\r\n FP division — 0.6% on SPECfp2006\r\n FMA — 0.4% on SPECfp2006\r\n copysign — 0.4% on SPECfp2006\r\n cmp, vec_perm, unpack, extract, sqrt, rcp, floor, ceil, round, gather, \r\nreduction, etc.\r\n (No hotspots in SPEC CPU2006 benchmarks, where GCC can vectorize with \r\nVL=256, but can't vectorize with VL=512)\r\n32\r\n512-bit auto-vectorization in GCC",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/10a20508-b823-4694-b6c0-ba27faf36aeb.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=76f4b13a764f7978711497948958c9a57e9d26fe670935aa71ba5a98fa9ce593",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "0e107952-c8d9-4123-936a-9aa3c720176c",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 33,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nMost promising feature of new encoding (EVEX)\r\n• Preliminary investigation performed\r\n Not-for-trunk proof-of-concept patch implemented, which shows \r\nabout 1.5% of icount decrease on average in SpecFP2006\r\n Vectorized loop tails\r\n Vectorization of loop heads looks promising as well\r\n• Applicable for if-conv optimization\r\n• Masking of operation, not result, hence no redundant side \r\neffects, exceptions, memory accesses etc.\r\n33\r\nEmbedded masking autogeneration",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/0e107952-c8d9-4123-936a-9aa3c720176c.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=39af2e9ef9ef2374efd0e42ae3d60138ec51c32639c43fed23a870bca0226d97",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "c137a3f0-a7ff-468b-b930-620a87d670ee",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 34,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nEnabling of SKX in GNU toolchain",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/c137a3f0-a7ff-468b-b930-620a87d670ee.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=3066d7946816b028dd4687878c282cfbde2d4d43c6952f3fee9065f6e003d671",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "aa8a84eb-0c01-4ab9-a2a7-96f00cb531c1",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 35,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nNew ISA were published on July’18 2014\r\n• Patch set for support new ISA in binutils (gas/objdump) was \r\nsubmitted\r\n• Branch with support for GCC was created (avx512-skx)\r\n Extended existing patterns (i386/sse.md) to support \r\nAVX-512VL,BW,DQ\r\n Set of intrinsics covering new ISA was implemented\r\n … Covered by corresponding testsuite\r\n Target for GCC 4.10.x\r\n• No performance work was done so far\r\n• glibc work was not performed\r\n35\r\nEnabling of SKX in GNU toolchain",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/aa8a84eb-0c01-4ab9-a2a7-96f00cb531c1.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d805435a115f91594e422523bdffab8b78897e3c1c4e775006668d18f6a0546e",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "dec9e781-191f-4fb8-bf53-f5e22b4115e6",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 36,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nBackup",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/dec9e781-191f-4fb8-bf53-f5e22b4115e6.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=10b80d882d11cd56c36d6ef97bcd5c0ab92af346e4a2476d408b6414fcc3952b",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 473
      },
      {
        "segments": [
          {
            "segment_id": "7fcdc15b-69e8-46fe-a92c-5c9dcdfa0f83",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 37,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nAVX-512 features (I): More & Bigger \r\nRegisters\r\nAVX: VADDPS YMM0, YMM3, [mem]\r\n Up to 16 AVX registers\r\n 8 in 32-bit mode\r\n 256-bit width\r\n 8 x FP32\r\n 4 x FP64\r\nAVX-512: VADDPS ZMM0, ZMM24, [mem]\r\n Up to 32 AVX registers\r\n 8 in 32-bit mode\r\n 512-bit width\r\n 16 x FP32\r\n 8 x FP64\r\nBut you need many more features\r\nto use all that real estate effectively…\r\nfloat32 A[N], B[N];\r\nfor(i=0; i<8; i++)\r\n{\r\n A[i] = A[i] + B[i];\r\n}\r\nfloat32 A[N], B[N];\r\nfor(i=0; i<16; i++)\r\n{\r\n A[i] = A[i] + B[i]; \r\n}",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/7fcdc15b-69e8-46fe-a92c-5c9dcdfa0f83.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=35d0ae3aeaf5e547d2ed7a92de08be3819e24af686ae37d70c192eb8695b4cf7",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "b863d624-cf9c-4298-b1f5-f497edf88196",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 38,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nWhy Separate Mask Registers?\r\nDon’t waste away real vector registers for vector of booleans\r\nSeparate control flow from data flow\r\nBoolean operations on logical predicates consume less energy \r\n(separate functional unit)\r\nTight encoding allows orthogonal operand\r\n Every instruction now has an extra mask operand",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/b863d624-cf9c-4298-b1f5-f497edf88196.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=406f970a8cf3e61ad62ff4c3fcc4d36604e8e4fd2f29bf68926d0491a7348bd5",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "88188987-b958-4eee-b422-e00a9bf62ffa",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 39,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nWhy True Masking?\r\nMemory fault suppression\r\n Vectorize code without touching\r\nmemory that the correspondent scalar code \r\nwould not touch\r\n Typical examples are if-conditional \r\nstatements or loop remainders\r\n AVX is forced to use VMASKMOV*\r\nMXCSR flag updates and fault handlers\r\n Avoid spurious floating-point exceptions without \r\nhaving to inject neutral data\r\nZeroing/merging\r\n Use zeroing to avoid false dependencies in OOO \r\narchitecture\r\n Use merging to avoid extra blends in if-then-else \r\nclauses (predication) for greater code density\r\nfloat32 A[N], B[N], C[N];\r\nfor(i=0; i<16; i++)\r\n{\r\n if(B[i] != 0) {\r\n A[i] = A[i] / B[i]; \r\n else {\r\n A[i] = A[i] / C[i]; \r\n }\r\n}\r\nVMOVUPS zmm2, A\r\nVCMPPS k1, zmm0, B, 4\r\nVDIVPS zmm1 {k1}{z}, zmm2, B\r\nKNOT k2, k1\r\nVDIVPS zmm1 {k2}, zmm2, C\r\nVMOVUPS A, zmm1",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/88188987-b958-4eee-b422-e00a9bf62ffa.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=1a9fcc0e89beca5afd1521ce80bf3fccfe020dec8b2a06739941fc3aa6ba9545",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "b12b6624-a435-4121-9e24-e808ae7137a1",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 40,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nAVX-512 Features: Compressed \r\nDisplacement \r\nVADDPS zmm1, zmm2, [rax+256]\r\n Observation is that displacement in generated vector code is a multiple of the actual operand size\r\n An obvious side effect of unrolling\r\n Unfortunately, regular IA 8-bit displacement format have limited scope for 512-bit vector sizes \r\n(unrolling look-ahead of +/-2 at most)\r\n So we would end up using 32-bit displacement formats too often\r\nAVX-512 disp8*N compressed displacement\r\n AVX-512 implicitly encodes a 8-bit displacement as a multiple of the actual size of the memory \r\noperand\r\n VADDPD zmm1 {k1}, zmm2, [rax] memory size operand is 512bits\r\n VADDPD xmm1 {k1}, xmm2, [rax] memory size operand is 128bits\r\n VADDPD zmm1 {k1}, zmm2, [rax] {1toN} memory size operand is 64 bits\r\n Assembler/compiler reverts to 32-bit displacement when the real displacement is not a multiple",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/b12b6624-a435-4121-9e24-e808ae7137a1.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=476000cac4018f4e4b2e545f6109798781c851c0ac83ef2322eb41995c27d018",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 497
      },
      {
        "segments": [
          {
            "segment_id": "5ce59037-6193-4ebb-984b-e7a2f9300094",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 41,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nAVX-512 F: Common Xeon Phi (KNL) \r\nand Skylake Xeon Vector ISA Extension\r\nAVX-512 Foundation is the common SIMD foundation \r\nfor HPC software development\r\nFirst on KNL\r\nPlanned on SKX (Skylake Xeon)",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/5ce59037-6193-4ebb-984b-e7a2f9300094.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=060b176aa663e5d3583c7c706b6faf3a8a255c9f0996180ddad38468e1b16a67",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "87355b33-da72-42da-8ea3-07dfb6b3516f",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 42,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nQuadword Integer Arithmetic\r\nInstruction Description\r\nVPADDQ zmm1 {k1}, zmm2, zmm3 INT64 addition\r\nVPSUBQ zmm1 {k1}, zmm2, zmm3 INT64 subtraction\r\nVP{SRA,SRL,SLL}Q zmm1 {k1}, zmm2, imm8 INT64 shift (imm8)\r\nVP{SRA,SRL,SLL}VQ zmm1 {k1}, zmm2, zmm3 INT64 shift (variable)\r\nVP{MAX,MIN}Q zmm1 {k1}, zmm2, zmm3 INT64 max, min\r\nVP{MAX,MIN}UQ zmm1 {k1}, zmm2, zmm3 UINT64 max, min\r\nVPABSQ zmm1 {k1}, zmm2, zmm3 INT64 absolute value\r\nVPMUL{DQ,UDQ} zmm1 {k1}, zmm2, zmm3 32x32 = 64 integer multiply\r\nUseful for pointer manipulation\r\n64-bit becomes a first class citizen\r\nRemoves the need for expensive SW emulation sequences\r\nNote: VPMULQ and int64 <-> FP converts not in AVX-512 F",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/87355b33-da72-42da-8ea3-07dfb6b3516f.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b2375a8b375eb7b81d22546f367918f45b5aa51447fcc3f61ac9ce6d3a8c0499",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "6296e485-0dea-4378-afc5-f59d5c54491a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 43,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nMath Support\r\nInstruction\r\nVGETXEXP{PS,PD,SS,SD}\r\nVGETMANT{PS,PD,SS,SD}\r\nVRNDSCALE{PS,PD,SS,SD} \r\nVSCALEF {PS,PD,SS,SD} \r\nVFIXUPIMM{PS,PD,SS,SD} \r\nVRCP14{PS,PD,SS,SD} \r\nVRSQRT14{PS,PD,SS,SD} \r\nVDIV{PS,PD,SS,SD}\r\nVSQRT{PS,PD,SS,SD}\r\nzmm1 {k1}, zmm2 Obtain exponent in FP format\r\nzmm1 {k1}, zmm2 Obtain normalized mantissa\r\nzmm1 {k1}, zmm2, imm8 Round to scaled integral number\r\nzmm1 {k1}, zmm2, zmm3 X*2y , X <= getmant, Y <= getexp\r\nzmm1, zmm2, zmm3, imm8 Patch output numbers based on inputs\r\nzmm1 {k1}, zmm2 Approx. reciprocal() with rel. error 2-14\r\nzmm1 {k1}, zmm2 Approx. rsqrt() with rel. error 2-14\r\nzmm1 {k1}, zmm2, zmm3 IEEE division\r\nzmm1 {k1}, zmm2 IEEE square root\r\n30\r\nPackage to aid with Math library writing\r\n• Good value upside in financial applications \r\n• Available in PS, PD, SS and SD data types\r\n• Great in combination with embedded RC",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/6296e485-0dea-4378-afc5-f59d5c54491a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=e0ddb9f456dcce6059db735853a391e591a02f70e9828549475033fea8cf716a",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "d08e71f5-9cf2-44a1-a09f-d1277e72a81b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 44,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nNew 2-Source Shuffles\r\n2-Src Shuffles\r\nVSHUF{PS,PD}\r\nVPUNPCK{H,L}{DQ,QDQ}\r\nVUNPCK{H,L}{PS,PD}\r\nVPERM{I,D}2{D,Q,PS,PD}\r\nVSHUF{F,I}32X4\r\nH’ G’ F’ E’ D’ C’ B’ A’ H G F E D C B A\r\nzmm2 zmm3\r\n15 0 10 11 2 2 0 9\r\nzmm1\r\nzmm1 H’ A C’ D’ C C A B’\r\nLong standing customer request\r\n• 16/32-entry table lookup (transcendental support)\r\n• AOS  SOA support, matrix transpose\r\n• Variable VALIGN emulation\r\n… 10 9 8 7 6 5 4 3 2 1 0",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/d08e71f5-9cf2-44a1-a09f-d1277e72a81b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=9a186e8599f3d8a77d059ff61185d95f55da0e788f2c7755bf784bde2c8dc03e",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 416
      },
      {
        "segments": [
          {
            "segment_id": "78aefc89-b5ab-4f0f-9a76-866387b4542a",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 45,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nExpand & Compress\r\nVEXPANDPS zmm0 {k2}, [rax] \r\nMoves compressed (consecutive) elements in register or memory to sparse \r\nelements in register (controlled by mask), with merging or zeroing\r\n[rax]\r\nzmm0 Y 7 Y Y 6 5 Y 4 3 Y 2 1 Y Y Y 0\r\nk2 = 0x4DB1 0 1 0 0 1 1 0 1 1 0 1 1 0 0 0 1\r\nmem 1514 … 8 7 6 5 4 3 2 1 0 lsb\r\nlsb\r\nAllows vectorization of conditional loops\r\n• Opposite operation (compress) in AXV-512\r\n• Similar to FORTRAN pack/unpack intrinsics\r\n• Provides mem fault suppression\r\n• Faster than alternative gather/scatter\r\nfor(j=0, i=0; i<N; i++) \r\n{\r\n if(C[i] != 0.0)\r\n {\r\n B[i] = A[i] * C[j++];\r\n }\r\n}",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/78aefc89-b5ab-4f0f-9a76-866387b4542a.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=30c628f687bd8e19f91c238141cc2ba19cf6733dd7a21556544cdf24d4948f83",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "2bc83093-2313-46dd-b345-713fb835e676",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 46,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nBit Manipulation\r\nInstruction Description\r\nKUNPCKBW k1, k2, k3 Interleave bytes in k2 and k3\r\nKSHIFT{L,R}W k1, k2, imm8 Shift bits left/right using imm8\r\nVPROR{D,Q} zmm1 {k1}, zmm2, imm8 Rotate bits right using imm8\r\nVPROL{D,Q} zmm1 {k1}, zmm2, imm8 Rotate bits left using imm8\r\nVPRORV{D,Q} zmm1 {k1}, zmm2, zmm3/mem Rotate bits right w/ variable ctrl\r\nVPROLV{D,Q} zmm1 {k1}, zmm2, zmm3/mem Rotate bits left w/ variable ctrl\r\nBasic bit manipulation operations on mask and vector operands\r\n• Useful to manipulate mask registers\r\n• Have uses in cryptography algorithms",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/2bc83093-2313-46dd-b345-713fb835e676.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=245643712901c5366721899a7da7d490c209a03eee9c96425fcc01f7f5a7a676",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "dc37e969-aabf-443c-9997-7ebd40e5dd3b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 47,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nVPTERNLOG – Ternary Logic Instruction\r\nMimics a FPGA cell\r\n Take every bit of three sources to obtain a 3-bit index N\r\n Obtain Nth bit from imm8\r\nImm8[7:0]\r\nDest[i]\r\nSrc0[i]\r\nSrc1[i]\r\nSrc2[i]\r\nAny arbitrary truth table of 3 values can be implemented\r\nandor, andxor, vote, parity, bitwise-cmov, etc\r\neach column in the right table corresponds to imm8\r\n \r\nS1 S2 S3 ANDOR VOTE (S1)?S3:S2\r\n0 0 0 0 0 0\r\n0 0 1 1 0 1\r\n0 1 0 0 0 0\r\n0 1 1 1 1 1\r\n1 0 0 0 0 0\r\n1 0 1 1 1 0\r\n1 1 0 1 1 1\r\n1 1 1 1 1 1\r\nVPTERNLOGD zmm0 {k2}, zmm15, zmm3/[rax], imm8",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/dc37e969-aabf-443c-9997-7ebd40e5dd3b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=5db75fe8a783201cf9cad82c52927ee6b384b4a19003234f1a17728132133a85",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "c4d8b4a2-db1f-4a9c-a658-004be84401c8",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 48,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nAVX-512 CDI: Conflict Detection \r\nInstructions",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/c4d8b4a2-db1f-4a9c-a658-004be84401c8.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=344037136852e9b1d2965c4bfa6fd456942a7f1f6cf300ee51d507a5502a2104",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 418
      },
      {
        "segments": [
          {
            "segment_id": "c0fe3290-3c02-44df-aff6-0a3e44e92afe",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 49,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nMotivation for Conflict Detection\r\nSparse computations are common in HPC, but hard to vectorize\r\ndue to race conditions\r\nConsider the “histogram” problem:\r\nindex = vload &B[i] // Load 16 B[i]\r\nold_val = vgather A, index // Grab A[B[i]]\r\nnew_val = vadd old_val, +1.0 // Compute new values\r\nvscatter A, index, new_val // Update A[B[i]]\r\nfor(i=0; i<16; i++) { A[B[i]]++; }\r\n• Code above is wrong if any values within B[i] are duplicated\r\n− Only one update from the repeated index would be registered! \r\n• A solution to the problem would be to avoid executing the sequence gather-op\u0002scatter with vector of indexes that contain conflicts",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/c0fe3290-3c02-44df-aff6-0a3e44e92afe.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=a918d27752692f32a81d655c7c0e76d9cce4ff3d8dc4585053dbbf069d6bc47e",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "1f1c56d7-8242-4add-a66d-c917ffaa10ff",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 50,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nConflict Detection Instructions in \r\nAVX512\r\nVPCONFLICT instruction detects elements with \r\nprevious conflicts in a vector of indexes\r\n Allows to generate a mask with a subset of \r\nelements that are guaranteed to be conflict free\r\n The computation loop can be re-executed with the \r\nremaining elements until all the indexes have been \r\noperated upon\r\nindex = vload &B[i] // Load 16 B[i]\r\npending_elem = 0xFFFF; // all still remaining\r\ndo { \r\n curr_elem = get_conflict_free_subset(index, pending_elem)\r\n old_val = vgather {curr_elem} A, index // Grab A[B[i]]\r\n new_val = vadd old_val, +1.0 // Compute new values\r\n vscatter A {curr_elem}, index, new_val // Update A[B[i]]\r\n pending_elem = pending_elem ^ curr_elem // remove done idx\r\n} while (pending_elem)\r\nCDI instr.\r\nVPCONFLICT{D,Q} zmm1{k1}, zmm2/mem\r\nVPBROADCASTM{W2D,B2Q} zmm1, k2\r\nVPTESTNM{D,Q} k2{k1}, zmm2, zmm3/mem\r\nVPLZCNT{D,Q} zmm1 {k1}, zmm2/mem\r\n8\r\nThis not even the fastest version: see backup for details",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/1f1c56d7-8242-4add-a66d-c917ffaa10ff.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=757a16ad75f5d068673f5a833302337f3caf18a11cccc41ab87408b12dba729b",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "237dfa0e-2ebd-45d3-899a-c33119754dba",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 51,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nAVX-512 ERI & AVX-512 PRI: Xeon Phi \r\nOnly",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/237dfa0e-2ebd-45d3-899a-c33119754dba.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=7d783c973d7f049edef9b54fbdde9771318537a19f74cc1b03b5b2b25ae650e8",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "080f864f-96ac-4200-a190-3bb4df87a6b4",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 52,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nXeon Phi Only Instructions\r\nSet of segment-specific instruction extensions \r\n First appear on KNL\r\n Will be supported in all future Xeon Phi processors\r\n May or may not show up on a later Xeon processor\r\nAddress two HPC customer requests\r\n Ability to maximize memory bandwidth\r\n Hardware prefetching is too restrictive\r\n Conventional software prefetching results in instructions overhead\r\n Competitive support for transcendental sequences\r\n Mostly division and square root\r\n Differentiating factor in HPC/TPT",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/080f864f-96ac-4200-a190-3bb4df87a6b4.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=53457b78c0bfbcd91cf473e6007e8239c5bc2afc9ef72c67526b956fafabd3da",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 418
      },
      {
        "segments": [
          {
            "segment_id": "0e1bbf8b-6ce4-48a3-bb62-89752dd0401b",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 53,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nAVX-512 ERI & PRI Description\r\nCPUID Instructions Description AVX\r\n-512 PRI\r\nPREFETCHWT1 Prefetch cache line into the L2 cache with intent \r\nto write (RFO ring request)\r\nVGATHERPF{D,Q}{0,1}PS Prefetch vector of D/Qword indexes into the\r\nL1/L2 cache\r\nVSCATTERPF{D,Q}{0,1}PS Prefetch vector of D/Qword indexes into the\r\nL1/L2 cache with intent to write\r\nAVX\r\n-512 ERI\r\nVEXP2{PS,PD} Computes approximation of 2x with maximum \r\nrelative error of 2-23\r\nVRCP28{PS,PD} Computes approximation of reciprocal with max \r\nrelative error of 2-28\r\nVRSQRT28{PS,PD} Computes approximation of reciprocal square \r\nroot with max relative error of 2-28",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/0e1bbf8b-6ce4-48a3-bb62-89752dd0401b.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=9c5f94e77b2e3fa97313645e3bf53e22d9cc764c8ac4e109d92ddee867c5d293",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "3e506729-5787-44ae-bb61-3fc33d505638",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 54,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nAVX-512 ERI & PRI Motivation\r\nCPUID Instructions Motivation AVX-512 PRI\r\nPREFETCHWT1 Reduce ring traffic in core-to-core data \r\ncommunication\r\nVGATHERPF{D,Q}{0,1}PS Reduce overhead of software prefetching:\r\ndedicate side engine to prefetch sparse structures \r\nwhile devoting the main CPU to pure raw flops\r\nVSCATTERPF{D,Q}{0,1}PS\r\nAVX-512 ERI\r\nVEXP2{PS,PD} Speed-up key FSI workloads: Black-Scholes, \r\nMontecarlo\r\nVRCP28{PS,PD} Key building block to speed up most \r\ntranscendental sequences (in particular, division \r\nand square root):\r\nIncreasing precision from 14=>28 allows to \r\nreduce one complete Newton-Raphson iteration\r\nVRSQRT28{PS,PD}",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/3e506729-5787-44ae-bb61-3fc33d505638.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=26a91e5fc9d2ffd9ae9d826b9e587aebdf56d5aac0983f092283855b9aa371ad",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "11f45ced-41fe-4d0b-943e-34956e31f785",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 55,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\ndefine_subst_attr\r\n(define_subst_attr \"mask_name\" \"mask\" \"\" \"_mask\")\r\nname\r\nRelevant subst\r\nsubst not \r\napplied value\r\nsubst applied \r\nvalue",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/11f45ced-41fe-4d0b-943e-34956e31f785.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=106038f2a2d9bc77665013ef83bf221f6a48af2ff520562511cf1ce3621a447b",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "2f583c2d-9b47-43bb-8006-e608bddc88ae",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 56,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nSummary\r\nAVX512: new 512-bit vector ISA extension\r\n Common between Xeon (SKL) and Xeon Phi (KNL)\r\nAVX512VL, AVX512DQ, AVX512BW: complements AVX512\r\n Shows up first on Skylake Xeon \r\n Provides support for all data types and vector lengths\r\nConflict detection new instructions\r\n Improves autovectorization\r\n Common to Xeon and Xeon Phi\r\nTVX new instructions\r\n 28-bit transcendentals and new prefetch instructions\r\n On Xeon Phi only",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/2f583c2d-9b47-43bb-8006-e608bddc88ae.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=bc42d54857d2d7ef47861c74a236f1a8c4b5448c3fda7835154dc3024aa600a3",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "dc9b4948-f6eb-4e57-9a2d-c2521617c110",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 57,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\n• Mark Charney\r\n• Jesus Corbal\r\n• Roger Espasa\r\n• Milind Girkar\r\n• Moustapha Ould-ahmed-vall\r\n• Ilya Tocar\r\n• Bret Toll\r\n• Bob Valentine\r\n• Ilya Verbin\r\n• Kirill Yukhin\r\n57\r\nAuthors",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/dc9b4948-f6eb-4e57-9a2d-c2521617c110.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=b621871895b122d3324672a2a03c94f6e82311eb019cc2334fa61b4834d80f45",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 391
      },
      {
        "segments": [
          {
            "segment_id": "26affb3b-d28a-491a-835b-98a63b44a6dc",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 58,
            "page_width": 720,
            "page_height": 540,
            "content": "Optimization Notice Copyright © 2014, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.\r\nLegal Disclaimer & Optimization Notice\r\nINFORMATION IN THIS DOCUMENT IS PROVIDED “AS IS”. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR \r\nOTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO \r\nLIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS \r\nINFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, \r\nMERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.\r\nSoftware and workloads used in performance tests may have been optimized for performance only on Intel \r\nmicroprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer \r\nsystems, components, software, operations and functions. Any change to any of those factors may cause the results \r\nto vary. You should consult other information and performance tests to assist you in fully evaluating your \r\ncontemplated purchases, including the performance of that product when combined with other products. \r\nCopyright © 2014, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel \r\nlogo are trademarks of Intel Corporation in the U.S. and other countries.\r\nOptimization Notice\r\nIntel’s compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that \r\nare not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and \r\nother optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on \r\nmicroprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended \r\nfor use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel \r\nmicroprocessors. Please refer to the applicable product User and Reference Guides for more information regarding \r\nthe specific instruction sets covered by this notice.\r\nNotice revision #20110804\r\n58",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/26affb3b-d28a-491a-835b-98a63b44a6dc.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=3b8cff8355b39b2eda854c0358c7dbf03406189922b3b0263d4ca447c5fc32e0",
            "html": null,
            "markdown": null
          },
          {
            "segment_id": "9cbb25c0-bd77-4971-a9c7-f18e6b0b7584",
            "bbox": {
              "left": 0,
              "top": 0,
              "width": 720,
              "height": 540
            },
            "page_number": 59,
            "page_width": 720,
            "page_height": 540,
            "content": "",
            "segment_type": "Page",
            "ocr": null,
            "image": "https://storage.googleapis.com/chunkr-bucket-dev/ccf89702-e38e-4089-bd6b-77e3ba63c341/fe487b07-2b38-41e4-8c55-97f50a7f47d5/images/9cbb25c0-bd77-4971-a9c7-f18e6b0b7584.jpg?x-id=GetObject&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=GOOG1E6ZKWCYPX4LV42MGE7WJ66QU2EMDPF3DJ2IFHNTQIGHNC2STOGTWF75E%2F20241112%2Fauto%2Fs3%2Faws4_request&X-Amz-Date=20241112T042414Z&X-Amz-Expires=3600&X-Amz-SignedHeaders=host&X-Amz-Signature=d80f536f0ad06e101db59cccc665f2304e4316eecc780857e40bd0f1de2e7bef",
            "html": null,
            "markdown": null
          }
        ],
        "chunk_length": 306
      }
    ],
    "extracted_json": {
      "title": "Document Metadata",
      "schema_type": "object",
      "extracted_fields": [
        {
          "name": "title",
          "field_type": "string",
          "value": "```json\n{\"title\": \"Introducing AVX-512\"}\n```"
        },
        {
          "name": "author",
          "field_type": "string",
          "value": "`Mark Charney, Jesus Corbal, Roger Espasa, Milind Girkar, Moustapha Ould-ahmed-vall, Ilya Tocar, Bret Toll, Bob Valentine, Ilya Verbin, Kirill Yukhin`\n"
        },
        {
          "name": "date_published",
          "field_type": "string",
          "value": "2014-07\n"
        },
        {
          "name": "location",
          "field_type": "string",
          "value": "Several locations are mentioned in this document.  It is not clear which specific location is being requested.  The document references:\n\n* **Intel Corporation:** This is the company that authored the document.  It's not a location in the sense of a place one can visit.\n* **U.S. (and other countries):** Where Intel Corporation trademarks are registered.  This is a broad region, not a specific location.\n* **Xeon Phi (KNL):** This refers to the Knights Landing Xeon Phi processor, a product, not a location.\n* **Skylake Xeon (SKX):** This refers to the Skylake Xeon processor, a product, not a location.\n"
        }
      ]
    }
  }
}