INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/sine_generator_with_filter/sine_generator_with_filter.sim/sim_1/impl/timing/xsim/sine_wave_gen_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_8_1
INFO: [VRFC 10-311] analyzing module comparator_8_1_1
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-311] analyzing module dip_sw_8
INFO: [VRFC 10-311] analyzing module frequency_select
INFO: [VRFC 10-311] analyzing module moving_average
INFO: [VRFC 10-311] analyzing module pwm_8_1
INFO: [VRFC 10-311] analyzing module pwm_8_1_0
INFO: [VRFC 10-311] analyzing module sine_wave_gen
INFO: [VRFC 10-311] analyzing module glbl
