{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523994587098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523994587100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 17 15:49:45 2018 " "Processing started: Tue Apr 17 15:49:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523994587100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523994587100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Viterbi_decoder -c Viterbi_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Viterbi_decoder -c Viterbi_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523994587100 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1523994587387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msg_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file msg_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 msg_encoder " "Found entity 1: msg_encoder" {  } { { "msg_encoder.v" "" { Text "C:/Viterbi_Implementation/Lab3/msg_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523994587425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523994587425 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitEncoder.v(18) " "Verilog HDL information at bitEncoder.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "bitEncoder.v" "" { Text "C:/Viterbi_Implementation/Lab3/bitEncoder.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523994587426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bitencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitEncoder " "Found entity 1: bitEncoder" {  } { { "bitEncoder.v" "" { Text "C:/Viterbi_Implementation/Lab3/bitEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523994587427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523994587427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniformrv32.v 1 1 " "Found 1 design units, including 1 entities, in source file uniformrv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 uniformRV32 " "Found entity 1: uniformRV32" {  } { { "uniformRV32.v" "" { Text "C:/Viterbi_Implementation/Lab3/uniformRV32.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523994587428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523994587428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trellistoplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trellistoplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TrellisTopLevel " "Found entity 1: TrellisTopLevel" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523994587429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523994587429 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stage4.v(27) " "Verilog HDL information at stage4.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "stage4.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage4.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523994587431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage4.v 1 1 " "Found 1 design units, including 1 entities, in source file stage4.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage4 " "Found entity 1: stage4" {  } { { "stage4.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523994587431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523994587431 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stage2.v(32) " "Verilog HDL information at stage2.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523994587432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2.v 1 1 " "Found 1 design units, including 1 entities, in source file stage2.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage2 " "Found entity 1: stage2" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523994587432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523994587432 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stage1.v(27) " "Verilog HDL information at stage1.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523994587434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage1.v 1 1 " "Found 1 design units, including 1 entities, in source file stage1.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage1 " "Found entity 1: stage1" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523994587434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523994587434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pretrellisnosiegen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pretrellisnosiegen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PreTrellisNosieGen " "Found entity 1: PreTrellisNosieGen" {  } { { "PreTrellisNosieGen.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523994587435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523994587435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addcomparestore.v 1 1 " "Found 1 design units, including 1 entities, in source file addcomparestore.v" { { "Info" "ISGN_ENTITY_NAME" "1 addCompareStore " "Found entity 1: addCompareStore" {  } { { "addCompareStore.v" "" { Text "C:/Viterbi_Implementation/Lab3/addCompareStore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523994587437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523994587437 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrellisTopLevel " "Elaborating entity \"TrellisTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523994587479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addCompareStore addCompareStore:inst1 " "Elaborating entity \"addCompareStore\" for hierarchy \"addCompareStore:inst1\"" {  } { { "TrellisTopLevel.bdf" "inst1" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 32 984 1200 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994587482 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage_end addCompareStore.v(70) " "Verilog HDL or VHDL warning at addCompareStore.v(70): object \"stage_end\" assigned a value but never read" {  } { { "addCompareStore.v" "" { Text "C:/Viterbi_Implementation/Lab3/addCompareStore.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523994587488 "|TrellisTopLevel|addCompareStore:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage1 stage1:stage1 " "Elaborating entity \"stage1\" for hierarchy \"stage1:stage1\"" {  } { { "TrellisTopLevel.bdf" "stage1" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 608 520 720 720 "stage1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994587489 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d1_out stage1.v(27) " "Verilog HDL Always Construct warning at stage1.v(27): inferring latch(es) for variable \"d1_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994587491 "|TrellisTopLevel|stage1:stage1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d2_out stage1.v(27) " "Verilog HDL Always Construct warning at stage1.v(27): inferring latch(es) for variable \"d2_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994587491 "|TrellisTopLevel|stage1:stage1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d3_out stage1.v(27) " "Verilog HDL Always Construct warning at stage1.v(27): inferring latch(es) for variable \"d3_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994587491 "|TrellisTopLevel|stage1:stage1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d4_out stage1.v(27) " "Verilog HDL Always Construct warning at stage1.v(27): inferring latch(es) for variable \"d4_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994587491 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[0\] stage1.v(27) " "Inferred latch for \"d4_out\[0\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587491 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[1\] stage1.v(27) " "Inferred latch for \"d4_out\[1\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587491 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[2\] stage1.v(27) " "Inferred latch for \"d4_out\[2\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587491 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[3\] stage1.v(27) " "Inferred latch for \"d4_out\[3\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587491 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[4\] stage1.v(27) " "Inferred latch for \"d4_out\[4\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587492 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[5\] stage1.v(27) " "Inferred latch for \"d4_out\[5\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587492 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[6\] stage1.v(27) " "Inferred latch for \"d4_out\[6\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587492 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[7\] stage1.v(27) " "Inferred latch for \"d4_out\[7\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587492 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[8\] stage1.v(27) " "Inferred latch for \"d4_out\[8\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587492 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[9\] stage1.v(27) " "Inferred latch for \"d4_out\[9\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587492 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[10\] stage1.v(27) " "Inferred latch for \"d4_out\[10\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587492 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[11\] stage1.v(27) " "Inferred latch for \"d4_out\[11\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587492 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[12\] stage1.v(27) " "Inferred latch for \"d4_out\[12\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587492 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[0\] stage1.v(27) " "Inferred latch for \"d3_out\[0\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587493 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[1\] stage1.v(27) " "Inferred latch for \"d3_out\[1\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587493 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[2\] stage1.v(27) " "Inferred latch for \"d3_out\[2\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587493 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[3\] stage1.v(27) " "Inferred latch for \"d3_out\[3\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587494 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[4\] stage1.v(27) " "Inferred latch for \"d3_out\[4\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587494 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[5\] stage1.v(27) " "Inferred latch for \"d3_out\[5\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587494 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[6\] stage1.v(27) " "Inferred latch for \"d3_out\[6\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587495 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[7\] stage1.v(27) " "Inferred latch for \"d3_out\[7\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587495 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[8\] stage1.v(27) " "Inferred latch for \"d3_out\[8\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587495 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[9\] stage1.v(27) " "Inferred latch for \"d3_out\[9\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587496 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[10\] stage1.v(27) " "Inferred latch for \"d3_out\[10\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587496 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[11\] stage1.v(27) " "Inferred latch for \"d3_out\[11\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587496 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[12\] stage1.v(27) " "Inferred latch for \"d3_out\[12\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587497 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[0\] stage1.v(27) " "Inferred latch for \"d2_out\[0\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587497 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[1\] stage1.v(27) " "Inferred latch for \"d2_out\[1\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587497 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[2\] stage1.v(27) " "Inferred latch for \"d2_out\[2\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587497 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[3\] stage1.v(27) " "Inferred latch for \"d2_out\[3\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587497 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[4\] stage1.v(27) " "Inferred latch for \"d2_out\[4\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587497 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[5\] stage1.v(27) " "Inferred latch for \"d2_out\[5\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587497 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[6\] stage1.v(27) " "Inferred latch for \"d2_out\[6\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587497 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[7\] stage1.v(27) " "Inferred latch for \"d2_out\[7\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587498 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[8\] stage1.v(27) " "Inferred latch for \"d2_out\[8\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587498 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[9\] stage1.v(27) " "Inferred latch for \"d2_out\[9\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587498 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[10\] stage1.v(27) " "Inferred latch for \"d2_out\[10\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587498 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[11\] stage1.v(27) " "Inferred latch for \"d2_out\[11\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587498 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[12\] stage1.v(27) " "Inferred latch for \"d2_out\[12\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587498 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[0\] stage1.v(27) " "Inferred latch for \"d1_out\[0\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587498 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[1\] stage1.v(27) " "Inferred latch for \"d1_out\[1\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587498 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[2\] stage1.v(27) " "Inferred latch for \"d1_out\[2\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587498 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[3\] stage1.v(27) " "Inferred latch for \"d1_out\[3\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587498 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[4\] stage1.v(27) " "Inferred latch for \"d1_out\[4\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587498 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[5\] stage1.v(27) " "Inferred latch for \"d1_out\[5\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587498 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[6\] stage1.v(27) " "Inferred latch for \"d1_out\[6\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587498 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[7\] stage1.v(27) " "Inferred latch for \"d1_out\[7\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587498 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[8\] stage1.v(27) " "Inferred latch for \"d1_out\[8\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587499 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[9\] stage1.v(27) " "Inferred latch for \"d1_out\[9\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587499 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[10\] stage1.v(27) " "Inferred latch for \"d1_out\[10\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587499 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[11\] stage1.v(27) " "Inferred latch for \"d1_out\[11\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587499 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[12\] stage1.v(27) " "Inferred latch for \"d1_out\[12\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587499 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PreTrellisNosieGen PreTrellisNosieGen:inst " "Elaborating entity \"PreTrellisNosieGen\" for hierarchy \"PreTrellisNosieGen:inst\"" {  } { { "TrellisTopLevel.bdf" "inst" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 264 112 320 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994587500 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK uniformRV32 inst7 " "Port \"CLK\" of type uniformRV32 and instance \"inst7\" is missing source signal" {  } { { "PreTrellisNosieGen.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 704 200 352 784 "inst7" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1523994587502 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK uniformRV32 inst6 " "Port \"CLK\" of type uniformRV32 and instance \"inst6\" is missing source signal" {  } { { "PreTrellisNosieGen.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 616 200 352 696 "inst6" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1523994587502 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK uniformRV32 inst5 " "Port \"CLK\" of type uniformRV32 and instance \"inst5\" is missing source signal" {  } { { "PreTrellisNosieGen.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 520 200 352 600 "inst5" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1523994587502 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK uniformRV32 inst4 " "Port \"CLK\" of type uniformRV32 and instance \"inst4\" is missing source signal" {  } { { "PreTrellisNosieGen.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 432 200 352 512 "inst4" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1523994587502 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK uniformRV32 inst3 " "Port \"CLK\" of type uniformRV32 and instance \"inst3\" is missing source signal" {  } { { "PreTrellisNosieGen.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 344 200 352 424 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1523994587502 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK uniformRV32 inst2 " "Port \"CLK\" of type uniformRV32 and instance \"inst2\" is missing source signal" {  } { { "PreTrellisNosieGen.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 256 200 352 336 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1523994587506 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK uniformRV32 inst1 " "Port \"CLK\" of type uniformRV32 and instance \"inst1\" is missing source signal" {  } { { "PreTrellisNosieGen.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 168 200 352 248 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1523994587506 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK uniformRV32 inst " "Port \"CLK\" of type uniformRV32 and instance \"inst\" is missing source signal" {  } { { "PreTrellisNosieGen.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 72 208 360 152 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1523994587506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitEncoder PreTrellisNosieGen:inst\|bitEncoder:inst17 " "Elaborating entity \"bitEncoder\" for hierarchy \"PreTrellisNosieGen:inst\|bitEncoder:inst17\"" {  } { { "PreTrellisNosieGen.bdf" "inst17" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 704 880 1072 784 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994587510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bitEncoder.v(21) " "Verilog HDL assignment warning at bitEncoder.v(21): truncated value with size 32 to match size of target (8)" {  } { { "bitEncoder.v" "" { Text "C:/Viterbi_Implementation/Lab3/bitEncoder.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523994587512 "|TrellisTopLevel|PreTrellisNosieGen:inst|bitEncoder:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bitEncoder.v(22) " "Verilog HDL assignment warning at bitEncoder.v(22): truncated value with size 32 to match size of target (8)" {  } { { "bitEncoder.v" "" { Text "C:/Viterbi_Implementation/Lab3/bitEncoder.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523994587518 "|TrellisTopLevel|PreTrellisNosieGen:inst|bitEncoder:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "noise bitEncoder.v(25) " "Verilog HDL Always Construct warning at bitEncoder.v(25): variable \"noise\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bitEncoder.v" "" { Text "C:/Viterbi_Implementation/Lab3/bitEncoder.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1523994587518 "|TrellisTopLevel|PreTrellisNosieGen:inst|bitEncoder:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst7 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst7\"" {  } { { "PreTrellisNosieGen.bdf" "inst7" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 704 200 352 784 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994587527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst6 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst6\"" {  } { { "PreTrellisNosieGen.bdf" "inst6" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 616 200 352 696 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994587531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 uniformRV32.v(61) " "Verilog HDL assignment warning at uniformRV32.v(61): truncated value with size 33 to match size of target (32)" {  } { { "uniformRV32.v" "" { Text "C:/Viterbi_Implementation/Lab3/uniformRV32.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523994587533 "|TrellisTopLevel|PreTrellisNosieGen:inst|uniformRV32:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst5 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst5\"" {  } { { "PreTrellisNosieGen.bdf" "inst5" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 520 200 352 600 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994587535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst4 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst4\"" {  } { { "PreTrellisNosieGen.bdf" "inst4" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 432 200 352 512 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994587539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst3 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst3\"" {  } { { "PreTrellisNosieGen.bdf" "inst3" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 344 200 352 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994587542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst2 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst2\"" {  } { { "PreTrellisNosieGen.bdf" "inst2" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 256 200 352 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994587545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst1 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst1\"" {  } { { "PreTrellisNosieGen.bdf" "inst1" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 168 200 352 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994587548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst\"" {  } { { "PreTrellisNosieGen.bdf" "inst" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 72 208 360 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994587551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msg_encoder msg_encoder:inst2 " "Elaborating entity \"msg_encoder\" for hierarchy \"msg_encoder:inst2\"" {  } { { "TrellisTopLevel.bdf" "inst2" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 264 -216 0 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994587554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage2 stage2:stage2 " "Elaborating entity \"stage2\" for hierarchy \"stage2:stage2\"" {  } { { "TrellisTopLevel.bdf" "stage2" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 344 520 720 520 "stage2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994587555 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d1_out stage2.v(32) " "Verilog HDL Always Construct warning at stage2.v(32): inferring latch(es) for variable \"d1_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994587557 "|TrellisTopLevel|stage2:stage2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d4_out stage2.v(32) " "Verilog HDL Always Construct warning at stage2.v(32): inferring latch(es) for variable \"d4_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994587557 "|TrellisTopLevel|stage2:stage2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d2_out stage2.v(32) " "Verilog HDL Always Construct warning at stage2.v(32): inferring latch(es) for variable \"d2_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994587557 "|TrellisTopLevel|stage2:stage2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d3_out stage2.v(32) " "Verilog HDL Always Construct warning at stage2.v(32): inferring latch(es) for variable \"d3_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994587558 "|TrellisTopLevel|stage2:stage2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d6_out stage2.v(32) " "Verilog HDL Always Construct warning at stage2.v(32): inferring latch(es) for variable \"d6_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994587558 "|TrellisTopLevel|stage2:stage2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d7_out stage2.v(32) " "Verilog HDL Always Construct warning at stage2.v(32): inferring latch(es) for variable \"d7_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994587558 "|TrellisTopLevel|stage2:stage2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d5_out stage2.v(32) " "Verilog HDL Always Construct warning at stage2.v(32): inferring latch(es) for variable \"d5_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994587558 "|TrellisTopLevel|stage2:stage2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d8_out stage2.v(32) " "Verilog HDL Always Construct warning at stage2.v(32): inferring latch(es) for variable \"d8_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994587558 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[0\] stage2.v(32) " "Inferred latch for \"d8_out\[0\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587558 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[1\] stage2.v(32) " "Inferred latch for \"d8_out\[1\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587558 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[2\] stage2.v(32) " "Inferred latch for \"d8_out\[2\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587558 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[3\] stage2.v(32) " "Inferred latch for \"d8_out\[3\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587558 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[4\] stage2.v(32) " "Inferred latch for \"d8_out\[4\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587562 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[5\] stage2.v(32) " "Inferred latch for \"d8_out\[5\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587562 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[6\] stage2.v(32) " "Inferred latch for \"d8_out\[6\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587562 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[7\] stage2.v(32) " "Inferred latch for \"d8_out\[7\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587562 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[8\] stage2.v(32) " "Inferred latch for \"d8_out\[8\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587562 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[9\] stage2.v(32) " "Inferred latch for \"d8_out\[9\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587562 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[10\] stage2.v(32) " "Inferred latch for \"d8_out\[10\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587562 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[11\] stage2.v(32) " "Inferred latch for \"d8_out\[11\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587562 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[12\] stage2.v(32) " "Inferred latch for \"d8_out\[12\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587563 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[0\] stage2.v(32) " "Inferred latch for \"d5_out\[0\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587563 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[1\] stage2.v(32) " "Inferred latch for \"d5_out\[1\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587564 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[2\] stage2.v(32) " "Inferred latch for \"d5_out\[2\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587564 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[3\] stage2.v(32) " "Inferred latch for \"d5_out\[3\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587564 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[4\] stage2.v(32) " "Inferred latch for \"d5_out\[4\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587564 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[5\] stage2.v(32) " "Inferred latch for \"d5_out\[5\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587564 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[6\] stage2.v(32) " "Inferred latch for \"d5_out\[6\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587564 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[7\] stage2.v(32) " "Inferred latch for \"d5_out\[7\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587564 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[8\] stage2.v(32) " "Inferred latch for \"d5_out\[8\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587564 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[9\] stage2.v(32) " "Inferred latch for \"d5_out\[9\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587564 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[10\] stage2.v(32) " "Inferred latch for \"d5_out\[10\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587564 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[11\] stage2.v(32) " "Inferred latch for \"d5_out\[11\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587564 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[12\] stage2.v(32) " "Inferred latch for \"d5_out\[12\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587565 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[0\] stage2.v(32) " "Inferred latch for \"d7_out\[0\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587565 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[1\] stage2.v(32) " "Inferred latch for \"d7_out\[1\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587565 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[2\] stage2.v(32) " "Inferred latch for \"d7_out\[2\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587566 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[3\] stage2.v(32) " "Inferred latch for \"d7_out\[3\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587566 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[4\] stage2.v(32) " "Inferred latch for \"d7_out\[4\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587568 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[5\] stage2.v(32) " "Inferred latch for \"d7_out\[5\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587569 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[6\] stage2.v(32) " "Inferred latch for \"d7_out\[6\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587569 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[7\] stage2.v(32) " "Inferred latch for \"d7_out\[7\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587569 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[8\] stage2.v(32) " "Inferred latch for \"d7_out\[8\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587569 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[9\] stage2.v(32) " "Inferred latch for \"d7_out\[9\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587569 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[10\] stage2.v(32) " "Inferred latch for \"d7_out\[10\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587570 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[11\] stage2.v(32) " "Inferred latch for \"d7_out\[11\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587570 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[12\] stage2.v(32) " "Inferred latch for \"d7_out\[12\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587570 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[0\] stage2.v(32) " "Inferred latch for \"d6_out\[0\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587570 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[1\] stage2.v(32) " "Inferred latch for \"d6_out\[1\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587570 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[2\] stage2.v(32) " "Inferred latch for \"d6_out\[2\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587570 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[3\] stage2.v(32) " "Inferred latch for \"d6_out\[3\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587570 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[4\] stage2.v(32) " "Inferred latch for \"d6_out\[4\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587570 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[5\] stage2.v(32) " "Inferred latch for \"d6_out\[5\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587570 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[6\] stage2.v(32) " "Inferred latch for \"d6_out\[6\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587570 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[7\] stage2.v(32) " "Inferred latch for \"d6_out\[7\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587570 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[8\] stage2.v(32) " "Inferred latch for \"d6_out\[8\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587570 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[9\] stage2.v(32) " "Inferred latch for \"d6_out\[9\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587570 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[10\] stage2.v(32) " "Inferred latch for \"d6_out\[10\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587571 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[11\] stage2.v(32) " "Inferred latch for \"d6_out\[11\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587571 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[12\] stage2.v(32) " "Inferred latch for \"d6_out\[12\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587572 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[0\] stage2.v(32) " "Inferred latch for \"d3_out\[0\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587572 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[1\] stage2.v(32) " "Inferred latch for \"d3_out\[1\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587572 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[2\] stage2.v(32) " "Inferred latch for \"d3_out\[2\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587572 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[3\] stage2.v(32) " "Inferred latch for \"d3_out\[3\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587572 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[4\] stage2.v(32) " "Inferred latch for \"d3_out\[4\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587572 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[5\] stage2.v(32) " "Inferred latch for \"d3_out\[5\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587573 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[6\] stage2.v(32) " "Inferred latch for \"d3_out\[6\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587573 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[7\] stage2.v(32) " "Inferred latch for \"d3_out\[7\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587573 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[8\] stage2.v(32) " "Inferred latch for \"d3_out\[8\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587573 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[9\] stage2.v(32) " "Inferred latch for \"d3_out\[9\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587573 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[10\] stage2.v(32) " "Inferred latch for \"d3_out\[10\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587573 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[11\] stage2.v(32) " "Inferred latch for \"d3_out\[11\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587573 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[12\] stage2.v(32) " "Inferred latch for \"d3_out\[12\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587573 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[0\] stage2.v(32) " "Inferred latch for \"d2_out\[0\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587573 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[1\] stage2.v(32) " "Inferred latch for \"d2_out\[1\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587573 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[2\] stage2.v(32) " "Inferred latch for \"d2_out\[2\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587573 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[3\] stage2.v(32) " "Inferred latch for \"d2_out\[3\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587573 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[4\] stage2.v(32) " "Inferred latch for \"d2_out\[4\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587574 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[5\] stage2.v(32) " "Inferred latch for \"d2_out\[5\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587574 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[6\] stage2.v(32) " "Inferred latch for \"d2_out\[6\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587574 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[7\] stage2.v(32) " "Inferred latch for \"d2_out\[7\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587574 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[8\] stage2.v(32) " "Inferred latch for \"d2_out\[8\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587574 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[9\] stage2.v(32) " "Inferred latch for \"d2_out\[9\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587574 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[10\] stage2.v(32) " "Inferred latch for \"d2_out\[10\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587574 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[11\] stage2.v(32) " "Inferred latch for \"d2_out\[11\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587574 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[12\] stage2.v(32) " "Inferred latch for \"d2_out\[12\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587574 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[0\] stage2.v(32) " "Inferred latch for \"d4_out\[0\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587574 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[1\] stage2.v(32) " "Inferred latch for \"d4_out\[1\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587574 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[2\] stage2.v(32) " "Inferred latch for \"d4_out\[2\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587574 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[3\] stage2.v(32) " "Inferred latch for \"d4_out\[3\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587574 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[4\] stage2.v(32) " "Inferred latch for \"d4_out\[4\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587575 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[5\] stage2.v(32) " "Inferred latch for \"d4_out\[5\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587575 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[6\] stage2.v(32) " "Inferred latch for \"d4_out\[6\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587575 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[7\] stage2.v(32) " "Inferred latch for \"d4_out\[7\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587575 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[8\] stage2.v(32) " "Inferred latch for \"d4_out\[8\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587575 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[9\] stage2.v(32) " "Inferred latch for \"d4_out\[9\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587575 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[10\] stage2.v(32) " "Inferred latch for \"d4_out\[10\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587575 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[11\] stage2.v(32) " "Inferred latch for \"d4_out\[11\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587575 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[12\] stage2.v(32) " "Inferred latch for \"d4_out\[12\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587575 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[0\] stage2.v(32) " "Inferred latch for \"d1_out\[0\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587575 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[1\] stage2.v(32) " "Inferred latch for \"d1_out\[1\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587575 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[2\] stage2.v(32) " "Inferred latch for \"d1_out\[2\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587575 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[3\] stage2.v(32) " "Inferred latch for \"d1_out\[3\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587575 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[4\] stage2.v(32) " "Inferred latch for \"d1_out\[4\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587575 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[5\] stage2.v(32) " "Inferred latch for \"d1_out\[5\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587576 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[6\] stage2.v(32) " "Inferred latch for \"d1_out\[6\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587576 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[7\] stage2.v(32) " "Inferred latch for \"d1_out\[7\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587576 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[8\] stage2.v(32) " "Inferred latch for \"d1_out\[8\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587576 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[9\] stage2.v(32) " "Inferred latch for \"d1_out\[9\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587576 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[10\] stage2.v(32) " "Inferred latch for \"d1_out\[10\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587576 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[11\] stage2.v(32) " "Inferred latch for \"d1_out\[11\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587576 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[12\] stage2.v(32) " "Inferred latch for \"d1_out\[12\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994587576 "|TrellisTopLevel|stage2:stage2"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage4\|d4_out\[6\] " "LATCH primitive \"stage1:stage4\|d4_out\[6\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage4\|d4_out\[12\] " "LATCH primitive \"stage1:stage4\|d4_out\[12\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage4\|d3_out\[6\] " "LATCH primitive \"stage1:stage4\|d3_out\[6\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage4\|d3_out\[12\] " "LATCH primitive \"stage1:stage4\|d3_out\[12\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage4\|d2_out\[6\] " "LATCH primitive \"stage1:stage4\|d2_out\[6\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage4\|d1_out\[6\] " "LATCH primitive \"stage1:stage4\|d1_out\[6\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d8_out\[12\] " "LATCH primitive \"stage2:stage3\|d8_out\[12\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d8_out\[6\] " "LATCH primitive \"stage2:stage3\|d8_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d5_out\[6\] " "LATCH primitive \"stage2:stage3\|d5_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d5_out\[12\] " "LATCH primitive \"stage2:stage3\|d5_out\[12\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d7_out\[6\] " "LATCH primitive \"stage2:stage3\|d7_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d7_out\[12\] " "LATCH primitive \"stage2:stage3\|d7_out\[12\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d6_out\[6\] " "LATCH primitive \"stage2:stage3\|d6_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d6_out\[12\] " "LATCH primitive \"stage2:stage3\|d6_out\[12\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d3_out\[6\] " "LATCH primitive \"stage2:stage3\|d3_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d2_out\[6\] " "LATCH primitive \"stage2:stage3\|d2_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d4_out\[6\] " "LATCH primitive \"stage2:stage3\|d4_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d1_out\[6\] " "LATCH primitive \"stage2:stage3\|d1_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d8_out\[12\] " "LATCH primitive \"stage2:stage2\|d8_out\[12\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d8_out\[6\] " "LATCH primitive \"stage2:stage2\|d8_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d5_out\[6\] " "LATCH primitive \"stage2:stage2\|d5_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d5_out\[12\] " "LATCH primitive \"stage2:stage2\|d5_out\[12\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d7_out\[6\] " "LATCH primitive \"stage2:stage2\|d7_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d7_out\[12\] " "LATCH primitive \"stage2:stage2\|d7_out\[12\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d6_out\[6\] " "LATCH primitive \"stage2:stage2\|d6_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d6_out\[12\] " "LATCH primitive \"stage2:stage2\|d6_out\[12\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d3_out\[6\] " "LATCH primitive \"stage2:stage2\|d3_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587766 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d2_out\[6\] " "LATCH primitive \"stage2:stage2\|d2_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587766 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d4_out\[6\] " "LATCH primitive \"stage2:stage2\|d4_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587766 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d1_out\[6\] " "LATCH primitive \"stage2:stage2\|d1_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587766 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage1\|d2_out\[6\] " "LATCH primitive \"stage1:stage1\|d2_out\[6\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage1\|d1_out\[6\] " "LATCH primitive \"stage1:stage1\|d1_out\[6\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage1\|d3_out\[6\] " "LATCH primitive \"stage1:stage1\|d3_out\[6\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage1\|d3_out\[12\] " "LATCH primitive \"stage1:stage1\|d3_out\[12\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage1\|d4_out\[6\] " "LATCH primitive \"stage1:stage1\|d4_out\[6\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage1\|d4_out\[12\] " "LATCH primitive \"stage1:stage1\|d4_out\[12\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994587993 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "stage2:stage2\|d1_out\[12\] stage2:stage2\|d4_out\[12\] " "Duplicate LATCH primitive \"stage2:stage2\|d1_out\[12\]\" merged with LATCH primitive \"stage2:stage2\|d4_out\[12\]\"" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994588258 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "stage2:stage3\|d4_out\[12\] stage2:stage3\|d1_out\[12\] " "Duplicate LATCH primitive \"stage2:stage3\|d4_out\[12\]\" merged with LATCH primitive \"stage2:stage3\|d1_out\[12\]\"" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994588258 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1523994588258 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "msg_e\[6\] GND " "Pin \"msg_e\[6\]\" is stuck at GND" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 120 96 272 136 "msg_e\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523994588378 "|TrellisTopLevel|msg_e[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "msg_e\[5\] GND " "Pin \"msg_e\[5\]\" is stuck at GND" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 120 96 272 136 "msg_e\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523994588378 "|TrellisTopLevel|msg_e[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "msg_e\[4\] VCC " "Pin \"msg_e\[4\]\" is stuck at VCC" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 120 96 272 136 "msg_e\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523994588378 "|TrellisTopLevel|msg_e[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "msg_e\[3\] GND " "Pin \"msg_e\[3\]\" is stuck at GND" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 120 96 272 136 "msg_e\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523994588378 "|TrellisTopLevel|msg_e[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "msg_e\[2\] GND " "Pin \"msg_e\[2\]\" is stuck at GND" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 120 96 272 136 "msg_e\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523994588378 "|TrellisTopLevel|msg_e[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "msg_e\[1\] GND " "Pin \"msg_e\[1\]\" is stuck at GND" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 120 96 272 136 "msg_e\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523994588378 "|TrellisTopLevel|msg_e[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "msg_e\[0\] GND " "Pin \"msg_e\[0\]\" is stuck at GND" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 120 96 272 136 "msg_e\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523994588378 "|TrellisTopLevel|msg_e[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1523994588378 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "198 " "198 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1523994588405 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Viterbi_Implementation/Lab3/output_files/Viterbi_decoder.map.smsg " "Generated suppressed messages file C:/Viterbi_Implementation/Lab3/output_files/Viterbi_decoder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1523994588463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523994588532 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523994588532 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523994588553 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523994588553 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523994588553 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523994588553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523994588583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 17 15:49:48 2018 " "Processing ended: Tue Apr 17 15:49:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523994588583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523994588583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523994588583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523994588583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523994590937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523994590938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 17 15:49:49 2018 " "Processing started: Tue Apr 17 15:49:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523994590938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1523994590938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Viterbi_decoder -c Viterbi_decoder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Viterbi_decoder -c Viterbi_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1523994590938 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1523994590992 ""}
{ "Info" "0" "" "Project  = Viterbi_decoder" {  } {  } 0 0 "Project  = Viterbi_decoder" 0 0 "Fitter" 0 0 1523994590993 ""}
{ "Info" "0" "" "Revision = Viterbi_decoder" {  } {  } 0 0 "Revision = Viterbi_decoder" 0 0 "Fitter" 0 0 1523994590993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1523994591046 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Viterbi_decoder EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Viterbi_decoder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1523994591504 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523994591544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523994591544 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1523994591601 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523994592054 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523994592054 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1523994592054 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Viterbi_Implementation/Lab3/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523994592056 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Viterbi_Implementation/Lab3/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523994592056 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Viterbi_Implementation/Lab3/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523994592056 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1523994592056 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Viterbi_decoder.sdc " "Synopsys Design Constraints File file not found: 'Viterbi_decoder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1523994592236 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1523994592237 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1523994592237 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1523994592237 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1523994592238 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1523994592238 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523994592239 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523994592239 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523994592239 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523994592239 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1523994592239 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1523994592239 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1523994592239 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1523994592240 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1523994592240 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1523994592240 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523994592245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1523994592926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523994592987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1523994592993 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1523994593230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523994593230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1523994593272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X43_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11" {  } { { "loc" "" { Generic "C:/Viterbi_Implementation/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} 33 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1523994593853 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1523994593853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523994594023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1523994594025 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1523994594025 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1523994594025 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1523994594031 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523994594033 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m_hat\[7\] 0 " "Pin \"m_hat\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523994594034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m_hat\[6\] 0 " "Pin \"m_hat\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523994594034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m_hat\[5\] 0 " "Pin \"m_hat\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523994594034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m_hat\[4\] 0 " "Pin \"m_hat\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523994594034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m_hat\[3\] 0 " "Pin \"m_hat\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523994594034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m_hat\[2\] 0 " "Pin \"m_hat\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523994594034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m_hat\[1\] 0 " "Pin \"m_hat\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523994594034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m_hat\[0\] 0 " "Pin \"m_hat\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523994594034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msg_e\[7\] 0 " "Pin \"msg_e\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523994594034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msg_e\[6\] 0 " "Pin \"msg_e\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523994594034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msg_e\[5\] 0 " "Pin \"msg_e\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523994594034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msg_e\[4\] 0 " "Pin \"msg_e\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523994594034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msg_e\[3\] 0 " "Pin \"msg_e\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523994594034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msg_e\[2\] 0 " "Pin \"msg_e\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523994594034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msg_e\[1\] 0 " "Pin \"msg_e\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523994594034 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msg_e\[0\] 0 " "Pin \"msg_e\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523994594034 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1523994594034 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523994594096 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523994594103 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523994594182 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523994594451 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1523994594520 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Viterbi_Implementation/Lab3/output_files/Viterbi_decoder.fit.smsg " "Generated suppressed messages file C:/Viterbi_Implementation/Lab3/output_files/Viterbi_decoder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1523994594579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1230 " "Peak virtual memory: 1230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523994594652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 17 15:49:54 2018 " "Processing ended: Tue Apr 17 15:49:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523994594652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523994594652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523994594652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1523994594652 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1523994596856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523994596857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 17 15:49:55 2018 " "Processing started: Tue Apr 17 15:49:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523994596857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1523994596857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Viterbi_decoder -c Viterbi_decoder " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Viterbi_decoder -c Viterbi_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1523994596858 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1523994597918 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1523994597968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523994598385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 17 15:49:58 2018 " "Processing ended: Tue Apr 17 15:49:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523994598385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523994598385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523994598385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1523994598385 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1523994598989 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1523994600811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523994600811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 17 15:49:59 2018 " "Processing started: Tue Apr 17 15:49:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523994600811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523994600811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Viterbi_decoder -c Viterbi_decoder " "Command: quartus_sta Viterbi_decoder -c Viterbi_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523994600812 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1523994600871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1523994600971 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1523994601012 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1523994601012 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Viterbi_decoder.sdc " "Synopsys Design Constraints File file not found: 'Viterbi_decoder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1523994601090 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1523994601090 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1523994601090 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1523994601090 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1523994601091 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1523994601095 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1523994601096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523994601097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523994601101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523994601103 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523994601104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523994601106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523994601106 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1523994601111 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1523994601112 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1523994601122 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1523994601122 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1523994601123 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523994601124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523994601126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523994601127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523994601129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523994601130 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1523994601136 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1523994601144 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1523994601144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523994601162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 17 15:50:01 2018 " "Processing ended: Tue Apr 17 15:50:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523994601162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523994601162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523994601162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523994601162 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 76 s " "Quartus II Full Compilation was successful. 0 errors, 76 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523994601759 ""}
