module Dreg ( input Clk, Load, Reset, D,
				  output Q);
always @ (posedge Clk or posedge Reset ) 
begin 
	Q <= Q;
	if (Reset) 
		Q <= 1'b0;
	else 
		if (Load) 
		Q <= D;
end
endmodule