module rv32i_ALU(a, b, op, res, taken);
input[31:0] a, b;
input[5:0] op;
reg output [31:0] res;
reg taken;

always @(op)
begin
	case(op)
	6'b000001: //addition mode
	begin
	res<=a+b;
	taken<=0;
	end
	6'b000010: //subtraction mode
	begin
	res<=a-b;
	taken<=0;
	end
	default:
	begin
	res<=0;
	taken<=0;
	end
	endcase
end

end module
