<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: Udma_ChRxPrms Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structUdma__ChRxPrms.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Udma_ChRxPrms Struct Reference<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__UDMA__MODULE.html">APIs for UDMA</a> &raquo; <a class="el" href="group__DRV__UDMA__CH__MODULE.html">UDMA Channel API</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UDMA RX channel parameters. </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a4e5b305a12904c60cb4d006b1f27b608"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html#a4e5b305a12904c60cb4d006b1f27b608">pauseOnError</a></td></tr>
<tr class="separator:a4e5b305a12904c60cb4d006b1f27b608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad80257da57ad6ef85fe1f3d1b5e34f26"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html#ad80257da57ad6ef85fe1f3d1b5e34f26">addrType</a></td></tr>
<tr class="separator:ad80257da57ad6ef85fe1f3d1b5e34f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa007f72f3f08af407bb775af3f5d2da"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html#aaa007f72f3f08af407bb775af3f5d2da">chanType</a></td></tr>
<tr class="separator:aaa007f72f3f08af407bb775af3f5d2da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab216f2eff4c76aa2e616751e0e1caba9"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html#ab216f2eff4c76aa2e616751e0e1caba9">fetchWordSize</a></td></tr>
<tr class="separator:ab216f2eff4c76aa2e616751e0e1caba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a194b7783fcdbb6f70a4ae6f24188f5bb"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html#a194b7783fcdbb6f70a4ae6f24188f5bb">busPriority</a></td></tr>
<tr class="separator:a194b7783fcdbb6f70a4ae6f24188f5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61baee428e75b3fbcaef0ec316dd869"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html#ad61baee428e75b3fbcaef0ec316dd869">busQos</a></td></tr>
<tr class="separator:ad61baee428e75b3fbcaef0ec316dd869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e4be0537019f06f0c66ebee7101388"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html#ac5e4be0537019f06f0c66ebee7101388">busOrderId</a></td></tr>
<tr class="separator:ac5e4be0537019f06f0c66ebee7101388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8575be1ffe9572eb994fdb90661abb0"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html#af8575be1ffe9572eb994fdb90661abb0">dmaPriority</a></td></tr>
<tr class="separator:af8575be1ffe9572eb994fdb90661abb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a4db428866f933791def74f16728404"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html#a0a4db428866f933791def74f16728404">flowIdFwRangeStart</a></td></tr>
<tr class="separator:a0a4db428866f933791def74f16728404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae90898fd2df07fdfdd7e354115ee1250"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html#ae90898fd2df07fdfdd7e354115ee1250">flowIdFwRangeCnt</a></td></tr>
<tr class="separator:ae90898fd2df07fdfdd7e354115ee1250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac87b9fa2e84ea60a42280f1c99c858ea"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html#ac87b9fa2e84ea60a42280f1c99c858ea">flowEInfoPresent</a></td></tr>
<tr class="separator:ac87b9fa2e84ea60a42280f1c99c858ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1124386e1536ac17c8a3e98f06d8ef7"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html#ab1124386e1536ac17c8a3e98f06d8ef7">flowPsInfoPresent</a></td></tr>
<tr class="separator:ab1124386e1536ac17c8a3e98f06d8ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e3219517802767227132b02e7ba37f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html#ae7e3219517802767227132b02e7ba37f">flowErrorHandling</a></td></tr>
<tr class="separator:ae7e3219517802767227132b02e7ba37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91f4d2701770c5a5950f2e83eb919e18"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html#a91f4d2701770c5a5950f2e83eb919e18">flowSopOffset</a></td></tr>
<tr class="separator:a91f4d2701770c5a5950f2e83eb919e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1fa368cd04cf286207374341c93d39b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html#aa1fa368cd04cf286207374341c93d39b">ignoreShortPkts</a></td></tr>
<tr class="separator:aa1fa368cd04cf286207374341c93d39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a3c8cd9ab0a2459ef6c1e61ca82c3cd"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html#a7a3c8cd9ab0a2459ef6c1e61ca82c3cd">ignoreLongPkts</a></td></tr>
<tr class="separator:a7a3c8cd9ab0a2459ef6c1e61ca82c3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa10020ad0e4c1926374cf2247e511b64"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html#aa10020ad0e4c1926374cf2247e511b64">configDefaultFlow</a></td></tr>
<tr class="separator:aa10020ad0e4c1926374cf2247e511b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5652fd6f59c7a266e03332b48dac4567"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html#a5652fd6f59c7a266e03332b48dac4567">burstSize</a></td></tr>
<tr class="separator:a5652fd6f59c7a266e03332b48dac4567"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a4e5b305a12904c60cb4d006b1f27b608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e5b305a12904c60cb4d006b1f27b608">&#9670;&nbsp;</a></span>pauseOnError</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Udma_ChRxPrms::pauseOnError</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[IN] Bool: When set (TRUE), pause channel on error </p>

</div>
</div>
<a id="ad80257da57ad6ef85fe1f3d1b5e34f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad80257da57ad6ef85fe1f3d1b5e34f26">&#9670;&nbsp;</a></span>addrType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Udma_ChRxPrms::addrType</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[IN] Address type for this channel. Refer <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#aa34f68af5b599d0a160905aa79636a71">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_atype</a> </p>

</div>
</div>
<a id="aaa007f72f3f08af407bb775af3f5d2da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa007f72f3f08af407bb775af3f5d2da">&#9670;&nbsp;</a></span>chanType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Udma_ChRxPrms::chanType</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[IN] Channel type. Refer <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a8c8c0b71fa3f7cd4ffd73c993f1f3d75">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_chan_type</a> </p>

</div>
</div>
<a id="ab216f2eff4c76aa2e616751e0e1caba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab216f2eff4c76aa2e616751e0e1caba9">&#9670;&nbsp;</a></span>fetchWordSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t Udma_ChRxPrms::fetchWordSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[IN] Descriptor/TR Size in 32-bit words </p>

</div>
</div>
<a id="a194b7783fcdbb6f70a4ae6f24188f5bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a194b7783fcdbb6f70a4ae6f24188f5bb">&#9670;&nbsp;</a></span>busPriority</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Udma_ChRxPrms::busPriority</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[IN] 3-bit priority value (0=highest, 7=lowest) </p>

</div>
</div>
<a id="ad61baee428e75b3fbcaef0ec316dd869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad61baee428e75b3fbcaef0ec316dd869">&#9670;&nbsp;</a></span>busQos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Udma_ChRxPrms::busQos</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[IN] 3-bit qos value (0=highest, 7=lowest) </p>

</div>
</div>
<a id="ac5e4be0537019f06f0c66ebee7101388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5e4be0537019f06f0c66ebee7101388">&#9670;&nbsp;</a></span>busOrderId</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Udma_ChRxPrms::busOrderId</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[IN] 4-bit orderid value </p>

</div>
</div>
<a id="af8575be1ffe9572eb994fdb90661abb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8575be1ffe9572eb994fdb90661abb0">&#9670;&nbsp;</a></span>dmaPriority</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Udma_ChRxPrms::dmaPriority</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[IN] This field selects which scheduling bin the channel will be placed in for bandwidth allocation of the Tx DMA units. Refer <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#ae9bdc2f14363a5ed2b15e868e446a5a5">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_sched_priority</a> </p>

</div>
</div>
<a id="a0a4db428866f933791def74f16728404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a4db428866f933791def74f16728404">&#9670;&nbsp;</a></span>flowIdFwRangeStart</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t Udma_ChRxPrms::flowIdFwRangeStart</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[IN] Starting flow ID value for firewall check </p>

</div>
</div>
<a id="ae90898fd2df07fdfdd7e354115ee1250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae90898fd2df07fdfdd7e354115ee1250">&#9670;&nbsp;</a></span>flowIdFwRangeCnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t Udma_ChRxPrms::flowIdFwRangeCnt</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[IN] Number of valid flow ID's starting from flowIdFwRangeStart for firewall check </p>

</div>
</div>
<a id="ac87b9fa2e84ea60a42280f1c99c858ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac87b9fa2e84ea60a42280f1c99c858ea">&#9670;&nbsp;</a></span>flowEInfoPresent</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Udma_ChRxPrms::flowEInfoPresent</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[IN] default flow config parameter for EPIB Refer <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a50d2435fd8c1027a023c2ef41cdfd16e">tisci_msg_rm_udmap_flow_cfg_req::rx_einfo_present</a> </p>

</div>
</div>
<a id="ab1124386e1536ac17c8a3e98f06d8ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1124386e1536ac17c8a3e98f06d8ef7">&#9670;&nbsp;</a></span>flowPsInfoPresent</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Udma_ChRxPrms::flowPsInfoPresent</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[IN] default flow config parameter for psInfo Refer <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a1c3fae08f63438cb0a073ead24bc5916">tisci_msg_rm_udmap_flow_cfg_req::rx_psinfo_present</a> </p>

</div>
</div>
<a id="ae7e3219517802767227132b02e7ba37f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e3219517802767227132b02e7ba37f">&#9670;&nbsp;</a></span>flowErrorHandling</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Udma_ChRxPrms::flowErrorHandling</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[IN] default flow config parameter for Error Handling Refer <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#af006db4c4e9381fa152cbf1a5cf3a93a">tisci_msg_rm_udmap_flow_cfg_req::rx_error_handling</a> </p>

</div>
</div>
<a id="a91f4d2701770c5a5950f2e83eb919e18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91f4d2701770c5a5950f2e83eb919e18">&#9670;&nbsp;</a></span>flowSopOffset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Udma_ChRxPrms::flowSopOffset</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[IN] default flow config parameter for SOP offset Refer <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a63a25d30f6d311459c4fe7696bff485c">tisci_msg_rm_udmap_flow_cfg_req::rx_sop_offset</a> </p>

</div>
</div>
<a id="aa1fa368cd04cf286207374341c93d39b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1fa368cd04cf286207374341c93d39b">&#9670;&nbsp;</a></span>ignoreShortPkts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Udma_ChRxPrms::ignoreShortPkts</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[IN] Bool: This field controls whether or not short packets will be treated as exceptions (FALSE) or ignored (TRUE) for the channel. This field is only used when the channel is in split UTC mode. </p>

</div>
</div>
<a id="a7a3c8cd9ab0a2459ef6c1e61ca82c3cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a3c8cd9ab0a2459ef6c1e61ca82c3cd">&#9670;&nbsp;</a></span>ignoreLongPkts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Udma_ChRxPrms::ignoreLongPkts</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[IN] Bool: This field controls whether or not long packets will be treated as exceptions (FALSE) or ignored (TRUE) for the channel. This field is only used when the channel is in split UTC mode. </p>

</div>
</div>
<a id="aa10020ad0e4c1926374cf2247e511b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa10020ad0e4c1926374cf2247e511b64">&#9670;&nbsp;</a></span>configDefaultFlow</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Udma_ChRxPrms::configDefaultFlow</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[IN] Bool: This field controls whether or not to program the default flow. TRUE - Configures the default flow equal to the RX channel number FALSE - Doesn't configure the default flow of channel. The caller can allocate and use other generic flows or get the default flow handle and configure the flow using <a class="el" href="group__DRV__UDMA__FLOW__MODULE.html#gaf6f518712a7b7b8ed9c215acc5a88bdb" title="This API configures the flow configurations.">Udma_flowConfig</a> API at a later point of time </p>

</div>
</div>
<a id="a5652fd6f59c7a266e03332b48dac4567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5652fd6f59c7a266e03332b48dac4567">&#9670;&nbsp;</a></span>burstSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Udma_ChRxPrms::burstSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[IN] Specifies the nominal burst size and alignment for data transfers on this channel. Refer <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a11857a688d8fb39b3002f58e88d98332">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_burst_size</a>. Note1: This parameter should be set less than or equal to the FIFO depth parameter set for UTC channel i.e. fifoDepth &gt;= burstSize Note2: In case of packet mode TX channels, the Tx fifoDepth must be at least 2 PSI-L data phases (32 bytes) larger than the burst size given in this field in order to hold the packet info and extended packet info header which is placed at the front of the data packet in addition to the payload i.e. fifoDepth &gt;= (burstSize + 32 bytes)</p>
<p>Below are the supported burst sizes for various channel types Normal Capacity Channel - 64 bytes High Capacity Channel - 64, 128 or 256 bytes Ultra High Capacity Channel - 64, 128 or 256 bytes </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structUdma__ChRxPrms.html">Udma_ChRxPrms</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
