<html><body><samp><pre>
<!@TC:1686987824>
#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: XPS-NICK

# Sat Jun 17 08:43:44 2023

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1686987825> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q4p1, Build 517R, built Oct 30 2017</a>
@N: : <!@TM:1686987825> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: : <!@TM:1686987825> | : Running Verilog Compiler in System Verilog mode 
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\clk_div.v" (library work)
@I::"C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\PLL_main\PLL_main.v" (library work)
@I::"C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v" (library work)
@I::"C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\spi_master.v" (library work)
@I::"C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\SPI_Master_With_Single_CS.v" (library work)
@I::"C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\fifo_256x8_igloo.v" (library work)
@I::"C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE.v" (library work)
@I::"C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v" (library work)
@I:"C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v":"C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\command_vars.v" (library work)
@I::"C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v" (library work)
Verilog syntax check successful!
File C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\command_vars.v changed - recompiling
File C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\command_vars.v changed - recompiling
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\command_vars.v:1:0:1:9:@N:CG364:@XP_MSG">command_vars.v(1)</a><!@TM:1686987825> | Synthesizing module work_C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v_unit in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\command_vars.v:1:0:1:9:@N:CG364:@XP_MSG">command_vars.v(1)</a><!@TM:1686987825> | Synthesizing module work_C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v_unit in library work.

Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:1953:7:1953:11:@N:CG364:@XP_MSG">igloo.v(1953)</a><!@TM:1686987825> | Synthesizing module BUFF in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:1386:7:1386:13:@N:CG364:@XP_MSG">igloo.v(1386)</a><!@TM:1686987825> | Synthesizing module NAND3C in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:1929:7:1929:11:@N:CG364:@XP_MSG">igloo.v(1929)</a><!@TM:1686987825> | Synthesizing module XOR2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:2:7:2:11:@N:CG364:@XP_MSG">igloo.v(2)</a><!@TM:1686987825> | Synthesizing module AND2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:1996:7:1996:13:@N:CG364:@XP_MSG">igloo.v(1996)</a><!@TM:1686987825> | Synthesizing module RAM4K9 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:86:7:86:10:@N:CG364:@XP_MSG">igloo.v(86)</a><!@TM:1686987825> | Synthesizing module AO1 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:1905:7:1905:12:@N:CG364:@XP_MSG">igloo.v(1905)</a><!@TM:1686987825> | Synthesizing module XNOR2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:1325:7:1325:10:@N:CG364:@XP_MSG">igloo.v(1325)</a><!@TM:1686987825> | Synthesizing module MX2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:929:7:929:13:@N:CG364:@XP_MSG">igloo.v(929)</a><!@TM:1686987825> | Synthesizing module DFN1C0 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:977:7:977:15:@N:CG364:@XP_MSG">igloo.v(977)</a><!@TM:1686987825> | Synthesizing module DFN1E1C0 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:1283:7:1283:10:@N:CG364:@XP_MSG">igloo.v(1283)</a><!@TM:1686987825> | Synthesizing module INV in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:1464:7:1464:10:@N:CG364:@XP_MSG">igloo.v(1464)</a><!@TM:1686987825> | Synthesizing module OR2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:20:7:20:11:@N:CG364:@XP_MSG">igloo.v(20)</a><!@TM:1686987825> | Synthesizing module AND3 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:1380:7:1380:13:@N:CG364:@XP_MSG">igloo.v(1380)</a><!@TM:1686987825> | Synthesizing module NAND3B in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:1482:7:1482:10:@N:CG364:@XP_MSG">igloo.v(1482)</a><!@TM:1686987825> | Synthesizing module OR3 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:1001:7:1001:13:@N:CG364:@XP_MSG">igloo.v(1001)</a><!@TM:1686987825> | Synthesizing module DFN1P0 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:1368:7:1368:12:@N:CG364:@XP_MSG">igloo.v(1368)</a><!@TM:1686987825> | Synthesizing module NAND3 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:1374:7:1374:13:@N:CG364:@XP_MSG">igloo.v(1374)</a><!@TM:1686987825> | Synthesizing module NAND3A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:8:7:8:12:@N:CG364:@XP_MSG">igloo.v(8)</a><!@TM:1686987825> | Synthesizing module AND2A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:1349:7:1349:12:@N:CG364:@XP_MSG">igloo.v(1349)</a><!@TM:1686987825> | Synthesizing module NAND2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:1398:7:1398:12:@N:CG364:@XP_MSG">igloo.v(1398)</a><!@TM:1686987825> | Synthesizing module NOR2A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:1163:7:1163:10:@N:CG364:@XP_MSG">igloo.v(1163)</a><!@TM:1686987825> | Synthesizing module GND in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v:1864:7:1864:10:@N:CG364:@XP_MSG">igloo.v(1864)</a><!@TM:1686987825> | Synthesizing module VCC in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:5:7:5:22:@N:CG364:@XP_MSG">FIFO_INPUT_SAVE.v(5)</a><!@TM:1686987825> | Synthesizing module FIFO_INPUT_SAVE in library work.

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1324:9:1324:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1324)</a><!@TM:1686987825> | Removing instance AND2_97 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1322:8:1322:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1322)</a><!@TM:1686987825> | Removing instance MX2_82 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1320:8:1320:13:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1320)</a><!@TM:1686987825> | Removing instance MX2_9 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1317:8:1317:13:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1317)</a><!@TM:1686987825> | Removing instance MX2_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1311:13:1311:23:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1311)</a><!@TM:1686987825> | Removing instance DFN1E1C0_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1306:11:1306:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1306)</a><!@TM:1686987825> | Removing instance \DFN1C0_RGRY[9] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1304:9:1304:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1304)</a><!@TM:1686987825> | Removing instance XOR2_69 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1298:8:1298:13:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1298)</a><!@TM:1686987825> | Removing instance INV_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1297:8:1297:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1297)</a><!@TM:1686987825> | Removing instance INV_27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1296:9:1296:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1296)</a><!@TM:1686987825> | Removing instance AND2_25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1292:8:1292:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1292)</a><!@TM:1686987825> | Removing instance MX2_36 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1290:9:1290:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1290)</a><!@TM:1686987825> | Removing instance XOR2_91 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1243:9:1243:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1243)</a><!@TM:1686987825> | Removing instance AND2_41 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1239:9:1239:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1239)</a><!@TM:1686987825> | Removing instance XOR2_73 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1210:11:1210:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1210)</a><!@TM:1686987825> | Removing instance \DFN1C0_WGRY[4] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1205:9:1205:15:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1205)</a><!@TM:1686987825> | Removing instance AND2_8 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1200:9:1200:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1200)</a><!@TM:1686987825> | Removing instance AND2_67 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1190:8:1190:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1190)</a><!@TM:1686987825> | Removing instance MX2_30 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1186:11:1186:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1186)</a><!@TM:1686987825> | Removing instance \DFN1C0_WGRY[7] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1184:8:1184:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1184)</a><!@TM:1686987825> | Removing instance MX2_79 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1182:11:1182:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1182)</a><!@TM:1686987825> | Removing instance \DFN1C0_WGRY[6] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1177:8:1177:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1177)</a><!@TM:1686987825> | Removing instance MX2_95 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1173:9:1173:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1173)</a><!@TM:1686987825> | Removing instance XOR2_60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1168:8:1168:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1168)</a><!@TM:1686987825> | Removing instance MX2_55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1166:8:1166:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1166)</a><!@TM:1686987825> | Removing instance MX2_48 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1164:8:1164:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1164)</a><!@TM:1686987825> | Removing instance MX2_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1158:8:1158:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1158)</a><!@TM:1686987825> | Removing instance MX2_41 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1156:9:1156:15:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1156)</a><!@TM:1686987825> | Removing instance XOR2_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1145:9:1145:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1145)</a><!@TM:1686987825> | Removing instance XOR2_38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1142:9:1142:15:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1142)</a><!@TM:1686987825> | Removing instance AND2_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1136:8:1136:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1136)</a><!@TM:1686987825> | Removing instance AO1_16 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1130:11:1130:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1130)</a><!@TM:1686987825> | Removing instance \DFN1C0_WGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1126:9:1126:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1126)</a><!@TM:1686987825> | Removing instance AND2_68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1124:9:1124:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1124)</a><!@TM:1686987825> | Removing instance XOR2_97 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1122:8:1122:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1122)</a><!@TM:1686987825> | Removing instance MX2_20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1120:11:1120:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1120)</a><!@TM:1686987825> | Removing instance \DFN1C0_RGRY[2] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1112:9:1112:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1112)</a><!@TM:1686987825> | Removing instance AND2_48 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1111:9:1111:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1111)</a><!@TM:1686987825> | Removing instance AND2_24 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1110:9:1110:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1110)</a><!@TM:1686987825> | Removing instance XOR2_99 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1102:8:1102:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1102)</a><!@TM:1686987825> | Removing instance MX2_19 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1096:8:1096:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1096)</a><!@TM:1686987825> | Removing instance MX2_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1094:11:1094:27:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1094)</a><!@TM:1686987825> | Removing instance \DFN1C0_WGRY[10] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1091:9:1091:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1091)</a><!@TM:1686987825> | Removing instance XOR2_82 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1088:9:1088:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1088)</a><!@TM:1686987825> | Removing instance XOR2_64 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1082:8:1082:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1082)</a><!@TM:1686987825> | Removing instance INV_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1076:9:1076:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1076)</a><!@TM:1686987825> | Removing instance AND2_62 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1066:8:1066:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1066)</a><!@TM:1686987825> | Removing instance MX2_12 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1060:9:1060:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1060)</a><!@TM:1686987825> | Removing instance AND2_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1053:8:1053:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1053)</a><!@TM:1686987825> | Removing instance MX2_99 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1048:8:1048:13:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1048)</a><!@TM:1686987825> | Removing instance MX2_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1041:11:1041:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1041)</a><!@TM:1686987825> | Removing instance \DFN1C0_RGRY[4] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1036:9:1036:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1036)</a><!@TM:1686987825> | Removing instance XOR2_90 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1034:8:1034:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1034)</a><!@TM:1686987825> | Removing instance MX2_47 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1024:8:1024:15:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1024)</a><!@TM:1686987825> | Removing instance MX2_103 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1015:11:1015:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1015)</a><!@TM:1686987825> | Removing instance \DFN1C0_RGRY[7] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1009:11:1009:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1009)</a><!@TM:1686987825> | Removing instance \DFN1C0_RGRY[6] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1007:9:1007:15:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1007)</a><!@TM:1686987825> | Removing instance XOR2_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:1005:11:1005:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(1005)</a><!@TM:1686987825> | Removing instance \DFN1C0_WGRY[3] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:999:8:999:13:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(999)</a><!@TM:1686987825> | Removing instance INV_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:997:9:997:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(997)</a><!@TM:1686987825> | Removing instance AND2_35 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:957:9:957:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(957)</a><!@TM:1686987825> | Removing instance XOR2_95 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:949:9:949:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(949)</a><!@TM:1686987825> | Removing instance AND2_86 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:946:9:946:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(946)</a><!@TM:1686987825> | Removing instance AND2_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:944:8:944:13:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(944)</a><!@TM:1686987825> | Removing instance MX2_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:933:11:933:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(933)</a><!@TM:1686987825> | Removing instance \DFN1C0_RGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:919:8:919:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(919)</a><!@TM:1686987825> | Removing instance MX2_46 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:902:9:902:15:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(902)</a><!@TM:1686987825> | Removing instance BUFF_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:896:8:896:13:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(896)</a><!@TM:1686987825> | Removing instance INV_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:885:9:885:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(885)</a><!@TM:1686987825> | Removing instance AND2_29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:884:9:884:15:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(884)</a><!@TM:1686987825> | Removing instance BUFF_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:882:8:882:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(882)</a><!@TM:1686987825> | Removing instance AO1_32 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:880:9:880:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(880)</a><!@TM:1686987825> | Removing instance XOR2_87 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:878:8:878:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(878)</a><!@TM:1686987825> | Removing instance AO1_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:872:9:872:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(872)</a><!@TM:1686987825> | Removing instance XOR2_17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:870:8:870:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(870)</a><!@TM:1686987825> | Removing instance MX2_25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:868:8:868:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(868)</a><!@TM:1686987825> | Removing instance MX2_68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:858:9:858:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(858)</a><!@TM:1686987825> | Removing instance XOR2_68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:855:9:855:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(855)</a><!@TM:1686987825> | Removing instance XOR2_83 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:849:9:849:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(849)</a><!@TM:1686987825> | Removing instance AND2_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:848:8:848:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(848)</a><!@TM:1686987825> | Removing instance MX2_71 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:843:9:843:15:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(843)</a><!@TM:1686987825> | Removing instance XOR2_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:839:11:839:27:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(839)</a><!@TM:1686987825> | Removing instance \DFN1C0_WGRY[12] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:837:9:837:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(837)</a><!@TM:1686987825> | Removing instance XOR2_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:836:8:836:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(836)</a><!@TM:1686987825> | Removing instance INV_18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:825:9:825:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(825)</a><!@TM:1686987825> | Removing instance AND2_88 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:823:11:823:27:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(823)</a><!@TM:1686987825> | Removing instance \DFN1C0_RGRY[10] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:821:9:821:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(821)</a><!@TM:1686987825> | Removing instance AND2_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:815:11:815:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(815)</a><!@TM:1686987825> | Removing instance \DFN1C0_RGRY[3] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:807:9:807:15:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(807)</a><!@TM:1686987825> | Removing instance AND2_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:778:8:778:15:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(778)</a><!@TM:1686987825> | Removing instance MX2_101 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:764:8:764:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(764)</a><!@TM:1686987825> | Removing instance MX2_73 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:762:11:762:27:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(762)</a><!@TM:1686987825> | Removing instance \DFN1C0_RGRY[11] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:751:8:751:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(751)</a><!@TM:1686987825> | Removing instance MX2_18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:745:9:745:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(745)</a><!@TM:1686987825> | Removing instance AND2_74 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:743:9:743:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(743)</a><!@TM:1686987825> | Removing instance AND2_14 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:741:9:741:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(741)</a><!@TM:1686987825> | Removing instance AND2_27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:729:8:729:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(729)</a><!@TM:1686987825> | Removing instance MX2_32 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:712:8:712:13:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(712)</a><!@TM:1686987825> | Removing instance MX2_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:711:9:711:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(711)</a><!@TM:1686987825> | Removing instance XOR2_85 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:709:8:709:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(709)</a><!@TM:1686987825> | Removing instance MX2_29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:703:9:703:15:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(703)</a><!@TM:1686987825> | Removing instance AND2_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:702:8:702:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(702)</a><!@TM:1686987825> | Removing instance MX2_67 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:698:8:698:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(698)</a><!@TM:1686987825> | Removing instance INV_25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:693:8:693:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(693)</a><!@TM:1686987825> | Removing instance MX2_80 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:691:8:691:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(691)</a><!@TM:1686987825> | Removing instance AO1_52 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:688:9:688:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(688)</a><!@TM:1686987825> | Removing instance AND2_52 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:684:8:684:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(684)</a><!@TM:1686987825> | Removing instance INV_20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:681:8:681:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(681)</a><!@TM:1686987825> | Removing instance MX2_58 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:660:13:660:23:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(660)</a><!@TM:1686987825> | Removing instance DFN1E1C0_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:657:9:657:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(657)</a><!@TM:1686987825> | Removing instance XOR2_84 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:652:8:652:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(652)</a><!@TM:1686987825> | Removing instance MX2_22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:648:9:648:15:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(648)</a><!@TM:1686987825> | Removing instance BUFF_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:646:9:646:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(646)</a><!@TM:1686987825> | Removing instance AND2_65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:643:9:643:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(643)</a><!@TM:1686987825> | Removing instance XOR2_31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:606:13:606:23:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(606)</a><!@TM:1686987825> | Removing instance DFN1E1C0_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:605:11:605:23:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(605)</a><!@TM:1686987825> | Removing instance DFN1C0_DVLDX because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:574:8:574:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(574)</a><!@TM:1686987825> | Removing instance MX2_93 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:568:8:568:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(568)</a><!@TM:1686987825> | Removing instance MX2_66 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:564:8:564:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(564)</a><!@TM:1686987825> | Removing instance MX2_53 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:561:8:561:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(561)</a><!@TM:1686987825> | Removing instance MX2_76 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:546:8:546:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(546)</a><!@TM:1686987825> | Removing instance INV_22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:541:9:541:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(541)</a><!@TM:1686987825> | Removing instance AND2_70 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:539:9:539:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(539)</a><!@TM:1686987825> | Removing instance AND2_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:533:8:533:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(533)</a><!@TM:1686987825> | Removing instance MX2_60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:532:8:532:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(532)</a><!@TM:1686987825> | Removing instance INV_24 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:525:9:525:15:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(525)</a><!@TM:1686987825> | Removing instance AND2_9 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:520:11:520:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(520)</a><!@TM:1686987825> | Removing instance \DFN1C0_WGRY[5] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:512:8:512:13:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(512)</a><!@TM:1686987825> | Removing instance MX2_8 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:510:9:510:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(510)</a><!@TM:1686987825> | Removing instance XOR2_27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:481:8:481:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(481)</a><!@TM:1686987825> | Removing instance MX2_57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:477:9:477:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(477)</a><!@TM:1686987825> | Removing instance AND2_19 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:475:11:475:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(475)</a><!@TM:1686987825> | Removing instance \DFN1C0_WGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:472:11:472:27:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(472)</a><!@TM:1686987825> | Removing instance \DFN1C0_RGRY[12] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:465:9:465:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(465)</a><!@TM:1686987825> | Removing instance AND2_31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:452:9:452:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(452)</a><!@TM:1686987825> | Removing instance XOR2_54 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:451:8:451:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(451)</a><!@TM:1686987825> | Removing instance INV_15 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:450:9:450:15:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(450)</a><!@TM:1686987825> | Removing instance BUFF_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:448:11:448:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(448)</a><!@TM:1686987825> | Removing instance \DFN1C0_WGRY[8] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:446:9:446:15:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(446)</a><!@TM:1686987825> | Removing instance XOR2_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:436:8:436:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(436)</a><!@TM:1686987825> | Removing instance INV_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:433:9:433:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(433)</a><!@TM:1686987825> | Removing instance AND2_37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:431:8:431:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(431)</a><!@TM:1686987825> | Removing instance AO1_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:421:9:421:15:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(421)</a><!@TM:1686987825> | Removing instance AND2_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:413:9:413:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(413)</a><!@TM:1686987825> | Removing instance AND2_16 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:401:8:401:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(401)</a><!@TM:1686987825> | Removing instance MX2_96 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:399:9:399:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(399)</a><!@TM:1686987825> | Removing instance XOR2_62 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:395:8:395:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(395)</a><!@TM:1686987825> | Removing instance MX2_38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:394:8:394:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(394)</a><!@TM:1686987825> | Removing instance MX2_56 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:389:9:389:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(389)</a><!@TM:1686987825> | Removing instance XOR2_30 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:386:8:386:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(386)</a><!@TM:1686987825> | Removing instance MX2_31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:382:9:382:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(382)</a><!@TM:1686987825> | Removing instance XOR2_18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:381:9:381:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(381)</a><!@TM:1686987825> | Removing instance AND2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:380:8:380:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(380)</a><!@TM:1686987825> | Removing instance MX2_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:371:8:371:13:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(371)</a><!@TM:1686987825> | Removing instance MX2_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:366:11:366:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(366)</a><!@TM:1686987825> | Removing instance \DFN1C0_WGRY[9] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:364:11:364:27:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(364)</a><!@TM:1686987825> | Removing instance \DFN1C0_WGRY[11] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:362:8:362:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(362)</a><!@TM:1686987825> | Removing instance MX2_90 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:350:8:350:13:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(350)</a><!@TM:1686987825> | Removing instance MX2_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:349:8:349:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(349)</a><!@TM:1686987825> | Removing instance MX2_50 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:337:9:337:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(337)</a><!@TM:1686987825> | Removing instance XOR2_25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:324:8:324:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(324)</a><!@TM:1686987825> | Removing instance MX2_14 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:319:9:319:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(319)</a><!@TM:1686987825> | Removing instance AND2_53 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:318:8:318:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(318)</a><!@TM:1686987825> | Removing instance INV_14 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:317:8:317:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(317)</a><!@TM:1686987825> | Removing instance MX2_21 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:312:11:312:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(312)</a><!@TM:1686987825> | Removing instance \DFN1C0_RGRY[5] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:311:9:311:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(311)</a><!@TM:1686987825> | Removing instance AND2_85 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:306:9:306:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(306)</a><!@TM:1686987825> | Removing instance XOR2_61 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:295:9:295:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(295)</a><!@TM:1686987825> | Removing instance XOR2_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:293:11:293:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(293)</a><!@TM:1686987825> | Removing instance \DFN1C0_RGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:287:9:287:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(287)</a><!@TM:1686987825> | Removing instance AND2_40 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:280:9:280:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(280)</a><!@TM:1686987825> | Removing instance XOR2_96 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:273:11:273:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(273)</a><!@TM:1686987825> | Removing instance \DFN1C0_RGRY[8] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:269:8:269:13:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(269)</a><!@TM:1686987825> | Removing instance MX2_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:267:8:267:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(267)</a><!@TM:1686987825> | Removing instance MX2_65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:262:8:262:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(262)</a><!@TM:1686987825> | Removing instance MX2_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:259:9:259:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(259)</a><!@TM:1686987825> | Removing instance AND2_55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:253:9:253:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(253)</a><!@TM:1686987825> | Removing instance AND2_69 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:251:8:251:14:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(251)</a><!@TM:1686987825> | Removing instance MX2_89 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:228:11:228:26:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(228)</a><!@TM:1686987825> | Removing instance \DFN1C0_WGRY[2] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:223:9:223:16:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(223)</a><!@TM:1686987825> | Removing instance AND2_72 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v:187:9:187:15:@W:CL168:@XP_MSG">FIFO_INPUT_SAVE.v(187)</a><!@TM:1686987825> | Removing instance BUFF_8 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\spi_master.v:35:7:35:17:@N:CG364:@XP_MSG">spi_master.v(35)</a><!@TM:1686987825> | Synthesizing module spi_master in library work.

	SPI_MODE=32'b00000000000000000000000000000011
	CLKS_PER_HALF_BIT=32'b00000000000000000000000000000010
   Generated name = spi_master_3s_2s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\SPI_Master_With_Single_CS.v:37:7:37:32:@N:CG364:@XP_MSG">SPI_Master_With_Single_CS.v(37)</a><!@TM:1686987825> | Synthesizing module SPI_Master_With_Single_CS in library work.

	SPI_MODE=32'b00000000000000000000000000000011
	CLKS_PER_HALF_BIT=32'b00000000000000000000000000000010
	MAX_BYTES_PER_CS=32'b00000000000000000001001110001000
	MAX_CS_INACTIVE_CLKS=32'b00000000000001010101011100110000
	IDLE=2'b00
	TRANSFER=2'b01
	CS_INACTIVE=2'b10
   Generated name = SPI_Master_With_Single_CS_3s_2s_5000s_350000s_0_1_2

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Clock_gen.v:38:7:38:38:@N:CG364:@XP_MSG">Clock_gen.v(38)</a><!@TM:1686987825> | Synthesizing module UART_CORE_UART_CORE_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = UART_CORE_UART_CORE_0_Clock_gen_0s_0s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v:31:7:31:37:@N:CG364:@XP_MSG">Tx_async.v(31)</a><!@TM:1686987825> | Synthesizing module UART_CORE_UART_CORE_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = UART_CORE_UART_CORE_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s

<font color=#A52A2A>@W: : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v:268:0:268:6:@W::@XP_MSG">Tx_async.v(268)</a><!@TM:1686987825> | Index into variable tx_byte could be out of range - a simulation mismatch is possible</font>
<font color=#A52A2A>@W: : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v:268:0:268:6:@W::@XP_MSG">Tx_async.v(268)</a><!@TM:1686987825> | Index into variable tx_byte could be out of range - a simulation mismatch is possible</font>
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v:356:21:356:30:@N:CG179:@XP_MSG">Tx_async.v(356)</a><!@TM:1686987825> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v:119:0:119:6:@W:CL190:@XP_MSG">Tx_async.v(119)</a><!@TM:1686987825> | Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v:119:0:119:6:@W:CL169:@XP_MSG">Tx_async.v(119)</a><!@TM:1686987825> | Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Rx_async.v:30:7:30:37:@N:CG364:@XP_MSG">Rx_async.v(30)</a><!@TM:1686987825> | Synthesizing module UART_CORE_UART_CORE_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Rx_async.v:254:23:254:36:@N:CG179:@XP_MSG">Rx_async.v(254)</a><!@TM:1686987825> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Rx_async.v:280:18:280:26:@N:CG179:@XP_MSG">Rx_async.v(280)</a><!@TM:1686987825> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Rx_async.v:501:0:501:6:@W:CL177:@XP_MSG">Rx_async.v(501)</a><!@TM:1686987825> | Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v:31:7:31:37:@N:CG364:@XP_MSG">CoreUART.v(31)</a><!@TM:1686987825> | Synthesizing module UART_CORE_UART_CORE_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000010100
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = UART_CORE_UART_CORE_0_COREUART_0s_0s_0s_20s_0s_0s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v:390:22:390:34:@N:CG179:@XP_MSG">CoreUART.v(390)</a><!@TM:1686987825> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v:136:8:136:18:@W:CG133:@XP_MSG">CoreUART.v(136)</a><!@TM:1686987825> | Object data_ready is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v:376:0:376:6:@W:CL169:@XP_MSG">CoreUART.v(376)</a><!@TM:1686987825> | Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v:341:0:341:6:@W:CL169:@XP_MSG">CoreUART.v(341)</a><!@TM:1686987825> | Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v:341:0:341:6:@W:CL169:@XP_MSG">CoreUART.v(341)</a><!@TM:1686987825> | Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v:326:0:326:6:@W:CL169:@XP_MSG">CoreUART.v(326)</a><!@TM:1686987825> | Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v:293:0:293:6:@W:CL169:@XP_MSG">CoreUART.v(293)</a><!@TM:1686987825> | Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v:278:0:278:6:@W:CL169:@XP_MSG">CoreUART.v(278)</a><!@TM:1686987825> | Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v:278:0:278:6:@W:CL169:@XP_MSG">CoreUART.v(278)</a><!@TM:1686987825> | Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v:263:0:263:6:@W:CL169:@XP_MSG">CoreUART.v(263)</a><!@TM:1686987825> | Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v:263:0:263:6:@W:CL169:@XP_MSG">CoreUART.v(263)</a><!@TM:1686987825> | Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v:159:0:159:6:@W:CL169:@XP_MSG">CoreUART.v(159)</a><!@TM:1686987825> | Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE.v:9:7:9:16:@N:CG364:@XP_MSG">UART_CORE.v(9)</a><!@TM:1686987825> | Synthesizing module UART_CORE in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v:4:7:4:18:@N:CG364:@XP_MSG">mem_command.v(4)</a><!@TM:1686987825> | Synthesizing module mem_command in library work.

	SPI_MODE=32'b00000000000000000000000000000011
	CLKS_PER_HALF_BIT=32'b00000000000000000000000000000010
	MAX_BYTES_PER_CS=32'b00000000000000000001001110001000
	MAX_WAIT_CYCLES=32'b00000000000001010101011100110000
	BAUD_VAL=32'b00000000000000000000000001000000
	BAUD_VAL_FRACTION=32'b00000000000000000000000000000000
	TIMER_1_25MS_COUNT=19'b0000011000011010100
	TIMER_0_5MS_COUNT=19'b0000001001110001000
	TIMER_0_24MS_COUNT=19'b0000000100101100000
	TIMER_0_08MS_COUNT=19'b0000000001100100000
	DATA_TRANSFER=8'b00100001
	COMPRESS_INITIAL=2'b00
	GET_BYTES=2'b01
	WAIT_BYTES=2'b10
	PACK_BYTES=2'b11
	IDLE=1'b0
	BUSY=1'b1
	SEND_IDLE=1'b0
	WRITE_DATA=1'b1
   Generated name = mem_command_Z1

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v:213:4:213:10:@W:CL169:@XP_MSG">mem_command.v(213)</a><!@TM:1686987825> | Pruning unused register w_fifo_count_prev[12:0]. Make sure that there are no unused intermediate registers.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v:213:4:213:10:@A:CL282:@XP_MSG">mem_command.v(213)</a><!@TM:1686987825> | Feedback mux created for signal current_command.prog_data[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v:4:7:4:10:@N:CG364:@XP_MSG">top.v(4)</a><!@TM:1686987825> | Synthesizing module top in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\clk_div.v:1:7:1:14:@N:CG364:@XP_MSG">clk_div.v(1)</a><!@TM:1686987825> | Synthesizing module clk_div in library work.

	div=32'b00000000000000000000000000000010
   Generated name = clk_div_2s

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v:55:8:55:14:@W:CG133:@XP_MSG">top.v(55)</a><!@TM:1686987825> | Object w_LOCK is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\clk_div.v:11:0:11:6:@W:CL190:@XP_MSG">clk_div.v(11)</a><!@TM:1686987825> | Optimizing register bit clk_count[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\clk_div.v:11:0:11:6:@W:CL169:@XP_MSG">clk_div.v(11)</a><!@TM:1686987825> | Pruning unused register clk_count[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v:200:2:200:8:@W:CL190:@XP_MSG">top.v(200)</a><!@TM:1686987825> | Optimizing register bit r_Pwrup_Timer[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v:200:2:200:8:@W:CL190:@XP_MSG">top.v(200)</a><!@TM:1686987825> | Optimizing register bit r_Pwrup_Timer[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v:200:2:200:8:@W:CL190:@XP_MSG">top.v(200)</a><!@TM:1686987825> | Optimizing register bit r_Pwrup_Timer[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v:200:2:200:8:@W:CL190:@XP_MSG">top.v(200)</a><!@TM:1686987825> | Optimizing register bit r_Pwrup_Timer[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v:200:2:200:8:@W:CL279:@XP_MSG">top.v(200)</a><!@TM:1686987825> | Pruning register bits 18 to 15 of r_Pwrup_Timer[18:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v:200:2:200:8:@N:CL201:@XP_MSG">top.v(200)</a><!@TM:1686987825> | Trying to extract state machine for register r_fifo_sm.
Extracted state machine for register r_fifo_sm
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v:200:2:200:8:@N:CL201:@XP_MSG">top.v(200)</a><!@TM:1686987825> | Trying to extract state machine for register r_SEND_sm.
Extracted state machine for register r_SEND_sm
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v:200:2:200:8:@N:CL201:@XP_MSG">top.v(200)</a><!@TM:1686987825> | Trying to extract state machine for register r_RECEIVE_sm.
Extracted state machine for register r_RECEIVE_sm
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v:213:4:213:10:@N:CL201:@XP_MSG">mem_command.v(213)</a><!@TM:1686987825> | Trying to extract state machine for register r_SM_COMPRESS.
Extracted state machine for register r_SM_COMPRESS
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Rx_async.v:286:0:286:6:@N:CL201:@XP_MSG">Rx_async.v(286)</a><!@TM:1686987825> | Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v:119:0:119:6:@N:CL201:@XP_MSG">Tx_async.v(119)</a><!@TM:1686987825> | Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v:44:11:44:22:@N:CL159:@XP_MSG">Tx_async.v(44)</a><!@TM:1686987825> | Input tx_dout_reg is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v:45:6:45:16:@N:CL159:@XP_MSG">Tx_async.v(45)</a><!@TM:1686987825> | Input fifo_empty is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v:46:6:46:15:@N:CL159:@XP_MSG">Tx_async.v(46)</a><!@TM:1686987825> | Input fifo_full is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Clock_gen.v:51:15:51:32:@N:CL159:@XP_MSG">Clock_gen.v(51)</a><!@TM:1686987825> | Input BAUD_VAL_FRACTION is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\SPI_Master_With_Single_CS.v:103:2:103:8:@N:CL201:@XP_MSG">SPI_Master_With_Single_CS.v(103)</a><!@TM:1686987825> | Trying to extract state machine for register r_SM_CS.
Extracted state machine for register r_SM_CS
State machine has 3 reachable states with original encodings of:
   00
   01
   10

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 112MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 17 08:43:45 2023

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1686987825> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 17 08:43:45 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 17 08:43:45 2023

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1686987826> | Running in 64-bit mode 
File C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\synwork\top_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 17 08:43:46 2023

###########################################################]
# Sat Jun 17 08:43:46 2023

<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1686987827> | No constraint file specified. 
Linked File: <a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top_scck.rpt:@XP_FILE">top_scck.rpt</a>
Printing clock  summary report in "C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1686987827> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1686987827> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 107MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 107MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v:501:0:501:6:@N:BN362:@XP_MSG">rx_async.v(501)</a><!@TM:1686987827> | Removing sequential instance fifo_write (in view: work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v:501:0:501:6:@N:BN362:@XP_MSG">rx_async.v(501)</a><!@TM:1686987827> | Removing sequential instance clear_parity_en_1 (in view: work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v:206:0:206:6:@N:BN362:@XP_MSG">rx_async.v(206)</a><!@TM:1686987827> | Removing sequential instance overflow (in view: work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v:447:0:447:6:@N:BN362:@XP_MSG">rx_async.v(447)</a><!@TM:1686987827> | Removing sequential instance parity_err (in view: work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v:231:0:231:6:@N:BN362:@XP_MSG">rx_async.v(231)</a><!@TM:1686987827> | Removing sequential instance framing_error (in view: work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:BN362:@XP_MSG">rx_async.v(286)</a><!@TM:1686987827> | Removing sequential instance overflow_int (in view: work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:BN362:@XP_MSG">rx_async.v(286)</a><!@TM:1686987827> | Removing sequential instance framing_error_int (in view: work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                 Requested     Requested     Clock        Clock                   Clock
Clock                                 Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------
clk_div_2s|clk_out_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     564  
top|CLKA                              100.0 MHz     10.000        inferred     Inferred_clkgroup_1     1    
============================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_input_save\fifo_input_save.v:1261:11:1261:19:@W:MT530:@XP_MSG">fifo_input_save.v(1261)</a><!@TM:1686987827> | Found inferred clock clk_div_2s|clk_out_inferred_clock which controls 564 sequential elements including MEM_COMMAND_CONTROLLER.fifo_.RAM4K9_2. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\clk_div.v:11:0:11:6:@W:MT530:@XP_MSG">clk_div.v(11)</a><!@TM:1686987827> | Found inferred clock top|CLKA which controls 1 sequential elements including genblk1\.clk_div_1M.clk_out. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1686987827> | Writing default property annotation file C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)

Encoding state machine r_SM_CS[2:0] (in view: work.SPI_Master_With_Single_CS_3s_2s_5000s_350000s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine xmit_state[5:0] (in view: work.UART_CORE_UART_CORE_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:MO225:@XP_MSG">rx_async.v(286)</a><!@TM:1686987827> | There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine r_SM_COMPRESS[2:0] (in view: work.mem_command_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_SEND_sm[6:0] (in view: work.top(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine r_RECEIVE_sm[4:0] (in view: work.top(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine r_fifo_sm[6:0] (in view: work.top(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 115MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 115MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 17 08:43:46 2023

###########################################################]
# Sat Jun 17 08:43:47 2023

<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1686987842> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1686987842> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)

<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v:421:0:421:6:@W:MO160:@XP_MSG">rx_async.v(421)</a><!@TM:1686987842> | Register bit rx_parity_calc (in view view:work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

Encoding state machine r_SEND_sm[6:0] (in view: work.top(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine r_RECEIVE_sm[4:0] (in view: work.top(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine r_fifo_sm[6:0] (in view: work.top(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\top.v:200:2:200:8:@N:MO231:@XP_MSG">top.v(200)</a><!@TM:1686987842> | Found counter in view:work.top(verilog) instance r_Pwrup_Timer[14:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\top.v:341:60:341:92:@N:MF179:@XP_MSG">top.v(341)</a><!@TM:1686987842> | Found 13 by 13 bit less-than operator ('<') un1_w_fifo_count_14 (in view: work.top(verilog))
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\mem_command.v:605:4:605:10:@N:MO231:@XP_MSG">mem_command.v(605)</a><!@TM:1686987842> | Found counter in view:work.mem_command_Z1(verilog) instance r_TX_Count[12:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\mem_command.v:213:4:213:10:@N:MO231:@XP_MSG">mem_command.v(213)</a><!@TM:1686987842> | Found counter in view:work.mem_command_Z1(verilog) instance r_comp_count[12:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\mem_command.v:213:4:213:10:@N:MO231:@XP_MSG">mem_command.v(213)</a><!@TM:1686987842> | Found counter in view:work.mem_command_Z1(verilog) instance r_UART_count[12:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\mem_command.v:213:4:213:10:@N:MO231:@XP_MSG">mem_command.v(213)</a><!@TM:1686987842> | Found counter in view:work.mem_command_Z1(verilog) instance r_count_mod8[2:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\mem_command.v:213:4:213:10:@N:MO231:@XP_MSG">mem_command.v(213)</a><!@TM:1686987842> | Found counter in view:work.mem_command_Z1(verilog) instance r_bytes_to_pack[2:0] 
Encoding state machine r_SM_COMPRESS[2:0] (in view: work.mem_command_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MF184:@XP_HELP">MF184</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\mem_command.v:117:30:117:67:@N:MF184:@XP_MSG">mem_command.v(117)</a><!@TM:1686987842> | Found 8 by 8 bit subtractor, 'w_delta_byte_0_0[7:0]'
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1686987842> | Default generator successful  
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1686987842> | Default generator successful  
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\mem_command.v:629:28:629:67:@N:MF179:@XP_MSG">mem_command.v(629)</a><!@TM:1686987842> | Found 13 by 13 bit less-than operator ('<') r_Master_TX_Byte62 (in view: work.mem_command_Z1(verilog))
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\mem_command.v:453:106:453:128:@N:MF238:@XP_MSG">mem_command.v(453)</a><!@TM:1686987842> | Found 12-bit incrementor, 'un1_r_TRANSFER_SIZE_1[13:1]'
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1686987842> | Default generator successful  
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\mem_command.v:361:74:361:109:@N:MF179:@XP_MSG">mem_command.v(361)</a><!@TM:1686987842> | Found 3 by 3 bit less-than operator ('<') un1_r_bytes_to_pack (in view: work.mem_command_Z1(verilog))
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\spi_master_with_single_cs.v:103:2:103:8:@N:MO231:@XP_MSG">spi_master_with_single_cs.v(103)</a><!@TM:1686987842> | Found counter in view:work.SPI_Master_With_Single_CS_3s_2s_5000s_350000s_0_1_2(verilog) instance r_CS_Inactive_Count[18:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\spi_master_with_single_cs.v:170:2:170:8:@N:MO231:@XP_MSG">spi_master_with_single_cs.v(170)</a><!@TM:1686987842> | Found counter in view:work.SPI_Master_With_Single_CS_3s_2s_5000s_350000s_0_1_2(verilog) instance o_RX_Count[12:0] 
Encoding state machine r_SM_CS[2:0] (in view: work.SPI_Master_With_Single_CS_3s_2s_5000s_350000s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\spi_master.v:88:2:88:8:@N:MO231:@XP_MSG">spi_master.v(88)</a><!@TM:1686987842> | Found counter in view:work.spi_master_3s_2s(verilog) instance r_SPI_Clk_Edges[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\spi_master.v:197:2:197:8:@N:MO231:@XP_MSG">spi_master.v(197)</a><!@TM:1686987842> | Found counter in view:work.spi_master_3s_2s(verilog) instance r_RX_Bit_Count[2:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\spi_master.v:167:2:167:8:@N:MO231:@XP_MSG">spi_master.v(167)</a><!@TM:1686987842> | Found counter in view:work.spi_master_3s_2s(verilog) instance r_TX_Bit_Count[2:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\clock_gen.v:283:6:283:12:@N:MO231:@XP_MSG">clock_gen.v(283)</a><!@TM:1686987842> | Found counter in view:work.UART_CORE_UART_CORE_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\clock_gen.v:310:0:310:6:@N:MO231:@XP_MSG">clock_gen.v(310)</a><!@TM:1686987842> | Found counter in view:work.UART_CORE_UART_CORE_0_Clock_gen_0s_0s(verilog) instance xmit_cntr[3:0] 
Encoding state machine xmit_state[5:0] (in view: work.UART_CORE_UART_CORE_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\tx_async.v:119:0:119:6:@W:MO160:@XP_MSG">tx_async.v(119)</a><!@TM:1686987842> | Register bit xmit_state[4] (in view view:work.UART_CORE_UART_CORE_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\tx_async.v:268:0:268:6:@N:MO231:@XP_MSG">tx_async.v(268)</a><!@TM:1686987842> | Found counter in view:work.UART_CORE_UART_CORE_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog) instance xmit_bit_sel[3:0] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\tx_async.v:339:0:339:6:@N:BN362:@XP_MSG">tx_async.v(339)</a><!@TM:1686987842> | Removing sequential instance tx_parity (in view: work.UART_CORE_UART_CORE_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v:377:0:377:6:@N:MO231:@XP_MSG">rx_async.v(377)</a><!@TM:1686987842> | Found counter in view:work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog) instance rx_bit_cnt[3:0] 
Encoding state machine rx_state[3:0] (in view: work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:MO225:@XP_MSG">rx_async.v(286)</a><!@TM:1686987842> | There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v:181:0:181:6:@N:MO231:@XP_MSG">rx_async.v(181)</a><!@TM:1686987842> | Found counter in view:work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog) instance receive_count[3:0] 
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v:261:0:261:6:@W:MO161:@XP_MSG">rx_async.v(261)</a><!@TM:1686987842> | Register bit last_bit[3] (in view view:work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v:261:0:261:6:@W:MO160:@XP_MSG">rx_async.v(261)</a><!@TM:1686987842> | Register bit last_bit[2] (in view view:work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v:261:0:261:6:@W:MO160:@XP_MSG">rx_async.v(261)</a><!@TM:1686987842> | Register bit last_bit[1] (in view view:work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v:377:0:377:6:@N:BN362:@XP_MSG">rx_async.v(377)</a><!@TM:1686987842> | Removing sequential instance rx_shift[8] (in view: work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 150MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 150MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 166MB peak: 167MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 165MB peak: 167MB)


Finished preparing to map (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 165MB peak: 167MB)


Finished technology mapping (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 188MB peak: 191MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                         Fanout, notes                   
---------------------------------------------------------------------------------------------------
r_Master_CM_DV / Q                                                 34                              
MEM_COMMAND_CONTROLLER.r_fifo_re_delay[1] / Q                      32                              
MEM_COMMAND_CONTROLLER.r_pack_bit_width[0] / Q                     58                              
MEM_COMMAND_CONTROLLER.r_pack_bit_width[1] / Q                     90                              
MEM_COMMAND_CONTROLLER.r_pack_bit_width[2] / Q                     52                              
MEM_COMMAND_CONTROLLER.r_bytes_to_pack[2] / Q                      37                              
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND / Q                        28                              
MEM_COMMAND_CONTROLLER.r_count_mod8[1] / Q                         27                              
MEM_COMMAND_CONTROLLER.r_count_mod8[2] / Q                         34                              
MEM_COMMAND_CONTROLLER.SPI_CS_Master.un1_r_TX_Count_1_v[0] / Y     36                              
rst_n_pad / Y                                                      526 : 525 asynchronous set/reset
MEM_COMMAND_CONTROLLER.SPI_CS_Master.r_SM_CS_0_sqmuxa_0_o3 / Y     47                              
MEM_COMMAND_CONTROLLER.o_CM_Ready / Y                              38                              
MEM_COMMAND_CONTROLLER.r_fifo_we_10_0_a5_0_2 / Y                   28                              
MEM_COMMAND_CONTROLLER.r_pack_bit_width_0_sqmuxa_2_a2 / Y          30                              
MEM_COMMAND_CONTROLLER.current_m1_e / Y                            27                              
===================================================================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1686987842> | Promoting Net rst_n_c on CLKBUF  rst_n_pad  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1686987842> | Promoting Net CLK1 on CLKINT  genblk1\.clk_div_1M.clk_out_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1686987842> | Promoting Net MEM_COMMAND_CONTROLLER.r_pack_bit_width[1] on CLKINT  I_530  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1686987842> | Promoting Net MEM_COMMAND_CONTROLLER.r_pack_bit_width[0] on CLKINT  I_531  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1686987842> | Promoting Net MEM_COMMAND_CONTROLLER.r_pack_bit_width[2] on CLKINT  I_532  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 189MB peak: 191MB)

Replicating Combinational Instance MEM_COMMAND_CONTROLLER.current_m1_e, fanout 27 segments 2
Replicating Combinational Instance MEM_COMMAND_CONTROLLER.r_pack_bit_width_0_sqmuxa_2_a2, fanout 30 segments 2
Replicating Combinational Instance MEM_COMMAND_CONTROLLER.r_fifo_we_10_0_a5_0_2, fanout 29 segments 2
Replicating Combinational Instance MEM_COMMAND_CONTROLLER.o_CM_Ready, fanout 38 segments 2
Replicating Combinational Instance MEM_COMMAND_CONTROLLER.SPI_CS_Master.r_SM_CS_0_sqmuxa_0_o3, fanout 47 segments 2
Replicating Combinational Instance MEM_COMMAND_CONTROLLER.SPI_CS_Master.un1_r_TX_Count_1_v[0], fanout 36 segments 2
Replicating Sequential Instance MEM_COMMAND_CONTROLLER.r_count_mod8[2], fanout 34 segments 2
Replicating Sequential Instance MEM_COMMAND_CONTROLLER.r_count_mod8[1], fanout 27 segments 2
Replicating Sequential Instance MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND, fanout 28 segments 2
Replicating Sequential Instance MEM_COMMAND_CONTROLLER.r_bytes_to_pack[2], fanout 37 segments 2
Replicating Sequential Instance MEM_COMMAND_CONTROLLER.r_fifo_re_delay[1], fanout 32 segments 2
Replicating Sequential Instance r_Master_CM_DV, fanout 34 segments 2

Added 0 Buffers
Added 12 Cells via replication
	Added 6 Sequential Cells via replication
	Added 6 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 189MB peak: 191MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 559 clock pin(s) of sequential element(s)
0 instances converted, 559 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance           
--------------------------------------------------------------------------------------------------
<a href="@|S:CLKA@|E:genblk1.clk_div_1M.clk_out@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       CLKA                port                   1          genblk1.clk_div_1M.clk_out
==================================================================================================
============================================================================ Gated/Generated Clocks ============================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance      Explanation                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:genblk1.clk_div_1M.clk_out@|E:r_Master_CM_DV_0@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       genblk1.clk_div_1M.clk_out     DFN1C0                 559        r_Master_CM_DV_0     No generated or derived clock directive on output of sequential instance
================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 183MB peak: 191MB)

Writing Analyst data base C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\synwork\top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 186MB peak: 191MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 189MB peak: 191MB)


Start final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 186MB peak: 191MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1686987842> | Found inferred clock top|CLKA with period 10.00ns. Please declare a user-defined clock on object "p:CLKA"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1686987842> | Found inferred clock clk_div_2s|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:genblk1\.clk_div_1M.clk_out"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sat Jun 17 08:44:02 2023
#


Top view:               top
Library name:           IGLOO_V2
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 3.70, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        igloo
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1686987842> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1686987842> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -50.761

                                      Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                        Frequency     Frequency     Period        Period        Slack       Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------
clk_div_2s|clk_out_inferred_clock     100.0 MHz     16.5 MHz      10.000        60.761        -50.761     inferred     Inferred_clkgroup_0
top|CLKA                              100.0 MHz     167.1 MHz     10.000        5.984         4.016       inferred     Inferred_clkgroup_1
==========================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                           Ending                             |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_div_2s|clk_out_inferred_clock  clk_div_2s|clk_out_inferred_clock  |  10.000      -50.761  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLKA                           top|CLKA                           |  10.000      4.016    |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: clk_div_2s|clk_out_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                                       Starting                                                                          Arrival            
Instance                                               Reference                             Type         Pin     Net                    Time        Slack  
                                                       Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------
MEM_COMMAND_CONTROLLER.current_command\.command[3]     clk_div_2s|clk_out_inferred_clock     DFN1E1C0     Q       command[3]             1.771       -50.761
MEM_COMMAND_CONTROLLER.current_command\.command[0]     clk_div_2s|clk_out_inferred_clock     DFN1E1C0     Q       command[0]             1.771       -50.506
MEM_COMMAND_CONTROLLER.current_command\.command[2]     clk_div_2s|clk_out_inferred_clock     DFN1E1C0     Q       command[2]             1.771       -50.426
MEM_COMMAND_CONTROLLER.current_command\.command[1]     clk_div_2s|clk_out_inferred_clock     DFN1E1C0     Q       command[1]             1.771       -48.948
MEM_COMMAND_CONTROLLER.r_TRANSFER_SIZE[1]              clk_div_2s|clk_out_inferred_clock     DFN1C0       Q       w_transfer_size[1]     1.771       -48.927
MEM_COMMAND_CONTROLLER.current_command\.command[5]     clk_div_2s|clk_out_inferred_clock     DFN1E1C0     Q       command[5]             1.771       -48.777
MEM_COMMAND_CONTROLLER.current_command\.command[4]     clk_div_2s|clk_out_inferred_clock     DFN1E1C0     Q       command[4]             1.395       -48.764
MEM_COMMAND_CONTROLLER.current_command\.command[7]     clk_div_2s|clk_out_inferred_clock     DFN1E1C0     Q       command[7]             1.771       -48.217
MEM_COMMAND_CONTROLLER.current_command\.command[6]     clk_div_2s|clk_out_inferred_clock     DFN1E1C0     Q       command[6]             1.771       -47.883
MEM_COMMAND_CONTROLLER.r_TRANSFER_SIZE[0]              clk_div_2s|clk_out_inferred_clock     DFN1C0       Q       w_transfer_size[0]     1.771       -47.812
============================================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                              Starting                                                                      Required            
Instance                                      Reference                             Type         Pin     Net                Time         Slack  
                                              Clock                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND       clk_div_2s|clk_out_inferred_clock     DFN1C0       D       N_1865_mux         8.622        -50.761
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_0     clk_div_2s|clk_out_inferred_clock     DFN1C0       D       N_1865_mux         8.622        -50.761
MEM_COMMAND_CONTROLLER.r_TX_Count[1]          clk_div_2s|clk_out_inferred_clock     DFN1E0C0     D       r_TX_Count_n1      8.622        -47.616
MEM_COMMAND_CONTROLLER.r_TX_Count[2]          clk_div_2s|clk_out_inferred_clock     DFN1E0C0     D       r_TX_Count_n2      8.622        -47.616
MEM_COMMAND_CONTROLLER.r_TX_Count[3]          clk_div_2s|clk_out_inferred_clock     DFN1E0C0     D       r_TX_Count_n3      8.622        -47.616
MEM_COMMAND_CONTROLLER.r_TX_Count[5]          clk_div_2s|clk_out_inferred_clock     DFN1E0C0     D       r_TX_Count_n5      8.622        -47.616
MEM_COMMAND_CONTROLLER.r_TX_Count[6]          clk_div_2s|clk_out_inferred_clock     DFN1E0C0     D       r_TX_Count_n6      8.622        -47.616
MEM_COMMAND_CONTROLLER.r_TX_Count[8]          clk_div_2s|clk_out_inferred_clock     DFN1E0C0     D       r_TX_Count_n8      8.622        -47.616
MEM_COMMAND_CONTROLLER.r_TX_Count[9]          clk_div_2s|clk_out_inferred_clock     DFN1E0C0     D       r_TX_Count_n9      8.622        -47.616
MEM_COMMAND_CONTROLLER.r_TX_Count[10]         clk_div_2s|clk_out_inferred_clock     DFN1E0C0     D       r_TX_Count_n10     8.622        -47.616
================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr:srsfC:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srs:fp:114421:121204:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            1.378
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.622

    - Propagation time:                      59.383
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -50.761

    Number of logic level(s):                16
    Starting point:                          MEM_COMMAND_CONTROLLER.current_command\.command[3] / Q
    Ending point:                            MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND / D
    The start point is clocked by            clk_div_2s|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clk_div_2s|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
MEM_COMMAND_CONTROLLER.current_command\.command[3]                   DFN1E1C0     Q        Out     1.771     1.771       -         
command[3]                                                           Net          -        -       4.009     -           9         
MEM_COMMAND_CONTROLLER.SPI_CS_Master.un1_m20_0_a3_4_0                NOR2         B        In      -         5.780       -         
MEM_COMMAND_CONTROLLER.SPI_CS_Master.un1_m20_0_a3_4_0                NOR2         Y        Out     1.554     7.334       -         
N_1095_1                                                             Net          -        -       3.938     -           8         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIU26H_0[4]         NOR3B        B        In      -         11.272      -         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIU26H_0[4]         NOR3B        Y        Out     1.499     12.771      -         
current_N_5                                                          Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIQ8IJ1[4]          OA1          B        In      -         13.544      -         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIQ8IJ1[4]          OA1          Y        Out     2.168     15.711      -         
N_99                                                                 Net          -        -       2.844     -           4         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIMEUL2[4]          OR2          B        In      -         18.555      -         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIMEUL2[4]          OR2          Y        Out     1.236     19.792      -         
num_bytes27_1_0                                                      Net          -        -       0.927     -           2         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_a2[0]              OR2A         A        In      -         20.719      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_a2[0]              OR2A         Y        Out     1.290     22.009      -         
N_3_1_i                                                              Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0[0]               AND2         A        In      -         22.782      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0[0]               AND2         Y        Out     1.236     24.018      -         
num_bytes[0]                                                         Net          -        -       1.938     -           3         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I0_CO1        NOR2A        A        In      -         25.956      -         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I0_CO1        NOR2A        Y        Out     1.508     27.463      -         
N172                                                                 Net          -        -       2.844     -           4         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I56_Y         AO1          B        In      -         30.308      -         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I56_Y         AO1          Y        Out     1.437     31.744      -         
N260                                                                 Net          -        -       1.938     -           3         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I92_Y         XNOR3        C        In      -         33.682      -         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I92_Y         XNOR3        Y        Out     2.368     36.050      -         
r_TX_Count12_3                                                       Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIO7T771[0]     OR3          C        In      -         36.822      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIO7T771[0]     OR3          Y        Out     1.804     38.627      -         
r_TX_Count12_NE_10_2                                                 Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIGVBC52[0]     XO1          C        In      -         39.399      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIGVBC52[0]     XO1          Y        Out     1.178     40.577      -         
r_TX_Count12_NE_10_4                                                 Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI3HMHJ4[0]     OR3          C        In      -         41.349      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI3HMHJ4[0]     OR3          Y        Out     1.804     43.154      -         
r_TX_Count12_NE_10_5                                                 Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIISJLEA[0]     OR3          B        In      -         43.926      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIISJLEA[0]     OR3          Y        Out     1.716     45.642      -         
r_TX_Count12_NE_10                                                   Net          -        -       1.938     -           3         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI1PTTVI[0]     OR2          B        In      -         47.580      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI1PTTVI[0]     OR2          Y        Out     1.554     49.134      -         
r_TX_Count13                                                         Net          -        -       4.790     -           12        
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_RNIOQBQ7L                    MX2          B        In      -         53.924      -         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_RNIOQBQ7L                    MX2          Y        Out     1.374     55.298      -         
un1_r_Master_TX_DV6_1[0]                                             Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_0_RNI0DFSBL                  AX1          A        In      -         56.071      -         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_0_RNI0DFSBL                  AX1          Y        Out     2.385     58.455      -         
N_1865_mux                                                           Net          -        -       0.927     -           2         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND                              DFN1C0       D        In      -         59.383      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 60.761 is 29.259(48.2%) logic and 31.502(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            1.378
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.622

    - Propagation time:                      59.383
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -50.761

    Number of logic level(s):                16
    Starting point:                          MEM_COMMAND_CONTROLLER.current_command\.command[3] / Q
    Ending point:                            MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_0 / D
    The start point is clocked by            clk_div_2s|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clk_div_2s|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
MEM_COMMAND_CONTROLLER.current_command\.command[3]                   DFN1E1C0     Q        Out     1.771     1.771       -         
command[3]                                                           Net          -        -       4.009     -           9         
MEM_COMMAND_CONTROLLER.SPI_CS_Master.un1_m20_0_a3_4_0                NOR2         B        In      -         5.780       -         
MEM_COMMAND_CONTROLLER.SPI_CS_Master.un1_m20_0_a3_4_0                NOR2         Y        Out     1.554     7.334       -         
N_1095_1                                                             Net          -        -       3.938     -           8         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIU26H_0[4]         NOR3B        B        In      -         11.272      -         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIU26H_0[4]         NOR3B        Y        Out     1.499     12.771      -         
current_N_5                                                          Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIQ8IJ1[4]          OA1          B        In      -         13.544      -         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIQ8IJ1[4]          OA1          Y        Out     2.168     15.711      -         
N_99                                                                 Net          -        -       2.844     -           4         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIMEUL2[4]          OR2          B        In      -         18.555      -         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIMEUL2[4]          OR2          Y        Out     1.236     19.792      -         
num_bytes27_1_0                                                      Net          -        -       0.927     -           2         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_a2[0]              OR2A         A        In      -         20.719      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_a2[0]              OR2A         Y        Out     1.290     22.009      -         
N_3_1_i                                                              Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0[0]               AND2         A        In      -         22.782      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0[0]               AND2         Y        Out     1.236     24.018      -         
num_bytes[0]                                                         Net          -        -       1.938     -           3         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I0_CO1        NOR2A        A        In      -         25.956      -         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I0_CO1        NOR2A        Y        Out     1.508     27.463      -         
N172                                                                 Net          -        -       2.844     -           4         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I56_Y         AO1          B        In      -         30.308      -         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I56_Y         AO1          Y        Out     1.437     31.744      -         
N260                                                                 Net          -        -       1.938     -           3         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I92_Y         XNOR3        C        In      -         33.682      -         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I92_Y         XNOR3        Y        Out     2.368     36.050      -         
r_TX_Count12_3                                                       Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIO7T771[0]     OR3          C        In      -         36.822      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIO7T771[0]     OR3          Y        Out     1.804     38.627      -         
r_TX_Count12_NE_10_2                                                 Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIGVBC52[0]     XO1          C        In      -         39.399      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIGVBC52[0]     XO1          Y        Out     1.178     40.577      -         
r_TX_Count12_NE_10_4                                                 Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI3HMHJ4[0]     OR3          C        In      -         41.349      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI3HMHJ4[0]     OR3          Y        Out     1.804     43.154      -         
r_TX_Count12_NE_10_5                                                 Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIISJLEA[0]     OR3          B        In      -         43.926      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIISJLEA[0]     OR3          Y        Out     1.716     45.642      -         
r_TX_Count12_NE_10                                                   Net          -        -       1.938     -           3         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI1PTTVI[0]     OR2          B        In      -         47.580      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI1PTTVI[0]     OR2          Y        Out     1.554     49.134      -         
r_TX_Count13                                                         Net          -        -       4.790     -           12        
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_RNIOQBQ7L                    MX2          B        In      -         53.924      -         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_RNIOQBQ7L                    MX2          Y        Out     1.374     55.298      -         
un1_r_Master_TX_DV6_1[0]                                             Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_0_RNI0DFSBL                  AX1          A        In      -         56.071      -         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_0_RNI0DFSBL                  AX1          Y        Out     2.385     58.455      -         
N_1865_mux                                                           Net          -        -       0.927     -           2         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_0                            DFN1C0       D        In      -         59.383      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 60.761 is 29.259(48.2%) logic and 31.502(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            1.378
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.622

    - Propagation time:                      59.128
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -50.506

    Number of logic level(s):                16
    Starting point:                          MEM_COMMAND_CONTROLLER.current_command\.command[0] / Q
    Ending point:                            MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND / D
    The start point is clocked by            clk_div_2s|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clk_div_2s|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
MEM_COMMAND_CONTROLLER.current_command\.command[0]                   DFN1E1C0     Q        Out     1.771     1.771       -         
command[0]                                                           Net          -        -       5.329     -           17        
MEM_COMMAND_CONTROLLER.current_command\.command_RNI9RI8_0[1]         NOR2         B        In      -         7.100       -         
MEM_COMMAND_CONTROLLER.current_command\.command_RNI9RI8_0[1]         NOR2         Y        Out     1.554     8.653       -         
N_1103_1                                                             Net          -        -       2.844     -           4         
MEM_COMMAND_CONTROLLER.current_command\.command_RNI6KFL_0[6]         NOR2B        B        In      -         11.497      -         
MEM_COMMAND_CONTROLLER.current_command\.command_RNI6KFL_0[6]         NOR2B        Y        Out     1.240     12.738      -         
N_111                                                                Net          -        -       0.927     -           2         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIS5C21_0[6]        NOR2B        A        In      -         13.665      -         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIS5C21_0[6]        NOR2B        Y        Out     1.174     14.838      -         
num_bytes28                                                          Net          -        -       3.074     -           5         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_1_RNO_0[0]       OR2A         A        In      -         17.912      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_1_RNO_0[0]       OR2A         Y        Out     1.290     19.203      -         
N_1_3_i                                                              Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_1[0]             AND2         B        In      -         19.975      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_1[0]             AND2         Y        Out     1.508     21.483      -         
num_bytes_0_1[0]                                                     Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0[0]               AND2         B        In      -         22.255      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0[0]               AND2         Y        Out     1.508     23.763      -         
num_bytes[0]                                                         Net          -        -       1.938     -           3         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I0_CO1        NOR2A        A        In      -         25.701      -         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I0_CO1        NOR2A        Y        Out     1.508     27.208      -         
N172                                                                 Net          -        -       2.844     -           4         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I56_Y         AO1          B        In      -         30.052      -         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I56_Y         AO1          Y        Out     1.437     31.489      -         
N260                                                                 Net          -        -       1.938     -           3         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I92_Y         XNOR3        C        In      -         33.427      -         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I92_Y         XNOR3        Y        Out     2.368     35.795      -         
r_TX_Count12_3                                                       Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIO7T771[0]     OR3          C        In      -         36.567      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIO7T771[0]     OR3          Y        Out     1.804     38.371      -         
r_TX_Count12_NE_10_2                                                 Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIGVBC52[0]     XO1          C        In      -         39.144      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIGVBC52[0]     XO1          Y        Out     1.178     40.322      -         
r_TX_Count12_NE_10_4                                                 Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI3HMHJ4[0]     OR3          C        In      -         41.094      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI3HMHJ4[0]     OR3          Y        Out     1.804     42.898      -         
r_TX_Count12_NE_10_5                                                 Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIISJLEA[0]     OR3          B        In      -         43.671      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIISJLEA[0]     OR3          Y        Out     1.716     45.388      -         
r_TX_Count12_NE_10                                                   Net          -        -       1.938     -           3         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI1PTTVI[0]     OR2          B        In      -         47.325      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI1PTTVI[0]     OR2          Y        Out     1.554     48.879      -         
r_TX_Count13                                                         Net          -        -       4.790     -           12        
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_RNIOQBQ7L                    MX2          B        In      -         53.669      -         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_RNIOQBQ7L                    MX2          Y        Out     1.374     55.043      -         
un1_r_Master_TX_DV6_1[0]                                             Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_0_RNI0DFSBL                  AX1          A        In      -         55.816      -         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_0_RNI0DFSBL                  AX1          Y        Out     2.385     58.200      -         
N_1865_mux                                                           Net          -        -       0.927     -           2         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND                              DFN1C0       D        In      -         59.128      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 60.506 is 28.548(47.2%) logic and 31.957(52.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            1.378
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.622

    - Propagation time:                      59.128
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -50.506

    Number of logic level(s):                16
    Starting point:                          MEM_COMMAND_CONTROLLER.current_command\.command[0] / Q
    Ending point:                            MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_0 / D
    The start point is clocked by            clk_div_2s|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clk_div_2s|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
MEM_COMMAND_CONTROLLER.current_command\.command[0]                   DFN1E1C0     Q        Out     1.771     1.771       -         
command[0]                                                           Net          -        -       5.329     -           17        
MEM_COMMAND_CONTROLLER.current_command\.command_RNI9RI8_0[1]         NOR2         B        In      -         7.100       -         
MEM_COMMAND_CONTROLLER.current_command\.command_RNI9RI8_0[1]         NOR2         Y        Out     1.554     8.653       -         
N_1103_1                                                             Net          -        -       2.844     -           4         
MEM_COMMAND_CONTROLLER.current_command\.command_RNI6KFL_0[6]         NOR2B        B        In      -         11.497      -         
MEM_COMMAND_CONTROLLER.current_command\.command_RNI6KFL_0[6]         NOR2B        Y        Out     1.240     12.738      -         
N_111                                                                Net          -        -       0.927     -           2         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIS5C21_0[6]        NOR2B        A        In      -         13.665      -         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIS5C21_0[6]        NOR2B        Y        Out     1.174     14.838      -         
num_bytes28                                                          Net          -        -       3.074     -           5         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_1_RNO_0[0]       OR2A         A        In      -         17.912      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_1_RNO_0[0]       OR2A         Y        Out     1.290     19.203      -         
N_1_3_i                                                              Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_1[0]             AND2         B        In      -         19.975      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_1[0]             AND2         Y        Out     1.508     21.483      -         
num_bytes_0_1[0]                                                     Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0[0]               AND2         B        In      -         22.255      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0[0]               AND2         Y        Out     1.508     23.763      -         
num_bytes[0]                                                         Net          -        -       1.938     -           3         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I0_CO1        NOR2A        A        In      -         25.701      -         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I0_CO1        NOR2A        Y        Out     1.508     27.208      -         
N172                                                                 Net          -        -       2.844     -           4         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I56_Y         AO1          B        In      -         30.052      -         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I56_Y         AO1          Y        Out     1.437     31.489      -         
N260                                                                 Net          -        -       1.938     -           3         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I92_Y         XNOR3        C        In      -         33.427      -         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I92_Y         XNOR3        Y        Out     2.368     35.795      -         
r_TX_Count12_3                                                       Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIO7T771[0]     OR3          C        In      -         36.567      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIO7T771[0]     OR3          Y        Out     1.804     38.371      -         
r_TX_Count12_NE_10_2                                                 Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIGVBC52[0]     XO1          C        In      -         39.144      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIGVBC52[0]     XO1          Y        Out     1.178     40.322      -         
r_TX_Count12_NE_10_4                                                 Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI3HMHJ4[0]     OR3          C        In      -         41.094      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI3HMHJ4[0]     OR3          Y        Out     1.804     42.898      -         
r_TX_Count12_NE_10_5                                                 Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIISJLEA[0]     OR3          B        In      -         43.671      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIISJLEA[0]     OR3          Y        Out     1.716     45.388      -         
r_TX_Count12_NE_10                                                   Net          -        -       1.938     -           3         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI1PTTVI[0]     OR2          B        In      -         47.325      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI1PTTVI[0]     OR2          Y        Out     1.554     48.879      -         
r_TX_Count13                                                         Net          -        -       4.790     -           12        
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_RNIOQBQ7L                    MX2          B        In      -         53.669      -         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_RNIOQBQ7L                    MX2          Y        Out     1.374     55.043      -         
un1_r_Master_TX_DV6_1[0]                                             Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_0_RNI0DFSBL                  AX1          A        In      -         55.816      -         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_0_RNI0DFSBL                  AX1          Y        Out     2.385     58.200      -         
N_1865_mux                                                           Net          -        -       0.927     -           2         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_0                            DFN1C0       D        In      -         59.128      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 60.506 is 28.548(47.2%) logic and 31.957(52.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            1.378
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.622

    - Propagation time:                      59.048
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -50.427

    Number of logic level(s):                16
    Starting point:                          MEM_COMMAND_CONTROLLER.current_command\.command[2] / Q
    Ending point:                            MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND / D
    The start point is clocked by            clk_div_2s|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clk_div_2s|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
MEM_COMMAND_CONTROLLER.current_command\.command[2]                   DFN1E1C0     Q        Out     1.771     1.771       -         
command[2]                                                           Net          -        -       4.009     -           9         
MEM_COMMAND_CONTROLLER.SPI_CS_Master.un1_m20_0_a3_4_0                NOR2         A        In      -         5.780       -         
MEM_COMMAND_CONTROLLER.SPI_CS_Master.un1_m20_0_a3_4_0                NOR2         Y        Out     1.219     6.999       -         
N_1095_1                                                             Net          -        -       3.938     -           8         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIU26H_0[4]         NOR3B        B        In      -         10.938      -         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIU26H_0[4]         NOR3B        Y        Out     1.499     12.437      -         
current_N_5                                                          Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIQ8IJ1[4]          OA1          B        In      -         13.210      -         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIQ8IJ1[4]          OA1          Y        Out     2.168     15.377      -         
N_99                                                                 Net          -        -       2.844     -           4         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIMEUL2[4]          OR2          B        In      -         18.221      -         
MEM_COMMAND_CONTROLLER.current_command\.command_RNIMEUL2[4]          OR2          Y        Out     1.236     19.457      -         
num_bytes27_1_0                                                      Net          -        -       0.927     -           2         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_a2[0]              OR2A         A        In      -         20.385      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_a2[0]              OR2A         Y        Out     1.290     21.675      -         
N_3_1_i                                                              Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0[0]               AND2         A        In      -         22.448      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0[0]               AND2         Y        Out     1.236     23.684      -         
num_bytes[0]                                                         Net          -        -       1.938     -           3         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I0_CO1        NOR2A        A        In      -         25.622      -         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I0_CO1        NOR2A        Y        Out     1.508     27.129      -         
N172                                                                 Net          -        -       2.844     -           4         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I56_Y         AO1          B        In      -         29.973      -         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I56_Y         AO1          Y        Out     1.437     31.410      -         
N260                                                                 Net          -        -       1.938     -           3         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I92_Y         XNOR3        C        In      -         33.348      -         
MEM_COMMAND_CONTROLLER.r_TX_Count12_a_4.ADD_13x13_fast_I92_Y         XNOR3        Y        Out     2.368     35.716      -         
r_TX_Count12_3                                                       Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIO7T771[0]     OR3          C        In      -         36.488      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIO7T771[0]     OR3          Y        Out     1.804     38.292      -         
r_TX_Count12_NE_10_2                                                 Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIGVBC52[0]     XO1          C        In      -         39.065      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIGVBC52[0]     XO1          Y        Out     1.178     40.243      -         
r_TX_Count12_NE_10_4                                                 Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI3HMHJ4[0]     OR3          C        In      -         41.015      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI3HMHJ4[0]     OR3          Y        Out     1.804     42.819      -         
r_TX_Count12_NE_10_5                                                 Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIISJLEA[0]     OR3          B        In      -         43.592      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNIISJLEA[0]     OR3          Y        Out     1.716     45.308      -         
r_TX_Count12_NE_10                                                   Net          -        -       1.938     -           3         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI1PTTVI[0]     OR2          B        In      -         47.246      -         
MEM_COMMAND_CONTROLLER.current_command\.num_bytes_0_RNI1PTTVI[0]     OR2          Y        Out     1.554     48.800      -         
r_TX_Count13                                                         Net          -        -       4.790     -           12        
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_RNIOQBQ7L                    MX2          B        In      -         53.590      -         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_RNIOQBQ7L                    MX2          Y        Out     1.374     54.964      -         
un1_r_Master_TX_DV6_1[0]                                             Net          -        -       0.773     -           1         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_0_RNI0DFSBL                  AX1          A        In      -         55.737      -         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND_0_RNI0DFSBL                  AX1          Y        Out     2.385     58.121      -         
N_1865_mux                                                           Net          -        -       0.927     -           2         
MEM_COMMAND_CONTROLLER.r_SM_MEM_COMMAND                              DFN1C0       D        In      -         59.048      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 60.427 is 28.924(47.9%) logic and 31.502(52.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: top|CLKA</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                Starting                                       Arrival          
Instance                        Reference     Type       Pin     Net           Time        Slack
                                Clock                                                           
------------------------------------------------------------------------------------------------
genblk1\.clk_div_1M.clk_out     top|CLKA      DFN1C0     Q       clk_out_i     1.771       4.016
================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                Starting                                         Required          
Instance                        Reference     Type       Pin     Net             Time         Slack
                                Clock                                                              
---------------------------------------------------------------------------------------------------
genblk1\.clk_div_1M.clk_out     top|CLKA      DFN1C0     D       clk_out_i_i     8.705        4.016
===================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr:srsfC:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srs:fp:157812:158400:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            1.295
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.705

    - Propagation time:                      4.690
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.015

    Number of logic level(s):                1
    Starting point:                          genblk1\.clk_div_1M.clk_out / Q
    Ending point:                            genblk1\.clk_div_1M.clk_out / D
    The start point is clocked by            top|CLKA [rising] on pin CLK
    The end   point is clocked by            top|CLKA [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
genblk1\.clk_div_1M.clk_out         DFN1C0     Q        Out     1.771     1.771       -         
clk_out_i                           Net        -        -       0.927     -           2         
genblk1\.clk_div_1M.clk_out_RNO     INV        A        In      -         2.698       -         
genblk1\.clk_div_1M.clk_out_RNO     INV        Y        Out     1.219     3.917       -         
clk_out_i_i                         Net        -        -       0.773     -           1         
genblk1\.clk_div_1M.clk_out         DFN1C0     D        In      -         4.690       -         
================================================================================================
Total path delay (propagation time + setup) of 5.985 is 4.285(71.6%) logic and 1.700(28.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 186MB peak: 191MB)


Finished timing report (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 186MB peak: 191MB)

--------------------------------------------------------------------------------
Target Part: AGLN250V2_VQFP100_STD
<a name=cellReport21></a>Report for cell top.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2   115      1.0      115.0
             AND2A     7      1.0        7.0
              AND3    27      1.0       27.0
               AO1   165      1.0      165.0
              AO13    10      1.0       10.0
              AO16     1      1.0        1.0
              AO18     1      1.0        1.0
              AO1A    38      1.0       38.0
              AO1B     9      1.0        9.0
              AO1C    23      1.0       23.0
              AO1D    12      1.0       12.0
              AOI1    11      1.0       11.0
             AOI1A     6      1.0        6.0
             AOI1B     2      1.0        2.0
               AX1    14      1.0       14.0
              AX1A     3      1.0        3.0
              AX1B    23      1.0       23.0
              AX1C    12      1.0       12.0
              AX1D     4      1.0        4.0
             AXOI2     8      1.0        8.0
             AXOI4     1      1.0        1.0
             AXOI5     1      1.0        1.0
              BUFF     5      1.0        5.0
            CLKINT     4      0.0        0.0
               GND    11      0.0        0.0
               INV    20      1.0       20.0
              MAJ3     1      1.0        1.0
               MX2   372      1.0      372.0
              MX2A    25      1.0       25.0
              MX2B    11      1.0       11.0
              MX2C     9      1.0        9.0
             NAND2     2      1.0        2.0
             NAND3     2      1.0        2.0
            NAND3A     6      1.0        6.0
            NAND3B     6      1.0        6.0
            NAND3C     2      1.0        2.0
              NOR2    84      1.0       84.0
             NOR2A   178      1.0      178.0
             NOR2B   235      1.0      235.0
              NOR3    27      1.0       27.0
             NOR3A    72      1.0       72.0
             NOR3B    67      1.0       67.0
             NOR3C   104      1.0      104.0
               OA1    20      1.0       20.0
              OA1A    34      1.0       34.0
              OA1B     2      1.0        2.0
              OA1C     2      1.0        2.0
              OAI1     2      1.0        2.0
               OR2   131      1.0      131.0
              OR2A    69      1.0       69.0
              OR2B    17      1.0       17.0
               OR3    96      1.0       96.0
              OR3A    20      1.0       20.0
              OR3B     3      1.0        3.0
              OR3C     2      1.0        2.0
               VCC    11      0.0        0.0
               XA1    26      1.0       26.0
              XA1A     8      1.0        8.0
              XA1B    22      1.0       22.0
              XA1C     6      1.0        6.0
             XAI1A     1      1.0        1.0
             XNOR2    70      1.0       70.0
             XNOR3     8      1.0        8.0
               XO1     3      1.0        3.0
              XO1A     6      1.0        6.0
              XOR2   196      1.0      196.0
              XOR3     1      1.0        1.0


            DFN1C0   116      1.0      116.0
          DFN1E0C0   154      1.0      154.0
          DFN1E0P0     4      1.0        4.0
            DFN1E1    21      1.0       21.0
          DFN1E1C0   227      1.0      227.0
          DFN1E1P0    12      1.0       12.0
            DFN1P0    10      1.0       10.0
            RAM4K9     8      0.0        0.0
                   -----          ----------
             TOTAL  3044              3010.0


  IO Cell usage:
              cell count
            CLKBUF     1
             INBUF     3
            OUTBUF     7
                   -----
             TOTAL    11


Core Cells         : 3010 of 6144 (49%)
IO Cells           : 11

  RAM/ROM Usage Summary
Block Rams : 8 of 8 (100%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 32MB peak: 191MB)

Process took 0h:00m:15s realtime, 0h:00m:14s cputime
# Sat Jun 17 08:44:02 2023

###########################################################]

</pre></samp></body></html>
