<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\Git\oscilloscope-fpga\fpga_project\impl\gwsynthesis\fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>G:\Git\oscilloscope-fpga\fpga_project\src\fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.05</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jul 24 08:49:49 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1777</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>838</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLOCK_IN</td>
<td>Base</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td></td>
<td></td>
<td>CLOCK_IN_ibuf/I </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.333
<td>0.000</td>
<td>15.000</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>7.500</td>
<td>133.333
<td>0.000</td>
<td>3.750</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>33.333(MHz)</td>
<td>68.911(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>133.333(MHz)</td>
<td style="color: #FF0000;">129.164(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of CLOCK_IN!</h4>
<h4>No timing paths to get frequency of pll_clock/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_clock/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLOCK_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLOCK_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>-0.686</td>
<td>4</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.242</td>
<td>line_draw/addr_y_value_mult_sum_3_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_14_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.342</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.148</td>
<td>display/rst_frame_buffer_count_5_s1/Q</td>
<td>display/rst_data_addr_2_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.605</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.148</td>
<td>display/rst_frame_buffer_count_5_s1/Q</td>
<td>display/rst_data_addr_11_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.605</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.148</td>
<td>line_draw/addr_y_value_mult_sum_4_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_13_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.248</td>
</tr>
<tr>
<td>5</td>
<td>0.019</td>
<td>line_draw/addr_y_value_mult_sum_3_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_10_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.081</td>
</tr>
<tr>
<td>6</td>
<td>0.074</td>
<td>line_draw/addr_y_value_mult_sum_4_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_9_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.026</td>
</tr>
<tr>
<td>7</td>
<td>0.219</td>
<td>display/rst_frame_buffer_count_5_s1/Q</td>
<td>display/rst_data_addr_1_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.237</td>
</tr>
<tr>
<td>8</td>
<td>0.219</td>
<td>display/rst_frame_buffer_count_5_s1/Q</td>
<td>display/rst_data_addr_12_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.237</td>
</tr>
<tr>
<td>9</td>
<td>0.228</td>
<td>display/rst_frame_buffer_count_5_s1/Q</td>
<td>display/rst_data_addr_0_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.228</td>
</tr>
<tr>
<td>10</td>
<td>0.228</td>
<td>display/rst_frame_buffer_count_5_s1/Q</td>
<td>display/rst_data_addr_7_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.228</td>
</tr>
<tr>
<td>11</td>
<td>0.228</td>
<td>display/rst_frame_buffer_count_5_s1/Q</td>
<td>display/rst_data_addr_10_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.228</td>
</tr>
<tr>
<td>12</td>
<td>0.382</td>
<td>line_draw/addr_y_value_mult_sum_3_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_11_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>6.718</td>
</tr>
<tr>
<td>13</td>
<td>0.419</td>
<td>line_draw/voltage_y0_4_s0/Q</td>
<td>line_draw/line_draw_state_next_15_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>6.681</td>
</tr>
<tr>
<td>14</td>
<td>0.435</td>
<td>line_draw/addr_y_value_mult_sum_3_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_12_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>6.665</td>
</tr>
<tr>
<td>15</td>
<td>0.457</td>
<td>line_draw/line_draw_state_3_s2/Q</td>
<td>line_draw/addr_y_value_4_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>6.643</td>
</tr>
<tr>
<td>16</td>
<td>0.504</td>
<td>line_draw/addr_y_value_mult_sum_3_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_7_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>6.596</td>
</tr>
<tr>
<td>17</td>
<td>0.519</td>
<td>line_draw/addr_y_value_mult_sum_4_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_8_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>6.581</td>
</tr>
<tr>
<td>18</td>
<td>0.561</td>
<td>line_draw/voltage_y0_4_s0/Q</td>
<td>line_draw/line_draw_state_next_14_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>6.539</td>
</tr>
<tr>
<td>19</td>
<td>0.596</td>
<td>display/rst_frame_buffer_count_5_s1/Q</td>
<td>display/rst_data_addr_3_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>6.861</td>
</tr>
<tr>
<td>20</td>
<td>0.596</td>
<td>display/rst_frame_buffer_count_5_s1/Q</td>
<td>display/rst_data_addr_5_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>6.861</td>
</tr>
<tr>
<td>21</td>
<td>0.596</td>
<td>display/rst_frame_buffer_count_5_s1/Q</td>
<td>display/rst_data_addr_6_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>6.861</td>
</tr>
<tr>
<td>22</td>
<td>0.596</td>
<td>display/rst_frame_buffer_count_5_s1/Q</td>
<td>display/rst_data_addr_8_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>6.861</td>
</tr>
<tr>
<td>23</td>
<td>0.596</td>
<td>display/rst_frame_buffer_count_5_s1/Q</td>
<td>display/rst_data_addr_9_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>6.861</td>
</tr>
<tr>
<td>24</td>
<td>0.605</td>
<td>adc/waiting_state_count_9_s0/Q</td>
<td>adc/waiting_state_count_13_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>6.852</td>
</tr>
<tr>
<td>25</td>
<td>0.605</td>
<td>adc/waiting_state_count_9_s0/Q</td>
<td>adc/waiting_state_count_14_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>6.852</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.318</td>
<td>adc/adc_bram_wr_clk_en_s0/Q</td>
<td>adc/adc_data_buffer/sdpb_inst_0/CEA</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.490</td>
<td>adc/adc_bram_wr_addr_3_s0/Q</td>
<td>adc/adc_data_buffer/sdpb_inst_0/ADA[6]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.562</td>
<td>line_draw/line_draw_state_11_s2/Q</td>
<td>line_draw/addr_y_value_mult_0_9_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.577</td>
</tr>
<tr>
<td>4</td>
<td>0.568</td>
<td>adc/adc_state_1_s1/Q</td>
<td>adc/adc_bram_wr_clk_en_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.583</td>
</tr>
<tr>
<td>5</td>
<td>0.568</td>
<td>adc/adc_state_1_s1/Q</td>
<td>adc/adc_bram_din_0_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.583</td>
</tr>
<tr>
<td>6</td>
<td>0.568</td>
<td>adc/adc_state_1_s1/Q</td>
<td>adc/adc_bram_din_5_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.583</td>
</tr>
<tr>
<td>7</td>
<td>0.568</td>
<td>adc/adc_state_1_s1/Q</td>
<td>adc/adc_bram_din_6_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.583</td>
</tr>
<tr>
<td>8</td>
<td>0.568</td>
<td>display/rst_state_1_s1/Q</td>
<td>display/rst_state_1_s1/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.583</td>
</tr>
<tr>
<td>9</td>
<td>0.571</td>
<td>adc/disp_state_1_s1/Q</td>
<td>adc/finished_disp_draw_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>adc/waiting_state_count_0_s0/Q</td>
<td>adc/waiting_state_count_0_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>line_draw/addr_y_value_mult_sum_1_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_1_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>line_draw/addr_y_value_mult_sum_2_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_2_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>adc/adc_mem_addr_count_5_s0/Q</td>
<td>adc/adc_mem_addr_count_5_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>adc/adc_mem_addr_count_6_s0/Q</td>
<td>adc/adc_mem_addr_count_6_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>display/rst_frame_buffer_count_12_s1/Q</td>
<td>display/rst_frame_buffer_count_12_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.710</td>
<td>line_draw/addr_x_count_1_s0/Q</td>
<td>line_draw/addr_x_count_1_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>adc/disp_state_1_s1/Q</td>
<td>adc/disp_state_1_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>display/rst_frame_buffer_count_2_s1/Q</td>
<td>display/rst_frame_buffer_count_2_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>display/rst_frame_buffer_count_3_s1/Q</td>
<td>display/rst_frame_buffer_count_3_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>display/rst_frame_buffer_count_5_s1/Q</td>
<td>display/rst_frame_buffer_count_5_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>display/rst_frame_buffer_count_7_s1/Q</td>
<td>display/rst_frame_buffer_count_7_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.710</td>
<td>display/rst_frame_buffer_count_9_s1/Q</td>
<td>display/rst_frame_buffer_count_9_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>display/rst_frame_buffer_count_13_s1/Q</td>
<td>display/rst_frame_buffer_count_13_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>display/rst_state_0_s1/Q</td>
<td>display/rst_state_0_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.711</td>
<td>display/y_Count_1_s1/Q</td>
<td>display/y_Count_1_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_13_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_11_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_8_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>adc/adc_bram_din_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>adc/refresh_state_count_10_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>line_draw/line_draw_state_next_13_s1</td>
</tr>
<tr>
<td>9</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>line_draw/line_draw_state_next_14_s1</td>
</tr>
<tr>
<td>10</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>adc/refresh_state_count_11_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>line_draw/addr_y_value_mult_sum_3_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C10[2][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_3_s1/Q</td>
</tr>
<tr>
<td>3.427</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[0][A]</td>
<td>line_draw/n98_s/I0</td>
</tr>
<tr>
<td>4.472</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n98_s/COUT</td>
</tr>
<tr>
<td>4.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[0][B]</td>
<td>line_draw/n97_s/CIN</td>
</tr>
<tr>
<td>4.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n97_s/COUT</td>
</tr>
<tr>
<td>4.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[1][A]</td>
<td>line_draw/n96_s/CIN</td>
</tr>
<tr>
<td>4.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n96_s/COUT</td>
</tr>
<tr>
<td>4.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[1][B]</td>
<td>line_draw/n95_s/CIN</td>
</tr>
<tr>
<td>4.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n95_s/COUT</td>
</tr>
<tr>
<td>4.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[2][A]</td>
<td>line_draw/n94_s/CIN</td>
</tr>
<tr>
<td>4.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n94_s/COUT</td>
</tr>
<tr>
<td>4.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[2][B]</td>
<td>line_draw/n93_s/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n93_s/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>line_draw/n92_s/CIN</td>
</tr>
<tr>
<td>4.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n92_s/COUT</td>
</tr>
<tr>
<td>4.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>line_draw/n91_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n91_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][A]</td>
<td>line_draw/n90_s/CIN</td>
</tr>
<tr>
<td>4.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n90_s/COUT</td>
</tr>
<tr>
<td>4.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][B]</td>
<td>line_draw/n89_s/CIN</td>
</tr>
<tr>
<td>4.985</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n89_s/COUT</td>
</tr>
<tr>
<td>4.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[2][A]</td>
<td>line_draw/n88_s/CIN</td>
</tr>
<tr>
<td>5.042</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n88_s/COUT</td>
</tr>
<tr>
<td>6.409</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[3][B]</td>
<td>line_draw/n561_s15/I2</td>
</tr>
<tr>
<td>7.035</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[3][B]</td>
<td style=" background: #97FFFF;">line_draw/n561_s15/F</td>
</tr>
<tr>
<td>8.174</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>line_draw/n561_s14/I0</td>
</tr>
<tr>
<td>8.996</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n561_s14/F</td>
</tr>
<tr>
<td>8.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>line_draw/addr_y_value_mult_sum_14_s1/CLK</td>
</tr>
<tr>
<td>8.754</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>line_draw/addr_y_value_mult_sum_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.063, 41.718%; route: 3.821, 52.039%; tC2Q: 0.458, 6.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_5_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_5_s1/Q</td>
</tr>
<tr>
<td>2.459</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>display/n371_s7/I2</td>
</tr>
<tr>
<td>3.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">display/n371_s7/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>display/n362_s8/I1</td>
</tr>
<tr>
<td>5.181</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">display/n362_s8/F</td>
</tr>
<tr>
<td>5.600</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n362_s7/I1</td>
</tr>
<tr>
<td>6.225</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n362_s7/F</td>
</tr>
<tr>
<td>6.652</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>7.713</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>9.259</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" font-weight:bold;">display/rst_data_addr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>display/rst_data_addr_2_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>display/rst_data_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.587, 47.167%; route: 3.560, 46.807%; tC2Q: 0.458, 6.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_5_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_5_s1/Q</td>
</tr>
<tr>
<td>2.459</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>display/n371_s7/I2</td>
</tr>
<tr>
<td>3.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">display/n371_s7/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>display/n362_s8/I1</td>
</tr>
<tr>
<td>5.181</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">display/n362_s8/F</td>
</tr>
<tr>
<td>5.600</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n362_s7/I1</td>
</tr>
<tr>
<td>6.225</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n362_s7/F</td>
</tr>
<tr>
<td>6.652</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>7.713</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>9.259</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" font-weight:bold;">display/rst_data_addr_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>display/rst_data_addr_11_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>display/rst_data_addr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.587, 47.167%; route: 3.560, 46.807%; tC2Q: 0.458, 6.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>line_draw/addr_y_value_mult_sum_4_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C10[0][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_4_s1/Q</td>
</tr>
<tr>
<td>3.412</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][B]</td>
<td>line_draw/n113_s/I0</td>
</tr>
<tr>
<td>4.457</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n113_s/COUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td>line_draw/n112_s/CIN</td>
</tr>
<tr>
<td>4.514</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n112_s/COUT</td>
</tr>
<tr>
<td>4.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[0][B]</td>
<td>line_draw/n111_s/CIN</td>
</tr>
<tr>
<td>4.571</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n111_s/COUT</td>
</tr>
<tr>
<td>4.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[1][A]</td>
<td>line_draw/n110_s/CIN</td>
</tr>
<tr>
<td>4.628</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n110_s/COUT</td>
</tr>
<tr>
<td>4.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td>line_draw/n109_s/CIN</td>
</tr>
<tr>
<td>4.685</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n109_s/COUT</td>
</tr>
<tr>
<td>4.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[2][A]</td>
<td>line_draw/n108_s/CIN</td>
</tr>
<tr>
<td>4.742</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n108_s/COUT</td>
</tr>
<tr>
<td>4.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[2][B]</td>
<td>line_draw/n107_s/CIN</td>
</tr>
<tr>
<td>4.799</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n107_s/COUT</td>
</tr>
<tr>
<td>4.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>line_draw/n106_s/CIN</td>
</tr>
<tr>
<td>4.856</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n106_s/COUT</td>
</tr>
<tr>
<td>4.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>line_draw/n105_s/CIN</td>
</tr>
<tr>
<td>4.913</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n105_s/COUT</td>
</tr>
<tr>
<td>4.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[1][A]</td>
<td>line_draw/n104_s/CIN</td>
</tr>
<tr>
<td>5.476</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n104_s/SUM</td>
</tr>
<tr>
<td>6.765</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][B]</td>
<td>line_draw/n563_s11/I3</td>
</tr>
<tr>
<td>7.864</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][B]</td>
<td style=" background: #97FFFF;">line_draw/n563_s11/F</td>
</tr>
<tr>
<td>7.869</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>line_draw/n563_s9/I1</td>
</tr>
<tr>
<td>8.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n563_s9/F</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>line_draw/addr_y_value_mult_sum_13_s1/CLK</td>
</tr>
<tr>
<td>8.754</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>line_draw/addr_y_value_mult_sum_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 57.882%; route: 2.594, 35.794%; tC2Q: 0.458, 6.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>line_draw/addr_y_value_mult_sum_3_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C10[2][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_3_s1/Q</td>
</tr>
<tr>
<td>3.427</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[0][A]</td>
<td>line_draw/n98_s/I0</td>
</tr>
<tr>
<td>4.472</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n98_s/COUT</td>
</tr>
<tr>
<td>4.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[0][B]</td>
<td>line_draw/n97_s/CIN</td>
</tr>
<tr>
<td>4.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n97_s/COUT</td>
</tr>
<tr>
<td>4.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[1][A]</td>
<td>line_draw/n96_s/CIN</td>
</tr>
<tr>
<td>4.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n96_s/COUT</td>
</tr>
<tr>
<td>4.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[1][B]</td>
<td>line_draw/n95_s/CIN</td>
</tr>
<tr>
<td>4.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n95_s/COUT</td>
</tr>
<tr>
<td>4.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[2][A]</td>
<td>line_draw/n94_s/CIN</td>
</tr>
<tr>
<td>4.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n94_s/COUT</td>
</tr>
<tr>
<td>4.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[2][B]</td>
<td>line_draw/n93_s/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n93_s/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>line_draw/n92_s/CIN</td>
</tr>
<tr>
<td>4.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n92_s/COUT</td>
</tr>
<tr>
<td>4.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>line_draw/n91_s/CIN</td>
</tr>
<tr>
<td>5.377</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n91_s/SUM</td>
</tr>
<tr>
<td>6.181</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>line_draw/n569_s10/I3</td>
</tr>
<tr>
<td>7.213</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n569_s10/F</td>
</tr>
<tr>
<td>7.703</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>line_draw/n569_s9/I0</td>
</tr>
<tr>
<td>8.735</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n569_s9/F</td>
</tr>
<tr>
<td>8.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>line_draw/addr_y_value_mult_sum_10_s1/CLK</td>
</tr>
<tr>
<td>8.754</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>line_draw/addr_y_value_mult_sum_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.014, 56.687%; route: 2.609, 36.840%; tC2Q: 0.458, 6.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>line_draw/addr_y_value_mult_sum_4_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C10[0][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_4_s1/Q</td>
</tr>
<tr>
<td>3.412</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][B]</td>
<td>line_draw/n113_s/I0</td>
</tr>
<tr>
<td>4.457</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n113_s/COUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td>line_draw/n112_s/CIN</td>
</tr>
<tr>
<td>4.514</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n112_s/COUT</td>
</tr>
<tr>
<td>4.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[0][B]</td>
<td>line_draw/n111_s/CIN</td>
</tr>
<tr>
<td>4.571</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n111_s/COUT</td>
</tr>
<tr>
<td>4.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[1][A]</td>
<td>line_draw/n110_s/CIN</td>
</tr>
<tr>
<td>4.628</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n110_s/COUT</td>
</tr>
<tr>
<td>4.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td>line_draw/n109_s/CIN</td>
</tr>
<tr>
<td>4.685</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n109_s/COUT</td>
</tr>
<tr>
<td>4.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[2][A]</td>
<td>line_draw/n108_s/CIN</td>
</tr>
<tr>
<td>5.248</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n108_s/SUM</td>
</tr>
<tr>
<td>6.537</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>line_draw/n571_s11/I3</td>
</tr>
<tr>
<td>7.162</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">line_draw/n571_s11/F</td>
</tr>
<tr>
<td>7.581</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>line_draw/n571_s9/I1</td>
</tr>
<tr>
<td>8.680</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n571_s9/F</td>
</tr>
<tr>
<td>8.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>line_draw/addr_y_value_mult_sum_9_s1/CLK</td>
</tr>
<tr>
<td>8.754</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>line_draw/addr_y_value_mult_sum_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.560, 50.669%; route: 3.008, 42.807%; tC2Q: 0.458, 6.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_5_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_5_s1/Q</td>
</tr>
<tr>
<td>2.459</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>display/n371_s7/I2</td>
</tr>
<tr>
<td>3.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">display/n371_s7/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>display/n362_s8/I1</td>
</tr>
<tr>
<td>5.181</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">display/n362_s8/F</td>
</tr>
<tr>
<td>5.600</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n362_s7/I1</td>
</tr>
<tr>
<td>6.225</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n362_s7/F</td>
</tr>
<tr>
<td>6.652</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>7.713</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>8.891</td>
<td>1.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td style=" font-weight:bold;">display/rst_data_addr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>display/rst_data_addr_1_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>display/rst_data_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.587, 49.562%; route: 3.192, 44.105%; tC2Q: 0.458, 6.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_5_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_5_s1/Q</td>
</tr>
<tr>
<td>2.459</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>display/n371_s7/I2</td>
</tr>
<tr>
<td>3.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">display/n371_s7/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>display/n362_s8/I1</td>
</tr>
<tr>
<td>5.181</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">display/n362_s8/F</td>
</tr>
<tr>
<td>5.600</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n362_s7/I1</td>
</tr>
<tr>
<td>6.225</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n362_s7/F</td>
</tr>
<tr>
<td>6.652</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>7.713</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>8.891</td>
<td>1.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">display/rst_data_addr_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>display/rst_data_addr_12_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>display/rst_data_addr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.587, 49.562%; route: 3.192, 44.105%; tC2Q: 0.458, 6.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_5_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_5_s1/Q</td>
</tr>
<tr>
<td>2.459</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>display/n371_s7/I2</td>
</tr>
<tr>
<td>3.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">display/n371_s7/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>display/n362_s8/I1</td>
</tr>
<tr>
<td>5.181</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">display/n362_s8/F</td>
</tr>
<tr>
<td>5.600</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n362_s7/I1</td>
</tr>
<tr>
<td>6.225</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n362_s7/F</td>
</tr>
<tr>
<td>6.652</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>7.713</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>8.882</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td style=" font-weight:bold;">display/rst_data_addr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td>display/rst_data_addr_0_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C14[2][B]</td>
<td>display/rst_data_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.587, 49.625%; route: 3.183, 44.034%; tC2Q: 0.458, 6.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_5_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_5_s1/Q</td>
</tr>
<tr>
<td>2.459</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>display/n371_s7/I2</td>
</tr>
<tr>
<td>3.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">display/n371_s7/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>display/n362_s8/I1</td>
</tr>
<tr>
<td>5.181</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">display/n362_s8/F</td>
</tr>
<tr>
<td>5.600</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n362_s7/I1</td>
</tr>
<tr>
<td>6.225</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n362_s7/F</td>
</tr>
<tr>
<td>6.652</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>7.713</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>8.882</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td style=" font-weight:bold;">display/rst_data_addr_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>display/rst_data_addr_7_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>display/rst_data_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.587, 49.625%; route: 3.183, 44.034%; tC2Q: 0.458, 6.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_5_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_5_s1/Q</td>
</tr>
<tr>
<td>2.459</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>display/n371_s7/I2</td>
</tr>
<tr>
<td>3.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">display/n371_s7/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>display/n362_s8/I1</td>
</tr>
<tr>
<td>5.181</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">display/n362_s8/F</td>
</tr>
<tr>
<td>5.600</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n362_s7/I1</td>
</tr>
<tr>
<td>6.225</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n362_s7/F</td>
</tr>
<tr>
<td>6.652</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>7.713</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>8.882</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">display/rst_data_addr_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>display/rst_data_addr_10_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>display/rst_data_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.587, 49.625%; route: 3.183, 44.034%; tC2Q: 0.458, 6.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>line_draw/addr_y_value_mult_sum_3_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C10[2][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_3_s1/Q</td>
</tr>
<tr>
<td>3.427</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[0][A]</td>
<td>line_draw/n98_s/I0</td>
</tr>
<tr>
<td>4.472</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n98_s/COUT</td>
</tr>
<tr>
<td>4.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[0][B]</td>
<td>line_draw/n97_s/CIN</td>
</tr>
<tr>
<td>4.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n97_s/COUT</td>
</tr>
<tr>
<td>4.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[1][A]</td>
<td>line_draw/n96_s/CIN</td>
</tr>
<tr>
<td>4.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n96_s/COUT</td>
</tr>
<tr>
<td>4.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[1][B]</td>
<td>line_draw/n95_s/CIN</td>
</tr>
<tr>
<td>4.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n95_s/COUT</td>
</tr>
<tr>
<td>4.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[2][A]</td>
<td>line_draw/n94_s/CIN</td>
</tr>
<tr>
<td>4.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n94_s/COUT</td>
</tr>
<tr>
<td>4.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[2][B]</td>
<td>line_draw/n93_s/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n93_s/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>line_draw/n92_s/CIN</td>
</tr>
<tr>
<td>4.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n92_s/COUT</td>
</tr>
<tr>
<td>4.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>line_draw/n91_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n91_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][A]</td>
<td>line_draw/n90_s/CIN</td>
</tr>
<tr>
<td>5.434</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n90_s/SUM</td>
</tr>
<tr>
<td>6.238</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td>line_draw/n567_s10/I3</td>
</tr>
<tr>
<td>7.060</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td style=" background: #97FFFF;">line_draw/n567_s10/F</td>
</tr>
<tr>
<td>7.550</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>line_draw/n567_s9/I0</td>
</tr>
<tr>
<td>8.372</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n567_s9/F</td>
</tr>
<tr>
<td>8.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>line_draw/addr_y_value_mult_sum_11_s1/CLK</td>
</tr>
<tr>
<td>8.754</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>line_draw/addr_y_value_mult_sum_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.651, 54.347%; route: 2.609, 38.831%; tC2Q: 0.458, 6.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/voltage_y0_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/line_draw_state_next_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>line_draw/voltage_y0_4_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C7[2][B]</td>
<td style=" font-weight:bold;">line_draw/voltage_y0_4_s0/Q</td>
</tr>
<tr>
<td>3.739</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[2][B]</td>
<td>line_draw/n63_s18/I0</td>
</tr>
<tr>
<td>4.697</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n63_s18/COUT</td>
</tr>
<tr>
<td>4.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C7[0][A]</td>
<td>line_draw/n63_s19/CIN</td>
</tr>
<tr>
<td>4.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n63_s19/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td>line_draw/n395_s7/I2</td>
</tr>
<tr>
<td>6.421</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C7[3][B]</td>
<td style=" background: #97FFFF;">line_draw/n395_s7/F</td>
</tr>
<tr>
<td>7.236</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>line_draw/n395_s5/I2</td>
</tr>
<tr>
<td>8.335</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n395_s5/F</td>
</tr>
<tr>
<td>8.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">line_draw/line_draw_state_next_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>line_draw/line_draw_state_next_15_s1/CLK</td>
</tr>
<tr>
<td>8.754</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>line_draw/line_draw_state_next_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.213, 48.094%; route: 3.009, 45.046%; tC2Q: 0.458, 6.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>line_draw/addr_y_value_mult_sum_3_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C10[2][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_3_s1/Q</td>
</tr>
<tr>
<td>3.427</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[0][A]</td>
<td>line_draw/n98_s/I0</td>
</tr>
<tr>
<td>4.472</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n98_s/COUT</td>
</tr>
<tr>
<td>4.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[0][B]</td>
<td>line_draw/n97_s/CIN</td>
</tr>
<tr>
<td>4.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n97_s/COUT</td>
</tr>
<tr>
<td>4.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[1][A]</td>
<td>line_draw/n96_s/CIN</td>
</tr>
<tr>
<td>4.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n96_s/COUT</td>
</tr>
<tr>
<td>4.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[1][B]</td>
<td>line_draw/n95_s/CIN</td>
</tr>
<tr>
<td>4.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n95_s/COUT</td>
</tr>
<tr>
<td>4.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[2][A]</td>
<td>line_draw/n94_s/CIN</td>
</tr>
<tr>
<td>4.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n94_s/COUT</td>
</tr>
<tr>
<td>4.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[2][B]</td>
<td>line_draw/n93_s/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n93_s/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>line_draw/n92_s/CIN</td>
</tr>
<tr>
<td>4.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n92_s/COUT</td>
</tr>
<tr>
<td>4.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>line_draw/n91_s/CIN</td>
</tr>
<tr>
<td>4.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n91_s/COUT</td>
</tr>
<tr>
<td>4.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][A]</td>
<td>line_draw/n90_s/CIN</td>
</tr>
<tr>
<td>4.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n90_s/COUT</td>
</tr>
<tr>
<td>4.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][B]</td>
<td>line_draw/n89_s/CIN</td>
</tr>
<tr>
<td>5.491</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n89_s/SUM</td>
</tr>
<tr>
<td>6.459</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>line_draw/n565_s10/I3</td>
</tr>
<tr>
<td>7.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n565_s10/F</td>
</tr>
<tr>
<td>7.287</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>line_draw/n565_s9/I0</td>
</tr>
<tr>
<td>8.319</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n565_s9/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>line_draw/addr_y_value_mult_sum_12_s1/CLK</td>
</tr>
<tr>
<td>8.754</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>line_draw/addr_y_value_mult_sum_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.918, 58.785%; route: 2.289, 34.338%; tC2Q: 0.458, 6.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/line_draw_state_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>line_draw/line_draw_state_3_s2/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">line_draw/line_draw_state_3_s2/Q</td>
</tr>
<tr>
<td>2.448</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td>line_draw/n225_s1/I0</td>
</tr>
<tr>
<td>3.480</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R4C8[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n225_s1/F</td>
</tr>
<tr>
<td>4.306</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>line_draw/n362_s12/I0</td>
</tr>
<tr>
<td>5.332</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">line_draw/n362_s12/F</td>
</tr>
<tr>
<td>5.751</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>line_draw/n362_s10/I3</td>
</tr>
<tr>
<td>6.850</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n362_s10/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>line_draw/n362_s9/I0</td>
</tr>
<tr>
<td>8.297</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n362_s9/F</td>
</tr>
<tr>
<td>8.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>line_draw/addr_y_value_4_s1/CLK</td>
</tr>
<tr>
<td>8.754</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>line_draw/addr_y_value_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.783, 56.945%; route: 2.402, 36.156%; tC2Q: 0.458, 6.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>line_draw/addr_y_value_mult_sum_3_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C10[2][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_3_s1/Q</td>
</tr>
<tr>
<td>3.427</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[0][A]</td>
<td>line_draw/n98_s/I0</td>
</tr>
<tr>
<td>4.472</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n98_s/COUT</td>
</tr>
<tr>
<td>4.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[0][B]</td>
<td>line_draw/n97_s/CIN</td>
</tr>
<tr>
<td>4.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n97_s/COUT</td>
</tr>
<tr>
<td>4.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[1][A]</td>
<td>line_draw/n96_s/CIN</td>
</tr>
<tr>
<td>4.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n96_s/COUT</td>
</tr>
<tr>
<td>4.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[1][B]</td>
<td>line_draw/n95_s/CIN</td>
</tr>
<tr>
<td>4.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n95_s/COUT</td>
</tr>
<tr>
<td>4.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[2][A]</td>
<td>line_draw/n94_s/CIN</td>
</tr>
<tr>
<td>5.206</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n94_s/SUM</td>
</tr>
<tr>
<td>6.174</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>line_draw/n575_s10/I3</td>
</tr>
<tr>
<td>6.799</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n575_s10/F</td>
</tr>
<tr>
<td>7.218</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>line_draw/n575_s9/I0</td>
</tr>
<tr>
<td>8.250</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n575_s9/F</td>
</tr>
<tr>
<td>8.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>line_draw/addr_y_value_mult_sum_7_s1/CLK</td>
</tr>
<tr>
<td>8.754</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>line_draw/addr_y_value_mult_sum_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.436, 52.089%; route: 2.702, 40.962%; tC2Q: 0.458, 6.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>line_draw/addr_y_value_mult_sum_4_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C10[0][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_4_s1/Q</td>
</tr>
<tr>
<td>3.412</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[2][B]</td>
<td>line_draw/n113_s/I0</td>
</tr>
<tr>
<td>4.457</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n113_s/COUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td>line_draw/n112_s/CIN</td>
</tr>
<tr>
<td>4.514</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n112_s/COUT</td>
</tr>
<tr>
<td>4.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[0][B]</td>
<td>line_draw/n111_s/CIN</td>
</tr>
<tr>
<td>4.571</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n111_s/COUT</td>
</tr>
<tr>
<td>4.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[1][A]</td>
<td>line_draw/n110_s/CIN</td>
</tr>
<tr>
<td>4.628</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n110_s/COUT</td>
</tr>
<tr>
<td>4.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td>line_draw/n109_s/CIN</td>
</tr>
<tr>
<td>5.191</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n109_s/SUM</td>
</tr>
<tr>
<td>6.166</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td>line_draw/n573_s11/I3</td>
</tr>
<tr>
<td>7.198</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[3][B]</td>
<td style=" background: #97FFFF;">line_draw/n573_s11/F</td>
</tr>
<tr>
<td>7.203</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>line_draw/n573_s9/I1</td>
</tr>
<tr>
<td>8.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n573_s9/F</td>
</tr>
<tr>
<td>8.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>line_draw/addr_y_value_mult_sum_8_s1/CLK</td>
</tr>
<tr>
<td>8.754</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>line_draw/addr_y_value_mult_sum_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.843, 58.393%; route: 2.280, 34.642%; tC2Q: 0.458, 6.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/voltage_y0_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/line_draw_state_next_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>line_draw/voltage_y0_4_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C7[2][B]</td>
<td style=" font-weight:bold;">line_draw/voltage_y0_4_s0/Q</td>
</tr>
<tr>
<td>3.739</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[2][B]</td>
<td>line_draw/n63_s18/I0</td>
</tr>
<tr>
<td>4.697</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n63_s18/COUT</td>
</tr>
<tr>
<td>4.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C7[0][A]</td>
<td>line_draw/n63_s19/CIN</td>
</tr>
<tr>
<td>4.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n63_s19/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][B]</td>
<td>line_draw/n395_s7/I2</td>
</tr>
<tr>
<td>6.421</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C7[3][B]</td>
<td style=" background: #97FFFF;">line_draw/n395_s7/F</td>
</tr>
<tr>
<td>7.566</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>line_draw/n398_s8/I2</td>
</tr>
<tr>
<td>8.192</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n398_s8/F</td>
</tr>
<tr>
<td>8.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td style=" font-weight:bold;">line_draw/line_draw_state_next_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>line_draw/line_draw_state_next_14_s1/CLK</td>
</tr>
<tr>
<td>8.754</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>line_draw/line_draw_state_next_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.740, 41.905%; route: 3.340, 51.085%; tC2Q: 0.458, 7.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_5_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_5_s1/Q</td>
</tr>
<tr>
<td>2.459</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>display/n371_s7/I2</td>
</tr>
<tr>
<td>3.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">display/n371_s7/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>display/n362_s8/I1</td>
</tr>
<tr>
<td>5.181</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">display/n362_s8/F</td>
</tr>
<tr>
<td>5.600</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n362_s7/I1</td>
</tr>
<tr>
<td>6.225</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n362_s7/F</td>
</tr>
<tr>
<td>6.652</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>7.713</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>8.515</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td style=" font-weight:bold;">display/rst_data_addr_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>display/rst_data_addr_3_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>display/rst_data_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.587, 52.284%; route: 2.815, 41.036%; tC2Q: 0.458, 6.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_5_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_5_s1/Q</td>
</tr>
<tr>
<td>2.459</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>display/n371_s7/I2</td>
</tr>
<tr>
<td>3.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">display/n371_s7/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>display/n362_s8/I1</td>
</tr>
<tr>
<td>5.181</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">display/n362_s8/F</td>
</tr>
<tr>
<td>5.600</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n362_s7/I1</td>
</tr>
<tr>
<td>6.225</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n362_s7/F</td>
</tr>
<tr>
<td>6.652</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>7.713</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>8.515</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">display/rst_data_addr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>display/rst_data_addr_5_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>display/rst_data_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.587, 52.284%; route: 2.815, 41.036%; tC2Q: 0.458, 6.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_5_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_5_s1/Q</td>
</tr>
<tr>
<td>2.459</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>display/n371_s7/I2</td>
</tr>
<tr>
<td>3.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">display/n371_s7/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>display/n362_s8/I1</td>
</tr>
<tr>
<td>5.181</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">display/n362_s8/F</td>
</tr>
<tr>
<td>5.600</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n362_s7/I1</td>
</tr>
<tr>
<td>6.225</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n362_s7/F</td>
</tr>
<tr>
<td>6.652</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>7.713</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>8.515</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td style=" font-weight:bold;">display/rst_data_addr_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>display/rst_data_addr_6_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>display/rst_data_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.587, 52.284%; route: 2.815, 41.036%; tC2Q: 0.458, 6.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_5_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_5_s1/Q</td>
</tr>
<tr>
<td>2.459</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>display/n371_s7/I2</td>
</tr>
<tr>
<td>3.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">display/n371_s7/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>display/n362_s8/I1</td>
</tr>
<tr>
<td>5.181</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">display/n362_s8/F</td>
</tr>
<tr>
<td>5.600</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n362_s7/I1</td>
</tr>
<tr>
<td>6.225</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n362_s7/F</td>
</tr>
<tr>
<td>6.652</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>7.713</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>8.515</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td style=" font-weight:bold;">display/rst_data_addr_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>display/rst_data_addr_8_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>display/rst_data_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.587, 52.284%; route: 2.815, 41.036%; tC2Q: 0.458, 6.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_5_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_5_s1/Q</td>
</tr>
<tr>
<td>2.459</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>display/n371_s7/I2</td>
</tr>
<tr>
<td>3.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">display/n371_s7/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>display/n362_s8/I1</td>
</tr>
<tr>
<td>5.181</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">display/n362_s8/F</td>
</tr>
<tr>
<td>5.600</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n362_s7/I1</td>
</tr>
<tr>
<td>6.225</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n362_s7/F</td>
</tr>
<tr>
<td>6.652</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>7.713</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>8.515</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">display/rst_data_addr_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>display/rst_data_addr_9_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>display/rst_data_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.587, 52.284%; route: 2.815, 41.036%; tC2Q: 0.458, 6.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>adc/waiting_state_count_9_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_9_s0/Q</td>
</tr>
<tr>
<td>2.451</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td>adc/n122_s4/I0</td>
</tr>
<tr>
<td>3.550</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td style=" background: #97FFFF;">adc/n122_s4/F</td>
</tr>
<tr>
<td>3.556</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td>adc/n122_s3/I0</td>
</tr>
<tr>
<td>4.582</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td style=" background: #97FFFF;">adc/n122_s3/F</td>
</tr>
<tr>
<td>5.001</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>adc/n122_s2/I2</td>
</tr>
<tr>
<td>6.100</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">adc/n122_s2/F</td>
</tr>
<tr>
<td>6.909</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>adc/n122_s1/I0</td>
</tr>
<tr>
<td>7.711</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">adc/n122_s1/F</td>
</tr>
<tr>
<td>8.505</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>adc/waiting_state_count_13_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>adc/waiting_state_count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.026, 58.760%; route: 2.367, 34.550%; tC2Q: 0.458, 6.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>adc/waiting_state_count_9_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_9_s0/Q</td>
</tr>
<tr>
<td>2.451</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td>adc/n122_s4/I0</td>
</tr>
<tr>
<td>3.550</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td style=" background: #97FFFF;">adc/n122_s4/F</td>
</tr>
<tr>
<td>3.556</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td>adc/n122_s3/I0</td>
</tr>
<tr>
<td>4.582</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td style=" background: #97FFFF;">adc/n122_s3/F</td>
</tr>
<tr>
<td>5.001</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>adc/n122_s2/I2</td>
</tr>
<tr>
<td>6.100</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">adc/n122_s2/F</td>
</tr>
<tr>
<td>6.909</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[3][B]</td>
<td>adc/n122_s1/I0</td>
</tr>
<tr>
<td>7.711</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R8C4[3][B]</td>
<td style=" background: #97FFFF;">adc/n122_s1/F</td>
</tr>
<tr>
<td>8.505</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>adc/waiting_state_count_14_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>adc/waiting_state_count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.026, 58.760%; route: 2.367, 34.550%; tC2Q: 0.458, 6.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_bram_wr_clk_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>adc/adc_bram_wr_clk_en_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td style=" font-weight:bold;">adc/adc_bram_wr_clk_en_s0/Q</td>
</tr>
<tr>
<td>1.928</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">adc/adc_data_buffer/sdpb_inst_0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.610</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_bram_wr_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>adc/adc_bram_wr_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">adc/adc_bram_wr_addr_3_s0/Q</td>
</tr>
<tr>
<td>2.159</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">adc/adc_data_buffer/sdpb_inst_0/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.670</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/line_draw_state_11_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_0_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>line_draw/line_draw_state_11_s2/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R2C14[1][A]</td>
<td style=" font-weight:bold;">line_draw/line_draw_state_11_s2/Q</td>
</tr>
<tr>
<td>2.171</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_0_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>line_draw/addr_y_value_mult_0_9_s0/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>line_draw/addr_y_value_mult_0_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.211%; tC2Q: 0.333, 57.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_bram_wr_clk_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>adc/adc_state_1_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R8C3[0][A]</td>
<td style=" font-weight:bold;">adc/adc_state_1_s1/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td style=" font-weight:bold;">adc/adc_bram_wr_clk_en_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>adc/adc_bram_wr_clk_en_s0/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>adc/adc_bram_wr_clk_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 42.827%; tC2Q: 0.333, 57.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_bram_din_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>adc/adc_state_1_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R8C3[0][A]</td>
<td style=" font-weight:bold;">adc/adc_state_1_s1/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">adc/adc_bram_din_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>adc/adc_bram_din_0_s0/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>adc/adc_bram_din_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 42.827%; tC2Q: 0.333, 57.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_bram_din_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>adc/adc_state_1_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R8C3[0][A]</td>
<td style=" font-weight:bold;">adc/adc_state_1_s1/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td style=" font-weight:bold;">adc/adc_bram_din_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>adc/adc_bram_din_5_s0/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>adc/adc_bram_din_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 42.827%; tC2Q: 0.333, 57.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_bram_din_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>adc/adc_state_1_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R8C3[0][A]</td>
<td style=" font-weight:bold;">adc/adc_state_1_s1/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][B]</td>
<td style=" font-weight:bold;">adc/adc_bram_din_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][B]</td>
<td>adc/adc_bram_din_6_s0/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[1][B]</td>
<td>adc/adc_bram_din_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 42.827%; tC2Q: 0.333, 57.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>display/rst_state_1_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R7C15[2][B]</td>
<td style=" font-weight:bold;">display/rst_state_1_s1/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td style=" font-weight:bold;">display/rst_state_1_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>display/rst_state_1_s1/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[2][B]</td>
<td>display/rst_state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 42.827%; tC2Q: 0.333, 57.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/disp_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/finished_disp_draw_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>adc/disp_state_1_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">adc/disp_state_1_s1/Q</td>
</tr>
<tr>
<td>2.180</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">adc/finished_disp_draw_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>adc/finished_disp_draw_s0/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>adc/finished_disp_draw_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 43.087%; tC2Q: 0.333, 56.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>adc/waiting_state_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_0_s0/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>adc/n121_s2/I0</td>
</tr>
<tr>
<td>2.302</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" background: #97FFFF;">adc/n121_s2/F</td>
</tr>
<tr>
<td>2.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>adc/waiting_state_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>adc/waiting_state_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>line_draw/addr_y_value_mult_sum_1_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_1_s1/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>line_draw/n587_s9/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n587_s9/F</td>
</tr>
<tr>
<td>2.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>line_draw/addr_y_value_mult_sum_1_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>line_draw/addr_y_value_mult_sum_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>line_draw/addr_y_value_mult_sum_2_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_2_s1/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>line_draw/n585_s9/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n585_s9/F</td>
</tr>
<tr>
<td>2.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>line_draw/addr_y_value_mult_sum_2_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>line_draw/addr_y_value_mult_sum_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_mem_addr_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>adc/adc_mem_addr_count_5_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C5[0][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_5_s0/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>adc/n164_s4/I3</td>
</tr>
<tr>
<td>2.303</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">adc/n164_s4/F</td>
</tr>
<tr>
<td>2.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>adc/adc_mem_addr_count_5_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>adc/adc_mem_addr_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_mem_addr_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>adc/adc_mem_addr_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_6_s0/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>adc/n163_s4/I3</td>
</tr>
<tr>
<td>2.303</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">adc/n163_s4/F</td>
</tr>
<tr>
<td>2.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>adc/adc_mem_addr_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>adc/adc_mem_addr_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>display/rst_frame_buffer_count_12_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_12_s1/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>display/n365_s5/I2</td>
</tr>
<tr>
<td>2.303</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">display/n365_s5/F</td>
</tr>
<tr>
<td>2.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>display/rst_frame_buffer_count_12_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>display/rst_frame_buffer_count_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_x_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_x_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>line_draw/addr_x_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">line_draw/addr_x_count_1_s0/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>line_draw/n150_s2/I0</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n150_s2/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">line_draw/addr_x_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>line_draw/addr_x_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>line_draw/addr_x_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/disp_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/disp_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>adc/disp_state_1_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">adc/disp_state_1_s1/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>adc/n325_s5/I1</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" background: #97FFFF;">adc/n325_s5/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">adc/disp_state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>adc/disp_state_1_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>adc/disp_state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>display/rst_frame_buffer_count_2_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C14[1][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_2_s1/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>display/n375_s5/I2</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td style=" background: #97FFFF;">display/n375_s5/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>display/rst_frame_buffer_count_2_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>display/rst_frame_buffer_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>display/rst_frame_buffer_count_3_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_3_s1/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>display/n374_s5/I0</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">display/n374_s5/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>display/rst_frame_buffer_count_3_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>display/rst_frame_buffer_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_5_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_5_s1/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/n372_s5/I2</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">display/n372_s5/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_5_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>display/rst_frame_buffer_count_7_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_7_s1/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>display/n370_s5/I2</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" background: #97FFFF;">display/n370_s5/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>display/rst_frame_buffer_count_7_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>display/rst_frame_buffer_count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>display/rst_frame_buffer_count_9_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_9_s1/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>display/n368_s5/I2</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">display/n368_s5/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>display/rst_frame_buffer_count_9_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>display/rst_frame_buffer_count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>display/rst_frame_buffer_count_13_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_13_s1/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>display/n364_s5/I0</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" background: #97FFFF;">display/n364_s5/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>display/rst_frame_buffer_count_13_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>display/rst_frame_buffer_count_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>display/rst_state_0_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R2C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_state_0_s1/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>display/n362_s6/I3</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" background: #97FFFF;">display/n362_s6/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>display/rst_state_0_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>display/rst_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/y_Count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/y_Count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>display/y_Count_1_s1/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">display/y_Count_1_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>display/n70_s1/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">display/n70_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">display/y_Count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>display/y_Count_1_s1/CLK</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>display/y_Count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_13_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_11_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_8_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/adc_bram_din_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/adc_bram_din_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/adc_bram_din_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/refresh_state_count_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/refresh_state_count_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/refresh_state_count_10_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>line_draw/line_draw_state_next_13_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>line_draw/line_draw_state_next_13_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>line_draw/line_draw_state_next_13_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>line_draw/line_draw_state_next_14_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>line_draw/line_draw_state_next_14_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>line_draw/line_draw_state_next_14_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/refresh_state_count_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/refresh_state_count_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/refresh_state_count_11_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>276</td>
<td>sys_clock</td>
<td>-0.242</td>
<td>0.262</td>
</tr>
<tr>
<td>53</td>
<td>LCD_CLOCK_d</td>
<td>15.310</td>
<td>0.661</td>
</tr>
<tr>
<td>32</td>
<td>n290_19</td>
<td>0.663</td>
<td>1.512</td>
</tr>
<tr>
<td>32</td>
<td>n329_10</td>
<td>3.889</td>
<td>1.807</td>
</tr>
<tr>
<td>25</td>
<td>adc_state[0]</td>
<td>3.278</td>
<td>1.352</td>
</tr>
<tr>
<td>25</td>
<td>line_draw_state[4]</td>
<td>3.887</td>
<td>1.801</td>
</tr>
<tr>
<td>24</td>
<td>adc_state[2]</td>
<td>3.196</td>
<td>1.322</td>
</tr>
<tr>
<td>23</td>
<td>rst_state[1]</td>
<td>3.472</td>
<td>1.805</td>
</tr>
<tr>
<td>22</td>
<td>y_Count[9]</td>
<td>16.813</td>
<td>1.179</td>
</tr>
<tr>
<td>22</td>
<td>line_draw_state[21]</td>
<td>2.741</td>
<td>1.819</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
