

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_l_load_input1'
================================================================
* Date:           Wed Aug  7 14:54:06 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.355 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_load_input  |        8|        8|         1|          1|          1|     8|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       29|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|      263|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      263|       65|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_84_p2   |         +|   0|  0|  12|           4|           1|
    |ap_ext_blocking_n   |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n   |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n   |       and|   0|  0|   2|           2|           2|
    |icmp_ln15_fu_78_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  29|          15|          14|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_1_fu_42                |   9|          2|    4|          8|
    |shiftreg126_fu_38        |   9|          2|  256|        512|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|  262|        524|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_1_fu_42                |    4|   0|    4|          0|
    |shiftreg126_fu_38        |  256|   0|  256|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  263|   0|  263|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_load_input1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_load_input1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_load_input1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_load_input1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_load_input1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_load_input1|  return value|
|ap_ext_blocking_n    |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_load_input1|  return value|
|ap_str_blocking_n    |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_load_input1|  return value|
|ap_int_blocking_n    |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_load_input1|  return value|
|gmem1_load           |   in|  256|     ap_none|                      gmem1_load|        scalar|
|vec_q_bram_address0  |  out|    3|   ap_memory|                      vec_q_bram|         array|
|vec_q_bram_ce0       |  out|    1|   ap_memory|                      vec_q_bram|         array|
|vec_q_bram_we0       |  out|    1|   ap_memory|                      vec_q_bram|         array|
|vec_q_bram_d0        |  out|   32|   ap_memory|                      vec_q_bram|         array|
+---------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%shiftreg126 = alloca i32 1"   --->   Operation 4 'alloca' 'shiftreg126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%gmem1_load_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %gmem1_load"   --->   Operation 6 'read' 'gmem1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i_1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i256 %gmem1_load_read, i256 %shiftreg126"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i26"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.65ns)   --->   "%icmp_ln15 = icmp_eq  i4 %i, i4 8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 11 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln15 = add i4 %i, i4 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 13 'add' 'add_ln15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.i26.split, void %for.inc.i30.preheader.exitStub" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 14 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shiftreg126_load = load i256 %shiftreg126" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:17]   --->   Operation 15 'load' 'shiftreg126_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i4 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 16 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_22" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:16]   --->   Operation 17 'specpipeline' 'specpipeline_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 18 'specloopname' 'specloopname_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i256 %shiftreg126_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:17]   --->   Operation 19 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %trunc_ln17" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:17]   --->   Operation 20 'bitcast' 'bitcast_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%lshr_ln17_1 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %shiftreg126_load, i32 32, i32 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:17]   --->   Operation 21 'partselect' 'lshr_ln17_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i224 %lshr_ln17_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:17]   --->   Operation 22 'zext' 'zext_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%vec_q_bram_addr = getelementptr i32 %vec_q_bram, i64 0, i64 %zext_ln15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:17]   --->   Operation 23 'getelementptr' 'vec_q_bram_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %bitcast_ln17, i3 %vec_q_bram_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:17]   --->   Operation 24 'store' 'store_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln15 = store i4 %add_ln15, i4 %i_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 25 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_2 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln15 = store i256 %zext_ln17, i256 %shiftreg126" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 26 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc.i26" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:15]   --->   Operation 27 'br' 'br_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vec_q_bram]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg126       (alloca           ) [ 011]
i_1               (alloca           ) [ 011]
gmem1_load_read   (read             ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i                 (load             ) [ 000]
icmp_ln15         (icmp             ) [ 011]
empty             (speclooptripcount) [ 000]
add_ln15          (add              ) [ 000]
br_ln15           (br               ) [ 000]
shiftreg126_load  (load             ) [ 000]
zext_ln15         (zext             ) [ 000]
specpipeline_ln16 (specpipeline     ) [ 000]
specloopname_ln15 (specloopname     ) [ 000]
trunc_ln17        (trunc            ) [ 000]
bitcast_ln17      (bitcast          ) [ 000]
lshr_ln17_1       (partselect       ) [ 000]
zext_ln17         (zext             ) [ 000]
vec_q_bram_addr   (getelementptr    ) [ 000]
store_ln17        (store            ) [ 000]
store_ln15        (store            ) [ 000]
store_ln15        (store            ) [ 000]
br_ln15           (br               ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vec_q_bram">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_q_bram"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i256"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i224.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="shiftreg126_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg126/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="i_1_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="gmem1_load_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="256" slack="0"/>
<pin id="48" dir="0" index="1" bw="256" slack="0"/>
<pin id="49" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_load_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="vec_q_bram_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="4" slack="0"/>
<pin id="56" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_q_bram_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="store_ln17_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="3" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln0_store_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="0"/>
<pin id="67" dir="0" index="1" bw="4" slack="0"/>
<pin id="68" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln0_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="256" slack="0"/>
<pin id="72" dir="0" index="1" bw="256" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_load_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="1"/>
<pin id="77" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="icmp_ln15_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="4" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add_ln15_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="shiftreg126_load_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="256" slack="1"/>
<pin id="92" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg126_load/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="zext_ln15_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="trunc_ln17_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="256" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="bitcast_ln17_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="lshr_ln17_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="224" slack="0"/>
<pin id="109" dir="0" index="1" bw="256" slack="0"/>
<pin id="110" dir="0" index="2" bw="7" slack="0"/>
<pin id="111" dir="0" index="3" bw="9" slack="0"/>
<pin id="112" dir="1" index="4" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln17_1/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln17_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="224" slack="0"/>
<pin id="119" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln15_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="4" slack="1"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln15_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="224" slack="0"/>
<pin id="128" dir="0" index="1" bw="256" slack="1"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="shiftreg126_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="256" slack="0"/>
<pin id="133" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg126 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="36" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="74"><net_src comp="46" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="75" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="75" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="75" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="101"><net_src comp="90" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="90" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="107" pin=3"/></net>

<net id="120"><net_src comp="107" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="84" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="117" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="38" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="137"><net_src comp="131" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="141"><net_src comp="42" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="144"><net_src comp="138" pin="1"/><net_sink comp="121" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vec_q_bram | {2 }
 - Input state : 
	Port: krnl_bp_Pipeline_l_load_input1 : gmem1_load | {1 }
	Port: krnl_bp_Pipeline_l_load_input1 : vec_q_bram | {}
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln15 : 1
		add_ln15 : 1
		br_ln15 : 2
		zext_ln15 : 1
		trunc_ln17 : 1
		bitcast_ln17 : 2
		lshr_ln17_1 : 1
		zext_ln17 : 2
		vec_q_bram_addr : 2
		store_ln17 : 3
		store_ln15 : 2
		store_ln15 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln15_fu_84       |    0    |    12   |
|----------|----------------------------|---------|---------|
|   icmp   |       icmp_ln15_fu_78      |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   | gmem1_load_read_read_fu_46 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |       zext_ln15_fu_93      |    0    |    0    |
|          |      zext_ln17_fu_117      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln17_fu_98      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|     lshr_ln17_1_fu_107     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    21   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_1_reg_138    |    4   |
|shiftreg126_reg_131|   256  |
+-------------------+--------+
|       Total       |   260  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   21   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   260  |    -   |
+-----------+--------+--------+
|   Total   |   260  |   21   |
+-----------+--------+--------+
