#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr  9 17:59:36 2018
# Process ID: 25978
# Current directory: /home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.runs/udp_0_synth_1
# Command line: vivado -log udp_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source udp_0.tcl
# Log file: /home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.runs/udp_0_synth_1/udp_0.vds
# Journal file: /home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.runs/udp_0_synth_1/vivado.jou
#-----------------------------------------------------------
source udp_0.tcl -notrace
Command: synth_design -top udp_0 -part xc7vx690tffg1157-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2018.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26167 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1331.977 ; gain = 90.000 ; free physical = 7343 ; free virtual = 49982
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'udp_0' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/synth/udp_0.v:56]
INFO: [Synth 8-638] synthesizing module 'udp_top' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_top.v:9]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'udp' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:12]
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv96_0 bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'udp_stripIpHeader' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 1'b1 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv4_A bound to: 4'b1010 
	Parameter ap_const_lv4_9 bound to: 4'b1001 
	Parameter ap_const_lv4_8 bound to: 4'b1000 
	Parameter ap_const_lv4_6 bound to: 4'b0110 
	Parameter ap_const_lv4_7 bound to: 4'b0111 
	Parameter ap_const_lv4_4 bound to: 4'b0100 
	Parameter ap_const_lv4_5 bound to: 4'b0101 
	Parameter ap_const_lv4_3 bound to: 4'b0011 
	Parameter ap_const_lv4_2 bound to: 4'b0010 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv8_FF bound to: 8'b11111111 
	Parameter ap_const_lv8_F bound to: 8'b00001111 
	Parameter ap_const_lv3_1 bound to: 3'b001 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_const_lv4_E bound to: 4'b1110 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv7_40 bound to: 7'b1000000 
	Parameter ap_const_lv64_FFFFFFFFFFFFFFFF bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv16_1100 bound to: 16'b0001000100000000 
	Parameter ap_const_lv32_38 bound to: 56 - type: integer 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_37 bound to: 55 - type: integer 
	Parameter ap_const_lv32_28 bound to: 40 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv32_27 bound to: 39 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:178]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:767]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:769]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:773]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:775]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:777]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:978]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:1000]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:1001]
INFO: [Synth 8-256] done synthesizing module 'udp_stripIpHeader' (1#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:10]
INFO: [Synth 8-638] synthesizing module 'udp_rxEngineUdpChecksumVerificatio' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_rxEngineUdpChecksumVerificatio.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm0_0 bound to: 1'b1 
	Parameter ap_ST_st2_fsm1_1 bound to: 2'b10 
	Parameter ap_ST_st3_fsm2_1 bound to: 2'b10 
	Parameter ap_ST_st0_fsm1_0 bound to: 2'b01 
	Parameter ap_ST_st0_fsm2_0 bound to: 2'b01 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv10_0 bound to: 10'b0000000000 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_const_lv10_1 bound to: 10'b0000000001 
	Parameter ap_const_lv10_3 bound to: 10'b0000000011 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv16_FFFF bound to: 16'b1111111111111111 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_rxEngineUdpChecksumVerificatio.v:83]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_rxEngineUdpChecksumVerificatio.v:86]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_rxEngineUdpChecksumVerificatio.v:89]
INFO: [Synth 8-256] done synthesizing module 'udp_rxEngineUdpChecksumVerificatio' (2#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_rxEngineUdpChecksumVerificatio.v:10]
INFO: [Synth 8-638] synthesizing module 'udp_inputPathRxEngine' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathRxEngine.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 1'b1 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv4_A bound to: 4'b1010 
	Parameter ap_const_lv4_9 bound to: 4'b1001 
	Parameter ap_const_lv4_8 bound to: 4'b1000 
	Parameter ap_const_lv4_7 bound to: 4'b0111 
	Parameter ap_const_lv4_6 bound to: 4'b0110 
	Parameter ap_const_lv4_5 bound to: 4'b0101 
	Parameter ap_const_lv4_4 bound to: 4'b0100 
	Parameter ap_const_lv4_3 bound to: 4'b0011 
	Parameter ap_const_lv4_2 bound to: 4'b0010 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv8_FF bound to: 8'b11111111 
	Parameter ap_const_lv4_E bound to: 4'b1110 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv3_5 bound to: 3'b101 
	Parameter ap_const_lv3_6 bound to: 3'b110 
	Parameter ap_const_lv3_2 bound to: 3'b010 
	Parameter ap_const_lv32_28 bound to: 40 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv32_27 bound to: 39 - type: integer 
	Parameter ap_const_lv16_9 bound to: 16'b0000000000001001 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathRxEngine.v:187]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathRxEngine.v:836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathRxEngine.v:838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathRxEngine.v:840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathRxEngine.v:841]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathRxEngine.v:842]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathRxEngine.v:862]
INFO: [Synth 8-256] done synthesizing module 'udp_inputPathRxEngine' (3#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathRxEngine.v:10]
INFO: [Synth 8-638] synthesizing module 'udp_portTable' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_portTable.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm0_0 bound to: 1'b1 
	Parameter ap_ST_st2_fsm1_1 bound to: 2'b10 
	Parameter ap_ST_st3_fsm2_1 bound to: 2'b10 
	Parameter ap_ST_st0_fsm1_0 bound to: 2'b01 
	Parameter ap_ST_st0_fsm2_0 bound to: 2'b01 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_portTable.v:81]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_portTable.v:84]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_portTable.v:87]
INFO: [Synth 8-638] synthesizing module 'udp_portTable_portTable_1' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_portTable_portTable_1.v:69]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 65536 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'udp_portTable_portTable_1_ram' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_portTable_portTable_1.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 65536 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_portTable_portTable_1.v:27]
INFO: [Synth 8-3876] $readmem data file './udp_portTable_portTable_1_ram.dat' is read successfully [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_portTable_portTable_1.v:30]
INFO: [Synth 8-256] done synthesizing module 'udp_portTable_portTable_1_ram' (4#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_portTable_portTable_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'udp_portTable_portTable_1' (5#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_portTable_portTable_1.v:69]
INFO: [Synth 8-256] done synthesizing module 'udp_portTable' (6#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_portTable.v:10]
INFO: [Synth 8-638] synthesizing module 'udp_outputPathWriteFunction' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathWriteFunction.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm0_0 bound to: 1'b1 
	Parameter ap_ST_st2_fsm1_1 bound to: 2'b10 
	Parameter ap_ST_st0_fsm1_0 bound to: 2'b01 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv3_4 bound to: 3'b100 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv3_5 bound to: 3'b101 
	Parameter ap_const_lv3_6 bound to: 3'b110 
	Parameter ap_const_lv3_3 bound to: 3'b011 
	Parameter ap_const_lv3_2 bound to: 3'b010 
	Parameter ap_const_lv3_1 bound to: 3'b001 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv16_8 bound to: 16'b0000000000001000 
	Parameter ap_const_lv16_1100 bound to: 16'b0001000100000000 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_58 bound to: 88 - type: integer 
	Parameter ap_const_lv32_5F bound to: 95 - type: integer 
	Parameter ap_const_lv32_50 bound to: 80 - type: integer 
	Parameter ap_const_lv32_57 bound to: 87 - type: integer 
	Parameter ap_const_lv32_48 bound to: 72 - type: integer 
	Parameter ap_const_lv32_4F bound to: 79 - type: integer 
	Parameter ap_const_lv32_40 bound to: 64 - type: integer 
	Parameter ap_const_lv32_47 bound to: 71 - type: integer 
	Parameter ap_const_lv32_28 bound to: 40 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv32_27 bound to: 39 - type: integer 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathWriteFunction.v:144]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathWriteFunction.v:147]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathWriteFunction.v:730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathWriteFunction.v:731]
INFO: [Synth 8-256] done synthesizing module 'udp_outputPathWriteFunction' (7#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathWriteFunction.v:10]
INFO: [Synth 8-638] synthesizing module 'udp_udpChecksumCalculation' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_udpChecksumCalculation.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm0_0 bound to: 1'b1 
	Parameter ap_ST_st2_fsm1_1 bound to: 2'b10 
	Parameter ap_ST_st3_fsm2_1 bound to: 2'b10 
	Parameter ap_ST_st0_fsm1_0 bound to: 2'b01 
	Parameter ap_ST_st0_fsm2_0 bound to: 2'b01 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv16_FFFF bound to: 16'b1111111111111111 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_udpChecksumCalculation.v:71]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_udpChecksumCalculation.v:74]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_udpChecksumCalculation.v:77]
INFO: [Synth 8-256] done synthesizing module 'udp_udpChecksumCalculation' (8#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_udpChecksumCalculation.v:10]
INFO: [Synth 8-638] synthesizing module 'udp_outputPathReadFunction' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathReadFunction.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm0_0 bound to: 1'b1 
	Parameter ap_ST_st2_fsm1_1 bound to: 2'b10 
	Parameter ap_ST_st0_fsm1_0 bound to: 2'b01 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
	Parameter ap_const_lv8_FF bound to: 8'b11111111 
	Parameter ap_const_lv16_FFF8 bound to: 16'b1111111111111000 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_38 bound to: 56 - type: integer 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_37 bound to: 55 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv32_40 bound to: 64 - type: integer 
	Parameter ap_const_lv32_5F bound to: 95 - type: integer 
	Parameter ap_const_lv16_8 bound to: 16'b0000000000001000 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv4_2 bound to: 4'b0010 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv4_4 bound to: 4'b0100 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv4_5 bound to: 4'b0101 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv4_6 bound to: 4'b0110 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathReadFunction.v:133]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathReadFunction.v:136]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathReadFunction.v:634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathReadFunction.v:636]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathReadFunction.v:638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathReadFunction.v:639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathReadFunction.v:640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathReadFunction.v:641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathReadFunction.v:642]
WARNING: [Synth 8-6014] Unused sequential element myPacketCounter_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathReadFunction.v:323]
INFO: [Synth 8-256] done synthesizing module 'udp_outputPathReadFunction' (9#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathReadFunction.v:10]
INFO: [Synth 8-638] synthesizing module 'udp_addIpHeader' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_addIpHeader.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 1'b1 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv3_4 bound to: 3'b100 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv3_3 bound to: 3'b011 
	Parameter ap_const_lv3_2 bound to: 3'b010 
	Parameter ap_const_lv3_1 bound to: 3'b001 
	Parameter ap_const_lv8_FF bound to: 8'b11111111 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_11FF bound to: 4607 - type: integer 
	Parameter ap_const_lv16_14 bound to: 16'b0000000000010100 
	Parameter ap_const_lv16_45 bound to: 16'b0000000001000101 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_addIpHeader.v:114]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_addIpHeader.v:489]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_addIpHeader.v:497]
INFO: [Synth 8-256] done synthesizing module 'udp_addIpHeader' (10#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_addIpHeader.v:10]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_strip2inputPath_IPheader_V_dat' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_dat.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_strip2inputPath_IPheader_V_dat' (11#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_dat.v:11]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_strip2inputPath_IPheader_V_kee' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_strip2inputPath_IPheader_V_kee_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_strip2inputPath_IPheader_V_kee_shiftReg' (12#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_strip2inputPath_IPheader_V_kee' (13#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_strip2inputPath_IPheader_V_las' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_strip2inputPath_IPheader_V_las_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_strip2inputPath_IPheader_V_las_shiftReg' (14#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_strip2inputPath_IPheader_V_las' (15#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_strip2inputPath_IP_V_sourceIP_s' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_sourceIP_s.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_strip2inputPath_IP_V_sourceIP_s_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_sourceIP_s.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_strip2inputPath_IP_V_sourceIP_s_shiftReg' (16#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_sourceIP_s.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_strip2inputPath_IP_V_sourceIP_s' (17#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_sourceIP_s.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_strip2inputPath_IP_V_destinati' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_destinati.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_strip2inputPath_IP_V_destinati_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_destinati.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_strip2inputPath_IP_V_destinati_shiftReg' (18#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_destinati.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_strip2inputPath_IP_V_destinati' (19#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_destinati.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_strip2rxChecksum_V_data_V' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2rxChecksum_V_data_V.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_strip2rxChecksum_V_data_V_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2rxChecksum_V_data_V.v:11]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_strip2rxChecksum_V_data_V_shiftReg' (20#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2rxChecksum_V_data_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_strip2rxChecksum_V_data_V' (21#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2rxChecksum_V_data_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_strip2rxChecksum_V_keep_V' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2rxChecksum_V_keep_V.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_strip2rxChecksum_V_keep_V_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2rxChecksum_V_keep_V.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_strip2rxChecksum_V_keep_V_shiftReg' (22#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2rxChecksum_V_keep_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_strip2rxChecksum_V_keep_V' (23#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2rxChecksum_V_keep_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_strip2rxChecksum_V_last_V' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2rxChecksum_V_last_V.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_strip2rxChecksum_V_last_V_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2rxChecksum_V_last_V.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_strip2rxChecksum_V_last_V_shiftReg' (24#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2rxChecksum_V_last_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_strip2rxChecksum_V_last_V' (25#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2rxChecksum_V_last_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_strip2inputPath_data_V_data_V' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_data_V_data_V.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_strip2inputPath_data_V_data_V' (26#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_data_V_data_V.v:11]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_strip2inputPath_data_V_keep_V' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_data_V_keep_V.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_strip2inputPath_data_V_keep_V' (27#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_data_V_keep_V.v:11]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_strip2inputPath_data_V_last_V' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_data_V_last_V.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_strip2inputPath_data_V_last_V' (28#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_data_V_last_V.v:11]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_rxChecksum2rxEngine_V' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_rxChecksum2rxEngine_V.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_rxChecksum2rxEngine_V_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_rxChecksum2rxEngine_V.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_rxChecksum2rxEngine_V_shiftReg' (29#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_rxChecksum2rxEngine_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_rxChecksum2rxEngine_V' (30#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_rxChecksum2rxEngine_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_rxEng2portTable_check_req_V_V' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_rxEng2portTable_check_req_V_V.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_rxEng2portTable_check_req_V_V_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_rxEng2portTable_check_req_V_V.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_rxEng2portTable_check_req_V_V_shiftReg' (31#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_rxEng2portTable_check_req_V_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_rxEng2portTable_check_req_V_V' (32#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_rxEng2portTable_check_req_V_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_portTable2rxEng_assign_V' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_portTable2rxEng_assign_V.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_portTable2rxEng_assign_V_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_portTable2rxEng_assign_V.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_portTable2rxEng_assign_V_shiftReg' (33#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_portTable2rxEng_assign_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_portTable2rxEng_assign_V' (34#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_portTable2rxEng_assign_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_outputPathWriteFunction2checks' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathWriteFunction2checks.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_outputPathWriteFunction2checks' (35#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathWriteFunction2checks.v:11]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_outputPathWriteFunction2checks_1' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathWriteFunction2checks_1.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_outputPathWriteFunction2checks_1_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathWriteFunction2checks_1.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_outputPathWriteFunction2checks_1_shiftReg' (36#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathWriteFunction2checks_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_outputPathWriteFunction2checks_1' (37#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathWriteFunction2checks_1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_udpMetadata_V' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_udpMetadata_V.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_udpMetadata_V' (38#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_udpMetadata_V.v:11]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_packetLength_V_V' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_packetLength_V_V.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_packetLength_V_V_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_packetLength_V_V.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_packetLength_V_V_shiftReg' (39#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_packetLength_V_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_packetLength_V_V' (40#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_packetLength_V_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_packetData_V_V' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_packetData_V_V.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_packetData_V_V' (41#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_packetData_V_V.v:11]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_checksumCalculation2outputPath' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_checksumCalculation2outputPath.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_checksumCalculation2outputPath_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_checksumCalculation2outputPath.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_checksumCalculation2outputPath_shiftReg' (42#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_checksumCalculation2outputPath.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_checksumCalculation2outputPath' (43#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_checksumCalculation2outputPath.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_outputPathReadFunction2addIpHe' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathReadFunction2addIpHe.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_outputPathReadFunction2addIpHe_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathReadFunction2addIpHe.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_outputPathReadFunction2addIpHe_shiftReg' (44#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathReadFunction2addIpHe.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_outputPathReadFunction2addIpHe' (45#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathReadFunction2addIpHe.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_outputPathRead2addIpHeader_dat' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathRead2addIpHeader_dat.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_outputPathRead2addIpHeader_dat_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathRead2addIpHeader_dat.v:11]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_outputPathRead2addIpHeader_dat_shiftReg' (46#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathRead2addIpHeader_dat.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_outputPathRead2addIpHeader_dat' (47#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathRead2addIpHeader_dat.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_outputPathRead2addIpHeader_dat_1' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathRead2addIpHeader_dat_1.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_outputPathRead2addIpHeader_dat_1_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathRead2addIpHeader_dat_1.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_outputPathRead2addIpHeader_dat_1_shiftReg' (48#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathRead2addIpHeader_dat_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_outputPathRead2addIpHeader_dat_1' (49#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathRead2addIpHeader_dat_1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_outputPathRead2addIpHeader_dat_2' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathRead2addIpHeader_dat_2.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_outputPathRead2addIpHeader_dat_2_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathRead2addIpHeader_dat_2.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_outputPathRead2addIpHeader_dat_2_shiftReg' (50#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathRead2addIpHeader_dat_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_outputPathRead2addIpHeader_dat_2' (51#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathRead2addIpHeader_dat_2.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_outputPathRead2addIpHeader_ipA' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathRead2addIpHeader_ipA.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_udp_outputPathRead2addIpHeader_ipA_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathRead2addIpHeader_ipA.v:11]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_outputPathRead2addIpHeader_ipA_shiftReg' (52#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathRead2addIpHeader_ipA.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_udp_outputPathRead2addIpHeader_ipA' (53#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathRead2addIpHeader_ipA.v:45]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_procdone_udp_addIpHeader_U0_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:1214]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_procdone_udp_inputPathRxEngine_U0_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:1223]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_procdone_udp_portTable_U0_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:1232]
WARNING: [Synth 8-6014] Unused sequential element ap_CS_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:1320]
INFO: [Synth 8-4471] merging register 'udp_inputPathRxEngine_U0_ap_start_reg' into 'udp_addIpHeader_U0_ap_start_reg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:667]
INFO: [Synth 8-4471] merging register 'udp_outputPathReadFunction_U0_ap_start_reg' into 'udp_addIpHeader_U0_ap_start_reg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:815]
INFO: [Synth 8-4471] merging register 'udp_outputPathWriteFunction_U0_ap_start_reg' into 'udp_addIpHeader_U0_ap_start_reg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:756]
INFO: [Synth 8-4471] merging register 'udp_portTable_U0_ap_start_reg' into 'udp_addIpHeader_U0_ap_start_reg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:731]
INFO: [Synth 8-4471] merging register 'udp_rxEngineUdpChecksumVerificatio_U0_ap_start_reg' into 'udp_addIpHeader_U0_ap_start_reg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:645]
INFO: [Synth 8-4471] merging register 'udp_stripIpHeader_U0_ap_start_reg' into 'udp_addIpHeader_U0_ap_start_reg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:593]
INFO: [Synth 8-4471] merging register 'udp_udpChecksumCalculation_U0_ap_start_reg' into 'udp_addIpHeader_U0_ap_start_reg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:796]
WARNING: [Synth 8-6014] Unused sequential element udp_inputPathRxEngine_U0_ap_start_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:667]
WARNING: [Synth 8-6014] Unused sequential element udp_outputPathReadFunction_U0_ap_start_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:815]
WARNING: [Synth 8-6014] Unused sequential element udp_outputPathWriteFunction_U0_ap_start_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:756]
WARNING: [Synth 8-6014] Unused sequential element udp_portTable_U0_ap_start_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:731]
WARNING: [Synth 8-6014] Unused sequential element udp_rxEngineUdpChecksumVerificatio_U0_ap_start_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:645]
WARNING: [Synth 8-6014] Unused sequential element udp_stripIpHeader_U0_ap_start_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:593]
WARNING: [Synth 8-6014] Unused sequential element udp_udpChecksumCalculation_U0_ap_start_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:796]
INFO: [Synth 8-256] done synthesizing module 'udp' (54#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp.v:12]
INFO: [Synth 8-638] synthesizing module 'udp_confirmPortStatus_if' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_confirmPortStatus_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_confirmPortStatus_reg_slice' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_confirmPortStatus_if.v:168]
	Parameter N bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'udp_confirmPortStatus_reg_slice' (55#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_confirmPortStatus_if.v:168]
INFO: [Synth 8-638] synthesizing module 'udp_confirmPortStatus_fifo' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_confirmPortStatus_if.v:93]
	Parameter DATA_BITS bound to: 1 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_confirmPortStatus_fifo' (56#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_confirmPortStatus_if.v:93]
INFO: [Synth 8-256] done synthesizing module 'udp_confirmPortStatus_if' (57#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_confirmPortStatus_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_inputPathInData_if' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathInData_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_inputPathInData_reg_slice' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathInData_if.v:212]
	Parameter N bound to: 73 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'udp_inputPathInData_reg_slice' (58#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathInData_if.v:212]
INFO: [Synth 8-638] synthesizing module 'udp_inputPathInData_fifo' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathInData_if.v:137]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_inputPathInData_fifo' (59#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathInData_if.v:137]
INFO: [Synth 8-638] synthesizing module 'udp_inputPathInData_fifo__parameterized0' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathInData_if.v:137]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_inputPathInData_fifo__parameterized0' (59#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathInData_if.v:137]
INFO: [Synth 8-638] synthesizing module 'udp_inputPathInData_fifo__parameterized1' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathInData_if.v:137]
	Parameter DATA_BITS bound to: 1 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_inputPathInData_fifo__parameterized1' (59#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathInData_if.v:137]
INFO: [Synth 8-256] done synthesizing module 'udp_inputPathInData_if' (60#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathInData_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_inputPathOutputMetadata_if' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathOutputMetadata_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_inputPathOutputMetadata_reg_slice' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathOutputMetadata_if.v:64]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'udp_inputPathOutputMetadata_reg_slice' (61#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathOutputMetadata_if.v:64]
INFO: [Synth 8-256] done synthesizing module 'udp_inputPathOutputMetadata_if' (62#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathOutputMetadata_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_inputPathPortUnreachable_if' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathPortUnreachable_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_inputPathPortUnreachable_reg_slice' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathPortUnreachable_if.v:212]
	Parameter N bound to: 73 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'udp_inputPathPortUnreachable_reg_slice' (63#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathPortUnreachable_if.v:212]
INFO: [Synth 8-638] synthesizing module 'udp_inputPathPortUnreachable_fifo' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathPortUnreachable_if.v:137]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_inputPathPortUnreachable_fifo' (64#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathPortUnreachable_if.v:137]
INFO: [Synth 8-638] synthesizing module 'udp_inputPathPortUnreachable_fifo__parameterized0' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathPortUnreachable_if.v:137]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_inputPathPortUnreachable_fifo__parameterized0' (64#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathPortUnreachable_if.v:137]
INFO: [Synth 8-638] synthesizing module 'udp_inputPathPortUnreachable_fifo__parameterized1' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathPortUnreachable_if.v:137]
	Parameter DATA_BITS bound to: 1 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_inputPathPortUnreachable_fifo__parameterized1' (64#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathPortUnreachable_if.v:137]
INFO: [Synth 8-256] done synthesizing module 'udp_inputPathPortUnreachable_if' (65#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathPortUnreachable_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_inputpathOutData_if' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputpathOutData_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_inputpathOutData_reg_slice' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputpathOutData_if.v:212]
	Parameter N bound to: 73 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'udp_inputpathOutData_reg_slice' (66#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputpathOutData_if.v:212]
INFO: [Synth 8-638] synthesizing module 'udp_inputpathOutData_fifo' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputpathOutData_if.v:137]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_inputpathOutData_fifo' (67#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputpathOutData_if.v:137]
INFO: [Synth 8-638] synthesizing module 'udp_inputpathOutData_fifo__parameterized0' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputpathOutData_if.v:137]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_inputpathOutData_fifo__parameterized0' (67#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputpathOutData_if.v:137]
INFO: [Synth 8-638] synthesizing module 'udp_inputpathOutData_fifo__parameterized1' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputpathOutData_if.v:137]
	Parameter DATA_BITS bound to: 1 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_inputpathOutData_fifo__parameterized1' (67#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputpathOutData_if.v:137]
INFO: [Synth 8-256] done synthesizing module 'udp_inputpathOutData_if' (68#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputpathOutData_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_openPort_if' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_openPort_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_openPort_reg_slice' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_openPort_if.v:168]
	Parameter N bound to: 16 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'udp_openPort_reg_slice' (69#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_openPort_if.v:168]
INFO: [Synth 8-638] synthesizing module 'udp_openPort_fifo' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_openPort_if.v:93]
	Parameter DATA_BITS bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_openPort_fifo' (70#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_openPort_if.v:93]
INFO: [Synth 8-256] done synthesizing module 'udp_openPort_if' (71#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_openPort_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_outputPathInData_if' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathInData_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_outputPathInData_reg_slice' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathInData_if.v:212]
	Parameter N bound to: 73 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'udp_outputPathInData_reg_slice' (72#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathInData_if.v:212]
INFO: [Synth 8-638] synthesizing module 'udp_outputPathInData_fifo' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathInData_if.v:137]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_outputPathInData_fifo' (73#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathInData_if.v:137]
INFO: [Synth 8-638] synthesizing module 'udp_outputPathInData_fifo__parameterized0' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathInData_if.v:137]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_outputPathInData_fifo__parameterized0' (73#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathInData_if.v:137]
INFO: [Synth 8-638] synthesizing module 'udp_outputPathInData_fifo__parameterized1' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathInData_if.v:137]
	Parameter DATA_BITS bound to: 1 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_outputPathInData_fifo__parameterized1' (73#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathInData_if.v:137]
INFO: [Synth 8-256] done synthesizing module 'udp_outputPathInData_if' (74#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathInData_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_outputPathInMetadata_if' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathInMetadata_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_outputPathInMetadata_reg_slice' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathInMetadata_if.v:64]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'udp_outputPathInMetadata_reg_slice' (75#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathInMetadata_if.v:64]
INFO: [Synth 8-256] done synthesizing module 'udp_outputPathInMetadata_if' (76#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathInMetadata_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_outputPathOutData_if' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathOutData_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_outputPathOutData_reg_slice' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathOutData_if.v:212]
	Parameter N bound to: 73 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'udp_outputPathOutData_reg_slice' (77#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathOutData_if.v:212]
INFO: [Synth 8-638] synthesizing module 'udp_outputPathOutData_fifo' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathOutData_if.v:137]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_outputPathOutData_fifo' (78#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathOutData_if.v:137]
INFO: [Synth 8-638] synthesizing module 'udp_outputPathOutData_fifo__parameterized0' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathOutData_if.v:137]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_outputPathOutData_fifo__parameterized0' (78#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathOutData_if.v:137]
INFO: [Synth 8-638] synthesizing module 'udp_outputPathOutData_fifo__parameterized1' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathOutData_if.v:137]
	Parameter DATA_BITS bound to: 1 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_outputPathOutData_fifo__parameterized1' (78#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathOutData_if.v:137]
INFO: [Synth 8-256] done synthesizing module 'udp_outputPathOutData_if' (79#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathOutData_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_outputpathInLength_if' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputpathInLength_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_outputpathInLength_reg_slice' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputpathInLength_if.v:168]
	Parameter N bound to: 16 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'udp_outputpathInLength_reg_slice' (80#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputpathInLength_if.v:168]
INFO: [Synth 8-638] synthesizing module 'udp_outputpathInLength_fifo' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputpathInLength_if.v:93]
	Parameter DATA_BITS bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_outputpathInLength_fifo' (81#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputpathInLength_if.v:93]
INFO: [Synth 8-256] done synthesizing module 'udp_outputpathInLength_if' (82#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputpathInLength_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_portRelease_if' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_portRelease_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_portRelease_reg_slice' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_portRelease_if.v:168]
	Parameter N bound to: 16 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'udp_portRelease_reg_slice' (83#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_portRelease_if.v:168]
INFO: [Synth 8-638] synthesizing module 'udp_portRelease_fifo' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_portRelease_if.v:93]
	Parameter DATA_BITS bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_portRelease_fifo' (84#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_portRelease_if.v:93]
INFO: [Synth 8-256] done synthesizing module 'udp_portRelease_if' (85#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_portRelease_if.v:11]
INFO: [Synth 8-638] synthesizing module 'udp_ap_rst_if' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_ap_rst_if.v:10]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_ap_rst_if' (86#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_ap_rst_if.v:10]
INFO: [Synth 8-256] done synthesizing module 'udp_top' (87#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_top.v:9]
INFO: [Synth 8-256] done synthesizing module 'udp_0' (88#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/synth/udp_0.v:56]
WARNING: [Synth 8-3331] design udp_outputPathWriteFunction has unconnected port outputPathInData_V_keep_V_dout[3]
WARNING: [Synth 8-3331] design udp_outputPathWriteFunction has unconnected port outputPathInData_V_keep_V_dout[2]
WARNING: [Synth 8-3331] design udp_outputPathWriteFunction has unconnected port outputPathInData_V_keep_V_dout[1]
WARNING: [Synth 8-3331] design udp_outputPathWriteFunction has unconnected port outputPathInData_V_keep_V_dout[0]
WARNING: [Synth 8-3331] design udp_portTable_portTable_1 has unconnected port reset
WARNING: [Synth 8-3331] design udp_rxEngineUdpChecksumVerificatio has unconnected port strip2rxChecksum_V_keep_V_dout[7]
WARNING: [Synth 8-3331] design udp_rxEngineUdpChecksumVerificatio has unconnected port strip2rxChecksum_V_keep_V_dout[6]
WARNING: [Synth 8-3331] design udp_rxEngineUdpChecksumVerificatio has unconnected port strip2rxChecksum_V_keep_V_dout[5]
WARNING: [Synth 8-3331] design udp_rxEngineUdpChecksumVerificatio has unconnected port strip2rxChecksum_V_keep_V_dout[4]
WARNING: [Synth 8-3331] design udp_rxEngineUdpChecksumVerificatio has unconnected port strip2rxChecksum_V_keep_V_dout[3]
WARNING: [Synth 8-3331] design udp_rxEngineUdpChecksumVerificatio has unconnected port strip2rxChecksum_V_keep_V_dout[2]
WARNING: [Synth 8-3331] design udp_rxEngineUdpChecksumVerificatio has unconnected port strip2rxChecksum_V_keep_V_dout[1]
WARNING: [Synth 8-3331] design udp_rxEngineUdpChecksumVerificatio has unconnected port strip2rxChecksum_V_keep_V_dout[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1485.508 ; gain = 243.531 ; free physical = 6864 ; free virtual = 49509
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1485.508 ; gain = 243.531 ; free physical = 6686 ; free virtual = 49331
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/constraints/udp_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/constraints/udp_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.runs/udp_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.runs/udp_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2008.781 ; gain = 3.000 ; free physical = 4419 ; free virtual = 47076
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:13 ; elapsed = 00:02:30 . Memory (MB): peak = 2008.781 ; gain = 766.805 ; free physical = 4292 ; free virtual = 46949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:13 ; elapsed = 00:02:30 . Memory (MB): peak = 2008.781 ; gain = 766.805 ; free physical = 4294 ; free virtual = 46952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.runs/udp_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:02:30 . Memory (MB): peak = 2008.781 ; gain = 766.805 ; free physical = 4304 ; free virtual = 46962
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:1010]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:1002]
INFO: [Synth 8-5544] ROM "grp_fu_541_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_525_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ipHdrWordCount_V" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_630_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_541_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_525_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ipHdrWordCount_V" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_630_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_2_1_i_fu_1062_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "storemerge8_fu_997_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_s_fu_970_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "storemerge7_phi_fu_390_p4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_V_reg_371_reg' and it is trimmed from '64' to '48' bits. [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_rxEngineUdpChecksumVerificatio.v:250]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm1_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm2_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_49_fu_345_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_50_fu_354_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element wordCounter_V_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_rxEngineUdpChecksumVerificatio.v:276]
INFO: [Synth 8-5544] ROM "tmp_s_fu_750_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_37_fu_665_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_47_fu_771_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_s_fu_750_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_37_fu_665_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_47_fu_771_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "storemerge1_fu_846_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "storemerge5_fu_803_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "storemerge6_fu_777_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "storemerge_phi_fu_476_p4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_s_fu_890_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm1_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm2_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_V_9_reg_803_reg[15:0]' into 'outputPathPacketLength_V_reg[15:0]' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathWriteFunction.v:291]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_9_reg_803_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathWriteFunction.v:291]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm1_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_63_fu_507_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm1_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm2_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm1_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_s_fu_358_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iphState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_s_fu_358_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iphState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "storemerge_fu_386_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_dat.v:93]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_dat.v:92]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[5] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[6] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[7] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[8] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[9] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[10] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[11] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[12] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[13] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[14] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[15] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[16] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[17] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[18] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[19] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[20] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[21] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[22] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[23] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[24] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[25] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[26] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[27] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[28] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[29] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[30] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[31] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[32] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:36]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:91]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_kee.v:86]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[5] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[6] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[7] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[8] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[9] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[10] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[11] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[12] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[13] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[14] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[15] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[16] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[17] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[18] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[19] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[20] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[21] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[22] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[23] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[24] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[25] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[26] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[27] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[28] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[29] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[30] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[31] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[32] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:36]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:91]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IPheader_V_las.v:86]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_sourceIP_s.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_sourceIP_s.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_sourceIP_s.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_sourceIP_s.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_sourceIP_s.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[5] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_sourceIP_s.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[6] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_sourceIP_s.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[7] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_sourceIP_s.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[8] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_sourceIP_s.v:36]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_sourceIP_s.v:91]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_sourceIP_s.v:86]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_destinati.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_destinati.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_destinati.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_destinati.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_destinati.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[5] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_destinati.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[6] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_destinati.v:36]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_IP_V_destinati.v:91]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2rxChecksum_V_data_V.v:91]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2rxChecksum_V_keep_V.v:91]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2rxChecksum_V_last_V.v:91]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_data_V_data_V.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_data_V_keep_V.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_strip2inputPath_data_V_last_V.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_rxChecksum2rxEngine_V.v:91]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathWriteFunction2checks.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_outputPathWriteFunction2checks_1.v:91]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_packetLength_V_V.v:91]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/FIFO_udp_packetData_V_V.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_confirmPortStatus_if.v:144]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathInData_if.v:188]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathInData_if.v:188]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathInData_if.v:188]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathPortUnreachable_if.v:188]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathPortUnreachable_if.v:188]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputPathPortUnreachable_if.v:188]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputpathOutData_if.v:188]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputpathOutData_if.v:188]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_inputpathOutData_if.v:188]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_openPort_if.v:144]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathInData_if.v:188]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathInData_if.v:188]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathInData_if.v:188]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathOutData_if.v:188]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathOutData_if.v:188]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputPathOutData_if.v:188]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_outputpathInLength_if.v:144]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_portRelease_if.v:144]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:02:35 . Memory (MB): peak = 2008.781 ; gain = 766.805 ; free physical = 4260 ; free virtual = 46920
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 24    
	   2 Input      3 Bit       Adders := 5     
	   5 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 9     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               96 Bit    Registers := 8     
	               73 Bit    Registers := 10    
	               64 Bit    Registers := 22    
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 28    
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 172   
+---RAMs : 
	             256K Bit         RAMs := 2     
	              64K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
	               2K Bit         RAMs := 2     
	              768 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     73 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 21    
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input     12 Bit        Muxes := 16    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 29    
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 18    
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 79    
	   5 Input      2 Bit        Muxes := 36    
	   2 Input      1 Bit        Muxes := 239   
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module udp_stripIpHeader 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
Module udp_rxEngineUdpChecksumVerificatio 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module udp_inputPathRxEngine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   9 Input      1 Bit        Muxes := 1     
Module udp_portTable_portTable_1_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module udp_portTable 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module udp_outputPathWriteFunction 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module udp_udpChecksumCalculation 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module udp_outputPathReadFunction 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module udp_addIpHeader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module FIFO_udp_strip2inputPath_IPheader_V_dat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_udp_strip2inputPath_IPheader_V_kee 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module FIFO_udp_strip2inputPath_IPheader_V_las 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module FIFO_udp_strip2inputPath_IP_V_sourceIP_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module FIFO_udp_strip2inputPath_IP_V_destinati 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module FIFO_udp_strip2rxChecksum_V_data_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module FIFO_udp_strip2rxChecksum_V_keep_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module FIFO_udp_strip2rxChecksum_V_last_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module FIFO_udp_strip2inputPath_data_V_data_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_udp_strip2inputPath_data_V_keep_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_udp_strip2inputPath_data_V_last_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module FIFO_udp_rxChecksum2rxEngine_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module FIFO_udp_rxEng2portTable_check_req_V_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module FIFO_udp_rxEng2portTable_check_req_V_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FIFO_udp_portTable2rxEng_assign_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FIFO_udp_portTable2rxEng_assign_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FIFO_udp_outputPathWriteFunction2checks 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_udp_outputPathWriteFunction2checks_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module FIFO_udp_udpMetadata_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               96 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              768 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_udp_packetLength_V_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module FIFO_udp_packetData_V_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_udp_checksumCalculation2outputPath_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module FIFO_udp_checksumCalculation2outputPath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FIFO_udp_outputPathReadFunction2addIpHe_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module FIFO_udp_outputPathReadFunction2addIpHe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FIFO_udp_outputPathRead2addIpHeader_dat_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module FIFO_udp_outputPathRead2addIpHeader_dat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FIFO_udp_outputPathRead2addIpHeader_dat_1_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_udp_outputPathRead2addIpHeader_dat_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FIFO_udp_outputPathRead2addIpHeader_dat_2_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FIFO_udp_outputPathRead2addIpHeader_dat_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module FIFO_udp_outputPathRead2addIpHeader_ipA_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module FIFO_udp_outputPathRead2addIpHeader_ipA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module udp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module udp_confirmPortStatus_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module udp_confirmPortStatus_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module udp_inputPathInData_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module udp_inputPathInData_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module udp_inputPathInData_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module udp_inputPathInData_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module udp_inputPathOutputMetadata_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module udp_inputPathPortUnreachable_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module udp_inputPathPortUnreachable_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module udp_inputPathPortUnreachable_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module udp_inputPathPortUnreachable_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module udp_inputpathOutData_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module udp_inputpathOutData_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module udp_inputpathOutData_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module udp_inputpathOutData_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module udp_openPort_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module udp_openPort_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module udp_outputPathInData_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module udp_outputPathInData_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module udp_outputPathInData_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module udp_outputPathInData_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module udp_outputPathInMetadata_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module udp_outputPathOutData_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module udp_outputPathOutData_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module udp_outputPathOutData_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module udp_outputPathOutData_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module udp_outputpathInLength_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module udp_outputpathInLength_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module udp_portRelease_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module udp_portRelease_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/hdl/verilog/udp_stripIpHeader.v:1002]
INFO: [Synth 8-5546] ROM "tmp_50_fu_354_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_49_fu_345_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_s_fu_358_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design udp_outputPathWriteFunction has unconnected port outputPathInData_V_keep_V_dout[3]
WARNING: [Synth 8-3331] design udp_outputPathWriteFunction has unconnected port outputPathInData_V_keep_V_dout[2]
WARNING: [Synth 8-3331] design udp_outputPathWriteFunction has unconnected port outputPathInData_V_keep_V_dout[1]
WARNING: [Synth 8-3331] design udp_outputPathWriteFunction has unconnected port outputPathInData_V_keep_V_dout[0]
WARNING: [Synth 8-3331] design udp_rxEngineUdpChecksumVerificatio has unconnected port strip2rxChecksum_V_keep_V_dout[7]
WARNING: [Synth 8-3331] design udp_rxEngineUdpChecksumVerificatio has unconnected port strip2rxChecksum_V_keep_V_dout[6]
WARNING: [Synth 8-3331] design udp_rxEngineUdpChecksumVerificatio has unconnected port strip2rxChecksum_V_keep_V_dout[5]
WARNING: [Synth 8-3331] design udp_rxEngineUdpChecksumVerificatio has unconnected port strip2rxChecksum_V_keep_V_dout[4]
WARNING: [Synth 8-3331] design udp_rxEngineUdpChecksumVerificatio has unconnected port strip2rxChecksum_V_keep_V_dout[3]
WARNING: [Synth 8-3331] design udp_rxEngineUdpChecksumVerificatio has unconnected port strip2rxChecksum_V_keep_V_dout[2]
WARNING: [Synth 8-3331] design udp_rxEngineUdpChecksumVerificatio has unconnected port strip2rxChecksum_V_keep_V_dout[1]
WARNING: [Synth 8-3331] design udp_rxEngineUdpChecksumVerificatio has unconnected port strip2rxChecksum_V_keep_V_dout[0]
INFO: [Synth 8-3971] The signal portTable_1_U/udp_portTable_portTable_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[0]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[1]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[2]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[3]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[4]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[5]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[6]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[7]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[8]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[9]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[10]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[11]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[12]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[13]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[14]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[15]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[16]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[17]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[18]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[19]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[20]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[21]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[22]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[23]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[24]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[25]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[26]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[27]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[28]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[29]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[30]' (FDRE) to 'inst/udp_U/udp_udpChecksumCalculation_U0/ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/udp_U/udp_udpChecksumCalculation_U0/\ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[0]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[1]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[2]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[3]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[4]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[5]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[6]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[7]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[8]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[9]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[10]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[11]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[12]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[13]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[14]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[15]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[16]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[17]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[18]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[19]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[20]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[21]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[22]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[23]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[24]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[25]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[26]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[27]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[28]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[29]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[30]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_udpChecksum_V_new_reg_124pp0_it1_reg[31]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[9]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[8]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[7]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[5]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[6]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[3]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[2]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[1]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[0]' (FDRE) to 'inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/\ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_outputPathReadFunction_U0/p_Result_i6_reg_705_reg[0]' (FDE) to 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_V_3_reg_680_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_outputPathReadFunction_U0/p_Result_i6_reg_705_reg[1]' (FDE) to 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_V_3_reg_680_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_outputPathReadFunction_U0/p_Result_i6_reg_705_reg[2]' (FDE) to 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_V_3_reg_680_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_outputPathReadFunction_U0/p_Result_i6_reg_705_reg[3]' (FDE) to 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_V_3_reg_680_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_outputPathReadFunction_U0/p_Result_i6_reg_705_reg[4]' (FDE) to 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_V_3_reg_680_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_outputPathReadFunction_U0/p_Result_i6_reg_705_reg[5]' (FDE) to 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_V_3_reg_680_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_outputPathReadFunction_U0/p_Result_i6_reg_705_reg[6]' (FDE) to 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_V_3_reg_680_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_outputPathReadFunction_U0/p_Result_i6_reg_705_reg[7]' (FDE) to 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_V_3_reg_680_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_112_reg_710_reg[0]' (FDE) to 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_V_3_reg_680_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_112_reg_710_reg[1]' (FDE) to 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_V_3_reg_680_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_112_reg_710_reg[2]' (FDE) to 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_V_3_reg_680_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_112_reg_710_reg[3]' (FDE) to 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_V_3_reg_680_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_112_reg_710_reg[4]' (FDE) to 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_V_3_reg_680_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_112_reg_710_reg[5]' (FDE) to 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_V_3_reg_680_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_112_reg_710_reg[6]' (FDE) to 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_V_3_reg_680_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_112_reg_710_reg[7]' (FDE) to 'inst/udp_U/udp_outputPathReadFunction_U0/tmp_V_3_reg_680_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/udp_U/udp_outputPathReadFunction_U0/\agg_result_V_buf_1_6_i_reg_743_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/udp_U/udp_outputPathReadFunction_U0/\ap_reg_phiprechg_tmp_last_V_reg_271pp0_it1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/\ap_CS_fsm0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/udp_U/udp_addIpHeader_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/udp_U/udp_addIpHeader_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/udp_U/udp_outputPathReadFunction_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/udp_U/udp_outputPathReadFunction_U0/\ap_CS_fsm0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/udp_U/udp_udpChecksumCalculation_U0/\ap_CS_fsm0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/udp_U/udp_udpChecksumCalculation_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/udp_U/udp_rxEngineUdpChecksumVerificatio_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/udp_U/udp_portTable_U0/\ap_CS_fsm0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/udp_U/udp_stripIpHeader_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/udp_U/udp_stripIpHeader_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/udp_U/udp_portTable_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/udp_U/udp_outputPathWriteFunction_U0/\ap_CS_fsm0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/udp_U/udp_outputPathWriteFunction_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/udp_U/udp_inputPathRxEngine_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/udp_U/udp_inputPathRxEngine_U0/\ap_CS_fsm_reg[0] )
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module udp_stripIpHeader.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module udp_stripIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_keep_V_reg[3]) is unused and will be removed from module udp_stripIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_keep_V_reg[2]) is unused and will be removed from module udp_stripIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_keep_V_reg[1]) is unused and will be removed from module udp_stripIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_keep_V_reg[0]) is unused and will be removed from module udp_stripIpHeader.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm0_reg[0]) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm2_reg[0]) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_371_reg[15]) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_371_reg[14]) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_371_reg[13]) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_371_reg[12]) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_371_reg[11]) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_371_reg[10]) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_371_reg[9]) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_371_reg[8]) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_371_reg[7]) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_371_reg[6]) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_371_reg[5]) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_371_reg[4]) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_371_reg[3]) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_371_reg[2]) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_371_reg[1]) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_371_reg[0]) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (ap_reg_phiprechg_wordCounter_V_new_reg_113pp0_it1_reg[4]) is unused and will be removed from module udp_rxEngineUdpChecksumVerificatio.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module udp_inputPathRxEngine.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module udp_inputPathRxEngine.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm0_reg[0]) is unused and will be removed from module udp_portTable.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module udp_portTable.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm0_reg[0]) is unused and will be removed from module udp_outputPathWriteFunction.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module udp_outputPathWriteFunction.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm0_reg[0]) is unused and will be removed from module udp_udpChecksumCalculation.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm2_reg[0]) is unused and will be removed from module udp_udpChecksumCalculation.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module udp_udpChecksumCalculation.
WARNING: [Synth 8-3332] Sequential element (ap_reg_phiprechg_udpChecksum_V_1_new_reg_83pp0_it1_reg[31]) is unused and will be removed from module udp_udpChecksumCalculation.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module udp_outputPathReadFunction.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm0_reg[0]) is unused and will be removed from module udp_outputPathReadFunction.
WARNING: [Synth 8-3332] Sequential element (agg_result_V_buf_1_6_i_reg_743_reg[7]) is unused and will be removed from module udp_outputPathReadFunction.
WARNING: [Synth 8-3332] Sequential element (ap_reg_phiprechg_tmp_last_V_reg_271pp0_it1_reg[0]) is unused and will be removed from module udp_outputPathReadFunction.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[31]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[30]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[29]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[28]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[27]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[26]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[25]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[24]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[23]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[22]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[21]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[20]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[19]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[18]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[17]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[16]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[15]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[14]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[13]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[12]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[11]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[10]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[9]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[8]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[7]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[6]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[5]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[4]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[3]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[2]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[1]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_data_V_1_reg[0]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_keep_V_1_reg[3]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_keep_V_1_reg[2]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_keep_V_1_reg[1]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (outputWord_keep_V_1_reg[0]) is unused and will be removed from module udp_addIpHeader.
WARNING: [Synth 8-3332] Sequential element (udp_outputPathInData_if_U/rs/data_p2_reg[67]) is unused and will be removed from module udp_top.
WARNING: [Synth 8-3332] Sequential element (udp_outputPathInData_if_U/rs/data_p2_reg[66]) is unused and will be removed from module udp_top.
WARNING: [Synth 8-3332] Sequential element (udp_outputPathInData_if_U/rs/data_p2_reg[65]) is unused and will be removed from module udp_top.
WARNING: [Synth 8-3332] Sequential element (udp_outputPathInData_if_U/rs/data_p2_reg[64]) is unused and will be removed from module udp_top.
WARNING: [Synth 8-3332] Sequential element (udp_outputPathInData_if_U/rs/data_p1_reg[67]) is unused and will be removed from module udp_top.
WARNING: [Synth 8-3332] Sequential element (udp_outputPathInData_if_U/rs/data_p1_reg[66]) is unused and will be removed from module udp_top.
WARNING: [Synth 8-3332] Sequential element (udp_outputPathInData_if_U/rs/data_p1_reg[65]) is unused and will be removed from module udp_top.
WARNING: [Synth 8-3332] Sequential element (udp_outputPathInData_if_U/rs/data_p1_reg[64]) is unused and will be removed from module udp_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:02:59 . Memory (MB): peak = 2008.781 ; gain = 766.805 ; free physical = 4991 ; free virtual = 47662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|udp_portTable_portTable_1_ram:           | ram_reg    | 64 K x 1(WRITE_FIRST)  | W | R | 64 K x 1(WRITE_FIRST)  | W | R | Port A and B     | 0      | 2      | 
|FIFO_udp_strip2inputPath_IPheader_V_dat: | mem_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FIFO_udp_strip2inputPath_data_V_data_V:  | mem_reg    | 4 K x 64(READ_FIRST)   | W |   | 4 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
|FIFO_udp_strip2inputPath_data_V_keep_V:  | mem_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FIFO_udp_strip2inputPath_data_V_last_V:  | mem_reg    | 4 K x 1(READ_FIRST)    | W |   | 4 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FIFO_udp_outputPathWriteFunction2checks: | mem_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FIFO_udp_udpMetadata_V:                  | mem_reg    | 8 x 96(READ_FIRST)     | W |   | 8 x 96(WRITE_FIRST)    |   | R | Port A and B     | 1      | 1      | 
|FIFO_udp_packetData_V_V:                 | mem_reg    | 4 K x 64(READ_FIRST)   | W |   | 4 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
+-----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:03:12 . Memory (MB): peak = 2008.781 ; gain = 766.805 ; free physical = 6759 ; free virtual = 49443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:03:16 . Memory (MB): peak = 2054.328 ; gain = 812.352 ; free physical = 6418 ; free virtual = 49102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|udp_portTable_portTable_1_ram:           | ram_reg    | 64 K x 1(WRITE_FIRST)  | W | R | 64 K x 1(WRITE_FIRST)  | W | R | Port A and B     | 0      | 2      | 
|FIFO_udp_strip2inputPath_IPheader_V_dat: | mem_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FIFO_udp_strip2inputPath_data_V_data_V:  | mem_reg    | 4 K x 64(READ_FIRST)   | W |   | 4 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
|FIFO_udp_strip2inputPath_data_V_keep_V:  | mem_reg    | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FIFO_udp_strip2inputPath_data_V_last_V:  | mem_reg    | 4 K x 1(READ_FIRST)    | W |   | 4 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FIFO_udp_outputPathWriteFunction2checks: | mem_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|FIFO_udp_udpMetadata_V:                  | mem_reg    | 8 x 96(READ_FIRST)     | W |   | 8 x 96(WRITE_FIRST)    |   | R | Port A and B     | 1      | 1      | 
|FIFO_udp_packetData_V_V:                 | mem_reg    | 4 K x 64(READ_FIRST)   | W |   | 4 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
+-----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/strip2inputPath_IPheader_V_dat_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/strip2inputPath_data_V_data_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/strip2inputPath_data_V_data_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/strip2inputPath_data_V_data_V_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/strip2inputPath_data_V_data_V_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/strip2inputPath_data_V_data_V_U/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/strip2inputPath_data_V_data_V_U/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/strip2inputPath_data_V_data_V_U/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/strip2inputPath_data_V_data_V_U/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/strip2inputPath_data_V_keep_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/strip2inputPath_data_V_last_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/outputPathWriteFunction2checks_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/udpMetadata_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/udpMetadata_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/packetData_V_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/packetData_V_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/packetData_V_V_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/packetData_V_V_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/packetData_V_V_U/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/packetData_V_V_U/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/packetData_V_V_U/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udp_U/packetData_V_V_U/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:55 ; elapsed = 00:03:19 . Memory (MB): peak = 2062.758 ; gain = 820.781 ; free physical = 6118 ; free virtual = 48801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:03:20 . Memory (MB): peak = 2062.758 ; gain = 820.781 ; free physical = 6056 ; free virtual = 48740
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:03:20 . Memory (MB): peak = 2062.758 ; gain = 820.781 ; free physical = 6051 ; free virtual = 48735
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:03:21 . Memory (MB): peak = 2062.758 ; gain = 820.781 ; free physical = 6008 ; free virtual = 48691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:56 ; elapsed = 00:03:21 . Memory (MB): peak = 2062.758 ; gain = 820.781 ; free physical = 6006 ; free virtual = 48689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:56 ; elapsed = 00:03:21 . Memory (MB): peak = 2062.758 ; gain = 820.781 ; free physical = 5994 ; free virtual = 48678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:56 ; elapsed = 00:03:21 . Memory (MB): peak = 2062.758 ; gain = 820.781 ; free physical = 5994 ; free virtual = 48678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name               | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[32]        | 64     | 8          | 0      | 16      | 8      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[32]        | 64     | 1          | 0      | 2       | 1      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[8]         | 16     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[8]         | 16     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[8]         | 16     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[8]         | 16     | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[8]         | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[4]         | 8      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[32]        | 64     | 1          | 0      | 2       | 1      | 0      | 0      | 
|dsrl__9     | SRL_SIG_reg[8]         | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__10    | gen_sr[15].mem_reg[15] | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__11    | gen_sr[15].mem_reg[15] | 16     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__12    | gen_sr[15].mem_reg[15] | 16     | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__13    | gen_sr[15].mem_reg[15] | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__14    | gen_sr[15].mem_reg[15] | 16     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__15    | gen_sr[15].mem_reg[15] | 16     | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__16    | gen_sr[15].mem_reg[15] | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__17    | gen_sr[15].mem_reg[15] | 16     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__18    | gen_sr[15].mem_reg[15] | 16     | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__19    | gen_sr[15].mem_reg[15] | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | gen_sr[15].mem_reg[15] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__21    | gen_sr[15].mem_reg[15] | 16     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__22    | gen_sr[15].mem_reg[15] | 16     | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__23    | gen_sr[15].mem_reg[15] | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__24    | gen_sr[15].mem_reg[15] | 16     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__25    | gen_sr[15].mem_reg[15] | 16     | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__26    | gen_sr[15].mem_reg[15] | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__27    | gen_sr[15].mem_reg[15] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__28    | gen_sr[15].mem_reg[15] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   108|
|2     |LUT1       |    87|
|3     |LUT2       |   387|
|4     |LUT3       |   616|
|5     |LUT4       |  1249|
|6     |LUT5       |   340|
|7     |LUT6       |   552|
|8     |MUXF7      |    10|
|9     |RAMB18E1   |     3|
|10    |RAMB18E1_1 |     1|
|11    |RAMB36E1   |     1|
|12    |RAMB36E1_2 |     3|
|13    |RAMB36E1_3 |    15|
|14    |RAMB36E1_4 |     1|
|15    |SRL16E     |   556|
|16    |SRLC32E    |    20|
|17    |FDCE       |    19|
|18    |FDPE       |    95|
|19    |FDRE       |  3735|
|20    |FDSE       |    88|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------------------------+---------------------------------------------------+------+
|      |Instance                                                |Module                                             |Cells |
+------+--------------------------------------------------------+---------------------------------------------------+------+
|1     |top                                                     |                                                   |  7886|
|2     |  inst                                                  |udp_top                                            |  7886|
|3     |    udp_U                                               |udp                                                |  5156|
|4     |      checksumCalculation2outputPath_U                  |FIFO_udp_checksumCalculation2outputPath            |    55|
|5     |        U_FIFO_udp_checksumCalculation2outputPath_ram   |FIFO_udp_checksumCalculation2outputPath_shiftReg   |    48|
|6     |      outputPathRead2addIpHeader_dat_1_U                |FIFO_udp_outputPathRead2addIpHeader_dat_1          |    40|
|7     |        U_FIFO_udp_outputPathRead2addIpHeader_dat_1_ram |FIFO_udp_outputPathRead2addIpHeader_dat_1_shiftReg |    27|
|8     |      outputPathRead2addIpHeader_dat_2_U                |FIFO_udp_outputPathRead2addIpHeader_dat_2          |    15|
|9     |        U_FIFO_udp_outputPathRead2addIpHeader_dat_2_ram |FIFO_udp_outputPathRead2addIpHeader_dat_2_shiftReg |     5|
|10    |      outputPathRead2addIpHeader_dat_U                  |FIFO_udp_outputPathRead2addIpHeader_dat            |   203|
|11    |        U_FIFO_udp_outputPathRead2addIpHeader_dat_ram   |FIFO_udp_outputPathRead2addIpHeader_dat_shiftReg   |   192|
|12    |      outputPathRead2addIpHeader_ipA_U                  |FIFO_udp_outputPathRead2addIpHeader_ipA            |   202|
|13    |        U_FIFO_udp_outputPathRead2addIpHeader_ipA_ram   |FIFO_udp_outputPathRead2addIpHeader_ipA_shiftReg   |   192|
|14    |      outputPathReadFunction2addIpHe_U                  |FIFO_udp_outputPathReadFunction2addIpHe            |    65|
|15    |        U_FIFO_udp_outputPathReadFunction2addIpHe_ram   |FIFO_udp_outputPathReadFunction2addIpHe_shiftReg   |    55|
|16    |      outputPathWriteFunction2checks_1_U                |FIFO_udp_outputPathWriteFunction2checks_1          |    39|
|17    |        U_FIFO_udp_outputPathWriteFunction2checks_1_ram |FIFO_udp_outputPathWriteFunction2checks_1_shiftReg |     9|
|18    |      outputPathWriteFunction2checks_U                  |FIFO_udp_outputPathWriteFunction2checks            |   241|
|19    |      packetData_V_V_U                                  |FIFO_udp_packetData_V_V                            |   303|
|20    |      packetLength_V_V_U                                |FIFO_udp_packetLength_V_V                          |    57|
|21    |        U_FIFO_udp_packetLength_V_V_ram                 |FIFO_udp_packetLength_V_V_shiftReg                 |    38|
|22    |      portTable2rxEng_assign_V_U                        |FIFO_udp_portTable2rxEng_assign_V                  |    10|
|23    |        U_FIFO_udp_portTable2rxEng_assign_V_ram         |FIFO_udp_portTable2rxEng_assign_V_shiftReg         |     2|
|24    |      rxChecksum2rxEngine_V_U                           |FIFO_udp_rxChecksum2rxEngine_V                     |    17|
|25    |        U_FIFO_udp_rxChecksum2rxEngine_V_ram            |FIFO_udp_rxChecksum2rxEngine_V_shiftReg            |     4|
|26    |      rxEng2portTable_check_req_V_V_U                   |FIFO_udp_rxEng2portTable_check_req_V_V             |    59|
|27    |        U_FIFO_udp_rxEng2portTable_check_req_V_V_ram    |FIFO_udp_rxEng2portTable_check_req_V_V_shiftReg    |    49|
|28    |      strip2inputPath_IP_V_destinati_U                  |FIFO_udp_strip2inputPath_IP_V_destinati            |    52|
|29    |        U_FIFO_udp_strip2inputPath_IP_V_destinati_ram   |FIFO_udp_strip2inputPath_IP_V_destinati_shiftReg   |    36|
|30    |      strip2inputPath_IP_V_sourceIP_s_U                 |FIFO_udp_strip2inputPath_IP_V_sourceIP_s           |    53|
|31    |        U_FIFO_udp_strip2inputPath_IP_V_sourceIP_s_ram  |FIFO_udp_strip2inputPath_IP_V_sourceIP_s_shiftReg  |    36|
|32    |      strip2inputPath_IPheader_V_dat_U                  |FIFO_udp_strip2inputPath_IPheader_V_dat            |   272|
|33    |      strip2inputPath_IPheader_V_kee_U                  |FIFO_udp_strip2inputPath_IPheader_V_kee            |    58|
|34    |        U_FIFO_udp_strip2inputPath_IPheader_V_kee_ram   |FIFO_udp_strip2inputPath_IPheader_V_kee_shiftReg   |    30|
|35    |      strip2inputPath_IPheader_V_las_U                  |FIFO_udp_strip2inputPath_IPheader_V_las            |    38|
|36    |        U_FIFO_udp_strip2inputPath_IPheader_V_las_ram   |FIFO_udp_strip2inputPath_IPheader_V_las_shiftReg   |     9|
|37    |      strip2inputPath_data_V_data_V_U                   |FIFO_udp_strip2inputPath_data_V_data_V             |   304|
|38    |      strip2inputPath_data_V_keep_V_U                   |FIFO_udp_strip2inputPath_data_V_keep_V             |   151|
|39    |      strip2inputPath_data_V_last_V_U                   |FIFO_udp_strip2inputPath_data_V_last_V             |   122|
|40    |      strip2rxChecksum_V_data_V_U                       |FIFO_udp_strip2rxChecksum_V_data_V                 |    87|
|41    |        U_FIFO_udp_strip2rxChecksum_V_data_V_ram        |FIFO_udp_strip2rxChecksum_V_data_V_shiftReg        |    69|
|42    |      strip2rxChecksum_V_keep_V_U                       |FIFO_udp_strip2rxChecksum_V_keep_V                 |    19|
|43    |      strip2rxChecksum_V_last_V_U                       |FIFO_udp_strip2rxChecksum_V_last_V                 |    23|
|44    |        U_FIFO_udp_strip2rxChecksum_V_last_V_ram        |FIFO_udp_strip2rxChecksum_V_last_V_shiftReg        |     6|
|45    |      udpMetadata_V_U                                   |FIFO_udp_udpMetadata_V                             |   322|
|46    |      udp_addIpHeader_U0                                |udp_addIpHeader                                    |   125|
|47    |      udp_inputPathRxEngine_U0                          |udp_inputPathRxEngine                              |   415|
|48    |      udp_outputPathReadFunction_U0                     |udp_outputPathReadFunction                         |   368|
|49    |      udp_outputPathWriteFunction_U0                    |udp_outputPathWriteFunction                        |   409|
|50    |      udp_portTable_U0                                  |udp_portTable                                      |    84|
|51    |        portTable_1_U                                   |udp_portTable_portTable_1                          |    27|
|52    |          udp_portTable_portTable_1_ram_U               |udp_portTable_portTable_1_ram                      |    27|
|53    |      udp_rxEngineUdpChecksumVerificatio_U0             |udp_rxEngineUdpChecksumVerificatio                 |   299|
|54    |      udp_stripIpHeader_U0                              |udp_stripIpHeader                                  |   396|
|55    |      udp_udpChecksumCalculation_U0                     |udp_udpChecksumCalculation                         |   252|
|56    |    udp_confirmPortStatus_if_U                          |udp_confirmPortStatus_if                           |    27|
|57    |      confirmPortStatus_V_fifo                          |udp_confirmPortStatus_fifo                         |    16|
|58    |      rs                                                |udp_confirmPortStatus_reg_slice                    |    11|
|59    |    udp_inputPathInData_if_U                            |udp_inputPathInData_if                             |   425|
|60    |      inputPathInData_V_data_V_fifo                     |udp_inputPathInData_fifo                           |   134|
|61    |      inputPathInData_V_keep_V_fifo                     |udp_inputPathInData_fifo__parameterized0           |    45|
|62    |      inputPathInData_V_last_V_fifo                     |udp_inputPathInData_fifo__parameterized1           |    18|
|63    |      rs                                                |udp_inputPathInData_reg_slice                      |   228|
|64    |    udp_inputPathOutputMetadata_if_U                    |udp_inputPathOutputMetadata_if                     |   296|
|65    |      rs                                                |udp_inputPathOutputMetadata_reg_slice              |   296|
|66    |    udp_inputPathPortUnreachable_if_U                   |udp_inputPathPortUnreachable_if                    |   357|
|67    |      inputPathPortUnreachable_V_data_V_fifo            |udp_inputPathPortUnreachable_fifo                  |    79|
|68    |      inputPathPortUnreachable_V_keep_V_fifo            |udp_inputPathPortUnreachable_fifo__parameterized0  |    22|
|69    |      inputPathPortUnreachable_V_last_V_fifo            |udp_inputPathPortUnreachable_fifo__parameterized1  |    28|
|70    |      rs                                                |udp_inputPathPortUnreachable_reg_slice             |   228|
|71    |    udp_inputpathOutData_if_U                           |udp_inputpathOutData_if                            |   350|
|72    |      inputpathOutData_V_data_V_fifo                    |udp_inputpathOutData_fifo                          |    79|
|73    |      inputpathOutData_V_keep_V_fifo                    |udp_inputpathOutData_fifo__parameterized0          |    23|
|74    |      inputpathOutData_V_last_V_fifo                    |udp_inputpathOutData_fifo__parameterized1          |    17|
|75    |      rs                                                |udp_inputpathOutData_reg_slice                     |   231|
|76    |    udp_openPort_if_U                                   |udp_openPort_if                                    |    89|
|77    |      openPort_V_V_fifo                                 |udp_openPort_fifo                                  |    32|
|78    |      rs                                                |udp_openPort_reg_slice                             |    57|
|79    |    udp_outputPathInData_if_U                           |udp_outputPathInData_if                            |   340|
|80    |      outputPathInData_V_data_V_fifo                    |udp_outputPathInData_fifo                          |    80|
|81    |      outputPathInData_V_keep_V_fifo                    |udp_outputPathInData_fifo__parameterized0          |    25|
|82    |      outputPathInData_V_last_V_fifo                    |udp_outputPathInData_fifo__parameterized1          |    19|
|83    |      rs                                                |udp_outputPathInData_reg_slice                     |   216|
|84    |    udp_outputPathInMetadata_if_U                       |udp_outputPathInMetadata_if                        |   296|
|85    |      rs                                                |udp_outputPathInMetadata_reg_slice                 |   296|
|86    |    udp_outputPathOutData_if_U                          |udp_outputPathOutData_if                           |   351|
|87    |      outputPathOutData_V_data_V_fifo                   |udp_outputPathOutData_fifo                         |    79|
|88    |      outputPathOutData_V_keep_V_fifo                   |udp_outputPathOutData_fifo__parameterized0         |    26|
|89    |      outputPathOutData_V_last_V_fifo                   |udp_outputPathOutData_fifo__parameterized1         |    18|
|90    |      rs                                                |udp_outputPathOutData_reg_slice                    |   228|
|91    |    udp_outputpathInLength_if_U                         |udp_outputpathInLength_if                          |    94|
|92    |      outputpathInLength_V_V_fifo                       |udp_outputpathInLength_fifo                        |    37|
|93    |      rs                                                |udp_outputpathInLength_reg_slice                   |    57|
|94    |    udp_portRelease_if_U                                |udp_portRelease_if                                 |   105|
|95    |      portRelease_V_V_fifo                              |udp_portRelease_fifo                               |    48|
|96    |      rs                                                |udp_portRelease_reg_slice                          |    57|
+------+--------------------------------------------------------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:56 ; elapsed = 00:03:21 . Memory (MB): peak = 2062.758 ; gain = 820.781 ; free physical = 5993 ; free virtual = 48677
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 634 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 2062.758 ; gain = 297.508 ; free physical = 6046 ; free virtual = 48729
Synthesis Optimization Complete : Time (s): cpu = 00:01:57 ; elapsed = 00:03:21 . Memory (MB): peak = 2062.766 ; gain = 820.781 ; free physical = 6046 ; free virtual = 48729
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
483 Infos, 247 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:03:25 . Memory (MB): peak = 2094.773 ; gain = 891.770 ; free physical = 5955 ; free virtual = 48639
INFO: [Common 17-1381] The checkpoint '/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.runs/udp_0_synth_1/udp_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/udp_0/udp_0.xci
INFO: [Coretcl 2-1174] Renamed 95 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.runs/udp_0_synth_1/udp_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file udp_0_utilization_synth.rpt -pb udp_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2118.785 ; gain = 0.000 ; free physical = 5852 ; free virtual = 48544
INFO: [Common 17-206] Exiting Vivado at Mon Apr  9 18:03:26 2018...
