Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jun 21 17:08:40 2025
| Host         : CHINAMI-A709ULQ running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/paillier_fl_kernel_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|                              Instance                              |                                      Module                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+--------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                                                       |                                                                           (top) |        334 |        334 |       0 |    0 | 841 |      0 |      0 |          0 |
|   bd_0_i                                                           |                                                                            bd_0 |        334 |        334 |       0 |    0 | 841 |      0 |      0 |          0 |
|     hls_inst                                                       |                                                                 bd_0_hls_inst_0 |        334 |        334 |       0 |    0 | 841 |      0 |      0 |          0 |
|       (hls_inst)                                                   |                                                                 bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|       inst                                                         |                                              bd_0_hls_inst_0_paillier_fl_kernel |        334 |        334 |       0 |    0 | 841 |      0 |      0 |          0 |
|         (inst)                                                     |                                              bd_0_hls_inst_0_paillier_fl_kernel |          0 |          0 |       0 |    0 |  37 |      0 |      0 |          0 |
|         control_s_axi_U                                            |                                bd_0_hls_inst_0_paillier_fl_kernel_control_s_axi |        112 |        112 |       0 |    0 | 118 |      0 |      0 |          0 |
|         grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52     | bd_0_hls_inst_0_paillier_fl_kernel_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 |         76 |         76 |       0 |    0 | 164 |      0 |      0 |          0 |
|           (grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52) | bd_0_hls_inst_0_paillier_fl_kernel_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 |          2 |          2 |       0 |    0 | 162 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                 |       bd_0_hls_inst_0_paillier_fl_kernel_flow_control_loop_pipe_sequential_init |         74 |         74 |       0 |    0 |   2 |      0 |      0 |          0 |
|         regslice_both_data_in_U                                    |                                bd_0_hls_inst_0_paillier_fl_kernel_regslice_both |         73 |         73 |       0 |    0 | 260 |      0 |      0 |          0 |
|         regslice_both_data_out_U                                   |                              bd_0_hls_inst_0_paillier_fl_kernel_regslice_both_0 |         71 |         71 |       0 |    0 | 260 |      0 |      0 |          0 |
|         regslice_both_grad_stream_U                                |                              bd_0_hls_inst_0_paillier_fl_kernel_regslice_both_1 |          2 |          2 |       0 |    0 |   2 |      0 |      0 |          0 |
+--------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+


