 Copyright (C) 2011 ASIP Solutions, Inc. All rights reserved. 
1/21/19 2:18 PM : "Main menu" start.
1/21/19 2:18 PM : Load file "ASIPmeisterStd.ini".
1/21/19 2:18 PM : Load file "browstd32.pdb".
1/21/19 2:18 PM : "Design Goal & Arch. Design" complete.
1/21/19 2:18 PM : "" complete.
1/21/19 2:18 PM : "" start browse.
1/21/19 2:18 PM : "" save
1/21/19 2:18 PM : "" complete.
1/21/19 2:18 PM : "" finish browse.
1/21/19 2:18 PM : "Design Goal & Arch. Design" start browse.
1/21/19 2:18 PM : "Design Goal & Arch. Design" finish browse.
1/21/19 2:18 PM :  archest browstd32.arc browstd32_arc.log finished as normally.
1/21/19 2:18 PM : Load file "browstd32_arc.log".
1/21/19 2:18 PM : "Arch. Level Estimation" complete.
1/21/19 2:18 PM : "Instruction Definition" complete.
1/21/19 2:18 PM : "Instruction Definition" start browse.
1/21/19 2:18 PM : "Instruction Definition" finish browse.
1/21/19 2:18 PM : "Micro Op. Description" complete.
1/21/19 2:18 PM : "Micro Op. Description" start browse.
1/21/19 2:18 PM : "Micro Op. Description" finish browse.
1/21/19 2:18 PM :  asm_translator asmdev browstd32 browstd32_asm.log finished as normally.
1/21/19 2:18 PM : Load file "browstd32_asm.log".
1/21/19 2:18 PM : "Assembler Generation" complete.
1/21/19 2:18 PM : "Micro Op. Description" start browse.
1/21/19 2:19 PM : "Micro Op. Description" finish browse.
1/21/19 2:19 PM :  modelgen both browstd32 browstd32_mod.log VHDL finished as normally.
1/21/19 2:19 PM : Load file "browstd32_mod.log".
1/21/19 2:19 PM : "HDL Generation" complete.
1/21/19 2:19 PM : "C Definition" complete.
1/21/19 2:19 PM : "C Definition" start browse.
1/21/19 2:19 PM : "C Definition" finish browse.
1/21/19 2:20 PM : Load file "browstd32_com.log".
1/21/19 2:20 PM : "Compiler Generation" complete.
1/21/19 2:48 PM : Load file "browstd32_com.log".
1/21/19 2:48 PM : "Compiler Generation" complete.
1/21/19 2:57 PM : "Micro Op. Description" start browse.
1/21/19 2:57 PM : "Micro Op. Description" finish browse.
1/21/19 2:57 PM : Save file "browstd32.pdb".
1/21/19 2:57 PM : "Main menu" quit.
1/21/19 3:10 PM : "Main menu" start.
1/21/19 3:10 PM : Load file "ASIPmeisterStd.ini".
1/21/19 3:10 PM : Load file "browstd32.pdb".
1/21/19 3:10 PM : "Main menu" quit.
1/21/19 3:10 PM : "Main menu" start.
1/21/19 3:10 PM : Load file "ASIPmeisterStd.ini".
1/21/19 3:10 PM : Load file "browstd32.pdb".
1/21/19 3:11 PM : "Main menu" quit.
1/21/19 3:16 PM : "Main menu" start.
1/21/19 3:16 PM : Load file "ASIPmeisterStd.ini".
1/21/19 3:16 PM : Load file "browstd32AO.pdb".
1/21/19 3:16 PM : "Design Goal & Arch. Design" complete.
1/21/19 3:16 PM : "" complete.
1/21/19 3:16 PM : "" start browse.
1/21/19 3:16 PM : "" save
1/21/19 3:16 PM : "" complete.
1/21/19 3:16 PM : "" finish browse.
1/21/19 3:16 PM : "Design Goal & Arch. Design" start browse.
1/21/19 3:16 PM : "Design Goal & Arch. Design" finish browse.
1/21/19 3:16 PM : "Instruction Definition" complete.
1/21/19 3:16 PM : "Instruction Definition" start browse.
1/21/19 3:22 PM : "Instruction Definition" finish browse.
1/21/19 3:22 PM : "Design Goal & Arch. Design" start browse.
1/21/19 3:22 PM : "Design Goal & Arch. Design" finish browse.
1/21/19 3:22 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/21/19 3:22 PM : Query "parameter(register,synthesis)" finished as normally.
1/21/19 3:22 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/21/19 3:22 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/21/19 3:22 PM : Query "parameter(alu,synthesis)" finished as normally.
1/21/19 3:22 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/21/19 3:22 PM : Query "parameter(divider,synthesis)" finished as normally.
1/21/19 3:22 PM : Query "parameter(extender,synthesis)" finished as normally.
1/21/19 3:22 PM : Query "parameter(extender,synthesis)" finished as normally.
1/21/19 3:22 PM : Query "parameter(extender,synthesis)" finished as normally.
1/21/19 3:22 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/21/19 3:22 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/21/19 3:22 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/21/19 3:22 PM : Query "parameter(register,synthesis)" finished as normally.
1/21/19 3:22 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/21/19 3:22 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/21/19 3:22 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/21/19 3:22 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/21/19 3:22 PM : Query "parameter(extender,synthesis)" finished as normally.
1/21/19 3:22 PM : "Resource Declaration" start browse.
1/21/19 3:22 PM : "Resource Declaration" finish browse.
1/21/19 3:22 PM : "Storage Spec" complete.
1/21/19 3:22 PM : "Storage Spec" start browse.
1/21/19 3:22 PM : "Storage Spec" finish browse.
1/21/19 3:23 PM :  archest browstd32AO.arc browstd32AO_arc.log finished as normally.
1/21/19 3:23 PM : Load file "browstd32AO_arc.log".
1/21/19 3:23 PM : "Arch. Level Estimation" complete.
1/23/19 12:54 PM : "Main menu" start.
1/23/19 12:54 PM : Load file "ASIPmeisterStd.ini".
1/23/19 12:54 PM : Load file "browstd32AO.pdb".
1/23/19 1:16 PM : "Micro Op. Description" complete.
1/23/19 1:16 PM : "Micro Op. Description" start browse.
1/23/19 1:16 PM : "Micro Op. Description" finish browse.
1/23/19 1:16 PM : "Instruction Definition" complete.
1/23/19 1:16 PM : "Instruction Definition" start browse.
1/23/19 1:16 PM : "Instruction Definition" re-edit.
1/23/19 1:22 PM : "Instruction Definition" save
1/23/19 1:22 PM : "Instruction Definition" complete.
1/23/19 1:22 PM : "Instruction Definition" re-edit.
1/23/19 1:22 PM : "Instruction Definition" save
1/23/19 1:22 PM : "Instruction Definition" complete.
1/23/19 1:22 PM : "Instruction Definition" re-edit.
1/23/19 1:23 PM : "Instruction Definition" save
1/23/19 1:23 PM : "Instruction Definition" complete.
1/23/19 1:23 PM : "Instruction Definition" save
1/23/19 1:23 PM : "Instruction Definition" finish browse.
1/23/19 1:23 PM :  archest browstd32AO.arc browstd32AO_arc.log finished as normally.
1/23/19 1:23 PM : Load file "browstd32AO_arc.log".
1/23/19 1:23 PM : "Arch. Level Estimation" complete.
1/23/19 1:23 PM :  asm_translator asmdev browstd32AO browstd32AO_asm.log finished as normally.
1/23/19 1:23 PM : Load file "browstd32AO_asm.log".
1/23/19 1:23 PM : "Assembler Generation" complete.
1/23/19 1:23 PM : "Micro Op. Description" start edit.
1/23/19 1:24 PM : "Micro Op. Description" save
1/23/19 1:24 PM : "Micro Op. Description" complete.
1/23/19 1:24 PM : "Micro Op. Description" finish browse.
1/23/19 1:24 PM :  modelgen both browstd32AO browstd32AO_mod.log VHDL finished as normally.
1/23/19 1:24 PM : Load file "browstd32AO_mod.log".
1/23/19 1:24 PM : "HDL Generation" complete.
1/23/19 1:25 PM : "C Definition" start edit.
1/23/19 1:25 PM : "C Definition" save
1/23/19 1:25 PM : "C Definition" complete.
1/23/19 1:25 PM : "C Definition" finish browse.
1/23/19 1:26 PM : Load file "browstd32AO_com.log".
1/23/19 1:32 PM : "Compiler Generation" complete.
1/23/19 1:32 PM : Load file "browstd32AO_com.log".
1/23/19 1:33 PM : "Compiler Generation" complete.
1/23/19 2:01 PM : Load file "browstd32AO_com.log".
1/23/19 2:01 PM : "Compiler Generation" complete.
1/23/19 2:06 PM : Save file "browstd32AO.pdb".
1/23/19 2:06 PM : "Main menu" quit.
1/23/19 2:30 PM : "Main menu" start.
1/23/19 2:30 PM : Load file "ASIPmeisterStd.ini".
1/23/19 2:30 PM : Load file "browstd32AO.pdb".
1/23/19 2:30 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/23/19 2:30 PM : Query "parameter(register,synthesis)" finished as normally.
1/23/19 2:30 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/23/19 2:30 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/23/19 2:30 PM : Query "parameter(alu,synthesis)" finished as normally.
1/23/19 2:30 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/23/19 2:30 PM : Query "parameter(divider,synthesis)" finished as normally.
1/23/19 2:30 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 2:30 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 2:30 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 2:30 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/23/19 2:30 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/23/19 2:30 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/23/19 2:30 PM : Query "parameter(register,synthesis)" finished as normally.
1/23/19 2:30 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/23/19 2:30 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/23/19 2:30 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/23/19 2:30 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/23/19 2:30 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 2:30 PM : "Resource Declaration" start browse.
1/23/19 2:30 PM : Query "function(extender,synthesis,bit_width=16:bit_width_out=32)" finished as normally.
1/23/19 2:30 PM : Query "portinfo(extender,synthesis,bit_width=16:bit_width_out=32)" finished as normally.
1/23/19 2:30 PM : Query "shape(area,extender,synthesis,priority=area:bit_width=16:bit_width_out=32)" finished as normally.
1/23/19 2:30 PM : Query "timing(delay,extender,synthesis,priority=area:bit_width=16:bit_width_out=32)" finished as normally.
1/23/19 2:30 PM : Query "power(power,extender,synthesis,priority=area:bit_width=16:bit_width_out=32)" finished as normally.
1/23/19 2:30 PM : Query "function(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/23/19 2:30 PM : Query "portinfo(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/23/19 2:30 PM : Query "shape(area,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/23/19 2:30 PM : Query "timing(delay,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/23/19 2:30 PM : Query "power(power,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/23/19 2:30 PM : Query "function(multiplier,synthesis,bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/23/19 2:30 PM : Query "portinfo(multiplier,synthesis,bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/23/19 2:30 PM : Query "shape(area,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/23/19 2:30 PM : Query "timing(delay,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/23/19 2:30 PM : Query "power(power,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/23/19 2:31 PM : Query "function(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/23/19 2:31 PM : Query "portinfo(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/23/19 2:31 PM : Query "shape(area,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/23/19 2:31 PM : Query "timing(delay,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/23/19 2:31 PM : Query "power(power,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/23/19 2:31 PM : "Micro Op. Description:READ ONLY" complete.
1/23/19 2:31 PM : "Micro Op. Description:READ ONLY" start browse.
1/23/19 2:33 PM : Query "function(multiplier,synthesis,bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/23/19 2:33 PM : Query "portinfo(multiplier,synthesis,bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/23/19 2:33 PM : Query "shape(area,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/23/19 2:33 PM : Query "timing(delay,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/23/19 2:33 PM : Query "power(power,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/23/19 2:33 PM : "Resource Declaration" finish browse.
1/23/19 3:46 PM : "Main menu" start.
1/23/19 3:46 PM : Load file "ASIPmeisterStd.ini".
1/23/19 3:46 PM : Load file "browstd32.pdb".
1/23/19 3:46 PM : "Micro Op. Description:READ ONLY" finish browse.
1/23/19 3:46 PM : "Micro Op. Description" complete.
1/23/19 3:46 PM : "Micro Op. Description" start browse.
1/23/19 3:46 PM : "Micro Op. Description" start browse.
1/23/19 3:59 PM : "Micro Op. Description" finish browse.
1/23/19 3:59 PM : "Micro Op. Description" finish browse.
1/23/19 3:59 PM : "Micro Op. Description" start browse.
1/23/19 3:59 PM : "Micro Op. Description" re-edit.
1/23/19 3:59 PM : "Micro Op. Description with Macro Expansion" finish edit.
1/23/19 3:59 PM : "Micro Op. Description" finish edit.
1/23/19 4:00 PM : "Micro Op. Description" start edit.
1/23/19 4:00 PM : "Micro Op. Description" save
1/23/19 4:00 PM : "Micro Op. Description" complete.
1/23/19 4:00 PM : "Micro Op. Description" finish browse.
1/23/19 4:01 PM :  modelgen both browstd32AO browstd32AO_mod.log VHDL finished as normally.
1/23/19 4:01 PM : Load file "browstd32AO_mod.log".
1/23/19 4:01 PM : "HDL Generation" complete.
1/23/19 4:01 PM : "Micro Op. Description" start browse.
1/23/19 4:01 PM : "Micro Op. Description" re-edit.
1/23/19 4:01 PM : "Micro Op. Description" start browse.
1/23/19 4:02 PM : "Micro Op. Description with Macro Expansion" finish edit.
1/23/19 4:03 PM : "Micro Op. Description" save
1/23/19 4:03 PM : "Micro Op. Description" complete.
1/23/19 4:03 PM : "Micro Op. Description" save
1/23/19 4:03 PM : "Micro Op. Description" finish browse.
1/23/19 4:03 PM : "Micro Op. Description" finish browse.
1/23/19 4:03 PM :  modelgen both browstd32AO browstd32AO_mod.log VHDL finished as normally.
1/23/19 4:03 PM : Load file "browstd32AO_mod.log".
1/23/19 4:03 PM : "HDL Generation" complete.
1/23/19 4:03 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/23/19 4:03 PM : Query "parameter(register,synthesis)" finished as normally.
1/23/19 4:03 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/23/19 4:03 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/23/19 4:03 PM : Query "parameter(alu,synthesis)" finished as normally.
1/23/19 4:03 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/23/19 4:03 PM : Query "parameter(divider,synthesis)" finished as normally.
1/23/19 4:03 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:03 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:03 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:03 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/23/19 4:03 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/23/19 4:03 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/23/19 4:03 PM : Query "parameter(register,synthesis)" finished as normally.
1/23/19 4:03 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/23/19 4:03 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/23/19 4:03 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/23/19 4:03 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/23/19 4:03 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:03 PM : "Resource Declaration" start browse.
1/23/19 4:03 PM : Query "function(register,synthesis,bit_width=32)" finished as normally.
1/23/19 4:03 PM : Query "portinfo(register,synthesis,bit_width=32)" finished as normally.
1/23/19 4:03 PM : Query "shape(area,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/23/19 4:03 PM : Query "timing(delay,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/23/19 4:03 PM : Query "power(power,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/23/19 4:03 PM : "Resource Declaration" finish browse.
1/23/19 4:03 PM : "Micro Op. Description" start browse.
1/23/19 4:13 PM : "Micro Op. Description" finish browse.
1/23/19 4:13 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/23/19 4:13 PM : Query "parameter(register,synthesis)" finished as normally.
1/23/19 4:13 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/23/19 4:13 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/23/19 4:13 PM : Query "parameter(alu,synthesis)" finished as normally.
1/23/19 4:13 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/23/19 4:13 PM : Query "parameter(divider,synthesis)" finished as normally.
1/23/19 4:13 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:13 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:13 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:13 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/23/19 4:13 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/23/19 4:13 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/23/19 4:13 PM : Query "parameter(register,synthesis)" finished as normally.
1/23/19 4:13 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/23/19 4:13 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/23/19 4:13 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/23/19 4:13 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/23/19 4:13 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:13 PM : "Resource Declaration" start browse.
1/23/19 4:13 PM : Query "function(pcu,synthesis,bit_width=32:increment_step=4:adder_algorithm=default)" finished as normally.
1/23/19 4:13 PM : Query "portinfo(pcu,synthesis,bit_width=32:increment_step=4:adder_algorithm=default)" finished as normally.
1/23/19 4:13 PM : Query "shape(area,pcu,synthesis,priority=area:bit_width=32:increment_step=4:adder_algorithm=default)" finished as normally.
1/23/19 4:13 PM : Query "timing(delay,pcu,synthesis,priority=area:bit_width=32:increment_step=4:adder_algorithm=default)" finished as normally.
1/23/19 4:13 PM : Query "power(power,pcu,synthesis,priority=area:bit_width=32:increment_step=4:adder_algorithm=default)" finished as normally.
1/23/19 4:14 PM : Query "function(register,synthesis,bit_width=32)" finished as normally.
1/23/19 4:14 PM : Query "portinfo(register,synthesis,bit_width=32)" finished as normally.
1/23/19 4:14 PM : Query "shape(area,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/23/19 4:14 PM : Query "timing(delay,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/23/19 4:14 PM : Query "power(power,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/23/19 4:14 PM : Query "function(mifu,synthesis,bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/23/19 4:14 PM : Query "portinfo(mifu,synthesis,bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/23/19 4:14 PM : Query "shape(area,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/23/19 4:14 PM : Query "timing(delay,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/23/19 4:14 PM : Query "power(power,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/23/19 4:14 PM : Query "function(pcu,synthesis,bit_width=32:increment_step=4:adder_algorithm=default)" finished as normally.
1/23/19 4:14 PM : Query "portinfo(pcu,synthesis,bit_width=32:increment_step=4:adder_algorithm=default)" finished as normally.
1/23/19 4:14 PM : Query "shape(area,pcu,synthesis,priority=area:bit_width=32:increment_step=4:adder_algorithm=default)" finished as normally.
1/23/19 4:14 PM : Query "timing(delay,pcu,synthesis,priority=area:bit_width=32:increment_step=4:adder_algorithm=default)" finished as normally.
1/23/19 4:14 PM : Query "power(power,pcu,synthesis,priority=area:bit_width=32:increment_step=4:adder_algorithm=default)" finished as normally.
1/23/19 4:14 PM : "Resource Declaration" re-edit.
1/23/19 4:15 PM : Query "function(extender,synthesis,bit_width=16:bit_width_out=32)" finished as normally.
1/23/19 4:15 PM : Query "portinfo(extender,synthesis,bit_width=16:bit_width_out=32)" finished as normally.
1/23/19 4:15 PM : Query "shape(area,extender,synthesis,priority=area:bit_width=16:bit_width_out=32)" finished as normally.
1/23/19 4:15 PM : Query "timing(delay,extender,synthesis,priority=area:bit_width=16:bit_width_out=32)" finished as normally.
1/23/19 4:15 PM : Query "power(power,extender,synthesis,priority=area:bit_width=16:bit_width_out=32)" finished as normally.
1/23/19 4:15 PM : Query "function(register,synthesis,bit_width=32)" finished as normally.
1/23/19 4:15 PM : Query "portinfo(register,synthesis,bit_width=32)" finished as normally.
1/23/19 4:15 PM : Query "shape(area,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/23/19 4:15 PM : Query "timing(delay,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/23/19 4:15 PM : Query "power(power,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/23/19 4:15 PM : "Resource Declaration" save
1/23/19 4:15 PM : "Resource Declaration" complete.
1/23/19 4:15 PM : "Resource Declaration" finish browse.
1/23/19 4:15 PM : "Storage Spec" start edit.
1/23/19 4:15 PM : "Storage Spec" save
1/23/19 4:15 PM : "Storage Spec" complete.
1/23/19 4:15 PM : "Storage Spec" finish browse.
1/23/19 4:15 PM : "Interface Definition" complete.
1/23/19 4:15 PM : "Interface Definition" start browse.
1/23/19 4:15 PM : "Interface Definition" finish browse.
1/23/19 4:15 PM : "Instruction Definition" start edit.
1/23/19 4:15 PM : "Instruction Definition" save
1/23/19 4:15 PM : "Instruction Definition" complete.
1/23/19 4:15 PM : "Instruction Definition" finish browse.
1/23/19 4:16 PM :  archest browstd32AO.arc browstd32AO_arc.log finished as normally.
1/23/19 4:16 PM : Load file "browstd32AO_arc.log".
1/23/19 4:16 PM : "Arch. Level Estimation" complete.
1/23/19 4:16 PM :  asm_translator asmdev browstd32AO browstd32AO_asm.log finished as normally.
1/23/19 4:16 PM : Load file "browstd32AO_asm.log".
1/23/19 4:16 PM : "Assembler Generation" complete.
1/23/19 4:16 PM : "Micro Op. Description" start edit.
1/23/19 4:16 PM : "Micro Op. Description" save
1/23/19 4:16 PM : "Micro Op. Description" complete.
1/23/19 4:16 PM : "Micro Op. Description" finish browse.
1/23/19 4:16 PM :  modelgen both browstd32AO browstd32AO_mod.log VHDL finished as normally.
1/23/19 4:16 PM : Load file "browstd32AO_mod.log".
1/23/19 4:16 PM : "HDL Generation" complete.
1/23/19 4:16 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/23/19 4:16 PM : Query "parameter(register,synthesis)" finished as normally.
1/23/19 4:16 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/23/19 4:16 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/23/19 4:16 PM : Query "parameter(alu,synthesis)" finished as normally.
1/23/19 4:16 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/23/19 4:16 PM : Query "parameter(divider,synthesis)" finished as normally.
1/23/19 4:16 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:16 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:16 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:16 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/23/19 4:16 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/23/19 4:16 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/23/19 4:16 PM : Query "parameter(register,synthesis)" finished as normally.
1/23/19 4:16 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/23/19 4:16 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/23/19 4:16 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/23/19 4:16 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/23/19 4:16 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:16 PM : "Resource Declaration" start browse.
1/23/19 4:16 PM : Query "function(wire_out,synthesis,bit_width=1:default_output=fix_to_0)" finished as normally.
1/23/19 4:16 PM : Query "portinfo(wire_out,synthesis,bit_width=1:default_output=fix_to_0)" finished as normally.
1/23/19 4:16 PM : Query "shape(area,wire_out,synthesis,priority=area:bit_width=1:default_output=fix_to_0)" finished as normally.
1/23/19 4:16 PM : Query "timing(delay,wire_out,synthesis,priority=area:bit_width=1:default_output=fix_to_0)" finished as normally.
1/23/19 4:16 PM : Query "power(power,wire_out,synthesis,priority=area:bit_width=1:default_output=fix_to_0)" finished as normally.
1/23/19 4:16 PM : "Resource Declaration" re-edit.
1/23/19 4:16 PM : "Resource Declaration" save
1/23/19 4:16 PM : "Resource Declaration" complete.
1/23/19 4:16 PM : "Resource Declaration" finish browse.
1/23/19 4:16 PM : "Storage Spec" start edit.
1/23/19 4:16 PM : "Storage Spec" save
1/23/19 4:16 PM : "Storage Spec" complete.
1/23/19 4:16 PM : "Storage Spec" finish browse.
1/23/19 4:16 PM : "Interface Definition" start browse.
1/23/19 4:16 PM : "Interface Definition" finish browse.
1/23/19 4:16 PM : "Instruction Definition" start edit.
1/23/19 4:16 PM : "Instruction Definition" save
1/23/19 4:16 PM : "Instruction Definition" complete.
1/23/19 4:16 PM : "Instruction Definition" finish browse.
1/23/19 4:17 PM :  archest browstd32AO.arc browstd32AO_arc.log finished as normally.
1/23/19 4:17 PM : Load file "browstd32AO_arc.log".
1/23/19 4:17 PM : "Arch. Level Estimation" complete.
1/23/19 4:17 PM :  asm_translator asmdev browstd32AO browstd32AO_asm.log finished as normally.
1/23/19 4:17 PM : Load file "browstd32AO_asm.log".
1/23/19 4:17 PM : "Assembler Generation" complete.
1/23/19 4:17 PM : "Micro Op. Description" start edit.
1/23/19 4:17 PM : "Micro Op. Description" save
1/23/19 4:17 PM : "Micro Op. Description" complete.
1/23/19 4:17 PM : "Micro Op. Description" finish browse.
1/23/19 4:17 PM :  modelgen both browstd32AO browstd32AO_mod.log VHDL finished as normally.
1/23/19 4:17 PM : Load file "browstd32AO_mod.log".
1/23/19 4:17 PM : "HDL Generation" complete.
1/23/19 4:17 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/23/19 4:17 PM : Query "parameter(register,synthesis)" finished as normally.
1/23/19 4:17 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/23/19 4:17 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/23/19 4:17 PM : Query "parameter(alu,synthesis)" finished as normally.
1/23/19 4:17 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/23/19 4:17 PM : Query "parameter(divider,synthesis)" finished as normally.
1/23/19 4:17 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:17 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:17 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:17 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/23/19 4:17 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/23/19 4:17 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/23/19 4:17 PM : Query "parameter(register,synthesis)" finished as normally.
1/23/19 4:17 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/23/19 4:17 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/23/19 4:17 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/23/19 4:17 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/23/19 4:17 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:17 PM : "Resource Declaration" start browse.
1/23/19 4:17 PM : "Resource Declaration" re-edit.
1/23/19 4:17 PM : "Resource Declaration" save
1/23/19 4:17 PM : "Resource Declaration" complete.
1/23/19 4:17 PM : "Resource Declaration" finish browse.
1/23/19 4:17 PM : "Storage Spec" start edit.
1/23/19 4:17 PM : "Storage Spec" save
1/23/19 4:17 PM : "Storage Spec" complete.
1/23/19 4:18 PM : "Storage Spec" finish browse.
1/23/19 4:18 PM : "Instruction Definition" start edit.
1/23/19 4:18 PM : "Instruction Definition" save
1/23/19 4:18 PM : "Instruction Definition" complete.
1/23/19 4:18 PM : "Instruction Definition" finish browse.
1/23/19 4:18 PM :  archest browstd32AO.arc browstd32AO_arc.log finished as normally.
1/23/19 4:18 PM : Load file "browstd32AO_arc.log".
1/23/19 4:18 PM : "Arch. Level Estimation" complete.
1/23/19 4:18 PM :  asm_translator asmdev browstd32AO browstd32AO_asm.log finished as normally.
1/23/19 4:18 PM : Load file "browstd32AO_asm.log".
1/23/19 4:18 PM : "Assembler Generation" complete.
1/23/19 4:18 PM : "Micro Op. Description" start edit.
1/23/19 4:18 PM : "Micro Op. Description" save
1/23/19 4:18 PM : "Micro Op. Description" complete.
1/23/19 4:18 PM : "Micro Op. Description" finish browse.
1/23/19 4:18 PM :  modelgen syn browstd32AO browstd32AO_mod.log VHDL finished as normally.
1/23/19 4:18 PM : Load file "browstd32AO_mod.log".
1/23/19 4:18 PM : "HDL Generation" complete.
1/23/19 4:18 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/23/19 4:18 PM : Query "parameter(register,synthesis)" finished as normally.
1/23/19 4:18 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/23/19 4:18 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/23/19 4:18 PM : Query "parameter(alu,synthesis)" finished as normally.
1/23/19 4:18 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/23/19 4:18 PM : Query "parameter(divider,synthesis)" finished as normally.
1/23/19 4:18 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:18 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:18 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:18 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/23/19 4:18 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/23/19 4:18 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/23/19 4:18 PM : Query "parameter(register,synthesis)" finished as normally.
1/23/19 4:18 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/23/19 4:18 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/23/19 4:18 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/23/19 4:18 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/23/19 4:18 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:18 PM : "Resource Declaration" start browse.
1/23/19 4:18 PM : Query "function(register,synthesis,bit_width=32)" finished as normally.
1/23/19 4:18 PM : Query "portinfo(register,synthesis,bit_width=32)" finished as normally.
1/23/19 4:18 PM : Query "shape(area,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/23/19 4:18 PM : Query "timing(delay,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/23/19 4:18 PM : Query "power(power,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/23/19 4:18 PM : "Resource Declaration" re-edit.
1/23/19 4:18 PM : "Micro Op. Description" start browse.
1/23/19 4:19 PM : "Micro Op. Description" finish browse.
1/23/19 4:19 PM : "Resource Declaration" save
1/23/19 4:19 PM : "Resource Declaration" complete.
1/23/19 4:19 PM : "Resource Declaration" finish browse.
1/23/19 4:19 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/23/19 4:19 PM : Query "parameter(register,synthesis)" finished as normally.
1/23/19 4:19 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/23/19 4:19 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/23/19 4:19 PM : Query "parameter(alu,synthesis)" finished as normally.
1/23/19 4:19 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/23/19 4:19 PM : Query "parameter(divider,synthesis)" finished as normally.
1/23/19 4:19 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:19 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:19 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:19 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/23/19 4:19 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/23/19 4:19 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/23/19 4:19 PM : Query "parameter(register,synthesis)" finished as normally.
1/23/19 4:19 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/23/19 4:19 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/23/19 4:19 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/23/19 4:19 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/23/19 4:19 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 4:19 PM : "Resource Declaration" start browse.
1/23/19 4:19 PM : "Resource Declaration" finish browse.
1/23/19 4:19 PM : "Storage Spec" start edit.
1/23/19 4:19 PM : "Storage Spec" save
1/23/19 4:19 PM : "Storage Spec" complete.
1/23/19 4:19 PM : "Storage Spec" finish browse.
1/23/19 4:19 PM : "Instruction Definition" start edit.
1/23/19 4:19 PM : "Instruction Definition" save
1/23/19 4:19 PM : "Instruction Definition" complete.
1/23/19 4:19 PM : "Instruction Definition" finish browse.
1/23/19 4:19 PM :  archest browstd32AO.arc browstd32AO_arc.log finished as normally.
1/23/19 4:19 PM : Load file "browstd32AO_arc.log".
1/23/19 4:19 PM : "Arch. Level Estimation" complete.
1/23/19 4:19 PM :  asm_translator asmdev browstd32AO browstd32AO_asm.log finished as normally.
1/23/19 4:19 PM : Load file "browstd32AO_asm.log".
1/23/19 4:19 PM : "Assembler Generation" complete.
1/23/19 4:19 PM : "Micro Op. Description" start edit.
1/23/19 4:19 PM : "Micro Op. Description" save
1/23/19 4:19 PM : "Micro Op. Description" complete.
1/23/19 4:20 PM : "Micro Op. Description" finish browse.
1/23/19 4:20 PM :  modelgen both browstd32AO browstd32AO_mod.log VHDL finished as normally.
1/23/19 4:20 PM : Load file "browstd32AO_mod.log".
1/23/19 4:20 PM : "HDL Generation" complete.
1/23/19 4:20 PM : "C Definition" start edit.
1/23/19 4:20 PM : "C Definition" save
1/23/19 4:20 PM : "C Definition" complete.
1/23/19 4:20 PM : "C Definition" finish browse.
1/23/19 4:20 PM : "Micro Op. Description" start browse.
1/23/19 4:23 PM : "Micro Op. Description" finish browse.
1/23/19 4:33 PM : Load file "browstd32AO_com.log".
1/23/19 4:36 PM : "Compiler Generation" complete.
1/23/19 4:36 PM : "Main menu" quit.
1/23/19 4:36 PM : Save file "browstd32AO.pdb".
1/23/19 4:36 PM : "Main menu" quit.
1/23/19 5:06 PM : "Main menu" start.
1/23/19 5:06 PM : Load file "ASIPmeisterStd.ini".
1/23/19 5:06 PM : Load file "browstd32AO.pdb".
1/23/19 5:06 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/23/19 5:06 PM : Query "parameter(register,synthesis)" finished as normally.
1/23/19 5:06 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/23/19 5:06 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/23/19 5:06 PM : Query "parameter(alu,synthesis)" finished as normally.
1/23/19 5:06 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/23/19 5:06 PM : Query "parameter(divider,synthesis)" finished as normally.
1/23/19 5:06 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 5:06 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 5:06 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 5:06 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/23/19 5:06 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/23/19 5:06 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/23/19 5:06 PM : Query "parameter(register,synthesis)" finished as normally.
1/23/19 5:06 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/23/19 5:06 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/23/19 5:06 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/23/19 5:06 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/23/19 5:06 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 5:06 PM : "Resource Declaration" start browse.
1/23/19 5:07 PM : Query "function(multiplier,synthesis,bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/23/19 5:07 PM : Query "portinfo(multiplier,synthesis,bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/23/19 5:07 PM : Query "shape(area,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/23/19 5:07 PM : Query "timing(delay,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/23/19 5:07 PM : Query "power(power,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/23/19 5:07 PM : "Resource Declaration" re-edit.
1/23/19 5:07 PM : Query "function(extender,synthesis,bit_width=8:bit_width_out=32)" finished as normally.
1/23/19 5:07 PM : Query "portinfo(extender,synthesis,bit_width=8:bit_width_out=32)" finished as normally.
1/23/19 5:07 PM : Query "shape(area,extender,synthesis,priority=area:bit_width=8:bit_width_out=32)" finished as normally.
1/23/19 5:07 PM : Query "timing(delay,extender,synthesis,priority=area:bit_width=8:bit_width_out=32)" finished as normally.
1/23/19 5:07 PM : Query "power(power,extender,synthesis,priority=area:bit_width=8:bit_width_out=32)" finished as normally.
1/23/19 5:07 PM : Query "function(wire_in,synthesis,bit_width=1)" finished as normally.
1/23/19 5:07 PM : Query "portinfo(wire_in,synthesis,bit_width=1)" finished as normally.
1/23/19 5:07 PM : Query "shape(area,wire_in,synthesis,priority=area:bit_width=1)" finished as normally.
1/23/19 5:07 PM : Query "timing(delay,wire_in,synthesis,priority=area:bit_width=1)" finished as normally.
1/23/19 5:07 PM : Query "power(power,wire_in,synthesis,priority=area:bit_width=1)" finished as normally.
1/23/19 5:07 PM : Query "function(extender,synthesis,bit_width=16:bit_width_out=32)" finished as normally.
1/23/19 5:07 PM : Query "portinfo(extender,synthesis,bit_width=16:bit_width_out=32)" finished as normally.
1/23/19 5:07 PM : Query "shape(area,extender,synthesis,priority=area:bit_width=16:bit_width_out=32)" finished as normally.
1/23/19 5:07 PM : Query "timing(delay,extender,synthesis,priority=area:bit_width=16:bit_width_out=32)" finished as normally.
1/23/19 5:07 PM : Query "power(power,extender,synthesis,priority=area:bit_width=16:bit_width_out=32)" finished as normally.
1/23/19 5:07 PM : Query "function(register,synthesis,bit_width=32)" finished as normally.
1/23/19 5:07 PM : Query "portinfo(register,synthesis,bit_width=32)" finished as normally.
1/23/19 5:07 PM : Query "shape(area,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/23/19 5:07 PM : Query "timing(delay,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/23/19 5:07 PM : Query "power(power,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/23/19 5:07 PM : Query "function(mifu,synthesis,bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/23/19 5:07 PM : Query "portinfo(mifu,synthesis,bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/23/19 5:07 PM : Query "shape(area,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/23/19 5:07 PM : Query "timing(delay,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/23/19 5:07 PM : Query "power(power,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/23/19 5:07 PM : Query "function(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/23/19 5:07 PM : Query "portinfo(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/23/19 5:07 PM : Query "shape(area,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/23/19 5:07 PM : Query "timing(delay,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/23/19 5:07 PM : Query "power(power,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/23/19 5:09 PM : Query "function(fwu,synthesis,bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/23/19 5:09 PM : Query "portinfo(fwu,synthesis,bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/23/19 5:09 PM : Query "shape(area,fwu,synthesis,priority=area:bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/23/19 5:09 PM : Query "timing(delay,fwu,synthesis,priority=area:bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/23/19 5:09 PM : Query "power(power,fwu,synthesis,priority=area:bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/23/19 5:09 PM : Query "function(fwu,synthesis,bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/23/19 5:09 PM : Query "portinfo(fwu,synthesis,bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/23/19 5:09 PM : Query "shape(area,fwu,synthesis,priority=area:bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/23/19 5:09 PM : Query "timing(delay,fwu,synthesis,priority=area:bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/23/19 5:09 PM : Query "power(power,fwu,synthesis,priority=area:bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/23/19 5:10 PM : "Resource Declaration" save
1/23/19 5:10 PM : "Resource Declaration" complete.
1/23/19 5:10 PM : "Resource Declaration" finish browse.
1/23/19 5:10 PM : "Storage Spec" start edit.
1/23/19 5:10 PM : "Storage Spec" save
1/23/19 5:10 PM : "Storage Spec" complete.
1/23/19 5:10 PM : "Storage Spec" save
1/23/19 5:10 PM : "Storage Spec" finish browse.
1/23/19 5:10 PM : "Instruction Definition" start edit.
1/23/19 5:10 PM : "Instruction Definition" save
1/23/19 5:10 PM : "Instruction Definition" complete.
1/23/19 5:10 PM : "Instruction Definition" finish browse.
1/23/19 5:10 PM :  archest browstd32AO.arc browstd32AO_arc.log finished as normally.
1/23/19 5:10 PM : Load file "browstd32AO_arc.log".
1/23/19 5:10 PM : "Arch. Level Estimation" complete.
1/23/19 5:11 PM :  asm_translator asmdev browstd32AO browstd32AO_asm.log finished as normally.
1/23/19 5:11 PM : Load file "browstd32AO_asm.log".
1/23/19 5:11 PM : "Assembler Generation" complete.
1/23/19 5:11 PM : "Micro Op. Description" start edit.
1/23/19 5:11 PM : "Micro Op. Description" save
1/23/19 5:11 PM : "Micro Op. Description" complete.
1/23/19 5:11 PM : "Micro Op. Description" finish browse.
1/23/19 5:11 PM :  modelgen both browstd32AO browstd32AO_mod.log VHDL finished as normally.
1/23/19 5:11 PM : Load file "browstd32AO_mod.log".
1/23/19 5:11 PM : "HDL Generation" complete.
1/23/19 5:12 PM : "C Definition" start edit.
1/23/19 5:12 PM : "C Definition" save
1/23/19 5:12 PM : "C Definition" complete.
1/23/19 5:12 PM : "C Definition" finish browse.
1/23/19 5:15 PM : "Main menu" start.
1/23/19 5:15 PM : Load file "ASIPmeisterStd.ini".
1/23/19 5:15 PM : Load file "browstd32.pdb".
1/23/19 5:15 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/23/19 5:15 PM : Query "parameter(register,synthesis)" finished as normally.
1/23/19 5:15 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/23/19 5:15 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/23/19 5:15 PM : Query "parameter(alu,synthesis)" finished as normally.
1/23/19 5:15 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/23/19 5:15 PM : Query "parameter(divider,synthesis)" finished as normally.
1/23/19 5:15 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 5:15 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 5:15 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 5:15 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/23/19 5:15 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/23/19 5:15 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/23/19 5:15 PM : Query "parameter(register,synthesis)" finished as normally.
1/23/19 5:15 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/23/19 5:15 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/23/19 5:15 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/23/19 5:15 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/23/19 5:15 PM : Query "parameter(extender,synthesis)" finished as normally.
1/23/19 5:15 PM : "Resource Declaration" start browse.
1/23/19 5:15 PM : Query "function(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/23/19 5:15 PM : Query "portinfo(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/23/19 5:15 PM : Query "shape(area,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/23/19 5:15 PM : Query "timing(delay,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/23/19 5:15 PM : Query "power(power,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/23/19 5:16 PM : "Resource Declaration" finish browse.
1/23/19 5:16 PM : "Main menu" quit.
1/25/19 1:50 PM : "Main menu" start.
1/25/19 1:50 PM : Load file "ASIPmeisterStd.ini".
1/25/19 1:50 PM : Load file "browstd32.pdb".
1/25/19 1:50 PM :  modelgen both browstd32 browstd32_mod.log VHDL finished as normally.
1/25/19 1:50 PM : Load file "browstd32_mod.log".
1/25/19 1:50 PM : "HDL Generation" complete.
1/28/19 2:21 PM : "Main menu" start.
1/28/19 2:21 PM : Load file "ASIPmeisterStd.ini".
1/28/19 2:21 PM : Load file "browstd32PO.pdb".
1/28/19 2:21 PM : "Micro Op. Description" complete.
1/28/19 2:21 PM : "Micro Op. Description" start browse.
1/28/19 2:21 PM : "Micro Op. Description" finish browse.
1/28/19 2:21 PM : "Instruction Definition" complete.
1/28/19 2:21 PM : "Instruction Definition" start browse.
1/28/19 2:21 PM : "Instruction Definition" re-edit.
1/28/19 2:29 PM : "Instruction Definition" save
1/28/19 2:29 PM : "Instruction Definition" complete.
1/28/19 2:29 PM : "Instruction Definition" finish browse.
1/28/19 2:29 PM :  archest browstd32PO.arc browstd32PO_arc.log finished as normally.
1/28/19 2:29 PM : Load file "browstd32PO_arc.log".
1/28/19 2:29 PM : "Arch. Level Estimation" complete.
1/28/19 2:29 PM :  asm_translator asmdev browstd32PO browstd32PO_asm.log finished as normally.
1/28/19 2:29 PM : Load file "browstd32PO_asm.log".
1/28/19 2:29 PM : "Assembler Generation" complete.
1/28/19 2:29 PM : "Instruction Definition" start browse.
1/28/19 2:29 PM : "Instruction Definition" re-edit.
1/28/19 2:31 PM : "Instruction Definition" save
1/28/19 2:31 PM : "Instruction Definition" complete.
1/28/19 2:31 PM : "Instruction Definition" save
1/28/19 2:31 PM : "Instruction Definition" finish browse.
1/28/19 2:31 PM :  archest browstd32PO.arc browstd32PO_arc.log finished as normally.
1/28/19 2:31 PM : Load file "browstd32PO_arc.log".
1/28/19 2:31 PM : "Arch. Level Estimation" complete.
1/28/19 2:31 PM : "Micro Op. Description" start edit.
1/28/19 2:32 PM : "Micro Op. Description" save
1/28/19 2:32 PM : "Micro Op. Description" complete.
1/28/19 2:32 PM : "Micro Op. Description" finish browse.
1/28/19 2:32 PM :  asm_translator asmdev browstd32PO browstd32PO_asm.log finished as normally.
1/28/19 2:32 PM : Load file "browstd32PO_asm.log".
1/28/19 2:32 PM : "Assembler Generation" complete.
1/28/19 2:32 PM : "Micro Op. Description" start browse.
1/28/19 2:32 PM : "Micro Op. Description" re-edit.
1/28/19 2:33 PM : "Micro Op. Description" save
1/28/19 2:33 PM : "Micro Op. Description" complete.
1/28/19 2:33 PM : "Micro Op. Description" finish browse.
1/28/19 2:33 PM :  asm_translator asmdev browstd32PO browstd32PO_asm.log finished as normally.
1/28/19 2:33 PM : Load file "browstd32PO_asm.log".
1/28/19 2:33 PM : "Assembler Generation" complete.
1/28/19 2:33 PM : "Instruction Definition" start browse.
1/28/19 2:33 PM : "Instruction Definition" re-edit.
1/28/19 2:35 PM : "Instruction Definition" save
1/28/19 2:35 PM : "Instruction Definition" complete.
1/28/19 2:35 PM : "Instruction Definition" save
1/28/19 2:35 PM : "Instruction Definition" finish browse.
1/28/19 2:35 PM :  archest browstd32PO.arc browstd32PO_arc.log finished as normally.
1/28/19 2:35 PM : Load file "browstd32PO_arc.log".
1/28/19 2:35 PM : "Arch. Level Estimation" complete.
1/28/19 2:35 PM :  asm_translator asmdev browstd32PO browstd32PO_asm.log finished as normally.
1/28/19 2:35 PM : Load file "browstd32PO_asm.log".
1/28/19 2:35 PM : "Assembler Generation" complete.
1/28/19 2:35 PM : "Micro Op. Description" start edit.
1/28/19 2:36 PM : "Micro Op. Description" finish edit.
1/28/19 2:36 PM : "Instruction Definition" start browse.
1/28/19 2:36 PM : "Instruction Definition" re-edit.
1/28/19 2:36 PM : "Instruction Definition" save
1/28/19 2:36 PM : "Instruction Definition" complete.
1/28/19 2:36 PM : "Instruction Definition" save
1/28/19 2:36 PM : "Instruction Definition" finish browse.
1/28/19 2:36 PM :  archest browstd32PO.arc browstd32PO_arc.log finished as normally.
1/28/19 2:36 PM : Load file "browstd32PO_arc.log".
1/28/19 2:36 PM : "Arch. Level Estimation" complete.
1/28/19 2:36 PM :  asm_translator asmdev browstd32PO browstd32PO_asm.log finished as normally.
1/28/19 2:36 PM : Load file "browstd32PO_asm.log".
1/28/19 2:36 PM : "Assembler Generation" complete.
1/28/19 2:36 PM : "Instruction Definition" start browse.
1/28/19 2:36 PM : "Instruction Definition" re-edit.
1/28/19 2:38 PM : "Instruction Definition" save
1/28/19 2:38 PM : "Instruction Definition" complete.
1/28/19 2:38 PM : "Instruction Definition" save
1/28/19 2:38 PM : "Instruction Definition" finish browse.
1/28/19 2:38 PM :  archest browstd32PO.arc browstd32PO_arc.log finished as normally.
1/28/19 2:38 PM : Load file "browstd32PO_arc.log".
1/28/19 2:38 PM : "Arch. Level Estimation" complete.
1/28/19 2:38 PM :  asm_translator asmdev browstd32PO browstd32PO_asm.log finished as normally.
1/28/19 2:38 PM : Load file "browstd32PO_asm.log".
1/28/19 2:38 PM : "Assembler Generation" complete.
1/28/19 2:38 PM : "Micro Op. Description" start edit.
1/28/19 2:43 PM : "Micro Op. Description" save
1/28/19 2:43 PM : "Micro Op. Description" complete.
1/28/19 2:43 PM : "Micro Op. Description" finish browse.
1/28/19 2:43 PM : Save file "browstd32PO.pdb".
1/28/19 2:43 PM : "Main menu" quit.
1/28/19 2:44 PM : "Main menu" start.
1/28/19 2:44 PM : Load file "ASIPmeisterStd.ini".
1/28/19 2:44 PM : Load file "browstd32PO.pdb".
1/28/19 2:44 PM : "Micro Op. Description" complete.
1/28/19 2:44 PM : "Micro Op. Description" start browse.
1/28/19 2:44 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/28/19 2:44 PM : Query "parameter(register,synthesis)" finished as normally.
1/28/19 2:44 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/28/19 2:44 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/28/19 2:44 PM : Query "parameter(alu,synthesis)" finished as normally.
1/28/19 2:44 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/28/19 2:44 PM : Query "parameter(divider,synthesis)" finished as normally.
1/28/19 2:44 PM : Query "parameter(extender,synthesis)" finished as normally.
1/28/19 2:44 PM : Query "parameter(extender,synthesis)" finished as normally.
1/28/19 2:44 PM : Query "parameter(extender,synthesis)" finished as normally.
1/28/19 2:44 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/28/19 2:44 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/28/19 2:44 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/28/19 2:44 PM : Query "parameter(register,synthesis)" finished as normally.
1/28/19 2:44 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/28/19 2:44 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/28/19 2:44 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/28/19 2:44 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/28/19 2:44 PM : Query "parameter(extender,synthesis)" finished as normally.
1/28/19 2:44 PM : "Resource Declaration:READ ONLY" start browse.
1/28/19 2:45 PM : Query "function(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/28/19 2:45 PM : Query "portinfo(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/28/19 2:45 PM : Query "shape(area,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/28/19 2:45 PM : Query "timing(delay,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/28/19 2:45 PM : Query "power(power,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/28/19 2:45 PM : "Resource Declaration:READ ONLY" finish browse.
1/28/19 2:45 PM : "Micro Op. Description" finish browse.
1/28/19 2:45 PM : "Main menu" quit.
1/29/19 1:08 PM : "Main menu" start.
1/29/19 1:08 PM : Load file "ASIPmeisterStd.ini".
1/29/19 1:08 PM : Load file "browstd32PO.pdb".
1/29/19 1:08 PM : "Main menu" quit.
1/29/19 1:08 PM : "Main menu" start.
1/29/19 1:08 PM : Load file "ASIPmeisterStd.ini".
1/29/19 1:08 PM : Load file "browstd32PO.pdb".
1/29/19 1:08 PM : "Micro Op. Description" complete.
1/29/19 1:08 PM : "Micro Op. Description" start browse.
1/29/19 1:15 PM : "Micro Op. Description" re-edit.
1/29/19 1:28 PM : "Main menu" start.
1/29/19 1:28 PM : Load file "ASIPmeisterStd.ini".
1/29/19 1:28 PM : Load file "browstd32AVG_S6.pdb".
1/29/19 1:28 PM : "Main menu" quit.
1/29/19 1:28 PM : "Main menu" start.
1/29/19 1:28 PM : Load file "ASIPmeisterStd.ini".
1/29/19 1:28 PM : Load file "browstd32AVG_S6.pdb".
1/29/19 1:28 PM : "Micro Op. Description" complete.
1/29/19 1:28 PM : "Micro Op. Description" start browse.
1/29/19 1:40 PM : "Micro Op. Description" save
1/29/19 1:40 PM : "Micro Op. Description" complete.
1/29/19 1:40 PM : "Micro Op. Description" save
1/29/19 1:40 PM : "Micro Op. Description" finish browse.
1/29/19 1:41 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 1:41 PM : Load file "browstd32PO_mod.log".
1/29/19 1:41 PM : "HDL Generation" complete.
1/29/19 1:41 PM : "Micro Op. Description" start browse.
1/29/19 1:41 PM : "Micro Op. Description" re-edit.
1/29/19 1:41 PM : "Micro Op. Description" save
1/29/19 1:41 PM : "Micro Op. Description" complete.
1/29/19 1:41 PM : "Micro Op. Description" save
1/29/19 1:41 PM : "Micro Op. Description" finish browse.
1/29/19 1:41 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 1:41 PM : Load file "browstd32PO_mod.log".
1/29/19 1:41 PM : "HDL Generation" complete.
1/29/19 1:41 PM : "Micro Op. Description" start browse.
1/29/19 1:42 PM : "Micro Op. Description" re-edit.
1/29/19 1:43 PM : "Micro Op. Description" save
1/29/19 1:43 PM : "Micro Op. Description" complete.
1/29/19 1:43 PM : "Micro Op. Description" save
1/29/19 1:43 PM : "Micro Op. Description" finish browse.
1/29/19 1:43 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 1:43 PM : Load file "browstd32PO_mod.log".
1/29/19 1:43 PM : "HDL Generation" complete.
1/29/19 1:44 PM : "Instruction Definition" complete.
1/29/19 1:44 PM : "Instruction Definition" start browse.
1/29/19 1:44 PM : "Instruction Definition" re-edit.
1/29/19 1:45 PM : "Instruction Definition" save
1/29/19 1:45 PM : "Instruction Definition" complete.
1/29/19 1:45 PM : "Instruction Definition" finish browse.
1/29/19 1:45 PM :  archest browstd32PO.arc browstd32PO_arc.log finished as normally.
1/29/19 1:45 PM : Load file "browstd32PO_arc.log".
1/29/19 1:45 PM : "Arch. Level Estimation" complete.
1/29/19 1:45 PM :  asm_translator asmdev browstd32PO browstd32PO_asm.log finished as normally.
1/29/19 1:45 PM : Load file "browstd32PO_asm.log".
1/29/19 1:45 PM : "Assembler Generation" complete.
1/29/19 1:45 PM : "Micro Op. Description" start edit.
1/29/19 1:45 PM : "Micro Op. Description" save
1/29/19 1:45 PM : "Micro Op. Description" complete.
1/29/19 1:45 PM : "Micro Op. Description" finish browse.
1/29/19 1:46 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 1:46 PM : Load file "browstd32PO_mod.log".
1/29/19 1:46 PM : "HDL Generation" complete.
1/29/19 1:46 PM : "Micro Op. Description" start browse.
1/29/19 1:46 PM : "Micro Op. Description" finish browse.
1/29/19 1:46 PM : "Micro Op. Description" start browse.
1/29/19 1:46 PM : "Micro Op. Description" finish browse.
1/29/19 1:46 PM : "Instruction Definition" start browse.
1/29/19 1:47 PM : "Instruction Definition" re-edit.
1/29/19 1:49 PM : "Instruction Definition" save
1/29/19 1:49 PM : "Instruction Definition" complete.
1/29/19 1:49 PM : "Instruction Definition" save
1/29/19 1:49 PM : "Instruction Definition" finish browse.
1/29/19 1:49 PM : "Micro Op. Description" start edit.
1/29/19 1:49 PM : "Micro Op. Description" save
1/29/19 1:49 PM : "Micro Op. Description" complete.
1/29/19 1:49 PM : "Micro Op. Description" finish browse.
1/29/19 1:50 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 1:50 PM : Load file "browstd32PO_mod.log".
1/29/19 1:50 PM : "HDL Generation" complete.
1/29/19 1:50 PM : "Instruction Definition" start browse.
1/29/19 1:50 PM : "Instruction Definition" re-edit.
1/29/19 1:50 PM : "Instruction Definition" save
1/29/19 1:50 PM : "Instruction Definition" complete.
1/29/19 1:50 PM : "Instruction Definition" finish browse.
1/29/19 1:51 PM :  archest browstd32PO.arc browstd32PO_arc.log finished as normally.
1/29/19 1:51 PM : Load file "browstd32PO_arc.log".
1/29/19 1:51 PM : "Arch. Level Estimation" complete.
1/29/19 1:51 PM :  asm_translator asmdev browstd32PO browstd32PO_asm.log finished as normally.
1/29/19 1:51 PM : Load file "browstd32PO_asm.log".
1/29/19 1:51 PM : "Assembler Generation" complete.
1/29/19 1:51 PM : "Micro Op. Description" start edit.
1/29/19 1:51 PM : "Micro Op. Description" save
1/29/19 1:51 PM : "Micro Op. Description" complete.
1/29/19 1:51 PM : "Micro Op. Description" finish browse.
1/29/19 1:52 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 1:52 PM : Load file "browstd32PO_mod.log".
1/29/19 1:52 PM : "HDL Generation" complete.
1/29/19 1:54 PM : "Micro Op. Description" start browse.
1/29/19 1:54 PM : "Micro Op. Description" re-edit.
1/29/19 1:54 PM : "Micro Op. Description" save
1/29/19 1:54 PM : "Micro Op. Description" complete.
1/29/19 1:54 PM : "Micro Op. Description" finish browse.
1/29/19 1:54 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 1:54 PM : Load file "browstd32PO_mod.log".
1/29/19 1:54 PM : "HDL Generation" complete.
1/29/19 1:55 PM : "Micro Op. Description" start browse.
1/29/19 1:55 PM : "Micro Op. Description" re-edit.
1/29/19 1:56 PM : "Micro Op. Description" save
1/29/19 1:56 PM : "Micro Op. Description" complete.
1/29/19 1:56 PM : "Micro Op. Description" re-edit.
1/29/19 2:05 PM : "Micro Op. Description" save
1/29/19 2:05 PM : "Micro Op. Description" complete.
1/29/19 2:05 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:05 PM : Load file "browstd32PO_mod.log".
1/29/19 2:05 PM : "Micro Op. Description" re-edit.
1/29/19 2:05 PM : "Micro Op. Description" save
1/29/19 2:05 PM : "Micro Op. Description" complete.
1/29/19 2:05 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:05 PM : Load file "browstd32PO_mod.log".
1/29/19 2:05 PM : "Micro Op. Description" re-edit.
1/29/19 2:05 PM : "Micro Op. Description" save
1/29/19 2:05 PM : "Micro Op. Description" complete.
1/29/19 2:05 PM :  modelgen sim browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:05 PM : Load file "browstd32PO_mod.log".
1/29/19 2:06 PM : "Micro Op. Description" re-edit.
1/29/19 2:06 PM : "Micro Op. Description" save
1/29/19 2:06 PM : "Micro Op. Description" complete.
1/29/19 2:06 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:06 PM : Load file "browstd32PO_mod.log".
1/29/19 2:06 PM : "Micro Op. Description" re-edit.
1/29/19 2:06 PM : "Micro Op. Description" save
1/29/19 2:06 PM : "Micro Op. Description" complete.
1/29/19 2:06 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:06 PM : Load file "browstd32PO_mod.log".
1/29/19 2:06 PM : "Micro Op. Description" re-edit.
1/29/19 2:06 PM : "Micro Op. Description" save
1/29/19 2:06 PM : "Micro Op. Description" complete.
1/29/19 2:06 PM :  modelgen syn browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:06 PM : Load file "browstd32PO_mod.log".
1/29/19 2:06 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:06 PM : Load file "browstd32PO_mod.log".
1/29/19 2:07 PM : "Micro Op. Description" re-edit.
1/29/19 2:07 PM : "Micro Op. Description" save
1/29/19 2:07 PM : "Micro Op. Description" complete.
1/29/19 2:07 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:07 PM : Load file "browstd32PO_mod.log".
1/29/19 2:07 PM : "Micro Op. Description" re-edit.
1/29/19 2:07 PM : "Micro Op. Description" save
1/29/19 2:07 PM : "Micro Op. Description" complete.
1/29/19 2:07 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:07 PM : Load file "browstd32PO_mod.log".
1/29/19 2:07 PM : "Micro Op. Description" re-edit.
1/29/19 2:07 PM : "Micro Op. Description" save
1/29/19 2:07 PM : "Micro Op. Description" complete.
1/29/19 2:07 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:07 PM : Load file "browstd32PO_mod.log".
1/29/19 2:07 PM : "Micro Op. Description" re-edit.
1/29/19 2:07 PM : "Micro Op. Description" save
1/29/19 2:07 PM : "Micro Op. Description" complete.
1/29/19 2:07 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:07 PM : Load file "browstd32PO_mod.log".
1/29/19 2:08 PM : "Micro Op. Description" re-edit.
1/29/19 2:08 PM : "Micro Op. Description" save
1/29/19 2:08 PM : "Micro Op. Description" complete.
1/29/19 2:08 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:08 PM : Load file "browstd32PO_mod.log".
1/29/19 2:09 PM : "Micro Op. Description" finish browse.
1/29/19 2:09 PM : "Main menu" quit.
1/29/19 2:09 PM : "Main menu" start.
1/29/19 2:09 PM : Load file "ASIPmeisterStd.ini".
1/29/19 2:09 PM : Load file "browstd32PO.pdb".
1/29/19 2:09 PM : "Instruction Definition" complete.
1/29/19 2:09 PM : "Instruction Definition" start browse.
1/29/19 2:09 PM : "Instruction Definition" re-edit.
1/29/19 2:10 PM : "Instruction Definition" save
1/29/19 2:10 PM : "Instruction Definition" complete.
1/29/19 2:11 PM : "Instruction Definition" finish browse.
1/29/19 2:11 PM :  archest browstd32PO.arc browstd32PO_arc.log finished as normally.
1/29/19 2:11 PM : Load file "browstd32PO_arc.log".
1/29/19 2:11 PM : "Arch. Level Estimation" complete.
1/29/19 2:11 PM :  asm_translator asmdev browstd32PO browstd32PO_asm.log finished as normally.
1/29/19 2:11 PM : Load file "browstd32PO_asm.log".
1/29/19 2:11 PM : "Assembler Generation" complete.
1/29/19 2:11 PM : "Micro Op. Description" start edit.
1/29/19 2:11 PM : "Micro Op. Description" save
1/29/19 2:11 PM : "Micro Op. Description" complete.
1/29/19 2:11 PM : "Micro Op. Description" finish browse.
1/29/19 2:11 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:11 PM : Load file "browstd32PO_mod.log".
1/29/19 2:11 PM : "HDL Generation" complete.
1/29/19 2:11 PM : "Instruction Definition" start browse.
1/29/19 2:13 PM : "Instruction Definition" re-edit.
1/29/19 2:13 PM : "Instruction Definition" save
1/29/19 2:13 PM : "Instruction Definition" finish edit.
1/29/19 2:13 PM : "Instruction Definition" start edit.
1/29/19 2:13 PM : "Instruction Definition" save
1/29/19 2:13 PM : "Instruction Definition" complete.
1/29/19 2:13 PM : "Instruction Definition" finish browse.
1/29/19 2:13 PM :  archest browstd32PO.arc browstd32PO_arc.log finished as normally.
1/29/19 2:13 PM : Load file "browstd32PO_arc.log".
1/29/19 2:13 PM : "Arch. Level Estimation" complete.
1/29/19 2:13 PM :  asm_translator asmdev browstd32PO browstd32PO_asm.log finished as normally.
1/29/19 2:13 PM : Load file "browstd32PO_asm.log".
1/29/19 2:13 PM : "Assembler Generation" complete.
1/29/19 2:13 PM : "Micro Op. Description" start edit.
1/29/19 2:13 PM : "Micro Op. Description" save
1/29/19 2:13 PM : "Micro Op. Description" complete.
1/29/19 2:14 PM : "Micro Op. Description" save
1/29/19 2:14 PM : "Micro Op. Description" finish browse.
1/29/19 2:14 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:14 PM : Load file "browstd32PO_mod.log".
1/29/19 2:14 PM : "HDL Generation" complete.
1/29/19 2:14 PM : "Micro Op. Description" start browse.
1/29/19 2:14 PM : "Micro Op. Description" re-edit.
1/29/19 2:14 PM : "Micro Op. Description" save
1/29/19 2:14 PM : "Micro Op. Description" complete.
1/29/19 2:14 PM : "Micro Op. Description" save
1/29/19 2:14 PM : "Micro Op. Description" finish browse.
1/29/19 2:15 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:15 PM : Load file "browstd32PO_mod.log".
1/29/19 2:15 PM : "HDL Generation" complete.
1/29/19 2:15 PM : "Micro Op. Description" start browse.
1/29/19 2:15 PM : "Micro Op. Description" finish browse.
1/29/19 2:15 PM : Save file "browstd32PO.pdb".
1/29/19 2:15 PM : "Micro Op. Description" start browse.
1/29/19 2:15 PM : "Micro Op. Description" re-edit.
1/29/19 2:15 PM : "Micro Op. Description" save
1/29/19 2:15 PM : "Micro Op. Description" complete.
1/29/19 2:15 PM : "Micro Op. Description" save
1/29/19 2:15 PM : "Micro Op. Description" finish browse.
1/29/19 2:16 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:16 PM : Load file "browstd32PO_mod.log".
1/29/19 2:16 PM : "HDL Generation" complete.
1/29/19 2:16 PM : "Micro Op. Description" start browse.
1/29/19 2:16 PM : "Micro Op. Description" re-edit.
1/29/19 2:16 PM : "Micro Op. Description" save
1/29/19 2:16 PM : "Micro Op. Description" complete.
1/29/19 2:16 PM : "Micro Op. Description" save
1/29/19 2:16 PM : "Micro Op. Description" finish browse.
1/29/19 2:16 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:16 PM : Load file "browstd32PO_mod.log".
1/29/19 2:16 PM : "HDL Generation" complete.
1/29/19 2:16 PM : "Micro Op. Description" start browse.
1/29/19 2:16 PM : "Micro Op. Description" re-edit.
1/29/19 2:16 PM : "Micro Op. Description" save
1/29/19 2:16 PM : "Micro Op. Description" complete.
1/29/19 2:16 PM : "Micro Op. Description" save
1/29/19 2:16 PM : "Micro Op. Description" finish browse.
1/29/19 2:17 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:17 PM : Load file "browstd32PO_mod.log".
1/29/19 2:17 PM : "HDL Generation" complete.
1/29/19 2:17 PM : "Micro Op. Description" start browse.
1/29/19 2:17 PM : "Micro Op. Description" re-edit.
1/29/19 2:17 PM : "Micro Op. Description" save
1/29/19 2:17 PM : "Micro Op. Description" complete.
1/29/19 2:17 PM : "Micro Op. Description" finish browse.
1/29/19 2:17 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:17 PM : Load file "browstd32PO_mod.log".
1/29/19 2:17 PM : "HDL Generation" complete.
1/29/19 2:17 PM : "Micro Op. Description" start browse.
1/29/19 2:17 PM : "Micro Op. Description" re-edit.
1/29/19 2:18 PM : "Micro Op. Description" save
1/29/19 2:18 PM : "Micro Op. Description" complete.
1/29/19 2:18 PM : "Micro Op. Description" finish browse.
1/29/19 2:18 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:18 PM : Load file "browstd32PO_mod.log".
1/29/19 2:18 PM : "HDL Generation" complete.
1/29/19 2:18 PM : "Micro Op. Description" start browse.
1/29/19 2:18 PM : "Micro Op. Description" re-edit.
1/29/19 2:18 PM : "Micro Op. Description" save
1/29/19 2:18 PM : "Micro Op. Description" complete.
1/29/19 2:18 PM : "Micro Op. Description" finish browse.
1/29/19 2:18 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:18 PM : Load file "browstd32PO_mod.log".
1/29/19 2:18 PM : "HDL Generation" complete.
1/29/19 2:18 PM : "Micro Op. Description" start browse.
1/29/19 2:18 PM : "Micro Op. Description" re-edit.
1/29/19 2:18 PM : "Micro Op. Description" save
1/29/19 2:18 PM : "Micro Op. Description" complete.
1/29/19 2:18 PM : "Micro Op. Description" finish browse.
1/29/19 2:18 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:18 PM : Load file "browstd32PO_mod.log".
1/29/19 2:18 PM : "HDL Generation" complete.
1/29/19 2:18 PM : "Micro Op. Description" start browse.
1/29/19 2:19 PM : "Micro Op. Description" re-edit.
1/29/19 2:19 PM : "Micro Op. Description" save
1/29/19 2:19 PM : "Micro Op. Description" complete.
1/29/19 2:19 PM : "Micro Op. Description" save
1/29/19 2:19 PM : "Micro Op. Description" finish browse.
1/29/19 2:19 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:19 PM : Load file "browstd32PO_mod.log".
1/29/19 2:19 PM : "HDL Generation" complete.
1/29/19 2:19 PM : "Micro Op. Description" start browse.
1/29/19 2:19 PM : "Micro Op. Description" re-edit.
1/29/19 2:19 PM : "Micro Op. Description" save
1/29/19 2:19 PM : "Micro Op. Description" complete.
1/29/19 2:19 PM : "Micro Op. Description" save
1/29/19 2:19 PM : "Micro Op. Description" finish browse.
1/29/19 2:20 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:20 PM : Load file "browstd32PO_mod.log".
1/29/19 2:20 PM : "HDL Generation" complete.
1/29/19 2:20 PM : "Micro Op. Description" start browse.
1/29/19 2:20 PM : "Micro Op. Description" re-edit.
1/29/19 2:20 PM : "Micro Op. Description" save
1/29/19 2:20 PM : "Micro Op. Description" complete.
1/29/19 2:20 PM : "Micro Op. Description" save
1/29/19 2:20 PM : "Micro Op. Description" finish browse.
1/29/19 2:20 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:20 PM : Load file "browstd32PO_mod.log".
1/29/19 2:20 PM : "HDL Generation" complete.
1/29/19 2:21 PM : "Micro Op. Description" start browse.
1/29/19 2:21 PM : "Micro Op. Description" re-edit.
1/29/19 2:22 PM : "Micro Op. Description" save
1/29/19 2:22 PM : "Micro Op. Description" complete.
1/29/19 2:22 PM : "Micro Op. Description" save
1/29/19 2:22 PM : "Micro Op. Description" finish browse.
1/29/19 2:22 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:22 PM : Load file "browstd32PO_mod.log".
1/29/19 2:22 PM : "HDL Generation" complete.
1/29/19 2:22 PM : "Micro Op. Description" start browse.
1/29/19 2:22 PM : "Micro Op. Description" re-edit.
1/29/19 2:23 PM : "Micro Op. Description" save
1/29/19 2:23 PM : "Micro Op. Description" complete.
1/29/19 2:23 PM : "Micro Op. Description" save
1/29/19 2:23 PM : "Micro Op. Description" finish browse.
1/29/19 2:23 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:23 PM : Load file "browstd32PO_mod.log".
1/29/19 2:23 PM : "HDL Generation" complete.
1/29/19 2:23 PM : "Micro Op. Description" start browse.
1/29/19 2:23 PM : "Micro Op. Description" re-edit.
1/29/19 2:23 PM : "Micro Op. Description" save
1/29/19 2:23 PM : "Micro Op. Description" complete.
1/29/19 2:23 PM : "Micro Op. Description" save
1/29/19 2:23 PM : "Micro Op. Description" finish browse.
1/29/19 2:24 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:24 PM : Load file "browstd32PO_mod.log".
1/29/19 2:24 PM : "HDL Generation" complete.
1/29/19 2:24 PM : "Micro Op. Description" start browse.
1/29/19 2:24 PM : "Micro Op. Description" re-edit.
1/29/19 2:24 PM : "Micro Op. Description" save
1/29/19 2:24 PM : "Micro Op. Description" complete.
1/29/19 2:25 PM : "Micro Op. Description" finish browse.
1/29/19 2:25 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:25 PM : Load file "browstd32PO_mod.log".
1/29/19 2:25 PM : "HDL Generation" complete.
1/29/19 2:25 PM : "Micro Op. Description" start browse.
1/29/19 2:25 PM : "Micro Op. Description" re-edit.
1/29/19 2:25 PM : "Micro Op. Description" save
1/29/19 2:25 PM : "Micro Op. Description" complete.
1/29/19 2:25 PM : "Micro Op. Description" re-edit.
1/29/19 2:26 PM : "Micro Op. Description" save
1/29/19 2:26 PM : "Micro Op. Description" complete.
1/29/19 2:26 PM : "Micro Op. Description" finish browse.
1/29/19 2:26 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:26 PM : Load file "browstd32PO_mod.log".
1/29/19 2:26 PM : "HDL Generation" complete.
1/29/19 2:26 PM : "Micro Op. Description" start browse.
1/29/19 2:26 PM : "Micro Op. Description" re-edit.
1/29/19 2:26 PM : "Micro Op. Description" save
1/29/19 2:26 PM : "Micro Op. Description" complete.
1/29/19 2:26 PM : "Micro Op. Description" finish browse.
1/29/19 2:26 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:26 PM : Load file "browstd32PO_mod.log".
1/29/19 2:26 PM : "HDL Generation" complete.
1/29/19 2:27 PM : "Micro Op. Description" start browse.
1/29/19 2:27 PM : "Micro Op. Description" re-edit.
1/29/19 2:27 PM : "Micro Op. Description" save
1/29/19 2:27 PM : "Micro Op. Description" complete.
1/29/19 2:27 PM : "Micro Op. Description" save
1/29/19 2:27 PM : "Micro Op. Description" finish browse.
1/29/19 2:27 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:27 PM : Load file "browstd32PO_mod.log".
1/29/19 2:27 PM : "HDL Generation" complete.
1/29/19 2:27 PM : "Micro Op. Description" start browse.
1/29/19 2:27 PM : "Micro Op. Description" re-edit.
1/29/19 2:28 PM : "Micro Op. Description" save
1/29/19 2:28 PM : "Micro Op. Description" complete.
1/29/19 2:28 PM : "Micro Op. Description" finish browse.
1/29/19 2:28 PM : "Micro Op. Description" start browse.
1/29/19 2:28 PM : "Micro Op. Description" save
1/29/19 2:28 PM : "Micro Op. Description" finish browse.
1/29/19 2:28 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:28 PM : Load file "browstd32PO_mod.log".
1/29/19 2:28 PM : "HDL Generation" complete.
1/29/19 2:28 PM : "Micro Op. Description" start browse.
1/29/19 2:28 PM : "Micro Op. Description" re-edit.
1/29/19 2:29 PM : "Micro Op. Description" save
1/29/19 2:29 PM : "Micro Op. Description" complete.
1/29/19 2:29 PM : "Micro Op. Description" save
1/29/19 2:29 PM : "Micro Op. Description" finish browse.
1/29/19 2:29 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:29 PM : Load file "browstd32PO_mod.log".
1/29/19 2:29 PM : "HDL Generation" complete.
1/29/19 2:29 PM : "Micro Op. Description" start browse.
1/29/19 2:29 PM : "Micro Op. Description" re-edit.
1/29/19 2:30 PM : "Micro Op. Description" save
1/29/19 2:30 PM : "Micro Op. Description" complete.
1/29/19 2:30 PM : "Micro Op. Description" save
1/29/19 2:30 PM : "Micro Op. Description" finish browse.
1/29/19 2:30 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:30 PM : Load file "browstd32PO_mod.log".
1/29/19 2:30 PM : "HDL Generation" complete.
1/29/19 2:30 PM : "Micro Op. Description" start browse.
1/29/19 2:30 PM : "Micro Op. Description" re-edit.
1/29/19 2:30 PM : "Micro Op. Description" save
1/29/19 2:30 PM : "Micro Op. Description" complete.
1/29/19 2:30 PM : "Micro Op. Description" save
1/29/19 2:30 PM : "Micro Op. Description" finish browse.
1/29/19 2:30 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:30 PM : Load file "browstd32PO_mod.log".
1/29/19 2:30 PM : "HDL Generation" complete.
1/29/19 2:31 PM : "Micro Op. Description" start browse.
1/29/19 2:31 PM : "Micro Op. Description" re-edit.
1/29/19 2:31 PM : "Micro Op. Description" save
1/29/19 2:31 PM : "Micro Op. Description" complete.
1/29/19 2:31 PM : "Micro Op. Description" save
1/29/19 2:31 PM : "Micro Op. Description" finish browse.
1/29/19 2:31 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:31 PM : Load file "browstd32PO_mod.log".
1/29/19 2:31 PM : "HDL Generation" complete.
1/29/19 2:31 PM : "Micro Op. Description" start browse.
1/29/19 2:32 PM : "Micro Op. Description" re-edit.
1/29/19 2:32 PM : "Micro Op. Description" save
1/29/19 2:32 PM : "Micro Op. Description" complete.
1/29/19 2:32 PM : "Micro Op. Description" save
1/29/19 2:32 PM : "Micro Op. Description" finish browse.
1/29/19 2:32 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:32 PM : Load file "browstd32PO_mod.log".
1/29/19 2:32 PM : "HDL Generation" complete.
1/29/19 2:33 PM : "Micro Op. Description" start browse.
1/29/19 2:33 PM : "Micro Op. Description" re-edit.
1/29/19 2:33 PM : "Micro Op. Description" save
1/29/19 2:33 PM : "Micro Op. Description" complete.
1/29/19 2:33 PM : "Micro Op. Description" save
1/29/19 2:33 PM : "Micro Op. Description" finish browse.
1/29/19 2:33 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:33 PM : Load file "browstd32PO_mod.log".
1/29/19 2:33 PM : "HDL Generation" complete.
1/29/19 2:33 PM : "Micro Op. Description" start browse.
1/29/19 2:33 PM : "Micro Op. Description" re-edit.
1/29/19 2:33 PM : "Micro Op. Description" save
1/29/19 2:33 PM : "Micro Op. Description" complete.
1/29/19 2:33 PM : "Micro Op. Description" save
1/29/19 2:33 PM : "Micro Op. Description" finish browse.
1/29/19 2:34 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:34 PM : Load file "browstd32PO_mod.log".
1/29/19 2:34 PM : "HDL Generation" complete.
1/29/19 2:34 PM : "Micro Op. Description" start browse.
1/29/19 2:34 PM : "Micro Op. Description" re-edit.
1/29/19 2:34 PM : "Micro Op. Description" save
1/29/19 2:34 PM : "Micro Op. Description" complete.
1/29/19 2:34 PM : "Micro Op. Description" save
1/29/19 2:34 PM : "Micro Op. Description" finish browse.
1/29/19 2:34 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:34 PM : Load file "browstd32PO_mod.log".
1/29/19 2:34 PM : "HDL Generation" complete.
1/29/19 2:34 PM : "Micro Op. Description" start browse.
1/29/19 2:34 PM : "Micro Op. Description" re-edit.
1/29/19 2:35 PM : "Micro Op. Description" save
1/29/19 2:35 PM : "Micro Op. Description" complete.
1/29/19 2:35 PM : "Micro Op. Description" save
1/29/19 2:35 PM : "Micro Op. Description" finish browse.
1/29/19 2:35 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:35 PM : Load file "browstd32PO_mod.log".
1/29/19 2:35 PM : "HDL Generation" complete.
1/29/19 2:35 PM : "Micro Op. Description" start browse.
1/29/19 2:35 PM : "Micro Op. Description" re-edit.
1/29/19 2:36 PM : "Micro Op. Description" save
1/29/19 2:36 PM : "Micro Op. Description" complete.
1/29/19 2:36 PM : "Micro Op. Description" save
1/29/19 2:36 PM : "Micro Op. Description" finish browse.
1/29/19 2:36 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:36 PM : Load file "browstd32PO_mod.log".
1/29/19 2:36 PM : "HDL Generation" complete.
1/29/19 2:36 PM : "Micro Op. Description" start browse.
1/29/19 2:36 PM : "Micro Op. Description" re-edit.
1/29/19 2:44 PM : "Micro Op. Description" save
1/29/19 2:44 PM : "Micro Op. Description" complete.
1/29/19 2:44 PM : "Micro Op. Description" save
1/29/19 2:44 PM : "Micro Op. Description" finish browse.
1/29/19 2:44 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:44 PM : Load file "browstd32PO_mod.log".
1/29/19 2:44 PM : "HDL Generation" complete.
1/29/19 2:45 PM : "Micro Op. Description" start browse.
1/29/19 2:45 PM : "Micro Op. Description" re-edit.
1/29/19 2:45 PM : "Micro Op. Description" save
1/29/19 2:45 PM : "Micro Op. Description" complete.
1/29/19 2:45 PM : "Micro Op. Description" save
1/29/19 2:45 PM : "Micro Op. Description" finish browse.
1/29/19 2:45 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:45 PM : Load file "browstd32PO_mod.log".
1/29/19 2:45 PM : "HDL Generation" complete.
1/29/19 2:45 PM : "Micro Op. Description" start browse.
1/29/19 2:45 PM : "Micro Op. Description" re-edit.
1/29/19 2:45 PM : "Micro Op. Description" save
1/29/19 2:45 PM : "Micro Op. Description" complete.
1/29/19 2:45 PM : "Micro Op. Description" save
1/29/19 2:45 PM : "Micro Op. Description" finish browse.
1/29/19 2:46 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:46 PM : Load file "browstd32PO_mod.log".
1/29/19 2:46 PM : "HDL Generation" complete.
1/29/19 2:46 PM : "Micro Op. Description" start browse.
1/29/19 2:46 PM : "Micro Op. Description" re-edit.
1/29/19 2:47 PM : "Micro Op. Description" save
1/29/19 2:47 PM : "Micro Op. Description" complete.
1/29/19 2:47 PM : "Micro Op. Description" save
1/29/19 2:47 PM : "Micro Op. Description" finish browse.
1/29/19 2:47 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:47 PM : Load file "browstd32PO_mod.log".
1/29/19 2:47 PM : "HDL Generation" complete.
1/29/19 2:47 PM : "Micro Op. Description" start browse.
1/29/19 2:47 PM : "Micro Op. Description" re-edit.
1/29/19 2:47 PM : "Micro Op. Description" save
1/29/19 2:47 PM : "Micro Op. Description" complete.
1/29/19 2:47 PM : "Micro Op. Description" save
1/29/19 2:47 PM : "Micro Op. Description" finish browse.
1/29/19 2:47 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:47 PM : Load file "browstd32PO_mod.log".
1/29/19 2:47 PM : "HDL Generation" complete.
1/29/19 2:47 PM : "Micro Op. Description" start browse.
1/29/19 2:47 PM : "Micro Op. Description" re-edit.
1/29/19 2:51 PM : "Micro Op. Description" save
1/29/19 2:51 PM : "Micro Op. Description" complete.
1/29/19 2:51 PM : "Micro Op. Description" re-edit.
1/29/19 2:58 PM : "Micro Op. Description" save
1/29/19 2:58 PM : "Micro Op. Description" complete.
1/29/19 2:58 PM : "Micro Op. Description" save
1/29/19 2:58 PM : "Micro Op. Description" finish browse.
1/29/19 2:58 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:58 PM : Load file "browstd32PO_mod.log".
1/29/19 2:58 PM : "HDL Generation" complete.
1/29/19 2:59 PM : "Micro Op. Description" start browse.
1/29/19 2:59 PM : "Micro Op. Description" re-edit.
1/29/19 2:59 PM : "Micro Op. Description" save
1/29/19 2:59 PM : "Micro Op. Description" complete.
1/29/19 2:59 PM : "Micro Op. Description" save
1/29/19 2:59 PM : "Micro Op. Description" finish browse.
1/29/19 2:59 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 2:59 PM : Load file "browstd32PO_mod.log".
1/29/19 2:59 PM : "HDL Generation" complete.
1/29/19 2:59 PM : "Micro Op. Description" start browse.
1/29/19 2:59 PM : "Micro Op. Description" re-edit.
1/29/19 3:00 PM : "Micro Op. Description" save
1/29/19 3:00 PM : "Micro Op. Description" complete.
1/29/19 3:00 PM : "Micro Op. Description" save
1/29/19 3:00 PM : "Micro Op. Description" finish browse.
1/29/19 3:00 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:00 PM : Load file "browstd32PO_mod.log".
1/29/19 3:00 PM : "HDL Generation" complete.
1/29/19 3:00 PM : "Micro Op. Description" start browse.
1/29/19 3:00 PM : "Micro Op. Description" re-edit.
1/29/19 3:00 PM : "Micro Op. Description" save
1/29/19 3:00 PM : "Micro Op. Description" complete.
1/29/19 3:00 PM : "Micro Op. Description" save
1/29/19 3:00 PM : "Micro Op. Description" finish browse.
1/29/19 3:01 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:01 PM : Load file "browstd32PO_mod.log".
1/29/19 3:01 PM : "HDL Generation" complete.
1/29/19 3:01 PM : "Micro Op. Description" start browse.
1/29/19 3:01 PM : "Micro Op. Description" re-edit.
1/29/19 3:02 PM : "Micro Op. Description" save
1/29/19 3:02 PM : "Micro Op. Description" complete.
1/29/19 3:02 PM : "Micro Op. Description" save
1/29/19 3:02 PM : "Micro Op. Description" finish browse.
1/29/19 3:02 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:02 PM : Load file "browstd32PO_mod.log".
1/29/19 3:02 PM : "HDL Generation" complete.
1/29/19 3:02 PM : "Micro Op. Description" start browse.
1/29/19 3:02 PM : "Micro Op. Description" re-edit.
1/29/19 3:03 PM : "Micro Op. Description" save
1/29/19 3:03 PM : "Micro Op. Description" complete.
1/29/19 3:03 PM : "Micro Op. Description" save
1/29/19 3:03 PM : "Micro Op. Description" finish browse.
1/29/19 3:03 PM :  modelgen syn browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:03 PM : Load file "browstd32PO_mod.log".
1/29/19 3:03 PM : "HDL Generation" complete.
1/29/19 3:03 PM : "Micro Op. Description" start browse.
1/29/19 3:04 PM : "Micro Op. Description" re-edit.
1/29/19 3:04 PM : "Micro Op. Description" save
1/29/19 3:04 PM : "Micro Op. Description" complete.
1/29/19 3:04 PM : "Micro Op. Description" save
1/29/19 3:04 PM : "Micro Op. Description" finish browse.
1/29/19 3:04 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:04 PM : Load file "browstd32PO_mod.log".
1/29/19 3:04 PM : "HDL Generation" complete.
1/29/19 3:04 PM : "Micro Op. Description" start browse.
1/29/19 3:04 PM : "Micro Op. Description" re-edit.
1/29/19 3:04 PM : "Micro Op. Description" save
1/29/19 3:04 PM : "Micro Op. Description" complete.
1/29/19 3:04 PM : "Micro Op. Description" save
1/29/19 3:04 PM : "Micro Op. Description" finish browse.
1/29/19 3:05 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:05 PM : Load file "browstd32PO_mod.log".
1/29/19 3:05 PM : "HDL Generation" complete.
1/29/19 3:05 PM : "Micro Op. Description" start browse.
1/29/19 3:05 PM : "Micro Op. Description" re-edit.
1/29/19 3:05 PM : "Micro Op. Description" save
1/29/19 3:05 PM : "Micro Op. Description" complete.
1/29/19 3:05 PM : "Micro Op. Description" save
1/29/19 3:05 PM : "Micro Op. Description" finish browse.
1/29/19 3:05 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:05 PM : Load file "browstd32PO_mod.log".
1/29/19 3:05 PM : "HDL Generation" complete.
1/29/19 3:05 PM : "Micro Op. Description" start browse.
1/29/19 3:05 PM : "Micro Op. Description" re-edit.
1/29/19 3:06 PM : "Micro Op. Description" save
1/29/19 3:06 PM : "Micro Op. Description" complete.
1/29/19 3:06 PM : "Micro Op. Description" save
1/29/19 3:06 PM : "Micro Op. Description" finish browse.
1/29/19 3:06 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:06 PM : Load file "browstd32PO_mod.log".
1/29/19 3:06 PM : "HDL Generation" complete.
1/29/19 3:06 PM : "Micro Op. Description" start browse.
1/29/19 3:06 PM : "Micro Op. Description" re-edit.
1/29/19 3:08 PM : "Micro Op. Description" save
1/29/19 3:08 PM : "Micro Op. Description" complete.
1/29/19 3:08 PM : "Micro Op. Description" save
1/29/19 3:08 PM : "Micro Op. Description" finish browse.
1/29/19 3:08 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:08 PM : Load file "browstd32PO_mod.log".
1/29/19 3:08 PM : "HDL Generation" complete.
1/29/19 3:08 PM : "Micro Op. Description" start browse.
1/29/19 3:08 PM : "Micro Op. Description" re-edit.
1/29/19 3:08 PM : "Micro Op. Description" save
1/29/19 3:08 PM : "Micro Op. Description" complete.
1/29/19 3:08 PM : "Micro Op. Description" save
1/29/19 3:08 PM : "Micro Op. Description" finish browse.
1/29/19 3:09 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:09 PM : Load file "browstd32PO_mod.log".
1/29/19 3:09 PM : "HDL Generation" complete.
1/29/19 3:09 PM : "Micro Op. Description" start browse.
1/29/19 3:09 PM : "Micro Op. Description" re-edit.
1/29/19 3:11 PM : "Micro Op. Description" save
1/29/19 3:11 PM : "Micro Op. Description" complete.
1/29/19 3:11 PM : "Micro Op. Description" save
1/29/19 3:11 PM : "Micro Op. Description" finish browse.
1/29/19 3:11 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:11 PM : Load file "browstd32PO_mod.log".
1/29/19 3:11 PM : "HDL Generation" complete.
1/29/19 3:11 PM : "Micro Op. Description" start browse.
1/29/19 3:11 PM : "Micro Op. Description" re-edit.
1/29/19 3:23 PM : "Micro Op. Description" save
1/29/19 3:23 PM : "Micro Op. Description" complete.
1/29/19 3:23 PM : "Micro Op. Description" save
1/29/19 3:23 PM : "Micro Op. Description" finish browse.
1/29/19 3:23 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:23 PM : Load file "browstd32PO_mod.log".
1/29/19 3:23 PM : "HDL Generation" complete.
1/29/19 3:24 PM : "Micro Op. Description" start browse.
1/29/19 3:24 PM : "Micro Op. Description" re-edit.
1/29/19 3:24 PM : "Micro Op. Description" save
1/29/19 3:24 PM : "Micro Op. Description" complete.
1/29/19 3:24 PM : "Micro Op. Description" save
1/29/19 3:24 PM : "Micro Op. Description" finish browse.
1/29/19 3:24 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:24 PM : Load file "browstd32PO_mod.log".
1/29/19 3:24 PM : "HDL Generation" complete.
1/29/19 3:24 PM : "Micro Op. Description" start browse.
1/29/19 3:24 PM : "Micro Op. Description" re-edit.
1/29/19 3:27 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/29/19 3:27 PM : Query "parameter(register,synthesis)" finished as normally.
1/29/19 3:27 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/29/19 3:27 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/29/19 3:27 PM : Query "parameter(alu,synthesis)" finished as normally.
1/29/19 3:27 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/29/19 3:27 PM : Query "parameter(divider,synthesis)" finished as normally.
1/29/19 3:27 PM : Query "parameter(extender,synthesis)" finished as normally.
1/29/19 3:27 PM : Query "parameter(extender,synthesis)" finished as normally.
1/29/19 3:27 PM : Query "parameter(extender,synthesis)" finished as normally.
1/29/19 3:27 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/29/19 3:27 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/29/19 3:27 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/29/19 3:27 PM : Query "parameter(register,synthesis)" finished as normally.
1/29/19 3:27 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/29/19 3:27 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/29/19 3:27 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/29/19 3:27 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/29/19 3:27 PM : Query "parameter(extender,synthesis)" finished as normally.
1/29/19 3:27 PM : "Resource Declaration:READ ONLY" start browse.
1/29/19 3:27 PM : Query "function(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/29/19 3:27 PM : Query "portinfo(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/29/19 3:27 PM : Query "shape(area,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/29/19 3:27 PM : Query "timing(delay,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/29/19 3:27 PM : Query "power(power,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/29/19 3:32 PM : "Micro Op. Description with Macro Expansion" finish edit.
1/29/19 3:35 PM : "Resource Declaration:READ ONLY" finish browse.
1/29/19 3:37 PM : "Micro Op. Description" save
1/29/19 3:37 PM : "Micro Op. Description" complete.
1/29/19 3:37 PM : "Micro Op. Description" save
1/29/19 3:37 PM : "Micro Op. Description" finish browse.
1/29/19 3:37 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:37 PM : Load file "browstd32PO_mod.log".
1/29/19 3:37 PM : "HDL Generation" complete.
1/29/19 3:37 PM : "Micro Op. Description" start browse.
1/29/19 3:37 PM : "Micro Op. Description" re-edit.
1/29/19 3:37 PM : "Micro Op. Description" save
1/29/19 3:37 PM : "Micro Op. Description" complete.
1/29/19 3:37 PM : "Micro Op. Description" save
1/29/19 3:37 PM : "Micro Op. Description" finish browse.
1/29/19 3:38 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:38 PM : Load file "browstd32PO_mod.log".
1/29/19 3:38 PM : "HDL Generation" complete.
1/29/19 3:38 PM : "Micro Op. Description" start browse.
1/29/19 3:38 PM : "Micro Op. Description" re-edit.
1/29/19 3:38 PM : "Micro Op. Description" save
1/29/19 3:38 PM : "Micro Op. Description" complete.
1/29/19 3:38 PM : "Micro Op. Description" save
1/29/19 3:38 PM : "Micro Op. Description" finish browse.
1/29/19 3:39 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:39 PM : Load file "browstd32PO_mod.log".
1/29/19 3:39 PM : "HDL Generation" complete.
1/29/19 3:39 PM : "Micro Op. Description" start browse.
1/29/19 3:39 PM : "Micro Op. Description" re-edit.
1/29/19 3:48 PM : "Micro Op. Description" save
1/29/19 3:48 PM : "Micro Op. Description" complete.
1/29/19 3:48 PM : "Micro Op. Description" save
1/29/19 3:48 PM : "Micro Op. Description" finish browse.
1/29/19 3:48 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:48 PM : Load file "browstd32PO_mod.log".
1/29/19 3:48 PM : "HDL Generation" complete.
1/29/19 3:48 PM : "Micro Op. Description" start browse.
1/29/19 3:48 PM : "Micro Op. Description" re-edit.
1/29/19 3:48 PM : "Micro Op. Description" save
1/29/19 3:48 PM : "Micro Op. Description" complete.
1/29/19 3:48 PM : "Micro Op. Description" save
1/29/19 3:48 PM : "Micro Op. Description" finish browse.
1/29/19 3:49 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:49 PM : Load file "browstd32PO_mod.log".
1/29/19 3:49 PM : "HDL Generation" complete.
1/29/19 3:49 PM : "Micro Op. Description" start browse.
1/29/19 3:49 PM : "Micro Op. Description" re-edit.
1/29/19 3:50 PM : "Micro Op. Description" save
1/29/19 3:50 PM : "Micro Op. Description" complete.
1/29/19 3:50 PM : "Micro Op. Description" save
1/29/19 3:50 PM : "Micro Op. Description" finish browse.
1/29/19 3:50 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:50 PM : Load file "browstd32PO_mod.log".
1/29/19 3:50 PM : "HDL Generation" complete.
1/29/19 3:50 PM : "Micro Op. Description" start browse.
1/29/19 3:50 PM : "Micro Op. Description" re-edit.
1/29/19 3:51 PM : "Micro Op. Description" save
1/29/19 3:51 PM : "Micro Op. Description" complete.
1/29/19 3:51 PM : "Micro Op. Description" save
1/29/19 3:51 PM : "Micro Op. Description" finish browse.
1/29/19 3:51 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:51 PM : Load file "browstd32PO_mod.log".
1/29/19 3:51 PM : "HDL Generation" complete.
1/29/19 3:51 PM : "Micro Op. Description" start browse.
1/29/19 3:51 PM : "Micro Op. Description" re-edit.
1/29/19 3:52 PM : "Micro Op. Description" save
1/29/19 3:52 PM : "Micro Op. Description" complete.
1/29/19 3:52 PM : "Micro Op. Description" save
1/29/19 3:52 PM : "Micro Op. Description" finish browse.
1/29/19 3:52 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 3:52 PM : Load file "browstd32PO_mod.log".
1/29/19 3:52 PM : "HDL Generation" complete.
1/29/19 3:52 PM : "Micro Op. Description" start browse.
1/29/19 3:53 PM : "Micro Op. Description" re-edit.
1/29/19 4:03 PM : "Micro Op. Description" finish browse.
1/29/19 4:20 PM : "Micro Op. Description" save
1/29/19 4:20 PM : "Micro Op. Description" complete.
1/29/19 4:20 PM : "Micro Op. Description" finish browse.
1/29/19 4:21 PM : "Instruction Definition" start browse.
1/29/19 4:21 PM : "Instruction Definition" re-edit.
1/29/19 4:21 PM : "Instruction Definition" finish edit.
1/29/19 4:21 PM : "Instruction Definition" start edit.
1/29/19 4:21 PM : "Instruction Definition" save
1/29/19 4:21 PM : "Instruction Definition" complete.
1/29/19 4:21 PM : "Instruction Definition" finish browse.
1/29/19 4:21 PM :  archest browstd32PO.arc browstd32PO_arc.log finished as normally.
1/29/19 4:21 PM : Load file "browstd32PO_arc.log".
1/29/19 4:21 PM : "Arch. Level Estimation" complete.
1/29/19 4:21 PM :  asm_translator asmdev browstd32PO browstd32PO_asm.log finished as normally.
1/29/19 4:21 PM : Load file "browstd32PO_asm.log".
1/29/19 4:21 PM : "Assembler Generation" complete.
1/29/19 4:21 PM : "Micro Op. Description" start edit.
1/29/19 4:25 PM : "Micro Op. Description" save
1/29/19 4:25 PM : "Micro Op. Description" complete.
1/29/19 4:25 PM : "Micro Op. Description" save
1/29/19 4:25 PM : "Micro Op. Description" finish browse.
1/29/19 4:25 PM : "Instruction Definition" start browse.
1/29/19 4:25 PM : "Instruction Definition" re-edit.
1/29/19 4:25 PM : "Instruction Definition" save
1/29/19 4:25 PM : "Instruction Definition" finish edit.
1/29/19 4:25 PM : "Instruction Definition" start edit.
1/29/19 4:25 PM : "Instruction Definition" save
1/29/19 4:25 PM : "Instruction Definition" complete.
1/29/19 4:25 PM : "Instruction Definition" save
1/29/19 4:25 PM : "Instruction Definition" finish browse.
1/29/19 4:25 PM :  archest browstd32PO.arc browstd32PO_arc.log finished as normally.
1/29/19 4:25 PM : Load file "browstd32PO_arc.log".
1/29/19 4:25 PM : "Arch. Level Estimation" complete.
1/29/19 4:25 PM :  asm_translator asmdev browstd32PO browstd32PO_asm.log finished as normally.
1/29/19 4:25 PM : Load file "browstd32PO_asm.log".
1/29/19 4:25 PM : "Assembler Generation" complete.
1/29/19 4:25 PM : "Micro Op. Description" start edit.
1/29/19 4:50 PM : "Micro Op. Description" save
1/29/19 4:50 PM : "Micro Op. Description" complete.
1/29/19 4:50 PM : "Micro Op. Description" save
1/29/19 4:50 PM : "Micro Op. Description" finish browse.
1/29/19 4:50 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 4:50 PM : Load file "browstd32PO_mod.log".
1/29/19 4:50 PM : "HDL Generation" complete.
1/29/19 4:50 PM : "Micro Op. Description" start browse.
1/29/19 4:50 PM : "Micro Op. Description" re-edit.
1/29/19 4:51 PM : "Micro Op. Description" save
1/29/19 4:51 PM : "Micro Op. Description" complete.
1/29/19 4:51 PM : "Micro Op. Description" save
1/29/19 4:51 PM : "Micro Op. Description" finish browse.
1/29/19 4:52 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 4:52 PM : Load file "browstd32PO_mod.log".
1/29/19 4:52 PM : "HDL Generation" complete.
1/29/19 4:52 PM : "Micro Op. Description" start browse.
1/29/19 4:52 PM : "Micro Op. Description" re-edit.
1/29/19 4:55 PM : "Micro Op. Description" save
1/29/19 4:55 PM : "Micro Op. Description" save
1/29/19 4:55 PM : "Micro Op. Description" finish edit.
1/29/19 4:55 PM : "Micro Op. Description" start edit.
1/29/19 4:55 PM : "Micro Op. Description" save
1/29/19 4:55 PM : "Micro Op. Description" complete.
1/29/19 4:55 PM : "Micro Op. Description" save
1/29/19 4:55 PM : "Micro Op. Description" finish browse.
1/29/19 4:55 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 4:55 PM : Load file "browstd32PO_mod.log".
1/29/19 4:55 PM : "HDL Generation" complete.
1/29/19 4:55 PM : "Micro Op. Description" start browse.
1/29/19 4:55 PM : "Micro Op. Description" re-edit.
1/29/19 4:56 PM : "Micro Op. Description" save
1/29/19 4:56 PM : "Micro Op. Description" complete.
1/29/19 4:56 PM : "Micro Op. Description" save
1/29/19 4:56 PM : "Micro Op. Description" finish browse.
1/29/19 4:56 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 4:56 PM : Load file "browstd32PO_mod.log".
1/29/19 4:56 PM : "HDL Generation" complete.
1/29/19 4:57 PM : "Micro Op. Description" start browse.
1/29/19 4:57 PM : "Micro Op. Description" re-edit.
1/29/19 4:57 PM : "Micro Op. Description" save
1/29/19 4:57 PM : "Micro Op. Description" complete.
1/29/19 4:57 PM : "Micro Op. Description" save
1/29/19 4:57 PM : "Micro Op. Description" finish browse.
1/29/19 4:57 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 4:57 PM : Load file "browstd32PO_mod.log".
1/29/19 4:57 PM : "HDL Generation" complete.
1/29/19 4:57 PM : "Micro Op. Description" start browse.
1/29/19 4:57 PM : "Micro Op. Description" re-edit.
1/29/19 4:58 PM : "Micro Op. Description" save
1/29/19 4:58 PM : "Micro Op. Description" complete.
1/29/19 4:58 PM : "Micro Op. Description" save
1/29/19 4:58 PM : "Micro Op. Description" finish browse.
1/29/19 4:58 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 4:58 PM : Load file "browstd32PO_mod.log".
1/29/19 4:58 PM : "HDL Generation" complete.
1/29/19 4:58 PM : "Micro Op. Description" start browse.
1/29/19 4:58 PM : "Micro Op. Description" re-edit.
1/29/19 4:58 PM : "Micro Op. Description" save
1/29/19 4:58 PM : "Micro Op. Description" complete.
1/29/19 4:58 PM : "Micro Op. Description" save
1/29/19 4:58 PM : "Micro Op. Description" finish browse.
1/29/19 4:58 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 4:58 PM : Load file "browstd32PO_mod.log".
1/29/19 4:58 PM : "HDL Generation" complete.
1/29/19 4:58 PM : "Micro Op. Description" start browse.
1/29/19 4:58 PM : "Micro Op. Description" re-edit.
1/29/19 4:59 PM : "Micro Op. Description" save
1/29/19 4:59 PM : "Micro Op. Description" complete.
1/29/19 4:59 PM : "Micro Op. Description" save
1/29/19 4:59 PM : "Micro Op. Description" finish browse.
1/29/19 4:59 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 4:59 PM : Load file "browstd32PO_mod.log".
1/29/19 4:59 PM : "HDL Generation" complete.
1/29/19 4:59 PM : "Micro Op. Description" start browse.
1/29/19 4:59 PM : "Micro Op. Description" re-edit.
1/29/19 5:00 PM : "Micro Op. Description" save
1/29/19 5:00 PM : "Micro Op. Description" complete.
1/29/19 5:00 PM : "Micro Op. Description" save
1/29/19 5:00 PM : "Micro Op. Description" re-edit.
1/29/19 5:00 PM : "Micro Op. Description" save
1/29/19 5:00 PM : "Micro Op. Description" complete.
1/29/19 5:00 PM : "Micro Op. Description" save
1/29/19 5:00 PM : "Micro Op. Description" finish browse.
1/29/19 5:00 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/29/19 5:00 PM : Load file "browstd32PO_mod.log".
1/29/19 5:00 PM : "HDL Generation" complete.
1/29/19 5:01 PM : "Micro Op. Description" start browse.
1/29/19 5:01 PM : "Micro Op. Description" re-edit.
1/29/19 5:14 PM : "Micro Op. Description" save
1/29/19 5:14 PM : "Micro Op. Description" finish edit.
1/29/19 5:14 PM : Save file "browstd32PO.pdb".
1/29/19 5:14 PM : "Main menu" quit.
1/29/19 5:14 PM : "Main menu" quit.
1/30/19 11:42 AM : "Main menu" start.
1/30/19 11:42 AM : Load file "ASIPmeisterStd.ini".
1/30/19 11:42 AM : Load file "browstd32PO.pdb".
1/30/19 11:42 AM : "Main menu" quit.
1/30/19 11:42 AM : "Main menu" start.
1/30/19 11:42 AM : Load file "ASIPmeisterStd.ini".
1/30/19 11:42 AM : Load file "browstd32PO.pdb".
1/30/19 11:42 AM : "Micro Op. Description" start edit.
1/30/19 11:47 AM : "Micro Op. Description" save
1/30/19 11:47 AM : "Micro Op. Description" complete.
1/30/19 11:47 AM : "Micro Op. Description" save
1/30/19 11:47 AM : "Micro Op. Description" save
1/30/19 11:47 AM : "Micro Op. Description" finish browse.
1/30/19 11:47 AM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 11:47 AM : Load file "browstd32PO_mod.log".
1/30/19 11:47 AM : "HDL Generation" complete.
1/30/19 11:47 AM : "Micro Op. Description" start browse.
1/30/19 11:47 AM : "Micro Op. Description" re-edit.
1/30/19 11:48 AM : "Micro Op. Description" save
1/30/19 11:48 AM : "Micro Op. Description" complete.
1/30/19 11:48 AM : "Micro Op. Description" save
1/30/19 11:48 AM : "Micro Op. Description" finish browse.
1/30/19 11:48 AM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 11:48 AM : Load file "browstd32PO_mod.log".
1/30/19 11:48 AM : "HDL Generation" complete.
1/30/19 11:48 AM : "Micro Op. Description" start browse.
1/30/19 11:48 AM : "Micro Op. Description" re-edit.
1/30/19 11:52 AM : "Micro Op. Description with Macro Expansion" finish edit.
1/30/19 11:53 AM : "Micro Op. Description" save
1/30/19 11:53 AM : "Micro Op. Description" complete.
1/30/19 11:53 AM : "Micro Op. Description" save
1/30/19 11:53 AM : "Micro Op. Description" finish browse.
1/30/19 11:53 AM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 11:53 AM : Load file "browstd32PO_mod.log".
1/30/19 11:53 AM : "HDL Generation" complete.
1/30/19 11:54 AM : "Micro Op. Description" start browse.
1/30/19 11:54 AM : "Micro Op. Description" re-edit.
1/30/19 12:14 PM : "Micro Op. Description" save
1/30/19 12:14 PM : "Micro Op. Description" complete.
1/30/19 12:14 PM : "Micro Op. Description" save
1/30/19 12:14 PM : "Micro Op. Description" finish browse.
1/30/19 12:14 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 12:14 PM : Load file "browstd32PO_mod.log".
1/30/19 12:14 PM : "HDL Generation" complete.
1/30/19 12:14 PM : "Micro Op. Description" start browse.
1/30/19 12:14 PM : "Micro Op. Description" re-edit.
1/30/19 12:15 PM : "Micro Op. Description" save
1/30/19 12:15 PM : "Micro Op. Description" complete.
1/30/19 12:15 PM : "Micro Op. Description" save
1/30/19 12:15 PM : "Micro Op. Description" finish browse.
1/30/19 12:15 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 12:15 PM : Load file "browstd32PO_mod.log".
1/30/19 12:15 PM : "HDL Generation" complete.
1/30/19 12:15 PM : "Micro Op. Description" start browse.
1/30/19 12:15 PM : "Micro Op. Description" re-edit.
1/30/19 12:16 PM : "Micro Op. Description" save
1/30/19 12:16 PM : "Micro Op. Description" complete.
1/30/19 12:16 PM : "Micro Op. Description" save
1/30/19 12:16 PM : "Micro Op. Description" finish browse.
1/30/19 12:16 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 12:16 PM : Load file "browstd32PO_mod.log".
1/30/19 12:16 PM : "HDL Generation" complete.
1/30/19 12:16 PM : "Micro Op. Description" start browse.
1/30/19 12:16 PM : "Micro Op. Description" re-edit.
1/30/19 12:17 PM : "Micro Op. Description" save
1/30/19 12:17 PM : "Micro Op. Description" complete.
1/30/19 12:17 PM : "Micro Op. Description" save
1/30/19 12:17 PM : "Micro Op. Description" finish browse.
1/30/19 12:17 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 12:17 PM : Load file "browstd32PO_mod.log".
1/30/19 12:17 PM : "HDL Generation" complete.
1/30/19 12:17 PM : "C Definition" start edit.
1/30/19 12:17 PM : "C Definition" save
1/30/19 12:17 PM : "C Definition" complete.
1/30/19 12:17 PM : "C Definition" save
1/30/19 12:17 PM : "C Definition" finish browse.
1/30/19 12:18 PM : Load file "browstd32PO_com.log".
1/30/19 12:18 PM : "Compiler Generation" complete.
1/30/19 12:18 PM : Load file "browstd32PO_com.log".
1/30/19 12:18 PM : "Compiler Generation" complete.
1/30/19 12:33 PM : Load file "browstd32PO_com.log".
1/30/19 12:33 PM : "Compiler Generation" complete.
1/30/19 12:33 PM : "Micro Op. Description" start browse.
1/30/19 12:33 PM : "Micro Op. Description" finish browse.
1/30/19 12:33 PM : "Instruction Definition" complete.
1/30/19 12:33 PM : "Instruction Definition" start browse.
1/30/19 12:33 PM : "Instruction Definition" re-edit.
1/30/19 12:35 PM : "Instruction Definition" save
1/30/19 12:35 PM : "Instruction Definition" complete.
1/30/19 12:35 PM : "Instruction Definition" save
1/30/19 12:35 PM : "Instruction Definition" finish browse.
1/30/19 12:35 PM : "Micro Op. Description" start edit.
1/30/19 12:35 PM : "Micro Op. Description" save
1/30/19 12:35 PM : "Micro Op. Description" finish edit.
1/30/19 12:35 PM : "Micro Op. Description" start edit.
1/30/19 12:35 PM : "Micro Op. Description" save
1/30/19 12:35 PM : "Micro Op. Description" complete.
1/30/19 12:35 PM : "Micro Op. Description" save
1/30/19 12:35 PM : "Micro Op. Description" finish browse.
1/30/19 12:35 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 12:35 PM : Load file "browstd32PO_mod.log".
1/30/19 12:35 PM : "HDL Generation" complete.
1/30/19 12:35 PM : "Micro Op. Description" start browse.
1/30/19 12:35 PM : "Micro Op. Description" re-edit.
1/30/19 12:36 PM : "Micro Op. Description" save
1/30/19 12:36 PM : "Micro Op. Description" complete.
1/30/19 12:36 PM : "Micro Op. Description" save
1/30/19 12:36 PM : "Micro Op. Description" finish browse.
1/30/19 12:36 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 12:36 PM : Load file "browstd32PO_mod.log".
1/30/19 12:36 PM : "HDL Generation" complete.
1/30/19 12:36 PM : "Micro Op. Description" start browse.
1/30/19 12:36 PM : "Micro Op. Description" re-edit.
1/30/19 12:40 PM : "Micro Op. Description" save
1/30/19 12:40 PM : "Micro Op. Description" complete.
1/30/19 12:40 PM : "Micro Op. Description" save
1/30/19 12:40 PM : "Micro Op. Description" finish browse.
1/30/19 12:40 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 12:40 PM : Load file "browstd32PO_mod.log".
1/30/19 12:40 PM : "HDL Generation" complete.
1/30/19 12:40 PM : "Micro Op. Description" start browse.
1/30/19 12:40 PM : "Micro Op. Description" re-edit.
1/30/19 12:41 PM : "Micro Op. Description" save
1/30/19 12:41 PM : "Micro Op. Description" complete.
1/30/19 12:41 PM : "Micro Op. Description" save
1/30/19 12:41 PM : "Micro Op. Description" re-edit.
1/30/19 12:46 PM : "Micro Op. Description" save
1/30/19 12:46 PM : "Micro Op. Description" complete.
1/30/19 12:46 PM : "Micro Op. Description" save
1/30/19 12:46 PM : "Micro Op. Description" finish browse.
1/30/19 12:46 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 12:46 PM : Load file "browstd32PO_mod.log".
1/30/19 12:46 PM : "HDL Generation" complete.
1/30/19 12:46 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 12:46 PM : Load file "browstd32PO_mod.log".
1/30/19 12:46 PM : "HDL Generation" complete.
1/30/19 12:47 PM : "Micro Op. Description" start browse.
1/30/19 12:47 PM : "Micro Op. Description" re-edit.
1/30/19 12:51 PM : "Main menu" start.
1/30/19 12:51 PM : Load file "ASIPmeisterStd.ini".
1/30/19 12:51 PM : "Main menu" quit.
1/30/19 12:52 PM : "Main menu" start.
1/30/19 12:52 PM : Load file "ASIPmeisterStd.ini".
1/30/19 12:52 PM : Load file "browstd32AVG_S6.pdb".
1/30/19 12:52 PM : "Main menu" quit.
1/30/19 12:52 PM : "Main menu" start.
1/30/19 12:52 PM : Load file "ASIPmeisterStd.ini".
1/30/19 12:52 PM : Load file "browstd32AVG_S6.pdb".
1/30/19 12:52 PM : "Micro Op. Description" complete.
1/30/19 12:52 PM : "Micro Op. Description" start browse.
1/30/19 12:54 PM : "Micro Op. Description" save
1/30/19 12:54 PM : "Micro Op. Description" complete.
1/30/19 12:54 PM : "Micro Op. Description" save
1/30/19 12:54 PM : "Micro Op. Description" finish browse.
1/30/19 12:54 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 12:54 PM : Load file "browstd32PO_mod.log".
1/30/19 12:54 PM : "HDL Generation" complete.
1/30/19 12:55 PM : "Micro Op. Description" start browse.
1/30/19 12:55 PM : "Micro Op. Description" re-edit.
1/30/19 12:55 PM : "Micro Op. Description" save
1/30/19 12:55 PM : "Micro Op. Description" complete.
1/30/19 12:55 PM : "Micro Op. Description" save
1/30/19 12:55 PM : "Micro Op. Description" finish browse.
1/30/19 12:56 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 12:56 PM : Load file "browstd32PO_mod.log".
1/30/19 12:56 PM : "HDL Generation" complete.
1/30/19 12:57 PM : "Micro Op. Description" start browse.
1/30/19 12:57 PM : "Micro Op. Description" re-edit.
1/30/19 12:58 PM : "Micro Op. Description" save
1/30/19 12:58 PM : "Micro Op. Description" complete.
1/30/19 12:58 PM : "Micro Op. Description" save
1/30/19 12:58 PM : "Micro Op. Description" finish browse.
1/30/19 12:58 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 12:58 PM : Load file "browstd32PO_mod.log".
1/30/19 12:58 PM : "HDL Generation" complete.
1/30/19 12:58 PM : "Micro Op. Description" start browse.
1/30/19 12:58 PM : "Micro Op. Description" re-edit.
1/30/19 1:00 PM : "Micro Op. Description" save
1/30/19 1:00 PM : "Micro Op. Description" complete.
1/30/19 1:00 PM : "Micro Op. Description" save
1/30/19 1:00 PM : "Micro Op. Description" finish browse.
1/30/19 1:00 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 1:00 PM : Load file "browstd32PO_mod.log".
1/30/19 1:00 PM : "HDL Generation" complete.
1/30/19 1:00 PM : "Micro Op. Description" start browse.
1/30/19 1:00 PM : "Micro Op. Description" re-edit.
1/30/19 1:01 PM : "Micro Op. Description" save
1/30/19 1:01 PM : "Micro Op. Description" complete.
1/30/19 1:01 PM : "Micro Op. Description" re-edit.
1/30/19 1:01 PM : "Micro Op. Description" save
1/30/19 1:01 PM : "Micro Op. Description" complete.
1/30/19 1:01 PM : "Micro Op. Description" save
1/30/19 1:01 PM : "Micro Op. Description" finish browse.
1/30/19 1:01 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 1:01 PM : Load file "browstd32PO_mod.log".
1/30/19 1:01 PM : "HDL Generation" complete.
1/30/19 1:01 PM : "Micro Op. Description" start browse.
1/30/19 1:01 PM : "Micro Op. Description" re-edit.
1/30/19 1:01 PM : "Micro Op. Description" save
1/30/19 1:01 PM : "Micro Op. Description" complete.
1/30/19 1:01 PM : "Micro Op. Description" save
1/30/19 1:01 PM : "Micro Op. Description" finish browse.
1/30/19 1:02 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 1:02 PM : Load file "browstd32PO_mod.log".
1/30/19 1:02 PM : "HDL Generation" complete.
1/30/19 1:02 PM : "Micro Op. Description" start browse.
1/30/19 1:02 PM : "Micro Op. Description" re-edit.
1/30/19 1:02 PM : "Micro Op. Description" save
1/30/19 1:02 PM : "Micro Op. Description" complete.
1/30/19 1:02 PM : "Micro Op. Description" save
1/30/19 1:02 PM : "Micro Op. Description" finish browse.
1/30/19 1:03 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 1:03 PM : Load file "browstd32PO_mod.log".
1/30/19 1:03 PM : "HDL Generation" complete.
1/30/19 1:03 PM : "Micro Op. Description" start browse.
1/30/19 1:03 PM : "Micro Op. Description" re-edit.
1/30/19 1:05 PM : "Micro Op. Description" finish browse.
1/30/19 1:05 PM : "Main menu" quit.
1/30/19 1:05 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/30/19 1:05 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 1:05 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 1:05 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 1:05 PM : Query "parameter(alu,synthesis)" finished as normally.
1/30/19 1:05 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/30/19 1:05 PM : Query "parameter(divider,synthesis)" finished as normally.
1/30/19 1:05 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:05 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:05 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:05 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/30/19 1:05 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/30/19 1:05 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/30/19 1:05 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 1:05 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 1:05 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 1:05 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/30/19 1:05 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/30/19 1:05 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:05 PM : "Resource Declaration:READ ONLY" start browse.
1/30/19 1:05 PM : "Resource Declaration:READ ONLY" save
1/30/19 1:05 PM : Query "function(divider,synthesis,bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:05 PM : Query "portinfo(divider,synthesis,bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:05 PM : Query "shape(area,divider,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:05 PM : Query "timing(delay,divider,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:05 PM : Query "power(power,divider,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:05 PM : Query "function(mifu,synthesis,bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/30/19 1:05 PM : Query "portinfo(mifu,synthesis,bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/30/19 1:05 PM : Query "shape(area,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/30/19 1:05 PM : Query "timing(delay,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/30/19 1:05 PM : Query "power(power,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/30/19 1:05 PM : Query "search()" finished as normally.
1/30/19 1:05 PM : Query "search()" finished as normally.
1/30/19 1:05 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 1:05 PM : Query "function(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:05 PM : Query "portinfo(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:06 PM : Query "parameter(adder0,synthesis)" finished as normally.
1/30/19 1:06 PM : Query "function(adder0,synthesis,bit_width=1:algorithm=rca)" finished as normally.
1/30/19 1:06 PM : Query "portinfo(adder0,synthesis,bit_width=1:algorithm=rca)" finished as normally.
1/30/19 1:06 PM : Query "parameter(adder0,synthesis)" finished as normally.
1/30/19 1:06 PM : Query "function(adder0,synthesis,bit_width=1:algorithm=rca)" finished as normally.
1/30/19 1:06 PM : Query "portinfo(adder0,synthesis,bit_width=1:algorithm=rca)" finished as normally.
1/30/19 1:06 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/30/19 1:06 PM : Query "function(pcu,synthesis,bit_width=4:increment_step=1:adder_algorithm=default)" finished as normally.
1/30/19 1:06 PM : Query "portinfo(pcu,synthesis,bit_width=4:increment_step=1:adder_algorithm=default)" finished as normally.
1/30/19 1:06 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/30/19 1:06 PM : Query "function(browregfile,synthesis,bit_width=8:num_register=4:num_read_port=1:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 1:06 PM : Query "portinfo(browregfile,synthesis,bit_width=8:num_register=4:num_read_port=1:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 1:06 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/30/19 1:06 PM : Query "function(pcu,synthesis,bit_width=4:increment_step=1:adder_algorithm=default)" finished as normally.
1/30/19 1:06 PM : Query "portinfo(pcu,synthesis,bit_width=4:increment_step=1:adder_algorithm=default)" finished as normally.
1/30/19 1:06 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/30/19 1:06 PM : Query "function(pcu,synthesis,bit_width=4:increment_step=1:adder_algorithm=default)" finished as normally.
1/30/19 1:06 PM : Query "portinfo(pcu,synthesis,bit_width=4:increment_step=1:adder_algorithm=default)" finished as normally.
1/30/19 1:06 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/30/19 1:06 PM : Query "function(wire_in,synthesis,bit_width=1)" finished as normally.
1/30/19 1:06 PM : Query "portinfo(wire_in,synthesis,bit_width=1)" finished as normally.
1/30/19 1:06 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/30/19 1:06 PM : Query "function(wire_in,synthesis,bit_width=1)" finished as normally.
1/30/19 1:06 PM : Query "portinfo(wire_in,synthesis,bit_width=1)" finished as normally.
1/30/19 1:06 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 1:06 PM : Query "function(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:06 PM : Query "portinfo(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:06 PM : Query "parameter(adder0,synthesis)" finished as normally.
1/30/19 1:06 PM : Query "function(adder0,synthesis,bit_width=1:algorithm=rca)" finished as normally.
1/30/19 1:06 PM : Query "portinfo(adder0,synthesis,bit_width=1:algorithm=rca)" finished as normally.
1/30/19 1:07 PM : Query "function(adder0,synthesis,bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:07 PM : Query "portinfo(adder0,synthesis,bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:07 PM : Query "shape(area,adder0,synthesis,priority=area:bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:07 PM : Query "timing(delay,adder0,synthesis,priority=area:bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:07 PM : Query "power(power,adder0,synthesis,priority=area:bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:07 PM : Query "function(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:07 PM : Query "portinfo(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:07 PM : Query "shape(area,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:07 PM : Query "timing(delay,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:07 PM : Query "power(power,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:07 PM : Query "function(mifu,synthesis,bit_width=32:address_space=32:access_width=8:access_mode=multi_cycle:type=read_write)" finished as normally.
1/30/19 1:07 PM : Query "portinfo(mifu,synthesis,bit_width=32:address_space=32:access_width=8:access_mode=multi_cycle:type=read_write)" finished as normally.
1/30/19 1:07 PM : Query "shape(area,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=8:access_mode=multi_cycle:type=read_write)" finished as normally.
1/30/19 1:07 PM : Query "timing(delay,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=8:access_mode=multi_cycle:type=read_write)" finished as normally.
1/30/19 1:07 PM : Query "power(power,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=8:access_mode=multi_cycle:type=read_write)" finished as normally.
1/30/19 1:07 PM : Query "function(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:07 PM : Query "portinfo(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:07 PM : Query "shape(area,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:07 PM : Query "timing(delay,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:07 PM : Query "power(power,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:08 PM : Query "function(pcu,synthesis,bit_width=32:increment_step=4:adder_algorithm=default)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(pcu,synthesis,bit_width=32:increment_step=4:adder_algorithm=default)" finished as normally.
1/30/19 1:08 PM : Query "shape(area,pcu,synthesis,priority=area:bit_width=32:increment_step=4:adder_algorithm=default)" finished as normally.
1/30/19 1:08 PM : Query "timing(delay,pcu,synthesis,priority=area:bit_width=32:increment_step=4:adder_algorithm=default)" finished as normally.
1/30/19 1:08 PM : Query "power(power,pcu,synthesis,priority=area:bit_width=32:increment_step=4:adder_algorithm=default)" finished as normally.
1/30/19 1:08 PM : Query "function(register,synthesis,bit_width=32)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(register,synthesis,bit_width=32)" finished as normally.
1/30/19 1:08 PM : Query "shape(area,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/30/19 1:08 PM : Query "timing(delay,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/30/19 1:08 PM : Query "power(power,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/30/19 1:08 PM : Query "function(mifu,synthesis,bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(mifu,synthesis,bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/30/19 1:08 PM : Query "shape(area,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/30/19 1:08 PM : Query "timing(delay,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/30/19 1:08 PM : Query "power(power,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/30/19 1:08 PM : Query "function(mifu,synthesis,bit_width=32:address_space=32:access_width=8:access_mode=multi_cycle:type=read_write)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(mifu,synthesis,bit_width=32:address_space=32:access_width=8:access_mode=multi_cycle:type=read_write)" finished as normally.
1/30/19 1:08 PM : Query "shape(area,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=8:access_mode=multi_cycle:type=read_write)" finished as normally.
1/30/19 1:08 PM : Query "timing(delay,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=8:access_mode=multi_cycle:type=read_write)" finished as normally.
1/30/19 1:08 PM : Query "power(power,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=8:access_mode=multi_cycle:type=read_write)" finished as normally.
1/30/19 1:08 PM : Query "function(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:08 PM : Query "shape(area,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:08 PM : Query "timing(delay,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:08 PM : Query "power(power,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:08 PM : Query "function(multiplier,synthesis,bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(multiplier,synthesis,bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:08 PM : Query "shape(area,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:08 PM : Query "timing(delay,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:08 PM : Query "power(power,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:08 PM : Query "function(divider,synthesis,bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(divider,synthesis,bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:08 PM : Query "shape(area,divider,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:08 PM : Query "timing(delay,divider,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:08 PM : Query "power(power,divider,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:08 PM : Query "function(extender,synthesis,bit_width=8:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(extender,synthesis,bit_width=8:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "shape(area,extender,synthesis,priority=area:bit_width=8:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "timing(delay,extender,synthesis,priority=area:bit_width=8:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "power(power,extender,synthesis,priority=area:bit_width=8:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "function(extender,synthesis,bit_width=16:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(extender,synthesis,bit_width=16:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "shape(area,extender,synthesis,priority=area:bit_width=16:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "timing(delay,extender,synthesis,priority=area:bit_width=16:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "power(power,extender,synthesis,priority=area:bit_width=16:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "function(extender,synthesis,bit_width=26:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(extender,synthesis,bit_width=26:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "shape(area,extender,synthesis,priority=area:bit_width=26:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "timing(delay,extender,synthesis,priority=area:bit_width=26:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "power(power,extender,synthesis,priority=area:bit_width=26:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "function(shifter,synthesis,bit_width=32:amount=variable)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(shifter,synthesis,bit_width=32:amount=variable)" finished as normally.
1/30/19 1:08 PM : Query "shape(area,shifter,synthesis,priority=area:bit_width=32:amount=variable)" finished as normally.
1/30/19 1:08 PM : Query "timing(delay,shifter,synthesis,priority=area:bit_width=32:amount=variable)" finished as normally.
1/30/19 1:08 PM : Query "power(power,shifter,synthesis,priority=area:bit_width=32:amount=variable)" finished as normally.
1/30/19 1:08 PM : Query "function(wire_in,synthesis,bit_width=1)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(wire_in,synthesis,bit_width=1)" finished as normally.
1/30/19 1:08 PM : Query "shape(area,wire_in,synthesis,priority=area:bit_width=1)" finished as normally.
1/30/19 1:08 PM : Query "timing(delay,wire_in,synthesis,priority=area:bit_width=1)" finished as normally.
1/30/19 1:08 PM : Query "power(power,wire_in,synthesis,priority=area:bit_width=1)" finished as normally.
1/30/19 1:08 PM : Query "function(wire_out,synthesis,bit_width=1:default_output=fix_to_0)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(wire_out,synthesis,bit_width=1:default_output=fix_to_0)" finished as normally.
1/30/19 1:08 PM : Query "shape(area,wire_out,synthesis,priority=area:bit_width=1:default_output=fix_to_0)" finished as normally.
1/30/19 1:08 PM : Query "timing(delay,wire_out,synthesis,priority=area:bit_width=1:default_output=fix_to_0)" finished as normally.
1/30/19 1:08 PM : Query "power(power,wire_out,synthesis,priority=area:bit_width=1:default_output=fix_to_0)" finished as normally.
1/30/19 1:08 PM : Query "function(register,synthesis,bit_width=32)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(register,synthesis,bit_width=32)" finished as normally.
1/30/19 1:08 PM : Query "shape(area,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/30/19 1:08 PM : Query "timing(delay,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/30/19 1:08 PM : Query "power(power,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/30/19 1:08 PM : Query "function(fwu,synthesis,bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(fwu,synthesis,bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 1:08 PM : Query "shape(area,fwu,synthesis,priority=area:bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 1:08 PM : Query "timing(delay,fwu,synthesis,priority=area:bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 1:08 PM : Query "power(power,fwu,synthesis,priority=area:bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 1:08 PM : Query "function(fwu,synthesis,bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(fwu,synthesis,bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 1:08 PM : Query "shape(area,fwu,synthesis,priority=area:bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 1:08 PM : Query "timing(delay,fwu,synthesis,priority=area:bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 1:08 PM : Query "power(power,fwu,synthesis,priority=area:bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 1:08 PM : Query "function(dummy_register,synthesis,bit_width=32)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(dummy_register,synthesis,bit_width=32)" finished as normally.
1/30/19 1:08 PM : Query "shape(area,dummy_register,synthesis,priority=area:bit_width=32)" finished as normally.
1/30/19 1:08 PM : Query "timing(delay,dummy_register,synthesis,priority=area:bit_width=32)" finished as normally.
1/30/19 1:08 PM : Query "power(power,dummy_register,synthesis,priority=area:bit_width=32)" finished as normally.
1/30/19 1:08 PM : Query "function(browregfile,synthesis,bit_width=32:num_register=32:num_read_port=2:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(browregfile,synthesis,bit_width=32:num_register=32:num_read_port=2:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 1:08 PM : Query "shape(area,browregfile,synthesis,priority=area:bit_width=32:num_register=32:num_read_port=2:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 1:08 PM : Query "timing(delay,browregfile,synthesis,priority=area:bit_width=32:num_register=32:num_read_port=2:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 1:08 PM : Query "power(power,browregfile,synthesis,priority=area:bit_width=32:num_register=32:num_read_port=2:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 1:08 PM : Query "function(extender,synthesis,bit_width=16:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(extender,synthesis,bit_width=16:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "shape(area,extender,synthesis,priority=area:bit_width=16:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "timing(delay,extender,synthesis,priority=area:bit_width=16:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "power(power,extender,synthesis,priority=area:bit_width=16:bit_width_out=32)" finished as normally.
1/30/19 1:08 PM : Query "search()" finished as normally.
1/30/19 1:08 PM : Query "search()" finished as normally.
1/30/19 1:08 PM : Query "parameter(adder0,synthesis)" finished as normally.
1/30/19 1:08 PM : Query "function(adder0,synthesis,bit_width=1:algorithm=rca)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(adder0,synthesis,bit_width=1:algorithm=rca)" finished as normally.
1/30/19 1:08 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 1:08 PM : Query "function(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:08 PM : Query "parameter(adder0,synthesis)" finished as normally.
1/30/19 1:08 PM : Query "function(adder0,synthesis,bit_width=1:algorithm=rca)" finished as normally.
1/30/19 1:08 PM : Query "portinfo(adder0,synthesis,bit_width=1:algorithm=rca)" finished as normally.
1/30/19 1:09 PM : Query "function(adder0,synthesis,bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:09 PM : Query "portinfo(adder0,synthesis,bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:09 PM : Query "shape(area,adder0,synthesis,priority=area:bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:09 PM : Query "timing(delay,adder0,synthesis,priority=area:bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:09 PM : Query "power(power,adder0,synthesis,priority=area:bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:09 PM : Query "function(adder0,synthesis,bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:09 PM : Query "portinfo(adder0,synthesis,bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:09 PM : Query "shape(area,adder0,synthesis,priority=area:bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:09 PM : Query "timing(delay,adder0,synthesis,priority=area:bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:09 PM : Query "power(power,adder0,synthesis,priority=area:bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:09 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 1:09 PM : Query "function(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:09 PM : Query "portinfo(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:09 PM : "Resource Declaration:READ ONLY" finish browse.
1/30/19 1:09 PM : "Design Goal & Arch. Design:READ ONLY" complete.
1/30/19 1:09 PM : "" start edit.
1/30/19 1:09 PM : "" save
1/30/19 1:09 PM : "" re-edit.
1/30/19 1:09 PM : "" finish edit.
1/30/19 1:09 PM : "Design Goal & Arch. Design:READ ONLY" start browse.
1/30/19 1:09 PM : "Design Goal & Arch. Design:READ ONLY" finish browse.
1/30/19 1:09 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/30/19 1:09 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 1:09 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 1:09 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 1:09 PM : Query "parameter(alu,synthesis)" finished as normally.
1/30/19 1:09 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/30/19 1:09 PM : Query "parameter(divider,synthesis)" finished as normally.
1/30/19 1:09 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:09 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:09 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:09 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/30/19 1:09 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/30/19 1:09 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/30/19 1:09 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 1:09 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 1:09 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 1:09 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/30/19 1:09 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/30/19 1:09 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:09 PM : "Resource Declaration:READ ONLY" start browse.
1/30/19 1:09 PM : Query "function(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:09 PM : Query "portinfo(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:09 PM : Query "shape(area,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:09 PM : Query "timing(delay,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:09 PM : Query "power(power,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:10 PM : "Resource Declaration:READ ONLY" finish browse.
1/30/19 1:17 PM : "Main menu" start.
1/30/19 1:17 PM : Load file "ASIPmeisterStd.ini".
1/30/19 1:17 PM : Load file "browstd32PO.pdb".
1/30/19 1:17 PM : "Design Goal & Arch. Design" complete.
1/30/19 1:17 PM : "" start edit.
1/30/19 1:17 PM : "" save
1/30/19 1:17 PM : "" re-edit.
1/30/19 1:17 PM : "" finish edit.
1/30/19 1:17 PM : "Design Goal & Arch. Design" start browse.
1/30/19 1:17 PM : "Design Goal & Arch. Design" finish browse.
1/30/19 1:17 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/30/19 1:17 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 1:17 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 1:17 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 1:17 PM : Query "parameter(alu,synthesis)" finished as normally.
1/30/19 1:17 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/30/19 1:17 PM : Query "parameter(divider,synthesis)" finished as normally.
1/30/19 1:17 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:17 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:17 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:17 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/30/19 1:17 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/30/19 1:17 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/30/19 1:18 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 1:18 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 1:18 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 1:18 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/30/19 1:18 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/30/19 1:18 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:18 PM : "Resource Declaration" start browse.
1/30/19 1:18 PM : Query "function(multiplier,synthesis,bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:18 PM : Query "portinfo(multiplier,synthesis,bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:18 PM : Query "shape(area,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:18 PM : Query "timing(delay,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:18 PM : Query "power(power,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
1/30/19 1:18 PM : Query "function(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:18 PM : Query "portinfo(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:18 PM : Query "shape(area,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:18 PM : Query "timing(delay,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:18 PM : Query "power(power,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:18 PM : Query "search()" finished as normally.
1/30/19 1:18 PM : Query "search()" finished as normally.
1/30/19 1:18 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 1:18 PM : Query "function(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:18 PM : Query "portinfo(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:18 PM : Query "parameter(adder0,synthesis)" finished as normally.
1/30/19 1:18 PM : Query "function(adder0,synthesis,bit_width=1:algorithm=rca)" finished as normally.
1/30/19 1:18 PM : Query "portinfo(adder0,synthesis,bit_width=1:algorithm=rca)" finished as normally.
1/30/19 1:18 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 1:18 PM : Query "function(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:18 PM : Query "portinfo(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:18 PM : Query "parameter(adder0,synthesis)" finished as normally.
1/30/19 1:18 PM : Query "function(adder0,synthesis,bit_width=1:algorithm=rca)" finished as normally.
1/30/19 1:18 PM : Query "portinfo(adder0,synthesis,bit_width=1:algorithm=rca)" finished as normally.
1/30/19 1:18 PM : Query "function(adder0,synthesis,bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:18 PM : Query "portinfo(adder0,synthesis,bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:18 PM : Query "shape(area,adder0,synthesis,priority=area:bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:18 PM : Query "timing(delay,adder0,synthesis,priority=area:bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:18 PM : Query "power(power,adder0,synthesis,priority=area:bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:19 PM : "Resource Declaration" re-edit.
1/30/19 1:19 PM : Query "function(adder0,synthesis,bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:19 PM : Query "portinfo(adder0,synthesis,bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:19 PM : Query "shape(area,adder0,synthesis,priority=area:bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:19 PM : Query "timing(delay,adder0,synthesis,priority=area:bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:19 PM : Query "power(power,adder0,synthesis,priority=area:bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:19 PM : Query "parameter(adder0,synthesis)" finished as normally.
1/30/19 1:19 PM : Query "parameter(adder0,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(adder0,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(adder0,synthesis)" finished as normally.
1/30/19 1:20 PM : "Resource Declaration" save
1/30/19 1:20 PM : "Resource Declaration" complete.
1/30/19 1:20 PM : "Resource Declaration" save
1/30/19 1:20 PM : "Resource Declaration" finish browse.
1/30/19 1:20 PM : "Storage Spec" start edit.
1/30/19 1:20 PM : "Storage Spec" save
1/30/19 1:20 PM : "Storage Spec" complete.
1/30/19 1:20 PM : "Storage Spec" save
1/30/19 1:20 PM : "Storage Spec" finish browse.
1/30/19 1:20 PM : "Instruction Definition" start edit.
1/30/19 1:20 PM : "Instruction Definition" save
1/30/19 1:20 PM : "Instruction Definition" complete.
1/30/19 1:20 PM : "Instruction Definition" save
1/30/19 1:20 PM : "Instruction Definition" finish browse.
1/30/19 1:20 PM : "Micro Op. Description" start edit.
1/30/19 1:20 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(alu,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(divider,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(adder0,synthesis)" finished as normally.
1/30/19 1:20 PM : Query "parameter(adder0,synthesis)" finished as normally.
1/30/19 1:20 PM : "Resource Declaration:READ ONLY" start browse.
1/30/19 1:20 PM : Query "function(adder0,synthesis,bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:20 PM : Query "portinfo(adder0,synthesis,bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:20 PM : Query "shape(area,adder0,synthesis,priority=area:bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:20 PM : Query "timing(delay,adder0,synthesis,priority=area:bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:20 PM : Query "power(power,adder0,synthesis,priority=area:bit_width=32:algorithm=rca)" finished as normally.
1/30/19 1:26 PM : "Resource Declaration:READ ONLY" finish browse.
1/30/19 1:26 PM : "Micro Op. Description" save
1/30/19 1:26 PM : "Micro Op. Description" complete.
1/30/19 1:26 PM : "Micro Op. Description" save
1/30/19 1:26 PM : "Micro Op. Description" finish browse.
1/30/19 1:26 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 1:26 PM : Load file "browstd32PO_mod.log".
1/30/19 1:26 PM : "HDL Generation" complete.
1/30/19 1:26 PM : "Micro Op. Description" start browse.
1/30/19 1:28 PM : "Micro Op. Description" finish browse.
1/30/19 1:28 PM : Save file "browstd32PO.pdb".
1/30/19 1:28 PM : "Main menu" quit.
1/30/19 1:28 PM : "Main menu" start.
1/30/19 1:28 PM : Load file "ASIPmeisterStd.ini".
1/30/19 1:28 PM : Load file "browstd32PO.pdb".
1/30/19 1:28 PM : "Micro Op. Description" complete.
1/30/19 1:28 PM : "Micro Op. Description" start browse.
1/30/19 1:28 PM : "Micro Op. Description" finish browse.
1/30/19 1:28 PM : "Main menu" quit.
1/30/19 1:28 PM : "Main menu" start.
1/30/19 1:28 PM : Load file "ASIPmeisterStd.ini".
1/30/19 1:30 PM : "Main menu" start.
1/30/19 1:30 PM : Load file "ASIPmeisterStd.ini".
1/30/19 1:30 PM : Load file "browstd32PO.pdb".
1/30/19 1:30 PM : "Micro Op. Description" complete.
1/30/19 1:30 PM : "Micro Op. Description" start browse.
1/30/19 1:30 PM : "Micro Op. Description" re-edit.
1/30/19 1:40 PM : "Micro Op. Description" save
1/30/19 1:40 PM : Save file "browstd32PO.pdb".
1/30/19 1:40 PM : "Micro Op. Description" finish edit.
1/30/19 1:40 PM : "Main menu" quit.
1/30/19 1:40 PM : "Micro Op. Description" save
1/30/19 1:40 PM : Save file "browstd32PO.pdb".
1/30/19 1:40 PM : "Micro Op. Description" save
1/30/19 1:40 PM : Save file "browstd32PO.pdb".
1/30/19 1:40 PM : "Micro Op. Description" save
1/30/19 1:40 PM : "Micro Op. Description" complete.
1/30/19 1:40 PM : "Micro Op. Description" save
1/30/19 1:40 PM : "Micro Op. Description" finish browse.
1/30/19 1:40 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 1:40 PM : Load file "browstd32PO_mod.log".
1/30/19 1:40 PM : "HDL Generation" complete.
1/30/19 1:40 PM : "Micro Op. Description" start browse.
1/30/19 1:41 PM : "Micro Op. Description" re-edit.
1/30/19 1:42 PM : "Micro Op. Description" save
1/30/19 1:42 PM : "Micro Op. Description" save
1/30/19 1:42 PM : "Micro Op. Description" complete.
1/30/19 1:42 PM : "Micro Op. Description" save
1/30/19 1:42 PM : "Micro Op. Description" finish browse.
1/30/19 1:42 PM : Save file "browstd32PO.pdb".
1/30/19 1:42 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "parameter(alu,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "parameter(divider,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:42 PM : "Resource Declaration" start browse.
1/30/19 1:42 PM : "Resource Declaration" re-edit.
1/30/19 1:42 PM : Query "search()" finished as normally.
1/30/19 1:42 PM : Query "search()" finished as normally.
1/30/19 1:42 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "function(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:42 PM : Query "portinfo(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:42 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 1:42 PM : Query "function(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:42 PM : Query "portinfo(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:42 PM : Query "parameter(adder0,synthesis)" finished as normally.
1/30/19 1:43 PM : Query "function(adder0,synthesis,bit_width=1:algorithm=rca)" finished as normally.
1/30/19 1:43 PM : Query "portinfo(adder0,synthesis,bit_width=1:algorithm=rca)" finished as normally.
1/30/19 1:43 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 1:43 PM : Query "function(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:43 PM : Query "portinfo(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:43 PM : Query "parameter(adder0,synthesis)" finished as normally.
1/30/19 1:43 PM : Query "function(adder0,synthesis,bit_width=1:algorithm=rca)" finished as normally.
1/30/19 1:43 PM : Query "portinfo(adder0,synthesis,bit_width=1:algorithm=rca)" finished as normally.
1/30/19 1:43 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 1:43 PM : Query "function(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:43 PM : Query "portinfo(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 1:43 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 1:43 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 1:43 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 1:43 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 1:43 PM : Query "function(register,synthesis,bit_width=32)" finished as normally.
1/30/19 1:43 PM : Query "portinfo(register,synthesis,bit_width=32)" finished as normally.
1/30/19 1:43 PM : Query "shape(area,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/30/19 1:43 PM : Query "timing(delay,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/30/19 1:43 PM : Query "power(power,register,synthesis,priority=area:bit_width=32)" finished as normally.
1/30/19 1:43 PM : "Resource Declaration" save
1/30/19 1:43 PM : "Resource Declaration" complete.
1/30/19 1:43 PM : "Resource Declaration" save
1/30/19 1:43 PM : "Resource Declaration" finish browse.
1/30/19 1:43 PM : "Storage Spec" start edit.
1/30/19 1:43 PM : "Storage Spec" save
1/30/19 1:43 PM : "Storage Spec" complete.
1/30/19 1:43 PM : "Storage Spec" save
1/30/19 1:43 PM : "Storage Spec" finish browse.
1/30/19 1:43 PM : "Instruction Definition" start edit.
1/30/19 1:43 PM : "Instruction Definition" save
1/30/19 1:43 PM : "Instruction Definition" complete.
1/30/19 1:43 PM : "Instruction Definition" save
1/30/19 1:43 PM : "Instruction Definition" finish browse.
1/30/19 1:43 PM : "Micro Op. Description" start edit.
1/30/19 1:43 PM : "Micro Op. Description" save
1/30/19 1:43 PM : "Micro Op. Description" complete.
1/30/19 1:43 PM : "Micro Op. Description" save
1/30/19 1:43 PM : "Micro Op. Description" finish browse.
1/30/19 1:44 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 1:44 PM : Load file "browstd32PO_mod.log".
1/30/19 1:44 PM : "HDL Generation" complete.
1/30/19 1:44 PM : "Micro Op. Description" start browse.
1/30/19 1:44 PM : "Micro Op. Description" finish browse.
1/30/19 1:44 PM : Save file "browstd32PO.pdb".
1/30/19 1:44 PM : "Micro Op. Description" start browse.
1/30/19 1:44 PM : "Micro Op. Description" re-edit.
1/30/19 1:44 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(alu,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(divider,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 1:44 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 1:44 PM : "Resource Declaration:READ ONLY" start browse.
1/30/19 1:44 PM : Query "function(adder,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:44 PM : Query "portinfo(adder,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:44 PM : Query "shape(area,adder,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:44 PM : Query "timing(delay,adder,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:44 PM : Query "power(power,adder,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 1:46 PM : "Micro Op. Description" save
1/30/19 1:46 PM : "Micro Op. Description" complete.
1/30/19 1:46 PM : "Micro Op. Description" save
1/30/19 1:46 PM : "Micro Op. Description" finish browse.
1/30/19 1:46 PM : "Resource Declaration:READ ONLY" finish browse.
1/30/19 1:46 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 1:46 PM : Load file "browstd32PO_mod.log".
1/30/19 1:46 PM : "HDL Generation" complete.
1/30/19 1:46 PM : "Micro Op. Description" start browse.
1/30/19 1:47 PM : "Micro Op. Description" re-edit.
1/30/19 1:47 PM : "Micro Op. Description" save
1/30/19 1:47 PM : "Micro Op. Description" complete.
1/30/19 1:47 PM : "Micro Op. Description" save
1/30/19 1:47 PM : "Micro Op. Description" re-edit.
1/30/19 1:52 PM : "Micro Op. Description" save
1/30/19 1:52 PM : "Micro Op. Description" complete.
1/30/19 1:52 PM : "Micro Op. Description" save
1/30/19 1:52 PM : "Micro Op. Description" finish browse.
1/30/19 1:53 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 1:53 PM : Load file "browstd32PO_mod.log".
1/30/19 1:53 PM : "HDL Generation" complete.
1/30/19 1:53 PM : "Micro Op. Description" start browse.
1/30/19 1:53 PM : "Micro Op. Description" re-edit.
1/30/19 1:53 PM : "Micro Op. Description" save
1/30/19 1:53 PM : "Micro Op. Description" save
1/30/19 1:53 PM : "Micro Op. Description" complete.
1/30/19 1:53 PM : "Micro Op. Description" save
1/30/19 1:53 PM : "Micro Op. Description" finish browse.
1/30/19 1:53 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 1:53 PM : Load file "browstd32PO_mod.log".
1/30/19 1:53 PM : "HDL Generation" complete.
1/30/19 1:53 PM : "Micro Op. Description" start browse.
1/30/19 1:54 PM : "Micro Op. Description" re-edit.
1/30/19 1:54 PM : "Micro Op. Description" save
1/30/19 1:54 PM : "Micro Op. Description" complete.
1/30/19 1:54 PM : "Micro Op. Description" save
1/30/19 1:54 PM : "Micro Op. Description" finish browse.
1/30/19 1:54 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 1:54 PM : Load file "browstd32PO_mod.log".
1/30/19 1:54 PM : "HDL Generation" complete.
1/30/19 1:54 PM : "Micro Op. Description" start browse.
1/30/19 1:54 PM : "Micro Op. Description" re-edit.
1/30/19 1:55 PM : "Micro Op. Description" save
1/30/19 1:55 PM : "Micro Op. Description" complete.
1/30/19 1:55 PM : "Micro Op. Description" re-edit.
1/30/19 1:56 PM : "Micro Op. Description" save
1/30/19 1:56 PM : "Micro Op. Description" complete.
1/30/19 1:56 PM : "Micro Op. Description" save
1/30/19 1:56 PM : "Micro Op. Description" finish browse.
1/30/19 1:56 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 1:56 PM : Load file "browstd32PO_mod.log".
1/30/19 1:56 PM : "HDL Generation" complete.
1/30/19 1:56 PM : "Micro Op. Description" start browse.
1/30/19 1:56 PM : "Micro Op. Description" re-edit.
1/30/19 1:57 PM : "Micro Op. Description" save
1/30/19 1:57 PM : "Micro Op. Description" complete.
1/30/19 1:57 PM : "Micro Op. Description" save
1/30/19 1:57 PM : "Micro Op. Description" finish browse.
1/30/19 1:58 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 1:58 PM : Load file "browstd32PO_mod.log".
1/30/19 1:58 PM : "HDL Generation" complete.
1/30/19 1:58 PM : "Micro Op. Description" start browse.
1/30/19 1:58 PM : "Micro Op. Description" re-edit.
1/30/19 2:09 PM : "Micro Op. Description" save
1/30/19 2:09 PM : "Micro Op. Description" complete.
1/30/19 2:09 PM : "Micro Op. Description" save
1/30/19 2:09 PM : "Micro Op. Description" finish browse.
1/30/19 2:09 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:09 PM : Load file "browstd32PO_mod.log".
1/30/19 2:09 PM : "HDL Generation" complete.
1/30/19 2:09 PM : "Micro Op. Description" start browse.
1/30/19 2:09 PM : "Micro Op. Description" re-edit.
1/30/19 2:10 PM : "Micro Op. Description" save
1/30/19 2:10 PM : "Micro Op. Description" complete.
1/30/19 2:10 PM : "Micro Op. Description" save
1/30/19 2:10 PM : "Micro Op. Description" finish browse.
1/30/19 2:10 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:10 PM : Load file "browstd32PO_mod.log".
1/30/19 2:10 PM : "HDL Generation" complete.
1/30/19 2:10 PM : "Micro Op. Description" start browse.
1/30/19 2:10 PM : "Micro Op. Description" re-edit.
1/30/19 2:11 PM : "Micro Op. Description" save
1/30/19 2:11 PM : "Micro Op. Description" complete.
1/30/19 2:11 PM : "Micro Op. Description" save
1/30/19 2:11 PM : "Micro Op. Description" finish browse.
1/30/19 2:11 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:11 PM : Load file "browstd32PO_mod.log".
1/30/19 2:11 PM : "HDL Generation" complete.
1/30/19 2:11 PM : "Micro Op. Description" start browse.
1/30/19 2:12 PM : "Micro Op. Description" re-edit.
1/30/19 2:12 PM : "Micro Op. Description" save
1/30/19 2:12 PM : "Micro Op. Description" complete.
1/30/19 2:12 PM : "Micro Op. Description" save
1/30/19 2:12 PM : "Micro Op. Description" finish browse.
1/30/19 2:12 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:12 PM : Load file "browstd32PO_mod.log".
1/30/19 2:12 PM : "HDL Generation" complete.
1/30/19 2:12 PM : "Micro Op. Description" start browse.
1/30/19 2:12 PM : "Micro Op. Description" re-edit.
1/30/19 2:13 PM : "Micro Op. Description" save
1/30/19 2:13 PM : "Micro Op. Description" complete.
1/30/19 2:13 PM : "Micro Op. Description" save
1/30/19 2:13 PM : "Micro Op. Description" finish browse.
1/30/19 2:13 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:13 PM : Load file "browstd32PO_mod.log".
1/30/19 2:13 PM : "HDL Generation" complete.
1/30/19 2:13 PM : "Micro Op. Description" start browse.
1/30/19 2:13 PM : "Micro Op. Description" re-edit.
1/30/19 2:14 PM : "Micro Op. Description" save
1/30/19 2:14 PM : "Micro Op. Description" complete.
1/30/19 2:14 PM : "Micro Op. Description" save
1/30/19 2:14 PM : "Micro Op. Description" finish browse.
1/30/19 2:14 PM : "Micro Op. Description" start browse.
1/30/19 2:14 PM : "Micro Op. Description" finish browse.
1/30/19 2:14 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:14 PM : Load file "browstd32PO_mod.log".
1/30/19 2:14 PM : "HDL Generation" complete.
1/30/19 2:14 PM : "Micro Op. Description" start browse.
1/30/19 2:14 PM : "Micro Op. Description" re-edit.
1/30/19 2:14 PM : "Micro Op. Description" save
1/30/19 2:14 PM : "Micro Op. Description" complete.
1/30/19 2:14 PM : "Micro Op. Description" save
1/30/19 2:14 PM : "Micro Op. Description" finish browse.
1/30/19 2:15 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:15 PM : Load file "browstd32PO_mod.log".
1/30/19 2:15 PM : "HDL Generation" complete.
1/30/19 2:15 PM : "Micro Op. Description" start browse.
1/30/19 2:15 PM : "Micro Op. Description" re-edit.
1/30/19 2:15 PM : "Micro Op. Description" save
1/30/19 2:15 PM : "Micro Op. Description" complete.
1/30/19 2:15 PM : "Micro Op. Description" save
1/30/19 2:15 PM : "Micro Op. Description" finish browse.
1/30/19 2:16 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:16 PM : Load file "browstd32PO_mod.log".
1/30/19 2:16 PM : "HDL Generation" complete.
1/30/19 2:16 PM : "Micro Op. Description" start browse.
1/30/19 2:16 PM : "Micro Op. Description" re-edit.
1/30/19 2:16 PM : "Micro Op. Description" save
1/30/19 2:16 PM : "Micro Op. Description" complete.
1/30/19 2:16 PM : "Micro Op. Description" save
1/30/19 2:16 PM : "Micro Op. Description" finish browse.
1/30/19 2:16 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:16 PM : Load file "browstd32PO_mod.log".
1/30/19 2:16 PM : "HDL Generation" complete.
1/30/19 2:17 PM : "Micro Op. Description" start browse.
1/30/19 2:17 PM : "Micro Op. Description" re-edit.
1/30/19 2:18 PM : "Micro Op. Description" save
1/30/19 2:18 PM : "Micro Op. Description" complete.
1/30/19 2:18 PM : "Micro Op. Description" save
1/30/19 2:18 PM : "Micro Op. Description" finish browse.
1/30/19 2:18 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:18 PM : Load file "browstd32PO_mod.log".
1/30/19 2:18 PM : "HDL Generation" complete.
1/30/19 2:18 PM : "Micro Op. Description" start browse.
1/30/19 2:18 PM : "Micro Op. Description" re-edit.
1/30/19 2:19 PM : "Micro Op. Description" save
1/30/19 2:19 PM : "Micro Op. Description" complete.
1/30/19 2:19 PM : "Micro Op. Description" save
1/30/19 2:19 PM : "Micro Op. Description" finish browse.
1/30/19 2:19 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:19 PM : Load file "browstd32PO_mod.log".
1/30/19 2:19 PM : "HDL Generation" complete.
1/30/19 2:19 PM : "Micro Op. Description" start browse.
1/30/19 2:19 PM : "Micro Op. Description" re-edit.
1/30/19 2:21 PM : "Micro Op. Description" save
1/30/19 2:21 PM : "Micro Op. Description" complete.
1/30/19 2:21 PM : "Micro Op. Description" save
1/30/19 2:21 PM : "Micro Op. Description" finish browse.
1/30/19 2:21 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:21 PM : Load file "browstd32PO_mod.log".
1/30/19 2:21 PM : "HDL Generation" complete.
1/30/19 2:21 PM : "Micro Op. Description" start browse.
1/30/19 2:21 PM : "Micro Op. Description" re-edit.
1/30/19 2:21 PM : "Micro Op. Description" save
1/30/19 2:21 PM : "Micro Op. Description" complete.
1/30/19 2:21 PM : "Micro Op. Description" save
1/30/19 2:21 PM : "Micro Op. Description" finish browse.
1/30/19 2:22 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:22 PM : Load file "browstd32PO_mod.log".
1/30/19 2:22 PM : "HDL Generation" complete.
1/30/19 2:22 PM : Save file "browstd32PO.pdb".
1/30/19 2:22 PM : "Micro Op. Description" start browse.
1/30/19 2:22 PM : "Micro Op. Description" re-edit.
1/30/19 2:22 PM : "Micro Op. Description" save
1/30/19 2:22 PM : "Micro Op. Description" complete.
1/30/19 2:22 PM : "Micro Op. Description" save
1/30/19 2:22 PM : "Micro Op. Description" finish browse.
1/30/19 2:23 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:23 PM : Load file "browstd32PO_mod.log".
1/30/19 2:23 PM : "HDL Generation" complete.
1/30/19 2:23 PM : "Micro Op. Description" start browse.
1/30/19 2:25 PM : "Micro Op. Description" save
1/30/19 2:25 PM : "Micro Op. Description" finish browse.
1/30/19 2:25 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(alu,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(divider,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 2:25 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 2:25 PM : "Resource Declaration" start browse.
1/30/19 2:25 PM : "Resource Declaration" finish browse.
1/30/19 2:25 PM : "Instruction Definition" start browse.
1/30/19 2:25 PM : "Instruction Definition" re-edit.
1/30/19 2:26 PM : "Instruction Definition" save
1/30/19 2:26 PM : "Instruction Definition" complete.
1/30/19 2:26 PM : "Instruction Definition" save
1/30/19 2:26 PM : "Instruction Definition" finish browse.
1/30/19 2:26 PM : "Micro Op. Description" start edit.
1/30/19 2:26 PM : "Micro Op. Description" save
1/30/19 2:26 PM : "Micro Op. Description" complete.
1/30/19 2:26 PM : "Micro Op. Description" re-edit.
1/30/19 2:26 PM : "Micro Op. Description" save
1/30/19 2:26 PM : "Micro Op. Description" complete.
1/30/19 2:26 PM : "Micro Op. Description" save
1/30/19 2:26 PM : "Micro Op. Description" finish browse.
1/30/19 2:27 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:27 PM : Load file "browstd32PO_mod.log".
1/30/19 2:27 PM : "HDL Generation" complete.
1/30/19 2:27 PM : "Micro Op. Description" start browse.
1/30/19 2:27 PM : "Micro Op. Description" re-edit.
1/30/19 2:27 PM : "Micro Op. Description" save
1/30/19 2:27 PM : "Micro Op. Description" complete.
1/30/19 2:27 PM : "Micro Op. Description" save
1/30/19 2:27 PM : "Micro Op. Description" finish browse.
1/30/19 2:28 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:28 PM : Load file "browstd32PO_mod.log".
1/30/19 2:28 PM : "HDL Generation" complete.
1/30/19 2:28 PM : "Micro Op. Description" start browse.
1/30/19 2:28 PM : "Micro Op. Description" re-edit.
1/30/19 2:39 PM : "Micro Op. Description" save
1/30/19 2:39 PM : "Micro Op. Description" finish edit.
1/30/19 2:39 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(alu,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(divider,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 2:39 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 2:39 PM : "Resource Declaration" start browse.
1/30/19 2:40 PM : Query "function(mifu,synthesis,bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/30/19 2:40 PM : Query "portinfo(mifu,synthesis,bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/30/19 2:40 PM : Query "shape(area,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/30/19 2:40 PM : Query "timing(delay,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/30/19 2:40 PM : Query "power(power,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=32:access_mode=single_cycle:type=read_only)" finished as normally.
1/30/19 2:40 PM : Query "function(mifu,synthesis,bit_width=32:address_space=32:access_width=8:access_mode=multi_cycle:type=read_write)" finished as normally.
1/30/19 2:40 PM : Query "portinfo(mifu,synthesis,bit_width=32:address_space=32:access_width=8:access_mode=multi_cycle:type=read_write)" finished as normally.
1/30/19 2:40 PM : Query "shape(area,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=8:access_mode=multi_cycle:type=read_write)" finished as normally.
1/30/19 2:40 PM : Query "timing(delay,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=8:access_mode=multi_cycle:type=read_write)" finished as normally.
1/30/19 2:40 PM : Query "power(power,mifu,synthesis,priority=area:bit_width=32:address_space=32:access_width=8:access_mode=multi_cycle:type=read_write)" finished as normally.
1/30/19 2:40 PM : Query "function(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:40 PM : Query "portinfo(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:40 PM : Query "shape(area,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:40 PM : Query "timing(delay,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:40 PM : Query "power(power,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:41 PM : Query "search()" finished as normally.
1/30/19 2:41 PM : Query "search()" finished as normally.
1/30/19 2:41 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 2:41 PM : Query "function(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 2:41 PM : Query "portinfo(adder,synthesis,bit_width=1:algorithm=default)" finished as normally.
1/30/19 2:41 PM : Query "parameter(shifter0,synthesis)" finished as normally.
1/30/19 2:41 PM : Query "function(shifter0,synthesis,bit_width=4:amount=variable)" finished as normally.
1/30/19 2:41 PM : Query "portinfo(shifter0,synthesis,bit_width=4:amount=variable)" finished as normally.
1/30/19 2:41 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/30/19 2:41 PM : Query "function(shifter,synthesis,bit_width=4:amount=variable)" finished as normally.
1/30/19 2:41 PM : Query "portinfo(shifter,synthesis,bit_width=4:amount=variable)" finished as normally.
1/30/19 2:41 PM : Query "parameter(rotator,synthesis)" finished as normally.
1/30/19 2:41 PM : Query "function(rotator,synthesis,bit_width=4)" finished as normally.
1/30/19 2:41 PM : Query "portinfo(rotator,synthesis,bit_width=4)" finished as normally.
1/30/19 2:41 PM : Query "parameter(mini_alu,synthesis)" finished as normally.
1/30/19 2:41 PM : Query "function(mini_alu,synthesis,bit_width=4:algorithm=default)" finished as normally.
1/30/19 2:41 PM : Query "portinfo(mini_alu,synthesis,bit_width=4:algorithm=default)" finished as normally.
1/30/19 2:41 PM : Query "parameter(barrelshifter0,synthesis)" finished as normally.
1/30/19 2:41 PM : Query "function(barrelshifter0,synthesis,bit_width=4)" finished as normally.
1/30/19 2:41 PM : Query "portinfo(barrelshifter0,synthesis,bit_width=4)" finished as normally.
1/30/19 2:41 PM : Query "parameter(alu0,synthesis)" finished as normally.
1/30/19 2:41 PM : Query "function(alu0,synthesis,bit_width=4:algorithm=rca)" finished as normally.
1/30/19 2:41 PM : Query "portinfo(alu0,synthesis,bit_width=4:algorithm=rca)" finished as normally.
1/30/19 2:42 PM : Query "parameter(alu,synthesis)" finished as normally.
1/30/19 2:42 PM : Query "function(alu,synthesis,bit_width=4:algorithm=default)" finished as normally.
1/30/19 2:42 PM : Query "portinfo(alu,synthesis,bit_width=4:algorithm=default)" finished as normally.
1/30/19 2:42 PM : Query "parameter(alu,synthesis)" finished as normally.
1/30/19 2:42 PM : Query "function(alu,synthesis,bit_width=4:algorithm=default)" finished as normally.
1/30/19 2:42 PM : Query "portinfo(alu,synthesis,bit_width=4:algorithm=default)" finished as normally.
1/30/19 2:42 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/30/19 2:42 PM : Query "function(browregfile,synthesis,bit_width=8:num_register=4:num_read_port=1:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 2:42 PM : Query "portinfo(browregfile,synthesis,bit_width=8:num_register=4:num_read_port=1:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 2:42 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 2:42 PM : Query "function(mifu,synthesis,bit_width=8:address_space=16:access_width=8:access_mode=single_cycle:type=read_only)" finished as normally.
1/30/19 2:42 PM : Query "portinfo(mifu,synthesis,bit_width=8:address_space=16:access_width=8:access_mode=single_cycle:type=read_only)" finished as normally.
1/30/19 2:44 PM : "Resource Declaration" finish browse.
1/30/19 2:44 PM : "Micro Op. Description" start edit.
1/30/19 2:47 PM : "Micro Op. Description" save
1/30/19 2:47 PM : "Micro Op. Description" finish edit.
1/30/19 2:48 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(alu,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(divider,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 2:48 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 2:48 PM : "Resource Declaration" start browse.
1/30/19 2:48 PM : Query "function(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:48 PM : Query "portinfo(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:48 PM : Query "shape(area,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:48 PM : Query "timing(delay,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:48 PM : Query "power(power,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:48 PM : "Micro Op. Description:READ ONLY" start edit.
1/30/19 2:48 PM : "Resource Declaration" finish browse.
1/30/19 2:48 PM : "Micro Op. Description:READ ONLY" finish edit.
1/30/19 2:49 PM : "Micro Op. Description" start edit.
1/30/19 2:50 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(alu,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(divider,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 2:50 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 2:50 PM : "Resource Declaration:READ ONLY" start browse.
1/30/19 2:50 PM : Query "function(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:50 PM : Query "portinfo(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:50 PM : Query "shape(area,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:50 PM : Query "timing(delay,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:50 PM : Query "power(power,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:51 PM : "Micro Op. Description" save
1/30/19 2:51 PM : "Micro Op. Description" complete.
1/30/19 2:51 PM : "Micro Op. Description" save
1/30/19 2:51 PM : "Micro Op. Description" finish browse.
1/30/19 2:51 PM : "Resource Declaration:READ ONLY" finish browse.
1/30/19 2:51 PM : "Micro Op. Description" start browse.
1/30/19 2:52 PM : "Micro Op. Description with Macro Expansion" finish edit.
1/30/19 2:53 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(alu,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(divider,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 2:53 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 2:53 PM : "Resource Declaration:READ ONLY" start browse.
1/30/19 2:53 PM : Query "function(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:53 PM : Query "portinfo(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:53 PM : Query "shape(area,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:53 PM : Query "timing(delay,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:53 PM : Query "power(power,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 2:54 PM : "Resource Declaration:READ ONLY" finish browse.
1/30/19 2:54 PM : "Micro Op. Description" re-edit.
1/30/19 2:54 PM : "Micro Op. Description" save
1/30/19 2:54 PM : "Micro Op. Description" complete.
1/30/19 2:54 PM : "Micro Op. Description" save
1/30/19 2:54 PM : "Micro Op. Description" finish browse.
1/30/19 2:54 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:54 PM : Load file "browstd32PO_mod.log".
1/30/19 2:54 PM : "HDL Generation" complete.
1/30/19 2:54 PM : "Micro Op. Description" start browse.
1/30/19 2:55 PM : "Micro Op. Description" re-edit.
1/30/19 2:55 PM : "Micro Op. Description" save
1/30/19 2:55 PM : "Micro Op. Description" complete.
1/30/19 2:55 PM : "Micro Op. Description" save
1/30/19 2:55 PM : "Micro Op. Description" finish browse.
1/30/19 2:56 PM : "Micro Op. Description" start browse.
1/30/19 2:56 PM : "Micro Op. Description" re-edit.
1/30/19 2:56 PM : "Micro Op. Description" save
1/30/19 2:56 PM : "Micro Op. Description" complete.
1/30/19 2:56 PM : "Micro Op. Description" save
1/30/19 2:56 PM : "Micro Op. Description" finish browse.
1/30/19 2:56 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:56 PM : Load file "browstd32PO_mod.log".
1/30/19 2:56 PM : "HDL Generation" complete.
1/30/19 2:56 PM : "Micro Op. Description" start browse.
1/30/19 2:56 PM : "Micro Op. Description" re-edit.
1/30/19 2:57 PM : "Micro Op. Description" save
1/30/19 2:57 PM : "Micro Op. Description" complete.
1/30/19 2:57 PM : "Micro Op. Description" re-edit.
1/30/19 2:58 PM : "Micro Op. Description" save
1/30/19 2:58 PM : "Micro Op. Description" complete.
1/30/19 2:58 PM : "Micro Op. Description" save
1/30/19 2:58 PM : "Micro Op. Description" finish browse.
1/30/19 2:58 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:58 PM : Load file "browstd32PO_mod.log".
1/30/19 2:58 PM : "HDL Generation" complete.
1/30/19 2:58 PM : "Micro Op. Description" start browse.
1/30/19 2:58 PM : "Micro Op. Description" re-edit.
1/30/19 2:58 PM : "Micro Op. Description" save
1/30/19 2:58 PM : "Micro Op. Description" complete.
1/30/19 2:58 PM : "Micro Op. Description" save
1/30/19 2:58 PM : "Micro Op. Description" finish browse.
1/30/19 2:59 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 2:59 PM : Load file "browstd32PO_mod.log".
1/30/19 2:59 PM : "HDL Generation" complete.
1/30/19 2:59 PM : "Micro Op. Description" start browse.
1/30/19 2:59 PM : "Micro Op. Description" re-edit.
1/30/19 2:59 PM : "Micro Op. Description" save
1/30/19 2:59 PM : "Micro Op. Description" complete.
1/30/19 2:59 PM : "Micro Op. Description" save
1/30/19 2:59 PM : "Micro Op. Description" finish browse.
1/30/19 2:59 PM : "Micro Op. Description" start browse.
1/30/19 2:59 PM : "Micro Op. Description" finish browse.
1/30/19 3:00 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 3:00 PM : Load file "browstd32PO_mod.log".
1/30/19 3:00 PM : "HDL Generation" complete.
1/30/19 3:00 PM : "Micro Op. Description" start browse.
1/30/19 3:00 PM : "Micro Op. Description" re-edit.
1/30/19 3:01 PM : "Micro Op. Description" save
1/30/19 3:01 PM : "Micro Op. Description" complete.
1/30/19 3:01 PM : "Micro Op. Description" save
1/30/19 3:01 PM : "Micro Op. Description" re-edit.
1/30/19 3:03 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(alu,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(divider,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 3:03 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 3:03 PM : "Resource Declaration:READ ONLY" start browse.
1/30/19 3:03 PM : Query "function(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 3:03 PM : Query "portinfo(alu,synthesis,bit_width=32:algorithm=default)" finished as normally.
1/30/19 3:03 PM : Query "shape(area,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 3:03 PM : Query "timing(delay,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 3:03 PM : Query "power(power,alu,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
1/30/19 3:09 PM : "Micro Op. Description" save
1/30/19 3:09 PM : "Micro Op. Description" finish edit.
1/30/19 3:10 PM : "Resource Declaration:READ ONLY" finish browse.
1/30/19 3:10 PM : "Instruction Definition" start browse.
1/30/19 3:10 PM : "Instruction Definition" re-edit.
1/30/19 3:15 PM : "Instruction Definition" save
1/30/19 3:15 PM : "Instruction Definition" complete.
1/30/19 3:15 PM : "Instruction Definition" save
1/30/19 3:15 PM : "Instruction Definition" re-edit.
1/30/19 3:15 PM : "Instruction Definition" save
1/30/19 3:15 PM : "Instruction Definition" complete.
1/30/19 3:15 PM : "Instruction Definition" save
1/30/19 3:15 PM : "Instruction Definition" finish browse.
1/30/19 3:15 PM : "Micro Op. Description" start edit.
1/30/19 3:15 PM : "Micro Op. Description" save
1/30/19 3:15 PM : "Micro Op. Description" complete.
1/30/19 3:15 PM : "Micro Op. Description" save
1/30/19 3:15 PM : "Micro Op. Description" finish browse.
1/30/19 3:16 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 3:16 PM : Load file "browstd32PO_mod.log".
1/30/19 3:16 PM : "HDL Generation" complete.
1/30/19 3:16 PM : "Micro Op. Description" start browse.
1/30/19 3:17 PM : "Micro Op. Description" finish browse.
1/30/19 3:17 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(alu,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(divider,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 3:17 PM : "Resource Declaration" start browse.
1/30/19 3:17 PM : Query "function(fwu,synthesis,bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 3:17 PM : Query "portinfo(fwu,synthesis,bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 3:17 PM : Query "shape(area,fwu,synthesis,priority=area:bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 3:17 PM : Query "timing(delay,fwu,synthesis,priority=area:bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 3:17 PM : Query "power(power,fwu,synthesis,priority=area:bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 3:17 PM : Query "search()" finished as normally.
1/30/19 3:17 PM : Query "search()" finished as normally.
1/30/19 3:17 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "function(mifu,synthesis,bit_width=8:address_space=16:access_width=8:access_mode=single_cycle:type=read_only)" finished as normally.
1/30/19 3:17 PM : Query "portinfo(mifu,synthesis,bit_width=8:address_space=16:access_width=8:access_mode=single_cycle:type=read_only)" finished as normally.
1/30/19 3:17 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 3:17 PM : Query "function(fwu,synthesis,bit_width=4:addr_width=1:stage_number=1)" finished as normally.
1/30/19 3:17 PM : Query "portinfo(fwu,synthesis,bit_width=4:addr_width=1:stage_number=1)" finished as normally.
1/30/19 3:17 PM : "Resource Declaration" re-edit.
1/30/19 3:18 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 3:18 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 3:18 PM : Query "function(fwu,synthesis,bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 3:18 PM : Query "portinfo(fwu,synthesis,bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 3:18 PM : Query "shape(area,fwu,synthesis,priority=area:bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 3:18 PM : Query "timing(delay,fwu,synthesis,priority=area:bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 3:18 PM : Query "power(power,fwu,synthesis,priority=area:bit_width=32:addr_width=5:stage_number=2)" finished as normally.
1/30/19 3:18 PM : "Resource Declaration" save
1/30/19 3:18 PM : "Resource Declaration" complete.
1/30/19 3:18 PM : "Resource Declaration" save
1/30/19 3:18 PM : "Resource Declaration" finish browse.
1/30/19 3:18 PM : "Storage Spec" start edit.
1/30/19 3:18 PM : "Storage Spec" save
1/30/19 3:18 PM : "Storage Spec" complete.
1/30/19 3:18 PM : "Storage Spec" save
1/30/19 3:18 PM : "Storage Spec" finish browse.
1/30/19 3:18 PM : "Instruction Definition" start edit.
1/30/19 3:18 PM : "Instruction Definition" save
1/30/19 3:18 PM : "Instruction Definition" complete.
1/30/19 3:18 PM : "Instruction Definition" save
1/30/19 3:18 PM : "Instruction Definition" finish browse.
1/30/19 3:18 PM : "Micro Op. Description" start edit.
1/30/19 3:20 PM : "Micro Op. Description" save
1/30/19 3:20 PM : "Micro Op. Description" complete.
1/30/19 3:20 PM : "Micro Op. Description" save
1/30/19 3:20 PM : "Micro Op. Description" finish browse.
1/30/19 3:20 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 3:20 PM : Load file "browstd32PO_mod.log".
1/30/19 3:20 PM : "HDL Generation" complete.
1/30/19 3:20 PM : "Micro Op. Description" start browse.
1/30/19 3:20 PM : "Micro Op. Description" re-edit.
1/30/19 3:20 PM : "Micro Op. Description" save
1/30/19 3:20 PM : "Micro Op. Description" complete.
1/30/19 3:21 PM : "Micro Op. Description" save
1/30/19 3:21 PM : "Micro Op. Description" finish browse.
1/30/19 3:21 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 3:21 PM : Load file "browstd32PO_mod.log".
1/30/19 3:21 PM : "HDL Generation" complete.
1/30/19 3:21 PM : Query "parameter(pcu,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(mifu,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(alu,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(multiplier,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(divider,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(shifter,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(wire_in,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(wire_out,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(register,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(extender,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(adder,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 3:21 PM : "Resource Declaration" start browse.
1/30/19 3:21 PM : Query "function(browregfile,synthesis,bit_width=32:num_register=32:num_read_port=2:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:21 PM : Query "portinfo(browregfile,synthesis,bit_width=32:num_register=32:num_read_port=2:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:21 PM : Query "shape(area,browregfile,synthesis,priority=area:bit_width=32:num_register=32:num_read_port=2:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:21 PM : Query "timing(delay,browregfile,synthesis,priority=area:bit_width=32:num_register=32:num_read_port=2:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:21 PM : Query "power(power,browregfile,synthesis,priority=area:bit_width=32:num_register=32:num_read_port=2:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:21 PM : Query "function(browregfile,synthesis,bit_width=32:num_register=32:num_read_port=2:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:21 PM : Query "portinfo(browregfile,synthesis,bit_width=32:num_register=32:num_read_port=2:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:21 PM : Query "shape(area,browregfile,synthesis,priority=area:bit_width=32:num_register=32:num_read_port=2:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:21 PM : Query "timing(delay,browregfile,synthesis,priority=area:bit_width=32:num_register=32:num_read_port=2:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:21 PM : Query "power(power,browregfile,synthesis,priority=area:bit_width=32:num_register=32:num_read_port=2:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:21 PM : Query "search()" finished as normally.
1/30/19 3:21 PM : Query "search()" finished as normally.
1/30/19 3:21 PM : Query "parameter(fwu,synthesis)" finished as normally.
1/30/19 3:21 PM : Query "function(fwu,synthesis,bit_width=4:addr_width=1:stage_number=1)" finished as normally.
1/30/19 3:21 PM : Query "portinfo(fwu,synthesis,bit_width=4:addr_width=1:stage_number=1)" finished as normally.
1/30/19 3:22 PM : Query "parameter(browregfile,synthesis)" finished as normally.
1/30/19 3:22 PM : Query "function(browregfile,synthesis,bit_width=8:num_register=4:num_read_port=1:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:22 PM : Query "portinfo(browregfile,synthesis,bit_width=8:num_register=4:num_read_port=1:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:22 PM : "Resource Declaration" re-edit.
1/30/19 3:23 PM : Query "function(browregfile,synthesis,bit_width=32:num_register=32:num_read_port=4:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:23 PM : Query "portinfo(browregfile,synthesis,bit_width=32:num_register=32:num_read_port=4:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:23 PM : Query "shape(area,browregfile,synthesis,priority=area:bit_width=32:num_register=32:num_read_port=4:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:23 PM : Query "timing(delay,browregfile,synthesis,priority=area:bit_width=32:num_register=32:num_read_port=4:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:23 PM : Query "power(power,browregfile,synthesis,priority=area:bit_width=32:num_register=32:num_read_port=4:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:23 PM : "Resource Declaration" save
1/30/19 3:23 PM : "Resource Declaration" complete.
1/30/19 3:23 PM : Query "function(browregfile,synthesis,bit_width=32:num_register=32:num_read_port=4:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:23 PM : Query "portinfo(browregfile,synthesis,bit_width=32:num_register=32:num_read_port=4:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:23 PM : Query "shape(area,browregfile,synthesis,priority=area:bit_width=32:num_register=32:num_read_port=4:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:23 PM : Query "timing(delay,browregfile,synthesis,priority=area:bit_width=32:num_register=32:num_read_port=4:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:23 PM : Query "power(power,browregfile,synthesis,priority=area:bit_width=32:num_register=32:num_read_port=4:num_write_port=1:num_bank=1)" finished as normally.
1/30/19 3:23 PM : "Resource Declaration" save
1/30/19 3:23 PM : "Resource Declaration" finish browse.
1/30/19 3:23 PM : "Storage Spec" start edit.
1/30/19 3:23 PM : "Storage Spec" save
1/30/19 3:23 PM : "Storage Spec" complete.
1/30/19 3:23 PM : "Storage Spec" save
1/30/19 3:23 PM : "Storage Spec" save
1/30/19 3:23 PM : "Storage Spec" finish browse.
1/30/19 3:23 PM : "Instruction Definition" start edit.
1/30/19 3:23 PM : "Instruction Definition" save
1/30/19 3:23 PM : "Instruction Definition" complete.
1/30/19 3:23 PM : "Instruction Definition" finish browse.
1/30/19 3:23 PM : "Micro Op. Description" start edit.
1/30/19 3:23 PM : "Micro Op. Description" save
1/30/19 3:23 PM : "Micro Op. Description" complete.
1/30/19 3:23 PM : "Micro Op. Description" finish browse.
1/30/19 3:24 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 3:24 PM : Load file "browstd32PO_mod.log".
1/30/19 3:24 PM : "HDL Generation" complete.
1/30/19 3:24 PM : "Micro Op. Description" start browse.
1/30/19 3:24 PM : "Micro Op. Description" finish browse.
1/30/19 3:24 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 3:24 PM : Load file "browstd32PO_mod.log".
1/30/19 3:24 PM : "HDL Generation" complete.
1/30/19 3:24 PM : "Micro Op. Description" start browse.
1/30/19 3:24 PM : "Micro Op. Description" re-edit.
1/30/19 3:25 PM : "Micro Op. Description" save
1/30/19 3:25 PM : "Micro Op. Description" complete.
1/30/19 3:25 PM : "Micro Op. Description" save
1/30/19 3:25 PM : "Micro Op. Description" finish browse.
1/30/19 3:25 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 3:25 PM : Load file "browstd32PO_mod.log".
1/30/19 3:25 PM : "HDL Generation" complete.
1/30/19 3:25 PM : "Micro Op. Description" start browse.
1/30/19 3:26 PM : "Micro Op. Description" re-edit.
1/30/19 3:26 PM : "Micro Op. Description" save
1/30/19 3:26 PM : "Micro Op. Description" complete.
1/30/19 3:26 PM : "Micro Op. Description" save
1/30/19 3:26 PM : "Micro Op. Description" finish browse.
1/30/19 3:26 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 3:26 PM : Load file "browstd32PO_mod.log".
1/30/19 3:26 PM : "HDL Generation" complete.
1/30/19 3:27 PM : "Micro Op. Description" start browse.
1/30/19 3:27 PM : "Micro Op. Description" re-edit.
1/30/19 3:31 PM : "Micro Op. Description" save
1/30/19 3:31 PM : "Micro Op. Description" complete.
1/30/19 3:31 PM : "Micro Op. Description" save
1/30/19 3:31 PM : "Micro Op. Description" finish browse.
1/30/19 3:31 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 3:31 PM : Load file "browstd32PO_mod.log".
1/30/19 3:31 PM : "HDL Generation" complete.
1/30/19 3:31 PM : "Micro Op. Description" start browse.
1/30/19 3:32 PM : "Micro Op. Description" finish browse.
1/30/19 3:32 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 3:32 PM : Load file "browstd32PO_mod.log".
1/30/19 3:32 PM : "HDL Generation" complete.
1/30/19 3:32 PM : "Micro Op. Description" start browse.
1/30/19 3:32 PM : "Micro Op. Description" re-edit.
1/30/19 3:32 PM : "Micro Op. Description" save
1/30/19 3:32 PM : "Micro Op. Description" save
1/30/19 3:32 PM : "Micro Op. Description" complete.
1/30/19 3:32 PM : "Micro Op. Description" finish browse.
1/30/19 3:33 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 3:33 PM : Load file "browstd32PO_mod.log".
1/30/19 3:33 PM : "HDL Generation" complete.
1/30/19 3:33 PM : Save file "browstd32PO.pdb".
1/30/19 3:33 PM : "Micro Op. Description" start browse.
1/30/19 3:33 PM : "Micro Op. Description" re-edit.
1/30/19 3:33 PM : "Micro Op. Description" save
1/30/19 3:33 PM : "Micro Op. Description" complete.
1/30/19 3:33 PM : "Micro Op. Description" save
1/30/19 3:33 PM : "Micro Op. Description" finish browse.
1/30/19 3:33 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 3:33 PM : Load file "browstd32PO_mod.log".
1/30/19 3:33 PM : "HDL Generation" complete.
1/30/19 3:33 PM : "Micro Op. Description" start browse.
1/30/19 3:34 PM : "Micro Op. Description" re-edit.
1/30/19 3:34 PM : "Micro Op. Description" save
1/30/19 3:34 PM : "Micro Op. Description" complete.
1/30/19 3:34 PM : "Micro Op. Description" save
1/30/19 3:34 PM : "Micro Op. Description" finish browse.
1/30/19 3:34 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 3:34 PM : Load file "browstd32PO_mod.log".
1/30/19 3:34 PM : "HDL Generation" complete.
1/30/19 3:34 PM : "Micro Op. Description" start browse.
1/30/19 3:34 PM : "Micro Op. Description" re-edit.
1/30/19 3:35 PM : "Micro Op. Description" save
1/30/19 3:35 PM : "Micro Op. Description" complete.
1/30/19 3:35 PM : "Micro Op. Description" save
1/30/19 3:35 PM : "Micro Op. Description" finish browse.
1/30/19 3:35 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 3:35 PM : Load file "browstd32PO_mod.log".
1/30/19 3:35 PM : "HDL Generation" complete.
1/30/19 3:35 PM : "Micro Op. Description" start browse.
1/30/19 3:35 PM : "Micro Op. Description" re-edit.
1/30/19 3:35 PM : "Micro Op. Description" save
1/30/19 3:35 PM : "Micro Op. Description" complete.
1/30/19 3:35 PM : "Micro Op. Description" save
1/30/19 3:35 PM : "Micro Op. Description" finish browse.
1/30/19 3:35 PM : "Instruction Definition" start browse.
1/30/19 3:35 PM : "Instruction Definition" finish browse.
1/30/19 3:36 PM :  modelgen both browstd32PO browstd32PO_mod.log VHDL finished as normally.
1/30/19 3:36 PM : Load file "browstd32PO_mod.log".
1/30/19 3:36 PM : "HDL Generation" complete.
1/30/19 3:36 PM : "Instruction Definition" start browse.
1/30/19 3:36 PM : "Instruction Definition" finish browse.
1/30/19 3:36 PM : "C Definition" start edit.
1/30/19 3:36 PM : "C Definition" save
1/30/19 3:36 PM : "C Definition" complete.
1/30/19 3:36 PM : "C Definition" re-edit.
1/30/19 3:38 PM : "C Definition" save
1/30/19 3:38 PM : "C Definition" complete.
1/30/19 3:38 PM : "C Definition" save
1/30/19 3:38 PM : "C Definition" finish browse.
1/30/19 3:39 PM : Load file "browstd32PO_com.log".
1/30/19 3:39 PM : "Compiler Generation" complete.
1/30/19 4:05 PM : Load file "browstd32PO_com.log".
1/30/19 4:09 PM : "Compiler Generation" complete.
1/30/19 4:26 PM : "C Definition" start browse.
1/30/19 4:26 PM : "C Definition" re-edit.
1/30/19 4:28 PM : "C Definition" save
1/30/19 4:28 PM : "C Definition" complete.
1/30/19 4:28 PM : "C Definition" save
1/30/19 4:28 PM : "C Definition" finish browse.
1/30/19 4:29 PM : Load file "browstd32PO_com.log".
1/30/19 4:29 PM : "Compiler Generation" complete.
1/30/19 5:08 PM : Load file "browstd32PO_com.log".
1/30/19 5:08 PM : "Compiler Generation" complete.
1/30/19 5:11 PM : "Micro Op. Description" start browse.
1/30/19 5:11 PM : "Micro Op. Description" finish browse.
1/30/19 5:12 PM : "Instruction Definition" start browse.
1/30/19 5:13 PM : "Instruction Definition" finish browse.
1/30/19 5:13 PM : "Micro Op. Description" start browse.
1/30/19 5:15 PM : "Micro Op. Description" finish browse.
1/30/19 5:16 PM : "Instruction Definition" start browse.
1/30/19 5:17 PM : "Micro Op. Description:READ ONLY" start browse.
1/30/19 5:30 PM : "Instruction Definition" finish browse.
1/30/19 5:30 PM : "Micro Op. Description:READ ONLY" finish browse.
1/30/19 5:30 PM : "C Definition" start browse.
1/30/19 5:30 PM : "C Definition" finish browse.
1/30/19 5:41 PM : Save file "browstd32PO.pdb".
1/30/19 5:41 PM : "Main menu" quit.
2/1/19 12:26 PM : "Main menu" start.
2/1/19 12:26 PM : Load file "ASIPmeisterStd.ini".
2/1/19 12:26 PM : Load file "browstd32PO.pdb".
2/1/19 12:26 PM : "Micro Op. Description" complete.
2/1/19 12:26 PM : "Micro Op. Description" start browse.
2/1/19 12:38 PM : "Micro Op. Description" finish browse.
2/1/19 12:38 PM : "Main menu" quit.
2/1/19 1:47 PM : "Main menu" start.
2/1/19 1:47 PM : Load file "ASIPmeisterStd.ini".
2/1/19 1:47 PM : "Main menu" start.
2/1/19 1:47 PM : Load file "ASIPmeisterStd.ini".
2/1/19 1:47 PM : Load file "browstd32PO.pdb".
2/1/19 1:47 PM : "C Definition" complete.
2/1/19 1:47 PM : "C Definition" start browse.
2/1/19 1:47 PM : "C Definition" finish browse.
2/1/19 1:47 PM : "Micro Op. Description" complete.
2/1/19 1:47 PM : "Micro Op. Description" start browse.
2/1/19 1:47 PM : "Micro Op. Description" finish browse.
2/1/19 1:47 PM : "Micro Op. Description" start browse.
2/1/19 2:12 PM : "Micro Op. Description" finish browse.
2/1/19 2:12 PM : "Main menu" quit.
2/4/19 1:10 PM : "Main menu" start.
2/4/19 1:10 PM : Load file "ASIPmeisterStd.ini".
2/4/19 1:10 PM : Load file "browstd32AO.pdb".
2/4/19 1:10 PM : "Storage Spec" complete.
2/4/19 1:10 PM : "Storage Spec" start browse.
2/4/19 1:10 PM : "Storage Spec" finish browse.
2/4/19 1:10 PM : Query "parameter(pcu,synthesis)" finished as normally.
2/4/19 1:10 PM : Query "parameter(register,synthesis)" finished as normally.
2/4/19 1:10 PM : Query "parameter(mifu,synthesis)" finished as normally.
2/4/19 1:10 PM : Query "parameter(mifu,synthesis)" finished as normally.
2/4/19 1:10 PM : Query "parameter(alu,synthesis)" finished as normally.
2/4/19 1:10 PM : Query "parameter(multiplier,synthesis)" finished as normally.
2/4/19 1:10 PM : Query "parameter(divider,synthesis)" finished as normally.
2/4/19 1:10 PM : Query "parameter(extender,synthesis)" finished as normally.
2/4/19 1:10 PM : Query "parameter(extender,synthesis)" finished as normally.
2/4/19 1:10 PM : Query "parameter(extender,synthesis)" finished as normally.
2/4/19 1:10 PM : Query "parameter(shifter,synthesis)" finished as normally.
2/4/19 1:10 PM : Query "parameter(wire_in,synthesis)" finished as normally.
2/4/19 1:10 PM : Query "parameter(wire_out,synthesis)" finished as normally.
2/4/19 1:10 PM : Query "parameter(register,synthesis)" finished as normally.
2/4/19 1:10 PM : Query "parameter(fwu,synthesis)" finished as normally.
2/4/19 1:10 PM : Query "parameter(fwu,synthesis)" finished as normally.
2/4/19 1:10 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
2/4/19 1:10 PM : Query "parameter(browregfile,synthesis)" finished as normally.
2/4/19 1:10 PM : Query "parameter(extender,synthesis)" finished as normally.
2/4/19 1:10 PM : "Resource Declaration" start browse.
2/4/19 1:10 PM : Query "function(extender,synthesis,bit_width=8:bit_width_out=32)" finished as normally.
2/4/19 1:10 PM : Query "portinfo(extender,synthesis,bit_width=8:bit_width_out=32)" finished as normally.
2/4/19 1:10 PM : Query "shape(area,extender,synthesis,priority=area:bit_width=8:bit_width_out=32)" finished as normally.
2/4/19 1:10 PM : Query "timing(delay,extender,synthesis,priority=area:bit_width=8:bit_width_out=32)" finished as normally.
2/4/19 1:10 PM : Query "power(power,extender,synthesis,priority=area:bit_width=8:bit_width_out=32)" finished as normally.
2/4/19 1:11 PM : "Resource Declaration" finish browse.
2/4/19 1:11 PM : "Main menu" quit.
2/4/19 1:13 PM : "Main menu" start.
2/4/19 1:13 PM : Load file "ASIPmeisterStd.ini".
2/4/19 1:13 PM : Load file "browstd32AO.pdb".
2/4/19 1:13 PM : "Main menu" quit.
2/4/19 1:13 PM : "Main menu" start.
2/4/19 1:13 PM : Load file "ASIPmeisterStd.ini".
2/4/19 1:13 PM : Load file "browstd32AO.pdb".
2/4/19 1:14 PM : Save file "browstd32AOv2.pdb".
2/4/19 1:14 PM : Load file "browstd32AOv2.pdb".
2/4/19 1:14 PM : Query "parameter(pcu,synthesis)" finished as normally.
2/4/19 1:14 PM : Query "parameter(register,synthesis)" finished as normally.
2/4/19 1:14 PM : Query "parameter(mifu,synthesis)" finished as normally.
2/4/19 1:14 PM : Query "parameter(mifu,synthesis)" finished as normally.
2/4/19 1:14 PM : Query "parameter(alu,synthesis)" finished as normally.
2/4/19 1:14 PM : Query "parameter(multiplier,synthesis)" finished as normally.
2/4/19 1:14 PM : Query "parameter(divider,synthesis)" finished as normally.
2/4/19 1:14 PM : Query "parameter(extender,synthesis)" finished as normally.
2/4/19 1:14 PM : Query "parameter(extender,synthesis)" finished as normally.
2/4/19 1:14 PM : Query "parameter(extender,synthesis)" finished as normally.
2/4/19 1:14 PM : Query "parameter(shifter,synthesis)" finished as normally.
2/4/19 1:14 PM : Query "parameter(wire_in,synthesis)" finished as normally.
2/4/19 1:14 PM : Query "parameter(wire_out,synthesis)" finished as normally.
2/4/19 1:14 PM : Query "parameter(register,synthesis)" finished as normally.
2/4/19 1:14 PM : Query "parameter(fwu,synthesis)" finished as normally.
2/4/19 1:14 PM : Query "parameter(fwu,synthesis)" finished as normally.
2/4/19 1:14 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
2/4/19 1:14 PM : Query "parameter(browregfile,synthesis)" finished as normally.
2/4/19 1:14 PM : Query "parameter(extender,synthesis)" finished as normally.
2/4/19 1:14 PM : "Resource Declaration" start browse.
2/4/19 1:14 PM : "Resource Declaration" re-edit.
2/4/19 1:14 PM : Query "function(multiplier,synthesis,bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
2/4/19 1:14 PM : Query "portinfo(multiplier,synthesis,bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
2/4/19 1:14 PM : Query "shape(area,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
2/4/19 1:14 PM : Query "timing(delay,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
2/4/19 1:14 PM : Query "power(power,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
2/4/19 1:14 PM : Query "function(extender,synthesis,bit_width=8:bit_width_out=32)" finished as normally.
2/4/19 1:14 PM : Query "portinfo(extender,synthesis,bit_width=8:bit_width_out=32)" finished as normally.
2/4/19 1:14 PM : Query "shape(area,extender,synthesis,priority=area:bit_width=8:bit_width_out=32)" finished as normally.
2/4/19 1:14 PM : Query "timing(delay,extender,synthesis,priority=area:bit_width=8:bit_width_out=32)" finished as normally.
2/4/19 1:14 PM : Query "power(power,extender,synthesis,priority=area:bit_width=8:bit_width_out=32)" finished as normally.
2/4/19 1:14 PM : Query "function(wire_in,synthesis,bit_width=1)" finished as normally.
2/4/19 1:14 PM : Query "portinfo(wire_in,synthesis,bit_width=1)" finished as normally.
2/4/19 1:14 PM : Query "shape(area,wire_in,synthesis,priority=area:bit_width=1)" finished as normally.
2/4/19 1:14 PM : Query "timing(delay,wire_in,synthesis,priority=area:bit_width=1)" finished as normally.
2/4/19 1:14 PM : Query "power(power,wire_in,synthesis,priority=area:bit_width=1)" finished as normally.
2/4/19 1:14 PM : Query "function(extender,synthesis,bit_width=16:bit_width_out=32)" finished as normally.
2/4/19 1:14 PM : Query "portinfo(extender,synthesis,bit_width=16:bit_width_out=32)" finished as normally.
2/4/19 1:14 PM : Query "shape(area,extender,synthesis,priority=area:bit_width=16:bit_width_out=32)" finished as normally.
2/4/19 1:14 PM : Query "timing(delay,extender,synthesis,priority=area:bit_width=16:bit_width_out=32)" finished as normally.
2/4/19 1:14 PM : Query "power(power,extender,synthesis,priority=area:bit_width=16:bit_width_out=32)" finished as normally.
2/4/19 1:15 PM : "Resource Declaration" save
2/4/19 1:15 PM : "Resource Declaration" complete.
2/4/19 1:15 PM : "Resource Declaration" save
2/4/19 1:15 PM : "Resource Declaration" finish browse.
2/4/19 1:15 PM : "Storage Spec" start edit.
2/4/19 1:15 PM : "Storage Spec" save
2/4/19 1:15 PM : "Storage Spec" complete.
2/4/19 1:15 PM : "Storage Spec" save
2/4/19 1:15 PM : "Storage Spec" finish browse.
2/4/19 1:15 PM : "Instruction Definition" start edit.
2/4/19 1:15 PM : "Instruction Definition" save
2/4/19 1:15 PM : "Instruction Definition" complete.
2/4/19 1:15 PM : "Instruction Definition" re-edit.
2/4/19 1:19 PM : "Instruction Definition" save
2/4/19 1:19 PM : "Instruction Definition" complete.
2/4/19 1:19 PM : "Instruction Definition" save
2/4/19 1:19 PM : "Instruction Definition" finish browse.
2/4/19 1:20 PM :  archest browstd32AOv2.arc browstd32AOv2_arc.log finished as normally.
2/4/19 1:20 PM : Load file "browstd32AOv2_arc.log".
2/4/19 1:20 PM : "Arch. Level Estimation" complete.
2/4/19 1:20 PM :  asm_translator asmdev browstd32AOv2 browstd32AOv2_asm.log finished as normally.
2/4/19 1:20 PM : Load file "browstd32AOv2_asm.log".
2/4/19 1:20 PM : "Assembler Generation" complete.
2/4/19 1:20 PM : "Micro Op. Description" start edit.
2/4/19 1:20 PM : "Micro Op. Description" save
2/4/19 1:20 PM : "Micro Op. Description" complete.
2/4/19 1:20 PM : "Micro Op. Description" save
2/4/19 1:20 PM : "Micro Op. Description" finish browse.
2/4/19 1:20 PM :  modelgen both browstd32AOv2 browstd32AOv2_mod.log VHDL finished as normally.
2/4/19 1:20 PM : Load file "browstd32AOv2_mod.log".
2/4/19 1:20 PM : "HDL Generation" complete.
2/4/19 1:20 PM : "C Definition" start edit.
2/4/19 1:20 PM : "C Definition" save
2/4/19 1:20 PM : "C Definition" complete.
2/4/19 1:20 PM : "C Definition" save
2/4/19 1:20 PM : "C Definition" finish browse.
2/4/19 1:21 PM : Load file "browstd32AOv2_com.log".
2/4/19 1:21 PM : "Compiler Generation" complete.
2/4/19 1:22 PM : "Main menu" start.
2/4/19 1:22 PM : Load file "ASIPmeisterStd.ini".
2/4/19 1:22 PM : Load file "browstd32PO.pdb".
2/4/19 1:22 PM : "Micro Op. Description" complete.
2/4/19 1:22 PM : "Micro Op. Description" start browse.
2/4/19 1:25 PM : "Micro Op. Description" finish browse.
2/4/19 1:38 PM : Query "parameter(pcu,synthesis)" finished as normally.
2/4/19 1:38 PM : Query "parameter(register,synthesis)" finished as normally.
2/4/19 1:38 PM : Query "parameter(mifu,synthesis)" finished as normally.
2/4/19 1:38 PM : Query "parameter(mifu,synthesis)" finished as normally.
2/4/19 1:38 PM : Query "parameter(alu,synthesis)" finished as normally.
2/4/19 1:38 PM : Query "parameter(multiplier,synthesis)" finished as normally.
2/4/19 1:38 PM : Query "parameter(divider,synthesis)" finished as normally.
2/4/19 1:38 PM : Query "parameter(extender,synthesis)" finished as normally.
2/4/19 1:38 PM : Query "parameter(extender,synthesis)" finished as normally.
2/4/19 1:38 PM : Query "parameter(extender,synthesis)" finished as normally.
2/4/19 1:38 PM : Query "parameter(shifter,synthesis)" finished as normally.
2/4/19 1:38 PM : Query "parameter(wire_in,synthesis)" finished as normally.
2/4/19 1:38 PM : Query "parameter(wire_out,synthesis)" finished as normally.
2/4/19 1:38 PM : Query "parameter(register,synthesis)" finished as normally.
2/4/19 1:38 PM : Query "parameter(fwu,synthesis)" finished as normally.
2/4/19 1:38 PM : Query "parameter(fwu,synthesis)" finished as normally.
2/4/19 1:38 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
2/4/19 1:38 PM : Query "parameter(browregfile,synthesis)" finished as normally.
2/4/19 1:38 PM : Query "parameter(extender,synthesis)" finished as normally.
2/4/19 1:39 PM : Query "parameter(adder,synthesis)" finished as normally.
2/4/19 1:39 PM : Query "parameter(adder,synthesis)" finished as normally.
2/4/19 1:39 PM : Query "parameter(fwu,synthesis)" finished as normally.
2/4/19 1:39 PM : "Resource Declaration" start browse.
2/4/19 1:39 PM : Query "function(adder,synthesis,bit_width=32:algorithm=default)" finished as normally.
2/4/19 1:39 PM : Query "portinfo(adder,synthesis,bit_width=32:algorithm=default)" finished as normally.
2/4/19 1:39 PM : Query "shape(area,adder,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
2/4/19 1:39 PM : Query "timing(delay,adder,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
2/4/19 1:39 PM : Query "power(power,adder,synthesis,priority=area:bit_width=32:algorithm=default)" finished as normally.
2/4/19 1:42 PM : "Instruction Definition:READ ONLY" complete.
2/4/19 1:42 PM : "Instruction Definition:READ ONLY" start browse.
2/4/19 1:43 PM : "Instruction Definition:READ ONLY" finish browse.
2/4/19 1:43 PM : "Instruction Definition:READ ONLY" start browse.
2/4/19 1:43 PM : "Instruction Definition:READ ONLY" finish browse.
2/4/19 1:43 PM : "Micro Op. Description:READ ONLY" start browse.
2/4/19 1:43 PM : "Micro Op. Description:READ ONLY" finish browse.
2/4/19 1:43 PM : "Resource Declaration" finish browse.
2/4/19 1:43 PM : "Micro Op. Description" start browse.
2/4/19 1:44 PM : "Micro Op. Description" finish browse.
2/4/19 1:44 PM : Query "parameter(pcu,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(register,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(mifu,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(mifu,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(alu,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(multiplier,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(divider,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(extender,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(extender,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(extender,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(shifter,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(wire_in,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(wire_out,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(register,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(fwu,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(fwu,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(dummy_register,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(browregfile,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(extender,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(adder,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(adder,synthesis)" finished as normally.
2/4/19 1:44 PM : Query "parameter(fwu,synthesis)" finished as normally.
2/4/19 1:44 PM : "Resource Declaration" start browse.
2/4/19 1:44 PM : Query "function(multiplier,synthesis,bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
2/4/19 1:44 PM : Query "portinfo(multiplier,synthesis,bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
2/4/19 1:44 PM : Query "shape(area,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
2/4/19 1:44 PM : Query "timing(delay,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
2/4/19 1:44 PM : Query "power(power,multiplier,synthesis,priority=area:bit_width=32:algorithm=seq:adder_algorithm=default:data_type=two_complement)" finished as normally.
2/4/19 1:45 PM : "Resource Declaration" finish browse.
2/4/19 1:50 PM : "Micro Op. Description" start browse.
2/4/19 2:03 PM : "Micro Op. Description" finish browse.
2/4/19 2:03 PM : "Main menu" quit.
2/4/19 2:34 PM : Load file "browstd32AOv2_com.log".
2/4/19 2:34 PM : "Compiler Generation" complete.
2/4/19 2:49 PM : Save file "browstd32AOv2.pdb".
2/4/19 2:49 PM : "Main menu" quit.
2/4/19 2:56 PM : "Main menu" start.
2/4/19 2:56 PM : Load file "ASIPmeisterStd.ini".
2/4/19 2:56 PM : Load file "browstd32PO.pdb".
2/4/19 2:56 PM : "Micro Op. Description" complete.
2/4/19 2:56 PM : "Micro Op. Description" start browse.
2/4/19 3:14 PM : "Micro Op. Description" finish browse.
2/4/19 3:14 PM : "Main menu" quit.
