\doxysection{SAI1 Clock Source}
\label{group___r_c_c_ex___s_a_i1___clock___source}\index{SAI1 Clock Source@{SAI1 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+SYSCLK}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PLL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+EXT}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+HSI}~(\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+1} $\vert$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+0})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___r_c_c_ex___s_a_i1___clock___source_ga3850712bf0fad312964eb2a52dda5ee1}} 
\index{SAI1 Clock Source@{SAI1 Clock Source}!RCC\_SAI1CLKSOURCE\_EXT@{RCC\_SAI1CLKSOURCE\_EXT}}
\index{RCC\_SAI1CLKSOURCE\_EXT@{RCC\_SAI1CLKSOURCE\_EXT}!SAI1 Clock Source@{SAI1 Clock Source}}
\doxysubsubsection{RCC\_SAI1CLKSOURCE\_EXT}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+EXT~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+1}}



Definition at line \textbf{ 350} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}.

\mbox{\label{group___r_c_c_ex___s_a_i1___clock___source_gaa51eacd9e58396148246f8f45bc45190}} 
\index{SAI1 Clock Source@{SAI1 Clock Source}!RCC\_SAI1CLKSOURCE\_HSI@{RCC\_SAI1CLKSOURCE\_HSI}}
\index{RCC\_SAI1CLKSOURCE\_HSI@{RCC\_SAI1CLKSOURCE\_HSI}!SAI1 Clock Source@{SAI1 Clock Source}}
\doxysubsubsection{RCC\_SAI1CLKSOURCE\_HSI}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+HSI~(\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+1} $\vert$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+0})}



Definition at line \textbf{ 351} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}.

\mbox{\label{group___r_c_c_ex___s_a_i1___clock___source_gae8340f1b05a35966d08c1e547663b3ec}} 
\index{SAI1 Clock Source@{SAI1 Clock Source}!RCC\_SAI1CLKSOURCE\_PLL@{RCC\_SAI1CLKSOURCE\_PLL}}
\index{RCC\_SAI1CLKSOURCE\_PLL@{RCC\_SAI1CLKSOURCE\_PLL}!SAI1 Clock Source@{SAI1 Clock Source}}
\doxysubsubsection{RCC\_SAI1CLKSOURCE\_PLL}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PLL~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+0}}



Definition at line \textbf{ 349} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}.

\mbox{\label{group___r_c_c_ex___s_a_i1___clock___source_ga412c49fa6dc51ff4da071f02c5b69bd6}} 
\index{SAI1 Clock Source@{SAI1 Clock Source}!RCC\_SAI1CLKSOURCE\_SYSCLK@{RCC\_SAI1CLKSOURCE\_SYSCLK}}
\index{RCC\_SAI1CLKSOURCE\_SYSCLK@{RCC\_SAI1CLKSOURCE\_SYSCLK}!SAI1 Clock Source@{SAI1 Clock Source}}
\doxysubsubsection{RCC\_SAI1CLKSOURCE\_SYSCLK}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+SYSCLK~0x00000000U}



Definition at line \textbf{ 348} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}.

