/* Generated by Yosys 0.7+605 (git sha1 d412b172, clang 6.0.0 -fPIC -Os) */

module sp_add_ooo(a, b, s);
  input a;
  input b;
  output [1:0] s;
  assign s = a + b;
endmodule
