library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

use IEEE.STD_LOGIC_ARITH.ALL;

use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity controller1 is
	port(clkCount : in std_logic_vector(2 downto 0);
			aluSelect : out std_logic_vector(2 downto 0);
			enable_alu, same_alu : out std_logic
			);
end controller1;

architecture Behavioral of controller1 is
begin
	same_alu <= '0';
	process(clkCount)
		begin
			if(clkCount >= "100") then
				aluSelect <= "000";
			elsif (clkCount < "100") then
				aluSelect <= "001";
			end if;
			enable_alu <= '1';
	end process;

end Behavioral;

