Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/gcd/base/clock_period.txt
Setting clock period to 310
1. Executing Liberty frontend: ./objects/asap7/gcd/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
2. Executing Liberty frontend: ./objects/asap7/gcd/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
3. Executing Liberty frontend: ./objects/asap7/gcd/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
4. Executing Liberty frontend: ./objects/asap7/gcd/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
5. Executing Liberty frontend: ./objects/asap7/gcd/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
6. Executing Liberty frontend: ./objects/asap7/gcd/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
7. Executing Liberty frontend: ./objects/asap7/gcd/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
8. Executing Liberty frontend: ./objects/asap7/gcd/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
9. Executing Liberty frontend: ./objects/asap7/gcd/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
10. Executing Liberty frontend: ./objects/asap7/gcd/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
11. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/designs/src/gcd/gcd.v
12. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/platforms/asap7/yoSys/cells_clkgate_R.v
13. Executing HIERARCHY pass (managing design hierarchy).
14. Executing AST frontend in derive mode using pre-parsed AST for module `\gcd'.
14.1. Analyzing design hierarchy..
14.2. Executing AST frontend in derive mode using pre-parsed AST for module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
14.3. Executing AST frontend in derive mode using pre-parsed AST for module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
14.4. Analyzing design hierarchy..
14.5. Executing AST frontend in derive mode using pre-parsed AST for module `\RegRst_0x9f365fdf6c8998a'.
14.6. Executing AST frontend in derive mode using pre-parsed AST for module `\RegEn_0x68db79c4ec1d6e5b'.
14.7. Executing AST frontend in derive mode using pre-parsed AST for module `\Subtractor_0x422b1f52edd46a85'.
14.8. Executing AST frontend in derive mode using pre-parsed AST for module `\Mux_0xdd6473406d1a99a'.
14.9. Executing AST frontend in derive mode using pre-parsed AST for module `\Mux_0x683fa1a418b072c9'.
14.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ZeroComparator_0x422b1f52edd46a85'.
14.11. Executing AST frontend in derive mode using pre-parsed AST for module `\LtComparator_0x422b1f52edd46a85'.
14.12. Analyzing design hierarchy..
14.13. Analyzing design hierarchy..
15. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module ZeroComparator_0x422b1f52edd46a85 because it contains processes (run 'proc' command first).
Warning: Ignoring module Mux_0x683fa1a418b072c9 because it contains processes (run 'proc' command first).
Warning: Ignoring module Mux_0xdd6473406d1a99a because it contains processes (run 'proc' command first).
Warning: Ignoring module Subtractor_0x422b1f52edd46a85 because it contains processes (run 'proc' command first).
Warning: Ignoring module RegEn_0x68db79c4ec1d6e5b because it contains processes (run 'proc' command first).
Warning: Ignoring module RegRst_0x9f365fdf6c8998a because it contains processes (run 'proc' command first).
Warning: Ignoring module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e because it contains processes (run 'proc' command first).
Warning: Ignoring module LtComparator_0x422b1f52edd46a85 because it contains processes (run 'proc' command first).
16. Executing RTLIL backend.
Warnings: 8 unique messages, 8 total
End of script. Logfile hash: b5eafa73ac, CPU: user 7.23s system 0.14s, MEM: 70.77 MB peak
Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)
Time spent: 98% 12x read_liberty (7 sec), 0% 2x write_rtlil (0 sec), ...
Elapsed time: 0:07.70[h:]min:sec. CPU time: user 7.43 sys 0.17 (98%). Peak memory: 73372KB.
