<profile>

<section name = "Vitis HLS Report for 'Loop_sliding_win_output_proc2'" level="0">
<item name = "Date">Sat Mar 26 21:15:23 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">fe_vhls_prj</item>
<item name = "Solution">IPXACTExport (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 1.731 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">514, 515, 2.056 us, 2.060 us, 512, 512, loop rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- sliding_win_output">514, 514, 4, 1, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 22, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 128, -</column>
<column name="Register">-, -, 373, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_148_p2">+, 0, 0, 12, 11, 2</column>
<column name="ap_condition_100">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_i9_phi_fu_106_p6">14, 3, 10, 30</column>
<column name="ap_phi_reg_pp0_iter3_dout_val_reg_116">14, 3, 16, 48</column>
<column name="data2window_V_d0">14, 3, 16, 48</column>
<column name="delayed_V_1_blk_n">9, 2, 1, 2</column>
<column name="delayed_V_blk_n">9, 2, 1, 2</column>
<column name="i9_reg_102">9, 2, 10, 20</column>
<column name="nodelay_V_1_blk_n">9, 2, 1, 2</column>
<column name="nodelay_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_dout_val_reg_116">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter2_dout_val_reg_116">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter3_dout_val_reg_116">16, 0, 16, 0</column>
<column name="delayed_V_1_read_reg_196">16, 0, 16, 0</column>
<column name="delayed_V_read_reg_191">16, 0, 16, 0</column>
<column name="delayed_V_read_reg_191_pp0_iter2_reg">16, 0, 16, 0</column>
<column name="i9_reg_102">10, 0, 10, 0</column>
<column name="lshr_ln_reg_177">9, 0, 9, 0</column>
<column name="nodelay_V_1_read_reg_206">16, 0, 16, 0</column>
<column name="nodelay_V_read_reg_201">16, 0, 16, 0</column>
<column name="nodelay_V_read_reg_201_pp0_iter2_reg">16, 0, 16, 0</column>
<column name="tmp_1_reg_187">1, 0, 1, 0</column>
<column name="tmp_reg_173">1, 0, 1, 0</column>
<column name="trunc_ln83_reg_182">10, 0, 10, 0</column>
<column name="lshr_ln_reg_177">64, 32, 9, 0</column>
<column name="tmp_1_reg_187">64, 32, 1, 0</column>
<column name="tmp_reg_173">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_sliding_win_output_proc2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_sliding_win_output_proc2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_sliding_win_output_proc2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_sliding_win_output_proc2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_sliding_win_output_proc2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_sliding_win_output_proc2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_sliding_win_output_proc2, return value</column>
<column name="delayed_V_dout">in, 16, ap_fifo, delayed_V, pointer</column>
<column name="delayed_V_empty_n">in, 1, ap_fifo, delayed_V, pointer</column>
<column name="delayed_V_read">out, 1, ap_fifo, delayed_V, pointer</column>
<column name="delayed_V_1_dout">in, 16, ap_fifo, delayed_V_1, pointer</column>
<column name="delayed_V_1_empty_n">in, 1, ap_fifo, delayed_V_1, pointer</column>
<column name="delayed_V_1_read">out, 1, ap_fifo, delayed_V_1, pointer</column>
<column name="nodelay_V_dout">in, 16, ap_fifo, nodelay_V, pointer</column>
<column name="nodelay_V_empty_n">in, 1, ap_fifo, nodelay_V, pointer</column>
<column name="nodelay_V_read">out, 1, ap_fifo, nodelay_V, pointer</column>
<column name="nodelay_V_1_dout">in, 16, ap_fifo, nodelay_V_1, pointer</column>
<column name="nodelay_V_1_empty_n">in, 1, ap_fifo, nodelay_V_1, pointer</column>
<column name="nodelay_V_1_read">out, 1, ap_fifo, nodelay_V_1, pointer</column>
<column name="data2window_V_2_address0">out, 9, ap_memory, data2window_V_2, array</column>
<column name="data2window_V_2_ce0">out, 1, ap_memory, data2window_V_2, array</column>
<column name="data2window_V_2_we0">out, 1, ap_memory, data2window_V_2, array</column>
<column name="data2window_V_2_d0">out, 16, ap_memory, data2window_V_2, array</column>
<column name="data2window_V_address0">out, 9, ap_memory, data2window_V, array</column>
<column name="data2window_V_ce0">out, 1, ap_memory, data2window_V, array</column>
<column name="data2window_V_we0">out, 1, ap_memory, data2window_V, array</column>
<column name="data2window_V_d0">out, 16, ap_memory, data2window_V, array</column>
</table>
</item>
</section>
</profile>
