// Seed: 1166099410
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri1 id_3
);
  wire id_5;
  wire id_6;
  supply0 id_7;
  always @(1 - 1) begin
    #1 id_7 = id_3;
  end
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri0 id_1,
    output wor  id_2,
    output wand id_3,
    input  tri0 id_4,
    output tri0 id_5,
    input  tri0 id_6,
    output wor  id_7
);
  assign id_3 = 1 && id_0;
  module_0(
      id_2, id_0, id_4, id_0
  );
endmodule
