<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MCInstrDesc.h source code [llvm/llvm/include/llvm/MC/MCInstrDesc.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::MCID::Flag,llvm::MCInstrDesc,llvm::MCOI::OperandConstraint,llvm::MCOI::OperandFlags,llvm::MCOI::OperandType,llvm::MCOperandInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/MC/MCInstrDesc.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>MC</a>/<a href='MCInstrDesc.h.html'>MCInstrDesc.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- llvm/MC/MCInstrDesc.h - Instruction Descriptors -*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the MCOperandInfo and MCInstrDesc classes, which</i></td></tr>
<tr><th id="10">10</th><td><i>// are used to describe target instructions and their operands.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_MC_MCINSTRDESC_H">LLVM_MC_MCINSTRDESC_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_MC_MCINSTRDESC_H" data-ref="_M/LLVM_MC_MCINSTRDESC_H">LLVM_MC_MCINSTRDESC_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../Support/DataTypes.h.html">"llvm/Support/DataTypes.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="22">22</th><td>  <b>class</b> <a class="type" href="MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" id="llvm::MCInst">MCInst</a>;</td></tr>
<tr><th id="23">23</th><td>  <b>class</b> <dfn class="type" id="llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</dfn>;</td></tr>
<tr><th id="24">24</th><td>  <b>class</b> <dfn class="type" id="llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset">FeatureBitset</dfn>;</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="27">27</th><td><i>// Machine Operand Flags and Description</i></td></tr>
<tr><th id="28">28</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>namespace</b> <span class="namespace">MCOI</span> {</td></tr>
<tr><th id="31">31</th><td><i>// Operand constraints</i></td></tr>
<tr><th id="32">32</th><td><b>enum</b> <dfn class="type def" id="llvm::MCOI::OperandConstraint" title='llvm::MCOI::OperandConstraint' data-ref="llvm::MCOI::OperandConstraint">OperandConstraint</dfn> {</td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::MCOI::OperandConstraint::TIED_TO" title='llvm::MCOI::OperandConstraint::TIED_TO' data-ref="llvm::MCOI::OperandConstraint::TIED_TO">TIED_TO</dfn> = <var>0</var>,  <i>// Must be allocated the same register as.</i></td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::MCOI::OperandConstraint::EARLY_CLOBBER" title='llvm::MCOI::OperandConstraint::EARLY_CLOBBER' data-ref="llvm::MCOI::OperandConstraint::EARLY_CLOBBER">EARLY_CLOBBER</dfn> <i>// Operand is an early clobber register operand</i></td></tr>
<tr><th id="35">35</th><td>};</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i class="doc">/// These are flags set on operands, but should be considered</i></td></tr>
<tr><th id="38">38</th><td><i class="doc">/// private, all access should go through the MCOperandInfo accessors.</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">/// See the accessors for a description of what these are.</i></td></tr>
<tr><th id="40">40</th><td><b>enum</b> <dfn class="type def" id="llvm::MCOI::OperandFlags" title='llvm::MCOI::OperandFlags' data-ref="llvm::MCOI::OperandFlags">OperandFlags</dfn> { <dfn class="enum" id="llvm::MCOI::OperandFlags::LookupPtrRegClass" title='llvm::MCOI::OperandFlags::LookupPtrRegClass' data-ref="llvm::MCOI::OperandFlags::LookupPtrRegClass">LookupPtrRegClass</dfn> = <var>0</var>, <dfn class="enum" id="llvm::MCOI::OperandFlags::Predicate" title='llvm::MCOI::OperandFlags::Predicate' data-ref="llvm::MCOI::OperandFlags::Predicate">Predicate</dfn>, <dfn class="enum" id="llvm::MCOI::OperandFlags::OptionalDef" title='llvm::MCOI::OperandFlags::OptionalDef' data-ref="llvm::MCOI::OperandFlags::OptionalDef">OptionalDef</dfn> };</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i class="doc">/// Operands are tagged with one of the values of this enum.</i></td></tr>
<tr><th id="43">43</th><td><b>enum</b> <dfn class="type def" id="llvm::MCOI::OperandType" title='llvm::MCOI::OperandType' data-ref="llvm::MCOI::OperandType">OperandType</dfn> {</td></tr>
<tr><th id="44">44</th><td>  <dfn class="enum" id="llvm::MCOI::OperandType::OPERAND_UNKNOWN" title='llvm::MCOI::OperandType::OPERAND_UNKNOWN' data-ref="llvm::MCOI::OperandType::OPERAND_UNKNOWN">OPERAND_UNKNOWN</dfn> = <var>0</var>,</td></tr>
<tr><th id="45">45</th><td>  <dfn class="enum" id="llvm::MCOI::OperandType::OPERAND_IMMEDIATE" title='llvm::MCOI::OperandType::OPERAND_IMMEDIATE' data-ref="llvm::MCOI::OperandType::OPERAND_IMMEDIATE">OPERAND_IMMEDIATE</dfn> = <var>1</var>,</td></tr>
<tr><th id="46">46</th><td>  <dfn class="enum" id="llvm::MCOI::OperandType::OPERAND_REGISTER" title='llvm::MCOI::OperandType::OPERAND_REGISTER' data-ref="llvm::MCOI::OperandType::OPERAND_REGISTER">OPERAND_REGISTER</dfn> = <var>2</var>,</td></tr>
<tr><th id="47">47</th><td>  <dfn class="enum" id="llvm::MCOI::OperandType::OPERAND_MEMORY" title='llvm::MCOI::OperandType::OPERAND_MEMORY' data-ref="llvm::MCOI::OperandType::OPERAND_MEMORY">OPERAND_MEMORY</dfn> = <var>3</var>,</td></tr>
<tr><th id="48">48</th><td>  <dfn class="enum" id="llvm::MCOI::OperandType::OPERAND_PCREL" title='llvm::MCOI::OperandType::OPERAND_PCREL' data-ref="llvm::MCOI::OperandType::OPERAND_PCREL">OPERAND_PCREL</dfn> = <var>4</var>,</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <dfn class="enum" id="llvm::MCOI::OperandType::OPERAND_FIRST_GENERIC" title='llvm::MCOI::OperandType::OPERAND_FIRST_GENERIC' data-ref="llvm::MCOI::OperandType::OPERAND_FIRST_GENERIC">OPERAND_FIRST_GENERIC</dfn> = <var>6</var>,</td></tr>
<tr><th id="51">51</th><td>  <dfn class="enum" id="llvm::MCOI::OperandType::OPERAND_GENERIC_0" title='llvm::MCOI::OperandType::OPERAND_GENERIC_0' data-ref="llvm::MCOI::OperandType::OPERAND_GENERIC_0">OPERAND_GENERIC_0</dfn> = <var>6</var>,</td></tr>
<tr><th id="52">52</th><td>  <dfn class="enum" id="llvm::MCOI::OperandType::OPERAND_GENERIC_1" title='llvm::MCOI::OperandType::OPERAND_GENERIC_1' data-ref="llvm::MCOI::OperandType::OPERAND_GENERIC_1">OPERAND_GENERIC_1</dfn> = <var>7</var>,</td></tr>
<tr><th id="53">53</th><td>  <dfn class="enum" id="llvm::MCOI::OperandType::OPERAND_GENERIC_2" title='llvm::MCOI::OperandType::OPERAND_GENERIC_2' data-ref="llvm::MCOI::OperandType::OPERAND_GENERIC_2">OPERAND_GENERIC_2</dfn> = <var>8</var>,</td></tr>
<tr><th id="54">54</th><td>  <dfn class="enum" id="llvm::MCOI::OperandType::OPERAND_GENERIC_3" title='llvm::MCOI::OperandType::OPERAND_GENERIC_3' data-ref="llvm::MCOI::OperandType::OPERAND_GENERIC_3">OPERAND_GENERIC_3</dfn> = <var>9</var>,</td></tr>
<tr><th id="55">55</th><td>  <dfn class="enum" id="llvm::MCOI::OperandType::OPERAND_GENERIC_4" title='llvm::MCOI::OperandType::OPERAND_GENERIC_4' data-ref="llvm::MCOI::OperandType::OPERAND_GENERIC_4">OPERAND_GENERIC_4</dfn> = <var>10</var>,</td></tr>
<tr><th id="56">56</th><td>  <dfn class="enum" id="llvm::MCOI::OperandType::OPERAND_GENERIC_5" title='llvm::MCOI::OperandType::OPERAND_GENERIC_5' data-ref="llvm::MCOI::OperandType::OPERAND_GENERIC_5">OPERAND_GENERIC_5</dfn> = <var>11</var>,</td></tr>
<tr><th id="57">57</th><td>  <dfn class="enum" id="llvm::MCOI::OperandType::OPERAND_LAST_GENERIC" title='llvm::MCOI::OperandType::OPERAND_LAST_GENERIC' data-ref="llvm::MCOI::OperandType::OPERAND_LAST_GENERIC">OPERAND_LAST_GENERIC</dfn> = <var>11</var>,</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <dfn class="enum" id="llvm::MCOI::OperandType::OPERAND_FIRST_TARGET" title='llvm::MCOI::OperandType::OPERAND_FIRST_TARGET' data-ref="llvm::MCOI::OperandType::OPERAND_FIRST_TARGET">OPERAND_FIRST_TARGET</dfn> = <var>12</var>,</td></tr>
<tr><th id="60">60</th><td>};</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>}</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><i class="doc">/// This holds information about one operand of a machine instruction,</i></td></tr>
<tr><th id="65">65</th><td><i class="doc">/// indicating the register class for register operands, etc.</i></td></tr>
<tr><th id="66">66</th><td><b>class</b> <dfn class="type def" id="llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</dfn> {</td></tr>
<tr><th id="67">67</th><td><b>public</b>:</td></tr>
<tr><th id="68">68</th><td>  <i class="doc">/// This specifies the register class enumeration of the operand</i></td></tr>
<tr><th id="69">69</th><td><i class="doc">  /// if the operand is a register.  If isLookupPtrRegClass is set, then this is</i></td></tr>
<tr><th id="70">70</th><td><i class="doc">  /// an index that is passed to TargetRegisterInfo::getPointerRegClass(x) to</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">  /// get a dynamic register class.</i></td></tr>
<tr><th id="72">72</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="decl" id="llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass">RegClass</dfn>;</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <i class="doc">/// These are flags from the MCOI::OperandFlags enum.</i></td></tr>
<tr><th id="75">75</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::MCOperandInfo::Flags" title='llvm::MCOperandInfo::Flags' data-ref="llvm::MCOperandInfo::Flags">Flags</dfn>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <i class="doc">/// Information about the type of the operand.</i></td></tr>
<tr><th id="78">78</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</dfn>;</td></tr>
<tr><th id="79">79</th><td>  <i class="doc">/// The lower 16 bits are used to specify which constraints are set.</i></td></tr>
<tr><th id="80">80</th><td><i class="doc">  /// The higher 16 bits are used to specify the value of constraints (4 bits</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">  /// each).</i></td></tr>
<tr><th id="82">82</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="llvm::MCOperandInfo::Constraints" title='llvm::MCOperandInfo::Constraints' data-ref="llvm::MCOperandInfo::Constraints">Constraints</dfn>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <i class="doc">/// Set if this operand is a pointer value and it requires a callback</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">  /// to look up its register class.</i></td></tr>
<tr><th id="86">86</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MCOperandInfo19isLookupPtrRegClassEv" title='llvm::MCOperandInfo::isLookupPtrRegClass' data-ref="_ZNK4llvm13MCOperandInfo19isLookupPtrRegClassEv">isLookupPtrRegClass</dfn>() <em>const</em> {</td></tr>
<tr><th id="87">87</th><td>    <b>return</b> <a class="member" href="#llvm::MCOperandInfo::Flags" title='llvm::MCOperandInfo::Flags' data-ref="llvm::MCOperandInfo::Flags">Flags</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">MCOI::</span><a class="enum" href="#llvm::MCOI::OperandFlags::LookupPtrRegClass" title='llvm::MCOI::OperandFlags::LookupPtrRegClass' data-ref="llvm::MCOI::OperandFlags::LookupPtrRegClass">LookupPtrRegClass</a>);</td></tr>
<tr><th id="88">88</th><td>  }</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <i class="doc">/// Set if this is one of the operands that made up of the predicate</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">  /// operand that controls an isPredicable() instruction.</i></td></tr>
<tr><th id="92">92</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MCOperandInfo11isPredicateEv" title='llvm::MCOperandInfo::isPredicate' data-ref="_ZNK4llvm13MCOperandInfo11isPredicateEv">isPredicate</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCOperandInfo::Flags" title='llvm::MCOperandInfo::Flags' data-ref="llvm::MCOperandInfo::Flags">Flags</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">MCOI::</span><a class="enum" href="#llvm::MCOI::OperandFlags::Predicate" title='llvm::MCOI::OperandFlags::Predicate' data-ref="llvm::MCOI::OperandFlags::Predicate">Predicate</a>); }</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <i class="doc">/// Set if this operand is a optional def.</i></td></tr>
<tr><th id="95">95</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MCOperandInfo13isOptionalDefEv" title='llvm::MCOperandInfo::isOptionalDef' data-ref="_ZNK4llvm13MCOperandInfo13isOptionalDefEv">isOptionalDef</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCOperandInfo::Flags" title='llvm::MCOperandInfo::Flags' data-ref="llvm::MCOperandInfo::Flags">Flags</a> &amp; (<var>1</var> &lt;&lt; <span class="namespace">MCOI::</span><a class="enum" href="#llvm::MCOI::OperandFlags::OptionalDef" title='llvm::MCOI::OperandFlags::OptionalDef' data-ref="llvm::MCOI::OperandFlags::OptionalDef">OptionalDef</a>); }</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13MCOperandInfo13isGenericTypeEv" title='llvm::MCOperandInfo::isGenericType' data-ref="_ZNK4llvm13MCOperandInfo13isGenericTypeEv">isGenericType</dfn>() <em>const</em> {</td></tr>
<tr><th id="98">98</th><td>    <b>return</b> <a class="member" href="#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a> &gt;= <span class="namespace">MCOI::</span><a class="enum" href="#llvm::MCOI::OperandType::OPERAND_FIRST_GENERIC" title='llvm::MCOI::OperandType::OPERAND_FIRST_GENERIC' data-ref="llvm::MCOI::OperandType::OPERAND_FIRST_GENERIC">OPERAND_FIRST_GENERIC</a> &amp;&amp;</td></tr>
<tr><th id="99">99</th><td>           <a class="member" href="#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a> &lt;= <span class="namespace">MCOI::</span><a class="enum" href="#llvm::MCOI::OperandType::OPERAND_LAST_GENERIC" title='llvm::MCOI::OperandType::OPERAND_LAST_GENERIC' data-ref="llvm::MCOI::OperandType::OPERAND_LAST_GENERIC">OPERAND_LAST_GENERIC</a>;</td></tr>
<tr><th id="100">100</th><td>  }</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13MCOperandInfo19getGenericTypeIndexEv" title='llvm::MCOperandInfo::getGenericTypeIndex' data-ref="_ZNK4llvm13MCOperandInfo19getGenericTypeIndexEv">getGenericTypeIndex</dfn>() <em>const</em> {</td></tr>
<tr><th id="103">103</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isGenericType() &amp;&amp; &quot;non-generic types don&apos;t have an index&quot;) ? void (0) : __assert_fail (&quot;isGenericType() &amp;&amp; \&quot;non-generic types don&apos;t have an index\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/MC/MCInstrDesc.h&quot;, 103, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm13MCOperandInfo13isGenericTypeEv" title='llvm::MCOperandInfo::isGenericType' data-ref="_ZNK4llvm13MCOperandInfo13isGenericTypeEv">isGenericType</a>() &amp;&amp; <q>"non-generic types don't have an index"</q>);</td></tr>
<tr><th id="104">104</th><td>    <b>return</b> <a class="member" href="#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a> - <span class="namespace">MCOI::</span><a class="enum" href="#llvm::MCOI::OperandType::OPERAND_FIRST_GENERIC" title='llvm::MCOI::OperandType::OPERAND_FIRST_GENERIC' data-ref="llvm::MCOI::OperandType::OPERAND_FIRST_GENERIC">OPERAND_FIRST_GENERIC</a>;</td></tr>
<tr><th id="105">105</th><td>  }</td></tr>
<tr><th id="106">106</th><td>};</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="109">109</th><td><i>// Machine Instruction Flags and Description</i></td></tr>
<tr><th id="110">110</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><b>namespace</b> <span class="namespace">MCID</span> {</td></tr>
<tr><th id="113">113</th><td><i class="doc">/// These should be considered private to the implementation of the</i></td></tr>
<tr><th id="114">114</th><td><i class="doc">/// MCInstrDesc class.  Clients should use the predicate methods on MCInstrDesc,</i></td></tr>
<tr><th id="115">115</th><td><i class="doc">/// not use these directly.  These all correspond to bitfields in the</i></td></tr>
<tr><th id="116">116</th><td><i class="doc">/// MCInstrDesc::Flags field.</i></td></tr>
<tr><th id="117">117</th><td><b>enum</b> <dfn class="type def" id="llvm::MCID::Flag" title='llvm::MCID::Flag' data-ref="llvm::MCID::Flag">Flag</dfn> {</td></tr>
<tr><th id="118">118</th><td>  <dfn class="enum" id="llvm::MCID::Flag::Variadic" title='llvm::MCID::Flag::Variadic' data-ref="llvm::MCID::Flag::Variadic">Variadic</dfn> = <var>0</var>,</td></tr>
<tr><th id="119">119</th><td>  <dfn class="enum" id="llvm::MCID::Flag::HasOptionalDef" title='llvm::MCID::Flag::HasOptionalDef' data-ref="llvm::MCID::Flag::HasOptionalDef">HasOptionalDef</dfn>,</td></tr>
<tr><th id="120">120</th><td>  <dfn class="enum" id="llvm::MCID::Flag::Pseudo" title='llvm::MCID::Flag::Pseudo' data-ref="llvm::MCID::Flag::Pseudo">Pseudo</dfn>,</td></tr>
<tr><th id="121">121</th><td>  <dfn class="enum" id="llvm::MCID::Flag::Return" title='llvm::MCID::Flag::Return' data-ref="llvm::MCID::Flag::Return">Return</dfn>,</td></tr>
<tr><th id="122">122</th><td>  <dfn class="enum" id="llvm::MCID::Flag::EHScopeReturn" title='llvm::MCID::Flag::EHScopeReturn' data-ref="llvm::MCID::Flag::EHScopeReturn">EHScopeReturn</dfn>,</td></tr>
<tr><th id="123">123</th><td>  <dfn class="enum" id="llvm::MCID::Flag::Call" title='llvm::MCID::Flag::Call' data-ref="llvm::MCID::Flag::Call">Call</dfn>,</td></tr>
<tr><th id="124">124</th><td>  <dfn class="enum" id="llvm::MCID::Flag::Barrier" title='llvm::MCID::Flag::Barrier' data-ref="llvm::MCID::Flag::Barrier">Barrier</dfn>,</td></tr>
<tr><th id="125">125</th><td>  <dfn class="enum" id="llvm::MCID::Flag::Terminator" title='llvm::MCID::Flag::Terminator' data-ref="llvm::MCID::Flag::Terminator">Terminator</dfn>,</td></tr>
<tr><th id="126">126</th><td>  <dfn class="enum" id="llvm::MCID::Flag::Branch" title='llvm::MCID::Flag::Branch' data-ref="llvm::MCID::Flag::Branch">Branch</dfn>,</td></tr>
<tr><th id="127">127</th><td>  <dfn class="enum" id="llvm::MCID::Flag::IndirectBranch" title='llvm::MCID::Flag::IndirectBranch' data-ref="llvm::MCID::Flag::IndirectBranch">IndirectBranch</dfn>,</td></tr>
<tr><th id="128">128</th><td>  <dfn class="enum" id="llvm::MCID::Flag::Compare" title='llvm::MCID::Flag::Compare' data-ref="llvm::MCID::Flag::Compare">Compare</dfn>,</td></tr>
<tr><th id="129">129</th><td>  <dfn class="enum" id="llvm::MCID::Flag::MoveImm" title='llvm::MCID::Flag::MoveImm' data-ref="llvm::MCID::Flag::MoveImm">MoveImm</dfn>,</td></tr>
<tr><th id="130">130</th><td>  <dfn class="enum" id="llvm::MCID::Flag::MoveReg" title='llvm::MCID::Flag::MoveReg' data-ref="llvm::MCID::Flag::MoveReg">MoveReg</dfn>,</td></tr>
<tr><th id="131">131</th><td>  <dfn class="enum" id="llvm::MCID::Flag::Bitcast" title='llvm::MCID::Flag::Bitcast' data-ref="llvm::MCID::Flag::Bitcast">Bitcast</dfn>,</td></tr>
<tr><th id="132">132</th><td>  <dfn class="enum" id="llvm::MCID::Flag::Select" title='llvm::MCID::Flag::Select' data-ref="llvm::MCID::Flag::Select">Select</dfn>,</td></tr>
<tr><th id="133">133</th><td>  <dfn class="enum" id="llvm::MCID::Flag::DelaySlot" title='llvm::MCID::Flag::DelaySlot' data-ref="llvm::MCID::Flag::DelaySlot">DelaySlot</dfn>,</td></tr>
<tr><th id="134">134</th><td>  <dfn class="enum" id="llvm::MCID::Flag::FoldableAsLoad" title='llvm::MCID::Flag::FoldableAsLoad' data-ref="llvm::MCID::Flag::FoldableAsLoad">FoldableAsLoad</dfn>,</td></tr>
<tr><th id="135">135</th><td>  <dfn class="enum" id="llvm::MCID::Flag::MayLoad" title='llvm::MCID::Flag::MayLoad' data-ref="llvm::MCID::Flag::MayLoad">MayLoad</dfn>,</td></tr>
<tr><th id="136">136</th><td>  <dfn class="enum" id="llvm::MCID::Flag::MayStore" title='llvm::MCID::Flag::MayStore' data-ref="llvm::MCID::Flag::MayStore">MayStore</dfn>,</td></tr>
<tr><th id="137">137</th><td>  <dfn class="enum" id="llvm::MCID::Flag::MayRaiseFPException" title='llvm::MCID::Flag::MayRaiseFPException' data-ref="llvm::MCID::Flag::MayRaiseFPException">MayRaiseFPException</dfn>,</td></tr>
<tr><th id="138">138</th><td>  <dfn class="enum" id="llvm::MCID::Flag::Predicable" title='llvm::MCID::Flag::Predicable' data-ref="llvm::MCID::Flag::Predicable">Predicable</dfn>,</td></tr>
<tr><th id="139">139</th><td>  <dfn class="enum" id="llvm::MCID::Flag::NotDuplicable" title='llvm::MCID::Flag::NotDuplicable' data-ref="llvm::MCID::Flag::NotDuplicable">NotDuplicable</dfn>,</td></tr>
<tr><th id="140">140</th><td>  <dfn class="enum" id="llvm::MCID::Flag::UnmodeledSideEffects" title='llvm::MCID::Flag::UnmodeledSideEffects' data-ref="llvm::MCID::Flag::UnmodeledSideEffects">UnmodeledSideEffects</dfn>,</td></tr>
<tr><th id="141">141</th><td>  <dfn class="enum" id="llvm::MCID::Flag::Commutable" title='llvm::MCID::Flag::Commutable' data-ref="llvm::MCID::Flag::Commutable">Commutable</dfn>,</td></tr>
<tr><th id="142">142</th><td>  <dfn class="enum" id="llvm::MCID::Flag::ConvertibleTo3Addr" title='llvm::MCID::Flag::ConvertibleTo3Addr' data-ref="llvm::MCID::Flag::ConvertibleTo3Addr">ConvertibleTo3Addr</dfn>,</td></tr>
<tr><th id="143">143</th><td>  <dfn class="enum" id="llvm::MCID::Flag::UsesCustomInserter" title='llvm::MCID::Flag::UsesCustomInserter' data-ref="llvm::MCID::Flag::UsesCustomInserter">UsesCustomInserter</dfn>,</td></tr>
<tr><th id="144">144</th><td>  <dfn class="enum" id="llvm::MCID::Flag::HasPostISelHook" title='llvm::MCID::Flag::HasPostISelHook' data-ref="llvm::MCID::Flag::HasPostISelHook">HasPostISelHook</dfn>,</td></tr>
<tr><th id="145">145</th><td>  <dfn class="enum" id="llvm::MCID::Flag::Rematerializable" title='llvm::MCID::Flag::Rematerializable' data-ref="llvm::MCID::Flag::Rematerializable">Rematerializable</dfn>,</td></tr>
<tr><th id="146">146</th><td>  <dfn class="enum" id="llvm::MCID::Flag::CheapAsAMove" title='llvm::MCID::Flag::CheapAsAMove' data-ref="llvm::MCID::Flag::CheapAsAMove">CheapAsAMove</dfn>,</td></tr>
<tr><th id="147">147</th><td>  <dfn class="enum" id="llvm::MCID::Flag::ExtraSrcRegAllocReq" title='llvm::MCID::Flag::ExtraSrcRegAllocReq' data-ref="llvm::MCID::Flag::ExtraSrcRegAllocReq">ExtraSrcRegAllocReq</dfn>,</td></tr>
<tr><th id="148">148</th><td>  <dfn class="enum" id="llvm::MCID::Flag::ExtraDefRegAllocReq" title='llvm::MCID::Flag::ExtraDefRegAllocReq' data-ref="llvm::MCID::Flag::ExtraDefRegAllocReq">ExtraDefRegAllocReq</dfn>,</td></tr>
<tr><th id="149">149</th><td>  <dfn class="enum" id="llvm::MCID::Flag::RegSequence" title='llvm::MCID::Flag::RegSequence' data-ref="llvm::MCID::Flag::RegSequence">RegSequence</dfn>,</td></tr>
<tr><th id="150">150</th><td>  <dfn class="enum" id="llvm::MCID::Flag::ExtractSubreg" title='llvm::MCID::Flag::ExtractSubreg' data-ref="llvm::MCID::Flag::ExtractSubreg">ExtractSubreg</dfn>,</td></tr>
<tr><th id="151">151</th><td>  <dfn class="enum" id="llvm::MCID::Flag::InsertSubreg" title='llvm::MCID::Flag::InsertSubreg' data-ref="llvm::MCID::Flag::InsertSubreg">InsertSubreg</dfn>,</td></tr>
<tr><th id="152">152</th><td>  <dfn class="enum" id="llvm::MCID::Flag::Convergent" title='llvm::MCID::Flag::Convergent' data-ref="llvm::MCID::Flag::Convergent">Convergent</dfn>,</td></tr>
<tr><th id="153">153</th><td>  <dfn class="enum" id="llvm::MCID::Flag::Add" title='llvm::MCID::Flag::Add' data-ref="llvm::MCID::Flag::Add">Add</dfn>,</td></tr>
<tr><th id="154">154</th><td>  <dfn class="enum" id="llvm::MCID::Flag::Trap" title='llvm::MCID::Flag::Trap' data-ref="llvm::MCID::Flag::Trap">Trap</dfn>,</td></tr>
<tr><th id="155">155</th><td>  <dfn class="enum" id="llvm::MCID::Flag::VariadicOpsAreDefs" title='llvm::MCID::Flag::VariadicOpsAreDefs' data-ref="llvm::MCID::Flag::VariadicOpsAreDefs">VariadicOpsAreDefs</dfn>,</td></tr>
<tr><th id="156">156</th><td>};</td></tr>
<tr><th id="157">157</th><td>}</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><i class="doc">/// Describe properties that are true of each instruction in the target</i></td></tr>
<tr><th id="160">160</th><td><i class="doc">/// description file.  This captures information about side effects, register</i></td></tr>
<tr><th id="161">161</th><td><i class="doc">/// use and many other things.  There is one instance of this struct for each</i></td></tr>
<tr><th id="162">162</th><td><i class="doc">/// target instruction class, and the MachineInstr class points to this struct</i></td></tr>
<tr><th id="163">163</th><td><i class="doc">/// directly to describe itself.</i></td></tr>
<tr><th id="164">164</th><td><b>class</b> <dfn class="type def" id="llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</dfn> {</td></tr>
<tr><th id="165">165</th><td><b>public</b>:</td></tr>
<tr><th id="166">166</th><td>  <em>unsigned</em> <em>short</em> <dfn class="decl" id="llvm::MCInstrDesc::Opcode" title='llvm::MCInstrDesc::Opcode' data-ref="llvm::MCInstrDesc::Opcode">Opcode</dfn>;         <i>// The opcode number</i></td></tr>
<tr><th id="167">167</th><td>  <em>unsigned</em> <em>short</em> <dfn class="decl" id="llvm::MCInstrDesc::NumOperands" title='llvm::MCInstrDesc::NumOperands' data-ref="llvm::MCInstrDesc::NumOperands">NumOperands</dfn>;    <i>// Num of args (may be more if variable_ops)</i></td></tr>
<tr><th id="168">168</th><td>  <em>unsigned</em> <em>char</em> <dfn class="decl" id="llvm::MCInstrDesc::NumDefs" title='llvm::MCInstrDesc::NumDefs' data-ref="llvm::MCInstrDesc::NumDefs">NumDefs</dfn>;         <i>// Num of args that are definitions</i></td></tr>
<tr><th id="169">169</th><td>  <em>unsigned</em> <em>char</em> <dfn class="decl" id="llvm::MCInstrDesc::Size" title='llvm::MCInstrDesc::Size' data-ref="llvm::MCInstrDesc::Size">Size</dfn>;            <i>// Number of bytes in encoding.</i></td></tr>
<tr><th id="170">170</th><td>  <em>unsigned</em> <em>short</em> <dfn class="decl" id="llvm::MCInstrDesc::SchedClass" title='llvm::MCInstrDesc::SchedClass' data-ref="llvm::MCInstrDesc::SchedClass">SchedClass</dfn>;     <i>// enum identifying instr sched class</i></td></tr>
<tr><th id="171">171</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</dfn>;                <i>// Flags identifying machine instr class</i></td></tr>
<tr><th id="172">172</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</dfn>;              <i>// Target Specific Flag values</i></td></tr>
<tr><th id="173">173</th><td>  <em>const</em> <a class="typedef" href="MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="decl" id="llvm::MCInstrDesc::ImplicitUses" title='llvm::MCInstrDesc::ImplicitUses' data-ref="llvm::MCInstrDesc::ImplicitUses">ImplicitUses</dfn>; <i>// Registers implicitly read by this instr</i></td></tr>
<tr><th id="174">174</th><td>  <em>const</em> <a class="typedef" href="MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="decl" id="llvm::MCInstrDesc::ImplicitDefs" title='llvm::MCInstrDesc::ImplicitDefs' data-ref="llvm::MCInstrDesc::ImplicitDefs">ImplicitDefs</dfn>; <i>// Registers implicitly defined by this instr</i></td></tr>
<tr><th id="175">175</th><td>  <em>const</em> <a class="type" href="#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> *<dfn class="decl" id="llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</dfn>;   <i>// 'NumOperands' entries about operands</i></td></tr>
<tr><th id="176">176</th><td>  <i>// Subtarget feature that this is deprecated on, if any</i></td></tr>
<tr><th id="177">177</th><td><i>  // -1 implies this is not deprecated by any single feature. It may still be</i></td></tr>
<tr><th id="178">178</th><td><i>  // deprecated due to a "complex" reason, below.</i></td></tr>
<tr><th id="179">179</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl" id="llvm::MCInstrDesc::DeprecatedFeature" title='llvm::MCInstrDesc::DeprecatedFeature' data-ref="llvm::MCInstrDesc::DeprecatedFeature">DeprecatedFeature</dfn>;</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <i>// A complex method to determine if a certain instruction is deprecated or</i></td></tr>
<tr><th id="182">182</th><td><i>  // not, and return the reason for deprecation.</i></td></tr>
<tr><th id="183">183</th><td>  <em>bool</em> (*<dfn class="decl" id="llvm::MCInstrDesc::ComplexDeprecationInfo" title='llvm::MCInstrDesc::ComplexDeprecationInfo' data-ref="llvm::MCInstrDesc::ComplexDeprecationInfo">ComplexDeprecationInfo</dfn>)(<a class="type" href="MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;, <em>const</em> <a class="type" href="#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;,</td></tr>
<tr><th id="184">184</th><td>                                 <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;);</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <i class="doc">/// Returns the value of the specific constraint if</i></td></tr>
<tr><th id="187">187</th><td><i class="doc">  /// it is set. Returns -1 if it is not set.</i></td></tr>
<tr><th id="188">188</th><td>  <em>int</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="494OpNum" title='OpNum' data-type='unsigned int' data-ref="494OpNum">OpNum</dfn>,</td></tr>
<tr><th id="189">189</th><td>                           <span class="namespace">MCOI::</span><a class="type" href="#llvm::MCOI::OperandConstraint" title='llvm::MCOI::OperandConstraint' data-ref="llvm::MCOI::OperandConstraint">OperandConstraint</a> <dfn class="local col5 decl" id="495Constraint" title='Constraint' data-type='MCOI::OperandConstraint' data-ref="495Constraint">Constraint</dfn>) <em>const</em> {</td></tr>
<tr><th id="190">190</th><td>    <b>if</b> (<a class="local col4 ref" href="#494OpNum" title='OpNum' data-ref="494OpNum">OpNum</a> &lt; <a class="member" href="#llvm::MCInstrDesc::NumOperands" title='llvm::MCInstrDesc::NumOperands' data-ref="llvm::MCInstrDesc::NumOperands">NumOperands</a> &amp;&amp;</td></tr>
<tr><th id="191">191</th><td>        (<a class="member" href="#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col4 ref" href="#494OpNum" title='OpNum' data-ref="494OpNum">OpNum</a>].<a class="ref" href="#llvm::MCOperandInfo::Constraints" title='llvm::MCOperandInfo::Constraints' data-ref="llvm::MCOperandInfo::Constraints">Constraints</a> &amp; (<var>1</var> &lt;&lt; <a class="local col5 ref" href="#495Constraint" title='Constraint' data-ref="495Constraint">Constraint</a>))) {</td></tr>
<tr><th id="192">192</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="496Pos" title='Pos' data-type='unsigned int' data-ref="496Pos">Pos</dfn> = <var>16</var> + <a class="local col5 ref" href="#495Constraint" title='Constraint' data-ref="495Constraint">Constraint</a> * <var>4</var>;</td></tr>
<tr><th id="193">193</th><td>      <b>return</b> (<em>int</em>)(<a class="member" href="#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col4 ref" href="#494OpNum" title='OpNum' data-ref="494OpNum">OpNum</a>].<a class="ref" href="#llvm::MCOperandInfo::Constraints" title='llvm::MCOperandInfo::Constraints' data-ref="llvm::MCOperandInfo::Constraints">Constraints</a> &gt;&gt; <a class="local col6 ref" href="#496Pos" title='Pos' data-ref="496Pos">Pos</a>) &amp; <var>0xf</var>;</td></tr>
<tr><th id="194">194</th><td>    }</td></tr>
<tr><th id="195">195</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="196">196</th><td>  }</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <i class="doc">/// Returns true if a certain instruction is deprecated and if so</i></td></tr>
<tr><th id="199">199</th><td><i class="doc">  /// returns the reason in<span class="command"> \p</span> <span class="arg">Info.</span></i></td></tr>
<tr><th id="200">200</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11MCInstrDesc17getDeprecatedInfoERNS_6MCInstERKNS_15MCSubtargetInfoERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::MCInstrDesc::getDeprecatedInfo' data-ref="_ZNK4llvm11MCInstrDesc17getDeprecatedInfoERNS_6MCInstERKNS_15MCSubtargetInfoERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">getDeprecatedInfo</dfn>(<a class="type" href="MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="497MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="497MI">MI</dfn>, <em>const</em> <a class="type" href="#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="498STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="498STI">STI</dfn>,</td></tr>
<tr><th id="201">201</th><td>                         <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col9 decl" id="499Info" title='Info' data-type='std::string &amp;' data-ref="499Info">Info</dfn>) <em>const</em>;</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <i class="doc">/// Return the opcode number for this descriptor.</i></td></tr>
<tr><th id="204">204</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Opcode" title='llvm::MCInstrDesc::Opcode' data-ref="llvm::MCInstrDesc::Opcode">Opcode</a>; }</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <i class="doc">/// Return the number of declared MachineOperands for this</i></td></tr>
<tr><th id="207">207</th><td><i class="doc">  /// MachineInstruction.  Note that variadic (isVariadic() returns true)</i></td></tr>
<tr><th id="208">208</th><td><i class="doc">  /// instructions may have additional operands at the end of the list, and note</i></td></tr>
<tr><th id="209">209</th><td><i class="doc">  /// that the machine instruction may include implicit register def/uses as</i></td></tr>
<tr><th id="210">210</th><td><i class="doc">  /// well.</i></td></tr>
<tr><th id="211">211</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::NumOperands" title='llvm::MCInstrDesc::NumOperands' data-ref="llvm::MCInstrDesc::NumOperands">NumOperands</a>; }</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MCInstrDesc::const_opInfo_iterator" title='llvm::MCInstrDesc::const_opInfo_iterator' data-type='const llvm::MCOperandInfo *' data-ref="llvm::MCInstrDesc::const_opInfo_iterator">const_opInfo_iterator</dfn> = <em>const</em> <a class="type" href="#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> *;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <a class="typedef" href="#llvm::MCInstrDesc::const_opInfo_iterator" title='llvm::MCInstrDesc::const_opInfo_iterator' data-type='const llvm::MCOperandInfo *' data-ref="llvm::MCInstrDesc::const_opInfo_iterator">const_opInfo_iterator</a> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc12opInfo_beginEv" title='llvm::MCInstrDesc::opInfo_begin' data-ref="_ZNK4llvm11MCInstrDesc12opInfo_beginEv">opInfo_begin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>; }</td></tr>
<tr><th id="216">216</th><td>  <a class="typedef" href="#llvm::MCInstrDesc::const_opInfo_iterator" title='llvm::MCInstrDesc::const_opInfo_iterator' data-type='const llvm::MCOperandInfo *' data-ref="llvm::MCInstrDesc::const_opInfo_iterator">const_opInfo_iterator</a> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc10opInfo_endEv" title='llvm::MCInstrDesc::opInfo_end' data-ref="_ZNK4llvm11MCInstrDesc10opInfo_endEv">opInfo_end</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a> + <a class="member" href="#llvm::MCInstrDesc::NumOperands" title='llvm::MCInstrDesc::NumOperands' data-ref="llvm::MCInstrDesc::NumOperands">NumOperands</a>; }</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MCInstrDesc::const_opInfo_iterator" title='llvm::MCInstrDesc::const_opInfo_iterator' data-type='const llvm::MCOperandInfo *' data-ref="llvm::MCInstrDesc::const_opInfo_iterator">const_opInfo_iterator</a>&gt; <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc8operandsEv" title='llvm::MCInstrDesc::operands' data-ref="_ZNK4llvm11MCInstrDesc8operandsEv">operands</dfn>() <em>const</em> {</td></tr>
<tr><th id="219">219</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm11MCInstrDesc12opInfo_beginEv" title='llvm::MCInstrDesc::opInfo_begin' data-ref="_ZNK4llvm11MCInstrDesc12opInfo_beginEv">opInfo_begin</a>(), <a class="member" href="#_ZNK4llvm11MCInstrDesc10opInfo_endEv" title='llvm::MCInstrDesc::opInfo_end' data-ref="_ZNK4llvm11MCInstrDesc10opInfo_endEv">opInfo_end</a>());</td></tr>
<tr><th id="220">220</th><td>  }</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <i class="doc">/// Return the number of MachineOperands that are register</i></td></tr>
<tr><th id="223">223</th><td><i class="doc">  /// definitions.  Register definitions always occur at the start of the</i></td></tr>
<tr><th id="224">224</th><td><i class="doc">  /// machine operand list.  This is the number of "outs" in the .td file,</i></td></tr>
<tr><th id="225">225</th><td><i class="doc">  /// and does not include implicit defs.</i></td></tr>
<tr><th id="226">226</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::NumDefs" title='llvm::MCInstrDesc::NumDefs' data-ref="llvm::MCInstrDesc::NumDefs">NumDefs</a>; }</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <i class="doc">/// Return flags of this instruction.</i></td></tr>
<tr><th id="229">229</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc8getFlagsEv" title='llvm::MCInstrDesc::getFlags' data-ref="_ZNK4llvm11MCInstrDesc8getFlagsEv">getFlags</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a>; }</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <i class="doc">/// Return true if this instruction can have a variable number of</i></td></tr>
<tr><th id="232">232</th><td><i class="doc">  /// operands.  In this case, the variable operands will be after the normal</i></td></tr>
<tr><th id="233">233</th><td><i class="doc">  /// operands but before the implicit definitions and uses (if any are</i></td></tr>
<tr><th id="234">234</th><td><i class="doc">  /// present).</i></td></tr>
<tr><th id="235">235</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc10isVariadicEv" title='llvm::MCInstrDesc::isVariadic' data-ref="_ZNK4llvm11MCInstrDesc10isVariadicEv">isVariadic</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::Variadic" title='llvm::MCID::Flag::Variadic' data-ref="llvm::MCID::Flag::Variadic">Variadic</a>); }</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <i class="doc">/// Set if this instruction has an optional definition, e.g.</i></td></tr>
<tr><th id="238">238</th><td><i class="doc">  /// ARM instructions which can set condition code if 's' bit is set.</i></td></tr>
<tr><th id="239">239</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc14hasOptionalDefEv" title='llvm::MCInstrDesc::hasOptionalDef' data-ref="_ZNK4llvm11MCInstrDesc14hasOptionalDefEv">hasOptionalDef</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::HasOptionalDef" title='llvm::MCID::Flag::HasOptionalDef' data-ref="llvm::MCID::Flag::HasOptionalDef">HasOptionalDef</a>); }</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <i class="doc">/// Return true if this is a pseudo instruction that doesn't</i></td></tr>
<tr><th id="242">242</th><td><i class="doc">  /// correspond to a real machine instruction.</i></td></tr>
<tr><th id="243">243</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc8isPseudoEv" title='llvm::MCInstrDesc::isPseudo' data-ref="_ZNK4llvm11MCInstrDesc8isPseudoEv">isPseudo</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::Pseudo" title='llvm::MCID::Flag::Pseudo' data-ref="llvm::MCID::Flag::Pseudo">Pseudo</a>); }</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <i class="doc">/// Return true if the instruction is a return.</i></td></tr>
<tr><th id="246">246</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc8isReturnEv" title='llvm::MCInstrDesc::isReturn' data-ref="_ZNK4llvm11MCInstrDesc8isReturnEv">isReturn</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::Return" title='llvm::MCID::Flag::Return' data-ref="llvm::MCID::Flag::Return">Return</a>); }</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <i class="doc">/// Return true if the instruction is an add instruction.</i></td></tr>
<tr><th id="249">249</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc5isAddEv" title='llvm::MCInstrDesc::isAdd' data-ref="_ZNK4llvm11MCInstrDesc5isAddEv">isAdd</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::Add" title='llvm::MCID::Flag::Add' data-ref="llvm::MCID::Flag::Add">Add</a>); }</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <i class="doc">/// Return true if this instruction is a trap.</i></td></tr>
<tr><th id="252">252</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc6isTrapEv" title='llvm::MCInstrDesc::isTrap' data-ref="_ZNK4llvm11MCInstrDesc6isTrapEv">isTrap</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::Trap" title='llvm::MCID::Flag::Trap' data-ref="llvm::MCID::Flag::Trap">Trap</a>); }</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <i class="doc">/// Return true if the instruction is a register to register move.</i></td></tr>
<tr><th id="255">255</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc9isMoveRegEv" title='llvm::MCInstrDesc::isMoveReg' data-ref="_ZNK4llvm11MCInstrDesc9isMoveRegEv">isMoveReg</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::MoveReg" title='llvm::MCID::Flag::MoveReg' data-ref="llvm::MCID::Flag::MoveReg">MoveReg</a>); }</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <i class="doc">///  Return true if the instruction is a call.</i></td></tr>
<tr><th id="258">258</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc6isCallEv" title='llvm::MCInstrDesc::isCall' data-ref="_ZNK4llvm11MCInstrDesc6isCallEv">isCall</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::Call" title='llvm::MCID::Flag::Call' data-ref="llvm::MCID::Flag::Call">Call</a>); }</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <i class="doc">/// Returns true if the specified instruction stops control flow</i></td></tr>
<tr><th id="261">261</th><td><i class="doc">  /// from executing the instruction immediately following it.  Examples include</i></td></tr>
<tr><th id="262">262</th><td><i class="doc">  /// unconditional branches and return instructions.</i></td></tr>
<tr><th id="263">263</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc9isBarrierEv" title='llvm::MCInstrDesc::isBarrier' data-ref="_ZNK4llvm11MCInstrDesc9isBarrierEv">isBarrier</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::Barrier" title='llvm::MCID::Flag::Barrier' data-ref="llvm::MCID::Flag::Barrier">Barrier</a>); }</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <i class="doc">/// Returns true if this instruction part of the terminator for</i></td></tr>
<tr><th id="266">266</th><td><i class="doc">  /// a basic block.  Typically this is things like return and branch</i></td></tr>
<tr><th id="267">267</th><td><i class="doc">  /// instructions.</i></td></tr>
<tr><th id="268">268</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="269">269</th><td><i class="doc">  /// Various passes use this to insert code into the bottom of a basic block,</i></td></tr>
<tr><th id="270">270</th><td><i class="doc">  /// but before control flow occurs.</i></td></tr>
<tr><th id="271">271</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc12isTerminatorEv" title='llvm::MCInstrDesc::isTerminator' data-ref="_ZNK4llvm11MCInstrDesc12isTerminatorEv">isTerminator</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::Terminator" title='llvm::MCID::Flag::Terminator' data-ref="llvm::MCID::Flag::Terminator">Terminator</a>); }</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <i class="doc">/// Returns true if this is a conditional, unconditional, or</i></td></tr>
<tr><th id="274">274</th><td><i class="doc">  /// indirect branch.  Predicates below can be used to discriminate between</i></td></tr>
<tr><th id="275">275</th><td><i class="doc">  /// these cases, and the TargetInstrInfo::AnalyzeBranch method can be used to</i></td></tr>
<tr><th id="276">276</th><td><i class="doc">  /// get more information.</i></td></tr>
<tr><th id="277">277</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc8isBranchEv" title='llvm::MCInstrDesc::isBranch' data-ref="_ZNK4llvm11MCInstrDesc8isBranchEv">isBranch</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::Branch" title='llvm::MCID::Flag::Branch' data-ref="llvm::MCID::Flag::Branch">Branch</a>); }</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <i class="doc">/// Return true if this is an indirect branch, such as a</i></td></tr>
<tr><th id="280">280</th><td><i class="doc">  /// branch through a register.</i></td></tr>
<tr><th id="281">281</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc16isIndirectBranchEv" title='llvm::MCInstrDesc::isIndirectBranch' data-ref="_ZNK4llvm11MCInstrDesc16isIndirectBranchEv">isIndirectBranch</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::IndirectBranch" title='llvm::MCID::Flag::IndirectBranch' data-ref="llvm::MCID::Flag::IndirectBranch">IndirectBranch</a>); }</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <i class="doc">/// Return true if this is a branch which may fall</i></td></tr>
<tr><th id="284">284</th><td><i class="doc">  /// through to the next instruction or may transfer control flow to some other</i></td></tr>
<tr><th id="285">285</th><td><i class="doc">  /// block.  The TargetInstrInfo::AnalyzeBranch method can be used to get more</i></td></tr>
<tr><th id="286">286</th><td><i class="doc">  /// information about this branch.</i></td></tr>
<tr><th id="287">287</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc19isConditionalBranchEv" title='llvm::MCInstrDesc::isConditionalBranch' data-ref="_ZNK4llvm11MCInstrDesc19isConditionalBranchEv">isConditionalBranch</dfn>() <em>const</em> {</td></tr>
<tr><th id="288">288</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11MCInstrDesc8isBranchEv" title='llvm::MCInstrDesc::isBranch' data-ref="_ZNK4llvm11MCInstrDesc8isBranchEv">isBranch</a>() &amp; !<a class="member" href="#_ZNK4llvm11MCInstrDesc9isBarrierEv" title='llvm::MCInstrDesc::isBarrier' data-ref="_ZNK4llvm11MCInstrDesc9isBarrierEv">isBarrier</a>() &amp; !<a class="member" href="#_ZNK4llvm11MCInstrDesc16isIndirectBranchEv" title='llvm::MCInstrDesc::isIndirectBranch' data-ref="_ZNK4llvm11MCInstrDesc16isIndirectBranchEv">isIndirectBranch</a>();</td></tr>
<tr><th id="289">289</th><td>  }</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <i class="doc">/// Return true if this is a branch which always</i></td></tr>
<tr><th id="292">292</th><td><i class="doc">  /// transfers control flow to some other block.  The</i></td></tr>
<tr><th id="293">293</th><td><i class="doc">  /// TargetInstrInfo::AnalyzeBranch method can be used to get more information</i></td></tr>
<tr><th id="294">294</th><td><i class="doc">  /// about this branch.</i></td></tr>
<tr><th id="295">295</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc21isUnconditionalBranchEv" title='llvm::MCInstrDesc::isUnconditionalBranch' data-ref="_ZNK4llvm11MCInstrDesc21isUnconditionalBranchEv">isUnconditionalBranch</dfn>() <em>const</em> {</td></tr>
<tr><th id="296">296</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm11MCInstrDesc8isBranchEv" title='llvm::MCInstrDesc::isBranch' data-ref="_ZNK4llvm11MCInstrDesc8isBranchEv">isBranch</a>() &amp; <a class="member" href="#_ZNK4llvm11MCInstrDesc9isBarrierEv" title='llvm::MCInstrDesc::isBarrier' data-ref="_ZNK4llvm11MCInstrDesc9isBarrierEv">isBarrier</a>() &amp; !<a class="member" href="#_ZNK4llvm11MCInstrDesc16isIndirectBranchEv" title='llvm::MCInstrDesc::isIndirectBranch' data-ref="_ZNK4llvm11MCInstrDesc16isIndirectBranchEv">isIndirectBranch</a>();</td></tr>
<tr><th id="297">297</th><td>  }</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <i class="doc">/// Return true if this is a branch or an instruction which directly</i></td></tr>
<tr><th id="300">300</th><td><i class="doc">  /// writes to the program counter. Considered 'may' affect rather than</i></td></tr>
<tr><th id="301">301</th><td><i class="doc">  /// 'does' affect as things like predication are not taken into account.</i></td></tr>
<tr><th id="302">302</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11MCInstrDesc20mayAffectControlFlowERKNS_6MCInstERKNS_14MCRegisterInfoE" title='llvm::MCInstrDesc::mayAffectControlFlow' data-ref="_ZNK4llvm11MCInstrDesc20mayAffectControlFlowERKNS_6MCInstERKNS_14MCRegisterInfoE">mayAffectControlFlow</dfn>(<em>const</em> <a class="type" href="MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="500MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="500MI">MI</dfn>, <em>const</em> <a class="type" href="MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col1 decl" id="501RI" title='RI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="501RI">RI</dfn>) <em>const</em>;</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <i class="doc">/// Return true if this instruction has a predicate operand</i></td></tr>
<tr><th id="305">305</th><td><i class="doc">  /// that controls execution. It may be set to 'always', or may be set to other</i></td></tr>
<tr><th id="306">306</th><td><i class="doc">  /// values. There are various methods in TargetInstrInfo that can be used to</i></td></tr>
<tr><th id="307">307</th><td><i class="doc">  /// control and modify the predicate in this instruction.</i></td></tr>
<tr><th id="308">308</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc12isPredicableEv" title='llvm::MCInstrDesc::isPredicable' data-ref="_ZNK4llvm11MCInstrDesc12isPredicableEv">isPredicable</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::Predicable" title='llvm::MCID::Flag::Predicable' data-ref="llvm::MCID::Flag::Predicable">Predicable</a>); }</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <i class="doc">/// Return true if this instruction is a comparison.</i></td></tr>
<tr><th id="311">311</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc9isCompareEv" title='llvm::MCInstrDesc::isCompare' data-ref="_ZNK4llvm11MCInstrDesc9isCompareEv">isCompare</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::Compare" title='llvm::MCID::Flag::Compare' data-ref="llvm::MCID::Flag::Compare">Compare</a>); }</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <i class="doc">/// Return true if this instruction is a move immediate</i></td></tr>
<tr><th id="314">314</th><td><i class="doc">  /// (including conditional moves) instruction.</i></td></tr>
<tr><th id="315">315</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc15isMoveImmediateEv" title='llvm::MCInstrDesc::isMoveImmediate' data-ref="_ZNK4llvm11MCInstrDesc15isMoveImmediateEv">isMoveImmediate</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::MoveImm" title='llvm::MCID::Flag::MoveImm' data-ref="llvm::MCID::Flag::MoveImm">MoveImm</a>); }</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <i class="doc">/// Return true if this instruction is a bitcast instruction.</i></td></tr>
<tr><th id="318">318</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc9isBitcastEv" title='llvm::MCInstrDesc::isBitcast' data-ref="_ZNK4llvm11MCInstrDesc9isBitcastEv">isBitcast</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::Bitcast" title='llvm::MCID::Flag::Bitcast' data-ref="llvm::MCID::Flag::Bitcast">Bitcast</a>); }</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <i class="doc">/// Return true if this is a select instruction.</i></td></tr>
<tr><th id="321">321</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc8isSelectEv" title='llvm::MCInstrDesc::isSelect' data-ref="_ZNK4llvm11MCInstrDesc8isSelectEv">isSelect</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::Select" title='llvm::MCID::Flag::Select' data-ref="llvm::MCID::Flag::Select">Select</a>); }</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <i class="doc">/// Return true if this instruction cannot be safely</i></td></tr>
<tr><th id="324">324</th><td><i class="doc">  /// duplicated.  For example, if the instruction has a unique labels attached</i></td></tr>
<tr><th id="325">325</th><td><i class="doc">  /// to it, duplicating it would cause multiple definition errors.</i></td></tr>
<tr><th id="326">326</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc15isNotDuplicableEv" title='llvm::MCInstrDesc::isNotDuplicable' data-ref="_ZNK4llvm11MCInstrDesc15isNotDuplicableEv">isNotDuplicable</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::NotDuplicable" title='llvm::MCID::Flag::NotDuplicable' data-ref="llvm::MCID::Flag::NotDuplicable">NotDuplicable</a>); }</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>  <i class="doc">/// Returns true if the specified instruction has a delay slot which</i></td></tr>
<tr><th id="329">329</th><td><i class="doc">  /// must be filled by the code generator.</i></td></tr>
<tr><th id="330">330</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc12hasDelaySlotEv" title='llvm::MCInstrDesc::hasDelaySlot' data-ref="_ZNK4llvm11MCInstrDesc12hasDelaySlotEv">hasDelaySlot</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::DelaySlot" title='llvm::MCID::Flag::DelaySlot' data-ref="llvm::MCID::Flag::DelaySlot">DelaySlot</a>); }</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <i class="doc">/// Return true for instructions that can be folded as memory operands</i></td></tr>
<tr><th id="333">333</th><td><i class="doc">  /// in other instructions. The most common use for this is instructions that</i></td></tr>
<tr><th id="334">334</th><td><i class="doc">  /// are simple loads from memory that don't modify the loaded value in any</i></td></tr>
<tr><th id="335">335</th><td><i class="doc">  /// way, but it can also be used for instructions that can be expressed as</i></td></tr>
<tr><th id="336">336</th><td><i class="doc">  /// constant-pool loads, such as V_SETALLONES on x86, to allow them to be</i></td></tr>
<tr><th id="337">337</th><td><i class="doc">  /// folded when it is beneficial.  This should only be set on instructions</i></td></tr>
<tr><th id="338">338</th><td><i class="doc">  /// that return a value in their only virtual register definition.</i></td></tr>
<tr><th id="339">339</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc13canFoldAsLoadEv" title='llvm::MCInstrDesc::canFoldAsLoad' data-ref="_ZNK4llvm11MCInstrDesc13canFoldAsLoadEv">canFoldAsLoad</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::FoldableAsLoad" title='llvm::MCID::Flag::FoldableAsLoad' data-ref="llvm::MCID::Flag::FoldableAsLoad">FoldableAsLoad</a>); }</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <i class="doc">/// Return true if this instruction behaves</i></td></tr>
<tr><th id="342">342</th><td><i class="doc">  /// the same way as the generic REG_SEQUENCE instructions.</i></td></tr>
<tr><th id="343">343</th><td><i class="doc">  /// E.g., on ARM,</i></td></tr>
<tr><th id="344">344</th><td><i class="doc">  /// dX VMOVDRR rY, rZ</i></td></tr>
<tr><th id="345">345</th><td><i class="doc">  /// is equivalent to</i></td></tr>
<tr><th id="346">346</th><td><i class="doc">  /// dX = REG_SEQUENCE rY, ssub_0, rZ, ssub_1.</i></td></tr>
<tr><th id="347">347</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="348">348</th><td><i class="doc">  /// Note that for the optimizers to be able to take advantage of</i></td></tr>
<tr><th id="349">349</th><td><i class="doc">  /// this property, TargetInstrInfo::getRegSequenceLikeInputs has to be</i></td></tr>
<tr><th id="350">350</th><td><i class="doc">  /// override accordingly.</i></td></tr>
<tr><th id="351">351</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc17isRegSequenceLikeEv" title='llvm::MCInstrDesc::isRegSequenceLike' data-ref="_ZNK4llvm11MCInstrDesc17isRegSequenceLikeEv">isRegSequenceLike</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::RegSequence" title='llvm::MCID::Flag::RegSequence' data-ref="llvm::MCID::Flag::RegSequence">RegSequence</a>); }</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>  <i class="doc">/// Return true if this instruction behaves</i></td></tr>
<tr><th id="354">354</th><td><i class="doc">  /// the same way as the generic EXTRACT_SUBREG instructions.</i></td></tr>
<tr><th id="355">355</th><td><i class="doc">  /// E.g., on ARM,</i></td></tr>
<tr><th id="356">356</th><td><i class="doc">  /// rX, rY VMOVRRD dZ</i></td></tr>
<tr><th id="357">357</th><td><i class="doc">  /// is equivalent to two EXTRACT_SUBREG:</i></td></tr>
<tr><th id="358">358</th><td><i class="doc">  /// rX = EXTRACT_SUBREG dZ, ssub_0</i></td></tr>
<tr><th id="359">359</th><td><i class="doc">  /// rY = EXTRACT_SUBREG dZ, ssub_1</i></td></tr>
<tr><th id="360">360</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="361">361</th><td><i class="doc">  /// Note that for the optimizers to be able to take advantage of</i></td></tr>
<tr><th id="362">362</th><td><i class="doc">  /// this property, TargetInstrInfo::getExtractSubregLikeInputs has to be</i></td></tr>
<tr><th id="363">363</th><td><i class="doc">  /// override accordingly.</i></td></tr>
<tr><th id="364">364</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc19isExtractSubregLikeEv" title='llvm::MCInstrDesc::isExtractSubregLike' data-ref="_ZNK4llvm11MCInstrDesc19isExtractSubregLikeEv">isExtractSubregLike</dfn>() <em>const</em> {</td></tr>
<tr><th id="365">365</th><td>    <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::ExtractSubreg" title='llvm::MCID::Flag::ExtractSubreg' data-ref="llvm::MCID::Flag::ExtractSubreg">ExtractSubreg</a>);</td></tr>
<tr><th id="366">366</th><td>  }</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <i class="doc">/// Return true if this instruction behaves</i></td></tr>
<tr><th id="369">369</th><td><i class="doc">  /// the same way as the generic INSERT_SUBREG instructions.</i></td></tr>
<tr><th id="370">370</th><td><i class="doc">  /// E.g., on ARM,</i></td></tr>
<tr><th id="371">371</th><td><i class="doc">  /// dX = VSETLNi32 dY, rZ, Imm</i></td></tr>
<tr><th id="372">372</th><td><i class="doc">  /// is equivalent to a INSERT_SUBREG:</i></td></tr>
<tr><th id="373">373</th><td><i class="doc">  /// dX = INSERT_SUBREG dY, rZ, translateImmToSubIdx(Imm)</i></td></tr>
<tr><th id="374">374</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="375">375</th><td><i class="doc">  /// Note that for the optimizers to be able to take advantage of</i></td></tr>
<tr><th id="376">376</th><td><i class="doc">  /// this property, TargetInstrInfo::getInsertSubregLikeInputs has to be</i></td></tr>
<tr><th id="377">377</th><td><i class="doc">  /// override accordingly.</i></td></tr>
<tr><th id="378">378</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc18isInsertSubregLikeEv" title='llvm::MCInstrDesc::isInsertSubregLike' data-ref="_ZNK4llvm11MCInstrDesc18isInsertSubregLikeEv">isInsertSubregLike</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::InsertSubreg" title='llvm::MCID::Flag::InsertSubreg' data-ref="llvm::MCID::Flag::InsertSubreg">InsertSubreg</a>); }</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <i class="doc">/// Return true if this instruction is convergent.</i></td></tr>
<tr><th id="382">382</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="383">383</th><td><i class="doc">  /// Convergent instructions may not be made control-dependent on any</i></td></tr>
<tr><th id="384">384</th><td><i class="doc">  /// additional values.</i></td></tr>
<tr><th id="385">385</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc12isConvergentEv" title='llvm::MCInstrDesc::isConvergent' data-ref="_ZNK4llvm11MCInstrDesc12isConvergentEv">isConvergent</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::Convergent" title='llvm::MCID::Flag::Convergent' data-ref="llvm::MCID::Flag::Convergent">Convergent</a>); }</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <i class="doc">/// Return true if variadic operands of this instruction are definitions.</i></td></tr>
<tr><th id="388">388</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc18variadicOpsAreDefsEv" title='llvm::MCInstrDesc::variadicOpsAreDefs' data-ref="_ZNK4llvm11MCInstrDesc18variadicOpsAreDefsEv">variadicOpsAreDefs</dfn>() <em>const</em> {</td></tr>
<tr><th id="389">389</th><td>    <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::VariadicOpsAreDefs" title='llvm::MCID::Flag::VariadicOpsAreDefs' data-ref="llvm::MCID::Flag::VariadicOpsAreDefs">VariadicOpsAreDefs</a>);</td></tr>
<tr><th id="390">390</th><td>  }</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="393">393</th><td><i>  // Side Effect Analysis</i></td></tr>
<tr><th id="394">394</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="395">395</th><td><i></i></td></tr>
<tr><th id="396">396</th><td><i>  /// Return true if this instruction could possibly read memory.</i></td></tr>
<tr><th id="397">397</th><td><i>  /// Instructions with this flag set are not necessarily simple load</i></td></tr>
<tr><th id="398">398</th><td><i>  /// instructions, they may load a value and modify it, for example.</i></td></tr>
<tr><th id="399">399</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::MayLoad" title='llvm::MCID::Flag::MayLoad' data-ref="llvm::MCID::Flag::MayLoad">MayLoad</a>); }</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <i class="doc">/// Return true if this instruction could possibly modify memory.</i></td></tr>
<tr><th id="402">402</th><td><i class="doc">  /// Instructions with this flag set are not necessarily simple store</i></td></tr>
<tr><th id="403">403</th><td><i class="doc">  /// instructions, they may store a modified value based on their operands, or</i></td></tr>
<tr><th id="404">404</th><td><i class="doc">  /// may not actually modify anything, for example.</i></td></tr>
<tr><th id="405">405</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc8mayStoreEv" title='llvm::MCInstrDesc::mayStore' data-ref="_ZNK4llvm11MCInstrDesc8mayStoreEv">mayStore</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::MayStore" title='llvm::MCID::Flag::MayStore' data-ref="llvm::MCID::Flag::MayStore">MayStore</a>); }</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <i class="doc">/// Return true if this instruction may raise a floating-point exception.</i></td></tr>
<tr><th id="408">408</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc19mayRaiseFPExceptionEv" title='llvm::MCInstrDesc::mayRaiseFPException' data-ref="_ZNK4llvm11MCInstrDesc19mayRaiseFPExceptionEv">mayRaiseFPException</dfn>() <em>const</em> {</td></tr>
<tr><th id="409">409</th><td>    <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::MayRaiseFPException" title='llvm::MCID::Flag::MayRaiseFPException' data-ref="llvm::MCID::Flag::MayRaiseFPException">MayRaiseFPException</a>);</td></tr>
<tr><th id="410">410</th><td>  }</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <i class="doc">/// Return true if this instruction has side</i></td></tr>
<tr><th id="413">413</th><td><i class="doc">  /// effects that are not modeled by other flags.  This does not return true</i></td></tr>
<tr><th id="414">414</th><td><i class="doc">  /// for instructions whose effects are captured by:</i></td></tr>
<tr><th id="415">415</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="416">416</th><td><i class="doc">  ///  1. Their operand list and implicit definition/use list.  Register use/def</i></td></tr>
<tr><th id="417">417</th><td><i class="doc">  ///     info is explicit for instructions.</i></td></tr>
<tr><th id="418">418</th><td><i class="doc">  ///  2. Memory accesses.  Use mayLoad/mayStore.</i></td></tr>
<tr><th id="419">419</th><td><i class="doc">  ///  3. Calling, branching, returning: use isCall/isReturn/isBranch.</i></td></tr>
<tr><th id="420">420</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="421">421</th><td><i class="doc">  /// Examples of side effects would be modifying 'invisible' machine state like</i></td></tr>
<tr><th id="422">422</th><td><i class="doc">  /// a control register, flushing a cache, modifying a register invisible to</i></td></tr>
<tr><th id="423">423</th><td><i class="doc">  /// LLVM, etc.</i></td></tr>
<tr><th id="424">424</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc23hasUnmodeledSideEffectsEv" title='llvm::MCInstrDesc::hasUnmodeledSideEffects' data-ref="_ZNK4llvm11MCInstrDesc23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</dfn>() <em>const</em> {</td></tr>
<tr><th id="425">425</th><td>    <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::UnmodeledSideEffects" title='llvm::MCID::Flag::UnmodeledSideEffects' data-ref="llvm::MCID::Flag::UnmodeledSideEffects">UnmodeledSideEffects</a>);</td></tr>
<tr><th id="426">426</th><td>  }</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="429">429</th><td><i>  // Flags that indicate whether an instruction can be modified by a method.</i></td></tr>
<tr><th id="430">430</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="431">431</th><td><i></i></td></tr>
<tr><th id="432">432</th><td><i>  /// Return true if this may be a 2- or 3-address instruction (of the</i></td></tr>
<tr><th id="433">433</th><td><i>  /// form "X = op Y, Z, ..."), which produces the same result if Y and Z are</i></td></tr>
<tr><th id="434">434</th><td><i>  /// exchanged.  If this flag is set, then the</i></td></tr>
<tr><th id="435">435</th><td><i>  /// TargetInstrInfo::commuteInstruction method may be used to hack on the</i></td></tr>
<tr><th id="436">436</th><td><i>  /// instruction.</i></td></tr>
<tr><th id="437">437</th><td><i>  ///</i></td></tr>
<tr><th id="438">438</th><td><i>  /// Note that this flag may be set on instructions that are only commutable</i></td></tr>
<tr><th id="439">439</th><td><i>  /// sometimes.  In these cases, the call to commuteInstruction will fail.</i></td></tr>
<tr><th id="440">440</th><td><i>  /// Also note that some instructions require non-trivial modification to</i></td></tr>
<tr><th id="441">441</th><td><i>  /// commute them.</i></td></tr>
<tr><th id="442">442</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc12isCommutableEv" title='llvm::MCInstrDesc::isCommutable' data-ref="_ZNK4llvm11MCInstrDesc12isCommutableEv">isCommutable</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::Commutable" title='llvm::MCID::Flag::Commutable' data-ref="llvm::MCID::Flag::Commutable">Commutable</a>); }</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <i class="doc">/// Return true if this is a 2-address instruction which can be changed</i></td></tr>
<tr><th id="445">445</th><td><i class="doc">  /// into a 3-address instruction if needed.  Doing this transformation can be</i></td></tr>
<tr><th id="446">446</th><td><i class="doc">  /// profitable in the register allocator, because it means that the</i></td></tr>
<tr><th id="447">447</th><td><i class="doc">  /// instruction can use a 2-address form if possible, but degrade into a less</i></td></tr>
<tr><th id="448">448</th><td><i class="doc">  /// efficient form if the source and dest register cannot be assigned to the</i></td></tr>
<tr><th id="449">449</th><td><i class="doc">  /// same register.  For example, this allows the x86 backend to turn a "shl</i></td></tr>
<tr><th id="450">450</th><td><i class="doc">  /// reg, 3" instruction into an LEA instruction, which is the same speed as</i></td></tr>
<tr><th id="451">451</th><td><i class="doc">  /// the shift but has bigger code size.</i></td></tr>
<tr><th id="452">452</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="453">453</th><td><i class="doc">  /// If this returns true, then the target must implement the</i></td></tr>
<tr><th id="454">454</th><td><i class="doc">  /// TargetInstrInfo::convertToThreeAddress method for this instruction, which</i></td></tr>
<tr><th id="455">455</th><td><i class="doc">  /// is allowed to fail if the transformation isn't valid for this specific</i></td></tr>
<tr><th id="456">456</th><td><i class="doc">  /// instruction (e.g. shl reg, 4 on x86).</i></td></tr>
<tr><th id="457">457</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="458">458</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc20isConvertibleTo3AddrEv" title='llvm::MCInstrDesc::isConvertibleTo3Addr' data-ref="_ZNK4llvm11MCInstrDesc20isConvertibleTo3AddrEv">isConvertibleTo3Addr</dfn>() <em>const</em> {</td></tr>
<tr><th id="459">459</th><td>    <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::ConvertibleTo3Addr" title='llvm::MCID::Flag::ConvertibleTo3Addr' data-ref="llvm::MCID::Flag::ConvertibleTo3Addr">ConvertibleTo3Addr</a>);</td></tr>
<tr><th id="460">460</th><td>  }</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>  <i class="doc">/// Return true if this instruction requires custom insertion support</i></td></tr>
<tr><th id="463">463</th><td><i class="doc">  /// when the DAG scheduler is inserting it into a machine basic block.  If</i></td></tr>
<tr><th id="464">464</th><td><i class="doc">  /// this is true for the instruction, it basically means that it is a pseudo</i></td></tr>
<tr><th id="465">465</th><td><i class="doc">  /// instruction used at SelectionDAG time that is expanded out into magic code</i></td></tr>
<tr><th id="466">466</th><td><i class="doc">  /// by the target when MachineInstrs are formed.</i></td></tr>
<tr><th id="467">467</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="468">468</th><td><i class="doc">  /// If this is true, the TargetLoweringInfo::InsertAtEndOfBasicBlock method</i></td></tr>
<tr><th id="469">469</th><td><i class="doc">  /// is used to insert this into the MachineBasicBlock.</i></td></tr>
<tr><th id="470">470</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc23usesCustomInsertionHookEv" title='llvm::MCInstrDesc::usesCustomInsertionHook' data-ref="_ZNK4llvm11MCInstrDesc23usesCustomInsertionHookEv">usesCustomInsertionHook</dfn>() <em>const</em> {</td></tr>
<tr><th id="471">471</th><td>    <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::UsesCustomInserter" title='llvm::MCID::Flag::UsesCustomInserter' data-ref="llvm::MCID::Flag::UsesCustomInserter">UsesCustomInserter</a>);</td></tr>
<tr><th id="472">472</th><td>  }</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <i class="doc">/// Return true if this instruction requires *adjustment* after</i></td></tr>
<tr><th id="475">475</th><td><i class="doc">  /// instruction selection by calling a target hook. For example, this can be</i></td></tr>
<tr><th id="476">476</th><td><i class="doc">  /// used to fill in ARM 's' optional operand depending on whether the</i></td></tr>
<tr><th id="477">477</th><td><i class="doc">  /// conditional flag register is used.</i></td></tr>
<tr><th id="478">478</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc15hasPostISelHookEv" title='llvm::MCInstrDesc::hasPostISelHook' data-ref="_ZNK4llvm11MCInstrDesc15hasPostISelHookEv">hasPostISelHook</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::HasPostISelHook" title='llvm::MCID::Flag::HasPostISelHook' data-ref="llvm::MCID::Flag::HasPostISelHook">HasPostISelHook</a>); }</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>  <i class="doc">/// Returns true if this instruction is a candidate for remat. This</i></td></tr>
<tr><th id="481">481</th><td><i class="doc">  /// flag is only used in TargetInstrInfo method isTriviallyRematerializable.</i></td></tr>
<tr><th id="482">482</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="483">483</th><td><i class="doc">  /// If this flag is set, the isReallyTriviallyReMaterializable()</i></td></tr>
<tr><th id="484">484</th><td><i class="doc">  /// or isReallyTriviallyReMaterializableGeneric methods are called to verify</i></td></tr>
<tr><th id="485">485</th><td><i class="doc">  /// the instruction is really rematable.</i></td></tr>
<tr><th id="486">486</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc18isRematerializableEv" title='llvm::MCInstrDesc::isRematerializable' data-ref="_ZNK4llvm11MCInstrDesc18isRematerializableEv">isRematerializable</dfn>() <em>const</em> {</td></tr>
<tr><th id="487">487</th><td>    <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::Rematerializable" title='llvm::MCID::Flag::Rematerializable' data-ref="llvm::MCID::Flag::Rematerializable">Rematerializable</a>);</td></tr>
<tr><th id="488">488</th><td>  }</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>  <i class="doc">/// Returns true if this instruction has the same cost (or less) than a</i></td></tr>
<tr><th id="491">491</th><td><i class="doc">  /// move instruction. This is useful during certain types of optimizations</i></td></tr>
<tr><th id="492">492</th><td><i class="doc">  /// (e.g., remat during two-address conversion or machine licm) where we would</i></td></tr>
<tr><th id="493">493</th><td><i class="doc">  /// like to remat or hoist the instruction, but not if it costs more than</i></td></tr>
<tr><th id="494">494</th><td><i class="doc">  /// moving the instruction into the appropriate register. Note, we are not</i></td></tr>
<tr><th id="495">495</th><td><i class="doc">  /// marking copies from and to the same register class with this flag.</i></td></tr>
<tr><th id="496">496</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="497">497</th><td><i class="doc">  /// This method could be called by interface TargetInstrInfo::isAsCheapAsAMove</i></td></tr>
<tr><th id="498">498</th><td><i class="doc">  /// for different subtargets.</i></td></tr>
<tr><th id="499">499</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc16isAsCheapAsAMoveEv" title='llvm::MCInstrDesc::isAsCheapAsAMove' data-ref="_ZNK4llvm11MCInstrDesc16isAsCheapAsAMoveEv">isAsCheapAsAMove</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::CheapAsAMove" title='llvm::MCID::Flag::CheapAsAMove' data-ref="llvm::MCID::Flag::CheapAsAMove">CheapAsAMove</a>); }</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <i class="doc">/// Returns true if this instruction source operands have special</i></td></tr>
<tr><th id="502">502</th><td><i class="doc">  /// register allocation requirements that are not captured by the operand</i></td></tr>
<tr><th id="503">503</th><td><i class="doc">  /// register classes. e.g. ARM::STRD's two source registers must be an even /</i></td></tr>
<tr><th id="504">504</th><td><i class="doc">  /// odd pair, ARM::STM registers have to be in ascending order.  Post-register</i></td></tr>
<tr><th id="505">505</th><td><i class="doc">  /// allocation passes should not attempt to change allocations for sources of</i></td></tr>
<tr><th id="506">506</th><td><i class="doc">  /// instructions with this flag.</i></td></tr>
<tr><th id="507">507</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc22hasExtraSrcRegAllocReqEv" title='llvm::MCInstrDesc::hasExtraSrcRegAllocReq' data-ref="_ZNK4llvm11MCInstrDesc22hasExtraSrcRegAllocReqEv">hasExtraSrcRegAllocReq</dfn>() <em>const</em> {</td></tr>
<tr><th id="508">508</th><td>    <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::ExtraSrcRegAllocReq" title='llvm::MCID::Flag::ExtraSrcRegAllocReq' data-ref="llvm::MCID::Flag::ExtraSrcRegAllocReq">ExtraSrcRegAllocReq</a>);</td></tr>
<tr><th id="509">509</th><td>  }</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>  <i class="doc">/// Returns true if this instruction def operands have special register</i></td></tr>
<tr><th id="512">512</th><td><i class="doc">  /// allocation requirements that are not captured by the operand register</i></td></tr>
<tr><th id="513">513</th><td><i class="doc">  /// classes. e.g. ARM::LDRD's two def registers must be an even / odd pair,</i></td></tr>
<tr><th id="514">514</th><td><i class="doc">  /// ARM::LDM registers have to be in ascending order.  Post-register</i></td></tr>
<tr><th id="515">515</th><td><i class="doc">  /// allocation passes should not attempt to change allocations for definitions</i></td></tr>
<tr><th id="516">516</th><td><i class="doc">  /// of instructions with this flag.</i></td></tr>
<tr><th id="517">517</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc22hasExtraDefRegAllocReqEv" title='llvm::MCInstrDesc::hasExtraDefRegAllocReq' data-ref="_ZNK4llvm11MCInstrDesc22hasExtraDefRegAllocReqEv">hasExtraDefRegAllocReq</dfn>() <em>const</em> {</td></tr>
<tr><th id="518">518</th><td>    <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Flags" title='llvm::MCInstrDesc::Flags' data-ref="llvm::MCInstrDesc::Flags">Flags</a> &amp; (<var>1ULL</var> &lt;&lt; <span class="namespace">MCID::</span><a class="enum" href="#llvm::MCID::Flag::ExtraDefRegAllocReq" title='llvm::MCID::Flag::ExtraDefRegAllocReq' data-ref="llvm::MCID::Flag::ExtraDefRegAllocReq">ExtraDefRegAllocReq</a>);</td></tr>
<tr><th id="519">519</th><td>  }</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>  <i class="doc">/// Return a list of registers that are potentially read by any</i></td></tr>
<tr><th id="522">522</th><td><i class="doc">  /// instance of this machine instruction.  For example, on X86, the "adc"</i></td></tr>
<tr><th id="523">523</th><td><i class="doc">  /// instruction adds two register operands and adds the carry bit in from the</i></td></tr>
<tr><th id="524">524</th><td><i class="doc">  /// flags register.  In this case, the instruction is marked as implicitly</i></td></tr>
<tr><th id="525">525</th><td><i class="doc">  /// reading the flags.  Likewise, the variable shift instruction on X86 is</i></td></tr>
<tr><th id="526">526</th><td><i class="doc">  /// marked as implicitly reading the 'CL' register, which it always does.</i></td></tr>
<tr><th id="527">527</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="528">528</th><td><i class="doc">  /// This method returns null if the instruction has no implicit uses.</i></td></tr>
<tr><th id="529">529</th><td>  <em>const</em> <a class="typedef" href="MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="decl def" id="_ZNK4llvm11MCInstrDesc15getImplicitUsesEv" title='llvm::MCInstrDesc::getImplicitUses' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitUsesEv">getImplicitUses</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::ImplicitUses" title='llvm::MCInstrDesc::ImplicitUses' data-ref="llvm::MCInstrDesc::ImplicitUses">ImplicitUses</a>; }</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>  <i class="doc">/// Return the number of implicit uses this instruction has.</i></td></tr>
<tr><th id="532">532</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv" title='llvm::MCInstrDesc::getNumImplicitUses' data-ref="_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv">getNumImplicitUses</dfn>() <em>const</em> {</td></tr>
<tr><th id="533">533</th><td>    <b>if</b> (!<a class="member" href="#llvm::MCInstrDesc::ImplicitUses" title='llvm::MCInstrDesc::ImplicitUses' data-ref="llvm::MCInstrDesc::ImplicitUses">ImplicitUses</a>)</td></tr>
<tr><th id="534">534</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="535">535</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="502i" title='i' data-type='unsigned int' data-ref="502i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="536">536</th><td>    <b>for</b> (; <a class="member" href="#llvm::MCInstrDesc::ImplicitUses" title='llvm::MCInstrDesc::ImplicitUses' data-ref="llvm::MCInstrDesc::ImplicitUses">ImplicitUses</a>[<a class="local col2 ref" href="#502i" title='i' data-ref="502i">i</a>]; ++<a class="local col2 ref" href="#502i" title='i' data-ref="502i">i</a>) <i>/*empty*/</i></td></tr>
<tr><th id="537">537</th><td>      ;</td></tr>
<tr><th id="538">538</th><td>    <b>return</b> <a class="local col2 ref" href="#502i" title='i' data-ref="502i">i</a>;</td></tr>
<tr><th id="539">539</th><td>  }</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>  <i class="doc">/// Return a list of registers that are potentially written by any</i></td></tr>
<tr><th id="542">542</th><td><i class="doc">  /// instance of this machine instruction.  For example, on X86, many</i></td></tr>
<tr><th id="543">543</th><td><i class="doc">  /// instructions implicitly set the flags register.  In this case, they are</i></td></tr>
<tr><th id="544">544</th><td><i class="doc">  /// marked as setting the FLAGS.  Likewise, many instructions always deposit</i></td></tr>
<tr><th id="545">545</th><td><i class="doc">  /// their result in a physical register.  For example, the X86 divide</i></td></tr>
<tr><th id="546">546</th><td><i class="doc">  /// instruction always deposits the quotient and remainder in the EAX/EDX</i></td></tr>
<tr><th id="547">547</th><td><i class="doc">  /// registers.  For that instruction, this will return a list containing the</i></td></tr>
<tr><th id="548">548</th><td><i class="doc">  /// EAX/EDX/EFLAGS registers.</i></td></tr>
<tr><th id="549">549</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="550">550</th><td><i class="doc">  /// This method returns null if the instruction has no implicit defs.</i></td></tr>
<tr><th id="551">551</th><td>  <em>const</em> <a class="typedef" href="MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="decl def" id="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" title='llvm::MCInstrDesc::getImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv">getImplicitDefs</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::ImplicitDefs" title='llvm::MCInstrDesc::ImplicitDefs' data-ref="llvm::MCInstrDesc::ImplicitDefs">ImplicitDefs</a>; }</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  <i class="doc">/// Return the number of implicit defs this instruct has.</i></td></tr>
<tr><th id="554">554</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc18getNumImplicitDefsEv" title='llvm::MCInstrDesc::getNumImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc18getNumImplicitDefsEv">getNumImplicitDefs</dfn>() <em>const</em> {</td></tr>
<tr><th id="555">555</th><td>    <b>if</b> (!<a class="member" href="#llvm::MCInstrDesc::ImplicitDefs" title='llvm::MCInstrDesc::ImplicitDefs' data-ref="llvm::MCInstrDesc::ImplicitDefs">ImplicitDefs</a>)</td></tr>
<tr><th id="556">556</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="557">557</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="503i" title='i' data-type='unsigned int' data-ref="503i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="558">558</th><td>    <b>for</b> (; <a class="member" href="#llvm::MCInstrDesc::ImplicitDefs" title='llvm::MCInstrDesc::ImplicitDefs' data-ref="llvm::MCInstrDesc::ImplicitDefs">ImplicitDefs</a>[<a class="local col3 ref" href="#503i" title='i' data-ref="503i">i</a>]; ++<a class="local col3 ref" href="#503i" title='i' data-ref="503i">i</a>) <i>/*empty*/</i></td></tr>
<tr><th id="559">559</th><td>      ;</td></tr>
<tr><th id="560">560</th><td>    <b>return</b> <a class="local col3 ref" href="#503i" title='i' data-ref="503i">i</a>;</td></tr>
<tr><th id="561">561</th><td>  }</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>  <i class="doc">/// Return true if this instruction implicitly</i></td></tr>
<tr><th id="564">564</th><td><i class="doc">  /// uses the specified physical register.</i></td></tr>
<tr><th id="565">565</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc23hasImplicitUseOfPhysRegEj" title='llvm::MCInstrDesc::hasImplicitUseOfPhysReg' data-ref="_ZNK4llvm11MCInstrDesc23hasImplicitUseOfPhysRegEj">hasImplicitUseOfPhysReg</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="504Reg" title='Reg' data-type='unsigned int' data-ref="504Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="566">566</th><td>    <b>if</b> (<em>const</em> <a class="typedef" href="MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col5 decl" id="505ImpUses" title='ImpUses' data-type='const MCPhysReg *' data-ref="505ImpUses"><a class="local col5 ref" href="#505ImpUses" title='ImpUses' data-ref="505ImpUses">ImpUses</a></dfn> = <a class="member" href="#llvm::MCInstrDesc::ImplicitUses" title='llvm::MCInstrDesc::ImplicitUses' data-ref="llvm::MCInstrDesc::ImplicitUses">ImplicitUses</a>)</td></tr>
<tr><th id="567">567</th><td>      <b>for</b> (; *<a class="local col5 ref" href="#505ImpUses" title='ImpUses' data-ref="505ImpUses">ImpUses</a>; ++<a class="local col5 ref" href="#505ImpUses" title='ImpUses' data-ref="505ImpUses">ImpUses</a>)</td></tr>
<tr><th id="568">568</th><td>        <b>if</b> (*<a class="local col5 ref" href="#505ImpUses" title='ImpUses' data-ref="505ImpUses">ImpUses</a> == <a class="local col4 ref" href="#504Reg" title='Reg' data-ref="504Reg">Reg</a>)</td></tr>
<tr><th id="569">569</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="570">570</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="571">571</th><td>  }</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  <i class="doc">/// Return true if this instruction implicitly</i></td></tr>
<tr><th id="574">574</th><td><i class="doc">  /// defines the specified physical register.</i></td></tr>
<tr><th id="575">575</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE" title='llvm::MCInstrDesc::hasImplicitDefOfPhysReg' data-ref="_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE">hasImplicitDefOfPhysReg</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="506Reg" title='Reg' data-type='unsigned int' data-ref="506Reg">Reg</dfn>,</td></tr>
<tr><th id="576">576</th><td>                               <em>const</em> <a class="type" href="MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col7 decl" id="507MRI" title='MRI' data-type='const llvm::MCRegisterInfo *' data-ref="507MRI">MRI</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <i class="doc">/// Return the scheduling class for this instruction.  The</i></td></tr>
<tr><th id="579">579</th><td><i class="doc">  /// scheduling class is an index into the InstrItineraryData table.  This</i></td></tr>
<tr><th id="580">580</th><td><i class="doc">  /// returns zero if there is no known scheduling information for the</i></td></tr>
<tr><th id="581">581</th><td><i class="doc">  /// instruction.</i></td></tr>
<tr><th id="582">582</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::SchedClass" title='llvm::MCInstrDesc::SchedClass' data-ref="llvm::MCInstrDesc::SchedClass">SchedClass</a>; }</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>  <i class="doc">/// Return the number of bytes in the encoding of this instruction,</i></td></tr>
<tr><th id="585">585</th><td><i class="doc">  /// or zero if the encoding size cannot be known from the opcode.</i></td></tr>
<tr><th id="586">586</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCInstrDesc::Size" title='llvm::MCInstrDesc::Size' data-ref="llvm::MCInstrDesc::Size">Size</a>; }</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <i class="doc">/// Find the index of the first operand in the</i></td></tr>
<tr><th id="589">589</th><td><i class="doc">  /// operand list that is used to represent the predicate. It returns -1 if</i></td></tr>
<tr><th id="590">590</th><td><i class="doc">  /// none is found.</i></td></tr>
<tr><th id="591">591</th><td>  <em>int</em> <dfn class="decl def" id="_ZNK4llvm11MCInstrDesc23findFirstPredOperandIdxEv" title='llvm::MCInstrDesc::findFirstPredOperandIdx' data-ref="_ZNK4llvm11MCInstrDesc23findFirstPredOperandIdxEv">findFirstPredOperandIdx</dfn>() <em>const</em> {</td></tr>
<tr><th id="592">592</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm11MCInstrDesc12isPredicableEv" title='llvm::MCInstrDesc::isPredicable' data-ref="_ZNK4llvm11MCInstrDesc12isPredicableEv">isPredicable</a>()) {</td></tr>
<tr><th id="593">593</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="508i" title='i' data-type='unsigned int' data-ref="508i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="509e" title='e' data-type='unsigned int' data-ref="509e">e</dfn> = <a class="member" href="#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#508i" title='i' data-ref="508i">i</a> != <a class="local col9 ref" href="#509e" title='e' data-ref="509e">e</a>; ++<a class="local col8 ref" href="#508i" title='i' data-ref="508i">i</a>)</td></tr>
<tr><th id="594">594</th><td>        <b>if</b> (<a class="member" href="#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col8 ref" href="#508i" title='i' data-ref="508i">i</a>].<a class="ref" href="#_ZNK4llvm13MCOperandInfo11isPredicateEv" title='llvm::MCOperandInfo::isPredicate' data-ref="_ZNK4llvm13MCOperandInfo11isPredicateEv">isPredicate</a>())</td></tr>
<tr><th id="595">595</th><td>          <b>return</b> <a class="local col8 ref" href="#508i" title='i' data-ref="508i">i</a>;</td></tr>
<tr><th id="596">596</th><td>    }</td></tr>
<tr><th id="597">597</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="598">598</th><td>  }</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>  <i class="doc">/// Return true if this instruction defines the specified physical</i></td></tr>
<tr><th id="601">601</th><td><i class="doc">  /// register, either explicitly or implicitly.</i></td></tr>
<tr><th id="602">602</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm11MCInstrDesc15hasDefOfPhysRegERKNS_6MCInstEjRKNS_14MCRegisterInfoE" title='llvm::MCInstrDesc::hasDefOfPhysReg' data-ref="_ZNK4llvm11MCInstrDesc15hasDefOfPhysRegERKNS_6MCInstEjRKNS_14MCRegisterInfoE">hasDefOfPhysReg</dfn>(<em>const</em> <a class="type" href="MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="510MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="510MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="511Reg" title='Reg' data-type='unsigned int' data-ref="511Reg">Reg</dfn>,</td></tr>
<tr><th id="603">603</th><td>                       <em>const</em> <a class="type" href="MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col2 decl" id="512RI" title='RI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="512RI">RI</dfn>) <em>const</em>;</td></tr>
<tr><th id="604">604</th><td>};</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td><u>#<span data-ppcond="14">endif</span></u></td></tr>
<tr><th id="609">609</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../clang/lib/CodeGen/CodeGenAction.cpp.html'>llvm/clang/lib/CodeGen/CodeGenAction.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
