// Seed: 2197445755
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input wire id_2,
    input tri id_3,
    input supply0 id_4,
    input uwire id_5,
    input uwire id_6
);
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wor id_2,
    output wor id_3,
    input supply0 id_4,
    input tri1 id_5,
    output tri id_6,
    input tri0 id_7,
    input wor id_8,
    input tri id_9,
    input tri id_10,
    output uwire id_11,
    input tri1 id_12
);
  id_14(
      .id_0(id_3), .id_1(id_12), .id_2(id_5)
  );
  module_0 modCall_1 (
      id_8,
      id_6,
      id_12,
      id_9,
      id_5,
      id_9,
      id_4
  );
  assign modCall_1.id_0 = 0;
  id_15(
      .id_0(id_1), .id_1(id_1), .id_2(1), .id_3(1'b0), .id_4(id_2)
  );
  wire id_16;
endmodule
