<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\FEMTO3\impl\gwsynthesis\FEMTO3.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\FEMTO3\src\constraints.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Dec 11 10:08:49 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5499</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3213</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>2058</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>2170</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">33.288(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-11626.104</td>
<td>2170</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-10.020</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[18]_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.214</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-10.017</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[13]_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-10.004</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[28]_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.199</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-10.004</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[7]_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.198</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-10.004</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[9]_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.198</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-9.996</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[27]_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.190</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-9.994</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[17]_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-9.994</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[20]_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-9.994</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[21]_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-9.993</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[21]_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.187</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-9.993</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[31]_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.187</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-9.987</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[24]_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-9.987</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[28]_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-9.987</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[29]_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-9.987</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[30]_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-9.984</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[19]_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.178</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-9.984</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[23]_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.178</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-9.984</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[8]_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.178</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-9.984</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[16]_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.178</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-9.984</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[29]_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.178</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-9.976</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[18]_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.170</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-9.953</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[25]_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.147</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-9.949</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[10]_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.143</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-9.949</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[22]_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.143</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-9.949</td>
<td>CPU/instr_8_s0/Q</td>
<td>CPU/registerFile[23]_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>-0.229</td>
<td>15.143</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>mult1/multiplier_inst/done_s4/Q</td>
<td>mult1/multiplier_inst/done_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>mult1/multiplier_inst/count_7_s1/Q</td>
<td>mult1/multiplier_inst/count_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>mult1/multiplier_inst/count_10_s1/Q</td>
<td>mult1/multiplier_inst/count_10_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>per_uart/uart0/tx_counter_2_s1/Q</td>
<td>per_uart/uart0/tx_counter_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>per_uart/uart0/tx_counter_7_s1/Q</td>
<td>per_uart/uart0/tx_counter_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>per_uart/uart0/tx_counter_8_s1/Q</td>
<td>per_uart/uart0/tx_counter_8_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>per_uart/uart0/tx_counter_13_s1/Q</td>
<td>per_uart/uart0/tx_counter_13_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>per_uart/uart0/tx_counter_15_s1/Q</td>
<td>per_uart/uart0/tx_counter_15_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>per_uart/uart0/tx_bitcount_1_s0/Q</td>
<td>per_uart/uart0/tx_bitcount_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>per_uart/uart0/tx_bitcount_2_s0/Q</td>
<td>per_uart/uart0/tx_bitcount_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>mapped_spi_ram/spi_clk_reg_s2/Q</td>
<td>mapped_spi_ram/spi_clk_reg_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>mapped_spi_ram/CS_N_s4/Q</td>
<td>mapped_spi_ram/CS_N_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>mapped_spi_ram/rcv_bitcount_3_s1/Q</td>
<td>mapped_spi_ram/rcv_bitcount_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>mapped_spi_ram/snd_bitcount_4_s1/Q</td>
<td>mapped_spi_ram/snd_bitcount_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>mapped_spi_ram/div_counter_0_s0/Q</td>
<td>mapped_spi_ram/div_counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>mapped_spi_ram/div_counter_2_s0/Q</td>
<td>mapped_spi_ram/div_counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>CPU/cycles_2_s0/Q</td>
<td>CPU/cycles_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>CPU/cycles_6_s0/Q</td>
<td>CPU/cycles_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>CPU/cycles_8_s0/Q</td>
<td>CPU/cycles_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>CPU/cycles_12_s0/Q</td>
<td>CPU/cycles_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>CPU/cycles_14_s0/Q</td>
<td>CPU/cycles_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>CPU/cycles_18_s0/Q</td>
<td>CPU/cycles_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>CPU/cycles_20_s0/Q</td>
<td>CPU/cycles_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>CPU/cycles_24_s0/Q</td>
<td>CPU/cycles_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>CPU/cycles_26_s0/Q</td>
<td>CPU/cycles_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>exec_counter_22_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>exec_counter_20_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>exec_counter_16_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>exec_counter_8_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/PC_20_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/rs1_19_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/cycles_19_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mapped_spi_ram/snd_bitcount_5_s1</td>
</tr>
<tr>
<td>9</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/registerFile[29]_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/registerFile[13]_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[18]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>17.028</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>CPU/writeBackData_23_s0/I1</td>
</tr>
<tr>
<td>17.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C40[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_23_s0/F</td>
</tr>
<tr>
<td>19.574</td>
<td>2.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td style=" font-weight:bold;">CPU/registerFile[18]_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>CPU/registerFile[18]_23_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C21[2][B]</td>
<td>CPU/registerFile[18]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.121, 33.656%; route: 9.862, 64.819%; tC2Q: 0.232, 1.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[13]_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>17.065</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>CPU/writeBackData_26_s0/I1</td>
</tr>
<tr>
<td>17.620</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_26_s0/F</td>
</tr>
<tr>
<td>19.570</td>
<td>1.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td style=" font-weight:bold;">CPU/registerFile[13]_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td>CPU/registerFile[13]_26_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C25[2][B]</td>
<td>CPU/registerFile[13]_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.223, 34.334%; route: 9.757, 64.141%; tC2Q: 0.232, 1.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[28]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>7.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>7.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>7.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.302</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>9.062</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>per_uart/n14_s14/I1</td>
</tr>
<tr>
<td>9.515</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">per_uart/n14_s14/F</td>
</tr>
<tr>
<td>10.314</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>mem_rdata_7_s12/I0</td>
</tr>
<tr>
<td>10.869</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s12/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>mem_rdata_9_s16/I3</td>
</tr>
<tr>
<td>12.005</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">mem_rdata_9_s16/F</td>
</tr>
<tr>
<td>12.720</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>mem_rdata_23_s11/I1</td>
</tr>
<tr>
<td>13.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">mem_rdata_23_s11/F</td>
</tr>
<tr>
<td>14.516</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[2][B]</td>
<td>CPU/writeBackData_8_s6/I1</td>
</tr>
<tr>
<td>14.887</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C32[2][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_8_s6/F</td>
</tr>
<tr>
<td>15.041</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[3][A]</td>
<td>CPU/writeBackData_8_s1/I3</td>
</tr>
<tr>
<td>15.596</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R36C32[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>16.600</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>CPU/writeBackData_9_s0/I0</td>
</tr>
<tr>
<td>17.117</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_9_s0/F</td>
</tr>
<tr>
<td>19.558</td>
<td>2.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[1][B]</td>
<td style=" font-weight:bold;">CPU/registerFile[28]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[1][B]</td>
<td>CPU/registerFile[28]_9_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C27[1][B]</td>
<td>CPU/registerFile[28]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.337, 35.115%; route: 9.630, 63.358%; tC2Q: 0.232, 1.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[7]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>16.912</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[0][A]</td>
<td>CPU/writeBackData_20_s0/I0</td>
</tr>
<tr>
<td>17.467</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C38[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_20_s0/F</td>
</tr>
<tr>
<td>19.558</td>
<td>2.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">CPU/registerFile[7]_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>CPU/registerFile[7]_20_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>CPU/registerFile[7]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.223, 34.363%; route: 9.744, 64.110%; tC2Q: 0.232, 1.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[9]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>16.912</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[0][A]</td>
<td>CPU/writeBackData_20_s0/I0</td>
</tr>
<tr>
<td>17.467</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C38[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_20_s0/F</td>
</tr>
<tr>
<td>19.558</td>
<td>2.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[9]_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>CPU/registerFile[9]_20_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>CPU/registerFile[9]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.223, 34.363%; route: 9.744, 64.110%; tC2Q: 0.232, 1.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[27]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>16.912</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[0][A]</td>
<td>CPU/writeBackData_20_s0/I0</td>
</tr>
<tr>
<td>17.467</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C38[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_20_s0/F</td>
</tr>
<tr>
<td>19.550</td>
<td>2.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[27]_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>CPU/registerFile[27]_20_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>CPU/registerFile[27]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.223, 34.381%; route: 9.736, 64.092%; tC2Q: 0.232, 1.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[17]_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>16.833</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>CPU/writeBackData_28_s0/I1</td>
</tr>
<tr>
<td>17.388</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_28_s0/F</td>
</tr>
<tr>
<td>19.548</td>
<td>2.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[17]_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>CPU/registerFile[17]_28_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>CPU/registerFile[17]_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.223, 34.386%; route: 9.734, 64.087%; tC2Q: 0.232, 1.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[20]_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>16.833</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>CPU/writeBackData_28_s0/I1</td>
</tr>
<tr>
<td>17.388</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_28_s0/F</td>
</tr>
<tr>
<td>19.548</td>
<td>2.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td style=" font-weight:bold;">CPU/registerFile[20]_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>CPU/registerFile[20]_28_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>CPU/registerFile[20]_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.223, 34.386%; route: 9.734, 64.087%; tC2Q: 0.232, 1.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[21]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>17.037</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[3][A]</td>
<td>CPU/writeBackData_22_s0/I1</td>
</tr>
<tr>
<td>17.490</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C32[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_22_s0/F</td>
</tr>
<tr>
<td>19.547</td>
<td>2.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[1][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[21]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[1][A]</td>
<td>CPU/registerFile[21]_22_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C13[1][A]</td>
<td>CPU/registerFile[21]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.121, 33.715%; route: 9.835, 64.758%; tC2Q: 0.232, 1.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[21]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>7.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>7.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>7.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.302</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>9.062</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>per_uart/n14_s14/I1</td>
</tr>
<tr>
<td>9.515</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">per_uart/n14_s14/F</td>
</tr>
<tr>
<td>10.314</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>mem_rdata_7_s12/I0</td>
</tr>
<tr>
<td>10.869</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s12/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>mem_rdata_9_s16/I3</td>
</tr>
<tr>
<td>12.005</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">mem_rdata_9_s16/F</td>
</tr>
<tr>
<td>12.720</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>mem_rdata_23_s11/I1</td>
</tr>
<tr>
<td>13.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">mem_rdata_23_s11/F</td>
</tr>
<tr>
<td>14.516</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[2][B]</td>
<td>CPU/writeBackData_8_s6/I1</td>
</tr>
<tr>
<td>14.887</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C32[2][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_8_s6/F</td>
</tr>
<tr>
<td>15.041</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[3][A]</td>
<td>CPU/writeBackData_8_s1/I3</td>
</tr>
<tr>
<td>15.596</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R36C32[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>16.282</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C36[0][A]</td>
<td>CPU/writeBackData_14_s0/I2</td>
</tr>
<tr>
<td>16.653</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R34C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_14_s0/F</td>
</tr>
<tr>
<td>19.546</td>
<td>2.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[1][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[21]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[1][A]</td>
<td>CPU/registerFile[21]_14_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C19[1][A]</td>
<td>CPU/registerFile[21]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.191, 34.181%; route: 9.764, 64.292%; tC2Q: 0.232, 1.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[31]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>7.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>7.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>7.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.302</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>9.062</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>per_uart/n14_s14/I1</td>
</tr>
<tr>
<td>9.515</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">per_uart/n14_s14/F</td>
</tr>
<tr>
<td>10.314</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>mem_rdata_7_s12/I0</td>
</tr>
<tr>
<td>10.869</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s12/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>mem_rdata_9_s16/I3</td>
</tr>
<tr>
<td>12.005</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">mem_rdata_9_s16/F</td>
</tr>
<tr>
<td>12.720</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>mem_rdata_23_s11/I1</td>
</tr>
<tr>
<td>13.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">mem_rdata_23_s11/F</td>
</tr>
<tr>
<td>14.516</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[2][B]</td>
<td>CPU/writeBackData_8_s6/I1</td>
</tr>
<tr>
<td>14.887</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C32[2][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_8_s6/F</td>
</tr>
<tr>
<td>15.041</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[3][A]</td>
<td>CPU/writeBackData_8_s1/I3</td>
</tr>
<tr>
<td>15.596</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R36C32[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>16.282</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C36[0][A]</td>
<td>CPU/writeBackData_14_s0/I2</td>
</tr>
<tr>
<td>16.653</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R34C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_14_s0/F</td>
</tr>
<tr>
<td>19.546</td>
<td>2.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td style=" font-weight:bold;">CPU/registerFile[31]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td>CPU/registerFile[31]_14_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C19[0][B]</td>
<td>CPU/registerFile[31]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.191, 34.181%; route: 9.764, 64.292%; tC2Q: 0.232, 1.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[24]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>17.028</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>CPU/writeBackData_23_s0/I1</td>
</tr>
<tr>
<td>17.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C40[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_23_s0/F</td>
</tr>
<tr>
<td>19.541</td>
<td>2.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td style=" font-weight:bold;">CPU/registerFile[24]_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>CPU/registerFile[24]_23_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>CPU/registerFile[24]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.121, 33.729%; route: 9.829, 64.742%; tC2Q: 0.232, 1.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[28]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>17.028</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>CPU/writeBackData_23_s0/I1</td>
</tr>
<tr>
<td>17.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C40[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_23_s0/F</td>
</tr>
<tr>
<td>19.541</td>
<td>2.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" font-weight:bold;">CPU/registerFile[28]_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>CPU/registerFile[28]_23_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>CPU/registerFile[28]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.121, 33.729%; route: 9.829, 64.742%; tC2Q: 0.232, 1.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[29]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>17.028</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>CPU/writeBackData_23_s0/I1</td>
</tr>
<tr>
<td>17.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C40[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_23_s0/F</td>
</tr>
<tr>
<td>19.541</td>
<td>2.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[2][B]</td>
<td style=" font-weight:bold;">CPU/registerFile[29]_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[2][B]</td>
<td>CPU/registerFile[29]_23_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C21[2][B]</td>
<td>CPU/registerFile[29]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.121, 33.729%; route: 9.829, 64.742%; tC2Q: 0.232, 1.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[30]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>17.028</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>CPU/writeBackData_23_s0/I1</td>
</tr>
<tr>
<td>17.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C40[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_23_s0/F</td>
</tr>
<tr>
<td>19.541</td>
<td>2.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][B]</td>
<td style=" font-weight:bold;">CPU/registerFile[30]_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][B]</td>
<td>CPU/registerFile[30]_23_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C21[0][B]</td>
<td>CPU/registerFile[30]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.121, 33.729%; route: 9.829, 64.742%; tC2Q: 0.232, 1.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[19]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>17.037</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[3][A]</td>
<td>CPU/writeBackData_22_s0/I1</td>
</tr>
<tr>
<td>17.490</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C32[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_22_s0/F</td>
</tr>
<tr>
<td>19.538</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[2][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[19]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[2][A]</td>
<td>CPU/registerFile[19]_22_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C13[2][A]</td>
<td>CPU/registerFile[19]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.121, 33.736%; route: 9.826, 64.735%; tC2Q: 0.232, 1.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[23]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>17.037</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[3][A]</td>
<td>CPU/writeBackData_22_s0/I1</td>
</tr>
<tr>
<td>17.490</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C32[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_22_s0/F</td>
</tr>
<tr>
<td>19.538</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[23]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td>CPU/registerFile[23]_22_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C13[0][A]</td>
<td>CPU/registerFile[23]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.121, 33.736%; route: 9.826, 64.735%; tC2Q: 0.232, 1.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[8]_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>16.833</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>CPU/writeBackData_28_s0/I1</td>
</tr>
<tr>
<td>17.388</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_28_s0/F</td>
</tr>
<tr>
<td>19.537</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[8]_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>CPU/registerFile[8]_28_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>CPU/registerFile[8]_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.223, 34.410%; route: 9.723, 64.062%; tC2Q: 0.232, 1.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[16]_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>16.833</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>CPU/writeBackData_28_s0/I1</td>
</tr>
<tr>
<td>17.388</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_28_s0/F</td>
</tr>
<tr>
<td>19.537</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" font-weight:bold;">CPU/registerFile[16]_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>CPU/registerFile[16]_28_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>CPU/registerFile[16]_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.223, 34.410%; route: 9.723, 64.062%; tC2Q: 0.232, 1.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[29]_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>16.833</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>CPU/writeBackData_28_s0/I1</td>
</tr>
<tr>
<td>17.388</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_28_s0/F</td>
</tr>
<tr>
<td>19.537</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[29]_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td>CPU/registerFile[29]_28_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C26[2][A]</td>
<td>CPU/registerFile[29]_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.223, 34.410%; route: 9.723, 64.062%; tC2Q: 0.232, 1.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[18]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>7.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>7.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>7.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.302</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>9.062</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>per_uart/n14_s14/I1</td>
</tr>
<tr>
<td>9.515</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">per_uart/n14_s14/F</td>
</tr>
<tr>
<td>10.314</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>mem_rdata_7_s12/I0</td>
</tr>
<tr>
<td>10.869</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s12/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>mem_rdata_9_s16/I3</td>
</tr>
<tr>
<td>12.005</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">mem_rdata_9_s16/F</td>
</tr>
<tr>
<td>12.720</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>mem_rdata_23_s11/I1</td>
</tr>
<tr>
<td>13.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">mem_rdata_23_s11/F</td>
</tr>
<tr>
<td>14.516</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[2][B]</td>
<td>CPU/writeBackData_8_s6/I1</td>
</tr>
<tr>
<td>14.887</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C32[2][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_8_s6/F</td>
</tr>
<tr>
<td>15.041</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[3][A]</td>
<td>CPU/writeBackData_8_s1/I3</td>
</tr>
<tr>
<td>15.596</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R36C32[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>16.298</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[2][A]</td>
<td>CPU/writeBackData_12_s0/I0</td>
</tr>
<tr>
<td>16.853</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R31C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_12_s0/F</td>
</tr>
<tr>
<td>19.529</td>
<td>2.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[18]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>CPU/registerFile[18]_12_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>CPU/registerFile[18]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.375, 35.432%; route: 9.563, 63.039%; tC2Q: 0.232, 1.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[25]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>7.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>7.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][B]</td>
<td>CPU/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>7.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[2][A]</td>
<td>CPU/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.302</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>9.062</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>per_uart/n14_s14/I1</td>
</tr>
<tr>
<td>9.515</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">per_uart/n14_s14/F</td>
</tr>
<tr>
<td>10.314</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>mem_rdata_7_s12/I0</td>
</tr>
<tr>
<td>10.869</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s12/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>mem_rdata_9_s16/I3</td>
</tr>
<tr>
<td>12.005</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">mem_rdata_9_s16/F</td>
</tr>
<tr>
<td>12.720</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>mem_rdata_23_s11/I1</td>
</tr>
<tr>
<td>13.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">mem_rdata_23_s11/F</td>
</tr>
<tr>
<td>14.516</td>
<td>1.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[2][B]</td>
<td>CPU/writeBackData_8_s6/I1</td>
</tr>
<tr>
<td>14.887</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C32[2][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_8_s6/F</td>
</tr>
<tr>
<td>15.041</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[3][A]</td>
<td>CPU/writeBackData_8_s1/I3</td>
</tr>
<tr>
<td>15.596</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R36C32[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>16.282</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C36[0][A]</td>
<td>CPU/writeBackData_14_s0/I2</td>
</tr>
<tr>
<td>16.653</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R34C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_14_s0/F</td>
</tr>
<tr>
<td>19.506</td>
<td>2.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[2][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[25]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[2][A]</td>
<td>CPU/registerFile[25]_14_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C19[2][A]</td>
<td>CPU/registerFile[25]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.191, 34.271%; route: 9.724, 64.197%; tC2Q: 0.232, 1.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[10]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>17.065</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>CPU/writeBackData_18_s0/I1</td>
</tr>
<tr>
<td>17.436</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_18_s0/F</td>
</tr>
<tr>
<td>19.503</td>
<td>2.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td style=" font-weight:bold;">CPU/registerFile[10]_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td>CPU/registerFile[10]_18_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C17[1][B]</td>
<td>CPU/registerFile[10]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.039, 33.272%; route: 9.873, 65.196%; tC2Q: 0.232, 1.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[22]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>17.065</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>CPU/writeBackData_18_s0/I1</td>
</tr>
<tr>
<td>17.436</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_18_s0/F</td>
</tr>
<tr>
<td>19.503</td>
<td>2.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[22]_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td>CPU/registerFile[22]_18_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14[0][A]</td>
<td>CPU/registerFile[22]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.039, 33.272%; route: 9.873, 65.196%; tC2Q: 0.232, 1.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[23]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>CPU/instr_8_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">CPU/instr_8_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>CPU/n4292_s0/I1</td>
</tr>
<tr>
<td>6.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4292_s0/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>7.128</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][A]</td>
<td>CPU/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.233</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>CPU/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>CPU/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>CPU/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][A]</td>
<td>CPU/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td>CPU/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>7.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>7.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>CPU/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>7.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>CPU/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>7.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>7.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>CPU/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>7.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>CPU/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>7.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][A]</td>
<td>CPU/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[1][B]</td>
<td>CPU/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>7.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][A]</td>
<td>CPU/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>7.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>7.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[2][B]</td>
<td>CPU/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>7.691</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>7.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][A]</td>
<td>CPU/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>7.726</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>7.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[0][B]</td>
<td>CPU/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>7.761</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[1][A]</td>
<td>CPU/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.231</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_20_s/SUM</td>
</tr>
<tr>
<td>8.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td>per_uart/n14_s12/I1</td>
</tr>
<tr>
<td>8.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C36[3][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s12/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>per_uart/n14_s8/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">per_uart/n14_s8/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mem_rdata_6_s10/I0</td>
</tr>
<tr>
<td>11.641</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_6_s10/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>mem_rdata_7_s11/I0</td>
</tr>
<tr>
<td>13.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_7_s11/F</td>
</tr>
<tr>
<td>14.108</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>CPU/writeBackData_7_s8/I2</td>
</tr>
<tr>
<td>14.479</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>15.511</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>CPU/writeBackData_16_s2/I0</td>
</tr>
<tr>
<td>16.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s2/F</td>
</tr>
<tr>
<td>17.065</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>CPU/writeBackData_18_s0/I1</td>
</tr>
<tr>
<td>17.436</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_18_s0/F</td>
</tr>
<tr>
<td>19.503</td>
<td>2.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[23]_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td>CPU/registerFile[23]_18_s0/CLK</td>
</tr>
<tr>
<td>9.553</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14[1][A]</td>
<td>CPU/registerFile[23]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.039, 33.272%; route: 9.873, 65.196%; tC2Q: 0.232, 1.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 50.432%; route: 2.274, 49.568%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>mult1/multiplier_inst/done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult1/multiplier_inst/done_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>mult1/multiplier_inst/done_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C41[0][A]</td>
<td style=" font-weight:bold;">mult1/multiplier_inst/done_s4/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>mult1/multiplier_inst/n96_s18/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">mult1/multiplier_inst/n96_s18/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" font-weight:bold;">mult1/multiplier_inst/done_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>mult1/multiplier_inst/done_s4/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>mult1/multiplier_inst/done_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>mult1/multiplier_inst/count_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult1/multiplier_inst/count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>mult1/multiplier_inst/count_7_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C30[1][A]</td>
<td style=" font-weight:bold;">mult1/multiplier_inst/count_7_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>mult1/multiplier_inst/n132_s10/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td style=" background: #97FFFF;">mult1/multiplier_inst/n132_s10/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td style=" font-weight:bold;">mult1/multiplier_inst/count_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>mult1/multiplier_inst/count_7_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>mult1/multiplier_inst/count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>mult1/multiplier_inst/count_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult1/multiplier_inst/count_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>mult1/multiplier_inst/count_10_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C30[0][A]</td>
<td style=" font-weight:bold;">mult1/multiplier_inst/count_10_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>mult1/multiplier_inst/n129_s10/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td style=" background: #97FFFF;">mult1/multiplier_inst/n129_s10/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td style=" font-weight:bold;">mult1/multiplier_inst/count_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>mult1/multiplier_inst/count_10_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>mult1/multiplier_inst/count_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>per_uart/uart0/tx_counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>per_uart/uart0/tx_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>per_uart/uart0/tx_counter_2_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_counter_2_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>per_uart/uart0/n235_s9/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">per_uart/uart0/n235_s9/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_counter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>per_uart/uart0/tx_counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>per_uart/uart0/tx_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>per_uart/uart0/tx_counter_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>per_uart/uart0/tx_counter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>per_uart/uart0/tx_counter_7_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_counter_7_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>per_uart/uart0/n230_s9/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">per_uart/uart0/n230_s9/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_counter_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>per_uart/uart0/tx_counter_7_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>per_uart/uart0/tx_counter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>per_uart/uart0/tx_counter_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>per_uart/uart0/tx_counter_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>per_uart/uart0/tx_counter_8_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_counter_8_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>per_uart/uart0/n229_s8/I3</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">per_uart/uart0/n229_s8/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_counter_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>per_uart/uart0/tx_counter_8_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>per_uart/uart0/tx_counter_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>per_uart/uart0/tx_counter_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>per_uart/uart0/tx_counter_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>per_uart/uart0/tx_counter_13_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_counter_13_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>per_uart/uart0/n224_s8/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">per_uart/uart0/n224_s8/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_counter_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>per_uart/uart0/tx_counter_13_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>per_uart/uart0/tx_counter_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>per_uart/uart0/tx_counter_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>per_uart/uart0/tx_counter_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>per_uart/uart0/tx_counter_15_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_counter_15_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>per_uart/uart0/n222_s12/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">per_uart/uart0/n222_s12/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_counter_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>per_uart/uart0/tx_counter_15_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>per_uart/uart0/tx_counter_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>per_uart/uart0/tx_bitcount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>per_uart/uart0/tx_bitcount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>per_uart/uart0/tx_bitcount_1_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_bitcount_1_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>per_uart/uart0/n248_s6/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">per_uart/uart0/n248_s6/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_bitcount_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>per_uart/uart0/tx_bitcount_1_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>per_uart/uart0/tx_bitcount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>per_uart/uart0/tx_bitcount_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>per_uart/uart0/tx_bitcount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>per_uart/uart0/tx_bitcount_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_bitcount_2_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>per_uart/uart0/n247_s8/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">per_uart/uart0/n247_s8/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_bitcount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>per_uart/uart0/tx_bitcount_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>per_uart/uart0/tx_bitcount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapped_spi_ram/spi_clk_reg_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapped_spi_ram/spi_clk_reg_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>mapped_spi_ram/spi_clk_reg_s2/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C43[0][A]</td>
<td style=" font-weight:bold;">mapped_spi_ram/spi_clk_reg_s2/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>mapped_spi_ram/n22_s3/I3</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td style=" background: #97FFFF;">mapped_spi_ram/n22_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td style=" font-weight:bold;">mapped_spi_ram/spi_clk_reg_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>mapped_spi_ram/spi_clk_reg_s2/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>mapped_spi_ram/spi_clk_reg_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapped_spi_ram/CS_N_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapped_spi_ram/CS_N_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>mapped_spi_ram/CS_N_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C40[0][A]</td>
<td style=" font-weight:bold;">mapped_spi_ram/CS_N_s4/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>mapped_spi_ram/n91_s4/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td style=" background: #97FFFF;">mapped_spi_ram/n91_s4/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td style=" font-weight:bold;">mapped_spi_ram/CS_N_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>mapped_spi_ram/CS_N_s4/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>mapped_spi_ram/CS_N_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapped_spi_ram/rcv_bitcount_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapped_spi_ram/rcv_bitcount_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td>mapped_spi_ram/rcv_bitcount_3_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C43[1][A]</td>
<td style=" font-weight:bold;">mapped_spi_ram/rcv_bitcount_3_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td>mapped_spi_ram/n321_s9/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td style=" background: #97FFFF;">mapped_spi_ram/n321_s9/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td style=" font-weight:bold;">mapped_spi_ram/rcv_bitcount_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td>mapped_spi_ram/rcv_bitcount_3_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C43[1][A]</td>
<td>mapped_spi_ram/rcv_bitcount_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapped_spi_ram/snd_bitcount_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapped_spi_ram/snd_bitcount_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>mapped_spi_ram/snd_bitcount_4_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C39[0][A]</td>
<td style=" font-weight:bold;">mapped_spi_ram/snd_bitcount_4_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>mapped_spi_ram/n358_s8/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td style=" background: #97FFFF;">mapped_spi_ram/n358_s8/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td style=" font-weight:bold;">mapped_spi_ram/snd_bitcount_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>mapped_spi_ram/snd_bitcount_4_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>mapped_spi_ram/snd_bitcount_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapped_spi_ram/div_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapped_spi_ram/div_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>mapped_spi_ram/div_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C43[1][A]</td>
<td style=" font-weight:bold;">mapped_spi_ram/div_counter_0_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>mapped_spi_ram/n14_s2/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td style=" background: #97FFFF;">mapped_spi_ram/n14_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td style=" font-weight:bold;">mapped_spi_ram/div_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>mapped_spi_ram/div_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>mapped_spi_ram/div_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapped_spi_ram/div_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapped_spi_ram/div_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>mapped_spi_ram/div_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C41[1][A]</td>
<td style=" font-weight:bold;">mapped_spi_ram/div_counter_2_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C41[1][A]</td>
<td>mapped_spi_ram/n12_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" background: #97FFFF;">mapped_spi_ram/n12_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" font-weight:bold;">mapped_spi_ram/div_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>mapped_spi_ram/div_counter_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>mapped_spi_ram/div_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>CPU/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_2_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C22[1][A]</td>
<td>CPU/n4831_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td style=" background: #97FFFF;">CPU/n4831_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>CPU/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>CPU/cycles_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>CPU/cycles_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_6_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C23[0][A]</td>
<td>CPU/n4827_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/n4827_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>CPU/cycles_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>CPU/cycles_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>CPU/cycles_8_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_8_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C23[1][A]</td>
<td>CPU/n4825_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/n4825_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>CPU/cycles_8_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>CPU/cycles_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>CPU/cycles_12_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_12_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C24[0][A]</td>
<td>CPU/n4821_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/n4821_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>CPU/cycles_12_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>CPU/cycles_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>CPU/cycles_14_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_14_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C24[1][A]</td>
<td>CPU/n4819_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/n4819_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>CPU/cycles_14_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>CPU/cycles_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>CPU/cycles_18_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C25[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_18_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C25[0][A]</td>
<td>CPU/n4815_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" background: #97FFFF;">CPU/n4815_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>CPU/cycles_18_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>CPU/cycles_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>CPU/cycles_20_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C25[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_20_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C25[1][A]</td>
<td>CPU/n4813_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/n4813_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>CPU/cycles_20_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>CPU/cycles_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>CPU/cycles_24_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C26[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_24_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C26[0][A]</td>
<td>CPU/n4809_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">CPU/n4809_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" font-weight:bold;">CPU/cycles_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>CPU/cycles_24_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>CPU/cycles_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycles_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycles_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>CPU/cycles_26_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_26_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C26[1][A]</td>
<td>CPU/n4807_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/n4807_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">CPU/cycles_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1450</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>CPU/cycles_26_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>CPU/cycles_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>exec_counter_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>exec_counter_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>exec_counter_22_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>exec_counter_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>exec_counter_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>exec_counter_20_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>exec_counter_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>exec_counter_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>exec_counter_16_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>exec_counter_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>exec_counter_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>exec_counter_8_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>CPU/PC_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/PC_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/PC_20_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>CPU/rs1_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/rs1_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/rs1_19_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>CPU/cycles_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/cycles_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/cycles_19_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mapped_spi_ram/snd_bitcount_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>mapped_spi_ram/snd_bitcount_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>mapped_spi_ram/snd_bitcount_5_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>CPU/registerFile[29]_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/registerFile[29]_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/registerFile[29]_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>CPU/registerFile[13]_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/registerFile[13]_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/registerFile[13]_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1450</td>
<td>clk_d</td>
<td>-10.020</td>
<td>2.274</td>
</tr>
<tr>
<td>516</td>
<td>mem_rdata_15_17</td>
<td>-9.516</td>
<td>2.743</td>
</tr>
<tr>
<td>516</td>
<td>mem_rdata_15_18</td>
<td>-9.095</td>
<td>2.681</td>
</tr>
<tr>
<td>514</td>
<td>mem_rdata_20_23</td>
<td>-8.613</td>
<td>2.275</td>
</tr>
<tr>
<td>259</td>
<td>mem_rdata_16_13</td>
<td>-8.613</td>
<td>2.998</td>
</tr>
<tr>
<td>259</td>
<td>mem_rdata_21_20</td>
<td>-9.445</td>
<td>4.436</td>
</tr>
<tr>
<td>131</td>
<td>mem_rdata_22_16</td>
<td>-9.724</td>
<td>4.599</td>
</tr>
<tr>
<td>131</td>
<td>mem_rdata_17_16</td>
<td>-9.119</td>
<td>5.689</td>
</tr>
<tr>
<td>94</td>
<td>CPU/n7850_4</td>
<td>6.570</td>
<td>1.341</td>
</tr>
<tr>
<td>89</td>
<td>CPU/instr_0[13]</td>
<td>-3.897</td>
<td>2.668</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C33</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R22C16</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
