
---------- Begin Simulation Statistics ----------
host_inst_rate                                 188131                       # Simulator instruction rate (inst/s)
host_mem_usage                                 396756                       # Number of bytes of host memory used
host_seconds                                   106.31                       # Real time elapsed on the host
host_tick_rate                              213821506                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.022731                       # Number of seconds simulated
sim_ticks                                 22731152000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2853924                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 38540.022845                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 26034.003347                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2346164                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    19569082000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.177916                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               507760                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            194083                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   8166216000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.109910                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 57296.285959                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 44682.966564                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1174355                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   28410764467                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.296883                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              495857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           286920                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   9335924985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 42635.299778                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.736391                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           64431                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2747035000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4524136                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 47806.928806                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 33489.741883                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3520519                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     47979846467                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.221836                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1003617                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             481003                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  17502140985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115516                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997912                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.862077                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4524136                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 47806.928806                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 33489.741883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3520519                       # number of overall hits
system.cpu.dcache.overall_miss_latency    47979846467                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.221836                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1003617                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            481003                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  17502140985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115516                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521588                       # number of replacements
system.cpu.dcache.sampled_refs                 522612                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.862077                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3520519                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500254542000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208529                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11780244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 60857.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 58333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11780188                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3408000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   56                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      3150000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              54                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               214185.236364                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11780244                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 60857.142857                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 58333.333333                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11780188                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3408000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    56                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               54                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.105810                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.174819                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11780244                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 60857.142857                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 58333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11780188                       # number of overall hits
system.cpu.icache.overall_miss_latency        3408000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   56                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3150000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              54                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     55                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.174819                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11780188                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 68087.051594                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     19204974208                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                282065                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     110265.071722                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 106004.073853                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                       139154                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           7694627500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.333991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      69783                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   16271                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      5672490000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.256115                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 53512                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       108701.614284                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  109848.199750                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         267024                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             5077235000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.148879                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        46708                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     14765                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        3508551500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.101807                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   31940                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208529                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208529                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.098762                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522669                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        109638.190933                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   107440.920049                       # average overall mshr miss latency
system.l2.demand_hits                          406178                       # number of demand (read+write) hits
system.l2.demand_miss_latency             12771862500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.222877                       # miss rate for demand accesses
system.l2.demand_misses                        116491                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      31036                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         9181041500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.163492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    85452                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.318363                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.344798                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5216.065746                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5649.177239                       # Average occupied blocks per context
system.l2.overall_accesses                     522669                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       109638.190933                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  77237.286188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         406178                       # number of overall hits
system.l2.overall_miss_latency            12771862500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.222877                       # miss rate for overall accesses
system.l2.overall_misses                       116491                       # number of overall misses
system.l2.overall_mshr_hits                     31036                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       28386015708                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.703154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  367517                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.444164                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        125283                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      2008559                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      2556454                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           412970                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       134906                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         355835                       # number of replacements
system.l2.sampled_refs                         367044                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10865.242985                       # Cycle average of tags in use
system.l2.total_refs                           403294                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202806                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31465868                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          55154                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        56425                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          553                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        56243                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          56551                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       998159                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11837085                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.844830                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.336487                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     10247149     86.57%     86.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       133080      1.12%     87.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       114051      0.96%     88.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        80183      0.68%     89.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        78143      0.66%     89.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        70806      0.60%     90.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        61882      0.52%     91.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        53632      0.45%     91.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       998159      8.43%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11837085                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000321                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766884                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          552                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000321                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2650986                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.399643                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.399643                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5702939                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          301                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     17334664                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3753178                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2316155                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       534579                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        64812                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3414286                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3409434                       # DTB hits
system.switch_cpus_1.dtb.data_misses             4852                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2544629                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2542573                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             2056                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        869657                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            866861                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2796                       # DTB write misses
system.switch_cpus_1.fetch.Branches             56551                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1778781                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4167150                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         7512                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             17388488                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        462174                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.004040                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1778781                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        55154                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.242351                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12371664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.405509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.961784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        9983297     80.69%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          43359      0.35%     81.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          26846      0.22%     81.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          84372      0.68%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4          83729      0.68%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          52045      0.42%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         128126      1.04%     84.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          84696      0.68%     84.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1885194     15.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12371664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1624772                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54591                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 324                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.876434                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4022479                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1087634                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6594339                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11157815                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.833941                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5499290                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.797190                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11162771                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          553                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       1144475                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2979448                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       703343                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1091652                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12665777                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2934845                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       305386                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12266954                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        23719                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         1820                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       534579                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        52661                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1143881                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1256134                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        48056                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          480                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.714468                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.714468                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3142717     25.00%     25.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          208      0.00%     25.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     25.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2744067     21.83%     46.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     46.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     46.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2394157     19.04%     65.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       251861      2.00%     67.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     67.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2950816     23.47%     91.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1088522      8.66%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12572348                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt      1061948                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.084467                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           20      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         2469      0.23%      0.23% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.23% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.23% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       766521     72.18%     72.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       281921     26.55%     98.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     98.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        10148      0.96%     99.92% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          869      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12371664                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.016221                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.539447                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7169504     57.95%     57.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1792709     14.49%     72.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1434966     11.60%     84.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       898917      7.27%     91.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       555173      4.49%     95.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       253885      2.05%     97.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       162557      1.31%     99.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        84127      0.68%     99.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        19826      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12371664                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.898254                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12665453                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12572348                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2665331                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        32994                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1274873                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1778783                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1778781                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               2                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2979448                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1091652                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13996436                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3870018                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590499                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       184320                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4234789                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1827976                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        14148                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     23397340                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14986561                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     13228001                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1822171                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       534579                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1910106                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      4637413                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      6388505                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 23548                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
