:12-02 13:59:35.675819:    event-log build
:12-02 13:59:35.675944:    Setting logging fn
:12-02 13:59:35.675964:    Registering handler for tx
:12-02 13:59:36.021128:    :-:-:<0,0,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-02 13:59:36.021279:    :-:-:<0,0,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-02 13:59:36.026099:    :-:-:<0,1,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-02 13:59:36.026198:    :-:-:<0,1,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-02 13:59:36.031008:    :-:-:<0,2,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-02 13:59:36.031105:    :-:-:<0,2,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-02 13:59:36.036127:    :-:-:<0,3,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-02 13:59:36.036222:    :-:-:<0,3,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-02 14:00:26.792177:    :-:-:<0,0,0>:Begin packet processing
:12-02 14:00:26.792305:    :0x1:-:<0,0,0>:========== Ingress Pkt from port 0 (104 bytes)  ==========
:12-02 14:00:26.792321:    :0x1:-:<0,0,0>:Packet :
:12-02 14:00:26.792336:        :0x1:-:<0,0,0>:00 11 11 11 11 11 00 55 55 55 55 55 08 00 45 00 
:12-02 14:00:26.792349:        :0x1:-:<0,0,0>:00 56 00 65 00 00 40 06 af 93 c0 a8 00 01 0a 00 
:12-02 14:00:26.792365:        :0x1:-:<0,0,0>:00 01 04 d2 00 50 00 00 00 00 00 00 00 00 50 02 
:12-02 14:00:26.792381:        :0x1:-:<0,0,0>:20 00 c3 d5 00 00 00 01 02 03 04 05 06 07 08 09 
:12-02 14:00:26.792416:    :0x1:-:<0,0,->:========== Packet to input parser: from port 0 (120 bytes)  ==========
:12-02 14:00:26.792427:    :0x1:-:<0,0,->:Packet :
:12-02 14:00:26.792444:        :0x1:-:<0,0,->:00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 
:12-02 14:00:26.792461:        :0x1:-:<0,0,->:00 11 11 11 11 11 00 55 55 55 55 55 08 00 45 00 
:12-02 14:00:26.792474:        :0x1:-:<0,0,->:00 56 00 65 00 00 40 06 af 93 c0 a8 00 01 0a 00 
:12-02 14:00:26.792486:        :0x1:-:<0,0,->:00 01 04 d2 00 50 00 00 00 00 00 00 00 00 50 02 
:12-02 14:00:26.792575:        :0x1:-:<0,0,0>:Ingress Parser State <Shim start state>
:12-02 14:00:26.792694:        :0x1:-:<0,0,0>:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-02 14:00:26.792756:        :0x1:-:<0,0,0>:Ingress Parser State <Phase 0>
:12-02 14:00:26.792888:        :0x1:-:<0,0,0>:Ingress Parser State start_parse_ethernet
:12-02 14:00:26.793319:        :0x1:-:<0,0,->:Ingress Headers:
:12-02 14:00:26.793365:        :0x1:-:<0,0,->:Header ethernet is valid
:12-02 14:00:26.793477:    :0x1:-:<0,0,->:------------ Stage 0 ------------
:12-02 14:00:26.795569:    :0x1:-:<0,0,0>:Ingress : Table recirc_tbl is miss
:12-02 14:00:26.795597:        :0x1:-:<0,0,0>:Key:
:12-02 14:00:26.795731:        :0x1:-:<0,0,0>:Execute Default Action: do_recirc
:12-02 14:00:26.795887:        :0x1:-:<0,0,0>:Action Results:
:12-02 14:00:26.795901:        :0x1:-:<0,0,0>:	----- RecirculatePrimitive -----
:12-02 14:00:26.795911:        :0x1:-:<0,0,0>:	Destination:
:12-02 14:00:26.795920:        :0x1:-:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x44
:12-02 14:00:26.795930:        :0x1:-:<0,0,0>:	Source 1:
:12-02 14:00:26.795940:        :0x1:-:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x0
:12-02 14:00:26.795950:        :0x1:-:<0,0,0>:	Source 2:
:12-02 14:00:26.795959:        :0x1:-:<0,0,0>:	Val=0x44
:12-02 14:00:26.795972:        :0x1:-:<0,0,0>:Next Table = update_cntr_t
:12-02 14:00:26.796051:    :0x1:-:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-02 14:00:26.796077:    :0x1:-:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-02 14:00:26.796092:    :0x1:-:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-02 14:00:26.796103:    :0x1:-:<0,0,0>:Ingress : Gateway did provide payload.
:12-02 14:00:26.796113:        :0x1:-:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-02 14:00:26.796149:        :0x1:-:<0,0,0>:Execute Action: update_cntr_action
:12-02 14:00:26.796216:        :0x1:-:<0,0,0>:Action Results:
:12-02 14:00:26.796227:        :0x1:-:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-02 14:00:26.796236:        :0x1:-:<0,0,0>:	----- BlackBox: update_cntr -----
:12-02 14:00:26.796245:        :0x1:-:<0,0,0>:	----- register: cntr -----
:12-02 14:00:26.796559:        :0x1:-:<0,0,0>:	--- SALU Condition ---
:12-02 14:00:26.796573:        :0x1:-:<0,0,0>:	  Not supplied by program.
:12-02 14:00:26.796583:        :0x1:-:<0,0,0>:	    SALU ConditionLo: FALSE
:12-02 14:00:26.796592:        :0x1:-:<0,0,0>:	    SALU ConditionHi: FALSE
:12-02 14:00:26.796601:        :0x1:-:<0,0,0>:	--- SALU Update ---
:12-02 14:00:26.796610:        :0x1:-:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-02 14:00:26.796619:        :0x1:-:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-02 14:00:26.796628:        :0x1:-:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-02 14:00:26.796638:        :0x1:-:<0,0,0>:	    Update Lo 1 expression result: 0x00000001
:12-02 14:00:26.796647:        :0x1:-:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-02 14:00:26.796656:        :0x1:-:<0,0,0>:	        Constant Input Value
:12-02 14:00:26.796665:        :0x1:-:<0,0,0>:	        0x1: 0x00000000
:12-02 14:00:26.796674:        :0x1:-:<0,0,0>:	--- SALU Output ---
:12-02 14:00:26.796683:        :0x1:-:<0,0,0>:	    Output destination supplied by program
:12-02 14:00:26.796692:        :0x1:-:<0,0,0>:	---  SALU Register ---
:12-02 14:00:26.796701:        :0x1:-:<0,0,0>:	   Register Index: 0
:12-02 14:00:26.796710:        :0x1:-:<0,0,0>:	     Before stateful alu execution: 0x00000000
:12-02 14:00:26.796720:        :0x1:-:<0,0,0>:	     After stateful alu execution: 0x00000001
:12-02 14:00:26.796734:        :0x1:-:<0,0,0>:Next Table = forward
:12-02 14:00:26.845338:    :0x1:-:<0,0,->:------------ Stage 1 ------------
:12-02 14:00:26.847680:    :0x1:-:<0,0,1>:Ingress : Table forward is hit
:12-02 14:00:26.847720:        :0x1:-:<0,0,1>:Key:
:12-02 14:00:26.847841:        :0x1:-:<0,0,1>:	ethernet.dstAddr[39:8] = 0x11111111
:12-02 14:00:26.847866:        :0x1:-:<0,0,1>:	ethernet.dstAddr[47:40] = 0x0
:12-02 14:00:26.847886:        :0x1:-:<0,0,1>:	ethernet.dstAddr[7:0] = 0x11
:12-02 14:00:26.847933:        :0x1:-:<0,0,1>:Execute Action: set_egr
:12-02 14:00:26.848048:        :0x1:-:<0,0,1>:Action Results:
:12-02 14:00:26.848069:        :0x1:-:<0,0,1>:	----- ModifyFieldPrimitive -----
:12-02 14:00:26.848089:        :0x1:-:<0,0,1>:	Destination:
:12-02 14:00:26.848108:        :0x1:-:<0,0,1>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x1
:12-02 14:00:26.848128:        :0x1:-:<0,0,1>:	mask=0x1FF
:12-02 14:00:26.848146:        :0x1:-:<0,0,1>:	Source 1:
:12-02 14:00:26.848169:        :0x1:-:<0,0,1>:	egress_spec=action_param
:12-02 14:00:26.848192:        :0x1:-:<0,0,1>:Next Table = --END_OF_PIPELINE--
:12-02 14:00:26.850599:    :0x1:-:<0,0,->:------------ Stage 2 ------------
:12-02 14:00:26.855027:    :0x1:-:<0,0,->:------------ Stage 3 ------------
:12-02 14:00:26.859456:    :0x1:-:<0,0,->:------------ Stage 4 ------------
:12-02 14:00:26.863879:    :0x1:-:<0,0,->:------------ Stage 5 ------------
:12-02 14:00:26.868297:    :0x1:-:<0,0,->:------------ Stage 6 ------------
:12-02 14:00:26.872708:    :0x1:-:<0,0,->:------------ Stage 7 ------------
:12-02 14:00:26.877127:    :0x1:-:<0,0,->:------------ Stage 8 ------------
:12-02 14:00:26.881555:    :0x1:-:<0,0,->:------------ Stage 9 ------------
:12-02 14:00:26.885980:    :0x1:-:<0,0,->:------------ Stage 10 ------------
:12-02 14:00:26.890403:    :0x1:-:<0,0,->:------------ Stage 11 ------------
:12-02 14:00:26.897741:        :0x1:-:<0,0,->:Ingress Deparser Headers:
:12-02 14:00:26.897815:        :0x1:-:<0,0,->:Header ethernet is valid
:12-02 14:00:26.902893:    :0x1:-:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-02 14:00:26.902925:        :0x1:-:<0,0,->:Mirroring session 0 is not enabled
:12-02 14:00:26.903009:    :-:0x1:<0,0,0>:========== Egress Pkt from TM to port 1 (tm 105, real 108 bytes) ==========
:12-02 14:00:26.903044:    :-:0x1:<0,0,0>:Packet :
:12-02 14:00:26.903066:        :-:0x1:<0,0,0>:00 01 00 00 00 11 11 11 11 11 00 55 55 55 55 55 
:12-02 14:00:26.903085:        :-:0x1:<0,0,0>:08 00 45 00 00 56 00 65 00 00 40 06 af 93 c0 a8 
:12-02 14:00:26.903104:        :-:0x1:<0,0,0>:00 01 0a 00 00 01 04 d2 00 50 00 00 00 00 00 00 
:12-02 14:00:26.903124:        :-:0x1:<0,0,0>:00 00 50 02 20 00 c3 d5 00 00 00 01 02 03 04 05 
:12-02 14:00:26.903201:        :-:0x1:<0,0,0>:Egress Parser State <Shim start state>
:12-02 14:00:26.903367:        :-:0x1:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-02 14:00:26.903784:        :-:0x1:<0,0,->:Egress Headers:
:12-02 14:00:26.903838:        :-:0x1:<0,0,->:Header ethernet is valid
:12-02 14:00:26.903955:    :-:0x1:<0,0,->:------------ Stage 0 ------------
:12-02 14:00:26.905595:    :-:0x1:<0,0,0>:Egress : Table acl is miss
:12-02 14:00:26.905630:        :-:0x1:<0,0,0>:Key:
:12-02 14:00:26.905778:        :-:0x1:<0,0,0>:	ethernet.dstAddr[23:0] = 0x111111
:12-02 14:00:26.905803:        :-:0x1:<0,0,0>:	ethernet.srcAddr[47:40] = 0x0
:12-02 14:00:26.905823:        :-:0x1:<0,0,0>:	ethernet.srcAddr[15:0] = 0x5555
:12-02 14:00:26.905843:        :-:0x1:<0,0,0>:	ethernet.dstAddr[47:40] = 0x0
:12-02 14:00:26.905865:        :-:0x1:<0,0,0>:	ethernet.srcAddr[39:32] = 0x55
:12-02 14:00:26.905884:        :-:0x1:<0,0,0>:	ethernet.dstAddr[39:24] = 0x1111
:12-02 14:00:26.905906:        :-:0x1:<0,0,0>:	ethernet.srcAddr[31:16] = 0x5555
:12-02 14:00:26.905928:        :-:0x1:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-02 14:00:26.908010:    :-:0x1:<0,0,->:------------ Stage 1 ------------
:12-02 14:00:26.911626:    :-:0x1:<0,0,->:------------ Stage 2 ------------
:12-02 14:00:26.915393:    :-:0x1:<0,0,->:------------ Stage 3 ------------
:12-02 14:00:26.919151:    :-:0x1:<0,0,->:------------ Stage 4 ------------
:12-02 14:00:26.922899:    :-:0x1:<0,0,->:------------ Stage 5 ------------
:12-02 14:00:26.926663:    :-:0x1:<0,0,->:------------ Stage 6 ------------
:12-02 14:00:26.930388:    :-:0x1:<0,0,->:------------ Stage 7 ------------
:12-02 14:00:26.934141:    :-:0x1:<0,0,->:------------ Stage 8 ------------
:12-02 14:00:26.937902:    :-:0x1:<0,0,->:------------ Stage 9 ------------
:12-02 14:00:26.941682:    :-:0x1:<0,0,->:------------ Stage 10 ------------
:12-02 14:00:26.945442:    :-:0x1:<0,0,->:------------ Stage 11 ------------
:12-02 14:00:26.951964:        :-:0x1:<0,0,->:Egress Deparser Headers:
:12-02 14:00:26.952031:        :-:0x1:<0,0,->:Header ethernet is valid
:12-02 14:00:26.956963:    :-:0x1:<0,0,0>:========== Tx Pkt to port 1 (104 bytes) ==========
:12-02 14:00:26.956993:    :-:0x1:<0,0,0>:Packet :
:12-02 14:00:26.957014:        :-:0x1:<0,0,0>:00 11 11 11 11 11 00 55 55 55 55 55 08 00 45 00 
:12-02 14:00:26.957033:        :-:0x1:<0,0,0>:00 56 00 65 00 00 40 06 af 93 c0 a8 00 01 0a 00 
:12-02 14:00:26.957052:        :-:0x1:<0,0,0>:00 01 04 d2 00 50 00 00 00 00 00 00 00 00 50 02 
:12-02 14:00:26.957071:        :-:0x1:<0,0,0>:20 00 c3 d5 00 00 00 01 02 03 04 05 06 07 08 09 
:12-02 14:00:26.957490:    :-:-:<0,0,0>:Waiting for packets to process
