Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8a7dea13da5a40cdbfc86ea228c1e559 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bus_delay_shiftreg_tb_behav xil_defaultlib.bus_delay_shiftreg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'out' [C:/Users/robdj/Documents/RMIT_2021/CAP_STONE/DVI_PASSTHROUGH_CAPS/Working_HDMI_passthrough/Working_HDMI_passthrough.srcs/sources_1/new/bus_delay_shiftreg.v:39]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'out' [C:/Users/robdj/Documents/RMIT_2021/CAP_STONE/DVI_PASSTHROUGH_CAPS/Working_HDMI_passthrough/Working_HDMI_passthrough.srcs/sources_1/new/bus_delay_shiftreg.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'out' [C:/Users/robdj/Documents/RMIT_2021/CAP_STONE/DVI_PASSTHROUGH_CAPS/Working_HDMI_passthrough/Working_HDMI_passthrough.srcs/sources_1/new/bus_delay_shiftreg.v:55]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'out' [C:/Users/robdj/Documents/RMIT_2021/CAP_STONE/DVI_PASSTHROUGH_CAPS/Working_HDMI_passthrough/Working_HDMI_passthrough.srcs/sources_1/new/bus_delay_shiftreg.v:63]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'out' [C:/Users/robdj/Documents/RMIT_2021/CAP_STONE/DVI_PASSTHROUGH_CAPS/Working_HDMI_passthrough/Working_HDMI_passthrough.srcs/sources_1/new/bus_delay_shiftreg.v:71]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'out' [C:/Users/robdj/Documents/RMIT_2021/CAP_STONE/DVI_PASSTHROUGH_CAPS/Working_HDMI_passthrough/Working_HDMI_passthrough.srcs/sources_1/new/bus_delay_shiftreg.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'out' [C:/Users/robdj/Documents/RMIT_2021/CAP_STONE/DVI_PASSTHROUGH_CAPS/Working_HDMI_passthrough/Working_HDMI_passthrough.srcs/sources_1/new/bus_delay_shiftreg.v:87]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'out' [C:/Users/robdj/Documents/RMIT_2021/CAP_STONE/DVI_PASSTHROUGH_CAPS/Working_HDMI_passthrough/Working_HDMI_passthrough.srcs/sources_1/new/bus_delay_shiftreg.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.nbit_shiftreg
Compiling module xil_defaultlib.bus_delay_shiftreg
Compiling module xil_defaultlib.bus_delay_shiftreg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bus_delay_shiftreg_tb_behav
