{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 22:38:13 2017 " "Info: Processing started: Fri Mar 24 22:38:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off seg7 -c seg7 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off seg7 -c seg7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "seg7 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"seg7\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_controller:clock_controller_inst\|clk_10ms " "Info: Destination node clock_controller:clock_controller_inst\|clk_10ms" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/clock_controller.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 4 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_controller:clock_controller_inst\|clk_10ms  " "Info: Automatically promoted node clock_controller:clock_controller_inst\|clk_10ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_controller:clock_controller_inst\|clk_10ms~0 " "Info: Destination node clock_controller:clock_controller_inst\|clk_10ms~0" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/clock_controller.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_controller:clock_controller_inst|clk_10ms~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/clock_controller.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:r0\|oRESET  " "Info: Automatically promoted node Reset_Delay:r0\|oRESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Reset_Delay.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/Reset_Delay.v" 5 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:r0|oRESET } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register clock_controller:clock_controller_inst\|data\[29\] register LCD_TEST:u5\|mLCD_DATA\[3\] -22.91 ns " "Info: Slack time is -22.91 ns between source register \"clock_controller:clock_controller_inst\|data\[29\]\" and destination register \"LCD_TEST:u5\|mLCD_DATA\[3\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-3.789 ns + Largest register register " "Info: + Largest register to register requirement is -3.789 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.444 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns clk~clkctrl 2 COMB Unassigned 108 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 108; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.116 ns" { clk clk~clkctrl } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns LCD_TEST:u5\|mLCD_DATA\[3\] 3 REG Unassigned 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'LCD_TEST:u5\|mLCD_DATA\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clk~clkctrl LCD_TEST:u5|mLCD_DATA[3] } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/LCD_TEST.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 4 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.444 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns clk~clkctrl 2 COMB Unassigned 108 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 108; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.116 ns" { clk clk~clkctrl } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns LCD_TEST:u5\|mLCD_DATA\[3\] 3 REG Unassigned 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'LCD_TEST:u5\|mLCD_DATA\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clk~clkctrl LCD_TEST:u5|mLCD_DATA[3] } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/LCD_TEST.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 4 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.519 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 6.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.787 ns) 3.153 ns clock_controller:clock_controller_inst\|clk_10ms 2 REG Unassigned 2 " "Info: 2: + IC(1.606 ns) + CELL(0.787 ns) = 3.153 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.393 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.000 ns) 4.951 ns clock_controller:clock_controller_inst\|clk_10ms~clkctrl 3 COMB Unassigned 32 " "Info: 3: + IC(1.798 ns) + CELL(0.000 ns) = 4.951 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'clock_controller:clock_controller_inst\|clk_10ms~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 6.519 ns clock_controller:clock_controller_inst\|data\[29\] 4 REG Unassigned 15 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 6.519 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst\|data\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 31.97 % ) " "Info: Total cell delay = 2.084 ns ( 31.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.435 ns ( 68.03 % ) " "Info: Total interconnect delay = 4.435 ns ( 68.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 4 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.519 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 6.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.787 ns) 3.153 ns clock_controller:clock_controller_inst\|clk_10ms 2 REG Unassigned 2 " "Info: 2: + IC(1.606 ns) + CELL(0.787 ns) = 3.153 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst\|clk_10ms'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.393 ns" { clk clock_controller:clock_controller_inst|clk_10ms } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.000 ns) 4.951 ns clock_controller:clock_controller_inst\|clk_10ms~clkctrl 3 COMB Unassigned 32 " "Info: 3: + IC(1.798 ns) + CELL(0.000 ns) = 4.951 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'clock_controller:clock_controller_inst\|clk_10ms~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { clock_controller:clock_controller_inst|clk_10ms clock_controller:clock_controller_inst|clk_10ms~clkctrl } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/clock_controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 6.519 ns clock_controller:clock_controller_inst\|data\[29\] 4 REG Unassigned 15 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 6.519 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst\|data\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock_controller:clock_controller_inst|clk_10ms~clkctrl clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 31.97 % ) " "Info: Total cell delay = 2.084 ns ( 31.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.435 ns ( 68.03 % ) " "Info: Total interconnect delay = 4.435 ns ( 68.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 4 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "LCD_TEST.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/LCD_TEST.v" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.121 ns - Longest register register " "Info: - Longest register to register delay is 19.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_controller:clock_controller_inst\|data\[29\] 1 REG Unassigned 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst\|data\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~1 2 COMB Unassigned 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { clock_controller:clock_controller_inst|data[29] b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~3 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~5 4 COMB Unassigned 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.421 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~6 5 COMB Unassigned 14 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.421 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.420 ns) 2.177 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[18\]~41 6 COMB Unassigned 1 " "Info: 6: + IC(0.336 ns) + CELL(0.420 ns) = 2.177 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[18\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[18]~41 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 3.179 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~7 7 COMB Unassigned 1 " "Info: 7: + IC(0.588 ns) + CELL(0.414 ns) = 3.179 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[18]~41 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.589 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~8 8 COMB Unassigned 14 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 3.589 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 4.345 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[22\]~119 9 COMB Unassigned 3 " "Info: 9: + IC(0.606 ns) + CELL(0.150 ns) = 4.345 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[22\]~119'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[22]~119 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.414 ns) 5.617 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~5 10 COMB Unassigned 1 " "Info: 10: + IC(0.858 ns) + CELL(0.414 ns) = 5.617 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[22]~119 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.688 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~7 11 COMB Unassigned 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.688 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.098 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~8 12 COMB Unassigned 14 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 6.098 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.420 ns) 7.124 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[26\]~23 13 COMB Unassigned 2 " "Info: 13: + IC(0.606 ns) + CELL(0.420 ns) = 7.124 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[26\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~23 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 8.126 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~3 14 COMB Unassigned 2 " "Info: 14: + IC(0.588 ns) + CELL(0.414 ns) = 8.126 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~23 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.197 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~5 15 COMB Unassigned 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 8.197 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.268 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~7 16 COMB Unassigned 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 8.268 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.678 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~8 17 COMB Unassigned 12 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 8.678 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 9.434 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[32\]~121 18 COMB Unassigned 1 " "Info: 18: + IC(0.606 ns) + CELL(0.150 ns) = 9.434 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[32\]~121'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[32]~121 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 10.436 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~5 19 COMB Unassigned 1 " "Info: 19: + IC(0.588 ns) + CELL(0.414 ns) = 10.436 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[32]~121 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.507 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~7 20 COMB Unassigned 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 10.507 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.917 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~8 21 COMB Unassigned 4 " "Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 10.917 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.393 ns) 12.497 ns b2bcd_99:b2bcd_99_inst1\|Add0~1 22 COMB Unassigned 2 " "Info: 22: + IC(1.187 ns) + CELL(0.393 ns) = 12.497 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|Add0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|Add0~1 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.907 ns b2bcd_99:b2bcd_99_inst1\|Add0~2 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 12.907 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|Add0~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|Add0~1 b2bcd_99:b2bcd_99_inst1|Add0~2 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 13.718 ns b2bcd_99:b2bcd_99_inst1\|dout\[3\]~5 24 COMB Unassigned 2 " "Info: 24: + IC(0.397 ns) + CELL(0.414 ns) = 13.718 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|dout\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { b2bcd_99:b2bcd_99_inst1|Add0~2 b2bcd_99:b2bcd_99_inst1|dout[3]~5 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.789 ns b2bcd_99:b2bcd_99_inst1\|dout\[4\]~7 25 COMB Unassigned 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 13.789 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|dout\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|dout[3]~5 b2bcd_99:b2bcd_99_inst1|dout[4]~7 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.860 ns b2bcd_99:b2bcd_99_inst1\|dout\[5\]~9 26 COMB Unassigned 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 13.860 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|dout\[5\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|dout[4]~7 b2bcd_99:b2bcd_99_inst1|dout[5]~9 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.931 ns b2bcd_99:b2bcd_99_inst1\|dout\[6\]~11 27 COMB Unassigned 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 13.931 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|dout\[6\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|dout[5]~9 b2bcd_99:b2bcd_99_inst1|dout[6]~11 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.341 ns b2bcd_99:b2bcd_99_inst1\|dout\[7\]~12 28 COMB Unassigned 8 " "Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 14.341 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|dout\[7\]~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|dout[6]~11 b2bcd_99:b2bcd_99_inst1|dout[7]~12 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 14.902 ns LCD_TEST:u5\|Mux0~16 29 COMB Unassigned 1 " "Info: 29: + IC(0.290 ns) + CELL(0.271 ns) = 14.902 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_TEST:u5\|Mux0~16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { b2bcd_99:b2bcd_99_inst1|dout[7]~12 LCD_TEST:u5|Mux0~16 } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/LCD_TEST.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.416 ns) 15.463 ns LCD_TEST:u5\|Mux0~17 30 COMB Unassigned 1 " "Info: 30: + IC(0.145 ns) + CELL(0.416 ns) = 15.463 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_TEST:u5\|Mux0~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { LCD_TEST:u5|Mux0~16 LCD_TEST:u5|Mux0~17 } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/LCD_TEST.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 16.024 ns LCD_TEST:u5\|Mux0~10 31 COMB Unassigned 1 " "Info: 31: + IC(0.290 ns) + CELL(0.271 ns) = 16.024 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_TEST:u5\|Mux0~10'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { LCD_TEST:u5|Mux0~17 LCD_TEST:u5|Mux0~10 } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/LCD_TEST.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.150 ns) 17.346 ns LCD_TEST:u5\|Mux0~11 32 COMB Unassigned 1 " "Info: 32: + IC(1.172 ns) + CELL(0.150 ns) = 17.346 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_TEST:u5\|Mux0~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { LCD_TEST:u5|Mux0~10 LCD_TEST:u5|Mux0~11 } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/LCD_TEST.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 17.907 ns LCD_TEST:u5\|Mux0~12 33 COMB Unassigned 1 " "Info: 33: + IC(0.290 ns) + CELL(0.271 ns) = 17.907 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_TEST:u5\|Mux0~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { LCD_TEST:u5|Mux0~11 LCD_TEST:u5|Mux0~12 } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/LCD_TEST.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 18.472 ns LCD_TEST:u5\|Mux0~13 34 COMB Unassigned 1 " "Info: 34: + IC(0.145 ns) + CELL(0.420 ns) = 18.472 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_TEST:u5\|Mux0~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_TEST:u5|Mux0~12 LCD_TEST:u5|Mux0~13 } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/LCD_TEST.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 19.037 ns LCD_TEST:u5\|mLCD_DATA\[3\]~25 35 COMB Unassigned 1 " "Info: 35: + IC(0.127 ns) + CELL(0.438 ns) = 19.037 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_TEST:u5\|mLCD_DATA\[3\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_TEST:u5|Mux0~13 LCD_TEST:u5|mLCD_DATA[3]~25 } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/LCD_TEST.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 19.121 ns LCD_TEST:u5\|mLCD_DATA\[3\] 36 REG Unassigned 1 " "Info: 36: + IC(0.000 ns) + CELL(0.084 ns) = 19.121 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'LCD_TEST:u5\|mLCD_DATA\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_TEST:u5|mLCD_DATA[3]~25 LCD_TEST:u5|mLCD_DATA[3] } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/LCD_TEST.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.847 ns ( 51.50 % ) " "Info: Total cell delay = 9.847 ns ( 51.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.274 ns ( 48.50 % ) " "Info: Total interconnect delay = 9.274 ns ( 48.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "19.121 ns" { clock_controller:clock_controller_inst|data[29] b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[18]~41 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[22]~119 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~23 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[32]~121 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|Add0~1 b2bcd_99:b2bcd_99_inst1|Add0~2 b2bcd_99:b2bcd_99_inst1|dout[3]~5 b2bcd_99:b2bcd_99_inst1|dout[4]~7 b2bcd_99:b2bcd_99_inst1|dout[5]~9 b2bcd_99:b2bcd_99_inst1|dout[6]~11 b2bcd_99:b2bcd_99_inst1|dout[7]~12 LCD_TEST:u5|Mux0~16 LCD_TEST:u5|Mux0~17 LCD_TEST:u5|Mux0~10 LCD_TEST:u5|Mux0~11 LCD_TEST:u5|Mux0~12 LCD_TEST:u5|Mux0~13 LCD_TEST:u5|mLCD_DATA[3]~25 LCD_TEST:u5|mLCD_DATA[3] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "19.121 ns" { clock_controller:clock_controller_inst|data[29] b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[18]~41 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[22]~119 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~23 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[32]~121 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|Add0~1 b2bcd_99:b2bcd_99_inst1|Add0~2 b2bcd_99:b2bcd_99_inst1|dout[3]~5 b2bcd_99:b2bcd_99_inst1|dout[4]~7 b2bcd_99:b2bcd_99_inst1|dout[5]~9 b2bcd_99:b2bcd_99_inst1|dout[6]~11 b2bcd_99:b2bcd_99_inst1|dout[7]~12 LCD_TEST:u5|Mux0~16 LCD_TEST:u5|Mux0~17 LCD_TEST:u5|Mux0~10 LCD_TEST:u5|Mux0~11 LCD_TEST:u5|Mux0~12 LCD_TEST:u5|Mux0~13 LCD_TEST:u5|mLCD_DATA[3]~25 LCD_TEST:u5|mLCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "19.121 ns register register " "Info: Estimated most critical path is register to register delay of 19.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_controller:clock_controller_inst\|data\[29\] 1 REG LAB_X56_Y21 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X56_Y21; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst\|data\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_controller:clock_controller_inst|data[29] } "NODE_NAME" } } { "clock_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/clock_controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~1 2 COMB LAB_X56_Y21 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X56_Y21; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { clock_controller:clock_controller_inst|data[29] b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~3 3 COMB LAB_X56_Y21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LAB_X56_Y21; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~5 4 COMB LAB_X56_Y21 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LAB_X56_Y21; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.421 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~6 5 COMB LAB_X56_Y21 14 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.421 ns; Loc. = LAB_X56_Y21; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.420 ns) 2.177 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[18\]~41 6 COMB LAB_X57_Y21 1 " "Info: 6: + IC(0.336 ns) + CELL(0.420 ns) = 2.177 ns; Loc. = LAB_X57_Y21; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[18\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[18]~41 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 3.179 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~7 7 COMB LAB_X56_Y21 1 " "Info: 7: + IC(0.588 ns) + CELL(0.414 ns) = 3.179 ns; Loc. = LAB_X56_Y21; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[18]~41 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.589 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~8 8 COMB LAB_X56_Y21 14 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 3.589 ns; Loc. = LAB_X56_Y21; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 4.345 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[22\]~119 9 COMB LAB_X57_Y21 3 " "Info: 9: + IC(0.606 ns) + CELL(0.150 ns) = 4.345 ns; Loc. = LAB_X57_Y21; Fanout = 3; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[22\]~119'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[22]~119 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.414 ns) 5.617 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~5 10 COMB LAB_X59_Y21 1 " "Info: 10: + IC(0.858 ns) + CELL(0.414 ns) = 5.617 ns; Loc. = LAB_X59_Y21; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[22]~119 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.688 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~7 11 COMB LAB_X59_Y21 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.688 ns; Loc. = LAB_X59_Y21; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.098 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~8 12 COMB LAB_X59_Y21 14 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 6.098 ns; Loc. = LAB_X59_Y21; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.420 ns) 7.124 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[26\]~23 13 COMB LAB_X57_Y21 2 " "Info: 13: + IC(0.606 ns) + CELL(0.420 ns) = 7.124 ns; Loc. = LAB_X57_Y21; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[26\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~23 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 8.126 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~3 14 COMB LAB_X58_Y21 2 " "Info: 14: + IC(0.588 ns) + CELL(0.414 ns) = 8.126 ns; Loc. = LAB_X58_Y21; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~23 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.197 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~5 15 COMB LAB_X58_Y21 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 8.197 ns; Loc. = LAB_X58_Y21; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.268 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~7 16 COMB LAB_X58_Y21 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 8.268 ns; Loc. = LAB_X58_Y21; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.678 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~8 17 COMB LAB_X58_Y21 12 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 8.678 ns; Loc. = LAB_X58_Y21; Fanout = 12; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 9.434 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[32\]~121 18 COMB LAB_X57_Y21 1 " "Info: 18: + IC(0.606 ns) + CELL(0.150 ns) = 9.434 ns; Loc. = LAB_X57_Y21; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[32\]~121'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[32]~121 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 10.436 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~5 19 COMB LAB_X58_Y21 1 " "Info: 19: + IC(0.588 ns) + CELL(0.414 ns) = 10.436 ns; Loc. = LAB_X58_Y21; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[32]~121 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.507 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~7 20 COMB LAB_X58_Y21 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 10.507 ns; Loc. = LAB_X58_Y21; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.917 ns b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~8 21 COMB LAB_X58_Y21 4 " "Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 10.917 ns; Loc. = LAB_X58_Y21; Fanout = 4; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|lpm_divide:Div0\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.393 ns) 12.497 ns b2bcd_99:b2bcd_99_inst1\|Add0~1 22 COMB LAB_X50_Y21 2 " "Info: 22: + IC(1.187 ns) + CELL(0.393 ns) = 12.497 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|Add0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|Add0~1 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.907 ns b2bcd_99:b2bcd_99_inst1\|Add0~2 23 COMB LAB_X50_Y21 2 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 12.907 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|Add0~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|Add0~1 b2bcd_99:b2bcd_99_inst1|Add0~2 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/b2bcd_99.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 13.718 ns b2bcd_99:b2bcd_99_inst1\|dout\[3\]~5 24 COMB LAB_X50_Y21 2 " "Info: 24: + IC(0.397 ns) + CELL(0.414 ns) = 13.718 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|dout\[3\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { b2bcd_99:b2bcd_99_inst1|Add0~2 b2bcd_99:b2bcd_99_inst1|dout[3]~5 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.789 ns b2bcd_99:b2bcd_99_inst1\|dout\[4\]~7 25 COMB LAB_X50_Y21 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 13.789 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|dout\[4\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|dout[3]~5 b2bcd_99:b2bcd_99_inst1|dout[4]~7 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.860 ns b2bcd_99:b2bcd_99_inst1\|dout\[5\]~9 26 COMB LAB_X50_Y21 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 13.860 ns; Loc. = LAB_X50_Y21; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|dout\[5\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|dout[4]~7 b2bcd_99:b2bcd_99_inst1|dout[5]~9 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.931 ns b2bcd_99:b2bcd_99_inst1\|dout\[6\]~11 27 COMB LAB_X50_Y21 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 13.931 ns; Loc. = LAB_X50_Y21; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|dout\[6\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { b2bcd_99:b2bcd_99_inst1|dout[5]~9 b2bcd_99:b2bcd_99_inst1|dout[6]~11 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.341 ns b2bcd_99:b2bcd_99_inst1\|dout\[7\]~12 28 COMB LAB_X50_Y21 8 " "Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 14.341 ns; Loc. = LAB_X50_Y21; Fanout = 8; COMB Node = 'b2bcd_99:b2bcd_99_inst1\|dout\[7\]~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { b2bcd_99:b2bcd_99_inst1|dout[6]~11 b2bcd_99:b2bcd_99_inst1|dout[7]~12 } "NODE_NAME" } } { "b2bcd_99.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/b2bcd_99.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 14.902 ns LCD_TEST:u5\|Mux0~16 29 COMB LAB_X50_Y21 1 " "Info: 29: + IC(0.290 ns) + CELL(0.271 ns) = 14.902 ns; Loc. = LAB_X50_Y21; Fanout = 1; COMB Node = 'LCD_TEST:u5\|Mux0~16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { b2bcd_99:b2bcd_99_inst1|dout[7]~12 LCD_TEST:u5|Mux0~16 } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/LCD_TEST.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.416 ns) 15.463 ns LCD_TEST:u5\|Mux0~17 30 COMB LAB_X50_Y21 1 " "Info: 30: + IC(0.145 ns) + CELL(0.416 ns) = 15.463 ns; Loc. = LAB_X50_Y21; Fanout = 1; COMB Node = 'LCD_TEST:u5\|Mux0~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { LCD_TEST:u5|Mux0~16 LCD_TEST:u5|Mux0~17 } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/LCD_TEST.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 16.024 ns LCD_TEST:u5\|Mux0~10 31 COMB LAB_X50_Y21 1 " "Info: 31: + IC(0.290 ns) + CELL(0.271 ns) = 16.024 ns; Loc. = LAB_X50_Y21; Fanout = 1; COMB Node = 'LCD_TEST:u5\|Mux0~10'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { LCD_TEST:u5|Mux0~17 LCD_TEST:u5|Mux0~10 } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/LCD_TEST.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.150 ns) 17.346 ns LCD_TEST:u5\|Mux0~11 32 COMB LAB_X48_Y20 1 " "Info: 32: + IC(1.172 ns) + CELL(0.150 ns) = 17.346 ns; Loc. = LAB_X48_Y20; Fanout = 1; COMB Node = 'LCD_TEST:u5\|Mux0~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { LCD_TEST:u5|Mux0~10 LCD_TEST:u5|Mux0~11 } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/LCD_TEST.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 17.907 ns LCD_TEST:u5\|Mux0~12 33 COMB LAB_X48_Y20 1 " "Info: 33: + IC(0.290 ns) + CELL(0.271 ns) = 17.907 ns; Loc. = LAB_X48_Y20; Fanout = 1; COMB Node = 'LCD_TEST:u5\|Mux0~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { LCD_TEST:u5|Mux0~11 LCD_TEST:u5|Mux0~12 } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/LCD_TEST.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 18.472 ns LCD_TEST:u5\|Mux0~13 34 COMB LAB_X48_Y20 1 " "Info: 34: + IC(0.145 ns) + CELL(0.420 ns) = 18.472 ns; Loc. = LAB_X48_Y20; Fanout = 1; COMB Node = 'LCD_TEST:u5\|Mux0~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_TEST:u5|Mux0~12 LCD_TEST:u5|Mux0~13 } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/LCD_TEST.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 19.037 ns LCD_TEST:u5\|mLCD_DATA\[3\]~25 35 COMB LAB_X48_Y20 1 " "Info: 35: + IC(0.127 ns) + CELL(0.438 ns) = 19.037 ns; Loc. = LAB_X48_Y20; Fanout = 1; COMB Node = 'LCD_TEST:u5\|mLCD_DATA\[3\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_TEST:u5|Mux0~13 LCD_TEST:u5|mLCD_DATA[3]~25 } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/LCD_TEST.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 19.121 ns LCD_TEST:u5\|mLCD_DATA\[3\] 36 REG LAB_X48_Y20 1 " "Info: 36: + IC(0.000 ns) + CELL(0.084 ns) = 19.121 ns; Loc. = LAB_X48_Y20; Fanout = 1; REG Node = 'LCD_TEST:u5\|mLCD_DATA\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_TEST:u5|mLCD_DATA[3]~25 LCD_TEST:u5|mLCD_DATA[3] } "NODE_NAME" } } { "LCD_TEST.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/LCD_TEST.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.847 ns ( 51.50 % ) " "Info: Total cell delay = 9.847 ns ( 51.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.274 ns ( 48.50 % ) " "Info: Total interconnect delay = 9.274 ns ( 48.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "19.121 ns" { clock_controller:clock_controller_inst|data[29] b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[18]~41 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[22]~119 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~23 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[32]~121 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7 b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8 b2bcd_99:b2bcd_99_inst1|Add0~1 b2bcd_99:b2bcd_99_inst1|Add0~2 b2bcd_99:b2bcd_99_inst1|dout[3]~5 b2bcd_99:b2bcd_99_inst1|dout[4]~7 b2bcd_99:b2bcd_99_inst1|dout[5]~9 b2bcd_99:b2bcd_99_inst1|dout[6]~11 b2bcd_99:b2bcd_99_inst1|dout[7]~12 LCD_TEST:u5|Mux0~16 LCD_TEST:u5|Mux0~17 LCD_TEST:u5|Mux0~10 LCD_TEST:u5|Mux0~11 LCD_TEST:u5|Mux0~12 LCD_TEST:u5|Mux0~13 LCD_TEST:u5|mLCD_DATA[3]~25 LCD_TEST:u5|mLCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X44_Y12 X54_Y23 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "69 " "Warning: Found 69 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[0\] 0 " "Info: Pin \"hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[1\] 0 " "Info: Pin \"hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[2\] 0 " "Info: Pin \"hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[3\] 0 " "Info: Pin \"hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[4\] 0 " "Info: Pin \"hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[5\] 0 " "Info: Pin \"hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[6\] 0 " "Info: Pin \"hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[0\] 0 " "Info: Pin \"hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[1\] 0 " "Info: Pin \"hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[2\] 0 " "Info: Pin \"hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[3\] 0 " "Info: Pin \"hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[4\] 0 " "Info: Pin \"hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[5\] 0 " "Info: Pin \"hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[6\] 0 " "Info: Pin \"hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[0\] 0 " "Info: Pin \"hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[1\] 0 " "Info: Pin \"hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[2\] 0 " "Info: Pin \"hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[3\] 0 " "Info: Pin \"hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[4\] 0 " "Info: Pin \"hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[5\] 0 " "Info: Pin \"hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[6\] 0 " "Info: Pin \"hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[0\] 0 " "Info: Pin \"hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[1\] 0 " "Info: Pin \"hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[2\] 0 " "Info: Pin \"hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[3\] 0 " "Info: Pin \"hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[4\] 0 " "Info: Pin \"hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[5\] 0 " "Info: Pin \"hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[6\] 0 " "Info: Pin \"hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[0\] 0 " "Info: Pin \"hex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[1\] 0 " "Info: Pin \"hex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[2\] 0 " "Info: Pin \"hex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[3\] 0 " "Info: Pin \"hex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[4\] 0 " "Info: Pin \"hex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[5\] 0 " "Info: Pin \"hex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[6\] 0 " "Info: Pin \"hex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[0\] 0 " "Info: Pin \"hex5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[1\] 0 " "Info: Pin \"hex5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[2\] 0 " "Info: Pin \"hex5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[3\] 0 " "Info: Pin \"hex5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[4\] 0 " "Info: Pin \"hex5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[5\] 0 " "Info: Pin \"hex5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[6\] 0 " "Info: Pin \"hex5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[0\] 0 " "Info: Pin \"hex6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[1\] 0 " "Info: Pin \"hex6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[2\] 0 " "Info: Pin \"hex6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[3\] 0 " "Info: Pin \"hex6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[4\] 0 " "Info: Pin \"hex6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[5\] 0 " "Info: Pin \"hex6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex6\[6\] 0 " "Info: Pin \"hex6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[0\] 0 " "Info: Pin \"hex7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[1\] 0 " "Info: Pin \"hex7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[2\] 0 " "Info: Pin \"hex7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[3\] 0 " "Info: Pin \"hex7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[4\] 0 " "Info: Pin \"hex7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[5\] 0 " "Info: Pin \"hex7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex7\[6\] 0 " "Info: Pin \"hex7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Warning: Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Info: Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Info: Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Info: Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Info: Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Info: Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Info: Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Info: Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Info: Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 8 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_ON VCC " "Info: Pin LCD_ON has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LCD_ON } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_BLON VCC " "Info: Pin LCD_BLON has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LCD_BLON } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 10 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RW GND " "Info: Pin LCD_RW has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LCD_RW } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/seg7_clock/top.v" 11 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ZXOPEN2017/DE2/class/seg7_clock/seg7.fit.smsg " "Info: Generated suppressed messages file D:/ZXOPEN2017/DE2/class/seg7_clock/seg7.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Info: Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 22:38:23 2017 " "Info: Processing ended: Fri Mar 24 22:38:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
