

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_39_20_5_3_0_1u_config8_s'
================================================================
* Date:           Sun Jul 27 16:42:42 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myhls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.315 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 25.000 ns | 25.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                           |                                                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                  Instance                                 |                             Module                            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182   |dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |call_ret_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_2u_config8_s_fu_236  |shift_line_buffer_array_ap_ufixed_16_6_4_0_0_2u_config8_s      |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +---------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      358|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|     41|     1926|     2298|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       60|     -|
|Register             |        0|      -|     1734|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     41|     3660|     2748|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      1|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+---------------------------------------------------------------+---------+-------+------+------+-----+
    |                                  Instance                                 |                             Module                            | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------+---------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0_fu_182   |dense_latency_ap_ufixed_ap_fixed_39_20_5_3_0_config8_mult_0_0  |        0|     41|  1413|  2042|    0|
    |call_ret_shift_line_buffer_array_ap_ufixed_16_6_4_0_0_2u_config8_s_fu_236  |shift_line_buffer_array_ap_ufixed_16_6_4_0_0_2u_config8_s      |        0|      0|   513|   256|    0|
    +---------------------------------------------------------------------------+---------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                      |                                                               |        0|     41|  1926|  2298|    0|
    +---------------------------------------------------------------------------+---------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln311_fu_1074_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln313_fu_1086_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln316_fu_1024_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln318_fu_1036_p2              |     +    |      0|  0|  39|          32|           1|
    |and_ln284_3_fu_1006_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln284_4_fu_1012_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln284_fu_1000_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_647                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_842                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln284_4_fu_954_p2            |   icmp   |      0|  0|  20|          32|           3|
    |icmp_ln284_5_fu_974_p2            |   icmp   |      0|  0|  20|          30|           1|
    |icmp_ln284_6_fu_994_p2            |   icmp   |      0|  0|  20|          30|           1|
    |icmp_ln284_fu_944_p2              |   icmp   |      0|  0|  20|          32|           3|
    |icmp_ln303_fu_1018_p2             |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln307_fu_1068_p2             |   icmp   |      0|  0|  20|          32|           5|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone       |    or    |      0|  0|   2|           1|           1|
    |select_ln313_fu_1092_p3           |  select  |      0|  0|  32|           1|           3|
    |select_ln318_fu_1042_p3           |  select  |      0|  0|  32|           1|           3|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 358|         327|          38|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter2_storemerge_reg_171  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_2_load               |   9|          2|   32|         64|
    |pX_2                                     |   9|          2|   32|         64|
    |pY_2                                     |   9|          2|   32|         64|
    |res_stream_V_data_V_blk_n                |   9|          2|    1|          2|
    |sX_2                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  60|         13|  161|        354|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |and_ln284_4_reg_1366                     |   1|   0|    1|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_171  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_171  |  32|   0|   32|          0|
    |icmp_ln303_reg_1370                      |   1|   0|    1|          0|
    |kernel_data_V_1_0_ret_reg_1161           |  16|   0|   16|          0|
    |kernel_data_V_1_10_ret_reg_1151          |  16|   0|   16|          0|
    |kernel_data_V_1_11_ret_reg_1146          |  16|   0|   16|          0|
    |kernel_data_V_1_12                       |  16|   0|   16|          0|
    |kernel_data_V_1_12_ret_reg_1206          |  16|   0|   16|          0|
    |kernel_data_V_1_13                       |  16|   0|   16|          0|
    |kernel_data_V_1_13_ret_reg_1211          |  16|   0|   16|          0|
    |kernel_data_V_1_14                       |  16|   0|   16|          0|
    |kernel_data_V_1_14_ret_reg_1216          |  16|   0|   16|          0|
    |kernel_data_V_1_15                       |  16|   0|   16|          0|
    |kernel_data_V_1_15_ret_reg_1221          |  16|   0|   16|          0|
    |kernel_data_V_1_16                       |  16|   0|   16|          0|
    |kernel_data_V_1_16_ret_reg_1226          |  16|   0|   16|          0|
    |kernel_data_V_1_17                       |  16|   0|   16|          0|
    |kernel_data_V_1_17_ret_reg_1231          |  16|   0|   16|          0|
    |kernel_data_V_1_18                       |  16|   0|   16|          0|
    |kernel_data_V_1_18_ret_reg_1236          |  16|   0|   16|          0|
    |kernel_data_V_1_19                       |  16|   0|   16|          0|
    |kernel_data_V_1_19_ret_reg_1241          |  16|   0|   16|          0|
    |kernel_data_V_1_1_ret_reg_1156           |  16|   0|   16|          0|
    |kernel_data_V_1_2                        |  16|   0|   16|          0|
    |kernel_data_V_1_20_ret_reg_1141          |  16|   0|   16|          0|
    |kernel_data_V_1_21_ret_reg_1136          |  16|   0|   16|          0|
    |kernel_data_V_1_22                       |  16|   0|   16|          0|
    |kernel_data_V_1_22_ret_reg_1246          |  16|   0|   16|          0|
    |kernel_data_V_1_23                       |  16|   0|   16|          0|
    |kernel_data_V_1_23_ret_reg_1251          |  16|   0|   16|          0|
    |kernel_data_V_1_24                       |  16|   0|   16|          0|
    |kernel_data_V_1_24_ret_reg_1256          |  16|   0|   16|          0|
    |kernel_data_V_1_25                       |  16|   0|   16|          0|
    |kernel_data_V_1_25_ret_reg_1261          |  16|   0|   16|          0|
    |kernel_data_V_1_26                       |  16|   0|   16|          0|
    |kernel_data_V_1_26_ret_reg_1266          |  16|   0|   16|          0|
    |kernel_data_V_1_27                       |  16|   0|   16|          0|
    |kernel_data_V_1_27_ret_reg_1271          |  16|   0|   16|          0|
    |kernel_data_V_1_28                       |  16|   0|   16|          0|
    |kernel_data_V_1_28_ret_reg_1276          |  16|   0|   16|          0|
    |kernel_data_V_1_29                       |  16|   0|   16|          0|
    |kernel_data_V_1_29_ret_reg_1281          |  16|   0|   16|          0|
    |kernel_data_V_1_2_ret_reg_1166           |  16|   0|   16|          0|
    |kernel_data_V_1_3                        |  16|   0|   16|          0|
    |kernel_data_V_1_30_ret_reg_1131          |  16|   0|   16|          0|
    |kernel_data_V_1_31_ret_reg_1126          |  16|   0|   16|          0|
    |kernel_data_V_1_32                       |  16|   0|   16|          0|
    |kernel_data_V_1_32_ret_reg_1286          |  16|   0|   16|          0|
    |kernel_data_V_1_33                       |  16|   0|   16|          0|
    |kernel_data_V_1_33_ret_reg_1291          |  16|   0|   16|          0|
    |kernel_data_V_1_34                       |  16|   0|   16|          0|
    |kernel_data_V_1_34_ret_reg_1296          |  16|   0|   16|          0|
    |kernel_data_V_1_35                       |  16|   0|   16|          0|
    |kernel_data_V_1_35_ret_reg_1301          |  16|   0|   16|          0|
    |kernel_data_V_1_36                       |  16|   0|   16|          0|
    |kernel_data_V_1_36_ret_reg_1306          |  16|   0|   16|          0|
    |kernel_data_V_1_37                       |  16|   0|   16|          0|
    |kernel_data_V_1_37_ret_reg_1311          |  16|   0|   16|          0|
    |kernel_data_V_1_38                       |  16|   0|   16|          0|
    |kernel_data_V_1_38_ret_reg_1316          |  16|   0|   16|          0|
    |kernel_data_V_1_39                       |  16|   0|   16|          0|
    |kernel_data_V_1_39_ret_reg_1321          |  16|   0|   16|          0|
    |kernel_data_V_1_3_ret_reg_1171           |  16|   0|   16|          0|
    |kernel_data_V_1_4                        |  16|   0|   16|          0|
    |kernel_data_V_1_40_ret_reg_1121          |  16|   0|   16|          0|
    |kernel_data_V_1_41_ret_reg_1116          |  16|   0|   16|          0|
    |kernel_data_V_1_42                       |  16|   0|   16|          0|
    |kernel_data_V_1_42_ret_reg_1326          |  16|   0|   16|          0|
    |kernel_data_V_1_43                       |  16|   0|   16|          0|
    |kernel_data_V_1_43_ret_reg_1331          |  16|   0|   16|          0|
    |kernel_data_V_1_44                       |  16|   0|   16|          0|
    |kernel_data_V_1_44_ret_reg_1336          |  16|   0|   16|          0|
    |kernel_data_V_1_45                       |  16|   0|   16|          0|
    |kernel_data_V_1_45_ret_reg_1341          |  16|   0|   16|          0|
    |kernel_data_V_1_46                       |  16|   0|   16|          0|
    |kernel_data_V_1_46_ret_reg_1346          |  16|   0|   16|          0|
    |kernel_data_V_1_47                       |  16|   0|   16|          0|
    |kernel_data_V_1_47_ret_reg_1351          |  16|   0|   16|          0|
    |kernel_data_V_1_48                       |  16|   0|   16|          0|
    |kernel_data_V_1_48_ret_reg_1356          |  16|   0|   16|          0|
    |kernel_data_V_1_49                       |  16|   0|   16|          0|
    |kernel_data_V_1_49_ret_reg_1361          |  16|   0|   16|          0|
    |kernel_data_V_1_4_ret_reg_1176           |  16|   0|   16|          0|
    |kernel_data_V_1_5                        |  16|   0|   16|          0|
    |kernel_data_V_1_5_ret_reg_1181           |  16|   0|   16|          0|
    |kernel_data_V_1_6                        |  16|   0|   16|          0|
    |kernel_data_V_1_6_ret_reg_1186           |  16|   0|   16|          0|
    |kernel_data_V_1_7                        |  16|   0|   16|          0|
    |kernel_data_V_1_7_ret_reg_1191           |  16|   0|   16|          0|
    |kernel_data_V_1_8                        |  16|   0|   16|          0|
    |kernel_data_V_1_8_ret_reg_1196           |  16|   0|   16|          0|
    |kernel_data_V_1_9                        |  16|   0|   16|          0|
    |kernel_data_V_1_9_ret_reg_1201           |  16|   0|   16|          0|
    |pX_2                                     |  32|   0|   32|          0|
    |pY_2                                     |  32|   0|   32|          0|
    |res_out_0_V_reg_1382                     |  30|   0|   30|          0|
    |sX_2                                     |  32|   0|   32|          0|
    |sY_2                                     |  32|   0|   32|          0|
    |and_ln284_4_reg_1366                     |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1734|  32| 1671|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<39,20,5,3,0>,1u>,config8> | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<39,20,5,3,0>,1u>,config8> | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<39,20,5,3,0>,1u>,config8> | return value |
|ap_done                     | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<39,20,5,3,0>,1u>,config8> | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<39,20,5,3,0>,1u>,config8> | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<39,20,5,3,0>,1u>,config8> | return value |
|ap_ce                       |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<39,20,5,3,0>,1u>,config8> | return value |
|res_stream_V_data_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<39,20,5,3,0>,1u>,config8> | return value |
|res_stream_V_data_V_din     | out |   39|   ap_fifo  |                           res_stream_V_data_V                           |    pointer   |
|res_stream_V_data_V_full_n  |  in |    1|   ap_fifo  |                           res_stream_V_data_V                           |    pointer   |
|res_stream_V_data_V_write   | out |    1|   ap_fifo  |                           res_stream_V_data_V                           |    pointer   |
|in_elem_data_0_V_read       |  in |   16|   ap_none  |                          in_elem_data_0_V_read                          |    scalar    |
|in_elem_data_1_V_read       |  in |   16|   ap_none  |                          in_elem_data_1_V_read                          |    scalar    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

