#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep 21 13:04:39 2025
# Process ID: 309293
# Current directory: /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/design_1_usp_rf_data_converter_0_0_synth_1
# Command line: vivado -log design_1_usp_rf_data_converter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_usp_rf_data_converter_0_0.tcl
# Log file: /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/design_1_usp_rf_data_converter_0_0_synth_1/design_1_usp_rf_data_converter_0_0.vds
# Journal file: /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/design_1_usp_rf_data_converter_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_usp_rf_data_converter_0_0.tcl -notrace
Command: synth_design -top design_1_usp_rf_data_converter_0_0 -part xczu28dr-ffvg1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 311876 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2475.387 ; gain = 148.719 ; free physical = 36885 ; free virtual = 106623
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.v:52]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_block' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:56]
	Parameter dac00_enable bound to: 1'b1 
	Parameter dac00_data_type bound to: 1'b0 
	Parameter dac00_interpolation bound to: 3'b001 
	Parameter dac00_mixer bound to: 2'b10 
	Parameter dac00_sinc bound to: 1'b0 
	Parameter dac01_enable bound to: 1'b1 
	Parameter dac01_data_type bound to: 1'b0 
	Parameter dac01_interpolation bound to: 3'b001 
	Parameter dac01_mixer bound to: 2'b10 
	Parameter dac01_sinc bound to: 1'b0 
	Parameter dac02_enable bound to: 1'b1 
	Parameter dac02_data_type bound to: 1'b0 
	Parameter dac02_interpolation bound to: 3'b001 
	Parameter dac02_mixer bound to: 2'b10 
	Parameter dac02_sinc bound to: 1'b0 
	Parameter dac03_enable bound to: 1'b1 
	Parameter dac03_data_type bound to: 1'b0 
	Parameter dac03_interpolation bound to: 3'b001 
	Parameter dac03_mixer bound to: 2'b10 
	Parameter dac03_sinc bound to: 1'b0 
	Parameter dac10_enable bound to: 1'b1 
	Parameter dac10_data_type bound to: 1'b0 
	Parameter dac10_interpolation bound to: 3'b001 
	Parameter dac10_mixer bound to: 2'b10 
	Parameter dac10_sinc bound to: 1'b0 
	Parameter dac11_enable bound to: 1'b1 
	Parameter dac11_data_type bound to: 1'b0 
	Parameter dac11_interpolation bound to: 3'b001 
	Parameter dac11_mixer bound to: 2'b10 
	Parameter dac11_sinc bound to: 1'b0 
	Parameter dac12_enable bound to: 1'b1 
	Parameter dac12_data_type bound to: 1'b0 
	Parameter dac12_interpolation bound to: 3'b001 
	Parameter dac12_mixer bound to: 2'b10 
	Parameter dac12_sinc bound to: 1'b0 
	Parameter dac13_enable bound to: 1'b1 
	Parameter dac13_data_type bound to: 1'b0 
	Parameter dac13_interpolation bound to: 3'b001 
	Parameter dac13_mixer bound to: 2'b10 
	Parameter dac13_sinc bound to: 1'b0 
	Parameter adc00_enable bound to: 1'b1 
	Parameter adc00_data_type bound to: 1'b0 
	Parameter adc00_decimation bound to: 3'b001 
	Parameter adc00_mixer bound to: 2'b10 
	Parameter adc01_enable bound to: 1'b1 
	Parameter adc01_data_type bound to: 1'b0 
	Parameter adc01_decimation bound to: 3'b001 
	Parameter adc01_mixer bound to: 2'b10 
	Parameter adc02_enable bound to: 1'b1 
	Parameter adc02_data_type bound to: 1'b0 
	Parameter adc02_decimation bound to: 3'b001 
	Parameter adc02_mixer bound to: 2'b10 
	Parameter adc03_enable bound to: 1'b1 
	Parameter adc03_data_type bound to: 1'b0 
	Parameter adc03_decimation bound to: 3'b001 
	Parameter adc03_mixer bound to: 2'b10 
	Parameter adc10_enable bound to: 1'b1 
	Parameter adc10_data_type bound to: 1'b0 
	Parameter adc10_decimation bound to: 3'b001 
	Parameter adc10_mixer bound to: 2'b10 
	Parameter adc11_enable bound to: 1'b1 
	Parameter adc11_data_type bound to: 1'b0 
	Parameter adc11_decimation bound to: 3'b001 
	Parameter adc11_mixer bound to: 2'b10 
	Parameter adc12_enable bound to: 1'b1 
	Parameter adc12_data_type bound to: 1'b0 
	Parameter adc12_decimation bound to: 3'b001 
	Parameter adc12_mixer bound to: 2'b10 
	Parameter adc13_enable bound to: 1'b1 
	Parameter adc13_data_type bound to: 1'b0 
	Parameter adc13_decimation bound to: 3'b001 
	Parameter adc13_mixer bound to: 2'b10 
	Parameter adc20_enable bound to: 1'b1 
	Parameter adc20_data_type bound to: 1'b0 
	Parameter adc20_decimation bound to: 3'b001 
	Parameter adc20_mixer bound to: 2'b10 
	Parameter adc21_enable bound to: 1'b1 
	Parameter adc21_data_type bound to: 1'b0 
	Parameter adc21_decimation bound to: 3'b001 
	Parameter adc21_mixer bound to: 2'b10 
	Parameter adc22_enable bound to: 1'b1 
	Parameter adc22_data_type bound to: 1'b0 
	Parameter adc22_decimation bound to: 3'b001 
	Parameter adc22_mixer bound to: 2'b10 
	Parameter adc23_enable bound to: 1'b1 
	Parameter adc23_data_type bound to: 1'b0 
	Parameter adc23_decimation bound to: 3'b001 
	Parameter adc23_mixer bound to: 2'b10 
	Parameter adc30_enable bound to: 1'b1 
	Parameter adc30_data_type bound to: 1'b0 
	Parameter adc30_decimation bound to: 3'b001 
	Parameter adc30_mixer bound to: 2'b10 
	Parameter adc31_enable bound to: 1'b1 
	Parameter adc31_data_type bound to: 1'b0 
	Parameter adc31_decimation bound to: 3'b001 
	Parameter adc31_mixer bound to: 2'b10 
	Parameter adc32_enable bound to: 1'b1 
	Parameter adc32_data_type bound to: 1'b0 
	Parameter adc32_decimation bound to: 3'b001 
	Parameter adc32_mixer bound to: 2'b10 
	Parameter adc33_enable bound to: 1'b1 
	Parameter adc33_data_type bound to: 1'b0 
	Parameter adc33_decimation bound to: 3'b001 
	Parameter adc33_mixer bound to: 2'b10 
	Parameter MAX_ADC_T1_DLY bound to: 32 - type: integer 
	Parameter MAX_DAC_T1_DLY bound to: 32 - type: integer 
	Parameter MRK_LOC_BITS bound to: 4 - type: integer 
	Parameter MRK_CNTR_BITS bound to: 16 - type: integer 
	Parameter MTS_SYSREF_COUNT_NBITS bound to: 8 - type: integer 
	Parameter MTS_SYSREF_FREQ_NBITS bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_rf_wrapper' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_rf_wrapper.v:50]
	Parameter NMR_DAC_TILES bound to: 2 - type: integer 
	Parameter NMR_ADC_TILES bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (1#1) [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_por_fsm_top' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm_top.sv:47]
	Parameter start_val_500_nanosecs bound to: 24'b000000000000000000110010 
	Parameter start_val_20_microsecs bound to: 24'b000000000000011111010000 
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_tile_config' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_tile_config.sv:47]
	Parameter idle bound to: 3'b000 
	Parameter memory_delay bound to: 3'b001 
	Parameter check_tile_index bound to: 3'b010 
	Parameter wait_for_drp bound to: 3'b011 
	Parameter write_drp bound to: 3'b100 
	Parameter wait_for_write_rdy bound to: 3'b101 
	Parameter finished bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_device_rom' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_device_rom.sv:47]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_device_rom.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_device_rom' (2#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_device_rom.sv:47]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_tile_config.sv:252]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_tile_config' (3#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_tile_config.sv:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_constants_config' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:48]
	Parameter idle bound to: 3'b000 
	Parameter wait_for_start bound to: 3'b001 
	Parameter wait_for_drp bound to: 3'b010 
	Parameter check_subdrp bound to: 3'b011 
	Parameter write_drp bound to: 3'b100 
	Parameter wait_for_write_rdy bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_constants_config' (4#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:48]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_bgt_fsm' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bgt_fsm.v:47]
	Parameter idle bound to: 5'b00000 
	Parameter request_drp bound to: 5'b00001 
	Parameter write_vbg_ctrl_1 bound to: 5'b00010 
	Parameter write_vbg_ctrl_2 bound to: 5'b00011 
	Parameter write_vbg_ctrl_3 bound to: 5'b00100 
	Parameter write_vbg_ctrl_4 bound to: 5'b00101 
	Parameter wait_for_125_ns_1 bound to: 5'b00110 
	Parameter write_vbg_ctrl_5 bound to: 5'b00111 
	Parameter write_vbg_ctrl_6 bound to: 5'b01000 
	Parameter wait_for_125_ns_2 bound to: 5'b01001 
	Parameter write_vbg_ctrl_7 bound to: 5'b01010 
	Parameter write_vbg_ctrl_8 bound to: 5'b01011 
	Parameter read_vbg_status_1 bound to: 5'b01100 
	Parameter read_vbg_status_2 bound to: 5'b01101 
	Parameter wait_for_vbg_status bound to: 5'b01110 
	Parameter write_vbg_ctrl_9 bound to: 5'b01111 
	Parameter write_vbg_ctrl_10 bound to: 5'b10000 
WARNING: [Synth 8-6014] Unused sequential element timer_125ns_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bgt_fsm.v:116]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_bgt_fsm' (5#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bgt_fsm.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_por_fsm' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm.sv:47]
	Parameter ADC bound to: 1 - type: integer 
	Parameter NO_OF_SLICES bound to: 4 - type: integer 
	Parameter PLL bound to: 0 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter find_start_stage bound to: 4'b0010 
	Parameter memory_delay bound to: 4'b0011 
	Parameter op_decode bound to: 4'b0100 
	Parameter request_drp bound to: 4'b0101 
	Parameter read_drp bound to: 4'b0110 
	Parameter wait_for_read_rdy bound to: 4'b0111 
	Parameter dummy_read_drp bound to: 4'b1000 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1001 
	Parameter write_drp bound to: 4'b1010 
	Parameter wait_for_write_rdy bound to: 4'b1011 
	Parameter decode_event bound to: 4'b1100 
	Parameter wait_for_event bound to: 4'b1101 
	Parameter finish bound to: 4'b1110 
	Parameter wait_for_tile_config bound to: 4'b0001 
	Parameter access_drp_status bound to: 4'b0010 
	Parameter read_pll_enable bound to: 4'b0011 
	Parameter wait_for_pll_enable_rdy bound to: 4'b0100 
	Parameter read_pll_status bound to: 4'b0101 
	Parameter wait_for_pll_status_rdy bound to: 4'b0110 
	Parameter access_subdrp bound to: 4'b0111 
	Parameter read_subdrp bound to: 4'b1000 
	Parameter wait_for_subdrp_read_rdy bound to: 4'b1001 
	Parameter write_subdrp bound to: 4'b1010 
	Parameter wait_for_subdrp_write_rdy bound to: 4'b1011 
	Parameter wait_for_50_us bound to: 4'b1100 
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm.sv:277]
WARNING: [Synth 8-6014] Unused sequential element status_timer_count_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm.sv:302]
WARNING: [Synth 8-6014] Unused sequential element status_timer_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm.sv:303]
WARNING: [Synth 8-6014] Unused sequential element status_gnt_r_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm.sv:329]
WARNING: [Synth 8-6014] Unused sequential element pll_ok_r_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm.sv:1031]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_por_fsm' (6#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm.sv:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_drp_arbiter_adc' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_arbiter_adc.v:47]
	Parameter DRP_WRITE_DELAY bound to: 4 - type: integer 
	Parameter idle bound to: 3'b000 
	Parameter gnt_tile_config bound to: 3'b001 
	Parameter gnt_const_config bound to: 3'b010 
	Parameter gnt_status bound to: 3'b011 
	Parameter gnt_por bound to: 3'b100 
	Parameter gnt_bgt bound to: 3'b101 
	Parameter gnt_user bound to: 3'b110 
	Parameter gnt_dummy_read bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_arbiter_adc.v:300]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_drp_arbiter_adc' (7#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_arbiter_adc.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm.sv:47]
	Parameter ADC bound to: 0 - type: integer 
	Parameter NO_OF_SLICES bound to: 0 - type: integer 
	Parameter PLL bound to: 0 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter find_start_stage bound to: 4'b0010 
	Parameter memory_delay bound to: 4'b0011 
	Parameter op_decode bound to: 4'b0100 
	Parameter request_drp bound to: 4'b0101 
	Parameter read_drp bound to: 4'b0110 
	Parameter wait_for_read_rdy bound to: 4'b0111 
	Parameter dummy_read_drp bound to: 4'b1000 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1001 
	Parameter write_drp bound to: 4'b1010 
	Parameter wait_for_write_rdy bound to: 4'b1011 
	Parameter decode_event bound to: 4'b1100 
	Parameter wait_for_event bound to: 4'b1101 
	Parameter finish bound to: 4'b1110 
	Parameter wait_for_tile_config bound to: 4'b0001 
	Parameter access_drp_status bound to: 4'b0010 
	Parameter read_pll_enable bound to: 4'b0011 
	Parameter wait_for_pll_enable_rdy bound to: 4'b0100 
	Parameter read_pll_status bound to: 4'b0101 
	Parameter wait_for_pll_status_rdy bound to: 4'b0110 
	Parameter access_subdrp bound to: 4'b0111 
	Parameter read_subdrp bound to: 4'b1000 
	Parameter wait_for_subdrp_read_rdy bound to: 4'b1001 
	Parameter write_subdrp bound to: 4'b1010 
	Parameter wait_for_subdrp_write_rdy bound to: 4'b1011 
	Parameter wait_for_50_us bound to: 4'b1100 
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm.sv:277]
WARNING: [Synth 8-6014] Unused sequential element status_timer_count_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm.sv:302]
WARNING: [Synth 8-6014] Unused sequential element status_timer_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm.sv:303]
WARNING: [Synth 8-6014] Unused sequential element status_gnt_r_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm.sv:329]
WARNING: [Synth 8-6014] Unused sequential element pll_ok_r_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm.sv:1031]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0' (7#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm.sv:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_drp_arbiter' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_arbiter.v:47]
	Parameter DRP_WRITE_DELAY bound to: 4 - type: integer 
	Parameter idle bound to: 3'b000 
	Parameter gnt_tile_config bound to: 3'b001 
	Parameter gnt_status bound to: 3'b010 
	Parameter gnt_por bound to: 3'b011 
	Parameter gnt_bgt bound to: 3'b100 
	Parameter gnt_user bound to: 3'b101 
	Parameter gnt_dummy_read bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_drp_arbiter' (8#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_arbiter.v:47]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_por_fsm_top' (9#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm_top.sv:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_mt_fifo_ctrl' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_fifo_ctrl.sv:52]
	Parameter MTS_NUM_TILES bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/home/wisig/xilinx_19_2/Vivado/2019.2/scripts/rt/data/unisim_comp_diablo.v:13708]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (10#1) [/home/wisig/xilinx_19_2/Vivado/2019.2/scripts/rt/data/unisim_comp_diablo.v:13708]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (10#1) [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_mt_fifo_ctrl' (11#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_fifo_ctrl.sv:52]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_mt_fifo_ctrl__parameterized0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_fifo_ctrl.sv:52]
	Parameter MTS_NUM_TILES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_mt_fifo_ctrl__parameterized0' (11#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_fifo_ctrl.sv:52]
INFO: [Synth 8-6157] synthesizing module 'HSDAC' [/home/wisig/xilinx_19_2/Vivado/2019.2/scripts/rt/data/unisim_comp_diablo.v:32836]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 1 - type: integer 
	Parameter XPA_CFG1 bound to: 0 - type: integer 
	Parameter XPA_NUM_DACS bound to: 4 - type: integer 
	Parameter XPA_NUM_DUCS bound to: 0 - type: integer 
	Parameter XPA_PLL_USED bound to: No - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 3072 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HSDAC' (12#1) [/home/wisig/xilinx_19_2/Vivado/2019.2/scripts/rt/data/unisim_comp_diablo.v:32836]
INFO: [Synth 8-6157] synthesizing module 'HSADC' [/home/wisig/xilinx_19_2/Vivado/2019.2/scripts/rt/data/unisim_comp_diablo.v:32727]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 1 - type: integer 
	Parameter XPA_CFG1 bound to: 0 - type: integer 
	Parameter XPA_NUM_ADCS bound to: 2I - type: string 
	Parameter XPA_NUM_DDCS bound to: 0 - type: integer 
	Parameter XPA_PLL_USED bound to: No - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 3072 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HSADC' (13#1) [/home/wisig/xilinx_19_2/Vivado/2019.2/scripts/rt/data/unisim_comp_diablo.v:32727]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_rf_wrapper' (14#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_rf_wrapper.v:50]
WARNING: [Synth 8-7023] instance 'design_1_usp_rf_data_converter_0_0_rf_wrapper_i' of module 'design_1_usp_rf_data_converter_0_0_rf_wrapper' has 408 connections declared, but only 404 given [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:1456]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_axi_lite_ipif' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_axi_lite_ipif.v:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262140 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 2048 - type: integer 
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_slave_attachment' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_slave_attachment.v:83]
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 18 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262140 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 2048 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_INCLUDE_DPHASE_TIMER bound to: 2048 - type: integer 
	Parameter AXI_RESP_OK bound to: 2'b00 
	Parameter AXI_RESP_SLVERR bound to: 2'b10 
	Parameter IDLE bound to: 3'b000 
	Parameter READING bound to: 3'b001 
	Parameter READ_WAIT bound to: 3'b010 
	Parameter WRITE_WAIT bound to: 3'b011 
	Parameter WRITING bound to: 3'b100 
	Parameter B_VALID bound to: 3'b101 
	Parameter BRESP_WAIT bound to: 3'b110 
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter DPTO_LD_VALUE bound to: 12'b011111111111 
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_counter_f' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_counter_f.v:54]
	Parameter C_NUM_BITS bound to: 12 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_counter_f' (15#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_counter_f.v:54]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_address_decoder' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_address_decoder.v:65]
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_BUS_AWIDTH bound to: 18 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_address_decoder' (16#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_address_decoder.v:65]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_slave_attachment' (17#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_slave_attachment.v:83]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_axi_lite_ipif' (18#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_axi_lite_ipif.v:88]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_register_decode' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_register_decode.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_register_decode.v:146]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_register_decode' (19#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_register_decode.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_drp_access_ctrl' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_access_ctrl.v:50]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_drp_access_ctrl' (20#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_access_ctrl.v:50]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_drp_control_top' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_control_top.v:50]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_drp_control' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_control.v:50]
	Parameter idle bound to: 3'b000 
	Parameter send_enable bound to: 3'b001 
	Parameter wait_rdy bound to: 3'b010 
	Parameter write_done bound to: 3'b011 
	Parameter read_done bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_control.v:87]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_drp_control' (21#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_control.v:50]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_drp_control_top' (22#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_control_top.v:50]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_irq_sync' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_irq_sync.v:48]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized1' [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 5 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized1' (22#1) [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_irq_sync' (23#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_irq_sync.v:48]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_powerup_state_irq' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_powerup_state_irq.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_irq_req_ack' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_irq_req_ack.v:49]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_irq_req_ack' (24#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_irq_req_ack.v:49]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_powerup_state_irq' (25#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_powerup_state_irq.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_overvol_irq' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_overvol_irq.v:49]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_overvol_irq' (26#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_overvol_irq.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0bufg_gt_ctrl.v:49]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/home/wisig/xilinx_19_2/Vivado/2019.2/scripts/rt/data/unisim_comp_diablo.v:1251]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (27#1) [/home/wisig/xilinx_19_2/Vivado/2019.2/scripts/rt/data/unisim_comp_diablo.v:1251]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl' (28#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0bufg_gt_ctrl.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_reset_count' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_rst_cnt.v:49]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_reset_count' (29#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_rst_cnt.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_mt_sysref_count' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_sysref_count.sv:50]
	Parameter COUNT_NBITS bound to: 8 - type: integer 
	Parameter FREQ_NBITS bound to: 15 - type: integer 
	Parameter COUNT_MAX bound to: 255 - type: integer 
	Parameter FREQ_MAX bound to: 32767 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter INV_DEF_VAL bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1226]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (30#1) [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_mt_sysref_count' (31#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_sysref_count.sv:50]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized0' [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter INV_DEF_VAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized0' (31#1) [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_mt_mrk_counter' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_mrk_count.sv:50]
	Parameter MRK_LOC_BITS bound to: 4 - type: integer 
	Parameter MRK_CNTR_BITS bound to: 16 - type: integer 
	Parameter MIN_COUNT_THRESH bound to: 16'b0000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_mt_mrk_counter' (32#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_mrk_count.sv:50]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_mt_data_align' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_data_align.sv:49]
	Parameter BITS_PER_WORD bound to: 16 - type: integer 
	Parameter MAX_WORDS bound to: 8 - type: integer 
	Parameter MAX_T1_DLY bound to: 32 - type: integer 
	Parameter ADC bound to: 1 - type: integer 
	Parameter CFG_DLY_BITS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/home/wisig/xilinx_19_2/Vivado/2019.2/scripts/rt/data/unisim_comp_diablo.v:78356]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (33#1) [/home/wisig/xilinx_19_2/Vivado/2019.2/scripts/rt/data/unisim_comp_diablo.v:78356]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_mt_data_align' (34#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_data_align.sv:49]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E__parameterized0' [/home/wisig/xilinx_19_2/Vivado/2019.2/scripts/rt/data/unisim_comp_diablo.v:78356]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E__parameterized0' (34#1) [/home/wisig/xilinx_19_2/Vivado/2019.2/scripts/rt/data/unisim_comp_diablo.v:78356]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_mt_data_align__parameterized0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_data_align.sv:49]
	Parameter BITS_PER_WORD bound to: 16 - type: integer 
	Parameter MAX_WORDS bound to: 8 - type: integer 
	Parameter MAX_T1_DLY bound to: 32 - type: integer 
	Parameter ADC bound to: 0 - type: integer 
	Parameter CFG_DLY_BITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_mt_data_align__parameterized0' (34#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_data_align.sv:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_bg_cal_block' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bg_cal_block.sv:49]
	Parameter SAMPLE_NO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_bg_cal_block' (35#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bg_cal_block.sv:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized0' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bg_cal_block.sv:49]
	Parameter SAMPLE_NO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E2' [/home/wisig/xilinx_19_2/Vivado/2019.2/scripts/rt/data/unisim_comp_diablo.v:12582]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2' (36#1) [/home/wisig/xilinx_19_2/Vivado/2019.2/scripts/rt/data/unisim_comp_diablo.v:12582]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized0' (36#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bg_cal_block.sv:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized1' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bg_cal_block.sv:49]
	Parameter SAMPLE_NO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized1' (36#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bg_cal_block.sv:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized2' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bg_cal_block.sv:49]
	Parameter SAMPLE_NO bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized2' (36#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bg_cal_block.sv:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized3' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bg_cal_block.sv:49]
	Parameter SAMPLE_NO bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized3' (36#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bg_cal_block.sv:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized4' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bg_cal_block.sv:49]
	Parameter SAMPLE_NO bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized4' (36#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bg_cal_block.sv:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized5' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bg_cal_block.sv:49]
	Parameter SAMPLE_NO bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized5' (36#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bg_cal_block.sv:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized6' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bg_cal_block.sv:49]
	Parameter SAMPLE_NO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized6' (36#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bg_cal_block.sv:49]
WARNING: [Synth 8-6014] Unused sequential element adc01_cal_freeze_reg_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:3127]
WARNING: [Synth 8-6014] Unused sequential element adc01_disable_cal_freeze_input_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:3128]
WARNING: [Synth 8-6014] Unused sequential element adc03_cal_freeze_reg_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:3153]
WARNING: [Synth 8-6014] Unused sequential element adc03_disable_cal_freeze_input_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:3154]
WARNING: [Synth 8-6014] Unused sequential element adc11_cal_freeze_reg_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:3578]
WARNING: [Synth 8-6014] Unused sequential element adc11_disable_cal_freeze_input_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:3579]
WARNING: [Synth 8-6014] Unused sequential element adc13_cal_freeze_reg_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:3604]
WARNING: [Synth 8-6014] Unused sequential element adc13_disable_cal_freeze_input_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:3605]
WARNING: [Synth 8-6014] Unused sequential element adc21_cal_freeze_reg_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4029]
WARNING: [Synth 8-6014] Unused sequential element adc21_disable_cal_freeze_input_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4030]
WARNING: [Synth 8-6014] Unused sequential element adc23_cal_freeze_reg_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4055]
WARNING: [Synth 8-6014] Unused sequential element adc23_disable_cal_freeze_input_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4056]
WARNING: [Synth 8-6014] Unused sequential element adc31_cal_freeze_reg_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4480]
WARNING: [Synth 8-6014] Unused sequential element adc31_disable_cal_freeze_input_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4481]
WARNING: [Synth 8-6014] Unused sequential element adc33_cal_freeze_reg_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4506]
WARNING: [Synth 8-6014] Unused sequential element adc33_disable_cal_freeze_input_reg was removed.  [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4507]
WARNING: [Synth 8-3848] Net adc20_control_i in module/entity design_1_usp_rf_data_converter_0_0_block does not have driver. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:665]
WARNING: [Synth 8-3848] Net adc21_control_i in module/entity design_1_usp_rf_data_converter_0_0_block does not have driver. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:666]
WARNING: [Synth 8-3848] Net adc22_control_i in module/entity design_1_usp_rf_data_converter_0_0_block does not have driver. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:667]
WARNING: [Synth 8-3848] Net adc23_control_i in module/entity design_1_usp_rf_data_converter_0_0_block does not have driver. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:668]
WARNING: [Synth 8-3848] Net adc30_control_i in module/entity design_1_usp_rf_data_converter_0_0_block does not have driver. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:669]
WARNING: [Synth 8-3848] Net adc31_control_i in module/entity design_1_usp_rf_data_converter_0_0_block does not have driver. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:670]
WARNING: [Synth 8-3848] Net adc32_control_i in module/entity design_1_usp_rf_data_converter_0_0_block does not have driver. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:671]
WARNING: [Synth 8-3848] Net adc33_control_i in module/entity design_1_usp_rf_data_converter_0_0_block does not have driver. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:672]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_block' (37#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:56]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0' (38#1) [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.v:52]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_bg_cal_block has unconnected port coeff[11]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_bg_cal_block has unconnected port coeff[10]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_bg_cal_block has unconnected port coeff[9]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_bg_cal_block has unconnected port coeff[8]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_bg_cal_block has unconnected port coeff[7]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_bg_cal_block has unconnected port coeff[6]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_bg_cal_block has unconnected port coeff[5]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_bg_cal_block has unconnected port coeff[4]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_bg_cal_block has unconnected port coeff[3]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_bg_cal_block has unconnected port coeff[2]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_bg_cal_block has unconnected port coeff[1]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_bg_cal_block has unconnected port coeff[0]
WARNING: [Synth 8-3331] design xpm_cdc_single__parameterized1 has unconnected port src_clk
WARNING: [Synth 8-3331] design xpm_cdc_single__parameterized0 has unconnected port src_clk
WARNING: [Synth 8-3331] design xpm_cdc_single has unconnected port src_clk
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_mt_mrk_counter has unconnected port adc_status[15]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_mt_mrk_counter has unconnected port adc_status[14]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_mt_mrk_counter has unconnected port adc_status[13]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_mt_mrk_counter has unconnected port adc_status[12]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_mt_mrk_counter has unconnected port adc_status[7]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_mt_mrk_counter has unconnected port adc_status[6]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_mt_mrk_counter has unconnected port adc_status[5]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_mt_mrk_counter has unconnected port adc_status[4]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_mt_mrk_counter has unconnected port adc_status[3]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_mt_mrk_counter has unconnected port adc_status[2]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_mt_mrk_counter has unconnected port adc_status[1]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_mt_mrk_counter has unconnected port adc_status[0]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_register_decode has unconnected port bus2ip_addr[12]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_register_decode has unconnected port bus2ip_addr[1]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_register_decode has unconnected port bus2ip_addr[0]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[0]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[1]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[2]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[4]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[5]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[6]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[7]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[8]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[9]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[10]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[11]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[12]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[13]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[14]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[15]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[16]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_address_decoder has unconnected port Address_In_Erly[17]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_address_decoder has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_slave_attachment has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_slave_attachment has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_slave_attachment has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_slave_attachment has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[15]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[14]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[13]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[12]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[11]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[10]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[9]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[8]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[7]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[6]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[5]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[4]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[3]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[2]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[1]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drpdo_status[0]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port drprdy_status
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port status_gnt
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[15]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[14]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[13]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[12]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[11]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[10]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[9]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[8]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[7]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[6]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[5]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[4]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[3]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[2]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc0_status[1]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[15]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[14]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[13]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[12]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[11]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[10]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[9]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[8]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[7]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[6]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[5]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[4]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[3]
WARNING: [Synth 8-3331] design design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 has unconnected port adc1_status[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.613 ; gain = 319.945 ; free physical = 36286 ; free virtual = 106044
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2664.426 ; gain = 337.758 ; free physical = 36268 ; free virtual = 106021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2664.426 ; gain = 337.758 ; free physical = 36268 ; free virtual = 106021
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2672.426 ; gain = 0.000 ; free physical = 36164 ; free virtual = 105907
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_usp_rf_data_converter_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_usp_rf_data_converter_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/design_1_usp_rf_data_converter_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/design_1_usp_rf_data_converter_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc] for cell 'inst'
INFO: [Vivado 12-3520] Assignment of 'round_term4_i, C0_i, dout_ff2_i, dout_ff0_i, dout_ff3_i, z1_net_i, dout_ff1_i, round_term2_i, round_term3_i, round_term3_i__0, round_term2_i__0, round_term1_i, round_term2_i__1, round_term1_i__0, round_term0_i, round_term_i, i_primitive, din_ff2_i, din_ff_i, dout_ff_i, dout_ff0_i, dout_ff2_i, dout_ff1_i, GND, i_primitive, i_primitive, z1_net_i, dout_ff3_i, round_term_i, round_term0_i, round_term1_i__0, round_term2_i__1, round_term1_i, round_term2_i__0, round_term3_i__0, round_term3_i, round_term2_i, C0_i, round_term4_i, v1_var_pipe_ff_i, VCC, C0_i, din_ff2_i, din_ff_i, dout_ff_i, dout_ff0_i, dout_ff2_i, dout_ff1_i, v1_var_pipe_ff_i, round_term4_i, C0_i, round_term2_i, round_term3_i, round_term3_i__0, round_term2_i__0, round_term1_i, round_term2_i__1, round_term1_i__0, round_term0_i, round_term_i, dout_ff3_i, z1_net_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, v1_var_pipe_ff_i, VCC, v1_var_pipe_ff_i, round_term4_i, C0_i, round_term2_i, round_term3_i, round_term3_i__0, round_term2_i__0, round_term1_i, round_term2_i__1, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, GND, VCC, dout_ff_i, din_ff_i, din_ff2_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, C0_i, round_term2_i, round_term3_i, round_term3_i__0, round_term2_i__0, round_term1_i, round_term2_i__1, round_term1_i__0, round_term0_i, round_term_i, dout_ff3_i, z1_net_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, GND, dout_ff3_i, z1_net_i, round_term_i, round_term0_i, round_term1_i__0, round_term2_i__1, round_term1_i, round_term2_i__0, round_term3_i__0, round_term3_i, round_term2_i, round_term4_i, v1_var_pipe_ff_i, VCC, GND, VCC, din_ff_i, din_ff2_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, C0_i, round_term2_i, round_term3_i, round_term3_i__0, round_term2_i__0, round_term1_i, round_term2_i__1, round_term1_i__0, round_term0_i, round_term_i, dout_ff3_i, z1_net_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, GND, i_primitive, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, i_primitive, din_pipe_reg[0][0], din_pipe_reg[1][0], i_primitive, din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], dout_i_i, GND, VCC, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], i_primitive, din_pipe_reg[2][1], din_pipe_reg[2][2], din_pipe_reg[2][3], din_pipe_reg[2][4], din_pipe_reg[2][5], din_pipe_reg[2][6], din_pipe_reg[2][7], din_pipe_reg[2][8], din_pipe_reg[2][9], din_pipe_reg[2][10], din_pipe_reg[2][11], din_pipe_reg[2][12], din_pipe_reg[2][13], din_pipe_reg[2][14], din_pipe_reg[2][15], din_pipe_reg[4][0], din_pipe_reg[3][1], din_pipe_reg[3][2], din_pipe_reg[3][3], din_pipe_reg[3][4], din_pipe_reg[3][5], din_pipe_reg[3][6], din_pipe_reg[3][7], din_pipe_reg[3][8], din_pipe_reg[3][9], din_pipe_reg[3][10], din_pipe_reg[3][11], din_pipe_reg[3][12], din_pipe_reg[3][13], din_pipe_reg[3][14], din_pipe_reg[3][15], dout_i_reg[0], din_pipe_reg[4][1], din_pipe_reg[4][2], din_pipe_reg[4][3], din_pipe_reg[4][4], din_pipe_reg[4][5], din_pipe_reg[4][6], din_pipe_reg[4][7], din_pipe_reg[4][8], din_pipe_reg[4][9], din_pipe_reg[4][10], din_pipe_reg[4][11], din_pipe_reg[4][12], din_pipe_reg[4][13], din_pipe_reg[4][14], din_pipe_reg[4][15], v1_var_pipe_ff_reg[0], dout_i_reg[1], dout_i_reg[2], dout_i_reg[3], dout_i_reg[4], dout_i_reg[7], dout_i_reg[5], dout_i_reg[6], dout_i_reg[8], dout_i_reg[9], dout_i_reg[10], dout_i_reg[11], dout_i_reg[12], dout_i_reg[13], dout_i_reg[14], dout_i_reg[15], round_term_reg, din_pipe_reg[0][3], din_pipe_reg[0][1], din_pipe_reg[0][2], din_pipe_reg[0][4], din_pipe_reg[0][5], din_pipe_reg[0][6], din_pipe_reg[0][7], din_pipe_reg[0][8], din_pipe_reg[0][9], din_pipe_reg[0][10], din_pipe_reg[0][11], din_pipe_reg[0][12], din_pipe_reg[0][13], din_pipe_reg[0][14], din_pipe_reg[0][15], din_pipe_reg[2][0], din_pipe_reg[1][1], din_pipe_reg[1][2], din_pipe_reg[1][3], din_pipe_reg[1][4], din_pipe_reg[1][5], din_pipe_reg[1][6], din_pipe_reg[1][7], din_pipe_reg[1][8], din_pipe_reg[1][9], din_pipe_reg[1][10], din_pipe_reg[1][11], din_pipe_reg[1][12], din_pipe_reg[1][13], din_pipe_reg[1][14], din_pipe_reg[1][15], and din_pipe_reg[3][0]' to a pblock 'inst_pblock_bgcal_bypass_adc0' means that all children of 'i_gcb_adc00_subadc2, i_gcb_adc00_subadc5, i_gcb_adc00_subadc6, i_gcb_adc00_subadc4, i_gcb_adc00_subadc3, i_gcb_adc00_subadc7, i_gcb_adc00_subadc0, and i_gcb_adc00_subadc1' are in the pblock. Changing the pblock assignment to 'i_gcb_adc00_subadc2, i_gcb_adc00_subadc5, i_gcb_adc00_subadc6, i_gcb_adc00_subadc4, i_gcb_adc00_subadc3, i_gcb_adc00_subadc7, i_gcb_adc00_subadc0, and i_gcb_adc00_subadc1'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc:87]
INFO: [Vivado 12-3520] Assignment of 'i_primitive, round_term4_i, round_term3_i__0, round_term1_i, round_term1_i__0, round_term0_i, dout_ff3_i, GND, v1_var_pipe_ff_i, round_term3_i, round_term2_i, round_term2_i__1, round_term2_i__0, round_term_i, z1_net_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_i_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, dout_ff_i, din_ff_i, v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_i_reg[1], dout_i_reg[2], dout_i_reg[3], dout_i_reg[4], dout_i_reg[7], dout_i_reg[5], dout_i_reg[6], dout_i_reg[8], dout_i_reg[9], dout_i_reg[10], dout_i_reg[11], dout_i_reg[12], dout_i_reg[13], dout_i_reg[14], dout_i_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_pipe_reg[0][0], din_pipe_reg[1][0], din_pipe_reg[0][3], din_pipe_reg[0][1], din_pipe_reg[0][2], din_pipe_reg[0][4], din_pipe_reg[0][5], din_pipe_reg[0][6], din_pipe_reg[0][7], din_pipe_reg[0][8], din_pipe_reg[0][9], din_pipe_reg[0][10], din_pipe_reg[0][11], din_pipe_reg[0][12], din_pipe_reg[0][13], din_pipe_reg[0][14], din_pipe_reg[0][15], din_pipe_reg[2][0], din_pipe_reg[1][1], din_pipe_reg[1][2], din_pipe_reg[1][3], din_pipe_reg[1][4], din_pipe_reg[1][5], din_pipe_reg[1][6], din_pipe_reg[1][7], din_pipe_reg[1][8], din_pipe_reg[1][9], din_pipe_reg[1][10], din_pipe_reg[1][11], din_pipe_reg[1][12], din_pipe_reg[1][13], din_pipe_reg[1][14], din_pipe_reg[1][15], din_pipe_reg[3][0], din_pipe_reg[2][1], din_pipe_reg[2][2], din_pipe_reg[2][3], din_pipe_reg[2][4], din_pipe_reg[2][5], din_pipe_reg[2][6], din_pipe_reg[2][7], din_pipe_reg[2][8], din_pipe_reg[2][9], din_pipe_reg[2][10], din_pipe_reg[2][11], din_pipe_reg[2][12], din_pipe_reg[2][13], din_pipe_reg[2][14], din_pipe_reg[2][15], din_pipe_reg[4][0], din_pipe_reg[3][1], din_pipe_reg[3][2], din_pipe_reg[3][3], din_pipe_reg[3][4], din_pipe_reg[3][5], din_pipe_reg[3][6], din_pipe_reg[3][7], din_pipe_reg[3][8], din_pipe_reg[3][9], din_pipe_reg[3][10], din_pipe_reg[3][11], din_pipe_reg[3][12], din_pipe_reg[3][13], din_pipe_reg[3][14], din_pipe_reg[3][15], dout_i_reg[0], din_pipe_reg[4][1], din_pipe_reg[4][2], din_pipe_reg[4][3], din_pipe_reg[4][4], din_pipe_reg[4][5], din_pipe_reg[4][6], din_pipe_reg[4][7], din_pipe_reg[4][8], din_pipe_reg[4][9], din_pipe_reg[4][10], din_pipe_reg[4][11], din_pipe_reg[4][12], din_pipe_reg[4][13], din_pipe_reg[4][14], din_pipe_reg[4][15], v1_var_pipe_ff_reg[0], i_primitive, i_primitive, i_primitive, i_primitive, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, i_primitive, din_ff2_i, C0_i, VCC, and i_primitive' to a pblock 'inst_pblock_bgcal_bypass_adc0' means that all children of 'i_gcb_adc02_subadc3, i_gcb_adc02_subadc0, i_gcb_adc02_subadc1, i_gcb_adc02_subadc2, i_gcb_adc02_subadc4, i_gcb_adc02_subadc7, i_gcb_adc02_subadc5, and i_gcb_adc02_subadc6' are in the pblock. Changing the pblock assignment to 'i_gcb_adc02_subadc3, i_gcb_adc02_subadc0, i_gcb_adc02_subadc1, i_gcb_adc02_subadc2, i_gcb_adc02_subadc4, i_gcb_adc02_subadc7, i_gcb_adc02_subadc5, and i_gcb_adc02_subadc6'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc:88]
INFO: [Vivado 12-3520] Assignment of 'i_primitive, i_primitive, v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, din_pipe_reg[4][1], din_pipe_reg[4][2], din_pipe_reg[4][3], din_pipe_reg[4][4], din_pipe_reg[4][5], din_pipe_reg[4][6], din_pipe_reg[4][7], din_pipe_reg[4][8], din_pipe_reg[4][9], din_pipe_reg[4][10], din_pipe_reg[4][11], din_pipe_reg[4][12], din_pipe_reg[4][13], din_pipe_reg[4][14], din_pipe_reg[4][15], v1_var_pipe_ff_reg[0], dout_i_reg[1], dout_i_reg[2], dout_i_reg[3], dout_i_reg[4], dout_i_reg[7], dout_i_reg[5], dout_i_reg[6], dout_i_reg[8], dout_i_reg[9], dout_i_reg[10], dout_i_reg[11], dout_i_reg[12], dout_i_reg[13], dout_i_reg[14], dout_i_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], din_pipe_reg[0][0], din_pipe_reg[1][0], din_pipe_reg[0][3], din_pipe_reg[0][1], din_pipe_reg[0][2], din_pipe_reg[0][4], din_pipe_reg[0][5], din_pipe_reg[0][6], din_pipe_reg[0][7], din_pipe_reg[0][8], din_pipe_reg[0][9], din_pipe_reg[0][10], din_pipe_reg[0][11], din_pipe_reg[0][12], din_pipe_reg[0][13], din_pipe_reg[0][14], din_pipe_reg[0][15], din_pipe_reg[2][0], din_pipe_reg[1][1], din_pipe_reg[1][2], din_pipe_reg[1][3], din_pipe_reg[1][4], din_pipe_reg[1][5], din_pipe_reg[1][6], din_pipe_reg[1][7], din_pipe_reg[1][8], din_pipe_reg[1][9], din_pipe_reg[1][10], din_pipe_reg[1][11], din_pipe_reg[1][12], din_pipe_reg[1][13], din_pipe_reg[1][14], din_pipe_reg[1][15], din_pipe_reg[3][0], din_pipe_reg[2][1], din_pipe_reg[2][2], din_pipe_reg[2][3], din_pipe_reg[2][4], din_pipe_reg[2][5], din_pipe_reg[2][6], din_pipe_reg[2][7], din_pipe_reg[2][8], din_pipe_reg[2][9], din_pipe_reg[2][10], din_pipe_reg[2][11], din_pipe_reg[2][12], din_pipe_reg[2][13], din_pipe_reg[2][14], din_pipe_reg[2][15], din_pipe_reg[4][0], din_pipe_reg[3][1], din_pipe_reg[3][2], din_pipe_reg[3][3], din_pipe_reg[3][4], din_pipe_reg[3][5], din_pipe_reg[3][6], din_pipe_reg[3][7], din_pipe_reg[3][8], din_pipe_reg[3][9], din_pipe_reg[3][10], din_pipe_reg[3][11], din_pipe_reg[3][12], din_pipe_reg[3][13], din_pipe_reg[3][14], din_pipe_reg[3][15], dout_i_reg[0], i_primitive, i_primitive, i_primitive, i_primitive, i_primitive, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, dout_i_i, GND, VCC, din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], and din_ff2_reg[15]' to a pblock 'inst_pblock_bgcal_bypass_adc1' means that all children of 'i_gcb_adc10_subadc3, i_gcb_adc10_subadc7, i_gcb_adc10_subadc5, i_gcb_adc10_subadc6, i_gcb_adc10_subadc4, i_gcb_adc10_subadc2, i_gcb_adc10_subadc0, and i_gcb_adc10_subadc1' are in the pblock. Changing the pblock assignment to 'i_gcb_adc10_subadc3, i_gcb_adc10_subadc7, i_gcb_adc10_subadc5, i_gcb_adc10_subadc6, i_gcb_adc10_subadc4, i_gcb_adc10_subadc2, i_gcb_adc10_subadc0, and i_gcb_adc10_subadc1'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc:92]
INFO: [Vivado 12-3520] Assignment of 'i_primitive, i_primitive, din_pipe_reg[0][0], i_primitive, i_primitive, VCC, i_primitive, i_primitive, i_primitive, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, dout_i_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, din_pipe_reg[1][0], din_pipe_reg[0][3], din_pipe_reg[0][1], din_pipe_reg[0][2], din_pipe_reg[0][4], din_pipe_reg[0][5], din_pipe_reg[0][6], din_pipe_reg[0][7], din_pipe_reg[0][8], din_pipe_reg[0][9], din_pipe_reg[0][10], din_pipe_reg[0][11], din_pipe_reg[0][12], din_pipe_reg[0][13], din_pipe_reg[0][14], din_pipe_reg[0][15], din_pipe_reg[2][0], din_pipe_reg[1][1], din_pipe_reg[1][2], din_pipe_reg[1][3], din_pipe_reg[1][4], din_pipe_reg[1][5], din_pipe_reg[1][6], din_pipe_reg[1][7], din_pipe_reg[1][8], din_pipe_reg[1][9], din_pipe_reg[1][10], din_pipe_reg[1][11], din_pipe_reg[1][12], din_pipe_reg[1][13], din_pipe_reg[1][14], din_pipe_reg[1][15], din_pipe_reg[3][0], din_pipe_reg[2][1], din_pipe_reg[2][2], din_pipe_reg[2][3], din_pipe_reg[2][4], din_pipe_reg[2][5], din_pipe_reg[2][6], din_pipe_reg[2][7], din_pipe_reg[2][8], din_pipe_reg[2][9], din_pipe_reg[2][10], din_pipe_reg[2][11], din_pipe_reg[2][12], din_pipe_reg[2][13], din_pipe_reg[2][14], din_pipe_reg[2][15], din_pipe_reg[4][0], din_pipe_reg[3][1], din_pipe_reg[3][2], din_pipe_reg[3][3], din_pipe_reg[3][4], din_pipe_reg[3][5], din_pipe_reg[3][6], din_pipe_reg[3][7], din_pipe_reg[3][8], din_pipe_reg[3][9], din_pipe_reg[3][10], din_pipe_reg[3][11], din_pipe_reg[3][12], din_pipe_reg[3][13], din_pipe_reg[3][14], din_pipe_reg[3][15], dout_i_reg[0], din_pipe_reg[4][1], din_pipe_reg[4][2], din_pipe_reg[4][3], din_pipe_reg[4][4], din_pipe_reg[4][5], din_pipe_reg[4][6], din_pipe_reg[4][7], din_pipe_reg[4][8], din_pipe_reg[4][9], din_pipe_reg[4][10], din_pipe_reg[4][11], din_pipe_reg[4][12], din_pipe_reg[4][13], din_pipe_reg[4][14], din_pipe_reg[4][15], v1_var_pipe_ff_reg[0], dout_i_reg[1], dout_i_reg[2], dout_i_reg[3], dout_i_reg[4], dout_i_reg[7], dout_i_reg[5], dout_i_reg[6], dout_i_reg[8], dout_i_reg[9], dout_i_reg[10], dout_i_reg[11], dout_i_reg[12], dout_i_reg[13], dout_i_reg[14], dout_i_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, and VCC' to a pblock 'inst_pblock_bgcal_bypass_adc1' means that all children of 'i_gcb_adc12_subadc7, i_gcb_adc12_subadc0, i_gcb_adc12_subadc1, i_gcb_adc12_subadc2, i_gcb_adc12_subadc3, i_gcb_adc12_subadc5, i_gcb_adc12_subadc6, and i_gcb_adc12_subadc4' are in the pblock. Changing the pblock assignment to 'i_gcb_adc12_subadc7, i_gcb_adc12_subadc0, i_gcb_adc12_subadc1, i_gcb_adc12_subadc2, i_gcb_adc12_subadc3, i_gcb_adc12_subadc5, i_gcb_adc12_subadc6, and i_gcb_adc12_subadc4'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc:93]
INFO: [Vivado 12-3520] Assignment of 'v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], i_primitive, i_primitive, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, dout_i_i, GND, VCC, i_primitive, i_primitive, i_primitive, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], i_primitive, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, i_primitive, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, din_pipe_reg[0][0], din_pipe_reg[1][0], din_pipe_reg[0][3], din_pipe_reg[0][1], din_pipe_reg[0][2], din_pipe_reg[0][4], din_pipe_reg[0][5], din_pipe_reg[0][6], din_pipe_reg[0][7], din_pipe_reg[0][8], din_pipe_reg[0][9], din_pipe_reg[0][10], din_pipe_reg[0][11], din_pipe_reg[0][12], din_pipe_reg[0][13], din_pipe_reg[0][14], din_pipe_reg[0][15], din_pipe_reg[2][0], din_pipe_reg[1][1], din_pipe_reg[1][2], din_pipe_reg[1][3], din_pipe_reg[1][4], din_pipe_reg[1][5], din_pipe_reg[1][6], din_pipe_reg[1][7], din_pipe_reg[1][8], din_pipe_reg[1][9], din_pipe_reg[1][10], din_pipe_reg[1][11], din_pipe_reg[1][12], din_pipe_reg[1][13], din_pipe_reg[1][14], din_pipe_reg[1][15], din_pipe_reg[3][0], din_pipe_reg[2][1], din_pipe_reg[2][2], din_pipe_reg[2][3], din_pipe_reg[2][4], din_pipe_reg[2][5], din_pipe_reg[2][6], din_pipe_reg[2][7], din_pipe_reg[2][8], din_pipe_reg[2][9], din_pipe_reg[2][10], din_pipe_reg[2][11], din_pipe_reg[2][12], din_pipe_reg[2][13], din_pipe_reg[2][14], din_pipe_reg[2][15], din_pipe_reg[4][0], din_pipe_reg[3][1], din_pipe_reg[3][2], din_pipe_reg[3][3], din_pipe_reg[3][4], din_pipe_reg[3][5], din_pipe_reg[3][6], din_pipe_reg[3][7], din_pipe_reg[3][8], din_pipe_reg[3][9], din_pipe_reg[3][10], din_pipe_reg[3][11], din_pipe_reg[3][12], din_pipe_reg[3][13], din_pipe_reg[3][14], din_pipe_reg[3][15], dout_i_reg[0], din_pipe_reg[4][1], din_pipe_reg[4][2], din_pipe_reg[4][3], din_pipe_reg[4][4], din_pipe_reg[4][5], din_pipe_reg[4][6], din_pipe_reg[4][7], din_pipe_reg[4][8], din_pipe_reg[4][9], din_pipe_reg[4][10], din_pipe_reg[4][11], din_pipe_reg[4][12], din_pipe_reg[4][13], din_pipe_reg[4][14], din_pipe_reg[4][15], v1_var_pipe_ff_reg[0], dout_i_reg[1], dout_i_reg[2], dout_i_reg[3], dout_i_reg[4], dout_i_reg[7], dout_i_reg[5], dout_i_reg[6], dout_i_reg[8], dout_i_reg[9], dout_i_reg[10], dout_i_reg[11], dout_i_reg[12], dout_i_reg[13], dout_i_reg[14], dout_i_reg[15], and round_term_reg' to a pblock 'inst_pblock_bgcal_bypass_adc2' means that all children of 'i_gcb_adc20_subadc0, i_gcb_adc20_subadc1, i_gcb_adc20_subadc7, i_gcb_adc20_subadc5, i_gcb_adc20_subadc6, i_gcb_adc20_subadc4, i_gcb_adc20_subadc2, and i_gcb_adc20_subadc3' are in the pblock. Changing the pblock assignment to 'i_gcb_adc20_subadc0, i_gcb_adc20_subadc1, i_gcb_adc20_subadc7, i_gcb_adc20_subadc5, i_gcb_adc20_subadc6, i_gcb_adc20_subadc4, i_gcb_adc20_subadc2, and i_gcb_adc20_subadc3'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc:97]
INFO: [Vivado 12-3520] Assignment of 'v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], dout_i_reg[1], dout_i_reg[2], dout_i_reg[3], dout_i_reg[4], dout_i_reg[7], dout_i_reg[5], dout_i_reg[6], dout_i_reg[8], dout_i_reg[9], dout_i_reg[10], dout_i_reg[11], dout_i_reg[12], dout_i_reg[13], dout_i_reg[14], dout_i_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_pipe_reg[0][0], din_pipe_reg[1][0], din_pipe_reg[0][3], din_pipe_reg[0][1], din_pipe_reg[0][2], din_pipe_reg[0][4], din_pipe_reg[0][5], din_pipe_reg[0][6], din_pipe_reg[0][7], din_pipe_reg[0][8], din_pipe_reg[0][9], din_pipe_reg[0][10], din_pipe_reg[0][11], din_pipe_reg[0][12], din_pipe_reg[0][13], din_pipe_reg[0][14], din_pipe_reg[0][15], din_pipe_reg[2][0], din_pipe_reg[1][1], din_pipe_reg[1][2], din_pipe_reg[1][3], din_pipe_reg[1][4], din_pipe_reg[1][5], din_pipe_reg[1][6], din_pipe_reg[1][7], din_pipe_reg[1][8], din_pipe_reg[1][9], din_pipe_reg[1][10], din_pipe_reg[1][11], din_pipe_reg[1][12], din_pipe_reg[1][13], din_pipe_reg[1][14], din_pipe_reg[1][15], din_pipe_reg[3][0], din_pipe_reg[2][1], din_pipe_reg[2][2], din_pipe_reg[2][3], din_pipe_reg[2][4], din_pipe_reg[2][5], din_pipe_reg[2][6], din_pipe_reg[2][7], din_pipe_reg[2][8], din_pipe_reg[2][9], din_pipe_reg[2][10], din_pipe_reg[2][11], din_pipe_reg[2][12], din_pipe_reg[2][13], din_pipe_reg[2][14], din_pipe_reg[2][15], din_pipe_reg[4][0], din_pipe_reg[3][1], din_pipe_reg[3][2], din_pipe_reg[3][3], din_pipe_reg[3][4], din_pipe_reg[3][5], din_pipe_reg[3][6], din_pipe_reg[3][7], din_pipe_reg[3][8], din_pipe_reg[3][9], din_pipe_reg[3][10], din_pipe_reg[3][11], din_pipe_reg[3][12], din_pipe_reg[3][13], din_pipe_reg[3][14], din_pipe_reg[3][15], dout_i_reg[0], din_pipe_reg[4][1], din_pipe_reg[4][2], din_pipe_reg[4][3], din_pipe_reg[4][4], din_pipe_reg[4][5], din_pipe_reg[4][6], din_pipe_reg[4][7], din_pipe_reg[4][8], din_pipe_reg[4][9], din_pipe_reg[4][10], din_pipe_reg[4][11], din_pipe_reg[4][12], din_pipe_reg[4][13], din_pipe_reg[4][14], din_pipe_reg[4][15], v1_var_pipe_ff_reg[0], i_primitive, i_primitive, i_primitive, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, dout_i_i, GND, VCC, i_primitive, i_primitive, i_primitive, and i_primitive' to a pblock 'inst_pblock_bgcal_bypass_adc2' means that all children of 'i_gcb_adc22_subadc5, i_gcb_adc22_subadc7, i_gcb_adc22_subadc6, i_gcb_adc22_subadc4, i_gcb_adc22_subadc3, i_gcb_adc22_subadc2, i_gcb_adc22_subadc0, and i_gcb_adc22_subadc1' are in the pblock. Changing the pblock assignment to 'i_gcb_adc22_subadc5, i_gcb_adc22_subadc7, i_gcb_adc22_subadc6, i_gcb_adc22_subadc4, i_gcb_adc22_subadc3, i_gcb_adc22_subadc2, i_gcb_adc22_subadc0, and i_gcb_adc22_subadc1'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc:98]
INFO: [Vivado 12-3520] Assignment of 'v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, dout_i_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_pipe_reg[0][3], din_pipe_reg[0][1], din_pipe_reg[0][2], din_pipe_reg[0][4], din_pipe_reg[0][5], din_pipe_reg[0][6], din_pipe_reg[0][7], din_pipe_reg[0][8], din_pipe_reg[0][9], din_pipe_reg[0][10], din_pipe_reg[0][11], din_pipe_reg[0][12], din_pipe_reg[0][13], din_pipe_reg[0][14], din_pipe_reg[0][15], din_pipe_reg[2][0], din_pipe_reg[1][1], din_pipe_reg[1][2], din_pipe_reg[1][3], din_pipe_reg[1][4], din_pipe_reg[1][5], din_pipe_reg[1][6], din_pipe_reg[1][7], din_pipe_reg[1][8], din_pipe_reg[1][9], din_pipe_reg[1][10], din_pipe_reg[1][11], din_pipe_reg[1][12], din_pipe_reg[1][13], din_pipe_reg[1][14], din_pipe_reg[1][15], din_pipe_reg[3][0], din_pipe_reg[2][1], din_pipe_reg[2][2], din_pipe_reg[2][3], din_pipe_reg[2][4], din_pipe_reg[2][5], din_pipe_reg[2][6], din_pipe_reg[2][7], din_pipe_reg[2][8], din_pipe_reg[2][9], din_pipe_reg[2][10], din_pipe_reg[2][11], din_pipe_reg[2][12], din_pipe_reg[2][13], din_pipe_reg[2][14], din_pipe_reg[2][15], din_pipe_reg[4][0], din_pipe_reg[3][1], din_pipe_reg[3][2], din_pipe_reg[3][3], din_pipe_reg[3][4], din_pipe_reg[3][5], din_pipe_reg[3][6], din_pipe_reg[3][7], din_pipe_reg[3][8], din_pipe_reg[3][9], din_pipe_reg[3][10], din_pipe_reg[3][11], din_pipe_reg[3][12], din_pipe_reg[3][13], din_pipe_reg[3][14], din_pipe_reg[3][15], dout_i_reg[0], din_pipe_reg[0][0], din_pipe_reg[1][0], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_pipe_reg[4][1], din_pipe_reg[4][2], din_pipe_reg[4][3], din_pipe_reg[4][4], din_pipe_reg[4][5], din_pipe_reg[4][6], din_pipe_reg[4][7], din_pipe_reg[4][8], din_pipe_reg[4][9], din_pipe_reg[4][10], din_pipe_reg[4][11], din_pipe_reg[4][12], din_pipe_reg[4][13], din_pipe_reg[4][14], din_pipe_reg[4][15], v1_var_pipe_ff_reg[0], dout_i_reg[1], dout_i_reg[2], dout_i_reg[3], dout_i_reg[4], dout_i_reg[7], dout_i_reg[5], dout_i_reg[6], dout_i_reg[8], dout_i_reg[9], dout_i_reg[10], dout_i_reg[11], dout_i_reg[12], dout_i_reg[13], dout_i_reg[14], dout_i_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], i_primitive, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, i_primitive, i_primitive, i_primitive, i_primitive, i_primitive, and i_primitive' to a pblock 'inst_pblock_bgcal_bypass_adc3' means that all children of 'i_gcb_adc30_subadc6, i_gcb_adc30_subadc3, i_gcb_adc30_subadc5, i_gcb_adc30_subadc2, i_gcb_adc30_subadc1, i_gcb_adc30_subadc4, i_gcb_adc30_subadc7, and i_gcb_adc30_subadc0' are in the pblock. Changing the pblock assignment to 'i_gcb_adc30_subadc6, i_gcb_adc30_subadc3, i_gcb_adc30_subadc5, i_gcb_adc30_subadc2, i_gcb_adc30_subadc1, i_gcb_adc30_subadc4, i_gcb_adc30_subadc7, and i_gcb_adc30_subadc0'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc:102]
INFO: [Vivado 12-3520] Assignment of 'dout_i_i, GND, VCC, i_primitive, din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_pipe_reg[0][0], din_pipe_reg[1][0], din_pipe_reg[0][3], din_pipe_reg[0][1], din_pipe_reg[0][2], din_pipe_reg[0][4], din_pipe_reg[0][5], din_pipe_reg[0][6], din_pipe_reg[0][7], din_pipe_reg[0][8], din_pipe_reg[0][9], din_pipe_reg[0][10], din_pipe_reg[0][11], din_pipe_reg[0][12], din_pipe_reg[0][13], din_pipe_reg[0][14], din_pipe_reg[0][15], din_pipe_reg[2][0], din_pipe_reg[1][1], din_pipe_reg[1][2], din_pipe_reg[1][3], din_pipe_reg[1][4], din_pipe_reg[1][5], din_pipe_reg[1][6], din_pipe_reg[1][7], din_pipe_reg[1][8], din_pipe_reg[1][9], din_pipe_reg[1][10], din_pipe_reg[1][11], din_pipe_reg[1][12], din_pipe_reg[1][13], din_pipe_reg[1][14], din_pipe_reg[1][15], din_pipe_reg[3][0], din_pipe_reg[2][1], din_pipe_reg[2][2], din_pipe_reg[2][3], din_pipe_reg[2][4], din_pipe_reg[2][5], din_pipe_reg[2][6], din_pipe_reg[2][7], din_pipe_reg[2][8], din_pipe_reg[2][9], din_pipe_reg[2][10], din_pipe_reg[2][11], din_pipe_reg[2][12], din_pipe_reg[2][13], din_pipe_reg[2][14], din_pipe_reg[2][15], din_pipe_reg[4][0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff_reg[1], v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, i_primitive, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], v1_var_pipe_ff_reg[17], v1_var_pipe_ff_reg[18], v1_var_pipe_ff_reg[19], v1_var_pipe_ff_reg[20], v1_var_pipe_ff_reg[21], v1_var_pipe_ff_reg[22], v1_var_pipe_ff_reg[23], v1_var_pipe_ff_reg[24], v1_var_pipe_ff_reg[25], v1_var_pipe_ff_reg[26], v1_var_pipe_ff_reg[27], v1_var_pipe_ff_reg[28], v1_var_pipe_ff_reg[29], v1_var_pipe_ff_reg[30], dout_ff_reg[0], din_ff_reg[0], dout_ff_reg[1], dout_ff_reg[2], dout_ff_reg[3], dout_ff_reg[4], dout_ff_reg[5], dout_ff_reg[6], dout_ff_reg[7], dout_ff_reg[8], dout_ff_reg[9], dout_ff_reg[10], dout_ff_reg[11], dout_ff_reg[12], dout_ff_reg[13], dout_ff_reg[14], dout_ff_reg[15], din_ff2_reg[0], din_ff_reg[1], din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], v1_var_pipe_ff_reg[0], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], i_primitive, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, v1_var_pipe_ff_i, round_term4_i, round_term3_i, round_term2_i, round_term3_i__0, round_term2_i__1, round_term2_i__0, round_term1_i, round_term1_i__0, round_term0_i, round_term_i, z1_net_i, dout_ff3_i, dout_ff1_i, dout_ff2_i, dout_ff0_i, dout_ff_i, din_ff_i, din_ff2_i, C0_i, GND, VCC, i_primitive, din_pipe_reg[3][1], din_pipe_reg[3][2], din_pipe_reg[3][3], din_pipe_reg[3][4], din_pipe_reg[3][5], din_pipe_reg[3][6], din_pipe_reg[3][7], din_pipe_reg[3][8], din_pipe_reg[3][9], din_pipe_reg[3][10], din_pipe_reg[3][11], din_pipe_reg[3][12], din_pipe_reg[3][13], din_pipe_reg[3][14], din_pipe_reg[3][15], dout_i_reg[0], din_pipe_reg[4][1], din_pipe_reg[4][2], din_pipe_reg[4][3], din_pipe_reg[4][4], din_pipe_reg[4][5], din_pipe_reg[4][6], din_pipe_reg[4][7], din_pipe_reg[4][8], din_pipe_reg[4][9], din_pipe_reg[4][10], din_pipe_reg[4][11], din_pipe_reg[4][12], din_pipe_reg[4][13], din_pipe_reg[4][14], din_pipe_reg[4][15], v1_var_pipe_ff_reg[0], dout_i_reg[1], dout_i_reg[2], dout_i_reg[3], dout_i_reg[4], dout_i_reg[7], dout_i_reg[5], dout_i_reg[6], dout_i_reg[8], dout_i_reg[9], dout_i_reg[10], dout_i_reg[11], dout_i_reg[12], dout_i_reg[13], dout_i_reg[14], dout_i_reg[15], round_term_reg, v1_var_pipe_ff_reg[3], v1_var_pipe_ff_reg[1], v1_var_pipe_ff_reg[2], v1_var_pipe_ff_reg[4], v1_var_pipe_ff_reg[7], v1_var_pipe_ff_reg[5], v1_var_pipe_ff_reg[6], v1_var_pipe_ff_reg[8], v1_var_pipe_ff_reg[9], v1_var_pipe_ff_reg[10], v1_var_pipe_ff_reg[11], v1_var_pipe_ff_reg[12], v1_var_pipe_ff_reg[13], v1_var_pipe_ff_reg[14], v1_var_pipe_ff_reg[15], v1_var_pipe_ff_reg[16], din_ff2_i, C0_i, GND, VCC, din_ff_reg[2], din_ff_reg[3], din_ff_reg[4], din_ff_reg[7], din_ff_reg[5], din_ff_reg[6], din_ff_reg[8], din_ff_reg[9], din_ff_reg[10], din_ff_reg[11], din_ff_reg[12], din_ff_reg[13], din_ff_reg[14], din_ff_reg[15], din_ff2_reg[1], din_ff2_reg[2], din_ff2_reg[3], din_ff2_reg[4], din_ff2_reg[7], din_ff2_reg[5], din_ff2_reg[6], din_ff2_reg[8], din_ff2_reg[9], din_ff2_reg[10], din_ff2_reg[11], din_ff2_reg[12], din_ff2_reg[13], din_ff2_reg[14], din_ff2_reg[15], i_primitive, din_ff2_reg[0], i_primitive, i_primitive, and dout_ff_reg[0]' to a pblock 'inst_pblock_bgcal_bypass_adc3' means that all children of 'i_gcb_adc32_subadc0, i_gcb_adc32_subadc1, i_gcb_adc32_subadc4, i_gcb_adc32_subadc3, i_gcb_adc32_subadc5, i_gcb_adc32_subadc2, i_gcb_adc32_subadc7, and i_gcb_adc32_subadc6' are in the pblock. Changing the pblock assignment to 'i_gcb_adc32_subadc0, i_gcb_adc32_subadc1, i_gcb_adc32_subadc4, i_gcb_adc32_subadc3, i_gcb_adc32_subadc5, i_gcb_adc32_subadc2, i_gcb_adc32_subadc7, and i_gcb_adc32_subadc6'. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc:103]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc:171]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc:173]
Finished Parsing XDC File [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_usp_rf_data_converter_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_usp_rf_data_converter_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/i_mts_sysref_count_dac/i_xpm_cdc_single_start_pulse'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/i_mts_sysref_count_dac/i_xpm_cdc_single_start_pulse'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/i_xpm_cdc_single_mt_mrk_rst'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/i_xpm_cdc_single_mt_mrk_rst'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc00_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc00_mrk_cntr_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc02_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc02_mrk_cntr_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc0_clk_valid_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc0_clk_valid_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc10_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc10_mrk_cntr_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc12_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc12_mrk_cntr_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc1_clk_valid_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc1_clk_valid_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc20_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc20_mrk_cntr_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc22_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc22_mrk_cntr_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc2_clk_valid_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc2_clk_valid_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc30_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc30_mrk_cntr_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc32_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc32_mrk_cntr_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc3_clk_valid_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc3_clk_valid_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_dac0_clk_valid_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_dac0_clk_valid_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_dac1_clk_valid_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_dac1_clk_valid_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_clk_present_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_clk_present_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_pll_lock_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_pll_lock_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_powerup_state_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_powerup_state_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_supplies_up_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_supplies_up_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_clk_present_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_clk_present_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_pll_lock_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_pll_lock_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_powerup_state_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_powerup_state_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_supplies_up_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_supplies_up_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_clk_present_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_clk_present_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_pll_lock_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_pll_lock_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_powerup_state_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_powerup_state_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_supplies_up_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_supplies_up_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_clk_present_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_clk_present_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_pll_lock_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_pll_lock_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_powerup_state_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_powerup_state_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_clk_present_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_clk_present_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_pll_lock_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_pll_lock_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_powerup_state_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_powerup_state_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_supplies_up_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_supplies_up_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_clk_present_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_clk_present_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_done_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_done_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_pll_lock_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_pll_lock_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_powerup_state_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_powerup_state_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_supplies_up_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_supplies_up_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc0_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc1_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc2_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc3_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc0_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc1_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc0_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc1_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc2_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc3_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_en'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_en'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_src'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_src'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_mts_sysref_count_dac/i_xpm_cdc_sysref'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_mts_sysref_count_dac/i_xpm_cdc_sysref'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_range'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_range'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_vol'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_vol'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac00_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac00_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac00_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac00_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac01_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac01_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac01_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac01_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac02_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac02_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac02_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac02_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac03_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac03_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac03_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac03_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac10_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac10_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac10_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac10_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac11_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac11_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac11_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac11_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac12_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac12_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac12_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac12_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac13_data_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac13_data_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac13_fifo_irq'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac13_fifo_irq'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref_done'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref_done'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_mts_sysref_count_dac/i_xpm_cdc_sysref_done'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_mts_sysref_count_dac/i_xpm_cdc_sysref_done'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc00/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc00/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc02/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc02/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc10/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc10/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc12/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc12/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc20/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc20/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc22/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc22/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc30/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc30/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc32/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc32/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_dac00/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_dac00/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_dac01/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_dac01/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_dac02/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_dac02/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_dac03/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_dac03/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_dac10/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_dac10/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_dac11/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_dac11/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_dac12/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_dac12/sync_bypass'
Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_dac13/sync_bypass'
Finished Sourcing Tcl File [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_dac13/sync_bypass'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wisig/xilinx_19_2/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_usp_rf_data_converter_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_usp_rf_data_converter_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2938.801 ; gain = 0.000 ; free physical = 36040 ; free virtual = 105798
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 56 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2956.613 ; gain = 17.812 ; free physical = 36021 ; free virtual = 105781
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2956.613 ; gain = 629.945 ; free physical = 36068 ; free virtual = 105836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2956.613 ; gain = 629.945 ; free physical = 36068 ; free virtual = 105836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/design_1_usp_rf_data_converter_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true for inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_mts_sysref_count_dac/i_xpm_cdc_single_start_pulse. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_xpm_cdc_single_mt_mrk_rst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc00_mrk_cntr_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc02_mrk_cntr_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc0_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc10_mrk_cntr_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc12_mrk_cntr_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc1_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc20_mrk_cntr_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc22_mrk_cntr_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc2_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc30_mrk_cntr_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc32_mrk_cntr_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc3_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_dac0_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_dac1_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_en. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_src. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_mts_sysref_count_dac/i_xpm_cdc_sysref. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref_done. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_mts_sysref_count_dac/i_xpm_cdc_sysref_done. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_adc00/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_adc02/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_adc10/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_adc12/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_adc20/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_adc22/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_adc30/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_adc32/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_dac00/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_dac01/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_dac02/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_dac03/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_dac10/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_dac11/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_dac12/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_dac13/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac00_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac00_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac01_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac01_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac02_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac02_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac03_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac03_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac10_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac10_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac11_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac11_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac12_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac12_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac13_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac13_fifo_irq. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2956.613 ; gain = 629.945 ; free physical = 36009 ; free virtual = 105778
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "data_array". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'drp_wen_reg' into 'drp_den_reg' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_tile_config.sv:218]
INFO: [Synth 8-802] inferred FSM for state register 'tc_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_0_tile_config'
INFO: [Synth 8-4471] merging register 'adc0_drpwe_reg' into 'adc0_drpen_reg' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:455]
INFO: [Synth 8-4471] merging register 'adc1_drpwe_reg' into 'adc1_drpen_reg' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:699]
INFO: [Synth 8-4471] merging register 'adc2_drpwe_reg' into 'adc2_drpen_reg' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:943]
INFO: [Synth 8-4471] merging register 'adc3_drpwe_reg' into 'adc3_drpen_reg' [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:1187]
INFO: [Synth 8-802] inferred FSM for state register 'const_sm_state_adc0_reg' in module 'design_1_usp_rf_data_converter_0_0_constants_config'
INFO: [Synth 8-802] inferred FSM for state register 'const_sm_state_adc1_reg' in module 'design_1_usp_rf_data_converter_0_0_constants_config'
INFO: [Synth 8-802] inferred FSM for state register 'const_sm_state_adc2_reg' in module 'design_1_usp_rf_data_converter_0_0_constants_config'
INFO: [Synth 8-802] inferred FSM for state register 'const_sm_state_adc3_reg' in module 'design_1_usp_rf_data_converter_0_0_constants_config'
INFO: [Synth 8-3936] Found unconnected internal register 'rdata_status_reg' and it is trimmed from '16' to '1' bits. [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bgt_fsm.v:293]
INFO: [Synth 8-802] inferred FSM for state register 'bgt_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_0_bgt_fsm'
INFO: [Synth 8-5587] ROM size for "drp_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "drp_di" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "drp_den" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bgt_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_0_por_fsm__xdcDup__1'
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'design_1_usp_rf_data_converter_0_0_drp_arbiter_adc'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_0_por_fsm__xdcDup__2'
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_0_por_fsm__xdcDup__3'
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_0_por_fsm'
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__1'
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'design_1_usp_rf_data_converter_0_0_drp_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0'
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_counter_f.v:99]
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'design_1_usp_rf_data_converter_0_0_slave_attachment'
INFO: [Synth 8-5546] ROM "reg_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_8359_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_usp_rf_data_converter_0_0_drp_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            wait_for_drp |                              001 |                              011
            memory_delay |                              010 |                              001
        check_tile_index |                              011 |                              010
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
                finished |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tc_sm_state_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_tile_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc0_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc1_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc2_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc3_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
             request_drp |                            00001 |                            00001
        write_vbg_ctrl_1 |                            00010 |                            00010
        write_vbg_ctrl_2 |                            00011 |                            00011
        write_vbg_ctrl_3 |                            00100 |                            00100
        write_vbg_ctrl_4 |                            00101 |                            00101
        write_vbg_ctrl_5 |                            00110 |                            00111
        write_vbg_ctrl_6 |                            00111 |                            01000
       wait_for_125_ns_2 |                            01000 |                            01001
        write_vbg_ctrl_7 |                            01001 |                            01010
        write_vbg_ctrl_8 |                            01010 |                            01011
       read_vbg_status_1 |                            01011 |                            01100
       read_vbg_status_2 |                            01100 |                            01101
     wait_for_vbg_status |                            01101 |                            01110
        write_vbg_ctrl_9 |                            01110 |                            01111
       write_vbg_ctrl_10 |                            01111 |                            10000
       wait_for_125_ns_1 |                            10000 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bgt_sm_state_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_bgt_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
             request_drp |                             0101 |                             0101
                read_drp |                             0110 |                             0110
       wait_for_read_rdy |                             0111 |                             0111
          dummy_read_drp |                             1000 |                             1000
 wait_for_dummy_read_rdy |                             1001 |                             1001
               write_drp |                             1010 |                             1010
      wait_for_write_rdy |                             1011 |                             1011
                  finish |                             1100 |                             1110
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_por_fsm__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              111
         gnt_tile_config |                              010 |                              001
        gnt_const_config |                              011 |                              010
              gnt_status |                              100 |                              011
                 gnt_por |                              101 |                              100
                 gnt_bgt |                              110 |                              101
                gnt_user |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_drp_arbiter_adc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
             request_drp |                             0101 |                             0101
                read_drp |                             0110 |                             0110
       wait_for_read_rdy |                             0111 |                             0111
          dummy_read_drp |                             1000 |                             1000
 wait_for_dummy_read_rdy |                             1001 |                             1001
               write_drp |                             1010 |                             1010
      wait_for_write_rdy |                             1011 |                             1011
                  finish |                             1100 |                             1110
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_por_fsm__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
             request_drp |                             0101 |                             0101
                read_drp |                             0110 |                             0110
       wait_for_read_rdy |                             0111 |                             0111
          dummy_read_drp |                             1000 |                             1000
 wait_for_dummy_read_rdy |                             1001 |                             1001
               write_drp |                             1010 |                             1010
      wait_for_write_rdy |                             1011 |                             1011
                  finish |                             1100 |                             1110
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_por_fsm__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
             request_drp |                             0101 |                             0101
                read_drp |                             0110 |                             0110
       wait_for_read_rdy |                             0111 |                             0111
          dummy_read_drp |                             1000 |                             1000
 wait_for_dummy_read_rdy |                             1001 |                             1001
               write_drp |                             1010 |                             1010
      wait_for_write_rdy |                             1011 |                             1011
                  finish |                             1100 |                             1110
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_por_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
             request_drp |                             0101 |                             0101
                read_drp |                             0110 |                             0110
       wait_for_read_rdy |                             0111 |                             0111
          dummy_read_drp |                             1000 |                             1000
 wait_for_dummy_read_rdy |                             1001 |                             1001
               write_drp |                             1010 |                             1010
      wait_for_write_rdy |                             1011 |                             1011
                  finish |                             1100 |                             1110
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              110
         gnt_tile_config |                              010 |                              001
              gnt_status |                              011 |                              010
                 gnt_por |                              100 |                              011
                 gnt_bgt |                              101 |                              100
                gnt_user |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_drp_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
             request_drp |                             0101 |                             0101
                read_drp |                             0110 |                             0110
       wait_for_read_rdy |                             0111 |                             0111
          dummy_read_drp |                             1000 |                             1000
 wait_for_dummy_read_rdy |                             1001 |                             1001
               write_drp |                             1010 |                             1010
      wait_for_write_rdy |                             1011 |                             1011
                  finish |                             1100 |                             1110
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 READING |                              001 |                              001
               READ_WAIT |                              010 |                              010
              WRITE_WAIT |                              011 |                              011
                 WRITING |                              100 |                              100
                 B_VALID |                              101 |                              101
              BRESP_WAIT |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
             send_enable |                            00010 |                              001
                wait_rdy |                            00100 |                              010
               read_done |                            01000 |                              100
              write_done |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'design_1_usp_rf_data_converter_0_0_drp_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2956.613 ; gain = 629.945 ; free physical = 35643 ; free virtual = 105416
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                   |Replication |Instances |
+------+----------------------------------------------------------------+------------+----------+
|1     |muxpart__691_design_1_usp_rf_data_converter_0_0_register_decode |           1|     41213|
|2     |design_1_usp_rf_data_converter_0_0_register_decode__GB1         |           1|      5616|
|3     |design_1_usp_rf_data_converter_0_0_block__GCB0                  |           1|     38073|
|4     |design_1_usp_rf_data_converter_0_0_block__GCB1                  |           1|      4254|
|5     |design_1_usp_rf_data_converter_0_0_block__GCB2                  |           1|      8236|
|6     |design_1_usp_rf_data_converter_0_0_block__GCB3                  |           1|     31679|
|7     |design_1_usp_rf_data_converter_0_0_block__GCB4                  |           1|     19047|
+------+----------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 56    
	   2 Input     16 Bit       Adders := 8     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 28    
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 32    
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 6     
	   2 Input     15 Bit         XORs := 4     
	   2 Input     10 Bit         XORs := 4     
	   2 Input      9 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 6     
	   2 Input      5 Bit         XORs := 12    
	   2 Input      4 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 14    
	               31 Bit    Registers := 56    
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 6     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 474   
	               15 Bit    Registers := 8     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 77    
	               11 Bit    Registers := 25    
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 26    
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 100   
	                4 Bit    Registers := 145   
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 702   
+---Muxes : 
	   2 Input    201 Bit        Muxes := 1     
	  66 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 13    
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 16    
	   3 Input     24 Bit        Muxes := 6     
	   2 Input     21 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 2     
	   7 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 396   
	   6 Input     16 Bit        Muxes := 6     
	  17 Input     16 Bit        Muxes := 2     
	  15 Input     16 Bit        Muxes := 12    
	   7 Input     16 Bit        Muxes := 4     
	   8 Input     16 Bit        Muxes := 128   
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 28    
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 6     
	  17 Input     12 Bit        Muxes := 2     
	  15 Input     12 Bit        Muxes := 6     
	   7 Input     12 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 6     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 10    
	   6 Input     11 Bit        Muxes := 8     
	   5 Input     10 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 6     
	  15 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 6     
	  17 Input      9 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 34    
	  15 Input      8 Bit        Muxes := 14    
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 6     
	  17 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 50    
	   5 Input      5 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 219   
	  15 Input      4 Bit        Muxes := 18    
	   3 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 46    
	   6 Input      3 Bit        Muxes := 8     
	  25 Input      3 Bit        Muxes := 4     
	  23 Input      3 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 128   
	   2 Input      2 Bit        Muxes := 6     
	  17 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 451   
	   7 Input      1 Bit        Muxes := 47    
	   4 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 78    
	  17 Input      1 Bit        Muxes := 34    
	   3 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 65    
	  15 Input      1 Bit        Muxes := 188   
	   8 Input      1 Bit        Muxes := 32    
	  13 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module design_1_usp_rf_data_converter_0_0_register_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    201 Bit        Muxes := 1     
Module xpm_cdc_single__92 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__93 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__94 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__95 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__96 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__97 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__98 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__99 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__100 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__101 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__102 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__103 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__104 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__105 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__106 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__107 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__108 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__109 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__110 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__111 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__112 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__113 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__114 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__115 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__116 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__117 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__118 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__119 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__120 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__121 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_device_rom 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_tile_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 11    
Module design_1_usp_rf_data_converter_0_0_constants_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 8     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 20    
	   6 Input     16 Bit        Muxes := 4     
	   6 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 4     
	   6 Input     11 Bit        Muxes := 8     
	   6 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 20    
	   2 Input      3 Bit        Muxes := 40    
	   6 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 76    
Module design_1_usp_rf_data_converter_0_0_bgt_fsm__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	  17 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  17 Input      9 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 17    
Module xpm_cdc_single__88 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__89 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__90 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__91 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_por_fsm__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input     15 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  15 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	  15 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 31    
Module design_1_usp_rf_data_converter_0_0_drp_arbiter_adc__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module xpm_cdc_single__84 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__85 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__86 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__87 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_por_fsm__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input     15 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  15 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	  15 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 31    
Module design_1_usp_rf_data_converter_0_0_drp_arbiter_adc__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module xpm_cdc_single__80 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__81 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__83 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_por_fsm__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input     15 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  15 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	  15 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 31    
Module design_1_usp_rf_data_converter_0_0_drp_arbiter_adc__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module xpm_cdc_single__76 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__77 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__78 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__79 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_por_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input     15 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  15 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	  15 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 31    
Module design_1_usp_rf_data_converter_0_0_drp_arbiter_adc 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module design_1_usp_rf_data_converter_0_0_bgt_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	  17 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  17 Input      9 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 17    
Module xpm_cdc_single__72 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__73 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__74 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__75 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	  15 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	  15 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 32    
Module design_1_usp_rf_data_converter_0_0_drp_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module xpm_cdc_single__68 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__69 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__70 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__71 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	  15 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	  15 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 32    
Module design_1_usp_rf_data_converter_0_0_drp_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module design_1_usp_rf_data_converter_0_0_por_fsm_top 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 12    
	                1 Bit    Registers := 22    
+---Muxes : 
	  66 Input     33 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module xpm_cdc_single__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_fifo_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module xpm_cdc_single__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_fifo_ctrl__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module design_1_usp_rf_data_converter_0_0_rf_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
Module xpm_cdc_single__parameterized1__98 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_data_align__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module xpm_cdc_single__parameterized1__100 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_data_align__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module xpm_cdc_single__parameterized1__99 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_data_align__parameterized0__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 16    
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module xpm_cdc_single__parameterized1__102 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_data_align__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module xpm_cdc_single__parameterized1__101 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_data_align__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized5__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized5__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module xpm_cdc_single__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__185 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_sysref_count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xpm_cdc_single__122 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_mrk_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xpm_cdc_single__parameterized1__184 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_data_align__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module xpm_cdc_single__123 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_mrk_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xpm_cdc_single__124 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_mrk_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xpm_cdc_single__125 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_mrk_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module xpm_cdc_single__126 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_mrk_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xpm_cdc_single__127 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_mrk_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized6__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized5__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized6__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized4__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized5__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized6__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized4__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized5__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized6__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module xpm_cdc_single__128 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_mrk_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xpm_cdc_single__129 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_mrk_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xpm_cdc_async_rst__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_async_rst__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__183 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_sysref_count__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module design_1_usp_rf_data_converter_0_0_reset_count__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_usp_rf_data_converter_0_0_reset_count__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_usp_rf_data_converter_0_0_reset_count__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_usp_rf_data_converter_0_0_reset_count__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_usp_rf_data_converter_0_0_reset_count__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_usp_rf_data_converter_0_0_reset_count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_overvol_irq 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_irq_req_ack__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module design_1_usp_rf_data_converter_0_0_powerup_state_irq 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module xpm_cdc_single__parameterized1__103 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__104 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__105 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__106 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__107 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__108 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__109 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__110 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__111 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__112 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__113 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__114 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__115 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__116 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__117 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__118 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__119 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__120 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__121 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__122 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__123 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__124 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__125 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__126 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__127 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__128 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__129 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__130 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__131 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__132 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__133 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__134 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__135 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__136 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__137 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__138 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__139 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__140 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__141 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__142 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__143 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__144 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__145 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__146 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__147 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__148 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__149 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__150 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__151 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__152 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__153 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__154 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__155 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__156 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__157 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__158 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__159 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__160 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__161 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__162 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__163 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__164 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__165 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__166 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__167 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__168 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__169 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__170 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__171 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__172 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__173 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__174 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__175 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__176 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__177 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__178 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__179 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__180 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__181 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__182 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_drp_control__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_usp_rf_data_converter_0_0_drp_control__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_usp_rf_data_converter_0_0_drp_control__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_usp_rf_data_converter_0_0_drp_control__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_usp_rf_data_converter_0_0_drp_control__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_usp_rf_data_converter_0_0_drp_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module design_1_usp_rf_data_converter_0_0_drp_access_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module design_1_usp_rf_data_converter_0_0_counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module design_1_usp_rf_data_converter_0_0_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module design_1_usp_rf_data_converter_0_0_slave_attachment 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   7 Input     18 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 16    
Module xpm_cdc_single__130 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__131 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__132 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__133 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__134 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
Module design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module xpm_cdc_single__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_data_align__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 16    
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module xpm_cdc_single__parameterized1__194 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_data_align__parameterized0__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 16    
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module xpm_cdc_single__parameterized1__193 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_data_align__parameterized0__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 16    
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module xpm_cdc_single__parameterized1__192 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_data_align__parameterized0__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 16    
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module xpm_cdc_single__parameterized1__191 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_data_align__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 16    
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module xpm_cdc_single__parameterized1__190 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_data_align__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 16    
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module xpm_cdc_single__parameterized1__189 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_data_align__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 16    
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module xpm_cdc_single__parameterized1__188 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_data_align 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module xpm_cdc_single__parameterized1__187 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_data_align__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module xpm_cdc_single__parameterized1__186 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module design_1_usp_rf_data_converter_0_0_mt_data_align__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module design_1_usp_rf_data_converter_0_0_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 13    
	               16 Bit    Registers := 38    
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 65    
	               11 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 12    
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 82    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 36    
	   2 Input     14 Bit        Muxes := 28    
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc3/\const_operation_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_index_adc3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc2/\const_operation_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_index_adc2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc1/\const_operation_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_index_adc1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\const_operation_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_index_adc0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/cal_const_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/cal_const_done_r_reg)
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[1]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[6]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[7]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[8]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[9]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /constants_config/\data_stop_adc3_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc3_reg[5]' (FDSE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc3_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_addr_adc3_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[1]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[6]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[7]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[8]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[9]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /constants_config/\data_stop_adc2_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc2_reg[5]' (FDSE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc2_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_addr_adc2_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[1]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[6]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[7]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[8]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[9]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /constants_config/\data_stop_adc1_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc1_reg[5]' (FDSE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc1_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_addr_adc1_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[1]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[6]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[7]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[8]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[9]' (FDE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /constants_config/\data_stop_adc0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /bgt_fsm_adc/\vbg_ctrl_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc0_reg[5]' (FDSE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc0_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_addr_adc0_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac1_reg[7]' (FD) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac1_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /bgt_fsm_dac/\vbg_ctrl_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[7]' (FD) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac1_reg[22]' (FD) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac1_reg[23]' (FD) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[2]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[3]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[0]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[1]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[7]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[6]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[4]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/restart_fg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\restart_fg_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r_reg[2]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r2_reg[2]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r_reg[3]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r2_reg[3]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r_reg[1]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r2_reg[1]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\signal_lost_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r2_reg[0]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[22]' (FD) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[23]' (FD) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc3_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[2]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[3]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[0]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[1]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[7]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[6]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[4]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\restart_fg_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[2]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[2]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[3]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[3]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[1]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[1]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\signal_lost_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[0]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc3_reg[22]' (FD) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc3_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc3_reg[23]' (FD) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc2_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r_reg[2]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r2_reg[2]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r_reg[1]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r2_reg[1]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc2_reg[22]' (FD) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc2_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc2_reg[23]' (FD) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r_reg[2]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r2_reg[2]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r_reg[1]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r2_reg[1]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[22]' (FD) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[23]' (FD) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r_reg[2]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r2_reg[2]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r_reg[1]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r2_reg[1]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[22]' (FD) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /\mem_data_adc0_reg[23] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r_reg[2]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r2_reg[2]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r_reg[1]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r2_reg[1]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc3_drpdi_reg[14]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc3_drpdi_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc2_drpdi_reg[14]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc2_drpdi_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc1_drpdi_reg[14]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc1_drpdi_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc0_drpdi_reg[14]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc0_drpdi_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr_reg[0]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr_reg[1]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr_reg[2]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr_reg[3]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr_reg[4]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr_reg[7]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr_reg[8]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr_reg[9]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /bgt_fsm_adc/\drp_addr_reg[11] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr_reg[0]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr_reg[1]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr_reg[2]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr_reg[3]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr_reg[4]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /tile_config/\ram/data_reg[23] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr_reg[7]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr_reg[8]' (FDRE) to 'inst/i_0/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /bgt_fsm_dac/\drp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc3/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc2/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc1/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc3_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc3_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc3_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc3_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc2_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc2_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc2_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc2_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc1_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc1_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc1_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc1_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc0_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc0_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc0_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc0_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\dac1_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\dac1_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\dac1_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\dac1_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\dac0_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\dac0_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\dac0_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\dac0_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc3_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc2_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc1_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\adc0_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\dac1_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\dac0_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/i_axi_lite_ipif/\I_SLAVE_ATTACHMENT/s_axi_rresp_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/i_axi_lite_ipif/\I_SLAVE_ATTACHMENT/s_axi_bresp_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\drp_addr_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 2956.613 ; gain = 629.945 ; free physical = 38939 ; free virtual = 108765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------------------------------------+-----------------+---------------+----------------+
|Module Name                                         | RTL Object      | Depth x Width | Implemented As | 
+----------------------------------------------------+-----------------+---------------+----------------+
|design_1_usp_rf_data_converter_0_0_device_rom       | p_0_out         | 512x30        | LUT            | 
|design_1_usp_rf_data_converter_0_0_constants_config | constants_array | 64x24         | LUT            | 
|design_1_usp_rf_data_converter_0_0_constants_config | constants_array | 64x24         | LUT            | 
|design_1_usp_rf_data_converter_0_0_constants_config | constants_array | 64x24         | LUT            | 
|design_1_usp_rf_data_converter_0_0_constants_config | constants_array | 64x24         | LUT            | 
|design_1_usp_rf_data_converter_0_0_tile_config      | p_0_out         | 512x30        | LUT            | 
|design_1_usp_rf_data_converter_0_0_constants_config | constants_array | 64x24         | LUT            | 
|design_1_usp_rf_data_converter_0_0_constants_config | constants_array | 64x24         | LUT            | 
|design_1_usp_rf_data_converter_0_0_constants_config | constants_array | 64x24         | LUT            | 
|design_1_usp_rf_data_converter_0_0_constants_config | constants_array | 64x24         | LUT            | 
+----------------------------------------------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                   |Replication |Instances |
+------+----------------------------------------------------------------+------------+----------+
|1     |muxpart__691_design_1_usp_rf_data_converter_0_0_register_decode |           1|       110|
|2     |design_1_usp_rf_data_converter_0_0_register_decode__GB1         |           1|       520|
|3     |design_1_usp_rf_data_converter_0_0_block__GCB0                  |           1|     16693|
|4     |design_1_usp_rf_data_converter_0_0_block__GCB1                  |           1|      2963|
|5     |design_1_usp_rf_data_converter_0_0_block__GCB2                  |           1|      5887|
|6     |design_1_usp_rf_data_converter_0_0_block__GCB3                  |           1|     16719|
|7     |design_1_usp_rf_data_converter_0_0_block__GCB4                  |           1|     13287|
+------+----------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc00/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc00/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc00/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc00/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc02/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc02/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc02/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc02/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc02/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc02/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc02/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc02/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc10/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc10/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc10/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc10/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc12/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc12/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc12/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc12/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc12/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc12/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc12/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc12/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc20/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc20/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc20/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc20/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc20/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc20/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc20/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc20/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc22/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc22/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc22/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc22/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc30/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc30/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc30/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc30/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc30/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc30/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc30/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc30/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc32/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc32/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc32/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc32/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc32/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc32/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc32/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc32/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[0]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[10]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[10]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[11]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[11]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[12]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[12]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[13]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[13]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[14]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[14]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[1]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[2]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[3]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[4]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[4]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[5]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[5]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[6]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[6]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[7]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[7]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[8]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[8]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[9]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[9]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[0]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[10]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[10]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[11]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[11]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[12]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[12]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[13]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[13]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[14]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[14]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[1]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[2]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[3]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[4]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[4]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[5]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[5]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[6]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[6]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[7]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[7]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[8]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[8]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[9]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[9]/Q}'
INFO: [Synth 8-5819] Moved 62 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:02:02 . Memory (MB): peak = 3229.480 ; gain = 902.812 ; free physical = 36177 ; free virtual = 105966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:14 . Memory (MB): peak = 3434.973 ; gain = 1108.305 ; free physical = 34801 ; free virtual = 104605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                   |Replication |Instances |
+------+----------------------------------------------------------------+------------+----------+
|1     |muxpart__691_design_1_usp_rf_data_converter_0_0_register_decode |           1|       110|
|2     |design_1_usp_rf_data_converter_0_0_register_decode__GB1         |           1|       520|
|3     |design_1_usp_rf_data_converter_0_0_block__GCB0                  |           1|     16700|
|4     |design_1_usp_rf_data_converter_0_0_block__GCB1                  |           1|      2991|
|5     |design_1_usp_rf_data_converter_0_0_block__GCB2                  |           1|      6020|
|6     |design_1_usp_rf_data_converter_0_0_block__GCB3                  |           1|     16733|
|7     |design_1_usp_rf_data_converter_0_0_block__GCB4                  |           1|     13343|
+------+----------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:07 ; elapsed = 00:02:25 . Memory (MB): peak = 3460.465 ; gain = 1133.797 ; free physical = 39028 ; free virtual = 108864
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:08 ; elapsed = 00:02:26 . Memory (MB): peak = 3460.465 ; gain = 1133.797 ; free physical = 38957 ; free virtual = 108734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:08 ; elapsed = 00:02:27 . Memory (MB): peak = 3460.465 ; gain = 1133.797 ; free physical = 38940 ; free virtual = 108717
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:10 ; elapsed = 00:02:28 . Memory (MB): peak = 3460.465 ; gain = 1133.797 ; free physical = 38853 ; free virtual = 108705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:10 ; elapsed = 00:02:28 . Memory (MB): peak = 3460.465 ; gain = 1133.797 ; free physical = 38933 ; free virtual = 108700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:11 ; elapsed = 00:02:29 . Memory (MB): peak = 3460.465 ; gain = 1133.797 ; free physical = 38767 ; free virtual = 108614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:11 ; elapsed = 00:02:29 . Memory (MB): peak = 3460.465 ; gain = 1133.797 ; free physical = 38769 ; free virtual = 108617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                              | RTL Name                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_usp_rf_data_converter_0_0_block | i_gcb_adc00_subadc0/din_pipe_reg[4][15] | 5      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|design_1_usp_rf_data_converter_0_0_block | i_gcb_adc12_subadc0/din_pipe_reg[4][15] | 5      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|design_1_usp_rf_data_converter_0_0_block | i_gcb_adc10_subadc0/din_pipe_reg[4][15] | 5      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|design_1_usp_rf_data_converter_0_0_block | i_gcb_adc20_subadc0/din_pipe_reg[4][15] | 5      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|design_1_usp_rf_data_converter_0_0_block | i_gcb_adc22_subadc0/din_pipe_reg[4][15] | 5      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|design_1_usp_rf_data_converter_0_0_block | i_gcb_adc30_subadc0/din_pipe_reg[4][15] | 5      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|design_1_usp_rf_data_converter_0_0_block | i_gcb_adc32_subadc0/din_pipe_reg[4][15] | 5      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|design_1_usp_rf_data_converter_0_0_block | i_gcb_adc02_subadc0/din_pipe_reg[4][15] | 5      | 16    | NO           | NO                 | NO                | 16     | 0       | 
+-----------------------------------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG_GT         |     6|
|2     |CARRY8          |   192|
|3     |DSP_ALU         |    56|
|4     |DSP_A_B_DATA    |    56|
|5     |DSP_C_DATA      |    56|
|6     |DSP_MULTIPLIER  |    56|
|7     |DSP_M_DATA      |    56|
|8     |DSP_OUTPUT      |    56|
|9     |DSP_PREADD      |    56|
|10    |DSP_PREADD_DATA |    56|
|11    |HSADC           |     4|
|12    |HSDAC           |     2|
|13    |LUT1            |   131|
|14    |LUT2            |   484|
|15    |LUT3            |  1718|
|16    |LUT4            |  1491|
|17    |LUT5            |  3538|
|18    |LUT6            |  5538|
|19    |MUXF7           |   107|
|20    |MUXF8           |     1|
|21    |SRL16E          |   128|
|22    |SRLC32E         |  2049|
|23    |FDCE            |   198|
|24    |FDPE            |    50|
|25    |FDRE            | 11305|
|26    |FDSE            |   305|
+------+----------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------+----------------------------------------------------------------------------+------+
|      |Instance                                                   |Module                                                                      |Cells |
+------+-----------------------------------------------------------+----------------------------------------------------------------------------+------+
|1     |top                                                        |                                                                            | 27695|
|2     |  inst                                                     |design_1_usp_rf_data_converter_0_0_block                                    | 27695|
|3     |    i_mts_sysref_count_dac                                 |design_1_usp_rf_data_converter_0_0_mt_sysref_count                          |    90|
|4     |      i_xpm_cdc_sysref                                     |xpm_cdc_single__parameterized0                                              |     3|
|5     |      i_xpm_cdc_single_start_pulse                         |xpm_cdc_async_rst                                                           |     3|
|6     |      i_xpm_cdc_sysref_done                                |xpm_cdc_single__parameterized1__185                                         |     5|
|7     |    cdc_adc32_mrk_cntr_done_i                              |xpm_cdc_single__122                                                         |     4|
|8     |    i_rf_conv_mt_mrk_counter_adc32                         |design_1_usp_rf_data_converter_0_0_mt_mrk_counter__1                        |    58|
|9     |    cdc_adc30_mrk_cntr_done_i                              |xpm_cdc_single__123                                                         |     4|
|10    |    i_rf_conv_mt_mrk_counter_adc30                         |design_1_usp_rf_data_converter_0_0_mt_mrk_counter__2                        |    58|
|11    |    cdc_adc22_mrk_cntr_done_i                              |xpm_cdc_single__124                                                         |     4|
|12    |    i_rf_conv_mt_mrk_counter_adc22                         |design_1_usp_rf_data_converter_0_0_mt_mrk_counter__3                        |    58|
|13    |    cdc_adc20_mrk_cntr_done_i                              |xpm_cdc_single__125                                                         |     4|
|14    |    i_rf_conv_mt_mrk_counter_adc20                         |design_1_usp_rf_data_converter_0_0_mt_mrk_counter__4                        |    58|
|15    |    cdc_adc12_mrk_cntr_done_i                              |xpm_cdc_single__126                                                         |     4|
|16    |    i_rf_conv_mt_mrk_counter_adc12                         |design_1_usp_rf_data_converter_0_0_mt_mrk_counter__5                        |    58|
|17    |    cdc_adc10_mrk_cntr_done_i                              |xpm_cdc_single__127                                                         |     4|
|18    |    i_rf_conv_mt_mrk_counter_adc10                         |design_1_usp_rf_data_converter_0_0_mt_mrk_counter__6                        |    58|
|19    |    i_gcb_adc30_subadc1                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized0_46          |   106|
|20    |      i_primitive                                          |i_primitive_funnel__10                                                      |     8|
|21    |    cdc_adc02_mrk_cntr_done_i                              |xpm_cdc_single__128                                                         |     4|
|22    |    i_rf_conv_mt_mrk_counter_adc02                         |design_1_usp_rf_data_converter_0_0_mt_mrk_counter__7                        |    58|
|23    |    cdc_adc00_mrk_cntr_done_i                              |xpm_cdc_single__129                                                         |     4|
|24    |    i_rf_conv_mt_mrk_counter_adc00                         |design_1_usp_rf_data_converter_0_0_mt_mrk_counter                           |    58|
|25    |    i_xpm_cdc_single_mt_mrk_rst                            |xpm_cdc_async_rst__parameterized0                                           |     4|
|26    |    i_mts_sysref_count_adc                                 |design_1_usp_rf_data_converter_0_0_mt_sysref_count__xdcDup__1               |    90|
|27    |      i_xpm_cdc_sysref                                     |xpm_cdc_single__parameterized0__10                                          |     3|
|28    |      i_xpm_cdc_single_start_pulse                         |xpm_cdc_async_rst__2                                                        |     3|
|29    |      i_xpm_cdc_sysref_done                                |xpm_cdc_single__parameterized1__183                                         |     5|
|30    |    cdc_dac1_clk_valid_i                                   |xpm_cdc_single__130                                                         |     4|
|31    |    cdc_dac0_clk_valid_i                                   |xpm_cdc_single__131                                                         |     4|
|32    |    cdc_adc3_clk_valid_i                                   |xpm_cdc_single__132                                                         |     4|
|33    |    cdc_adc2_clk_valid_i                                   |xpm_cdc_single__133                                                         |     4|
|34    |    cdc_adc1_clk_valid_i                                   |xpm_cdc_single__134                                                         |     4|
|35    |    cdc_adc0_clk_valid_i                                   |xpm_cdc_single                                                              |     4|
|36    |    design_1_usp_rf_data_converter_0_0_rf_wrapper_i        |design_1_usp_rf_data_converter_0_0_rf_wrapper                               |  6019|
|37    |      cdc_dac0_done_i                                      |xpm_cdc_single__92                                                          |     4|
|38    |      cdc_dac1_done_i                                      |xpm_cdc_single__93                                                          |     4|
|39    |      cdc_adc0_done_i                                      |xpm_cdc_single__94                                                          |     4|
|40    |      cdc_adc1_done_i                                      |xpm_cdc_single__95                                                          |     4|
|41    |      cdc_adc2_done_i                                      |xpm_cdc_single__96                                                          |     4|
|42    |      cdc_adc3_done_i                                      |xpm_cdc_single__97                                                          |     4|
|43    |      cdc_adc0_pll_lock_i                                  |xpm_cdc_single__98                                                          |     4|
|44    |      cdc_adc0_powerup_state_i                             |xpm_cdc_single__99                                                          |     4|
|45    |      cdc_adc0_supplies_up_i                               |xpm_cdc_single__100                                                         |     4|
|46    |      cdc_adc0_clk_present_i                               |xpm_cdc_single__101                                                         |     4|
|47    |      cdc_adc1_pll_lock_i                                  |xpm_cdc_single__102                                                         |     4|
|48    |      cdc_adc1_powerup_state_i                             |xpm_cdc_single__103                                                         |     4|
|49    |      cdc_adc1_supplies_up_i                               |xpm_cdc_single__104                                                         |     4|
|50    |      cdc_adc1_clk_present_i                               |xpm_cdc_single__105                                                         |     4|
|51    |      cdc_adc2_pll_lock_i                                  |xpm_cdc_single__106                                                         |     4|
|52    |      cdc_adc2_powerup_state_i                             |xpm_cdc_single__107                                                         |     4|
|53    |      cdc_adc2_supplies_up_i                               |xpm_cdc_single__108                                                         |     4|
|54    |      cdc_adc2_clk_present_i                               |xpm_cdc_single__109                                                         |     4|
|55    |      cdc_adc3_pll_lock_i                                  |xpm_cdc_single__110                                                         |     4|
|56    |      cdc_adc3_powerup_state_i                             |xpm_cdc_single__111                                                         |     4|
|57    |      cdc_adc3_supplies_up_i                               |xpm_cdc_single__112                                                         |     4|
|58    |      cdc_adc3_clk_present_i                               |xpm_cdc_single__113                                                         |     4|
|59    |      cdc_dac0_pll_lock_i                                  |xpm_cdc_single__114                                                         |     4|
|60    |      cdc_dac0_powerup_state_i                             |xpm_cdc_single__115                                                         |     4|
|61    |      cdc_dac0_supplies_up_i                               |xpm_cdc_single__116                                                         |     4|
|62    |      cdc_dac0_clk_present_i                               |xpm_cdc_single__117                                                         |     4|
|63    |      cdc_dac1_pll_lock_i                                  |xpm_cdc_single__118                                                         |     4|
|64    |      cdc_dac1_powerup_state_i                             |xpm_cdc_single__119                                                         |     4|
|65    |      cdc_dac1_supplies_up_i                               |xpm_cdc_single__120                                                         |     4|
|66    |      cdc_dac1_clk_present_i                               |xpm_cdc_single__121                                                         |     4|
|67    |      i_fifo_ctrl_adc                                      |design_1_usp_rf_data_converter_0_0_mt_fifo_ctrl__parameterized0             |    14|
|68    |        Ixpm_cdc_fifo_en                                   |xpm_cdc_single__parameterized0__6                                           |     3|
|69    |        Ixpm_cdc_fifo_src                                  |xpm_cdc_single__parameterized0__7                                           |     3|
|70    |      i_fifo_ctrl_dac                                      |design_1_usp_rf_data_converter_0_0_mt_fifo_ctrl                             |    10|
|71    |        Ixpm_cdc_fifo_en                                   |xpm_cdc_single__parameterized0__8                                           |     3|
|72    |        Ixpm_cdc_fifo_src                                  |xpm_cdc_single__parameterized0__9                                           |     3|
|73    |      por_state_machine_i                                  |design_1_usp_rf_data_converter_0_0_por_fsm_top                              |  5827|
|74    |        bgt_fsm_adc                                        |design_1_usp_rf_data_converter_0_0_bgt_fsm                                  |   183|
|75    |        bgt_fsm_dac                                        |design_1_usp_rf_data_converter_0_0_bgt_fsm_88                               |   161|
|76    |        constants_config                                   |design_1_usp_rf_data_converter_0_0_constants_config                         |   858|
|77    |        drp_arbiter_adc0                                   |design_1_usp_rf_data_converter_0_0_drp_arbiter_adc                          |   110|
|78    |        drp_arbiter_adc1                                   |design_1_usp_rf_data_converter_0_0_drp_arbiter_adc_89                       |    75|
|79    |        drp_arbiter_adc2                                   |design_1_usp_rf_data_converter_0_0_drp_arbiter_adc_90                       |    76|
|80    |        drp_arbiter_adc3                                   |design_1_usp_rf_data_converter_0_0_drp_arbiter_adc_91                       |    75|
|81    |        drp_arbiter_dac0                                   |design_1_usp_rf_data_converter_0_0_drp_arbiter                              |    77|
|82    |        drp_arbiter_dac1                                   |design_1_usp_rf_data_converter_0_0_drp_arbiter_92                           |    70|
|83    |        por_fsm_adc0                                       |design_1_usp_rf_data_converter_0_0_por_fsm__xdcDup__1                       |   539|
|84    |          cdc_adc0_status_i                                |xpm_cdc_single__88                                                          |     4|
|85    |          cdc_adc1_status_i                                |xpm_cdc_single__89                                                          |     4|
|86    |          cdc_adc2_status_i                                |xpm_cdc_single__90                                                          |     4|
|87    |          cdc_adc3_status_i                                |xpm_cdc_single__91                                                          |     4|
|88    |        por_fsm_adc1                                       |design_1_usp_rf_data_converter_0_0_por_fsm__xdcDup__2                       |   530|
|89    |          cdc_adc0_status_i                                |xpm_cdc_single__84                                                          |     4|
|90    |          cdc_adc1_status_i                                |xpm_cdc_single__85                                                          |     4|
|91    |          cdc_adc2_status_i                                |xpm_cdc_single__86                                                          |     4|
|92    |          cdc_adc3_status_i                                |xpm_cdc_single__87                                                          |     4|
|93    |        por_fsm_adc2                                       |design_1_usp_rf_data_converter_0_0_por_fsm__xdcDup__3                       |   527|
|94    |          cdc_adc0_status_i                                |xpm_cdc_single__80                                                          |     4|
|95    |          cdc_adc1_status_i                                |xpm_cdc_single__81                                                          |     4|
|96    |          cdc_adc2_status_i                                |xpm_cdc_single__82                                                          |     4|
|97    |          cdc_adc3_status_i                                |xpm_cdc_single__83                                                          |     4|
|98    |        por_fsm_adc3                                       |design_1_usp_rf_data_converter_0_0_por_fsm                                  |   535|
|99    |          cdc_adc0_status_i                                |xpm_cdc_single__76                                                          |     4|
|100   |          cdc_adc1_status_i                                |xpm_cdc_single__77                                                          |     4|
|101   |          cdc_adc2_status_i                                |xpm_cdc_single__78                                                          |     4|
|102   |          cdc_adc3_status_i                                |xpm_cdc_single__79                                                          |     4|
|103   |        por_fsm_dac0                                       |design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0__xdcDup__1       |   438|
|104   |          cdc_adc0_status_i                                |xpm_cdc_single__72                                                          |     4|
|105   |          cdc_adc1_status_i                                |xpm_cdc_single__73                                                          |     4|
|106   |          cdc_adc2_status_i                                |xpm_cdc_single__74                                                          |     4|
|107   |          cdc_adc3_status_i                                |xpm_cdc_single__75                                                          |     4|
|108   |        por_fsm_dac1                                       |design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0                  |   439|
|109   |          cdc_adc0_status_i                                |xpm_cdc_single__68                                                          |     4|
|110   |          cdc_adc1_status_i                                |xpm_cdc_single__69                                                          |     4|
|111   |          cdc_adc2_status_i                                |xpm_cdc_single__70                                                          |     4|
|112   |          cdc_adc3_status_i                                |xpm_cdc_single__71                                                          |     4|
|113   |        tile_config                                        |design_1_usp_rf_data_converter_0_0_tile_config                              |   483|
|114   |          ram                                              |design_1_usp_rf_data_converter_0_0_device_rom                               |   205|
|115   |    i_adc0_reset_count                                     |design_1_usp_rf_data_converter_0_0_reset_count                              |    27|
|116   |    i_adc1_reset_count                                     |design_1_usp_rf_data_converter_0_0_reset_count_0                            |    27|
|117   |    i_adc2_reset_count                                     |design_1_usp_rf_data_converter_0_0_reset_count_1                            |    27|
|118   |    i_adc3_reset_count                                     |design_1_usp_rf_data_converter_0_0_reset_count_2                            |    26|
|119   |    i_axi_lite_ipif                                        |design_1_usp_rf_data_converter_0_0_axi_lite_ipif                            |  2368|
|120   |      I_SLAVE_ATTACHMENT                                   |design_1_usp_rf_data_converter_0_0_slave_attachment                         |  2368|
|121   |        \DATA_PHASE_WDT.I_DPTO_COUNTER                     |design_1_usp_rf_data_converter_0_0_counter_f                                |    47|
|122   |        I_DECODER                                          |design_1_usp_rf_data_converter_0_0_address_decoder                          |  2157|
|123   |    i_dac0_reset_count                                     |design_1_usp_rf_data_converter_0_0_reset_count_3                            |    27|
|124   |    i_dac1_reset_count                                     |design_1_usp_rf_data_converter_0_0_reset_count_4                            |    26|
|125   |    i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl      |design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl                             |     6|
|126   |    i_design_1_usp_rf_data_converter_0_0_irq_req_ack       |design_1_usp_rf_data_converter_0_0_irq_req_ack                              |     6|
|127   |    i_design_1_usp_rf_data_converter_0_0_irq_sync          |design_1_usp_rf_data_converter_0_0_irq_sync                                 |   460|
|128   |      sync_dac00_data_irq                                  |xpm_cdc_single__parameterized1__103                                         |     5|
|129   |      sync_dac00_fifo_irq                                  |xpm_cdc_single__parameterized1__104                                         |     5|
|130   |      sync_dac01_data_irq                                  |xpm_cdc_single__parameterized1__105                                         |     5|
|131   |      sync_dac01_fifo_irq                                  |xpm_cdc_single__parameterized1__106                                         |     5|
|132   |      sync_dac02_data_irq                                  |xpm_cdc_single__parameterized1__107                                         |     5|
|133   |      sync_dac02_fifo_irq                                  |xpm_cdc_single__parameterized1__108                                         |     5|
|134   |      sync_dac03_data_irq                                  |xpm_cdc_single__parameterized1__109                                         |     5|
|135   |      sync_dac03_fifo_irq                                  |xpm_cdc_single__parameterized1__110                                         |     5|
|136   |      sync_dac10_data_irq                                  |xpm_cdc_single__parameterized1__111                                         |     5|
|137   |      sync_dac10_fifo_irq                                  |xpm_cdc_single__parameterized1__112                                         |     5|
|138   |      sync_dac11_data_irq                                  |xpm_cdc_single__parameterized1__113                                         |     5|
|139   |      sync_dac11_fifo_irq                                  |xpm_cdc_single__parameterized1__114                                         |     5|
|140   |      sync_dac12_data_irq                                  |xpm_cdc_single__parameterized1__115                                         |     5|
|141   |      sync_dac12_fifo_irq                                  |xpm_cdc_single__parameterized1__116                                         |     5|
|142   |      sync_dac13_data_irq                                  |xpm_cdc_single__parameterized1__117                                         |     5|
|143   |      sync_dac13_fifo_irq                                  |xpm_cdc_single__parameterized1__118                                         |     5|
|144   |      sync_adc00_over_vol                                  |xpm_cdc_single__parameterized1__119                                         |     5|
|145   |      sync_adc00_over_range                                |xpm_cdc_single__parameterized1__120                                         |     5|
|146   |      sync_adc00_data_irq                                  |xpm_cdc_single__parameterized1__121                                         |     5|
|147   |      sync_adc00_fifo_irq                                  |xpm_cdc_single__parameterized1__122                                         |     5|
|148   |      sync_adc01_over_vol                                  |xpm_cdc_single__parameterized1__123                                         |     5|
|149   |      sync_adc01_over_range                                |xpm_cdc_single__parameterized1__124                                         |     5|
|150   |      sync_adc01_data_irq                                  |xpm_cdc_single__parameterized1__125                                         |     5|
|151   |      sync_adc01_fifo_irq                                  |xpm_cdc_single__parameterized1__126                                         |     5|
|152   |      sync_adc02_over_vol                                  |xpm_cdc_single__parameterized1__127                                         |     5|
|153   |      sync_adc02_over_range                                |xpm_cdc_single__parameterized1__128                                         |     5|
|154   |      sync_adc02_data_irq                                  |xpm_cdc_single__parameterized1__129                                         |     5|
|155   |      sync_adc02_fifo_irq                                  |xpm_cdc_single__parameterized1__130                                         |     5|
|156   |      sync_adc03_over_vol                                  |xpm_cdc_single__parameterized1__131                                         |     5|
|157   |      sync_adc03_over_range                                |xpm_cdc_single__parameterized1__132                                         |     5|
|158   |      sync_adc03_data_irq                                  |xpm_cdc_single__parameterized1__133                                         |     5|
|159   |      sync_adc03_fifo_irq                                  |xpm_cdc_single__parameterized1__134                                         |     5|
|160   |      sync_adc10_over_vol                                  |xpm_cdc_single__parameterized1__135                                         |     5|
|161   |      sync_adc10_over_range                                |xpm_cdc_single__parameterized1__136                                         |     5|
|162   |      sync_adc10_data_irq                                  |xpm_cdc_single__parameterized1__137                                         |     5|
|163   |      sync_adc10_fifo_irq                                  |xpm_cdc_single__parameterized1__138                                         |     5|
|164   |      sync_adc11_over_vol                                  |xpm_cdc_single__parameterized1__139                                         |     5|
|165   |      sync_adc11_over_range                                |xpm_cdc_single__parameterized1__140                                         |     5|
|166   |      sync_adc11_data_irq                                  |xpm_cdc_single__parameterized1__141                                         |     5|
|167   |      sync_adc11_fifo_irq                                  |xpm_cdc_single__parameterized1__142                                         |     5|
|168   |      sync_adc12_over_vol                                  |xpm_cdc_single__parameterized1__143                                         |     5|
|169   |      sync_adc12_over_range                                |xpm_cdc_single__parameterized1__144                                         |     5|
|170   |      sync_adc12_data_irq                                  |xpm_cdc_single__parameterized1__145                                         |     5|
|171   |      sync_adc12_fifo_irq                                  |xpm_cdc_single__parameterized1__146                                         |     5|
|172   |      sync_adc13_over_vol                                  |xpm_cdc_single__parameterized1__147                                         |     5|
|173   |      sync_adc13_over_range                                |xpm_cdc_single__parameterized1__148                                         |     5|
|174   |      sync_adc13_data_irq                                  |xpm_cdc_single__parameterized1__149                                         |     5|
|175   |      sync_adc13_fifo_irq                                  |xpm_cdc_single__parameterized1__150                                         |     5|
|176   |      sync_adc20_over_vol                                  |xpm_cdc_single__parameterized1__151                                         |     5|
|177   |      sync_adc20_over_range                                |xpm_cdc_single__parameterized1__152                                         |     5|
|178   |      sync_adc20_data_irq                                  |xpm_cdc_single__parameterized1__153                                         |     5|
|179   |      sync_adc20_fifo_irq                                  |xpm_cdc_single__parameterized1__154                                         |     5|
|180   |      sync_adc21_over_vol                                  |xpm_cdc_single__parameterized1__155                                         |     5|
|181   |      sync_adc21_over_range                                |xpm_cdc_single__parameterized1__156                                         |     5|
|182   |      sync_adc21_data_irq                                  |xpm_cdc_single__parameterized1__157                                         |     5|
|183   |      sync_adc21_fifo_irq                                  |xpm_cdc_single__parameterized1__158                                         |     5|
|184   |      sync_adc22_over_vol                                  |xpm_cdc_single__parameterized1__159                                         |     5|
|185   |      sync_adc22_over_range                                |xpm_cdc_single__parameterized1__160                                         |     5|
|186   |      sync_adc22_data_irq                                  |xpm_cdc_single__parameterized1__161                                         |     5|
|187   |      sync_adc22_fifo_irq                                  |xpm_cdc_single__parameterized1__162                                         |     5|
|188   |      sync_adc23_over_vol                                  |xpm_cdc_single__parameterized1__163                                         |     5|
|189   |      sync_adc23_over_range                                |xpm_cdc_single__parameterized1__164                                         |     5|
|190   |      sync_adc23_data_irq                                  |xpm_cdc_single__parameterized1__165                                         |     5|
|191   |      sync_adc23_fifo_irq                                  |xpm_cdc_single__parameterized1__166                                         |     5|
|192   |      sync_adc30_over_vol                                  |xpm_cdc_single__parameterized1__167                                         |     5|
|193   |      sync_adc30_over_range                                |xpm_cdc_single__parameterized1__168                                         |     5|
|194   |      sync_adc30_data_irq                                  |xpm_cdc_single__parameterized1__169                                         |     5|
|195   |      sync_adc30_fifo_irq                                  |xpm_cdc_single__parameterized1__170                                         |     5|
|196   |      sync_adc31_over_vol                                  |xpm_cdc_single__parameterized1__171                                         |     5|
|197   |      sync_adc31_over_range                                |xpm_cdc_single__parameterized1__172                                         |     5|
|198   |      sync_adc31_data_irq                                  |xpm_cdc_single__parameterized1__173                                         |     5|
|199   |      sync_adc31_fifo_irq                                  |xpm_cdc_single__parameterized1__174                                         |     5|
|200   |      sync_adc32_over_vol                                  |xpm_cdc_single__parameterized1__175                                         |     5|
|201   |      sync_adc32_over_range                                |xpm_cdc_single__parameterized1__176                                         |     5|
|202   |      sync_adc32_data_irq                                  |xpm_cdc_single__parameterized1__177                                         |     5|
|203   |      sync_adc32_fifo_irq                                  |xpm_cdc_single__parameterized1__178                                         |     5|
|204   |      sync_adc33_over_vol                                  |xpm_cdc_single__parameterized1__179                                         |     5|
|205   |      sync_adc33_over_range                                |xpm_cdc_single__parameterized1__180                                         |     5|
|206   |      sync_adc33_data_irq                                  |xpm_cdc_single__parameterized1__181                                         |     5|
|207   |      sync_adc33_fifo_irq                                  |xpm_cdc_single__parameterized1__182                                         |     5|
|208   |    i_design_1_usp_rf_data_converter_0_0_overvol_irq       |design_1_usp_rf_data_converter_0_0_overvol_irq                              |   129|
|209   |      i_adc00_overvol_ack                                  |design_1_usp_rf_data_converter_0_0_irq_req_ack_72                           |     7|
|210   |      i_adc01_overvol_ack                                  |design_1_usp_rf_data_converter_0_0_irq_req_ack_73                           |     6|
|211   |      i_adc02_overvol_ack                                  |design_1_usp_rf_data_converter_0_0_irq_req_ack_74                           |     7|
|212   |      i_adc03_overvol_ack                                  |design_1_usp_rf_data_converter_0_0_irq_req_ack_75                           |     6|
|213   |      i_adc10_overvol_ack                                  |design_1_usp_rf_data_converter_0_0_irq_req_ack_76                           |     6|
|214   |      i_adc11_overvol_ack                                  |design_1_usp_rf_data_converter_0_0_irq_req_ack_77                           |     6|
|215   |      i_adc12_overvol_ack                                  |design_1_usp_rf_data_converter_0_0_irq_req_ack_78                           |     6|
|216   |      i_adc13_overvol_ack                                  |design_1_usp_rf_data_converter_0_0_irq_req_ack_79                           |     6|
|217   |      i_adc20_overvol_ack                                  |design_1_usp_rf_data_converter_0_0_irq_req_ack_80                           |     7|
|218   |      i_adc21_overvol_ack                                  |design_1_usp_rf_data_converter_0_0_irq_req_ack_81                           |     7|
|219   |      i_adc22_overvol_ack                                  |design_1_usp_rf_data_converter_0_0_irq_req_ack_82                           |     7|
|220   |      i_adc23_overvol_ack                                  |design_1_usp_rf_data_converter_0_0_irq_req_ack_83                           |     7|
|221   |      i_adc30_overvol_ack                                  |design_1_usp_rf_data_converter_0_0_irq_req_ack_84                           |     6|
|222   |      i_adc31_overvol_ack                                  |design_1_usp_rf_data_converter_0_0_irq_req_ack_85                           |     8|
|223   |      i_adc32_overvol_ack                                  |design_1_usp_rf_data_converter_0_0_irq_req_ack_86                           |     6|
|224   |      i_adc33_overvol_ack                                  |design_1_usp_rf_data_converter_0_0_irq_req_ack_87                           |     7|
|225   |    i_design_1_usp_rf_data_converter_0_0_powerup_state_irq |design_1_usp_rf_data_converter_0_0_powerup_state_irq                        |    46|
|226   |      i_adc0_powerup_state_ack                             |design_1_usp_rf_data_converter_0_0_irq_req_ack_66                           |     6|
|227   |      i_adc1_powerup_state_ack                             |design_1_usp_rf_data_converter_0_0_irq_req_ack_67                           |     7|
|228   |      i_adc2_powerup_state_ack                             |design_1_usp_rf_data_converter_0_0_irq_req_ack_68                           |     7|
|229   |      i_adc3_powerup_state_ack                             |design_1_usp_rf_data_converter_0_0_irq_req_ack_69                           |     7|
|230   |      i_dac0_powerup_state_ack                             |design_1_usp_rf_data_converter_0_0_irq_req_ack_70                           |     6|
|231   |      i_dac1_powerup_state_ack                             |design_1_usp_rf_data_converter_0_0_irq_req_ack_71                           |     6|
|232   |    i_drp_control_top                                      |design_1_usp_rf_data_converter_0_0_drp_control_top                          |    74|
|233   |      i_adc0_drp_control                                   |design_1_usp_rf_data_converter_0_0_drp_control                              |    12|
|234   |      i_adc1_drp_control                                   |design_1_usp_rf_data_converter_0_0_drp_control_61                           |    10|
|235   |      i_adc2_drp_control                                   |design_1_usp_rf_data_converter_0_0_drp_control_62                           |    11|
|236   |      i_adc3_drp_control                                   |design_1_usp_rf_data_converter_0_0_drp_control_63                           |    12|
|237   |      i_dac0_drp_control                                   |design_1_usp_rf_data_converter_0_0_drp_control_64                           |    13|
|238   |      i_dac1_drp_control                                   |design_1_usp_rf_data_converter_0_0_drp_control_65                           |    16|
|239   |    i_gcb_adc00_subadc0                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block                             |    32|
|240   |    i_gcb_adc00_subadc1                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized0             |   107|
|241   |      i_primitive                                          |\i_gcb_adc00_subadc1/i_primitive_funnel                                     |     8|
|242   |    i_gcb_adc00_subadc2                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized1             |   106|
|243   |      i_primitive                                          |\i_gcb_adc12_subadc7/i_primitive_funnel__17                                 |     8|
|244   |    i_gcb_adc00_subadc3                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized2             |   106|
|245   |      i_primitive                                          |i_primitive_funnel__31                                                      |     8|
|246   |    i_gcb_adc00_subadc4                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized3             |   106|
|247   |      i_primitive                                          |\i_gcb_adc12_subadc7/i_primitive_funnel__18                                 |     8|
|248   |    i_gcb_adc00_subadc5                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized4             |   106|
|249   |      i_primitive                                          |\i_gcb_adc12_subadc7/i_primitive_funnel__16                                 |     8|
|250   |    i_gcb_adc00_subadc6                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized5             |   106|
|251   |      i_primitive                                          |\i_gcb_adc12_subadc7/i_primitive_funnel__15                                 |     8|
|252   |    i_gcb_adc00_subadc7                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized6             |   106|
|253   |      i_primitive                                          |\i_gcb_adc12_subadc7/i_primitive_funnel__14                                 |     8|
|254   |    i_gcb_adc02_subadc0                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block_5                           |    32|
|255   |    i_gcb_adc02_subadc1                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized0_6           |   106|
|256   |      i_primitive                                          |i_primitive_funnel__30                                                      |     8|
|257   |    i_gcb_adc02_subadc2                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized1_7           |   106|
|258   |      i_primitive                                          |i_primitive_funnel__29                                                      |     8|
|259   |    i_gcb_adc02_subadc3                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized2_8           |   106|
|260   |      i_primitive                                          |i_primitive_funnel__28                                                      |     8|
|261   |    i_gcb_adc02_subadc4                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized3_9           |   106|
|262   |      i_primitive                                          |i_primitive_funnel__27                                                      |     8|
|263   |    i_gcb_adc02_subadc5                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized4_10          |   106|
|264   |      i_primitive                                          |i_primitive_funnel__26                                                      |     8|
|265   |    i_gcb_adc02_subadc6                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized5_11          |   106|
|266   |      i_primitive                                          |i_primitive_funnel__25                                                      |     8|
|267   |    i_gcb_adc02_subadc7                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized6_12          |   106|
|268   |      i_primitive                                          |i_primitive_funnel__24                                                      |     8|
|269   |    i_gcb_adc10_subadc0                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block_13                          |    32|
|270   |    i_gcb_adc10_subadc1                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized0_14          |   107|
|271   |      i_primitive                                          |\i_gcb_adc12_subadc7/i_primitive_funnel__13                                 |     8|
|272   |    i_gcb_adc10_subadc2                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized1_15          |   106|
|273   |      i_primitive                                          |\i_gcb_adc12_subadc7/i_primitive_funnel__12                                 |     8|
|274   |    i_gcb_adc10_subadc3                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized2_16          |   106|
|275   |      i_primitive                                          |\i_gcb_adc12_subadc7/i_primitive_funnel__11                                 |     8|
|276   |    i_gcb_adc10_subadc4                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized3_17          |   106|
|277   |      i_primitive                                          |\i_gcb_adc12_subadc7/i_primitive_funnel__10                                 |     8|
|278   |    i_gcb_adc10_subadc5                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized4_18          |   106|
|279   |      i_primitive                                          |\i_gcb_adc12_subadc7/i_primitive_funnel__9                                  |     8|
|280   |    i_gcb_adc10_subadc6                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized5_19          |   106|
|281   |      i_primitive                                          |\i_gcb_adc12_subadc7/i_primitive_funnel__8                                  |     8|
|282   |    i_gcb_adc10_subadc7                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized6_20          |   106|
|283   |      i_primitive                                          |\i_gcb_adc12_subadc7/i_primitive_funnel__7                                  |     8|
|284   |    i_gcb_adc12_subadc0                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block_21                          |    32|
|285   |    i_gcb_adc12_subadc1                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized0_22          |   106|
|286   |      i_primitive                                          |\i_gcb_adc12_subadc7/i_primitive_funnel__6                                  |     8|
|287   |    i_gcb_adc12_subadc2                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized1_23          |   106|
|288   |      i_primitive                                          |\i_gcb_adc12_subadc7/i_primitive_funnel__5                                  |     8|
|289   |    i_gcb_adc12_subadc3                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized2_24          |   106|
|290   |      i_primitive                                          |\i_gcb_adc12_subadc7/i_primitive_funnel__4                                  |     8|
|291   |    i_gcb_adc12_subadc4                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized3_25          |   106|
|292   |      i_primitive                                          |\i_gcb_adc12_subadc7/i_primitive_funnel__3                                  |     8|
|293   |    i_gcb_adc12_subadc5                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized4_26          |   106|
|294   |      i_primitive                                          |\i_gcb_adc12_subadc7/i_primitive_funnel__2                                  |     8|
|295   |    i_gcb_adc12_subadc6                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized5_27          |   106|
|296   |      i_primitive                                          |\i_gcb_adc12_subadc7/i_primitive_funnel__1                                  |     8|
|297   |    i_gcb_adc12_subadc7                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized6_28          |   106|
|298   |      i_primitive                                          |\i_gcb_adc12_subadc7/i_primitive_funnel                                     |     8|
|299   |    i_gcb_adc20_subadc0                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block_29                          |    32|
|300   |    i_gcb_adc20_subadc1                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized0_30          |   107|
|301   |      i_primitive                                          |i_primitive_funnel                                                          |     8|
|302   |    i_gcb_adc20_subadc2                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized1_31          |   106|
|303   |      i_primitive                                          |i_primitive_funnel__1                                                       |     8|
|304   |    i_gcb_adc20_subadc3                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized2_32          |   106|
|305   |      i_primitive                                          |\i_gcb_adc20_subadc3/i_primitive_funnel                                     |     8|
|306   |    i_gcb_adc20_subadc4                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized3_33          |   106|
|307   |      i_primitive                                          |\i_gcb_adc20_subadc3/i_primitive_funnel__1                                  |     8|
|308   |    i_gcb_adc20_subadc5                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized4_34          |   106|
|309   |      i_primitive                                          |\i_gcb_adc20_subadc3/i_primitive_funnel__2                                  |     8|
|310   |    i_gcb_adc20_subadc6                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized5_35          |   106|
|311   |      i_primitive                                          |\i_gcb_adc20_subadc3/i_primitive_funnel__3                                  |     8|
|312   |    i_gcb_adc20_subadc7                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized6_36          |   106|
|313   |      i_primitive                                          |i_primitive_funnel__2                                                       |     8|
|314   |    i_gcb_adc22_subadc0                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block_37                          |    32|
|315   |    i_gcb_adc22_subadc1                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized0_38          |   106|
|316   |      i_primitive                                          |i_primitive_funnel__3                                                       |     8|
|317   |    i_gcb_adc22_subadc2                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized1_39          |   106|
|318   |      i_primitive                                          |i_primitive_funnel__4                                                       |     8|
|319   |    i_gcb_adc22_subadc3                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized2_40          |   106|
|320   |      i_primitive                                          |i_primitive_funnel__5                                                       |     8|
|321   |    i_gcb_adc22_subadc4                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized3_41          |   106|
|322   |      i_primitive                                          |i_primitive_funnel__6                                                       |     8|
|323   |    i_gcb_adc22_subadc5                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized4_42          |   106|
|324   |      i_primitive                                          |i_primitive_funnel__7                                                       |     8|
|325   |    i_gcb_adc22_subadc6                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized5_43          |   106|
|326   |      i_primitive                                          |i_primitive_funnel__8                                                       |     8|
|327   |    i_gcb_adc22_subadc7                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized6_44          |   106|
|328   |      i_primitive                                          |i_primitive_funnel__9                                                       |     8|
|329   |    i_gcb_adc30_subadc0                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block_45                          |    32|
|330   |    i_gcb_adc30_subadc2                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized1_47          |   106|
|331   |      i_primitive                                          |i_primitive_funnel__11                                                      |     8|
|332   |    i_gcb_adc30_subadc3                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized2_48          |   106|
|333   |      i_primitive                                          |i_primitive_funnel__12                                                      |     8|
|334   |    i_gcb_adc30_subadc4                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized3_49          |   106|
|335   |      i_primitive                                          |i_primitive_funnel__13                                                      |     8|
|336   |    i_gcb_adc30_subadc5                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized4_50          |   106|
|337   |      i_primitive                                          |i_primitive_funnel__14                                                      |     8|
|338   |    i_gcb_adc30_subadc6                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized5_51          |   106|
|339   |      i_primitive                                          |i_primitive_funnel__15                                                      |     8|
|340   |    i_gcb_adc30_subadc7                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized6_52          |   106|
|341   |      i_primitive                                          |i_primitive_funnel__16                                                      |     8|
|342   |    i_gcb_adc32_subadc0                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block_53                          |    32|
|343   |    i_gcb_adc32_subadc1                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized0_54          |   106|
|344   |      i_primitive                                          |i_primitive_funnel__17                                                      |     8|
|345   |    i_gcb_adc32_subadc2                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized1_55          |   106|
|346   |      i_primitive                                          |i_primitive_funnel__18                                                      |     8|
|347   |    i_gcb_adc32_subadc3                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized2_56          |   106|
|348   |      i_primitive                                          |i_primitive_funnel__19                                                      |     8|
|349   |    i_gcb_adc32_subadc4                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized3_57          |   106|
|350   |      i_primitive                                          |i_primitive_funnel__20                                                      |     8|
|351   |    i_gcb_adc32_subadc5                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized4_58          |   106|
|352   |      i_primitive                                          |i_primitive_funnel__21                                                      |     8|
|353   |    i_gcb_adc32_subadc6                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized5_59          |   107|
|354   |      i_primitive                                          |i_primitive_funnel__22                                                      |     8|
|355   |    i_gcb_adc32_subadc7                                    |design_1_usp_rf_data_converter_0_0_bg_cal_block__parameterized6_60          |   106|
|356   |      i_primitive                                          |i_primitive_funnel__23                                                      |     8|
|357   |    i_register_decode                                      |design_1_usp_rf_data_converter_0_0_register_decode                          |    67|
|358   |    i_rf_conv_mt_data_align_adc00                          |design_1_usp_rf_data_converter_0_0_mt_data_align__xdcDup__1                 |   538|
|359   |      sync_bypass                                          |xpm_cdc_single__parameterized1__98                                          |     5|
|360   |    i_rf_conv_mt_data_align_adc02                          |design_1_usp_rf_data_converter_0_0_mt_data_align__xdcDup__2                 |   538|
|361   |      sync_bypass                                          |xpm_cdc_single__parameterized1__186                                         |     5|
|362   |    i_rf_conv_mt_data_align_adc10                          |design_1_usp_rf_data_converter_0_0_mt_data_align__xdcDup__3                 |   538|
|363   |      sync_bypass                                          |xpm_cdc_single__parameterized1__102                                         |     5|
|364   |    i_rf_conv_mt_data_align_adc12                          |design_1_usp_rf_data_converter_0_0_mt_data_align__xdcDup__4                 |   538|
|365   |      sync_bypass                                          |xpm_cdc_single__parameterized1__101                                         |     5|
|366   |    i_rf_conv_mt_data_align_adc20                          |design_1_usp_rf_data_converter_0_0_mt_data_align__xdcDup__5                 |   538|
|367   |      sync_bypass                                          |xpm_cdc_single__parameterized1__100                                         |     5|
|368   |    i_rf_conv_mt_data_align_adc22                          |design_1_usp_rf_data_converter_0_0_mt_data_align__xdcDup__6                 |   538|
|369   |      sync_bypass                                          |xpm_cdc_single__parameterized1__187                                         |     5|
|370   |    i_rf_conv_mt_data_align_adc30                          |design_1_usp_rf_data_converter_0_0_mt_data_align__xdcDup__7                 |   538|
|371   |      sync_bypass                                          |xpm_cdc_single__parameterized1__184                                         |     5|
|372   |    i_rf_conv_mt_data_align_adc32                          |design_1_usp_rf_data_converter_0_0_mt_data_align                            |   538|
|373   |      sync_bypass                                          |xpm_cdc_single__parameterized1__188                                         |     5|
|374   |    i_rf_conv_mt_data_align_dac00                          |design_1_usp_rf_data_converter_0_0_mt_data_align__parameterized0__xdcDup__1 |   666|
|375   |      sync_bypass                                          |xpm_cdc_single__parameterized1__189                                         |     5|
|376   |    i_rf_conv_mt_data_align_dac01                          |design_1_usp_rf_data_converter_0_0_mt_data_align__parameterized0__xdcDup__2 |   666|
|377   |      sync_bypass                                          |xpm_cdc_single__parameterized1__190                                         |     5|
|378   |    i_rf_conv_mt_data_align_dac02                          |design_1_usp_rf_data_converter_0_0_mt_data_align__parameterized0__xdcDup__3 |   666|
|379   |      sync_bypass                                          |xpm_cdc_single__parameterized1__191                                         |     5|
|380   |    i_rf_conv_mt_data_align_dac03                          |design_1_usp_rf_data_converter_0_0_mt_data_align__parameterized0__xdcDup__4 |   666|
|381   |      sync_bypass                                          |xpm_cdc_single__parameterized1__192                                         |     5|
|382   |    i_rf_conv_mt_data_align_dac10                          |design_1_usp_rf_data_converter_0_0_mt_data_align__parameterized0__xdcDup__5 |   666|
|383   |      sync_bypass                                          |xpm_cdc_single__parameterized1__99                                          |     5|
|384   |    i_rf_conv_mt_data_align_dac11                          |design_1_usp_rf_data_converter_0_0_mt_data_align__parameterized0__xdcDup__6 |   666|
|385   |      sync_bypass                                          |xpm_cdc_single__parameterized1__193                                         |     5|
|386   |    i_rf_conv_mt_data_align_dac12                          |design_1_usp_rf_data_converter_0_0_mt_data_align__parameterized0__xdcDup__7 |   666|
|387   |      sync_bypass                                          |xpm_cdc_single__parameterized1__194                                         |     5|
|388   |    i_rf_conv_mt_data_align_dac13                          |design_1_usp_rf_data_converter_0_0_mt_data_align__parameterized0            |   666|
|389   |      sync_bypass                                          |xpm_cdc_single__parameterized1                                              |     5|
+------+-----------------------------------------------------------+----------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:11 ; elapsed = 00:02:29 . Memory (MB): peak = 3460.465 ; gain = 1133.797 ; free physical = 38769 ; free virtual = 108616
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 102 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:56 ; elapsed = 00:02:17 . Memory (MB): peak = 3460.465 ; gain = 841.609 ; free physical = 38769 ; free virtual = 108616
Synthesis Optimization Complete : Time (s): cpu = 00:02:11 ; elapsed = 00:02:29 . Memory (MB): peak = 3460.473 ; gain = 1133.797 ; free physical = 38815 ; free virtual = 108662
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3460.473 ; gain = 0.000 ; free physical = 38853 ; free virtual = 108616
INFO: [Netlist 29-17] Analyzing 356 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/BUFG_GT_SYNC for BUFG_GT inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/BUFG_GT_SYNC_1 for BUFG_GT inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc1_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/BUFG_GT_SYNC_2 for BUFG_GT inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc2_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/BUFG_GT_SYNC_3 for BUFG_GT inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc3_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/BUFG_GT_SYNC_4 for BUFG_GT inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/BUFG_GT_SYNC_5 for BUFG_GT inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3492.480 ; gain = 0.000 ; free physical = 38768 ; free virtual = 108541
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 56 instances

INFO: [Common 17-83] Releasing license: Synthesis
465 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:23 ; elapsed = 00:02:54 . Memory (MB): peak = 3492.480 ; gain = 1981.277 ; free physical = 38798 ; free virtual = 108570
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3492.480 ; gain = 0.000 ; free physical = 38795 ; free virtual = 108567
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/design_1_usp_rf_data_converter_0_0_synth_1/design_1_usp_rf_data_converter_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_usp_rf_data_converter_0_0, cache-ID = c3b831be8e99aeea
INFO: [Coretcl 2-1174] Renamed 332 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3516.492 ; gain = 0.000 ; free physical = 38768 ; free virtual = 108568
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wisig/Videos/MTS/RFSoC-MTS/mts/mts.runs/design_1_usp_rf_data_converter_0_0_synth_1/design_1_usp_rf_data_converter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_usp_rf_data_converter_0_0_utilization_synth.rpt -pb design_1_usp_rf_data_converter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 21 13:07:50 2025...
