INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xproj/project_11.1/project_11.1.srcs/sources_1/new/SA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xproj/project_11.1/project_11.1.srcs/sim_1/new/SA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/xproj/project_11.1/project_11.1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
