// Seed: 393433205
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input wire id_2,
    input supply1 id_3,
    output tri1 id_4
);
  logic [7:0] id_6;
  wire id_7;
  assign id_6[1'b0] = id_1;
  wire id_8;
  supply1 id_9;
  wire id_10;
  assign id_9 = id_3;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    input  tri1  id_2,
    output tri   id_3,
    output wand  id_4,
    input  wire  id_5,
    output uwire id_6
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2,
      id_3
  );
endmodule
