{"vcs1":{"timestamp_begin":1677991458.255520075, "rt":0.41, "ut":0.17, "st":0.10}}
{"vcselab":{"timestamp_begin":1677991458.722718281, "rt":0.40, "ut":0.24, "st":0.08}}
{"link":{"timestamp_begin":1677991459.170597759, "rt":0.20, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677991457.957569141}
{"VCS_COMP_START_TIME": 1677991457.957569141}
{"VCS_COMP_END_TIME": 1677991459.435534727}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338464}}
{"stitch_vcselab": {"peak_mem": 239044}}
