<DOC>
<DOCNO>
EP-0009443
</DOCNO>
<TEXT>
<DATE>
19800402
</DATE>
<IPC-CLASSIFICATIONS>
G01P-3/42 G01P-1/00 B60K-31/10 G01P-1/10 G05B-11/14 H02P-23/00 <main>G05D-13/62</main> G01P-3/489 G05B-11/01 G05D-13/62 G05D-13/00 B60K-31/00 B60K-31/06 
</IPC-CLASSIFICATIONS>
<TITLE>
digital comparator of the angular speed and motor control comprising such a device.
</TITLE>
<APPLICANT>
psa etudes et rechfr <sep>psa etudes et recherches <sep>psa etudes et recherches75, avenue de la grande arm√©ef-75016 parisfr<sep>psa etudes et recherches <sep>
</APPLICANT>
<INVENTOR>
machetel roger<sep>menard christian<sep>machetel, roger<sep>menard, christian<sep>machetel, roger"thomson-csf" - scpi 173, bld haussmannf-75360 paris cedex 08fr<sep>menard, christian"thomson-csf" - scpi 173, bld haussmannf-75360 paris cedex 08fr<sep>machetel, roger <sep>menard, christian<sep>machetel, roger"thomson-csf" - scpi 173, bld haussmannf-75360 paris cedex 08fr<sep>menard, christian"thomson-csf" - scpi 173, bld haussmannf-75360 paris cedex 08fr<sep>
</INVENTOR>
<ABSTRACT>
1.  digital angular velocity discriminator comprising, in series, a binary counter (20) incremented by a clock signal (c) provided by a clock (10) and reset by an input signal (si ) supplied by a speed sensor (100), a first programmable decoder (30) and a first bistable circuit (50) the seconde input (r) of which is connected to the input signal (si ) through a delay circuit (80), characterized in that, in order to achieve a hysteresis cycle-type output characteristic, the output of the binary counter (20) is connected to a second decoder (40) the output of which is connected to a second bistable circuit (60), that the second input (r) of this second circuit is connected to the input signal (si ) through an and gate (70) the control input of which is connected to the output q of the first bistable circuit (50) and in that the output of the second bistable circuit (60) provides the output signal (s) of this discriminator. 
</ABSTRACT>
</TEXT>
</DOC>
