<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Thu Mar 27 11:03:29 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "clk" 75.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   85.874MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[3]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              11.664ns  (33.6% logic, 66.4% route), 8 logic levels.

 Constraint Details:

     11.664ns physical path delay SLICE_15 to ram_side_ras_n_port_MGIOL meets
     13.333ns delay constraint less
     -0.172ns skew and
      0.153ns DO_SET requirement (totaling 13.352ns) by 1.688ns

 Physical Path Details:

      Data path SLICE_15 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C23C.CLK to     R15C23C.Q0 SLICE_15 (from clk_c)
ROUTE         2     1.170     R15C23C.Q0 to     R15C22B.C1 refresh_counter[3]
CTOF_DEL    ---     0.495     R15C22B.C1 to     R15C22B.F1 SLICE_41
ROUTE         1     0.436     R15C22B.F1 to     R15C22A.C1 un1_refresh_counterlt4
CTOF_DEL    ---     0.495     R15C22A.C1 to     R15C22A.F1 SLICE_59
ROUTE         1     0.626     R15C22A.F1 to     R15C22A.D0 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R15C22A.D0 to     R15C22A.F0 SLICE_59
ROUTE         1     1.079     R15C22A.F0 to     R14C24A.C1 un1_refresh_counterlt10
CTOF_DEL    ---     0.495     R14C24A.C1 to     R14C24A.F1 SLICE_51
ROUTE         4     1.500     R14C24A.F1 to      R9C25A.D1 present_state_srsts_i_a2[12]
CTOF_DEL    ---     0.495      R9C25A.D1 to      R9C25A.F1 SLICE_19
ROUTE         2     0.635      R9C25A.F1 to      R9C25C.D1 N_95
CTOF_DEL    ---     0.495      R9C25C.D1 to      R9C25C.F1 SLICE_43
ROUTE         2     0.702      R9C25C.F1 to      R9C25B.B0 N_154_1
CTOF_DEL    ---     0.495      R9C25B.B0 to      R9C25B.F0 SLICE_50
ROUTE         1     1.599      R9C25B.F0 to   IOL_R9A.OPOS N_154_i (to clk_c)
                  --------
                   11.664   (33.6% logic, 66.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R15C23C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.605       B9.PADDI to    IOL_R9A.CLK clk_c
                  --------
                    2.605   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.841ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[0]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              11.511ns  (34.0% logic, 66.0% route), 8 logic levels.

 Constraint Details:

     11.511ns physical path delay SLICE_41 to ram_side_ras_n_port_MGIOL meets
     13.333ns delay constraint less
     -0.172ns skew and
      0.153ns DO_SET requirement (totaling 13.352ns) by 1.841ns

 Physical Path Details:

      Data path SLICE_41 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C22B.CLK to     R15C22B.Q0 SLICE_41 (from clk_c)
ROUTE         3     1.017     R15C22B.Q0 to     R15C22B.B1 refresh_counter[0]
CTOF_DEL    ---     0.495     R15C22B.B1 to     R15C22B.F1 SLICE_41
ROUTE         1     0.436     R15C22B.F1 to     R15C22A.C1 un1_refresh_counterlt4
CTOF_DEL    ---     0.495     R15C22A.C1 to     R15C22A.F1 SLICE_59
ROUTE         1     0.626     R15C22A.F1 to     R15C22A.D0 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R15C22A.D0 to     R15C22A.F0 SLICE_59
ROUTE         1     1.079     R15C22A.F0 to     R14C24A.C1 un1_refresh_counterlt10
CTOF_DEL    ---     0.495     R14C24A.C1 to     R14C24A.F1 SLICE_51
ROUTE         4     1.500     R14C24A.F1 to      R9C25A.D1 present_state_srsts_i_a2[12]
CTOF_DEL    ---     0.495      R9C25A.D1 to      R9C25A.F1 SLICE_19
ROUTE         2     0.635      R9C25A.F1 to      R9C25C.D1 N_95
CTOF_DEL    ---     0.495      R9C25C.D1 to      R9C25C.F1 SLICE_43
ROUTE         2     0.702      R9C25C.F1 to      R9C25B.B0 N_154_1
CTOF_DEL    ---     0.495      R9C25B.B0 to      R9C25B.F0 SLICE_50
ROUTE         1     1.599      R9C25B.F0 to   IOL_R9A.OPOS N_154_i (to clk_c)
                  --------
                   11.511   (34.0% logic, 66.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R15C22B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.605       B9.PADDI to    IOL_R9A.CLK clk_c
                  --------
                    2.605   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.887ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[2]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              11.465ns  (34.2% logic, 65.8% route), 8 logic levels.

 Constraint Details:

     11.465ns physical path delay SLICE_16 to ram_side_ras_n_port_MGIOL meets
     13.333ns delay constraint less
     -0.172ns skew and
      0.153ns DO_SET requirement (totaling 13.352ns) by 1.887ns

 Physical Path Details:

      Data path SLICE_16 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C23B.CLK to     R15C23B.Q1 SLICE_16 (from clk_c)
ROUTE         2     0.971     R15C23B.Q1 to     R15C22B.A1 refresh_counter[2]
CTOF_DEL    ---     0.495     R15C22B.A1 to     R15C22B.F1 SLICE_41
ROUTE         1     0.436     R15C22B.F1 to     R15C22A.C1 un1_refresh_counterlt4
CTOF_DEL    ---     0.495     R15C22A.C1 to     R15C22A.F1 SLICE_59
ROUTE         1     0.626     R15C22A.F1 to     R15C22A.D0 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R15C22A.D0 to     R15C22A.F0 SLICE_59
ROUTE         1     1.079     R15C22A.F0 to     R14C24A.C1 un1_refresh_counterlt10
CTOF_DEL    ---     0.495     R14C24A.C1 to     R14C24A.F1 SLICE_51
ROUTE         4     1.500     R14C24A.F1 to      R9C25A.D1 present_state_srsts_i_a2[12]
CTOF_DEL    ---     0.495      R9C25A.D1 to      R9C25A.F1 SLICE_19
ROUTE         2     0.635      R9C25A.F1 to      R9C25C.D1 N_95
CTOF_DEL    ---     0.495      R9C25C.D1 to      R9C25C.F1 SLICE_43
ROUTE         2     0.702      R9C25C.F1 to      R9C25B.B0 N_154_1
CTOF_DEL    ---     0.495      R9C25B.B0 to      R9C25B.F0 SLICE_50
ROUTE         1     1.599      R9C25B.F0 to   IOL_R9A.OPOS N_154_i (to clk_c)
                  --------
                   11.465   (34.2% logic, 65.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R15C23B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.605       B9.PADDI to    IOL_R9A.CLK clk_c
                  --------
                    2.605   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.228ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[1]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              11.124ns  (35.2% logic, 64.8% route), 8 logic levels.

 Constraint Details:

     11.124ns physical path delay SLICE_16 to ram_side_ras_n_port_MGIOL meets
     13.333ns delay constraint less
     -0.172ns skew and
      0.153ns DO_SET requirement (totaling 13.352ns) by 2.228ns

 Physical Path Details:

      Data path SLICE_16 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C23B.CLK to     R15C23B.Q0 SLICE_16 (from clk_c)
ROUTE         2     0.630     R15C23B.Q0 to     R15C22B.D1 refresh_counter[1]
CTOF_DEL    ---     0.495     R15C22B.D1 to     R15C22B.F1 SLICE_41
ROUTE         1     0.436     R15C22B.F1 to     R15C22A.C1 un1_refresh_counterlt4
CTOF_DEL    ---     0.495     R15C22A.C1 to     R15C22A.F1 SLICE_59
ROUTE         1     0.626     R15C22A.F1 to     R15C22A.D0 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R15C22A.D0 to     R15C22A.F0 SLICE_59
ROUTE         1     1.079     R15C22A.F0 to     R14C24A.C1 un1_refresh_counterlt10
CTOF_DEL    ---     0.495     R14C24A.C1 to     R14C24A.F1 SLICE_51
ROUTE         4     1.500     R14C24A.F1 to      R9C25A.D1 present_state_srsts_i_a2[12]
CTOF_DEL    ---     0.495      R9C25A.D1 to      R9C25A.F1 SLICE_19
ROUTE         2     0.635      R9C25A.F1 to      R9C25C.D1 N_95
CTOF_DEL    ---     0.495      R9C25C.D1 to      R9C25C.F1 SLICE_43
ROUTE         2     0.702      R9C25C.F1 to      R9C25B.B0 N_154_1
CTOF_DEL    ---     0.495      R9C25B.B0 to      R9C25B.F0 SLICE_50
ROUTE         1     1.599      R9C25B.F0 to   IOL_R9A.OPOS N_154_i (to clk_c)
                  --------
                   11.124   (35.2% logic, 64.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R15C23B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.605       B9.PADDI to    IOL_R9A.CLK clk_c
                  --------
                    2.605   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.248ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[3]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              11.104ns  (35.3% logic, 64.7% route), 8 logic levels.

 Constraint Details:

     11.104ns physical path delay SLICE_15 to ram_side_wr_en_port_MGIOL meets
     13.333ns delay constraint less
     -0.172ns skew and
      0.153ns DO_SET requirement (totaling 13.352ns) by 2.248ns

 Physical Path Details:

      Data path SLICE_15 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C23C.CLK to     R15C23C.Q0 SLICE_15 (from clk_c)
ROUTE         2     1.170     R15C23C.Q0 to     R15C22B.C1 refresh_counter[3]
CTOF_DEL    ---     0.495     R15C22B.C1 to     R15C22B.F1 SLICE_41
ROUTE         1     0.436     R15C22B.F1 to     R15C22A.C1 un1_refresh_counterlt4
CTOF_DEL    ---     0.495     R15C22A.C1 to     R15C22A.F1 SLICE_59
ROUTE         1     0.626     R15C22A.F1 to     R15C22A.D0 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R15C22A.D0 to     R15C22A.F0 SLICE_59
ROUTE         1     1.079     R15C22A.F0 to     R14C24A.C1 un1_refresh_counterlt10
CTOF_DEL    ---     0.495     R14C24A.C1 to     R14C24A.F1 SLICE_51
ROUTE         4     1.500     R14C24A.F1 to      R9C25A.D1 present_state_srsts_i_a2[12]
CTOF_DEL    ---     0.495      R9C25A.D1 to      R9C25A.F1 SLICE_19
ROUTE         2     0.635      R9C25A.F1 to      R9C25C.D1 N_95
CTOF_DEL    ---     0.495      R9C25C.D1 to      R9C25C.F1 SLICE_43
ROUTE         2     0.445      R9C25C.F1 to      R9C25C.C0 N_154_1
CTOF_DEL    ---     0.495      R9C25C.C0 to      R9C25C.F0 SLICE_43
ROUTE         1     1.296      R9C25C.F0 to   IOL_R9B.OPOS N_150_i (to clk_c)
                  --------
                   11.104   (35.3% logic, 64.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R15C23C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.605       B9.PADDI to    IOL_R9B.CLK clk_c
                  --------
                    2.605   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.362ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[6]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              10.990ns  (31.1% logic, 68.9% route), 7 logic levels.

 Constraint Details:

     10.990ns physical path delay SLICE_14 to ram_side_ras_n_port_MGIOL meets
     13.333ns delay constraint less
     -0.172ns skew and
      0.153ns DO_SET requirement (totaling 13.352ns) by 2.362ns

 Physical Path Details:

      Data path SLICE_14 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C23D.CLK to     R15C23D.Q1 SLICE_14 (from clk_c)
ROUTE         2     1.427     R15C23D.Q1 to     R15C22A.B1 refresh_counter[6]
CTOF_DEL    ---     0.495     R15C22A.B1 to     R15C22A.F1 SLICE_59
ROUTE         1     0.626     R15C22A.F1 to     R15C22A.D0 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R15C22A.D0 to     R15C22A.F0 SLICE_59
ROUTE         1     1.079     R15C22A.F0 to     R14C24A.C1 un1_refresh_counterlt10
CTOF_DEL    ---     0.495     R14C24A.C1 to     R14C24A.F1 SLICE_51
ROUTE         4     1.500     R14C24A.F1 to      R9C25A.D1 present_state_srsts_i_a2[12]
CTOF_DEL    ---     0.495      R9C25A.D1 to      R9C25A.F1 SLICE_19
ROUTE         2     0.635      R9C25A.F1 to      R9C25C.D1 N_95
CTOF_DEL    ---     0.495      R9C25C.D1 to      R9C25C.F1 SLICE_43
ROUTE         2     0.702      R9C25C.F1 to      R9C25B.B0 N_154_1
CTOF_DEL    ---     0.495      R9C25B.B0 to      R9C25B.F0 SLICE_50
ROUTE         1     1.599      R9C25B.F0 to   IOL_R9A.OPOS N_154_i (to clk_c)
                  --------
                   10.990   (31.1% logic, 68.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R15C23D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.605       B9.PADDI to    IOL_R9A.CLK clk_c
                  --------
                    2.605   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.401ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[0]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              10.951ns  (35.8% logic, 64.2% route), 8 logic levels.

 Constraint Details:

     10.951ns physical path delay SLICE_41 to ram_side_wr_en_port_MGIOL meets
     13.333ns delay constraint less
     -0.172ns skew and
      0.153ns DO_SET requirement (totaling 13.352ns) by 2.401ns

 Physical Path Details:

      Data path SLICE_41 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C22B.CLK to     R15C22B.Q0 SLICE_41 (from clk_c)
ROUTE         3     1.017     R15C22B.Q0 to     R15C22B.B1 refresh_counter[0]
CTOF_DEL    ---     0.495     R15C22B.B1 to     R15C22B.F1 SLICE_41
ROUTE         1     0.436     R15C22B.F1 to     R15C22A.C1 un1_refresh_counterlt4
CTOF_DEL    ---     0.495     R15C22A.C1 to     R15C22A.F1 SLICE_59
ROUTE         1     0.626     R15C22A.F1 to     R15C22A.D0 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R15C22A.D0 to     R15C22A.F0 SLICE_59
ROUTE         1     1.079     R15C22A.F0 to     R14C24A.C1 un1_refresh_counterlt10
CTOF_DEL    ---     0.495     R14C24A.C1 to     R14C24A.F1 SLICE_51
ROUTE         4     1.500     R14C24A.F1 to      R9C25A.D1 present_state_srsts_i_a2[12]
CTOF_DEL    ---     0.495      R9C25A.D1 to      R9C25A.F1 SLICE_19
ROUTE         2     0.635      R9C25A.F1 to      R9C25C.D1 N_95
CTOF_DEL    ---     0.495      R9C25C.D1 to      R9C25C.F1 SLICE_43
ROUTE         2     0.445      R9C25C.F1 to      R9C25C.C0 N_154_1
CTOF_DEL    ---     0.495      R9C25C.C0 to      R9C25C.F0 SLICE_43
ROUTE         1     1.296      R9C25C.F0 to   IOL_R9B.OPOS N_150_i (to clk_c)
                  --------
                   10.951   (35.8% logic, 64.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R15C22B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.605       B9.PADDI to    IOL_R9B.CLK clk_c
                  --------
                    2.605   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[2]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              10.905ns  (35.9% logic, 64.1% route), 8 logic levels.

 Constraint Details:

     10.905ns physical path delay SLICE_16 to ram_side_wr_en_port_MGIOL meets
     13.333ns delay constraint less
     -0.172ns skew and
      0.153ns DO_SET requirement (totaling 13.352ns) by 2.447ns

 Physical Path Details:

      Data path SLICE_16 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C23B.CLK to     R15C23B.Q1 SLICE_16 (from clk_c)
ROUTE         2     0.971     R15C23B.Q1 to     R15C22B.A1 refresh_counter[2]
CTOF_DEL    ---     0.495     R15C22B.A1 to     R15C22B.F1 SLICE_41
ROUTE         1     0.436     R15C22B.F1 to     R15C22A.C1 un1_refresh_counterlt4
CTOF_DEL    ---     0.495     R15C22A.C1 to     R15C22A.F1 SLICE_59
ROUTE         1     0.626     R15C22A.F1 to     R15C22A.D0 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R15C22A.D0 to     R15C22A.F0 SLICE_59
ROUTE         1     1.079     R15C22A.F0 to     R14C24A.C1 un1_refresh_counterlt10
CTOF_DEL    ---     0.495     R14C24A.C1 to     R14C24A.F1 SLICE_51
ROUTE         4     1.500     R14C24A.F1 to      R9C25A.D1 present_state_srsts_i_a2[12]
CTOF_DEL    ---     0.495      R9C25A.D1 to      R9C25A.F1 SLICE_19
ROUTE         2     0.635      R9C25A.F1 to      R9C25C.D1 N_95
CTOF_DEL    ---     0.495      R9C25C.D1 to      R9C25C.F1 SLICE_43
ROUTE         2     0.445      R9C25C.F1 to      R9C25C.C0 N_154_1
CTOF_DEL    ---     0.495      R9C25C.C0 to      R9C25C.F0 SLICE_43
ROUTE         1     1.296      R9C25C.F0 to   IOL_R9B.OPOS N_150_i (to clk_c)
                  --------
                   10.905   (35.9% logic, 64.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R15C23B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.605       B9.PADDI to    IOL_R9B.CLK clk_c
                  --------
                    2.605   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.615ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)

   Delay:              10.552ns  (45.2% logic, 54.8% route), 12 logic levels.

 Constraint Details:

     10.552ns physical path delay SLICE_34 to SLICE_24 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 13.167ns) by 2.615ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C24C.CLK to      R9C24C.Q1 SLICE_34 (from clk_c)
ROUTE         4     1.327      R9C24C.Q1 to      R8C25A.A1 present_state[13]
CTOF_DEL    ---     0.495      R8C25A.A1 to      R8C25A.F1 SLICE_49
ROUTE         3     0.761      R8C25A.F1 to      R8C24C.C0 N_107
CTOF_DEL    ---     0.495      R8C24C.C0 to      R8C24C.F0 SLICE_71
ROUTE         2     0.632      R8C24C.F0 to      R7C24C.D1 N_110
CTOF_DEL    ---     0.495      R7C24C.D1 to      R7C24C.F1 SLICE_57
ROUTE        16     1.895      R7C24C.F1 to      R6C19A.A1 N_141
C1TOFCO_DE  ---     0.889      R6C19A.A1 to     R6C19A.FCO SLICE_8
ROUTE         1     0.000     R6C19A.FCO to     R6C19B.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162     R6C19B.FCI to     R6C19B.FCO SLICE_7
ROUTE         1     0.000     R6C19B.FCO to     R6C19C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R6C19C.FCI to     R6C19C.FCO SLICE_6
ROUTE         1     0.000     R6C19C.FCO to     R6C19D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R6C19D.FCI to     R6C19D.FCO SLICE_5
ROUTE         1     0.000     R6C19D.FCO to     R6C20A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R6C20A.FCI to     R6C20A.FCO SLICE_4
ROUTE         1     0.000     R6C20A.FCO to     R6C20B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R6C20B.FCI to     R6C20B.FCO SLICE_3
ROUTE         1     0.000     R6C20B.FCO to     R6C20C.FCI un1_delay_counter_16_cry_10
FCITOF1_DE  ---     0.643     R6C20C.FCI to      R6C20C.F1 SLICE_2
ROUTE         1     1.163      R6C20C.F1 to      R5C20C.C1 un1_delay_counter_16_cry_11_0_S1
CTOF_DEL    ---     0.495      R5C20C.C1 to      R5C20C.F1 SLICE_24
ROUTE         1     0.000      R5C20C.F1 to     R5C20C.DI1 next_delay_counter[12] (to clk_c)
                  --------
                   10.552   (45.2% logic, 54.8% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to     R9C24C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to     R5C20C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.643ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)

   Delay:              10.524ns  (45.1% logic, 54.9% route), 11 logic levels.

 Constraint Details:

     10.524ns physical path delay SLICE_34 to SLICE_24 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 13.167ns) by 2.643ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C24C.CLK to      R9C24C.Q1 SLICE_34 (from clk_c)
ROUTE         4     1.327      R9C24C.Q1 to      R8C25A.A1 present_state[13]
CTOF_DEL    ---     0.495      R8C25A.A1 to      R8C25A.F1 SLICE_49
ROUTE         3     0.761      R8C25A.F1 to      R8C24C.C0 N_107
CTOF_DEL    ---     0.495      R8C24C.C0 to      R8C24C.F0 SLICE_71
ROUTE         2     0.632      R8C24C.F0 to      R7C24C.D1 N_110
CTOF_DEL    ---     0.495      R7C24C.D1 to      R7C24C.F1 SLICE_57
ROUTE        16     1.895      R7C24C.F1 to      R6C19B.A0 N_141
C0TOFCO_DE  ---     1.023      R6C19B.A0 to     R6C19B.FCO SLICE_7
ROUTE         1     0.000     R6C19B.FCO to     R6C19C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R6C19C.FCI to     R6C19C.FCO SLICE_6
ROUTE         1     0.000     R6C19C.FCO to     R6C19D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R6C19D.FCI to     R6C19D.FCO SLICE_5
ROUTE         1     0.000     R6C19D.FCO to     R6C20A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R6C20A.FCI to     R6C20A.FCO SLICE_4
ROUTE         1     0.000     R6C20A.FCO to     R6C20B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R6C20B.FCI to     R6C20B.FCO SLICE_3
ROUTE         1     0.000     R6C20B.FCO to     R6C20C.FCI un1_delay_counter_16_cry_10
FCITOF1_DE  ---     0.643     R6C20C.FCI to      R6C20C.F1 SLICE_2
ROUTE         1     1.163      R6C20C.F1 to      R5C20C.C1 un1_delay_counter_16_cry_11_0_S1
CTOF_DEL    ---     0.495      R5C20C.C1 to      R5C20C.F1 SLICE_24
ROUTE         1     0.000      R5C20C.F1 to     R5C20C.DI1 next_delay_counter[12] (to clk_c)
                  --------
                   10.524   (45.1% logic, 54.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to     R9C24C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to     R5C20C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

Report:   85.874MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 75.000000 MHz ;    |   75.000 MHz|   85.874 MHz|   8  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 103
   Covered under: FREQUENCY PORT "clk" 75.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4431 paths, 1 nets, and 548 connections (55.08% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Thu Mar 27 11:03:30 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "clk" 75.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[14]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[14]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C24D.CLK to     R15C24D.Q1 SLICE_10 (from clk_c)
ROUTE         2     0.132     R15C24D.Q1 to     R15C24D.A1 refresh_counter[14]
CTOF_DEL    ---     0.101     R15C24D.A1 to     R15C24D.F1 SLICE_10
ROUTE         1     0.000     R15C24D.F1 to    R15C24D.DI1 refresh_counter_3[14] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C24D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C24D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[13]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C24D.CLK to     R15C24D.Q0 SLICE_10 (from clk_c)
ROUTE         2     0.132     R15C24D.Q0 to     R15C24D.A0 refresh_counter[13]
CTOF_DEL    ---     0.101     R15C24D.A0 to     R15C24D.F0 SLICE_10
ROUTE         1     0.000     R15C24D.F0 to    R15C24D.DI0 refresh_counter_3[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C24D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C24D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[11]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C24C.CLK to     R15C24C.Q0 SLICE_11 (from clk_c)
ROUTE         2     0.132     R15C24C.Q0 to     R15C24C.A0 refresh_counter[11]
CTOF_DEL    ---     0.101     R15C24C.A0 to     R15C24C.F0 SLICE_11
ROUTE         1     0.000     R15C24C.F0 to    R15C24C.DI0 refresh_counter_3[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C24C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C24C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[12]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C24C.CLK to     R15C24C.Q1 SLICE_11 (from clk_c)
ROUTE         2     0.132     R15C24C.Q1 to     R15C24C.A1 refresh_counter[12]
CTOF_DEL    ---     0.101     R15C24C.A1 to     R15C24C.F1 SLICE_11
ROUTE         1     0.000     R15C24C.F1 to    R15C24C.DI1 refresh_counter_3[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C24C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C24C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[10]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[10]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C24B.CLK to     R15C24B.Q1 SLICE_12 (from clk_c)
ROUTE         2     0.132     R15C24B.Q1 to     R15C24B.A1 refresh_counter[10]
CTOF_DEL    ---     0.101     R15C24B.A1 to     R15C24B.F1 SLICE_12
ROUTE         1     0.000     R15C24B.F1 to    R15C24B.DI1 refresh_counter_3[10] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C24B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C24B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[9]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C24B.CLK to     R15C24B.Q0 SLICE_12 (from clk_c)
ROUTE         2     0.132     R15C24B.Q0 to     R15C24B.A0 refresh_counter[9]
CTOF_DEL    ---     0.101     R15C24B.A0 to     R15C24B.F0 SLICE_12
ROUTE         1     0.000     R15C24B.F0 to    R15C24B.DI0 refresh_counter_3[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C24B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C24B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[7]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[7]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C24A.CLK to     R15C24A.Q0 SLICE_13 (from clk_c)
ROUTE         2     0.132     R15C24A.Q0 to     R15C24A.A0 refresh_counter[7]
CTOF_DEL    ---     0.101     R15C24A.A0 to     R15C24A.F0 SLICE_13
ROUTE         1     0.000     R15C24A.F0 to    R15C24A.DI0 refresh_counter_3[7] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C24A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C24A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[8]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C24A.CLK to     R15C24A.Q1 SLICE_13 (from clk_c)
ROUTE         2     0.132     R15C24A.Q1 to     R15C24A.A1 refresh_counter[8]
CTOF_DEL    ---     0.101     R15C24A.A1 to     R15C24A.F1 SLICE_13
ROUTE         1     0.000     R15C24A.F1 to    R15C24A.DI1 refresh_counter_3[8] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C24A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C24A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[5]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[5]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C23D.CLK to     R15C23D.Q0 SLICE_14 (from clk_c)
ROUTE         2     0.132     R15C23D.Q0 to     R15C23D.A0 refresh_counter[5]
CTOF_DEL    ---     0.101     R15C23D.A0 to     R15C23D.F0 SLICE_14
ROUTE         1     0.000     R15C23D.F0 to    R15C23D.DI0 refresh_counter_3[5] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C23D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C23D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[6]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[6]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C23D.CLK to     R15C23D.Q1 SLICE_14 (from clk_c)
ROUTE         2     0.132     R15C23D.Q1 to     R15C23D.A1 refresh_counter[6]
CTOF_DEL    ---     0.101     R15C23D.A1 to     R15C23D.F1 SLICE_14
ROUTE         1     0.000     R15C23D.F1 to    R15C23D.DI1 refresh_counter_3[6] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C23D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R15C23D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 75.000000 MHz ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 103
   Covered under: FREQUENCY PORT "clk" 75.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4431 paths, 1 nets, and 548 connections (55.08% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
