$date
	Wed Oct 22 14:09:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! out3 $end
$var wire 1 " out4 $end
$var wire 1 # out5 $end
$var wire 1 $ out6 $end
$var wire 1 % out7 $end
$var wire 1 & out8 $end
$var wire 1 ' out9 $end
$var wire 1 ( out2 $end
$var wire 1 ) out1 $end
$var wire 1 * out0 $end
$var reg 1 + in0 $end
$var reg 1 , in1 $end
$var reg 1 - in2 $end
$var reg 1 . in3 $end
$var reg 1 / in4 $end
$var reg 1 0 in5 $end
$var reg 1 1 in6 $end
$var reg 1 2 in7 $end
$var reg 1 3 in8 $end
$var reg 1 4 in9 $end
$scope module dut $end
$var wire 1 + in0 $end
$var wire 1 , in1 $end
$var wire 1 - in2 $end
$var wire 1 . in3 $end
$var wire 1 / in4 $end
$var wire 1 0 in5 $end
$var wire 1 1 in6 $end
$var wire 1 2 in7 $end
$var wire 1 3 in8 $end
$var wire 1 4 in9 $end
$var wire 1 ! out3 $end
$var wire 1 " out4 $end
$var wire 1 # out5 $end
$var wire 1 $ out6 $end
$var wire 1 % out7 $end
$var wire 1 & out8 $end
$var wire 1 ' out9 $end
$var wire 1 5 x2_y0 $end
$var wire 1 6 x2_y1 $end
$var wire 1 7 x1_y2 $end
$var wire 1 8 x1_y1 $end
$var wire 1 9 x1_y0 $end
$var wire 1 : x0_y2 $end
$var wire 1 ; x0_y1 $end
$var wire 1 < x0_y0 $end
$var wire 1 ( out2 $end
$var wire 1 ) out1 $end
$var wire 1 * out0 $end
$scope module lut_out0 $end
$var wire 1 = I1 $end
$var wire 1 > I2 $end
$var wire 1 ? I3 $end
$var wire 1 * O $end
$var wire 1 ; I0 $end
$upscope $end
$scope module lut_out1 $end
$var wire 1 6 I0 $end
$var wire 1 @ I2 $end
$var wire 1 ) O $end
$var wire 1 7 I3 $end
$var wire 1 9 I1 $end
$upscope $end
$scope module lut_out2 $end
$var wire 1 A I0 $end
$var wire 1 B I2 $end
$var wire 1 ( O $end
$var wire 1 8 I3 $end
$var wire 1 ; I1 $end
$upscope $end
$scope module lut_x0_y0 $end
$var wire 1 , I0 $end
$var wire 1 + I1 $end
$var wire 1 4 I2 $end
$var wire 1 4 I3 $end
$var wire 1 < O $end
$upscope $end
$scope module lut_x0_y1 $end
$var wire 1 4 I0 $end
$var wire 1 4 I1 $end
$var wire 1 4 I2 $end
$var wire 1 - I3 $end
$var wire 1 ; O $end
$upscope $end
$scope module lut_x0_y2 $end
$var wire 1 + I0 $end
$var wire 1 , I1 $end
$var wire 1 - I2 $end
$var wire 1 + I3 $end
$var wire 1 : O $end
$upscope $end
$scope module lut_x1_y0 $end
$var wire 1 C I0 $end
$var wire 1 D I1 $end
$var wire 1 E I2 $end
$var wire 1 F I3 $end
$var wire 1 9 O $end
$upscope $end
$scope module lut_x1_y1 $end
$var wire 1 G I0 $end
$var wire 1 5 I1 $end
$var wire 1 9 I3 $end
$var wire 1 8 O $end
$var wire 1 8 I2 $end
$upscope $end
$scope module lut_x1_y2 $end
$var wire 1 H I0 $end
$var wire 1 I I1 $end
$var wire 1 5 I3 $end
$var wire 1 7 O $end
$var wire 1 7 I2 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
x8
x7
z6
z5
14
13
12
11
10
1/
1.
1-
1,
1+
1*
x)
x(
z'
z&
z%
z$
z#
z"
z!
$end
#1000000
