

================================================================
== Vitis HLS Report for 'svd_4_Pipeline_VITIS_LOOP_588_41'
================================================================
* Date:           Sun Feb  5 17:02:04 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  10.518 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_588_41  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    2218|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    15|        0|      50|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|      293|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    15|      293|    2331|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_66ns_129_1_1_U3624  |mul_64ns_66ns_129_1_1  |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |add_ln588_fu_187_p2    |         +|   0|  0|    39|          32|           1|
    |add_ln589_3_fu_237_p2  |         +|   0|  0|    71|          64|          64|
    |add_ln589_4_fu_304_p2  |         +|   0|  0|    64|          64|          64|
    |add_ln589_fu_227_p2    |         +|   0|  0|    46|          39|          17|
    |sub_ln589_2_fu_298_p2  |         -|   0|  0|    64|          64|          64|
    |sub_ln589_fu_217_p2    |         -|   0|  0|    45|          38|          38|
    |ap_condition_274       |       and|   0|  0|     2|           1|           1|
    |icmp_ln588_fu_181_p2   |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln589_fu_330_p2   |      lshr|   0|  0|  1865|         448|         448|
    |ap_enable_pp0          |       xor|   0|  0|     2|           1|           2|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  2218|         783|         731|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_58    |   9|          2|   32|         64|
    |k_fu_78                  |   9|          2|   32|         64|
    |sv_1_2_fu_86             |   9|          2|   64|        128|
    |sv_1_6_fu_90             |   9|          2|   64|        128|
    |sv_1_fu_82               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  258|        516|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln589_4_reg_407      |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |k_fu_78                  |  32|   0|   32|          0|
    |sv_1_2_fu_86             |  64|   0|   64|          0|
    |sv_1_6_fu_90             |  64|   0|   64|          0|
    |sv_1_fu_82               |  64|   0|   64|          0|
    |trunc_ln589_2_reg_412    |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 293|   0|  293|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  svd.4_Pipeline_VITIS_LOOP_588_41|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  svd.4_Pipeline_VITIS_LOOP_588_41|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  svd.4_Pipeline_VITIS_LOOP_588_41|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  svd.4_Pipeline_VITIS_LOOP_588_41|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  svd.4_Pipeline_VITIS_LOOP_588_41|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  svd.4_Pipeline_VITIS_LOOP_588_41|  return value|
|sv_2_1             |   in|   64|     ap_none|                            sv_2_1|        scalar|
|sv_1_1             |   in|   64|     ap_none|                            sv_1_1|        scalar|
|sv_0_1             |   in|   64|     ap_none|                            sv_0_1|        scalar|
|l                  |   in|   32|     ap_none|                                 l|        scalar|
|shl_ln589_s        |   in|   64|     ap_none|                       shl_ln589_s|        scalar|
|pnp_iter_address0  |  out|   13|   ap_memory|                          pnp_iter|         array|
|pnp_iter_ce0       |  out|    1|   ap_memory|                          pnp_iter|         array|
|pnp_iter_q0        |   in|  448|   ap_memory|                          pnp_iter|         array|
|sv_2_2_out         |  out|   64|      ap_vld|                        sv_2_2_out|       pointer|
|sv_2_2_out_ap_vld  |  out|    1|      ap_vld|                        sv_2_2_out|       pointer|
|sv_1_2_out         |  out|   64|      ap_vld|                        sv_1_2_out|       pointer|
|sv_1_2_out_ap_vld  |  out|    1|      ap_vld|                        sv_1_2_out|       pointer|
|sv_0_2_out         |  out|   64|      ap_vld|                        sv_0_2_out|       pointer|
|sv_0_2_out_ap_vld  |  out|    1|      ap_vld|                        sv_0_2_out|       pointer|
+-------------------+-----+-----+------------+----------------------------------+--------------+

