$date
	Tue Jan 16 15:29:29 2018
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_full_adder $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#2000
1!
1$
#4000
0$
1#
#6000
1"
0!
1$
#8000
0"
1!
1%
0$
0#
#10000
0!
1"
1$
#12000
0$
1#
#14000
1!
1$
#16000
