{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 29 10:00:39 2022 " "Info: Processing started: Wed Jun 29 10:00:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ROM_data -c ROM_data --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ROM_data -c ROM_data --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ROM_data.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/ROM_data.bdf" { { 176 304 472 192 "clk" "" } } } } { "d:/qurtqus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qurtqus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk memory memory lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|ram_block1a0~porta_address_reg0 lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[0\] 260.01 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 260.01 MHz between source memory \"lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.923 ns 1.923 ns 3.846 ns " "Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.894 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X43_Y41 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X43_Y41; Fanout = 8; MEM Node = 'lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/db/altsyncram_c871.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.894 ns) 2.894 ns lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[0\] 2 MEM M4K_X43_Y41 1 " "Info: 2: + IC(0.000 ns) + CELL(2.894 ns) = 2.894 ns; Loc. = M4K_X43_Y41; Fanout = 1; MEM Node = 'lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/db/altsyncram_c871.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.894 ns ( 100.00 % ) " "Info: Total cell delay = 2.894 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 2.894ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.026 ns - Smallest " "Info: - Smallest clock skew is -0.026 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.790 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ROM_data.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/ROM_data.bdf" { { 176 304 472 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ROM_data.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/ROM_data.bdf" { { 176 304 472 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.635 ns) 2.790 ns lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[0\] 3 MEM M4K_X43_Y41 1 " "Info: 3: + IC(1.049 ns) + CELL(0.635 ns) = 2.790 ns; Loc. = M4K_X43_Y41; Fanout = 1; MEM Node = 'lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { clk~clkctrl lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/db/altsyncram_c871.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.624 ns ( 58.21 % ) " "Info: Total cell delay = 1.624 ns ( 58.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.166 ns ( 41.79 % ) " "Info: Total interconnect delay = 1.166 ns ( 41.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk clk~clkctrl lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.117ns 1.049ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.816 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ROM_data.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/ROM_data.bdf" { { 176 304 472 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ROM_data.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/ROM_data.bdf" { { 176 304 472 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.661 ns) 2.816 ns lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X43_Y41 8 " "Info: 3: + IC(1.049 ns) + CELL(0.661 ns) = 2.816 ns; Loc. = M4K_X43_Y41; Fanout = 8; MEM Node = 'lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { clk~clkctrl lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/db/altsyncram_c871.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 58.59 % ) " "Info: Total cell delay = 1.650 ns ( 58.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.166 ns ( 41.41 % ) " "Info: Total interconnect delay = 1.166 ns ( 41.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk clk~clkctrl lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.117ns 1.049ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk clk~clkctrl lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.117ns 1.049ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk clk~clkctrl lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.117ns 1.049ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/db/altsyncram_c871.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/db/altsyncram_c871.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 2.894ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk clk~clkctrl lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.117ns 1.049ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk clk~clkctrl lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.117ns 1.049ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] {} } { 0.000ns } { 0.088ns } "" } } { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/db/altsyncram_c871.tdf" 31 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|ram_block1a0~porta_address_reg2 address\[2\] clk 3.110 ns memory " "Info: tsu for memory \"lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|ram_block1a0~porta_address_reg2\" (data pin = \"address\[2\]\", clock pin = \"clk\") is 3.110 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.891 ns + Longest pin memory " "Info: + Longest pin to memory delay is 5.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns address\[2\] 1 PIN PIN_D14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D14; Fanout = 1; PIN Node = 'address\[2\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "ROM_data.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/ROM_data.bdf" { { 160 304 472 176 "address\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.909 ns) + CELL(0.142 ns) 5.891 ns lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X43_Y41 8 " "Info: 2: + IC(4.909 ns) + CELL(0.142 ns) = 5.891 ns; Loc. = M4K_X43_Y41; Fanout = 8; MEM Node = 'lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.051 ns" { address[2] lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/db/altsyncram_c871.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.982 ns ( 16.67 % ) " "Info: Total cell delay = 0.982 ns ( 16.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.909 ns ( 83.33 % ) " "Info: Total interconnect delay = 4.909 ns ( 83.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.891 ns" { address[2] lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "5.891 ns" { address[2] {} address[2]~combout {} lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 4.909ns } { 0.000ns 0.840ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/db/altsyncram_c871.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.816 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ROM_data.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/ROM_data.bdf" { { 176 304 472 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ROM_data.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/ROM_data.bdf" { { 176 304 472 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.661 ns) 2.816 ns lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X43_Y41 8 " "Info: 3: + IC(1.049 ns) + CELL(0.661 ns) = 2.816 ns; Loc. = M4K_X43_Y41; Fanout = 8; MEM Node = 'lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { clk~clkctrl lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/db/altsyncram_c871.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 58.59 % ) " "Info: Total cell delay = 1.650 ns ( 58.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.166 ns ( 41.41 % ) " "Info: Total interconnect delay = 1.166 ns ( 41.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk clk~clkctrl lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.117ns 1.049ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.891 ns" { address[2] lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "5.891 ns" { address[2] {} address[2]~combout {} lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 4.909ns } { 0.000ns 0.840ns 0.142ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk clk~clkctrl lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.117ns 1.049ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rom_data\[4\] lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[4\] 10.038 ns memory " "Info: tco from clock \"clk\" to destination pin \"rom_data\[4\]\" through memory \"lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[4\]\" is 10.038 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.790 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ROM_data.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/ROM_data.bdf" { { 176 304 472 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ROM_data.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/ROM_data.bdf" { { 176 304 472 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.635 ns) 2.790 ns lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[4\] 3 MEM M4K_X43_Y41 1 " "Info: 3: + IC(1.049 ns) + CELL(0.635 ns) = 2.790 ns; Loc. = M4K_X43_Y41; Fanout = 1; MEM Node = 'lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[4\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { clk~clkctrl lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/db/altsyncram_c871.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.624 ns ( 58.21 % ) " "Info: Total cell delay = 1.624 ns ( 58.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.166 ns ( 41.79 % ) " "Info: Total interconnect delay = 1.166 ns ( 41.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk clk~clkctrl lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4] {} } { 0.000ns 0.000ns 0.117ns 1.049ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/db/altsyncram_c871.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.039 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[4\] 1 MEM M4K_X43_Y41 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X43_Y41; Fanout = 1; MEM Node = 'lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|q_a\[4\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/db/altsyncram_c871.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.163 ns) + CELL(2.788 ns) 7.039 ns rom_data\[4\] 2 PIN PIN_AF13 0 " "Info: 2: + IC(4.163 ns) + CELL(2.788 ns) = 7.039 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'rom_data\[4\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.951 ns" { lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4] rom_data[4] } "NODE_NAME" } } { "ROM_data.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/ROM_data.bdf" { { 168 696 872 184 "rom_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.876 ns ( 40.86 % ) " "Info: Total cell delay = 2.876 ns ( 40.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.163 ns ( 59.14 % ) " "Info: Total interconnect delay = 4.163 ns ( 59.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.039 ns" { lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4] rom_data[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.039 ns" { lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4] {} rom_data[4] {} } { 0.000ns 4.163ns } { 0.088ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { clk clk~clkctrl lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4] {} } { 0.000ns 0.000ns 0.117ns 1.049ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.039 ns" { lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4] rom_data[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.039 ns" { lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4] {} rom_data[4] {} } { 0.000ns 4.163ns } { 0.088ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|ram_block1a0~porta_address_reg0 address\[0\] clk 0.920 ns memory " "Info: th for memory \"lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"address\[0\]\", clock pin = \"clk\") is 0.920 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.816 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ROM_data.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/ROM_data.bdf" { { 176 304 472 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ROM_data.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/ROM_data.bdf" { { 176 304 472 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.661 ns) 2.816 ns lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X43_Y41 8 " "Info: 3: + IC(1.049 ns) + CELL(0.661 ns) = 2.816 ns; Loc. = M4K_X43_Y41; Fanout = 8; MEM Node = 'lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { clk~clkctrl lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/db/altsyncram_c871.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 58.59 % ) " "Info: Total cell delay = 1.650 ns ( 58.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.166 ns ( 41.41 % ) " "Info: Total interconnect delay = 1.166 ns ( 41.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk clk~clkctrl lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.117ns 1.049ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/db/altsyncram_c871.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.130 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns address\[0\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'address\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "ROM_data.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/ROM_data.bdf" { { 160 304 472 176 "address\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.142 ns) 2.130 ns lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X43_Y41 8 " "Info: 2: + IC(1.009 ns) + CELL(0.142 ns) = 2.130 ns; Loc. = M4K_X43_Y41; Fanout = 8; MEM Node = 'lpm_rom_data:inst\|altsyncram:altsyncram_component\|altsyncram_c871:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { address[0] lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c871.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据存储器/ROM_data/db/altsyncram_c871.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.121 ns ( 52.63 % ) " "Info: Total cell delay = 1.121 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.009 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { address[0] lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.130 ns" { address[0] {} address[0]~combout {} lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.009ns } { 0.000ns 0.979ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk clk~clkctrl lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.117ns 1.049ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { address[0] lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.130 ns" { address[0] {} address[0]~combout {} lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.009ns } { 0.000ns 0.979ns 0.142ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 29 10:00:40 2022 " "Info: Processing ended: Wed Jun 29 10:00:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
