// Seed: 1398377284
module module_0 (
    input tri id_0,
    input wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5,
    output supply1 id_6,
    output supply0 id_7,
    input wand id_8,
    input wire id_9,
    input wand id_10
);
  assign id_6 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    input  uwire id_2,
    output tri1  id_3
);
  always_latch if (1'b0);
  wire id_5, id_6;
  module_0(
      id_2, id_0, id_2, id_1, id_3, id_2, id_3, id_3, id_2, id_1, id_1
  );
  wire id_7;
endmodule
