// Seed: 364768186
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input tri id_4,
    input wand id_5
);
  id_7(
      .id_0(1),
      .id_1(id_0),
      .id_2(),
      .id_3(id_3),
      .id_4(1 == (id_1)),
      .id_5(1'h0),
      .id_6(1'b0),
      .id_7(1),
      .id_8(1),
      .id_9(id_4),
      .id_10(1),
      .id_11(id_0),
      .id_12(1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output supply1 id_2,
    output uwire id_3,
    output wand id_4
);
  assign {id_0 == 1, 1'b0, id_0, 1'b0, 1} = 1;
  module_0(
      id_0, id_3, id_0, id_0, id_0, id_0
  );
endmodule
