How to correctly simulate and synthetize
asynchronous logic, which should work in FPGA?
