

================================================================
== Vitis HLS Report for 'sin_or_cos_double_s'
================================================================
* Date:           Wed Apr 10 17:06:55 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.046 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       47|       55|  0.470 us|  0.550 us|   47|   55|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        9|        9|         3|          -|          -|      3|        no|
        |- Loop 2  |        4|        4|         1|          -|          -|      4|        no|
        |- Loop 3  |        2|        9|         2|          -|          -|  1 ~ 4|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 33 
31 --> 32 
32 --> 30 
33 --> 33 34 
34 --> 35 
35 --> 36 34 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.82>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 37 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%out_bits_V_2 = alloca i32 1"   --->   Operation 38 'alloca' 'out_bits_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%out_bits_V_2_1 = alloca i32 1"   --->   Operation 39 'alloca' 'out_bits_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%out_bits_V_2_2 = alloca i32 1"   --->   Operation 40 'alloca' 'out_bits_V_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%t_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %t_in" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 41 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %t_in_read" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 42 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 43 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%din_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 44 'partselect' 'din_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%din_sig_V = trunc i64 %data_V"   --->   Operation 45 'trunc' 'din_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.88ns)   --->   "%closepath = icmp_ult  i11 %din_exp_V, i11 1022"   --->   Operation 46 'icmp' 'closepath' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_18 = trunc i64 %data_V"   --->   Operation 47 'trunc' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.63ns)   --->   "%add_ln214 = add i11 %din_exp_V, i11 1101"   --->   Operation 48 'add' 'add_ln214' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.69ns)   --->   "%addr = select i1 %closepath, i11 74, i11 %add_ln214"   --->   Operation 49 'select' 'addr' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %addr, i32 7, i32 10"   --->   Operation 50 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln668 = zext i4 %tmp"   --->   Operation 51 'zext' 'zext_ln668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%ref_4oPi_table_256_V_addr = getelementptr i256 %ref_4oPi_table_256_V, i64 0, i64 %zext_ln668" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 52 'getelementptr' 'ref_4oPi_table_256_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%table_256_V = load i4 %ref_4oPi_table_256_V_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 53 'load' 'table_256_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i11 %addr"   --->   Operation 54 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln430 = store i2 0, i2 %i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 55 'store' 'store_ln430' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 56 [1/2] (3.25ns)   --->   "%table_256_V = load i4 %ref_4oPi_table_256_V_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 56 'load' 'table_256_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>

State 3 <SV = 2> <Delay = 4.94>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln930 = zext i7 %trunc_ln628"   --->   Operation 57 'zext' 'zext_ln930' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (4.94ns)   --->   "%r_V_18 = shl i256 %table_256_V, i256 %zext_ln930"   --->   Operation 58 'shl' 'r_V_18' <Predicate = true> <Delay = 4.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%Med_V = partselect i170 @_ssdm_op_PartSelect.i170.i256.i32.i32, i256 %r_V_18, i32 86, i32 255"   --->   Operation 59 'partselect' 'Med_V' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_19 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %p_Result_18"   --->   Operation 60 'bitconcatenate' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i53 %p_Result_19"   --->   Operation 61 'zext' 'zext_ln1494' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [5/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 62 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 63 [4/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 63 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 64 [3/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 64 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 65 [2/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 65 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 66 [1/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 66 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%Mx_bits_V = partselect i124 @_ssdm_op_PartSelect.i124.i170.i32.i32, i170 %ret_V_5, i32 43, i32 166"   --->   Operation 67 'partselect' 'Mx_bits_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%k_V = partselect i3 @_ssdm_op_PartSelect.i3.i170.i32.i32, i170 %ret_V_5, i32 167, i32 169"   --->   Operation 68 'partselect' 'k_V' <Predicate = (!closepath)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.04>
ST_9 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i170.i32, i170 %ret_V_5, i32 167" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:259]   --->   Operation 69 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.98ns)   --->   "%k_V_1 = select i1 %closepath, i3 0, i3 %k_V"   --->   Operation 70 'select' 'k_V_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%xor_ln1027 = xor i1 %closepath, i1 1"   --->   Operation 71 'xor' 'xor_ln1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%p_Result_s = and i1 %tmp_3, i1 %xor_ln1027"   --->   Operation 72 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (5.23ns)   --->   "%Mx_bits_V_1 = sub i124 0, i124 %Mx_bits_V"   --->   Operation 73 'sub' 'Mx_bits_V_1' <Predicate = true> <Delay = 5.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (1.80ns) (out node of the LUT)   --->   "%Mx_bits_V_3 = select i1 %p_Result_s, i124 %Mx_bits_V_1, i124 %Mx_bits_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:520]   --->   Operation 74 'select' 'Mx_bits_V_3' <Predicate = true> <Delay = 1.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i61 @_ssdm_op_PartSelect.i61.i124.i32.i32, i124 %Mx_bits_V_3, i32 63, i32 123"   --->   Operation 75 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_20 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i61.i1, i61 %tmp_1, i1 1"   --->   Operation 76 'bitconcatenate' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i62 @llvm.part.select.i62, i62 %p_Result_20, i32 61, i32 0"   --->   Operation 77 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_21 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i1.i62, i1 1, i62 %p_Result_2"   --->   Operation 78 'bitconcatenate' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1204 = sext i63 %p_Result_21"   --->   Operation 79 'sext' 'sext_ln1204' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_s = cttz i64 @llvm.cttz.i64, i64 %sext_ln1204, i1 1"   --->   Operation 80 'cttz' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%Mx_zeros = trunc i64 %tmp_s"   --->   Operation 81 'trunc' 'Mx_zeros' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.89>
ST_10 : Operation 82 [1/1] (1.63ns)   --->   "%Ex_V = add i11 %din_exp_V, i11 1027"   --->   Operation 82 'add' 'Ex_V' <Predicate = (closepath)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%select_ln482 = select i1 %closepath, i11 %Ex_V, i11 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:482]   --->   Operation 83 'select' 'select_ln482' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%zext_ln841 = zext i7 %Mx_zeros"   --->   Operation 84 'zext' 'zext_ln841' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1454 = zext i7 %Mx_zeros"   --->   Operation 85 'zext' 'zext_ln1454' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (4.89ns)   --->   "%r = shl i124 %Mx_bits_V_3, i124 %zext_ln1454"   --->   Operation 86 'shl' 'r' <Predicate = true> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%Mx_V = partselect i63 @_ssdm_op_PartSelect.i63.i124.i32.i32, i124 %r, i32 61, i32 123"   --->   Operation 87 'partselect' 'Mx_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (1.63ns) (out node of the LUT)   --->   "%Ex_V_3 = sub i11 %select_ln482, i11 %zext_ln841"   --->   Operation 88 'sub' 'Ex_V_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %Ex_V_3, i32 10"   --->   Operation 89 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.93>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1535 = sext i11 %Ex_V_3"   --->   Operation 90 'sext' 'sext_ln1535' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (1.63ns)   --->   "%sub_ln1512 = sub i12 0, i12 %sext_ln1535"   --->   Operation 91 'sub' 'sub_ln1512' <Predicate = (isNeg)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sub_ln1512, i12 %sext_ln1535"   --->   Operation 92 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 93 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 94 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node r_V_19)   --->   "%r_V = lshr i63 %Mx_V, i63 %zext_ln1488"   --->   Operation 95 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node r_V_19)   --->   "%r_V_2 = shl i63 %Mx_V, i63 %zext_ln1488"   --->   Operation 96 'shl' 'r_V_2' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (4.59ns) (out node of the LUT)   --->   "%r_V_19 = select i1 %isNeg, i63 %r_V, i63 %r_V_2"   --->   Operation 97 'select' 'r_V_19' <Predicate = true> <Delay = 4.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i63.i32.i32, i63 %r_V_19, i32 56, i32 62"   --->   Operation 98 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%B_V = trunc i63 %r_V_19"   --->   Operation 99 'trunc' 'B_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%B_trunc = partselect i49 @_ssdm_op_PartSelect.i49.i63.i32.i32, i63 %r_V_19, i32 7, i32 55"   --->   Operation 100 'partselect' 'B_trunc' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.66>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i49 %B_trunc"   --->   Operation 101 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [5/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 102 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.66>
ST_13 : Operation 103 [4/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 103 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.66>
ST_14 : Operation 104 [3/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 104 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.66>
ST_15 : Operation 105 [1/1] (2.30ns)   --->   "%cos_basis = mux i1 @_ssdm_op_Mux.ap_auto.8i1.i3, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 0, i3 %k_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 105 'mux' 'cos_basis' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [2/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 106 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (0.97ns)   --->   "%sin_basis = xor i1 %cos_basis, i1 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:29]   --->   Operation 107 'xor' 'sin_basis' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %sin_basis, i7 %tmp_2"   --->   Operation 108 'bitconcatenate' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %p_Result_22"   --->   Operation 109 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K1_V_addr = getelementptr i52 %fourth_order_double_sin_cos_K1_V, i64 0, i64 %zext_ln541"   --->   Operation 110 'getelementptr' 'fourth_order_double_sin_cos_K1_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K1_V_load = load i8 %fourth_order_double_sin_cos_K1_V_addr"   --->   Operation 111 'load' 'fourth_order_double_sin_cos_K1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 52> <Depth = 256> <ROM>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K2_V_addr = getelementptr i44 %fourth_order_double_sin_cos_K2_V, i64 0, i64 %zext_ln541"   --->   Operation 112 'getelementptr' 'fourth_order_double_sin_cos_K2_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K2_V_load = load i8 %fourth_order_double_sin_cos_K2_V_addr"   --->   Operation 113 'load' 'fourth_order_double_sin_cos_K2_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 44> <Depth = 256> <ROM>

State 16 <SV = 15> <Delay = 5.66>
ST_16 : Operation 114 [1/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 114 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%B_squared_V = partselect i49 @_ssdm_op_PartSelect.i49.i98.i32.i32, i98 %r_V_4, i32 49, i32 97"   --->   Operation 115 'partselect' 'B_squared_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K1_V_load = load i8 %fourth_order_double_sin_cos_K1_V_addr"   --->   Operation 116 'load' 'fourth_order_double_sin_cos_K1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 52> <Depth = 256> <ROM>
ST_16 : Operation 117 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K2_V_load = load i8 %fourth_order_double_sin_cos_K2_V_addr"   --->   Operation 117 'load' 'fourth_order_double_sin_cos_K2_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 44> <Depth = 256> <ROM>

State 17 <SV = 16> <Delay = 6.44>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i49 %B_squared_V"   --->   Operation 118 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [5/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 119 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [5/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 120 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i56 %B_V"   --->   Operation 121 'zext' 'zext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i52 %fourth_order_double_sin_cos_K1_V_load"   --->   Operation 122 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [5/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 123 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i49 %B_squared_V"   --->   Operation 124 'zext' 'zext_ln1271_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i44 %fourth_order_double_sin_cos_K2_V_load"   --->   Operation 125 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 126 [5/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 126 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.44>
ST_18 : Operation 127 [4/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 127 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 128 [4/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 128 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 129 [4/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 129 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 130 [4/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 130 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.44>
ST_19 : Operation 131 [3/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 131 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 132 [3/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 132 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 133 [3/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 133 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 134 [3/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 134 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.44>
ST_20 : Operation 135 [2/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 135 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 136 [2/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 136 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K0_V_addr = getelementptr i59 %fourth_order_double_sin_cos_K0_V, i64 0, i64 %zext_ln541"   --->   Operation 137 'getelementptr' 'fourth_order_double_sin_cos_K0_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K0_V_load = load i8 %fourth_order_double_sin_cos_K0_V_addr"   --->   Operation 138 'load' 'fourth_order_double_sin_cos_K0_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 59> <Depth = 256> <ROM>
ST_20 : Operation 139 [2/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 139 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 140 [2/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 140 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K3_V_addr = getelementptr i33 %fourth_order_double_sin_cos_K3_V, i64 0, i64 %zext_ln541"   --->   Operation 141 'getelementptr' 'fourth_order_double_sin_cos_K3_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 142 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K3_V_load = load i8 %fourth_order_double_sin_cos_K3_V_addr"   --->   Operation 142 'load' 'fourth_order_double_sin_cos_K3_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 33> <Depth = 256> <ROM>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K4_V_addr = getelementptr i25 %fourth_order_double_sin_cos_K4_V, i64 0, i64 %zext_ln541"   --->   Operation 143 'getelementptr' 'fourth_order_double_sin_cos_K4_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K4_V_load = load i8 %fourth_order_double_sin_cos_K4_V_addr"   --->   Operation 144 'load' 'fourth_order_double_sin_cos_K4_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>

State 21 <SV = 20> <Delay = 6.44>
ST_21 : Operation 145 [1/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 145 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 146 [1/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 146 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 147 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K0_V_load = load i8 %fourth_order_double_sin_cos_K0_V_addr"   --->   Operation 147 'load' 'fourth_order_double_sin_cos_K0_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 59> <Depth = 256> <ROM>
ST_21 : Operation 148 [1/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 148 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 149 [1/1] (0.00ns)   --->   "%rhs_1 = partselect i56 @_ssdm_op_PartSelect.i56.i108.i32.i32, i108 %r_V_9, i32 52, i32 107"   --->   Operation 149 'partselect' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 150 [1/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 150 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%rhs_2 = partselect i48 @_ssdm_op_PartSelect.i48.i93.i32.i32, i93 %r_V_10, i32 45, i32 92"   --->   Operation 151 'partselect' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i42 @_ssdm_op_PartSelect.i42.i98.i32.i32, i98 %r_V_5, i32 56, i32 97"   --->   Operation 152 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 153 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K3_V_load = load i8 %fourth_order_double_sin_cos_K3_V_addr"   --->   Operation 153 'load' 'fourth_order_double_sin_cos_K3_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 33> <Depth = 256> <ROM>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln1270_1 = partselect i35 @_ssdm_op_PartSelect.i35.i98.i32.i32, i98 %r_V_7, i32 63, i32 97"   --->   Operation 154 'partselect' 'trunc_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 155 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K4_V_load = load i8 %fourth_order_double_sin_cos_K4_V_addr"   --->   Operation 155 'load' 'fourth_order_double_sin_cos_K4_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>

State 22 <SV = 21> <Delay = 6.91>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%t1_V = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i59.i4, i59 %fourth_order_double_sin_cos_K0_V_load, i4 0"   --->   Operation 156 'bitconcatenate' 't1_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i42 %trunc_ln1"   --->   Operation 157 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i33 %fourth_order_double_sin_cos_K3_V_load"   --->   Operation 158 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 159 [2/2] (6.91ns)   --->   "%r_V_11 = mul i75 %zext_ln1270, i75 %zext_ln1273"   --->   Operation 159 'mul' 'r_V_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i35 %trunc_ln1270_1"   --->   Operation 160 'zext' 'zext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i25 %fourth_order_double_sin_cos_K4_V_load"   --->   Operation 161 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 162 [2/2] (6.91ns)   --->   "%r_V_12 = mul i60 %zext_ln1270_1, i60 %zext_ln1273_1"   --->   Operation 162 'mul' 'r_V_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i63 %t1_V"   --->   Operation 163 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i56 %rhs_1"   --->   Operation 164 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_6 = add i64 %sext_ln813, i64 %sext_ln813_1"   --->   Operation 165 'add' 'ret_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i48 %rhs_2"   --->   Operation 166 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%ret_V_7 = add i64 %ret_V_6, i64 %sext_ln1347"   --->   Operation 167 'add' 'ret_V_7' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 168 [1/2] (6.91ns)   --->   "%r_V_11 = mul i75 %zext_ln1270, i75 %zext_ln1273"   --->   Operation 168 'mul' 'r_V_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 169 [1/2] (6.91ns)   --->   "%r_V_12 = mul i60 %zext_ln1270_1, i60 %zext_ln1273_1"   --->   Operation 169 'mul' 'r_V_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "%rhs_4 = partselect i29 @_ssdm_op_PartSelect.i29.i60.i32.i32, i60 %r_V_12, i32 31, i32 59"   --->   Operation 170 'partselect' 'rhs_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i37 @_ssdm_op_PartSelect.i37.i75.i32.i32, i75 %r_V_11, i32 38, i32 74"   --->   Operation 171 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 5.30>
ST_24 : Operation 172 [1/1] (1.41ns)   --->   "%Mx_V_2 = select i1 %cos_basis, i63 9223372036854775807, i63 %Mx_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 172 'select' 'Mx_V_2' <Predicate = true> <Delay = 1.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i37 %trunc_ln2"   --->   Operation 173 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_8 = add i64 %ret_V_7, i64 %zext_ln1347"   --->   Operation 174 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i29 %rhs_4"   --->   Operation 175 'zext' 'zext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%ret_V = add i64 %ret_V_8, i64 %zext_ln1347_1"   --->   Operation 176 'add' 'ret_V' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 6.97>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln1270_2 = zext i63 %Mx_V_2"   --->   Operation 177 'zext' 'zext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i64 %ret_V"   --->   Operation 178 'sext' 'sext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [5/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 179 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.97>
ST_26 : Operation 180 [4/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 180 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.97>
ST_27 : Operation 181 [3/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 181 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.97>
ST_28 : Operation 182 [2/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 182 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.97>
ST_29 : Operation 183 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i59 %fourth_order_double_sin_cos_K0_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:16]   --->   Operation 183 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i52 %fourth_order_double_sin_cos_K1_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:17]   --->   Operation 184 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 185 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i44 %fourth_order_double_sin_cos_K2_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:18]   --->   Operation 185 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 186 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i33 %fourth_order_double_sin_cos_K3_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:19]   --->   Operation 186 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 187 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i25 %fourth_order_double_sin_cos_K4_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:20]   --->   Operation 187 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 188 [1/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 188 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 189 [1/1] (0.00ns)   --->   "%result_V = partselect i63 @_ssdm_op_PartSelect.i63.i126.i32.i32, i126 %r_V_14, i32 63, i32 125"   --->   Operation 189 'partselect' 'result_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln430 = br void %for.inc.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 190 'br' 'br_ln430' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 2.54>
ST_30 : Operation 191 [1/1] (0.00ns)   --->   "%i_2 = load i2 %i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 191 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 192 [1/1] (0.95ns)   --->   "%icmp_ln430 = icmp_eq  i2 %i_2, i2 3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 192 'icmp' 'icmp_ln430' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 193 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 193 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 194 [1/1] (1.56ns)   --->   "%i_5 = add i2 %i_2, i2 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 194 'add' 'i_5' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln430 = br i1 %icmp_ln430, void %for.inc.i.split, void %for.end.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 195 'br' 'br_ln430' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %i_2, i4 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:432]   --->   Operation 196 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln430)> <Delay = 0.00>
ST_30 : Operation 197 [1/1] (1.82ns)   --->   "%sub_ln433 = sub i6 47, i6 %shl_ln" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:433]   --->   Operation 197 'sub' 'sub_ln433' <Predicate = (!icmp_ln430)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 198 [1/1] (1.82ns)   --->   "%sub_ln594 = sub i6 62, i6 %shl_ln"   --->   Operation 198 'sub' 'sub_ln594' <Predicate = (!icmp_ln430)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 199 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 199 'alloca' 'i_1' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_30 : Operation 200 [1/1] (0.00ns)   --->   "%c_3 = alloca i32 1"   --->   Operation 200 'alloca' 'c_3' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_30 : Operation 201 [1/1] (0.00ns)   --->   "%c_3_1 = alloca i32 1"   --->   Operation 201 'alloca' 'c_3_1' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_30 : Operation 202 [1/1] (0.00ns)   --->   "%c_3_2 = alloca i32 1"   --->   Operation 202 'alloca' 'c_3_2' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_30 : Operation 203 [1/1] (0.00ns)   --->   "%c_3_3 = alloca i32 1"   --->   Operation 203 'alloca' 'c_3_3' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_30 : Operation 204 [1/1] (0.69ns)   --->   "%Ex_V_4 = select i1 %cos_basis, i11 0, i11 %Ex_V_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 204 'select' 'Ex_V_4' <Predicate = (icmp_ln430)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i15 @_ssdm_op_PartSelect.i15.i126.i32.i32, i126 %r_V_14, i32 63, i32 77"   --->   Operation 205 'partselect' 'tmp_5' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_30 : Operation 206 [1/1] (0.00ns)   --->   "%p_Result_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_5, i17 65536"   --->   Operation 206 'bitconcatenate' 'p_Result_24' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_30 : Operation 207 [1/1] (1.58ns)   --->   "%store_ln443 = store i3 0, i3 %i_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 207 'store' 'store_ln443' <Predicate = (icmp_ln430)> <Delay = 1.58>
ST_30 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln443 = br void %for.inc43.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 208 'br' 'br_ln443' <Predicate = (icmp_ln430)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 6.42>
ST_31 : Operation 209 [1/1] (1.42ns)   --->   "%icmp_ln594 = icmp_ugt  i6 %sub_ln433, i6 %sub_ln594"   --->   Operation 209 'icmp' 'icmp_ln594' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln594)   --->   "%tmp_6 = partselect i63 @_ssdm_op_PartSelect.i63.i126.i32.i32, i126 %r_V_14, i32 125, i32 63"   --->   Operation 210 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 211 [1/1] (1.82ns)   --->   "%sub_ln594_1 = sub i6 %sub_ln433, i6 %sub_ln594"   --->   Operation 211 'sub' 'sub_ln594_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 212 [1/1] (1.82ns)   --->   "%sub_ln594_2 = sub i6 62, i6 %sub_ln433"   --->   Operation 212 'sub' 'sub_ln594_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 213 [1/1] (1.82ns)   --->   "%sub_ln594_3 = sub i6 %sub_ln594, i6 %sub_ln433"   --->   Operation 213 'sub' 'sub_ln594_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node sub_ln594_4)   --->   "%select_ln594 = select i1 %icmp_ln594, i6 %sub_ln594_1, i6 %sub_ln594_3"   --->   Operation 214 'select' 'select_ln594' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln594)   --->   "%select_ln594_1 = select i1 %icmp_ln594, i63 %tmp_6, i63 %result_V"   --->   Operation 215 'select' 'select_ln594_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln594)   --->   "%select_ln594_2 = select i1 %icmp_ln594, i6 %sub_ln594_2, i6 %sub_ln433"   --->   Operation 216 'select' 'select_ln594_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 217 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln594_4 = sub i6 62, i6 %select_ln594"   --->   Operation 217 'sub' 'sub_ln594_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln594)   --->   "%zext_ln594 = zext i6 %select_ln594_2"   --->   Operation 218 'zext' 'zext_ln594' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 219 [1/1] (4.59ns) (out node of the LUT)   --->   "%lshr_ln594 = lshr i63 %select_ln594_1, i63 %zext_ln594"   --->   Operation 219 'lshr' 'lshr_ln594' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.94>
ST_32 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node p_Result_23)   --->   "%zext_ln594_1 = zext i6 %sub_ln594_4"   --->   Operation 220 'zext' 'zext_ln594_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node p_Result_23)   --->   "%lshr_ln594_1 = lshr i63 9223372036854775807, i63 %zext_ln594_1"   --->   Operation 221 'lshr' 'lshr_ln594_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 222 [1/1] (2.94ns) (out node of the LUT)   --->   "%p_Result_23 = and i63 %lshr_ln594, i63 %lshr_ln594_1"   --->   Operation 222 'and' 'p_Result_23' <Predicate = true> <Delay = 2.94> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i63 %p_Result_23"   --->   Operation 223 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 224 [1/1] (0.00ns)   --->   "%out_bits_V_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln368, i16 32768"   --->   Operation 224 'bitconcatenate' 'out_bits_V_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 225 [1/1] (0.95ns)   --->   "%switch_ln804 = switch i2 %i_2, void %branch2, i2 0, void %for.inc.i.split.for.inc.i.split15_crit_edge, i2 1, void %branch1"   --->   Operation 225 'switch' 'switch_ln804' <Predicate = true> <Delay = 0.95>
ST_32 : Operation 226 [1/1] (0.00ns)   --->   "%store_ln804 = store i32 %out_bits_V_0, i32 %out_bits_V_2_1"   --->   Operation 226 'store' 'store_ln804' <Predicate = (i_2 == 1)> <Delay = 0.00>
ST_32 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln804 = br void %for.inc.i.split15"   --->   Operation 227 'br' 'br_ln804' <Predicate = (i_2 == 1)> <Delay = 0.00>
ST_32 : Operation 228 [1/1] (0.00ns)   --->   "%store_ln804 = store i32 %out_bits_V_0, i32 %out_bits_V_2"   --->   Operation 228 'store' 'store_ln804' <Predicate = (i_2 == 0)> <Delay = 0.00>
ST_32 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln804 = br void %for.inc.i.split15"   --->   Operation 229 'br' 'br_ln804' <Predicate = (i_2 == 0)> <Delay = 0.00>
ST_32 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln804 = store i32 %out_bits_V_0, i32 %out_bits_V_2_2"   --->   Operation 230 'store' 'store_ln804' <Predicate = (i_2 != 0 & i_2 != 1)> <Delay = 0.00>
ST_32 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln804 = br void %for.inc.i.split15"   --->   Operation 231 'br' 'br_ln804' <Predicate = (i_2 != 0 & i_2 != 1)> <Delay = 0.00>
ST_32 : Operation 232 [1/1] (1.58ns)   --->   "%store_ln430 = store i2 %i_5, i2 %i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 232 'store' 'store_ln430' <Predicate = true> <Delay = 1.58>
ST_32 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln430 = br void %for.inc.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 233 'br' 'br_ln430' <Predicate = true> <Delay = 0.00>

State 33 <SV = 30> <Delay = 3.23>
ST_33 : Operation 234 [1/1] (0.00ns)   --->   "%i_4 = load i3 %i_1"   --->   Operation 234 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 235 [1/1] (1.13ns)   --->   "%icmp_ln443 = icmp_eq  i3 %i_4, i3 4" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 235 'icmp' 'icmp_ln443' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 236 [1/1] (0.00ns)   --->   "%empty_65 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 236 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 237 [1/1] (1.65ns)   --->   "%add_ln443 = add i3 %i_4, i3 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 237 'add' 'add_ln443' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln443 = br i1 %icmp_ln443, void %for.inc43.i.split, void %for.end45.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 238 'br' 'br_ln443' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 239 [1/1] (0.00ns)   --->   "%out_bits_V_2_load = load i32 %out_bits_V_2"   --->   Operation 239 'load' 'out_bits_V_2_load' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 240 [1/1] (0.00ns)   --->   "%out_bits_V_2_1_load = load i32 %out_bits_V_2_1"   --->   Operation 240 'load' 'out_bits_V_2_1_load' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 241 [1/1] (0.00ns)   --->   "%out_bits_V_2_2_load = load i32 %out_bits_V_2_2"   --->   Operation 241 'load' 'out_bits_V_2_2_load' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln553 = trunc i3 %i_4"   --->   Operation 242 'trunc' 'trunc_ln553' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 243 [1/1] (1.82ns)   --->   "%p_Val2_10 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %out_bits_V_2_load, i32 %out_bits_V_2_1_load, i32 %out_bits_V_2_2_load, i32 %p_Result_24, i2 %trunc_ln553"   --->   Operation 243 'mux' 'p_Val2_10' <Predicate = (!icmp_ln443)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 244 [1/1] (0.00ns)   --->   "%p_Result_25 = partselect i32 @llvm.part.select.i32, i32 %p_Val2_10, i32 31, i32 0"   --->   Operation 244 'partselect' 'p_Result_25' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 245 [1/1] (0.00ns)   --->   "%c_0 = cttz i32 @llvm.cttz.i32, i32 %p_Result_25, i1 1"   --->   Operation 245 'cttz' 'c_0' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 246 [1/1] (0.95ns)   --->   "%switch_ln444 = switch i2 %trunc_ln553, void %branch7, i2 0, void %for.inc43.i.split.for.inc43.i.split25_crit_edge, i2 1, void %branch5, i2 2, void %branch6" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 246 'switch' 'switch_ln444' <Predicate = (!icmp_ln443)> <Delay = 0.95>
ST_33 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln444 = store i32 %c_0, i32 %c_3_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 247 'store' 'store_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 2)> <Delay = 0.00>
ST_33 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln444 = br void %for.inc43.i.split25" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 248 'br' 'br_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 2)> <Delay = 0.00>
ST_33 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln444 = store i32 %c_0, i32 %c_3_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 249 'store' 'store_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 1)> <Delay = 0.00>
ST_33 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln444 = br void %for.inc43.i.split25" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 250 'br' 'br_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 1)> <Delay = 0.00>
ST_33 : Operation 251 [1/1] (0.00ns)   --->   "%store_ln444 = store i32 %c_0, i32 %c_3_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 251 'store' 'store_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 0)> <Delay = 0.00>
ST_33 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln444 = br void %for.inc43.i.split25" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 252 'br' 'br_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 0)> <Delay = 0.00>
ST_33 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln444 = store i32 %c_0, i32 %c_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 253 'store' 'store_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 3)> <Delay = 0.00>
ST_33 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln444 = br void %for.inc43.i.split25" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 254 'br' 'br_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 3)> <Delay = 0.00>
ST_33 : Operation 255 [1/1] (1.58ns)   --->   "%store_ln443 = store i3 %add_ln443, i3 %i_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 255 'store' 'store_ln443' <Predicate = (!icmp_ln443)> <Delay = 1.58>
ST_33 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln443 = br void %for.inc43.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 256 'br' 'br_ln443' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 257 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 257 'alloca' 'i_3' <Predicate = (icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 258 [1/1] (0.00ns)   --->   "%in_shift_V = alloca i32 1"   --->   Operation 258 'alloca' 'in_shift_V' <Predicate = (icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 259 [1/1] (0.00ns)   --->   "%shift = alloca i32 1"   --->   Operation 259 'alloca' 'shift' <Predicate = (icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i11 %Ex_V_4"   --->   Operation 260 'sext' 'sext_ln186' <Predicate = (icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 261 [1/1] (1.58ns)   --->   "%store_ln450 = store i32 0, i32 %shift" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 261 'store' 'store_ln450' <Predicate = (icmp_ln443)> <Delay = 1.58>
ST_33 : Operation 262 [1/1] (1.58ns)   --->   "%store_ln450 = store i63 %result_V, i63 %in_shift_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 262 'store' 'store_ln450' <Predicate = (icmp_ln443)> <Delay = 1.58>
ST_33 : Operation 263 [1/1] (1.58ns)   --->   "%store_ln450 = store i3 0, i3 %i_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 263 'store' 'store_ln450' <Predicate = (icmp_ln443)> <Delay = 1.58>
ST_33 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln450 = br void %for.body50.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 264 'br' 'br_ln450' <Predicate = (icmp_ln443)> <Delay = 0.00>

State 34 <SV = 31> <Delay = 4.37>
ST_34 : Operation 265 [1/1] (0.00ns)   --->   "%i_6 = load i3 %i_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 265 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 266 [1/1] (0.00ns)   --->   "%in_shift_V_2 = load i63 %in_shift_V"   --->   Operation 266 'load' 'in_shift_V_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 267 [1/1] (0.00ns)   --->   "%shift_2 = load i32 %shift" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 267 'load' 'shift_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 268 [1/1] (1.13ns)   --->   "%icmp_ln450 = icmp_eq  i3 %i_6, i3 4" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 268 'icmp' 'icmp_ln450' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 269 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 2"   --->   Operation 269 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 270 [1/1] (1.65ns)   --->   "%add_ln450 = add i3 %i_6, i3 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 270 'add' 'add_ln450' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 271 [1/1] (1.58ns)   --->   "%br_ln450 = br i1 %icmp_ln450, void %for.body50.i.split, void %for.end62.i_ifconv" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 271 'br' 'br_ln450' <Predicate = true> <Delay = 1.58>
ST_34 : Operation 272 [1/1] (0.00ns)   --->   "%c_3_load = load i32 %c_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 272 'load' 'c_3_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_34 : Operation 273 [1/1] (0.00ns)   --->   "%c_3_1_load = load i32 %c_3_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 273 'load' 'c_3_1_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_34 : Operation 274 [1/1] (0.00ns)   --->   "%c_3_2_load = load i32 %c_3_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 274 'load' 'c_3_2_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_34 : Operation 275 [1/1] (0.00ns)   --->   "%c_3_3_load = load i32 %c_3_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 275 'load' 'c_3_3_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_34 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln451 = trunc i3 %i_6" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 276 'trunc' 'trunc_ln451' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_34 : Operation 277 [1/1] (1.82ns)   --->   "%sh_assign_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %c_3_1_load, i32 %c_3_2_load, i32 %c_3_3_load, i32 %c_3_load, i2 %trunc_ln451" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 277 'mux' 'sh_assign_2' <Predicate = (!icmp_ln450)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 278 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sh_assign_2, i32 31"   --->   Operation 278 'bitselect' 'isNeg_1' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_34 : Operation 279 [1/1] (2.55ns)   --->   "%sub_ln1512_1 = sub i32 0, i32 %sh_assign_2"   --->   Operation 279 'sub' 'sub_ln1512_1' <Predicate = (!icmp_ln450)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 6.88>
ST_35 : Operation 280 [1/1] (2.55ns)   --->   "%shift_3 = add i32 %sh_assign_2, i32 %shift_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 280 'add' 'shift_3' <Predicate = (!icmp_ln450)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 281 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i32 %sub_ln1512_1, i32 %sh_assign_2"   --->   Operation 281 'select' 'ush_1' <Predicate = (!icmp_ln450)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i32 %ush_1"   --->   Operation 282 'zext' 'zext_ln1488_1' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_35 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node r_V_20)   --->   "%r_V_15 = ashr i63 %in_shift_V_2, i63 %zext_ln1488_1"   --->   Operation 283 'ashr' 'r_V_15' <Predicate = (!icmp_ln450 & isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node r_V_20)   --->   "%r_V_16 = shl i63 %in_shift_V_2, i63 %zext_ln1488_1"   --->   Operation 284 'shl' 'r_V_16' <Predicate = (!icmp_ln450 & !isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 285 [1/1] (4.59ns) (out node of the LUT)   --->   "%r_V_20 = select i1 %isNeg_1, i63 %r_V_15, i63 %r_V_16"   --->   Operation 285 'select' 'r_V_20' <Predicate = (!icmp_ln450)> <Delay = 4.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 286 [1/1] (2.47ns)   --->   "%icmp_ln453 = icmp_eq  i32 %sh_assign_2, i32 16" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 286 'icmp' 'icmp_ln453' <Predicate = (!icmp_ln450)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 287 [1/1] (1.58ns)   --->   "%br_ln453 = br i1 %icmp_ln453, void %for.end62.i_ifconv, void %for.inc60.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 287 'br' 'br_ln453' <Predicate = (!icmp_ln450)> <Delay = 1.58>
ST_35 : Operation 288 [1/1] (1.58ns)   --->   "%store_ln450 = store i32 %shift_3, i32 %shift" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 288 'store' 'store_ln450' <Predicate = (!icmp_ln450 & icmp_ln453)> <Delay = 1.58>
ST_35 : Operation 289 [1/1] (1.58ns)   --->   "%store_ln450 = store i63 %r_V_20, i63 %in_shift_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 289 'store' 'store_ln450' <Predicate = (!icmp_ln450 & icmp_ln453)> <Delay = 1.58>
ST_35 : Operation 290 [1/1] (1.58ns)   --->   "%store_ln450 = store i3 %add_ln450, i3 %i_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 290 'store' 'store_ln450' <Predicate = (!icmp_ln450 & icmp_ln453)> <Delay = 1.58>
ST_35 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln450 = br void %for.body50.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 291 'br' 'br_ln450' <Predicate = (!icmp_ln450 & icmp_ln453)> <Delay = 0.00>
ST_35 : Operation 292 [1/1] (2.78ns)   --->   "%icmp_ln1653 = icmp_eq  i63 %result_V, i63 0"   --->   Operation 292 'icmp' 'icmp_ln1653' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 293 [1/1] (0.00ns)   --->   "%p_Result_26 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %p_Result_17, i3 %k_V_1"   --->   Operation 293 'bitconcatenate' 'p_Result_26' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00>
ST_35 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%tmp_8 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 0, i4 %p_Result_26" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 294 'mux' 'tmp_8' <Predicate = (!icmp_ln453 & cos_basis) | (icmp_ln450 & cos_basis)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%tmp_9 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 0, i1 0, i4 %p_Result_26" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 295 'mux' 'tmp_9' <Predicate = (!icmp_ln453 & !cos_basis) | (icmp_ln450 & !cos_basis)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%results_sign_V = select i1 %cos_basis, i1 %tmp_8, i1 %tmp_9" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 296 'select' 'results_sign_V' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 297 [1/1] (1.88ns)   --->   "%icmp_ln1019 = icmp_eq  i11 %din_exp_V, i11 0"   --->   Operation 297 'icmp' 'icmp_ln1019' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 298 [1/1] (2.89ns)   --->   "%icmp_ln1019_1 = icmp_eq  i52 %din_sig_V, i52 0"   --->   Operation 298 'icmp' 'icmp_ln1019_1' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 299 [1/1] (0.97ns)   --->   "%and_ln300 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 299 'and' 'and_ln300' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 300 [1/1] (1.88ns)   --->   "%icmp_ln1019_2 = icmp_eq  i11 %din_exp_V, i11 2047"   --->   Operation 300 'icmp' 'icmp_ln1019_2' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%xor_ln311 = xor i1 %icmp_ln1019_2, i1 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 301 'xor' 'xor_ln311' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%results_sign_V_1 = and i1 %results_sign_V, i1 %xor_ln311" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 302 'and' 'results_sign_V_1' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 303 [1/1] (2.06ns) (out node of the LUT)   --->   "%results_sign_V_2 = select i1 %and_ln300, i1 %p_Result_17, i1 %results_sign_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 303 'select' 'results_sign_V_2' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 2.06> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln300)   --->   "%and_ln300_1 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 304 'and' 'and_ln300_1' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 305 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln300 = xor i1 %and_ln300_1, i1 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 305 'xor' 'xor_ln300' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 306 [1/1] (0.97ns)   --->   "%or_ln300 = or i1 %and_ln300, i1 %icmp_ln1019_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 306 'or' 'or_ln300' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 6.16>
ST_36 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%add_i285_lcssa = phi i32 %shift_2, void %for.body50.i, i32 %shift_3, void %for.body50.i.split"   --->   Operation 307 'phi' 'add_i285_lcssa' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%p_Result_30_in_in = phi i63 %in_shift_V_2, void %for.body50.i, i63 %r_V_20, void %for.body50.i.split"   --->   Operation 308 'phi' 'p_Result_30_in_in' <Predicate = (!or_ln300)> <Delay = 0.00>
ST_36 : Operation 309 [1/1] (1.63ns)   --->   "%add_ln461 = add i12 %sext_ln186, i12 1023" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 309 'add' 'add_ln461' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%sext_ln461 = sext i12 %add_ln461" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 310 'sext' 'sext_ln461' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 311 [1/1] (2.55ns) (out node of the LUT)   --->   "%newexp = sub i32 %sext_ln461, i32 %add_i285_lcssa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 311 'sub' 'newexp' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newexp, i32 31" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:462]   --->   Operation 312 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 313 [1/1] (0.97ns)   --->   "%or_ln462 = or i1 %tmp_10, i1 %icmp_ln1653" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:462]   --->   Operation 313 'or' 'or_ln462' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%phitmp8 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %p_Result_30_in_in, i32 10, i32 61"   --->   Operation 314 'partselect' 'phitmp8' <Predicate = (!or_ln300)> <Delay = 0.00>
ST_36 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%empty_67 = trunc i32 %newexp" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 315 'trunc' 'empty_67' <Predicate = (!or_ln300)> <Delay = 0.00>
ST_36 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln300_2 = select i1 %xor_ln300, i11 2047, i11 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 316 'select' 'select_ln300_2' <Predicate = (or_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln300_1 = select i1 %or_ln462, i11 0, i11 %empty_67" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 317 'select' 'select_ln300_1' <Predicate = (!or_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 318 [1/1] (0.99ns) (out node of the LUT)   --->   "%results_exp_V = select i1 %or_ln300, i11 %select_ln300_2, i11 %select_ln300_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 318 'select' 'results_exp_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%select_ln300_5 = select i1 %xor_ln300, i52 4503599627370495, i52 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 319 'select' 'select_ln300_5' <Predicate = (or_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%select_ln300_3 = select i1 %or_ln462, i52 0, i52 %phitmp8" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 320 'select' 'select_ln300_3' <Predicate = (!or_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 321 [1/1] (0.99ns) (out node of the LUT)   --->   "%results_sig_V = select i1 %or_ln300, i52 %select_ln300_5, i52 %select_ln300_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 321 'select' 'results_sig_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 322 [1/1] (0.00ns)   --->   "%p_Result_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %results_sign_V_2, i11 %results_exp_V, i52 %results_sig_V"   --->   Operation 322 'bitconcatenate' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 323 [1/1] (0.00ns)   --->   "%bitcast_ln526 = bitcast i64 %p_Result_27" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:526]   --->   Operation 323 'bitcast' 'bitcast_ln526' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 324 [1/1] (0.00ns)   --->   "%ret_ln316 = ret i64 %bitcast_ln526" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:316]   --->   Operation 324 'ret' 'ret_ln316' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.83ns
The critical path consists of the following:
	wire read operation ('t_in_read', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488) on port 't_in' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488) [12]  (0 ns)
	'icmp' operation ('closepath') [17]  (1.88 ns)
	'select' operation ('addr') [23]  (0.692 ns)
	'getelementptr' operation ('ref_4oPi_table_256_V_addr', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426) [26]  (0 ns)
	'load' operation ('table_256.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426) on array 'ref_4oPi_table_256_V' [27]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('table_256.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426) on array 'ref_4oPi_table_256_V' [27]  (3.25 ns)

 <State 3>: 4.94ns
The critical path consists of the following:
	'shl' operation ('r.V') [30]  (4.94 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('ret.V') [33]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('ret.V') [33]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('ret.V') [33]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('ret.V') [33]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('ret.V') [33]  (6.98 ns)

 <State 9>: 7.05ns
The critical path consists of the following:
	'sub' operation ('Mx_bits.V') [40]  (5.24 ns)
	'select' operation ('Mx_bits.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:520) [41]  (1.81 ns)

 <State 10>: 4.9ns
The critical path consists of the following:
	'shl' operation ('r') [51]  (4.9 ns)

 <State 11>: 6.93ns
The critical path consists of the following:
	'sub' operation ('sub_ln1512') [56]  (1.64 ns)
	'select' operation ('ush') [57]  (0.697 ns)
	'lshr' operation ('r.V') [60]  (0 ns)
	'select' operation ('r.V') [62]  (4.6 ns)

 <State 12>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [74]  (5.66 ns)

 <State 13>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [74]  (5.66 ns)

 <State 14>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [74]  (5.66 ns)

 <State 15>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [74]  (5.66 ns)

 <State 16>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [74]  (5.66 ns)

 <State 17>: 6.45ns
The critical path consists of the following:
	'mul' operation ('r.V') [89]  (6.45 ns)

 <State 18>: 6.45ns
The critical path consists of the following:
	'mul' operation ('r.V') [89]  (6.45 ns)

 <State 19>: 6.45ns
The critical path consists of the following:
	'mul' operation ('r.V') [89]  (6.45 ns)

 <State 20>: 6.45ns
The critical path consists of the following:
	'mul' operation ('r.V') [89]  (6.45 ns)

 <State 21>: 6.45ns
The critical path consists of the following:
	'mul' operation ('r.V') [89]  (6.45 ns)

 <State 22>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [102]  (6.91 ns)

 <State 23>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [102]  (6.91 ns)

 <State 24>: 5.31ns
The critical path consists of the following:
	'add' operation ('ret.V') [117]  (0 ns)
	'add' operation ('ret.V') [119]  (5.31 ns)

 <State 25>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [122]  (6.98 ns)

 <State 26>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [122]  (6.98 ns)

 <State 27>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [122]  (6.98 ns)

 <State 28>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [122]  (6.98 ns)

 <State 29>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [122]  (6.98 ns)

 <State 30>: 2.55ns
The critical path consists of the following:
	'load' operation ('i', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430) on local variable 'i' [127]  (0 ns)
	'sub' operation ('sub_ln433', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:433) [134]  (1.83 ns)
	blocking operation 0.722 ns on control path)

 <State 31>: 6.42ns
The critical path consists of the following:
	'sub' operation ('sub_ln594_2') [139]  (1.83 ns)
	'select' operation ('select_ln594_2') [143]  (0 ns)
	'lshr' operation ('lshr_ln594') [147]  (4.6 ns)

 <State 32>: 2.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln594_1') [148]  (0 ns)
	'and' operation ('__Result__') [149]  (2.94 ns)
	'store' operation ('store_ln804') of variable 'out_bits.V[0]' on local variable 'out_bits.V[2]' [154]  (0 ns)

 <State 33>: 3.24ns
The critical path consists of the following:
	'load' operation ('i') on local variable 'i' [177]  (0 ns)
	'add' operation ('add_ln443', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443) [180]  (1.65 ns)
	'store' operation ('store_ln443', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443) of variable 'add_ln443', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443 on local variable 'i' [204]  (1.59 ns)

 <State 34>: 4.38ns
The critical path consists of the following:
	'load' operation ('i', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451) on local variable 'i' [216]  (0 ns)
	'mux' operation ('sh', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451) [229]  (1.83 ns)
	'sub' operation ('sub_ln1512_1') [232]  (2.55 ns)

 <State 35>: 6.88ns
The critical path consists of the following:
	'select' operation ('ush') [233]  (0.698 ns)
	'shl' operation ('r.V') [236]  (0 ns)
	'select' operation ('r.V') [237]  (4.6 ns)
	'store' operation ('store_ln450', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450) of variable 'r.V' on local variable 'in_shift.V' [242]  (1.59 ns)

 <State 36>: 6.16ns
The critical path consists of the following:
	'add' operation ('add_ln461', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461) [248]  (1.64 ns)
	'sub' operation ('newexp', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461) [250]  (2.55 ns)
	'or' operation ('or_ln462', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:462) [253]  (0.978 ns)
	'select' operation ('select_ln300_1', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300) [271]  (0 ns)
	'select' operation ('results.exp.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300) [272]  (0.993 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
