*********************************************************************

  Operator    [gopRAM32X2SL6L5Q]
  
  Author    [liujiao]

  Abstract  []

  Revision History:

 ********************************************************************************/
gate
operator gopRAM32X2SL6L5Q
{
    parameter
    (
        bit          INIT[63:0] = 64'h0000_0000_0000_0000,
        string       MODE     = "RAM",   
        string       FFAPP_RS = "SET",
        bit          FFAPP_INIT = 1'b1,
        string       FFAPPMUX_SEL = "YX",
        string       CRPOSTMUX_SEL = "QPX",
        string       RAM_LUT_DIH = "LI",
        string       RAM_LUT_DIL = "LI",
        string       MASK_LUT6 = "TRUE",
        string       RS_MODE = "SYNC",
        string       LRS_POL = "FALSE",
        string       LRS_EN = "FALSE",
        string       LCE_POL = "FALSE",
        string       LCE_EN = "FALSE",
        string       CLK_POL = "FALSE",
        string       RSMUX_SEL = "LOCAL",
        string       CEMUX_SEL = "LOCAL",
        string       GRS_EN = "TRUE",
        string       LATCH_EN = "FALSE",
        string       WCK_SEL = "LOCAL",
        string       RAM_MODE = "LRAM",
        string       RAM32_EN = "TRUE"
        
    );

    port
    (        
        input  RADDR[5:0],
        input  WADDR[5:0],
        input  DIH, 
        input  DIL,
        
        input  WE, 
        input  RS /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input  CE /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input  WCLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input  CECO, 
        input  RSCO,
        output DOH, DOLQ
    );
};

/*****************************************************************************************

  Author    []

  Abstract  [Using gate device devARAM32X2DL6L5Q_S Implement this Gop]

  Revision History:

 *****************************************************************************************/
implementation impl_devARAM32X2DL6L5Q_S of gopRAM32X2SL6L5Q
{
    device devARAM32X2DL6L5Q_S gatedev
        parameter map 
        ( 
            CP_INITA          =>   INIT,
            CP_MODEA          =>   MODE,       
            CP_FFAPP0_RS      =>   FFAPP_RS,    
            CP_FFAPP0_INIT    =>   FFAPP_INIT,   
            CP_FFAPP0MUX_SEL  =>   FFAPPMUX_SEL, 
            CP_CR0POSTMUX_SEL =>   CRPOSTMUX_SEL,
            CP_RAM_LUTA_DIH   =>   RAM_LUT_DIH,  
            CP_RAM_LUTA_DIL   =>   RAM_LUT_DIL,  
            CP_MASK_LUT6A     =>   MASK_LUT6, 
            CP_RS_MODE        =>   RS_MODE,    
            CP_LRS_POL        =>   LRS_POL,   
            CP_LRS_EN         =>   LRS_EN,    
            CP_LCE_POL        =>   LCE_POL,   
            CP_LCE_EN         =>   LCE_EN,    
            CP_CLK_POL        =>   CLK_POL,   
            CP_RSMUX_SEL      =>   RSMUX_SEL, 
            CP_CEMUX_SEL      =>   CEMUX_SEL, 
            CP_GRS_EN         =>   GRS_EN,     
            CP_LATCH_EN       =>   LATCH_EN,
            CP_WCK_SEL        =>   WCK_SEL,   
            CP_RAM_MODE       =>   RAM_MODE,   
            CP_RAM32_EN       =>   RAM32_EN    
            
        )
        port map 
        (                            
            A0       =>   RADDR[0],
            A1       =>   RADDR[1],      
            A2       =>   RADDR[2],      
            A3       =>   RADDR[3],      
            A4       =>   RADDR[4],      
            A5       =>   RADDR[5], 
            D0       =>   WADDR[0],
            D1       =>   WADDR[1],
            D2       =>   WADDR[2],
            D3       =>   WADDR[3],
            D4       =>   WADDR[4],
            D5       =>   WADDR[5],
            M0       =>   DIL,
            AD       =>   DIH,
            WE       =>   WE,
            CE        =>   (CEMUX_SEL == "LOCAL") ? CE : 1'bx,
            CECI      =>   (CEMUX_SEL != "LOCAL") ? CE : 1'bx,
            RS        =>   (RSMUX_SEL == "LOCAL") ? RS : 1'bx,
            RSCI      =>   (RSMUX_SEL != "LOCAL") ? RS : 1'bx,
            CLK       =>   ( WCK_SEL == "LOCAL" ) ? WCLK : 1'bx,
            NEXT_CLK  =>   ( WCK_SEL != "LOCAL" ) ? WCLK : 1'bx,
            CECO      =>   CECO,
            RSCO      =>   RSCO,
            Y0        =>   DOH,
            CR0       =>   DOLQ
        );
}; // end of implementation impl_devARAM32X2DL6L5Q_S of gopRAM32X2SL6L5Q


/*****************************************************************************************

  Author    []

  Abstract  [Using gate device devBRAM32X2DL6L5Q_S Implement this Gop]

  Revision History:

 *****************************************************************************************/
implementation impl_devBRAM32X2DL6L5Q_S of gopRAM32X2SL6L5Q
{
    device devBRAM32X2DL6L5Q_S gatedev
        parameter map 
        ( 
            CP_INITB          =>   INIT,
            CP_MODEB          =>   MODE,       
            CP_FFAPP1_RS      =>   FFAPP_RS,    
            CP_FFAPP1_INIT    =>   FFAPP_INIT,   
            CP_FFAPP1MUX_SEL  =>   FFAPPMUX_SEL, 
            CP_CR1POSTMUX_SEL =>   CRPOSTMUX_SEL,
            CP_RAM_LUTB_DIH   =>   RAM_LUT_DIH,  
            CP_RAM_LUTB_DIL   =>   RAM_LUT_DIL,  
            CP_MASK_LUT6B     =>   MASK_LUT6, 
            CP_RS_MODE        =>   RS_MODE,    
            CP_LRS_POL        =>   LRS_POL,   
            CP_LRS_EN         =>   LRS_EN,    
            CP_LCE_POL        =>   LCE_POL,   
            CP_LCE_EN         =>   LCE_EN,    
            CP_CLK_POL        =>   CLK_POL,   
            CP_RSMUX_SEL      =>   RSMUX_SEL, 
            CP_CEMUX_SEL      =>   CEMUX_SEL, 
            CP_GRS_EN         =>   GRS_EN,     
            CP_LATCH_EN       =>   LATCH_EN,
            CP_WCK_SEL        =>   WCK_SEL,   
            CP_RAM_MODE       =>   RAM_MODE,   
            CP_RAM32_EN       =>   RAM32_EN    
            
        )
        port map 
        (                            
            B0       =>   RADDR[0],
            B1       =>   RADDR[1],      
            B2       =>   RADDR[2],      
            B3       =>   RADDR[3],      
            B4       =>   RADDR[4],      
            B5       =>   RADDR[5],
            D0       =>   WADDR[0],
            D1       =>   WADDR[1],
            D2       =>   WADDR[2],
            D3       =>   WADDR[3],
            D4       =>   WADDR[4],
            D5       =>   WADDR[5],
            M1       =>   DIL,
            BD       =>   DIH,
            WE       =>   WE,
            CE         =>   (CEMUX_SEL == "LOCAL") ? CE : 1'bx,
            CECI       =>   (CEMUX_SEL != "LOCAL") ? CE : 1'bx,
            RS         =>   (RSMUX_SEL == "LOCAL") ? RS : 1'bx,
            RSCI       =>   (RSMUX_SEL != "LOCAL") ? RS : 1'bx,
            CLK        =>   ( WCK_SEL == "LOCAL" ) ? WCLK : 1'bx,
            NEXT_CLK   =>   ( WCK_SEL != "LOCAL" ) ? WCLK : 1'bx,
            CECO       =>   CECO,
            RSCO       =>   RSCO,
            Y1       =>   DOH,
            CR1      =>   DOLQ
        );
}; // end of implementation impl_devBRAM32X2DL6L5Q_S of gopRAM32X2SL6L5Q

/*****************************************************************************************

  Author    []

  Abstract  [Using gate device devCRAM32X2DL6L5Q_S Implement this Gop]

  Revision History:

 *****************************************************************************************/
implementation impl_devCRAM32X2DL6L5Q_S of gopRAM32X2SL6L5Q
{
    device devCRAM32X2DL6L5Q_S gatedev
        parameter map 
        ( 
            CP_INITC          =>   INIT,
            CP_MODEC          =>   MODE,       
            CP_FFAPP2_RS      =>   FFAPP_RS,    
            CP_FFAPP2_INIT    =>   FFAPP_INIT,   
            CP_FFAPP2MUX_SEL  =>   FFAPPMUX_SEL, 
            CP_CR2POSTMUX_SEL =>   CRPOSTMUX_SEL,
            CP_RAM_LUTC_DIH   =>   RAM_LUT_DIH,  
            CP_RAM_LUTC_DIL   =>   RAM_LUT_DIL,  
            CP_MASK_LUT6C     =>   MASK_LUT6, 
            CP_RS_MODE        =>   RS_MODE,    
            CP_LRS_POL        =>   LRS_POL,   
            CP_LRS_EN         =>   LRS_EN,    
            CP_LCE_POL        =>   LCE_POL,   
            CP_LCE_EN         =>   LCE_EN,    
            CP_CLK_POL        =>   CLK_POL,   
            CP_RSMUX_SEL      =>   RSMUX_SEL, 
            CP_CEMUX_SEL      =>   CEMUX_SEL, 
            CP_GRS_EN         =>   GRS_EN,     
            CP_LATCH_EN       =>   LATCH_EN,
            CP_WCK_SEL        =>   WCK_SEL,   
            CP_RAM_MODE       =>   RAM_MODE,   
            CP_RAM32_EN       =>   RAM32_EN    
            
        )
        port map 
        (                            
            C0         =>   RADDR[0],      
            C1         =>   RADDR[1],      
            C2         =>   RADDR[2],      
            C3         =>   RADDR[3],      
            C4         =>   RADDR[4],      
            C5         =>   RADDR[5],
            D0         =>   WADDR[0],
            D1         =>   WADDR[1],
            D2         =>   WADDR[2],
            D3         =>   WADDR[3],
            D4         =>   WADDR[4],
            D5         =>   WADDR[5],
            M2         =>   DIL,
            CD         =>   DIH,
            WE         =>   WE,
            CE         =>   (CEMUX_SEL == "LOCAL") ? CE : 1'bx,
            CECI       =>   (CEMUX_SEL != "LOCAL") ? CE : 1'bx,
            RS         =>   (RSMUX_SEL == "LOCAL") ? RS : 1'bx,
            RSCI       =>   (RSMUX_SEL != "LOCAL") ? RS : 1'bx,
            CLK        =>   ( WCK_SEL == "LOCAL" ) ? WCLK : 1'bx,
            NEXT_CLK   =>   ( WCK_SEL != "LOCAL" ) ? WCLK : 1'bx,
            CECO       =>   CECO,
            RSCO       =>   RSCO,
            Y2         =>   DOH,
            CR2        =>   DOLQ
        );
}; // end of implementation impl_devCRAM32X2DL6L5Q_S of gopRAM32X2SL6L5Q

implementation impl_devDRAM32X2DL6L5Q_S of gopRAM32X2SL6L5Q
{
    device devDRAM32X2SL6L5Q_S gatedev
        parameter map 
        ( 
            CP_INITD          =>   INIT,
            CP_MODED          =>   MODE,       
            CP_FFAPP3_RS      =>   FFAPP_RS,    
            CP_FFAPP3_INIT    =>   FFAPP_INIT,   
            CP_FFAPP3MUX_SEL  =>   FFAPPMUX_SEL, 
            CP_CR3POSTMUX_SEL =>   CRPOSTMUX_SEL,
            //CP_RAM_LUTD_DIH   =>   RAM_LUT_DIH,  
            CP_RAM_LUTD_DIL   =>   RAM_LUT_DIL,  
            CP_MASK_LUT6D     =>   MASK_LUT6, 
            CP_RS_MODE        =>   RS_MODE,    
            CP_LRS_POL        =>   LRS_POL,   
            CP_LRS_EN         =>   LRS_EN,    
            CP_LCE_POL        =>   LCE_POL,   
            CP_LCE_EN         =>   LCE_EN,    
            CP_CLK_POL        =>   CLK_POL,   
            CP_RSMUX_SEL      =>   RSMUX_SEL, 
            CP_CEMUX_SEL      =>   CEMUX_SEL, 
            CP_GRS_EN         =>   GRS_EN,     
            CP_LATCH_EN       =>   LATCH_EN,
            CP_WCK_SEL        =>   WCK_SEL,   
            CP_RAM_MODE       =>   RAM_MODE,   
            CP_RAM32_EN       =>   RAM32_EN    
            
        )
        port map 
        (                            
            D0             => RADDR[0]                                  , 
            D1             => RADDR[1]                                  ,
            D2             => RADDR[2]                                  ,
            D3             => RADDR[3]                                  ,
            D4             => RADDR[4]                                  ,
            D5             => RADDR[5]                                  ,
                                                                         
            WADDR0         => WADDR[0]                                  ,  
            WADDR1         => WADDR[1]                                  ,  
            WADDR2         => WADDR[2]                                  ,  
            WADDR3         => WADDR[3]                                  ,
            WADDR4         => WADDR[4]                                  ,
            WADDR5         => WADDR[5]                                  ,
            M3         =>   DIL,
            DD         =>   DIH,
            WE         =>   WE,
            CE         =>   (CEMUX_SEL == "LOCAL") ? CE : 1'bx,
            CECI       =>   (CEMUX_SEL != "LOCAL") ? CE : 1'bx,
            RS         =>   (RSMUX_SEL == "LOCAL") ? RS : 1'bx,
            RSCI       =>   (RSMUX_SEL != "LOCAL") ? RS : 1'bx,
            CLK        =>   ( WCK_SEL == "LOCAL" ) ? WCLK : 1'bx,
            NEXT_CLK   =>   ( WCK_SEL != "LOCAL" ) ? WCLK : 1'bx,
            CECO       =>   CECO,
            RSCO       =>   RSCO,
            Y3         =>   DOH,
            CR3        =>   DOLQ
        );
}; // end of implementation impl_devDRAM32X2DL6L5Q_S of gopRAM32X2SL6L5Q

