Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec 19 12:18:17 2017
| Host         : DESKTOP-HMCOU6U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uc_system_wrapper_control_sets_placed.rpt
| Design       : uc_system_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   211 |
| Unused register locations in slices containing registers |  1166 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           31 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             161 |           65 |
| Yes          | No                    | No                     |             175 |           79 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1018 |          414 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal            |                                                                                    Enable Signal                                                                                   |                                                        Set/Reset Signal                                                       | Slice Load Count | Bel Load Count |
+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg_CE_cooolgate_en_sig_120                                                                                 | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two_reg_CE_cooolgate_en_sig_137                                               |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/rst_clk_100M/U0/SEQ/bsr_reg_CE_cooolgate_en_sig_130                                                                                                                    | uc_system_i/rst_clk_100M/U0/EXT_LPF/lpf_int                                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg_CE_cooolgate_en_sig_172                                             |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_valid_reg_CE_cooolgate_en_sig_171                                                                   |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_set_reg_CE_cooolgate_en_sig_59                                                  | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                    | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                              |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]_CE_cooolgate_en_sig_175                                                                                    | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                 |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                    | uc_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                       |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                    | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                          |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                    | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]         |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_jump_q_reg_CE_cooolgate_en_sig_128                                                     |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_WVALID_i_reg_CE_cooolgate_en_sig_162                                         |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]_CE_cooolgate_en_sig_118                                                            | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                              |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_first_cycle_reg_CE_cooolgate_en_sig_55                                                               | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                    | uc_system_i/rst_clk_100M/U0/EXT_LPF/lpf_int                                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_LWX_SWX_instr.ex_reservation_reg_CE_cooolgate_en_sig_110                                          |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_load_store_access_reg_CE_cooolgate_en_sig_57                                                        | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg_CE_cooolgate_en_sig_83                                | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                       |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg_CE_cooolgate_en_sig_159                                                                                   | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                             |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/rst_clk_100M/U0/SEQ/pr_reg_CE_cooolgate_en_sig_132                                                                                                                     | uc_system_i/rst_clk_100M/U0/EXT_LPF/lpf_int                                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int_reg_CE_cooolgate_en_sig_133                                                 |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_CE_cooolgate_en_sig_178                               | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_CE_cooolgate_en_sig_177                                                     |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/rst_clk_100M/U0/EXT_LPF/lpf_exr_reg_CE_cooolgate_en_sig_81                                                                                                             |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_CE_cooolgate_en_sig_158                  | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]         |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg_CE_cooolgate_en_sig_106                                                                              | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                 |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]_CE_cooolgate_en_sig_164                  | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]         |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/TC_CORE_I/PWM_FF_I_CE_cooolgate_en_sig_140                                                                                                                | uc_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                          |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg_CE_cooolgate_en_sig_125                               |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_CE_cooolgate_en_sig_167                  | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]         |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[31].Gen_Instr_DFF/Using_FPGA.Native_CE_cooolgate_en_sig_67  | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/last_arb_won_reg_CE_cooolgate_en_sig_89                                           | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_in_progress_reg_CE_cooolgate_en_sig_173                                                        |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                     |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native_CE_cooolgate_en_sig_109  | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_reg_CE_cooolgate_en_sig_111                                             | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/BRAM_Interconnect_0/inst/s1_we_bo_reg[0]_CE_cooolgate_en_sig_77                                                                                                        |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/end_brst_rd_reg_CE_cooolgate_en_sig_92                                                     |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]_CE_cooolgate_en_sig_170                  | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]         |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]_CE_cooolgate_en_sig_75                                                                               | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                          |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_CE_cooolgate_en_sig_100  | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/rst_clk_100M/U0/SEQ/Core_reg_CE_cooolgate_en_sig_129                                                                                                                   | uc_system_i/rst_clk_100M/U0/EXT_LPF/lpf_int                                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                            |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I/Using_FPGA.Native_CE_cooolgate_en_sig_93             | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg_CE_cooolgate_en_sig_136                                                                             | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                             |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_jump_nodelay_reg_CE_cooolgate_en_sig_76                                                              |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_CE_cooolgate_en_sig_80          | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]_CE_cooolgate_en_sig_176                                                                              | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                          |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_clr_ok_reg_CE_cooolgate_en_sig_174                                              | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]_CE_cooolgate_en_sig_180                                                     |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_CE_cooolgate_en_sig_160                  | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]         |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_reg[0]_CE_cooolgate_en_sig_79                            | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int_reg_CE_cooolgate_en_sig_116                                                    | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_jump_hold_reg_CE_cooolgate_en_sig_181                                                                |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_ARVALID_i_reg_CE_cooolgate_en_sig_121                                        |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_is_sleep_reg_CE_cooolgate_en_sig_61                                                             | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/No_Master_Debug_Logic.dbg_stop_instr_fetch_reg_CE_cooolgate_en_sig_127                                                            |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/rst_clk_100M/U0/SEQ/core_dec_reg[1]_CE_cooolgate_en_sig_163                                                                                                            |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg_CE_cooolgate_en_sig_82                                                       |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg_CE_cooolgate_en_sig_101                                | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                       |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg_CE_cooolgate_en_sig_141                                                                        | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                          |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_94                        | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[9].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_27            | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[5].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_23            | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[28].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_16           | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[2].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_18            | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[13].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_8            | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[8].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_26            | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]_CE_cooolgate_en_sig_169                  | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]         |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[24].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_12           | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[25].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_13           | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[7].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_25            | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_15           | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[0].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_4             | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[10].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_5            | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[14].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_9            | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[3].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_21            | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[1].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_11            | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[12].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_7            | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_20           | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[11].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_6            | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_17           | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[4].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_22            | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I/Using_FPGA.Native_CE_cooolgate_en_sig_87             | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_19           | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[26].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_14           | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_CE_cooolgate_en_sig_126                                                                                            | uc_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                        |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[15].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_10           | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]_CE_cooolgate_en_sig_157                  | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]         |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[6].MEM_EX_Result_Inst/Using_FPGA.Native_CE_cooolgate_en_sig_24            | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/rst_clk_100M/U0/SEQ/from_sys_reg_CE_cooolgate_en_sig_131                                                                                                               | uc_system_i/rst_clk_100M/U0/EXT_LPF/lpf_int                                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_CE_cooolgate_en_sig_168                  | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]         |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/BRAM_Interconnect_0/inst/s2_we_bo_reg[0]_CE_cooolgate_en_sig_95                                                                                                        |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mbar_sleep_reg_CE_cooolgate_en_sig_84                                                                |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]_CE_cooolgate_en_sig_138                                                            | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                              |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg_CE_cooolgate_en_sig_90                                              | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                       |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I_CE_cooolgate_en_sig_65                                                                            | uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/end_brst_rd_clr_reg_CE_cooolgate_en_sig_88                                                 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_AWVALID_i_reg_CE_cooolgate_en_sig_122                                        |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one_reg_CE_cooolgate_en_sig_117                                                       |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_BRST_MAX_WO_NARROW.brst_cnt_max_reg_CE_cooolgate_en_sig_103                            |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/Output_Compare_0/inst/overflow_reg_CE_cooolgate_en_sig_58                                                                                                              |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_CE_cooolgate_en_sig_123 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I_CE_cooolgate_en_sig_166                                                                           | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                             |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]_CE_cooolgate_en_sig_107                                                               |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg_CE_cooolgate_en_sig_66                                                                           | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                             |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/disable_b2b_brst_reg_CE_cooolgate_en_sig_72                                                | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_gpr_write_reg_CE_cooolgate_en_sig_69                                                                | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_bvalid_i_reg_CE_cooolgate_en_sig_85                                 | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                       |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel_reg_CE_cooolgate_en_sig_74                         | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Doublet_Access_reg_CE_cooolgate_en_sig_71                                                            | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_missed_fetch_reg_CE_cooolgate_en_sig_179                                                             |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg_CE_cooolgate_en_sig_134                                                                  |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg_CE_cooolgate_en_sig_105                                                                                    | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                             |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]_CE_cooolgate_en_sig_86                                                             | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                              |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I_CE_cooolgate_en_sig_108                                                                           | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/Timer_0/inst/overflow_reg_CE_cooolgate_en_sig_124                                                                                                                      |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]_CE_cooolgate_en_sig_139                                                               |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg_CE_cooolgate_en_sig_119                                                                                 | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg_CE_cooolgate_en_sig_91                                                                            |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[24].TCSR0_FF_I_CE_cooolgate_en_sig_63                                                                            | uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_reg[1]_CE_cooolgate_en_sig_165                                                                                       | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native_CE_cooolgate_en_sig_102  | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/pend_rd_op_reg_CE_cooolgate_en_sig_104                                                     | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg_CE_cooolgate_en_sig_143                                                                                   | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                             |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg_CE_cooolgate_en_sig_156                                                                        | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                          |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg_CE_cooolgate_en_sig_54                                                                                 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                             |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Write_DCache_decode_reg_CE_cooolgate_en_sig_50                                                       |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Write_DCache_decode_reg_CE_cooolgate_en_sig_50                                                       | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_i_reg_CE_cooolgate_en_sig_60                                                               |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_valid_reg_CE_cooolgate_en_sig_161                                                                    |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg_CE_cooolgate_en_sig_135                                                                  |                                                                                                                               |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg_CE_cooolgate_en_sig_142                                                                                | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                             |                1 |              1 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/Timer_0/inst/tconf_reg[0]_CE_cooolgate_en_sig_48                                                                                                                       |                                                                                                                               |                1 |              2 |
|  uc_system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                    | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                   |                1 |              2 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                     | uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                               |                1 |              2 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_reg_CE_cooolgate_en_sig_49                                                    |                                                                                                                               |                1 |              2 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/BRAM_Interconnect_0/inst/s2_addr_bo[1]_i_2_n_0                                                                                                                         |                                                                                                                               |                2 |              2 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_reg_CE_cooolgate_en_sig_28                                                              | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              2 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg_CE_cooolgate_en_sig_53                                                                                      | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                 |                1 |              2 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]_CE_cooolgate_en_sig_52                                                                                             |                                                                                                                               |                1 |              2 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/is_read_reg_CE_cooolgate_en_sig_51                                                                                         | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                   |                1 |              2 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native_CE_cooolgate_en_sig_47          | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              3 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_CE_cooolgate_en_sig_37                                                                       | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                          |                2 |              3 |
|  uc_system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                    | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                 |                1 |              3 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/Output_Compare_0/inst/last_mode_reg[0]_CE_cooolgate_en_sig_41                                                                                                          |                                                                                                                               |                1 |              3 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[28].Using_FDR.MSR_I/Using_FPGA.Native_CE_cooolgate_en_sig_42                  | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              3 |
|  uc_system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                    | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]         |                2 |              3 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rlast_sm_cs_reg[0]_CE_cooolgate_en_sig_43                                   | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                |                1 |              3 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]_CE_cooolgate_en_sig_45                                                                |                                                                                                                               |                2 |              3 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]_CE_cooolgate_en_sig_39                                                                | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                 |                1 |              3 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/BRAM_Interconnect_0/inst/s1_addr_bo[5]_i_1_n_0                                                                                                                         |                                                                                                                               |                1 |              3 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/Using_FPGA.Native_CE_cooolgate_en_sig_46  | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                2 |              3 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/Output_Compare_0/inst/occonf_reg[0]_CE_cooolgate_en_sig_38                                                                                                             |                                                                                                                               |                1 |              3 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_reg[0]_CE_cooolgate_en_sig_44                                                   | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                |                1 |              3 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects_reg[0]_CE_cooolgate_en_sig_3                              | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              3 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]_CE_cooolgate_en_sig_40                                                                                  | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                             |                1 |              3 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                 |                1 |              4 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                   | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                   |                1 |              4 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                              |                                                                                                                               |                2 |              4 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                            | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                          |                1 |              4 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                              | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                |                4 |              4 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/rst_clk_100M/U0/SEQ/seq_cnt_en                                                                                                                                         | uc_system_i/rst_clk_100M/U0/SEQ/SEQ_COUNTER/clear                                                                             |                1 |              6 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                     | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                   |                3 |              7 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                   | uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                               |                2 |              8 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                    | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                2 |              8 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                            | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                  |                6 |              8 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                       |                                                                                                                               |                1 |              8 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                 |                                                                                                                               |                1 |              8 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_reg[0]_CE_cooolgate_en_sig_32                                                     | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                |                5 |              8 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                     | uc_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                          |                3 |              8 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                   | uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                               |                3 |              9 |
|  uc_system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                    | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                       |                3 |              9 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                              | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                             |                2 |             10 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                           | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]_0 |                4 |             10 |
|  uc_system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                    | uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                               |                3 |             12 |
|  uc_system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                    | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                |                8 |             13 |
|  uc_system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                    | uc_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                             |                8 |             14 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/Timer_0/inst/timer_val_bo[15]_i_1_n_0                                                                                                                                  |                                                                                                                               |               13 |             16 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/imm_reg_reg[15][0]                         | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                4 |             16 |
|  uc_system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                    | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[16]   |                3 |             16 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]_CE_cooolgate_en_sig_30                                                                             | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                 |                5 |             16 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/Output_Compare_0/inst/mode                                                                                                                                             | uc_system_i/Output_Compare_0/inst/mode[2]_i_1_n_0                                                                             |                5 |             19 |
|  uc_system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                    | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                 |                6 |             23 |
|  uc_system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                    | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |               18 |             29 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                       | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                       |                6 |             30 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                         | uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                               |                5 |             32 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                    | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                              |                9 |             32 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                  | uc_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                   |               32 |             32 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/Output_Compare_0/inst/ocr[31]_i_2_n_0                                                                                                                                  | uc_system_i/Output_Compare_0/inst/ocr[31]_i_1_n_0                                                                             |                5 |             32 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                              |                                                                                                                               |                6 |             32 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/BRAM_Interconnect_0/inst/s2_addr_bo[1]_i_2_n_0                                                                                                                         | uc_system_i/BRAM_Interconnect_0/inst/s2_addr_bo[1]_i_1_n_0                                                                    |                8 |             32 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/BRAM_Interconnect_0/inst/s1_addr_bo[5]_i_1_n_0                                                                                                                         | uc_system_i/BRAM_Interconnect_0/inst/s1_wrdata_bo[31]_i_1_n_0                                                                 |                7 |             32 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/Timer_0/inst/tmr[31]_i_2_n_0                                                                                                                                           | uc_system_i/Timer_0/inst/tmr[31]_i_1_n_0                                                                                      |                8 |             32 |
|  uc_system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                    | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                     |                7 |             32 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                     | uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                               |               12 |             32 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I_0                                                                                                   | uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                               |                9 |             32 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                          | uc_system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                 |                9 |             32 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                        | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                9 |             32 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_pc_reg[0][0]                                   | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |                9 |             32 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                            | uc_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                               |                5 |             32 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                             |                                                                                                                               |                5 |             33 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                              |                                                                                                                               |                5 |             33 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Using_FPGA.Native_CE_cooolgate_en_sig_1           | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |               26 |             46 |
|  uc_system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                    |                                                                                                                               |               32 |             65 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                            | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |               27 |             72 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/Using_FPGA.Native_0                     |                                                                                                                               |               10 |             75 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[7]                                                                                                    |                                                                                                                               |               16 |            128 |
|  uc_system_i/clk_wiz/inst/clk_out1 | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                           | uc_system_i/microblaze_core/U0/MicroBlaze_Core_I/sync_reset                                                                   |               70 |            179 |
+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                   135 |
| 2      |                     9 |
| 3      |                    15 |
| 4      |                     5 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                     7 |
| 9      |                     2 |
| 10     |                     2 |
| 12     |                     1 |
| 13     |                     1 |
| 14     |                     1 |
| 16+    |                    31 |
+--------+-----------------------+


