// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _DCT_Loop_3_proc1_HH_
#define _DCT_Loop_3_proc1_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct DCT_Loop_3_proc1 : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > Y_din;
    sc_in< sc_logic > Y_full_n;
    sc_out< sc_logic > Y_write;
    sc_in< sc_lv<32> > p_read;
    sc_out< sc_lv<6> > Ymat_address0;
    sc_out< sc_logic > Ymat_ce0;
    sc_in< sc_lv<32> > Ymat_q0;


    // Module declarations
    DCT_Loop_3_proc1(sc_module_name name);
    SC_HAS_PROCESS(DCT_Loop_3_proc1);

    ~DCT_Loop_3_proc1();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_22;
    sc_signal< bool > ap_sig_bdd_45;
    sc_signal< sc_lv<7> > write_idx_1_fu_77_p2;
    sc_signal< sc_lv<7> > write_idx_1_reg_119;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_bdd_55;
    sc_signal< sc_lv<1> > tmp_reg_124;
    sc_signal< sc_lv<1> > exitcond_fu_71_p2;
    sc_signal< sc_lv<7> > write_idx_reg_59;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_bdd_73;
    sc_signal< sc_lv<64> > tmp_10_fu_95_p1;
    sc_signal< sc_lv<6> > tmp_34_fu_91_p1;
    sc_signal< sc_lv<32> > tempval_fu_100_p1;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_st1_fsm_0;
    static const sc_lv<3> ap_ST_st2_fsm_1;
    static const sc_lv<3> ap_ST_st3_fsm_2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<7> ap_const_lv7_41;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Y_din();
    void thread_Y_write();
    void thread_Ymat_address0();
    void thread_Ymat_ce0();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_22();
    void thread_ap_sig_bdd_45();
    void thread_ap_sig_bdd_55();
    void thread_ap_sig_bdd_73();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_exitcond_fu_71_p2();
    void thread_tempval_fu_100_p1();
    void thread_tmp_10_fu_95_p1();
    void thread_tmp_34_fu_91_p1();
    void thread_write_idx_1_fu_77_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
