// Seed: 2178496987
module module_0;
  assign id_1 = 1;
  assign id_1 = 1;
  tri1 id_2;
  reg  id_3;
  always assign id_3 = id_3;
  assign id_1 = 1'b0;
  assign id_2 = 1;
  wire id_4;
  wire id_5;
  assign id_1 = 1;
  wire id_6;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    output wand id_2
);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  id_4(
      .id_0(1),
      .id_1(id_2 == 1),
      .id_2(1),
      .id_3(id_1),
      .id_4(id_1),
      .id_5(1),
      .id_6(1'd0),
      .id_7(1 < id_0),
      .id_8(""),
      .id_9(id_1),
      .id_10(id_2),
      .id_11(id_0 ^ id_2),
      .id_12(1)
  );
  final $display;
endmodule
