

================================================================
== Vivado HLS Report for 'dense_large_rf_gt_ni'
================================================================
* Date:           Tue Mar  2 23:01:07 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.231|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4163|  8771|  4163|  8771|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_product_fu_263  |product  |    4|    4|    4|    4|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+-------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+------+------+----------+-----------+-----------+-------+----------+
        |- InitAccum  |    16|    16|         1|          -|          -|     16|    no    |
        |- ReuseLoop  |  4096|  8704|  16 ~ 34 |          -|          -|    256|    no    |
        | + MultLoop  |    11|    28|        11|          -|          -| 1 ~ 2 |    no    |
        |- Result     |    48|    48|         3|          -|          -|     16|    no    |
        +-------------+------+------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond4)
	3  / (exitcond4)
3 --> 
	4  / (!exitcond)
	14  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!tmp_91)
	12  / (tmp_91)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / (tmp_102) | (tmp_91)
	6  / (!tmp_91 & !tmp_102)
13 --> 
	3  / true
14 --> 
	15  / (!tmp_68)
15 --> 
	16  / true
16 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%acc_V = alloca [16 x i14], align 2" [firmware/nnet_utils/nnet_dense_large.h:126]   --->   Operation 17 'alloca' 'acc_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %.preheader76" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%iacc = phi i5 [ %iacc_1, %0 ], [ 0, %.preheader76.preheader ]"   --->   Operation 19 'phi' 'iacc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.36ns)   --->   "%exitcond4 = icmp eq i5 %iacc, -16" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 20 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.78ns)   --->   "%iacc_1 = add i5 %iacc, 1" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 22 'add' 'iacc_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader74.preheader, label %0" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 24 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = zext i5 %iacc to i64" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 25 'zext' 'tmp' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%acc_V_addr = getelementptr [16 x i14]* %acc_V, i64 0, i64 %tmp" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 26 'getelementptr' 'acc_V_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.32ns)   --->   "store i14 0, i14* %acc_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 27 'store' <Predicate = (!exitcond4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br label %.preheader76" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 28 'br' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader74" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 29 'br' <Predicate = (exitcond4)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%w_index = phi i9 [ %ir, %.loopexit ], [ 0, %.preheader74.preheader ]"   --->   Operation 30 'phi' 'w_index' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%in_index = phi i32 [ %p_s, %.loopexit ], [ 0, %.preheader74.preheader ]" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 31 'phi' 'in_index' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%w_index_cast = zext i9 %w_index to i10" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 32 'zext' 'w_index_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.66ns)   --->   "%exitcond = icmp eq i9 %w_index, -256" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 33 'icmp' 'exitcond' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 34 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.82ns)   --->   "%ir = add i9 %w_index, 1" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 35 'add' 'ir' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %1" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = zext i9 %w_index to i64" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 37 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%outidx6_addr = getelementptr [256 x i3]* @outidx6, i64 0, i64 %tmp_s" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 38 'getelementptr' 'outidx6_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (3.25ns)   --->   "%out_index = load i3* %outidx6_addr, align 1" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 39 'load' 'out_index' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 256> <ROM>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 40 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 41 [1/2] (3.25ns)   --->   "%out_index = load i3* %outidx6_addr, align 1" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 41 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 256> <ROM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_67 = sext i32 %in_index to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 42 'sext' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [32 x i14]* %data_V, i64 0, i64 %tmp_67" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 43 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (2.32ns)   --->   "%data_V_load = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 44 'load' 'data_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 45 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str16)" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 46 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%out_index_cast = zext i3 %out_index to i5" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 47 'zext' 'out_index_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (2.32ns)   --->   "%data_V_load = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 48 'load' 'data_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 49 [1/1] (1.76ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%im = phi i2 [ 0, %1 ], [ %im_1, %7 ]"   --->   Operation 50 'phi' 'im' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%out_index1 = phi i5 [ %out_index_cast, %1 ], [ %out_index_1, %7 ]"   --->   Operation 51 'phi' 'out_index1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%w_index1 = phi i10 [ %w_index_cast, %1 ], [ %w_index_1, %7 ]"   --->   Operation 52 'phi' 'w_index1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %im, i32 1)" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 53 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)"   --->   Operation 54 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.56ns)   --->   "%im_1 = add i2 %im, 1" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 55 'add' 'im_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_91, label %.loopexit, label %_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_92 = trunc i10 %w_index1 to i8" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 57 'trunc' 'tmp_92' <Predicate = (!tmp_91)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_5 = zext i8 %tmp_92 to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 58 'zext' 'tmp_5' <Predicate = (!tmp_91)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%w7_V_addr = getelementptr [256 x i25]* @w7_V, i64 0, i64 %tmp_5" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 59 'getelementptr' 'w7_V_addr' <Predicate = (!tmp_91)> <Delay = 0.00>
ST_6 : Operation 60 [2/2] (3.25ns)   --->   "%w7_V_load = load i25* %w7_V_addr, align 4" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 60 'load' 'w7_V_load' <Predicate = (!tmp_91)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 256> <ROM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 61 [1/2] (3.25ns)   --->   "%w7_V_load = load i25* %w7_V_addr, align 4" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 61 'load' 'w7_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 256> <ROM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_13 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %w_index1, i32 8, i32 9)" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 62 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %w_index1, i32 8)" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 63 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl8 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_13, i1 false)" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 64 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_94 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_93, i4 0)" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 65 'bitconcatenate' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_95 = zext i3 %p_shl8 to i5" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 66 'zext' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.78ns)   --->   "%tmp_96 = sub i5 %tmp_94, %tmp_95" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 67 'sub' 'tmp_96' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.23>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%w7_V_load_cast = sext i25 %w7_V_load to i28" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 68 'sext' 'w7_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_97 = zext i5 %tmp_96 to i28" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 69 'zext' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (4.23ns)   --->   "%tmp_98 = lshr i28 %w7_V_load_cast, %tmp_97" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 70 'lshr' 'tmp_98' <Predicate = true> <Delay = 4.23> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_99 = trunc i28 %tmp_98 to i14" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 71 'trunc' 'tmp_99' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_71 = zext i5 %out_index1 to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 72 'zext' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [2/2] (3.89ns)   --->   "%p_Val2_5 = call fastcc i14 @product(i14 %data_V_load, i14 %tmp_99)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 73 'call' 'p_Val2_5' <Predicate = true> <Delay = 3.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%acc_V_addr_2 = getelementptr [16 x i14]* %acc_V, i64 0, i64 %tmp_71" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 74 'getelementptr' 'acc_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [2/2] (2.32ns)   --->   "%p_Val2_s = load i14* %acc_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 75 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 76 [1/2] (3.65ns)   --->   "%p_Val2_5 = call fastcc i14 @product(i14 %data_V_load, i14 %tmp_99)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 76 'call' 'p_Val2_5' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 77 [1/2] (2.32ns)   --->   "%p_Val2_s = load i14* %acc_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 77 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str17) nounwind" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 78 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %p_Val2_s to i15" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 79 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%rhs_V = sext i14 %p_Val2_5 to i15" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 80 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (1.81ns)   --->   "%ret_V = add nsw i15 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 81 'add' 'ret_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V, i32 14)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 82 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (1.81ns)   --->   "%p_Val2_7 = add i14 %p_Val2_s, %p_Val2_5" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 83 'add' 'p_Val2_7' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (2.32ns)   --->   "store i14 %p_Val2_7, i14* %acc_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 84 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_7, i32 13)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 85 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%tmp_15 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 86 'xor' 'tmp_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow = and i1 %p_Result_13, %tmp_15" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 87 'and' 'overflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp_72 = xor i1 %p_Result_13, true" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 88 'xor' 'tmp_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %tmp_72" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 89 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.97ns)   --->   "%brmerge6 = xor i1 %p_Result_s, %p_Result_13" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 90 'xor' 'brmerge6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %brmerge6, label %3, label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %overflow, label %4, label %5" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 92 'br' <Predicate = (brmerge6)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %underflow, label %6, label %._crit_edge77" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 93 'br' <Predicate = (brmerge6 & !overflow)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.55>
ST_12 : Operation 94 [1/1] (2.32ns)   --->   "store i14 -8192, i14* %acc_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 94 'store' <Predicate = (!tmp_91 & brmerge6 & !overflow & underflow)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "br label %._crit_edge77" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 95 'br' <Predicate = (!tmp_91 & brmerge6 & !overflow & underflow)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 96 'br' <Predicate = (!tmp_91 & brmerge6 & !overflow)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (2.32ns)   --->   "store i14 8191, i14* %acc_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 97 'store' <Predicate = (!tmp_91 & brmerge6 & overflow)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 98 'br' <Predicate = (!tmp_91 & brmerge6 & overflow)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (1.73ns)   --->   "%w_index_1 = add i10 %w_index1, 256" [firmware/nnet_utils/nnet_dense_large.h:162]   --->   Operation 99 'add' 'w_index_1' <Predicate = (!tmp_91)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %w_index_1, i32 9)" [firmware/nnet_utils/nnet_dense_large.h:163]   --->   Operation 100 'bitselect' 'tmp_102' <Predicate = (!tmp_91)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %tmp_102, label %.loopexit, label %7" [firmware/nnet_utils/nnet_dense_large.h:163]   --->   Operation 101 'br' <Predicate = (!tmp_91)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (1.78ns)   --->   "%out_index_1 = add i5 %out_index1, 8" [firmware/nnet_utils/nnet_dense_large.h:164]   --->   Operation 102 'add' 'out_index_1' <Predicate = (!tmp_91 & !tmp_102)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 103 'br' <Predicate = (!tmp_91 & !tmp_102)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (2.55ns)   --->   "%in_index_1 = add nsw i32 %in_index, 1" [firmware/nnet_utils/nnet_dense_large.h:167]   --->   Operation 104 'add' 'in_index_1' <Predicate = (tmp_102) | (tmp_91)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_103 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %in_index_1, i32 5, i32 31)" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 105 'partselect' 'tmp_103' <Predicate = (tmp_102) | (tmp_91)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.15>
ST_13 : Operation 106 [1/1] (2.45ns)   --->   "%icmp = icmp sgt i27 %tmp_103, 0" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 106 'icmp' 'icmp' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (0.69ns)   --->   "%p_s = select i1 %icmp, i32 0, i32 %in_index_1" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 107 'select' 'p_s' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str16, i32 %tmp_1)" [firmware/nnet_utils/nnet_dense_large.h:172]   --->   Operation 108 'specregionend' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader74" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 3> <Delay = 2.32>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%ires = phi i5 [ %ires_1, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 110 'phi' 'ires' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (1.36ns)   --->   "%tmp_68 = icmp eq i5 %ires, -16" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 111 'icmp' 'tmp_68' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 112 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (1.78ns)   --->   "%ires_1 = add i5 %ires, 1" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 113 'add' 'ires_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %tmp_68, label %9, label %8" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_70 = zext i5 %ires to i64" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 115 'zext' 'tmp_70' <Predicate = (!tmp_68)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%acc_V_addr_1 = getelementptr [16 x i14]* %acc_V, i64 0, i64 %tmp_70" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 116 'getelementptr' 'acc_V_addr_1' <Predicate = (!tmp_68)> <Delay = 0.00>
ST_14 : Operation 117 [2/2] (2.32ns)   --->   "%acc_V_load = load i14* %acc_V_addr_1, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 117 'load' 'acc_V_load' <Predicate = (!tmp_68)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_large.h:180]   --->   Operation 118 'ret' <Predicate = (tmp_68)> <Delay = 0.00>

State 15 <SV = 4> <Delay = 2.32>
ST_15 : Operation 119 [1/2] (2.32ns)   --->   "%acc_V_load = load i14* %acc_V_addr_1, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 119 'load' 'acc_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>

State 16 <SV = 5> <Delay = 2.32>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 120 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%res_V_addr = getelementptr [16 x i14]* %res_V, i64 0, i64 %tmp_70" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 121 'getelementptr' 'res_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (2.32ns)   --->   "store i14 %acc_V_load, i14* %res_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 122 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outidx6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w7_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_V          (alloca           ) [ 00111111111111111]
StgValue_18    (br               ) [ 01100000000000000]
iacc           (phi              ) [ 00100000000000000]
exitcond4      (icmp             ) [ 00100000000000000]
empty          (speclooptripcount) [ 00000000000000000]
iacc_1         (add              ) [ 01100000000000000]
StgValue_23    (br               ) [ 00000000000000000]
StgValue_24    (specloopname     ) [ 00000000000000000]
tmp            (zext             ) [ 00000000000000000]
acc_V_addr     (getelementptr    ) [ 00000000000000000]
StgValue_27    (store            ) [ 00000000000000000]
StgValue_28    (br               ) [ 01100000000000000]
StgValue_29    (br               ) [ 00111111111111000]
w_index        (phi              ) [ 00010000000000000]
in_index       (phi              ) [ 00011111111110000]
w_index_cast   (zext             ) [ 00001111111110000]
exitcond       (icmp             ) [ 00011111111111000]
empty_63       (speclooptripcount) [ 00000000000000000]
ir             (add              ) [ 00111111111111000]
StgValue_36    (br               ) [ 00000000000000000]
tmp_s          (zext             ) [ 00000000000000000]
outidx6_addr   (getelementptr    ) [ 00001000000000000]
StgValue_40    (br               ) [ 00011111111111111]
out_index      (load             ) [ 00000100000000000]
tmp_67         (sext             ) [ 00000000000000000]
data_V_addr    (getelementptr    ) [ 00000100000000000]
StgValue_45    (specloopname     ) [ 00000000000000000]
tmp_1          (specregionbegin  ) [ 00000011111111000]
out_index_cast (zext             ) [ 00011111111111000]
data_V_load    (load             ) [ 00000011111110000]
StgValue_49    (br               ) [ 00011111111111000]
im             (phi              ) [ 00000010000000000]
out_index1     (phi              ) [ 00000011111110000]
w_index1       (phi              ) [ 00000011111110000]
tmp_91         (bitselect        ) [ 00011111111111000]
empty_64       (speclooptripcount) [ 00000000000000000]
im_1           (add              ) [ 00011111111111000]
StgValue_56    (br               ) [ 00000000000000000]
tmp_92         (trunc            ) [ 00000000000000000]
tmp_5          (zext             ) [ 00000000000000000]
w7_V_addr      (getelementptr    ) [ 00000001000000000]
w7_V_load      (load             ) [ 00000000100000000]
tmp_13         (partselect       ) [ 00000000000000000]
tmp_93         (bitselect        ) [ 00000000000000000]
p_shl8         (bitconcatenate   ) [ 00000000000000000]
tmp_94         (bitconcatenate   ) [ 00000000000000000]
tmp_95         (zext             ) [ 00000000000000000]
tmp_96         (sub              ) [ 00000000100000000]
w7_V_load_cast (sext             ) [ 00000000000000000]
tmp_97         (zext             ) [ 00000000000000000]
tmp_98         (lshr             ) [ 00000000000000000]
tmp_99         (trunc            ) [ 00000000011000000]
tmp_71         (zext             ) [ 00000000000000000]
acc_V_addr_2   (getelementptr    ) [ 00011110001111000]
p_Val2_5       (call             ) [ 00000000000100000]
p_Val2_s       (load             ) [ 00000000000100000]
StgValue_78    (specloopname     ) [ 00000000000000000]
lhs_V          (sext             ) [ 00000000000000000]
rhs_V          (sext             ) [ 00000000000000000]
ret_V          (add              ) [ 00000000000000000]
p_Result_s     (bitselect        ) [ 00000000000000000]
p_Val2_7       (add              ) [ 00000000000000000]
StgValue_84    (store            ) [ 00000000000000000]
p_Result_13    (bitselect        ) [ 00000000000000000]
tmp_15         (xor              ) [ 00000000000000000]
overflow       (and              ) [ 00011111111111000]
tmp_72         (xor              ) [ 00000000000000000]
underflow      (and              ) [ 00011110000011000]
brmerge6       (xor              ) [ 00011111111111000]
StgValue_91    (br               ) [ 00000000000000000]
StgValue_92    (br               ) [ 00000000000000000]
StgValue_93    (br               ) [ 00000000000000000]
StgValue_94    (store            ) [ 00000000000000000]
StgValue_95    (br               ) [ 00000000000000000]
StgValue_96    (br               ) [ 00000000000000000]
StgValue_97    (store            ) [ 00000000000000000]
StgValue_98    (br               ) [ 00000000000000000]
w_index_1      (add              ) [ 00011111111111000]
tmp_102        (bitselect        ) [ 00011111111111000]
StgValue_101   (br               ) [ 00000000000000000]
out_index_1    (add              ) [ 00011111111111000]
StgValue_103   (br               ) [ 00011111111111000]
in_index_1     (add              ) [ 00000000000001000]
tmp_103        (partselect       ) [ 00000000000001000]
icmp           (icmp             ) [ 00000000000000000]
p_s            (select           ) [ 00111111111111000]
empty_65       (specregionend    ) [ 00000000000000000]
StgValue_109   (br               ) [ 00111111111111000]
ires           (phi              ) [ 00000000000000100]
tmp_68         (icmp             ) [ 00000000000000111]
empty_66       (speclooptripcount) [ 00000000000000000]
ires_1         (add              ) [ 00010000000000111]
StgValue_114   (br               ) [ 00000000000000000]
tmp_70         (zext             ) [ 00000000000000011]
acc_V_addr_1   (getelementptr    ) [ 00000000000000010]
StgValue_118   (ret              ) [ 00000000000000000]
acc_V_load     (load             ) [ 00000000000000001]
StgValue_120   (specloopname     ) [ 00000000000000000]
res_V_addr     (getelementptr    ) [ 00000000000000000]
StgValue_122   (store            ) [ 00000000000000000]
StgValue_123   (br               ) [ 00010000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outidx6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w7_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w7_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="product"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="acc_V_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="acc_V_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="14" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_27/2 p_Val2_s/9 StgValue_84/11 StgValue_94/12 StgValue_97/12 acc_V_load/14 "/>
</bind>
</comp>

<comp id="119" class="1004" name="outidx6_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="9" slack="0"/>
<pin id="123" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx6_addr/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="data_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="14" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_V_load/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="w7_V_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="25" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w7_V_addr/6 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w7_V_load/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="acc_V_addr_2_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr_2/9 "/>
</bind>
</comp>

<comp id="167" class="1004" name="acc_V_addr_1_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="5" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr_1/14 "/>
</bind>
</comp>

<comp id="174" class="1004" name="res_V_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="14" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="2"/>
<pin id="178" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_V_addr/16 "/>
</bind>
</comp>

<comp id="181" class="1004" name="StgValue_122_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="14" slack="1"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_122/16 "/>
</bind>
</comp>

<comp id="187" class="1005" name="iacc_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="1"/>
<pin id="189" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="iacc (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="iacc_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iacc/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="w_index_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="1"/>
<pin id="200" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="w_index (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="w_index_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index/3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="in_index_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="in_index_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index/3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="im_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="1"/>
<pin id="223" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="im (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="im_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="2" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="im/6 "/>
</bind>
</comp>

<comp id="232" class="1005" name="out_index1_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="3"/>
<pin id="234" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="out_index1 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="out_index1_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="5" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_index1/6 "/>
</bind>
</comp>

<comp id="242" class="1005" name="w_index1_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="1"/>
<pin id="244" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w_index1 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="w_index1_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="3"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="10" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index1/6 "/>
</bind>
</comp>

<comp id="252" class="1005" name="ires_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="1"/>
<pin id="254" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ires (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="ires_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ires/14 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_product_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="14" slack="0"/>
<pin id="265" dir="0" index="1" bw="14" slack="4"/>
<pin id="266" dir="0" index="2" bw="14" slack="1"/>
<pin id="267" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_5/9 "/>
</bind>
</comp>

<comp id="269" class="1005" name="reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="14" slack="1"/>
<pin id="271" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s acc_V_load "/>
</bind>
</comp>

<comp id="274" class="1004" name="exitcond4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="iacc_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iacc_1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="w_index_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_index_cast/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="exitcond_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="9" slack="0"/>
<pin id="297" dir="0" index="1" bw="9" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="ir_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ir/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_67_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_67/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="out_index_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="1"/>
<pin id="319" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_index_cast/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_91_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="2" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_91/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="im_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="im_1/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_92_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_92/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_13_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="10" slack="1"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="0" index="3" bw="5" slack="0"/>
<pin id="348" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_93_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="10" slack="1"/>
<pin id="356" dir="0" index="2" bw="5" slack="0"/>
<pin id="357" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_93/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_shl8_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="0" index="1" bw="2" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_94_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_94/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_95_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="3" slack="0"/>
<pin id="379" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_95/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_96_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="0" index="1" bw="3" slack="0"/>
<pin id="384" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_96/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="w7_V_load_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="25" slack="1"/>
<pin id="389" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="w7_V_load_cast/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_97_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="1"/>
<pin id="392" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_97/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_98_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="25" slack="0"/>
<pin id="395" dir="0" index="1" bw="5" slack="0"/>
<pin id="396" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_98/8 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_99_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="28" slack="0"/>
<pin id="401" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_99/8 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_71_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="3"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71/9 "/>
</bind>
</comp>

<comp id="408" class="1004" name="lhs_V_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="14" slack="1"/>
<pin id="410" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/11 "/>
</bind>
</comp>

<comp id="412" class="1004" name="rhs_V_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="14" slack="1"/>
<pin id="414" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/11 "/>
</bind>
</comp>

<comp id="415" class="1004" name="ret_V_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="14" slack="0"/>
<pin id="417" dir="0" index="1" bw="14" slack="0"/>
<pin id="418" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/11 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_Result_s_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="15" slack="0"/>
<pin id="424" dir="0" index="2" bw="5" slack="0"/>
<pin id="425" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_Val2_7_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="14" slack="1"/>
<pin id="431" dir="0" index="1" bw="14" slack="1"/>
<pin id="432" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/11 "/>
</bind>
</comp>

<comp id="435" class="1004" name="p_Result_13_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="14" slack="0"/>
<pin id="438" dir="0" index="2" bw="5" slack="0"/>
<pin id="439" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/11 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_15_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_15/11 "/>
</bind>
</comp>

<comp id="449" class="1004" name="overflow_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/11 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_72_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_72/11 "/>
</bind>
</comp>

<comp id="461" class="1004" name="underflow_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/11 "/>
</bind>
</comp>

<comp id="467" class="1004" name="brmerge6_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge6/11 "/>
</bind>
</comp>

<comp id="473" class="1004" name="w_index_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="10" slack="6"/>
<pin id="475" dir="0" index="1" bw="10" slack="0"/>
<pin id="476" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index_1/12 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_102_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="10" slack="0"/>
<pin id="482" dir="0" index="2" bw="5" slack="0"/>
<pin id="483" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_102/12 "/>
</bind>
</comp>

<comp id="487" class="1004" name="out_index_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="6"/>
<pin id="489" dir="0" index="1" bw="5" slack="0"/>
<pin id="490" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_index_1/12 "/>
</bind>
</comp>

<comp id="493" class="1004" name="in_index_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="9"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index_1/12 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_103_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="27" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="0" index="2" bw="4" slack="0"/>
<pin id="503" dir="0" index="3" bw="6" slack="0"/>
<pin id="504" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_103/12 "/>
</bind>
</comp>

<comp id="509" class="1004" name="icmp_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="27" slack="1"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/13 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_s_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="32" slack="1"/>
<pin id="518" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/13 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_68_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="0" index="1" bw="5" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_68/14 "/>
</bind>
</comp>

<comp id="527" class="1004" name="ires_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ires_1/14 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_70_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70/14 "/>
</bind>
</comp>

<comp id="541" class="1005" name="iacc_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="5" slack="0"/>
<pin id="543" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="iacc_1 "/>
</bind>
</comp>

<comp id="546" class="1005" name="w_index_cast_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="10" slack="3"/>
<pin id="548" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="w_index_cast "/>
</bind>
</comp>

<comp id="554" class="1005" name="ir_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="9" slack="0"/>
<pin id="556" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="ir "/>
</bind>
</comp>

<comp id="559" class="1005" name="outidx6_addr_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="1"/>
<pin id="561" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outidx6_addr "/>
</bind>
</comp>

<comp id="564" class="1005" name="out_index_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="3" slack="1"/>
<pin id="566" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="569" class="1005" name="data_V_addr_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="1"/>
<pin id="571" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="574" class="1005" name="out_index_cast_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="1"/>
<pin id="576" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_index_cast "/>
</bind>
</comp>

<comp id="579" class="1005" name="data_V_load_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="14" slack="4"/>
<pin id="581" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="data_V_load "/>
</bind>
</comp>

<comp id="584" class="1005" name="tmp_91_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="6"/>
<pin id="586" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_91 "/>
</bind>
</comp>

<comp id="588" class="1005" name="im_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="0"/>
<pin id="590" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="im_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="w7_V_addr_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="1"/>
<pin id="595" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w7_V_addr "/>
</bind>
</comp>

<comp id="598" class="1005" name="w7_V_load_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="25" slack="1"/>
<pin id="600" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="w7_V_load "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_96_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="1"/>
<pin id="605" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_96 "/>
</bind>
</comp>

<comp id="608" class="1005" name="tmp_99_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="14" slack="1"/>
<pin id="610" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_99 "/>
</bind>
</comp>

<comp id="613" class="1005" name="acc_V_addr_2_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="1"/>
<pin id="615" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_addr_2 "/>
</bind>
</comp>

<comp id="618" class="1005" name="p_Val2_5_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="14" slack="1"/>
<pin id="620" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="624" class="1005" name="overflow_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="overflow "/>
</bind>
</comp>

<comp id="628" class="1005" name="underflow_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="632" class="1005" name="brmerge6_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge6 "/>
</bind>
</comp>

<comp id="636" class="1005" name="w_index_1_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="10" slack="1"/>
<pin id="638" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w_index_1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="out_index_1_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="1"/>
<pin id="646" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_index_1 "/>
</bind>
</comp>

<comp id="649" class="1005" name="in_index_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="tmp_103_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="27" slack="1"/>
<pin id="656" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103 "/>
</bind>
</comp>

<comp id="659" class="1005" name="p_s_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="667" class="1005" name="ires_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="0"/>
<pin id="669" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ires_1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="tmp_70_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="64" slack="2"/>
<pin id="674" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="677" class="1005" name="acc_V_addr_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="1"/>
<pin id="679" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="158" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="165"><net_src comp="82" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="166"><net_src comp="84" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="167" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="241"><net_src comp="235" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="251"><net_src comp="245" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="112" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="278"><net_src comp="191" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="12" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="191" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="18" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="191" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="294"><net_src comp="202" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="202" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="202" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="202" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="315"><net_src comp="209" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="325"><net_src comp="44" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="225" pin="4"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="46" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="225" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="245" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="349"><net_src comp="52" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="242" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="54" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="56" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="358"><net_src comp="58" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="242" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="54" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="366"><net_src comp="60" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="343" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="62" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="374"><net_src comp="64" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="353" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="66" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="361" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="369" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="232" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="411"><net_src comp="269" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="419"><net_src comp="408" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="72" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="415" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="74" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="433"><net_src comp="269" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="429" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="440"><net_src comp="76" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="78" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="421" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="80" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="435" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="435" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="80" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="421" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="455" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="421" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="435" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="242" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="86" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="484"><net_src comp="58" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="473" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="56" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="491"><net_src comp="232" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="88" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="209" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="46" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="505"><net_src comp="90" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="493" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="92" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="94" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="513"><net_src comp="96" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="509" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="30" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="256" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="12" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="256" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="18" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="256" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="544"><net_src comp="280" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="549"><net_src comp="291" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="557"><net_src comp="301" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="562"><net_src comp="119" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="567"><net_src comp="126" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="572"><net_src comp="132" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="577"><net_src comp="317" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="582"><net_src comp="139" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="587"><net_src comp="320" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="328" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="596"><net_src comp="145" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="601"><net_src comp="152" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="606"><net_src comp="381" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="611"><net_src comp="399" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="616"><net_src comp="158" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="621"><net_src comp="263" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="627"><net_src comp="449" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="461" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="467" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="473" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="647"><net_src comp="487" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="652"><net_src comp="493" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="657"><net_src comp="499" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="662"><net_src comp="514" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="670"><net_src comp="527" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="675"><net_src comp="533" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="680"><net_src comp="167" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="112" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V | {16 }
 - Input state : 
	Port: dense_large_rf_gt_ni : data_V | {4 5 }
	Port: dense_large_rf_gt_ni : outidx6 | {3 4 }
	Port: dense_large_rf_gt_ni : w7_V | {6 7 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		iacc_1 : 1
		StgValue_23 : 2
		tmp : 1
		acc_V_addr : 2
		StgValue_27 : 3
	State 3
		w_index_cast : 1
		exitcond : 1
		ir : 1
		StgValue_36 : 2
		tmp_s : 1
		outidx6_addr : 2
		out_index : 3
	State 4
		data_V_addr : 1
		data_V_load : 2
	State 5
	State 6
		tmp_91 : 1
		im_1 : 1
		StgValue_56 : 2
		tmp_92 : 1
		tmp_5 : 2
		w7_V_addr : 3
		w7_V_load : 4
	State 7
		p_shl8 : 1
		tmp_94 : 1
		tmp_95 : 2
		tmp_96 : 3
	State 8
		tmp_98 : 1
		tmp_99 : 2
	State 9
		acc_V_addr_2 : 1
		p_Val2_s : 2
	State 10
	State 11
		ret_V : 1
		p_Result_s : 2
		StgValue_84 : 1
		p_Result_13 : 1
		tmp_15 : 3
		overflow : 3
		tmp_72 : 2
		underflow : 2
		brmerge6 : 3
		StgValue_91 : 3
		StgValue_92 : 3
		StgValue_93 : 2
	State 12
		tmp_102 : 1
		StgValue_101 : 2
		tmp_103 : 1
	State 13
		p_s : 1
	State 14
		tmp_68 : 1
		ires_1 : 1
		StgValue_114 : 2
		tmp_70 : 1
		acc_V_addr_1 : 2
		acc_V_load : 3
	State 15
	State 16
		StgValue_122 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|---------|
|   call   |   grp_product_fu_263  |    1    |  3.538  |   106   |   131   |
|----------|-----------------------|---------|---------|---------|---------|
|          |     iacc_1_fu_280     |    0    |    0    |    0    |    15   |
|          |       ir_fu_301       |    0    |    0    |    0    |    15   |
|          |      im_1_fu_328      |    0    |    0    |    0    |    10   |
|          |      ret_V_fu_415     |    0    |    0    |    0    |    19   |
|    add   |    p_Val2_7_fu_429    |    0    |    0    |    0    |    19   |
|          |    w_index_1_fu_473   |    0    |    0    |    0    |    14   |
|          |   out_index_1_fu_487  |    0    |    0    |    0    |    15   |
|          |   in_index_1_fu_493   |    0    |    0    |    0    |    39   |
|          |     ires_1_fu_527     |    0    |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|---------|
|   lshr   |     tmp_98_fu_393     |    0    |    0    |    0    |    73   |
|----------|-----------------------|---------|---------|---------|---------|
|          |    exitcond4_fu_274   |    0    |    0    |    0    |    11   |
|   icmp   |    exitcond_fu_295    |    0    |    0    |    0    |    13   |
|          |      icmp_fu_509      |    0    |    0    |    0    |    18   |
|          |     tmp_68_fu_521     |    0    |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|---------|
|  select  |       p_s_fu_514      |    0    |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|---------|
|    sub   |     tmp_96_fu_381     |    0    |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|---------|
|          |     tmp_15_fu_443     |    0    |    0    |    0    |    2    |
|    xor   |     tmp_72_fu_455     |    0    |    0    |    0    |    2    |
|          |    brmerge6_fu_467    |    0    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|---------|
|    and   |    overflow_fu_449    |    0    |    0    |    0    |    2    |
|          |    underflow_fu_461   |    0    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|---------|
|          |       tmp_fu_286      |    0    |    0    |    0    |    0    |
|          |  w_index_cast_fu_291  |    0    |    0    |    0    |    0    |
|          |      tmp_s_fu_307     |    0    |    0    |    0    |    0    |
|          | out_index_cast_fu_317 |    0    |    0    |    0    |    0    |
|   zext   |      tmp_5_fu_338     |    0    |    0    |    0    |    0    |
|          |     tmp_95_fu_377     |    0    |    0    |    0    |    0    |
|          |     tmp_97_fu_390     |    0    |    0    |    0    |    0    |
|          |     tmp_71_fu_403     |    0    |    0    |    0    |    0    |
|          |     tmp_70_fu_533     |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |     tmp_67_fu_312     |    0    |    0    |    0    |    0    |
|   sext   | w7_V_load_cast_fu_387 |    0    |    0    |    0    |    0    |
|          |      lhs_V_fu_408     |    0    |    0    |    0    |    0    |
|          |      rhs_V_fu_412     |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |     tmp_91_fu_320     |    0    |    0    |    0    |    0    |
|          |     tmp_93_fu_353     |    0    |    0    |    0    |    0    |
| bitselect|   p_Result_s_fu_421   |    0    |    0    |    0    |    0    |
|          |   p_Result_13_fu_435  |    0    |    0    |    0    |    0    |
|          |     tmp_102_fu_479    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   trunc  |     tmp_92_fu_334     |    0    |    0    |    0    |    0    |
|          |     tmp_99_fu_399     |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|partselect|     tmp_13_fu_343     |    0    |    0    |    0    |    0    |
|          |     tmp_103_fu_499    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|bitconcatenate|     p_shl8_fu_361     |    0    |    0    |    0    |    0    |
|          |     tmp_94_fu_369     |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   Total  |                       |    1    |  3.538  |   106   |   475   |
|----------|-----------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|acc_V|    0   |   28   |    4   |
+-----+--------+--------+--------+
|Total|    0   |   28   |    4   |
+-----+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| acc_V_addr_1_reg_677 |    4   |
| acc_V_addr_2_reg_613 |    4   |
|   brmerge6_reg_632   |    1   |
|  data_V_addr_reg_569 |    5   |
|  data_V_load_reg_579 |   14   |
|    iacc_1_reg_541    |    5   |
|     iacc_reg_187     |    5   |
|     im_1_reg_588     |    2   |
|      im_reg_221      |    2   |
|  in_index_1_reg_649  |   32   |
|   in_index_reg_209   |   32   |
|      ir_reg_554      |    9   |
|    ires_1_reg_667    |    5   |
|     ires_reg_252     |    5   |
|  out_index1_reg_232  |    5   |
|  out_index_1_reg_644 |    5   |
|out_index_cast_reg_574|    5   |
|   out_index_reg_564  |    3   |
| outidx6_addr_reg_559 |    8   |
|   overflow_reg_624   |    1   |
|   p_Val2_5_reg_618   |   14   |
|      p_s_reg_659     |   32   |
|        reg_269       |   14   |
|    tmp_103_reg_654   |   27   |
|    tmp_70_reg_672    |   64   |
|    tmp_91_reg_584    |    1   |
|    tmp_96_reg_603    |    5   |
|    tmp_99_reg_608    |   14   |
|   underflow_reg_628  |    1   |
|   w7_V_addr_reg_593  |    8   |
|   w7_V_load_reg_598  |   25   |
|   w_index1_reg_242   |   10   |
|   w_index_1_reg_636  |   10   |
| w_index_cast_reg_546 |   10   |
|    w_index_reg_198   |    9   |
+----------------------+--------+
|         Total        |   396  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_112 |  p0  |   5  |   4  |   20   ||    27   |
| grp_access_fu_112 |  p1  |   4  |  14  |   56   ||    9    |
| grp_access_fu_126 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_139 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_152 |  p0  |   2  |   8  |   16   ||    9    |
|  in_index_reg_209 |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   182  || 10.8428 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    3   |   106  |   475  |
|   Memory  |    0   |    -   |    -   |   28   |    4   |
|Multiplexer|    -   |    -   |   10   |    -   |   72   |
|  Register |    -   |    -   |    -   |   396  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   14   |   530  |   551  |
+-----------+--------+--------+--------+--------+--------+
