# Synopsys Constraint Checker(syntax only), version maplat, Build 1498R, built Jul  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Apr 07 15:46:53 2017


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                               Requested     Requested     Clock                                        Clock                   Clock
Clock                               Frequency     Period        Type                                         Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------
System                              1.0 MHz       1000.000      system                                       system_clkgroup         0    
clk_div|clk_track_derived_clock     1.0 MHz       1000.000      derived (from pll1|CLKOS_inferred_clock)     Inferred_clkgroup_1     172  
pll1|CLKOP_inferred_clock           1.0 MHz       1000.000      inferred                                     Inferred_clkgroup_0     241  
pll1|CLKOS_inferred_clock           1.0 MHz       1000.000      inferred                                     Inferred_clkgroup_1     3    
==========================================================================================================================================
