// Seed: 1518269961
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_4 = 1;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1
    , id_5,
    output supply0 id_2,
    output supply1 id_3
);
  always force id_2 = 1'h0;
  assign id_2 = (id_5 ^ 1);
  assign id_2 = id_1;
  always @(negedge 1) begin
    id_2 = id_0;
  end
  id_6(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1), .id_4(id_1), .id_5(1'h0)
  ); module_0(
      id_5, id_5, id_5
  );
endmodule
