// Seed: 1746216254
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input tri id_3,
    input tri id_4
);
  assign id_2 = id_4;
  assign id_2 = id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input uwire id_2,
    input wor id_3,
    output tri id_4,
    input tri id_5,
    output tri0 id_6,
    output tri id_7,
    inout supply1 id_8
);
  assign id_8 = id_8;
  module_0(
      id_3, id_1, id_4, id_8, id_5
  );
  reg id_10;
  always @(posedge id_8 or posedge 1'b0) begin
    id_10 = 1;
    id_10 <= 1'b0;
  end
  xnor (id_4, id_8, id_0, id_2, id_1);
endmodule
