<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Dedicated IO 8 Configuration Register - configuration_dedicated_io_8</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Dedicated IO 8 Configuration Register - configuration_dedicated_io_8</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___g_r_p.html">Component : ALT_PINMUX_DCTD_IO_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to control the electrical behavior and direction of Dedicated IO 8</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x8 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6</a> </td></tr>
<tr>
<td align="left">[12:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr>
<td align="left">[18:17] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr>
<td align="left">[21:19] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RTRIM">Bias trim bits</a> </td></tr>
<tr>
<td align="left">[31:22] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull down drive strength - PD_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3b8e54d684df2c384ba2da696516fd73"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG"></a></p>
<p>Configuration bits for NMOS pull down drive strength.</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad2d58d5d0176505b468f57f81e7a80fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gad2d58d5d0176505b468f57f81e7a80fb">ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad2d58d5d0176505b468f57f81e7a80fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3370d60b3215cf6c28b688bf2dc250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gadb3370d60b3215cf6c28b688bf2dc250">ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gadb3370d60b3215cf6c28b688bf2dc250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8095e1052eced92d4d84bed8eaafc878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga8095e1052eced92d4d84bed8eaafc878">ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga8095e1052eced92d4d84bed8eaafc878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace63b096f9ecf8a7723ab4cf07ea9af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gace63b096f9ecf8a7723ab4cf07ea9af6">ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:gace63b096f9ecf8a7723ab4cf07ea9af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ac85331a838bcce40b2af331a378fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga3ac85331a838bcce40b2af331a378fdf">ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:ga3ac85331a838bcce40b2af331a378fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga445dff53297197ce4db21cc677f64c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga445dff53297197ce4db21cc677f64c52">ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG_RESET</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga445dff53297197ce4db21cc677f64c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca1b413ef126971b578c3b6b1fd07dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga3ca1b413ef126971b578c3b6b1fd07dc">ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga3ca1b413ef126971b578c3b6b1fd07dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad278fc1a29cb4d3b3d83d1ef1f4c0670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gad278fc1a29cb4d3b3d83d1ef1f4c0670">ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:gad278fc1a29cb4d3b3d83d1ef1f4c0670"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NMOS slew rate - PD_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb8df6e4b5342df654cbd1be262d46f4a"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT"></a></p>
<p>Configuration bit for output pull down slew rate control</p>
<p>0 : slow N slew</p>
<p>1 : fast N slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga93ed05b2c714da38058bd4ee0d705dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga93ed05b2c714da38058bd4ee0d705dcf">ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga93ed05b2c714da38058bd4ee0d705dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1d285322ef8e08d8c6d0723a8360c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gad1d285322ef8e08d8c6d0723a8360c20">ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gad1d285322ef8e08d8c6d0723a8360c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ebd49a0ae4cd23668d4db7bf840ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga93ebd49a0ae4cd23668d4db7bf840ea7">ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga93ebd49a0ae4cd23668d4db7bf840ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1141b6a5418df52e9a028a4130b7043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gae1141b6a5418df52e9a028a4130b7043">ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gae1141b6a5418df52e9a028a4130b7043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3f6d01e59df0a6ebf1bb88511e22294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gad3f6d01e59df0a6ebf1bb88511e22294">ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gad3f6d01e59df0a6ebf1bb88511e22294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6b8b3411a56b00c772bfd3d080b968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gadd6b8b3411a56b00c772bfd3d080b968">ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gadd6b8b3411a56b00c772bfd3d080b968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c83e97f6269cfd7081abaf3586b0166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga3c83e97f6269cfd7081abaf3586b0166">ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga3c83e97f6269cfd7081abaf3586b0166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1746853db412e79d68bedaa6b36e561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gaf1746853db412e79d68bedaa6b36e561">ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:gaf1746853db412e79d68bedaa6b36e561"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_7to6 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbdb2084061544c6618adf8eac55028f6"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2b556a3942606507b79fe47cc8db468f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga2b556a3942606507b79fe47cc8db468f">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga2b556a3942606507b79fe47cc8db468f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc6c671a5a903d38e1ede4a209b5237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga6fc6c671a5a903d38e1ede4a209b5237">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga6fc6c671a5a903d38e1ede4a209b5237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e13f433e2fe81f964c49f2ab0db52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga72e13f433e2fe81f964c49f2ab0db52d">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga72e13f433e2fe81f964c49f2ab0db52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb04f19c32ebe79011a98ca6411f75b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga0fb04f19c32ebe79011a98ca6411f75b">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:ga0fb04f19c32ebe79011a98ca6411f75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ffdfcc2469d818593a9c63d37d9ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga23ffdfcc2469d818593a9c63d37d9ad1">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:ga23ffdfcc2469d818593a9c63d37d9ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae43b0abf388d4ae80319810b4735c749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gae43b0abf388d4ae80319810b4735c749">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae43b0abf388d4ae80319810b4735c749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac08048a6b05f91014d0a44c50bc9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gabac08048a6b05f91014d0a44c50bc9e4">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:gabac08048a6b05f91014d0a44c50bc9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcab65261201b8f2cfe5cf4802df6b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gabcab65261201b8f2cfe5cf4802df6b48">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:gabcab65261201b8f2cfe5cf4802df6b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull up drive strength - PU_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3b84f0de670ac0e3e8f08444c46eff20"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG"></a></p>
<p>Configuration bits for PMOS pull up drive strength</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaec167801dcb57f183abde3f23c353037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gaec167801dcb57f183abde3f23c353037">ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaec167801dcb57f183abde3f23c353037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f7d093cba0167a8ceec3d42936afe44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga2f7d093cba0167a8ceec3d42936afe44">ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga2f7d093cba0167a8ceec3d42936afe44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e2835e4e8aa9e81f423e16d457e9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gae1e2835e4e8aa9e81f423e16d457e9bf">ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae1e2835e4e8aa9e81f423e16d457e9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9febb6294e222093b8a2ece82c84e417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga9febb6294e222093b8a2ece82c84e417">ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:ga9febb6294e222093b8a2ece82c84e417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eca07ace1a5488a485383ad8979c955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga2eca07ace1a5488a485383ad8979c955">ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffe0ff</td></tr>
<tr class="separator:ga2eca07ace1a5488a485383ad8979c955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb71467f47cb5d31db91626df9a10b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gadb71467f47cb5d31db91626df9a10b1c">ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gadb71467f47cb5d31db91626df9a10b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc0a0414f2f3d65befa8270823e4714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga5cc0a0414f2f3d65befa8270823e4714">ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga5cc0a0414f2f3d65befa8270823e4714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c46fb5b28c0061d9ad3d182ddd23c42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga5c46fb5b28c0061d9ad3d182ddd23c42">ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td></tr>
<tr class="separator:ga5c46fb5b28c0061d9ad3d182ddd23c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PMOS slew rate - PU_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9ec0edc056536038400936631550e1fe"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT"></a></p>
<p>Configuration bit for output pull up slew rate control</p>
<p>0 : slow P slew</p>
<p>1 : fast P slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac250393c33a0de87a1f34fd3c26b385d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gac250393c33a0de87a1f34fd3c26b385d">ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gac250393c33a0de87a1f34fd3c26b385d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b4e9d9abb821665e9875f06d166996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gaf3b4e9d9abb821665e9875f06d166996">ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaf3b4e9d9abb821665e9875f06d166996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2705d3dc6cea36c53af75004c6637b61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga2705d3dc6cea36c53af75004c6637b61">ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2705d3dc6cea36c53af75004c6637b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4cf47379c7588dde1a02c57a5f0221c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gab4cf47379c7588dde1a02c57a5f0221c">ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:gab4cf47379c7588dde1a02c57a5f0221c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a8d2c7a282dc9fdf02c0bed18ee31a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gad7a8d2c7a282dc9fdf02c0bed18ee31a">ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:gad7a8d2c7a282dc9fdf02c0bed18ee31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483d870eff70166e4ae8e61b1e794630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga483d870eff70166e4ae8e61b1e794630">ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga483d870eff70166e4ae8e61b1e794630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga141abd70b537374fa6e60ed4047bed9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga141abd70b537374fa6e60ed4047bed9a">ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga141abd70b537374fa6e60ed4047bed9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73db3bb187e9ebae220462195563b6a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga73db3bb187e9ebae220462195563b6a6">ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:ga73db3bb187e9ebae220462195563b6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_15to14 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdcfd7059ae405615d1ae397bd4bcd7e0"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gadff32a507c094366052501d6c4b7391f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gadff32a507c094366052501d6c4b7391f">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gadff32a507c094366052501d6c4b7391f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c524df4125af917258a2f2faf047964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga2c524df4125af917258a2f2faf047964">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga2c524df4125af917258a2f2faf047964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc56816e76e99e44a86b8ce71a1f7e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gaccc56816e76e99e44a86b8ce71a1f7e1">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaccc56816e76e99e44a86b8ce71a1f7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga711f9dd15ea7e80df0d3ac714871d406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga711f9dd15ea7e80df0d3ac714871d406">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:ga711f9dd15ea7e80df0d3ac714871d406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0870a71725711f04726161c2150d1368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga0870a71725711f04726161c2150d1368">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:ga0870a71725711f04726161c2150d1368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c958d7dc7cd863af61c8601a3cab5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga94c958d7dc7cd863af61c8601a3cab5f">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga94c958d7dc7cd863af61c8601a3cab5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae66bad71c8160d7c00b327757fc611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gafae66bad71c8160d7c00b327757fc611">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:gafae66bad71c8160d7c00b327757fc611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c63323b72a86c8b954826dc16fc8a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga3c63323b72a86c8b954826dc16fc8a05">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:ga3c63323b72a86c8b954826dc16fc8a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Weak pull up signal - WK_PU_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp03528390582d9155f5c0d497174be393"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN"></a></p>
<p>Configuration bit for weak pull up enable</p>
<p>0 : weak pull up disable</p>
<p>1 : weak pull up enable</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6034af3cb8a7cfb0e4c10c7164bc2591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga6034af3cb8a7cfb0e4c10c7164bc2591">ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga6034af3cb8a7cfb0e4c10c7164bc2591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac694ed904e898e8cf4b137703ab6ed99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gac694ed904e898e8cf4b137703ab6ed99">ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gac694ed904e898e8cf4b137703ab6ed99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa654f1641f0b9f05d2dbec2827db3c60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gaa654f1641f0b9f05d2dbec2827db3c60">ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa654f1641f0b9f05d2dbec2827db3c60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0ac4752d5d58041b4431c59eb92136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga1d0ac4752d5d58041b4431c59eb92136">ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga1d0ac4752d5d58041b4431c59eb92136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af4e6c20657a16135cc3f70ff169b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga9af4e6c20657a16135cc3f70ff169b14">ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:ga9af4e6c20657a16135cc3f70ff169b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3f27a6f859ec56d233bda21fbe1ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gadf3f27a6f859ec56d233bda21fbe1ee4">ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gadf3f27a6f859ec56d233bda21fbe1ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06821b9cb1baa24859a23041276e430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gad06821b9cb1baa24859a23041276e430">ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:gad06821b9cb1baa24859a23041276e430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad992bf3e257e9ca44ab91aca2038350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gaad992bf3e257e9ca44ab91aca2038350">ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:gaad992bf3e257e9ca44ab91aca2038350"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LVTTL input buffer enable signal - INPUT_BUF_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp45f1658441019d10826b9f0f963e15ac"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN"></a></p>
<p>Configuration bits for LVTTL input buffer enable</p>
<p>00 : disable</p>
<p>01 : 1.8V TTL</p>
<p>10 : 2.5V/3.0V TTL</p>
<p>11 : 1.8V TTL</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga960c26b9a5da61d0603b3ea0ac623210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga960c26b9a5da61d0603b3ea0ac623210">ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga960c26b9a5da61d0603b3ea0ac623210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40de37606e20ab9a7a2e51fa33d3a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gaf40de37606e20ab9a7a2e51fa33d3a5d">ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gaf40de37606e20ab9a7a2e51fa33d3a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab321380b18ebd2eec9361de2e8cf4b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gab321380b18ebd2eec9361de2e8cf4b5a">ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gab321380b18ebd2eec9361de2e8cf4b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf31c371afd0af570d977d0c3c62a857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gaaf31c371afd0af570d977d0c3c62a857">ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN_SET_MSK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:gaaf31c371afd0af570d977d0c3c62a857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e0159c9ffd5181439e307b1c34cb388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga4e0159c9ffd5181439e307b1c34cb388">ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN_CLR_MSK</a>&#160;&#160;&#160;0xfff9ffff</td></tr>
<tr class="separator:ga4e0159c9ffd5181439e307b1c34cb388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f6fe6209803e6991ec6ffbb00e98ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gae3f6fe6209803e6991ec6ffbb00e98ed">ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gae3f6fe6209803e6991ec6ffbb00e98ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55dbde186e4b28c358b00b2824c047dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga55dbde186e4b28c358b00b2824c047dc">ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td></tr>
<tr class="separator:ga55dbde186e4b28c358b00b2824c047dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga060fe6195cfe5d0dbacdac4b0d99ee67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga060fe6195cfe5d0dbacdac4b0d99ee67">ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td></tr>
<tr class="separator:ga060fe6195cfe5d0dbacdac4b0d99ee67"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Bias trim bits - RTRIM </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp37246fc913f88e89b2b4aa5a3750672f"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_8_RTRIM"></a></p>
<p>Configuration bits for bias trim</p>
<p>000 : disable</p>
<p>001 : default</p>
<p>010 : trim low</p>
<p>100 : trim high</p>
<p>others : invalid/reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5c379f89043698b69acc22d29e515375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga5c379f89043698b69acc22d29e515375">ALT_PINMUX_DCTD_IO_CFG_8_RTRIM_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga5c379f89043698b69acc22d29e515375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3201f3fc4e60465557b9c22a5226cd8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga3201f3fc4e60465557b9c22a5226cd8e">ALT_PINMUX_DCTD_IO_CFG_8_RTRIM_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga3201f3fc4e60465557b9c22a5226cd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e4ecd99c0565736e299cb968522162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gaf8e4ecd99c0565736e299cb968522162">ALT_PINMUX_DCTD_IO_CFG_8_RTRIM_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaf8e4ecd99c0565736e299cb968522162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae182f009a1571168c370d283b07daacc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gae182f009a1571168c370d283b07daacc">ALT_PINMUX_DCTD_IO_CFG_8_RTRIM_SET_MSK</a>&#160;&#160;&#160;0x00380000</td></tr>
<tr class="separator:gae182f009a1571168c370d283b07daacc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835078c12863b6269abf9d85932daaae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga835078c12863b6269abf9d85932daaae">ALT_PINMUX_DCTD_IO_CFG_8_RTRIM_CLR_MSK</a>&#160;&#160;&#160;0xffc7ffff</td></tr>
<tr class="separator:ga835078c12863b6269abf9d85932daaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10931b21ab42f972ae899ef7b86dd3bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga10931b21ab42f972ae899ef7b86dd3bc">ALT_PINMUX_DCTD_IO_CFG_8_RTRIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga10931b21ab42f972ae899ef7b86dd3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e8a63da18b7e96f701012399293256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gaa6e8a63da18b7e96f701012399293256">ALT_PINMUX_DCTD_IO_CFG_8_RTRIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td></tr>
<tr class="separator:gaa6e8a63da18b7e96f701012399293256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec24482b964d9a2ac4a1c925bfd2591c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gaec24482b964d9a2ac4a1c925bfd2591c">ALT_PINMUX_DCTD_IO_CFG_8_RTRIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td></tr>
<tr class="separator:gaec24482b964d9a2ac4a1c925bfd2591c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_31to22 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1c4ab96152b78bdcb836692e489e52d8"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0aab8210f2bacd85c50995eddd135bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga0aab8210f2bacd85c50995eddd135bf9">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22_LSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga0aab8210f2bacd85c50995eddd135bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe7a144f3a4355a139fe3c5d2ac86568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gafe7a144f3a4355a139fe3c5d2ac86568">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gafe7a144f3a4355a139fe3c5d2ac86568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4ff1a59a05b7a35da8913907cff80f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gae4ff1a59a05b7a35da8913907cff80f6">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gae4ff1a59a05b7a35da8913907cff80f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33c342ba64295cda419d2771e6d59eb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga33c342ba64295cda419d2771e6d59eb6">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22_SET_MSK</a>&#160;&#160;&#160;0xffc00000</td></tr>
<tr class="separator:ga33c342ba64295cda419d2771e6d59eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5e8f26d5d37b60b1b68e6f69c1e18a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gaed5e8f26d5d37b60b1b68e6f69c1e18a">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22_CLR_MSK</a>&#160;&#160;&#160;0x003fffff</td></tr>
<tr class="separator:gaed5e8f26d5d37b60b1b68e6f69c1e18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1881b1a5bed9ccc41806334ec5d1571c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga1881b1a5bed9ccc41806334ec5d1571c">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1881b1a5bed9ccc41806334ec5d1571c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb467dc9787c9a229044dc45353b5f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#gaeb467dc9787c9a229044dc45353b5f1e">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td></tr>
<tr class="separator:gaeb467dc9787c9a229044dc45353b5f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga581ad075260f70b62b3dbf5489547312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga581ad075260f70b62b3dbf5489547312">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td></tr>
<tr class="separator:ga581ad075260f70b62b3dbf5489547312"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8__s">ALT_PINMUX_DCTD_IO_CFG_8_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5cc1240eb4c97324a6d3689ebb97d55e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga5cc1240eb4c97324a6d3689ebb97d55e">ALT_PINMUX_DCTD_IO_CFG_8_RESET</a>&#160;&#160;&#160;0x000d0008</td></tr>
<tr class="separator:ga5cc1240eb4c97324a6d3689ebb97d55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606078d4bd8803c217bc727109174c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga606078d4bd8803c217bc727109174c1d">ALT_PINMUX_DCTD_IO_CFG_8_OFST</a>&#160;&#160;&#160;0x120</td></tr>
<tr class="separator:ga606078d4bd8803c217bc727109174c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga0a1713a7f45b1b87aaa5f1f4445d148f"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8__s">ALT_PINMUX_DCTD_IO_CFG_8_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga0a1713a7f45b1b87aaa5f1f4445d148f">ALT_PINMUX_DCTD_IO_CFG_8_t</a></td></tr>
<tr class="separator:ga0a1713a7f45b1b87aaa5f1f4445d148f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8__s" id="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_DCTD_IO_CFG_8_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html">ALT_PINMUX_DCTD_IO_CFG_8</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acc9eb61855059b92b87095bb960e5049"></a>uint32_t</td>
<td class="fieldname">
PD_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae430e9e7e7b4b84f9ebbd8f2a44edd59"></a>uint32_t</td>
<td class="fieldname">
PD_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0c7948df4790a9dd36cfcec536141f21"></a>const uint32_t</td>
<td class="fieldname">
Reserved_7to6: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9790ee4c9eacfd73fc269b33aefa0e09"></a>uint32_t</td>
<td class="fieldname">
PU_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8a4ee0f92f020d567a5806c3ef84128b"></a>uint32_t</td>
<td class="fieldname">
PU_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaa85b6ebb7ec3cf1502dc04e362d59d0"></a>const uint32_t</td>
<td class="fieldname">
Reserved_15to14: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af6ef9fa17254569f1aee13d34cc36b10"></a>uint32_t</td>
<td class="fieldname">
WK_PU_EN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0ce722d0aed352f4fa4c0dc355bd7041"></a>uint32_t</td>
<td class="fieldname">
INPUT_BUF_EN: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1e9abc029e03e1bd0e3abbac4e4ea7a5"></a>uint32_t</td>
<td class="fieldname">
RTRIM: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RTRIM">Bias trim bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aee1859dff14e8bc3763292b9922f875f"></a>const uint32_t</td>
<td class="fieldname">
Reserved_31to22: 10</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gad2d58d5d0176505b468f57f81e7a80fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadb3370d60b3215cf6c28b688bf2dc250"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8095e1052eced92d4d84bed8eaafc878"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gace63b096f9ecf8a7723ab4cf07ea9af6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3ac85331a838bcce40b2af331a378fdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga445dff53297197ce4db21cc677f64c52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG_RESET&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3ca1b413ef126971b578c3b6b1fd07dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad278fc1a29cb4d3b3d83d1ef1f4c0670"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_8_PD_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga93ed05b2c714da38058bd4ee0d705dcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad1d285322ef8e08d8c6d0723a8360c20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga93ebd49a0ae4cd23668d4db7bf840ea7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae1141b6a5418df52e9a028a4130b7043"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad3f6d01e59df0a6ebf1bb88511e22294"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadd6b8b3411a56b00c772bfd3d080b968"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3c83e97f6269cfd7081abaf3586b0166"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf1746853db412e79d68bedaa6b36e561"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_8_PD_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2b556a3942606507b79fe47cc8db468f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6fc6c671a5a903d38e1ede4a209b5237"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga72e13f433e2fe81f964c49f2ab0db52d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0fb04f19c32ebe79011a98ca6411f75b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga23ffdfcc2469d818593a9c63d37d9ad1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae43b0abf388d4ae80319810b4735c749"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabac08048a6b05f91014d0a44c50bc9e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gabcab65261201b8f2cfe5cf4802df6b48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_7TO6</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaec167801dcb57f183abde3f23c353037"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2f7d093cba0167a8ceec3d42936afe44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae1e2835e4e8aa9e81f423e16d457e9bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9febb6294e222093b8a2ece82c84e417"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG_SET_MSK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2eca07ace1a5488a485383ad8979c955"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffe0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadb71467f47cb5d31db91626df9a10b1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5cc0a0414f2f3d65befa8270823e4714"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5c46fb5b28c0061d9ad3d182ddd23c42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_8_PU_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac250393c33a0de87a1f34fd3c26b385d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf3b4e9d9abb821665e9875f06d166996"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2705d3dc6cea36c53af75004c6637b61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab4cf47379c7588dde1a02c57a5f0221c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad7a8d2c7a282dc9fdf02c0bed18ee31a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga483d870eff70166e4ae8e61b1e794630"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga141abd70b537374fa6e60ed4047bed9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga73db3bb187e9ebae220462195563b6a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_8_PU_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gadff32a507c094366052501d6c4b7391f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2c524df4125af917258a2f2faf047964"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaccc56816e76e99e44a86b8ce71a1f7e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga711f9dd15ea7e80df0d3ac714871d406"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0870a71725711f04726161c2150d1368"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga94c958d7dc7cd863af61c8601a3cab5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafae66bad71c8160d7c00b327757fc611"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3c63323b72a86c8b954826dc16fc8a05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_15TO14</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6034af3cb8a7cfb0e4c10c7164bc2591"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac694ed904e898e8cf4b137703ab6ed99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa654f1641f0b9f05d2dbec2827db3c60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1d0ac4752d5d58041b4431c59eb92136"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9af4e6c20657a16135cc3f70ff169b14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadf3f27a6f859ec56d233bda21fbe1ee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad06821b9cb1baa24859a23041276e430"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaad992bf3e257e9ca44ab91aca2038350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_8_WK_PU_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga960c26b9a5da61d0603b3ea0ac623210"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf40de37606e20ab9a7a2e51fa33d3a5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab321380b18ebd2eec9361de2e8cf4b5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaf31c371afd0af570d977d0c3c62a857"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN_SET_MSK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4e0159c9ffd5181439e307b1c34cb388"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN_CLR_MSK&#160;&#160;&#160;0xfff9ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae3f6fe6209803e6991ec6ffbb00e98ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga55dbde186e4b28c358b00b2824c047dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga060fe6195cfe5d0dbacdac4b0d99ee67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_8_INPUT_BUF_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5c379f89043698b69acc22d29e515375"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RTRIM_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RTRIM">ALT_PINMUX_DCTD_IO_CFG_8_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3201f3fc4e60465557b9c22a5226cd8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RTRIM_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RTRIM">ALT_PINMUX_DCTD_IO_CFG_8_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf8e4ecd99c0565736e299cb968522162"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RTRIM_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RTRIM">ALT_PINMUX_DCTD_IO_CFG_8_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae182f009a1571168c370d283b07daacc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RTRIM_SET_MSK&#160;&#160;&#160;0x00380000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RTRIM">ALT_PINMUX_DCTD_IO_CFG_8_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga835078c12863b6269abf9d85932daaae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RTRIM_CLR_MSK&#160;&#160;&#160;0xffc7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RTRIM">ALT_PINMUX_DCTD_IO_CFG_8_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga10931b21ab42f972ae899ef7b86dd3bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RTRIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RTRIM">ALT_PINMUX_DCTD_IO_CFG_8_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa6e8a63da18b7e96f701012399293256"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RTRIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RTRIM">ALT_PINMUX_DCTD_IO_CFG_8_RTRIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaec24482b964d9a2ac4a1c925bfd2591c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RTRIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RTRIM">ALT_PINMUX_DCTD_IO_CFG_8_RTRIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0aab8210f2bacd85c50995eddd135bf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22_LSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafe7a144f3a4355a139fe3c5d2ac86568"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae4ff1a59a05b7a35da8913907cff80f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga33c342ba64295cda419d2771e6d59eb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22_SET_MSK&#160;&#160;&#160;0xffc00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaed5e8f26d5d37b60b1b68e6f69c1e18a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22_CLR_MSK&#160;&#160;&#160;0x003fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1881b1a5bed9ccc41806334ec5d1571c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeb467dc9787c9a229044dc45353b5f1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga581ad075260f70b62b3dbf5489547312"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_8_RSVD_31TO22</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5cc1240eb4c97324a6d3689ebb97d55e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_RESET&#160;&#160;&#160;0x000d0008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html">ALT_PINMUX_DCTD_IO_CFG_8</a> register. </p>

</div>
</div>
<a class="anchor" id="ga606078d4bd8803c217bc727109174c1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_8_OFST&#160;&#160;&#160;0x120</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html">ALT_PINMUX_DCTD_IO_CFG_8</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga0a1713a7f45b1b87aaa5f1f4445d148f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8__s">ALT_PINMUX_DCTD_IO_CFG_8_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html#ga0a1713a7f45b1b87aaa5f1f4445d148f">ALT_PINMUX_DCTD_IO_CFG_8_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__8.html">ALT_PINMUX_DCTD_IO_CFG_8</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:46 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
