;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* SPIM */
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL2
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL2
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK2
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK2
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST2
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST2
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST2
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK3
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST3
SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
SPIM_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_UDB_W8_A02
SPIM_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_UDB_W8_A12
SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
SPIM_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_UDB_W8_D02
SPIM_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_UDB_W8_D12
SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
SPIM_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_UDB_W8_F02
SPIM_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_UDB_W8_F12
SPIM_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
SPIM_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A3
SPIM_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_UDB_W8_A03
SPIM_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_UDB_W8_A13
SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D3
SPIM_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_UDB_W8_D03
SPIM_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_UDB_W8_D13
SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F3
SPIM_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_UDB_W8_F03
SPIM_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_UDB_W8_F13
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK1
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST1
SPIM_IntClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
SPIM_IntClock__DIV_ID EQU 0x00000040
SPIM_IntClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
SPIM_IntClock__PA_DIV_ID EQU 0x000000FF

/* Pin_A */
Pin_A__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_A__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_A__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_A__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_A__0__HSIOM_MASK EQU 0x00000F00
Pin_A__0__HSIOM_SHIFT EQU 8
Pin_A__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_A__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_A__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_A__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_A__0__MASK EQU 0x04
Pin_A__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_A__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_A__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_A__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_A__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_A__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_A__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_A__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_A__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_A__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_A__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_A__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_A__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_A__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_A__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_A__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_A__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_A__0__PORT EQU 1
Pin_A__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_A__0__SHIFT EQU 2
Pin_A__DR EQU CYREG_GPIO_PRT1_DR
Pin_A__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_A__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_A__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_A__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_A__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_A__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_A__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_A__MASK EQU 0x04
Pin_A__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_A__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_A__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_A__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_A__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_A__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_A__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_A__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_A__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_A__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_A__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_A__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_A__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_A__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_A__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_A__PC EQU CYREG_GPIO_PRT1_PC
Pin_A__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_A__PORT EQU 1
Pin_A__PS EQU CYREG_GPIO_PRT1_PS
Pin_A__SHIFT EQU 2

/* Pin_B */
Pin_B__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_B__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_B__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_B__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_B__0__HSIOM_MASK EQU 0x000000F0
Pin_B__0__HSIOM_SHIFT EQU 4
Pin_B__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_B__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_B__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_B__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_B__0__MASK EQU 0x02
Pin_B__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_B__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_B__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_B__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_B__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_B__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_B__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_B__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_B__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_B__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_B__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_B__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_B__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_B__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_B__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_B__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_B__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_B__0__PORT EQU 1
Pin_B__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_B__0__SHIFT EQU 1
Pin_B__DR EQU CYREG_GPIO_PRT1_DR
Pin_B__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_B__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_B__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_B__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_B__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_B__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_B__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_B__MASK EQU 0x02
Pin_B__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_B__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_B__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_B__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_B__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_B__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_B__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_B__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_B__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_B__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_B__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_B__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_B__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_B__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_B__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_B__PC EQU CYREG_GPIO_PRT1_PC
Pin_B__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_B__PORT EQU 1
Pin_B__PS EQU CYREG_GPIO_PRT1_PS
Pin_B__SHIFT EQU 1

/* Pin_C */
Pin_C__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_C__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_C__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_C__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_C__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_C__0__HSIOM_MASK EQU 0x000F0000
Pin_C__0__HSIOM_SHIFT EQU 16
Pin_C__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_C__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_C__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_C__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_C__0__MASK EQU 0x10
Pin_C__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_C__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_C__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_C__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_C__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_C__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_C__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_C__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_C__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_C__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_C__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_C__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_C__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_C__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_C__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_C__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_C__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_C__0__PORT EQU 0
Pin_C__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_C__0__SHIFT EQU 4
Pin_C__DR EQU CYREG_GPIO_PRT0_DR
Pin_C__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_C__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_C__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_C__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_C__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_C__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_C__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_C__MASK EQU 0x10
Pin_C__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_C__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_C__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_C__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_C__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_C__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_C__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_C__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_C__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_C__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_C__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_C__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_C__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_C__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_C__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_C__PC EQU CYREG_GPIO_PRT0_PC
Pin_C__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_C__PORT EQU 0
Pin_C__PS EQU CYREG_GPIO_PRT0_PS
Pin_C__SHIFT EQU 4

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL14
Clock_1__DIV_ID EQU 0x00000041
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_1__PA_DIV_ID EQU 0x000000FF

/* isr_100Hz */
isr_100Hz__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_100Hz__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_100Hz__INTC_MASK EQU 0x02
isr_100Hz__INTC_NUMBER EQU 1
isr_100Hz__INTC_PRIOR_MASK EQU 0xC000
isr_100Hz__INTC_PRIOR_NUM EQU 3
isr_100Hz__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_100Hz__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_100Hz__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Pin_SPI_SS */
Pin_SPI_SS__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_SPI_SS__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_SPI_SS__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_SPI_SS__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_SPI_SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_SPI_SS__0__HSIOM_MASK EQU 0x0000F000
Pin_SPI_SS__0__HSIOM_SHIFT EQU 12
Pin_SPI_SS__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SS__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SS__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SS__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SS__0__MASK EQU 0x08
Pin_SPI_SS__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_SPI_SS__0__OUT_SEL_SHIFT EQU 6
Pin_SPI_SS__0__OUT_SEL_VAL EQU 0
Pin_SPI_SS__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_SPI_SS__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_SPI_SS__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_SPI_SS__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_SPI_SS__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_SPI_SS__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_SPI_SS__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_SPI_SS__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_SPI_SS__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_SPI_SS__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_SPI_SS__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_SPI_SS__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_SPI_SS__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_SPI_SS__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_SPI_SS__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_SPI_SS__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_SPI_SS__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_SPI_SS__0__PORT EQU 1
Pin_SPI_SS__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_SPI_SS__0__SHIFT EQU 3
Pin_SPI_SS__DR EQU CYREG_GPIO_PRT1_DR
Pin_SPI_SS__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_SPI_SS__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_SPI_SS__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_SPI_SS__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SS__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SS__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SS__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SS__MASK EQU 0x08
Pin_SPI_SS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_SPI_SS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_SPI_SS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_SPI_SS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_SPI_SS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_SPI_SS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_SPI_SS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_SPI_SS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_SPI_SS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_SPI_SS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_SPI_SS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_SPI_SS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_SPI_SS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_SPI_SS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_SPI_SS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_SPI_SS__PC EQU CYREG_GPIO_PRT1_PC
Pin_SPI_SS__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_SPI_SS__PORT EQU 1
Pin_SPI_SS__PS EQU CYREG_GPIO_PRT1_PS
Pin_SPI_SS__SHIFT EQU 3

/* Pin_SPI_MOSI */
Pin_SPI_MOSI__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_SPI_MOSI__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_SPI_MOSI__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_SPI_MOSI__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_SPI_MOSI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_SPI_MOSI__0__HSIOM_MASK EQU 0x00F00000
Pin_SPI_MOSI__0__HSIOM_SHIFT EQU 20
Pin_SPI_MOSI__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_SPI_MOSI__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_SPI_MOSI__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_SPI_MOSI__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_SPI_MOSI__0__MASK EQU 0x20
Pin_SPI_MOSI__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_SPI_MOSI__0__OUT_SEL_SHIFT EQU 10
Pin_SPI_MOSI__0__OUT_SEL_VAL EQU 2
Pin_SPI_MOSI__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_SPI_MOSI__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_SPI_MOSI__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_SPI_MOSI__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_SPI_MOSI__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_SPI_MOSI__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_SPI_MOSI__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_SPI_MOSI__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_SPI_MOSI__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_SPI_MOSI__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_SPI_MOSI__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_SPI_MOSI__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_SPI_MOSI__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_SPI_MOSI__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_SPI_MOSI__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_SPI_MOSI__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_SPI_MOSI__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_SPI_MOSI__0__PORT EQU 0
Pin_SPI_MOSI__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_SPI_MOSI__0__SHIFT EQU 5
Pin_SPI_MOSI__DR EQU CYREG_GPIO_PRT0_DR
Pin_SPI_MOSI__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_SPI_MOSI__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_SPI_MOSI__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_SPI_MOSI__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_SPI_MOSI__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_SPI_MOSI__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_SPI_MOSI__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_SPI_MOSI__MASK EQU 0x20
Pin_SPI_MOSI__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_SPI_MOSI__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_SPI_MOSI__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_SPI_MOSI__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_SPI_MOSI__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_SPI_MOSI__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_SPI_MOSI__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_SPI_MOSI__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_SPI_MOSI__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_SPI_MOSI__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_SPI_MOSI__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_SPI_MOSI__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_SPI_MOSI__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_SPI_MOSI__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_SPI_MOSI__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_SPI_MOSI__PC EQU CYREG_GPIO_PRT0_PC
Pin_SPI_MOSI__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_SPI_MOSI__PORT EQU 0
Pin_SPI_MOSI__PS EQU CYREG_GPIO_PRT0_PS
Pin_SPI_MOSI__SHIFT EQU 5

/* Pin_SPI_SCLK */
Pin_SPI_SCLK__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_SPI_SCLK__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_SPI_SCLK__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_SPI_SCLK__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_SPI_SCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_SPI_SCLK__0__HSIOM_MASK EQU 0x0000000F
Pin_SPI_SCLK__0__HSIOM_SHIFT EQU 0
Pin_SPI_SCLK__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SCLK__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SCLK__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SCLK__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SCLK__0__MASK EQU 0x01
Pin_SPI_SCLK__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_SPI_SCLK__0__OUT_SEL_SHIFT EQU 0
Pin_SPI_SCLK__0__OUT_SEL_VAL EQU 1
Pin_SPI_SCLK__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_SPI_SCLK__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_SPI_SCLK__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_SPI_SCLK__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_SPI_SCLK__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_SPI_SCLK__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_SPI_SCLK__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_SPI_SCLK__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_SPI_SCLK__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_SPI_SCLK__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_SPI_SCLK__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_SPI_SCLK__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_SPI_SCLK__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_SPI_SCLK__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_SPI_SCLK__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_SPI_SCLK__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_SPI_SCLK__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_SPI_SCLK__0__PORT EQU 1
Pin_SPI_SCLK__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_SPI_SCLK__0__SHIFT EQU 0
Pin_SPI_SCLK__DR EQU CYREG_GPIO_PRT1_DR
Pin_SPI_SCLK__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_SPI_SCLK__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_SPI_SCLK__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_SPI_SCLK__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SCLK__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SCLK__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_SPI_SCLK__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_SPI_SCLK__MASK EQU 0x01
Pin_SPI_SCLK__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_SPI_SCLK__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_SPI_SCLK__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_SPI_SCLK__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_SPI_SCLK__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_SPI_SCLK__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_SPI_SCLK__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_SPI_SCLK__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_SPI_SCLK__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_SPI_SCLK__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_SPI_SCLK__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_SPI_SCLK__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_SPI_SCLK__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_SPI_SCLK__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_SPI_SCLK__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_SPI_SCLK__PC EQU CYREG_GPIO_PRT1_PC
Pin_SPI_SCLK__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_SPI_SCLK__PORT EQU 1
Pin_SPI_SCLK__PS EQU CYREG_GPIO_PRT1_PS
Pin_SPI_SCLK__SHIFT EQU 0

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1A1711AA
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 21
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYDEV_WDT1_DIV EQU 512
CYIPBLOCK_m0s8bless_VERSION EQU 2
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
