Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Mar 31 12:24:07 2023
| Host         : 04021PodB running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -file log/julia_timing_summary.rpt
| Design       : julia
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 90 register/latch pins with no clock driven by root clock pin: vhd_prescaler/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 755 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.540    -6239.592                   1408                 1895        0.179        0.000                      0                 1895        4.500        0.000                       0                   616  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -9.540    -6239.592                   1408                 1895        0.179        0.000                      0                 1895        4.500        0.000                       0                   616  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1408  Failing Endpoints,  Worst Slack       -9.540ns,  Total Violation    -6239.592ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.540ns  (required time - arrival time)
  Source:                 mp/rom1/dout_reg[17]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp/rom1/dout_reg[16]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.362ns  (logic 8.810ns (45.501%)  route 10.552ns (54.499%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.625     5.146    mp/rom1/sys_clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  mp/rom1/dout_reg[17]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  mp/rom1/dout_reg[17]_replica_5/Q
                         net (fo=34, routed)          1.272     6.874    mp/reg1/dout_reg[24]_0[2]_repN_5_alias
    SLICE_X4Y16          LUT6 (Prop_lut6_I3_O)        0.124     6.998 r  mp/reg1/ARG_i_159/O
                         net (fo=1, routed)           0.658     7.657    mp/reg1/ARG_i_159_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I0_O)        0.124     7.781 r  mp/reg1/ARG_i_103/O
                         net (fo=1, routed)           0.736     8.516    mp/rom1/ARG_1
    SLICE_X8Y15          LUT5 (Prop_lut5_I2_O)        0.124     8.640 r  mp/rom1/ARG_i_29/O
                         net (fo=92, routed)          0.785     9.425    mp/alu1/operand2[3]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    13.276 r  mp/alu1/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.278    mp/alu1/ARG__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.796 r  mp/alu1/ARG__2/P[0]
                         net (fo=2, routed)           0.760    15.556    mp/alu1/p_1_in[17]
    SLICE_X11Y14         LUT2 (Prop_lut2_I0_O)        0.124    15.680 r  mp/alu1/ARG_carry_i_3/O
                         net (fo=1, routed)           0.000    15.680    mp/alu1/ARG_carry_i_3_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.230 r  mp/alu1/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000    16.230    mp/alu1/ARG_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.344 r  mp/alu1/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.344    mp/alu1/ARG_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.678 r  mp/alu1/ARG_carry__1/O[1]
                         net (fo=3, routed)           0.696    17.374    mp/rom1/ram_reg_9_6[1]
    SLICE_X14Y20         LUT5 (Prop_lut5_I0_O)        0.303    17.677 r  mp/rom1/reg[0][25]_i_4/O
                         net (fo=1, routed)           0.496    18.173    mp/rom1/reg[0][25]_i_4_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I1_O)        0.124    18.297 r  mp/rom1/reg[0][25]_i_2/O
                         net (fo=1, routed)           0.493    18.790    mp/rom1/reg[0][25]_i_2_n_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I0_O)        0.124    18.914 r  mp/rom1/reg[0][25]_i_1/O
                         net (fo=17, routed)          1.059    19.973    mp/rom1/D[25]
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.124    20.097 f  mp/rom1/pc[6]_i_17/O
                         net (fo=1, routed)           0.894    20.991    mp/rom1/pc[6]_i_17_n_0
    SLICE_X6Y14          LUT4 (Prop_lut4_I1_O)        0.124    21.115 f  mp/rom1/pc[6]_i_8/O
                         net (fo=2, routed)           0.176    21.291    mp/rom1/pc[6]_i_8_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.124    21.415 f  mp/rom1/pc[6]_i_4/O
                         net (fo=10, routed)          0.611    22.025    mp/rom1/pc[6]_i_4_n_0
    SLICE_X5Y14          LUT4 (Prop_lut4_I3_O)        0.124    22.149 f  mp/rom1/pc[5]_i_1/O
                         net (fo=4, routed)           0.452    22.602    mp/rom1/dout_reg[5]_0
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.116    22.718 r  mp/rom1/dout[27]_i_2/O
                         net (fo=6, routed)           0.629    23.347    mp/rom1/dout[27]_i_2_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.328    23.675 r  mp/rom1/dout[16]_i_1/O
                         net (fo=7, routed)           0.834    24.509    mp/rom1/rom[0]_0[16]
    SLICE_X9Y16          FDRE                                         r  mp/rom1/dout_reg[16]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         1.443    14.784    mp/rom1/sys_clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  mp/rom1/dout_reg[16]_replica_2/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X9Y16          FDRE (Setup_fdre_C_D)       -0.040    14.969    mp/rom1/dout_reg[16]_replica_2
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -24.509    
  -------------------------------------------------------------------
                         slack                                 -9.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vhd_prescaler/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vhd_prescaler/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.563     1.446    vhd_prescaler/sys_clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  vhd_prescaler/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vhd_prescaler/count_reg[1]/Q
                         net (fo=2, routed)           0.097     1.684    vhd_prescaler/count[1]
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.729 r  vhd_prescaler/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.729    vhd_prescaler/clk_div_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  vhd_prescaler/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=616, routed)         0.832     1.959    vhd_prescaler/sys_clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  vhd_prescaler/clk_div_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.091     1.550    vhd_prescaler/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  ram1/ram_reg_3_5/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  vhd_prescaler/clk_div_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y16   mp/rom1/dout_reg[16]_replica_1/C



