<?xml version="1.0" encoding="UTF-8"?>
<module id="RAC_DATA" HW_revision="" XML_version="1" description="Uplink Chip-Rate Decoder Co-Processor Data Space">
   <register id="FE_ANT[2048]" acronym="FE_ANT[2048]" offset="0x0" width="32" description="Front End Antenna Input">
<bitfield id="C1_Q" width="8" begin="31" end="24" resetval="0" description="Chip #1 Q part" range="[-128:+127]" rwaccess="RW"></bitfield>
<bitfield id="C1_I" width="8" begin="23" end="16" resetval="0" description="Chip #1 I part" range="[-128:+127]" rwaccess="RW"></bitfield>
<bitfield id="C0_Q" width="8" begin="15" end="8" resetval="0" description="Chip #0 Q part" range="[-128:+127]" rwaccess="RW"></bitfield>
<bitfield id="C0_I" width="8" begin="7" end="0" resetval="0" description="Chip #0 I part" range="[-128:+127]" rwaccess="RW"></bitfield>
</register>
   <register id="FE_TIME" acronym="FE_TIME" offset="0x2000" width="32" description="Front End Timestamp Register">
<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="FRAME" width="12" begin="27" end="16" resetval="0" description="Frame part" range="0-4095" rwaccess="RW"></bitfield>
<bitfield id="SLOT" width="4" begin="15" end="12" resetval="0" description="Slot part" range="0-14" rwaccess="RW"></bitfield>
<bitfield id="CHIP" width="12" begin="11" end="0" resetval="0" description="Chip part" range="0-2559" rwaccess="RW"></bitfield>
</register>
   <register id="GCCP0_IB[10368]" acronym="GCCP0_IB[10368]" offset="0x100000" width="32" description="GCCP#0 Input Buffer">
<bitfield id="S1_Q" width="8" begin="31" end="24" resetval="0" description="Sample #1 Q part" range="[-127:+127]" rwaccess="RW"></bitfield>
<bitfield id="S1_I" width="8" begin="23" end="16" resetval="0" description="Sample #1 I part" range="[-127:+127]" rwaccess="RW"></bitfield>
<bitfield id="C0_Q" width="8" begin="15" end="8" resetval="0" description="Sample #0 Q part" range="[-127:+127]" rwaccess="RW"></bitfield>
<bitfield id="C0_I" width="8" begin="7" end="0" resetval="0" description="Sample #0 I part" range="[-127:+127]" rwaccess="RW"></bitfield>
</register>
 <group id="GCCP0_CSM" name="GCCP0_CSM" instances="16384" base="0x110000" instaddr="8" description="GCCP#0 Coherent Scratch Memory">
   <register id="COH_I" acronym="COH_I" offset="0" width="32" description="Coherent Scratch Element I part">
<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="" range="" rwaccess="RW"></bitfield>
<bitfield id="I_PART" width="20" begin="19" end="0" resetval="0" description="Coherent Element (I part)" range="[-524287:+524287]" rwaccess="RW"></bitfield>
</register>
   <register id="COH_Q" acronym="COH_Q" offset="4" width="32" description="Coherent Scratch Element Q part">
<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="" range="" rwaccess="RW"></bitfield>
<bitfield id="Q_PART" width="20" begin="19" end="0" resetval="0" description="Coherent Element (Q part)" range="[-524287:+524287]" rwaccess="RW"></bitfield>
</register>
 </group>
   <register id="GCCP0_NCSM" acronym="GCCP0_NCSM" offset="0x130000" width="32" description="GCCP#0 Non Coherent Scratch Memory">
<bitfield id="NCOH1" width="16" begin="31" end="16" resetval="0" description="Non-Coherent Element 1" range="[0:65535]" rwaccess="RW"></bitfield>
<bitfield id="NCOH0" width="16" begin="15" end="0" resetval="0" description="Non-Coherent Element 0" range="[0:65535]" rwaccess="RW"></bitfield>
</register>
   <register id="GCCP0_LDQ[8192]" acronym="GCCP0_LDQ[8192]" offset="0x140000" width="32" description="GCCP#0 Low Priority Data Component">
<bitfield id="WORD" width="32" begin="31" end="0" resetval="0" description="word" range="" rwaccess="RW"></bitfield>
</register>
   <register id="GCCP0_LCQ[4096]" acronym="GCCP0_LCQ[4096]" offset="0x148000" width="32" description="GCCP#0 Low Priority Control Component">
<bitfield id="WORD" width="32" begin="31" end="0" resetval="0" description="word" range="" rwaccess="RW"></bitfield>
</register>
   <register id="GCCP0_HDQ[128]" acronym="GCCP0_HDQ[128]" offset="0x14C000" width="32" description="GCCP#0 High Priority Data Component">
<bitfield id="WORD" width="32" begin="31" end="0" resetval="0" description="word" range="" rwaccess="RW"></bitfield>
</register>
   <register id="GCCP0_HCQ[512]" acronym="GCCP0_HCQ[512]" offset="0x150000" width="32" description="GCCP#0 High Priority Control Component">
<bitfield id="WORD" width="32" begin="31" end="0" resetval="0" description="word" range="" rwaccess="RW"></bitfield>
</register>
   <register id="GCCP1_IB[10368]" acronym="GCCP1_IB[10368]" offset="0x200000" width="32" description="GCCP#1 Input Buffer">
<bitfield id="S1_Q" width="8" begin="31" end="24" resetval="0" description="Sample #1 Q part" range="[-127:+127]" rwaccess="RW"></bitfield>
<bitfield id="S1_I" width="8" begin="23" end="16" resetval="0" description="Sample #1 I part" range="[-127:+127]" rwaccess="RW"></bitfield>
<bitfield id="C0_Q" width="8" begin="15" end="8" resetval="0" description="Sample #0 Q part" range="[-127:+127]" rwaccess="RW"></bitfield>
<bitfield id="C0_I" width="8" begin="7" end="0" resetval="0" description="Sample #0 I part" range="[-127:+127]" rwaccess="RW"></bitfield>
</register>
 <group id="GCCP1_CSM" name="GCCP1_CSM" instances="16384" base="0x210000" instaddr="8" description="GCCP#1 Coherent Scratch Memory">
   <register id="COH_I" acronym="COH_I" offset="0" width="32" description="Coherent Scratch Element I part">
<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="" range="" rwaccess="RW"></bitfield>
<bitfield id="I_PART" width="20" begin="19" end="0" resetval="0" description="Coherent Element (I part)" range="[-524287:+524287]" rwaccess="RW"></bitfield>
</register>
   <register id="COH_Q" acronym="COH_Q" offset="4" width="32" description="Coherent Scratch Element Q part">
<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="" range="" rwaccess="RW"></bitfield>
<bitfield id="Q_PART" width="20" begin="19" end="0" resetval="0" description="Coherent Element (Q part)" range="[-524287:+524287]" rwaccess="RW"></bitfield>
</register>
 </group>
   <register id="GCCP1_NCSM" acronym="GCCP1_NCSM" offset="0x230000" width="32" description="GCCP#1 Non Coherent Scratch Memory">
<bitfield id="NCOH1" width="16" begin="31" end="16" resetval="0" description="Non-Coherent Element 1" range="[0:65535]" rwaccess="RW"></bitfield>
<bitfield id="NCOH0" width="16" begin="15" end="0" resetval="0" description="Non-Coherent Element 0" range="[0:65535]" rwaccess="RW"></bitfield>
</register>
   <register id="GCCP1_LDQ[8192]" acronym="GCCP1_LDQ[8192]" offset="0x240000" width="32" description="GCCP#1 Low Priority Data Component">
<bitfield id="WORD" width="32" begin="31" end="0" resetval="0" description="word" range="" rwaccess="RW"></bitfield>
</register>
   <register id="GCCP1_LCQ[4096]" acronym="GCCP1_LCQ[4096]" offset="0x248000" width="32" description="GCCP#1 Low Priority Control Component">
<bitfield id="WORD" width="32" begin="31" end="0" resetval="0" description="word" range="" rwaccess="RW"></bitfield>
</register>
   <register id="GCCP1_HDQ[128]" acronym="GCCP1_HDQ[128]" offset="0x24C000" width="32" description="GCCP#1 High Priority Data Component">
<bitfield id="WORD" width="32" begin="31" end="0" resetval="0" description="word" range="" rwaccess="RW"></bitfield>
</register>
   <register id="GCCP1_HCQ[512]" acronym="GCCP1_HCQ[512]" offset="0x250000" width="32" description="GCCP#1 High Priority Control Component">
<bitfield id="WORD" width="32" begin="31" end="0" resetval="0" description="word" range="" rwaccess="RW"></bitfield>
</register>
</module>
