Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3b660c282cd04abeaad0395b9d095684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'state' [E:/zyj/magic code/project_1/project_1.srcs/sources_1/new/main_top.v:123]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'action' [E:/zyj/magic code/project_1/project_1.srcs/sources_1/new/main_top.v:124]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 10 for port 'episode' [E:/zyj/magic code/project_1/project_1.srcs/sources_1/new/main_top.v:125]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 7 for port 'success' [E:/zyj/magic code/project_1/project_1.srcs/sources_1/new/main_top.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'h_fporch' [E:/zyj/magic code/project_1/project_1.srcs/sources_1/new/main_top.v:138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'h_sync' [E:/zyj/magic code/project_1/project_1.srcs/sources_1/new/main_top.v:139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'h_bporch' [E:/zyj/magic code/project_1/project_1.srcs/sources_1/new/main_top.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'v_fporch' [E:/zyj/magic code/project_1/project_1.srcs/sources_1/new/main_top.v:141]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'v_sync' [E:/zyj/magic code/project_1/project_1.srcs/sources_1/new/main_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'v_bporch' [E:/zyj/magic code/project_1/project_1.srcs/sources_1/new/main_top.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.87...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.music
Compiling module xil_defaultlib.state_display
Compiling module xil_defaultlib.hvsync_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
