###########################################################################################################################
##   						CHANGES MADE TO THE ORIGINAL DESIGN UNDER TEST
###########################################################################################################################

- tuser width 128b --> 256b
- srcport & dstport offset (128b)

###########################################################################################################################
## 	     						PERFORMED TESTS
###########################################################################################################################

- special MAC addresses:

	* FAILED: packets with invalid source MAC addresses pass through the data plane and reach the NFs interfaces.	

- two ports assigned to same MAC address:

	* PASSED: entries are updated inside the CAM (i.e. there is only one entry matching on a DST_MAC address),
				therefore, all the packets are forwarded to the port added by the second training packet.

- overflow with more than 16 entries in CAM:

	* FAILED: 17th entry overwrites the first one without any notice.

- learning hazards (not enough time for updating the CAM):

	* FAILED: with packet size less than 385B. Success with bigger packets probably due to larget gap.

- combinations with random values (seed generated by python function):

	* PASSED: random MACs processed correctly

- design functionality:

	* PASSED: checked training (+miss) & hit

- pipeline performance: throughput

	* PASSED: checked that all 10^9 packets pass through the pipeline and that all the packets
	reaching the checker (less than 10^9) are forwarded to the correct interface.

- architecture performance: throughput

	* FAILED: the architecture (OQS) is not able to sustain the full internal rate (~50Gbps).

- resource utilization:
	* sume_ref_sw:	LUT=9.96%,	FF=7.47%,	BRAM=13.91%
	* with_dbg:		LUT=19.55%,	FF=14.68%,	BRAM=23.03%