Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec 20 20:53:38 2022
| Host         : DESKTOP-GS26EEL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     36          
TIMING-20  Warning           Non-clocked latch               32          
TIMING-23  Warning           Combinational loop found        1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (131)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (77)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (1)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (131)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: SENSOR (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_SEM/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Inst_SEM/a_reg[0]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: clk_BUFG_inst/O (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (77)
-------------------------------------------------
 There are 77 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (1)
---------------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   83          inf        0.000                      0                   83           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_SEM/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LUZ_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.048ns  (logic 4.134ns (51.371%)  route 3.914ns (48.629%))
  Logic Levels:           3  (FDSE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDSE                         0.000     0.000 r  Inst_SEM/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y93          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Inst_SEM/FSM_onehot_current_state_reg[0]/Q
                         net (fo=6, routed)           1.000     1.456    Inst_SEM/Q[0]
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.124     1.580 r  Inst_SEM/LUZ_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.914     4.494    LUZ_R_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.554     8.048 r  LUZ_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.048    LUZ_R[1]
    V14                                                               r  LUZ_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.765ns  (logic 4.100ns (52.805%)  route 3.665ns (47.195%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  Inst_SEM/FSM_onehot_current_state_reg[3]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_SEM/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           1.364     1.820    Inst_SEM/Q[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.124     1.944 r  Inst_SEM/LUZ_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.301     4.245    LUZ_R_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.765 r  LUZ_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.765    LUZ_R[0]
    H17                                                               r  LUZ_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_V[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.012ns  (logic 4.025ns (57.400%)  route 2.987ns (42.600%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  Inst_SEM/FSM_onehot_current_state_reg[3]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_SEM/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           2.987     3.443    LUZ_V_OBUF[1]
    V11                  OBUF (Prop_obuf_I_O)         3.569     7.012 r  LUZ_V_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.012    LUZ_V[1]
    V11                                                               r  LUZ_V[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.834ns  (logic 4.026ns (58.920%)  route 2.807ns (41.080%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  Inst_SEM/FSM_onehot_current_state_reg[4]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_SEM/FSM_onehot_current_state_reg[4]/Q
                         net (fo=4, routed)           2.807     3.263    LUZ_A_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.570     6.834 r  LUZ_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.834    LUZ_A[1]
    V12                                                               r  LUZ_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.736ns  (logic 2.761ns (40.988%)  route 3.975ns (59.012%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[1]/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_SEM/k_reg[1]/Q
                         net (fo=4, routed)           0.654     1.172    Inst_SEM/k_reg[1]
    SLICE_X0Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.296 r  Inst_SEM/i__carry_i_11/O
                         net (fo=1, routed)           0.000     1.296    Inst_SEM/i__carry_i_11_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.846 r  Inst_SEM/i__carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.846    Inst_SEM/i__carry_i_3_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.960 r  Inst_SEM/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.960    Inst_SEM/i__carry_i_8_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.074 r  Inst_SEM/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.074    Inst_SEM/i__carry__0_i_10_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.188 r  Inst_SEM/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.188    Inst_SEM/i__carry__0_i_9_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.302 r  Inst_SEM/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.302    Inst_SEM/i__carry__1_i_10_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.416 r  Inst_SEM/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.001     2.417    Inst_SEM/i__carry__1_i_9_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.531 r  Inst_SEM/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.531    Inst_SEM/i__carry__2_i_10_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.865 f  Inst_SEM/i__carry__2_i_9/O[1]
                         net (fo=3, routed)           0.830     3.695    Inst_SEM/next_state2[29]
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.303     3.998 f  Inst_SEM/FSM_onehot_current_state[4]_i_10/O
                         net (fo=1, routed)           0.939     4.938    Inst_SEM/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     5.062 f  Inst_SEM/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           1.171     6.233    Inst_SEM/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     6.357 r  Inst_SEM/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.379     6.736    Inst_SEM/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X1Y93          FDRE                                         r  Inst_SEM/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.736ns  (logic 2.761ns (40.988%)  route 3.975ns (59.012%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[1]/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_SEM/k_reg[1]/Q
                         net (fo=4, routed)           0.654     1.172    Inst_SEM/k_reg[1]
    SLICE_X0Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.296 r  Inst_SEM/i__carry_i_11/O
                         net (fo=1, routed)           0.000     1.296    Inst_SEM/i__carry_i_11_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.846 r  Inst_SEM/i__carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.846    Inst_SEM/i__carry_i_3_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.960 r  Inst_SEM/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.960    Inst_SEM/i__carry_i_8_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.074 r  Inst_SEM/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.074    Inst_SEM/i__carry__0_i_10_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.188 r  Inst_SEM/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.188    Inst_SEM/i__carry__0_i_9_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.302 r  Inst_SEM/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.302    Inst_SEM/i__carry__1_i_10_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.416 r  Inst_SEM/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.001     2.417    Inst_SEM/i__carry__1_i_9_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.531 r  Inst_SEM/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.531    Inst_SEM/i__carry__2_i_10_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.865 f  Inst_SEM/i__carry__2_i_9/O[1]
                         net (fo=3, routed)           0.830     3.695    Inst_SEM/next_state2[29]
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.303     3.998 f  Inst_SEM/FSM_onehot_current_state[4]_i_10/O
                         net (fo=1, routed)           0.939     4.938    Inst_SEM/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     5.062 f  Inst_SEM/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           1.171     6.233    Inst_SEM/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     6.357 r  Inst_SEM/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.379     6.736    Inst_SEM/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X1Y93          FDRE                                         r  Inst_SEM/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.547ns  (logic 2.761ns (42.173%)  route 3.786ns (57.827%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[1]/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_SEM/k_reg[1]/Q
                         net (fo=4, routed)           0.654     1.172    Inst_SEM/k_reg[1]
    SLICE_X0Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.296 r  Inst_SEM/i__carry_i_11/O
                         net (fo=1, routed)           0.000     1.296    Inst_SEM/i__carry_i_11_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.846 r  Inst_SEM/i__carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.846    Inst_SEM/i__carry_i_3_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.960 r  Inst_SEM/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.960    Inst_SEM/i__carry_i_8_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.074 r  Inst_SEM/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.074    Inst_SEM/i__carry__0_i_10_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.188 r  Inst_SEM/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.188    Inst_SEM/i__carry__0_i_9_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.302 r  Inst_SEM/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.302    Inst_SEM/i__carry__1_i_10_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.416 r  Inst_SEM/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.001     2.417    Inst_SEM/i__carry__1_i_9_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.531 r  Inst_SEM/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.531    Inst_SEM/i__carry__2_i_10_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.865 f  Inst_SEM/i__carry__2_i_9/O[1]
                         net (fo=3, routed)           0.830     3.695    Inst_SEM/next_state2[29]
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.303     3.998 f  Inst_SEM/FSM_onehot_current_state[4]_i_10/O
                         net (fo=1, routed)           0.939     4.938    Inst_SEM/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     5.062 f  Inst_SEM/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           1.171     6.233    Inst_SEM/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     6.357 r  Inst_SEM/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.190     6.547    Inst_SEM/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y93          FDSE                                         r  Inst_SEM/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.547ns  (logic 2.761ns (42.173%)  route 3.786ns (57.827%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[1]/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_SEM/k_reg[1]/Q
                         net (fo=4, routed)           0.654     1.172    Inst_SEM/k_reg[1]
    SLICE_X0Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.296 r  Inst_SEM/i__carry_i_11/O
                         net (fo=1, routed)           0.000     1.296    Inst_SEM/i__carry_i_11_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.846 r  Inst_SEM/i__carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.846    Inst_SEM/i__carry_i_3_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.960 r  Inst_SEM/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.960    Inst_SEM/i__carry_i_8_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.074 r  Inst_SEM/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.074    Inst_SEM/i__carry__0_i_10_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.188 r  Inst_SEM/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.188    Inst_SEM/i__carry__0_i_9_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.302 r  Inst_SEM/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.302    Inst_SEM/i__carry__1_i_10_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.416 r  Inst_SEM/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.001     2.417    Inst_SEM/i__carry__1_i_9_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.531 r  Inst_SEM/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.531    Inst_SEM/i__carry__2_i_10_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.865 f  Inst_SEM/i__carry__2_i_9/O[1]
                         net (fo=3, routed)           0.830     3.695    Inst_SEM/next_state2[29]
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.303     3.998 f  Inst_SEM/FSM_onehot_current_state[4]_i_10/O
                         net (fo=1, routed)           0.939     4.938    Inst_SEM/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     5.062 f  Inst_SEM/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           1.171     6.233    Inst_SEM/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     6.357 r  Inst_SEM/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.190     6.547    Inst_SEM/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y93          FDRE                                         r  Inst_SEM/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.547ns  (logic 2.761ns (42.173%)  route 3.786ns (57.827%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[1]/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_SEM/k_reg[1]/Q
                         net (fo=4, routed)           0.654     1.172    Inst_SEM/k_reg[1]
    SLICE_X0Y94          LUT2 (Prop_lut2_I0_O)        0.124     1.296 r  Inst_SEM/i__carry_i_11/O
                         net (fo=1, routed)           0.000     1.296    Inst_SEM/i__carry_i_11_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.846 r  Inst_SEM/i__carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.846    Inst_SEM/i__carry_i_3_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.960 r  Inst_SEM/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.960    Inst_SEM/i__carry_i_8_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.074 r  Inst_SEM/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.074    Inst_SEM/i__carry__0_i_10_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.188 r  Inst_SEM/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.188    Inst_SEM/i__carry__0_i_9_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.302 r  Inst_SEM/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.302    Inst_SEM/i__carry__1_i_10_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.416 r  Inst_SEM/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.001     2.417    Inst_SEM/i__carry__1_i_9_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.531 r  Inst_SEM/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.531    Inst_SEM/i__carry__2_i_10_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.865 f  Inst_SEM/i__carry__2_i_9/O[1]
                         net (fo=3, routed)           0.830     3.695    Inst_SEM/next_state2[29]
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.303     3.998 f  Inst_SEM/FSM_onehot_current_state[4]_i_10/O
                         net (fo=1, routed)           0.939     4.938    Inst_SEM/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124     5.062 f  Inst_SEM/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           1.171     6.233    Inst_SEM/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     6.357 r  Inst_SEM/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.190     6.547    Inst_SEM/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y93          FDRE                                         r  Inst_SEM/FSM_onehot_current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LUZ_V[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.325ns  (logic 4.009ns (63.381%)  route 2.316ns (36.619%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDSE                         0.000     0.000 r  Inst_SEM/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y93          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Inst_SEM/FSM_onehot_current_state_reg[0]/Q
                         net (fo=6, routed)           2.316     2.772    LUZ_V_OBUF[0]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.325 r  LUZ_V_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.325    LUZ_V[0]
    J13                                                               r  LUZ_V[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_SEM/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.186ns (66.430%)  route 0.094ns (33.570%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  Inst_SEM/FSM_onehot_current_state_reg[4]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SEM/FSM_onehot_current_state_reg[4]/Q
                         net (fo=4, routed)           0.094     0.235    Inst_SEM/Q[3]
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.045     0.280 r  Inst_SEM/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.280    Inst_SEM/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  Inst_SEM/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.341%)  route 0.122ns (42.659%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[3]/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SEM/k_reg[3]/Q
                         net (fo=4, routed)           0.122     0.286    Inst_SEM/k_reg[3]
    SLICE_X1Y94          LDCE                                         r  Inst_SEM/tiempo_inicio_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.164ns (56.681%)  route 0.125ns (43.319%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[19]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SEM/k_reg[19]/Q
                         net (fo=4, routed)           0.125     0.289    Inst_SEM/k_reg[19]
    SLICE_X1Y98          LDCE                                         r  Inst_SEM/tiempo_inicio_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.214%)  route 0.128ns (43.786%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[23]/C
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SEM/k_reg[23]/Q
                         net (fo=4, routed)           0.128     0.292    Inst_SEM/k_reg[23]
    SLICE_X1Y99          LDCE                                         r  Inst_SEM/tiempo_inicio_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.236%)  route 0.133ns (44.764%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[13]/C
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SEM/k_reg[13]/Q
                         net (fo=4, routed)           0.133     0.297    Inst_SEM/k_reg[13]
    SLICE_X1Y97          LDCE                                         r  Inst_SEM/tiempo_inicio_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.236%)  route 0.133ns (44.764%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[17]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SEM/k_reg[17]/Q
                         net (fo=4, routed)           0.133     0.297    Inst_SEM/k_reg[17]
    SLICE_X1Y98          LDCE                                         r  Inst_SEM/tiempo_inicio_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.236%)  route 0.133ns (44.764%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[1]/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SEM/k_reg[1]/Q
                         net (fo=4, routed)           0.133     0.297    Inst_SEM/k_reg[1]
    SLICE_X1Y94          LDCE                                         r  Inst_SEM/tiempo_inicio_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.236%)  route 0.133ns (44.764%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE                         0.000     0.000 r  Inst_SEM/k_reg[21]/C
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SEM/k_reg[21]/Q
                         net (fo=4, routed)           0.133     0.297    Inst_SEM/k_reg[21]
    SLICE_X1Y99          LDCE                                         r  Inst_SEM/tiempo_inicio_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.236%)  route 0.133ns (44.764%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE                         0.000     0.000 r  Inst_SEM/k_reg[25]/C
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SEM/k_reg[25]/Q
                         net (fo=4, routed)           0.133     0.297    Inst_SEM/k_reg[25]
    SLICE_X1Y100         LDCE                                         r  Inst_SEM/tiempo_inicio_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SEM/k_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SEM/tiempo_inicio_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.236%)  route 0.133ns (44.764%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE                         0.000     0.000 r  Inst_SEM/k_reg[29]/C
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SEM/k_reg[29]/Q
                         net (fo=4, routed)           0.133     0.297    Inst_SEM/k_reg[29]
    SLICE_X1Y101         LDCE                                         r  Inst_SEM/tiempo_inicio_reg[29]/D
  -------------------------------------------------------------------    -------------------





