$date
	Sun Oct 23 00:03:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#783775
b1011 !
1"
#783778
b1011 &
b1011 %
1$
#783779
0"
#783782
b100010 &
b100010 %
#783786
b10001 &
b10001 %
#783790
b110100 &
b110100 %
#783794
b11010 &
b11010 %
#783798
b1101 &
b1101 %
#783802
b101000 &
b101000 %
#783806
b10100 &
b10100 %
#783810
b1010 &
b1010 %
#783814
b101 &
b101 %
#783818
b10000 &
b10000 %
#783822
b1000 &
b1000 %
#783826
b100 &
b100 %
#783830
b10 &
b10 %
#783834
b1 &
b1 %
1#
#783838
b0 &
0#
b0 %
0$
#1762262
b1001 &
b1001 %
1$
b1001 !
1"
#1762263
0"
#1762266
b11100 &
b11100 %
#1762270
b1110 &
b1110 %
#1762274
b111 &
b111 %
#1762278
b10110 &
b10110 %
#1762282
b1011 &
b1011 %
#1762286
b100010 &
b100010 %
#1762290
b10001 &
b10001 %
#1762294
b110100 &
b110100 %
#1762298
b11010 &
b11010 %
#1762302
b1101 &
b1101 %
#1762306
b101000 &
b101000 %
#1762310
b10100 &
b10100 %
#1762314
b1010 &
b1010 %
#1762318
b101 &
b101 %
#1762322
b10000 &
b10000 %
#1762326
b1000 &
b1000 %
#1762330
b100 &
b100 %
#1762334
b10 &
b10 %
#1762338
b1 &
b1 %
1#
#1762342
b0 &
0#
b0 %
0$
#2802894
b1 &
b1 %
1$
b1 !
1"
#2802895
0"
#2802898
1#
#2802902
b0 &
0#
b0 %
0$
#4500012
