// Seed: 1181883208
module module_0 (
    id_1,
    .id_6(id_2),
    id_3,
    id_4,
    id_5
);
  inout reg id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge id_3 == -1) id_5 = -1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    module_1,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  module_0 modCall_1 (
      id_5,
      id_12,
      id_8,
      id_5,
      id_13
  );
  inout reg id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3[-1] = -1;
  always @(id_2 or posedge id_4) begin : LABEL_0
    id_13 <= 1;
  end
  wire id_17;
endmodule
