

================================================================
== Vivado HLS Report for 'pool'
================================================================
* Date:           Sat Nov  7 02:45:05 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pose_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     4.129|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |                       |            |  Latency  |  Interval | Pipeline|
        |        Instance       |   Module   | min | max | min | max |   Type  |
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |grp_maxpool_w2_fu_286  |maxpool_w2  |    ?|    ?|    ?|    ?|   none  |
        +-----------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1334|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      5|   27801|   16808|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     469|
|Register         |        -|      -|    1732|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      5|   29533|   18611|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |       3|       4|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-------+-------+
    |          Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  |
    +---------------------------+----------------------+---------+-------+-------+-------+
    |grp_maxpool_w2_fu_286      |maxpool_w2            |        0|      5|  27013|  16332|
    |top_kernel_udiv_3kbM_U281  |top_kernel_udiv_3kbM  |        0|      0|    394|    238|
    |top_kernel_udiv_3kbM_U282  |top_kernel_udiv_3kbM  |        0|      0|    394|    238|
    +---------------------------+----------------------+---------+-------+-------+-------+
    |Total                      |                      |        0|      5|  27801|  16808|
    +---------------------------+----------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |h_4_fu_591_p2                      |     +    |      0|  0|  39|          32|           1|
    |in_h_iter_2_fu_677_p2              |     +    |      0|  0|  39|          32|          32|
    |in_num_iter_fu_671_p2              |     +    |      0|  0|  39|          32|          32|
    |in_w_iter_2_fu_682_p2              |     +    |      0|  0|  39|          32|          32|
    |layer_iter_2_fu_720_p2             |     +    |      0|  0|  39|          32|           1|
    |o_5_fu_609_p2                      |     +    |      0|  0|  39|          32|           1|
    |out_num_iter_2_fu_690_p2           |     +    |      0|  0|  39|          32|          32|
    |ret_V_13_fu_546_p2                 |     +    |      0|  0|  40|          33|          33|
    |ret_V_14_fu_498_p2                 |     +    |      0|  0|  40|          33|          33|
    |w_4_fu_580_p2                      |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state51_on_subcall_done   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op85_read_state6      |    and   |      0|  0|   2|           1|           1|
    |done1_3_fu_662_p2                  |    and   |      0|  0|   2|           1|           1|
    |done_be_fu_960_p2                  |    and   |      0|  0|   2|           1|           1|
    |or_cond_39_fu_478_p2               |    and   |      0|  0|   2|           1|           1|
    |sel_tmp15_fu_747_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp17_fu_757_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp19_fu_767_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp21_fu_926_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp_fu_628_p2                  |    and   |      0|  0|   2|           1|           1|
    |tmp131_fu_920_p2                   |    and   |      0|  0|   2|           1|           1|
    |tmp132_fu_948_p2                   |    and   |      0|  0|   2|           1|           1|
    |tmp133_fu_954_p2                   |    and   |      0|  0|   2|           1|           1|
    |max_pool_fu_460_p2                 |   icmp   |      0|  0|   9|           3|           1|
    |tmp_123_fu_466_p2                  |   icmp   |      0|  0|  11|           7|           1|
    |tmp_124_fu_472_p2                  |   icmp   |      0|  0|  18|          32|           1|
    |tmp_126_fu_532_p2                  |   icmp   |      0|  0|  18|          32|           1|
    |tmp_127_fu_484_p2                  |   icmp   |      0|  0|  11|           7|           1|
    |tmp_129_fu_555_p2                  |   icmp   |      0|  0|  21|          33|          33|
    |tmp_131_fu_699_p2                  |   icmp   |      0|  0|  21|          33|          33|
    |tmp_134_fu_586_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_135_fu_605_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_137_fu_704_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_138_fu_615_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_139_fu_708_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_140_fu_712_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_142_fu_716_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_143_fu_738_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state48_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6                    |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op255_call_state51    |    or    |      0|  0|   2|           1|           1|
    |layer_start_be_fu_932_p2           |    or    |      0|  0|   2|           1|           1|
    |not_sel_tmp5_fu_915_p2             |    or    |      0|  0|   2|           1|           1|
    |not_sel_tmp6_fu_943_p2             |    or    |      0|  0|   2|           1|           1|
    |not_sel_tmp_fu_905_p2              |    or    |      0|  0|   2|           1|           1|
    |or_cond3_fu_778_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_cond4_fu_796_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_772_p2                  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp22_demorgan_fu_726_p2       |    or    |      0|  0|   2|           1|           1|
    |sel_tmp29_demorgan_fu_732_p2       |    or    |      0|  0|   2|           1|           1|
    |tmp_290_fu_508_p2                  |    or    |      0|  0|   3|           3|           3|
    |tmp_292_fu_783_p2                  |    or    |      0|  0|   2|           1|           1|
    |h_2_fu_655_p3                      |  select  |      0|  0|  32|           1|          32|
    |newSel13_fu_802_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel14_fu_810_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel15_fu_817_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel16_fu_825_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel17_fu_833_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel18_fu_840_p3                 |  select  |      0|  0|  32|           1|           1|
    |newSel19_fu_848_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel20_fu_856_p3                 |  select  |      0|  0|  32|           1|           1|
    |newSel21_fu_863_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel22_fu_871_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel23_fu_879_p3                 |  select  |      0|  0|  32|           1|           1|
    |newSel24_fu_886_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel_fu_789_p3                   |  select  |      0|  0|  32|           1|           1|
    |o_3_fu_641_p3                      |  select  |      0|  0|  32|           1|          32|
    |p_s_fu_620_p3                      |  select  |      0|  0|  32|           1|           1|
    |sel_tmp1_fu_633_p3                 |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_fu_648_p3                 |  select  |      0|  0|  32|           1|           1|
    |w_1_fu_597_p3                      |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |sel_tmp14_fu_742_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp16_fu_752_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp18_fu_762_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp20_fu_894_p2                |    xor   |      0|  0|   2|           1|           1|
    |tmp_139_not_fu_938_p2              |    xor   |      0|  0|   2|           1|           2|
    |tmp_140_not_fu_900_p2              |    xor   |      0|  0|   2|           1|           2|
    |tmp_142_not_fu_910_p2              |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1334|         787|         965|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  229|         53|    1|         53|
    |ap_done                         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   15|          3|    1|          3|
    |ap_phi_mux_done1_phi_fu_278_p4  |    9|          2|    1|          2|
    |ap_phi_mux_h_phi_fu_255_p4      |    9|          2|   32|         64|
    |done1_reg_274                   |    9|          2|    1|          2|
    |done_reg_216                    |    9|          2|    1|          2|
    |fifo_cin_V_V_blk_n              |    9|          2|    1|          2|
    |fifo_cin_V_V_read               |   15|          3|    1|          3|
    |fifo_config_in_V_V_blk_n        |    9|          2|    1|          2|
    |fifo_config_out_V_V_blk_n       |    9|          2|    1|          2|
    |fifo_cout_V_V_blk_n             |    9|          2|    1|          2|
    |fifo_cout_V_V_din               |    9|          2|  256|        512|
    |fifo_cout_V_V_write             |   15|          3|    1|          3|
    |grp_fu_314_p1                   |   15|          3|  192|        576|
    |h_reg_251                       |    9|          2|   32|         64|
    |i_op_assign_reg_144             |    9|          2|   32|         64|
    |in_h_iter_reg_168               |    9|          2|   32|         64|
    |in_w_iter_reg_180               |    9|          2|   32|         64|
    |layer_iter_reg_192              |    9|          2|   32|         64|
    |layer_start_1_reg_227           |    9|          2|    1|          2|
    |layer_start_reg_204             |    9|          2|    1|          2|
    |o_reg_239                       |    9|          2|   32|         64|
    |out_num_iter_reg_156            |    9|          2|   32|         64|
    |w_reg_263                       |    9|          2|   32|         64|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  469|        105|  750|       1746|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |LAYER_BATCH_V_reg_984               |   32|   0|   32|          0|
    |LAYER_IN_H_T_V_reg_1035             |   32|   0|   32|          0|
    |LAYER_IN_H_V_reg_1007               |   32|   0|   32|          0|
    |LAYER_IN_NUM_T_V_reg_1024           |   16|   0|   16|          0|
    |LAYER_IN_NUM_V_reg_995              |   32|   0|   32|          0|
    |LAYER_IN_W_T_V_reg_1042             |   32|   0|   32|          0|
    |LAYER_IN_W_V_reg_1012               |   32|   0|   32|          0|
    |LAYER_OUT_NUM_T_V_reg_1030          |   16|   0|   16|          0|
    |LAYER_OUT_NUM_V_reg_1002            |   32|   0|   32|          0|
    |STRIDE_V_reg_1017                   |   32|   0|   32|          0|
    |ap_CS_fsm                           |   52|   0|   52|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |done1_reg_274                       |    1|   0|    1|          0|
    |done_reg_216                        |    1|   0|    1|          0|
    |grp_maxpool_w2_fu_286_ap_start_reg  |    1|   0|    1|          0|
    |h_4_reg_1110                        |   32|   0|   32|          0|
    |h_reg_251                           |   32|   0|   32|          0|
    |i_op_assign_reg_144                 |   32|   0|   32|          0|
    |in_h_iter_2_reg_1142                |   32|   0|   32|          0|
    |in_h_iter_reg_168                   |   32|   0|   32|          0|
    |in_num_iter_reg_1136                |   32|   0|   32|          0|
    |in_w_iter_2_reg_1148                |   32|   0|   32|          0|
    |in_w_iter_reg_180                   |   32|   0|   32|          0|
    |layer_iter_2_reg_1194               |   32|   0|   32|          0|
    |layer_iter_reg_192                  |   32|   0|   32|          0|
    |layer_start_1_reg_227               |    1|   0|    1|          0|
    |layer_start_reg_204                 |    1|   0|    1|          0|
    |max_pool_reg_1049                   |    1|   0|    1|          0|
    |o_reg_239                           |   32|   0|   32|          0|
    |or_cond_39_reg_1057                 |    1|   0|    1|          0|
    |out_num_iter_2_reg_1154             |   32|   0|   32|          0|
    |out_num_iter_reg_156                |   32|   0|   32|          0|
    |p_Val2_9_reg_989                    |  192|   0|  192|          0|
    |ret_V_13_reg_1074                   |   33|   0|   33|          0|
    |ret_V_14_reg_1065                   |   33|   0|   33|          0|
    |ret_V_17_reg_1088                   |   32|   0|   32|          0|
    |ret_V_18_reg_1093                   |   32|   0|   32|          0|
    |ret_V_reg_1083                      |   13|   0|   13|          0|
    |sel_tmp22_demorgan_reg_1200         |    1|   0|    1|          0|
    |sel_tmp29_demorgan_reg_1206         |    1|   0|    1|          0|
    |tmp_126_reg_1070                    |    1|   0|    1|          0|
    |tmp_131_reg_1160                    |    1|   0|    1|          0|
    |tmp_132_reg_1098                    |   13|   0|   32|         19|
    |tmp_134_reg_1103                    |    1|   0|    1|          0|
    |tmp_137_reg_1169                    |    1|   0|    1|          0|
    |tmp_139_reg_1176                    |    1|   0|    1|          0|
    |tmp_140_reg_1182                    |    1|   0|    1|          0|
    |tmp_142_reg_1188                    |    1|   0|    1|          0|
    |tmp_303_reg_1164                    |    1|   0|    1|          0|
    |tmp_V_33_fu_108                     |  192|   0|  192|          0|
    |tmp_V_34_fu_112                     |  192|   0|  192|          0|
    |tmp_V_fu_104                        |  192|   0|  192|          0|
    |w_reg_263                           |   32|   0|   32|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 1732|   0| 1751|         19|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |         pool        | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |         pool        | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |         pool        | return value |
|ap_done                     | out |    1| ap_ctrl_hs |         pool        | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |         pool        | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |         pool        | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |         pool        | return value |
|fifo_cin_V_V_dout           |  in |  256|   ap_fifo  |     fifo_cin_V_V    |    pointer   |
|fifo_cin_V_V_empty_n        |  in |    1|   ap_fifo  |     fifo_cin_V_V    |    pointer   |
|fifo_cin_V_V_read           | out |    1|   ap_fifo  |     fifo_cin_V_V    |    pointer   |
|fifo_config_in_V_V_dout     |  in |  192|   ap_fifo  |  fifo_config_in_V_V |    pointer   |
|fifo_config_in_V_V_empty_n  |  in |    1|   ap_fifo  |  fifo_config_in_V_V |    pointer   |
|fifo_config_in_V_V_read     | out |    1|   ap_fifo  |  fifo_config_in_V_V |    pointer   |
|fifo_cout_V_V_din           | out |  256|   ap_fifo  |    fifo_cout_V_V    |    pointer   |
|fifo_cout_V_V_full_n        |  in |    1|   ap_fifo  |    fifo_cout_V_V    |    pointer   |
|fifo_cout_V_V_write         | out |    1|   ap_fifo  |    fifo_cout_V_V    |    pointer   |
|fifo_config_out_V_V_din     | out |  192|   ap_fifo  | fifo_config_out_V_V |    pointer   |
|fifo_config_out_V_V_full_n  |  in |    1|   ap_fifo  | fifo_config_out_V_V |    pointer   |
|fifo_config_out_V_V_write   | out |    1|   ap_fifo  | fifo_config_out_V_V |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

