============================================================
   Tang Dynasty, V4.6.12906
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.12906/bin/td.exe
   Built at =   18:22:35 Jun 26 2019
   Run by =     dell
   Run Date =   Tue Jul 30 09:04:44 2019

   Run on =     ANLOGIC-SUYANG
============================================================
RUN-1002 : start command "open_project cam.al"
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db cam_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.12906.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db cam_pr.db" in  1.131196s wall, 0.890625s user + 0.109375s system = 1.000000s CPU (88.4%)

RUN-1004 : used memory is 186 MB, reserved memory is 167 MB, peak memory is 186 MB
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
HDL-1007 : analyze verilog file sources/rtl/camera_init.v
HDL-1007 : analyze verilog file sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file sources/rtl/test_camera.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/ip_ram.v
HDL-1007 : analyze verilog file sources/rtl/camera_reader.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in sources/rtl/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.12906/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.12906/arch/eagle_macro.v(985)
HDL-1007 : elaborate module camera_init in sources/rtl/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in sources/rtl/i2c_module.v(2)
HDL-1007 : elaborate module lcd_sync(IMG_Y=1) in sources/rtl/lcd_sync.v(14)
HDL-1007 : elaborate module camera_reader in sources/rtl/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/ip_ram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in C:/Anlogic/TD4.6.12906/arch/eagle_macro.v(1071)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in sources/rtl/test_camera.v(136)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sources/sdc/SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "lcd_sync(IMG_Y=1)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 426/28 useful/useless nets, 341/20 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 88 distributor mux.
SYN-1016 : Merged 274 instances.
SYN-1015 : Optimize round 1, 449 better
SYN-1014 : Optimize round 2
SYN-1032 : 271/57 useful/useless nets, 186/128 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 3
SYN-1032 : 271/0 useful/useless nets, 186/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 3129/0 useful/useless nets, 3100/0 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 823 distributor mux.
SYN-1016 : Merged 2940 instances.
SYN-1015 : Optimize round 1, 3805 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2817/41 useful/useless nets, 2788/1969 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2039 better
SYN-1014 : Optimize round 3
SYN-1032 : 2816/0 useful/useless nets, 2787/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 362/35 useful/useless nets, 340/35 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1020 : Optimized 11 distributor mux.
SYN-1016 : Merged 62 instances.
SYN-1015 : Optimize round 1, 209 better
SYN-1014 : Optimize round 2
SYN-1032 : 1270/82 useful/useless nets, 1248/27 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 33 better
SYN-1014 : Optimize round 3
SYN-1032 : 1270/0 useful/useless nets, 1248/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 252/48 useful/useless nets, 126/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 62 better
SYN-1014 : Optimize round 2
SYN-1032 : 245/4 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.129723s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (113.4%)

RUN-1004 : used memory is 159 MB, reserved memory is 135 MB, peak memory is 206 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3517
  #and               1933
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                284
  #bufif1               1
  #MX21               506
  #FADD                 0
  #DFF                213
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             239
#MACRO_MULT             1
#MACRO_MUX            548

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |test_camera |3303   |213    |785    |
|  u_camera_init |camera_init |3234   |96     |277    |
|    u_i2c_write |i2c_module  |1106   |51     |43     |
|  u_vga_sync    |lcd_sync    |11     |38     |25     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 913/8 useful/useless nets, 572/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 696/0 useful/useless nets, 355/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 699/0 useful/useless nets, 358/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-1032 : 696/0 useful/useless nets, 355/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 2759/12 useful/useless nets, 2418/12 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2816/0 useful/useless nets, 2787/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4766/0 useful/useless nets, 4737/0 useful/useless insts
SYN-1016 : Merged 1681 instances.
SYN-2501 : Optimize round 1, 3169 better
SYN-2501 : Optimize round 2
SYN-1032 : 3085/0 useful/useless nets, 3056/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 3113/0 useful/useless nets, 3084/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1271/0 useful/useless nets, 1249/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1620/0 useful/useless nets, 1598/0 useful/useless insts
SYN-1016 : Merged 270 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-1032 : 1350/0 useful/useless nets, 1328/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1032 : 1359/0 useful/useless nets, 1337/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 245/0 useful/useless nets, 125/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 234/0 useful/useless nets, 155/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2501 : Optimize round 1, 39 better
SYN-2501 : Optimize round 2
SYN-1032 : 223/0 useful/useless nets, 150/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1032 : 429/0 useful/useless nets, 356/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 344 (3.65), #lev = 5 (1.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 344 (3.65), #lev = 5 (1.99)
SYN-2581 : Mapping with K=4, #lut = 344 (3.65), #lev = 5 (1.99)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2151 instances into 347 LUTs, name keeping = 23%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 871 (3.14), #lev = 30 (10.69)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 773 (2.68), #lev = 30 (9.97)
SYN-2581 : Mapping with K=4, #lut = 751 (2.66), #lev = 30 (9.97)
SYN-2581 : Mapping with K=4, #lut = 751 (2.66), #lev = 30 (9.97)
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map = 320.25 sec
SYN-3001 : Mapper mapped 3005 instances into 754 LUTs, name keeping = 19%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 266 (3.30), #lev = 6 (3.63)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 217 (3.18), #lev = 6 (3.63)
SYN-2581 : Mapping with K=4, #lut = 210 (3.12), #lev = 6 (3.63)
SYN-2581 : Mapping with K=4, #lut = 210 (3.11), #lev = 6 (3.63)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 321.83 sec
SYN-3001 : Mapper mapped 1273 instances into 213 LUTs, name keeping = 28%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 51 (2.75), #lev = 3 (2.61)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 51 (2.75), #lev = 3 (2.61)
SYN-2581 : Mapping with K=4, #lut = 51 (2.75), #lev = 3 (2.61)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 322.17 sec
SYN-3001 : Mapper mapped 92 instances into 52 LUTs, name keeping = 86%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 950/1 useful/useless nets, 609/2 useful/useless insts
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 950/0 useful/useless nets, 609/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 91 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 22 adder to BLE ...
SYN-4008 : Packed 22 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 346 LUT to BLE ...
SYN-4008 : Packed 346 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 53 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (53 nodes)...
SYN-4004 : #1: Packed 3 SEQ (418 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 305 single LUT's are left
SYN-4006 : 53 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 396/530 primitive instances ...
SYN-1001 : Packing model "camera_init" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 856/0 useful/useless nets, 827/0 useful/useless insts
SYN-1015 : Optimize round 1, 3 better
SYN-1014 : Optimize round 2
SYN-1032 : 853/0 useful/useless nets, 824/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 42 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 751 LUT to BLE ...
SYN-4008 : Packed 751 LUT and 25 SEQ to BLE.
SYN-4003 : Packing 17 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (17 nodes)...
SYN-4004 : #1: Packed 7 SEQ (161 nodes)...
SYN-4005 : Packed 7 SEQ with LUT/SLICE
SYN-4006 : 723 single LUT's are left
SYN-4006 : 17 single SEQ's are left
SYN-4011 : Packing model "camera_init" (AL_USER_NORMAL) with 761/775 primitive instances ...
SYN-1001 : Packing model "i2c_module" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 297/0 useful/useless nets, 275/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 51 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 212 LUT to BLE ...
SYN-4008 : Packed 212 LUT and 18 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 25 SEQ (218 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 171 single LUT's are left
SYN-4006 : 33 single SEQ's are left
SYN-4011 : Packing model "i2c_module" (AL_USER_NORMAL) with 220/226 primitive instances ...
SYN-1001 : Packing model "lcd_sync(IMG_Y=1)" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 382/0 useful/useless nets, 309/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 38 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 146 adder to BLE ...
SYN-4008 : Packed 146 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 51 LUT to BLE ...
SYN-4008 : Packed 51 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 13 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "lcd_sync(IMG_Y=1)" (AL_USER_NORMAL) with 51/150 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1624   out of  19600    8.29%
#reg                  222   out of  19600    1.13%
#le                  1692
  #lut only          1470   out of   1692   86.88%
  #reg only            68   out of   1692    4.02%
  #lut&reg            154   out of   1692    9.10%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------------------+
|Instance        |Module            |le    |lut   |seq   |
+--------------------------------------------------------+
|top             |test_camera       |1692  |1624  |222   |
|  u_camera_init |camera_init       |1009  |991   |93    |
|    u_i2c_write |i2c_module        |226   |218   |51    |
|  u_vga_sync    |lcd_sync(IMG_Y=1) |243   |243   |38    |
+--------------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  3.234460s wall, 3.281250s user + 0.093750s system = 3.375000s CPU (104.3%)

RUN-1004 : used memory is 191 MB, reserved memory is 164 MB, peak memory is 206 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Force tag keep_hierarchy inst 'u_camera_init'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u_i2c_write'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u_vga_sync'(AL_USER_NORMAL) to False
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model lcd_sync(IMG_Y=1)
SYN-1016 : Merged 4 instances.
SYN-1046 : remove 1 useless nets after legalize.
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (88 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 964 instances
RUN-1001 : 441 mslices, 408 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2130 nets
RUN-1001 : 1522 nets have 2 pins
RUN-1001 : 391 nets have [3 - 5] pins
RUN-1001 : 111 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 962 instances, 849 slices, 24 macros(132 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 9488, tnet num: 2128, tinst num: 962, tnode num: 10355, tedge num: 15578.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2128 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 516 clock pins, and constraint 865 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.184337s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 652262
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.948020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 492856, overlap = 139.5
PHY-3002 : Step(2): len = 405719, overlap = 137.25
PHY-3002 : Step(3): len = 355062, overlap = 137.25
PHY-3002 : Step(4): len = 317333, overlap = 139
PHY-3002 : Step(5): len = 285755, overlap = 145.75
PHY-3002 : Step(6): len = 257925, overlap = 147
PHY-3002 : Step(7): len = 232651, overlap = 152
PHY-3002 : Step(8): len = 211397, overlap = 158
PHY-3002 : Step(9): len = 188606, overlap = 164.5
PHY-3002 : Step(10): len = 167492, overlap = 175
PHY-3002 : Step(11): len = 150829, overlap = 186.75
PHY-3002 : Step(12): len = 132154, overlap = 196.25
PHY-3002 : Step(13): len = 114273, overlap = 202.75
PHY-3002 : Step(14): len = 102547, overlap = 205.75
PHY-3002 : Step(15): len = 88900, overlap = 206
PHY-3002 : Step(16): len = 71355.2, overlap = 211.75
PHY-3002 : Step(17): len = 63799.4, overlap = 215.5
PHY-3002 : Step(18): len = 56457.9, overlap = 213.5
PHY-3002 : Step(19): len = 45087.5, overlap = 220
PHY-3002 : Step(20): len = 42022, overlap = 225.25
PHY-3002 : Step(21): len = 37764.9, overlap = 227.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.4372e-06
PHY-3002 : Step(22): len = 54457.4, overlap = 217.75
PHY-3002 : Step(23): len = 62633.1, overlap = 218.75
PHY-3002 : Step(24): len = 57512.9, overlap = 219.5
PHY-3002 : Step(25): len = 54632.7, overlap = 218
PHY-3002 : Step(26): len = 54508.4, overlap = 205
PHY-3002 : Step(27): len = 51758.6, overlap = 196.25
PHY-3002 : Step(28): len = 49257.6, overlap = 189.5
PHY-3002 : Step(29): len = 48581.3, overlap = 189
PHY-3002 : Step(30): len = 49756.7, overlap = 185.5
PHY-3002 : Step(31): len = 50391.5, overlap = 183.75
PHY-3002 : Step(32): len = 48511.2, overlap = 184
PHY-3002 : Step(33): len = 47883.2, overlap = 182.25
PHY-3002 : Step(34): len = 45810.3, overlap = 186
PHY-3002 : Step(35): len = 45428.7, overlap = 185.25
PHY-3002 : Step(36): len = 46145.9, overlap = 183.25
PHY-3002 : Step(37): len = 46885.7, overlap = 177.5
PHY-3002 : Step(38): len = 46451.3, overlap = 182.25
PHY-3002 : Step(39): len = 45902.8, overlap = 176.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.87439e-06
PHY-3002 : Step(40): len = 49077.2, overlap = 179.75
PHY-3002 : Step(41): len = 51069.4, overlap = 186.75
PHY-3002 : Step(42): len = 52055.5, overlap = 187
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.74879e-06
PHY-3002 : Step(43): len = 56162.7, overlap = 188.5
PHY-3002 : Step(44): len = 59086.4, overlap = 194.75
PHY-3002 : Step(45): len = 58738.2, overlap = 200
PHY-3002 : Step(46): len = 57461.1, overlap = 202.25
PHY-3002 : Step(47): len = 58687.6, overlap = 198.75
PHY-3002 : Step(48): len = 60225.5, overlap = 202.25
PHY-3002 : Step(49): len = 60763.3, overlap = 202.25
PHY-3002 : Step(50): len = 60096.9, overlap = 191.75
PHY-3002 : Step(51): len = 58793.1, overlap = 179.5
PHY-3002 : Step(52): len = 58956.9, overlap = 182
PHY-3002 : Step(53): len = 59191.7, overlap = 188.75
PHY-3002 : Step(54): len = 59260, overlap = 190.75
PHY-3002 : Step(55): len = 58649.5, overlap = 206.25
PHY-3002 : Step(56): len = 58585.1, overlap = 201.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.14976e-05
PHY-3002 : Step(57): len = 62037.4, overlap = 195
PHY-3002 : Step(58): len = 64551.9, overlap = 197.25
PHY-3002 : Step(59): len = 64937.4, overlap = 190.5
PHY-3002 : Step(60): len = 64611.4, overlap = 190.5
PHY-3002 : Step(61): len = 64392.5, overlap = 193
PHY-3002 : Step(62): len = 64798.3, overlap = 195.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.27693e-05
PHY-3002 : Step(63): len = 67585.2, overlap = 190.75
PHY-3002 : Step(64): len = 68968.8, overlap = 177.25
PHY-3002 : Step(65): len = 68678.1, overlap = 177.25
PHY-3002 : Step(66): len = 69154.8, overlap = 172.5
PHY-3002 : Step(67): len = 70283, overlap = 170.25
PHY-3002 : Step(68): len = 70831, overlap = 165.75
PHY-3002 : Step(69): len = 70920.2, overlap = 177
PHY-3002 : Step(70): len = 70714.1, overlap = 170.25
PHY-3002 : Step(71): len = 70712, overlap = 170.25
PHY-3002 : Step(72): len = 71230.4, overlap = 180.75
PHY-3002 : Step(73): len = 71825.8, overlap = 182.5
PHY-3002 : Step(74): len = 71645.2, overlap = 182
PHY-3002 : Step(75): len = 71477.3, overlap = 177.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.55387e-05
PHY-3002 : Step(76): len = 73288.6, overlap = 177
PHY-3002 : Step(77): len = 74330.8, overlap = 165.75
PHY-3002 : Step(78): len = 75132.8, overlap = 162
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.36591e-05
PHY-3002 : Step(79): len = 75344.1, overlap = 166.5
PHY-3002 : Step(80): len = 75900.5, overlap = 157
PHY-3002 : Step(81): len = 77021, overlap = 162.25
PHY-3002 : Step(82): len = 78056.4, overlap = 150.75
PHY-3002 : Step(83): len = 79095.3, overlap = 146.25
PHY-3002 : Step(84): len = 79676.6, overlap = 152.25
PHY-3002 : Step(85): len = 80212.9, overlap = 151.25
PHY-3002 : Step(86): len = 80838.8, overlap = 158.5
PHY-3002 : Step(87): len = 81428.6, overlap = 146.5
PHY-3002 : Step(88): len = 82061.8, overlap = 140.5
PHY-3002 : Step(89): len = 82294.6, overlap = 134.5
PHY-3002 : Step(90): len = 82533.1, overlap = 131
PHY-3002 : Step(91): len = 82973.3, overlap = 136
PHY-3002 : Step(92): len = 83528.4, overlap = 131.5
PHY-3002 : Step(93): len = 83911.7, overlap = 133
PHY-3002 : Step(94): len = 84159.9, overlap = 128.75
PHY-3002 : Step(95): len = 84492, overlap = 127.75
PHY-3002 : Step(96): len = 84845.2, overlap = 124.5
PHY-3002 : Step(97): len = 85241.5, overlap = 116
PHY-3002 : Step(98): len = 85370.1, overlap = 115
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000141301
PHY-3002 : Step(99): len = 85986.9, overlap = 114.5
PHY-3002 : Step(100): len = 87264.9, overlap = 114.5
PHY-3002 : Step(101): len = 87079.9, overlap = 113.5
PHY-3002 : Step(102): len = 87124.1, overlap = 112.5
PHY-3002 : Step(103): len = 87575.4, overlap = 106.75
PHY-3002 : Step(104): len = 88031.1, overlap = 98.5
PHY-3002 : Step(105): len = 88336.3, overlap = 102.5
PHY-3002 : Step(106): len = 88395.2, overlap = 102
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000244919
PHY-3002 : Step(107): len = 88662.3, overlap = 102
PHY-3002 : Step(108): len = 89057.3, overlap = 110.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014763s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.948020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.11949e-06
PHY-3002 : Step(109): len = 105522, overlap = 83.75
PHY-3002 : Step(110): len = 103666, overlap = 89.25
PHY-3002 : Step(111): len = 101281, overlap = 90.75
PHY-3002 : Step(112): len = 100469, overlap = 91.5
PHY-3002 : Step(113): len = 99129.1, overlap = 93.75
PHY-3002 : Step(114): len = 98713.1, overlap = 94.25
PHY-3002 : Step(115): len = 97903.9, overlap = 95.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.0239e-05
PHY-3002 : Step(116): len = 97573.4, overlap = 95.25
PHY-3002 : Step(117): len = 97618.8, overlap = 95.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.04779e-05
PHY-3002 : Step(118): len = 97912.3, overlap = 94
PHY-3002 : Step(119): len = 98103.4, overlap = 94
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.85803e-05
PHY-3002 : Step(120): len = 99121.7, overlap = 90.25
PHY-3002 : Step(121): len = 101924, overlap = 84.75
PHY-3002 : Step(122): len = 103709, overlap = 82.75
PHY-3002 : Step(123): len = 105666, overlap = 67.75
PHY-3002 : Step(124): len = 107543, overlap = 54
PHY-3002 : Step(125): len = 107144, overlap = 51.75
PHY-3002 : Step(126): len = 107202, overlap = 53.25
PHY-3002 : Step(127): len = 106917, overlap = 54.5
PHY-3002 : Step(128): len = 106364, overlap = 53.75
PHY-3002 : Step(129): len = 106286, overlap = 52.5
PHY-3002 : Step(130): len = 106127, overlap = 51
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.71606e-05
PHY-3002 : Step(131): len = 107771, overlap = 43.25
PHY-3002 : Step(132): len = 109085, overlap = 39.75
PHY-3002 : Step(133): len = 108926, overlap = 40.5
PHY-3002 : Step(134): len = 108996, overlap = 41.25
PHY-3002 : Step(135): len = 109057, overlap = 44.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000154321
PHY-3002 : Step(136): len = 110104, overlap = 40
PHY-3002 : Step(137): len = 110880, overlap = 37.5
PHY-3002 : Step(138): len = 111171, overlap = 36.5
PHY-3002 : Step(139): len = 110789, overlap = 36.5
PHY-3002 : Step(140): len = 110565, overlap = 36.75
PHY-3002 : Step(141): len = 110302, overlap = 36
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.948020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.34837e-05
PHY-3002 : Step(142): len = 111284, overlap = 55.5
PHY-3002 : Step(143): len = 111442, overlap = 52.5
PHY-3002 : Step(144): len = 110365, overlap = 57.75
PHY-3002 : Step(145): len = 109834, overlap = 60
PHY-3002 : Step(146): len = 109784, overlap = 61.75
PHY-3002 : Step(147): len = 109732, overlap = 59.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.69673e-05
PHY-3002 : Step(148): len = 111670, overlap = 49.5
PHY-3002 : Step(149): len = 112554, overlap = 44
PHY-3002 : Step(150): len = 112949, overlap = 44
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000133935
PHY-3002 : Step(151): len = 114355, overlap = 41
PHY-3002 : Step(152): len = 115251, overlap = 36.25
PHY-3002 : Step(153): len = 115217, overlap = 36.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.090228s wall, 0.125000s user + 0.078125s system = 0.203125s CPU (225.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.948020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000324576
PHY-3002 : Step(154): len = 122781, overlap = 12.25
PHY-3002 : Step(155): len = 121222, overlap = 15.25
PHY-3002 : Step(156): len = 119859, overlap = 18.25
PHY-3002 : Step(157): len = 118906, overlap = 21
PHY-3002 : Step(158): len = 118464, overlap = 24.5
PHY-3002 : Step(159): len = 118135, overlap = 25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000649152
PHY-3002 : Step(160): len = 118839, overlap = 24.75
PHY-3002 : Step(161): len = 118967, overlap = 23.25
PHY-3002 : Step(162): len = 118993, overlap = 24.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0012983
PHY-3002 : Step(163): len = 119260, overlap = 24
PHY-3002 : Step(164): len = 119533, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009225s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (169.4%)

PHY-3001 : Legalized: Len = 123129, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 4.
PHY-3001 : Final: Len = 123235, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 414512, over cnt = 113(0%), over = 131, worst = 3
PHY-1002 : len = 414880, over cnt = 85(0%), over = 98, worst = 3
PHY-1002 : len = 414744, over cnt = 51(0%), over = 57, worst = 2
PHY-1002 : len = 414736, over cnt = 48(0%), over = 54, worst = 2
PHY-1002 : len = 376496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.105269s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (118.7%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 909 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 969 instances, 856 slices, 24 macros(132 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 9548, tnet num: 2135, tinst num: 969, tnode num: 10430, tedge num: 15668.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2135 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 522 clock pins, and constraint 880 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.222533s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (105.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 124846
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.947592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(165): len = 124575, overlap = 0
PHY-3002 : Step(166): len = 124575, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005497s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.947592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.45905e-05
PHY-3002 : Step(167): len = 124508, overlap = 0.25
PHY-3002 : Step(168): len = 124508, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.947592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.07462e-05
PHY-3002 : Step(169): len = 124532, overlap = 0.75
PHY-3002 : Step(170): len = 124532, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010086s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (154.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.947592
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000200138
PHY-3002 : Step(171): len = 124495, overlap = 0.75
PHY-3002 : Step(172): len = 124495, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005349s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 124518, Over = 0
PHY-3001 : Final: Len = 124518, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  4.331034s wall, 8.437500s user + 2.531250s system = 10.968750s CPU (253.3%)

RUN-1004 : used memory is 254 MB, reserved memory is 233 MB, peak memory is 282 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.12906/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 816 to 555
PHY-1001 : Pin misalignment score is improved from 555 to 544
PHY-1001 : Pin misalignment score is improved from 544 to 543
PHY-1001 : Pin misalignment score is improved from 543 to 543
PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 971 instances
RUN-1001 : 444 mslices, 412 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2137 nets
RUN-1001 : 1516 nets have 2 pins
RUN-1001 : 393 nets have [3 - 5] pins
RUN-1001 : 112 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 414408, over cnt = 111(0%), over = 130, worst = 3
PHY-1002 : len = 414776, over cnt = 77(0%), over = 89, worst = 3
PHY-1002 : len = 414656, over cnt = 49(0%), over = 55, worst = 2
PHY-1002 : len = 414656, over cnt = 48(0%), over = 54, worst = 2
PHY-1002 : len = 377640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.114568s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (109.1%)

PHY-1001 : End global routing;  0.526244s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (103.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 31952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.436262s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (103.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 31952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 600456, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End Routed; 8.622415s wall, 9.359375s user + 0.234375s system = 9.593750s CPU (111.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 594680, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.269418s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 593776, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.073302s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (149.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 593608, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 593608
PHY-1001 : End DR Iter 3; 0.031857s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  15.772837s wall, 16.250000s user + 0.562500s system = 16.812500s CPU (106.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  16.547923s wall, 17.031250s user + 0.609375s system = 17.640625s CPU (106.6%)

RUN-1004 : used memory is 367 MB, reserved memory is 350 MB, peak memory is 791 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1638   out of  19600    8.36%
#reg                  224   out of  19600    1.14%
#le                  1706
  #lut only          1482   out of   1706   86.87%
  #reg only            68   out of   1706    3.99%
  #lut&reg            156   out of   1706    9.14%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000111100010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 971
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 2137, pip num: 28639
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 1719 valid insts, and 71637 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000111100010000000000000000" in  3.446068s wall, 15.875000s user + 0.031250s system = 15.906250s CPU (461.6%)

RUN-1004 : used memory is 375 MB, reserved memory is 356 MB, peak memory is 791 MB
