
Uart_Oraz_Przerwania.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004000  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08004194  08004194  00014194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800421c  0800421c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800421c  0800421c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800421c  0800421c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0800421c  0800421c  0001421c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   0000000c  08004228  08004228  00014228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004234  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  20000070  080042a4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000200  080042a4  00020200  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010531  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f26  00000000  00000000  000305d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009f8  00000000  00000000  000334f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008f0  00000000  00000000  00033ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022df5  00000000  00000000  000347e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e9dc  00000000  00000000  000575d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c1aad  00000000  00000000  00065fb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00127a5e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027e0  00000000  00000000  00127ab4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000070 	.word	0x20000070
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800417c 	.word	0x0800417c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000074 	.word	0x20000074
 80001d0:	0800417c 	.word	0x0800417c

080001d4 <strcmp>:
 80001d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001dc:	2a01      	cmp	r2, #1
 80001de:	bf28      	it	cs
 80001e0:	429a      	cmpcs	r2, r3
 80001e2:	d0f7      	beq.n	80001d4 <strcmp>
 80001e4:	1ad0      	subs	r0, r2, r3
 80001e6:	4770      	bx	lr

080001e8 <_ZN7CButtonC1Ev>:


#include <CButton.h>


CButton::CButton() {
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	6078      	str	r0, [r7, #4]
 80001f0:	4a04      	ldr	r2, [pc, #16]	; (8000204 <_ZN7CButtonC1Ev+0x1c>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	4618      	mov	r0, r3
 80001fa:	370c      	adds	r7, #12
 80001fc:	46bd      	mov	sp, r7
 80001fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000202:	4770      	bx	lr
 8000204:	0800419c 	.word	0x0800419c

08000208 <_ZN7CButtonD1Ev>:

CButton::~CButton() {
 8000208:	b480      	push	{r7}
 800020a:	b083      	sub	sp, #12
 800020c:	af00      	add	r7, sp, #0
 800020e:	6078      	str	r0, [r7, #4]
 8000210:	4a04      	ldr	r2, [pc, #16]	; (8000224 <_ZN7CButtonD1Ev+0x1c>)
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	4618      	mov	r0, r3
 800021a:	370c      	adds	r7, #12
 800021c:	46bd      	mov	sp, r7
 800021e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000222:	4770      	bx	lr
 8000224:	0800419c 	.word	0x0800419c

08000228 <_ZN7CButtonD0Ev>:
CButton::~CButton() {
 8000228:	b580      	push	{r7, lr}
 800022a:	b082      	sub	sp, #8
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
}
 8000230:	6878      	ldr	r0, [r7, #4]
 8000232:	f7ff ffe9 	bl	8000208 <_ZN7CButtonD1Ev>
 8000236:	211c      	movs	r1, #28
 8000238:	6878      	ldr	r0, [r7, #4]
 800023a:	f003 ff08 	bl	800404e <_ZdlPvj>
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	4618      	mov	r0, r3
 8000242:	3708      	adds	r7, #8
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}

08000248 <_ZN17CControlLedByUartC1Ev>:
 *      Author: Konra
 */

#include "CControlLedByUart.h"

CControlLedByUart::CControlLedByUart() {
 8000248:	b480      	push	{r7}
 800024a:	b083      	sub	sp, #12
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]
 8000250:	4a04      	ldr	r2, [pc, #16]	; (8000264 <_ZN17CControlLedByUartC1Ev+0x1c>)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	4618      	mov	r0, r3
 800025a:	370c      	adds	r7, #12
 800025c:	46bd      	mov	sp, r7
 800025e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000262:	4770      	bx	lr
 8000264:	080041ac 	.word	0x080041ac

08000268 <_ZN17CControlLedByUartD1Ev>:

CControlLedByUart::~CControlLedByUart() {
 8000268:	b480      	push	{r7}
 800026a:	b083      	sub	sp, #12
 800026c:	af00      	add	r7, sp, #0
 800026e:	6078      	str	r0, [r7, #4]
 8000270:	4a04      	ldr	r2, [pc, #16]	; (8000284 <_ZN17CControlLedByUartD1Ev+0x1c>)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	4618      	mov	r0, r3
 800027a:	370c      	adds	r7, #12
 800027c:	46bd      	mov	sp, r7
 800027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000282:	4770      	bx	lr
 8000284:	080041ac 	.word	0x080041ac

08000288 <_ZN17CControlLedByUartD0Ev>:
CControlLedByUart::~CControlLedByUart() {
 8000288:	b580      	push	{r7, lr}
 800028a:	b082      	sub	sp, #8
 800028c:	af00      	add	r7, sp, #0
 800028e:	6078      	str	r0, [r7, #4]
}
 8000290:	6878      	ldr	r0, [r7, #4]
 8000292:	f7ff ffe9 	bl	8000268 <_ZN17CControlLedByUartD1Ev>
 8000296:	2110      	movs	r1, #16
 8000298:	6878      	ldr	r0, [r7, #4]
 800029a:	f003 fed8 	bl	800404e <_ZdlPvj>
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	4618      	mov	r0, r3
 80002a2:	3708      	adds	r7, #8
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bd80      	pop	{r7, pc}

080002a8 <_ZN17CControlLedByUart4initEP11CUartDriverP4CLed>:

void CControlLedByUart::init(CUartDriver* uartDriver, CLed* led)
{
 80002a8:	b480      	push	{r7}
 80002aa:	b085      	sub	sp, #20
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	60f8      	str	r0, [r7, #12]
 80002b0:	60b9      	str	r1, [r7, #8]
 80002b2:	607a      	str	r2, [r7, #4]
	m_uartDriver = uartDriver;
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	68ba      	ldr	r2, [r7, #8]
 80002b8:	609a      	str	r2, [r3, #8]
	m_led = led;
 80002ba:	68fb      	ldr	r3, [r7, #12]
 80002bc:	687a      	ldr	r2, [r7, #4]
 80002be:	60da      	str	r2, [r3, #12]
}
 80002c0:	bf00      	nop
 80002c2:	3714      	adds	r7, #20
 80002c4:	46bd      	mov	sp, r7
 80002c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ca:	4770      	bx	lr

080002cc <_ZN17CControlLedByUart6updateEv>:

void CControlLedByUart::update()
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b082      	sub	sp, #8
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	6078      	str	r0, [r7, #4]
	if(m_uartDriver->parsing(m_commands->commands.led_on))
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	689a      	ldr	r2, [r3, #8]
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	685b      	ldr	r3, [r3, #4]
 80002dc:	4619      	mov	r1, r3
 80002de:	4610      	mov	r0, r2
 80002e0:	f000 fc0f 	bl	8000b02 <_ZN11CUartDriver7parsingEPKc>
 80002e4:	4603      	mov	r3, r0
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d005      	beq.n	80002f6 <_ZN17CControlLedByUart6updateEv+0x2a>
	{
		m_led->turnOnLed();
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	68db      	ldr	r3, [r3, #12]
 80002ee:	4618      	mov	r0, r3
 80002f0:	f000 fab8 	bl	8000864 <_ZN4CLed9turnOnLedEv>
	}
	else if(m_uartDriver->parsing(m_commands->commands.led_off))
	{
		m_led->turnOffLed();
	}
}
 80002f4:	e010      	b.n	8000318 <_ZN17CControlLedByUart6updateEv+0x4c>
	else if(m_uartDriver->parsing(m_commands->commands.led_off))
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	689a      	ldr	r2, [r3, #8]
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	685b      	ldr	r3, [r3, #4]
 80002fe:	3307      	adds	r3, #7
 8000300:	4619      	mov	r1, r3
 8000302:	4610      	mov	r0, r2
 8000304:	f000 fbfd 	bl	8000b02 <_ZN11CUartDriver7parsingEPKc>
 8000308:	4603      	mov	r3, r0
 800030a:	2b00      	cmp	r3, #0
 800030c:	d004      	beq.n	8000318 <_ZN17CControlLedByUart6updateEv+0x4c>
		m_led->turnOffLed();
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	68db      	ldr	r3, [r3, #12]
 8000312:	4618      	mov	r0, r3
 8000314:	f000 fab6 	bl	8000884 <_ZN4CLed10turnOffLedEv>
}
 8000318:	bf00      	nop
 800031a:	3708      	adds	r7, #8
 800031c:	46bd      	mov	sp, r7
 800031e:	bd80      	pop	{r7, pc}

08000320 <_ZN7CDriverC1Ev>:



const char message[] = "test\r\n";

CDriver::CDriver()
 8000320:	b480      	push	{r7}
 8000322:	b083      	sub	sp, #12
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
{
}
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	4618      	mov	r0, r3
 800032c:	370c      	adds	r7, #12
 800032e:	46bd      	mov	sp, r7
 8000330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000334:	4770      	bx	lr

08000336 <_ZN7CDriverD1Ev>:
CDriver::~CDriver()
 8000336:	b480      	push	{r7}
 8000338:	b083      	sub	sp, #12
 800033a:	af00      	add	r7, sp, #0
 800033c:	6078      	str	r0, [r7, #4]
{
}
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	4618      	mov	r0, r3
 8000342:	370c      	adds	r7, #12
 8000344:	46bd      	mov	sp, r7
 8000346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034a:	4770      	bx	lr

0800034c <_ZN7CDriver4initEv>:

void CDriver::init()
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b082      	sub	sp, #8
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
	m_uartDriver.init();
 8000354:	4809      	ldr	r0, [pc, #36]	; (800037c <_ZN7CDriver4initEv+0x30>)
 8000356:	f000 fb05 	bl	8000964 <_ZN11CUartDriver4initEv>

	LD2.init(LD2_GPIO_Port, LD2_Pin, CLed::LedStates::off);
 800035a:	2301      	movs	r3, #1
 800035c:	2220      	movs	r2, #32
 800035e:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8000362:	4807      	ldr	r0, [pc, #28]	; (8000380 <_ZN7CDriver4initEv+0x34>)
 8000364:	f000 fa10 	bl	8000788 <_ZN4CLed4initEP12GPIO_TypeDeftNS_9LedStatesE>
	//m_blueButton.init(B1_GPIO_Port, B1_Pin, 20);
	//m_stateMachineLed.init(&m_greenLed,&m_blueButton,&m_uartDriver);
	m_controlLedByUart.init(&m_uartDriver, &LD2);
 8000368:	4a05      	ldr	r2, [pc, #20]	; (8000380 <_ZN7CDriver4initEv+0x34>)
 800036a:	4904      	ldr	r1, [pc, #16]	; (800037c <_ZN7CDriver4initEv+0x30>)
 800036c:	4805      	ldr	r0, [pc, #20]	; (8000384 <_ZN7CDriver4initEv+0x38>)
 800036e:	f7ff ff9b 	bl	80002a8 <_ZN17CControlLedByUart4initEP11CUartDriverP4CLed>
}
 8000372:	bf00      	nop
 8000374:	3708      	adds	r7, #8
 8000376:	46bd      	mov	sp, r7
 8000378:	bd80      	pop	{r7, pc}
 800037a:	bf00      	nop
 800037c:	2000008c 	.word	0x2000008c
 8000380:	2000014c 	.word	0x2000014c
 8000384:	200001d8 	.word	0x200001d8

08000388 <_ZN7CDriver6updateEv>:


void CDriver::update()
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b082      	sub	sp, #8
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]

	LD2.update();
 8000390:	4804      	ldr	r0, [pc, #16]	; (80003a4 <_ZN7CDriver6updateEv+0x1c>)
 8000392:	f000 fa1a 	bl	80007ca <_ZN4CLed6updateEv>
	//m_blueButton.update();
	//m_stateMachineLed.update();
	m_controlLedByUart.update();
 8000396:	4804      	ldr	r0, [pc, #16]	; (80003a8 <_ZN7CDriver6updateEv+0x20>)
 8000398:	f7ff ff98 	bl	80002cc <_ZN17CControlLedByUart6updateEv>



	//m_uartDriver.transmit((uint8_t*)message, strlen(message),500);

}
 800039c:	bf00      	nop
 800039e:	3708      	adds	r7, #8
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bd80      	pop	{r7, pc}
 80003a4:	2000014c 	.word	0x2000014c
 80003a8:	200001d8 	.word	0x200001d8

080003ac <_Z41__static_initialization_and_destruction_0ii>:
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b082      	sub	sp, #8
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
 80003b4:	6039      	str	r1, [r7, #0]
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	2b01      	cmp	r3, #1
 80003ba:	d11c      	bne.n	80003f6 <_Z41__static_initialization_and_destruction_0ii+0x4a>
 80003bc:	683b      	ldr	r3, [r7, #0]
 80003be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80003c2:	4293      	cmp	r3, r2
 80003c4:	d117      	bne.n	80003f6 <_Z41__static_initialization_and_destruction_0ii+0x4a>
CUartDriver CDriver::m_uartDriver;
 80003c6:	481e      	ldr	r0, [pc, #120]	; (8000440 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80003c8:	f000 fa9c 	bl	8000904 <_ZN11CUartDriverC1Ev>
CLed CDriver::LD2;
 80003cc:	481d      	ldr	r0, [pc, #116]	; (8000444 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 80003ce:	f000 f9ab 	bl	8000728 <_ZN4CLedC1Ev>
CLed CDriver::m_redLed;
 80003d2:	481d      	ldr	r0, [pc, #116]	; (8000448 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 80003d4:	f000 f9a8 	bl	8000728 <_ZN4CLedC1Ev>
CLed CDriver::m_blueLed;
 80003d8:	481c      	ldr	r0, [pc, #112]	; (800044c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 80003da:	f000 f9a5 	bl	8000728 <_ZN4CLedC1Ev>
CLed CDriver::m_greenLed;
 80003de:	481c      	ldr	r0, [pc, #112]	; (8000450 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 80003e0:	f000 f9a2 	bl	8000728 <_ZN4CLedC1Ev>
CButton CDriver::m_blueButton;
 80003e4:	481b      	ldr	r0, [pc, #108]	; (8000454 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 80003e6:	f7ff feff 	bl	80001e8 <_ZN7CButtonC1Ev>
CStateMachineLed CDriver::m_stateMachineLed;
 80003ea:	481b      	ldr	r0, [pc, #108]	; (8000458 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 80003ec:	f000 fa5a 	bl	80008a4 <_ZN16CStateMachineLedC1Ev>
CControlLedByUart CDriver::m_controlLedByUart;
 80003f0:	481a      	ldr	r0, [pc, #104]	; (800045c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 80003f2:	f7ff ff29 	bl	8000248 <_ZN17CControlLedByUartC1Ev>
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d11c      	bne.n	8000436 <_Z41__static_initialization_and_destruction_0ii+0x8a>
 80003fc:	683b      	ldr	r3, [r7, #0]
 80003fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000402:	4293      	cmp	r3, r2
 8000404:	d117      	bne.n	8000436 <_Z41__static_initialization_and_destruction_0ii+0x8a>
 8000406:	4815      	ldr	r0, [pc, #84]	; (800045c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8000408:	f7ff ff2e 	bl	8000268 <_ZN17CControlLedByUartD1Ev>
CStateMachineLed CDriver::m_stateMachineLed;
 800040c:	4812      	ldr	r0, [pc, #72]	; (8000458 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 800040e:	f000 fa59 	bl	80008c4 <_ZN16CStateMachineLedD1Ev>
CButton CDriver::m_blueButton;
 8000412:	4810      	ldr	r0, [pc, #64]	; (8000454 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8000414:	f7ff fef8 	bl	8000208 <_ZN7CButtonD1Ev>
CLed CDriver::m_greenLed;
 8000418:	480d      	ldr	r0, [pc, #52]	; (8000450 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 800041a:	f000 f995 	bl	8000748 <_ZN4CLedD1Ev>
CLed CDriver::m_blueLed;
 800041e:	480b      	ldr	r0, [pc, #44]	; (800044c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8000420:	f000 f992 	bl	8000748 <_ZN4CLedD1Ev>
CLed CDriver::m_redLed;
 8000424:	4808      	ldr	r0, [pc, #32]	; (8000448 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8000426:	f000 f98f 	bl	8000748 <_ZN4CLedD1Ev>
CLed CDriver::LD2;
 800042a:	4806      	ldr	r0, [pc, #24]	; (8000444 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 800042c:	f000 f98c 	bl	8000748 <_ZN4CLedD1Ev>
CUartDriver CDriver::m_uartDriver;
 8000430:	4803      	ldr	r0, [pc, #12]	; (8000440 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8000432:	f000 fa77 	bl	8000924 <_ZN11CUartDriverD1Ev>
}
 8000436:	bf00      	nop
 8000438:	3708      	adds	r7, #8
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}
 800043e:	bf00      	nop
 8000440:	2000008c 	.word	0x2000008c
 8000444:	2000014c 	.word	0x2000014c
 8000448:	20000164 	.word	0x20000164
 800044c:	2000017c 	.word	0x2000017c
 8000450:	20000194 	.word	0x20000194
 8000454:	200001ac 	.word	0x200001ac
 8000458:	200001c8 	.word	0x200001c8
 800045c:	200001d8 	.word	0x200001d8

08000460 <_GLOBAL__sub_I__ZN7CDriver12driverBufferE>:
 8000460:	b580      	push	{r7, lr}
 8000462:	af00      	add	r7, sp, #0
 8000464:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000468:	2001      	movs	r0, #1
 800046a:	f7ff ff9f 	bl	80003ac <_Z41__static_initialization_and_destruction_0ii>
 800046e:	bd80      	pop	{r7, pc}

08000470 <_GLOBAL__sub_D__ZN7CDriver12driverBufferE>:
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
 8000474:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000478:	2000      	movs	r0, #0
 800047a:	f7ff ff97 	bl	80003ac <_Z41__static_initialization_and_destruction_0ii>
 800047e:	bd80      	pop	{r7, pc}

08000480 <_ZN11CUartDriver7getUartEv>:
	void Flush();
	void isEndLine(uint8_t value);
	void writeToReceivedBuffer();
	bool parsing(const char* command);

	UART_HandleTypeDef* getUart() {return &m_huart2;}
 8000480:	b480      	push	{r7}
 8000482:	b083      	sub	sp, #12
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	3334      	adds	r3, #52	; 0x34
 800048c:	4618      	mov	r0, r3
 800048e:	370c      	adds	r7, #12
 8000490:	46bd      	mov	sp, r7
 8000492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000496:	4770      	bx	lr

08000498 <_ZN7CHelper4initEv>:

//UART_HandleTypeDef CHelper::huart2;


void CHelper::init()
{
 8000498:	b580      	push	{r7, lr}
 800049a:	af00      	add	r7, sp, #0
	SystemClock_Config();
 800049c:	f000 f8d2 	bl	8000644 <_ZN7CHelper18SystemClock_ConfigEv>
	MX_GPIO_Init();
 80004a0:	f000 f82e 	bl	8000500 <_ZN7CHelper12MX_GPIO_InitEv>
	MX_NVIC_Init();
 80004a4:	f000 f8ba 	bl	800061c <_ZN7CHelper12MX_NVIC_InitEv>
}
 80004a8:	bf00      	nop
 80004aa:	bd80      	pop	{r7, pc}

080004ac <HAL_UART_TxCpltCallback>:
//		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
//	}
//}

extern "C" void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b082      	sub	sp, #8
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
	if(huart == CDriver::m_uartDriver.getUart()) //huart->Instance == USART2
 80004b4:	4804      	ldr	r0, [pc, #16]	; (80004c8 <HAL_UART_TxCpltCallback+0x1c>)
 80004b6:	f7ff ffe3 	bl	8000480 <_ZN11CUartDriver7getUartEv>
 80004ba:	4602      	mov	r2, r0
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	4293      	cmp	r3, r2
	{

	}
}
 80004c0:	bf00      	nop
 80004c2:	3708      	adds	r7, #8
 80004c4:	46bd      	mov	sp, r7
 80004c6:	bd80      	pop	{r7, pc}
 80004c8:	2000008c 	.word	0x2000008c

080004cc <HAL_UART_RxCpltCallback>:

extern "C" void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
	if(huart == CDriver::m_uartDriver.getUart())
 80004d4:	4809      	ldr	r0, [pc, #36]	; (80004fc <HAL_UART_RxCpltCallback+0x30>)
 80004d6:	f7ff ffd3 	bl	8000480 <_ZN11CUartDriver7getUartEv>
 80004da:	4602      	mov	r2, r0
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	4293      	cmp	r3, r2
 80004e0:	bf0c      	ite	eq
 80004e2:	2301      	moveq	r3, #1
 80004e4:	2300      	movne	r3, #0
 80004e6:	b2db      	uxtb	r3, r3
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d002      	beq.n	80004f2 <HAL_UART_RxCpltCallback+0x26>
	{
		CDriver::m_uartDriver.irqRxComplete();
 80004ec:	4803      	ldr	r0, [pc, #12]	; (80004fc <HAL_UART_RxCpltCallback+0x30>)
 80004ee:	f000 fa75 	bl	80009dc <_ZN11CUartDriver13irqRxCompleteEv>
	}
}
 80004f2:	bf00      	nop
 80004f4:	3708      	adds	r7, #8
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bd80      	pop	{r7, pc}
 80004fa:	bf00      	nop
 80004fc:	2000008c 	.word	0x2000008c

08000500 <_ZN7CHelper12MX_GPIO_InitEv>:

void CHelper::MX_GPIO_Init()
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b08a      	sub	sp, #40	; 0x28
 8000504:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000506:	f107 0314 	add.w	r3, r7, #20
 800050a:	2200      	movs	r2, #0
 800050c:	601a      	str	r2, [r3, #0]
 800050e:	605a      	str	r2, [r3, #4]
 8000510:	609a      	str	r2, [r3, #8]
 8000512:	60da      	str	r2, [r3, #12]
 8000514:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000516:	4b3f      	ldr	r3, [pc, #252]	; (8000614 <_ZN7CHelper12MX_GPIO_InitEv+0x114>)
 8000518:	695b      	ldr	r3, [r3, #20]
 800051a:	4a3e      	ldr	r2, [pc, #248]	; (8000614 <_ZN7CHelper12MX_GPIO_InitEv+0x114>)
 800051c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000520:	6153      	str	r3, [r2, #20]
 8000522:	4b3c      	ldr	r3, [pc, #240]	; (8000614 <_ZN7CHelper12MX_GPIO_InitEv+0x114>)
 8000524:	695b      	ldr	r3, [r3, #20]
 8000526:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800052a:	613b      	str	r3, [r7, #16]
 800052c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800052e:	4b39      	ldr	r3, [pc, #228]	; (8000614 <_ZN7CHelper12MX_GPIO_InitEv+0x114>)
 8000530:	695b      	ldr	r3, [r3, #20]
 8000532:	4a38      	ldr	r2, [pc, #224]	; (8000614 <_ZN7CHelper12MX_GPIO_InitEv+0x114>)
 8000534:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000538:	6153      	str	r3, [r2, #20]
 800053a:	4b36      	ldr	r3, [pc, #216]	; (8000614 <_ZN7CHelper12MX_GPIO_InitEv+0x114>)
 800053c:	695b      	ldr	r3, [r3, #20]
 800053e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000542:	60fb      	str	r3, [r7, #12]
 8000544:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000546:	4b33      	ldr	r3, [pc, #204]	; (8000614 <_ZN7CHelper12MX_GPIO_InitEv+0x114>)
 8000548:	695b      	ldr	r3, [r3, #20]
 800054a:	4a32      	ldr	r2, [pc, #200]	; (8000614 <_ZN7CHelper12MX_GPIO_InitEv+0x114>)
 800054c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000550:	6153      	str	r3, [r2, #20]
 8000552:	4b30      	ldr	r3, [pc, #192]	; (8000614 <_ZN7CHelper12MX_GPIO_InitEv+0x114>)
 8000554:	695b      	ldr	r3, [r3, #20]
 8000556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800055a:	60bb      	str	r3, [r7, #8]
 800055c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800055e:	4b2d      	ldr	r3, [pc, #180]	; (8000614 <_ZN7CHelper12MX_GPIO_InitEv+0x114>)
 8000560:	695b      	ldr	r3, [r3, #20]
 8000562:	4a2c      	ldr	r2, [pc, #176]	; (8000614 <_ZN7CHelper12MX_GPIO_InitEv+0x114>)
 8000564:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000568:	6153      	str	r3, [r2, #20]
 800056a:	4b2a      	ldr	r3, [pc, #168]	; (8000614 <_ZN7CHelper12MX_GPIO_InitEv+0x114>)
 800056c:	695b      	ldr	r3, [r3, #20]
 800056e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000572:	607b      	str	r3, [r7, #4]
 8000574:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(Reddiode_GPIO_Port, Reddiode_Pin, GPIO_PIN_RESET);
 8000576:	2200      	movs	r2, #0
 8000578:	2102      	movs	r1, #2
 800057a:	4827      	ldr	r0, [pc, #156]	; (8000618 <_ZN7CHelper12MX_GPIO_InitEv+0x118>)
 800057c:	f000 ffdc 	bl	8001538 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000580:	2200      	movs	r2, #0
 8000582:	2120      	movs	r1, #32
 8000584:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000588:	f000 ffd6 	bl	8001538 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 800058c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000590:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000592:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000596:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000598:	2300      	movs	r3, #0
 800059a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800059c:	f107 0314 	add.w	r3, r7, #20
 80005a0:	4619      	mov	r1, r3
 80005a2:	481d      	ldr	r0, [pc, #116]	; (8000618 <_ZN7CHelper12MX_GPIO_InitEv+0x118>)
 80005a4:	f000 fe3e 	bl	8001224 <HAL_GPIO_Init>

	/*Configure GPIO pin : Mybutton_Pin */
	GPIO_InitStruct.Pin = Mybutton_Pin;
 80005a8:	2301      	movs	r3, #1
 80005aa:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80005ac:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80005b0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005b2:	2301      	movs	r3, #1
 80005b4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(Mybutton_GPIO_Port, &GPIO_InitStruct);
 80005b6:	f107 0314 	add.w	r3, r7, #20
 80005ba:	4619      	mov	r1, r3
 80005bc:	4816      	ldr	r0, [pc, #88]	; (8000618 <_ZN7CHelper12MX_GPIO_InitEv+0x118>)
 80005be:	f000 fe31 	bl	8001224 <HAL_GPIO_Init>

	/*Configure GPIO pin : Reddiode_Pin */
	GPIO_InitStruct.Pin = Reddiode_Pin;
 80005c2:	2302      	movs	r3, #2
 80005c4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c6:	2301      	movs	r3, #1
 80005c8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ca:	2300      	movs	r3, #0
 80005cc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ce:	2300      	movs	r3, #0
 80005d0:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(Reddiode_GPIO_Port, &GPIO_InitStruct);
 80005d2:	f107 0314 	add.w	r3, r7, #20
 80005d6:	4619      	mov	r1, r3
 80005d8:	480f      	ldr	r0, [pc, #60]	; (8000618 <_ZN7CHelper12MX_GPIO_InitEv+0x118>)
 80005da:	f000 fe23 	bl	8001224 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 80005de:	2320      	movs	r3, #32
 80005e0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005e2:	2301      	movs	r3, #1
 80005e4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e6:	2300      	movs	r3, #0
 80005e8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ea:	2300      	movs	r3, #0
 80005ec:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80005ee:	f107 0314 	add.w	r3, r7, #20
 80005f2:	4619      	mov	r1, r3
 80005f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005f8:	f000 fe14 	bl	8001224 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80005fc:	2200      	movs	r2, #0
 80005fe:	2100      	movs	r1, #0
 8000600:	2006      	movs	r0, #6
 8000602:	f000 fd62 	bl	80010ca <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000606:	2006      	movs	r0, #6
 8000608:	f000 fd7b 	bl	8001102 <HAL_NVIC_EnableIRQ>
}
 800060c:	bf00      	nop
 800060e:	3728      	adds	r7, #40	; 0x28
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	40021000 	.word	0x40021000
 8000618:	48000800 	.word	0x48000800

0800061c <_ZN7CHelper12MX_NVIC_InitEv>:

void CHelper::MX_NVIC_Init()
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
	/* EXTI15_10_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000620:	2200      	movs	r2, #0
 8000622:	2100      	movs	r1, #0
 8000624:	2028      	movs	r0, #40	; 0x28
 8000626:	f000 fd50 	bl	80010ca <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800062a:	2028      	movs	r0, #40	; 0x28
 800062c:	f000 fd69 	bl	8001102 <HAL_NVIC_EnableIRQ>

	/* USART2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000630:	2200      	movs	r2, #0
 8000632:	2100      	movs	r1, #0
 8000634:	2026      	movs	r0, #38	; 0x26
 8000636:	f000 fd48 	bl	80010ca <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 800063a:	2026      	movs	r0, #38	; 0x26
 800063c:	f000 fd61 	bl	8001102 <HAL_NVIC_EnableIRQ>
}
 8000640:	bf00      	nop
 8000642:	bd80      	pop	{r7, pc}

08000644 <_ZN7CHelper18SystemClock_ConfigEv>:

void CHelper::SystemClock_Config()
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b0a6      	sub	sp, #152	; 0x98
 8000648:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800064e:	2228      	movs	r2, #40	; 0x28
 8000650:	2100      	movs	r1, #0
 8000652:	4618      	mov	r0, r3
 8000654:	f003 fd2c 	bl	80040b0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000658:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
 8000666:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000668:	1d3b      	adds	r3, r7, #4
 800066a:	2258      	movs	r2, #88	; 0x58
 800066c:	2100      	movs	r1, #0
 800066e:	4618      	mov	r0, r3
 8000670:	f003 fd1e 	bl	80040b0 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000674:	2302      	movs	r3, #2
 8000676:	673b      	str	r3, [r7, #112]	; 0x70
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000678:	2301      	movs	r3, #1
 800067a:	67fb      	str	r3, [r7, #124]	; 0x7c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800067c:	2310      	movs	r3, #16
 800067e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000682:	2302      	movs	r3, #2
 8000684:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000688:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800068c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000690:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000694:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000698:	2300      	movs	r3, #0
 800069a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800069e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 ff9e 	bl	80015e4 <HAL_RCC_OscConfig>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	bf14      	ite	ne
 80006ae:	2301      	movne	r3, #1
 80006b0:	2300      	moveq	r3, #0
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d001      	beq.n	80006bc <_ZN7CHelper18SystemClock_ConfigEv+0x78>
	{
	Error_Handler();
 80006b8:	f000 f831 	bl	800071e <_ZN7CHelper13Error_HandlerEv>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006bc:	230f      	movs	r3, #15
 80006be:	65fb      	str	r3, [r7, #92]	; 0x5c
							  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006c0:	2302      	movs	r3, #2
 80006c2:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c4:	2300      	movs	r3, #0
 80006c6:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006cc:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ce:	2300      	movs	r3, #0
 80006d0:	66fb      	str	r3, [r7, #108]	; 0x6c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006d2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80006d6:	2102      	movs	r1, #2
 80006d8:	4618      	mov	r0, r3
 80006da:	f001 fe99 	bl	8002410 <HAL_RCC_ClockConfig>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	bf14      	ite	ne
 80006e4:	2301      	movne	r3, #1
 80006e6:	2300      	moveq	r3, #0
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <_ZN7CHelper18SystemClock_ConfigEv+0xae>
	{
	Error_Handler();
 80006ee:	f000 f816 	bl	800071e <_ZN7CHelper13Error_HandlerEv>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80006f2:	2302      	movs	r3, #2
 80006f4:	607b      	str	r3, [r7, #4]
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006f6:	2300      	movs	r3, #0
 80006f8:	613b      	str	r3, [r7, #16]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006fa:	1d3b      	adds	r3, r7, #4
 80006fc:	4618      	mov	r0, r3
 80006fe:	f002 f8bd 	bl	800287c <HAL_RCCEx_PeriphCLKConfig>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	bf14      	ite	ne
 8000708:	2301      	movne	r3, #1
 800070a:	2300      	moveq	r3, #0
 800070c:	b2db      	uxtb	r3, r3
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <_ZN7CHelper18SystemClock_ConfigEv+0xd2>
	{
	Error_Handler();
 8000712:	f000 f804 	bl	800071e <_ZN7CHelper13Error_HandlerEv>
	}
}
 8000716:	bf00      	nop
 8000718:	3798      	adds	r7, #152	; 0x98
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}

0800071e <_ZN7CHelper13Error_HandlerEv>:

void CHelper::Error_Handler()
{
 800071e:	b480      	push	{r7}
 8000720:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000722:	b672      	cpsid	i
}
 8000724:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000726:	e7fe      	b.n	8000726 <_ZN7CHelper13Error_HandlerEv+0x8>

08000728 <_ZN4CLedC1Ev>:
 *      Author: Konra
 */

#include <CLed.h>

CLed::CLed() {
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
 8000730:	4a04      	ldr	r2, [pc, #16]	; (8000744 <_ZN4CLedC1Ev+0x1c>)
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	4618      	mov	r0, r3
 800073a:	370c      	adds	r7, #12
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr
 8000744:	080041bc 	.word	0x080041bc

08000748 <_ZN4CLedD1Ev>:

CLed::~CLed() {
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	4a04      	ldr	r2, [pc, #16]	; (8000764 <_ZN4CLedD1Ev+0x1c>)
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	4618      	mov	r0, r3
 800075a:	370c      	adds	r7, #12
 800075c:	46bd      	mov	sp, r7
 800075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000762:	4770      	bx	lr
 8000764:	080041bc 	.word	0x080041bc

08000768 <_ZN4CLedD0Ev>:
CLed::~CLed() {
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
}
 8000770:	6878      	ldr	r0, [r7, #4]
 8000772:	f7ff ffe9 	bl	8000748 <_ZN4CLedD1Ev>
 8000776:	2118      	movs	r1, #24
 8000778:	6878      	ldr	r0, [r7, #4]
 800077a:	f003 fc68 	bl	800404e <_ZdlPvj>
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	4618      	mov	r0, r3
 8000782:	3708      	adds	r7, #8
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}

08000788 <_ZN4CLed4initEP12GPIO_TypeDeftNS_9LedStatesE>:

void CLed::init(GPIO_TypeDef* GpioPort, uint16_t GpioPin, LedStates state = off)
{
 8000788:	b480      	push	{r7}
 800078a:	b085      	sub	sp, #20
 800078c:	af00      	add	r7, sp, #0
 800078e:	60f8      	str	r0, [r7, #12]
 8000790:	60b9      	str	r1, [r7, #8]
 8000792:	4611      	mov	r1, r2
 8000794:	461a      	mov	r2, r3
 8000796:	460b      	mov	r3, r1
 8000798:	80fb      	strh	r3, [r7, #6]
 800079a:	4613      	mov	r3, r2
 800079c:	717b      	strb	r3, [r7, #5]
	this->GpioPort 	= GpioPort;
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	68ba      	ldr	r2, [r7, #8]
 80007a2:	605a      	str	r2, [r3, #4]
	this->GpioPin 	= GpioPin;
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	88fa      	ldrh	r2, [r7, #6]
 80007a8:	811a      	strh	r2, [r3, #8]
	this->state 	= state;
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	797a      	ldrb	r2, [r7, #5]
 80007ae:	729a      	strb	r2, [r3, #10]
	m_timerToggle 	= 500;
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80007b6:	60da      	str	r2, [r3, #12]
	m_enter 		= false;
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	2200      	movs	r2, #0
 80007bc:	751a      	strb	r2, [r3, #20]
}
 80007be:	bf00      	nop
 80007c0:	3714      	adds	r7, #20
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr

080007ca <_ZN4CLed6updateEv>:
void CLed::update()
{
 80007ca:	b580      	push	{r7, lr}
 80007cc:	b082      	sub	sp, #8
 80007ce:	af00      	add	r7, sp, #0
 80007d0:	6078      	str	r0, [r7, #4]
	switch(state)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	7a9b      	ldrb	r3, [r3, #10]
 80007d6:	2b02      	cmp	r3, #2
 80007d8:	d00e      	beq.n	80007f8 <_ZN4CLed6updateEv+0x2e>
 80007da:	2b02      	cmp	r3, #2
 80007dc:	dc2e      	bgt.n	800083c <_ZN4CLed6updateEv+0x72>
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d002      	beq.n	80007e8 <_ZN4CLed6updateEv+0x1e>
 80007e2:	2b01      	cmp	r3, #1
 80007e4:	d004      	beq.n	80007f0 <_ZN4CLed6updateEv+0x26>
				m_enter = false;
			}

			break;
	}
}
 80007e6:	e029      	b.n	800083c <_ZN4CLed6updateEv+0x72>
			turnOnLed();
 80007e8:	6878      	ldr	r0, [r7, #4]
 80007ea:	f000 f83b 	bl	8000864 <_ZN4CLed9turnOnLedEv>
			break;
 80007ee:	e025      	b.n	800083c <_ZN4CLed6updateEv+0x72>
			turnOffLed();
 80007f0:	6878      	ldr	r0, [r7, #4]
 80007f2:	f000 f847 	bl	8000884 <_ZN4CLed10turnOffLedEv>
			break;
 80007f6:	e021      	b.n	800083c <_ZN4CLed6updateEv+0x72>
			if(m_enter == false)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	7d1b      	ldrb	r3, [r3, #20]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d107      	bne.n	8000810 <_ZN4CLed6updateEv+0x46>
				m_lastTick = HAL_GetTick();
 8000800:	f000 fb7c 	bl	8000efc <HAL_GetTick>
 8000804:	4602      	mov	r2, r0
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	611a      	str	r2, [r3, #16]
				m_enter = true;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	2201      	movs	r2, #1
 800080e:	751a      	strb	r2, [r3, #20]
			if((HAL_GetTick() - m_lastTick) > m_timerToggle)
 8000810:	f000 fb74 	bl	8000efc <HAL_GetTick>
 8000814:	4602      	mov	r2, r0
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	691b      	ldr	r3, [r3, #16]
 800081a:	1ad2      	subs	r2, r2, r3
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	429a      	cmp	r2, r3
 8000822:	bf8c      	ite	hi
 8000824:	2301      	movhi	r3, #1
 8000826:	2300      	movls	r3, #0
 8000828:	b2db      	uxtb	r3, r3
 800082a:	2b00      	cmp	r3, #0
 800082c:	d005      	beq.n	800083a <_ZN4CLed6updateEv+0x70>
				togglePin();
 800082e:	6878      	ldr	r0, [r7, #4]
 8000830:	f000 f808 	bl	8000844 <_ZN4CLed9togglePinEv>
				m_enter = false;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	2200      	movs	r2, #0
 8000838:	751a      	strb	r2, [r3, #20]
			break;
 800083a:	bf00      	nop
}
 800083c:	bf00      	nop
 800083e:	3708      	adds	r7, #8
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}

08000844 <_ZN4CLed9togglePinEv>:
void CLed::togglePin()
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GpioPort, GpioPin);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	685a      	ldr	r2, [r3, #4]
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	891b      	ldrh	r3, [r3, #8]
 8000854:	4619      	mov	r1, r3
 8000856:	4610      	mov	r0, r2
 8000858:	f000 fe86 	bl	8001568 <HAL_GPIO_TogglePin>
}
 800085c:	bf00      	nop
 800085e:	3708      	adds	r7, #8
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}

08000864 <_ZN4CLed9turnOnLedEv>:

void CLed::turnOnLed()
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GpioPort, GpioPin, GPIO_PIN_SET);
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	6858      	ldr	r0, [r3, #4]
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	891b      	ldrh	r3, [r3, #8]
 8000874:	2201      	movs	r2, #1
 8000876:	4619      	mov	r1, r3
 8000878:	f000 fe5e 	bl	8001538 <HAL_GPIO_WritePin>
}
 800087c:	bf00      	nop
 800087e:	3708      	adds	r7, #8
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}

08000884 <_ZN4CLed10turnOffLedEv>:

void CLed::turnOffLed()
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GpioPort, GpioPin, GPIO_PIN_RESET);
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	6858      	ldr	r0, [r3, #4]
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	891b      	ldrh	r3, [r3, #8]
 8000894:	2200      	movs	r2, #0
 8000896:	4619      	mov	r1, r3
 8000898:	f000 fe4e 	bl	8001538 <HAL_GPIO_WritePin>
}
 800089c:	bf00      	nop
 800089e:	3708      	adds	r7, #8
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}

080008a4 <_ZN16CStateMachineLedC1Ev>:
#include "string.h"
#include "stdio.h"



CStateMachineLed::CStateMachineLed() {
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	4a04      	ldr	r2, [pc, #16]	; (80008c0 <_ZN16CStateMachineLedC1Ev+0x1c>)
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	4618      	mov	r0, r3
 80008b6:	370c      	adds	r7, #12
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr
 80008c0:	080041cc 	.word	0x080041cc

080008c4 <_ZN16CStateMachineLedD1Ev>:

CStateMachineLed::~CStateMachineLed() {
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	4a04      	ldr	r2, [pc, #16]	; (80008e0 <_ZN16CStateMachineLedD1Ev+0x1c>)
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	4618      	mov	r0, r3
 80008d6:	370c      	adds	r7, #12
 80008d8:	46bd      	mov	sp, r7
 80008da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008de:	4770      	bx	lr
 80008e0:	080041cc 	.word	0x080041cc

080008e4 <_ZN16CStateMachineLedD0Ev>:
CStateMachineLed::~CStateMachineLed() {
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
}
 80008ec:	6878      	ldr	r0, [r7, #4]
 80008ee:	f7ff ffe9 	bl	80008c4 <_ZN16CStateMachineLedD1Ev>
 80008f2:	2110      	movs	r1, #16
 80008f4:	6878      	ldr	r0, [r7, #4]
 80008f6:	f003 fbaa 	bl	800404e <_ZdlPvj>
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	4618      	mov	r0, r3
 80008fe:	3708      	adds	r7, #8
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}

08000904 <_ZN11CUartDriverC1Ev>:

#include <CUartDriver.h>
#include "string.h"
//UART_HandleTypeDef CUartDriver::m_huart2;

CUartDriver::CUartDriver() {
 8000904:	b480      	push	{r7}
 8000906:	b083      	sub	sp, #12
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	4a04      	ldr	r2, [pc, #16]	; (8000920 <_ZN11CUartDriverC1Ev+0x1c>)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	4618      	mov	r0, r3
 8000916:	370c      	adds	r7, #12
 8000918:	46bd      	mov	sp, r7
 800091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091e:	4770      	bx	lr
 8000920:	080041dc 	.word	0x080041dc

08000924 <_ZN11CUartDriverD1Ev>:

CUartDriver::~CUartDriver() {
 8000924:	b480      	push	{r7}
 8000926:	b083      	sub	sp, #12
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
 800092c:	4a04      	ldr	r2, [pc, #16]	; (8000940 <_ZN11CUartDriverD1Ev+0x1c>)
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	4618      	mov	r0, r3
 8000936:	370c      	adds	r7, #12
 8000938:	46bd      	mov	sp, r7
 800093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093e:	4770      	bx	lr
 8000940:	080041dc 	.word	0x080041dc

08000944 <_ZN11CUartDriverD0Ev>:
CUartDriver::~CUartDriver() {
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
}
 800094c:	6878      	ldr	r0, [r7, #4]
 800094e:	f7ff ffe9 	bl	8000924 <_ZN11CUartDriverD1Ev>
 8000952:	21c0      	movs	r1, #192	; 0xc0
 8000954:	6878      	ldr	r0, [r7, #4]
 8000956:	f003 fb7a 	bl	800404e <_ZdlPvj>
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	4618      	mov	r0, r3
 800095e:	3708      	adds	r7, #8
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}

08000964 <_ZN11CUartDriver4initEv>:

void CUartDriver::init()
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
	m_huart2.Instance = USART2;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	4a1a      	ldr	r2, [pc, #104]	; (80009d8 <_ZN11CUartDriver4initEv+0x74>)
 8000970:	635a      	str	r2, [r3, #52]	; 0x34
	m_huart2.Init.BaudRate = 38400;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000978:	639a      	str	r2, [r3, #56]	; 0x38
	m_huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	2200      	movs	r2, #0
 800097e:	63da      	str	r2, [r3, #60]	; 0x3c
	m_huart2.Init.StopBits = UART_STOPBITS_1;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	2200      	movs	r2, #0
 8000984:	641a      	str	r2, [r3, #64]	; 0x40
	m_huart2.Init.Parity = UART_PARITY_NONE;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	2200      	movs	r2, #0
 800098a:	645a      	str	r2, [r3, #68]	; 0x44
	m_huart2.Init.Mode = UART_MODE_TX_RX;
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	220c      	movs	r2, #12
 8000990:	649a      	str	r2, [r3, #72]	; 0x48
	m_huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	2200      	movs	r2, #0
 8000996:	64da      	str	r2, [r3, #76]	; 0x4c
	m_huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	2200      	movs	r2, #0
 800099c:	651a      	str	r2, [r3, #80]	; 0x50
	m_huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	2200      	movs	r2, #0
 80009a2:	655a      	str	r2, [r3, #84]	; 0x54
	m_huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	2200      	movs	r2, #0
 80009a8:	659a      	str	r2, [r3, #88]	; 0x58
	if (HAL_UART_Init(&m_huart2) != HAL_OK)
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	3334      	adds	r3, #52	; 0x34
 80009ae:	4618      	mov	r0, r3
 80009b0:	f002 f982 	bl	8002cb8 <HAL_UART_Init>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	bf14      	ite	ne
 80009ba:	2301      	movne	r3, #1
 80009bc:	2300      	moveq	r3, #0
 80009be:	b2db      	uxtb	r3, r3
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d002      	beq.n	80009ca <_ZN11CUartDriver4initEv+0x66>
	{
		Error_Handler();
 80009c4:	6878      	ldr	r0, [r7, #4]
 80009c6:	f000 f90d 	bl	8000be4 <_ZN11CUartDriver13Error_HandlerEv>
	}

	turnOnReceivingIfOff();
 80009ca:	6878      	ldr	r0, [r7, #4]
 80009cc:	f000 f82d 	bl	8000a2a <_ZN11CUartDriver20turnOnReceivingIfOffEv>
}
 80009d0:	bf00      	nop
 80009d2:	3708      	adds	r7, #8
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	40004400 	.word	0x40004400

080009dc <_ZN11CUartDriver13irqRxCompleteEv>:

void CUartDriver::irqRxComplete()
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
	if(writeToBuffer(m_dataReceive) == BS_OK)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 80009ea:	4619      	mov	r1, r3
 80009ec:	6878      	ldr	r0, [r7, #4]
 80009ee:	f000 f89d 	bl	8000b2c <_ZN11CUartDriver13writeToBufferEh>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	bf0c      	ite	eq
 80009f8:	2301      	moveq	r3, #1
 80009fa:	2300      	movne	r3, #0
 80009fc:	b2db      	uxtb	r3, r3
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d006      	beq.n	8000a10 <_ZN11CUartDriver13irqRxCompleteEv+0x34>
	{
		isEndLine(m_dataReceive);
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8000a08:	4619      	mov	r1, r3
 8000a0a:	6878      	ldr	r0, [r7, #4]
 8000a0c:	f000 f82d 	bl	8000a6a <_ZN11CUartDriver9isEndLineEh>
	}
	HAL_UART_Receive_IT(&m_huart2, &m_dataReceive, sizeof(m_dataReceive));
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	f103 0034 	add.w	r0, r3, #52	; 0x34
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	33bc      	adds	r3, #188	; 0xbc
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	f002 f999 	bl	8002d54 <HAL_UART_Receive_IT>
}
 8000a22:	bf00      	nop
 8000a24:	3708      	adds	r7, #8
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <_ZN11CUartDriver20turnOnReceivingIfOffEv>:

void CUartDriver::turnOnReceivingIfOff()
{
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	b082      	sub	sp, #8
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	6078      	str	r0, [r7, #4]
    if (m_huart2.gState == HAL_UART_STATE_READY || m_huart2.gState == HAL_UART_STATE_BUSY_TX)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8000a38:	2b20      	cmp	r3, #32
 8000a3a:	d004      	beq.n	8000a46 <_ZN11CUartDriver20turnOnReceivingIfOffEv+0x1c>
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8000a42:	2b21      	cmp	r3, #33	; 0x21
 8000a44:	d101      	bne.n	8000a4a <_ZN11CUartDriver20turnOnReceivingIfOffEv+0x20>
 8000a46:	2301      	movs	r3, #1
 8000a48:	e000      	b.n	8000a4c <_ZN11CUartDriver20turnOnReceivingIfOffEv+0x22>
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d008      	beq.n	8000a62 <_ZN11CUartDriver20turnOnReceivingIfOffEv+0x38>
    {
        HAL_UART_Receive_IT(&m_huart2, &m_dataReceive, sizeof(m_dataReceive));
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	f103 0034 	add.w	r0, r3, #52	; 0x34
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	33bc      	adds	r3, #188	; 0xbc
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	f002 f979 	bl	8002d54 <HAL_UART_Receive_IT>
    }
}
 8000a62:	bf00      	nop
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}

08000a6a <_ZN11CUartDriver9isEndLineEh>:

void CUartDriver::isEndLine(uint8_t value)
{
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	b082      	sub	sp, #8
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	6078      	str	r0, [r7, #4]
 8000a72:	460b      	mov	r3, r1
 8000a74:	70fb      	strb	r3, [r7, #3]
	if(value == '\n')
 8000a76:	78fb      	ldrb	r3, [r7, #3]
 8000a78:	2b0a      	cmp	r3, #10
 8000a7a:	d10a      	bne.n	8000a92 <_ZN11CUartDriver9isEndLineEh+0x28>
	{
		m_receivedLines++;
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 8000a82:	3301      	adds	r3, #1
 8000a84:	b2da      	uxtb	r2, r3
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
		writeToReceivedBuffer();
 8000a8c:	6878      	ldr	r0, [r7, #4]
 8000a8e:	f000 f804 	bl	8000a9a <_ZN11CUartDriver21writeToReceivedBufferEv>
	}
}
 8000a92:	bf00      	nop
 8000a94:	3708      	adds	r7, #8
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}

08000a9a <_ZN11CUartDriver21writeToReceivedBufferEv>:

void CUartDriver::writeToReceivedBuffer()
{
 8000a9a:	b580      	push	{r7, lr}
 8000a9c:	b084      	sub	sp, #16
 8000a9e:	af00      	add	r7, sp, #0
 8000aa0:	6078      	str	r0, [r7, #4]
	uint8_t index = 0;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	73fb      	strb	r3, [r7, #15]
	do
	{
		readFromBuffer(&m_tmpReceivedData);
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	33be      	adds	r3, #190	; 0xbe
 8000aaa:	4619      	mov	r1, r3
 8000aac:	6878      	ldr	r0, [r7, #4]
 8000aae:	f000 f86b 	bl	8000b88 <_ZN11CUartDriver14readFromBufferEPh>
		if(m_tmpReceivedData == '\n')
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	f893 30be 	ldrb.w	r3, [r3, #190]	; 0xbe
 8000ab8:	2b0a      	cmp	r3, #10
 8000aba:	d105      	bne.n	8000ac8 <_ZN11CUartDriver21writeToReceivedBufferEv+0x2e>
		{
			m_receivedBuffer[index] = 0;
 8000abc:	7bfb      	ldrb	r3, [r7, #15]
 8000abe:	687a      	ldr	r2, [r7, #4]
 8000ac0:	4413      	add	r3, r2
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	751a      	strb	r2, [r3, #20]
 8000ac6:	e007      	b.n	8000ad8 <_ZN11CUartDriver21writeToReceivedBufferEv+0x3e>
		}
		else
		{
			m_receivedBuffer[index] = m_tmpReceivedData;
 8000ac8:	7bfb      	ldrb	r3, [r7, #15]
 8000aca:	687a      	ldr	r2, [r7, #4]
 8000acc:	f892 10be 	ldrb.w	r1, [r2, #190]	; 0xbe
 8000ad0:	687a      	ldr	r2, [r7, #4]
 8000ad2:	4413      	add	r3, r2
 8000ad4:	460a      	mov	r2, r1
 8000ad6:	751a      	strb	r2, [r3, #20]
		}
		index++;
 8000ad8:	7bfb      	ldrb	r3, [r7, #15]
 8000ada:	3301      	adds	r3, #1
 8000adc:	73fb      	strb	r3, [r7, #15]
	}while(m_tmpReceivedData != '\n');
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	f893 30be 	ldrb.w	r3, [r3, #190]	; 0xbe
 8000ae4:	2b0a      	cmp	r3, #10
 8000ae6:	d000      	beq.n	8000aea <_ZN11CUartDriver21writeToReceivedBufferEv+0x50>
	do
 8000ae8:	e7dd      	b.n	8000aa6 <_ZN11CUartDriver21writeToReceivedBufferEv+0xc>

	m_receivedLines--;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 8000af0:	3b01      	subs	r3, #1
 8000af2:	b2da      	uxtb	r2, r3
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd

}
 8000afa:	bf00      	nop
 8000afc:	3710      	adds	r7, #16
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}

08000b02 <_ZN11CUartDriver7parsingEPKc>:

bool CUartDriver::parsing(const char* command)
{
 8000b02:	b580      	push	{r7, lr}
 8000b04:	b082      	sub	sp, #8
 8000b06:	af00      	add	r7, sp, #0
 8000b08:	6078      	str	r0, [r7, #4]
 8000b0a:	6039      	str	r1, [r7, #0]
	if(strcmp(command, (char*)m_receivedBuffer) == 0)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	3314      	adds	r3, #20
 8000b10:	4619      	mov	r1, r3
 8000b12:	6838      	ldr	r0, [r7, #0]
 8000b14:	f7ff fb5e 	bl	80001d4 <strcmp>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d101      	bne.n	8000b22 <_ZN11CUartDriver7parsingEPKc+0x20>
	{
		return true;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	e000      	b.n	8000b24 <_ZN11CUartDriver7parsingEPKc+0x22>
	}

	return false;
 8000b22:	2300      	movs	r3, #0
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	3708      	adds	r7, #8
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <_ZN11CUartDriver13writeToBufferEh>:
{
	HAL_UART_Receive_IT(&m_huart2, pData, Size);
}

CUartDriver::BufferState CUartDriver::writeToBuffer(uint8_t value)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b085      	sub	sp, #20
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
 8000b34:	460b      	mov	r3, r1
 8000b36:	70fb      	strb	r3, [r7, #3]

	uint8_t tempHead = (m_head + 1) % BUFFER_SIZE;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	; 0xba
 8000b3e:	3301      	adds	r3, #1
 8000b40:	425a      	negs	r2, r3
 8000b42:	f003 030f 	and.w	r3, r3, #15
 8000b46:	f002 020f 	and.w	r2, r2, #15
 8000b4a:	bf58      	it	pl
 8000b4c:	4253      	negpl	r3, r2
 8000b4e:	73fb      	strb	r3, [r7, #15]

	if(tempHead == m_tail)
 8000b50:	7bfb      	ldrb	r3, [r7, #15]
 8000b52:	687a      	ldr	r2, [r7, #4]
 8000b54:	f8b2 20b8 	ldrh.w	r2, [r2, #184]	; 0xb8
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	d101      	bne.n	8000b60 <_ZN11CUartDriver13writeToBufferEh+0x34>
	{
		return BufferState::BS_ERROR;
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	e00d      	b.n	8000b7c <_ZN11CUartDriver13writeToBufferEh+0x50>
	}

	m_buffer[m_head] = value;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	; 0xba
 8000b66:	461a      	mov	r2, r3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	4413      	add	r3, r2
 8000b6c:	78fa      	ldrb	r2, [r7, #3]
 8000b6e:	711a      	strb	r2, [r3, #4]
	m_head = tempHead;
 8000b70:	7bfb      	ldrb	r3, [r7, #15]
 8000b72:	b29a      	uxth	r2, r3
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba

	return BufferState::BS_OK;
 8000b7a:	2300      	movs	r3, #0
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3714      	adds	r7, #20
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr

08000b88 <_ZN11CUartDriver14readFromBufferEPh>:

CUartDriver::BufferState CUartDriver::readFromBuffer(uint8_t* value)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	6039      	str	r1, [r7, #0]
	if(m_head == m_tail)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	f8b3 20ba 	ldrh.w	r2, [r3, #186]	; 0xba
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	d101      	bne.n	8000ba6 <_ZN11CUartDriver14readFromBufferEPh+0x1e>
	{
		return BufferState::BS_ERROR;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	e018      	b.n	8000bd8 <_ZN11CUartDriver14readFromBufferEPh+0x50>
	}

	*value = m_buffer[m_tail];
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 8000bac:	461a      	mov	r2, r3
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4413      	add	r3, r2
 8000bb2:	791a      	ldrb	r2, [r3, #4]
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	701a      	strb	r2, [r3, #0]
	m_tail = (m_tail + 1) % BUFFER_SIZE;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	425a      	negs	r2, r3
 8000bc2:	f003 030f 	and.w	r3, r3, #15
 8000bc6:	f002 020f 	and.w	r2, r2, #15
 8000bca:	bf58      	it	pl
 8000bcc:	4253      	negpl	r3, r2
 8000bce:	b29a      	uxth	r2, r3
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	f8a3 20b8 	strh.w	r2, [r3, #184]	; 0xb8
	return BufferState::BS_OK;
 8000bd6:	2300      	movs	r3, #0
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	370c      	adds	r7, #12
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr

08000be4 <_ZN11CUartDriver13Error_HandlerEv>:
	m_head = 0;
	m_tail = 0;
}

void CUartDriver::Error_Handler()
{
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
	while(1)
 8000bec:	e7fe      	b.n	8000bec <_ZN11CUartDriver13Error_HandlerEv+0x8>
	...

08000bf0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bf4:	f000 f928 	bl	8000e48 <HAL_Init>

  /* USER CODE BEGIN Init */
  CHelper::init();
 8000bf8:	f7ff fc4e 	bl	8000498 <_ZN7CHelper4initEv>
  m_driver.init();
 8000bfc:	4803      	ldr	r0, [pc, #12]	; (8000c0c <main+0x1c>)
 8000bfe:	f7ff fba5 	bl	800034c <_ZN7CDriver4initEv>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  m_driver.update();
 8000c02:	4802      	ldr	r0, [pc, #8]	; (8000c0c <main+0x1c>)
 8000c04:	f7ff fbc0 	bl	8000388 <_ZN7CDriver6updateEv>
 8000c08:	e7fb      	b.n	8000c02 <main+0x12>
 8000c0a:	bf00      	nop
 8000c0c:	200001e8 	.word	0x200001e8

08000c10 <_Z41__static_initialization_and_destruction_0ii>:
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d107      	bne.n	8000c30 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d102      	bne.n	8000c30 <_Z41__static_initialization_and_destruction_0ii+0x20>
CDriver m_driver;
 8000c2a:	4809      	ldr	r0, [pc, #36]	; (8000c50 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8000c2c:	f7ff fb78 	bl	8000320 <_ZN7CDriverC1Ev>
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d107      	bne.n	8000c46 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c3c:	4293      	cmp	r3, r2
 8000c3e:	d102      	bne.n	8000c46 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8000c40:	4803      	ldr	r0, [pc, #12]	; (8000c50 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8000c42:	f7ff fb78 	bl	8000336 <_ZN7CDriverD1Ev>
}
 8000c46:	bf00      	nop
 8000c48:	3708      	adds	r7, #8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	200001e8 	.word	0x200001e8

08000c54 <_GLOBAL__sub_I_m_driver>:
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000c5c:	2001      	movs	r0, #1
 8000c5e:	f7ff ffd7 	bl	8000c10 <_Z41__static_initialization_and_destruction_0ii>
 8000c62:	bd80      	pop	{r7, pc}

08000c64 <_GLOBAL__sub_D_m_driver>:
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	f7ff ffcf 	bl	8000c10 <_Z41__static_initialization_and_destruction_0ii>
 8000c72:	bd80      	pop	{r7, pc}

08000c74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c7a:	4b0f      	ldr	r3, [pc, #60]	; (8000cb8 <HAL_MspInit+0x44>)
 8000c7c:	699b      	ldr	r3, [r3, #24]
 8000c7e:	4a0e      	ldr	r2, [pc, #56]	; (8000cb8 <HAL_MspInit+0x44>)
 8000c80:	f043 0301 	orr.w	r3, r3, #1
 8000c84:	6193      	str	r3, [r2, #24]
 8000c86:	4b0c      	ldr	r3, [pc, #48]	; (8000cb8 <HAL_MspInit+0x44>)
 8000c88:	699b      	ldr	r3, [r3, #24]
 8000c8a:	f003 0301 	and.w	r3, r3, #1
 8000c8e:	607b      	str	r3, [r7, #4]
 8000c90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c92:	4b09      	ldr	r3, [pc, #36]	; (8000cb8 <HAL_MspInit+0x44>)
 8000c94:	69db      	ldr	r3, [r3, #28]
 8000c96:	4a08      	ldr	r2, [pc, #32]	; (8000cb8 <HAL_MspInit+0x44>)
 8000c98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c9c:	61d3      	str	r3, [r2, #28]
 8000c9e:	4b06      	ldr	r3, [pc, #24]	; (8000cb8 <HAL_MspInit+0x44>)
 8000ca0:	69db      	ldr	r3, [r3, #28]
 8000ca2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ca6:	603b      	str	r3, [r7, #0]
 8000ca8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000caa:	2007      	movs	r0, #7
 8000cac:	f000 fa02 	bl	80010b4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cb0:	bf00      	nop
 8000cb2:	3708      	adds	r7, #8
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	40021000 	.word	0x40021000

08000cbc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b08a      	sub	sp, #40	; 0x28
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc4:	f107 0314 	add.w	r3, r7, #20
 8000cc8:	2200      	movs	r2, #0
 8000cca:	601a      	str	r2, [r3, #0]
 8000ccc:	605a      	str	r2, [r3, #4]
 8000cce:	609a      	str	r2, [r3, #8]
 8000cd0:	60da      	str	r2, [r3, #12]
 8000cd2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a17      	ldr	r2, [pc, #92]	; (8000d38 <HAL_UART_MspInit+0x7c>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d128      	bne.n	8000d30 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cde:	4b17      	ldr	r3, [pc, #92]	; (8000d3c <HAL_UART_MspInit+0x80>)
 8000ce0:	69db      	ldr	r3, [r3, #28]
 8000ce2:	4a16      	ldr	r2, [pc, #88]	; (8000d3c <HAL_UART_MspInit+0x80>)
 8000ce4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ce8:	61d3      	str	r3, [r2, #28]
 8000cea:	4b14      	ldr	r3, [pc, #80]	; (8000d3c <HAL_UART_MspInit+0x80>)
 8000cec:	69db      	ldr	r3, [r3, #28]
 8000cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cf2:	613b      	str	r3, [r7, #16]
 8000cf4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf6:	4b11      	ldr	r3, [pc, #68]	; (8000d3c <HAL_UART_MspInit+0x80>)
 8000cf8:	695b      	ldr	r3, [r3, #20]
 8000cfa:	4a10      	ldr	r2, [pc, #64]	; (8000d3c <HAL_UART_MspInit+0x80>)
 8000cfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d00:	6153      	str	r3, [r2, #20]
 8000d02:	4b0e      	ldr	r3, [pc, #56]	; (8000d3c <HAL_UART_MspInit+0x80>)
 8000d04:	695b      	ldr	r3, [r3, #20]
 8000d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d0a:	60fb      	str	r3, [r7, #12]
 8000d0c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000d0e:	230c      	movs	r3, #12
 8000d10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d12:	2302      	movs	r3, #2
 8000d14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d1e:	2307      	movs	r3, #7
 8000d20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d22:	f107 0314 	add.w	r3, r7, #20
 8000d26:	4619      	mov	r1, r3
 8000d28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d2c:	f000 fa7a 	bl	8001224 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d30:	bf00      	nop
 8000d32:	3728      	adds	r7, #40	; 0x28
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	40004400 	.word	0x40004400
 8000d3c:	40021000 	.word	0x40021000

08000d40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d44:	e7fe      	b.n	8000d44 <NMI_Handler+0x4>

08000d46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d46:	b480      	push	{r7}
 8000d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d4a:	e7fe      	b.n	8000d4a <HardFault_Handler+0x4>

08000d4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d50:	e7fe      	b.n	8000d50 <MemManage_Handler+0x4>

08000d52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d52:	b480      	push	{r7}
 8000d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d56:	e7fe      	b.n	8000d56 <BusFault_Handler+0x4>

08000d58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d5c:	e7fe      	b.n	8000d5c <UsageFault_Handler+0x4>

08000d5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d5e:	b480      	push	{r7}
 8000d60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d62:	bf00      	nop
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr

08000d6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d70:	bf00      	nop
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr

08000d7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d7e:	bf00      	nop
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr

08000d88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d8c:	f000 f8a2 	bl	8000ed4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d90:	bf00      	nop
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000d98:	2001      	movs	r0, #1
 8000d9a:	f000 fbff 	bl	800159c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000d9e:	bf00      	nop
 8000da0:	bd80      	pop	{r7, pc}
	...

08000da4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(CDriver::m_uartDriver.getUart());
 8000da8:	4804      	ldr	r0, [pc, #16]	; (8000dbc <USART2_IRQHandler+0x18>)
 8000daa:	f7ff fb69 	bl	8000480 <_ZN11CUartDriver7getUartEv>
 8000dae:	4603      	mov	r3, r0
 8000db0:	4618      	mov	r0, r3
 8000db2:	f002 f81d 	bl	8002df0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000db6:	bf00      	nop
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	2000008c 	.word	0x2000008c

08000dc0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000dc4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000dc8:	f000 fbe8 	bl	800159c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000dcc:	bf00      	nop
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000dd4:	4b06      	ldr	r3, [pc, #24]	; (8000df0 <SystemInit+0x20>)
 8000dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000dda:	4a05      	ldr	r2, [pc, #20]	; (8000df0 <SystemInit+0x20>)
 8000ddc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000de0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000de4:	bf00      	nop
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	e000ed00 	.word	0xe000ed00

08000df4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000df4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e2c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000df8:	480d      	ldr	r0, [pc, #52]	; (8000e30 <LoopForever+0x6>)
  ldr r1, =_edata
 8000dfa:	490e      	ldr	r1, [pc, #56]	; (8000e34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000dfc:	4a0e      	ldr	r2, [pc, #56]	; (8000e38 <LoopForever+0xe>)
  movs r3, #0
 8000dfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e00:	e002      	b.n	8000e08 <LoopCopyDataInit>

08000e02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e06:	3304      	adds	r3, #4

08000e08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e0c:	d3f9      	bcc.n	8000e02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e0e:	4a0b      	ldr	r2, [pc, #44]	; (8000e3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e10:	4c0b      	ldr	r4, [pc, #44]	; (8000e40 <LoopForever+0x16>)
  movs r3, #0
 8000e12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e14:	e001      	b.n	8000e1a <LoopFillZerobss>

08000e16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e18:	3204      	adds	r2, #4

08000e1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e1c:	d3fb      	bcc.n	8000e16 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000e1e:	f7ff ffd7 	bl	8000dd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e22:	f003 f919 	bl	8004058 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e26:	f7ff fee3 	bl	8000bf0 <main>

08000e2a <LoopForever>:

LoopForever:
    b LoopForever
 8000e2a:	e7fe      	b.n	8000e2a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000e2c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000e30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e34:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000e38:	08004234 	.word	0x08004234
  ldr r2, =_sbss
 8000e3c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000e40:	20000200 	.word	0x20000200

08000e44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e44:	e7fe      	b.n	8000e44 <ADC1_2_IRQHandler>
	...

08000e48 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e4c:	4b08      	ldr	r3, [pc, #32]	; (8000e70 <HAL_Init+0x28>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a07      	ldr	r2, [pc, #28]	; (8000e70 <HAL_Init+0x28>)
 8000e52:	f043 0310 	orr.w	r3, r3, #16
 8000e56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e58:	2003      	movs	r0, #3
 8000e5a:	f000 f92b 	bl	80010b4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e5e:	2000      	movs	r0, #0
 8000e60:	f000 f808 	bl	8000e74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e64:	f7ff ff06 	bl	8000c74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e68:	2300      	movs	r3, #0
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40022000 	.word	0x40022000

08000e74 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e7c:	4b12      	ldr	r3, [pc, #72]	; (8000ec8 <HAL_InitTick+0x54>)
 8000e7e:	681a      	ldr	r2, [r3, #0]
 8000e80:	4b12      	ldr	r3, [pc, #72]	; (8000ecc <HAL_InitTick+0x58>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	4619      	mov	r1, r3
 8000e86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e92:	4618      	mov	r0, r3
 8000e94:	f000 f943 	bl	800111e <HAL_SYSTICK_Config>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	e00e      	b.n	8000ec0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	2b0f      	cmp	r3, #15
 8000ea6:	d80a      	bhi.n	8000ebe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	6879      	ldr	r1, [r7, #4]
 8000eac:	f04f 30ff 	mov.w	r0, #4294967295
 8000eb0:	f000 f90b 	bl	80010ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000eb4:	4a06      	ldr	r2, [pc, #24]	; (8000ed0 <HAL_InitTick+0x5c>)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	e000      	b.n	8000ec0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ebe:	2301      	movs	r3, #1
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	20000000 	.word	0x20000000
 8000ecc:	20000008 	.word	0x20000008
 8000ed0:	20000004 	.word	0x20000004

08000ed4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ed8:	4b06      	ldr	r3, [pc, #24]	; (8000ef4 <HAL_IncTick+0x20>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	461a      	mov	r2, r3
 8000ede:	4b06      	ldr	r3, [pc, #24]	; (8000ef8 <HAL_IncTick+0x24>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4413      	add	r3, r2
 8000ee4:	4a04      	ldr	r2, [pc, #16]	; (8000ef8 <HAL_IncTick+0x24>)
 8000ee6:	6013      	str	r3, [r2, #0]
}
 8000ee8:	bf00      	nop
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	20000008 	.word	0x20000008
 8000ef8:	200001f0 	.word	0x200001f0

08000efc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  return uwTick;  
 8000f00:	4b03      	ldr	r3, [pc, #12]	; (8000f10 <HAL_GetTick+0x14>)
 8000f02:	681b      	ldr	r3, [r3, #0]
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	200001f0 	.word	0x200001f0

08000f14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	f003 0307 	and.w	r3, r3, #7
 8000f22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f24:	4b0c      	ldr	r3, [pc, #48]	; (8000f58 <__NVIC_SetPriorityGrouping+0x44>)
 8000f26:	68db      	ldr	r3, [r3, #12]
 8000f28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f2a:	68ba      	ldr	r2, [r7, #8]
 8000f2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f30:	4013      	ands	r3, r2
 8000f32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f46:	4a04      	ldr	r2, [pc, #16]	; (8000f58 <__NVIC_SetPriorityGrouping+0x44>)
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	60d3      	str	r3, [r2, #12]
}
 8000f4c:	bf00      	nop
 8000f4e:	3714      	adds	r7, #20
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr
 8000f58:	e000ed00 	.word	0xe000ed00

08000f5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f60:	4b04      	ldr	r3, [pc, #16]	; (8000f74 <__NVIC_GetPriorityGrouping+0x18>)
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	0a1b      	lsrs	r3, r3, #8
 8000f66:	f003 0307 	and.w	r3, r3, #7
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	db0b      	blt.n	8000fa2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	f003 021f 	and.w	r2, r3, #31
 8000f90:	4907      	ldr	r1, [pc, #28]	; (8000fb0 <__NVIC_EnableIRQ+0x38>)
 8000f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f96:	095b      	lsrs	r3, r3, #5
 8000f98:	2001      	movs	r0, #1
 8000f9a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000fa2:	bf00      	nop
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	e000e100 	.word	0xe000e100

08000fb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	6039      	str	r1, [r7, #0]
 8000fbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	db0a      	blt.n	8000fde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	b2da      	uxtb	r2, r3
 8000fcc:	490c      	ldr	r1, [pc, #48]	; (8001000 <__NVIC_SetPriority+0x4c>)
 8000fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd2:	0112      	lsls	r2, r2, #4
 8000fd4:	b2d2      	uxtb	r2, r2
 8000fd6:	440b      	add	r3, r1
 8000fd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fdc:	e00a      	b.n	8000ff4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	b2da      	uxtb	r2, r3
 8000fe2:	4908      	ldr	r1, [pc, #32]	; (8001004 <__NVIC_SetPriority+0x50>)
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	f003 030f 	and.w	r3, r3, #15
 8000fea:	3b04      	subs	r3, #4
 8000fec:	0112      	lsls	r2, r2, #4
 8000fee:	b2d2      	uxtb	r2, r2
 8000ff0:	440b      	add	r3, r1
 8000ff2:	761a      	strb	r2, [r3, #24]
}
 8000ff4:	bf00      	nop
 8000ff6:	370c      	adds	r7, #12
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr
 8001000:	e000e100 	.word	0xe000e100
 8001004:	e000ed00 	.word	0xe000ed00

08001008 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001008:	b480      	push	{r7}
 800100a:	b089      	sub	sp, #36	; 0x24
 800100c:	af00      	add	r7, sp, #0
 800100e:	60f8      	str	r0, [r7, #12]
 8001010:	60b9      	str	r1, [r7, #8]
 8001012:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	f003 0307 	and.w	r3, r3, #7
 800101a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	f1c3 0307 	rsb	r3, r3, #7
 8001022:	2b04      	cmp	r3, #4
 8001024:	bf28      	it	cs
 8001026:	2304      	movcs	r3, #4
 8001028:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	3304      	adds	r3, #4
 800102e:	2b06      	cmp	r3, #6
 8001030:	d902      	bls.n	8001038 <NVIC_EncodePriority+0x30>
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	3b03      	subs	r3, #3
 8001036:	e000      	b.n	800103a <NVIC_EncodePriority+0x32>
 8001038:	2300      	movs	r3, #0
 800103a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800103c:	f04f 32ff 	mov.w	r2, #4294967295
 8001040:	69bb      	ldr	r3, [r7, #24]
 8001042:	fa02 f303 	lsl.w	r3, r2, r3
 8001046:	43da      	mvns	r2, r3
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	401a      	ands	r2, r3
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001050:	f04f 31ff 	mov.w	r1, #4294967295
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	fa01 f303 	lsl.w	r3, r1, r3
 800105a:	43d9      	mvns	r1, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001060:	4313      	orrs	r3, r2
         );
}
 8001062:	4618      	mov	r0, r3
 8001064:	3724      	adds	r7, #36	; 0x24
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
	...

08001070 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	3b01      	subs	r3, #1
 800107c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001080:	d301      	bcc.n	8001086 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001082:	2301      	movs	r3, #1
 8001084:	e00f      	b.n	80010a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001086:	4a0a      	ldr	r2, [pc, #40]	; (80010b0 <SysTick_Config+0x40>)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	3b01      	subs	r3, #1
 800108c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800108e:	210f      	movs	r1, #15
 8001090:	f04f 30ff 	mov.w	r0, #4294967295
 8001094:	f7ff ff8e 	bl	8000fb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001098:	4b05      	ldr	r3, [pc, #20]	; (80010b0 <SysTick_Config+0x40>)
 800109a:	2200      	movs	r2, #0
 800109c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800109e:	4b04      	ldr	r3, [pc, #16]	; (80010b0 <SysTick_Config+0x40>)
 80010a0:	2207      	movs	r2, #7
 80010a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010a4:	2300      	movs	r3, #0
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	e000e010 	.word	0xe000e010

080010b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010bc:	6878      	ldr	r0, [r7, #4]
 80010be:	f7ff ff29 	bl	8000f14 <__NVIC_SetPriorityGrouping>
}
 80010c2:	bf00      	nop
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b086      	sub	sp, #24
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	4603      	mov	r3, r0
 80010d2:	60b9      	str	r1, [r7, #8]
 80010d4:	607a      	str	r2, [r7, #4]
 80010d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010d8:	2300      	movs	r3, #0
 80010da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010dc:	f7ff ff3e 	bl	8000f5c <__NVIC_GetPriorityGrouping>
 80010e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010e2:	687a      	ldr	r2, [r7, #4]
 80010e4:	68b9      	ldr	r1, [r7, #8]
 80010e6:	6978      	ldr	r0, [r7, #20]
 80010e8:	f7ff ff8e 	bl	8001008 <NVIC_EncodePriority>
 80010ec:	4602      	mov	r2, r0
 80010ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010f2:	4611      	mov	r1, r2
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff ff5d 	bl	8000fb4 <__NVIC_SetPriority>
}
 80010fa:	bf00      	nop
 80010fc:	3718      	adds	r7, #24
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001102:	b580      	push	{r7, lr}
 8001104:	b082      	sub	sp, #8
 8001106:	af00      	add	r7, sp, #0
 8001108:	4603      	mov	r3, r0
 800110a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800110c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff ff31 	bl	8000f78 <__NVIC_EnableIRQ>
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	b082      	sub	sp, #8
 8001122:	af00      	add	r7, sp, #0
 8001124:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f7ff ffa2 	bl	8001070 <SysTick_Config>
 800112c:	4603      	mov	r3, r0
}
 800112e:	4618      	mov	r0, r3
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001136:	b480      	push	{r7}
 8001138:	b083      	sub	sp, #12
 800113a:	af00      	add	r7, sp, #0
 800113c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001144:	2b02      	cmp	r3, #2
 8001146:	d008      	beq.n	800115a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2204      	movs	r2, #4
 800114c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2200      	movs	r2, #0
 8001152:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001156:	2301      	movs	r3, #1
 8001158:	e020      	b.n	800119c <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f022 020e 	bic.w	r2, r2, #14
 8001168:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f022 0201 	bic.w	r2, r2, #1
 8001178:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001182:	2101      	movs	r1, #1
 8001184:	fa01 f202 	lsl.w	r2, r1, r2
 8001188:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2201      	movs	r2, #1
 800118e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2200      	movs	r2, #0
 8001196:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800119a:	2300      	movs	r3, #0
}
 800119c:	4618      	mov	r0, r3
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011b0:	2300      	movs	r3, #0
 80011b2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80011ba:	2b02      	cmp	r3, #2
 80011bc:	d005      	beq.n	80011ca <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2204      	movs	r2, #4
 80011c2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80011c4:	2301      	movs	r3, #1
 80011c6:	73fb      	strb	r3, [r7, #15]
 80011c8:	e027      	b.n	800121a <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f022 020e 	bic.w	r2, r2, #14
 80011d8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f022 0201 	bic.w	r2, r2, #1
 80011e8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011f2:	2101      	movs	r1, #1
 80011f4:	fa01 f202 	lsl.w	r2, r1, r2
 80011f8:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2201      	movs	r2, #1
 80011fe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2200      	movs	r2, #0
 8001206:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800120e:	2b00      	cmp	r3, #0
 8001210:	d003      	beq.n	800121a <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	4798      	blx	r3
    } 
  }
  return status;
 800121a:	7bfb      	ldrb	r3, [r7, #15]
}
 800121c:	4618      	mov	r0, r3
 800121e:	3710      	adds	r7, #16
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}

08001224 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001224:	b480      	push	{r7}
 8001226:	b087      	sub	sp, #28
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800122e:	2300      	movs	r3, #0
 8001230:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001232:	e160      	b.n	80014f6 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	2101      	movs	r1, #1
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	fa01 f303 	lsl.w	r3, r1, r3
 8001240:	4013      	ands	r3, r2
 8001242:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	2b00      	cmp	r3, #0
 8001248:	f000 8152 	beq.w	80014f0 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	f003 0303 	and.w	r3, r3, #3
 8001254:	2b01      	cmp	r3, #1
 8001256:	d005      	beq.n	8001264 <HAL_GPIO_Init+0x40>
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	f003 0303 	and.w	r3, r3, #3
 8001260:	2b02      	cmp	r3, #2
 8001262:	d130      	bne.n	80012c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	689b      	ldr	r3, [r3, #8]
 8001268:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	2203      	movs	r2, #3
 8001270:	fa02 f303 	lsl.w	r3, r2, r3
 8001274:	43db      	mvns	r3, r3
 8001276:	693a      	ldr	r2, [r7, #16]
 8001278:	4013      	ands	r3, r2
 800127a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	68da      	ldr	r2, [r3, #12]
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	fa02 f303 	lsl.w	r3, r2, r3
 8001288:	693a      	ldr	r2, [r7, #16]
 800128a:	4313      	orrs	r3, r2
 800128c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	693a      	ldr	r2, [r7, #16]
 8001292:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800129a:	2201      	movs	r2, #1
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	43db      	mvns	r3, r3
 80012a4:	693a      	ldr	r2, [r7, #16]
 80012a6:	4013      	ands	r3, r2
 80012a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	091b      	lsrs	r3, r3, #4
 80012b0:	f003 0201 	and.w	r2, r3, #1
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ba:	693a      	ldr	r2, [r7, #16]
 80012bc:	4313      	orrs	r3, r2
 80012be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f003 0303 	and.w	r3, r3, #3
 80012ce:	2b03      	cmp	r3, #3
 80012d0:	d017      	beq.n	8001302 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	68db      	ldr	r3, [r3, #12]
 80012d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	005b      	lsls	r3, r3, #1
 80012dc:	2203      	movs	r2, #3
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	43db      	mvns	r3, r3
 80012e4:	693a      	ldr	r2, [r7, #16]
 80012e6:	4013      	ands	r3, r2
 80012e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	689a      	ldr	r2, [r3, #8]
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	005b      	lsls	r3, r3, #1
 80012f2:	fa02 f303 	lsl.w	r3, r2, r3
 80012f6:	693a      	ldr	r2, [r7, #16]
 80012f8:	4313      	orrs	r3, r2
 80012fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	693a      	ldr	r2, [r7, #16]
 8001300:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f003 0303 	and.w	r3, r3, #3
 800130a:	2b02      	cmp	r3, #2
 800130c:	d123      	bne.n	8001356 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	08da      	lsrs	r2, r3, #3
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	3208      	adds	r2, #8
 8001316:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800131a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	f003 0307 	and.w	r3, r3, #7
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	220f      	movs	r2, #15
 8001326:	fa02 f303 	lsl.w	r3, r2, r3
 800132a:	43db      	mvns	r3, r3
 800132c:	693a      	ldr	r2, [r7, #16]
 800132e:	4013      	ands	r3, r2
 8001330:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	691a      	ldr	r2, [r3, #16]
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	f003 0307 	and.w	r3, r3, #7
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	fa02 f303 	lsl.w	r3, r2, r3
 8001342:	693a      	ldr	r2, [r7, #16]
 8001344:	4313      	orrs	r3, r2
 8001346:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	08da      	lsrs	r2, r3, #3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3208      	adds	r2, #8
 8001350:	6939      	ldr	r1, [r7, #16]
 8001352:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	005b      	lsls	r3, r3, #1
 8001360:	2203      	movs	r2, #3
 8001362:	fa02 f303 	lsl.w	r3, r2, r3
 8001366:	43db      	mvns	r3, r3
 8001368:	693a      	ldr	r2, [r7, #16]
 800136a:	4013      	ands	r3, r2
 800136c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	f003 0203 	and.w	r2, r3, #3
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	005b      	lsls	r3, r3, #1
 800137a:	fa02 f303 	lsl.w	r3, r2, r3
 800137e:	693a      	ldr	r2, [r7, #16]
 8001380:	4313      	orrs	r3, r2
 8001382:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	693a      	ldr	r2, [r7, #16]
 8001388:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001392:	2b00      	cmp	r3, #0
 8001394:	f000 80ac 	beq.w	80014f0 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001398:	4b5e      	ldr	r3, [pc, #376]	; (8001514 <HAL_GPIO_Init+0x2f0>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	4a5d      	ldr	r2, [pc, #372]	; (8001514 <HAL_GPIO_Init+0x2f0>)
 800139e:	f043 0301 	orr.w	r3, r3, #1
 80013a2:	6193      	str	r3, [r2, #24]
 80013a4:	4b5b      	ldr	r3, [pc, #364]	; (8001514 <HAL_GPIO_Init+0x2f0>)
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	f003 0301 	and.w	r3, r3, #1
 80013ac:	60bb      	str	r3, [r7, #8]
 80013ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80013b0:	4a59      	ldr	r2, [pc, #356]	; (8001518 <HAL_GPIO_Init+0x2f4>)
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	089b      	lsrs	r3, r3, #2
 80013b6:	3302      	adds	r3, #2
 80013b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	f003 0303 	and.w	r3, r3, #3
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	220f      	movs	r2, #15
 80013c8:	fa02 f303 	lsl.w	r3, r2, r3
 80013cc:	43db      	mvns	r3, r3
 80013ce:	693a      	ldr	r2, [r7, #16]
 80013d0:	4013      	ands	r3, r2
 80013d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80013da:	d025      	beq.n	8001428 <HAL_GPIO_Init+0x204>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	4a4f      	ldr	r2, [pc, #316]	; (800151c <HAL_GPIO_Init+0x2f8>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d01f      	beq.n	8001424 <HAL_GPIO_Init+0x200>
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	4a4e      	ldr	r2, [pc, #312]	; (8001520 <HAL_GPIO_Init+0x2fc>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d019      	beq.n	8001420 <HAL_GPIO_Init+0x1fc>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	4a4d      	ldr	r2, [pc, #308]	; (8001524 <HAL_GPIO_Init+0x300>)
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d013      	beq.n	800141c <HAL_GPIO_Init+0x1f8>
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	4a4c      	ldr	r2, [pc, #304]	; (8001528 <HAL_GPIO_Init+0x304>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d00d      	beq.n	8001418 <HAL_GPIO_Init+0x1f4>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	4a4b      	ldr	r2, [pc, #300]	; (800152c <HAL_GPIO_Init+0x308>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d007      	beq.n	8001414 <HAL_GPIO_Init+0x1f0>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	4a4a      	ldr	r2, [pc, #296]	; (8001530 <HAL_GPIO_Init+0x30c>)
 8001408:	4293      	cmp	r3, r2
 800140a:	d101      	bne.n	8001410 <HAL_GPIO_Init+0x1ec>
 800140c:	2306      	movs	r3, #6
 800140e:	e00c      	b.n	800142a <HAL_GPIO_Init+0x206>
 8001410:	2307      	movs	r3, #7
 8001412:	e00a      	b.n	800142a <HAL_GPIO_Init+0x206>
 8001414:	2305      	movs	r3, #5
 8001416:	e008      	b.n	800142a <HAL_GPIO_Init+0x206>
 8001418:	2304      	movs	r3, #4
 800141a:	e006      	b.n	800142a <HAL_GPIO_Init+0x206>
 800141c:	2303      	movs	r3, #3
 800141e:	e004      	b.n	800142a <HAL_GPIO_Init+0x206>
 8001420:	2302      	movs	r3, #2
 8001422:	e002      	b.n	800142a <HAL_GPIO_Init+0x206>
 8001424:	2301      	movs	r3, #1
 8001426:	e000      	b.n	800142a <HAL_GPIO_Init+0x206>
 8001428:	2300      	movs	r3, #0
 800142a:	697a      	ldr	r2, [r7, #20]
 800142c:	f002 0203 	and.w	r2, r2, #3
 8001430:	0092      	lsls	r2, r2, #2
 8001432:	4093      	lsls	r3, r2
 8001434:	693a      	ldr	r2, [r7, #16]
 8001436:	4313      	orrs	r3, r2
 8001438:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800143a:	4937      	ldr	r1, [pc, #220]	; (8001518 <HAL_GPIO_Init+0x2f4>)
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	089b      	lsrs	r3, r3, #2
 8001440:	3302      	adds	r3, #2
 8001442:	693a      	ldr	r2, [r7, #16]
 8001444:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001448:	4b3a      	ldr	r3, [pc, #232]	; (8001534 <HAL_GPIO_Init+0x310>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	43db      	mvns	r3, r3
 8001452:	693a      	ldr	r2, [r7, #16]
 8001454:	4013      	ands	r3, r2
 8001456:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001460:	2b00      	cmp	r3, #0
 8001462:	d003      	beq.n	800146c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001464:	693a      	ldr	r2, [r7, #16]
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	4313      	orrs	r3, r2
 800146a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800146c:	4a31      	ldr	r2, [pc, #196]	; (8001534 <HAL_GPIO_Init+0x310>)
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001472:	4b30      	ldr	r3, [pc, #192]	; (8001534 <HAL_GPIO_Init+0x310>)
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	43db      	mvns	r3, r3
 800147c:	693a      	ldr	r2, [r7, #16]
 800147e:	4013      	ands	r3, r2
 8001480:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800148a:	2b00      	cmp	r3, #0
 800148c:	d003      	beq.n	8001496 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800148e:	693a      	ldr	r2, [r7, #16]
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	4313      	orrs	r3, r2
 8001494:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001496:	4a27      	ldr	r2, [pc, #156]	; (8001534 <HAL_GPIO_Init+0x310>)
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800149c:	4b25      	ldr	r3, [pc, #148]	; (8001534 <HAL_GPIO_Init+0x310>)
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	43db      	mvns	r3, r3
 80014a6:	693a      	ldr	r2, [r7, #16]
 80014a8:	4013      	ands	r3, r2
 80014aa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d003      	beq.n	80014c0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80014b8:	693a      	ldr	r2, [r7, #16]
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	4313      	orrs	r3, r2
 80014be:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80014c0:	4a1c      	ldr	r2, [pc, #112]	; (8001534 <HAL_GPIO_Init+0x310>)
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014c6:	4b1b      	ldr	r3, [pc, #108]	; (8001534 <HAL_GPIO_Init+0x310>)
 80014c8:	68db      	ldr	r3, [r3, #12]
 80014ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	43db      	mvns	r3, r3
 80014d0:	693a      	ldr	r2, [r7, #16]
 80014d2:	4013      	ands	r3, r2
 80014d4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d003      	beq.n	80014ea <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80014e2:	693a      	ldr	r2, [r7, #16]
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80014ea:	4a12      	ldr	r2, [pc, #72]	; (8001534 <HAL_GPIO_Init+0x310>)
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	3301      	adds	r3, #1
 80014f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001500:	2b00      	cmp	r3, #0
 8001502:	f47f ae97 	bne.w	8001234 <HAL_GPIO_Init+0x10>
  }
}
 8001506:	bf00      	nop
 8001508:	bf00      	nop
 800150a:	371c      	adds	r7, #28
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr
 8001514:	40021000 	.word	0x40021000
 8001518:	40010000 	.word	0x40010000
 800151c:	48000400 	.word	0x48000400
 8001520:	48000800 	.word	0x48000800
 8001524:	48000c00 	.word	0x48000c00
 8001528:	48001000 	.word	0x48001000
 800152c:	48001400 	.word	0x48001400
 8001530:	48001800 	.word	0x48001800
 8001534:	40010400 	.word	0x40010400

08001538 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	460b      	mov	r3, r1
 8001542:	807b      	strh	r3, [r7, #2]
 8001544:	4613      	mov	r3, r2
 8001546:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001548:	787b      	ldrb	r3, [r7, #1]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d003      	beq.n	8001556 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800154e:	887a      	ldrh	r2, [r7, #2]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001554:	e002      	b.n	800155c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001556:	887a      	ldrh	r2, [r7, #2]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800155c:	bf00      	nop
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr

08001568 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	460b      	mov	r3, r1
 8001572:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	695b      	ldr	r3, [r3, #20]
 8001578:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800157a:	887a      	ldrh	r2, [r7, #2]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	4013      	ands	r3, r2
 8001580:	041a      	lsls	r2, r3, #16
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	43d9      	mvns	r1, r3
 8001586:	887b      	ldrh	r3, [r7, #2]
 8001588:	400b      	ands	r3, r1
 800158a:	431a      	orrs	r2, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	619a      	str	r2, [r3, #24]
}
 8001590:	bf00      	nop
 8001592:	3714      	adds	r7, #20
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr

0800159c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80015a6:	4b08      	ldr	r3, [pc, #32]	; (80015c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80015a8:	695a      	ldr	r2, [r3, #20]
 80015aa:	88fb      	ldrh	r3, [r7, #6]
 80015ac:	4013      	ands	r3, r2
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d006      	beq.n	80015c0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80015b2:	4a05      	ldr	r2, [pc, #20]	; (80015c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80015b4:	88fb      	ldrh	r3, [r7, #6]
 80015b6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80015b8:	88fb      	ldrh	r3, [r7, #6]
 80015ba:	4618      	mov	r0, r3
 80015bc:	f000 f806 	bl	80015cc <HAL_GPIO_EXTI_Callback>
  }
}
 80015c0:	bf00      	nop
 80015c2:	3708      	adds	r7, #8
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40010400 	.word	0x40010400

080015cc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80015d6:	bf00      	nop
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
	...

080015e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	1d3b      	adds	r3, r7, #4
 80015ee:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015f0:	1d3b      	adds	r3, r7, #4
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d102      	bne.n	80015fe <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80015f8:	2301      	movs	r3, #1
 80015fa:	f000 bf01 	b.w	8002400 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f003 0301 	and.w	r3, r3, #1
 8001608:	2b00      	cmp	r3, #0
 800160a:	f000 8160 	beq.w	80018ce <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800160e:	4bae      	ldr	r3, [pc, #696]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	f003 030c 	and.w	r3, r3, #12
 8001616:	2b04      	cmp	r3, #4
 8001618:	d00c      	beq.n	8001634 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800161a:	4bab      	ldr	r3, [pc, #684]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f003 030c 	and.w	r3, r3, #12
 8001622:	2b08      	cmp	r3, #8
 8001624:	d159      	bne.n	80016da <HAL_RCC_OscConfig+0xf6>
 8001626:	4ba8      	ldr	r3, [pc, #672]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800162e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001632:	d152      	bne.n	80016da <HAL_RCC_OscConfig+0xf6>
 8001634:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001638:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800163c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001640:	fa93 f3a3 	rbit	r3, r3
 8001644:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001648:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800164c:	fab3 f383 	clz	r3, r3
 8001650:	b2db      	uxtb	r3, r3
 8001652:	095b      	lsrs	r3, r3, #5
 8001654:	b2db      	uxtb	r3, r3
 8001656:	f043 0301 	orr.w	r3, r3, #1
 800165a:	b2db      	uxtb	r3, r3
 800165c:	2b01      	cmp	r3, #1
 800165e:	d102      	bne.n	8001666 <HAL_RCC_OscConfig+0x82>
 8001660:	4b99      	ldr	r3, [pc, #612]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	e015      	b.n	8001692 <HAL_RCC_OscConfig+0xae>
 8001666:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800166a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800166e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001672:	fa93 f3a3 	rbit	r3, r3
 8001676:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800167a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800167e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001682:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001686:	fa93 f3a3 	rbit	r3, r3
 800168a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800168e:	4b8e      	ldr	r3, [pc, #568]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 8001690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001692:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001696:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800169a:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 800169e:	fa92 f2a2 	rbit	r2, r2
 80016a2:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80016a6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80016aa:	fab2 f282 	clz	r2, r2
 80016ae:	b2d2      	uxtb	r2, r2
 80016b0:	f042 0220 	orr.w	r2, r2, #32
 80016b4:	b2d2      	uxtb	r2, r2
 80016b6:	f002 021f 	and.w	r2, r2, #31
 80016ba:	2101      	movs	r1, #1
 80016bc:	fa01 f202 	lsl.w	r2, r1, r2
 80016c0:	4013      	ands	r3, r2
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	f000 8102 	beq.w	80018cc <HAL_RCC_OscConfig+0x2e8>
 80016c8:	1d3b      	adds	r3, r7, #4
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	f040 80fc 	bne.w	80018cc <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	f000 be93 	b.w	8002400 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016da:	1d3b      	adds	r3, r7, #4
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016e4:	d106      	bne.n	80016f4 <HAL_RCC_OscConfig+0x110>
 80016e6:	4b78      	ldr	r3, [pc, #480]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a77      	ldr	r2, [pc, #476]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 80016ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016f0:	6013      	str	r3, [r2, #0]
 80016f2:	e030      	b.n	8001756 <HAL_RCC_OscConfig+0x172>
 80016f4:	1d3b      	adds	r3, r7, #4
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d10c      	bne.n	8001718 <HAL_RCC_OscConfig+0x134>
 80016fe:	4b72      	ldr	r3, [pc, #456]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a71      	ldr	r2, [pc, #452]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 8001704:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001708:	6013      	str	r3, [r2, #0]
 800170a:	4b6f      	ldr	r3, [pc, #444]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a6e      	ldr	r2, [pc, #440]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 8001710:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001714:	6013      	str	r3, [r2, #0]
 8001716:	e01e      	b.n	8001756 <HAL_RCC_OscConfig+0x172>
 8001718:	1d3b      	adds	r3, r7, #4
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001722:	d10c      	bne.n	800173e <HAL_RCC_OscConfig+0x15a>
 8001724:	4b68      	ldr	r3, [pc, #416]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a67      	ldr	r2, [pc, #412]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 800172a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800172e:	6013      	str	r3, [r2, #0]
 8001730:	4b65      	ldr	r3, [pc, #404]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a64      	ldr	r2, [pc, #400]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 8001736:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800173a:	6013      	str	r3, [r2, #0]
 800173c:	e00b      	b.n	8001756 <HAL_RCC_OscConfig+0x172>
 800173e:	4b62      	ldr	r3, [pc, #392]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a61      	ldr	r2, [pc, #388]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 8001744:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001748:	6013      	str	r3, [r2, #0]
 800174a:	4b5f      	ldr	r3, [pc, #380]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a5e      	ldr	r2, [pc, #376]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 8001750:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001754:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001756:	1d3b      	adds	r3, r7, #4
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d059      	beq.n	8001814 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001760:	f7ff fbcc 	bl	8000efc <HAL_GetTick>
 8001764:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001768:	e00a      	b.n	8001780 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800176a:	f7ff fbc7 	bl	8000efc <HAL_GetTick>
 800176e:	4602      	mov	r2, r0
 8001770:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	2b64      	cmp	r3, #100	; 0x64
 8001778:	d902      	bls.n	8001780 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	f000 be40 	b.w	8002400 <HAL_RCC_OscConfig+0xe1c>
 8001780:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001784:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001788:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800178c:	fa93 f3a3 	rbit	r3, r3
 8001790:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001794:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001798:	fab3 f383 	clz	r3, r3
 800179c:	b2db      	uxtb	r3, r3
 800179e:	095b      	lsrs	r3, r3, #5
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	f043 0301 	orr.w	r3, r3, #1
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d102      	bne.n	80017b2 <HAL_RCC_OscConfig+0x1ce>
 80017ac:	4b46      	ldr	r3, [pc, #280]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	e015      	b.n	80017de <HAL_RCC_OscConfig+0x1fa>
 80017b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80017b6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ba:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80017be:	fa93 f3a3 	rbit	r3, r3
 80017c2:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80017c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80017ca:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80017ce:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80017d2:	fa93 f3a3 	rbit	r3, r3
 80017d6:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80017da:	4b3b      	ldr	r3, [pc, #236]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 80017dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017de:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80017e2:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80017e6:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80017ea:	fa92 f2a2 	rbit	r2, r2
 80017ee:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 80017f2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80017f6:	fab2 f282 	clz	r2, r2
 80017fa:	b2d2      	uxtb	r2, r2
 80017fc:	f042 0220 	orr.w	r2, r2, #32
 8001800:	b2d2      	uxtb	r2, r2
 8001802:	f002 021f 	and.w	r2, r2, #31
 8001806:	2101      	movs	r1, #1
 8001808:	fa01 f202 	lsl.w	r2, r1, r2
 800180c:	4013      	ands	r3, r2
 800180e:	2b00      	cmp	r3, #0
 8001810:	d0ab      	beq.n	800176a <HAL_RCC_OscConfig+0x186>
 8001812:	e05c      	b.n	80018ce <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001814:	f7ff fb72 	bl	8000efc <HAL_GetTick>
 8001818:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800181c:	e00a      	b.n	8001834 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800181e:	f7ff fb6d 	bl	8000efc <HAL_GetTick>
 8001822:	4602      	mov	r2, r0
 8001824:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	2b64      	cmp	r3, #100	; 0x64
 800182c:	d902      	bls.n	8001834 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 800182e:	2303      	movs	r3, #3
 8001830:	f000 bde6 	b.w	8002400 <HAL_RCC_OscConfig+0xe1c>
 8001834:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001838:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800183c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001840:	fa93 f3a3 	rbit	r3, r3
 8001844:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8001848:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800184c:	fab3 f383 	clz	r3, r3
 8001850:	b2db      	uxtb	r3, r3
 8001852:	095b      	lsrs	r3, r3, #5
 8001854:	b2db      	uxtb	r3, r3
 8001856:	f043 0301 	orr.w	r3, r3, #1
 800185a:	b2db      	uxtb	r3, r3
 800185c:	2b01      	cmp	r3, #1
 800185e:	d102      	bne.n	8001866 <HAL_RCC_OscConfig+0x282>
 8001860:	4b19      	ldr	r3, [pc, #100]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	e015      	b.n	8001892 <HAL_RCC_OscConfig+0x2ae>
 8001866:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800186a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800186e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001872:	fa93 f3a3 	rbit	r3, r3
 8001876:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 800187a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800187e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001882:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001886:	fa93 f3a3 	rbit	r3, r3
 800188a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800188e:	4b0e      	ldr	r3, [pc, #56]	; (80018c8 <HAL_RCC_OscConfig+0x2e4>)
 8001890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001892:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001896:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800189a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800189e:	fa92 f2a2 	rbit	r2, r2
 80018a2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 80018a6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80018aa:	fab2 f282 	clz	r2, r2
 80018ae:	b2d2      	uxtb	r2, r2
 80018b0:	f042 0220 	orr.w	r2, r2, #32
 80018b4:	b2d2      	uxtb	r2, r2
 80018b6:	f002 021f 	and.w	r2, r2, #31
 80018ba:	2101      	movs	r1, #1
 80018bc:	fa01 f202 	lsl.w	r2, r1, r2
 80018c0:	4013      	ands	r3, r2
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d1ab      	bne.n	800181e <HAL_RCC_OscConfig+0x23a>
 80018c6:	e002      	b.n	80018ce <HAL_RCC_OscConfig+0x2ea>
 80018c8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018ce:	1d3b      	adds	r3, r7, #4
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	f000 8170 	beq.w	8001bbe <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80018de:	4bd0      	ldr	r3, [pc, #832]	; (8001c20 <HAL_RCC_OscConfig+0x63c>)
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	f003 030c 	and.w	r3, r3, #12
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d00c      	beq.n	8001904 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80018ea:	4bcd      	ldr	r3, [pc, #820]	; (8001c20 <HAL_RCC_OscConfig+0x63c>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f003 030c 	and.w	r3, r3, #12
 80018f2:	2b08      	cmp	r3, #8
 80018f4:	d16d      	bne.n	80019d2 <HAL_RCC_OscConfig+0x3ee>
 80018f6:	4bca      	ldr	r3, [pc, #808]	; (8001c20 <HAL_RCC_OscConfig+0x63c>)
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80018fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001902:	d166      	bne.n	80019d2 <HAL_RCC_OscConfig+0x3ee>
 8001904:	2302      	movs	r3, #2
 8001906:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190a:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800190e:	fa93 f3a3 	rbit	r3, r3
 8001912:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8001916:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800191a:	fab3 f383 	clz	r3, r3
 800191e:	b2db      	uxtb	r3, r3
 8001920:	095b      	lsrs	r3, r3, #5
 8001922:	b2db      	uxtb	r3, r3
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	b2db      	uxtb	r3, r3
 800192a:	2b01      	cmp	r3, #1
 800192c:	d102      	bne.n	8001934 <HAL_RCC_OscConfig+0x350>
 800192e:	4bbc      	ldr	r3, [pc, #752]	; (8001c20 <HAL_RCC_OscConfig+0x63c>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	e013      	b.n	800195c <HAL_RCC_OscConfig+0x378>
 8001934:	2302      	movs	r3, #2
 8001936:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800193a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800193e:	fa93 f3a3 	rbit	r3, r3
 8001942:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001946:	2302      	movs	r3, #2
 8001948:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800194c:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001950:	fa93 f3a3 	rbit	r3, r3
 8001954:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001958:	4bb1      	ldr	r3, [pc, #708]	; (8001c20 <HAL_RCC_OscConfig+0x63c>)
 800195a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800195c:	2202      	movs	r2, #2
 800195e:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001962:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001966:	fa92 f2a2 	rbit	r2, r2
 800196a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 800196e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001972:	fab2 f282 	clz	r2, r2
 8001976:	b2d2      	uxtb	r2, r2
 8001978:	f042 0220 	orr.w	r2, r2, #32
 800197c:	b2d2      	uxtb	r2, r2
 800197e:	f002 021f 	and.w	r2, r2, #31
 8001982:	2101      	movs	r1, #1
 8001984:	fa01 f202 	lsl.w	r2, r1, r2
 8001988:	4013      	ands	r3, r2
 800198a:	2b00      	cmp	r3, #0
 800198c:	d007      	beq.n	800199e <HAL_RCC_OscConfig+0x3ba>
 800198e:	1d3b      	adds	r3, r7, #4
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	2b01      	cmp	r3, #1
 8001996:	d002      	beq.n	800199e <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	f000 bd31 	b.w	8002400 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800199e:	4ba0      	ldr	r3, [pc, #640]	; (8001c20 <HAL_RCC_OscConfig+0x63c>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019a6:	1d3b      	adds	r3, r7, #4
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	691b      	ldr	r3, [r3, #16]
 80019ac:	21f8      	movs	r1, #248	; 0xf8
 80019ae:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019b2:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80019b6:	fa91 f1a1 	rbit	r1, r1
 80019ba:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80019be:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80019c2:	fab1 f181 	clz	r1, r1
 80019c6:	b2c9      	uxtb	r1, r1
 80019c8:	408b      	lsls	r3, r1
 80019ca:	4995      	ldr	r1, [pc, #596]	; (8001c20 <HAL_RCC_OscConfig+0x63c>)
 80019cc:	4313      	orrs	r3, r2
 80019ce:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019d0:	e0f5      	b.n	8001bbe <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019d2:	1d3b      	adds	r3, r7, #4
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	f000 8085 	beq.w	8001ae8 <HAL_RCC_OscConfig+0x504>
 80019de:	2301      	movs	r3, #1
 80019e0:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e4:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80019e8:	fa93 f3a3 	rbit	r3, r3
 80019ec:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 80019f0:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019f4:	fab3 f383 	clz	r3, r3
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80019fe:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	461a      	mov	r2, r3
 8001a06:	2301      	movs	r3, #1
 8001a08:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a0a:	f7ff fa77 	bl	8000efc <HAL_GetTick>
 8001a0e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a12:	e00a      	b.n	8001a2a <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a14:	f7ff fa72 	bl	8000efc <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d902      	bls.n	8001a2a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	f000 bceb 	b.w	8002400 <HAL_RCC_OscConfig+0xe1c>
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a30:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001a34:	fa93 f3a3 	rbit	r3, r3
 8001a38:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8001a3c:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a40:	fab3 f383 	clz	r3, r3
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	095b      	lsrs	r3, r3, #5
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	f043 0301 	orr.w	r3, r3, #1
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d102      	bne.n	8001a5a <HAL_RCC_OscConfig+0x476>
 8001a54:	4b72      	ldr	r3, [pc, #456]	; (8001c20 <HAL_RCC_OscConfig+0x63c>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	e013      	b.n	8001a82 <HAL_RCC_OscConfig+0x49e>
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a60:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001a64:	fa93 f3a3 	rbit	r3, r3
 8001a68:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001a72:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001a76:	fa93 f3a3 	rbit	r3, r3
 8001a7a:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001a7e:	4b68      	ldr	r3, [pc, #416]	; (8001c20 <HAL_RCC_OscConfig+0x63c>)
 8001a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a82:	2202      	movs	r2, #2
 8001a84:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001a88:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001a8c:	fa92 f2a2 	rbit	r2, r2
 8001a90:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001a94:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001a98:	fab2 f282 	clz	r2, r2
 8001a9c:	b2d2      	uxtb	r2, r2
 8001a9e:	f042 0220 	orr.w	r2, r2, #32
 8001aa2:	b2d2      	uxtb	r2, r2
 8001aa4:	f002 021f 	and.w	r2, r2, #31
 8001aa8:	2101      	movs	r1, #1
 8001aaa:	fa01 f202 	lsl.w	r2, r1, r2
 8001aae:	4013      	ands	r3, r2
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d0af      	beq.n	8001a14 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ab4:	4b5a      	ldr	r3, [pc, #360]	; (8001c20 <HAL_RCC_OscConfig+0x63c>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001abc:	1d3b      	adds	r3, r7, #4
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	691b      	ldr	r3, [r3, #16]
 8001ac2:	21f8      	movs	r1, #248	; 0xf8
 8001ac4:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac8:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001acc:	fa91 f1a1 	rbit	r1, r1
 8001ad0:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001ad4:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001ad8:	fab1 f181 	clz	r1, r1
 8001adc:	b2c9      	uxtb	r1, r1
 8001ade:	408b      	lsls	r3, r1
 8001ae0:	494f      	ldr	r1, [pc, #316]	; (8001c20 <HAL_RCC_OscConfig+0x63c>)
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	600b      	str	r3, [r1, #0]
 8001ae6:	e06a      	b.n	8001bbe <HAL_RCC_OscConfig+0x5da>
 8001ae8:	2301      	movs	r3, #1
 8001aea:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aee:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001af2:	fa93 f3a3 	rbit	r3, r3
 8001af6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8001afa:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001afe:	fab3 f383 	clz	r3, r3
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b08:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	461a      	mov	r2, r3
 8001b10:	2300      	movs	r3, #0
 8001b12:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b14:	f7ff f9f2 	bl	8000efc <HAL_GetTick>
 8001b18:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b1c:	e00a      	b.n	8001b34 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b1e:	f7ff f9ed 	bl	8000efc <HAL_GetTick>
 8001b22:	4602      	mov	r2, r0
 8001b24:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d902      	bls.n	8001b34 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	f000 bc66 	b.w	8002400 <HAL_RCC_OscConfig+0xe1c>
 8001b34:	2302      	movs	r3, #2
 8001b36:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b3a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001b3e:	fa93 f3a3 	rbit	r3, r3
 8001b42:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8001b46:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b4a:	fab3 f383 	clz	r3, r3
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	095b      	lsrs	r3, r3, #5
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d102      	bne.n	8001b64 <HAL_RCC_OscConfig+0x580>
 8001b5e:	4b30      	ldr	r3, [pc, #192]	; (8001c20 <HAL_RCC_OscConfig+0x63c>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	e013      	b.n	8001b8c <HAL_RCC_OscConfig+0x5a8>
 8001b64:	2302      	movs	r3, #2
 8001b66:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b6a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001b6e:	fa93 f3a3 	rbit	r3, r3
 8001b72:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001b76:	2302      	movs	r3, #2
 8001b78:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001b7c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001b80:	fa93 f3a3 	rbit	r3, r3
 8001b84:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001b88:	4b25      	ldr	r3, [pc, #148]	; (8001c20 <HAL_RCC_OscConfig+0x63c>)
 8001b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b8c:	2202      	movs	r2, #2
 8001b8e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001b92:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001b96:	fa92 f2a2 	rbit	r2, r2
 8001b9a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001b9e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001ba2:	fab2 f282 	clz	r2, r2
 8001ba6:	b2d2      	uxtb	r2, r2
 8001ba8:	f042 0220 	orr.w	r2, r2, #32
 8001bac:	b2d2      	uxtb	r2, r2
 8001bae:	f002 021f 	and.w	r2, r2, #31
 8001bb2:	2101      	movs	r1, #1
 8001bb4:	fa01 f202 	lsl.w	r2, r1, r2
 8001bb8:	4013      	ands	r3, r2
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d1af      	bne.n	8001b1e <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bbe:	1d3b      	adds	r3, r7, #4
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 0308 	and.w	r3, r3, #8
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	f000 80da 	beq.w	8001d82 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bce:	1d3b      	adds	r3, r7, #4
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	695b      	ldr	r3, [r3, #20]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d069      	beq.n	8001cac <HAL_RCC_OscConfig+0x6c8>
 8001bd8:	2301      	movs	r3, #1
 8001bda:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bde:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001be2:	fa93 f3a3 	rbit	r3, r3
 8001be6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8001bea:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bee:	fab3 f383 	clz	r3, r3
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	4b0b      	ldr	r3, [pc, #44]	; (8001c24 <HAL_RCC_OscConfig+0x640>)
 8001bf8:	4413      	add	r3, r2
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	2301      	movs	r3, #1
 8001c00:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c02:	f7ff f97b 	bl	8000efc <HAL_GetTick>
 8001c06:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c0a:	e00d      	b.n	8001c28 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c0c:	f7ff f976 	bl	8000efc <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	d905      	bls.n	8001c28 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	e3ef      	b.n	8002400 <HAL_RCC_OscConfig+0xe1c>
 8001c20:	40021000 	.word	0x40021000
 8001c24:	10908120 	.word	0x10908120
 8001c28:	2302      	movs	r3, #2
 8001c2a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c2e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001c32:	fa93 f2a3 	rbit	r2, r3
 8001c36:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001c3a:	601a      	str	r2, [r3, #0]
 8001c3c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001c40:	2202      	movs	r2, #2
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	fa93 f2a3 	rbit	r2, r3
 8001c4e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001c52:	601a      	str	r2, [r3, #0]
 8001c54:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001c58:	2202      	movs	r2, #2
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	fa93 f2a3 	rbit	r2, r3
 8001c66:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001c6a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c6c:	4ba4      	ldr	r3, [pc, #656]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001c6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c70:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001c74:	2102      	movs	r1, #2
 8001c76:	6019      	str	r1, [r3, #0]
 8001c78:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	fa93 f1a3 	rbit	r1, r3
 8001c82:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001c86:	6019      	str	r1, [r3, #0]
  return result;
 8001c88:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	fab3 f383 	clz	r3, r3
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	f003 031f 	and.w	r3, r3, #31
 8001c9e:	2101      	movs	r1, #1
 8001ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d0b0      	beq.n	8001c0c <HAL_RCC_OscConfig+0x628>
 8001caa:	e06a      	b.n	8001d82 <HAL_RCC_OscConfig+0x79e>
 8001cac:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	fa93 f2a3 	rbit	r2, r3
 8001cbe:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001cc2:	601a      	str	r2, [r3, #0]
  return result;
 8001cc4:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001cc8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cca:	fab3 f383 	clz	r3, r3
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	4b8c      	ldr	r3, [pc, #560]	; (8001f04 <HAL_RCC_OscConfig+0x920>)
 8001cd4:	4413      	add	r3, r2
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	461a      	mov	r2, r3
 8001cda:	2300      	movs	r3, #0
 8001cdc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cde:	f7ff f90d 	bl	8000efc <HAL_GetTick>
 8001ce2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ce6:	e009      	b.n	8001cfc <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ce8:	f7ff f908 	bl	8000efc <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d901      	bls.n	8001cfc <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	e381      	b.n	8002400 <HAL_RCC_OscConfig+0xe1c>
 8001cfc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001d00:	2202      	movs	r2, #2
 8001d02:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d04:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	fa93 f2a3 	rbit	r2, r3
 8001d0e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001d18:	2202      	movs	r2, #2
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	fa93 f2a3 	rbit	r2, r3
 8001d26:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001d30:	2202      	movs	r2, #2
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	fa93 f2a3 	rbit	r2, r3
 8001d3e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001d42:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d44:	4b6e      	ldr	r3, [pc, #440]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001d46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d48:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001d4c:	2102      	movs	r1, #2
 8001d4e:	6019      	str	r1, [r3, #0]
 8001d50:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	fa93 f1a3 	rbit	r1, r3
 8001d5a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001d5e:	6019      	str	r1, [r3, #0]
  return result;
 8001d60:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	fab3 f383 	clz	r3, r3
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	f003 031f 	and.w	r3, r3, #31
 8001d76:	2101      	movs	r1, #1
 8001d78:	fa01 f303 	lsl.w	r3, r1, r3
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d1b2      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d82:	1d3b      	adds	r3, r7, #4
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0304 	and.w	r3, r3, #4
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	f000 8157 	beq.w	8002040 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d92:	2300      	movs	r3, #0
 8001d94:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d98:	4b59      	ldr	r3, [pc, #356]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001d9a:	69db      	ldr	r3, [r3, #28]
 8001d9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d112      	bne.n	8001dca <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001da4:	4b56      	ldr	r3, [pc, #344]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001da6:	69db      	ldr	r3, [r3, #28]
 8001da8:	4a55      	ldr	r2, [pc, #340]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001daa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dae:	61d3      	str	r3, [r2, #28]
 8001db0:	4b53      	ldr	r3, [pc, #332]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001db2:	69db      	ldr	r3, [r3, #28]
 8001db4:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001db8:	f107 030c 	add.w	r3, r7, #12
 8001dbc:	601a      	str	r2, [r3, #0]
 8001dbe:	f107 030c 	add.w	r3, r7, #12
 8001dc2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dca:	4b4f      	ldr	r3, [pc, #316]	; (8001f08 <HAL_RCC_OscConfig+0x924>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d11a      	bne.n	8001e0c <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dd6:	4b4c      	ldr	r3, [pc, #304]	; (8001f08 <HAL_RCC_OscConfig+0x924>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a4b      	ldr	r2, [pc, #300]	; (8001f08 <HAL_RCC_OscConfig+0x924>)
 8001ddc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001de0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001de2:	f7ff f88b 	bl	8000efc <HAL_GetTick>
 8001de6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dea:	e009      	b.n	8001e00 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dec:	f7ff f886 	bl	8000efc <HAL_GetTick>
 8001df0:	4602      	mov	r2, r0
 8001df2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	2b64      	cmp	r3, #100	; 0x64
 8001dfa:	d901      	bls.n	8001e00 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e2ff      	b.n	8002400 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e00:	4b41      	ldr	r3, [pc, #260]	; (8001f08 <HAL_RCC_OscConfig+0x924>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d0ef      	beq.n	8001dec <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e0c:	1d3b      	adds	r3, r7, #4
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d106      	bne.n	8001e24 <HAL_RCC_OscConfig+0x840>
 8001e16:	4b3a      	ldr	r3, [pc, #232]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001e18:	6a1b      	ldr	r3, [r3, #32]
 8001e1a:	4a39      	ldr	r2, [pc, #228]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001e1c:	f043 0301 	orr.w	r3, r3, #1
 8001e20:	6213      	str	r3, [r2, #32]
 8001e22:	e02f      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a0>
 8001e24:	1d3b      	adds	r3, r7, #4
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d10c      	bne.n	8001e48 <HAL_RCC_OscConfig+0x864>
 8001e2e:	4b34      	ldr	r3, [pc, #208]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001e30:	6a1b      	ldr	r3, [r3, #32]
 8001e32:	4a33      	ldr	r2, [pc, #204]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001e34:	f023 0301 	bic.w	r3, r3, #1
 8001e38:	6213      	str	r3, [r2, #32]
 8001e3a:	4b31      	ldr	r3, [pc, #196]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001e3c:	6a1b      	ldr	r3, [r3, #32]
 8001e3e:	4a30      	ldr	r2, [pc, #192]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001e40:	f023 0304 	bic.w	r3, r3, #4
 8001e44:	6213      	str	r3, [r2, #32]
 8001e46:	e01d      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a0>
 8001e48:	1d3b      	adds	r3, r7, #4
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	2b05      	cmp	r3, #5
 8001e50:	d10c      	bne.n	8001e6c <HAL_RCC_OscConfig+0x888>
 8001e52:	4b2b      	ldr	r3, [pc, #172]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001e54:	6a1b      	ldr	r3, [r3, #32]
 8001e56:	4a2a      	ldr	r2, [pc, #168]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001e58:	f043 0304 	orr.w	r3, r3, #4
 8001e5c:	6213      	str	r3, [r2, #32]
 8001e5e:	4b28      	ldr	r3, [pc, #160]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001e60:	6a1b      	ldr	r3, [r3, #32]
 8001e62:	4a27      	ldr	r2, [pc, #156]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001e64:	f043 0301 	orr.w	r3, r3, #1
 8001e68:	6213      	str	r3, [r2, #32]
 8001e6a:	e00b      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a0>
 8001e6c:	4b24      	ldr	r3, [pc, #144]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001e6e:	6a1b      	ldr	r3, [r3, #32]
 8001e70:	4a23      	ldr	r2, [pc, #140]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001e72:	f023 0301 	bic.w	r3, r3, #1
 8001e76:	6213      	str	r3, [r2, #32]
 8001e78:	4b21      	ldr	r3, [pc, #132]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001e7a:	6a1b      	ldr	r3, [r3, #32]
 8001e7c:	4a20      	ldr	r2, [pc, #128]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001e7e:	f023 0304 	bic.w	r3, r3, #4
 8001e82:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e84:	1d3b      	adds	r3, r7, #4
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d06a      	beq.n	8001f64 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e8e:	f7ff f835 	bl	8000efc <HAL_GetTick>
 8001e92:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e96:	e00b      	b.n	8001eb0 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e98:	f7ff f830 	bl	8000efc <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d901      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e2a7      	b.n	8002400 <HAL_RCC_OscConfig+0xe1c>
 8001eb0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001eb4:	2202      	movs	r2, #2
 8001eb6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	fa93 f2a3 	rbit	r2, r3
 8001ec2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001ecc:	2202      	movs	r2, #2
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	fa93 f2a3 	rbit	r2, r3
 8001eda:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001ede:	601a      	str	r2, [r3, #0]
  return result;
 8001ee0:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001ee4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ee6:	fab3 f383 	clz	r3, r3
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	095b      	lsrs	r3, r3, #5
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	f043 0302 	orr.w	r3, r3, #2
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d108      	bne.n	8001f0c <HAL_RCC_OscConfig+0x928>
 8001efa:	4b01      	ldr	r3, [pc, #4]	; (8001f00 <HAL_RCC_OscConfig+0x91c>)
 8001efc:	6a1b      	ldr	r3, [r3, #32]
 8001efe:	e013      	b.n	8001f28 <HAL_RCC_OscConfig+0x944>
 8001f00:	40021000 	.word	0x40021000
 8001f04:	10908120 	.word	0x10908120
 8001f08:	40007000 	.word	0x40007000
 8001f0c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001f10:	2202      	movs	r2, #2
 8001f12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f14:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	fa93 f2a3 	rbit	r2, r3
 8001f1e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	4bc0      	ldr	r3, [pc, #768]	; (8002228 <HAL_RCC_OscConfig+0xc44>)
 8001f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f28:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001f2c:	2102      	movs	r1, #2
 8001f2e:	6011      	str	r1, [r2, #0]
 8001f30:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001f34:	6812      	ldr	r2, [r2, #0]
 8001f36:	fa92 f1a2 	rbit	r1, r2
 8001f3a:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001f3e:	6011      	str	r1, [r2, #0]
  return result;
 8001f40:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001f44:	6812      	ldr	r2, [r2, #0]
 8001f46:	fab2 f282 	clz	r2, r2
 8001f4a:	b2d2      	uxtb	r2, r2
 8001f4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f50:	b2d2      	uxtb	r2, r2
 8001f52:	f002 021f 	and.w	r2, r2, #31
 8001f56:	2101      	movs	r1, #1
 8001f58:	fa01 f202 	lsl.w	r2, r1, r2
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d09a      	beq.n	8001e98 <HAL_RCC_OscConfig+0x8b4>
 8001f62:	e063      	b.n	800202c <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f64:	f7fe ffca 	bl	8000efc <HAL_GetTick>
 8001f68:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f6c:	e00b      	b.n	8001f86 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f6e:	f7fe ffc5 	bl	8000efc <HAL_GetTick>
 8001f72:	4602      	mov	r2, r0
 8001f74:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d901      	bls.n	8001f86 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	e23c      	b.n	8002400 <HAL_RCC_OscConfig+0xe1c>
 8001f86:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001f8a:	2202      	movs	r2, #2
 8001f8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f8e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	fa93 f2a3 	rbit	r2, r3
 8001f98:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001f9c:	601a      	str	r2, [r3, #0]
 8001f9e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001fa2:	2202      	movs	r2, #2
 8001fa4:	601a      	str	r2, [r3, #0]
 8001fa6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	fa93 f2a3 	rbit	r2, r3
 8001fb0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001fb4:	601a      	str	r2, [r3, #0]
  return result;
 8001fb6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001fba:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fbc:	fab3 f383 	clz	r3, r3
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	095b      	lsrs	r3, r3, #5
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	f043 0302 	orr.w	r3, r3, #2
 8001fca:	b2db      	uxtb	r3, r3
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d102      	bne.n	8001fd6 <HAL_RCC_OscConfig+0x9f2>
 8001fd0:	4b95      	ldr	r3, [pc, #596]	; (8002228 <HAL_RCC_OscConfig+0xc44>)
 8001fd2:	6a1b      	ldr	r3, [r3, #32]
 8001fd4:	e00d      	b.n	8001ff2 <HAL_RCC_OscConfig+0xa0e>
 8001fd6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001fda:	2202      	movs	r2, #2
 8001fdc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fde:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	fa93 f2a3 	rbit	r2, r3
 8001fe8:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001fec:	601a      	str	r2, [r3, #0]
 8001fee:	4b8e      	ldr	r3, [pc, #568]	; (8002228 <HAL_RCC_OscConfig+0xc44>)
 8001ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff2:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001ff6:	2102      	movs	r1, #2
 8001ff8:	6011      	str	r1, [r2, #0]
 8001ffa:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001ffe:	6812      	ldr	r2, [r2, #0]
 8002000:	fa92 f1a2 	rbit	r1, r2
 8002004:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002008:	6011      	str	r1, [r2, #0]
  return result;
 800200a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800200e:	6812      	ldr	r2, [r2, #0]
 8002010:	fab2 f282 	clz	r2, r2
 8002014:	b2d2      	uxtb	r2, r2
 8002016:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800201a:	b2d2      	uxtb	r2, r2
 800201c:	f002 021f 	and.w	r2, r2, #31
 8002020:	2101      	movs	r1, #1
 8002022:	fa01 f202 	lsl.w	r2, r1, r2
 8002026:	4013      	ands	r3, r2
 8002028:	2b00      	cmp	r3, #0
 800202a:	d1a0      	bne.n	8001f6e <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800202c:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8002030:	2b01      	cmp	r3, #1
 8002032:	d105      	bne.n	8002040 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002034:	4b7c      	ldr	r3, [pc, #496]	; (8002228 <HAL_RCC_OscConfig+0xc44>)
 8002036:	69db      	ldr	r3, [r3, #28]
 8002038:	4a7b      	ldr	r2, [pc, #492]	; (8002228 <HAL_RCC_OscConfig+0xc44>)
 800203a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800203e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002040:	1d3b      	adds	r3, r7, #4
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	699b      	ldr	r3, [r3, #24]
 8002046:	2b00      	cmp	r3, #0
 8002048:	f000 81d9 	beq.w	80023fe <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800204c:	4b76      	ldr	r3, [pc, #472]	; (8002228 <HAL_RCC_OscConfig+0xc44>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f003 030c 	and.w	r3, r3, #12
 8002054:	2b08      	cmp	r3, #8
 8002056:	f000 81a6 	beq.w	80023a6 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800205a:	1d3b      	adds	r3, r7, #4
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	699b      	ldr	r3, [r3, #24]
 8002060:	2b02      	cmp	r3, #2
 8002062:	f040 811e 	bne.w	80022a2 <HAL_RCC_OscConfig+0xcbe>
 8002066:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800206a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800206e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002070:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	fa93 f2a3 	rbit	r2, r3
 800207a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800207e:	601a      	str	r2, [r3, #0]
  return result;
 8002080:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002084:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002086:	fab3 f383 	clz	r3, r3
 800208a:	b2db      	uxtb	r3, r3
 800208c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002090:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	461a      	mov	r2, r3
 8002098:	2300      	movs	r3, #0
 800209a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800209c:	f7fe ff2e 	bl	8000efc <HAL_GetTick>
 80020a0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020a4:	e009      	b.n	80020ba <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020a6:	f7fe ff29 	bl	8000efc <HAL_GetTick>
 80020aa:	4602      	mov	r2, r0
 80020ac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d901      	bls.n	80020ba <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 80020b6:	2303      	movs	r3, #3
 80020b8:	e1a2      	b.n	8002400 <HAL_RCC_OscConfig+0xe1c>
 80020ba:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80020be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	fa93 f2a3 	rbit	r2, r3
 80020ce:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80020d2:	601a      	str	r2, [r3, #0]
  return result;
 80020d4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80020d8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020da:	fab3 f383 	clz	r3, r3
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	095b      	lsrs	r3, r3, #5
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	f043 0301 	orr.w	r3, r3, #1
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d102      	bne.n	80020f4 <HAL_RCC_OscConfig+0xb10>
 80020ee:	4b4e      	ldr	r3, [pc, #312]	; (8002228 <HAL_RCC_OscConfig+0xc44>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	e01b      	b.n	800212c <HAL_RCC_OscConfig+0xb48>
 80020f4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80020f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020fe:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	fa93 f2a3 	rbit	r2, r3
 8002108:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800210c:	601a      	str	r2, [r3, #0]
 800210e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002112:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	fa93 f2a3 	rbit	r2, r3
 8002122:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002126:	601a      	str	r2, [r3, #0]
 8002128:	4b3f      	ldr	r3, [pc, #252]	; (8002228 <HAL_RCC_OscConfig+0xc44>)
 800212a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002130:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002134:	6011      	str	r1, [r2, #0]
 8002136:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800213a:	6812      	ldr	r2, [r2, #0]
 800213c:	fa92 f1a2 	rbit	r1, r2
 8002140:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002144:	6011      	str	r1, [r2, #0]
  return result;
 8002146:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800214a:	6812      	ldr	r2, [r2, #0]
 800214c:	fab2 f282 	clz	r2, r2
 8002150:	b2d2      	uxtb	r2, r2
 8002152:	f042 0220 	orr.w	r2, r2, #32
 8002156:	b2d2      	uxtb	r2, r2
 8002158:	f002 021f 	and.w	r2, r2, #31
 800215c:	2101      	movs	r1, #1
 800215e:	fa01 f202 	lsl.w	r2, r1, r2
 8002162:	4013      	ands	r3, r2
 8002164:	2b00      	cmp	r3, #0
 8002166:	d19e      	bne.n	80020a6 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002168:	4b2f      	ldr	r3, [pc, #188]	; (8002228 <HAL_RCC_OscConfig+0xc44>)
 800216a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800216c:	f023 020f 	bic.w	r2, r3, #15
 8002170:	1d3b      	adds	r3, r7, #4
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002176:	492c      	ldr	r1, [pc, #176]	; (8002228 <HAL_RCC_OscConfig+0xc44>)
 8002178:	4313      	orrs	r3, r2
 800217a:	62cb      	str	r3, [r1, #44]	; 0x2c
 800217c:	4b2a      	ldr	r3, [pc, #168]	; (8002228 <HAL_RCC_OscConfig+0xc44>)
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8002184:	1d3b      	adds	r3, r7, #4
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	6a19      	ldr	r1, [r3, #32]
 800218a:	1d3b      	adds	r3, r7, #4
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	69db      	ldr	r3, [r3, #28]
 8002190:	430b      	orrs	r3, r1
 8002192:	4925      	ldr	r1, [pc, #148]	; (8002228 <HAL_RCC_OscConfig+0xc44>)
 8002194:	4313      	orrs	r3, r2
 8002196:	604b      	str	r3, [r1, #4]
 8002198:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800219c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80021a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	fa93 f2a3 	rbit	r2, r3
 80021ac:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80021b0:	601a      	str	r2, [r3, #0]
  return result;
 80021b2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80021b6:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021b8:	fab3 f383 	clz	r3, r3
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80021c2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	461a      	mov	r2, r3
 80021ca:	2301      	movs	r3, #1
 80021cc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ce:	f7fe fe95 	bl	8000efc <HAL_GetTick>
 80021d2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021d6:	e009      	b.n	80021ec <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021d8:	f7fe fe90 	bl	8000efc <HAL_GetTick>
 80021dc:	4602      	mov	r2, r0
 80021de:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d901      	bls.n	80021ec <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80021e8:	2303      	movs	r3, #3
 80021ea:	e109      	b.n	8002400 <HAL_RCC_OscConfig+0xe1c>
 80021ec:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80021f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80021f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	fa93 f2a3 	rbit	r2, r3
 8002200:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002204:	601a      	str	r2, [r3, #0]
  return result;
 8002206:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800220a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800220c:	fab3 f383 	clz	r3, r3
 8002210:	b2db      	uxtb	r3, r3
 8002212:	095b      	lsrs	r3, r3, #5
 8002214:	b2db      	uxtb	r3, r3
 8002216:	f043 0301 	orr.w	r3, r3, #1
 800221a:	b2db      	uxtb	r3, r3
 800221c:	2b01      	cmp	r3, #1
 800221e:	d105      	bne.n	800222c <HAL_RCC_OscConfig+0xc48>
 8002220:	4b01      	ldr	r3, [pc, #4]	; (8002228 <HAL_RCC_OscConfig+0xc44>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	e01e      	b.n	8002264 <HAL_RCC_OscConfig+0xc80>
 8002226:	bf00      	nop
 8002228:	40021000 	.word	0x40021000
 800222c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002230:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002234:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002236:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	fa93 f2a3 	rbit	r2, r3
 8002240:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002244:	601a      	str	r2, [r3, #0]
 8002246:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800224a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	fa93 f2a3 	rbit	r2, r3
 800225a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800225e:	601a      	str	r2, [r3, #0]
 8002260:	4b6a      	ldr	r3, [pc, #424]	; (800240c <HAL_RCC_OscConfig+0xe28>)
 8002262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002264:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002268:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800226c:	6011      	str	r1, [r2, #0]
 800226e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002272:	6812      	ldr	r2, [r2, #0]
 8002274:	fa92 f1a2 	rbit	r1, r2
 8002278:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800227c:	6011      	str	r1, [r2, #0]
  return result;
 800227e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002282:	6812      	ldr	r2, [r2, #0]
 8002284:	fab2 f282 	clz	r2, r2
 8002288:	b2d2      	uxtb	r2, r2
 800228a:	f042 0220 	orr.w	r2, r2, #32
 800228e:	b2d2      	uxtb	r2, r2
 8002290:	f002 021f 	and.w	r2, r2, #31
 8002294:	2101      	movs	r1, #1
 8002296:	fa01 f202 	lsl.w	r2, r1, r2
 800229a:	4013      	ands	r3, r2
 800229c:	2b00      	cmp	r3, #0
 800229e:	d09b      	beq.n	80021d8 <HAL_RCC_OscConfig+0xbf4>
 80022a0:	e0ad      	b.n	80023fe <HAL_RCC_OscConfig+0xe1a>
 80022a2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80022a6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80022aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	fa93 f2a3 	rbit	r2, r3
 80022b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80022ba:	601a      	str	r2, [r3, #0]
  return result;
 80022bc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80022c0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022c2:	fab3 f383 	clz	r3, r3
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80022cc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	461a      	mov	r2, r3
 80022d4:	2300      	movs	r3, #0
 80022d6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022d8:	f7fe fe10 	bl	8000efc <HAL_GetTick>
 80022dc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022e0:	e009      	b.n	80022f6 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022e2:	f7fe fe0b 	bl	8000efc <HAL_GetTick>
 80022e6:	4602      	mov	r2, r0
 80022e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d901      	bls.n	80022f6 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80022f2:	2303      	movs	r3, #3
 80022f4:	e084      	b.n	8002400 <HAL_RCC_OscConfig+0xe1c>
 80022f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002300:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	fa93 f2a3 	rbit	r2, r3
 800230a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800230e:	601a      	str	r2, [r3, #0]
  return result;
 8002310:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002314:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002316:	fab3 f383 	clz	r3, r3
 800231a:	b2db      	uxtb	r3, r3
 800231c:	095b      	lsrs	r3, r3, #5
 800231e:	b2db      	uxtb	r3, r3
 8002320:	f043 0301 	orr.w	r3, r3, #1
 8002324:	b2db      	uxtb	r3, r3
 8002326:	2b01      	cmp	r3, #1
 8002328:	d102      	bne.n	8002330 <HAL_RCC_OscConfig+0xd4c>
 800232a:	4b38      	ldr	r3, [pc, #224]	; (800240c <HAL_RCC_OscConfig+0xe28>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	e01b      	b.n	8002368 <HAL_RCC_OscConfig+0xd84>
 8002330:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002334:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002338:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800233a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	fa93 f2a3 	rbit	r2, r3
 8002344:	f107 0320 	add.w	r3, r7, #32
 8002348:	601a      	str	r2, [r3, #0]
 800234a:	f107 031c 	add.w	r3, r7, #28
 800234e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	f107 031c 	add.w	r3, r7, #28
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	fa93 f2a3 	rbit	r2, r3
 800235e:	f107 0318 	add.w	r3, r7, #24
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	4b29      	ldr	r3, [pc, #164]	; (800240c <HAL_RCC_OscConfig+0xe28>)
 8002366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002368:	f107 0214 	add.w	r2, r7, #20
 800236c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002370:	6011      	str	r1, [r2, #0]
 8002372:	f107 0214 	add.w	r2, r7, #20
 8002376:	6812      	ldr	r2, [r2, #0]
 8002378:	fa92 f1a2 	rbit	r1, r2
 800237c:	f107 0210 	add.w	r2, r7, #16
 8002380:	6011      	str	r1, [r2, #0]
  return result;
 8002382:	f107 0210 	add.w	r2, r7, #16
 8002386:	6812      	ldr	r2, [r2, #0]
 8002388:	fab2 f282 	clz	r2, r2
 800238c:	b2d2      	uxtb	r2, r2
 800238e:	f042 0220 	orr.w	r2, r2, #32
 8002392:	b2d2      	uxtb	r2, r2
 8002394:	f002 021f 	and.w	r2, r2, #31
 8002398:	2101      	movs	r1, #1
 800239a:	fa01 f202 	lsl.w	r2, r1, r2
 800239e:	4013      	ands	r3, r2
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d19e      	bne.n	80022e2 <HAL_RCC_OscConfig+0xcfe>
 80023a4:	e02b      	b.n	80023fe <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023a6:	1d3b      	adds	r3, r7, #4
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d101      	bne.n	80023b4 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e025      	b.n	8002400 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023b4:	4b15      	ldr	r3, [pc, #84]	; (800240c <HAL_RCC_OscConfig+0xe28>)
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80023bc:	4b13      	ldr	r3, [pc, #76]	; (800240c <HAL_RCC_OscConfig+0xe28>)
 80023be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023c0:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80023c4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80023c8:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80023cc:	1d3b      	adds	r3, r7, #4
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	69db      	ldr	r3, [r3, #28]
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d111      	bne.n	80023fa <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80023d6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80023da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80023de:	1d3b      	adds	r3, r7, #4
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d108      	bne.n	80023fa <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80023e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80023ec:	f003 020f 	and.w	r2, r3, #15
 80023f0:	1d3b      	adds	r3, r7, #4
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d001      	beq.n	80023fe <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e000      	b.n	8002400 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 80023fe:	2300      	movs	r3, #0
}
 8002400:	4618      	mov	r0, r3
 8002402:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	40021000 	.word	0x40021000

08002410 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b09e      	sub	sp, #120	; 0x78
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800241a:	2300      	movs	r3, #0
 800241c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d101      	bne.n	8002428 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e162      	b.n	80026ee <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002428:	4b90      	ldr	r3, [pc, #576]	; (800266c <HAL_RCC_ClockConfig+0x25c>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0307 	and.w	r3, r3, #7
 8002430:	683a      	ldr	r2, [r7, #0]
 8002432:	429a      	cmp	r2, r3
 8002434:	d910      	bls.n	8002458 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002436:	4b8d      	ldr	r3, [pc, #564]	; (800266c <HAL_RCC_ClockConfig+0x25c>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f023 0207 	bic.w	r2, r3, #7
 800243e:	498b      	ldr	r1, [pc, #556]	; (800266c <HAL_RCC_ClockConfig+0x25c>)
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	4313      	orrs	r3, r2
 8002444:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002446:	4b89      	ldr	r3, [pc, #548]	; (800266c <HAL_RCC_ClockConfig+0x25c>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0307 	and.w	r3, r3, #7
 800244e:	683a      	ldr	r2, [r7, #0]
 8002450:	429a      	cmp	r2, r3
 8002452:	d001      	beq.n	8002458 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e14a      	b.n	80026ee <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 0302 	and.w	r3, r3, #2
 8002460:	2b00      	cmp	r3, #0
 8002462:	d008      	beq.n	8002476 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002464:	4b82      	ldr	r3, [pc, #520]	; (8002670 <HAL_RCC_ClockConfig+0x260>)
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	497f      	ldr	r1, [pc, #508]	; (8002670 <HAL_RCC_ClockConfig+0x260>)
 8002472:	4313      	orrs	r3, r2
 8002474:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	2b00      	cmp	r3, #0
 8002480:	f000 80dc 	beq.w	800263c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d13c      	bne.n	8002506 <HAL_RCC_ClockConfig+0xf6>
 800248c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002490:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002492:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002494:	fa93 f3a3 	rbit	r3, r3
 8002498:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800249a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800249c:	fab3 f383 	clz	r3, r3
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	095b      	lsrs	r3, r3, #5
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	f043 0301 	orr.w	r3, r3, #1
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d102      	bne.n	80024b6 <HAL_RCC_ClockConfig+0xa6>
 80024b0:	4b6f      	ldr	r3, [pc, #444]	; (8002670 <HAL_RCC_ClockConfig+0x260>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	e00f      	b.n	80024d6 <HAL_RCC_ClockConfig+0xc6>
 80024b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024ba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024bc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80024be:	fa93 f3a3 	rbit	r3, r3
 80024c2:	667b      	str	r3, [r7, #100]	; 0x64
 80024c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024c8:	663b      	str	r3, [r7, #96]	; 0x60
 80024ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80024cc:	fa93 f3a3 	rbit	r3, r3
 80024d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80024d2:	4b67      	ldr	r3, [pc, #412]	; (8002670 <HAL_RCC_ClockConfig+0x260>)
 80024d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80024da:	65ba      	str	r2, [r7, #88]	; 0x58
 80024dc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80024de:	fa92 f2a2 	rbit	r2, r2
 80024e2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80024e4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80024e6:	fab2 f282 	clz	r2, r2
 80024ea:	b2d2      	uxtb	r2, r2
 80024ec:	f042 0220 	orr.w	r2, r2, #32
 80024f0:	b2d2      	uxtb	r2, r2
 80024f2:	f002 021f 	and.w	r2, r2, #31
 80024f6:	2101      	movs	r1, #1
 80024f8:	fa01 f202 	lsl.w	r2, r1, r2
 80024fc:	4013      	ands	r3, r2
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d17b      	bne.n	80025fa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e0f3      	b.n	80026ee <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	2b02      	cmp	r3, #2
 800250c:	d13c      	bne.n	8002588 <HAL_RCC_ClockConfig+0x178>
 800250e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002512:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002514:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002516:	fa93 f3a3 	rbit	r3, r3
 800251a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800251c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800251e:	fab3 f383 	clz	r3, r3
 8002522:	b2db      	uxtb	r3, r3
 8002524:	095b      	lsrs	r3, r3, #5
 8002526:	b2db      	uxtb	r3, r3
 8002528:	f043 0301 	orr.w	r3, r3, #1
 800252c:	b2db      	uxtb	r3, r3
 800252e:	2b01      	cmp	r3, #1
 8002530:	d102      	bne.n	8002538 <HAL_RCC_ClockConfig+0x128>
 8002532:	4b4f      	ldr	r3, [pc, #316]	; (8002670 <HAL_RCC_ClockConfig+0x260>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	e00f      	b.n	8002558 <HAL_RCC_ClockConfig+0x148>
 8002538:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800253c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800253e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002540:	fa93 f3a3 	rbit	r3, r3
 8002544:	647b      	str	r3, [r7, #68]	; 0x44
 8002546:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800254a:	643b      	str	r3, [r7, #64]	; 0x40
 800254c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800254e:	fa93 f3a3 	rbit	r3, r3
 8002552:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002554:	4b46      	ldr	r3, [pc, #280]	; (8002670 <HAL_RCC_ClockConfig+0x260>)
 8002556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002558:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800255c:	63ba      	str	r2, [r7, #56]	; 0x38
 800255e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002560:	fa92 f2a2 	rbit	r2, r2
 8002564:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002566:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002568:	fab2 f282 	clz	r2, r2
 800256c:	b2d2      	uxtb	r2, r2
 800256e:	f042 0220 	orr.w	r2, r2, #32
 8002572:	b2d2      	uxtb	r2, r2
 8002574:	f002 021f 	and.w	r2, r2, #31
 8002578:	2101      	movs	r1, #1
 800257a:	fa01 f202 	lsl.w	r2, r1, r2
 800257e:	4013      	ands	r3, r2
 8002580:	2b00      	cmp	r3, #0
 8002582:	d13a      	bne.n	80025fa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	e0b2      	b.n	80026ee <HAL_RCC_ClockConfig+0x2de>
 8002588:	2302      	movs	r3, #2
 800258a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800258c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800258e:	fa93 f3a3 	rbit	r3, r3
 8002592:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002596:	fab3 f383 	clz	r3, r3
 800259a:	b2db      	uxtb	r3, r3
 800259c:	095b      	lsrs	r3, r3, #5
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	f043 0301 	orr.w	r3, r3, #1
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	2b01      	cmp	r3, #1
 80025a8:	d102      	bne.n	80025b0 <HAL_RCC_ClockConfig+0x1a0>
 80025aa:	4b31      	ldr	r3, [pc, #196]	; (8002670 <HAL_RCC_ClockConfig+0x260>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	e00d      	b.n	80025cc <HAL_RCC_ClockConfig+0x1bc>
 80025b0:	2302      	movs	r3, #2
 80025b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025b6:	fa93 f3a3 	rbit	r3, r3
 80025ba:	627b      	str	r3, [r7, #36]	; 0x24
 80025bc:	2302      	movs	r3, #2
 80025be:	623b      	str	r3, [r7, #32]
 80025c0:	6a3b      	ldr	r3, [r7, #32]
 80025c2:	fa93 f3a3 	rbit	r3, r3
 80025c6:	61fb      	str	r3, [r7, #28]
 80025c8:	4b29      	ldr	r3, [pc, #164]	; (8002670 <HAL_RCC_ClockConfig+0x260>)
 80025ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025cc:	2202      	movs	r2, #2
 80025ce:	61ba      	str	r2, [r7, #24]
 80025d0:	69ba      	ldr	r2, [r7, #24]
 80025d2:	fa92 f2a2 	rbit	r2, r2
 80025d6:	617a      	str	r2, [r7, #20]
  return result;
 80025d8:	697a      	ldr	r2, [r7, #20]
 80025da:	fab2 f282 	clz	r2, r2
 80025de:	b2d2      	uxtb	r2, r2
 80025e0:	f042 0220 	orr.w	r2, r2, #32
 80025e4:	b2d2      	uxtb	r2, r2
 80025e6:	f002 021f 	and.w	r2, r2, #31
 80025ea:	2101      	movs	r1, #1
 80025ec:	fa01 f202 	lsl.w	r2, r1, r2
 80025f0:	4013      	ands	r3, r2
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d101      	bne.n	80025fa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e079      	b.n	80026ee <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025fa:	4b1d      	ldr	r3, [pc, #116]	; (8002670 <HAL_RCC_ClockConfig+0x260>)
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	f023 0203 	bic.w	r2, r3, #3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	491a      	ldr	r1, [pc, #104]	; (8002670 <HAL_RCC_ClockConfig+0x260>)
 8002608:	4313      	orrs	r3, r2
 800260a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800260c:	f7fe fc76 	bl	8000efc <HAL_GetTick>
 8002610:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002612:	e00a      	b.n	800262a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002614:	f7fe fc72 	bl	8000efc <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002622:	4293      	cmp	r3, r2
 8002624:	d901      	bls.n	800262a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e061      	b.n	80026ee <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800262a:	4b11      	ldr	r3, [pc, #68]	; (8002670 <HAL_RCC_ClockConfig+0x260>)
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f003 020c 	and.w	r2, r3, #12
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	429a      	cmp	r2, r3
 800263a:	d1eb      	bne.n	8002614 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800263c:	4b0b      	ldr	r3, [pc, #44]	; (800266c <HAL_RCC_ClockConfig+0x25c>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 0307 	and.w	r3, r3, #7
 8002644:	683a      	ldr	r2, [r7, #0]
 8002646:	429a      	cmp	r2, r3
 8002648:	d214      	bcs.n	8002674 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800264a:	4b08      	ldr	r3, [pc, #32]	; (800266c <HAL_RCC_ClockConfig+0x25c>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f023 0207 	bic.w	r2, r3, #7
 8002652:	4906      	ldr	r1, [pc, #24]	; (800266c <HAL_RCC_ClockConfig+0x25c>)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	4313      	orrs	r3, r2
 8002658:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800265a:	4b04      	ldr	r3, [pc, #16]	; (800266c <HAL_RCC_ClockConfig+0x25c>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0307 	and.w	r3, r3, #7
 8002662:	683a      	ldr	r2, [r7, #0]
 8002664:	429a      	cmp	r2, r3
 8002666:	d005      	beq.n	8002674 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e040      	b.n	80026ee <HAL_RCC_ClockConfig+0x2de>
 800266c:	40022000 	.word	0x40022000
 8002670:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0304 	and.w	r3, r3, #4
 800267c:	2b00      	cmp	r3, #0
 800267e:	d008      	beq.n	8002692 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002680:	4b1d      	ldr	r3, [pc, #116]	; (80026f8 <HAL_RCC_ClockConfig+0x2e8>)
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	491a      	ldr	r1, [pc, #104]	; (80026f8 <HAL_RCC_ClockConfig+0x2e8>)
 800268e:	4313      	orrs	r3, r2
 8002690:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0308 	and.w	r3, r3, #8
 800269a:	2b00      	cmp	r3, #0
 800269c:	d009      	beq.n	80026b2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800269e:	4b16      	ldr	r3, [pc, #88]	; (80026f8 <HAL_RCC_ClockConfig+0x2e8>)
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	691b      	ldr	r3, [r3, #16]
 80026aa:	00db      	lsls	r3, r3, #3
 80026ac:	4912      	ldr	r1, [pc, #72]	; (80026f8 <HAL_RCC_ClockConfig+0x2e8>)
 80026ae:	4313      	orrs	r3, r2
 80026b0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80026b2:	f000 f829 	bl	8002708 <HAL_RCC_GetSysClockFreq>
 80026b6:	4601      	mov	r1, r0
 80026b8:	4b0f      	ldr	r3, [pc, #60]	; (80026f8 <HAL_RCC_ClockConfig+0x2e8>)
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026c0:	22f0      	movs	r2, #240	; 0xf0
 80026c2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c4:	693a      	ldr	r2, [r7, #16]
 80026c6:	fa92 f2a2 	rbit	r2, r2
 80026ca:	60fa      	str	r2, [r7, #12]
  return result;
 80026cc:	68fa      	ldr	r2, [r7, #12]
 80026ce:	fab2 f282 	clz	r2, r2
 80026d2:	b2d2      	uxtb	r2, r2
 80026d4:	40d3      	lsrs	r3, r2
 80026d6:	4a09      	ldr	r2, [pc, #36]	; (80026fc <HAL_RCC_ClockConfig+0x2ec>)
 80026d8:	5cd3      	ldrb	r3, [r2, r3]
 80026da:	fa21 f303 	lsr.w	r3, r1, r3
 80026de:	4a08      	ldr	r2, [pc, #32]	; (8002700 <HAL_RCC_ClockConfig+0x2f0>)
 80026e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80026e2:	4b08      	ldr	r3, [pc, #32]	; (8002704 <HAL_RCC_ClockConfig+0x2f4>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7fe fbc4 	bl	8000e74 <HAL_InitTick>
  
  return HAL_OK;
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3778      	adds	r7, #120	; 0x78
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	40021000 	.word	0x40021000
 80026fc:	080041e4 	.word	0x080041e4
 8002700:	20000000 	.word	0x20000000
 8002704:	20000004 	.word	0x20000004

08002708 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002708:	b480      	push	{r7}
 800270a:	b08b      	sub	sp, #44	; 0x2c
 800270c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800270e:	2300      	movs	r3, #0
 8002710:	61fb      	str	r3, [r7, #28]
 8002712:	2300      	movs	r3, #0
 8002714:	61bb      	str	r3, [r7, #24]
 8002716:	2300      	movs	r3, #0
 8002718:	627b      	str	r3, [r7, #36]	; 0x24
 800271a:	2300      	movs	r3, #0
 800271c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800271e:	2300      	movs	r3, #0
 8002720:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002722:	4b2a      	ldr	r3, [pc, #168]	; (80027cc <HAL_RCC_GetSysClockFreq+0xc4>)
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	f003 030c 	and.w	r3, r3, #12
 800272e:	2b04      	cmp	r3, #4
 8002730:	d002      	beq.n	8002738 <HAL_RCC_GetSysClockFreq+0x30>
 8002732:	2b08      	cmp	r3, #8
 8002734:	d003      	beq.n	800273e <HAL_RCC_GetSysClockFreq+0x36>
 8002736:	e03f      	b.n	80027b8 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002738:	4b25      	ldr	r3, [pc, #148]	; (80027d0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800273a:	623b      	str	r3, [r7, #32]
      break;
 800273c:	e03f      	b.n	80027be <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002744:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002748:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800274a:	68ba      	ldr	r2, [r7, #8]
 800274c:	fa92 f2a2 	rbit	r2, r2
 8002750:	607a      	str	r2, [r7, #4]
  return result;
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	fab2 f282 	clz	r2, r2
 8002758:	b2d2      	uxtb	r2, r2
 800275a:	40d3      	lsrs	r3, r2
 800275c:	4a1d      	ldr	r2, [pc, #116]	; (80027d4 <HAL_RCC_GetSysClockFreq+0xcc>)
 800275e:	5cd3      	ldrb	r3, [r2, r3]
 8002760:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002762:	4b1a      	ldr	r3, [pc, #104]	; (80027cc <HAL_RCC_GetSysClockFreq+0xc4>)
 8002764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002766:	f003 030f 	and.w	r3, r3, #15
 800276a:	220f      	movs	r2, #15
 800276c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800276e:	693a      	ldr	r2, [r7, #16]
 8002770:	fa92 f2a2 	rbit	r2, r2
 8002774:	60fa      	str	r2, [r7, #12]
  return result;
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	fab2 f282 	clz	r2, r2
 800277c:	b2d2      	uxtb	r2, r2
 800277e:	40d3      	lsrs	r3, r2
 8002780:	4a15      	ldr	r2, [pc, #84]	; (80027d8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002782:	5cd3      	ldrb	r3, [r2, r3]
 8002784:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800278c:	2b00      	cmp	r3, #0
 800278e:	d008      	beq.n	80027a2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002790:	4a0f      	ldr	r2, [pc, #60]	; (80027d0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002792:	69bb      	ldr	r3, [r7, #24]
 8002794:	fbb2 f2f3 	udiv	r2, r2, r3
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	fb02 f303 	mul.w	r3, r2, r3
 800279e:	627b      	str	r3, [r7, #36]	; 0x24
 80027a0:	e007      	b.n	80027b2 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80027a2:	4a0b      	ldr	r2, [pc, #44]	; (80027d0 <HAL_RCC_GetSysClockFreq+0xc8>)
 80027a4:	69bb      	ldr	r3, [r7, #24]
 80027a6:	fbb2 f2f3 	udiv	r2, r2, r3
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	fb02 f303 	mul.w	r3, r2, r3
 80027b0:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80027b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b4:	623b      	str	r3, [r7, #32]
      break;
 80027b6:	e002      	b.n	80027be <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80027b8:	4b05      	ldr	r3, [pc, #20]	; (80027d0 <HAL_RCC_GetSysClockFreq+0xc8>)
 80027ba:	623b      	str	r3, [r7, #32]
      break;
 80027bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027be:	6a3b      	ldr	r3, [r7, #32]
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	372c      	adds	r7, #44	; 0x2c
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr
 80027cc:	40021000 	.word	0x40021000
 80027d0:	007a1200 	.word	0x007a1200
 80027d4:	080041fc 	.word	0x080041fc
 80027d8:	0800420c 	.word	0x0800420c

080027dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027e0:	4b03      	ldr	r3, [pc, #12]	; (80027f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80027e2:	681b      	ldr	r3, [r3, #0]
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	20000000 	.word	0x20000000

080027f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80027fa:	f7ff ffef 	bl	80027dc <HAL_RCC_GetHCLKFreq>
 80027fe:	4601      	mov	r1, r0
 8002800:	4b0b      	ldr	r3, [pc, #44]	; (8002830 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002808:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800280c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	fa92 f2a2 	rbit	r2, r2
 8002814:	603a      	str	r2, [r7, #0]
  return result;
 8002816:	683a      	ldr	r2, [r7, #0]
 8002818:	fab2 f282 	clz	r2, r2
 800281c:	b2d2      	uxtb	r2, r2
 800281e:	40d3      	lsrs	r3, r2
 8002820:	4a04      	ldr	r2, [pc, #16]	; (8002834 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002822:	5cd3      	ldrb	r3, [r2, r3]
 8002824:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002828:	4618      	mov	r0, r3
 800282a:	3708      	adds	r7, #8
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	40021000 	.word	0x40021000
 8002834:	080041f4 	.word	0x080041f4

08002838 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800283e:	f7ff ffcd 	bl	80027dc <HAL_RCC_GetHCLKFreq>
 8002842:	4601      	mov	r1, r0
 8002844:	4b0b      	ldr	r3, [pc, #44]	; (8002874 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800284c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002850:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	fa92 f2a2 	rbit	r2, r2
 8002858:	603a      	str	r2, [r7, #0]
  return result;
 800285a:	683a      	ldr	r2, [r7, #0]
 800285c:	fab2 f282 	clz	r2, r2
 8002860:	b2d2      	uxtb	r2, r2
 8002862:	40d3      	lsrs	r3, r2
 8002864:	4a04      	ldr	r2, [pc, #16]	; (8002878 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002866:	5cd3      	ldrb	r3, [r2, r3]
 8002868:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800286c:	4618      	mov	r0, r3
 800286e:	3708      	adds	r7, #8
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	40021000 	.word	0x40021000
 8002878:	080041f4 	.word	0x080041f4

0800287c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b092      	sub	sp, #72	; 0x48
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002884:	2300      	movs	r3, #0
 8002886:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002888:	2300      	movs	r3, #0
 800288a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800288c:	2300      	movs	r3, #0
 800288e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800289a:	2b00      	cmp	r3, #0
 800289c:	f000 80d4 	beq.w	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028a0:	4b4e      	ldr	r3, [pc, #312]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028a2:	69db      	ldr	r3, [r3, #28]
 80028a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d10e      	bne.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028ac:	4b4b      	ldr	r3, [pc, #300]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028ae:	69db      	ldr	r3, [r3, #28]
 80028b0:	4a4a      	ldr	r2, [pc, #296]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028b6:	61d3      	str	r3, [r2, #28]
 80028b8:	4b48      	ldr	r3, [pc, #288]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028ba:	69db      	ldr	r3, [r3, #28]
 80028bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028c0:	60bb      	str	r3, [r7, #8]
 80028c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028c4:	2301      	movs	r3, #1
 80028c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ca:	4b45      	ldr	r3, [pc, #276]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d118      	bne.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028d6:	4b42      	ldr	r3, [pc, #264]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a41      	ldr	r2, [pc, #260]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80028dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028e0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028e2:	f7fe fb0b 	bl	8000efc <HAL_GetTick>
 80028e6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028e8:	e008      	b.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028ea:	f7fe fb07 	bl	8000efc <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	2b64      	cmp	r3, #100	; 0x64
 80028f6:	d901      	bls.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80028f8:	2303      	movs	r3, #3
 80028fa:	e1d6      	b.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028fc:	4b38      	ldr	r3, [pc, #224]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002904:	2b00      	cmp	r3, #0
 8002906:	d0f0      	beq.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002908:	4b34      	ldr	r3, [pc, #208]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800290a:	6a1b      	ldr	r3, [r3, #32]
 800290c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002910:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002912:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002914:	2b00      	cmp	r3, #0
 8002916:	f000 8084 	beq.w	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002922:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002924:	429a      	cmp	r2, r3
 8002926:	d07c      	beq.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002928:	4b2c      	ldr	r3, [pc, #176]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800292a:	6a1b      	ldr	r3, [r3, #32]
 800292c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002930:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002932:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002936:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800293a:	fa93 f3a3 	rbit	r3, r3
 800293e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002942:	fab3 f383 	clz	r3, r3
 8002946:	b2db      	uxtb	r3, r3
 8002948:	461a      	mov	r2, r3
 800294a:	4b26      	ldr	r3, [pc, #152]	; (80029e4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800294c:	4413      	add	r3, r2
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	461a      	mov	r2, r3
 8002952:	2301      	movs	r3, #1
 8002954:	6013      	str	r3, [r2, #0]
 8002956:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800295a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800295e:	fa93 f3a3 	rbit	r3, r3
 8002962:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002964:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002966:	fab3 f383 	clz	r3, r3
 800296a:	b2db      	uxtb	r3, r3
 800296c:	461a      	mov	r2, r3
 800296e:	4b1d      	ldr	r3, [pc, #116]	; (80029e4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002970:	4413      	add	r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	461a      	mov	r2, r3
 8002976:	2300      	movs	r3, #0
 8002978:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800297a:	4a18      	ldr	r2, [pc, #96]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800297c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800297e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002980:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002982:	f003 0301 	and.w	r3, r3, #1
 8002986:	2b00      	cmp	r3, #0
 8002988:	d04b      	beq.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800298a:	f7fe fab7 	bl	8000efc <HAL_GetTick>
 800298e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002990:	e00a      	b.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002992:	f7fe fab3 	bl	8000efc <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	f241 3288 	movw	r2, #5000	; 0x1388
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d901      	bls.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80029a4:	2303      	movs	r3, #3
 80029a6:	e180      	b.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80029a8:	2302      	movs	r3, #2
 80029aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029ae:	fa93 f3a3 	rbit	r3, r3
 80029b2:	627b      	str	r3, [r7, #36]	; 0x24
 80029b4:	2302      	movs	r3, #2
 80029b6:	623b      	str	r3, [r7, #32]
 80029b8:	6a3b      	ldr	r3, [r7, #32]
 80029ba:	fa93 f3a3 	rbit	r3, r3
 80029be:	61fb      	str	r3, [r7, #28]
  return result;
 80029c0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029c2:	fab3 f383 	clz	r3, r3
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	095b      	lsrs	r3, r3, #5
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	f043 0302 	orr.w	r3, r3, #2
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d108      	bne.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80029d6:	4b01      	ldr	r3, [pc, #4]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029d8:	6a1b      	ldr	r3, [r3, #32]
 80029da:	e00d      	b.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80029dc:	40021000 	.word	0x40021000
 80029e0:	40007000 	.word	0x40007000
 80029e4:	10908100 	.word	0x10908100
 80029e8:	2302      	movs	r3, #2
 80029ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ec:	69bb      	ldr	r3, [r7, #24]
 80029ee:	fa93 f3a3 	rbit	r3, r3
 80029f2:	617b      	str	r3, [r7, #20]
 80029f4:	4ba0      	ldr	r3, [pc, #640]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80029f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f8:	2202      	movs	r2, #2
 80029fa:	613a      	str	r2, [r7, #16]
 80029fc:	693a      	ldr	r2, [r7, #16]
 80029fe:	fa92 f2a2 	rbit	r2, r2
 8002a02:	60fa      	str	r2, [r7, #12]
  return result;
 8002a04:	68fa      	ldr	r2, [r7, #12]
 8002a06:	fab2 f282 	clz	r2, r2
 8002a0a:	b2d2      	uxtb	r2, r2
 8002a0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a10:	b2d2      	uxtb	r2, r2
 8002a12:	f002 021f 	and.w	r2, r2, #31
 8002a16:	2101      	movs	r1, #1
 8002a18:	fa01 f202 	lsl.w	r2, r1, r2
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d0b7      	beq.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002a22:	4b95      	ldr	r3, [pc, #596]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a24:	6a1b      	ldr	r3, [r3, #32]
 8002a26:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	4992      	ldr	r1, [pc, #584]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a34:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d105      	bne.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a3c:	4b8e      	ldr	r3, [pc, #568]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a3e:	69db      	ldr	r3, [r3, #28]
 8002a40:	4a8d      	ldr	r2, [pc, #564]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a46:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 0301 	and.w	r3, r3, #1
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d008      	beq.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a54:	4b88      	ldr	r3, [pc, #544]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a58:	f023 0203 	bic.w	r2, r3, #3
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	4985      	ldr	r1, [pc, #532]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d008      	beq.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a72:	4b81      	ldr	r3, [pc, #516]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a76:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	68db      	ldr	r3, [r3, #12]
 8002a7e:	497e      	ldr	r1, [pc, #504]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a80:	4313      	orrs	r3, r2
 8002a82:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0304 	and.w	r3, r3, #4
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d008      	beq.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002a90:	4b79      	ldr	r3, [pc, #484]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a94:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	691b      	ldr	r3, [r3, #16]
 8002a9c:	4976      	ldr	r1, [pc, #472]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 0320 	and.w	r3, r3, #32
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d008      	beq.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002aae:	4b72      	ldr	r3, [pc, #456]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab2:	f023 0210 	bic.w	r2, r3, #16
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	69db      	ldr	r3, [r3, #28]
 8002aba:	496f      	ldr	r1, [pc, #444]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002abc:	4313      	orrs	r3, r2
 8002abe:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d008      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002acc:	4b6a      	ldr	r3, [pc, #424]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ad8:	4967      	ldr	r1, [pc, #412]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ada:	4313      	orrs	r3, r2
 8002adc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d008      	beq.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002aea:	4b63      	ldr	r3, [pc, #396]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aee:	f023 0220 	bic.w	r2, r3, #32
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6a1b      	ldr	r3, [r3, #32]
 8002af6:	4960      	ldr	r1, [pc, #384]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002af8:	4313      	orrs	r3, r2
 8002afa:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d008      	beq.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002b08:	4b5b      	ldr	r3, [pc, #364]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b14:	4958      	ldr	r1, [pc, #352]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b16:	4313      	orrs	r3, r2
 8002b18:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0308 	and.w	r3, r3, #8
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d008      	beq.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002b26:	4b54      	ldr	r3, [pc, #336]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	695b      	ldr	r3, [r3, #20]
 8002b32:	4951      	ldr	r1, [pc, #324]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b34:	4313      	orrs	r3, r2
 8002b36:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 0310 	and.w	r3, r3, #16
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d008      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002b44:	4b4c      	ldr	r3, [pc, #304]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b48:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	699b      	ldr	r3, [r3, #24]
 8002b50:	4949      	ldr	r1, [pc, #292]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b52:	4313      	orrs	r3, r2
 8002b54:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d008      	beq.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002b62:	4b45      	ldr	r3, [pc, #276]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6e:	4942      	ldr	r1, [pc, #264]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b70:	4313      	orrs	r3, r2
 8002b72:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d008      	beq.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002b80:	4b3d      	ldr	r3, [pc, #244]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b84:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b8c:	493a      	ldr	r1, [pc, #232]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d008      	beq.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002b9e:	4b36      	ldr	r3, [pc, #216]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ba2:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002baa:	4933      	ldr	r1, [pc, #204]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002bac:	4313      	orrs	r3, r2
 8002bae:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d008      	beq.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002bbc:	4b2e      	ldr	r3, [pc, #184]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bc8:	492b      	ldr	r1, [pc, #172]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d008      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002bda:	4b27      	ldr	r3, [pc, #156]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bde:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be6:	4924      	ldr	r1, [pc, #144]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002be8:	4313      	orrs	r3, r2
 8002bea:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d008      	beq.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002bf8:	4b1f      	ldr	r3, [pc, #124]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bfc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c04:	491c      	ldr	r1, [pc, #112]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002c06:	4313      	orrs	r3, r2
 8002c08:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d008      	beq.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002c16:	4b18      	ldr	r3, [pc, #96]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c22:	4915      	ldr	r1, [pc, #84]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002c24:	4313      	orrs	r3, r2
 8002c26:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d008      	beq.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002c34:	4b10      	ldr	r3, [pc, #64]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c38:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c40:	490d      	ldr	r1, [pc, #52]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d008      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002c52:	4b09      	ldr	r3, [pc, #36]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c56:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c5e:	4906      	ldr	r1, [pc, #24]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002c60:	4313      	orrs	r3, r2
 8002c62:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d00c      	beq.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002c70:	4b01      	ldr	r3, [pc, #4]	; (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c74:	e002      	b.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x400>
 8002c76:	bf00      	nop
 8002c78:	40021000 	.word	0x40021000
 8002c7c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c84:	490b      	ldr	r1, [pc, #44]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c86:	4313      	orrs	r3, r2
 8002c88:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d008      	beq.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002c96:	4b07      	ldr	r3, [pc, #28]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c9a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ca2:	4904      	ldr	r1, [pc, #16]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3748      	adds	r7, #72	; 0x48
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	40021000 	.word	0x40021000

08002cb8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d101      	bne.n	8002cca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e040      	b.n	8002d4c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d106      	bne.n	8002ce0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f7fd ffee 	bl	8000cbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2224      	movs	r2, #36	; 0x24
 8002ce4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f022 0201 	bic.w	r2, r2, #1
 8002cf4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f000 fb6e 	bl	80033d8 <UART_SetConfig>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d101      	bne.n	8002d06 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e022      	b.n	8002d4c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d002      	beq.n	8002d14 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 fd38 	bl	8003784 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	685a      	ldr	r2, [r3, #4]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d22:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	689a      	ldr	r2, [r3, #8]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d32:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f042 0201 	orr.w	r2, r2, #1
 8002d42:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f000 fdbf 	bl	80038c8 <UART_CheckIdleState>
 8002d4a:	4603      	mov	r3, r0
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3708      	adds	r7, #8
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b08a      	sub	sp, #40	; 0x28
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d66:	2b20      	cmp	r3, #32
 8002d68:	d13d      	bne.n	8002de6 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d002      	beq.n	8002d76 <HAL_UART_Receive_IT+0x22>
 8002d70:	88fb      	ldrh	r3, [r7, #6]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d101      	bne.n	8002d7a <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e036      	b.n	8002de8 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d101      	bne.n	8002d88 <HAL_UART_Receive_IT+0x34>
 8002d84:	2302      	movs	r3, #2
 8002d86:	e02f      	b.n	8002de8 <HAL_UART_Receive_IT+0x94>
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2200      	movs	r2, #0
 8002d94:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d018      	beq.n	8002dd6 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	e853 3f00 	ldrex	r3, [r3]
 8002db0:	613b      	str	r3, [r7, #16]
   return(result);
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002db8:	627b      	str	r3, [r7, #36]	; 0x24
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc2:	623b      	str	r3, [r7, #32]
 8002dc4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dc6:	69f9      	ldr	r1, [r7, #28]
 8002dc8:	6a3a      	ldr	r2, [r7, #32]
 8002dca:	e841 2300 	strex	r3, r2, [r1]
 8002dce:	61bb      	str	r3, [r7, #24]
   return(result);
 8002dd0:	69bb      	ldr	r3, [r7, #24]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d1e6      	bne.n	8002da4 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002dd6:	88fb      	ldrh	r3, [r7, #6]
 8002dd8:	461a      	mov	r2, r3
 8002dda:	68b9      	ldr	r1, [r7, #8]
 8002ddc:	68f8      	ldr	r0, [r7, #12]
 8002dde:	f000 fe81 	bl	8003ae4 <UART_Start_Receive_IT>
 8002de2:	4603      	mov	r3, r0
 8002de4:	e000      	b.n	8002de8 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002de6:	2302      	movs	r3, #2
  }
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3728      	adds	r7, #40	; 0x28
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}

08002df0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b0ba      	sub	sp, #232	; 0xe8
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	69db      	ldr	r3, [r3, #28]
 8002dfe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002e16:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002e1a:	f640 030f 	movw	r3, #2063	; 0x80f
 8002e1e:	4013      	ands	r3, r2
 8002e20:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8002e24:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d115      	bne.n	8002e58 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002e2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e30:	f003 0320 	and.w	r3, r3, #32
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d00f      	beq.n	8002e58 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002e38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e3c:	f003 0320 	and.w	r3, r3, #32
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d009      	beq.n	8002e58 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	f000 82a3 	beq.w	8003394 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	4798      	blx	r3
      }
      return;
 8002e56:	e29d      	b.n	8003394 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002e58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	f000 8117 	beq.w	8003090 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002e62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002e66:	f003 0301 	and.w	r3, r3, #1
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d106      	bne.n	8002e7c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002e6e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002e72:	4b85      	ldr	r3, [pc, #532]	; (8003088 <HAL_UART_IRQHandler+0x298>)
 8002e74:	4013      	ands	r3, r2
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	f000 810a 	beq.w	8003090 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002e7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e80:	f003 0301 	and.w	r3, r3, #1
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d011      	beq.n	8002eac <HAL_UART_IRQHandler+0xbc>
 8002e88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d00b      	beq.n	8002eac <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ea2:	f043 0201 	orr.w	r2, r3, #1
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002eac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002eb0:	f003 0302 	and.w	r3, r3, #2
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d011      	beq.n	8002edc <HAL_UART_IRQHandler+0xec>
 8002eb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002ebc:	f003 0301 	and.w	r3, r3, #1
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d00b      	beq.n	8002edc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2202      	movs	r2, #2
 8002eca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ed2:	f043 0204 	orr.w	r2, r3, #4
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002edc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ee0:	f003 0304 	and.w	r3, r3, #4
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d011      	beq.n	8002f0c <HAL_UART_IRQHandler+0x11c>
 8002ee8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002eec:	f003 0301 	and.w	r3, r3, #1
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d00b      	beq.n	8002f0c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2204      	movs	r2, #4
 8002efa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f02:	f043 0202 	orr.w	r2, r3, #2
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002f0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f10:	f003 0308 	and.w	r3, r3, #8
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d017      	beq.n	8002f48 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002f18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f1c:	f003 0320 	and.w	r3, r3, #32
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d105      	bne.n	8002f30 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002f24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002f28:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d00b      	beq.n	8002f48 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	2208      	movs	r2, #8
 8002f36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f3e:	f043 0208 	orr.w	r2, r3, #8
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002f48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d012      	beq.n	8002f7a <HAL_UART_IRQHandler+0x18a>
 8002f54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f58:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d00c      	beq.n	8002f7a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f68:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f70:	f043 0220 	orr.w	r2, r3, #32
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	f000 8209 	beq.w	8003398 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002f86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f8a:	f003 0320 	and.w	r3, r3, #32
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d00d      	beq.n	8002fae <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002f92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f96:	f003 0320 	and.w	r3, r3, #32
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d007      	beq.n	8002fae <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d003      	beq.n	8002fae <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002fb4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fc2:	2b40      	cmp	r3, #64	; 0x40
 8002fc4:	d005      	beq.n	8002fd2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002fc6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002fca:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d04f      	beq.n	8003072 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f000 fe32 	bl	8003c3c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fe2:	2b40      	cmp	r3, #64	; 0x40
 8002fe4:	d141      	bne.n	800306a <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	3308      	adds	r3, #8
 8002fec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ff0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002ff4:	e853 3f00 	ldrex	r3, [r3]
 8002ff8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002ffc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003000:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003004:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	3308      	adds	r3, #8
 800300e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003012:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003016:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800301a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800301e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003022:	e841 2300 	strex	r3, r2, [r1]
 8003026:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800302a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800302e:	2b00      	cmp	r3, #0
 8003030:	d1d9      	bne.n	8002fe6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003036:	2b00      	cmp	r3, #0
 8003038:	d013      	beq.n	8003062 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800303e:	4a13      	ldr	r2, [pc, #76]	; (800308c <HAL_UART_IRQHandler+0x29c>)
 8003040:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003046:	4618      	mov	r0, r3
 8003048:	f7fe f8ae 	bl	80011a8 <HAL_DMA_Abort_IT>
 800304c:	4603      	mov	r3, r0
 800304e:	2b00      	cmp	r3, #0
 8003050:	d017      	beq.n	8003082 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003056:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800305c:	4610      	mov	r0, r2
 800305e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003060:	e00f      	b.n	8003082 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f000 f9a2 	bl	80033ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003068:	e00b      	b.n	8003082 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 f99e 	bl	80033ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003070:	e007      	b.n	8003082 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f000 f99a 	bl	80033ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8003080:	e18a      	b.n	8003398 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003082:	bf00      	nop
    return;
 8003084:	e188      	b.n	8003398 <HAL_UART_IRQHandler+0x5a8>
 8003086:	bf00      	nop
 8003088:	04000120 	.word	0x04000120
 800308c:	08003d03 	.word	0x08003d03

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003094:	2b01      	cmp	r3, #1
 8003096:	f040 8143 	bne.w	8003320 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800309a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800309e:	f003 0310 	and.w	r3, r3, #16
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	f000 813c 	beq.w	8003320 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80030a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80030ac:	f003 0310 	and.w	r3, r3, #16
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	f000 8135 	beq.w	8003320 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	2210      	movs	r2, #16
 80030bc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030c8:	2b40      	cmp	r3, #64	; 0x40
 80030ca:	f040 80b1 	bne.w	8003230 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80030da:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80030de:	2b00      	cmp	r3, #0
 80030e0:	f000 815c 	beq.w	800339c <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80030ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80030ee:	429a      	cmp	r2, r3
 80030f0:	f080 8154 	bcs.w	800339c <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80030fa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003102:	699b      	ldr	r3, [r3, #24]
 8003104:	2b20      	cmp	r3, #32
 8003106:	f000 8085 	beq.w	8003214 <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003112:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003116:	e853 3f00 	ldrex	r3, [r3]
 800311a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800311e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003122:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003126:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	461a      	mov	r2, r3
 8003130:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003134:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003138:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800313c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003140:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003144:	e841 2300 	strex	r3, r2, [r1]
 8003148:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800314c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003150:	2b00      	cmp	r3, #0
 8003152:	d1da      	bne.n	800310a <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	3308      	adds	r3, #8
 800315a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800315c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800315e:	e853 3f00 	ldrex	r3, [r3]
 8003162:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003164:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003166:	f023 0301 	bic.w	r3, r3, #1
 800316a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	3308      	adds	r3, #8
 8003174:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003178:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800317c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800317e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003180:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003184:	e841 2300 	strex	r3, r2, [r1]
 8003188:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800318a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800318c:	2b00      	cmp	r3, #0
 800318e:	d1e1      	bne.n	8003154 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	3308      	adds	r3, #8
 8003196:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003198:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800319a:	e853 3f00 	ldrex	r3, [r3]
 800319e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80031a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80031a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	3308      	adds	r3, #8
 80031b0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80031b4:	66fa      	str	r2, [r7, #108]	; 0x6c
 80031b6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031b8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80031ba:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80031bc:	e841 2300 	strex	r3, r2, [r1]
 80031c0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80031c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d1e3      	bne.n	8003190 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2220      	movs	r2, #32
 80031cc:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80031dc:	e853 3f00 	ldrex	r3, [r3]
 80031e0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80031e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031e4:	f023 0310 	bic.w	r3, r3, #16
 80031e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	461a      	mov	r2, r3
 80031f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80031f6:	65bb      	str	r3, [r7, #88]	; 0x58
 80031f8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031fa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80031fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80031fe:	e841 2300 	strex	r3, r2, [r1]
 8003202:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003204:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003206:	2b00      	cmp	r3, #0
 8003208:	d1e4      	bne.n	80031d4 <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800320e:	4618      	mov	r0, r3
 8003210:	f7fd ff91 	bl	8001136 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003220:	b29b      	uxth	r3, r3
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	b29b      	uxth	r3, r3
 8003226:	4619      	mov	r1, r3
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f000 f8c9 	bl	80033c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800322e:	e0b5      	b.n	800339c <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800323c:	b29b      	uxth	r3, r3
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800324a:	b29b      	uxth	r3, r3
 800324c:	2b00      	cmp	r3, #0
 800324e:	f000 80a7 	beq.w	80033a0 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8003252:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003256:	2b00      	cmp	r3, #0
 8003258:	f000 80a2 	beq.w	80033a0 <HAL_UART_IRQHandler+0x5b0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003262:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003264:	e853 3f00 	ldrex	r3, [r3]
 8003268:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800326a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800326c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003270:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	461a      	mov	r2, r3
 800327a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800327e:	647b      	str	r3, [r7, #68]	; 0x44
 8003280:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003282:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003284:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003286:	e841 2300 	strex	r3, r2, [r1]
 800328a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800328c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800328e:	2b00      	cmp	r3, #0
 8003290:	d1e4      	bne.n	800325c <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	3308      	adds	r3, #8
 8003298:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800329a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800329c:	e853 3f00 	ldrex	r3, [r3]
 80032a0:	623b      	str	r3, [r7, #32]
   return(result);
 80032a2:	6a3b      	ldr	r3, [r7, #32]
 80032a4:	f023 0301 	bic.w	r3, r3, #1
 80032a8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	3308      	adds	r3, #8
 80032b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80032b6:	633a      	str	r2, [r7, #48]	; 0x30
 80032b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80032bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032be:	e841 2300 	strex	r3, r2, [r1]
 80032c2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80032c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1e3      	bne.n	8003292 <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2220      	movs	r2, #32
 80032ce:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	e853 3f00 	ldrex	r3, [r3]
 80032e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	f023 0310 	bic.w	r3, r3, #16
 80032f0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	461a      	mov	r2, r3
 80032fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80032fe:	61fb      	str	r3, [r7, #28]
 8003300:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003302:	69b9      	ldr	r1, [r7, #24]
 8003304:	69fa      	ldr	r2, [r7, #28]
 8003306:	e841 2300 	strex	r3, r2, [r1]
 800330a:	617b      	str	r3, [r7, #20]
   return(result);
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d1e4      	bne.n	80032dc <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003312:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003316:	4619      	mov	r1, r3
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f000 f851 	bl	80033c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800331e:	e03f      	b.n	80033a0 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003320:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003324:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d00e      	beq.n	800334a <HAL_UART_IRQHandler+0x55a>
 800332c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003330:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d008      	beq.n	800334a <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003340:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f000 fe79 	bl	800403a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003348:	e02d      	b.n	80033a6 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800334a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800334e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003352:	2b00      	cmp	r3, #0
 8003354:	d00e      	beq.n	8003374 <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003356:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800335a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800335e:	2b00      	cmp	r3, #0
 8003360:	d008      	beq.n	8003374 <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003366:	2b00      	cmp	r3, #0
 8003368:	d01c      	beq.n	80033a4 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	4798      	blx	r3
    }
    return;
 8003372:	e017      	b.n	80033a4 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003374:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003378:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800337c:	2b00      	cmp	r3, #0
 800337e:	d012      	beq.n	80033a6 <HAL_UART_IRQHandler+0x5b6>
 8003380:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003388:	2b00      	cmp	r3, #0
 800338a:	d00c      	beq.n	80033a6 <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 800338c:	6878      	ldr	r0, [r7, #4]
 800338e:	f000 fcce 	bl	8003d2e <UART_EndTransmit_IT>
    return;
 8003392:	e008      	b.n	80033a6 <HAL_UART_IRQHandler+0x5b6>
      return;
 8003394:	bf00      	nop
 8003396:	e006      	b.n	80033a6 <HAL_UART_IRQHandler+0x5b6>
    return;
 8003398:	bf00      	nop
 800339a:	e004      	b.n	80033a6 <HAL_UART_IRQHandler+0x5b6>
      return;
 800339c:	bf00      	nop
 800339e:	e002      	b.n	80033a6 <HAL_UART_IRQHandler+0x5b6>
      return;
 80033a0:	bf00      	nop
 80033a2:	e000      	b.n	80033a6 <HAL_UART_IRQHandler+0x5b6>
    return;
 80033a4:	bf00      	nop
  }

}
 80033a6:	37e8      	adds	r7, #232	; 0xe8
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}

080033ac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80033b4:	bf00      	nop
 80033b6:	370c      	adds	r7, #12
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	460b      	mov	r3, r1
 80033ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80033cc:	bf00      	nop
 80033ce:	370c      	adds	r7, #12
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr

080033d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b088      	sub	sp, #32
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80033e0:	2300      	movs	r3, #0
 80033e2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	689a      	ldr	r2, [r3, #8]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	691b      	ldr	r3, [r3, #16]
 80033ec:	431a      	orrs	r2, r3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	695b      	ldr	r3, [r3, #20]
 80033f2:	431a      	orrs	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	69db      	ldr	r3, [r3, #28]
 80033f8:	4313      	orrs	r3, r2
 80033fa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	4bab      	ldr	r3, [pc, #684]	; (80036b0 <UART_SetConfig+0x2d8>)
 8003404:	4013      	ands	r3, r2
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	6812      	ldr	r2, [r2, #0]
 800340a:	6979      	ldr	r1, [r7, #20]
 800340c:	430b      	orrs	r3, r1
 800340e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68da      	ldr	r2, [r3, #12]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	430a      	orrs	r2, r1
 8003424:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	699b      	ldr	r3, [r3, #24]
 800342a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	697a      	ldr	r2, [r7, #20]
 8003432:	4313      	orrs	r3, r2
 8003434:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	697a      	ldr	r2, [r7, #20]
 8003446:	430a      	orrs	r2, r1
 8003448:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a99      	ldr	r2, [pc, #612]	; (80036b4 <UART_SetConfig+0x2dc>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d120      	bne.n	8003496 <UART_SetConfig+0xbe>
 8003454:	4b98      	ldr	r3, [pc, #608]	; (80036b8 <UART_SetConfig+0x2e0>)
 8003456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003458:	f003 0303 	and.w	r3, r3, #3
 800345c:	2b03      	cmp	r3, #3
 800345e:	d817      	bhi.n	8003490 <UART_SetConfig+0xb8>
 8003460:	a201      	add	r2, pc, #4	; (adr r2, 8003468 <UART_SetConfig+0x90>)
 8003462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003466:	bf00      	nop
 8003468:	08003479 	.word	0x08003479
 800346c:	08003485 	.word	0x08003485
 8003470:	0800348b 	.word	0x0800348b
 8003474:	0800347f 	.word	0x0800347f
 8003478:	2301      	movs	r3, #1
 800347a:	77fb      	strb	r3, [r7, #31]
 800347c:	e0b5      	b.n	80035ea <UART_SetConfig+0x212>
 800347e:	2302      	movs	r3, #2
 8003480:	77fb      	strb	r3, [r7, #31]
 8003482:	e0b2      	b.n	80035ea <UART_SetConfig+0x212>
 8003484:	2304      	movs	r3, #4
 8003486:	77fb      	strb	r3, [r7, #31]
 8003488:	e0af      	b.n	80035ea <UART_SetConfig+0x212>
 800348a:	2308      	movs	r3, #8
 800348c:	77fb      	strb	r3, [r7, #31]
 800348e:	e0ac      	b.n	80035ea <UART_SetConfig+0x212>
 8003490:	2310      	movs	r3, #16
 8003492:	77fb      	strb	r3, [r7, #31]
 8003494:	e0a9      	b.n	80035ea <UART_SetConfig+0x212>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a88      	ldr	r2, [pc, #544]	; (80036bc <UART_SetConfig+0x2e4>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d124      	bne.n	80034ea <UART_SetConfig+0x112>
 80034a0:	4b85      	ldr	r3, [pc, #532]	; (80036b8 <UART_SetConfig+0x2e0>)
 80034a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80034a8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80034ac:	d011      	beq.n	80034d2 <UART_SetConfig+0xfa>
 80034ae:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80034b2:	d817      	bhi.n	80034e4 <UART_SetConfig+0x10c>
 80034b4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80034b8:	d011      	beq.n	80034de <UART_SetConfig+0x106>
 80034ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80034be:	d811      	bhi.n	80034e4 <UART_SetConfig+0x10c>
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d003      	beq.n	80034cc <UART_SetConfig+0xf4>
 80034c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034c8:	d006      	beq.n	80034d8 <UART_SetConfig+0x100>
 80034ca:	e00b      	b.n	80034e4 <UART_SetConfig+0x10c>
 80034cc:	2300      	movs	r3, #0
 80034ce:	77fb      	strb	r3, [r7, #31]
 80034d0:	e08b      	b.n	80035ea <UART_SetConfig+0x212>
 80034d2:	2302      	movs	r3, #2
 80034d4:	77fb      	strb	r3, [r7, #31]
 80034d6:	e088      	b.n	80035ea <UART_SetConfig+0x212>
 80034d8:	2304      	movs	r3, #4
 80034da:	77fb      	strb	r3, [r7, #31]
 80034dc:	e085      	b.n	80035ea <UART_SetConfig+0x212>
 80034de:	2308      	movs	r3, #8
 80034e0:	77fb      	strb	r3, [r7, #31]
 80034e2:	e082      	b.n	80035ea <UART_SetConfig+0x212>
 80034e4:	2310      	movs	r3, #16
 80034e6:	77fb      	strb	r3, [r7, #31]
 80034e8:	e07f      	b.n	80035ea <UART_SetConfig+0x212>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a74      	ldr	r2, [pc, #464]	; (80036c0 <UART_SetConfig+0x2e8>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d124      	bne.n	800353e <UART_SetConfig+0x166>
 80034f4:	4b70      	ldr	r3, [pc, #448]	; (80036b8 <UART_SetConfig+0x2e0>)
 80034f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80034fc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003500:	d011      	beq.n	8003526 <UART_SetConfig+0x14e>
 8003502:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003506:	d817      	bhi.n	8003538 <UART_SetConfig+0x160>
 8003508:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800350c:	d011      	beq.n	8003532 <UART_SetConfig+0x15a>
 800350e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003512:	d811      	bhi.n	8003538 <UART_SetConfig+0x160>
 8003514:	2b00      	cmp	r3, #0
 8003516:	d003      	beq.n	8003520 <UART_SetConfig+0x148>
 8003518:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800351c:	d006      	beq.n	800352c <UART_SetConfig+0x154>
 800351e:	e00b      	b.n	8003538 <UART_SetConfig+0x160>
 8003520:	2300      	movs	r3, #0
 8003522:	77fb      	strb	r3, [r7, #31]
 8003524:	e061      	b.n	80035ea <UART_SetConfig+0x212>
 8003526:	2302      	movs	r3, #2
 8003528:	77fb      	strb	r3, [r7, #31]
 800352a:	e05e      	b.n	80035ea <UART_SetConfig+0x212>
 800352c:	2304      	movs	r3, #4
 800352e:	77fb      	strb	r3, [r7, #31]
 8003530:	e05b      	b.n	80035ea <UART_SetConfig+0x212>
 8003532:	2308      	movs	r3, #8
 8003534:	77fb      	strb	r3, [r7, #31]
 8003536:	e058      	b.n	80035ea <UART_SetConfig+0x212>
 8003538:	2310      	movs	r3, #16
 800353a:	77fb      	strb	r3, [r7, #31]
 800353c:	e055      	b.n	80035ea <UART_SetConfig+0x212>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a60      	ldr	r2, [pc, #384]	; (80036c4 <UART_SetConfig+0x2ec>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d124      	bne.n	8003592 <UART_SetConfig+0x1ba>
 8003548:	4b5b      	ldr	r3, [pc, #364]	; (80036b8 <UART_SetConfig+0x2e0>)
 800354a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003550:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003554:	d011      	beq.n	800357a <UART_SetConfig+0x1a2>
 8003556:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800355a:	d817      	bhi.n	800358c <UART_SetConfig+0x1b4>
 800355c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003560:	d011      	beq.n	8003586 <UART_SetConfig+0x1ae>
 8003562:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003566:	d811      	bhi.n	800358c <UART_SetConfig+0x1b4>
 8003568:	2b00      	cmp	r3, #0
 800356a:	d003      	beq.n	8003574 <UART_SetConfig+0x19c>
 800356c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003570:	d006      	beq.n	8003580 <UART_SetConfig+0x1a8>
 8003572:	e00b      	b.n	800358c <UART_SetConfig+0x1b4>
 8003574:	2300      	movs	r3, #0
 8003576:	77fb      	strb	r3, [r7, #31]
 8003578:	e037      	b.n	80035ea <UART_SetConfig+0x212>
 800357a:	2302      	movs	r3, #2
 800357c:	77fb      	strb	r3, [r7, #31]
 800357e:	e034      	b.n	80035ea <UART_SetConfig+0x212>
 8003580:	2304      	movs	r3, #4
 8003582:	77fb      	strb	r3, [r7, #31]
 8003584:	e031      	b.n	80035ea <UART_SetConfig+0x212>
 8003586:	2308      	movs	r3, #8
 8003588:	77fb      	strb	r3, [r7, #31]
 800358a:	e02e      	b.n	80035ea <UART_SetConfig+0x212>
 800358c:	2310      	movs	r3, #16
 800358e:	77fb      	strb	r3, [r7, #31]
 8003590:	e02b      	b.n	80035ea <UART_SetConfig+0x212>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a4c      	ldr	r2, [pc, #304]	; (80036c8 <UART_SetConfig+0x2f0>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d124      	bne.n	80035e6 <UART_SetConfig+0x20e>
 800359c:	4b46      	ldr	r3, [pc, #280]	; (80036b8 <UART_SetConfig+0x2e0>)
 800359e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a0:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80035a4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80035a8:	d011      	beq.n	80035ce <UART_SetConfig+0x1f6>
 80035aa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80035ae:	d817      	bhi.n	80035e0 <UART_SetConfig+0x208>
 80035b0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80035b4:	d011      	beq.n	80035da <UART_SetConfig+0x202>
 80035b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80035ba:	d811      	bhi.n	80035e0 <UART_SetConfig+0x208>
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d003      	beq.n	80035c8 <UART_SetConfig+0x1f0>
 80035c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80035c4:	d006      	beq.n	80035d4 <UART_SetConfig+0x1fc>
 80035c6:	e00b      	b.n	80035e0 <UART_SetConfig+0x208>
 80035c8:	2300      	movs	r3, #0
 80035ca:	77fb      	strb	r3, [r7, #31]
 80035cc:	e00d      	b.n	80035ea <UART_SetConfig+0x212>
 80035ce:	2302      	movs	r3, #2
 80035d0:	77fb      	strb	r3, [r7, #31]
 80035d2:	e00a      	b.n	80035ea <UART_SetConfig+0x212>
 80035d4:	2304      	movs	r3, #4
 80035d6:	77fb      	strb	r3, [r7, #31]
 80035d8:	e007      	b.n	80035ea <UART_SetConfig+0x212>
 80035da:	2308      	movs	r3, #8
 80035dc:	77fb      	strb	r3, [r7, #31]
 80035de:	e004      	b.n	80035ea <UART_SetConfig+0x212>
 80035e0:	2310      	movs	r3, #16
 80035e2:	77fb      	strb	r3, [r7, #31]
 80035e4:	e001      	b.n	80035ea <UART_SetConfig+0x212>
 80035e6:	2310      	movs	r3, #16
 80035e8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	69db      	ldr	r3, [r3, #28]
 80035ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035f2:	d16d      	bne.n	80036d0 <UART_SetConfig+0x2f8>
  {
    switch (clocksource)
 80035f4:	7ffb      	ldrb	r3, [r7, #31]
 80035f6:	2b08      	cmp	r3, #8
 80035f8:	d827      	bhi.n	800364a <UART_SetConfig+0x272>
 80035fa:	a201      	add	r2, pc, #4	; (adr r2, 8003600 <UART_SetConfig+0x228>)
 80035fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003600:	08003625 	.word	0x08003625
 8003604:	0800362d 	.word	0x0800362d
 8003608:	08003635 	.word	0x08003635
 800360c:	0800364b 	.word	0x0800364b
 8003610:	0800363b 	.word	0x0800363b
 8003614:	0800364b 	.word	0x0800364b
 8003618:	0800364b 	.word	0x0800364b
 800361c:	0800364b 	.word	0x0800364b
 8003620:	08003643 	.word	0x08003643
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003624:	f7ff f8e6 	bl	80027f4 <HAL_RCC_GetPCLK1Freq>
 8003628:	61b8      	str	r0, [r7, #24]
        break;
 800362a:	e013      	b.n	8003654 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800362c:	f7ff f904 	bl	8002838 <HAL_RCC_GetPCLK2Freq>
 8003630:	61b8      	str	r0, [r7, #24]
        break;
 8003632:	e00f      	b.n	8003654 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003634:	4b25      	ldr	r3, [pc, #148]	; (80036cc <UART_SetConfig+0x2f4>)
 8003636:	61bb      	str	r3, [r7, #24]
        break;
 8003638:	e00c      	b.n	8003654 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800363a:	f7ff f865 	bl	8002708 <HAL_RCC_GetSysClockFreq>
 800363e:	61b8      	str	r0, [r7, #24]
        break;
 8003640:	e008      	b.n	8003654 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003642:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003646:	61bb      	str	r3, [r7, #24]
        break;
 8003648:	e004      	b.n	8003654 <UART_SetConfig+0x27c>
      default:
        pclk = 0U;
 800364a:	2300      	movs	r3, #0
 800364c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	77bb      	strb	r3, [r7, #30]
        break;
 8003652:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003654:	69bb      	ldr	r3, [r7, #24]
 8003656:	2b00      	cmp	r3, #0
 8003658:	f000 8086 	beq.w	8003768 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	005a      	lsls	r2, r3, #1
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	085b      	lsrs	r3, r3, #1
 8003666:	441a      	add	r2, r3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003670:	b29b      	uxth	r3, r3
 8003672:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	2b0f      	cmp	r3, #15
 8003678:	d916      	bls.n	80036a8 <UART_SetConfig+0x2d0>
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003680:	d212      	bcs.n	80036a8 <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	b29b      	uxth	r3, r3
 8003686:	f023 030f 	bic.w	r3, r3, #15
 800368a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	085b      	lsrs	r3, r3, #1
 8003690:	b29b      	uxth	r3, r3
 8003692:	f003 0307 	and.w	r3, r3, #7
 8003696:	b29a      	uxth	r2, r3
 8003698:	89fb      	ldrh	r3, [r7, #14]
 800369a:	4313      	orrs	r3, r2
 800369c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	89fa      	ldrh	r2, [r7, #14]
 80036a4:	60da      	str	r2, [r3, #12]
 80036a6:	e05f      	b.n	8003768 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	77bb      	strb	r3, [r7, #30]
 80036ac:	e05c      	b.n	8003768 <UART_SetConfig+0x390>
 80036ae:	bf00      	nop
 80036b0:	efff69f3 	.word	0xefff69f3
 80036b4:	40013800 	.word	0x40013800
 80036b8:	40021000 	.word	0x40021000
 80036bc:	40004400 	.word	0x40004400
 80036c0:	40004800 	.word	0x40004800
 80036c4:	40004c00 	.word	0x40004c00
 80036c8:	40005000 	.word	0x40005000
 80036cc:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 80036d0:	7ffb      	ldrb	r3, [r7, #31]
 80036d2:	2b08      	cmp	r3, #8
 80036d4:	d827      	bhi.n	8003726 <UART_SetConfig+0x34e>
 80036d6:	a201      	add	r2, pc, #4	; (adr r2, 80036dc <UART_SetConfig+0x304>)
 80036d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036dc:	08003701 	.word	0x08003701
 80036e0:	08003709 	.word	0x08003709
 80036e4:	08003711 	.word	0x08003711
 80036e8:	08003727 	.word	0x08003727
 80036ec:	08003717 	.word	0x08003717
 80036f0:	08003727 	.word	0x08003727
 80036f4:	08003727 	.word	0x08003727
 80036f8:	08003727 	.word	0x08003727
 80036fc:	0800371f 	.word	0x0800371f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003700:	f7ff f878 	bl	80027f4 <HAL_RCC_GetPCLK1Freq>
 8003704:	61b8      	str	r0, [r7, #24]
        break;
 8003706:	e013      	b.n	8003730 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003708:	f7ff f896 	bl	8002838 <HAL_RCC_GetPCLK2Freq>
 800370c:	61b8      	str	r0, [r7, #24]
        break;
 800370e:	e00f      	b.n	8003730 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003710:	4b1b      	ldr	r3, [pc, #108]	; (8003780 <UART_SetConfig+0x3a8>)
 8003712:	61bb      	str	r3, [r7, #24]
        break;
 8003714:	e00c      	b.n	8003730 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003716:	f7fe fff7 	bl	8002708 <HAL_RCC_GetSysClockFreq>
 800371a:	61b8      	str	r0, [r7, #24]
        break;
 800371c:	e008      	b.n	8003730 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800371e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003722:	61bb      	str	r3, [r7, #24]
        break;
 8003724:	e004      	b.n	8003730 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 8003726:	2300      	movs	r3, #0
 8003728:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	77bb      	strb	r3, [r7, #30]
        break;
 800372e:	bf00      	nop
    }

    if (pclk != 0U)
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d018      	beq.n	8003768 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	085a      	lsrs	r2, r3, #1
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	441a      	add	r2, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	fbb2 f3f3 	udiv	r3, r2, r3
 8003748:	b29b      	uxth	r3, r3
 800374a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	2b0f      	cmp	r3, #15
 8003750:	d908      	bls.n	8003764 <UART_SetConfig+0x38c>
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003758:	d204      	bcs.n	8003764 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	693a      	ldr	r2, [r7, #16]
 8003760:	60da      	str	r2, [r3, #12]
 8003762:	e001      	b.n	8003768 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003774:	7fbb      	ldrb	r3, [r7, #30]
}
 8003776:	4618      	mov	r0, r3
 8003778:	3720      	adds	r7, #32
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	007a1200 	.word	0x007a1200

08003784 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003784:	b480      	push	{r7}
 8003786:	b083      	sub	sp, #12
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003790:	f003 0301 	and.w	r3, r3, #1
 8003794:	2b00      	cmp	r3, #0
 8003796:	d00a      	beq.n	80037ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	430a      	orrs	r2, r1
 80037ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b2:	f003 0302 	and.w	r3, r3, #2
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d00a      	beq.n	80037d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	430a      	orrs	r2, r1
 80037ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d4:	f003 0304 	and.w	r3, r3, #4
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d00a      	beq.n	80037f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	430a      	orrs	r2, r1
 80037f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f6:	f003 0308 	and.w	r3, r3, #8
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d00a      	beq.n	8003814 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	430a      	orrs	r2, r1
 8003812:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003818:	f003 0310 	and.w	r3, r3, #16
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00a      	beq.n	8003836 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	430a      	orrs	r2, r1
 8003834:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800383a:	f003 0320 	and.w	r3, r3, #32
 800383e:	2b00      	cmp	r3, #0
 8003840:	d00a      	beq.n	8003858 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	430a      	orrs	r2, r1
 8003856:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800385c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003860:	2b00      	cmp	r3, #0
 8003862:	d01a      	beq.n	800389a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	430a      	orrs	r2, r1
 8003878:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003882:	d10a      	bne.n	800389a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	430a      	orrs	r2, r1
 8003898:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d00a      	beq.n	80038bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	430a      	orrs	r2, r1
 80038ba:	605a      	str	r2, [r3, #4]
  }
}
 80038bc:	bf00      	nop
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr

080038c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b086      	sub	sp, #24
 80038cc:	af02      	add	r7, sp, #8
 80038ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80038d8:	f7fd fb10 	bl	8000efc <HAL_GetTick>
 80038dc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0308 	and.w	r3, r3, #8
 80038e8:	2b08      	cmp	r3, #8
 80038ea:	d10e      	bne.n	800390a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80038ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80038f0:	9300      	str	r3, [sp, #0]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2200      	movs	r2, #0
 80038f6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f000 f82d 	bl	800395a <UART_WaitOnFlagUntilTimeout>
 8003900:	4603      	mov	r3, r0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d001      	beq.n	800390a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e023      	b.n	8003952 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0304 	and.w	r3, r3, #4
 8003914:	2b04      	cmp	r3, #4
 8003916:	d10e      	bne.n	8003936 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003918:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800391c:	9300      	str	r3, [sp, #0]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2200      	movs	r2, #0
 8003922:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f000 f817 	bl	800395a <UART_WaitOnFlagUntilTimeout>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e00d      	b.n	8003952 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2220      	movs	r2, #32
 800393a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2220      	movs	r2, #32
 8003940:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003950:	2300      	movs	r3, #0
}
 8003952:	4618      	mov	r0, r3
 8003954:	3710      	adds	r7, #16
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}

0800395a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800395a:	b580      	push	{r7, lr}
 800395c:	b09c      	sub	sp, #112	; 0x70
 800395e:	af00      	add	r7, sp, #0
 8003960:	60f8      	str	r0, [r7, #12]
 8003962:	60b9      	str	r1, [r7, #8]
 8003964:	603b      	str	r3, [r7, #0]
 8003966:	4613      	mov	r3, r2
 8003968:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800396a:	e0a5      	b.n	8003ab8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800396c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800396e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003972:	f000 80a1 	beq.w	8003ab8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003976:	f7fd fac1 	bl	8000efc <HAL_GetTick>
 800397a:	4602      	mov	r2, r0
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003982:	429a      	cmp	r2, r3
 8003984:	d302      	bcc.n	800398c <UART_WaitOnFlagUntilTimeout+0x32>
 8003986:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003988:	2b00      	cmp	r3, #0
 800398a:	d13e      	bne.n	8003a0a <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003992:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003994:	e853 3f00 	ldrex	r3, [r3]
 8003998:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800399a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800399c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80039a0:	667b      	str	r3, [r7, #100]	; 0x64
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	461a      	mov	r2, r3
 80039a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80039aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80039ac:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ae:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80039b0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80039b2:	e841 2300 	strex	r3, r2, [r1]
 80039b6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80039b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d1e6      	bne.n	800398c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	3308      	adds	r3, #8
 80039c4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039c8:	e853 3f00 	ldrex	r3, [r3]
 80039cc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80039ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039d0:	f023 0301 	bic.w	r3, r3, #1
 80039d4:	663b      	str	r3, [r7, #96]	; 0x60
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	3308      	adds	r3, #8
 80039dc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80039de:	64ba      	str	r2, [r7, #72]	; 0x48
 80039e0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039e2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80039e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80039e6:	e841 2300 	strex	r3, r2, [r1]
 80039ea:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80039ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1e5      	bne.n	80039be <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2220      	movs	r2, #32
 80039f6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2220      	movs	r2, #32
 80039fc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2200      	movs	r2, #0
 8003a02:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e067      	b.n	8003ada <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0304 	and.w	r3, r3, #4
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d04f      	beq.n	8003ab8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	69db      	ldr	r3, [r3, #28]
 8003a1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a26:	d147      	bne.n	8003ab8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003a30:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a3a:	e853 3f00 	ldrex	r3, [r3]
 8003a3e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a42:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003a46:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a50:	637b      	str	r3, [r7, #52]	; 0x34
 8003a52:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a54:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003a56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a58:	e841 2300 	strex	r3, r2, [r1]
 8003a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003a5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1e6      	bne.n	8003a32 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	3308      	adds	r3, #8
 8003a6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	e853 3f00 	ldrex	r3, [r3]
 8003a72:	613b      	str	r3, [r7, #16]
   return(result);
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	f023 0301 	bic.w	r3, r3, #1
 8003a7a:	66bb      	str	r3, [r7, #104]	; 0x68
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	3308      	adds	r3, #8
 8003a82:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003a84:	623a      	str	r2, [r7, #32]
 8003a86:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a88:	69f9      	ldr	r1, [r7, #28]
 8003a8a:	6a3a      	ldr	r2, [r7, #32]
 8003a8c:	e841 2300 	strex	r3, r2, [r1]
 8003a90:	61bb      	str	r3, [r7, #24]
   return(result);
 8003a92:	69bb      	ldr	r3, [r7, #24]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d1e5      	bne.n	8003a64 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2220      	movs	r2, #32
 8003a9c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2220      	movs	r2, #32
 8003aa2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2220      	movs	r2, #32
 8003aa8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e010      	b.n	8003ada <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	69da      	ldr	r2, [r3, #28]
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	68ba      	ldr	r2, [r7, #8]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	bf0c      	ite	eq
 8003ac8:	2301      	moveq	r3, #1
 8003aca:	2300      	movne	r3, #0
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	461a      	mov	r2, r3
 8003ad0:	79fb      	ldrb	r3, [r7, #7]
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	f43f af4a 	beq.w	800396c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3770      	adds	r7, #112	; 0x70
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
	...

08003ae4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b091      	sub	sp, #68	; 0x44
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	4613      	mov	r3, r2
 8003af0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	68ba      	ldr	r2, [r7, #8]
 8003af6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	88fa      	ldrh	r2, [r7, #6]
 8003afc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	88fa      	ldrh	r2, [r7, #6]
 8003b04:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b16:	d10e      	bne.n	8003b36 <UART_Start_Receive_IT+0x52>
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	691b      	ldr	r3, [r3, #16]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d105      	bne.n	8003b2c <UART_Start_Receive_IT+0x48>
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003b26:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003b2a:	e02d      	b.n	8003b88 <UART_Start_Receive_IT+0xa4>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	22ff      	movs	r2, #255	; 0xff
 8003b30:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003b34:	e028      	b.n	8003b88 <UART_Start_Receive_IT+0xa4>
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d10d      	bne.n	8003b5a <UART_Start_Receive_IT+0x76>
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	691b      	ldr	r3, [r3, #16]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d104      	bne.n	8003b50 <UART_Start_Receive_IT+0x6c>
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	22ff      	movs	r2, #255	; 0xff
 8003b4a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003b4e:	e01b      	b.n	8003b88 <UART_Start_Receive_IT+0xa4>
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	227f      	movs	r2, #127	; 0x7f
 8003b54:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003b58:	e016      	b.n	8003b88 <UART_Start_Receive_IT+0xa4>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b62:	d10d      	bne.n	8003b80 <UART_Start_Receive_IT+0x9c>
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	691b      	ldr	r3, [r3, #16]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d104      	bne.n	8003b76 <UART_Start_Receive_IT+0x92>
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	227f      	movs	r2, #127	; 0x7f
 8003b70:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003b74:	e008      	b.n	8003b88 <UART_Start_Receive_IT+0xa4>
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	223f      	movs	r2, #63	; 0x3f
 8003b7a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003b7e:	e003      	b.n	8003b88 <UART_Start_Receive_IT+0xa4>
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2222      	movs	r2, #34	; 0x22
 8003b94:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	3308      	adds	r3, #8
 8003b9c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ba0:	e853 3f00 	ldrex	r3, [r3]
 8003ba4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba8:	f043 0301 	orr.w	r3, r3, #1
 8003bac:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	3308      	adds	r3, #8
 8003bb4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003bb6:	637a      	str	r2, [r7, #52]	; 0x34
 8003bb8:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003bbc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003bbe:	e841 2300 	strex	r3, r2, [r1]
 8003bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d1e5      	bne.n	8003b96 <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bd2:	d107      	bne.n	8003be4 <UART_Start_Receive_IT+0x100>
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	691b      	ldr	r3, [r3, #16]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d103      	bne.n	8003be4 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	4a15      	ldr	r2, [pc, #84]	; (8003c34 <UART_Start_Receive_IT+0x150>)
 8003be0:	665a      	str	r2, [r3, #100]	; 0x64
 8003be2:	e002      	b.n	8003bea <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	4a14      	ldr	r2, [pc, #80]	; (8003c38 <UART_Start_Receive_IT+0x154>)
 8003be8:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2200      	movs	r2, #0
 8003bee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	e853 3f00 	ldrex	r3, [r3]
 8003bfe:	613b      	str	r3, [r7, #16]
   return(result);
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8003c06:	63bb      	str	r3, [r7, #56]	; 0x38
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c10:	623b      	str	r3, [r7, #32]
 8003c12:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c14:	69f9      	ldr	r1, [r7, #28]
 8003c16:	6a3a      	ldr	r2, [r7, #32]
 8003c18:	e841 2300 	strex	r3, r2, [r1]
 8003c1c:	61bb      	str	r3, [r7, #24]
   return(result);
 8003c1e:	69bb      	ldr	r3, [r7, #24]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d1e6      	bne.n	8003bf2 <UART_Start_Receive_IT+0x10e>
  return HAL_OK;
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3744      	adds	r7, #68	; 0x44
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
 8003c32:	bf00      	nop
 8003c34:	08003edf 	.word	0x08003edf
 8003c38:	08003d83 	.word	0x08003d83

08003c3c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b095      	sub	sp, #84	; 0x54
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c4c:	e853 3f00 	ldrex	r3, [r3]
 8003c50:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c54:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003c58:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	461a      	mov	r2, r3
 8003c60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c62:	643b      	str	r3, [r7, #64]	; 0x40
 8003c64:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c66:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003c68:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003c6a:	e841 2300 	strex	r3, r2, [r1]
 8003c6e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003c70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d1e6      	bne.n	8003c44 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	3308      	adds	r3, #8
 8003c7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c7e:	6a3b      	ldr	r3, [r7, #32]
 8003c80:	e853 3f00 	ldrex	r3, [r3]
 8003c84:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	f023 0301 	bic.w	r3, r3, #1
 8003c8c:	64bb      	str	r3, [r7, #72]	; 0x48
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	3308      	adds	r3, #8
 8003c94:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003c96:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003c98:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c9a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c9e:	e841 2300 	strex	r3, r2, [r1]
 8003ca2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d1e5      	bne.n	8003c76 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d118      	bne.n	8003ce4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	e853 3f00 	ldrex	r3, [r3]
 8003cbe:	60bb      	str	r3, [r7, #8]
   return(result);
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	f023 0310 	bic.w	r3, r3, #16
 8003cc6:	647b      	str	r3, [r7, #68]	; 0x44
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	461a      	mov	r2, r3
 8003cce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003cd0:	61bb      	str	r3, [r7, #24]
 8003cd2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cd4:	6979      	ldr	r1, [r7, #20]
 8003cd6:	69ba      	ldr	r2, [r7, #24]
 8003cd8:	e841 2300 	strex	r3, r2, [r1]
 8003cdc:	613b      	str	r3, [r7, #16]
   return(result);
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d1e6      	bne.n	8003cb2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2220      	movs	r2, #32
 8003ce8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	665a      	str	r2, [r3, #100]	; 0x64
}
 8003cf6:	bf00      	nop
 8003cf8:	3754      	adds	r7, #84	; 0x54
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr

08003d02 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003d02:	b580      	push	{r7, lr}
 8003d04:	b084      	sub	sp, #16
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d0e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2200      	movs	r2, #0
 8003d14:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003d20:	68f8      	ldr	r0, [r7, #12]
 8003d22:	f7ff fb43 	bl	80033ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d26:	bf00      	nop
 8003d28:	3710      	adds	r7, #16
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}

08003d2e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003d2e:	b580      	push	{r7, lr}
 8003d30:	b088      	sub	sp, #32
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	e853 3f00 	ldrex	r3, [r3]
 8003d42:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d4a:	61fb      	str	r3, [r7, #28]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	461a      	mov	r2, r3
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	61bb      	str	r3, [r7, #24]
 8003d56:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d58:	6979      	ldr	r1, [r7, #20]
 8003d5a:	69ba      	ldr	r2, [r7, #24]
 8003d5c:	e841 2300 	strex	r3, r2, [r1]
 8003d60:	613b      	str	r3, [r7, #16]
   return(result);
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d1e6      	bne.n	8003d36 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2220      	movs	r2, #32
 8003d6c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	f7fc fb99 	bl	80004ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d7a:	bf00      	nop
 8003d7c:	3720      	adds	r7, #32
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b096      	sub	sp, #88	; 0x58
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003d90:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d98:	2b22      	cmp	r3, #34	; 0x22
 8003d9a:	f040 8094 	bne.w	8003ec6 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003da4:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003da8:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8003dac:	b2d9      	uxtb	r1, r3
 8003dae:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8003db2:	b2da      	uxtb	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003db8:	400a      	ands	r2, r1
 8003dba:	b2d2      	uxtb	r2, r2
 8003dbc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dc2:	1c5a      	adds	r2, r3, #1
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	3b01      	subs	r3, #1
 8003dd2:	b29a      	uxth	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d177      	bne.n	8003ed6 <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dee:	e853 3f00 	ldrex	r3, [r3]
 8003df2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003df4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003df6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003dfa:	653b      	str	r3, [r7, #80]	; 0x50
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	461a      	mov	r2, r3
 8003e02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e04:	647b      	str	r3, [r7, #68]	; 0x44
 8003e06:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e08:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003e0a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003e0c:	e841 2300 	strex	r3, r2, [r1]
 8003e10:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003e12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d1e6      	bne.n	8003de6 <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	3308      	adds	r3, #8
 8003e1e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e22:	e853 3f00 	ldrex	r3, [r3]
 8003e26:	623b      	str	r3, [r7, #32]
   return(result);
 8003e28:	6a3b      	ldr	r3, [r7, #32]
 8003e2a:	f023 0301 	bic.w	r3, r3, #1
 8003e2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	3308      	adds	r3, #8
 8003e36:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003e38:	633a      	str	r2, [r7, #48]	; 0x30
 8003e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e3c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003e3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e40:	e841 2300 	strex	r3, r2, [r1]
 8003e44:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003e46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d1e5      	bne.n	8003e18 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2220      	movs	r2, #32
 8003e50:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d12e      	bne.n	8003ebe <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2200      	movs	r2, #0
 8003e64:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	e853 3f00 	ldrex	r3, [r3]
 8003e72:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f023 0310 	bic.w	r3, r3, #16
 8003e7a:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	461a      	mov	r2, r3
 8003e82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e84:	61fb      	str	r3, [r7, #28]
 8003e86:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e88:	69b9      	ldr	r1, [r7, #24]
 8003e8a:	69fa      	ldr	r2, [r7, #28]
 8003e8c:	e841 2300 	strex	r3, r2, [r1]
 8003e90:	617b      	str	r3, [r7, #20]
   return(result);
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d1e6      	bne.n	8003e66 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	69db      	ldr	r3, [r3, #28]
 8003e9e:	f003 0310 	and.w	r3, r3, #16
 8003ea2:	2b10      	cmp	r3, #16
 8003ea4:	d103      	bne.n	8003eae <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2210      	movs	r2, #16
 8003eac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f7ff fa82 	bl	80033c0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003ebc:	e00b      	b.n	8003ed6 <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f7fc fb04 	bl	80004cc <HAL_UART_RxCpltCallback>
}
 8003ec4:	e007      	b.n	8003ed6 <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	699a      	ldr	r2, [r3, #24]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f042 0208 	orr.w	r2, r2, #8
 8003ed4:	619a      	str	r2, [r3, #24]
}
 8003ed6:	bf00      	nop
 8003ed8:	3758      	adds	r7, #88	; 0x58
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}

08003ede <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b096      	sub	sp, #88	; 0x58
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003eec:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ef4:	2b22      	cmp	r3, #34	; 0x22
 8003ef6:	f040 8094 	bne.w	8004022 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003f00:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f08:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8003f0a:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8003f0e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8003f12:	4013      	ands	r3, r2
 8003f14:	b29a      	uxth	r2, r3
 8003f16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f18:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f1e:	1c9a      	adds	r2, r3, #2
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	3b01      	subs	r3, #1
 8003f2e:	b29a      	uxth	r2, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003f3c:	b29b      	uxth	r3, r3
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d177      	bne.n	8004032 <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f4a:	e853 3f00 	ldrex	r3, [r3]
 8003f4e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f52:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003f56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f60:	643b      	str	r3, [r7, #64]	; 0x40
 8003f62:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f64:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003f66:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f68:	e841 2300 	strex	r3, r2, [r1]
 8003f6c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d1e6      	bne.n	8003f42 <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	3308      	adds	r3, #8
 8003f7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f7c:	6a3b      	ldr	r3, [r7, #32]
 8003f7e:	e853 3f00 	ldrex	r3, [r3]
 8003f82:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	f023 0301 	bic.w	r3, r3, #1
 8003f8a:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	3308      	adds	r3, #8
 8003f92:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f94:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003f96:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f98:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f9c:	e841 2300 	strex	r3, r2, [r1]
 8003fa0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d1e5      	bne.n	8003f74 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2220      	movs	r2, #32
 8003fac:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d12e      	bne.n	800401a <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	e853 3f00 	ldrex	r3, [r3]
 8003fce:	60bb      	str	r3, [r7, #8]
   return(result);
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	f023 0310 	bic.w	r3, r3, #16
 8003fd6:	647b      	str	r3, [r7, #68]	; 0x44
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	461a      	mov	r2, r3
 8003fde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003fe0:	61bb      	str	r3, [r7, #24]
 8003fe2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fe4:	6979      	ldr	r1, [r7, #20]
 8003fe6:	69ba      	ldr	r2, [r7, #24]
 8003fe8:	e841 2300 	strex	r3, r2, [r1]
 8003fec:	613b      	str	r3, [r7, #16]
   return(result);
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d1e6      	bne.n	8003fc2 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	69db      	ldr	r3, [r3, #28]
 8003ffa:	f003 0310 	and.w	r3, r3, #16
 8003ffe:	2b10      	cmp	r3, #16
 8004000:	d103      	bne.n	800400a <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	2210      	movs	r2, #16
 8004008:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004010:	4619      	mov	r1, r3
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f7ff f9d4 	bl	80033c0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004018:	e00b      	b.n	8004032 <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f7fc fa56 	bl	80004cc <HAL_UART_RxCpltCallback>
}
 8004020:	e007      	b.n	8004032 <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	699a      	ldr	r2, [r3, #24]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f042 0208 	orr.w	r2, r2, #8
 8004030:	619a      	str	r2, [r3, #24]
}
 8004032:	bf00      	nop
 8004034:	3758      	adds	r7, #88	; 0x58
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}

0800403a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800403a:	b480      	push	{r7}
 800403c:	b083      	sub	sp, #12
 800403e:	af00      	add	r7, sp, #0
 8004040:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004042:	bf00      	nop
 8004044:	370c      	adds	r7, #12
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr

0800404e <_ZdlPvj>:
 800404e:	f000 b800 	b.w	8004052 <_ZdlPv>

08004052 <_ZdlPv>:
 8004052:	f000 b825 	b.w	80040a0 <free>
	...

08004058 <__libc_init_array>:
 8004058:	b570      	push	{r4, r5, r6, lr}
 800405a:	4d0d      	ldr	r5, [pc, #52]	; (8004090 <__libc_init_array+0x38>)
 800405c:	4c0d      	ldr	r4, [pc, #52]	; (8004094 <__libc_init_array+0x3c>)
 800405e:	1b64      	subs	r4, r4, r5
 8004060:	10a4      	asrs	r4, r4, #2
 8004062:	2600      	movs	r6, #0
 8004064:	42a6      	cmp	r6, r4
 8004066:	d109      	bne.n	800407c <__libc_init_array+0x24>
 8004068:	4d0b      	ldr	r5, [pc, #44]	; (8004098 <__libc_init_array+0x40>)
 800406a:	4c0c      	ldr	r4, [pc, #48]	; (800409c <__libc_init_array+0x44>)
 800406c:	f000 f886 	bl	800417c <_init>
 8004070:	1b64      	subs	r4, r4, r5
 8004072:	10a4      	asrs	r4, r4, #2
 8004074:	2600      	movs	r6, #0
 8004076:	42a6      	cmp	r6, r4
 8004078:	d105      	bne.n	8004086 <__libc_init_array+0x2e>
 800407a:	bd70      	pop	{r4, r5, r6, pc}
 800407c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004080:	4798      	blx	r3
 8004082:	3601      	adds	r6, #1
 8004084:	e7ee      	b.n	8004064 <__libc_init_array+0xc>
 8004086:	f855 3b04 	ldr.w	r3, [r5], #4
 800408a:	4798      	blx	r3
 800408c:	3601      	adds	r6, #1
 800408e:	e7f2      	b.n	8004076 <__libc_init_array+0x1e>
 8004090:	0800421c 	.word	0x0800421c
 8004094:	0800421c 	.word	0x0800421c
 8004098:	0800421c 	.word	0x0800421c
 800409c:	08004228 	.word	0x08004228

080040a0 <free>:
 80040a0:	4b02      	ldr	r3, [pc, #8]	; (80040ac <free+0xc>)
 80040a2:	4601      	mov	r1, r0
 80040a4:	6818      	ldr	r0, [r3, #0]
 80040a6:	f000 b80b 	b.w	80040c0 <_free_r>
 80040aa:	bf00      	nop
 80040ac:	2000000c 	.word	0x2000000c

080040b0 <memset>:
 80040b0:	4402      	add	r2, r0
 80040b2:	4603      	mov	r3, r0
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d100      	bne.n	80040ba <memset+0xa>
 80040b8:	4770      	bx	lr
 80040ba:	f803 1b01 	strb.w	r1, [r3], #1
 80040be:	e7f9      	b.n	80040b4 <memset+0x4>

080040c0 <_free_r>:
 80040c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80040c2:	2900      	cmp	r1, #0
 80040c4:	d048      	beq.n	8004158 <_free_r+0x98>
 80040c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80040ca:	9001      	str	r0, [sp, #4]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	f1a1 0404 	sub.w	r4, r1, #4
 80040d2:	bfb8      	it	lt
 80040d4:	18e4      	addlt	r4, r4, r3
 80040d6:	f000 f843 	bl	8004160 <__malloc_lock>
 80040da:	4a20      	ldr	r2, [pc, #128]	; (800415c <_free_r+0x9c>)
 80040dc:	9801      	ldr	r0, [sp, #4]
 80040de:	6813      	ldr	r3, [r2, #0]
 80040e0:	4615      	mov	r5, r2
 80040e2:	b933      	cbnz	r3, 80040f2 <_free_r+0x32>
 80040e4:	6063      	str	r3, [r4, #4]
 80040e6:	6014      	str	r4, [r2, #0]
 80040e8:	b003      	add	sp, #12
 80040ea:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80040ee:	f000 b83d 	b.w	800416c <__malloc_unlock>
 80040f2:	42a3      	cmp	r3, r4
 80040f4:	d90b      	bls.n	800410e <_free_r+0x4e>
 80040f6:	6821      	ldr	r1, [r4, #0]
 80040f8:	1862      	adds	r2, r4, r1
 80040fa:	4293      	cmp	r3, r2
 80040fc:	bf04      	itt	eq
 80040fe:	681a      	ldreq	r2, [r3, #0]
 8004100:	685b      	ldreq	r3, [r3, #4]
 8004102:	6063      	str	r3, [r4, #4]
 8004104:	bf04      	itt	eq
 8004106:	1852      	addeq	r2, r2, r1
 8004108:	6022      	streq	r2, [r4, #0]
 800410a:	602c      	str	r4, [r5, #0]
 800410c:	e7ec      	b.n	80040e8 <_free_r+0x28>
 800410e:	461a      	mov	r2, r3
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	b10b      	cbz	r3, 8004118 <_free_r+0x58>
 8004114:	42a3      	cmp	r3, r4
 8004116:	d9fa      	bls.n	800410e <_free_r+0x4e>
 8004118:	6811      	ldr	r1, [r2, #0]
 800411a:	1855      	adds	r5, r2, r1
 800411c:	42a5      	cmp	r5, r4
 800411e:	d10b      	bne.n	8004138 <_free_r+0x78>
 8004120:	6824      	ldr	r4, [r4, #0]
 8004122:	4421      	add	r1, r4
 8004124:	1854      	adds	r4, r2, r1
 8004126:	42a3      	cmp	r3, r4
 8004128:	6011      	str	r1, [r2, #0]
 800412a:	d1dd      	bne.n	80040e8 <_free_r+0x28>
 800412c:	681c      	ldr	r4, [r3, #0]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	6053      	str	r3, [r2, #4]
 8004132:	4421      	add	r1, r4
 8004134:	6011      	str	r1, [r2, #0]
 8004136:	e7d7      	b.n	80040e8 <_free_r+0x28>
 8004138:	d902      	bls.n	8004140 <_free_r+0x80>
 800413a:	230c      	movs	r3, #12
 800413c:	6003      	str	r3, [r0, #0]
 800413e:	e7d3      	b.n	80040e8 <_free_r+0x28>
 8004140:	6825      	ldr	r5, [r4, #0]
 8004142:	1961      	adds	r1, r4, r5
 8004144:	428b      	cmp	r3, r1
 8004146:	bf04      	itt	eq
 8004148:	6819      	ldreq	r1, [r3, #0]
 800414a:	685b      	ldreq	r3, [r3, #4]
 800414c:	6063      	str	r3, [r4, #4]
 800414e:	bf04      	itt	eq
 8004150:	1949      	addeq	r1, r1, r5
 8004152:	6021      	streq	r1, [r4, #0]
 8004154:	6054      	str	r4, [r2, #4]
 8004156:	e7c7      	b.n	80040e8 <_free_r+0x28>
 8004158:	b003      	add	sp, #12
 800415a:	bd30      	pop	{r4, r5, pc}
 800415c:	200001ec 	.word	0x200001ec

08004160 <__malloc_lock>:
 8004160:	4801      	ldr	r0, [pc, #4]	; (8004168 <__malloc_lock+0x8>)
 8004162:	f000 b809 	b.w	8004178 <__retarget_lock_acquire_recursive>
 8004166:	bf00      	nop
 8004168:	200001f8 	.word	0x200001f8

0800416c <__malloc_unlock>:
 800416c:	4801      	ldr	r0, [pc, #4]	; (8004174 <__malloc_unlock+0x8>)
 800416e:	f000 b804 	b.w	800417a <__retarget_lock_release_recursive>
 8004172:	bf00      	nop
 8004174:	200001f8 	.word	0x200001f8

08004178 <__retarget_lock_acquire_recursive>:
 8004178:	4770      	bx	lr

0800417a <__retarget_lock_release_recursive>:
 800417a:	4770      	bx	lr

0800417c <_init>:
 800417c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800417e:	bf00      	nop
 8004180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004182:	bc08      	pop	{r3}
 8004184:	469e      	mov	lr, r3
 8004186:	4770      	bx	lr

08004188 <_fini>:
 8004188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800418a:	bf00      	nop
 800418c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800418e:	bc08      	pop	{r3}
 8004190:	469e      	mov	lr, r3
 8004192:	4770      	bx	lr
