# 4-bit-binary-synchronous-down-counter
The code here is to simulate 4 bit synchronous down counter in Xilinx Design tools or EDA playground software
