Release 8.2.02i - xst I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper.ngc"

---- Source Options
Top Module Name                    : ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v2_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd" in Library proc_common_v2_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v2_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v2_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v2_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v2_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v2_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v2_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v2_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/xor_xorg.vhd" in Library ecc_v1_00_b.
Entity <xor_xorg> compiled.
Entity <xor_xorg> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" in Library wrpfifo_v2_00_a.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/flex_addr_cntr.vhd" in Library plb_ipif_v1_00_f.
Entity <flex_addr_cntr> compiled.
Entity <flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/ecccr.vhd" in Library ecc_v1_00_b.
Entity <ecccr> compiled.
Entity <ecccr> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/eccsr.vhd" in Library ecc_v1_00_b.
Entity <eccsr> compiled.
Entity <eccsr> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/eccsec.vhd" in Library ecc_v1_00_b.
Entity <eccsec> compiled.
Entity <eccsec> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/eccdec.vhd" in Library ecc_v1_00_b.
Entity <eccdec> compiled.
Entity <eccdec> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/eccpec.vhd" in Library ecc_v1_00_b.
Entity <eccpec> compiled.
Entity <eccpec> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/gen_synd.vhd" in Library ecc_v1_00_b.
Entity <gen_synd> compiled.
Entity <gen_synd> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/corr_data.vhd" in Library ecc_v1_00_b.
Entity <corr_data> compiled.
Entity <corr_data> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/gen_err.vhd" in Library ecc_v1_00_b.
Entity <gen_err> compiled.
Entity <gen_err> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/gen_ecc.vhd" in Library ecc_v1_00_b.
Entity <gen_ecc> compiled.
Entity <gen_ecc> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/ipif_control_wr.vhd" in Library wrpfifo_v2_00_a.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library wrpfifo_v2_00_a.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v2_00_a/hdl/vhdl/ipif_control_rd.vhd" in Library rdpfifo_v2_00_a.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v2_00_a/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library rdpfifo_v2_00_a.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_address_decoder.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/burst_support.vhd" in Library plb_ipif_v1_00_f.
Entity <burst_support> compiled.
Entity <burst_support> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" in Library plb_ipif_v1_00_f.
Entity <addr_reg_cntr_brst_flex> compiled.
Entity <addr_reg_cntr_brst_flex> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/ecc_bhw.vhd" in Library ecc_v1_00_b.
Entity <ecc_bhw> compiled.
Entity <ecc_bhw> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/ecc_write.vhd" in Library ecc_v1_00_b.
Entity <ecc_write> compiled.
Entity <ecc_write> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/ecc_read.vhd" in Library ecc_v1_00_b.
Entity <ecc_read> compiled.
Entity <ecc_read> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/ecc_reg.vhd" in Library ecc_v1_00_b.
Entity <ecc_reg> compiled.
Entity <ecc_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/ecc_intr.vhd" in Library ecc_v1_00_b.
Entity <ecc_intr> compiled.
Entity <ecc_intr> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_slave_attachment_indet> compiled.
Entity <plb_slave_attachment_indet> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif_reset.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_ipif_reset> compiled.
Entity <plb_ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_interrupt_control.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_interrupt_control> compiled.
Entity <plb_interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_sesr_sear.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_sesr_sear> compiled.
Entity <plb_sesr_sear> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v2_00_a/hdl/vhdl/rdpfifo_top.vhd" in Library rdpfifo_v2_00_a.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/wrpfifo_top.vhd" in Library wrpfifo_v2_00_a.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/init_statemachine.vhd" in Library ddr_v3_00_a.
Entity <init_statemachine> compiled.
Entity <init_statemachine> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/counters.vhd" in Library ddr_v3_00_a.
Entity <counters> compiled.
Entity <counters> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/clock_gen.vhd" in Library ddr_v3_00_a.
Entity <clock_gen> compiled.
Entity <clock_gen> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/command_statemachine.vhd" in Library ddr_v3_00_a.
Entity <command_statemachine> compiled.
Entity <command_statemachine> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/data_statemachine.vhd" in Library ddr_v3_00_a.
Entity <data_statemachine> compiled.
Entity <data_statemachine> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/io_registers.vhd" in Library ddr_v3_00_a.
Entity <io_registers> compiled.
Entity <io_registers> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ipic_if.vhd" in Library ddr_v3_00_a.
Entity <ipic_if> compiled.
Entity <ipic_if> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/read_data_path.vhd" in Library ddr_v3_00_a.
Entity <read_data_path> compiled.
Entity <read_data_path> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/multiple_datawidth.vhd" in Library ddr_v3_00_a.
Entity <multiple_datawidth> compiled.
Entity <multiple_datawidth> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" in Library ddr_v3_00_a.
Entity <ddr_controller> compiled.
Entity <ddr_controller> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_ipif> compiled.
Entity <plb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_b/hdl/vhdl/ecc.vhd" in Library ecc_v1_00_b.
Entity <ecc> compiled.
Entity <ecc> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" in Library plb_ddr_v2_00_a.
Entity <plb_ddr> compiled.
Entity <plb_ddr> (Architecture <imp>) compiled.
Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper.vhd" in Library work.
Entity <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> compiled.
Entity <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <plb_ddr> in library <plb_ddr_v2_00_a> (architecture <imp>) with generics.
	C_ECC_DEFAULT_ON = 1
	C_ECC_PEC_THRESHOLD = 1
	C_ECC_SEC_THRESHOLD = 1
	C_ECC_HIGHADDR = "00000000000000000000000000000000"
	C_DDR_TRRD = 20000
	C_DDR_TRP = 30000
	C_DDR_TRFC = 100000
	C_DDR_TREFI = 7800000
	C_DDR_TRCD = 30000
	C_DDR_TRC = 90000
	C_DDR_TRAS = 60000
	C_DDR_TMRD = 20000
	C_DDR_DWIDTH = 64
	C_DDR_COL_AWIDTH = 9
	C_DDR_CAS_LAT = 2
	C_DDR_BANK_AWIDTH = 2
	C_DDR_AWIDTH = 13
	C_DDR_TWTR = 1
	C_SIM_INIT_TIME_PS = 200000000
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_AWIDTH = 32
	C_NUM_ECC_BITS = 7
	C_ECC_DEC_THRESHOLD = 1
	C_ECC_BASEADDR = "11111111111111111111111111111111"
	C_ENABLE_ECC_REG = 1
	C_EXTRA_TSU = 0
	C_INCLUDE_BURST_CACHELN_SUPPORT = 1
	C_FAMILY = "virtex2p"
	C_NUM_CLK_PAIRS = 4
	C_REG_DIMM = 0
	C_NUM_BANKS_MEM = 1
	C_MEM3_HIGHADDR = "00000000000000000000000000000000"
	C_MEM3_BASEADDR = "11111111111111111111111111111111"
	C_MEM2_HIGHADDR = "00000000000000000000000000000000"
	C_PLB_NUM_MASTERS = 2
	C_MEM2_BASEADDR = "11111111111111111111111111111111"
	C_MEM1_HIGHADDR = "00000000000000000000000000000000"
	C_PLB_MID_WIDTH = 1
	C_MEM1_BASEADDR = "11111111111111111111111111111111"
	C_INCLUDE_ECC_TEST = 0
	C_MEM0_HIGHADDR = "00000111111111111111111111111111"
	C_MEM0_BASEADDR = "00000000000000000000000000000000"
	C_INCLUDE_ECC_INTR = 0
	C_DDR_TWR = 20000
	C_PLB_DWIDTH = 64
	C_INCLUDE_ECC_SUPPORT = 0
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <ddr_controller> in library <ddr_v3_00_a> (architecture <imp>) with generics.
	C_DDR_TMRD = 20000
	C_DDR_DWIDTH = 64
	C_DDR_TRC = 90000
	C_DDR_CAS_LAT = 2
	C_DDR_BRST_SIZE = 2
	C_DDR_TRAS = 60000
	C_DDR_TREFI = 7800000
	C_DDR_TRCD = 30000
	C_DDR_TRFC = 100000
	C_DDR_TRP = 30000
	C_DDR_AWIDTH = 13
	C_CLK_PERIOD = 10000
	C_DDR_BANK_AWIDTH = 2
	C_DDR_COL_AWIDTH = 9
	NUM_ECC_BITS = 7
	C_SIM_INIT_TIME_PS = 200000000
	C_REG_DIMM = 0
	C_PLB_BUS = 1
	C_OPB_BUS = 0
	C_NUM_CLK_PAIRS = 4
	C_NUM_BANKS_MEM = 1
	C_IPIF_DWIDTH = 64
	C_IPIF_AWIDTH = 32
	C_INCLUDE_ECC_SUPPORT = 0
	C_INCLUDE_BURSTS = 1
	C_FAMILY = "virtex2p"
	C_EXTRA_TSU = 0
	C_DDR_TWTR = 1
	C_DDR_TWR = 20000
	C_DDR_TRRD = 20000
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <plb_ipif> in library <plb_ipif_v1_00_f> (architecture <implementation>) with generics.
	C_ARD_ID_ARRAY = (100)
	C_RDFIFO_INCLUDE_PACKET_MODE = false
	C_WRFIFO_INCLUDE_VACANCY = true
	C_PLB_CLK_PERIOD_PS = 10000
	C_INCLUDE_DEV_PENCODER = false
	C_WRFIFO_INCLUDE_PACKET_MODE = false
	C_ARD_DWIDTH_ARRAY = (64)
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000000111111111111111111111111111")
	C_RDFIFO_INCLUDE_VACANCY = true
	C_INCLUDE_DEV_ISC = false
	C_FAMILY = "virtex2p"
	C_IPIF_AWIDTH = 32
	C_WRFIFO_DEPTH = 512
	C_RDFIFO_DEPTH = 512
	C_PLB_NUM_MASTERS = 2
	C_IP_INTR_MODE_ARRAY = (0)
	C_IP_MASTER_PRESENT = false
	C_PLB_MID_WIDTH = 1
	C_PLB_DWIDTH = 64
	C_IPIF_DWIDTH = 64
	C_DEV_BLK_ID = 1
	C_CACHLINE_ADDR_MODE = 0
	C_DEV_BURST_ENABLE = true
	C_DEV_BURST_PAGE_SIZE = 134217728
	C_PLB_AWIDTH = 32
	C_DEV_MAX_BURST_SIZE = 134217728
	C_DEV_FAST_DATA_XFER = true
	C_DEV_DPHASE_TIMEOUT = 64
	C_DEV_MIR_ENABLE = false
	C_ARD_NUM_CE_ARRAY = (1)
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <init_statemachine> in library <ddr_v3_00_a> (architecture <imp>) with generics.
	C_DDR_BANK_AWIDTH = 2
	C_NUM_BANKS_MEM = 1
	C_DDR_AWIDTH = 13
	C_DDR_BRST_SIZE = 2
	C_DDR_CAS_LAT = 2

Analyzing hierarchy for entity <counters> in library <ddr_v3_00_a> (architecture <imp>) with generics.
	C_GPCNT_WIDTH = 4
	C_RRDCNT_WIDTH = 1
	C_BRSTCNT_WIDTH = 1
	C_200US_CNT = "100111000011111"
	C_200CK_CNT = "000000011000111"
	C_CMDCNT = "0"
	C_BRSTCNT = "0"
	C_CASLATCNT = "1"
	C_REFICNT_WIDTH = 15
	C_RRDCNT = "1"
	C_RCCNT = "1000"
	C_RCCNT_WIDTH = 4
	C_WRCNT = "1"
	C_RASCNT_WIDTH = 3
	C_REFICNT = "000001011101011"
	C_RASCNT = "101"
	C_CASLATCNT_WIDTH = 1
	C_WRCNT_WIDTH = 1
	C_CASLAT = 2
	C_DDR_BRST_SIZE = 2

Analyzing hierarchy for entity <clock_gen> in library <ddr_v3_00_a> (architecture <imp>) with generics.
	C_NUM_CLK_PAIRS = 4
	C_FAMILY = "virtex2p"

Analyzing hierarchy for entity <command_statemachine> in library <ddr_v3_00_a> (architecture <imp>) with generics.
	C_DDR_AWIDTH = 13
	C_DDR_COL_AWIDTH = 9
	C_NUM_BANKS_MEM = 1
	C_DDR_BANK_AWIDTH = 2
	C_RPCNT = "0010"
	C_PLB_BUS = 1
	C_RFCCNT = "1001"
	C_GP_CNTR_WIDTH = 4
	C_MRDCNT = "0001"
	C_IPIF_DWIDTH = 64
	C_INCLUDE_ECC_SUPPORT = 0
	C_INCLUDE_BURSTS = 1
	C_OPB_BUS = 0
	C_RCDCNT = "0010"
	C_DDR_DWIDTH = 64
	C_REG_DIMM = 0

Analyzing hierarchy for entity <data_statemachine> in library <ddr_v3_00_a> (architecture <imp>) with generics.
	C_INCLUDE_ECC_SUPPORT = 0
	C_DDR_DWIDTH = 64
	C_INCLUDE_BURSTS = 1
	NUM_ECC_BITS = 7
	C_IPIF_DWIDTH = 64
	C_REG_DIMM = 0

Analyzing hierarchy for entity <io_registers> in library <ddr_v3_00_a> (architecture <imp>) with generics.
	C_FAMILY = "virtex2p"
	C_NUM_BANKS_MEM = 1
	C_EXTRA_TSU = 0
	C_DDR_AWIDTH = 13
	C_INCLUDE_ECC_SUPPORT = 0
	NUM_ECC_BITS = 7
	C_DDR_BANK_AWIDTH = 2
	C_DDR_DWIDTH = 64
	C_IPIF_DWIDTH = 128

Analyzing hierarchy for entity <ipic_if> in library <ddr_v3_00_a> (architecture <imp>) with generics.
	C_DDR_DWIDTH = 64
	NUM_ECC_BITS = 7
	C_INCLUDE_BURSTS = 1
	C_DDR_COL_AWIDTH = 9
	C_NUM_BANKS_MEM = 1
	C_DDR_BANK_AWIDTH = 2
	C_DDR_AWIDTH = 13
	C_IPIF_DWIDTH = 64
	C_IPIF_AWIDTH = 32
	C_INCLUDE_ECC_SUPPORT = 0
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <read_data_path> in library <ddr_v3_00_a> (architecture <imp>) with generics.
	C_REG_DIMM = 0
	C_DDR_DWIDTH = 64
	C_FAMILY = "virtex2p"
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_DWIDTH = 64
	C_DDR_CAS_LAT = 2
	NUM_ECC_BITS = 7

Analyzing hierarchy for entity <or_gate> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_USE_LUT_OR = true
	C_BUS_WIDTH = 8
	C_OR_WIDTH = 1

Analyzing hierarchy for entity <or_gate> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_USE_LUT_OR = true
	C_BUS_WIDTH = 64
	C_OR_WIDTH = 1

Analyzing hierarchy for entity <plb_slave_attachment_indet> in library <plb_ipif_v1_00_f> (architecture <implementation>) with generics.
	C_BURST_PAGE_SIZE = 134217728
	C_DPHASE_TIMEOUT = 64
	C_CACHLINE_ADDR_MODE = 0
	C_FAST_DATA_XFER = true
	C_STEER_ADDR_SIZE = 10
	C_PLB_MID_WIDTH = 1
	C_SL_ATT_ADDR_SEL_WIDTH = 2
	C_ARD_DWIDTH_ARRAY = (64)
	C_SUPPORT_BURST = true
	C_ARD_NUM_CE_ARRAY = (1)
	C_IPIF_ABUS_WIDTH = 32
	C_PLB_DBUS_WIDTH = 64
	C_SLN_BUFFER_DEPTH = 16777216
	C_PLB_NUM_MASTERS = 2
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000000111111111111111111111111111")
	C_IPIF_DBUS_WIDTH = 64
	C_PLB_ABUS_WIDTH = 32
	C_MA2SA_NUM_WIDTH = 4
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <IPIF_Steer> in library <proc_common_v2_00_a> (architecture <IMP>) with generics.
	C_DWIDTH = 64
	C_AWIDTH = 32
	C_SMALLEST = 64

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AD_WIDTH = 1
	C_REG_WIDTH = 4
	C_LD_WIDTH = 4
	C_RESET_VALUE = "0000"
	C_LD_OFFSET = 0
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_RESET_VALUE = "0"
	C_ADD_SUB_NOT = false
	C_LD_OFFSET = 0
	C_REG_WIDTH = 1
	C_LD_WIDTH = 1

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AD_WIDTH = 1
	C_AD_OFFSET = 0
	C_LD_OFFSET = 0
	C_ADD_SUB_NOT = false
	C_REG_WIDTH = 3
	C_LD_WIDTH = 3
	C_RESET_VALUE = "000"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_REG_WIDTH = 15
	C_RESET_VALUE = "100111000011111"
	C_LD_OFFSET = 0
	C_LD_WIDTH = 15
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1

Analyzing hierarchy for entity <Counter> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_NUM_BITS = 4

Analyzing hierarchy for entity <plb_address_decoder> in library <plb_ipif_v1_00_f> (architecture <IMP>) with generics.
	C_ARD_DWIDTH_ARRAY = (64)
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000000111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 32
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <Counter> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_NUM_BITS = 7

Analyzing hierarchy for entity <srl_fifo2> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 66
	C_XON = false

Analyzing hierarchy for entity <burst_support> in library <plb_ipif_v1_00_f> (architecture <implementation>) with generics.
	C_MAX_DBEAT_CNT = 16
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <addr_reg_cntr_brst_flex> in library <plb_ipif_v1_00_f> (architecture <implementation>) with generics.
	C_CACHLINE_ADDR_MODE = 0
	C_PLB_DWIDTH = 64
	C_NUM_ADDR_BITS = 32

Analyzing hierarchy for entity <addr_reg_cntr_brst_flex> in library <plb_ipif_v1_00_f> (architecture <implementation>) with generics.
	C_PLB_DWIDTH = 64
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 10

Analyzing hierarchy for entity <counter_bit> in library <proc_common_v2_00_a> (architecture <imp>).

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 32
	C_BAR = "00000000000000000000000000000000"

Analyzing hierarchy for entity <or_gate> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <pf_counter_top> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 5

Analyzing hierarchy for entity <flex_addr_cntr> in library <plb_ipif_v1_00_f> (architecture <implementation>) with generics.
	C_AWIDTH = 32

Analyzing hierarchy for entity <flex_addr_cntr> in library <plb_ipif_v1_00_f> (architecture <implementation>) with generics.
	C_AWIDTH = 10

Analyzing hierarchy for entity <pf_counter> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 5

Analyzing hierarchy for entity <pf_counter_bit> in library <proc_common_v2_00_a> (architecture <implementation>).

Analyzing hierarchy for entity <inferred_lut4> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	INIT = "0011011011000110"

Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> in library <work> (Architecture <STRUCTURE>).
    Set user-defined property "X_CORE_INFO =  plb_ddr_v2_00_a" for unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper>.
WARNING:Xst:37 - Unknown property "IP_GROUP".
WARNING:Xst:37 - Unknown property "RUN_NGCBUILD".
    Set property "SYN_MAXFAN = 10000" for signal <PLB_Clk> in unit <plb_ddr>.
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "SYN_MAXFAN = 10000" for signal <PLB_Rst> in unit <plb_ddr>.
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "RUN_NGCBUILD".
WARNING:Xst:37 - Unknown property "IP_GROUP".
Entity <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> analyzed. Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> generated.

Analyzing generic Entity <plb_ddr> in library <plb_ddr_v2_00_a> (Architecture <imp>).
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_CAS_LAT = 2
	C_DDR_COL_AWIDTH = 9
	C_DDR_DWIDTH = 64
	C_DDR_TMRD = 20000
	C_DDR_TRAS = 60000
	C_DDR_TRC = 90000
	C_DDR_TRCD = 30000
	C_DDR_TREFI = 7800000
	C_DDR_TRFC = 100000
	C_DDR_TRP = 30000
	C_DDR_TRRD = 20000
	C_DDR_TWR = 20000
	C_DDR_TWTR = 1
	C_ECC_BASEADDR = "11111111111111111111111111111111"
	C_ECC_DEC_THRESHOLD = 1
	C_ECC_DEFAULT_ON = 1
	C_ECC_HIGHADDR = "00000000000000000000000000000000"
	C_ECC_PEC_THRESHOLD = 1
	C_ECC_SEC_THRESHOLD = 1
	C_ENABLE_ECC_REG = 1
	C_EXTRA_TSU = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_BURST_CACHELN_SUPPORT = 1
	C_INCLUDE_ECC_INTR = 0
	C_INCLUDE_ECC_SUPPORT = 0
	C_INCLUDE_ECC_TEST = 0
	C_MEM0_BASEADDR = "00000000000000000000000000000000"
	C_MEM0_HIGHADDR = "00000111111111111111111111111111"
	C_MEM1_BASEADDR = "11111111111111111111111111111111"
	C_MEM1_HIGHADDR = "00000000000000000000000000000000"
	C_MEM2_BASEADDR = "11111111111111111111111111111111"
	C_MEM2_HIGHADDR = "00000000000000000000000000000000"
	C_MEM3_BASEADDR = "11111111111111111111111111111111"
	C_MEM3_HIGHADDR = "00000000000000000000000000000000"
	C_NUM_BANKS_MEM = 1
	C_NUM_CLK_PAIRS = 4
	C_NUM_ECC_BITS = 7
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 2
	C_REG_DIMM = 0
	C_SIM_INIT_TIME_PS = 200000000
    Set property "SYN_MAXFAN = 10000" for signal <PLB_Clk> in unit <plb_ddr>.
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "SYN_MAXFAN = 10000" for signal <PLB_Rst> in unit <plb_ddr>.
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1508: Unconnected output port 'ECC_chk_bits_rd' of component 'ddr_controller'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1508: Unconnected output port 'DDR_DM_ECC' of component 'ddr_controller'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1508: Unconnected output port 'DDR_DQ_ECC_o' of component 'ddr_controller'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1508: Unconnected output port 'DDR_DQ_ECC_t' of component 'ddr_controller'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1508: Unconnected output port 'DDR_DQS_ECC_o' of component 'ddr_controller'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1508: Unconnected output port 'DDR_DQS_ECC_t' of component 'ddr_controller'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'IP2INTC_Irpt' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_request' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_priority' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_buslock' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_RNW' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_BE' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_MSize' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_size' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_type' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_compress' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_guarded' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_ordered' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_lockErr' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_abort' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_ABus' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_wrDBus' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_wrBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'M_rdBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_Clk' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_Reset' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_Freeze' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_RNW_Early' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_PselHit' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_CE' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_RdCE' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_WrCE' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_MstWrAck' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_MstRdAck' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_MstRetry' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_MstError' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_MstTimeOut' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_MstLastAck' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'RFIFO2IP_WrAck' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'RFIFO2IP_Full' of component 'plb_ipif'.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'RFIFO2IP_Vacancy' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'WFIFO2IP_Data' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'WFIFO2IP_RdAck' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'WFIFO2IP_Empty' of component 'plb_ipif'.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'WFIFO2IP_Occupancy' of component 'plb_ipif'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd" line 1597: Unconnected output port 'Bus2IP_DMA_Ack' of component 'plb_ipif'.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <plb_ddr> analyzed. Unit <plb_ddr> generated.

Analyzing generic Entity <ddr_controller> in library <ddr_v3_00_a> (Architecture <imp>).
	C_CLK_PERIOD = 10000
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_BRST_SIZE = 2
	C_DDR_CAS_LAT = 2
	C_DDR_COL_AWIDTH = 9
	C_DDR_DWIDTH = 64
	C_DDR_TMRD = 20000
	C_DDR_TRAS = 60000
	C_DDR_TRC = 90000
	C_DDR_TRCD = 30000
	C_DDR_TREFI = 7800000
	C_DDR_TRFC = 100000
	C_DDR_TRP = 30000
	C_DDR_TRRD = 20000
	C_DDR_TWR = 20000
	C_DDR_TWTR = 1
	C_EXTRA_TSU = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_BURSTS = 1
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_NUM_BANKS_MEM = 1
	C_NUM_CLK_PAIRS = 4
	C_OPB_BUS = 0
	C_PLB_BUS = 1
	C_REG_DIMM = 0
	C_SIM_INIT_TIME_PS = 200000000
	NUM_ECC_BITS = 7
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1558: Unconnected output port 'DQ_ECC_oe_cmb' of component 'command_statemachine'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1558: Unconnected output port 'DQS_ECC_oe' of component 'command_statemachine'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1558: Unconnected output port 'DQS_ECC_rst' of component 'command_statemachine'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1558: Unconnected output port 'DQS_ECC_setrst' of component 'command_statemachine'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1644: Unconnected output port 'Write_data_ecc_en' of component 'data_statemachine'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1644: Unconnected output port 'Write_dqs_ecc_en' of component 'data_statemachine'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1644: Unconnected output port 'Write_data_ecc' of component 'data_statemachine'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1644: Unconnected output port 'Write_data_ecc_mask' of component 'data_statemachine'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1692: Unconnected output port 'DDR_ReadData_ECC' of component 'io_registers'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1692: Unconnected output port 'DDR_DQ_ECC_o' of component 'io_registers'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1692: Unconnected output port 'DDR_DQ_ECC_t' of component 'io_registers'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1692: Unconnected output port 'DDR_DM_ECC' of component 'io_registers'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1692: Unconnected output port 'DDR_DQS_ECC_o' of component 'io_registers'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1692: Unconnected output port 'DDR_DQS_ECC_t' of component 'io_registers'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1692: Unconnected output port 'DDR_Read_DQS_ECC' of component 'io_registers'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1764: Unconnected output port 'ECC_chk_bits_rd_out' of component 'ipic_if'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1764: Unconnected output port 'ECC_chk_bits_wr_out' of component 'ipic_if'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd" line 1824: Unconnected output port 'ECC_chk_bits_rd' of component 'read_data_path'.
Entity <ddr_controller> analyzed. Unit <ddr_controller> generated.

Analyzing generic Entity <init_statemachine> in library <ddr_v3_00_a> (Architecture <imp>).
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_BRST_SIZE = 2
	C_DDR_CAS_LAT = 2
	C_NUM_BANKS_MEM = 1
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <init_statemachine> analyzed. Unit <init_statemachine> generated.

Analyzing generic Entity <counters> in library <ddr_v3_00_a> (Architecture <imp>).
	C_200CK_CNT = "000000011000111"
	C_200US_CNT = "100111000011111"
	C_BRSTCNT = "0"
	C_BRSTCNT_WIDTH = 1
	C_CASLAT = 2
	C_CASLATCNT = "1"
	C_CASLATCNT_WIDTH = 1
	C_CMDCNT = "0"
	C_DDR_BRST_SIZE = 2
	C_GPCNT_WIDTH = 4
	C_RASCNT = "101"
	C_RASCNT_WIDTH = 3
	C_RCCNT = "1000"
	C_RCCNT_WIDTH = 4
	C_REFICNT = "000001011101011"
	C_REFICNT_WIDTH = 15
	C_RRDCNT = "1"
	C_RRDCNT_WIDTH = 1
	C_WRCNT = "1"
	C_WRCNT_WIDTH = 1
Entity <counters> analyzed. Unit <counters> generated.

Analyzing generic Entity <ld_arith_reg.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_ADD_SUB_NOT = false
	C_LD_OFFSET = 0
	C_LD_WIDTH = 4
	C_REG_WIDTH = 4
	C_RESET_VALUE = "0000"
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.1> analyzed. Unit <ld_arith_reg.1> generated.

Analyzing generic Entity <ld_arith_reg.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_ADD_SUB_NOT = false
	C_LD_OFFSET = 0
	C_LD_WIDTH = 1
	C_REG_WIDTH = 1
	C_RESET_VALUE = "0"
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.2> analyzed. Unit <ld_arith_reg.2> generated.

Analyzing generic Entity <ld_arith_reg.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_ADD_SUB_NOT = false
	C_LD_OFFSET = 0
	C_LD_WIDTH = 3
	C_REG_WIDTH = 3
	C_RESET_VALUE = "000"
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.3> analyzed. Unit <ld_arith_reg.3> generated.

Analyzing generic Entity <ld_arith_reg.4> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_ADD_SUB_NOT = false
	C_LD_OFFSET = 0
	C_LD_WIDTH = 15
	C_REG_WIDTH = 15
	C_RESET_VALUE = "100111000011111"
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
Entity <ld_arith_reg.4> analyzed. Unit <ld_arith_reg.4> generated.

Analyzing generic Entity <clock_gen> in library <ddr_v3_00_a> (Architecture <imp>).
	C_FAMILY = "virtex2p"
	C_NUM_CLK_PAIRS = 4
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[3].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[3].DDR_CLK_REG_I> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[3].DDR_CLKN_REG_I> in unit <clock_gen>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[3].DDR_CLKN_REG_I> in unit <clock_gen>.
Entity <clock_gen> analyzed. Unit <clock_gen> generated.

Analyzing generic Entity <command_statemachine> in library <ddr_v3_00_a> (Architecture <imp>).
	C_DDR_BANK_AWIDTH = 2
	C_DDR_COL_AWIDTH = 9
	C_DDR_AWIDTH = 13
	C_DDR_DWIDTH = 64
	C_GP_CNTR_WIDTH = 4
	C_INCLUDE_BURSTS = 1
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_DWIDTH = 64
	C_MRDCNT = "0001"
	C_NUM_BANKS_MEM = 1
	C_OPB_BUS = 0
	C_PLB_BUS = 1
	C_RCDCNT = "0010"
	C_REG_DIMM = 0
	C_RFCCNT = "1001"
	C_RPCNT = "0010"
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[0].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[0].DQS_SETRST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[0].GEN_CRS_CLK.DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[0].GEN_CRS_CLK.DQS_RST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[0].GEN_CRS_CLK.DQS_SETRST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[1].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[1].DQS_SETRST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[1].GEN_CRS_CLK.DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[1].GEN_CRS_CLK.DQS_RST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[1].GEN_CRS_CLK.DQS_SETRST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[2].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[2].DQS_SETRST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[2].GEN_CRS_CLK.DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[2].GEN_CRS_CLK.DQS_RST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[2].GEN_CRS_CLK.DQS_SETRST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[3].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[3].DQS_SETRST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[3].GEN_CRS_CLK.DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[3].GEN_CRS_CLK.DQS_RST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[3].GEN_CRS_CLK.DQS_SETRST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[4].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[4].DQS_SETRST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[4].GEN_CRS_CLK.DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[4].GEN_CRS_CLK.DQS_RST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[4].GEN_CRS_CLK.DQS_SETRST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[5].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[5].DQS_SETRST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[5].GEN_CRS_CLK.DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[5].GEN_CRS_CLK.DQS_RST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[5].GEN_CRS_CLK.DQS_SETRST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[6].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[6].DQS_SETRST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[6].GEN_CRS_CLK.DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[6].GEN_CRS_CLK.DQS_RST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[6].GEN_CRS_CLK.DQS_SETRST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[7].DQS_RST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[7].DQS_SETRST_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[7].GEN_CRS_CLK.DQS_OE_REG_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  0" for instance <DQS_OE_SETRST_GEN[7].GEN_CRS_CLK.DQS_RST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <DQS_OE_SETRST_GEN[7].GEN_CRS_CLK.DQS_SETRST_D1_I> in unit <command_statemachine>.
    Set user-defined property "INIT =  1" for instance <OE_NOPIPE_GEN.DQ_OE_REG_I> in unit <command_statemachine>.
Entity <command_statemachine> analyzed. Unit <command_statemachine> generated.

Analyzing generic Entity <data_statemachine> in library <ddr_v3_00_a> (Architecture <imp>).
	C_DDR_DWIDTH = 64
	C_INCLUDE_BURSTS = 1
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_DWIDTH = 64
	C_REG_DIMM = 0
	NUM_ECC_BITS = 7
    Set user-defined property "INIT =  0" for instance <NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> in unit <data_statemachine>.
    Set user-defined property "INIT =  0" for instance <NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> in unit <data_statemachine>.
    Set user-defined property "INIT =  0" for instance <NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG> in unit <data_statemachine>.
    Set user-defined property "INIT =  0" for instance <NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> in unit <data_statemachine>.
    Set user-defined property "INIT =  0" for instance <NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> in unit <data_statemachine>.
    Set user-defined property "INIT =  0" for instance <NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG> in unit <data_statemachine>.
    Set user-defined property "INIT =  0" for instance <NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> in unit <data_statemachine>.
    Set user-defined property "INIT =  0" for instance <NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> in unit <data_statemachine>.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/data_statemachine.vhd" line 1092: Unconnected output port 'Carry_Out' of component 'Counter'.
Entity <data_statemachine> analyzed. Unit <data_statemachine> generated.

Analyzing generic Entity <Counter.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_NUM_BITS = 4
    Set user-defined property "INIT =  0" for instance <CARRY_OUT_I> in unit <Counter.1>.
Entity <Counter.1> analyzed. Unit <Counter.1> generated.

Analyzing Entity <counter_bit> in library <proc_common_v2_00_a> (Architecture <imp>).
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 126: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  36C6" for instance <I_ALU_LUT> in unit <counter_bit>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 137: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 144: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 150: Instantiating black box module <FDRE>.
Entity <counter_bit> analyzed. Unit <counter_bit> generated.

Analyzing generic Entity <io_registers> in library <ddr_v3_00_a> (Architecture <imp>).
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_DWIDTH = 64
	C_EXTRA_TSU = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_DWIDTH = 128
	C_NUM_BANKS_MEM = 1
	NUM_ECC_BITS = 7
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[0].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[0].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[0].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[0].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[1].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[1].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[1].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[1].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[2].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[2].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[2].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[2].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[3].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[3].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[3].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[3].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[4].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[4].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[4].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[4].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[5].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[5].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[5].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[5].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[6].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[6].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[6].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[6].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[7].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[7].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[7].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[7].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[8].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[8].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[8].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[8].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[9].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[9].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[9].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[9].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[10].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[10].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[10].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[10].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[11].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[11].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[11].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[11].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[12].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[12].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[12].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[12].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[13].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[13].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[13].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[13].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[14].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[14].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[14].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[14].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[15].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[15].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[15].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[15].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[16].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[16].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[16].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[16].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[17].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[17].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[17].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[17].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[18].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[18].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[18].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[18].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[19].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[19].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[19].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[19].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[20].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[20].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[20].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[20].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[21].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[21].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[21].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[21].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[22].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[22].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[22].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[22].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[23].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[23].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[23].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[23].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[24].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[24].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[24].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[24].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[25].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[25].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[25].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[25].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[26].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[26].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[26].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[26].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[27].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[27].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[27].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[27].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[28].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[28].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[28].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[28].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[29].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[29].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[29].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[29].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[30].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[30].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[30].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[30].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[31].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[31].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[31].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[31].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[32].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[32].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[32].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[32].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[33].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[33].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[33].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[33].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[34].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[34].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[34].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[34].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[35].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[35].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[35].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[35].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[36].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[36].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[36].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[36].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[37].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[37].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[37].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[37].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[38].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[38].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[38].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[38].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[39].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[39].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[39].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[39].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[40].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[40].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[40].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[40].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[41].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[41].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[41].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[41].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[42].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[42].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[42].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[42].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[43].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[43].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[43].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[43].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[44].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[44].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[44].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[44].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[45].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[45].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[45].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[45].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[46].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[46].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[46].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[46].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[47].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[47].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[47].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[47].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[48].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[48].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[48].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[48].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[49].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[49].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[49].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[49].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[50].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[50].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[50].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[50].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[51].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[51].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[51].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[51].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[52].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[52].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[52].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[52].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[53].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[53].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[53].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[53].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[54].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[54].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[54].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[54].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[55].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[55].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[55].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[55].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[56].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[56].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[56].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[56].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[57].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[57].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[57].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[57].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[58].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[58].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[58].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[58].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[59].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[59].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[59].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[59].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[60].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[60].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[60].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[60].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[61].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[61].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[61].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[61].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[62].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[62].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[62].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[62].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[63].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[63].SDRAM_DQ_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[63].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[63].SDRAM_DQT_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DM_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQS_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQST_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[0].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[0].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[1].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[1].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[2].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[2].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[3].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[3].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[4].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[4].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[5].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[5].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[6].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[6].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[7].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[7].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[8].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[8].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[9].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[9].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[10].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[10].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[11].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[11].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[12].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[12].DDR_ADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_BANKADDR_REG_GEN[0].DDR_BANKADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_BANKADDR_REG_GEN[0].DDR_BANKADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_BANKADDR_REG_GEN[1].DDR_BANKADDR_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_BANKADDR_REG_GEN[1].DDR_BANKADDR_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_CSN_REG_GEN[0].DDR_CSN_REG_I> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_CSN_REG_GEN[0].DDR_CSN_REG_I> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_RASN_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_RASN_REG> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_CASN_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_CASN_REG> in unit <io_registers>.
    Set user-defined property "INIT =  1" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_WEN_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_WEN_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.RD_DATAEN_SYNC_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.RD_DQSCE_SYNC_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[1].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[1].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[1].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[1].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[2].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[2].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[2].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[2].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[3].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[3].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[3].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[3].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[4].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[4].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[4].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[4].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[5].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[5].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[5].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[5].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[6].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[6].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[6].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[6].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[7].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[7].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[7].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[7].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[8].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[8].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[8].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[8].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[9].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[9].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[9].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[9].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[10].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[10].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[10].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[10].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[11].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[11].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[11].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[11].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[12].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[12].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[12].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[12].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[13].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[13].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[13].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[13].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[14].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[14].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[14].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[14].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[15].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[15].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[15].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[15].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[16].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[16].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[16].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[16].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[17].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[17].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[17].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[17].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[18].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[18].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[18].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[18].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[19].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[19].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[19].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[19].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[20].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[20].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[20].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[20].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[21].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[21].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[21].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[21].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[22].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[22].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[22].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[22].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[23].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[23].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[23].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[23].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[24].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[24].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[24].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[24].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[25].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[25].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[25].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[25].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[26].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[26].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[26].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[26].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[27].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[27].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[27].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[27].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[28].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[28].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[28].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[28].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[29].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[29].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[29].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[29].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[30].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[30].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[30].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[30].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[31].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[31].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[31].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[31].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[32].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[32].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[32].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[32].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[33].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[33].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[33].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[33].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[34].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[34].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[34].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[34].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[35].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[35].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[35].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[35].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[36].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[36].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[36].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[36].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[37].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[37].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[37].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[37].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[38].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[38].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[38].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[38].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[39].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[39].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[39].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[39].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[40].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[40].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[40].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[40].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[41].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[41].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[41].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[41].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[42].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[42].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[42].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[42].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[43].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[43].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[43].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[43].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[44].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[44].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[44].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[44].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[45].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[45].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[45].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[45].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[46].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[46].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[46].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[46].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[47].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[47].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[47].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[47].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[48].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[48].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[48].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[48].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[49].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[49].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[49].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[49].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[50].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[50].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[50].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[50].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[51].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[51].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[51].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[51].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[52].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[52].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[52].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[52].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[53].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[53].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[53].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[53].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[54].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[54].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[54].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[54].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[55].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[55].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[55].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[55].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[56].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[56].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[56].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[56].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[57].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[57].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[57].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[57].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[58].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[58].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[58].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[58].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[59].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[59].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[59].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[59].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[60].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[60].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[60].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[60].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[61].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[61].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[61].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[61].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[62].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[62].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[62].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[62].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_HIREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[0].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[0].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[1].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[1].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[2].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[2].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[4].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[4].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[5].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[5].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[6].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[6].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "INIT =  0" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG> in unit <io_registers>.
Entity <io_registers> analyzed. Unit <io_registers> generated.

Analyzing generic Entity <ipic_if> in library <ddr_v3_00_a> (Architecture <imp>).
	C_DDR_DWIDTH = 64
	C_INCLUDE_BURSTS = 1
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_COL_AWIDTH = 9
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_NUM_BANKS_MEM = 1
	NUM_ECC_BITS = 7
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
Entity <ipic_if> analyzed. Unit <ipic_if> generated.

Analyzing generic Entity <read_data_path> in library <ddr_v3_00_a> (Architecture <imp>).
	C_DDR_CAS_LAT = 2
	C_DDR_DWIDTH = 64
	C_FAMILY = "virtex2p"
	C_INCLUDE_ECC_SUPPORT = 0
	C_IPIF_DWIDTH = 64
	C_REG_DIMM = 0
	NUM_ECC_BITS = 7
    Set property "GENERATOR_FOR_XST = edk_generatecore com.xilinx.ip.async_fifo_v4_0.async_fifo_v4_0 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_virtex4_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_spartan3_to=virtex2 map_spartan3e_to=virtex2 map_virtex5_to=virtex2 map_spartan3a_to=virtex2 " for unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper_async_fifo_v4_0>.
Entity <read_data_path> analyzed. Unit <read_data_path> generated.

Analyzing generic Entity <plb_ipif> in library <plb_ipif_v1_00_f> (Architecture <implementation>).
	C_ARD_DWIDTH_ARRAY = (64)
	C_ARD_ID_ARRAY = (100)
	C_ARD_NUM_CE_ARRAY = (1)
	C_CACHLINE_ADDR_MODE = 0
	C_DEV_BLK_ID = 1
	C_DEV_BURST_ENABLE = true
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000000111111111111111111111111111")
	C_DEV_BURST_PAGE_SIZE = 134217728
	C_DEV_DPHASE_TIMEOUT = 64
	C_DEV_FAST_DATA_XFER = true
	C_DEV_MAX_BURST_SIZE = 134217728
	C_DEV_MIR_ENABLE = false
	C_FAMILY = "virtex2p"
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_IP_INTR_MODE_ARRAY = (0)
	C_IP_MASTER_PRESENT = false
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 2
	C_RDFIFO_DEPTH = 512
	C_RDFIFO_INCLUDE_PACKET_MODE = false
	C_RDFIFO_INCLUDE_VACANCY = true
	C_WRFIFO_DEPTH = 512
	C_WRFIFO_INCLUDE_PACKET_MODE = false
	C_WRFIFO_INCLUDE_VACANCY = true
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd" line 1412: Unconnected output port 'Sl_SSize' of component 'plb_slave_attachment_indet'.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd" line 1412: Unconnected output port 'Bus2IP_BE' of component 'plb_slave_attachment_indet'.
Entity <plb_ipif> analyzed. Unit <plb_ipif> generated.

Analyzing generic Entity <or_gate.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
	C_BUS_WIDTH = 8
Entity <or_gate.1> analyzed. Unit <or_gate.1> generated.

Analyzing generic Entity <or_gate.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 64
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.2> analyzed. Unit <or_gate.2> generated.

Analyzing generic Entity <plb_slave_attachment_indet> in library <plb_ipif_v1_00_f> (Architecture <implementation>).
	C_ARD_DWIDTH_ARRAY = (64)
	C_ARD_NUM_CE_ARRAY = (1)
	C_BURST_PAGE_SIZE = 134217728
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000000111111111111111111111111111")
	C_CACHLINE_ADDR_MODE = 0
	C_DPHASE_TIMEOUT = 64
	C_FAST_DATA_XFER = true
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 64
	C_MA2SA_NUM_WIDTH = 4
	C_PLB_ABUS_WIDTH = 32
	C_PLB_DBUS_WIDTH = 64
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 2
	C_SL_ATT_ADDR_SEL_WIDTH = 2
	C_SLN_BUFFER_DEPTH = 16777216
	C_STEER_ADDR_SIZE = 10
	C_SUPPORT_BURST = true
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd" line 1574: Unconnected output port 'Count_Out' of component 'Counter'.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:819 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd" line 2379: The following signals are missing in the process sensitivity list:
   rd_dphase_active.
    Set user-defined property "INIT =  0" for instance <GEN_FAST_MODE_BURSTXFER.I_RDREQ_FDRSE> in unit <plb_slave_attachment_indet>.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd" line 2912: Unconnected output port 'Data_Exists' of component 'srl_fifo2'.
    Set user-defined property "INIT =  0" for instance <GEN_FAST_MODE_BURSTXFER.I_WRREQ_FDRSE> in unit <plb_slave_attachment_indet>.
Entity <plb_slave_attachment_indet> analyzed. Unit <plb_slave_attachment_indet> generated.

Analyzing generic Entity <plb_address_decoder> in library <plb_ipif_v1_00_f> (Architecture <IMP>).
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 32
	C_ARD_DWIDTH_ARRAY = (64)
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000000111111111111111111111111111")
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_RNW_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[0].I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[0].I_BKEND_CS_REG> in unit <plb_address_decoder>.
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_ADDR_MATCH_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_CS_SIZE_REG0> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_CS_SIZE_REG1> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_CS_SIZE_REG2> in unit <plb_address_decoder>.
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 32
	C_BAR = "00000000000000000000000000000000"
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect> analyzed. Unit <pselect> generated.

Analyzing generic Entity <or_gate.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.3> analyzed. Unit <or_gate.3> generated.

Analyzing generic Entity <or_gate.4> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_USE_LUT_OR = true
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
Entity <or_gate.4> analyzed. Unit <or_gate.4> generated.

Analyzing generic Entity <Counter.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_NUM_BITS = 7
    Set user-defined property "INIT =  0" for instance <CARRY_OUT_I> in unit <Counter.2>.
Entity <Counter.2> analyzed. Unit <Counter.2> generated.

Analyzing generic Entity <srl_fifo2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 66
	C_XON = false
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 215: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
Entity <srl_fifo2> analyzed. Unit <srl_fifo2> generated.

Analyzing generic Entity <burst_support> in library <plb_ipif_v1_00_f> (Architecture <implementation>).
	C_MAX_DBEAT_CNT = 16
WARNING:Xst:1748 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <I_RNW_S_H_REG> in unit <burst_support>.
Entity <burst_support> analyzed. Unit <burst_support> generated.

Analyzing generic Entity <pf_counter_top> in library <proc_common_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 5
Entity <pf_counter_top> analyzed. Unit <pf_counter_top> generated.

Analyzing generic Entity <pf_counter> in library <proc_common_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 5
    Set user-defined property "INIT =  0" for instance <I_CARRY_OUT> in unit <pf_counter>.
Entity <pf_counter> analyzed. Unit <pf_counter> generated.

Analyzing Entity <pf_counter_bit> in library <proc_common_v2_00_a> (Architecture <implementation>).
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" line 190: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" line 197: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" line 203: Instantiating black box module <FDRE>.
Entity <pf_counter_bit> analyzed. Unit <pf_counter_bit> generated.

Analyzing generic Entity <inferred_lut4> in library <proc_common_v2_00_a> (Architecture <implementation>).
	INIT = "0011011011000110"
Entity <inferred_lut4> analyzed. Unit <inferred_lut4> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex.1> in library <plb_ipif_v1_00_f> (Architecture <implementation>).
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 32
	C_PLB_DWIDTH = 64
    Set user-defined property "INIT =  0" for instance <I_SNGL_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <I_CACHLN_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <I_BURST_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 497: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex.1> analyzed. Unit <addr_reg_cntr_brst_flex.1> generated.

Analyzing generic Entity <flex_addr_cntr.1> in library <plb_ipif_v1_00_f> (Architecture <implementation>).
	C_AWIDTH = 32
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[7].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[7].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[8].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[8].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[9].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[9].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[10].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[10].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[11].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[11].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[12].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[12].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[13].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[13].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[14].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[14].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[15].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[15].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[16].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[16].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[17].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[17].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[18].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[18].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[19].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[19].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[20].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[20].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[21].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[21].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[22].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[22].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[23].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[23].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[24].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[24].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[25].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[25].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[26].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[26].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[27].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[27].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[28].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[28].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[29].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[29].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[30].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[30].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[31].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[31].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT6> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE6> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT5> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE5> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT4> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE4> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT2> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE2> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT1> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE1> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT0> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE0> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FF31" for instance <I_BE_GEN_LUT0> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FF32" for instance <I_BE_GEN_LUT1> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FFC4" for instance <I_BE_GEN_LUT2> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FFC8" for instance <I_BE_GEN_LUT4> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[1].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[2].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[3].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[4].I_BE_LDMUX_4to7> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_4to7[4].I_FDRSE_BE4to7> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[5].I_BE_LDMUX_4to7> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_4to7[5].I_FDRSE_BE4to7> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[6].I_BE_LDMUX_4to7> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_4to7[6].I_FDRSE_BE4to7> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[7].I_BE_LDMUX_4to7> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_4to7[7].I_FDRSE_BE4to7> in unit <flex_addr_cntr.1>.
Entity <flex_addr_cntr.1> analyzed. Unit <flex_addr_cntr.1> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex.2> in library <plb_ipif_v1_00_f> (Architecture <implementation>).
	C_NUM_ADDR_BITS = 10
	C_PLB_DWIDTH = 64
	C_CACHLINE_ADDR_MODE = 0
    Set user-defined property "INIT =  0" for instance <I_SNGL_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <I_CACHLN_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <I_BURST_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
WARNING:Xst:753 - "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 497: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex.2> analyzed. Unit <addr_reg_cntr_brst_flex.2> generated.

Analyzing generic Entity <flex_addr_cntr.2> in library <plb_ipif_v1_00_f> (Architecture <implementation>).
	C_AWIDTH = 10
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[7].I_LUT_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[7].I_FDRE_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[8].I_LUT_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[8].I_FDRE_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[9].I_LUT_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[9].I_FDRE_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT6> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE6> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT5> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE5> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT4> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE4> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT2> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE2> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT1> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE1> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT0> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE0> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FF31" for instance <I_BE_GEN_LUT0> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FF32" for instance <I_BE_GEN_LUT1> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FFC4" for instance <I_BE_GEN_LUT2> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FFC8" for instance <I_BE_GEN_LUT4> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[1].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[2].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F022" for instance <LDMUX_FDRSE_0to3[3].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[4].I_BE_LDMUX_4to7> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_4to7[4].I_FDRSE_BE4to7> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[5].I_BE_LDMUX_4to7> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_4to7[5].I_FDRSE_BE4to7> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[6].I_BE_LDMUX_4to7> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_4to7[6].I_FDRSE_BE4to7> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_4to7[7].I_BE_LDMUX_4to7> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_4to7[7].I_FDRSE_BE4to7> in unit <flex_addr_cntr.2>.
Entity <flex_addr_cntr.2> analyzed. Unit <flex_addr_cntr.2> generated.

Analyzing generic Entity <IPIF_Steer> in library <proc_common_v2_00_a> (Architecture <IMP>).
	C_AWIDTH = 32
	C_DWIDTH = 64
	C_SMALLEST = 64
Entity <IPIF_Steer> analyzed. Unit <IPIF_Steer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <init_statemachine>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/init_statemachine.vhd".
    Found finite state machine <FSM_0> for signal <initsm_cs>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 17                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 4x2-bit ROM for signal <register_sel_cmb>.
    Found 4x1-bit ROM for signal <tpwrup_load_cmb>.
    Found 4x1-bit ROM for signal <ddr_cke_cmb<0>>.
    Found 13-bit register for signal <Register_data>.
    Found 1-bit register for signal <Refresh>.
    Found 1-bit register for signal <Tpwrup_load>.
    Found 2-bit register for signal <Register_sel>.
    Found 1-bit register for signal <Precharge>.
    Found 1-bit register for signal <Load_mr>.
    Found 1-bit register for signal <DDR_CKE<0>>.
    Found 1-bit register for signal <Init_done>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 ROM(s).
	inferred  21 D-type flip-flop(s).
Unit <init_statemachine> synthesized.


Synthesizing Unit <ipic_if>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ipic_if.vhd".
WARNING:Xst:647 - Input <ECC_chk_bits_rd_in> is never used.
WARNING:Xst:1305 - Output <ECC_chk_bits_wr_out> is never assigned. Tied to value 00000000000000.
WARNING:Xst:647 - Input <ECC_chk_bits_wr_in> is never used.
WARNING:Xst:647 - Input <Bus2IP_Addr<0:4>> is never used.
WARNING:Xst:647 - Input <Bus2IP_Addr<29:31>> is never used.
WARNING:Xst:1305 - Output <ECC_chk_bits_rd_out> is never assigned. Tied to value 00000000000000.
    Register <ip2bus_retry_i> equivalent to <IP2Bus_Busy> has been removed
    Found 1-bit register for signal <IP2Bus_ToutSup>.
    Found 1-bit register for signal <IP2Bus_Busy>.
    Found 1-bit xor2 for signal <$xor0001> created at line 452.
    Found 1-bit xor2 for signal <$xor0002> created at line 451.
    Found 1-bit register for signal <last_bank_lsb>.
    Found 1-bit register for signal <last_row_lsb>.
    Found 1-bit register for signal <pend_rdreq_i>.
    Found 1-bit register for signal <pend_wrreq_i>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <ipic_if> synthesized.


Synthesizing Unit <or_gate_1>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_1> synthesized.


Synthesizing Unit <or_gate_2>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_2> synthesized.


Synthesizing Unit <IPIF_Steer>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr> is never used.
WARNING:Xst:647 - Input <Decode_size> is never used.
Unit <IPIF_Steer> synthesized.


Synthesizing Unit <or_gate_3>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_3> synthesized.


Synthesizing Unit <or_gate_4>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_4> synthesized.


Synthesizing Unit <inferred_lut4>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd".
    Found 16x1-bit ROM for signal <$rom0000> created at line 89.
    Summary:
	inferred   1 ROM(s).
Unit <inferred_lut4> synthesized.


Synthesizing Unit <clock_gen>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/clock_gen.vhd".
Unit <clock_gen> synthesized.


Synthesizing Unit <command_statemachine>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/command_statemachine.vhd".
WARNING:Xst:1305 - Output <DQS_ECC_setrst> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DQS_ECC_rst> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DQ_ECC_oe_cmb> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DQS_ECC_oe> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <dqs_ecc_setrst_reg_d1> is never used or assigned.
WARNING:Xst:646 - Signal <dq_ecc_oe_cmb_i> is assigned but never used.
WARNING:Xst:646 - Signal <dqs_ecc_rst_cmb> is assigned but never used.
WARNING:Xst:646 - Signal <csn_cmd_reg<0>> is assigned but never used.
WARNING:Xst:1780 - Signal <dqs_ecc_oe_reg_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <dqs_ecc_oe_reg> is never used or assigned.
WARNING:Xst:646 - Signal <dqs_ecc_oe_cmb> is assigned but never used.
WARNING:Xst:1780 - Signal <dqs_ecc_setrst_reg> is never used or assigned.
WARNING:Xst:646 - Signal <dqs_ecc_setrst_cmb> is assigned but never used.
WARNING:Xst:1780 - Signal <dqs_ecc_rst_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <dqs_ecc_rst_reg_d1> is never used or assigned.
    Found finite state machine <FSM_1> for signal <cmdsm_cs>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 59                                             |
    | Inputs             | 20                                             |
    | Outputs            | 14                                             |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 4x1-bit ROM for signal <$mux0029> created at line 1065.
    Found 4x1-bit ROM for signal <Trefi_load>.
    Found 4x1-bit ROM for signal <reset_pendwrreq_cmb>.
    Found 4x10-bit ROM for signal <$mux0111> created at line 1465.
    Found 1-bit register for signal <Read_dqs_ce>.
    Found 1-bit register for signal <Cmd_done>.
    Found 1-bit register for signal <Read_data_done_rst>.
    Found 1-bit register for signal <pend_read_reg>.
    Found 1-bit register for signal <pend_write_reg>.
    Found 1-bit register for signal <read_pause_i>.
    Found 1-bit register for signal <read_state>.
    Found 1-bit 4-to-1 multiplexer for signal <reset_pendrdreq_cmb>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 ROM(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <command_statemachine> synthesized.


Synthesizing Unit <io_registers>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/io_registers.vhd".
WARNING:Xst:647 - Input <Write_data_ecc_en> is never used.
WARNING:Xst:1305 - Output <DDR_DM_ECC> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Wr_up_lo_data_sel> is never used.
WARNING:Xst:647 - Input <DDR_DQS_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_o> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_t> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DQS_ECC_setrst> is never used.
WARNING:Xst:647 - Input <Write_data_ecc_mask> is never used.
WARNING:Xst:647 - Input <DQS_ECC_rst> is never used.
WARNING:Xst:647 - Input <DQ_ECC_oe_cmb> is never used.
WARNING:Xst:647 - Input <Write_dqs_ecc_en> is never used.
WARNING:Xst:1305 - Output <DDR_Read_DQS_ECC> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_ReadData_ECC> is never assigned. Tied to value 00000000000000.
WARNING:Xst:647 - Input <DDR_DQ_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_o> is never assigned. Tied to value 0000000.
WARNING:Xst:647 - Input <DQS_ECC_oe> is never used.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_t> is never assigned. Tied to value 0000000.
WARNING:Xst:647 - Input <Write_data_ecc> is never used.
WARNING:Xst:646 - Signal <write_data_i<64:127>> is assigned but never used.
Unit <io_registers> synthesized.


Synthesizing Unit <read_data_path>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/read_data_path.vhd".
WARNING:Xst:647 - Input <Rd_addrack> is never used.
WARNING:Xst:647 - Input <DDR_ReadData<64:127>> is never used.
WARNING:Xst:647 - Input <DDR_ReadData_ECC> is never used.
WARNING:Xst:1305 - Output <ECC_chk_bits_rd> is never assigned. Tied to value 00000000000000.
WARNING:Xst:647 - Input <DDR_ReadDQS_ECC> is never used.
WARNING:Xst:1780 - Signal <fifo_wren_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_empty_ecc> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_wren_i> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_empty_i> is never used or assigned.
WARNING:Xst:1780 - Signal <ddr_readdata_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <read_data_i<64:127>> is never used or assigned.
    Found 1-bit register for signal <fifo_rst>.
    Found 8-bit register for signal <fifo_wren_gate>.
    Found 1-bit register for signal <rdack_i>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <read_data_path> synthesized.


Synthesizing Unit <ld_arith_reg_1>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
    Found 1-bit xor2 for signal <$xor0000>.
Unit <ld_arith_reg_1> synthesized.


Synthesizing Unit <ld_arith_reg_2>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
    Found 1-bit xor2 for signal <$xor0000>.
Unit <ld_arith_reg_2> synthesized.


Synthesizing Unit <ld_arith_reg_3>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
Unit <ld_arith_reg_3> synthesized.


Synthesizing Unit <ld_arith_reg_4>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
Unit <ld_arith_reg_4> synthesized.


Synthesizing Unit <counter_bit>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd".
Unit <counter_bit> synthesized.


Synthesizing Unit <srl_fifo2>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd".
WARNING:Xst:646 - Signal <addr_cy<4>> is assigned but never used.
    Found 1-bit xor2 for signal <$xor0005> created at line 230.
    Found 1-bit xor2 for signal <$xor0006> created at line 230.
    Found 1-bit xor2 for signal <$xor0007> created at line 230.
    Found 1-bit xor2 for signal <$xor0008> created at line 230.
Unit <srl_fifo2> synthesized.


Synthesizing Unit <pselect>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<5:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<2>> is never used or assigned.
Unit <pselect> synthesized.


Synthesizing Unit <pf_counter_bit>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd".
Unit <pf_counter_bit> synthesized.


Synthesizing Unit <flex_addr_cntr_1>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used.
WARNING:Xst:1780 - Signal <x8x4> is never used or assigned.
Unit <flex_addr_cntr_1> synthesized.


Synthesizing Unit <flex_addr_cntr_2>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used.
WARNING:Xst:1780 - Signal <x8x4> is never used or assigned.
Unit <flex_addr_cntr_2> synthesized.


Synthesizing Unit <counters>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/counters.vhd".
WARNING:Xst:647 - Input <Tcmd_cnt_en> is never used.
WARNING:Xst:647 - Input <Tcaslat_cnt_en> is never used.
WARNING:Xst:647 - Input <Tbrst_cnt_en> is never used.
WARNING:Xst:1780 - Signal <caslat_cnt> is never used or assigned.
WARNING:Xst:646 - Signal <brst_cnt<0>> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_cnt<0>> is assigned but never used.
    Found 1-bit register for signal <Trefi_pwrup_end>.
    Found 1-bit register for signal <Trc_end>.
    Found 1-bit register for signal <Tras_end>.
    Found 1-bit register for signal <Tcaslat_end>.
    Found 1-bit register for signal <Twr_end>.
    Found 1-bit register for signal <Tcmd_end>.
    Found 1-bit register for signal <GPcnt_end>.
    Found 1-bit register for signal <Trrd_end>.
    Found 1-bit 4-to-1 multiplexer for signal <$mux0004>.
    Found 1-bit register for signal <ddr_brst_end_i>.
    Found 1-bit register for signal <tcaslat_minus1_i>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counters> synthesized.


Synthesizing Unit <Counter_1>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <Counter_1> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:646 - Signal <Addr_Out_S_H> is assigned but never used.
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <Counter_2>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd".
Unit <Counter_2> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex_1>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:1780 - Signal <Addr_Cnt_Size_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <Address_out_i> is never used or assigned.
WARNING:Xst:646 - Signal <s_h_size<0:1>> is assigned but never used.
WARNING:Xst:1780 - Signal <BE_out_i> is never used or assigned.
Unit <addr_reg_cntr_brst_flex_1> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex_2>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:1780 - Signal <Addr_Cnt_Size_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <Address_out_i> is never used or assigned.
WARNING:Xst:646 - Signal <s_h_size<0:1>> is assigned but never used.
WARNING:Xst:1780 - Signal <BE_out_i> is never used or assigned.
Unit <addr_reg_cntr_brst_flex_2> synthesized.


Synthesizing Unit <pf_counter>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <pf_counter> synthesized.


Synthesizing Unit <data_statemachine>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/data_statemachine.vhd".
WARNING:Xst:1305 - Output <Write_data_ecc_en> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ECC_chk_bits_wr> is never used.
WARNING:Xst:1305 - Output <Write_data_ecc_mask> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <Write_dqs_ecc_en> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Write_data_ecc> is never assigned. Tied to value 00000000000000.
WARNING:Xst:1780 - Signal <ipic_wrdata_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <ipic_be_16_d> is never used or assigned.
WARNING:Xst:1780 - Signal <wr_up_lo_data_sel_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <ipic_be_16> is never used or assigned.
WARNING:Xst:1780 - Signal <ipic_wrdata_16> is never used or assigned.
WARNING:Xst:1780 - Signal <ipic_be_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <ipic_wrdata_16_d> is never used or assigned.
WARNING:Xst:1780 - Signal <wr_up_lo_data_sel_i> is never used or assigned.
    Found finite state machine <FSM_2> for signal <datasm_cs>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 24                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Read_data_en>.
    Found 1-bit 4-to-1 multiplexer for signal <Twr_load>.
    Found 1-bit xor2 for signal <read_cntr_ce>.
    Found 1-bit register for signal <read_data_done_reg>.
    Found 1-bit register for signal <write_data_en_i>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <data_statemachine> synthesized.


Synthesizing Unit <pf_counter_top>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_counter_top> synthesized.


Synthesizing Unit <ddr_controller>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v3_00_a/hdl/vhdl/ddr_controller.vhd".
WARNING:Xst:647 - Input <ECC_chk_bits_wr> is never used.
WARNING:Xst:1305 - Output <DDR_DM_ECC> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DDR_DQS_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_o> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_t> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DDR_DQ_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_o> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_t> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <ECC_chk_bits_rd> is never assigned. Tied to value 00000000000000.
WARNING:Xst:646 - Signal <data_fifo_rden> is assigned but never used.
Unit <ddr_controller> synthesized.


Synthesizing Unit <burst_support>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/burst_support.vhd".
WARNING:Xst:647 - Input <Req_Active> is never used.
    Found 1-bit register for signal <cntl_done_reg>.
    Found 1-bit register for signal <resp_done_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <burst_support> synthesized.


Synthesizing Unit <plb_slave_attachment_indet>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd".
WARNING:Xst:647 - Input <MA2SA_Num> is never used.
WARNING:Xst:647 - Input <MUX2SA_BTerm> is never used.
WARNING:Xst:647 - Input <MA2SA_XferAck> is never used.
WARNING:Xst:647 - Input <MUX2SA_Retry> is never used.
WARNING:Xst:647 - Input <MA2SA_Rd> is never used.
WARNING:Xst:647 - Input <MA2SA_Select> is never used.
WARNING:Xst:1780 - Signal <wrreq_out> is never used or assigned.
WARNING:Xst:646 - Signal <plb_ordered_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_compress_reg> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_full> is assigned but never used.
WARNING:Xst:646 - Signal <plb_guarded_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_buslock_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_wrdbus_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <clear_sl_wr_busy_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <Response_ack_dly1> is never used or assigned.
WARNING:Xst:1780 - Signal <sl_wrdack_i_dly1> is never used or assigned.
WARNING:Xst:646 - Signal <sig_rd_data_ack> is assigned but never used.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <wr_buf_rden> is never used or assigned.
WARNING:Xst:646 - Signal <CS_Early_i<0>> is assigned but never used.
WARNING:Xst:646 - Signal <plb_reqpri_reg> is assigned but never used.
WARNING:Xst:646 - Signal <last_read_data> is assigned but never used.
WARNING:Xst:646 - Signal <plb_lockerr_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <addr_cntr_clken_i> is never used or assigned.
WARNING:Xst:646 - Signal <wr_buf_rden_ns> is assigned but never used.
WARNING:Xst:646 - Signal <plb_savalid_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_msize_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_wrburst_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_pendreq_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_ns> is never used or assigned.
WARNING:Xst:646 - Signal <plb_wrprim_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_rdprim_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_pendpri_reg> is assigned but never used.
    Register <sl_wrdack_i> equivalent to <wr_buf_wren> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
INFO:Xst:1799 - State pbrd_single_init is never reached in FSM <plb_read_cntl_state>.
INFO:Xst:1799 - State pbrd_burst_init is never reached in FSM <plb_read_cntl_state>.
INFO:Xst:1799 - State pbrd_burst_indet_done is never reached in FSM <plb_read_cntl_state>.
INFO:Xst:1799 - State pbwr_init is never reached in FSM <plb_write_cntl_state>.
INFO:Xst:1799 - State iwr_single2 is never reached in FSM <ipif_wr_cntl_state>.
    Found finite state machine <FSM_3> for signal <plb_read_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbrd_idle                                      |
    | Power Up State     | pbrd_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <plb_write_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbwr_idle                                      |
    | Power Up State     | pbwr_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <addr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | validate_req                                   |
    | Power Up State     | validate_req                                   |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <ipif_wr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | iwr_idle                                       |
    | Power Up State     | iwr_idle                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 4x1-bit ROM for signal <line_count_done>.
    Found 4x2-bit ROM for signal <$rom0000>.
    Found 4x1-bit ROM for signal <$mux0141> created at line 1285.
    Found 4-bit comparator lessequal for signal <$cmp_le0000> created at line 3380.
    Found 5-bit comparator less for signal <$cmp_lt0000> created at line 2948.
    Found 1-bit 8-to-1 multiplexer for signal <$mux0138>.
    Found 1-bit 8-to-1 multiplexer for signal <$mux0139>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 1-bit register for signal <burst_transfer_reg>.
    Found 64-bit register for signal <Bus2IP_Data_i>.
    Found 1-bit register for signal <Bus2IP_masterID_i<0>>.
    Found 1-bit register for signal <Bus2IP_RdBurst_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_size_i>.
    Found 3-bit register for signal <bus2ip_type_i>.
    Found 1-bit register for signal <Bus2IP_WrBurst_i>.
    Found 1-bit register for signal <cacheln_burst_reg>.
    Found 1-bit register for signal <clear_sl_rd_busy>.
    Found 4-bit down counter for signal <data_cycle_count>.
    Found 1-bit register for signal <extend_wr_busy>.
    Found 1-bit register for signal <indeterminate_burst_reg>.
    Found 1-bit register for signal <last_wr_data>.
    Found 1-bit register for signal <line_done_dly1>.
    Found 1-bit register for signal <master_id<0>>.
    Found 1-bit register for signal <plb_abort_reg>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 8-bit register for signal <plb_be_reg>.
    Found 1-bit register for signal <plb_masterid_reg<0>>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rdburst_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 1-bit register for signal <rd_burst_done>.
    Found 1-bit register for signal <rd_data_ack>.
    Found 1-bit register for signal <rd_dphase_active>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sig_inhib_Addr_cntr_ld>.
    Found 1-bit register for signal <single_transfer_reg>.
    Found 1-bit register for signal <sl_busy>.
    Found 2-bit register for signal <sl_mbusy_i>.
    Found 2-bit register for signal <sl_merr_i>.
    Found 1-bit register for signal <sl_rdbterm_i>.
    Found 1-bit register for signal <sl_rdcomp_i>.
    Found 64-bit register for signal <sl_rddbus_i>.
    Found 4-bit register for signal <sl_rdwdaddr_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wait_i>.
    Found 1-bit register for signal <sl_wrbterm_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Found 1-bit 4-to-1 multiplexer for signal <wr_buf_done_in>.
    Found 1-bit register for signal <wr_buf_wren>.
    Found 1-bit register for signal <wr_dphase_active>.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   3 ROM(s).
	inferred   1 Counter(s).
	inferred 223 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <plb_slave_attachment_indet> synthesized.


Synthesizing Unit <plb_ipif>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd".
WARNING:Xst:647 - Input <IP2DMA_RxLength_Empty> is never used.
WARNING:Xst:647 - Input <IP2Bus_DMA_Req> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used.
WARNING:Xst:647 - Input <PLB_MWrBTerm> is never used.
WARNING:Xst:647 - Input <PLB_MWrDAck> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstWrReq> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBusLock> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used.
WARNING:Xst:647 - Input <IP2DMA_RxStatus_Empty> is never used.
WARNING:Xst:647 - Input <PLB_MRdWdAddr> is never used.
WARNING:Xst:647 - Input <IP2Bus_PostedWrInh> is never used.
WARNING:Xst:647 - Input <IP2IP_Addr> is never used.
WARNING:Xst:647 - Input <PLB_MBusy> is never used.
WARNING:Xst:647 - Input <PLB_MRdDBus> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBurst> is never used.
WARNING:Xst:647 - Input <PLB_MSSize> is never used.
WARNING:Xst:647 - Input <IP2DMA_TxLength_Full> is never used.
WARNING:Xst:647 - Input <PLB_MAddrAck> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBE> is never used.
WARNING:Xst:647 - Input <PLB_MRdBTerm> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used.
WARNING:Xst:647 - Input <IP2DMA_TxStatus_Empty> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used.
WARNING:Xst:647 - Input <PLB_MRearbitrate> is never used.
WARNING:Xst:647 - Input <PLB_MRdDAck> is never used.
WARNING:Xst:647 - Input <PLB_MErr> is never used.
WARNING:Xst:647 - Input <IP2Bus_Addr> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstRdReq> is never used.
WARNING:Xst:646 - Signal <WFIFO2DMA_Vacancy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstWrReq> is assigned but never used.
WARNING:Xst:646 - Signal <SA2MA_WrAck> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_WrAck> is never used or assigned.
WARNING:Xst:646 - Signal <SA2MA_RdRdy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstBE> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_size_i> is assigned but never used.
WARNING:Xst:646 - Signal <WFIFO2DMA_Full> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_masterID_i<0>> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_WrAck> is never used or assigned.
WARNING:Xst:646 - Signal <DMA2Intr_Intr> is assigned but never used.
WARNING:Xst:646 - Signal <IPIF_Reg_Interrupts> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstBurst> is assigned but never used.
WARNING:Xst:646 - Signal <SA2MA_ErrAck> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_Error> is never used or assigned.
WARNING:Xst:646 - Signal <IP2Bus_AddrSel_i> is assigned but never used.
WARNING:Xst:1780 - Signal <IRPT2Bus_Data> is never used or assigned.
WARNING:Xst:646 - Signal <SA2MA_Retry> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_ToutSup> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA_SG_Retry> is never used or assigned.
WARNING:Xst:646 - Signal <RFIFO2DMA_Empty> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_Error> is never used or assigned.
WARNING:Xst:646 - Signal <DMA_MstBusLock> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_Retry> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA2Bus_Data> is never used or assigned.
WARNING:Xst:646 - Signal <Bus2IP_SSize_i> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_AlmostEmpty> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_type_i> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2IP_Addr> is assigned but never used.
WARNING:Xst:646 - Signal <Bus_MnGrant> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_Occupancy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Bus_Addr> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstRdReq> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_Freeze_i> is assigned but never used.
WARNING:Xst:1780 - Signal <Bus2IP_BE_sa> is never used or assigned.
WARNING:Xst:1780 - Signal <WFIFO2DMA_AlmostFull> is never used or assigned.
WARNING:Xst:1780 - Signal <Intr2Bus_ToutSup> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA_SG_RdAck> is never used or assigned.
WARNING:Xst:646 - Signal <IPIF_Lvl_Interrupts> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_RdAck> is never used or assigned.
Unit <plb_ipif> synthesized.


Synthesizing Unit <plb_ddr>.
    Related source file is "/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/hdl/vhdl/plb_ddr.vhd".
WARNING:Xst:1305 - Output <DDR_DM_ECC> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DDR_DQS_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_o> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_t> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <IP2INTC_Irpt> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DDR_DQ_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_o> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_t> is never assigned. Tied to value 0000000.
WARNING:Xst:646 - Signal <bus2ip_rnw> is assigned but never used.
Unit <plb_ddr> synthesized.


Synthesizing Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper>.
    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper.vhd".
Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> synthesized.

Release 8.2.02i - edk_generatecore $Revision: 1.1.2.1.4.14.4.2 $
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
Warning: EDIF Netlist being generated
Generated unit
<ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper_async_fifo_v4_0>.

End of process call...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 19
 16x1-bit ROM                                          : 10
 4x1-bit ROM                                           : 7
 4x2-bit ROM                                           : 2
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 92
 1-bit register                                        : 81
 13-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 2
 32-bit register                                       : 1
 4-bit register                                        : 3
 64-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 2
 4-bit comparator lessequal                            : 1
 5-bit comparator less                                 : 1
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 2
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state> on signal <ipif_wr_cntl_state[1:3]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 iwr_idle         | 000
 iwr_init         | 001
 iwr_burst_indet1 | 010
 iwr_burst_indet2 | 101
 iwr_burst_fixed1 | 011
 iwr_single1      | 100
 iwr_single2      | unreached
------------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state> on signal <addr_cntl_state[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 validate_req | 00
 rearbitrate  | 01
 gen_wait     | 11
 gen_addrack  | 10
--------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_write_cntl_state> on signal <plb_write_cntl_state[1:4]> with speed1 encoding.
------------------------------
 State            | Encoding
------------------------------
 pbwr_idle        | 1000
 pbwr_init        | unreached
 pbwr_burst_fixed | 0010
 pbwr_burst_indet | 0100
 pbwrite_flush    | 0001
------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state> on signal <plb_read_cntl_state[1:3]> with sequential encoding.
-----------------------------------
 State                 | Encoding
-----------------------------------
 pbrd_idle             | 000
 pbrd_single_init      | unreached
 pbrd_single           | 011
 pbrd_burst_init       | unreached
 pbrd_burst_fixed      | 010
 pbrd_burst_indet      | 001
 pbrd_burst_indet_done | unreached
 pbread_flush          | 100
-----------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/datasm_cs> on signal <datasm_cs[1:7]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 0000001
 wait_caslat | 0000010
 wr_data     | 0000100
 wait_twr    | 0100000
 rd_data     | 0010000
 wait_rdack  | 1000000
 done        | 0001000
-------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs> on signal <cmdsm_cs[1:10]> with one-hot encoding.
-----------------------------
 State         | Encoding
-----------------------------
 idle          | 0000000001
 load_mr_cmd   | 0000001000
 refresh_cmd   | 0000000010
 act_cmd       | 0000000100
 read_cmd      | 0001000000
 write_cmd     | 0000100000
 wait_twr      | 0100000000
 wait_tras     | 0010000000
 precharge_cmd | 0000010000
 wait_trrd     | 1000000000
-----------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/INITSM_I/initsm_cs> on signal <initsm_cs[1:4]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 reset      | 0000
 precharge1 | 0001
 enable_dll | 0011
 reset_dll  | 0010
 precharge2 | 0110
 refresh1   | 0111
 refresh2   | 0101
 set_op     | 0100
 done       | 1100
------------------------
Loading device for application Rf_Device from file '2vp30.nph' in environment /opt/Xilinx.
Executing edif2ngd -noa "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper_async_fifo_v4_0.edn" "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper_async_fifo_v4_0.ngo"
Release 8.2.02i - edif2ngd I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 8.2.02i edif2ngd I.34
INFO:NgdBuild - Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
Writing module to
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/ddr_128mb_16mx64_rank
1_row13_col9_cl2_5_wrapper_async_fifo_v4_0.ngo"...
Loading core <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I>.
Loading core <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I>.
Loading core <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I>.
Loading core <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I>.
Loading core <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I>.
Loading core <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I>.
Loading core <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I>.
Loading core <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I>.
INFO:Xst:1647 - Data output of ROM <Mrom_tpwrup_load_cmb> is tied to register <Tpwrup_load>.
INFO:Xst:2506 - In order to maximize performance and save block RAM resources, this small ROM will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:1647 - Data output of ROM <Mrom_register_sel_cmb> is tied to register <Register_sel>.
INFO:Xst:2506 - In order to maximize performance and save block RAM resources, this small ROM will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:1647 - Data output of ROM <Mrom_ddr_cke_cmb<0>> is tied to register <DDR_CKE_0>.
INFO:Xst:2506 - In order to maximize performance and save block RAM resources, this small ROM will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 7
# ROMs                                                 : 19
 16x1-bit ROM                                          : 10
 4x1-bit ROM                                           : 7
 4x2-bit ROM                                           : 2
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 786
 Flip-Flops                                            : 786
# Comparators                                          : 2
 4-bit comparator lessequal                            : 1
 5-bit comparator less                                 : 1
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 2
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <Register_data_11> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_10> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_9> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_8> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_6> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_5> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_3> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_2> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_1> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_0> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1710 - FF/Latch  <sl_rdwdaddr_i_3> (without init value) has a constant value of 0 in block <plb_slave_attachment_indet>.
INFO:Xst:2261 - The FF/Latch <Register_data_12> in Unit <init_statemachine> is equivalent to the following FF/Latch, which will be removed : <Register_data_7> 
INFO:Xst:2261 - The FF/Latch <master_id_0> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <Bus2IP_masterID_i_0> 
INFO:Xst:2261 - The FF/Latch <clear_sl_rd_busy> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <sl_rdcomp_i> 
WARNING:Xst:1710 - FF/Latch  <Register_sel_0> (without init value) has a constant value of 0 in block <init_statemachine>.

Optimizing unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> ...

Optimizing unit <addr_reg_cntr_brst_flex_1> ...

Optimizing unit <ld_arith_reg_4> ...

Optimizing unit <srl_fifo2> ...

Optimizing unit <data_statemachine> ...

Optimizing unit <flex_addr_cntr_1> ...

Optimizing unit <flex_addr_cntr_2> ...

Optimizing unit <counters> ...

Optimizing unit <init_statemachine> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <addr_reg_cntr_brst_flex_2> ...

Optimizing unit <plb_slave_attachment_indet> ...
INFO:Xst:2261 - The FF/Latch <plb_read_cntl_state_FFd1> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <clear_sl_rd_busy> 
INFO:Xst:2261 - The FF/Latch <plb_read_cntl_state_FFd1> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <clear_sl_rd_busy> 
INFO:Xst:2261 - The FF/Latch <plb_read_cntl_state_FFd1> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <clear_sl_rd_busy> 
INFO:Xst:2261 - The FF/Latch <plb_read_cntl_state_FFd1> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <clear_sl_rd_busy> 

Optimizing unit <command_statemachine> ...

Optimizing unit <io_registers> ...

Optimizing unit <read_data_path> ...

Optimizing unit <ld_arith_reg_1> ...

Optimizing unit <burst_support> ...

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/wr_dphase_active> is unconnected in block <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper>.
WARNING:Xst:1291 - FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_3> is unconnected in block <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper>.
WARNING:Xst:1291 - FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_2> is unconnected in block <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper>.
WARNING:Xst:1291 - FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_1> is unconnected in block <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper>.
WARNING:Xst:1291 - FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_0> is unconnected in block <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper>.
WARNING:Xst:1291 - FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i> is unconnected in block <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper>.
WARNING:Xst:1291 - FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_2> is unconnected in block <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper>.
WARNING:Xst:1291 - FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_1> is unconnected in block <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper>.
WARNING:Xst:1291 - FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_0> is unconnected in block <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper>.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/INITSM_I/Register_data_4> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> is equivalent to the following FF/Latch, which will be removed : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/INITSM_I/Tpwrup_load> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> is equivalent to the following 7 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> is equivalent to the following 7 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> is equivalent to the following 7 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> is equivalent to the following 8 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> 
FlipFlop ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end has been replicated 3 time(s)
FlipFlop ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 has been replicated 2 time(s)
FlipFlop ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy has been replicated 1 time(s)
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.

Final Macro Processing ...

Processing Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> :
INFO:Xst:2387 - HDL ADVISOR - A 2-bit shift register was found for signal <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Tcaslat_end> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 795
 Flip-Flops                                            : 795

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 501

Cell Usage :
# BELS                             : 1392
#      GND                         : 9
#      INV                         : 17
#      LUT2                        : 66
#      LUT2_D                      : 8
#      LUT2_L                      : 3
#      LUT3                        : 113
#      LUT3_D                      : 10
#      LUT3_L                      : 5
#      LUT4                        : 625
#      LUT4_D                      : 30
#      LUT4_L                      : 29
#      MULT_AND                    : 28
#      MUXCY                       : 180
#      MUXCY_D                     : 16
#      MUXCY_L                     : 47
#      MUXF5                       : 22
#      VCC                         : 9
#      XORCY                       : 175
# FlipFlops/Latches                : 1203
#      FDC                         : 2
#      FDCE                        : 304
#      FDDRRSE                     : 24
#      FDE                         : 128
#      FDPE                        : 88
#      FDR                         : 181
#      FDR_1                       : 24
#      FDRE                        : 275
#      FDRS                        : 25
#      FDRS_1                      : 1
#      FDRSE                       : 25
#      FDS                         : 84
#      FDS_1                       : 33
#      FDSE                        : 9
# RAMS                             : 64
#      RAM16X1D                    : 64
# Shift Registers                  : 66
#      SRL16E                      : 66
=========================================================================
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     954  out of  13696     6%  
 Number of Slice Flip Flops:           888  out of  27392     3%  
 Number of 4 input LUTs:              1100  out of  27392     4%  
    Number used as logic:              906
    Number used as Shift registers:     66
    Number used as RAMs:               128
 Number of IOs:                        501
 Number of bonded IOBs:                  0  out of    556     0%  
    IOB Flip Flops:                    315


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                | Clock buffer(FF name)                                                                                                                                | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
PLB_Clk                                                                                                                                     | NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU86) | 883   |
Clk90_in                                                                                                                                    | NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQS_REG_I)       | 56    |
Clk90_in_n                                                                                                                                  | NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQS_REG_I)       | 16    |
DDR_Clk90_in                                                                                                                                | NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU29) | 314   |
DDR_Clk90_in_n                                                                                                                              | NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[27].RDDATA_LOREG)      | 64    |
PLB_Clk_n                                                                                                                                   | NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DM_REG_I)        | 8     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU133)| 2     |
--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                               | Buffer(FF name)                                                                                                                                      | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst:Q)                                                                                         | NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU86) | 240   |
PLB_Rst                                                                                                                                                                                                                                                                                      | NONE                                                                                                                                                 | 130   |
DDR_DQ_ECC_t<6>(XST_GND:G)                                                                                                                                                                                                                                                                   | NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[1].RDDQS_REG)           | 8     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU133)| 2     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 5.751ns (Maximum Frequency: 173.896MHz)
   Minimum input arrival time before clock: 3.701ns
   Maximum output required time after clock: 1.194ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLB_Clk'
  Clock period: 5.751ns (frequency: 173.896MHz)
  Total number of paths / destination ports: 34628 / 1854
-------------------------------------------------------------------------
Delay:               5.751ns (Levels of Logic = 6)
  Source:            ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_BKEND_CS_REG (FF)
  Destination:       ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_WRREQ_FDRSE (FF)
  Source Clock:      PLB_Clk rising
  Destination Clock: PLB_Clk rising

  Data Path: ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_BKEND_CS_REG to ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_WRREQ_FDRSE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            35   0.370   0.694  ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_BKEND_CS_REG (ddr_128mb_16mx64_rank1_row13_col9_cl2_5/bus2ip_cs)
     LUT4_D:I2->O          5   0.275   0.446  ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd5-In21 (ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/N27)
     LUT3_D:I2->O          5   0.275   0.466  ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/_and00011 (ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/_and0001)
     LUT4:I3->O            5   0.275   0.446  ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/Rd_AddrAck (ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ip2bus_rdaddrack)
     LUT3:I2->O            6   0.275   0.463  ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/Control_Ack1 (ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Control_Ack_i)
     LUT3:I2->O            1   0.275   0.350  ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/clr_bus2ip_wrreq22_SW0 (N1588)
     LUT4:I2->O            1   0.275   0.331  ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/clr_bus2ip_wrreq46 (ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/clr_bus2ip_wrreq)
     FDRSE:R                   0.536          ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_WRREQ_FDRSE
    ----------------------------------------
    Total                      5.751ns (2.556ns logic, 3.195ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk90_in'
  Clock period: 2.475ns (frequency: 404.040MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.237ns (Levels of Logic = 0)
  Source:            ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].GEN_CRS_CLK.DQS_RST_D1_I (FF)
  Destination:       ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQS_REG_I (FF)
  Source Clock:      Clk90_in falling
  Destination Clock: Clk90_in rising

  Data Path: ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].GEN_CRS_CLK.DQS_RST_D1_I to ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQS_REG_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            1   0.370   0.331  ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].GEN_CRS_CLK.DQS_RST_D1_I (ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/dqs_rst<0>)
     FDDRRSE:R                 0.536          ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQS_REG_I
    ----------------------------------------
    Total                      1.237ns (0.906ns logic, 0.331ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR_Clk90_in'
  Clock period: 2.916ns (frequency: 342.883MHz)
  Total number of paths / destination ports: 1512 / 744
-------------------------------------------------------------------------
Delay:               2.916ns (Levels of Logic = 6)
  Source:            ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU197 (FF)
  Destination:       ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU252 (FF)
  Source Clock:      DDR_Clk90_in rising
  Destination Clock: DDR_Clk90_in rising

  Data Path: ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU197 to ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU252
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  BU197 (N500)
     LUT4:I0->O            1   0.275   0.000  BU238 (N1485)
     MUXCY:S->O            1   0.334   0.000  BU239 (N1489)
     MUXCY:CI->O           1   0.036   0.000  BU242 (N1488)
     MUXCY:CI->O           1   0.036   0.000  BU245 (N1487)
     MUXCY_D:CI->LO        0   0.416   0.000  BU248 (N1486)
     XORCY:CI->O           1   0.708   0.000  BU251 (N1492)
     FDPE:D                    0.208          BU252
    ----------------------------------------
    Total                      2.916ns (2.383ns logic, 0.533ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLB_Clk'
  Total number of paths / destination ports: 959 / 760
-------------------------------------------------------------------------
Offset:              3.701ns (Levels of Logic = 5)
  Source:            PLB_abort (PAD)
  Destination:       ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_0 (FF)
  Destination Clock: PLB_Clk rising

  Data Path: PLB_abort to ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3_D:I0->LO         1   0.275   0.138  ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sig_cmd_abort1 (N1773)
     LUT4:I3->O            7   0.275   0.483  ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_ns41 (ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/N511)
     LUT3:I2->O            2   0.275   0.476  ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_ns52 (ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_ns_map303)
     LUT4:I1->O            2   0.275   0.416  ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_ns62 (ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_ns)
     LUT4:I3->O            4   0.275   0.413  ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/_not0004 (ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/_not0004)
     FDRE:CE                   0.263          ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_0
    ----------------------------------------
    Total                      3.701ns (1.774ns logic, 1.927ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_Clk90_in'
  Total number of paths / destination ports: 72 / 72
-------------------------------------------------------------------------
Offset:              0.208ns (Levels of Logic = 0)
  Source:            DDR_DQ_i<0> (PAD)
  Destination:       ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_HIREG (FF)
  Destination Clock: DDR_Clk90_in rising

  Data Path: DDR_DQ_i<0> to ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_HIREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:D                    0.208          ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_HIREG
    ----------------------------------------
    Total                      0.208ns (0.208ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_Clk90_in_n'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.208ns (Levels of Logic = 0)
  Source:            DDR_DQ_i<0> (PAD)
  Destination:       ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_LOREG (FF)
  Destination Clock: DDR_Clk90_in_n rising

  Data Path: DDR_DQ_i<0> to ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:D                    0.208          ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_LOREG
    ----------------------------------------
    Total                      0.208ns (0.208ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLB_Clk'
  Total number of paths / destination ports: 238 / 237
-------------------------------------------------------------------------
Offset:              1.194ns (Levels of Logic = 1)
  Source:            ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/rd_data_ack (FF)
  Destination:       Sl_rdDAck (PAD)
  Source Clock:      PLB_Clk rising

  Data Path: ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/rd_data_ack to Sl_rdDAck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.370   0.549  ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/rd_data_ack (ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/rd_data_ack)
     LUT2:I0->O            2   0.275   0.000  ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddack_i1 (Sl_rdDAck)
    ----------------------------------------
    Total                      1.194ns (0.645ns logic, 0.549ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk90_in'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              0.370ns (Levels of Logic = 0)
  Source:            ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I (FF)
  Destination:       DDR_Clkn<0> (PAD)
  Source Clock:      Clk90_in rising

  Data Path: ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I to DDR_Clkn<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDDRRSE:C0->Q         0   0.370   0.000  ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I (DDR_Clkn<0>)
    ----------------------------------------
    Total                      0.370ns (0.370ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
CPU : 20.85 / 20.86 s | Elapsed : 25.00 / 25.00 s
 
--> 


Total memory usage is 219756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  573 (   0 filtered)
Number of infos    :   30 (   0 filtered)

