{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Verilog Parsar\n",
    "\n",
    "## Introduction\n",
    "- This is a verilog parser written in python.\n",
    "- It can parse verilog file and generate a report\n",
    "\n",
    "## Usage\n",
    "- Check for the following:\n",
    "    - Unreachable Blocks\n",
    "    - Uninitialized Register\n",
    "    - Inferring Latches\n",
    "    - Unreachable State\n",
    "    - Non Full Case\n",
    "    - Non Parallel Case\n",
    "    - Multiple Drivers\n",
    "    - Arithmetic Overflow\n",
    "    - Integer Overflow"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Imports"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import re\n",
    "import sys\n",
    "import os"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "def file_reader(file_name):\n",
    "    x = []\n",
    "    try:\n",
    "        # Open the file in read mode\n",
    "        with open(file_name, 'r') as file:\n",
    "            # Read and print each line\n",
    "            for line in file:\n",
    "                x.append(line.strip())  \n",
    "\n",
    "    except FileNotFoundError:\n",
    "        print(f\"File not found: {file_name}\")\n",
    "\n",
    "    except Exception as e:\n",
    "        print(f\"An error occurred: {e}\")\n",
    "    \n",
    "    return x\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "statement_lists = []"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Testing reading verilog file"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "module Edge_Cases (A); // No Violations\n",
      "input reg A;\n",
      "always @(*)\n",
      "begin\n",
      "case (A):\n",
      "1'b0: A = 1'b1;\n",
      "1'b1: A = 1'b0;\n",
      "endcase\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Vector_Input (A); // Non-Full case\n",
      "input reg [1:0] A;\n",
      "always @(*)\n",
      "begin\n",
      "case (A):\n",
      "1'b0: A = 1'b1;\n",
      "1'b1: A = 1'b0;\n",
      "endcase\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n",
      "module CaseZ_Parallel_Case (A); // No violations\n",
      "input reg [3:0] A;\n",
      "always @(*)\n",
      "begin\n",
      "casez (A): // synopsys full_case parallel_case\n",
      "4'b???1: F = 2'b00;\n",
      "4'b??1?: F = 2'b01;\n",
      "4'b?1??: F = 2'b10;\n",
      "4'bl???: F = 2'b11;\n",
      "endcase\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Sequential_Case (t); // No Violations\n",
      "input reg [3:0] t;\n",
      "always @(*)\n",
      "begin\n",
      "case (t): // synopsys full_case\n",
      "4'b0000: t = 4'b0001;\n",
      "4'b0001: t = 4'b0010;\n",
      "endcase\n",
      "end\n",
      "endmodule\n",
      "\n",
      "module UnreachableBlocks(data_out);\n",
      "output reg data_out;\n",
      "reg reach;\n",
      "wire state;\n",
      "\n",
      "initial\n",
      "begin\n",
      "reach = 1'b1;\n",
      "end\n",
      "\n",
      "always @(state)\n",
      "begin\n",
      "if (reach == 2'b0)\n",
      "begin\n",
      "data_out = 1'b1;\n",
      "end\n",
      "else\n",
      "begin\n",
      "data_out = 1'b0;\n",
      "end\n",
      "end\n",
      "endmodule\n",
      "\n",
      "module UninitializedRegister(data_out); // Uninitialized register error\n",
      "reg data;\n",
      "output reg data_out;\n",
      "assign data_out = data;\n",
      "endmodule\n",
      "\n",
      "module InferringLatches(enable, Data, out); // inferring latches error\n",
      "input wire enable, Data\n",
      "output reg out;\n",
      "\n",
      "always @(enable)\n",
      "begin\n",
      "if (enable)\n",
      "begin\n",
      "out = Data;\n",
      "end\n",
      "end\n",
      "endmodule\n",
      "\n",
      "module UnreachableState(clk, state_out);\n",
      "input clk;\n",
      "output reg [1:0] state_out;\n",
      "reg [1:0] current_state, next_state;\n",
      "localparam [1:0] S1 = 2'b00 ;\n",
      "localparam [1:0] S2 = 2'b01 ;\n",
      "localparam [1:0] S3 = 2'b10 ;\n",
      "\n",
      "always @(posedge clk)\n",
      "begin\n",
      "current_state <= next_state;\n",
      "end\n",
      "\n",
      "always @(*)\n",
      "begin\n",
      "case (current_state)\n",
      "S1:\n",
      "begin\n",
      "next_state <= S2;\n",
      "end\n",
      "S2:\n",
      "begin\n",
      "next_state <= S1;\n",
      "end\n",
      "S3:\n",
      "begin\n",
      "next_state <= S1;\n",
      "end\n",
      "endcase\n",
      "state_out = current_state;\n",
      "\n",
      "end\n",
      "endmodule\n",
      "\n",
      "module Incomplete_Case (y_out); // non-full_case\n",
      "output reg [1:0] y_out;\n",
      "reg [1:0] x, y;\n",
      "\n",
      "always @(*)\n",
      "begin\n",
      "case(x):\n",
      "2'b00: y = 1'b00;\n",
      "2'b01: y = 1'b01;\n",
      "// Missing cases for '10' & '11'\n",
      "endcase\n",
      "y_out = y;\n",
      "end\n",
      "endmodule\n",
      "\n",
      "module NonParallelZ (x); // non-parallel_case\n",
      "input [1:0] x;\n",
      "reg [1:0] y;\n",
      "always @(*)\n",
      "begin\n",
      "casez (x)\n",
      "2'b??: y = 1'b00;\n",
      "2'b??: y = 1'b01;\n",
      "2'b??: y = 1'b10;\n",
      "2'b??: y = 1'b11;\n",
      "endcase\n",
      "end\n",
      "endmodule\n",
      "\n",
      "module NonParallelX (x); // non-parallel_case\n",
      "input [1:0] x;\n",
      "reg [1:0] y;\n",
      "always @(*)\n",
      "begin\n",
      "casex (x)\n",
      "2'bxx: y = 1'b00;\n",
      "2'bxx: y = 1'b01;\n",
      "2'bxx: y = 1'b10;\n",
      "2'bxx: y = 1'b11;\n",
      "endcase\n",
      "end\n",
      "endmodule\n",
      "\n",
      "module Full_Case (y_out); // full_case\n",
      "output reg [1:0] y_out;\n",
      "reg [1:0] x, y;\n",
      "\n",
      "always @(*)\n",
      "begin\n",
      "case(x)\n",
      "2'b00: y = 1'b00;\n",
      "2'b0?: y = 1'b01;\n",
      "2'b?0: y = 1'b10;\n",
      "default: y = 1'b11;\n",
      "endcase\n",
      "y_out = y;\n",
      "end\n",
      "endmodule\n",
      "\n",
      "module MultipleDrivers(input [1:0] x, output out); // Multiple Drivers error\n",
      "input [1:0] myIn;\n",
      "reg y;\n",
      "\n",
      "// In the 2 following lines, out is multdriven by two assign statements\n",
      "assign out = x;\n",
      "assign out = 0'b1;\n",
      "\n",
      "// In the 2 following always blocks, y is multidriven\n",
      "always @(*)\n",
      "begin\n",
      "y = y + 1;\n",
      "end\n",
      "always @(*)\n",
      "begin\n",
      "y = 1'b0;\n",
      "end\n",
      "endmodule\n",
      "\n",
      "module ArithmeticOverflow(a,b,result); // overflow error when doing operation\n",
      "input reg [3:0] a, b;\n",
      "output reg [3:0] result;\n",
      "\n",
      "assign result = a + b;\n",
      "endmodule\n",
      "\n",
      "module CombinationalFeedbackLoop(a, b); // Combinational feedback loop error that infer latches\n",
      "input a;\n",
      "reg b;\n",
      "\n",
      "always @(*)\n",
      "begin\n",
      "b = b + a;\n",
      "end\n",
      "endmodule\n"
     ]
    }
   ],
   "source": [
    "file_path = 'tst.v'\n",
    "\n",
    "verilog_code = file_reader(file_path)\n",
    "    \n",
    "for i in verilog_code:\n",
    "        print(i)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Dividing Modules"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Utility Functions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "def counting_modules(verilog_code):\n",
    "    module_counter = 0\n",
    "    for i in verilog_code:\n",
    "        if i == \"endmodule\":\n",
    "            module_counter += 1\n",
    "    return module_counter"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "def creating_module_lists(verilog_code, module_lists, module_counter):\n",
    "    for i in verilog_code:\n",
    "        module_lists[len(module_lists)-module_counter].append(i)\n",
    "        if i == \"endmodule\":\n",
    "            module_counter -= 1\n",
    "    return module_lists"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "def remove_empty_strings(module_lists):\n",
    "    for i in module_lists:\n",
    "     while(\"\" in i) : \n",
    "        i.remove(\"\")\n",
    "    return module_lists"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "def remove_comments(module_lists):\n",
    "    i_counter = 0\n",
    "    for i in module_lists:\n",
    "        \n",
    "        j_counter = 0\n",
    "        \n",
    "        for j in i:\n",
    "            \n",
    "            if j.startswith('//'):\n",
    "                i.remove(j)\n",
    "            \n",
    "            elif '//' in j:\n",
    "                index = j.find('//')\n",
    "                tmp = j[index:].split(\" \")\n",
    "                if \"synopsys\" in tmp:\n",
    "                    break\n",
    "                j = j[:index]\n",
    "                module_lists[i_counter][j_counter] = j\n",
    "            \n",
    "            j_counter += 1\n",
    "\n",
    "        i_counter += 1\n",
    "    return module_lists"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### Applying utility functions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "module_counter = counting_modules(verilog_code)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "module_lists_space = [[] for i in range(module_counter)]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "module_lists_space = creating_module_lists(verilog_code, module_lists_space, module_counter)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "line_num_list = []"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "def creating_line_num_list(module_lists_space):\n",
    "    tmp = 0\n",
    "    for i in module_lists_space:\n",
    "        for line_num,j in enumerate(i):\n",
    "            x = line_num+tmp\n",
    "            line_num_list.append([module_lists_space.index(i),x,j]) # module number , line number , line\n",
    "        tmp = x+1\n",
    "    return line_num_list"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'\\ndef remove_comments_line_num_list(line_num_list):\\n    for i in line_num_list:\\n        if i[2].startswith(\\'//\\'):\\n            line_num_list.remove(i)\\n        elif \\'//\\' in i[2]:\\n            index = i[2].find(\\'//\\')\\n            tmp = i[2][index:].split(\" \")\\n            if \"synopsys\" in tmp:\\n                break\\n            i[2] = i[2][:index]\\n'"
      ]
     },
     "execution_count": 14,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "'''\n",
    "def remove_comments_line_num_list(line_num_list):\n",
    "    for i in line_num_list:\n",
    "        if i[2].startswith('//'):\n",
    "            line_num_list.remove(i)\n",
    "        elif '//' in i[2]:\n",
    "            index = i[2].find('//')\n",
    "            tmp = i[2][index:].split(\" \")\n",
    "            if \"synopsys\" in tmp:\n",
    "                break\n",
    "            i[2] = i[2][:index]\n",
    "'''"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[[0, 0, 'module Edge_Cases (A); // No Violations'],\n",
       " [0, 1, 'input reg A;'],\n",
       " [0, 2, 'always @(*)'],\n",
       " [0, 3, 'begin'],\n",
       " [0, 4, 'case (A):'],\n",
       " [0, 5, \"1'b0: A = 1'b1;\"],\n",
       " [0, 6, \"1'b1: A = 1'b0;\"],\n",
       " [0, 7, 'endcase'],\n",
       " [0, 8, 'end'],\n",
       " [0, 9, ''],\n",
       " [0, 10, 'endmodule'],\n",
       " [1, 11, ''],\n",
       " [1, 12, 'module Vector_Input (A); // Non-Full case'],\n",
       " [1, 13, 'input reg [1:0] A;'],\n",
       " [1, 14, 'always @(*)'],\n",
       " [1, 15, 'begin'],\n",
       " [1, 16, 'case (A):'],\n",
       " [1, 17, \"1'b0: A = 1'b1;\"],\n",
       " [1, 18, \"1'b1: A = 1'b0;\"],\n",
       " [1, 19, 'endcase'],\n",
       " [1, 20, 'end'],\n",
       " [1, 21, ''],\n",
       " [1, 22, 'endmodule'],\n",
       " [2, 23, ''],\n",
       " [2, 24, 'module CaseZ_Parallel_Case (A); // No violations'],\n",
       " [2, 25, 'input reg [3:0] A;'],\n",
       " [2, 26, 'always @(*)'],\n",
       " [2, 27, 'begin'],\n",
       " [2, 28, 'casez (A): // synopsys full_case parallel_case'],\n",
       " [2, 29, \"4'b???1: F = 2'b00;\"],\n",
       " [2, 30, \"4'b??1?: F = 2'b01;\"],\n",
       " [2, 31, \"4'b?1??: F = 2'b10;\"],\n",
       " [2, 32, \"4'bl???: F = 2'b11;\"],\n",
       " [2, 33, 'endcase'],\n",
       " [2, 34, 'end'],\n",
       " [2, 35, ''],\n",
       " [2, 36, 'endmodule'],\n",
       " [3, 37, ''],\n",
       " [3, 38, 'module Sequential_Case (t); // No Violations'],\n",
       " [3, 39, 'input reg [3:0] t;'],\n",
       " [3, 40, 'always @(*)'],\n",
       " [3, 41, 'begin'],\n",
       " [3, 42, 'case (t): // synopsys full_case'],\n",
       " [3, 43, \"4'b0000: t = 4'b0001;\"],\n",
       " [3, 44, \"4'b0001: t = 4'b0010;\"],\n",
       " [3, 45, 'endcase'],\n",
       " [3, 46, 'end'],\n",
       " [3, 47, 'endmodule'],\n",
       " [4, 48, ''],\n",
       " [4, 49, 'module UnreachableBlocks(data_out);'],\n",
       " [4, 50, 'output reg data_out;'],\n",
       " [4, 51, 'reg reach;'],\n",
       " [4, 52, 'wire state;'],\n",
       " [4, 53, ''],\n",
       " [4, 54, 'initial'],\n",
       " [4, 55, 'begin'],\n",
       " [4, 56, \"reach = 1'b1;\"],\n",
       " [4, 57, 'end'],\n",
       " [4, 58, ''],\n",
       " [4, 59, 'always @(state)'],\n",
       " [4, 60, 'begin'],\n",
       " [4, 61, \"if (reach == 2'b0)\"],\n",
       " [4, 62, 'begin'],\n",
       " [4, 63, \"data_out = 1'b1;\"],\n",
       " [4, 64, 'end'],\n",
       " [4, 65, 'else'],\n",
       " [4, 66, 'begin'],\n",
       " [4, 67, \"data_out = 1'b0;\"],\n",
       " [4, 68, 'end'],\n",
       " [4, 69, 'end'],\n",
       " [4, 70, 'endmodule'],\n",
       " [5, 71, ''],\n",
       " [5,\n",
       "  72,\n",
       "  'module UninitializedRegister(data_out); // Uninitialized register error'],\n",
       " [5, 73, 'reg data;'],\n",
       " [5, 74, 'output reg data_out;'],\n",
       " [5, 75, 'assign data_out = data;'],\n",
       " [5, 76, 'endmodule'],\n",
       " [6, 77, ''],\n",
       " [6,\n",
       "  78,\n",
       "  'module InferringLatches(enable, Data, out); // inferring latches error'],\n",
       " [6, 79, 'input wire enable, Data'],\n",
       " [6, 80, 'output reg out;'],\n",
       " [6, 81, ''],\n",
       " [6, 82, 'always @(enable)'],\n",
       " [6, 83, 'begin'],\n",
       " [6, 84, 'if (enable)'],\n",
       " [6, 85, 'begin'],\n",
       " [6, 86, 'out = Data;'],\n",
       " [6, 87, 'end'],\n",
       " [6, 88, 'end'],\n",
       " [6, 89, 'endmodule'],\n",
       " [7, 90, ''],\n",
       " [7, 91, 'module UnreachableState(clk, state_out);'],\n",
       " [7, 92, 'input clk;'],\n",
       " [7, 93, 'output reg [1:0] state_out;'],\n",
       " [7, 94, 'reg [1:0] current_state, next_state;'],\n",
       " [7, 95, \"localparam [1:0] S1 = 2'b00 ;\"],\n",
       " [7, 96, \"localparam [1:0] S2 = 2'b01 ;\"],\n",
       " [7, 97, \"localparam [1:0] S3 = 2'b10 ;\"],\n",
       " [7, 98, ''],\n",
       " [7, 99, 'always @(posedge clk)'],\n",
       " [7, 100, 'begin'],\n",
       " [7, 101, 'current_state <= next_state;'],\n",
       " [7, 102, 'end'],\n",
       " [7, 103, ''],\n",
       " [7, 104, 'always @(*)'],\n",
       " [7, 105, 'begin'],\n",
       " [7, 106, 'case (current_state)'],\n",
       " [7, 107, 'S1:'],\n",
       " [7, 108, 'begin'],\n",
       " [7, 109, 'next_state <= S2;'],\n",
       " [7, 110, 'end'],\n",
       " [7, 111, 'S2:'],\n",
       " [7, 112, 'begin'],\n",
       " [7, 113, 'next_state <= S1;'],\n",
       " [7, 114, 'end'],\n",
       " [7, 115, 'S3:'],\n",
       " [7, 116, 'begin'],\n",
       " [7, 117, 'next_state <= S1;'],\n",
       " [7, 118, 'end'],\n",
       " [7, 119, 'endcase'],\n",
       " [7, 120, 'state_out = current_state;'],\n",
       " [7, 121, ''],\n",
       " [7, 122, 'end'],\n",
       " [7, 123, 'endmodule'],\n",
       " [8, 124, ''],\n",
       " [8, 125, 'module Incomplete_Case (y_out); // non-full_case'],\n",
       " [8, 126, 'output reg [1:0] y_out;'],\n",
       " [8, 127, 'reg [1:0] x, y;'],\n",
       " [8, 128, ''],\n",
       " [8, 129, 'always @(*)'],\n",
       " [8, 130, 'begin'],\n",
       " [8, 131, 'case(x):'],\n",
       " [8, 132, \"2'b00: y = 1'b00;\"],\n",
       " [8, 133, \"2'b01: y = 1'b01;\"],\n",
       " [8, 134, \"// Missing cases for '10' & '11'\"],\n",
       " [8, 135, 'endcase'],\n",
       " [8, 136, 'y_out = y;'],\n",
       " [8, 137, 'end'],\n",
       " [8, 138, 'endmodule'],\n",
       " [9, 139, ''],\n",
       " [9, 140, 'module NonParallelZ (x); // non-parallel_case'],\n",
       " [9, 141, 'input [1:0] x;'],\n",
       " [9, 142, 'reg [1:0] y;'],\n",
       " [9, 143, 'always @(*)'],\n",
       " [9, 144, 'begin'],\n",
       " [9, 145, 'casez (x)'],\n",
       " [9, 146, \"2'b??: y = 1'b00;\"],\n",
       " [9, 147, \"2'b??: y = 1'b01;\"],\n",
       " [9, 148, \"2'b??: y = 1'b10;\"],\n",
       " [9, 149, \"2'b??: y = 1'b11;\"],\n",
       " [9, 150, 'endcase'],\n",
       " [9, 151, 'end'],\n",
       " [9, 152, 'endmodule'],\n",
       " [10, 153, ''],\n",
       " [10, 154, 'module NonParallelX (x); // non-parallel_case'],\n",
       " [10, 155, 'input [1:0] x;'],\n",
       " [10, 156, 'reg [1:0] y;'],\n",
       " [10, 157, 'always @(*)'],\n",
       " [10, 158, 'begin'],\n",
       " [10, 159, 'casex (x)'],\n",
       " [10, 160, \"2'bxx: y = 1'b00;\"],\n",
       " [10, 161, \"2'bxx: y = 1'b01;\"],\n",
       " [10, 162, \"2'bxx: y = 1'b10;\"],\n",
       " [10, 163, \"2'bxx: y = 1'b11;\"],\n",
       " [10, 164, 'endcase'],\n",
       " [10, 165, 'end'],\n",
       " [10, 166, 'endmodule'],\n",
       " [11, 167, ''],\n",
       " [11, 168, 'module Full_Case (y_out); // full_case'],\n",
       " [11, 169, 'output reg [1:0] y_out;'],\n",
       " [11, 170, 'reg [1:0] x, y;'],\n",
       " [11, 171, ''],\n",
       " [11, 172, 'always @(*)'],\n",
       " [11, 173, 'begin'],\n",
       " [11, 174, 'case(x)'],\n",
       " [11, 175, \"2'b00: y = 1'b00;\"],\n",
       " [11, 176, \"2'b0?: y = 1'b01;\"],\n",
       " [11, 177, \"2'b?0: y = 1'b10;\"],\n",
       " [11, 178, \"default: y = 1'b11;\"],\n",
       " [11, 179, 'endcase'],\n",
       " [11, 180, 'y_out = y;'],\n",
       " [11, 181, 'end'],\n",
       " [11, 182, 'endmodule'],\n",
       " [12, 183, ''],\n",
       " [12,\n",
       "  184,\n",
       "  'module MultipleDrivers(input [1:0] x, output out); // Multiple Drivers error'],\n",
       " [12, 185, 'input [1:0] myIn;'],\n",
       " [12, 186, 'reg y;'],\n",
       " [12, 187, ''],\n",
       " [12,\n",
       "  188,\n",
       "  '// In the 2 following lines, out is multdriven by two assign statements'],\n",
       " [12, 189, 'assign out = x;'],\n",
       " [12, 190, \"assign out = 0'b1;\"],\n",
       " [12, 191, ''],\n",
       " [12, 192, '// In the 2 following always blocks, y is multidriven'],\n",
       " [12, 193, 'always @(*)'],\n",
       " [12, 194, 'begin'],\n",
       " [12, 195, 'y = y + 1;'],\n",
       " [12, 196, 'end'],\n",
       " [12, 197, 'always @(*)'],\n",
       " [12, 198, 'begin'],\n",
       " [12, 199, \"y = 1'b0;\"],\n",
       " [12, 200, 'end'],\n",
       " [12, 201, 'endmodule'],\n",
       " [13, 202, ''],\n",
       " [13,\n",
       "  203,\n",
       "  'module ArithmeticOverflow(a,b,result); // overflow error when doing operation'],\n",
       " [13, 204, 'input reg [3:0] a, b;'],\n",
       " [13, 205, 'output reg [3:0] result;'],\n",
       " [13, 206, ''],\n",
       " [13, 207, 'assign result = a + b;'],\n",
       " [13, 208, 'endmodule'],\n",
       " [14, 209, ''],\n",
       " [14,\n",
       "  210,\n",
       "  'module CombinationalFeedbackLoop(a, b); // Combinational feedback loop error that infer latches'],\n",
       " [14, 211, 'input a;'],\n",
       " [14, 212, 'reg b;'],\n",
       " [14, 213, ''],\n",
       " [14, 214, 'always @(*)'],\n",
       " [14, 215, 'begin'],\n",
       " [14, 216, 'b = b + a;'],\n",
       " [14, 217, 'end'],\n",
       " [14, 218, 'endmodule']]"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "line_num_list = creating_line_num_list(module_lists_space)\n",
    "#remove_comments_line_num_list(line_num_list)\n",
    "line_num_list"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'\\nfor i in line_num_list:\\n    if i[2].startswith(\\'//\\'):\\n        line_num_list.remove(i)\\n    elif \\'//\\' in i[2]:\\n        index = i[2].find(\\'//\\')\\n        tmp = i[2][index:].split(\" \")\\n        if \"synopsys\" in tmp:\\n            break\\n        i[2] = i[2][:index]\\nline_num_list\\n'"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "'''\n",
    "for i in line_num_list:\n",
    "    if i[2].startswith('//'):\n",
    "        line_num_list.remove(i)\n",
    "    elif '//' in i[2]:\n",
    "        index = i[2].find('//')\n",
    "        tmp = i[2][index:].split(\" \")\n",
    "        if \"synopsys\" in tmp:\n",
    "            break\n",
    "        i[2] = i[2][:index]\n",
    "line_num_list\n",
    "'''"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[[], [], [], [], [], [], [], [], [], [], [], [], [], [], []]"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# create lists according to module counter\n",
    "module_lists = [[] for i in range(module_counter)]\n",
    "module_lists"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [],
   "source": [
    "# append each module to a module_lists from the y\n",
    "module_lists = creating_module_lists(verilog_code, module_lists, module_counter)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [],
   "source": [
    "# remove all empty strings from the module_lists\n",
    "module_lists = remove_empty_strings(module_lists)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [],
   "source": [
    "module_lists = remove_comments(module_lists)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[['module Edge_Cases (A); ',\n",
       "  'input reg A;',\n",
       "  'always @(*)',\n",
       "  'begin',\n",
       "  'case (A):',\n",
       "  \"1'b0: A = 1'b1;\",\n",
       "  \"1'b1: A = 1'b0;\",\n",
       "  'endcase',\n",
       "  'end',\n",
       "  'endmodule'],\n",
       " ['module Vector_Input (A); ',\n",
       "  'input reg [1:0] A;',\n",
       "  'always @(*)',\n",
       "  'begin',\n",
       "  'case (A):',\n",
       "  \"1'b0: A = 1'b1;\",\n",
       "  \"1'b1: A = 1'b0;\",\n",
       "  'endcase',\n",
       "  'end',\n",
       "  'endmodule'],\n",
       " ['module CaseZ_Parallel_Case (A); ',\n",
       "  'input reg [3:0] A;',\n",
       "  'always @(*)',\n",
       "  'begin',\n",
       "  'casez (A): // synopsys full_case parallel_case',\n",
       "  \"4'b???1: F = 2'b00;\",\n",
       "  \"4'b??1?: F = 2'b01;\",\n",
       "  \"4'b?1??: F = 2'b10;\",\n",
       "  \"4'bl???: F = 2'b11;\",\n",
       "  'endcase',\n",
       "  'end',\n",
       "  'endmodule'],\n",
       " ['module Sequential_Case (t); ',\n",
       "  'input reg [3:0] t;',\n",
       "  'always @(*)',\n",
       "  'begin',\n",
       "  'case (t): // synopsys full_case',\n",
       "  \"4'b0000: t = 4'b0001;\",\n",
       "  \"4'b0001: t = 4'b0010;\",\n",
       "  'endcase',\n",
       "  'end',\n",
       "  'endmodule'],\n",
       " ['module UnreachableBlocks(data_out);',\n",
       "  'output reg data_out;',\n",
       "  'reg reach;',\n",
       "  'wire state;',\n",
       "  'initial',\n",
       "  'begin',\n",
       "  \"reach = 1'b1;\",\n",
       "  'end',\n",
       "  'always @(state)',\n",
       "  'begin',\n",
       "  \"if (reach == 2'b0)\",\n",
       "  'begin',\n",
       "  \"data_out = 1'b1;\",\n",
       "  'end',\n",
       "  'else',\n",
       "  'begin',\n",
       "  \"data_out = 1'b0;\",\n",
       "  'end',\n",
       "  'end',\n",
       "  'endmodule'],\n",
       " ['module UninitializedRegister(data_out); ',\n",
       "  'reg data;',\n",
       "  'output reg data_out;',\n",
       "  'assign data_out = data;',\n",
       "  'endmodule'],\n",
       " ['module InferringLatches(enable, Data, out); ',\n",
       "  'input wire enable, Data',\n",
       "  'output reg out;',\n",
       "  'always @(enable)',\n",
       "  'begin',\n",
       "  'if (enable)',\n",
       "  'begin',\n",
       "  'out = Data;',\n",
       "  'end',\n",
       "  'end',\n",
       "  'endmodule'],\n",
       " ['module UnreachableState(clk, state_out);',\n",
       "  'input clk;',\n",
       "  'output reg [1:0] state_out;',\n",
       "  'reg [1:0] current_state, next_state;',\n",
       "  \"localparam [1:0] S1 = 2'b00 ;\",\n",
       "  \"localparam [1:0] S2 = 2'b01 ;\",\n",
       "  \"localparam [1:0] S3 = 2'b10 ;\",\n",
       "  'always @(posedge clk)',\n",
       "  'begin',\n",
       "  'current_state <= next_state;',\n",
       "  'end',\n",
       "  'always @(*)',\n",
       "  'begin',\n",
       "  'case (current_state)',\n",
       "  'S1:',\n",
       "  'begin',\n",
       "  'next_state <= S2;',\n",
       "  'end',\n",
       "  'S2:',\n",
       "  'begin',\n",
       "  'next_state <= S1;',\n",
       "  'end',\n",
       "  'S3:',\n",
       "  'begin',\n",
       "  'next_state <= S1;',\n",
       "  'end',\n",
       "  'endcase',\n",
       "  'state_out = current_state;',\n",
       "  'end',\n",
       "  'endmodule'],\n",
       " ['module Incomplete_Case (y_out); ',\n",
       "  'output reg [1:0] y_out;',\n",
       "  'reg [1:0] x, y;',\n",
       "  'always @(*)',\n",
       "  'begin',\n",
       "  'case(x):',\n",
       "  \"2'b00: y = 1'b00;\",\n",
       "  \"2'b01: y = 1'b01;\",\n",
       "  'endcase',\n",
       "  'y_out = y;',\n",
       "  'end',\n",
       "  'endmodule'],\n",
       " ['module NonParallelZ (x); ',\n",
       "  'input [1:0] x;',\n",
       "  'reg [1:0] y;',\n",
       "  'always @(*)',\n",
       "  'begin',\n",
       "  'casez (x)',\n",
       "  \"2'b??: y = 1'b00;\",\n",
       "  \"2'b??: y = 1'b01;\",\n",
       "  \"2'b??: y = 1'b10;\",\n",
       "  \"2'b??: y = 1'b11;\",\n",
       "  'endcase',\n",
       "  'end',\n",
       "  'endmodule'],\n",
       " ['module NonParallelX (x); ',\n",
       "  'input [1:0] x;',\n",
       "  'reg [1:0] y;',\n",
       "  'always @(*)',\n",
       "  'begin',\n",
       "  'casex (x)',\n",
       "  \"2'bxx: y = 1'b00;\",\n",
       "  \"2'bxx: y = 1'b01;\",\n",
       "  \"2'bxx: y = 1'b10;\",\n",
       "  \"2'bxx: y = 1'b11;\",\n",
       "  'endcase',\n",
       "  'end',\n",
       "  'endmodule'],\n",
       " ['module Full_Case (y_out); ',\n",
       "  'output reg [1:0] y_out;',\n",
       "  'reg [1:0] x, y;',\n",
       "  'always @(*)',\n",
       "  'begin',\n",
       "  'case(x)',\n",
       "  \"2'b00: y = 1'b00;\",\n",
       "  \"2'b0?: y = 1'b01;\",\n",
       "  \"2'b?0: y = 1'b10;\",\n",
       "  \"default: y = 1'b11;\",\n",
       "  'endcase',\n",
       "  'y_out = y;',\n",
       "  'end',\n",
       "  'endmodule'],\n",
       " ['module MultipleDrivers(input [1:0] x, output out); ',\n",
       "  'input [1:0] myIn;',\n",
       "  'reg y;',\n",
       "  'assign out = x;',\n",
       "  \"assign out = 0'b1;\",\n",
       "  'always @(*)',\n",
       "  'begin',\n",
       "  'y = y + 1;',\n",
       "  'end',\n",
       "  'always @(*)',\n",
       "  'begin',\n",
       "  \"y = 1'b0;\",\n",
       "  'end',\n",
       "  'endmodule'],\n",
       " ['module ArithmeticOverflow(a,b,result); ',\n",
       "  'input reg [3:0] a, b;',\n",
       "  'output reg [3:0] result;',\n",
       "  'assign result = a + b;',\n",
       "  'endmodule'],\n",
       " ['module CombinationalFeedbackLoop(a, b); ',\n",
       "  'input a;',\n",
       "  'reg b;',\n",
       "  'always @(*)',\n",
       "  'begin',\n",
       "  'b = b + a;',\n",
       "  'end',\n",
       "  'endmodule']]"
      ]
     },
     "execution_count": 21,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "module_lists"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Unreachable State"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [],
   "source": [
    "def calculating_FSM_index(module_lists):\n",
    "    FSM_index = []\n",
    "    for i in module_lists:\n",
    "        always_counter = 0\n",
    "        for j in i:\n",
    "            if j.startswith('always'):\n",
    "                always_counter += 1\n",
    "                if always_counter > 1:\n",
    "                    FSM_index.append(module_lists.index(i))\n",
    "    for i in FSM_index:\n",
    "        mask_clk = 0\n",
    "        for j in module_lists[i]:\n",
    "            if j.startswith('always') and \"clk\" in j:\n",
    "                    #print(j)\n",
    "                    mask_clk = 1\n",
    "        if mask_clk == 0:\n",
    "            FSM_index.remove(i)\n",
    "                \n",
    "    return FSM_index"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [],
   "source": [
    "def generating_reg_list_values(reg_list):\n",
    "    reg_list_values = []\n",
    "    for i in range(len(reg_list)):\n",
    "        if '=' in reg_list[i][1]:\n",
    "            reg_name, reg_value = reg_list[i][1].split('=')\n",
    "            reg_name = reg_name.strip()\n",
    "            reg_value = int(reg_value.split('b')[1].strip(), 2)\n",
    "            reg_list_values.append([reg_list[i][0], reg_name, reg_list[i][2], reg_value])\n",
    "\n",
    "    return reg_list_values        \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'\\nFSM_index = calculating_FSM_index(module_lists)\\nFSM_reg_list = generating_reg_list(module_lists, FSM_index)\\nFSM_reg_list_values = generating_reg_list_values(FSM_reg_list)\\nprint(FSM_reg_list_values)\\n'"
      ]
     },
     "execution_count": 24,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# remember to uncomment when working on unreachable statement\n",
    "'''\n",
    "FSM_index = calculating_FSM_index(module_lists)\n",
    "FSM_reg_list = generating_reg_list(module_lists, FSM_index)\n",
    "FSM_reg_list_values = generating_reg_list_values(FSM_reg_list)\n",
    "print(FSM_reg_list_values)\n",
    "'''"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Non-Full Case"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [],
   "source": [
    "def calculating_case_index(module_lists):\n",
    "    cases_index = []\n",
    "    for i in module_lists:\n",
    "        for j in i:\n",
    "            cmp = re.search(\"^case\",j)\n",
    "            if cmp or re.search(\"^casez\",j) or re.search(\"^casex\",j):\n",
    "                cases_index.append(module_lists.index(i))\n",
    "    return cases_index"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [],
   "source": [
    "def generating_reg_list(module_lists,any_specific_index):\n",
    "    reg_list = []\n",
    "    # in each list first number is case_index and second number is reg_index & size of reg is third number\n",
    "    for i in any_specific_index:\n",
    "        for j in module_lists[i]:\n",
    "            if j.startswith('input'):\n",
    "                j = j[len('input '):]\n",
    "            if j.startswith('output'):\n",
    "                j = j[len('output '):]\n",
    "            if j.startswith('localparam'):\n",
    "                j = j[len('localparam '):]\n",
    "                if ']' in j or '[' in j:\n",
    "                    low_bound = j.find('[')\n",
    "                    high_bound = j.find(']')\n",
    "                    size = j[low_bound+1:high_bound]\n",
    "                    size = size.split(':')\n",
    "                    size = int(size[0])-int(size[1])+1\n",
    "                    j = j[high_bound+1:].replace(';', '')\n",
    "                    j = j.replace(' ', '')\n",
    "                    variables_names = j.split(',')\n",
    "                    for var_name in variables_names:\n",
    "                        reg_list.append([i, var_name, size])\n",
    "                else:\n",
    "                    size = 1\n",
    "                    low_bound = j.find('g')\n",
    "                    j = j[low_bound+1:].replace(';', '')\n",
    "                    j = j.replace(' ', '')\n",
    "                    variables_names = j.split(',')\n",
    "                    for var_name in variables_names:\n",
    "                        reg_list.append([i, var_name, size])  \n",
    "                \n",
    "            if j.startswith('reg'):\n",
    "                # store reg name & size in a list\n",
    "                if ']' in j or '[' in j:\n",
    "                    low_bound = j.find('[')\n",
    "                    high_bound = j.find(']')\n",
    "                    size = j[low_bound+1:high_bound]\n",
    "                    size = size.split(':')\n",
    "                    size = int(size[0])-int(size[1])+1\n",
    "                    j = j[high_bound+1:].replace(';', '')\n",
    "                    j = j.replace(' ', '')\n",
    "                    variables_names = j.split(',')\n",
    "                    for var_name in variables_names:\n",
    "                        reg_list.append([i, var_name, size])\n",
    "                else:\n",
    "                    size = 1\n",
    "                    low_bound = j.find('g')\n",
    "                    j = j[low_bound+1:].replace(';', '')\n",
    "                    j = j.replace(' ', '')\n",
    "                    variables_names = j.split(',')\n",
    "                    for var_name in variables_names:\n",
    "                        reg_list.append([i, var_name, size])  \n",
    "    #print(reg_list)\n",
    "    return reg_list"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Non-Full Case:\n",
      "Line Number: 17\n",
      "Module 2 : module Vector_Input (A); \n",
      "Size of reg \"A\": 2\n",
      "Number of variations: 2\n",
      "Expected number of variations: 4\n",
      "Number of variations is not equal to expected number of variations\n",
      "=====================================\n",
      "\n",
      "\n",
      "Non-Full Case:\n",
      "Line Number: 107\n",
      "Module 8 : module UnreachableState(clk, state_out);\n",
      "Size of reg \"current_state\": 2\n",
      "Number of variations: 3\n",
      "Expected number of variations: 4\n",
      "Number of variations is not equal to expected number of variations\n",
      "=====================================\n",
      "\n",
      "\n",
      "Non-Full Case:\n",
      "Line Number: 132\n",
      "Module 9 : module Incomplete_Case (y_out); \n",
      "Size of reg \"x\": 2\n",
      "Number of variations: 2\n",
      "Expected number of variations: 4\n",
      "Number of variations is not equal to expected number of variations\n",
      "=====================================\n",
      "\n"
     ]
    }
   ],
   "source": [
    "def check_full_case(module_lists):\n",
    "    cases_index = calculating_case_index(module_lists)\n",
    "    reg_list = generating_reg_list(module_lists,cases_index)\n",
    "    size_list_for_case = []\n",
    "    mask = 0\n",
    "    for i in cases_index:\n",
    "        for j in module_lists[i]:\n",
    "            for t in reg_list:\n",
    "                if t[0] == i and t[1] in j:\n",
    "                    tmp = j.split(\"=\")\n",
    "                    if len(tmp) > 1:\n",
    "                        #print(tmp)\n",
    "                        pre_defined_reg = tmp[0]\n",
    "\n",
    "                    \n",
    "            if j.startswith('case') or j.startswith('casez') or j.startswith('casex'):\n",
    "                #print(module_lists[i][module_lists[i].index(j)+1:])\n",
    "                line_after_case = module_lists[i][module_lists[i].index(j)+1:module_lists[i].index(j)+2]\n",
    "                \n",
    "                # convert from list to string\n",
    "                line_after_case = ''.join(line_after_case)\n",
    "                # remove all characters before :\n",
    "                line_after_case = line_after_case[line_after_case.find(':')+1:]\n",
    "                #print(line_after_case)\n",
    "                try:\n",
    "                    if pre_defined_reg in line_after_case:\n",
    "                        break\n",
    "                except:\n",
    "                    pass\n",
    "                if \"synopsys\" in j:\n",
    "                    break\n",
    "                bound = j.find('e')\n",
    "                reg_name = j[bound+1:]\n",
    "                reg_name = reg_name.replace(' ', '')\n",
    "                reg_name = reg_name.replace('(', '')\n",
    "                reg_name = reg_name.replace(')', '')\n",
    "                reg_name = reg_name.replace(':', '')\n",
    "                reg_name = reg_name\n",
    "                #print(reg_name)\n",
    "                # take size of reg_name\n",
    "                for k in reg_list:\n",
    "                    if k[1] == reg_name and k[0] == i:\n",
    "                        size = k[2]\n",
    "                        size_list_for_case.append(size)\n",
    "                        break\n",
    "                case_i = module_lists[i].index(j)\n",
    "                \n",
    "                rows_count = 0\n",
    "                \n",
    "                for line in module_lists[i][case_i+1:]:\n",
    "                    if line.startswith('endcase'):\n",
    "                        break\n",
    "                    if line.startswith('default'):\n",
    "                        mask = 1\n",
    "                        break\n",
    "                    if \":\" in line:\n",
    "                        rows_count += 1\n",
    "                #print(\"rows_count\", rows_count)\n",
    "                if mask == 0:\n",
    "                    if pow(2, size) != rows_count:\n",
    "                        print(\"\\nNon-Full Case:\")\n",
    "                        for x in line_num_list:\n",
    "                            if x[0] == i and x[2] == j:\n",
    "                                line_num = x[1] + 1\n",
    "                        print(\"Line Number:\", line_num)\n",
    "                        statement_lists.append(\"\\nNon-Full Case\")\n",
    "                        statement_lists.append(\"Line Number : \" + str(line_num))\n",
    "                        print(\"Module\", i + 1, \":\", module_lists[i][0])\n",
    "                        statement_lists.append(\"Module \" + str(i + 1) + \" : \" + module_lists[i][0])\n",
    "                        print(f\"Size of reg \\\"{reg_name}\\\":\", size) \n",
    "                        statement_lists.append(f\"Size of reg \\\"{reg_name}\\\" : \" + str(size))\n",
    "                        print(\"Number of variations:\", rows_count)\n",
    "                        statement_lists.append(\"Number of variations : \" + str(rows_count))\n",
    "                        print(\"Expected number of variations:\", pow(2, size))\n",
    "                        statement_lists.append(\"Expected number of variations : \" + str(pow(2, size)))\n",
    "                        print(\"Number of variations is not equal to expected number of variations\")\n",
    "                        statement_lists.append(\"Number of variations is not equal to expected number of variations\")\n",
    "                        print(\"=====================================\")\n",
    "                        statement_lists.append(\"=====================================\")\n",
    "                        print()\n",
    "                        break\n",
    "                    else:\n",
    "                        break\n",
    "            \n",
    "                          \n",
    "#print(size_list_for_case)   \n",
    "check_full_case(module_lists)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Unintialized registers"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [],
   "source": [
    "def word_position_relative_to_equal(word, sentence):\n",
    "    search_pattern = r'\\b{}\\b'.format(word)\n",
    "\n",
    "    matches = [match for match in re.finditer(search_pattern, sentence)]\n",
    "\n",
    "    if matches:\n",
    "        word_index = matches[0].start()\n",
    "        equal_index = sentence.find('=')\n",
    "        \n",
    "        if sentence.count('=') > 1:\n",
    "            return 3  # not found\n",
    "        \n",
    "        last_word_index = matches[-1].start() + len(matches[-1].group()) - 1\n",
    "        \n",
    "        if equal_index == -1:\n",
    "            return 3  # not found\n",
    "        \n",
    "        if word_index < equal_index and last_word_index > equal_index:\n",
    "            return 2  # found both before and after equal\n",
    "        \n",
    "        elif word_index < equal_index:\n",
    "            return 0  # before equal\n",
    "        \n",
    "        elif last_word_index > equal_index:\n",
    "            return 1  # after equal\n",
    "    else:\n",
    "        return 3  # not found"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "metadata": {},
   "outputs": [],
   "source": [
    "def reg_list_for_unintialized(module_lists):\n",
    "    reg_names = [] # list of lists first place is reg name and second place is module index\n",
    "    for i in module_lists:\n",
    "        for j in i:\n",
    "            if j.startswith('reg') and not('=' in j):\n",
    "                mask = 1\n",
    "                if \"]\" in j:\n",
    "                    j = j[j.find(']')+1:]\n",
    "                    if \",\" in j:\n",
    "                        j = j.replace(\",\",\"\")    \n",
    "                j = j.replace(\"reg\",\"\")\n",
    "                j = j.replace(\";\",\"\")\n",
    "                if j[0] == \" \":\n",
    "                    j = j[1:]\n",
    "                if \" \" in j:\n",
    "                    tmp = j.split(\" \")\n",
    "                    for t in tmp:\n",
    "                        reg_names.append([t, module_lists.index(i)])\n",
    "                else:\n",
    "                    reg_names.append([j,module_lists.index(i)])\n",
    "    return reg_names"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Module Name: module UninitializedRegister(data_out); \n",
      "Line Number: 76\n",
      "Reg name:  \"data\"\n",
      "Possible Uninitialized reg\n",
      "=====================================\n",
      "\n",
      "Module Name: module UnreachableState(clk, state_out);\n",
      "Line Number: 102\n",
      "Reg name:  \"next_state\"\n",
      "Possible Uninitialized reg\n",
      "=====================================\n",
      "\n",
      "Module Name: module MultipleDrivers(input [1:0] x, output out); \n",
      "Line Number: 196\n",
      "Reg name:  \"y\"\n",
      "Possible Uninitialized reg\n",
      "=====================================\n",
      "\n",
      "Module Name: module CombinationalFeedbackLoop(a, b); \n",
      "Line Number: 217\n",
      "Reg name:  \"b\"\n",
      "Possible Uninitialized reg\n",
      "=====================================\n"
     ]
    }
   ],
   "source": [
    "def check_unintialized_reg(module_lists):\n",
    "    mask = 0\n",
    "    reg_names = reg_list_for_unintialized(module_lists)\n",
    "#print(reg_names)\n",
    "#print()\n",
    "    for i in reg_names:\n",
    "        module = module_lists[i[1]]\n",
    "        #print(i[1])\n",
    "        #print(i[0])\n",
    "        mask = 0\n",
    "        for j in module:\n",
    "            if i[0] in j:\n",
    "                \n",
    "                if word_position_relative_to_equal(i[0],j) == 0:\n",
    "                    #print(\"before equal\")\n",
    "                    #print(j)\n",
    "                    mask = 1\n",
    "                elif word_position_relative_to_equal(i[0],j) == 1:\n",
    "                    #print(\"after equal\")\n",
    "                    #print(j)\n",
    "                    print(\"\\nModule Name:\", module[0])\n",
    "                    for x in line_num_list:\n",
    "                        if x[0] == i[1] and x[2] == j:\n",
    "                            line_num = x[1] + 1\n",
    "                    print(\"Line Number:\", line_num)\n",
    "                    statement_lists.append(\"\\nModule Name: \" + module[0])\n",
    "                    statement_lists.append(\"Line Number : \" + str(line_num))\n",
    "                    print(\"Reg name: \", f\"\\\"{i[0]}\\\"\")\n",
    "                    statement_lists.append(\"Reg name: \" + f\"\\\"{i[0]}\\\"\")\n",
    "                    print(\"Possible Uninitialized reg\")\n",
    "                    statement_lists.append(\"Possible Uninitialized reg\")\n",
    "                    print(\"=====================================\")\n",
    "                    statement_lists.append(\"=====================================\")\n",
    "                    #mask = 1\n",
    "                elif word_position_relative_to_equal(i[0],j) == 2:\n",
    "                    #print(\"both before and after equal\")\n",
    "                    #print(j)\n",
    "                    print(\"\\nModule Name:\", module[0])\n",
    "                    statement_lists.append(\"\\nModule Name: \" + module[0])\n",
    "                    for x in line_num_list:\n",
    "                        if x[0] == i[1] and x[2] == j:\n",
    "                            line_num = x[1] + 1\n",
    "                    print(\"Line Number:\", line_num)\n",
    "                    statement_lists.append(\"Line Number : \" + str(line_num))\n",
    "                    print(\"Reg name: \", f\"\\\"{i[0]}\\\"\")\n",
    "                    statement_lists.append(\"Reg name: \" + f\"\\\"{i[0]}\\\"\")\n",
    "                    print(\"Possible Uninitialized reg\")\n",
    "                    statement_lists.append(\"Possible Uninitialized reg\")\n",
    "                    print(\"=====================================\")\n",
    "                    statement_lists.append(\"=====================================\")\n",
    "                    #mask = 1\n",
    "                #print(\"--------------------\")\n",
    "            if mask == 1:\n",
    "                break\n",
    "check_unintialized_reg(module_lists)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Inferring Latches"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "May Infer Latch in module 5, : module UnreachableBlocks(data_out); , line: 51\n",
      "Reason: Signal(s) missing in the sensitivity list: state\n",
      "=====================================\n",
      "\n",
      "May Infer Latch in module 7, : module InferringLatches(enable, Data, out);  , line: 71\n",
      "Reason: Signal(s) missing in the sensitivity list: enable\n",
      "=====================================\n",
      "\n",
      "May Infer Latch in module 7,: module InferringLatches(enable, Data, out); , line: 75\n",
      "Reason: Missing initial condition\n",
      "Missing Initial Condition Line: out = Data;\n",
      "=====================================\n",
      "\n",
      "Infer Latch in module 7, : module InferringLatches(enable, Data, out); , line: 71\n",
      "Reason: 'if' statement without 'else' detected\n",
      "=====================================\n",
      "full list\n",
      "\n",
      "May Infer Latch in module 8,: module UnreachableState(clk, state_out);, line: 106\n",
      "Reason: Missing initial condition\n",
      "Missing Initial Condition Line: state_out = current_state;\n",
      "=====================================\n",
      "\n",
      "May Infer Latch in module 8,: module UnreachableState(clk, state_out);, line: 86\n",
      "Reason: 'case' statement without 'default' detected\n",
      "=====================================\n",
      "\n",
      "May Infer Latch in module 8,: module UnreachableState(clk, state_out);, line: 106\n",
      "Reason: Missing initial condition\n",
      "Missing Initial Condition Line: state_out = current_state;\n",
      "=====================================\n",
      "\n",
      "May Infer Latch in module 9,: module Incomplete_Case (y_out); , line: 118\n",
      "Reason: Missing initial condition\n",
      "Missing Initial Condition Line: y_out = y;\n",
      "=====================================\n",
      "\n",
      "May Infer Latch in module 12,: module Full_Case (y_out); , line: 158\n",
      "Reason: Missing initial condition\n",
      "Missing Initial Condition Line: y_out = y;\n",
      "=====================================\n",
      "\n",
      "May Infer Latch in module 15, : module CombinationalFeedbackLoop(a, b); , line: 183\n",
      "Reason: Combinational Feedback loop detected\n",
      "=====================================\n"
     ]
    }
   ],
   "source": [
    "def check_infer_latch(module_lists):\n",
    "    line_count = 0\n",
    "\n",
    "    for module_index, module in enumerate(module_lists, start=1):\n",
    "        always_blocks = []\n",
    "        used_signals = set()\n",
    "        for i, line in enumerate(module):\n",
    "            if re.search(r'always\\s*@', line):\n",
    "                always_blocks.append(i)\n",
    "\n",
    "            \n",
    "        for always_index in always_blocks:\n",
    "            sensitivity_line = module[always_index]\n",
    "            sensitivity_line = sensitivity_line.replace(\"always\", \"\").replace(\"@\", \"\").strip()\n",
    "\n",
    "            # Extract the block content including the line with 'always' keyword\n",
    "            block_content = [sensitivity_line] + module[always_index + 1:]\n",
    "\n",
    "            # Check for latch inference scenarios\n",
    "            check_sensitivity_list(sensitivity_line, module_index, line_count + always_index + 1, used_signals)\n",
    "            check_feedback_loop(block_content, module_index, line_count + always_index + 1)\n",
    "            check_missing_initial_condition(block_content, module_index, line_count + always_index + 1)\n",
    "            check_if_without_else(block_content, module_index, line_count + always_index + 1)\n",
    "            check_case_without_default(block_content, module_index, line_count + always_index + 1)\n",
    "\n",
    "        # Update line_count for the next module\n",
    "        line_count += len(module)\n",
    "# Update the check_sensitivity_list function\n",
    "def check_sensitivity_list(sensitivity_line, module_index, line_number, used_signals):\n",
    "    # Check if sensitivity_line is \"@*\" or contains clk\n",
    "    if \"@(*)\" in sensitivity_line or \"clk\" in sensitivity_line or \"@*\" in sensitivity_line:\n",
    "        print(\"full list\")\n",
    "        statement_lists.append(\"full list\")\n",
    "        return\n",
    "\n",
    "    # Extract signals from the sensitivity line\n",
    "    sensitivity_list = re.findall(r'\\b([a-zA-Z_]\\w*)\\b', sensitivity_line)\n",
    "    # Remove non-signal elements from the sensitivity list\n",
    "    sensitivity_list = [signal for signal in sensitivity_list if signal not in [\"*\", \"(\"]]\n",
    "\n",
    "    # Check for missing signals\n",
    "    missing_signals = set()\n",
    "    for signal in sensitivity_list:\n",
    "        if signal not in used_signals:\n",
    "            missing_signals.add(signal)\n",
    "\n",
    "    # Print results\n",
    "    if missing_signals:\n",
    "        print(f\"\\nMay Infer Latch in module {module_index}, : {module_lists[module_index-1][0]} , line: {line_number}\")\n",
    "        statement_lists.append(f\"May Infer Latch in module {module_index}, : {module_lists[module_index-1][0]} , line: {line_number}\")\n",
    "        print(f\"Reason: Signal(s) missing in the sensitivity list: {', '.join(missing_signals)}\")\n",
    "        statement_lists.append(f\"Reason: Signal(s) missing in the sensitivity list: {', '.join(missing_signals)}\")\n",
    "        print(\"=====================================\")\n",
    "        statement_lists.append(\"=====================================\")\n",
    "\n",
    "\n",
    "\n",
    "def check_if_without_else(block_content, module_index, line_number):\n",
    "    found_if = False\n",
    "    found_else = False\n",
    "\n",
    "    for line in block_content:\n",
    "            if re.search(r'\\bif\\b', line):\n",
    "                found_if = True\n",
    "            \n",
    "            # Check for 'else' inside 'always' block\n",
    "            if found_if and re.search(r'\\belse\\b', line):\n",
    "                found_else = True\n",
    "\n",
    "    # If we reach here, it means 'if' was not followed by 'else' inside 'always' block\n",
    "    if found_if and not found_else:\n",
    "        print(f\"\\nInfer Latch in module {module_index}, : {module_lists[module_index - 1][0]}, line: {line_number}\")\n",
    "        statement_lists.append(f\"Infer Latch in module {module_index}, : {module_lists[module_index - 1][0]}, line: {line_number}\")\n",
    "        print(\"Reason: 'if' statement without 'else' detected\")\n",
    "        statement_lists.append(\"Reason: 'if' statement without 'else' detected\")\n",
    "        print(\"=====================================\")\n",
    "        statement_lists.append(\"=====================================\")\n",
    "\n",
    "def check_case_without_default(block_content, module_index, line_number):\n",
    "    inside_always_block = False\n",
    "    for line in block_content:\n",
    "        if re.search(r'always\\s*@', line):\n",
    "            inside_always_block = True\n",
    "        elif re.search(r'end', line):\n",
    "            inside_always_block = False\n",
    "\n",
    "        if inside_always_block and re.search(r'^\\s*case\\b', line) and not re.search(r'\\bdefault\\b', line):\n",
    "            print(f\"\\nMay Infer Latch in module {module_index},: {module_lists[module_index-1][0]}, line: {line_number}\")\n",
    "            statement_lists.append(f\"May Infer Latch in module {module_index},: {module_lists[module_index-1][0]}, line: {line_number}\")\n",
    "            print(\"Reason: 'case' statement without 'default' detected\")\n",
    "            statement_lists.append(\"Reason: 'case' statement without 'default' detected\")\n",
    "            print(\"=====================================\")\n",
    "            statement_lists.append(\"=====================================\")\n",
    "\n",
    "def check_missing_initial_condition(block_content, module_index, line_number):\n",
    "     for line_index, line in enumerate(block_content):\n",
    "        if re.search(r'^\\s*\\w+\\s*=\\s*\\w+\\s*;', line):\n",
    "            print(f\"\\nMay Infer Latch in module {module_index},: {module_lists[module_index-1][0]}, line: {line_number + line_index}\")\n",
    "            statement_lists.append(f\"\\nMay Infer Latch in module {module_index},: {module_lists[module_index-1][0]}, line: {line_number + line_index}\")\n",
    "            print(\"Reason: Missing initial condition\")\n",
    "            statement_lists.append(\"Reason: Missing initial condition\")\n",
    "            print(\"Missing Initial Condition Line:\", line.strip())\n",
    "            statement_lists.append(\"Missing Initial Condition Line: \" + line.strip())\n",
    "            print(\"=====================================\")\n",
    "            statement_lists.append(\"=====================================\")\n",
    "            return\n",
    "\n",
    "def check_feedback_loop(block_content, module_index, line_number):\n",
    "    dependencies = {}  # Dictionary to store signal dependencies\n",
    "\n",
    "    # Extract signal dependencies from the block content\n",
    "    for line in block_content[1:]:  # Exclude the sensitivity line\n",
    "       match = re.search(r'\\b(\\w+)\\s*(<=|=)\\s*(.+?)\\s*;', line)\n",
    "       if match:\n",
    "            left_signal, operator, right_expr = match.groups()\n",
    "            dependencies[left_signal] = re.findall(r'\\b\\w+\\b', right_expr)\n",
    "\n",
    "    # Check for feedback loops\n",
    "    for signal in dependencies:\n",
    "        if signal in dependencies[signal]:\n",
    "            print(f\"\\nMay Infer Latch in module {module_index}, : {module_lists[module_index-1][0]}, line: {line_number}\")\n",
    "            statement_lists.append(f\"\\nMay Infer Latch in module {module_index}, : {module_lists[module_index-1][0]}, line: {line_number}\")\n",
    "            print(\"Reason: Combinational Feedback loop detected\")\n",
    "            statement_lists.append(\"Reason: Combinational Feedback loop detected\")\n",
    "            print(\"=====================================\")\n",
    "            statement_lists.append(\"=====================================\")\n",
    "            return\n",
    "\n",
    "\n",
    "# Call the modified checker function\n",
    "check_infer_latch(module_lists)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Unreachable Blocks"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {},
   "outputs": [],
   "source": [
    "def extract_initial_values(module_lists):\n",
    "    initial_values = {}\n",
    "    # Improved regex pattern to capture Verilog style binary values\n",
    "    initial_pattern = re.compile(r'\\b(\\w+)\\s*=\\s*(\\d+\\'b[01]+);')\n",
    "    inside_initial_block = False\n",
    "    for lines in module_lists:\n",
    "        for line in lines:\n",
    "            if 'initial' in line:\n",
    "                inside_initial_block = True\n",
    "            elif 'end' in line and inside_initial_block:\n",
    "                inside_initial_block = False\n",
    "            elif inside_initial_block:\n",
    "                match = initial_pattern.search(line)\n",
    "                if match:\n",
    "                    var, value = match.groups()\n",
    "                    initial_values[var] = value\n",
    "    return initial_values"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [],
   "source": [
    "def normalize_bit_length(value):\n",
    "    # Normalizing binary values to their simplest form for comparison\n",
    "    # Example: from '2'b00' to '1'b0'\n",
    "    match = re.match(r\"(\\d+)'b([01]+)\", value)\n",
    "    if match:\n",
    "        bits, binary = match.groups()\n",
    "        return f\"{int(binary, 2)}\"  # Returns the integer value of the binary\n",
    "    return value"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "metadata": {},
   "outputs": [],
   "source": [
    "def analyze_verilog(module_lists):\n",
    "    issues = {}\n",
    "    current_module = None\n",
    "    line_num = 0\n",
    "\n",
    "    initial_values = extract_initial_values(module_lists)\n",
    "\n",
    "    if_condition_pattern = re.compile(r'if\\s*\\(\\s*(\\w+)\\s*==\\s*(\\d+\\'b[01]+)\\s*\\)')\n",
    "    for lines in module_lists:\n",
    "        for line in lines:\n",
    "            for x in line_num_list:\n",
    "                if x[2] == line:\n",
    "                    line_num = x[1] + 1\n",
    "            match = re.search(r'module\\s+(\\w+)', line)\n",
    "            if match:\n",
    "                current_module = match.group(1)\n",
    "                issues[current_module] = {\n",
    "                    'unreachable_blocks': [],\n",
    "                    'module_line_num': line_num,\n",
    "                    'initial_values': initial_values.copy()\n",
    "                }\n",
    "                continue\n",
    "\n",
    "            if not current_module:\n",
    "                continue\n",
    "\n",
    "            match = if_condition_pattern.search(line)\n",
    "            if match:\n",
    "                var, expected_value = match.groups()\n",
    "                actual_value = issues[current_module]['initial_values'].get(var)\n",
    "\n",
    "                # Normalizing the bit-length for comparison\n",
    "                if actual_value and normalize_bit_length(actual_value) != normalize_bit_length(expected_value):\n",
    "                    issues[current_module]['unreachable_blocks'].append((line_num, line, var, actual_value, expected_value))\n",
    "\n",
    "    return issues"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "metadata": {},
   "outputs": [],
   "source": [
    "def report_issues(issues):\n",
    "    for module, module_issues in issues.items():\n",
    "        if module_issues['unreachable_blocks']:\n",
    "            print(f\"\\nModule: {module}\")\n",
    "            statement_lists.append(f\"\\nModule: {module}\")\n",
    "            for line_num, line, var, actual_value, expected_value in module_issues['unreachable_blocks']:\n",
    "                print(f\"Unreachable Block\")\n",
    "                statement_lists.append(f\"Unreachable Block\")\n",
    "                print(f\"line {line_num}: {line}\")\n",
    "                statement_lists.append(f\"line {line_num}: {line}\")\n",
    "                print(f\"Variable '{var}' is initialized to {actual_value}, but the condition checks for {expected_value}.\")\n",
    "                statement_lists.append(f\"Variable '{var}' is initialized to {actual_value}, but the condition checks for {expected_value}.\")\n",
    "            print('=====================================')  \n",
    "            statement_lists.append('=====================================')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Module: UnreachableBlocks\n",
      "Unreachable Block\n",
      "line 62: if (reach == 2'b0)\n",
      "Variable 'reach' is initialized to 1'b1, but the condition checks for 2'b0.\n",
      "=====================================\n"
     ]
    }
   ],
   "source": [
    "issues = analyze_verilog(module_lists)\n",
    "report_issues(issues)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Multiple Drivers"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Module 13:\n",
      "Always Block: ['always', 'begin', 'y = y + 1;', 'end']\n",
      "Always Block: ['always', 'begin', \"y = 1'b0;\", 'end']\n",
      "Multidriven Variables: {'y'}\n",
      "=====================\n",
      "\n",
      "Module 13:\n",
      "Assign Statements: [(\"assign out = 0'b1;\", 'out')]\n",
      "Multidriven Variables: {'out'}\n",
      "=====================\n"
     ]
    }
   ],
   "source": [
    "def check_multidriven_variables_always_blocks(module_lists):\n",
    "    modules_with_multidriven_variables = set()\n",
    "\n",
    "    for module_index, module in enumerate(module_lists, start=1):\n",
    "        # Always blocks and their contents\n",
    "        always_blocks = []\n",
    "\n",
    "        # Extract contents of always blocks\n",
    "        inside_always = False\n",
    "        current_always_block = []\n",
    "\n",
    "        for line in module:\n",
    "            if 'always' in line:\n",
    "                inside_always = True\n",
    "                current_always_block = ['always']\n",
    "            elif inside_always:\n",
    "                current_always_block.append(line.strip())\n",
    "                if 'end' in line:\n",
    "                    inside_always = False\n",
    "                    always_blocks.append(current_always_block)\n",
    "\n",
    "        # Compare always blocks to identify multidriven variables\n",
    "        seen_variables = set()\n",
    "        for i, block1 in enumerate(always_blocks):\n",
    "            for j, block2 in enumerate(always_blocks):\n",
    "                if i != j:\n",
    "                    # Check for 'variable ='\n",
    "                    for line1 in block1[2:-1]:  # Skip 'always', 'begin', 'end'\n",
    "                        for line2 in block2[2:-1]:  # Skip 'always', 'begin', 'end'\n",
    "                            if '=' in line1 and '=' in line2:\n",
    "                                variable_name1 = line1.split('=')[0].strip()\n",
    "                                variable_name2 = line2.split('=')[0].strip()\n",
    "                                if variable_name1 == variable_name2:\n",
    "                                    seen_variables.add(variable_name1)\n",
    "\n",
    "        # Print the results only if there are multidriven variables in the module\n",
    "        if seen_variables and module_index not in modules_with_multidriven_variables:\n",
    "            modules_with_multidriven_variables.add(module_index)\n",
    "            print(f\"\\nModule {module_index}:\")\n",
    "            statement_lists.append(f\"\\nModule {module_index}:\")\n",
    "            for block in always_blocks:\n",
    "                print(\"Always Block:\", block)\n",
    "                statement_lists.append(\"Always Block: \" + str(block))\n",
    "            print(\"Multidriven Variables:\", seen_variables)\n",
    "            statement_lists.append(\"Multidriven Variables: \" + str(seen_variables))\n",
    "            print(\"=====================\")\n",
    "            statement_lists.append(\"=====================\")\n",
    "\n",
    "# Example usage\n",
    "check_multidriven_variables_always_blocks(module_lists)\n",
    "\n",
    "\n",
    "def check_multidriven_variables_assign_statements(module_lists):\n",
    "    for module_index, module in enumerate(module_lists, start=1):\n",
    "        # Extracted variable names and sizes\n",
    "        variables = set()\n",
    "        # Assign statements and assigned variables\n",
    "        assign_statements = []\n",
    "\n",
    "        for line in module:\n",
    "            # Check if the line contains an assign statement\n",
    "            if 'assign' in line:\n",
    "                parts = line.split()\n",
    "                assign_index = parts.index('assign')\n",
    "\n",
    "                # Extract the assigned variable name\n",
    "                if assign_index < len(parts) - 1:\n",
    "                    variable_name = parts[assign_index + 1].rstrip(';')\n",
    "                    # Check if the variable is already assigned in another statement\n",
    "                    if variable_name in variables:\n",
    "                        assign_statements.append((line, variable_name))\n",
    "                    else:\n",
    "                        variables.add(variable_name)\n",
    "\n",
    "        # Check for multidriven variables within the same module based on assign statements\n",
    "        seen_variables = set()\n",
    "        for statement, variable in assign_statements:\n",
    "            # Check if the variable is repeated (multidriven) in the same module\n",
    "            if variable in seen_variables:\n",
    "                print(f\"Module {module_index}: Variable '{variable}' is multidriven.\")\n",
    "            else:\n",
    "                seen_variables.add(variable)\n",
    "\n",
    "        # Print the results only if there are multidriven variables in the module\n",
    "        if seen_variables:\n",
    "            print(f\"\\nModule {module_index}:\")\n",
    "            statement_lists.append(f\"\\nModule {module_index}:\")\n",
    "            print(\"Assign Statements:\", assign_statements)\n",
    "            statement_lists.append(\"Assign Statements: \" + str(assign_statements))\n",
    "            print(\"Multidriven Variables:\", seen_variables)\n",
    "            statement_lists.append(\"Multidriven Variables: \" + str(seen_variables))\n",
    "            print(\"=====================\")\n",
    "            statement_lists.append(\"=====================\")\n",
    "\n",
    "# Example usage\n",
    "check_multidriven_variables_assign_statements(module_lists)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Arithmetic Overflow"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 38,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Possible Arithmetic Overflow in module 13 : module MultipleDrivers(input [1:0] x, output out); \n",
      "Line Number: 196\n",
      "Line:  y = y + 1;\n",
      "Left side size: 1\n",
      "Right side size: 1\n",
      "Operation List: [[['y'], ['y', '+', '1']]]\n",
      "=====================\n",
      "\n",
      "Possible Arithmetic Overflow in module 14 : module ArithmeticOverflow(a,b,result); \n",
      "Line Number: 208\n",
      "Line:  assign result = a + b;\n",
      "Left side size: 4\n",
      "Right side size: 4\n",
      "Operation List: [[['assign', 'result'], ['a', '+', 'b']]]\n",
      "=====================\n",
      "\n",
      "Possible Arithmetic Overflow in module 15 : module CombinationalFeedbackLoop(a, b); \n",
      "Line Number: 217\n",
      "Line:  b = b + a;\n",
      "Left side size: 1\n",
      "Right side size: 1\n",
      "Operation List: [[['b'], ['b', '+', 'a']]]\n",
      "=====================\n"
     ]
    }
   ],
   "source": [
    "\n",
    "def checkArithmeticOverflow(module_lists):\n",
    "    # extracting the variables from the module\n",
    "    variable_list = [[] for _ in range(len(module_lists))]\n",
    "    \n",
    "    for module_index, module in enumerate(module_lists, start=1):\n",
    "        #print(\"Module Number:\", module_index)\n",
    "        for variable_declaration in module:\n",
    "            # check if the variable is input, output, wire, or reg\n",
    "            if variable_declaration.startswith(('input ', 'output ', 'wire ', 'reg ')):\n",
    "                # Extract variable name and size\n",
    "                parts = variable_declaration.split()\n",
    "                parts[-1] =  parts[-1].rstrip(';')\n",
    "                # Variable names are strings after '[number:number]' or after 'reg', 'wire', 'input', 'output'\n",
    "                variable_names = [part.strip(',') for part in parts[1:] if part not in ('reg', 'wire', 'input', 'output')]\n",
    "                for i in variable_names:\n",
    "                    if '[' in i and ']' in i:\n",
    "                        variable_names.remove(i)\n",
    "                \n",
    "                        \n",
    "                        \n",
    "                variable_size = 1  # Default size is 1\n",
    "                \n",
    "                # Check if [number-1:0] pattern is present\n",
    "                if '[' in variable_declaration and ']' in variable_declaration:\n",
    "                    size_part = variable_declaration.split('[')[1].split(']')[0]\n",
    "                    try:\n",
    "                        # Extract the size correctly\n",
    "                        if ':' in size_part:\n",
    "                            sizes = size_part.split(':')\n",
    "                            variable_size = abs(int(sizes[0]) - int(sizes[1])) + 1\n",
    "                        else:\n",
    "                            variable_size = int(size_part) + 1\n",
    "                    except ValueError:\n",
    "                        pass\n",
    "                \n",
    "                # Store the variable names and size\n",
    "                variable_list[module_index - 1].extend([[name, variable_size] for name in variable_names if name])\n",
    "\n",
    "        #print(\"Variable List:\", variable_list[module_index - 1])\n",
    "        \n",
    "\n",
    "        # extracting the operations from the module\n",
    "        operation_list = []\n",
    "        for operation in module:\n",
    "            if '=' in operation:\n",
    "                if '+' in operation or '-' in operation or '*' in operation or '/' in operation:\n",
    "                    # Extract the operation\n",
    "                    parts = operation.split('=')\n",
    "                    parts[-1] = parts[-1].rstrip(';')\n",
    "                    parts = [part.split(' ') for part in parts]\n",
    "                    # Remove empty strings\n",
    "                    for part in parts:\n",
    "                        while '' in part:\n",
    "                            part.remove('')\n",
    "\n",
    "                    left_side_size = 0\n",
    "                    right_side_size = 0\n",
    "                    for variable in variable_list[module_index - 1]:\n",
    "                        if variable[0] in parts[0]:\n",
    "                            left_side_size = variable[1]\n",
    "                            break\n",
    "                    for variable in variable_list[module_index - 1]:\n",
    "                        if variable[0] in parts[1]:\n",
    "                            right_side_size = max(variable[1], right_side_size)\n",
    "                    \n",
    "\n",
    "\n",
    "                    if left_side_size <= right_side_size:\n",
    "                        print(\"\\nPossible Arithmetic Overflow in module\", module_index, \":\", module[0])\n",
    "                        statement_lists.append(\"\\nPossible Arithmetic Overflow in module \" + str(module_index) + \" : \" + module[0])\n",
    "                        for x in line_num_list:\n",
    "                            if x[0] == module_index-1 and x[2] == operation:\n",
    "                                line_num = x[1] + 1\n",
    "                        print(\"Line Number:\", line_num)\n",
    "                        statement_lists.append(\"Line Number : \" + str(line_num))\n",
    "                        print(\"Line: \", operation)\n",
    "                        statement_lists.append(\"Line: \" + operation)\n",
    "                        print(\"Left side size:\", left_side_size)\n",
    "                        statement_lists.append(\"Left side size: \" + str(left_side_size))\n",
    "                        print(\"Right side size:\", right_side_size)\n",
    "                        statement_lists.append(\"Right side size: \" + str(right_side_size))\n",
    "\n",
    "                        \n",
    "\n",
    "                        \n",
    "                    operation_list.append(parts)\n",
    "\n",
    "\n",
    "        if len(operation_list) == 0:\n",
    "            pass\n",
    "        else:\n",
    "            print(\"Operation List:\", operation_list)\n",
    "            statement_lists.append(\"Operation List: \" + str(operation_list))\n",
    "            print(\"=====================\")\n",
    "            statement_lists.append(\"=====================\")\n",
    "\n",
    "        #print()\n",
    "    \n",
    "checkArithmeticOverflow(module_lists)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Non-Parallel Case"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "metadata": {},
   "outputs": [],
   "source": [
    "def extract_text_before_colon(input_text):\n",
    "    # Find the index of the colon\n",
    "    colon_index = input_text.find(':')\n",
    "\n",
    "    if colon_index != -1:\n",
    "        # Extract the text before the colon\n",
    "        text_before_colon = input_text[:colon_index].strip()\n",
    "        return text_before_colon\n",
    "    else:\n",
    "        return \"None\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 40,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "def can_be_number(input_text):\n",
    "    try:\n",
    "        input_text = input_text.replace(' ', '')\n",
    "        if input_text[2] == 'b':\n",
    "            input_text = input_text.split('b')[1]\n",
    "            #print(input_text)\n",
    "        elif input_text[2] == 'd':\n",
    "            input_text = input_text.split('d')[1]\n",
    "        elif input_text[2] == 'h':\n",
    "            input_text = input_text.split('h')[1]\n",
    "            input_text = int(input_text, 16)\n",
    "        int(input_text)\n",
    "        return True\n",
    "    except :\n",
    "        return False\n",
    "can_be_number(\"1'b0\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 41,
   "metadata": {},
   "outputs": [],
   "source": [
    "def is_parallel_sequence(lst):\n",
    "    lst0 = [element.replace('?', '0') for element in lst]\n",
    "    lst0 = [element.replace('x', '0') for element in lst0]\n",
    "    lst1 = [element.replace('?', '1') for element in lst]\n",
    "    lst1 = [element.replace('x', '1') for element in lst1]\n",
    "\n",
    "    set0 = set(lst0)\n",
    "    set1 = set(lst1)\n",
    "    if len(set0) < len(lst0) or len(set1) < len(lst1):\n",
    "        return False\n",
    "    else:\n",
    "        return True"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "metadata": {},
   "outputs": [],
   "source": [
    "def check_parallel_case(module_lists):\n",
    "    parallel_case = calculating_case_index(module_lists)\n",
    "    mask2 = 0\n",
    "    for i in parallel_case:\n",
    "        mask = 0\n",
    "        case_values = []\n",
    "        for j in module_lists[i]:\n",
    "            \n",
    "            k_counter = 0\n",
    "            parallel_case_counter = 0\n",
    "            if j.startswith('case') or j.startswith('casez') or j.startswith('casex'):\n",
    "            # iterate over lines after case\n",
    "                #print(j)\n",
    "                case_number = j\n",
    "                if \"synopsys\" in j:\n",
    "                    tmp = j.split(\" \")\n",
    "                    if \"parallel_case\" in tmp:\n",
    "                        mask2 = 1\n",
    "                        break\n",
    "    \n",
    "        \n",
    "                for k in module_lists[i][module_lists[i].index(j)+1:]:\n",
    "                    #print(k)\n",
    "                    k_counter += 1\n",
    "                    num = extract_text_before_colon(k)\n",
    "                    if num != \"None\" and num != \"default\":\n",
    "                        case_values.append(num)\n",
    "                    if can_be_number(num):\n",
    "                        parallel_case_counter += 1\n",
    "                        #print(\"yes\")\n",
    "                    # mask = 1\n",
    "\n",
    "                    if k.startswith('endcase'):\n",
    "                        break\n",
    "        \n",
    "        for t in case_values:\n",
    "            if can_be_number(t):\n",
    "                mask = 1\n",
    "            else:\n",
    "                mask = 0\n",
    "                break\n",
    "        \n",
    "        if mask == 0 and mask2 == 0 :\n",
    "            if is_parallel_sequence(case_values) == False:\n",
    "                print(\"Non-Parallel Case:\")\n",
    "                statement_lists.append(\"\\nNon-Parallel Case:\")\n",
    "                print(\"Module\", i + 1, \":\", module_lists[i][0])\n",
    "                statement_lists.append(\"Module \" + str(i + 1) + \" : \" + module_lists[i][0])\n",
    "                for x in line_num_list:\n",
    "                    if x[0] == i and x[2] == case_number:\n",
    "                        line_num = x[1] + 1\n",
    "                print(\"Line Number:\", line_num)\n",
    "                statement_lists.append(\"Line Number : \" + str(line_num))\n",
    "                print(\"=====================================\")\n",
    "                statement_lists.append(\"=====================================\")\n",
    "                print()\n",
    "\n",
    "        if mask2 == 1:\n",
    "            mask2 = 0\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 43,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Non-Parallel Case:\n",
      "Module 10 : module NonParallelZ (x); \n",
      "Line Number: 146\n",
      "=====================================\n",
      "\n",
      "Non-Parallel Case:\n",
      "Module 11 : module NonParallelX (x); \n",
      "Line Number: 160\n",
      "=====================================\n",
      "\n",
      "Non-Parallel Case:\n",
      "Module 12 : module Full_Case (y_out); \n",
      "Line Number: 175\n",
      "=====================================\n",
      "\n"
     ]
    }
   ],
   "source": [
    "check_parallel_case(module_lists)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 44,
   "metadata": {},
   "outputs": [],
   "source": [
    "def report_generator(statement_lists):\n",
    "    with open('report.txt', 'w') as f:\n",
    "        for item in statement_lists:\n",
    "            f.write(\"%s\\n\" % item)\n",
    "    print(\"Report Generated Successfully\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 45,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Report Generated Successfully\n"
     ]
    }
   ],
   "source": [
    "report_generator(statement_lists)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
