// Seed: 356298924
module module_0 (
    output tri1 id_0
    , id_11,
    input wire id_1,
    input tri id_2,
    output tri id_3,
    output tri id_4,
    input tri id_5,
    input wand id_6,
    output supply1 id_7,
    input tri id_8,
    output wire id_9
    , id_12
);
  logic [1 : 1] id_13;
  wire id_14;
  assign id_3 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    input  wand  id_1,
    input  tri0  id_2,
    output tri   id_3,
    output tri0  id_4,
    input  tri0  id_5,
    output uwire id_6,
    input  tri   id_7,
    output tri0  id_8
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_8,
      id_3,
      id_5,
      id_5,
      id_6,
      id_0,
      id_4
  );
endmodule
