Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 924bf48a11a74bbc96a4e3faa0285880 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_layer_1_behav xil_defaultlib.tb_layer_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 'P' [C:/Users/86158/Desktop/CONV_/conv_prj.srcs/sources_1/new/conv.v:160]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 'P' [C:/Users/86158/Desktop/CONV_/conv_prj.srcs/sources_1/new/conv.v:167]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 'P' [C:/Users/86158/Desktop/CONV_/conv_prj.srcs/sources_1/new/conv.v:174]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 'P' [C:/Users/86158/Desktop/CONV_/conv_prj.srcs/sources_1/new/conv.v:182]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 'P' [C:/Users/86158/Desktop/CONV_/conv_prj.srcs/sources_1/new/conv.v:189]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 'P' [C:/Users/86158/Desktop/CONV_/conv_prj.srcs/sources_1/new/conv.v:196]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 'P' [C:/Users/86158/Desktop/CONV_/conv_prj.srcs/sources_1/new/conv.v:204]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 'P' [C:/Users/86158/Desktop/CONV_/conv_prj.srcs/sources_1/new/conv.v:211]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 'P' [C:/Users/86158/Desktop/CONV_/conv_prj.srcs/sources_1/new/conv.v:218]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.rom_16x784
Compiling module xil_defaultlib.pic_input
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.shift_ram_conv_5_5_c_shift_ram_v...
Compiling module xil_defaultlib.shift_ram_conv_5_5_c_shift_ram_v...
Compiling module xil_defaultlib.shift_ram_conv_5_5_c_shift_ram_v...
Compiling module xil_defaultlib.shift_ram_conv_5_5
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.mult_16_luts
Compiling module xil_defaultlib.mult_16_mult_gen_v12_0_14_viv
Compiling module xil_defaultlib.mult_16_mult_gen_v12_0_14
Compiling module xil_defaultlib.mult_16
Compiling module xil_defaultlib.conv
Compiling module xil_defaultlib.layer_1
Compiling module xil_defaultlib.tb_layer_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_layer_1_behav
