--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml DCE_Q816.twx DCE_Q816.ncd -o DCE_Q816.twr DCE_Q816.pcf
-ucf przypisanie_pinow.ucf

Design file:              DCE_Q816.ncd
Physical constraint file: DCE_Q816.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CPUclk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 276 paths analyzed, 55 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.844ns.
--------------------------------------------------------------------------------

Paths for end point CPUclk1_21 (SLICE_X21Y26.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     79.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPUclk1_0 (FF)
  Destination:          CPUclk1_21 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.886ns (Levels of Logic = 11)
  Clock Path Skew:      0.042ns (0.049 - 0.007)
  Source Clock:         CPUclk_BUFGP rising at 0.000ns
  Destination Clock:    CPUclk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPUclk1_0 to CPUclk1_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.XQ      Tcko                  0.495   CPUclk1<0>
                                                       CPUclk1_0
    SLICE_X21Y16.F1      net (fanout=1)        0.491   CPUclk1<0>
    SLICE_X21Y16.COUT    Topcyf                1.026   CPUclk1<0>
                                                       Mcount_CPUclk1_lut<0>_INV_0
                                                       Mcount_CPUclk1_cy<0>
                                                       Mcount_CPUclk1_cy<1>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<1>
    SLICE_X21Y17.COUT    Tbyp                  0.130   CPUclk1<2>
                                                       Mcount_CPUclk1_cy<2>
                                                       Mcount_CPUclk1_cy<3>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<3>
    SLICE_X21Y18.COUT    Tbyp                  0.130   CPUclk1<4>
                                                       Mcount_CPUclk1_cy<4>
                                                       Mcount_CPUclk1_cy<5>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<5>
    SLICE_X21Y19.COUT    Tbyp                  0.130   CPUclk1<6>
                                                       Mcount_CPUclk1_cy<6>
                                                       Mcount_CPUclk1_cy<7>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<7>
    SLICE_X21Y20.COUT    Tbyp                  0.130   CPUclk1<8>
                                                       Mcount_CPUclk1_cy<8>
                                                       Mcount_CPUclk1_cy<9>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<9>
    SLICE_X21Y21.COUT    Tbyp                  0.130   CPUclk1<10>
                                                       Mcount_CPUclk1_cy<10>
                                                       Mcount_CPUclk1_cy<11>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<11>
    SLICE_X21Y22.COUT    Tbyp                  0.130   CPUclk1<12>
                                                       Mcount_CPUclk1_cy<12>
                                                       Mcount_CPUclk1_cy<13>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<13>
    SLICE_X21Y23.COUT    Tbyp                  0.130   CPUclk1<14>
                                                       Mcount_CPUclk1_cy<14>
                                                       Mcount_CPUclk1_cy<15>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<15>
    SLICE_X21Y24.COUT    Tbyp                  0.130   CPUclk1<16>
                                                       Mcount_CPUclk1_cy<16>
                                                       Mcount_CPUclk1_cy<17>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<17>
    SLICE_X21Y25.COUT    Tbyp                  0.130   CPUclk1<18>
                                                       Mcount_CPUclk1_cy<18>
                                                       Mcount_CPUclk1_cy<19>
    SLICE_X21Y26.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<19>
    SLICE_X21Y26.CLK     Tcinck                0.704   CPUclk1<20>
                                                       Mcount_CPUclk1_cy<20>
                                                       Mcount_CPUclk1_xor<21>
                                                       CPUclk1_21
    -------------------------------------------------  ---------------------------
    Total                                      3.886ns (3.395ns logic, 0.491ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPUclk1_1 (FF)
  Destination:          CPUclk1_21 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.696ns (Levels of Logic = 11)
  Clock Path Skew:      0.042ns (0.049 - 0.007)
  Source Clock:         CPUclk_BUFGP rising at 0.000ns
  Destination Clock:    CPUclk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPUclk1_1 to CPUclk1_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.YQ      Tcko                  0.524   CPUclk1<0>
                                                       CPUclk1_1
    SLICE_X21Y16.G4      net (fanout=1)        0.289   CPUclk1<1>
    SLICE_X21Y16.COUT    Topcyg                1.009   CPUclk1<0>
                                                       CPUclk1<1>_rt
                                                       Mcount_CPUclk1_cy<1>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<1>
    SLICE_X21Y17.COUT    Tbyp                  0.130   CPUclk1<2>
                                                       Mcount_CPUclk1_cy<2>
                                                       Mcount_CPUclk1_cy<3>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<3>
    SLICE_X21Y18.COUT    Tbyp                  0.130   CPUclk1<4>
                                                       Mcount_CPUclk1_cy<4>
                                                       Mcount_CPUclk1_cy<5>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<5>
    SLICE_X21Y19.COUT    Tbyp                  0.130   CPUclk1<6>
                                                       Mcount_CPUclk1_cy<6>
                                                       Mcount_CPUclk1_cy<7>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<7>
    SLICE_X21Y20.COUT    Tbyp                  0.130   CPUclk1<8>
                                                       Mcount_CPUclk1_cy<8>
                                                       Mcount_CPUclk1_cy<9>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<9>
    SLICE_X21Y21.COUT    Tbyp                  0.130   CPUclk1<10>
                                                       Mcount_CPUclk1_cy<10>
                                                       Mcount_CPUclk1_cy<11>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<11>
    SLICE_X21Y22.COUT    Tbyp                  0.130   CPUclk1<12>
                                                       Mcount_CPUclk1_cy<12>
                                                       Mcount_CPUclk1_cy<13>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<13>
    SLICE_X21Y23.COUT    Tbyp                  0.130   CPUclk1<14>
                                                       Mcount_CPUclk1_cy<14>
                                                       Mcount_CPUclk1_cy<15>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<15>
    SLICE_X21Y24.COUT    Tbyp                  0.130   CPUclk1<16>
                                                       Mcount_CPUclk1_cy<16>
                                                       Mcount_CPUclk1_cy<17>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<17>
    SLICE_X21Y25.COUT    Tbyp                  0.130   CPUclk1<18>
                                                       Mcount_CPUclk1_cy<18>
                                                       Mcount_CPUclk1_cy<19>
    SLICE_X21Y26.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<19>
    SLICE_X21Y26.CLK     Tcinck                0.704   CPUclk1<20>
                                                       Mcount_CPUclk1_cy<20>
                                                       Mcount_CPUclk1_xor<21>
                                                       CPUclk1_21
    -------------------------------------------------  ---------------------------
    Total                                      3.696ns (3.407ns logic, 0.289ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPUclk1_2 (FF)
  Destination:          CPUclk1_21 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.649ns (Levels of Logic = 10)
  Clock Path Skew:      0.042ns (0.049 - 0.007)
  Source Clock:         CPUclk_BUFGP rising at 0.000ns
  Destination Clock:    CPUclk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPUclk1_2 to CPUclk1_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.XQ      Tcko                  0.495   CPUclk1<2>
                                                       CPUclk1_2
    SLICE_X21Y17.F2      net (fanout=1)        0.384   CPUclk1<2>
    SLICE_X21Y17.COUT    Topcyf                1.026   CPUclk1<2>
                                                       CPUclk1<2>_rt
                                                       Mcount_CPUclk1_cy<2>
                                                       Mcount_CPUclk1_cy<3>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<3>
    SLICE_X21Y18.COUT    Tbyp                  0.130   CPUclk1<4>
                                                       Mcount_CPUclk1_cy<4>
                                                       Mcount_CPUclk1_cy<5>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<5>
    SLICE_X21Y19.COUT    Tbyp                  0.130   CPUclk1<6>
                                                       Mcount_CPUclk1_cy<6>
                                                       Mcount_CPUclk1_cy<7>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<7>
    SLICE_X21Y20.COUT    Tbyp                  0.130   CPUclk1<8>
                                                       Mcount_CPUclk1_cy<8>
                                                       Mcount_CPUclk1_cy<9>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<9>
    SLICE_X21Y21.COUT    Tbyp                  0.130   CPUclk1<10>
                                                       Mcount_CPUclk1_cy<10>
                                                       Mcount_CPUclk1_cy<11>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<11>
    SLICE_X21Y22.COUT    Tbyp                  0.130   CPUclk1<12>
                                                       Mcount_CPUclk1_cy<12>
                                                       Mcount_CPUclk1_cy<13>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<13>
    SLICE_X21Y23.COUT    Tbyp                  0.130   CPUclk1<14>
                                                       Mcount_CPUclk1_cy<14>
                                                       Mcount_CPUclk1_cy<15>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<15>
    SLICE_X21Y24.COUT    Tbyp                  0.130   CPUclk1<16>
                                                       Mcount_CPUclk1_cy<16>
                                                       Mcount_CPUclk1_cy<17>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<17>
    SLICE_X21Y25.COUT    Tbyp                  0.130   CPUclk1<18>
                                                       Mcount_CPUclk1_cy<18>
                                                       Mcount_CPUclk1_cy<19>
    SLICE_X21Y26.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<19>
    SLICE_X21Y26.CLK     Tcinck                0.704   CPUclk1<20>
                                                       Mcount_CPUclk1_cy<20>
                                                       Mcount_CPUclk1_xor<21>
                                                       CPUclk1_21
    -------------------------------------------------  ---------------------------
    Total                                      3.649ns (3.265ns logic, 0.384ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------

Paths for end point CPUclk1_22 (SLICE_X21Y27.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     79.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPUclk1_0 (FF)
  Destination:          CPUclk1_22 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.841ns (Levels of Logic = 12)
  Clock Path Skew:      0.042ns (0.049 - 0.007)
  Source Clock:         CPUclk_BUFGP rising at 0.000ns
  Destination Clock:    CPUclk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPUclk1_0 to CPUclk1_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.XQ      Tcko                  0.495   CPUclk1<0>
                                                       CPUclk1_0
    SLICE_X21Y16.F1      net (fanout=1)        0.491   CPUclk1<0>
    SLICE_X21Y16.COUT    Topcyf                1.026   CPUclk1<0>
                                                       Mcount_CPUclk1_lut<0>_INV_0
                                                       Mcount_CPUclk1_cy<0>
                                                       Mcount_CPUclk1_cy<1>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<1>
    SLICE_X21Y17.COUT    Tbyp                  0.130   CPUclk1<2>
                                                       Mcount_CPUclk1_cy<2>
                                                       Mcount_CPUclk1_cy<3>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<3>
    SLICE_X21Y18.COUT    Tbyp                  0.130   CPUclk1<4>
                                                       Mcount_CPUclk1_cy<4>
                                                       Mcount_CPUclk1_cy<5>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<5>
    SLICE_X21Y19.COUT    Tbyp                  0.130   CPUclk1<6>
                                                       Mcount_CPUclk1_cy<6>
                                                       Mcount_CPUclk1_cy<7>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<7>
    SLICE_X21Y20.COUT    Tbyp                  0.130   CPUclk1<8>
                                                       Mcount_CPUclk1_cy<8>
                                                       Mcount_CPUclk1_cy<9>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<9>
    SLICE_X21Y21.COUT    Tbyp                  0.130   CPUclk1<10>
                                                       Mcount_CPUclk1_cy<10>
                                                       Mcount_CPUclk1_cy<11>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<11>
    SLICE_X21Y22.COUT    Tbyp                  0.130   CPUclk1<12>
                                                       Mcount_CPUclk1_cy<12>
                                                       Mcount_CPUclk1_cy<13>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<13>
    SLICE_X21Y23.COUT    Tbyp                  0.130   CPUclk1<14>
                                                       Mcount_CPUclk1_cy<14>
                                                       Mcount_CPUclk1_cy<15>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<15>
    SLICE_X21Y24.COUT    Tbyp                  0.130   CPUclk1<16>
                                                       Mcount_CPUclk1_cy<16>
                                                       Mcount_CPUclk1_cy<17>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<17>
    SLICE_X21Y25.COUT    Tbyp                  0.130   CPUclk1<18>
                                                       Mcount_CPUclk1_cy<18>
                                                       Mcount_CPUclk1_cy<19>
    SLICE_X21Y26.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<19>
    SLICE_X21Y26.COUT    Tbyp                  0.130   CPUclk1<20>
                                                       Mcount_CPUclk1_cy<20>
                                                       Mcount_CPUclk1_cy<21>
    SLICE_X21Y27.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<21>
    SLICE_X21Y27.CLK     Tcinck                0.529   CPUclk1<22>
                                                       Mcount_CPUclk1_xor<22>
                                                       CPUclk1_22
    -------------------------------------------------  ---------------------------
    Total                                      3.841ns (3.350ns logic, 0.491ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPUclk1_1 (FF)
  Destination:          CPUclk1_22 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.651ns (Levels of Logic = 12)
  Clock Path Skew:      0.042ns (0.049 - 0.007)
  Source Clock:         CPUclk_BUFGP rising at 0.000ns
  Destination Clock:    CPUclk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPUclk1_1 to CPUclk1_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.YQ      Tcko                  0.524   CPUclk1<0>
                                                       CPUclk1_1
    SLICE_X21Y16.G4      net (fanout=1)        0.289   CPUclk1<1>
    SLICE_X21Y16.COUT    Topcyg                1.009   CPUclk1<0>
                                                       CPUclk1<1>_rt
                                                       Mcount_CPUclk1_cy<1>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<1>
    SLICE_X21Y17.COUT    Tbyp                  0.130   CPUclk1<2>
                                                       Mcount_CPUclk1_cy<2>
                                                       Mcount_CPUclk1_cy<3>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<3>
    SLICE_X21Y18.COUT    Tbyp                  0.130   CPUclk1<4>
                                                       Mcount_CPUclk1_cy<4>
                                                       Mcount_CPUclk1_cy<5>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<5>
    SLICE_X21Y19.COUT    Tbyp                  0.130   CPUclk1<6>
                                                       Mcount_CPUclk1_cy<6>
                                                       Mcount_CPUclk1_cy<7>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<7>
    SLICE_X21Y20.COUT    Tbyp                  0.130   CPUclk1<8>
                                                       Mcount_CPUclk1_cy<8>
                                                       Mcount_CPUclk1_cy<9>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<9>
    SLICE_X21Y21.COUT    Tbyp                  0.130   CPUclk1<10>
                                                       Mcount_CPUclk1_cy<10>
                                                       Mcount_CPUclk1_cy<11>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<11>
    SLICE_X21Y22.COUT    Tbyp                  0.130   CPUclk1<12>
                                                       Mcount_CPUclk1_cy<12>
                                                       Mcount_CPUclk1_cy<13>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<13>
    SLICE_X21Y23.COUT    Tbyp                  0.130   CPUclk1<14>
                                                       Mcount_CPUclk1_cy<14>
                                                       Mcount_CPUclk1_cy<15>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<15>
    SLICE_X21Y24.COUT    Tbyp                  0.130   CPUclk1<16>
                                                       Mcount_CPUclk1_cy<16>
                                                       Mcount_CPUclk1_cy<17>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<17>
    SLICE_X21Y25.COUT    Tbyp                  0.130   CPUclk1<18>
                                                       Mcount_CPUclk1_cy<18>
                                                       Mcount_CPUclk1_cy<19>
    SLICE_X21Y26.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<19>
    SLICE_X21Y26.COUT    Tbyp                  0.130   CPUclk1<20>
                                                       Mcount_CPUclk1_cy<20>
                                                       Mcount_CPUclk1_cy<21>
    SLICE_X21Y27.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<21>
    SLICE_X21Y27.CLK     Tcinck                0.529   CPUclk1<22>
                                                       Mcount_CPUclk1_xor<22>
                                                       CPUclk1_22
    -------------------------------------------------  ---------------------------
    Total                                      3.651ns (3.362ns logic, 0.289ns route)
                                                       (92.1% logic, 7.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPUclk1_2 (FF)
  Destination:          CPUclk1_22 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.604ns (Levels of Logic = 11)
  Clock Path Skew:      0.042ns (0.049 - 0.007)
  Source Clock:         CPUclk_BUFGP rising at 0.000ns
  Destination Clock:    CPUclk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPUclk1_2 to CPUclk1_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.XQ      Tcko                  0.495   CPUclk1<2>
                                                       CPUclk1_2
    SLICE_X21Y17.F2      net (fanout=1)        0.384   CPUclk1<2>
    SLICE_X21Y17.COUT    Topcyf                1.026   CPUclk1<2>
                                                       CPUclk1<2>_rt
                                                       Mcount_CPUclk1_cy<2>
                                                       Mcount_CPUclk1_cy<3>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<3>
    SLICE_X21Y18.COUT    Tbyp                  0.130   CPUclk1<4>
                                                       Mcount_CPUclk1_cy<4>
                                                       Mcount_CPUclk1_cy<5>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<5>
    SLICE_X21Y19.COUT    Tbyp                  0.130   CPUclk1<6>
                                                       Mcount_CPUclk1_cy<6>
                                                       Mcount_CPUclk1_cy<7>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<7>
    SLICE_X21Y20.COUT    Tbyp                  0.130   CPUclk1<8>
                                                       Mcount_CPUclk1_cy<8>
                                                       Mcount_CPUclk1_cy<9>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<9>
    SLICE_X21Y21.COUT    Tbyp                  0.130   CPUclk1<10>
                                                       Mcount_CPUclk1_cy<10>
                                                       Mcount_CPUclk1_cy<11>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<11>
    SLICE_X21Y22.COUT    Tbyp                  0.130   CPUclk1<12>
                                                       Mcount_CPUclk1_cy<12>
                                                       Mcount_CPUclk1_cy<13>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<13>
    SLICE_X21Y23.COUT    Tbyp                  0.130   CPUclk1<14>
                                                       Mcount_CPUclk1_cy<14>
                                                       Mcount_CPUclk1_cy<15>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<15>
    SLICE_X21Y24.COUT    Tbyp                  0.130   CPUclk1<16>
                                                       Mcount_CPUclk1_cy<16>
                                                       Mcount_CPUclk1_cy<17>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<17>
    SLICE_X21Y25.COUT    Tbyp                  0.130   CPUclk1<18>
                                                       Mcount_CPUclk1_cy<18>
                                                       Mcount_CPUclk1_cy<19>
    SLICE_X21Y26.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<19>
    SLICE_X21Y26.COUT    Tbyp                  0.130   CPUclk1<20>
                                                       Mcount_CPUclk1_cy<20>
                                                       Mcount_CPUclk1_cy<21>
    SLICE_X21Y27.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<21>
    SLICE_X21Y27.CLK     Tcinck                0.529   CPUclk1<22>
                                                       Mcount_CPUclk1_xor<22>
                                                       CPUclk1_22
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (3.220ns logic, 0.384ns route)
                                                       (89.3% logic, 10.7% route)

--------------------------------------------------------------------------------

Paths for end point CPUclk1_19 (SLICE_X21Y25.CIN), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     79.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPUclk1_0 (FF)
  Destination:          CPUclk1_19 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.756ns (Levels of Logic = 10)
  Clock Path Skew:      0.038ns (0.045 - 0.007)
  Source Clock:         CPUclk_BUFGP rising at 0.000ns
  Destination Clock:    CPUclk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPUclk1_0 to CPUclk1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.XQ      Tcko                  0.495   CPUclk1<0>
                                                       CPUclk1_0
    SLICE_X21Y16.F1      net (fanout=1)        0.491   CPUclk1<0>
    SLICE_X21Y16.COUT    Topcyf                1.026   CPUclk1<0>
                                                       Mcount_CPUclk1_lut<0>_INV_0
                                                       Mcount_CPUclk1_cy<0>
                                                       Mcount_CPUclk1_cy<1>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<1>
    SLICE_X21Y17.COUT    Tbyp                  0.130   CPUclk1<2>
                                                       Mcount_CPUclk1_cy<2>
                                                       Mcount_CPUclk1_cy<3>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<3>
    SLICE_X21Y18.COUT    Tbyp                  0.130   CPUclk1<4>
                                                       Mcount_CPUclk1_cy<4>
                                                       Mcount_CPUclk1_cy<5>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<5>
    SLICE_X21Y19.COUT    Tbyp                  0.130   CPUclk1<6>
                                                       Mcount_CPUclk1_cy<6>
                                                       Mcount_CPUclk1_cy<7>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<7>
    SLICE_X21Y20.COUT    Tbyp                  0.130   CPUclk1<8>
                                                       Mcount_CPUclk1_cy<8>
                                                       Mcount_CPUclk1_cy<9>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<9>
    SLICE_X21Y21.COUT    Tbyp                  0.130   CPUclk1<10>
                                                       Mcount_CPUclk1_cy<10>
                                                       Mcount_CPUclk1_cy<11>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<11>
    SLICE_X21Y22.COUT    Tbyp                  0.130   CPUclk1<12>
                                                       Mcount_CPUclk1_cy<12>
                                                       Mcount_CPUclk1_cy<13>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<13>
    SLICE_X21Y23.COUT    Tbyp                  0.130   CPUclk1<14>
                                                       Mcount_CPUclk1_cy<14>
                                                       Mcount_CPUclk1_cy<15>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<15>
    SLICE_X21Y24.COUT    Tbyp                  0.130   CPUclk1<16>
                                                       Mcount_CPUclk1_cy<16>
                                                       Mcount_CPUclk1_cy<17>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<17>
    SLICE_X21Y25.CLK     Tcinck                0.704   CPUclk1<18>
                                                       Mcount_CPUclk1_cy<18>
                                                       Mcount_CPUclk1_xor<19>
                                                       CPUclk1_19
    -------------------------------------------------  ---------------------------
    Total                                      3.756ns (3.265ns logic, 0.491ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPUclk1_1 (FF)
  Destination:          CPUclk1_19 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.566ns (Levels of Logic = 10)
  Clock Path Skew:      0.038ns (0.045 - 0.007)
  Source Clock:         CPUclk_BUFGP rising at 0.000ns
  Destination Clock:    CPUclk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPUclk1_1 to CPUclk1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.YQ      Tcko                  0.524   CPUclk1<0>
                                                       CPUclk1_1
    SLICE_X21Y16.G4      net (fanout=1)        0.289   CPUclk1<1>
    SLICE_X21Y16.COUT    Topcyg                1.009   CPUclk1<0>
                                                       CPUclk1<1>_rt
                                                       Mcount_CPUclk1_cy<1>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<1>
    SLICE_X21Y17.COUT    Tbyp                  0.130   CPUclk1<2>
                                                       Mcount_CPUclk1_cy<2>
                                                       Mcount_CPUclk1_cy<3>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<3>
    SLICE_X21Y18.COUT    Tbyp                  0.130   CPUclk1<4>
                                                       Mcount_CPUclk1_cy<4>
                                                       Mcount_CPUclk1_cy<5>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<5>
    SLICE_X21Y19.COUT    Tbyp                  0.130   CPUclk1<6>
                                                       Mcount_CPUclk1_cy<6>
                                                       Mcount_CPUclk1_cy<7>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<7>
    SLICE_X21Y20.COUT    Tbyp                  0.130   CPUclk1<8>
                                                       Mcount_CPUclk1_cy<8>
                                                       Mcount_CPUclk1_cy<9>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<9>
    SLICE_X21Y21.COUT    Tbyp                  0.130   CPUclk1<10>
                                                       Mcount_CPUclk1_cy<10>
                                                       Mcount_CPUclk1_cy<11>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<11>
    SLICE_X21Y22.COUT    Tbyp                  0.130   CPUclk1<12>
                                                       Mcount_CPUclk1_cy<12>
                                                       Mcount_CPUclk1_cy<13>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<13>
    SLICE_X21Y23.COUT    Tbyp                  0.130   CPUclk1<14>
                                                       Mcount_CPUclk1_cy<14>
                                                       Mcount_CPUclk1_cy<15>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<15>
    SLICE_X21Y24.COUT    Tbyp                  0.130   CPUclk1<16>
                                                       Mcount_CPUclk1_cy<16>
                                                       Mcount_CPUclk1_cy<17>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<17>
    SLICE_X21Y25.CLK     Tcinck                0.704   CPUclk1<18>
                                                       Mcount_CPUclk1_cy<18>
                                                       Mcount_CPUclk1_xor<19>
                                                       CPUclk1_19
    -------------------------------------------------  ---------------------------
    Total                                      3.566ns (3.277ns logic, 0.289ns route)
                                                       (91.9% logic, 8.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPUclk1_2 (FF)
  Destination:          CPUclk1_19 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.519ns (Levels of Logic = 9)
  Clock Path Skew:      0.038ns (0.045 - 0.007)
  Source Clock:         CPUclk_BUFGP rising at 0.000ns
  Destination Clock:    CPUclk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CPUclk1_2 to CPUclk1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.XQ      Tcko                  0.495   CPUclk1<2>
                                                       CPUclk1_2
    SLICE_X21Y17.F2      net (fanout=1)        0.384   CPUclk1<2>
    SLICE_X21Y17.COUT    Topcyf                1.026   CPUclk1<2>
                                                       CPUclk1<2>_rt
                                                       Mcount_CPUclk1_cy<2>
                                                       Mcount_CPUclk1_cy<3>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<3>
    SLICE_X21Y18.COUT    Tbyp                  0.130   CPUclk1<4>
                                                       Mcount_CPUclk1_cy<4>
                                                       Mcount_CPUclk1_cy<5>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<5>
    SLICE_X21Y19.COUT    Tbyp                  0.130   CPUclk1<6>
                                                       Mcount_CPUclk1_cy<6>
                                                       Mcount_CPUclk1_cy<7>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<7>
    SLICE_X21Y20.COUT    Tbyp                  0.130   CPUclk1<8>
                                                       Mcount_CPUclk1_cy<8>
                                                       Mcount_CPUclk1_cy<9>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<9>
    SLICE_X21Y21.COUT    Tbyp                  0.130   CPUclk1<10>
                                                       Mcount_CPUclk1_cy<10>
                                                       Mcount_CPUclk1_cy<11>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<11>
    SLICE_X21Y22.COUT    Tbyp                  0.130   CPUclk1<12>
                                                       Mcount_CPUclk1_cy<12>
                                                       Mcount_CPUclk1_cy<13>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<13>
    SLICE_X21Y23.COUT    Tbyp                  0.130   CPUclk1<14>
                                                       Mcount_CPUclk1_cy<14>
                                                       Mcount_CPUclk1_cy<15>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<15>
    SLICE_X21Y24.COUT    Tbyp                  0.130   CPUclk1<16>
                                                       Mcount_CPUclk1_cy<16>
                                                       Mcount_CPUclk1_cy<17>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   Mcount_CPUclk1_cy<17>
    SLICE_X21Y25.CLK     Tcinck                0.704   CPUclk1<18>
                                                       Mcount_CPUclk1_cy<18>
                                                       Mcount_CPUclk1_xor<19>
                                                       CPUclk1_19
    -------------------------------------------------  ---------------------------
    Total                                      3.519ns (3.135ns logic, 0.384ns route)
                                                       (89.1% logic, 10.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CPUclk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CPUclk1_20 (SLICE_X21Y26.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPUclk1_20 (FF)
  Destination:          CPUclk1_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.328ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CPUclk_BUFGP rising at 83.333ns
  Destination Clock:    CPUclk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPUclk1_20 to CPUclk1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y26.XQ      Tcko                  0.396   CPUclk1<20>
                                                       CPUclk1_20
    SLICE_X21Y26.F4      net (fanout=1)        0.230   CPUclk1<20>
    SLICE_X21Y26.CLK     Tckf        (-Th)    -0.702   CPUclk1<20>
                                                       CPUclk1<20>_rt
                                                       Mcount_CPUclk1_xor<20>
                                                       CPUclk1_20
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (1.098ns logic, 0.230ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------

Paths for end point CPUclk1_22 (SLICE_X21Y27.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPUclk1_22 (FF)
  Destination:          CPUclk1_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CPUclk_BUFGP rising at 83.333ns
  Destination Clock:    CPUclk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPUclk1_22 to CPUclk1_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y27.XQ      Tcko                  0.396   CPUclk1<22>
                                                       CPUclk1_22
    SLICE_X21Y27.F3      net (fanout=2)        0.284   CPUclk1<22>
    SLICE_X21Y27.CLK     Tckf        (-Th)    -0.702   CPUclk1<22>
                                                       CPUclk1<22>_rt
                                                       Mcount_CPUclk1_xor<22>
                                                       CPUclk1_22
    -------------------------------------------------  ---------------------------
    Total                                      1.382ns (1.098ns logic, 0.284ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Paths for end point CPUclk1_2 (SLICE_X21Y17.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPUclk1_2 (FF)
  Destination:          CPUclk1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CPUclk_BUFGP rising at 83.333ns
  Destination Clock:    CPUclk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPUclk1_2 to CPUclk1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.XQ      Tcko                  0.396   CPUclk1<2>
                                                       CPUclk1_2
    SLICE_X21Y17.F2      net (fanout=1)        0.307   CPUclk1<2>
    SLICE_X21Y17.CLK     Tckf        (-Th)    -0.702   CPUclk1<2>
                                                       CPUclk1<2>_rt
                                                       Mcount_CPUclk1_xor<2>
                                                       CPUclk1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.405ns (1.098ns logic, 0.307ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CPUclk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.085ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: CPUclk1<0>/CLK
  Logical resource: CPUclk1_0/CK
  Location pin: SLICE_X21Y16.CLK
  Clock network: CPUclk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.085ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: CPUclk1<0>/CLK
  Logical resource: CPUclk1_0/CK
  Location pin: SLICE_X21Y16.CLK
  Clock network: CPUclk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.085ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: CPUclk1<0>/CLK
  Logical resource: CPUclk1_1/CK
  Location pin: SLICE_X21Y16.CLK
  Clock network: CPUclk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CPUclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CPUclk         |    3.844|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 276 paths, 0 nets, and 47 connections

Design statistics:
   Minimum period:   3.844ns{1}   (Maximum frequency: 260.146MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Feb 10 09:57:05 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



