<profile>

<section name = "Vitis HLS Report for 'filt'" level="0">
<item name = "Date">Thu Apr 11 04:51:48 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">FIR_Test_Vitis</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 14.600 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_filt_Pipeline_VITIS_LOOP_38_2_fu_513">filt_Pipeline_VITIS_LOOP_38_2, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_22_1">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2188, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 21, 1301, 1400, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 2880, -</column>
<column name="Register">-, -, 5809, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 9, 6, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 100, 168, 0</column>
<column name="grp_filt_Pipeline_VITIS_LOOP_38_2_fu_513">filt_Pipeline_VITIS_LOOP_38_2, 0, 0, 371, 358, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 4, 0, 830, 734, 0</column>
<column name="mul_32s_32s_32_1_1_U14">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U15">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U16">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U17">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U18">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U19">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U20">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="signal_shift_reg_U">signal_shift_reg_RAM_AUTO_1R1W, 2, 0, 0, 0, 99, 32, 1, 3168</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln30_fu_873_p2">+, 0, 0, 39, 32, 2</column>
<column name="add_ln64_10_fu_1170_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_15_fu_1143_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_1_fu_1159_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_21_fu_1148_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_22_fu_1175_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_33_fu_1133_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_38_fu_1122_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_41_fu_1105_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_43_fu_1111_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_44_fu_1117_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_45_fu_1128_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_46_fu_1138_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_47_fu_1180_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_4_fu_1164_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_52_fu_1074_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_54_fu_987_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_57_fu_993_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_58_fu_1080_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_63_fu_953_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_64_fu_919_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln64_65_fu_931_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_66_fu_936_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_67_fu_925_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln64_68_fu_942_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_69_fu_947_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_70_fu_959_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_71_fu_1085_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_73_fu_964_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_74_fu_969_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_75_fu_975_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_76_fu_981_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_78_fu_999_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_79_fu_1005_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_80_fu_1010_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_81_fu_1016_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_82_fu_1090_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_85_fu_1022_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_86_fu_1028_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_87_fu_1040_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_88_fu_1034_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln64_89_fu_1045_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_90_fu_1050_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_92_fu_1056_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_93_fu_1062_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_94_fu_1068_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_95_fu_1094_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_96_fu_1099_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln64_fu_1154_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_580_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_586_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_592_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_598_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_732_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_738_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_744_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_750_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_756_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_762_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_768_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_790_p2">+, 0, 0, 32, 32, 32</column>
<column name="grp_fu_796_p2">+, 0, 0, 32, 32, 32</column>
<column name="i_3_fu_1196_p2">+, 0, 0, 39, 32, 1</column>
<column name="output_r_TDATA_int_regslice">+, 0, 0, 32, 32, 32</column>
<column name="ap_block_state221">and, 0, 0, 2, 1, 1</column>
<column name="state_1_fu_867_p2">icmp, 0, 0, 39, 32, 16</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="i_1_fu_879_p3">select, 0, 0, 32, 1, 32</column>
<column name="running_1_fu_1202_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1182, 222, 1, 222</column>
<column name="ap_phi_mux_tmp_last_1_phi_fu_505_p6">9, 2, 1, 2</column>
<column name="gmem_AWVALID">9, 2, 1, 2</column>
<column name="gmem_BREADY">9, 2, 1, 2</column>
<column name="gmem_WVALID">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_538_p0">265, 62, 32, 1984</column>
<column name="grp_fu_538_p1">65, 15, 32, 480</column>
<column name="grp_fu_543_p0">65, 13, 32, 416</column>
<column name="grp_fu_543_p1">65, 12, 32, 384</column>
<column name="grp_fu_547_p0">59, 11, 32, 352</column>
<column name="grp_fu_547_p1">59, 11, 32, 352</column>
<column name="grp_fu_552_p0">20, 4, 32, 128</column>
<column name="grp_fu_552_p1">42, 8, 32, 256</column>
<column name="grp_fu_558_p0">14, 3, 32, 96</column>
<column name="grp_fu_558_p1">31, 6, 32, 192</column>
<column name="i_fu_314">14, 3, 32, 96</column>
<column name="input_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="input_r_TREADY_int_regslice">14, 3, 1, 3</column>
<column name="output_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="running_reg_491">9, 2, 1, 2</column>
<column name="signal_shift_reg_address0">221, 51, 7, 357</column>
<column name="signal_shift_reg_address1">217, 50, 7, 350</column>
<column name="signal_shift_reg_d0">221, 51, 32, 1632</column>
<column name="signal_shift_reg_d1">217, 50, 32, 1600</column>
<column name="state_fu_310">14, 3, 2, 6</column>
<column name="tmp_last_1_reg_502">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln64_12_reg_2050">32, 0, 32, 0</column>
<column name="add_ln64_21_reg_2055">32, 0, 32, 0</column>
<column name="add_ln64_27_reg_2040">32, 0, 32, 0</column>
<column name="add_ln64_43_reg_2025">32, 0, 32, 0</column>
<column name="add_ln64_44_reg_2030">32, 0, 32, 0</column>
<column name="add_ln64_45_reg_2035">32, 0, 32, 0</column>
<column name="add_ln64_46_reg_2045">32, 0, 32, 0</column>
<column name="add_ln64_4_reg_2065">32, 0, 32, 0</column>
<column name="add_ln64_57_reg_1939">32, 0, 32, 0</column>
<column name="add_ln64_64_reg_1807">32, 0, 32, 0</column>
<column name="add_ln64_67_reg_1839">32, 0, 32, 0</column>
<column name="add_ln64_69_reg_1854">32, 0, 32, 0</column>
<column name="add_ln64_70_reg_1870">32, 0, 32, 0</column>
<column name="add_ln64_76_reg_1895">32, 0, 32, 0</column>
<column name="add_ln64_81_reg_1944">32, 0, 32, 0</column>
<column name="add_ln64_86_reg_1983">32, 0, 32, 0</column>
<column name="add_ln64_88_reg_1988">32, 0, 32, 0</column>
<column name="add_ln64_94_reg_2015">32, 0, 32, 0</column>
<column name="add_ln64_96_reg_2020">32, 0, 32, 0</column>
<column name="add_ln64_reg_2060">32, 0, 32, 0</column>
<column name="ap_CS_fsm">221, 0, 221, 0</column>
<column name="coefs_read_reg_1232">64, 0, 64, 0</column>
<column name="gmem_addr_read_10_reg_1427">32, 0, 32, 0</column>
<column name="gmem_addr_read_12_reg_1456">32, 0, 32, 0</column>
<column name="gmem_addr_read_13_reg_1473">32, 0, 32, 0</column>
<column name="gmem_addr_read_15_reg_1502">32, 0, 32, 0</column>
<column name="gmem_addr_read_18_reg_1543">32, 0, 32, 0</column>
<column name="gmem_addr_read_20_reg_1572">32, 0, 32, 0</column>
<column name="gmem_addr_read_22_reg_1601">32, 0, 32, 0</column>
<column name="gmem_addr_read_24_reg_1630">32, 0, 32, 0</column>
<column name="gmem_addr_read_26_reg_1659">32, 0, 32, 0</column>
<column name="gmem_addr_read_27_reg_1676">32, 0, 32, 0</column>
<column name="gmem_addr_read_28_reg_1693">32, 0, 32, 0</column>
<column name="gmem_addr_read_32_reg_1746">32, 0, 32, 0</column>
<column name="gmem_addr_read_3_reg_1318">32, 0, 32, 0</column>
<column name="gmem_addr_read_4_reg_1335">32, 0, 32, 0</column>
<column name="gmem_addr_read_7_reg_1376">32, 0, 32, 0</column>
<column name="gmem_addr_read_8_reg_1393">32, 0, 32, 0</column>
<column name="gmem_addr_read_9_reg_1410">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1243">64, 0, 64, 0</column>
<column name="grp_filt_Pipeline_VITIS_LOOP_38_2_fu_513_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_314">32, 0, 32, 0</column>
<column name="i_load_1_reg_1293">32, 0, 32, 0</column>
<column name="mul_ln61_72_reg_1834">32, 0, 32, 0</column>
<column name="mul_ln61_82_reg_1911">32, 0, 32, 0</column>
<column name="mul_ln64_reg_1301">32, 0, 32, 0</column>
<column name="reg_604">32, 0, 32, 0</column>
<column name="reg_611">32, 0, 32, 0</column>
<column name="reg_617">32, 0, 32, 0</column>
<column name="reg_623">32, 0, 32, 0</column>
<column name="reg_629">32, 0, 32, 0</column>
<column name="reg_635">32, 0, 32, 0</column>
<column name="reg_642">32, 0, 32, 0</column>
<column name="reg_647">32, 0, 32, 0</column>
<column name="reg_653">32, 0, 32, 0</column>
<column name="reg_659">32, 0, 32, 0</column>
<column name="reg_665">32, 0, 32, 0</column>
<column name="reg_671">32, 0, 32, 0</column>
<column name="reg_677">32, 0, 32, 0</column>
<column name="reg_683">32, 0, 32, 0</column>
<column name="reg_689">32, 0, 32, 0</column>
<column name="reg_694">32, 0, 32, 0</column>
<column name="reg_700">32, 0, 32, 0</column>
<column name="reg_704">32, 0, 32, 0</column>
<column name="reg_708">32, 0, 32, 0</column>
<column name="reg_712">32, 0, 32, 0</column>
<column name="reg_716">32, 0, 32, 0</column>
<column name="reg_720">32, 0, 32, 0</column>
<column name="reg_724">32, 0, 32, 0</column>
<column name="reg_728">32, 0, 32, 0</column>
<column name="reg_774">32, 0, 32, 0</column>
<column name="reg_778">32, 0, 32, 0</column>
<column name="reg_782">32, 0, 32, 0</column>
<column name="reg_786">32, 0, 32, 0</column>
<column name="reg_802">32, 0, 32, 0</column>
<column name="running_reg_491">1, 0, 1, 0</column>
<column name="signal_shift_reg_load_10_reg_1381">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_11_reg_1387">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_12_reg_1398">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_13_reg_1404">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_14_reg_1415">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_15_reg_1421">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_16_reg_1432">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_17_reg_1438">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_18_reg_1444">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_19_reg_1450">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_1_reg_1312">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_20_reg_1461">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_21_reg_1467">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_22_reg_1478">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_23_reg_1484">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_24_reg_1490">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_25_reg_1496">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_26_reg_1507">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_27_reg_1513">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_28_reg_1519">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_29_reg_1525">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_2_reg_1323">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_30_reg_1531">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_31_reg_1537">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_32_reg_1548">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_33_reg_1554">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_34_reg_1560">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_35_reg_1566">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_36_reg_1577">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_37_reg_1583">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_38_reg_1589">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_39_reg_1595">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_3_reg_1329">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_40_reg_1606">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_41_reg_1612">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_42_reg_1618">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_43_reg_1624">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_44_reg_1635">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_45_reg_1641">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_46_reg_1647">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_47_reg_1653">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_48_reg_1664">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_49_reg_1670">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_4_reg_1340">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_50_reg_1681">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_51_reg_1687">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_52_reg_1698">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_53_reg_1704">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_54_reg_1710">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_55_reg_1716">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_56_reg_1722">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_57_reg_1728">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_58_reg_1734">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_59_reg_1740">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_5_reg_1346">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_60_reg_1751">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_61_reg_1757">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_62_reg_1763">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_63_reg_1769">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_64_reg_1775">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_65_reg_1781">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_66_reg_1786">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_67_reg_1792">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_68_reg_1797">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_69_reg_1802">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_6_reg_1352">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_70_reg_1812">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_71_reg_1818">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_72_reg_1824">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_73_reg_1829">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_74_reg_1844">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_75_reg_1849">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_76_reg_1859">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_77_reg_1865">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_78_reg_1875">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_79_reg_1880">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_7_reg_1358">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_80_reg_1885">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_81_reg_1890">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_82_reg_1900">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_83_reg_1905">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_84_reg_1916">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_85_reg_1921">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_86_reg_1927">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_87_reg_1933">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_88_reg_1949">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_89_reg_1955">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_8_reg_1364">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_90_reg_1961">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_91_reg_1967">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_92_reg_1973">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_93_reg_1978">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_94_reg_1993">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_95_reg_1999">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_96_reg_2005">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_97_reg_2010">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_9_reg_1370">32, 0, 32, 0</column>
<column name="signal_shift_reg_load_reg_1306">32, 0, 32, 0</column>
<column name="state_fu_310">2, 0, 32, 30</column>
<column name="state_load_reg_1249">2, 0, 32, 30</column>
<column name="tmp_data_reg_1253">32, 0, 32, 0</column>
<column name="tmp_dest_reg_1288">1, 0, 1, 0</column>
<column name="tmp_id_reg_1283">1, 0, 1, 0</column>
<column name="tmp_keep_reg_1260">4, 0, 4, 0</column>
<column name="tmp_last_1_reg_502">1, 0, 1, 0</column>
<column name="tmp_last_loc_fu_318">1, 0, 1, 0</column>
<column name="tmp_last_reg_1275">1, 0, 1, 0</column>
<column name="tmp_strb_reg_1265">4, 0, 4, 0</column>
<column name="tmp_user_reg_1270">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_none, filt, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, filt, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="output_r_TDATA">out, 32, axis, output_r_V_data_V, pointer</column>
<column name="output_r_TVALID">out, 1, axis, output_r_V_dest_V, pointer</column>
<column name="output_r_TREADY">in, 1, axis, output_r_V_dest_V, pointer</column>
<column name="output_r_TDEST">out, 1, axis, output_r_V_dest_V, pointer</column>
<column name="output_r_TKEEP">out, 4, axis, output_r_V_keep_V, pointer</column>
<column name="output_r_TSTRB">out, 4, axis, output_r_V_strb_V, pointer</column>
<column name="output_r_TUSER">out, 1, axis, output_r_V_user_V, pointer</column>
<column name="output_r_TLAST">out, 1, axis, output_r_V_last_V, pointer</column>
<column name="output_r_TID">out, 1, axis, output_r_V_id_V, pointer</column>
<column name="input_r_TDATA">in, 32, axis, input_r_V_data_V, pointer</column>
<column name="input_r_TVALID">in, 1, axis, input_r_V_dest_V, pointer</column>
<column name="input_r_TREADY">out, 1, axis, input_r_V_dest_V, pointer</column>
<column name="input_r_TDEST">in, 1, axis, input_r_V_dest_V, pointer</column>
<column name="input_r_TKEEP">in, 4, axis, input_r_V_keep_V, pointer</column>
<column name="input_r_TSTRB">in, 4, axis, input_r_V_strb_V, pointer</column>
<column name="input_r_TUSER">in, 1, axis, input_r_V_user_V, pointer</column>
<column name="input_r_TLAST">in, 1, axis, input_r_V_last_V, pointer</column>
<column name="input_r_TID">in, 1, axis, input_r_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
