set_property SRC_FILE_INFO {cfile:/home/joseantonio/TFM/verilog-ethernet-toqueteo/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_full/eth_xcvr_gt_full/eth_xcvr_gt_full_in_context.xdc rfile:../../../../../fpga.gen/sources_1/ip/eth_xcvr_gt_full/eth_xcvr_gt_full/eth_xcvr_gt_full_in_context.xdc id:1 order:EARLY scoped_inst:qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/joseantonio/TFM/verilog-ethernet-toqueteo/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_full/eth_xcvr_gt_full/eth_xcvr_gt_full_in_context.xdc rfile:../../../../../fpga.gen/sources_1/ip/eth_xcvr_gt_full/eth_xcvr_gt_full/eth_xcvr_gt_full_in_context.xdc id:2 order:EARLY scoped_inst:qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/joseantonio/TFM/verilog-ethernet-toqueteo/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc rfile:../../../../../fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc id:3 order:EARLY scoped_inst:qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/joseantonio/TFM/verilog-ethernet-toqueteo/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc rfile:../../../../../fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc id:4 order:EARLY scoped_inst:qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/joseantonio/TFM/verilog-ethernet-toqueteo/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc rfile:../../../../../fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc id:5 order:EARLY scoped_inst:qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/joseantonio/TFM/verilog-ethernet-toqueteo/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc rfile:../../../../../fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc id:6 order:EARLY scoped_inst:qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/joseantonio/TFM/verilog-ethernet-toqueteo/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc rfile:../../../../../fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc id:7 order:EARLY scoped_inst:qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/joseantonio/TFM/verilog-ethernet-toqueteo/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc rfile:../../../../../fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel/eth_xcvr_gt_channel_in_context.xdc id:8 order:EARLY scoped_inst:qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/joseantonio/TFM/verilog-ethernet-toqueteo/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc rfile:../../../../../../fpga_au200.xdc id:9} [current_design]
set_property SRC_FILE_INFO {cfile:/home/joseantonio/TFM/verilog-ethernet-toqueteo/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/syn/vivado/eth_mac_fifo.tcl rfile:../../../../../../lib/eth/syn/vivado/eth_mac_fifo.tcl id:10 unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/joseantonio/TFM/verilog-ethernet-toqueteo/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl rfile:../../../../../../lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl id:11 unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/home/joseantonio/TFM/verilog-ethernet-toqueteo/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl rfile:../../../../../../lib/eth/lib/axis/syn/vivado/sync_reset.tcl id:12 unmanaged:yes} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.400 -name {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_userclk_rx_srcclk_out[0]} [get_pins [list {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_userclk_rx_srcclk_out[0]} {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_userclk_rx_usrclk2_out[0]} {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_userclk_rx_usrclk_out[0]}]]
set_property src_info {type:SCOPED_XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.400 -name {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_userclk_tx_srcclk_out[0]} [get_pins [list {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_userclk_tx_srcclk_out[0]} {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_userclk_tx_usrclk2_out[0]} {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_userclk_tx_usrclk_out[0]}]]
set_property src_info {type:SCOPED_XDC file:1 line:3 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/qpll0outclk_out[0]} -source [get_pins {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtrefclk00_in[0]}] -edges {1 2 3} -edge_shift {0.000 -3.006 -6.012} [get_pins {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/qpll0outclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:4 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/qpll0outrefclk_out[0]} -source [get_pins {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtrefclk00_in[0]}] -edges {1 2 3} -edge_shift {0.000 0.000 0.000} [get_pins {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/qpll0outrefclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp0_rx_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp0_rx_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp0_rx_p[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp0_rx_p[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp0_tx_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp0_tx_n[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp0_tx_p[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp0_tx_p[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.206 [get_pins {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtrefclk00_in[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 8 [get_pins {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_reset_clk_freerun_in[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst]
set_property src_info {type:SCOPED_XDC file:2 line:1 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.400 -name {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_userclk_rx_srcclk_out[0]} [get_pins [list {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_userclk_rx_srcclk_out[0]} {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_userclk_rx_usrclk2_out[0]} {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_userclk_rx_usrclk_out[0]}]]
set_property src_info {type:SCOPED_XDC file:2 line:2 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.400 -name {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_userclk_tx_srcclk_out[0]} [get_pins [list {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_userclk_tx_srcclk_out[0]} {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_userclk_tx_usrclk2_out[0]} {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_userclk_tx_usrclk_out[0]}]]
set_property src_info {type:SCOPED_XDC file:2 line:3 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/qpll0outclk_out[0]} -source [get_pins {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtrefclk00_in[0]}] -edges {1 2 3} -edge_shift {0.000 -3.006 -6.012} [get_pins {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/qpll0outclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:4 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/qpll0outrefclk_out[0]} -source [get_pins {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtrefclk00_in[0]}] -edges {1 2 3} -edge_shift {0.000 0.000 0.000} [get_pins {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/qpll0outrefclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp1_rx_n[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp1_rx_n[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp1_rx_p[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp1_rx_p[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp1_tx_n[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp1_tx_n[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp1_tx_p[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp1_tx_p[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.206 [get_pins {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtrefclk00_in[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 8 [get_pins {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_reset_clk_freerun_in[0]}]
set_property src_info {type:SCOPED_XDC file:2 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst]
set_property src_info {type:SCOPED_XDC file:3 line:1 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.400 -name {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_srcclk_out[0]} [get_pins [list {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_srcclk_out[0]} {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk2_out[0]} {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk_out[0]}]]
set_property src_info {type:SCOPED_XDC file:3 line:2 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.400 -name {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_srcclk_out[0]} [get_pins [list {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_srcclk_out[0]} {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk2_out[0]} {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk_out[0]}]]
set_property src_info {type:SCOPED_XDC file:3 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp0_rx_n[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp0_rx_n[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp0_rx_p[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp0_rx_p[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp0_tx_n[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp0_tx_n[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp0_tx_p[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp0_tx_p[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 8 [get_pins {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_reset_clk_freerun_in[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_srcclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk2_out[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_srcclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk2_out[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst]
set_property src_info {type:SCOPED_XDC file:4 line:1 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.400 -name {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_srcclk_out[0]} [get_pins [list {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_srcclk_out[0]} {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk2_out[0]} {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk_out[0]}]]
set_property src_info {type:SCOPED_XDC file:4 line:2 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.400 -name {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_srcclk_out[0]} [get_pins [list {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_srcclk_out[0]} {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk2_out[0]} {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk_out[0]}]]
set_property src_info {type:SCOPED_XDC file:4 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp0_rx_n[2]}]
set_property src_info {type:SCOPED_XDC file:4 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp0_rx_n[2]}]
set_property src_info {type:SCOPED_XDC file:4 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp0_rx_p[2]}]
set_property src_info {type:SCOPED_XDC file:4 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp0_rx_p[2]}]
set_property src_info {type:SCOPED_XDC file:4 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp0_tx_n[2]}]
set_property src_info {type:SCOPED_XDC file:4 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp0_tx_n[2]}]
set_property src_info {type:SCOPED_XDC file:4 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp0_tx_p[2]}]
set_property src_info {type:SCOPED_XDC file:4 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp0_tx_p[2]}]
set_property src_info {type:SCOPED_XDC file:4 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 8 [get_pins {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_reset_clk_freerun_in[0]}]
set_property src_info {type:SCOPED_XDC file:4 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_srcclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:4 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk2_out[0]}]
set_property src_info {type:SCOPED_XDC file:4 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:4 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_srcclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:4 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk2_out[0]}]
set_property src_info {type:SCOPED_XDC file:4 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:4 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst]
set_property src_info {type:SCOPED_XDC file:5 line:1 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.400 -name {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_srcclk_out[0]} [get_pins [list {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_srcclk_out[0]} {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk2_out[0]} {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk_out[0]}]]
set_property src_info {type:SCOPED_XDC file:5 line:2 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.400 -name {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_srcclk_out[0]} [get_pins [list {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_srcclk_out[0]} {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk2_out[0]} {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk_out[0]}]]
set_property src_info {type:SCOPED_XDC file:5 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp0_rx_n[3]}]
set_property src_info {type:SCOPED_XDC file:5 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp0_rx_n[3]}]
set_property src_info {type:SCOPED_XDC file:5 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp0_rx_p[3]}]
set_property src_info {type:SCOPED_XDC file:5 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp0_rx_p[3]}]
set_property src_info {type:SCOPED_XDC file:5 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp0_tx_n[3]}]
set_property src_info {type:SCOPED_XDC file:5 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp0_tx_n[3]}]
set_property src_info {type:SCOPED_XDC file:5 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp0_tx_p[3]}]
set_property src_info {type:SCOPED_XDC file:5 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp0_tx_p[3]}]
set_property src_info {type:SCOPED_XDC file:5 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 8 [get_pins {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_reset_clk_freerun_in[0]}]
set_property src_info {type:SCOPED_XDC file:5 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_srcclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:5 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk2_out[0]}]
set_property src_info {type:SCOPED_XDC file:5 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:5 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_srcclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:5 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk2_out[0]}]
set_property src_info {type:SCOPED_XDC file:5 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:5 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst]
set_property src_info {type:SCOPED_XDC file:6 line:1 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.400 -name {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_srcclk_out[0]} [get_pins [list {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_srcclk_out[0]} {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk2_out[0]} {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk_out[0]}]]
set_property src_info {type:SCOPED_XDC file:6 line:2 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.400 -name {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_srcclk_out[0]} [get_pins [list {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_srcclk_out[0]} {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk2_out[0]} {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk_out[0]}]]
set_property src_info {type:SCOPED_XDC file:6 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp1_rx_n[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp1_rx_n[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp1_rx_p[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp1_rx_p[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp1_tx_n[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp1_tx_n[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp1_tx_p[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp1_tx_p[1]}]
set_property src_info {type:SCOPED_XDC file:6 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 8 [get_pins {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_reset_clk_freerun_in[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_srcclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk2_out[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_srcclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk2_out[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:6 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst]
set_property src_info {type:SCOPED_XDC file:7 line:1 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.400 -name {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_srcclk_out[0]} [get_pins [list {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_srcclk_out[0]} {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk2_out[0]} {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk_out[0]}]]
set_property src_info {type:SCOPED_XDC file:7 line:2 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.400 -name {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_srcclk_out[0]} [get_pins [list {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_srcclk_out[0]} {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk2_out[0]} {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk_out[0]}]]
set_property src_info {type:SCOPED_XDC file:7 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp1_rx_n[2]}]
set_property src_info {type:SCOPED_XDC file:7 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp1_rx_n[2]}]
set_property src_info {type:SCOPED_XDC file:7 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp1_rx_p[2]}]
set_property src_info {type:SCOPED_XDC file:7 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp1_rx_p[2]}]
set_property src_info {type:SCOPED_XDC file:7 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp1_tx_n[2]}]
set_property src_info {type:SCOPED_XDC file:7 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp1_tx_n[2]}]
set_property src_info {type:SCOPED_XDC file:7 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp1_tx_p[2]}]
set_property src_info {type:SCOPED_XDC file:7 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp1_tx_p[2]}]
set_property src_info {type:SCOPED_XDC file:7 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 8 [get_pins {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_reset_clk_freerun_in[0]}]
set_property src_info {type:SCOPED_XDC file:7 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_srcclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:7 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk2_out[0]}]
set_property src_info {type:SCOPED_XDC file:7 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:7 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_srcclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:7 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk2_out[0]}]
set_property src_info {type:SCOPED_XDC file:7 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:7 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst]
set_property src_info {type:SCOPED_XDC file:8 line:1 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.400 -name {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_srcclk_out[0]} [get_pins [list {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_srcclk_out[0]} {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk2_out[0]} {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk_out[0]}]]
set_property src_info {type:SCOPED_XDC file:8 line:2 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.400 -name {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_srcclk_out[0]} [get_pins [list {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_srcclk_out[0]} {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk2_out[0]} {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk_out[0]}]]
set_property src_info {type:SCOPED_XDC file:8 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp1_rx_n[3]}]
set_property src_info {type:SCOPED_XDC file:8 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp1_rx_n[3]}]
set_property src_info {type:SCOPED_XDC file:8 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp1_rx_p[3]}]
set_property src_info {type:SCOPED_XDC file:8 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp1_rx_p[3]}]
set_property src_info {type:SCOPED_XDC file:8 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp1_tx_n[3]}]
set_property src_info {type:SCOPED_XDC file:8 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp1_tx_n[3]}]
set_property src_info {type:SCOPED_XDC file:8 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {qsfp1_tx_p[3]}]
set_property src_info {type:SCOPED_XDC file:8 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {qsfp1_tx_p[3]}]
set_property src_info {type:SCOPED_XDC file:8 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 8 [get_pins {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_reset_clk_freerun_in[0]}]
set_property src_info {type:SCOPED_XDC file:8 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_srcclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:8 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk2_out[0]}]
set_property src_info {type:SCOPED_XDC file:8 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_rx_usrclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:8 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_srcclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:8 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk2_out[0]}]
set_property src_info {type:SCOPED_XDC file:8 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_pins {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/gtwiz_userclk_tx_usrclk_out[0]}]
set_property src_info {type:SCOPED_XDC file:8 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst]
set_property src_info {type:XDC file:9 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_ports {led[*]}]
set_property src_info {type:XDC file:9 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay 0.000 [get_ports {led[*]}]
set_property src_info {type:XDC file:9 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_ports reset]
set_property src_info {type:XDC file:9 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay 0.000 [get_ports reset]
set_property src_info {type:XDC file:9 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_ports {sw[*]}]
set_property src_info {type:XDC file:9 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay 0.000 [get_ports {sw[*]}]
set_property src_info {type:XDC file:9 line:129 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.206 -name qsfp0_mgt_refclk_1 [get_ports qsfp0_mgt_refclk_1_p]
set_property src_info {type:XDC file:9 line:131 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_ports {qsfp0_modsell qsfp0_resetl qsfp0_lpmode qsfp0_refclk_reset {qsfp0_fs[*]}}]
set_property src_info {type:XDC file:9 line:132 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay 0.000 [get_ports {qsfp0_modsell qsfp0_resetl qsfp0_lpmode qsfp0_refclk_reset {qsfp0_fs[*]}}]
set_property src_info {type:XDC file:9 line:133 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_ports {qsfp0_modprsl qsfp0_intl}]
set_property src_info {type:XDC file:9 line:134 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay 0.000 [get_ports {qsfp0_modprsl qsfp0_intl}]
set_property src_info {type:XDC file:9 line:172 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.206 -name qsfp1_mgt_refclk_1 [get_ports qsfp1_mgt_refclk_1_p]
set_property src_info {type:XDC file:9 line:174 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_ports {qsfp1_modsell qsfp1_resetl qsfp1_lpmode qsfp1_refclk_reset {qsfp1_fs[*]}}]
set_property src_info {type:XDC file:9 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay 0.000 [get_ports {qsfp1_modsell qsfp1_resetl qsfp1_lpmode qsfp1_refclk_reset {qsfp1_fs[*]}}]
set_property src_info {type:XDC file:9 line:176 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_ports {qsfp1_modprsl qsfp1_intl}]
set_property src_info {type:XDC file:9 line:177 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay 0.000 [get_ports {qsfp1_modprsl qsfp1_intl}]
set_property src_info {type:XDC file:9 line:184 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_ports {i2c_sda i2c_scl}]
set_property src_info {type:XDC file:9 line:185 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay 0.000 [get_ports {i2c_sda i2c_scl}]
set_property src_info {type:XDC file:9 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_ports {i2c_sda i2c_scl}]
set_property src_info {type:XDC file:9 line:187 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay 0.000 [get_ports {i2c_sda i2c_scl}]
set_property src_info {type:XDC file:10 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_sync_reg_1_reg[0]}]
set_property src_info {type:XDC file:10 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_sync_reg_1_reg[1]}]
set_property src_info {type:XDC file:10 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_sync_reg_2_reg[0]}]
set_property src_info {type:XDC file:10 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_sync_reg_2_reg[1]}]
set_property src_info {type:XDC file:10 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_sync_reg_3_reg[0]}]
set_property src_info {type:XDC file:10 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_sync_reg_3_reg[1]}]
set_property src_info {type:XDC file:10 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_sync_reg_4_reg[0]}]
set_property src_info {type:XDC file:10 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_sync_reg_4_reg[1]}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkfb -source [get_pins clk_mmcm_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 31.030 62.060} -add -master_clock [get_clocks qsfp0_mgt_refclk_1] [get_pins clk_mmcm_inst/CLKFBOUT]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name clk_125mhz_mmcm_out -source [get_pins clk_mmcm_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.897 1.794} -add -master_clock [get_clocks qsfp0_mgt_refclk_1] [get_pins clk_mmcm_inst/CLKOUT0]
set_property src_info {type:XDC file:10 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_sync_reg_1_reg[*]}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_sync_reg_2_reg[*]}] 6.400
set_property src_info {type:XDC file:10 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_sync_reg_1_reg[0]}]
set_property src_info {type:XDC file:10 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_sync_reg_2_reg[0]}]
set_property src_info {type:XDC file:10 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_sync_reg_3_reg[0]}]
set_property src_info {type:XDC file:10 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_sync_reg_4_reg[0]}]
set_property src_info {type:XDC file:10 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_sync_reg_1_reg[*]}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_sync_reg_2_reg[*]}] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync1_reg_reg] -to [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_rst_sync3_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg] -to [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells {{core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells {{core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[9]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[0]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[1]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[2]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[3]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[4]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[5]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[6]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[7]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[8]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[9]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells {{core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells {{core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_false_path -from [get_clocks {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_userclk_rx_srcclk_out[0]}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_axis_pipe_reg_reg[0][*]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync2_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync2_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg] -to [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg] -to [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/overflow_sync1_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/overflow_sync2_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/overflow_sync3_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/overflow_sync1_reg_reg] -to [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/overflow_sync2_reg_reg] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/bad_frame_sync1_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/bad_frame_sync2_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/bad_frame_sync3_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/bad_frame_sync1_reg_reg] -to [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/bad_frame_sync2_reg_reg] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/good_frame_sync1_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/good_frame_sync2_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/good_frame_sync3_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/good_frame_sync1_reg_reg] -to [get_cells core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/good_frame_sync2_reg_reg] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg] -to [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg] -to [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells {{core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells {{core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[9]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[0]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[1]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[2]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[3]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[4]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[5]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[6]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[7]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[8]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync2_reg_reg[9]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells {{core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells {{core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[*]}] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_false_path -from [get_clocks {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/gtwiz_userclk_tx_srcclk_out[0]}] -to [get_cells {core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_axis_pipe_reg_reg[0][*]}]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync2_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync2_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_reg_reg] -to [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg] -to [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/overflow_sync1_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/overflow_sync2_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/overflow_sync3_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/overflow_sync1_reg_reg] -to [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/overflow_sync2_reg_reg] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/bad_frame_sync1_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/bad_frame_sync2_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/bad_frame_sync3_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/bad_frame_sync1_reg_reg] -to [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/bad_frame_sync2_reg_reg] 6.400
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/good_frame_sync1_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/good_frame_sync2_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/good_frame_sync3_reg_reg]
set_property src_info {type:XDC file:11 line:23 export:INPUT save:NONE read:READ} [current_design]
set_max_delay -datapath_only -from [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/good_frame_sync1_reg_reg] -to [get_cells core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/good_frame_sync2_reg_reg] 6.400
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {sync_reset_125mhz_inst/sync_reg_reg[0]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {sync_reset_125mhz_inst/sync_reg_reg[1]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {sync_reset_125mhz_inst/sync_reg_reg[2]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {sync_reset_125mhz_inst/sync_reg_reg[3]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_pins [list {sync_reset_125mhz_inst/sync_reg_reg[0]/PRE} {sync_reset_125mhz_inst/sync_reg_reg[1]/PRE} {sync_reset_125mhz_inst/sync_reg_reg[2]/PRE} {sync_reset_125mhz_inst/sync_reg_reg[3]/PRE}]]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst/sync_reg_reg[0]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst/sync_reg_reg[1]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst/sync_reg_reg[2]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst/sync_reg_reg[3]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_pins [list {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst/sync_reg_reg[0]/PRE} {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst/sync_reg_reg[1]/PRE} {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst/sync_reg_reg[2]/PRE} {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst/sync_reg_reg[3]/PRE}]]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst/sync_reg_reg[0]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst/sync_reg_reg[1]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst/sync_reg_reg[2]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst/sync_reg_reg[3]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_pins [list {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst/sync_reg_reg[0]/PRE} {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst/sync_reg_reg[1]/PRE} {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst/sync_reg_reg[2]/PRE} {qsfp0_phy_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst/sync_reg_reg[3]/PRE}]]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst/sync_reg_reg[0]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst/sync_reg_reg[1]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst/sync_reg_reg[2]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst/sync_reg_reg[3]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_pins [list {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst/sync_reg_reg[0]/PRE} {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst/sync_reg_reg[1]/PRE} {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst/sync_reg_reg[2]/PRE} {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst/sync_reg_reg[3]/PRE}]]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/tx_reset_sync_inst/sync_reg_reg[0]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/tx_reset_sync_inst/sync_reg_reg[1]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/tx_reset_sync_inst/sync_reg_reg[2]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/tx_reset_sync_inst/sync_reg_reg[3]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_pins [list {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/tx_reset_sync_inst/sync_reg_reg[0]/PRE} {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/tx_reset_sync_inst/sync_reg_reg[1]/PRE} {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/tx_reset_sync_inst/sync_reg_reg[2]/PRE} {qsfp0_phy_inst/phy2.eth_xcvr_phy_2/tx_reset_sync_inst/sync_reg_reg[3]/PRE}]]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst/sync_reg_reg[0]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst/sync_reg_reg[1]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst/sync_reg_reg[2]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst/sync_reg_reg[3]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_pins [list {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst/sync_reg_reg[0]/PRE} {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst/sync_reg_reg[1]/PRE} {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst/sync_reg_reg[2]/PRE} {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst/sync_reg_reg[3]/PRE}]]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/tx_reset_sync_inst/sync_reg_reg[0]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/tx_reset_sync_inst/sync_reg_reg[1]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/tx_reset_sync_inst/sync_reg_reg[2]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/tx_reset_sync_inst/sync_reg_reg[3]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_pins [list {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/tx_reset_sync_inst/sync_reg_reg[0]/PRE} {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/tx_reset_sync_inst/sync_reg_reg[1]/PRE} {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/tx_reset_sync_inst/sync_reg_reg[2]/PRE} {qsfp0_phy_inst/phy3.eth_xcvr_phy_3/tx_reset_sync_inst/sync_reg_reg[3]/PRE}]]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst/sync_reg_reg[0]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst/sync_reg_reg[1]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst/sync_reg_reg[2]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst/sync_reg_reg[3]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_pins [list {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst/sync_reg_reg[0]/PRE} {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst/sync_reg_reg[1]/PRE} {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst/sync_reg_reg[2]/PRE} {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst/sync_reg_reg[3]/PRE}]]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/tx_reset_sync_inst/sync_reg_reg[0]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/tx_reset_sync_inst/sync_reg_reg[1]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/tx_reset_sync_inst/sync_reg_reg[2]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/tx_reset_sync_inst/sync_reg_reg[3]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_pins [list {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/tx_reset_sync_inst/sync_reg_reg[0]/PRE} {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/tx_reset_sync_inst/sync_reg_reg[1]/PRE} {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/tx_reset_sync_inst/sync_reg_reg[2]/PRE} {qsfp0_phy_inst/phy4.eth_xcvr_phy_4/tx_reset_sync_inst/sync_reg_reg[3]/PRE}]]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst/sync_reg_reg[0]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst/sync_reg_reg[1]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst/sync_reg_reg[2]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst/sync_reg_reg[3]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_pins [list {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst/sync_reg_reg[0]/PRE} {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst/sync_reg_reg[1]/PRE} {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst/sync_reg_reg[2]/PRE} {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst/sync_reg_reg[3]/PRE}]]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst/sync_reg_reg[0]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst/sync_reg_reg[1]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst/sync_reg_reg[2]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst/sync_reg_reg[3]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_pins [list {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst/sync_reg_reg[0]/PRE} {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst/sync_reg_reg[1]/PRE} {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst/sync_reg_reg[2]/PRE} {qsfp1_phy_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst/sync_reg_reg[3]/PRE}]]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst/sync_reg_reg[0]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst/sync_reg_reg[1]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst/sync_reg_reg[2]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst/sync_reg_reg[3]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_pins [list {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst/sync_reg_reg[0]/PRE} {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst/sync_reg_reg[1]/PRE} {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst/sync_reg_reg[2]/PRE} {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst/sync_reg_reg[3]/PRE}]]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/tx_reset_sync_inst/sync_reg_reg[0]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/tx_reset_sync_inst/sync_reg_reg[1]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/tx_reset_sync_inst/sync_reg_reg[2]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/tx_reset_sync_inst/sync_reg_reg[3]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_pins [list {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/tx_reset_sync_inst/sync_reg_reg[0]/PRE} {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/tx_reset_sync_inst/sync_reg_reg[1]/PRE} {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/tx_reset_sync_inst/sync_reg_reg[2]/PRE} {qsfp1_phy_inst/phy2.eth_xcvr_phy_2/tx_reset_sync_inst/sync_reg_reg[3]/PRE}]]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst/sync_reg_reg[0]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst/sync_reg_reg[1]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst/sync_reg_reg[2]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst/sync_reg_reg[3]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_pins [list {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst/sync_reg_reg[0]/PRE} {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst/sync_reg_reg[1]/PRE} {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst/sync_reg_reg[2]/PRE} {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst/sync_reg_reg[3]/PRE}]]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/tx_reset_sync_inst/sync_reg_reg[0]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/tx_reset_sync_inst/sync_reg_reg[1]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/tx_reset_sync_inst/sync_reg_reg[2]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/tx_reset_sync_inst/sync_reg_reg[3]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_pins [list {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/tx_reset_sync_inst/sync_reg_reg[0]/PRE} {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/tx_reset_sync_inst/sync_reg_reg[1]/PRE} {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/tx_reset_sync_inst/sync_reg_reg[2]/PRE} {qsfp1_phy_inst/phy3.eth_xcvr_phy_3/tx_reset_sync_inst/sync_reg_reg[3]/PRE}]]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst/sync_reg_reg[0]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst/sync_reg_reg[1]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst/sync_reg_reg[2]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst/sync_reg_reg[3]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_pins [list {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst/sync_reg_reg[0]/PRE} {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst/sync_reg_reg[1]/PRE} {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst/sync_reg_reg[2]/PRE} {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst/sync_reg_reg[3]/PRE}]]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/tx_reset_sync_inst/sync_reg_reg[0]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/tx_reset_sync_inst/sync_reg_reg[1]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/tx_reset_sync_inst/sync_reg_reg[2]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_property ASYNC_REG true [get_cells {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/tx_reset_sync_inst/sync_reg_reg[3]}]
set_property src_info {type:XDC file:12 line:23 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_pins [list {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/tx_reset_sync_inst/sync_reg_reg[0]/PRE} {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/tx_reset_sync_inst/sync_reg_reg[1]/PRE} {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/tx_reset_sync_inst/sync_reg_reg[2]/PRE} {qsfp1_phy_inst/phy4.eth_xcvr_phy_4/tx_reset_sync_inst/sync_reg_reg[3]/PRE}]]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst]
