pr_debug	,	F_3
ENOMEM	,	V_20
pdev	,	V_15
bank	,	V_6
dev	,	V_18
u32	,	T_1
reg	,	V_13
"syscon"	,	L_2
to_zynq_reset_data	,	F_2
id	,	V_3
priv	,	V_5
zynq_reset_assert	,	F_1
ret	,	V_12
res	,	V_17
offset	,	V_8
resource	,	V_16
regmap_read	,	F_8
THIS_MODULE	,	V_26
PTR_ERR	,	F_15
rcdev	,	V_2
zynq_reset_data	,	V_4
ops	,	V_28
nr_resets	,	V_27
__func__	,	V_10
of_node	,	V_21
GFP_KERNEL	,	V_19
platform_get_resource	,	F_16
slcr	,	V_11
zynq_reset_probe	,	F_9
platform_set_drvdata	,	F_11
devm_kzalloc	,	F_10
syscon_regmap_lookup_by_phandle	,	F_12
ENODEV	,	V_23
"unable to get zynq-slcr regmap"	,	L_3
zynq_reset_ops	,	V_29
"missing IO resource\n"	,	L_4
dev_err	,	F_14
"%s: %s reset bank %u offset %u\n"	,	L_1
reset_controller_dev	,	V_1
IORESOURCE_MEM	,	V_22
owner	,	V_25
KBUILD_MODNAME	,	V_9
start	,	V_24
devm_reset_controller_register	,	F_18
BIT	,	F_5
zynq_reset_deassert	,	F_6
regmap_update_bits	,	F_4
BITS_PER_LONG	,	V_7
resource_size	,	F_17
zynq_reset_status	,	F_7
platform_device	,	V_14
IS_ERR	,	F_13
