# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1380 6.4e-05 4096 270 2320 273408 72.2402 55.6056 2875.76 1677.17 4680.89 4681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1010 0.001024 2048 80 470 18048 1.4736 15.6283 101.452 118.599 118.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 430 0.001024 512 102 230 9728 0.885248 0.364288 1.48698 13.2631 16.126 16.2405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 660 0.000256 2048 230 5310 40960 13.5622 7.01475 488.533 209.234 718.491 718.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1960 0.000256 1024 150 370 75392 3.41942 25.3385 104.932 133.733 133.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1480 3.2e-05 2048 80 820 605440 70.9916 56.0068 1158.44 1677.64 2963.2 2963.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1410 3.2e-05 2048 80 1110 603392 70.7951 56.021 1571.58 1677.65 3376.15 3376.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 820 6.4e-05 1024 235 1250 212992 33.6456 13.5044 332.786 418.066 798.19 798.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 280 0.000512 512 70 320 4096 3.42381 0.831584 1.06077 48.8097 54.3114 54.4592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1250 0.000128 512 490 280 106496 8.42746 3.41238 18.892 104.677 135.595 135.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1380 6.4e-05 4096 270 2320 273312 72.4095 55.7221 3275.93 1676.35 5080.53 5080.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1010 0.001024 2048 80 470 18072 1.47485 18.0577 101.526 121.104 121.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 430 0.001024 512 102 230 9216 0.879072 0.358176 1.6305 12.9664 15.9635 16.0824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 660 0.000256 2048 230 5310 40896 13.596 7.02074 590.019 209.064 819.842 819.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1960 0.000256 1024 150 370 75384 3.42054 28.8993 104.919 137.285 137.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1480 3.2e-05 2048 80 820 605088 71.0418 56.1213 1317.39 1677.8 3122.47 3122.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1410 3.2e-05 2048 80 1110 603072 70.9689 56.1112 1787.04 1680.09 3594.31 3594.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 820 6.4e-05 1024 235 1250 211968 33.7992 13.529 386.29 417.677 851.486 851.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 280 0.000512 512 70 320 2304 3.33821 0.777824 0.819808 47.3585 52.4768 52.6254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1250 0.000128 512 490 280 105984 8.35171 3.41526 21.5953 103.81 137.358 137.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1380 6.4e-05 4096 270 2320 273600 72.1981 55.6899 3417.26 1675.93 5221.19 5221.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1010 0.001024 2048 80 470 18080 1.47866 18.8796 101.529 121.93 121.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 430 0.001024 512 102 230 8960 0.889056 0.362496 1.62339 13.0896 16.0875 16.1964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 660 0.000256 2048 230 5310 40320 13.5236 6.97549 605.595 208.077 834.308 834.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1960 0.000256 1024 150 370 75360 3.42115 30.4043 104.821 138.69 138.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1480 3.2e-05 2048 80 820 605120 70.7288 56.0653 1372.03 1677.15 3176.09 3176.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1410 3.2e-05 2048 80 1110 602880 70.7584 56.1054 1867.94 1675.84 3670.76 3670.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 820 6.4e-05 1024 235 1250 212480 33.8413 13.5375 405.383 419.116 872.071 872.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 280 0.000512 512 70 320 5120 3.30464 0.820096 1.47664 47.525 53.3111 53.4533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1250 0.000128 512 490 280 107520 8.4224 3.42016 22.996 104.948 139.967 140.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1380 6.4e-05 4096 270 2320 273408 72.0627 55.6096 3187.93 1674.91 4990.64 4990.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1010 0.001024 2048 80 470 18048 1.47853 17.4664 101.482 120.471 120.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 430 0.001024 512 102 230 9216 0.882656 0.360448 1.56077 13.098 16.0289 16.1384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 660 0.000256 2048 230 5310 40704 13.5177 6.9919 570.268 208.474 799.39 799.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1960 0.000256 1024 150 370 75360 3.42397 28.2542 104.819 136.543 136.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1480 3.2e-05 2048 80 820 605184 70.7338 56.0253 1282.86 1677.37 3087.11 3087.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1410 3.2e-05 2048 80 1110 603264 70.6752 55.965 1744.25 1675.73 3546.73 3546.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 820 6.4e-05 1024 235 1250 211968 33.4909 13.4697 375.589 416.297 839.039 839.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 280 0.000512 512 70 320 3072 3.27562 0.773952 0.982144 46.2091 51.4208 51.5707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1250 0.000128 512 490 280 104448 8.33654 3.39811 20.7225 103.215 135.861 136.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1380 6.4e-05 4096 270 2320 273600 72.5911 55.7587 3227.54 1676.18 5032.18 5032.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1010 0.001024 2048 80 470 18000 1.46963 17.6288 101.369 120.512 120.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 430 0.001024 512 102 230 8800 0.897056 0.360704 1.52925 13.1047 16.0214 16.1351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 660 0.000256 2048 230 5310 40000 13.6412 7.04982 567.179 208.609 796.617 796.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1960 0.000256 1024 150 370 75300 3.41981 28.6095 104.753 136.829 136.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1480 3.2e-05 2048 80 820 605200 71.1435 56.2596 1301.33 1675.85 3104.69 3104.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1410 3.2e-05 2048 80 1110 603200 71.1188 56.1709 1765.35 1675.95 3568.7 3568.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 820 6.4e-05 1024 235 1250 211200 33.8103 13.5043 379.411 416.505 843.425 843.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 280 0.000512 512 70 320 3200 3.42954 0.817888 1.0192 48.4206 53.8682 54.0181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1250 0.000128 512 490 280 105600 8.32192 3.40685 21.2681 103.23 136.411 136.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1380 6.4e-05 4096 270 2320 273280 72.2169 55.6829 3296.49 1677.14 5101.64 5101.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1010 0.001024 2048 80 470 18032 1.48262 18.4013 101.532 121.459 121.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 430 0.001024 512 102 230 8960 0.875552 0.356064 1.62586 12.8719 15.8541 15.9642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 660 0.000256 2048 230 5310 40320 13.6446 7.06336 587.277 209.674 817.803 817.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1960 0.000256 1024 150 370 75376 3.42899 29.6481 105.045 138.167 138.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1480 3.2e-05 2048 80 820 604800 70.7519 56.0428 1331.92 1676.55 3135.38 3135.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1410 3.2e-05 2048 80 1110 603008 70.8048 56.2219 1806.27 1676.64 3610.05 3610.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 820 6.4e-05 1024 235 1250 211456 33.9195 13.5352 389.401 418.759 855.804 855.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 10 280 0.000512 512 70 320 0 0.74752 0.0048 45.7844 46.6188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1250 0.000128 512 490 280 103936 8.43302 4.14925 21.7042 149.45 184.005 137.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1380 6.4e-05 4096 270 2320 273120 72.3789 55.724 3320.16 1675.56 5123.95 5124.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1010 0.001024 2048 80 470 18000 1.47501 18.3173 101.465 121.301 121.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 430 0.001024 512 102 230 8640 0.90128 0.360672 1.57056 13.1261 16.09 16.2056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 660 0.000256 2048 230 5310 40320 13.6489 7.02237 591.018 209.18 821.013 821.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1960 0.000256 1024 150 370 75360 3.43011 29.6357 104.947 138.056 138.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1480 3.2e-05 2048 80 820 604800 70.9674 56.1684 1339.71 1676.46 3143.42 3143.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1410 3.2e-05 2048 80 1110 602880 70.994 56.1629 1815.87 1680.06 3623.19 3623.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 820 6.4e-05 1024 235 1250 211200 33.892 13.6847 391.558 417.74 857.069 857.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 280 0.000512 512 70 320 3840 3.39805 0.821248 1.19664 48.4351 54.0328 54.1895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1250 0.000128 512 490 280 103680 8.42534 3.40378 21.7177 103.331 137.064 137.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1380 6.4e-05 4096 270 2320 273408 72.1459 55.6213 3213.21 1677.17 5018.26 5018.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1010 0.001024 2048 80 470 17920 1.46829 17.705 100.217 119.435 119.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 430 0.001024 512 102 230 8192 0.866304 0.347872 1.46973 12.6178 15.4281 15.5421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 660 0.000256 2048 230 5310 40960 13.5695 7.02387 582.63 209.36 812.728 812.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1960 0.000256 1024 150 370 75264 3.42131 28.6946 104.821 136.982 137.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1480 3.2e-05 2048 80 820 605184 70.7166 55.9987 1298.25 1677.88 3102.97 3103.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1410 3.2e-05 2048 80 1110 603136 70.669 55.9847 1757.77 1676.87 3561.4 3561.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 820 6.4e-05 1024 235 1250 212992 33.6278 13.5022 381.836 418.058 847.22 847.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 10 280 0.000512 512 70 320 0 0.775776 0.005664 46.3922 47.2577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1250 0.000128 512 490 280 106496 8.4368 4.18416 21.5984 151.093 185.583 138.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1380 6.4e-05 4096 270 2320 272640 72.1889 55.6196 3232.91 1675.14 5035.97 5036.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1010 0.001024 2048 80 470 17856 1.468 17.8977 100.225 119.634 119.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 430 0.001024 512 102 230 7680 0.885312 0.349184 1.4153 12.6617 15.4366 15.5456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 660 0.000256 2048 230 5310 39936 13.4151 6.94096 571.533 206.826 798.853 798.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1960 0.000256 1024 150 370 75264 3.42214 28.926 104.929 137.322 137.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1480 3.2e-05 2048 80 820 604416 70.7092 55.9985 1303.02 1676.63 3106.47 3106.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1410 3.2e-05 2048 80 1110 602880 70.7055 56.0096 1769.08 1676.7 3572.61 3572.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 820 6.4e-05 1024 235 1250 208896 33.3957 13.3385 377.459 412.747 837.13 837.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 10 280 0.000512 512 70 320 0 0.776192 0.004096 47.8805 48.7372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1250 0.000128 512 490 280 104448 8.3543 4.17229 21.3178 151.275 185.376 136.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1380 6.4e-05 4096 270 2320 272800 72.4288 55.7165 3431.78 1676.18 5236.22 5236.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1010 0.001024 2048 80 470 17800 1.46432 19.2778 100.096 120.88 120.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 430 0.001024 512 102 230 8000 0.91744 0.363424 1.57712 13.1788 16.1626 16.2767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 660 0.000256 2048 230 5310 38400 13.59 6.94995 587.757 206.849 815.289 815.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1960 0.000256 1024 150 370 75200 3.42246 30.9106 104.854 139.229 139.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1480 3.2e-05 2048 80 820 604800 70.785 56.1664 1390.52 1677.75 3195.34 3195.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1410 3.2e-05 2048 80 1110 603200 70.8521 56.1755 1882.87 1677.92 3687.93 3688.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 820 6.4e-05 1024 235 1250 204800 33.9436 13.3791 397.569 412.743 857.832 857.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 10 280 0.000512 512 70 320 0 0.822208 0.005792 48.8348 49.7443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1250 0.000128 512 490 280 102400 8.50787 4.22394 22.4924 152.227 187.718 138.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1380 6.4e-05 4096 270 2320 272384 72.0297 55.5562 4031.97 1671.1 5830.78 5830.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1010 0.001024 2048 80 470 17664 1.46138 22.3312 99.8358 123.67 123.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 430 0.001024 512 102 230 8192 0.876864 0.352064 1.7887 12.6936 15.8382 15.9498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 660 0.000256 2048 230 5310 40960 13.5612 7.06214 729.331 209.54 959.634 959.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1960 0.000256 1024 150 370 75008 3.42221 36.33 104.571 144.366 144.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1480 3.2e-05 2048 80 820 605184 70.5227 56.1188 1631.22 1677.79 3435.77 3435.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1410 3.2e-05 2048 80 1110 603136 70.5478 56.0819 2211.23 1675.87 4013.84 4013.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 820 6.4e-05 1024 235 1250 212992 33.6195 13.5047 480.451 417.923 945.696 945.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1380 6.4e-05 4096 270 2325 273536 72.2451 55.6114 3305.95 1677.67 5111.59 5111.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1010 0.001024 2048 80 480 18080 1.47584 15.5465 101.525 118.591 118.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 430 0.001024 512 102 240 9216 0.890912 0.364352 2.42819 13.2423 17.055 17.1643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 660 0.000256 2048 230 5310 41216 13.5932 7.06374 506.542 209.83 737.162 737.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1960 0.000256 1024 150 375 75424 3.43075 47.1953 104.978 155.65 155.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1480 3.2e-05 2048 80 825 605184 71.2328 56.0148 2272.5 1677.7 4077.58 4077.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1410 3.2e-05 2048 80 1110 603136 71.1994 55.9735 3004.53 1677.63 4809.45 4809.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 820 6.4e-05 1024 235 1260 212992 33.7628 14.3462 333.84 419.378 801.517 801.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 280 0.000512 512 70 315 4096 3.41264 0.8296 1.05277 48.4533 53.9274 54.0609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1250 0.000128 512 490 285 109568 8.26134 3.40573 35.505 104.655 152.014 152.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1380 6.4e-05 4096 270 2325 273440 72.6655 55.7193 3291.49 1675.05 5095.04 5095.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1010 0.001024 2048 80 480 18080 1.47693 15.7346 101.491 118.746 118.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 430 0.001024 512 102 240 8960 0.891104 0.358976 2.34704 13.0596 16.7861 16.8942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 660 0.000256 2048 230 5310 40960 13.649 7.05162 511.831 209.598 742.268 742.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1960 0.000256 1024 150 375 75400 3.4239 24.9917 104.832 133.29 133.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1480 3.2e-05 2048 80 825 605280 71.3601 56.1996 2232.78 1675.74 4036.19 4036.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1410 3.2e-05 2048 80 1110 603200 71.1577 56.1461 1556.4 1675.94 3359.75 3359.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 820 6.4e-05 1024 235 1260 212480 33.9713 13.8979 337.253 419.738 805.055 805.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 280 0.000512 512 70 315 2560 3.46966 0.818208 0.754752 49.891 55.1121 55.2614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1250 0.000128 512 490 285 110080 8.29107 3.41638 21.5195 104.875 138.291 138.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1380 6.4e-05 4096 270 2325 273408 72.3456 55.6811 2835.37 1677.57 4641.08 4641.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1010 0.001024 2048 80 480 18048 1.48042 15.7794 101.48 118.781 118.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 430 0.001024 512 102 240 8832 0.8896 0.360448 1.44182 13.0825 15.9021 16.0093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 660 0.000256 2048 230 5310 41088 13.5843 7.04922 507.785 209.562 738.115 738.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1960 0.000256 1024 150 375 75408 3.43245 24.8766 104.965 133.316 133.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1480 3.2e-05 2048 80 825 604992 71.4597 56.0827 2084.91 1677.06 3889.62 3889.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1410 3.2e-05 2048 80 1110 603072 70.979 56.2668 1542.87 1700.05 3370.28 3370.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 820 6.4e-05 1024 235 1260 211968 33.884 13.5453 334.56 418.677 800.854 801.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 280 0.000512 512 70 315 3072 3.42835 0.819552 0.8552 50.0685 55.3494 55.5013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1250 0.000128 512 490 285 109056 8.23136 3.40954 18.9714 104.314 135.106 135.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1380 6.4e-05 4096 270 2325 273280 72.5058 55.711 2894.7 1676.61 4699.65 4699.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1010 0.001024 2048 80 480 18032 1.47661 16.1731 101.458 119.152 119.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 430 0.001024 512 102 240 8960 0.895296 0.361344 1.48307 13.1339 15.9993 16.1092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 660 0.000256 2048 230 5310 40768 13.664 7.08182 519.13 209.531 749.556 749.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1960 0.000256 1024 150 375 75376 3.42262 25.7716 104.933 134.172 134.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1480 3.2e-05 2048 80 825 605024 71.1678 56.2697 1184.17 1677.86 2989.57 2989.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1410 3.2e-05 2048 80 1110 603008 71.0351 56.1543 1591.16 1680.38 3398.84 3398.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 820 6.4e-05 1024 235 1260 211456 34.0236 13.5443 343.051 418.687 809.5 809.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 280 0.000512 512 70 315 1792 3.44035 0.79696 0.669088 48.3794 53.4684 53.6147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1250 0.000128 512 490 285 109312 8.31261 3.41709 19.6896 104.833 136.441 136.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1380 6.4e-05 4096 270 2325 273408 72.2246 55.6134 2964.39 1675.55 4767.9 4768.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1010 0.001024 2048 80 480 18048 1.47421 16.3799 101.482 119.379 119.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 430 0.001024 512 102 240 9216 0.896032 0.365984 1.57219 13.2504 16.2041 16.3144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 660 0.000256 2048 230 5310 40960 13.5644 7.10944 505.825 209.028 735.664 735.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1960 0.000256 1024 150 375 75392 3.42813 26.5667 104.875 134.912 134.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1480 3.2e-05 2048 80 825 605184 70.9131 56.0085 1210.66 1676.01 3013.7 3013.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1410 3.2e-05 2048 80 1110 603136 70.8695 56.0164 1627.33 1676.12 3430.44 3430.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 820 6.4e-05 1024 235 1260 210944 33.8632 13.5148 344.532 421.755 813.853 813.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 280 0.000512 512 70 315 4096 3.42074 0.83104 1.11654 50.2169 55.7647 55.9101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1250 0.000128 512 490 285 108544 8.32189 3.40931 19.977 104.58 136.467 136.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1380 6.4e-05 4096 270 2325 273312 72.3817 55.7119 3335.28 1676.34 5139.84 5139.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1010 0.001024 2048 80 480 18000 1.47421 18.7571 101.418 121.692 121.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 430 0.001024 512 102 240 8640 0.887616 0.357472 1.672 12.9686 16.0118 16.1239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 660 0.000256 2048 230 5310 40896 13.5723 7.02128 601.847 209.06 831.64 831.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1960 0.000256 1024 150 375 75384 3.43245 30.2401 104.967 138.681 138.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1480 3.2e-05 2048 80 825 604800 70.899 56.1005 1356.01 1676.87 3160 3160.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1410 3.2e-05 2048 80 1110 602784 70.9286 56.1559 1825.2 1676.86 3629.25 3629.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 820 6.4e-05 1024 235 1260 211968 33.8078 13.5204 397.93 417.682 863.124 863.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 15 280 0.000512 512 70 315 0 0.774144 0.004896 47.581 48.4412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1250 0.000128 512 490 285 108288 8.21994 4.1897 22.8533 153.829 189.355 141.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1380 6.4e-05 4096 270 2325 273280 72.2201 55.6903 3251.08 1677.26 5056.37 5056.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1010 0.001024 2048 80 480 18000 1.47046 18.2394 101.437 121.191 121.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 430 0.001024 512 102 240 8960 0.889408 0.36048 1.688 13.0994 16.1629 16.2734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 660 0.000256 2048 230 5310 40320 13.5238 7.10531 578.927 208.934 808.63 808.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1960 0.000256 1024 150 375 75360 3.42611 29.5541 104.962 137.986 138.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1480 3.2e-05 2048 80 825 604800 70.6977 56.0467 1322.47 1676.98 3126.31 3126.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1410 3.2e-05 2048 80 1110 602880 70.7282 56.0679 1783.48 1677.3 3587.69 3587.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 820 6.4e-05 1024 235 1260 212480 33.849 13.5332 389.597 421.38 858.551 858.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 280 0.000512 512 70 315 2560 3.46106 0.817376 0.90208 48.9332 54.2912 54.4408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1250 0.000128 512 490 285 110080 8.28563 3.41606 22.6261 105.026 139.534 139.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1380 6.4e-05 4096 270 2325 273024 72.0667 55.6047 3458.44 1676.49 5262.72 5262.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1010 0.001024 2048 80 480 17952 1.47299 19.5146 101.349 122.38 122.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 430 0.001024 512 102 240 8448 0.898784 0.360192 1.64746 13.1109 16.1445 16.2571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 660 0.000256 2048 230 5310 40704 13.4932 7.01059 620.807 208.609 850.06 850.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1960 0.000256 1024 150 375 75360 3.43245 31.643 104.968 140.088 140.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1480 3.2e-05 2048 80 825 604800 70.5042 56.0087 1409.75 1677.2 3213.58 3213.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1410 3.2e-05 2048 80 1110 602880 70.5239 56.0046 1898.38 1677.2 3702.22 3702.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 820 6.4e-05 1024 235 1260 208896 33.8319 13.4615 406.88 416.682 871.048 871.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 15 280 0.000512 512 70 315 0 0.77616 0.004832 46.2556 47.1228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1250 0.000128 512 490 285 107520 8.1719 4.17014 23.7095 149.575 185.901 138.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1380 6.4e-05 4096 270 2325 273200 72.5858 55.7467 3429.71 1677.38 5235.54 5235.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1010 0.001024 2048 80 480 18000 1.47098 19.4971 101.482 122.493 122.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 430 0.001024 512 102 240 8800 0.897248 0.359296 1.70602 13.1108 16.198 16.3085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 660 0.000256 2048 230 5310 40000 13.6373 7.11187 605.452 208.808 835.144 835.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1960 0.000256 1024 150 375 75300 3.42426 31.3713 104.876 139.714 139.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1480 3.2e-05 2048 80 825 605200 70.9897 56.2134 1398.37 1677.04 3202.72 3202.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1410 3.2e-05 2048 80 1110 602800 70.9855 56.14 1885.11 1677.2 3689.54 3689.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 820 6.4e-05 1024 235 1260 211200 33.7498 14.1025 408.172 416.794 873.009 873.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 280 0.000512 512 70 315 3200 3.42685 0.818368 1.07824 47.3785 52.8894 53.0364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1250 0.000128 512 490 285 105600 8.31603 3.40442 23.1663 103.297 138.367 138.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1380 6.4e-05 4096 270 2325 273280 72.2126 55.6695 3466.3 1677.08 5271.38 5271.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1010 0.001024 2048 80 480 17920 1.47046 19.5713 100.257 121.343 121.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 430 0.001024 512 102 240 8064 0.892992 0.353344 1.62739 12.8637 15.864 15.9783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 660 0.000256 2048 230 5310 40320 13.6202 7.03674 617.097 209.696 847.591 847.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1960 0.000256 1024 150 375 75264 3.41869 31.6639 104.868 139.994 140.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1480 3.2e-05 2048 80 825 604800 70.6564 56.0804 1410.42 1676.72 3213.99 3214.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1410 3.2e-05 2048 80 1110 602560 70.6874 56.0456 1897.94 1676.71 3701.49 3701.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 820 6.4e-05 1024 235 1260 211456 33.8889 14.3648 412.3 418.81 879.553 879.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 15 280 0.000512 512 70 315 0 0.743872 0.004096 45.7829 46.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1250 0.000128 512 490 285 107520 8.23011 4.14765 23.8035 149.46 185.912 139.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1380 6.4e-05 4096 270 2325 273120 72.3712 55.7117 3416.76 1674.42 5219.38 5219.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1010 0.001024 2048 80 480 18000 1.47456 19.2799 101.502 122.3 122.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 430 0.001024 512 102 240 8640 0.900096 0.361952 1.7535 13.1153 16.2593 16.3657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 660 0.000256 2048 230 5310 40320 13.6297 7.03693 606.19 209.043 836.042 836.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1960 0.000256 1024 150 375 75240 3.42778 30.976 104.763 139.21 139.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1480 3.2e-05 2048 80 825 604800 70.8509 56.2192 1388.52 1675.61 3191.32 3191.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1410 3.2e-05 2048 80 1110 602400 70.8792 56.0965 1867.88 1675.73 3670.69 3670.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 820 6.4e-05 1024 235 1260 211200 33.8894 13.5468 405.667 417.46 870.753 870.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 15 280 0.000512 512 70 315 0 0.81984 0.004384 47.4555 48.3605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1250 0.000128 512 490 285 107520 8.19674 4.21846 23.3302 150.712 186.725 138.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1380 6.4e-05 4096 270 2325 273408 72.1636 55.6405 3280.38 1676.19 5084.49 5084.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1010 0.001024 2048 80 480 17920 1.47085 18.2948 101.309 121.12 121.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 430 0.001024 512 102 240 8192 0.870592 0.347552 1.58294 12.6066 15.531 15.6389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 660 0.000256 2048 230 5310 40960 13.5643 7.06195 590.334 209.237 820.338 820.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1960 0.000256 1024 150 375 75264 3.41837 29.739 104.806 138.006 138.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1480 3.2e-05 2048 80 825 604672 70.595 56.0374 1329.9 1676.67 3133.31 3133.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1410 3.2e-05 2048 80 1110 602624 70.7053 56.0968 1792.72 1675.87 3595.52 3595.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 820 6.4e-05 1024 235 1260 208896 34.0715 13.5006 384.491 417.81 850.067 850.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 15 280 0.000512 512 70 315 0 0.77408 0.004704 47.5713 48.4282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1250 0.000128 512 490 285 106496 8.43648 4.18435 22.0845 152.206 187.176 138.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1380 6.4e-05 4096 270 2325 272640 72.1733 55.6216 3793.45 1674.77 5596.13 5596.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1010 0.001024 2048 80 480 17856 1.46637 21.3929 101.342 124.243 124.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 430 0.001024 512 102 240 7680 0.885824 0.350208 1.79322 12.6565 15.81 15.9191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 660 0.000256 2048 230 5310 39936 13.4101 6.93248 670.701 206.78 897.963 898.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1960 0.000256 1024 150 375 75264 3.4304 34.8782 104.964 143.316 143.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1480 3.2e-05 2048 80 825 604416 70.5995 55.9657 1546.95 1676.36 3349.99 3350.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1410 3.2e-05 2048 80 1110 602112 70.6772 55.9739 2080.74 1676.31 3883.81 3883.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 820 6.4e-05 1024 235 1260 202752 34.0223 14.6865 435.077 412.642 896.619 896.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 15 280 0.000512 512 70 315 0 0.791776 0.005536 47.8764 48.7546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1250 0.000128 512 490 285 104448 8.35971 4.18867 25.4895 151.246 189.544 140.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1380 6.4e-05 4096 270 2325 272800 72.4294 55.7173 3815.98 1675.91 5620.16 5620.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1010 0.001024 2048 80 480 17800 1.46272 21.6919 100.166 123.363 123.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 430 0.001024 512 102 240 8000 0.919232 0.362592 1.89171 13.1771 16.4766 16.5853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 660 0.000256 2048 230 5310 38400 13.5976 6.94611 649.437 206.802 876.92 877.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1960 0.000256 1024 150 375 75200 3.42221 34.7962 104.889 143.15 143.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1480 3.2e-05 2048 80 825 604800 70.7871 56.1283 1549.75 1677.47 3354.26 3354.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1410 3.2e-05 2048 80 1110 602400 70.8043 56.1654 2080.61 1677.46 3885.15 3885.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 820 6.4e-05 1024 235 1260 204800 33.9375 13.4636 442.082 412.646 902.322 902.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 15 280 0.000512 512 70 315 0 0.821248 0.006144 48.015 48.9211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1250 0.000128 512 490 285 102400 8.5023 4.22906 25.3344 151.387 189.713 140.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1380 6.4e-05 4096 270 2325 272384 72.0488 55.573 3490.39 1672.7 5290.83 5290.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1010 0.001024 2048 80 480 17664 1.46054 19.5666 99.9589 121.029 121.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 430 0.001024 512 102 240 8192 0.87808 0.35152 1.74179 12.7052 15.8013 15.9131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 660 0.000256 2048 230 5310 40960 13.583 7.16355 629.188 209.744 859.823 859.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1960 0.000256 1024 150 375 75008 3.4192 31.6638 104.719 139.844 139.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1480 3.2e-05 2048 80 825 604160 70.5759 56.0129 1417.04 1679.33 3223.08 3223.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1410 3.2e-05 2048 80 1110 602112 70.6127 56.0252 1907.06 1677.54 3711.35 3711.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 820 6.4e-05 1024 235 1260 204800 34.5528 13.5125 401.243 418.306 867.805 867.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1380 6.4e-05 4096 270 2320 273152 72.2355 55.5988 3146.49 1677.78 4952.22 4952.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1010 0.001024 2048 80 480 18080 1.47866 14.7988 101.522 117.842 117.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 430 0.001024 512 102 240 8960 0.897888 0.362592 2.21149 13.2404 16.8406 16.9496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 660 0.000256 2048 230 5320 40960 13.6019 7.05709 478.528 209.839 709.162 709.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1960 0.000256 1024 150 380 75360 3.41536 45.2311 104.941 153.63 153.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1480 3.2e-05 2048 80 820 605184 71.1505 56.2894 2316.9 1677.54 4122.02 4122.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1410 3.2e-05 2048 80 1120 602880 71.2142 55.9824 2731.43 1677.56 4536.31 4536.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 820 6.4e-05 1024 235 1260 211968 33.8956 13.7684 314.673 419.395 781.917 782.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 280 0.000512 512 70 320 5120 3.3407 0.831456 1.21654 49.4287 54.9997 55.1487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1250 0.000128 512 490 280 105472 8.48374 3.40726 32.7672 104.654 149.497 149.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1380 6.4e-05 4096 270 2320 273120 72.5301 55.726 3435.24 1676.69 5240.31 5240.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1010 0.001024 2048 80 480 18080 1.47251 16.7281 101.544 119.788 119.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 430 0.001024 512 102 240 8640 0.89872 0.3584 2.39059 13.071 16.8434 16.9509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 660 0.000256 2048 230 5320 40960 13.6376 7.0567 539.694 209.809 770.327 770.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1960 0.000256 1024 150 380 75360 3.41859 26.9967 104.927 135.386 135.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1480 3.2e-05 2048 80 820 605120 71.2452 56.1746 2172.46 1677.38 3977.37 3977.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1410 3.2e-05 2048 80 1120 603040 70.9967 56.1502 1654.86 1677.47 3459.59 3459.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 820 6.4e-05 1024 235 1260 212480 33.959 13.8609 355.051 419.314 822.365 822.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 280 0.000512 512 70 320 3840 3.38304 0.816928 1.07206 48.9201 54.3754 54.5244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1250 0.000128 512 490 280 106240 8.50346 3.42051 22.5078 104.983 139.604 139.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1380 6.4e-05 4096 270 2320 273024 72.3216 55.6817 2776.19 1675.92 4580.23 4580.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1010 0.001024 2048 80 480 18048 1.47526 15.4178 101.433 118.371 118.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 430 0.001024 512 102 240 8448 0.899552 0.359584 1.35338 13.0647 15.8031 15.9172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 660 0.000256 2048 230 5320 40704 13.6083 7.02874 498.454 209.84 729.067 729.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1960 0.000256 1024 150 380 75360 3.41744 25.053 104.864 133.379 133.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1480 3.2e-05 2048 80 820 604992 70.9393 56.3061 1128.55 1675.66 2931.58 2931.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1410 3.2e-05 2048 80 1120 602688 70.9497 56.148 1537.47 1675.64 3340.33 3340.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 820 6.4e-05 1024 235 1260 211968 33.8752 13.5264 330.208 418.324 796.124 796.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 280 0.000512 512 70 320 4608 3.33146 0.8192 1.19024 48.838 54.3601 54.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1250 0.000128 512 490 280 104448 8.49962 3.41206 18.2612 108.403 138.759 138.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1380 6.4e-05 4096 270 2320 273056 72.4861 55.7281 2828.34 1676.62 4633.29 4633.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1010 0.001024 2048 80 480 18032 1.4729 15.958 101.459 118.933 118.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 430 0.001024 512 102 240 8512 0.904096 0.359552 1.40611 13.1248 15.9219 16.0321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 660 0.000256 2048 230 5320 40768 13.6408 7.19939 507.218 209.605 737.799 737.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1960 0.000256 1024 150 380 75320 3.40992 25.8791 104.902 134.234 134.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1480 3.2e-05 2048 80 820 605024 71.0006 56.0897 1151.14 1677.67 2956.02 2956.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1410 3.2e-05 2048 80 1120 602784 71.0982 56.1288 1571.28 1690.64 3389.25 3389.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 820 6.4e-05 1024 235 1260 211456 33.9897 13.542 334.653 418.692 801.073 801.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 280 0.000512 512 70 320 3584 3.32851 0.792896 1.02074 49.3433 54.6723 54.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1250 0.000128 512 490 280 105728 8.52432 3.41747 19.1648 104.829 136.13 136.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1380 6.4e-05 4096 270 2320 272896 72.1753 55.6266 2869.18 1675.58 4672.68 4672.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1010 0.001024 2048 80 480 18048 1.47354 15.9005 101.474 118.892 118.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 430 0.001024 512 102 240 8704 0.908992 0.36368 1.43248 13.2524 16.0787 16.1908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 660 0.000256 2048 230 5320 40448 13.5802 7.01392 481.97 209.03 711.731 711.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1960 0.000256 1024 150 380 75328 3.41402 26.1708 104.843 134.469 134.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1480 3.2e-05 2048 80 820 605184 70.8324 56.0937 1165.12 1677.36 2969.52 2969.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1410 3.2e-05 2048 80 1120 602880 70.851 56.0039 1594.18 1676.18 3397.32 3397.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 820 6.4e-05 1024 235 1260 210944 33.8509 13.5025 332.1 417.655 797.295 797.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 280 0.000512 512 70 320 4096 3.42394 0.830336 1.12963 49.1102 54.6804 54.8288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1250 0.000128 512 490 280 104448 8.54042 3.41056 18.9506 104.577 135.667 135.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1380 6.4e-05 4096 270 2320 272736 72.3763 55.7302 3482.07 1674.92 5285.21 5285.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1010 0.001024 2048 80 480 18000 1.47251 19.8026 101.372 122.689 122.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 430 0.001024 512 102 240 8064 0.901888 0.355904 1.62595 12.9521 15.9656 16.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 660 0.000256 2048 230 5320 40320 13.603 7.02259 622.471 208.885 852.116 852.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1960 0.000256 1024 150 380 75312 3.41734 32.3362 104.825 140.623 140.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1480 3.2e-05 2048 80 820 604800 70.804 56.1218 1411.24 1675.44 3213.71 3213.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1410 3.2e-05 2048 80 1120 602496 70.8548 56.1146 1929.11 1675.47 3731.66 3731.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 820 6.4e-05 1024 235 1260 209664 34.028 13.5176 411.934 417.318 876.982 877.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 280 0.000512 512 70 320 2304 3.33222 0.774144 0.921184 47.4138 52.625 52.7683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1250 0.000128 512 490 280 103680 8.4864 3.40582 23.3325 103.723 139.134 139.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1380 6.4e-05 4096 270 2320 272448 72.199 55.6626 2414.82 1677.02 4219.82 4219.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1010 0.001024 2048 80 480 17856 1.46605 13.9018 100.169 115.581 115.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 430 0.001024 512 102 240 6912 0.89968 0.352 1.12675 12.6415 15.1443 15.2536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 660 0.000256 2048 230 5320 39168 13.547 6.96682 422.404 207.73 650.785 650.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1960 0.000256 1024 150 380 75168 3.41197 22.6161 104.832 130.903 130.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1480 3.2e-05 2048 80 820 604224 70.6621 56.0611 980.292 1676.47 2783.61 2783.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1410 3.2e-05 2048 80 1120 601920 70.7252 56.094 1340.05 1678.42 3145.39 3145.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 820 6.4e-05 1024 235 1260 207360 33.804 13.3987 284.817 414.728 746.938 747.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 20 280 0.000512 512 70 320 0 0.777024 0.004672 47.1509 48.0117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1250 0.000128 512 490 280 101376 8.40726 4.16006 16.1794 149.476 178.487 130.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1380 6.4e-05 4096 270 2320 272960 72.2043 55.6828 3377.4 1676.67 5182.07 5182.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1010 0.001024 2048 80 480 18000 1.47251 19.1709 101.43 122.115 122.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 430 0.001024 512 102 240 8320 0.903936 0.362496 1.64986 13.0965 16.1433 16.2522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 660 0.000256 2048 230 5320 40320 13.52 6.98266 602.385 208.171 831.198 831.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1960 0.000256 1024 150 380 75280 3.41606 31.0677 104.856 139.38 139.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1480 3.2e-05 2048 80 820 604800 70.6601 56.3302 1360.24 1677.33 3164.67 3164.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1410 3.2e-05 2048 80 1120 602560 70.7672 56.149 1869.15 1676.41 3672.59 3672.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 820 6.4e-05 1024 235 1260 212480 33.8449 13.7748 402.593 419.304 869.707 869.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 280 0.000512 512 70 320 2560 3.46006 0.820512 0.97056 48.6486 54.0771 54.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1250 0.000128 512 490 280 104960 8.56458 3.41827 22.7817 104.994 139.942 140.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1380 6.4e-05 4096 270 2320 272640 72.1247 55.6068 2343.93 1677.31 4149.09 4149.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1010 0.001024 2048 80 480 17920 1.47456 13.4508 101.491 116.46 116.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 430 0.001024 512 102 240 7680 0.92016 0.362368 1.20765 13.1484 15.7644 15.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 660 0.000256 2048 230 5320 39680 13.4206 6.98237 412.179 206.683 639.404 639.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1960 0.000256 1024 150 380 75200 3.41421 21.9196 104.872 130.25 130.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1480 3.2e-05 2048 80 820 604800 70.5075 56.0821 947.83 1676.82 2751.35 2751.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1410 3.2e-05 2048 80 1120 602240 70.5374 55.9964 1299.56 1677 3103.2 3103.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 820 6.4e-05 1024 235 1260 209920 34.115 13.5191 279.051 419.462 746.333 746.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 20 280 0.000512 512 70 320 0 0.749568 0.006112 46.9379 47.7717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1250 0.000128 512 490 280 102400 8.46486 4.1488 15.9214 150.282 179.07 131.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1380 6.4e-05 4096 270 2320 272640 72.0944 55.6163 3167.39 1675.05 4970.27 4970.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1010 0.001024 2048 80 480 17952 1.47123 17.8258 101.299 120.64 120.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 430 0.001024 512 102 240 8448 0.90208 0.360192 1.5535 13.0994 16.0383 16.1476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 660 0.000256 2048 230 5320 39936 13.5597 7.02326 559.307 208.433 788.463 788.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1960 0.000256 1024 150 380 75264 3.41206 29.0813 104.792 137.328 137.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1480 3.2e-05 2048 80 820 604800 70.514 56.0067 1277.79 1676.43 3080.85 3080.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1410 3.2e-05 2048 80 1120 602496 70.6279 56.0075 1748.46 1679.21 3554.41 3554.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 820 6.4e-05 1024 235 1260 208896 33.8453 13.4813 371.851 416.327 835.692 835.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 280 0.000512 512 70 320 3072 3.27664 0.776192 1.0729 46.3846 51.6917 51.8342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1250 0.000128 512 490 280 101376 8.51786 3.39763 20.5915 103.224 135.916 136.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1380 6.4e-05 4096 270 2320 271872 72.2293 55.6102 2238.05 1673.51 4039.52 4039.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1010 0.001024 2048 80 480 17856 1.46701 12.7611 101.307 115.578 115.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 430 0.001024 512 102 240 7680 0.88672 0.348832 1.17696 12.6468 15.1858 15.2942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 660 0.000256 2048 230 5320 38400 13.5408 6.93299 384.111 206.621 611.342 611.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1960 0.000256 1024 150 380 75072 3.41018 20.9221 104.667 129.042 129.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1480 3.2e-05 2048 80 820 604416 70.6216 55.9921 909.803 1674.99 2711.52 2711.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1410 3.2e-05 2048 80 1120 602112 70.6682 55.9962 1244.31 1675.11 3046.18 3046.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 820 6.4e-05 1024 235 1260 202752 33.9982 13.3344 258.764 412.343 718.623 718.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 280 0.000512 512 70 320 0 0.776032 0.004704 45.9127 46.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1250 0.000128 512 490 280 98304 8.7057 4.17434 14.5546 153.663 181.36 134.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1380 6.4e-05 4096 270 2320 273200 72.5482 55.7504 3302.62 1677.6 5108.64 5108.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1010 0.001024 2048 80 480 18000 1.47661 18.6125 101.488 121.621 121.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 430 0.001024 512 102 240 8000 0.914464 0.361824 1.59373 13.1126 16.1079 16.2191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 660 0.000256 2048 230 5320 40000 13.6405 7.02502 585.132 208.699 814.636 814.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1960 0.000256 1024 150 380 75300 3.41907 30.5685 104.934 138.966 139.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1480 3.2e-05 2048 80 820 604800 71.0147 56.1684 1334.21 1677.96 3139.46 3139.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1410 3.2e-05 2048 80 1120 602800 71.0331 56.2026 1826.22 1680.73 3634.3 3634.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 820 6.4e-05 1024 235 1260 208000 34.1364 13.5073 385.102 416.861 849.796 849.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 280 0.000512 512 70 320 3200 3.42669 0.8192 1.1399 47.3944 52.962 53.1113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1250 0.000128 512 490 280 102400 8.50586 3.40378 21.7815 103.316 137.204 137.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1380 6.4e-05 4096 270 2320 272800 72.402 55.7136 2312.01 1674.59 4114.83 4114.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1010 0.001024 2048 80 480 17800 1.46272 13.2526 100.124 114.882 114.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 430 0.001024 512 102 240 8000 0.917824 0.362912 1.25693 13.1743 15.8386 15.9478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 660 0.000256 2048 230 5320 38400 13.5882 6.94682 393.564 206.647 620.882 620.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1960 0.000256 1024 150 380 75200 3.41562 21.6801 104.958 130.096 130.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1480 3.2e-05 2048 80 820 604800 70.7693 56.4274 937.261 1676.13 2740.7 2740.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1410 3.2e-05 2048 80 1120 602400 70.8239 56.1521 1282.99 1676.14 3086.21 3086.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 820 6.4e-05 1024 235 1260 204800 33.949 13.3726 268.084 412.347 727.939 728.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 20 280 0.000512 512 70 320 0 0.821056 0.005824 46.9444 47.8501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1250 0.000128 512 490 280 102400 8.50246 4.22096 15.6007 150.24 178.828 131.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1380 6.4e-05 4096 270 2320 272832 72.1818 55.6716 4190.71 1677.24 5995.92 5996.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1010 0.001024 2048 80 480 17920 1.46858 23.9486 100.258 125.716 125.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 430 0.001024 512 102 240 8064 0.89072 0.354304 1.99424 12.8688 16.2339 16.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 660 0.000256 2048 230 5320 40320 13.6253 7.04157 747.335 209.701 977.839 977.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1960 0.000256 1024 150 380 75264 3.41597 38.8751 104.915 147.249 147.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1480 3.2e-05 2048 80 820 604800 70.643 56.0622 1693.55 1676.82 3497.19 3497.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1410 3.2e-05 2048 80 1120 602560 70.6476 56.0557 2315.25 1676.87 4118.93 4119.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 820 6.4e-05 1024 235 1260 211456 33.8917 13.5255 497.857 418.808 964.266 964.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 20 280 0.000512 512 70 320 0 0.742592 0.004288 46.8338 47.6586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1250 0.000128 512 490 280 103936 8.43558 4.14387 28.3996 150.51 191.748 144.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1380 6.4e-05 4096 270 2320 272384 72.0783 55.6192 2744.1 1673.68 4545.59 4545.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1010 0.001024 2048 80 480 17696 1.45658 15.8102 99.9097 117.221 117.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 430 0.001024 512 102 240 7168 0.87536 0.343776 1.21693 12.3287 14.8888 14.9972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 660 0.000256 2048 230 5320 39424 13.5207 6.95296 475.41 207.404 703.422 703.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1960 0.000256 1024 150 380 75040 3.41149 25.3516 104.668 133.474 133.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1480 3.2e-05 2048 80 820 604800 70.513 56.1189 1105.98 1675.42 2908.15 2908.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1410 3.2e-05 2048 80 1120 602112 70.5807 55.9763 1516.4 1675.42 3318.49 3318.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 820 6.4e-05 1024 235 1260 207872 33.6278 13.3718 322.61 413.75 783.547 783.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 280 0.000512 512 70 320 0 0.74992 0.00576 45.4087 46.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1250 0.000128 512 490 280 100352 8.30285 4.11827 18.2159 146.66 177.567 131.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1380 6.4e-05 4096 270 2320 272640 72.3972 55.7204 4024.03 1674.12 5826.39 5826.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1010 0.001024 2048 80 480 18000 1.47542 23.1788 101.492 126.192 126.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 430 0.001024 512 102 240 8640 0.901152 0.360448 2.06378 13.1151 16.5679 16.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 660 0.000256 2048 230 5320 40320 13.6249 7.04739 716.557 208.989 946.353 946.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1960 0.000256 1024 150 380 75240 3.41626 37.1568 104.784 145.401 145.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1480 3.2e-05 2048 80 820 604320 70.8198 56.1937 1620.97 1675 3423.09 3423.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1410 3.2e-05 2048 80 1120 602400 70.8917 56.1807 2216.86 1674.89 4018.92 4019.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 820 6.4e-05 1024 235 1260 211200 33.8781 13.548 477.023 417.361 941.99 942.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 280 0.000512 512 70 320 3840 3.39626 0.820736 1.49843 48.4611 54.3579 54.5034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1250 0.000128 512 490 280 103680 8.42218 3.40115 27.2523 103.23 142.491 142.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1380 6.4e-05 4096 270 2320 272640 72.1569 55.6749 2721.65 1676.41 4526.01 4526.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1010 0.001024 2048 80 480 17760 1.46659 15.6027 100.17 117.284 117.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 430 0.001024 512 102 240 7680 0.927104 0.362048 1.3049 13.2056 15.9229 16.0355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 660 0.000256 2048 230 5320 38400 13.5384 6.9625 462.031 206.958 689.626 689.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1960 0.000256 1024 150 380 75120 3.41546 25.2159 104.892 133.565 133.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1480 3.2e-05 2048 80 820 603840 70.67 56.1647 1096.94 1675.67 2899.56 2899.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1410 3.2e-05 2048 80 1120 601920 70.6704 56.0183 1501.66 1675.71 3304.17 3304.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 820 6.4e-05 1024 235 1260 207360 33.5937 13.3502 317.795 412.792 777.723 777.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 20 280 0.000512 512 70 320 0 0.821248 0.004928 49.0948 49.9984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1250 0.000128 512 490 280 99840 8.62218 4.2289 17.969 152.53 183.607 133.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1380 6.4e-05 4096 270 2320 272896 72.1776 55.6017 3927.31 1676.07 5731.29 5731.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1010 0.001024 2048 80 480 17920 1.46874 22.3805 101.305 125.202 125.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 430 0.001024 512 102 240 7168 0.89152 0.347552 1.66758 12.6048 15.6431 15.7532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 660 0.000256 2048 230 5320 39936 13.621 7.02422 690.741 209.221 920.75 920.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1960 0.000256 1024 150 380 75264 3.41462 36.1213 104.849 144.431 144.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1480 3.2e-05 2048 80 820 604672 70.5786 56.0338 1578.9 1675.67 3381.29 3381.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1410 3.2e-05 2048 80 1120 602624 70.6447 55.9903 2160.32 1675.79 3962.87 3962.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 820 6.4e-05 1024 235 1260 208896 34.0759 13.5094 458.077 417.778 923.635 923.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 20 280 0.000512 512 70 320 0 0.86144 0.005632 47.8198 48.7641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1250 0.000128 512 490 280 102400 8.65053 4.27043 26.1664 152.448 191.8 143.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1380 6.4e-05 4096 270 2320 271360 72.1304 55.566 2619.94 1672.52 4420.27 4420.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1010 0.001024 2048 80 480 17664 1.35782 14.7876 97.9395 114.129 114.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 430 0.001024 512 102 240 6144 0.921664 0.350208 1.17677 12.7025 15.2813 15.3887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 660 0.000256 2048 230 5320 38912 13.7448 7.03078 452.236 209.728 682.877 682.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1960 0.000256 1024 150 380 75008 3.41603 24.4511 104.761 132.67 132.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1480 3.2e-05 2048 80 820 604160 70.55 56.0008 1059.99 1677.28 2863.93 2864.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1410 3.2e-05 2048 80 1120 602112 70.6108 56.0663 1450.09 1677.39 3254.27 3254.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 820 6.4e-05 1024 235 1260 204800 34.543 14.2473 302.362 418.273 769.611 769.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1380 6.4e-05 4096 270 2320 271872 72.2087 55.6019 3427.54 1674.96 5230.43 5230.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1010 0.001024 2048 80 480 17856 1.4671 19.3052 101.346 122.162 122.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 430 0.001024 512 102 240 7680 0.884608 0.347712 1.70371 12.6589 15.7176 15.8279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 660 0.000256 2048 230 5320 38400 13.5419 6.92669 581.203 206.807 808.611 808.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1960 0.000256 1024 150 380 75072 3.41283 31.3666 104.758 139.581 139.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1480 3.2e-05 2048 80 820 604416 70.5924 55.9985 1380.33 1677.91 3184.94 3185.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1410 3.2e-05 2048 80 1120 602112 70.6695 56.0517 1885.58 1679.47 3691.88 3691.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 820 6.4e-05 1024 235 1260 202752 34.0197 13.3386 388.279 412.694 848.514 848.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 280 0.000512 512 70 320 0 0.77824 0.005824 46.9917 47.8537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1250 0.000128 512 490 280 98304 8.70464 4.17526 21.9579 150.369 185.469 137.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1380 6.4e-05 4096 270 2320 271872 72.2084 55.6434 2379.4 1674.48 4181.85 4181.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1010 0.001024 2048 80 480 17664 1.47046 13.6851 101.301 116.501 116.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 430 0.001024 512 102 240 6144 0.933056 0.3504 1.14016 12.7757 15.3259 15.4399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 660 0.000256 2048 230 5320 36864 13.7106 6.95075 389.781 207.193 617.774 617.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1960 0.000256 1024 150 380 74880 3.41469 22.1688 104.661 130.288 130.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1480 3.2e-05 2048 80 820 603648 70.6669 56.0188 964.802 1673.39 2764.99 2765.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1410 3.2e-05 2048 80 1120 600576 70.7225 56.0859 1319.81 1673.39 3120.11 3120.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 820 6.4e-05 1024 235 1260 196608 34.7645 13.4476 266.091 417.197 731.685 731.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 280 0.000512 512 70 320 0 0.786144 0.006144 47.1304 48.0004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1250 0.000128 512 490 280 86016 8.87843 4.12851 13.7612 146.426 173.456 125.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1380 6.4e-05 4096 270 2320 272800 72.4053 55.7078 3521.49 1674.57 5324.28 5324.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1010 0.001024 2048 80 480 17800 1.46406 20.1316 100.121 121.76 121.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 430 0.001024 512 102 240 8000 0.918784 0.362496 1.82326 13.1666 16.3964 16.5048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 660 0.000256 2048 230 5320 38400 13.5874 6.96058 604.402 206.644 831.731 831.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1960 0.000256 1024 150 380 75200 3.41818 32.7967 104.843 141.1 141.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1480 3.2e-05 2048 80 820 604800 70.7621 56.1269 1422.88 1676.12 3225.99 3226.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1410 3.2e-05 2048 80 1120 602400 70.7977 56.1431 1945.75 1679.24 3752.04 3752.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 820 6.4e-05 1024 235 1260 204800 33.9522 13.3714 409.274 412.334 869.117 869.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 20 280 0.000512 512 70 320 0 0.82064 0.005504 47.9905 48.8948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1250 0.000128 512 490 280 102400 8.50253 4.22442 23.5906 151.283 187.863 139.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1380 6.4e-05 4096 270 2320 272000 72.3315 55.6936 2492.09 1675.73 4295.97 4296.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1010 0.001024 2048 80 480 17600 1.47082 14.3919 100.123 116.029 116.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 430 0.001024 512 102 240 3200 0.862944 0.309184 0.969472 11.1587 13.4279 13.5375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 660 0.000256 2048 230 5320 38400 13.5793 6.948 433.66 207.185 661.511 661.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1960 0.000256 1024 150 380 74800 3.41146 23.0912 104.586 131.131 131.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1480 3.2e-05 2048 80 820 603200 70.7163 56.0151 1011.94 1675.18 2813.97 2814.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1410 3.2e-05 2048 80 1120 601600 70.7379 56.03 1379.94 1674.65 3181.48 3181.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 820 6.4e-05 1024 235 1260 204800 33.8775 13.3857 295.953 412.613 756.019 756.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1380 6.4e-05 4096 270 2328 273152 72.2214 55.595 3107.83 1677.68 4913.44 4913.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1010 0.001024 2048 80 480 18080 1.41472 14.2875 101.519 117.264 117.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 430 0.001024 512 102 240 8960 0.899264 0.36144 2.15629 13.2399 16.7815 16.8911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 660 0.000256 2048 230 5328 40704 13.6065 7.03821 469.065 209.83 699.672 699.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1960 0.000256 1024 150 384 75360 3.43178 44.7608 105.617 153.854 153.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1480 3.2e-05 2048 80 840 604800 71.0613 56.0478 2268.24 1677.52 4072.98 4073.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1410 3.2e-05 2048 80 1128 603136 70.9871 56.0268 2653.23 1677.7 4458.05 4458.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 820 6.4e-05 1024 235 1248 212992 33.7442 13.5904 308.664 419.401 775.589 775.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 280 0.000512 512 70 336 3072 3.46288 0.833184 0.845664 48.9462 54.2743 54.4215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1250 0.000128 512 490 288 101376 8.71357 3.41123 31.5688 104.656 148.53 148.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1380 6.4e-05 4096 270 2328 273120 72.595 55.7241 3150.51 1677.03 4955.98 4956.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1010 0.001024 2048 80 480 18080 1.48118 15.3842 101.543 118.451 118.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 430 0.001024 512 102 240 8640 0.902144 0.36032 2.12122 13.0747 16.5844 16.6909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 660 0.000256 2048 230 5328 40640 13.6929 7.09952 498.265 209.851 729.041 729.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1960 0.000256 1024 150 384 75320 3.42016 25.3317 104.933 133.727 133.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1480 3.2e-05 2048 80 840 604800 71.537 56.1124 1992.14 1677.72 3797.61 3797.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1410 3.2e-05 2048 80 1128 603200 71.0982 56.1893 1541.34 1677.82 3346.55 3346.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 820 6.4e-05 1024 235 1248 212480 33.9716 13.5284 327.202 422.739 797.635 797.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 280 0.000512 512 70 336 2560 3.46723 0.820576 0.83168 48.5534 53.8489 54.0045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1250 0.000128 512 490 288 102400 8.71923 3.41811 20.2165 105.002 137.543 137.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1380 6.4e-05 4096 270 2328 273024 72.2134 55.6872 2736.21 1677.44 4541.66 4541.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1010 0.001024 2048 80 480 18048 1.47328 15.427 101.479 118.421 118.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 430 0.001024 512 102 240 8448 0.897888 0.35856 1.39821 13.0759 15.8558 15.9681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 660 0.000256 2048 230 5328 40704 13.5871 7.03622 490.288 209.535 720.579 720.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1960 0.000256 1024 150 384 75312 3.42016 25.2147 104.933 133.609 133.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1480 3.2e-05 2048 80 840 604608 70.8778 56.1095 1134.94 1677.25 2939.29 2939.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1410 3.2e-05 2048 80 1128 603072 70.7837 56.0753 1512.72 1677.32 3317 3317.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 820 6.4e-05 1024 235 1248 211968 33.8396 13.5309 322.024 418.716 788.3 788.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 280 0.000512 512 70 336 3072 3.42438 0.8192 0.942304 46.3881 51.7561 51.9041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1250 0.000128 512 490 288 101376 8.65651 3.40608 18.1085 104.329 134.682 134.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1380 6.4e-05 4096 270 2328 272640 72.1437 55.6168 2325.44 1675.32 4128.65 4128.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1010 0.001024 2048 80 480 17952 1.47043 10.1745 101.304 112.992 113.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 430 0.001024 512 102 240 8448 0.902048 0.361376 2.05222 13.1012 16.5424 16.6524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 660 0.000256 2048 230 5328 39936 13.5471 6.98982 309.566 208.546 538.783 538.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1960 0.000256 1024 150 384 75264 3.42186 16.2734 104.849 124.588 124.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1480 3.2e-05 2048 80 840 604416 71.0229 56.191 1899.15 1676.71 3703.18 3703.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1410 3.2e-05 2048 80 1128 602880 70.6183 56.0846 976.176 1676.22 2779.21 2779.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 820 6.4e-05 1024 235 1248 208896 33.8587 13.4472 205.015 416.397 668.908 669.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 24 280 0.000512 512 70 336 0 0.776 0.005536 47.2095 48.0744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1250 0.000128 512 490 288 98304 8.68048 4.17158 14.3757 150.455 177.95 130.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1380 6.4e-05 4096 270 2328 273056 72.3992 55.7199 3179.92 1675.18 4983.34 4983.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1010 0.001024 2048 80 480 18032 1.47114 17.9794 101.409 120.903 120.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 430 0.001024 512 102 240 8512 0.906528 0.360448 1.63366 13.1133 16.1353 16.2486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 660 0.000256 2048 230 5328 40768 13.6272 7.11379 570.986 209.351 801.219 801.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1960 0.000256 1024 150 384 75320 3.42637 29.4027 104.854 137.728 137.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1480 3.2e-05 2048 80 840 604576 70.8626 56.1344 1311.33 1675.57 3114.02 3114.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1410 3.2e-05 2048 80 1128 603008 70.814 56.32 1747.99 1675.64 3550.87 3550.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 820 6.4e-05 1024 235 1248 211456 33.9496 13.5477 369.728 418.341 835.758 835.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 280 0.000512 512 70 336 1792 3.43357 0.795072 0.779552 48.8117 54.0063 54.1582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1250 0.000128 512 490 288 102144 8.70726 3.41811 21.327 104.745 138.377 138.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1380 6.4e-05 4096 270 2328 272832 72.143 55.6621 2006.34 1675.54 3809.8 3809.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1010 0.001024 2048 80 480 17920 1.46928 11.5288 100.21 113.253 113.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 430 0.001024 512 102 240 8064 0.892192 0.356128 1.10371 12.8512 15.3265 15.4339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 660 0.000256 2048 230 5328 40320 13.6154 7.04682 355.148 209.503 585.446 585.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1960 0.000256 1024 150 384 75264 3.42659 18.8004 104.859 127.129 127.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1480 3.2e-05 2048 80 840 604352 70.7195 56.1549 840.298 1675.18 2642.47 2642.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1410 3.2e-05 2048 80 1128 602560 70.6648 56.0371 1116.47 1678.42 2921.7 2921.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 820 6.4e-05 1024 235 1248 211456 33.8859 13.5306 234.705 418.42 700.731 700.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 24 280 0.000512 512 70 336 0 0.747424 0.00544 46.5417 47.3742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1250 0.000128 512 490 288 100352 8.62998 4.1471 13.5684 150.126 176.738 129.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1380 6.4e-05 4096 270 2328 272896 72.1673 55.6237 3086.4 1677.15 4891.46 4891.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1010 0.001024 2048 80 480 18048 1.47418 17.1705 101.521 120.211 120.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 430 0.001024 512 102 240 8704 0.908544 0.363744 1.5849 13.2645 16.2436 16.3536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 660 0.000256 2048 230 5328 40448 13.5731 7.0481 520.344 209.226 750.323 750.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1960 0.000256 1024 150 384 75328 3.4345 28.6515 104.976 137.103 137.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1480 3.2e-05 2048 80 840 604672 70.6535 56.0433 1281.84 1677.6 3086.25 3086.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1410 3.2e-05 2048 80 1128 603136 70.6355 56.1235 1709.72 1677.61 3514.2 3514.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 820 6.4e-05 1024 235 1248 210944 33.8264 13.5045 352.637 418.056 818.21 818.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 280 0.000512 512 70 336 2048 3.52717 0.831488 0.839072 49.7654 55.14 55.2839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1250 0.000128 512 490 288 100352 8.77283 3.41162 20.2558 104.677 137.301 137.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1380 6.4e-05 4096 270 2328 272896 72.1138 55.5969 2042.27 1675.98 3846.07 3846.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1010 0.001024 2048 80 480 17920 1.47226 11.5706 101.308 114.394 114.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 430 0.001024 512 102 240 7168 0.890336 0.348384 1.0303 12.6059 15.0007 15.1135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 660 0.000256 2048 230 5328 39936 13.6294 7.02464 328.641 209.31 558.744 558.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1960 0.000256 1024 150 384 75264 3.42589 19.2266 104.879 127.576 127.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1480 3.2e-05 2048 80 840 604160 70.6353 55.9705 853.935 1675.58 2656.23 2656.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1410 3.2e-05 2048 80 1128 602624 70.6245 56.1245 1136.4 1678.2 2941.45 2941.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 820 6.4e-05 1024 235 1248 208896 34.0801 13.6404 230.346 417.758 696.008 696.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 24 280 0.000512 512 70 336 0 0.775808 0.004672 47.1936 48.0515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1250 0.000128 512 490 288 98304 8.89456 4.18534 13.4796 151.816 178.634 130.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1380 6.4e-05 4096 270 2328 272736 72.3847 55.7196 3357.85 1674.94 5161 5161.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1010 0.001024 2048 80 480 18000 1.47034 18.8855 101.369 121.768 121.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 430 0.001024 512 102 240 8064 0.902208 0.358272 1.63837 12.9518 15.9758 16.0882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 660 0.000256 2048 230 5328 40320 13.6123 7.02694 599.539 208.879 829.194 829.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1960 0.000256 1024 150 384 75312 3.43142 31.3366 104.866 139.677 139.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1480 3.2e-05 2048 80 840 604512 70.8526 56.1983 1390.47 1675.46 3193.1 3193.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1410 3.2e-05 2048 80 1128 602784 70.8381 56.1392 1856.75 1675.47 3659.3 3659.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 820 6.4e-05 1024 235 1248 211968 33.7752 13.5233 394.884 417.396 859.77 859.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 24 280 0.000512 512 70 336 0 0.772768 0.005344 46.1075 46.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1250 0.000128 512 490 288 99072 8.7433 4.18474 21.9181 149.826 184.949 138.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1380 6.4e-05 4096 270 2328 272448 72.23 55.6683 2341.95 1675.34 4145.3 4145.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1010 0.001024 2048 80 480 17856 1.46486 13.3283 100.13 114.965 115.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 430 0.001024 512 102 240 6912 0.896448 0.349376 1.1152 12.6236 15.1127 15.2208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 660 0.000256 2048 230 5328 39168 13.5423 6.99299 406.7 207.537 634.91 635.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1960 0.000256 1024 150 384 75168 3.42118 21.7743 104.772 130.012 130.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1480 3.2e-05 2048 80 840 604224 70.6628 56.0978 970.386 1674.89 2772.15 2772.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1410 3.2e-05 2048 80 1128 602496 70.6483 56.0357 1296.05 1674.9 3097.74 3097.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 820 6.4e-05 1024 235 1248 207360 33.7988 13.4001 271.711 414.338 733.442 733.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 24 280 0.000512 512 70 336 0 0.77872 0.004832 46.8532 47.7181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1250 0.000128 512 490 288 96768 8.67472 4.16154 15.2654 149.087 177.455 129.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1380 6.4e-05 4096 270 2328 272960 72.2179 55.6871 3200.16 1676.89 5005.07 5005.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1010 0.001024 2048 80 480 18000 1.47325 18.0392 101.434 120.991 121.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 430 0.001024 512 102 240 8320 0.89952 0.360448 1.59539 13.0969 16.0788 16.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 660 0.000256 2048 230 5328 39680 13.5524 6.97907 561.468 208.324 790.459 790.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1960 0.000256 1024 150 384 75280 3.42179 29.6386 104.909 138.012 138.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1480 3.2e-05 2048 80 840 604480 70.6847 56.0702 1317.62 1676.62 3121.1 3121.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1410 3.2e-05 2048 80 1128 602880 70.6949 56.0459 1764.8 1680.16 3571.81 3571.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 820 6.4e-05 1024 235 1248 212480 33.825 13.5332 376.074 419.365 842.982 843.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 280 0.000512 512 70 336 2560 3.45766 0.816832 1.0201 47.3305 52.8043 52.9507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1250 0.000128 512 490 288 102400 8.7056 3.41606 21.4413 105.008 138.754 138.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1380 6.4e-05 4096 270 2328 272640 72.1071 55.6138 2274.21 1676.08 4078.13 4078.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1010 0.001024 2048 80 480 17920 1.47258 12.9296 101.386 115.833 115.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 430 0.001024 512 102 240 7680 0.92304 0.362464 1.19318 13.1399 15.749 15.8606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 660 0.000256 2048 230 5328 38400 13.5152 6.94067 388.901 206.541 616.032 616.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1960 0.000256 1024 150 384 75200 3.42272 21.3573 104.831 129.655 129.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1480 3.2e-05 2048 80 840 604160 70.511 56.0026 938.058 1675.58 2740.26 2740.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1410 3.2e-05 2048 80 1128 602880 70.5153 56.0419 1260.91 1675.6 3063.17 3063.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 820 6.4e-05 1024 235 1248 209920 34.1188 13.5158 267.077 419.156 734.055 734.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 24 280 0.000512 512 70 336 0 0.749568 0.006144 46.6502 47.4882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1250 0.000128 512 490 288 97280 8.74182 4.14317 14.9497 149.916 178.017 130.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1380 6.4e-05 4096 270 2328 272640 72.0814 55.6006 4064.75 1675.03 5867.58 5867.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1010 0.001024 2048 80 480 17952 1.46637 23.3288 101.304 126.142 126.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 430 0.001024 512 102 240 8448 0.900832 0.36016 2.0072 13.0986 16.4932 16.6052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 660 0.000256 2048 230 5328 39936 13.5532 6.9889 719.03 208.424 948.14 948.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1960 0.000256 1024 150 384 75264 3.41917 38.0047 104.831 146.298 146.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1480 3.2e-05 2048 80 840 604416 70.5198 56.0722 1684.28 1676.11 3487.09 3487.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1410 3.2e-05 2048 80 1128 602880 70.5147 56.0841 2249.59 1675.88 4052.18 4052.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 820 6.4e-05 1024 235 1248 208896 33.8143 13.4574 471.717 416.331 935.504 935.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 24 280 0.000512 512 70 336 0 0.774976 0.004416 47.0184 47.8783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1250 0.000128 512 490 288 98304 8.68288 4.16874 26.4548 150.246 189.819 142.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1380 6.4e-05 4096 270 2328 271872 72.2019 55.621 2614.6 1674.76 4417.29 4417.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1010 0.001024 2048 80 480 17856 1.46864 14.9478 101.347 117.808 117.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 430 0.001024 512 102 240 7680 0.88432 0.347072 1.33626 12.6678 15.3599 15.4685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 660 0.000256 2048 230 5328 38400 13.5332 7.01414 439.523 206.789 666.998 667.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1960 0.000256 1024 150 384 75072 3.42368 24.274 104.781 132.518 132.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1480 3.2e-05 2048 80 840 603648 70.6391 56.0044 1075.66 1676.26 2878.67 2878.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1410 3.2e-05 2048 80 1128 602112 70.691 56.1459 1441.4 1676.99 3245.32 3245.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 820 6.4e-05 1024 235 1248 202752 34.0174 13.668 296.715 412.649 757.233 757.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 280 0.000512 512 70 336 0 0.775584 0.005792 45.664 46.5252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1250 0.000128 512 490 288 98304 8.69939 4.16966 17.4389 149.032 179.603 133.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1380 6.4e-05 4096 270 2328 273200 72.568 55.735 4021.48 1677.62 5827.52 5827.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1010 0.001024 2048 80 480 18000 1.47638 23.0552 101.49 126.065 126.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 430 0.001024 512 102 240 8000 0.915136 0.360448 1.95034 13.1112 16.4648 16.5704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 660 0.000256 2048 230 5328 40000 13.6326 7.04762 708.953 208.705 938.472 938.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1960 0.000256 1024 150 384 75200 3.41859 37.4006 104.845 145.709 145.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1480 3.2e-05 2048 80 840 604400 70.9875 56.3515 1655.87 1677.46 3460.78 3460.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1410 3.2e-05 2048 80 1128 602800 70.9915 56.15 2210.6 1677.49 4015.34 4015.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 820 6.4e-05 1024 235 1248 211200 33.7621 13.503 469.8 416.869 934.12 934.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 280 0.000512 512 70 336 3200 3.43018 0.8192 1.3671 48.1696 53.9625 54.1032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1250 0.000128 512 490 288 99200 8.68144 3.40646 26.4817 105.322 144.083 144.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1380 6.4e-05 4096 270 2328 272800 72.3666 55.734 2721.33 1675.82 4525.37 4525.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1010 0.001024 2048 80 480 17800 1.46605 15.4226 100.164 117.097 117.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 430 0.001024 512 102 240 8000 0.918208 0.36352 1.41952 13.1746 16.003 16.1116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 660 0.000256 2048 230 5328 38400 13.5905 6.95053 462.761 206.804 690.243 690.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1960 0.000256 1024 150 384 75000 3.42067 25.4648 104.7 133.629 133.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1480 3.2e-05 2048 80 840 604000 70.8076 56.1172 1122.85 1678.06 2927.95 2928.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1410 3.2e-05 2048 80 1128 602400 70.8167 56.3569 1501.14 1677.55 3305.98 3306.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 820 6.4e-05 1024 235 1248 204800 33.9383 13.362 309.243 412.659 769.389 769.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 24 280 0.000512 512 70 336 0 0.820608 0.005472 46.6884 47.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1250 0.000128 512 490 288 96000 8.85882 4.22528 17.5033 150.061 180.914 133.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1380 6.4e-05 4096 270 2328 272832 72.1908 55.6527 3943.82 1676.7 5748.48 5748.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1010 0.001024 2048 80 480 17920 1.46842 22.4676 100.248 124.227 124.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 430 0.001024 512 102 240 8064 0.88976 0.356352 2.00397 12.8598 16.2372 16.3492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 660 0.000256 2048 230 5328 40320 13.6283 7.04595 702.471 209.648 932.933 933.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1960 0.000256 1024 150 384 75264 3.42246 36.957 104.927 145.351 145.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1480 3.2e-05 2048 80 840 604352 70.6204 56.0906 1625.23 1677.9 3429.96 3430.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1410 3.2e-05 2048 80 1128 602560 70.6589 56.0433 2173.61 1676.59 3977.02 3977.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 820 6.4e-05 1024 235 1248 211456 33.8611 13.53 461.43 418.712 927.718 927.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 24 280 0.000512 512 70 336 0 0.743424 0.005216 46.5581 47.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1250 0.000128 512 490 288 100352 8.62694 4.14163 26.2877 150.207 189.521 142.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1380 6.4e-05 4096 270 2328 272384 72.0456 55.6107 2591.54 1675.1 4394.41 4394.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1010 0.001024 2048 80 480 17696 1.46278 14.6475 99.953 116.107 116.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 430 0.001024 512 102 240 7168 0.870528 0.339808 1.2201 12.3363 14.8952 15.0098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 660 0.000256 2048 230 5328 39424 13.5105 6.95088 452.107 207.577 680.282 680.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1960 0.000256 1024 150 384 75040 3.4209 24.1787 104.8 132.443 132.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1480 3.2e-05 2048 80 840 603904 70.5181 55.9832 1072.77 1676.87 2876.25 2876.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1410 3.2e-05 2048 80 1128 602112 70.5855 55.9797 1435.44 1676.84 3238.95 3239.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 820 6.4e-05 1024 235 1248 207872 33.6335 13.3673 301.187 414.105 762.484 762.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 280 0.000512 512 70 336 0 0.751104 0.005856 46.2074 47.0417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1250 0.000128 512 490 288 93184 8.70736 4.1193 16.2385 147.544 176.869 129.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1380 6.4e-05 4096 270 2328 272640 72.4108 55.724 3803.28 1674.17 5605.69 5605.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1010 0.001024 2048 80 480 18000 1.47683 21.7539 101.497 124.772 124.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 430 0.001024 512 102 240 8640 0.901408 0.360448 2.08006 13.116 16.5842 16.6948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 660 0.000256 2048 230 5328 40320 13.637 7.02813 679.055 209.004 908.862 908.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1960 0.000256 1024 150 384 75240 3.42048 35.6966 104.837 143.998 144.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1480 3.2e-05 2048 80 840 604320 70.7942 56.1725 1575.2 1675.42 3377.7 3377.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1410 3.2e-05 2048 80 1128 602400 70.8435 56.0907 2103.32 1675.18 3905.54 3905.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 820 6.4e-05 1024 235 1248 211200 33.8914 13.5293 448.485 417.391 913.485 913.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 24 280 0.000512 512 70 336 0 0.821568 0.004576 47.0837 47.9944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1250 0.000128 512 490 288 99840 8.64003 4.22534 25.3073 150.323 188.765 140.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1380 6.4e-05 4096 270 2328 272640 72.1294 55.6774 2451.79 1674.44 4254.15 4254.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1010 0.001024 2048 80 480 17760 1.47251 13.9715 100.116 115.605 115.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 430 0.001024 512 102 240 7680 0.925248 0.362272 1.26851 13.1893 15.8712 15.9793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 660 0.000256 2048 230 5328 38400 13.5513 7.05126 417.735 206.713 645.187 645.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1960 0.000256 1024 150 384 75120 3.41917 23.0754 104.812 131.349 131.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1480 3.2e-05 2048 80 840 603840 70.6847 56.0947 1015.21 1673.73 2815.83 2815.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1410 3.2e-05 2048 80 1128 601920 70.6485 56.1377 1354.88 1677.32 3159.09 3159.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 820 6.4e-05 1024 235 1248 207360 33.5822 13.3522 284.307 412.3 743.727 743.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 280 0.000512 512 70 336 0 0.819904 0.006144 48.8012 49.7063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1250 0.000128 512 490 288 99840 8.62723 4.21754 16.5501 152.099 181.758 132.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1380 6.4e-05 4096 270 2328 272896 72.179 55.5966 3644.52 1677.16 5449.57 5449.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1010 0.001024 2048 80 480 17920 1.46803 20.693 101.343 123.549 123.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 430 0.001024 512 102 240 7168 0.891008 0.34816 1.72621 12.6152 15.7051 15.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 660 0.000256 2048 230 5328 39936 13.6424 7.04365 643.979 209.353 874.152 874.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1960 0.000256 1024 150 384 75264 3.42816 34.1302 104.955 142.556 142.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1480 3.2e-05 2048 80 840 604160 70.6049 56.1271 1506.44 1676.75 3310.03 3310.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1410 3.2e-05 2048 80 1128 602624 70.6586 55.9982 2012.52 1676.88 3816.16 3816.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 820 6.4e-05 1024 235 1248 208896 34.0537 13.504 422.722 418.302 888.767 888.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 24 280 0.000512 512 70 336 0 0.776192 0.00528 47.2088 48.0701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1250 0.000128 512 490 288 98304 8.89306 4.18336 23.9412 151.919 189.197 141.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1380 6.4e-05 4096 270 2328 271360 72.1712 55.569 2446.42 1672.79 4247.06 4247.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1010 0.001024 2048 80 480 17664 1.46022 13.9653 99.9559 115.426 115.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 430 0.001024 512 102 240 6144 0.921696 0.350208 1.12899 12.7038 15.2319 15.3415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 660 0.000256 2048 230 5328 38912 13.7301 7.07085 420.309 209.746 650.989 651.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1960 0.000256 1024 150 384 75008 3.42221 22.8086 104.803 131.08 131.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1480 3.2e-05 2048 80 840 604160 70.6028 56.0529 1014.19 1677.48 2818.44 2818.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1410 3.2e-05 2048 80 1128 602112 70.6207 55.9822 1359.96 1680.91 3167.58 3167.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 820 6.4e-05 1024 235 1248 204800 34.5553 13.5086 280.981 418.315 747.553 747.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1380 6.4e-05 4096 270 2325 273792 72.1057 55.604 3487.35 1676.07 5291.24 5291.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1010 0.001024 2048 80 475 18112 1.47802 16.5233 101.528 119.575 119.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 430 0.001024 512 102 250 8448 0.911424 0.362656 2.34122 13.2378 16.9823 17.1007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 660 0.000256 2048 230 5325 40960 13.584 7.08118 536.174 209.634 766.611 766.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1960 0.000256 1024 150 375 75424 3.4263 50.4754 104.876 158.823 158.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1480 3.2e-05 2048 80 825 604800 71.1394 56.0087 2384.07 1675.93 4187.26 4187.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1410 3.2e-05 2048 80 1125 603008 71.0633 56.0154 2836.96 1676.33 4640.48 4640.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 820 6.4e-05 1024 235 1250 212992 33.7459 13.4993 354.409 418.978 820.831 820.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 280 0.000512 512 70 325 2048 3.52016 0.82944 0.726464 49.0101 54.2662 54.4151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1250 0.000128 512 490 300 104448 8.5521 3.40787 38.6097 104.554 155.314 155.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1380 6.4e-05 4096 270 2325 273600 72.5327 55.7243 3014.75 1675.71 4818.83 4818.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1010 0.001024 2048 80 475 18080 1.47709 14.6697 101.472 117.661 117.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 430 0.001024 512 102 250 8000 0.910656 0.358592 1.96749 13.0652 16.4238 16.5381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 660 0.000256 2048 230 5325 40960 13.6499 7.05869 481.27 209.761 711.874 712.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1960 0.000256 1024 150 375 75400 3.42486 23.8784 104.953 132.302 132.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1480 3.2e-05 2048 80 825 604960 71.4174 56.1481 1909 1677.59 3714.27 3714.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1410 3.2e-05 2048 80 1125 603040 71.0545 56.1216 1478.44 1680.49 3286.22 3286.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 820 6.4e-05 1024 235 1250 212480 33.9724 13.5271 317.099 419.063 783.856 784.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 280 0.000512 512 70 325 1280 3.52918 0.81792 0.61776 47.5238 52.6702 52.8289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1250 0.000128 512 490 300 104960 8.56925 3.42016 20.6926 104.924 137.792 137.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1380 6.4e-05 4096 270 2325 273600 72.2699 55.6872 2304.85 1675.53 4108.46 4108.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1010 0.001024 2048 80 475 18000 1.4767 9.65901 101.348 112.529 112.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 430 0.001024 512 102 250 7680 0.917856 0.360448 1.81514 13.0843 16.3039 16.4149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 660 0.000256 2048 230 5325 40320 13.5282 6.97651 307.181 208.109 535.931 536.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1960 0.000256 1024 150 375 75360 3.42483 42.4245 104.844 150.739 150.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1480 3.2e-05 2048 80 825 604480 71.4502 56.236 2071.62 1675.25 3874.67 3874.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1410 3.2e-05 2048 80 1125 602560 71.2616 56.0439 2388.09 1675.46 4190.98 4191.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 820 6.4e-05 1024 235 1250 212480 33.851 13.5107 205.831 419.015 672.394 672.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 25 280 0.000512 512 70 325 0 0.8168 0.00528 47.4399 48.3399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1250 0.000128 512 490 300 104960 8.56304 4.23286 15.216 152.368 180.643 132.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1380 6.4e-05 4096 270 2325 273792 72.2193 55.6769 2839.53 1676.08 4643.63 4643.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1010 0.001024 2048 80 475 18096 1.47904 15.8427 101.81 119.177 119.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 430 0.001024 512 102 250 8064 0.906688 0.360448 1.41642 13.0688 15.8768 15.9889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 660 0.000256 2048 230 5325 40704 13.5916 7.03078 508.637 209.361 738.76 738.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1960 0.000256 1024 150 375 75408 3.4304 25.3911 104.892 133.758 133.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1480 3.2e-05 2048 80 825 604608 70.7669 56.0865 1160.12 1675.9 2962.99 2963.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1410 3.2e-05 2048 80 1125 602880 70.8608 56.2156 1569.75 1675.95 3372.89 3372.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 820 6.4e-05 1024 235 1250 211968 33.8668 13.5358 337.644 418.384 803.622 803.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 280 0.000512 512 70 325 1536 3.50906 0.818112 0.718208 49.5672 54.794 54.9356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1250 0.000128 512 490 300 104448 8.49853 3.40787 19.9398 104.242 136.273 136.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1380 6.4e-05 4096 270 2325 273408 72.072 55.6257 2367.79 1674.76 4170.38 4170.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1010 0.001024 2048 80 475 18048 1.47523 10.3038 101.516 113.34 113.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 430 0.001024 512 102 250 7680 0.919008 0.36368 1.97456 13.0957 16.4811 16.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 660 0.000256 2048 230 5325 39936 13.5567 7.11088 321.738 208.39 550.935 551.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1960 0.000256 1024 150 375 75360 3.43021 16.4797 104.856 124.809 124.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1480 3.2e-05 2048 80 825 604416 71.0277 56.0679 1853.98 1676.08 3657.27 3657.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1410 3.2e-05 2048 80 1125 602880 70.6135 56.039 1014.92 1679.14 2820.82 2820.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 820 6.4e-05 1024 235 1250 208896 33.8564 13.4434 215.557 416.253 679.3 679.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 25 280 0.000512 512 70 325 0 0.774336 0.004256 47.2357 48.1011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1250 0.000128 512 490 300 101376 8.52083 4.17197 15.6873 150.444 179.101 131.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1380 6.4e-05 4096 270 2325 273504 72.3326 55.722 3047.94 1674.89 4851 4851.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1010 0.001024 2048 80 475 18088 1.48019 17.2127 101.515 120.251 120.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 430 0.001024 512 102 250 8064 0.911264 0.361184 1.59325 13.1104 16.1033 16.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 660 0.000256 2048 230 5325 40768 13.636 7.0393 549.192 209.313 779.321 779.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1960 0.000256 1024 150 375 75376 3.42272 27.6373 104.825 135.928 135.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1480 3.2e-05 2048 80 825 604576 70.8567 56.142 1242.04 1675.28 3044.43 3044.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1410 3.2e-05 2048 80 1125 602784 70.8669 56.1311 1692.03 1675.49 3494.63 3494.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 820 6.4e-05 1024 235 1250 211456 33.9702 13.5455 359.478 422.168 829.352 829.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 25 280 0.000512 512 70 325 0 0.794912 0.004832 46.9064 47.7887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1250 0.000128 512 490 300 103936 8.61606 4.21482 21.6913 151.625 186.422 138.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1380 6.4e-05 4096 270 2325 273280 72.2227 55.6674 1928.44 1676.7 3733.15 3733.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1010 0.001024 2048 80 475 18032 1.48259 10.9568 101.563 114.044 114.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 430 0.001024 512 102 250 7168 0.913376 0.354304 0.963392 12.8653 15.2236 15.3395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 660 0.000256 2048 230 5325 40320 13.6292 7.04291 340.365 209.652 570.829 570.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1960 0.000256 1024 150 375 75264 3.42288 17.7213 104.846 126.034 126.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1480 3.2e-05 2048 80 825 604352 70.6377 56.0548 797.987 1676.95 2601.74 2601.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1410 3.2e-05 2048 80 1125 602560 70.6761 56.1039 1074.85 1676.43 2878.16 2878.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 820 6.4e-05 1024 235 1250 211456 33.8897 13.5324 227.89 418.704 694.207 694.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1380 6.4e-05 4096 270 2325 273664 72.0897 55.6216 3163.54 1677.18 4968.56 4968.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1010 0.001024 2048 80 475 18048 1.47763 17.5044 101.485 120.511 120.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 430 0.001024 512 102 250 8192 0.918624 0.364288 1.59152 13.2617 16.2593 16.3697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 660 0.000256 2048 230 5325 40448 13.5577 7.01235 546.725 209.229 776.657 776.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1960 0.000256 1024 150 375 75392 3.42522 28.9004 105.597 137.965 138.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1480 3.2e-05 2048 80 825 604672 70.6573 56.0054 1291.54 1677.63 3095.95 3096.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1410 3.2e-05 2048 80 1125 602880 70.7106 56.0332 1751.48 1680.49 3558.82 3558.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 820 6.4e-05 1024 235 1250 210944 33.8173 13.5075 371.353 418.064 836.925 837.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 280 0.000512 512 70 325 2048 3.52682 0.8296 0.882272 48.6445 54.0629 54.2045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1250 0.000128 512 490 300 104448 8.53824 3.40992 22.5121 104.677 139.318 139.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1380 6.4e-05 4096 270 2325 273408 72.1722 55.6085 2098.86 1677.54 3904.29 3904.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1010 0.001024 2048 80 475 17920 1.47437 11.9379 100.259 113.716 113.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 430 0.001024 512 102 250 7168 0.892448 0.346944 1.11267 12.6157 15.0911 15.2023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 660 0.000256 2048 230 5325 39936 13.6206 7.02234 340.472 209.403 570.656 570.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1960 0.000256 1024 150 375 75264 3.4241 19.292 104.89 127.647 127.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1480 3.2e-05 2048 80 825 604160 70.5679 55.978 860.549 1677.81 2665.01 2665.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1410 3.2e-05 2048 80 1125 602624 70.6198 56.1316 1167.47 1677.12 2971.44 2971.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 820 6.4e-05 1024 235 1250 208896 34.085 13.4984 241.175 418.144 707.087 707.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 25 280 0.000512 512 70 325 0 0.776096 0.004096 47.2582 48.1236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1250 0.000128 512 490 300 102400 8.66368 4.18592 15.025 151.981 180.123 132.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1380 6.4e-05 4096 270 2325 273600 72.297 55.7162 3352.38 1674.97 5155.48 5155.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1010 0.001024 2048 80 475 18072 1.47853 18.8989 101.522 121.942 121.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 430 0.001024 512 102 250 8064 0.90448 0.356512 1.71626 12.9529 16.0565 16.1669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 660 0.000256 2048 230 5325 40320 13.6044 7.03024 597.741 208.891 827.407 827.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1960 0.000256 1024 150 375 75384 3.4279 30.4829 104.877 138.828 138.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1480 3.2e-05 2048 80 825 604512 70.8414 56.1228 1362.2 1675.49 3164.77 3164.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1410 3.2e-05 2048 80 1125 602784 70.8535 56.1172 1849.44 1675.49 3652.01 3652.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 820 6.4e-05 1024 235 1250 209664 34.0508 13.525 394.15 431.01 872.925 873.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 25 280 0.000512 512 70 325 0 0.776768 0.006112 46.9004 47.7614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1250 0.000128 512 490 300 103680 8.49178 4.18678 23.6289 150.628 187.196 139.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1380 6.4e-05 4096 270 2325 273600 72.119 55.6899 2388.26 1675.31 4191.49 4191.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1010 0.001024 2048 80 475 18000 1.48067 13.5184 101.772 116.812 116.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 430 0.001024 512 102 250 6912 0.898144 0.347488 1.18205 12.6157 15.1727 15.2827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 660 0.000256 2048 230 5325 39168 13.5394 6.97306 415.709 207.634 643.992 644.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1960 0.000256 1024 150 375 75312 3.42954 21.8132 104.876 130.161 130.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1480 3.2e-05 2048 80 825 604224 70.6285 56.0493 973.807 1674.86 2775.46 2775.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1410 3.2e-05 2048 80 1125 602496 70.6656 56.124 1321.43 1674.88 3123.2 3123.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 820 6.4e-05 1024 235 1250 207360 33.8026 13.3994 281.157 414.334 742.881 743.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 25 280 0.000512 512 70 325 0 0.776192 0.004672 46.8932 47.7587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1250 0.000128 512 490 300 101376 8.4128 4.15958 16.8682 149.117 178.831 131.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1380 6.4e-05 4096 270 2325 273600 72.1675 55.6971 3257.62 1677.26 5062.86 5062.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1010 0.001024 2048 80 475 18000 1.47059 18.1023 101.401 121.019 121.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 430 0.001024 512 102 250 7680 0.917056 0.359296 1.57606 13.1007 16.0767 16.1854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 660 0.000256 2048 230 5325 40320 13.512 7.00611 580.534 208.239 809.436 809.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1960 0.000256 1024 150 375 75360 3.58589 29.6862 104.956 138.272 138.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1480 3.2e-05 2048 80 825 604480 70.6641 56.1453 1320.92 1678.2 3126.04 3126.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1410 3.2e-05 2048 80 1125 602560 70.6749 56.1301 1798.97 1676.99 3602.88 3602.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 820 6.4e-05 1024 235 1250 212480 33.8288 13.6391 387.756 419.447 854.855 854.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 25 280 0.000512 512 70 325 0 0.817248 0.008128 48.3674 49.2769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1250 0.000128 512 490 300 104960 8.56438 4.23395 23.4623 153.398 189.932 140.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1380 6.4e-05 4096 270 2325 273280 72.0485 55.5991 2277.87 1675.84 4081.48 4081.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1010 0.001024 2048 80 475 17920 1.4727 13.1031 101.345 115.965 116.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 430 0.001024 512 102 250 7680 0.920224 0.36128 1.24336 13.1386 15.7904 15.9016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 660 0.000256 2048 230 5325 39680 13.4316 6.92886 402.257 206.513 629.266 629.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1960 0.000256 1024 150 375 75200 3.42323 20.9551 104.737 129.158 129.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1480 3.2e-05 2048 80 825 604160 70.5036 56.0059 926.067 1675.37 2728.06 2728.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1410 3.2e-05 2048 80 1125 602240 70.5412 56.0251 1260.44 1675.35 3062.46 3062.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 820 6.4e-05 1024 235 1250 209920 34.1174 14.3776 270.645 423.7 743.027 743.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1380 6.4e-05 4096 270 2325 273408 72.0356 55.6012 3956.68 1674.97 5759.4 5759.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1010 0.001024 2048 80 475 18048 1.47933 22.4248 101.523 125.471 125.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 430 0.001024 512 102 250 7680 0.920544 0.360256 1.93504 13.0996 16.4401 16.5501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 660 0.000256 2048 230 5325 39936 13.5534 6.99802 698.791 208.413 927.894 928.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1960 0.000256 1024 150 375 75360 3.4281 36.206 104.872 144.549 144.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1480 3.2e-05 2048 80 825 604416 70.5169 55.9838 1608.82 1675.83 3411.27 3411.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1410 3.2e-05 2048 80 1125 602880 70.5244 55.9811 2182.22 1675.86 3984.69 3984.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 820 6.4e-05 1024 235 1250 208896 33.8299 13.458 464.606 417.265 929.342 929.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 25 280 0.000512 512 70 325 0 0.775808 0.005728 46.0042 46.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1250 0.000128 512 490 300 101376 8.52208 4.17344 27.7822 149.224 189.96 143.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1380 6.4e-05 4096 270 2325 272640 72.1368 55.6257 2647.37 1673.5 4448.76 4448.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1010 0.001024 2048 80 475 17856 1.46464 14.7167 100.207 116.432 116.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 430 0.001024 512 102 250 6144 0.920672 0.34752 1.11379 12.6454 15.1512 15.2615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 660 0.000256 2048 230 5325 38400 13.5177 6.93043 447.546 206.633 674.763 674.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1960 0.000256 1024 150 375 75264 3.42899 24.2126 104.874 132.558 132.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1480 3.2e-05 2048 80 825 603648 70.6517 55.9927 1076.71 1674.99 2878.46 2878.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1410 3.2e-05 2048 80 1125 602112 70.6683 56.0033 1463.41 1677.53 3267.71 3267.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 820 6.4e-05 1024 235 1250 202752 34.0172 14.2167 303.611 412.331 764.36 764.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 25 280 0.000512 512 70 325 0 0.776416 0.004448 47.784 48.6438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1250 0.000128 512 490 300 98304 8.69808 4.17437 18.2789 151.071 182.487 133.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1380 6.4e-05 4096 270 2325 273600 72.54 55.7466 3984.87 1677.44 5790.72 5790.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1010 0.001024 2048 80 475 18000 1.47014 22.5567 101.45 125.521 125.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 430 0.001024 512 102 250 8000 0.916608 0.360832 2.02733 13.1108 16.541 16.6516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 660 0.000256 2048 230 5325 40000 13.6397 7.01402 700.795 208.678 930.268 930.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1960 0.000256 1024 150 375 75300 3.4223 36.1938 104.881 144.54 144.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1480 3.2e-05 2048 80 825 604800 70.9676 56.1412 1611.79 1678.65 3417.66 3417.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1410 3.2e-05 2048 80 1125 602800 70.9924 56.2775 2186.89 1681.82 3996.09 3996.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 820 6.4e-05 1024 235 1250 208000 34.1394 13.5782 462.329 416.816 927.054 927.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 25 280 0.000512 512 70 325 0 0.82304 0.005344 47.0853 47.9923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1250 0.000128 512 490 300 102400 8.5031 4.22477 28.1548 150.39 191.533 143.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1380 6.4e-05 4096 270 2325 272800 72.3852 55.7195 2664.65 1675.81 4468.68 4468.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1010 0.001024 2048 80 475 17800 1.46227 14.8046 100.125 116.435 116.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 430 0.001024 512 102 250 8000 0.917536 0.362368 1.4528 13.1739 16.035 16.1448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 660 0.000256 2048 230 5325 38400 13.5931 6.94893 450.769 206.802 678.245 678.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1960 0.000256 1024 150 375 75200 3.42579 24.3103 104.878 132.659 132.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1480 3.2e-05 2048 80 825 604800 70.8 56.1413 1080.31 1678.58 2885.94 2886.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1410 3.2e-05 2048 80 1125 602400 70.8252 56.2242 1463.08 1677.55 3267.79 3267.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 820 6.4e-05 1024 235 1250 204800 33.9491 13.3653 304.668 412.66 764.83 764.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 25 280 0.000512 512 70 325 0 0.820544 0.005952 47.7827 48.6928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1250 0.000128 512 490 300 102400 8.50483 4.22451 19.0731 151.158 183.226 134.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1380 6.4e-05 4096 270 2325 273280 72.174 55.6708 3833.62 1675.53 5637.11 5637.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1010 0.001024 2048 80 475 18032 1.4848 21.5818 101.527 124.635 124.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 430 0.001024 512 102 250 7168 0.910848 0.35376 1.77402 12.8533 16.0196 16.1278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 660 0.000256 2048 230 5325 40320 13.6115 7.03898 684.969 209.499 915.252 915.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1960 0.000256 1024 150 375 75264 3.42186 35.1785 104.781 143.425 143.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1480 3.2e-05 2048 80 825 604352 70.6427 56.044 1559.53 1676.8 3363.13 3363.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1410 3.2e-05 2048 80 1125 602560 70.658 56.1405 2117.41 1675.14 3919.46 3919.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 820 6.4e-05 1024 235 1250 211456 33.8795 15.1429 458.339 418.412 925.957 926.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1380 6.4e-05 4096 270 2325 272384 72.0677 55.6009 2505.65 1675.29 4308.72 4308.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1010 0.001024 2048 80 475 17920 1.48675 14.2263 101.575 117.334 117.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 430 0.001024 512 102 250 5376 0.909504 0.339968 1.07971 12.3433 14.7979 14.9068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 660 0.000256 2048 230 5325 39424 13.5022 6.95091 439.435 207.602 667.626 667.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1960 0.000256 1024 150 375 75040 3.42013 22.9299 104.716 131.109 131.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1480 3.2e-05 2048 80 825 603904 70.5281 55.977 1023.87 1677.05 2827.54 2827.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1410 3.2e-05 2048 80 1125 602112 70.5707 56.0054 1387.94 1677.07 3191.69 3191.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 820 6.4e-05 1024 235 1250 207872 33.6261 13.3679 294.925 414.144 756.253 756.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1380 6.4e-05 4096 270 2325 273120 72.3276 55.7186 3706.21 1675.69 5510.06 5510.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1010 0.001024 2048 80 475 18000 1.47107 20.7217 101.505 123.74 123.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 430 0.001024 512 102 250 7680 0.921312 0.361728 1.85795 13.1229 16.3908 16.5045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 660 0.000256 2048 230 5325 40320 13.6164 7.02301 662.851 209.958 893.591 893.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1960 0.000256 1024 150 375 75240 3.4239 34.0402 104.837 142.344 142.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1480 3.2e-05 2048 80 825 604320 70.8081 56.1051 1512.95 1676.49 3316.48 3316.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1410 3.2e-05 2048 80 1125 602400 70.877 56.2062 2051.7 1676.62 3855.51 3855.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 820 6.4e-05 1024 235 1250 211200 33.8652 13.5294 442.545 420.796 910.924 911.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 25 280 0.000512 512 70 325 0 0.8192 0.005696 48.1961 49.1019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1250 0.000128 512 490 300 99840 8.64688 4.22067 25.7061 151.527 190.365 141.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1380 6.4e-05 4096 270 2325 272640 72.1727 55.6899 2453.98 1674.83 4256.79 4256.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1010 0.001024 2048 80 475 17760 1.46621 14.043 100.086 115.639 115.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 430 0.001024 512 102 250 7680 0.925088 0.36368 1.3241 13.1938 15.9325 16.0399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 660 0.000256 2048 230 5325 38400 13.5504 6.94925 421.16 206.76 648.559 648.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1960 0.000256 1024 150 375 75120 3.4263 22.7862 104.748 131.004 131.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1480 3.2e-05 2048 80 825 603840 70.7002 56.1813 1001.92 1674.13 2803.04 2803.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1410 3.2e-05 2048 80 1125 601920 70.6765 56.1194 1362.88 1677.43 3167.21 3167.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 820 6.4e-05 1024 235 1250 207360 33.5793 13.3591 289.95 412.409 749.485 749.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 25 280 0.000512 512 70 325 0 0.824832 0.005312 46.7388 47.6501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1250 0.000128 512 490 300 99840 8.63357 4.23389 17.3747 150.063 180.569 133.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1380 6.4e-05 4096 270 2325 273408 72.152 55.6107 3556.25 1675.88 5360 5360.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1010 0.001024 2048 80 475 17920 1.47046 20.1541 100.215 121.881 121.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 430 0.001024 512 102 250 7168 0.89152 0.346112 1.77114 12.6041 15.742 15.8495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 660 0.000256 2048 230 5325 39936 13.6376 7.0247 626.576 209.195 856.575 856.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1960 0.000256 1024 150 375 75264 3.4239 32.4483 104.788 140.701 140.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1480 3.2e-05 2048 80 825 604160 70.6194 55.9825 1443.66 1675.59 3245.97 3246.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1410 3.2e-05 2048 80 1125 602624 70.6236 56.1496 1956.85 1680.55 3764.28 3764.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 820 6.4e-05 1024 235 1250 208896 34.0584 13.5073 416.739 417.739 882.235 882.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 25 280 0.000512 512 70 325 0 0.777984 0.004768 47.2375 48.1014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1250 0.000128 512 490 300 102400 8.65757 4.19024 25.3347 151.857 190.305 142.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1380 6.4e-05 4096 270 2325 272384 72.0191 55.561 2522.5 1672.7 4322.9 4323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1010 0.001024 2048 80 475 17664 1.46022 14.2607 99.9224 115.687 115.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 430 0.001024 512 102 250 6144 0.921984 0.347712 1.21418 12.7033 15.3152 15.4222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 660 0.000256 2048 230 5325 38912 13.7296 7.03206 431.112 209.741 661.748 661.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1960 0.000256 1024 150 375 75008 3.42384 22.7394 104.72 130.926 130.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1480 3.2e-05 2048 80 825 604160 70.5858 56.1711 1022.05 1678.32 2827.23 2827.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1410 3.2e-05 2048 80 1125 602112 70.615 56.1218 1388.71 1681 3196.56 3196.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 820 6.4e-05 1024 235 1250 204800 34.5456 13.6929 290.091 418.316 756.828 756.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1380 6.4e-05 4096 270 2336 272640 72.298 55.6092 3032.56 1677.66 4838.25 4838.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1010 0.001024 2048 80 480 18080 1.47642 14.4446 101.521 117.485 117.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 430 0.001024 512 102 256 8448 0.912256 0.362624 2.01146 13.2426 16.6548 16.7633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 660 0.000256 2048 230 5312 40960 13.5874 7.07174 470.268 210.308 701.384 701.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1960 0.000256 1024 150 384 75360 3.43107 24.1049 104.972 132.551 132.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1480 3.2e-05 2048 80 832 604928 71.3362 56.0072 2048.45 1677.37 3853.28 3853.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1410 3.2e-05 2048 80 1120 602880 71.3078 56.01 2436.09 1677.47 4240.99 4241.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 820 6.4e-05 1024 235 1248 212992 33.778 13.5188 309.669 419.343 776.498 776.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1380 6.4e-05 4096 270 2336 272384 72.3443 55.6092 2272.23 1676.98 4077.28 4077.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1010 0.001024 2048 80 480 18048 1.47533 9.55005 101.522 112.591 112.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 430 0.001024 512 102 256 8192 0.917632 0.364544 2.03584 13.2621 16.7049 16.8199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 660 0.000256 2048 230 5312 40448 13.5727 7.0185 298.549 209.897 529.165 529.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1960 0.000256 1024 150 384 75328 3.43162 41.7365 104.968 150.18 150.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1480 3.2e-05 2048 80 832 604928 71.3849 56.1193 2041.3 1677.44 3846.38 3846.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1410 3.2e-05 2048 80 1120 602880 71.5065 56.0517 2687.45 1677.62 4492.74 4492.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 820 6.4e-05 1024 235 1248 210944 33.8204 13.5482 197.977 418.012 663.55 663.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1380 6.4e-05 4096 270 2336 272480 72.5049 55.7322 2668.09 1675.73 4472.18 4472.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1010 0.001024 2048 80 480 18080 1.47312 14.9452 101.498 117.96 118.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 430 0.001024 512 102 256 8320 0.905344 0.360608 2.15226 13.0636 16.6091 16.7194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 660 0.000256 2048 230 5312 40960 13.6393 7.05693 479.654 210.227 710.714 710.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1960 0.000256 1024 150 384 75320 3.42426 24.4082 104.913 132.789 132.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1480 3.2e-05 2048 80 832 604960 71.3141 56.1459 1943.92 1676.17 3747.67 3747.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1410 3.2e-05 2048 80 1120 602880 71.041 56.12 1476.94 1676.34 3280.55 3280.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 820 6.4e-05 1024 235 1248 212480 33.9665 13.5499 316.109 421.703 785.523 785.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1380 6.4e-05 4096 270 2336 272320 72.3499 55.6848 2225.61 1677.06 4030.82 4030.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1010 0.001024 2048 80 480 18000 1.47629 9.75274 101.431 112.704 112.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 430 0.001024 512 102 256 8320 0.901088 0.359744 2.0344 13.0988 16.5232 16.6359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 660 0.000256 2048 230 5312 40320 13.5228 7.00157 303.506 208.344 532.504 532.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1960 0.000256 1024 150 384 75280 3.42355 15.8561 104.925 124.247 124.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1480 3.2e-05 2048 80 832 604480 71.2442 56.064 1888.73 1677.63 3693.78 3693.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1410 3.2e-05 2048 80 1120 602560 70.7764 56.0841 956.727 1680.05 2763.75 2763.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 820 6.4e-05 1024 235 1248 212480 33.8636 13.5095 203.779 419.492 670.829 670.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1380 6.4e-05 4096 270 2336 272640 72.2883 55.6724 2885.93 1675.81 4689.82 4689.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1010 0.001024 2048 80 480 18048 1.47421 16.3182 101.428 119.263 119.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 430 0.001024 512 102 256 8064 0.908128 0.36048 1.46461 13.0658 15.9254 16.0339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 660 0.000256 2048 230 5312 40704 13.5813 7.06275 515.985 209.329 746.093 746.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1960 0.000256 1024 150 384 75312 3.42202 26.7304 104.835 135.03 135.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1480 3.2e-05 2048 80 832 604800 70.7907 56.0376 1181.58 1675.62 2984.14 2984.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1410 3.2e-05 2048 80 1120 602688 70.7998 56.1463 1596.86 1675.74 3399.65 3399.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 820 6.4e-05 1024 235 1248 211968 33.8314 13.531 340.331 418.316 806.201 806.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1380 6.4e-05 4096 270 2336 272256 72.088 55.603 1838.39 1674.65 3640.84 3640.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1010 0.001024 2048 80 480 17952 1.47005 10.6989 101.298 113.51 113.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 430 0.001024 512 102 256 7680 0.918816 0.357984 1.00803 13.095 15.5042 15.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 660 0.000256 2048 230 5312 39936 13.5442 6.99757 324.155 208.376 553.209 553.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1960 0.000256 1024 150 384 75264 3.42464 17.2852 104.809 125.563 125.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1480 3.2e-05 2048 80 832 604800 70.869 56.129 1923.98 1675.37 3726.46 3726.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1410 3.2e-05 2048 80 1120 602496 70.5615 55.9775 1020.68 1675.54 2822.86 2822.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 820 6.4e-05 1024 235 1248 208896 33.8399 13.4574 217.024 416.228 680.736 680.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1380 6.4e-05 4096 270 2336 272384 72.4611 55.7158 2838.58 1676.34 4643.21 4643.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1010 0.001024 2048 80 480 18032 1.47142 15.9781 101.453 118.945 119.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 430 0.001024 512 102 256 8064 0.910688 0.360448 1.48509 13.1233 16.0034 16.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 660 0.000256 2048 230 5312 40768 13.6365 7.04458 508.755 209.494 739.071 739.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1960 0.000256 1024 150 384 75320 3.42426 26.504 104.928 134.899 134.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1480 3.2e-05 2048 80 832 604576 70.926 56.1971 1163.24 1676.82 2967.3 2967.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1410 3.2e-05 2048 80 1120 602560 70.9038 56.1332 1573.28 1676.74 3377.16 3377.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 820 6.4e-05 1024 235 1248 211456 33.9757 13.5444 335.722 418.617 802.049 802.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1380 6.4e-05 4096 270 2336 272384 72.2519 55.6605 1826.25 1675.17 3629.46 3629.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1010 0.001024 2048 80 480 17920 1.46842 10.358 100.198 112.068 112.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 430 0.001024 512 102 256 7168 0.914176 0.354848 0.977568 12.8475 15.2239 15.3389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 660 0.000256 2048 230 5312 40320 13.6285 7.14138 320.901 209.588 551.398 551.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1960 0.000256 1024 150 384 75264 3.42262 17.0438 104.833 125.342 125.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1480 3.2e-05 2048 80 832 604352 70.6372 56.107 754.888 1674.79 2556.53 2556.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1410 3.2e-05 2048 80 1120 602112 70.7328 56.0327 1015.88 1674.78 2817.54 2817.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 820 6.4e-05 1024 235 1248 211456 33.8802 13.527 215.822 418.318 681.74 681.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1380 6.4e-05 4096 270 2336 271488 72.549 55.7404 1506.54 1673.36 3308.3 3308.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1010 0.001024 2048 80 480 17808 1.46237 8.57293 100.06 110.139 110.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 430 0.001024 512 102 256 6720 0.92928 0.356128 1.81888 12.8956 16.124 16.2331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 660 0.000256 2048 230 5312 40320 13.6866 7.18336 262.948 209.647 493.595 493.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1960 0.000256 1024 150 384 75096 3.42064 14.1912 104.701 122.358 122.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1480 3.2e-05 2048 80 832 604128 71.2144 56.1705 1845.13 1674.64 3647.26 3647.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1410 3.2e-05 2048 80 1120 602112 70.8833 56.2044 839.363 1674.66 2641.22 2641.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 820 6.4e-05 1024 235 1248 209664 34.1961 13.5492 175.742 418.476 642.153 642.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1380 6.4e-05 4096 270 2336 272384 72.2354 55.6257 2896.03 1677 4700.99 4701.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1010 0.001024 2048 80 480 18048 1.47866 16.2879 101.521 119.331 119.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 430 0.001024 512 102 256 8192 0.92144 0.362496 1.52003 13.2665 16.1989 16.3093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 660 0.000256 2048 230 5312 40448 13.5639 7.01645 490.505 209.209 720.43 720.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1960 0.000256 1024 150 384 75328 3.4304 26.9486 104.963 135.385 135.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1480 3.2e-05 2048 80 832 604928 70.732 56.1383 1185.62 1677.46 2990.06 2990.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1410 3.2e-05 2048 80 1120 602880 70.7276 56.0893 1609.48 1677.46 3413.86 3413.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 820 6.4e-05 1024 235 1248 210944 33.8259 13.5053 335.866 418.014 801.398 801.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1380 6.4e-05 4096 270 2336 272384 72.2517 55.6175 1959.47 1677.11 3764.56 3764.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1010 0.001024 2048 80 480 17920 1.46874 10.8848 101.343 113.739 113.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 430 0.001024 512 102 256 7168 0.89088 0.350208 1.06294 12.6159 15.0422 15.1531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 660 0.000256 2048 230 5312 39936 13.6357 7.02064 310.113 209.346 540.254 540.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1960 0.000256 1024 150 384 75264 3.42877 18.2599 104.95 126.682 126.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1480 3.2e-05 2048 80 832 604672 70.5529 56.1002 804.196 1676.72 2607.68 2607.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1410 3.2e-05 2048 80 1120 602624 70.6184 56.0374 1085.88 1678.4 2891.05 2891.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 820 6.4e-05 1024 235 1248 208896 34.0817 13.5046 220.956 418.042 686.772 686.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1380 6.4e-05 4096 270 2336 271872 72.2111 55.6237 1617.27 1673.48 3418.69 3418.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1010 0.001024 2048 80 480 17856 1.46666 9.14394 101.299 111.954 112.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 430 0.001024 512 102 256 6144 0.918496 0.350208 0.889792 12.6482 14.9291 15.0387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 660 0.000256 2048 230 5312 38400 13.5267 6.92861 249.98 206.621 477.193 477.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1960 0.000256 1024 150 384 75072 3.42221 15.2576 104.7 123.421 123.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1480 3.2e-05 2048 80 832 604416 70.5638 55.9514 668.186 1674.95 2469.76 2469.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1410 3.2e-05 2048 80 1120 602112 70.7044 56.0062 901.803 1674.96 2703.58 2703.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 820 6.4e-05 1024 235 1248 202752 34.0413 13.4001 179.323 412.327 639.278 639.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1380 6.4e-05 4096 270 2336 272448 72.3661 55.7162 4080.95 1676.51 5885.65 5885.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1010 0.001024 2048 80 480 18000 1.47632 23.306 101.415 126.24 126.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 430 0.001024 512 102 256 8064 0.901792 0.356384 2.0832 12.9639 16.4307 16.5401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 660 0.000256 2048 230 5312 40320 13.6069 7.02915 725.24 209.059 955.075 955.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1960 0.000256 1024 150 384 75312 3.43062 38.1521 104.952 146.578 146.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1480 3.2e-05 2048 80 832 604512 70.7735 56.1295 1665.1 1677.05 3469.16 3469.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1410 3.2e-05 2048 80 1120 602496 70.8465 56.1128 2254.81 1681.28 4063.16 4063.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 820 6.4e-05 1024 235 1248 209664 34.0389 13.5214 477.645 417.684 943.076 943.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1380 6.4e-05 4096 270 2336 272448 72.1676 55.6708 2604.65 1676.74 4409.34 4409.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1010 0.001024 2048 80 480 17856 1.46614 15.0364 100.17 116.715 116.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 430 0.001024 512 102 256 6912 0.898176 0.348384 1.33875 12.625 15.334 15.4457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 660 0.000256 2048 230 5312 39168 13.5466 6.96186 450.736 207.714 679.096 679.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1960 0.000256 1024 150 384 75168 3.4193 24.3854 104.859 132.705 132.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1480 3.2e-05 2048 80 832 604224 70.6573 56.0389 1053.98 1676.96 2857.74 2857.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1410 3.2e-05 2048 80 1120 601920 70.7544 56.0453 1436.98 1676.31 3240.2 3240.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 820 6.4e-05 1024 235 1248 207360 33.811 13.3986 304.941 414.682 767.019 767.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1380 6.4e-05 4096 270 2336 272160 72.379 55.7138 2126.4 1675.57 3930.18 3930.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1010 0.001024 2048 80 480 17712 1.45613 12.3255 99.9728 113.797 113.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 430 0.001024 512 102 256 6912 0.935136 0.356256 1.14294 13.0588 15.6219 15.7352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 660 0.000256 2048 230 5312 39744 13.6878 7.0336 372.803 209.437 603.1 603.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1960 0.000256 1024 150 384 75168 3.42723 19.9858 104.964 128.42 128.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1480 3.2e-05 2048 80 832 603936 70.7855 56.2167 864.085 1677.26 2668.46 2668.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1410 3.2e-05 2048 80 1120 602208 70.8813 56.1956 1178.32 1679.18 2984.68 2984.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 820 6.4e-05 1024 235 1248 207360 34.324 13.5294 253.287 417.867 719.192 719.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1380 6.4e-05 4096 270 2336 272320 72.2919 55.6895 3831.46 1675.64 5635.19 5635.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1010 0.001024 2048 80 480 18000 1.47222 21.8682 101.386 124.771 124.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 430 0.001024 512 102 256 8320 0.901728 0.359072 2.09002 13.089 16.5635 16.6803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 660 0.000256 2048 230 5312 40320 13.517 6.99395 677.935 208.041 906.624 906.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1960 0.000256 1024 150 384 75280 3.42147 35.5941 104.841 143.899 143.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1480 3.2e-05 2048 80 832 604480 70.6239 56.2014 1549.84 1675.5 3352.28 3352.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1410 3.2e-05 2048 80 1120 602560 70.6951 56.1766 2105.9 1675.38 3908.26 3908.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 820 6.4e-05 1024 235 1248 212480 33.8333 13.5286 453.626 419.054 920.234 920.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1380 6.4e-05 4096 270 2336 272000 72.2005 55.6132 2577.49 1676.13 4381.55 4381.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1010 0.001024 2048 80 480 17920 1.47456 14.4589 101.393 117.369 117.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 430 0.001024 512 102 256 7680 0.9216 0.360064 1.42992 13.143 15.9795 16.0948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 660 0.000256 2048 230 5312 39680 13.4217 6.94189 448.122 206.544 675.168 675.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1960 0.000256 1024 150 384 75200 3.4239 23.9032 104.84 132.21 132.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1480 3.2e-05 2048 80 832 604160 70.5219 56.0215 1041.27 1675.77 2843.69 2843.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1410 3.2e-05 2048 80 1120 602240 70.5569 56.1135 1407.85 1675.74 3210.37 3210.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 820 6.4e-05 1024 235 1248 209920 34.1193 13.9508 299.022 419.166 766.453 766.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1380 6.4e-05 4096 270 2336 271680 72.288 55.6721 2163.06 1676.29 3967.43 3967.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1010 0.001024 2048 80 480 17760 1.4648 12.3583 100.169 114.037 114.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 430 0.001024 512 102 256 7680 0.925696 0.362496 1.23152 13.2046 15.8462 15.9584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 660 0.000256 2048 230 5312 38400 13.552 6.94102 362.519 206.927 590.086 590.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1960 0.000256 1024 150 384 75120 3.4199 20.0802 104.928 128.472 128.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1480 3.2e-05 2048 80 832 603840 70.6198 56.1184 868.782 1675.5 2671.13 2671.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1410 3.2e-05 2048 80 1120 601920 70.697 56.0556 1183.34 1675.51 2985.72 2985.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 820 6.4e-05 1024 235 1248 207360 33.6103 13.5148 249.327 416.145 712.793 712.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1380 6.4e-05 4096 270 2336 272256 72.1283 55.6056 3614.47 1676.66 5419 5419.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1010 0.001024 2048 80 480 17952 1.47085 20.5161 101.353 123.385 123.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 430 0.001024 512 102 256 7680 0.919424 0.361184 1.83757 13.1097 16.3563 16.4707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 660 0.000256 2048 230 5312 39936 13.5496 6.98778 635.882 208.629 865.19 865.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1960 0.000256 1024 150 384 75264 3.42205 33.834 104.933 142.231 142.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1480 3.2e-05 2048 80 832 604800 70.498 56.0312 1475.97 1677.39 3280.01 3280.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1410 3.2e-05 2048 80 1120 602496 70.5434 55.9841 1998.44 1677.38 3802.45 3802.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 820 6.4e-05 1024 235 1248 208896 33.8375 13.4622 424.71 416.723 888.927 889.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1380 6.4e-05 4096 270 2336 271872 72.2044 55.6154 2340.42 1674.93 4143.29 4143.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1010 0.001024 2048 80 480 17856 1.47034 13.5204 101.348 116.381 116.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 430 0.001024 512 102 256 6144 0.921568 0.348416 1.12122 12.661 15.1829 15.2924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 660 0.000256 2048 230 5312 38400 13.5421 6.92899 397.339 206.799 624.755 624.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1960 0.000256 1024 150 384 75072 3.41952 21.8811 104.794 130.137 130.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1480 3.2e-05 2048 80 832 604416 70.6392 55.9985 958.086 1676.41 2761.25 2761.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1410 3.2e-05 2048 80 1120 602112 70.6968 56.0829 1297.72 1676.57 3101.18 3101.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 820 6.4e-05 1024 235 1248 202752 34.022 13.3361 269.606 412.683 729.839 729.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1380 6.4e-05 4096 270 2336 271872 72.234 55.6441 2038.28 1677.28 3843.56 3843.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1010 0.001024 2048 80 480 17568 1.45702 11.5364 99.7823 112.819 112.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 430 0.001024 512 102 256 6912 0.908448 0.349824 1.19766 12.7226 15.2997 15.4117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 660 0.000256 2048 230 5312 36864 13.5152 6.88845 331.905 204.97 557.415 557.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1960 0.000256 1024 150 384 74880 3.42138 19.0061 104.652 127.122 127.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1480 3.2e-05 2048 80 832 603648 70.5048 56.0635 830.643 1676.43 2633.76 2633.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1410 3.2e-05 2048 80 1120 601344 70.6138 55.9701 1124.43 1679.57 2930.7 2930.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 820 6.4e-05 1024 235 1248 202752 33.5696 13.2683 232.356 408.635 688.016 688.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1380 6.4e-05 4096 270 2336 272400 72.6689 55.7583 3566.47 1676.11 5371.13 5371.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1010 0.001024 2048 80 480 18000 1.47139 20.2675 101.444 123.228 123.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 430 0.001024 512 102 256 8000 0.916864 0.36144 1.92134 13.0995 16.4281 16.5404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 660 0.000256 2048 230 5312 40000 13.6406 7.05952 626.202 208.512 855.565 855.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1960 0.000256 1024 150 384 75200 3.42029 33.1919 104.746 141.402 141.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1480 3.2e-05 2048 80 832 604800 70.9838 56.2258 1448.98 1677.64 3253.94 3254.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1410 3.2e-05 2048 80 1120 602800 70.9998 56.2997 1962.67 1679.64 3769.71 3769.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 820 6.4e-05 1024 235 1248 211200 33.7715 13.502 420.722 416.479 884.668 884.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1380 6.4e-05 4096 270 2336 272000 72.4299 55.6982 2490.91 1676.17 4295.33 4295.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1010 0.001024 2048 80 480 17800 1.46154 14.1455 100.17 115.82 115.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 430 0.001024 512 102 256 8000 0.919168 0.36096 1.40282 13.1791 15.9858 16.0988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 660 0.000256 2048 230 5312 38400 13.5881 6.94483 416.957 206.849 644.475 644.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1960 0.000256 1024 150 384 75000 3.42426 22.9956 104.718 131.18 131.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1480 3.2e-05 2048 80 832 604800 70.79 56.2679 1009.65 1677.73 2814.56 2814.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1410 3.2e-05 2048 80 1120 602400 70.8157 56.3323 1372.46 1677.72 3177.43 3177.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 820 6.4e-05 1024 235 1248 204800 33.9558 13.3714 285.949 412.738 746.204 746.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1380 6.4e-05 4096 270 2336 271200 72.8209 55.7467 2056.9 1676.34 3861.92 3862.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1010 0.001024 2048 80 480 17700 1.46691 12.0626 100.165 113.737 113.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 430 0.001024 512 102 256 7200 0.942016 0.364544 1.2895 13.2498 15.9751 16.0809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 660 0.000256 2048 230 5312 38400 13.6265 6.9568 347.566 207.064 575.344 575.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1960 0.000256 1024 150 384 75000 3.42586 19.3409 104.828 127.636 127.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1480 3.2e-05 2048 80 832 603600 70.915 56.1289 834.828 1675.69 2637.68 2637.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1410 3.2e-05 2048 80 1120 601200 71.0464 56.1058 1136.66 1678.64 2942.56 2942.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 820 6.4e-05 1024 235 1248 201600 34.3635 13.3883 234.722 412.78 695.443 695.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1380 6.4e-05 4096 270 2336 272384 72.2665 55.6624 3489.93 1677.15 5295.13 5295.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1010 0.001024 2048 80 480 17920 1.47357 19.7776 100.254 121.551 121.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 430 0.001024 512 102 256 7168 0.913312 0.352832 1.65974 12.864 15.9181 16.0276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 660 0.000256 2048 230 5312 40320 13.6295 7.03453 618.098 209.701 848.603 848.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1960 0.000256 1024 150 384 75264 3.42653 32.4168 104.954 140.841 140.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1480 3.2e-05 2048 80 832 604352 70.635 56.0476 1414.73 1676.71 3218.25 3218.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1410 3.2e-05 2048 80 1120 602112 70.7358 56.0783 1915.99 1676.72 3719.63 3719.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 820 6.4e-05 1024 235 1248 211456 33.8916 13.5336 411.576 418.805 878.001 878.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1380 6.4e-05 4096 270 2336 271488 72.2043 55.6198 2418.74 1673.7 4220.37 4220.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1010 0.001024 2048 80 480 17696 1.4657 13.7641 99.9096 115.183 115.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 430 0.001024 512 102 256 5376 0.90832 0.340704 1.11229 12.3268 14.8155 14.9341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 660 0.000256 2048 230 5312 39424 13.5198 6.9673 418.91 207.522 647.053 647.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1960 0.000256 1024 150 384 75040 3.42464 22.4214 104.704 130.591 130.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1480 3.2e-05 2048 80 832 603904 70.557 56.0066 986.387 1676.47 2789.53 2789.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1410 3.2e-05 2048 80 1120 602112 70.5734 56.0333 1340.66 1675.54 3142.91 3143.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 820 6.4e-05 1024 235 1248 207872 33.6384 13.3716 283.779 413.746 744.722 744.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1380 6.4e-05 4096 270 2336 271488 72.2934 55.6872 1984.67 1675.85 3788.62 3788.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1010 0.001024 2048 80 480 17472 1.44794 11.2402 99.6568 112.389 112.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 430 0.001024 512 102 256 5376 0.968032 0.356064 1.09114 13.0141 15.5514 15.6611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 660 0.000256 2048 230 5312 37632 13.2945 6.81984 329.987 203.084 553.322 553.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1960 0.000256 1024 150 384 74928 3.424 18.6903 105.277 127.436 127.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1480 3.2e-05 2048 80 832 603456 70.68 56.017 806.935 1674.89 2608.64 2608.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1410 3.2e-05 2048 80 1120 600768 70.7933 56.0275 1095.37 1676.64 2898.94 2899.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 820 6.4e-05 1024 235 1248 204288 34.7075 13.5531 229.929 419.102 697.475 697.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1380 6.4e-05 4096 270 2336 272160 72.4346 55.7191 3437.66 1675.76 5241.68 5241.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1010 0.001024 2048 80 480 18000 1.47661 19.5383 101.544 122.6 122.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 430 0.001024 512 102 256 7680 0.921152 0.359808 1.74966 13.1259 16.283 16.3922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 660 0.000256 2048 230 5312 40320 13.6246 7.0296 605.023 209.213 835.026 835.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1960 0.000256 1024 150 384 75240 3.42221 31.6021 104.931 139.999 140.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1480 3.2e-05 2048 80 832 604320 70.8082 56.1769 1383.95 1678.06 3189.11 3189.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1410 3.2e-05 2048 80 1120 602400 70.8786 56.201 1875.76 1676.67 3679.62 3679.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 820 6.4e-05 1024 235 1248 211200 33.874 13.586 399.93 417.786 865.361 865.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1380 6.4e-05 4096 270 2336 271680 72.307 55.6744 2422.42 1675.2 4225.71 4225.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1010 0.001024 2048 80 480 17760 1.46499 13.9593 100.127 115.596 115.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 430 0.001024 512 102 256 7680 0.926624 0.362496 1.38982 13.1992 16.0021 16.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 660 0.000256 2048 230 5312 38400 13.5434 6.94682 412.706 206.788 640.127 640.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1960 0.000256 1024 150 384 75120 3.42016 22.9012 104.849 131.213 131.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1480 3.2e-05 2048 80 832 603840 70.6459 56.1797 989.586 1674.46 2790.98 2791.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1410 3.2e-05 2048 80 1120 601920 70.6848 56.1316 1341.51 1674.47 3142.9 3143.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 820 6.4e-05 1024 235 1248 207360 33.5791 13.3505 283.001 416.357 746.478 746.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1380 6.4e-05 4096 270 2336 270720 72.3928 55.6782 2010.74 1671.7 3810.62 3810.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1010 0.001024 2048 80 480 17640 1.46432 11.3109 100.169 112.986 113.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 430 0.001024 512 102 256 5760 0.878912 0.331776 1.17622 11.9979 14.5093 14.6225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 660 0.000256 2048 230 5312 40320 13.6933 7.05126 357.461 209.828 588.171 588.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1960 0.000256 1024 150 384 74880 3.41859 18.7044 104.763 126.93 126.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1480 3.2e-05 2048 80 832 603360 70.8335 56.0992 815.278 1674.52 2616.84 2616.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1410 3.2e-05 2048 80 1120 600480 71.0037 56.1275 1110.31 1677.86 2915.41 2915.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 820 6.4e-05 1024 235 1248 207360 34.3251 13.5281 236.141 418.058 702.241 702.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1380 6.4e-05 4096 270 2336 272384 72.2393 55.6172 3420.9 1677.17 5226.04 5226.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1010 0.001024 2048 80 480 17920 1.46675 19.0736 101.339 121.922 121.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 430 0.001024 512 102 256 7168 0.889504 0.348032 1.66829 12.6136 15.6461 15.7546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 660 0.000256 2048 230 5312 39936 13.6335 7.02317 602.099 209.358 832.249 832.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1960 0.000256 1024 150 384 75264 3.43302 31.914 104.954 140.344 140.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1480 3.2e-05 2048 80 832 604672 70.5532 56.1145 1393.67 1678.53 3198.97 3199.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1410 3.2e-05 2048 80 1120 602624 70.6237 56.0925 1889.3 1681 3697.11 3697.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 820 6.4e-05 1024 235 1248 208896 34.0738 13.5038 400.225 418.056 866.041 866.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1380 6.4e-05 4096 270 2336 271360 72.1409 55.5724 2301.21 1671.13 4100.17 4100.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1010 0.001024 2048 80 480 17664 1.45616 13.2308 99.909 114.64 114.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 430 0.001024 512 102 256 6144 0.922656 0.34816 1.22131 12.6899 15.3071 15.4211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 660 0.000256 2048 230 5312 38912 13.7475 7.07587 395.7 209.539 626.2 626.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1960 0.000256 1024 150 384 75008 3.42122 21.5407 104.706 129.711 129.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1480 3.2e-05 2048 80 832 604160 70.6075 56.0109 943.667 1675.86 2746.26 2746.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1410 3.2e-05 2048 80 1120 602112 70.5966 55.9932 1281.46 1676 3084.15 3084.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 820 6.4e-05 1024 235 1248 204800 34.5489 13.8693 267.485 417.913 734.002 734.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1380 6.4e-05 4096 270 2336 271872 72.227 55.5948 2116.3 1674.84 3919.08 3919.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1010 0.001024 2048 80 480 17664 1.46842 12.2941 101.305 115.109 115.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 430 0.001024 512 102 256 6144 0.932896 0.35056 1.21491 12.7753 15.4017 15.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 660 0.000256 2048 230 5312 36864 13.7214 6.95677 339.403 207.174 567.391 567.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1960 0.000256 1024 150 384 74880 3.42637 19.3986 104.727 127.594 127.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1480 3.2e-05 2048 80 832 603648 70.6028 56.2062 850.868 1674.65 2652.44 2652.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1410 3.2e-05 2048 80 1120 600576 70.7335 55.9269 1156.69 1673.8 2957.26 2957.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 820 6.4e-05 1024 235 1248 196608 34.8012 13.3427 232.86 412.662 693.854 694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1380 6.4e-05 4096 270 2320 272256 72.3237 55.6075 3097.86 1676.1 4902.01 4902.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1010 0.001024 2048 80 480 18080 1.47555 14.9388 101.477 117.937 117.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 430 0.001024 512 102 240 7936 0.923648 0.364832 1.84378 13.231 16.4886 16.5954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 660 0.000256 2048 230 5320 40704 13.5911 7.04429 475.109 209.631 705.504 705.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1960 0.000256 1024 150 400 75232 3.4239 25.6265 104.854 133.949 134.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1480 3.2e-05 2048 80 840 604288 71.1187 56.0087 2143.64 1675.97 3946.84 3946.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1410 3.2e-05 2048 80 1120 602880 71.0578 56.1224 2490.86 1675.96 4294.11 4294.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 820 6.4e-05 1024 235 1280 208896 34.2221 13.4922 316.579 421.128 785.605 785.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 280 0.000512 512 70 320 4096 3.41245 0.831744 1.07933 48.6833 54.1963 54.3375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1250 0.000128 512 490 280 105472 8.46733 3.40992 19.7562 104.553 136.367 136.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1380 6.4e-05 4096 270 2320 272128 72.3289 55.6164 2329.9 1677.16 4135.12 4135.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1010 0.001024 2048 80 480 18048 1.47251 9.68422 101.526 112.723 112.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 430 0.001024 512 102 240 7680 0.930208 0.364544 1.8503 13.2618 16.5338 16.6431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 660 0.000256 2048 230 5320 40448 13.5594 7.0144 301.965 209.228 531.896 532.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1960 0.000256 1024 150 400 75200 3.42426 43.6552 104.956 152.077 152.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1480 3.2e-05 2048 80 840 604160 71.1919 56.0237 2137.52 1677.94 3942.8 3942.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1410 3.2e-05 2048 80 1120 602880 71.2208 56.0812 2384.44 1680.94 4192.79 4192.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 820 6.4e-05 1024 235 1280 206848 34.279 13.4801 201.745 418.051 667.74 667.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 280 0.000512 512 70 320 4096 3.42349 0.829312 0.9168 50.5204 55.8724 56.0188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1250 0.000128 512 490 280 104448 8.54416 3.40787 30.2228 106.337 148.699 148.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1380 6.4e-05 4096 270 2320 272160 72.5222 55.7265 3017.38 1675.97 4821.7 4821.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1010 0.001024 2048 80 480 18080 1.48058 17.0906 101.509 120.123 120.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 430 0.001024 512 102 240 7680 0.916768 0.360256 1.43504 13.06 15.9011 16.0111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 660 0.000256 2048 230 5320 40640 13.6584 7.05331 542.231 209.687 772.763 772.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1960 0.000256 1024 150 400 75200 3.42432 29.0715 104.927 137.467 137.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1480 3.2e-05 2048 80 840 604320 71.2277 56.2156 2126.78 1677.11 3931.44 3931.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1410 3.2e-05 2048 80 1120 603040 70.8211 56.2759 1657.33 1680 3464.53 3464.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 820 6.4e-05 1024 235 1280 208640 34.3506 13.5432 356.397 419.062 823.537 823.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 280 0.000512 512 70 320 2560 3.46365 0.81904 0.910912 49.3058 54.6886 54.8291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1250 0.000128 512 490 280 106240 8.50678 3.41882 20.612 104.917 137.637 137.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1380 6.4e-05 4096 270 2320 272000 72.3505 55.6913 2474.02 1677.07 4279.26 4279.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1010 0.001024 2048 80 480 18000 1.47037 10.9916 101.438 113.943 114.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 430 0.001024 512 102 240 7680 0.914432 0.360448 1.99789 13.1033 16.5056 16.6155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 660 0.000256 2048 230 5320 39680 13.5778 6.98314 334.763 208.217 563.667 563.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1960 0.000256 1024 150 400 75120 3.42266 18.774 104.86 127.1 127.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1480 3.2e-05 2048 80 840 603840 71.1086 56.1403 2000.47 1676.79 3804.62 3804.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1410 3.2e-05 2048 80 1120 602560 70.6875 56.0475 1061.03 1689.7 2877.58 2877.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 820 6.4e-05 1024 235 1280 207360 34.3739 13.5106 227.666 419.404 695.142 695.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 280 0.000512 512 70 320 2560 3.45779 0.839136 0.848288 49.9439 55.269 55.4228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1250 0.000128 512 490 280 104960 8.56253 3.41402 16.1562 105.02 133.336 133.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1380 6.4e-05 4096 270 2320 271680 72.5606 55.7238 2325.36 1674.19 4127.95 4128.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1010 0.001024 2048 80 480 18000 1.47808 9.24582 101.497 112.263 112.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 430 0.001024 512 102 240 7680 0.9224 0.360512 1.9921 13.1144 16.5155 16.6257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 660 0.000256 2048 230 5320 40320 13.6196 7.0512 278.022 209.008 507.831 507.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1960 0.000256 1024 150 400 75120 3.42294 15.3919 104.828 123.687 123.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1480 3.2e-05 2048 80 840 603840 71.3495 56.2338 2336.07 1675.71 4139.47 4139.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1410 3.2e-05 2048 80 1120 602400 71.3011 56.1456 2627.94 1678.16 4433.66 4433.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 820 6.4e-05 1024 235 1280 207360 34.3052 13.51 187.133 417.397 652.53 652.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 40 280 0.000512 512 70 320 0 0.822464 0.00496 49.8838 50.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1250 0.000128 512 490 280 103680 8.42179 4.22042 13.9228 153.126 179.952 129.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1380 6.4e-05 4096 270 2320 272064 72.3756 55.6608 2765.48 1677.05 4570.69 4570.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1010 0.001024 2048 80 480 18048 1.47504 15.5866 101.472 118.576 118.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 430 0.001024 512 102 240 7680 0.917248 0.358592 1.31376 13.077 15.7943 15.9061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 660 0.000256 2048 230 5320 40704 13.5783 7.03965 496.791 209.491 727.044 727.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1960 0.000256 1024 150 400 75216 3.42272 26.5865 104.934 134.987 135.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1480 3.2e-05 2048 80 840 604224 70.8325 56.278 1148.64 1676.88 2952.76 2952.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1410 3.2e-05 2048 80 1120 602688 70.7786 56.0384 1532.86 1676.98 3336.77 3336.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 820 6.4e-05 1024 235 1280 207360 34.3383 13.5372 328.678 418.623 795.363 795.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 280 0.000512 512 70 320 3072 3.42291 0.816704 1.00483 49.1321 54.5581 54.7013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1250 0.000128 512 490 280 104448 8.49123 3.41002 18.3777 104.298 134.759 134.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1380 6.4e-05 4096 270 2320 271872 72.1511 55.5986 1803.81 1676.3 3607.98 3608.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1010 0.001024 2048 80 480 17952 1.46602 10.1273 101.343 112.98 113.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 430 0.001024 512 102 240 7680 0.918976 0.360224 1.01542 13.1077 15.525 15.6358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 660 0.000256 2048 230 5320 39936 13.5512 7.00621 318.748 208.59 548.034 548.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1960 0.000256 1024 150 400 75168 3.42304 17.6004 104.933 125.999 126.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1480 3.2e-05 2048 80 840 604032 70.4404 56.0697 749.733 1677.25 2553.61 2553.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1410 3.2e-05 2048 80 1120 602496 70.6068 56.0783 997.266 1677.05 2801.11 2801.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 820 6.4e-05 1024 235 1280 205824 34.1951 13.4779 213.447 416.635 677.939 678.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 40 280 0.000512 512 70 320 0 0.88064 0.005696 47.816 48.7826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1250 0.000128 512 490 280 101376 8.51632 4.35418 11.9644 151.115 176.215 127.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1380 6.4e-05 4096 270 2320 271872 72.3752 55.6752 2019.49 1677.02 3824.67 3824.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1010 0.001024 2048 80 480 17856 1.47158 8.55472 100.174 110.242 110.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 430 0.001024 512 102 240 6912 0.899616 0.350272 1.69306 12.6281 15.6958 15.8084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 660 0.000256 2048 230 5320 39168 13.5371 6.96435 256.691 207.845 485.163 485.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1960 0.000256 1024 150 400 75024 3.42042 14.4248 104.829 122.718 122.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1480 3.2e-05 2048 80 840 603648 71.2938 56.013 1796.78 1676.49 3600.69 3600.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1410 3.2e-05 2048 80 1120 601920 70.7482 56.0783 821.431 1676.65 2625.01 2625.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 820 6.4e-05 1024 235 1280 202752 34.3008 13.381 174.662 415.122 637.652 637.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 40 280 0.000512 512 70 320 0 0.77808 0.004704 46.5641 47.4291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1250 0.000128 512 490 280 101376 8.41523 4.16342 12.8 148.888 174.528 127.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1380 6.4e-05 4096 270 2320 271936 72.5046 55.7097 3945.98 1675.19 5749.49 5749.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1010 0.001024 2048 80 480 18032 1.46822 22.6052 101.411 125.526 125.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 430 0.001024 512 102 240 7616 0.921632 0.358976 1.71517 13.1188 16.2397 16.3498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 660 0.000256 2048 230 5320 40320 13.6499 7.04512 704.821 209.346 934.995 935.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1960 0.000256 1024 150 400 75208 3.42019 39.1866 104.856 147.504 147.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1480 3.2e-05 2048 80 840 604128 70.774 56.1116 1653.74 1675.76 3456.49 3456.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1410 3.2e-05 2048 80 1120 602784 70.8211 56.2946 2202.87 1675.59 4005.68 4005.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 820 6.4e-05 1024 235 1280 207872 34.3425 13.5774 477.6 418.339 944.042 944.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 280 0.000512 512 70 320 1792 3.43674 0.794624 0.901856 47.4406 52.7524 52.8963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1250 0.000128 512 490 280 105728 8.5144 3.41162 26.9234 104.741 143.772 143.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1380 6.4e-05 4096 270 2320 271936 72.3432 55.6646 2481.52 1675.07 4284.71 4284.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1010 0.001024 2048 80 480 17920 1.46464 14.2974 100.201 116.006 116.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 430 0.001024 512 102 240 7168 0.914048 0.353344 1.13613 12.849 15.3812 15.4925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 660 0.000256 2048 230 5320 40320 13.6243 7.14336 442.181 209.449 672.534 672.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1960 0.000256 1024 150 400 75152 3.42746 24.2885 104.832 132.589 132.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1480 3.2e-05 2048 80 840 603904 70.5983 56.0409 1030.16 1674.72 2831.63 2831.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1410 3.2e-05 2048 80 1120 602560 70.6604 56.1935 1378.14 1678.01 3183.11 3183.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 820 6.4e-05 1024 235 1280 207872 34.2753 13.526 298.553 418.299 764.842 764.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 40 280 0.000512 512 70 320 0 0.846144 0.00448 47.1219 48.0543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1250 0.000128 512 490 280 103936 8.44288 4.24838 17.1456 150.676 180.783 132.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1380 6.4e-05 4096 270 2320 271488 72.5336 55.7511 2018.88 1674.59 3821.87 3821.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1010 0.001024 2048 80 480 17808 1.45613 11.6313 100.097 113.228 113.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 430 0.001024 512 102 240 6720 0.928 0.354496 1.07571 12.9001 15.3821 15.4931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 660 0.000256 2048 230 5320 40320 13.6637 7.10634 359.61 209.804 590.317 590.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1960 0.000256 1024 150 400 75096 3.42618 19.8779 104.935 128.282 128.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1480 3.2e-05 2048 80 840 603456 70.8009 56.0788 843.893 1675.9 2646.79 2646.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1410 3.2e-05 2048 80 1120 602112 70.8848 56.0766 1124.23 1675.89 2927.18 2927.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 820 6.4e-05 1024 235 1280 204288 34.7642 13.5462 239.927 418.784 707.223 707.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 40 280 0.000512 512 70 320 0 0.79728 0.005504 48.5211 49.4057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1250 0.000128 512 490 280 102144 8.72403 4.21539 13.9543 153.411 180.566 131.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1380 6.4e-05 4096 270 2320 272128 72.2971 55.6196 3672.02 1677.21 5477.27 5477.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1010 0.001024 2048 80 480 18048 1.4753 21.0949 101.524 124.138 124.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 430 0.001024 512 102 240 7680 0.926496 0.362496 1.71155 13.2625 16.3897 16.5013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 660 0.000256 2048 230 5320 40448 13.5575 7.08346 650.526 209.237 880.544 880.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1960 0.000256 1024 150 400 75200 3.42685 36.1759 104.958 144.604 144.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1480 3.2e-05 2048 80 840 604160 70.5882 55.9985 1526.96 1677.76 3331.42 3331.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1410 3.2e-05 2048 80 1120 602880 70.5909 56.013 2042.71 1677.73 3847.15 3847.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 820 6.4e-05 1024 235 1280 206848 34.2737 13.5032 438.743 418.058 904.765 904.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 280 0.000512 512 70 320 4096 3.42166 0.830208 1.50208 50.3898 56.319 56.4653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1250 0.000128 512 490 280 104448 8.53309 3.41011 24.8219 104.678 141.626 141.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1380 6.4e-05 4096 270 2320 271872 72.3591 55.6032 2355.63 1675.95 4159.66 4159.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1010 0.001024 2048 80 480 17920 1.47354 13.5172 101.304 116.339 116.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 430 0.001024 512 102 240 6144 0.915296 0.34848 1.09882 12.6081 15.0978 15.2085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 660 0.000256 2048 230 5320 39936 13.6284 7.01894 392.257 209.205 622.247 622.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1960 0.000256 1024 150 400 75136 3.4304 23.1972 104.856 131.526 131.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1480 3.2e-05 2048 80 840 603648 70.6593 56.0428 975.213 1676.25 2778.28 2778.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1410 3.2e-05 2048 80 1120 602624 70.6339 56.0132 1304.73 1675.53 3107.02 3107.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 820 6.4e-05 1024 235 1280 204800 34.5079 13.5025 274.977 417.752 740.927 741.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 40 280 0.000512 512 70 320 0 0.777408 0.004576 46.8786 47.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1250 0.000128 512 490 280 102400 8.66621 4.18515 16.1216 151.497 180.738 133.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1380 6.4e-05 4096 270 2320 271104 72.3351 55.6052 1897.11 1674.9 3700.07 3700.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1010 0.001024 2048 80 480 17856 1.47034 11.0189 101.349 113.881 113.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 430 0.001024 512 102 240 6144 0.926496 0.349664 0.98288 12.662 15.0437 15.1571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 660 0.000256 2048 230 5320 38400 13.5309 6.94477 311.176 206.804 538.589 538.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1960 0.000256 1024 150 400 75072 3.42586 18.7689 104.948 127.184 127.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1480 3.2e-05 2048 80 840 603648 70.5536 55.9964 787.296 1676.47 2590.43 2590.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1410 3.2e-05 2048 80 1120 602112 70.6991 55.9763 1055.9 1676.4 2859.09 2859.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 820 6.4e-05 1024 235 1280 202752 34.0179 13.3371 221.245 412.679 681.465 681.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 40 280 0.000512 512 70 320 0 0.77824 0.004864 46.3967 47.2594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1250 0.000128 512 490 280 98304 8.70192 4.1775 12.6987 149.778 175.634 128.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1380 6.4e-05 4096 270 2320 271872 72.5217 55.7164 3758.31 1674.94 5561.6 5561.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1010 0.001024 2048 80 480 18000 1.47843 21.6411 101.368 124.532 124.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 430 0.001024 512 102 240 7488 0.918144 0.3584 1.80634 12.9612 16.1684 16.2796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 660 0.000256 2048 230 5320 40320 13.6117 7.01878 672.611 208.888 902.269 902.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1960 0.000256 1024 150 400 75168 3.4281 36.8476 104.834 145.154 145.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1480 3.2e-05 2048 80 840 603936 70.8402 56.103 1558.46 1675.47 3360.99 3361.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1410 3.2e-05 2048 80 1120 602496 70.832 56.1591 2083.81 1675.47 3886.38 3886.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 820 6.4e-05 1024 235 1280 207360 34.3122 13.525 452.134 419.775 919.937 920.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 40 280 0.000512 512 70 320 0 0.777408 0.004768 47.7827 48.6484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1250 0.000128 512 490 280 103680 8.48938 4.1889 25.5483 151.508 190.005 141.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1380 6.4e-05 4096 270 2320 271872 72.2867 55.6677 2444.4 1675.59 4248.06 4248.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1010 0.001024 2048 80 480 17856 1.46432 13.735 100.125 115.369 115.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 430 0.001024 512 102 240 6912 0.897856 0.34816 1.25328 12.6184 15.2412 15.3518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 660 0.000256 2048 230 5320 39168 13.5422 6.95882 424.239 207.565 652.444 652.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1960 0.000256 1024 150 400 75024 3.42563 23.8612 104.747 132.077 132.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1480 3.2e-05 2048 80 840 603648 70.6882 56.2033 1010.61 1675.15 2812.76 2812.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1410 3.2e-05 2048 80 1120 601920 70.7114 56.1724 1349.81 1675.39 3152.19 3152.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 820 6.4e-05 1024 235 1280 202752 34.3059 13.4014 285.707 414.399 748.007 748.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 40 280 0.000512 512 70 320 0 0.776192 0.005472 47.5948 48.4587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1250 0.000128 512 490 280 101376 8.41693 4.1616 16.2611 149.836 178.946 130.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1380 6.4e-05 4096 270 2320 271296 72.5526 55.7261 2153.23 1675.34 3956.96 3957.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1010 0.001024 2048 80 480 17712 1.45638 12.2573 99.972 113.728 113.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 430 0.001024 512 102 240 6912 0.93424 0.3584 1.15216 13.0655 15.6352 15.7451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 660 0.000256 2048 230 5320 39744 13.6773 7.08925 380.26 209.415 610.576 610.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1960 0.000256 1024 150 400 74952 3.42176 21.1684 104.808 129.441 129.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1480 3.2e-05 2048 80 840 603936 70.7911 56.1603 890.444 1677.03 2694.54 2694.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1410 3.2e-05 2048 80 1120 602208 70.8799 56.1392 1190.56 1678.84 2996.52 2996.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 820 6.4e-05 1024 235 1280 207360 34.3116 13.5251 258.286 417.818 724.122 724.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1380 6.4e-05 4096 270 2320 271872 72.2431 55.5954 1923.97 1677.51 3729.43 3729.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1010 0.001024 2048 80 480 17568 1.45101 10.8708 99.7815 112.149 112.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 430 0.001024 512 102 240 6912 0.907424 0.349504 1.36003 12.7283 15.473 15.5816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 660 0.000256 2048 230 5320 36864 13.5182 6.90374 314.669 204.999 540.222 540.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1960 0.000256 1024 150 400 74880 3.42422 18.8922 104.817 127.177 127.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1480 3.2e-05 2048 80 840 603648 70.4938 56.0128 792.796 1676.67 2596.09 2596.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1410 3.2e-05 2048 80 1120 601344 70.5993 55.9983 1059.74 1677.89 2864.33 2864.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 820 6.4e-05 1024 235 1280 193536 34.6057 13.2664 216.767 408.687 673.515 673.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 280 0.000512 512 70 320 0 0.77824 0.005984 47.1309 47.9925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1250 0.000128 512 490 280 92160 8.51395 4.12861 12.1523 146.457 171.514 123.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1380 6.4e-05 4096 270 2320 272000 72.328 55.6888 3538 1677.08 5343.21 5343.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1010 0.001024 2048 80 480 18000 1.47456 20.1277 101.438 123.082 123.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 430 0.001024 512 102 240 7680 0.916576 0.360448 1.78528 13.1002 16.2849 16.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 660 0.000256 2048 230 5320 39680 13.5661 6.97802 620.333 208.408 849.424 849.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1960 0.000256 1024 150 400 75120 3.42426 34.4289 104.862 142.76 142.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1480 3.2e-05 2048 80 840 603840 70.6576 56.1104 1457.61 1676.82 3261.31 3261.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1410 3.2e-05 2048 80 1120 602560 70.6772 56.0517 1948.76 1681.91 3757.51 3757.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 820 6.4e-05 1024 235 1280 207360 34.3645 13.5314 420.604 419.407 888.091 888.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 280 0.000512 512 70 320 2560 3.46134 0.817152 1.14563 49.1158 54.7199 54.8639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1250 0.000128 512 490 280 104960 8.56288 3.41606 24.283 105.022 141.462 141.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1380 6.4e-05 4096 270 2320 272000 72.2201 55.6148 2408.65 1677.5 4214.1 4214.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1010 0.001024 2048 80 480 17920 1.47504 13.8875 101.439 116.845 116.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 430 0.001024 512 102 240 7680 0.922176 0.362496 1.36502 13.1503 15.9235 16.0356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 660 0.000256 2048 230 5320 38400 13.5163 7.00794 407.542 206.842 635.044 635.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1960 0.000256 1024 150 400 75040 3.42272 23.3654 104.858 131.689 131.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1480 3.2e-05 2048 80 840 603520 70.5206 56.0005 988.677 1677.76 2793.07 2793.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1410 3.2e-05 2048 80 1120 602240 70.57 56.1278 1328.65 1677.06 3132.51 3132.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 820 6.4e-05 1024 235 1280 204800 34.6686 13.5322 285.209 419.514 753.106 753.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 40 280 0.000512 512 70 320 0 0.84704 0.004224 47.1782 48.1145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1250 0.000128 512 490 280 102400 8.46445 4.24608 16.5751 150.534 180.086 132.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1380 6.4e-05 4096 270 2320 271680 72.3062 55.679 2011.74 1676.4 3816.24 3816.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1010 0.001024 2048 80 480 17760 1.46227 11.9173 100.168 113.588 113.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 430 0.001024 512 102 240 7680 0.926784 0.36144 1.23962 13.2066 15.8615 15.9735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 660 0.000256 2048 230 5320 38400 13.562 6.95226 342.522 206.95 570.118 570.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1960 0.000256 1024 150 400 74880 3.4239 19.5557 104.763 127.786 127.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1480 3.2e-05 2048 80 840 602880 70.6467 56.0151 826.036 1675.68 2628.49 2628.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1410 3.2e-05 2048 80 1120 601920 70.6989 56.0331 1114.81 1675.69 2917.34 2917.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 820 6.4e-05 1024 235 1280 199680 34.4578 13.3519 233.9 412.783 694.68 694.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 280 0.000512 512 70 320 0 0.821952 0.004864 47.4566 48.3667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1250 0.000128 512 490 280 99840 8.62538 4.22163 13.8085 150.879 177.804 129.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1380 6.4e-05 4096 270 2320 270080 72.2471 55.5588 2007.68 1671.67 3807.27 3807.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1010 0.001024 2048 80 480 17600 1.46237 11.0768 99.9547 112.538 112.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 430 0.001024 512 102 240 5120 0.921856 0.339968 1.21389 12.4038 15.0048 15.1179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 660 0.000256 2048 230 5320 38400 13.5577 6.94067 336.719 207.167 564.523 564.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1960 0.000256 1024 150 400 74880 3.41862 19.3556 104.871 127.689 127.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1480 3.2e-05 2048 80 840 602880 70.5388 55.9944 808.35 1677.63 2612.63 2612.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1410 3.2e-05 2048 80 1120 601600 70.6245 56.0975 1094.15 1677.62 2898.6 2898.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 820 6.4e-05 1024 235 1280 194560 35.0168 13.5859 222.882 412.904 684.573 684.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1380 6.4e-05 4096 270 2320 271872 72.1843 55.6044 3367.52 1676.49 5171.91 5172.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1010 0.001024 2048 80 480 17952 1.4705 19.0911 101.347 121.949 122.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 430 0.001024 512 102 240 7680 0.918432 0.360448 1.70992 13.1156 16.232 16.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 660 0.000256 2048 230 5320 39936 13.538 6.98675 589.598 208.61 818.865 818.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1960 0.000256 1024 150 400 75168 3.42509 32.438 104.944 140.848 140.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1480 3.2e-05 2048 80 840 604032 70.5178 55.99 1375.17 1677.24 3179.02 3179.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1410 3.2e-05 2048 80 1120 602496 70.5784 56.0495 1840.79 1679.82 3647.35 3647.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 820 6.4e-05 1024 235 1280 205824 34.1846 13.4579 389.736 416.681 854.242 854.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 40 280 0.000512 512 70 320 0 0.775424 0.004096 47.7735 48.6376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1250 0.000128 512 490 280 101376 8.51613 4.17469 22.0257 151.085 186.07 137.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1380 6.4e-05 4096 270 2320 271104 72.3567 55.605 2364.97 1673.21 4166.26 4166.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1010 0.001024 2048 80 480 17856 1.47034 13.7069 101.292 116.511 116.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 430 0.001024 512 102 240 6144 0.922112 0.350144 1.14022 12.6491 15.1849 15.2954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 660 0.000256 2048 230 5320 38400 13.524 6.9449 402.565 206.57 629.739 629.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1960 0.000256 1024 150 400 75072 3.42704 23.0914 104.832 131.394 131.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1480 3.2e-05 2048 80 840 603648 70.6327 56.0516 979.398 1674.77 2780.96 2781.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1410 3.2e-05 2048 80 1120 602112 70.6808 56.0822 1311.64 1674.59 3113.12 3113.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 820 6.4e-05 1024 235 1280 202752 34.0212 13.3407 277.689 412.233 737.465 737.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 40 280 0.000512 512 70 320 0 0.77664 0.005472 46.3722 47.2349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1250 0.000128 512 490 280 98304 8.70256 4.1743 15.5576 149.634 178.332 131.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1380 6.4e-05 4096 270 2320 271872 72.2192 55.5984 1955.01 1676.34 3759.28 3759.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1010 0.001024 2048 80 480 17568 1.45165 10.9199 99.741 112.156 112.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 430 0.001024 512 102 240 6912 0.906176 0.35184 1.35597 12.7208 15.4596 15.5716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 660 0.000256 2048 230 5320 36864 13.4966 6.89971 318.545 204.851 543.933 544.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1960 0.000256 1024 150 400 74880 3.42358 19.135 104.743 127.345 127.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1480 3.2e-05 2048 80 840 603648 70.4693 56.0833 804.995 1675.52 2607.17 2607.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1410 3.2e-05 2048 80 1120 601344 70.5959 56.0151 1076.93 1675.51 2879.15 2879.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 820 6.4e-05 1024 235 1280 193536 34.6103 13.2628 219.723 408.403 676.191 676.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 280 0.000512 512 70 320 0 0.781056 0.00416 47.1122 47.9816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1250 0.000128 512 490 280 92160 8.5257 4.12816 12.2736 146.362 171.556 123.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1380 6.4e-05 4096 270 2320 270336 72.4795 55.6032 1823.82 1674.6 3626.62 3626.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1010 0.001024 2048 80 480 17664 1.46432 11.1173 101.3 113.925 113.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 430 0.001024 512 102 240 6144 0.930624 0.351648 1.39798 12.7774 15.5882 15.6959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 660 0.000256 2048 230 5320 36864 13.7214 6.95942 300.423 207.144 528.384 528.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1960 0.000256 1024 150 400 74880 3.42461 17.9689 104.859 126.295 126.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1480 3.2e-05 2048 80 840 602112 70.6498 56.1643 756.573 1673.51 2557.01 2557.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1410 3.2e-05 2048 80 1120 600576 70.7538 56.2251 1010.07 1673.57 2810.72 2810.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 820 6.4e-05 1024 235 1280 196608 34.7778 13.3452 209.091 412.832 670.232 670.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 280 0.000512 512 70 320 0 0.784384 0.004576 47.5608 48.4293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1250 0.000128 512 490 280 86016 8.86826 4.13197 11.0397 146.864 171.169 122.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1380 6.4e-05 4096 270 2320 272000 72.746 55.7497 3461.06 1675.85 5265.52 5265.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1010 0.001024 2048 80 480 18000 1.46995 19.5795 101.435 122.526 122.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 430 0.001024 512 102 240 7200 0.934368 0.360672 1.69174 13.0986 16.2102 16.3184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 660 0.000256 2048 230 5320 40000 13.6356 7.02669 612.952 208.481 842.231 842.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1960 0.000256 1024 150 400 75100 3.42218 33.8309 104.752 142.049 142.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1480 3.2e-05 2048 80 840 604000 70.9916 56.1787 1430.35 1675.52 3233.15 3233.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1410 3.2e-05 2048 80 1120 602800 71.0094 56.2156 1914.14 1675.74 3717.2 3717.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 820 6.4e-05 1024 235 1280 204800 34.4565 13.6112 407.579 416.413 872.239 872.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 280 0.000512 512 70 320 3200 3.42995 0.8192 1.3512 49.0121 54.7899 54.9313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1250 0.000128 512 490 280 102400 8.49802 3.40173 23.2155 103.21 138.51 138.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1380 6.4e-05 4096 270 2320 271200 72.5838 55.7139 2341.38 1674.13 4143.92 4144.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1010 0.001024 2048 80 480 17800 1.46941 13.3862 100.115 115.014 115.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 430 0.001024 512 102 240 6400 0.958976 0.365632 1.17779 13.1643 15.7921 15.9089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 660 0.000256 2048 230 5320 38400 13.5858 7.0103 399.743 206.592 627.067 627.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1960 0.000256 1024 150 400 75000 3.42582 23.1003 104.739 131.309 131.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1480 3.2e-05 2048 80 840 604000 70.7854 56.2236 971.707 1675.69 2774.51 2774.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1410 3.2e-05 2048 80 1120 602400 70.8338 56.1191 1300.26 1675.7 3103.03 3103.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 820 6.4e-05 1024 235 1280 198400 34.6667 13.3731 269.461 412.234 729.919 730.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 280 0.000512 512 70 320 0 0.822304 0.00592 47.4014 48.3089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1250 0.000128 512 490 280 102400 8.51046 4.22602 16.0711 150.666 179.738 131.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1380 6.4e-05 4096 270 2320 271200 72.8139 55.7568 2085.72 1676.69 3891.09 3891.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1010 0.001024 2048 80 480 17700 1.46394 11.8797 100.168 113.555 113.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 430 0.001024 512 102 240 7200 0.945056 0.362496 1.40918 13.2499 16.0922 16.2012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 660 0.000256 2048 230 5320 38400 13.6186 6.96688 345.815 207.115 573.651 573.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1960 0.000256 1024 150 400 74700 3.41382 19.7489 104.601 127.806 127.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1480 3.2e-05 2048 80 840 602400 70.9211 56.1189 837.018 1675.83 2640 2640.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1410 3.2e-05 2048 80 1120 601200 71.0267 56.1193 1126.38 1675.84 2929.46 2929.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 820 6.4e-05 1024 235 1280 201600 34.3487 13.385 238.657 412.87 699.446 699.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1380 6.4e-05 4096 270 2320 270400 72.534 55.6905 1859.3 1677.08 3664.72 3664.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1010 0.001024 2048 80 480 17600 1.46454 10.5902 100.167 112.265 112.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 430 0.001024 512 102 240 3200 0.866016 0.3072 1.13901 11.1694 13.6064 13.7178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 660 0.000256 2048 230 5320 38400 13.5885 6.9591 319.123 207.359 547.163 547.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1960 0.000256 1024 150 400 74800 3.42224 18.4238 104.86 126.752 126.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1480 3.2e-05 2048 80 840 603200 70.6387 56.0684 771.715 1675.95 2574.49 2574.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1410 3.2e-05 2048 80 1120 601600 70.7444 56.1951 1034.3 1675.95 2837.3 2837.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 820 6.4e-05 1024 235 1280 192000 35.3189 13.3575 209.427 412.97 671.26 671.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1380 6.4e-05 4096 270 2352 273024 72.1112 55.592 3344.86 1677.49 5150.17 5150.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1010 0.001024 2048 80 480 18080 1.47456 16.2284 101.519 119.264 119.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 430 0.001024 512 102 240 8192 0.91888 0.362656 2.08739 13.2404 16.739 16.8386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 660 0.000256 2048 230 5328 40448 13.613 7.03898 511.952 209.81 742.549 742.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1960 0.000256 1024 150 384 75360 3.43568 26.9292 104.964 135.371 135.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1480 3.2e-05 2048 80 864 603776 70.9409 56.0148 2298.12 1677.35 4102.54 4102.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1410 3.2e-05 2048 80 1152 602368 70.6773 55.993 1626.48 1677.43 3430.69 3430.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 820 6.4e-05 1024 235 1248 208896 34.1966 13.5025 334.552 419.335 801.774 801.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 280 0.000512 512 70 336 1024 3.57398 0.83056 0.674656 48.8911 54.1492 54.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1250 0.000128 512 490 288 95232 9.0401 3.41162 21.2951 104.639 138.572 138.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1380 6.4e-05 4096 270 2352 272896 72.2314 55.6175 2564.69 1675.71 4368.37 4368.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1010 0.001024 2048 80 480 18048 1.47469 10.7383 101.477 113.737 113.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 430 0.001024 512 102 240 8192 0.918528 0.365504 2.19024 13.257 16.8584 16.9717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 660 0.000256 2048 230 5328 39936 13.6061 7.01645 325.404 209.087 555.248 555.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1960 0.000256 1024 150 384 75328 3.4304 48.5929 104.886 156.954 157.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1480 3.2e-05 2048 80 864 603648 71.2329 56.106 2281.03 1676.18 4084.68 4084.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1410 3.2e-05 2048 80 1152 602368 70.9489 56.0857 2559.42 1676.17 4362.73 4362.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 820 6.4e-05 1024 235 1248 206848 34.2764 13.4861 213.83 417.686 679.47 679.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1380 6.4e-05 4096 270 2352 272640 72.1138 55.6049 2303.68 1676.64 4108.15 4108.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1010 0.001024 2048 80 480 17952 1.47155 8.68557 101.353 111.554 111.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 430 0.001024 512 102 240 7680 0.916928 0.359968 2.07859 13.1092 16.5953 16.7062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 660 0.000256 2048 230 5328 39936 13.5436 6.99357 268.356 208.629 497.651 497.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1960 0.000256 1024 150 384 75264 3.42186 48.1643 104.932 156.561 156.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1480 3.2e-05 2048 80 864 603648 70.9446 56.0742 2288.7 1677.51 4093.35 4093.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1410 3.2e-05 2048 80 1152 602112 70.9646 56.0475 2971.87 1677.68 4776.68 4776.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 820 6.4e-05 1024 235 1248 205824 34.2142 13.4412 175.401 416.719 639.967 640.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1380 6.4e-05 4096 270 2352 272960 72.4442 55.714 2785.77 1675.41 4589.45 4589.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1010 0.001024 2048 80 480 18080 1.4729 15.6144 101.494 118.626 118.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 430 0.001024 512 102 240 8000 0.91264 0.360448 1.39645 13.0604 15.8532 15.9631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 660 0.000256 2048 230 5328 40320 13.6926 7.06125 492.916 209.658 723.464 723.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1960 0.000256 1024 150 384 75320 3.42262 25.5939 104.831 133.89 133.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1480 3.2e-05 2048 80 864 603840 71.2432 56.1898 2033.17 1676.79 3837.5 3837.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1410 3.2e-05 2048 80 1152 602400 70.9199 56.1079 1565.47 1680.68 3373.28 3373.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 820 6.4e-05 1024 235 1248 208640 34.3641 13.5438 322.872 418.987 789.955 790.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 10 48 280 0.000512 512 70 336 0 0.820672 0.004736 47.3498 48.2582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1250 0.000128 512 490 288 96000 9.08848 4.23878 18.3467 152.25 184.194 136.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1380 6.4e-05 4096 270 2352 272960 72.3144 55.7097 2307.49 1675.26 4110.9 4111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1010 0.001024 2048 80 480 18000 1.47402 10.4033 101.384 113.305 113.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 430 0.001024 512 102 240 7680 0.920032 0.362496 1.85664 13.0862 16.3499 16.4639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 660 0.000256 2048 230 5328 39680 13.5448 7.10042 317.164 208.081 546.021 546.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1960 0.000256 1024 150 384 75280 3.4216 16.8451 104.81 125.119 125.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1480 3.2e-05 2048 80 864 603520 71.2023 56.1336 1922.98 1674.99 3725.41 3725.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1410 3.2e-05 2048 80 1152 601920 70.7207 56.0576 1020.12 1675.24 2822.25 2822.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 820 6.4e-05 1024 235 1248 207360 34.373 13.6643 209.99 418.954 677.167 677.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 48 280 0.000512 512 70 336 0 0.819904 0.005248 47.2449 48.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1250 0.000128 512 490 288 94720 9.15446 4.24019 14.8134 152.152 180.627 132.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1380 6.4e-05 4096 270 2352 272640 72.493 55.722 1987.22 1675.83 3791.38 3791.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1010 0.001024 2048 80 480 18000 1.47904 8.88 101.543 111.945 112.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 430 0.001024 512 102 240 7680 0.920448 0.363712 1.82662 13.126 16.3614 16.4732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 660 0.000256 2048 230 5328 39360 13.7015 7.02826 257 209.323 487.185 487.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1960 0.000256 1024 150 384 75240 3.42461 13.8913 104.932 122.291 122.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1480 3.2e-05 2048 80 864 603360 71.4054 56.1562 2222.24 1677.25 4027.17 4027.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1410 3.2e-05 2048 80 1152 601920 70.9143 56.1021 844.137 1679.83 2651.09 2651.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 820 6.4e-05 1024 235 1248 207360 34.3165 13.5127 173.661 417.784 639.465 639.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 48 280 0.000512 512 70 336 0 0.8192 0.006144 47.1094 48.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1250 0.000128 512 490 288 92160 9.09274 4.22093 12.6401 150.452 176.669 128.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1380 6.4e-05 4096 270 2352 273024 72.2014 55.6734 3857.05 1676.1 5661.14 5661.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1010 0.001024 2048 80 480 18048 1.47456 22.212 101.437 125.166 125.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 430 0.001024 512 102 240 8064 0.908512 0.359264 1.86749 13.0695 16.3317 16.4447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 660 0.000256 2048 230 5328 40320 13.6168 7.03632 687.818 209.363 917.972 918.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1960 0.000256 1024 150 384 75312 3.42291 36.4627 104.851 144.782 144.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1480 3.2e-05 2048 80 864 603648 70.667 56.062 1643.33 1677.62 3447.79 3447.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1410 3.2e-05 2048 80 1152 602304 70.6828 56.0632 2174.64 1680.22 3981.71 3981.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 820 6.4e-05 1024 235 1248 207360 34.3157 13.5308 453.76 418.392 920.186 920.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 48 280 0.000512 512 70 336 0 0.818976 0.005344 47.1579 48.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1250 0.000128 512 490 288 95232 9.02349 4.2343 25.1789 151.397 190.1 142.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1380 6.4e-05 4096 270 2352 272640 72.0202 55.6045 2426.18 1675.11 4229.02 4229.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1010 0.001024 2048 80 480 17952 1.47021 13.7748 101.301 116.589 116.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 430 0.001024 512 102 240 7680 0.917408 0.359232 1.26227 13.0974 15.7613 15.8719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 660 0.000256 2048 230 5328 39936 13.5436 6.99178 427.119 208.437 656.23 656.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1960 0.000256 1024 150 384 75264 3.42429 22.7123 104.837 131.019 131.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1480 3.2e-05 2048 80 864 603648 70.5176 55.9862 1026.44 1675.83 2828.88 2828.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1410 3.2e-05 2048 80 1152 602112 70.5227 55.9935 1363.69 1675.81 3166.12 3166.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 820 6.4e-05 1024 235 1248 205824 34.2026 13.4738 281.071 416.344 745.28 745.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1380 6.4e-05 4096 270 2352 272448 72.2008 55.6634 1955.52 1675.09 3758.59 3758.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1010 0.001024 2048 80 480 17856 1.46467 11.5093 100.118 113.134 113.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 430 0.001024 512 102 240 6912 0.896992 0.348064 1.07094 12.6149 15.0578 15.1744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 660 0.000256 2048 230 5328 39168 13.5515 6.9673 337.431 207.497 565.582 565.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1960 0.000256 1024 150 384 75168 3.42426 18.3782 104.756 126.6 126.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1480 3.2e-05 2048 80 864 603072 70.7321 56.2143 2539.52 1675.29 4341.86 4341.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1410 3.2e-05 2048 80 1152 601920 70.7353 56.0244 1101.53 1677.88 2906.27 2906.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 820 6.4e-05 1024 235 1248 202752 34.3146 13.396 225.525 414.275 687.695 687.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1380 6.4e-05 4096 270 2352 271872 72.206 55.6404 2521.9 1675.09 4324.95 4325.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1010 0.001024 2048 80 480 17856 1.46762 9.7673 101.353 112.63 112.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 430 0.001024 512 102 240 6144 0.921344 0.350208 2.11514 12.6586 16.1655 16.2756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 660 0.000256 2048 230 5328 38400 13.5314 6.93395 281.614 206.821 509.029 509.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1960 0.000256 1024 150 384 75072 3.42554 15.425 104.802 123.694 123.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1480 3.2e-05 2048 80 864 602880 70.718 56.0824 2354.32 1676.57 4157.8 4157.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1410 3.2e-05 2048 80 1152 601344 70.6514 56.0887 931.177 1676.68 2734.7 2734.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 820 6.4e-05 1024 235 1248 202752 34.0205 13.3379 190.314 412.725 650.582 650.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1380 6.4e-05 4096 270 2352 272832 72.4151 55.7148 3566.71 1675.23 5370.19 5370.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1010 0.001024 2048 80 480 18032 1.47456 20.6297 101.413 123.561 123.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 430 0.001024 512 102 240 8064 0.914144 0.361504 1.85696 13.1137 16.3717 16.4809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 660 0.000256 2048 230 5328 40320 13.6623 7.04339 634.495 209.925 865.265 865.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1960 0.000256 1024 150 384 75320 3.42765 33.8186 104.859 142.149 142.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1480 3.2e-05 2048 80 864 603680 70.8206 56.1009 1521.85 1675.73 3324.61 3324.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1410 3.2e-05 2048 80 1152 602112 70.8303 56.0804 2015.73 1675.63 3818.38 3818.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 820 6.4e-05 1024 235 1248 207872 34.3709 13.5454 421.021 421.552 890.674 890.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 48 280 0.000512 512 70 336 0 0.795424 0.006112 47.6954 48.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1250 0.000128 512 490 288 94976 9.14442 4.21328 23.5994 152.448 189.676 141.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1380 6.4e-05 4096 270 2352 272832 72.17 55.6767 2263.4 1677.09 4068.46 4068.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1010 0.001024 2048 80 480 17920 1.46464 12.8614 101.305 115.675 115.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 430 0.001024 512 102 240 7168 0.91232 0.354208 1.12288 12.867 15.3801 15.4889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 660 0.000256 2048 230 5328 40320 13.6045 7.04294 399.938 209.7 630.423 630.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1960 0.000256 1024 150 384 75264 3.42413 21.4405 104.955 129.864 129.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1480 3.2e-05 2048 80 864 603456 70.7158 56.0312 966.972 1676.73 2770.57 2770.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1410 3.2e-05 2048 80 1152 601664 70.7107 56.1725 1277.45 1679.62 3084.06 3084.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 820 6.4e-05 1024 235 1248 207872 34.2625 13.5354 266.107 418.806 732.896 733.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1380 6.4e-05 4096 270 2352 272160 72.4418 55.7531 1858.36 1673.44 3660.12 3660.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1010 0.001024 2048 80 480 17808 1.46221 10.7274 100.06 112.292 112.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 430 0.001024 512 102 240 6720 0.929632 0.35648 1.02723 12.8893 15.3311 15.4424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 660 0.000256 2048 230 5328 40320 13.6832 7.06662 329.928 209.642 560.457 560.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1960 0.000256 1024 150 384 75096 3.42426 17.4675 104.704 125.64 125.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1480 3.2e-05 2048 80 864 602784 70.8351 56.1106 791.83 1674.65 2593.55 2593.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1410 3.2e-05 2048 80 1152 601440 70.911 56.0824 1049.84 1674.64 2851.59 2851.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 820 6.4e-05 1024 235 1248 204288 34.7573 14.9611 214.612 418.47 682.992 683.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 48 280 0.000512 512 70 336 0 0.800768 0.004672 46.7147 47.6035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1250 0.000128 512 490 288 91392 9.37328 4.21862 12.2445 151.539 177.646 130.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1380 6.4e-05 4096 270 2352 272384 72.0659 55.6202 1683.82 1673.93 3485.56 3485.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1010 0.001024 2048 80 480 17696 1.45613 9.58061 99.9164 110.997 111.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 430 0.001024 512 102 240 5376 0.911712 0.339968 1.01046 12.325 14.7141 14.8243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 660 0.000256 2048 230 5328 39424 13.5197 6.95706 290.47 207.432 518.518 518.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1960 0.000256 1024 150 384 75040 3.4232 15.9314 104.719 124.117 124.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1480 3.2e-05 2048 80 864 603008 70.6627 56.1295 2310.58 1675.67 4113.15 4113.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1410 3.2e-05 2048 80 1152 601216 70.6205 55.9789 952.566 1675.85 2755.13 2755.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 820 6.4e-05 1024 235 1248 200704 34.4179 13.3692 190.961 413.802 652.74 652.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1380 6.4e-05 4096 270 2352 272896 72.1375 55.6114 3470.44 1675.46 5273.77 5273.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1010 0.001024 2048 80 480 18048 1.47571 19.7675 101.472 122.759 122.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 430 0.001024 512 102 240 8192 0.918688 0.362496 1.80195 13.2478 16.456 16.5663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 660 0.000256 2048 230 5328 39936 13.6108 7.01824 591.982 208.994 821.744 821.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1960 0.000256 1024 150 384 75328 3.4303 32.598 104.858 140.929 140.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1480 3.2e-05 2048 80 864 603648 70.5744 56.0639 1472.92 1677.04 3276.71 3276.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1410 3.2e-05 2048 80 1152 602368 70.5954 56.1647 1954.86 1675.76 3757.49 3757.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 820 6.4e-05 1024 235 1248 206848 34.2696 13.5694 401.58 417.587 867.196 867.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1380 6.4e-05 4096 270 2352 272896 72.1492 55.6134 2250.69 1677.35 4055.91 4056.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1010 0.001024 2048 80 480 17920 1.46765 12.8 101.349 115.66 115.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 430 0.001024 512 102 240 7168 0.889952 0.347136 1.22381 12.6157 15.2063 15.3161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 660 0.000256 2048 230 5328 39936 13.6321 7.02048 378.534 209.505 608.828 608.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1960 0.000256 1024 150 384 75264 3.42902 21.1797 104.963 129.614 129.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1480 3.2e-05 2048 80 864 603136 70.5982 56.0128 953.912 1676.95 2757.58 2757.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1410 3.2e-05 2048 80 1152 602112 70.663 55.9826 1269.59 1676.95 3073.29 3073.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 820 6.4e-05 1024 235 1248 204800 34.5132 13.508 256.641 418.106 722.952 723.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1380 6.4e-05 4096 270 2352 271872 72.2151 55.6093 1884.1 1674.96 3687 3687.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1010 0.001024 2048 80 480 17856 1.47226 10.666 101.349 113.53 113.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 430 0.001024 512 102 240 6144 0.919424 0.350528 1.12019 12.6612 15.176 15.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 660 0.000256 2048 230 5328 38400 13.5501 6.94163 295.533 206.804 522.963 523.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1960 0.000256 1024 150 384 75072 3.42221 17.6271 104.796 125.888 125.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1480 3.2e-05 2048 80 864 602880 70.6092 55.9578 802.21 1676.61 2605.5 2605.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1410 3.2e-05 2048 80 1152 601344 70.6647 56.014 1062.94 1676.45 2866.17 2866.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 820 6.4e-05 1024 235 1248 202752 34.0235 13.3504 210.764 412.694 671.018 671.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1380 6.4e-05 4096 270 2352 271360 72.1484 55.5679 1659.23 1671.39 3458.45 3458.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1010 0.001024 2048 80 480 17664 1.46422 9.74061 99.9167 111.165 111.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 430 0.001024 512 102 240 6144 0.926528 0.35168 1.10294 12.6933 15.2023 15.3108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 660 0.000256 2048 230 5328 38912 13.7365 7.06163 266.246 209.579 496.761 496.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1960 0.000256 1024 150 384 75008 3.4208 15.6447 104.718 123.826 123.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1480 3.2e-05 2048 80 864 603136 70.5147 56.1061 705.986 1676.98 2509.69 2509.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1410 3.2e-05 2048 80 1152 602112 70.5925 56.0358 935.852 1676.12 2738.71 2738.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 820 6.4e-05 1024 235 1248 204800 34.5585 13.5814 187.446 422.216 657.985 658.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1380 6.4e-05 4096 270 2352 272736 72.3848 55.7297 3423.01 1674.97 5226.21 5226.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1010 0.001024 2048 80 480 18000 1.46714 19.4014 101.37 122.282 122.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 430 0.001024 512 102 240 7488 0.913216 0.356288 1.72608 12.9536 16.0789 16.1895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 660 0.000256 2048 230 5328 39744 13.648 7.02077 597.169 208.881 826.857 826.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1960 0.000256 1024 150 384 75312 3.43203 31.7727 104.872 140.119 140.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1480 3.2e-05 2048 80 864 603648 70.8458 56.1908 1433.63 1675.49 3236.26 3236.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1410 3.2e-05 2048 80 1152 602208 70.8768 56.1509 1903.11 1675.57 3705.82 3705.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 820 6.4e-05 1024 235 1248 207360 34.3111 13.5214 393.634 417.33 858.987 859.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1380 6.4e-05 4096 270 2352 272448 72.2333 55.6764 2368.65 1676.74 4173.42 4173.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1010 0.001024 2048 80 480 17856 1.46867 13.5771 100.218 115.309 115.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 430 0.001024 512 102 240 6912 0.895968 0.34816 1.28694 12.6259 15.2852 15.3926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 660 0.000256 2048 230 5328 39168 13.5536 6.96064 407.522 207.746 635.916 636.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1960 0.000256 1024 150 384 75168 3.59805 21.9417 104.857 130.439 130.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1480 3.2e-05 2048 80 864 603072 70.7114 56.0292 994.033 1676.3 2797.19 2797.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1410 3.2e-05 2048 80 1152 601920 70.7156 56.2444 1320.84 1679.89 3127.8 3127.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 820 6.4e-05 1024 235 1248 202752 34.3 13.5428 268.448 414.687 731.157 731.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1380 6.4e-05 4096 270 2352 272160 72.3967 55.7222 1995.76 1674.01 3798.01 3798.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1010 0.001024 2048 80 480 17712 1.45901 11.8396 99.9303 113.272 113.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 430 0.001024 512 102 240 6912 0.93328 0.360448 1.26477 13.0491 15.7348 15.8461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 660 0.000256 2048 230 5328 39744 13.67 7.18493 351.094 209.244 581.329 581.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1960 0.000256 1024 150 384 75168 3.43245 18.5673 104.855 126.898 126.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1480 3.2e-05 2048 80 864 603072 70.7537 56.2065 840.939 1675.7 2643.7 2643.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1410 3.2e-05 2048 80 1152 602208 70.8731 56.1422 1120.72 1677.08 2924.92 2925.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 820 6.4e-05 1024 235 1248 207360 34.3171 13.5263 233.673 417.473 699.173 699.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1380 6.4e-05 4096 270 2352 271872 72.2304 55.5971 1998.67 1676.09 3802.7 3802.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1010 0.001024 2048 80 480 17568 1.45264 10.8381 99.7406 112.077 112.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 430 0.001024 512 102 240 6912 0.907584 0.346656 1.30003 12.713 15.394 15.5037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 660 0.000256 2048 230 5328 36864 13.5238 6.90461 327.277 204.825 552.667 552.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1960 0.000256 1024 150 384 74880 3.42426 18.7286 104.575 126.772 126.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1480 3.2e-05 2048 80 864 602496 70.5006 56.0284 841.703 1675.39 2643.74 2643.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1410 3.2e-05 2048 80 1152 601344 70.6183 55.9452 1119.69 1675.26 2921.62 2921.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 820 6.4e-05 1024 235 1248 193536 34.6112 13.2691 219.5 408.347 675.917 676.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1380 6.4e-05 4096 270 2352 272960 72.1952 55.687 3407.45 1676.02 5211.47 5211.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1010 0.001024 2048 80 480 18000 1.47062 19.3501 101.398 122.261 122.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 430 0.001024 512 102 240 7680 0.9184 0.358784 1.82989 13.0886 16.3253 16.4338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 660 0.000256 2048 230 5328 39680 13.5583 6.97014 588.806 208.076 817.548 817.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1960 0.000256 1024 150 384 75280 3.42211 31.2917 104.85 139.607 139.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1480 3.2e-05 2048 80 864 603520 70.6701 56.035 1415.48 1675.67 3217.97 3218.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1410 3.2e-05 2048 80 1152 601920 70.6965 56.2537 1884.28 1679.84 3691.18 3691.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 820 6.4e-05 1024 235 1248 207360 34.3689 13.6198 385 419.125 852.299 852.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 48 280 0.000512 512 70 336 0 0.8152 0.005824 48.3044 49.2062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1250 0.000128 512 490 288 94720 9.15181 4.23008 22.5952 154.107 190.349 141.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1380 6.4e-05 4096 270 2352 272640 72.0988 55.6397 2409.12 1677.66 4214.64 4214.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1010 0.001024 2048 80 480 17920 1.47469 13.7994 101.444 116.761 116.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 430 0.001024 512 102 240 7680 0.923648 0.36256 1.40784 13.1536 15.9733 16.0912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 660 0.000256 2048 230 5328 38400 13.5142 6.93066 410.171 206.736 637.493 637.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1960 0.000256 1024 150 384 75200 3.42397 22.6529 104.934 131.054 131.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1480 3.2e-05 2048 80 864 603520 70.5129 56.1722 1014.3 1677.95 2819.05 2819.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1410 3.2e-05 2048 80 1152 601600 70.5597 56.0681 1348.85 1677.36 3152.96 3153.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 820 6.4e-05 1024 235 1248 204800 34.642 13.5168 276.404 419.55 744.305 744.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1380 6.4e-05 4096 270 2352 272640 72.1448 55.6769 1983.87 1674.68 3786.49 3786.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1010 0.001024 2048 80 480 17760 1.46202 11.0285 100.119 112.654 112.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 430 0.001024 512 102 240 7680 0.923744 0.360448 1.39005 13.1939 15.9947 16.1075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 660 0.000256 2048 230 5328 38400 13.5413 6.95296 337.281 206.736 564.648 564.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1960 0.000256 1024 150 384 75120 3.42016 18.4168 104.825 126.704 126.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1480 3.2e-05 2048 80 864 602880 70.6254 56.0292 833.649 1673.97 2634.38 2634.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1410 3.2e-05 2048 80 1152 600960 70.7386 56.0096 1110.91 1673.98 2911.75 2911.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 820 6.4e-05 1024 235 1248 199680 34.4616 13.3546 223.699 412.367 684.069 684.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 280 0.000512 512 70 336 0 0.822016 0.004864 47.7479 48.6575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1250 0.000128 512 490 288 92160 9.07834 4.2272 13.5757 151.062 178.209 129.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1380 6.4e-05 4096 270 2352 271360 72.1345 55.5554 1843.87 1671.69 3643.37 3643.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1010 0.001024 2048 80 480 17600 1.45491 11.1493 99.9573 112.606 112.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 430 0.001024 512 102 240 5120 0.919168 0.340832 1.33053 12.4016 15.1216 15.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 660 0.000256 2048 230 5328 38400 13.5575 6.94154 315.909 207.174 543.719 543.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1960 0.000256 1024 150 384 74880 3.42317 17.3298 104.719 125.513 125.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1480 3.2e-05 2048 80 864 602880 70.5378 56.3261 779.61 1678.37 2584.96 2585.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1410 3.2e-05 2048 80 1152 601600 70.69 56.0053 1035.91 1677.66 2840.39 2840.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 820 6.4e-05 1024 235 1248 194560 35.0275 13.3452 202.642 412.905 664.108 664.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1380 6.4e-05 4096 270 2350 272896 72.1605 55.6055 3443.75 1692.17 5263.8 5263.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1010 0.001024 2048 80 500 18048 1.47741 17.5903 102.037 121.147 121.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 430 0.001024 512 102 250 7936 0.92144 0.36352 2.13757 13.355 16.9033 17.0112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 660 0.000256 2048 230 5350 40448 13.6069 7.11408 539.803 211.644 772.301 772.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1960 0.000256 1024 150 400 75232 3.42835 29.1533 105.862 138.487 138.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1480 3.2e-05 2048 80 850 603392 71.0553 56.0011 2361.48 1692.02 4180.67 4180.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1410 3.2e-05 2048 80 1150 601856 70.6404 56.1028 1722.03 1692.07 3540.93 3541.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 820 6.4e-05 1024 235 1250 210944 33.967 13.826 354.243 423.004 825.228 825.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1380 6.4e-05 4096 270 2350 272640 72.2186 55.6278 2610.09 1677.17 4415.21 4415.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1010 0.001024 2048 80 500 17984 1.47597 11.432 101.511 114.462 114.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 430 0.001024 512 102 250 7680 0.928704 0.363168 2.18726 13.2634 16.8696 16.9776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 660 0.000256 2048 230 5350 39936 13.612 7.01645 337.677 209.308 567.744 567.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1960 0.000256 1024 150 400 75200 3.42426 48.1055 104.957 156.529 156.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1480 3.2e-05 2048 80 850 603392 71.312 56.1625 2345.43 1677.63 4150.65 4150.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1410 3.2e-05 2048 80 1150 601856 70.9913 56.0989 2642.46 1677.8 4447.46 4447.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 820 6.4e-05 1024 235 1250 208896 34.0677 13.484 224.978 418.06 690.778 690.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1380 6.4e-05 4096 270 2350 272640 72.0997 55.6093 2320.83 1676.3 4124.96 4125.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1010 0.001024 2048 80 500 17952 1.47683 9.50426 101.499 112.526 112.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 430 0.001024 512 102 250 7680 0.918016 0.36144 2.18627 13.1077 16.6998 16.8132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 660 0.000256 2048 230 5350 39936 13.5596 6.98957 276.09 208.581 505.354 505.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1960 0.000256 1024 150 400 75168 3.42688 47.8085 104.938 156.218 156.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1480 3.2e-05 2048 80 850 603264 70.9717 56.0085 2355.51 1677.01 4159.64 4159.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1410 3.2e-05 2048 80 1150 601728 70.9883 55.9841 3068.82 1677.09 4873 4873.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 820 6.4e-05 1024 235 1250 208896 33.8496 13.4444 185.123 416.631 649.234 649.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1380 6.4e-05 4096 270 2350 272800 72.431 55.72 2793.07 1675.43 4596.76 4596.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1010 0.001024 2048 80 500 18040 1.4769 16.386 101.544 119.45 119.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 430 0.001024 512 102 250 7680 0.917536 0.358944 1.45437 13.0615 15.9206 16.0304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 660 0.000256 2048 230 5350 40320 13.6958 7.06122 497.877 209.663 728.438 728.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1960 0.000256 1024 150 400 75200 3.41962 26.9089 104.823 135.194 135.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1480 3.2e-05 2048 80 850 603520 71.3411 56.1841 1986.2 1676.14 3789.97 3790.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1410 3.2e-05 2048 80 1150 601920 70.9581 56.146 1582.5 1679.03 3388.75 3388.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 820 6.4e-05 1024 235 1250 211200 34.0947 13.5598 331.994 419 798.84 798.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1380 6.4e-05 4096 270 2350 272640 72.2739 55.7068 2273.29 1676.82 4078.2 4078.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1010 0.001024 2048 80 500 18000 1.48042 10.7604 101.587 113.871 113.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 430 0.001024 512 102 250 7680 0.915328 0.360448 1.91664 13.094 16.4144 16.5212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 660 0.000256 2048 230 5350 39680 13.574 6.99597 315.433 208.247 544.38 544.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1960 0.000256 1024 150 400 75120 3.42294 17.4326 104.847 125.746 125.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1480 3.2e-05 2048 80 850 603200 71.1475 56.1112 1851.23 1676.7 3655.29 3655.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1410 3.2e-05 2048 80 1150 601600 70.6722 56.0811 1016.45 1677 2820.31 2820.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 820 6.4e-05 1024 235 1250 209920 34.1877 13.5188 212.563 419.337 679.791 679.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1380 6.4e-05 4096 270 2350 272160 72.4366 55.7125 2006.23 1674.24 3808.74 3808.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1010 0.001024 2048 80 500 17880 1.46717 8.9063 101.326 111.743 111.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 430 0.001024 512 102 250 7680 0.922016 0.361696 1.8879 13.1153 16.4129 16.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 660 0.000256 2048 230 5350 39360 13.6798 7.03971 259.657 209.132 489.639 489.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1960 0.000256 1024 150 400 75120 3.42061 14.5655 104.823 122.853 122.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1480 3.2e-05 2048 80 850 602880 71.314 56.193 1949.88 1675.68 3753.17 3753.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1410 3.2e-05 2048 80 1150 601440 70.8407 56.1094 848.89 1678.22 2654.17 2654.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 820 6.4e-05 1024 235 1250 207360 34.3277 13.5083 175.522 417.383 640.921 641.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1380 6.4e-05 4096 270 2350 272640 72.1679 55.6052 1949.94 1675.75 3753.58 3753.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1010 0.001024 2048 80 500 17920 1.47434 7.81926 101.542 110.878 110.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 430 0.001024 512 102 250 7680 0.920608 0.361216 1.90928 13.1379 16.458 16.5684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 660 0.000256 2048 230 5350 38400 13.513 6.94512 218.219 206.501 445.31 445.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1960 0.000256 1024 150 400 75040 3.42074 42.754 104.752 150.971 151.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1480 3.2e-05 2048 80 850 602880 71.2604 56.0054 2121.93 1675.27 3924.57 3924.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1410 3.2e-05 2048 80 1150 601600 71.1475 56.005 2330.36 1677.03 4134.64 4134.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 820 6.4e-05 1024 235 1250 209920 34.1108 13.4984 153.655 419.078 620.529 620.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1380 6.4e-05 4096 270 2350 272832 72.2097 55.6855 3790.6 1677.55 5596.16 5596.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1010 0.001024 2048 80 500 18000 1.47219 22.5812 101.506 125.601 125.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 430 0.001024 512 102 250 7680 0.916224 0.358048 1.81984 13.079 16.3005 16.4089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 660 0.000256 2048 230 5350 40320 13.6111 7.03382 678.587 209.621 908.988 909.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1960 0.000256 1024 150 400 75216 3.42762 37.2887 104.97 145.727 145.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1480 3.2e-05 2048 80 850 603264 70.6395 56.0866 1606.52 1677.36 3410.72 3410.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1410 3.2e-05 2048 80 1150 601728 70.6656 56.064 2154.39 1680.72 3961.94 3962.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 820 6.4e-05 1024 235 1250 210432 34.0107 13.5243 456.378 418.713 922.814 922.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1380 6.4e-05 4096 270 2350 272640 72.0143 55.6096 2358.17 1676.68 4162.59 4162.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1010 0.001024 2048 80 500 17952 1.46838 13.9764 101.506 116.994 117.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 430 0.001024 512 102 250 7680 0.917216 0.356544 1.28419 13.1094 15.7939 15.9036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 660 0.000256 2048 230 5350 39936 13.5494 6.99181 417.158 208.628 646.465 646.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1960 0.000256 1024 150 400 75168 3.42298 23.0482 104.958 131.472 131.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1480 3.2e-05 2048 80 850 603264 70.4594 56.0046 993.688 1677.37 2797.63 2797.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1410 3.2e-05 2048 80 1150 601728 70.5335 56.1517 1334.87 1680.75 3142.42 3142.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 820 6.4e-05 1024 235 1250 208896 33.8389 13.7551 278.879 416.722 743.38 743.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1380 6.4e-05 4096 270 2350 272448 72.2242 55.6652 1922.95 1676.7 3727.66 3727.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1010 0.001024 2048 80 500 17856 1.46694 11.6465 101.371 114.527 114.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 430 0.001024 512 102 250 6912 0.896608 0.347264 1.09059 12.628 15.0905 15.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 660 0.000256 2048 230 5350 39168 13.5507 6.9673 333.706 207.705 562.066 562.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1960 0.000256 1024 150 400 75024 3.42221 18.8076 104.817 127.089 127.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1480 3.2e-05 2048 80 850 602496 70.7666 56.0522 2422.6 1676.26 4225.79 4225.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1410 3.2e-05 2048 80 1150 601344 70.7196 56.1951 1090.78 1676.46 2894.26 2894.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 820 6.4e-05 1024 235 1250 207360 33.8061 13.4054 227.681 414.679 689.764 689.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1380 6.4e-05 4096 270 2350 271872 72.1874 55.6098 2451.42 1674.91 4254.25 4254.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1010 0.001024 2048 80 500 17856 1.47046 9.94058 101.504 112.956 113.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 430 0.001024 512 102 250 6144 0.920064 0.349952 2.1255 12.66 16.1856 16.2944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 660 0.000256 2048 230 5350 38400 13.5475 6.93731 281.7 206.855 509.173 509.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1960 0.000256 1024 150 400 75072 3.42624 16.0349 104.943 124.446 124.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1480 3.2e-05 2048 80 850 602880 70.7326 56.1357 2319.87 1677.16 4124.01 4124.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1410 3.2e-05 2048 80 1150 601344 70.6912 56.0619 928.407 1679.97 2735.23 2735.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 820 6.4e-05 1024 235 1250 202752 34.0314 13.3451 190.148 412.674 650.384 650.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1380 6.4e-05 4096 270 2350 272608 72.4155 55.7486 3486.99 1676.76 5292.03 5292.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1010 0.001024 2048 80 500 17976 1.47293 20.82 101.464 123.801 123.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 430 0.001024 512 102 250 7616 0.92304 0.362368 1.67782 13.1303 16.2186 16.3258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 660 0.000256 2048 230 5350 40320 13.6617 7.08355 622.542 209.549 852.976 853.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1960 0.000256 1024 150 400 75208 3.42874 34.3654 104.955 142.791 142.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1480 3.2e-05 2048 80 850 603232 70.801 56.2319 1486.51 1678.98 3292.63 3292.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1410 3.2e-05 2048 80 1150 601664 70.8483 56.108 1988.39 1677.52 3792.98 3793.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 820 6.4e-05 1024 235 1250 209664 34.1785 13.5455 419.648 418.722 886.28 886.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1380 6.4e-05 4096 270 2350 272384 72.2365 55.6708 2215.3 1675.37 4018.7 4018.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1010 0.001024 2048 80 500 17920 1.47251 13.3734 101.418 116.307 116.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 430 0.001024 512 102 250 7168 0.914272 0.354304 1.15411 12.852 15.3977 15.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 660 0.000256 2048 230 5350 40320 13.6091 7.03421 393.967 209.582 624.329 624.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1960 0.000256 1024 150 400 75152 3.42835 21.6396 104.849 129.96 130.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1480 3.2e-05 2048 80 850 603008 70.6512 56.0497 939.689 1675.02 2741.52 2741.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1410 3.2e-05 2048 80 1150 601216 70.7308 56.1363 1260.41 1676.66 3064.04 3064.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 820 6.4e-05 1024 235 1250 207872 34.2598 13.5278 263.823 418.39 730.183 730.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1380 6.4e-05 4096 270 2350 272160 72.4419 55.7385 1818.3 1674.98 3621.58 3621.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1010 0.001024 2048 80 500 17808 1.46541 10.867 100.264 112.639 112.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 430 0.001024 512 102 250 6720 0.930272 0.353792 1.04426 12.9068 15.3622 15.4709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 660 0.000256 2048 230 5350 40320 13.681 7.05299 323.678 209.849 554.397 554.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1960 0.000256 1024 150 400 75096 3.42221 17.8524 104.956 126.273 126.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1480 3.2e-05 2048 80 850 602784 70.8391 56.2179 773.639 1676.28 2577.09 2577.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1410 3.2e-05 2048 80 1150 600768 70.9184 56.0821 1034.93 1676.27 2838.31 2838.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 820 6.4e-05 1024 235 1250 209664 34.247 13.5528 217.805 418.881 684.676 684.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1380 6.4e-05 4096 270 2350 271488 72.1669 55.6052 1638.49 1675.1 3441.48 3441.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1010 0.001024 2048 80 500 17696 1.46022 9.81197 100.107 111.422 111.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 430 0.001024 512 102 250 5376 0.915712 0.340608 1.02253 12.3351 14.7416 14.8518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 660 0.000256 2048 230 5350 39424 13.5291 6.98982 286.096 207.584 514.338 514.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1960 0.000256 1024 150 400 75040 3.42598 16.1607 104.948 124.577 124.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1480 3.2e-05 2048 80 850 603008 70.4504 55.9739 697.48 1676.86 2500.88 2500.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1410 3.2e-05 2048 80 1150 601216 74.0649 55.9718 932.678 1678.03 2740.85 2740.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 820 6.4e-05 1024 235 1250 200704 34.4351 13.6451 188.055 414.11 650.425 650.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1380 6.4e-05 4096 270 2350 272640 72.1709 55.6114 3455.58 1677 5260.47 5260.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1010 0.001024 2048 80 500 17984 1.47085 20.4683 101.501 123.485 123.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 430 0.001024 512 102 250 7680 0.932512 0.362208 1.73869 13.2603 16.4198 16.5274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 660 0.000256 2048 230 5350 39936 13.6167 7.0169 594.718 209.208 824.697 824.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1960 0.000256 1024 150 400 75200 3.42704 33.6773 104.946 142.097 142.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1480 3.2e-05 2048 80 850 603392 70.5495 56.1169 1458.29 1678.96 3264.02 3264.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1410 3.2e-05 2048 80 1150 601856 70.6107 55.9889 1954.12 1681.89 3762.72 3762.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 820 6.4e-05 1024 235 1250 208896 34.0764 13.4984 407.079 418.012 872.857 873.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1380 6.4e-05 4096 270 2350 272384 72.2184 55.6035 2236.16 1677.06 4041.15 4041.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1010 0.001024 2048 80 500 17920 1.47251 13.3404 101.494 116.349 116.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 430 0.001024 512 102 250 6144 0.916416 0.350208 1.14653 12.6134 15.1515 15.2649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 660 0.000256 2048 230 5350 39936 13.6276 7.02134 385.891 209.456 616.13 616.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1960 0.000256 1024 150 400 75136 3.42224 22.0549 104.927 130.447 130.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1480 3.2e-05 2048 80 850 603136 70.5716 56.0352 945.202 1678.5 2750.42 2750.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1410 3.2e-05 2048 80 1150 601600 70.6484 56.0241 1270.53 1676.65 3073.96 3074.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 820 6.4e-05 1024 235 1250 208896 34.0935 13.5045 263.187 418.024 728.991 729.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1380 6.4e-05 4096 270 2350 271872 72.1832 55.6145 1903.83 1675.19 3706.93 3707.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1010 0.001024 2048 80 500 17856 1.47456 11.2312 101.506 114.254 114.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 430 0.001024 512 102 250 6144 0.918016 0.34816 1.17296 12.6624 15.2265 15.3341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 660 0.000256 2048 230 5350 38400 13.533 6.9736 305.814 206.82 533.271 533.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1960 0.000256 1024 150 400 75072 3.42614 18.7683 104.958 127.195 127.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1480 3.2e-05 2048 80 850 602880 70.5913 56.0095 805.53 1677.17 2609.41 2609.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1410 3.2e-05 2048 80 1150 601344 70.6953 55.9821 1079.38 1676.58 2882.74 2882.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 820 6.4e-05 1024 235 1250 202752 34.018 13.3367 216.746 412.724 677.012 677.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1380 6.4e-05 4096 270 2350 271360 72.118 55.5579 1689.32 1672.69 3489.8 3489.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1010 0.001024 2048 80 500 17664 1.46422 10.4448 100.114 112.064 112.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 430 0.001024 512 102 250 6144 0.922912 0.346432 1.15341 12.7021 15.2485 15.3611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 660 0.000256 2048 230 5350 38912 13.7331 7.03373 270.424 209.75 501.075 501.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1960 0.000256 1024 150 400 75008 3.4247 16.5789 104.952 125.002 125.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1480 3.2e-05 2048 80 850 603136 70.5165 55.99 715.456 1677.46 2519.53 2519.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1410 3.2e-05 2048 80 1150 601088 70.6993 56.0456 958.58 1679.76 2765.19 2765.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 820 6.4e-05 1024 235 1250 204800 34.5476 13.5004 193.238 418.317 659.789 659.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1380 6.4e-05 4096 270 2350 272448 72.3975 55.716 3557.95 1674.97 5361.14 5361.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1010 0.001024 2048 80 500 18000 1.47456 20.8835 101.52 123.92 123.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 430 0.001024 512 102 250 7488 0.91328 0.356192 1.84653 12.955 16.1996 16.3092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 660 0.000256 2048 230 5350 39744 13.6472 7.02669 622.355 208.883 852.051 852.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1960 0.000256 1024 150 400 75168 3.42118 34.3429 104.829 142.636 142.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1480 3.2e-05 2048 80 850 603072 70.8519 56.1073 1488.27 1677.33 3292.67 3292.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1410 3.2e-05 2048 80 1150 601632 70.8242 56.2526 1996.06 1675.66 3798.91 3799.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 820 6.4e-05 1024 235 1250 209664 34.0431 13.5153 416.413 417.33 881.488 881.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1380 6.4e-05 4096 270 2350 272448 72.2084 55.6703 2520 1676.73 4324.73 4324.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1010 0.001024 2048 80 500 17856 1.46637 15.0468 101.374 117.93 117.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 430 0.001024 512 102 250 6912 0.898176 0.350208 1.38093 12.6304 15.3893 15.5016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 660 0.000256 2048 230 5350 39168 13.5495 6.95869 437.28 207.701 665.631 665.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1960 0.000256 1024 150 400 75024 3.42413 24.3649 104.817 132.648 132.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1480 3.2e-05 2048 80 850 602496 70.6791 56.0534 1057.28 1676.29 2860.41 2860.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1410 3.2e-05 2048 80 1150 601344 70.7063 56.0292 1421.79 1676.38 3225.01 3225.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 820 6.4e-05 1024 235 1250 207360 33.8204 13.4001 295.121 414.682 757.212 757.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1380 6.4e-05 4096 270 2350 272160 72.3804 55.7216 2074.01 1675.53 3877.77 3877.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1010 0.001024 2048 80 500 17712 1.46214 12.7412 100.129 114.373 114.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 430 0.001024 512 102 250 6912 0.934816 0.359616 1.3935 13.0612 15.8701 15.9822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 660 0.000256 2048 230 5350 39744 13.6782 7.05536 365.125 209.44 595.432 595.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1960 0.000256 1024 150 400 74952 3.42221 20.0067 104.823 128.294 128.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1480 3.2e-05 2048 80 850 603072 70.7503 56.1254 869.046 1677.9 2673.93 2674.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1410 3.2e-05 2048 80 1150 601344 70.932 56.2139 1170.19 1677.24 2974.68 2974.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 820 6.4e-05 1024 235 1250 207360 34.3094 13.5291 244.714 417.868 710.6 710.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1380 6.4e-05 4096 270 2350 271872 72.2536 55.5856 1963.37 1677.67 3769 3769.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1010 0.001024 2048 80 500 17568 1.45469 11.1425 99.9444 112.584 112.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 430 0.001024 512 102 250 6912 0.913568 0.348704 1.38278 12.7327 15.5006 15.6081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 660 0.000256 2048 230 5350 36864 13.509 6.88925 323.108 205.02 548.66 548.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1960 0.000256 1024 150 400 74880 3.42243 19.1857 104.824 127.474 127.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1480 3.2e-05 2048 80 850 602496 70.4776 56.08 827.413 1676.84 2630.92 2631.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1410 3.2e-05 2048 80 1150 601344 70.6073 56.0008 1110.47 1676.84 2914.02 2914.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 820 6.4e-05 1024 235 1250 202752 33.594 13.9366 225.811 408.735 682.265 682.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1380 6.4e-05 4096 270 2350 270720 72.397 55.6868 1785.81 1670.19 3584.19 3584.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1010 0.001024 2048 80 500 17640 1.4688 11.3951 101.325 114.233 114.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 430 0.001024 512 102 250 5760 0.874464 0.331776 1.47754 11.9871 14.7972 14.9096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 660 0.000256 2048 230 5350 37440 13.9522 7.05379 301.178 209.641 531.959 532.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1960 0.000256 1024 150 400 74880 3.42035 17.6763 104.82 125.959 126.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1480 3.2e-05 2048 80 850 601920 70.8263 56.1437 756.312 1673.02 2556.41 2556.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1410 3.2e-05 2048 80 1150 600480 70.8994 56.0513 1013.38 1673.01 2813.44 2813.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 820 6.4e-05 1024 235 1250 207360 34.3349 13.5298 214.045 417.743 679.836 679.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1380 6.4e-05 4096 270 2350 272640 72.2204 55.7097 3439.01 1677.07 5244.12 5244.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1010 0.001024 2048 80 500 18000 1.47475 20.5001 101.586 123.603 123.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 430 0.001024 512 102 250 7680 0.914784 0.359008 1.91427 13.0992 16.4091 16.5192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 660 0.000256 2048 230 5350 39680 13.5579 6.97891 604.299 208.195 833.16 833.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1960 0.000256 1024 150 400 75120 3.42221 33.409 104.848 141.721 141.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1480 3.2e-05 2048 80 850 603200 70.6595 56.0333 1444.42 1676.64 3247.86 3247.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1410 3.2e-05 2048 80 1150 601600 70.7091 56.0772 1943.64 1680.18 3750.72 3750.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 820 6.4e-05 1024 235 1250 209920 34.1748 13.7141 408.274 419.365 875.71 875.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1380 6.4e-05 4096 270 2350 272640 72.1151 55.6028 2360.31 1677.69 4165.83 4165.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1010 0.001024 2048 80 500 17920 1.48061 14.0153 101.593 117.133 117.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 430 0.001024 512 102 250 7680 0.922816 0.361792 1.44474 13.1528 16.0122 16.1236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 660 0.000256 2048 230 5350 38400 13.5031 6.92707 402.09 206.736 629.391 629.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1960 0.000256 1024 150 400 75040 3.42218 23.0277 104.876 131.369 131.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1480 3.2e-05 2048 80 850 602880 70.5072 56.069 992.111 1678.17 2796.97 2797.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1410 3.2e-05 2048 80 1150 601600 70.556 55.9718 1331.73 1677.24 3135.61 3135.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 820 6.4e-05 1024 235 1250 209920 34.1347 13.5157 280.203 419.559 747.595 747.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1380 6.4e-05 4096 270 2350 271680 72.3092 55.6728 2013.24 1674.83 3816.16 3816.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1010 0.001024 2048 80 500 17760 1.46653 11.5732 101.331 114.414 114.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 430 0.001024 512 102 250 7680 0.925472 0.36016 1.46598 13.195 16.0723 16.1809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 660 0.000256 2048 230 5350 38400 13.5496 6.94358 340.919 206.756 568.306 568.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1960 0.000256 1024 150 400 74880 3.42218 19.3146 104.664 127.446 127.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1480 3.2e-05 2048 80 850 601920 70.6453 56.0497 836.152 1674.11 2637.07 2637.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1410 3.2e-05 2048 80 1150 600960 70.7597 56.0046 1131.23 1676.47 2934.57 2934.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 820 6.4e-05 1024 235 1250 199680 34.4437 13.3494 227.791 412.405 688.178 688.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1380 6.4e-05 4096 270 2350 271360 72.1089 55.5415 1838 1670.12 3635.89 3636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1010 0.001024 2048 80 500 17600 1.46842 11.3296 100.156 112.998 113.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 430 0.001024 512 102 250 5120 0.923616 0.341888 1.4367 12.3925 15.2225 15.3293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 660 0.000256 2048 230 5350 38400 13.5466 6.93946 315.459 206.971 543.054 543.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1960 0.000256 1024 150 400 74880 3.42061 18.0372 104.772 126.271 126.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1480 3.2e-05 2048 80 850 602880 70.5291 56.2836 772.195 1676.07 2575.18 2575.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1410 3.2e-05 2048 80 1150 601600 70.6567 55.9923 1044.4 1676.04 2847.19 2847.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 820 6.4e-05 1024 235 1250 204800 33.8546 13.3406 215.839 412.52 675.739 675.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1380 6.4e-05 4096 270 2350 272000 72.2732 55.6988 1777.8 1675.57 3581.46 3581.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1010 0.001024 2048 80 500 17600 1.46477 10.8626 101.323 113.695 113.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 430 0.001024 512 102 250 3200 0.864096 0.305152 1.28758 11.1564 13.7421 13.8498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 660 0.000256 2048 230 5350 38400 13.589 6.95091 303.36 207.175 531.209 531.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1960 0.000256 1024 150 400 74800 3.42128 17.1069 104.766 125.337 125.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1480 3.2e-05 2048 80 850 601600 70.7138 56.0347 737.669 1674.44 2538.97 2539.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1410 3.2e-05 2048 80 1150 600000 70.7524 56.1056 997.134 1674.44 2798.53 2798.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 820 6.4e-05 1024 235 1250 204800 33.8813 13.5959 208.286 412.592 668.537 668.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1380 6.4e-05 4096 270 2340 271744 72.3804 55.6032 3139.1 1675.69 4942.89 4942.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1010 0.001024 2048 80 480 18080 1.47648 15.4962 101.463 118.48 118.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 430 0.001024 512 102 240 7424 0.934304 0.364896 1.80067 13.2272 16.4553 16.5642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 660 0.000256 2048 230 5340 40448 13.616 7.03696 492.555 209.573 722.909 723.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1960 0.000256 1024 150 420 75104 3.43338 28.0371 104.849 136.363 136.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1480 3.2e-05 2048 80 840 603648 71.1563 55.9986 2226.78 1676.61 4030.66 4030.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1410 3.2e-05 2048 80 1140 601216 70.724 56.0043 1591.72 1679.14 3397.69 3397.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 820 6.4e-05 1024 235 1260 207872 34.2792 13.4944 322.608 418.891 789.457 789.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1380 6.4e-05 4096 270 2340 271616 72.4713 55.6283 2410.39 1675.58 4214.18 4214.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1010 0.001024 2048 80 480 18048 1.48176 10.3506 101.476 113.35 113.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 430 0.001024 512 102 240 7168 0.942144 0.365088 1.68384 13.2513 16.37 16.4844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 660 0.000256 2048 230 5340 39936 13.6178 7.0144 317.977 209.157 547.898 548.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1960 0.000256 1024 150 420 75072 3.43216 46.8499 104.879 155.206 155.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1480 3.2e-05 2048 80 840 603648 71.1206 56.0456 2221.21 1676.03 4024.51 4024.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1410 3.2e-05 2048 80 1140 601088 71.1676 56.0456 2490.12 1676.15 4293.61 4293.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 820 6.4e-05 1024 235 1260 206848 34.2788 13.4845 210.764 417.657 676.37 676.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1380 6.4e-05 4096 270 2340 271488 72.354 55.604 2131.49 1674.64 3934.21 3934.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1010 0.001024 2048 80 480 17952 1.47456 8.53536 101.39 111.443 111.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 430 0.001024 512 102 240 6912 0.937696 0.36064 1.82278 13.0961 16.3429 16.4509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 660 0.000256 2048 230 5340 39936 13.5532 6.99142 258.8 208.436 487.911 488.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1960 0.000256 1024 150 420 74976 3.42426 46.9115 104.766 155.143 155.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1480 3.2e-05 2048 80 840 603264 71.0736 56.0164 2221.02 1675.36 4023.6 4023.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1410 3.2e-05 2048 80 1140 600960 71.168 56.2014 2448.3 1675.58 4251.36 4251.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 820 6.4e-05 1024 235 1260 205824 34.1955 13.4513 172.298 416.221 636.343 636.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1380 6.4e-05 4096 270 2340 271360 72.7377 55.6032 4893.47 1677.52 6699.45 6699.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1010 0.001024 2048 80 480 17920 1.47046 7.51459 101.353 110.381 110.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 430 0.001024 512 102 240 6144 0.916832 0.349792 1.69645 12.6169 15.7069 15.8177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 660 0.000256 2048 230 5340 39936 13.6396 7.0255 225.381 209.401 455.582 455.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1960 0.000256 1024 150 420 75008 3.43107 46.4622 104.981 154.917 154.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1480 3.2e-05 2048 80 840 603136 71.1208 56.066 2213.37 1680.34 4021 4021.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1410 3.2e-05 2048 80 1140 600576 71.2674 55.9964 2861.87 1679.61 4668.85 4668.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 820 6.4e-05 1024 235 1260 204800 34.5297 13.5037 147.959 418.201 614.379 614.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1380 6.4e-05 4096 270 2340 271680 72.5985 55.7213 3799.45 1675.47 5603.35 5603.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1010 0.001024 2048 80 480 18080 1.47437 21.8008 101.497 124.817 124.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 430 0.001024 512 102 240 7040 0.932608 0.360416 1.70342 13.0639 16.1853 16.2939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 660 0.000256 2048 230 5340 40320 13.6897 7.05904 679.355 209.656 909.899 910.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1960 0.000256 1024 150 420 75080 3.42982 39.1281 104.862 147.464 147.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1480 3.2e-05 2048 80 840 603680 70.915 56.2337 2650.49 1676.35 4454.09 4454.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1410 3.2e-05 2048 80 1140 601280 70.8848 56.148 2168.28 1676.15 3971.58 3971.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 820 6.4e-05 1024 235 1260 207360 34.4367 13.5455 450.778 419.002 917.952 918.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1380 6.4e-05 4096 270 2340 271680 72.3808 55.7059 3114.05 1675.93 4918.18 4918.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1010 0.001024 2048 80 480 18000 1.472 13.609 101.393 116.516 116.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 430 0.001024 512 102 240 7040 0.931616 0.358528 2.3808 13.0869 16.8851 16.9964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 660 0.000256 2048 230 5340 39680 13.555 6.97549 416.308 208.074 645.044 645.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1960 0.000256 1024 150 420 75040 3.4265 24.1234 105.525 133.119 133.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1480 3.2e-05 2048 80 840 603200 70.8135 56.1173 2435.01 1675.66 4237.71 4237.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1410 3.2e-05 2048 80 1140 600960 70.7314 56.2012 1340.64 1675.72 3143.4 3143.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 820 6.4e-05 1024 235 1260 207360 34.3607 13.5112 278.1 419.178 745.34 745.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1380 6.4e-05 4096 270 2340 271200 72.5828 55.7199 2745.29 1675.78 4549.5 4549.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1010 0.001024 2048 80 480 18000 1.47456 11.0817 101.544 114.143 114.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 430 0.001024 512 102 240 6720 0.944256 0.449376 2.26301 13.3953 17.2151 17.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 660 0.000256 2048 230 5340 39360 13.6917 7.02704 338.213 209.311 568.377 568.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1960 0.000256 1024 150 420 75000 3.42918 19.8826 104.958 128.314 128.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1480 3.2e-05 2048 80 840 602880 70.9218 56.1254 2443.83 1676.69 4247.68 4247.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1410 3.2e-05 2048 80 1140 600480 70.946 56.0906 1100.32 1676.75 2904.21 2904.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 820 6.4e-05 1024 235 1260 203520 34.7221 13.5084 224.289 419.795 692.497 692.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1380 6.4e-05 4096 270 2340 271360 72.3694 55.5993 2675.37 1675.86 4479.32 4479.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1010 0.001024 2048 80 480 17920 1.46963 9.90947 101.386 112.807 112.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 430 0.001024 512 102 240 6400 0.95424 0.361984 2.1223 13.1369 16.703 16.8141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 660 0.000256 2048 230 5340 38400 13.521 7.04454 279.418 206.525 506.64 506.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1960 0.000256 1024 150 420 74880 3.42458 16.9749 104.731 125.174 125.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1480 3.2e-05 2048 80 840 602880 70.6332 55.9908 2746.48 1676.05 4549.26 4549.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1410 3.2e-05 2048 80 1140 600960 70.6007 56.0165 931.937 1675.52 2734.18 2734.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 820 6.4e-05 1024 235 1260 204800 34.6632 13.496 191.896 419.105 659.349 659.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1380 6.4e-05 4096 270 2340 271680 72.4127 55.6913 3488.67 1676.98 5293.86 5293.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1010 0.001024 2048 80 480 18048 1.46682 20.1054 101.464 123.081 123.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 430 0.001024 512 102 240 7296 0.924416 0.356928 1.69312 13.0711 16.1728 16.2829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 660 0.000256 2048 230 5340 40320 13.6046 7.04374 622.011 209.463 852.258 852.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1960 0.000256 1024 150 420 75072 3.42835 35.7677 104.919 144.157 144.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1480 3.2e-05 2048 80 840 603456 70.6282 56.1007 1466.82 1676.79 3270.45 3270.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1410 3.2e-05 2048 80 1140 601152 70.7152 56.1151 1984.92 1681.05 3792.91 3793.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 820 6.4e-05 1024 235 1260 207360 34.3267 13.531 415.099 418.579 881.72 881.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1380 6.4e-05 4096 270 2340 271488 72.2532 55.5995 2186.1 1676.28 3990.35 3990.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1010 0.001024 2048 80 480 17952 1.46637 12.5606 101.345 115.416 115.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 430 0.001024 512 102 240 6912 0.938944 0.359392 1.29904 13.1062 15.8263 15.9382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 660 0.000256 2048 230 5340 39936 13.5502 6.98938 385.847 208.689 615.214 615.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1960 0.000256 1024 150 420 74976 3.42227 22.4375 104.867 130.766 130.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1480 3.2e-05 2048 80 840 603264 70.5117 55.9923 923.486 1677.74 2727.84 2727.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1410 3.2e-05 2048 80 1140 600960 70.5945 56.1225 1245.25 1677.03 3049.1 3049.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 820 6.4e-05 1024 235 1260 205824 34.2018 13.4781 258.497 416.636 722.997 723.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1380 6.4e-05 4096 270 2340 271296 72.4439 55.6671 1796.61 1676.56 3601.39 3601.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1010 0.001024 2048 80 480 17856 1.46381 10.5079 100.156 112.17 112.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 430 0.001024 512 102 240 5760 0.930048 0.347072 1.05539 12.6237 15.0825 15.1907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 660 0.000256 2048 230 5340 39168 13.5511 6.9656 311.182 207.834 539.671 539.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1960 0.000256 1024 150 420 74880 3.42237 18.3337 104.801 126.602 126.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1480 3.2e-05 2048 80 840 603072 70.6123 56.1644 754.551 1676.12 2557.55 2557.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1410 3.2e-05 2048 80 1140 600768 70.7759 56.2217 1023.41 1679.37 2829.87 2829.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 820 6.4e-05 1024 235 1260 202752 34.3164 13.3958 208.649 414.642 671.188 671.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1380 6.4e-05 4096 270 2340 271104 72.3521 55.6155 1622.79 1673.14 3424 3424.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1010 0.001024 2048 80 480 17856 1.46896 9.06854 101.291 111.874 111.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 430 0.001024 512 102 240 6144 0.916512 0.348096 1.97376 12.6441 16.0069 16.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 660 0.000256 2048 230 5340 38400 13.5306 6.92838 276.27 206.582 503.436 503.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1960 0.000256 1024 150 420 74880 3.42627 16.7158 104.766 124.951 125.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1480 3.2e-05 2048 80 840 602880 71.0125 56.0005 2119.41 1674.62 3921.14 3921.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1410 3.2e-05 2048 80 1140 600576 70.77 55.9626 920.116 1674.73 2721.68 2721.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 820 6.4e-05 1024 235 1260 202752 34.0294 13.3346 187.74 412.243 647.533 647.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1380 6.4e-05 4096 270 2340 270720 72.5475 55.6948 2158 1674.48 3960.84 3960.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1010 0.001024 2048 80 480 17760 1.46813 8.20589 100.114 109.83 109.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 430 0.001024 512 102 240 5760 0.972256 0.362208 2.01315 13.1916 16.667 16.8675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 660 0.000256 2048 230 5340 38400 13.5609 6.95277 239.523 206.709 466.876 466.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1960 0.000256 1024 150 420 74880 3.42608 14.5203 104.833 122.822 122.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1480 3.2e-05 2048 80 840 601920 71.0456 56.1254 2100.17 1674.49 3901.95 3902.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1410 3.2e-05 2048 80 1140 600000 70.7914 56.2504 799.304 1673.9 2600.34 2600.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 820 6.4e-05 1024 235 1260 199680 34.4607 13.3351 161.364 412.326 621.676 621.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1380 6.4e-05 4096 270 2340 271488 72.5906 55.7364 3336.05 1676.6 5141.09 5141.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1010 0.001024 2048 80 480 18032 1.47405 18.7562 101.451 121.723 121.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 430 0.001024 512 102 240 7168 0.935136 0.360448 1.52125 13.1225 16.0616 16.1747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 660 0.000256 2048 230 5340 40320 13.668 7.03686 594.304 209.585 824.728 824.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1960 0.000256 1024 150 420 75040 3.42221 33.9565 104.898 142.319 142.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1480 3.2e-05 2048 80 840 603456 70.8112 56.2474 1401.38 1676.88 3205.42 3205.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1410 3.2e-05 2048 80 1140 600992 70.8998 56.1802 1896.61 1676.91 3700.7 3700.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 820 6.4e-05 1024 235 1260 206080 34.5357 13.7605 390.3 418.641 857.422 857.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1380 6.4e-05 4096 270 2340 271488 72.4144 55.6678 2120.95 1675.14 3924.29 3924.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1010 0.001024 2048 80 480 17920 1.47213 12.1692 100.201 113.886 113.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 430 0.001024 512 102 240 6272 0.934496 0.35568 1.13462 12.8482 15.3983 15.5081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 660 0.000256 2048 230 5340 40320 13.6296 7.04102 377.7 209.452 607.961 608.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1960 0.000256 1024 150 420 74928 3.42378 21.5777 104.732 129.777 129.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1480 3.2e-05 2048 80 840 603008 70.6768 56.0369 891.73 1674.78 2701 2701.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1410 3.2e-05 2048 80 1140 600768 70.7513 56.3297 1205.29 1677.97 3010.44 3010.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 820 6.4e-05 1024 235 1260 204288 34.703 13.5243 245.209 418.325 711.944 712.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1380 6.4e-05 4096 270 2340 270816 72.6554 55.7537 1780.28 1674.64 3583.44 3583.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1010 0.001024 2048 80 480 17808 1.46458 10.3855 100.096 111.992 112.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 430 0.001024 512 102 240 6720 0.929344 0.354304 1.21286 12.8988 15.5159 15.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 660 0.000256 2048 230 5340 40320 13.6907 7.04922 315.595 209.806 546.281 546.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1960 0.000256 1024 150 420 74928 3.42058 18.2796 104.904 126.646 126.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1480 3.2e-05 2048 80 840 602784 70.8446 56.0991 755.116 1675.93 2558.09 2558.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1410 3.2e-05 2048 80 1140 600096 70.995 56.1987 1018.04 1677.59 2822.93 2823.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 820 6.4e-05 1024 235 1260 204288 34.7697 13.5473 207.682 418.791 674.974 675.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1380 6.4e-05 4096 270 2340 270592 72.3358 55.626 1563.95 1673.29 3365.32 3365.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1010 0.001024 2048 80 480 17696 1.4599 9.29344 99.8953 110.691 110.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 430 0.001024 512 102 240 5376 0.909248 0.341248 1.15808 12.3243 14.8614 14.9715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 660 0.000256 2048 230 5340 39424 13.5242 6.95885 271.393 207.42 499.434 499.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1960 0.000256 1024 150 420 74816 3.42426 16.1821 104.725 124.374 124.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1480 3.2e-05 2048 80 840 603008 70.4716 55.9718 663.229 1675.03 2464.82 2464.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1410 3.2e-05 2048 80 1140 600320 70.7268 56.0968 894.83 1676.84 2698.6 2698.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 820 6.4e-05 1024 235 1260 200704 34.4434 13.368 179.263 413.658 640.922 641.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1380 6.4e-05 4096 270 2340 269920 72.7081 55.7076 1386.55 1673.19 3188.27 3188.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1010 0.001024 2048 80 480 17640 1.45818 8.20224 99.9565 109.659 109.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 430 0.001024 512 102 240 4480 0.938176 0.342016 1.03808 12.3785 14.8201 14.9286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 660 0.000256 2048 230 5340 38080 13.5159 6.91459 231.959 205.34 457.865 457.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1960 0.000256 1024 150 420 74760 3.42221 14.4565 104.853 122.772 122.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1480 3.2e-05 2048 80 840 602560 71.3767 56.0824 1994.15 1675.39 3797.11 3797.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1410 3.2e-05 2048 80 1140 599200 71.0308 56.1378 798.201 1677.04 2602.52 2602.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 820 6.4e-05 1024 235 1260 197120 34.326 13.3097 156.177 409.413 613.409 613.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1380 6.4e-05 4096 270 2340 271616 72.375 55.6254 3176.13 1676.99 4981.24 4981.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1010 0.001024 2048 80 480 18048 1.47328 18.3565 101.522 121.394 121.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 430 0.001024 512 102 240 7168 0.943936 0.363008 1.51312 13.26 16.2056 16.3144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 660 0.000256 2048 230 5340 39936 13.6029 7.01101 538.354 209.202 768.305 768.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1960 0.000256 1024 150 420 75072 3.42682 32.5939 104.962 141.027 141.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1480 3.2e-05 2048 80 840 603648 70.5653 56.0035 1334.13 1679.22 3140.03 3140.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1410 3.2e-05 2048 80 1140 601088 70.6855 55.9766 1807.37 1682.2 3616.34 3616.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 820 6.4e-05 1024 235 1260 206848 34.2809 13.5034 371.996 418.013 837.975 838.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1380 6.4e-05 4096 270 2340 271360 72.4942 55.6181 2172 1676.98 3977.21 3977.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1010 0.001024 2048 80 480 17920 1.47046 12.4334 101.343 115.289 115.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 430 0.001024 512 102 240 6144 0.922112 0.346816 1.10483 12.6118 15.1099 15.2184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 660 0.000256 2048 230 5340 39936 13.6381 7.02426 359.221 209.383 589.397 589.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1960 0.000256 1024 150 420 75008 3.43206 22.1618 104.952 130.589 130.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1480 3.2e-05 2048 80 840 603136 70.6164 56.0403 911.488 1676.59 2714.84 2714.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1410 3.2e-05 2048 80 1140 600576 70.7002 56.0349 1236.56 1676.7 3040.09 3040.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 820 6.4e-05 1024 235 1260 204800 34.5212 13.8691 247.769 418.012 714.353 714.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1380 6.4e-05 4096 270 2340 271104 72.3455 55.6052 1800.37 1673.5 3601.95 3602.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1010 0.001024 2048 80 480 17856 1.46262 9.90691 101.302 112.718 112.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 430 0.001024 512 102 240 6144 0.925664 0.350272 1.11411 12.647 15.1624 15.2738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 660 0.000256 2048 230 5340 38400 13.5386 6.93043 285.795 206.624 513.026 513.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1960 0.000256 1024 150 420 74880 3.42003 18.6252 104.788 126.876 126.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1480 3.2e-05 2048 80 840 602880 70.5905 55.9653 755.247 1675 2556.92 2557.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1410 3.2e-05 2048 80 1140 600576 70.7056 56.0706 1025.99 1674.99 2827.86 2827.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 820 6.4e-05 1024 235 1260 202752 34.0287 14.1844 203.76 412.335 664.491 664.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1380 6.4e-05 4096 270 2340 270336 72.2621 55.5643 1663.69 1671.4 3463.03 3463.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1010 0.001024 2048 80 480 17664 1.46227 9.93114 99.9166 111.353 111.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 430 0.001024 512 102 240 6144 0.923328 0.34816 1.29443 12.6936 15.3848 15.5017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 660 0.000256 2048 230 5340 38912 13.7499 7.03549 258.122 209.581 488.628 488.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1960 0.000256 1024 150 420 74752 3.42243 17.3622 104.719 125.548 125.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1480 3.2e-05 2048 80 840 603136 70.5016 55.9882 704.154 1676.17 2506.93 2507.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1410 3.2e-05 2048 80 1140 600064 70.7458 56.1234 950.804 1676.15 2753.93 2754.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 820 6.4e-05 1024 235 1260 204800 34.5587 13.5077 188.879 417.992 655.126 655.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1380 6.4e-05 4096 270 2340 270080 72.2415 55.5462 1514.77 1671.48 3314.15 3314.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1010 0.001024 2048 80 480 17600 1.45818 8.8112 99.9551 110.268 110.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 430 0.001024 512 102 240 5120 0.924608 0.342016 1.18243 12.3994 14.976 15.0856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 660 0.000256 2048 230 5340 38400 13.5655 6.95174 234.812 207.147 462.62 462.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1960 0.000256 1024 150 420 74560 3.41696 15.4422 104.619 123.521 123.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1480 3.2e-05 2048 80 840 602880 70.5363 56.0241 640.745 1677.43 2444.83 2444.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1410 3.2e-05 2048 80 1140 600320 70.6543 56.023 865.62 1677.43 2669.83 2669.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 820 6.4e-05 1024 235 1260 194560 35.0373 13.3407 164.427 412.842 625.833 625.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1380 6.4e-05 4096 270 2368 270976 72.5037 55.6052 3107.39 1677.51 4913.13 4913.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1010 0.001024 2048 80 512 17984 1.47603 16.4065 101.515 119.44 119.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 430 0.001024 512 102 256 6656 0.95456 0.363872 1.7295 13.2381 16.4122 16.5212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 660 0.000256 2048 230 5312 40704 13.5826 7.05114 487.894 209.807 718.466 718.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1960 0.000256 1024 150 384 75360 3.42941 25.3982 104.963 133.832 133.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1480 3.2e-05 2048 80 832 603904 71.0928 56.0553 2074.36 1678.34 3879.96 3880.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1410 3.2e-05 2048 80 1152 602624 70.6846 56.1664 1553.26 1681.87 3362.09 3362.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 820 6.4e-05 1024 235 1280 209920 34.1283 13.4949 329.816 419.341 796.968 797.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1380 6.4e-05 4096 270 2368 270848 72.5673 55.6349 2366.98 1676.87 4172.18 4172.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1010 0.001024 2048 80 512 17920 1.47062 10.4714 101.423 113.409 113.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 430 0.001024 512 102 256 6656 0.95616 0.363328 1.64826 13.2589 16.3545 16.4639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 660 0.000256 2048 230 5312 40448 13.5489 7.03488 310.236 209.187 540.132 540.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1960 0.000256 1024 150 384 75328 3.43238 40.9019 104.959 149.336 149.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1480 3.2e-05 2048 80 832 603904 71.3005 56.0075 2069.53 1677.31 3874.27 3874.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1410 3.2e-05 2048 80 1152 602624 71.2514 55.99 2396.06 1677.47 4200.88 4200.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 820 6.4e-05 1024 235 1280 208896 34.0783 13.484 210.866 417.977 676.591 676.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1380 6.4e-05 4096 270 2368 270720 72.4785 55.5991 2110.53 1676.08 3914.8 3914.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1010 0.001024 2048 80 512 17856 1.4695 8.85133 101.331 111.695 111.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 430 0.001024 512 102 256 6144 0.955488 0.36096 1.72166 13.1054 16.2701 16.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 660 0.000256 2048 230 5312 39936 13.5421 6.98528 253.319 208.617 482.597 482.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1960 0.000256 1024 150 384 75264 3.42358 40.8295 105.376 149.673 149.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1480 3.2e-05 2048 80 832 603648 71.0317 56.0395 2069.9 1676.8 3873.91 3874.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1410 3.2e-05 2048 80 1152 602496 71.1094 56.0026 2360.56 1676.89 4164.66 4164.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 820 6.4e-05 1024 235 1280 205824 34.1942 13.4429 173.745 416.85 638.413 638.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1380 6.4e-05 4096 270 2368 270848 72.6039 55.6239 1957.41 1677.21 3762.96 3763.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1010 0.001024 2048 80 512 17792 1.46637 7.80637 100.201 109.515 109.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 430 0.001024 512 102 256 5120 0.941408 0.346112 1.52118 12.6161 15.5485 15.6605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 660 0.000256 2048 230 5312 39936 13.6335 7.02368 219.239 209.354 449.382 449.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1960 0.000256 1024 150 384 75264 3.42835 41.352 104.955 149.778 149.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1480 3.2e-05 2048 80 832 603648 71.1768 56.0155 2062.53 1676.73 3866.57 3866.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1410 3.2e-05 2048 80 1152 602112 71.2806 55.9647 2731.67 1676.75 4535.77 4535.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 820 6.4e-05 1024 235 1280 208896 34.0874 13.4978 151.587 420.482 619.855 619.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1380 6.4e-05 4096 270 2368 270880 72.756 55.7213 3693.1 1676.84 5498.53 5498.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1010 0.001024 2048 80 512 18000 1.47661 21.9461 101.577 125.044 125.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 430 0.001024 512 102 256 6400 0.949024 0.360032 1.65082 13.0766 16.1629 16.2742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 660 0.000256 2048 230 5312 40640 13.6655 7.05072 656.031 209.828 886.715 886.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1960 0.000256 1024 150 384 75320 3.42426 34.3539 104.922 142.743 142.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1480 3.2e-05 2048 80 832 604000 70.9502 56.2217 2490.25 1677.73 4295.27 4295.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1410 3.2e-05 2048 80 1152 602720 70.867 56.1247 2065.98 1677.55 3870.63 3870.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 820 6.4e-05 1024 235 1280 209920 34.2325 13.5453 446.583 421.522 916.078 916.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1380 6.4e-05 4096 270 2368 270720 72.5484 55.6892 2245.58 1675.8 4049.74 4049.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1010 0.001024 2048 80 512 17920 1.46938 13.7411 101.427 116.68 116.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 430 0.001024 512 102 256 6400 0.94928 0.3584 2.24829 13.0871 16.7648 16.8777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 660 0.000256 2048 230 5312 39680 13.5589 6.97558 390.96 208.047 619.668 619.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1960 0.000256 1024 150 384 75280 3.42218 21.0806 104.835 129.38 129.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1480 3.2e-05 2048 80 832 603520 70.8345 56.135 2284.42 1675.4 4086.9 4087.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1410 3.2e-05 2048 80 1152 602240 70.73 56.0332 1256.68 1675.57 3059.11 3059.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 820 6.4e-05 1024 235 1280 209920 34.1811 13.5331 274.184 419.058 741.143 741.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1380 6.4e-05 4096 270 2368 270240 72.7393 55.7263 2627.32 1675.74 4431.65 4431.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1010 0.001024 2048 80 512 17880 1.47213 11.2296 101.476 114.221 114.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 430 0.001024 512 102 256 5760 0.96832 0.359136 2.02669 13.1249 16.6045 16.7171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 660 0.000256 2048 230 5312 40320 13.6349 7.02874 329.836 209.289 559.923 560.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1960 0.000256 1024 150 384 75240 3.42035 17.3991 104.931 125.794 125.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1480 3.2e-05 2048 80 832 603360 70.9909 56.0945 2293.65 1676.66 4097.51 4097.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1410 3.2e-05 2048 80 1152 601920 70.9379 56.1009 1039.33 1676.75 2843.23 2843.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 820 6.4e-05 1024 235 1280 207360 34.336 13.5081 222.779 417.785 688.594 688.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1380 6.4e-05 4096 270 2368 270720 72.4307 55.6048 2400.53 1677.69 4206.38 4206.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1010 0.001024 2048 80 512 17760 1.46966 10.2482 100.205 111.968 112.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 430 0.001024 512 102 256 6400 0.953664 0.360928 2.18051 13.1616 16.784 16.8952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 660 0.000256 2048 230 5312 38400 13.5042 6.99837 268.606 206.856 496.094 496.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1960 0.000256 1024 150 384 75200 3.42282 14.9893 104.935 123.391 123.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1480 3.2e-05 2048 80 832 603520 70.6975 55.9757 2597.26 1677.21 4401.25 4401.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1410 3.2e-05 2048 80 1152 602240 70.5679 56.0047 900.017 1677.22 2703.91 2704.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 820 6.4e-05 1024 235 1280 209920 34.1316 13.4963 194.872 419.563 662.252 662.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1380 6.4e-05 4096 270 2368 270400 72.7644 55.745 2443.18 1674.34 4246.15 4246.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1010 0.001024 2048 80 512 17800 1.4736 9.04144 101.417 111.973 112.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 430 0.001024 512 102 256 6400 0.957856 0.362912 2.38963 13.1658 16.9998 17.1128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 660 0.000256 2048 230 5312 38400 13.592 7.00598 247.304 206.619 474.65 474.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1960 0.000256 1024 150 384 75000 3.4217 57.6106 104.603 165.68 165.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1480 3.2e-05 2048 80 832 603200 70.9615 56.1951 2720.92 1677.39 4525.57 4525.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1410 3.2e-05 2048 80 1152 602400 71.0714 56.1362 3111.32 1679.53 4918.17 4918.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 820 6.4e-05 1024 235 1280 204800 33.9554 13.3472 173.826 413.87 635.183 635.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1380 6.4e-05 4096 270 2368 270912 72.5061 55.6786 3398.43 1676.25 5202.98 5203.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1010 0.001024 2048 80 512 17952 1.46864 20.4536 101.431 123.397 123.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 430 0.001024 512 102 256 6144 0.953888 0.36 1.40096 13.0727 15.9167 16.0273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 660 0.000256 2048 230 5312 40320 13.6096 7.07898 599.863 209.358 830.047 830.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1960 0.000256 1024 150 384 75312 3.42253 31.8273 105.557 140.849 140.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1480 3.2e-05 2048 80 832 603648 70.6473 56.17 1387.66 1675.88 3190.47 3190.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1410 3.2e-05 2048 80 1152 602496 70.6604 56.1504 1906.6 1679.35 3712.87 3712.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 820 6.4e-05 1024 235 1280 208896 34.1847 13.5332 413.152 418.372 879.432 879.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1380 6.4e-05 4096 270 2368 270720 72.3748 55.6052 2118.02 1675.09 3921.21 3921.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1010 0.001024 2048 80 512 17856 1.46842 12.9656 101.296 115.774 115.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 430 0.001024 512 102 256 6144 0.95584 0.360448 1.05203 13.0998 15.5962 15.7077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 660 0.000256 2048 230 5312 39936 13.5585 7.01629 370.392 208.433 599.538 599.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1960 0.000256 1024 150 384 75264 3.42272 19.925 104.846 128.239 128.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1480 3.2e-05 2048 80 832 603648 70.5218 56.0202 871.732 1675.79 2674.18 2674.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1410 3.2e-05 2048 80 1152 602496 70.5492 55.988 1193.94 1675.8 2996.39 2996.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 820 6.4e-05 1024 235 1280 205824 34.1826 13.4539 255.873 419.734 723.431 723.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1380 6.4e-05 4096 270 2368 270720 72.4971 55.6701 1745.64 1676.69 3550.61 3550.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1010 0.001024 2048 80 512 17856 1.46966 10.6639 101.469 113.646 113.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 430 0.001024 512 102 256 4608 0.952032 0.34816 0.901312 12.6278 14.954 15.0671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 660 0.000256 2048 230 5312 39168 13.5537 6.96166 298.267 207.705 526.624 526.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1960 0.000256 1024 150 384 75168 3.42019 16.3878 104.854 124.707 124.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1480 3.2e-05 2048 80 832 603072 70.6461 56.0456 713.078 1677.1 2516.98 2517.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1410 3.2e-05 2048 80 1152 601920 70.7775 56.0437 976.344 1676.25 2779.53 2779.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 820 6.4e-05 1024 235 1280 202752 34.3041 13.4192 206.052 417.771 671.737 671.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1380 6.4e-05 4096 270 2368 270336 72.5065 55.6053 1553.38 1673.63 3355.24 3355.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1010 0.001024 2048 80 512 17664 1.46147 9.14003 99.9853 110.629 110.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 430 0.001024 512 102 256 4608 0.9528 0.348128 1.06182 12.6479 15.1387 15.2512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 660 0.000256 2048 230 5312 38400 13.5369 6.94 261.953 206.632 489.196 489.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1960 0.000256 1024 150 384 75072 3.42016 14.4753 104.705 122.643 122.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1480 3.2e-05 2048 80 832 602880 70.9408 55.98 1999.75 1675.04 3801.82 3801.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1410 3.2e-05 2048 80 1152 602112 70.7157 55.9876 866.048 1675.14 2667.99 2668.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 820 6.4e-05 1024 235 1280 202752 34.0335 13.3355 181.618 412.349 641.522 641.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1380 6.4e-05 4096 270 2368 269760 72.6247 55.6735 2065.56 1676.01 3869.99 3870.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1010 0.001024 2048 80 512 17760 1.47494 8.39776 101.464 111.379 111.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 430 0.001024 512 102 256 5760 0.971616 0.36432 2.0551 13.2037 16.7198 16.8282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 660 0.000256 2048 230 5312 38400 13.5591 6.94477 230.917 206.905 458.455 458.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1960 0.000256 1024 150 384 75120 3.42387 12.7877 105.402 121.656 121.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1480 3.2e-05 2048 80 832 602880 70.8732 56.0579 2001.09 1675.31 3803.44 3803.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1410 3.2e-05 2048 80 1152 600960 70.7589 56.0229 767.068 1675.39 2569.35 2569.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 820 6.4e-05 1024 235 1280 199680 34.4841 13.3304 158.868 412.761 619.629 619.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1380 6.4e-05 4096 270 2368 270816 72.7473 55.734 3199.96 1675.18 5003.75 5003.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1010 0.001024 2048 80 512 17976 1.4769 19.1821 101.505 122.207 122.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 430 0.001024 512 102 256 6272 0.955552 0.360224 1.42205 13.1134 15.9773 16.0846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 660 0.000256 2048 230 5312 40320 13.6623 7.0799 563.246 209.329 793.47 793.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1960 0.000256 1024 150 384 75320 3.42381 29.6697 104.841 137.977 138.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1480 3.2e-05 2048 80 832 603680 70.814 56.2012 1296.48 1676.61 3100.22 3100.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1410 3.2e-05 2048 80 1152 602336 70.8511 56.1336 1783.96 1675.5 3586.55 3586.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 820 6.4e-05 1024 235 1280 207872 34.3449 13.5425 382.75 418.299 849.121 849.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1380 6.4e-05 4096 270 2368 270592 72.5599 55.6769 2037.5 1676.89 3842.75 3842.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1010 0.001024 2048 80 512 17920 1.47638 12.3062 101.556 115.379 115.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 430 0.001024 512 102 256 5376 0.955104 0.353824 0.99408 12.8617 15.2908 15.4028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 660 0.000256 2048 230 5312 40320 13.6232 7.0593 359.047 209.677 589.543 589.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1960 0.000256 1024 150 384 75264 3.42454 19.1794 104.944 127.591 127.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1480 3.2e-05 2048 80 832 603456 70.6867 56.1234 835.356 1676.53 2638.81 2638.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1410 3.2e-05 2048 80 1152 602112 70.7549 56.1816 1144.78 1676.64 2948.45 2948.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 820 6.4e-05 1024 235 1280 207872 34.2785 13.5278 243.552 418.749 710.298 710.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1380 6.4e-05 4096 270 2368 270144 72.7961 55.7445 1720.68 1673.39 3522.72 3522.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1010 0.001024 2048 80 512 17808 1.46838 10.537 101.362 113.409 113.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 430 0.001024 512 102 256 5376 0.960128 0.354464 1.0263 12.8898 15.3577 15.4685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 660 0.000256 2048 230 5312 40320 13.6913 7.05389 302.374 209.654 532.915 533.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1960 0.000256 1024 150 384 75096 3.42426 16.1288 104.703 124.298 124.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1480 3.2e-05 2048 80 832 602784 70.8129 56.1193 703.697 1674.83 2505.57 2505.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1410 3.2e-05 2048 80 1152 601440 70.9119 56.0921 966.067 1674.68 2767.86 2767.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 820 6.4e-05 1024 235 1280 204288 34.7631 13.5479 204.042 418.487 671.028 671.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1380 6.4e-05 4096 270 2368 269696 72.4481 55.6032 1510.39 1673.96 3312.52 3312.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1010 0.001024 2048 80 512 17696 1.46554 9.50243 100.167 111.177 111.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 430 0.001024 512 102 256 3584 0.950176 0.341824 0.948832 12.3236 14.6882 14.8009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 660 0.000256 2048 230 5312 39424 13.5138 6.95142 259.238 207.433 487.273 487.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1960 0.000256 1024 150 384 75040 3.42352 14.1991 104.72 122.387 122.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1480 3.2e-05 2048 80 832 603008 70.4848 56.0963 621.749 1675.7 2424.14 2424.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1410 3.2e-05 2048 80 1152 602112 70.6202 56.0124 851.67 1675.72 2654.13 2654.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 820 6.4e-05 1024 235 1280 200704 34.4449 13.3716 175.303 413.821 637.128 637.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1380 6.4e-05 4096 270 2368 269920 72.7001 55.7132 1351.98 1671.86 3152.36 3152.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1010 0.001024 2048 80 512 17640 1.46474 8.37632 100.159 110.045 110.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 430 0.001024 512 102 256 4480 0.9408 0.339968 1.0551 12.3647 14.8285 14.9356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 660 0.000256 2048 230 5312 38080 13.5325 6.91814 221.685 205.18 447.454 447.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1960 0.000256 1024 150 384 75040 3.4241 12.7261 104.795 120.989 121.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1480 3.2e-05 2048 80 832 602560 70.845 56.0906 562.844 1674.04 2363.93 2364.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1410 3.2e-05 2048 80 1152 601440 70.8372 56.1414 762.464 1674.03 2563.57 2563.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 820 6.4e-05 1024 235 1280 197120 34.3148 13.3003 153.481 409.092 610.377 610.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1380 6.4e-05 4096 270 2368 270848 72.4838 55.6087 3172.46 1675.54 4976.21 4976.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1010 0.001024 2048 80 512 17920 1.47293 18.8149 101.384 121.715 121.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 430 0.001024 512 102 256 6656 0.956576 0.363904 1.59907 13.2524 16.2996 16.4086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 660 0.000256 2048 230 5312 40448 13.5589 7.01645 540.719 209.029 770.458 770.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1960 0.000256 1024 150 384 75328 3.43078 29.6381 104.873 137.984 138.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1480 3.2e-05 2048 80 832 603904 70.5647 56.0781 1293.59 1676 3096.34 3096.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1410 3.2e-05 2048 80 1152 602624 70.6283 55.9619 1776.6 1676.29 3579.59 3579.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 820 6.4e-05 1024 235 1280 208896 34.0769 13.508 380.254 417.657 845.682 845.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1380 6.4e-05 4096 270 2368 270848 72.517 55.6126 2143.25 1675.61 3947.11 3947.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1010 0.001024 2048 80 512 17792 1.46349 12.9481 100.149 114.604 114.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 430 0.001024 512 102 256 5120 0.94128 0.346112 1.12829 12.6119 15.1532 15.2604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 660 0.000256 2048 230 5312 39936 13.6351 7.02006 347.077 209.158 577.026 577.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1960 0.000256 1024 150 384 75264 3.43056 19.7959 104.865 128.134 128.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1480 3.2e-05 2048 80 832 603648 70.6391 55.9868 875.125 1675.2 2677.06 2677.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1410 3.2e-05 2048 80 1152 602112 70.6349 55.9761 1201.06 1675.27 3003.05 3003.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 820 6.4e-05 1024 235 1280 208896 34.066 13.5025 252.512 417.669 717.94 718.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1380 6.4e-05 4096 270 2368 270336 72.5055 55.6039 1772.46 1673.81 3574.49 3574.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1010 0.001024 2048 80 512 17664 1.46032 10.3875 99.9887 111.878 111.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 430 0.001024 512 102 256 4608 0.9552 0.350016 1.11056 12.6514 15.1936 15.3046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 660 0.000256 2048 230 5312 38400 13.5357 6.98131 274.911 206.655 502.22 502.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1960 0.000256 1024 150 384 75072 3.42218 16.5478 104.724 124.737 124.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1480 3.2e-05 2048 80 832 602880 70.607 55.964 721.769 1675.28 2523.73 2523.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1410 3.2e-05 2048 80 1152 602112 70.722 56.0011 994.705 1675.28 2796.81 2796.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 820 6.4e-05 1024 235 1280 202752 34.034 13.3434 203.419 412.401 663.387 663.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1380 6.4e-05 4096 270 2368 269312 72.4729 55.5738 1629.46 1672.5 3430.12 3430.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1010 0.001024 2048 80 512 17664 1.46416 10.11 100.198 111.814 111.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 430 0.001024 512 102 256 4096 0.971552 0.350016 1.07174 12.6997 15.2163 15.3279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 660 0.000256 2048 230 5312 38912 13.7331 7.03696 249.243 209.696 479.847 479.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1960 0.000256 1024 150 384 75008 3.41971 15.1639 104.784 123.409 123.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1480 3.2e-05 2048 80 832 603136 70.5209 56.0185 668.202 1677.09 2471.95 2472.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1410 3.2e-05 2048 80 1152 602112 70.5972 56.1439 918.341 1677.1 2722.29 2722.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 820 6.4e-05 1024 235 1280 204800 34.5382 13.512 188.299 418.221 654.758 654.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1380 6.4e-05 4096 270 2368 268800 72.4808 55.5578 1495.53 1671.33 3295.01 3295.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1010 0.001024 2048 80 512 17600 1.46432 9.21034 100.198 110.914 110.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 430 0.001024 512 102 256 5120 0.925344 0.341888 1.23072 12.4012 15.0228 15.1306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 660 0.000256 2048 230 5312 38400 13.5652 6.97178 228.611 207.127 456.412 456.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1960 0.000256 1024 150 384 74880 3.4223 14.0978 104.696 122.26 122.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1480 3.2e-05 2048 80 832 602880 70.5485 56.1892 614.155 1677.28 2418.29 2418.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1410 3.2e-05 2048 80 1152 601600 70.5671 56.0251 841.632 1677.28 2645.61 2645.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 820 6.4e-05 1024 235 1280 204800 33.851 13.3548 172.962 412.813 633.174 633.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1380 6.4e-05 4096 270 2368 270336 72.4941 55.6012 1427.99 1675.79 3231.99 3232.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1010 0.001024 2048 80 512 17280 1.44384 8.90301 99.5129 109.903 109.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 430 0.001024 512 102 256 3072 0.999648 0.350176 1.31152 12.787 15.5716 15.6818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 660 0.000256 2048 230 5312 36864 13.7192 6.94272 202.375 207.293 430.464 430.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1960 0.000256 1024 150 384 74880 3.41779 13.7497 104.784 121.993 122.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1480 3.2e-05 2048 80 832 602112 70.6442 55.9846 584.783 1674.7 2386.22 2386.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1410 3.2e-05 2048 80 1152 600576 70.6662 55.9312 798.89 1674.7 2600.29 2600.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 820 6.4e-05 1024 235 1280 196608 34.7959 13.6417 155.852 412.965 617.438 617.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1380 6.4e-05 4096 270 2432 270592 72.8145 55.6713 5237.25 1677.19 7043.04 7043.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1010 0.001024 2048 80 512 18016 1.47565 16.3594 101.548 119.427 119.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 430 0.001024 512 102 256 6656 0.953312 0.362784 1.94806 13.2321 16.6245 16.7387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 660 0.000256 2048 230 5376 40576 13.6156 7.04301 488.041 209.818 718.65 718.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1960 0.000256 1024 150 384 75376 3.43254 40.3581 104.947 148.783 148.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1480 3.2e-05 2048 80 896 602368 71.3452 56.101 2447.98 1677.42 4252.96 4253.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1410 3.2e-05 2048 80 1152 600256 71.4948 56.1234 3099.32 1677.32 4904.37 4904.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 820 6.4e-05 1024 235 1280 200704 35.1934 13.6622 317.095 419.26 785.4 785.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1380 6.4e-05 4096 270 2432 270592 72.4616 55.5957 3458.61 1677.32 5264.11 5264.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1010 0.001024 2048 80 512 17984 1.47661 18.8699 101.507 121.897 121.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 430 0.001024 512 102 256 6656 0.954336 0.363424 1.87123 13.2385 16.5551 16.6684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 660 0.000256 2048 230 5376 40448 13.5899 7.03488 546.487 209.781 777.029 777.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1960 0.000256 1024 150 384 75360 3.43203 28.7337 104.952 137.164 137.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1480 3.2e-05 2048 80 896 602240 70.9285 56.038 2244.68 1677.24 4049 4049.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1410 3.2e-05 2048 80 1152 600192 70.6554 56.0058 1774.97 1677.41 3579.15 3579.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 820 6.4e-05 1024 235 1280 200704 35.1376 13.4988 360.801 419.298 828.923 829.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1380 6.4e-05 4096 270 2432 270336 72.581 55.6114 2495.05 1676.99 4300.35 4300.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1010 0.001024 2048 80 512 17920 1.46829 12.1944 101.429 115.136 115.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 430 0.001024 512 102 256 6656 0.958528 0.362976 1.85555 13.259 16.5657 16.6728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 660 0.000256 2048 230 5376 39936 13.6154 7.01715 348.397 209.359 578.521 578.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1960 0.000256 1024 150 384 75328 3.42547 18.5527 104.962 126.981 127.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1480 3.2e-05 2048 80 896 602112 71.0585 56.0271 2383.8 1677.44 4188.45 4188.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1410 3.2e-05 2048 80 1152 600064 70.7446 55.9962 1149.13 1677.57 2953.55 2953.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 820 6.4e-05 1024 235 1280 198656 35.2686 13.4849 232.579 418.011 699.535 699.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1380 6.4e-05 4096 270 2432 270336 72.4884 55.6108 2319.2 1674.63 4122.04 4122.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1010 0.001024 2048 80 512 17856 1.46938 9.74285 101.284 112.54 112.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 430 0.001024 512 102 256 6144 0.955296 0.360832 1.85574 13.0942 16.3915 16.5048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 660 0.000256 2048 230 5376 39936 13.5596 6.99853 284.457 208.462 513.609 513.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1960 0.000256 1024 150 384 75264 3.42086 15.4107 104.809 123.685 123.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1480 3.2e-05 2048 80 896 602112 71.0026 56.0809 2393.7 1676.34 4197.24 4197.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1410 3.2e-05 2048 80 1152 599808 71.0881 56.0005 2565.64 1678.68 4371.53 4371.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 820 6.4e-05 1024 235 1280 196608 35.2495 13.7272 186.865 416.22 652.255 652.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1380 6.4e-05 4096 270 2432 270336 72.6182 55.5971 2165.61 1675.91 3969.85 3969.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1010 0.001024 2048 80 512 17792 1.46637 9.39965 100.158 111.066 111.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 430 0.001024 512 102 256 5120 0.943232 0.349024 1.77747 12.6059 15.7986 15.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 660 0.000256 2048 230 5376 39936 13.6309 7.03715 254.676 209.197 484.669 484.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1960 0.000256 1024 150 384 75264 3.42874 42.8908 104.875 151.237 151.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1480 3.2e-05 2048 80 896 601600 71.2429 55.9728 2382.44 1675.51 4185.29 4185.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1410 3.2e-05 2048 80 1152 599552 71.0699 56.0851 2536.33 1675.52 4339.12 4339.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 820 6.4e-05 1024 235 1280 196608 35.506 13.4984 167.587 417.74 634.516 634.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1380 6.4e-05 4096 270 2432 270080 72.5487 55.6072 2075.86 1677.36 3881.49 3881.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1010 0.001024 2048 80 512 17760 1.46653 8.44595 100.196 110.152 110.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 430 0.001024 512 102 256 6400 0.952352 0.362496 2.16861 13.1533 16.7635 16.8714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 660 0.000256 2048 230 5376 38400 13.5243 7.01286 227.485 206.76 454.91 455.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1960 0.000256 1024 150 384 75200 3.42026 42.8972 104.914 151.275 151.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1480 3.2e-05 2048 80 896 601600 70.9722 56.1681 2392.91 1676.86 4197.04 4197.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1410 3.2e-05 2048 80 1152 599680 70.9403 56.0737 2524.91 1677.02 4329.06 4329.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 820 6.4e-05 1024 235 1280 199680 35.3259 13.4966 156.205 419.469 624.685 624.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1380 6.4e-05 4096 270 2432 269568 72.6307 55.6073 1976.4 1673.08 3777.83 3777.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1010 0.001024 2048 80 512 17664 1.46026 7.91286 99.9793 109.395 109.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 430 0.001024 512 102 256 4608 0.955136 0.348256 1.82304 12.6466 15.9008 16.0094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 660 0.000256 2048 230 5376 38400 13.5356 6.94179 208.122 206.568 435.296 435.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1960 0.000256 1024 150 384 75072 3.42198 42.7944 104.681 150.941 150.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1480 3.2e-05 2048 80 896 601344 71.1553 55.9596 2379.8 1675.2 4182.24 4182.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1410 3.2e-05 2048 80 1152 599040 71.2008 56.0093 2506.43 1676.17 4309.92 4310.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 820 6.4e-05 1024 235 1280 190464 35.5139 13.3177 138.296 412.226 599.55 599.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1380 6.4e-05 4096 270 2432 269696 72.4827 55.6072 1929.09 1673.71 3731 3731.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1010 0.001024 2048 80 512 17696 1.46893 7.2735 100.159 108.945 109.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 430 0.001024 512 102 256 3584 0.952032 0.3416 1.65533 12.3273 15.4017 15.5075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 660 0.000256 2048 230 5376 39424 13.5219 6.94067 201.279 207.459 429.329 429.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1960 0.000256 1024 150 384 75040 3.42163 42.9945 104.704 151.162 151.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1480 3.2e-05 2048 80 896 601216 71.0111 56.0677 2389.59 1675.44 4192.23 4192.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1410 3.2e-05 2048 80 1152 599424 71.0001 56.0292 2498.77 1675.56 4301.46 4301.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 820 6.4e-05 1024 235 1280 193536 35.2576 13.3499 131.634 413.751 594.178 594.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1380 6.4e-05 4096 270 2432 269312 72.5214 55.5629 1867.91 1671.11 3667.22 3667.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1010 0.001024 2048 80 512 17664 1.46653 7.8273 100.158 109.496 109.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 430 0.001024 512 102 256 4096 0.96912 0.348288 1.80515 12.6921 15.9401 16.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 660 0.000256 2048 230 5376 38912 13.7417 7.03206 188.108 209.671 418.682 418.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1960 0.000256 1024 150 384 75008 3.41846 42.4761 104.701 150.64 150.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1480 3.2e-05 2048 80 896 601088 71.084 56.006 2380.01 1675.86 4183.08 4183.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1410 3.2e-05 2048 80 1152 599040 71.2944 55.9972 2999.34 1676.02 4802.77 4802.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 820 6.4e-05 1024 235 1280 196608 35.5431 14.6221 127.651 417.92 595.92 596.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1380 6.4e-05 4096 270 2340 270592 72.6403 55.5973 4898.39 1673.65 6700.4 6700.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1010 0.001024 2048 80 480 17696 1.46138 6.38413 99.9096 107.796 107.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 430 0.001024 512 102 240 5376 0.909504 0.342336 1.46566 12.3271 15.1738 15.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 660 0.000256 2048 230 5340 39424 13.5207 6.97754 185.285 208.65 414.561 414.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1960 0.000256 1024 150 420 74816 3.42403 46.5923 104.746 154.805 154.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1480 3.2e-05 2048 80 840 603008 71.0702 56.0497 2227.61 1675.39 4030.23 4030.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1410 3.2e-05 2048 80 1140 600320 71.207 55.9628 2883.08 1675.55 4685.92 4686.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 820 6.4e-05 1024 235 1260 200704 34.4404 13.3509 120.899 413.74 582.618 582.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1380 6.4e-05 4096 270 2368 269696 72.6771 55.5981 4873.06 1673.32 6674.78 6674.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1010 0.001024 2048 80 512 17696 1.46685 6.66422 100.151 108.325 108.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 430 0.001024 512 102 256 3584 0.949856 0.34016 1.00378 12.3216 14.7461 14.8541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 660 0.000256 2048 230 5312 39424 13.5255 6.95296 181.114 207.355 409.072 409.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1960 0.000256 1024 150 384 75040 3.42112 41.4349 104.678 149.58 149.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1480 3.2e-05 2048 80 832 603008 71.0559 55.9834 2070.73 1675.32 3873.21 3873.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1410 3.2e-05 2048 80 1152 602112 71.2156 55.987 2743.84 1675.07 4546.23 4546.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 820 6.4e-05 1024 235 1280 200704 34.4458 13.3518 121.232 413.657 582.869 583.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1380 6.4e-05 4096 270 2350 271040 72.7476 55.7076 4950.15 1671.58 6750.3 6750.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1010 0.001024 2048 80 500 17640 1.46227 6.69629 100.075 108.276 108.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 430 0.001024 512 102 250 4480 0.933984 0.341728 1.2183 12.3697 14.9917 15.1012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 660 0.000256 2048 230 5350 38080 13.5271 6.94886 180.949 205.144 406.695 406.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1960 0.000256 1024 150 400 74760 3.42016 42.3363 104.559 150.359 150.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1480 3.2e-05 2048 80 850 601440 71.4946 56.0612 2155.08 1673.8 3956.54 3956.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1410 3.2e-05 2048 80 1150 600320 71.5996 56.0886 2805.92 1673.83 4607.56 4607.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 820 6.4e-05 1024 235 1250 197120 34.339 13.2854 119.641 409.009 576.462 576.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1380 6.4e-05 4096 270 2352 271040 72.7614 55.7077 4905.13 1672.97 6706.69 6706.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1010 0.001024 2048 80 480 17640 1.46576 6.38566 99.9543 107.85 107.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 430 0.001024 512 102 240 6720 0.887296 0.34336 1.78701 12.382 15.5264 15.6332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 660 0.000256 2048 230 5328 38080 13.5319 6.92515 178.657 205.317 404.567 404.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1960 0.000256 1024 150 384 75040 3.42426 43.5432 104.868 151.878 151.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1480 3.2e-05 2048 80 864 602560 71.5688 56.107 2202.04 1676.85 4006.67 4006.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1410 3.2e-05 2048 80 1152 600320 71.4859 56.1121 2823.35 1679.37 4630.43 4630.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 820 6.4e-05 1024 235 1248 197120 34.3283 13.2874 117.921 409.366 575.094 575.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1380 6.4e-05 4096 270 2336 272384 72.5689 55.6072 4835.49 1677.16 6640.94 6641.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1010 0.001024 2048 80 480 17920 1.46867 6.8649 101.343 109.722 109.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 430 0.001024 512 102 256 7168 0.890336 0.3512 1.88144 12.6139 15.8671 15.9764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 660 0.000256 2048 230 5312 39936 13.6383 7.05606 213.934 209.414 444.174 444.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1960 0.000256 1024 150 384 75264 3.42867 41.6945 104.954 150.123 150.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1480 3.2e-05 2048 80 832 604672 71.2606 56.0859 2039.42 1676.75 3843.63 3843.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1410 3.2e-05 2048 80 1120 602624 71.4415 56.0478 2678.65 1681.54 4487.8 4487.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 820 6.4e-05 1024 235 1248 208896 34.0799 13.4857 142.336 418.051 608.146 608.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1380 6.4e-05 4096 270 2336 270720 72.1784 55.56 6816.29 1672.62 8616.77 8616.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1010 0.001024 2048 80 480 17280 1.4471 9.83859 99.5306 110.859 110.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 430 0.001024 512 102 256 3840 0.818048 0.299008 1.28442 10.7949 13.3184 13.4287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 660 0.000256 2048 230 5312 38400 13.5922 6.94656 311.374 207.598 539.639 539.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1960 0.000256 1024 150 384 74880 3.42221 60.8743 104.933 169.274 169.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1480 3.2e-05 2048 80 832 602880 70.6549 56.0589 2788.34 1676.55 4591.72 4591.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1410 3.2e-05 2048 80 1120 600960 70.6881 56.077 3757.96 1676.52 5561.36 5561.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 820 6.4e-05 1024 235 1248 199680 34.4397 13.3222 205.436 413.117 666.504 666.651
