{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483071894325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483071894326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 12:24:54 2016 " "Processing started: Fri Dec 30 12:24:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483071894326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483071894326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off y86_ppl -c y86_ppl " "Command: quartus_map --read_settings_files=on --write_settings_files=off y86_ppl -c y86_ppl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483071894326 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1483071894625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_ppl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_ppl.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_ppl " "Found entity 1: y86_ppl" {  } { { "source/y86_ppl.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_ppl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071894672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_rom " "Found entity 1: y86_rom" {  } { { "source/y86_rom.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071894674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_regw.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_regw.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_regW " "Found entity 1: y86_regW" {  } { { "source/y86_regW.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regW.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071894676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_regm.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_regm.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_regM " "Found entity 1: y86_regM" {  } { { "source/y86_regM.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071894678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_regfile " "Found entity 1: y86_regfile" {  } { { "source/y86_regfile.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071894680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_regf.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_regf.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_regF " "Found entity 1: y86_regF" {  } { { "source/y86_regF.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071894682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_rege.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_rege.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_regE " "Found entity 1: y86_regE" {  } { { "source/y86_regE.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regE.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071894684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_regd.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_regd.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_regD " "Found entity 1: y86_regD" {  } { { "source/y86_regD.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regD.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071894687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_ram " "Found entity 1: y86_ram" {  } { { "source/y86_ram.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071894689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_memory " "Found entity 1: y86_memory" {  } { { "source/y86_memory.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071894691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_instmem " "Found entity 1: y86_instmem" {  } { { "source/y86_instmem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_instmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071894693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_fetch " "Found entity 1: y86_fetch" {  } { { "source/y86_fetch.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_fetch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071894695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_execute.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_execute " "Found entity 1: y86_execute" {  } { { "source/y86_execute.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_execute.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071894698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_define.v 0 0 " "Found 0 design units, including 0 entities, in source file source/y86_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_decode " "Found entity 1: y86_decode" {  } { { "source/y86_decode.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071894702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_datamem " "Found entity 1: y86_datamem" {  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071894704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_cpu " "Found entity 1: y86_cpu" {  } { { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071894707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_alu " "Found entity 1: y86_alu" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071894709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894709 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "zero_flag packed y86_alu.v(9) " "Verilog HDL Port Declaration warning at y86_alu.v(9): data type declaration for \"zero_flag\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1483071894712 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "zero_flag y86_alu.v(8) " "HDL info at y86_alu.v(8): see declaration for object \"zero_flag\"" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483071894712 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "signed_flag packed y86_alu.v(9) " "Verilog HDL Port Declaration warning at y86_alu.v(9): data type declaration for \"signed_flag\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1483071894712 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "signed_flag y86_alu.v(8) " "HDL info at y86_alu.v(8): see declaration for object \"signed_flag\"" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483071894712 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "overflow_flag packed y86_alu.v(9) " "Verilog HDL Port Declaration warning at y86_alu.v(9): data type declaration for \"overflow_flag\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1483071894712 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "overflow_flag y86_alu.v(8) " "HDL info at y86_alu.v(8): see declaration for object \"overflow_flag\"" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483071894712 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "y86_cpu " "Elaborating entity \"y86_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1483071894745 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stat y86_cpu.v(168) " "Verilog HDL Always Construct warning at y86_cpu.v(168): variable \"stat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1483071894749 "|y86_sim|y86_cpu:cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stat y86_cpu.v(165) " "Verilog HDL Always Construct warning at y86_cpu.v(165): inferring latch(es) for variable \"stat\", which holds its previous value in one or more paths through the always construct" {  } { { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1483071894749 "|y86_sim|y86_cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[0\] y86_cpu.v(165) " "Inferred latch for \"stat\[0\]\" at y86_cpu.v(165)" {  } { { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894750 "|y86_sim|y86_cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[1\] y86_cpu.v(165) " "Inferred latch for \"stat\[1\]\" at y86_cpu.v(165)" {  } { { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894750 "|y86_sim|y86_cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[2\] y86_cpu.v(165) " "Inferred latch for \"stat\[2\]\" at y86_cpu.v(165)" {  } { { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894750 "|y86_sim|y86_cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[3\] y86_cpu.v(165) " "Inferred latch for \"stat\[3\]\" at y86_cpu.v(165)" {  } { { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894750 "|y86_sim|y86_cpu:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_regF y86_regF:regF " "Elaborating entity \"y86_regF\" for hierarchy \"y86_regF:regF\"" {  } { { "source/y86_cpu.v" "regF" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_regD y86_regD:regD " "Elaborating entity \"y86_regD\" for hierarchy \"y86_regD:regD\"" {  } { { "source/y86_cpu.v" "regD" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_regE y86_regE:regE " "Elaborating entity \"y86_regE\" for hierarchy \"y86_regE:regE\"" {  } { { "source/y86_cpu.v" "regE" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_regM y86_regM:regM " "Elaborating entity \"y86_regM\" for hierarchy \"y86_regM:regM\"" {  } { { "source/y86_cpu.v" "regM" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_regW y86_regW:regW " "Elaborating entity \"y86_regW\" for hierarchy \"y86_regW:regW\"" {  } { { "source/y86_cpu.v" "regW" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_fetch y86_fetch:fetch " "Elaborating entity \"y86_fetch\" for hierarchy \"y86_fetch:fetch\"" {  } { { "source/y86_cpu.v" "fetch" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_instmem y86_fetch:fetch\|y86_instmem:instruction_memory " "Elaborating entity \"y86_instmem\" for hierarchy \"y86_fetch:fetch\|y86_instmem:instruction_memory\"" {  } { { "source/y86_fetch.v" "instruction_memory" { Text "E:/altera/FPGA/y86_ppl/source/y86_fetch.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_rom y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom " "Elaborating entity \"y86_rom\" for hierarchy \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\"" {  } { { "source/y86_instmem.v" "irom" { Text "E:/altera/FPGA/y86_ppl/source/y86_instmem.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/y86_rom.v" "altsyncram_component" { Text "E:/altera/FPGA/y86_ppl/source/y86_rom.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/y86_rom.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_rom.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/y86_instmem.mif " "Parameter \"init_file\" = \"./source/y86_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894804 ""}  } { { "source/y86_rom.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_rom.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483071894804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5na2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5na2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5na2 " "Found entity 1: altsyncram_5na2" {  } { { "db/altsyncram_5na2.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/altsyncram_5na2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071894883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5na2 y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated " "Elaborating entity \"altsyncram_5na2\" for hierarchy \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_decode y86_decode:decode " "Elaborating entity \"y86_decode\" for hierarchy \"y86_decode:decode\"" {  } { { "source/y86_cpu.v" "decode" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_regfile y86_decode:decode\|y86_regfile:register_file " "Elaborating entity \"y86_regfile\" for hierarchy \"y86_decode:decode\|y86_regfile:register_file\"" {  } { { "source/y86_decode.v" "register_file" { Text "E:/altera/FPGA/y86_ppl/source/y86_decode.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894893 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i y86_regfile.v(19) " "Verilog HDL Always Construct warning at y86_regfile.v(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "source/y86_regfile.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regfile.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1483071894898 "|y86_sim|y86_cpu:cpu|y86_decode:decode|y86_regfile:register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_execute y86_execute:execute " "Elaborating entity \"y86_execute\" for hierarchy \"y86_execute:execute\"" {  } { { "source/y86_cpu.v" "execute" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_alu y86_execute:execute\|y86_alu:alu " "Elaborating entity \"y86_alu\" for hierarchy \"y86_execute:execute\|y86_alu:alu\"" {  } { { "source/y86_execute.v" "alu" { Text "E:/altera/FPGA/y86_ppl/source/y86_execute.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894900 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero_flag y86_alu.v(14) " "Verilog HDL Always Construct warning at y86_alu.v(14): inferring latch(es) for variable \"zero_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signed_flag y86_alu.v(14) " "Verilog HDL Always Construct warning at y86_alu.v(14): inferring latch(es) for variable \"signed_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow_flag y86_alu.v(14) " "Verilog HDL Always Construct warning at y86_alu.v(14): inferring latch(es) for variable \"overflow_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e_valE y86_alu.v(14) " "Verilog HDL Always Construct warning at y86_alu.v(14): inferring latch(es) for variable \"e_valE\", which holds its previous value in one or more paths through the always construct" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[0\] y86_alu.v(19) " "Inferred latch for \"e_valE\[0\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[1\] y86_alu.v(19) " "Inferred latch for \"e_valE\[1\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[2\] y86_alu.v(19) " "Inferred latch for \"e_valE\[2\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[3\] y86_alu.v(19) " "Inferred latch for \"e_valE\[3\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[4\] y86_alu.v(19) " "Inferred latch for \"e_valE\[4\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[5\] y86_alu.v(19) " "Inferred latch for \"e_valE\[5\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[6\] y86_alu.v(19) " "Inferred latch for \"e_valE\[6\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[7\] y86_alu.v(19) " "Inferred latch for \"e_valE\[7\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[8\] y86_alu.v(19) " "Inferred latch for \"e_valE\[8\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[9\] y86_alu.v(19) " "Inferred latch for \"e_valE\[9\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[10\] y86_alu.v(19) " "Inferred latch for \"e_valE\[10\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[11\] y86_alu.v(19) " "Inferred latch for \"e_valE\[11\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[12\] y86_alu.v(19) " "Inferred latch for \"e_valE\[12\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[13\] y86_alu.v(19) " "Inferred latch for \"e_valE\[13\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[14\] y86_alu.v(19) " "Inferred latch for \"e_valE\[14\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[15\] y86_alu.v(19) " "Inferred latch for \"e_valE\[15\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894903 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[16\] y86_alu.v(19) " "Inferred latch for \"e_valE\[16\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[17\] y86_alu.v(19) " "Inferred latch for \"e_valE\[17\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[18\] y86_alu.v(19) " "Inferred latch for \"e_valE\[18\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[19\] y86_alu.v(19) " "Inferred latch for \"e_valE\[19\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[20\] y86_alu.v(19) " "Inferred latch for \"e_valE\[20\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[21\] y86_alu.v(19) " "Inferred latch for \"e_valE\[21\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[22\] y86_alu.v(19) " "Inferred latch for \"e_valE\[22\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[23\] y86_alu.v(19) " "Inferred latch for \"e_valE\[23\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[24\] y86_alu.v(19) " "Inferred latch for \"e_valE\[24\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[25\] y86_alu.v(19) " "Inferred latch for \"e_valE\[25\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[26\] y86_alu.v(19) " "Inferred latch for \"e_valE\[26\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[27\] y86_alu.v(19) " "Inferred latch for \"e_valE\[27\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[28\] y86_alu.v(19) " "Inferred latch for \"e_valE\[28\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[29\] y86_alu.v(19) " "Inferred latch for \"e_valE\[29\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[30\] y86_alu.v(19) " "Inferred latch for \"e_valE\[30\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[31\] y86_alu.v(19) " "Inferred latch for \"e_valE\[31\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[0\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[0\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[1\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[1\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[2\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[2\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[3\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[3\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[4\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[4\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894904 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[5\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[5\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[6\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[6\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[7\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[7\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[8\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[8\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[9\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[9\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[10\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[10\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[11\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[11\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[12\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[12\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[13\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[13\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[14\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[14\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[15\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[15\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[16\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[16\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[17\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[17\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[18\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[18\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[19\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[19\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[20\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[20\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[21\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[21\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[22\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[22\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[23\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[23\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[24\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[24\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[25\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[25\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894905 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[26\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[26\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[27\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[27\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[28\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[28\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[29\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[29\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[30\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[30\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[31\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[31\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[0\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[0\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[1\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[1\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[2\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[2\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[3\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[3\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[4\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[4\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[5\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[5\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[6\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[6\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[7\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[7\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[8\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[8\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[9\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[9\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[10\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[10\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[11\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[11\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[12\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[12\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[13\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[13\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[14\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[14\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[15\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[15\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894906 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[16\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[16\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[17\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[17\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[18\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[18\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[19\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[19\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[20\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[20\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[21\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[21\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[22\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[22\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[23\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[23\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[24\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[24\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[25\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[25\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[26\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[26\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[27\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[27\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[28\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[28\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[29\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[29\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[30\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[30\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[31\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[31\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[0\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[0\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[1\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[1\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[2\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[2\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[3\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[3\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894907 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[4\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[4\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[5\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[5\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[6\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[6\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[7\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[7\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[8\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[8\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[9\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[9\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[10\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[10\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[11\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[11\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[12\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[12\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[13\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[13\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[14\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[14\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[15\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[15\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[16\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[16\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[17\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[17\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[18\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[18\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[19\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[19\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[20\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[20\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[21\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[21\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[22\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[22\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[23\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[23\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[24\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[24\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[25\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[25\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894908 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[26\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[26\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894909 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[27\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[27\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894909 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[28\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[28\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894909 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[29\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[29\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894909 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[30\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[30\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894909 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[31\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[31\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483071894909 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_memory y86_memory:memory " "Elaborating entity \"y86_memory\" for hierarchy \"y86_memory:memory\"" {  } { { "source/y86_cpu.v" "memory" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_datamem y86_memory:memory\|y86_datamem:data_memory " "Elaborating entity \"y86_datamem\" for hierarchy \"y86_memory:memory\|y86_datamem:data_memory\"" {  } { { "source/y86_memory.v" "data_memory" { Text "E:/altera/FPGA/y86_ppl/source/y86_memory.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894912 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "y86_datamem.v(34) " "Verilog HDL Case Statement warning at y86_datamem.v(34): can't check case statement for completeness because the case expression has too many possible states" {  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 34 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1483071894914 "|y86_sim|y86_cpu:cpu|y86_memory:memory|y86_datamem:data_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_ram y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram " "Elaborating entity \"y86_ram\" for hierarchy \"y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram\"" {  } { { "source/y86_datamem.v" "dram" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/y86_ram.v" "altsyncram_component" { Text "E:/altera/FPGA/y86_ppl/source/y86_ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/y86_ram.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483071894923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/y86_datamem.mif " "Parameter \"init_file\" = \"./source/y86_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894923 ""}  } { { "source/y86_ram.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483071894923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hnp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hnp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hnp1 " "Found entity 1: altsyncram_hnp1" {  } { { "db/altsyncram_hnp1.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/altsyncram_hnp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071894992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071894992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hnp1 y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram\|altsyncram:altsyncram_component\|altsyncram_hnp1:auto_generated " "Elaborating entity \"altsyncram_hnp1\" for hierarchy \"y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram\|altsyncram:altsyncram_component\|altsyncram_hnp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071894992 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "y86_memory:memory\|y86_datamem:data_memory\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"y86_memory:memory\|y86_datamem:data_memory\|Mod1\"" {  } { { "source/y86_datamem.v" "Mod1" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483071896313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "y86_memory:memory\|y86_datamem:data_memory\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"y86_memory:memory\|y86_datamem:data_memory\|Mod0\"" {  } { { "source/y86_datamem.v" "Mod0" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483071896313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "y86_memory:memory\|y86_datamem:data_memory\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"y86_memory:memory\|y86_datamem:data_memory\|Div1\"" {  } { { "source/y86_datamem.v" "Div1" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483071896313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "y86_memory:memory\|y86_datamem:data_memory\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"y86_memory:memory\|y86_datamem:data_memory\|Mod2\"" {  } { { "source/y86_datamem.v" "Mod2" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483071896313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "y86_memory:memory\|y86_datamem:data_memory\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"y86_memory:memory\|y86_datamem:data_memory\|Div0\"" {  } { { "source/y86_datamem.v" "Div0" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483071896313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "y86_memory:memory\|y86_datamem:data_memory\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"y86_memory:memory\|y86_datamem:data_memory\|Div2\"" {  } { { "source/y86_datamem.v" "Div2" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483071896313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "y86_memory:memory\|y86_datamem:data_memory\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"y86_memory:memory\|y86_datamem:data_memory\|Mod3\"" {  } { { "source/y86_datamem.v" "Mod3" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483071896313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "y86_memory:memory\|y86_datamem:data_memory\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"y86_memory:memory\|y86_datamem:data_memory\|Div3\"" {  } { { "source/y86_datamem.v" "Div3" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483071896313 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "y86_memory:memory\|y86_datamem:data_memory\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"y86_memory:memory\|y86_datamem:data_memory\|Mod4\"" {  } { { "source/y86_datamem.v" "Mod4" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483071896313 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1483071896313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Mod1\"" {  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483071896688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Mod1 " "Instantiated megafunction \"y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071896688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071896688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071896688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071896688 ""}  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483071896688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071896767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071896767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071896786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071896786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071896839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071896839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div1\"" {  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483071897172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div1 " "Instantiated megafunction \"y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071897172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071897172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071897172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071897172 ""}  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483071897172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071897248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071897248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div2\"" {  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483071897636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div2 " "Instantiated megafunction \"y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071897636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071897636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071897636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071897636 ""}  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483071897636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/lpm_divide_lbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071897714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071897714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071897732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071897732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/alt_u_div_sve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071897795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071897795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div3\"" {  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483071898544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div3 " "Instantiated megafunction \"y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071898544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071898544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071898544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483071898544 ""}  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483071898544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071898620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071898620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071898639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071898639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/alt_u_div_g2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483071898703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483071898703 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1483071900048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y86_execute:execute\|y86_alu:alu\|signed_flag\[0\] " "Latch y86_execute:execute\|y86_alu:alu\|signed_flag\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y86_regE:regE\|Eout_icode\[0\] " "Ports D and ENA on the latch are fed by the same signal y86_regE:regE\|Eout_icode\[0\]" {  } { { "source/y86_regE.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regE.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483071900117 ""}  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483071900117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y86_execute:execute\|y86_alu:alu\|overflow_flag\[0\] " "Latch y86_execute:execute\|y86_alu:alu\|overflow_flag\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y86_regE:regE\|Eout_icode\[0\] " "Ports D and ENA on the latch are fed by the same signal y86_regE:regE\|Eout_icode\[0\]" {  } { { "source/y86_regE.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regE.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483071900117 ""}  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483071900117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y86_execute:execute\|y86_alu:alu\|zero_flag\[0\] " "Latch y86_execute:execute\|y86_alu:alu\|zero_flag\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y86_regE:regE\|Eout_icode\[0\] " "Ports D and ENA on the latch are fed by the same signal y86_regE:regE\|Eout_icode\[0\]" {  } { { "source/y86_regE.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regE.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483071900118 ""}  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483071900118 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1483071903397 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1483071905152 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483071905152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4816 " "Implemented 4816 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1483071905756 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1483071905756 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4656 " "Implemented 4656 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1483071905756 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1483071905756 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1483071905756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "616 " "Peak virtual memory: 616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483071905793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 12:25:05 2016 " "Processing ended: Fri Dec 30 12:25:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483071905793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483071905793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483071905793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483071905793 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483071907592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483071907593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 12:25:07 2016 " "Processing started: Fri Dec 30 12:25:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483071907593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1483071907593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off y86_ppl -c y86_ppl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off y86_ppl -c y86_ppl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1483071907593 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1483071907702 ""}
{ "Info" "0" "" "Project  = y86_ppl" {  } {  } 0 0 "Project  = y86_ppl" 0 0 "Fitter" 0 0 1483071907703 ""}
{ "Info" "0" "" "Revision = y86_ppl" {  } {  } 0 0 "Revision = y86_ppl" 0 0 "Fitter" 0 0 1483071907703 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1483071907910 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "y86_ppl 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"y86_ppl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1483071907953 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483071908005 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483071908005 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a60 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a28 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a52 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a36 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a20 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a4 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a12 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a44 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a61 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a29 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a53 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a37 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a21 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a5 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a13 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a45 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a62 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a30 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a54 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a38 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a22 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a6 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a14 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a46 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a63 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a31 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a55 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a39 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a23 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a7 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a15 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a47 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a8 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a40 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a56 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a24 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a48 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a32 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a16 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a0 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a9 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a41 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a57 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a25 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a49 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a33 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a17 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a1 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a10 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a42 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a58 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a26 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a50 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a34 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a18 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a2 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a11 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a43 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a59 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a27 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a51 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a35 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a19 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a3 " "Atom \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1483071908159 "|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated|ram_block1a3"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1483071908159 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1483071908343 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1483071908400 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1483071909015 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1483071909073 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "64 64 " "No exact pin location assignment(s) for 64 pins of 64 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[0\] " "Pin hex0\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[0] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[1\] " "Pin hex0\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[1] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[2\] " "Pin hex0\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[2] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[3\] " "Pin hex0\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[3] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[4\] " "Pin hex0\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[4] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[5\] " "Pin hex0\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[5] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex0\[6\] " "Pin hex0\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex0[6] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[0\] " "Pin hex1\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[0] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[1\] " "Pin hex1\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[1] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[2\] " "Pin hex1\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[2] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[3\] " "Pin hex1\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[3] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[4\] " "Pin hex1\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[4] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[5\] " "Pin hex1\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[5] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex1\[6\] " "Pin hex1\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex1[6] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[0\] " "Pin hex2\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[0] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[1\] " "Pin hex2\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[1] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[2\] " "Pin hex2\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[2] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[3\] " "Pin hex2\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[3] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[4\] " "Pin hex2\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[4] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[5\] " "Pin hex2\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[5] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex2\[6\] " "Pin hex2\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex2[6] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[0\] " "Pin hex3\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[0] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[1\] " "Pin hex3\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[1] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[2\] " "Pin hex3\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[2] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[3\] " "Pin hex3\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[3] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[4\] " "Pin hex3\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[4] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[5\] " "Pin hex3\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[5] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex3\[6\] " "Pin hex3\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex3[6] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[0\] " "Pin hex4\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[0] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[1\] " "Pin hex4\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[1] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[2\] " "Pin hex4\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[2] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[3\] " "Pin hex4\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[3] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[4\] " "Pin hex4\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[4] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[5\] " "Pin hex4\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[5] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex4\[6\] " "Pin hex4\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex4[6] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[0\] " "Pin hex5\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[0] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[1\] " "Pin hex5\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[1] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[2\] " "Pin hex5\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[2] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[3\] " "Pin hex5\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[3] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[4\] " "Pin hex5\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[4] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[5\] " "Pin hex5\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[5] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex5\[6\] " "Pin hex5\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { hex5[6] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 8 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hex5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[0\] " "Pin leds\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 9 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[1\] " "Pin leds\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 9 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[2\] " "Pin leds\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 9 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[3\] " "Pin leds\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[3] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 9 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[4\] " "Pin leds\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[4] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 9 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[5\] " "Pin leds\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[5] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 9 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[6\] " "Pin leds\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 9 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[7\] " "Pin leds\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 9 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[8\] " "Pin leds\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[8] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 9 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[9\] " "Pin leds\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[9] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 9 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 5 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "half_mem_clk " "Pin half_mem_clk not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { half_mem_clk } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 5 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { half_mem_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[0\] " "Pin switches\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { switches[0] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 6 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[1\] " "Pin switches\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { switches[1] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 6 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[2\] " "Pin switches\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { switches[2] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 6 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[3\] " "Pin switches\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { switches[3] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 6 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[9\] " "Pin switches\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { switches[9] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 6 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[8\] " "Pin switches\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { switches[8] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 6 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[7\] " "Pin switches\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { switches[7] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 6 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[6\] " "Pin switches\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { switches[6] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 6 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[5\] " "Pin switches\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { switches[5] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 6 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[4\] " "Pin switches\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { switches[4] } } } { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 6 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1483071909694 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1483071909694 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1483071917436 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1483071917455 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1483071918292 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~CLKENA0 649 global CLKCTRL_G3 " "clock~CLKENA0 with 649 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1483071918306 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1483071918306 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 460 global CLKCTRL_G11 " "reset~inputCLKENA0 with 460 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1483071918306 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "y86_fetch:fetch\|y86_instmem:instruction_memory\|imem_clk~CLKENA0 64 global CLKCTRL_G2 " "y86_fetch:fetch\|y86_instmem:instruction_memory\|imem_clk~CLKENA0 with 64 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1483071918306 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1483071918306 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1483071918306 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1483071918467 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483071918482 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "TimeQuest Timing Analyzer is analyzing 37 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1483071920103 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "y86_ppl.sdc " "Synopsys Design Constraints File file not found: 'y86_ppl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1483071920108 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1483071920110 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "stat\[0\] stat\[0\] " "Clock target stat\[0\] of clock stat\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1483071920158 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1483071920180 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1483071920181 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1483071920185 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1483071920286 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483071920292 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483071920301 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1483071920307 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1483071920307 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1483071920313 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1483071920648 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1483071920654 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1483071920654 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483071921144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1483071935015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483071938044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1483071938059 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1483071954320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483071954321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1483071956844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.2% " "2e+03 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1483071976330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X45_Y23 X55_Y34 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34" {  } { { "loc" "" { Generic "E:/altera/FPGA/y86_ppl/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34"} 45 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1483071978791 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1483071978791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:31 " "Fitter routing operations ending: elapsed time is 00:02:31" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483072118525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1483072118527 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1483072118527 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "10.31 " "Total time spent on timing analysis during the Fitter is 10.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1483072126033 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483072126220 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1483072126220 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483072136201 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483072136308 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1483072136308 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483072145668 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:34 " "Fitter post-fit operations ending: elapsed time is 00:00:34" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483072160148 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/FPGA/y86_ppl/output_files/y86_ppl.fit.smsg " "Generated suppressed messages file E:/altera/FPGA/y86_ppl/output_files/y86_ppl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1483072162529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1546 " "Peak virtual memory: 1546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483072165786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 12:29:25 2016 " "Processing ended: Fri Dec 30 12:29:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483072165786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:18 " "Elapsed time: 00:04:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483072165786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:18 " "Total CPU time (on all processors): 00:04:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483072165786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1483072165786 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1483072168489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483072168490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 12:29:28 2016 " "Processing started: Fri Dec 30 12:29:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483072168490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1483072168490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off y86_ppl -c y86_ppl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off y86_ppl -c y86_ppl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1483072168490 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1483072186954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483072192214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 12:29:52 2016 " "Processing ended: Fri Dec 30 12:29:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483072192214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483072192214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483072192214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1483072192214 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1483072192929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1483072194494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483072194495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 12:29:54 2016 " "Processing started: Fri Dec 30 12:29:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483072194495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483072194495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta y86_ppl -c y86_ppl " "Command: quartus_sta y86_ppl -c y86_ppl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483072194495 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1483072194600 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1483072195975 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1483072196058 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1483072196058 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "TimeQuest Timing Analyzer is analyzing 37 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1483072198374 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "y86_ppl.sdc " "Synopsys Design Constraints File file not found: 'y86_ppl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1483072198598 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1483072198598 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1483072198634 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mem_clk mem_clk " "create_clock -period 1.000 -name mem_clk mem_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1483072198634 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name half_mem_clk half_mem_clk " "create_clock -period 1.000 -name half_mem_clk half_mem_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1483072198634 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name stat\[0\] stat\[0\] " "create_clock -period 1.000 -name stat\[0\] stat\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1483072198634 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1483072198634 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name y86_regE:regE\|Eout_icode\[0\] y86_regE:regE\|Eout_icode\[0\] " "create_clock -period 1.000 -name y86_regE:regE\|Eout_icode\[0\] y86_regE:regE\|Eout_icode\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1483072198634 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1483072198634 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "stat\[0\] stat\[0\] " "Clock target stat\[0\] of clock stat\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1483072198653 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1483072198671 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1483072199153 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1483072199157 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1483072199171 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1483072201383 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1483072201383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -54.591 " "Worst-case setup slack is -54.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -54.591           -4499.413 mem_clk  " "  -54.591           -4499.413 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -51.716           -7880.298 clock  " "  -51.716           -7880.298 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.223             -31.623 y86_regE:regE\|Eout_icode\[0\]  " "  -11.223             -31.623 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.470            -489.479 half_mem_clk  " "  -10.470            -489.479 half_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.701            -287.082 reset  " "   -9.701            -287.082 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.658              -5.658 stat\[0\]  " "   -5.658              -5.658 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072201387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.431 " "Worst-case hold slack is -6.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.431            -300.364 half_mem_clk  " "   -6.431            -300.364 half_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.404            -937.548 clock  " "   -5.404            -937.548 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.927             -35.033 mem_clk  " "   -0.927             -35.033 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058               0.000 reset  " "    0.058               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.906               0.000 y86_regE:regE\|Eout_icode\[0\]  " "    0.906               0.000 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.415               0.000 stat\[0\]  " "    2.415               0.000 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072201652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.958 " "Worst-case recovery slack is -3.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.958              -3.958 stat\[0\]  " "   -3.958              -3.958 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.135              -5.474 y86_regE:regE\|Eout_icode\[0\]  " "   -2.135              -5.474 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.787             -70.921 mem_clk  " "   -1.787             -70.921 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.976            -387.576 clock  " "   -0.976            -387.576 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072201662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.267 " "Worst-case removal slack is -3.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.267            -739.979 clock  " "   -3.267            -739.979 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -0.090 mem_clk  " "   -0.090              -0.090 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 y86_regE:regE\|Eout_icode\[0\]  " "    0.258               0.000 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.950               0.000 stat\[0\]  " "    1.950               0.000 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072201671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1507.954 clock  " "   -2.174           -1507.954 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1064.145 mem_clk  " "   -2.174           -1064.145 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.540             -41.538 half_mem_clk  " "   -0.540             -41.538 half_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 reset  " "    0.030               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 y86_regE:regE\|Eout_icode\[0\]  " "    0.043               0.000 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 stat\[0\]  " "    0.402               0.000 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072201676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072201676 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1483072202085 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1483072202181 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1483072202181 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1483072214943 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "stat\[0\] stat\[0\] " "Clock target stat\[0\] of clock stat\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1483072215444 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1483072215872 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1483072216497 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1483072216497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -57.569 " "Worst-case setup slack is -57.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -57.569           -4621.540 mem_clk  " "  -57.569           -4621.540 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -54.670           -7954.122 clock  " "  -54.670           -7954.122 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.158             -31.578 y86_regE:regE\|Eout_icode\[0\]  " "  -11.158             -31.578 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.728            -500.788 half_mem_clk  " "  -10.728            -500.788 half_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.738            -288.817 reset  " "   -9.738            -288.817 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.591              -5.591 stat\[0\]  " "   -5.591              -5.591 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072216501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.276 " "Worst-case hold slack is -6.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.276            -292.289 half_mem_clk  " "   -6.276            -292.289 half_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.379            -917.594 clock  " "   -5.379            -917.594 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.922             -34.419 mem_clk  " "   -0.922             -34.419 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 reset  " "    0.250               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.947               0.000 y86_regE:regE\|Eout_icode\[0\]  " "    0.947               0.000 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.394               0.000 stat\[0\]  " "    2.394               0.000 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072216750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.919 " "Worst-case recovery slack is -3.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.919              -3.919 stat\[0\]  " "   -3.919              -3.919 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.069              -5.298 y86_regE:regE\|Eout_icode\[0\]  " "   -2.069              -5.298 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.991             -82.249 mem_clk  " "   -1.991             -82.249 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.041            -422.679 clock  " "   -1.041            -422.679 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072216760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.033 " "Worst-case removal slack is -3.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.033            -669.912 clock  " "   -3.033            -669.912 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 mem_clk  " "    0.090               0.000 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 y86_regE:regE\|Eout_icode\[0\]  " "    0.216               0.000 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.813               0.000 stat\[0\]  " "    1.813               0.000 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072216768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1558.247 clock  " "   -2.174           -1558.247 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1062.587 mem_clk  " "   -2.174           -1062.587 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.595             -43.161 half_mem_clk  " "   -0.595             -43.161 half_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.035              -0.072 reset  " "   -0.035              -0.072 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 y86_regE:regE\|Eout_icode\[0\]  " "    0.064               0.000 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 stat\[0\]  " "    0.412               0.000 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072216773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072216773 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1483072217115 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1483072217342 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1483072217343 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1483072229980 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "stat\[0\] stat\[0\] " "Clock target stat\[0\] of clock stat\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1483072230444 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1483072230845 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1483072231082 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1483072231082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -27.900 " "Worst-case setup slack is -27.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.900           -2529.095 mem_clk  " "  -27.900           -2529.095 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.658           -4630.040 clock  " "  -26.658           -4630.040 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.517            -302.088 half_mem_clk  " "   -6.517            -302.088 half_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.179             -17.362 y86_regE:regE\|Eout_icode\[0\]  " "   -6.179             -17.362 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.033            -144.003 reset  " "   -5.033            -144.003 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.922              -2.922 stat\[0\]  " "   -2.922              -2.922 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072231086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.125 " "Worst-case hold slack is -4.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.125            -192.724 half_mem_clk  " "   -4.125            -192.724 half_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.173            -453.871 clock  " "   -3.173            -453.871 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.560             -21.672 mem_clk  " "   -0.560             -21.672 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.904 reset  " "   -0.394              -2.904 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 y86_regE:regE\|Eout_icode\[0\]  " "    0.584               0.000 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.579               0.000 stat\[0\]  " "    1.579               0.000 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072231321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.395 " "Worst-case recovery slack is -2.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.395              -2.395 stat\[0\]  " "   -2.395              -2.395 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.930              -2.359 y86_regE:regE\|Eout_icode\[0\]  " "   -0.930              -2.359 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.754             -25.444 mem_clk  " "   -0.754             -25.444 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.330            -134.045 clock  " "   -0.330            -134.045 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072231331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.938 " "Worst-case removal slack is -1.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.938            -310.248 clock  " "   -1.938            -310.248 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.073              -0.073 mem_clk  " "   -0.073              -0.073 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 y86_regE:regE\|Eout_icode\[0\]  " "    0.530               0.000 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.120               0.000 stat\[0\]  " "    1.120               0.000 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072231343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -994.967 clock  " "   -2.174            -994.967 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -991.537 mem_clk  " "   -2.174            -991.537 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.539             -28.618 half_mem_clk  " "   -0.539             -28.618 half_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.258              -8.222 reset  " "   -0.258              -8.222 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 y86_regE:regE\|Eout_icode\[0\]  " "    0.146               0.000 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 stat\[0\]  " "    0.453               0.000 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072231350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072231350 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1483072231704 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "stat\[0\] stat\[0\] " "Clock target stat\[0\] of clock stat\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1483072232700 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233102 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1483072233339 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1483072233339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.862 " "Worst-case setup slack is -26.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.862           -2415.544 mem_clk  " "  -26.862           -2415.544 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.568           -4294.294 clock  " "  -25.568           -4294.294 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.096            -282.133 half_mem_clk  " "   -6.096            -282.133 half_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.876             -16.470 y86_regE:regE\|Eout_icode\[0\]  " "   -5.876             -16.470 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.721            -134.420 reset  " "   -4.721            -134.420 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.825              -2.825 stat\[0\]  " "   -2.825              -2.825 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072233345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.001 " "Worst-case hold slack is -4.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.001            -187.157 half_mem_clk  " "   -4.001            -187.157 half_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.117            -483.651 clock  " "   -3.117            -483.651 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511             -19.678 mem_clk  " "   -0.511             -19.678 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.327              -3.310 reset  " "   -0.327              -3.310 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.611               0.000 y86_regE:regE\|Eout_icode\[0\]  " "    0.611               0.000 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.549               0.000 stat\[0\]  " "    1.549               0.000 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072233575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.287 " "Worst-case recovery slack is -2.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.287              -2.287 stat\[0\]  " "   -2.287              -2.287 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.913              -2.356 y86_regE:regE\|Eout_icode\[0\]  " "   -0.913              -2.356 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.864             -31.954 mem_clk  " "   -0.864             -31.954 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333            -135.352 clock  " "   -0.333            -135.352 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072233586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.829 " "Worst-case removal slack is -1.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.829            -294.084 clock  " "   -1.829            -294.084 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 mem_clk  " "    0.106               0.000 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 y86_regE:regE\|Eout_icode\[0\]  " "    0.581               0.000 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.057               0.000 stat\[0\]  " "    1.057               0.000 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072233597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -994.079 clock  " "   -2.174            -994.079 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -990.606 mem_clk  " "   -2.174            -990.606 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.532             -28.218 half_mem_clk  " "   -0.532             -28.218 half_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.269              -9.269 reset  " "   -0.269              -9.269 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 y86_regE:regE\|Eout_icode\[0\]  " "    0.198               0.000 y86_regE:regE\|Eout_icode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 stat\[0\]  " "    0.468               0.000 stat\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1483072233604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1483072233604 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1483072236364 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1483072236364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "896 " "Peak virtual memory: 896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483072236572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 12:30:36 2016 " "Processing ended: Fri Dec 30 12:30:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483072236572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483072236572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483072236572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483072236572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483072239041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483072239041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 12:30:38 2016 " "Processing started: Fri Dec 30 12:30:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483072239041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483072239041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off y86_ppl -c y86_ppl " "Command: quartus_eda --read_settings_files=off --write_settings_files=off y86_ppl -c y86_ppl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483072239041 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1483072240764 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "y86_ppl.vo E:/altera/FPGA/y86_ppl/simulation/modelsim/ simulation " "Generated file y86_ppl.vo in folder \"E:/altera/FPGA/y86_ppl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1483072242362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483072242556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 12:30:42 2016 " "Processing ended: Fri Dec 30 12:30:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483072242556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483072242556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483072242556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483072242556 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483072243263 ""}
