#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf53070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf21320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xf286b0 .functor NOT 1, L_0xf7f870, C4<0>, C4<0>, C4<0>;
L_0xf7f650 .functor XOR 2, L_0xf7f4f0, L_0xf7f5b0, C4<00>, C4<00>;
L_0xf7f760 .functor XOR 2, L_0xf7f650, L_0xf7f6c0, C4<00>, C4<00>;
v0xf7bc70_0 .net *"_ivl_10", 1 0, L_0xf7f6c0;  1 drivers
v0xf7bd70_0 .net *"_ivl_12", 1 0, L_0xf7f760;  1 drivers
v0xf7be50_0 .net *"_ivl_2", 1 0, L_0xf7f430;  1 drivers
v0xf7bf10_0 .net *"_ivl_4", 1 0, L_0xf7f4f0;  1 drivers
v0xf7bff0_0 .net *"_ivl_6", 1 0, L_0xf7f5b0;  1 drivers
v0xf7c120_0 .net *"_ivl_8", 1 0, L_0xf7f650;  1 drivers
v0xf7c200_0 .net "a", 0 0, v0xf798d0_0;  1 drivers
v0xf7c2a0_0 .net "b", 0 0, v0xf79970_0;  1 drivers
v0xf7c340_0 .net "c", 0 0, v0xf79a10_0;  1 drivers
v0xf7c3e0_0 .var "clk", 0 0;
v0xf7c480_0 .net "d", 0 0, v0xf79b50_0;  1 drivers
v0xf7c520_0 .net "out_pos_dut", 0 0, L_0xf7f2a0;  1 drivers
v0xf7c5c0_0 .net "out_pos_ref", 0 0, L_0xf7dc00;  1 drivers
v0xf7c660_0 .net "out_sop_dut", 0 0, L_0xf7e470;  1 drivers
v0xf7c700_0 .net "out_sop_ref", 0 0, L_0xf54580;  1 drivers
v0xf7c7a0_0 .var/2u "stats1", 223 0;
v0xf7c840_0 .var/2u "strobe", 0 0;
v0xf7c9f0_0 .net "tb_match", 0 0, L_0xf7f870;  1 drivers
v0xf7cac0_0 .net "tb_mismatch", 0 0, L_0xf286b0;  1 drivers
v0xf7cb60_0 .net "wavedrom_enable", 0 0, v0xf79e20_0;  1 drivers
v0xf7cc30_0 .net "wavedrom_title", 511 0, v0xf79ec0_0;  1 drivers
L_0xf7f430 .concat [ 1 1 0 0], L_0xf7dc00, L_0xf54580;
L_0xf7f4f0 .concat [ 1 1 0 0], L_0xf7dc00, L_0xf54580;
L_0xf7f5b0 .concat [ 1 1 0 0], L_0xf7f2a0, L_0xf7e470;
L_0xf7f6c0 .concat [ 1 1 0 0], L_0xf7dc00, L_0xf54580;
L_0xf7f870 .cmp/eeq 2, L_0xf7f430, L_0xf7f760;
S_0xf253e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xf21320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf28a90 .functor AND 1, v0xf79a10_0, v0xf79b50_0, C4<1>, C4<1>;
L_0xf28e70 .functor NOT 1, v0xf798d0_0, C4<0>, C4<0>, C4<0>;
L_0xf29250 .functor NOT 1, v0xf79970_0, C4<0>, C4<0>, C4<0>;
L_0xf294d0 .functor AND 1, L_0xf28e70, L_0xf29250, C4<1>, C4<1>;
L_0xf40440 .functor AND 1, L_0xf294d0, v0xf79a10_0, C4<1>, C4<1>;
L_0xf54580 .functor OR 1, L_0xf28a90, L_0xf40440, C4<0>, C4<0>;
L_0xf7d080 .functor NOT 1, v0xf79970_0, C4<0>, C4<0>, C4<0>;
L_0xf7d0f0 .functor OR 1, L_0xf7d080, v0xf79b50_0, C4<0>, C4<0>;
L_0xf7d200 .functor AND 1, v0xf79a10_0, L_0xf7d0f0, C4<1>, C4<1>;
L_0xf7d2c0 .functor NOT 1, v0xf798d0_0, C4<0>, C4<0>, C4<0>;
L_0xf7d390 .functor OR 1, L_0xf7d2c0, v0xf79970_0, C4<0>, C4<0>;
L_0xf7d400 .functor AND 1, L_0xf7d200, L_0xf7d390, C4<1>, C4<1>;
L_0xf7d580 .functor NOT 1, v0xf79970_0, C4<0>, C4<0>, C4<0>;
L_0xf7d5f0 .functor OR 1, L_0xf7d580, v0xf79b50_0, C4<0>, C4<0>;
L_0xf7d510 .functor AND 1, v0xf79a10_0, L_0xf7d5f0, C4<1>, C4<1>;
L_0xf7d780 .functor NOT 1, v0xf798d0_0, C4<0>, C4<0>, C4<0>;
L_0xf7d880 .functor OR 1, L_0xf7d780, v0xf79b50_0, C4<0>, C4<0>;
L_0xf7d940 .functor AND 1, L_0xf7d510, L_0xf7d880, C4<1>, C4<1>;
L_0xf7daf0 .functor XNOR 1, L_0xf7d400, L_0xf7d940, C4<0>, C4<0>;
v0xf27fe0_0 .net *"_ivl_0", 0 0, L_0xf28a90;  1 drivers
v0xf283e0_0 .net *"_ivl_12", 0 0, L_0xf7d080;  1 drivers
v0xf287c0_0 .net *"_ivl_14", 0 0, L_0xf7d0f0;  1 drivers
v0xf28ba0_0 .net *"_ivl_16", 0 0, L_0xf7d200;  1 drivers
v0xf28f80_0 .net *"_ivl_18", 0 0, L_0xf7d2c0;  1 drivers
v0xf29360_0 .net *"_ivl_2", 0 0, L_0xf28e70;  1 drivers
v0xf295e0_0 .net *"_ivl_20", 0 0, L_0xf7d390;  1 drivers
v0xf77e40_0 .net *"_ivl_24", 0 0, L_0xf7d580;  1 drivers
v0xf77f20_0 .net *"_ivl_26", 0 0, L_0xf7d5f0;  1 drivers
v0xf78000_0 .net *"_ivl_28", 0 0, L_0xf7d510;  1 drivers
v0xf780e0_0 .net *"_ivl_30", 0 0, L_0xf7d780;  1 drivers
v0xf781c0_0 .net *"_ivl_32", 0 0, L_0xf7d880;  1 drivers
v0xf782a0_0 .net *"_ivl_36", 0 0, L_0xf7daf0;  1 drivers
L_0x7f05e29e4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf78360_0 .net *"_ivl_38", 0 0, L_0x7f05e29e4018;  1 drivers
v0xf78440_0 .net *"_ivl_4", 0 0, L_0xf29250;  1 drivers
v0xf78520_0 .net *"_ivl_6", 0 0, L_0xf294d0;  1 drivers
v0xf78600_0 .net *"_ivl_8", 0 0, L_0xf40440;  1 drivers
v0xf786e0_0 .net "a", 0 0, v0xf798d0_0;  alias, 1 drivers
v0xf787a0_0 .net "b", 0 0, v0xf79970_0;  alias, 1 drivers
v0xf78860_0 .net "c", 0 0, v0xf79a10_0;  alias, 1 drivers
v0xf78920_0 .net "d", 0 0, v0xf79b50_0;  alias, 1 drivers
v0xf789e0_0 .net "out_pos", 0 0, L_0xf7dc00;  alias, 1 drivers
v0xf78aa0_0 .net "out_sop", 0 0, L_0xf54580;  alias, 1 drivers
v0xf78b60_0 .net "pos0", 0 0, L_0xf7d400;  1 drivers
v0xf78c20_0 .net "pos1", 0 0, L_0xf7d940;  1 drivers
L_0xf7dc00 .functor MUXZ 1, L_0x7f05e29e4018, L_0xf7d400, L_0xf7daf0, C4<>;
S_0xf78da0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xf21320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xf798d0_0 .var "a", 0 0;
v0xf79970_0 .var "b", 0 0;
v0xf79a10_0 .var "c", 0 0;
v0xf79ab0_0 .net "clk", 0 0, v0xf7c3e0_0;  1 drivers
v0xf79b50_0 .var "d", 0 0;
v0xf79c40_0 .var/2u "fail", 0 0;
v0xf79ce0_0 .var/2u "fail1", 0 0;
v0xf79d80_0 .net "tb_match", 0 0, L_0xf7f870;  alias, 1 drivers
v0xf79e20_0 .var "wavedrom_enable", 0 0;
v0xf79ec0_0 .var "wavedrom_title", 511 0;
E_0xf33f40/0 .event negedge, v0xf79ab0_0;
E_0xf33f40/1 .event posedge, v0xf79ab0_0;
E_0xf33f40 .event/or E_0xf33f40/0, E_0xf33f40/1;
S_0xf790d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xf78da0;
 .timescale -12 -12;
v0xf79310_0 .var/2s "i", 31 0;
E_0xf33de0 .event posedge, v0xf79ab0_0;
S_0xf79410 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xf78da0;
 .timescale -12 -12;
v0xf79610_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf796f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xf78da0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf7a0a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xf21320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf7ddb0 .functor AND 1, v0xf79a10_0, v0xf79b50_0, C4<1>, C4<1>;
L_0xf7e060 .functor NOT 1, v0xf798d0_0, C4<0>, C4<0>, C4<0>;
L_0xf7e0f0 .functor NOT 1, v0xf79970_0, C4<0>, C4<0>, C4<0>;
L_0xf7e270 .functor AND 1, L_0xf7e060, L_0xf7e0f0, C4<1>, C4<1>;
L_0xf7e3b0 .functor AND 1, L_0xf7e270, v0xf79a10_0, C4<1>, C4<1>;
L_0xf7e470 .functor OR 1, L_0xf7ddb0, L_0xf7e3b0, C4<0>, C4<0>;
L_0xf7e610 .functor NOT 1, v0xf79970_0, C4<0>, C4<0>, C4<0>;
L_0xf7e680 .functor OR 1, L_0xf7e610, v0xf79b50_0, C4<0>, C4<0>;
L_0xf7e790 .functor AND 1, v0xf79a10_0, L_0xf7e680, C4<1>, C4<1>;
L_0xf7e850 .functor NOT 1, v0xf798d0_0, C4<0>, C4<0>, C4<0>;
L_0xf7ea30 .functor OR 1, L_0xf7e850, v0xf79970_0, C4<0>, C4<0>;
L_0xf7eaa0 .functor AND 1, L_0xf7e790, L_0xf7ea30, C4<1>, C4<1>;
L_0xf7ec20 .functor NOT 1, v0xf79970_0, C4<0>, C4<0>, C4<0>;
L_0xf7ec90 .functor OR 1, L_0xf7ec20, v0xf79b50_0, C4<0>, C4<0>;
L_0xf7ebb0 .functor AND 1, v0xf79a10_0, L_0xf7ec90, C4<1>, C4<1>;
L_0xf7ee20 .functor NOT 1, v0xf798d0_0, C4<0>, C4<0>, C4<0>;
L_0xf7ef20 .functor OR 1, L_0xf7ee20, v0xf79b50_0, C4<0>, C4<0>;
L_0xf7efe0 .functor AND 1, L_0xf7ebb0, L_0xf7ef20, C4<1>, C4<1>;
L_0xf7f190 .functor XNOR 1, L_0xf7eaa0, L_0xf7efe0, C4<0>, C4<0>;
v0xf7a260_0 .net *"_ivl_0", 0 0, L_0xf7ddb0;  1 drivers
v0xf7a340_0 .net *"_ivl_12", 0 0, L_0xf7e610;  1 drivers
v0xf7a420_0 .net *"_ivl_14", 0 0, L_0xf7e680;  1 drivers
v0xf7a510_0 .net *"_ivl_16", 0 0, L_0xf7e790;  1 drivers
v0xf7a5f0_0 .net *"_ivl_18", 0 0, L_0xf7e850;  1 drivers
v0xf7a720_0 .net *"_ivl_2", 0 0, L_0xf7e060;  1 drivers
v0xf7a800_0 .net *"_ivl_20", 0 0, L_0xf7ea30;  1 drivers
v0xf7a8e0_0 .net *"_ivl_24", 0 0, L_0xf7ec20;  1 drivers
v0xf7a9c0_0 .net *"_ivl_26", 0 0, L_0xf7ec90;  1 drivers
v0xf7ab30_0 .net *"_ivl_28", 0 0, L_0xf7ebb0;  1 drivers
v0xf7ac10_0 .net *"_ivl_30", 0 0, L_0xf7ee20;  1 drivers
v0xf7acf0_0 .net *"_ivl_32", 0 0, L_0xf7ef20;  1 drivers
v0xf7add0_0 .net *"_ivl_36", 0 0, L_0xf7f190;  1 drivers
L_0x7f05e29e4060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf7ae90_0 .net *"_ivl_38", 0 0, L_0x7f05e29e4060;  1 drivers
v0xf7af70_0 .net *"_ivl_4", 0 0, L_0xf7e0f0;  1 drivers
v0xf7b050_0 .net *"_ivl_6", 0 0, L_0xf7e270;  1 drivers
v0xf7b130_0 .net *"_ivl_8", 0 0, L_0xf7e3b0;  1 drivers
v0xf7b320_0 .net "a", 0 0, v0xf798d0_0;  alias, 1 drivers
v0xf7b3c0_0 .net "b", 0 0, v0xf79970_0;  alias, 1 drivers
v0xf7b4b0_0 .net "c", 0 0, v0xf79a10_0;  alias, 1 drivers
v0xf7b5a0_0 .net "d", 0 0, v0xf79b50_0;  alias, 1 drivers
v0xf7b690_0 .net "out_pos", 0 0, L_0xf7f2a0;  alias, 1 drivers
v0xf7b750_0 .net "out_sop", 0 0, L_0xf7e470;  alias, 1 drivers
v0xf7b810_0 .net "pos0", 0 0, L_0xf7eaa0;  1 drivers
v0xf7b8d0_0 .net "pos1", 0 0, L_0xf7efe0;  1 drivers
L_0xf7f2a0 .functor MUXZ 1, L_0x7f05e29e4060, L_0xf7eaa0, L_0xf7f190, C4<>;
S_0xf7ba50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xf21320;
 .timescale -12 -12;
E_0xf1d9f0 .event anyedge, v0xf7c840_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf7c840_0;
    %nor/r;
    %assign/vec4 v0xf7c840_0, 0;
    %wait E_0xf1d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf78da0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf79c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf79ce0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xf78da0;
T_4 ;
    %wait E_0xf33f40;
    %load/vec4 v0xf79d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf79c40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xf78da0;
T_5 ;
    %wait E_0xf33de0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf79b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79970_0, 0;
    %assign/vec4 v0xf798d0_0, 0;
    %wait E_0xf33de0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf79b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79970_0, 0;
    %assign/vec4 v0xf798d0_0, 0;
    %wait E_0xf33de0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf79b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79970_0, 0;
    %assign/vec4 v0xf798d0_0, 0;
    %wait E_0xf33de0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf79b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79970_0, 0;
    %assign/vec4 v0xf798d0_0, 0;
    %wait E_0xf33de0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf79b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79970_0, 0;
    %assign/vec4 v0xf798d0_0, 0;
    %wait E_0xf33de0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf79b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79970_0, 0;
    %assign/vec4 v0xf798d0_0, 0;
    %wait E_0xf33de0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf79b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79970_0, 0;
    %assign/vec4 v0xf798d0_0, 0;
    %wait E_0xf33de0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf79b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79970_0, 0;
    %assign/vec4 v0xf798d0_0, 0;
    %wait E_0xf33de0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf79b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79970_0, 0;
    %assign/vec4 v0xf798d0_0, 0;
    %wait E_0xf33de0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf79b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79970_0, 0;
    %assign/vec4 v0xf798d0_0, 0;
    %wait E_0xf33de0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf79b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79970_0, 0;
    %assign/vec4 v0xf798d0_0, 0;
    %wait E_0xf33de0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf79b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79970_0, 0;
    %assign/vec4 v0xf798d0_0, 0;
    %wait E_0xf33de0;
    %load/vec4 v0xf79c40_0;
    %store/vec4 v0xf79ce0_0, 0, 1;
    %fork t_1, S_0xf790d0;
    %jmp t_0;
    .scope S_0xf790d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf79310_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xf79310_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xf33de0;
    %load/vec4 v0xf79310_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf79b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79970_0, 0;
    %assign/vec4 v0xf798d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf79310_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xf79310_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xf78da0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf33f40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf79b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf79970_0, 0;
    %assign/vec4 v0xf798d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xf79c40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xf79ce0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xf21320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7c3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7c840_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xf21320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xf7c3e0_0;
    %inv;
    %store/vec4 v0xf7c3e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xf21320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf79ab0_0, v0xf7cac0_0, v0xf7c200_0, v0xf7c2a0_0, v0xf7c340_0, v0xf7c480_0, v0xf7c700_0, v0xf7c660_0, v0xf7c5c0_0, v0xf7c520_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xf21320;
T_9 ;
    %load/vec4 v0xf7c7a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xf7c7a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf7c7a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xf7c7a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xf7c7a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf7c7a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xf7c7a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf7c7a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf7c7a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf7c7a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xf21320;
T_10 ;
    %wait E_0xf33f40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf7c7a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf7c7a0_0, 4, 32;
    %load/vec4 v0xf7c9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xf7c7a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf7c7a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf7c7a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf7c7a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xf7c700_0;
    %load/vec4 v0xf7c700_0;
    %load/vec4 v0xf7c660_0;
    %xor;
    %load/vec4 v0xf7c700_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xf7c7a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf7c7a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xf7c7a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf7c7a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xf7c5c0_0;
    %load/vec4 v0xf7c5c0_0;
    %load/vec4 v0xf7c520_0;
    %xor;
    %load/vec4 v0xf7c5c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xf7c7a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf7c7a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xf7c7a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf7c7a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/ece241_2013_q2/iter0/response22/top_module.sv";
