Analysis & Synthesis report for Em_Robot
Fri Jan 25 11:04:51 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Jan 25 11:04:51 2013        ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; Em_Robot                                 ;
; Top-level Entity Name              ; Em_Robot                                 ;
; Family                             ; Cyclone IV E                             ;
; Total logic elements               ; N/A until Partition Merge                ;
;     Total combinational functions  ; N/A until Partition Merge                ;
;     Dedicated logic registers      ; N/A until Partition Merge                ;
; Total registers                    ; N/A until Partition Merge                ;
; Total pins                         ; N/A until Partition Merge                ;
; Total virtual pins                 ; N/A until Partition Merge                ;
; Total memory bits                  ; N/A until Partition Merge                ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                ;
; Total PLLs                         ; N/A until Partition Merge                ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Em_Robot           ; Em_Robot           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                     ; IP Include File                                                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|IRMode:ir|pll1:u0 ; C:/MyLibriary/project_real/IROBOTSVN/DE2-115_SystemCD/DE2_115_demonstrations/DE2_115_IR/pll1.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Fri Jan 25 11:04:50 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Em_Robot -c Em_Robot
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file if_fsm.v
    Info (12023): Found entity 1: IR_FSM
Info (12021): Found 1 design units, including 1 entities, in source file /mylibriary/project_real/irobotsvn/de2-115_systemcd/de2_115_demonstrations/de2_115_ir/pll1.v
    Info (12023): Found entity 1: pll1
Info (12021): Found 1 design units, including 1 entities, in source file /mylibriary/project_real/irobotsvn/de2-115_systemcd/de2_115_demonstrations/de2_115_ir/ir_receive_terasic.v
    Info (12023): Found entity 1: IR_RECEIVE
Info (12021): Found 1 design units, including 1 entities, in source file uart.v
    Info (12023): Found entity 1: UART
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO
Info (12021): Found 1 design units, including 1 entities, in source file swdebounce.v
    Info (12023): Found entity 1: SwDebounce
Info (12021): Found 1 design units, including 1 entities, in source file em_robot.v
    Info (12023): Found entity 1: Em_Robot
Info (12021): Found 1 design units, including 1 entities, in source file emrobot_segcontrol.v
    Info (12023): Found entity 1: EmRobot_SegControl
Info (12021): Found 1 design units, including 1 entities, in source file segdrive.v
    Info (12023): Found entity 1: SegDrive
Info (12021): Found 1 design units, including 1 entities, in source file emrobot_top.v
    Info (12023): Found entity 1: EmRobot_TOP
Info (12021): Found 1 design units, including 1 entities, in source file seglut.v
    Info (12023): Found entity 1: SEG7_LUT
Warning (10229): Verilog HDL Expression warning at EmRobot_LCDControl.v(39): truncated literal to match 32 bits
Warning (10229): Verilog HDL Expression warning at EmRobot_LCDControl.v(40): truncated literal to match 32 bits
Info (12021): Found 1 design units, including 1 entities, in source file emrobot_lcdcontrol.v
    Info (12023): Found entity 1: EmRobot_LCDCtrol
Info (12021): Found 1 design units, including 1 entities, in source file emrobot_fsm.v
    Info (12023): Found entity 1: EmRobot_FSM
Info (12021): Found 1 design units, including 1 entities, in source file emrobot_control.v
    Info (12023): Found entity 1: EmRobot_Control
Warning (10238): Verilog Module Declaration warning at MUX2.v(12): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "MUX8"
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: MUX8
Info (12021): Found 1 design units, including 1 entities, in source file control_fsm.v
    Info (12023): Found entity 1: Control_FSM
Info (12021): Found 1 design units, including 1 entities, in source file sw.v
    Info (12023): Found entity 1: SW
Info (12021): Found 1 design units, including 1 entities, in source file segdisplay.v
    Info (12023): Found entity 1: SegDisplay
Info (12021): Found 1 design units, including 1 entities, in source file cmdparse.v
    Info (12023): Found entity 1: CmdParse
Info (12021): Found 1 design units, including 1 entities, in source file swlut.v
    Info (12023): Found entity 1: SWLUT
Info (12021): Found 1 design units, including 1 entities, in source file robotiolut.v
    Info (12023): Found entity 1: RobotIOLUT
Info (12021): Found 1 design units, including 1 entities, in source file wirelessmode.v
    Info (12023): Found entity 1: IRMode
Info (12021): Found 1 design units, including 1 entities, in source file emrobot_display.v
    Info (12023): Found entity 1: EmRobot_Display
Info (12021): Found 1 design units, including 1 entities, in source file emrobot_communicate.v
    Info (12023): Found entity 1: EmRobot_Communicate
Info (12021): Found 1 design units, including 1 entities, in source file ctrl_bin2bcd.v
    Info (12023): Found entity 1: BIN2BCD
Info (12021): Found 1 design units, including 1 entities, in source file ctrl_irfsm.v
    Info (12023): Found entity 1: IR_FSM_bak
Warning (10238): Verilog Module Declaration warning at MUX1.v(12): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "MUX1"
Info (12021): Found 1 design units, including 1 entities, in source file mux1.v
    Info (12023): Found entity 1: MUX1
Warning (10236): Verilog HDL Implicit Net warning at SwDebounce.v(23): created implicit net for "Y"
Warning (10236): Verilog HDL Implicit Net warning at EmRobot_TOP.v(68): created implicit net for "reset"
Warning (10236): Verilog HDL Implicit Net warning at EmRobot_TOP.v(69): created implicit net for "BTN_FUSH"
Warning (10236): Verilog HDL Implicit Net warning at EmRobot_TOP.v(70): created implicit net for "BTN_STORE"
Warning (10236): Verilog HDL Implicit Net warning at EmRobot_TOP.v(71): created implicit net for "BTN_MODE"
Warning (10227): Verilog HDL Port Declaration warning at IF_FSM.v(20): data type declaration for "IRDATA" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at IF_FSM.v(13): see declaration for object "IRDATA"
Warning (10227): Verilog HDL Port Declaration warning at IF_FSM.v(23): data type declaration for "wrdata" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at IF_FSM.v(16): see declaration for object "wrdata"
Info (12127): Elaborating entity "Em_Robot" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at Em_Robot.v(358) has no driver
Warning (10034): Output port "DRAM_BA" at Em_Robot.v(359) has no driver
Warning (10034): Output port "DRAM_DQM" at Em_Robot.v(365) has no driver
Warning (10034): Output port "SRAM_ADDR" at Em_Robot.v(371) has no driver
Warning (10034): Output port "FL_ADDR" at Em_Robot.v(380) has no driver
Warning (10034): Output port "HSMC_TX_D_P" at Em_Robot.v(408) has no driver
Warning (10034): Output port "UART_CTS" at Em_Robot.v(251) has no driver
Warning (10034): Output port "DRAM_CAS_N" at Em_Robot.v(360) has no driver
Warning (10034): Output port "DRAM_CKE" at Em_Robot.v(361) has no driver
Warning (10034): Output port "DRAM_CLK" at Em_Robot.v(362) has no driver
Warning (10034): Output port "DRAM_CS_N" at Em_Robot.v(363) has no driver
Warning (10034): Output port "DRAM_RAS_N" at Em_Robot.v(366) has no driver
Warning (10034): Output port "DRAM_WE_N" at Em_Robot.v(367) has no driver
Warning (10034): Output port "SRAM_CE_N" at Em_Robot.v(372) has no driver
Warning (10034): Output port "SRAM_LB_N" at Em_Robot.v(374) has no driver
Warning (10034): Output port "SRAM_OE_N" at Em_Robot.v(375) has no driver
Warning (10034): Output port "SRAM_UB_N" at Em_Robot.v(376) has no driver
Warning (10034): Output port "SRAM_WE_N" at Em_Robot.v(377) has no driver
Warning (10034): Output port "FL_CE_N" at Em_Robot.v(381) has no driver
Warning (10034): Output port "FL_OE_N" at Em_Robot.v(383) has no driver
Warning (10034): Output port "FL_RST_N" at Em_Robot.v(384) has no driver
Warning (10034): Output port "FL_WE_N" at Em_Robot.v(386) has no driver
Warning (10034): Output port "FL_WP_N" at Em_Robot.v(387) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P1" at Em_Robot.v(401) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P2" at Em_Robot.v(402) has no driver
Warning (10034): Output port "HSMC_CLKOUT0" at Em_Robot.v(403) has no driver
Info (12128): Elaborating entity "EmRobot_TOP" for hierarchy "EmRobot_TOP:top"
Warning (10034): Output port "UART_CTS" at EmRobot_TOP.v(37) has no driver
Info (12128): Elaborating entity "SwDebounce" for hierarchy "EmRobot_TOP:top|SwDebounce:sd"
Warning (10230): Verilog HDL assignment warning at SwDebounce.v(26): truncated value with size 32 to match size of target (17)
Info (12128): Elaborating entity "EmRobot_FSM" for hierarchy "EmRobot_TOP:top|EmRobot_FSM:fsm"
Info (12128): Elaborating entity "MUX1" for hierarchy "EmRobot_TOP:top|MUX1:mux3"
Info (12128): Elaborating entity "EmRobot_Control" for hierarchy "EmRobot_TOP:top|EmRobot_Control:control"
Info (12128): Elaborating entity "FIFO" for hierarchy "EmRobot_TOP:top|EmRobot_Control:control|FIFO:commands"
Warning (10230): Verilog HDL assignment warning at Fifo.v(45): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Fifo.v(52): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Fifo.v(62): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Fifo.v(63): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "Control_FSM" for hierarchy "EmRobot_TOP:top|EmRobot_Control:control|Control_FSM:fsm"
Warning (10235): Verilog HDL Always Construct warning at Control_FSM.v(55): variable "mode" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Control_FSM.v(62): variable "btns" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Control_FSM.v(74): variable "btns" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Control_FSM.v(78): variable "btns" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at Control_FSM.v(48): inferring latch(es) for variable "storecmd", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Control_FSM.v(48): inferring latch(es) for variable "fush", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "fush" at Control_FSM.v(48)
Info (10041): Inferred latch for "storecmd" at Control_FSM.v(48)
Info (12128): Elaborating entity "SW" for hierarchy "EmRobot_TOP:top|EmRobot_Control:control|SW:sw"
Info (12128): Elaborating entity "BIN2BCD" for hierarchy "EmRobot_TOP:top|EmRobot_Control:control|SW:sw|BIN2BCD:bin2bcd"
Warning (10230): Verilog HDL assignment warning at Ctrl_BIN2BCD.v(31): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Ctrl_BIN2BCD.v(29): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "CmdParse" for hierarchy "EmRobot_TOP:top|EmRobot_Control:control|CmdParse:cmdparse"
Warning (10230): Verilog HDL assignment warning at CmdParse.v(51): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at CmdParse.v(57): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "RobotIOLUT" for hierarchy "EmRobot_TOP:top|EmRobot_Control:control|CmdParse:cmdparse|RobotIOLUT:robotlut"
Info (12128): Elaborating entity "MUX8" for hierarchy "EmRobot_TOP:top|EmRobot_Control:control|MUX8:mux"
Info (12128): Elaborating entity "SegDisplay" for hierarchy "EmRobot_TOP:top|EmRobot_Control:control|SegDisplay:seg"
Info (12128): Elaborating entity "IRMode" for hierarchy "EmRobot_TOP:top|EmRobot_Control:control|IRMode:ir"
Info (12128): Elaborating entity "IR_FSM" for hierarchy "EmRobot_TOP:top|EmRobot_Control:control|IRMode:ir|IR_FSM:wfsm"
Info (12128): Elaborating entity "pll1" for hierarchy "EmRobot_TOP:top|EmRobot_Control:control|IRMode:ir|pll1:u0"
Info (12128): Elaborating entity "altpll" for hierarchy "EmRobot_TOP:top|EmRobot_Control:control|IRMode:ir|pll1:u0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "EmRobot_TOP:top|EmRobot_Control:control|IRMode:ir|pll1:u0|altpll:altpll_component"
Info (12133): Instantiated megafunction "EmRobot_TOP:top|EmRobot_Control:control|IRMode:ir|pll1:u0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "EmRobot_TOP:top|EmRobot_Control:control|IRMode:ir|pll1:u0|altpll:altpll_component|pll1_altpll:auto_generated"
Info (12128): Elaborating entity "IR_RECEIVE" for hierarchy "EmRobot_TOP:top|EmRobot_Control:control|IRMode:ir|IR_RECEIVE:u1"
Info (12128): Elaborating entity "EmRobot_Display" for hierarchy "EmRobot_TOP:top|EmRobot_Display:display"
Info (12128): Elaborating entity "EmRobot_SegControl" for hierarchy "EmRobot_TOP:top|EmRobot_Display:display|EmRobot_SegControl:em_segcontrol"
Info (12128): Elaborating entity "SegDrive" for hierarchy "EmRobot_TOP:top|EmRobot_Display:display|EmRobot_SegControl:em_segcontrol|SegDrive:u0"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "EmRobot_TOP:top|EmRobot_Display:display|EmRobot_SegControl:em_segcontrol|SegDrive:u0|SEG7_LUT:sl"
Info (12128): Elaborating entity "EmRobot_LCDCtrol" for hierarchy "EmRobot_TOP:top|EmRobot_Display:display|EmRobot_LCDCtrol:em_lcdctrol"
Warning (10036): Verilog HDL or VHDL warning at EmRobot_LCDControl.v(34): object "clk_10k" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at EmRobot_LCDControl.v(39): object "Data1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at EmRobot_LCDControl.v(40): object "Data2" assigned a value but never read
Error (10028): Can't resolve multiple constant drivers for net "LCD_DATA[7]" at EmRobot_LCDControl.v(128) File: C:/MyLibriary/project_real/IROBOTSVN/Project_Verilog/EmRobot_LCDControl.v Line: 128
Error (10029): Constant driver at EmRobot_LCDControl.v(73) File: C:/MyLibriary/project_real/IROBOTSVN/Project_Verilog/EmRobot_LCDControl.v Line: 73
Error (10028): Can't resolve multiple constant drivers for net "LCD_DATA[6]" at EmRobot_LCDControl.v(128) File: C:/MyLibriary/project_real/IROBOTSVN/Project_Verilog/EmRobot_LCDControl.v Line: 128
Error (10028): Can't resolve multiple constant drivers for net "LCD_DATA[5]" at EmRobot_LCDControl.v(128) File: C:/MyLibriary/project_real/IROBOTSVN/Project_Verilog/EmRobot_LCDControl.v Line: 128
Error (10028): Can't resolve multiple constant drivers for net "LCD_DATA[4]" at EmRobot_LCDControl.v(128) File: C:/MyLibriary/project_real/IROBOTSVN/Project_Verilog/EmRobot_LCDControl.v Line: 128
Error (10028): Can't resolve multiple constant drivers for net "LCD_DATA[3]" at EmRobot_LCDControl.v(128) File: C:/MyLibriary/project_real/IROBOTSVN/Project_Verilog/EmRobot_LCDControl.v Line: 128
Error (10028): Can't resolve multiple constant drivers for net "LCD_DATA[2]" at EmRobot_LCDControl.v(128) File: C:/MyLibriary/project_real/IROBOTSVN/Project_Verilog/EmRobot_LCDControl.v Line: 128
Error (10028): Can't resolve multiple constant drivers for net "LCD_DATA[1]" at EmRobot_LCDControl.v(128) File: C:/MyLibriary/project_real/IROBOTSVN/Project_Verilog/EmRobot_LCDControl.v Line: 128
Error (10028): Can't resolve multiple constant drivers for net "LCD_DATA[0]" at EmRobot_LCDControl.v(128) File: C:/MyLibriary/project_real/IROBOTSVN/Project_Verilog/EmRobot_LCDControl.v Line: 128
Error (10028): Can't resolve multiple constant drivers for net "LCD_RW" at EmRobot_LCDControl.v(128) File: C:/MyLibriary/project_real/IROBOTSVN/Project_Verilog/EmRobot_LCDControl.v Line: 128
Error (10028): Can't resolve multiple constant drivers for net "LCD_RS" at EmRobot_LCDControl.v(128) File: C:/MyLibriary/project_real/IROBOTSVN/Project_Verilog/EmRobot_LCDControl.v Line: 128
Error (10028): Can't resolve multiple constant drivers for net "LCD_EN" at EmRobot_LCDControl.v(140) File: C:/MyLibriary/project_real/IROBOTSVN/Project_Verilog/EmRobot_LCDControl.v Line: 140
Error (10028): Can't resolve multiple constant drivers for net "Flag" at EmRobot_LCDControl.v(140) File: C:/MyLibriary/project_real/IROBOTSVN/Project_Verilog/EmRobot_LCDControl.v Line: 140
Error (10029): Constant driver at EmRobot_LCDControl.v(128) File: C:/MyLibriary/project_real/IROBOTSVN/Project_Verilog/EmRobot_LCDControl.v Line: 128
Error (10028): Can't resolve multiple constant drivers for net "DataCounter[3]" at EmRobot_LCDControl.v(128) File: C:/MyLibriary/project_real/IROBOTSVN/Project_Verilog/EmRobot_LCDControl.v Line: 128
Error (10028): Can't resolve multiple constant drivers for net "DataCounter[2]" at EmRobot_LCDControl.v(128) File: C:/MyLibriary/project_real/IROBOTSVN/Project_Verilog/EmRobot_LCDControl.v Line: 128
Error (10028): Can't resolve multiple constant drivers for net "DataCounter[1]" at EmRobot_LCDControl.v(128) File: C:/MyLibriary/project_real/IROBOTSVN/Project_Verilog/EmRobot_LCDControl.v Line: 128
Error (10028): Can't resolve multiple constant drivers for net "DataCounter[0]" at EmRobot_LCDControl.v(128) File: C:/MyLibriary/project_real/IROBOTSVN/Project_Verilog/EmRobot_LCDControl.v Line: 128
Error (12152): Can't elaborate user hierarchy "EmRobot_TOP:top|EmRobot_Display:display|EmRobot_LCDCtrol:em_lcdctrol" File: C:/MyLibriary/project_real/IROBOTSVN/Project_Verilog/EmRobot_Display.v Line: 91
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 19 errors, 56 warnings
    Error: Peak virtual memory: 351 megabytes
    Error: Processing ended: Fri Jan 25 11:04:51 2013
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


