
telechips_drive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b8cc  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006dc  0800ba80  0800ba80  0000ca80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c15c  0800c15c  0000e1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c15c  0800c15c  0000d15c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c164  0800c164  0000e1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c164  0800c164  0000d164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c168  0800c168  0000d168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800c16c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e1dc  2**0
                  CONTENTS
 10 .bss          00004274  200001dc  200001dc  0000e1dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004450  20004450  0000e1dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e1dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   000145cd  00000000  00000000  0000e20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f7f  00000000  00000000  000227d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013e8  00000000  00000000  00025758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f76  00000000  00000000  00026b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000279d6  00000000  00000000  00027ab6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015894  00000000  00000000  0004f48c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f3c70  00000000  00000000  00064d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00158990  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006908  00000000  00000000  001589d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000054  00000000  00000000  0015f2dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800ba64 	.word	0x0800ba64

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	0800ba64 	.word	0x0800ba64

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001040:	b480      	push	{r7}
 8001042:	b085      	sub	sp, #20
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	4a07      	ldr	r2, [pc, #28]	@ (800106c <vApplicationGetIdleTaskMemory+0x2c>)
 8001050:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001052:	68bb      	ldr	r3, [r7, #8]
 8001054:	4a06      	ldr	r2, [pc, #24]	@ (8001070 <vApplicationGetIdleTaskMemory+0x30>)
 8001056:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2280      	movs	r2, #128	@ 0x80
 800105c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800105e:	bf00      	nop
 8001060:	3714      	adds	r7, #20
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	200001f8 	.word	0x200001f8
 8001070:	2000024c 	.word	0x2000024c

08001074 <UART_SendString>:
/* USER CODE BEGIN 0 */
#include "string.h"
#include <stdarg.h>
#include <stdio.h>
//#define printf UART_SendString
void UART_SendString(char* str) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff f907 	bl	8000290 <strlen>
 8001082:	4603      	mov	r3, r0
 8001084:	b29a      	uxth	r2, r3
 8001086:	f04f 33ff 	mov.w	r3, #4294967295
 800108a:	6879      	ldr	r1, [r7, #4]
 800108c:	4803      	ldr	r0, [pc, #12]	@ (800109c <UART_SendString+0x28>)
 800108e:	f004 fb4b 	bl	8005728 <HAL_UART_Transmit>
}
 8001092:	bf00      	nop
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	2000054c 	.word	0x2000054c

080010a0 <delay_us>:
//    (TIM2 )
void delay_us(uint32_t us) {
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 80010a8:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <delay_us+0x2c>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2200      	movs	r2, #0
 80010ae:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim2) < us);
 80010b0:	bf00      	nop
 80010b2:	4b06      	ldr	r3, [pc, #24]	@ (80010cc <delay_us+0x2c>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010b8:	687a      	ldr	r2, [r7, #4]
 80010ba:	429a      	cmp	r2, r3
 80010bc:	d8f9      	bhi.n	80010b2 <delay_us+0x12>
}
 80010be:	bf00      	nop
 80010c0:	bf00      	nop
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	200004bc 	.word	0x200004bc

080010d0 <DHT11_SetPinOutput>:

// GPIO   
void DHT11_SetPinOutput(void) {
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d6:	1d3b      	adds	r3, r7, #4
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_PIN;
 80010e4:	2308      	movs	r3, #8
 80010e6:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e8:	2301      	movs	r3, #1
 80010ea:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	2300      	movs	r3, #0
 80010ee:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f0:	2300      	movs	r3, #0
 80010f2:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 80010f4:	1d3b      	adds	r3, r7, #4
 80010f6:	4619      	mov	r1, r3
 80010f8:	4803      	ldr	r0, [pc, #12]	@ (8001108 <DHT11_SetPinOutput+0x38>)
 80010fa:	f002 fd7f 	bl	8003bfc <HAL_GPIO_Init>
}
 80010fe:	bf00      	nop
 8001100:	3718      	adds	r7, #24
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	40021800 	.word	0x40021800

0800110c <DHT11_SetPinInput>:

// GPIO   
void DHT11_SetPinInput(void) {
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001112:	1d3b      	adds	r3, r7, #4
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]
 800111e:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_PIN;
 8001120:	2308      	movs	r3, #8
 8001122:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001124:	2300      	movs	r3, #0
 8001126:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001128:	2301      	movs	r3, #1
 800112a:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 800112c:	1d3b      	adds	r3, r7, #4
 800112e:	4619      	mov	r1, r3
 8001130:	4803      	ldr	r0, [pc, #12]	@ (8001140 <DHT11_SetPinInput+0x34>)
 8001132:	f002 fd63 	bl	8003bfc <HAL_GPIO_Init>
}
 8001136:	bf00      	nop
 8001138:	3718      	adds	r7, #24
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40021800 	.word	0x40021800

08001144 <DHT11_Start>:

// DHT11  
void DHT11_Start(void) {
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
    DHT11_SetPinOutput();
 8001148:	f7ff ffc2 	bl	80010d0 <DHT11_SetPinOutput>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 800114c:	2200      	movs	r2, #0
 800114e:	2108      	movs	r1, #8
 8001150:	4809      	ldr	r0, [pc, #36]	@ (8001178 <DHT11_Start+0x34>)
 8001152:	f002 ff17 	bl	8003f84 <HAL_GPIO_WritePin>
    delay_us(18000);  // 18ms Low
 8001156:	f244 6050 	movw	r0, #18000	@ 0x4650
 800115a:	f7ff ffa1 	bl	80010a0 <delay_us>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 800115e:	2201      	movs	r2, #1
 8001160:	2108      	movs	r1, #8
 8001162:	4805      	ldr	r0, [pc, #20]	@ (8001178 <DHT11_Start+0x34>)
 8001164:	f002 ff0e 	bl	8003f84 <HAL_GPIO_WritePin>
    delay_us(30);     // 30us High
 8001168:	201e      	movs	r0, #30
 800116a:	f7ff ff99 	bl	80010a0 <delay_us>
    DHT11_SetPinInput();
 800116e:	f7ff ffcd 	bl	800110c <DHT11_SetPinInput>
}
 8001172:	bf00      	nop
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	40021800 	.word	0x40021800

0800117c <DHT11_CheckResponse>:

// DHT11  
uint8_t DHT11_CheckResponse(void) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
    uint8_t response = 0;
 8001182:	2300      	movs	r3, #0
 8001184:	70fb      	strb	r3, [r7, #3]
    uint32_t timeout = 0;
 8001186:	2300      	movs	r3, #0
 8001188:	607b      	str	r3, [r7, #4]

    // 80us Low 
    timeout = 0;
 800118a:	2300      	movs	r3, #0
 800118c:	607b      	str	r3, [r7, #4]
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET) {
 800118e:	e00a      	b.n	80011a6 <DHT11_CheckResponse+0x2a>
        delay_us(1);
 8001190:	2001      	movs	r0, #1
 8001192:	f7ff ff85 	bl	80010a0 <delay_us>
        timeout++;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	3301      	adds	r3, #1
 800119a:	607b      	str	r3, [r7, #4]
        if (timeout > 100) return 0;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2b64      	cmp	r3, #100	@ 0x64
 80011a0:	d901      	bls.n	80011a6 <DHT11_CheckResponse+0x2a>
 80011a2:	2300      	movs	r3, #0
 80011a4:	e01c      	b.n	80011e0 <DHT11_CheckResponse+0x64>
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET) {
 80011a6:	2108      	movs	r1, #8
 80011a8:	480f      	ldr	r0, [pc, #60]	@ (80011e8 <DHT11_CheckResponse+0x6c>)
 80011aa:	f002 fed3 	bl	8003f54 <HAL_GPIO_ReadPin>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d0ed      	beq.n	8001190 <DHT11_CheckResponse+0x14>
    }

    // 80us High 
    timeout = 0;
 80011b4:	2300      	movs	r3, #0
 80011b6:	607b      	str	r3, [r7, #4]
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 80011b8:	e00a      	b.n	80011d0 <DHT11_CheckResponse+0x54>
        delay_us(1);
 80011ba:	2001      	movs	r0, #1
 80011bc:	f7ff ff70 	bl	80010a0 <delay_us>
        timeout++;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	3301      	adds	r3, #1
 80011c4:	607b      	str	r3, [r7, #4]
        if (timeout > 100) return 0;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	2b64      	cmp	r3, #100	@ 0x64
 80011ca:	d901      	bls.n	80011d0 <DHT11_CheckResponse+0x54>
 80011cc:	2300      	movs	r3, #0
 80011ce:	e007      	b.n	80011e0 <DHT11_CheckResponse+0x64>
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 80011d0:	2108      	movs	r1, #8
 80011d2:	4805      	ldr	r0, [pc, #20]	@ (80011e8 <DHT11_CheckResponse+0x6c>)
 80011d4:	f002 febe 	bl	8003f54 <HAL_GPIO_ReadPin>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d0ed      	beq.n	80011ba <DHT11_CheckResponse+0x3e>
    }

    return 1;
 80011de:	2301      	movs	r3, #1
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40021800 	.word	0x40021800

080011ec <DHT11_ReadByte>:

// DHT11 1 
uint8_t DHT11_ReadByte(void) {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
    uint8_t byte = 0;
 80011f2:	2300      	movs	r3, #0
 80011f4:	73fb      	strb	r3, [r7, #15]
    uint32_t timeout = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < 8; i++) {
 80011fa:	2300      	movs	r3, #0
 80011fc:	607b      	str	r3, [r7, #4]
 80011fe:	e042      	b.n	8001286 <DHT11_ReadByte+0x9a>
        // 50us Low  
        timeout = 0;
 8001200:	2300      	movs	r3, #0
 8001202:	60bb      	str	r3, [r7, #8]
        while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET) {
 8001204:	e00a      	b.n	800121c <DHT11_ReadByte+0x30>
            delay_us(1);
 8001206:	2001      	movs	r0, #1
 8001208:	f7ff ff4a 	bl	80010a0 <delay_us>
            timeout++;
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	3301      	adds	r3, #1
 8001210:	60bb      	str	r3, [r7, #8]
            if (timeout > 100) return 0;
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	2b64      	cmp	r3, #100	@ 0x64
 8001216:	d901      	bls.n	800121c <DHT11_ReadByte+0x30>
 8001218:	2300      	movs	r3, #0
 800121a:	e038      	b.n	800128e <DHT11_ReadByte+0xa2>
        while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET) {
 800121c:	2108      	movs	r1, #8
 800121e:	481e      	ldr	r0, [pc, #120]	@ (8001298 <DHT11_ReadByte+0xac>)
 8001220:	f002 fe98 	bl	8003f54 <HAL_GPIO_ReadPin>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d0ed      	beq.n	8001206 <DHT11_ReadByte+0x1a>
        }

        // High   0/1 
        delay_us(40);
 800122a:	2028      	movs	r0, #40	@ 0x28
 800122c:	f7ff ff38 	bl	80010a0 <delay_us>

        if (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 8001230:	2108      	movs	r1, #8
 8001232:	4819      	ldr	r0, [pc, #100]	@ (8001298 <DHT11_ReadByte+0xac>)
 8001234:	f002 fe8e 	bl	8003f54 <HAL_GPIO_ReadPin>
 8001238:	4603      	mov	r3, r0
 800123a:	2b01      	cmp	r3, #1
 800123c:	d10b      	bne.n	8001256 <DHT11_ReadByte+0x6a>
            byte |= (1 << (7 - i));  // 1
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f1c3 0307 	rsb	r3, r3, #7
 8001244:	2201      	movs	r2, #1
 8001246:	fa02 f303 	lsl.w	r3, r2, r3
 800124a:	b25a      	sxtb	r2, r3
 800124c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001250:	4313      	orrs	r3, r2
 8001252:	b25b      	sxtb	r3, r3
 8001254:	73fb      	strb	r3, [r7, #15]
        }

        // High    
        timeout = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	60bb      	str	r3, [r7, #8]
        while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 800125a:	e008      	b.n	800126e <DHT11_ReadByte+0x82>
            delay_us(1);
 800125c:	2001      	movs	r0, #1
 800125e:	f7ff ff1f 	bl	80010a0 <delay_us>
            timeout++;
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	3301      	adds	r3, #1
 8001266:	60bb      	str	r3, [r7, #8]
            if (timeout > 100) break;
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	2b64      	cmp	r3, #100	@ 0x64
 800126c:	d807      	bhi.n	800127e <DHT11_ReadByte+0x92>
        while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 800126e:	2108      	movs	r1, #8
 8001270:	4809      	ldr	r0, [pc, #36]	@ (8001298 <DHT11_ReadByte+0xac>)
 8001272:	f002 fe6f 	bl	8003f54 <HAL_GPIO_ReadPin>
 8001276:	4603      	mov	r3, r0
 8001278:	2b01      	cmp	r3, #1
 800127a:	d0ef      	beq.n	800125c <DHT11_ReadByte+0x70>
 800127c:	e000      	b.n	8001280 <DHT11_ReadByte+0x94>
            if (timeout > 100) break;
 800127e:	bf00      	nop
    for (int i = 0; i < 8; i++) {
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	3301      	adds	r3, #1
 8001284:	607b      	str	r3, [r7, #4]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2b07      	cmp	r3, #7
 800128a:	ddb9      	ble.n	8001200 <DHT11_ReadByte+0x14>
        }
    }

    return byte;
 800128c:	7bfb      	ldrb	r3, [r7, #15]
}
 800128e:	4618      	mov	r0, r3
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	40021800 	.word	0x40021800

0800129c <DHT11_ReadData>:

// DHT11  
uint8_t DHT11_ReadData(DHT11_Data *data) {
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
    uint8_t checksum;

    DHT11_Start();
 80012a4:	f7ff ff4e 	bl	8001144 <DHT11_Start>

    if (!DHT11_CheckResponse()) {
 80012a8:	f7ff ff68 	bl	800117c <DHT11_CheckResponse>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d101      	bne.n	80012b6 <DHT11_ReadData+0x1a>
        return 0;  //  
 80012b2:	2300      	movs	r3, #0
 80012b4:	e033      	b.n	800131e <DHT11_ReadData+0x82>
    }

    data->humidity_int = DHT11_ReadByte();
 80012b6:	f7ff ff99 	bl	80011ec <DHT11_ReadByte>
 80012ba:	4603      	mov	r3, r0
 80012bc:	461a      	mov	r2, r3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	701a      	strb	r2, [r3, #0]
    data->humidity_dec = DHT11_ReadByte();
 80012c2:	f7ff ff93 	bl	80011ec <DHT11_ReadByte>
 80012c6:	4603      	mov	r3, r0
 80012c8:	461a      	mov	r2, r3
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	705a      	strb	r2, [r3, #1]
    data->temperature_int = DHT11_ReadByte();
 80012ce:	f7ff ff8d 	bl	80011ec <DHT11_ReadByte>
 80012d2:	4603      	mov	r3, r0
 80012d4:	461a      	mov	r2, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	709a      	strb	r2, [r3, #2]
    data->temperature_dec = DHT11_ReadByte();
 80012da:	f7ff ff87 	bl	80011ec <DHT11_ReadByte>
 80012de:	4603      	mov	r3, r0
 80012e0:	461a      	mov	r2, r3
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	70da      	strb	r2, [r3, #3]
    data->checksum = DHT11_ReadByte();
 80012e6:	f7ff ff81 	bl	80011ec <DHT11_ReadByte>
 80012ea:	4603      	mov	r3, r0
 80012ec:	461a      	mov	r2, r3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	711a      	strb	r2, [r3, #4]

    //  
    checksum = data->humidity_int + data->humidity_dec +
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	781a      	ldrb	r2, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	785b      	ldrb	r3, [r3, #1]
 80012fa:	4413      	add	r3, r2
 80012fc:	b2da      	uxtb	r2, r3
               data->temperature_int + data->temperature_dec;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	789b      	ldrb	r3, [r3, #2]
    checksum = data->humidity_int + data->humidity_dec +
 8001302:	4413      	add	r3, r2
 8001304:	b2da      	uxtb	r2, r3
               data->temperature_int + data->temperature_dec;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	78db      	ldrb	r3, [r3, #3]
    checksum = data->humidity_int + data->humidity_dec +
 800130a:	4413      	add	r3, r2
 800130c:	73fb      	strb	r3, [r7, #15]

    if (checksum != data->checksum) {
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	791b      	ldrb	r3, [r3, #4]
 8001312:	7bfa      	ldrb	r2, [r7, #15]
 8001314:	429a      	cmp	r2, r3
 8001316:	d001      	beq.n	800131c <DHT11_ReadData+0x80>
        return 0;  //  
 8001318:	2300      	movs	r3, #0
 800131a:	e000      	b.n	800131e <DHT11_ReadData+0x82>
    }

    return 1;  // 
 800131c:	2301      	movs	r3, #1
}
 800131e:	4618      	mov	r0, r3
 8001320:	3710      	adds	r7, #16
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <Control_Motor>:
//      
// speed: 0 ~ 1000 (Counter Period  )
// direction: 0(), 1(), 2()
void Control_Motor(uint32_t direction, uint32_t speed) {
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	6039      	str	r1, [r7, #0]
    // 1.   (PWM Duty Cycle )
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, speed);
 8001332:	4b2c      	ldr	r3, [pc, #176]	@ (80013e4 <Control_Motor+0xbc>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	683a      	ldr	r2, [r7, #0]
 8001338:	635a      	str	r2, [r3, #52]	@ 0x34

    // 2.  
    if (direction == 1) { // 
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d118      	bne.n	8001372 <Control_Motor+0x4a>
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_SET);
 8001340:	2201      	movs	r2, #1
 8001342:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001346:	4828      	ldr	r0, [pc, #160]	@ (80013e8 <Control_Motor+0xc0>)
 8001348:	f002 fe1c 	bl	8003f84 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_RESET);
 800134c:	2200      	movs	r2, #0
 800134e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001352:	4826      	ldr	r0, [pc, #152]	@ (80013ec <Control_Motor+0xc4>)
 8001354:	f002 fe16 	bl	8003f84 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_SET);
 8001358:	2201      	movs	r2, #1
 800135a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800135e:	4822      	ldr	r0, [pc, #136]	@ (80013e8 <Control_Motor+0xc0>)
 8001360:	f002 fe10 	bl	8003f84 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, GPIO_PIN_RESET);
 8001364:	2200      	movs	r2, #0
 8001366:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800136a:	4820      	ldr	r0, [pc, #128]	@ (80013ec <Control_Motor+0xc4>)
 800136c:	f002 fe0a 	bl	8003f84 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, GPIO_PIN_RESET);
    }
}
 8001370:	e033      	b.n	80013da <Control_Motor+0xb2>
    else if (direction == 2) { // 
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2b02      	cmp	r3, #2
 8001376:	d118      	bne.n	80013aa <Control_Motor+0x82>
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET);
 8001378:	2200      	movs	r2, #0
 800137a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800137e:	481a      	ldr	r0, [pc, #104]	@ (80013e8 <Control_Motor+0xc0>)
 8001380:	f002 fe00 	bl	8003f84 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_SET);
 8001384:	2201      	movs	r2, #1
 8001386:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800138a:	4818      	ldr	r0, [pc, #96]	@ (80013ec <Control_Motor+0xc4>)
 800138c:	f002 fdfa 	bl	8003f84 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 8001390:	2200      	movs	r2, #0
 8001392:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001396:	4814      	ldr	r0, [pc, #80]	@ (80013e8 <Control_Motor+0xc0>)
 8001398:	f002 fdf4 	bl	8003f84 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, GPIO_PIN_SET);
 800139c:	2201      	movs	r2, #1
 800139e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013a2:	4812      	ldr	r0, [pc, #72]	@ (80013ec <Control_Motor+0xc4>)
 80013a4:	f002 fdee 	bl	8003f84 <HAL_GPIO_WritePin>
}
 80013a8:	e017      	b.n	80013da <Control_Motor+0xb2>
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET);
 80013aa:	2200      	movs	r2, #0
 80013ac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013b0:	480d      	ldr	r0, [pc, #52]	@ (80013e8 <Control_Motor+0xc0>)
 80013b2:	f002 fde7 	bl	8003f84 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_RESET);
 80013b6:	2200      	movs	r2, #0
 80013b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013bc:	480b      	ldr	r0, [pc, #44]	@ (80013ec <Control_Motor+0xc4>)
 80013be:	f002 fde1 	bl	8003f84 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 80013c2:	2200      	movs	r2, #0
 80013c4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80013c8:	4807      	ldr	r0, [pc, #28]	@ (80013e8 <Control_Motor+0xc0>)
 80013ca:	f002 fddb 	bl	8003f84 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, GPIO_PIN_RESET);
 80013ce:	2200      	movs	r2, #0
 80013d0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013d4:	4805      	ldr	r0, [pc, #20]	@ (80013ec <Control_Motor+0xc4>)
 80013d6:	f002 fdd5 	bl	8003f84 <HAL_GPIO_WritePin>
}
 80013da:	bf00      	nop
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	20000504 	.word	0x20000504
 80013e8:	40021000 	.word	0x40021000
 80013ec:	40021400 	.word	0x40021400

080013f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013f0:	b5b0      	push	{r4, r5, r7, lr}
 80013f2:	b096      	sub	sp, #88	@ 0x58
 80013f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013f6:	f000 ffd3 	bl	80023a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013fa:	f000 f861 	bl	80014c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013fe:	f000 fa49 	bl	8001894 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001402:	f000 f99b 	bl	800173c <MX_TIM3_Init>
  MX_TIM2_Init();
 8001406:	f000 f94d 	bl	80016a4 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 800140a:	f000 fa19 	bl	8001840 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 800140e:	f000 f8c1 	bl	8001594 <MX_ADC1_Init>
  MX_CAN1_Init();
 8001412:	f000 f911 	bl	8001638 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  CAN_App_Init();
 8001416:	f000 fafd 	bl	8001a14 <CAN_App_Init>
  HAL_TIM_Base_Start(&htim2);
 800141a:	4821      	ldr	r0, [pc, #132]	@ (80014a0 <main+0xb0>)
 800141c:	f003 fa8e 	bl	800493c <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001420:	2100      	movs	r1, #0
 8001422:	4820      	ldr	r0, [pc, #128]	@ (80014a4 <main+0xb4>)
 8001424:	f003 fb4c 	bl	8004ac0 <HAL_TIM_PWM_Start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001428:	4b1f      	ldr	r3, [pc, #124]	@ (80014a8 <main+0xb8>)
 800142a:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800142e:	461d      	mov	r5, r3
 8001430:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001432:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001434:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001438:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800143c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001440:	2100      	movs	r1, #0
 8001442:	4618      	mov	r0, r3
 8001444:	f004 fd4b 	bl	8005ede <osThreadCreate>
 8001448:	4603      	mov	r3, r0
 800144a:	4a18      	ldr	r2, [pc, #96]	@ (80014ac <main+0xbc>)
 800144c:	6013      	str	r3, [r2, #0]

  /* definition and creation of temp_hum */
  osThreadDef(temp_hum, StartTask02, osPriorityNormal, 0, 512);
 800144e:	4b18      	ldr	r3, [pc, #96]	@ (80014b0 <main+0xc0>)
 8001450:	f107 0420 	add.w	r4, r7, #32
 8001454:	461d      	mov	r5, r3
 8001456:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001458:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800145a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800145e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  temp_humHandle = osThreadCreate(osThread(temp_hum), NULL);
 8001462:	f107 0320 	add.w	r3, r7, #32
 8001466:	2100      	movs	r1, #0
 8001468:	4618      	mov	r0, r3
 800146a:	f004 fd38 	bl	8005ede <osThreadCreate>
 800146e:	4603      	mov	r3, r0
 8001470:	4a10      	ldr	r2, [pc, #64]	@ (80014b4 <main+0xc4>)
 8001472:	6013      	str	r3, [r2, #0]

  /* definition and creation of bright */
  osThreadDef(bright, StartTask03, osPriorityIdle, 0, 512);
 8001474:	4b10      	ldr	r3, [pc, #64]	@ (80014b8 <main+0xc8>)
 8001476:	1d3c      	adds	r4, r7, #4
 8001478:	461d      	mov	r5, r3
 800147a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800147c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800147e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001482:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  brightHandle = osThreadCreate(osThread(bright), NULL);
 8001486:	1d3b      	adds	r3, r7, #4
 8001488:	2100      	movs	r1, #0
 800148a:	4618      	mov	r0, r3
 800148c:	f004 fd27 	bl	8005ede <osThreadCreate>
 8001490:	4603      	mov	r3, r0
 8001492:	4a0a      	ldr	r2, [pc, #40]	@ (80014bc <main+0xcc>)
 8001494:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001496:	f004 fd1b 	bl	8005ed0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800149a:	bf00      	nop
 800149c:	e7fd      	b.n	800149a <main+0xaa>
 800149e:	bf00      	nop
 80014a0:	200004bc 	.word	0x200004bc
 80014a4:	20000504 	.word	0x20000504
 80014a8:	0800ba8c 	.word	0x0800ba8c
 80014ac:	20000594 	.word	0x20000594
 80014b0:	0800bab4 	.word	0x0800bab4
 80014b4:	20000598 	.word	0x20000598
 80014b8:	0800bad8 	.word	0x0800bad8
 80014bc:	2000059c 	.word	0x2000059c

080014c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b094      	sub	sp, #80	@ 0x50
 80014c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014c6:	f107 0320 	add.w	r3, r7, #32
 80014ca:	2230      	movs	r2, #48	@ 0x30
 80014cc:	2100      	movs	r1, #0
 80014ce:	4618      	mov	r0, r3
 80014d0:	f006 feeb 	bl	80082aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014d4:	f107 030c 	add.w	r3, r7, #12
 80014d8:	2200      	movs	r2, #0
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	605a      	str	r2, [r3, #4]
 80014de:	609a      	str	r2, [r3, #8]
 80014e0:	60da      	str	r2, [r3, #12]
 80014e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014e4:	2300      	movs	r3, #0
 80014e6:	60bb      	str	r3, [r7, #8]
 80014e8:	4b28      	ldr	r3, [pc, #160]	@ (800158c <SystemClock_Config+0xcc>)
 80014ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ec:	4a27      	ldr	r2, [pc, #156]	@ (800158c <SystemClock_Config+0xcc>)
 80014ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80014f4:	4b25      	ldr	r3, [pc, #148]	@ (800158c <SystemClock_Config+0xcc>)
 80014f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014fc:	60bb      	str	r3, [r7, #8]
 80014fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001500:	2300      	movs	r3, #0
 8001502:	607b      	str	r3, [r7, #4]
 8001504:	4b22      	ldr	r3, [pc, #136]	@ (8001590 <SystemClock_Config+0xd0>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800150c:	4a20      	ldr	r2, [pc, #128]	@ (8001590 <SystemClock_Config+0xd0>)
 800150e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001512:	6013      	str	r3, [r2, #0]
 8001514:	4b1e      	ldr	r3, [pc, #120]	@ (8001590 <SystemClock_Config+0xd0>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800151c:	607b      	str	r3, [r7, #4]
 800151e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001520:	2302      	movs	r3, #2
 8001522:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001524:	2301      	movs	r3, #1
 8001526:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001528:	2310      	movs	r3, #16
 800152a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800152c:	2302      	movs	r3, #2
 800152e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001530:	2300      	movs	r3, #0
 8001532:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001534:	2308      	movs	r3, #8
 8001536:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001538:	2354      	movs	r3, #84	@ 0x54
 800153a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800153c:	2302      	movs	r3, #2
 800153e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001540:	2304      	movs	r3, #4
 8001542:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001544:	f107 0320 	add.w	r3, r7, #32
 8001548:	4618      	mov	r0, r3
 800154a:	f002 fd4f 	bl	8003fec <HAL_RCC_OscConfig>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001554:	f000 fc72 	bl	8001e3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001558:	230f      	movs	r3, #15
 800155a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800155c:	2302      	movs	r3, #2
 800155e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001560:	2300      	movs	r3, #0
 8001562:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001564:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001568:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800156a:	2300      	movs	r3, #0
 800156c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800156e:	f107 030c 	add.w	r3, r7, #12
 8001572:	2102      	movs	r1, #2
 8001574:	4618      	mov	r0, r3
 8001576:	f002 ffb1 	bl	80044dc <HAL_RCC_ClockConfig>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001580:	f000 fc5c 	bl	8001e3c <Error_Handler>
  }
}
 8001584:	bf00      	nop
 8001586:	3750      	adds	r7, #80	@ 0x50
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	40023800 	.word	0x40023800
 8001590:	40007000 	.word	0x40007000

08001594 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800159a:	463b      	mov	r3, r7
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80015a6:	4b21      	ldr	r3, [pc, #132]	@ (800162c <MX_ADC1_Init+0x98>)
 80015a8:	4a21      	ldr	r2, [pc, #132]	@ (8001630 <MX_ADC1_Init+0x9c>)
 80015aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80015ac:	4b1f      	ldr	r3, [pc, #124]	@ (800162c <MX_ADC1_Init+0x98>)
 80015ae:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80015b2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015b4:	4b1d      	ldr	r3, [pc, #116]	@ (800162c <MX_ADC1_Init+0x98>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80015ba:	4b1c      	ldr	r3, [pc, #112]	@ (800162c <MX_ADC1_Init+0x98>)
 80015bc:	2200      	movs	r2, #0
 80015be:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015c0:	4b1a      	ldr	r3, [pc, #104]	@ (800162c <MX_ADC1_Init+0x98>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015c6:	4b19      	ldr	r3, [pc, #100]	@ (800162c <MX_ADC1_Init+0x98>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015ce:	4b17      	ldr	r3, [pc, #92]	@ (800162c <MX_ADC1_Init+0x98>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015d4:	4b15      	ldr	r3, [pc, #84]	@ (800162c <MX_ADC1_Init+0x98>)
 80015d6:	4a17      	ldr	r2, [pc, #92]	@ (8001634 <MX_ADC1_Init+0xa0>)
 80015d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015da:	4b14      	ldr	r3, [pc, #80]	@ (800162c <MX_ADC1_Init+0x98>)
 80015dc:	2200      	movs	r2, #0
 80015de:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80015e0:	4b12      	ldr	r3, [pc, #72]	@ (800162c <MX_ADC1_Init+0x98>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015e6:	4b11      	ldr	r3, [pc, #68]	@ (800162c <MX_ADC1_Init+0x98>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015ee:	4b0f      	ldr	r3, [pc, #60]	@ (800162c <MX_ADC1_Init+0x98>)
 80015f0:	2201      	movs	r2, #1
 80015f2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015f4:	480d      	ldr	r0, [pc, #52]	@ (800162c <MX_ADC1_Init+0x98>)
 80015f6:	f000 ff45 	bl	8002484 <HAL_ADC_Init>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001600:	f000 fc1c 	bl	8001e3c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001604:	2303      	movs	r3, #3
 8001606:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001608:	2301      	movs	r3, #1
 800160a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800160c:	2300      	movs	r3, #0
 800160e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001610:	463b      	mov	r3, r7
 8001612:	4619      	mov	r1, r3
 8001614:	4805      	ldr	r0, [pc, #20]	@ (800162c <MX_ADC1_Init+0x98>)
 8001616:	f001 f917 	bl	8002848 <HAL_ADC_ConfigChannel>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001620:	f000 fc0c 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001624:	bf00      	nop
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	2000044c 	.word	0x2000044c
 8001630:	40012000 	.word	0x40012000
 8001634:	0f000001 	.word	0x0f000001

08001638 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800163c:	4b17      	ldr	r3, [pc, #92]	@ (800169c <MX_CAN1_Init+0x64>)
 800163e:	4a18      	ldr	r2, [pc, #96]	@ (80016a0 <MX_CAN1_Init+0x68>)
 8001640:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 7;
 8001642:	4b16      	ldr	r3, [pc, #88]	@ (800169c <MX_CAN1_Init+0x64>)
 8001644:	2207      	movs	r2, #7
 8001646:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001648:	4b14      	ldr	r3, [pc, #80]	@ (800169c <MX_CAN1_Init+0x64>)
 800164a:	2200      	movs	r2, #0
 800164c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800164e:	4b13      	ldr	r3, [pc, #76]	@ (800169c <MX_CAN1_Init+0x64>)
 8001650:	2200      	movs	r2, #0
 8001652:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 8001654:	4b11      	ldr	r3, [pc, #68]	@ (800169c <MX_CAN1_Init+0x64>)
 8001656:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 800165a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 800165c:	4b0f      	ldr	r3, [pc, #60]	@ (800169c <MX_CAN1_Init+0x64>)
 800165e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001662:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001664:	4b0d      	ldr	r3, [pc, #52]	@ (800169c <MX_CAN1_Init+0x64>)
 8001666:	2200      	movs	r2, #0
 8001668:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800166a:	4b0c      	ldr	r3, [pc, #48]	@ (800169c <MX_CAN1_Init+0x64>)
 800166c:	2200      	movs	r2, #0
 800166e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001670:	4b0a      	ldr	r3, [pc, #40]	@ (800169c <MX_CAN1_Init+0x64>)
 8001672:	2200      	movs	r2, #0
 8001674:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE; //  enable
 8001676:	4b09      	ldr	r3, [pc, #36]	@ (800169c <MX_CAN1_Init+0x64>)
 8001678:	2201      	movs	r2, #1
 800167a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800167c:	4b07      	ldr	r3, [pc, #28]	@ (800169c <MX_CAN1_Init+0x64>)
 800167e:	2200      	movs	r2, #0
 8001680:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001682:	4b06      	ldr	r3, [pc, #24]	@ (800169c <MX_CAN1_Init+0x64>)
 8001684:	2200      	movs	r2, #0
 8001686:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001688:	4804      	ldr	r0, [pc, #16]	@ (800169c <MX_CAN1_Init+0x64>)
 800168a:	f001 fb0b 	bl	8002ca4 <HAL_CAN_Init>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001694:	f000 fbd2 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001698:	bf00      	nop
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20000494 	.word	0x20000494
 80016a0:	40006400 	.word	0x40006400

080016a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b086      	sub	sp, #24
 80016a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016aa:	f107 0308 	add.w	r3, r7, #8
 80016ae:	2200      	movs	r2, #0
 80016b0:	601a      	str	r2, [r3, #0]
 80016b2:	605a      	str	r2, [r3, #4]
 80016b4:	609a      	str	r2, [r3, #8]
 80016b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016b8:	463b      	mov	r3, r7
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
 80016be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001738 <MX_TIM2_Init+0x94>)
 80016c2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80016c6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 42-1;
 80016c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001738 <MX_TIM2_Init+0x94>)
 80016ca:	2229      	movs	r2, #41	@ 0x29
 80016cc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001738 <MX_TIM2_Init+0x94>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff;
 80016d4:	4b18      	ldr	r3, [pc, #96]	@ (8001738 <MX_TIM2_Init+0x94>)
 80016d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016da:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016dc:	4b16      	ldr	r3, [pc, #88]	@ (8001738 <MX_TIM2_Init+0x94>)
 80016de:	2200      	movs	r2, #0
 80016e0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016e2:	4b15      	ldr	r3, [pc, #84]	@ (8001738 <MX_TIM2_Init+0x94>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016e8:	4813      	ldr	r0, [pc, #76]	@ (8001738 <MX_TIM2_Init+0x94>)
 80016ea:	f003 f8d7 	bl	800489c <HAL_TIM_Base_Init>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80016f4:	f000 fba2 	bl	8001e3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016fe:	f107 0308 	add.w	r3, r7, #8
 8001702:	4619      	mov	r1, r3
 8001704:	480c      	ldr	r0, [pc, #48]	@ (8001738 <MX_TIM2_Init+0x94>)
 8001706:	f003 fb65 	bl	8004dd4 <HAL_TIM_ConfigClockSource>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001710:	f000 fb94 	bl	8001e3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001714:	2300      	movs	r3, #0
 8001716:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001718:	2300      	movs	r3, #0
 800171a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800171c:	463b      	mov	r3, r7
 800171e:	4619      	mov	r1, r3
 8001720:	4805      	ldr	r0, [pc, #20]	@ (8001738 <MX_TIM2_Init+0x94>)
 8001722:	f003 ff35 	bl	8005590 <HAL_TIMEx_MasterConfigSynchronization>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800172c:	f000 fb86 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001730:	bf00      	nop
 8001732:	3718      	adds	r7, #24
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	200004bc 	.word	0x200004bc

0800173c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b08e      	sub	sp, #56	@ 0x38
 8001740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001742:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
 800174a:	605a      	str	r2, [r3, #4]
 800174c:	609a      	str	r2, [r3, #8]
 800174e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001750:	f107 0320 	add.w	r3, r7, #32
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800175a:	1d3b      	adds	r3, r7, #4
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	605a      	str	r2, [r3, #4]
 8001762:	609a      	str	r2, [r3, #8]
 8001764:	60da      	str	r2, [r3, #12]
 8001766:	611a      	str	r2, [r3, #16]
 8001768:	615a      	str	r2, [r3, #20]
 800176a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800176c:	4b32      	ldr	r3, [pc, #200]	@ (8001838 <MX_TIM3_Init+0xfc>)
 800176e:	4a33      	ldr	r2, [pc, #204]	@ (800183c <MX_TIM3_Init+0x100>)
 8001770:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001772:	4b31      	ldr	r3, [pc, #196]	@ (8001838 <MX_TIM3_Init+0xfc>)
 8001774:	2253      	movs	r2, #83	@ 0x53
 8001776:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001778:	4b2f      	ldr	r3, [pc, #188]	@ (8001838 <MX_TIM3_Init+0xfc>)
 800177a:	2200      	movs	r2, #0
 800177c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 800177e:	4b2e      	ldr	r3, [pc, #184]	@ (8001838 <MX_TIM3_Init+0xfc>)
 8001780:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001784:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001786:	4b2c      	ldr	r3, [pc, #176]	@ (8001838 <MX_TIM3_Init+0xfc>)
 8001788:	2200      	movs	r2, #0
 800178a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800178c:	4b2a      	ldr	r3, [pc, #168]	@ (8001838 <MX_TIM3_Init+0xfc>)
 800178e:	2200      	movs	r2, #0
 8001790:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001792:	4829      	ldr	r0, [pc, #164]	@ (8001838 <MX_TIM3_Init+0xfc>)
 8001794:	f003 f882 	bl	800489c <HAL_TIM_Base_Init>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800179e:	f000 fb4d 	bl	8001e3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80017a8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017ac:	4619      	mov	r1, r3
 80017ae:	4822      	ldr	r0, [pc, #136]	@ (8001838 <MX_TIM3_Init+0xfc>)
 80017b0:	f003 fb10 	bl	8004dd4 <HAL_TIM_ConfigClockSource>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80017ba:	f000 fb3f 	bl	8001e3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80017be:	481e      	ldr	r0, [pc, #120]	@ (8001838 <MX_TIM3_Init+0xfc>)
 80017c0:	f003 f924 	bl	8004a0c <HAL_TIM_PWM_Init>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80017ca:	f000 fb37 	bl	8001e3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017ce:	2300      	movs	r3, #0
 80017d0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017d2:	2300      	movs	r3, #0
 80017d4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80017d6:	f107 0320 	add.w	r3, r7, #32
 80017da:	4619      	mov	r1, r3
 80017dc:	4816      	ldr	r0, [pc, #88]	@ (8001838 <MX_TIM3_Init+0xfc>)
 80017de:	f003 fed7 	bl	8005590 <HAL_TIMEx_MasterConfigSynchronization>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80017e8:	f000 fb28 	bl	8001e3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017ec:	2360      	movs	r3, #96	@ 0x60
 80017ee:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017f0:	2300      	movs	r3, #0
 80017f2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017f4:	2300      	movs	r3, #0
 80017f6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017f8:	2300      	movs	r3, #0
 80017fa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017fc:	1d3b      	adds	r3, r7, #4
 80017fe:	2200      	movs	r2, #0
 8001800:	4619      	mov	r1, r3
 8001802:	480d      	ldr	r0, [pc, #52]	@ (8001838 <MX_TIM3_Init+0xfc>)
 8001804:	f003 fa24 	bl	8004c50 <HAL_TIM_PWM_ConfigChannel>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800180e:	f000 fb15 	bl	8001e3c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001812:	1d3b      	adds	r3, r7, #4
 8001814:	2204      	movs	r2, #4
 8001816:	4619      	mov	r1, r3
 8001818:	4807      	ldr	r0, [pc, #28]	@ (8001838 <MX_TIM3_Init+0xfc>)
 800181a:	f003 fa19 	bl	8004c50 <HAL_TIM_PWM_ConfigChannel>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001824:	f000 fb0a 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001828:	4803      	ldr	r0, [pc, #12]	@ (8001838 <MX_TIM3_Init+0xfc>)
 800182a:	f000 fc03 	bl	8002034 <HAL_TIM_MspPostInit>

}
 800182e:	bf00      	nop
 8001830:	3738      	adds	r7, #56	@ 0x38
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	20000504 	.word	0x20000504
 800183c:	40000400 	.word	0x40000400

08001840 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001844:	4b11      	ldr	r3, [pc, #68]	@ (800188c <MX_USART3_UART_Init+0x4c>)
 8001846:	4a12      	ldr	r2, [pc, #72]	@ (8001890 <MX_USART3_UART_Init+0x50>)
 8001848:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800184a:	4b10      	ldr	r3, [pc, #64]	@ (800188c <MX_USART3_UART_Init+0x4c>)
 800184c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001850:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001852:	4b0e      	ldr	r3, [pc, #56]	@ (800188c <MX_USART3_UART_Init+0x4c>)
 8001854:	2200      	movs	r2, #0
 8001856:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001858:	4b0c      	ldr	r3, [pc, #48]	@ (800188c <MX_USART3_UART_Init+0x4c>)
 800185a:	2200      	movs	r2, #0
 800185c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800185e:	4b0b      	ldr	r3, [pc, #44]	@ (800188c <MX_USART3_UART_Init+0x4c>)
 8001860:	2200      	movs	r2, #0
 8001862:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001864:	4b09      	ldr	r3, [pc, #36]	@ (800188c <MX_USART3_UART_Init+0x4c>)
 8001866:	220c      	movs	r2, #12
 8001868:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800186a:	4b08      	ldr	r3, [pc, #32]	@ (800188c <MX_USART3_UART_Init+0x4c>)
 800186c:	2200      	movs	r2, #0
 800186e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001870:	4b06      	ldr	r3, [pc, #24]	@ (800188c <MX_USART3_UART_Init+0x4c>)
 8001872:	2200      	movs	r2, #0
 8001874:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001876:	4805      	ldr	r0, [pc, #20]	@ (800188c <MX_USART3_UART_Init+0x4c>)
 8001878:	f003 ff06 	bl	8005688 <HAL_UART_Init>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001882:	f000 fadb 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001886:	bf00      	nop
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	2000054c 	.word	0x2000054c
 8001890:	40004800 	.word	0x40004800

08001894 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b08a      	sub	sp, #40	@ 0x28
 8001898:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189a:	f107 0314 	add.w	r3, r7, #20
 800189e:	2200      	movs	r2, #0
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	605a      	str	r2, [r3, #4]
 80018a4:	609a      	str	r2, [r3, #8]
 80018a6:	60da      	str	r2, [r3, #12]
 80018a8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	613b      	str	r3, [r7, #16]
 80018ae:	4b54      	ldr	r3, [pc, #336]	@ (8001a00 <MX_GPIO_Init+0x16c>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b2:	4a53      	ldr	r2, [pc, #332]	@ (8001a00 <MX_GPIO_Init+0x16c>)
 80018b4:	f043 0301 	orr.w	r3, r3, #1
 80018b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ba:	4b51      	ldr	r3, [pc, #324]	@ (8001a00 <MX_GPIO_Init+0x16c>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018be:	f003 0301 	and.w	r3, r3, #1
 80018c2:	613b      	str	r3, [r7, #16]
 80018c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	60fb      	str	r3, [r7, #12]
 80018ca:	4b4d      	ldr	r3, [pc, #308]	@ (8001a00 <MX_GPIO_Init+0x16c>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	4a4c      	ldr	r2, [pc, #304]	@ (8001a00 <MX_GPIO_Init+0x16c>)
 80018d0:	f043 0320 	orr.w	r3, r3, #32
 80018d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018d6:	4b4a      	ldr	r3, [pc, #296]	@ (8001a00 <MX_GPIO_Init+0x16c>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018da:	f003 0320 	and.w	r3, r3, #32
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018e2:	2300      	movs	r3, #0
 80018e4:	60bb      	str	r3, [r7, #8]
 80018e6:	4b46      	ldr	r3, [pc, #280]	@ (8001a00 <MX_GPIO_Init+0x16c>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ea:	4a45      	ldr	r2, [pc, #276]	@ (8001a00 <MX_GPIO_Init+0x16c>)
 80018ec:	f043 0310 	orr.w	r3, r3, #16
 80018f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018f2:	4b43      	ldr	r3, [pc, #268]	@ (8001a00 <MX_GPIO_Init+0x16c>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f6:	f003 0310 	and.w	r3, r3, #16
 80018fa:	60bb      	str	r3, [r7, #8]
 80018fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	607b      	str	r3, [r7, #4]
 8001902:	4b3f      	ldr	r3, [pc, #252]	@ (8001a00 <MX_GPIO_Init+0x16c>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001906:	4a3e      	ldr	r2, [pc, #248]	@ (8001a00 <MX_GPIO_Init+0x16c>)
 8001908:	f043 0308 	orr.w	r3, r3, #8
 800190c:	6313      	str	r3, [r2, #48]	@ 0x30
 800190e:	4b3c      	ldr	r3, [pc, #240]	@ (8001a00 <MX_GPIO_Init+0x16c>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001912:	f003 0308 	and.w	r3, r3, #8
 8001916:	607b      	str	r3, [r7, #4]
 8001918:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	603b      	str	r3, [r7, #0]
 800191e:	4b38      	ldr	r3, [pc, #224]	@ (8001a00 <MX_GPIO_Init+0x16c>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001922:	4a37      	ldr	r2, [pc, #220]	@ (8001a00 <MX_GPIO_Init+0x16c>)
 8001924:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001928:	6313      	str	r3, [r2, #48]	@ 0x30
 800192a:	4b35      	ldr	r3, [pc, #212]	@ (8001a00 <MX_GPIO_Init+0x16c>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001932:	603b      	str	r3, [r7, #0]
 8001934:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8001936:	2200      	movs	r2, #0
 8001938:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 800193c:	4831      	ldr	r0, [pc, #196]	@ (8001a04 <MX_GPIO_Init+0x170>)
 800193e:	f002 fb21 	bl	8003f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9|GPIO_PIN_11, GPIO_PIN_RESET);
 8001942:	2200      	movs	r2, #0
 8001944:	f44f 6120 	mov.w	r1, #2560	@ 0xa00
 8001948:	482f      	ldr	r0, [pc, #188]	@ (8001a08 <MX_GPIO_Init+0x174>)
 800194a:	f002 fb1b 	bl	8003f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 800194e:	2200      	movs	r2, #0
 8001950:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001954:	482d      	ldr	r0, [pc, #180]	@ (8001a0c <MX_GPIO_Init+0x178>)
 8001956:	f002 fb15 	bl	8003f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 800195a:	2200      	movs	r2, #0
 800195c:	210c      	movs	r1, #12
 800195e:	482c      	ldr	r0, [pc, #176]	@ (8001a10 <MX_GPIO_Init+0x17c>)
 8001960:	f002 fb10 	bl	8003f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF13 PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001964:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001968:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800196a:	2301      	movs	r3, #1
 800196c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	2300      	movs	r3, #0
 8001970:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001972:	2300      	movs	r3, #0
 8001974:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001976:	f107 0314 	add.w	r3, r7, #20
 800197a:	4619      	mov	r1, r3
 800197c:	4821      	ldr	r0, [pc, #132]	@ (8001a04 <MX_GPIO_Init+0x170>)
 800197e:	f002 f93d 	bl	8003bfc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE9 PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001982:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001986:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001988:	2301      	movs	r3, #1
 800198a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001990:	2300      	movs	r3, #0
 8001992:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001994:	f107 0314 	add.w	r3, r7, #20
 8001998:	4619      	mov	r1, r3
 800199a:	481b      	ldr	r0, [pc, #108]	@ (8001a08 <MX_GPIO_Init+0x174>)
 800199c:	f002 f92e 	bl	8003bfc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80019a0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80019a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019a6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80019aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ac:	2300      	movs	r3, #0
 80019ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019b0:	f107 0314 	add.w	r3, r7, #20
 80019b4:	4619      	mov	r1, r3
 80019b6:	4815      	ldr	r0, [pc, #84]	@ (8001a0c <MX_GPIO_Init+0x178>)
 80019b8:	f002 f920 	bl	8003bfc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80019bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80019c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019c2:	2301      	movs	r3, #1
 80019c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c6:	2300      	movs	r3, #0
 80019c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ca:	2300      	movs	r3, #0
 80019cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019ce:	f107 0314 	add.w	r3, r7, #20
 80019d2:	4619      	mov	r1, r3
 80019d4:	480d      	ldr	r0, [pc, #52]	@ (8001a0c <MX_GPIO_Init+0x178>)
 80019d6:	f002 f911 	bl	8003bfc <HAL_GPIO_Init>

  /*Configure GPIO pins : PG2 PG3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019da:	230c      	movs	r3, #12
 80019dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019de:	2301      	movs	r3, #1
 80019e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e2:	2300      	movs	r3, #0
 80019e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e6:	2300      	movs	r3, #0
 80019e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80019ea:	f107 0314 	add.w	r3, r7, #20
 80019ee:	4619      	mov	r1, r3
 80019f0:	4807      	ldr	r0, [pc, #28]	@ (8001a10 <MX_GPIO_Init+0x17c>)
 80019f2:	f002 f903 	bl	8003bfc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80019f6:	bf00      	nop
 80019f8:	3728      	adds	r7, #40	@ 0x28
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40023800 	.word	0x40023800
 8001a04:	40021400 	.word	0x40021400
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	40020c00 	.word	0x40020c00
 8001a10:	40021800 	.word	0x40021800

08001a14 <CAN_App_Init>:

/* USER CODE BEGIN 4 */
void CAN_App_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b08a      	sub	sp, #40	@ 0x28
 8001a18:	af00      	add	r7, sp, #0
  CAN_FilterTypeDef filter = {0};
 8001a1a:	463b      	mov	r3, r7
 8001a1c:	2228      	movs	r2, #40	@ 0x28
 8001a1e:	2100      	movs	r1, #0
 8001a20:	4618      	mov	r0, r3
 8001a22:	f006 fc42 	bl	80082aa <memset>

  filter.FilterBank =0;
 8001a26:	2300      	movs	r3, #0
 8001a28:	617b      	str	r3, [r7, #20]
  filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61bb      	str	r3, [r7, #24]
  filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	61fb      	str	r3, [r7, #28]
  filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001a32:	2300      	movs	r3, #0
 8001a34:	613b      	str	r3, [r7, #16]
  filter.FilterActivation = ENABLE;
 8001a36:	2301      	movs	r3, #1
 8001a38:	623b      	str	r3, [r7, #32]

  // 0x20~0x23 ( 2 )  0x20,0x21,0x22  
  filter.FilterIdHigh     = (0x20 << 5);
 8001a3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a3e:	603b      	str	r3, [r7, #0]
  filter.FilterIdLow      = 0x0000;
 8001a40:	2300      	movs	r3, #0
 8001a42:	607b      	str	r3, [r7, #4]
  filter.FilterMaskIdHigh = (0x7FC << 5);
 8001a44:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8001a48:	60bb      	str	r3, [r7, #8]
  filter.FilterMaskIdLow  = 0x0000;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60fb      	str	r3, [r7, #12]

if (HAL_CAN_ConfigFilter(&hcan1, &filter) != HAL_OK) Error_Handler();
 8001a4e:	463b      	mov	r3, r7
 8001a50:	4619      	mov	r1, r3
 8001a52:	480e      	ldr	r0, [pc, #56]	@ (8001a8c <CAN_App_Init+0x78>)
 8001a54:	f001 fa22 	bl	8002e9c <HAL_CAN_ConfigFilter>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <CAN_App_Init+0x4e>
 8001a5e:	f000 f9ed 	bl	8001e3c <Error_Handler>
if (HAL_CAN_Start(&hcan1) != HAL_OK) Error_Handler();
 8001a62:	480a      	ldr	r0, [pc, #40]	@ (8001a8c <CAN_App_Init+0x78>)
 8001a64:	f001 faf8 	bl	8003058 <HAL_CAN_Start>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <CAN_App_Init+0x5e>
 8001a6e:	f000 f9e5 	bl	8001e3c <Error_Handler>
if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) Error_Handler();
 8001a72:	2102      	movs	r1, #2
 8001a74:	4805      	ldr	r0, [pc, #20]	@ (8001a8c <CAN_App_Init+0x78>)
 8001a76:	f001 fd5a 	bl	800352e <HAL_CAN_ActivateNotification>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <CAN_App_Init+0x70>
 8001a80:	f000 f9dc 	bl	8001e3c <Error_Handler>
}
 8001a84:	bf00      	nop
 8001a86:	3728      	adds	r7, #40	@ 0x28
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	20000494 	.word	0x20000494

08001a90 <CAN_Send_SensorFrame>:

HAL_StatusTypeDef CAN_Send_SensorFrame(const DHT11_Data *dht,uint16_t adc)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b08a      	sub	sp, #40	@ 0x28
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	460b      	mov	r3, r1
 8001a9a:	807b      	strh	r3, [r7, #2]
  CAN_TxHeaderTypeDef txHeader = {0};
 8001a9c:	f107 0310 	add.w	r3, r7, #16
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	605a      	str	r2, [r3, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	60da      	str	r2, [r3, #12]
 8001aaa:	611a      	str	r2, [r3, #16]
 8001aac:	615a      	str	r2, [r3, #20]
uint8_t data[3];
uint32_t txMailbox;

  txHeader.StdId =0x30;
 8001aae:	2330      	movs	r3, #48	@ 0x30
 8001ab0:	613b      	str	r3, [r7, #16]
  txHeader.IDE   = CAN_ID_STD;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61bb      	str	r3, [r7, #24]
  txHeader.RTR   = CAN_RTR_DATA;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61fb      	str	r3, [r7, #28]
  txHeader.DLC   =3;
 8001aba:	2303      	movs	r3, #3
 8001abc:	623b      	str	r3, [r7, #32]

  data[0] = dht->temperature_int;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	789b      	ldrb	r3, [r3, #2]
 8001ac2:	733b      	strb	r3, [r7, #12]
  data[1] = (uint8_t)((adc >>8) &0xFF);
 8001ac4:	887b      	ldrh	r3, [r7, #2]
 8001ac6:	0a1b      	lsrs	r3, r3, #8
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	737b      	strb	r3, [r7, #13]
  data[2] = (uint8_t)(adc &0xFF);
 8001ace:	887b      	ldrh	r3, [r7, #2]
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	73bb      	strb	r3, [r7, #14]

  // Tx mailbox 3     (0)   
  if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {
 8001ad4:	480a      	ldr	r0, [pc, #40]	@ (8001b00 <CAN_Send_SensorFrame+0x70>)
 8001ad6:	f001 fbd3 	bl	8003280 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d101      	bne.n	8001ae4 <CAN_Send_SensorFrame+0x54>
      return HAL_BUSY;  //  (StartTask02) "CAN TX FAIL"  
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	e009      	b.n	8001af8 <CAN_Send_SensorFrame+0x68>
  }

  return HAL_CAN_AddTxMessage(&hcan1, &txHeader, data, &txMailbox);
 8001ae4:	f107 0308 	add.w	r3, r7, #8
 8001ae8:	f107 020c 	add.w	r2, r7, #12
 8001aec:	f107 0110 	add.w	r1, r7, #16
 8001af0:	4803      	ldr	r0, [pc, #12]	@ (8001b00 <CAN_Send_SensorFrame+0x70>)
 8001af2:	f001 faf5 	bl	80030e0 <HAL_CAN_AddTxMessage>
 8001af6:	4603      	mov	r3, r0
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3728      	adds	r7, #40	@ 0x28
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	20000494 	.word	0x20000494

08001b04 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08c      	sub	sp, #48	@ 0x30
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  CAN_RxHeaderTypeDef rxHeader;
uint8_t rxData[8];

if (hcan->Instance != CAN1) return;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a1d      	ldr	r2, [pc, #116]	@ (8001b88 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d12e      	bne.n	8001b74 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>
if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData) != HAL_OK)return;
 8001b16:	f107 030c 	add.w	r3, r7, #12
 8001b1a:	f107 0214 	add.w	r2, r7, #20
 8001b1e:	2100      	movs	r1, #0
 8001b20:	6878      	ldr	r0, [r7, #4]
 8001b22:	f001 fbe2 	bl	80032ea <HAL_CAN_GetRxMessage>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d125      	bne.n	8001b78 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>
if (rxHeader.IDE != CAN_ID_STD)return;
 8001b2c:	69fb      	ldr	r3, [r7, #28]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d124      	bne.n	8001b7c <HAL_CAN_RxFifo0MsgPendingCallback+0x78>
if (rxHeader.DLC < 1) return;
 8001b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d023      	beq.n	8001b80 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>

if (rxHeader.StdId == 0x20) {
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	2b20      	cmp	r3, #32
 8001b3c:	d106      	bne.n	8001b4c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>
    // 0x20: / 
    // rxData[0] = 0(ACCEL:  ), 1(DECEL: )
    if (rxData[0] <= 1) g_bump_detected = rxData[0];
 8001b3e:	7b3b      	ldrb	r3, [r7, #12]
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d81e      	bhi.n	8001b82 <HAL_CAN_RxFifo0MsgPendingCallback+0x7e>
 8001b44:	7b3a      	ldrb	r2, [r7, #12]
 8001b46:	4b11      	ldr	r3, [pc, #68]	@ (8001b8c <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 8001b48:	701a      	strb	r2, [r3, #0]
 8001b4a:	e01a      	b.n	8001b82 <HAL_CAN_RxFifo0MsgPendingCallback+0x7e>

  } else if (rxHeader.StdId == 0x21) {
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	2b21      	cmp	r3, #33	@ 0x21
 8001b50:	d106      	bne.n	8001b60 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>
    // 0x21: /
    // rxData[0] = 0(STOP), 1(START)
	if (rxData[0] <= 1) g_speed_ctrl_enabled = rxData[0];
 8001b52:	7b3b      	ldrb	r3, [r7, #12]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d814      	bhi.n	8001b82 <HAL_CAN_RxFifo0MsgPendingCallback+0x7e>
 8001b58:	7b3a      	ldrb	r2, [r7, #12]
 8001b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b90 <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>)
 8001b5c:	701a      	strb	r2, [r3, #0]
 8001b5e:	e010      	b.n	8001b82 <HAL_CAN_RxFifo0MsgPendingCallback+0x7e>

  } else if (rxHeader.StdId == 0x22) {
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	2b22      	cmp	r3, #34	@ 0x22
 8001b64:	d10d      	bne.n	8001b82 <HAL_CAN_RxFifo0MsgPendingCallback+0x7e>
    // 0x22:  /  ON/OFF
    // rxData[0] = 0(AUTO_OFF), 1(AUTO_ON)
    if (rxData[0] <= 1) g_decel_mode = rxData[0];
 8001b66:	7b3b      	ldrb	r3, [r7, #12]
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d80a      	bhi.n	8001b82 <HAL_CAN_RxFifo0MsgPendingCallback+0x7e>
 8001b6c:	7b3a      	ldrb	r2, [r7, #12]
 8001b6e:	4b09      	ldr	r3, [pc, #36]	@ (8001b94 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 8001b70:	701a      	strb	r2, [r3, #0]
 8001b72:	e006      	b.n	8001b82 <HAL_CAN_RxFifo0MsgPendingCallback+0x7e>
if (hcan->Instance != CAN1) return;
 8001b74:	bf00      	nop
 8001b76:	e004      	b.n	8001b82 <HAL_CAN_RxFifo0MsgPendingCallback+0x7e>
if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData) != HAL_OK)return;
 8001b78:	bf00      	nop
 8001b7a:	e002      	b.n	8001b82 <HAL_CAN_RxFifo0MsgPendingCallback+0x7e>
if (rxHeader.IDE != CAN_ID_STD)return;
 8001b7c:	bf00      	nop
 8001b7e:	e000      	b.n	8001b82 <HAL_CAN_RxFifo0MsgPendingCallback+0x7e>
if (rxHeader.DLC < 1) return;
 8001b80:	bf00      	nop
  }
}
 8001b82:	3730      	adds	r7, #48	@ 0x30
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	40006400 	.word	0x40006400
 8001b8c:	200005a5 	.word	0x200005a5
 8001b90:	200005a4 	.word	0x200005a4
 8001b94:	20000000 	.word	0x20000000

08001b98 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	for(;;)
	  {
		// ISR volatile    
	    uint8_t run_en   = g_speed_ctrl_enabled;
 8001ba0:	4b23      	ldr	r3, [pc, #140]	@ (8001c30 <StartDefaultTask+0x98>)
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	73fb      	strb	r3, [r7, #15]
	    uint8_t auto_on  = g_decel_mode;
 8001ba6:	4b23      	ldr	r3, [pc, #140]	@ (8001c34 <StartDefaultTask+0x9c>)
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	73bb      	strb	r3, [r7, #14]
	    uint8_t bump_cmd = g_bump_detected;   // 0: ACCEL, 1: DECEL (0x20) :contentReference[oaicite:2]{index=2}
 8001bac:	4b22      	ldr	r3, [pc, #136]	@ (8001c38 <StartDefaultTask+0xa0>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	737b      	strb	r3, [r7, #13]

	    uint32_t now = HAL_GetTick();
 8001bb2:	f000 fc5b 	bl	800246c <HAL_GetTick>
 8001bb6:	60b8      	str	r0, [r7, #8]

	    // 1) / 
	    if (!run_en) {
 8001bb8:	7bfb      	ldrb	r3, [r7, #15]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d10d      	bne.n	8001bda <StartDefaultTask+0x42>
	    	UART_SendString("stop\r\n");
 8001bbe:	481f      	ldr	r0, [pc, #124]	@ (8001c3c <StartDefaultTask+0xa4>)
 8001bc0:	f7ff fa58 	bl	8001074 <UART_SendString>
	      speed_state = SPEED_NORMAL;   //   
 8001bc4:	4b1e      	ldr	r3, [pc, #120]	@ (8001c40 <StartDefaultTask+0xa8>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	701a      	strb	r2, [r3, #0]
	      Control_Motor(0, 0);
 8001bca:	2100      	movs	r1, #0
 8001bcc:	2000      	movs	r0, #0
 8001bce:	f7ff fbab 	bl	8001328 <Control_Motor>
	      osDelay(10);
 8001bd2:	200a      	movs	r0, #10
 8001bd4:	f004 f9cf 	bl	8005f76 <osDelay>
	      continue;
 8001bd8:	e028      	b.n	8001c2c <StartDefaultTask+0x94>
	    }

	    // 2) AUTO_OFF   +  
	    if (!auto_on) {
 8001bda:	7bbb      	ldrb	r3, [r7, #14]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d10e      	bne.n	8001bfe <StartDefaultTask+0x66>
	    	UART_SendString("auto_off\r\n");
 8001be0:	4818      	ldr	r0, [pc, #96]	@ (8001c44 <StartDefaultTask+0xac>)
 8001be2:	f7ff fa47 	bl	8001074 <UART_SendString>
	      speed_state = SPEED_NORMAL;
 8001be6:	4b16      	ldr	r3, [pc, #88]	@ (8001c40 <StartDefaultTask+0xa8>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	701a      	strb	r2, [r3, #0]
	      Control_Motor(1, PWM_NORMAL);
 8001bec:	f44f 7116 	mov.w	r1, #600	@ 0x258
 8001bf0:	2001      	movs	r0, #1
 8001bf2:	f7ff fb99 	bl	8001328 <Control_Motor>
	      osDelay(10);
 8001bf6:	200a      	movs	r0, #10
 8001bf8:	f004 f9bd 	bl	8005f76 <osDelay>
	      continue;
 8001bfc:	e016      	b.n	8001c2c <StartDefaultTask+0x94>
	    }

	    // 3) AUTO_ON,    
	    if (bump_cmd) {
 8001bfe:	7b7b      	ldrb	r3, [r7, #13]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d008      	beq.n	8001c16 <StartDefaultTask+0x7e>
	    	UART_SendString("deceleration on\r\n");
 8001c04:	4810      	ldr	r0, [pc, #64]	@ (8001c48 <StartDefaultTask+0xb0>)
 8001c06:	f7ff fa35 	bl	8001074 <UART_SendString>
	      Control_Motor(1, PWM_DECEL);
 8001c0a:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8001c0e:	2001      	movs	r0, #1
 8001c10:	f7ff fb8a 	bl	8001328 <Control_Motor>
 8001c14:	e007      	b.n	8001c26 <StartDefaultTask+0x8e>
	    } else {
	    	UART_SendString("deceleration off, normal\r\n");
 8001c16:	480d      	ldr	r0, [pc, #52]	@ (8001c4c <StartDefaultTask+0xb4>)
 8001c18:	f7ff fa2c 	bl	8001074 <UART_SendString>
	      Control_Motor(1, PWM_NORMAL);
 8001c1c:	f44f 7116 	mov.w	r1, #600	@ 0x258
 8001c20:	2001      	movs	r0, #1
 8001c22:	f7ff fb81 	bl	8001328 <Control_Motor>
	    }

	    osDelay(10);
 8001c26:	200a      	movs	r0, #10
 8001c28:	f004 f9a5 	bl	8005f76 <osDelay>
	  {
 8001c2c:	e7b8      	b.n	8001ba0 <StartDefaultTask+0x8>
 8001c2e:	bf00      	nop
 8001c30:	200005a4 	.word	0x200005a4
 8001c34:	20000000 	.word	0x20000000
 8001c38:	200005a5 	.word	0x200005a5
 8001c3c:	0800baf4 	.word	0x0800baf4
 8001c40:	200005a6 	.word	0x200005a6
 8001c44:	0800bafc 	.word	0x0800bafc
 8001c48:	0800bb08 	.word	0x0800bb08
 8001c4c:	0800bb1c 	.word	0x0800bb1c

08001c50 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8001c50:	b590      	push	{r4, r7, lr}
 8001c52:	b0ab      	sub	sp, #172	@ 0xac
 8001c54:	af04      	add	r7, sp, #16
 8001c56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
	DHT11_Data dht11_data;
	    char buf[128];
	    uint8_t retry_count = 0;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
	    uint32_t read_count = 0;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

	    UART_SendString("\r\n========================================\r\n");
 8001c64:	4842      	ldr	r0, [pc, #264]	@ (8001d70 <StartTask02+0x120>)
 8001c66:	f7ff fa05 	bl	8001074 <UART_SendString>
	    UART_SendString("   DHT11 Temperature & Humidity Sensor\r\n");
 8001c6a:	4842      	ldr	r0, [pc, #264]	@ (8001d74 <StartTask02+0x124>)
 8001c6c:	f7ff fa02 	bl	8001074 <UART_SendString>
	    UART_SendString("========================================\r\n");
 8001c70:	4841      	ldr	r0, [pc, #260]	@ (8001d78 <StartTask02+0x128>)
 8001c72:	f7ff f9ff 	bl	8001074 <UART_SendString>
	    UART_SendString("Initializing sensor...\r\n\r\n");
 8001c76:	4841      	ldr	r0, [pc, #260]	@ (8001d7c <StartTask02+0x12c>)
 8001c78:	f7ff f9fc 	bl	8001074 <UART_SendString>

	    //     
	    osDelay(2000);
 8001c7c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001c80:	f004 f979 	bl	8005f76 <osDelay>

	    for(;;)
	    {
	        read_count++;
 8001c84:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c88:	3301      	adds	r3, #1
 8001c8a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

	        if (DHT11_ReadData(&dht11_data)) {
 8001c8e:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff fb02 	bl	800129c <DHT11_ReadData>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d025      	beq.n	8001cea <StartTask02+0x9a>
	            //   
	            sprintf(buf, "[%lu] Temperature: %d.%dC | Humidity: %d.%d%% | Status: OK\r\n",
	                    read_count,
	                    dht11_data.temperature_int,
 8001c9e:	f897 308a 	ldrb.w	r3, [r7, #138]	@ 0x8a
	            sprintf(buf, "[%lu] Temperature: %d.%dC | Humidity: %d.%d%% | Status: OK\r\n",
 8001ca2:	461c      	mov	r4, r3
	                    dht11_data.temperature_dec,
 8001ca4:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
	                    dht11_data.humidity_int,
 8001ca8:	f897 2088 	ldrb.w	r2, [r7, #136]	@ 0x88
	                    dht11_data.humidity_dec);
 8001cac:	f897 1089 	ldrb.w	r1, [r7, #137]	@ 0x89
	            sprintf(buf, "[%lu] Temperature: %d.%dC | Humidity: %d.%d%% | Status: OK\r\n",
 8001cb0:	f107 0008 	add.w	r0, r7, #8
 8001cb4:	9102      	str	r1, [sp, #8]
 8001cb6:	9201      	str	r2, [sp, #4]
 8001cb8:	9300      	str	r3, [sp, #0]
 8001cba:	4623      	mov	r3, r4
 8001cbc:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8001cc0:	492f      	ldr	r1, [pc, #188]	@ (8001d80 <StartTask02+0x130>)
 8001cc2:	f006 fa8d 	bl	80081e0 <siprintf>
	            UART_SendString(buf);
 8001cc6:	f107 0308 	add.w	r3, r7, #8
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7ff f9d2 	bl	8001074 <UART_SendString>
	            // CAN 
	            CAN_Send_SensorFrame(&dht11_data, (uint16_t)adc_val);
 8001cd0:	4b2c      	ldr	r3, [pc, #176]	@ (8001d84 <StartTask02+0x134>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	b29a      	uxth	r2, r3
 8001cd6:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001cda:	4611      	mov	r1, r2
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff fed7 	bl	8001a90 <CAN_Send_SensorFrame>
	            retry_count = 0;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 8001ce8:	e03c      	b.n	8001d64 <StartTask02+0x114>

	        } else {
	            //   
	            retry_count++;
 8001cea:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8001cee:	3301      	adds	r3, #1
 8001cf0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97

	            dht11_data.temperature_int = 0xFF;  //  invalid ( 0xFF )
 8001cf4:	23ff      	movs	r3, #255	@ 0xff
 8001cf6:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a

	            if (CAN_Send_SensorFrame(&dht11_data, (uint16_t)adc_val) != HAL_OK) {
 8001cfa:	4b22      	ldr	r3, [pc, #136]	@ (8001d84 <StartTask02+0x134>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	b29a      	uxth	r2, r3
 8001d00:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001d04:	4611      	mov	r1, r2
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7ff fec2 	bl	8001a90 <CAN_Send_SensorFrame>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d007      	beq.n	8001d22 <StartTask02+0xd2>
	                UART_SendString("CAN TX FAIL (DHT dummy)\r\n");
 8001d12:	481d      	ldr	r0, [pc, #116]	@ (8001d88 <StartTask02+0x138>)
 8001d14:	f7ff f9ae 	bl	8001074 <UART_SendString>
	                HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8001d18:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001d1c:	481b      	ldr	r0, [pc, #108]	@ (8001d8c <StartTask02+0x13c>)
 8001d1e:	f002 f94a 	bl	8003fb6 <HAL_GPIO_TogglePin>
	            }

	            sprintf(buf, "[%lu] Read failed! (Retry: %d/5)\r\n",
 8001d22:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8001d26:	f107 0008 	add.w	r0, r7, #8
 8001d2a:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8001d2e:	4918      	ldr	r1, [pc, #96]	@ (8001d90 <StartTask02+0x140>)
 8001d30:	f006 fa56 	bl	80081e0 <siprintf>
	                    read_count, retry_count);
	            UART_SendString(buf);
 8001d34:	f107 0308 	add.w	r3, r7, #8
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7ff f99b 	bl	8001074 <UART_SendString>

	            if (retry_count >= 5) {
 8001d3e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8001d42:	2b04      	cmp	r3, #4
 8001d44:	d905      	bls.n	8001d52 <StartTask02+0x102>
	                UART_SendString("WARNING: Multiple read failures. Check sensor connection.\r\n");
 8001d46:	4813      	ldr	r0, [pc, #76]	@ (8001d94 <StartTask02+0x144>)
 8001d48:	f7ff f994 	bl	8001074 <UART_SendString>
	                retry_count = 0;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
	            }
	            // dummy   CAN 
	            CAN_Send_SensorFrame(&dht11_data, (uint16_t)adc_val);
 8001d52:	4b0c      	ldr	r3, [pc, #48]	@ (8001d84 <StartTask02+0x134>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	b29a      	uxth	r2, r3
 8001d58:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001d5c:	4611      	mov	r1, r2
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff fe96 	bl	8001a90 <CAN_Send_SensorFrame>
	        }

	        // 3 
	        osDelay(3000);
 8001d64:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001d68:	f004 f905 	bl	8005f76 <osDelay>
	        read_count++;
 8001d6c:	e78a      	b.n	8001c84 <StartTask02+0x34>
 8001d6e:	bf00      	nop
 8001d70:	0800bb38 	.word	0x0800bb38
 8001d74:	0800bb68 	.word	0x0800bb68
 8001d78:	0800bb94 	.word	0x0800bb94
 8001d7c:	0800bbc0 	.word	0x0800bbc0
 8001d80:	0800bbdc 	.word	0x0800bbdc
 8001d84:	200005a0 	.word	0x200005a0
 8001d88:	0800bc1c 	.word	0x0800bc1c
 8001d8c:	40020c00 	.word	0x40020c00
 8001d90:	0800bc38 	.word	0x0800bc38
 8001d94:	0800bc5c 	.word	0x0800bc5c

08001d98 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b092      	sub	sp, #72	@ 0x48
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
	char buf[64];
	UART_SendString("Light Sensor Control System Start...\r\n");
 8001da0:	481f      	ldr	r0, [pc, #124]	@ (8001e20 <StartTask03+0x88>)
 8001da2:	f7ff f967 	bl	8001074 <UART_SendString>

  /* Infinite loop */
	  for(;;)
	  {
	    // 1. ADC 
	    HAL_ADC_Start(&hadc1);
 8001da6:	481f      	ldr	r0, [pc, #124]	@ (8001e24 <StartTask03+0x8c>)
 8001da8:	f000 fbb0 	bl	800250c <HAL_ADC_Start>

	    // 2.    ( 10ms)
	    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 8001dac:	210a      	movs	r1, #10
 8001dae:	481d      	ldr	r0, [pc, #116]	@ (8001e24 <StartTask03+0x8c>)
 8001db0:	f000 fcb1 	bl	8002716 <HAL_ADC_PollForConversion>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d129      	bne.n	8001e0e <StartTask03+0x76>
	    {
	      // 3. ADC   (12  0 ~ 4095)
	      adc_val = HAL_ADC_GetValue(&hadc1);
 8001dba:	481a      	ldr	r0, [pc, #104]	@ (8001e24 <StartTask03+0x8c>)
 8001dbc:	f000 fd36 	bl	800282c <HAL_ADC_GetValue>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	4a19      	ldr	r2, [pc, #100]	@ (8001e28 <StartTask03+0x90>)
 8001dc4:	6013      	str	r3, [r2, #0]

	      // 4. UART 
	      sprintf(buf, "Current Light Value: %lu\r\n", adc_val);
 8001dc6:	4b18      	ldr	r3, [pc, #96]	@ (8001e28 <StartTask03+0x90>)
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	f107 0308 	add.w	r3, r7, #8
 8001dce:	4917      	ldr	r1, [pc, #92]	@ (8001e2c <StartTask03+0x94>)
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f006 fa05 	bl	80081e0 <siprintf>
	      UART_SendString(buf);
 8001dd6:	f107 0308 	add.w	r3, r7, #8
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7ff f94a 	bl	8001074 <UART_SendString>

	      // 5.    LED  ( )
	      // SEN030201   (ADC) .
	      if (adc_val < LUX_THRESHOLD) {
 8001de0:	4b11      	ldr	r3, [pc, #68]	@ (8001e28 <StartTask03+0x90>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d208      	bcs.n	8001dfe <StartTask03+0x66>
	    	  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, GPIO_PIN_SET);   // LED ON
 8001dec:	2201      	movs	r2, #1
 8001dee:	2104      	movs	r1, #4
 8001df0:	480f      	ldr	r0, [pc, #60]	@ (8001e30 <StartTask03+0x98>)
 8001df2:	f002 f8c7 	bl	8003f84 <HAL_GPIO_WritePin>
	    	  UART_SendString("Status: DARK -> LED ON\r\n");
 8001df6:	480f      	ldr	r0, [pc, #60]	@ (8001e34 <StartTask03+0x9c>)
 8001df8:	f7ff f93c 	bl	8001074 <UART_SendString>
 8001dfc:	e007      	b.n	8001e0e <StartTask03+0x76>
	      } else {
	    	  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, GPIO_PIN_RESET); // LED OFF
 8001dfe:	2200      	movs	r2, #0
 8001e00:	2104      	movs	r1, #4
 8001e02:	480b      	ldr	r0, [pc, #44]	@ (8001e30 <StartTask03+0x98>)
 8001e04:	f002 f8be 	bl	8003f84 <HAL_GPIO_WritePin>
	    	  UART_SendString("Status: BRIGHT -> LED OFF\r\n");
 8001e08:	480b      	ldr	r0, [pc, #44]	@ (8001e38 <StartTask03+0xa0>)
 8001e0a:	f7ff f933 	bl	8001074 <UART_SendString>
	      }

	    }

	    HAL_ADC_Stop(&hadc1); // ADC 
 8001e0e:	4805      	ldr	r0, [pc, #20]	@ (8001e24 <StartTask03+0x8c>)
 8001e10:	f000 fc4e 	bl	80026b0 <HAL_ADC_Stop>

	    // 6. 5 
	    osDelay(5000);
 8001e14:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001e18:	f004 f8ad 	bl	8005f76 <osDelay>
	    HAL_ADC_Start(&hadc1);
 8001e1c:	e7c3      	b.n	8001da6 <StartTask03+0xe>
 8001e1e:	bf00      	nop
 8001e20:	0800bc98 	.word	0x0800bc98
 8001e24:	2000044c 	.word	0x2000044c
 8001e28:	200005a0 	.word	0x200005a0
 8001e2c:	0800bcc0 	.word	0x0800bcc0
 8001e30:	40021800 	.word	0x40021800
 8001e34:	0800bcdc 	.word	0x0800bcdc
 8001e38:	0800bcf8 	.word	0x0800bcf8

08001e3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e40:	b672      	cpsid	i
}
 8001e42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e44:	bf00      	nop
 8001e46:	e7fd      	b.n	8001e44 <Error_Handler+0x8>

08001e48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	607b      	str	r3, [r7, #4]
 8001e52:	4b12      	ldr	r3, [pc, #72]	@ (8001e9c <HAL_MspInit+0x54>)
 8001e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e56:	4a11      	ldr	r2, [pc, #68]	@ (8001e9c <HAL_MspInit+0x54>)
 8001e58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001e9c <HAL_MspInit+0x54>)
 8001e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e66:	607b      	str	r3, [r7, #4]
 8001e68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	603b      	str	r3, [r7, #0]
 8001e6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e9c <HAL_MspInit+0x54>)
 8001e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e72:	4a0a      	ldr	r2, [pc, #40]	@ (8001e9c <HAL_MspInit+0x54>)
 8001e74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e78:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e7a:	4b08      	ldr	r3, [pc, #32]	@ (8001e9c <HAL_MspInit+0x54>)
 8001e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e82:	603b      	str	r3, [r7, #0]
 8001e84:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e86:	2200      	movs	r2, #0
 8001e88:	210f      	movs	r1, #15
 8001e8a:	f06f 0001 	mvn.w	r0, #1
 8001e8e:	f001 fe7e 	bl	8003b8e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e92:	bf00      	nop
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40023800 	.word	0x40023800

08001ea0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b08a      	sub	sp, #40	@ 0x28
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea8:	f107 0314 	add.w	r3, r7, #20
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a17      	ldr	r2, [pc, #92]	@ (8001f1c <HAL_ADC_MspInit+0x7c>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d127      	bne.n	8001f12 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	613b      	str	r3, [r7, #16]
 8001ec6:	4b16      	ldr	r3, [pc, #88]	@ (8001f20 <HAL_ADC_MspInit+0x80>)
 8001ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eca:	4a15      	ldr	r2, [pc, #84]	@ (8001f20 <HAL_ADC_MspInit+0x80>)
 8001ecc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ed0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ed2:	4b13      	ldr	r3, [pc, #76]	@ (8001f20 <HAL_ADC_MspInit+0x80>)
 8001ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eda:	613b      	str	r3, [r7, #16]
 8001edc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ede:	2300      	movs	r3, #0
 8001ee0:	60fb      	str	r3, [r7, #12]
 8001ee2:	4b0f      	ldr	r3, [pc, #60]	@ (8001f20 <HAL_ADC_MspInit+0x80>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee6:	4a0e      	ldr	r2, [pc, #56]	@ (8001f20 <HAL_ADC_MspInit+0x80>)
 8001ee8:	f043 0301 	orr.w	r3, r3, #1
 8001eec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eee:	4b0c      	ldr	r3, [pc, #48]	@ (8001f20 <HAL_ADC_MspInit+0x80>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	60fb      	str	r3, [r7, #12]
 8001ef8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001efa:	2308      	movs	r3, #8
 8001efc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001efe:	2303      	movs	r3, #3
 8001f00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f02:	2300      	movs	r3, #0
 8001f04:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f06:	f107 0314 	add.w	r3, r7, #20
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	4805      	ldr	r0, [pc, #20]	@ (8001f24 <HAL_ADC_MspInit+0x84>)
 8001f0e:	f001 fe75 	bl	8003bfc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001f12:	bf00      	nop
 8001f14:	3728      	adds	r7, #40	@ 0x28
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	40012000 	.word	0x40012000
 8001f20:	40023800 	.word	0x40023800
 8001f24:	40020000 	.word	0x40020000

08001f28 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b08a      	sub	sp, #40	@ 0x28
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f30:	f107 0314 	add.w	r3, r7, #20
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
 8001f38:	605a      	str	r2, [r3, #4]
 8001f3a:	609a      	str	r2, [r3, #8]
 8001f3c:	60da      	str	r2, [r3, #12]
 8001f3e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a1d      	ldr	r2, [pc, #116]	@ (8001fbc <HAL_CAN_MspInit+0x94>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d133      	bne.n	8001fb2 <HAL_CAN_MspInit+0x8a>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	613b      	str	r3, [r7, #16]
 8001f4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001fc0 <HAL_CAN_MspInit+0x98>)
 8001f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f52:	4a1b      	ldr	r2, [pc, #108]	@ (8001fc0 <HAL_CAN_MspInit+0x98>)
 8001f54:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f5a:	4b19      	ldr	r3, [pc, #100]	@ (8001fc0 <HAL_CAN_MspInit+0x98>)
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f62:	613b      	str	r3, [r7, #16]
 8001f64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f66:	2300      	movs	r3, #0
 8001f68:	60fb      	str	r3, [r7, #12]
 8001f6a:	4b15      	ldr	r3, [pc, #84]	@ (8001fc0 <HAL_CAN_MspInit+0x98>)
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f6e:	4a14      	ldr	r2, [pc, #80]	@ (8001fc0 <HAL_CAN_MspInit+0x98>)
 8001f70:	f043 0308 	orr.w	r3, r3, #8
 8001f74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f76:	4b12      	ldr	r3, [pc, #72]	@ (8001fc0 <HAL_CAN_MspInit+0x98>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7a:	f003 0308 	and.w	r3, r3, #8
 8001f7e:	60fb      	str	r3, [r7, #12]
 8001f80:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f82:	2303      	movs	r3, #3
 8001f84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f86:	2302      	movs	r3, #2
 8001f88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001f92:	2309      	movs	r3, #9
 8001f94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f96:	f107 0314 	add.w	r3, r7, #20
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	4809      	ldr	r0, [pc, #36]	@ (8001fc4 <HAL_CAN_MspInit+0x9c>)
 8001f9e:	f001 fe2d 	bl	8003bfc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	2105      	movs	r1, #5
 8001fa6:	2014      	movs	r0, #20
 8001fa8:	f001 fdf1 	bl	8003b8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001fac:	2014      	movs	r0, #20
 8001fae:	f001 fe0a 	bl	8003bc6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001fb2:	bf00      	nop
 8001fb4:	3728      	adds	r7, #40	@ 0x28
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40006400 	.word	0x40006400
 8001fc0:	40023800 	.word	0x40023800
 8001fc4:	40020c00 	.word	0x40020c00

08001fc8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fd8:	d10e      	bne.n	8001ff8 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fda:	2300      	movs	r3, #0
 8001fdc:	60fb      	str	r3, [r7, #12]
 8001fde:	4b13      	ldr	r3, [pc, #76]	@ (800202c <HAL_TIM_Base_MspInit+0x64>)
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe2:	4a12      	ldr	r2, [pc, #72]	@ (800202c <HAL_TIM_Base_MspInit+0x64>)
 8001fe4:	f043 0301 	orr.w	r3, r3, #1
 8001fe8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fea:	4b10      	ldr	r3, [pc, #64]	@ (800202c <HAL_TIM_Base_MspInit+0x64>)
 8001fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001ff6:	e012      	b.n	800201e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a0c      	ldr	r2, [pc, #48]	@ (8002030 <HAL_TIM_Base_MspInit+0x68>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d10d      	bne.n	800201e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002002:	2300      	movs	r3, #0
 8002004:	60bb      	str	r3, [r7, #8]
 8002006:	4b09      	ldr	r3, [pc, #36]	@ (800202c <HAL_TIM_Base_MspInit+0x64>)
 8002008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800200a:	4a08      	ldr	r2, [pc, #32]	@ (800202c <HAL_TIM_Base_MspInit+0x64>)
 800200c:	f043 0302 	orr.w	r3, r3, #2
 8002010:	6413      	str	r3, [r2, #64]	@ 0x40
 8002012:	4b06      	ldr	r3, [pc, #24]	@ (800202c <HAL_TIM_Base_MspInit+0x64>)
 8002014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	60bb      	str	r3, [r7, #8]
 800201c:	68bb      	ldr	r3, [r7, #8]
}
 800201e:	bf00      	nop
 8002020:	3714      	adds	r7, #20
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	40023800 	.word	0x40023800
 8002030:	40000400 	.word	0x40000400

08002034 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b088      	sub	sp, #32
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800203c:	f107 030c 	add.w	r3, r7, #12
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	605a      	str	r2, [r3, #4]
 8002046:	609a      	str	r2, [r3, #8]
 8002048:	60da      	str	r2, [r3, #12]
 800204a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a12      	ldr	r2, [pc, #72]	@ (800209c <HAL_TIM_MspPostInit+0x68>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d11d      	bne.n	8002092 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002056:	2300      	movs	r3, #0
 8002058:	60bb      	str	r3, [r7, #8]
 800205a:	4b11      	ldr	r3, [pc, #68]	@ (80020a0 <HAL_TIM_MspPostInit+0x6c>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205e:	4a10      	ldr	r2, [pc, #64]	@ (80020a0 <HAL_TIM_MspPostInit+0x6c>)
 8002060:	f043 0301 	orr.w	r3, r3, #1
 8002064:	6313      	str	r3, [r2, #48]	@ 0x30
 8002066:	4b0e      	ldr	r3, [pc, #56]	@ (80020a0 <HAL_TIM_MspPostInit+0x6c>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206a:	f003 0301 	and.w	r3, r3, #1
 800206e:	60bb      	str	r3, [r7, #8]
 8002070:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002072:	23c0      	movs	r3, #192	@ 0xc0
 8002074:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002076:	2302      	movs	r3, #2
 8002078:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207a:	2300      	movs	r3, #0
 800207c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800207e:	2300      	movs	r3, #0
 8002080:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002082:	2302      	movs	r3, #2
 8002084:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002086:	f107 030c 	add.w	r3, r7, #12
 800208a:	4619      	mov	r1, r3
 800208c:	4805      	ldr	r0, [pc, #20]	@ (80020a4 <HAL_TIM_MspPostInit+0x70>)
 800208e:	f001 fdb5 	bl	8003bfc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002092:	bf00      	nop
 8002094:	3720      	adds	r7, #32
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40000400 	.word	0x40000400
 80020a0:	40023800 	.word	0x40023800
 80020a4:	40020000 	.word	0x40020000

080020a8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b08a      	sub	sp, #40	@ 0x28
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b0:	f107 0314 	add.w	r3, r7, #20
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]
 80020b8:	605a      	str	r2, [r3, #4]
 80020ba:	609a      	str	r2, [r3, #8]
 80020bc:	60da      	str	r2, [r3, #12]
 80020be:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a19      	ldr	r2, [pc, #100]	@ (800212c <HAL_UART_MspInit+0x84>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d12c      	bne.n	8002124 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80020ca:	2300      	movs	r3, #0
 80020cc:	613b      	str	r3, [r7, #16]
 80020ce:	4b18      	ldr	r3, [pc, #96]	@ (8002130 <HAL_UART_MspInit+0x88>)
 80020d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d2:	4a17      	ldr	r2, [pc, #92]	@ (8002130 <HAL_UART_MspInit+0x88>)
 80020d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80020da:	4b15      	ldr	r3, [pc, #84]	@ (8002130 <HAL_UART_MspInit+0x88>)
 80020dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80020e2:	613b      	str	r3, [r7, #16]
 80020e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020e6:	2300      	movs	r3, #0
 80020e8:	60fb      	str	r3, [r7, #12]
 80020ea:	4b11      	ldr	r3, [pc, #68]	@ (8002130 <HAL_UART_MspInit+0x88>)
 80020ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ee:	4a10      	ldr	r2, [pc, #64]	@ (8002130 <HAL_UART_MspInit+0x88>)
 80020f0:	f043 0308 	orr.w	r3, r3, #8
 80020f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002130 <HAL_UART_MspInit+0x88>)
 80020f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fa:	f003 0308 	and.w	r3, r3, #8
 80020fe:	60fb      	str	r3, [r7, #12]
 8002100:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002102:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002106:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002108:	2302      	movs	r3, #2
 800210a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210c:	2300      	movs	r3, #0
 800210e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002110:	2303      	movs	r3, #3
 8002112:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002114:	2307      	movs	r3, #7
 8002116:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002118:	f107 0314 	add.w	r3, r7, #20
 800211c:	4619      	mov	r1, r3
 800211e:	4805      	ldr	r0, [pc, #20]	@ (8002134 <HAL_UART_MspInit+0x8c>)
 8002120:	f001 fd6c 	bl	8003bfc <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8002124:	bf00      	nop
 8002126:	3728      	adds	r7, #40	@ 0x28
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	40004800 	.word	0x40004800
 8002130:	40023800 	.word	0x40023800
 8002134:	40020c00 	.word	0x40020c00

08002138 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800213c:	bf00      	nop
 800213e:	e7fd      	b.n	800213c <NMI_Handler+0x4>

08002140 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002144:	bf00      	nop
 8002146:	e7fd      	b.n	8002144 <HardFault_Handler+0x4>

08002148 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800214c:	bf00      	nop
 800214e:	e7fd      	b.n	800214c <MemManage_Handler+0x4>

08002150 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002154:	bf00      	nop
 8002156:	e7fd      	b.n	8002154 <BusFault_Handler+0x4>

08002158 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800215c:	bf00      	nop
 800215e:	e7fd      	b.n	800215c <UsageFault_Handler+0x4>

08002160 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002164:	bf00      	nop
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr

0800216e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800216e:	b580      	push	{r7, lr}
 8002170:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002172:	f000 f967 	bl	8002444 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002176:	f004 fc8d 	bl	8006a94 <xTaskGetSchedulerState>
 800217a:	4603      	mov	r3, r0
 800217c:	2b01      	cmp	r3, #1
 800217e:	d001      	beq.n	8002184 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002180:	f004 feca 	bl	8006f18 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002184:	bf00      	nop
 8002186:	bd80      	pop	{r7, pc}

08002188 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800218c:	4802      	ldr	r0, [pc, #8]	@ (8002198 <CAN1_RX0_IRQHandler+0x10>)
 800218e:	f001 f9f4 	bl	800357a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002192:	bf00      	nop
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	20000494 	.word	0x20000494

0800219c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  return 1;
 80021a0:	2301      	movs	r3, #1
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <_kill>:

int _kill(int pid, int sig)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021b6:	f006 f8cb 	bl	8008350 <__errno>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2216      	movs	r2, #22
 80021be:	601a      	str	r2, [r3, #0]
  return -1;
 80021c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3708      	adds	r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <_exit>:

void _exit (int status)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021d4:	f04f 31ff 	mov.w	r1, #4294967295
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f7ff ffe7 	bl	80021ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80021de:	bf00      	nop
 80021e0:	e7fd      	b.n	80021de <_exit+0x12>

080021e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b086      	sub	sp, #24
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	60f8      	str	r0, [r7, #12]
 80021ea:	60b9      	str	r1, [r7, #8]
 80021ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021ee:	2300      	movs	r3, #0
 80021f0:	617b      	str	r3, [r7, #20]
 80021f2:	e00a      	b.n	800220a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021f4:	f3af 8000 	nop.w
 80021f8:	4601      	mov	r1, r0
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	1c5a      	adds	r2, r3, #1
 80021fe:	60ba      	str	r2, [r7, #8]
 8002200:	b2ca      	uxtb	r2, r1
 8002202:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	3301      	adds	r3, #1
 8002208:	617b      	str	r3, [r7, #20]
 800220a:	697a      	ldr	r2, [r7, #20]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	429a      	cmp	r2, r3
 8002210:	dbf0      	blt.n	80021f4 <_read+0x12>
  }

  return len;
 8002212:	687b      	ldr	r3, [r7, #4]
}
 8002214:	4618      	mov	r0, r3
 8002216:	3718      	adds	r7, #24
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}

0800221c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b086      	sub	sp, #24
 8002220:	af00      	add	r7, sp, #0
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002228:	2300      	movs	r3, #0
 800222a:	617b      	str	r3, [r7, #20]
 800222c:	e009      	b.n	8002242 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	1c5a      	adds	r2, r3, #1
 8002232:	60ba      	str	r2, [r7, #8]
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	4618      	mov	r0, r3
 8002238:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	3301      	adds	r3, #1
 8002240:	617b      	str	r3, [r7, #20]
 8002242:	697a      	ldr	r2, [r7, #20]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	429a      	cmp	r2, r3
 8002248:	dbf1      	blt.n	800222e <_write+0x12>
  }
  return len;
 800224a:	687b      	ldr	r3, [r7, #4]
}
 800224c:	4618      	mov	r0, r3
 800224e:	3718      	adds	r7, #24
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}

08002254 <_close>:

int _close(int file)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800225c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002260:	4618      	mov	r0, r3
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800227c:	605a      	str	r2, [r3, #4]
  return 0;
 800227e:	2300      	movs	r3, #0
}
 8002280:	4618      	mov	r0, r3
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <_isatty>:

int _isatty(int file)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002294:	2301      	movs	r3, #1
}
 8002296:	4618      	mov	r0, r3
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr

080022a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022a2:	b480      	push	{r7}
 80022a4:	b085      	sub	sp, #20
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	60f8      	str	r0, [r7, #12]
 80022aa:	60b9      	str	r1, [r7, #8]
 80022ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022ae:	2300      	movs	r3, #0
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3714      	adds	r7, #20
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b086      	sub	sp, #24
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022c4:	4a14      	ldr	r2, [pc, #80]	@ (8002318 <_sbrk+0x5c>)
 80022c6:	4b15      	ldr	r3, [pc, #84]	@ (800231c <_sbrk+0x60>)
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022d0:	4b13      	ldr	r3, [pc, #76]	@ (8002320 <_sbrk+0x64>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d102      	bne.n	80022de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022d8:	4b11      	ldr	r3, [pc, #68]	@ (8002320 <_sbrk+0x64>)
 80022da:	4a12      	ldr	r2, [pc, #72]	@ (8002324 <_sbrk+0x68>)
 80022dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022de:	4b10      	ldr	r3, [pc, #64]	@ (8002320 <_sbrk+0x64>)
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4413      	add	r3, r2
 80022e6:	693a      	ldr	r2, [r7, #16]
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d207      	bcs.n	80022fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022ec:	f006 f830 	bl	8008350 <__errno>
 80022f0:	4603      	mov	r3, r0
 80022f2:	220c      	movs	r2, #12
 80022f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022f6:	f04f 33ff 	mov.w	r3, #4294967295
 80022fa:	e009      	b.n	8002310 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022fc:	4b08      	ldr	r3, [pc, #32]	@ (8002320 <_sbrk+0x64>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002302:	4b07      	ldr	r3, [pc, #28]	@ (8002320 <_sbrk+0x64>)
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4413      	add	r3, r2
 800230a:	4a05      	ldr	r2, [pc, #20]	@ (8002320 <_sbrk+0x64>)
 800230c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800230e:	68fb      	ldr	r3, [r7, #12]
}
 8002310:	4618      	mov	r0, r3
 8002312:	3718      	adds	r7, #24
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	20030000 	.word	0x20030000
 800231c:	00000400 	.word	0x00000400
 8002320:	200005a8 	.word	0x200005a8
 8002324:	20004450 	.word	0x20004450

08002328 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800232c:	4b06      	ldr	r3, [pc, #24]	@ (8002348 <SystemInit+0x20>)
 800232e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002332:	4a05      	ldr	r2, [pc, #20]	@ (8002348 <SystemInit+0x20>)
 8002334:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002338:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800233c:	bf00      	nop
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	e000ed00 	.word	0xe000ed00

0800234c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800234c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002384 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002350:	f7ff ffea 	bl	8002328 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002354:	480c      	ldr	r0, [pc, #48]	@ (8002388 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002356:	490d      	ldr	r1, [pc, #52]	@ (800238c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002358:	4a0d      	ldr	r2, [pc, #52]	@ (8002390 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800235a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800235c:	e002      	b.n	8002364 <LoopCopyDataInit>

0800235e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800235e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002360:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002362:	3304      	adds	r3, #4

08002364 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002364:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002366:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002368:	d3f9      	bcc.n	800235e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800236a:	4a0a      	ldr	r2, [pc, #40]	@ (8002394 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800236c:	4c0a      	ldr	r4, [pc, #40]	@ (8002398 <LoopFillZerobss+0x22>)
  movs r3, #0
 800236e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002370:	e001      	b.n	8002376 <LoopFillZerobss>

08002372 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002372:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002374:	3204      	adds	r2, #4

08002376 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002376:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002378:	d3fb      	bcc.n	8002372 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800237a:	f005 ffef 	bl	800835c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800237e:	f7ff f837 	bl	80013f0 <main>
  bx  lr    
 8002382:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002384:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002388:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800238c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002390:	0800c16c 	.word	0x0800c16c
  ldr r2, =_sbss
 8002394:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002398:	20004450 	.word	0x20004450

0800239c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800239c:	e7fe      	b.n	800239c <ADC_IRQHandler>
	...

080023a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023a4:	4b0e      	ldr	r3, [pc, #56]	@ (80023e0 <HAL_Init+0x40>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a0d      	ldr	r2, [pc, #52]	@ (80023e0 <HAL_Init+0x40>)
 80023aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023b0:	4b0b      	ldr	r3, [pc, #44]	@ (80023e0 <HAL_Init+0x40>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a0a      	ldr	r2, [pc, #40]	@ (80023e0 <HAL_Init+0x40>)
 80023b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023bc:	4b08      	ldr	r3, [pc, #32]	@ (80023e0 <HAL_Init+0x40>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a07      	ldr	r2, [pc, #28]	@ (80023e0 <HAL_Init+0x40>)
 80023c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023c8:	2003      	movs	r0, #3
 80023ca:	f001 fbd5 	bl	8003b78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023ce:	200f      	movs	r0, #15
 80023d0:	f000 f808 	bl	80023e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023d4:	f7ff fd38 	bl	8001e48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023d8:	2300      	movs	r3, #0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	40023c00 	.word	0x40023c00

080023e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023ec:	4b12      	ldr	r3, [pc, #72]	@ (8002438 <HAL_InitTick+0x54>)
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	4b12      	ldr	r3, [pc, #72]	@ (800243c <HAL_InitTick+0x58>)
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	4619      	mov	r1, r3
 80023f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80023fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002402:	4618      	mov	r0, r3
 8002404:	f001 fbed 	bl	8003be2 <HAL_SYSTICK_Config>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e00e      	b.n	8002430 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2b0f      	cmp	r3, #15
 8002416:	d80a      	bhi.n	800242e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002418:	2200      	movs	r2, #0
 800241a:	6879      	ldr	r1, [r7, #4]
 800241c:	f04f 30ff 	mov.w	r0, #4294967295
 8002420:	f001 fbb5 	bl	8003b8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002424:	4a06      	ldr	r2, [pc, #24]	@ (8002440 <HAL_InitTick+0x5c>)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800242a:	2300      	movs	r3, #0
 800242c:	e000      	b.n	8002430 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
}
 8002430:	4618      	mov	r0, r3
 8002432:	3708      	adds	r7, #8
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	20000004 	.word	0x20000004
 800243c:	2000000c 	.word	0x2000000c
 8002440:	20000008 	.word	0x20000008

08002444 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002448:	4b06      	ldr	r3, [pc, #24]	@ (8002464 <HAL_IncTick+0x20>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	461a      	mov	r2, r3
 800244e:	4b06      	ldr	r3, [pc, #24]	@ (8002468 <HAL_IncTick+0x24>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4413      	add	r3, r2
 8002454:	4a04      	ldr	r2, [pc, #16]	@ (8002468 <HAL_IncTick+0x24>)
 8002456:	6013      	str	r3, [r2, #0]
}
 8002458:	bf00      	nop
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	2000000c 	.word	0x2000000c
 8002468:	200005ac 	.word	0x200005ac

0800246c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  return uwTick;
 8002470:	4b03      	ldr	r3, [pc, #12]	@ (8002480 <HAL_GetTick+0x14>)
 8002472:	681b      	ldr	r3, [r3, #0]
}
 8002474:	4618      	mov	r0, r3
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	200005ac 	.word	0x200005ac

08002484 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800248c:	2300      	movs	r3, #0
 800248e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d101      	bne.n	800249a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e033      	b.n	8002502 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d109      	bne.n	80024b6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f7ff fcfc 	bl	8001ea0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ba:	f003 0310 	and.w	r3, r3, #16
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d118      	bne.n	80024f4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80024ca:	f023 0302 	bic.w	r3, r3, #2
 80024ce:	f043 0202 	orr.w	r2, r3, #2
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f000 fae8 	bl	8002aac <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e6:	f023 0303 	bic.w	r3, r3, #3
 80024ea:	f043 0201 	orr.w	r2, r3, #1
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	641a      	str	r2, [r3, #64]	@ 0x40
 80024f2:	e001      	b.n	80024f8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002500:	7bfb      	ldrb	r3, [r7, #15]
}
 8002502:	4618      	mov	r0, r3
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
	...

0800250c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800250c:	b480      	push	{r7}
 800250e:	b085      	sub	sp, #20
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002514:	2300      	movs	r3, #0
 8002516:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800251e:	2b01      	cmp	r3, #1
 8002520:	d101      	bne.n	8002526 <HAL_ADC_Start+0x1a>
 8002522:	2302      	movs	r3, #2
 8002524:	e0b2      	b.n	800268c <HAL_ADC_Start+0x180>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2201      	movs	r2, #1
 800252a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	f003 0301 	and.w	r3, r3, #1
 8002538:	2b01      	cmp	r3, #1
 800253a:	d018      	beq.n	800256e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	689a      	ldr	r2, [r3, #8]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f042 0201 	orr.w	r2, r2, #1
 800254a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800254c:	4b52      	ldr	r3, [pc, #328]	@ (8002698 <HAL_ADC_Start+0x18c>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a52      	ldr	r2, [pc, #328]	@ (800269c <HAL_ADC_Start+0x190>)
 8002552:	fba2 2303 	umull	r2, r3, r2, r3
 8002556:	0c9a      	lsrs	r2, r3, #18
 8002558:	4613      	mov	r3, r2
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	4413      	add	r3, r2
 800255e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002560:	e002      	b.n	8002568 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	3b01      	subs	r3, #1
 8002566:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d1f9      	bne.n	8002562 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f003 0301 	and.w	r3, r3, #1
 8002578:	2b01      	cmp	r3, #1
 800257a:	d17a      	bne.n	8002672 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002580:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002584:	f023 0301 	bic.w	r3, r3, #1
 8002588:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800259a:	2b00      	cmp	r3, #0
 800259c:	d007      	beq.n	80025ae <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025a6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025ba:	d106      	bne.n	80025ca <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025c0:	f023 0206 	bic.w	r2, r3, #6
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	645a      	str	r2, [r3, #68]	@ 0x44
 80025c8:	e002      	b.n	80025d0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025d8:	4b31      	ldr	r3, [pc, #196]	@ (80026a0 <HAL_ADC_Start+0x194>)
 80025da:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80025e4:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	f003 031f 	and.w	r3, r3, #31
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d12a      	bne.n	8002648 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a2b      	ldr	r2, [pc, #172]	@ (80026a4 <HAL_ADC_Start+0x198>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d015      	beq.n	8002628 <HAL_ADC_Start+0x11c>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a29      	ldr	r2, [pc, #164]	@ (80026a8 <HAL_ADC_Start+0x19c>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d105      	bne.n	8002612 <HAL_ADC_Start+0x106>
 8002606:	4b26      	ldr	r3, [pc, #152]	@ (80026a0 <HAL_ADC_Start+0x194>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	f003 031f 	and.w	r3, r3, #31
 800260e:	2b00      	cmp	r3, #0
 8002610:	d00a      	beq.n	8002628 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a25      	ldr	r2, [pc, #148]	@ (80026ac <HAL_ADC_Start+0x1a0>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d136      	bne.n	800268a <HAL_ADC_Start+0x17e>
 800261c:	4b20      	ldr	r3, [pc, #128]	@ (80026a0 <HAL_ADC_Start+0x194>)
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f003 0310 	and.w	r3, r3, #16
 8002624:	2b00      	cmp	r3, #0
 8002626:	d130      	bne.n	800268a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d129      	bne.n	800268a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	689a      	ldr	r2, [r3, #8]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002644:	609a      	str	r2, [r3, #8]
 8002646:	e020      	b.n	800268a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a15      	ldr	r2, [pc, #84]	@ (80026a4 <HAL_ADC_Start+0x198>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d11b      	bne.n	800268a <HAL_ADC_Start+0x17e>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800265c:	2b00      	cmp	r3, #0
 800265e:	d114      	bne.n	800268a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	689a      	ldr	r2, [r3, #8]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800266e:	609a      	str	r2, [r3, #8]
 8002670:	e00b      	b.n	800268a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002676:	f043 0210 	orr.w	r2, r3, #16
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002682:	f043 0201 	orr.w	r2, r3, #1
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800268a:	2300      	movs	r3, #0
}
 800268c:	4618      	mov	r0, r3
 800268e:	3714      	adds	r7, #20
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr
 8002698:	20000004 	.word	0x20000004
 800269c:	431bde83 	.word	0x431bde83
 80026a0:	40012300 	.word	0x40012300
 80026a4:	40012000 	.word	0x40012000
 80026a8:	40012100 	.word	0x40012100
 80026ac:	40012200 	.word	0x40012200

080026b0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d101      	bne.n	80026c6 <HAL_ADC_Stop+0x16>
 80026c2:	2302      	movs	r3, #2
 80026c4:	e021      	b.n	800270a <HAL_ADC_Stop+0x5a>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2201      	movs	r2, #1
 80026ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	689a      	ldr	r2, [r3, #8]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f022 0201 	bic.w	r2, r2, #1
 80026dc:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	f003 0301 	and.w	r3, r3, #1
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d109      	bne.n	8002700 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80026f4:	f023 0301 	bic.w	r3, r3, #1
 80026f8:	f043 0201 	orr.w	r2, r3, #1
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	370c      	adds	r7, #12
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr

08002716 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b084      	sub	sp, #16
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
 800271e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002720:	2300      	movs	r3, #0
 8002722:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800272e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002732:	d113      	bne.n	800275c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800273e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002742:	d10b      	bne.n	800275c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002748:	f043 0220 	orr.w	r2, r3, #32
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e063      	b.n	8002824 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800275c:	f7ff fe86 	bl	800246c <HAL_GetTick>
 8002760:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002762:	e021      	b.n	80027a8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800276a:	d01d      	beq.n	80027a8 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d007      	beq.n	8002782 <HAL_ADC_PollForConversion+0x6c>
 8002772:	f7ff fe7b 	bl	800246c <HAL_GetTick>
 8002776:	4602      	mov	r2, r0
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	1ad3      	subs	r3, r2, r3
 800277c:	683a      	ldr	r2, [r7, #0]
 800277e:	429a      	cmp	r2, r3
 8002780:	d212      	bcs.n	80027a8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0302 	and.w	r3, r3, #2
 800278c:	2b02      	cmp	r3, #2
 800278e:	d00b      	beq.n	80027a8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002794:	f043 0204 	orr.w	r2, r3, #4
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80027a4:	2303      	movs	r3, #3
 80027a6:	e03d      	b.n	8002824 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0302 	and.w	r3, r3, #2
 80027b2:	2b02      	cmp	r3, #2
 80027b4:	d1d6      	bne.n	8002764 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f06f 0212 	mvn.w	r2, #18
 80027be:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d123      	bne.n	8002822 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d11f      	bne.n	8002822 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027e8:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d006      	beq.n	80027fe <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d111      	bne.n	8002822 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002802:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d105      	bne.n	8002822 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281a:	f043 0201 	orr.w	r2, r3, #1
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002822:	2300      	movs	r3, #0
}
 8002824:	4618      	mov	r0, r3
 8002826:	3710      	adds	r7, #16
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800283a:	4618      	mov	r0, r3
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
	...

08002848 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002848:	b480      	push	{r7}
 800284a:	b085      	sub	sp, #20
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002852:	2300      	movs	r3, #0
 8002854:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800285c:	2b01      	cmp	r3, #1
 800285e:	d101      	bne.n	8002864 <HAL_ADC_ConfigChannel+0x1c>
 8002860:	2302      	movs	r3, #2
 8002862:	e113      	b.n	8002a8c <HAL_ADC_ConfigChannel+0x244>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2201      	movs	r2, #1
 8002868:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2b09      	cmp	r3, #9
 8002872:	d925      	bls.n	80028c0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	68d9      	ldr	r1, [r3, #12]
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	b29b      	uxth	r3, r3
 8002880:	461a      	mov	r2, r3
 8002882:	4613      	mov	r3, r2
 8002884:	005b      	lsls	r3, r3, #1
 8002886:	4413      	add	r3, r2
 8002888:	3b1e      	subs	r3, #30
 800288a:	2207      	movs	r2, #7
 800288c:	fa02 f303 	lsl.w	r3, r2, r3
 8002890:	43da      	mvns	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	400a      	ands	r2, r1
 8002898:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	68d9      	ldr	r1, [r3, #12]
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	689a      	ldr	r2, [r3, #8]
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	4618      	mov	r0, r3
 80028ac:	4603      	mov	r3, r0
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	4403      	add	r3, r0
 80028b2:	3b1e      	subs	r3, #30
 80028b4:	409a      	lsls	r2, r3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	430a      	orrs	r2, r1
 80028bc:	60da      	str	r2, [r3, #12]
 80028be:	e022      	b.n	8002906 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	6919      	ldr	r1, [r3, #16]
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	b29b      	uxth	r3, r3
 80028cc:	461a      	mov	r2, r3
 80028ce:	4613      	mov	r3, r2
 80028d0:	005b      	lsls	r3, r3, #1
 80028d2:	4413      	add	r3, r2
 80028d4:	2207      	movs	r2, #7
 80028d6:	fa02 f303 	lsl.w	r3, r2, r3
 80028da:	43da      	mvns	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	400a      	ands	r2, r1
 80028e2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	6919      	ldr	r1, [r3, #16]
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	689a      	ldr	r2, [r3, #8]
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	b29b      	uxth	r3, r3
 80028f4:	4618      	mov	r0, r3
 80028f6:	4603      	mov	r3, r0
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	4403      	add	r3, r0
 80028fc:	409a      	lsls	r2, r3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	430a      	orrs	r2, r1
 8002904:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	2b06      	cmp	r3, #6
 800290c:	d824      	bhi.n	8002958 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685a      	ldr	r2, [r3, #4]
 8002918:	4613      	mov	r3, r2
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	4413      	add	r3, r2
 800291e:	3b05      	subs	r3, #5
 8002920:	221f      	movs	r2, #31
 8002922:	fa02 f303 	lsl.w	r3, r2, r3
 8002926:	43da      	mvns	r2, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	400a      	ands	r2, r1
 800292e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	b29b      	uxth	r3, r3
 800293c:	4618      	mov	r0, r3
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	685a      	ldr	r2, [r3, #4]
 8002942:	4613      	mov	r3, r2
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	4413      	add	r3, r2
 8002948:	3b05      	subs	r3, #5
 800294a:	fa00 f203 	lsl.w	r2, r0, r3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	430a      	orrs	r2, r1
 8002954:	635a      	str	r2, [r3, #52]	@ 0x34
 8002956:	e04c      	b.n	80029f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	2b0c      	cmp	r3, #12
 800295e:	d824      	bhi.n	80029aa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	685a      	ldr	r2, [r3, #4]
 800296a:	4613      	mov	r3, r2
 800296c:	009b      	lsls	r3, r3, #2
 800296e:	4413      	add	r3, r2
 8002970:	3b23      	subs	r3, #35	@ 0x23
 8002972:	221f      	movs	r2, #31
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	43da      	mvns	r2, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	400a      	ands	r2, r1
 8002980:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	b29b      	uxth	r3, r3
 800298e:	4618      	mov	r0, r3
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685a      	ldr	r2, [r3, #4]
 8002994:	4613      	mov	r3, r2
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	4413      	add	r3, r2
 800299a:	3b23      	subs	r3, #35	@ 0x23
 800299c:	fa00 f203 	lsl.w	r2, r0, r3
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	430a      	orrs	r2, r1
 80029a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80029a8:	e023      	b.n	80029f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685a      	ldr	r2, [r3, #4]
 80029b4:	4613      	mov	r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	4413      	add	r3, r2
 80029ba:	3b41      	subs	r3, #65	@ 0x41
 80029bc:	221f      	movs	r2, #31
 80029be:	fa02 f303 	lsl.w	r3, r2, r3
 80029c2:	43da      	mvns	r2, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	400a      	ands	r2, r1
 80029ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	b29b      	uxth	r3, r3
 80029d8:	4618      	mov	r0, r3
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	685a      	ldr	r2, [r3, #4]
 80029de:	4613      	mov	r3, r2
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	4413      	add	r3, r2
 80029e4:	3b41      	subs	r3, #65	@ 0x41
 80029e6:	fa00 f203 	lsl.w	r2, r0, r3
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	430a      	orrs	r2, r1
 80029f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029f2:	4b29      	ldr	r3, [pc, #164]	@ (8002a98 <HAL_ADC_ConfigChannel+0x250>)
 80029f4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a28      	ldr	r2, [pc, #160]	@ (8002a9c <HAL_ADC_ConfigChannel+0x254>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d10f      	bne.n	8002a20 <HAL_ADC_ConfigChannel+0x1d8>
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2b12      	cmp	r3, #18
 8002a06:	d10b      	bne.n	8002a20 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a1d      	ldr	r2, [pc, #116]	@ (8002a9c <HAL_ADC_ConfigChannel+0x254>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d12b      	bne.n	8002a82 <HAL_ADC_ConfigChannel+0x23a>
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a1c      	ldr	r2, [pc, #112]	@ (8002aa0 <HAL_ADC_ConfigChannel+0x258>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d003      	beq.n	8002a3c <HAL_ADC_ConfigChannel+0x1f4>
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2b11      	cmp	r3, #17
 8002a3a:	d122      	bne.n	8002a82 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a11      	ldr	r2, [pc, #68]	@ (8002aa0 <HAL_ADC_ConfigChannel+0x258>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d111      	bne.n	8002a82 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a5e:	4b11      	ldr	r3, [pc, #68]	@ (8002aa4 <HAL_ADC_ConfigChannel+0x25c>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a11      	ldr	r2, [pc, #68]	@ (8002aa8 <HAL_ADC_ConfigChannel+0x260>)
 8002a64:	fba2 2303 	umull	r2, r3, r2, r3
 8002a68:	0c9a      	lsrs	r2, r3, #18
 8002a6a:	4613      	mov	r3, r2
 8002a6c:	009b      	lsls	r3, r3, #2
 8002a6e:	4413      	add	r3, r2
 8002a70:	005b      	lsls	r3, r3, #1
 8002a72:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002a74:	e002      	b.n	8002a7c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	3b01      	subs	r3, #1
 8002a7a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d1f9      	bne.n	8002a76 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002a8a:	2300      	movs	r3, #0
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3714      	adds	r7, #20
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr
 8002a98:	40012300 	.word	0x40012300
 8002a9c:	40012000 	.word	0x40012000
 8002aa0:	10000012 	.word	0x10000012
 8002aa4:	20000004 	.word	0x20000004
 8002aa8:	431bde83 	.word	0x431bde83

08002aac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b085      	sub	sp, #20
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ab4:	4b79      	ldr	r3, [pc, #484]	@ (8002c9c <ADC_Init+0x1f0>)
 8002ab6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	685a      	ldr	r2, [r3, #4]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	431a      	orrs	r2, r3
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	685a      	ldr	r2, [r3, #4]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ae0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	6859      	ldr	r1, [r3, #4]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	691b      	ldr	r3, [r3, #16]
 8002aec:	021a      	lsls	r2, r3, #8
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	430a      	orrs	r2, r1
 8002af4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002b04:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	6859      	ldr	r1, [r3, #4]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689a      	ldr	r2, [r3, #8]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	430a      	orrs	r2, r1
 8002b16:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	689a      	ldr	r2, [r3, #8]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b26:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	6899      	ldr	r1, [r3, #8]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	68da      	ldr	r2, [r3, #12]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	430a      	orrs	r2, r1
 8002b38:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b3e:	4a58      	ldr	r2, [pc, #352]	@ (8002ca0 <ADC_Init+0x1f4>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d022      	beq.n	8002b8a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	689a      	ldr	r2, [r3, #8]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b52:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	6899      	ldr	r1, [r3, #8]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	430a      	orrs	r2, r1
 8002b64:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	689a      	ldr	r2, [r3, #8]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002b74:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	6899      	ldr	r1, [r3, #8]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	430a      	orrs	r2, r1
 8002b86:	609a      	str	r2, [r3, #8]
 8002b88:	e00f      	b.n	8002baa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	689a      	ldr	r2, [r3, #8]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b98:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	689a      	ldr	r2, [r3, #8]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002ba8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	689a      	ldr	r2, [r3, #8]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f022 0202 	bic.w	r2, r2, #2
 8002bb8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	6899      	ldr	r1, [r3, #8]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	7e1b      	ldrb	r3, [r3, #24]
 8002bc4:	005a      	lsls	r2, r3, #1
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	430a      	orrs	r2, r1
 8002bcc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d01b      	beq.n	8002c10 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	685a      	ldr	r2, [r3, #4]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002be6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	685a      	ldr	r2, [r3, #4]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002bf6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	6859      	ldr	r1, [r3, #4]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c02:	3b01      	subs	r3, #1
 8002c04:	035a      	lsls	r2, r3, #13
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	430a      	orrs	r2, r1
 8002c0c:	605a      	str	r2, [r3, #4]
 8002c0e:	e007      	b.n	8002c20 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	685a      	ldr	r2, [r3, #4]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c1e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002c2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	69db      	ldr	r3, [r3, #28]
 8002c3a:	3b01      	subs	r3, #1
 8002c3c:	051a      	lsls	r2, r3, #20
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	430a      	orrs	r2, r1
 8002c44:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	689a      	ldr	r2, [r3, #8]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002c54:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	6899      	ldr	r1, [r3, #8]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002c62:	025a      	lsls	r2, r3, #9
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	689a      	ldr	r2, [r3, #8]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c7a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	6899      	ldr	r1, [r3, #8]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	029a      	lsls	r2, r3, #10
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	609a      	str	r2, [r3, #8]
}
 8002c90:	bf00      	nop
 8002c92:	3714      	adds	r7, #20
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr
 8002c9c:	40012300 	.word	0x40012300
 8002ca0:	0f000001 	.word	0x0f000001

08002ca4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d101      	bne.n	8002cb6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e0ed      	b.n	8002e92 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d102      	bne.n	8002cc8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f7ff f930 	bl	8001f28 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f042 0201 	orr.w	r2, r2, #1
 8002cd6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002cd8:	f7ff fbc8 	bl	800246c <HAL_GetTick>
 8002cdc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002cde:	e012      	b.n	8002d06 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002ce0:	f7ff fbc4 	bl	800246c <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b0a      	cmp	r3, #10
 8002cec:	d90b      	bls.n	8002d06 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2205      	movs	r2, #5
 8002cfe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e0c5      	b.n	8002e92 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f003 0301 	and.w	r3, r3, #1
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d0e5      	beq.n	8002ce0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f022 0202 	bic.w	r2, r2, #2
 8002d22:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d24:	f7ff fba2 	bl	800246c <HAL_GetTick>
 8002d28:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002d2a:	e012      	b.n	8002d52 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d2c:	f7ff fb9e 	bl	800246c <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	2b0a      	cmp	r3, #10
 8002d38:	d90b      	bls.n	8002d52 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d3e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2205      	movs	r2, #5
 8002d4a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e09f      	b.n	8002e92 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f003 0302 	and.w	r3, r3, #2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1e5      	bne.n	8002d2c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	7e1b      	ldrb	r3, [r3, #24]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d108      	bne.n	8002d7a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002d76:	601a      	str	r2, [r3, #0]
 8002d78:	e007      	b.n	8002d8a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d88:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	7e5b      	ldrb	r3, [r3, #25]
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d108      	bne.n	8002da4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002da0:	601a      	str	r2, [r3, #0]
 8002da2:	e007      	b.n	8002db4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002db2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	7e9b      	ldrb	r3, [r3, #26]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d108      	bne.n	8002dce <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f042 0220 	orr.w	r2, r2, #32
 8002dca:	601a      	str	r2, [r3, #0]
 8002dcc:	e007      	b.n	8002dde <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f022 0220 	bic.w	r2, r2, #32
 8002ddc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	7edb      	ldrb	r3, [r3, #27]
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d108      	bne.n	8002df8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f022 0210 	bic.w	r2, r2, #16
 8002df4:	601a      	str	r2, [r3, #0]
 8002df6:	e007      	b.n	8002e08 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f042 0210 	orr.w	r2, r2, #16
 8002e06:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	7f1b      	ldrb	r3, [r3, #28]
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d108      	bne.n	8002e22 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f042 0208 	orr.w	r2, r2, #8
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	e007      	b.n	8002e32 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f022 0208 	bic.w	r2, r2, #8
 8002e30:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	7f5b      	ldrb	r3, [r3, #29]
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d108      	bne.n	8002e4c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f042 0204 	orr.w	r2, r2, #4
 8002e48:	601a      	str	r2, [r3, #0]
 8002e4a:	e007      	b.n	8002e5c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f022 0204 	bic.w	r2, r2, #4
 8002e5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	689a      	ldr	r2, [r3, #8]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	431a      	orrs	r2, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	691b      	ldr	r3, [r3, #16]
 8002e6a:	431a      	orrs	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	695b      	ldr	r3, [r3, #20]
 8002e70:	ea42 0103 	orr.w	r1, r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	1e5a      	subs	r2, r3, #1
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	430a      	orrs	r2, r1
 8002e80:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002e90:	2300      	movs	r3, #0
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3710      	adds	r7, #16
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
	...

08002e9c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b087      	sub	sp, #28
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002eac:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8002eae:	7dfb      	ldrb	r3, [r7, #23]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d003      	beq.n	8002ebc <HAL_CAN_ConfigFilter+0x20>
 8002eb4:	7dfb      	ldrb	r3, [r7, #23]
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	f040 80be 	bne.w	8003038 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002ebc:	4b65      	ldr	r3, [pc, #404]	@ (8003054 <HAL_CAN_ConfigFilter+0x1b8>)
 8002ebe:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002ec6:	f043 0201 	orr.w	r2, r3, #1
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002ed6:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eea:	021b      	lsls	r3, r3, #8
 8002eec:	431a      	orrs	r2, r3
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	695b      	ldr	r3, [r3, #20]
 8002ef8:	f003 031f 	and.w	r3, r3, #31
 8002efc:	2201      	movs	r2, #1
 8002efe:	fa02 f303 	lsl.w	r3, r2, r3
 8002f02:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	43db      	mvns	r3, r3
 8002f0e:	401a      	ands	r2, r3
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	69db      	ldr	r3, [r3, #28]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d123      	bne.n	8002f66 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	43db      	mvns	r3, r3
 8002f28:	401a      	ands	r2, r3
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002f3c:	683a      	ldr	r2, [r7, #0]
 8002f3e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002f40:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	3248      	adds	r2, #72	@ 0x48
 8002f46:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002f5a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002f5c:	6939      	ldr	r1, [r7, #16]
 8002f5e:	3348      	adds	r3, #72	@ 0x48
 8002f60:	00db      	lsls	r3, r3, #3
 8002f62:	440b      	add	r3, r1
 8002f64:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	69db      	ldr	r3, [r3, #28]
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d122      	bne.n	8002fb4 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	431a      	orrs	r2, r3
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002f8a:	683a      	ldr	r2, [r7, #0]
 8002f8c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002f8e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	3248      	adds	r2, #72	@ 0x48
 8002f94:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002fa8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002faa:	6939      	ldr	r1, [r7, #16]
 8002fac:	3348      	adds	r3, #72	@ 0x48
 8002fae:	00db      	lsls	r3, r3, #3
 8002fb0:	440b      	add	r3, r1
 8002fb2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d109      	bne.n	8002fd0 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	43db      	mvns	r3, r3
 8002fc6:	401a      	ands	r2, r3
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002fce:	e007      	b.n	8002fe0 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	431a      	orrs	r2, r3
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	691b      	ldr	r3, [r3, #16]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d109      	bne.n	8002ffc <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	43db      	mvns	r3, r3
 8002ff2:	401a      	ands	r2, r3
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002ffa:	e007      	b.n	800300c <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	431a      	orrs	r2, r3
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	6a1b      	ldr	r3, [r3, #32]
 8003010:	2b01      	cmp	r3, #1
 8003012:	d107      	bne.n	8003024 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	431a      	orrs	r2, r3
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800302a:	f023 0201 	bic.w	r2, r3, #1
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8003034:	2300      	movs	r3, #0
 8003036:	e006      	b.n	8003046 <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003044:	2301      	movs	r3, #1
  }
}
 8003046:	4618      	mov	r0, r3
 8003048:	371c      	adds	r7, #28
 800304a:	46bd      	mov	sp, r7
 800304c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop
 8003054:	40006400 	.word	0x40006400

08003058 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003066:	b2db      	uxtb	r3, r3
 8003068:	2b01      	cmp	r3, #1
 800306a:	d12e      	bne.n	80030ca <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2202      	movs	r2, #2
 8003070:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f022 0201 	bic.w	r2, r2, #1
 8003082:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003084:	f7ff f9f2 	bl	800246c <HAL_GetTick>
 8003088:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800308a:	e012      	b.n	80030b2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800308c:	f7ff f9ee 	bl	800246c <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	2b0a      	cmp	r3, #10
 8003098:	d90b      	bls.n	80030b2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800309e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2205      	movs	r2, #5
 80030aa:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e012      	b.n	80030d8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f003 0301 	and.w	r3, r3, #1
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d1e5      	bne.n	800308c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80030c6:	2300      	movs	r3, #0
 80030c8:	e006      	b.n	80030d8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ce:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
  }
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3710      	adds	r7, #16
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b089      	sub	sp, #36	@ 0x24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	607a      	str	r2, [r7, #4]
 80030ec:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030f4:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80030fe:	7ffb      	ldrb	r3, [r7, #31]
 8003100:	2b01      	cmp	r3, #1
 8003102:	d003      	beq.n	800310c <HAL_CAN_AddTxMessage+0x2c>
 8003104:	7ffb      	ldrb	r3, [r7, #31]
 8003106:	2b02      	cmp	r3, #2
 8003108:	f040 80ad 	bne.w	8003266 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d10a      	bne.n	800312c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003116:	69bb      	ldr	r3, [r7, #24]
 8003118:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800311c:	2b00      	cmp	r3, #0
 800311e:	d105      	bne.n	800312c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003126:	2b00      	cmp	r3, #0
 8003128:	f000 8095 	beq.w	8003256 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	0e1b      	lsrs	r3, r3, #24
 8003130:	f003 0303 	and.w	r3, r3, #3
 8003134:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003136:	2201      	movs	r2, #1
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	409a      	lsls	r2, r3
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d10d      	bne.n	8003164 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003152:	68f9      	ldr	r1, [r7, #12]
 8003154:	6809      	ldr	r1, [r1, #0]
 8003156:	431a      	orrs	r2, r3
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	3318      	adds	r3, #24
 800315c:	011b      	lsls	r3, r3, #4
 800315e:	440b      	add	r3, r1
 8003160:	601a      	str	r2, [r3, #0]
 8003162:	e00f      	b.n	8003184 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800316e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003174:	68f9      	ldr	r1, [r7, #12]
 8003176:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003178:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	3318      	adds	r3, #24
 800317e:	011b      	lsls	r3, r3, #4
 8003180:	440b      	add	r3, r1
 8003182:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6819      	ldr	r1, [r3, #0]
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	691a      	ldr	r2, [r3, #16]
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	3318      	adds	r3, #24
 8003190:	011b      	lsls	r3, r3, #4
 8003192:	440b      	add	r3, r1
 8003194:	3304      	adds	r3, #4
 8003196:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	7d1b      	ldrb	r3, [r3, #20]
 800319c:	2b01      	cmp	r3, #1
 800319e:	d111      	bne.n	80031c4 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	3318      	adds	r3, #24
 80031a8:	011b      	lsls	r3, r3, #4
 80031aa:	4413      	add	r3, r2
 80031ac:	3304      	adds	r3, #4
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	68fa      	ldr	r2, [r7, #12]
 80031b2:	6811      	ldr	r1, [r2, #0]
 80031b4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	3318      	adds	r3, #24
 80031bc:	011b      	lsls	r3, r3, #4
 80031be:	440b      	add	r3, r1
 80031c0:	3304      	adds	r3, #4
 80031c2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	3307      	adds	r3, #7
 80031c8:	781b      	ldrb	r3, [r3, #0]
 80031ca:	061a      	lsls	r2, r3, #24
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	3306      	adds	r3, #6
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	041b      	lsls	r3, r3, #16
 80031d4:	431a      	orrs	r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	3305      	adds	r3, #5
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	021b      	lsls	r3, r3, #8
 80031de:	4313      	orrs	r3, r2
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	3204      	adds	r2, #4
 80031e4:	7812      	ldrb	r2, [r2, #0]
 80031e6:	4610      	mov	r0, r2
 80031e8:	68fa      	ldr	r2, [r7, #12]
 80031ea:	6811      	ldr	r1, [r2, #0]
 80031ec:	ea43 0200 	orr.w	r2, r3, r0
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	011b      	lsls	r3, r3, #4
 80031f4:	440b      	add	r3, r1
 80031f6:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80031fa:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	3303      	adds	r3, #3
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	061a      	lsls	r2, r3, #24
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	3302      	adds	r3, #2
 8003208:	781b      	ldrb	r3, [r3, #0]
 800320a:	041b      	lsls	r3, r3, #16
 800320c:	431a      	orrs	r2, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	3301      	adds	r3, #1
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	021b      	lsls	r3, r3, #8
 8003216:	4313      	orrs	r3, r2
 8003218:	687a      	ldr	r2, [r7, #4]
 800321a:	7812      	ldrb	r2, [r2, #0]
 800321c:	4610      	mov	r0, r2
 800321e:	68fa      	ldr	r2, [r7, #12]
 8003220:	6811      	ldr	r1, [r2, #0]
 8003222:	ea43 0200 	orr.w	r2, r3, r0
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	011b      	lsls	r3, r3, #4
 800322a:	440b      	add	r3, r1
 800322c:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8003230:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	3318      	adds	r3, #24
 800323a:	011b      	lsls	r3, r3, #4
 800323c:	4413      	add	r3, r2
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	68fa      	ldr	r2, [r7, #12]
 8003242:	6811      	ldr	r1, [r2, #0]
 8003244:	f043 0201 	orr.w	r2, r3, #1
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	3318      	adds	r3, #24
 800324c:	011b      	lsls	r3, r3, #4
 800324e:	440b      	add	r3, r1
 8003250:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003252:	2300      	movs	r3, #0
 8003254:	e00e      	b.n	8003274 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800325a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e006      	b.n	8003274 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800326a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
  }
}
 8003274:	4618      	mov	r0, r3
 8003276:	3724      	adds	r7, #36	@ 0x24
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr

08003280 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8003280:	b480      	push	{r7}
 8003282:	b085      	sub	sp, #20
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8003288:	2300      	movs	r3, #0
 800328a:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003292:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8003294:	7afb      	ldrb	r3, [r7, #11]
 8003296:	2b01      	cmp	r3, #1
 8003298:	d002      	beq.n	80032a0 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800329a:	7afb      	ldrb	r3, [r7, #11]
 800329c:	2b02      	cmp	r3, #2
 800329e:	d11d      	bne.n	80032dc <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d002      	beq.n	80032b4 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	3301      	adds	r3, #1
 80032b2:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d002      	beq.n	80032c8 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	3301      	adds	r3, #1
 80032c6:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d002      	beq.n	80032dc <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	3301      	adds	r3, #1
 80032da:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80032dc:	68fb      	ldr	r3, [r7, #12]
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3714      	adds	r7, #20
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr

080032ea <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80032ea:	b480      	push	{r7}
 80032ec:	b087      	sub	sp, #28
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	60f8      	str	r0, [r7, #12]
 80032f2:	60b9      	str	r1, [r7, #8]
 80032f4:	607a      	str	r2, [r7, #4]
 80032f6:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032fe:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003300:	7dfb      	ldrb	r3, [r7, #23]
 8003302:	2b01      	cmp	r3, #1
 8003304:	d003      	beq.n	800330e <HAL_CAN_GetRxMessage+0x24>
 8003306:	7dfb      	ldrb	r3, [r7, #23]
 8003308:	2b02      	cmp	r3, #2
 800330a:	f040 8103 	bne.w	8003514 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d10e      	bne.n	8003332 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	f003 0303 	and.w	r3, r3, #3
 800331e:	2b00      	cmp	r3, #0
 8003320:	d116      	bne.n	8003350 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003326:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e0f7      	b.n	8003522 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	691b      	ldr	r3, [r3, #16]
 8003338:	f003 0303 	and.w	r3, r3, #3
 800333c:	2b00      	cmp	r3, #0
 800333e:	d107      	bne.n	8003350 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003344:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e0e8      	b.n	8003522 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	331b      	adds	r3, #27
 8003358:	011b      	lsls	r3, r3, #4
 800335a:	4413      	add	r3, r2
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0204 	and.w	r2, r3, #4
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d10c      	bne.n	8003388 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	331b      	adds	r3, #27
 8003376:	011b      	lsls	r3, r3, #4
 8003378:	4413      	add	r3, r2
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	0d5b      	lsrs	r3, r3, #21
 800337e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	601a      	str	r2, [r3, #0]
 8003386:	e00b      	b.n	80033a0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	331b      	adds	r3, #27
 8003390:	011b      	lsls	r3, r3, #4
 8003392:	4413      	add	r3, r2
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	08db      	lsrs	r3, r3, #3
 8003398:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	331b      	adds	r3, #27
 80033a8:	011b      	lsls	r3, r3, #4
 80033aa:	4413      	add	r3, r2
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0202 	and.w	r2, r3, #2
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	331b      	adds	r3, #27
 80033be:	011b      	lsls	r3, r3, #4
 80033c0:	4413      	add	r3, r2
 80033c2:	3304      	adds	r3, #4
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 0308 	and.w	r3, r3, #8
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d003      	beq.n	80033d6 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2208      	movs	r2, #8
 80033d2:	611a      	str	r2, [r3, #16]
 80033d4:	e00b      	b.n	80033ee <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	331b      	adds	r3, #27
 80033de:	011b      	lsls	r3, r3, #4
 80033e0:	4413      	add	r3, r2
 80033e2:	3304      	adds	r3, #4
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 020f 	and.w	r2, r3, #15
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	331b      	adds	r3, #27
 80033f6:	011b      	lsls	r3, r3, #4
 80033f8:	4413      	add	r3, r2
 80033fa:	3304      	adds	r3, #4
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	0a1b      	lsrs	r3, r3, #8
 8003400:	b2da      	uxtb	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	331b      	adds	r3, #27
 800340e:	011b      	lsls	r3, r3, #4
 8003410:	4413      	add	r3, r2
 8003412:	3304      	adds	r3, #4
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	0c1b      	lsrs	r3, r3, #16
 8003418:	b29a      	uxth	r2, r3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	011b      	lsls	r3, r3, #4
 8003426:	4413      	add	r3, r2
 8003428:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	b2da      	uxtb	r2, r3
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	011b      	lsls	r3, r3, #4
 800343c:	4413      	add	r3, r2
 800343e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	0a1a      	lsrs	r2, r3, #8
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	3301      	adds	r3, #1
 800344a:	b2d2      	uxtb	r2, r2
 800344c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	011b      	lsls	r3, r3, #4
 8003456:	4413      	add	r3, r2
 8003458:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	0c1a      	lsrs	r2, r3, #16
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	3302      	adds	r3, #2
 8003464:	b2d2      	uxtb	r2, r2
 8003466:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	011b      	lsls	r3, r3, #4
 8003470:	4413      	add	r3, r2
 8003472:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	0e1a      	lsrs	r2, r3, #24
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	3303      	adds	r3, #3
 800347e:	b2d2      	uxtb	r2, r2
 8003480:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	011b      	lsls	r3, r3, #4
 800348a:	4413      	add	r3, r2
 800348c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	3304      	adds	r3, #4
 8003496:	b2d2      	uxtb	r2, r2
 8003498:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	011b      	lsls	r3, r3, #4
 80034a2:	4413      	add	r3, r2
 80034a4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	0a1a      	lsrs	r2, r3, #8
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	3305      	adds	r3, #5
 80034b0:	b2d2      	uxtb	r2, r2
 80034b2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	011b      	lsls	r3, r3, #4
 80034bc:	4413      	add	r3, r2
 80034be:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	0c1a      	lsrs	r2, r3, #16
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	3306      	adds	r3, #6
 80034ca:	b2d2      	uxtb	r2, r2
 80034cc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	011b      	lsls	r3, r3, #4
 80034d6:	4413      	add	r3, r2
 80034d8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	0e1a      	lsrs	r2, r3, #24
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	3307      	adds	r3, #7
 80034e4:	b2d2      	uxtb	r2, r2
 80034e6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d108      	bne.n	8003500 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	68da      	ldr	r2, [r3, #12]
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f042 0220 	orr.w	r2, r2, #32
 80034fc:	60da      	str	r2, [r3, #12]
 80034fe:	e007      	b.n	8003510 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	691a      	ldr	r2, [r3, #16]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f042 0220 	orr.w	r2, r2, #32
 800350e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003510:	2300      	movs	r3, #0
 8003512:	e006      	b.n	8003522 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003518:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
  }
}
 8003522:	4618      	mov	r0, r3
 8003524:	371c      	adds	r7, #28
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr

0800352e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800352e:	b480      	push	{r7}
 8003530:	b085      	sub	sp, #20
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
 8003536:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800353e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003540:	7bfb      	ldrb	r3, [r7, #15]
 8003542:	2b01      	cmp	r3, #1
 8003544:	d002      	beq.n	800354c <HAL_CAN_ActivateNotification+0x1e>
 8003546:	7bfb      	ldrb	r3, [r7, #15]
 8003548:	2b02      	cmp	r3, #2
 800354a:	d109      	bne.n	8003560 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	6959      	ldr	r1, [r3, #20]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	683a      	ldr	r2, [r7, #0]
 8003558:	430a      	orrs	r2, r1
 800355a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800355c:	2300      	movs	r3, #0
 800355e:	e006      	b.n	800356e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003564:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
  }
}
 800356e:	4618      	mov	r0, r3
 8003570:	3714      	adds	r7, #20
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr

0800357a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800357a:	b580      	push	{r7, lr}
 800357c:	b08a      	sub	sp, #40	@ 0x28
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003582:	2300      	movs	r3, #0
 8003584:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	695b      	ldr	r3, [r3, #20]
 800358c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	691b      	ldr	r3, [r3, #16]
 80035ac:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	699b      	ldr	r3, [r3, #24]
 80035b4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80035b6:	6a3b      	ldr	r3, [r7, #32]
 80035b8:	f003 0301 	and.w	r3, r3, #1
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d07c      	beq.n	80036ba <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d023      	beq.n	8003612 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2201      	movs	r2, #1
 80035d0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80035d2:	69bb      	ldr	r3, [r7, #24]
 80035d4:	f003 0302 	and.w	r3, r3, #2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d003      	beq.n	80035e4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f000 f983 	bl	80038e8 <HAL_CAN_TxMailbox0CompleteCallback>
 80035e2:	e016      	b.n	8003612 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	f003 0304 	and.w	r3, r3, #4
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d004      	beq.n	80035f8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80035ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80035f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80035f6:	e00c      	b.n	8003612 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	f003 0308 	and.w	r3, r3, #8
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d004      	beq.n	800360c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003604:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003608:	627b      	str	r3, [r7, #36]	@ 0x24
 800360a:	e002      	b.n	8003612 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f000 f989 	bl	8003924 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003612:	69bb      	ldr	r3, [r7, #24]
 8003614:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003618:	2b00      	cmp	r3, #0
 800361a:	d024      	beq.n	8003666 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003624:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003626:	69bb      	ldr	r3, [r7, #24]
 8003628:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800362c:	2b00      	cmp	r3, #0
 800362e:	d003      	beq.n	8003638 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	f000 f963 	bl	80038fc <HAL_CAN_TxMailbox1CompleteCallback>
 8003636:	e016      	b.n	8003666 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003638:	69bb      	ldr	r3, [r7, #24]
 800363a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800363e:	2b00      	cmp	r3, #0
 8003640:	d004      	beq.n	800364c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003644:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003648:	627b      	str	r3, [r7, #36]	@ 0x24
 800364a:	e00c      	b.n	8003666 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800364c:	69bb      	ldr	r3, [r7, #24]
 800364e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003652:	2b00      	cmp	r3, #0
 8003654:	d004      	beq.n	8003660 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003658:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800365c:	627b      	str	r3, [r7, #36]	@ 0x24
 800365e:	e002      	b.n	8003666 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 f969 	bl	8003938 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003666:	69bb      	ldr	r3, [r7, #24]
 8003668:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800366c:	2b00      	cmp	r3, #0
 800366e:	d024      	beq.n	80036ba <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003678:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800367a:	69bb      	ldr	r3, [r7, #24]
 800367c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003680:	2b00      	cmp	r3, #0
 8003682:	d003      	beq.n	800368c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	f000 f943 	bl	8003910 <HAL_CAN_TxMailbox2CompleteCallback>
 800368a:	e016      	b.n	80036ba <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800368c:	69bb      	ldr	r3, [r7, #24]
 800368e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003692:	2b00      	cmp	r3, #0
 8003694:	d004      	beq.n	80036a0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003698:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800369c:	627b      	str	r3, [r7, #36]	@ 0x24
 800369e:	e00c      	b.n	80036ba <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80036a0:	69bb      	ldr	r3, [r7, #24]
 80036a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d004      	beq.n	80036b4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80036aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80036b2:	e002      	b.n	80036ba <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f000 f949 	bl	800394c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80036ba:	6a3b      	ldr	r3, [r7, #32]
 80036bc:	f003 0308 	and.w	r3, r3, #8
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d00c      	beq.n	80036de <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	f003 0310 	and.w	r3, r3, #16
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d007      	beq.n	80036de <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80036ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80036d4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2210      	movs	r2, #16
 80036dc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80036de:	6a3b      	ldr	r3, [r7, #32]
 80036e0:	f003 0304 	and.w	r3, r3, #4
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d00b      	beq.n	8003700 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	f003 0308 	and.w	r3, r3, #8
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d006      	beq.n	8003700 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	2208      	movs	r2, #8
 80036f8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 f930 	bl	8003960 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003700:	6a3b      	ldr	r3, [r7, #32]
 8003702:	f003 0302 	and.w	r3, r3, #2
 8003706:	2b00      	cmp	r3, #0
 8003708:	d009      	beq.n	800371e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	f003 0303 	and.w	r3, r3, #3
 8003714:	2b00      	cmp	r3, #0
 8003716:	d002      	beq.n	800371e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	f7fe f9f3 	bl	8001b04 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800371e:	6a3b      	ldr	r3, [r7, #32]
 8003720:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003724:	2b00      	cmp	r3, #0
 8003726:	d00c      	beq.n	8003742 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	f003 0310 	and.w	r3, r3, #16
 800372e:	2b00      	cmp	r3, #0
 8003730:	d007      	beq.n	8003742 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003734:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003738:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	2210      	movs	r2, #16
 8003740:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003742:	6a3b      	ldr	r3, [r7, #32]
 8003744:	f003 0320 	and.w	r3, r3, #32
 8003748:	2b00      	cmp	r3, #0
 800374a:	d00b      	beq.n	8003764 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	f003 0308 	and.w	r3, r3, #8
 8003752:	2b00      	cmp	r3, #0
 8003754:	d006      	beq.n	8003764 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	2208      	movs	r2, #8
 800375c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f000 f912 	bl	8003988 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003764:	6a3b      	ldr	r3, [r7, #32]
 8003766:	f003 0310 	and.w	r3, r3, #16
 800376a:	2b00      	cmp	r3, #0
 800376c:	d009      	beq.n	8003782 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	691b      	ldr	r3, [r3, #16]
 8003774:	f003 0303 	and.w	r3, r3, #3
 8003778:	2b00      	cmp	r3, #0
 800377a:	d002      	beq.n	8003782 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800377c:	6878      	ldr	r0, [r7, #4]
 800377e:	f000 f8f9 	bl	8003974 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003782:	6a3b      	ldr	r3, [r7, #32]
 8003784:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d00b      	beq.n	80037a4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	f003 0310 	and.w	r3, r3, #16
 8003792:	2b00      	cmp	r3, #0
 8003794:	d006      	beq.n	80037a4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2210      	movs	r2, #16
 800379c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f000 f8fc 	bl	800399c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80037a4:	6a3b      	ldr	r3, [r7, #32]
 80037a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d00b      	beq.n	80037c6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	f003 0308 	and.w	r3, r3, #8
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d006      	beq.n	80037c6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2208      	movs	r2, #8
 80037be:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f000 f8f5 	bl	80039b0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80037c6:	6a3b      	ldr	r3, [r7, #32]
 80037c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d07b      	beq.n	80038c8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	f003 0304 	and.w	r3, r3, #4
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d072      	beq.n	80038c0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80037da:	6a3b      	ldr	r3, [r7, #32]
 80037dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d008      	beq.n	80037f6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d003      	beq.n	80037f6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80037ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f0:	f043 0301 	orr.w	r3, r3, #1
 80037f4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80037f6:	6a3b      	ldr	r3, [r7, #32]
 80037f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d008      	beq.n	8003812 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003806:	2b00      	cmp	r3, #0
 8003808:	d003      	beq.n	8003812 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800380a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800380c:	f043 0302 	orr.w	r3, r3, #2
 8003810:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003812:	6a3b      	ldr	r3, [r7, #32]
 8003814:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003818:	2b00      	cmp	r3, #0
 800381a:	d008      	beq.n	800382e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003822:	2b00      	cmp	r3, #0
 8003824:	d003      	beq.n	800382e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003828:	f043 0304 	orr.w	r3, r3, #4
 800382c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800382e:	6a3b      	ldr	r3, [r7, #32]
 8003830:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003834:	2b00      	cmp	r3, #0
 8003836:	d043      	beq.n	80038c0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800383e:	2b00      	cmp	r3, #0
 8003840:	d03e      	beq.n	80038c0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003848:	2b60      	cmp	r3, #96	@ 0x60
 800384a:	d02b      	beq.n	80038a4 <HAL_CAN_IRQHandler+0x32a>
 800384c:	2b60      	cmp	r3, #96	@ 0x60
 800384e:	d82e      	bhi.n	80038ae <HAL_CAN_IRQHandler+0x334>
 8003850:	2b50      	cmp	r3, #80	@ 0x50
 8003852:	d022      	beq.n	800389a <HAL_CAN_IRQHandler+0x320>
 8003854:	2b50      	cmp	r3, #80	@ 0x50
 8003856:	d82a      	bhi.n	80038ae <HAL_CAN_IRQHandler+0x334>
 8003858:	2b40      	cmp	r3, #64	@ 0x40
 800385a:	d019      	beq.n	8003890 <HAL_CAN_IRQHandler+0x316>
 800385c:	2b40      	cmp	r3, #64	@ 0x40
 800385e:	d826      	bhi.n	80038ae <HAL_CAN_IRQHandler+0x334>
 8003860:	2b30      	cmp	r3, #48	@ 0x30
 8003862:	d010      	beq.n	8003886 <HAL_CAN_IRQHandler+0x30c>
 8003864:	2b30      	cmp	r3, #48	@ 0x30
 8003866:	d822      	bhi.n	80038ae <HAL_CAN_IRQHandler+0x334>
 8003868:	2b10      	cmp	r3, #16
 800386a:	d002      	beq.n	8003872 <HAL_CAN_IRQHandler+0x2f8>
 800386c:	2b20      	cmp	r3, #32
 800386e:	d005      	beq.n	800387c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003870:	e01d      	b.n	80038ae <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003874:	f043 0308 	orr.w	r3, r3, #8
 8003878:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800387a:	e019      	b.n	80038b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800387c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800387e:	f043 0310 	orr.w	r3, r3, #16
 8003882:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003884:	e014      	b.n	80038b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003888:	f043 0320 	orr.w	r3, r3, #32
 800388c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800388e:	e00f      	b.n	80038b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003892:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003896:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003898:	e00a      	b.n	80038b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800389a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800389c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038a0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80038a2:	e005      	b.n	80038b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80038a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038aa:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80038ac:	e000      	b.n	80038b0 <HAL_CAN_IRQHandler+0x336>
            break;
 80038ae:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	699a      	ldr	r2, [r3, #24]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80038be:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2204      	movs	r2, #4
 80038c6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80038c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d008      	beq.n	80038e0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d4:	431a      	orrs	r2, r3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f000 f872 	bl	80039c4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80038e0:	bf00      	nop
 80038e2:	3728      	adds	r7, #40	@ 0x28
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}

080038e8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80038f0:	bf00      	nop
 80038f2:	370c      	adds	r7, #12
 80038f4:	46bd      	mov	sp, r7
 80038f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fa:	4770      	bx	lr

080038fc <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b083      	sub	sp, #12
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003904:	bf00      	nop
 8003906:	370c      	adds	r7, #12
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr

08003910 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003918:	bf00      	nop
 800391a:	370c      	adds	r7, #12
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr

08003924 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003924:	b480      	push	{r7}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800392c:	bf00      	nop
 800392e:	370c      	adds	r7, #12
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr

08003938 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003954:	bf00      	nop
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr

08003960 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003968:	bf00      	nop
 800396a:	370c      	adds	r7, #12
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr

08003974 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800397c:	bf00      	nop
 800397e:	370c      	adds	r7, #12
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr

08003988 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003990:	bf00      	nop
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800399c:	b480      	push	{r7}
 800399e:	b083      	sub	sp, #12
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80039a4:	bf00      	nop
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b083      	sub	sp, #12
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80039b8:	bf00      	nop
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b083      	sub	sp, #12
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80039cc:	bf00      	nop
 80039ce:	370c      	adds	r7, #12
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr

080039d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039d8:	b480      	push	{r7}
 80039da:	b085      	sub	sp, #20
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f003 0307 	and.w	r3, r3, #7
 80039e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039e8:	4b0c      	ldr	r3, [pc, #48]	@ (8003a1c <__NVIC_SetPriorityGrouping+0x44>)
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039ee:	68ba      	ldr	r2, [r7, #8]
 80039f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80039f4:	4013      	ands	r3, r2
 80039f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a0a:	4a04      	ldr	r2, [pc, #16]	@ (8003a1c <__NVIC_SetPriorityGrouping+0x44>)
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	60d3      	str	r3, [r2, #12]
}
 8003a10:	bf00      	nop
 8003a12:	3714      	adds	r7, #20
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr
 8003a1c:	e000ed00 	.word	0xe000ed00

08003a20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a20:	b480      	push	{r7}
 8003a22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a24:	4b04      	ldr	r3, [pc, #16]	@ (8003a38 <__NVIC_GetPriorityGrouping+0x18>)
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	0a1b      	lsrs	r3, r3, #8
 8003a2a:	f003 0307 	and.w	r3, r3, #7
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr
 8003a38:	e000ed00 	.word	0xe000ed00

08003a3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	4603      	mov	r3, r0
 8003a44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	db0b      	blt.n	8003a66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a4e:	79fb      	ldrb	r3, [r7, #7]
 8003a50:	f003 021f 	and.w	r2, r3, #31
 8003a54:	4907      	ldr	r1, [pc, #28]	@ (8003a74 <__NVIC_EnableIRQ+0x38>)
 8003a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a5a:	095b      	lsrs	r3, r3, #5
 8003a5c:	2001      	movs	r0, #1
 8003a5e:	fa00 f202 	lsl.w	r2, r0, r2
 8003a62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a66:	bf00      	nop
 8003a68:	370c      	adds	r7, #12
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop
 8003a74:	e000e100 	.word	0xe000e100

08003a78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b083      	sub	sp, #12
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	4603      	mov	r3, r0
 8003a80:	6039      	str	r1, [r7, #0]
 8003a82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	db0a      	blt.n	8003aa2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	b2da      	uxtb	r2, r3
 8003a90:	490c      	ldr	r1, [pc, #48]	@ (8003ac4 <__NVIC_SetPriority+0x4c>)
 8003a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a96:	0112      	lsls	r2, r2, #4
 8003a98:	b2d2      	uxtb	r2, r2
 8003a9a:	440b      	add	r3, r1
 8003a9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003aa0:	e00a      	b.n	8003ab8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	b2da      	uxtb	r2, r3
 8003aa6:	4908      	ldr	r1, [pc, #32]	@ (8003ac8 <__NVIC_SetPriority+0x50>)
 8003aa8:	79fb      	ldrb	r3, [r7, #7]
 8003aaa:	f003 030f 	and.w	r3, r3, #15
 8003aae:	3b04      	subs	r3, #4
 8003ab0:	0112      	lsls	r2, r2, #4
 8003ab2:	b2d2      	uxtb	r2, r2
 8003ab4:	440b      	add	r3, r1
 8003ab6:	761a      	strb	r2, [r3, #24]
}
 8003ab8:	bf00      	nop
 8003aba:	370c      	adds	r7, #12
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr
 8003ac4:	e000e100 	.word	0xe000e100
 8003ac8:	e000ed00 	.word	0xe000ed00

08003acc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b089      	sub	sp, #36	@ 0x24
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f003 0307 	and.w	r3, r3, #7
 8003ade:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	f1c3 0307 	rsb	r3, r3, #7
 8003ae6:	2b04      	cmp	r3, #4
 8003ae8:	bf28      	it	cs
 8003aea:	2304      	movcs	r3, #4
 8003aec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	3304      	adds	r3, #4
 8003af2:	2b06      	cmp	r3, #6
 8003af4:	d902      	bls.n	8003afc <NVIC_EncodePriority+0x30>
 8003af6:	69fb      	ldr	r3, [r7, #28]
 8003af8:	3b03      	subs	r3, #3
 8003afa:	e000      	b.n	8003afe <NVIC_EncodePriority+0x32>
 8003afc:	2300      	movs	r3, #0
 8003afe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b00:	f04f 32ff 	mov.w	r2, #4294967295
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0a:	43da      	mvns	r2, r3
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	401a      	ands	r2, r3
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b14:	f04f 31ff 	mov.w	r1, #4294967295
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b1e:	43d9      	mvns	r1, r3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b24:	4313      	orrs	r3, r2
         );
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3724      	adds	r7, #36	@ 0x24
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
	...

08003b34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b082      	sub	sp, #8
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b44:	d301      	bcc.n	8003b4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b46:	2301      	movs	r3, #1
 8003b48:	e00f      	b.n	8003b6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b4a:	4a0a      	ldr	r2, [pc, #40]	@ (8003b74 <SysTick_Config+0x40>)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	3b01      	subs	r3, #1
 8003b50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b52:	210f      	movs	r1, #15
 8003b54:	f04f 30ff 	mov.w	r0, #4294967295
 8003b58:	f7ff ff8e 	bl	8003a78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b5c:	4b05      	ldr	r3, [pc, #20]	@ (8003b74 <SysTick_Config+0x40>)
 8003b5e:	2200      	movs	r2, #0
 8003b60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b62:	4b04      	ldr	r3, [pc, #16]	@ (8003b74 <SysTick_Config+0x40>)
 8003b64:	2207      	movs	r2, #7
 8003b66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b68:	2300      	movs	r3, #0
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3708      	adds	r7, #8
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	e000e010 	.word	0xe000e010

08003b78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f7ff ff29 	bl	80039d8 <__NVIC_SetPriorityGrouping>
}
 8003b86:	bf00      	nop
 8003b88:	3708      	adds	r7, #8
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}

08003b8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b8e:	b580      	push	{r7, lr}
 8003b90:	b086      	sub	sp, #24
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	4603      	mov	r3, r0
 8003b96:	60b9      	str	r1, [r7, #8]
 8003b98:	607a      	str	r2, [r7, #4]
 8003b9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ba0:	f7ff ff3e 	bl	8003a20 <__NVIC_GetPriorityGrouping>
 8003ba4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ba6:	687a      	ldr	r2, [r7, #4]
 8003ba8:	68b9      	ldr	r1, [r7, #8]
 8003baa:	6978      	ldr	r0, [r7, #20]
 8003bac:	f7ff ff8e 	bl	8003acc <NVIC_EncodePriority>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bb6:	4611      	mov	r1, r2
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7ff ff5d 	bl	8003a78 <__NVIC_SetPriority>
}
 8003bbe:	bf00      	nop
 8003bc0:	3718      	adds	r7, #24
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bc6:	b580      	push	{r7, lr}
 8003bc8:	b082      	sub	sp, #8
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	4603      	mov	r3, r0
 8003bce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7ff ff31 	bl	8003a3c <__NVIC_EnableIRQ>
}
 8003bda:	bf00      	nop
 8003bdc:	3708      	adds	r7, #8
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b082      	sub	sp, #8
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f7ff ffa2 	bl	8003b34 <SysTick_Config>
 8003bf0:	4603      	mov	r3, r0
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3708      	adds	r7, #8
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
	...

08003bfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b089      	sub	sp, #36	@ 0x24
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
 8003c04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003c06:	2300      	movs	r3, #0
 8003c08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c12:	2300      	movs	r3, #0
 8003c14:	61fb      	str	r3, [r7, #28]
 8003c16:	e177      	b.n	8003f08 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c18:	2201      	movs	r2, #1
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	697a      	ldr	r2, [r7, #20]
 8003c28:	4013      	ands	r3, r2
 8003c2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c2c:	693a      	ldr	r2, [r7, #16]
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	f040 8166 	bne.w	8003f02 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f003 0303 	and.w	r3, r3, #3
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d005      	beq.n	8003c4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d130      	bne.n	8003cb0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	005b      	lsls	r3, r3, #1
 8003c58:	2203      	movs	r2, #3
 8003c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5e:	43db      	mvns	r3, r3
 8003c60:	69ba      	ldr	r2, [r7, #24]
 8003c62:	4013      	ands	r3, r2
 8003c64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	68da      	ldr	r2, [r3, #12]
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	005b      	lsls	r3, r3, #1
 8003c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c72:	69ba      	ldr	r2, [r7, #24]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	69ba      	ldr	r2, [r7, #24]
 8003c7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c84:	2201      	movs	r2, #1
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	fa02 f303 	lsl.w	r3, r2, r3
 8003c8c:	43db      	mvns	r3, r3
 8003c8e:	69ba      	ldr	r2, [r7, #24]
 8003c90:	4013      	ands	r3, r2
 8003c92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	091b      	lsrs	r3, r3, #4
 8003c9a:	f003 0201 	and.w	r2, r3, #1
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca4:	69ba      	ldr	r2, [r7, #24]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	69ba      	ldr	r2, [r7, #24]
 8003cae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f003 0303 	and.w	r3, r3, #3
 8003cb8:	2b03      	cmp	r3, #3
 8003cba:	d017      	beq.n	8003cec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003cc2:	69fb      	ldr	r3, [r7, #28]
 8003cc4:	005b      	lsls	r3, r3, #1
 8003cc6:	2203      	movs	r2, #3
 8003cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ccc:	43db      	mvns	r3, r3
 8003cce:	69ba      	ldr	r2, [r7, #24]
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	689a      	ldr	r2, [r3, #8]
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	005b      	lsls	r3, r3, #1
 8003cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce0:	69ba      	ldr	r2, [r7, #24]
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	69ba      	ldr	r2, [r7, #24]
 8003cea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f003 0303 	and.w	r3, r3, #3
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d123      	bne.n	8003d40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	08da      	lsrs	r2, r3, #3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	3208      	adds	r2, #8
 8003d00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	f003 0307 	and.w	r3, r3, #7
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	220f      	movs	r2, #15
 8003d10:	fa02 f303 	lsl.w	r3, r2, r3
 8003d14:	43db      	mvns	r3, r3
 8003d16:	69ba      	ldr	r2, [r7, #24]
 8003d18:	4013      	ands	r3, r2
 8003d1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	691a      	ldr	r2, [r3, #16]
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	f003 0307 	and.w	r3, r3, #7
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2c:	69ba      	ldr	r2, [r7, #24]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d32:	69fb      	ldr	r3, [r7, #28]
 8003d34:	08da      	lsrs	r2, r3, #3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	3208      	adds	r2, #8
 8003d3a:	69b9      	ldr	r1, [r7, #24]
 8003d3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	005b      	lsls	r3, r3, #1
 8003d4a:	2203      	movs	r2, #3
 8003d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d50:	43db      	mvns	r3, r3
 8003d52:	69ba      	ldr	r2, [r7, #24]
 8003d54:	4013      	ands	r3, r2
 8003d56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f003 0203 	and.w	r2, r3, #3
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	005b      	lsls	r3, r3, #1
 8003d64:	fa02 f303 	lsl.w	r3, r2, r3
 8003d68:	69ba      	ldr	r2, [r7, #24]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	69ba      	ldr	r2, [r7, #24]
 8003d72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	f000 80c0 	beq.w	8003f02 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d82:	2300      	movs	r3, #0
 8003d84:	60fb      	str	r3, [r7, #12]
 8003d86:	4b66      	ldr	r3, [pc, #408]	@ (8003f20 <HAL_GPIO_Init+0x324>)
 8003d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d8a:	4a65      	ldr	r2, [pc, #404]	@ (8003f20 <HAL_GPIO_Init+0x324>)
 8003d8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d90:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d92:	4b63      	ldr	r3, [pc, #396]	@ (8003f20 <HAL_GPIO_Init+0x324>)
 8003d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d9a:	60fb      	str	r3, [r7, #12]
 8003d9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d9e:	4a61      	ldr	r2, [pc, #388]	@ (8003f24 <HAL_GPIO_Init+0x328>)
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	089b      	lsrs	r3, r3, #2
 8003da4:	3302      	adds	r3, #2
 8003da6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003daa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	f003 0303 	and.w	r3, r3, #3
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	220f      	movs	r2, #15
 8003db6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dba:	43db      	mvns	r3, r3
 8003dbc:	69ba      	ldr	r2, [r7, #24]
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	4a58      	ldr	r2, [pc, #352]	@ (8003f28 <HAL_GPIO_Init+0x32c>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d037      	beq.n	8003e3a <HAL_GPIO_Init+0x23e>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a57      	ldr	r2, [pc, #348]	@ (8003f2c <HAL_GPIO_Init+0x330>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d031      	beq.n	8003e36 <HAL_GPIO_Init+0x23a>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4a56      	ldr	r2, [pc, #344]	@ (8003f30 <HAL_GPIO_Init+0x334>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d02b      	beq.n	8003e32 <HAL_GPIO_Init+0x236>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a55      	ldr	r2, [pc, #340]	@ (8003f34 <HAL_GPIO_Init+0x338>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d025      	beq.n	8003e2e <HAL_GPIO_Init+0x232>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4a54      	ldr	r2, [pc, #336]	@ (8003f38 <HAL_GPIO_Init+0x33c>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d01f      	beq.n	8003e2a <HAL_GPIO_Init+0x22e>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4a53      	ldr	r2, [pc, #332]	@ (8003f3c <HAL_GPIO_Init+0x340>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d019      	beq.n	8003e26 <HAL_GPIO_Init+0x22a>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a52      	ldr	r2, [pc, #328]	@ (8003f40 <HAL_GPIO_Init+0x344>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d013      	beq.n	8003e22 <HAL_GPIO_Init+0x226>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	4a51      	ldr	r2, [pc, #324]	@ (8003f44 <HAL_GPIO_Init+0x348>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d00d      	beq.n	8003e1e <HAL_GPIO_Init+0x222>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a50      	ldr	r2, [pc, #320]	@ (8003f48 <HAL_GPIO_Init+0x34c>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d007      	beq.n	8003e1a <HAL_GPIO_Init+0x21e>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a4f      	ldr	r2, [pc, #316]	@ (8003f4c <HAL_GPIO_Init+0x350>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d101      	bne.n	8003e16 <HAL_GPIO_Init+0x21a>
 8003e12:	2309      	movs	r3, #9
 8003e14:	e012      	b.n	8003e3c <HAL_GPIO_Init+0x240>
 8003e16:	230a      	movs	r3, #10
 8003e18:	e010      	b.n	8003e3c <HAL_GPIO_Init+0x240>
 8003e1a:	2308      	movs	r3, #8
 8003e1c:	e00e      	b.n	8003e3c <HAL_GPIO_Init+0x240>
 8003e1e:	2307      	movs	r3, #7
 8003e20:	e00c      	b.n	8003e3c <HAL_GPIO_Init+0x240>
 8003e22:	2306      	movs	r3, #6
 8003e24:	e00a      	b.n	8003e3c <HAL_GPIO_Init+0x240>
 8003e26:	2305      	movs	r3, #5
 8003e28:	e008      	b.n	8003e3c <HAL_GPIO_Init+0x240>
 8003e2a:	2304      	movs	r3, #4
 8003e2c:	e006      	b.n	8003e3c <HAL_GPIO_Init+0x240>
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e004      	b.n	8003e3c <HAL_GPIO_Init+0x240>
 8003e32:	2302      	movs	r3, #2
 8003e34:	e002      	b.n	8003e3c <HAL_GPIO_Init+0x240>
 8003e36:	2301      	movs	r3, #1
 8003e38:	e000      	b.n	8003e3c <HAL_GPIO_Init+0x240>
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	69fa      	ldr	r2, [r7, #28]
 8003e3e:	f002 0203 	and.w	r2, r2, #3
 8003e42:	0092      	lsls	r2, r2, #2
 8003e44:	4093      	lsls	r3, r2
 8003e46:	69ba      	ldr	r2, [r7, #24]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e4c:	4935      	ldr	r1, [pc, #212]	@ (8003f24 <HAL_GPIO_Init+0x328>)
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	089b      	lsrs	r3, r3, #2
 8003e52:	3302      	adds	r3, #2
 8003e54:	69ba      	ldr	r2, [r7, #24]
 8003e56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e5a:	4b3d      	ldr	r3, [pc, #244]	@ (8003f50 <HAL_GPIO_Init+0x354>)
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	43db      	mvns	r3, r3
 8003e64:	69ba      	ldr	r2, [r7, #24]
 8003e66:	4013      	ands	r3, r2
 8003e68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d003      	beq.n	8003e7e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003e76:	69ba      	ldr	r2, [r7, #24]
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e7e:	4a34      	ldr	r2, [pc, #208]	@ (8003f50 <HAL_GPIO_Init+0x354>)
 8003e80:	69bb      	ldr	r3, [r7, #24]
 8003e82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e84:	4b32      	ldr	r3, [pc, #200]	@ (8003f50 <HAL_GPIO_Init+0x354>)
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	43db      	mvns	r3, r3
 8003e8e:	69ba      	ldr	r2, [r7, #24]
 8003e90:	4013      	ands	r3, r2
 8003e92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d003      	beq.n	8003ea8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003ea0:	69ba      	ldr	r2, [r7, #24]
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ea8:	4a29      	ldr	r2, [pc, #164]	@ (8003f50 <HAL_GPIO_Init+0x354>)
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003eae:	4b28      	ldr	r3, [pc, #160]	@ (8003f50 <HAL_GPIO_Init+0x354>)
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	43db      	mvns	r3, r3
 8003eb8:	69ba      	ldr	r2, [r7, #24]
 8003eba:	4013      	ands	r3, r2
 8003ebc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d003      	beq.n	8003ed2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003eca:	69ba      	ldr	r2, [r7, #24]
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ed2:	4a1f      	ldr	r2, [pc, #124]	@ (8003f50 <HAL_GPIO_Init+0x354>)
 8003ed4:	69bb      	ldr	r3, [r7, #24]
 8003ed6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ed8:	4b1d      	ldr	r3, [pc, #116]	@ (8003f50 <HAL_GPIO_Init+0x354>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	43db      	mvns	r3, r3
 8003ee2:	69ba      	ldr	r2, [r7, #24]
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d003      	beq.n	8003efc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003ef4:	69ba      	ldr	r2, [r7, #24]
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003efc:	4a14      	ldr	r2, [pc, #80]	@ (8003f50 <HAL_GPIO_Init+0x354>)
 8003efe:	69bb      	ldr	r3, [r7, #24]
 8003f00:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	3301      	adds	r3, #1
 8003f06:	61fb      	str	r3, [r7, #28]
 8003f08:	69fb      	ldr	r3, [r7, #28]
 8003f0a:	2b0f      	cmp	r3, #15
 8003f0c:	f67f ae84 	bls.w	8003c18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f10:	bf00      	nop
 8003f12:	bf00      	nop
 8003f14:	3724      	adds	r7, #36	@ 0x24
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop
 8003f20:	40023800 	.word	0x40023800
 8003f24:	40013800 	.word	0x40013800
 8003f28:	40020000 	.word	0x40020000
 8003f2c:	40020400 	.word	0x40020400
 8003f30:	40020800 	.word	0x40020800
 8003f34:	40020c00 	.word	0x40020c00
 8003f38:	40021000 	.word	0x40021000
 8003f3c:	40021400 	.word	0x40021400
 8003f40:	40021800 	.word	0x40021800
 8003f44:	40021c00 	.word	0x40021c00
 8003f48:	40022000 	.word	0x40022000
 8003f4c:	40022400 	.word	0x40022400
 8003f50:	40013c00 	.word	0x40013c00

08003f54 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b085      	sub	sp, #20
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
 8003f5c:	460b      	mov	r3, r1
 8003f5e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	691a      	ldr	r2, [r3, #16]
 8003f64:	887b      	ldrh	r3, [r7, #2]
 8003f66:	4013      	ands	r3, r2
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d002      	beq.n	8003f72 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	73fb      	strb	r3, [r7, #15]
 8003f70:	e001      	b.n	8003f76 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f72:	2300      	movs	r3, #0
 8003f74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f76:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3714      	adds	r7, #20
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b083      	sub	sp, #12
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
 8003f8c:	460b      	mov	r3, r1
 8003f8e:	807b      	strh	r3, [r7, #2]
 8003f90:	4613      	mov	r3, r2
 8003f92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f94:	787b      	ldrb	r3, [r7, #1]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d003      	beq.n	8003fa2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f9a:	887a      	ldrh	r2, [r7, #2]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003fa0:	e003      	b.n	8003faa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003fa2:	887b      	ldrh	r3, [r7, #2]
 8003fa4:	041a      	lsls	r2, r3, #16
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	619a      	str	r2, [r3, #24]
}
 8003faa:	bf00      	nop
 8003fac:	370c      	adds	r7, #12
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr

08003fb6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003fb6:	b480      	push	{r7}
 8003fb8:	b085      	sub	sp, #20
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	6078      	str	r0, [r7, #4]
 8003fbe:	460b      	mov	r3, r1
 8003fc0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003fc8:	887a      	ldrh	r2, [r7, #2]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	4013      	ands	r3, r2
 8003fce:	041a      	lsls	r2, r3, #16
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	43d9      	mvns	r1, r3
 8003fd4:	887b      	ldrh	r3, [r7, #2]
 8003fd6:	400b      	ands	r3, r1
 8003fd8:	431a      	orrs	r2, r3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	619a      	str	r2, [r3, #24]
}
 8003fde:	bf00      	nop
 8003fe0:	3714      	adds	r7, #20
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr
	...

08003fec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b086      	sub	sp, #24
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d101      	bne.n	8003ffe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e267      	b.n	80044ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 0301 	and.w	r3, r3, #1
 8004006:	2b00      	cmp	r3, #0
 8004008:	d075      	beq.n	80040f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800400a:	4b88      	ldr	r3, [pc, #544]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f003 030c 	and.w	r3, r3, #12
 8004012:	2b04      	cmp	r3, #4
 8004014:	d00c      	beq.n	8004030 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004016:	4b85      	ldr	r3, [pc, #532]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800401e:	2b08      	cmp	r3, #8
 8004020:	d112      	bne.n	8004048 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004022:	4b82      	ldr	r3, [pc, #520]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800402a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800402e:	d10b      	bne.n	8004048 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004030:	4b7e      	ldr	r3, [pc, #504]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004038:	2b00      	cmp	r3, #0
 800403a:	d05b      	beq.n	80040f4 <HAL_RCC_OscConfig+0x108>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d157      	bne.n	80040f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e242      	b.n	80044ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004050:	d106      	bne.n	8004060 <HAL_RCC_OscConfig+0x74>
 8004052:	4b76      	ldr	r3, [pc, #472]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a75      	ldr	r2, [pc, #468]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 8004058:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800405c:	6013      	str	r3, [r2, #0]
 800405e:	e01d      	b.n	800409c <HAL_RCC_OscConfig+0xb0>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004068:	d10c      	bne.n	8004084 <HAL_RCC_OscConfig+0x98>
 800406a:	4b70      	ldr	r3, [pc, #448]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a6f      	ldr	r2, [pc, #444]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 8004070:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004074:	6013      	str	r3, [r2, #0]
 8004076:	4b6d      	ldr	r3, [pc, #436]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a6c      	ldr	r2, [pc, #432]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 800407c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004080:	6013      	str	r3, [r2, #0]
 8004082:	e00b      	b.n	800409c <HAL_RCC_OscConfig+0xb0>
 8004084:	4b69      	ldr	r3, [pc, #420]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a68      	ldr	r2, [pc, #416]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 800408a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800408e:	6013      	str	r3, [r2, #0]
 8004090:	4b66      	ldr	r3, [pc, #408]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a65      	ldr	r2, [pc, #404]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 8004096:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800409a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d013      	beq.n	80040cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040a4:	f7fe f9e2 	bl	800246c <HAL_GetTick>
 80040a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040aa:	e008      	b.n	80040be <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040ac:	f7fe f9de 	bl	800246c <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	2b64      	cmp	r3, #100	@ 0x64
 80040b8:	d901      	bls.n	80040be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e207      	b.n	80044ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040be:	4b5b      	ldr	r3, [pc, #364]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d0f0      	beq.n	80040ac <HAL_RCC_OscConfig+0xc0>
 80040ca:	e014      	b.n	80040f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040cc:	f7fe f9ce 	bl	800246c <HAL_GetTick>
 80040d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040d2:	e008      	b.n	80040e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040d4:	f7fe f9ca 	bl	800246c <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	2b64      	cmp	r3, #100	@ 0x64
 80040e0:	d901      	bls.n	80040e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	e1f3      	b.n	80044ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040e6:	4b51      	ldr	r3, [pc, #324]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d1f0      	bne.n	80040d4 <HAL_RCC_OscConfig+0xe8>
 80040f2:	e000      	b.n	80040f6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d063      	beq.n	80041ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004102:	4b4a      	ldr	r3, [pc, #296]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f003 030c 	and.w	r3, r3, #12
 800410a:	2b00      	cmp	r3, #0
 800410c:	d00b      	beq.n	8004126 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800410e:	4b47      	ldr	r3, [pc, #284]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004116:	2b08      	cmp	r3, #8
 8004118:	d11c      	bne.n	8004154 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800411a:	4b44      	ldr	r3, [pc, #272]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d116      	bne.n	8004154 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004126:	4b41      	ldr	r3, [pc, #260]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d005      	beq.n	800413e <HAL_RCC_OscConfig+0x152>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	68db      	ldr	r3, [r3, #12]
 8004136:	2b01      	cmp	r3, #1
 8004138:	d001      	beq.n	800413e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e1c7      	b.n	80044ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800413e:	4b3b      	ldr	r3, [pc, #236]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	691b      	ldr	r3, [r3, #16]
 800414a:	00db      	lsls	r3, r3, #3
 800414c:	4937      	ldr	r1, [pc, #220]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 800414e:	4313      	orrs	r3, r2
 8004150:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004152:	e03a      	b.n	80041ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d020      	beq.n	800419e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800415c:	4b34      	ldr	r3, [pc, #208]	@ (8004230 <HAL_RCC_OscConfig+0x244>)
 800415e:	2201      	movs	r2, #1
 8004160:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004162:	f7fe f983 	bl	800246c <HAL_GetTick>
 8004166:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004168:	e008      	b.n	800417c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800416a:	f7fe f97f 	bl	800246c <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	2b02      	cmp	r3, #2
 8004176:	d901      	bls.n	800417c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004178:	2303      	movs	r3, #3
 800417a:	e1a8      	b.n	80044ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800417c:	4b2b      	ldr	r3, [pc, #172]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0302 	and.w	r3, r3, #2
 8004184:	2b00      	cmp	r3, #0
 8004186:	d0f0      	beq.n	800416a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004188:	4b28      	ldr	r3, [pc, #160]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	691b      	ldr	r3, [r3, #16]
 8004194:	00db      	lsls	r3, r3, #3
 8004196:	4925      	ldr	r1, [pc, #148]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 8004198:	4313      	orrs	r3, r2
 800419a:	600b      	str	r3, [r1, #0]
 800419c:	e015      	b.n	80041ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800419e:	4b24      	ldr	r3, [pc, #144]	@ (8004230 <HAL_RCC_OscConfig+0x244>)
 80041a0:	2200      	movs	r2, #0
 80041a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041a4:	f7fe f962 	bl	800246c <HAL_GetTick>
 80041a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041aa:	e008      	b.n	80041be <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041ac:	f7fe f95e 	bl	800246c <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	d901      	bls.n	80041be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e187      	b.n	80044ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041be:	4b1b      	ldr	r3, [pc, #108]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0302 	and.w	r3, r3, #2
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d1f0      	bne.n	80041ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0308 	and.w	r3, r3, #8
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d036      	beq.n	8004244 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	695b      	ldr	r3, [r3, #20]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d016      	beq.n	800420c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041de:	4b15      	ldr	r3, [pc, #84]	@ (8004234 <HAL_RCC_OscConfig+0x248>)
 80041e0:	2201      	movs	r2, #1
 80041e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041e4:	f7fe f942 	bl	800246c <HAL_GetTick>
 80041e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041ea:	e008      	b.n	80041fe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041ec:	f7fe f93e 	bl	800246c <HAL_GetTick>
 80041f0:	4602      	mov	r2, r0
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	1ad3      	subs	r3, r2, r3
 80041f6:	2b02      	cmp	r3, #2
 80041f8:	d901      	bls.n	80041fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80041fa:	2303      	movs	r3, #3
 80041fc:	e167      	b.n	80044ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041fe:	4b0b      	ldr	r3, [pc, #44]	@ (800422c <HAL_RCC_OscConfig+0x240>)
 8004200:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004202:	f003 0302 	and.w	r3, r3, #2
 8004206:	2b00      	cmp	r3, #0
 8004208:	d0f0      	beq.n	80041ec <HAL_RCC_OscConfig+0x200>
 800420a:	e01b      	b.n	8004244 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800420c:	4b09      	ldr	r3, [pc, #36]	@ (8004234 <HAL_RCC_OscConfig+0x248>)
 800420e:	2200      	movs	r2, #0
 8004210:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004212:	f7fe f92b 	bl	800246c <HAL_GetTick>
 8004216:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004218:	e00e      	b.n	8004238 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800421a:	f7fe f927 	bl	800246c <HAL_GetTick>
 800421e:	4602      	mov	r2, r0
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	1ad3      	subs	r3, r2, r3
 8004224:	2b02      	cmp	r3, #2
 8004226:	d907      	bls.n	8004238 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004228:	2303      	movs	r3, #3
 800422a:	e150      	b.n	80044ce <HAL_RCC_OscConfig+0x4e2>
 800422c:	40023800 	.word	0x40023800
 8004230:	42470000 	.word	0x42470000
 8004234:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004238:	4b88      	ldr	r3, [pc, #544]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 800423a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800423c:	f003 0302 	and.w	r3, r3, #2
 8004240:	2b00      	cmp	r3, #0
 8004242:	d1ea      	bne.n	800421a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0304 	and.w	r3, r3, #4
 800424c:	2b00      	cmp	r3, #0
 800424e:	f000 8097 	beq.w	8004380 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004252:	2300      	movs	r3, #0
 8004254:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004256:	4b81      	ldr	r3, [pc, #516]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 8004258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d10f      	bne.n	8004282 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004262:	2300      	movs	r3, #0
 8004264:	60bb      	str	r3, [r7, #8]
 8004266:	4b7d      	ldr	r3, [pc, #500]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 8004268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800426a:	4a7c      	ldr	r2, [pc, #496]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 800426c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004270:	6413      	str	r3, [r2, #64]	@ 0x40
 8004272:	4b7a      	ldr	r3, [pc, #488]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 8004274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004276:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800427a:	60bb      	str	r3, [r7, #8]
 800427c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800427e:	2301      	movs	r3, #1
 8004280:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004282:	4b77      	ldr	r3, [pc, #476]	@ (8004460 <HAL_RCC_OscConfig+0x474>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800428a:	2b00      	cmp	r3, #0
 800428c:	d118      	bne.n	80042c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800428e:	4b74      	ldr	r3, [pc, #464]	@ (8004460 <HAL_RCC_OscConfig+0x474>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a73      	ldr	r2, [pc, #460]	@ (8004460 <HAL_RCC_OscConfig+0x474>)
 8004294:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004298:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800429a:	f7fe f8e7 	bl	800246c <HAL_GetTick>
 800429e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042a0:	e008      	b.n	80042b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042a2:	f7fe f8e3 	bl	800246c <HAL_GetTick>
 80042a6:	4602      	mov	r2, r0
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	1ad3      	subs	r3, r2, r3
 80042ac:	2b02      	cmp	r3, #2
 80042ae:	d901      	bls.n	80042b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80042b0:	2303      	movs	r3, #3
 80042b2:	e10c      	b.n	80044ce <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042b4:	4b6a      	ldr	r3, [pc, #424]	@ (8004460 <HAL_RCC_OscConfig+0x474>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d0f0      	beq.n	80042a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d106      	bne.n	80042d6 <HAL_RCC_OscConfig+0x2ea>
 80042c8:	4b64      	ldr	r3, [pc, #400]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 80042ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042cc:	4a63      	ldr	r2, [pc, #396]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 80042ce:	f043 0301 	orr.w	r3, r3, #1
 80042d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80042d4:	e01c      	b.n	8004310 <HAL_RCC_OscConfig+0x324>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	2b05      	cmp	r3, #5
 80042dc:	d10c      	bne.n	80042f8 <HAL_RCC_OscConfig+0x30c>
 80042de:	4b5f      	ldr	r3, [pc, #380]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 80042e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042e2:	4a5e      	ldr	r2, [pc, #376]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 80042e4:	f043 0304 	orr.w	r3, r3, #4
 80042e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80042ea:	4b5c      	ldr	r3, [pc, #368]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 80042ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ee:	4a5b      	ldr	r2, [pc, #364]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 80042f0:	f043 0301 	orr.w	r3, r3, #1
 80042f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80042f6:	e00b      	b.n	8004310 <HAL_RCC_OscConfig+0x324>
 80042f8:	4b58      	ldr	r3, [pc, #352]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 80042fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042fc:	4a57      	ldr	r2, [pc, #348]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 80042fe:	f023 0301 	bic.w	r3, r3, #1
 8004302:	6713      	str	r3, [r2, #112]	@ 0x70
 8004304:	4b55      	ldr	r3, [pc, #340]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 8004306:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004308:	4a54      	ldr	r2, [pc, #336]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 800430a:	f023 0304 	bic.w	r3, r3, #4
 800430e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d015      	beq.n	8004344 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004318:	f7fe f8a8 	bl	800246c <HAL_GetTick>
 800431c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800431e:	e00a      	b.n	8004336 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004320:	f7fe f8a4 	bl	800246c <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800432e:	4293      	cmp	r3, r2
 8004330:	d901      	bls.n	8004336 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004332:	2303      	movs	r3, #3
 8004334:	e0cb      	b.n	80044ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004336:	4b49      	ldr	r3, [pc, #292]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 8004338:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800433a:	f003 0302 	and.w	r3, r3, #2
 800433e:	2b00      	cmp	r3, #0
 8004340:	d0ee      	beq.n	8004320 <HAL_RCC_OscConfig+0x334>
 8004342:	e014      	b.n	800436e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004344:	f7fe f892 	bl	800246c <HAL_GetTick>
 8004348:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800434a:	e00a      	b.n	8004362 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800434c:	f7fe f88e 	bl	800246c <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	f241 3288 	movw	r2, #5000	@ 0x1388
 800435a:	4293      	cmp	r3, r2
 800435c:	d901      	bls.n	8004362 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e0b5      	b.n	80044ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004362:	4b3e      	ldr	r3, [pc, #248]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 8004364:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004366:	f003 0302 	and.w	r3, r3, #2
 800436a:	2b00      	cmp	r3, #0
 800436c:	d1ee      	bne.n	800434c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800436e:	7dfb      	ldrb	r3, [r7, #23]
 8004370:	2b01      	cmp	r3, #1
 8004372:	d105      	bne.n	8004380 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004374:	4b39      	ldr	r3, [pc, #228]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 8004376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004378:	4a38      	ldr	r2, [pc, #224]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 800437a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800437e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	699b      	ldr	r3, [r3, #24]
 8004384:	2b00      	cmp	r3, #0
 8004386:	f000 80a1 	beq.w	80044cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800438a:	4b34      	ldr	r3, [pc, #208]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	f003 030c 	and.w	r3, r3, #12
 8004392:	2b08      	cmp	r3, #8
 8004394:	d05c      	beq.n	8004450 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	699b      	ldr	r3, [r3, #24]
 800439a:	2b02      	cmp	r3, #2
 800439c:	d141      	bne.n	8004422 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800439e:	4b31      	ldr	r3, [pc, #196]	@ (8004464 <HAL_RCC_OscConfig+0x478>)
 80043a0:	2200      	movs	r2, #0
 80043a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043a4:	f7fe f862 	bl	800246c <HAL_GetTick>
 80043a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043aa:	e008      	b.n	80043be <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043ac:	f7fe f85e 	bl	800246c <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d901      	bls.n	80043be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e087      	b.n	80044ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043be:	4b27      	ldr	r3, [pc, #156]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d1f0      	bne.n	80043ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	69da      	ldr	r2, [r3, #28]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a1b      	ldr	r3, [r3, #32]
 80043d2:	431a      	orrs	r2, r3
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043d8:	019b      	lsls	r3, r3, #6
 80043da:	431a      	orrs	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043e0:	085b      	lsrs	r3, r3, #1
 80043e2:	3b01      	subs	r3, #1
 80043e4:	041b      	lsls	r3, r3, #16
 80043e6:	431a      	orrs	r2, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ec:	061b      	lsls	r3, r3, #24
 80043ee:	491b      	ldr	r1, [pc, #108]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 80043f0:	4313      	orrs	r3, r2
 80043f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043f4:	4b1b      	ldr	r3, [pc, #108]	@ (8004464 <HAL_RCC_OscConfig+0x478>)
 80043f6:	2201      	movs	r2, #1
 80043f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043fa:	f7fe f837 	bl	800246c <HAL_GetTick>
 80043fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004400:	e008      	b.n	8004414 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004402:	f7fe f833 	bl	800246c <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	2b02      	cmp	r3, #2
 800440e:	d901      	bls.n	8004414 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e05c      	b.n	80044ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004414:	4b11      	ldr	r3, [pc, #68]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800441c:	2b00      	cmp	r3, #0
 800441e:	d0f0      	beq.n	8004402 <HAL_RCC_OscConfig+0x416>
 8004420:	e054      	b.n	80044cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004422:	4b10      	ldr	r3, [pc, #64]	@ (8004464 <HAL_RCC_OscConfig+0x478>)
 8004424:	2200      	movs	r2, #0
 8004426:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004428:	f7fe f820 	bl	800246c <HAL_GetTick>
 800442c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800442e:	e008      	b.n	8004442 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004430:	f7fe f81c 	bl	800246c <HAL_GetTick>
 8004434:	4602      	mov	r2, r0
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	2b02      	cmp	r3, #2
 800443c:	d901      	bls.n	8004442 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800443e:	2303      	movs	r3, #3
 8004440:	e045      	b.n	80044ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004442:	4b06      	ldr	r3, [pc, #24]	@ (800445c <HAL_RCC_OscConfig+0x470>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800444a:	2b00      	cmp	r3, #0
 800444c:	d1f0      	bne.n	8004430 <HAL_RCC_OscConfig+0x444>
 800444e:	e03d      	b.n	80044cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	699b      	ldr	r3, [r3, #24]
 8004454:	2b01      	cmp	r3, #1
 8004456:	d107      	bne.n	8004468 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e038      	b.n	80044ce <HAL_RCC_OscConfig+0x4e2>
 800445c:	40023800 	.word	0x40023800
 8004460:	40007000 	.word	0x40007000
 8004464:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004468:	4b1b      	ldr	r3, [pc, #108]	@ (80044d8 <HAL_RCC_OscConfig+0x4ec>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	699b      	ldr	r3, [r3, #24]
 8004472:	2b01      	cmp	r3, #1
 8004474:	d028      	beq.n	80044c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004480:	429a      	cmp	r2, r3
 8004482:	d121      	bne.n	80044c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800448e:	429a      	cmp	r2, r3
 8004490:	d11a      	bne.n	80044c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004498:	4013      	ands	r3, r2
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800449e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d111      	bne.n	80044c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ae:	085b      	lsrs	r3, r3, #1
 80044b0:	3b01      	subs	r3, #1
 80044b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d107      	bne.n	80044c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d001      	beq.n	80044cc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e000      	b.n	80044ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80044cc:	2300      	movs	r3, #0
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3718      	adds	r7, #24
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	40023800 	.word	0x40023800

080044dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d101      	bne.n	80044f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e0cc      	b.n	800468a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044f0:	4b68      	ldr	r3, [pc, #416]	@ (8004694 <HAL_RCC_ClockConfig+0x1b8>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 030f 	and.w	r3, r3, #15
 80044f8:	683a      	ldr	r2, [r7, #0]
 80044fa:	429a      	cmp	r2, r3
 80044fc:	d90c      	bls.n	8004518 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044fe:	4b65      	ldr	r3, [pc, #404]	@ (8004694 <HAL_RCC_ClockConfig+0x1b8>)
 8004500:	683a      	ldr	r2, [r7, #0]
 8004502:	b2d2      	uxtb	r2, r2
 8004504:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004506:	4b63      	ldr	r3, [pc, #396]	@ (8004694 <HAL_RCC_ClockConfig+0x1b8>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 030f 	and.w	r3, r3, #15
 800450e:	683a      	ldr	r2, [r7, #0]
 8004510:	429a      	cmp	r2, r3
 8004512:	d001      	beq.n	8004518 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e0b8      	b.n	800468a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0302 	and.w	r3, r3, #2
 8004520:	2b00      	cmp	r3, #0
 8004522:	d020      	beq.n	8004566 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0304 	and.w	r3, r3, #4
 800452c:	2b00      	cmp	r3, #0
 800452e:	d005      	beq.n	800453c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004530:	4b59      	ldr	r3, [pc, #356]	@ (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	4a58      	ldr	r2, [pc, #352]	@ (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 8004536:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800453a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 0308 	and.w	r3, r3, #8
 8004544:	2b00      	cmp	r3, #0
 8004546:	d005      	beq.n	8004554 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004548:	4b53      	ldr	r3, [pc, #332]	@ (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	4a52      	ldr	r2, [pc, #328]	@ (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 800454e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004552:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004554:	4b50      	ldr	r3, [pc, #320]	@ (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	494d      	ldr	r1, [pc, #308]	@ (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 8004562:	4313      	orrs	r3, r2
 8004564:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0301 	and.w	r3, r3, #1
 800456e:	2b00      	cmp	r3, #0
 8004570:	d044      	beq.n	80045fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	2b01      	cmp	r3, #1
 8004578:	d107      	bne.n	800458a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800457a:	4b47      	ldr	r3, [pc, #284]	@ (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004582:	2b00      	cmp	r3, #0
 8004584:	d119      	bne.n	80045ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e07f      	b.n	800468a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	2b02      	cmp	r3, #2
 8004590:	d003      	beq.n	800459a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004596:	2b03      	cmp	r3, #3
 8004598:	d107      	bne.n	80045aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800459a:	4b3f      	ldr	r3, [pc, #252]	@ (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d109      	bne.n	80045ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e06f      	b.n	800468a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045aa:	4b3b      	ldr	r3, [pc, #236]	@ (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d101      	bne.n	80045ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e067      	b.n	800468a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045ba:	4b37      	ldr	r3, [pc, #220]	@ (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	f023 0203 	bic.w	r2, r3, #3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	4934      	ldr	r1, [pc, #208]	@ (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045cc:	f7fd ff4e 	bl	800246c <HAL_GetTick>
 80045d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045d2:	e00a      	b.n	80045ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045d4:	f7fd ff4a 	bl	800246c <HAL_GetTick>
 80045d8:	4602      	mov	r2, r0
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d901      	bls.n	80045ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e04f      	b.n	800468a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045ea:	4b2b      	ldr	r3, [pc, #172]	@ (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f003 020c 	and.w	r2, r3, #12
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d1eb      	bne.n	80045d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045fc:	4b25      	ldr	r3, [pc, #148]	@ (8004694 <HAL_RCC_ClockConfig+0x1b8>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 030f 	and.w	r3, r3, #15
 8004604:	683a      	ldr	r2, [r7, #0]
 8004606:	429a      	cmp	r2, r3
 8004608:	d20c      	bcs.n	8004624 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800460a:	4b22      	ldr	r3, [pc, #136]	@ (8004694 <HAL_RCC_ClockConfig+0x1b8>)
 800460c:	683a      	ldr	r2, [r7, #0]
 800460e:	b2d2      	uxtb	r2, r2
 8004610:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004612:	4b20      	ldr	r3, [pc, #128]	@ (8004694 <HAL_RCC_ClockConfig+0x1b8>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 030f 	and.w	r3, r3, #15
 800461a:	683a      	ldr	r2, [r7, #0]
 800461c:	429a      	cmp	r2, r3
 800461e:	d001      	beq.n	8004624 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e032      	b.n	800468a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0304 	and.w	r3, r3, #4
 800462c:	2b00      	cmp	r3, #0
 800462e:	d008      	beq.n	8004642 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004630:	4b19      	ldr	r3, [pc, #100]	@ (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	4916      	ldr	r1, [pc, #88]	@ (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 800463e:	4313      	orrs	r3, r2
 8004640:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0308 	and.w	r3, r3, #8
 800464a:	2b00      	cmp	r3, #0
 800464c:	d009      	beq.n	8004662 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800464e:	4b12      	ldr	r3, [pc, #72]	@ (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	00db      	lsls	r3, r3, #3
 800465c:	490e      	ldr	r1, [pc, #56]	@ (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 800465e:	4313      	orrs	r3, r2
 8004660:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004662:	f000 f821 	bl	80046a8 <HAL_RCC_GetSysClockFreq>
 8004666:	4602      	mov	r2, r0
 8004668:	4b0b      	ldr	r3, [pc, #44]	@ (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	091b      	lsrs	r3, r3, #4
 800466e:	f003 030f 	and.w	r3, r3, #15
 8004672:	490a      	ldr	r1, [pc, #40]	@ (800469c <HAL_RCC_ClockConfig+0x1c0>)
 8004674:	5ccb      	ldrb	r3, [r1, r3]
 8004676:	fa22 f303 	lsr.w	r3, r2, r3
 800467a:	4a09      	ldr	r2, [pc, #36]	@ (80046a0 <HAL_RCC_ClockConfig+0x1c4>)
 800467c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800467e:	4b09      	ldr	r3, [pc, #36]	@ (80046a4 <HAL_RCC_ClockConfig+0x1c8>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4618      	mov	r0, r3
 8004684:	f7fd feae 	bl	80023e4 <HAL_InitTick>

  return HAL_OK;
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	3710      	adds	r7, #16
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	40023c00 	.word	0x40023c00
 8004698:	40023800 	.word	0x40023800
 800469c:	0800bd1c 	.word	0x0800bd1c
 80046a0:	20000004 	.word	0x20000004
 80046a4:	20000008 	.word	0x20000008

080046a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046ac:	b090      	sub	sp, #64	@ 0x40
 80046ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80046b0:	2300      	movs	r3, #0
 80046b2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80046b4:	2300      	movs	r3, #0
 80046b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80046b8:	2300      	movs	r3, #0
 80046ba:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80046bc:	2300      	movs	r3, #0
 80046be:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046c0:	4b59      	ldr	r3, [pc, #356]	@ (8004828 <HAL_RCC_GetSysClockFreq+0x180>)
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	f003 030c 	and.w	r3, r3, #12
 80046c8:	2b08      	cmp	r3, #8
 80046ca:	d00d      	beq.n	80046e8 <HAL_RCC_GetSysClockFreq+0x40>
 80046cc:	2b08      	cmp	r3, #8
 80046ce:	f200 80a1 	bhi.w	8004814 <HAL_RCC_GetSysClockFreq+0x16c>
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d002      	beq.n	80046dc <HAL_RCC_GetSysClockFreq+0x34>
 80046d6:	2b04      	cmp	r3, #4
 80046d8:	d003      	beq.n	80046e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80046da:	e09b      	b.n	8004814 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80046dc:	4b53      	ldr	r3, [pc, #332]	@ (800482c <HAL_RCC_GetSysClockFreq+0x184>)
 80046de:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80046e0:	e09b      	b.n	800481a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80046e2:	4b53      	ldr	r3, [pc, #332]	@ (8004830 <HAL_RCC_GetSysClockFreq+0x188>)
 80046e4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80046e6:	e098      	b.n	800481a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80046e8:	4b4f      	ldr	r3, [pc, #316]	@ (8004828 <HAL_RCC_GetSysClockFreq+0x180>)
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80046f0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80046f2:	4b4d      	ldr	r3, [pc, #308]	@ (8004828 <HAL_RCC_GetSysClockFreq+0x180>)
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d028      	beq.n	8004750 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046fe:	4b4a      	ldr	r3, [pc, #296]	@ (8004828 <HAL_RCC_GetSysClockFreq+0x180>)
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	099b      	lsrs	r3, r3, #6
 8004704:	2200      	movs	r2, #0
 8004706:	623b      	str	r3, [r7, #32]
 8004708:	627a      	str	r2, [r7, #36]	@ 0x24
 800470a:	6a3b      	ldr	r3, [r7, #32]
 800470c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004710:	2100      	movs	r1, #0
 8004712:	4b47      	ldr	r3, [pc, #284]	@ (8004830 <HAL_RCC_GetSysClockFreq+0x188>)
 8004714:	fb03 f201 	mul.w	r2, r3, r1
 8004718:	2300      	movs	r3, #0
 800471a:	fb00 f303 	mul.w	r3, r0, r3
 800471e:	4413      	add	r3, r2
 8004720:	4a43      	ldr	r2, [pc, #268]	@ (8004830 <HAL_RCC_GetSysClockFreq+0x188>)
 8004722:	fba0 1202 	umull	r1, r2, r0, r2
 8004726:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004728:	460a      	mov	r2, r1
 800472a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800472c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800472e:	4413      	add	r3, r2
 8004730:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004734:	2200      	movs	r2, #0
 8004736:	61bb      	str	r3, [r7, #24]
 8004738:	61fa      	str	r2, [r7, #28]
 800473a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800473e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004742:	f7fc fab1 	bl	8000ca8 <__aeabi_uldivmod>
 8004746:	4602      	mov	r2, r0
 8004748:	460b      	mov	r3, r1
 800474a:	4613      	mov	r3, r2
 800474c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800474e:	e053      	b.n	80047f8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004750:	4b35      	ldr	r3, [pc, #212]	@ (8004828 <HAL_RCC_GetSysClockFreq+0x180>)
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	099b      	lsrs	r3, r3, #6
 8004756:	2200      	movs	r2, #0
 8004758:	613b      	str	r3, [r7, #16]
 800475a:	617a      	str	r2, [r7, #20]
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004762:	f04f 0b00 	mov.w	fp, #0
 8004766:	4652      	mov	r2, sl
 8004768:	465b      	mov	r3, fp
 800476a:	f04f 0000 	mov.w	r0, #0
 800476e:	f04f 0100 	mov.w	r1, #0
 8004772:	0159      	lsls	r1, r3, #5
 8004774:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004778:	0150      	lsls	r0, r2, #5
 800477a:	4602      	mov	r2, r0
 800477c:	460b      	mov	r3, r1
 800477e:	ebb2 080a 	subs.w	r8, r2, sl
 8004782:	eb63 090b 	sbc.w	r9, r3, fp
 8004786:	f04f 0200 	mov.w	r2, #0
 800478a:	f04f 0300 	mov.w	r3, #0
 800478e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004792:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004796:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800479a:	ebb2 0408 	subs.w	r4, r2, r8
 800479e:	eb63 0509 	sbc.w	r5, r3, r9
 80047a2:	f04f 0200 	mov.w	r2, #0
 80047a6:	f04f 0300 	mov.w	r3, #0
 80047aa:	00eb      	lsls	r3, r5, #3
 80047ac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047b0:	00e2      	lsls	r2, r4, #3
 80047b2:	4614      	mov	r4, r2
 80047b4:	461d      	mov	r5, r3
 80047b6:	eb14 030a 	adds.w	r3, r4, sl
 80047ba:	603b      	str	r3, [r7, #0]
 80047bc:	eb45 030b 	adc.w	r3, r5, fp
 80047c0:	607b      	str	r3, [r7, #4]
 80047c2:	f04f 0200 	mov.w	r2, #0
 80047c6:	f04f 0300 	mov.w	r3, #0
 80047ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047ce:	4629      	mov	r1, r5
 80047d0:	028b      	lsls	r3, r1, #10
 80047d2:	4621      	mov	r1, r4
 80047d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047d8:	4621      	mov	r1, r4
 80047da:	028a      	lsls	r2, r1, #10
 80047dc:	4610      	mov	r0, r2
 80047de:	4619      	mov	r1, r3
 80047e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047e2:	2200      	movs	r2, #0
 80047e4:	60bb      	str	r3, [r7, #8]
 80047e6:	60fa      	str	r2, [r7, #12]
 80047e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80047ec:	f7fc fa5c 	bl	8000ca8 <__aeabi_uldivmod>
 80047f0:	4602      	mov	r2, r0
 80047f2:	460b      	mov	r3, r1
 80047f4:	4613      	mov	r3, r2
 80047f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80047f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004828 <HAL_RCC_GetSysClockFreq+0x180>)
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	0c1b      	lsrs	r3, r3, #16
 80047fe:	f003 0303 	and.w	r3, r3, #3
 8004802:	3301      	adds	r3, #1
 8004804:	005b      	lsls	r3, r3, #1
 8004806:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004808:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800480a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800480c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004810:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004812:	e002      	b.n	800481a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004814:	4b05      	ldr	r3, [pc, #20]	@ (800482c <HAL_RCC_GetSysClockFreq+0x184>)
 8004816:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004818:	bf00      	nop
    }
  }
  return sysclockfreq;
 800481a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800481c:	4618      	mov	r0, r3
 800481e:	3740      	adds	r7, #64	@ 0x40
 8004820:	46bd      	mov	sp, r7
 8004822:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004826:	bf00      	nop
 8004828:	40023800 	.word	0x40023800
 800482c:	00f42400 	.word	0x00f42400
 8004830:	017d7840 	.word	0x017d7840

08004834 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004834:	b480      	push	{r7}
 8004836:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004838:	4b03      	ldr	r3, [pc, #12]	@ (8004848 <HAL_RCC_GetHCLKFreq+0x14>)
 800483a:	681b      	ldr	r3, [r3, #0]
}
 800483c:	4618      	mov	r0, r3
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr
 8004846:	bf00      	nop
 8004848:	20000004 	.word	0x20000004

0800484c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004850:	f7ff fff0 	bl	8004834 <HAL_RCC_GetHCLKFreq>
 8004854:	4602      	mov	r2, r0
 8004856:	4b05      	ldr	r3, [pc, #20]	@ (800486c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	0a9b      	lsrs	r3, r3, #10
 800485c:	f003 0307 	and.w	r3, r3, #7
 8004860:	4903      	ldr	r1, [pc, #12]	@ (8004870 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004862:	5ccb      	ldrb	r3, [r1, r3]
 8004864:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004868:	4618      	mov	r0, r3
 800486a:	bd80      	pop	{r7, pc}
 800486c:	40023800 	.word	0x40023800
 8004870:	0800bd2c 	.word	0x0800bd2c

08004874 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004878:	f7ff ffdc 	bl	8004834 <HAL_RCC_GetHCLKFreq>
 800487c:	4602      	mov	r2, r0
 800487e:	4b05      	ldr	r3, [pc, #20]	@ (8004894 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	0b5b      	lsrs	r3, r3, #13
 8004884:	f003 0307 	and.w	r3, r3, #7
 8004888:	4903      	ldr	r1, [pc, #12]	@ (8004898 <HAL_RCC_GetPCLK2Freq+0x24>)
 800488a:	5ccb      	ldrb	r3, [r1, r3]
 800488c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004890:	4618      	mov	r0, r3
 8004892:	bd80      	pop	{r7, pc}
 8004894:	40023800 	.word	0x40023800
 8004898:	0800bd2c 	.word	0x0800bd2c

0800489c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b082      	sub	sp, #8
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d101      	bne.n	80048ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e041      	b.n	8004932 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d106      	bne.n	80048c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f7fd fb80 	bl	8001fc8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2202      	movs	r2, #2
 80048cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	3304      	adds	r3, #4
 80048d8:	4619      	mov	r1, r3
 80048da:	4610      	mov	r0, r2
 80048dc:	f000 fb42 	bl	8004f64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	3708      	adds	r7, #8
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
	...

0800493c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800493c:	b480      	push	{r7}
 800493e:	b085      	sub	sp, #20
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800494a:	b2db      	uxtb	r3, r3
 800494c:	2b01      	cmp	r3, #1
 800494e:	d001      	beq.n	8004954 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e046      	b.n	80049e2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2202      	movs	r2, #2
 8004958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a23      	ldr	r2, [pc, #140]	@ (80049f0 <HAL_TIM_Base_Start+0xb4>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d022      	beq.n	80049ac <HAL_TIM_Base_Start+0x70>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800496e:	d01d      	beq.n	80049ac <HAL_TIM_Base_Start+0x70>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a1f      	ldr	r2, [pc, #124]	@ (80049f4 <HAL_TIM_Base_Start+0xb8>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d018      	beq.n	80049ac <HAL_TIM_Base_Start+0x70>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4a1e      	ldr	r2, [pc, #120]	@ (80049f8 <HAL_TIM_Base_Start+0xbc>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d013      	beq.n	80049ac <HAL_TIM_Base_Start+0x70>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a1c      	ldr	r2, [pc, #112]	@ (80049fc <HAL_TIM_Base_Start+0xc0>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d00e      	beq.n	80049ac <HAL_TIM_Base_Start+0x70>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a1b      	ldr	r2, [pc, #108]	@ (8004a00 <HAL_TIM_Base_Start+0xc4>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d009      	beq.n	80049ac <HAL_TIM_Base_Start+0x70>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a19      	ldr	r2, [pc, #100]	@ (8004a04 <HAL_TIM_Base_Start+0xc8>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d004      	beq.n	80049ac <HAL_TIM_Base_Start+0x70>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a18      	ldr	r2, [pc, #96]	@ (8004a08 <HAL_TIM_Base_Start+0xcc>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d111      	bne.n	80049d0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	f003 0307 	and.w	r3, r3, #7
 80049b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2b06      	cmp	r3, #6
 80049bc:	d010      	beq.n	80049e0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f042 0201 	orr.w	r2, r2, #1
 80049cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ce:	e007      	b.n	80049e0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f042 0201 	orr.w	r2, r2, #1
 80049de:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049e0:	2300      	movs	r3, #0
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3714      	adds	r7, #20
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr
 80049ee:	bf00      	nop
 80049f0:	40010000 	.word	0x40010000
 80049f4:	40000400 	.word	0x40000400
 80049f8:	40000800 	.word	0x40000800
 80049fc:	40000c00 	.word	0x40000c00
 8004a00:	40010400 	.word	0x40010400
 8004a04:	40014000 	.word	0x40014000
 8004a08:	40001800 	.word	0x40001800

08004a0c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b082      	sub	sp, #8
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d101      	bne.n	8004a1e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e041      	b.n	8004aa2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d106      	bne.n	8004a38 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f000 f839 	bl	8004aaa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2202      	movs	r2, #2
 8004a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	3304      	adds	r3, #4
 8004a48:	4619      	mov	r1, r3
 8004a4a:	4610      	mov	r0, r2
 8004a4c:	f000 fa8a 	bl	8004f64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3708      	adds	r7, #8
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}

08004aaa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004aaa:	b480      	push	{r7}
 8004aac:	b083      	sub	sp, #12
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004ab2:	bf00      	nop
 8004ab4:	370c      	adds	r7, #12
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr
	...

08004ac0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d109      	bne.n	8004ae4 <HAL_TIM_PWM_Start+0x24>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	bf14      	ite	ne
 8004adc:	2301      	movne	r3, #1
 8004ade:	2300      	moveq	r3, #0
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	e022      	b.n	8004b2a <HAL_TIM_PWM_Start+0x6a>
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	2b04      	cmp	r3, #4
 8004ae8:	d109      	bne.n	8004afe <HAL_TIM_PWM_Start+0x3e>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	bf14      	ite	ne
 8004af6:	2301      	movne	r3, #1
 8004af8:	2300      	moveq	r3, #0
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	e015      	b.n	8004b2a <HAL_TIM_PWM_Start+0x6a>
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	2b08      	cmp	r3, #8
 8004b02:	d109      	bne.n	8004b18 <HAL_TIM_PWM_Start+0x58>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	bf14      	ite	ne
 8004b10:	2301      	movne	r3, #1
 8004b12:	2300      	moveq	r3, #0
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	e008      	b.n	8004b2a <HAL_TIM_PWM_Start+0x6a>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	bf14      	ite	ne
 8004b24:	2301      	movne	r3, #1
 8004b26:	2300      	moveq	r3, #0
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d001      	beq.n	8004b32 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e07c      	b.n	8004c2c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d104      	bne.n	8004b42 <HAL_TIM_PWM_Start+0x82>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2202      	movs	r2, #2
 8004b3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b40:	e013      	b.n	8004b6a <HAL_TIM_PWM_Start+0xaa>
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	2b04      	cmp	r3, #4
 8004b46:	d104      	bne.n	8004b52 <HAL_TIM_PWM_Start+0x92>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2202      	movs	r2, #2
 8004b4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b50:	e00b      	b.n	8004b6a <HAL_TIM_PWM_Start+0xaa>
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	2b08      	cmp	r3, #8
 8004b56:	d104      	bne.n	8004b62 <HAL_TIM_PWM_Start+0xa2>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2202      	movs	r2, #2
 8004b5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b60:	e003      	b.n	8004b6a <HAL_TIM_PWM_Start+0xaa>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2202      	movs	r2, #2
 8004b66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	6839      	ldr	r1, [r7, #0]
 8004b72:	4618      	mov	r0, r3
 8004b74:	f000 fce6 	bl	8005544 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a2d      	ldr	r2, [pc, #180]	@ (8004c34 <HAL_TIM_PWM_Start+0x174>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d004      	beq.n	8004b8c <HAL_TIM_PWM_Start+0xcc>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a2c      	ldr	r2, [pc, #176]	@ (8004c38 <HAL_TIM_PWM_Start+0x178>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d101      	bne.n	8004b90 <HAL_TIM_PWM_Start+0xd0>
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e000      	b.n	8004b92 <HAL_TIM_PWM_Start+0xd2>
 8004b90:	2300      	movs	r3, #0
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d007      	beq.n	8004ba6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004ba4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a22      	ldr	r2, [pc, #136]	@ (8004c34 <HAL_TIM_PWM_Start+0x174>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d022      	beq.n	8004bf6 <HAL_TIM_PWM_Start+0x136>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bb8:	d01d      	beq.n	8004bf6 <HAL_TIM_PWM_Start+0x136>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a1f      	ldr	r2, [pc, #124]	@ (8004c3c <HAL_TIM_PWM_Start+0x17c>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d018      	beq.n	8004bf6 <HAL_TIM_PWM_Start+0x136>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a1d      	ldr	r2, [pc, #116]	@ (8004c40 <HAL_TIM_PWM_Start+0x180>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d013      	beq.n	8004bf6 <HAL_TIM_PWM_Start+0x136>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a1c      	ldr	r2, [pc, #112]	@ (8004c44 <HAL_TIM_PWM_Start+0x184>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d00e      	beq.n	8004bf6 <HAL_TIM_PWM_Start+0x136>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a16      	ldr	r2, [pc, #88]	@ (8004c38 <HAL_TIM_PWM_Start+0x178>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d009      	beq.n	8004bf6 <HAL_TIM_PWM_Start+0x136>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a18      	ldr	r2, [pc, #96]	@ (8004c48 <HAL_TIM_PWM_Start+0x188>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d004      	beq.n	8004bf6 <HAL_TIM_PWM_Start+0x136>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a16      	ldr	r2, [pc, #88]	@ (8004c4c <HAL_TIM_PWM_Start+0x18c>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d111      	bne.n	8004c1a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	f003 0307 	and.w	r3, r3, #7
 8004c00:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2b06      	cmp	r3, #6
 8004c06:	d010      	beq.n	8004c2a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f042 0201 	orr.w	r2, r2, #1
 8004c16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c18:	e007      	b.n	8004c2a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f042 0201 	orr.w	r2, r2, #1
 8004c28:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c2a:	2300      	movs	r3, #0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3710      	adds	r7, #16
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	40010000 	.word	0x40010000
 8004c38:	40010400 	.word	0x40010400
 8004c3c:	40000400 	.word	0x40000400
 8004c40:	40000800 	.word	0x40000800
 8004c44:	40000c00 	.word	0x40000c00
 8004c48:	40014000 	.word	0x40014000
 8004c4c:	40001800 	.word	0x40001800

08004c50 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b086      	sub	sp, #24
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	60f8      	str	r0, [r7, #12]
 8004c58:	60b9      	str	r1, [r7, #8]
 8004c5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d101      	bne.n	8004c6e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004c6a:	2302      	movs	r3, #2
 8004c6c:	e0ae      	b.n	8004dcc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2201      	movs	r2, #1
 8004c72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2b0c      	cmp	r3, #12
 8004c7a:	f200 809f 	bhi.w	8004dbc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004c7e:	a201      	add	r2, pc, #4	@ (adr r2, 8004c84 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c84:	08004cb9 	.word	0x08004cb9
 8004c88:	08004dbd 	.word	0x08004dbd
 8004c8c:	08004dbd 	.word	0x08004dbd
 8004c90:	08004dbd 	.word	0x08004dbd
 8004c94:	08004cf9 	.word	0x08004cf9
 8004c98:	08004dbd 	.word	0x08004dbd
 8004c9c:	08004dbd 	.word	0x08004dbd
 8004ca0:	08004dbd 	.word	0x08004dbd
 8004ca4:	08004d3b 	.word	0x08004d3b
 8004ca8:	08004dbd 	.word	0x08004dbd
 8004cac:	08004dbd 	.word	0x08004dbd
 8004cb0:	08004dbd 	.word	0x08004dbd
 8004cb4:	08004d7b 	.word	0x08004d7b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	68b9      	ldr	r1, [r7, #8]
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f000 f9f6 	bl	80050b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	699a      	ldr	r2, [r3, #24]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f042 0208 	orr.w	r2, r2, #8
 8004cd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	699a      	ldr	r2, [r3, #24]
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f022 0204 	bic.w	r2, r2, #4
 8004ce2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	6999      	ldr	r1, [r3, #24]
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	691a      	ldr	r2, [r3, #16]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	430a      	orrs	r2, r1
 8004cf4:	619a      	str	r2, [r3, #24]
      break;
 8004cf6:	e064      	b.n	8004dc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	68b9      	ldr	r1, [r7, #8]
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f000 fa46 	bl	8005190 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	699a      	ldr	r2, [r3, #24]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	699a      	ldr	r2, [r3, #24]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	6999      	ldr	r1, [r3, #24]
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	021a      	lsls	r2, r3, #8
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	430a      	orrs	r2, r1
 8004d36:	619a      	str	r2, [r3, #24]
      break;
 8004d38:	e043      	b.n	8004dc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	68b9      	ldr	r1, [r7, #8]
 8004d40:	4618      	mov	r0, r3
 8004d42:	f000 fa9b 	bl	800527c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	69da      	ldr	r2, [r3, #28]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f042 0208 	orr.w	r2, r2, #8
 8004d54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	69da      	ldr	r2, [r3, #28]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f022 0204 	bic.w	r2, r2, #4
 8004d64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	69d9      	ldr	r1, [r3, #28]
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	691a      	ldr	r2, [r3, #16]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	430a      	orrs	r2, r1
 8004d76:	61da      	str	r2, [r3, #28]
      break;
 8004d78:	e023      	b.n	8004dc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	68b9      	ldr	r1, [r7, #8]
 8004d80:	4618      	mov	r0, r3
 8004d82:	f000 faef 	bl	8005364 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	69da      	ldr	r2, [r3, #28]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	69da      	ldr	r2, [r3, #28]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004da4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	69d9      	ldr	r1, [r3, #28]
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	691b      	ldr	r3, [r3, #16]
 8004db0:	021a      	lsls	r2, r3, #8
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	430a      	orrs	r2, r1
 8004db8:	61da      	str	r2, [r3, #28]
      break;
 8004dba:	e002      	b.n	8004dc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	75fb      	strb	r3, [r7, #23]
      break;
 8004dc0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004dca:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3718      	adds	r7, #24
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}

08004dd4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b084      	sub	sp, #16
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
 8004ddc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dde:	2300      	movs	r3, #0
 8004de0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d101      	bne.n	8004df0 <HAL_TIM_ConfigClockSource+0x1c>
 8004dec:	2302      	movs	r3, #2
 8004dee:	e0b4      	b.n	8004f5a <HAL_TIM_ConfigClockSource+0x186>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2201      	movs	r2, #1
 8004df4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2202      	movs	r2, #2
 8004dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004e0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e16:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68ba      	ldr	r2, [r7, #8]
 8004e1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e28:	d03e      	beq.n	8004ea8 <HAL_TIM_ConfigClockSource+0xd4>
 8004e2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e2e:	f200 8087 	bhi.w	8004f40 <HAL_TIM_ConfigClockSource+0x16c>
 8004e32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e36:	f000 8086 	beq.w	8004f46 <HAL_TIM_ConfigClockSource+0x172>
 8004e3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e3e:	d87f      	bhi.n	8004f40 <HAL_TIM_ConfigClockSource+0x16c>
 8004e40:	2b70      	cmp	r3, #112	@ 0x70
 8004e42:	d01a      	beq.n	8004e7a <HAL_TIM_ConfigClockSource+0xa6>
 8004e44:	2b70      	cmp	r3, #112	@ 0x70
 8004e46:	d87b      	bhi.n	8004f40 <HAL_TIM_ConfigClockSource+0x16c>
 8004e48:	2b60      	cmp	r3, #96	@ 0x60
 8004e4a:	d050      	beq.n	8004eee <HAL_TIM_ConfigClockSource+0x11a>
 8004e4c:	2b60      	cmp	r3, #96	@ 0x60
 8004e4e:	d877      	bhi.n	8004f40 <HAL_TIM_ConfigClockSource+0x16c>
 8004e50:	2b50      	cmp	r3, #80	@ 0x50
 8004e52:	d03c      	beq.n	8004ece <HAL_TIM_ConfigClockSource+0xfa>
 8004e54:	2b50      	cmp	r3, #80	@ 0x50
 8004e56:	d873      	bhi.n	8004f40 <HAL_TIM_ConfigClockSource+0x16c>
 8004e58:	2b40      	cmp	r3, #64	@ 0x40
 8004e5a:	d058      	beq.n	8004f0e <HAL_TIM_ConfigClockSource+0x13a>
 8004e5c:	2b40      	cmp	r3, #64	@ 0x40
 8004e5e:	d86f      	bhi.n	8004f40 <HAL_TIM_ConfigClockSource+0x16c>
 8004e60:	2b30      	cmp	r3, #48	@ 0x30
 8004e62:	d064      	beq.n	8004f2e <HAL_TIM_ConfigClockSource+0x15a>
 8004e64:	2b30      	cmp	r3, #48	@ 0x30
 8004e66:	d86b      	bhi.n	8004f40 <HAL_TIM_ConfigClockSource+0x16c>
 8004e68:	2b20      	cmp	r3, #32
 8004e6a:	d060      	beq.n	8004f2e <HAL_TIM_ConfigClockSource+0x15a>
 8004e6c:	2b20      	cmp	r3, #32
 8004e6e:	d867      	bhi.n	8004f40 <HAL_TIM_ConfigClockSource+0x16c>
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d05c      	beq.n	8004f2e <HAL_TIM_ConfigClockSource+0x15a>
 8004e74:	2b10      	cmp	r3, #16
 8004e76:	d05a      	beq.n	8004f2e <HAL_TIM_ConfigClockSource+0x15a>
 8004e78:	e062      	b.n	8004f40 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e8a:	f000 fb3b 	bl	8005504 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004e9c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	68ba      	ldr	r2, [r7, #8]
 8004ea4:	609a      	str	r2, [r3, #8]
      break;
 8004ea6:	e04f      	b.n	8004f48 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004eb8:	f000 fb24 	bl	8005504 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	689a      	ldr	r2, [r3, #8]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004eca:	609a      	str	r2, [r3, #8]
      break;
 8004ecc:	e03c      	b.n	8004f48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eda:	461a      	mov	r2, r3
 8004edc:	f000 fa98 	bl	8005410 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	2150      	movs	r1, #80	@ 0x50
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f000 faf1 	bl	80054ce <TIM_ITRx_SetConfig>
      break;
 8004eec:	e02c      	b.n	8004f48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004efa:	461a      	mov	r2, r3
 8004efc:	f000 fab7 	bl	800546e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	2160      	movs	r1, #96	@ 0x60
 8004f06:	4618      	mov	r0, r3
 8004f08:	f000 fae1 	bl	80054ce <TIM_ITRx_SetConfig>
      break;
 8004f0c:	e01c      	b.n	8004f48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f1a:	461a      	mov	r2, r3
 8004f1c:	f000 fa78 	bl	8005410 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2140      	movs	r1, #64	@ 0x40
 8004f26:	4618      	mov	r0, r3
 8004f28:	f000 fad1 	bl	80054ce <TIM_ITRx_SetConfig>
      break;
 8004f2c:	e00c      	b.n	8004f48 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4619      	mov	r1, r3
 8004f38:	4610      	mov	r0, r2
 8004f3a:	f000 fac8 	bl	80054ce <TIM_ITRx_SetConfig>
      break;
 8004f3e:	e003      	b.n	8004f48 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	73fb      	strb	r3, [r7, #15]
      break;
 8004f44:	e000      	b.n	8004f48 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004f46:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2200      	movs	r2, #0
 8004f54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3710      	adds	r7, #16
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
	...

08004f64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b085      	sub	sp, #20
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	4a43      	ldr	r2, [pc, #268]	@ (8005084 <TIM_Base_SetConfig+0x120>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d013      	beq.n	8004fa4 <TIM_Base_SetConfig+0x40>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f82:	d00f      	beq.n	8004fa4 <TIM_Base_SetConfig+0x40>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	4a40      	ldr	r2, [pc, #256]	@ (8005088 <TIM_Base_SetConfig+0x124>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d00b      	beq.n	8004fa4 <TIM_Base_SetConfig+0x40>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	4a3f      	ldr	r2, [pc, #252]	@ (800508c <TIM_Base_SetConfig+0x128>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d007      	beq.n	8004fa4 <TIM_Base_SetConfig+0x40>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	4a3e      	ldr	r2, [pc, #248]	@ (8005090 <TIM_Base_SetConfig+0x12c>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d003      	beq.n	8004fa4 <TIM_Base_SetConfig+0x40>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	4a3d      	ldr	r2, [pc, #244]	@ (8005094 <TIM_Base_SetConfig+0x130>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d108      	bne.n	8004fb6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004faa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	68fa      	ldr	r2, [r7, #12]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	4a32      	ldr	r2, [pc, #200]	@ (8005084 <TIM_Base_SetConfig+0x120>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d02b      	beq.n	8005016 <TIM_Base_SetConfig+0xb2>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fc4:	d027      	beq.n	8005016 <TIM_Base_SetConfig+0xb2>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	4a2f      	ldr	r2, [pc, #188]	@ (8005088 <TIM_Base_SetConfig+0x124>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d023      	beq.n	8005016 <TIM_Base_SetConfig+0xb2>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4a2e      	ldr	r2, [pc, #184]	@ (800508c <TIM_Base_SetConfig+0x128>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d01f      	beq.n	8005016 <TIM_Base_SetConfig+0xb2>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4a2d      	ldr	r2, [pc, #180]	@ (8005090 <TIM_Base_SetConfig+0x12c>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d01b      	beq.n	8005016 <TIM_Base_SetConfig+0xb2>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a2c      	ldr	r2, [pc, #176]	@ (8005094 <TIM_Base_SetConfig+0x130>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d017      	beq.n	8005016 <TIM_Base_SetConfig+0xb2>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a2b      	ldr	r2, [pc, #172]	@ (8005098 <TIM_Base_SetConfig+0x134>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d013      	beq.n	8005016 <TIM_Base_SetConfig+0xb2>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a2a      	ldr	r2, [pc, #168]	@ (800509c <TIM_Base_SetConfig+0x138>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d00f      	beq.n	8005016 <TIM_Base_SetConfig+0xb2>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a29      	ldr	r2, [pc, #164]	@ (80050a0 <TIM_Base_SetConfig+0x13c>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d00b      	beq.n	8005016 <TIM_Base_SetConfig+0xb2>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a28      	ldr	r2, [pc, #160]	@ (80050a4 <TIM_Base_SetConfig+0x140>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d007      	beq.n	8005016 <TIM_Base_SetConfig+0xb2>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a27      	ldr	r2, [pc, #156]	@ (80050a8 <TIM_Base_SetConfig+0x144>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d003      	beq.n	8005016 <TIM_Base_SetConfig+0xb2>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a26      	ldr	r2, [pc, #152]	@ (80050ac <TIM_Base_SetConfig+0x148>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d108      	bne.n	8005028 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800501c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	68fa      	ldr	r2, [r7, #12]
 8005024:	4313      	orrs	r3, r2
 8005026:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	695b      	ldr	r3, [r3, #20]
 8005032:	4313      	orrs	r3, r2
 8005034:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	689a      	ldr	r2, [r3, #8]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	4a0e      	ldr	r2, [pc, #56]	@ (8005084 <TIM_Base_SetConfig+0x120>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d003      	beq.n	8005056 <TIM_Base_SetConfig+0xf2>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	4a10      	ldr	r2, [pc, #64]	@ (8005094 <TIM_Base_SetConfig+0x130>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d103      	bne.n	800505e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	691a      	ldr	r2, [r3, #16]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f043 0204 	orr.w	r2, r3, #4
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2201      	movs	r2, #1
 800506e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	68fa      	ldr	r2, [r7, #12]
 8005074:	601a      	str	r2, [r3, #0]
}
 8005076:	bf00      	nop
 8005078:	3714      	adds	r7, #20
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr
 8005082:	bf00      	nop
 8005084:	40010000 	.word	0x40010000
 8005088:	40000400 	.word	0x40000400
 800508c:	40000800 	.word	0x40000800
 8005090:	40000c00 	.word	0x40000c00
 8005094:	40010400 	.word	0x40010400
 8005098:	40014000 	.word	0x40014000
 800509c:	40014400 	.word	0x40014400
 80050a0:	40014800 	.word	0x40014800
 80050a4:	40001800 	.word	0x40001800
 80050a8:	40001c00 	.word	0x40001c00
 80050ac:	40002000 	.word	0x40002000

080050b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b087      	sub	sp, #28
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
 80050b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a1b      	ldr	r3, [r3, #32]
 80050be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6a1b      	ldr	r3, [r3, #32]
 80050c4:	f023 0201 	bic.w	r2, r3, #1
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	699b      	ldr	r3, [r3, #24]
 80050d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	f023 0303 	bic.w	r3, r3, #3
 80050e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	68fa      	ldr	r2, [r7, #12]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	f023 0302 	bic.w	r3, r3, #2
 80050f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	697a      	ldr	r2, [r7, #20]
 8005100:	4313      	orrs	r3, r2
 8005102:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	4a20      	ldr	r2, [pc, #128]	@ (8005188 <TIM_OC1_SetConfig+0xd8>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d003      	beq.n	8005114 <TIM_OC1_SetConfig+0x64>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	4a1f      	ldr	r2, [pc, #124]	@ (800518c <TIM_OC1_SetConfig+0xdc>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d10c      	bne.n	800512e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	f023 0308 	bic.w	r3, r3, #8
 800511a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	697a      	ldr	r2, [r7, #20]
 8005122:	4313      	orrs	r3, r2
 8005124:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	f023 0304 	bic.w	r3, r3, #4
 800512c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	4a15      	ldr	r2, [pc, #84]	@ (8005188 <TIM_OC1_SetConfig+0xd8>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d003      	beq.n	800513e <TIM_OC1_SetConfig+0x8e>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4a14      	ldr	r2, [pc, #80]	@ (800518c <TIM_OC1_SetConfig+0xdc>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d111      	bne.n	8005162 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005144:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800514c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	693a      	ldr	r2, [r7, #16]
 8005154:	4313      	orrs	r3, r2
 8005156:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	699b      	ldr	r3, [r3, #24]
 800515c:	693a      	ldr	r2, [r7, #16]
 800515e:	4313      	orrs	r3, r2
 8005160:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	693a      	ldr	r2, [r7, #16]
 8005166:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	68fa      	ldr	r2, [r7, #12]
 800516c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	685a      	ldr	r2, [r3, #4]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	697a      	ldr	r2, [r7, #20]
 800517a:	621a      	str	r2, [r3, #32]
}
 800517c:	bf00      	nop
 800517e:	371c      	adds	r7, #28
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr
 8005188:	40010000 	.word	0x40010000
 800518c:	40010400 	.word	0x40010400

08005190 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005190:	b480      	push	{r7}
 8005192:	b087      	sub	sp, #28
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
 8005198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6a1b      	ldr	r3, [r3, #32]
 800519e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6a1b      	ldr	r3, [r3, #32]
 80051a4:	f023 0210 	bic.w	r2, r3, #16
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	699b      	ldr	r3, [r3, #24]
 80051b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	021b      	lsls	r3, r3, #8
 80051ce:	68fa      	ldr	r2, [r7, #12]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	f023 0320 	bic.w	r3, r3, #32
 80051da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	011b      	lsls	r3, r3, #4
 80051e2:	697a      	ldr	r2, [r7, #20]
 80051e4:	4313      	orrs	r3, r2
 80051e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	4a22      	ldr	r2, [pc, #136]	@ (8005274 <TIM_OC2_SetConfig+0xe4>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d003      	beq.n	80051f8 <TIM_OC2_SetConfig+0x68>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	4a21      	ldr	r2, [pc, #132]	@ (8005278 <TIM_OC2_SetConfig+0xe8>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d10d      	bne.n	8005214 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80051fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	011b      	lsls	r3, r3, #4
 8005206:	697a      	ldr	r2, [r7, #20]
 8005208:	4313      	orrs	r3, r2
 800520a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005212:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	4a17      	ldr	r2, [pc, #92]	@ (8005274 <TIM_OC2_SetConfig+0xe4>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d003      	beq.n	8005224 <TIM_OC2_SetConfig+0x94>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	4a16      	ldr	r2, [pc, #88]	@ (8005278 <TIM_OC2_SetConfig+0xe8>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d113      	bne.n	800524c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800522a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005232:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	695b      	ldr	r3, [r3, #20]
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	693a      	ldr	r2, [r7, #16]
 800523c:	4313      	orrs	r3, r2
 800523e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	699b      	ldr	r3, [r3, #24]
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	693a      	ldr	r2, [r7, #16]
 8005248:	4313      	orrs	r3, r2
 800524a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	693a      	ldr	r2, [r7, #16]
 8005250:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	68fa      	ldr	r2, [r7, #12]
 8005256:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	685a      	ldr	r2, [r3, #4]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	697a      	ldr	r2, [r7, #20]
 8005264:	621a      	str	r2, [r3, #32]
}
 8005266:	bf00      	nop
 8005268:	371c      	adds	r7, #28
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	40010000 	.word	0x40010000
 8005278:	40010400 	.word	0x40010400

0800527c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800527c:	b480      	push	{r7}
 800527e:	b087      	sub	sp, #28
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
 8005284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a1b      	ldr	r3, [r3, #32]
 800528a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6a1b      	ldr	r3, [r3, #32]
 8005290:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	69db      	ldr	r3, [r3, #28]
 80052a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f023 0303 	bic.w	r3, r3, #3
 80052b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	4313      	orrs	r3, r2
 80052bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80052c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	021b      	lsls	r3, r3, #8
 80052cc:	697a      	ldr	r2, [r7, #20]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	4a21      	ldr	r2, [pc, #132]	@ (800535c <TIM_OC3_SetConfig+0xe0>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d003      	beq.n	80052e2 <TIM_OC3_SetConfig+0x66>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	4a20      	ldr	r2, [pc, #128]	@ (8005360 <TIM_OC3_SetConfig+0xe4>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d10d      	bne.n	80052fe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80052e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	68db      	ldr	r3, [r3, #12]
 80052ee:	021b      	lsls	r3, r3, #8
 80052f0:	697a      	ldr	r2, [r7, #20]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80052fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a16      	ldr	r2, [pc, #88]	@ (800535c <TIM_OC3_SetConfig+0xe0>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d003      	beq.n	800530e <TIM_OC3_SetConfig+0x92>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a15      	ldr	r2, [pc, #84]	@ (8005360 <TIM_OC3_SetConfig+0xe4>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d113      	bne.n	8005336 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005314:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800531c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	011b      	lsls	r3, r3, #4
 8005324:	693a      	ldr	r2, [r7, #16]
 8005326:	4313      	orrs	r3, r2
 8005328:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	699b      	ldr	r3, [r3, #24]
 800532e:	011b      	lsls	r3, r3, #4
 8005330:	693a      	ldr	r2, [r7, #16]
 8005332:	4313      	orrs	r3, r2
 8005334:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	693a      	ldr	r2, [r7, #16]
 800533a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	68fa      	ldr	r2, [r7, #12]
 8005340:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	685a      	ldr	r2, [r3, #4]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	697a      	ldr	r2, [r7, #20]
 800534e:	621a      	str	r2, [r3, #32]
}
 8005350:	bf00      	nop
 8005352:	371c      	adds	r7, #28
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr
 800535c:	40010000 	.word	0x40010000
 8005360:	40010400 	.word	0x40010400

08005364 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005364:	b480      	push	{r7}
 8005366:	b087      	sub	sp, #28
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
 800536c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6a1b      	ldr	r3, [r3, #32]
 8005372:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6a1b      	ldr	r3, [r3, #32]
 8005378:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	69db      	ldr	r3, [r3, #28]
 800538a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005392:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800539a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	021b      	lsls	r3, r3, #8
 80053a2:	68fa      	ldr	r2, [r7, #12]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80053ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	031b      	lsls	r3, r3, #12
 80053b6:	693a      	ldr	r2, [r7, #16]
 80053b8:	4313      	orrs	r3, r2
 80053ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	4a12      	ldr	r2, [pc, #72]	@ (8005408 <TIM_OC4_SetConfig+0xa4>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d003      	beq.n	80053cc <TIM_OC4_SetConfig+0x68>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	4a11      	ldr	r2, [pc, #68]	@ (800540c <TIM_OC4_SetConfig+0xa8>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d109      	bne.n	80053e0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80053d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	695b      	ldr	r3, [r3, #20]
 80053d8:	019b      	lsls	r3, r3, #6
 80053da:	697a      	ldr	r2, [r7, #20]
 80053dc:	4313      	orrs	r3, r2
 80053de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	697a      	ldr	r2, [r7, #20]
 80053e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	68fa      	ldr	r2, [r7, #12]
 80053ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	685a      	ldr	r2, [r3, #4]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	693a      	ldr	r2, [r7, #16]
 80053f8:	621a      	str	r2, [r3, #32]
}
 80053fa:	bf00      	nop
 80053fc:	371c      	adds	r7, #28
 80053fe:	46bd      	mov	sp, r7
 8005400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005404:	4770      	bx	lr
 8005406:	bf00      	nop
 8005408:	40010000 	.word	0x40010000
 800540c:	40010400 	.word	0x40010400

08005410 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005410:	b480      	push	{r7}
 8005412:	b087      	sub	sp, #28
 8005414:	af00      	add	r7, sp, #0
 8005416:	60f8      	str	r0, [r7, #12]
 8005418:	60b9      	str	r1, [r7, #8]
 800541a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	6a1b      	ldr	r3, [r3, #32]
 8005420:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	6a1b      	ldr	r3, [r3, #32]
 8005426:	f023 0201 	bic.w	r2, r3, #1
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	699b      	ldr	r3, [r3, #24]
 8005432:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800543a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	011b      	lsls	r3, r3, #4
 8005440:	693a      	ldr	r2, [r7, #16]
 8005442:	4313      	orrs	r3, r2
 8005444:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	f023 030a 	bic.w	r3, r3, #10
 800544c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800544e:	697a      	ldr	r2, [r7, #20]
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	4313      	orrs	r3, r2
 8005454:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	693a      	ldr	r2, [r7, #16]
 800545a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	697a      	ldr	r2, [r7, #20]
 8005460:	621a      	str	r2, [r3, #32]
}
 8005462:	bf00      	nop
 8005464:	371c      	adds	r7, #28
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr

0800546e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800546e:	b480      	push	{r7}
 8005470:	b087      	sub	sp, #28
 8005472:	af00      	add	r7, sp, #0
 8005474:	60f8      	str	r0, [r7, #12]
 8005476:	60b9      	str	r1, [r7, #8]
 8005478:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	6a1b      	ldr	r3, [r3, #32]
 800547e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6a1b      	ldr	r3, [r3, #32]
 8005484:	f023 0210 	bic.w	r2, r3, #16
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	699b      	ldr	r3, [r3, #24]
 8005490:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005498:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	031b      	lsls	r3, r3, #12
 800549e:	693a      	ldr	r2, [r7, #16]
 80054a0:	4313      	orrs	r3, r2
 80054a2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80054aa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	011b      	lsls	r3, r3, #4
 80054b0:	697a      	ldr	r2, [r7, #20]
 80054b2:	4313      	orrs	r3, r2
 80054b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	693a      	ldr	r2, [r7, #16]
 80054ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	697a      	ldr	r2, [r7, #20]
 80054c0:	621a      	str	r2, [r3, #32]
}
 80054c2:	bf00      	nop
 80054c4:	371c      	adds	r7, #28
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr

080054ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054ce:	b480      	push	{r7}
 80054d0:	b085      	sub	sp, #20
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	6078      	str	r0, [r7, #4]
 80054d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054e6:	683a      	ldr	r2, [r7, #0]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	f043 0307 	orr.w	r3, r3, #7
 80054f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	68fa      	ldr	r2, [r7, #12]
 80054f6:	609a      	str	r2, [r3, #8]
}
 80054f8:	bf00      	nop
 80054fa:	3714      	adds	r7, #20
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005504:	b480      	push	{r7}
 8005506:	b087      	sub	sp, #28
 8005508:	af00      	add	r7, sp, #0
 800550a:	60f8      	str	r0, [r7, #12]
 800550c:	60b9      	str	r1, [r7, #8]
 800550e:	607a      	str	r2, [r7, #4]
 8005510:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800551e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	021a      	lsls	r2, r3, #8
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	431a      	orrs	r2, r3
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	4313      	orrs	r3, r2
 800552c:	697a      	ldr	r2, [r7, #20]
 800552e:	4313      	orrs	r3, r2
 8005530:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	697a      	ldr	r2, [r7, #20]
 8005536:	609a      	str	r2, [r3, #8]
}
 8005538:	bf00      	nop
 800553a:	371c      	adds	r7, #28
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr

08005544 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005544:	b480      	push	{r7}
 8005546:	b087      	sub	sp, #28
 8005548:	af00      	add	r7, sp, #0
 800554a:	60f8      	str	r0, [r7, #12]
 800554c:	60b9      	str	r1, [r7, #8]
 800554e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	f003 031f 	and.w	r3, r3, #31
 8005556:	2201      	movs	r2, #1
 8005558:	fa02 f303 	lsl.w	r3, r2, r3
 800555c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	6a1a      	ldr	r2, [r3, #32]
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	43db      	mvns	r3, r3
 8005566:	401a      	ands	r2, r3
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6a1a      	ldr	r2, [r3, #32]
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	f003 031f 	and.w	r3, r3, #31
 8005576:	6879      	ldr	r1, [r7, #4]
 8005578:	fa01 f303 	lsl.w	r3, r1, r3
 800557c:	431a      	orrs	r2, r3
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	621a      	str	r2, [r3, #32]
}
 8005582:	bf00      	nop
 8005584:	371c      	adds	r7, #28
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr
	...

08005590 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005590:	b480      	push	{r7}
 8005592:	b085      	sub	sp, #20
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d101      	bne.n	80055a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055a4:	2302      	movs	r3, #2
 80055a6:	e05a      	b.n	800565e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2202      	movs	r2, #2
 80055b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	68fa      	ldr	r2, [r7, #12]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	68fa      	ldr	r2, [r7, #12]
 80055e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a21      	ldr	r2, [pc, #132]	@ (800566c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d022      	beq.n	8005632 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055f4:	d01d      	beq.n	8005632 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a1d      	ldr	r2, [pc, #116]	@ (8005670 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d018      	beq.n	8005632 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a1b      	ldr	r2, [pc, #108]	@ (8005674 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d013      	beq.n	8005632 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a1a      	ldr	r2, [pc, #104]	@ (8005678 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d00e      	beq.n	8005632 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a18      	ldr	r2, [pc, #96]	@ (800567c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d009      	beq.n	8005632 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a17      	ldr	r2, [pc, #92]	@ (8005680 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d004      	beq.n	8005632 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a15      	ldr	r2, [pc, #84]	@ (8005684 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d10c      	bne.n	800564c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005638:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	68ba      	ldr	r2, [r7, #8]
 8005640:	4313      	orrs	r3, r2
 8005642:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	68ba      	ldr	r2, [r7, #8]
 800564a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2200      	movs	r2, #0
 8005658:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800565c:	2300      	movs	r3, #0
}
 800565e:	4618      	mov	r0, r3
 8005660:	3714      	adds	r7, #20
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr
 800566a:	bf00      	nop
 800566c:	40010000 	.word	0x40010000
 8005670:	40000400 	.word	0x40000400
 8005674:	40000800 	.word	0x40000800
 8005678:	40000c00 	.word	0x40000c00
 800567c:	40010400 	.word	0x40010400
 8005680:	40014000 	.word	0x40014000
 8005684:	40001800 	.word	0x40001800

08005688 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b082      	sub	sp, #8
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d101      	bne.n	800569a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e042      	b.n	8005720 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d106      	bne.n	80056b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2200      	movs	r2, #0
 80056aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f7fc fcfa 	bl	80020a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2224      	movs	r2, #36	@ 0x24
 80056b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	68da      	ldr	r2, [r3, #12]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80056ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f000 f973 	bl	80059b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	691a      	ldr	r2, [r3, #16]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80056e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	695a      	ldr	r2, [r3, #20]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80056f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	68da      	ldr	r2, [r3, #12]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005700:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2220      	movs	r2, #32
 800570c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2220      	movs	r2, #32
 8005714:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800571e:	2300      	movs	r3, #0
}
 8005720:	4618      	mov	r0, r3
 8005722:	3708      	adds	r7, #8
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}

08005728 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b08a      	sub	sp, #40	@ 0x28
 800572c:	af02      	add	r7, sp, #8
 800572e:	60f8      	str	r0, [r7, #12]
 8005730:	60b9      	str	r1, [r7, #8]
 8005732:	603b      	str	r3, [r7, #0]
 8005734:	4613      	mov	r3, r2
 8005736:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005738:	2300      	movs	r3, #0
 800573a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005742:	b2db      	uxtb	r3, r3
 8005744:	2b20      	cmp	r3, #32
 8005746:	d175      	bne.n	8005834 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d002      	beq.n	8005754 <HAL_UART_Transmit+0x2c>
 800574e:	88fb      	ldrh	r3, [r7, #6]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d101      	bne.n	8005758 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	e06e      	b.n	8005836 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2200      	movs	r2, #0
 800575c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2221      	movs	r2, #33	@ 0x21
 8005762:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005766:	f7fc fe81 	bl	800246c <HAL_GetTick>
 800576a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	88fa      	ldrh	r2, [r7, #6]
 8005770:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	88fa      	ldrh	r2, [r7, #6]
 8005776:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005780:	d108      	bne.n	8005794 <HAL_UART_Transmit+0x6c>
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	691b      	ldr	r3, [r3, #16]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d104      	bne.n	8005794 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800578a:	2300      	movs	r3, #0
 800578c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	61bb      	str	r3, [r7, #24]
 8005792:	e003      	b.n	800579c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005798:	2300      	movs	r3, #0
 800579a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800579c:	e02e      	b.n	80057fc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	9300      	str	r3, [sp, #0]
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	2200      	movs	r2, #0
 80057a6:	2180      	movs	r1, #128	@ 0x80
 80057a8:	68f8      	ldr	r0, [r7, #12]
 80057aa:	f000 f848 	bl	800583e <UART_WaitOnFlagUntilTimeout>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d005      	beq.n	80057c0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2220      	movs	r2, #32
 80057b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80057bc:	2303      	movs	r3, #3
 80057be:	e03a      	b.n	8005836 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80057c0:	69fb      	ldr	r3, [r7, #28]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d10b      	bne.n	80057de <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	881b      	ldrh	r3, [r3, #0]
 80057ca:	461a      	mov	r2, r3
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057d4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	3302      	adds	r3, #2
 80057da:	61bb      	str	r3, [r7, #24]
 80057dc:	e007      	b.n	80057ee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	781a      	ldrb	r2, [r3, #0]
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80057e8:	69fb      	ldr	r3, [r7, #28]
 80057ea:	3301      	adds	r3, #1
 80057ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	3b01      	subs	r3, #1
 80057f6:	b29a      	uxth	r2, r3
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005800:	b29b      	uxth	r3, r3
 8005802:	2b00      	cmp	r3, #0
 8005804:	d1cb      	bne.n	800579e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	9300      	str	r3, [sp, #0]
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	2200      	movs	r2, #0
 800580e:	2140      	movs	r1, #64	@ 0x40
 8005810:	68f8      	ldr	r0, [r7, #12]
 8005812:	f000 f814 	bl	800583e <UART_WaitOnFlagUntilTimeout>
 8005816:	4603      	mov	r3, r0
 8005818:	2b00      	cmp	r3, #0
 800581a:	d005      	beq.n	8005828 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2220      	movs	r2, #32
 8005820:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005824:	2303      	movs	r3, #3
 8005826:	e006      	b.n	8005836 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2220      	movs	r2, #32
 800582c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005830:	2300      	movs	r3, #0
 8005832:	e000      	b.n	8005836 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005834:	2302      	movs	r3, #2
  }
}
 8005836:	4618      	mov	r0, r3
 8005838:	3720      	adds	r7, #32
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}

0800583e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800583e:	b580      	push	{r7, lr}
 8005840:	b086      	sub	sp, #24
 8005842:	af00      	add	r7, sp, #0
 8005844:	60f8      	str	r0, [r7, #12]
 8005846:	60b9      	str	r1, [r7, #8]
 8005848:	603b      	str	r3, [r7, #0]
 800584a:	4613      	mov	r3, r2
 800584c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800584e:	e03b      	b.n	80058c8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005850:	6a3b      	ldr	r3, [r7, #32]
 8005852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005856:	d037      	beq.n	80058c8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005858:	f7fc fe08 	bl	800246c <HAL_GetTick>
 800585c:	4602      	mov	r2, r0
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	6a3a      	ldr	r2, [r7, #32]
 8005864:	429a      	cmp	r2, r3
 8005866:	d302      	bcc.n	800586e <UART_WaitOnFlagUntilTimeout+0x30>
 8005868:	6a3b      	ldr	r3, [r7, #32]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d101      	bne.n	8005872 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800586e:	2303      	movs	r3, #3
 8005870:	e03a      	b.n	80058e8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	68db      	ldr	r3, [r3, #12]
 8005878:	f003 0304 	and.w	r3, r3, #4
 800587c:	2b00      	cmp	r3, #0
 800587e:	d023      	beq.n	80058c8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	2b80      	cmp	r3, #128	@ 0x80
 8005884:	d020      	beq.n	80058c8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	2b40      	cmp	r3, #64	@ 0x40
 800588a:	d01d      	beq.n	80058c8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 0308 	and.w	r3, r3, #8
 8005896:	2b08      	cmp	r3, #8
 8005898:	d116      	bne.n	80058c8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800589a:	2300      	movs	r3, #0
 800589c:	617b      	str	r3, [r7, #20]
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	617b      	str	r3, [r7, #20]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	617b      	str	r3, [r7, #20]
 80058ae:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80058b0:	68f8      	ldr	r0, [r7, #12]
 80058b2:	f000 f81d 	bl	80058f0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2208      	movs	r2, #8
 80058ba:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e00f      	b.n	80058e8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	4013      	ands	r3, r2
 80058d2:	68ba      	ldr	r2, [r7, #8]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	bf0c      	ite	eq
 80058d8:	2301      	moveq	r3, #1
 80058da:	2300      	movne	r3, #0
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	461a      	mov	r2, r3
 80058e0:	79fb      	ldrb	r3, [r7, #7]
 80058e2:	429a      	cmp	r2, r3
 80058e4:	d0b4      	beq.n	8005850 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058e6:	2300      	movs	r3, #0
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3718      	adds	r7, #24
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}

080058f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b095      	sub	sp, #84	@ 0x54
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	330c      	adds	r3, #12
 80058fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005900:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005902:	e853 3f00 	ldrex	r3, [r3]
 8005906:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800590a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800590e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	330c      	adds	r3, #12
 8005916:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005918:	643a      	str	r2, [r7, #64]	@ 0x40
 800591a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800591c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800591e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005920:	e841 2300 	strex	r3, r2, [r1]
 8005924:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005928:	2b00      	cmp	r3, #0
 800592a:	d1e5      	bne.n	80058f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	3314      	adds	r3, #20
 8005932:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005934:	6a3b      	ldr	r3, [r7, #32]
 8005936:	e853 3f00 	ldrex	r3, [r3]
 800593a:	61fb      	str	r3, [r7, #28]
   return(result);
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	f023 0301 	bic.w	r3, r3, #1
 8005942:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	3314      	adds	r3, #20
 800594a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800594c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800594e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005950:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005952:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005954:	e841 2300 	strex	r3, r2, [r1]
 8005958:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800595a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800595c:	2b00      	cmp	r3, #0
 800595e:	d1e5      	bne.n	800592c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005964:	2b01      	cmp	r3, #1
 8005966:	d119      	bne.n	800599c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	330c      	adds	r3, #12
 800596e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	e853 3f00 	ldrex	r3, [r3]
 8005976:	60bb      	str	r3, [r7, #8]
   return(result);
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	f023 0310 	bic.w	r3, r3, #16
 800597e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	330c      	adds	r3, #12
 8005986:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005988:	61ba      	str	r2, [r7, #24]
 800598a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800598c:	6979      	ldr	r1, [r7, #20]
 800598e:	69ba      	ldr	r2, [r7, #24]
 8005990:	e841 2300 	strex	r3, r2, [r1]
 8005994:	613b      	str	r3, [r7, #16]
   return(result);
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d1e5      	bne.n	8005968 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2220      	movs	r2, #32
 80059a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2200      	movs	r2, #0
 80059a8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80059aa:	bf00      	nop
 80059ac:	3754      	adds	r7, #84	@ 0x54
 80059ae:	46bd      	mov	sp, r7
 80059b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b4:	4770      	bx	lr
	...

080059b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059bc:	b0c0      	sub	sp, #256	@ 0x100
 80059be:	af00      	add	r7, sp, #0
 80059c0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	691b      	ldr	r3, [r3, #16]
 80059cc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80059d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059d4:	68d9      	ldr	r1, [r3, #12]
 80059d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	ea40 0301 	orr.w	r3, r0, r1
 80059e0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80059e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059e6:	689a      	ldr	r2, [r3, #8]
 80059e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059ec:	691b      	ldr	r3, [r3, #16]
 80059ee:	431a      	orrs	r2, r3
 80059f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059f4:	695b      	ldr	r3, [r3, #20]
 80059f6:	431a      	orrs	r2, r3
 80059f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059fc:	69db      	ldr	r3, [r3, #28]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005a10:	f021 010c 	bic.w	r1, r1, #12
 8005a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005a1e:	430b      	orrs	r3, r1
 8005a20:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	695b      	ldr	r3, [r3, #20]
 8005a2a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005a2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a32:	6999      	ldr	r1, [r3, #24]
 8005a34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	ea40 0301 	orr.w	r3, r0, r1
 8005a3e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	4b8f      	ldr	r3, [pc, #572]	@ (8005c84 <UART_SetConfig+0x2cc>)
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d005      	beq.n	8005a58 <UART_SetConfig+0xa0>
 8005a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	4b8d      	ldr	r3, [pc, #564]	@ (8005c88 <UART_SetConfig+0x2d0>)
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d104      	bne.n	8005a62 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a58:	f7fe ff0c 	bl	8004874 <HAL_RCC_GetPCLK2Freq>
 8005a5c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005a60:	e003      	b.n	8005a6a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a62:	f7fe fef3 	bl	800484c <HAL_RCC_GetPCLK1Freq>
 8005a66:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a6e:	69db      	ldr	r3, [r3, #28]
 8005a70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a74:	f040 810c 	bne.w	8005c90 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005a82:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005a86:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005a8a:	4622      	mov	r2, r4
 8005a8c:	462b      	mov	r3, r5
 8005a8e:	1891      	adds	r1, r2, r2
 8005a90:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005a92:	415b      	adcs	r3, r3
 8005a94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005a96:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005a9a:	4621      	mov	r1, r4
 8005a9c:	eb12 0801 	adds.w	r8, r2, r1
 8005aa0:	4629      	mov	r1, r5
 8005aa2:	eb43 0901 	adc.w	r9, r3, r1
 8005aa6:	f04f 0200 	mov.w	r2, #0
 8005aaa:	f04f 0300 	mov.w	r3, #0
 8005aae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ab2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ab6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005aba:	4690      	mov	r8, r2
 8005abc:	4699      	mov	r9, r3
 8005abe:	4623      	mov	r3, r4
 8005ac0:	eb18 0303 	adds.w	r3, r8, r3
 8005ac4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005ac8:	462b      	mov	r3, r5
 8005aca:	eb49 0303 	adc.w	r3, r9, r3
 8005ace:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005ad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005ade:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005ae2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005ae6:	460b      	mov	r3, r1
 8005ae8:	18db      	adds	r3, r3, r3
 8005aea:	653b      	str	r3, [r7, #80]	@ 0x50
 8005aec:	4613      	mov	r3, r2
 8005aee:	eb42 0303 	adc.w	r3, r2, r3
 8005af2:	657b      	str	r3, [r7, #84]	@ 0x54
 8005af4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005af8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005afc:	f7fb f8d4 	bl	8000ca8 <__aeabi_uldivmod>
 8005b00:	4602      	mov	r2, r0
 8005b02:	460b      	mov	r3, r1
 8005b04:	4b61      	ldr	r3, [pc, #388]	@ (8005c8c <UART_SetConfig+0x2d4>)
 8005b06:	fba3 2302 	umull	r2, r3, r3, r2
 8005b0a:	095b      	lsrs	r3, r3, #5
 8005b0c:	011c      	lsls	r4, r3, #4
 8005b0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b12:	2200      	movs	r2, #0
 8005b14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b18:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005b1c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005b20:	4642      	mov	r2, r8
 8005b22:	464b      	mov	r3, r9
 8005b24:	1891      	adds	r1, r2, r2
 8005b26:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005b28:	415b      	adcs	r3, r3
 8005b2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b2c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005b30:	4641      	mov	r1, r8
 8005b32:	eb12 0a01 	adds.w	sl, r2, r1
 8005b36:	4649      	mov	r1, r9
 8005b38:	eb43 0b01 	adc.w	fp, r3, r1
 8005b3c:	f04f 0200 	mov.w	r2, #0
 8005b40:	f04f 0300 	mov.w	r3, #0
 8005b44:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005b48:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005b4c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b50:	4692      	mov	sl, r2
 8005b52:	469b      	mov	fp, r3
 8005b54:	4643      	mov	r3, r8
 8005b56:	eb1a 0303 	adds.w	r3, sl, r3
 8005b5a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005b5e:	464b      	mov	r3, r9
 8005b60:	eb4b 0303 	adc.w	r3, fp, r3
 8005b64:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005b74:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005b78:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005b7c:	460b      	mov	r3, r1
 8005b7e:	18db      	adds	r3, r3, r3
 8005b80:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b82:	4613      	mov	r3, r2
 8005b84:	eb42 0303 	adc.w	r3, r2, r3
 8005b88:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b8a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005b8e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005b92:	f7fb f889 	bl	8000ca8 <__aeabi_uldivmod>
 8005b96:	4602      	mov	r2, r0
 8005b98:	460b      	mov	r3, r1
 8005b9a:	4611      	mov	r1, r2
 8005b9c:	4b3b      	ldr	r3, [pc, #236]	@ (8005c8c <UART_SetConfig+0x2d4>)
 8005b9e:	fba3 2301 	umull	r2, r3, r3, r1
 8005ba2:	095b      	lsrs	r3, r3, #5
 8005ba4:	2264      	movs	r2, #100	@ 0x64
 8005ba6:	fb02 f303 	mul.w	r3, r2, r3
 8005baa:	1acb      	subs	r3, r1, r3
 8005bac:	00db      	lsls	r3, r3, #3
 8005bae:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005bb2:	4b36      	ldr	r3, [pc, #216]	@ (8005c8c <UART_SetConfig+0x2d4>)
 8005bb4:	fba3 2302 	umull	r2, r3, r3, r2
 8005bb8:	095b      	lsrs	r3, r3, #5
 8005bba:	005b      	lsls	r3, r3, #1
 8005bbc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005bc0:	441c      	add	r4, r3
 8005bc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005bcc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005bd0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005bd4:	4642      	mov	r2, r8
 8005bd6:	464b      	mov	r3, r9
 8005bd8:	1891      	adds	r1, r2, r2
 8005bda:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005bdc:	415b      	adcs	r3, r3
 8005bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005be0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005be4:	4641      	mov	r1, r8
 8005be6:	1851      	adds	r1, r2, r1
 8005be8:	6339      	str	r1, [r7, #48]	@ 0x30
 8005bea:	4649      	mov	r1, r9
 8005bec:	414b      	adcs	r3, r1
 8005bee:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bf0:	f04f 0200 	mov.w	r2, #0
 8005bf4:	f04f 0300 	mov.w	r3, #0
 8005bf8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005bfc:	4659      	mov	r1, fp
 8005bfe:	00cb      	lsls	r3, r1, #3
 8005c00:	4651      	mov	r1, sl
 8005c02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c06:	4651      	mov	r1, sl
 8005c08:	00ca      	lsls	r2, r1, #3
 8005c0a:	4610      	mov	r0, r2
 8005c0c:	4619      	mov	r1, r3
 8005c0e:	4603      	mov	r3, r0
 8005c10:	4642      	mov	r2, r8
 8005c12:	189b      	adds	r3, r3, r2
 8005c14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c18:	464b      	mov	r3, r9
 8005c1a:	460a      	mov	r2, r1
 8005c1c:	eb42 0303 	adc.w	r3, r2, r3
 8005c20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005c30:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005c34:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005c38:	460b      	mov	r3, r1
 8005c3a:	18db      	adds	r3, r3, r3
 8005c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c3e:	4613      	mov	r3, r2
 8005c40:	eb42 0303 	adc.w	r3, r2, r3
 8005c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c46:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005c4a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005c4e:	f7fb f82b 	bl	8000ca8 <__aeabi_uldivmod>
 8005c52:	4602      	mov	r2, r0
 8005c54:	460b      	mov	r3, r1
 8005c56:	4b0d      	ldr	r3, [pc, #52]	@ (8005c8c <UART_SetConfig+0x2d4>)
 8005c58:	fba3 1302 	umull	r1, r3, r3, r2
 8005c5c:	095b      	lsrs	r3, r3, #5
 8005c5e:	2164      	movs	r1, #100	@ 0x64
 8005c60:	fb01 f303 	mul.w	r3, r1, r3
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	00db      	lsls	r3, r3, #3
 8005c68:	3332      	adds	r3, #50	@ 0x32
 8005c6a:	4a08      	ldr	r2, [pc, #32]	@ (8005c8c <UART_SetConfig+0x2d4>)
 8005c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c70:	095b      	lsrs	r3, r3, #5
 8005c72:	f003 0207 	and.w	r2, r3, #7
 8005c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4422      	add	r2, r4
 8005c7e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005c80:	e106      	b.n	8005e90 <UART_SetConfig+0x4d8>
 8005c82:	bf00      	nop
 8005c84:	40011000 	.word	0x40011000
 8005c88:	40011400 	.word	0x40011400
 8005c8c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005c90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c94:	2200      	movs	r2, #0
 8005c96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005c9a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005c9e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005ca2:	4642      	mov	r2, r8
 8005ca4:	464b      	mov	r3, r9
 8005ca6:	1891      	adds	r1, r2, r2
 8005ca8:	6239      	str	r1, [r7, #32]
 8005caa:	415b      	adcs	r3, r3
 8005cac:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005cb2:	4641      	mov	r1, r8
 8005cb4:	1854      	adds	r4, r2, r1
 8005cb6:	4649      	mov	r1, r9
 8005cb8:	eb43 0501 	adc.w	r5, r3, r1
 8005cbc:	f04f 0200 	mov.w	r2, #0
 8005cc0:	f04f 0300 	mov.w	r3, #0
 8005cc4:	00eb      	lsls	r3, r5, #3
 8005cc6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005cca:	00e2      	lsls	r2, r4, #3
 8005ccc:	4614      	mov	r4, r2
 8005cce:	461d      	mov	r5, r3
 8005cd0:	4643      	mov	r3, r8
 8005cd2:	18e3      	adds	r3, r4, r3
 8005cd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005cd8:	464b      	mov	r3, r9
 8005cda:	eb45 0303 	adc.w	r3, r5, r3
 8005cde:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005ce2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005cee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005cf2:	f04f 0200 	mov.w	r2, #0
 8005cf6:	f04f 0300 	mov.w	r3, #0
 8005cfa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005cfe:	4629      	mov	r1, r5
 8005d00:	008b      	lsls	r3, r1, #2
 8005d02:	4621      	mov	r1, r4
 8005d04:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d08:	4621      	mov	r1, r4
 8005d0a:	008a      	lsls	r2, r1, #2
 8005d0c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005d10:	f7fa ffca 	bl	8000ca8 <__aeabi_uldivmod>
 8005d14:	4602      	mov	r2, r0
 8005d16:	460b      	mov	r3, r1
 8005d18:	4b60      	ldr	r3, [pc, #384]	@ (8005e9c <UART_SetConfig+0x4e4>)
 8005d1a:	fba3 2302 	umull	r2, r3, r3, r2
 8005d1e:	095b      	lsrs	r3, r3, #5
 8005d20:	011c      	lsls	r4, r3, #4
 8005d22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d26:	2200      	movs	r2, #0
 8005d28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005d2c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005d30:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005d34:	4642      	mov	r2, r8
 8005d36:	464b      	mov	r3, r9
 8005d38:	1891      	adds	r1, r2, r2
 8005d3a:	61b9      	str	r1, [r7, #24]
 8005d3c:	415b      	adcs	r3, r3
 8005d3e:	61fb      	str	r3, [r7, #28]
 8005d40:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d44:	4641      	mov	r1, r8
 8005d46:	1851      	adds	r1, r2, r1
 8005d48:	6139      	str	r1, [r7, #16]
 8005d4a:	4649      	mov	r1, r9
 8005d4c:	414b      	adcs	r3, r1
 8005d4e:	617b      	str	r3, [r7, #20]
 8005d50:	f04f 0200 	mov.w	r2, #0
 8005d54:	f04f 0300 	mov.w	r3, #0
 8005d58:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005d5c:	4659      	mov	r1, fp
 8005d5e:	00cb      	lsls	r3, r1, #3
 8005d60:	4651      	mov	r1, sl
 8005d62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d66:	4651      	mov	r1, sl
 8005d68:	00ca      	lsls	r2, r1, #3
 8005d6a:	4610      	mov	r0, r2
 8005d6c:	4619      	mov	r1, r3
 8005d6e:	4603      	mov	r3, r0
 8005d70:	4642      	mov	r2, r8
 8005d72:	189b      	adds	r3, r3, r2
 8005d74:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005d78:	464b      	mov	r3, r9
 8005d7a:	460a      	mov	r2, r1
 8005d7c:	eb42 0303 	adc.w	r3, r2, r3
 8005d80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005d8e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005d90:	f04f 0200 	mov.w	r2, #0
 8005d94:	f04f 0300 	mov.w	r3, #0
 8005d98:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005d9c:	4649      	mov	r1, r9
 8005d9e:	008b      	lsls	r3, r1, #2
 8005da0:	4641      	mov	r1, r8
 8005da2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005da6:	4641      	mov	r1, r8
 8005da8:	008a      	lsls	r2, r1, #2
 8005daa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005dae:	f7fa ff7b 	bl	8000ca8 <__aeabi_uldivmod>
 8005db2:	4602      	mov	r2, r0
 8005db4:	460b      	mov	r3, r1
 8005db6:	4611      	mov	r1, r2
 8005db8:	4b38      	ldr	r3, [pc, #224]	@ (8005e9c <UART_SetConfig+0x4e4>)
 8005dba:	fba3 2301 	umull	r2, r3, r3, r1
 8005dbe:	095b      	lsrs	r3, r3, #5
 8005dc0:	2264      	movs	r2, #100	@ 0x64
 8005dc2:	fb02 f303 	mul.w	r3, r2, r3
 8005dc6:	1acb      	subs	r3, r1, r3
 8005dc8:	011b      	lsls	r3, r3, #4
 8005dca:	3332      	adds	r3, #50	@ 0x32
 8005dcc:	4a33      	ldr	r2, [pc, #204]	@ (8005e9c <UART_SetConfig+0x4e4>)
 8005dce:	fba2 2303 	umull	r2, r3, r2, r3
 8005dd2:	095b      	lsrs	r3, r3, #5
 8005dd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005dd8:	441c      	add	r4, r3
 8005dda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005dde:	2200      	movs	r2, #0
 8005de0:	673b      	str	r3, [r7, #112]	@ 0x70
 8005de2:	677a      	str	r2, [r7, #116]	@ 0x74
 8005de4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005de8:	4642      	mov	r2, r8
 8005dea:	464b      	mov	r3, r9
 8005dec:	1891      	adds	r1, r2, r2
 8005dee:	60b9      	str	r1, [r7, #8]
 8005df0:	415b      	adcs	r3, r3
 8005df2:	60fb      	str	r3, [r7, #12]
 8005df4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005df8:	4641      	mov	r1, r8
 8005dfa:	1851      	adds	r1, r2, r1
 8005dfc:	6039      	str	r1, [r7, #0]
 8005dfe:	4649      	mov	r1, r9
 8005e00:	414b      	adcs	r3, r1
 8005e02:	607b      	str	r3, [r7, #4]
 8005e04:	f04f 0200 	mov.w	r2, #0
 8005e08:	f04f 0300 	mov.w	r3, #0
 8005e0c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e10:	4659      	mov	r1, fp
 8005e12:	00cb      	lsls	r3, r1, #3
 8005e14:	4651      	mov	r1, sl
 8005e16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e1a:	4651      	mov	r1, sl
 8005e1c:	00ca      	lsls	r2, r1, #3
 8005e1e:	4610      	mov	r0, r2
 8005e20:	4619      	mov	r1, r3
 8005e22:	4603      	mov	r3, r0
 8005e24:	4642      	mov	r2, r8
 8005e26:	189b      	adds	r3, r3, r2
 8005e28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e2a:	464b      	mov	r3, r9
 8005e2c:	460a      	mov	r2, r1
 8005e2e:	eb42 0303 	adc.w	r3, r2, r3
 8005e32:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e3e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005e40:	f04f 0200 	mov.w	r2, #0
 8005e44:	f04f 0300 	mov.w	r3, #0
 8005e48:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005e4c:	4649      	mov	r1, r9
 8005e4e:	008b      	lsls	r3, r1, #2
 8005e50:	4641      	mov	r1, r8
 8005e52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e56:	4641      	mov	r1, r8
 8005e58:	008a      	lsls	r2, r1, #2
 8005e5a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005e5e:	f7fa ff23 	bl	8000ca8 <__aeabi_uldivmod>
 8005e62:	4602      	mov	r2, r0
 8005e64:	460b      	mov	r3, r1
 8005e66:	4b0d      	ldr	r3, [pc, #52]	@ (8005e9c <UART_SetConfig+0x4e4>)
 8005e68:	fba3 1302 	umull	r1, r3, r3, r2
 8005e6c:	095b      	lsrs	r3, r3, #5
 8005e6e:	2164      	movs	r1, #100	@ 0x64
 8005e70:	fb01 f303 	mul.w	r3, r1, r3
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	011b      	lsls	r3, r3, #4
 8005e78:	3332      	adds	r3, #50	@ 0x32
 8005e7a:	4a08      	ldr	r2, [pc, #32]	@ (8005e9c <UART_SetConfig+0x4e4>)
 8005e7c:	fba2 2303 	umull	r2, r3, r2, r3
 8005e80:	095b      	lsrs	r3, r3, #5
 8005e82:	f003 020f 	and.w	r2, r3, #15
 8005e86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4422      	add	r2, r4
 8005e8e:	609a      	str	r2, [r3, #8]
}
 8005e90:	bf00      	nop
 8005e92:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005e96:	46bd      	mov	sp, r7
 8005e98:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e9c:	51eb851f 	.word	0x51eb851f

08005ea0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b085      	sub	sp, #20
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005eae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005eb2:	2b84      	cmp	r3, #132	@ 0x84
 8005eb4:	d005      	beq.n	8005ec2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005eb6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	4413      	add	r3, r2
 8005ebe:	3303      	adds	r3, #3
 8005ec0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3714      	adds	r7, #20
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ece:	4770      	bx	lr

08005ed0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005ed4:	f000 fae4 	bl	80064a0 <vTaskStartScheduler>
  
  return osOK;
 8005ed8:	2300      	movs	r3, #0
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	bd80      	pop	{r7, pc}

08005ede <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005ede:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ee0:	b089      	sub	sp, #36	@ 0x24
 8005ee2:	af04      	add	r7, sp, #16
 8005ee4:	6078      	str	r0, [r7, #4]
 8005ee6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	695b      	ldr	r3, [r3, #20]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d020      	beq.n	8005f32 <osThreadCreate+0x54>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	699b      	ldr	r3, [r3, #24]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d01c      	beq.n	8005f32 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	685c      	ldr	r4, [r3, #4]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	691e      	ldr	r6, [r3, #16]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f7ff ffc8 	bl	8005ea0 <makeFreeRtosPriority>
 8005f10:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	695b      	ldr	r3, [r3, #20]
 8005f16:	687a      	ldr	r2, [r7, #4]
 8005f18:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005f1a:	9202      	str	r2, [sp, #8]
 8005f1c:	9301      	str	r3, [sp, #4]
 8005f1e:	9100      	str	r1, [sp, #0]
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	4632      	mov	r2, r6
 8005f24:	4629      	mov	r1, r5
 8005f26:	4620      	mov	r0, r4
 8005f28:	f000 f8ed 	bl	8006106 <xTaskCreateStatic>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	60fb      	str	r3, [r7, #12]
 8005f30:	e01c      	b.n	8005f6c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	685c      	ldr	r4, [r3, #4]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005f3e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005f46:	4618      	mov	r0, r3
 8005f48:	f7ff ffaa 	bl	8005ea0 <makeFreeRtosPriority>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	f107 030c 	add.w	r3, r7, #12
 8005f52:	9301      	str	r3, [sp, #4]
 8005f54:	9200      	str	r2, [sp, #0]
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	4632      	mov	r2, r6
 8005f5a:	4629      	mov	r1, r5
 8005f5c:	4620      	mov	r0, r4
 8005f5e:	f000 f932 	bl	80061c6 <xTaskCreate>
 8005f62:	4603      	mov	r3, r0
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d001      	beq.n	8005f6c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005f68:	2300      	movs	r3, #0
 8005f6a:	e000      	b.n	8005f6e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3714      	adds	r7, #20
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005f76 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005f76:	b580      	push	{r7, lr}
 8005f78:	b084      	sub	sp, #16
 8005f7a:	af00      	add	r7, sp, #0
 8005f7c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d001      	beq.n	8005f8c <osDelay+0x16>
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	e000      	b.n	8005f8e <osDelay+0x18>
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f000 fa50 	bl	8006434 <vTaskDelay>
  
  return osOK;
 8005f94:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	3710      	adds	r7, #16
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}

08005f9e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005f9e:	b480      	push	{r7}
 8005fa0:	b083      	sub	sp, #12
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f103 0208 	add.w	r2, r3, #8
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f04f 32ff 	mov.w	r2, #4294967295
 8005fb6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f103 0208 	add.w	r2, r3, #8
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f103 0208 	add.w	r2, r3, #8
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005fd2:	bf00      	nop
 8005fd4:	370c      	adds	r7, #12
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fdc:	4770      	bx	lr

08005fde <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005fde:	b480      	push	{r7}
 8005fe0:	b083      	sub	sp, #12
 8005fe2:	af00      	add	r7, sp, #0
 8005fe4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005fec:	bf00      	nop
 8005fee:	370c      	adds	r7, #12
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff6:	4770      	bx	lr

08005ff8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b085      	sub	sp, #20
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
 8006000:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	68fa      	ldr	r2, [r7, #12]
 800600c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	689a      	ldr	r2, [r3, #8]
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	689b      	ldr	r3, [r3, #8]
 800601a:	683a      	ldr	r2, [r7, #0]
 800601c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	683a      	ldr	r2, [r7, #0]
 8006022:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	1c5a      	adds	r2, r3, #1
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	601a      	str	r2, [r3, #0]
}
 8006034:	bf00      	nop
 8006036:	3714      	adds	r7, #20
 8006038:	46bd      	mov	sp, r7
 800603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603e:	4770      	bx	lr

08006040 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006040:	b480      	push	{r7}
 8006042:	b085      	sub	sp, #20
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006056:	d103      	bne.n	8006060 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	691b      	ldr	r3, [r3, #16]
 800605c:	60fb      	str	r3, [r7, #12]
 800605e:	e00c      	b.n	800607a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	3308      	adds	r3, #8
 8006064:	60fb      	str	r3, [r7, #12]
 8006066:	e002      	b.n	800606e <vListInsert+0x2e>
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	60fb      	str	r3, [r7, #12]
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	68ba      	ldr	r2, [r7, #8]
 8006076:	429a      	cmp	r2, r3
 8006078:	d2f6      	bcs.n	8006068 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	685a      	ldr	r2, [r3, #4]
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	683a      	ldr	r2, [r7, #0]
 8006088:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	68fa      	ldr	r2, [r7, #12]
 800608e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	683a      	ldr	r2, [r7, #0]
 8006094:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	687a      	ldr	r2, [r7, #4]
 800609a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	1c5a      	adds	r2, r3, #1
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	601a      	str	r2, [r3, #0]
}
 80060a6:	bf00      	nop
 80060a8:	3714      	adds	r7, #20
 80060aa:	46bd      	mov	sp, r7
 80060ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b0:	4770      	bx	lr

080060b2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80060b2:	b480      	push	{r7}
 80060b4:	b085      	sub	sp, #20
 80060b6:	af00      	add	r7, sp, #0
 80060b8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	691b      	ldr	r3, [r3, #16]
 80060be:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	687a      	ldr	r2, [r7, #4]
 80060c6:	6892      	ldr	r2, [r2, #8]
 80060c8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	687a      	ldr	r2, [r7, #4]
 80060d0:	6852      	ldr	r2, [r2, #4]
 80060d2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	687a      	ldr	r2, [r7, #4]
 80060da:	429a      	cmp	r2, r3
 80060dc:	d103      	bne.n	80060e6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	689a      	ldr	r2, [r3, #8]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	1e5a      	subs	r2, r3, #1
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3714      	adds	r7, #20
 80060fe:	46bd      	mov	sp, r7
 8006100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006104:	4770      	bx	lr

08006106 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006106:	b580      	push	{r7, lr}
 8006108:	b08e      	sub	sp, #56	@ 0x38
 800610a:	af04      	add	r7, sp, #16
 800610c:	60f8      	str	r0, [r7, #12]
 800610e:	60b9      	str	r1, [r7, #8]
 8006110:	607a      	str	r2, [r7, #4]
 8006112:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006114:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006116:	2b00      	cmp	r3, #0
 8006118:	d10b      	bne.n	8006132 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800611a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800611e:	f383 8811 	msr	BASEPRI, r3
 8006122:	f3bf 8f6f 	isb	sy
 8006126:	f3bf 8f4f 	dsb	sy
 800612a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800612c:	bf00      	nop
 800612e:	bf00      	nop
 8006130:	e7fd      	b.n	800612e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006134:	2b00      	cmp	r3, #0
 8006136:	d10b      	bne.n	8006150 <xTaskCreateStatic+0x4a>
	__asm volatile
 8006138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800613c:	f383 8811 	msr	BASEPRI, r3
 8006140:	f3bf 8f6f 	isb	sy
 8006144:	f3bf 8f4f 	dsb	sy
 8006148:	61fb      	str	r3, [r7, #28]
}
 800614a:	bf00      	nop
 800614c:	bf00      	nop
 800614e:	e7fd      	b.n	800614c <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006150:	2354      	movs	r3, #84	@ 0x54
 8006152:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	2b54      	cmp	r3, #84	@ 0x54
 8006158:	d00b      	beq.n	8006172 <xTaskCreateStatic+0x6c>
	__asm volatile
 800615a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800615e:	f383 8811 	msr	BASEPRI, r3
 8006162:	f3bf 8f6f 	isb	sy
 8006166:	f3bf 8f4f 	dsb	sy
 800616a:	61bb      	str	r3, [r7, #24]
}
 800616c:	bf00      	nop
 800616e:	bf00      	nop
 8006170:	e7fd      	b.n	800616e <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006172:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006176:	2b00      	cmp	r3, #0
 8006178:	d01e      	beq.n	80061b8 <xTaskCreateStatic+0xb2>
 800617a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800617c:	2b00      	cmp	r3, #0
 800617e:	d01b      	beq.n	80061b8 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006182:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006186:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006188:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800618a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800618c:	2202      	movs	r2, #2
 800618e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006192:	2300      	movs	r3, #0
 8006194:	9303      	str	r3, [sp, #12]
 8006196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006198:	9302      	str	r3, [sp, #8]
 800619a:	f107 0314 	add.w	r3, r7, #20
 800619e:	9301      	str	r3, [sp, #4]
 80061a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a2:	9300      	str	r3, [sp, #0]
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	687a      	ldr	r2, [r7, #4]
 80061a8:	68b9      	ldr	r1, [r7, #8]
 80061aa:	68f8      	ldr	r0, [r7, #12]
 80061ac:	f000 f850 	bl	8006250 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80061b0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80061b2:	f000 f8d5 	bl	8006360 <prvAddNewTaskToReadyList>
 80061b6:	e001      	b.n	80061bc <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80061b8:	2300      	movs	r3, #0
 80061ba:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80061bc:	697b      	ldr	r3, [r7, #20]
	}
 80061be:	4618      	mov	r0, r3
 80061c0:	3728      	adds	r7, #40	@ 0x28
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}

080061c6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80061c6:	b580      	push	{r7, lr}
 80061c8:	b08c      	sub	sp, #48	@ 0x30
 80061ca:	af04      	add	r7, sp, #16
 80061cc:	60f8      	str	r0, [r7, #12]
 80061ce:	60b9      	str	r1, [r7, #8]
 80061d0:	603b      	str	r3, [r7, #0]
 80061d2:	4613      	mov	r3, r2
 80061d4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80061d6:	88fb      	ldrh	r3, [r7, #6]
 80061d8:	009b      	lsls	r3, r3, #2
 80061da:	4618      	mov	r0, r3
 80061dc:	f000 feec 	bl	8006fb8 <pvPortMalloc>
 80061e0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d00e      	beq.n	8006206 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80061e8:	2054      	movs	r0, #84	@ 0x54
 80061ea:	f000 fee5 	bl	8006fb8 <pvPortMalloc>
 80061ee:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80061f0:	69fb      	ldr	r3, [r7, #28]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d003      	beq.n	80061fe <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80061f6:	69fb      	ldr	r3, [r7, #28]
 80061f8:	697a      	ldr	r2, [r7, #20]
 80061fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80061fc:	e005      	b.n	800620a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80061fe:	6978      	ldr	r0, [r7, #20]
 8006200:	f000 ffa8 	bl	8007154 <vPortFree>
 8006204:	e001      	b.n	800620a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006206:	2300      	movs	r3, #0
 8006208:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800620a:	69fb      	ldr	r3, [r7, #28]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d017      	beq.n	8006240 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006210:	69fb      	ldr	r3, [r7, #28]
 8006212:	2200      	movs	r2, #0
 8006214:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006218:	88fa      	ldrh	r2, [r7, #6]
 800621a:	2300      	movs	r3, #0
 800621c:	9303      	str	r3, [sp, #12]
 800621e:	69fb      	ldr	r3, [r7, #28]
 8006220:	9302      	str	r3, [sp, #8]
 8006222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006224:	9301      	str	r3, [sp, #4]
 8006226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006228:	9300      	str	r3, [sp, #0]
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	68b9      	ldr	r1, [r7, #8]
 800622e:	68f8      	ldr	r0, [r7, #12]
 8006230:	f000 f80e 	bl	8006250 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006234:	69f8      	ldr	r0, [r7, #28]
 8006236:	f000 f893 	bl	8006360 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800623a:	2301      	movs	r3, #1
 800623c:	61bb      	str	r3, [r7, #24]
 800623e:	e002      	b.n	8006246 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006240:	f04f 33ff 	mov.w	r3, #4294967295
 8006244:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006246:	69bb      	ldr	r3, [r7, #24]
	}
 8006248:	4618      	mov	r0, r3
 800624a:	3720      	adds	r7, #32
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}

08006250 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b088      	sub	sp, #32
 8006254:	af00      	add	r7, sp, #0
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	60b9      	str	r1, [r7, #8]
 800625a:	607a      	str	r2, [r7, #4]
 800625c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800625e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006260:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006268:	3b01      	subs	r3, #1
 800626a:	009b      	lsls	r3, r3, #2
 800626c:	4413      	add	r3, r2
 800626e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006270:	69bb      	ldr	r3, [r7, #24]
 8006272:	f023 0307 	bic.w	r3, r3, #7
 8006276:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006278:	69bb      	ldr	r3, [r7, #24]
 800627a:	f003 0307 	and.w	r3, r3, #7
 800627e:	2b00      	cmp	r3, #0
 8006280:	d00b      	beq.n	800629a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8006282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006286:	f383 8811 	msr	BASEPRI, r3
 800628a:	f3bf 8f6f 	isb	sy
 800628e:	f3bf 8f4f 	dsb	sy
 8006292:	617b      	str	r3, [r7, #20]
}
 8006294:	bf00      	nop
 8006296:	bf00      	nop
 8006298:	e7fd      	b.n	8006296 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d01f      	beq.n	80062e0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80062a0:	2300      	movs	r3, #0
 80062a2:	61fb      	str	r3, [r7, #28]
 80062a4:	e012      	b.n	80062cc <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80062a6:	68ba      	ldr	r2, [r7, #8]
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	4413      	add	r3, r2
 80062ac:	7819      	ldrb	r1, [r3, #0]
 80062ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062b0:	69fb      	ldr	r3, [r7, #28]
 80062b2:	4413      	add	r3, r2
 80062b4:	3334      	adds	r3, #52	@ 0x34
 80062b6:	460a      	mov	r2, r1
 80062b8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80062ba:	68ba      	ldr	r2, [r7, #8]
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	4413      	add	r3, r2
 80062c0:	781b      	ldrb	r3, [r3, #0]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d006      	beq.n	80062d4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80062c6:	69fb      	ldr	r3, [r7, #28]
 80062c8:	3301      	adds	r3, #1
 80062ca:	61fb      	str	r3, [r7, #28]
 80062cc:	69fb      	ldr	r3, [r7, #28]
 80062ce:	2b0f      	cmp	r3, #15
 80062d0:	d9e9      	bls.n	80062a6 <prvInitialiseNewTask+0x56>
 80062d2:	e000      	b.n	80062d6 <prvInitialiseNewTask+0x86>
			{
				break;
 80062d4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80062d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062d8:	2200      	movs	r2, #0
 80062da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80062de:	e003      	b.n	80062e8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80062e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062e2:	2200      	movs	r2, #0
 80062e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80062e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ea:	2b06      	cmp	r3, #6
 80062ec:	d901      	bls.n	80062f2 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80062ee:	2306      	movs	r3, #6
 80062f0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80062f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80062f6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80062f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80062fc:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80062fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006300:	2200      	movs	r2, #0
 8006302:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006306:	3304      	adds	r3, #4
 8006308:	4618      	mov	r0, r3
 800630a:	f7ff fe68 	bl	8005fde <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800630e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006310:	3318      	adds	r3, #24
 8006312:	4618      	mov	r0, r3
 8006314:	f7ff fe63 	bl	8005fde <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800631a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800631c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800631e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006320:	f1c3 0207 	rsb	r2, r3, #7
 8006324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006326:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800632a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800632c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800632e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006330:	2200      	movs	r2, #0
 8006332:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006336:	2200      	movs	r2, #0
 8006338:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800633c:	683a      	ldr	r2, [r7, #0]
 800633e:	68f9      	ldr	r1, [r7, #12]
 8006340:	69b8      	ldr	r0, [r7, #24]
 8006342:	f000 fc2b 	bl	8006b9c <pxPortInitialiseStack>
 8006346:	4602      	mov	r2, r0
 8006348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800634a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800634c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800634e:	2b00      	cmp	r3, #0
 8006350:	d002      	beq.n	8006358 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006354:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006356:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006358:	bf00      	nop
 800635a:	3720      	adds	r7, #32
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}

08006360 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b082      	sub	sp, #8
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006368:	f000 fd46 	bl	8006df8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800636c:	4b2a      	ldr	r3, [pc, #168]	@ (8006418 <prvAddNewTaskToReadyList+0xb8>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	3301      	adds	r3, #1
 8006372:	4a29      	ldr	r2, [pc, #164]	@ (8006418 <prvAddNewTaskToReadyList+0xb8>)
 8006374:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006376:	4b29      	ldr	r3, [pc, #164]	@ (800641c <prvAddNewTaskToReadyList+0xbc>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d109      	bne.n	8006392 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800637e:	4a27      	ldr	r2, [pc, #156]	@ (800641c <prvAddNewTaskToReadyList+0xbc>)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006384:	4b24      	ldr	r3, [pc, #144]	@ (8006418 <prvAddNewTaskToReadyList+0xb8>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	2b01      	cmp	r3, #1
 800638a:	d110      	bne.n	80063ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800638c:	f000 fac4 	bl	8006918 <prvInitialiseTaskLists>
 8006390:	e00d      	b.n	80063ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006392:	4b23      	ldr	r3, [pc, #140]	@ (8006420 <prvAddNewTaskToReadyList+0xc0>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d109      	bne.n	80063ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800639a:	4b20      	ldr	r3, [pc, #128]	@ (800641c <prvAddNewTaskToReadyList+0xbc>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d802      	bhi.n	80063ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80063a8:	4a1c      	ldr	r2, [pc, #112]	@ (800641c <prvAddNewTaskToReadyList+0xbc>)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80063ae:	4b1d      	ldr	r3, [pc, #116]	@ (8006424 <prvAddNewTaskToReadyList+0xc4>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	3301      	adds	r3, #1
 80063b4:	4a1b      	ldr	r2, [pc, #108]	@ (8006424 <prvAddNewTaskToReadyList+0xc4>)
 80063b6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063bc:	2201      	movs	r2, #1
 80063be:	409a      	lsls	r2, r3
 80063c0:	4b19      	ldr	r3, [pc, #100]	@ (8006428 <prvAddNewTaskToReadyList+0xc8>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4313      	orrs	r3, r2
 80063c6:	4a18      	ldr	r2, [pc, #96]	@ (8006428 <prvAddNewTaskToReadyList+0xc8>)
 80063c8:	6013      	str	r3, [r2, #0]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063ce:	4613      	mov	r3, r2
 80063d0:	009b      	lsls	r3, r3, #2
 80063d2:	4413      	add	r3, r2
 80063d4:	009b      	lsls	r3, r3, #2
 80063d6:	4a15      	ldr	r2, [pc, #84]	@ (800642c <prvAddNewTaskToReadyList+0xcc>)
 80063d8:	441a      	add	r2, r3
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	3304      	adds	r3, #4
 80063de:	4619      	mov	r1, r3
 80063e0:	4610      	mov	r0, r2
 80063e2:	f7ff fe09 	bl	8005ff8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80063e6:	f000 fd39 	bl	8006e5c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80063ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006420 <prvAddNewTaskToReadyList+0xc0>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d00e      	beq.n	8006410 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80063f2:	4b0a      	ldr	r3, [pc, #40]	@ (800641c <prvAddNewTaskToReadyList+0xbc>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063fc:	429a      	cmp	r2, r3
 80063fe:	d207      	bcs.n	8006410 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006400:	4b0b      	ldr	r3, [pc, #44]	@ (8006430 <prvAddNewTaskToReadyList+0xd0>)
 8006402:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006406:	601a      	str	r2, [r3, #0]
 8006408:	f3bf 8f4f 	dsb	sy
 800640c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006410:	bf00      	nop
 8006412:	3708      	adds	r7, #8
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}
 8006418:	200006b0 	.word	0x200006b0
 800641c:	200005b0 	.word	0x200005b0
 8006420:	200006bc 	.word	0x200006bc
 8006424:	200006cc 	.word	0x200006cc
 8006428:	200006b8 	.word	0x200006b8
 800642c:	200005b4 	.word	0x200005b4
 8006430:	e000ed04 	.word	0xe000ed04

08006434 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006434:	b580      	push	{r7, lr}
 8006436:	b084      	sub	sp, #16
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800643c:	2300      	movs	r3, #0
 800643e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d018      	beq.n	8006478 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006446:	4b14      	ldr	r3, [pc, #80]	@ (8006498 <vTaskDelay+0x64>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d00b      	beq.n	8006466 <vTaskDelay+0x32>
	__asm volatile
 800644e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006452:	f383 8811 	msr	BASEPRI, r3
 8006456:	f3bf 8f6f 	isb	sy
 800645a:	f3bf 8f4f 	dsb	sy
 800645e:	60bb      	str	r3, [r7, #8]
}
 8006460:	bf00      	nop
 8006462:	bf00      	nop
 8006464:	e7fd      	b.n	8006462 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006466:	f000 f87d 	bl	8006564 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800646a:	2100      	movs	r1, #0
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f000 fb2f 	bl	8006ad0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006472:	f000 f885 	bl	8006580 <xTaskResumeAll>
 8006476:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d107      	bne.n	800648e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800647e:	4b07      	ldr	r3, [pc, #28]	@ (800649c <vTaskDelay+0x68>)
 8006480:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006484:	601a      	str	r2, [r3, #0]
 8006486:	f3bf 8f4f 	dsb	sy
 800648a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800648e:	bf00      	nop
 8006490:	3710      	adds	r7, #16
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop
 8006498:	200006d8 	.word	0x200006d8
 800649c:	e000ed04 	.word	0xe000ed04

080064a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b08a      	sub	sp, #40	@ 0x28
 80064a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80064a6:	2300      	movs	r3, #0
 80064a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80064aa:	2300      	movs	r3, #0
 80064ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80064ae:	463a      	mov	r2, r7
 80064b0:	1d39      	adds	r1, r7, #4
 80064b2:	f107 0308 	add.w	r3, r7, #8
 80064b6:	4618      	mov	r0, r3
 80064b8:	f7fa fdc2 	bl	8001040 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80064bc:	6839      	ldr	r1, [r7, #0]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	68ba      	ldr	r2, [r7, #8]
 80064c2:	9202      	str	r2, [sp, #8]
 80064c4:	9301      	str	r3, [sp, #4]
 80064c6:	2300      	movs	r3, #0
 80064c8:	9300      	str	r3, [sp, #0]
 80064ca:	2300      	movs	r3, #0
 80064cc:	460a      	mov	r2, r1
 80064ce:	491f      	ldr	r1, [pc, #124]	@ (800654c <vTaskStartScheduler+0xac>)
 80064d0:	481f      	ldr	r0, [pc, #124]	@ (8006550 <vTaskStartScheduler+0xb0>)
 80064d2:	f7ff fe18 	bl	8006106 <xTaskCreateStatic>
 80064d6:	4603      	mov	r3, r0
 80064d8:	4a1e      	ldr	r2, [pc, #120]	@ (8006554 <vTaskStartScheduler+0xb4>)
 80064da:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80064dc:	4b1d      	ldr	r3, [pc, #116]	@ (8006554 <vTaskStartScheduler+0xb4>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d002      	beq.n	80064ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80064e4:	2301      	movs	r3, #1
 80064e6:	617b      	str	r3, [r7, #20]
 80064e8:	e001      	b.n	80064ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80064ea:	2300      	movs	r3, #0
 80064ec:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	2b01      	cmp	r3, #1
 80064f2:	d116      	bne.n	8006522 <vTaskStartScheduler+0x82>
	__asm volatile
 80064f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064f8:	f383 8811 	msr	BASEPRI, r3
 80064fc:	f3bf 8f6f 	isb	sy
 8006500:	f3bf 8f4f 	dsb	sy
 8006504:	613b      	str	r3, [r7, #16]
}
 8006506:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006508:	4b13      	ldr	r3, [pc, #76]	@ (8006558 <vTaskStartScheduler+0xb8>)
 800650a:	f04f 32ff 	mov.w	r2, #4294967295
 800650e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006510:	4b12      	ldr	r3, [pc, #72]	@ (800655c <vTaskStartScheduler+0xbc>)
 8006512:	2201      	movs	r2, #1
 8006514:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006516:	4b12      	ldr	r3, [pc, #72]	@ (8006560 <vTaskStartScheduler+0xc0>)
 8006518:	2200      	movs	r2, #0
 800651a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800651c:	f000 fbc8 	bl	8006cb0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006520:	e00f      	b.n	8006542 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006528:	d10b      	bne.n	8006542 <vTaskStartScheduler+0xa2>
	__asm volatile
 800652a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800652e:	f383 8811 	msr	BASEPRI, r3
 8006532:	f3bf 8f6f 	isb	sy
 8006536:	f3bf 8f4f 	dsb	sy
 800653a:	60fb      	str	r3, [r7, #12]
}
 800653c:	bf00      	nop
 800653e:	bf00      	nop
 8006540:	e7fd      	b.n	800653e <vTaskStartScheduler+0x9e>
}
 8006542:	bf00      	nop
 8006544:	3718      	adds	r7, #24
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	0800bd14 	.word	0x0800bd14
 8006550:	080068e9 	.word	0x080068e9
 8006554:	200006d4 	.word	0x200006d4
 8006558:	200006d0 	.word	0x200006d0
 800655c:	200006bc 	.word	0x200006bc
 8006560:	200006b4 	.word	0x200006b4

08006564 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006564:	b480      	push	{r7}
 8006566:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006568:	4b04      	ldr	r3, [pc, #16]	@ (800657c <vTaskSuspendAll+0x18>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	3301      	adds	r3, #1
 800656e:	4a03      	ldr	r2, [pc, #12]	@ (800657c <vTaskSuspendAll+0x18>)
 8006570:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006572:	bf00      	nop
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr
 800657c:	200006d8 	.word	0x200006d8

08006580 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b084      	sub	sp, #16
 8006584:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006586:	2300      	movs	r3, #0
 8006588:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800658a:	2300      	movs	r3, #0
 800658c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800658e:	4b42      	ldr	r3, [pc, #264]	@ (8006698 <xTaskResumeAll+0x118>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d10b      	bne.n	80065ae <xTaskResumeAll+0x2e>
	__asm volatile
 8006596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800659a:	f383 8811 	msr	BASEPRI, r3
 800659e:	f3bf 8f6f 	isb	sy
 80065a2:	f3bf 8f4f 	dsb	sy
 80065a6:	603b      	str	r3, [r7, #0]
}
 80065a8:	bf00      	nop
 80065aa:	bf00      	nop
 80065ac:	e7fd      	b.n	80065aa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80065ae:	f000 fc23 	bl	8006df8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80065b2:	4b39      	ldr	r3, [pc, #228]	@ (8006698 <xTaskResumeAll+0x118>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	3b01      	subs	r3, #1
 80065b8:	4a37      	ldr	r2, [pc, #220]	@ (8006698 <xTaskResumeAll+0x118>)
 80065ba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80065bc:	4b36      	ldr	r3, [pc, #216]	@ (8006698 <xTaskResumeAll+0x118>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d161      	bne.n	8006688 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80065c4:	4b35      	ldr	r3, [pc, #212]	@ (800669c <xTaskResumeAll+0x11c>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d05d      	beq.n	8006688 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80065cc:	e02e      	b.n	800662c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065ce:	4b34      	ldr	r3, [pc, #208]	@ (80066a0 <xTaskResumeAll+0x120>)
 80065d0:	68db      	ldr	r3, [r3, #12]
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	3318      	adds	r3, #24
 80065da:	4618      	mov	r0, r3
 80065dc:	f7ff fd69 	bl	80060b2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	3304      	adds	r3, #4
 80065e4:	4618      	mov	r0, r3
 80065e6:	f7ff fd64 	bl	80060b2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065ee:	2201      	movs	r2, #1
 80065f0:	409a      	lsls	r2, r3
 80065f2:	4b2c      	ldr	r3, [pc, #176]	@ (80066a4 <xTaskResumeAll+0x124>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4313      	orrs	r3, r2
 80065f8:	4a2a      	ldr	r2, [pc, #168]	@ (80066a4 <xTaskResumeAll+0x124>)
 80065fa:	6013      	str	r3, [r2, #0]
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006600:	4613      	mov	r3, r2
 8006602:	009b      	lsls	r3, r3, #2
 8006604:	4413      	add	r3, r2
 8006606:	009b      	lsls	r3, r3, #2
 8006608:	4a27      	ldr	r2, [pc, #156]	@ (80066a8 <xTaskResumeAll+0x128>)
 800660a:	441a      	add	r2, r3
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	3304      	adds	r3, #4
 8006610:	4619      	mov	r1, r3
 8006612:	4610      	mov	r0, r2
 8006614:	f7ff fcf0 	bl	8005ff8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800661c:	4b23      	ldr	r3, [pc, #140]	@ (80066ac <xTaskResumeAll+0x12c>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006622:	429a      	cmp	r2, r3
 8006624:	d302      	bcc.n	800662c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006626:	4b22      	ldr	r3, [pc, #136]	@ (80066b0 <xTaskResumeAll+0x130>)
 8006628:	2201      	movs	r2, #1
 800662a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800662c:	4b1c      	ldr	r3, [pc, #112]	@ (80066a0 <xTaskResumeAll+0x120>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d1cc      	bne.n	80065ce <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d001      	beq.n	800663e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800663a:	f000 fa0b 	bl	8006a54 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800663e:	4b1d      	ldr	r3, [pc, #116]	@ (80066b4 <xTaskResumeAll+0x134>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d010      	beq.n	800666c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800664a:	f000 f837 	bl	80066bc <xTaskIncrementTick>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d002      	beq.n	800665a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006654:	4b16      	ldr	r3, [pc, #88]	@ (80066b0 <xTaskResumeAll+0x130>)
 8006656:	2201      	movs	r2, #1
 8006658:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	3b01      	subs	r3, #1
 800665e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d1f1      	bne.n	800664a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006666:	4b13      	ldr	r3, [pc, #76]	@ (80066b4 <xTaskResumeAll+0x134>)
 8006668:	2200      	movs	r2, #0
 800666a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800666c:	4b10      	ldr	r3, [pc, #64]	@ (80066b0 <xTaskResumeAll+0x130>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d009      	beq.n	8006688 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006674:	2301      	movs	r3, #1
 8006676:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006678:	4b0f      	ldr	r3, [pc, #60]	@ (80066b8 <xTaskResumeAll+0x138>)
 800667a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800667e:	601a      	str	r2, [r3, #0]
 8006680:	f3bf 8f4f 	dsb	sy
 8006684:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006688:	f000 fbe8 	bl	8006e5c <vPortExitCritical>

	return xAlreadyYielded;
 800668c:	68bb      	ldr	r3, [r7, #8]
}
 800668e:	4618      	mov	r0, r3
 8006690:	3710      	adds	r7, #16
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}
 8006696:	bf00      	nop
 8006698:	200006d8 	.word	0x200006d8
 800669c:	200006b0 	.word	0x200006b0
 80066a0:	20000670 	.word	0x20000670
 80066a4:	200006b8 	.word	0x200006b8
 80066a8:	200005b4 	.word	0x200005b4
 80066ac:	200005b0 	.word	0x200005b0
 80066b0:	200006c4 	.word	0x200006c4
 80066b4:	200006c0 	.word	0x200006c0
 80066b8:	e000ed04 	.word	0xe000ed04

080066bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b086      	sub	sp, #24
 80066c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80066c2:	2300      	movs	r3, #0
 80066c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80066c6:	4b4f      	ldr	r3, [pc, #316]	@ (8006804 <xTaskIncrementTick+0x148>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	f040 808f 	bne.w	80067ee <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80066d0:	4b4d      	ldr	r3, [pc, #308]	@ (8006808 <xTaskIncrementTick+0x14c>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	3301      	adds	r3, #1
 80066d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80066d8:	4a4b      	ldr	r2, [pc, #300]	@ (8006808 <xTaskIncrementTick+0x14c>)
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d121      	bne.n	8006728 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80066e4:	4b49      	ldr	r3, [pc, #292]	@ (800680c <xTaskIncrementTick+0x150>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d00b      	beq.n	8006706 <xTaskIncrementTick+0x4a>
	__asm volatile
 80066ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f2:	f383 8811 	msr	BASEPRI, r3
 80066f6:	f3bf 8f6f 	isb	sy
 80066fa:	f3bf 8f4f 	dsb	sy
 80066fe:	603b      	str	r3, [r7, #0]
}
 8006700:	bf00      	nop
 8006702:	bf00      	nop
 8006704:	e7fd      	b.n	8006702 <xTaskIncrementTick+0x46>
 8006706:	4b41      	ldr	r3, [pc, #260]	@ (800680c <xTaskIncrementTick+0x150>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	60fb      	str	r3, [r7, #12]
 800670c:	4b40      	ldr	r3, [pc, #256]	@ (8006810 <xTaskIncrementTick+0x154>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a3e      	ldr	r2, [pc, #248]	@ (800680c <xTaskIncrementTick+0x150>)
 8006712:	6013      	str	r3, [r2, #0]
 8006714:	4a3e      	ldr	r2, [pc, #248]	@ (8006810 <xTaskIncrementTick+0x154>)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6013      	str	r3, [r2, #0]
 800671a:	4b3e      	ldr	r3, [pc, #248]	@ (8006814 <xTaskIncrementTick+0x158>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	3301      	adds	r3, #1
 8006720:	4a3c      	ldr	r2, [pc, #240]	@ (8006814 <xTaskIncrementTick+0x158>)
 8006722:	6013      	str	r3, [r2, #0]
 8006724:	f000 f996 	bl	8006a54 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006728:	4b3b      	ldr	r3, [pc, #236]	@ (8006818 <xTaskIncrementTick+0x15c>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	693a      	ldr	r2, [r7, #16]
 800672e:	429a      	cmp	r2, r3
 8006730:	d348      	bcc.n	80067c4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006732:	4b36      	ldr	r3, [pc, #216]	@ (800680c <xTaskIncrementTick+0x150>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d104      	bne.n	8006746 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800673c:	4b36      	ldr	r3, [pc, #216]	@ (8006818 <xTaskIncrementTick+0x15c>)
 800673e:	f04f 32ff 	mov.w	r2, #4294967295
 8006742:	601a      	str	r2, [r3, #0]
					break;
 8006744:	e03e      	b.n	80067c4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006746:	4b31      	ldr	r3, [pc, #196]	@ (800680c <xTaskIncrementTick+0x150>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	68db      	ldr	r3, [r3, #12]
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006756:	693a      	ldr	r2, [r7, #16]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	429a      	cmp	r2, r3
 800675c:	d203      	bcs.n	8006766 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800675e:	4a2e      	ldr	r2, [pc, #184]	@ (8006818 <xTaskIncrementTick+0x15c>)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006764:	e02e      	b.n	80067c4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	3304      	adds	r3, #4
 800676a:	4618      	mov	r0, r3
 800676c:	f7ff fca1 	bl	80060b2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006774:	2b00      	cmp	r3, #0
 8006776:	d004      	beq.n	8006782 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	3318      	adds	r3, #24
 800677c:	4618      	mov	r0, r3
 800677e:	f7ff fc98 	bl	80060b2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006786:	2201      	movs	r2, #1
 8006788:	409a      	lsls	r2, r3
 800678a:	4b24      	ldr	r3, [pc, #144]	@ (800681c <xTaskIncrementTick+0x160>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4313      	orrs	r3, r2
 8006790:	4a22      	ldr	r2, [pc, #136]	@ (800681c <xTaskIncrementTick+0x160>)
 8006792:	6013      	str	r3, [r2, #0]
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006798:	4613      	mov	r3, r2
 800679a:	009b      	lsls	r3, r3, #2
 800679c:	4413      	add	r3, r2
 800679e:	009b      	lsls	r3, r3, #2
 80067a0:	4a1f      	ldr	r2, [pc, #124]	@ (8006820 <xTaskIncrementTick+0x164>)
 80067a2:	441a      	add	r2, r3
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	3304      	adds	r3, #4
 80067a8:	4619      	mov	r1, r3
 80067aa:	4610      	mov	r0, r2
 80067ac:	f7ff fc24 	bl	8005ff8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067b4:	4b1b      	ldr	r3, [pc, #108]	@ (8006824 <xTaskIncrementTick+0x168>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d3b9      	bcc.n	8006732 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80067be:	2301      	movs	r3, #1
 80067c0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80067c2:	e7b6      	b.n	8006732 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80067c4:	4b17      	ldr	r3, [pc, #92]	@ (8006824 <xTaskIncrementTick+0x168>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067ca:	4915      	ldr	r1, [pc, #84]	@ (8006820 <xTaskIncrementTick+0x164>)
 80067cc:	4613      	mov	r3, r2
 80067ce:	009b      	lsls	r3, r3, #2
 80067d0:	4413      	add	r3, r2
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	440b      	add	r3, r1
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	2b01      	cmp	r3, #1
 80067da:	d901      	bls.n	80067e0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80067dc:	2301      	movs	r3, #1
 80067de:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80067e0:	4b11      	ldr	r3, [pc, #68]	@ (8006828 <xTaskIncrementTick+0x16c>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d007      	beq.n	80067f8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80067e8:	2301      	movs	r3, #1
 80067ea:	617b      	str	r3, [r7, #20]
 80067ec:	e004      	b.n	80067f8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80067ee:	4b0f      	ldr	r3, [pc, #60]	@ (800682c <xTaskIncrementTick+0x170>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	3301      	adds	r3, #1
 80067f4:	4a0d      	ldr	r2, [pc, #52]	@ (800682c <xTaskIncrementTick+0x170>)
 80067f6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80067f8:	697b      	ldr	r3, [r7, #20]
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	3718      	adds	r7, #24
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}
 8006802:	bf00      	nop
 8006804:	200006d8 	.word	0x200006d8
 8006808:	200006b4 	.word	0x200006b4
 800680c:	20000668 	.word	0x20000668
 8006810:	2000066c 	.word	0x2000066c
 8006814:	200006c8 	.word	0x200006c8
 8006818:	200006d0 	.word	0x200006d0
 800681c:	200006b8 	.word	0x200006b8
 8006820:	200005b4 	.word	0x200005b4
 8006824:	200005b0 	.word	0x200005b0
 8006828:	200006c4 	.word	0x200006c4
 800682c:	200006c0 	.word	0x200006c0

08006830 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006830:	b480      	push	{r7}
 8006832:	b087      	sub	sp, #28
 8006834:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006836:	4b27      	ldr	r3, [pc, #156]	@ (80068d4 <vTaskSwitchContext+0xa4>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d003      	beq.n	8006846 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800683e:	4b26      	ldr	r3, [pc, #152]	@ (80068d8 <vTaskSwitchContext+0xa8>)
 8006840:	2201      	movs	r2, #1
 8006842:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006844:	e040      	b.n	80068c8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8006846:	4b24      	ldr	r3, [pc, #144]	@ (80068d8 <vTaskSwitchContext+0xa8>)
 8006848:	2200      	movs	r2, #0
 800684a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800684c:	4b23      	ldr	r3, [pc, #140]	@ (80068dc <vTaskSwitchContext+0xac>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	fab3 f383 	clz	r3, r3
 8006858:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800685a:	7afb      	ldrb	r3, [r7, #11]
 800685c:	f1c3 031f 	rsb	r3, r3, #31
 8006860:	617b      	str	r3, [r7, #20]
 8006862:	491f      	ldr	r1, [pc, #124]	@ (80068e0 <vTaskSwitchContext+0xb0>)
 8006864:	697a      	ldr	r2, [r7, #20]
 8006866:	4613      	mov	r3, r2
 8006868:	009b      	lsls	r3, r3, #2
 800686a:	4413      	add	r3, r2
 800686c:	009b      	lsls	r3, r3, #2
 800686e:	440b      	add	r3, r1
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d10b      	bne.n	800688e <vTaskSwitchContext+0x5e>
	__asm volatile
 8006876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800687a:	f383 8811 	msr	BASEPRI, r3
 800687e:	f3bf 8f6f 	isb	sy
 8006882:	f3bf 8f4f 	dsb	sy
 8006886:	607b      	str	r3, [r7, #4]
}
 8006888:	bf00      	nop
 800688a:	bf00      	nop
 800688c:	e7fd      	b.n	800688a <vTaskSwitchContext+0x5a>
 800688e:	697a      	ldr	r2, [r7, #20]
 8006890:	4613      	mov	r3, r2
 8006892:	009b      	lsls	r3, r3, #2
 8006894:	4413      	add	r3, r2
 8006896:	009b      	lsls	r3, r3, #2
 8006898:	4a11      	ldr	r2, [pc, #68]	@ (80068e0 <vTaskSwitchContext+0xb0>)
 800689a:	4413      	add	r3, r2
 800689c:	613b      	str	r3, [r7, #16]
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	685a      	ldr	r2, [r3, #4]
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	605a      	str	r2, [r3, #4]
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	685a      	ldr	r2, [r3, #4]
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	3308      	adds	r3, #8
 80068b0:	429a      	cmp	r2, r3
 80068b2:	d104      	bne.n	80068be <vTaskSwitchContext+0x8e>
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	685a      	ldr	r2, [r3, #4]
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	605a      	str	r2, [r3, #4]
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	68db      	ldr	r3, [r3, #12]
 80068c4:	4a07      	ldr	r2, [pc, #28]	@ (80068e4 <vTaskSwitchContext+0xb4>)
 80068c6:	6013      	str	r3, [r2, #0]
}
 80068c8:	bf00      	nop
 80068ca:	371c      	adds	r7, #28
 80068cc:	46bd      	mov	sp, r7
 80068ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d2:	4770      	bx	lr
 80068d4:	200006d8 	.word	0x200006d8
 80068d8:	200006c4 	.word	0x200006c4
 80068dc:	200006b8 	.word	0x200006b8
 80068e0:	200005b4 	.word	0x200005b4
 80068e4:	200005b0 	.word	0x200005b0

080068e8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b082      	sub	sp, #8
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80068f0:	f000 f852 	bl	8006998 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80068f4:	4b06      	ldr	r3, [pc, #24]	@ (8006910 <prvIdleTask+0x28>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d9f9      	bls.n	80068f0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80068fc:	4b05      	ldr	r3, [pc, #20]	@ (8006914 <prvIdleTask+0x2c>)
 80068fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006902:	601a      	str	r2, [r3, #0]
 8006904:	f3bf 8f4f 	dsb	sy
 8006908:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800690c:	e7f0      	b.n	80068f0 <prvIdleTask+0x8>
 800690e:	bf00      	nop
 8006910:	200005b4 	.word	0x200005b4
 8006914:	e000ed04 	.word	0xe000ed04

08006918 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b082      	sub	sp, #8
 800691c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800691e:	2300      	movs	r3, #0
 8006920:	607b      	str	r3, [r7, #4]
 8006922:	e00c      	b.n	800693e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006924:	687a      	ldr	r2, [r7, #4]
 8006926:	4613      	mov	r3, r2
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	4413      	add	r3, r2
 800692c:	009b      	lsls	r3, r3, #2
 800692e:	4a12      	ldr	r2, [pc, #72]	@ (8006978 <prvInitialiseTaskLists+0x60>)
 8006930:	4413      	add	r3, r2
 8006932:	4618      	mov	r0, r3
 8006934:	f7ff fb33 	bl	8005f9e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	3301      	adds	r3, #1
 800693c:	607b      	str	r3, [r7, #4]
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2b06      	cmp	r3, #6
 8006942:	d9ef      	bls.n	8006924 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006944:	480d      	ldr	r0, [pc, #52]	@ (800697c <prvInitialiseTaskLists+0x64>)
 8006946:	f7ff fb2a 	bl	8005f9e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800694a:	480d      	ldr	r0, [pc, #52]	@ (8006980 <prvInitialiseTaskLists+0x68>)
 800694c:	f7ff fb27 	bl	8005f9e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006950:	480c      	ldr	r0, [pc, #48]	@ (8006984 <prvInitialiseTaskLists+0x6c>)
 8006952:	f7ff fb24 	bl	8005f9e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006956:	480c      	ldr	r0, [pc, #48]	@ (8006988 <prvInitialiseTaskLists+0x70>)
 8006958:	f7ff fb21 	bl	8005f9e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800695c:	480b      	ldr	r0, [pc, #44]	@ (800698c <prvInitialiseTaskLists+0x74>)
 800695e:	f7ff fb1e 	bl	8005f9e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006962:	4b0b      	ldr	r3, [pc, #44]	@ (8006990 <prvInitialiseTaskLists+0x78>)
 8006964:	4a05      	ldr	r2, [pc, #20]	@ (800697c <prvInitialiseTaskLists+0x64>)
 8006966:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006968:	4b0a      	ldr	r3, [pc, #40]	@ (8006994 <prvInitialiseTaskLists+0x7c>)
 800696a:	4a05      	ldr	r2, [pc, #20]	@ (8006980 <prvInitialiseTaskLists+0x68>)
 800696c:	601a      	str	r2, [r3, #0]
}
 800696e:	bf00      	nop
 8006970:	3708      	adds	r7, #8
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}
 8006976:	bf00      	nop
 8006978:	200005b4 	.word	0x200005b4
 800697c:	20000640 	.word	0x20000640
 8006980:	20000654 	.word	0x20000654
 8006984:	20000670 	.word	0x20000670
 8006988:	20000684 	.word	0x20000684
 800698c:	2000069c 	.word	0x2000069c
 8006990:	20000668 	.word	0x20000668
 8006994:	2000066c 	.word	0x2000066c

08006998 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b082      	sub	sp, #8
 800699c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800699e:	e019      	b.n	80069d4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80069a0:	f000 fa2a 	bl	8006df8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069a4:	4b10      	ldr	r3, [pc, #64]	@ (80069e8 <prvCheckTasksWaitingTermination+0x50>)
 80069a6:	68db      	ldr	r3, [r3, #12]
 80069a8:	68db      	ldr	r3, [r3, #12]
 80069aa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	3304      	adds	r3, #4
 80069b0:	4618      	mov	r0, r3
 80069b2:	f7ff fb7e 	bl	80060b2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80069b6:	4b0d      	ldr	r3, [pc, #52]	@ (80069ec <prvCheckTasksWaitingTermination+0x54>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	3b01      	subs	r3, #1
 80069bc:	4a0b      	ldr	r2, [pc, #44]	@ (80069ec <prvCheckTasksWaitingTermination+0x54>)
 80069be:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80069c0:	4b0b      	ldr	r3, [pc, #44]	@ (80069f0 <prvCheckTasksWaitingTermination+0x58>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	3b01      	subs	r3, #1
 80069c6:	4a0a      	ldr	r2, [pc, #40]	@ (80069f0 <prvCheckTasksWaitingTermination+0x58>)
 80069c8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80069ca:	f000 fa47 	bl	8006e5c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 f810 	bl	80069f4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80069d4:	4b06      	ldr	r3, [pc, #24]	@ (80069f0 <prvCheckTasksWaitingTermination+0x58>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d1e1      	bne.n	80069a0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80069dc:	bf00      	nop
 80069de:	bf00      	nop
 80069e0:	3708      	adds	r7, #8
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}
 80069e6:	bf00      	nop
 80069e8:	20000684 	.word	0x20000684
 80069ec:	200006b0 	.word	0x200006b0
 80069f0:	20000698 	.word	0x20000698

080069f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b084      	sub	sp, #16
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d108      	bne.n	8006a18 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	f000 fba2 	bl	8007154 <vPortFree>
				vPortFree( pxTCB );
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f000 fb9f 	bl	8007154 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006a16:	e019      	b.n	8006a4c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a1e:	2b01      	cmp	r3, #1
 8006a20:	d103      	bne.n	8006a2a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006a22:	6878      	ldr	r0, [r7, #4]
 8006a24:	f000 fb96 	bl	8007154 <vPortFree>
	}
 8006a28:	e010      	b.n	8006a4c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a30:	2b02      	cmp	r3, #2
 8006a32:	d00b      	beq.n	8006a4c <prvDeleteTCB+0x58>
	__asm volatile
 8006a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a38:	f383 8811 	msr	BASEPRI, r3
 8006a3c:	f3bf 8f6f 	isb	sy
 8006a40:	f3bf 8f4f 	dsb	sy
 8006a44:	60fb      	str	r3, [r7, #12]
}
 8006a46:	bf00      	nop
 8006a48:	bf00      	nop
 8006a4a:	e7fd      	b.n	8006a48 <prvDeleteTCB+0x54>
	}
 8006a4c:	bf00      	nop
 8006a4e:	3710      	adds	r7, #16
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bd80      	pop	{r7, pc}

08006a54 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006a54:	b480      	push	{r7}
 8006a56:	b083      	sub	sp, #12
 8006a58:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8006a8c <prvResetNextTaskUnblockTime+0x38>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d104      	bne.n	8006a6e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006a64:	4b0a      	ldr	r3, [pc, #40]	@ (8006a90 <prvResetNextTaskUnblockTime+0x3c>)
 8006a66:	f04f 32ff 	mov.w	r2, #4294967295
 8006a6a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006a6c:	e008      	b.n	8006a80 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a6e:	4b07      	ldr	r3, [pc, #28]	@ (8006a8c <prvResetNextTaskUnblockTime+0x38>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	68db      	ldr	r3, [r3, #12]
 8006a74:	68db      	ldr	r3, [r3, #12]
 8006a76:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	685b      	ldr	r3, [r3, #4]
 8006a7c:	4a04      	ldr	r2, [pc, #16]	@ (8006a90 <prvResetNextTaskUnblockTime+0x3c>)
 8006a7e:	6013      	str	r3, [r2, #0]
}
 8006a80:	bf00      	nop
 8006a82:	370c      	adds	r7, #12
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr
 8006a8c:	20000668 	.word	0x20000668
 8006a90:	200006d0 	.word	0x200006d0

08006a94 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006a94:	b480      	push	{r7}
 8006a96:	b083      	sub	sp, #12
 8006a98:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8006ac8 <xTaskGetSchedulerState+0x34>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d102      	bne.n	8006aa8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	607b      	str	r3, [r7, #4]
 8006aa6:	e008      	b.n	8006aba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006aa8:	4b08      	ldr	r3, [pc, #32]	@ (8006acc <xTaskGetSchedulerState+0x38>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d102      	bne.n	8006ab6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006ab0:	2302      	movs	r3, #2
 8006ab2:	607b      	str	r3, [r7, #4]
 8006ab4:	e001      	b.n	8006aba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006aba:	687b      	ldr	r3, [r7, #4]
	}
 8006abc:	4618      	mov	r0, r3
 8006abe:	370c      	adds	r7, #12
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr
 8006ac8:	200006bc 	.word	0x200006bc
 8006acc:	200006d8 	.word	0x200006d8

08006ad0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b084      	sub	sp, #16
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
 8006ad8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006ada:	4b29      	ldr	r3, [pc, #164]	@ (8006b80 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ae0:	4b28      	ldr	r3, [pc, #160]	@ (8006b84 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	3304      	adds	r3, #4
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f7ff fae3 	bl	80060b2 <uxListRemove>
 8006aec:	4603      	mov	r3, r0
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d10b      	bne.n	8006b0a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006af2:	4b24      	ldr	r3, [pc, #144]	@ (8006b84 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006af8:	2201      	movs	r2, #1
 8006afa:	fa02 f303 	lsl.w	r3, r2, r3
 8006afe:	43da      	mvns	r2, r3
 8006b00:	4b21      	ldr	r3, [pc, #132]	@ (8006b88 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4013      	ands	r3, r2
 8006b06:	4a20      	ldr	r2, [pc, #128]	@ (8006b88 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006b08:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b10:	d10a      	bne.n	8006b28 <prvAddCurrentTaskToDelayedList+0x58>
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d007      	beq.n	8006b28 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b18:	4b1a      	ldr	r3, [pc, #104]	@ (8006b84 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	3304      	adds	r3, #4
 8006b1e:	4619      	mov	r1, r3
 8006b20:	481a      	ldr	r0, [pc, #104]	@ (8006b8c <prvAddCurrentTaskToDelayedList+0xbc>)
 8006b22:	f7ff fa69 	bl	8005ff8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006b26:	e026      	b.n	8006b76 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006b28:	68fa      	ldr	r2, [r7, #12]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4413      	add	r3, r2
 8006b2e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006b30:	4b14      	ldr	r3, [pc, #80]	@ (8006b84 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	68ba      	ldr	r2, [r7, #8]
 8006b36:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006b38:	68ba      	ldr	r2, [r7, #8]
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d209      	bcs.n	8006b54 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b40:	4b13      	ldr	r3, [pc, #76]	@ (8006b90 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	4b0f      	ldr	r3, [pc, #60]	@ (8006b84 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	3304      	adds	r3, #4
 8006b4a:	4619      	mov	r1, r3
 8006b4c:	4610      	mov	r0, r2
 8006b4e:	f7ff fa77 	bl	8006040 <vListInsert>
}
 8006b52:	e010      	b.n	8006b76 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b54:	4b0f      	ldr	r3, [pc, #60]	@ (8006b94 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006b56:	681a      	ldr	r2, [r3, #0]
 8006b58:	4b0a      	ldr	r3, [pc, #40]	@ (8006b84 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	3304      	adds	r3, #4
 8006b5e:	4619      	mov	r1, r3
 8006b60:	4610      	mov	r0, r2
 8006b62:	f7ff fa6d 	bl	8006040 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006b66:	4b0c      	ldr	r3, [pc, #48]	@ (8006b98 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	68ba      	ldr	r2, [r7, #8]
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	d202      	bcs.n	8006b76 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006b70:	4a09      	ldr	r2, [pc, #36]	@ (8006b98 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	6013      	str	r3, [r2, #0]
}
 8006b76:	bf00      	nop
 8006b78:	3710      	adds	r7, #16
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}
 8006b7e:	bf00      	nop
 8006b80:	200006b4 	.word	0x200006b4
 8006b84:	200005b0 	.word	0x200005b0
 8006b88:	200006b8 	.word	0x200006b8
 8006b8c:	2000069c 	.word	0x2000069c
 8006b90:	2000066c 	.word	0x2000066c
 8006b94:	20000668 	.word	0x20000668
 8006b98:	200006d0 	.word	0x200006d0

08006b9c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b085      	sub	sp, #20
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	60f8      	str	r0, [r7, #12]
 8006ba4:	60b9      	str	r1, [r7, #8]
 8006ba6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	3b04      	subs	r3, #4
 8006bac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006bb4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	3b04      	subs	r3, #4
 8006bba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	f023 0201 	bic.w	r2, r3, #1
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	3b04      	subs	r3, #4
 8006bca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006bcc:	4a0c      	ldr	r2, [pc, #48]	@ (8006c00 <pxPortInitialiseStack+0x64>)
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	3b14      	subs	r3, #20
 8006bd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006bd8:	687a      	ldr	r2, [r7, #4]
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	3b04      	subs	r3, #4
 8006be2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f06f 0202 	mvn.w	r2, #2
 8006bea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	3b20      	subs	r3, #32
 8006bf0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3714      	adds	r7, #20
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfe:	4770      	bx	lr
 8006c00:	08006c05 	.word	0x08006c05

08006c04 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006c04:	b480      	push	{r7}
 8006c06:	b085      	sub	sp, #20
 8006c08:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006c0e:	4b13      	ldr	r3, [pc, #76]	@ (8006c5c <prvTaskExitError+0x58>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c16:	d00b      	beq.n	8006c30 <prvTaskExitError+0x2c>
	__asm volatile
 8006c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c1c:	f383 8811 	msr	BASEPRI, r3
 8006c20:	f3bf 8f6f 	isb	sy
 8006c24:	f3bf 8f4f 	dsb	sy
 8006c28:	60fb      	str	r3, [r7, #12]
}
 8006c2a:	bf00      	nop
 8006c2c:	bf00      	nop
 8006c2e:	e7fd      	b.n	8006c2c <prvTaskExitError+0x28>
	__asm volatile
 8006c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c34:	f383 8811 	msr	BASEPRI, r3
 8006c38:	f3bf 8f6f 	isb	sy
 8006c3c:	f3bf 8f4f 	dsb	sy
 8006c40:	60bb      	str	r3, [r7, #8]
}
 8006c42:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006c44:	bf00      	nop
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d0fc      	beq.n	8006c46 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006c4c:	bf00      	nop
 8006c4e:	bf00      	nop
 8006c50:	3714      	adds	r7, #20
 8006c52:	46bd      	mov	sp, r7
 8006c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c58:	4770      	bx	lr
 8006c5a:	bf00      	nop
 8006c5c:	20000010 	.word	0x20000010

08006c60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006c60:	4b07      	ldr	r3, [pc, #28]	@ (8006c80 <pxCurrentTCBConst2>)
 8006c62:	6819      	ldr	r1, [r3, #0]
 8006c64:	6808      	ldr	r0, [r1, #0]
 8006c66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c6a:	f380 8809 	msr	PSP, r0
 8006c6e:	f3bf 8f6f 	isb	sy
 8006c72:	f04f 0000 	mov.w	r0, #0
 8006c76:	f380 8811 	msr	BASEPRI, r0
 8006c7a:	4770      	bx	lr
 8006c7c:	f3af 8000 	nop.w

08006c80 <pxCurrentTCBConst2>:
 8006c80:	200005b0 	.word	0x200005b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006c84:	bf00      	nop
 8006c86:	bf00      	nop

08006c88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006c88:	4808      	ldr	r0, [pc, #32]	@ (8006cac <prvPortStartFirstTask+0x24>)
 8006c8a:	6800      	ldr	r0, [r0, #0]
 8006c8c:	6800      	ldr	r0, [r0, #0]
 8006c8e:	f380 8808 	msr	MSP, r0
 8006c92:	f04f 0000 	mov.w	r0, #0
 8006c96:	f380 8814 	msr	CONTROL, r0
 8006c9a:	b662      	cpsie	i
 8006c9c:	b661      	cpsie	f
 8006c9e:	f3bf 8f4f 	dsb	sy
 8006ca2:	f3bf 8f6f 	isb	sy
 8006ca6:	df00      	svc	0
 8006ca8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006caa:	bf00      	nop
 8006cac:	e000ed08 	.word	0xe000ed08

08006cb0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b086      	sub	sp, #24
 8006cb4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006cb6:	4b47      	ldr	r3, [pc, #284]	@ (8006dd4 <xPortStartScheduler+0x124>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4a47      	ldr	r2, [pc, #284]	@ (8006dd8 <xPortStartScheduler+0x128>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d10b      	bne.n	8006cd8 <xPortStartScheduler+0x28>
	__asm volatile
 8006cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cc4:	f383 8811 	msr	BASEPRI, r3
 8006cc8:	f3bf 8f6f 	isb	sy
 8006ccc:	f3bf 8f4f 	dsb	sy
 8006cd0:	60fb      	str	r3, [r7, #12]
}
 8006cd2:	bf00      	nop
 8006cd4:	bf00      	nop
 8006cd6:	e7fd      	b.n	8006cd4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006cd8:	4b3e      	ldr	r3, [pc, #248]	@ (8006dd4 <xPortStartScheduler+0x124>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a3f      	ldr	r2, [pc, #252]	@ (8006ddc <xPortStartScheduler+0x12c>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d10b      	bne.n	8006cfa <xPortStartScheduler+0x4a>
	__asm volatile
 8006ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ce6:	f383 8811 	msr	BASEPRI, r3
 8006cea:	f3bf 8f6f 	isb	sy
 8006cee:	f3bf 8f4f 	dsb	sy
 8006cf2:	613b      	str	r3, [r7, #16]
}
 8006cf4:	bf00      	nop
 8006cf6:	bf00      	nop
 8006cf8:	e7fd      	b.n	8006cf6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006cfa:	4b39      	ldr	r3, [pc, #228]	@ (8006de0 <xPortStartScheduler+0x130>)
 8006cfc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	781b      	ldrb	r3, [r3, #0]
 8006d02:	b2db      	uxtb	r3, r3
 8006d04:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	22ff      	movs	r2, #255	@ 0xff
 8006d0a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	781b      	ldrb	r3, [r3, #0]
 8006d10:	b2db      	uxtb	r3, r3
 8006d12:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006d14:	78fb      	ldrb	r3, [r7, #3]
 8006d16:	b2db      	uxtb	r3, r3
 8006d18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006d1c:	b2da      	uxtb	r2, r3
 8006d1e:	4b31      	ldr	r3, [pc, #196]	@ (8006de4 <xPortStartScheduler+0x134>)
 8006d20:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006d22:	4b31      	ldr	r3, [pc, #196]	@ (8006de8 <xPortStartScheduler+0x138>)
 8006d24:	2207      	movs	r2, #7
 8006d26:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006d28:	e009      	b.n	8006d3e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006d2a:	4b2f      	ldr	r3, [pc, #188]	@ (8006de8 <xPortStartScheduler+0x138>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	3b01      	subs	r3, #1
 8006d30:	4a2d      	ldr	r2, [pc, #180]	@ (8006de8 <xPortStartScheduler+0x138>)
 8006d32:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006d34:	78fb      	ldrb	r3, [r7, #3]
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	005b      	lsls	r3, r3, #1
 8006d3a:	b2db      	uxtb	r3, r3
 8006d3c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006d3e:	78fb      	ldrb	r3, [r7, #3]
 8006d40:	b2db      	uxtb	r3, r3
 8006d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d46:	2b80      	cmp	r3, #128	@ 0x80
 8006d48:	d0ef      	beq.n	8006d2a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006d4a:	4b27      	ldr	r3, [pc, #156]	@ (8006de8 <xPortStartScheduler+0x138>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f1c3 0307 	rsb	r3, r3, #7
 8006d52:	2b04      	cmp	r3, #4
 8006d54:	d00b      	beq.n	8006d6e <xPortStartScheduler+0xbe>
	__asm volatile
 8006d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d5a:	f383 8811 	msr	BASEPRI, r3
 8006d5e:	f3bf 8f6f 	isb	sy
 8006d62:	f3bf 8f4f 	dsb	sy
 8006d66:	60bb      	str	r3, [r7, #8]
}
 8006d68:	bf00      	nop
 8006d6a:	bf00      	nop
 8006d6c:	e7fd      	b.n	8006d6a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006d6e:	4b1e      	ldr	r3, [pc, #120]	@ (8006de8 <xPortStartScheduler+0x138>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	021b      	lsls	r3, r3, #8
 8006d74:	4a1c      	ldr	r2, [pc, #112]	@ (8006de8 <xPortStartScheduler+0x138>)
 8006d76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006d78:	4b1b      	ldr	r3, [pc, #108]	@ (8006de8 <xPortStartScheduler+0x138>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006d80:	4a19      	ldr	r2, [pc, #100]	@ (8006de8 <xPortStartScheduler+0x138>)
 8006d82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	b2da      	uxtb	r2, r3
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006d8c:	4b17      	ldr	r3, [pc, #92]	@ (8006dec <xPortStartScheduler+0x13c>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a16      	ldr	r2, [pc, #88]	@ (8006dec <xPortStartScheduler+0x13c>)
 8006d92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006d96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006d98:	4b14      	ldr	r3, [pc, #80]	@ (8006dec <xPortStartScheduler+0x13c>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a13      	ldr	r2, [pc, #76]	@ (8006dec <xPortStartScheduler+0x13c>)
 8006d9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006da2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006da4:	f000 f8da 	bl	8006f5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006da8:	4b11      	ldr	r3, [pc, #68]	@ (8006df0 <xPortStartScheduler+0x140>)
 8006daa:	2200      	movs	r2, #0
 8006dac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006dae:	f000 f8f9 	bl	8006fa4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006db2:	4b10      	ldr	r3, [pc, #64]	@ (8006df4 <xPortStartScheduler+0x144>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a0f      	ldr	r2, [pc, #60]	@ (8006df4 <xPortStartScheduler+0x144>)
 8006db8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006dbc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006dbe:	f7ff ff63 	bl	8006c88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006dc2:	f7ff fd35 	bl	8006830 <vTaskSwitchContext>
	prvTaskExitError();
 8006dc6:	f7ff ff1d 	bl	8006c04 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006dca:	2300      	movs	r3, #0
}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	3718      	adds	r7, #24
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}
 8006dd4:	e000ed00 	.word	0xe000ed00
 8006dd8:	410fc271 	.word	0x410fc271
 8006ddc:	410fc270 	.word	0x410fc270
 8006de0:	e000e400 	.word	0xe000e400
 8006de4:	200006dc 	.word	0x200006dc
 8006de8:	200006e0 	.word	0x200006e0
 8006dec:	e000ed20 	.word	0xe000ed20
 8006df0:	20000010 	.word	0x20000010
 8006df4:	e000ef34 	.word	0xe000ef34

08006df8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b083      	sub	sp, #12
 8006dfc:	af00      	add	r7, sp, #0
	__asm volatile
 8006dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e02:	f383 8811 	msr	BASEPRI, r3
 8006e06:	f3bf 8f6f 	isb	sy
 8006e0a:	f3bf 8f4f 	dsb	sy
 8006e0e:	607b      	str	r3, [r7, #4]
}
 8006e10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006e12:	4b10      	ldr	r3, [pc, #64]	@ (8006e54 <vPortEnterCritical+0x5c>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	3301      	adds	r3, #1
 8006e18:	4a0e      	ldr	r2, [pc, #56]	@ (8006e54 <vPortEnterCritical+0x5c>)
 8006e1a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006e1c:	4b0d      	ldr	r3, [pc, #52]	@ (8006e54 <vPortEnterCritical+0x5c>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d110      	bne.n	8006e46 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006e24:	4b0c      	ldr	r3, [pc, #48]	@ (8006e58 <vPortEnterCritical+0x60>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	b2db      	uxtb	r3, r3
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d00b      	beq.n	8006e46 <vPortEnterCritical+0x4e>
	__asm volatile
 8006e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e32:	f383 8811 	msr	BASEPRI, r3
 8006e36:	f3bf 8f6f 	isb	sy
 8006e3a:	f3bf 8f4f 	dsb	sy
 8006e3e:	603b      	str	r3, [r7, #0]
}
 8006e40:	bf00      	nop
 8006e42:	bf00      	nop
 8006e44:	e7fd      	b.n	8006e42 <vPortEnterCritical+0x4a>
	}
}
 8006e46:	bf00      	nop
 8006e48:	370c      	adds	r7, #12
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr
 8006e52:	bf00      	nop
 8006e54:	20000010 	.word	0x20000010
 8006e58:	e000ed04 	.word	0xe000ed04

08006e5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b083      	sub	sp, #12
 8006e60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006e62:	4b12      	ldr	r3, [pc, #72]	@ (8006eac <vPortExitCritical+0x50>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d10b      	bne.n	8006e82 <vPortExitCritical+0x26>
	__asm volatile
 8006e6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e6e:	f383 8811 	msr	BASEPRI, r3
 8006e72:	f3bf 8f6f 	isb	sy
 8006e76:	f3bf 8f4f 	dsb	sy
 8006e7a:	607b      	str	r3, [r7, #4]
}
 8006e7c:	bf00      	nop
 8006e7e:	bf00      	nop
 8006e80:	e7fd      	b.n	8006e7e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006e82:	4b0a      	ldr	r3, [pc, #40]	@ (8006eac <vPortExitCritical+0x50>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	3b01      	subs	r3, #1
 8006e88:	4a08      	ldr	r2, [pc, #32]	@ (8006eac <vPortExitCritical+0x50>)
 8006e8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006e8c:	4b07      	ldr	r3, [pc, #28]	@ (8006eac <vPortExitCritical+0x50>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d105      	bne.n	8006ea0 <vPortExitCritical+0x44>
 8006e94:	2300      	movs	r3, #0
 8006e96:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006e9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006ea0:	bf00      	nop
 8006ea2:	370c      	adds	r7, #12
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eaa:	4770      	bx	lr
 8006eac:	20000010 	.word	0x20000010

08006eb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006eb0:	f3ef 8009 	mrs	r0, PSP
 8006eb4:	f3bf 8f6f 	isb	sy
 8006eb8:	4b15      	ldr	r3, [pc, #84]	@ (8006f10 <pxCurrentTCBConst>)
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	f01e 0f10 	tst.w	lr, #16
 8006ec0:	bf08      	it	eq
 8006ec2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006ec6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eca:	6010      	str	r0, [r2, #0]
 8006ecc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006ed0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006ed4:	f380 8811 	msr	BASEPRI, r0
 8006ed8:	f3bf 8f4f 	dsb	sy
 8006edc:	f3bf 8f6f 	isb	sy
 8006ee0:	f7ff fca6 	bl	8006830 <vTaskSwitchContext>
 8006ee4:	f04f 0000 	mov.w	r0, #0
 8006ee8:	f380 8811 	msr	BASEPRI, r0
 8006eec:	bc09      	pop	{r0, r3}
 8006eee:	6819      	ldr	r1, [r3, #0]
 8006ef0:	6808      	ldr	r0, [r1, #0]
 8006ef2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ef6:	f01e 0f10 	tst.w	lr, #16
 8006efa:	bf08      	it	eq
 8006efc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006f00:	f380 8809 	msr	PSP, r0
 8006f04:	f3bf 8f6f 	isb	sy
 8006f08:	4770      	bx	lr
 8006f0a:	bf00      	nop
 8006f0c:	f3af 8000 	nop.w

08006f10 <pxCurrentTCBConst>:
 8006f10:	200005b0 	.word	0x200005b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006f14:	bf00      	nop
 8006f16:	bf00      	nop

08006f18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b082      	sub	sp, #8
 8006f1c:	af00      	add	r7, sp, #0
	__asm volatile
 8006f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f22:	f383 8811 	msr	BASEPRI, r3
 8006f26:	f3bf 8f6f 	isb	sy
 8006f2a:	f3bf 8f4f 	dsb	sy
 8006f2e:	607b      	str	r3, [r7, #4]
}
 8006f30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006f32:	f7ff fbc3 	bl	80066bc <xTaskIncrementTick>
 8006f36:	4603      	mov	r3, r0
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d003      	beq.n	8006f44 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006f3c:	4b06      	ldr	r3, [pc, #24]	@ (8006f58 <xPortSysTickHandler+0x40>)
 8006f3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f42:	601a      	str	r2, [r3, #0]
 8006f44:	2300      	movs	r3, #0
 8006f46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	f383 8811 	msr	BASEPRI, r3
}
 8006f4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006f50:	bf00      	nop
 8006f52:	3708      	adds	r7, #8
 8006f54:	46bd      	mov	sp, r7
 8006f56:	bd80      	pop	{r7, pc}
 8006f58:	e000ed04 	.word	0xe000ed04

08006f5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006f60:	4b0b      	ldr	r3, [pc, #44]	@ (8006f90 <vPortSetupTimerInterrupt+0x34>)
 8006f62:	2200      	movs	r2, #0
 8006f64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006f66:	4b0b      	ldr	r3, [pc, #44]	@ (8006f94 <vPortSetupTimerInterrupt+0x38>)
 8006f68:	2200      	movs	r2, #0
 8006f6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8006f98 <vPortSetupTimerInterrupt+0x3c>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a0a      	ldr	r2, [pc, #40]	@ (8006f9c <vPortSetupTimerInterrupt+0x40>)
 8006f72:	fba2 2303 	umull	r2, r3, r2, r3
 8006f76:	099b      	lsrs	r3, r3, #6
 8006f78:	4a09      	ldr	r2, [pc, #36]	@ (8006fa0 <vPortSetupTimerInterrupt+0x44>)
 8006f7a:	3b01      	subs	r3, #1
 8006f7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006f7e:	4b04      	ldr	r3, [pc, #16]	@ (8006f90 <vPortSetupTimerInterrupt+0x34>)
 8006f80:	2207      	movs	r2, #7
 8006f82:	601a      	str	r2, [r3, #0]
}
 8006f84:	bf00      	nop
 8006f86:	46bd      	mov	sp, r7
 8006f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8c:	4770      	bx	lr
 8006f8e:	bf00      	nop
 8006f90:	e000e010 	.word	0xe000e010
 8006f94:	e000e018 	.word	0xe000e018
 8006f98:	20000004 	.word	0x20000004
 8006f9c:	10624dd3 	.word	0x10624dd3
 8006fa0:	e000e014 	.word	0xe000e014

08006fa4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006fa4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006fb4 <vPortEnableVFP+0x10>
 8006fa8:	6801      	ldr	r1, [r0, #0]
 8006faa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006fae:	6001      	str	r1, [r0, #0]
 8006fb0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006fb2:	bf00      	nop
 8006fb4:	e000ed88 	.word	0xe000ed88

08006fb8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b08a      	sub	sp, #40	@ 0x28
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006fc4:	f7ff face 	bl	8006564 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006fc8:	4b5c      	ldr	r3, [pc, #368]	@ (800713c <pvPortMalloc+0x184>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d101      	bne.n	8006fd4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006fd0:	f000 f924 	bl	800721c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006fd4:	4b5a      	ldr	r3, [pc, #360]	@ (8007140 <pvPortMalloc+0x188>)
 8006fd6:	681a      	ldr	r2, [r3, #0]
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	4013      	ands	r3, r2
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	f040 8095 	bne.w	800710c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d01e      	beq.n	8007026 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006fe8:	2208      	movs	r2, #8
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	4413      	add	r3, r2
 8006fee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f003 0307 	and.w	r3, r3, #7
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d015      	beq.n	8007026 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f023 0307 	bic.w	r3, r3, #7
 8007000:	3308      	adds	r3, #8
 8007002:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f003 0307 	and.w	r3, r3, #7
 800700a:	2b00      	cmp	r3, #0
 800700c:	d00b      	beq.n	8007026 <pvPortMalloc+0x6e>
	__asm volatile
 800700e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007012:	f383 8811 	msr	BASEPRI, r3
 8007016:	f3bf 8f6f 	isb	sy
 800701a:	f3bf 8f4f 	dsb	sy
 800701e:	617b      	str	r3, [r7, #20]
}
 8007020:	bf00      	nop
 8007022:	bf00      	nop
 8007024:	e7fd      	b.n	8007022 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d06f      	beq.n	800710c <pvPortMalloc+0x154>
 800702c:	4b45      	ldr	r3, [pc, #276]	@ (8007144 <pvPortMalloc+0x18c>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	687a      	ldr	r2, [r7, #4]
 8007032:	429a      	cmp	r2, r3
 8007034:	d86a      	bhi.n	800710c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007036:	4b44      	ldr	r3, [pc, #272]	@ (8007148 <pvPortMalloc+0x190>)
 8007038:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800703a:	4b43      	ldr	r3, [pc, #268]	@ (8007148 <pvPortMalloc+0x190>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007040:	e004      	b.n	800704c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007044:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800704c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	687a      	ldr	r2, [r7, #4]
 8007052:	429a      	cmp	r2, r3
 8007054:	d903      	bls.n	800705e <pvPortMalloc+0xa6>
 8007056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d1f1      	bne.n	8007042 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800705e:	4b37      	ldr	r3, [pc, #220]	@ (800713c <pvPortMalloc+0x184>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007064:	429a      	cmp	r2, r3
 8007066:	d051      	beq.n	800710c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007068:	6a3b      	ldr	r3, [r7, #32]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	2208      	movs	r2, #8
 800706e:	4413      	add	r3, r2
 8007070:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007074:	681a      	ldr	r2, [r3, #0]
 8007076:	6a3b      	ldr	r3, [r7, #32]
 8007078:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800707a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800707c:	685a      	ldr	r2, [r3, #4]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	1ad2      	subs	r2, r2, r3
 8007082:	2308      	movs	r3, #8
 8007084:	005b      	lsls	r3, r3, #1
 8007086:	429a      	cmp	r2, r3
 8007088:	d920      	bls.n	80070cc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800708a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	4413      	add	r3, r2
 8007090:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007092:	69bb      	ldr	r3, [r7, #24]
 8007094:	f003 0307 	and.w	r3, r3, #7
 8007098:	2b00      	cmp	r3, #0
 800709a:	d00b      	beq.n	80070b4 <pvPortMalloc+0xfc>
	__asm volatile
 800709c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a0:	f383 8811 	msr	BASEPRI, r3
 80070a4:	f3bf 8f6f 	isb	sy
 80070a8:	f3bf 8f4f 	dsb	sy
 80070ac:	613b      	str	r3, [r7, #16]
}
 80070ae:	bf00      	nop
 80070b0:	bf00      	nop
 80070b2:	e7fd      	b.n	80070b0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80070b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b6:	685a      	ldr	r2, [r3, #4]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	1ad2      	subs	r2, r2, r3
 80070bc:	69bb      	ldr	r3, [r7, #24]
 80070be:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80070c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070c2:	687a      	ldr	r2, [r7, #4]
 80070c4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80070c6:	69b8      	ldr	r0, [r7, #24]
 80070c8:	f000 f90a 	bl	80072e0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80070cc:	4b1d      	ldr	r3, [pc, #116]	@ (8007144 <pvPortMalloc+0x18c>)
 80070ce:	681a      	ldr	r2, [r3, #0]
 80070d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	1ad3      	subs	r3, r2, r3
 80070d6:	4a1b      	ldr	r2, [pc, #108]	@ (8007144 <pvPortMalloc+0x18c>)
 80070d8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80070da:	4b1a      	ldr	r3, [pc, #104]	@ (8007144 <pvPortMalloc+0x18c>)
 80070dc:	681a      	ldr	r2, [r3, #0]
 80070de:	4b1b      	ldr	r3, [pc, #108]	@ (800714c <pvPortMalloc+0x194>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	429a      	cmp	r2, r3
 80070e4:	d203      	bcs.n	80070ee <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80070e6:	4b17      	ldr	r3, [pc, #92]	@ (8007144 <pvPortMalloc+0x18c>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a18      	ldr	r2, [pc, #96]	@ (800714c <pvPortMalloc+0x194>)
 80070ec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80070ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f0:	685a      	ldr	r2, [r3, #4]
 80070f2:	4b13      	ldr	r3, [pc, #76]	@ (8007140 <pvPortMalloc+0x188>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	431a      	orrs	r2, r3
 80070f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070fa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80070fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070fe:	2200      	movs	r2, #0
 8007100:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007102:	4b13      	ldr	r3, [pc, #76]	@ (8007150 <pvPortMalloc+0x198>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	3301      	adds	r3, #1
 8007108:	4a11      	ldr	r2, [pc, #68]	@ (8007150 <pvPortMalloc+0x198>)
 800710a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800710c:	f7ff fa38 	bl	8006580 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007110:	69fb      	ldr	r3, [r7, #28]
 8007112:	f003 0307 	and.w	r3, r3, #7
 8007116:	2b00      	cmp	r3, #0
 8007118:	d00b      	beq.n	8007132 <pvPortMalloc+0x17a>
	__asm volatile
 800711a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800711e:	f383 8811 	msr	BASEPRI, r3
 8007122:	f3bf 8f6f 	isb	sy
 8007126:	f3bf 8f4f 	dsb	sy
 800712a:	60fb      	str	r3, [r7, #12]
}
 800712c:	bf00      	nop
 800712e:	bf00      	nop
 8007130:	e7fd      	b.n	800712e <pvPortMalloc+0x176>
	return pvReturn;
 8007132:	69fb      	ldr	r3, [r7, #28]
}
 8007134:	4618      	mov	r0, r3
 8007136:	3728      	adds	r7, #40	@ 0x28
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}
 800713c:	200042ec 	.word	0x200042ec
 8007140:	20004300 	.word	0x20004300
 8007144:	200042f0 	.word	0x200042f0
 8007148:	200042e4 	.word	0x200042e4
 800714c:	200042f4 	.word	0x200042f4
 8007150:	200042f8 	.word	0x200042f8

08007154 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b086      	sub	sp, #24
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d04f      	beq.n	8007206 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007166:	2308      	movs	r3, #8
 8007168:	425b      	negs	r3, r3
 800716a:	697a      	ldr	r2, [r7, #20]
 800716c:	4413      	add	r3, r2
 800716e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007170:	697b      	ldr	r3, [r7, #20]
 8007172:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	685a      	ldr	r2, [r3, #4]
 8007178:	4b25      	ldr	r3, [pc, #148]	@ (8007210 <vPortFree+0xbc>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4013      	ands	r3, r2
 800717e:	2b00      	cmp	r3, #0
 8007180:	d10b      	bne.n	800719a <vPortFree+0x46>
	__asm volatile
 8007182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007186:	f383 8811 	msr	BASEPRI, r3
 800718a:	f3bf 8f6f 	isb	sy
 800718e:	f3bf 8f4f 	dsb	sy
 8007192:	60fb      	str	r3, [r7, #12]
}
 8007194:	bf00      	nop
 8007196:	bf00      	nop
 8007198:	e7fd      	b.n	8007196 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800719a:	693b      	ldr	r3, [r7, #16]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d00b      	beq.n	80071ba <vPortFree+0x66>
	__asm volatile
 80071a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071a6:	f383 8811 	msr	BASEPRI, r3
 80071aa:	f3bf 8f6f 	isb	sy
 80071ae:	f3bf 8f4f 	dsb	sy
 80071b2:	60bb      	str	r3, [r7, #8]
}
 80071b4:	bf00      	nop
 80071b6:	bf00      	nop
 80071b8:	e7fd      	b.n	80071b6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	685a      	ldr	r2, [r3, #4]
 80071be:	4b14      	ldr	r3, [pc, #80]	@ (8007210 <vPortFree+0xbc>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4013      	ands	r3, r2
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d01e      	beq.n	8007206 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80071c8:	693b      	ldr	r3, [r7, #16]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d11a      	bne.n	8007206 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	685a      	ldr	r2, [r3, #4]
 80071d4:	4b0e      	ldr	r3, [pc, #56]	@ (8007210 <vPortFree+0xbc>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	43db      	mvns	r3, r3
 80071da:	401a      	ands	r2, r3
 80071dc:	693b      	ldr	r3, [r7, #16]
 80071de:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80071e0:	f7ff f9c0 	bl	8006564 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	685a      	ldr	r2, [r3, #4]
 80071e8:	4b0a      	ldr	r3, [pc, #40]	@ (8007214 <vPortFree+0xc0>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	4413      	add	r3, r2
 80071ee:	4a09      	ldr	r2, [pc, #36]	@ (8007214 <vPortFree+0xc0>)
 80071f0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80071f2:	6938      	ldr	r0, [r7, #16]
 80071f4:	f000 f874 	bl	80072e0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80071f8:	4b07      	ldr	r3, [pc, #28]	@ (8007218 <vPortFree+0xc4>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	3301      	adds	r3, #1
 80071fe:	4a06      	ldr	r2, [pc, #24]	@ (8007218 <vPortFree+0xc4>)
 8007200:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007202:	f7ff f9bd 	bl	8006580 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007206:	bf00      	nop
 8007208:	3718      	adds	r7, #24
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}
 800720e:	bf00      	nop
 8007210:	20004300 	.word	0x20004300
 8007214:	200042f0 	.word	0x200042f0
 8007218:	200042fc 	.word	0x200042fc

0800721c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800721c:	b480      	push	{r7}
 800721e:	b085      	sub	sp, #20
 8007220:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007222:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007226:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007228:	4b27      	ldr	r3, [pc, #156]	@ (80072c8 <prvHeapInit+0xac>)
 800722a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	f003 0307 	and.w	r3, r3, #7
 8007232:	2b00      	cmp	r3, #0
 8007234:	d00c      	beq.n	8007250 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	3307      	adds	r3, #7
 800723a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f023 0307 	bic.w	r3, r3, #7
 8007242:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007244:	68ba      	ldr	r2, [r7, #8]
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	1ad3      	subs	r3, r2, r3
 800724a:	4a1f      	ldr	r2, [pc, #124]	@ (80072c8 <prvHeapInit+0xac>)
 800724c:	4413      	add	r3, r2
 800724e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007254:	4a1d      	ldr	r2, [pc, #116]	@ (80072cc <prvHeapInit+0xb0>)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800725a:	4b1c      	ldr	r3, [pc, #112]	@ (80072cc <prvHeapInit+0xb0>)
 800725c:	2200      	movs	r2, #0
 800725e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	68ba      	ldr	r2, [r7, #8]
 8007264:	4413      	add	r3, r2
 8007266:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007268:	2208      	movs	r2, #8
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	1a9b      	subs	r3, r3, r2
 800726e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	f023 0307 	bic.w	r3, r3, #7
 8007276:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	4a15      	ldr	r2, [pc, #84]	@ (80072d0 <prvHeapInit+0xb4>)
 800727c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800727e:	4b14      	ldr	r3, [pc, #80]	@ (80072d0 <prvHeapInit+0xb4>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	2200      	movs	r2, #0
 8007284:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007286:	4b12      	ldr	r3, [pc, #72]	@ (80072d0 <prvHeapInit+0xb4>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	2200      	movs	r2, #0
 800728c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	68fa      	ldr	r2, [r7, #12]
 8007296:	1ad2      	subs	r2, r2, r3
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800729c:	4b0c      	ldr	r3, [pc, #48]	@ (80072d0 <prvHeapInit+0xb4>)
 800729e:	681a      	ldr	r2, [r3, #0]
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	4a0a      	ldr	r2, [pc, #40]	@ (80072d4 <prvHeapInit+0xb8>)
 80072aa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	4a09      	ldr	r2, [pc, #36]	@ (80072d8 <prvHeapInit+0xbc>)
 80072b2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80072b4:	4b09      	ldr	r3, [pc, #36]	@ (80072dc <prvHeapInit+0xc0>)
 80072b6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80072ba:	601a      	str	r2, [r3, #0]
}
 80072bc:	bf00      	nop
 80072be:	3714      	adds	r7, #20
 80072c0:	46bd      	mov	sp, r7
 80072c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c6:	4770      	bx	lr
 80072c8:	200006e4 	.word	0x200006e4
 80072cc:	200042e4 	.word	0x200042e4
 80072d0:	200042ec 	.word	0x200042ec
 80072d4:	200042f4 	.word	0x200042f4
 80072d8:	200042f0 	.word	0x200042f0
 80072dc:	20004300 	.word	0x20004300

080072e0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80072e0:	b480      	push	{r7}
 80072e2:	b085      	sub	sp, #20
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80072e8:	4b28      	ldr	r3, [pc, #160]	@ (800738c <prvInsertBlockIntoFreeList+0xac>)
 80072ea:	60fb      	str	r3, [r7, #12]
 80072ec:	e002      	b.n	80072f4 <prvInsertBlockIntoFreeList+0x14>
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	60fb      	str	r3, [r7, #12]
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	687a      	ldr	r2, [r7, #4]
 80072fa:	429a      	cmp	r2, r3
 80072fc:	d8f7      	bhi.n	80072ee <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	68ba      	ldr	r2, [r7, #8]
 8007308:	4413      	add	r3, r2
 800730a:	687a      	ldr	r2, [r7, #4]
 800730c:	429a      	cmp	r2, r3
 800730e:	d108      	bne.n	8007322 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	685a      	ldr	r2, [r3, #4]
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	441a      	add	r2, r3
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	685b      	ldr	r3, [r3, #4]
 800732a:	68ba      	ldr	r2, [r7, #8]
 800732c:	441a      	add	r2, r3
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	429a      	cmp	r2, r3
 8007334:	d118      	bne.n	8007368 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	4b15      	ldr	r3, [pc, #84]	@ (8007390 <prvInsertBlockIntoFreeList+0xb0>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	429a      	cmp	r2, r3
 8007340:	d00d      	beq.n	800735e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	685a      	ldr	r2, [r3, #4]
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	441a      	add	r2, r3
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	601a      	str	r2, [r3, #0]
 800735c:	e008      	b.n	8007370 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800735e:	4b0c      	ldr	r3, [pc, #48]	@ (8007390 <prvInsertBlockIntoFreeList+0xb0>)
 8007360:	681a      	ldr	r2, [r3, #0]
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	601a      	str	r2, [r3, #0]
 8007366:	e003      	b.n	8007370 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681a      	ldr	r2, [r3, #0]
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007370:	68fa      	ldr	r2, [r7, #12]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	429a      	cmp	r2, r3
 8007376:	d002      	beq.n	800737e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	687a      	ldr	r2, [r7, #4]
 800737c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800737e:	bf00      	nop
 8007380:	3714      	adds	r7, #20
 8007382:	46bd      	mov	sp, r7
 8007384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007388:	4770      	bx	lr
 800738a:	bf00      	nop
 800738c:	200042e4 	.word	0x200042e4
 8007390:	200042ec 	.word	0x200042ec

08007394 <__cvt>:
 8007394:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007398:	ec57 6b10 	vmov	r6, r7, d0
 800739c:	2f00      	cmp	r7, #0
 800739e:	460c      	mov	r4, r1
 80073a0:	4619      	mov	r1, r3
 80073a2:	463b      	mov	r3, r7
 80073a4:	bfbb      	ittet	lt
 80073a6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80073aa:	461f      	movlt	r7, r3
 80073ac:	2300      	movge	r3, #0
 80073ae:	232d      	movlt	r3, #45	@ 0x2d
 80073b0:	700b      	strb	r3, [r1, #0]
 80073b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80073b4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80073b8:	4691      	mov	r9, r2
 80073ba:	f023 0820 	bic.w	r8, r3, #32
 80073be:	bfbc      	itt	lt
 80073c0:	4632      	movlt	r2, r6
 80073c2:	4616      	movlt	r6, r2
 80073c4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80073c8:	d005      	beq.n	80073d6 <__cvt+0x42>
 80073ca:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80073ce:	d100      	bne.n	80073d2 <__cvt+0x3e>
 80073d0:	3401      	adds	r4, #1
 80073d2:	2102      	movs	r1, #2
 80073d4:	e000      	b.n	80073d8 <__cvt+0x44>
 80073d6:	2103      	movs	r1, #3
 80073d8:	ab03      	add	r3, sp, #12
 80073da:	9301      	str	r3, [sp, #4]
 80073dc:	ab02      	add	r3, sp, #8
 80073de:	9300      	str	r3, [sp, #0]
 80073e0:	ec47 6b10 	vmov	d0, r6, r7
 80073e4:	4653      	mov	r3, sl
 80073e6:	4622      	mov	r2, r4
 80073e8:	f001 f87e 	bl	80084e8 <_dtoa_r>
 80073ec:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80073f0:	4605      	mov	r5, r0
 80073f2:	d119      	bne.n	8007428 <__cvt+0x94>
 80073f4:	f019 0f01 	tst.w	r9, #1
 80073f8:	d00e      	beq.n	8007418 <__cvt+0x84>
 80073fa:	eb00 0904 	add.w	r9, r0, r4
 80073fe:	2200      	movs	r2, #0
 8007400:	2300      	movs	r3, #0
 8007402:	4630      	mov	r0, r6
 8007404:	4639      	mov	r1, r7
 8007406:	f7f9 fb6f 	bl	8000ae8 <__aeabi_dcmpeq>
 800740a:	b108      	cbz	r0, 8007410 <__cvt+0x7c>
 800740c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007410:	2230      	movs	r2, #48	@ 0x30
 8007412:	9b03      	ldr	r3, [sp, #12]
 8007414:	454b      	cmp	r3, r9
 8007416:	d31e      	bcc.n	8007456 <__cvt+0xc2>
 8007418:	9b03      	ldr	r3, [sp, #12]
 800741a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800741c:	1b5b      	subs	r3, r3, r5
 800741e:	4628      	mov	r0, r5
 8007420:	6013      	str	r3, [r2, #0]
 8007422:	b004      	add	sp, #16
 8007424:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007428:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800742c:	eb00 0904 	add.w	r9, r0, r4
 8007430:	d1e5      	bne.n	80073fe <__cvt+0x6a>
 8007432:	7803      	ldrb	r3, [r0, #0]
 8007434:	2b30      	cmp	r3, #48	@ 0x30
 8007436:	d10a      	bne.n	800744e <__cvt+0xba>
 8007438:	2200      	movs	r2, #0
 800743a:	2300      	movs	r3, #0
 800743c:	4630      	mov	r0, r6
 800743e:	4639      	mov	r1, r7
 8007440:	f7f9 fb52 	bl	8000ae8 <__aeabi_dcmpeq>
 8007444:	b918      	cbnz	r0, 800744e <__cvt+0xba>
 8007446:	f1c4 0401 	rsb	r4, r4, #1
 800744a:	f8ca 4000 	str.w	r4, [sl]
 800744e:	f8da 3000 	ldr.w	r3, [sl]
 8007452:	4499      	add	r9, r3
 8007454:	e7d3      	b.n	80073fe <__cvt+0x6a>
 8007456:	1c59      	adds	r1, r3, #1
 8007458:	9103      	str	r1, [sp, #12]
 800745a:	701a      	strb	r2, [r3, #0]
 800745c:	e7d9      	b.n	8007412 <__cvt+0x7e>

0800745e <__exponent>:
 800745e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007460:	2900      	cmp	r1, #0
 8007462:	bfba      	itte	lt
 8007464:	4249      	neglt	r1, r1
 8007466:	232d      	movlt	r3, #45	@ 0x2d
 8007468:	232b      	movge	r3, #43	@ 0x2b
 800746a:	2909      	cmp	r1, #9
 800746c:	7002      	strb	r2, [r0, #0]
 800746e:	7043      	strb	r3, [r0, #1]
 8007470:	dd29      	ble.n	80074c6 <__exponent+0x68>
 8007472:	f10d 0307 	add.w	r3, sp, #7
 8007476:	461d      	mov	r5, r3
 8007478:	270a      	movs	r7, #10
 800747a:	461a      	mov	r2, r3
 800747c:	fbb1 f6f7 	udiv	r6, r1, r7
 8007480:	fb07 1416 	mls	r4, r7, r6, r1
 8007484:	3430      	adds	r4, #48	@ 0x30
 8007486:	f802 4c01 	strb.w	r4, [r2, #-1]
 800748a:	460c      	mov	r4, r1
 800748c:	2c63      	cmp	r4, #99	@ 0x63
 800748e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007492:	4631      	mov	r1, r6
 8007494:	dcf1      	bgt.n	800747a <__exponent+0x1c>
 8007496:	3130      	adds	r1, #48	@ 0x30
 8007498:	1e94      	subs	r4, r2, #2
 800749a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800749e:	1c41      	adds	r1, r0, #1
 80074a0:	4623      	mov	r3, r4
 80074a2:	42ab      	cmp	r3, r5
 80074a4:	d30a      	bcc.n	80074bc <__exponent+0x5e>
 80074a6:	f10d 0309 	add.w	r3, sp, #9
 80074aa:	1a9b      	subs	r3, r3, r2
 80074ac:	42ac      	cmp	r4, r5
 80074ae:	bf88      	it	hi
 80074b0:	2300      	movhi	r3, #0
 80074b2:	3302      	adds	r3, #2
 80074b4:	4403      	add	r3, r0
 80074b6:	1a18      	subs	r0, r3, r0
 80074b8:	b003      	add	sp, #12
 80074ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074bc:	f813 6b01 	ldrb.w	r6, [r3], #1
 80074c0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80074c4:	e7ed      	b.n	80074a2 <__exponent+0x44>
 80074c6:	2330      	movs	r3, #48	@ 0x30
 80074c8:	3130      	adds	r1, #48	@ 0x30
 80074ca:	7083      	strb	r3, [r0, #2]
 80074cc:	70c1      	strb	r1, [r0, #3]
 80074ce:	1d03      	adds	r3, r0, #4
 80074d0:	e7f1      	b.n	80074b6 <__exponent+0x58>
	...

080074d4 <_printf_float>:
 80074d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074d8:	b08d      	sub	sp, #52	@ 0x34
 80074da:	460c      	mov	r4, r1
 80074dc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80074e0:	4616      	mov	r6, r2
 80074e2:	461f      	mov	r7, r3
 80074e4:	4605      	mov	r5, r0
 80074e6:	f000 fee9 	bl	80082bc <_localeconv_r>
 80074ea:	6803      	ldr	r3, [r0, #0]
 80074ec:	9304      	str	r3, [sp, #16]
 80074ee:	4618      	mov	r0, r3
 80074f0:	f7f8 fece 	bl	8000290 <strlen>
 80074f4:	2300      	movs	r3, #0
 80074f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80074f8:	f8d8 3000 	ldr.w	r3, [r8]
 80074fc:	9005      	str	r0, [sp, #20]
 80074fe:	3307      	adds	r3, #7
 8007500:	f023 0307 	bic.w	r3, r3, #7
 8007504:	f103 0208 	add.w	r2, r3, #8
 8007508:	f894 a018 	ldrb.w	sl, [r4, #24]
 800750c:	f8d4 b000 	ldr.w	fp, [r4]
 8007510:	f8c8 2000 	str.w	r2, [r8]
 8007514:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007518:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800751c:	9307      	str	r3, [sp, #28]
 800751e:	f8cd 8018 	str.w	r8, [sp, #24]
 8007522:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007526:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800752a:	4b9c      	ldr	r3, [pc, #624]	@ (800779c <_printf_float+0x2c8>)
 800752c:	f04f 32ff 	mov.w	r2, #4294967295
 8007530:	f7f9 fb0c 	bl	8000b4c <__aeabi_dcmpun>
 8007534:	bb70      	cbnz	r0, 8007594 <_printf_float+0xc0>
 8007536:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800753a:	4b98      	ldr	r3, [pc, #608]	@ (800779c <_printf_float+0x2c8>)
 800753c:	f04f 32ff 	mov.w	r2, #4294967295
 8007540:	f7f9 fae6 	bl	8000b10 <__aeabi_dcmple>
 8007544:	bb30      	cbnz	r0, 8007594 <_printf_float+0xc0>
 8007546:	2200      	movs	r2, #0
 8007548:	2300      	movs	r3, #0
 800754a:	4640      	mov	r0, r8
 800754c:	4649      	mov	r1, r9
 800754e:	f7f9 fad5 	bl	8000afc <__aeabi_dcmplt>
 8007552:	b110      	cbz	r0, 800755a <_printf_float+0x86>
 8007554:	232d      	movs	r3, #45	@ 0x2d
 8007556:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800755a:	4a91      	ldr	r2, [pc, #580]	@ (80077a0 <_printf_float+0x2cc>)
 800755c:	4b91      	ldr	r3, [pc, #580]	@ (80077a4 <_printf_float+0x2d0>)
 800755e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007562:	bf8c      	ite	hi
 8007564:	4690      	movhi	r8, r2
 8007566:	4698      	movls	r8, r3
 8007568:	2303      	movs	r3, #3
 800756a:	6123      	str	r3, [r4, #16]
 800756c:	f02b 0304 	bic.w	r3, fp, #4
 8007570:	6023      	str	r3, [r4, #0]
 8007572:	f04f 0900 	mov.w	r9, #0
 8007576:	9700      	str	r7, [sp, #0]
 8007578:	4633      	mov	r3, r6
 800757a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800757c:	4621      	mov	r1, r4
 800757e:	4628      	mov	r0, r5
 8007580:	f000 f9d2 	bl	8007928 <_printf_common>
 8007584:	3001      	adds	r0, #1
 8007586:	f040 808d 	bne.w	80076a4 <_printf_float+0x1d0>
 800758a:	f04f 30ff 	mov.w	r0, #4294967295
 800758e:	b00d      	add	sp, #52	@ 0x34
 8007590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007594:	4642      	mov	r2, r8
 8007596:	464b      	mov	r3, r9
 8007598:	4640      	mov	r0, r8
 800759a:	4649      	mov	r1, r9
 800759c:	f7f9 fad6 	bl	8000b4c <__aeabi_dcmpun>
 80075a0:	b140      	cbz	r0, 80075b4 <_printf_float+0xe0>
 80075a2:	464b      	mov	r3, r9
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	bfbc      	itt	lt
 80075a8:	232d      	movlt	r3, #45	@ 0x2d
 80075aa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80075ae:	4a7e      	ldr	r2, [pc, #504]	@ (80077a8 <_printf_float+0x2d4>)
 80075b0:	4b7e      	ldr	r3, [pc, #504]	@ (80077ac <_printf_float+0x2d8>)
 80075b2:	e7d4      	b.n	800755e <_printf_float+0x8a>
 80075b4:	6863      	ldr	r3, [r4, #4]
 80075b6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80075ba:	9206      	str	r2, [sp, #24]
 80075bc:	1c5a      	adds	r2, r3, #1
 80075be:	d13b      	bne.n	8007638 <_printf_float+0x164>
 80075c0:	2306      	movs	r3, #6
 80075c2:	6063      	str	r3, [r4, #4]
 80075c4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80075c8:	2300      	movs	r3, #0
 80075ca:	6022      	str	r2, [r4, #0]
 80075cc:	9303      	str	r3, [sp, #12]
 80075ce:	ab0a      	add	r3, sp, #40	@ 0x28
 80075d0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80075d4:	ab09      	add	r3, sp, #36	@ 0x24
 80075d6:	9300      	str	r3, [sp, #0]
 80075d8:	6861      	ldr	r1, [r4, #4]
 80075da:	ec49 8b10 	vmov	d0, r8, r9
 80075de:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80075e2:	4628      	mov	r0, r5
 80075e4:	f7ff fed6 	bl	8007394 <__cvt>
 80075e8:	9b06      	ldr	r3, [sp, #24]
 80075ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80075ec:	2b47      	cmp	r3, #71	@ 0x47
 80075ee:	4680      	mov	r8, r0
 80075f0:	d129      	bne.n	8007646 <_printf_float+0x172>
 80075f2:	1cc8      	adds	r0, r1, #3
 80075f4:	db02      	blt.n	80075fc <_printf_float+0x128>
 80075f6:	6863      	ldr	r3, [r4, #4]
 80075f8:	4299      	cmp	r1, r3
 80075fa:	dd41      	ble.n	8007680 <_printf_float+0x1ac>
 80075fc:	f1aa 0a02 	sub.w	sl, sl, #2
 8007600:	fa5f fa8a 	uxtb.w	sl, sl
 8007604:	3901      	subs	r1, #1
 8007606:	4652      	mov	r2, sl
 8007608:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800760c:	9109      	str	r1, [sp, #36]	@ 0x24
 800760e:	f7ff ff26 	bl	800745e <__exponent>
 8007612:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007614:	1813      	adds	r3, r2, r0
 8007616:	2a01      	cmp	r2, #1
 8007618:	4681      	mov	r9, r0
 800761a:	6123      	str	r3, [r4, #16]
 800761c:	dc02      	bgt.n	8007624 <_printf_float+0x150>
 800761e:	6822      	ldr	r2, [r4, #0]
 8007620:	07d2      	lsls	r2, r2, #31
 8007622:	d501      	bpl.n	8007628 <_printf_float+0x154>
 8007624:	3301      	adds	r3, #1
 8007626:	6123      	str	r3, [r4, #16]
 8007628:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800762c:	2b00      	cmp	r3, #0
 800762e:	d0a2      	beq.n	8007576 <_printf_float+0xa2>
 8007630:	232d      	movs	r3, #45	@ 0x2d
 8007632:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007636:	e79e      	b.n	8007576 <_printf_float+0xa2>
 8007638:	9a06      	ldr	r2, [sp, #24]
 800763a:	2a47      	cmp	r2, #71	@ 0x47
 800763c:	d1c2      	bne.n	80075c4 <_printf_float+0xf0>
 800763e:	2b00      	cmp	r3, #0
 8007640:	d1c0      	bne.n	80075c4 <_printf_float+0xf0>
 8007642:	2301      	movs	r3, #1
 8007644:	e7bd      	b.n	80075c2 <_printf_float+0xee>
 8007646:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800764a:	d9db      	bls.n	8007604 <_printf_float+0x130>
 800764c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007650:	d118      	bne.n	8007684 <_printf_float+0x1b0>
 8007652:	2900      	cmp	r1, #0
 8007654:	6863      	ldr	r3, [r4, #4]
 8007656:	dd0b      	ble.n	8007670 <_printf_float+0x19c>
 8007658:	6121      	str	r1, [r4, #16]
 800765a:	b913      	cbnz	r3, 8007662 <_printf_float+0x18e>
 800765c:	6822      	ldr	r2, [r4, #0]
 800765e:	07d0      	lsls	r0, r2, #31
 8007660:	d502      	bpl.n	8007668 <_printf_float+0x194>
 8007662:	3301      	adds	r3, #1
 8007664:	440b      	add	r3, r1
 8007666:	6123      	str	r3, [r4, #16]
 8007668:	65a1      	str	r1, [r4, #88]	@ 0x58
 800766a:	f04f 0900 	mov.w	r9, #0
 800766e:	e7db      	b.n	8007628 <_printf_float+0x154>
 8007670:	b913      	cbnz	r3, 8007678 <_printf_float+0x1a4>
 8007672:	6822      	ldr	r2, [r4, #0]
 8007674:	07d2      	lsls	r2, r2, #31
 8007676:	d501      	bpl.n	800767c <_printf_float+0x1a8>
 8007678:	3302      	adds	r3, #2
 800767a:	e7f4      	b.n	8007666 <_printf_float+0x192>
 800767c:	2301      	movs	r3, #1
 800767e:	e7f2      	b.n	8007666 <_printf_float+0x192>
 8007680:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007684:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007686:	4299      	cmp	r1, r3
 8007688:	db05      	blt.n	8007696 <_printf_float+0x1c2>
 800768a:	6823      	ldr	r3, [r4, #0]
 800768c:	6121      	str	r1, [r4, #16]
 800768e:	07d8      	lsls	r0, r3, #31
 8007690:	d5ea      	bpl.n	8007668 <_printf_float+0x194>
 8007692:	1c4b      	adds	r3, r1, #1
 8007694:	e7e7      	b.n	8007666 <_printf_float+0x192>
 8007696:	2900      	cmp	r1, #0
 8007698:	bfd4      	ite	le
 800769a:	f1c1 0202 	rsble	r2, r1, #2
 800769e:	2201      	movgt	r2, #1
 80076a0:	4413      	add	r3, r2
 80076a2:	e7e0      	b.n	8007666 <_printf_float+0x192>
 80076a4:	6823      	ldr	r3, [r4, #0]
 80076a6:	055a      	lsls	r2, r3, #21
 80076a8:	d407      	bmi.n	80076ba <_printf_float+0x1e6>
 80076aa:	6923      	ldr	r3, [r4, #16]
 80076ac:	4642      	mov	r2, r8
 80076ae:	4631      	mov	r1, r6
 80076b0:	4628      	mov	r0, r5
 80076b2:	47b8      	blx	r7
 80076b4:	3001      	adds	r0, #1
 80076b6:	d12b      	bne.n	8007710 <_printf_float+0x23c>
 80076b8:	e767      	b.n	800758a <_printf_float+0xb6>
 80076ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80076be:	f240 80dd 	bls.w	800787c <_printf_float+0x3a8>
 80076c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80076c6:	2200      	movs	r2, #0
 80076c8:	2300      	movs	r3, #0
 80076ca:	f7f9 fa0d 	bl	8000ae8 <__aeabi_dcmpeq>
 80076ce:	2800      	cmp	r0, #0
 80076d0:	d033      	beq.n	800773a <_printf_float+0x266>
 80076d2:	4a37      	ldr	r2, [pc, #220]	@ (80077b0 <_printf_float+0x2dc>)
 80076d4:	2301      	movs	r3, #1
 80076d6:	4631      	mov	r1, r6
 80076d8:	4628      	mov	r0, r5
 80076da:	47b8      	blx	r7
 80076dc:	3001      	adds	r0, #1
 80076de:	f43f af54 	beq.w	800758a <_printf_float+0xb6>
 80076e2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80076e6:	4543      	cmp	r3, r8
 80076e8:	db02      	blt.n	80076f0 <_printf_float+0x21c>
 80076ea:	6823      	ldr	r3, [r4, #0]
 80076ec:	07d8      	lsls	r0, r3, #31
 80076ee:	d50f      	bpl.n	8007710 <_printf_float+0x23c>
 80076f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076f4:	4631      	mov	r1, r6
 80076f6:	4628      	mov	r0, r5
 80076f8:	47b8      	blx	r7
 80076fa:	3001      	adds	r0, #1
 80076fc:	f43f af45 	beq.w	800758a <_printf_float+0xb6>
 8007700:	f04f 0900 	mov.w	r9, #0
 8007704:	f108 38ff 	add.w	r8, r8, #4294967295
 8007708:	f104 0a1a 	add.w	sl, r4, #26
 800770c:	45c8      	cmp	r8, r9
 800770e:	dc09      	bgt.n	8007724 <_printf_float+0x250>
 8007710:	6823      	ldr	r3, [r4, #0]
 8007712:	079b      	lsls	r3, r3, #30
 8007714:	f100 8103 	bmi.w	800791e <_printf_float+0x44a>
 8007718:	68e0      	ldr	r0, [r4, #12]
 800771a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800771c:	4298      	cmp	r0, r3
 800771e:	bfb8      	it	lt
 8007720:	4618      	movlt	r0, r3
 8007722:	e734      	b.n	800758e <_printf_float+0xba>
 8007724:	2301      	movs	r3, #1
 8007726:	4652      	mov	r2, sl
 8007728:	4631      	mov	r1, r6
 800772a:	4628      	mov	r0, r5
 800772c:	47b8      	blx	r7
 800772e:	3001      	adds	r0, #1
 8007730:	f43f af2b 	beq.w	800758a <_printf_float+0xb6>
 8007734:	f109 0901 	add.w	r9, r9, #1
 8007738:	e7e8      	b.n	800770c <_printf_float+0x238>
 800773a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800773c:	2b00      	cmp	r3, #0
 800773e:	dc39      	bgt.n	80077b4 <_printf_float+0x2e0>
 8007740:	4a1b      	ldr	r2, [pc, #108]	@ (80077b0 <_printf_float+0x2dc>)
 8007742:	2301      	movs	r3, #1
 8007744:	4631      	mov	r1, r6
 8007746:	4628      	mov	r0, r5
 8007748:	47b8      	blx	r7
 800774a:	3001      	adds	r0, #1
 800774c:	f43f af1d 	beq.w	800758a <_printf_float+0xb6>
 8007750:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007754:	ea59 0303 	orrs.w	r3, r9, r3
 8007758:	d102      	bne.n	8007760 <_printf_float+0x28c>
 800775a:	6823      	ldr	r3, [r4, #0]
 800775c:	07d9      	lsls	r1, r3, #31
 800775e:	d5d7      	bpl.n	8007710 <_printf_float+0x23c>
 8007760:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007764:	4631      	mov	r1, r6
 8007766:	4628      	mov	r0, r5
 8007768:	47b8      	blx	r7
 800776a:	3001      	adds	r0, #1
 800776c:	f43f af0d 	beq.w	800758a <_printf_float+0xb6>
 8007770:	f04f 0a00 	mov.w	sl, #0
 8007774:	f104 0b1a 	add.w	fp, r4, #26
 8007778:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800777a:	425b      	negs	r3, r3
 800777c:	4553      	cmp	r3, sl
 800777e:	dc01      	bgt.n	8007784 <_printf_float+0x2b0>
 8007780:	464b      	mov	r3, r9
 8007782:	e793      	b.n	80076ac <_printf_float+0x1d8>
 8007784:	2301      	movs	r3, #1
 8007786:	465a      	mov	r2, fp
 8007788:	4631      	mov	r1, r6
 800778a:	4628      	mov	r0, r5
 800778c:	47b8      	blx	r7
 800778e:	3001      	adds	r0, #1
 8007790:	f43f aefb 	beq.w	800758a <_printf_float+0xb6>
 8007794:	f10a 0a01 	add.w	sl, sl, #1
 8007798:	e7ee      	b.n	8007778 <_printf_float+0x2a4>
 800779a:	bf00      	nop
 800779c:	7fefffff 	.word	0x7fefffff
 80077a0:	0800bd38 	.word	0x0800bd38
 80077a4:	0800bd34 	.word	0x0800bd34
 80077a8:	0800bd40 	.word	0x0800bd40
 80077ac:	0800bd3c 	.word	0x0800bd3c
 80077b0:	0800bd44 	.word	0x0800bd44
 80077b4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80077b6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80077ba:	4553      	cmp	r3, sl
 80077bc:	bfa8      	it	ge
 80077be:	4653      	movge	r3, sl
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	4699      	mov	r9, r3
 80077c4:	dc36      	bgt.n	8007834 <_printf_float+0x360>
 80077c6:	f04f 0b00 	mov.w	fp, #0
 80077ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80077ce:	f104 021a 	add.w	r2, r4, #26
 80077d2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80077d4:	9306      	str	r3, [sp, #24]
 80077d6:	eba3 0309 	sub.w	r3, r3, r9
 80077da:	455b      	cmp	r3, fp
 80077dc:	dc31      	bgt.n	8007842 <_printf_float+0x36e>
 80077de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077e0:	459a      	cmp	sl, r3
 80077e2:	dc3a      	bgt.n	800785a <_printf_float+0x386>
 80077e4:	6823      	ldr	r3, [r4, #0]
 80077e6:	07da      	lsls	r2, r3, #31
 80077e8:	d437      	bmi.n	800785a <_printf_float+0x386>
 80077ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077ec:	ebaa 0903 	sub.w	r9, sl, r3
 80077f0:	9b06      	ldr	r3, [sp, #24]
 80077f2:	ebaa 0303 	sub.w	r3, sl, r3
 80077f6:	4599      	cmp	r9, r3
 80077f8:	bfa8      	it	ge
 80077fa:	4699      	movge	r9, r3
 80077fc:	f1b9 0f00 	cmp.w	r9, #0
 8007800:	dc33      	bgt.n	800786a <_printf_float+0x396>
 8007802:	f04f 0800 	mov.w	r8, #0
 8007806:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800780a:	f104 0b1a 	add.w	fp, r4, #26
 800780e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007810:	ebaa 0303 	sub.w	r3, sl, r3
 8007814:	eba3 0309 	sub.w	r3, r3, r9
 8007818:	4543      	cmp	r3, r8
 800781a:	f77f af79 	ble.w	8007710 <_printf_float+0x23c>
 800781e:	2301      	movs	r3, #1
 8007820:	465a      	mov	r2, fp
 8007822:	4631      	mov	r1, r6
 8007824:	4628      	mov	r0, r5
 8007826:	47b8      	blx	r7
 8007828:	3001      	adds	r0, #1
 800782a:	f43f aeae 	beq.w	800758a <_printf_float+0xb6>
 800782e:	f108 0801 	add.w	r8, r8, #1
 8007832:	e7ec      	b.n	800780e <_printf_float+0x33a>
 8007834:	4642      	mov	r2, r8
 8007836:	4631      	mov	r1, r6
 8007838:	4628      	mov	r0, r5
 800783a:	47b8      	blx	r7
 800783c:	3001      	adds	r0, #1
 800783e:	d1c2      	bne.n	80077c6 <_printf_float+0x2f2>
 8007840:	e6a3      	b.n	800758a <_printf_float+0xb6>
 8007842:	2301      	movs	r3, #1
 8007844:	4631      	mov	r1, r6
 8007846:	4628      	mov	r0, r5
 8007848:	9206      	str	r2, [sp, #24]
 800784a:	47b8      	blx	r7
 800784c:	3001      	adds	r0, #1
 800784e:	f43f ae9c 	beq.w	800758a <_printf_float+0xb6>
 8007852:	9a06      	ldr	r2, [sp, #24]
 8007854:	f10b 0b01 	add.w	fp, fp, #1
 8007858:	e7bb      	b.n	80077d2 <_printf_float+0x2fe>
 800785a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800785e:	4631      	mov	r1, r6
 8007860:	4628      	mov	r0, r5
 8007862:	47b8      	blx	r7
 8007864:	3001      	adds	r0, #1
 8007866:	d1c0      	bne.n	80077ea <_printf_float+0x316>
 8007868:	e68f      	b.n	800758a <_printf_float+0xb6>
 800786a:	9a06      	ldr	r2, [sp, #24]
 800786c:	464b      	mov	r3, r9
 800786e:	4442      	add	r2, r8
 8007870:	4631      	mov	r1, r6
 8007872:	4628      	mov	r0, r5
 8007874:	47b8      	blx	r7
 8007876:	3001      	adds	r0, #1
 8007878:	d1c3      	bne.n	8007802 <_printf_float+0x32e>
 800787a:	e686      	b.n	800758a <_printf_float+0xb6>
 800787c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007880:	f1ba 0f01 	cmp.w	sl, #1
 8007884:	dc01      	bgt.n	800788a <_printf_float+0x3b6>
 8007886:	07db      	lsls	r3, r3, #31
 8007888:	d536      	bpl.n	80078f8 <_printf_float+0x424>
 800788a:	2301      	movs	r3, #1
 800788c:	4642      	mov	r2, r8
 800788e:	4631      	mov	r1, r6
 8007890:	4628      	mov	r0, r5
 8007892:	47b8      	blx	r7
 8007894:	3001      	adds	r0, #1
 8007896:	f43f ae78 	beq.w	800758a <_printf_float+0xb6>
 800789a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800789e:	4631      	mov	r1, r6
 80078a0:	4628      	mov	r0, r5
 80078a2:	47b8      	blx	r7
 80078a4:	3001      	adds	r0, #1
 80078a6:	f43f ae70 	beq.w	800758a <_printf_float+0xb6>
 80078aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80078ae:	2200      	movs	r2, #0
 80078b0:	2300      	movs	r3, #0
 80078b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80078b6:	f7f9 f917 	bl	8000ae8 <__aeabi_dcmpeq>
 80078ba:	b9c0      	cbnz	r0, 80078ee <_printf_float+0x41a>
 80078bc:	4653      	mov	r3, sl
 80078be:	f108 0201 	add.w	r2, r8, #1
 80078c2:	4631      	mov	r1, r6
 80078c4:	4628      	mov	r0, r5
 80078c6:	47b8      	blx	r7
 80078c8:	3001      	adds	r0, #1
 80078ca:	d10c      	bne.n	80078e6 <_printf_float+0x412>
 80078cc:	e65d      	b.n	800758a <_printf_float+0xb6>
 80078ce:	2301      	movs	r3, #1
 80078d0:	465a      	mov	r2, fp
 80078d2:	4631      	mov	r1, r6
 80078d4:	4628      	mov	r0, r5
 80078d6:	47b8      	blx	r7
 80078d8:	3001      	adds	r0, #1
 80078da:	f43f ae56 	beq.w	800758a <_printf_float+0xb6>
 80078de:	f108 0801 	add.w	r8, r8, #1
 80078e2:	45d0      	cmp	r8, sl
 80078e4:	dbf3      	blt.n	80078ce <_printf_float+0x3fa>
 80078e6:	464b      	mov	r3, r9
 80078e8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80078ec:	e6df      	b.n	80076ae <_printf_float+0x1da>
 80078ee:	f04f 0800 	mov.w	r8, #0
 80078f2:	f104 0b1a 	add.w	fp, r4, #26
 80078f6:	e7f4      	b.n	80078e2 <_printf_float+0x40e>
 80078f8:	2301      	movs	r3, #1
 80078fa:	4642      	mov	r2, r8
 80078fc:	e7e1      	b.n	80078c2 <_printf_float+0x3ee>
 80078fe:	2301      	movs	r3, #1
 8007900:	464a      	mov	r2, r9
 8007902:	4631      	mov	r1, r6
 8007904:	4628      	mov	r0, r5
 8007906:	47b8      	blx	r7
 8007908:	3001      	adds	r0, #1
 800790a:	f43f ae3e 	beq.w	800758a <_printf_float+0xb6>
 800790e:	f108 0801 	add.w	r8, r8, #1
 8007912:	68e3      	ldr	r3, [r4, #12]
 8007914:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007916:	1a5b      	subs	r3, r3, r1
 8007918:	4543      	cmp	r3, r8
 800791a:	dcf0      	bgt.n	80078fe <_printf_float+0x42a>
 800791c:	e6fc      	b.n	8007718 <_printf_float+0x244>
 800791e:	f04f 0800 	mov.w	r8, #0
 8007922:	f104 0919 	add.w	r9, r4, #25
 8007926:	e7f4      	b.n	8007912 <_printf_float+0x43e>

08007928 <_printf_common>:
 8007928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800792c:	4616      	mov	r6, r2
 800792e:	4698      	mov	r8, r3
 8007930:	688a      	ldr	r2, [r1, #8]
 8007932:	690b      	ldr	r3, [r1, #16]
 8007934:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007938:	4293      	cmp	r3, r2
 800793a:	bfb8      	it	lt
 800793c:	4613      	movlt	r3, r2
 800793e:	6033      	str	r3, [r6, #0]
 8007940:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007944:	4607      	mov	r7, r0
 8007946:	460c      	mov	r4, r1
 8007948:	b10a      	cbz	r2, 800794e <_printf_common+0x26>
 800794a:	3301      	adds	r3, #1
 800794c:	6033      	str	r3, [r6, #0]
 800794e:	6823      	ldr	r3, [r4, #0]
 8007950:	0699      	lsls	r1, r3, #26
 8007952:	bf42      	ittt	mi
 8007954:	6833      	ldrmi	r3, [r6, #0]
 8007956:	3302      	addmi	r3, #2
 8007958:	6033      	strmi	r3, [r6, #0]
 800795a:	6825      	ldr	r5, [r4, #0]
 800795c:	f015 0506 	ands.w	r5, r5, #6
 8007960:	d106      	bne.n	8007970 <_printf_common+0x48>
 8007962:	f104 0a19 	add.w	sl, r4, #25
 8007966:	68e3      	ldr	r3, [r4, #12]
 8007968:	6832      	ldr	r2, [r6, #0]
 800796a:	1a9b      	subs	r3, r3, r2
 800796c:	42ab      	cmp	r3, r5
 800796e:	dc26      	bgt.n	80079be <_printf_common+0x96>
 8007970:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007974:	6822      	ldr	r2, [r4, #0]
 8007976:	3b00      	subs	r3, #0
 8007978:	bf18      	it	ne
 800797a:	2301      	movne	r3, #1
 800797c:	0692      	lsls	r2, r2, #26
 800797e:	d42b      	bmi.n	80079d8 <_printf_common+0xb0>
 8007980:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007984:	4641      	mov	r1, r8
 8007986:	4638      	mov	r0, r7
 8007988:	47c8      	blx	r9
 800798a:	3001      	adds	r0, #1
 800798c:	d01e      	beq.n	80079cc <_printf_common+0xa4>
 800798e:	6823      	ldr	r3, [r4, #0]
 8007990:	6922      	ldr	r2, [r4, #16]
 8007992:	f003 0306 	and.w	r3, r3, #6
 8007996:	2b04      	cmp	r3, #4
 8007998:	bf02      	ittt	eq
 800799a:	68e5      	ldreq	r5, [r4, #12]
 800799c:	6833      	ldreq	r3, [r6, #0]
 800799e:	1aed      	subeq	r5, r5, r3
 80079a0:	68a3      	ldr	r3, [r4, #8]
 80079a2:	bf0c      	ite	eq
 80079a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80079a8:	2500      	movne	r5, #0
 80079aa:	4293      	cmp	r3, r2
 80079ac:	bfc4      	itt	gt
 80079ae:	1a9b      	subgt	r3, r3, r2
 80079b0:	18ed      	addgt	r5, r5, r3
 80079b2:	2600      	movs	r6, #0
 80079b4:	341a      	adds	r4, #26
 80079b6:	42b5      	cmp	r5, r6
 80079b8:	d11a      	bne.n	80079f0 <_printf_common+0xc8>
 80079ba:	2000      	movs	r0, #0
 80079bc:	e008      	b.n	80079d0 <_printf_common+0xa8>
 80079be:	2301      	movs	r3, #1
 80079c0:	4652      	mov	r2, sl
 80079c2:	4641      	mov	r1, r8
 80079c4:	4638      	mov	r0, r7
 80079c6:	47c8      	blx	r9
 80079c8:	3001      	adds	r0, #1
 80079ca:	d103      	bne.n	80079d4 <_printf_common+0xac>
 80079cc:	f04f 30ff 	mov.w	r0, #4294967295
 80079d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079d4:	3501      	adds	r5, #1
 80079d6:	e7c6      	b.n	8007966 <_printf_common+0x3e>
 80079d8:	18e1      	adds	r1, r4, r3
 80079da:	1c5a      	adds	r2, r3, #1
 80079dc:	2030      	movs	r0, #48	@ 0x30
 80079de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80079e2:	4422      	add	r2, r4
 80079e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80079e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80079ec:	3302      	adds	r3, #2
 80079ee:	e7c7      	b.n	8007980 <_printf_common+0x58>
 80079f0:	2301      	movs	r3, #1
 80079f2:	4622      	mov	r2, r4
 80079f4:	4641      	mov	r1, r8
 80079f6:	4638      	mov	r0, r7
 80079f8:	47c8      	blx	r9
 80079fa:	3001      	adds	r0, #1
 80079fc:	d0e6      	beq.n	80079cc <_printf_common+0xa4>
 80079fe:	3601      	adds	r6, #1
 8007a00:	e7d9      	b.n	80079b6 <_printf_common+0x8e>
	...

08007a04 <_printf_i>:
 8007a04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a08:	7e0f      	ldrb	r7, [r1, #24]
 8007a0a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007a0c:	2f78      	cmp	r7, #120	@ 0x78
 8007a0e:	4691      	mov	r9, r2
 8007a10:	4680      	mov	r8, r0
 8007a12:	460c      	mov	r4, r1
 8007a14:	469a      	mov	sl, r3
 8007a16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007a1a:	d807      	bhi.n	8007a2c <_printf_i+0x28>
 8007a1c:	2f62      	cmp	r7, #98	@ 0x62
 8007a1e:	d80a      	bhi.n	8007a36 <_printf_i+0x32>
 8007a20:	2f00      	cmp	r7, #0
 8007a22:	f000 80d1 	beq.w	8007bc8 <_printf_i+0x1c4>
 8007a26:	2f58      	cmp	r7, #88	@ 0x58
 8007a28:	f000 80b8 	beq.w	8007b9c <_printf_i+0x198>
 8007a2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007a34:	e03a      	b.n	8007aac <_printf_i+0xa8>
 8007a36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007a3a:	2b15      	cmp	r3, #21
 8007a3c:	d8f6      	bhi.n	8007a2c <_printf_i+0x28>
 8007a3e:	a101      	add	r1, pc, #4	@ (adr r1, 8007a44 <_printf_i+0x40>)
 8007a40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a44:	08007a9d 	.word	0x08007a9d
 8007a48:	08007ab1 	.word	0x08007ab1
 8007a4c:	08007a2d 	.word	0x08007a2d
 8007a50:	08007a2d 	.word	0x08007a2d
 8007a54:	08007a2d 	.word	0x08007a2d
 8007a58:	08007a2d 	.word	0x08007a2d
 8007a5c:	08007ab1 	.word	0x08007ab1
 8007a60:	08007a2d 	.word	0x08007a2d
 8007a64:	08007a2d 	.word	0x08007a2d
 8007a68:	08007a2d 	.word	0x08007a2d
 8007a6c:	08007a2d 	.word	0x08007a2d
 8007a70:	08007baf 	.word	0x08007baf
 8007a74:	08007adb 	.word	0x08007adb
 8007a78:	08007b69 	.word	0x08007b69
 8007a7c:	08007a2d 	.word	0x08007a2d
 8007a80:	08007a2d 	.word	0x08007a2d
 8007a84:	08007bd1 	.word	0x08007bd1
 8007a88:	08007a2d 	.word	0x08007a2d
 8007a8c:	08007adb 	.word	0x08007adb
 8007a90:	08007a2d 	.word	0x08007a2d
 8007a94:	08007a2d 	.word	0x08007a2d
 8007a98:	08007b71 	.word	0x08007b71
 8007a9c:	6833      	ldr	r3, [r6, #0]
 8007a9e:	1d1a      	adds	r2, r3, #4
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	6032      	str	r2, [r6, #0]
 8007aa4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007aa8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007aac:	2301      	movs	r3, #1
 8007aae:	e09c      	b.n	8007bea <_printf_i+0x1e6>
 8007ab0:	6833      	ldr	r3, [r6, #0]
 8007ab2:	6820      	ldr	r0, [r4, #0]
 8007ab4:	1d19      	adds	r1, r3, #4
 8007ab6:	6031      	str	r1, [r6, #0]
 8007ab8:	0606      	lsls	r6, r0, #24
 8007aba:	d501      	bpl.n	8007ac0 <_printf_i+0xbc>
 8007abc:	681d      	ldr	r5, [r3, #0]
 8007abe:	e003      	b.n	8007ac8 <_printf_i+0xc4>
 8007ac0:	0645      	lsls	r5, r0, #25
 8007ac2:	d5fb      	bpl.n	8007abc <_printf_i+0xb8>
 8007ac4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007ac8:	2d00      	cmp	r5, #0
 8007aca:	da03      	bge.n	8007ad4 <_printf_i+0xd0>
 8007acc:	232d      	movs	r3, #45	@ 0x2d
 8007ace:	426d      	negs	r5, r5
 8007ad0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ad4:	4858      	ldr	r0, [pc, #352]	@ (8007c38 <_printf_i+0x234>)
 8007ad6:	230a      	movs	r3, #10
 8007ad8:	e011      	b.n	8007afe <_printf_i+0xfa>
 8007ada:	6821      	ldr	r1, [r4, #0]
 8007adc:	6833      	ldr	r3, [r6, #0]
 8007ade:	0608      	lsls	r0, r1, #24
 8007ae0:	f853 5b04 	ldr.w	r5, [r3], #4
 8007ae4:	d402      	bmi.n	8007aec <_printf_i+0xe8>
 8007ae6:	0649      	lsls	r1, r1, #25
 8007ae8:	bf48      	it	mi
 8007aea:	b2ad      	uxthmi	r5, r5
 8007aec:	2f6f      	cmp	r7, #111	@ 0x6f
 8007aee:	4852      	ldr	r0, [pc, #328]	@ (8007c38 <_printf_i+0x234>)
 8007af0:	6033      	str	r3, [r6, #0]
 8007af2:	bf14      	ite	ne
 8007af4:	230a      	movne	r3, #10
 8007af6:	2308      	moveq	r3, #8
 8007af8:	2100      	movs	r1, #0
 8007afa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007afe:	6866      	ldr	r6, [r4, #4]
 8007b00:	60a6      	str	r6, [r4, #8]
 8007b02:	2e00      	cmp	r6, #0
 8007b04:	db05      	blt.n	8007b12 <_printf_i+0x10e>
 8007b06:	6821      	ldr	r1, [r4, #0]
 8007b08:	432e      	orrs	r6, r5
 8007b0a:	f021 0104 	bic.w	r1, r1, #4
 8007b0e:	6021      	str	r1, [r4, #0]
 8007b10:	d04b      	beq.n	8007baa <_printf_i+0x1a6>
 8007b12:	4616      	mov	r6, r2
 8007b14:	fbb5 f1f3 	udiv	r1, r5, r3
 8007b18:	fb03 5711 	mls	r7, r3, r1, r5
 8007b1c:	5dc7      	ldrb	r7, [r0, r7]
 8007b1e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007b22:	462f      	mov	r7, r5
 8007b24:	42bb      	cmp	r3, r7
 8007b26:	460d      	mov	r5, r1
 8007b28:	d9f4      	bls.n	8007b14 <_printf_i+0x110>
 8007b2a:	2b08      	cmp	r3, #8
 8007b2c:	d10b      	bne.n	8007b46 <_printf_i+0x142>
 8007b2e:	6823      	ldr	r3, [r4, #0]
 8007b30:	07df      	lsls	r7, r3, #31
 8007b32:	d508      	bpl.n	8007b46 <_printf_i+0x142>
 8007b34:	6923      	ldr	r3, [r4, #16]
 8007b36:	6861      	ldr	r1, [r4, #4]
 8007b38:	4299      	cmp	r1, r3
 8007b3a:	bfde      	ittt	le
 8007b3c:	2330      	movle	r3, #48	@ 0x30
 8007b3e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007b42:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007b46:	1b92      	subs	r2, r2, r6
 8007b48:	6122      	str	r2, [r4, #16]
 8007b4a:	f8cd a000 	str.w	sl, [sp]
 8007b4e:	464b      	mov	r3, r9
 8007b50:	aa03      	add	r2, sp, #12
 8007b52:	4621      	mov	r1, r4
 8007b54:	4640      	mov	r0, r8
 8007b56:	f7ff fee7 	bl	8007928 <_printf_common>
 8007b5a:	3001      	adds	r0, #1
 8007b5c:	d14a      	bne.n	8007bf4 <_printf_i+0x1f0>
 8007b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8007b62:	b004      	add	sp, #16
 8007b64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b68:	6823      	ldr	r3, [r4, #0]
 8007b6a:	f043 0320 	orr.w	r3, r3, #32
 8007b6e:	6023      	str	r3, [r4, #0]
 8007b70:	4832      	ldr	r0, [pc, #200]	@ (8007c3c <_printf_i+0x238>)
 8007b72:	2778      	movs	r7, #120	@ 0x78
 8007b74:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007b78:	6823      	ldr	r3, [r4, #0]
 8007b7a:	6831      	ldr	r1, [r6, #0]
 8007b7c:	061f      	lsls	r7, r3, #24
 8007b7e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b82:	d402      	bmi.n	8007b8a <_printf_i+0x186>
 8007b84:	065f      	lsls	r7, r3, #25
 8007b86:	bf48      	it	mi
 8007b88:	b2ad      	uxthmi	r5, r5
 8007b8a:	6031      	str	r1, [r6, #0]
 8007b8c:	07d9      	lsls	r1, r3, #31
 8007b8e:	bf44      	itt	mi
 8007b90:	f043 0320 	orrmi.w	r3, r3, #32
 8007b94:	6023      	strmi	r3, [r4, #0]
 8007b96:	b11d      	cbz	r5, 8007ba0 <_printf_i+0x19c>
 8007b98:	2310      	movs	r3, #16
 8007b9a:	e7ad      	b.n	8007af8 <_printf_i+0xf4>
 8007b9c:	4826      	ldr	r0, [pc, #152]	@ (8007c38 <_printf_i+0x234>)
 8007b9e:	e7e9      	b.n	8007b74 <_printf_i+0x170>
 8007ba0:	6823      	ldr	r3, [r4, #0]
 8007ba2:	f023 0320 	bic.w	r3, r3, #32
 8007ba6:	6023      	str	r3, [r4, #0]
 8007ba8:	e7f6      	b.n	8007b98 <_printf_i+0x194>
 8007baa:	4616      	mov	r6, r2
 8007bac:	e7bd      	b.n	8007b2a <_printf_i+0x126>
 8007bae:	6833      	ldr	r3, [r6, #0]
 8007bb0:	6825      	ldr	r5, [r4, #0]
 8007bb2:	6961      	ldr	r1, [r4, #20]
 8007bb4:	1d18      	adds	r0, r3, #4
 8007bb6:	6030      	str	r0, [r6, #0]
 8007bb8:	062e      	lsls	r6, r5, #24
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	d501      	bpl.n	8007bc2 <_printf_i+0x1be>
 8007bbe:	6019      	str	r1, [r3, #0]
 8007bc0:	e002      	b.n	8007bc8 <_printf_i+0x1c4>
 8007bc2:	0668      	lsls	r0, r5, #25
 8007bc4:	d5fb      	bpl.n	8007bbe <_printf_i+0x1ba>
 8007bc6:	8019      	strh	r1, [r3, #0]
 8007bc8:	2300      	movs	r3, #0
 8007bca:	6123      	str	r3, [r4, #16]
 8007bcc:	4616      	mov	r6, r2
 8007bce:	e7bc      	b.n	8007b4a <_printf_i+0x146>
 8007bd0:	6833      	ldr	r3, [r6, #0]
 8007bd2:	1d1a      	adds	r2, r3, #4
 8007bd4:	6032      	str	r2, [r6, #0]
 8007bd6:	681e      	ldr	r6, [r3, #0]
 8007bd8:	6862      	ldr	r2, [r4, #4]
 8007bda:	2100      	movs	r1, #0
 8007bdc:	4630      	mov	r0, r6
 8007bde:	f7f8 fb07 	bl	80001f0 <memchr>
 8007be2:	b108      	cbz	r0, 8007be8 <_printf_i+0x1e4>
 8007be4:	1b80      	subs	r0, r0, r6
 8007be6:	6060      	str	r0, [r4, #4]
 8007be8:	6863      	ldr	r3, [r4, #4]
 8007bea:	6123      	str	r3, [r4, #16]
 8007bec:	2300      	movs	r3, #0
 8007bee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bf2:	e7aa      	b.n	8007b4a <_printf_i+0x146>
 8007bf4:	6923      	ldr	r3, [r4, #16]
 8007bf6:	4632      	mov	r2, r6
 8007bf8:	4649      	mov	r1, r9
 8007bfa:	4640      	mov	r0, r8
 8007bfc:	47d0      	blx	sl
 8007bfe:	3001      	adds	r0, #1
 8007c00:	d0ad      	beq.n	8007b5e <_printf_i+0x15a>
 8007c02:	6823      	ldr	r3, [r4, #0]
 8007c04:	079b      	lsls	r3, r3, #30
 8007c06:	d413      	bmi.n	8007c30 <_printf_i+0x22c>
 8007c08:	68e0      	ldr	r0, [r4, #12]
 8007c0a:	9b03      	ldr	r3, [sp, #12]
 8007c0c:	4298      	cmp	r0, r3
 8007c0e:	bfb8      	it	lt
 8007c10:	4618      	movlt	r0, r3
 8007c12:	e7a6      	b.n	8007b62 <_printf_i+0x15e>
 8007c14:	2301      	movs	r3, #1
 8007c16:	4632      	mov	r2, r6
 8007c18:	4649      	mov	r1, r9
 8007c1a:	4640      	mov	r0, r8
 8007c1c:	47d0      	blx	sl
 8007c1e:	3001      	adds	r0, #1
 8007c20:	d09d      	beq.n	8007b5e <_printf_i+0x15a>
 8007c22:	3501      	adds	r5, #1
 8007c24:	68e3      	ldr	r3, [r4, #12]
 8007c26:	9903      	ldr	r1, [sp, #12]
 8007c28:	1a5b      	subs	r3, r3, r1
 8007c2a:	42ab      	cmp	r3, r5
 8007c2c:	dcf2      	bgt.n	8007c14 <_printf_i+0x210>
 8007c2e:	e7eb      	b.n	8007c08 <_printf_i+0x204>
 8007c30:	2500      	movs	r5, #0
 8007c32:	f104 0619 	add.w	r6, r4, #25
 8007c36:	e7f5      	b.n	8007c24 <_printf_i+0x220>
 8007c38:	0800bd46 	.word	0x0800bd46
 8007c3c:	0800bd57 	.word	0x0800bd57

08007c40 <_scanf_float>:
 8007c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c44:	b087      	sub	sp, #28
 8007c46:	4691      	mov	r9, r2
 8007c48:	9303      	str	r3, [sp, #12]
 8007c4a:	688b      	ldr	r3, [r1, #8]
 8007c4c:	1e5a      	subs	r2, r3, #1
 8007c4e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007c52:	bf81      	itttt	hi
 8007c54:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007c58:	eb03 0b05 	addhi.w	fp, r3, r5
 8007c5c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007c60:	608b      	strhi	r3, [r1, #8]
 8007c62:	680b      	ldr	r3, [r1, #0]
 8007c64:	460a      	mov	r2, r1
 8007c66:	f04f 0500 	mov.w	r5, #0
 8007c6a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007c6e:	f842 3b1c 	str.w	r3, [r2], #28
 8007c72:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007c76:	4680      	mov	r8, r0
 8007c78:	460c      	mov	r4, r1
 8007c7a:	bf98      	it	ls
 8007c7c:	f04f 0b00 	movls.w	fp, #0
 8007c80:	9201      	str	r2, [sp, #4]
 8007c82:	4616      	mov	r6, r2
 8007c84:	46aa      	mov	sl, r5
 8007c86:	462f      	mov	r7, r5
 8007c88:	9502      	str	r5, [sp, #8]
 8007c8a:	68a2      	ldr	r2, [r4, #8]
 8007c8c:	b15a      	cbz	r2, 8007ca6 <_scanf_float+0x66>
 8007c8e:	f8d9 3000 	ldr.w	r3, [r9]
 8007c92:	781b      	ldrb	r3, [r3, #0]
 8007c94:	2b4e      	cmp	r3, #78	@ 0x4e
 8007c96:	d863      	bhi.n	8007d60 <_scanf_float+0x120>
 8007c98:	2b40      	cmp	r3, #64	@ 0x40
 8007c9a:	d83b      	bhi.n	8007d14 <_scanf_float+0xd4>
 8007c9c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007ca0:	b2c8      	uxtb	r0, r1
 8007ca2:	280e      	cmp	r0, #14
 8007ca4:	d939      	bls.n	8007d1a <_scanf_float+0xda>
 8007ca6:	b11f      	cbz	r7, 8007cb0 <_scanf_float+0x70>
 8007ca8:	6823      	ldr	r3, [r4, #0]
 8007caa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007cae:	6023      	str	r3, [r4, #0]
 8007cb0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007cb4:	f1ba 0f01 	cmp.w	sl, #1
 8007cb8:	f200 8114 	bhi.w	8007ee4 <_scanf_float+0x2a4>
 8007cbc:	9b01      	ldr	r3, [sp, #4]
 8007cbe:	429e      	cmp	r6, r3
 8007cc0:	f200 8105 	bhi.w	8007ece <_scanf_float+0x28e>
 8007cc4:	2001      	movs	r0, #1
 8007cc6:	b007      	add	sp, #28
 8007cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ccc:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007cd0:	2a0d      	cmp	r2, #13
 8007cd2:	d8e8      	bhi.n	8007ca6 <_scanf_float+0x66>
 8007cd4:	a101      	add	r1, pc, #4	@ (adr r1, 8007cdc <_scanf_float+0x9c>)
 8007cd6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007cda:	bf00      	nop
 8007cdc:	08007e25 	.word	0x08007e25
 8007ce0:	08007ca7 	.word	0x08007ca7
 8007ce4:	08007ca7 	.word	0x08007ca7
 8007ce8:	08007ca7 	.word	0x08007ca7
 8007cec:	08007e81 	.word	0x08007e81
 8007cf0:	08007e5b 	.word	0x08007e5b
 8007cf4:	08007ca7 	.word	0x08007ca7
 8007cf8:	08007ca7 	.word	0x08007ca7
 8007cfc:	08007e33 	.word	0x08007e33
 8007d00:	08007ca7 	.word	0x08007ca7
 8007d04:	08007ca7 	.word	0x08007ca7
 8007d08:	08007ca7 	.word	0x08007ca7
 8007d0c:	08007ca7 	.word	0x08007ca7
 8007d10:	08007def 	.word	0x08007def
 8007d14:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007d18:	e7da      	b.n	8007cd0 <_scanf_float+0x90>
 8007d1a:	290e      	cmp	r1, #14
 8007d1c:	d8c3      	bhi.n	8007ca6 <_scanf_float+0x66>
 8007d1e:	a001      	add	r0, pc, #4	@ (adr r0, 8007d24 <_scanf_float+0xe4>)
 8007d20:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007d24:	08007ddf 	.word	0x08007ddf
 8007d28:	08007ca7 	.word	0x08007ca7
 8007d2c:	08007ddf 	.word	0x08007ddf
 8007d30:	08007e6f 	.word	0x08007e6f
 8007d34:	08007ca7 	.word	0x08007ca7
 8007d38:	08007d81 	.word	0x08007d81
 8007d3c:	08007dc5 	.word	0x08007dc5
 8007d40:	08007dc5 	.word	0x08007dc5
 8007d44:	08007dc5 	.word	0x08007dc5
 8007d48:	08007dc5 	.word	0x08007dc5
 8007d4c:	08007dc5 	.word	0x08007dc5
 8007d50:	08007dc5 	.word	0x08007dc5
 8007d54:	08007dc5 	.word	0x08007dc5
 8007d58:	08007dc5 	.word	0x08007dc5
 8007d5c:	08007dc5 	.word	0x08007dc5
 8007d60:	2b6e      	cmp	r3, #110	@ 0x6e
 8007d62:	d809      	bhi.n	8007d78 <_scanf_float+0x138>
 8007d64:	2b60      	cmp	r3, #96	@ 0x60
 8007d66:	d8b1      	bhi.n	8007ccc <_scanf_float+0x8c>
 8007d68:	2b54      	cmp	r3, #84	@ 0x54
 8007d6a:	d07b      	beq.n	8007e64 <_scanf_float+0x224>
 8007d6c:	2b59      	cmp	r3, #89	@ 0x59
 8007d6e:	d19a      	bne.n	8007ca6 <_scanf_float+0x66>
 8007d70:	2d07      	cmp	r5, #7
 8007d72:	d198      	bne.n	8007ca6 <_scanf_float+0x66>
 8007d74:	2508      	movs	r5, #8
 8007d76:	e02f      	b.n	8007dd8 <_scanf_float+0x198>
 8007d78:	2b74      	cmp	r3, #116	@ 0x74
 8007d7a:	d073      	beq.n	8007e64 <_scanf_float+0x224>
 8007d7c:	2b79      	cmp	r3, #121	@ 0x79
 8007d7e:	e7f6      	b.n	8007d6e <_scanf_float+0x12e>
 8007d80:	6821      	ldr	r1, [r4, #0]
 8007d82:	05c8      	lsls	r0, r1, #23
 8007d84:	d51e      	bpl.n	8007dc4 <_scanf_float+0x184>
 8007d86:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007d8a:	6021      	str	r1, [r4, #0]
 8007d8c:	3701      	adds	r7, #1
 8007d8e:	f1bb 0f00 	cmp.w	fp, #0
 8007d92:	d003      	beq.n	8007d9c <_scanf_float+0x15c>
 8007d94:	3201      	adds	r2, #1
 8007d96:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007d9a:	60a2      	str	r2, [r4, #8]
 8007d9c:	68a3      	ldr	r3, [r4, #8]
 8007d9e:	3b01      	subs	r3, #1
 8007da0:	60a3      	str	r3, [r4, #8]
 8007da2:	6923      	ldr	r3, [r4, #16]
 8007da4:	3301      	adds	r3, #1
 8007da6:	6123      	str	r3, [r4, #16]
 8007da8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007dac:	3b01      	subs	r3, #1
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	f8c9 3004 	str.w	r3, [r9, #4]
 8007db4:	f340 8082 	ble.w	8007ebc <_scanf_float+0x27c>
 8007db8:	f8d9 3000 	ldr.w	r3, [r9]
 8007dbc:	3301      	adds	r3, #1
 8007dbe:	f8c9 3000 	str.w	r3, [r9]
 8007dc2:	e762      	b.n	8007c8a <_scanf_float+0x4a>
 8007dc4:	eb1a 0105 	adds.w	r1, sl, r5
 8007dc8:	f47f af6d 	bne.w	8007ca6 <_scanf_float+0x66>
 8007dcc:	6822      	ldr	r2, [r4, #0]
 8007dce:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007dd2:	6022      	str	r2, [r4, #0]
 8007dd4:	460d      	mov	r5, r1
 8007dd6:	468a      	mov	sl, r1
 8007dd8:	f806 3b01 	strb.w	r3, [r6], #1
 8007ddc:	e7de      	b.n	8007d9c <_scanf_float+0x15c>
 8007dde:	6822      	ldr	r2, [r4, #0]
 8007de0:	0610      	lsls	r0, r2, #24
 8007de2:	f57f af60 	bpl.w	8007ca6 <_scanf_float+0x66>
 8007de6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007dea:	6022      	str	r2, [r4, #0]
 8007dec:	e7f4      	b.n	8007dd8 <_scanf_float+0x198>
 8007dee:	f1ba 0f00 	cmp.w	sl, #0
 8007df2:	d10c      	bne.n	8007e0e <_scanf_float+0x1ce>
 8007df4:	b977      	cbnz	r7, 8007e14 <_scanf_float+0x1d4>
 8007df6:	6822      	ldr	r2, [r4, #0]
 8007df8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007dfc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007e00:	d108      	bne.n	8007e14 <_scanf_float+0x1d4>
 8007e02:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007e06:	6022      	str	r2, [r4, #0]
 8007e08:	f04f 0a01 	mov.w	sl, #1
 8007e0c:	e7e4      	b.n	8007dd8 <_scanf_float+0x198>
 8007e0e:	f1ba 0f02 	cmp.w	sl, #2
 8007e12:	d050      	beq.n	8007eb6 <_scanf_float+0x276>
 8007e14:	2d01      	cmp	r5, #1
 8007e16:	d002      	beq.n	8007e1e <_scanf_float+0x1de>
 8007e18:	2d04      	cmp	r5, #4
 8007e1a:	f47f af44 	bne.w	8007ca6 <_scanf_float+0x66>
 8007e1e:	3501      	adds	r5, #1
 8007e20:	b2ed      	uxtb	r5, r5
 8007e22:	e7d9      	b.n	8007dd8 <_scanf_float+0x198>
 8007e24:	f1ba 0f01 	cmp.w	sl, #1
 8007e28:	f47f af3d 	bne.w	8007ca6 <_scanf_float+0x66>
 8007e2c:	f04f 0a02 	mov.w	sl, #2
 8007e30:	e7d2      	b.n	8007dd8 <_scanf_float+0x198>
 8007e32:	b975      	cbnz	r5, 8007e52 <_scanf_float+0x212>
 8007e34:	2f00      	cmp	r7, #0
 8007e36:	f47f af37 	bne.w	8007ca8 <_scanf_float+0x68>
 8007e3a:	6822      	ldr	r2, [r4, #0]
 8007e3c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007e40:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007e44:	f040 8103 	bne.w	800804e <_scanf_float+0x40e>
 8007e48:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007e4c:	6022      	str	r2, [r4, #0]
 8007e4e:	2501      	movs	r5, #1
 8007e50:	e7c2      	b.n	8007dd8 <_scanf_float+0x198>
 8007e52:	2d03      	cmp	r5, #3
 8007e54:	d0e3      	beq.n	8007e1e <_scanf_float+0x1de>
 8007e56:	2d05      	cmp	r5, #5
 8007e58:	e7df      	b.n	8007e1a <_scanf_float+0x1da>
 8007e5a:	2d02      	cmp	r5, #2
 8007e5c:	f47f af23 	bne.w	8007ca6 <_scanf_float+0x66>
 8007e60:	2503      	movs	r5, #3
 8007e62:	e7b9      	b.n	8007dd8 <_scanf_float+0x198>
 8007e64:	2d06      	cmp	r5, #6
 8007e66:	f47f af1e 	bne.w	8007ca6 <_scanf_float+0x66>
 8007e6a:	2507      	movs	r5, #7
 8007e6c:	e7b4      	b.n	8007dd8 <_scanf_float+0x198>
 8007e6e:	6822      	ldr	r2, [r4, #0]
 8007e70:	0591      	lsls	r1, r2, #22
 8007e72:	f57f af18 	bpl.w	8007ca6 <_scanf_float+0x66>
 8007e76:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007e7a:	6022      	str	r2, [r4, #0]
 8007e7c:	9702      	str	r7, [sp, #8]
 8007e7e:	e7ab      	b.n	8007dd8 <_scanf_float+0x198>
 8007e80:	6822      	ldr	r2, [r4, #0]
 8007e82:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007e86:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007e8a:	d005      	beq.n	8007e98 <_scanf_float+0x258>
 8007e8c:	0550      	lsls	r0, r2, #21
 8007e8e:	f57f af0a 	bpl.w	8007ca6 <_scanf_float+0x66>
 8007e92:	2f00      	cmp	r7, #0
 8007e94:	f000 80db 	beq.w	800804e <_scanf_float+0x40e>
 8007e98:	0591      	lsls	r1, r2, #22
 8007e9a:	bf58      	it	pl
 8007e9c:	9902      	ldrpl	r1, [sp, #8]
 8007e9e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007ea2:	bf58      	it	pl
 8007ea4:	1a79      	subpl	r1, r7, r1
 8007ea6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007eaa:	bf58      	it	pl
 8007eac:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007eb0:	6022      	str	r2, [r4, #0]
 8007eb2:	2700      	movs	r7, #0
 8007eb4:	e790      	b.n	8007dd8 <_scanf_float+0x198>
 8007eb6:	f04f 0a03 	mov.w	sl, #3
 8007eba:	e78d      	b.n	8007dd8 <_scanf_float+0x198>
 8007ebc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007ec0:	4649      	mov	r1, r9
 8007ec2:	4640      	mov	r0, r8
 8007ec4:	4798      	blx	r3
 8007ec6:	2800      	cmp	r0, #0
 8007ec8:	f43f aedf 	beq.w	8007c8a <_scanf_float+0x4a>
 8007ecc:	e6eb      	b.n	8007ca6 <_scanf_float+0x66>
 8007ece:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007ed2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007ed6:	464a      	mov	r2, r9
 8007ed8:	4640      	mov	r0, r8
 8007eda:	4798      	blx	r3
 8007edc:	6923      	ldr	r3, [r4, #16]
 8007ede:	3b01      	subs	r3, #1
 8007ee0:	6123      	str	r3, [r4, #16]
 8007ee2:	e6eb      	b.n	8007cbc <_scanf_float+0x7c>
 8007ee4:	1e6b      	subs	r3, r5, #1
 8007ee6:	2b06      	cmp	r3, #6
 8007ee8:	d824      	bhi.n	8007f34 <_scanf_float+0x2f4>
 8007eea:	2d02      	cmp	r5, #2
 8007eec:	d836      	bhi.n	8007f5c <_scanf_float+0x31c>
 8007eee:	9b01      	ldr	r3, [sp, #4]
 8007ef0:	429e      	cmp	r6, r3
 8007ef2:	f67f aee7 	bls.w	8007cc4 <_scanf_float+0x84>
 8007ef6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007efa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007efe:	464a      	mov	r2, r9
 8007f00:	4640      	mov	r0, r8
 8007f02:	4798      	blx	r3
 8007f04:	6923      	ldr	r3, [r4, #16]
 8007f06:	3b01      	subs	r3, #1
 8007f08:	6123      	str	r3, [r4, #16]
 8007f0a:	e7f0      	b.n	8007eee <_scanf_float+0x2ae>
 8007f0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007f10:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007f14:	464a      	mov	r2, r9
 8007f16:	4640      	mov	r0, r8
 8007f18:	4798      	blx	r3
 8007f1a:	6923      	ldr	r3, [r4, #16]
 8007f1c:	3b01      	subs	r3, #1
 8007f1e:	6123      	str	r3, [r4, #16]
 8007f20:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007f24:	fa5f fa8a 	uxtb.w	sl, sl
 8007f28:	f1ba 0f02 	cmp.w	sl, #2
 8007f2c:	d1ee      	bne.n	8007f0c <_scanf_float+0x2cc>
 8007f2e:	3d03      	subs	r5, #3
 8007f30:	b2ed      	uxtb	r5, r5
 8007f32:	1b76      	subs	r6, r6, r5
 8007f34:	6823      	ldr	r3, [r4, #0]
 8007f36:	05da      	lsls	r2, r3, #23
 8007f38:	d530      	bpl.n	8007f9c <_scanf_float+0x35c>
 8007f3a:	055b      	lsls	r3, r3, #21
 8007f3c:	d511      	bpl.n	8007f62 <_scanf_float+0x322>
 8007f3e:	9b01      	ldr	r3, [sp, #4]
 8007f40:	429e      	cmp	r6, r3
 8007f42:	f67f aebf 	bls.w	8007cc4 <_scanf_float+0x84>
 8007f46:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007f4a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007f4e:	464a      	mov	r2, r9
 8007f50:	4640      	mov	r0, r8
 8007f52:	4798      	blx	r3
 8007f54:	6923      	ldr	r3, [r4, #16]
 8007f56:	3b01      	subs	r3, #1
 8007f58:	6123      	str	r3, [r4, #16]
 8007f5a:	e7f0      	b.n	8007f3e <_scanf_float+0x2fe>
 8007f5c:	46aa      	mov	sl, r5
 8007f5e:	46b3      	mov	fp, r6
 8007f60:	e7de      	b.n	8007f20 <_scanf_float+0x2e0>
 8007f62:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007f66:	6923      	ldr	r3, [r4, #16]
 8007f68:	2965      	cmp	r1, #101	@ 0x65
 8007f6a:	f103 33ff 	add.w	r3, r3, #4294967295
 8007f6e:	f106 35ff 	add.w	r5, r6, #4294967295
 8007f72:	6123      	str	r3, [r4, #16]
 8007f74:	d00c      	beq.n	8007f90 <_scanf_float+0x350>
 8007f76:	2945      	cmp	r1, #69	@ 0x45
 8007f78:	d00a      	beq.n	8007f90 <_scanf_float+0x350>
 8007f7a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007f7e:	464a      	mov	r2, r9
 8007f80:	4640      	mov	r0, r8
 8007f82:	4798      	blx	r3
 8007f84:	6923      	ldr	r3, [r4, #16]
 8007f86:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007f8a:	3b01      	subs	r3, #1
 8007f8c:	1eb5      	subs	r5, r6, #2
 8007f8e:	6123      	str	r3, [r4, #16]
 8007f90:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007f94:	464a      	mov	r2, r9
 8007f96:	4640      	mov	r0, r8
 8007f98:	4798      	blx	r3
 8007f9a:	462e      	mov	r6, r5
 8007f9c:	6822      	ldr	r2, [r4, #0]
 8007f9e:	f012 0210 	ands.w	r2, r2, #16
 8007fa2:	d001      	beq.n	8007fa8 <_scanf_float+0x368>
 8007fa4:	2000      	movs	r0, #0
 8007fa6:	e68e      	b.n	8007cc6 <_scanf_float+0x86>
 8007fa8:	7032      	strb	r2, [r6, #0]
 8007faa:	6823      	ldr	r3, [r4, #0]
 8007fac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007fb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007fb4:	d125      	bne.n	8008002 <_scanf_float+0x3c2>
 8007fb6:	9b02      	ldr	r3, [sp, #8]
 8007fb8:	429f      	cmp	r7, r3
 8007fba:	d00a      	beq.n	8007fd2 <_scanf_float+0x392>
 8007fbc:	1bda      	subs	r2, r3, r7
 8007fbe:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007fc2:	429e      	cmp	r6, r3
 8007fc4:	bf28      	it	cs
 8007fc6:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007fca:	4922      	ldr	r1, [pc, #136]	@ (8008054 <_scanf_float+0x414>)
 8007fcc:	4630      	mov	r0, r6
 8007fce:	f000 f907 	bl	80081e0 <siprintf>
 8007fd2:	9901      	ldr	r1, [sp, #4]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	4640      	mov	r0, r8
 8007fd8:	f002 fc02 	bl	800a7e0 <_strtod_r>
 8007fdc:	9b03      	ldr	r3, [sp, #12]
 8007fde:	6821      	ldr	r1, [r4, #0]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f011 0f02 	tst.w	r1, #2
 8007fe6:	ec57 6b10 	vmov	r6, r7, d0
 8007fea:	f103 0204 	add.w	r2, r3, #4
 8007fee:	d015      	beq.n	800801c <_scanf_float+0x3dc>
 8007ff0:	9903      	ldr	r1, [sp, #12]
 8007ff2:	600a      	str	r2, [r1, #0]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	e9c3 6700 	strd	r6, r7, [r3]
 8007ffa:	68e3      	ldr	r3, [r4, #12]
 8007ffc:	3301      	adds	r3, #1
 8007ffe:	60e3      	str	r3, [r4, #12]
 8008000:	e7d0      	b.n	8007fa4 <_scanf_float+0x364>
 8008002:	9b04      	ldr	r3, [sp, #16]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d0e4      	beq.n	8007fd2 <_scanf_float+0x392>
 8008008:	9905      	ldr	r1, [sp, #20]
 800800a:	230a      	movs	r3, #10
 800800c:	3101      	adds	r1, #1
 800800e:	4640      	mov	r0, r8
 8008010:	f002 fc66 	bl	800a8e0 <_strtol_r>
 8008014:	9b04      	ldr	r3, [sp, #16]
 8008016:	9e05      	ldr	r6, [sp, #20]
 8008018:	1ac2      	subs	r2, r0, r3
 800801a:	e7d0      	b.n	8007fbe <_scanf_float+0x37e>
 800801c:	f011 0f04 	tst.w	r1, #4
 8008020:	9903      	ldr	r1, [sp, #12]
 8008022:	600a      	str	r2, [r1, #0]
 8008024:	d1e6      	bne.n	8007ff4 <_scanf_float+0x3b4>
 8008026:	681d      	ldr	r5, [r3, #0]
 8008028:	4632      	mov	r2, r6
 800802a:	463b      	mov	r3, r7
 800802c:	4630      	mov	r0, r6
 800802e:	4639      	mov	r1, r7
 8008030:	f7f8 fd8c 	bl	8000b4c <__aeabi_dcmpun>
 8008034:	b128      	cbz	r0, 8008042 <_scanf_float+0x402>
 8008036:	4808      	ldr	r0, [pc, #32]	@ (8008058 <_scanf_float+0x418>)
 8008038:	f000 f9c6 	bl	80083c8 <nanf>
 800803c:	ed85 0a00 	vstr	s0, [r5]
 8008040:	e7db      	b.n	8007ffa <_scanf_float+0x3ba>
 8008042:	4630      	mov	r0, r6
 8008044:	4639      	mov	r1, r7
 8008046:	f7f8 fddf 	bl	8000c08 <__aeabi_d2f>
 800804a:	6028      	str	r0, [r5, #0]
 800804c:	e7d5      	b.n	8007ffa <_scanf_float+0x3ba>
 800804e:	2700      	movs	r7, #0
 8008050:	e62e      	b.n	8007cb0 <_scanf_float+0x70>
 8008052:	bf00      	nop
 8008054:	0800bd68 	.word	0x0800bd68
 8008058:	0800bea9 	.word	0x0800bea9

0800805c <std>:
 800805c:	2300      	movs	r3, #0
 800805e:	b510      	push	{r4, lr}
 8008060:	4604      	mov	r4, r0
 8008062:	e9c0 3300 	strd	r3, r3, [r0]
 8008066:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800806a:	6083      	str	r3, [r0, #8]
 800806c:	8181      	strh	r1, [r0, #12]
 800806e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008070:	81c2      	strh	r2, [r0, #14]
 8008072:	6183      	str	r3, [r0, #24]
 8008074:	4619      	mov	r1, r3
 8008076:	2208      	movs	r2, #8
 8008078:	305c      	adds	r0, #92	@ 0x5c
 800807a:	f000 f916 	bl	80082aa <memset>
 800807e:	4b0d      	ldr	r3, [pc, #52]	@ (80080b4 <std+0x58>)
 8008080:	6263      	str	r3, [r4, #36]	@ 0x24
 8008082:	4b0d      	ldr	r3, [pc, #52]	@ (80080b8 <std+0x5c>)
 8008084:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008086:	4b0d      	ldr	r3, [pc, #52]	@ (80080bc <std+0x60>)
 8008088:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800808a:	4b0d      	ldr	r3, [pc, #52]	@ (80080c0 <std+0x64>)
 800808c:	6323      	str	r3, [r4, #48]	@ 0x30
 800808e:	4b0d      	ldr	r3, [pc, #52]	@ (80080c4 <std+0x68>)
 8008090:	6224      	str	r4, [r4, #32]
 8008092:	429c      	cmp	r4, r3
 8008094:	d006      	beq.n	80080a4 <std+0x48>
 8008096:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800809a:	4294      	cmp	r4, r2
 800809c:	d002      	beq.n	80080a4 <std+0x48>
 800809e:	33d0      	adds	r3, #208	@ 0xd0
 80080a0:	429c      	cmp	r4, r3
 80080a2:	d105      	bne.n	80080b0 <std+0x54>
 80080a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80080a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080ac:	f000 b97a 	b.w	80083a4 <__retarget_lock_init_recursive>
 80080b0:	bd10      	pop	{r4, pc}
 80080b2:	bf00      	nop
 80080b4:	08008225 	.word	0x08008225
 80080b8:	08008247 	.word	0x08008247
 80080bc:	0800827f 	.word	0x0800827f
 80080c0:	080082a3 	.word	0x080082a3
 80080c4:	20004304 	.word	0x20004304

080080c8 <stdio_exit_handler>:
 80080c8:	4a02      	ldr	r2, [pc, #8]	@ (80080d4 <stdio_exit_handler+0xc>)
 80080ca:	4903      	ldr	r1, [pc, #12]	@ (80080d8 <stdio_exit_handler+0x10>)
 80080cc:	4803      	ldr	r0, [pc, #12]	@ (80080dc <stdio_exit_handler+0x14>)
 80080ce:	f000 b869 	b.w	80081a4 <_fwalk_sglue>
 80080d2:	bf00      	nop
 80080d4:	20000014 	.word	0x20000014
 80080d8:	0800ac9d 	.word	0x0800ac9d
 80080dc:	20000024 	.word	0x20000024

080080e0 <cleanup_stdio>:
 80080e0:	6841      	ldr	r1, [r0, #4]
 80080e2:	4b0c      	ldr	r3, [pc, #48]	@ (8008114 <cleanup_stdio+0x34>)
 80080e4:	4299      	cmp	r1, r3
 80080e6:	b510      	push	{r4, lr}
 80080e8:	4604      	mov	r4, r0
 80080ea:	d001      	beq.n	80080f0 <cleanup_stdio+0x10>
 80080ec:	f002 fdd6 	bl	800ac9c <_fflush_r>
 80080f0:	68a1      	ldr	r1, [r4, #8]
 80080f2:	4b09      	ldr	r3, [pc, #36]	@ (8008118 <cleanup_stdio+0x38>)
 80080f4:	4299      	cmp	r1, r3
 80080f6:	d002      	beq.n	80080fe <cleanup_stdio+0x1e>
 80080f8:	4620      	mov	r0, r4
 80080fa:	f002 fdcf 	bl	800ac9c <_fflush_r>
 80080fe:	68e1      	ldr	r1, [r4, #12]
 8008100:	4b06      	ldr	r3, [pc, #24]	@ (800811c <cleanup_stdio+0x3c>)
 8008102:	4299      	cmp	r1, r3
 8008104:	d004      	beq.n	8008110 <cleanup_stdio+0x30>
 8008106:	4620      	mov	r0, r4
 8008108:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800810c:	f002 bdc6 	b.w	800ac9c <_fflush_r>
 8008110:	bd10      	pop	{r4, pc}
 8008112:	bf00      	nop
 8008114:	20004304 	.word	0x20004304
 8008118:	2000436c 	.word	0x2000436c
 800811c:	200043d4 	.word	0x200043d4

08008120 <global_stdio_init.part.0>:
 8008120:	b510      	push	{r4, lr}
 8008122:	4b0b      	ldr	r3, [pc, #44]	@ (8008150 <global_stdio_init.part.0+0x30>)
 8008124:	4c0b      	ldr	r4, [pc, #44]	@ (8008154 <global_stdio_init.part.0+0x34>)
 8008126:	4a0c      	ldr	r2, [pc, #48]	@ (8008158 <global_stdio_init.part.0+0x38>)
 8008128:	601a      	str	r2, [r3, #0]
 800812a:	4620      	mov	r0, r4
 800812c:	2200      	movs	r2, #0
 800812e:	2104      	movs	r1, #4
 8008130:	f7ff ff94 	bl	800805c <std>
 8008134:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008138:	2201      	movs	r2, #1
 800813a:	2109      	movs	r1, #9
 800813c:	f7ff ff8e 	bl	800805c <std>
 8008140:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008144:	2202      	movs	r2, #2
 8008146:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800814a:	2112      	movs	r1, #18
 800814c:	f7ff bf86 	b.w	800805c <std>
 8008150:	2000443c 	.word	0x2000443c
 8008154:	20004304 	.word	0x20004304
 8008158:	080080c9 	.word	0x080080c9

0800815c <__sfp_lock_acquire>:
 800815c:	4801      	ldr	r0, [pc, #4]	@ (8008164 <__sfp_lock_acquire+0x8>)
 800815e:	f000 b922 	b.w	80083a6 <__retarget_lock_acquire_recursive>
 8008162:	bf00      	nop
 8008164:	20004445 	.word	0x20004445

08008168 <__sfp_lock_release>:
 8008168:	4801      	ldr	r0, [pc, #4]	@ (8008170 <__sfp_lock_release+0x8>)
 800816a:	f000 b91d 	b.w	80083a8 <__retarget_lock_release_recursive>
 800816e:	bf00      	nop
 8008170:	20004445 	.word	0x20004445

08008174 <__sinit>:
 8008174:	b510      	push	{r4, lr}
 8008176:	4604      	mov	r4, r0
 8008178:	f7ff fff0 	bl	800815c <__sfp_lock_acquire>
 800817c:	6a23      	ldr	r3, [r4, #32]
 800817e:	b11b      	cbz	r3, 8008188 <__sinit+0x14>
 8008180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008184:	f7ff bff0 	b.w	8008168 <__sfp_lock_release>
 8008188:	4b04      	ldr	r3, [pc, #16]	@ (800819c <__sinit+0x28>)
 800818a:	6223      	str	r3, [r4, #32]
 800818c:	4b04      	ldr	r3, [pc, #16]	@ (80081a0 <__sinit+0x2c>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d1f5      	bne.n	8008180 <__sinit+0xc>
 8008194:	f7ff ffc4 	bl	8008120 <global_stdio_init.part.0>
 8008198:	e7f2      	b.n	8008180 <__sinit+0xc>
 800819a:	bf00      	nop
 800819c:	080080e1 	.word	0x080080e1
 80081a0:	2000443c 	.word	0x2000443c

080081a4 <_fwalk_sglue>:
 80081a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081a8:	4607      	mov	r7, r0
 80081aa:	4688      	mov	r8, r1
 80081ac:	4614      	mov	r4, r2
 80081ae:	2600      	movs	r6, #0
 80081b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80081b4:	f1b9 0901 	subs.w	r9, r9, #1
 80081b8:	d505      	bpl.n	80081c6 <_fwalk_sglue+0x22>
 80081ba:	6824      	ldr	r4, [r4, #0]
 80081bc:	2c00      	cmp	r4, #0
 80081be:	d1f7      	bne.n	80081b0 <_fwalk_sglue+0xc>
 80081c0:	4630      	mov	r0, r6
 80081c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081c6:	89ab      	ldrh	r3, [r5, #12]
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d907      	bls.n	80081dc <_fwalk_sglue+0x38>
 80081cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80081d0:	3301      	adds	r3, #1
 80081d2:	d003      	beq.n	80081dc <_fwalk_sglue+0x38>
 80081d4:	4629      	mov	r1, r5
 80081d6:	4638      	mov	r0, r7
 80081d8:	47c0      	blx	r8
 80081da:	4306      	orrs	r6, r0
 80081dc:	3568      	adds	r5, #104	@ 0x68
 80081de:	e7e9      	b.n	80081b4 <_fwalk_sglue+0x10>

080081e0 <siprintf>:
 80081e0:	b40e      	push	{r1, r2, r3}
 80081e2:	b510      	push	{r4, lr}
 80081e4:	b09d      	sub	sp, #116	@ 0x74
 80081e6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80081e8:	9002      	str	r0, [sp, #8]
 80081ea:	9006      	str	r0, [sp, #24]
 80081ec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80081f0:	480a      	ldr	r0, [pc, #40]	@ (800821c <siprintf+0x3c>)
 80081f2:	9107      	str	r1, [sp, #28]
 80081f4:	9104      	str	r1, [sp, #16]
 80081f6:	490a      	ldr	r1, [pc, #40]	@ (8008220 <siprintf+0x40>)
 80081f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80081fc:	9105      	str	r1, [sp, #20]
 80081fe:	2400      	movs	r4, #0
 8008200:	a902      	add	r1, sp, #8
 8008202:	6800      	ldr	r0, [r0, #0]
 8008204:	9301      	str	r3, [sp, #4]
 8008206:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008208:	f002 fbc8 	bl	800a99c <_svfiprintf_r>
 800820c:	9b02      	ldr	r3, [sp, #8]
 800820e:	701c      	strb	r4, [r3, #0]
 8008210:	b01d      	add	sp, #116	@ 0x74
 8008212:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008216:	b003      	add	sp, #12
 8008218:	4770      	bx	lr
 800821a:	bf00      	nop
 800821c:	20000020 	.word	0x20000020
 8008220:	ffff0208 	.word	0xffff0208

08008224 <__sread>:
 8008224:	b510      	push	{r4, lr}
 8008226:	460c      	mov	r4, r1
 8008228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800822c:	f000 f86c 	bl	8008308 <_read_r>
 8008230:	2800      	cmp	r0, #0
 8008232:	bfab      	itete	ge
 8008234:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008236:	89a3      	ldrhlt	r3, [r4, #12]
 8008238:	181b      	addge	r3, r3, r0
 800823a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800823e:	bfac      	ite	ge
 8008240:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008242:	81a3      	strhlt	r3, [r4, #12]
 8008244:	bd10      	pop	{r4, pc}

08008246 <__swrite>:
 8008246:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800824a:	461f      	mov	r7, r3
 800824c:	898b      	ldrh	r3, [r1, #12]
 800824e:	05db      	lsls	r3, r3, #23
 8008250:	4605      	mov	r5, r0
 8008252:	460c      	mov	r4, r1
 8008254:	4616      	mov	r6, r2
 8008256:	d505      	bpl.n	8008264 <__swrite+0x1e>
 8008258:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800825c:	2302      	movs	r3, #2
 800825e:	2200      	movs	r2, #0
 8008260:	f000 f840 	bl	80082e4 <_lseek_r>
 8008264:	89a3      	ldrh	r3, [r4, #12]
 8008266:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800826a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800826e:	81a3      	strh	r3, [r4, #12]
 8008270:	4632      	mov	r2, r6
 8008272:	463b      	mov	r3, r7
 8008274:	4628      	mov	r0, r5
 8008276:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800827a:	f000 b857 	b.w	800832c <_write_r>

0800827e <__sseek>:
 800827e:	b510      	push	{r4, lr}
 8008280:	460c      	mov	r4, r1
 8008282:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008286:	f000 f82d 	bl	80082e4 <_lseek_r>
 800828a:	1c43      	adds	r3, r0, #1
 800828c:	89a3      	ldrh	r3, [r4, #12]
 800828e:	bf15      	itete	ne
 8008290:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008292:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008296:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800829a:	81a3      	strheq	r3, [r4, #12]
 800829c:	bf18      	it	ne
 800829e:	81a3      	strhne	r3, [r4, #12]
 80082a0:	bd10      	pop	{r4, pc}

080082a2 <__sclose>:
 80082a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082a6:	f000 b80d 	b.w	80082c4 <_close_r>

080082aa <memset>:
 80082aa:	4402      	add	r2, r0
 80082ac:	4603      	mov	r3, r0
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d100      	bne.n	80082b4 <memset+0xa>
 80082b2:	4770      	bx	lr
 80082b4:	f803 1b01 	strb.w	r1, [r3], #1
 80082b8:	e7f9      	b.n	80082ae <memset+0x4>
	...

080082bc <_localeconv_r>:
 80082bc:	4800      	ldr	r0, [pc, #0]	@ (80082c0 <_localeconv_r+0x4>)
 80082be:	4770      	bx	lr
 80082c0:	20000160 	.word	0x20000160

080082c4 <_close_r>:
 80082c4:	b538      	push	{r3, r4, r5, lr}
 80082c6:	4d06      	ldr	r5, [pc, #24]	@ (80082e0 <_close_r+0x1c>)
 80082c8:	2300      	movs	r3, #0
 80082ca:	4604      	mov	r4, r0
 80082cc:	4608      	mov	r0, r1
 80082ce:	602b      	str	r3, [r5, #0]
 80082d0:	f7f9 ffc0 	bl	8002254 <_close>
 80082d4:	1c43      	adds	r3, r0, #1
 80082d6:	d102      	bne.n	80082de <_close_r+0x1a>
 80082d8:	682b      	ldr	r3, [r5, #0]
 80082da:	b103      	cbz	r3, 80082de <_close_r+0x1a>
 80082dc:	6023      	str	r3, [r4, #0]
 80082de:	bd38      	pop	{r3, r4, r5, pc}
 80082e0:	20004440 	.word	0x20004440

080082e4 <_lseek_r>:
 80082e4:	b538      	push	{r3, r4, r5, lr}
 80082e6:	4d07      	ldr	r5, [pc, #28]	@ (8008304 <_lseek_r+0x20>)
 80082e8:	4604      	mov	r4, r0
 80082ea:	4608      	mov	r0, r1
 80082ec:	4611      	mov	r1, r2
 80082ee:	2200      	movs	r2, #0
 80082f0:	602a      	str	r2, [r5, #0]
 80082f2:	461a      	mov	r2, r3
 80082f4:	f7f9 ffd5 	bl	80022a2 <_lseek>
 80082f8:	1c43      	adds	r3, r0, #1
 80082fa:	d102      	bne.n	8008302 <_lseek_r+0x1e>
 80082fc:	682b      	ldr	r3, [r5, #0]
 80082fe:	b103      	cbz	r3, 8008302 <_lseek_r+0x1e>
 8008300:	6023      	str	r3, [r4, #0]
 8008302:	bd38      	pop	{r3, r4, r5, pc}
 8008304:	20004440 	.word	0x20004440

08008308 <_read_r>:
 8008308:	b538      	push	{r3, r4, r5, lr}
 800830a:	4d07      	ldr	r5, [pc, #28]	@ (8008328 <_read_r+0x20>)
 800830c:	4604      	mov	r4, r0
 800830e:	4608      	mov	r0, r1
 8008310:	4611      	mov	r1, r2
 8008312:	2200      	movs	r2, #0
 8008314:	602a      	str	r2, [r5, #0]
 8008316:	461a      	mov	r2, r3
 8008318:	f7f9 ff63 	bl	80021e2 <_read>
 800831c:	1c43      	adds	r3, r0, #1
 800831e:	d102      	bne.n	8008326 <_read_r+0x1e>
 8008320:	682b      	ldr	r3, [r5, #0]
 8008322:	b103      	cbz	r3, 8008326 <_read_r+0x1e>
 8008324:	6023      	str	r3, [r4, #0]
 8008326:	bd38      	pop	{r3, r4, r5, pc}
 8008328:	20004440 	.word	0x20004440

0800832c <_write_r>:
 800832c:	b538      	push	{r3, r4, r5, lr}
 800832e:	4d07      	ldr	r5, [pc, #28]	@ (800834c <_write_r+0x20>)
 8008330:	4604      	mov	r4, r0
 8008332:	4608      	mov	r0, r1
 8008334:	4611      	mov	r1, r2
 8008336:	2200      	movs	r2, #0
 8008338:	602a      	str	r2, [r5, #0]
 800833a:	461a      	mov	r2, r3
 800833c:	f7f9 ff6e 	bl	800221c <_write>
 8008340:	1c43      	adds	r3, r0, #1
 8008342:	d102      	bne.n	800834a <_write_r+0x1e>
 8008344:	682b      	ldr	r3, [r5, #0]
 8008346:	b103      	cbz	r3, 800834a <_write_r+0x1e>
 8008348:	6023      	str	r3, [r4, #0]
 800834a:	bd38      	pop	{r3, r4, r5, pc}
 800834c:	20004440 	.word	0x20004440

08008350 <__errno>:
 8008350:	4b01      	ldr	r3, [pc, #4]	@ (8008358 <__errno+0x8>)
 8008352:	6818      	ldr	r0, [r3, #0]
 8008354:	4770      	bx	lr
 8008356:	bf00      	nop
 8008358:	20000020 	.word	0x20000020

0800835c <__libc_init_array>:
 800835c:	b570      	push	{r4, r5, r6, lr}
 800835e:	4d0d      	ldr	r5, [pc, #52]	@ (8008394 <__libc_init_array+0x38>)
 8008360:	4c0d      	ldr	r4, [pc, #52]	@ (8008398 <__libc_init_array+0x3c>)
 8008362:	1b64      	subs	r4, r4, r5
 8008364:	10a4      	asrs	r4, r4, #2
 8008366:	2600      	movs	r6, #0
 8008368:	42a6      	cmp	r6, r4
 800836a:	d109      	bne.n	8008380 <__libc_init_array+0x24>
 800836c:	4d0b      	ldr	r5, [pc, #44]	@ (800839c <__libc_init_array+0x40>)
 800836e:	4c0c      	ldr	r4, [pc, #48]	@ (80083a0 <__libc_init_array+0x44>)
 8008370:	f003 fb78 	bl	800ba64 <_init>
 8008374:	1b64      	subs	r4, r4, r5
 8008376:	10a4      	asrs	r4, r4, #2
 8008378:	2600      	movs	r6, #0
 800837a:	42a6      	cmp	r6, r4
 800837c:	d105      	bne.n	800838a <__libc_init_array+0x2e>
 800837e:	bd70      	pop	{r4, r5, r6, pc}
 8008380:	f855 3b04 	ldr.w	r3, [r5], #4
 8008384:	4798      	blx	r3
 8008386:	3601      	adds	r6, #1
 8008388:	e7ee      	b.n	8008368 <__libc_init_array+0xc>
 800838a:	f855 3b04 	ldr.w	r3, [r5], #4
 800838e:	4798      	blx	r3
 8008390:	3601      	adds	r6, #1
 8008392:	e7f2      	b.n	800837a <__libc_init_array+0x1e>
 8008394:	0800c164 	.word	0x0800c164
 8008398:	0800c164 	.word	0x0800c164
 800839c:	0800c164 	.word	0x0800c164
 80083a0:	0800c168 	.word	0x0800c168

080083a4 <__retarget_lock_init_recursive>:
 80083a4:	4770      	bx	lr

080083a6 <__retarget_lock_acquire_recursive>:
 80083a6:	4770      	bx	lr

080083a8 <__retarget_lock_release_recursive>:
 80083a8:	4770      	bx	lr

080083aa <memcpy>:
 80083aa:	440a      	add	r2, r1
 80083ac:	4291      	cmp	r1, r2
 80083ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80083b2:	d100      	bne.n	80083b6 <memcpy+0xc>
 80083b4:	4770      	bx	lr
 80083b6:	b510      	push	{r4, lr}
 80083b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80083c0:	4291      	cmp	r1, r2
 80083c2:	d1f9      	bne.n	80083b8 <memcpy+0xe>
 80083c4:	bd10      	pop	{r4, pc}
	...

080083c8 <nanf>:
 80083c8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80083d0 <nanf+0x8>
 80083cc:	4770      	bx	lr
 80083ce:	bf00      	nop
 80083d0:	7fc00000 	.word	0x7fc00000

080083d4 <quorem>:
 80083d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083d8:	6903      	ldr	r3, [r0, #16]
 80083da:	690c      	ldr	r4, [r1, #16]
 80083dc:	42a3      	cmp	r3, r4
 80083de:	4607      	mov	r7, r0
 80083e0:	db7e      	blt.n	80084e0 <quorem+0x10c>
 80083e2:	3c01      	subs	r4, #1
 80083e4:	f101 0814 	add.w	r8, r1, #20
 80083e8:	00a3      	lsls	r3, r4, #2
 80083ea:	f100 0514 	add.w	r5, r0, #20
 80083ee:	9300      	str	r3, [sp, #0]
 80083f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80083f4:	9301      	str	r3, [sp, #4]
 80083f6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80083fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80083fe:	3301      	adds	r3, #1
 8008400:	429a      	cmp	r2, r3
 8008402:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008406:	fbb2 f6f3 	udiv	r6, r2, r3
 800840a:	d32e      	bcc.n	800846a <quorem+0x96>
 800840c:	f04f 0a00 	mov.w	sl, #0
 8008410:	46c4      	mov	ip, r8
 8008412:	46ae      	mov	lr, r5
 8008414:	46d3      	mov	fp, sl
 8008416:	f85c 3b04 	ldr.w	r3, [ip], #4
 800841a:	b298      	uxth	r0, r3
 800841c:	fb06 a000 	mla	r0, r6, r0, sl
 8008420:	0c02      	lsrs	r2, r0, #16
 8008422:	0c1b      	lsrs	r3, r3, #16
 8008424:	fb06 2303 	mla	r3, r6, r3, r2
 8008428:	f8de 2000 	ldr.w	r2, [lr]
 800842c:	b280      	uxth	r0, r0
 800842e:	b292      	uxth	r2, r2
 8008430:	1a12      	subs	r2, r2, r0
 8008432:	445a      	add	r2, fp
 8008434:	f8de 0000 	ldr.w	r0, [lr]
 8008438:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800843c:	b29b      	uxth	r3, r3
 800843e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008442:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008446:	b292      	uxth	r2, r2
 8008448:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800844c:	45e1      	cmp	r9, ip
 800844e:	f84e 2b04 	str.w	r2, [lr], #4
 8008452:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008456:	d2de      	bcs.n	8008416 <quorem+0x42>
 8008458:	9b00      	ldr	r3, [sp, #0]
 800845a:	58eb      	ldr	r3, [r5, r3]
 800845c:	b92b      	cbnz	r3, 800846a <quorem+0x96>
 800845e:	9b01      	ldr	r3, [sp, #4]
 8008460:	3b04      	subs	r3, #4
 8008462:	429d      	cmp	r5, r3
 8008464:	461a      	mov	r2, r3
 8008466:	d32f      	bcc.n	80084c8 <quorem+0xf4>
 8008468:	613c      	str	r4, [r7, #16]
 800846a:	4638      	mov	r0, r7
 800846c:	f001 f9c8 	bl	8009800 <__mcmp>
 8008470:	2800      	cmp	r0, #0
 8008472:	db25      	blt.n	80084c0 <quorem+0xec>
 8008474:	4629      	mov	r1, r5
 8008476:	2000      	movs	r0, #0
 8008478:	f858 2b04 	ldr.w	r2, [r8], #4
 800847c:	f8d1 c000 	ldr.w	ip, [r1]
 8008480:	fa1f fe82 	uxth.w	lr, r2
 8008484:	fa1f f38c 	uxth.w	r3, ip
 8008488:	eba3 030e 	sub.w	r3, r3, lr
 800848c:	4403      	add	r3, r0
 800848e:	0c12      	lsrs	r2, r2, #16
 8008490:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008494:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008498:	b29b      	uxth	r3, r3
 800849a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800849e:	45c1      	cmp	r9, r8
 80084a0:	f841 3b04 	str.w	r3, [r1], #4
 80084a4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80084a8:	d2e6      	bcs.n	8008478 <quorem+0xa4>
 80084aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80084ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80084b2:	b922      	cbnz	r2, 80084be <quorem+0xea>
 80084b4:	3b04      	subs	r3, #4
 80084b6:	429d      	cmp	r5, r3
 80084b8:	461a      	mov	r2, r3
 80084ba:	d30b      	bcc.n	80084d4 <quorem+0x100>
 80084bc:	613c      	str	r4, [r7, #16]
 80084be:	3601      	adds	r6, #1
 80084c0:	4630      	mov	r0, r6
 80084c2:	b003      	add	sp, #12
 80084c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084c8:	6812      	ldr	r2, [r2, #0]
 80084ca:	3b04      	subs	r3, #4
 80084cc:	2a00      	cmp	r2, #0
 80084ce:	d1cb      	bne.n	8008468 <quorem+0x94>
 80084d0:	3c01      	subs	r4, #1
 80084d2:	e7c6      	b.n	8008462 <quorem+0x8e>
 80084d4:	6812      	ldr	r2, [r2, #0]
 80084d6:	3b04      	subs	r3, #4
 80084d8:	2a00      	cmp	r2, #0
 80084da:	d1ef      	bne.n	80084bc <quorem+0xe8>
 80084dc:	3c01      	subs	r4, #1
 80084de:	e7ea      	b.n	80084b6 <quorem+0xe2>
 80084e0:	2000      	movs	r0, #0
 80084e2:	e7ee      	b.n	80084c2 <quorem+0xee>
 80084e4:	0000      	movs	r0, r0
	...

080084e8 <_dtoa_r>:
 80084e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084ec:	69c7      	ldr	r7, [r0, #28]
 80084ee:	b097      	sub	sp, #92	@ 0x5c
 80084f0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80084f4:	ec55 4b10 	vmov	r4, r5, d0
 80084f8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80084fa:	9107      	str	r1, [sp, #28]
 80084fc:	4681      	mov	r9, r0
 80084fe:	920c      	str	r2, [sp, #48]	@ 0x30
 8008500:	9311      	str	r3, [sp, #68]	@ 0x44
 8008502:	b97f      	cbnz	r7, 8008524 <_dtoa_r+0x3c>
 8008504:	2010      	movs	r0, #16
 8008506:	f000 fe09 	bl	800911c <malloc>
 800850a:	4602      	mov	r2, r0
 800850c:	f8c9 001c 	str.w	r0, [r9, #28]
 8008510:	b920      	cbnz	r0, 800851c <_dtoa_r+0x34>
 8008512:	4ba9      	ldr	r3, [pc, #676]	@ (80087b8 <_dtoa_r+0x2d0>)
 8008514:	21ef      	movs	r1, #239	@ 0xef
 8008516:	48a9      	ldr	r0, [pc, #676]	@ (80087bc <_dtoa_r+0x2d4>)
 8008518:	f002 fc2e 	bl	800ad78 <__assert_func>
 800851c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008520:	6007      	str	r7, [r0, #0]
 8008522:	60c7      	str	r7, [r0, #12]
 8008524:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008528:	6819      	ldr	r1, [r3, #0]
 800852a:	b159      	cbz	r1, 8008544 <_dtoa_r+0x5c>
 800852c:	685a      	ldr	r2, [r3, #4]
 800852e:	604a      	str	r2, [r1, #4]
 8008530:	2301      	movs	r3, #1
 8008532:	4093      	lsls	r3, r2
 8008534:	608b      	str	r3, [r1, #8]
 8008536:	4648      	mov	r0, r9
 8008538:	f000 fee6 	bl	8009308 <_Bfree>
 800853c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008540:	2200      	movs	r2, #0
 8008542:	601a      	str	r2, [r3, #0]
 8008544:	1e2b      	subs	r3, r5, #0
 8008546:	bfb9      	ittee	lt
 8008548:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800854c:	9305      	strlt	r3, [sp, #20]
 800854e:	2300      	movge	r3, #0
 8008550:	6033      	strge	r3, [r6, #0]
 8008552:	9f05      	ldr	r7, [sp, #20]
 8008554:	4b9a      	ldr	r3, [pc, #616]	@ (80087c0 <_dtoa_r+0x2d8>)
 8008556:	bfbc      	itt	lt
 8008558:	2201      	movlt	r2, #1
 800855a:	6032      	strlt	r2, [r6, #0]
 800855c:	43bb      	bics	r3, r7
 800855e:	d112      	bne.n	8008586 <_dtoa_r+0x9e>
 8008560:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008562:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008566:	6013      	str	r3, [r2, #0]
 8008568:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800856c:	4323      	orrs	r3, r4
 800856e:	f000 855a 	beq.w	8009026 <_dtoa_r+0xb3e>
 8008572:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008574:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80087d4 <_dtoa_r+0x2ec>
 8008578:	2b00      	cmp	r3, #0
 800857a:	f000 855c 	beq.w	8009036 <_dtoa_r+0xb4e>
 800857e:	f10a 0303 	add.w	r3, sl, #3
 8008582:	f000 bd56 	b.w	8009032 <_dtoa_r+0xb4a>
 8008586:	ed9d 7b04 	vldr	d7, [sp, #16]
 800858a:	2200      	movs	r2, #0
 800858c:	ec51 0b17 	vmov	r0, r1, d7
 8008590:	2300      	movs	r3, #0
 8008592:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008596:	f7f8 faa7 	bl	8000ae8 <__aeabi_dcmpeq>
 800859a:	4680      	mov	r8, r0
 800859c:	b158      	cbz	r0, 80085b6 <_dtoa_r+0xce>
 800859e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80085a0:	2301      	movs	r3, #1
 80085a2:	6013      	str	r3, [r2, #0]
 80085a4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80085a6:	b113      	cbz	r3, 80085ae <_dtoa_r+0xc6>
 80085a8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80085aa:	4b86      	ldr	r3, [pc, #536]	@ (80087c4 <_dtoa_r+0x2dc>)
 80085ac:	6013      	str	r3, [r2, #0]
 80085ae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80087d8 <_dtoa_r+0x2f0>
 80085b2:	f000 bd40 	b.w	8009036 <_dtoa_r+0xb4e>
 80085b6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80085ba:	aa14      	add	r2, sp, #80	@ 0x50
 80085bc:	a915      	add	r1, sp, #84	@ 0x54
 80085be:	4648      	mov	r0, r9
 80085c0:	f001 fa3e 	bl	8009a40 <__d2b>
 80085c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80085c8:	9002      	str	r0, [sp, #8]
 80085ca:	2e00      	cmp	r6, #0
 80085cc:	d078      	beq.n	80086c0 <_dtoa_r+0x1d8>
 80085ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80085d0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80085d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80085d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80085dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80085e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80085e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80085e8:	4619      	mov	r1, r3
 80085ea:	2200      	movs	r2, #0
 80085ec:	4b76      	ldr	r3, [pc, #472]	@ (80087c8 <_dtoa_r+0x2e0>)
 80085ee:	f7f7 fe5b 	bl	80002a8 <__aeabi_dsub>
 80085f2:	a36b      	add	r3, pc, #428	@ (adr r3, 80087a0 <_dtoa_r+0x2b8>)
 80085f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f8:	f7f8 f80e 	bl	8000618 <__aeabi_dmul>
 80085fc:	a36a      	add	r3, pc, #424	@ (adr r3, 80087a8 <_dtoa_r+0x2c0>)
 80085fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008602:	f7f7 fe53 	bl	80002ac <__adddf3>
 8008606:	4604      	mov	r4, r0
 8008608:	4630      	mov	r0, r6
 800860a:	460d      	mov	r5, r1
 800860c:	f7f7 ff9a 	bl	8000544 <__aeabi_i2d>
 8008610:	a367      	add	r3, pc, #412	@ (adr r3, 80087b0 <_dtoa_r+0x2c8>)
 8008612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008616:	f7f7 ffff 	bl	8000618 <__aeabi_dmul>
 800861a:	4602      	mov	r2, r0
 800861c:	460b      	mov	r3, r1
 800861e:	4620      	mov	r0, r4
 8008620:	4629      	mov	r1, r5
 8008622:	f7f7 fe43 	bl	80002ac <__adddf3>
 8008626:	4604      	mov	r4, r0
 8008628:	460d      	mov	r5, r1
 800862a:	f7f8 faa5 	bl	8000b78 <__aeabi_d2iz>
 800862e:	2200      	movs	r2, #0
 8008630:	4607      	mov	r7, r0
 8008632:	2300      	movs	r3, #0
 8008634:	4620      	mov	r0, r4
 8008636:	4629      	mov	r1, r5
 8008638:	f7f8 fa60 	bl	8000afc <__aeabi_dcmplt>
 800863c:	b140      	cbz	r0, 8008650 <_dtoa_r+0x168>
 800863e:	4638      	mov	r0, r7
 8008640:	f7f7 ff80 	bl	8000544 <__aeabi_i2d>
 8008644:	4622      	mov	r2, r4
 8008646:	462b      	mov	r3, r5
 8008648:	f7f8 fa4e 	bl	8000ae8 <__aeabi_dcmpeq>
 800864c:	b900      	cbnz	r0, 8008650 <_dtoa_r+0x168>
 800864e:	3f01      	subs	r7, #1
 8008650:	2f16      	cmp	r7, #22
 8008652:	d852      	bhi.n	80086fa <_dtoa_r+0x212>
 8008654:	4b5d      	ldr	r3, [pc, #372]	@ (80087cc <_dtoa_r+0x2e4>)
 8008656:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800865a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800865e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008662:	f7f8 fa4b 	bl	8000afc <__aeabi_dcmplt>
 8008666:	2800      	cmp	r0, #0
 8008668:	d049      	beq.n	80086fe <_dtoa_r+0x216>
 800866a:	3f01      	subs	r7, #1
 800866c:	2300      	movs	r3, #0
 800866e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008670:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008672:	1b9b      	subs	r3, r3, r6
 8008674:	1e5a      	subs	r2, r3, #1
 8008676:	bf45      	ittet	mi
 8008678:	f1c3 0301 	rsbmi	r3, r3, #1
 800867c:	9300      	strmi	r3, [sp, #0]
 800867e:	2300      	movpl	r3, #0
 8008680:	2300      	movmi	r3, #0
 8008682:	9206      	str	r2, [sp, #24]
 8008684:	bf54      	ite	pl
 8008686:	9300      	strpl	r3, [sp, #0]
 8008688:	9306      	strmi	r3, [sp, #24]
 800868a:	2f00      	cmp	r7, #0
 800868c:	db39      	blt.n	8008702 <_dtoa_r+0x21a>
 800868e:	9b06      	ldr	r3, [sp, #24]
 8008690:	970d      	str	r7, [sp, #52]	@ 0x34
 8008692:	443b      	add	r3, r7
 8008694:	9306      	str	r3, [sp, #24]
 8008696:	2300      	movs	r3, #0
 8008698:	9308      	str	r3, [sp, #32]
 800869a:	9b07      	ldr	r3, [sp, #28]
 800869c:	2b09      	cmp	r3, #9
 800869e:	d863      	bhi.n	8008768 <_dtoa_r+0x280>
 80086a0:	2b05      	cmp	r3, #5
 80086a2:	bfc4      	itt	gt
 80086a4:	3b04      	subgt	r3, #4
 80086a6:	9307      	strgt	r3, [sp, #28]
 80086a8:	9b07      	ldr	r3, [sp, #28]
 80086aa:	f1a3 0302 	sub.w	r3, r3, #2
 80086ae:	bfcc      	ite	gt
 80086b0:	2400      	movgt	r4, #0
 80086b2:	2401      	movle	r4, #1
 80086b4:	2b03      	cmp	r3, #3
 80086b6:	d863      	bhi.n	8008780 <_dtoa_r+0x298>
 80086b8:	e8df f003 	tbb	[pc, r3]
 80086bc:	2b375452 	.word	0x2b375452
 80086c0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80086c4:	441e      	add	r6, r3
 80086c6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80086ca:	2b20      	cmp	r3, #32
 80086cc:	bfc1      	itttt	gt
 80086ce:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80086d2:	409f      	lslgt	r7, r3
 80086d4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80086d8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80086dc:	bfd6      	itet	le
 80086de:	f1c3 0320 	rsble	r3, r3, #32
 80086e2:	ea47 0003 	orrgt.w	r0, r7, r3
 80086e6:	fa04 f003 	lslle.w	r0, r4, r3
 80086ea:	f7f7 ff1b 	bl	8000524 <__aeabi_ui2d>
 80086ee:	2201      	movs	r2, #1
 80086f0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80086f4:	3e01      	subs	r6, #1
 80086f6:	9212      	str	r2, [sp, #72]	@ 0x48
 80086f8:	e776      	b.n	80085e8 <_dtoa_r+0x100>
 80086fa:	2301      	movs	r3, #1
 80086fc:	e7b7      	b.n	800866e <_dtoa_r+0x186>
 80086fe:	9010      	str	r0, [sp, #64]	@ 0x40
 8008700:	e7b6      	b.n	8008670 <_dtoa_r+0x188>
 8008702:	9b00      	ldr	r3, [sp, #0]
 8008704:	1bdb      	subs	r3, r3, r7
 8008706:	9300      	str	r3, [sp, #0]
 8008708:	427b      	negs	r3, r7
 800870a:	9308      	str	r3, [sp, #32]
 800870c:	2300      	movs	r3, #0
 800870e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008710:	e7c3      	b.n	800869a <_dtoa_r+0x1b2>
 8008712:	2301      	movs	r3, #1
 8008714:	9309      	str	r3, [sp, #36]	@ 0x24
 8008716:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008718:	eb07 0b03 	add.w	fp, r7, r3
 800871c:	f10b 0301 	add.w	r3, fp, #1
 8008720:	2b01      	cmp	r3, #1
 8008722:	9303      	str	r3, [sp, #12]
 8008724:	bfb8      	it	lt
 8008726:	2301      	movlt	r3, #1
 8008728:	e006      	b.n	8008738 <_dtoa_r+0x250>
 800872a:	2301      	movs	r3, #1
 800872c:	9309      	str	r3, [sp, #36]	@ 0x24
 800872e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008730:	2b00      	cmp	r3, #0
 8008732:	dd28      	ble.n	8008786 <_dtoa_r+0x29e>
 8008734:	469b      	mov	fp, r3
 8008736:	9303      	str	r3, [sp, #12]
 8008738:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800873c:	2100      	movs	r1, #0
 800873e:	2204      	movs	r2, #4
 8008740:	f102 0514 	add.w	r5, r2, #20
 8008744:	429d      	cmp	r5, r3
 8008746:	d926      	bls.n	8008796 <_dtoa_r+0x2ae>
 8008748:	6041      	str	r1, [r0, #4]
 800874a:	4648      	mov	r0, r9
 800874c:	f000 fd9c 	bl	8009288 <_Balloc>
 8008750:	4682      	mov	sl, r0
 8008752:	2800      	cmp	r0, #0
 8008754:	d142      	bne.n	80087dc <_dtoa_r+0x2f4>
 8008756:	4b1e      	ldr	r3, [pc, #120]	@ (80087d0 <_dtoa_r+0x2e8>)
 8008758:	4602      	mov	r2, r0
 800875a:	f240 11af 	movw	r1, #431	@ 0x1af
 800875e:	e6da      	b.n	8008516 <_dtoa_r+0x2e>
 8008760:	2300      	movs	r3, #0
 8008762:	e7e3      	b.n	800872c <_dtoa_r+0x244>
 8008764:	2300      	movs	r3, #0
 8008766:	e7d5      	b.n	8008714 <_dtoa_r+0x22c>
 8008768:	2401      	movs	r4, #1
 800876a:	2300      	movs	r3, #0
 800876c:	9307      	str	r3, [sp, #28]
 800876e:	9409      	str	r4, [sp, #36]	@ 0x24
 8008770:	f04f 3bff 	mov.w	fp, #4294967295
 8008774:	2200      	movs	r2, #0
 8008776:	f8cd b00c 	str.w	fp, [sp, #12]
 800877a:	2312      	movs	r3, #18
 800877c:	920c      	str	r2, [sp, #48]	@ 0x30
 800877e:	e7db      	b.n	8008738 <_dtoa_r+0x250>
 8008780:	2301      	movs	r3, #1
 8008782:	9309      	str	r3, [sp, #36]	@ 0x24
 8008784:	e7f4      	b.n	8008770 <_dtoa_r+0x288>
 8008786:	f04f 0b01 	mov.w	fp, #1
 800878a:	f8cd b00c 	str.w	fp, [sp, #12]
 800878e:	465b      	mov	r3, fp
 8008790:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008794:	e7d0      	b.n	8008738 <_dtoa_r+0x250>
 8008796:	3101      	adds	r1, #1
 8008798:	0052      	lsls	r2, r2, #1
 800879a:	e7d1      	b.n	8008740 <_dtoa_r+0x258>
 800879c:	f3af 8000 	nop.w
 80087a0:	636f4361 	.word	0x636f4361
 80087a4:	3fd287a7 	.word	0x3fd287a7
 80087a8:	8b60c8b3 	.word	0x8b60c8b3
 80087ac:	3fc68a28 	.word	0x3fc68a28
 80087b0:	509f79fb 	.word	0x509f79fb
 80087b4:	3fd34413 	.word	0x3fd34413
 80087b8:	0800bd7a 	.word	0x0800bd7a
 80087bc:	0800bd91 	.word	0x0800bd91
 80087c0:	7ff00000 	.word	0x7ff00000
 80087c4:	0800bd45 	.word	0x0800bd45
 80087c8:	3ff80000 	.word	0x3ff80000
 80087cc:	0800bf40 	.word	0x0800bf40
 80087d0:	0800bde9 	.word	0x0800bde9
 80087d4:	0800bd76 	.word	0x0800bd76
 80087d8:	0800bd44 	.word	0x0800bd44
 80087dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80087e0:	6018      	str	r0, [r3, #0]
 80087e2:	9b03      	ldr	r3, [sp, #12]
 80087e4:	2b0e      	cmp	r3, #14
 80087e6:	f200 80a1 	bhi.w	800892c <_dtoa_r+0x444>
 80087ea:	2c00      	cmp	r4, #0
 80087ec:	f000 809e 	beq.w	800892c <_dtoa_r+0x444>
 80087f0:	2f00      	cmp	r7, #0
 80087f2:	dd33      	ble.n	800885c <_dtoa_r+0x374>
 80087f4:	4b9c      	ldr	r3, [pc, #624]	@ (8008a68 <_dtoa_r+0x580>)
 80087f6:	f007 020f 	and.w	r2, r7, #15
 80087fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80087fe:	ed93 7b00 	vldr	d7, [r3]
 8008802:	05f8      	lsls	r0, r7, #23
 8008804:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008808:	ea4f 1427 	mov.w	r4, r7, asr #4
 800880c:	d516      	bpl.n	800883c <_dtoa_r+0x354>
 800880e:	4b97      	ldr	r3, [pc, #604]	@ (8008a6c <_dtoa_r+0x584>)
 8008810:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008814:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008818:	f7f8 f828 	bl	800086c <__aeabi_ddiv>
 800881c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008820:	f004 040f 	and.w	r4, r4, #15
 8008824:	2603      	movs	r6, #3
 8008826:	4d91      	ldr	r5, [pc, #580]	@ (8008a6c <_dtoa_r+0x584>)
 8008828:	b954      	cbnz	r4, 8008840 <_dtoa_r+0x358>
 800882a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800882e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008832:	f7f8 f81b 	bl	800086c <__aeabi_ddiv>
 8008836:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800883a:	e028      	b.n	800888e <_dtoa_r+0x3a6>
 800883c:	2602      	movs	r6, #2
 800883e:	e7f2      	b.n	8008826 <_dtoa_r+0x33e>
 8008840:	07e1      	lsls	r1, r4, #31
 8008842:	d508      	bpl.n	8008856 <_dtoa_r+0x36e>
 8008844:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008848:	e9d5 2300 	ldrd	r2, r3, [r5]
 800884c:	f7f7 fee4 	bl	8000618 <__aeabi_dmul>
 8008850:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008854:	3601      	adds	r6, #1
 8008856:	1064      	asrs	r4, r4, #1
 8008858:	3508      	adds	r5, #8
 800885a:	e7e5      	b.n	8008828 <_dtoa_r+0x340>
 800885c:	f000 80af 	beq.w	80089be <_dtoa_r+0x4d6>
 8008860:	427c      	negs	r4, r7
 8008862:	4b81      	ldr	r3, [pc, #516]	@ (8008a68 <_dtoa_r+0x580>)
 8008864:	4d81      	ldr	r5, [pc, #516]	@ (8008a6c <_dtoa_r+0x584>)
 8008866:	f004 020f 	and.w	r2, r4, #15
 800886a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800886e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008872:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008876:	f7f7 fecf 	bl	8000618 <__aeabi_dmul>
 800887a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800887e:	1124      	asrs	r4, r4, #4
 8008880:	2300      	movs	r3, #0
 8008882:	2602      	movs	r6, #2
 8008884:	2c00      	cmp	r4, #0
 8008886:	f040 808f 	bne.w	80089a8 <_dtoa_r+0x4c0>
 800888a:	2b00      	cmp	r3, #0
 800888c:	d1d3      	bne.n	8008836 <_dtoa_r+0x34e>
 800888e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008890:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008894:	2b00      	cmp	r3, #0
 8008896:	f000 8094 	beq.w	80089c2 <_dtoa_r+0x4da>
 800889a:	4b75      	ldr	r3, [pc, #468]	@ (8008a70 <_dtoa_r+0x588>)
 800889c:	2200      	movs	r2, #0
 800889e:	4620      	mov	r0, r4
 80088a0:	4629      	mov	r1, r5
 80088a2:	f7f8 f92b 	bl	8000afc <__aeabi_dcmplt>
 80088a6:	2800      	cmp	r0, #0
 80088a8:	f000 808b 	beq.w	80089c2 <_dtoa_r+0x4da>
 80088ac:	9b03      	ldr	r3, [sp, #12]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	f000 8087 	beq.w	80089c2 <_dtoa_r+0x4da>
 80088b4:	f1bb 0f00 	cmp.w	fp, #0
 80088b8:	dd34      	ble.n	8008924 <_dtoa_r+0x43c>
 80088ba:	4620      	mov	r0, r4
 80088bc:	4b6d      	ldr	r3, [pc, #436]	@ (8008a74 <_dtoa_r+0x58c>)
 80088be:	2200      	movs	r2, #0
 80088c0:	4629      	mov	r1, r5
 80088c2:	f7f7 fea9 	bl	8000618 <__aeabi_dmul>
 80088c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80088ca:	f107 38ff 	add.w	r8, r7, #4294967295
 80088ce:	3601      	adds	r6, #1
 80088d0:	465c      	mov	r4, fp
 80088d2:	4630      	mov	r0, r6
 80088d4:	f7f7 fe36 	bl	8000544 <__aeabi_i2d>
 80088d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80088dc:	f7f7 fe9c 	bl	8000618 <__aeabi_dmul>
 80088e0:	4b65      	ldr	r3, [pc, #404]	@ (8008a78 <_dtoa_r+0x590>)
 80088e2:	2200      	movs	r2, #0
 80088e4:	f7f7 fce2 	bl	80002ac <__adddf3>
 80088e8:	4605      	mov	r5, r0
 80088ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80088ee:	2c00      	cmp	r4, #0
 80088f0:	d16a      	bne.n	80089c8 <_dtoa_r+0x4e0>
 80088f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088f6:	4b61      	ldr	r3, [pc, #388]	@ (8008a7c <_dtoa_r+0x594>)
 80088f8:	2200      	movs	r2, #0
 80088fa:	f7f7 fcd5 	bl	80002a8 <__aeabi_dsub>
 80088fe:	4602      	mov	r2, r0
 8008900:	460b      	mov	r3, r1
 8008902:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008906:	462a      	mov	r2, r5
 8008908:	4633      	mov	r3, r6
 800890a:	f7f8 f915 	bl	8000b38 <__aeabi_dcmpgt>
 800890e:	2800      	cmp	r0, #0
 8008910:	f040 8298 	bne.w	8008e44 <_dtoa_r+0x95c>
 8008914:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008918:	462a      	mov	r2, r5
 800891a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800891e:	f7f8 f8ed 	bl	8000afc <__aeabi_dcmplt>
 8008922:	bb38      	cbnz	r0, 8008974 <_dtoa_r+0x48c>
 8008924:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008928:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800892c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800892e:	2b00      	cmp	r3, #0
 8008930:	f2c0 8157 	blt.w	8008be2 <_dtoa_r+0x6fa>
 8008934:	2f0e      	cmp	r7, #14
 8008936:	f300 8154 	bgt.w	8008be2 <_dtoa_r+0x6fa>
 800893a:	4b4b      	ldr	r3, [pc, #300]	@ (8008a68 <_dtoa_r+0x580>)
 800893c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008940:	ed93 7b00 	vldr	d7, [r3]
 8008944:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008946:	2b00      	cmp	r3, #0
 8008948:	ed8d 7b00 	vstr	d7, [sp]
 800894c:	f280 80e5 	bge.w	8008b1a <_dtoa_r+0x632>
 8008950:	9b03      	ldr	r3, [sp, #12]
 8008952:	2b00      	cmp	r3, #0
 8008954:	f300 80e1 	bgt.w	8008b1a <_dtoa_r+0x632>
 8008958:	d10c      	bne.n	8008974 <_dtoa_r+0x48c>
 800895a:	4b48      	ldr	r3, [pc, #288]	@ (8008a7c <_dtoa_r+0x594>)
 800895c:	2200      	movs	r2, #0
 800895e:	ec51 0b17 	vmov	r0, r1, d7
 8008962:	f7f7 fe59 	bl	8000618 <__aeabi_dmul>
 8008966:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800896a:	f7f8 f8db 	bl	8000b24 <__aeabi_dcmpge>
 800896e:	2800      	cmp	r0, #0
 8008970:	f000 8266 	beq.w	8008e40 <_dtoa_r+0x958>
 8008974:	2400      	movs	r4, #0
 8008976:	4625      	mov	r5, r4
 8008978:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800897a:	4656      	mov	r6, sl
 800897c:	ea6f 0803 	mvn.w	r8, r3
 8008980:	2700      	movs	r7, #0
 8008982:	4621      	mov	r1, r4
 8008984:	4648      	mov	r0, r9
 8008986:	f000 fcbf 	bl	8009308 <_Bfree>
 800898a:	2d00      	cmp	r5, #0
 800898c:	f000 80bd 	beq.w	8008b0a <_dtoa_r+0x622>
 8008990:	b12f      	cbz	r7, 800899e <_dtoa_r+0x4b6>
 8008992:	42af      	cmp	r7, r5
 8008994:	d003      	beq.n	800899e <_dtoa_r+0x4b6>
 8008996:	4639      	mov	r1, r7
 8008998:	4648      	mov	r0, r9
 800899a:	f000 fcb5 	bl	8009308 <_Bfree>
 800899e:	4629      	mov	r1, r5
 80089a0:	4648      	mov	r0, r9
 80089a2:	f000 fcb1 	bl	8009308 <_Bfree>
 80089a6:	e0b0      	b.n	8008b0a <_dtoa_r+0x622>
 80089a8:	07e2      	lsls	r2, r4, #31
 80089aa:	d505      	bpl.n	80089b8 <_dtoa_r+0x4d0>
 80089ac:	e9d5 2300 	ldrd	r2, r3, [r5]
 80089b0:	f7f7 fe32 	bl	8000618 <__aeabi_dmul>
 80089b4:	3601      	adds	r6, #1
 80089b6:	2301      	movs	r3, #1
 80089b8:	1064      	asrs	r4, r4, #1
 80089ba:	3508      	adds	r5, #8
 80089bc:	e762      	b.n	8008884 <_dtoa_r+0x39c>
 80089be:	2602      	movs	r6, #2
 80089c0:	e765      	b.n	800888e <_dtoa_r+0x3a6>
 80089c2:	9c03      	ldr	r4, [sp, #12]
 80089c4:	46b8      	mov	r8, r7
 80089c6:	e784      	b.n	80088d2 <_dtoa_r+0x3ea>
 80089c8:	4b27      	ldr	r3, [pc, #156]	@ (8008a68 <_dtoa_r+0x580>)
 80089ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80089cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80089d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80089d4:	4454      	add	r4, sl
 80089d6:	2900      	cmp	r1, #0
 80089d8:	d054      	beq.n	8008a84 <_dtoa_r+0x59c>
 80089da:	4929      	ldr	r1, [pc, #164]	@ (8008a80 <_dtoa_r+0x598>)
 80089dc:	2000      	movs	r0, #0
 80089de:	f7f7 ff45 	bl	800086c <__aeabi_ddiv>
 80089e2:	4633      	mov	r3, r6
 80089e4:	462a      	mov	r2, r5
 80089e6:	f7f7 fc5f 	bl	80002a8 <__aeabi_dsub>
 80089ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80089ee:	4656      	mov	r6, sl
 80089f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089f4:	f7f8 f8c0 	bl	8000b78 <__aeabi_d2iz>
 80089f8:	4605      	mov	r5, r0
 80089fa:	f7f7 fda3 	bl	8000544 <__aeabi_i2d>
 80089fe:	4602      	mov	r2, r0
 8008a00:	460b      	mov	r3, r1
 8008a02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a06:	f7f7 fc4f 	bl	80002a8 <__aeabi_dsub>
 8008a0a:	3530      	adds	r5, #48	@ 0x30
 8008a0c:	4602      	mov	r2, r0
 8008a0e:	460b      	mov	r3, r1
 8008a10:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008a14:	f806 5b01 	strb.w	r5, [r6], #1
 8008a18:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008a1c:	f7f8 f86e 	bl	8000afc <__aeabi_dcmplt>
 8008a20:	2800      	cmp	r0, #0
 8008a22:	d172      	bne.n	8008b0a <_dtoa_r+0x622>
 8008a24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a28:	4911      	ldr	r1, [pc, #68]	@ (8008a70 <_dtoa_r+0x588>)
 8008a2a:	2000      	movs	r0, #0
 8008a2c:	f7f7 fc3c 	bl	80002a8 <__aeabi_dsub>
 8008a30:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008a34:	f7f8 f862 	bl	8000afc <__aeabi_dcmplt>
 8008a38:	2800      	cmp	r0, #0
 8008a3a:	f040 80b4 	bne.w	8008ba6 <_dtoa_r+0x6be>
 8008a3e:	42a6      	cmp	r6, r4
 8008a40:	f43f af70 	beq.w	8008924 <_dtoa_r+0x43c>
 8008a44:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008a48:	4b0a      	ldr	r3, [pc, #40]	@ (8008a74 <_dtoa_r+0x58c>)
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	f7f7 fde4 	bl	8000618 <__aeabi_dmul>
 8008a50:	4b08      	ldr	r3, [pc, #32]	@ (8008a74 <_dtoa_r+0x58c>)
 8008a52:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008a56:	2200      	movs	r2, #0
 8008a58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a5c:	f7f7 fddc 	bl	8000618 <__aeabi_dmul>
 8008a60:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a64:	e7c4      	b.n	80089f0 <_dtoa_r+0x508>
 8008a66:	bf00      	nop
 8008a68:	0800bf40 	.word	0x0800bf40
 8008a6c:	0800bf18 	.word	0x0800bf18
 8008a70:	3ff00000 	.word	0x3ff00000
 8008a74:	40240000 	.word	0x40240000
 8008a78:	401c0000 	.word	0x401c0000
 8008a7c:	40140000 	.word	0x40140000
 8008a80:	3fe00000 	.word	0x3fe00000
 8008a84:	4631      	mov	r1, r6
 8008a86:	4628      	mov	r0, r5
 8008a88:	f7f7 fdc6 	bl	8000618 <__aeabi_dmul>
 8008a8c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008a90:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008a92:	4656      	mov	r6, sl
 8008a94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a98:	f7f8 f86e 	bl	8000b78 <__aeabi_d2iz>
 8008a9c:	4605      	mov	r5, r0
 8008a9e:	f7f7 fd51 	bl	8000544 <__aeabi_i2d>
 8008aa2:	4602      	mov	r2, r0
 8008aa4:	460b      	mov	r3, r1
 8008aa6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008aaa:	f7f7 fbfd 	bl	80002a8 <__aeabi_dsub>
 8008aae:	3530      	adds	r5, #48	@ 0x30
 8008ab0:	f806 5b01 	strb.w	r5, [r6], #1
 8008ab4:	4602      	mov	r2, r0
 8008ab6:	460b      	mov	r3, r1
 8008ab8:	42a6      	cmp	r6, r4
 8008aba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008abe:	f04f 0200 	mov.w	r2, #0
 8008ac2:	d124      	bne.n	8008b0e <_dtoa_r+0x626>
 8008ac4:	4baf      	ldr	r3, [pc, #700]	@ (8008d84 <_dtoa_r+0x89c>)
 8008ac6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008aca:	f7f7 fbef 	bl	80002ac <__adddf3>
 8008ace:	4602      	mov	r2, r0
 8008ad0:	460b      	mov	r3, r1
 8008ad2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ad6:	f7f8 f82f 	bl	8000b38 <__aeabi_dcmpgt>
 8008ada:	2800      	cmp	r0, #0
 8008adc:	d163      	bne.n	8008ba6 <_dtoa_r+0x6be>
 8008ade:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008ae2:	49a8      	ldr	r1, [pc, #672]	@ (8008d84 <_dtoa_r+0x89c>)
 8008ae4:	2000      	movs	r0, #0
 8008ae6:	f7f7 fbdf 	bl	80002a8 <__aeabi_dsub>
 8008aea:	4602      	mov	r2, r0
 8008aec:	460b      	mov	r3, r1
 8008aee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008af2:	f7f8 f803 	bl	8000afc <__aeabi_dcmplt>
 8008af6:	2800      	cmp	r0, #0
 8008af8:	f43f af14 	beq.w	8008924 <_dtoa_r+0x43c>
 8008afc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008afe:	1e73      	subs	r3, r6, #1
 8008b00:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008b02:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008b06:	2b30      	cmp	r3, #48	@ 0x30
 8008b08:	d0f8      	beq.n	8008afc <_dtoa_r+0x614>
 8008b0a:	4647      	mov	r7, r8
 8008b0c:	e03b      	b.n	8008b86 <_dtoa_r+0x69e>
 8008b0e:	4b9e      	ldr	r3, [pc, #632]	@ (8008d88 <_dtoa_r+0x8a0>)
 8008b10:	f7f7 fd82 	bl	8000618 <__aeabi_dmul>
 8008b14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b18:	e7bc      	b.n	8008a94 <_dtoa_r+0x5ac>
 8008b1a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008b1e:	4656      	mov	r6, sl
 8008b20:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b24:	4620      	mov	r0, r4
 8008b26:	4629      	mov	r1, r5
 8008b28:	f7f7 fea0 	bl	800086c <__aeabi_ddiv>
 8008b2c:	f7f8 f824 	bl	8000b78 <__aeabi_d2iz>
 8008b30:	4680      	mov	r8, r0
 8008b32:	f7f7 fd07 	bl	8000544 <__aeabi_i2d>
 8008b36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b3a:	f7f7 fd6d 	bl	8000618 <__aeabi_dmul>
 8008b3e:	4602      	mov	r2, r0
 8008b40:	460b      	mov	r3, r1
 8008b42:	4620      	mov	r0, r4
 8008b44:	4629      	mov	r1, r5
 8008b46:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008b4a:	f7f7 fbad 	bl	80002a8 <__aeabi_dsub>
 8008b4e:	f806 4b01 	strb.w	r4, [r6], #1
 8008b52:	9d03      	ldr	r5, [sp, #12]
 8008b54:	eba6 040a 	sub.w	r4, r6, sl
 8008b58:	42a5      	cmp	r5, r4
 8008b5a:	4602      	mov	r2, r0
 8008b5c:	460b      	mov	r3, r1
 8008b5e:	d133      	bne.n	8008bc8 <_dtoa_r+0x6e0>
 8008b60:	f7f7 fba4 	bl	80002ac <__adddf3>
 8008b64:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b68:	4604      	mov	r4, r0
 8008b6a:	460d      	mov	r5, r1
 8008b6c:	f7f7 ffe4 	bl	8000b38 <__aeabi_dcmpgt>
 8008b70:	b9c0      	cbnz	r0, 8008ba4 <_dtoa_r+0x6bc>
 8008b72:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b76:	4620      	mov	r0, r4
 8008b78:	4629      	mov	r1, r5
 8008b7a:	f7f7 ffb5 	bl	8000ae8 <__aeabi_dcmpeq>
 8008b7e:	b110      	cbz	r0, 8008b86 <_dtoa_r+0x69e>
 8008b80:	f018 0f01 	tst.w	r8, #1
 8008b84:	d10e      	bne.n	8008ba4 <_dtoa_r+0x6bc>
 8008b86:	9902      	ldr	r1, [sp, #8]
 8008b88:	4648      	mov	r0, r9
 8008b8a:	f000 fbbd 	bl	8009308 <_Bfree>
 8008b8e:	2300      	movs	r3, #0
 8008b90:	7033      	strb	r3, [r6, #0]
 8008b92:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008b94:	3701      	adds	r7, #1
 8008b96:	601f      	str	r7, [r3, #0]
 8008b98:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	f000 824b 	beq.w	8009036 <_dtoa_r+0xb4e>
 8008ba0:	601e      	str	r6, [r3, #0]
 8008ba2:	e248      	b.n	8009036 <_dtoa_r+0xb4e>
 8008ba4:	46b8      	mov	r8, r7
 8008ba6:	4633      	mov	r3, r6
 8008ba8:	461e      	mov	r6, r3
 8008baa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008bae:	2a39      	cmp	r2, #57	@ 0x39
 8008bb0:	d106      	bne.n	8008bc0 <_dtoa_r+0x6d8>
 8008bb2:	459a      	cmp	sl, r3
 8008bb4:	d1f8      	bne.n	8008ba8 <_dtoa_r+0x6c0>
 8008bb6:	2230      	movs	r2, #48	@ 0x30
 8008bb8:	f108 0801 	add.w	r8, r8, #1
 8008bbc:	f88a 2000 	strb.w	r2, [sl]
 8008bc0:	781a      	ldrb	r2, [r3, #0]
 8008bc2:	3201      	adds	r2, #1
 8008bc4:	701a      	strb	r2, [r3, #0]
 8008bc6:	e7a0      	b.n	8008b0a <_dtoa_r+0x622>
 8008bc8:	4b6f      	ldr	r3, [pc, #444]	@ (8008d88 <_dtoa_r+0x8a0>)
 8008bca:	2200      	movs	r2, #0
 8008bcc:	f7f7 fd24 	bl	8000618 <__aeabi_dmul>
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	4604      	mov	r4, r0
 8008bd6:	460d      	mov	r5, r1
 8008bd8:	f7f7 ff86 	bl	8000ae8 <__aeabi_dcmpeq>
 8008bdc:	2800      	cmp	r0, #0
 8008bde:	d09f      	beq.n	8008b20 <_dtoa_r+0x638>
 8008be0:	e7d1      	b.n	8008b86 <_dtoa_r+0x69e>
 8008be2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008be4:	2a00      	cmp	r2, #0
 8008be6:	f000 80ea 	beq.w	8008dbe <_dtoa_r+0x8d6>
 8008bea:	9a07      	ldr	r2, [sp, #28]
 8008bec:	2a01      	cmp	r2, #1
 8008bee:	f300 80cd 	bgt.w	8008d8c <_dtoa_r+0x8a4>
 8008bf2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008bf4:	2a00      	cmp	r2, #0
 8008bf6:	f000 80c1 	beq.w	8008d7c <_dtoa_r+0x894>
 8008bfa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008bfe:	9c08      	ldr	r4, [sp, #32]
 8008c00:	9e00      	ldr	r6, [sp, #0]
 8008c02:	9a00      	ldr	r2, [sp, #0]
 8008c04:	441a      	add	r2, r3
 8008c06:	9200      	str	r2, [sp, #0]
 8008c08:	9a06      	ldr	r2, [sp, #24]
 8008c0a:	2101      	movs	r1, #1
 8008c0c:	441a      	add	r2, r3
 8008c0e:	4648      	mov	r0, r9
 8008c10:	9206      	str	r2, [sp, #24]
 8008c12:	f000 fc77 	bl	8009504 <__i2b>
 8008c16:	4605      	mov	r5, r0
 8008c18:	b166      	cbz	r6, 8008c34 <_dtoa_r+0x74c>
 8008c1a:	9b06      	ldr	r3, [sp, #24]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	dd09      	ble.n	8008c34 <_dtoa_r+0x74c>
 8008c20:	42b3      	cmp	r3, r6
 8008c22:	9a00      	ldr	r2, [sp, #0]
 8008c24:	bfa8      	it	ge
 8008c26:	4633      	movge	r3, r6
 8008c28:	1ad2      	subs	r2, r2, r3
 8008c2a:	9200      	str	r2, [sp, #0]
 8008c2c:	9a06      	ldr	r2, [sp, #24]
 8008c2e:	1af6      	subs	r6, r6, r3
 8008c30:	1ad3      	subs	r3, r2, r3
 8008c32:	9306      	str	r3, [sp, #24]
 8008c34:	9b08      	ldr	r3, [sp, #32]
 8008c36:	b30b      	cbz	r3, 8008c7c <_dtoa_r+0x794>
 8008c38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	f000 80c6 	beq.w	8008dcc <_dtoa_r+0x8e4>
 8008c40:	2c00      	cmp	r4, #0
 8008c42:	f000 80c0 	beq.w	8008dc6 <_dtoa_r+0x8de>
 8008c46:	4629      	mov	r1, r5
 8008c48:	4622      	mov	r2, r4
 8008c4a:	4648      	mov	r0, r9
 8008c4c:	f000 fd12 	bl	8009674 <__pow5mult>
 8008c50:	9a02      	ldr	r2, [sp, #8]
 8008c52:	4601      	mov	r1, r0
 8008c54:	4605      	mov	r5, r0
 8008c56:	4648      	mov	r0, r9
 8008c58:	f000 fc6a 	bl	8009530 <__multiply>
 8008c5c:	9902      	ldr	r1, [sp, #8]
 8008c5e:	4680      	mov	r8, r0
 8008c60:	4648      	mov	r0, r9
 8008c62:	f000 fb51 	bl	8009308 <_Bfree>
 8008c66:	9b08      	ldr	r3, [sp, #32]
 8008c68:	1b1b      	subs	r3, r3, r4
 8008c6a:	9308      	str	r3, [sp, #32]
 8008c6c:	f000 80b1 	beq.w	8008dd2 <_dtoa_r+0x8ea>
 8008c70:	9a08      	ldr	r2, [sp, #32]
 8008c72:	4641      	mov	r1, r8
 8008c74:	4648      	mov	r0, r9
 8008c76:	f000 fcfd 	bl	8009674 <__pow5mult>
 8008c7a:	9002      	str	r0, [sp, #8]
 8008c7c:	2101      	movs	r1, #1
 8008c7e:	4648      	mov	r0, r9
 8008c80:	f000 fc40 	bl	8009504 <__i2b>
 8008c84:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008c86:	4604      	mov	r4, r0
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	f000 81d8 	beq.w	800903e <_dtoa_r+0xb56>
 8008c8e:	461a      	mov	r2, r3
 8008c90:	4601      	mov	r1, r0
 8008c92:	4648      	mov	r0, r9
 8008c94:	f000 fcee 	bl	8009674 <__pow5mult>
 8008c98:	9b07      	ldr	r3, [sp, #28]
 8008c9a:	2b01      	cmp	r3, #1
 8008c9c:	4604      	mov	r4, r0
 8008c9e:	f300 809f 	bgt.w	8008de0 <_dtoa_r+0x8f8>
 8008ca2:	9b04      	ldr	r3, [sp, #16]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	f040 8097 	bne.w	8008dd8 <_dtoa_r+0x8f0>
 8008caa:	9b05      	ldr	r3, [sp, #20]
 8008cac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	f040 8093 	bne.w	8008ddc <_dtoa_r+0x8f4>
 8008cb6:	9b05      	ldr	r3, [sp, #20]
 8008cb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008cbc:	0d1b      	lsrs	r3, r3, #20
 8008cbe:	051b      	lsls	r3, r3, #20
 8008cc0:	b133      	cbz	r3, 8008cd0 <_dtoa_r+0x7e8>
 8008cc2:	9b00      	ldr	r3, [sp, #0]
 8008cc4:	3301      	adds	r3, #1
 8008cc6:	9300      	str	r3, [sp, #0]
 8008cc8:	9b06      	ldr	r3, [sp, #24]
 8008cca:	3301      	adds	r3, #1
 8008ccc:	9306      	str	r3, [sp, #24]
 8008cce:	2301      	movs	r3, #1
 8008cd0:	9308      	str	r3, [sp, #32]
 8008cd2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	f000 81b8 	beq.w	800904a <_dtoa_r+0xb62>
 8008cda:	6923      	ldr	r3, [r4, #16]
 8008cdc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ce0:	6918      	ldr	r0, [r3, #16]
 8008ce2:	f000 fbc3 	bl	800946c <__hi0bits>
 8008ce6:	f1c0 0020 	rsb	r0, r0, #32
 8008cea:	9b06      	ldr	r3, [sp, #24]
 8008cec:	4418      	add	r0, r3
 8008cee:	f010 001f 	ands.w	r0, r0, #31
 8008cf2:	f000 8082 	beq.w	8008dfa <_dtoa_r+0x912>
 8008cf6:	f1c0 0320 	rsb	r3, r0, #32
 8008cfa:	2b04      	cmp	r3, #4
 8008cfc:	dd73      	ble.n	8008de6 <_dtoa_r+0x8fe>
 8008cfe:	9b00      	ldr	r3, [sp, #0]
 8008d00:	f1c0 001c 	rsb	r0, r0, #28
 8008d04:	4403      	add	r3, r0
 8008d06:	9300      	str	r3, [sp, #0]
 8008d08:	9b06      	ldr	r3, [sp, #24]
 8008d0a:	4403      	add	r3, r0
 8008d0c:	4406      	add	r6, r0
 8008d0e:	9306      	str	r3, [sp, #24]
 8008d10:	9b00      	ldr	r3, [sp, #0]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	dd05      	ble.n	8008d22 <_dtoa_r+0x83a>
 8008d16:	9902      	ldr	r1, [sp, #8]
 8008d18:	461a      	mov	r2, r3
 8008d1a:	4648      	mov	r0, r9
 8008d1c:	f000 fd04 	bl	8009728 <__lshift>
 8008d20:	9002      	str	r0, [sp, #8]
 8008d22:	9b06      	ldr	r3, [sp, #24]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	dd05      	ble.n	8008d34 <_dtoa_r+0x84c>
 8008d28:	4621      	mov	r1, r4
 8008d2a:	461a      	mov	r2, r3
 8008d2c:	4648      	mov	r0, r9
 8008d2e:	f000 fcfb 	bl	8009728 <__lshift>
 8008d32:	4604      	mov	r4, r0
 8008d34:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d061      	beq.n	8008dfe <_dtoa_r+0x916>
 8008d3a:	9802      	ldr	r0, [sp, #8]
 8008d3c:	4621      	mov	r1, r4
 8008d3e:	f000 fd5f 	bl	8009800 <__mcmp>
 8008d42:	2800      	cmp	r0, #0
 8008d44:	da5b      	bge.n	8008dfe <_dtoa_r+0x916>
 8008d46:	2300      	movs	r3, #0
 8008d48:	9902      	ldr	r1, [sp, #8]
 8008d4a:	220a      	movs	r2, #10
 8008d4c:	4648      	mov	r0, r9
 8008d4e:	f000 fafd 	bl	800934c <__multadd>
 8008d52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d54:	9002      	str	r0, [sp, #8]
 8008d56:	f107 38ff 	add.w	r8, r7, #4294967295
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	f000 8177 	beq.w	800904e <_dtoa_r+0xb66>
 8008d60:	4629      	mov	r1, r5
 8008d62:	2300      	movs	r3, #0
 8008d64:	220a      	movs	r2, #10
 8008d66:	4648      	mov	r0, r9
 8008d68:	f000 faf0 	bl	800934c <__multadd>
 8008d6c:	f1bb 0f00 	cmp.w	fp, #0
 8008d70:	4605      	mov	r5, r0
 8008d72:	dc6f      	bgt.n	8008e54 <_dtoa_r+0x96c>
 8008d74:	9b07      	ldr	r3, [sp, #28]
 8008d76:	2b02      	cmp	r3, #2
 8008d78:	dc49      	bgt.n	8008e0e <_dtoa_r+0x926>
 8008d7a:	e06b      	b.n	8008e54 <_dtoa_r+0x96c>
 8008d7c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008d7e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008d82:	e73c      	b.n	8008bfe <_dtoa_r+0x716>
 8008d84:	3fe00000 	.word	0x3fe00000
 8008d88:	40240000 	.word	0x40240000
 8008d8c:	9b03      	ldr	r3, [sp, #12]
 8008d8e:	1e5c      	subs	r4, r3, #1
 8008d90:	9b08      	ldr	r3, [sp, #32]
 8008d92:	42a3      	cmp	r3, r4
 8008d94:	db09      	blt.n	8008daa <_dtoa_r+0x8c2>
 8008d96:	1b1c      	subs	r4, r3, r4
 8008d98:	9b03      	ldr	r3, [sp, #12]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	f6bf af30 	bge.w	8008c00 <_dtoa_r+0x718>
 8008da0:	9b00      	ldr	r3, [sp, #0]
 8008da2:	9a03      	ldr	r2, [sp, #12]
 8008da4:	1a9e      	subs	r6, r3, r2
 8008da6:	2300      	movs	r3, #0
 8008da8:	e72b      	b.n	8008c02 <_dtoa_r+0x71a>
 8008daa:	9b08      	ldr	r3, [sp, #32]
 8008dac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008dae:	9408      	str	r4, [sp, #32]
 8008db0:	1ae3      	subs	r3, r4, r3
 8008db2:	441a      	add	r2, r3
 8008db4:	9e00      	ldr	r6, [sp, #0]
 8008db6:	9b03      	ldr	r3, [sp, #12]
 8008db8:	920d      	str	r2, [sp, #52]	@ 0x34
 8008dba:	2400      	movs	r4, #0
 8008dbc:	e721      	b.n	8008c02 <_dtoa_r+0x71a>
 8008dbe:	9c08      	ldr	r4, [sp, #32]
 8008dc0:	9e00      	ldr	r6, [sp, #0]
 8008dc2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008dc4:	e728      	b.n	8008c18 <_dtoa_r+0x730>
 8008dc6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008dca:	e751      	b.n	8008c70 <_dtoa_r+0x788>
 8008dcc:	9a08      	ldr	r2, [sp, #32]
 8008dce:	9902      	ldr	r1, [sp, #8]
 8008dd0:	e750      	b.n	8008c74 <_dtoa_r+0x78c>
 8008dd2:	f8cd 8008 	str.w	r8, [sp, #8]
 8008dd6:	e751      	b.n	8008c7c <_dtoa_r+0x794>
 8008dd8:	2300      	movs	r3, #0
 8008dda:	e779      	b.n	8008cd0 <_dtoa_r+0x7e8>
 8008ddc:	9b04      	ldr	r3, [sp, #16]
 8008dde:	e777      	b.n	8008cd0 <_dtoa_r+0x7e8>
 8008de0:	2300      	movs	r3, #0
 8008de2:	9308      	str	r3, [sp, #32]
 8008de4:	e779      	b.n	8008cda <_dtoa_r+0x7f2>
 8008de6:	d093      	beq.n	8008d10 <_dtoa_r+0x828>
 8008de8:	9a00      	ldr	r2, [sp, #0]
 8008dea:	331c      	adds	r3, #28
 8008dec:	441a      	add	r2, r3
 8008dee:	9200      	str	r2, [sp, #0]
 8008df0:	9a06      	ldr	r2, [sp, #24]
 8008df2:	441a      	add	r2, r3
 8008df4:	441e      	add	r6, r3
 8008df6:	9206      	str	r2, [sp, #24]
 8008df8:	e78a      	b.n	8008d10 <_dtoa_r+0x828>
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	e7f4      	b.n	8008de8 <_dtoa_r+0x900>
 8008dfe:	9b03      	ldr	r3, [sp, #12]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	46b8      	mov	r8, r7
 8008e04:	dc20      	bgt.n	8008e48 <_dtoa_r+0x960>
 8008e06:	469b      	mov	fp, r3
 8008e08:	9b07      	ldr	r3, [sp, #28]
 8008e0a:	2b02      	cmp	r3, #2
 8008e0c:	dd1e      	ble.n	8008e4c <_dtoa_r+0x964>
 8008e0e:	f1bb 0f00 	cmp.w	fp, #0
 8008e12:	f47f adb1 	bne.w	8008978 <_dtoa_r+0x490>
 8008e16:	4621      	mov	r1, r4
 8008e18:	465b      	mov	r3, fp
 8008e1a:	2205      	movs	r2, #5
 8008e1c:	4648      	mov	r0, r9
 8008e1e:	f000 fa95 	bl	800934c <__multadd>
 8008e22:	4601      	mov	r1, r0
 8008e24:	4604      	mov	r4, r0
 8008e26:	9802      	ldr	r0, [sp, #8]
 8008e28:	f000 fcea 	bl	8009800 <__mcmp>
 8008e2c:	2800      	cmp	r0, #0
 8008e2e:	f77f ada3 	ble.w	8008978 <_dtoa_r+0x490>
 8008e32:	4656      	mov	r6, sl
 8008e34:	2331      	movs	r3, #49	@ 0x31
 8008e36:	f806 3b01 	strb.w	r3, [r6], #1
 8008e3a:	f108 0801 	add.w	r8, r8, #1
 8008e3e:	e59f      	b.n	8008980 <_dtoa_r+0x498>
 8008e40:	9c03      	ldr	r4, [sp, #12]
 8008e42:	46b8      	mov	r8, r7
 8008e44:	4625      	mov	r5, r4
 8008e46:	e7f4      	b.n	8008e32 <_dtoa_r+0x94a>
 8008e48:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008e4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	f000 8101 	beq.w	8009056 <_dtoa_r+0xb6e>
 8008e54:	2e00      	cmp	r6, #0
 8008e56:	dd05      	ble.n	8008e64 <_dtoa_r+0x97c>
 8008e58:	4629      	mov	r1, r5
 8008e5a:	4632      	mov	r2, r6
 8008e5c:	4648      	mov	r0, r9
 8008e5e:	f000 fc63 	bl	8009728 <__lshift>
 8008e62:	4605      	mov	r5, r0
 8008e64:	9b08      	ldr	r3, [sp, #32]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d05c      	beq.n	8008f24 <_dtoa_r+0xa3c>
 8008e6a:	6869      	ldr	r1, [r5, #4]
 8008e6c:	4648      	mov	r0, r9
 8008e6e:	f000 fa0b 	bl	8009288 <_Balloc>
 8008e72:	4606      	mov	r6, r0
 8008e74:	b928      	cbnz	r0, 8008e82 <_dtoa_r+0x99a>
 8008e76:	4b82      	ldr	r3, [pc, #520]	@ (8009080 <_dtoa_r+0xb98>)
 8008e78:	4602      	mov	r2, r0
 8008e7a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008e7e:	f7ff bb4a 	b.w	8008516 <_dtoa_r+0x2e>
 8008e82:	692a      	ldr	r2, [r5, #16]
 8008e84:	3202      	adds	r2, #2
 8008e86:	0092      	lsls	r2, r2, #2
 8008e88:	f105 010c 	add.w	r1, r5, #12
 8008e8c:	300c      	adds	r0, #12
 8008e8e:	f7ff fa8c 	bl	80083aa <memcpy>
 8008e92:	2201      	movs	r2, #1
 8008e94:	4631      	mov	r1, r6
 8008e96:	4648      	mov	r0, r9
 8008e98:	f000 fc46 	bl	8009728 <__lshift>
 8008e9c:	f10a 0301 	add.w	r3, sl, #1
 8008ea0:	9300      	str	r3, [sp, #0]
 8008ea2:	eb0a 030b 	add.w	r3, sl, fp
 8008ea6:	9308      	str	r3, [sp, #32]
 8008ea8:	9b04      	ldr	r3, [sp, #16]
 8008eaa:	f003 0301 	and.w	r3, r3, #1
 8008eae:	462f      	mov	r7, r5
 8008eb0:	9306      	str	r3, [sp, #24]
 8008eb2:	4605      	mov	r5, r0
 8008eb4:	9b00      	ldr	r3, [sp, #0]
 8008eb6:	9802      	ldr	r0, [sp, #8]
 8008eb8:	4621      	mov	r1, r4
 8008eba:	f103 3bff 	add.w	fp, r3, #4294967295
 8008ebe:	f7ff fa89 	bl	80083d4 <quorem>
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	3330      	adds	r3, #48	@ 0x30
 8008ec6:	9003      	str	r0, [sp, #12]
 8008ec8:	4639      	mov	r1, r7
 8008eca:	9802      	ldr	r0, [sp, #8]
 8008ecc:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ece:	f000 fc97 	bl	8009800 <__mcmp>
 8008ed2:	462a      	mov	r2, r5
 8008ed4:	9004      	str	r0, [sp, #16]
 8008ed6:	4621      	mov	r1, r4
 8008ed8:	4648      	mov	r0, r9
 8008eda:	f000 fcad 	bl	8009838 <__mdiff>
 8008ede:	68c2      	ldr	r2, [r0, #12]
 8008ee0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ee2:	4606      	mov	r6, r0
 8008ee4:	bb02      	cbnz	r2, 8008f28 <_dtoa_r+0xa40>
 8008ee6:	4601      	mov	r1, r0
 8008ee8:	9802      	ldr	r0, [sp, #8]
 8008eea:	f000 fc89 	bl	8009800 <__mcmp>
 8008eee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ef0:	4602      	mov	r2, r0
 8008ef2:	4631      	mov	r1, r6
 8008ef4:	4648      	mov	r0, r9
 8008ef6:	920c      	str	r2, [sp, #48]	@ 0x30
 8008ef8:	9309      	str	r3, [sp, #36]	@ 0x24
 8008efa:	f000 fa05 	bl	8009308 <_Bfree>
 8008efe:	9b07      	ldr	r3, [sp, #28]
 8008f00:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008f02:	9e00      	ldr	r6, [sp, #0]
 8008f04:	ea42 0103 	orr.w	r1, r2, r3
 8008f08:	9b06      	ldr	r3, [sp, #24]
 8008f0a:	4319      	orrs	r1, r3
 8008f0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f0e:	d10d      	bne.n	8008f2c <_dtoa_r+0xa44>
 8008f10:	2b39      	cmp	r3, #57	@ 0x39
 8008f12:	d027      	beq.n	8008f64 <_dtoa_r+0xa7c>
 8008f14:	9a04      	ldr	r2, [sp, #16]
 8008f16:	2a00      	cmp	r2, #0
 8008f18:	dd01      	ble.n	8008f1e <_dtoa_r+0xa36>
 8008f1a:	9b03      	ldr	r3, [sp, #12]
 8008f1c:	3331      	adds	r3, #49	@ 0x31
 8008f1e:	f88b 3000 	strb.w	r3, [fp]
 8008f22:	e52e      	b.n	8008982 <_dtoa_r+0x49a>
 8008f24:	4628      	mov	r0, r5
 8008f26:	e7b9      	b.n	8008e9c <_dtoa_r+0x9b4>
 8008f28:	2201      	movs	r2, #1
 8008f2a:	e7e2      	b.n	8008ef2 <_dtoa_r+0xa0a>
 8008f2c:	9904      	ldr	r1, [sp, #16]
 8008f2e:	2900      	cmp	r1, #0
 8008f30:	db04      	blt.n	8008f3c <_dtoa_r+0xa54>
 8008f32:	9807      	ldr	r0, [sp, #28]
 8008f34:	4301      	orrs	r1, r0
 8008f36:	9806      	ldr	r0, [sp, #24]
 8008f38:	4301      	orrs	r1, r0
 8008f3a:	d120      	bne.n	8008f7e <_dtoa_r+0xa96>
 8008f3c:	2a00      	cmp	r2, #0
 8008f3e:	ddee      	ble.n	8008f1e <_dtoa_r+0xa36>
 8008f40:	9902      	ldr	r1, [sp, #8]
 8008f42:	9300      	str	r3, [sp, #0]
 8008f44:	2201      	movs	r2, #1
 8008f46:	4648      	mov	r0, r9
 8008f48:	f000 fbee 	bl	8009728 <__lshift>
 8008f4c:	4621      	mov	r1, r4
 8008f4e:	9002      	str	r0, [sp, #8]
 8008f50:	f000 fc56 	bl	8009800 <__mcmp>
 8008f54:	2800      	cmp	r0, #0
 8008f56:	9b00      	ldr	r3, [sp, #0]
 8008f58:	dc02      	bgt.n	8008f60 <_dtoa_r+0xa78>
 8008f5a:	d1e0      	bne.n	8008f1e <_dtoa_r+0xa36>
 8008f5c:	07da      	lsls	r2, r3, #31
 8008f5e:	d5de      	bpl.n	8008f1e <_dtoa_r+0xa36>
 8008f60:	2b39      	cmp	r3, #57	@ 0x39
 8008f62:	d1da      	bne.n	8008f1a <_dtoa_r+0xa32>
 8008f64:	2339      	movs	r3, #57	@ 0x39
 8008f66:	f88b 3000 	strb.w	r3, [fp]
 8008f6a:	4633      	mov	r3, r6
 8008f6c:	461e      	mov	r6, r3
 8008f6e:	3b01      	subs	r3, #1
 8008f70:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008f74:	2a39      	cmp	r2, #57	@ 0x39
 8008f76:	d04e      	beq.n	8009016 <_dtoa_r+0xb2e>
 8008f78:	3201      	adds	r2, #1
 8008f7a:	701a      	strb	r2, [r3, #0]
 8008f7c:	e501      	b.n	8008982 <_dtoa_r+0x49a>
 8008f7e:	2a00      	cmp	r2, #0
 8008f80:	dd03      	ble.n	8008f8a <_dtoa_r+0xaa2>
 8008f82:	2b39      	cmp	r3, #57	@ 0x39
 8008f84:	d0ee      	beq.n	8008f64 <_dtoa_r+0xa7c>
 8008f86:	3301      	adds	r3, #1
 8008f88:	e7c9      	b.n	8008f1e <_dtoa_r+0xa36>
 8008f8a:	9a00      	ldr	r2, [sp, #0]
 8008f8c:	9908      	ldr	r1, [sp, #32]
 8008f8e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008f92:	428a      	cmp	r2, r1
 8008f94:	d028      	beq.n	8008fe8 <_dtoa_r+0xb00>
 8008f96:	9902      	ldr	r1, [sp, #8]
 8008f98:	2300      	movs	r3, #0
 8008f9a:	220a      	movs	r2, #10
 8008f9c:	4648      	mov	r0, r9
 8008f9e:	f000 f9d5 	bl	800934c <__multadd>
 8008fa2:	42af      	cmp	r7, r5
 8008fa4:	9002      	str	r0, [sp, #8]
 8008fa6:	f04f 0300 	mov.w	r3, #0
 8008faa:	f04f 020a 	mov.w	r2, #10
 8008fae:	4639      	mov	r1, r7
 8008fb0:	4648      	mov	r0, r9
 8008fb2:	d107      	bne.n	8008fc4 <_dtoa_r+0xadc>
 8008fb4:	f000 f9ca 	bl	800934c <__multadd>
 8008fb8:	4607      	mov	r7, r0
 8008fba:	4605      	mov	r5, r0
 8008fbc:	9b00      	ldr	r3, [sp, #0]
 8008fbe:	3301      	adds	r3, #1
 8008fc0:	9300      	str	r3, [sp, #0]
 8008fc2:	e777      	b.n	8008eb4 <_dtoa_r+0x9cc>
 8008fc4:	f000 f9c2 	bl	800934c <__multadd>
 8008fc8:	4629      	mov	r1, r5
 8008fca:	4607      	mov	r7, r0
 8008fcc:	2300      	movs	r3, #0
 8008fce:	220a      	movs	r2, #10
 8008fd0:	4648      	mov	r0, r9
 8008fd2:	f000 f9bb 	bl	800934c <__multadd>
 8008fd6:	4605      	mov	r5, r0
 8008fd8:	e7f0      	b.n	8008fbc <_dtoa_r+0xad4>
 8008fda:	f1bb 0f00 	cmp.w	fp, #0
 8008fde:	bfcc      	ite	gt
 8008fe0:	465e      	movgt	r6, fp
 8008fe2:	2601      	movle	r6, #1
 8008fe4:	4456      	add	r6, sl
 8008fe6:	2700      	movs	r7, #0
 8008fe8:	9902      	ldr	r1, [sp, #8]
 8008fea:	9300      	str	r3, [sp, #0]
 8008fec:	2201      	movs	r2, #1
 8008fee:	4648      	mov	r0, r9
 8008ff0:	f000 fb9a 	bl	8009728 <__lshift>
 8008ff4:	4621      	mov	r1, r4
 8008ff6:	9002      	str	r0, [sp, #8]
 8008ff8:	f000 fc02 	bl	8009800 <__mcmp>
 8008ffc:	2800      	cmp	r0, #0
 8008ffe:	dcb4      	bgt.n	8008f6a <_dtoa_r+0xa82>
 8009000:	d102      	bne.n	8009008 <_dtoa_r+0xb20>
 8009002:	9b00      	ldr	r3, [sp, #0]
 8009004:	07db      	lsls	r3, r3, #31
 8009006:	d4b0      	bmi.n	8008f6a <_dtoa_r+0xa82>
 8009008:	4633      	mov	r3, r6
 800900a:	461e      	mov	r6, r3
 800900c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009010:	2a30      	cmp	r2, #48	@ 0x30
 8009012:	d0fa      	beq.n	800900a <_dtoa_r+0xb22>
 8009014:	e4b5      	b.n	8008982 <_dtoa_r+0x49a>
 8009016:	459a      	cmp	sl, r3
 8009018:	d1a8      	bne.n	8008f6c <_dtoa_r+0xa84>
 800901a:	2331      	movs	r3, #49	@ 0x31
 800901c:	f108 0801 	add.w	r8, r8, #1
 8009020:	f88a 3000 	strb.w	r3, [sl]
 8009024:	e4ad      	b.n	8008982 <_dtoa_r+0x49a>
 8009026:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009028:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009084 <_dtoa_r+0xb9c>
 800902c:	b11b      	cbz	r3, 8009036 <_dtoa_r+0xb4e>
 800902e:	f10a 0308 	add.w	r3, sl, #8
 8009032:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009034:	6013      	str	r3, [r2, #0]
 8009036:	4650      	mov	r0, sl
 8009038:	b017      	add	sp, #92	@ 0x5c
 800903a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800903e:	9b07      	ldr	r3, [sp, #28]
 8009040:	2b01      	cmp	r3, #1
 8009042:	f77f ae2e 	ble.w	8008ca2 <_dtoa_r+0x7ba>
 8009046:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009048:	9308      	str	r3, [sp, #32]
 800904a:	2001      	movs	r0, #1
 800904c:	e64d      	b.n	8008cea <_dtoa_r+0x802>
 800904e:	f1bb 0f00 	cmp.w	fp, #0
 8009052:	f77f aed9 	ble.w	8008e08 <_dtoa_r+0x920>
 8009056:	4656      	mov	r6, sl
 8009058:	9802      	ldr	r0, [sp, #8]
 800905a:	4621      	mov	r1, r4
 800905c:	f7ff f9ba 	bl	80083d4 <quorem>
 8009060:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009064:	f806 3b01 	strb.w	r3, [r6], #1
 8009068:	eba6 020a 	sub.w	r2, r6, sl
 800906c:	4593      	cmp	fp, r2
 800906e:	ddb4      	ble.n	8008fda <_dtoa_r+0xaf2>
 8009070:	9902      	ldr	r1, [sp, #8]
 8009072:	2300      	movs	r3, #0
 8009074:	220a      	movs	r2, #10
 8009076:	4648      	mov	r0, r9
 8009078:	f000 f968 	bl	800934c <__multadd>
 800907c:	9002      	str	r0, [sp, #8]
 800907e:	e7eb      	b.n	8009058 <_dtoa_r+0xb70>
 8009080:	0800bde9 	.word	0x0800bde9
 8009084:	0800bd6d 	.word	0x0800bd6d

08009088 <_free_r>:
 8009088:	b538      	push	{r3, r4, r5, lr}
 800908a:	4605      	mov	r5, r0
 800908c:	2900      	cmp	r1, #0
 800908e:	d041      	beq.n	8009114 <_free_r+0x8c>
 8009090:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009094:	1f0c      	subs	r4, r1, #4
 8009096:	2b00      	cmp	r3, #0
 8009098:	bfb8      	it	lt
 800909a:	18e4      	addlt	r4, r4, r3
 800909c:	f000 f8e8 	bl	8009270 <__malloc_lock>
 80090a0:	4a1d      	ldr	r2, [pc, #116]	@ (8009118 <_free_r+0x90>)
 80090a2:	6813      	ldr	r3, [r2, #0]
 80090a4:	b933      	cbnz	r3, 80090b4 <_free_r+0x2c>
 80090a6:	6063      	str	r3, [r4, #4]
 80090a8:	6014      	str	r4, [r2, #0]
 80090aa:	4628      	mov	r0, r5
 80090ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090b0:	f000 b8e4 	b.w	800927c <__malloc_unlock>
 80090b4:	42a3      	cmp	r3, r4
 80090b6:	d908      	bls.n	80090ca <_free_r+0x42>
 80090b8:	6820      	ldr	r0, [r4, #0]
 80090ba:	1821      	adds	r1, r4, r0
 80090bc:	428b      	cmp	r3, r1
 80090be:	bf01      	itttt	eq
 80090c0:	6819      	ldreq	r1, [r3, #0]
 80090c2:	685b      	ldreq	r3, [r3, #4]
 80090c4:	1809      	addeq	r1, r1, r0
 80090c6:	6021      	streq	r1, [r4, #0]
 80090c8:	e7ed      	b.n	80090a6 <_free_r+0x1e>
 80090ca:	461a      	mov	r2, r3
 80090cc:	685b      	ldr	r3, [r3, #4]
 80090ce:	b10b      	cbz	r3, 80090d4 <_free_r+0x4c>
 80090d0:	42a3      	cmp	r3, r4
 80090d2:	d9fa      	bls.n	80090ca <_free_r+0x42>
 80090d4:	6811      	ldr	r1, [r2, #0]
 80090d6:	1850      	adds	r0, r2, r1
 80090d8:	42a0      	cmp	r0, r4
 80090da:	d10b      	bne.n	80090f4 <_free_r+0x6c>
 80090dc:	6820      	ldr	r0, [r4, #0]
 80090de:	4401      	add	r1, r0
 80090e0:	1850      	adds	r0, r2, r1
 80090e2:	4283      	cmp	r3, r0
 80090e4:	6011      	str	r1, [r2, #0]
 80090e6:	d1e0      	bne.n	80090aa <_free_r+0x22>
 80090e8:	6818      	ldr	r0, [r3, #0]
 80090ea:	685b      	ldr	r3, [r3, #4]
 80090ec:	6053      	str	r3, [r2, #4]
 80090ee:	4408      	add	r0, r1
 80090f0:	6010      	str	r0, [r2, #0]
 80090f2:	e7da      	b.n	80090aa <_free_r+0x22>
 80090f4:	d902      	bls.n	80090fc <_free_r+0x74>
 80090f6:	230c      	movs	r3, #12
 80090f8:	602b      	str	r3, [r5, #0]
 80090fa:	e7d6      	b.n	80090aa <_free_r+0x22>
 80090fc:	6820      	ldr	r0, [r4, #0]
 80090fe:	1821      	adds	r1, r4, r0
 8009100:	428b      	cmp	r3, r1
 8009102:	bf04      	itt	eq
 8009104:	6819      	ldreq	r1, [r3, #0]
 8009106:	685b      	ldreq	r3, [r3, #4]
 8009108:	6063      	str	r3, [r4, #4]
 800910a:	bf04      	itt	eq
 800910c:	1809      	addeq	r1, r1, r0
 800910e:	6021      	streq	r1, [r4, #0]
 8009110:	6054      	str	r4, [r2, #4]
 8009112:	e7ca      	b.n	80090aa <_free_r+0x22>
 8009114:	bd38      	pop	{r3, r4, r5, pc}
 8009116:	bf00      	nop
 8009118:	2000444c 	.word	0x2000444c

0800911c <malloc>:
 800911c:	4b02      	ldr	r3, [pc, #8]	@ (8009128 <malloc+0xc>)
 800911e:	4601      	mov	r1, r0
 8009120:	6818      	ldr	r0, [r3, #0]
 8009122:	f000 b825 	b.w	8009170 <_malloc_r>
 8009126:	bf00      	nop
 8009128:	20000020 	.word	0x20000020

0800912c <sbrk_aligned>:
 800912c:	b570      	push	{r4, r5, r6, lr}
 800912e:	4e0f      	ldr	r6, [pc, #60]	@ (800916c <sbrk_aligned+0x40>)
 8009130:	460c      	mov	r4, r1
 8009132:	6831      	ldr	r1, [r6, #0]
 8009134:	4605      	mov	r5, r0
 8009136:	b911      	cbnz	r1, 800913e <sbrk_aligned+0x12>
 8009138:	f001 fe04 	bl	800ad44 <_sbrk_r>
 800913c:	6030      	str	r0, [r6, #0]
 800913e:	4621      	mov	r1, r4
 8009140:	4628      	mov	r0, r5
 8009142:	f001 fdff 	bl	800ad44 <_sbrk_r>
 8009146:	1c43      	adds	r3, r0, #1
 8009148:	d103      	bne.n	8009152 <sbrk_aligned+0x26>
 800914a:	f04f 34ff 	mov.w	r4, #4294967295
 800914e:	4620      	mov	r0, r4
 8009150:	bd70      	pop	{r4, r5, r6, pc}
 8009152:	1cc4      	adds	r4, r0, #3
 8009154:	f024 0403 	bic.w	r4, r4, #3
 8009158:	42a0      	cmp	r0, r4
 800915a:	d0f8      	beq.n	800914e <sbrk_aligned+0x22>
 800915c:	1a21      	subs	r1, r4, r0
 800915e:	4628      	mov	r0, r5
 8009160:	f001 fdf0 	bl	800ad44 <_sbrk_r>
 8009164:	3001      	adds	r0, #1
 8009166:	d1f2      	bne.n	800914e <sbrk_aligned+0x22>
 8009168:	e7ef      	b.n	800914a <sbrk_aligned+0x1e>
 800916a:	bf00      	nop
 800916c:	20004448 	.word	0x20004448

08009170 <_malloc_r>:
 8009170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009174:	1ccd      	adds	r5, r1, #3
 8009176:	f025 0503 	bic.w	r5, r5, #3
 800917a:	3508      	adds	r5, #8
 800917c:	2d0c      	cmp	r5, #12
 800917e:	bf38      	it	cc
 8009180:	250c      	movcc	r5, #12
 8009182:	2d00      	cmp	r5, #0
 8009184:	4606      	mov	r6, r0
 8009186:	db01      	blt.n	800918c <_malloc_r+0x1c>
 8009188:	42a9      	cmp	r1, r5
 800918a:	d904      	bls.n	8009196 <_malloc_r+0x26>
 800918c:	230c      	movs	r3, #12
 800918e:	6033      	str	r3, [r6, #0]
 8009190:	2000      	movs	r0, #0
 8009192:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009196:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800926c <_malloc_r+0xfc>
 800919a:	f000 f869 	bl	8009270 <__malloc_lock>
 800919e:	f8d8 3000 	ldr.w	r3, [r8]
 80091a2:	461c      	mov	r4, r3
 80091a4:	bb44      	cbnz	r4, 80091f8 <_malloc_r+0x88>
 80091a6:	4629      	mov	r1, r5
 80091a8:	4630      	mov	r0, r6
 80091aa:	f7ff ffbf 	bl	800912c <sbrk_aligned>
 80091ae:	1c43      	adds	r3, r0, #1
 80091b0:	4604      	mov	r4, r0
 80091b2:	d158      	bne.n	8009266 <_malloc_r+0xf6>
 80091b4:	f8d8 4000 	ldr.w	r4, [r8]
 80091b8:	4627      	mov	r7, r4
 80091ba:	2f00      	cmp	r7, #0
 80091bc:	d143      	bne.n	8009246 <_malloc_r+0xd6>
 80091be:	2c00      	cmp	r4, #0
 80091c0:	d04b      	beq.n	800925a <_malloc_r+0xea>
 80091c2:	6823      	ldr	r3, [r4, #0]
 80091c4:	4639      	mov	r1, r7
 80091c6:	4630      	mov	r0, r6
 80091c8:	eb04 0903 	add.w	r9, r4, r3
 80091cc:	f001 fdba 	bl	800ad44 <_sbrk_r>
 80091d0:	4581      	cmp	r9, r0
 80091d2:	d142      	bne.n	800925a <_malloc_r+0xea>
 80091d4:	6821      	ldr	r1, [r4, #0]
 80091d6:	1a6d      	subs	r5, r5, r1
 80091d8:	4629      	mov	r1, r5
 80091da:	4630      	mov	r0, r6
 80091dc:	f7ff ffa6 	bl	800912c <sbrk_aligned>
 80091e0:	3001      	adds	r0, #1
 80091e2:	d03a      	beq.n	800925a <_malloc_r+0xea>
 80091e4:	6823      	ldr	r3, [r4, #0]
 80091e6:	442b      	add	r3, r5
 80091e8:	6023      	str	r3, [r4, #0]
 80091ea:	f8d8 3000 	ldr.w	r3, [r8]
 80091ee:	685a      	ldr	r2, [r3, #4]
 80091f0:	bb62      	cbnz	r2, 800924c <_malloc_r+0xdc>
 80091f2:	f8c8 7000 	str.w	r7, [r8]
 80091f6:	e00f      	b.n	8009218 <_malloc_r+0xa8>
 80091f8:	6822      	ldr	r2, [r4, #0]
 80091fa:	1b52      	subs	r2, r2, r5
 80091fc:	d420      	bmi.n	8009240 <_malloc_r+0xd0>
 80091fe:	2a0b      	cmp	r2, #11
 8009200:	d917      	bls.n	8009232 <_malloc_r+0xc2>
 8009202:	1961      	adds	r1, r4, r5
 8009204:	42a3      	cmp	r3, r4
 8009206:	6025      	str	r5, [r4, #0]
 8009208:	bf18      	it	ne
 800920a:	6059      	strne	r1, [r3, #4]
 800920c:	6863      	ldr	r3, [r4, #4]
 800920e:	bf08      	it	eq
 8009210:	f8c8 1000 	streq.w	r1, [r8]
 8009214:	5162      	str	r2, [r4, r5]
 8009216:	604b      	str	r3, [r1, #4]
 8009218:	4630      	mov	r0, r6
 800921a:	f000 f82f 	bl	800927c <__malloc_unlock>
 800921e:	f104 000b 	add.w	r0, r4, #11
 8009222:	1d23      	adds	r3, r4, #4
 8009224:	f020 0007 	bic.w	r0, r0, #7
 8009228:	1ac2      	subs	r2, r0, r3
 800922a:	bf1c      	itt	ne
 800922c:	1a1b      	subne	r3, r3, r0
 800922e:	50a3      	strne	r3, [r4, r2]
 8009230:	e7af      	b.n	8009192 <_malloc_r+0x22>
 8009232:	6862      	ldr	r2, [r4, #4]
 8009234:	42a3      	cmp	r3, r4
 8009236:	bf0c      	ite	eq
 8009238:	f8c8 2000 	streq.w	r2, [r8]
 800923c:	605a      	strne	r2, [r3, #4]
 800923e:	e7eb      	b.n	8009218 <_malloc_r+0xa8>
 8009240:	4623      	mov	r3, r4
 8009242:	6864      	ldr	r4, [r4, #4]
 8009244:	e7ae      	b.n	80091a4 <_malloc_r+0x34>
 8009246:	463c      	mov	r4, r7
 8009248:	687f      	ldr	r7, [r7, #4]
 800924a:	e7b6      	b.n	80091ba <_malloc_r+0x4a>
 800924c:	461a      	mov	r2, r3
 800924e:	685b      	ldr	r3, [r3, #4]
 8009250:	42a3      	cmp	r3, r4
 8009252:	d1fb      	bne.n	800924c <_malloc_r+0xdc>
 8009254:	2300      	movs	r3, #0
 8009256:	6053      	str	r3, [r2, #4]
 8009258:	e7de      	b.n	8009218 <_malloc_r+0xa8>
 800925a:	230c      	movs	r3, #12
 800925c:	6033      	str	r3, [r6, #0]
 800925e:	4630      	mov	r0, r6
 8009260:	f000 f80c 	bl	800927c <__malloc_unlock>
 8009264:	e794      	b.n	8009190 <_malloc_r+0x20>
 8009266:	6005      	str	r5, [r0, #0]
 8009268:	e7d6      	b.n	8009218 <_malloc_r+0xa8>
 800926a:	bf00      	nop
 800926c:	2000444c 	.word	0x2000444c

08009270 <__malloc_lock>:
 8009270:	4801      	ldr	r0, [pc, #4]	@ (8009278 <__malloc_lock+0x8>)
 8009272:	f7ff b898 	b.w	80083a6 <__retarget_lock_acquire_recursive>
 8009276:	bf00      	nop
 8009278:	20004444 	.word	0x20004444

0800927c <__malloc_unlock>:
 800927c:	4801      	ldr	r0, [pc, #4]	@ (8009284 <__malloc_unlock+0x8>)
 800927e:	f7ff b893 	b.w	80083a8 <__retarget_lock_release_recursive>
 8009282:	bf00      	nop
 8009284:	20004444 	.word	0x20004444

08009288 <_Balloc>:
 8009288:	b570      	push	{r4, r5, r6, lr}
 800928a:	69c6      	ldr	r6, [r0, #28]
 800928c:	4604      	mov	r4, r0
 800928e:	460d      	mov	r5, r1
 8009290:	b976      	cbnz	r6, 80092b0 <_Balloc+0x28>
 8009292:	2010      	movs	r0, #16
 8009294:	f7ff ff42 	bl	800911c <malloc>
 8009298:	4602      	mov	r2, r0
 800929a:	61e0      	str	r0, [r4, #28]
 800929c:	b920      	cbnz	r0, 80092a8 <_Balloc+0x20>
 800929e:	4b18      	ldr	r3, [pc, #96]	@ (8009300 <_Balloc+0x78>)
 80092a0:	4818      	ldr	r0, [pc, #96]	@ (8009304 <_Balloc+0x7c>)
 80092a2:	216b      	movs	r1, #107	@ 0x6b
 80092a4:	f001 fd68 	bl	800ad78 <__assert_func>
 80092a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80092ac:	6006      	str	r6, [r0, #0]
 80092ae:	60c6      	str	r6, [r0, #12]
 80092b0:	69e6      	ldr	r6, [r4, #28]
 80092b2:	68f3      	ldr	r3, [r6, #12]
 80092b4:	b183      	cbz	r3, 80092d8 <_Balloc+0x50>
 80092b6:	69e3      	ldr	r3, [r4, #28]
 80092b8:	68db      	ldr	r3, [r3, #12]
 80092ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80092be:	b9b8      	cbnz	r0, 80092f0 <_Balloc+0x68>
 80092c0:	2101      	movs	r1, #1
 80092c2:	fa01 f605 	lsl.w	r6, r1, r5
 80092c6:	1d72      	adds	r2, r6, #5
 80092c8:	0092      	lsls	r2, r2, #2
 80092ca:	4620      	mov	r0, r4
 80092cc:	f001 fd72 	bl	800adb4 <_calloc_r>
 80092d0:	b160      	cbz	r0, 80092ec <_Balloc+0x64>
 80092d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80092d6:	e00e      	b.n	80092f6 <_Balloc+0x6e>
 80092d8:	2221      	movs	r2, #33	@ 0x21
 80092da:	2104      	movs	r1, #4
 80092dc:	4620      	mov	r0, r4
 80092de:	f001 fd69 	bl	800adb4 <_calloc_r>
 80092e2:	69e3      	ldr	r3, [r4, #28]
 80092e4:	60f0      	str	r0, [r6, #12]
 80092e6:	68db      	ldr	r3, [r3, #12]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d1e4      	bne.n	80092b6 <_Balloc+0x2e>
 80092ec:	2000      	movs	r0, #0
 80092ee:	bd70      	pop	{r4, r5, r6, pc}
 80092f0:	6802      	ldr	r2, [r0, #0]
 80092f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80092f6:	2300      	movs	r3, #0
 80092f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80092fc:	e7f7      	b.n	80092ee <_Balloc+0x66>
 80092fe:	bf00      	nop
 8009300:	0800bd7a 	.word	0x0800bd7a
 8009304:	0800bdfa 	.word	0x0800bdfa

08009308 <_Bfree>:
 8009308:	b570      	push	{r4, r5, r6, lr}
 800930a:	69c6      	ldr	r6, [r0, #28]
 800930c:	4605      	mov	r5, r0
 800930e:	460c      	mov	r4, r1
 8009310:	b976      	cbnz	r6, 8009330 <_Bfree+0x28>
 8009312:	2010      	movs	r0, #16
 8009314:	f7ff ff02 	bl	800911c <malloc>
 8009318:	4602      	mov	r2, r0
 800931a:	61e8      	str	r0, [r5, #28]
 800931c:	b920      	cbnz	r0, 8009328 <_Bfree+0x20>
 800931e:	4b09      	ldr	r3, [pc, #36]	@ (8009344 <_Bfree+0x3c>)
 8009320:	4809      	ldr	r0, [pc, #36]	@ (8009348 <_Bfree+0x40>)
 8009322:	218f      	movs	r1, #143	@ 0x8f
 8009324:	f001 fd28 	bl	800ad78 <__assert_func>
 8009328:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800932c:	6006      	str	r6, [r0, #0]
 800932e:	60c6      	str	r6, [r0, #12]
 8009330:	b13c      	cbz	r4, 8009342 <_Bfree+0x3a>
 8009332:	69eb      	ldr	r3, [r5, #28]
 8009334:	6862      	ldr	r2, [r4, #4]
 8009336:	68db      	ldr	r3, [r3, #12]
 8009338:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800933c:	6021      	str	r1, [r4, #0]
 800933e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009342:	bd70      	pop	{r4, r5, r6, pc}
 8009344:	0800bd7a 	.word	0x0800bd7a
 8009348:	0800bdfa 	.word	0x0800bdfa

0800934c <__multadd>:
 800934c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009350:	690d      	ldr	r5, [r1, #16]
 8009352:	4607      	mov	r7, r0
 8009354:	460c      	mov	r4, r1
 8009356:	461e      	mov	r6, r3
 8009358:	f101 0c14 	add.w	ip, r1, #20
 800935c:	2000      	movs	r0, #0
 800935e:	f8dc 3000 	ldr.w	r3, [ip]
 8009362:	b299      	uxth	r1, r3
 8009364:	fb02 6101 	mla	r1, r2, r1, r6
 8009368:	0c1e      	lsrs	r6, r3, #16
 800936a:	0c0b      	lsrs	r3, r1, #16
 800936c:	fb02 3306 	mla	r3, r2, r6, r3
 8009370:	b289      	uxth	r1, r1
 8009372:	3001      	adds	r0, #1
 8009374:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009378:	4285      	cmp	r5, r0
 800937a:	f84c 1b04 	str.w	r1, [ip], #4
 800937e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009382:	dcec      	bgt.n	800935e <__multadd+0x12>
 8009384:	b30e      	cbz	r6, 80093ca <__multadd+0x7e>
 8009386:	68a3      	ldr	r3, [r4, #8]
 8009388:	42ab      	cmp	r3, r5
 800938a:	dc19      	bgt.n	80093c0 <__multadd+0x74>
 800938c:	6861      	ldr	r1, [r4, #4]
 800938e:	4638      	mov	r0, r7
 8009390:	3101      	adds	r1, #1
 8009392:	f7ff ff79 	bl	8009288 <_Balloc>
 8009396:	4680      	mov	r8, r0
 8009398:	b928      	cbnz	r0, 80093a6 <__multadd+0x5a>
 800939a:	4602      	mov	r2, r0
 800939c:	4b0c      	ldr	r3, [pc, #48]	@ (80093d0 <__multadd+0x84>)
 800939e:	480d      	ldr	r0, [pc, #52]	@ (80093d4 <__multadd+0x88>)
 80093a0:	21ba      	movs	r1, #186	@ 0xba
 80093a2:	f001 fce9 	bl	800ad78 <__assert_func>
 80093a6:	6922      	ldr	r2, [r4, #16]
 80093a8:	3202      	adds	r2, #2
 80093aa:	f104 010c 	add.w	r1, r4, #12
 80093ae:	0092      	lsls	r2, r2, #2
 80093b0:	300c      	adds	r0, #12
 80093b2:	f7fe fffa 	bl	80083aa <memcpy>
 80093b6:	4621      	mov	r1, r4
 80093b8:	4638      	mov	r0, r7
 80093ba:	f7ff ffa5 	bl	8009308 <_Bfree>
 80093be:	4644      	mov	r4, r8
 80093c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80093c4:	3501      	adds	r5, #1
 80093c6:	615e      	str	r6, [r3, #20]
 80093c8:	6125      	str	r5, [r4, #16]
 80093ca:	4620      	mov	r0, r4
 80093cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093d0:	0800bde9 	.word	0x0800bde9
 80093d4:	0800bdfa 	.word	0x0800bdfa

080093d8 <__s2b>:
 80093d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093dc:	460c      	mov	r4, r1
 80093de:	4615      	mov	r5, r2
 80093e0:	461f      	mov	r7, r3
 80093e2:	2209      	movs	r2, #9
 80093e4:	3308      	adds	r3, #8
 80093e6:	4606      	mov	r6, r0
 80093e8:	fb93 f3f2 	sdiv	r3, r3, r2
 80093ec:	2100      	movs	r1, #0
 80093ee:	2201      	movs	r2, #1
 80093f0:	429a      	cmp	r2, r3
 80093f2:	db09      	blt.n	8009408 <__s2b+0x30>
 80093f4:	4630      	mov	r0, r6
 80093f6:	f7ff ff47 	bl	8009288 <_Balloc>
 80093fa:	b940      	cbnz	r0, 800940e <__s2b+0x36>
 80093fc:	4602      	mov	r2, r0
 80093fe:	4b19      	ldr	r3, [pc, #100]	@ (8009464 <__s2b+0x8c>)
 8009400:	4819      	ldr	r0, [pc, #100]	@ (8009468 <__s2b+0x90>)
 8009402:	21d3      	movs	r1, #211	@ 0xd3
 8009404:	f001 fcb8 	bl	800ad78 <__assert_func>
 8009408:	0052      	lsls	r2, r2, #1
 800940a:	3101      	adds	r1, #1
 800940c:	e7f0      	b.n	80093f0 <__s2b+0x18>
 800940e:	9b08      	ldr	r3, [sp, #32]
 8009410:	6143      	str	r3, [r0, #20]
 8009412:	2d09      	cmp	r5, #9
 8009414:	f04f 0301 	mov.w	r3, #1
 8009418:	6103      	str	r3, [r0, #16]
 800941a:	dd16      	ble.n	800944a <__s2b+0x72>
 800941c:	f104 0909 	add.w	r9, r4, #9
 8009420:	46c8      	mov	r8, r9
 8009422:	442c      	add	r4, r5
 8009424:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009428:	4601      	mov	r1, r0
 800942a:	3b30      	subs	r3, #48	@ 0x30
 800942c:	220a      	movs	r2, #10
 800942e:	4630      	mov	r0, r6
 8009430:	f7ff ff8c 	bl	800934c <__multadd>
 8009434:	45a0      	cmp	r8, r4
 8009436:	d1f5      	bne.n	8009424 <__s2b+0x4c>
 8009438:	f1a5 0408 	sub.w	r4, r5, #8
 800943c:	444c      	add	r4, r9
 800943e:	1b2d      	subs	r5, r5, r4
 8009440:	1963      	adds	r3, r4, r5
 8009442:	42bb      	cmp	r3, r7
 8009444:	db04      	blt.n	8009450 <__s2b+0x78>
 8009446:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800944a:	340a      	adds	r4, #10
 800944c:	2509      	movs	r5, #9
 800944e:	e7f6      	b.n	800943e <__s2b+0x66>
 8009450:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009454:	4601      	mov	r1, r0
 8009456:	3b30      	subs	r3, #48	@ 0x30
 8009458:	220a      	movs	r2, #10
 800945a:	4630      	mov	r0, r6
 800945c:	f7ff ff76 	bl	800934c <__multadd>
 8009460:	e7ee      	b.n	8009440 <__s2b+0x68>
 8009462:	bf00      	nop
 8009464:	0800bde9 	.word	0x0800bde9
 8009468:	0800bdfa 	.word	0x0800bdfa

0800946c <__hi0bits>:
 800946c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009470:	4603      	mov	r3, r0
 8009472:	bf36      	itet	cc
 8009474:	0403      	lslcc	r3, r0, #16
 8009476:	2000      	movcs	r0, #0
 8009478:	2010      	movcc	r0, #16
 800947a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800947e:	bf3c      	itt	cc
 8009480:	021b      	lslcc	r3, r3, #8
 8009482:	3008      	addcc	r0, #8
 8009484:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009488:	bf3c      	itt	cc
 800948a:	011b      	lslcc	r3, r3, #4
 800948c:	3004      	addcc	r0, #4
 800948e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009492:	bf3c      	itt	cc
 8009494:	009b      	lslcc	r3, r3, #2
 8009496:	3002      	addcc	r0, #2
 8009498:	2b00      	cmp	r3, #0
 800949a:	db05      	blt.n	80094a8 <__hi0bits+0x3c>
 800949c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80094a0:	f100 0001 	add.w	r0, r0, #1
 80094a4:	bf08      	it	eq
 80094a6:	2020      	moveq	r0, #32
 80094a8:	4770      	bx	lr

080094aa <__lo0bits>:
 80094aa:	6803      	ldr	r3, [r0, #0]
 80094ac:	4602      	mov	r2, r0
 80094ae:	f013 0007 	ands.w	r0, r3, #7
 80094b2:	d00b      	beq.n	80094cc <__lo0bits+0x22>
 80094b4:	07d9      	lsls	r1, r3, #31
 80094b6:	d421      	bmi.n	80094fc <__lo0bits+0x52>
 80094b8:	0798      	lsls	r0, r3, #30
 80094ba:	bf49      	itett	mi
 80094bc:	085b      	lsrmi	r3, r3, #1
 80094be:	089b      	lsrpl	r3, r3, #2
 80094c0:	2001      	movmi	r0, #1
 80094c2:	6013      	strmi	r3, [r2, #0]
 80094c4:	bf5c      	itt	pl
 80094c6:	6013      	strpl	r3, [r2, #0]
 80094c8:	2002      	movpl	r0, #2
 80094ca:	4770      	bx	lr
 80094cc:	b299      	uxth	r1, r3
 80094ce:	b909      	cbnz	r1, 80094d4 <__lo0bits+0x2a>
 80094d0:	0c1b      	lsrs	r3, r3, #16
 80094d2:	2010      	movs	r0, #16
 80094d4:	b2d9      	uxtb	r1, r3
 80094d6:	b909      	cbnz	r1, 80094dc <__lo0bits+0x32>
 80094d8:	3008      	adds	r0, #8
 80094da:	0a1b      	lsrs	r3, r3, #8
 80094dc:	0719      	lsls	r1, r3, #28
 80094de:	bf04      	itt	eq
 80094e0:	091b      	lsreq	r3, r3, #4
 80094e2:	3004      	addeq	r0, #4
 80094e4:	0799      	lsls	r1, r3, #30
 80094e6:	bf04      	itt	eq
 80094e8:	089b      	lsreq	r3, r3, #2
 80094ea:	3002      	addeq	r0, #2
 80094ec:	07d9      	lsls	r1, r3, #31
 80094ee:	d403      	bmi.n	80094f8 <__lo0bits+0x4e>
 80094f0:	085b      	lsrs	r3, r3, #1
 80094f2:	f100 0001 	add.w	r0, r0, #1
 80094f6:	d003      	beq.n	8009500 <__lo0bits+0x56>
 80094f8:	6013      	str	r3, [r2, #0]
 80094fa:	4770      	bx	lr
 80094fc:	2000      	movs	r0, #0
 80094fe:	4770      	bx	lr
 8009500:	2020      	movs	r0, #32
 8009502:	4770      	bx	lr

08009504 <__i2b>:
 8009504:	b510      	push	{r4, lr}
 8009506:	460c      	mov	r4, r1
 8009508:	2101      	movs	r1, #1
 800950a:	f7ff febd 	bl	8009288 <_Balloc>
 800950e:	4602      	mov	r2, r0
 8009510:	b928      	cbnz	r0, 800951e <__i2b+0x1a>
 8009512:	4b05      	ldr	r3, [pc, #20]	@ (8009528 <__i2b+0x24>)
 8009514:	4805      	ldr	r0, [pc, #20]	@ (800952c <__i2b+0x28>)
 8009516:	f240 1145 	movw	r1, #325	@ 0x145
 800951a:	f001 fc2d 	bl	800ad78 <__assert_func>
 800951e:	2301      	movs	r3, #1
 8009520:	6144      	str	r4, [r0, #20]
 8009522:	6103      	str	r3, [r0, #16]
 8009524:	bd10      	pop	{r4, pc}
 8009526:	bf00      	nop
 8009528:	0800bde9 	.word	0x0800bde9
 800952c:	0800bdfa 	.word	0x0800bdfa

08009530 <__multiply>:
 8009530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009534:	4617      	mov	r7, r2
 8009536:	690a      	ldr	r2, [r1, #16]
 8009538:	693b      	ldr	r3, [r7, #16]
 800953a:	429a      	cmp	r2, r3
 800953c:	bfa8      	it	ge
 800953e:	463b      	movge	r3, r7
 8009540:	4689      	mov	r9, r1
 8009542:	bfa4      	itt	ge
 8009544:	460f      	movge	r7, r1
 8009546:	4699      	movge	r9, r3
 8009548:	693d      	ldr	r5, [r7, #16]
 800954a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	6879      	ldr	r1, [r7, #4]
 8009552:	eb05 060a 	add.w	r6, r5, sl
 8009556:	42b3      	cmp	r3, r6
 8009558:	b085      	sub	sp, #20
 800955a:	bfb8      	it	lt
 800955c:	3101      	addlt	r1, #1
 800955e:	f7ff fe93 	bl	8009288 <_Balloc>
 8009562:	b930      	cbnz	r0, 8009572 <__multiply+0x42>
 8009564:	4602      	mov	r2, r0
 8009566:	4b41      	ldr	r3, [pc, #260]	@ (800966c <__multiply+0x13c>)
 8009568:	4841      	ldr	r0, [pc, #260]	@ (8009670 <__multiply+0x140>)
 800956a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800956e:	f001 fc03 	bl	800ad78 <__assert_func>
 8009572:	f100 0414 	add.w	r4, r0, #20
 8009576:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800957a:	4623      	mov	r3, r4
 800957c:	2200      	movs	r2, #0
 800957e:	4573      	cmp	r3, lr
 8009580:	d320      	bcc.n	80095c4 <__multiply+0x94>
 8009582:	f107 0814 	add.w	r8, r7, #20
 8009586:	f109 0114 	add.w	r1, r9, #20
 800958a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800958e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009592:	9302      	str	r3, [sp, #8]
 8009594:	1beb      	subs	r3, r5, r7
 8009596:	3b15      	subs	r3, #21
 8009598:	f023 0303 	bic.w	r3, r3, #3
 800959c:	3304      	adds	r3, #4
 800959e:	3715      	adds	r7, #21
 80095a0:	42bd      	cmp	r5, r7
 80095a2:	bf38      	it	cc
 80095a4:	2304      	movcc	r3, #4
 80095a6:	9301      	str	r3, [sp, #4]
 80095a8:	9b02      	ldr	r3, [sp, #8]
 80095aa:	9103      	str	r1, [sp, #12]
 80095ac:	428b      	cmp	r3, r1
 80095ae:	d80c      	bhi.n	80095ca <__multiply+0x9a>
 80095b0:	2e00      	cmp	r6, #0
 80095b2:	dd03      	ble.n	80095bc <__multiply+0x8c>
 80095b4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d055      	beq.n	8009668 <__multiply+0x138>
 80095bc:	6106      	str	r6, [r0, #16]
 80095be:	b005      	add	sp, #20
 80095c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095c4:	f843 2b04 	str.w	r2, [r3], #4
 80095c8:	e7d9      	b.n	800957e <__multiply+0x4e>
 80095ca:	f8b1 a000 	ldrh.w	sl, [r1]
 80095ce:	f1ba 0f00 	cmp.w	sl, #0
 80095d2:	d01f      	beq.n	8009614 <__multiply+0xe4>
 80095d4:	46c4      	mov	ip, r8
 80095d6:	46a1      	mov	r9, r4
 80095d8:	2700      	movs	r7, #0
 80095da:	f85c 2b04 	ldr.w	r2, [ip], #4
 80095de:	f8d9 3000 	ldr.w	r3, [r9]
 80095e2:	fa1f fb82 	uxth.w	fp, r2
 80095e6:	b29b      	uxth	r3, r3
 80095e8:	fb0a 330b 	mla	r3, sl, fp, r3
 80095ec:	443b      	add	r3, r7
 80095ee:	f8d9 7000 	ldr.w	r7, [r9]
 80095f2:	0c12      	lsrs	r2, r2, #16
 80095f4:	0c3f      	lsrs	r7, r7, #16
 80095f6:	fb0a 7202 	mla	r2, sl, r2, r7
 80095fa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80095fe:	b29b      	uxth	r3, r3
 8009600:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009604:	4565      	cmp	r5, ip
 8009606:	f849 3b04 	str.w	r3, [r9], #4
 800960a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800960e:	d8e4      	bhi.n	80095da <__multiply+0xaa>
 8009610:	9b01      	ldr	r3, [sp, #4]
 8009612:	50e7      	str	r7, [r4, r3]
 8009614:	9b03      	ldr	r3, [sp, #12]
 8009616:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800961a:	3104      	adds	r1, #4
 800961c:	f1b9 0f00 	cmp.w	r9, #0
 8009620:	d020      	beq.n	8009664 <__multiply+0x134>
 8009622:	6823      	ldr	r3, [r4, #0]
 8009624:	4647      	mov	r7, r8
 8009626:	46a4      	mov	ip, r4
 8009628:	f04f 0a00 	mov.w	sl, #0
 800962c:	f8b7 b000 	ldrh.w	fp, [r7]
 8009630:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009634:	fb09 220b 	mla	r2, r9, fp, r2
 8009638:	4452      	add	r2, sl
 800963a:	b29b      	uxth	r3, r3
 800963c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009640:	f84c 3b04 	str.w	r3, [ip], #4
 8009644:	f857 3b04 	ldr.w	r3, [r7], #4
 8009648:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800964c:	f8bc 3000 	ldrh.w	r3, [ip]
 8009650:	fb09 330a 	mla	r3, r9, sl, r3
 8009654:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009658:	42bd      	cmp	r5, r7
 800965a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800965e:	d8e5      	bhi.n	800962c <__multiply+0xfc>
 8009660:	9a01      	ldr	r2, [sp, #4]
 8009662:	50a3      	str	r3, [r4, r2]
 8009664:	3404      	adds	r4, #4
 8009666:	e79f      	b.n	80095a8 <__multiply+0x78>
 8009668:	3e01      	subs	r6, #1
 800966a:	e7a1      	b.n	80095b0 <__multiply+0x80>
 800966c:	0800bde9 	.word	0x0800bde9
 8009670:	0800bdfa 	.word	0x0800bdfa

08009674 <__pow5mult>:
 8009674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009678:	4615      	mov	r5, r2
 800967a:	f012 0203 	ands.w	r2, r2, #3
 800967e:	4607      	mov	r7, r0
 8009680:	460e      	mov	r6, r1
 8009682:	d007      	beq.n	8009694 <__pow5mult+0x20>
 8009684:	4c25      	ldr	r4, [pc, #148]	@ (800971c <__pow5mult+0xa8>)
 8009686:	3a01      	subs	r2, #1
 8009688:	2300      	movs	r3, #0
 800968a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800968e:	f7ff fe5d 	bl	800934c <__multadd>
 8009692:	4606      	mov	r6, r0
 8009694:	10ad      	asrs	r5, r5, #2
 8009696:	d03d      	beq.n	8009714 <__pow5mult+0xa0>
 8009698:	69fc      	ldr	r4, [r7, #28]
 800969a:	b97c      	cbnz	r4, 80096bc <__pow5mult+0x48>
 800969c:	2010      	movs	r0, #16
 800969e:	f7ff fd3d 	bl	800911c <malloc>
 80096a2:	4602      	mov	r2, r0
 80096a4:	61f8      	str	r0, [r7, #28]
 80096a6:	b928      	cbnz	r0, 80096b4 <__pow5mult+0x40>
 80096a8:	4b1d      	ldr	r3, [pc, #116]	@ (8009720 <__pow5mult+0xac>)
 80096aa:	481e      	ldr	r0, [pc, #120]	@ (8009724 <__pow5mult+0xb0>)
 80096ac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80096b0:	f001 fb62 	bl	800ad78 <__assert_func>
 80096b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80096b8:	6004      	str	r4, [r0, #0]
 80096ba:	60c4      	str	r4, [r0, #12]
 80096bc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80096c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80096c4:	b94c      	cbnz	r4, 80096da <__pow5mult+0x66>
 80096c6:	f240 2171 	movw	r1, #625	@ 0x271
 80096ca:	4638      	mov	r0, r7
 80096cc:	f7ff ff1a 	bl	8009504 <__i2b>
 80096d0:	2300      	movs	r3, #0
 80096d2:	f8c8 0008 	str.w	r0, [r8, #8]
 80096d6:	4604      	mov	r4, r0
 80096d8:	6003      	str	r3, [r0, #0]
 80096da:	f04f 0900 	mov.w	r9, #0
 80096de:	07eb      	lsls	r3, r5, #31
 80096e0:	d50a      	bpl.n	80096f8 <__pow5mult+0x84>
 80096e2:	4631      	mov	r1, r6
 80096e4:	4622      	mov	r2, r4
 80096e6:	4638      	mov	r0, r7
 80096e8:	f7ff ff22 	bl	8009530 <__multiply>
 80096ec:	4631      	mov	r1, r6
 80096ee:	4680      	mov	r8, r0
 80096f0:	4638      	mov	r0, r7
 80096f2:	f7ff fe09 	bl	8009308 <_Bfree>
 80096f6:	4646      	mov	r6, r8
 80096f8:	106d      	asrs	r5, r5, #1
 80096fa:	d00b      	beq.n	8009714 <__pow5mult+0xa0>
 80096fc:	6820      	ldr	r0, [r4, #0]
 80096fe:	b938      	cbnz	r0, 8009710 <__pow5mult+0x9c>
 8009700:	4622      	mov	r2, r4
 8009702:	4621      	mov	r1, r4
 8009704:	4638      	mov	r0, r7
 8009706:	f7ff ff13 	bl	8009530 <__multiply>
 800970a:	6020      	str	r0, [r4, #0]
 800970c:	f8c0 9000 	str.w	r9, [r0]
 8009710:	4604      	mov	r4, r0
 8009712:	e7e4      	b.n	80096de <__pow5mult+0x6a>
 8009714:	4630      	mov	r0, r6
 8009716:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800971a:	bf00      	nop
 800971c:	0800bf0c 	.word	0x0800bf0c
 8009720:	0800bd7a 	.word	0x0800bd7a
 8009724:	0800bdfa 	.word	0x0800bdfa

08009728 <__lshift>:
 8009728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800972c:	460c      	mov	r4, r1
 800972e:	6849      	ldr	r1, [r1, #4]
 8009730:	6923      	ldr	r3, [r4, #16]
 8009732:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009736:	68a3      	ldr	r3, [r4, #8]
 8009738:	4607      	mov	r7, r0
 800973a:	4691      	mov	r9, r2
 800973c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009740:	f108 0601 	add.w	r6, r8, #1
 8009744:	42b3      	cmp	r3, r6
 8009746:	db0b      	blt.n	8009760 <__lshift+0x38>
 8009748:	4638      	mov	r0, r7
 800974a:	f7ff fd9d 	bl	8009288 <_Balloc>
 800974e:	4605      	mov	r5, r0
 8009750:	b948      	cbnz	r0, 8009766 <__lshift+0x3e>
 8009752:	4602      	mov	r2, r0
 8009754:	4b28      	ldr	r3, [pc, #160]	@ (80097f8 <__lshift+0xd0>)
 8009756:	4829      	ldr	r0, [pc, #164]	@ (80097fc <__lshift+0xd4>)
 8009758:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800975c:	f001 fb0c 	bl	800ad78 <__assert_func>
 8009760:	3101      	adds	r1, #1
 8009762:	005b      	lsls	r3, r3, #1
 8009764:	e7ee      	b.n	8009744 <__lshift+0x1c>
 8009766:	2300      	movs	r3, #0
 8009768:	f100 0114 	add.w	r1, r0, #20
 800976c:	f100 0210 	add.w	r2, r0, #16
 8009770:	4618      	mov	r0, r3
 8009772:	4553      	cmp	r3, sl
 8009774:	db33      	blt.n	80097de <__lshift+0xb6>
 8009776:	6920      	ldr	r0, [r4, #16]
 8009778:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800977c:	f104 0314 	add.w	r3, r4, #20
 8009780:	f019 091f 	ands.w	r9, r9, #31
 8009784:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009788:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800978c:	d02b      	beq.n	80097e6 <__lshift+0xbe>
 800978e:	f1c9 0e20 	rsb	lr, r9, #32
 8009792:	468a      	mov	sl, r1
 8009794:	2200      	movs	r2, #0
 8009796:	6818      	ldr	r0, [r3, #0]
 8009798:	fa00 f009 	lsl.w	r0, r0, r9
 800979c:	4310      	orrs	r0, r2
 800979e:	f84a 0b04 	str.w	r0, [sl], #4
 80097a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80097a6:	459c      	cmp	ip, r3
 80097a8:	fa22 f20e 	lsr.w	r2, r2, lr
 80097ac:	d8f3      	bhi.n	8009796 <__lshift+0x6e>
 80097ae:	ebac 0304 	sub.w	r3, ip, r4
 80097b2:	3b15      	subs	r3, #21
 80097b4:	f023 0303 	bic.w	r3, r3, #3
 80097b8:	3304      	adds	r3, #4
 80097ba:	f104 0015 	add.w	r0, r4, #21
 80097be:	4560      	cmp	r0, ip
 80097c0:	bf88      	it	hi
 80097c2:	2304      	movhi	r3, #4
 80097c4:	50ca      	str	r2, [r1, r3]
 80097c6:	b10a      	cbz	r2, 80097cc <__lshift+0xa4>
 80097c8:	f108 0602 	add.w	r6, r8, #2
 80097cc:	3e01      	subs	r6, #1
 80097ce:	4638      	mov	r0, r7
 80097d0:	612e      	str	r6, [r5, #16]
 80097d2:	4621      	mov	r1, r4
 80097d4:	f7ff fd98 	bl	8009308 <_Bfree>
 80097d8:	4628      	mov	r0, r5
 80097da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097de:	f842 0f04 	str.w	r0, [r2, #4]!
 80097e2:	3301      	adds	r3, #1
 80097e4:	e7c5      	b.n	8009772 <__lshift+0x4a>
 80097e6:	3904      	subs	r1, #4
 80097e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80097ec:	f841 2f04 	str.w	r2, [r1, #4]!
 80097f0:	459c      	cmp	ip, r3
 80097f2:	d8f9      	bhi.n	80097e8 <__lshift+0xc0>
 80097f4:	e7ea      	b.n	80097cc <__lshift+0xa4>
 80097f6:	bf00      	nop
 80097f8:	0800bde9 	.word	0x0800bde9
 80097fc:	0800bdfa 	.word	0x0800bdfa

08009800 <__mcmp>:
 8009800:	690a      	ldr	r2, [r1, #16]
 8009802:	4603      	mov	r3, r0
 8009804:	6900      	ldr	r0, [r0, #16]
 8009806:	1a80      	subs	r0, r0, r2
 8009808:	b530      	push	{r4, r5, lr}
 800980a:	d10e      	bne.n	800982a <__mcmp+0x2a>
 800980c:	3314      	adds	r3, #20
 800980e:	3114      	adds	r1, #20
 8009810:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009814:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009818:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800981c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009820:	4295      	cmp	r5, r2
 8009822:	d003      	beq.n	800982c <__mcmp+0x2c>
 8009824:	d205      	bcs.n	8009832 <__mcmp+0x32>
 8009826:	f04f 30ff 	mov.w	r0, #4294967295
 800982a:	bd30      	pop	{r4, r5, pc}
 800982c:	42a3      	cmp	r3, r4
 800982e:	d3f3      	bcc.n	8009818 <__mcmp+0x18>
 8009830:	e7fb      	b.n	800982a <__mcmp+0x2a>
 8009832:	2001      	movs	r0, #1
 8009834:	e7f9      	b.n	800982a <__mcmp+0x2a>
	...

08009838 <__mdiff>:
 8009838:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800983c:	4689      	mov	r9, r1
 800983e:	4606      	mov	r6, r0
 8009840:	4611      	mov	r1, r2
 8009842:	4648      	mov	r0, r9
 8009844:	4614      	mov	r4, r2
 8009846:	f7ff ffdb 	bl	8009800 <__mcmp>
 800984a:	1e05      	subs	r5, r0, #0
 800984c:	d112      	bne.n	8009874 <__mdiff+0x3c>
 800984e:	4629      	mov	r1, r5
 8009850:	4630      	mov	r0, r6
 8009852:	f7ff fd19 	bl	8009288 <_Balloc>
 8009856:	4602      	mov	r2, r0
 8009858:	b928      	cbnz	r0, 8009866 <__mdiff+0x2e>
 800985a:	4b3f      	ldr	r3, [pc, #252]	@ (8009958 <__mdiff+0x120>)
 800985c:	f240 2137 	movw	r1, #567	@ 0x237
 8009860:	483e      	ldr	r0, [pc, #248]	@ (800995c <__mdiff+0x124>)
 8009862:	f001 fa89 	bl	800ad78 <__assert_func>
 8009866:	2301      	movs	r3, #1
 8009868:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800986c:	4610      	mov	r0, r2
 800986e:	b003      	add	sp, #12
 8009870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009874:	bfbc      	itt	lt
 8009876:	464b      	movlt	r3, r9
 8009878:	46a1      	movlt	r9, r4
 800987a:	4630      	mov	r0, r6
 800987c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009880:	bfba      	itte	lt
 8009882:	461c      	movlt	r4, r3
 8009884:	2501      	movlt	r5, #1
 8009886:	2500      	movge	r5, #0
 8009888:	f7ff fcfe 	bl	8009288 <_Balloc>
 800988c:	4602      	mov	r2, r0
 800988e:	b918      	cbnz	r0, 8009898 <__mdiff+0x60>
 8009890:	4b31      	ldr	r3, [pc, #196]	@ (8009958 <__mdiff+0x120>)
 8009892:	f240 2145 	movw	r1, #581	@ 0x245
 8009896:	e7e3      	b.n	8009860 <__mdiff+0x28>
 8009898:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800989c:	6926      	ldr	r6, [r4, #16]
 800989e:	60c5      	str	r5, [r0, #12]
 80098a0:	f109 0310 	add.w	r3, r9, #16
 80098a4:	f109 0514 	add.w	r5, r9, #20
 80098a8:	f104 0e14 	add.w	lr, r4, #20
 80098ac:	f100 0b14 	add.w	fp, r0, #20
 80098b0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80098b4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80098b8:	9301      	str	r3, [sp, #4]
 80098ba:	46d9      	mov	r9, fp
 80098bc:	f04f 0c00 	mov.w	ip, #0
 80098c0:	9b01      	ldr	r3, [sp, #4]
 80098c2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80098c6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80098ca:	9301      	str	r3, [sp, #4]
 80098cc:	fa1f f38a 	uxth.w	r3, sl
 80098d0:	4619      	mov	r1, r3
 80098d2:	b283      	uxth	r3, r0
 80098d4:	1acb      	subs	r3, r1, r3
 80098d6:	0c00      	lsrs	r0, r0, #16
 80098d8:	4463      	add	r3, ip
 80098da:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80098de:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80098e2:	b29b      	uxth	r3, r3
 80098e4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80098e8:	4576      	cmp	r6, lr
 80098ea:	f849 3b04 	str.w	r3, [r9], #4
 80098ee:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80098f2:	d8e5      	bhi.n	80098c0 <__mdiff+0x88>
 80098f4:	1b33      	subs	r3, r6, r4
 80098f6:	3b15      	subs	r3, #21
 80098f8:	f023 0303 	bic.w	r3, r3, #3
 80098fc:	3415      	adds	r4, #21
 80098fe:	3304      	adds	r3, #4
 8009900:	42a6      	cmp	r6, r4
 8009902:	bf38      	it	cc
 8009904:	2304      	movcc	r3, #4
 8009906:	441d      	add	r5, r3
 8009908:	445b      	add	r3, fp
 800990a:	461e      	mov	r6, r3
 800990c:	462c      	mov	r4, r5
 800990e:	4544      	cmp	r4, r8
 8009910:	d30e      	bcc.n	8009930 <__mdiff+0xf8>
 8009912:	f108 0103 	add.w	r1, r8, #3
 8009916:	1b49      	subs	r1, r1, r5
 8009918:	f021 0103 	bic.w	r1, r1, #3
 800991c:	3d03      	subs	r5, #3
 800991e:	45a8      	cmp	r8, r5
 8009920:	bf38      	it	cc
 8009922:	2100      	movcc	r1, #0
 8009924:	440b      	add	r3, r1
 8009926:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800992a:	b191      	cbz	r1, 8009952 <__mdiff+0x11a>
 800992c:	6117      	str	r7, [r2, #16]
 800992e:	e79d      	b.n	800986c <__mdiff+0x34>
 8009930:	f854 1b04 	ldr.w	r1, [r4], #4
 8009934:	46e6      	mov	lr, ip
 8009936:	0c08      	lsrs	r0, r1, #16
 8009938:	fa1c fc81 	uxtah	ip, ip, r1
 800993c:	4471      	add	r1, lr
 800993e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009942:	b289      	uxth	r1, r1
 8009944:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009948:	f846 1b04 	str.w	r1, [r6], #4
 800994c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009950:	e7dd      	b.n	800990e <__mdiff+0xd6>
 8009952:	3f01      	subs	r7, #1
 8009954:	e7e7      	b.n	8009926 <__mdiff+0xee>
 8009956:	bf00      	nop
 8009958:	0800bde9 	.word	0x0800bde9
 800995c:	0800bdfa 	.word	0x0800bdfa

08009960 <__ulp>:
 8009960:	b082      	sub	sp, #8
 8009962:	ed8d 0b00 	vstr	d0, [sp]
 8009966:	9a01      	ldr	r2, [sp, #4]
 8009968:	4b0f      	ldr	r3, [pc, #60]	@ (80099a8 <__ulp+0x48>)
 800996a:	4013      	ands	r3, r2
 800996c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009970:	2b00      	cmp	r3, #0
 8009972:	dc08      	bgt.n	8009986 <__ulp+0x26>
 8009974:	425b      	negs	r3, r3
 8009976:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800997a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800997e:	da04      	bge.n	800998a <__ulp+0x2a>
 8009980:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009984:	4113      	asrs	r3, r2
 8009986:	2200      	movs	r2, #0
 8009988:	e008      	b.n	800999c <__ulp+0x3c>
 800998a:	f1a2 0314 	sub.w	r3, r2, #20
 800998e:	2b1e      	cmp	r3, #30
 8009990:	bfda      	itte	le
 8009992:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009996:	40da      	lsrle	r2, r3
 8009998:	2201      	movgt	r2, #1
 800999a:	2300      	movs	r3, #0
 800999c:	4619      	mov	r1, r3
 800999e:	4610      	mov	r0, r2
 80099a0:	ec41 0b10 	vmov	d0, r0, r1
 80099a4:	b002      	add	sp, #8
 80099a6:	4770      	bx	lr
 80099a8:	7ff00000 	.word	0x7ff00000

080099ac <__b2d>:
 80099ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099b0:	6906      	ldr	r6, [r0, #16]
 80099b2:	f100 0814 	add.w	r8, r0, #20
 80099b6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80099ba:	1f37      	subs	r7, r6, #4
 80099bc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80099c0:	4610      	mov	r0, r2
 80099c2:	f7ff fd53 	bl	800946c <__hi0bits>
 80099c6:	f1c0 0320 	rsb	r3, r0, #32
 80099ca:	280a      	cmp	r0, #10
 80099cc:	600b      	str	r3, [r1, #0]
 80099ce:	491b      	ldr	r1, [pc, #108]	@ (8009a3c <__b2d+0x90>)
 80099d0:	dc15      	bgt.n	80099fe <__b2d+0x52>
 80099d2:	f1c0 0c0b 	rsb	ip, r0, #11
 80099d6:	fa22 f30c 	lsr.w	r3, r2, ip
 80099da:	45b8      	cmp	r8, r7
 80099dc:	ea43 0501 	orr.w	r5, r3, r1
 80099e0:	bf34      	ite	cc
 80099e2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80099e6:	2300      	movcs	r3, #0
 80099e8:	3015      	adds	r0, #21
 80099ea:	fa02 f000 	lsl.w	r0, r2, r0
 80099ee:	fa23 f30c 	lsr.w	r3, r3, ip
 80099f2:	4303      	orrs	r3, r0
 80099f4:	461c      	mov	r4, r3
 80099f6:	ec45 4b10 	vmov	d0, r4, r5
 80099fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099fe:	45b8      	cmp	r8, r7
 8009a00:	bf3a      	itte	cc
 8009a02:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009a06:	f1a6 0708 	subcc.w	r7, r6, #8
 8009a0a:	2300      	movcs	r3, #0
 8009a0c:	380b      	subs	r0, #11
 8009a0e:	d012      	beq.n	8009a36 <__b2d+0x8a>
 8009a10:	f1c0 0120 	rsb	r1, r0, #32
 8009a14:	fa23 f401 	lsr.w	r4, r3, r1
 8009a18:	4082      	lsls	r2, r0
 8009a1a:	4322      	orrs	r2, r4
 8009a1c:	4547      	cmp	r7, r8
 8009a1e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009a22:	bf8c      	ite	hi
 8009a24:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009a28:	2200      	movls	r2, #0
 8009a2a:	4083      	lsls	r3, r0
 8009a2c:	40ca      	lsrs	r2, r1
 8009a2e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009a32:	4313      	orrs	r3, r2
 8009a34:	e7de      	b.n	80099f4 <__b2d+0x48>
 8009a36:	ea42 0501 	orr.w	r5, r2, r1
 8009a3a:	e7db      	b.n	80099f4 <__b2d+0x48>
 8009a3c:	3ff00000 	.word	0x3ff00000

08009a40 <__d2b>:
 8009a40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009a44:	460f      	mov	r7, r1
 8009a46:	2101      	movs	r1, #1
 8009a48:	ec59 8b10 	vmov	r8, r9, d0
 8009a4c:	4616      	mov	r6, r2
 8009a4e:	f7ff fc1b 	bl	8009288 <_Balloc>
 8009a52:	4604      	mov	r4, r0
 8009a54:	b930      	cbnz	r0, 8009a64 <__d2b+0x24>
 8009a56:	4602      	mov	r2, r0
 8009a58:	4b23      	ldr	r3, [pc, #140]	@ (8009ae8 <__d2b+0xa8>)
 8009a5a:	4824      	ldr	r0, [pc, #144]	@ (8009aec <__d2b+0xac>)
 8009a5c:	f240 310f 	movw	r1, #783	@ 0x30f
 8009a60:	f001 f98a 	bl	800ad78 <__assert_func>
 8009a64:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009a68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009a6c:	b10d      	cbz	r5, 8009a72 <__d2b+0x32>
 8009a6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009a72:	9301      	str	r3, [sp, #4]
 8009a74:	f1b8 0300 	subs.w	r3, r8, #0
 8009a78:	d023      	beq.n	8009ac2 <__d2b+0x82>
 8009a7a:	4668      	mov	r0, sp
 8009a7c:	9300      	str	r3, [sp, #0]
 8009a7e:	f7ff fd14 	bl	80094aa <__lo0bits>
 8009a82:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009a86:	b1d0      	cbz	r0, 8009abe <__d2b+0x7e>
 8009a88:	f1c0 0320 	rsb	r3, r0, #32
 8009a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8009a90:	430b      	orrs	r3, r1
 8009a92:	40c2      	lsrs	r2, r0
 8009a94:	6163      	str	r3, [r4, #20]
 8009a96:	9201      	str	r2, [sp, #4]
 8009a98:	9b01      	ldr	r3, [sp, #4]
 8009a9a:	61a3      	str	r3, [r4, #24]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	bf0c      	ite	eq
 8009aa0:	2201      	moveq	r2, #1
 8009aa2:	2202      	movne	r2, #2
 8009aa4:	6122      	str	r2, [r4, #16]
 8009aa6:	b1a5      	cbz	r5, 8009ad2 <__d2b+0x92>
 8009aa8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009aac:	4405      	add	r5, r0
 8009aae:	603d      	str	r5, [r7, #0]
 8009ab0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009ab4:	6030      	str	r0, [r6, #0]
 8009ab6:	4620      	mov	r0, r4
 8009ab8:	b003      	add	sp, #12
 8009aba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009abe:	6161      	str	r1, [r4, #20]
 8009ac0:	e7ea      	b.n	8009a98 <__d2b+0x58>
 8009ac2:	a801      	add	r0, sp, #4
 8009ac4:	f7ff fcf1 	bl	80094aa <__lo0bits>
 8009ac8:	9b01      	ldr	r3, [sp, #4]
 8009aca:	6163      	str	r3, [r4, #20]
 8009acc:	3020      	adds	r0, #32
 8009ace:	2201      	movs	r2, #1
 8009ad0:	e7e8      	b.n	8009aa4 <__d2b+0x64>
 8009ad2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009ad6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009ada:	6038      	str	r0, [r7, #0]
 8009adc:	6918      	ldr	r0, [r3, #16]
 8009ade:	f7ff fcc5 	bl	800946c <__hi0bits>
 8009ae2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009ae6:	e7e5      	b.n	8009ab4 <__d2b+0x74>
 8009ae8:	0800bde9 	.word	0x0800bde9
 8009aec:	0800bdfa 	.word	0x0800bdfa

08009af0 <__ratio>:
 8009af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009af4:	b085      	sub	sp, #20
 8009af6:	e9cd 1000 	strd	r1, r0, [sp]
 8009afa:	a902      	add	r1, sp, #8
 8009afc:	f7ff ff56 	bl	80099ac <__b2d>
 8009b00:	9800      	ldr	r0, [sp, #0]
 8009b02:	a903      	add	r1, sp, #12
 8009b04:	ec55 4b10 	vmov	r4, r5, d0
 8009b08:	f7ff ff50 	bl	80099ac <__b2d>
 8009b0c:	9b01      	ldr	r3, [sp, #4]
 8009b0e:	6919      	ldr	r1, [r3, #16]
 8009b10:	9b00      	ldr	r3, [sp, #0]
 8009b12:	691b      	ldr	r3, [r3, #16]
 8009b14:	1ac9      	subs	r1, r1, r3
 8009b16:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009b1a:	1a9b      	subs	r3, r3, r2
 8009b1c:	ec5b ab10 	vmov	sl, fp, d0
 8009b20:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	bfce      	itee	gt
 8009b28:	462a      	movgt	r2, r5
 8009b2a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009b2e:	465a      	movle	r2, fp
 8009b30:	462f      	mov	r7, r5
 8009b32:	46d9      	mov	r9, fp
 8009b34:	bfcc      	ite	gt
 8009b36:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009b3a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009b3e:	464b      	mov	r3, r9
 8009b40:	4652      	mov	r2, sl
 8009b42:	4620      	mov	r0, r4
 8009b44:	4639      	mov	r1, r7
 8009b46:	f7f6 fe91 	bl	800086c <__aeabi_ddiv>
 8009b4a:	ec41 0b10 	vmov	d0, r0, r1
 8009b4e:	b005      	add	sp, #20
 8009b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009b54 <__copybits>:
 8009b54:	3901      	subs	r1, #1
 8009b56:	b570      	push	{r4, r5, r6, lr}
 8009b58:	1149      	asrs	r1, r1, #5
 8009b5a:	6914      	ldr	r4, [r2, #16]
 8009b5c:	3101      	adds	r1, #1
 8009b5e:	f102 0314 	add.w	r3, r2, #20
 8009b62:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009b66:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009b6a:	1f05      	subs	r5, r0, #4
 8009b6c:	42a3      	cmp	r3, r4
 8009b6e:	d30c      	bcc.n	8009b8a <__copybits+0x36>
 8009b70:	1aa3      	subs	r3, r4, r2
 8009b72:	3b11      	subs	r3, #17
 8009b74:	f023 0303 	bic.w	r3, r3, #3
 8009b78:	3211      	adds	r2, #17
 8009b7a:	42a2      	cmp	r2, r4
 8009b7c:	bf88      	it	hi
 8009b7e:	2300      	movhi	r3, #0
 8009b80:	4418      	add	r0, r3
 8009b82:	2300      	movs	r3, #0
 8009b84:	4288      	cmp	r0, r1
 8009b86:	d305      	bcc.n	8009b94 <__copybits+0x40>
 8009b88:	bd70      	pop	{r4, r5, r6, pc}
 8009b8a:	f853 6b04 	ldr.w	r6, [r3], #4
 8009b8e:	f845 6f04 	str.w	r6, [r5, #4]!
 8009b92:	e7eb      	b.n	8009b6c <__copybits+0x18>
 8009b94:	f840 3b04 	str.w	r3, [r0], #4
 8009b98:	e7f4      	b.n	8009b84 <__copybits+0x30>

08009b9a <__any_on>:
 8009b9a:	f100 0214 	add.w	r2, r0, #20
 8009b9e:	6900      	ldr	r0, [r0, #16]
 8009ba0:	114b      	asrs	r3, r1, #5
 8009ba2:	4298      	cmp	r0, r3
 8009ba4:	b510      	push	{r4, lr}
 8009ba6:	db11      	blt.n	8009bcc <__any_on+0x32>
 8009ba8:	dd0a      	ble.n	8009bc0 <__any_on+0x26>
 8009baa:	f011 011f 	ands.w	r1, r1, #31
 8009bae:	d007      	beq.n	8009bc0 <__any_on+0x26>
 8009bb0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009bb4:	fa24 f001 	lsr.w	r0, r4, r1
 8009bb8:	fa00 f101 	lsl.w	r1, r0, r1
 8009bbc:	428c      	cmp	r4, r1
 8009bbe:	d10b      	bne.n	8009bd8 <__any_on+0x3e>
 8009bc0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009bc4:	4293      	cmp	r3, r2
 8009bc6:	d803      	bhi.n	8009bd0 <__any_on+0x36>
 8009bc8:	2000      	movs	r0, #0
 8009bca:	bd10      	pop	{r4, pc}
 8009bcc:	4603      	mov	r3, r0
 8009bce:	e7f7      	b.n	8009bc0 <__any_on+0x26>
 8009bd0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009bd4:	2900      	cmp	r1, #0
 8009bd6:	d0f5      	beq.n	8009bc4 <__any_on+0x2a>
 8009bd8:	2001      	movs	r0, #1
 8009bda:	e7f6      	b.n	8009bca <__any_on+0x30>

08009bdc <sulp>:
 8009bdc:	b570      	push	{r4, r5, r6, lr}
 8009bde:	4604      	mov	r4, r0
 8009be0:	460d      	mov	r5, r1
 8009be2:	ec45 4b10 	vmov	d0, r4, r5
 8009be6:	4616      	mov	r6, r2
 8009be8:	f7ff feba 	bl	8009960 <__ulp>
 8009bec:	ec51 0b10 	vmov	r0, r1, d0
 8009bf0:	b17e      	cbz	r6, 8009c12 <sulp+0x36>
 8009bf2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009bf6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	dd09      	ble.n	8009c12 <sulp+0x36>
 8009bfe:	051b      	lsls	r3, r3, #20
 8009c00:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009c04:	2400      	movs	r4, #0
 8009c06:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009c0a:	4622      	mov	r2, r4
 8009c0c:	462b      	mov	r3, r5
 8009c0e:	f7f6 fd03 	bl	8000618 <__aeabi_dmul>
 8009c12:	ec41 0b10 	vmov	d0, r0, r1
 8009c16:	bd70      	pop	{r4, r5, r6, pc}

08009c18 <_strtod_l>:
 8009c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c1c:	b09f      	sub	sp, #124	@ 0x7c
 8009c1e:	460c      	mov	r4, r1
 8009c20:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009c22:	2200      	movs	r2, #0
 8009c24:	921a      	str	r2, [sp, #104]	@ 0x68
 8009c26:	9005      	str	r0, [sp, #20]
 8009c28:	f04f 0a00 	mov.w	sl, #0
 8009c2c:	f04f 0b00 	mov.w	fp, #0
 8009c30:	460a      	mov	r2, r1
 8009c32:	9219      	str	r2, [sp, #100]	@ 0x64
 8009c34:	7811      	ldrb	r1, [r2, #0]
 8009c36:	292b      	cmp	r1, #43	@ 0x2b
 8009c38:	d04a      	beq.n	8009cd0 <_strtod_l+0xb8>
 8009c3a:	d838      	bhi.n	8009cae <_strtod_l+0x96>
 8009c3c:	290d      	cmp	r1, #13
 8009c3e:	d832      	bhi.n	8009ca6 <_strtod_l+0x8e>
 8009c40:	2908      	cmp	r1, #8
 8009c42:	d832      	bhi.n	8009caa <_strtod_l+0x92>
 8009c44:	2900      	cmp	r1, #0
 8009c46:	d03b      	beq.n	8009cc0 <_strtod_l+0xa8>
 8009c48:	2200      	movs	r2, #0
 8009c4a:	920e      	str	r2, [sp, #56]	@ 0x38
 8009c4c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009c4e:	782a      	ldrb	r2, [r5, #0]
 8009c50:	2a30      	cmp	r2, #48	@ 0x30
 8009c52:	f040 80b2 	bne.w	8009dba <_strtod_l+0x1a2>
 8009c56:	786a      	ldrb	r2, [r5, #1]
 8009c58:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009c5c:	2a58      	cmp	r2, #88	@ 0x58
 8009c5e:	d16e      	bne.n	8009d3e <_strtod_l+0x126>
 8009c60:	9302      	str	r3, [sp, #8]
 8009c62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c64:	9301      	str	r3, [sp, #4]
 8009c66:	ab1a      	add	r3, sp, #104	@ 0x68
 8009c68:	9300      	str	r3, [sp, #0]
 8009c6a:	4a8f      	ldr	r2, [pc, #572]	@ (8009ea8 <_strtod_l+0x290>)
 8009c6c:	9805      	ldr	r0, [sp, #20]
 8009c6e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009c70:	a919      	add	r1, sp, #100	@ 0x64
 8009c72:	f001 f91b 	bl	800aeac <__gethex>
 8009c76:	f010 060f 	ands.w	r6, r0, #15
 8009c7a:	4604      	mov	r4, r0
 8009c7c:	d005      	beq.n	8009c8a <_strtod_l+0x72>
 8009c7e:	2e06      	cmp	r6, #6
 8009c80:	d128      	bne.n	8009cd4 <_strtod_l+0xbc>
 8009c82:	3501      	adds	r5, #1
 8009c84:	2300      	movs	r3, #0
 8009c86:	9519      	str	r5, [sp, #100]	@ 0x64
 8009c88:	930e      	str	r3, [sp, #56]	@ 0x38
 8009c8a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	f040 858e 	bne.w	800a7ae <_strtod_l+0xb96>
 8009c92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c94:	b1cb      	cbz	r3, 8009cca <_strtod_l+0xb2>
 8009c96:	4652      	mov	r2, sl
 8009c98:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009c9c:	ec43 2b10 	vmov	d0, r2, r3
 8009ca0:	b01f      	add	sp, #124	@ 0x7c
 8009ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ca6:	2920      	cmp	r1, #32
 8009ca8:	d1ce      	bne.n	8009c48 <_strtod_l+0x30>
 8009caa:	3201      	adds	r2, #1
 8009cac:	e7c1      	b.n	8009c32 <_strtod_l+0x1a>
 8009cae:	292d      	cmp	r1, #45	@ 0x2d
 8009cb0:	d1ca      	bne.n	8009c48 <_strtod_l+0x30>
 8009cb2:	2101      	movs	r1, #1
 8009cb4:	910e      	str	r1, [sp, #56]	@ 0x38
 8009cb6:	1c51      	adds	r1, r2, #1
 8009cb8:	9119      	str	r1, [sp, #100]	@ 0x64
 8009cba:	7852      	ldrb	r2, [r2, #1]
 8009cbc:	2a00      	cmp	r2, #0
 8009cbe:	d1c5      	bne.n	8009c4c <_strtod_l+0x34>
 8009cc0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009cc2:	9419      	str	r4, [sp, #100]	@ 0x64
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	f040 8570 	bne.w	800a7aa <_strtod_l+0xb92>
 8009cca:	4652      	mov	r2, sl
 8009ccc:	465b      	mov	r3, fp
 8009cce:	e7e5      	b.n	8009c9c <_strtod_l+0x84>
 8009cd0:	2100      	movs	r1, #0
 8009cd2:	e7ef      	b.n	8009cb4 <_strtod_l+0x9c>
 8009cd4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009cd6:	b13a      	cbz	r2, 8009ce8 <_strtod_l+0xd0>
 8009cd8:	2135      	movs	r1, #53	@ 0x35
 8009cda:	a81c      	add	r0, sp, #112	@ 0x70
 8009cdc:	f7ff ff3a 	bl	8009b54 <__copybits>
 8009ce0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ce2:	9805      	ldr	r0, [sp, #20]
 8009ce4:	f7ff fb10 	bl	8009308 <_Bfree>
 8009ce8:	3e01      	subs	r6, #1
 8009cea:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009cec:	2e04      	cmp	r6, #4
 8009cee:	d806      	bhi.n	8009cfe <_strtod_l+0xe6>
 8009cf0:	e8df f006 	tbb	[pc, r6]
 8009cf4:	201d0314 	.word	0x201d0314
 8009cf8:	14          	.byte	0x14
 8009cf9:	00          	.byte	0x00
 8009cfa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009cfe:	05e1      	lsls	r1, r4, #23
 8009d00:	bf48      	it	mi
 8009d02:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009d06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009d0a:	0d1b      	lsrs	r3, r3, #20
 8009d0c:	051b      	lsls	r3, r3, #20
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d1bb      	bne.n	8009c8a <_strtod_l+0x72>
 8009d12:	f7fe fb1d 	bl	8008350 <__errno>
 8009d16:	2322      	movs	r3, #34	@ 0x22
 8009d18:	6003      	str	r3, [r0, #0]
 8009d1a:	e7b6      	b.n	8009c8a <_strtod_l+0x72>
 8009d1c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009d20:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009d24:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009d28:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009d2c:	e7e7      	b.n	8009cfe <_strtod_l+0xe6>
 8009d2e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009eb0 <_strtod_l+0x298>
 8009d32:	e7e4      	b.n	8009cfe <_strtod_l+0xe6>
 8009d34:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009d38:	f04f 3aff 	mov.w	sl, #4294967295
 8009d3c:	e7df      	b.n	8009cfe <_strtod_l+0xe6>
 8009d3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009d40:	1c5a      	adds	r2, r3, #1
 8009d42:	9219      	str	r2, [sp, #100]	@ 0x64
 8009d44:	785b      	ldrb	r3, [r3, #1]
 8009d46:	2b30      	cmp	r3, #48	@ 0x30
 8009d48:	d0f9      	beq.n	8009d3e <_strtod_l+0x126>
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d09d      	beq.n	8009c8a <_strtod_l+0x72>
 8009d4e:	2301      	movs	r3, #1
 8009d50:	2700      	movs	r7, #0
 8009d52:	9308      	str	r3, [sp, #32]
 8009d54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009d56:	930c      	str	r3, [sp, #48]	@ 0x30
 8009d58:	970b      	str	r7, [sp, #44]	@ 0x2c
 8009d5a:	46b9      	mov	r9, r7
 8009d5c:	220a      	movs	r2, #10
 8009d5e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009d60:	7805      	ldrb	r5, [r0, #0]
 8009d62:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009d66:	b2d9      	uxtb	r1, r3
 8009d68:	2909      	cmp	r1, #9
 8009d6a:	d928      	bls.n	8009dbe <_strtod_l+0x1a6>
 8009d6c:	494f      	ldr	r1, [pc, #316]	@ (8009eac <_strtod_l+0x294>)
 8009d6e:	2201      	movs	r2, #1
 8009d70:	f000 ffd6 	bl	800ad20 <strncmp>
 8009d74:	2800      	cmp	r0, #0
 8009d76:	d032      	beq.n	8009dde <_strtod_l+0x1c6>
 8009d78:	2000      	movs	r0, #0
 8009d7a:	462a      	mov	r2, r5
 8009d7c:	900a      	str	r0, [sp, #40]	@ 0x28
 8009d7e:	464d      	mov	r5, r9
 8009d80:	4603      	mov	r3, r0
 8009d82:	2a65      	cmp	r2, #101	@ 0x65
 8009d84:	d001      	beq.n	8009d8a <_strtod_l+0x172>
 8009d86:	2a45      	cmp	r2, #69	@ 0x45
 8009d88:	d114      	bne.n	8009db4 <_strtod_l+0x19c>
 8009d8a:	b91d      	cbnz	r5, 8009d94 <_strtod_l+0x17c>
 8009d8c:	9a08      	ldr	r2, [sp, #32]
 8009d8e:	4302      	orrs	r2, r0
 8009d90:	d096      	beq.n	8009cc0 <_strtod_l+0xa8>
 8009d92:	2500      	movs	r5, #0
 8009d94:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009d96:	1c62      	adds	r2, r4, #1
 8009d98:	9219      	str	r2, [sp, #100]	@ 0x64
 8009d9a:	7862      	ldrb	r2, [r4, #1]
 8009d9c:	2a2b      	cmp	r2, #43	@ 0x2b
 8009d9e:	d07a      	beq.n	8009e96 <_strtod_l+0x27e>
 8009da0:	2a2d      	cmp	r2, #45	@ 0x2d
 8009da2:	d07e      	beq.n	8009ea2 <_strtod_l+0x28a>
 8009da4:	f04f 0c00 	mov.w	ip, #0
 8009da8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009dac:	2909      	cmp	r1, #9
 8009dae:	f240 8085 	bls.w	8009ebc <_strtod_l+0x2a4>
 8009db2:	9419      	str	r4, [sp, #100]	@ 0x64
 8009db4:	f04f 0800 	mov.w	r8, #0
 8009db8:	e0a5      	b.n	8009f06 <_strtod_l+0x2ee>
 8009dba:	2300      	movs	r3, #0
 8009dbc:	e7c8      	b.n	8009d50 <_strtod_l+0x138>
 8009dbe:	f1b9 0f08 	cmp.w	r9, #8
 8009dc2:	bfd8      	it	le
 8009dc4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8009dc6:	f100 0001 	add.w	r0, r0, #1
 8009dca:	bfda      	itte	le
 8009dcc:	fb02 3301 	mlale	r3, r2, r1, r3
 8009dd0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8009dd2:	fb02 3707 	mlagt	r7, r2, r7, r3
 8009dd6:	f109 0901 	add.w	r9, r9, #1
 8009dda:	9019      	str	r0, [sp, #100]	@ 0x64
 8009ddc:	e7bf      	b.n	8009d5e <_strtod_l+0x146>
 8009dde:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009de0:	1c5a      	adds	r2, r3, #1
 8009de2:	9219      	str	r2, [sp, #100]	@ 0x64
 8009de4:	785a      	ldrb	r2, [r3, #1]
 8009de6:	f1b9 0f00 	cmp.w	r9, #0
 8009dea:	d03b      	beq.n	8009e64 <_strtod_l+0x24c>
 8009dec:	900a      	str	r0, [sp, #40]	@ 0x28
 8009dee:	464d      	mov	r5, r9
 8009df0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009df4:	2b09      	cmp	r3, #9
 8009df6:	d912      	bls.n	8009e1e <_strtod_l+0x206>
 8009df8:	2301      	movs	r3, #1
 8009dfa:	e7c2      	b.n	8009d82 <_strtod_l+0x16a>
 8009dfc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009dfe:	1c5a      	adds	r2, r3, #1
 8009e00:	9219      	str	r2, [sp, #100]	@ 0x64
 8009e02:	785a      	ldrb	r2, [r3, #1]
 8009e04:	3001      	adds	r0, #1
 8009e06:	2a30      	cmp	r2, #48	@ 0x30
 8009e08:	d0f8      	beq.n	8009dfc <_strtod_l+0x1e4>
 8009e0a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009e0e:	2b08      	cmp	r3, #8
 8009e10:	f200 84d2 	bhi.w	800a7b8 <_strtod_l+0xba0>
 8009e14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009e16:	900a      	str	r0, [sp, #40]	@ 0x28
 8009e18:	2000      	movs	r0, #0
 8009e1a:	930c      	str	r3, [sp, #48]	@ 0x30
 8009e1c:	4605      	mov	r5, r0
 8009e1e:	3a30      	subs	r2, #48	@ 0x30
 8009e20:	f100 0301 	add.w	r3, r0, #1
 8009e24:	d018      	beq.n	8009e58 <_strtod_l+0x240>
 8009e26:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009e28:	4419      	add	r1, r3
 8009e2a:	910a      	str	r1, [sp, #40]	@ 0x28
 8009e2c:	462e      	mov	r6, r5
 8009e2e:	f04f 0e0a 	mov.w	lr, #10
 8009e32:	1c71      	adds	r1, r6, #1
 8009e34:	eba1 0c05 	sub.w	ip, r1, r5
 8009e38:	4563      	cmp	r3, ip
 8009e3a:	dc15      	bgt.n	8009e68 <_strtod_l+0x250>
 8009e3c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009e40:	182b      	adds	r3, r5, r0
 8009e42:	2b08      	cmp	r3, #8
 8009e44:	f105 0501 	add.w	r5, r5, #1
 8009e48:	4405      	add	r5, r0
 8009e4a:	dc1a      	bgt.n	8009e82 <_strtod_l+0x26a>
 8009e4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009e4e:	230a      	movs	r3, #10
 8009e50:	fb03 2301 	mla	r3, r3, r1, r2
 8009e54:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009e56:	2300      	movs	r3, #0
 8009e58:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009e5a:	1c51      	adds	r1, r2, #1
 8009e5c:	9119      	str	r1, [sp, #100]	@ 0x64
 8009e5e:	7852      	ldrb	r2, [r2, #1]
 8009e60:	4618      	mov	r0, r3
 8009e62:	e7c5      	b.n	8009df0 <_strtod_l+0x1d8>
 8009e64:	4648      	mov	r0, r9
 8009e66:	e7ce      	b.n	8009e06 <_strtod_l+0x1ee>
 8009e68:	2e08      	cmp	r6, #8
 8009e6a:	dc05      	bgt.n	8009e78 <_strtod_l+0x260>
 8009e6c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009e6e:	fb0e f606 	mul.w	r6, lr, r6
 8009e72:	960b      	str	r6, [sp, #44]	@ 0x2c
 8009e74:	460e      	mov	r6, r1
 8009e76:	e7dc      	b.n	8009e32 <_strtod_l+0x21a>
 8009e78:	2910      	cmp	r1, #16
 8009e7a:	bfd8      	it	le
 8009e7c:	fb0e f707 	mulle.w	r7, lr, r7
 8009e80:	e7f8      	b.n	8009e74 <_strtod_l+0x25c>
 8009e82:	2b0f      	cmp	r3, #15
 8009e84:	bfdc      	itt	le
 8009e86:	230a      	movle	r3, #10
 8009e88:	fb03 2707 	mlale	r7, r3, r7, r2
 8009e8c:	e7e3      	b.n	8009e56 <_strtod_l+0x23e>
 8009e8e:	2300      	movs	r3, #0
 8009e90:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e92:	2301      	movs	r3, #1
 8009e94:	e77a      	b.n	8009d8c <_strtod_l+0x174>
 8009e96:	f04f 0c00 	mov.w	ip, #0
 8009e9a:	1ca2      	adds	r2, r4, #2
 8009e9c:	9219      	str	r2, [sp, #100]	@ 0x64
 8009e9e:	78a2      	ldrb	r2, [r4, #2]
 8009ea0:	e782      	b.n	8009da8 <_strtod_l+0x190>
 8009ea2:	f04f 0c01 	mov.w	ip, #1
 8009ea6:	e7f8      	b.n	8009e9a <_strtod_l+0x282>
 8009ea8:	0800c01c 	.word	0x0800c01c
 8009eac:	0800be53 	.word	0x0800be53
 8009eb0:	7ff00000 	.word	0x7ff00000
 8009eb4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009eb6:	1c51      	adds	r1, r2, #1
 8009eb8:	9119      	str	r1, [sp, #100]	@ 0x64
 8009eba:	7852      	ldrb	r2, [r2, #1]
 8009ebc:	2a30      	cmp	r2, #48	@ 0x30
 8009ebe:	d0f9      	beq.n	8009eb4 <_strtod_l+0x29c>
 8009ec0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009ec4:	2908      	cmp	r1, #8
 8009ec6:	f63f af75 	bhi.w	8009db4 <_strtod_l+0x19c>
 8009eca:	3a30      	subs	r2, #48	@ 0x30
 8009ecc:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ece:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009ed0:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009ed2:	f04f 080a 	mov.w	r8, #10
 8009ed6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009ed8:	1c56      	adds	r6, r2, #1
 8009eda:	9619      	str	r6, [sp, #100]	@ 0x64
 8009edc:	7852      	ldrb	r2, [r2, #1]
 8009ede:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009ee2:	f1be 0f09 	cmp.w	lr, #9
 8009ee6:	d939      	bls.n	8009f5c <_strtod_l+0x344>
 8009ee8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009eea:	1a76      	subs	r6, r6, r1
 8009eec:	2e08      	cmp	r6, #8
 8009eee:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009ef2:	dc03      	bgt.n	8009efc <_strtod_l+0x2e4>
 8009ef4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009ef6:	4588      	cmp	r8, r1
 8009ef8:	bfa8      	it	ge
 8009efa:	4688      	movge	r8, r1
 8009efc:	f1bc 0f00 	cmp.w	ip, #0
 8009f00:	d001      	beq.n	8009f06 <_strtod_l+0x2ee>
 8009f02:	f1c8 0800 	rsb	r8, r8, #0
 8009f06:	2d00      	cmp	r5, #0
 8009f08:	d14e      	bne.n	8009fa8 <_strtod_l+0x390>
 8009f0a:	9908      	ldr	r1, [sp, #32]
 8009f0c:	4308      	orrs	r0, r1
 8009f0e:	f47f aebc 	bne.w	8009c8a <_strtod_l+0x72>
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	f47f aed4 	bne.w	8009cc0 <_strtod_l+0xa8>
 8009f18:	2a69      	cmp	r2, #105	@ 0x69
 8009f1a:	d028      	beq.n	8009f6e <_strtod_l+0x356>
 8009f1c:	dc25      	bgt.n	8009f6a <_strtod_l+0x352>
 8009f1e:	2a49      	cmp	r2, #73	@ 0x49
 8009f20:	d025      	beq.n	8009f6e <_strtod_l+0x356>
 8009f22:	2a4e      	cmp	r2, #78	@ 0x4e
 8009f24:	f47f aecc 	bne.w	8009cc0 <_strtod_l+0xa8>
 8009f28:	499a      	ldr	r1, [pc, #616]	@ (800a194 <_strtod_l+0x57c>)
 8009f2a:	a819      	add	r0, sp, #100	@ 0x64
 8009f2c:	f001 f9e0 	bl	800b2f0 <__match>
 8009f30:	2800      	cmp	r0, #0
 8009f32:	f43f aec5 	beq.w	8009cc0 <_strtod_l+0xa8>
 8009f36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f38:	781b      	ldrb	r3, [r3, #0]
 8009f3a:	2b28      	cmp	r3, #40	@ 0x28
 8009f3c:	d12e      	bne.n	8009f9c <_strtod_l+0x384>
 8009f3e:	4996      	ldr	r1, [pc, #600]	@ (800a198 <_strtod_l+0x580>)
 8009f40:	aa1c      	add	r2, sp, #112	@ 0x70
 8009f42:	a819      	add	r0, sp, #100	@ 0x64
 8009f44:	f001 f9e8 	bl	800b318 <__hexnan>
 8009f48:	2805      	cmp	r0, #5
 8009f4a:	d127      	bne.n	8009f9c <_strtod_l+0x384>
 8009f4c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009f4e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009f52:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009f56:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009f5a:	e696      	b.n	8009c8a <_strtod_l+0x72>
 8009f5c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009f5e:	fb08 2101 	mla	r1, r8, r1, r2
 8009f62:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009f66:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f68:	e7b5      	b.n	8009ed6 <_strtod_l+0x2be>
 8009f6a:	2a6e      	cmp	r2, #110	@ 0x6e
 8009f6c:	e7da      	b.n	8009f24 <_strtod_l+0x30c>
 8009f6e:	498b      	ldr	r1, [pc, #556]	@ (800a19c <_strtod_l+0x584>)
 8009f70:	a819      	add	r0, sp, #100	@ 0x64
 8009f72:	f001 f9bd 	bl	800b2f0 <__match>
 8009f76:	2800      	cmp	r0, #0
 8009f78:	f43f aea2 	beq.w	8009cc0 <_strtod_l+0xa8>
 8009f7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f7e:	4988      	ldr	r1, [pc, #544]	@ (800a1a0 <_strtod_l+0x588>)
 8009f80:	3b01      	subs	r3, #1
 8009f82:	a819      	add	r0, sp, #100	@ 0x64
 8009f84:	9319      	str	r3, [sp, #100]	@ 0x64
 8009f86:	f001 f9b3 	bl	800b2f0 <__match>
 8009f8a:	b910      	cbnz	r0, 8009f92 <_strtod_l+0x37a>
 8009f8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f8e:	3301      	adds	r3, #1
 8009f90:	9319      	str	r3, [sp, #100]	@ 0x64
 8009f92:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800a1b0 <_strtod_l+0x598>
 8009f96:	f04f 0a00 	mov.w	sl, #0
 8009f9a:	e676      	b.n	8009c8a <_strtod_l+0x72>
 8009f9c:	4881      	ldr	r0, [pc, #516]	@ (800a1a4 <_strtod_l+0x58c>)
 8009f9e:	f000 fee3 	bl	800ad68 <nan>
 8009fa2:	ec5b ab10 	vmov	sl, fp, d0
 8009fa6:	e670      	b.n	8009c8a <_strtod_l+0x72>
 8009fa8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009faa:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009fac:	eba8 0303 	sub.w	r3, r8, r3
 8009fb0:	f1b9 0f00 	cmp.w	r9, #0
 8009fb4:	bf08      	it	eq
 8009fb6:	46a9      	moveq	r9, r5
 8009fb8:	2d10      	cmp	r5, #16
 8009fba:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fbc:	462c      	mov	r4, r5
 8009fbe:	bfa8      	it	ge
 8009fc0:	2410      	movge	r4, #16
 8009fc2:	f7f6 faaf 	bl	8000524 <__aeabi_ui2d>
 8009fc6:	2d09      	cmp	r5, #9
 8009fc8:	4682      	mov	sl, r0
 8009fca:	468b      	mov	fp, r1
 8009fcc:	dc13      	bgt.n	8009ff6 <_strtod_l+0x3de>
 8009fce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	f43f ae5a 	beq.w	8009c8a <_strtod_l+0x72>
 8009fd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fd8:	dd78      	ble.n	800a0cc <_strtod_l+0x4b4>
 8009fda:	2b16      	cmp	r3, #22
 8009fdc:	dc5f      	bgt.n	800a09e <_strtod_l+0x486>
 8009fde:	4972      	ldr	r1, [pc, #456]	@ (800a1a8 <_strtod_l+0x590>)
 8009fe0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009fe4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009fe8:	4652      	mov	r2, sl
 8009fea:	465b      	mov	r3, fp
 8009fec:	f7f6 fb14 	bl	8000618 <__aeabi_dmul>
 8009ff0:	4682      	mov	sl, r0
 8009ff2:	468b      	mov	fp, r1
 8009ff4:	e649      	b.n	8009c8a <_strtod_l+0x72>
 8009ff6:	4b6c      	ldr	r3, [pc, #432]	@ (800a1a8 <_strtod_l+0x590>)
 8009ff8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009ffc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a000:	f7f6 fb0a 	bl	8000618 <__aeabi_dmul>
 800a004:	4682      	mov	sl, r0
 800a006:	4638      	mov	r0, r7
 800a008:	468b      	mov	fp, r1
 800a00a:	f7f6 fa8b 	bl	8000524 <__aeabi_ui2d>
 800a00e:	4602      	mov	r2, r0
 800a010:	460b      	mov	r3, r1
 800a012:	4650      	mov	r0, sl
 800a014:	4659      	mov	r1, fp
 800a016:	f7f6 f949 	bl	80002ac <__adddf3>
 800a01a:	2d0f      	cmp	r5, #15
 800a01c:	4682      	mov	sl, r0
 800a01e:	468b      	mov	fp, r1
 800a020:	ddd5      	ble.n	8009fce <_strtod_l+0x3b6>
 800a022:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a024:	1b2c      	subs	r4, r5, r4
 800a026:	441c      	add	r4, r3
 800a028:	2c00      	cmp	r4, #0
 800a02a:	f340 8093 	ble.w	800a154 <_strtod_l+0x53c>
 800a02e:	f014 030f 	ands.w	r3, r4, #15
 800a032:	d00a      	beq.n	800a04a <_strtod_l+0x432>
 800a034:	495c      	ldr	r1, [pc, #368]	@ (800a1a8 <_strtod_l+0x590>)
 800a036:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a03a:	4652      	mov	r2, sl
 800a03c:	465b      	mov	r3, fp
 800a03e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a042:	f7f6 fae9 	bl	8000618 <__aeabi_dmul>
 800a046:	4682      	mov	sl, r0
 800a048:	468b      	mov	fp, r1
 800a04a:	f034 040f 	bics.w	r4, r4, #15
 800a04e:	d073      	beq.n	800a138 <_strtod_l+0x520>
 800a050:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a054:	dd49      	ble.n	800a0ea <_strtod_l+0x4d2>
 800a056:	2400      	movs	r4, #0
 800a058:	46a0      	mov	r8, r4
 800a05a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a05c:	46a1      	mov	r9, r4
 800a05e:	9a05      	ldr	r2, [sp, #20]
 800a060:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800a1b0 <_strtod_l+0x598>
 800a064:	2322      	movs	r3, #34	@ 0x22
 800a066:	6013      	str	r3, [r2, #0]
 800a068:	f04f 0a00 	mov.w	sl, #0
 800a06c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a06e:	2b00      	cmp	r3, #0
 800a070:	f43f ae0b 	beq.w	8009c8a <_strtod_l+0x72>
 800a074:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a076:	9805      	ldr	r0, [sp, #20]
 800a078:	f7ff f946 	bl	8009308 <_Bfree>
 800a07c:	9805      	ldr	r0, [sp, #20]
 800a07e:	4649      	mov	r1, r9
 800a080:	f7ff f942 	bl	8009308 <_Bfree>
 800a084:	9805      	ldr	r0, [sp, #20]
 800a086:	4641      	mov	r1, r8
 800a088:	f7ff f93e 	bl	8009308 <_Bfree>
 800a08c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a08e:	9805      	ldr	r0, [sp, #20]
 800a090:	f7ff f93a 	bl	8009308 <_Bfree>
 800a094:	9805      	ldr	r0, [sp, #20]
 800a096:	4621      	mov	r1, r4
 800a098:	f7ff f936 	bl	8009308 <_Bfree>
 800a09c:	e5f5      	b.n	8009c8a <_strtod_l+0x72>
 800a09e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a0a0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a0a4:	4293      	cmp	r3, r2
 800a0a6:	dbbc      	blt.n	800a022 <_strtod_l+0x40a>
 800a0a8:	4c3f      	ldr	r4, [pc, #252]	@ (800a1a8 <_strtod_l+0x590>)
 800a0aa:	f1c5 050f 	rsb	r5, r5, #15
 800a0ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a0b2:	4652      	mov	r2, sl
 800a0b4:	465b      	mov	r3, fp
 800a0b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a0ba:	f7f6 faad 	bl	8000618 <__aeabi_dmul>
 800a0be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0c0:	1b5d      	subs	r5, r3, r5
 800a0c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a0c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a0ca:	e78f      	b.n	8009fec <_strtod_l+0x3d4>
 800a0cc:	3316      	adds	r3, #22
 800a0ce:	dba8      	blt.n	800a022 <_strtod_l+0x40a>
 800a0d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a0d2:	eba3 0808 	sub.w	r8, r3, r8
 800a0d6:	4b34      	ldr	r3, [pc, #208]	@ (800a1a8 <_strtod_l+0x590>)
 800a0d8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a0dc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a0e0:	4650      	mov	r0, sl
 800a0e2:	4659      	mov	r1, fp
 800a0e4:	f7f6 fbc2 	bl	800086c <__aeabi_ddiv>
 800a0e8:	e782      	b.n	8009ff0 <_strtod_l+0x3d8>
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	4f2f      	ldr	r7, [pc, #188]	@ (800a1ac <_strtod_l+0x594>)
 800a0ee:	1124      	asrs	r4, r4, #4
 800a0f0:	4650      	mov	r0, sl
 800a0f2:	4659      	mov	r1, fp
 800a0f4:	461e      	mov	r6, r3
 800a0f6:	2c01      	cmp	r4, #1
 800a0f8:	dc21      	bgt.n	800a13e <_strtod_l+0x526>
 800a0fa:	b10b      	cbz	r3, 800a100 <_strtod_l+0x4e8>
 800a0fc:	4682      	mov	sl, r0
 800a0fe:	468b      	mov	fp, r1
 800a100:	492a      	ldr	r1, [pc, #168]	@ (800a1ac <_strtod_l+0x594>)
 800a102:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a106:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a10a:	4652      	mov	r2, sl
 800a10c:	465b      	mov	r3, fp
 800a10e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a112:	f7f6 fa81 	bl	8000618 <__aeabi_dmul>
 800a116:	4b26      	ldr	r3, [pc, #152]	@ (800a1b0 <_strtod_l+0x598>)
 800a118:	460a      	mov	r2, r1
 800a11a:	400b      	ands	r3, r1
 800a11c:	4925      	ldr	r1, [pc, #148]	@ (800a1b4 <_strtod_l+0x59c>)
 800a11e:	428b      	cmp	r3, r1
 800a120:	4682      	mov	sl, r0
 800a122:	d898      	bhi.n	800a056 <_strtod_l+0x43e>
 800a124:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a128:	428b      	cmp	r3, r1
 800a12a:	bf86      	itte	hi
 800a12c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800a1b8 <_strtod_l+0x5a0>
 800a130:	f04f 3aff 	movhi.w	sl, #4294967295
 800a134:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a138:	2300      	movs	r3, #0
 800a13a:	9308      	str	r3, [sp, #32]
 800a13c:	e076      	b.n	800a22c <_strtod_l+0x614>
 800a13e:	07e2      	lsls	r2, r4, #31
 800a140:	d504      	bpl.n	800a14c <_strtod_l+0x534>
 800a142:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a146:	f7f6 fa67 	bl	8000618 <__aeabi_dmul>
 800a14a:	2301      	movs	r3, #1
 800a14c:	3601      	adds	r6, #1
 800a14e:	1064      	asrs	r4, r4, #1
 800a150:	3708      	adds	r7, #8
 800a152:	e7d0      	b.n	800a0f6 <_strtod_l+0x4de>
 800a154:	d0f0      	beq.n	800a138 <_strtod_l+0x520>
 800a156:	4264      	negs	r4, r4
 800a158:	f014 020f 	ands.w	r2, r4, #15
 800a15c:	d00a      	beq.n	800a174 <_strtod_l+0x55c>
 800a15e:	4b12      	ldr	r3, [pc, #72]	@ (800a1a8 <_strtod_l+0x590>)
 800a160:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a164:	4650      	mov	r0, sl
 800a166:	4659      	mov	r1, fp
 800a168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a16c:	f7f6 fb7e 	bl	800086c <__aeabi_ddiv>
 800a170:	4682      	mov	sl, r0
 800a172:	468b      	mov	fp, r1
 800a174:	1124      	asrs	r4, r4, #4
 800a176:	d0df      	beq.n	800a138 <_strtod_l+0x520>
 800a178:	2c1f      	cmp	r4, #31
 800a17a:	dd1f      	ble.n	800a1bc <_strtod_l+0x5a4>
 800a17c:	2400      	movs	r4, #0
 800a17e:	46a0      	mov	r8, r4
 800a180:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a182:	46a1      	mov	r9, r4
 800a184:	9a05      	ldr	r2, [sp, #20]
 800a186:	2322      	movs	r3, #34	@ 0x22
 800a188:	f04f 0a00 	mov.w	sl, #0
 800a18c:	f04f 0b00 	mov.w	fp, #0
 800a190:	6013      	str	r3, [r2, #0]
 800a192:	e76b      	b.n	800a06c <_strtod_l+0x454>
 800a194:	0800bd41 	.word	0x0800bd41
 800a198:	0800c008 	.word	0x0800c008
 800a19c:	0800bd39 	.word	0x0800bd39
 800a1a0:	0800bd70 	.word	0x0800bd70
 800a1a4:	0800bea9 	.word	0x0800bea9
 800a1a8:	0800bf40 	.word	0x0800bf40
 800a1ac:	0800bf18 	.word	0x0800bf18
 800a1b0:	7ff00000 	.word	0x7ff00000
 800a1b4:	7ca00000 	.word	0x7ca00000
 800a1b8:	7fefffff 	.word	0x7fefffff
 800a1bc:	f014 0310 	ands.w	r3, r4, #16
 800a1c0:	bf18      	it	ne
 800a1c2:	236a      	movne	r3, #106	@ 0x6a
 800a1c4:	4ea9      	ldr	r6, [pc, #676]	@ (800a46c <_strtod_l+0x854>)
 800a1c6:	9308      	str	r3, [sp, #32]
 800a1c8:	4650      	mov	r0, sl
 800a1ca:	4659      	mov	r1, fp
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	07e7      	lsls	r7, r4, #31
 800a1d0:	d504      	bpl.n	800a1dc <_strtod_l+0x5c4>
 800a1d2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a1d6:	f7f6 fa1f 	bl	8000618 <__aeabi_dmul>
 800a1da:	2301      	movs	r3, #1
 800a1dc:	1064      	asrs	r4, r4, #1
 800a1de:	f106 0608 	add.w	r6, r6, #8
 800a1e2:	d1f4      	bne.n	800a1ce <_strtod_l+0x5b6>
 800a1e4:	b10b      	cbz	r3, 800a1ea <_strtod_l+0x5d2>
 800a1e6:	4682      	mov	sl, r0
 800a1e8:	468b      	mov	fp, r1
 800a1ea:	9b08      	ldr	r3, [sp, #32]
 800a1ec:	b1b3      	cbz	r3, 800a21c <_strtod_l+0x604>
 800a1ee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a1f2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	4659      	mov	r1, fp
 800a1fa:	dd0f      	ble.n	800a21c <_strtod_l+0x604>
 800a1fc:	2b1f      	cmp	r3, #31
 800a1fe:	dd56      	ble.n	800a2ae <_strtod_l+0x696>
 800a200:	2b34      	cmp	r3, #52	@ 0x34
 800a202:	bfde      	ittt	le
 800a204:	f04f 33ff 	movle.w	r3, #4294967295
 800a208:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a20c:	4093      	lslle	r3, r2
 800a20e:	f04f 0a00 	mov.w	sl, #0
 800a212:	bfcc      	ite	gt
 800a214:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a218:	ea03 0b01 	andle.w	fp, r3, r1
 800a21c:	2200      	movs	r2, #0
 800a21e:	2300      	movs	r3, #0
 800a220:	4650      	mov	r0, sl
 800a222:	4659      	mov	r1, fp
 800a224:	f7f6 fc60 	bl	8000ae8 <__aeabi_dcmpeq>
 800a228:	2800      	cmp	r0, #0
 800a22a:	d1a7      	bne.n	800a17c <_strtod_l+0x564>
 800a22c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a22e:	9300      	str	r3, [sp, #0]
 800a230:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a232:	9805      	ldr	r0, [sp, #20]
 800a234:	462b      	mov	r3, r5
 800a236:	464a      	mov	r2, r9
 800a238:	f7ff f8ce 	bl	80093d8 <__s2b>
 800a23c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a23e:	2800      	cmp	r0, #0
 800a240:	f43f af09 	beq.w	800a056 <_strtod_l+0x43e>
 800a244:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a246:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a248:	2a00      	cmp	r2, #0
 800a24a:	eba3 0308 	sub.w	r3, r3, r8
 800a24e:	bfa8      	it	ge
 800a250:	2300      	movge	r3, #0
 800a252:	9312      	str	r3, [sp, #72]	@ 0x48
 800a254:	2400      	movs	r4, #0
 800a256:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a25a:	9316      	str	r3, [sp, #88]	@ 0x58
 800a25c:	46a0      	mov	r8, r4
 800a25e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a260:	9805      	ldr	r0, [sp, #20]
 800a262:	6859      	ldr	r1, [r3, #4]
 800a264:	f7ff f810 	bl	8009288 <_Balloc>
 800a268:	4681      	mov	r9, r0
 800a26a:	2800      	cmp	r0, #0
 800a26c:	f43f aef7 	beq.w	800a05e <_strtod_l+0x446>
 800a270:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a272:	691a      	ldr	r2, [r3, #16]
 800a274:	3202      	adds	r2, #2
 800a276:	f103 010c 	add.w	r1, r3, #12
 800a27a:	0092      	lsls	r2, r2, #2
 800a27c:	300c      	adds	r0, #12
 800a27e:	f7fe f894 	bl	80083aa <memcpy>
 800a282:	ec4b ab10 	vmov	d0, sl, fp
 800a286:	9805      	ldr	r0, [sp, #20]
 800a288:	aa1c      	add	r2, sp, #112	@ 0x70
 800a28a:	a91b      	add	r1, sp, #108	@ 0x6c
 800a28c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a290:	f7ff fbd6 	bl	8009a40 <__d2b>
 800a294:	901a      	str	r0, [sp, #104]	@ 0x68
 800a296:	2800      	cmp	r0, #0
 800a298:	f43f aee1 	beq.w	800a05e <_strtod_l+0x446>
 800a29c:	9805      	ldr	r0, [sp, #20]
 800a29e:	2101      	movs	r1, #1
 800a2a0:	f7ff f930 	bl	8009504 <__i2b>
 800a2a4:	4680      	mov	r8, r0
 800a2a6:	b948      	cbnz	r0, 800a2bc <_strtod_l+0x6a4>
 800a2a8:	f04f 0800 	mov.w	r8, #0
 800a2ac:	e6d7      	b.n	800a05e <_strtod_l+0x446>
 800a2ae:	f04f 32ff 	mov.w	r2, #4294967295
 800a2b2:	fa02 f303 	lsl.w	r3, r2, r3
 800a2b6:	ea03 0a0a 	and.w	sl, r3, sl
 800a2ba:	e7af      	b.n	800a21c <_strtod_l+0x604>
 800a2bc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a2be:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a2c0:	2d00      	cmp	r5, #0
 800a2c2:	bfab      	itete	ge
 800a2c4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a2c6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a2c8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a2ca:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a2cc:	bfac      	ite	ge
 800a2ce:	18ef      	addge	r7, r5, r3
 800a2d0:	1b5e      	sublt	r6, r3, r5
 800a2d2:	9b08      	ldr	r3, [sp, #32]
 800a2d4:	1aed      	subs	r5, r5, r3
 800a2d6:	4415      	add	r5, r2
 800a2d8:	4b65      	ldr	r3, [pc, #404]	@ (800a470 <_strtod_l+0x858>)
 800a2da:	3d01      	subs	r5, #1
 800a2dc:	429d      	cmp	r5, r3
 800a2de:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a2e2:	da50      	bge.n	800a386 <_strtod_l+0x76e>
 800a2e4:	1b5b      	subs	r3, r3, r5
 800a2e6:	2b1f      	cmp	r3, #31
 800a2e8:	eba2 0203 	sub.w	r2, r2, r3
 800a2ec:	f04f 0101 	mov.w	r1, #1
 800a2f0:	dc3d      	bgt.n	800a36e <_strtod_l+0x756>
 800a2f2:	fa01 f303 	lsl.w	r3, r1, r3
 800a2f6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	9310      	str	r3, [sp, #64]	@ 0x40
 800a2fc:	18bd      	adds	r5, r7, r2
 800a2fe:	9b08      	ldr	r3, [sp, #32]
 800a300:	42af      	cmp	r7, r5
 800a302:	4416      	add	r6, r2
 800a304:	441e      	add	r6, r3
 800a306:	463b      	mov	r3, r7
 800a308:	bfa8      	it	ge
 800a30a:	462b      	movge	r3, r5
 800a30c:	42b3      	cmp	r3, r6
 800a30e:	bfa8      	it	ge
 800a310:	4633      	movge	r3, r6
 800a312:	2b00      	cmp	r3, #0
 800a314:	bfc2      	ittt	gt
 800a316:	1aed      	subgt	r5, r5, r3
 800a318:	1af6      	subgt	r6, r6, r3
 800a31a:	1aff      	subgt	r7, r7, r3
 800a31c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a31e:	2b00      	cmp	r3, #0
 800a320:	dd16      	ble.n	800a350 <_strtod_l+0x738>
 800a322:	4641      	mov	r1, r8
 800a324:	9805      	ldr	r0, [sp, #20]
 800a326:	461a      	mov	r2, r3
 800a328:	f7ff f9a4 	bl	8009674 <__pow5mult>
 800a32c:	4680      	mov	r8, r0
 800a32e:	2800      	cmp	r0, #0
 800a330:	d0ba      	beq.n	800a2a8 <_strtod_l+0x690>
 800a332:	4601      	mov	r1, r0
 800a334:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a336:	9805      	ldr	r0, [sp, #20]
 800a338:	f7ff f8fa 	bl	8009530 <__multiply>
 800a33c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a33e:	2800      	cmp	r0, #0
 800a340:	f43f ae8d 	beq.w	800a05e <_strtod_l+0x446>
 800a344:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a346:	9805      	ldr	r0, [sp, #20]
 800a348:	f7fe ffde 	bl	8009308 <_Bfree>
 800a34c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a34e:	931a      	str	r3, [sp, #104]	@ 0x68
 800a350:	2d00      	cmp	r5, #0
 800a352:	dc1d      	bgt.n	800a390 <_strtod_l+0x778>
 800a354:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a356:	2b00      	cmp	r3, #0
 800a358:	dd23      	ble.n	800a3a2 <_strtod_l+0x78a>
 800a35a:	4649      	mov	r1, r9
 800a35c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a35e:	9805      	ldr	r0, [sp, #20]
 800a360:	f7ff f988 	bl	8009674 <__pow5mult>
 800a364:	4681      	mov	r9, r0
 800a366:	b9e0      	cbnz	r0, 800a3a2 <_strtod_l+0x78a>
 800a368:	f04f 0900 	mov.w	r9, #0
 800a36c:	e677      	b.n	800a05e <_strtod_l+0x446>
 800a36e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a372:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a376:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a37a:	35e2      	adds	r5, #226	@ 0xe2
 800a37c:	fa01 f305 	lsl.w	r3, r1, r5
 800a380:	9310      	str	r3, [sp, #64]	@ 0x40
 800a382:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a384:	e7ba      	b.n	800a2fc <_strtod_l+0x6e4>
 800a386:	2300      	movs	r3, #0
 800a388:	9310      	str	r3, [sp, #64]	@ 0x40
 800a38a:	2301      	movs	r3, #1
 800a38c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a38e:	e7b5      	b.n	800a2fc <_strtod_l+0x6e4>
 800a390:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a392:	9805      	ldr	r0, [sp, #20]
 800a394:	462a      	mov	r2, r5
 800a396:	f7ff f9c7 	bl	8009728 <__lshift>
 800a39a:	901a      	str	r0, [sp, #104]	@ 0x68
 800a39c:	2800      	cmp	r0, #0
 800a39e:	d1d9      	bne.n	800a354 <_strtod_l+0x73c>
 800a3a0:	e65d      	b.n	800a05e <_strtod_l+0x446>
 800a3a2:	2e00      	cmp	r6, #0
 800a3a4:	dd07      	ble.n	800a3b6 <_strtod_l+0x79e>
 800a3a6:	4649      	mov	r1, r9
 800a3a8:	9805      	ldr	r0, [sp, #20]
 800a3aa:	4632      	mov	r2, r6
 800a3ac:	f7ff f9bc 	bl	8009728 <__lshift>
 800a3b0:	4681      	mov	r9, r0
 800a3b2:	2800      	cmp	r0, #0
 800a3b4:	d0d8      	beq.n	800a368 <_strtod_l+0x750>
 800a3b6:	2f00      	cmp	r7, #0
 800a3b8:	dd08      	ble.n	800a3cc <_strtod_l+0x7b4>
 800a3ba:	4641      	mov	r1, r8
 800a3bc:	9805      	ldr	r0, [sp, #20]
 800a3be:	463a      	mov	r2, r7
 800a3c0:	f7ff f9b2 	bl	8009728 <__lshift>
 800a3c4:	4680      	mov	r8, r0
 800a3c6:	2800      	cmp	r0, #0
 800a3c8:	f43f ae49 	beq.w	800a05e <_strtod_l+0x446>
 800a3cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a3ce:	9805      	ldr	r0, [sp, #20]
 800a3d0:	464a      	mov	r2, r9
 800a3d2:	f7ff fa31 	bl	8009838 <__mdiff>
 800a3d6:	4604      	mov	r4, r0
 800a3d8:	2800      	cmp	r0, #0
 800a3da:	f43f ae40 	beq.w	800a05e <_strtod_l+0x446>
 800a3de:	68c3      	ldr	r3, [r0, #12]
 800a3e0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	60c3      	str	r3, [r0, #12]
 800a3e6:	4641      	mov	r1, r8
 800a3e8:	f7ff fa0a 	bl	8009800 <__mcmp>
 800a3ec:	2800      	cmp	r0, #0
 800a3ee:	da45      	bge.n	800a47c <_strtod_l+0x864>
 800a3f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a3f2:	ea53 030a 	orrs.w	r3, r3, sl
 800a3f6:	d16b      	bne.n	800a4d0 <_strtod_l+0x8b8>
 800a3f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d167      	bne.n	800a4d0 <_strtod_l+0x8b8>
 800a400:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a404:	0d1b      	lsrs	r3, r3, #20
 800a406:	051b      	lsls	r3, r3, #20
 800a408:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a40c:	d960      	bls.n	800a4d0 <_strtod_l+0x8b8>
 800a40e:	6963      	ldr	r3, [r4, #20]
 800a410:	b913      	cbnz	r3, 800a418 <_strtod_l+0x800>
 800a412:	6923      	ldr	r3, [r4, #16]
 800a414:	2b01      	cmp	r3, #1
 800a416:	dd5b      	ble.n	800a4d0 <_strtod_l+0x8b8>
 800a418:	4621      	mov	r1, r4
 800a41a:	2201      	movs	r2, #1
 800a41c:	9805      	ldr	r0, [sp, #20]
 800a41e:	f7ff f983 	bl	8009728 <__lshift>
 800a422:	4641      	mov	r1, r8
 800a424:	4604      	mov	r4, r0
 800a426:	f7ff f9eb 	bl	8009800 <__mcmp>
 800a42a:	2800      	cmp	r0, #0
 800a42c:	dd50      	ble.n	800a4d0 <_strtod_l+0x8b8>
 800a42e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a432:	9a08      	ldr	r2, [sp, #32]
 800a434:	0d1b      	lsrs	r3, r3, #20
 800a436:	051b      	lsls	r3, r3, #20
 800a438:	2a00      	cmp	r2, #0
 800a43a:	d06a      	beq.n	800a512 <_strtod_l+0x8fa>
 800a43c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a440:	d867      	bhi.n	800a512 <_strtod_l+0x8fa>
 800a442:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a446:	f67f ae9d 	bls.w	800a184 <_strtod_l+0x56c>
 800a44a:	4b0a      	ldr	r3, [pc, #40]	@ (800a474 <_strtod_l+0x85c>)
 800a44c:	4650      	mov	r0, sl
 800a44e:	4659      	mov	r1, fp
 800a450:	2200      	movs	r2, #0
 800a452:	f7f6 f8e1 	bl	8000618 <__aeabi_dmul>
 800a456:	4b08      	ldr	r3, [pc, #32]	@ (800a478 <_strtod_l+0x860>)
 800a458:	400b      	ands	r3, r1
 800a45a:	4682      	mov	sl, r0
 800a45c:	468b      	mov	fp, r1
 800a45e:	2b00      	cmp	r3, #0
 800a460:	f47f ae08 	bne.w	800a074 <_strtod_l+0x45c>
 800a464:	9a05      	ldr	r2, [sp, #20]
 800a466:	2322      	movs	r3, #34	@ 0x22
 800a468:	6013      	str	r3, [r2, #0]
 800a46a:	e603      	b.n	800a074 <_strtod_l+0x45c>
 800a46c:	0800c030 	.word	0x0800c030
 800a470:	fffffc02 	.word	0xfffffc02
 800a474:	39500000 	.word	0x39500000
 800a478:	7ff00000 	.word	0x7ff00000
 800a47c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a480:	d165      	bne.n	800a54e <_strtod_l+0x936>
 800a482:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a484:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a488:	b35a      	cbz	r2, 800a4e2 <_strtod_l+0x8ca>
 800a48a:	4a9f      	ldr	r2, [pc, #636]	@ (800a708 <_strtod_l+0xaf0>)
 800a48c:	4293      	cmp	r3, r2
 800a48e:	d12b      	bne.n	800a4e8 <_strtod_l+0x8d0>
 800a490:	9b08      	ldr	r3, [sp, #32]
 800a492:	4651      	mov	r1, sl
 800a494:	b303      	cbz	r3, 800a4d8 <_strtod_l+0x8c0>
 800a496:	4b9d      	ldr	r3, [pc, #628]	@ (800a70c <_strtod_l+0xaf4>)
 800a498:	465a      	mov	r2, fp
 800a49a:	4013      	ands	r3, r2
 800a49c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a4a0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4a4:	d81b      	bhi.n	800a4de <_strtod_l+0x8c6>
 800a4a6:	0d1b      	lsrs	r3, r3, #20
 800a4a8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a4ac:	fa02 f303 	lsl.w	r3, r2, r3
 800a4b0:	4299      	cmp	r1, r3
 800a4b2:	d119      	bne.n	800a4e8 <_strtod_l+0x8d0>
 800a4b4:	4b96      	ldr	r3, [pc, #600]	@ (800a710 <_strtod_l+0xaf8>)
 800a4b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a4b8:	429a      	cmp	r2, r3
 800a4ba:	d102      	bne.n	800a4c2 <_strtod_l+0x8aa>
 800a4bc:	3101      	adds	r1, #1
 800a4be:	f43f adce 	beq.w	800a05e <_strtod_l+0x446>
 800a4c2:	4b92      	ldr	r3, [pc, #584]	@ (800a70c <_strtod_l+0xaf4>)
 800a4c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a4c6:	401a      	ands	r2, r3
 800a4c8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a4cc:	f04f 0a00 	mov.w	sl, #0
 800a4d0:	9b08      	ldr	r3, [sp, #32]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d1b9      	bne.n	800a44a <_strtod_l+0x832>
 800a4d6:	e5cd      	b.n	800a074 <_strtod_l+0x45c>
 800a4d8:	f04f 33ff 	mov.w	r3, #4294967295
 800a4dc:	e7e8      	b.n	800a4b0 <_strtod_l+0x898>
 800a4de:	4613      	mov	r3, r2
 800a4e0:	e7e6      	b.n	800a4b0 <_strtod_l+0x898>
 800a4e2:	ea53 030a 	orrs.w	r3, r3, sl
 800a4e6:	d0a2      	beq.n	800a42e <_strtod_l+0x816>
 800a4e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a4ea:	b1db      	cbz	r3, 800a524 <_strtod_l+0x90c>
 800a4ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a4ee:	4213      	tst	r3, r2
 800a4f0:	d0ee      	beq.n	800a4d0 <_strtod_l+0x8b8>
 800a4f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a4f4:	9a08      	ldr	r2, [sp, #32]
 800a4f6:	4650      	mov	r0, sl
 800a4f8:	4659      	mov	r1, fp
 800a4fa:	b1bb      	cbz	r3, 800a52c <_strtod_l+0x914>
 800a4fc:	f7ff fb6e 	bl	8009bdc <sulp>
 800a500:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a504:	ec53 2b10 	vmov	r2, r3, d0
 800a508:	f7f5 fed0 	bl	80002ac <__adddf3>
 800a50c:	4682      	mov	sl, r0
 800a50e:	468b      	mov	fp, r1
 800a510:	e7de      	b.n	800a4d0 <_strtod_l+0x8b8>
 800a512:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a516:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a51a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a51e:	f04f 3aff 	mov.w	sl, #4294967295
 800a522:	e7d5      	b.n	800a4d0 <_strtod_l+0x8b8>
 800a524:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a526:	ea13 0f0a 	tst.w	r3, sl
 800a52a:	e7e1      	b.n	800a4f0 <_strtod_l+0x8d8>
 800a52c:	f7ff fb56 	bl	8009bdc <sulp>
 800a530:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a534:	ec53 2b10 	vmov	r2, r3, d0
 800a538:	f7f5 feb6 	bl	80002a8 <__aeabi_dsub>
 800a53c:	2200      	movs	r2, #0
 800a53e:	2300      	movs	r3, #0
 800a540:	4682      	mov	sl, r0
 800a542:	468b      	mov	fp, r1
 800a544:	f7f6 fad0 	bl	8000ae8 <__aeabi_dcmpeq>
 800a548:	2800      	cmp	r0, #0
 800a54a:	d0c1      	beq.n	800a4d0 <_strtod_l+0x8b8>
 800a54c:	e61a      	b.n	800a184 <_strtod_l+0x56c>
 800a54e:	4641      	mov	r1, r8
 800a550:	4620      	mov	r0, r4
 800a552:	f7ff facd 	bl	8009af0 <__ratio>
 800a556:	ec57 6b10 	vmov	r6, r7, d0
 800a55a:	2200      	movs	r2, #0
 800a55c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a560:	4630      	mov	r0, r6
 800a562:	4639      	mov	r1, r7
 800a564:	f7f6 fad4 	bl	8000b10 <__aeabi_dcmple>
 800a568:	2800      	cmp	r0, #0
 800a56a:	d06f      	beq.n	800a64c <_strtod_l+0xa34>
 800a56c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d17a      	bne.n	800a668 <_strtod_l+0xa50>
 800a572:	f1ba 0f00 	cmp.w	sl, #0
 800a576:	d158      	bne.n	800a62a <_strtod_l+0xa12>
 800a578:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a57a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d15a      	bne.n	800a638 <_strtod_l+0xa20>
 800a582:	4b64      	ldr	r3, [pc, #400]	@ (800a714 <_strtod_l+0xafc>)
 800a584:	2200      	movs	r2, #0
 800a586:	4630      	mov	r0, r6
 800a588:	4639      	mov	r1, r7
 800a58a:	f7f6 fab7 	bl	8000afc <__aeabi_dcmplt>
 800a58e:	2800      	cmp	r0, #0
 800a590:	d159      	bne.n	800a646 <_strtod_l+0xa2e>
 800a592:	4630      	mov	r0, r6
 800a594:	4639      	mov	r1, r7
 800a596:	4b60      	ldr	r3, [pc, #384]	@ (800a718 <_strtod_l+0xb00>)
 800a598:	2200      	movs	r2, #0
 800a59a:	f7f6 f83d 	bl	8000618 <__aeabi_dmul>
 800a59e:	4606      	mov	r6, r0
 800a5a0:	460f      	mov	r7, r1
 800a5a2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a5a6:	9606      	str	r6, [sp, #24]
 800a5a8:	9307      	str	r3, [sp, #28]
 800a5aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a5ae:	4d57      	ldr	r5, [pc, #348]	@ (800a70c <_strtod_l+0xaf4>)
 800a5b0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a5b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5b6:	401d      	ands	r5, r3
 800a5b8:	4b58      	ldr	r3, [pc, #352]	@ (800a71c <_strtod_l+0xb04>)
 800a5ba:	429d      	cmp	r5, r3
 800a5bc:	f040 80b2 	bne.w	800a724 <_strtod_l+0xb0c>
 800a5c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5c2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a5c6:	ec4b ab10 	vmov	d0, sl, fp
 800a5ca:	f7ff f9c9 	bl	8009960 <__ulp>
 800a5ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a5d2:	ec51 0b10 	vmov	r0, r1, d0
 800a5d6:	f7f6 f81f 	bl	8000618 <__aeabi_dmul>
 800a5da:	4652      	mov	r2, sl
 800a5dc:	465b      	mov	r3, fp
 800a5de:	f7f5 fe65 	bl	80002ac <__adddf3>
 800a5e2:	460b      	mov	r3, r1
 800a5e4:	4949      	ldr	r1, [pc, #292]	@ (800a70c <_strtod_l+0xaf4>)
 800a5e6:	4a4e      	ldr	r2, [pc, #312]	@ (800a720 <_strtod_l+0xb08>)
 800a5e8:	4019      	ands	r1, r3
 800a5ea:	4291      	cmp	r1, r2
 800a5ec:	4682      	mov	sl, r0
 800a5ee:	d942      	bls.n	800a676 <_strtod_l+0xa5e>
 800a5f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a5f2:	4b47      	ldr	r3, [pc, #284]	@ (800a710 <_strtod_l+0xaf8>)
 800a5f4:	429a      	cmp	r2, r3
 800a5f6:	d103      	bne.n	800a600 <_strtod_l+0x9e8>
 800a5f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a5fa:	3301      	adds	r3, #1
 800a5fc:	f43f ad2f 	beq.w	800a05e <_strtod_l+0x446>
 800a600:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a710 <_strtod_l+0xaf8>
 800a604:	f04f 3aff 	mov.w	sl, #4294967295
 800a608:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a60a:	9805      	ldr	r0, [sp, #20]
 800a60c:	f7fe fe7c 	bl	8009308 <_Bfree>
 800a610:	9805      	ldr	r0, [sp, #20]
 800a612:	4649      	mov	r1, r9
 800a614:	f7fe fe78 	bl	8009308 <_Bfree>
 800a618:	9805      	ldr	r0, [sp, #20]
 800a61a:	4641      	mov	r1, r8
 800a61c:	f7fe fe74 	bl	8009308 <_Bfree>
 800a620:	9805      	ldr	r0, [sp, #20]
 800a622:	4621      	mov	r1, r4
 800a624:	f7fe fe70 	bl	8009308 <_Bfree>
 800a628:	e619      	b.n	800a25e <_strtod_l+0x646>
 800a62a:	f1ba 0f01 	cmp.w	sl, #1
 800a62e:	d103      	bne.n	800a638 <_strtod_l+0xa20>
 800a630:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a632:	2b00      	cmp	r3, #0
 800a634:	f43f ada6 	beq.w	800a184 <_strtod_l+0x56c>
 800a638:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a6e8 <_strtod_l+0xad0>
 800a63c:	4f35      	ldr	r7, [pc, #212]	@ (800a714 <_strtod_l+0xafc>)
 800a63e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a642:	2600      	movs	r6, #0
 800a644:	e7b1      	b.n	800a5aa <_strtod_l+0x992>
 800a646:	4f34      	ldr	r7, [pc, #208]	@ (800a718 <_strtod_l+0xb00>)
 800a648:	2600      	movs	r6, #0
 800a64a:	e7aa      	b.n	800a5a2 <_strtod_l+0x98a>
 800a64c:	4b32      	ldr	r3, [pc, #200]	@ (800a718 <_strtod_l+0xb00>)
 800a64e:	4630      	mov	r0, r6
 800a650:	4639      	mov	r1, r7
 800a652:	2200      	movs	r2, #0
 800a654:	f7f5 ffe0 	bl	8000618 <__aeabi_dmul>
 800a658:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a65a:	4606      	mov	r6, r0
 800a65c:	460f      	mov	r7, r1
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d09f      	beq.n	800a5a2 <_strtod_l+0x98a>
 800a662:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a666:	e7a0      	b.n	800a5aa <_strtod_l+0x992>
 800a668:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a6f0 <_strtod_l+0xad8>
 800a66c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a670:	ec57 6b17 	vmov	r6, r7, d7
 800a674:	e799      	b.n	800a5aa <_strtod_l+0x992>
 800a676:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a67a:	9b08      	ldr	r3, [sp, #32]
 800a67c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a680:	2b00      	cmp	r3, #0
 800a682:	d1c1      	bne.n	800a608 <_strtod_l+0x9f0>
 800a684:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a688:	0d1b      	lsrs	r3, r3, #20
 800a68a:	051b      	lsls	r3, r3, #20
 800a68c:	429d      	cmp	r5, r3
 800a68e:	d1bb      	bne.n	800a608 <_strtod_l+0x9f0>
 800a690:	4630      	mov	r0, r6
 800a692:	4639      	mov	r1, r7
 800a694:	f7f6 fb20 	bl	8000cd8 <__aeabi_d2lz>
 800a698:	f7f5 ff90 	bl	80005bc <__aeabi_l2d>
 800a69c:	4602      	mov	r2, r0
 800a69e:	460b      	mov	r3, r1
 800a6a0:	4630      	mov	r0, r6
 800a6a2:	4639      	mov	r1, r7
 800a6a4:	f7f5 fe00 	bl	80002a8 <__aeabi_dsub>
 800a6a8:	460b      	mov	r3, r1
 800a6aa:	4602      	mov	r2, r0
 800a6ac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a6b0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a6b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6b6:	ea46 060a 	orr.w	r6, r6, sl
 800a6ba:	431e      	orrs	r6, r3
 800a6bc:	d06f      	beq.n	800a79e <_strtod_l+0xb86>
 800a6be:	a30e      	add	r3, pc, #56	@ (adr r3, 800a6f8 <_strtod_l+0xae0>)
 800a6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6c4:	f7f6 fa1a 	bl	8000afc <__aeabi_dcmplt>
 800a6c8:	2800      	cmp	r0, #0
 800a6ca:	f47f acd3 	bne.w	800a074 <_strtod_l+0x45c>
 800a6ce:	a30c      	add	r3, pc, #48	@ (adr r3, 800a700 <_strtod_l+0xae8>)
 800a6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a6d8:	f7f6 fa2e 	bl	8000b38 <__aeabi_dcmpgt>
 800a6dc:	2800      	cmp	r0, #0
 800a6de:	d093      	beq.n	800a608 <_strtod_l+0x9f0>
 800a6e0:	e4c8      	b.n	800a074 <_strtod_l+0x45c>
 800a6e2:	bf00      	nop
 800a6e4:	f3af 8000 	nop.w
 800a6e8:	00000000 	.word	0x00000000
 800a6ec:	bff00000 	.word	0xbff00000
 800a6f0:	00000000 	.word	0x00000000
 800a6f4:	3ff00000 	.word	0x3ff00000
 800a6f8:	94a03595 	.word	0x94a03595
 800a6fc:	3fdfffff 	.word	0x3fdfffff
 800a700:	35afe535 	.word	0x35afe535
 800a704:	3fe00000 	.word	0x3fe00000
 800a708:	000fffff 	.word	0x000fffff
 800a70c:	7ff00000 	.word	0x7ff00000
 800a710:	7fefffff 	.word	0x7fefffff
 800a714:	3ff00000 	.word	0x3ff00000
 800a718:	3fe00000 	.word	0x3fe00000
 800a71c:	7fe00000 	.word	0x7fe00000
 800a720:	7c9fffff 	.word	0x7c9fffff
 800a724:	9b08      	ldr	r3, [sp, #32]
 800a726:	b323      	cbz	r3, 800a772 <_strtod_l+0xb5a>
 800a728:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a72c:	d821      	bhi.n	800a772 <_strtod_l+0xb5a>
 800a72e:	a328      	add	r3, pc, #160	@ (adr r3, 800a7d0 <_strtod_l+0xbb8>)
 800a730:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a734:	4630      	mov	r0, r6
 800a736:	4639      	mov	r1, r7
 800a738:	f7f6 f9ea 	bl	8000b10 <__aeabi_dcmple>
 800a73c:	b1a0      	cbz	r0, 800a768 <_strtod_l+0xb50>
 800a73e:	4639      	mov	r1, r7
 800a740:	4630      	mov	r0, r6
 800a742:	f7f6 fa41 	bl	8000bc8 <__aeabi_d2uiz>
 800a746:	2801      	cmp	r0, #1
 800a748:	bf38      	it	cc
 800a74a:	2001      	movcc	r0, #1
 800a74c:	f7f5 feea 	bl	8000524 <__aeabi_ui2d>
 800a750:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a752:	4606      	mov	r6, r0
 800a754:	460f      	mov	r7, r1
 800a756:	b9fb      	cbnz	r3, 800a798 <_strtod_l+0xb80>
 800a758:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a75c:	9014      	str	r0, [sp, #80]	@ 0x50
 800a75e:	9315      	str	r3, [sp, #84]	@ 0x54
 800a760:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a764:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a768:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a76a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a76e:	1b5b      	subs	r3, r3, r5
 800a770:	9311      	str	r3, [sp, #68]	@ 0x44
 800a772:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a776:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a77a:	f7ff f8f1 	bl	8009960 <__ulp>
 800a77e:	4650      	mov	r0, sl
 800a780:	ec53 2b10 	vmov	r2, r3, d0
 800a784:	4659      	mov	r1, fp
 800a786:	f7f5 ff47 	bl	8000618 <__aeabi_dmul>
 800a78a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a78e:	f7f5 fd8d 	bl	80002ac <__adddf3>
 800a792:	4682      	mov	sl, r0
 800a794:	468b      	mov	fp, r1
 800a796:	e770      	b.n	800a67a <_strtod_l+0xa62>
 800a798:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a79c:	e7e0      	b.n	800a760 <_strtod_l+0xb48>
 800a79e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a7d8 <_strtod_l+0xbc0>)
 800a7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7a4:	f7f6 f9aa 	bl	8000afc <__aeabi_dcmplt>
 800a7a8:	e798      	b.n	800a6dc <_strtod_l+0xac4>
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	930e      	str	r3, [sp, #56]	@ 0x38
 800a7ae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a7b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a7b2:	6013      	str	r3, [r2, #0]
 800a7b4:	f7ff ba6d 	b.w	8009c92 <_strtod_l+0x7a>
 800a7b8:	2a65      	cmp	r2, #101	@ 0x65
 800a7ba:	f43f ab68 	beq.w	8009e8e <_strtod_l+0x276>
 800a7be:	2a45      	cmp	r2, #69	@ 0x45
 800a7c0:	f43f ab65 	beq.w	8009e8e <_strtod_l+0x276>
 800a7c4:	2301      	movs	r3, #1
 800a7c6:	f7ff bba0 	b.w	8009f0a <_strtod_l+0x2f2>
 800a7ca:	bf00      	nop
 800a7cc:	f3af 8000 	nop.w
 800a7d0:	ffc00000 	.word	0xffc00000
 800a7d4:	41dfffff 	.word	0x41dfffff
 800a7d8:	94a03595 	.word	0x94a03595
 800a7dc:	3fcfffff 	.word	0x3fcfffff

0800a7e0 <_strtod_r>:
 800a7e0:	4b01      	ldr	r3, [pc, #4]	@ (800a7e8 <_strtod_r+0x8>)
 800a7e2:	f7ff ba19 	b.w	8009c18 <_strtod_l>
 800a7e6:	bf00      	nop
 800a7e8:	20000070 	.word	0x20000070

0800a7ec <_strtol_l.isra.0>:
 800a7ec:	2b24      	cmp	r3, #36	@ 0x24
 800a7ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7f2:	4686      	mov	lr, r0
 800a7f4:	4690      	mov	r8, r2
 800a7f6:	d801      	bhi.n	800a7fc <_strtol_l.isra.0+0x10>
 800a7f8:	2b01      	cmp	r3, #1
 800a7fa:	d106      	bne.n	800a80a <_strtol_l.isra.0+0x1e>
 800a7fc:	f7fd fda8 	bl	8008350 <__errno>
 800a800:	2316      	movs	r3, #22
 800a802:	6003      	str	r3, [r0, #0]
 800a804:	2000      	movs	r0, #0
 800a806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a80a:	4834      	ldr	r0, [pc, #208]	@ (800a8dc <_strtol_l.isra.0+0xf0>)
 800a80c:	460d      	mov	r5, r1
 800a80e:	462a      	mov	r2, r5
 800a810:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a814:	5d06      	ldrb	r6, [r0, r4]
 800a816:	f016 0608 	ands.w	r6, r6, #8
 800a81a:	d1f8      	bne.n	800a80e <_strtol_l.isra.0+0x22>
 800a81c:	2c2d      	cmp	r4, #45	@ 0x2d
 800a81e:	d110      	bne.n	800a842 <_strtol_l.isra.0+0x56>
 800a820:	782c      	ldrb	r4, [r5, #0]
 800a822:	2601      	movs	r6, #1
 800a824:	1c95      	adds	r5, r2, #2
 800a826:	f033 0210 	bics.w	r2, r3, #16
 800a82a:	d115      	bne.n	800a858 <_strtol_l.isra.0+0x6c>
 800a82c:	2c30      	cmp	r4, #48	@ 0x30
 800a82e:	d10d      	bne.n	800a84c <_strtol_l.isra.0+0x60>
 800a830:	782a      	ldrb	r2, [r5, #0]
 800a832:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a836:	2a58      	cmp	r2, #88	@ 0x58
 800a838:	d108      	bne.n	800a84c <_strtol_l.isra.0+0x60>
 800a83a:	786c      	ldrb	r4, [r5, #1]
 800a83c:	3502      	adds	r5, #2
 800a83e:	2310      	movs	r3, #16
 800a840:	e00a      	b.n	800a858 <_strtol_l.isra.0+0x6c>
 800a842:	2c2b      	cmp	r4, #43	@ 0x2b
 800a844:	bf04      	itt	eq
 800a846:	782c      	ldrbeq	r4, [r5, #0]
 800a848:	1c95      	addeq	r5, r2, #2
 800a84a:	e7ec      	b.n	800a826 <_strtol_l.isra.0+0x3a>
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d1f6      	bne.n	800a83e <_strtol_l.isra.0+0x52>
 800a850:	2c30      	cmp	r4, #48	@ 0x30
 800a852:	bf14      	ite	ne
 800a854:	230a      	movne	r3, #10
 800a856:	2308      	moveq	r3, #8
 800a858:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a85c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a860:	2200      	movs	r2, #0
 800a862:	fbbc f9f3 	udiv	r9, ip, r3
 800a866:	4610      	mov	r0, r2
 800a868:	fb03 ca19 	mls	sl, r3, r9, ip
 800a86c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a870:	2f09      	cmp	r7, #9
 800a872:	d80f      	bhi.n	800a894 <_strtol_l.isra.0+0xa8>
 800a874:	463c      	mov	r4, r7
 800a876:	42a3      	cmp	r3, r4
 800a878:	dd1b      	ble.n	800a8b2 <_strtol_l.isra.0+0xc6>
 800a87a:	1c57      	adds	r7, r2, #1
 800a87c:	d007      	beq.n	800a88e <_strtol_l.isra.0+0xa2>
 800a87e:	4581      	cmp	r9, r0
 800a880:	d314      	bcc.n	800a8ac <_strtol_l.isra.0+0xc0>
 800a882:	d101      	bne.n	800a888 <_strtol_l.isra.0+0x9c>
 800a884:	45a2      	cmp	sl, r4
 800a886:	db11      	blt.n	800a8ac <_strtol_l.isra.0+0xc0>
 800a888:	fb00 4003 	mla	r0, r0, r3, r4
 800a88c:	2201      	movs	r2, #1
 800a88e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a892:	e7eb      	b.n	800a86c <_strtol_l.isra.0+0x80>
 800a894:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a898:	2f19      	cmp	r7, #25
 800a89a:	d801      	bhi.n	800a8a0 <_strtol_l.isra.0+0xb4>
 800a89c:	3c37      	subs	r4, #55	@ 0x37
 800a89e:	e7ea      	b.n	800a876 <_strtol_l.isra.0+0x8a>
 800a8a0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a8a4:	2f19      	cmp	r7, #25
 800a8a6:	d804      	bhi.n	800a8b2 <_strtol_l.isra.0+0xc6>
 800a8a8:	3c57      	subs	r4, #87	@ 0x57
 800a8aa:	e7e4      	b.n	800a876 <_strtol_l.isra.0+0x8a>
 800a8ac:	f04f 32ff 	mov.w	r2, #4294967295
 800a8b0:	e7ed      	b.n	800a88e <_strtol_l.isra.0+0xa2>
 800a8b2:	1c53      	adds	r3, r2, #1
 800a8b4:	d108      	bne.n	800a8c8 <_strtol_l.isra.0+0xdc>
 800a8b6:	2322      	movs	r3, #34	@ 0x22
 800a8b8:	f8ce 3000 	str.w	r3, [lr]
 800a8bc:	4660      	mov	r0, ip
 800a8be:	f1b8 0f00 	cmp.w	r8, #0
 800a8c2:	d0a0      	beq.n	800a806 <_strtol_l.isra.0+0x1a>
 800a8c4:	1e69      	subs	r1, r5, #1
 800a8c6:	e006      	b.n	800a8d6 <_strtol_l.isra.0+0xea>
 800a8c8:	b106      	cbz	r6, 800a8cc <_strtol_l.isra.0+0xe0>
 800a8ca:	4240      	negs	r0, r0
 800a8cc:	f1b8 0f00 	cmp.w	r8, #0
 800a8d0:	d099      	beq.n	800a806 <_strtol_l.isra.0+0x1a>
 800a8d2:	2a00      	cmp	r2, #0
 800a8d4:	d1f6      	bne.n	800a8c4 <_strtol_l.isra.0+0xd8>
 800a8d6:	f8c8 1000 	str.w	r1, [r8]
 800a8da:	e794      	b.n	800a806 <_strtol_l.isra.0+0x1a>
 800a8dc:	0800c059 	.word	0x0800c059

0800a8e0 <_strtol_r>:
 800a8e0:	f7ff bf84 	b.w	800a7ec <_strtol_l.isra.0>

0800a8e4 <__ssputs_r>:
 800a8e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8e8:	688e      	ldr	r6, [r1, #8]
 800a8ea:	461f      	mov	r7, r3
 800a8ec:	42be      	cmp	r6, r7
 800a8ee:	680b      	ldr	r3, [r1, #0]
 800a8f0:	4682      	mov	sl, r0
 800a8f2:	460c      	mov	r4, r1
 800a8f4:	4690      	mov	r8, r2
 800a8f6:	d82d      	bhi.n	800a954 <__ssputs_r+0x70>
 800a8f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a8fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a900:	d026      	beq.n	800a950 <__ssputs_r+0x6c>
 800a902:	6965      	ldr	r5, [r4, #20]
 800a904:	6909      	ldr	r1, [r1, #16]
 800a906:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a90a:	eba3 0901 	sub.w	r9, r3, r1
 800a90e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a912:	1c7b      	adds	r3, r7, #1
 800a914:	444b      	add	r3, r9
 800a916:	106d      	asrs	r5, r5, #1
 800a918:	429d      	cmp	r5, r3
 800a91a:	bf38      	it	cc
 800a91c:	461d      	movcc	r5, r3
 800a91e:	0553      	lsls	r3, r2, #21
 800a920:	d527      	bpl.n	800a972 <__ssputs_r+0x8e>
 800a922:	4629      	mov	r1, r5
 800a924:	f7fe fc24 	bl	8009170 <_malloc_r>
 800a928:	4606      	mov	r6, r0
 800a92a:	b360      	cbz	r0, 800a986 <__ssputs_r+0xa2>
 800a92c:	6921      	ldr	r1, [r4, #16]
 800a92e:	464a      	mov	r2, r9
 800a930:	f7fd fd3b 	bl	80083aa <memcpy>
 800a934:	89a3      	ldrh	r3, [r4, #12]
 800a936:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a93a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a93e:	81a3      	strh	r3, [r4, #12]
 800a940:	6126      	str	r6, [r4, #16]
 800a942:	6165      	str	r5, [r4, #20]
 800a944:	444e      	add	r6, r9
 800a946:	eba5 0509 	sub.w	r5, r5, r9
 800a94a:	6026      	str	r6, [r4, #0]
 800a94c:	60a5      	str	r5, [r4, #8]
 800a94e:	463e      	mov	r6, r7
 800a950:	42be      	cmp	r6, r7
 800a952:	d900      	bls.n	800a956 <__ssputs_r+0x72>
 800a954:	463e      	mov	r6, r7
 800a956:	6820      	ldr	r0, [r4, #0]
 800a958:	4632      	mov	r2, r6
 800a95a:	4641      	mov	r1, r8
 800a95c:	f000 f9c6 	bl	800acec <memmove>
 800a960:	68a3      	ldr	r3, [r4, #8]
 800a962:	1b9b      	subs	r3, r3, r6
 800a964:	60a3      	str	r3, [r4, #8]
 800a966:	6823      	ldr	r3, [r4, #0]
 800a968:	4433      	add	r3, r6
 800a96a:	6023      	str	r3, [r4, #0]
 800a96c:	2000      	movs	r0, #0
 800a96e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a972:	462a      	mov	r2, r5
 800a974:	f000 fd7d 	bl	800b472 <_realloc_r>
 800a978:	4606      	mov	r6, r0
 800a97a:	2800      	cmp	r0, #0
 800a97c:	d1e0      	bne.n	800a940 <__ssputs_r+0x5c>
 800a97e:	6921      	ldr	r1, [r4, #16]
 800a980:	4650      	mov	r0, sl
 800a982:	f7fe fb81 	bl	8009088 <_free_r>
 800a986:	230c      	movs	r3, #12
 800a988:	f8ca 3000 	str.w	r3, [sl]
 800a98c:	89a3      	ldrh	r3, [r4, #12]
 800a98e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a992:	81a3      	strh	r3, [r4, #12]
 800a994:	f04f 30ff 	mov.w	r0, #4294967295
 800a998:	e7e9      	b.n	800a96e <__ssputs_r+0x8a>
	...

0800a99c <_svfiprintf_r>:
 800a99c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9a0:	4698      	mov	r8, r3
 800a9a2:	898b      	ldrh	r3, [r1, #12]
 800a9a4:	061b      	lsls	r3, r3, #24
 800a9a6:	b09d      	sub	sp, #116	@ 0x74
 800a9a8:	4607      	mov	r7, r0
 800a9aa:	460d      	mov	r5, r1
 800a9ac:	4614      	mov	r4, r2
 800a9ae:	d510      	bpl.n	800a9d2 <_svfiprintf_r+0x36>
 800a9b0:	690b      	ldr	r3, [r1, #16]
 800a9b2:	b973      	cbnz	r3, 800a9d2 <_svfiprintf_r+0x36>
 800a9b4:	2140      	movs	r1, #64	@ 0x40
 800a9b6:	f7fe fbdb 	bl	8009170 <_malloc_r>
 800a9ba:	6028      	str	r0, [r5, #0]
 800a9bc:	6128      	str	r0, [r5, #16]
 800a9be:	b930      	cbnz	r0, 800a9ce <_svfiprintf_r+0x32>
 800a9c0:	230c      	movs	r3, #12
 800a9c2:	603b      	str	r3, [r7, #0]
 800a9c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a9c8:	b01d      	add	sp, #116	@ 0x74
 800a9ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9ce:	2340      	movs	r3, #64	@ 0x40
 800a9d0:	616b      	str	r3, [r5, #20]
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9d6:	2320      	movs	r3, #32
 800a9d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a9dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9e0:	2330      	movs	r3, #48	@ 0x30
 800a9e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ab80 <_svfiprintf_r+0x1e4>
 800a9e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a9ea:	f04f 0901 	mov.w	r9, #1
 800a9ee:	4623      	mov	r3, r4
 800a9f0:	469a      	mov	sl, r3
 800a9f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9f6:	b10a      	cbz	r2, 800a9fc <_svfiprintf_r+0x60>
 800a9f8:	2a25      	cmp	r2, #37	@ 0x25
 800a9fa:	d1f9      	bne.n	800a9f0 <_svfiprintf_r+0x54>
 800a9fc:	ebba 0b04 	subs.w	fp, sl, r4
 800aa00:	d00b      	beq.n	800aa1a <_svfiprintf_r+0x7e>
 800aa02:	465b      	mov	r3, fp
 800aa04:	4622      	mov	r2, r4
 800aa06:	4629      	mov	r1, r5
 800aa08:	4638      	mov	r0, r7
 800aa0a:	f7ff ff6b 	bl	800a8e4 <__ssputs_r>
 800aa0e:	3001      	adds	r0, #1
 800aa10:	f000 80a7 	beq.w	800ab62 <_svfiprintf_r+0x1c6>
 800aa14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa16:	445a      	add	r2, fp
 800aa18:	9209      	str	r2, [sp, #36]	@ 0x24
 800aa1a:	f89a 3000 	ldrb.w	r3, [sl]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	f000 809f 	beq.w	800ab62 <_svfiprintf_r+0x1c6>
 800aa24:	2300      	movs	r3, #0
 800aa26:	f04f 32ff 	mov.w	r2, #4294967295
 800aa2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa2e:	f10a 0a01 	add.w	sl, sl, #1
 800aa32:	9304      	str	r3, [sp, #16]
 800aa34:	9307      	str	r3, [sp, #28]
 800aa36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aa3a:	931a      	str	r3, [sp, #104]	@ 0x68
 800aa3c:	4654      	mov	r4, sl
 800aa3e:	2205      	movs	r2, #5
 800aa40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa44:	484e      	ldr	r0, [pc, #312]	@ (800ab80 <_svfiprintf_r+0x1e4>)
 800aa46:	f7f5 fbd3 	bl	80001f0 <memchr>
 800aa4a:	9a04      	ldr	r2, [sp, #16]
 800aa4c:	b9d8      	cbnz	r0, 800aa86 <_svfiprintf_r+0xea>
 800aa4e:	06d0      	lsls	r0, r2, #27
 800aa50:	bf44      	itt	mi
 800aa52:	2320      	movmi	r3, #32
 800aa54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa58:	0711      	lsls	r1, r2, #28
 800aa5a:	bf44      	itt	mi
 800aa5c:	232b      	movmi	r3, #43	@ 0x2b
 800aa5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa62:	f89a 3000 	ldrb.w	r3, [sl]
 800aa66:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa68:	d015      	beq.n	800aa96 <_svfiprintf_r+0xfa>
 800aa6a:	9a07      	ldr	r2, [sp, #28]
 800aa6c:	4654      	mov	r4, sl
 800aa6e:	2000      	movs	r0, #0
 800aa70:	f04f 0c0a 	mov.w	ip, #10
 800aa74:	4621      	mov	r1, r4
 800aa76:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa7a:	3b30      	subs	r3, #48	@ 0x30
 800aa7c:	2b09      	cmp	r3, #9
 800aa7e:	d94b      	bls.n	800ab18 <_svfiprintf_r+0x17c>
 800aa80:	b1b0      	cbz	r0, 800aab0 <_svfiprintf_r+0x114>
 800aa82:	9207      	str	r2, [sp, #28]
 800aa84:	e014      	b.n	800aab0 <_svfiprintf_r+0x114>
 800aa86:	eba0 0308 	sub.w	r3, r0, r8
 800aa8a:	fa09 f303 	lsl.w	r3, r9, r3
 800aa8e:	4313      	orrs	r3, r2
 800aa90:	9304      	str	r3, [sp, #16]
 800aa92:	46a2      	mov	sl, r4
 800aa94:	e7d2      	b.n	800aa3c <_svfiprintf_r+0xa0>
 800aa96:	9b03      	ldr	r3, [sp, #12]
 800aa98:	1d19      	adds	r1, r3, #4
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	9103      	str	r1, [sp, #12]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	bfbb      	ittet	lt
 800aaa2:	425b      	neglt	r3, r3
 800aaa4:	f042 0202 	orrlt.w	r2, r2, #2
 800aaa8:	9307      	strge	r3, [sp, #28]
 800aaaa:	9307      	strlt	r3, [sp, #28]
 800aaac:	bfb8      	it	lt
 800aaae:	9204      	strlt	r2, [sp, #16]
 800aab0:	7823      	ldrb	r3, [r4, #0]
 800aab2:	2b2e      	cmp	r3, #46	@ 0x2e
 800aab4:	d10a      	bne.n	800aacc <_svfiprintf_r+0x130>
 800aab6:	7863      	ldrb	r3, [r4, #1]
 800aab8:	2b2a      	cmp	r3, #42	@ 0x2a
 800aaba:	d132      	bne.n	800ab22 <_svfiprintf_r+0x186>
 800aabc:	9b03      	ldr	r3, [sp, #12]
 800aabe:	1d1a      	adds	r2, r3, #4
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	9203      	str	r2, [sp, #12]
 800aac4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aac8:	3402      	adds	r4, #2
 800aaca:	9305      	str	r3, [sp, #20]
 800aacc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ab90 <_svfiprintf_r+0x1f4>
 800aad0:	7821      	ldrb	r1, [r4, #0]
 800aad2:	2203      	movs	r2, #3
 800aad4:	4650      	mov	r0, sl
 800aad6:	f7f5 fb8b 	bl	80001f0 <memchr>
 800aada:	b138      	cbz	r0, 800aaec <_svfiprintf_r+0x150>
 800aadc:	9b04      	ldr	r3, [sp, #16]
 800aade:	eba0 000a 	sub.w	r0, r0, sl
 800aae2:	2240      	movs	r2, #64	@ 0x40
 800aae4:	4082      	lsls	r2, r0
 800aae6:	4313      	orrs	r3, r2
 800aae8:	3401      	adds	r4, #1
 800aaea:	9304      	str	r3, [sp, #16]
 800aaec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aaf0:	4824      	ldr	r0, [pc, #144]	@ (800ab84 <_svfiprintf_r+0x1e8>)
 800aaf2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aaf6:	2206      	movs	r2, #6
 800aaf8:	f7f5 fb7a 	bl	80001f0 <memchr>
 800aafc:	2800      	cmp	r0, #0
 800aafe:	d036      	beq.n	800ab6e <_svfiprintf_r+0x1d2>
 800ab00:	4b21      	ldr	r3, [pc, #132]	@ (800ab88 <_svfiprintf_r+0x1ec>)
 800ab02:	bb1b      	cbnz	r3, 800ab4c <_svfiprintf_r+0x1b0>
 800ab04:	9b03      	ldr	r3, [sp, #12]
 800ab06:	3307      	adds	r3, #7
 800ab08:	f023 0307 	bic.w	r3, r3, #7
 800ab0c:	3308      	adds	r3, #8
 800ab0e:	9303      	str	r3, [sp, #12]
 800ab10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab12:	4433      	add	r3, r6
 800ab14:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab16:	e76a      	b.n	800a9ee <_svfiprintf_r+0x52>
 800ab18:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab1c:	460c      	mov	r4, r1
 800ab1e:	2001      	movs	r0, #1
 800ab20:	e7a8      	b.n	800aa74 <_svfiprintf_r+0xd8>
 800ab22:	2300      	movs	r3, #0
 800ab24:	3401      	adds	r4, #1
 800ab26:	9305      	str	r3, [sp, #20]
 800ab28:	4619      	mov	r1, r3
 800ab2a:	f04f 0c0a 	mov.w	ip, #10
 800ab2e:	4620      	mov	r0, r4
 800ab30:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab34:	3a30      	subs	r2, #48	@ 0x30
 800ab36:	2a09      	cmp	r2, #9
 800ab38:	d903      	bls.n	800ab42 <_svfiprintf_r+0x1a6>
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d0c6      	beq.n	800aacc <_svfiprintf_r+0x130>
 800ab3e:	9105      	str	r1, [sp, #20]
 800ab40:	e7c4      	b.n	800aacc <_svfiprintf_r+0x130>
 800ab42:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab46:	4604      	mov	r4, r0
 800ab48:	2301      	movs	r3, #1
 800ab4a:	e7f0      	b.n	800ab2e <_svfiprintf_r+0x192>
 800ab4c:	ab03      	add	r3, sp, #12
 800ab4e:	9300      	str	r3, [sp, #0]
 800ab50:	462a      	mov	r2, r5
 800ab52:	4b0e      	ldr	r3, [pc, #56]	@ (800ab8c <_svfiprintf_r+0x1f0>)
 800ab54:	a904      	add	r1, sp, #16
 800ab56:	4638      	mov	r0, r7
 800ab58:	f7fc fcbc 	bl	80074d4 <_printf_float>
 800ab5c:	1c42      	adds	r2, r0, #1
 800ab5e:	4606      	mov	r6, r0
 800ab60:	d1d6      	bne.n	800ab10 <_svfiprintf_r+0x174>
 800ab62:	89ab      	ldrh	r3, [r5, #12]
 800ab64:	065b      	lsls	r3, r3, #25
 800ab66:	f53f af2d 	bmi.w	800a9c4 <_svfiprintf_r+0x28>
 800ab6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ab6c:	e72c      	b.n	800a9c8 <_svfiprintf_r+0x2c>
 800ab6e:	ab03      	add	r3, sp, #12
 800ab70:	9300      	str	r3, [sp, #0]
 800ab72:	462a      	mov	r2, r5
 800ab74:	4b05      	ldr	r3, [pc, #20]	@ (800ab8c <_svfiprintf_r+0x1f0>)
 800ab76:	a904      	add	r1, sp, #16
 800ab78:	4638      	mov	r0, r7
 800ab7a:	f7fc ff43 	bl	8007a04 <_printf_i>
 800ab7e:	e7ed      	b.n	800ab5c <_svfiprintf_r+0x1c0>
 800ab80:	0800be55 	.word	0x0800be55
 800ab84:	0800be5f 	.word	0x0800be5f
 800ab88:	080074d5 	.word	0x080074d5
 800ab8c:	0800a8e5 	.word	0x0800a8e5
 800ab90:	0800be5b 	.word	0x0800be5b

0800ab94 <__sflush_r>:
 800ab94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ab98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab9c:	0716      	lsls	r6, r2, #28
 800ab9e:	4605      	mov	r5, r0
 800aba0:	460c      	mov	r4, r1
 800aba2:	d454      	bmi.n	800ac4e <__sflush_r+0xba>
 800aba4:	684b      	ldr	r3, [r1, #4]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	dc02      	bgt.n	800abb0 <__sflush_r+0x1c>
 800abaa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800abac:	2b00      	cmp	r3, #0
 800abae:	dd48      	ble.n	800ac42 <__sflush_r+0xae>
 800abb0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800abb2:	2e00      	cmp	r6, #0
 800abb4:	d045      	beq.n	800ac42 <__sflush_r+0xae>
 800abb6:	2300      	movs	r3, #0
 800abb8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800abbc:	682f      	ldr	r7, [r5, #0]
 800abbe:	6a21      	ldr	r1, [r4, #32]
 800abc0:	602b      	str	r3, [r5, #0]
 800abc2:	d030      	beq.n	800ac26 <__sflush_r+0x92>
 800abc4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800abc6:	89a3      	ldrh	r3, [r4, #12]
 800abc8:	0759      	lsls	r1, r3, #29
 800abca:	d505      	bpl.n	800abd8 <__sflush_r+0x44>
 800abcc:	6863      	ldr	r3, [r4, #4]
 800abce:	1ad2      	subs	r2, r2, r3
 800abd0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800abd2:	b10b      	cbz	r3, 800abd8 <__sflush_r+0x44>
 800abd4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800abd6:	1ad2      	subs	r2, r2, r3
 800abd8:	2300      	movs	r3, #0
 800abda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800abdc:	6a21      	ldr	r1, [r4, #32]
 800abde:	4628      	mov	r0, r5
 800abe0:	47b0      	blx	r6
 800abe2:	1c43      	adds	r3, r0, #1
 800abe4:	89a3      	ldrh	r3, [r4, #12]
 800abe6:	d106      	bne.n	800abf6 <__sflush_r+0x62>
 800abe8:	6829      	ldr	r1, [r5, #0]
 800abea:	291d      	cmp	r1, #29
 800abec:	d82b      	bhi.n	800ac46 <__sflush_r+0xb2>
 800abee:	4a2a      	ldr	r2, [pc, #168]	@ (800ac98 <__sflush_r+0x104>)
 800abf0:	40ca      	lsrs	r2, r1
 800abf2:	07d6      	lsls	r6, r2, #31
 800abf4:	d527      	bpl.n	800ac46 <__sflush_r+0xb2>
 800abf6:	2200      	movs	r2, #0
 800abf8:	6062      	str	r2, [r4, #4]
 800abfa:	04d9      	lsls	r1, r3, #19
 800abfc:	6922      	ldr	r2, [r4, #16]
 800abfe:	6022      	str	r2, [r4, #0]
 800ac00:	d504      	bpl.n	800ac0c <__sflush_r+0x78>
 800ac02:	1c42      	adds	r2, r0, #1
 800ac04:	d101      	bne.n	800ac0a <__sflush_r+0x76>
 800ac06:	682b      	ldr	r3, [r5, #0]
 800ac08:	b903      	cbnz	r3, 800ac0c <__sflush_r+0x78>
 800ac0a:	6560      	str	r0, [r4, #84]	@ 0x54
 800ac0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ac0e:	602f      	str	r7, [r5, #0]
 800ac10:	b1b9      	cbz	r1, 800ac42 <__sflush_r+0xae>
 800ac12:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ac16:	4299      	cmp	r1, r3
 800ac18:	d002      	beq.n	800ac20 <__sflush_r+0x8c>
 800ac1a:	4628      	mov	r0, r5
 800ac1c:	f7fe fa34 	bl	8009088 <_free_r>
 800ac20:	2300      	movs	r3, #0
 800ac22:	6363      	str	r3, [r4, #52]	@ 0x34
 800ac24:	e00d      	b.n	800ac42 <__sflush_r+0xae>
 800ac26:	2301      	movs	r3, #1
 800ac28:	4628      	mov	r0, r5
 800ac2a:	47b0      	blx	r6
 800ac2c:	4602      	mov	r2, r0
 800ac2e:	1c50      	adds	r0, r2, #1
 800ac30:	d1c9      	bne.n	800abc6 <__sflush_r+0x32>
 800ac32:	682b      	ldr	r3, [r5, #0]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d0c6      	beq.n	800abc6 <__sflush_r+0x32>
 800ac38:	2b1d      	cmp	r3, #29
 800ac3a:	d001      	beq.n	800ac40 <__sflush_r+0xac>
 800ac3c:	2b16      	cmp	r3, #22
 800ac3e:	d11e      	bne.n	800ac7e <__sflush_r+0xea>
 800ac40:	602f      	str	r7, [r5, #0]
 800ac42:	2000      	movs	r0, #0
 800ac44:	e022      	b.n	800ac8c <__sflush_r+0xf8>
 800ac46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac4a:	b21b      	sxth	r3, r3
 800ac4c:	e01b      	b.n	800ac86 <__sflush_r+0xf2>
 800ac4e:	690f      	ldr	r7, [r1, #16]
 800ac50:	2f00      	cmp	r7, #0
 800ac52:	d0f6      	beq.n	800ac42 <__sflush_r+0xae>
 800ac54:	0793      	lsls	r3, r2, #30
 800ac56:	680e      	ldr	r6, [r1, #0]
 800ac58:	bf08      	it	eq
 800ac5a:	694b      	ldreq	r3, [r1, #20]
 800ac5c:	600f      	str	r7, [r1, #0]
 800ac5e:	bf18      	it	ne
 800ac60:	2300      	movne	r3, #0
 800ac62:	eba6 0807 	sub.w	r8, r6, r7
 800ac66:	608b      	str	r3, [r1, #8]
 800ac68:	f1b8 0f00 	cmp.w	r8, #0
 800ac6c:	dde9      	ble.n	800ac42 <__sflush_r+0xae>
 800ac6e:	6a21      	ldr	r1, [r4, #32]
 800ac70:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ac72:	4643      	mov	r3, r8
 800ac74:	463a      	mov	r2, r7
 800ac76:	4628      	mov	r0, r5
 800ac78:	47b0      	blx	r6
 800ac7a:	2800      	cmp	r0, #0
 800ac7c:	dc08      	bgt.n	800ac90 <__sflush_r+0xfc>
 800ac7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac86:	81a3      	strh	r3, [r4, #12]
 800ac88:	f04f 30ff 	mov.w	r0, #4294967295
 800ac8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac90:	4407      	add	r7, r0
 800ac92:	eba8 0800 	sub.w	r8, r8, r0
 800ac96:	e7e7      	b.n	800ac68 <__sflush_r+0xd4>
 800ac98:	20400001 	.word	0x20400001

0800ac9c <_fflush_r>:
 800ac9c:	b538      	push	{r3, r4, r5, lr}
 800ac9e:	690b      	ldr	r3, [r1, #16]
 800aca0:	4605      	mov	r5, r0
 800aca2:	460c      	mov	r4, r1
 800aca4:	b913      	cbnz	r3, 800acac <_fflush_r+0x10>
 800aca6:	2500      	movs	r5, #0
 800aca8:	4628      	mov	r0, r5
 800acaa:	bd38      	pop	{r3, r4, r5, pc}
 800acac:	b118      	cbz	r0, 800acb6 <_fflush_r+0x1a>
 800acae:	6a03      	ldr	r3, [r0, #32]
 800acb0:	b90b      	cbnz	r3, 800acb6 <_fflush_r+0x1a>
 800acb2:	f7fd fa5f 	bl	8008174 <__sinit>
 800acb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d0f3      	beq.n	800aca6 <_fflush_r+0xa>
 800acbe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800acc0:	07d0      	lsls	r0, r2, #31
 800acc2:	d404      	bmi.n	800acce <_fflush_r+0x32>
 800acc4:	0599      	lsls	r1, r3, #22
 800acc6:	d402      	bmi.n	800acce <_fflush_r+0x32>
 800acc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800acca:	f7fd fb6c 	bl	80083a6 <__retarget_lock_acquire_recursive>
 800acce:	4628      	mov	r0, r5
 800acd0:	4621      	mov	r1, r4
 800acd2:	f7ff ff5f 	bl	800ab94 <__sflush_r>
 800acd6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800acd8:	07da      	lsls	r2, r3, #31
 800acda:	4605      	mov	r5, r0
 800acdc:	d4e4      	bmi.n	800aca8 <_fflush_r+0xc>
 800acde:	89a3      	ldrh	r3, [r4, #12]
 800ace0:	059b      	lsls	r3, r3, #22
 800ace2:	d4e1      	bmi.n	800aca8 <_fflush_r+0xc>
 800ace4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ace6:	f7fd fb5f 	bl	80083a8 <__retarget_lock_release_recursive>
 800acea:	e7dd      	b.n	800aca8 <_fflush_r+0xc>

0800acec <memmove>:
 800acec:	4288      	cmp	r0, r1
 800acee:	b510      	push	{r4, lr}
 800acf0:	eb01 0402 	add.w	r4, r1, r2
 800acf4:	d902      	bls.n	800acfc <memmove+0x10>
 800acf6:	4284      	cmp	r4, r0
 800acf8:	4623      	mov	r3, r4
 800acfa:	d807      	bhi.n	800ad0c <memmove+0x20>
 800acfc:	1e43      	subs	r3, r0, #1
 800acfe:	42a1      	cmp	r1, r4
 800ad00:	d008      	beq.n	800ad14 <memmove+0x28>
 800ad02:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad06:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ad0a:	e7f8      	b.n	800acfe <memmove+0x12>
 800ad0c:	4402      	add	r2, r0
 800ad0e:	4601      	mov	r1, r0
 800ad10:	428a      	cmp	r2, r1
 800ad12:	d100      	bne.n	800ad16 <memmove+0x2a>
 800ad14:	bd10      	pop	{r4, pc}
 800ad16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ad1e:	e7f7      	b.n	800ad10 <memmove+0x24>

0800ad20 <strncmp>:
 800ad20:	b510      	push	{r4, lr}
 800ad22:	b16a      	cbz	r2, 800ad40 <strncmp+0x20>
 800ad24:	3901      	subs	r1, #1
 800ad26:	1884      	adds	r4, r0, r2
 800ad28:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad2c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ad30:	429a      	cmp	r2, r3
 800ad32:	d103      	bne.n	800ad3c <strncmp+0x1c>
 800ad34:	42a0      	cmp	r0, r4
 800ad36:	d001      	beq.n	800ad3c <strncmp+0x1c>
 800ad38:	2a00      	cmp	r2, #0
 800ad3a:	d1f5      	bne.n	800ad28 <strncmp+0x8>
 800ad3c:	1ad0      	subs	r0, r2, r3
 800ad3e:	bd10      	pop	{r4, pc}
 800ad40:	4610      	mov	r0, r2
 800ad42:	e7fc      	b.n	800ad3e <strncmp+0x1e>

0800ad44 <_sbrk_r>:
 800ad44:	b538      	push	{r3, r4, r5, lr}
 800ad46:	4d06      	ldr	r5, [pc, #24]	@ (800ad60 <_sbrk_r+0x1c>)
 800ad48:	2300      	movs	r3, #0
 800ad4a:	4604      	mov	r4, r0
 800ad4c:	4608      	mov	r0, r1
 800ad4e:	602b      	str	r3, [r5, #0]
 800ad50:	f7f7 fab4 	bl	80022bc <_sbrk>
 800ad54:	1c43      	adds	r3, r0, #1
 800ad56:	d102      	bne.n	800ad5e <_sbrk_r+0x1a>
 800ad58:	682b      	ldr	r3, [r5, #0]
 800ad5a:	b103      	cbz	r3, 800ad5e <_sbrk_r+0x1a>
 800ad5c:	6023      	str	r3, [r4, #0]
 800ad5e:	bd38      	pop	{r3, r4, r5, pc}
 800ad60:	20004440 	.word	0x20004440
 800ad64:	00000000 	.word	0x00000000

0800ad68 <nan>:
 800ad68:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ad70 <nan+0x8>
 800ad6c:	4770      	bx	lr
 800ad6e:	bf00      	nop
 800ad70:	00000000 	.word	0x00000000
 800ad74:	7ff80000 	.word	0x7ff80000

0800ad78 <__assert_func>:
 800ad78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ad7a:	4614      	mov	r4, r2
 800ad7c:	461a      	mov	r2, r3
 800ad7e:	4b09      	ldr	r3, [pc, #36]	@ (800ada4 <__assert_func+0x2c>)
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	4605      	mov	r5, r0
 800ad84:	68d8      	ldr	r0, [r3, #12]
 800ad86:	b14c      	cbz	r4, 800ad9c <__assert_func+0x24>
 800ad88:	4b07      	ldr	r3, [pc, #28]	@ (800ada8 <__assert_func+0x30>)
 800ad8a:	9100      	str	r1, [sp, #0]
 800ad8c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ad90:	4906      	ldr	r1, [pc, #24]	@ (800adac <__assert_func+0x34>)
 800ad92:	462b      	mov	r3, r5
 800ad94:	f000 fba8 	bl	800b4e8 <fiprintf>
 800ad98:	f000 fbb8 	bl	800b50c <abort>
 800ad9c:	4b04      	ldr	r3, [pc, #16]	@ (800adb0 <__assert_func+0x38>)
 800ad9e:	461c      	mov	r4, r3
 800ada0:	e7f3      	b.n	800ad8a <__assert_func+0x12>
 800ada2:	bf00      	nop
 800ada4:	20000020 	.word	0x20000020
 800ada8:	0800be6e 	.word	0x0800be6e
 800adac:	0800be7b 	.word	0x0800be7b
 800adb0:	0800bea9 	.word	0x0800bea9

0800adb4 <_calloc_r>:
 800adb4:	b570      	push	{r4, r5, r6, lr}
 800adb6:	fba1 5402 	umull	r5, r4, r1, r2
 800adba:	b934      	cbnz	r4, 800adca <_calloc_r+0x16>
 800adbc:	4629      	mov	r1, r5
 800adbe:	f7fe f9d7 	bl	8009170 <_malloc_r>
 800adc2:	4606      	mov	r6, r0
 800adc4:	b928      	cbnz	r0, 800add2 <_calloc_r+0x1e>
 800adc6:	4630      	mov	r0, r6
 800adc8:	bd70      	pop	{r4, r5, r6, pc}
 800adca:	220c      	movs	r2, #12
 800adcc:	6002      	str	r2, [r0, #0]
 800adce:	2600      	movs	r6, #0
 800add0:	e7f9      	b.n	800adc6 <_calloc_r+0x12>
 800add2:	462a      	mov	r2, r5
 800add4:	4621      	mov	r1, r4
 800add6:	f7fd fa68 	bl	80082aa <memset>
 800adda:	e7f4      	b.n	800adc6 <_calloc_r+0x12>

0800addc <rshift>:
 800addc:	6903      	ldr	r3, [r0, #16]
 800adde:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ade2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ade6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800adea:	f100 0414 	add.w	r4, r0, #20
 800adee:	dd45      	ble.n	800ae7c <rshift+0xa0>
 800adf0:	f011 011f 	ands.w	r1, r1, #31
 800adf4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800adf8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800adfc:	d10c      	bne.n	800ae18 <rshift+0x3c>
 800adfe:	f100 0710 	add.w	r7, r0, #16
 800ae02:	4629      	mov	r1, r5
 800ae04:	42b1      	cmp	r1, r6
 800ae06:	d334      	bcc.n	800ae72 <rshift+0x96>
 800ae08:	1a9b      	subs	r3, r3, r2
 800ae0a:	009b      	lsls	r3, r3, #2
 800ae0c:	1eea      	subs	r2, r5, #3
 800ae0e:	4296      	cmp	r6, r2
 800ae10:	bf38      	it	cc
 800ae12:	2300      	movcc	r3, #0
 800ae14:	4423      	add	r3, r4
 800ae16:	e015      	b.n	800ae44 <rshift+0x68>
 800ae18:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ae1c:	f1c1 0820 	rsb	r8, r1, #32
 800ae20:	40cf      	lsrs	r7, r1
 800ae22:	f105 0e04 	add.w	lr, r5, #4
 800ae26:	46a1      	mov	r9, r4
 800ae28:	4576      	cmp	r6, lr
 800ae2a:	46f4      	mov	ip, lr
 800ae2c:	d815      	bhi.n	800ae5a <rshift+0x7e>
 800ae2e:	1a9a      	subs	r2, r3, r2
 800ae30:	0092      	lsls	r2, r2, #2
 800ae32:	3a04      	subs	r2, #4
 800ae34:	3501      	adds	r5, #1
 800ae36:	42ae      	cmp	r6, r5
 800ae38:	bf38      	it	cc
 800ae3a:	2200      	movcc	r2, #0
 800ae3c:	18a3      	adds	r3, r4, r2
 800ae3e:	50a7      	str	r7, [r4, r2]
 800ae40:	b107      	cbz	r7, 800ae44 <rshift+0x68>
 800ae42:	3304      	adds	r3, #4
 800ae44:	1b1a      	subs	r2, r3, r4
 800ae46:	42a3      	cmp	r3, r4
 800ae48:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ae4c:	bf08      	it	eq
 800ae4e:	2300      	moveq	r3, #0
 800ae50:	6102      	str	r2, [r0, #16]
 800ae52:	bf08      	it	eq
 800ae54:	6143      	streq	r3, [r0, #20]
 800ae56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ae5a:	f8dc c000 	ldr.w	ip, [ip]
 800ae5e:	fa0c fc08 	lsl.w	ip, ip, r8
 800ae62:	ea4c 0707 	orr.w	r7, ip, r7
 800ae66:	f849 7b04 	str.w	r7, [r9], #4
 800ae6a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ae6e:	40cf      	lsrs	r7, r1
 800ae70:	e7da      	b.n	800ae28 <rshift+0x4c>
 800ae72:	f851 cb04 	ldr.w	ip, [r1], #4
 800ae76:	f847 cf04 	str.w	ip, [r7, #4]!
 800ae7a:	e7c3      	b.n	800ae04 <rshift+0x28>
 800ae7c:	4623      	mov	r3, r4
 800ae7e:	e7e1      	b.n	800ae44 <rshift+0x68>

0800ae80 <__hexdig_fun>:
 800ae80:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ae84:	2b09      	cmp	r3, #9
 800ae86:	d802      	bhi.n	800ae8e <__hexdig_fun+0xe>
 800ae88:	3820      	subs	r0, #32
 800ae8a:	b2c0      	uxtb	r0, r0
 800ae8c:	4770      	bx	lr
 800ae8e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ae92:	2b05      	cmp	r3, #5
 800ae94:	d801      	bhi.n	800ae9a <__hexdig_fun+0x1a>
 800ae96:	3847      	subs	r0, #71	@ 0x47
 800ae98:	e7f7      	b.n	800ae8a <__hexdig_fun+0xa>
 800ae9a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ae9e:	2b05      	cmp	r3, #5
 800aea0:	d801      	bhi.n	800aea6 <__hexdig_fun+0x26>
 800aea2:	3827      	subs	r0, #39	@ 0x27
 800aea4:	e7f1      	b.n	800ae8a <__hexdig_fun+0xa>
 800aea6:	2000      	movs	r0, #0
 800aea8:	4770      	bx	lr
	...

0800aeac <__gethex>:
 800aeac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeb0:	b085      	sub	sp, #20
 800aeb2:	468a      	mov	sl, r1
 800aeb4:	9302      	str	r3, [sp, #8]
 800aeb6:	680b      	ldr	r3, [r1, #0]
 800aeb8:	9001      	str	r0, [sp, #4]
 800aeba:	4690      	mov	r8, r2
 800aebc:	1c9c      	adds	r4, r3, #2
 800aebe:	46a1      	mov	r9, r4
 800aec0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800aec4:	2830      	cmp	r0, #48	@ 0x30
 800aec6:	d0fa      	beq.n	800aebe <__gethex+0x12>
 800aec8:	eba9 0303 	sub.w	r3, r9, r3
 800aecc:	f1a3 0b02 	sub.w	fp, r3, #2
 800aed0:	f7ff ffd6 	bl	800ae80 <__hexdig_fun>
 800aed4:	4605      	mov	r5, r0
 800aed6:	2800      	cmp	r0, #0
 800aed8:	d168      	bne.n	800afac <__gethex+0x100>
 800aeda:	49a0      	ldr	r1, [pc, #640]	@ (800b15c <__gethex+0x2b0>)
 800aedc:	2201      	movs	r2, #1
 800aede:	4648      	mov	r0, r9
 800aee0:	f7ff ff1e 	bl	800ad20 <strncmp>
 800aee4:	4607      	mov	r7, r0
 800aee6:	2800      	cmp	r0, #0
 800aee8:	d167      	bne.n	800afba <__gethex+0x10e>
 800aeea:	f899 0001 	ldrb.w	r0, [r9, #1]
 800aeee:	4626      	mov	r6, r4
 800aef0:	f7ff ffc6 	bl	800ae80 <__hexdig_fun>
 800aef4:	2800      	cmp	r0, #0
 800aef6:	d062      	beq.n	800afbe <__gethex+0x112>
 800aef8:	4623      	mov	r3, r4
 800aefa:	7818      	ldrb	r0, [r3, #0]
 800aefc:	2830      	cmp	r0, #48	@ 0x30
 800aefe:	4699      	mov	r9, r3
 800af00:	f103 0301 	add.w	r3, r3, #1
 800af04:	d0f9      	beq.n	800aefa <__gethex+0x4e>
 800af06:	f7ff ffbb 	bl	800ae80 <__hexdig_fun>
 800af0a:	fab0 f580 	clz	r5, r0
 800af0e:	096d      	lsrs	r5, r5, #5
 800af10:	f04f 0b01 	mov.w	fp, #1
 800af14:	464a      	mov	r2, r9
 800af16:	4616      	mov	r6, r2
 800af18:	3201      	adds	r2, #1
 800af1a:	7830      	ldrb	r0, [r6, #0]
 800af1c:	f7ff ffb0 	bl	800ae80 <__hexdig_fun>
 800af20:	2800      	cmp	r0, #0
 800af22:	d1f8      	bne.n	800af16 <__gethex+0x6a>
 800af24:	498d      	ldr	r1, [pc, #564]	@ (800b15c <__gethex+0x2b0>)
 800af26:	2201      	movs	r2, #1
 800af28:	4630      	mov	r0, r6
 800af2a:	f7ff fef9 	bl	800ad20 <strncmp>
 800af2e:	2800      	cmp	r0, #0
 800af30:	d13f      	bne.n	800afb2 <__gethex+0x106>
 800af32:	b944      	cbnz	r4, 800af46 <__gethex+0x9a>
 800af34:	1c74      	adds	r4, r6, #1
 800af36:	4622      	mov	r2, r4
 800af38:	4616      	mov	r6, r2
 800af3a:	3201      	adds	r2, #1
 800af3c:	7830      	ldrb	r0, [r6, #0]
 800af3e:	f7ff ff9f 	bl	800ae80 <__hexdig_fun>
 800af42:	2800      	cmp	r0, #0
 800af44:	d1f8      	bne.n	800af38 <__gethex+0x8c>
 800af46:	1ba4      	subs	r4, r4, r6
 800af48:	00a7      	lsls	r7, r4, #2
 800af4a:	7833      	ldrb	r3, [r6, #0]
 800af4c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800af50:	2b50      	cmp	r3, #80	@ 0x50
 800af52:	d13e      	bne.n	800afd2 <__gethex+0x126>
 800af54:	7873      	ldrb	r3, [r6, #1]
 800af56:	2b2b      	cmp	r3, #43	@ 0x2b
 800af58:	d033      	beq.n	800afc2 <__gethex+0x116>
 800af5a:	2b2d      	cmp	r3, #45	@ 0x2d
 800af5c:	d034      	beq.n	800afc8 <__gethex+0x11c>
 800af5e:	1c71      	adds	r1, r6, #1
 800af60:	2400      	movs	r4, #0
 800af62:	7808      	ldrb	r0, [r1, #0]
 800af64:	f7ff ff8c 	bl	800ae80 <__hexdig_fun>
 800af68:	1e43      	subs	r3, r0, #1
 800af6a:	b2db      	uxtb	r3, r3
 800af6c:	2b18      	cmp	r3, #24
 800af6e:	d830      	bhi.n	800afd2 <__gethex+0x126>
 800af70:	f1a0 0210 	sub.w	r2, r0, #16
 800af74:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800af78:	f7ff ff82 	bl	800ae80 <__hexdig_fun>
 800af7c:	f100 3cff 	add.w	ip, r0, #4294967295
 800af80:	fa5f fc8c 	uxtb.w	ip, ip
 800af84:	f1bc 0f18 	cmp.w	ip, #24
 800af88:	f04f 030a 	mov.w	r3, #10
 800af8c:	d91e      	bls.n	800afcc <__gethex+0x120>
 800af8e:	b104      	cbz	r4, 800af92 <__gethex+0xe6>
 800af90:	4252      	negs	r2, r2
 800af92:	4417      	add	r7, r2
 800af94:	f8ca 1000 	str.w	r1, [sl]
 800af98:	b1ed      	cbz	r5, 800afd6 <__gethex+0x12a>
 800af9a:	f1bb 0f00 	cmp.w	fp, #0
 800af9e:	bf0c      	ite	eq
 800afa0:	2506      	moveq	r5, #6
 800afa2:	2500      	movne	r5, #0
 800afa4:	4628      	mov	r0, r5
 800afa6:	b005      	add	sp, #20
 800afa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afac:	2500      	movs	r5, #0
 800afae:	462c      	mov	r4, r5
 800afb0:	e7b0      	b.n	800af14 <__gethex+0x68>
 800afb2:	2c00      	cmp	r4, #0
 800afb4:	d1c7      	bne.n	800af46 <__gethex+0x9a>
 800afb6:	4627      	mov	r7, r4
 800afb8:	e7c7      	b.n	800af4a <__gethex+0x9e>
 800afba:	464e      	mov	r6, r9
 800afbc:	462f      	mov	r7, r5
 800afbe:	2501      	movs	r5, #1
 800afc0:	e7c3      	b.n	800af4a <__gethex+0x9e>
 800afc2:	2400      	movs	r4, #0
 800afc4:	1cb1      	adds	r1, r6, #2
 800afc6:	e7cc      	b.n	800af62 <__gethex+0xb6>
 800afc8:	2401      	movs	r4, #1
 800afca:	e7fb      	b.n	800afc4 <__gethex+0x118>
 800afcc:	fb03 0002 	mla	r0, r3, r2, r0
 800afd0:	e7ce      	b.n	800af70 <__gethex+0xc4>
 800afd2:	4631      	mov	r1, r6
 800afd4:	e7de      	b.n	800af94 <__gethex+0xe8>
 800afd6:	eba6 0309 	sub.w	r3, r6, r9
 800afda:	3b01      	subs	r3, #1
 800afdc:	4629      	mov	r1, r5
 800afde:	2b07      	cmp	r3, #7
 800afe0:	dc0a      	bgt.n	800aff8 <__gethex+0x14c>
 800afe2:	9801      	ldr	r0, [sp, #4]
 800afe4:	f7fe f950 	bl	8009288 <_Balloc>
 800afe8:	4604      	mov	r4, r0
 800afea:	b940      	cbnz	r0, 800affe <__gethex+0x152>
 800afec:	4b5c      	ldr	r3, [pc, #368]	@ (800b160 <__gethex+0x2b4>)
 800afee:	4602      	mov	r2, r0
 800aff0:	21e4      	movs	r1, #228	@ 0xe4
 800aff2:	485c      	ldr	r0, [pc, #368]	@ (800b164 <__gethex+0x2b8>)
 800aff4:	f7ff fec0 	bl	800ad78 <__assert_func>
 800aff8:	3101      	adds	r1, #1
 800affa:	105b      	asrs	r3, r3, #1
 800affc:	e7ef      	b.n	800afde <__gethex+0x132>
 800affe:	f100 0a14 	add.w	sl, r0, #20
 800b002:	2300      	movs	r3, #0
 800b004:	4655      	mov	r5, sl
 800b006:	469b      	mov	fp, r3
 800b008:	45b1      	cmp	r9, r6
 800b00a:	d337      	bcc.n	800b07c <__gethex+0x1d0>
 800b00c:	f845 bb04 	str.w	fp, [r5], #4
 800b010:	eba5 050a 	sub.w	r5, r5, sl
 800b014:	10ad      	asrs	r5, r5, #2
 800b016:	6125      	str	r5, [r4, #16]
 800b018:	4658      	mov	r0, fp
 800b01a:	f7fe fa27 	bl	800946c <__hi0bits>
 800b01e:	016d      	lsls	r5, r5, #5
 800b020:	f8d8 6000 	ldr.w	r6, [r8]
 800b024:	1a2d      	subs	r5, r5, r0
 800b026:	42b5      	cmp	r5, r6
 800b028:	dd54      	ble.n	800b0d4 <__gethex+0x228>
 800b02a:	1bad      	subs	r5, r5, r6
 800b02c:	4629      	mov	r1, r5
 800b02e:	4620      	mov	r0, r4
 800b030:	f7fe fdb3 	bl	8009b9a <__any_on>
 800b034:	4681      	mov	r9, r0
 800b036:	b178      	cbz	r0, 800b058 <__gethex+0x1ac>
 800b038:	1e6b      	subs	r3, r5, #1
 800b03a:	1159      	asrs	r1, r3, #5
 800b03c:	f003 021f 	and.w	r2, r3, #31
 800b040:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b044:	f04f 0901 	mov.w	r9, #1
 800b048:	fa09 f202 	lsl.w	r2, r9, r2
 800b04c:	420a      	tst	r2, r1
 800b04e:	d003      	beq.n	800b058 <__gethex+0x1ac>
 800b050:	454b      	cmp	r3, r9
 800b052:	dc36      	bgt.n	800b0c2 <__gethex+0x216>
 800b054:	f04f 0902 	mov.w	r9, #2
 800b058:	4629      	mov	r1, r5
 800b05a:	4620      	mov	r0, r4
 800b05c:	f7ff febe 	bl	800addc <rshift>
 800b060:	442f      	add	r7, r5
 800b062:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b066:	42bb      	cmp	r3, r7
 800b068:	da42      	bge.n	800b0f0 <__gethex+0x244>
 800b06a:	9801      	ldr	r0, [sp, #4]
 800b06c:	4621      	mov	r1, r4
 800b06e:	f7fe f94b 	bl	8009308 <_Bfree>
 800b072:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b074:	2300      	movs	r3, #0
 800b076:	6013      	str	r3, [r2, #0]
 800b078:	25a3      	movs	r5, #163	@ 0xa3
 800b07a:	e793      	b.n	800afa4 <__gethex+0xf8>
 800b07c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b080:	2a2e      	cmp	r2, #46	@ 0x2e
 800b082:	d012      	beq.n	800b0aa <__gethex+0x1fe>
 800b084:	2b20      	cmp	r3, #32
 800b086:	d104      	bne.n	800b092 <__gethex+0x1e6>
 800b088:	f845 bb04 	str.w	fp, [r5], #4
 800b08c:	f04f 0b00 	mov.w	fp, #0
 800b090:	465b      	mov	r3, fp
 800b092:	7830      	ldrb	r0, [r6, #0]
 800b094:	9303      	str	r3, [sp, #12]
 800b096:	f7ff fef3 	bl	800ae80 <__hexdig_fun>
 800b09a:	9b03      	ldr	r3, [sp, #12]
 800b09c:	f000 000f 	and.w	r0, r0, #15
 800b0a0:	4098      	lsls	r0, r3
 800b0a2:	ea4b 0b00 	orr.w	fp, fp, r0
 800b0a6:	3304      	adds	r3, #4
 800b0a8:	e7ae      	b.n	800b008 <__gethex+0x15c>
 800b0aa:	45b1      	cmp	r9, r6
 800b0ac:	d8ea      	bhi.n	800b084 <__gethex+0x1d8>
 800b0ae:	492b      	ldr	r1, [pc, #172]	@ (800b15c <__gethex+0x2b0>)
 800b0b0:	9303      	str	r3, [sp, #12]
 800b0b2:	2201      	movs	r2, #1
 800b0b4:	4630      	mov	r0, r6
 800b0b6:	f7ff fe33 	bl	800ad20 <strncmp>
 800b0ba:	9b03      	ldr	r3, [sp, #12]
 800b0bc:	2800      	cmp	r0, #0
 800b0be:	d1e1      	bne.n	800b084 <__gethex+0x1d8>
 800b0c0:	e7a2      	b.n	800b008 <__gethex+0x15c>
 800b0c2:	1ea9      	subs	r1, r5, #2
 800b0c4:	4620      	mov	r0, r4
 800b0c6:	f7fe fd68 	bl	8009b9a <__any_on>
 800b0ca:	2800      	cmp	r0, #0
 800b0cc:	d0c2      	beq.n	800b054 <__gethex+0x1a8>
 800b0ce:	f04f 0903 	mov.w	r9, #3
 800b0d2:	e7c1      	b.n	800b058 <__gethex+0x1ac>
 800b0d4:	da09      	bge.n	800b0ea <__gethex+0x23e>
 800b0d6:	1b75      	subs	r5, r6, r5
 800b0d8:	4621      	mov	r1, r4
 800b0da:	9801      	ldr	r0, [sp, #4]
 800b0dc:	462a      	mov	r2, r5
 800b0de:	f7fe fb23 	bl	8009728 <__lshift>
 800b0e2:	1b7f      	subs	r7, r7, r5
 800b0e4:	4604      	mov	r4, r0
 800b0e6:	f100 0a14 	add.w	sl, r0, #20
 800b0ea:	f04f 0900 	mov.w	r9, #0
 800b0ee:	e7b8      	b.n	800b062 <__gethex+0x1b6>
 800b0f0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b0f4:	42bd      	cmp	r5, r7
 800b0f6:	dd6f      	ble.n	800b1d8 <__gethex+0x32c>
 800b0f8:	1bed      	subs	r5, r5, r7
 800b0fa:	42ae      	cmp	r6, r5
 800b0fc:	dc34      	bgt.n	800b168 <__gethex+0x2bc>
 800b0fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b102:	2b02      	cmp	r3, #2
 800b104:	d022      	beq.n	800b14c <__gethex+0x2a0>
 800b106:	2b03      	cmp	r3, #3
 800b108:	d024      	beq.n	800b154 <__gethex+0x2a8>
 800b10a:	2b01      	cmp	r3, #1
 800b10c:	d115      	bne.n	800b13a <__gethex+0x28e>
 800b10e:	42ae      	cmp	r6, r5
 800b110:	d113      	bne.n	800b13a <__gethex+0x28e>
 800b112:	2e01      	cmp	r6, #1
 800b114:	d10b      	bne.n	800b12e <__gethex+0x282>
 800b116:	9a02      	ldr	r2, [sp, #8]
 800b118:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b11c:	6013      	str	r3, [r2, #0]
 800b11e:	2301      	movs	r3, #1
 800b120:	6123      	str	r3, [r4, #16]
 800b122:	f8ca 3000 	str.w	r3, [sl]
 800b126:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b128:	2562      	movs	r5, #98	@ 0x62
 800b12a:	601c      	str	r4, [r3, #0]
 800b12c:	e73a      	b.n	800afa4 <__gethex+0xf8>
 800b12e:	1e71      	subs	r1, r6, #1
 800b130:	4620      	mov	r0, r4
 800b132:	f7fe fd32 	bl	8009b9a <__any_on>
 800b136:	2800      	cmp	r0, #0
 800b138:	d1ed      	bne.n	800b116 <__gethex+0x26a>
 800b13a:	9801      	ldr	r0, [sp, #4]
 800b13c:	4621      	mov	r1, r4
 800b13e:	f7fe f8e3 	bl	8009308 <_Bfree>
 800b142:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b144:	2300      	movs	r3, #0
 800b146:	6013      	str	r3, [r2, #0]
 800b148:	2550      	movs	r5, #80	@ 0x50
 800b14a:	e72b      	b.n	800afa4 <__gethex+0xf8>
 800b14c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d1f3      	bne.n	800b13a <__gethex+0x28e>
 800b152:	e7e0      	b.n	800b116 <__gethex+0x26a>
 800b154:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b156:	2b00      	cmp	r3, #0
 800b158:	d1dd      	bne.n	800b116 <__gethex+0x26a>
 800b15a:	e7ee      	b.n	800b13a <__gethex+0x28e>
 800b15c:	0800be53 	.word	0x0800be53
 800b160:	0800bde9 	.word	0x0800bde9
 800b164:	0800beaa 	.word	0x0800beaa
 800b168:	1e6f      	subs	r7, r5, #1
 800b16a:	f1b9 0f00 	cmp.w	r9, #0
 800b16e:	d130      	bne.n	800b1d2 <__gethex+0x326>
 800b170:	b127      	cbz	r7, 800b17c <__gethex+0x2d0>
 800b172:	4639      	mov	r1, r7
 800b174:	4620      	mov	r0, r4
 800b176:	f7fe fd10 	bl	8009b9a <__any_on>
 800b17a:	4681      	mov	r9, r0
 800b17c:	117a      	asrs	r2, r7, #5
 800b17e:	2301      	movs	r3, #1
 800b180:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b184:	f007 071f 	and.w	r7, r7, #31
 800b188:	40bb      	lsls	r3, r7
 800b18a:	4213      	tst	r3, r2
 800b18c:	4629      	mov	r1, r5
 800b18e:	4620      	mov	r0, r4
 800b190:	bf18      	it	ne
 800b192:	f049 0902 	orrne.w	r9, r9, #2
 800b196:	f7ff fe21 	bl	800addc <rshift>
 800b19a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b19e:	1b76      	subs	r6, r6, r5
 800b1a0:	2502      	movs	r5, #2
 800b1a2:	f1b9 0f00 	cmp.w	r9, #0
 800b1a6:	d047      	beq.n	800b238 <__gethex+0x38c>
 800b1a8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b1ac:	2b02      	cmp	r3, #2
 800b1ae:	d015      	beq.n	800b1dc <__gethex+0x330>
 800b1b0:	2b03      	cmp	r3, #3
 800b1b2:	d017      	beq.n	800b1e4 <__gethex+0x338>
 800b1b4:	2b01      	cmp	r3, #1
 800b1b6:	d109      	bne.n	800b1cc <__gethex+0x320>
 800b1b8:	f019 0f02 	tst.w	r9, #2
 800b1bc:	d006      	beq.n	800b1cc <__gethex+0x320>
 800b1be:	f8da 3000 	ldr.w	r3, [sl]
 800b1c2:	ea49 0903 	orr.w	r9, r9, r3
 800b1c6:	f019 0f01 	tst.w	r9, #1
 800b1ca:	d10e      	bne.n	800b1ea <__gethex+0x33e>
 800b1cc:	f045 0510 	orr.w	r5, r5, #16
 800b1d0:	e032      	b.n	800b238 <__gethex+0x38c>
 800b1d2:	f04f 0901 	mov.w	r9, #1
 800b1d6:	e7d1      	b.n	800b17c <__gethex+0x2d0>
 800b1d8:	2501      	movs	r5, #1
 800b1da:	e7e2      	b.n	800b1a2 <__gethex+0x2f6>
 800b1dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b1de:	f1c3 0301 	rsb	r3, r3, #1
 800b1e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b1e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d0f0      	beq.n	800b1cc <__gethex+0x320>
 800b1ea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b1ee:	f104 0314 	add.w	r3, r4, #20
 800b1f2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b1f6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b1fa:	f04f 0c00 	mov.w	ip, #0
 800b1fe:	4618      	mov	r0, r3
 800b200:	f853 2b04 	ldr.w	r2, [r3], #4
 800b204:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b208:	d01b      	beq.n	800b242 <__gethex+0x396>
 800b20a:	3201      	adds	r2, #1
 800b20c:	6002      	str	r2, [r0, #0]
 800b20e:	2d02      	cmp	r5, #2
 800b210:	f104 0314 	add.w	r3, r4, #20
 800b214:	d13c      	bne.n	800b290 <__gethex+0x3e4>
 800b216:	f8d8 2000 	ldr.w	r2, [r8]
 800b21a:	3a01      	subs	r2, #1
 800b21c:	42b2      	cmp	r2, r6
 800b21e:	d109      	bne.n	800b234 <__gethex+0x388>
 800b220:	1171      	asrs	r1, r6, #5
 800b222:	2201      	movs	r2, #1
 800b224:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b228:	f006 061f 	and.w	r6, r6, #31
 800b22c:	fa02 f606 	lsl.w	r6, r2, r6
 800b230:	421e      	tst	r6, r3
 800b232:	d13a      	bne.n	800b2aa <__gethex+0x3fe>
 800b234:	f045 0520 	orr.w	r5, r5, #32
 800b238:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b23a:	601c      	str	r4, [r3, #0]
 800b23c:	9b02      	ldr	r3, [sp, #8]
 800b23e:	601f      	str	r7, [r3, #0]
 800b240:	e6b0      	b.n	800afa4 <__gethex+0xf8>
 800b242:	4299      	cmp	r1, r3
 800b244:	f843 cc04 	str.w	ip, [r3, #-4]
 800b248:	d8d9      	bhi.n	800b1fe <__gethex+0x352>
 800b24a:	68a3      	ldr	r3, [r4, #8]
 800b24c:	459b      	cmp	fp, r3
 800b24e:	db17      	blt.n	800b280 <__gethex+0x3d4>
 800b250:	6861      	ldr	r1, [r4, #4]
 800b252:	9801      	ldr	r0, [sp, #4]
 800b254:	3101      	adds	r1, #1
 800b256:	f7fe f817 	bl	8009288 <_Balloc>
 800b25a:	4681      	mov	r9, r0
 800b25c:	b918      	cbnz	r0, 800b266 <__gethex+0x3ba>
 800b25e:	4b1a      	ldr	r3, [pc, #104]	@ (800b2c8 <__gethex+0x41c>)
 800b260:	4602      	mov	r2, r0
 800b262:	2184      	movs	r1, #132	@ 0x84
 800b264:	e6c5      	b.n	800aff2 <__gethex+0x146>
 800b266:	6922      	ldr	r2, [r4, #16]
 800b268:	3202      	adds	r2, #2
 800b26a:	f104 010c 	add.w	r1, r4, #12
 800b26e:	0092      	lsls	r2, r2, #2
 800b270:	300c      	adds	r0, #12
 800b272:	f7fd f89a 	bl	80083aa <memcpy>
 800b276:	4621      	mov	r1, r4
 800b278:	9801      	ldr	r0, [sp, #4]
 800b27a:	f7fe f845 	bl	8009308 <_Bfree>
 800b27e:	464c      	mov	r4, r9
 800b280:	6923      	ldr	r3, [r4, #16]
 800b282:	1c5a      	adds	r2, r3, #1
 800b284:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b288:	6122      	str	r2, [r4, #16]
 800b28a:	2201      	movs	r2, #1
 800b28c:	615a      	str	r2, [r3, #20]
 800b28e:	e7be      	b.n	800b20e <__gethex+0x362>
 800b290:	6922      	ldr	r2, [r4, #16]
 800b292:	455a      	cmp	r2, fp
 800b294:	dd0b      	ble.n	800b2ae <__gethex+0x402>
 800b296:	2101      	movs	r1, #1
 800b298:	4620      	mov	r0, r4
 800b29a:	f7ff fd9f 	bl	800addc <rshift>
 800b29e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b2a2:	3701      	adds	r7, #1
 800b2a4:	42bb      	cmp	r3, r7
 800b2a6:	f6ff aee0 	blt.w	800b06a <__gethex+0x1be>
 800b2aa:	2501      	movs	r5, #1
 800b2ac:	e7c2      	b.n	800b234 <__gethex+0x388>
 800b2ae:	f016 061f 	ands.w	r6, r6, #31
 800b2b2:	d0fa      	beq.n	800b2aa <__gethex+0x3fe>
 800b2b4:	4453      	add	r3, sl
 800b2b6:	f1c6 0620 	rsb	r6, r6, #32
 800b2ba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b2be:	f7fe f8d5 	bl	800946c <__hi0bits>
 800b2c2:	42b0      	cmp	r0, r6
 800b2c4:	dbe7      	blt.n	800b296 <__gethex+0x3ea>
 800b2c6:	e7f0      	b.n	800b2aa <__gethex+0x3fe>
 800b2c8:	0800bde9 	.word	0x0800bde9

0800b2cc <L_shift>:
 800b2cc:	f1c2 0208 	rsb	r2, r2, #8
 800b2d0:	0092      	lsls	r2, r2, #2
 800b2d2:	b570      	push	{r4, r5, r6, lr}
 800b2d4:	f1c2 0620 	rsb	r6, r2, #32
 800b2d8:	6843      	ldr	r3, [r0, #4]
 800b2da:	6804      	ldr	r4, [r0, #0]
 800b2dc:	fa03 f506 	lsl.w	r5, r3, r6
 800b2e0:	432c      	orrs	r4, r5
 800b2e2:	40d3      	lsrs	r3, r2
 800b2e4:	6004      	str	r4, [r0, #0]
 800b2e6:	f840 3f04 	str.w	r3, [r0, #4]!
 800b2ea:	4288      	cmp	r0, r1
 800b2ec:	d3f4      	bcc.n	800b2d8 <L_shift+0xc>
 800b2ee:	bd70      	pop	{r4, r5, r6, pc}

0800b2f0 <__match>:
 800b2f0:	b530      	push	{r4, r5, lr}
 800b2f2:	6803      	ldr	r3, [r0, #0]
 800b2f4:	3301      	adds	r3, #1
 800b2f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b2fa:	b914      	cbnz	r4, 800b302 <__match+0x12>
 800b2fc:	6003      	str	r3, [r0, #0]
 800b2fe:	2001      	movs	r0, #1
 800b300:	bd30      	pop	{r4, r5, pc}
 800b302:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b306:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b30a:	2d19      	cmp	r5, #25
 800b30c:	bf98      	it	ls
 800b30e:	3220      	addls	r2, #32
 800b310:	42a2      	cmp	r2, r4
 800b312:	d0f0      	beq.n	800b2f6 <__match+0x6>
 800b314:	2000      	movs	r0, #0
 800b316:	e7f3      	b.n	800b300 <__match+0x10>

0800b318 <__hexnan>:
 800b318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b31c:	680b      	ldr	r3, [r1, #0]
 800b31e:	6801      	ldr	r1, [r0, #0]
 800b320:	115e      	asrs	r6, r3, #5
 800b322:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b326:	f013 031f 	ands.w	r3, r3, #31
 800b32a:	b087      	sub	sp, #28
 800b32c:	bf18      	it	ne
 800b32e:	3604      	addne	r6, #4
 800b330:	2500      	movs	r5, #0
 800b332:	1f37      	subs	r7, r6, #4
 800b334:	4682      	mov	sl, r0
 800b336:	4690      	mov	r8, r2
 800b338:	9301      	str	r3, [sp, #4]
 800b33a:	f846 5c04 	str.w	r5, [r6, #-4]
 800b33e:	46b9      	mov	r9, r7
 800b340:	463c      	mov	r4, r7
 800b342:	9502      	str	r5, [sp, #8]
 800b344:	46ab      	mov	fp, r5
 800b346:	784a      	ldrb	r2, [r1, #1]
 800b348:	1c4b      	adds	r3, r1, #1
 800b34a:	9303      	str	r3, [sp, #12]
 800b34c:	b342      	cbz	r2, 800b3a0 <__hexnan+0x88>
 800b34e:	4610      	mov	r0, r2
 800b350:	9105      	str	r1, [sp, #20]
 800b352:	9204      	str	r2, [sp, #16]
 800b354:	f7ff fd94 	bl	800ae80 <__hexdig_fun>
 800b358:	2800      	cmp	r0, #0
 800b35a:	d151      	bne.n	800b400 <__hexnan+0xe8>
 800b35c:	9a04      	ldr	r2, [sp, #16]
 800b35e:	9905      	ldr	r1, [sp, #20]
 800b360:	2a20      	cmp	r2, #32
 800b362:	d818      	bhi.n	800b396 <__hexnan+0x7e>
 800b364:	9b02      	ldr	r3, [sp, #8]
 800b366:	459b      	cmp	fp, r3
 800b368:	dd13      	ble.n	800b392 <__hexnan+0x7a>
 800b36a:	454c      	cmp	r4, r9
 800b36c:	d206      	bcs.n	800b37c <__hexnan+0x64>
 800b36e:	2d07      	cmp	r5, #7
 800b370:	dc04      	bgt.n	800b37c <__hexnan+0x64>
 800b372:	462a      	mov	r2, r5
 800b374:	4649      	mov	r1, r9
 800b376:	4620      	mov	r0, r4
 800b378:	f7ff ffa8 	bl	800b2cc <L_shift>
 800b37c:	4544      	cmp	r4, r8
 800b37e:	d952      	bls.n	800b426 <__hexnan+0x10e>
 800b380:	2300      	movs	r3, #0
 800b382:	f1a4 0904 	sub.w	r9, r4, #4
 800b386:	f844 3c04 	str.w	r3, [r4, #-4]
 800b38a:	f8cd b008 	str.w	fp, [sp, #8]
 800b38e:	464c      	mov	r4, r9
 800b390:	461d      	mov	r5, r3
 800b392:	9903      	ldr	r1, [sp, #12]
 800b394:	e7d7      	b.n	800b346 <__hexnan+0x2e>
 800b396:	2a29      	cmp	r2, #41	@ 0x29
 800b398:	d157      	bne.n	800b44a <__hexnan+0x132>
 800b39a:	3102      	adds	r1, #2
 800b39c:	f8ca 1000 	str.w	r1, [sl]
 800b3a0:	f1bb 0f00 	cmp.w	fp, #0
 800b3a4:	d051      	beq.n	800b44a <__hexnan+0x132>
 800b3a6:	454c      	cmp	r4, r9
 800b3a8:	d206      	bcs.n	800b3b8 <__hexnan+0xa0>
 800b3aa:	2d07      	cmp	r5, #7
 800b3ac:	dc04      	bgt.n	800b3b8 <__hexnan+0xa0>
 800b3ae:	462a      	mov	r2, r5
 800b3b0:	4649      	mov	r1, r9
 800b3b2:	4620      	mov	r0, r4
 800b3b4:	f7ff ff8a 	bl	800b2cc <L_shift>
 800b3b8:	4544      	cmp	r4, r8
 800b3ba:	d936      	bls.n	800b42a <__hexnan+0x112>
 800b3bc:	f1a8 0204 	sub.w	r2, r8, #4
 800b3c0:	4623      	mov	r3, r4
 800b3c2:	f853 1b04 	ldr.w	r1, [r3], #4
 800b3c6:	f842 1f04 	str.w	r1, [r2, #4]!
 800b3ca:	429f      	cmp	r7, r3
 800b3cc:	d2f9      	bcs.n	800b3c2 <__hexnan+0xaa>
 800b3ce:	1b3b      	subs	r3, r7, r4
 800b3d0:	f023 0303 	bic.w	r3, r3, #3
 800b3d4:	3304      	adds	r3, #4
 800b3d6:	3401      	adds	r4, #1
 800b3d8:	3e03      	subs	r6, #3
 800b3da:	42b4      	cmp	r4, r6
 800b3dc:	bf88      	it	hi
 800b3de:	2304      	movhi	r3, #4
 800b3e0:	4443      	add	r3, r8
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	f843 2b04 	str.w	r2, [r3], #4
 800b3e8:	429f      	cmp	r7, r3
 800b3ea:	d2fb      	bcs.n	800b3e4 <__hexnan+0xcc>
 800b3ec:	683b      	ldr	r3, [r7, #0]
 800b3ee:	b91b      	cbnz	r3, 800b3f8 <__hexnan+0xe0>
 800b3f0:	4547      	cmp	r7, r8
 800b3f2:	d128      	bne.n	800b446 <__hexnan+0x12e>
 800b3f4:	2301      	movs	r3, #1
 800b3f6:	603b      	str	r3, [r7, #0]
 800b3f8:	2005      	movs	r0, #5
 800b3fa:	b007      	add	sp, #28
 800b3fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b400:	3501      	adds	r5, #1
 800b402:	2d08      	cmp	r5, #8
 800b404:	f10b 0b01 	add.w	fp, fp, #1
 800b408:	dd06      	ble.n	800b418 <__hexnan+0x100>
 800b40a:	4544      	cmp	r4, r8
 800b40c:	d9c1      	bls.n	800b392 <__hexnan+0x7a>
 800b40e:	2300      	movs	r3, #0
 800b410:	f844 3c04 	str.w	r3, [r4, #-4]
 800b414:	2501      	movs	r5, #1
 800b416:	3c04      	subs	r4, #4
 800b418:	6822      	ldr	r2, [r4, #0]
 800b41a:	f000 000f 	and.w	r0, r0, #15
 800b41e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b422:	6020      	str	r0, [r4, #0]
 800b424:	e7b5      	b.n	800b392 <__hexnan+0x7a>
 800b426:	2508      	movs	r5, #8
 800b428:	e7b3      	b.n	800b392 <__hexnan+0x7a>
 800b42a:	9b01      	ldr	r3, [sp, #4]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d0dd      	beq.n	800b3ec <__hexnan+0xd4>
 800b430:	f1c3 0320 	rsb	r3, r3, #32
 800b434:	f04f 32ff 	mov.w	r2, #4294967295
 800b438:	40da      	lsrs	r2, r3
 800b43a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b43e:	4013      	ands	r3, r2
 800b440:	f846 3c04 	str.w	r3, [r6, #-4]
 800b444:	e7d2      	b.n	800b3ec <__hexnan+0xd4>
 800b446:	3f04      	subs	r7, #4
 800b448:	e7d0      	b.n	800b3ec <__hexnan+0xd4>
 800b44a:	2004      	movs	r0, #4
 800b44c:	e7d5      	b.n	800b3fa <__hexnan+0xe2>

0800b44e <__ascii_mbtowc>:
 800b44e:	b082      	sub	sp, #8
 800b450:	b901      	cbnz	r1, 800b454 <__ascii_mbtowc+0x6>
 800b452:	a901      	add	r1, sp, #4
 800b454:	b142      	cbz	r2, 800b468 <__ascii_mbtowc+0x1a>
 800b456:	b14b      	cbz	r3, 800b46c <__ascii_mbtowc+0x1e>
 800b458:	7813      	ldrb	r3, [r2, #0]
 800b45a:	600b      	str	r3, [r1, #0]
 800b45c:	7812      	ldrb	r2, [r2, #0]
 800b45e:	1e10      	subs	r0, r2, #0
 800b460:	bf18      	it	ne
 800b462:	2001      	movne	r0, #1
 800b464:	b002      	add	sp, #8
 800b466:	4770      	bx	lr
 800b468:	4610      	mov	r0, r2
 800b46a:	e7fb      	b.n	800b464 <__ascii_mbtowc+0x16>
 800b46c:	f06f 0001 	mvn.w	r0, #1
 800b470:	e7f8      	b.n	800b464 <__ascii_mbtowc+0x16>

0800b472 <_realloc_r>:
 800b472:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b476:	4607      	mov	r7, r0
 800b478:	4614      	mov	r4, r2
 800b47a:	460d      	mov	r5, r1
 800b47c:	b921      	cbnz	r1, 800b488 <_realloc_r+0x16>
 800b47e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b482:	4611      	mov	r1, r2
 800b484:	f7fd be74 	b.w	8009170 <_malloc_r>
 800b488:	b92a      	cbnz	r2, 800b496 <_realloc_r+0x24>
 800b48a:	f7fd fdfd 	bl	8009088 <_free_r>
 800b48e:	4625      	mov	r5, r4
 800b490:	4628      	mov	r0, r5
 800b492:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b496:	f000 f840 	bl	800b51a <_malloc_usable_size_r>
 800b49a:	4284      	cmp	r4, r0
 800b49c:	4606      	mov	r6, r0
 800b49e:	d802      	bhi.n	800b4a6 <_realloc_r+0x34>
 800b4a0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b4a4:	d8f4      	bhi.n	800b490 <_realloc_r+0x1e>
 800b4a6:	4621      	mov	r1, r4
 800b4a8:	4638      	mov	r0, r7
 800b4aa:	f7fd fe61 	bl	8009170 <_malloc_r>
 800b4ae:	4680      	mov	r8, r0
 800b4b0:	b908      	cbnz	r0, 800b4b6 <_realloc_r+0x44>
 800b4b2:	4645      	mov	r5, r8
 800b4b4:	e7ec      	b.n	800b490 <_realloc_r+0x1e>
 800b4b6:	42b4      	cmp	r4, r6
 800b4b8:	4622      	mov	r2, r4
 800b4ba:	4629      	mov	r1, r5
 800b4bc:	bf28      	it	cs
 800b4be:	4632      	movcs	r2, r6
 800b4c0:	f7fc ff73 	bl	80083aa <memcpy>
 800b4c4:	4629      	mov	r1, r5
 800b4c6:	4638      	mov	r0, r7
 800b4c8:	f7fd fdde 	bl	8009088 <_free_r>
 800b4cc:	e7f1      	b.n	800b4b2 <_realloc_r+0x40>

0800b4ce <__ascii_wctomb>:
 800b4ce:	4603      	mov	r3, r0
 800b4d0:	4608      	mov	r0, r1
 800b4d2:	b141      	cbz	r1, 800b4e6 <__ascii_wctomb+0x18>
 800b4d4:	2aff      	cmp	r2, #255	@ 0xff
 800b4d6:	d904      	bls.n	800b4e2 <__ascii_wctomb+0x14>
 800b4d8:	228a      	movs	r2, #138	@ 0x8a
 800b4da:	601a      	str	r2, [r3, #0]
 800b4dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b4e0:	4770      	bx	lr
 800b4e2:	700a      	strb	r2, [r1, #0]
 800b4e4:	2001      	movs	r0, #1
 800b4e6:	4770      	bx	lr

0800b4e8 <fiprintf>:
 800b4e8:	b40e      	push	{r1, r2, r3}
 800b4ea:	b503      	push	{r0, r1, lr}
 800b4ec:	4601      	mov	r1, r0
 800b4ee:	ab03      	add	r3, sp, #12
 800b4f0:	4805      	ldr	r0, [pc, #20]	@ (800b508 <fiprintf+0x20>)
 800b4f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4f6:	6800      	ldr	r0, [r0, #0]
 800b4f8:	9301      	str	r3, [sp, #4]
 800b4fa:	f000 f83f 	bl	800b57c <_vfiprintf_r>
 800b4fe:	b002      	add	sp, #8
 800b500:	f85d eb04 	ldr.w	lr, [sp], #4
 800b504:	b003      	add	sp, #12
 800b506:	4770      	bx	lr
 800b508:	20000020 	.word	0x20000020

0800b50c <abort>:
 800b50c:	b508      	push	{r3, lr}
 800b50e:	2006      	movs	r0, #6
 800b510:	f000 fa08 	bl	800b924 <raise>
 800b514:	2001      	movs	r0, #1
 800b516:	f7f6 fe59 	bl	80021cc <_exit>

0800b51a <_malloc_usable_size_r>:
 800b51a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b51e:	1f18      	subs	r0, r3, #4
 800b520:	2b00      	cmp	r3, #0
 800b522:	bfbc      	itt	lt
 800b524:	580b      	ldrlt	r3, [r1, r0]
 800b526:	18c0      	addlt	r0, r0, r3
 800b528:	4770      	bx	lr

0800b52a <__sfputc_r>:
 800b52a:	6893      	ldr	r3, [r2, #8]
 800b52c:	3b01      	subs	r3, #1
 800b52e:	2b00      	cmp	r3, #0
 800b530:	b410      	push	{r4}
 800b532:	6093      	str	r3, [r2, #8]
 800b534:	da08      	bge.n	800b548 <__sfputc_r+0x1e>
 800b536:	6994      	ldr	r4, [r2, #24]
 800b538:	42a3      	cmp	r3, r4
 800b53a:	db01      	blt.n	800b540 <__sfputc_r+0x16>
 800b53c:	290a      	cmp	r1, #10
 800b53e:	d103      	bne.n	800b548 <__sfputc_r+0x1e>
 800b540:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b544:	f000 b932 	b.w	800b7ac <__swbuf_r>
 800b548:	6813      	ldr	r3, [r2, #0]
 800b54a:	1c58      	adds	r0, r3, #1
 800b54c:	6010      	str	r0, [r2, #0]
 800b54e:	7019      	strb	r1, [r3, #0]
 800b550:	4608      	mov	r0, r1
 800b552:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b556:	4770      	bx	lr

0800b558 <__sfputs_r>:
 800b558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b55a:	4606      	mov	r6, r0
 800b55c:	460f      	mov	r7, r1
 800b55e:	4614      	mov	r4, r2
 800b560:	18d5      	adds	r5, r2, r3
 800b562:	42ac      	cmp	r4, r5
 800b564:	d101      	bne.n	800b56a <__sfputs_r+0x12>
 800b566:	2000      	movs	r0, #0
 800b568:	e007      	b.n	800b57a <__sfputs_r+0x22>
 800b56a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b56e:	463a      	mov	r2, r7
 800b570:	4630      	mov	r0, r6
 800b572:	f7ff ffda 	bl	800b52a <__sfputc_r>
 800b576:	1c43      	adds	r3, r0, #1
 800b578:	d1f3      	bne.n	800b562 <__sfputs_r+0xa>
 800b57a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b57c <_vfiprintf_r>:
 800b57c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b580:	460d      	mov	r5, r1
 800b582:	b09d      	sub	sp, #116	@ 0x74
 800b584:	4614      	mov	r4, r2
 800b586:	4698      	mov	r8, r3
 800b588:	4606      	mov	r6, r0
 800b58a:	b118      	cbz	r0, 800b594 <_vfiprintf_r+0x18>
 800b58c:	6a03      	ldr	r3, [r0, #32]
 800b58e:	b90b      	cbnz	r3, 800b594 <_vfiprintf_r+0x18>
 800b590:	f7fc fdf0 	bl	8008174 <__sinit>
 800b594:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b596:	07d9      	lsls	r1, r3, #31
 800b598:	d405      	bmi.n	800b5a6 <_vfiprintf_r+0x2a>
 800b59a:	89ab      	ldrh	r3, [r5, #12]
 800b59c:	059a      	lsls	r2, r3, #22
 800b59e:	d402      	bmi.n	800b5a6 <_vfiprintf_r+0x2a>
 800b5a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b5a2:	f7fc ff00 	bl	80083a6 <__retarget_lock_acquire_recursive>
 800b5a6:	89ab      	ldrh	r3, [r5, #12]
 800b5a8:	071b      	lsls	r3, r3, #28
 800b5aa:	d501      	bpl.n	800b5b0 <_vfiprintf_r+0x34>
 800b5ac:	692b      	ldr	r3, [r5, #16]
 800b5ae:	b99b      	cbnz	r3, 800b5d8 <_vfiprintf_r+0x5c>
 800b5b0:	4629      	mov	r1, r5
 800b5b2:	4630      	mov	r0, r6
 800b5b4:	f000 f938 	bl	800b828 <__swsetup_r>
 800b5b8:	b170      	cbz	r0, 800b5d8 <_vfiprintf_r+0x5c>
 800b5ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b5bc:	07dc      	lsls	r4, r3, #31
 800b5be:	d504      	bpl.n	800b5ca <_vfiprintf_r+0x4e>
 800b5c0:	f04f 30ff 	mov.w	r0, #4294967295
 800b5c4:	b01d      	add	sp, #116	@ 0x74
 800b5c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5ca:	89ab      	ldrh	r3, [r5, #12]
 800b5cc:	0598      	lsls	r0, r3, #22
 800b5ce:	d4f7      	bmi.n	800b5c0 <_vfiprintf_r+0x44>
 800b5d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b5d2:	f7fc fee9 	bl	80083a8 <__retarget_lock_release_recursive>
 800b5d6:	e7f3      	b.n	800b5c0 <_vfiprintf_r+0x44>
 800b5d8:	2300      	movs	r3, #0
 800b5da:	9309      	str	r3, [sp, #36]	@ 0x24
 800b5dc:	2320      	movs	r3, #32
 800b5de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b5e2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b5e6:	2330      	movs	r3, #48	@ 0x30
 800b5e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b798 <_vfiprintf_r+0x21c>
 800b5ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b5f0:	f04f 0901 	mov.w	r9, #1
 800b5f4:	4623      	mov	r3, r4
 800b5f6:	469a      	mov	sl, r3
 800b5f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b5fc:	b10a      	cbz	r2, 800b602 <_vfiprintf_r+0x86>
 800b5fe:	2a25      	cmp	r2, #37	@ 0x25
 800b600:	d1f9      	bne.n	800b5f6 <_vfiprintf_r+0x7a>
 800b602:	ebba 0b04 	subs.w	fp, sl, r4
 800b606:	d00b      	beq.n	800b620 <_vfiprintf_r+0xa4>
 800b608:	465b      	mov	r3, fp
 800b60a:	4622      	mov	r2, r4
 800b60c:	4629      	mov	r1, r5
 800b60e:	4630      	mov	r0, r6
 800b610:	f7ff ffa2 	bl	800b558 <__sfputs_r>
 800b614:	3001      	adds	r0, #1
 800b616:	f000 80a7 	beq.w	800b768 <_vfiprintf_r+0x1ec>
 800b61a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b61c:	445a      	add	r2, fp
 800b61e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b620:	f89a 3000 	ldrb.w	r3, [sl]
 800b624:	2b00      	cmp	r3, #0
 800b626:	f000 809f 	beq.w	800b768 <_vfiprintf_r+0x1ec>
 800b62a:	2300      	movs	r3, #0
 800b62c:	f04f 32ff 	mov.w	r2, #4294967295
 800b630:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b634:	f10a 0a01 	add.w	sl, sl, #1
 800b638:	9304      	str	r3, [sp, #16]
 800b63a:	9307      	str	r3, [sp, #28]
 800b63c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b640:	931a      	str	r3, [sp, #104]	@ 0x68
 800b642:	4654      	mov	r4, sl
 800b644:	2205      	movs	r2, #5
 800b646:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b64a:	4853      	ldr	r0, [pc, #332]	@ (800b798 <_vfiprintf_r+0x21c>)
 800b64c:	f7f4 fdd0 	bl	80001f0 <memchr>
 800b650:	9a04      	ldr	r2, [sp, #16]
 800b652:	b9d8      	cbnz	r0, 800b68c <_vfiprintf_r+0x110>
 800b654:	06d1      	lsls	r1, r2, #27
 800b656:	bf44      	itt	mi
 800b658:	2320      	movmi	r3, #32
 800b65a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b65e:	0713      	lsls	r3, r2, #28
 800b660:	bf44      	itt	mi
 800b662:	232b      	movmi	r3, #43	@ 0x2b
 800b664:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b668:	f89a 3000 	ldrb.w	r3, [sl]
 800b66c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b66e:	d015      	beq.n	800b69c <_vfiprintf_r+0x120>
 800b670:	9a07      	ldr	r2, [sp, #28]
 800b672:	4654      	mov	r4, sl
 800b674:	2000      	movs	r0, #0
 800b676:	f04f 0c0a 	mov.w	ip, #10
 800b67a:	4621      	mov	r1, r4
 800b67c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b680:	3b30      	subs	r3, #48	@ 0x30
 800b682:	2b09      	cmp	r3, #9
 800b684:	d94b      	bls.n	800b71e <_vfiprintf_r+0x1a2>
 800b686:	b1b0      	cbz	r0, 800b6b6 <_vfiprintf_r+0x13a>
 800b688:	9207      	str	r2, [sp, #28]
 800b68a:	e014      	b.n	800b6b6 <_vfiprintf_r+0x13a>
 800b68c:	eba0 0308 	sub.w	r3, r0, r8
 800b690:	fa09 f303 	lsl.w	r3, r9, r3
 800b694:	4313      	orrs	r3, r2
 800b696:	9304      	str	r3, [sp, #16]
 800b698:	46a2      	mov	sl, r4
 800b69a:	e7d2      	b.n	800b642 <_vfiprintf_r+0xc6>
 800b69c:	9b03      	ldr	r3, [sp, #12]
 800b69e:	1d19      	adds	r1, r3, #4
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	9103      	str	r1, [sp, #12]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	bfbb      	ittet	lt
 800b6a8:	425b      	neglt	r3, r3
 800b6aa:	f042 0202 	orrlt.w	r2, r2, #2
 800b6ae:	9307      	strge	r3, [sp, #28]
 800b6b0:	9307      	strlt	r3, [sp, #28]
 800b6b2:	bfb8      	it	lt
 800b6b4:	9204      	strlt	r2, [sp, #16]
 800b6b6:	7823      	ldrb	r3, [r4, #0]
 800b6b8:	2b2e      	cmp	r3, #46	@ 0x2e
 800b6ba:	d10a      	bne.n	800b6d2 <_vfiprintf_r+0x156>
 800b6bc:	7863      	ldrb	r3, [r4, #1]
 800b6be:	2b2a      	cmp	r3, #42	@ 0x2a
 800b6c0:	d132      	bne.n	800b728 <_vfiprintf_r+0x1ac>
 800b6c2:	9b03      	ldr	r3, [sp, #12]
 800b6c4:	1d1a      	adds	r2, r3, #4
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	9203      	str	r2, [sp, #12]
 800b6ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b6ce:	3402      	adds	r4, #2
 800b6d0:	9305      	str	r3, [sp, #20]
 800b6d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b7a8 <_vfiprintf_r+0x22c>
 800b6d6:	7821      	ldrb	r1, [r4, #0]
 800b6d8:	2203      	movs	r2, #3
 800b6da:	4650      	mov	r0, sl
 800b6dc:	f7f4 fd88 	bl	80001f0 <memchr>
 800b6e0:	b138      	cbz	r0, 800b6f2 <_vfiprintf_r+0x176>
 800b6e2:	9b04      	ldr	r3, [sp, #16]
 800b6e4:	eba0 000a 	sub.w	r0, r0, sl
 800b6e8:	2240      	movs	r2, #64	@ 0x40
 800b6ea:	4082      	lsls	r2, r0
 800b6ec:	4313      	orrs	r3, r2
 800b6ee:	3401      	adds	r4, #1
 800b6f0:	9304      	str	r3, [sp, #16]
 800b6f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6f6:	4829      	ldr	r0, [pc, #164]	@ (800b79c <_vfiprintf_r+0x220>)
 800b6f8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b6fc:	2206      	movs	r2, #6
 800b6fe:	f7f4 fd77 	bl	80001f0 <memchr>
 800b702:	2800      	cmp	r0, #0
 800b704:	d03f      	beq.n	800b786 <_vfiprintf_r+0x20a>
 800b706:	4b26      	ldr	r3, [pc, #152]	@ (800b7a0 <_vfiprintf_r+0x224>)
 800b708:	bb1b      	cbnz	r3, 800b752 <_vfiprintf_r+0x1d6>
 800b70a:	9b03      	ldr	r3, [sp, #12]
 800b70c:	3307      	adds	r3, #7
 800b70e:	f023 0307 	bic.w	r3, r3, #7
 800b712:	3308      	adds	r3, #8
 800b714:	9303      	str	r3, [sp, #12]
 800b716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b718:	443b      	add	r3, r7
 800b71a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b71c:	e76a      	b.n	800b5f4 <_vfiprintf_r+0x78>
 800b71e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b722:	460c      	mov	r4, r1
 800b724:	2001      	movs	r0, #1
 800b726:	e7a8      	b.n	800b67a <_vfiprintf_r+0xfe>
 800b728:	2300      	movs	r3, #0
 800b72a:	3401      	adds	r4, #1
 800b72c:	9305      	str	r3, [sp, #20]
 800b72e:	4619      	mov	r1, r3
 800b730:	f04f 0c0a 	mov.w	ip, #10
 800b734:	4620      	mov	r0, r4
 800b736:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b73a:	3a30      	subs	r2, #48	@ 0x30
 800b73c:	2a09      	cmp	r2, #9
 800b73e:	d903      	bls.n	800b748 <_vfiprintf_r+0x1cc>
 800b740:	2b00      	cmp	r3, #0
 800b742:	d0c6      	beq.n	800b6d2 <_vfiprintf_r+0x156>
 800b744:	9105      	str	r1, [sp, #20]
 800b746:	e7c4      	b.n	800b6d2 <_vfiprintf_r+0x156>
 800b748:	fb0c 2101 	mla	r1, ip, r1, r2
 800b74c:	4604      	mov	r4, r0
 800b74e:	2301      	movs	r3, #1
 800b750:	e7f0      	b.n	800b734 <_vfiprintf_r+0x1b8>
 800b752:	ab03      	add	r3, sp, #12
 800b754:	9300      	str	r3, [sp, #0]
 800b756:	462a      	mov	r2, r5
 800b758:	4b12      	ldr	r3, [pc, #72]	@ (800b7a4 <_vfiprintf_r+0x228>)
 800b75a:	a904      	add	r1, sp, #16
 800b75c:	4630      	mov	r0, r6
 800b75e:	f7fb feb9 	bl	80074d4 <_printf_float>
 800b762:	4607      	mov	r7, r0
 800b764:	1c78      	adds	r0, r7, #1
 800b766:	d1d6      	bne.n	800b716 <_vfiprintf_r+0x19a>
 800b768:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b76a:	07d9      	lsls	r1, r3, #31
 800b76c:	d405      	bmi.n	800b77a <_vfiprintf_r+0x1fe>
 800b76e:	89ab      	ldrh	r3, [r5, #12]
 800b770:	059a      	lsls	r2, r3, #22
 800b772:	d402      	bmi.n	800b77a <_vfiprintf_r+0x1fe>
 800b774:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b776:	f7fc fe17 	bl	80083a8 <__retarget_lock_release_recursive>
 800b77a:	89ab      	ldrh	r3, [r5, #12]
 800b77c:	065b      	lsls	r3, r3, #25
 800b77e:	f53f af1f 	bmi.w	800b5c0 <_vfiprintf_r+0x44>
 800b782:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b784:	e71e      	b.n	800b5c4 <_vfiprintf_r+0x48>
 800b786:	ab03      	add	r3, sp, #12
 800b788:	9300      	str	r3, [sp, #0]
 800b78a:	462a      	mov	r2, r5
 800b78c:	4b05      	ldr	r3, [pc, #20]	@ (800b7a4 <_vfiprintf_r+0x228>)
 800b78e:	a904      	add	r1, sp, #16
 800b790:	4630      	mov	r0, r6
 800b792:	f7fc f937 	bl	8007a04 <_printf_i>
 800b796:	e7e4      	b.n	800b762 <_vfiprintf_r+0x1e6>
 800b798:	0800be55 	.word	0x0800be55
 800b79c:	0800be5f 	.word	0x0800be5f
 800b7a0:	080074d5 	.word	0x080074d5
 800b7a4:	0800b559 	.word	0x0800b559
 800b7a8:	0800be5b 	.word	0x0800be5b

0800b7ac <__swbuf_r>:
 800b7ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7ae:	460e      	mov	r6, r1
 800b7b0:	4614      	mov	r4, r2
 800b7b2:	4605      	mov	r5, r0
 800b7b4:	b118      	cbz	r0, 800b7be <__swbuf_r+0x12>
 800b7b6:	6a03      	ldr	r3, [r0, #32]
 800b7b8:	b90b      	cbnz	r3, 800b7be <__swbuf_r+0x12>
 800b7ba:	f7fc fcdb 	bl	8008174 <__sinit>
 800b7be:	69a3      	ldr	r3, [r4, #24]
 800b7c0:	60a3      	str	r3, [r4, #8]
 800b7c2:	89a3      	ldrh	r3, [r4, #12]
 800b7c4:	071a      	lsls	r2, r3, #28
 800b7c6:	d501      	bpl.n	800b7cc <__swbuf_r+0x20>
 800b7c8:	6923      	ldr	r3, [r4, #16]
 800b7ca:	b943      	cbnz	r3, 800b7de <__swbuf_r+0x32>
 800b7cc:	4621      	mov	r1, r4
 800b7ce:	4628      	mov	r0, r5
 800b7d0:	f000 f82a 	bl	800b828 <__swsetup_r>
 800b7d4:	b118      	cbz	r0, 800b7de <__swbuf_r+0x32>
 800b7d6:	f04f 37ff 	mov.w	r7, #4294967295
 800b7da:	4638      	mov	r0, r7
 800b7dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b7de:	6823      	ldr	r3, [r4, #0]
 800b7e0:	6922      	ldr	r2, [r4, #16]
 800b7e2:	1a98      	subs	r0, r3, r2
 800b7e4:	6963      	ldr	r3, [r4, #20]
 800b7e6:	b2f6      	uxtb	r6, r6
 800b7e8:	4283      	cmp	r3, r0
 800b7ea:	4637      	mov	r7, r6
 800b7ec:	dc05      	bgt.n	800b7fa <__swbuf_r+0x4e>
 800b7ee:	4621      	mov	r1, r4
 800b7f0:	4628      	mov	r0, r5
 800b7f2:	f7ff fa53 	bl	800ac9c <_fflush_r>
 800b7f6:	2800      	cmp	r0, #0
 800b7f8:	d1ed      	bne.n	800b7d6 <__swbuf_r+0x2a>
 800b7fa:	68a3      	ldr	r3, [r4, #8]
 800b7fc:	3b01      	subs	r3, #1
 800b7fe:	60a3      	str	r3, [r4, #8]
 800b800:	6823      	ldr	r3, [r4, #0]
 800b802:	1c5a      	adds	r2, r3, #1
 800b804:	6022      	str	r2, [r4, #0]
 800b806:	701e      	strb	r6, [r3, #0]
 800b808:	6962      	ldr	r2, [r4, #20]
 800b80a:	1c43      	adds	r3, r0, #1
 800b80c:	429a      	cmp	r2, r3
 800b80e:	d004      	beq.n	800b81a <__swbuf_r+0x6e>
 800b810:	89a3      	ldrh	r3, [r4, #12]
 800b812:	07db      	lsls	r3, r3, #31
 800b814:	d5e1      	bpl.n	800b7da <__swbuf_r+0x2e>
 800b816:	2e0a      	cmp	r6, #10
 800b818:	d1df      	bne.n	800b7da <__swbuf_r+0x2e>
 800b81a:	4621      	mov	r1, r4
 800b81c:	4628      	mov	r0, r5
 800b81e:	f7ff fa3d 	bl	800ac9c <_fflush_r>
 800b822:	2800      	cmp	r0, #0
 800b824:	d0d9      	beq.n	800b7da <__swbuf_r+0x2e>
 800b826:	e7d6      	b.n	800b7d6 <__swbuf_r+0x2a>

0800b828 <__swsetup_r>:
 800b828:	b538      	push	{r3, r4, r5, lr}
 800b82a:	4b29      	ldr	r3, [pc, #164]	@ (800b8d0 <__swsetup_r+0xa8>)
 800b82c:	4605      	mov	r5, r0
 800b82e:	6818      	ldr	r0, [r3, #0]
 800b830:	460c      	mov	r4, r1
 800b832:	b118      	cbz	r0, 800b83c <__swsetup_r+0x14>
 800b834:	6a03      	ldr	r3, [r0, #32]
 800b836:	b90b      	cbnz	r3, 800b83c <__swsetup_r+0x14>
 800b838:	f7fc fc9c 	bl	8008174 <__sinit>
 800b83c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b840:	0719      	lsls	r1, r3, #28
 800b842:	d422      	bmi.n	800b88a <__swsetup_r+0x62>
 800b844:	06da      	lsls	r2, r3, #27
 800b846:	d407      	bmi.n	800b858 <__swsetup_r+0x30>
 800b848:	2209      	movs	r2, #9
 800b84a:	602a      	str	r2, [r5, #0]
 800b84c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b850:	81a3      	strh	r3, [r4, #12]
 800b852:	f04f 30ff 	mov.w	r0, #4294967295
 800b856:	e033      	b.n	800b8c0 <__swsetup_r+0x98>
 800b858:	0758      	lsls	r0, r3, #29
 800b85a:	d512      	bpl.n	800b882 <__swsetup_r+0x5a>
 800b85c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b85e:	b141      	cbz	r1, 800b872 <__swsetup_r+0x4a>
 800b860:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b864:	4299      	cmp	r1, r3
 800b866:	d002      	beq.n	800b86e <__swsetup_r+0x46>
 800b868:	4628      	mov	r0, r5
 800b86a:	f7fd fc0d 	bl	8009088 <_free_r>
 800b86e:	2300      	movs	r3, #0
 800b870:	6363      	str	r3, [r4, #52]	@ 0x34
 800b872:	89a3      	ldrh	r3, [r4, #12]
 800b874:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b878:	81a3      	strh	r3, [r4, #12]
 800b87a:	2300      	movs	r3, #0
 800b87c:	6063      	str	r3, [r4, #4]
 800b87e:	6923      	ldr	r3, [r4, #16]
 800b880:	6023      	str	r3, [r4, #0]
 800b882:	89a3      	ldrh	r3, [r4, #12]
 800b884:	f043 0308 	orr.w	r3, r3, #8
 800b888:	81a3      	strh	r3, [r4, #12]
 800b88a:	6923      	ldr	r3, [r4, #16]
 800b88c:	b94b      	cbnz	r3, 800b8a2 <__swsetup_r+0x7a>
 800b88e:	89a3      	ldrh	r3, [r4, #12]
 800b890:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b894:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b898:	d003      	beq.n	800b8a2 <__swsetup_r+0x7a>
 800b89a:	4621      	mov	r1, r4
 800b89c:	4628      	mov	r0, r5
 800b89e:	f000 f883 	bl	800b9a8 <__smakebuf_r>
 800b8a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8a6:	f013 0201 	ands.w	r2, r3, #1
 800b8aa:	d00a      	beq.n	800b8c2 <__swsetup_r+0x9a>
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	60a2      	str	r2, [r4, #8]
 800b8b0:	6962      	ldr	r2, [r4, #20]
 800b8b2:	4252      	negs	r2, r2
 800b8b4:	61a2      	str	r2, [r4, #24]
 800b8b6:	6922      	ldr	r2, [r4, #16]
 800b8b8:	b942      	cbnz	r2, 800b8cc <__swsetup_r+0xa4>
 800b8ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b8be:	d1c5      	bne.n	800b84c <__swsetup_r+0x24>
 800b8c0:	bd38      	pop	{r3, r4, r5, pc}
 800b8c2:	0799      	lsls	r1, r3, #30
 800b8c4:	bf58      	it	pl
 800b8c6:	6962      	ldrpl	r2, [r4, #20]
 800b8c8:	60a2      	str	r2, [r4, #8]
 800b8ca:	e7f4      	b.n	800b8b6 <__swsetup_r+0x8e>
 800b8cc:	2000      	movs	r0, #0
 800b8ce:	e7f7      	b.n	800b8c0 <__swsetup_r+0x98>
 800b8d0:	20000020 	.word	0x20000020

0800b8d4 <_raise_r>:
 800b8d4:	291f      	cmp	r1, #31
 800b8d6:	b538      	push	{r3, r4, r5, lr}
 800b8d8:	4605      	mov	r5, r0
 800b8da:	460c      	mov	r4, r1
 800b8dc:	d904      	bls.n	800b8e8 <_raise_r+0x14>
 800b8de:	2316      	movs	r3, #22
 800b8e0:	6003      	str	r3, [r0, #0]
 800b8e2:	f04f 30ff 	mov.w	r0, #4294967295
 800b8e6:	bd38      	pop	{r3, r4, r5, pc}
 800b8e8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b8ea:	b112      	cbz	r2, 800b8f2 <_raise_r+0x1e>
 800b8ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b8f0:	b94b      	cbnz	r3, 800b906 <_raise_r+0x32>
 800b8f2:	4628      	mov	r0, r5
 800b8f4:	f000 f830 	bl	800b958 <_getpid_r>
 800b8f8:	4622      	mov	r2, r4
 800b8fa:	4601      	mov	r1, r0
 800b8fc:	4628      	mov	r0, r5
 800b8fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b902:	f000 b817 	b.w	800b934 <_kill_r>
 800b906:	2b01      	cmp	r3, #1
 800b908:	d00a      	beq.n	800b920 <_raise_r+0x4c>
 800b90a:	1c59      	adds	r1, r3, #1
 800b90c:	d103      	bne.n	800b916 <_raise_r+0x42>
 800b90e:	2316      	movs	r3, #22
 800b910:	6003      	str	r3, [r0, #0]
 800b912:	2001      	movs	r0, #1
 800b914:	e7e7      	b.n	800b8e6 <_raise_r+0x12>
 800b916:	2100      	movs	r1, #0
 800b918:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b91c:	4620      	mov	r0, r4
 800b91e:	4798      	blx	r3
 800b920:	2000      	movs	r0, #0
 800b922:	e7e0      	b.n	800b8e6 <_raise_r+0x12>

0800b924 <raise>:
 800b924:	4b02      	ldr	r3, [pc, #8]	@ (800b930 <raise+0xc>)
 800b926:	4601      	mov	r1, r0
 800b928:	6818      	ldr	r0, [r3, #0]
 800b92a:	f7ff bfd3 	b.w	800b8d4 <_raise_r>
 800b92e:	bf00      	nop
 800b930:	20000020 	.word	0x20000020

0800b934 <_kill_r>:
 800b934:	b538      	push	{r3, r4, r5, lr}
 800b936:	4d07      	ldr	r5, [pc, #28]	@ (800b954 <_kill_r+0x20>)
 800b938:	2300      	movs	r3, #0
 800b93a:	4604      	mov	r4, r0
 800b93c:	4608      	mov	r0, r1
 800b93e:	4611      	mov	r1, r2
 800b940:	602b      	str	r3, [r5, #0]
 800b942:	f7f6 fc33 	bl	80021ac <_kill>
 800b946:	1c43      	adds	r3, r0, #1
 800b948:	d102      	bne.n	800b950 <_kill_r+0x1c>
 800b94a:	682b      	ldr	r3, [r5, #0]
 800b94c:	b103      	cbz	r3, 800b950 <_kill_r+0x1c>
 800b94e:	6023      	str	r3, [r4, #0]
 800b950:	bd38      	pop	{r3, r4, r5, pc}
 800b952:	bf00      	nop
 800b954:	20004440 	.word	0x20004440

0800b958 <_getpid_r>:
 800b958:	f7f6 bc20 	b.w	800219c <_getpid>

0800b95c <__swhatbuf_r>:
 800b95c:	b570      	push	{r4, r5, r6, lr}
 800b95e:	460c      	mov	r4, r1
 800b960:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b964:	2900      	cmp	r1, #0
 800b966:	b096      	sub	sp, #88	@ 0x58
 800b968:	4615      	mov	r5, r2
 800b96a:	461e      	mov	r6, r3
 800b96c:	da0d      	bge.n	800b98a <__swhatbuf_r+0x2e>
 800b96e:	89a3      	ldrh	r3, [r4, #12]
 800b970:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b974:	f04f 0100 	mov.w	r1, #0
 800b978:	bf14      	ite	ne
 800b97a:	2340      	movne	r3, #64	@ 0x40
 800b97c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b980:	2000      	movs	r0, #0
 800b982:	6031      	str	r1, [r6, #0]
 800b984:	602b      	str	r3, [r5, #0]
 800b986:	b016      	add	sp, #88	@ 0x58
 800b988:	bd70      	pop	{r4, r5, r6, pc}
 800b98a:	466a      	mov	r2, sp
 800b98c:	f000 f848 	bl	800ba20 <_fstat_r>
 800b990:	2800      	cmp	r0, #0
 800b992:	dbec      	blt.n	800b96e <__swhatbuf_r+0x12>
 800b994:	9901      	ldr	r1, [sp, #4]
 800b996:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b99a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b99e:	4259      	negs	r1, r3
 800b9a0:	4159      	adcs	r1, r3
 800b9a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b9a6:	e7eb      	b.n	800b980 <__swhatbuf_r+0x24>

0800b9a8 <__smakebuf_r>:
 800b9a8:	898b      	ldrh	r3, [r1, #12]
 800b9aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b9ac:	079d      	lsls	r5, r3, #30
 800b9ae:	4606      	mov	r6, r0
 800b9b0:	460c      	mov	r4, r1
 800b9b2:	d507      	bpl.n	800b9c4 <__smakebuf_r+0x1c>
 800b9b4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b9b8:	6023      	str	r3, [r4, #0]
 800b9ba:	6123      	str	r3, [r4, #16]
 800b9bc:	2301      	movs	r3, #1
 800b9be:	6163      	str	r3, [r4, #20]
 800b9c0:	b003      	add	sp, #12
 800b9c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9c4:	ab01      	add	r3, sp, #4
 800b9c6:	466a      	mov	r2, sp
 800b9c8:	f7ff ffc8 	bl	800b95c <__swhatbuf_r>
 800b9cc:	9f00      	ldr	r7, [sp, #0]
 800b9ce:	4605      	mov	r5, r0
 800b9d0:	4639      	mov	r1, r7
 800b9d2:	4630      	mov	r0, r6
 800b9d4:	f7fd fbcc 	bl	8009170 <_malloc_r>
 800b9d8:	b948      	cbnz	r0, 800b9ee <__smakebuf_r+0x46>
 800b9da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9de:	059a      	lsls	r2, r3, #22
 800b9e0:	d4ee      	bmi.n	800b9c0 <__smakebuf_r+0x18>
 800b9e2:	f023 0303 	bic.w	r3, r3, #3
 800b9e6:	f043 0302 	orr.w	r3, r3, #2
 800b9ea:	81a3      	strh	r3, [r4, #12]
 800b9ec:	e7e2      	b.n	800b9b4 <__smakebuf_r+0xc>
 800b9ee:	89a3      	ldrh	r3, [r4, #12]
 800b9f0:	6020      	str	r0, [r4, #0]
 800b9f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b9f6:	81a3      	strh	r3, [r4, #12]
 800b9f8:	9b01      	ldr	r3, [sp, #4]
 800b9fa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b9fe:	b15b      	cbz	r3, 800ba18 <__smakebuf_r+0x70>
 800ba00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba04:	4630      	mov	r0, r6
 800ba06:	f000 f81d 	bl	800ba44 <_isatty_r>
 800ba0a:	b128      	cbz	r0, 800ba18 <__smakebuf_r+0x70>
 800ba0c:	89a3      	ldrh	r3, [r4, #12]
 800ba0e:	f023 0303 	bic.w	r3, r3, #3
 800ba12:	f043 0301 	orr.w	r3, r3, #1
 800ba16:	81a3      	strh	r3, [r4, #12]
 800ba18:	89a3      	ldrh	r3, [r4, #12]
 800ba1a:	431d      	orrs	r5, r3
 800ba1c:	81a5      	strh	r5, [r4, #12]
 800ba1e:	e7cf      	b.n	800b9c0 <__smakebuf_r+0x18>

0800ba20 <_fstat_r>:
 800ba20:	b538      	push	{r3, r4, r5, lr}
 800ba22:	4d07      	ldr	r5, [pc, #28]	@ (800ba40 <_fstat_r+0x20>)
 800ba24:	2300      	movs	r3, #0
 800ba26:	4604      	mov	r4, r0
 800ba28:	4608      	mov	r0, r1
 800ba2a:	4611      	mov	r1, r2
 800ba2c:	602b      	str	r3, [r5, #0]
 800ba2e:	f7f6 fc1d 	bl	800226c <_fstat>
 800ba32:	1c43      	adds	r3, r0, #1
 800ba34:	d102      	bne.n	800ba3c <_fstat_r+0x1c>
 800ba36:	682b      	ldr	r3, [r5, #0]
 800ba38:	b103      	cbz	r3, 800ba3c <_fstat_r+0x1c>
 800ba3a:	6023      	str	r3, [r4, #0]
 800ba3c:	bd38      	pop	{r3, r4, r5, pc}
 800ba3e:	bf00      	nop
 800ba40:	20004440 	.word	0x20004440

0800ba44 <_isatty_r>:
 800ba44:	b538      	push	{r3, r4, r5, lr}
 800ba46:	4d06      	ldr	r5, [pc, #24]	@ (800ba60 <_isatty_r+0x1c>)
 800ba48:	2300      	movs	r3, #0
 800ba4a:	4604      	mov	r4, r0
 800ba4c:	4608      	mov	r0, r1
 800ba4e:	602b      	str	r3, [r5, #0]
 800ba50:	f7f6 fc1c 	bl	800228c <_isatty>
 800ba54:	1c43      	adds	r3, r0, #1
 800ba56:	d102      	bne.n	800ba5e <_isatty_r+0x1a>
 800ba58:	682b      	ldr	r3, [r5, #0]
 800ba5a:	b103      	cbz	r3, 800ba5e <_isatty_r+0x1a>
 800ba5c:	6023      	str	r3, [r4, #0]
 800ba5e:	bd38      	pop	{r3, r4, r5, pc}
 800ba60:	20004440 	.word	0x20004440

0800ba64 <_init>:
 800ba64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba66:	bf00      	nop
 800ba68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba6a:	bc08      	pop	{r3}
 800ba6c:	469e      	mov	lr, r3
 800ba6e:	4770      	bx	lr

0800ba70 <_fini>:
 800ba70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba72:	bf00      	nop
 800ba74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba76:	bc08      	pop	{r3}
 800ba78:	469e      	mov	lr, r3
 800ba7a:	4770      	bx	lr
