vendor_name = ModelSim
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/mips_testbench.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/mips_sign_extender.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/mips_registers.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/mips_program_counter.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/mips_mux_5bit_3input.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/mips_mux_5bit.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/mips_mux_32bit_4input.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/mips_mux_32bit_3input.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/mips_mux_32bit.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/mips_load_word_halfword_byte_selector.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/mips_instr_mem.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/mips_data_mem.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/mips_core.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/mips_control.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/mips_alu_control.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/mips_alu.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/db/111044014.cbx.xml
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/data.mem
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/registers.mem
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/FinalProject/111044014/instruction.mem
design_name = mips_core
instance = comp, \ResultOut[0]~output , ResultOut[0]~output, mips_core, 1
instance = comp, \ResultOut[1]~output , ResultOut[1]~output, mips_core, 1
instance = comp, \ResultOut[2]~output , ResultOut[2]~output, mips_core, 1
instance = comp, \ResultOut[3]~output , ResultOut[3]~output, mips_core, 1
instance = comp, \ResultOut[4]~output , ResultOut[4]~output, mips_core, 1
instance = comp, \ResultOut[5]~output , ResultOut[5]~output, mips_core, 1
instance = comp, \ResultOut[6]~output , ResultOut[6]~output, mips_core, 1
instance = comp, \ResultOut[7]~output , ResultOut[7]~output, mips_core, 1
instance = comp, \ResultOut[8]~output , ResultOut[8]~output, mips_core, 1
instance = comp, \ResultOut[9]~output , ResultOut[9]~output, mips_core, 1
instance = comp, \ResultOut[10]~output , ResultOut[10]~output, mips_core, 1
instance = comp, \ResultOut[11]~output , ResultOut[11]~output, mips_core, 1
instance = comp, \ResultOut[12]~output , ResultOut[12]~output, mips_core, 1
instance = comp, \ResultOut[13]~output , ResultOut[13]~output, mips_core, 1
instance = comp, \ResultOut[14]~output , ResultOut[14]~output, mips_core, 1
instance = comp, \ResultOut[15]~output , ResultOut[15]~output, mips_core, 1
instance = comp, \ResultOut[16]~output , ResultOut[16]~output, mips_core, 1
instance = comp, \ResultOut[17]~output , ResultOut[17]~output, mips_core, 1
instance = comp, \ResultOut[18]~output , ResultOut[18]~output, mips_core, 1
instance = comp, \ResultOut[19]~output , ResultOut[19]~output, mips_core, 1
instance = comp, \ResultOut[20]~output , ResultOut[20]~output, mips_core, 1
instance = comp, \ResultOut[21]~output , ResultOut[21]~output, mips_core, 1
instance = comp, \ResultOut[22]~output , ResultOut[22]~output, mips_core, 1
instance = comp, \ResultOut[23]~output , ResultOut[23]~output, mips_core, 1
instance = comp, \ResultOut[24]~output , ResultOut[24]~output, mips_core, 1
instance = comp, \ResultOut[25]~output , ResultOut[25]~output, mips_core, 1
instance = comp, \ResultOut[26]~output , ResultOut[26]~output, mips_core, 1
instance = comp, \ResultOut[27]~output , ResultOut[27]~output, mips_core, 1
instance = comp, \ResultOut[28]~output , ResultOut[28]~output, mips_core, 1
instance = comp, \ResultOut[29]~output , ResultOut[29]~output, mips_core, 1
instance = comp, \ResultOut[30]~output , ResultOut[30]~output, mips_core, 1
instance = comp, \ResultOut[31]~output , ResultOut[31]~output, mips_core, 1
instance = comp, \pcOut[0]~output , pcOut[0]~output, mips_core, 1
instance = comp, \pcOut[1]~output , pcOut[1]~output, mips_core, 1
instance = comp, \pcOut[2]~output , pcOut[2]~output, mips_core, 1
instance = comp, \pcOut[3]~output , pcOut[3]~output, mips_core, 1
instance = comp, \pcOut[4]~output , pcOut[4]~output, mips_core, 1
instance = comp, \pcOut[5]~output , pcOut[5]~output, mips_core, 1
instance = comp, \pcOut[6]~output , pcOut[6]~output, mips_core, 1
instance = comp, \pcOut[7]~output , pcOut[7]~output, mips_core, 1
instance = comp, \pcOut[8]~output , pcOut[8]~output, mips_core, 1
instance = comp, \pcOut[9]~output , pcOut[9]~output, mips_core, 1
instance = comp, \pcOut[10]~output , pcOut[10]~output, mips_core, 1
instance = comp, \pcOut[11]~output , pcOut[11]~output, mips_core, 1
instance = comp, \pcOut[12]~output , pcOut[12]~output, mips_core, 1
instance = comp, \pcOut[13]~output , pcOut[13]~output, mips_core, 1
instance = comp, \pcOut[14]~output , pcOut[14]~output, mips_core, 1
instance = comp, \pcOut[15]~output , pcOut[15]~output, mips_core, 1
instance = comp, \pcOut[16]~output , pcOut[16]~output, mips_core, 1
instance = comp, \pcOut[17]~output , pcOut[17]~output, mips_core, 1
instance = comp, \pcOut[18]~output , pcOut[18]~output, mips_core, 1
instance = comp, \pcOut[19]~output , pcOut[19]~output, mips_core, 1
instance = comp, \pcOut[20]~output , pcOut[20]~output, mips_core, 1
instance = comp, \pcOut[21]~output , pcOut[21]~output, mips_core, 1
instance = comp, \pcOut[22]~output , pcOut[22]~output, mips_core, 1
instance = comp, \pcOut[23]~output , pcOut[23]~output, mips_core, 1
instance = comp, \pcOut[24]~output , pcOut[24]~output, mips_core, 1
instance = comp, \pcOut[25]~output , pcOut[25]~output, mips_core, 1
instance = comp, \pcOut[26]~output , pcOut[26]~output, mips_core, 1
instance = comp, \pcOut[27]~output , pcOut[27]~output, mips_core, 1
instance = comp, \pcOut[28]~output , pcOut[28]~output, mips_core, 1
instance = comp, \pcOut[29]~output , pcOut[29]~output, mips_core, 1
instance = comp, \pcOut[30]~output , pcOut[30]~output, mips_core, 1
instance = comp, \pcOut[31]~output , pcOut[31]~output, mips_core, 1
instance = comp, \pcIn[0]~input , pcIn[0]~input, mips_core, 1
instance = comp, \programCounter1|Add0~0 , programCounter1|Add0~0, mips_core, 1
instance = comp, \pcIn[1]~input , pcIn[1]~input, mips_core, 1
instance = comp, \pcIn[3]~input , pcIn[3]~input, mips_core, 1
instance = comp, \pcIn[2]~input , pcIn[2]~input, mips_core, 1
instance = comp, \instructionMemory|instr_mem~18 , instructionMemory|instr_mem~18, mips_core, 1
instance = comp, \pcIn[6]~input , pcIn[6]~input, mips_core, 1
instance = comp, \pcIn[5]~input , pcIn[5]~input, mips_core, 1
instance = comp, \pcIn[7]~input , pcIn[7]~input, mips_core, 1
instance = comp, \ALU|ShiftLeft0~47 , ALU|ShiftLeft0~47, mips_core, 1
instance = comp, \pcIn[4]~input , pcIn[4]~input, mips_core, 1
instance = comp, \instructionMemory|instr_mem~55 , instructionMemory|instr_mem~55, mips_core, 1
instance = comp, \instructionMemory|instr_mem~12 , instructionMemory|instr_mem~12, mips_core, 1
instance = comp, \instructionMemory|instr_mem~13 , instructionMemory|instr_mem~13, mips_core, 1
instance = comp, \instructionMemory|instr_mem~8 , instructionMemory|instr_mem~8, mips_core, 1
instance = comp, \instructionMemory|instr_mem~9 , instructionMemory|instr_mem~9, mips_core, 1
instance = comp, \instructionMemory|instr_mem~10 , instructionMemory|instr_mem~10, mips_core, 1
instance = comp, \instructionMemory|instr_mem~30 , instructionMemory|instr_mem~30, mips_core, 1
instance = comp, \instructionMemory|instr_mem~15 , instructionMemory|instr_mem~15, mips_core, 1
instance = comp, \instructionMemory|instr_mem~57 , instructionMemory|instr_mem~57, mips_core, 1
instance = comp, \instructionMemory|instr_mem~14 , instructionMemory|instr_mem~14, mips_core, 1
instance = comp, \instructionMemory|instr_mem~16 , instructionMemory|instr_mem~16, mips_core, 1
instance = comp, \controlUnit|MemtoReg[0]~19 , controlUnit|MemtoReg[0]~19, mips_core, 1
instance = comp, \instructionMemory|instr_mem~17 , instructionMemory|instr_mem~17, mips_core, 1
instance = comp, \instructionMemory|instr_mem~56 , instructionMemory|instr_mem~56, mips_core, 1
instance = comp, \controlUnit|MemtoReg[0]~17 , controlUnit|MemtoReg[0]~17, mips_core, 1
instance = comp, \controlUnit|MemRead~2 , controlUnit|MemRead~2, mips_core, 1
instance = comp, \controlUnit|MemRead~3 , controlUnit|MemRead~3, mips_core, 1
instance = comp, \controlUnit|MemRead~4 , controlUnit|MemRead~4, mips_core, 1
instance = comp, \instructionMemory|instr_mem~11 , instructionMemory|instr_mem~11, mips_core, 1
instance = comp, \controlUnit|Equal1~2 , controlUnit|Equal1~2, mips_core, 1
instance = comp, \controlUnit|MemtoReg[1]~18 , controlUnit|MemtoReg[1]~18, mips_core, 1
instance = comp, \controlUnit|MemtoReg[0]~5 , controlUnit|MemtoReg[0]~5, mips_core, 1
instance = comp, \controlUnit|MemtoReg[0]~20 , controlUnit|MemtoReg[0]~20, mips_core, 1
instance = comp, \instructionMemory|instr_mem~31 , instructionMemory|instr_mem~31, mips_core, 1
instance = comp, \instructionMemory|instr_mem~19 , instructionMemory|instr_mem~19, mips_core, 1
instance = comp, \instructionMemory|instr_mem~32 , instructionMemory|instr_mem~32, mips_core, 1
instance = comp, \controlUnit|ALUSrc~12 , controlUnit|ALUSrc~12, mips_core, 1
instance = comp, \controlUnit|ALUSrc~13 , controlUnit|ALUSrc~13, mips_core, 1
instance = comp, \controlUnit|ALUSrc~11 , controlUnit|ALUSrc~11, mips_core, 1
instance = comp, \instructionMemory|instr_mem~33 , instructionMemory|instr_mem~33, mips_core, 1
instance = comp, \instructionMemory|instr_mem~34 , instructionMemory|instr_mem~34, mips_core, 1
instance = comp, \instructionMemory|instr_mem~35 , instructionMemory|instr_mem~35, mips_core, 1
instance = comp, \instructionMemory|instr_mem~36 , instructionMemory|instr_mem~36, mips_core, 1
instance = comp, \instructionMemory|instr_mem~58 , instructionMemory|instr_mem~58, mips_core, 1
instance = comp, \instructionMemory|instr_mem~59 , instructionMemory|instr_mem~59, mips_core, 1
instance = comp, \instructionMemory|instr_mem~52 , instructionMemory|instr_mem~52, mips_core, 1
instance = comp, \instructionMemory|instr_mem~37 , instructionMemory|instr_mem~37, mips_core, 1
instance = comp, \instructionMemory|instr_mem~38 , instructionMemory|instr_mem~38, mips_core, 1
instance = comp, \instructionMemory|instr_mem~53 , instructionMemory|instr_mem~53, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[19]~42 , branchOrJumpOrPCMux|out[19]~42, mips_core, 1
instance = comp, \instructionMemory|instr_mem~39 , instructionMemory|instr_mem~39, mips_core, 1
instance = comp, \instructionMemory|instr_mem~40 , instructionMemory|instr_mem~40, mips_core, 1
instance = comp, \instructionMemory|instr_mem~41 , instructionMemory|instr_mem~41, mips_core, 1
instance = comp, \instructionMemory|instr_mem~42 , instructionMemory|instr_mem~42, mips_core, 1
instance = comp, \instructionMemory|instr_mem~43 , instructionMemory|instr_mem~43, mips_core, 1
instance = comp, \instructionMemory|instr_mem~44 , instructionMemory|instr_mem~44, mips_core, 1
instance = comp, \instructionMemory|instr_mem~25 , instructionMemory|instr_mem~25, mips_core, 1
instance = comp, \instructionMemory|instr_mem~45 , instructionMemory|instr_mem~45, mips_core, 1
instance = comp, \instructionMemory|instr_mem~29 , instructionMemory|instr_mem~29, mips_core, 1
instance = comp, \instructionMemory|instr_mem~46 , instructionMemory|instr_mem~46, mips_core, 1
instance = comp, \instructionMemory|instr_mem~23 , instructionMemory|instr_mem~23, mips_core, 1
instance = comp, \instructionMemory|instr_mem~47 , instructionMemory|instr_mem~47, mips_core, 1
instance = comp, \instructionMemory|instr_mem~22 , instructionMemory|instr_mem~22, mips_core, 1
instance = comp, \aluCtrOpCode[2]~12 , aluCtrOpCode[2]~12, mips_core, 1
instance = comp, \instructionMemory|instr_mem~20 , instructionMemory|instr_mem~20, mips_core, 1
instance = comp, \instructionMemory|instr_mem~21 , instructionMemory|instr_mem~21, mips_core, 1
instance = comp, \instructionMemory|instr_mem~27 , instructionMemory|instr_mem~27, mips_core, 1
instance = comp, \instructionMemory|instr_mem~28 , instructionMemory|instr_mem~28, mips_core, 1
instance = comp, \instructionMemory|instr_mem~54 , instructionMemory|instr_mem~54, mips_core, 1
instance = comp, \ALU|Add1~1 , ALU|Add1~1, mips_core, 1
instance = comp, \ALU|Add1~3 , ALU|Add1~3, mips_core, 1
instance = comp, \ALU|Add1~4 , ALU|Add1~4, mips_core, 1
instance = comp, \ALU|Add1~6 , ALU|Add1~6, mips_core, 1
instance = comp, \ALU|Add1~8 , ALU|Add1~8, mips_core, 1
instance = comp, \ALU|Add1~10 , ALU|Add1~10, mips_core, 1
instance = comp, \ALU|Add1~12 , ALU|Add1~12, mips_core, 1
instance = comp, \ALU|Add1~14 , ALU|Add1~14, mips_core, 1
instance = comp, \ALU|Add1~16 , ALU|Add1~16, mips_core, 1
instance = comp, \ALU|Add1~18 , ALU|Add1~18, mips_core, 1
instance = comp, \ALU|Add1~20 , ALU|Add1~20, mips_core, 1
instance = comp, \ALU|Add1~22 , ALU|Add1~22, mips_core, 1
instance = comp, \ALU|Add1~24 , ALU|Add1~24, mips_core, 1
instance = comp, \ALU|Add1~26 , ALU|Add1~26, mips_core, 1
instance = comp, \ALU|Add1~28 , ALU|Add1~28, mips_core, 1
instance = comp, \ALU|Add1~30 , ALU|Add1~30, mips_core, 1
instance = comp, \ALU|Add1~32 , ALU|Add1~32, mips_core, 1
instance = comp, \ALU|Result[0]~630 , ALU|Result[0]~630, mips_core, 1
instance = comp, \ALU|Result[0]~631 , ALU|Result[0]~631, mips_core, 1
instance = comp, \ALU|Result[0]~620 , ALU|Result[0]~620, mips_core, 1
instance = comp, \readMemoryDataMux|out[0]~18 , readMemoryDataMux|out[0]~18, mips_core, 1
instance = comp, \programCounter1|Add0~2 , programCounter1|Add0~2, mips_core, 1
instance = comp, \ALU|Result[1]~84 , ALU|Result[1]~84, mips_core, 1
instance = comp, \ALU|Result[1]~81 , ALU|Result[1]~81, mips_core, 1
instance = comp, \ALU|Result[1]~610 , ALU|Result[1]~610, mips_core, 1
instance = comp, \readMemoryDataMux|out[1]~19 , readMemoryDataMux|out[1]~19, mips_core, 1
instance = comp, \readMemoryDataMux|out[2]~8 , readMemoryDataMux|out[2]~8, mips_core, 1
instance = comp, \readMemoryDataMux|out[2]~5 , readMemoryDataMux|out[2]~5, mips_core, 1
instance = comp, \readMemoryDataMux|out[2]~70 , readMemoryDataMux|out[2]~70, mips_core, 1
instance = comp, \ALU|Result[3]~100 , ALU|Result[3]~100, mips_core, 1
instance = comp, \ALU|Result[3]~97 , ALU|Result[3]~97, mips_core, 1
instance = comp, \ALU|Result[3]~611 , ALU|Result[3]~611, mips_core, 1
instance = comp, \programCounter1|Add0~4 , programCounter1|Add0~4, mips_core, 1
instance = comp, \programCounter1|Add0~6 , programCounter1|Add0~6, mips_core, 1
instance = comp, \readMemoryDataMux|out[3]~20 , readMemoryDataMux|out[3]~20, mips_core, 1
instance = comp, \ALU|Result[4]~167 , ALU|Result[4]~167, mips_core, 1
instance = comp, \ALU|Result[4]~164 , ALU|Result[4]~164, mips_core, 1
instance = comp, \ALU|Result[4]~615 , ALU|Result[4]~615, mips_core, 1
instance = comp, \programCounter1|Add0~8 , programCounter1|Add0~8, mips_core, 1
instance = comp, \readMemoryDataMux|out[4]~21 , readMemoryDataMux|out[4]~21, mips_core, 1
instance = comp, \programCounter1|Add0~10 , programCounter1|Add0~10, mips_core, 1
instance = comp, \ALU|Result[5]~141 , ALU|Result[5]~141, mips_core, 1
instance = comp, \ALU|Result[5]~138 , ALU|Result[5]~138, mips_core, 1
instance = comp, \ALU|Result[5]~613 , ALU|Result[5]~613, mips_core, 1
instance = comp, \readMemoryDataMux|out[5]~22 , readMemoryDataMux|out[5]~22, mips_core, 1
instance = comp, \ALU|Result[6]~196 , ALU|Result[6]~196, mips_core, 1
instance = comp, \ALU|Result[6]~193 , ALU|Result[6]~193, mips_core, 1
instance = comp, \ALU|Result[6]~616 , ALU|Result[6]~616, mips_core, 1
instance = comp, \programCounter1|Add0~12 , programCounter1|Add0~12, mips_core, 1
instance = comp, \readMemoryDataMux|out[6]~23 , readMemoryDataMux|out[6]~23, mips_core, 1
instance = comp, \ALU|Result[7]~183 , ALU|Result[7]~183, mips_core, 1
instance = comp, \ALU|Result[7]~180 , ALU|Result[7]~180, mips_core, 1
instance = comp, \ALU|Result[7]~628 , ALU|Result[7]~628, mips_core, 1
instance = comp, \programCounter1|Add0~14 , programCounter1|Add0~14, mips_core, 1
instance = comp, \readMemoryDataMux|out[7]~24 , readMemoryDataMux|out[7]~24, mips_core, 1
instance = comp, \ALU|Result[8]~566 , ALU|Result[8]~566, mips_core, 1
instance = comp, \ALU|Result[8]~629 , ALU|Result[8]~629, mips_core, 1
instance = comp, \readDataOrImmMux|out[6]~11 , readDataOrImmMux|out[6]~11, mips_core, 1
instance = comp, \Equal0~0 , Equal0~0, mips_core, 1
instance = comp, \aluCtrOpCode[1]~10 , aluCtrOpCode[1]~10, mips_core, 1
instance = comp, \aluCtrOpCode[2]~4 , aluCtrOpCode[2]~4, mips_core, 1
instance = comp, \aluCtrOpCode[0]~7 , aluCtrOpCode[0]~7, mips_core, 1
instance = comp, \aluCtrOpCode[0]~8 , aluCtrOpCode[0]~8, mips_core, 1
instance = comp, \aluCtrOpCode[0]~9 , aluCtrOpCode[0]~9, mips_core, 1
instance = comp, \instructionMemory|instr_mem~24 , instructionMemory|instr_mem~24, mips_core, 1
instance = comp, \aluCtrOpCode[3]~5 , aluCtrOpCode[3]~5, mips_core, 1
instance = comp, \aluCtrOpCode[3]~13 , aluCtrOpCode[3]~13, mips_core, 1
instance = comp, \instructionMemory|instr_mem~26 , instructionMemory|instr_mem~26, mips_core, 1
instance = comp, \aluCtrOpCode[5]~6 , aluCtrOpCode[5]~6, mips_core, 1
instance = comp, \aluCtrOpCode[5]~14 , aluCtrOpCode[5]~14, mips_core, 1
instance = comp, \ALUCtr|tempAluControl[0]~23 , ALUCtr|tempAluControl[0]~23, mips_core, 1
instance = comp, \aluCtrOpCode[4]~11 , aluCtrOpCode[4]~11, mips_core, 1
instance = comp, \ALUCtr|tempAluControl[0]~22 , ALUCtr|tempAluControl[0]~22, mips_core, 1
instance = comp, \ALUCtr|tempAluControl[0]~24 , ALUCtr|tempAluControl[0]~24, mips_core, 1
instance = comp, \ALUCtr|tempAluControl[1]~5 , ALUCtr|tempAluControl[1]~5, mips_core, 1
instance = comp, \ALUCtr|tempAluControl[1]~28 , ALUCtr|tempAluControl[1]~28, mips_core, 1
instance = comp, \ALUCtr|tempAluControl[1]~18 , ALUCtr|tempAluControl[1]~18, mips_core, 1
instance = comp, \ALUCtr|tempAluControl[1]~19 , ALUCtr|tempAluControl[1]~19, mips_core, 1
instance = comp, \ALUCtr|tempAluControl[2]~16 , ALUCtr|tempAluControl[2]~16, mips_core, 1
instance = comp, \ALUCtr|tempAluControl[2]~14 , ALUCtr|tempAluControl[2]~14, mips_core, 1
instance = comp, \ALUCtr|tempAluControl[2]~15 , ALUCtr|tempAluControl[2]~15, mips_core, 1
instance = comp, \ALUCtr|tempAluControl[2]~17 , ALUCtr|tempAluControl[2]~17, mips_core, 1
instance = comp, \ALU|Result[6]~595 , ALU|Result[6]~595, mips_core, 1
instance = comp, \controlUnit|Equal1~3 , controlUnit|Equal1~3, mips_core, 1
instance = comp, \controlUnit|ALUOp~1 , controlUnit|ALUOp~1, mips_core, 1
instance = comp, \controlUnit|ALUOp~0 , controlUnit|ALUOp~0, mips_core, 1
instance = comp, \ALUCtr|tempAluControl[3]~20 , ALUCtr|tempAluControl[3]~20, mips_core, 1
instance = comp, \ALUCtr|tempAluControl[3]~25 , ALUCtr|tempAluControl[3]~25, mips_core, 1
instance = comp, \ALU|Result[8]~598 , ALU|Result[8]~598, mips_core, 1
instance = comp, \ALUCtr|tempAluControl[3]~21 , ALUCtr|tempAluControl[3]~21, mips_core, 1
instance = comp, \ALU|Result[8]~597 , ALU|Result[8]~597, mips_core, 1
instance = comp, \ALU|Result[8]~600 , ALU|Result[8]~600, mips_core, 1
instance = comp, \ALU|Result[8]~408 , ALU|Result[8]~408, mips_core, 1
instance = comp, \ALU|Result[8]~405 , ALU|Result[8]~405, mips_core, 1
instance = comp, \ALU|Result[8]~626 , ALU|Result[8]~626, mips_core, 1
instance = comp, \ALU|Result[6]~596 , ALU|Result[6]~596, mips_core, 1
instance = comp, \ALUCtr|tempAluControl[1]~26 , ALUCtr|tempAluControl[1]~26, mips_core, 1
instance = comp, \ALU|Result[8]~599 , ALU|Result[8]~599, mips_core, 1
instance = comp, \ALU|Result[8]~601 , ALU|Result[8]~601, mips_core, 1
instance = comp, \pcIn[8]~input , pcIn[8]~input, mips_core, 1
instance = comp, \programCounter1|Add0~16 , programCounter1|Add0~16, mips_core, 1
instance = comp, \readMemoryDataMux|out[8]~25 , readMemoryDataMux|out[8]~25, mips_core, 1
instance = comp, \readMemoryDataMux|out[8]~26 , readMemoryDataMux|out[8]~26, mips_core, 1
instance = comp, \readMemoryDataMux|out[8]~27 , readMemoryDataMux|out[8]~27, mips_core, 1
instance = comp, \ALU|Result[9]~128 , ALU|Result[9]~128, mips_core, 1
instance = comp, \ALU|Result[9]~125 , ALU|Result[9]~125, mips_core, 1
instance = comp, \ALU|Result[9]~612 , ALU|Result[9]~612, mips_core, 1
instance = comp, \pcIn[9]~input , pcIn[9]~input, mips_core, 1
instance = comp, \programCounter1|Add0~18 , programCounter1|Add0~18, mips_core, 1
instance = comp, \readMemoryDataMux|out[9]~28 , readMemoryDataMux|out[9]~28, mips_core, 1
instance = comp, \ALU|Result[10]~424 , ALU|Result[10]~424, mips_core, 1
instance = comp, \ALU|Result[10]~421 , ALU|Result[10]~421, mips_core, 1
instance = comp, \ALU|Result[10]~627 , ALU|Result[10]~627, mips_core, 1
instance = comp, \ALU|Result[10]~602 , ALU|Result[10]~602, mips_core, 1
instance = comp, \pcIn[10]~input , pcIn[10]~input, mips_core, 1
instance = comp, \programCounter1|Add0~20 , programCounter1|Add0~20, mips_core, 1
instance = comp, \readMemoryDataMux|out[10]~29 , readMemoryDataMux|out[10]~29, mips_core, 1
instance = comp, \readMemoryDataMux|out[10]~30 , readMemoryDataMux|out[10]~30, mips_core, 1
instance = comp, \ALU|Result[11]~154 , ALU|Result[11]~154, mips_core, 1
instance = comp, \ALU|Result[11]~151 , ALU|Result[11]~151, mips_core, 1
instance = comp, \ALU|Result[11]~614 , ALU|Result[11]~614, mips_core, 1
instance = comp, \pcIn[11]~input , pcIn[11]~input, mips_core, 1
instance = comp, \programCounter1|Add0~22 , programCounter1|Add0~22, mips_core, 1
instance = comp, \readMemoryDataMux|out[11]~31 , readMemoryDataMux|out[11]~31, mips_core, 1
instance = comp, \ALU|Result[12]~241 , ALU|Result[12]~241, mips_core, 1
instance = comp, \ALU|Result[12]~238 , ALU|Result[12]~238, mips_core, 1
instance = comp, \ALU|Result[12]~619 , ALU|Result[12]~619, mips_core, 1
instance = comp, \pcIn[12]~input , pcIn[12]~input, mips_core, 1
instance = comp, \programCounter1|Add0~24 , programCounter1|Add0~24, mips_core, 1
instance = comp, \readMemoryDataMux|out[12]~32 , readMemoryDataMux|out[12]~32, mips_core, 1
instance = comp, \ALU|Result[13]~228 , ALU|Result[13]~228, mips_core, 1
instance = comp, \ALU|Result[13]~225 , ALU|Result[13]~225, mips_core, 1
instance = comp, \ALU|Result[13]~618 , ALU|Result[13]~618, mips_core, 1
instance = comp, \pcIn[13]~input , pcIn[13]~input, mips_core, 1
instance = comp, \programCounter1|Add0~26 , programCounter1|Add0~26, mips_core, 1
instance = comp, \readMemoryDataMux|out[13]~33 , readMemoryDataMux|out[13]~33, mips_core, 1
instance = comp, \pcIn[14]~input , pcIn[14]~input, mips_core, 1
instance = comp, \programCounter1|Add0~28 , programCounter1|Add0~28, mips_core, 1
instance = comp, \ALU|Result[14]~212 , ALU|Result[14]~212, mips_core, 1
instance = comp, \ALU|Result[14]~209 , ALU|Result[14]~209, mips_core, 1
instance = comp, \ALU|Result[14]~617 , ALU|Result[14]~617, mips_core, 1
instance = comp, \readMemoryDataMux|out[14]~34 , readMemoryDataMux|out[14]~34, mips_core, 1
instance = comp, \pcIn[15]~input , pcIn[15]~input, mips_core, 1
instance = comp, \programCounter1|Add0~30 , programCounter1|Add0~30, mips_core, 1
instance = comp, \ALU|Result[15]~282 , ALU|Result[15]~282, mips_core, 1
instance = comp, \ALU|Result[15]~279 , ALU|Result[15]~279, mips_core, 1
instance = comp, \ALU|Result[15]~621 , ALU|Result[15]~621, mips_core, 1
instance = comp, \readMemoryDataMux|out[15]~35 , readMemoryDataMux|out[15]~35, mips_core, 1
instance = comp, \pcIn[16]~input , pcIn[16]~input, mips_core, 1
instance = comp, \programCounter1|Add0~32 , programCounter1|Add0~32, mips_core, 1
instance = comp, \readMemoryDataMux|out[16]~36 , readMemoryDataMux|out[16]~36, mips_core, 1
instance = comp, \ALU|Result[16]~295 , ALU|Result[16]~295, mips_core, 1
instance = comp, \ALU|Result[16]~292 , ALU|Result[16]~292, mips_core, 1
instance = comp, \ALU|Result[31]~624 , ALU|Result[31]~624, mips_core, 1
instance = comp, \readMemoryDataMux|out[16]~37 , readMemoryDataMux|out[16]~37, mips_core, 1
instance = comp, \readMemoryDataMux|out[17]~69 , readMemoryDataMux|out[17]~69, mips_core, 1
instance = comp, \instructionMemory|instr_mem~48 , instructionMemory|instr_mem~48, mips_core, 1
instance = comp, \readDataOrImmMux|out[15]~10 , readDataOrImmMux|out[15]~10, mips_core, 1
instance = comp, \ALU|Result[6]~593 , ALU|Result[6]~593, mips_core, 1
instance = comp, \ALU|Result[15]~603 , ALU|Result[15]~603, mips_core, 1
instance = comp, \ALU|Result[15]~605 , ALU|Result[15]~605, mips_core, 1
instance = comp, \ALU|Result[17]~305 , ALU|Result[17]~305, mips_core, 1
instance = comp, \ALU|Result[25]~622 , ALU|Result[25]~622, mips_core, 1
instance = comp, \ALU|Result[18]~606 , ALU|Result[18]~606, mips_core, 1
instance = comp, \ALU|Result[17]~607 , ALU|Result[17]~607, mips_core, 1
instance = comp, \controlUnit|ALUOp~2 , controlUnit|ALUOp~2, mips_core, 1
instance = comp, \ALU|Result[15]~609 , ALU|Result[15]~609, mips_core, 1
instance = comp, \readMemoryDataMux|out[17]~39 , readMemoryDataMux|out[17]~39, mips_core, 1
instance = comp, \pcIn[17]~input , pcIn[17]~input, mips_core, 1
instance = comp, \programCounter1|Add0~34 , programCounter1|Add0~34, mips_core, 1
instance = comp, \readMemoryDataMux|out[17]~38 , readMemoryDataMux|out[17]~38, mips_core, 1
instance = comp, \readMemoryDataMux|out[17]~40 , readMemoryDataMux|out[17]~40, mips_core, 1
instance = comp, \pcIn[18]~input , pcIn[18]~input, mips_core, 1
instance = comp, \programCounter1|Add0~36 , programCounter1|Add0~36, mips_core, 1
instance = comp, \readMemoryDataMux|out[18]~41 , readMemoryDataMux|out[18]~41, mips_core, 1
instance = comp, \ALU|Result[22]~340 , ALU|Result[22]~340, mips_core, 1
instance = comp, \ALU|Result[22]~337 , ALU|Result[22]~337, mips_core, 1
instance = comp, \ALU|Result[24]~625 , ALU|Result[24]~625, mips_core, 1
instance = comp, \ALU|Result[15]~604 , ALU|Result[15]~604, mips_core, 1
instance = comp, \ALUCtr|tempAluControl[2]~27 , ALUCtr|tempAluControl[2]~27, mips_core, 1
instance = comp, \ALU|Result[8]~594 , ALU|Result[8]~594, mips_core, 1
instance = comp, \ALU|Result[18]~608 , ALU|Result[18]~608, mips_core, 1
instance = comp, \readMemoryDataMux|out[18]~42 , readMemoryDataMux|out[18]~42, mips_core, 1
instance = comp, \pcIn[19]~input , pcIn[19]~input, mips_core, 1
instance = comp, \programCounter1|Add0~38 , programCounter1|Add0~38, mips_core, 1
instance = comp, \readMemoryDataMux|out[19]~43 , readMemoryDataMux|out[19]~43, mips_core, 1
instance = comp, \readMemoryDataMux|out[19]~44 , readMemoryDataMux|out[19]~44, mips_core, 1
instance = comp, \pcIn[20]~input , pcIn[20]~input, mips_core, 1
instance = comp, \programCounter1|Add0~40 , programCounter1|Add0~40, mips_core, 1
instance = comp, \readMemoryDataMux|out[20]~45 , readMemoryDataMux|out[20]~45, mips_core, 1
instance = comp, \readMemoryDataMux|out[20]~46 , readMemoryDataMux|out[20]~46, mips_core, 1
instance = comp, \pcIn[21]~input , pcIn[21]~input, mips_core, 1
instance = comp, \programCounter1|Add0~42 , programCounter1|Add0~42, mips_core, 1
instance = comp, \readMemoryDataMux|out[21]~47 , readMemoryDataMux|out[21]~47, mips_core, 1
instance = comp, \readMemoryDataMux|out[21]~48 , readMemoryDataMux|out[21]~48, mips_core, 1
instance = comp, \pcIn[22]~input , pcIn[22]~input, mips_core, 1
instance = comp, \programCounter1|Add0~44 , programCounter1|Add0~44, mips_core, 1
instance = comp, \readMemoryDataMux|out[22]~49 , readMemoryDataMux|out[22]~49, mips_core, 1
instance = comp, \readMemoryDataMux|out[22]~50 , readMemoryDataMux|out[22]~50, mips_core, 1
instance = comp, \pcIn[23]~input , pcIn[23]~input, mips_core, 1
instance = comp, \programCounter1|Add0~46 , programCounter1|Add0~46, mips_core, 1
instance = comp, \readMemoryDataMux|out[23]~51 , readMemoryDataMux|out[23]~51, mips_core, 1
instance = comp, \readMemoryDataMux|out[23]~52 , readMemoryDataMux|out[23]~52, mips_core, 1
instance = comp, \pcIn[24]~input , pcIn[24]~input, mips_core, 1
instance = comp, \programCounter1|Add0~48 , programCounter1|Add0~48, mips_core, 1
instance = comp, \readMemoryDataMux|out[24]~53 , readMemoryDataMux|out[24]~53, mips_core, 1
instance = comp, \readMemoryDataMux|out[24]~54 , readMemoryDataMux|out[24]~54, mips_core, 1
instance = comp, \pcIn[25]~input , pcIn[25]~input, mips_core, 1
instance = comp, \programCounter1|Add0~50 , programCounter1|Add0~50, mips_core, 1
instance = comp, \readMemoryDataMux|out[25]~55 , readMemoryDataMux|out[25]~55, mips_core, 1
instance = comp, \readMemoryDataMux|out[25]~56 , readMemoryDataMux|out[25]~56, mips_core, 1
instance = comp, \pcIn[26]~input , pcIn[26]~input, mips_core, 1
instance = comp, \programCounter1|Add0~52 , programCounter1|Add0~52, mips_core, 1
instance = comp, \readMemoryDataMux|out[26]~57 , readMemoryDataMux|out[26]~57, mips_core, 1
instance = comp, \readMemoryDataMux|out[26]~58 , readMemoryDataMux|out[26]~58, mips_core, 1
instance = comp, \pcIn[27]~input , pcIn[27]~input, mips_core, 1
instance = comp, \programCounter1|Add0~54 , programCounter1|Add0~54, mips_core, 1
instance = comp, \readMemoryDataMux|out[27]~59 , readMemoryDataMux|out[27]~59, mips_core, 1
instance = comp, \readMemoryDataMux|out[27]~60 , readMemoryDataMux|out[27]~60, mips_core, 1
instance = comp, \pcIn[28]~input , pcIn[28]~input, mips_core, 1
instance = comp, \programCounter1|Add0~56 , programCounter1|Add0~56, mips_core, 1
instance = comp, \readMemoryDataMux|out[28]~61 , readMemoryDataMux|out[28]~61, mips_core, 1
instance = comp, \readMemoryDataMux|out[28]~62 , readMemoryDataMux|out[28]~62, mips_core, 1
instance = comp, \pcIn[29]~input , pcIn[29]~input, mips_core, 1
instance = comp, \programCounter1|Add0~58 , programCounter1|Add0~58, mips_core, 1
instance = comp, \readMemoryDataMux|out[29]~63 , readMemoryDataMux|out[29]~63, mips_core, 1
instance = comp, \readMemoryDataMux|out[29]~64 , readMemoryDataMux|out[29]~64, mips_core, 1
instance = comp, \pcIn[30]~input , pcIn[30]~input, mips_core, 1
instance = comp, \programCounter1|Add0~60 , programCounter1|Add0~60, mips_core, 1
instance = comp, \readMemoryDataMux|out[30]~65 , readMemoryDataMux|out[30]~65, mips_core, 1
instance = comp, \ALU|Result[30]~353 , ALU|Result[30]~353, mips_core, 1
instance = comp, \ALU|Result[30]~350 , ALU|Result[30]~350, mips_core, 1
instance = comp, \ALU|Result[30]~623 , ALU|Result[30]~623, mips_core, 1
instance = comp, \readMemoryDataMux|out[30]~66 , readMemoryDataMux|out[30]~66, mips_core, 1
instance = comp, \pcIn[31]~input , pcIn[31]~input, mips_core, 1
instance = comp, \programCounter1|Add0~62 , programCounter1|Add0~62, mips_core, 1
instance = comp, \readMemoryDataMux|out[31]~67 , readMemoryDataMux|out[31]~67, mips_core, 1
instance = comp, \readMemoryDataMux|out[31]~68 , readMemoryDataMux|out[31]~68, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[0]~79 , branchOrJumpOrPCMux|out[0]~79, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[1]~80 , branchOrJumpOrPCMux|out[1]~80, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[2]~0 , leftShiftedImmPlusPC[2]~0, mips_core, 1
instance = comp, \branchZeroAnd~16 , branchZeroAnd~16, mips_core, 1
instance = comp, \branchZeroAnd~25 , branchZeroAnd~25, mips_core, 1
instance = comp, \branchZeroAnd~26 , branchZeroAnd~26, mips_core, 1
instance = comp, \branchZeroAnd~3 , branchZeroAnd~3, mips_core, 1
instance = comp, \branchZeroAnd~24 , branchZeroAnd~24, mips_core, 1
instance = comp, \Equal0~1 , Equal0~1, mips_core, 1
instance = comp, \branchZeroAnd~17 , branchZeroAnd~17, mips_core, 1
instance = comp, \branchZeroAnd~18 , branchZeroAnd~18, mips_core, 1
instance = comp, \branchZeroAnd~19 , branchZeroAnd~19, mips_core, 1
instance = comp, \branchZeroAnd~20 , branchZeroAnd~20, mips_core, 1
instance = comp, \branchZeroAnd~21 , branchZeroAnd~21, mips_core, 1
instance = comp, \branchZeroAnd~22 , branchZeroAnd~22, mips_core, 1
instance = comp, \branchZeroAnd~15 , branchZeroAnd~15, mips_core, 1
instance = comp, \branchZeroAnd~23 , branchZeroAnd~23, mips_core, 1
instance = comp, \controlUnit|Jump , controlUnit|Jump, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[2]~43 , branchOrJumpOrPCMux|out[2]~43, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[2]~81 , branchOrJumpOrPCMux|out[2]~81, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[3]~2 , leftShiftedImmPlusPC[3]~2, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[3]~44 , branchOrJumpOrPCMux|out[3]~44, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[3]~82 , branchOrJumpOrPCMux|out[3]~82, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[4]~4 , leftShiftedImmPlusPC[4]~4, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[4]~45 , branchOrJumpOrPCMux|out[4]~45, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[4]~83 , branchOrJumpOrPCMux|out[4]~83, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[5]~6 , leftShiftedImmPlusPC[5]~6, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[5]~46 , branchOrJumpOrPCMux|out[5]~46, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[5]~84 , branchOrJumpOrPCMux|out[5]~84, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[6]~8 , leftShiftedImmPlusPC[6]~8, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[6]~47 , branchOrJumpOrPCMux|out[6]~47, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[6]~85 , branchOrJumpOrPCMux|out[6]~85, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[7]~10 , leftShiftedImmPlusPC[7]~10, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[7]~48 , branchOrJumpOrPCMux|out[7]~48, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[7]~86 , branchOrJumpOrPCMux|out[7]~86, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[8]~12 , leftShiftedImmPlusPC[8]~12, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[8]~49 , branchOrJumpOrPCMux|out[8]~49, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[8]~87 , branchOrJumpOrPCMux|out[8]~87, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[9]~14 , leftShiftedImmPlusPC[9]~14, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[9]~50 , branchOrJumpOrPCMux|out[9]~50, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[9]~88 , branchOrJumpOrPCMux|out[9]~88, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[10]~16 , leftShiftedImmPlusPC[10]~16, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[10]~51 , branchOrJumpOrPCMux|out[10]~51, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[10]~89 , branchOrJumpOrPCMux|out[10]~89, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[11]~18 , leftShiftedImmPlusPC[11]~18, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[11]~52 , branchOrJumpOrPCMux|out[11]~52, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[11]~90 , branchOrJumpOrPCMux|out[11]~90, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[12]~20 , leftShiftedImmPlusPC[12]~20, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[12]~53 , branchOrJumpOrPCMux|out[12]~53, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[12]~91 , branchOrJumpOrPCMux|out[12]~91, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[13]~22 , leftShiftedImmPlusPC[13]~22, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[13]~54 , branchOrJumpOrPCMux|out[13]~54, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[13]~92 , branchOrJumpOrPCMux|out[13]~92, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[14]~24 , leftShiftedImmPlusPC[14]~24, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[14]~55 , branchOrJumpOrPCMux|out[14]~55, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[14]~93 , branchOrJumpOrPCMux|out[14]~93, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[15]~26 , leftShiftedImmPlusPC[15]~26, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[15]~56 , branchOrJumpOrPCMux|out[15]~56, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[15]~94 , branchOrJumpOrPCMux|out[15]~94, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[16]~58 , branchOrJumpOrPCMux|out[16]~58, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[16]~59 , branchOrJumpOrPCMux|out[16]~59, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[16]~28 , leftShiftedImmPlusPC[16]~28, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[16]~57 , branchOrJumpOrPCMux|out[16]~57, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[16]~60 , branchOrJumpOrPCMux|out[16]~60, mips_core, 1
instance = comp, \instructionMemory|instr_mem~49 , instructionMemory|instr_mem~49, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[17]~30 , leftShiftedImmPlusPC[17]~30, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[17]~61 , branchOrJumpOrPCMux|out[17]~61, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[17]~62 , branchOrJumpOrPCMux|out[17]~62, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[18]~32 , leftShiftedImmPlusPC[18]~32, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[18]~63 , branchOrJumpOrPCMux|out[18]~63, mips_core, 1
instance = comp, \instructionMemory|instr_mem~50 , instructionMemory|instr_mem~50, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[18]~64 , branchOrJumpOrPCMux|out[18]~64, mips_core, 1
instance = comp, \instructionMemory|instr_mem~51 , instructionMemory|instr_mem~51, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[19]~34 , leftShiftedImmPlusPC[19]~34, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[19]~65 , branchOrJumpOrPCMux|out[19]~65, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[19]~66 , branchOrJumpOrPCMux|out[19]~66, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[20]~36 , leftShiftedImmPlusPC[20]~36, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[20]~67 , branchOrJumpOrPCMux|out[20]~67, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[21]~38 , leftShiftedImmPlusPC[21]~38, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[21]~68 , branchOrJumpOrPCMux|out[21]~68, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[22]~40 , leftShiftedImmPlusPC[22]~40, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[22]~69 , branchOrJumpOrPCMux|out[22]~69, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[23]~42 , leftShiftedImmPlusPC[23]~42, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[23]~70 , branchOrJumpOrPCMux|out[23]~70, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[24]~44 , leftShiftedImmPlusPC[24]~44, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[24]~71 , branchOrJumpOrPCMux|out[24]~71, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[25]~46 , leftShiftedImmPlusPC[25]~46, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[25]~72 , branchOrJumpOrPCMux|out[25]~72, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[26]~48 , leftShiftedImmPlusPC[26]~48, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[26]~73 , branchOrJumpOrPCMux|out[26]~73, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[27]~50 , leftShiftedImmPlusPC[27]~50, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[27]~74 , branchOrJumpOrPCMux|out[27]~74, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[28]~52 , leftShiftedImmPlusPC[28]~52, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[28]~75 , branchOrJumpOrPCMux|out[28]~75, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[29]~54 , leftShiftedImmPlusPC[29]~54, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[29]~76 , branchOrJumpOrPCMux|out[29]~76, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[30]~56 , leftShiftedImmPlusPC[30]~56, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[30]~77 , branchOrJumpOrPCMux|out[30]~77, mips_core, 1
instance = comp, \leftShiftedImmPlusPC[31]~58 , leftShiftedImmPlusPC[31]~58, mips_core, 1
instance = comp, \branchOrJumpOrPCMux|out[31]~78 , branchOrJumpOrPCMux|out[31]~78, mips_core, 1
instance = comp, \clock~input , clock~input, mips_core, 1
