kernel line : count latency dram_traffic smem_bk_conflicts smem_warp gmem_access_generated gmem_warp exposed_latency warp_divergence
stencil1d.1.sm_75.ptx 100 : 256 1280 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 97 : 256 4128 0 0 0 32 8 0 0 
stencil1d.1.sm_75.ptx 96 : 256 2400 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 95 : 256 2400 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 94 : 256 6144 0 8 8 0 0 0 0 
stencil1d.1.sm_75.ptx 93 : 256 2304 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 92 : 256 6144 0 8 8 0 0 0 0 
stencil1d.1.sm_75.ptx 91 : 256 2304 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 90 : 256 6144 0 8 8 0 0 0 0 
stencil1d.1.sm_75.ptx 89 : 256 2304 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 88 : 256 6144 0 8 8 0 0 0 0 
stencil1d.1.sm_75.ptx 87 : 256 2304 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 86 : 256 6720 0 8 8 0 0 0 0 
stencil1d.1.sm_75.ptx 85 : 256 2304 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 84 : 256 6144 0 8 8 0 0 0 0 
stencil1d.1.sm_75.ptx 83 : 256 2304 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 82 : 256 6144 0 8 8 0 0 0 0 
stencil1d.1.sm_75.ptx 81 : 256 2304 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 80 : 256 6144 0 8 8 0 0 0 0 
stencil1d.1.sm_75.ptx 79 : 256 2304 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 78 : 256 6144 0 8 8 0 0 0 0 
stencil1d.1.sm_75.ptx 77 : 256 2304 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 76 : 256 6144 0 8 8 0 0 0 0 
stencil1d.1.sm_75.ptx 75 : 256 2304 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 74 : 256 6144 0 8 8 0 0 0 0 
stencil1d.1.sm_75.ptx 73 : 256 2304 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 44 : 256 2304 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 43 : 256 1280 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 42 : 256 1536 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 41 : 256 51456 0 0 0 32 8 0 0 
stencil1d.1.sm_75.ptx 40 : 256 2304 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 39 : 256 2304 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 38 : 256 1536 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 36 : 256 0 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 35 : 256 1536 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 72 : 256 6144 0 8 8 0 0 0 0 
stencil1d.1.sm_75.ptx 34 : 256 2560 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 71 : 256 2304 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 29 : 256 78496 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 66 : 256 1376 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 28 : 256 77696 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 65 : 256 1536 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 30 : 256 78976 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 67 : 256 7264 0 8 8 0 0 0 0 
stencil1d.1.sm_75.ptx 31 : 256 1824 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 68 : 256 7968 0 8 8 0 0 0 0 
stencil1d.1.sm_75.ptx 32 : 256 1376 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 69 : 256 2304 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 33 : 256 1312 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 70 : 256 6720 0 8 8 0 0 0 0 
stencil1d.1.sm_75.ptx 45 : 256 1344 0 8 8 0 0 0 0 
stencil1d.1.sm_75.ptx 46 : 256 1536 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 47 : 256 1309 0 0 0 0 0 0 1 
stencil1d.1.sm_75.ptx 49 : 7 42 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 50 : 7 35 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 51 : 7 35 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 56 : 7 21 0 1 1 0 0 0 0 
stencil1d.1.sm_75.ptx 57 : 7 63 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 58 : 7 42 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 59 : 7 0 0 0 0 0 0 0 0 
stencil1d.1.sm_75.ptx 61 : 7 1344 0 0 0 1 1 0 0 
stencil1d.1.sm_75.ptx 62 : 7 21 0 1 1 0 0 0 0 
