

================================================================
== Vivado HLS Report for 'Thresholding_Batch_1'
================================================================
* Date:           Sat Jan 30 13:17:37 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_Thresholding_Batch_1
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.079 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12806|    12806| 0.128 ms | 0.128 ms |  12806|  12806|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+---------+---------+----------+----------+-------+-------+---------+
        |                              |                    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |           Instance           |       Module       |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +------------------------------+--------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_Thresholding_Batch_fu_60  |Thresholding_Batch  |    12803|    12803| 0.128 ms | 0.128 ms |  12803|  12803|   none  |
        +------------------------------+--------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     624|   1141|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|       5|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     629|   1179|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------+---------+-------+-----+------+-----+
    |           Instance           |       Module       | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +------------------------------+--------------------+---------+-------+-----+------+-----+
    |grp_Thresholding_Batch_fu_60  |Thresholding_Batch  |        0|      0|  624|  1141|    0|
    +------------------------------+--------------------+---------+-------+-----+------+-----+
    |Total                         |                    |        0|      0|  624|  1141|    0|
    +------------------------------+--------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |grp_Thresholding_Batch_fu_60_out_V_V_TREADY  |    and   |      0|  0|   2|           1|           1|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                        |          |      0|  0|   2|           1|           1|
    +---------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  27|          5|    1|          5|
    |in0_V_V_TREADY_int  |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  36|          7|    2|          7|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                  |  4|   0|    4|          0|
    |grp_Thresholding_Batch_fu_60_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      |  5|   0|    5|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+----------------+-----+-----+--------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_none | Thresholding_Batch_1 | return value |
|ap_rst_n        |  in |    1| ap_ctrl_none | Thresholding_Batch_1 | return value |
|in0_V_V_TDATA   |  in |   24|     axis     |        in0_V_V       |    pointer   |
|in0_V_V_TVALID  |  in |    1|     axis     |        in0_V_V       |    pointer   |
|in0_V_V_TREADY  | out |    1|     axis     |        in0_V_V       |    pointer   |
|out_V_V_TDATA   | out |    8|     axis     |        out_V_V       |    pointer   |
|out_V_V_TVALID  | out |    1|     axis     |        out_V_V       |    pointer   |
|out_V_V_TREADY  |  in |    1|     axis     |        out_V_V       |    pointer   |
+----------------+-----+-----+--------------+----------------------+--------------+

