

================================================================
== Vivado HLS Report for 'flatten'
================================================================
* Date:           Mon May 14 16:06:58 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1237|  1237|  1237|  1237|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  1236|  1236|       206|          -|          -|     6|    no    |
        | + Loop 1.1          |   204|   204|        34|          -|          -|     6|    no    |
        |  ++ flatten_label4  |    32|    32|         2|          -|          -|    16|    no    |
        +---------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    167|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     60|
|Register         |        -|      -|      60|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      60|    227|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_110_p2        |     +    |      0|  0|  12|           3|           1|
    |j_1_fu_182_p2        |     +    |      0|  0|  12|           3|           1|
    |k_1_fu_223_p2        |     +    |      0|  0|  15|           5|           1|
    |tmp1_fu_229_p2       |     +    |      0|  0|  15|           7|           7|
    |tmp_228_fu_200_p2    |     +    |      0|  0|  15|           7|           7|
    |tmp_229_fu_247_p2    |     +    |      0|  0|  18|          11|          11|
    |tmp_7_fu_238_p2      |     +    |      0|  0|  18|          11|          11|
    |tmp_227_fu_170_p2    |     -    |      0|  0|  15|           7|           7|
    |tmp_fu_140_p2        |     -    |      0|  0|  18|          11|          11|
    |exitcond2_fu_176_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond3_fu_104_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_217_p2   |   icmp   |      0|  0|  11|           5|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 167|          76|          69|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    |i_reg_71   |   9|          2|    3|          6|
    |j_reg_82   |   9|          2|    3|          6|
    |k_reg_93   |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  60|         12|   12|         28|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   5|   0|    5|          0|
    |i_3_reg_268           |   3|   0|    3|          0|
    |i_reg_71              |   3|   0|    3|          0|
    |j_1_reg_286           |   3|   0|    3|          0|
    |j_reg_82              |   3|   0|    3|          0|
    |k_1_reg_304           |   5|   0|    5|          0|
    |k_reg_93              |   5|   0|    5|          0|
    |tmp_227_reg_278       |   6|   0|    7|          1|
    |tmp_246_cast_reg_296  |   7|   0|   11|          4|
    |tmp_4_reg_291         |   3|   0|    7|          4|
    |tmp_7_reg_309         |  11|   0|   11|          0|
    |tmp_reg_273           |   6|   0|   11|          5|
    +----------------------+----+----+-----+-----------+
    |Total                 |  60|   0|   74|         14|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    flatten   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    flatten   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    flatten   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    flatten   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    flatten   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    flatten   | return value |
|output_V_address0  | out |   10|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |   24|  ap_memory |   output_V   |     array    |
|input_V_address0   | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0         |  in |   24|  ap_memory |    input_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %.loopexit" [nnet/solution1/nnet.cpp:105]

 <State 2> : 1.96ns
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_3, %.loopexit.loopexit ]"
ST_2 : Operation 8 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %i, -2" [nnet/solution1/nnet.cpp:105]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"
ST_2 : Operation 10 [1/1] (1.65ns)   --->   "%i_3 = add i3 %i, 1" [nnet/solution1/nnet.cpp:105]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %2, label %.preheader4.preheader" [nnet/solution1/nnet.cpp:105]
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %i, i7 0)" [nnet/solution1/nnet.cpp:108]
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %p_shl to i11" [nnet/solution1/nnet.cpp:108]
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_shl5 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i, i5 0)" [nnet/solution1/nnet.cpp:108]
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i8 %p_shl5 to i11" [nnet/solution1/nnet.cpp:108]
ST_2 : Operation 16 [1/1] (1.95ns)   --->   "%tmp = sub i11 %p_shl_cast, %p_shl5_cast" [nnet/solution1/nnet.cpp:108]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i, i3 0)" [nnet/solution1/nnet.cpp:105]
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %tmp_s to i7" [nnet/solution1/nnet.cpp:105]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_226 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i, i1 false)" [nnet/solution1/nnet.cpp:105]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %tmp_226 to i7" [nnet/solution1/nnet.cpp:108]
ST_2 : Operation 21 [1/1] (1.82ns)   --->   "%tmp_227 = sub i7 %p_shl1_cast, %p_shl2_cast" [nnet/solution1/nnet.cpp:108]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader4" [nnet/solution1/nnet.cpp:106]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [nnet/solution1/nnet.cpp:109]

 <State 3> : 1.87ns
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %.preheader4.preheader ], [ %j_1, %.preheader4.loopexit ]"
ST_3 : Operation 25 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %j, -2" [nnet/solution1/nnet.cpp:106]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"
ST_3 : Operation 27 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j, 1" [nnet/solution1/nnet.cpp:106]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [nnet/solution1/nnet.cpp:106]
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %j, i4 0)" [nnet/solution1/nnet.cpp:108]
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i3 %j to i7" [nnet/solution1/nnet.cpp:106]
ST_3 : Operation 31 [1/1] (1.87ns)   --->   "%tmp_228 = add i7 %tmp_5_cast, %tmp_227" [nnet/solution1/nnet.cpp:106]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_246_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_228, i4 0)" [nnet/solution1/nnet.cpp:107]
ST_3 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader" [nnet/solution1/nnet.cpp:107]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 4> : 5.23ns
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%k = phi i5 [ %k_1, %1 ], [ 0, %.preheader.preheader ]"
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%k_cast3 = zext i5 %k to i7" [nnet/solution1/nnet.cpp:107]
ST_4 : Operation 37 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %k, -16" [nnet/solution1/nnet.cpp:107]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"
ST_4 : Operation 39 [1/1] (1.78ns)   --->   "%k_1 = add i5 %k, 1" [nnet/solution1/nnet.cpp:107]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader4.loopexit, label %1" [nnet/solution1/nnet.cpp:107]
ST_4 : Operation 41 [1/1] (1.87ns)   --->   "%tmp1 = add i7 %k_cast3, %tmp_4" [nnet/solution1/nnet.cpp:108]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i7 %tmp1 to i11" [nnet/solution1/nnet.cpp:108]
ST_4 : Operation 43 [1/1] (1.97ns)   --->   "%tmp_7 = add i11 %tmp, %tmp1_cast" [nnet/solution1/nnet.cpp:108]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i5 %k to i11" [nnet/solution1/nnet.cpp:108]
ST_4 : Operation 45 [1/1] (1.97ns)   --->   "%tmp_229 = add i11 %tmp_246_cast, %tmp_9_cast" [nnet/solution1/nnet.cpp:108]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_247_cast = zext i11 %tmp_229 to i64" [nnet/solution1/nnet.cpp:108]
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [576 x i24]* %input_V, i64 0, i64 %tmp_247_cast" [nnet/solution1/nnet.cpp:108]
ST_4 : Operation 48 [2/2] (3.25ns)   --->   "%input_V_load = load i24* %input_V_addr, align 4" [nnet/solution1/nnet.cpp:108]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader4"

 <State 5> : 6.51ns
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str31) nounwind" [nnet/solution1/nnet.cpp:108]
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i11 %tmp_7 to i32" [nnet/solution1/nnet.cpp:108]
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_8 = zext i32 %tmp_7_cast to i64" [nnet/solution1/nnet.cpp:108]
ST_5 : Operation 53 [1/2] (3.25ns)   --->   "%input_V_load = load i24* %input_V_addr, align 4" [nnet/solution1/nnet.cpp:108]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_8" [nnet/solution1/nnet.cpp:108]
ST_5 : Operation 55 [1/1] (3.25ns)   --->   "store i24 %input_V_load, i24* %output_V_addr, align 4" [nnet/solution1/nnet.cpp:108]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader" [nnet/solution1/nnet.cpp:107]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6    (br               ) [ 011111]
i             (phi              ) [ 001000]
exitcond3     (icmp             ) [ 001111]
empty         (speclooptripcount) [ 000000]
i_3           (add              ) [ 011111]
StgValue_11   (br               ) [ 000000]
p_shl         (bitconcatenate   ) [ 000000]
p_shl_cast    (zext             ) [ 000000]
p_shl5        (bitconcatenate   ) [ 000000]
p_shl5_cast   (zext             ) [ 000000]
tmp           (sub              ) [ 000111]
tmp_s         (bitconcatenate   ) [ 000000]
p_shl1_cast   (zext             ) [ 000000]
tmp_226       (bitconcatenate   ) [ 000000]
p_shl2_cast   (zext             ) [ 000000]
tmp_227       (sub              ) [ 000111]
StgValue_22   (br               ) [ 001111]
StgValue_23   (ret              ) [ 000000]
j             (phi              ) [ 000100]
exitcond2     (icmp             ) [ 001111]
empty_22      (speclooptripcount) [ 000000]
j_1           (add              ) [ 001111]
StgValue_28   (br               ) [ 000000]
tmp_4         (bitconcatenate   ) [ 000011]
tmp_5_cast    (zext             ) [ 000000]
tmp_228       (add              ) [ 000000]
tmp_246_cast  (bitconcatenate   ) [ 000011]
StgValue_33   (br               ) [ 001111]
StgValue_34   (br               ) [ 011111]
k             (phi              ) [ 000010]
k_cast3       (zext             ) [ 000000]
exitcond      (icmp             ) [ 001111]
empty_23      (speclooptripcount) [ 000000]
k_1           (add              ) [ 001111]
StgValue_40   (br               ) [ 000000]
tmp1          (add              ) [ 000000]
tmp1_cast     (zext             ) [ 000000]
tmp_7         (add              ) [ 000001]
tmp_9_cast    (zext             ) [ 000000]
tmp_229       (add              ) [ 000000]
tmp_247_cast  (zext             ) [ 000000]
input_V_addr  (getelementptr    ) [ 000001]
StgValue_49   (br               ) [ 001111]
StgValue_50   (specloopname     ) [ 000000]
tmp_7_cast    (sext             ) [ 000000]
tmp_8         (zext             ) [ 000000]
input_V_load  (load             ) [ 000000]
output_V_addr (getelementptr    ) [ 000000]
StgValue_55   (store            ) [ 000000]
StgValue_56   (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="input_V_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="24" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="11" slack="0"/>
<pin id="50" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/4 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="10" slack="0"/>
<pin id="55" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="56" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/4 "/>
</bind>
</comp>

<comp id="58" class="1004" name="output_V_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="24" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/5 "/>
</bind>
</comp>

<comp id="65" class="1004" name="StgValue_55_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="10" slack="0"/>
<pin id="67" dir="0" index="1" bw="24" slack="0"/>
<pin id="68" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/5 "/>
</bind>
</comp>

<comp id="71" class="1005" name="i_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="3" slack="1"/>
<pin id="73" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="3" slack="0"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="82" class="1005" name="j_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="3" slack="1"/>
<pin id="84" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="j_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="3" slack="0"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="93" class="1005" name="k_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="1"/>
<pin id="95" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="k_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="1" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="exitcond3_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="3" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_3_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_shl_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_shl_cast_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_shl5_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="3" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_shl5_cast_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_s_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_shl1_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_226_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="3" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_226/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_shl2_cast_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_227_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_227/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="exitcond2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="j_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_5_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_228_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="7" slack="1"/>
<pin id="203" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_228/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_246_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="0"/>
<pin id="207" dir="0" index="1" bw="7" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_246_cast/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="k_cast3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast3/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="exitcond_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="0" index="1" bw="5" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="k_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="0" index="1" bw="7" slack="1"/>
<pin id="232" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp1_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_7_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="2"/>
<pin id="240" dir="0" index="1" bw="7" slack="0"/>
<pin id="241" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_9_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_229_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="1"/>
<pin id="249" dir="0" index="1" bw="5" slack="0"/>
<pin id="250" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_229/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_247_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_247_cast/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_7_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_8_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="268" class="1005" name="i_3_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="2"/>
<pin id="275" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="278" class="1005" name="tmp_227_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="1"/>
<pin id="280" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_227 "/>
</bind>
</comp>

<comp id="286" class="1005" name="j_1_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp_4_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="1"/>
<pin id="293" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="296" class="1005" name="tmp_246_cast_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="1"/>
<pin id="298" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_246_cast "/>
</bind>
</comp>

<comp id="304" class="1005" name="k_1_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_7_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="1"/>
<pin id="311" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="314" class="1005" name="input_V_addr_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="1"/>
<pin id="316" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="40" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="40" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="53" pin="2"/><net_sink comp="65" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="108"><net_src comp="75" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="75" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="75" pin="4"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="127"><net_src comp="116" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="75" pin="4"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="139"><net_src comp="128" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="124" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="136" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="75" pin="4"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="75" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="154" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="166" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="86" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="86" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="86" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="86" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="200" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="216"><net_src comp="97" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="97" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="97" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="213" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="229" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="97" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="247" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="271"><net_src comp="110" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="276"><net_src comp="140" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="281"><net_src comp="170" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="289"><net_src comp="182" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="294"><net_src comp="188" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="299"><net_src comp="205" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="307"><net_src comp="223" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="312"><net_src comp="238" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="317"><net_src comp="46" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="53" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {5 }
	Port: input_V | {}
 - Input state : 
	Port: flatten : output_V | {}
	Port: flatten : input_V | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_3 : 1
		StgValue_11 : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl5 : 1
		p_shl5_cast : 2
		tmp : 3
		tmp_s : 1
		p_shl1_cast : 2
		tmp_226 : 1
		p_shl2_cast : 2
		tmp_227 : 3
	State 3
		exitcond2 : 1
		j_1 : 1
		StgValue_28 : 2
		tmp_4 : 1
		tmp_5_cast : 1
		tmp_228 : 2
		tmp_246_cast : 3
	State 4
		k_cast3 : 1
		exitcond : 1
		k_1 : 1
		StgValue_40 : 2
		tmp1 : 2
		tmp1_cast : 3
		tmp_7 : 4
		tmp_9_cast : 1
		tmp_229 : 2
		tmp_247_cast : 3
		input_V_addr : 4
		input_V_load : 5
	State 5
		tmp_8 : 1
		output_V_addr : 2
		StgValue_55 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |      i_3_fu_110     |    0    |    12   |
|          |      j_1_fu_182     |    0    |    12   |
|          |    tmp_228_fu_200   |    0    |    15   |
|    add   |      k_1_fu_223     |    0    |    15   |
|          |     tmp1_fu_229     |    0    |    15   |
|          |     tmp_7_fu_238    |    0    |    18   |
|          |    tmp_229_fu_247   |    0    |    18   |
|----------|---------------------|---------|---------|
|    sub   |      tmp_fu_140     |    0    |    17   |
|          |    tmp_227_fu_170   |    0    |    15   |
|----------|---------------------|---------|---------|
|          |   exitcond3_fu_104  |    0    |    9    |
|   icmp   |   exitcond2_fu_176  |    0    |    9    |
|          |   exitcond_fu_217   |    0    |    11   |
|----------|---------------------|---------|---------|
|          |     p_shl_fu_116    |    0    |    0    |
|          |    p_shl5_fu_128    |    0    |    0    |
|bitconcatenate|     tmp_s_fu_146    |    0    |    0    |
|          |    tmp_226_fu_158   |    0    |    0    |
|          |     tmp_4_fu_188    |    0    |    0    |
|          | tmp_246_cast_fu_205 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  p_shl_cast_fu_124  |    0    |    0    |
|          |  p_shl5_cast_fu_136 |    0    |    0    |
|          |  p_shl1_cast_fu_154 |    0    |    0    |
|          |  p_shl2_cast_fu_166 |    0    |    0    |
|   zext   |  tmp_5_cast_fu_196  |    0    |    0    |
|          |    k_cast3_fu_213   |    0    |    0    |
|          |   tmp1_cast_fu_234  |    0    |    0    |
|          |  tmp_9_cast_fu_243  |    0    |    0    |
|          | tmp_247_cast_fu_252 |    0    |    0    |
|          |     tmp_8_fu_260    |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |  tmp_7_cast_fu_257  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   166   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_3_reg_268    |    3   |
|      i_reg_71      |    3   |
|input_V_addr_reg_314|   10   |
|     j_1_reg_286    |    3   |
|      j_reg_82      |    3   |
|     k_1_reg_304    |    5   |
|      k_reg_93      |    5   |
|   tmp_227_reg_278  |    7   |
|tmp_246_cast_reg_296|   11   |
|    tmp_4_reg_291   |    7   |
|    tmp_7_reg_309   |   11   |
|     tmp_reg_273    |   11   |
+--------------------+--------+
|        Total       |   79   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   166  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   79   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   79   |   175  |
+-----------+--------+--------+--------+
