{"position": "BIOS Architect", "company": "Intel Corporation", "profiles": ["Summary In BIOS domain since Jan 2000 \nAuthor Software Requirements Document, External Product Spec & External Architecture Spec.  \nDesign and develop key features including POCs of strategic technologies. Define cross-functional interfaces.  \nResourceful leader for team members in technical and personnel development.  \nVeteran in software development process definition and deployment.  \nProject lead for Server BIOS development involving local and cross-geo team including outsource development manufacturer. Have worked very closely with India, China, Taiwan, US, Poland teams. Work with hardware design team, OS enabling team and silicon development team to develop key strategic technologies. \nPort AMI EFI BIOS for Intel(R) Chipsets and Server Mother Boards. Help ODC engineers to resolve issues. \nPublish and track BIOS Project Schedule \nRun tracker Scrub meetings and publish status indicators \nBeen Scrum Master of an extremely priority project Specialties:System Software Architecture and Design - The Big Picture \nSoftware Development Process - The Discipline \nPeople Development and Productivity - The Leadership \nInnovation Summary In BIOS domain since Jan 2000 \nAuthor Software Requirements Document, External Product Spec & External Architecture Spec.  \nDesign and develop key features including POCs of strategic technologies. Define cross-functional interfaces.  \nResourceful leader for team members in technical and personnel development.  \nVeteran in software development process definition and deployment.  \nProject lead for Server BIOS development involving local and cross-geo team including outsource development manufacturer. Have worked very closely with India, China, Taiwan, US, Poland teams. Work with hardware design team, OS enabling team and silicon development team to develop key strategic technologies. \nPort AMI EFI BIOS for Intel(R) Chipsets and Server Mother Boards. Help ODC engineers to resolve issues. \nPublish and track BIOS Project Schedule \nRun tracker Scrub meetings and publish status indicators \nBeen Scrum Master of an extremely priority project Specialties:System Software Architecture and Design - The Big Picture \nSoftware Development Process - The Discipline \nPeople Development and Productivity - The Leadership \nInnovation In BIOS domain since Jan 2000 \nAuthor Software Requirements Document, External Product Spec & External Architecture Spec.  \nDesign and develop key features including POCs of strategic technologies. Define cross-functional interfaces.  \nResourceful leader for team members in technical and personnel development.  \nVeteran in software development process definition and deployment.  \nProject lead for Server BIOS development involving local and cross-geo team including outsource development manufacturer. Have worked very closely with India, China, Taiwan, US, Poland teams. Work with hardware design team, OS enabling team and silicon development team to develop key strategic technologies. \nPort AMI EFI BIOS for Intel(R) Chipsets and Server Mother Boards. Help ODC engineers to resolve issues. \nPublish and track BIOS Project Schedule \nRun tracker Scrub meetings and publish status indicators \nBeen Scrum Master of an extremely priority project Specialties:System Software Architecture and Design - The Big Picture \nSoftware Development Process - The Discipline \nPeople Development and Productivity - The Leadership \nInnovation In BIOS domain since Jan 2000 \nAuthor Software Requirements Document, External Product Spec & External Architecture Spec.  \nDesign and develop key features including POCs of strategic technologies. Define cross-functional interfaces.  \nResourceful leader for team members in technical and personnel development.  \nVeteran in software development process definition and deployment.  \nProject lead for Server BIOS development involving local and cross-geo team including outsource development manufacturer. Have worked very closely with India, China, Taiwan, US, Poland teams. Work with hardware design team, OS enabling team and silicon development team to develop key strategic technologies. \nPort AMI EFI BIOS for Intel(R) Chipsets and Server Mother Boards. Help ODC engineers to resolve issues. \nPublish and track BIOS Project Schedule \nRun tracker Scrub meetings and publish status indicators \nBeen Scrum Master of an extremely priority project Specialties:System Software Architecture and Design - The Big Picture \nSoftware Development Process - The Discipline \nPeople Development and Productivity - The Leadership \nInnovation Experience Server BIOS Architect Intel Corporation November 2011  \u2013 Present (3 years 10 months) Portland, Oregon Area BIOS Architect Intel India Technology Pvt Ltd April 2009  \u2013  October 2011  (2 years 7 months) Processor Validation BIOS Engineer Intel India Technology Pvt Ltd January 2008  \u2013  March 2009  (1 year 3 months) Project Lead, Server Product BIOS Intel India Technology Pvt Ltd December 2005  \u2013  December 2007  (2 years 1 month) BIOS Engineer, Server Product BIOS Intel India Technology Pvt Ltd September 2003  \u2013  November 2005  (2 years 3 months) System Software Engineer Dell April 2003  \u2013  September 2003  (6 months) System Software Engineer American Megatrends January 2000  \u2013  April 2003  (3 years 4 months) Server BIOS Architect Intel Corporation November 2011  \u2013 Present (3 years 10 months) Portland, Oregon Area Server BIOS Architect Intel Corporation November 2011  \u2013 Present (3 years 10 months) Portland, Oregon Area BIOS Architect Intel India Technology Pvt Ltd April 2009  \u2013  October 2011  (2 years 7 months) BIOS Architect Intel India Technology Pvt Ltd April 2009  \u2013  October 2011  (2 years 7 months) Processor Validation BIOS Engineer Intel India Technology Pvt Ltd January 2008  \u2013  March 2009  (1 year 3 months) Processor Validation BIOS Engineer Intel India Technology Pvt Ltd January 2008  \u2013  March 2009  (1 year 3 months) Project Lead, Server Product BIOS Intel India Technology Pvt Ltd December 2005  \u2013  December 2007  (2 years 1 month) Project Lead, Server Product BIOS Intel India Technology Pvt Ltd December 2005  \u2013  December 2007  (2 years 1 month) BIOS Engineer, Server Product BIOS Intel India Technology Pvt Ltd September 2003  \u2013  November 2005  (2 years 3 months) BIOS Engineer, Server Product BIOS Intel India Technology Pvt Ltd September 2003  \u2013  November 2005  (2 years 3 months) System Software Engineer Dell April 2003  \u2013  September 2003  (6 months) System Software Engineer Dell April 2003  \u2013  September 2003  (6 months) System Software Engineer American Megatrends January 2000  \u2013  April 2003  (3 years 4 months) System Software Engineer American Megatrends January 2000  \u2013  April 2003  (3 years 4 months) Languages Telugu Telugu Telugu Skills Bios X86 x86 Assembly Debugging Embedded Systems PCIe Embedded Software C Intel Processors Computer Architecture C++ Software Engineering Software Development Software Design Data Structures Assembly Language System Architecture Architecture IPMI Programming Firmware Hardware Architecture See 8+ \u00a0 \u00a0 See less Skills  Bios X86 x86 Assembly Debugging Embedded Systems PCIe Embedded Software C Intel Processors Computer Architecture C++ Software Engineering Software Development Software Design Data Structures Assembly Language System Architecture Architecture IPMI Programming Firmware Hardware Architecture See 8+ \u00a0 \u00a0 See less Bios X86 x86 Assembly Debugging Embedded Systems PCIe Embedded Software C Intel Processors Computer Architecture C++ Software Engineering Software Development Software Design Data Structures Assembly Language System Architecture Architecture IPMI Programming Firmware Hardware Architecture See 8+ \u00a0 \u00a0 See less Bios X86 x86 Assembly Debugging Embedded Systems PCIe Embedded Software C Intel Processors Computer Architecture C++ Software Engineering Software Development Software Design Data Structures Assembly Language System Architecture Architecture IPMI Programming Firmware Hardware Architecture See 8+ \u00a0 \u00a0 See less Education Bharathiar University Master of Computer Applications (MCA) 1997  \u2013 2000 Sri Vasavi College, Erode B. Sc. 1993  \u2013 1996 Navarasam HSS 1991  \u2013 1993 Bharathiar University Master of Computer Applications (MCA) 1997  \u2013 2000 Bharathiar University Master of Computer Applications (MCA) 1997  \u2013 2000 Bharathiar University Master of Computer Applications (MCA) 1997  \u2013 2000 Sri Vasavi College, Erode B. Sc. 1993  \u2013 1996 Sri Vasavi College, Erode B. Sc. 1993  \u2013 1996 Sri Vasavi College, Erode B. Sc. 1993  \u2013 1996 Navarasam HSS 1991  \u2013 1993 Navarasam HSS 1991  \u2013 1993 Navarasam HSS 1991  \u2013 1993 Honors & Awards ", "Experience Staff Engineer - BIOS Architect Intel Corporation June 2000  \u2013 Present (15 years 3 months) Hudson, MA 2014 - Present  \nCommunications Infrastructure Division, BIOS Architect. Responsible for UEFI BIOS for Xeon and Atom-based single and dual processor communications platforms. \n \n2006-2014 \nEmbedded Computing Group, BIOS Architect. Responsible for UEFI BIOS for Xeon-based multiprocessor networking platforms and client CPU/chipset platforms. Focus areas: QPI, DDR2, DDR3 initialization reference code, ACPI. \n \n2000-2006 \nInternetworing Products Division: Firmware Engineer. Responsible for boot firmware for IXP1200 (StrongARM architecture) through IXP2800 (Intel XScale) network processor families. Included memory (SRAM/DRAM/Rambus) initialization/debug. IPMI firmware for ARMT7 onboard controller for IXP1200 blade system. Sr. Software Engineer Lockheed Martin July 1994  \u2013  June 2000  (6 years) Nashua, NH 1994-2000  \nAvionics Division Sr. Software Engineer responsible for ROM monitor/bootloader firmware for C17 Mission Computers using MIPS R4400/R4600/R5000/RM7000 processors. Staff Engineer - BIOS Architect Intel Corporation June 2000  \u2013 Present (15 years 3 months) Hudson, MA 2014 - Present  \nCommunications Infrastructure Division, BIOS Architect. Responsible for UEFI BIOS for Xeon and Atom-based single and dual processor communications platforms. \n \n2006-2014 \nEmbedded Computing Group, BIOS Architect. Responsible for UEFI BIOS for Xeon-based multiprocessor networking platforms and client CPU/chipset platforms. Focus areas: QPI, DDR2, DDR3 initialization reference code, ACPI. \n \n2000-2006 \nInternetworing Products Division: Firmware Engineer. Responsible for boot firmware for IXP1200 (StrongARM architecture) through IXP2800 (Intel XScale) network processor families. Included memory (SRAM/DRAM/Rambus) initialization/debug. IPMI firmware for ARMT7 onboard controller for IXP1200 blade system. Staff Engineer - BIOS Architect Intel Corporation June 2000  \u2013 Present (15 years 3 months) Hudson, MA 2014 - Present  \nCommunications Infrastructure Division, BIOS Architect. Responsible for UEFI BIOS for Xeon and Atom-based single and dual processor communications platforms. \n \n2006-2014 \nEmbedded Computing Group, BIOS Architect. Responsible for UEFI BIOS for Xeon-based multiprocessor networking platforms and client CPU/chipset platforms. Focus areas: QPI, DDR2, DDR3 initialization reference code, ACPI. \n \n2000-2006 \nInternetworing Products Division: Firmware Engineer. Responsible for boot firmware for IXP1200 (StrongARM architecture) through IXP2800 (Intel XScale) network processor families. Included memory (SRAM/DRAM/Rambus) initialization/debug. IPMI firmware for ARMT7 onboard controller for IXP1200 blade system. Sr. Software Engineer Lockheed Martin July 1994  \u2013  June 2000  (6 years) Nashua, NH 1994-2000  \nAvionics Division Sr. Software Engineer responsible for ROM monitor/bootloader firmware for C17 Mission Computers using MIPS R4400/R4600/R5000/RM7000 processors. Sr. Software Engineer Lockheed Martin July 1994  \u2013  June 2000  (6 years) Nashua, NH 1994-2000  \nAvionics Division Sr. Software Engineer responsible for ROM monitor/bootloader firmware for C17 Mission Computers using MIPS R4400/R4600/R5000/RM7000 processors. Skills BIOS Firmware SoC Debugging Processors Hardware Architecture Embedded Systems Intel ASIC Semiconductors Verilog VLSI IC Functional Verification Embedded Software Skills  BIOS Firmware SoC Debugging Processors Hardware Architecture Embedded Systems Intel ASIC Semiconductors Verilog VLSI IC Functional Verification Embedded Software BIOS Firmware SoC Debugging Processors Hardware Architecture Embedded Systems Intel ASIC Semiconductors Verilog VLSI IC Functional Verification Embedded Software BIOS Firmware SoC Debugging Processors Hardware Architecture Embedded Systems Intel ASIC Semiconductors Verilog VLSI IC Functional Verification Embedded Software Education Clarkson University Bachelor of Science (B.S.),  Computer Engineering 1988  \u2013 1994 Clarkson University Bachelor of Science (B.S.),  Computer Engineering 1988  \u2013 1994 Clarkson University Bachelor of Science (B.S.),  Computer Engineering 1988  \u2013 1994 Clarkson University Bachelor of Science (B.S.),  Computer Engineering 1988  \u2013 1994 ", "Summary Specialties:BIOS, X86 assembler. Summary Specialties:BIOS, X86 assembler. Specialties:BIOS, X86 assembler. Specialties:BIOS, X86 assembler. Experience Sr. BIOS Architect Intel Corporation September 2005  \u2013 Present (10 years) Sr. Programmer/Team Lead/Architect for some MP Server/DataCenter products. \n \nMainly working on doing products for specific large customers. Sr. BIOS Manager Dell Inc. April 2001  \u2013  September 2005  (4 years 6 months) Managed BIOS Development organization of 8-14 people. Developing and sustaining DELL Desktop products. Sr. Programmer/Architect Dell Inc. November 1994  \u2013  April 2001  (6 years 6 months) BIOS Develoiper/Team Lead for DELL Desktop products. Mainly in sustaining, manufacturing support, field support, Y2K consultant, designing changes for inclusion into new products. Advisory Programmer IBM Corp. September 1983  \u2013  October 1994  (11 years 2 months) Designed/developed Desktop computers, from PCjr, to high-end MicroChannel systems. When IBM said, \"move to Raleigh or else\", I took the \"or else\" and went to DELL. Sr. BIOS Architect Intel Corporation September 2005  \u2013 Present (10 years) Sr. Programmer/Team Lead/Architect for some MP Server/DataCenter products. \n \nMainly working on doing products for specific large customers. Sr. BIOS Architect Intel Corporation September 2005  \u2013 Present (10 years) Sr. Programmer/Team Lead/Architect for some MP Server/DataCenter products. \n \nMainly working on doing products for specific large customers. Sr. BIOS Manager Dell Inc. April 2001  \u2013  September 2005  (4 years 6 months) Managed BIOS Development organization of 8-14 people. Developing and sustaining DELL Desktop products. Sr. BIOS Manager Dell Inc. April 2001  \u2013  September 2005  (4 years 6 months) Managed BIOS Development organization of 8-14 people. Developing and sustaining DELL Desktop products. Sr. Programmer/Architect Dell Inc. November 1994  \u2013  April 2001  (6 years 6 months) BIOS Develoiper/Team Lead for DELL Desktop products. Mainly in sustaining, manufacturing support, field support, Y2K consultant, designing changes for inclusion into new products. Sr. Programmer/Architect Dell Inc. November 1994  \u2013  April 2001  (6 years 6 months) BIOS Develoiper/Team Lead for DELL Desktop products. Mainly in sustaining, manufacturing support, field support, Y2K consultant, designing changes for inclusion into new products. Advisory Programmer IBM Corp. September 1983  \u2013  October 1994  (11 years 2 months) Designed/developed Desktop computers, from PCjr, to high-end MicroChannel systems. When IBM said, \"move to Raleigh or else\", I took the \"or else\" and went to DELL. Advisory Programmer IBM Corp. September 1983  \u2013  October 1994  (11 years 2 months) Designed/developed Desktop computers, from PCjr, to high-end MicroChannel systems. When IBM said, \"move to Raleigh or else\", I took the \"or else\" and went to DELL. Skills Bios Debugging Firmware X86 x86 Assembly Team Leadership Communication Software Engineering System Architecture Embedded Software Intel Storage Device Drivers Embedded Systems Hardware Processors Software Development USB Computer Architecture Kernel Linux Kernel See 6+ \u00a0 \u00a0 See less Skills  Bios Debugging Firmware X86 x86 Assembly Team Leadership Communication Software Engineering System Architecture Embedded Software Intel Storage Device Drivers Embedded Systems Hardware Processors Software Development USB Computer Architecture Kernel Linux Kernel See 6+ \u00a0 \u00a0 See less Bios Debugging Firmware X86 x86 Assembly Team Leadership Communication Software Engineering System Architecture Embedded Software Intel Storage Device Drivers Embedded Systems Hardware Processors Software Development USB Computer Architecture Kernel Linux Kernel See 6+ \u00a0 \u00a0 See less Bios Debugging Firmware X86 x86 Assembly Team Leadership Communication Software Engineering System Architecture Embedded Software Intel Storage Device Drivers Embedded Systems Hardware Processors Software Development USB Computer Architecture Kernel Linux Kernel See 6+ \u00a0 \u00a0 See less Education University of Florida BSBA-CIS,  Computer Science 1980  \u2013 1983 Miami Edison Senior High University of Florida BSBA-CIS,  Computer Science 1980  \u2013 1983 University of Florida BSBA-CIS,  Computer Science 1980  \u2013 1983 University of Florida BSBA-CIS,  Computer Science 1980  \u2013 1983 Miami Edison Senior High Miami Edison Senior High Miami Edison Senior High ", "Experience BIOS Architect Intel Corporation BIOS Architect Intel Corporation BIOS Architect Intel Corporation ", "Summary BIOS & Software Architect in the computer hardware industry. Specific skills with regard to PC Architecture including in-depth knowledge silicon and board-level security architecture, power management, clocking architecture, memory initialization, and firmware to OS interfaces. Interested in challenging projects that involve bleeding edge technology and high levels of technical risk. Innovation and creative problem solving are keys to interesting projects. \n \nSpecialties: PC Architecture, HW level interactions, Security, OS/Firmware interfaces, knowledge of many different bus architectures, platform-level clocking architecture, understanding and application of influence on Hardware and Firmware requirements analysis for driving end-user usage models. Summary BIOS & Software Architect in the computer hardware industry. Specific skills with regard to PC Architecture including in-depth knowledge silicon and board-level security architecture, power management, clocking architecture, memory initialization, and firmware to OS interfaces. Interested in challenging projects that involve bleeding edge technology and high levels of technical risk. Innovation and creative problem solving are keys to interesting projects. \n \nSpecialties: PC Architecture, HW level interactions, Security, OS/Firmware interfaces, knowledge of many different bus architectures, platform-level clocking architecture, understanding and application of influence on Hardware and Firmware requirements analysis for driving end-user usage models. BIOS & Software Architect in the computer hardware industry. Specific skills with regard to PC Architecture including in-depth knowledge silicon and board-level security architecture, power management, clocking architecture, memory initialization, and firmware to OS interfaces. Interested in challenging projects that involve bleeding edge technology and high levels of technical risk. Innovation and creative problem solving are keys to interesting projects. \n \nSpecialties: PC Architecture, HW level interactions, Security, OS/Firmware interfaces, knowledge of many different bus architectures, platform-level clocking architecture, understanding and application of influence on Hardware and Firmware requirements analysis for driving end-user usage models. BIOS & Software Architect in the computer hardware industry. Specific skills with regard to PC Architecture including in-depth knowledge silicon and board-level security architecture, power management, clocking architecture, memory initialization, and firmware to OS interfaces. Interested in challenging projects that involve bleeding edge technology and high levels of technical risk. Innovation and creative problem solving are keys to interesting projects. \n \nSpecialties: PC Architecture, HW level interactions, Security, OS/Firmware interfaces, knowledge of many different bus architectures, platform-level clocking architecture, understanding and application of influence on Hardware and Firmware requirements analysis for driving end-user usage models. Experience Client BIOS Architect Intel Corporation June 2011  \u2013 Present (4 years 3 months) Hillsboro, OR * BIOS Architecture owner for Intel Ultrabook platforms as well as all Haswell ULT, Broadwell, and Cannon Lake based client platforms \n* BIOS Representative of PC Client Group to the broader Intel platform and silicon teams. Own driving BIOS architecture and readiness for future hardware and technologies including products to be introduced in '13, '14 and beyond. \n* Lead BIOS Architecture technical interface to significant OS Vendor for Core-based platforms including technical alignment, architecture, and design work across. This engagement crosses multiple disciplines including Power Management, Security, and general OS-to-BIOS communications. \n* Cross generational BIOS Security Architect who is responsible for architecting and designing for alignment of security features across platform generations and product lines. \n* Developed the BIOS architecture for numerous security features including a Hardware Root of Trust for Verification technology, a Firmware-based Trusted Platform Module, as well as a mechanism for Continuing the Chain of Trust established by the hardware root. \n* Owned the BIOS Architectural definition for power management features such as Connected Standby as well as refinements and updates to other architectures such as Runtime D3, S0ix, Sx, and Intel-centric technologies like Intel Smart Connect Technology and Intel Rapid Start Technology. \n* Drive and run the Client BIOS Change Control Board and am responsible for architecting and/or approving the architecture for all changes that are brought into platforms that I own \n* Active in submission of ideas for Patent. Currently have 1 patent granted, 7 patents pending, as well as numerous others that Intel is planning to file. Software & BIOS Engineer Intel June 2000  \u2013 Present (15 years 3 months) Hillsboro, OR Platform SW & BIOS Architect Intel Corporation August 2009  \u2013  June 2011  (1 year 11 months) * Responsible for the platform & software architecture of the Intel Extreme Tuning Utility (overclocking, overvoltaging, performance tuning of CPUs, chipsets, and memory) and the interfaces to the underlying platform \n* Own the software architecture and platform interfaces for the Intel Turbo UI \n* Responsible for influencing and driving requirements of future generations of Intel silicon (CPUs, Memory Controllers, Clocks, other chipset features) for both desktop and mobile skus with regard to their feature set for the enthusiast and high-end segments \n* Recognized as an expert in the field of Overclocking and Performance Tuning of platforms throughout Intel Sr. Software Engineer Intel September 2005  \u2013  August 2009  (4 years) * Responsible for the software architecture of the Intel Extreme Tuning Utility (overclocking, overvoltaging, performance tuning of CPUs, chipsets, and memory) \n* Led a team of 3-6 engineers and a technician in the design and implementation of the software stack which includes work at the BIOS, driver, middleware, and GUI levels \n* Responsible for influencing and driving requirements of future generations of Intel silicon (CPUs, Memory Controllers, Clocks, other chipset features) for both desktop and mobile skus with regard to their feature set for the enthusiast and high-end segments \n* Recognized as an expert in the field of Overclocking and Performance Tuning of platforms throughout Intel Sr. Applications Engineer Intel September 2004  \u2013  August 2005  (1 year) * Designed and implemented a Linux Desktop Certification Program working with multiple OSVs (Novell, Red Hat, Red Flag, CS2C, & Mandriva) across multiple geographies (APAC & EMEA) designed to increase customer sales opportunities. \n* Developed an Intel Desktop Linux support infrastructure. This connected many companies and support groups to provide front line call support through engineering level support for desktop Linux usage on Intel platforms. \n* Technical Account Management of the Desktop Linux engagement with Novell. \n* Negotiated, wrote, and/or edited the technical aspects of Statements of Work and Memorandums of Understanding with numerous 3rd-parties including Novell, Mandriva, Progeny, ASUS, Gigabyte, and others. \n* Developed and taught Linux system integration training courses for customer support and sales personnel. Software/BIOS Engineer Intel June 2000  \u2013  September 2004  (4 years 4 months) * Engineering Lead for a small team responsible for architecture, design, and implementation of Intel Desktop Control Center, versions 1.1 and 1.2. \n* Interfaced with various types of hardware devices (clocks, flash memory, chipsets, and thermal/fan controllers) over multiple different buses. \n* Responsible for Graphical User Interface architecture, design, and implementation of Intel Desktop Control Center, version 1.0. \n* Responsible for selecting, modifying, and maintaining all open-source software used in the application. \n* Architected, designed, and implemented an OS-to-BIOS and BIOS-to-OS communications software stack. \n* Previous responsibilities included customization of product BIOS for customers such as Dell, IBM, and internal sales teams; communication of BIOS schedule and status to multi-disciplined teams; and feature implementation for cross-product usage (including clock programming, ACPI, SMBIOS, FLASH, and various processor techs). Client BIOS Architect Intel Corporation June 2011  \u2013 Present (4 years 3 months) Hillsboro, OR * BIOS Architecture owner for Intel Ultrabook platforms as well as all Haswell ULT, Broadwell, and Cannon Lake based client platforms \n* BIOS Representative of PC Client Group to the broader Intel platform and silicon teams. Own driving BIOS architecture and readiness for future hardware and technologies including products to be introduced in '13, '14 and beyond. \n* Lead BIOS Architecture technical interface to significant OS Vendor for Core-based platforms including technical alignment, architecture, and design work across. This engagement crosses multiple disciplines including Power Management, Security, and general OS-to-BIOS communications. \n* Cross generational BIOS Security Architect who is responsible for architecting and designing for alignment of security features across platform generations and product lines. \n* Developed the BIOS architecture for numerous security features including a Hardware Root of Trust for Verification technology, a Firmware-based Trusted Platform Module, as well as a mechanism for Continuing the Chain of Trust established by the hardware root. \n* Owned the BIOS Architectural definition for power management features such as Connected Standby as well as refinements and updates to other architectures such as Runtime D3, S0ix, Sx, and Intel-centric technologies like Intel Smart Connect Technology and Intel Rapid Start Technology. \n* Drive and run the Client BIOS Change Control Board and am responsible for architecting and/or approving the architecture for all changes that are brought into platforms that I own \n* Active in submission of ideas for Patent. Currently have 1 patent granted, 7 patents pending, as well as numerous others that Intel is planning to file. Client BIOS Architect Intel Corporation June 2011  \u2013 Present (4 years 3 months) Hillsboro, OR * BIOS Architecture owner for Intel Ultrabook platforms as well as all Haswell ULT, Broadwell, and Cannon Lake based client platforms \n* BIOS Representative of PC Client Group to the broader Intel platform and silicon teams. Own driving BIOS architecture and readiness for future hardware and technologies including products to be introduced in '13, '14 and beyond. \n* Lead BIOS Architecture technical interface to significant OS Vendor for Core-based platforms including technical alignment, architecture, and design work across. This engagement crosses multiple disciplines including Power Management, Security, and general OS-to-BIOS communications. \n* Cross generational BIOS Security Architect who is responsible for architecting and designing for alignment of security features across platform generations and product lines. \n* Developed the BIOS architecture for numerous security features including a Hardware Root of Trust for Verification technology, a Firmware-based Trusted Platform Module, as well as a mechanism for Continuing the Chain of Trust established by the hardware root. \n* Owned the BIOS Architectural definition for power management features such as Connected Standby as well as refinements and updates to other architectures such as Runtime D3, S0ix, Sx, and Intel-centric technologies like Intel Smart Connect Technology and Intel Rapid Start Technology. \n* Drive and run the Client BIOS Change Control Board and am responsible for architecting and/or approving the architecture for all changes that are brought into platforms that I own \n* Active in submission of ideas for Patent. Currently have 1 patent granted, 7 patents pending, as well as numerous others that Intel is planning to file. Software & BIOS Engineer Intel June 2000  \u2013 Present (15 years 3 months) Hillsboro, OR Software & BIOS Engineer Intel June 2000  \u2013 Present (15 years 3 months) Hillsboro, OR Platform SW & BIOS Architect Intel Corporation August 2009  \u2013  June 2011  (1 year 11 months) * Responsible for the platform & software architecture of the Intel Extreme Tuning Utility (overclocking, overvoltaging, performance tuning of CPUs, chipsets, and memory) and the interfaces to the underlying platform \n* Own the software architecture and platform interfaces for the Intel Turbo UI \n* Responsible for influencing and driving requirements of future generations of Intel silicon (CPUs, Memory Controllers, Clocks, other chipset features) for both desktop and mobile skus with regard to their feature set for the enthusiast and high-end segments \n* Recognized as an expert in the field of Overclocking and Performance Tuning of platforms throughout Intel Platform SW & BIOS Architect Intel Corporation August 2009  \u2013  June 2011  (1 year 11 months) * Responsible for the platform & software architecture of the Intel Extreme Tuning Utility (overclocking, overvoltaging, performance tuning of CPUs, chipsets, and memory) and the interfaces to the underlying platform \n* Own the software architecture and platform interfaces for the Intel Turbo UI \n* Responsible for influencing and driving requirements of future generations of Intel silicon (CPUs, Memory Controllers, Clocks, other chipset features) for both desktop and mobile skus with regard to their feature set for the enthusiast and high-end segments \n* Recognized as an expert in the field of Overclocking and Performance Tuning of platforms throughout Intel Sr. Software Engineer Intel September 2005  \u2013  August 2009  (4 years) * Responsible for the software architecture of the Intel Extreme Tuning Utility (overclocking, overvoltaging, performance tuning of CPUs, chipsets, and memory) \n* Led a team of 3-6 engineers and a technician in the design and implementation of the software stack which includes work at the BIOS, driver, middleware, and GUI levels \n* Responsible for influencing and driving requirements of future generations of Intel silicon (CPUs, Memory Controllers, Clocks, other chipset features) for both desktop and mobile skus with regard to their feature set for the enthusiast and high-end segments \n* Recognized as an expert in the field of Overclocking and Performance Tuning of platforms throughout Intel Sr. Software Engineer Intel September 2005  \u2013  August 2009  (4 years) * Responsible for the software architecture of the Intel Extreme Tuning Utility (overclocking, overvoltaging, performance tuning of CPUs, chipsets, and memory) \n* Led a team of 3-6 engineers and a technician in the design and implementation of the software stack which includes work at the BIOS, driver, middleware, and GUI levels \n* Responsible for influencing and driving requirements of future generations of Intel silicon (CPUs, Memory Controllers, Clocks, other chipset features) for both desktop and mobile skus with regard to their feature set for the enthusiast and high-end segments \n* Recognized as an expert in the field of Overclocking and Performance Tuning of platforms throughout Intel Sr. Applications Engineer Intel September 2004  \u2013  August 2005  (1 year) * Designed and implemented a Linux Desktop Certification Program working with multiple OSVs (Novell, Red Hat, Red Flag, CS2C, & Mandriva) across multiple geographies (APAC & EMEA) designed to increase customer sales opportunities. \n* Developed an Intel Desktop Linux support infrastructure. This connected many companies and support groups to provide front line call support through engineering level support for desktop Linux usage on Intel platforms. \n* Technical Account Management of the Desktop Linux engagement with Novell. \n* Negotiated, wrote, and/or edited the technical aspects of Statements of Work and Memorandums of Understanding with numerous 3rd-parties including Novell, Mandriva, Progeny, ASUS, Gigabyte, and others. \n* Developed and taught Linux system integration training courses for customer support and sales personnel. Sr. Applications Engineer Intel September 2004  \u2013  August 2005  (1 year) * Designed and implemented a Linux Desktop Certification Program working with multiple OSVs (Novell, Red Hat, Red Flag, CS2C, & Mandriva) across multiple geographies (APAC & EMEA) designed to increase customer sales opportunities. \n* Developed an Intel Desktop Linux support infrastructure. This connected many companies and support groups to provide front line call support through engineering level support for desktop Linux usage on Intel platforms. \n* Technical Account Management of the Desktop Linux engagement with Novell. \n* Negotiated, wrote, and/or edited the technical aspects of Statements of Work and Memorandums of Understanding with numerous 3rd-parties including Novell, Mandriva, Progeny, ASUS, Gigabyte, and others. \n* Developed and taught Linux system integration training courses for customer support and sales personnel. Software/BIOS Engineer Intel June 2000  \u2013  September 2004  (4 years 4 months) * Engineering Lead for a small team responsible for architecture, design, and implementation of Intel Desktop Control Center, versions 1.1 and 1.2. \n* Interfaced with various types of hardware devices (clocks, flash memory, chipsets, and thermal/fan controllers) over multiple different buses. \n* Responsible for Graphical User Interface architecture, design, and implementation of Intel Desktop Control Center, version 1.0. \n* Responsible for selecting, modifying, and maintaining all open-source software used in the application. \n* Architected, designed, and implemented an OS-to-BIOS and BIOS-to-OS communications software stack. \n* Previous responsibilities included customization of product BIOS for customers such as Dell, IBM, and internal sales teams; communication of BIOS schedule and status to multi-disciplined teams; and feature implementation for cross-product usage (including clock programming, ACPI, SMBIOS, FLASH, and various processor techs). Software/BIOS Engineer Intel June 2000  \u2013  September 2004  (4 years 4 months) * Engineering Lead for a small team responsible for architecture, design, and implementation of Intel Desktop Control Center, versions 1.1 and 1.2. \n* Interfaced with various types of hardware devices (clocks, flash memory, chipsets, and thermal/fan controllers) over multiple different buses. \n* Responsible for Graphical User Interface architecture, design, and implementation of Intel Desktop Control Center, version 1.0. \n* Responsible for selecting, modifying, and maintaining all open-source software used in the application. \n* Architected, designed, and implemented an OS-to-BIOS and BIOS-to-OS communications software stack. \n* Previous responsibilities included customization of product BIOS for customers such as Dell, IBM, and internal sales teams; communication of BIOS schedule and status to multi-disciplined teams; and feature implementation for cross-product usage (including clock programming, ACPI, SMBIOS, FLASH, and various processor techs). Skills Processors Intel Computer Architecture Firmware Debugging Bios Device Drivers X86 Software Engineering C PCIe x86 Assembly Embedded Software Hardware Embedded Systems Microprocessors USB C++ SoC Operating Systems I2C System Architecture Architecture Programming Hardware Architecture Integration Mobile Devices SPI Power Management Platform Architecture UEFI ACPI Security Architecture Systems Engineering Intellectual Property See 20+ \u00a0 \u00a0 See less Skills  Processors Intel Computer Architecture Firmware Debugging Bios Device Drivers X86 Software Engineering C PCIe x86 Assembly Embedded Software Hardware Embedded Systems Microprocessors USB C++ SoC Operating Systems I2C System Architecture Architecture Programming Hardware Architecture Integration Mobile Devices SPI Power Management Platform Architecture UEFI ACPI Security Architecture Systems Engineering Intellectual Property See 20+ \u00a0 \u00a0 See less Processors Intel Computer Architecture Firmware Debugging Bios Device Drivers X86 Software Engineering C PCIe x86 Assembly Embedded Software Hardware Embedded Systems Microprocessors USB C++ SoC Operating Systems I2C System Architecture Architecture Programming Hardware Architecture Integration Mobile Devices SPI Power Management Platform Architecture UEFI ACPI Security Architecture Systems Engineering Intellectual Property See 20+ \u00a0 \u00a0 See less Processors Intel Computer Architecture Firmware Debugging Bios Device Drivers X86 Software Engineering C PCIe x86 Assembly Embedded Software Hardware Embedded Systems Microprocessors USB C++ SoC Operating Systems I2C System Architecture Architecture Programming Hardware Architecture Integration Mobile Devices SPI Power Management Platform Architecture UEFI ACPI Security Architecture Systems Engineering Intellectual Property See 20+ \u00a0 \u00a0 See less Education Portland State University Masters,  Software Engineering 2003  \u2013 2007 Activities and Societies:\u00a0 Tau Beta Pi Portland State University BS,  Computer Engineering 1996  \u2013 2000 President of Tau Beta Pi honor society (1999-2000) Activities and Societies:\u00a0 Tau Beta Pi Portland State University Masters,  Software Engineering 2003  \u2013 2007 Activities and Societies:\u00a0 Tau Beta Pi Portland State University Masters,  Software Engineering 2003  \u2013 2007 Activities and Societies:\u00a0 Tau Beta Pi Portland State University Masters,  Software Engineering 2003  \u2013 2007 Activities and Societies:\u00a0 Tau Beta Pi Portland State University BS,  Computer Engineering 1996  \u2013 2000 President of Tau Beta Pi honor society (1999-2000) Activities and Societies:\u00a0 Tau Beta Pi Portland State University BS,  Computer Engineering 1996  \u2013 2000 President of Tau Beta Pi honor society (1999-2000) Activities and Societies:\u00a0 Tau Beta Pi Portland State University BS,  Computer Engineering 1996  \u2013 2000 President of Tau Beta Pi honor society (1999-2000) Activities and Societies:\u00a0 Tau Beta Pi Honors & Awards Intel Achievement Award Intel Corporation February 2014 This is the highest level award that is given out by Intel. It was specifically for architecture and deployment of a converged power management framework that can be shared across all of Intel's CPU lines. Intel Achievement Award Intel Corporation February 2014 This is the highest level award that is given out by Intel. It was specifically for architecture and deployment of a converged power management framework that can be shared across all of Intel's CPU lines. Intel Achievement Award Intel Corporation February 2014 This is the highest level award that is given out by Intel. It was specifically for architecture and deployment of a converged power management framework that can be shared across all of Intel's CPU lines. Intel Achievement Award Intel Corporation February 2014 This is the highest level award that is given out by Intel. It was specifically for architecture and deployment of a converged power management framework that can be shared across all of Intel's CPU lines. ", "Languages Hindi, Bangla Hindi, Bangla Hindi, Bangla Skills SoC Computer Architecture Processors Functional Verification Intel Microprocessors Emulation Debugging Hardware Architecture Embedded Systems C Assembler Python Skills  SoC Computer Architecture Processors Functional Verification Intel Microprocessors Emulation Debugging Hardware Architecture Embedded Systems C Assembler Python SoC Computer Architecture Processors Functional Verification Intel Microprocessors Emulation Debugging Hardware Architecture Embedded Systems C Assembler Python SoC Computer Architecture Processors Functional Verification Intel Microprocessors Emulation Debugging Hardware Architecture Embedded Systems C Assembler Python "]}