// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version"

// DATE "11/13/2016 02:01:48"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module final_project (
	CLOCK_50_I,
	PUSH_BUTTON_I,
	SWITCH_I,
	SEVEN_SEGMENT_N_O_0_0,
	SEVEN_SEGMENT_N_O_0_1,
	SEVEN_SEGMENT_N_O_0_2,
	SEVEN_SEGMENT_N_O_0_3,
	SEVEN_SEGMENT_N_O_0_4,
	SEVEN_SEGMENT_N_O_0_5,
	SEVEN_SEGMENT_N_O_0_6,
	SEVEN_SEGMENT_N_O_1_0,
	SEVEN_SEGMENT_N_O_1_1,
	SEVEN_SEGMENT_N_O_1_2,
	SEVEN_SEGMENT_N_O_1_3,
	SEVEN_SEGMENT_N_O_1_4,
	SEVEN_SEGMENT_N_O_1_5,
	SEVEN_SEGMENT_N_O_1_6,
	SEVEN_SEGMENT_N_O_2_0,
	SEVEN_SEGMENT_N_O_2_1,
	SEVEN_SEGMENT_N_O_2_2,
	SEVEN_SEGMENT_N_O_2_3,
	SEVEN_SEGMENT_N_O_2_4,
	SEVEN_SEGMENT_N_O_2_5,
	SEVEN_SEGMENT_N_O_2_6,
	SEVEN_SEGMENT_N_O_3_0,
	SEVEN_SEGMENT_N_O_3_1,
	SEVEN_SEGMENT_N_O_3_2,
	SEVEN_SEGMENT_N_O_3_3,
	SEVEN_SEGMENT_N_O_3_4,
	SEVEN_SEGMENT_N_O_3_5,
	SEVEN_SEGMENT_N_O_3_6,
	SEVEN_SEGMENT_N_O_4_0,
	SEVEN_SEGMENT_N_O_4_1,
	SEVEN_SEGMENT_N_O_4_2,
	SEVEN_SEGMENT_N_O_4_3,
	SEVEN_SEGMENT_N_O_4_4,
	SEVEN_SEGMENT_N_O_4_5,
	SEVEN_SEGMENT_N_O_4_6,
	SEVEN_SEGMENT_N_O_5_0,
	SEVEN_SEGMENT_N_O_5_1,
	SEVEN_SEGMENT_N_O_5_2,
	SEVEN_SEGMENT_N_O_5_3,
	SEVEN_SEGMENT_N_O_5_4,
	SEVEN_SEGMENT_N_O_5_5,
	SEVEN_SEGMENT_N_O_5_6,
	SEVEN_SEGMENT_N_O_6_0,
	SEVEN_SEGMENT_N_O_6_1,
	SEVEN_SEGMENT_N_O_6_2,
	SEVEN_SEGMENT_N_O_6_3,
	SEVEN_SEGMENT_N_O_6_4,
	SEVEN_SEGMENT_N_O_6_5,
	SEVEN_SEGMENT_N_O_6_6,
	SEVEN_SEGMENT_N_O_7_0,
	SEVEN_SEGMENT_N_O_7_1,
	SEVEN_SEGMENT_N_O_7_2,
	SEVEN_SEGMENT_N_O_7_3,
	SEVEN_SEGMENT_N_O_7_4,
	SEVEN_SEGMENT_N_O_7_5,
	SEVEN_SEGMENT_N_O_7_6,
	LED_GREEN_O,
	VGA_CLOCK_O,
	VGA_HSYNC_O,
	VGA_VSYNC_O,
	VGA_BLANK_O,
	VGA_SYNC_O,
	VGA_RED_O,
	VGA_GREEN_O,
	VGA_BLUE_O,
	SRAM_DATA_IO,
	SRAM_ADDRESS_O,
	SRAM_UB_N_O,
	SRAM_LB_N_O,
	SRAM_WE_N_O,
	SRAM_CE_N_O,
	SRAM_OE_N_O,
	UART_RX_I,
	UART_TX_O);
input 	CLOCK_50_I;
input 	[3:0] PUSH_BUTTON_I;
input 	[17:0] SWITCH_I;
output 	SEVEN_SEGMENT_N_O_0_0;
output 	SEVEN_SEGMENT_N_O_0_1;
output 	SEVEN_SEGMENT_N_O_0_2;
output 	SEVEN_SEGMENT_N_O_0_3;
output 	SEVEN_SEGMENT_N_O_0_4;
output 	SEVEN_SEGMENT_N_O_0_5;
output 	SEVEN_SEGMENT_N_O_0_6;
output 	SEVEN_SEGMENT_N_O_1_0;
output 	SEVEN_SEGMENT_N_O_1_1;
output 	SEVEN_SEGMENT_N_O_1_2;
output 	SEVEN_SEGMENT_N_O_1_3;
output 	SEVEN_SEGMENT_N_O_1_4;
output 	SEVEN_SEGMENT_N_O_1_5;
output 	SEVEN_SEGMENT_N_O_1_6;
output 	SEVEN_SEGMENT_N_O_2_0;
output 	SEVEN_SEGMENT_N_O_2_1;
output 	SEVEN_SEGMENT_N_O_2_2;
output 	SEVEN_SEGMENT_N_O_2_3;
output 	SEVEN_SEGMENT_N_O_2_4;
output 	SEVEN_SEGMENT_N_O_2_5;
output 	SEVEN_SEGMENT_N_O_2_6;
output 	SEVEN_SEGMENT_N_O_3_0;
output 	SEVEN_SEGMENT_N_O_3_1;
output 	SEVEN_SEGMENT_N_O_3_2;
output 	SEVEN_SEGMENT_N_O_3_3;
output 	SEVEN_SEGMENT_N_O_3_4;
output 	SEVEN_SEGMENT_N_O_3_5;
output 	SEVEN_SEGMENT_N_O_3_6;
output 	SEVEN_SEGMENT_N_O_4_0;
output 	SEVEN_SEGMENT_N_O_4_1;
output 	SEVEN_SEGMENT_N_O_4_2;
output 	SEVEN_SEGMENT_N_O_4_3;
output 	SEVEN_SEGMENT_N_O_4_4;
output 	SEVEN_SEGMENT_N_O_4_5;
output 	SEVEN_SEGMENT_N_O_4_6;
output 	SEVEN_SEGMENT_N_O_5_0;
output 	SEVEN_SEGMENT_N_O_5_1;
output 	SEVEN_SEGMENT_N_O_5_2;
output 	SEVEN_SEGMENT_N_O_5_3;
output 	SEVEN_SEGMENT_N_O_5_4;
output 	SEVEN_SEGMENT_N_O_5_5;
output 	SEVEN_SEGMENT_N_O_5_6;
output 	SEVEN_SEGMENT_N_O_6_0;
output 	SEVEN_SEGMENT_N_O_6_1;
output 	SEVEN_SEGMENT_N_O_6_2;
output 	SEVEN_SEGMENT_N_O_6_3;
output 	SEVEN_SEGMENT_N_O_6_4;
output 	SEVEN_SEGMENT_N_O_6_5;
output 	SEVEN_SEGMENT_N_O_6_6;
output 	SEVEN_SEGMENT_N_O_7_0;
output 	SEVEN_SEGMENT_N_O_7_1;
output 	SEVEN_SEGMENT_N_O_7_2;
output 	SEVEN_SEGMENT_N_O_7_3;
output 	SEVEN_SEGMENT_N_O_7_4;
output 	SEVEN_SEGMENT_N_O_7_5;
output 	SEVEN_SEGMENT_N_O_7_6;
output 	[8:0] LED_GREEN_O;
output 	VGA_CLOCK_O;
output 	VGA_HSYNC_O;
output 	VGA_VSYNC_O;
output 	VGA_BLANK_O;
output 	VGA_SYNC_O;
output 	[9:0] VGA_RED_O;
output 	[9:0] VGA_GREEN_O;
output 	[9:0] VGA_BLUE_O;
inout 	[15:0] SRAM_DATA_IO;
output 	[17:0] SRAM_ADDRESS_O;
output 	SRAM_UB_N_O;
output 	SRAM_LB_N_O;
output 	SRAM_WE_N_O;
output 	SRAM_CE_N_O;
output 	SRAM_OE_N_O;
input 	UART_RX_I;
output 	UART_TX_O;

// Design Ports Information
// SRAM_DATA_IO[0]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[1]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[2]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[3]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[4]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[7]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[8]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[9]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[10]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[11]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[12]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[13]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[14]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[15]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PUSH_BUTTON_I[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PUSH_BUTTON_I[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PUSH_BUTTON_I[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[0][0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[0][1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[0][2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[0][3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[0][4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[0][5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[0][6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_CLOCK_O	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_HSYNC_O	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VSYNC_O	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLANK_O	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_SYNC_O	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[9]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[0]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[2]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[3]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[4]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[5]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[6]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[7]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[8]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[9]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[10]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[11]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[12]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[14]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[16]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[17]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_UB_N_O	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_LB_N_O	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_WE_N_O	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_CE_N_O	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_OE_N_O	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// UART_TX_O	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SWITCH_I[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50_I	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UART_RX_I	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PUSH_BUTTON_I[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("final_project_v_fast.sdo");
// synopsys translate_on

wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK1 ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK2 ;
wire \VGA_unit|VGA_unit|Add1~12_combout ;
wire \VGA_unit|Add1~2_combout ;
wire \UART_unit|Add1~0_combout ;
wire \UART_unit|Add1~4_combout ;
wire \UART_unit|Add1~8_combout ;
wire \UART_unit|Add1~11_combout ;
wire \VGA_unit|Add1~18_combout ;
wire \UART_unit|Add1~29_combout ;
wire \VGA_unit|Add1~24_combout ;
wire \UART_unit|Add1~32_combout ;
wire \VGA_unit|Add1~26_combout ;
wire \VGA_unit|Add1~28_combout ;
wire \VGA_unit|VGA_unit|H_Cont[3]~16_combout ;
wire \UART_timer[0]~26_combout ;
wire \UART_timer[2]~30_combout ;
wire \UART_timer[3]~32_combout ;
wire \UART_timer[5]~36_combout ;
wire \UART_timer[7]~40_combout ;
wire \UART_timer[9]~44_combout ;
wire \UART_timer[16]~58_combout ;
wire \UART_timer[21]~68_combout ;
wire \UART_timer[23]~72_combout ;
wire \UART_unit|UART_RX|clock_count[3]~19_combout ;
wire \PB_unit|clock_1kHz_div_count[0]~17 ;
wire \PB_unit|clock_1kHz_div_count[0]~16_combout ;
wire \PB_unit|clock_1kHz_div_count[1]~19 ;
wire \PB_unit|clock_1kHz_div_count[1]~18_combout ;
wire \PB_unit|clock_1kHz_div_count[2]~21 ;
wire \PB_unit|clock_1kHz_div_count[2]~20_combout ;
wire \PB_unit|clock_1kHz_div_count[3]~23 ;
wire \PB_unit|clock_1kHz_div_count[3]~22_combout ;
wire \PB_unit|clock_1kHz_div_count[4]~25 ;
wire \PB_unit|clock_1kHz_div_count[4]~24_combout ;
wire \PB_unit|clock_1kHz_div_count[5]~27 ;
wire \PB_unit|clock_1kHz_div_count[5]~26_combout ;
wire \PB_unit|clock_1kHz_div_count[6]~29 ;
wire \PB_unit|clock_1kHz_div_count[6]~28_combout ;
wire \PB_unit|clock_1kHz_div_count[7]~31 ;
wire \PB_unit|clock_1kHz_div_count[7]~30_combout ;
wire \PB_unit|clock_1kHz_div_count[8]~33 ;
wire \PB_unit|clock_1kHz_div_count[8]~32_combout ;
wire \PB_unit|clock_1kHz_div_count[9]~35 ;
wire \PB_unit|clock_1kHz_div_count[9]~34_combout ;
wire \PB_unit|clock_1kHz_div_count[10]~37 ;
wire \PB_unit|clock_1kHz_div_count[10]~36_combout ;
wire \PB_unit|clock_1kHz_div_count[11]~39 ;
wire \PB_unit|clock_1kHz_div_count[11]~38_combout ;
wire \PB_unit|clock_1kHz_div_count[12]~41 ;
wire \PB_unit|clock_1kHz_div_count[12]~40_combout ;
wire \PB_unit|clock_1kHz_div_count[13]~43 ;
wire \PB_unit|clock_1kHz_div_count[13]~42_combout ;
wire \PB_unit|clock_1kHz_div_count[14]~45 ;
wire \PB_unit|clock_1kHz_div_count[14]~44_combout ;
wire \PB_unit|clock_1kHz_div_count[15]~46_combout ;
wire \VGA_unit|Equal1~0_combout ;
wire \VGA_unit|Equal0~22_combout ;
wire \VGA_unit|always0~0_combout ;
wire \VGA_unit|always0~1_combout ;
wire \UART_unit|LessThan1~3_combout ;
wire \always0~0_combout ;
wire \always0~1_combout ;
wire \always0~2_combout ;
wire \always0~3_combout ;
wire \always0~4_combout ;
wire \always0~6_combout ;
wire \Equal1~3_combout ;
wire \Selector3~0_combout ;
wire \UART_unit|UART_RX|Equal2~1_combout ;
wire \UART_unit|SRAM_we_n~0_combout ;
wire \Selector0~0_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ;
wire \VGA_unit|VGA_unit|LessThan7~0_combout ;
wire \VGA_unit|Add1~36_combout ;
wire \VGA_unit|VGA_SRAM_state~18_combout ;
wire \VGA_unit|VGA_SRAM_state~21_combout ;
wire \VGA_unit|VGA_SRAM_state~23_combout ;
wire \VGA_unit|Equal0~23_combout ;
wire \VGA_unit|VGA_unit|LessThan0~0_combout ;
wire \VGA_unit|VGA_unit|LessThan0~1_combout ;
wire \UART_unit|UART_RX|Frame_error[0]~14_combout ;
wire \PB_unit|debounce_shift_reg[0][9]~regout ;
wire \PB_unit|debounce_shift_reg[0][8]~regout ;
wire \PB_unit|debounce_shift_reg[0][7]~regout ;
wire \PB_unit|debounce_shift_reg[0][6]~regout ;
wire \PB_unit|WideOr0~0_combout ;
wire \PB_unit|debounce_shift_reg[0][5]~regout ;
wire \PB_unit|debounce_shift_reg[0][4]~regout ;
wire \PB_unit|debounce_shift_reg[0][3]~regout ;
wire \PB_unit|debounce_shift_reg[0][2]~regout ;
wire \PB_unit|WideOr0~1_combout ;
wire \PB_unit|debounce_shift_reg[0][1]~regout ;
wire \PB_unit|debounce_shift_reg[0][0]~regout ;
wire \PB_unit|WideOr0~2_combout ;
wire \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ;
wire \UART_unit|UART_RX|Selector0~2_combout ;
wire \UART_unit|UART_RX|RXC_state~12_combout ;
wire \VGA_unit|always0~4_combout ;
wire \VGA_unit|always0~5_combout ;
wire \VGA_unit|always0~7_combout ;
wire \VGA_unit|VGA_blue[3]~4_combout ;
wire \VGA_unit|VGA_blue[3]~5_combout ;
wire \VGA_unit|VGA_blue[3]~6_combout ;
wire \VGA_unit|VGA_sram_data[1][3]~regout ;
wire \VGA_unit|VGA_sram_data[2][11]~regout ;
wire \VGA_unit|VGA_red~9_combout ;
wire \VGA_unit|VGA_sram_data[1][5]~regout ;
wire \VGA_unit|VGA_sram_data[2][13]~regout ;
wire \VGA_unit|VGA_red~15_combout ;
wire \VGA_unit|VGA_red~16_combout ;
wire \VGA_unit|VGA_sram_data[1][6]~regout ;
wire \VGA_unit|VGA_sram_data[2][14]~regout ;
wire \VGA_unit|VGA_red~18_combout ;
wire \VGA_unit|VGA_red~19_combout ;
wire \VGA_unit|VGA_red~20_combout ;
wire \VGA_unit|VGA_sram_data[1][7]~regout ;
wire \VGA_unit|VGA_sram_data[2][15]~regout ;
wire \VGA_unit|VGA_red~21_combout ;
wire \VGA_unit|VGA_red~22_combout ;
wire \VGA_unit|VGA_red~23_combout ;
wire \VGA_unit|VGA_sram_data[0][8]~regout ;
wire \VGA_unit|VGA_sram_data[2][0]~regout ;
wire \VGA_unit|VGA_green~0_combout ;
wire \VGA_unit|VGA_green~1_combout ;
wire \VGA_unit|VGA_green~2_combout ;
wire \VGA_unit|VGA_sram_data[0][9]~regout ;
wire \VGA_unit|VGA_sram_data[2][1]~regout ;
wire \VGA_unit|VGA_green~3_combout ;
wire \VGA_unit|VGA_green~4_combout ;
wire \VGA_unit|VGA_sram_data[0][10]~regout ;
wire \VGA_unit|VGA_sram_data[2][2]~regout ;
wire \VGA_unit|VGA_green~6_combout ;
wire \VGA_unit|VGA_green~7_combout ;
wire \VGA_unit|VGA_sram_data[0][11]~regout ;
wire \VGA_unit|VGA_sram_data[2][3]~regout ;
wire \VGA_unit|VGA_green~9_combout ;
wire \VGA_unit|VGA_green~10_combout ;
wire \VGA_unit|VGA_sram_data[0][12]~regout ;
wire \VGA_unit|VGA_sram_data[2][4]~regout ;
wire \VGA_unit|VGA_green~12_combout ;
wire \VGA_unit|VGA_green~13_combout ;
wire \VGA_unit|VGA_green~14_combout ;
wire \VGA_unit|VGA_sram_data[0][5]~regout ;
wire \UART_unit|new_line_count[1]~0_combout ;
wire \UART_unit|new_line_count[1]~2_combout ;
wire \PB_unit|clock_1kHz_buf~regout ;
wire \PB_unit|clock_1kHz~regout ;
wire \PB_unit|always3~0_combout ;
wire \UART_unit|UART_RX|Add1~0_combout ;
wire \UART_unit|UART_RX|data_count[2]~2_combout ;
wire \UART_unit|UART_RX|data_count[2]~3_combout ;
wire \UART_unit|UART_RX|data_count[2]~4_combout ;
wire \UART_unit|UART_RX|data_count[1]~5_combout ;
wire \PB_unit|Equal0~0_combout ;
wire \PB_unit|Equal0~1_combout ;
wire \PB_unit|Equal0~2_combout ;
wire \PB_unit|Equal0~3_combout ;
wire \PB_unit|Equal0~4_combout ;
wire \PB_unit|clock_1kHz~0_combout ;
wire \PB_unit|LessThan0~0_combout ;
wire \PB_unit|LessThan0~1_combout ;
wire \PB_unit|LessThan0~2_combout ;
wire \PB_unit|LessThan0~3_combout ;
wire \UART_unit|UART_RX|Selector0~5_combout ;
wire \UART_unit|UART_RX|data_count[0]~6_combout ;
wire \VGA_unit|VGA_blue~36_combout ;
wire \VGA_unit|Equal0~6_combout ;
wire \PB_unit|debounce_shift_reg[0][0]~0_combout ;
wire \VGA_unit|VGA_sram_data[1][3]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[1][6]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][8]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][10]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][11]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][8]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][7]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][4]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][2]~feeder_combout ;
wire \PB_unit|debounce_shift_reg[0][1]~feeder_combout ;
wire \SRAM_DATA_IO[0]~0 ;
wire \SRAM_DATA_IO[1]~1 ;
wire \SRAM_DATA_IO[2]~2 ;
wire \SRAM_DATA_IO[3]~3 ;
wire \SRAM_DATA_IO[4]~4 ;
wire \SRAM_DATA_IO[5]~5 ;
wire \SRAM_DATA_IO[6]~6 ;
wire \SRAM_DATA_IO[7]~7 ;
wire \SRAM_DATA_IO[8]~8 ;
wire \SRAM_DATA_IO[9]~9 ;
wire \SRAM_DATA_IO[10]~10 ;
wire \SRAM_DATA_IO[11]~11 ;
wire \SRAM_DATA_IO[12]~12 ;
wire \SRAM_DATA_IO[13]~13 ;
wire \SRAM_DATA_IO[14]~14 ;
wire \SRAM_DATA_IO[15]~15 ;
wire \CLOCK_50_I~combout ;
wire \CLOCK_50_I~clkctrl_outclk ;
wire \UART_unit|UART_RX|clock_count[0]~11 ;
wire \UART_unit|UART_RX|clock_count[1]~16 ;
wire \UART_unit|UART_RX|clock_count[2]~17_combout ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked ;
wire \resetn~combout ;
wire \resetn~clkctrl_outclk ;
wire \UART_unit|UART_RX|clock_count[1]~15_combout ;
wire \UART_RX_I~combout ;
wire \UART_unit|UART_RX|RX_data_in~regout ;
wire \UART_unit|UART_RX|Selector0~3_combout ;
wire \UART_unit|Selector26~0_combout ;
wire \UART_unit|Selector26~1_combout ;
wire \UART_timer[0]~27 ;
wire \UART_timer[1]~28_combout ;
wire \UART_unit|SRAM_address[1]~0_combout ;
wire \UART_unit|SRAM_we_n~1_combout ;
wire \UART_unit|SRAM_we_n~regout ;
wire \always0~9_combout ;
wire \UART_timer[1]~29 ;
wire \UART_timer[2]~31 ;
wire \UART_timer[3]~33 ;
wire \UART_timer[4]~34_combout ;
wire \UART_timer[4]~35 ;
wire \UART_timer[5]~37 ;
wire \UART_timer[6]~38_combout ;
wire \UART_timer[6]~39 ;
wire \UART_timer[7]~41 ;
wire \UART_timer[8]~42_combout ;
wire \UART_timer[8]~43 ;
wire \UART_timer[9]~45 ;
wire \UART_timer[10]~46_combout ;
wire \UART_timer[10]~47 ;
wire \UART_timer[11]~48_combout ;
wire \UART_timer[11]~49 ;
wire \UART_timer[12]~50_combout ;
wire \UART_timer[12]~51 ;
wire \UART_timer[13]~52_combout ;
wire \UART_timer[13]~53 ;
wire \UART_timer[14]~54_combout ;
wire \UART_timer[14]~55 ;
wire \UART_timer[15]~56_combout ;
wire \UART_timer[15]~57 ;
wire \UART_timer[16]~59 ;
wire \UART_timer[17]~60_combout ;
wire \UART_timer[17]~61 ;
wire \UART_timer[18]~63 ;
wire \UART_timer[19]~65 ;
wire \UART_timer[20]~66_combout ;
wire \UART_timer[20]~67 ;
wire \UART_timer[21]~69 ;
wire \UART_timer[22]~70_combout ;
wire \UART_timer[22]~71 ;
wire \UART_timer[23]~73 ;
wire \UART_timer[24]~74_combout ;
wire \UART_timer[24]~75 ;
wire \UART_timer[25]~76_combout ;
wire \UART_timer[18]~62_combout ;
wire \UART_timer[19]~64_combout ;
wire \always0~5_combout ;
wire \always0~7_combout ;
wire \UART_unit|Add1~1 ;
wire \UART_unit|Add1~3 ;
wire \UART_unit|Add1~5 ;
wire \UART_unit|Add1~6_combout ;
wire \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ;
wire \UART_unit|Add1~34_combout ;
wire \Selector3~1_combout ;
wire \Selector2~0_combout ;
wire \Equal3~0_combout ;
wire \UART_rx_enable~regout ;
wire \UART_unit|SRAM_address[1]~1_combout ;
wire \UART_unit|SRAM_address[1]~2_combout ;
wire \UART_unit|Add1~13_combout ;
wire \UART_unit|Add1~7 ;
wire \UART_unit|Add1~9 ;
wire \UART_unit|Add1~12 ;
wire \UART_unit|Add1~14_combout ;
wire \UART_unit|Add1~16_combout ;
wire \UART_unit|Add1~15 ;
wire \UART_unit|Add1~18 ;
wire \UART_unit|Add1~20_combout ;
wire \UART_unit|Add1~22_combout ;
wire \UART_unit|Add1~21 ;
wire \UART_unit|Add1~23_combout ;
wire \UART_unit|Add1~25_combout ;
wire \UART_unit|Add1~24 ;
wire \UART_unit|Add1~27 ;
wire \UART_unit|Add1~30 ;
wire \UART_unit|Add1~33 ;
wire \UART_unit|Add1~36 ;
wire \UART_unit|Add1~39 ;
wire \UART_unit|Add1~41_combout ;
wire \UART_unit|Add1~43_combout ;
wire \UART_unit|Add1~42 ;
wire \UART_unit|Add1~45 ;
wire \UART_unit|Add1~47_combout ;
wire \UART_unit|Add1~49_combout ;
wire \UART_unit|Add1~38_combout ;
wire \UART_unit|Add1~40_combout ;
wire \UART_unit|LessThan1~0_combout ;
wire \UART_unit|Add1~31_combout ;
wire \UART_unit|Add1~26_combout ;
wire \UART_unit|Add1~28_combout ;
wire \UART_unit|LessThan1~1_combout ;
wire \UART_unit|LessThan1~2_combout ;
wire \UART_unit|LessThan1~4_combout ;
wire \UART_unit|Add1~2_combout ;
wire \UART_unit|Add1~52_combout ;
wire \UART_unit|LessThan1~5_combout ;
wire \UART_unit|Add1~50_combout ;
wire \UART_unit|Add1~10_combout ;
wire \UART_unit|Add1~51_combout ;
wire \Equal1~4_combout ;
wire \Equal1~2_combout ;
wire \Equal1~1_combout ;
wire \Equal1~5_combout ;
wire \UART_unit|Add1~53_combout ;
wire \Equal1~0_combout ;
wire \always0~8_combout ;
wire \Selector1~0_combout ;
wire \UART_rx_initialize~regout ;
wire \UART_unit|UART_rx_unload_data~regout ;
wire \UART_unit|UART_RX|Empty~0_combout ;
wire \UART_unit|UART_RX|Empty~regout ;
wire \UART_unit|UART_SRAM_state~14_combout ;
wire \UART_unit|new_line_count[1]~3_combout ;
wire \UART_unit|UART_RX|Selector22~0_combout ;
wire \UART_unit|UART_RX|data_buffer[7]~0_combout ;
wire \UART_unit|UART_RX|Selector23~0_combout ;
wire \UART_unit|UART_RX|Selector24~0_combout ;
wire \UART_unit|UART_RX|RX_data[7]~0_combout ;
wire \UART_unit|UART_RX|RX_data[6]~feeder_combout ;
wire \UART_unit|new_line_count[1]~1_combout ;
wire \UART_unit|new_line_count[0]~4_combout ;
wire \UART_unit|Add0~0_combout ;
wire \UART_unit|new_line_count[1]~5_combout ;
wire \UART_unit|Equal1~0_combout ;
wire \UART_unit|Selector3~0_combout ;
wire \UART_unit|Selector3~1_combout ;
wire \UART_unit|UART_SRAM_state~15_combout ;
wire \UART_unit|UART_SRAM_state~12_regout ;
wire \UART_unit|UART_SRAM_state~16_combout ;
wire \UART_unit|UART_SRAM_state~13_regout ;
wire \UART_unit|Selector7~2_combout ;
wire \UART_unit|Selector7~3_combout ;
wire \UART_unit|UART_rx_enable~regout ;
wire \UART_unit|UART_RX|Frame_error[0]~6_combout ;
wire \UART_unit|UART_RX|Selector0~4_combout ;
wire \UART_unit|UART_RX|RXC_state~13_combout ;
wire \UART_unit|UART_RX|RXC_state~14_combout ;
wire \UART_unit|UART_RX|RXC_state~9_regout ;
wire \UART_unit|UART_RX|clock_count[0]~13_combout ;
wire \UART_unit|UART_RX|clock_count[0]~14_combout ;
wire \UART_unit|UART_RX|clock_count[5]~23_combout ;
wire \UART_unit|UART_RX|always0~0_combout ;
wire \UART_unit|UART_RX|clock_count[7]~28 ;
wire \UART_unit|UART_RX|clock_count[8]~29_combout ;
wire \UART_unit|UART_RX|always0~1_combout ;
wire \UART_unit|UART_RX|always0~2_combout ;
wire \UART_unit|UART_RX|clock_count[0]~12_combout ;
wire \UART_unit|UART_RX|clock_count[2]~18 ;
wire \UART_unit|UART_RX|clock_count[3]~20 ;
wire \UART_unit|UART_RX|clock_count[4]~21_combout ;
wire \UART_unit|UART_RX|clock_count[4]~22 ;
wire \UART_unit|UART_RX|clock_count[5]~24 ;
wire \UART_unit|UART_RX|clock_count[6]~25_combout ;
wire \UART_unit|UART_RX|clock_count[6]~26 ;
wire \UART_unit|UART_RX|clock_count[7]~27_combout ;
wire \UART_unit|UART_RX|clock_count[0]~10_combout ;
wire \UART_unit|UART_RX|Equal2~0_combout ;
wire \UART_unit|UART_RX|clock_count[8]~30 ;
wire \UART_unit|UART_RX|clock_count[9]~31_combout ;
wire \UART_unit|UART_RX|Equal2~2_combout ;
wire \UART_unit|UART_RX|RXC_state~15_combout ;
wire \UART_unit|UART_RX|RXC_state~8_regout ;
wire \UART_unit|UART_RX|Selector28~0_combout ;
wire \UART_unit|UART_RX|Selector29~0_combout ;
wire \UART_unit|SRAM_write_data~0_combout ;
wire \UART_unit|SRAM_write_data[0]~feeder_combout ;
wire \UART_unit|SRAM_write_data[4]~1_combout ;
wire \SRAM_unit|SRAM_write_data_buf[0]~feeder_combout ;
wire \SRAM_we_n~0_combout ;
wire \SRAM_unit|SRAM_WE_N_O~0_combout ;
wire \SRAM_unit|SRAM_WE_N_O~regout ;
wire \UART_unit|SRAM_write_data~2_combout ;
wire \UART_unit|SRAM_write_data[1]~feeder_combout ;
wire \UART_unit|UART_RX|Selector27~0_combout ;
wire \UART_unit|SRAM_write_data~3_combout ;
wire \UART_unit|SRAM_write_data[2]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[2]~feeder_combout ;
wire \UART_unit|UART_RX|Selector25~0_combout ;
wire \UART_unit|UART_RX|Selector26~0_combout ;
wire \UART_unit|UART_RX|RX_data[3]~feeder_combout ;
wire \UART_unit|SRAM_write_data~4_combout ;
wire \UART_unit|SRAM_write_data[3]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[3]~feeder_combout ;
wire \UART_unit|UART_RX|RX_data[4]~feeder_combout ;
wire \UART_unit|SRAM_write_data~5_combout ;
wire \UART_unit|SRAM_write_data[4]~feeder_combout ;
wire \UART_unit|SRAM_write_data~6_combout ;
wire \SRAM_unit|SRAM_write_data_buf[5]~feeder_combout ;
wire \UART_unit|SRAM_write_data~7_combout ;
wire \UART_unit|SRAM_write_data~8_combout ;
wire \SRAM_unit|SRAM_write_data_buf[7]~feeder_combout ;
wire \UART_unit|UART_SRAM_state~17_combout ;
wire \UART_unit|UART_SRAM_state~18_combout ;
wire \UART_unit|UART_SRAM_state~11_regout ;
wire \UART_unit|SRAM_write_data[10]~9_combout ;
wire \SRAM_unit|SRAM_write_data_buf[8]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[9]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[11]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[13]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[14]~feeder_combout ;
wire \SRAM_unit|SRAM_write_data_buf[15]~feeder_combout ;
wire \Selector0~1_combout ;
wire \VGA_enable~regout ;
wire \VGA_unit|VGA_SRAM_state~26_combout ;
wire \VGA_unit|VGA_unit|H_Cont[0]~10_combout ;
wire \VGA_unit|VGA_unit|H_Cont[7]~25 ;
wire \VGA_unit|VGA_unit|H_Cont[8]~27 ;
wire \VGA_unit|VGA_unit|H_Cont[9]~28_combout ;
wire \VGA_unit|VGA_unit|counter_enable~0_combout ;
wire \VGA_unit|VGA_unit|counter_enable~regout ;
wire \VGA_unit|VGA_unit|H_Cont[8]~26_combout ;
wire \VGA_unit|VGA_unit|H_Cont[5]~20_combout ;
wire \VGA_unit|VGA_unit|LessThan0~2_combout ;
wire \VGA_unit|VGA_unit|H_Cont[0]~11 ;
wire \VGA_unit|VGA_unit|H_Cont[1]~13 ;
wire \VGA_unit|VGA_unit|H_Cont[2]~14_combout ;
wire \VGA_unit|VGA_unit|H_Cont[2]~15 ;
wire \VGA_unit|VGA_unit|H_Cont[3]~17 ;
wire \VGA_unit|VGA_unit|H_Cont[4]~19 ;
wire \VGA_unit|VGA_unit|H_Cont[5]~21 ;
wire \VGA_unit|VGA_unit|H_Cont[6]~23 ;
wire \VGA_unit|VGA_unit|H_Cont[7]~24_combout ;
wire \VGA_unit|VGA_unit|H_Cont[6]~22_combout ;
wire \VGA_unit|VGA_unit|H_Cont[4]~18_combout ;
wire \VGA_unit|LessThan2~0_combout ;
wire \VGA_unit|Equal0~3_combout ;
wire \VGA_unit|Equal0~24_combout ;
wire \VGA_unit|VGA_unit|V_Cont[0]~11 ;
wire \VGA_unit|VGA_unit|V_Cont[1]~12_combout ;
wire \VGA_unit|VGA_unit|V_Cont[7]~25 ;
wire \VGA_unit|VGA_unit|V_Cont[8]~26_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ;
wire \VGA_unit|VGA_unit|LessThan2~0_combout ;
wire \VGA_unit|VGA_unit|V_Cont[8]~27 ;
wire \VGA_unit|VGA_unit|V_Cont[9]~28_combout ;
wire \VGA_unit|VGA_unit|V_Cont[2]~14_combout ;
wire \VGA_unit|VGA_unit|V_Cont[0]~10_combout ;
wire \VGA_unit|VGA_unit|LessThan2~1_combout ;
wire \VGA_unit|VGA_unit|LessThan2~2_combout ;
wire \VGA_unit|VGA_unit|V_Cont[1]~13 ;
wire \VGA_unit|VGA_unit|V_Cont[2]~15 ;
wire \VGA_unit|VGA_unit|V_Cont[3]~17 ;
wire \VGA_unit|VGA_unit|V_Cont[4]~18_combout ;
wire \VGA_unit|VGA_unit|V_Cont[4]~19 ;
wire \VGA_unit|VGA_unit|V_Cont[5]~21 ;
wire \VGA_unit|VGA_unit|V_Cont[6]~22_combout ;
wire \VGA_unit|VGA_unit|V_Cont[6]~23 ;
wire \VGA_unit|VGA_unit|V_Cont[7]~24_combout ;
wire \VGA_unit|VGA_unit|V_Cont[3]~16_combout ;
wire \VGA_unit|VGA_unit|Add1~1 ;
wire \VGA_unit|VGA_unit|Add1~3 ;
wire \VGA_unit|VGA_unit|Add1~5 ;
wire \VGA_unit|VGA_unit|Add1~7 ;
wire \VGA_unit|VGA_unit|Add1~9 ;
wire \VGA_unit|VGA_unit|Add1~11 ;
wire \VGA_unit|VGA_unit|Add1~13 ;
wire \VGA_unit|VGA_unit|Add1~14_combout ;
wire \VGA_unit|VGA_unit|Add1~15 ;
wire \VGA_unit|VGA_unit|Add1~17 ;
wire \VGA_unit|VGA_unit|Add1~18_combout ;
wire \VGA_unit|VGA_unit|Add1~16_combout ;
wire \VGA_unit|always0~2_combout ;
wire \VGA_unit|VGA_SRAM_state~19_combout ;
wire \VGA_unit|VGA_SRAM_state~20_combout ;
wire \VGA_unit|VGA_SRAM_state~14_regout ;
wire \VGA_unit|VGA_SRAM_state~22_combout ;
wire \VGA_unit|VGA_SRAM_state~17_regout ;
wire \VGA_unit|VGA_SRAM_state~24_combout ;
wire \VGA_unit|VGA_unit|H_Cont[1]~12_combout ;
wire \VGA_unit|VGA_unit|Add0~3_combout ;
wire \VGA_unit|VGA_unit|Add0~0_combout ;
wire \VGA_unit|VGA_unit|Add0~2_combout ;
wire \VGA_unit|LessThan2~1_combout ;
wire \VGA_unit|VGA_SRAM_state~25_combout ;
wire \VGA_unit|VGA_SRAM_state~27_combout ;
wire \VGA_unit|VGA_SRAM_state~15_regout ;
wire \VGA_unit|VGA_SRAM_state~28_combout ;
wire \VGA_unit|VGA_SRAM_state~29_combout ;
wire \VGA_unit|VGA_SRAM_state~16_regout ;
wire \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ;
wire \VGA_unit|Add1~0_combout ;
wire \VGA_unit|Add1~37_combout ;
wire \VGA_unit|SRAM_address[4]~0_combout ;
wire \VGA_unit|VGA_unit|Add1~0_combout ;
wire \VGA_unit|VGA_unit|Add1~2_combout ;
wire \VGA_unit|Equal3~0_combout ;
wire \VGA_unit|VGA_unit|Add1~4_combout ;
wire \VGA_unit|Equal1~1_combout ;
wire \VGA_unit|SRAM_address[1]~2_combout ;
wire \VGA_unit|Add1~1 ;
wire \VGA_unit|Add1~3 ;
wire \VGA_unit|Add1~5 ;
wire \VGA_unit|Add1~6_combout ;
wire \VGA_unit|Add0~1 ;
wire \VGA_unit|Add0~2_combout ;
wire \VGA_unit|Selector14~0_combout ;
wire \VGA_unit|SRAM_address[4]~1_combout ;
wire \VGA_unit|Add0~3 ;
wire \VGA_unit|Add0~4_combout ;
wire \VGA_unit|Add1~7 ;
wire \VGA_unit|Add1~8_combout ;
wire \VGA_unit|Selector13~0_combout ;
wire \SRAM_address[4]~0_combout ;
wire \VGA_unit|Add1~9 ;
wire \VGA_unit|Add1~10_combout ;
wire \VGA_unit|Add0~5 ;
wire \VGA_unit|Add0~6_combout ;
wire \VGA_unit|Selector12~0_combout ;
wire \VGA_unit|Add0~7 ;
wire \VGA_unit|Add0~9 ;
wire \VGA_unit|Add0~10_combout ;
wire \VGA_unit|Add1~11 ;
wire \VGA_unit|Add1~13 ;
wire \VGA_unit|Add1~14_combout ;
wire \VGA_unit|Selector10~0_combout ;
wire \UART_unit|Add1~17_combout ;
wire \UART_unit|Add1~19_combout ;
wire \SRAM_address[7]~3_combout ;
wire \VGA_unit|Add0~8_combout ;
wire \VGA_unit|Add1~12_combout ;
wire \VGA_unit|Selector11~0_combout ;
wire \SRAM_address[6]~2_combout ;
wire \SRAM_address[5]~1_combout ;
wire \unit0|WideOr6~0_combout ;
wire \unit0|WideOr5~0_combout ;
wire \unit0|WideOr4~0_combout ;
wire \unit0|WideOr3~0_combout ;
wire \unit0|WideOr2~0_combout ;
wire \unit0|WideOr1~0_combout ;
wire \unit0|WideOr0~0_combout ;
wire \VGA_unit|Add0~11 ;
wire \VGA_unit|Add0~12_combout ;
wire \VGA_unit|Add1~15 ;
wire \VGA_unit|Add1~16_combout ;
wire \VGA_unit|Selector9~0_combout ;
wire \VGA_unit|Add0~13 ;
wire \VGA_unit|Add0~14_combout ;
wire \VGA_unit|Selector8~0_combout ;
wire \SRAM_address[9]~5_combout ;
wire \VGA_unit|Add1~17 ;
wire \VGA_unit|Add1~19 ;
wire \VGA_unit|Add1~20_combout ;
wire \VGA_unit|Add0~15 ;
wire \VGA_unit|Add0~16_combout ;
wire \VGA_unit|Selector7~0_combout ;
wire \SRAM_address[10]~6_combout ;
wire \SRAM_address[8]~4_combout ;
wire \VGA_unit|Add0~17 ;
wire \VGA_unit|Add0~18_combout ;
wire \VGA_unit|Add1~21 ;
wire \VGA_unit|Add1~22_combout ;
wire \VGA_unit|Selector6~0_combout ;
wire \SRAM_address[11]~7_combout ;
wire \unit1|WideOr6~0_combout ;
wire \unit1|WideOr5~0_combout ;
wire \unit1|WideOr4~0_combout ;
wire \unit1|WideOr3~0_combout ;
wire \unit1|WideOr2~0_combout ;
wire \unit1|WideOr1~0_combout ;
wire \unit1|WideOr0~0_combout ;
wire \UART_unit|Add1~35_combout ;
wire \UART_unit|Add1~37_combout ;
wire \VGA_unit|Add0~19 ;
wire \VGA_unit|Add0~20_combout ;
wire \VGA_unit|Selector5~0_combout ;
wire \VGA_unit|Add0~21 ;
wire \VGA_unit|Add0~22_combout ;
wire \VGA_unit|Selector4~0_combout ;
wire \SRAM_address[13]~9_combout ;
wire \SRAM_address[12]~8_combout ;
wire \VGA_unit|Add0~23 ;
wire \VGA_unit|Add0~25 ;
wire \VGA_unit|Add0~26_combout ;
wire \VGA_unit|Add1~23 ;
wire \VGA_unit|Add1~25 ;
wire \VGA_unit|Add1~27 ;
wire \VGA_unit|Add1~29 ;
wire \VGA_unit|Add1~30_combout ;
wire \VGA_unit|Selector2~0_combout ;
wire \SRAM_address[15]~11_combout ;
wire \VGA_unit|Add0~24_combout ;
wire \VGA_unit|Selector3~0_combout ;
wire \SRAM_address[14]~10_combout ;
wire \unit2|WideOr6~0_combout ;
wire \unit2|WideOr5~0_combout ;
wire \unit2|WideOr4~0_combout ;
wire \unit2|WideOr3~0_combout ;
wire \unit2|WideOr2~0_combout ;
wire \unit2|WideOr1~0_combout ;
wire \unit2|WideOr0~0_combout ;
wire \VGA_unit|Add1~31 ;
wire \VGA_unit|Add1~33 ;
wire \VGA_unit|Add1~34_combout ;
wire \VGA_unit|Add1~32_combout ;
wire \VGA_unit|Add0~27 ;
wire \VGA_unit|Add0~28_combout ;
wire \VGA_unit|Selector1~0_combout ;
wire \VGA_unit|Add0~29 ;
wire \VGA_unit|Add0~30_combout ;
wire \VGA_unit|Selector0~0_combout ;
wire \SRAM_address[17]~13_combout ;
wire \UART_unit|Add1~44_combout ;
wire \UART_unit|Add1~46_combout ;
wire \SRAM_address[16]~12_combout ;
wire \unit3|Decoder0~0_combout ;
wire \unit3|Decoder0~1_combout ;
wire \unit3|Decoder0~2_combout ;
wire \unit4|WideOr6~0_combout ;
wire \unit4|WideOr5~0_combout ;
wire \unit4|WideOr4~0_combout ;
wire \unit4|WideOr3~0_combout ;
wire \unit4|WideOr2~0_combout ;
wire \unit4|WideOr1~0_combout ;
wire \unit4|WideOr0~0_combout ;
wire \unit5|WideOr6~0_combout ;
wire \unit5|WideOr5~0_combout ;
wire \unit5|WideOr4~0_combout ;
wire \unit5|WideOr3~0_combout ;
wire \unit5|WideOr2~0_combout ;
wire \unit5|WideOr1~0_combout ;
wire \unit5|WideOr0~0_combout ;
wire \unit6|WideOr6~0_combout ;
wire \unit6|WideOr5~0_combout ;
wire \unit6|WideOr4~0_combout ;
wire \unit6|WideOr3~0_combout ;
wire \unit6|WideOr2~0_combout ;
wire \unit6|WideOr1~0_combout ;
wire \unit6|WideOr0~0_combout ;
wire \unit7|WideOr6~0_combout ;
wire \unit7|WideOr5~0_combout ;
wire \unit7|WideOr4~0_combout ;
wire \unit7|WideOr3~0_combout ;
wire \unit7|WideOr2~0_combout ;
wire \unit7|WideOr1~0_combout ;
wire \unit7|WideOr0~0_combout ;
wire \UART_unit|UART_RX|Frame_error[0]~4_combout ;
wire \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout ;
wire \UART_unit|UART_RX|Frame_error[0]~7_combout ;
wire \UART_unit|UART_RX|Frame_error[0]~5 ;
wire \UART_unit|UART_RX|Frame_error[1]~8_combout ;
wire \UART_unit|UART_RX|Frame_error[1]~9 ;
wire \UART_unit|UART_RX|Frame_error[2]~10_combout ;
wire \UART_unit|UART_RX|Frame_error[2]~11 ;
wire \UART_unit|UART_RX|Frame_error[3]~12_combout ;
wire \VGA_unit|VGA_unit|LessThan1~0_combout ;
wire \VGA_unit|VGA_unit|oVGA_H_SYNC~regout ;
wire \VGA_unit|VGA_unit|LessThan6~0_combout ;
wire \VGA_unit|VGA_unit|V_Cont[5]~20_combout ;
wire \VGA_unit|VGA_unit|LessThan6~1_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~regout ;
wire \VGA_unit|VGA_unit|oVGA_BLANK~combout ;
wire \VGA_unit|VGA_blue[3]~7_combout ;
wire \VGA_unit|VGA_blue~8_combout ;
wire \VGA_unit|VGA_unit|LessThan4~0_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~0_combout ;
wire \VGA_unit|VGA_unit|LessThan6~3_combout ;
wire \VGA_unit|VGA_unit|LessThan6~2_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~1_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~2_combout ;
wire \VGA_unit|VGA_unit|Add0~1_combout ;
wire \VGA_unit|VGA_unit|Add0~4_combout ;
wire \VGA_unit|Equal2~0_combout ;
wire \VGA_unit|always0~3_combout ;
wire \VGA_unit|always0~6_combout ;
wire \VGA_unit|VGA_sram_data[2][8]~1_combout ;
wire \VGA_unit|VGA_sram_data[2][8]~regout ;
wire \VGA_unit|VGA_SRAM_state~30_combout ;
wire \VGA_unit|VGA_sram_data[1][0]~0_combout ;
wire \VGA_unit|VGA_sram_data[1][0]~regout ;
wire \VGA_unit|VGA_red~0_combout ;
wire \VGA_unit|VGA_blue~9_combout ;
wire \VGA_unit|VGA_red~1_combout ;
wire \VGA_unit|VGA_unit|Add1~8_combout ;
wire \VGA_unit|VGA_unit|Add1~6_combout ;
wire \VGA_unit|Equal4~0_combout ;
wire \VGA_unit|VGA_red~2_combout ;
wire \VGA_unit|VGA_unit|Add1~10_combout ;
wire \VGA_unit|Equal4~1_combout ;
wire \VGA_unit|Equal4~2_combout ;
wire \VGA_unit|VGA_blue[3]~10_combout ;
wire \VGA_unit|Equal3~1_combout ;
wire \VGA_unit|Equal3~2_combout ;
wire \VGA_unit|VGA_blue[3]~11_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~3_combout ;
wire \VGA_unit|VGA_sram_data[1][1]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[1][1]~regout ;
wire \VGA_unit|VGA_sram_data[2][9]~regout ;
wire \VGA_unit|VGA_red~3_combout ;
wire \VGA_unit|VGA_red~4_combout ;
wire \VGA_unit|VGA_red~5_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~4_combout ;
wire \VGA_unit|VGA_sram_data[1][2]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[1][2]~regout ;
wire \VGA_unit|VGA_sram_data[2][10]~regout ;
wire \VGA_unit|VGA_red~6_combout ;
wire \VGA_unit|VGA_red~7_combout ;
wire \VGA_unit|VGA_red~8_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~5_combout ;
wire \VGA_unit|VGA_red~10_combout ;
wire \VGA_unit|VGA_red~11_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~6_combout ;
wire \VGA_unit|VGA_sram_data[1][4]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[1][4]~regout ;
wire \VGA_unit|VGA_sram_data[2][12]~regout ;
wire \VGA_unit|VGA_red~12_combout ;
wire \VGA_unit|VGA_red~13_combout ;
wire \VGA_unit|VGA_red~14_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~7_combout ;
wire \VGA_unit|VGA_red~17_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~8_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~9_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~10_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~0_combout ;
wire \VGA_unit|VGA_green~5_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~1_combout ;
wire \VGA_unit|VGA_green~8_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~2_combout ;
wire \VGA_unit|VGA_green~11_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~3_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~4_combout ;
wire \VGA_unit|VGA_sram_data[0][13]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][8]~2_combout ;
wire \VGA_unit|VGA_sram_data[0][13]~regout ;
wire \VGA_unit|VGA_sram_data[2][5]~regout ;
wire \VGA_unit|VGA_green~15_combout ;
wire \VGA_unit|VGA_green~16_combout ;
wire \VGA_unit|VGA_green~17_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~5_combout ;
wire \VGA_unit|VGA_sram_data[0][14]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][14]~regout ;
wire \VGA_unit|VGA_sram_data[2][6]~regout ;
wire \VGA_unit|VGA_green~18_combout ;
wire \VGA_unit|VGA_green~19_combout ;
wire \VGA_unit|VGA_green~20_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~6_combout ;
wire \VGA_unit|VGA_sram_data[0][15]~regout ;
wire \VGA_unit|VGA_sram_data[2][7]~regout ;
wire \VGA_unit|VGA_green~21_combout ;
wire \VGA_unit|VGA_green~22_combout ;
wire \VGA_unit|VGA_green~23_combout ;
wire \VGA_unit|VGA_unit|oVGA_G~7_combout ;
wire \VGA_unit|VGA_sram_data[0][0]~regout ;
wire \VGA_unit|VGA_sram_data[1][8]~regout ;
wire \VGA_unit|VGA_blue~12_combout ;
wire \VGA_unit|VGA_blue~13_combout ;
wire \VGA_unit|VGA_blue~14_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~0_combout ;
wire \VGA_unit|VGA_sram_data[0][1]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][1]~regout ;
wire \VGA_unit|VGA_sram_data[1][9]~regout ;
wire \VGA_unit|VGA_blue~15_combout ;
wire \VGA_unit|VGA_blue~16_combout ;
wire \VGA_unit|VGA_blue~17_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~1_combout ;
wire \VGA_unit|VGA_sram_data[1][10]~regout ;
wire \VGA_unit|VGA_sram_data[0][2]~regout ;
wire \VGA_unit|VGA_blue~18_combout ;
wire \VGA_unit|VGA_blue~19_combout ;
wire \VGA_unit|VGA_blue~20_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~2_combout ;
wire \VGA_unit|VGA_sram_data[0][3]~regout ;
wire \VGA_unit|VGA_sram_data[1][11]~regout ;
wire \VGA_unit|VGA_blue~21_combout ;
wire \VGA_unit|VGA_blue~22_combout ;
wire \VGA_unit|VGA_blue~23_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~3_combout ;
wire \VGA_unit|VGA_sram_data[0][4]~regout ;
wire \VGA_unit|VGA_sram_data[1][12]~regout ;
wire \VGA_unit|VGA_blue~24_combout ;
wire \VGA_unit|VGA_blue~25_combout ;
wire \VGA_unit|VGA_blue~26_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~4_combout ;
wire \VGA_unit|VGA_sram_data[1][13]~regout ;
wire \VGA_unit|VGA_blue~27_combout ;
wire \VGA_unit|VGA_blue~28_combout ;
wire \VGA_unit|VGA_blue~29_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~5_combout ;
wire \VGA_unit|VGA_sram_data[0][6]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][6]~regout ;
wire \VGA_unit|VGA_sram_data[1][14]~regout ;
wire \VGA_unit|VGA_blue~30_combout ;
wire \VGA_unit|VGA_blue~31_combout ;
wire \VGA_unit|VGA_blue~32_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~6_combout ;
wire \VGA_unit|VGA_sram_data[0][7]~feeder_combout ;
wire \VGA_unit|VGA_sram_data[0][7]~regout ;
wire \VGA_unit|VGA_sram_data[1][15]~regout ;
wire \VGA_unit|VGA_blue~33_combout ;
wire \VGA_unit|VGA_blue~34_combout ;
wire \VGA_unit|VGA_blue~35_combout ;
wire \VGA_unit|VGA_unit|oVGA_B~7_combout ;
wire \SRAM_address[0]~14_combout ;
wire \SRAM_address[1]~15_combout ;
wire \VGA_unit|Add1~4_combout ;
wire \VGA_unit|Add0~0_combout ;
wire \VGA_unit|Selector15~0_combout ;
wire \SRAM_address[2]~16_combout ;
wire \SRAM_address[3]~17_combout ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0 ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk ;
wire \SRAM_unit|SRAM_LB_N_O~0_combout ;
wire \SRAM_unit|SRAM_LB_N_O~regout ;
wire \SRAM_unit|SRAM_CE_N_O~feeder_combout ;
wire \SRAM_unit|SRAM_CE_N_O~regout ;
wire [1:0] top_state;
wire [25:0] UART_timer;
wire [3:0] \PB_unit|push_button_status_buf ;
wire [3:0] \PB_unit|push_button_status ;
wire [15:0] \PB_unit|clock_1kHz_div_count ;
wire [9:0] \VGA_unit|VGA_red ;
wire [9:0] \VGA_unit|VGA_green ;
wire [9:0] \VGA_unit|VGA_blue ;
wire [17:0] \VGA_unit|SRAM_address ;
wire [9:0] \VGA_unit|VGA_unit|oVGA_R ;
wire [9:0] \VGA_unit|VGA_unit|oVGA_G ;
wire [9:0] \VGA_unit|VGA_unit|oVGA_B ;
wire [9:0] \VGA_unit|VGA_unit|V_Cont ;
wire [9:0] \VGA_unit|VGA_unit|H_Cont ;
wire [1:0] \UART_unit|new_line_count ;
wire [15:0] \UART_unit|SRAM_write_data ;
wire [17:0] \UART_unit|SRAM_address ;
wire [2:0] \UART_unit|UART_RX|data_count ;
wire [7:0] \UART_unit|UART_RX|data_buffer ;
wire [9:0] \UART_unit|UART_RX|clock_count ;
wire [7:0] \UART_unit|UART_RX|RX_data ;
wire [3:0] \UART_unit|UART_RX|Frame_error ;
wire [15:0] \SRAM_unit|SRAM_write_data_buf ;
wire [15:0] \SRAM_unit|SRAM_read_data ;
wire [17:0] \SRAM_unit|SRAM_ADDRESS_O ;
wire [17:0] \SWITCH_I~combout ;
wire [3:0] \PUSH_BUTTON_I~combout ;

wire [2:0] \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus ;

assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0  = \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus [0];
assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK1  = \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus [1];
assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK2  = \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus [2];

// Location: LCCOMB_X28_Y15_N12
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~12 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~12_combout  = (\VGA_unit|VGA_unit|V_Cont [6] & ((GND) # (!\VGA_unit|VGA_unit|Add1~11 ))) # (!\VGA_unit|VGA_unit|V_Cont [6] & (\VGA_unit|VGA_unit|Add1~11  $ (GND)))
// \VGA_unit|VGA_unit|Add1~13  = CARRY((\VGA_unit|VGA_unit|V_Cont [6]) # (!\VGA_unit|VGA_unit|Add1~11 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~11 ),
	.combout(\VGA_unit|VGA_unit|Add1~12_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~13 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~12 .lut_mask = 16'h3CCF;
defparam \VGA_unit|VGA_unit|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N16
cycloneii_lcell_comb \VGA_unit|Add1~2 (
// Equation(s):
// \VGA_unit|Add1~2_combout  = (\VGA_unit|SRAM_address [1] & (!\VGA_unit|Add1~1 )) # (!\VGA_unit|SRAM_address [1] & ((\VGA_unit|Add1~1 ) # (GND)))
// \VGA_unit|Add1~3  = CARRY((!\VGA_unit|Add1~1 ) # (!\VGA_unit|SRAM_address [1]))

	.dataa(\VGA_unit|SRAM_address [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~1 ),
	.combout(\VGA_unit|Add1~2_combout ),
	.cout(\VGA_unit|Add1~3 ));
// synopsys translate_off
defparam \VGA_unit|Add1~2 .lut_mask = 16'h5A5F;
defparam \VGA_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y16_N11
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[3]~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [3]));

// Location: LCCOMB_X29_Y9_N14
cycloneii_lcell_comb \UART_unit|Add1~0 (
// Equation(s):
// \UART_unit|Add1~0_combout  = \UART_unit|SRAM_address [0] $ (VCC)
// \UART_unit|Add1~1  = CARRY(\UART_unit|SRAM_address [0])

	.dataa(\UART_unit|SRAM_address [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_unit|Add1~0_combout ),
	.cout(\UART_unit|Add1~1 ));
// synopsys translate_off
defparam \UART_unit|Add1~0 .lut_mask = 16'h55AA;
defparam \UART_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
cycloneii_lcell_comb \UART_unit|Add1~4 (
// Equation(s):
// \UART_unit|Add1~4_combout  = (\UART_unit|SRAM_address [2] & (\UART_unit|Add1~3  $ (GND))) # (!\UART_unit|SRAM_address [2] & (!\UART_unit|Add1~3  & VCC))
// \UART_unit|Add1~5  = CARRY((\UART_unit|SRAM_address [2] & !\UART_unit|Add1~3 ))

	.dataa(\UART_unit|SRAM_address [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~3 ),
	.combout(\UART_unit|Add1~4_combout ),
	.cout(\UART_unit|Add1~5 ));
// synopsys translate_off
defparam \UART_unit|Add1~4 .lut_mask = 16'hA50A;
defparam \UART_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N22
cycloneii_lcell_comb \UART_unit|Add1~8 (
// Equation(s):
// \UART_unit|Add1~8_combout  = (\UART_unit|SRAM_address [4] & (\UART_unit|Add1~7  $ (GND))) # (!\UART_unit|SRAM_address [4] & (!\UART_unit|Add1~7  & VCC))
// \UART_unit|Add1~9  = CARRY((\UART_unit|SRAM_address [4] & !\UART_unit|Add1~7 ))

	.dataa(\UART_unit|SRAM_address [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~7 ),
	.combout(\UART_unit|Add1~8_combout ),
	.cout(\UART_unit|Add1~9 ));
// synopsys translate_off
defparam \UART_unit|Add1~8 .lut_mask = 16'hA50A;
defparam \UART_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y10_N7
cycloneii_lcell_ff \UART_timer[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[0]~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[0]));

// Location: LCFF_X27_Y10_N11
cycloneii_lcell_ff \UART_timer[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[2]~30_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[2]));

// Location: LCFF_X27_Y10_N13
cycloneii_lcell_ff \UART_timer[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[3]~32_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[3]));

// Location: LCFF_X27_Y10_N17
cycloneii_lcell_ff \UART_timer[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[5]~36_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[5]));

// Location: LCFF_X27_Y10_N21
cycloneii_lcell_ff \UART_timer[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[7]~40_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[7]));

// Location: LCFF_X27_Y10_N25
cycloneii_lcell_ff \UART_timer[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[9]~44_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[9]));

// Location: LCFF_X27_Y9_N7
cycloneii_lcell_ff \UART_timer[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[16]~58_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[16]));

// Location: LCFF_X27_Y9_N17
cycloneii_lcell_ff \UART_timer[21] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[21]~68_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[21]));

// Location: LCFF_X27_Y9_N21
cycloneii_lcell_ff \UART_timer[23] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[23]~72_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[23]));

// Location: LCCOMB_X29_Y9_N24
cycloneii_lcell_comb \UART_unit|Add1~11 (
// Equation(s):
// \UART_unit|Add1~11_combout  = (\UART_unit|SRAM_address [5] & (!\UART_unit|Add1~9 )) # (!\UART_unit|SRAM_address [5] & ((\UART_unit|Add1~9 ) # (GND)))
// \UART_unit|Add1~12  = CARRY((!\UART_unit|Add1~9 ) # (!\UART_unit|SRAM_address [5]))

	.dataa(vcc),
	.datab(\UART_unit|SRAM_address [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~9 ),
	.combout(\UART_unit|Add1~11_combout ),
	.cout(\UART_unit|Add1~12 ));
// synopsys translate_off
defparam \UART_unit|Add1~11 .lut_mask = 16'h3C3F;
defparam \UART_unit|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N0
cycloneii_lcell_comb \VGA_unit|Add1~18 (
// Equation(s):
// \VGA_unit|Add1~18_combout  = (\VGA_unit|SRAM_address [9] & (!\VGA_unit|Add1~17 )) # (!\VGA_unit|SRAM_address [9] & ((\VGA_unit|Add1~17 ) # (GND)))
// \VGA_unit|Add1~19  = CARRY((!\VGA_unit|Add1~17 ) # (!\VGA_unit|SRAM_address [9]))

	.dataa(\VGA_unit|SRAM_address [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~17 ),
	.combout(\VGA_unit|Add1~18_combout ),
	.cout(\VGA_unit|Add1~19 ));
// synopsys translate_off
defparam \VGA_unit|Add1~18 .lut_mask = 16'h5A5F;
defparam \VGA_unit|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N4
cycloneii_lcell_comb \UART_unit|Add1~29 (
// Equation(s):
// \UART_unit|Add1~29_combout  = (\UART_unit|SRAM_address [11] & (!\UART_unit|Add1~27 )) # (!\UART_unit|SRAM_address [11] & ((\UART_unit|Add1~27 ) # (GND)))
// \UART_unit|Add1~30  = CARRY((!\UART_unit|Add1~27 ) # (!\UART_unit|SRAM_address [11]))

	.dataa(\UART_unit|SRAM_address [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~27 ),
	.combout(\UART_unit|Add1~29_combout ),
	.cout(\UART_unit|Add1~30 ));
// synopsys translate_off
defparam \UART_unit|Add1~29 .lut_mask = 16'h5A5F;
defparam \UART_unit|Add1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N6
cycloneii_lcell_comb \VGA_unit|Add1~24 (
// Equation(s):
// \VGA_unit|Add1~24_combout  = (\VGA_unit|SRAM_address [12] & (\VGA_unit|Add1~23  $ (GND))) # (!\VGA_unit|SRAM_address [12] & (!\VGA_unit|Add1~23  & VCC))
// \VGA_unit|Add1~25  = CARRY((\VGA_unit|SRAM_address [12] & !\VGA_unit|Add1~23 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~23 ),
	.combout(\VGA_unit|Add1~24_combout ),
	.cout(\VGA_unit|Add1~25 ));
// synopsys translate_off
defparam \VGA_unit|Add1~24 .lut_mask = 16'hC30C;
defparam \VGA_unit|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N6
cycloneii_lcell_comb \UART_unit|Add1~32 (
// Equation(s):
// \UART_unit|Add1~32_combout  = (\UART_unit|SRAM_address [12] & (\UART_unit|Add1~30  $ (GND))) # (!\UART_unit|SRAM_address [12] & (!\UART_unit|Add1~30  & VCC))
// \UART_unit|Add1~33  = CARRY((\UART_unit|SRAM_address [12] & !\UART_unit|Add1~30 ))

	.dataa(vcc),
	.datab(\UART_unit|SRAM_address [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~30 ),
	.combout(\UART_unit|Add1~32_combout ),
	.cout(\UART_unit|Add1~33 ));
// synopsys translate_off
defparam \UART_unit|Add1~32 .lut_mask = 16'hC30C;
defparam \UART_unit|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N8
cycloneii_lcell_comb \VGA_unit|Add1~26 (
// Equation(s):
// \VGA_unit|Add1~26_combout  = (\VGA_unit|SRAM_address [13] & (!\VGA_unit|Add1~25 )) # (!\VGA_unit|SRAM_address [13] & ((\VGA_unit|Add1~25 ) # (GND)))
// \VGA_unit|Add1~27  = CARRY((!\VGA_unit|Add1~25 ) # (!\VGA_unit|SRAM_address [13]))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~25 ),
	.combout(\VGA_unit|Add1~26_combout ),
	.cout(\VGA_unit|Add1~27 ));
// synopsys translate_off
defparam \VGA_unit|Add1~26 .lut_mask = 16'h3C3F;
defparam \VGA_unit|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N10
cycloneii_lcell_comb \VGA_unit|Add1~28 (
// Equation(s):
// \VGA_unit|Add1~28_combout  = (\VGA_unit|SRAM_address [14] & (\VGA_unit|Add1~27  $ (GND))) # (!\VGA_unit|SRAM_address [14] & (!\VGA_unit|Add1~27  & VCC))
// \VGA_unit|Add1~29  = CARRY((\VGA_unit|SRAM_address [14] & !\VGA_unit|Add1~27 ))

	.dataa(\VGA_unit|SRAM_address [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~27 ),
	.combout(\VGA_unit|Add1~28_combout ),
	.cout(\VGA_unit|Add1~29 ));
// synopsys translate_off
defparam \VGA_unit|Add1~28 .lut_mask = 16'hA50A;
defparam \VGA_unit|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y9_N17
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[3]~19_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[0]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [3]));

// Location: LCCOMB_X25_Y16_N10
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[3]~16 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[3]~16_combout  = (\VGA_unit|VGA_unit|H_Cont [3] & (!\VGA_unit|VGA_unit|H_Cont[2]~15 )) # (!\VGA_unit|VGA_unit|H_Cont [3] & ((\VGA_unit|VGA_unit|H_Cont[2]~15 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[3]~17  = CARRY((!\VGA_unit|VGA_unit|H_Cont[2]~15 ) # (!\VGA_unit|VGA_unit|H_Cont [3]))

	.dataa(\VGA_unit|VGA_unit|H_Cont [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[2]~15 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[3]~16_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[3]~17 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[3]~16 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|H_Cont[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N6
cycloneii_lcell_comb \UART_timer[0]~26 (
// Equation(s):
// \UART_timer[0]~26_combout  = UART_timer[0] $ (VCC)
// \UART_timer[0]~27  = CARRY(UART_timer[0])

	.dataa(UART_timer[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_timer[0]~26_combout ),
	.cout(\UART_timer[0]~27 ));
// synopsys translate_off
defparam \UART_timer[0]~26 .lut_mask = 16'h55AA;
defparam \UART_timer[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N10
cycloneii_lcell_comb \UART_timer[2]~30 (
// Equation(s):
// \UART_timer[2]~30_combout  = (UART_timer[2] & (\UART_timer[1]~29  $ (GND))) # (!UART_timer[2] & (!\UART_timer[1]~29  & VCC))
// \UART_timer[2]~31  = CARRY((UART_timer[2] & !\UART_timer[1]~29 ))

	.dataa(UART_timer[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[1]~29 ),
	.combout(\UART_timer[2]~30_combout ),
	.cout(\UART_timer[2]~31 ));
// synopsys translate_off
defparam \UART_timer[2]~30 .lut_mask = 16'hA50A;
defparam \UART_timer[2]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N12
cycloneii_lcell_comb \UART_timer[3]~32 (
// Equation(s):
// \UART_timer[3]~32_combout  = (UART_timer[3] & (!\UART_timer[2]~31 )) # (!UART_timer[3] & ((\UART_timer[2]~31 ) # (GND)))
// \UART_timer[3]~33  = CARRY((!\UART_timer[2]~31 ) # (!UART_timer[3]))

	.dataa(UART_timer[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[2]~31 ),
	.combout(\UART_timer[3]~32_combout ),
	.cout(\UART_timer[3]~33 ));
// synopsys translate_off
defparam \UART_timer[3]~32 .lut_mask = 16'h5A5F;
defparam \UART_timer[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N16
cycloneii_lcell_comb \UART_timer[5]~36 (
// Equation(s):
// \UART_timer[5]~36_combout  = (UART_timer[5] & (!\UART_timer[4]~35 )) # (!UART_timer[5] & ((\UART_timer[4]~35 ) # (GND)))
// \UART_timer[5]~37  = CARRY((!\UART_timer[4]~35 ) # (!UART_timer[5]))

	.dataa(UART_timer[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[4]~35 ),
	.combout(\UART_timer[5]~36_combout ),
	.cout(\UART_timer[5]~37 ));
// synopsys translate_off
defparam \UART_timer[5]~36 .lut_mask = 16'h5A5F;
defparam \UART_timer[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N20
cycloneii_lcell_comb \UART_timer[7]~40 (
// Equation(s):
// \UART_timer[7]~40_combout  = (UART_timer[7] & (!\UART_timer[6]~39 )) # (!UART_timer[7] & ((\UART_timer[6]~39 ) # (GND)))
// \UART_timer[7]~41  = CARRY((!\UART_timer[6]~39 ) # (!UART_timer[7]))

	.dataa(UART_timer[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[6]~39 ),
	.combout(\UART_timer[7]~40_combout ),
	.cout(\UART_timer[7]~41 ));
// synopsys translate_off
defparam \UART_timer[7]~40 .lut_mask = 16'h5A5F;
defparam \UART_timer[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N24
cycloneii_lcell_comb \UART_timer[9]~44 (
// Equation(s):
// \UART_timer[9]~44_combout  = (UART_timer[9] & (!\UART_timer[8]~43 )) # (!UART_timer[9] & ((\UART_timer[8]~43 ) # (GND)))
// \UART_timer[9]~45  = CARRY((!\UART_timer[8]~43 ) # (!UART_timer[9]))

	.dataa(UART_timer[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[8]~43 ),
	.combout(\UART_timer[9]~44_combout ),
	.cout(\UART_timer[9]~45 ));
// synopsys translate_off
defparam \UART_timer[9]~44 .lut_mask = 16'h5A5F;
defparam \UART_timer[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N6
cycloneii_lcell_comb \UART_timer[16]~58 (
// Equation(s):
// \UART_timer[16]~58_combout  = (UART_timer[16] & (\UART_timer[15]~57  $ (GND))) # (!UART_timer[16] & (!\UART_timer[15]~57  & VCC))
// \UART_timer[16]~59  = CARRY((UART_timer[16] & !\UART_timer[15]~57 ))

	.dataa(UART_timer[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[15]~57 ),
	.combout(\UART_timer[16]~58_combout ),
	.cout(\UART_timer[16]~59 ));
// synopsys translate_off
defparam \UART_timer[16]~58 .lut_mask = 16'hA50A;
defparam \UART_timer[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N16
cycloneii_lcell_comb \UART_timer[21]~68 (
// Equation(s):
// \UART_timer[21]~68_combout  = (UART_timer[21] & (!\UART_timer[20]~67 )) # (!UART_timer[21] & ((\UART_timer[20]~67 ) # (GND)))
// \UART_timer[21]~69  = CARRY((!\UART_timer[20]~67 ) # (!UART_timer[21]))

	.dataa(UART_timer[21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[20]~67 ),
	.combout(\UART_timer[21]~68_combout ),
	.cout(\UART_timer[21]~69 ));
// synopsys translate_off
defparam \UART_timer[21]~68 .lut_mask = 16'h5A5F;
defparam \UART_timer[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N20
cycloneii_lcell_comb \UART_timer[23]~72 (
// Equation(s):
// \UART_timer[23]~72_combout  = (UART_timer[23] & (!\UART_timer[22]~71 )) # (!UART_timer[23] & ((\UART_timer[22]~71 ) # (GND)))
// \UART_timer[23]~73  = CARRY((!\UART_timer[22]~71 ) # (!UART_timer[23]))

	.dataa(UART_timer[23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[22]~71 ),
	.combout(\UART_timer[23]~72_combout ),
	.cout(\UART_timer[23]~73 ));
// synopsys translate_off
defparam \UART_timer[23]~72 .lut_mask = 16'h5A5F;
defparam \UART_timer[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N16
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[3]~19 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[3]~19_combout  = (\UART_unit|UART_RX|clock_count [3] & (!\UART_unit|UART_RX|clock_count[2]~18 )) # (!\UART_unit|UART_RX|clock_count [3] & ((\UART_unit|UART_RX|clock_count[2]~18 ) # (GND)))
// \UART_unit|UART_RX|clock_count[3]~20  = CARRY((!\UART_unit|UART_RX|clock_count[2]~18 ) # (!\UART_unit|UART_RX|clock_count [3]))

	.dataa(\UART_unit|UART_RX|clock_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[2]~18 ),
	.combout(\UART_unit|UART_RX|clock_count[3]~19_combout ),
	.cout(\UART_unit|UART_RX|clock_count[3]~20 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[3]~19 .lut_mask = 16'h5A5F;
defparam \UART_unit|UART_RX|clock_count[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y12_N19
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[9]~34_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [9]));

// Location: LCFF_X28_Y12_N21
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[10]~36_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [10]));

// Location: LCFF_X28_Y12_N23
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[11]~38_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [11]));

// Location: LCFF_X28_Y12_N25
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[12]~40_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [12]));

// Location: LCFF_X28_Y12_N7
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[3]~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [3]));

// Location: LCFF_X28_Y12_N9
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[4]~24_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [4]));

// Location: LCFF_X28_Y12_N1
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[0]~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [0]));

// Location: LCFF_X28_Y12_N3
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[1]~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [1]));

// Location: LCFF_X28_Y12_N5
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[2]~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [2]));

// Location: LCFF_X28_Y12_N11
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[5]~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [5]));

// Location: LCFF_X28_Y12_N13
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[6]~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [6]));

// Location: LCFF_X28_Y12_N15
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[7]~30_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [7]));

// Location: LCFF_X28_Y12_N17
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[8]~32_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [8]));

// Location: LCFF_X28_Y12_N27
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[13]~42_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [13]));

// Location: LCFF_X28_Y12_N29
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[14]~44_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [14]));

// Location: LCFF_X28_Y12_N31
cycloneii_lcell_ff \PB_unit|clock_1kHz_div_count[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz_div_count[15]~46_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\PB_unit|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_div_count [15]));

// Location: LCCOMB_X28_Y12_N0
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[0]~16 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[0]~16_combout  = \PB_unit|clock_1kHz_div_count [0] $ (VCC)
// \PB_unit|clock_1kHz_div_count[0]~17  = CARRY(\PB_unit|clock_1kHz_div_count [0])

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PB_unit|clock_1kHz_div_count[0]~16_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[0]~17 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[0]~16 .lut_mask = 16'h33CC;
defparam \PB_unit|clock_1kHz_div_count[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[1]~18 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[1]~18_combout  = (\PB_unit|clock_1kHz_div_count [1] & (!\PB_unit|clock_1kHz_div_count[0]~17 )) # (!\PB_unit|clock_1kHz_div_count [1] & ((\PB_unit|clock_1kHz_div_count[0]~17 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[1]~19  = CARRY((!\PB_unit|clock_1kHz_div_count[0]~17 ) # (!\PB_unit|clock_1kHz_div_count [1]))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[0]~17 ),
	.combout(\PB_unit|clock_1kHz_div_count[1]~18_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[1]~19 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[1]~18 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[2]~20 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[2]~20_combout  = (\PB_unit|clock_1kHz_div_count [2] & (\PB_unit|clock_1kHz_div_count[1]~19  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [2] & (!\PB_unit|clock_1kHz_div_count[1]~19  & VCC))
// \PB_unit|clock_1kHz_div_count[2]~21  = CARRY((\PB_unit|clock_1kHz_div_count [2] & !\PB_unit|clock_1kHz_div_count[1]~19 ))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[1]~19 ),
	.combout(\PB_unit|clock_1kHz_div_count[2]~20_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[2]~21 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[2]~20 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[3]~22 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[3]~22_combout  = (\PB_unit|clock_1kHz_div_count [3] & (!\PB_unit|clock_1kHz_div_count[2]~21 )) # (!\PB_unit|clock_1kHz_div_count [3] & ((\PB_unit|clock_1kHz_div_count[2]~21 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[3]~23  = CARRY((!\PB_unit|clock_1kHz_div_count[2]~21 ) # (!\PB_unit|clock_1kHz_div_count [3]))

	.dataa(\PB_unit|clock_1kHz_div_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[2]~21 ),
	.combout(\PB_unit|clock_1kHz_div_count[3]~22_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[3]~23 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[3]~22 .lut_mask = 16'h5A5F;
defparam \PB_unit|clock_1kHz_div_count[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[4]~24 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[4]~24_combout  = (\PB_unit|clock_1kHz_div_count [4] & (\PB_unit|clock_1kHz_div_count[3]~23  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [4] & (!\PB_unit|clock_1kHz_div_count[3]~23  & VCC))
// \PB_unit|clock_1kHz_div_count[4]~25  = CARRY((\PB_unit|clock_1kHz_div_count [4] & !\PB_unit|clock_1kHz_div_count[3]~23 ))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[3]~23 ),
	.combout(\PB_unit|clock_1kHz_div_count[4]~24_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[4]~25 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[4]~24 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[5]~26 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[5]~26_combout  = (\PB_unit|clock_1kHz_div_count [5] & (!\PB_unit|clock_1kHz_div_count[4]~25 )) # (!\PB_unit|clock_1kHz_div_count [5] & ((\PB_unit|clock_1kHz_div_count[4]~25 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[5]~27  = CARRY((!\PB_unit|clock_1kHz_div_count[4]~25 ) # (!\PB_unit|clock_1kHz_div_count [5]))

	.dataa(\PB_unit|clock_1kHz_div_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[4]~25 ),
	.combout(\PB_unit|clock_1kHz_div_count[5]~26_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[5]~27 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[5]~26 .lut_mask = 16'h5A5F;
defparam \PB_unit|clock_1kHz_div_count[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[6]~28 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[6]~28_combout  = (\PB_unit|clock_1kHz_div_count [6] & (\PB_unit|clock_1kHz_div_count[5]~27  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [6] & (!\PB_unit|clock_1kHz_div_count[5]~27  & VCC))
// \PB_unit|clock_1kHz_div_count[6]~29  = CARRY((\PB_unit|clock_1kHz_div_count [6] & !\PB_unit|clock_1kHz_div_count[5]~27 ))

	.dataa(\PB_unit|clock_1kHz_div_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[5]~27 ),
	.combout(\PB_unit|clock_1kHz_div_count[6]~28_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[6]~29 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[6]~28 .lut_mask = 16'hA50A;
defparam \PB_unit|clock_1kHz_div_count[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[7]~30 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[7]~30_combout  = (\PB_unit|clock_1kHz_div_count [7] & (!\PB_unit|clock_1kHz_div_count[6]~29 )) # (!\PB_unit|clock_1kHz_div_count [7] & ((\PB_unit|clock_1kHz_div_count[6]~29 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[7]~31  = CARRY((!\PB_unit|clock_1kHz_div_count[6]~29 ) # (!\PB_unit|clock_1kHz_div_count [7]))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[6]~29 ),
	.combout(\PB_unit|clock_1kHz_div_count[7]~30_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[7]~31 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[7]~30 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[8]~32 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[8]~32_combout  = (\PB_unit|clock_1kHz_div_count [8] & (\PB_unit|clock_1kHz_div_count[7]~31  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [8] & (!\PB_unit|clock_1kHz_div_count[7]~31  & VCC))
// \PB_unit|clock_1kHz_div_count[8]~33  = CARRY((\PB_unit|clock_1kHz_div_count [8] & !\PB_unit|clock_1kHz_div_count[7]~31 ))

	.dataa(\PB_unit|clock_1kHz_div_count [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[7]~31 ),
	.combout(\PB_unit|clock_1kHz_div_count[8]~32_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[8]~33 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[8]~32 .lut_mask = 16'hA50A;
defparam \PB_unit|clock_1kHz_div_count[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[9]~34 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[9]~34_combout  = (\PB_unit|clock_1kHz_div_count [9] & (!\PB_unit|clock_1kHz_div_count[8]~33 )) # (!\PB_unit|clock_1kHz_div_count [9] & ((\PB_unit|clock_1kHz_div_count[8]~33 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[9]~35  = CARRY((!\PB_unit|clock_1kHz_div_count[8]~33 ) # (!\PB_unit|clock_1kHz_div_count [9]))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[8]~33 ),
	.combout(\PB_unit|clock_1kHz_div_count[9]~34_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[9]~35 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[9]~34 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[10]~36 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[10]~36_combout  = (\PB_unit|clock_1kHz_div_count [10] & (\PB_unit|clock_1kHz_div_count[9]~35  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [10] & (!\PB_unit|clock_1kHz_div_count[9]~35  & VCC))
// \PB_unit|clock_1kHz_div_count[10]~37  = CARRY((\PB_unit|clock_1kHz_div_count [10] & !\PB_unit|clock_1kHz_div_count[9]~35 ))

	.dataa(\PB_unit|clock_1kHz_div_count [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[9]~35 ),
	.combout(\PB_unit|clock_1kHz_div_count[10]~36_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[10]~37 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[10]~36 .lut_mask = 16'hA50A;
defparam \PB_unit|clock_1kHz_div_count[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[11]~38 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[11]~38_combout  = (\PB_unit|clock_1kHz_div_count [11] & (!\PB_unit|clock_1kHz_div_count[10]~37 )) # (!\PB_unit|clock_1kHz_div_count [11] & ((\PB_unit|clock_1kHz_div_count[10]~37 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[11]~39  = CARRY((!\PB_unit|clock_1kHz_div_count[10]~37 ) # (!\PB_unit|clock_1kHz_div_count [11]))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[10]~37 ),
	.combout(\PB_unit|clock_1kHz_div_count[11]~38_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[11]~39 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[11]~38 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[12]~40 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[12]~40_combout  = (\PB_unit|clock_1kHz_div_count [12] & (\PB_unit|clock_1kHz_div_count[11]~39  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [12] & (!\PB_unit|clock_1kHz_div_count[11]~39  & VCC))
// \PB_unit|clock_1kHz_div_count[12]~41  = CARRY((\PB_unit|clock_1kHz_div_count [12] & !\PB_unit|clock_1kHz_div_count[11]~39 ))

	.dataa(\PB_unit|clock_1kHz_div_count [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[11]~39 ),
	.combout(\PB_unit|clock_1kHz_div_count[12]~40_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[12]~41 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[12]~40 .lut_mask = 16'hA50A;
defparam \PB_unit|clock_1kHz_div_count[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[13]~42 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[13]~42_combout  = (\PB_unit|clock_1kHz_div_count [13] & (!\PB_unit|clock_1kHz_div_count[12]~41 )) # (!\PB_unit|clock_1kHz_div_count [13] & ((\PB_unit|clock_1kHz_div_count[12]~41 ) # (GND)))
// \PB_unit|clock_1kHz_div_count[13]~43  = CARRY((!\PB_unit|clock_1kHz_div_count[12]~41 ) # (!\PB_unit|clock_1kHz_div_count [13]))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[12]~41 ),
	.combout(\PB_unit|clock_1kHz_div_count[13]~42_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[13]~43 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[13]~42 .lut_mask = 16'h3C3F;
defparam \PB_unit|clock_1kHz_div_count[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[14]~44 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[14]~44_combout  = (\PB_unit|clock_1kHz_div_count [14] & (\PB_unit|clock_1kHz_div_count[13]~43  $ (GND))) # (!\PB_unit|clock_1kHz_div_count [14] & (!\PB_unit|clock_1kHz_div_count[13]~43  & VCC))
// \PB_unit|clock_1kHz_div_count[14]~45  = CARRY((\PB_unit|clock_1kHz_div_count [14] & !\PB_unit|clock_1kHz_div_count[13]~43 ))

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PB_unit|clock_1kHz_div_count[13]~43 ),
	.combout(\PB_unit|clock_1kHz_div_count[14]~44_combout ),
	.cout(\PB_unit|clock_1kHz_div_count[14]~45 ));
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[14]~44 .lut_mask = 16'hC30C;
defparam \PB_unit|clock_1kHz_div_count[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneii_lcell_comb \PB_unit|clock_1kHz_div_count[15]~46 (
// Equation(s):
// \PB_unit|clock_1kHz_div_count[15]~46_combout  = \PB_unit|clock_1kHz_div_count[14]~45  $ (\PB_unit|clock_1kHz_div_count [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|clock_1kHz_div_count [15]),
	.cin(\PB_unit|clock_1kHz_div_count[14]~45 ),
	.combout(\PB_unit|clock_1kHz_div_count[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|clock_1kHz_div_count[15]~46 .lut_mask = 16'h0FF0;
defparam \PB_unit|clock_1kHz_div_count[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneii_lcell_comb \VGA_unit|Equal1~0 (
// Equation(s):
// \VGA_unit|Equal1~0_combout  = (\VGA_unit|VGA_unit|Add1~12_combout  & (\VGA_unit|VGA_unit|Add1~10_combout  & (\VGA_unit|VGA_unit|Add1~8_combout  & \VGA_unit|VGA_unit|Add1~6_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~12_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~10_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~8_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~6_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal1~0 .lut_mask = 16'h8000;
defparam \VGA_unit|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y9_N13
cycloneii_lcell_ff \VGA_unit|SRAM_address[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Add1~36_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [1]));

// Location: LCCOMB_X27_Y15_N22
cycloneii_lcell_comb \VGA_unit|Equal0~22 (
// Equation(s):
// \VGA_unit|Equal0~22_combout  = (\VGA_unit|VGA_unit|H_Cont [8] & (\VGA_unit|VGA_unit|H_Cont [7] $ (\VGA_unit|VGA_unit|Add0~0_combout )))

	.dataa(\VGA_unit|VGA_unit|H_Cont [8]),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|H_Cont [7]),
	.datad(\VGA_unit|VGA_unit|Add0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~22_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~22 .lut_mask = 16'h0AA0;
defparam \VGA_unit|Equal0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneii_lcell_comb \VGA_unit|always0~0 (
// Equation(s):
// \VGA_unit|always0~0_combout  = (\VGA_unit|VGA_unit|Add1~12_combout  & (\VGA_unit|VGA_unit|Add1~10_combout  & ((\VGA_unit|VGA_unit|Add1~8_combout ) # (\VGA_unit|VGA_unit|Add1~6_combout ))))

	.dataa(\VGA_unit|VGA_unit|Add1~12_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~10_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~8_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~6_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~0 .lut_mask = 16'h8880;
defparam \VGA_unit|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneii_lcell_comb \VGA_unit|always0~1 (
// Equation(s):
// \VGA_unit|always0~1_combout  = (\VGA_unit|VGA_unit|Add1~16_combout  & (((\VGA_unit|always0~0_combout )))) # (!\VGA_unit|VGA_unit|Add1~16_combout  & (!\VGA_unit|Equal1~0_combout  & ((!\VGA_unit|VGA_unit|Add1~14_combout ))))

	.dataa(\VGA_unit|Equal1~0_combout ),
	.datab(\VGA_unit|always0~0_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~14_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~1 .lut_mask = 16'hCC05;
defparam \VGA_unit|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneii_lcell_comb \UART_unit|LessThan1~3 (
// Equation(s):
// \UART_unit|LessThan1~3_combout  = (((!\UART_unit|SRAM_address [2]) # (!\UART_unit|SRAM_address [4])) # (!\UART_unit|SRAM_address [3])) # (!\UART_unit|SRAM_address [5])

	.dataa(\UART_unit|SRAM_address [5]),
	.datab(\UART_unit|SRAM_address [3]),
	.datac(\UART_unit|SRAM_address [4]),
	.datad(\UART_unit|SRAM_address [2]),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~3 .lut_mask = 16'h7FFF;
defparam \UART_unit|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N0
cycloneii_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (UART_timer[0] & (UART_timer[2] & (UART_timer[1] & UART_timer[3])))

	.dataa(UART_timer[0]),
	.datab(UART_timer[2]),
	.datac(UART_timer[1]),
	.datad(UART_timer[3]),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h8000;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N2
cycloneii_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (UART_timer[5] & (UART_timer[4] & (!UART_timer[7] & UART_timer[6])))

	.dataa(UART_timer[5]),
	.datab(UART_timer[4]),
	.datac(UART_timer[7]),
	.datad(UART_timer[6]),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'h0800;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N4
cycloneii_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (!UART_timer[8] & (!UART_timer[11] & (!UART_timer[9] & !UART_timer[10])))

	.dataa(UART_timer[8]),
	.datab(UART_timer[11]),
	.datac(UART_timer[9]),
	.datad(UART_timer[10]),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'h0001;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N26
cycloneii_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (UART_timer[12] & (UART_timer[14] & (UART_timer[15] & UART_timer[13])))

	.dataa(UART_timer[12]),
	.datab(UART_timer[14]),
	.datac(UART_timer[15]),
	.datad(UART_timer[13]),
	.cin(gnd),
	.combout(\always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \always0~3 .lut_mask = 16'h8000;
defparam \always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N6
cycloneii_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = (\always0~3_combout  & (\always0~2_combout  & (\always0~1_combout  & \always0~0_combout )))

	.dataa(\always0~3_combout ),
	.datab(\always0~2_combout ),
	.datac(\always0~1_combout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \always0~4 .lut_mask = 16'h8000;
defparam \always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N30
cycloneii_lcell_comb \always0~6 (
// Equation(s):
// \always0~6_combout  = (UART_timer[21] & (UART_timer[20] & (UART_timer[23] & UART_timer[22])))

	.dataa(UART_timer[21]),
	.datab(UART_timer[20]),
	.datac(UART_timer[23]),
	.datad(UART_timer[22]),
	.cin(gnd),
	.combout(\always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \always0~6 .lut_mask = 16'h8000;
defparam \always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N22
cycloneii_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (!\UART_unit|SRAM_address [7] & (!\UART_unit|SRAM_address [6] & (!\UART_unit|SRAM_address [9] & !\UART_unit|SRAM_address [8])))

	.dataa(\UART_unit|SRAM_address [7]),
	.datab(\UART_unit|SRAM_address [6]),
	.datac(\UART_unit|SRAM_address [9]),
	.datad(\UART_unit|SRAM_address [8]),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h0001;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N17
cycloneii_lcell_ff \PB_unit|push_button_status[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|WideOr0~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|push_button_status [0]));

// Location: LCFF_X30_Y12_N19
cycloneii_lcell_ff \PB_unit|push_button_status_buf[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PB_unit|push_button_status [0]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|push_button_status_buf [0]));

// Location: LCCOMB_X30_Y12_N18
cycloneii_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ((\PB_unit|push_button_status [0] & !\PB_unit|push_button_status_buf [0])) # (!\UART_RX_I~combout )

	.dataa(\PB_unit|push_button_status [0]),
	.datab(vcc),
	.datac(\PB_unit|push_button_status_buf [0]),
	.datad(\UART_RX_I~combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h0AFF;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N12
cycloneii_lcell_comb \UART_unit|UART_RX|Equal2~1 (
// Equation(s):
// \UART_unit|UART_RX|Equal2~1_combout  = (!\UART_unit|UART_RX|clock_count [6] & (\UART_unit|UART_RX|clock_count [5] & (!\UART_unit|UART_RX|clock_count [1] & !\UART_unit|UART_RX|clock_count [2])))

	.dataa(\UART_unit|UART_RX|clock_count [6]),
	.datab(\UART_unit|UART_RX|clock_count [5]),
	.datac(\UART_unit|UART_RX|clock_count [1]),
	.datad(\UART_unit|UART_RX|clock_count [2]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Equal2~1 .lut_mask = 16'h0004;
defparam \UART_unit|UART_RX|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N14
cycloneii_lcell_comb \UART_unit|SRAM_we_n~0 (
// Equation(s):
// \UART_unit|SRAM_we_n~0_combout  = ((\UART_unit|UART_SRAM_state~12_regout ) # ((!\UART_unit|UART_RX|Empty~regout ) # (!\UART_unit|UART_SRAM_state~13_regout ))) # (!\UART_unit|UART_SRAM_state~11_regout )

	.dataa(\UART_unit|UART_SRAM_state~11_regout ),
	.datab(\UART_unit|UART_SRAM_state~12_regout ),
	.datac(\UART_unit|UART_SRAM_state~13_regout ),
	.datad(\UART_unit|UART_RX|Empty~regout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_we_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_we_n~0 .lut_mask = 16'hDFFF;
defparam \UART_unit|SRAM_we_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cycloneii_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (top_state[1] & (((!\VGA_enable~regout )))) # (!top_state[1] & ((top_state[0] & ((!\VGA_enable~regout ))) # (!top_state[0] & (!\Selector3~0_combout ))))

	.dataa(\Selector3~0_combout ),
	.datab(\VGA_enable~regout ),
	.datac(top_state[1]),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h3335;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~2 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout  = (!\VGA_unit|VGA_unit|H_Cont [1] & (!\VGA_unit|VGA_unit|H_Cont [3] & (!\VGA_unit|VGA_unit|H_Cont [2] & !\VGA_unit|VGA_unit|H_Cont [0])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [1]),
	.datab(\VGA_unit|VGA_unit|H_Cont [3]),
	.datac(\VGA_unit|VGA_unit|H_Cont [2]),
	.datad(\VGA_unit|VGA_unit|H_Cont [0]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~2 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan7~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan7~0_combout  = ((!\VGA_unit|VGA_unit|V_Cont [0] & \VGA_unit|VGA_unit|LessThan6~1_combout )) # (!\VGA_unit|VGA_unit|V_Cont [9])

	.dataa(\VGA_unit|VGA_unit|V_Cont [0]),
	.datab(\VGA_unit|VGA_unit|LessThan6~1_combout ),
	.datac(\VGA_unit|VGA_unit|V_Cont [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan7~0 .lut_mask = 16'h4F4F;
defparam \VGA_unit|VGA_unit|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N13
cycloneii_lcell_ff \VGA_unit|VGA_red[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_red~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_red [8]));

// Location: LCFF_X24_Y17_N15
cycloneii_lcell_ff \VGA_unit|VGA_red[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_red~23_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_red [9]));

// Location: LCFF_X24_Y17_N1
cycloneii_lcell_ff \VGA_unit|VGA_green[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_green~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_green [2]));

// Location: LCFF_X25_Y17_N1
cycloneii_lcell_ff \VGA_unit|VGA_green[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_green~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_green [6]));

// Location: LCCOMB_X29_Y9_N12
cycloneii_lcell_comb \VGA_unit|Add1~36 (
// Equation(s):
// \VGA_unit|Add1~36_combout  = (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & \VGA_unit|Add1~2_combout )

	.dataa(vcc),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add1~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|Add1~36_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~36 .lut_mask = 16'h3030;
defparam \VGA_unit|Add1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~18 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~18_combout  = (\VGA_unit|VGA_SRAM_state~16_regout ) # ((\VGA_unit|VGA_SRAM_state~17_regout ) # (\VGA_unit|VGA_SRAM_state~15_regout ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_SRAM_state~16_regout ),
	.datac(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datad(\VGA_unit|VGA_SRAM_state~15_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~18 .lut_mask = 16'hFFFC;
defparam \VGA_unit|VGA_SRAM_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~21 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~21_combout  = (\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_SRAM_state~16_regout  & (\VGA_unit|VGA_SRAM_state~15_regout  & !\VGA_enable~regout )))

	.dataa(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~16_regout ),
	.datac(\VGA_unit|VGA_SRAM_state~15_regout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~21_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~21 .lut_mask = 16'h0080;
defparam \VGA_unit|VGA_SRAM_state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~23 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~23_combout  = (\VGA_unit|VGA_SRAM_state~16_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & (!\VGA_unit|VGA_SRAM_state~15_regout  & !\VGA_enable~regout )) # (!\VGA_unit|VGA_SRAM_state~14_regout  & 
// (\VGA_unit|VGA_SRAM_state~15_regout  & \VGA_enable~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~16_regout ),
	.datac(\VGA_unit|VGA_SRAM_state~15_regout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~23_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~23 .lut_mask = 16'h4008;
defparam \VGA_unit|VGA_SRAM_state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneii_lcell_comb \VGA_unit|Equal0~23 (
// Equation(s):
// \VGA_unit|Equal0~23_combout  = (\VGA_unit|VGA_unit|H_Cont [2] & (!\VGA_unit|VGA_unit|H_Cont [4] & \VGA_unit|VGA_unit|H_Cont [3]))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [2]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [3]),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~23_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~23 .lut_mask = 16'h0C00;
defparam \VGA_unit|Equal0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan0~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan0~0_combout  = (((!\VGA_unit|VGA_unit|H_Cont [1]) # (!\VGA_unit|VGA_unit|H_Cont [0])) # (!\VGA_unit|VGA_unit|H_Cont [2])) # (!\VGA_unit|VGA_unit|H_Cont [3])

	.dataa(\VGA_unit|VGA_unit|H_Cont [3]),
	.datab(\VGA_unit|VGA_unit|H_Cont [2]),
	.datac(\VGA_unit|VGA_unit|H_Cont [0]),
	.datad(\VGA_unit|VGA_unit|H_Cont [1]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \VGA_unit|VGA_unit|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan0~1 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan0~1_combout  = (\VGA_unit|VGA_unit|H_Cont [7]) # ((\VGA_unit|VGA_unit|H_Cont [6]) # ((!\VGA_unit|VGA_unit|LessThan0~0_combout  & \VGA_unit|VGA_unit|H_Cont [4])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [7]),
	.datab(\VGA_unit|VGA_unit|LessThan0~0_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [6]),
	.datad(\VGA_unit|VGA_unit|H_Cont [4]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan0~1 .lut_mask = 16'hFBFA;
defparam \VGA_unit|VGA_unit|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N24
cycloneii_lcell_comb \UART_unit|UART_RX|Frame_error[0]~14 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[0]~14_combout  = ((!\UART_unit|UART_RX|Equal2~2_combout ) # (!\UART_unit|UART_RX|RXC_state~9_regout )) # (!\UART_unit|UART_RX|RXC_state~8_regout )

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datad(\UART_unit|UART_RX|Equal2~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Frame_error[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[0]~14 .lut_mask = 16'h3FFF;
defparam \UART_unit|UART_RX|Frame_error[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N15
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PB_unit|debounce_shift_reg[0][8]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][9]~regout ));

// Location: LCFF_X29_Y12_N25
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][8]~regout ));

// Location: LCFF_X29_Y12_N7
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][7]~regout ));

// Location: LCFF_X29_Y12_N13
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PB_unit|debounce_shift_reg[0][5]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][6]~regout ));

// Location: LCCOMB_X29_Y12_N14
cycloneii_lcell_comb \PB_unit|WideOr0~0 (
// Equation(s):
// \PB_unit|WideOr0~0_combout  = (\PB_unit|debounce_shift_reg[0][8]~regout ) # ((\PB_unit|debounce_shift_reg[0][6]~regout ) # ((\PB_unit|debounce_shift_reg[0][9]~regout ) # (\PB_unit|debounce_shift_reg[0][7]~regout )))

	.dataa(\PB_unit|debounce_shift_reg[0][8]~regout ),
	.datab(\PB_unit|debounce_shift_reg[0][6]~regout ),
	.datac(\PB_unit|debounce_shift_reg[0][9]~regout ),
	.datad(\PB_unit|debounce_shift_reg[0][7]~regout ),
	.cin(gnd),
	.combout(\PB_unit|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N17
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PB_unit|debounce_shift_reg[0][4]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][5]~regout ));

// Location: LCFF_X30_Y12_N13
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][4]~regout ));

// Location: LCFF_X30_Y12_N7
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PB_unit|debounce_shift_reg[0][2]~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][3]~regout ));

// Location: LCFF_X30_Y12_N25
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][2]~regout ));

// Location: LCCOMB_X29_Y12_N16
cycloneii_lcell_comb \PB_unit|WideOr0~1 (
// Equation(s):
// \PB_unit|WideOr0~1_combout  = (\PB_unit|debounce_shift_reg[0][3]~regout ) # ((\PB_unit|debounce_shift_reg[0][4]~regout ) # ((\PB_unit|debounce_shift_reg[0][5]~regout ) # (\PB_unit|debounce_shift_reg[0][2]~regout )))

	.dataa(\PB_unit|debounce_shift_reg[0][3]~regout ),
	.datab(\PB_unit|debounce_shift_reg[0][4]~regout ),
	.datac(\PB_unit|debounce_shift_reg[0][5]~regout ),
	.datad(\PB_unit|debounce_shift_reg[0][2]~regout ),
	.cin(gnd),
	.combout(\PB_unit|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N3
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][1]~regout ));

// Location: LCFF_X30_Y12_N29
cycloneii_lcell_ff \PB_unit|debounce_shift_reg[0][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|debounce_shift_reg[0][0]~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PB_unit|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|debounce_shift_reg[0][0]~regout ));

// Location: LCCOMB_X30_Y12_N16
cycloneii_lcell_comb \PB_unit|WideOr0~2 (
// Equation(s):
// \PB_unit|WideOr0~2_combout  = (\PB_unit|WideOr0~0_combout ) # ((\PB_unit|debounce_shift_reg[0][0]~regout ) # ((\PB_unit|WideOr0~1_combout ) # (\PB_unit|debounce_shift_reg[0][1]~regout )))

	.dataa(\PB_unit|WideOr0~0_combout ),
	.datab(\PB_unit|debounce_shift_reg[0][0]~regout ),
	.datac(\PB_unit|WideOr0~1_combout ),
	.datad(\PB_unit|debounce_shift_reg[0][1]~regout ),
	.cin(gnd),
	.combout(\PB_unit|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|WideOr0~2 .lut_mask = 16'hFFFE;
defparam \PB_unit|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N22
cycloneii_lcell_comb \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout  = (!\UART_unit|UART_RX|RXC_state~8_regout  & \UART_unit|UART_RX|RXC_state~9_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0 .lut_mask = 16'h0F00;
defparam \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y9_N17
cycloneii_lcell_ff \UART_unit|UART_RX|data_count[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|data_count[2]~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_count [2]));

// Location: LCFF_X34_Y9_N3
cycloneii_lcell_ff \UART_unit|UART_RX|data_count[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|data_count[1]~5_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_count [1]));

// Location: LCFF_X34_Y9_N13
cycloneii_lcell_ff \UART_unit|UART_RX|data_count[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|data_count[0]~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_count [0]));

// Location: LCCOMB_X34_Y9_N30
cycloneii_lcell_comb \UART_unit|UART_RX|Selector0~2 (
// Equation(s):
// \UART_unit|UART_RX|Selector0~2_combout  = (\UART_unit|UART_RX|data_count [0] & (\UART_unit|UART_RX|data_count [1] & \UART_unit|UART_RX|data_count [2]))

	.dataa(\UART_unit|UART_RX|data_count [0]),
	.datab(\UART_unit|UART_RX|data_count [1]),
	.datac(\UART_unit|UART_RX|data_count [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector0~2 .lut_mask = 16'h8080;
defparam \UART_unit|UART_RX|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N10
cycloneii_lcell_comb \UART_unit|UART_RX|RXC_state~12 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state~12_combout  = (\UART_unit|UART_RX|Selector0~5_combout ) # ((!\UART_unit|UART_RX|Selector0~3_combout  & ((\UART_unit|UART_RX|RXC_state~8_regout ) # (!\UART_unit|UART_RX|Frame_error[0]~6_combout ))))

	.dataa(\UART_unit|UART_RX|Selector0~3_combout ),
	.datab(\UART_unit|UART_RX|Frame_error[0]~6_combout ),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|Selector0~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state~12 .lut_mask = 16'hFF51;
defparam \UART_unit|UART_RX|RXC_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneii_lcell_comb \VGA_unit|always0~4 (
// Equation(s):
// \VGA_unit|always0~4_combout  = (\VGA_unit|Equal0~23_combout  & (\VGA_unit|VGA_unit|H_Cont [1] & \VGA_unit|VGA_unit|H_Cont [0]))

	.dataa(\VGA_unit|Equal0~23_combout ),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|H_Cont [1]),
	.datad(\VGA_unit|VGA_unit|H_Cont [0]),
	.cin(gnd),
	.combout(\VGA_unit|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~4 .lut_mask = 16'hA000;
defparam \VGA_unit|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneii_lcell_comb \VGA_unit|always0~5 (
// Equation(s):
// \VGA_unit|always0~5_combout  = (!\VGA_unit|VGA_unit|Add0~4_combout  & (\VGA_unit|always0~4_combout  & (!\VGA_unit|VGA_unit|Add0~1_combout  & !\VGA_unit|VGA_unit|Add0~3_combout )))

	.dataa(\VGA_unit|VGA_unit|Add0~4_combout ),
	.datab(\VGA_unit|always0~4_combout ),
	.datac(\VGA_unit|VGA_unit|Add0~1_combout ),
	.datad(\VGA_unit|VGA_unit|Add0~3_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~5 .lut_mask = 16'h0004;
defparam \VGA_unit|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneii_lcell_comb \VGA_unit|always0~7 (
// Equation(s):
// \VGA_unit|always0~7_combout  = (\VGA_unit|Equal3~2_combout ) # ((\VGA_unit|always0~6_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|Equal3~2_combout ),
	.datab(\VGA_unit|always0~6_combout ),
	.datac(\VGA_unit|Equal4~2_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~7 .lut_mask = 16'hFEEE;
defparam \VGA_unit|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneii_lcell_comb \VGA_unit|VGA_blue[3]~4 (
// Equation(s):
// \VGA_unit|VGA_blue[3]~4_combout  = (\VGA_unit|Equal0~22_combout  & (\VGA_unit|VGA_unit|Add0~1_combout  & !\VGA_unit|VGA_blue~36_combout ))

	.dataa(vcc),
	.datab(\VGA_unit|Equal0~22_combout ),
	.datac(\VGA_unit|VGA_unit|Add0~1_combout ),
	.datad(\VGA_unit|VGA_blue~36_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue[3]~4 .lut_mask = 16'h00C0;
defparam \VGA_unit|VGA_blue[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneii_lcell_comb \VGA_unit|VGA_blue[3]~5 (
// Equation(s):
// \VGA_unit|VGA_blue[3]~5_combout  = (\SWITCH_I~combout [0] & ((\VGA_unit|VGA_SRAM_state~17_regout ) # (!\VGA_unit|VGA_blue[3]~4_combout )))

	.dataa(\VGA_unit|VGA_blue[3]~4_combout ),
	.datab(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datac(vcc),
	.datad(\SWITCH_I~combout [0]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue[3]~5 .lut_mask = 16'hDD00;
defparam \VGA_unit|VGA_blue[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneii_lcell_comb \VGA_unit|VGA_blue[3]~6 (
// Equation(s):
// \VGA_unit|VGA_blue[3]~6_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_blue[3]~5_combout )))) # (!\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~15_regout  & ((\VGA_unit|VGA_blue[3]~5_combout ) # 
// (!\VGA_unit|VGA_SRAM_state~16_regout ))) # (!\VGA_unit|VGA_SRAM_state~15_regout  & (\VGA_unit|VGA_SRAM_state~16_regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~15_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~16_regout ),
	.datac(\VGA_unit|VGA_blue[3]~5_combout ),
	.datad(\VGA_unit|VGA_SRAM_state~17_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue[3]~6 .lut_mask = 16'hF0E6;
defparam \VGA_unit|VGA_blue[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N31
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[1][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][3]~regout ));

// Location: LCFF_X21_Y17_N17
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [11]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][11]~regout ));

// Location: LCCOMB_X21_Y17_N16
cycloneii_lcell_comb \VGA_unit|VGA_red~9 (
// Equation(s):
// \VGA_unit|VGA_red~9_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[2][11]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[1][3]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][11]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[1][3]~regout ),
	.datac(\VGA_unit|VGA_sram_data[2][11]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~9 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_red~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N17
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [5]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][5]~regout ));

// Location: LCFF_X23_Y17_N19
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [13]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][13]~regout ));

// Location: LCCOMB_X23_Y17_N18
cycloneii_lcell_comb \VGA_unit|VGA_red~15 (
// Equation(s):
// \VGA_unit|VGA_red~15_combout  = (\VGA_unit|VGA_SRAM_state~14_regout  & (((\VGA_unit|VGA_sram_data[2][13]~regout )))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_SRAM_state~17_regout  & (\VGA_unit|VGA_sram_data[1][5]~regout )) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_sram_data[2][13]~regout )))))

	.dataa(\VGA_unit|VGA_sram_data[1][5]~regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[2][13]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~17_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~15 .lut_mask = 16'hE2F0;
defparam \VGA_unit|VGA_red~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneii_lcell_comb \VGA_unit|VGA_red~16 (
// Equation(s):
// \VGA_unit|VGA_red~16_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (\VGA_unit|VGA_red~15_combout  & !\VGA_enable~regout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_unit|VGA_red~15_combout ),
	.datac(\VGA_unit|Equal3~2_combout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~16_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~16 .lut_mask = 16'hF0F4;
defparam \VGA_unit|VGA_red~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N21
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[1][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][6]~regout ));

// Location: LCFF_X23_Y17_N15
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [14]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][14]~regout ));

// Location: LCCOMB_X23_Y17_N14
cycloneii_lcell_comb \VGA_unit|VGA_red~18 (
// Equation(s):
// \VGA_unit|VGA_red~18_combout  = (\VGA_unit|VGA_SRAM_state~14_regout  & (((\VGA_unit|VGA_sram_data[2][14]~regout )))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_SRAM_state~17_regout  & (\VGA_unit|VGA_sram_data[1][6]~regout )) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_sram_data[2][14]~regout )))))

	.dataa(\VGA_unit|VGA_sram_data[1][6]~regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[2][14]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~17_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~18 .lut_mask = 16'hE2F0;
defparam \VGA_unit|VGA_red~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneii_lcell_comb \VGA_unit|VGA_red~19 (
// Equation(s):
// \VGA_unit|VGA_red~19_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (!\VGA_enable~regout  & \VGA_unit|VGA_red~18_combout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_enable~regout ),
	.datac(\VGA_unit|Equal3~2_combout ),
	.datad(\VGA_unit|VGA_red~18_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~19_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~19 .lut_mask = 16'hF1F0;
defparam \VGA_unit|VGA_red~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneii_lcell_comb \VGA_unit|VGA_red~20 (
// Equation(s):
// \VGA_unit|VGA_red~20_combout  = (\VGA_unit|VGA_red~19_combout ) # ((\VGA_unit|always0~6_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|VGA_red~19_combout ),
	.datab(\VGA_unit|Equal4~2_combout ),
	.datac(\VGA_unit|always0~6_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~20_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~20 .lut_mask = 16'hFEFA;
defparam \VGA_unit|VGA_red~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N1
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [7]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][7]~regout ));

// Location: LCFF_X23_Y17_N27
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [15]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][15]~regout ));

// Location: LCCOMB_X23_Y17_N26
cycloneii_lcell_comb \VGA_unit|VGA_red~21 (
// Equation(s):
// \VGA_unit|VGA_red~21_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[2][15]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[1][7]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][15]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[1][7]~regout ),
	.datac(\VGA_unit|VGA_sram_data[2][15]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~21_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~21 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_red~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneii_lcell_comb \VGA_unit|VGA_red~22 (
// Equation(s):
// \VGA_unit|VGA_red~22_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (\VGA_unit|VGA_red~21_combout  & !\VGA_enable~regout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_unit|VGA_red~21_combout ),
	.datac(\VGA_unit|Equal3~2_combout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~22_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~22 .lut_mask = 16'hF0F4;
defparam \VGA_unit|VGA_red~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneii_lcell_comb \VGA_unit|VGA_red~23 (
// Equation(s):
// \VGA_unit|VGA_red~23_combout  = (\VGA_unit|VGA_red~22_combout ) # ((\VGA_unit|always0~6_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|VGA_red~22_combout ),
	.datab(\VGA_unit|Equal4~2_combout ),
	.datac(\VGA_unit|always0~6_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~23_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~23 .lut_mask = 16'hFEFA;
defparam \VGA_unit|VGA_red~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N25
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[0][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][8]~regout ));

// Location: LCFF_X21_Y17_N27
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [0]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][0]~regout ));

// Location: LCCOMB_X21_Y17_N26
cycloneii_lcell_comb \VGA_unit|VGA_green~0 (
// Equation(s):
// \VGA_unit|VGA_green~0_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[2][0]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[0][8]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][0]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[0][8]~regout ),
	.datac(\VGA_unit|VGA_sram_data[2][0]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~0 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_green~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneii_lcell_comb \VGA_unit|VGA_green~1 (
// Equation(s):
// \VGA_unit|VGA_green~1_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (\VGA_unit|VGA_green~0_combout  & !\VGA_enable~regout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_unit|Equal3~2_combout ),
	.datac(\VGA_unit|VGA_green~0_combout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~1 .lut_mask = 16'hCCDC;
defparam \VGA_unit|VGA_green~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneii_lcell_comb \VGA_unit|VGA_green~2 (
// Equation(s):
// \VGA_unit|VGA_green~2_combout  = (\VGA_unit|VGA_green~1_combout ) # ((\VGA_unit|always0~6_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|VGA_green~1_combout ),
	.datab(\VGA_unit|Equal4~2_combout ),
	.datac(\VGA_unit|always0~6_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~2 .lut_mask = 16'hFEFA;
defparam \VGA_unit|VGA_green~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N11
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [9]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][9]~regout ));

// Location: LCFF_X22_Y17_N21
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [1]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][1]~regout ));

// Location: LCCOMB_X22_Y17_N20
cycloneii_lcell_comb \VGA_unit|VGA_green~3 (
// Equation(s):
// \VGA_unit|VGA_green~3_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[2][1]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[0][9]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][1]~regout ))))

	.dataa(\VGA_unit|VGA_sram_data[0][9]~regout ),
	.datab(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datac(\VGA_unit|VGA_sram_data[2][1]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~3 .lut_mask = 16'hF0B8;
defparam \VGA_unit|VGA_green~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneii_lcell_comb \VGA_unit|VGA_green~4 (
// Equation(s):
// \VGA_unit|VGA_green~4_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (\VGA_unit|VGA_green~3_combout  & !\VGA_enable~regout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_unit|Equal3~2_combout ),
	.datac(\VGA_unit|VGA_green~3_combout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~4 .lut_mask = 16'hCCDC;
defparam \VGA_unit|VGA_green~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N15
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[0][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][10]~regout ));

// Location: LCFF_X23_Y17_N13
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [2]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][2]~regout ));

// Location: LCCOMB_X23_Y17_N12
cycloneii_lcell_comb \VGA_unit|VGA_green~6 (
// Equation(s):
// \VGA_unit|VGA_green~6_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[2][2]~regout )) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[0][10]~regout ))))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][2]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[2][2]~regout ),
	.datad(\VGA_unit|VGA_sram_data[0][10]~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~6 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_green~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneii_lcell_comb \VGA_unit|VGA_green~7 (
// Equation(s):
// \VGA_unit|VGA_green~7_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (\VGA_unit|VGA_green~6_combout  & !\VGA_enable~regout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_unit|VGA_green~6_combout ),
	.datac(\VGA_unit|Equal3~2_combout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~7 .lut_mask = 16'hF0F4;
defparam \VGA_unit|VGA_green~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N1
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[0][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][11]~regout ));

// Location: LCFF_X22_Y17_N3
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [3]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][3]~regout ));

// Location: LCCOMB_X22_Y17_N2
cycloneii_lcell_comb \VGA_unit|VGA_green~9 (
// Equation(s):
// \VGA_unit|VGA_green~9_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[2][3]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[0][11]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][3]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[0][11]~regout ),
	.datac(\VGA_unit|VGA_sram_data[2][3]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~9 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_green~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneii_lcell_comb \VGA_unit|VGA_green~10 (
// Equation(s):
// \VGA_unit|VGA_green~10_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (\VGA_unit|VGA_green~9_combout  & !\VGA_enable~regout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_unit|Equal3~2_combout ),
	.datac(\VGA_unit|VGA_green~9_combout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~10 .lut_mask = 16'hCCDC;
defparam \VGA_unit|VGA_green~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N29
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [12]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][12]~regout ));

// Location: LCFF_X23_Y17_N23
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [4]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][4]~regout ));

// Location: LCCOMB_X23_Y17_N22
cycloneii_lcell_comb \VGA_unit|VGA_green~12 (
// Equation(s):
// \VGA_unit|VGA_green~12_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[2][4]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[0][12]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][4]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[0][12]~regout ),
	.datac(\VGA_unit|VGA_sram_data[2][4]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~12 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_green~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneii_lcell_comb \VGA_unit|VGA_green~13 (
// Equation(s):
// \VGA_unit|VGA_green~13_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (\VGA_unit|VGA_green~12_combout  & !\VGA_enable~regout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_unit|VGA_green~12_combout ),
	.datac(\VGA_enable~regout ),
	.datad(\VGA_unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~13 .lut_mask = 16'hFF04;
defparam \VGA_unit|VGA_green~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneii_lcell_comb \VGA_unit|VGA_green~14 (
// Equation(s):
// \VGA_unit|VGA_green~14_combout  = (\VGA_unit|always0~6_combout ) # ((\VGA_unit|VGA_green~13_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|always0~6_combout ),
	.datab(\VGA_unit|Equal4~2_combout ),
	.datac(\VGA_unit|VGA_green~13_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~14 .lut_mask = 16'hFEFA;
defparam \VGA_unit|VGA_green~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N7
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [5]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][5]~regout ));

// Location: LCCOMB_X31_Y9_N16
cycloneii_lcell_comb \UART_unit|new_line_count[1]~0 (
// Equation(s):
// \UART_unit|new_line_count[1]~0_combout  = ((\UART_unit|UART_SRAM_state~13_regout ) # ((\UART_unit|UART_RX|RX_data [7]) # (\UART_unit|UART_SRAM_state~12_regout ))) # (!\UART_unit|UART_SRAM_state~11_regout )

	.dataa(\UART_unit|UART_SRAM_state~11_regout ),
	.datab(\UART_unit|UART_SRAM_state~13_regout ),
	.datac(\UART_unit|UART_RX|RX_data [7]),
	.datad(\UART_unit|UART_SRAM_state~12_regout ),
	.cin(gnd),
	.combout(\UART_unit|new_line_count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|new_line_count[1]~0 .lut_mask = 16'hFFFD;
defparam \UART_unit|new_line_count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N24
cycloneii_lcell_comb \UART_unit|new_line_count[1]~2 (
// Equation(s):
// \UART_unit|new_line_count[1]~2_combout  = (((\UART_unit|UART_RX|RX_data [2]) # (\UART_unit|UART_RX|RX_data [4])) # (!\UART_unit|UART_RX|RX_data [1])) # (!\UART_unit|UART_RX|RX_data [3])

	.dataa(\UART_unit|UART_RX|RX_data [3]),
	.datab(\UART_unit|UART_RX|RX_data [1]),
	.datac(\UART_unit|UART_RX|RX_data [2]),
	.datad(\UART_unit|UART_RX|RX_data [4]),
	.cin(gnd),
	.combout(\UART_unit|new_line_count[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|new_line_count[1]~2 .lut_mask = 16'hFFF7;
defparam \UART_unit|new_line_count[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N5
cycloneii_lcell_ff \PB_unit|clock_1kHz_buf (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PB_unit|clock_1kHz~regout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz_buf~regout ));

// Location: LCFF_X29_Y12_N9
cycloneii_lcell_ff \PB_unit|clock_1kHz (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\PB_unit|clock_1kHz~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PB_unit|clock_1kHz~regout ));

// Location: LCCOMB_X29_Y12_N4
cycloneii_lcell_comb \PB_unit|always3~0 (
// Equation(s):
// \PB_unit|always3~0_combout  = (!\PB_unit|clock_1kHz~regout  & \PB_unit|clock_1kHz_buf~regout )

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz~regout ),
	.datac(\PB_unit|clock_1kHz_buf~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\PB_unit|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|always3~0 .lut_mask = 16'h3030;
defparam \PB_unit|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N8
cycloneii_lcell_comb \UART_unit|UART_RX|Add1~0 (
// Equation(s):
// \UART_unit|UART_RX|Add1~0_combout  = \UART_unit|UART_RX|data_count [2] $ (((\UART_unit|UART_RX|data_count [0] & \UART_unit|UART_RX|data_count [1])))

	.dataa(\UART_unit|UART_RX|data_count [0]),
	.datab(\UART_unit|UART_RX|data_count [1]),
	.datac(\UART_unit|UART_RX|data_count [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Add1~0 .lut_mask = 16'h7878;
defparam \UART_unit|UART_RX|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N26
cycloneii_lcell_comb \UART_unit|UART_RX|data_count[2]~2 (
// Equation(s):
// \UART_unit|UART_RX|data_count[2]~2_combout  = (\UART_unit|UART_RX|Frame_error[0]~6_combout  & (((\UART_unit|UART_RX|Selector0~2_combout ) # (!\UART_unit|UART_RX|Equal2~2_combout )) # (!\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout )))

	.dataa(\UART_unit|UART_RX|Frame_error[0]~6_combout ),
	.datab(\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ),
	.datac(\UART_unit|UART_RX|Selector0~2_combout ),
	.datad(\UART_unit|UART_RX|Equal2~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[2]~2 .lut_mask = 16'hA2AA;
defparam \UART_unit|UART_RX|data_count[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N20
cycloneii_lcell_comb \UART_unit|UART_RX|data_count[2]~3 (
// Equation(s):
// \UART_unit|UART_RX|data_count[2]~3_combout  = (\UART_unit|UART_RX|data_count[2]~2_combout  & (((\UART_unit|UART_RX|RXC_state~9_regout ) # (!\UART_unit|UART_RX|RXC_state~8_regout )) # (!\UART_unit|UART_RX|always0~2_combout )))

	.dataa(\UART_unit|UART_RX|always0~2_combout ),
	.datab(\UART_unit|UART_RX|data_count[2]~2_combout ),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[2]~3 .lut_mask = 16'hCC4C;
defparam \UART_unit|UART_RX|data_count[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N16
cycloneii_lcell_comb \UART_unit|UART_RX|data_count[2]~4 (
// Equation(s):
// \UART_unit|UART_RX|data_count[2]~4_combout  = (\UART_unit|UART_RX|data_count[2]~3_combout  & (((\UART_unit|UART_RX|data_count [2])))) # (!\UART_unit|UART_RX|data_count[2]~3_combout  & (\UART_unit|UART_RX|Add1~0_combout  & 
// ((\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ))))

	.dataa(\UART_unit|UART_RX|data_count[2]~3_combout ),
	.datab(\UART_unit|UART_RX|Add1~0_combout ),
	.datac(\UART_unit|UART_RX|data_count [2]),
	.datad(\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[2]~4 .lut_mask = 16'hE4A0;
defparam \UART_unit|UART_RX|data_count[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N2
cycloneii_lcell_comb \UART_unit|UART_RX|data_count[1]~5 (
// Equation(s):
// \UART_unit|UART_RX|data_count[1]~5_combout  = (\UART_unit|UART_RX|data_count[2]~3_combout  & (((\UART_unit|UART_RX|data_count [1])))) # (!\UART_unit|UART_RX|data_count[2]~3_combout  & (\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout  & 
// (\UART_unit|UART_RX|data_count [1] $ (\UART_unit|UART_RX|data_count [0]))))

	.dataa(\UART_unit|UART_RX|data_count[2]~3_combout ),
	.datab(\UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA~0_combout ),
	.datac(\UART_unit|UART_RX|data_count [1]),
	.datad(\UART_unit|UART_RX|data_count [0]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[1]~5 .lut_mask = 16'hA4E0;
defparam \UART_unit|UART_RX|data_count[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneii_lcell_comb \PB_unit|Equal0~0 (
// Equation(s):
// \PB_unit|Equal0~0_combout  = (!\PB_unit|clock_1kHz_div_count [12] & (!\PB_unit|clock_1kHz_div_count [11] & (!\PB_unit|clock_1kHz_div_count [10] & !\PB_unit|clock_1kHz_div_count [9])))

	.dataa(\PB_unit|clock_1kHz_div_count [12]),
	.datab(\PB_unit|clock_1kHz_div_count [11]),
	.datac(\PB_unit|clock_1kHz_div_count [10]),
	.datad(\PB_unit|clock_1kHz_div_count [9]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~0 .lut_mask = 16'h0001;
defparam \PB_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneii_lcell_comb \PB_unit|Equal0~1 (
// Equation(s):
// \PB_unit|Equal0~1_combout  = (!\PB_unit|clock_1kHz_div_count [3] & !\PB_unit|clock_1kHz_div_count [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\PB_unit|clock_1kHz_div_count [3]),
	.datad(\PB_unit|clock_1kHz_div_count [4]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~1 .lut_mask = 16'h000F;
defparam \PB_unit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneii_lcell_comb \PB_unit|Equal0~2 (
// Equation(s):
// \PB_unit|Equal0~2_combout  = (!\PB_unit|clock_1kHz_div_count [1] & (\PB_unit|Equal0~1_combout  & (!\PB_unit|clock_1kHz_div_count [0] & \PB_unit|Equal0~0_combout )))

	.dataa(\PB_unit|clock_1kHz_div_count [1]),
	.datab(\PB_unit|Equal0~1_combout ),
	.datac(\PB_unit|clock_1kHz_div_count [0]),
	.datad(\PB_unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\PB_unit|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~2 .lut_mask = 16'h0400;
defparam \PB_unit|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneii_lcell_comb \PB_unit|Equal0~3 (
// Equation(s):
// \PB_unit|Equal0~3_combout  = (!\PB_unit|clock_1kHz_div_count [6] & (!\PB_unit|clock_1kHz_div_count [7] & (!\PB_unit|clock_1kHz_div_count [2] & !\PB_unit|clock_1kHz_div_count [5])))

	.dataa(\PB_unit|clock_1kHz_div_count [6]),
	.datab(\PB_unit|clock_1kHz_div_count [7]),
	.datac(\PB_unit|clock_1kHz_div_count [2]),
	.datad(\PB_unit|clock_1kHz_div_count [5]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~3 .lut_mask = 16'h0001;
defparam \PB_unit|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneii_lcell_comb \PB_unit|Equal0~4 (
// Equation(s):
// \PB_unit|Equal0~4_combout  = (!\PB_unit|clock_1kHz_div_count [13] & (!\PB_unit|clock_1kHz_div_count [8] & (!\PB_unit|clock_1kHz_div_count [15] & !\PB_unit|clock_1kHz_div_count [14])))

	.dataa(\PB_unit|clock_1kHz_div_count [13]),
	.datab(\PB_unit|clock_1kHz_div_count [8]),
	.datac(\PB_unit|clock_1kHz_div_count [15]),
	.datad(\PB_unit|clock_1kHz_div_count [14]),
	.cin(gnd),
	.combout(\PB_unit|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|Equal0~4 .lut_mask = 16'h0001;
defparam \PB_unit|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneii_lcell_comb \PB_unit|clock_1kHz~0 (
// Equation(s):
// \PB_unit|clock_1kHz~0_combout  = \PB_unit|clock_1kHz~regout  $ (((\PB_unit|Equal0~2_combout  & (\PB_unit|Equal0~3_combout  & \PB_unit|Equal0~4_combout ))))

	.dataa(\PB_unit|Equal0~2_combout ),
	.datab(\PB_unit|Equal0~3_combout ),
	.datac(\PB_unit|clock_1kHz~regout ),
	.datad(\PB_unit|Equal0~4_combout ),
	.cin(gnd),
	.combout(\PB_unit|clock_1kHz~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|clock_1kHz~0 .lut_mask = 16'h78F0;
defparam \PB_unit|clock_1kHz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneii_lcell_comb \PB_unit|LessThan0~0 (
// Equation(s):
// \PB_unit|LessThan0~0_combout  = ((!\PB_unit|clock_1kHz_div_count [1]) # (!\PB_unit|clock_1kHz_div_count [0])) # (!\PB_unit|clock_1kHz_div_count [2])

	.dataa(vcc),
	.datab(\PB_unit|clock_1kHz_div_count [2]),
	.datac(\PB_unit|clock_1kHz_div_count [0]),
	.datad(\PB_unit|clock_1kHz_div_count [1]),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~0 .lut_mask = 16'h3FFF;
defparam \PB_unit|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneii_lcell_comb \PB_unit|LessThan0~1 (
// Equation(s):
// \PB_unit|LessThan0~1_combout  = (!\PB_unit|clock_1kHz_div_count [6] & (((\PB_unit|LessThan0~0_combout  & \PB_unit|Equal0~1_combout )) # (!\PB_unit|clock_1kHz_div_count [5])))

	.dataa(\PB_unit|clock_1kHz_div_count [5]),
	.datab(\PB_unit|LessThan0~0_combout ),
	.datac(\PB_unit|clock_1kHz_div_count [6]),
	.datad(\PB_unit|Equal0~1_combout ),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~1 .lut_mask = 16'h0D05;
defparam \PB_unit|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneii_lcell_comb \PB_unit|LessThan0~2 (
// Equation(s):
// \PB_unit|LessThan0~2_combout  = (\PB_unit|Equal0~0_combout  & (((\PB_unit|LessThan0~1_combout ) # (!\PB_unit|clock_1kHz_div_count [8])) # (!\PB_unit|clock_1kHz_div_count [7])))

	.dataa(\PB_unit|clock_1kHz_div_count [7]),
	.datab(\PB_unit|clock_1kHz_div_count [8]),
	.datac(\PB_unit|LessThan0~1_combout ),
	.datad(\PB_unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~2 .lut_mask = 16'hF700;
defparam \PB_unit|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneii_lcell_comb \PB_unit|LessThan0~3 (
// Equation(s):
// \PB_unit|LessThan0~3_combout  = (\PB_unit|clock_1kHz_div_count [15]) # ((\PB_unit|clock_1kHz_div_count [13] & (\PB_unit|clock_1kHz_div_count [14] & !\PB_unit|LessThan0~2_combout )))

	.dataa(\PB_unit|clock_1kHz_div_count [13]),
	.datab(\PB_unit|clock_1kHz_div_count [14]),
	.datac(\PB_unit|clock_1kHz_div_count [15]),
	.datad(\PB_unit|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\PB_unit|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|LessThan0~3 .lut_mask = 16'hF0F8;
defparam \PB_unit|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N6
cycloneii_lcell_comb \UART_unit|UART_RX|Selector0~5 (
// Equation(s):
// \UART_unit|UART_RX|Selector0~5_combout  = (\UART_unit|UART_RX|RXC_state~9_regout  & (\UART_unit|UART_RX|Selector0~2_combout  & (!\UART_unit|UART_RX|RXC_state~8_regout  & \UART_unit|UART_RX|Equal2~2_combout )))

	.dataa(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datab(\UART_unit|UART_RX|Selector0~2_combout ),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|Equal2~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector0~5 .lut_mask = 16'h0800;
defparam \UART_unit|UART_RX|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N12
cycloneii_lcell_comb \UART_unit|UART_RX|data_count[0]~6 (
// Equation(s):
// \UART_unit|UART_RX|data_count[0]~6_combout  = (\UART_unit|UART_RX|data_count[2]~3_combout  & (((\UART_unit|UART_RX|data_count [0])))) # (!\UART_unit|UART_RX|data_count[2]~3_combout  & (!\UART_unit|UART_RX|RXC_state~8_regout  & 
// (!\UART_unit|UART_RX|data_count [0] & \UART_unit|UART_RX|RXC_state~9_regout )))

	.dataa(\UART_unit|UART_RX|data_count[2]~3_combout ),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_RX|data_count [0]),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_count[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_count[0]~6 .lut_mask = 16'hA1A0;
defparam \UART_unit|UART_RX|data_count[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneii_lcell_comb \VGA_unit|VGA_blue~36 (
// Equation(s):
// \VGA_unit|VGA_blue~36_combout  = (((\VGA_unit|VGA_unit|H_Cont [6]) # (!\VGA_unit|VGA_unit|H_Cont [5])) # (!\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout )) # (!\VGA_unit|VGA_unit|H_Cont [4])

	.dataa(\VGA_unit|VGA_unit|H_Cont [4]),
	.datab(\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [6]),
	.datad(\VGA_unit|VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~36_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~36 .lut_mask = 16'hF7FF;
defparam \VGA_unit|VGA_blue~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneii_lcell_comb \VGA_unit|Equal0~6 (
// Equation(s):
// \VGA_unit|Equal0~6_combout  = (\VGA_unit|VGA_unit|H_Cont [3] & (\VGA_unit|VGA_unit|H_Cont [2] & (\VGA_unit|VGA_unit|H_Cont [0] & !\VGA_unit|VGA_unit|H_Cont [1])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [3]),
	.datab(\VGA_unit|VGA_unit|H_Cont [2]),
	.datac(\VGA_unit|VGA_unit|H_Cont [0]),
	.datad(\VGA_unit|VGA_unit|H_Cont [1]),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~6 .lut_mask = 16'h0080;
defparam \VGA_unit|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][0]~0 (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][0]~0_combout  = !\PUSH_BUTTON_I~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PUSH_BUTTON_I~combout [0]),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][0]~0 .lut_mask = 16'h00FF;
defparam \PB_unit|debounce_shift_reg[0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SWITCH_I~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[0]));
// synopsys translate_off
defparam \SWITCH_I[0]~I .input_async_reset = "none";
defparam \SWITCH_I[0]~I .input_power_up = "low";
defparam \SWITCH_I[0]~I .input_register_mode = "none";
defparam \SWITCH_I[0]~I .input_sync_reset = "none";
defparam \SWITCH_I[0]~I .oe_async_reset = "none";
defparam \SWITCH_I[0]~I .oe_power_up = "low";
defparam \SWITCH_I[0]~I .oe_register_mode = "none";
defparam \SWITCH_I[0]~I .oe_sync_reset = "none";
defparam \SWITCH_I[0]~I .operation_mode = "input";
defparam \SWITCH_I[0]~I .output_async_reset = "none";
defparam \SWITCH_I[0]~I .output_power_up = "low";
defparam \SWITCH_I[0]~I .output_register_mode = "none";
defparam \SWITCH_I[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PUSH_BUTTON_I[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PUSH_BUTTON_I~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PUSH_BUTTON_I[0]));
// synopsys translate_off
defparam \PUSH_BUTTON_I[0]~I .input_async_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .input_power_up = "low";
defparam \PUSH_BUTTON_I[0]~I .input_register_mode = "none";
defparam \PUSH_BUTTON_I[0]~I .input_sync_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .oe_async_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .oe_power_up = "low";
defparam \PUSH_BUTTON_I[0]~I .oe_register_mode = "none";
defparam \PUSH_BUTTON_I[0]~I .oe_sync_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .operation_mode = "input";
defparam \PUSH_BUTTON_I[0]~I .output_async_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .output_power_up = "low";
defparam \PUSH_BUTTON_I[0]~I .output_register_mode = "none";
defparam \PUSH_BUTTON_I[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[1][3]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[1][3]~feeder_combout  = \SRAM_unit|SRAM_read_data [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [3]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][3]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[1][6]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[1][6]~feeder_combout  = \SRAM_unit|SRAM_read_data [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][6]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[0][8]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][8]~feeder_combout  = \SRAM_unit|SRAM_read_data [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [8]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][8]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[0][10]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][10]~feeder_combout  = \SRAM_unit|SRAM_read_data [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][10]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[0][11]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][11]~feeder_combout  = \SRAM_unit|SRAM_read_data [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [11]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][11]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][8]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][8]~feeder_combout  = \PB_unit|debounce_shift_reg[0][7]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|debounce_shift_reg[0][7]~regout ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][8]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][7]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][7]~feeder_combout  = \PB_unit|debounce_shift_reg[0][6]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|debounce_shift_reg[0][6]~regout ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][7]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][4]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][4]~feeder_combout  = \PB_unit|debounce_shift_reg[0][3]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|debounce_shift_reg[0][3]~regout ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][4]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][2]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][2]~feeder_combout  = \PB_unit|debounce_shift_reg[0][1]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|debounce_shift_reg[0][1]~regout ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][2]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneii_lcell_comb \PB_unit|debounce_shift_reg[0][1]~feeder (
// Equation(s):
// \PB_unit|debounce_shift_reg[0][1]~feeder_combout  = \PB_unit|debounce_shift_reg[0][0]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB_unit|debounce_shift_reg[0][0]~regout ),
	.cin(gnd),
	.combout(\PB_unit|debounce_shift_reg[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PB_unit|debounce_shift_reg[0][1]~feeder .lut_mask = 16'hFF00;
defparam \PB_unit|debounce_shift_reg[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[0]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [0]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[0]));
// synopsys translate_off
defparam \SRAM_DATA_IO[0]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[0]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[0]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[0]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[0]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[0]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[0]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[0]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[0]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[0]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[0]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[0]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[1]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [1]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[1]));
// synopsys translate_off
defparam \SRAM_DATA_IO[1]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[1]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[1]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[1]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[1]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[1]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[1]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[1]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[1]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[1]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[1]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[1]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[2]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [2]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[2]));
// synopsys translate_off
defparam \SRAM_DATA_IO[2]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[2]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[2]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[2]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[2]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[2]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[2]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[2]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[2]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[2]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[2]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[2]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[3]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [3]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[3]));
// synopsys translate_off
defparam \SRAM_DATA_IO[3]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[3]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[3]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[3]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[3]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[3]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[3]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[3]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[3]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[3]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[3]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[3]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[4]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [4]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[4]));
// synopsys translate_off
defparam \SRAM_DATA_IO[4]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[4]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[4]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[4]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[4]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[4]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[4]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[4]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[4]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[4]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[4]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[4]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[5]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [5]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[5]));
// synopsys translate_off
defparam \SRAM_DATA_IO[5]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[5]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[5]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[5]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[5]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[5]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[5]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[5]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[5]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[5]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[5]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[5]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[6]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [6]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[6]));
// synopsys translate_off
defparam \SRAM_DATA_IO[6]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[6]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[6]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[6]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[6]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[6]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[6]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[6]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[6]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[6]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[6]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[6]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[7]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [7]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[7]));
// synopsys translate_off
defparam \SRAM_DATA_IO[7]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[7]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[7]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[7]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[7]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[7]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[7]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[7]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[7]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[7]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[7]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[7]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[8]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [8]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[8]~8 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[8]));
// synopsys translate_off
defparam \SRAM_DATA_IO[8]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[8]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[8]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[8]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[8]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[8]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[8]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[8]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[8]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[8]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[8]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[8]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[9]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [9]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[9]~9 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[9]));
// synopsys translate_off
defparam \SRAM_DATA_IO[9]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[9]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[9]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[9]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[9]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[9]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[9]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[9]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[9]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[9]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[9]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[9]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[10]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [10]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[10]~10 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[10]));
// synopsys translate_off
defparam \SRAM_DATA_IO[10]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[10]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[10]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[10]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[10]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[10]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[10]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[10]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[10]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[10]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[10]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[10]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[11]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [11]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[11]~11 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[11]));
// synopsys translate_off
defparam \SRAM_DATA_IO[11]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[11]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[11]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[11]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[11]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[11]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[11]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[11]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[11]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[11]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[11]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[11]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[12]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [12]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[12]~12 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[12]));
// synopsys translate_off
defparam \SRAM_DATA_IO[12]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[12]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[12]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[12]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[12]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[12]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[12]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[12]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[12]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[12]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[12]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[12]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[13]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [13]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[13]~13 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[13]));
// synopsys translate_off
defparam \SRAM_DATA_IO[13]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[13]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[13]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[13]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[13]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[13]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[13]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[13]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[13]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[13]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[13]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[13]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[14]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [14]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[14]~14 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[14]));
// synopsys translate_off
defparam \SRAM_DATA_IO[14]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[14]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[14]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[14]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[14]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[14]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[14]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[14]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[14]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[14]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[14]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[14]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[15]~I (
	.datain(\SRAM_unit|SRAM_write_data_buf [15]),
	.oe(\SRAM_unit|SRAM_WE_N_O~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[15]~15 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[15]));
// synopsys translate_off
defparam \SRAM_DATA_IO[15]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[15]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[15]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[15]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[15]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[15]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[15]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[15]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[15]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[15]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[15]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[15]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50_I~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50_I~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50_I));
// synopsys translate_off
defparam \CLOCK_50_I~I .input_async_reset = "none";
defparam \CLOCK_50_I~I .input_power_up = "low";
defparam \CLOCK_50_I~I .input_register_mode = "none";
defparam \CLOCK_50_I~I .input_sync_reset = "none";
defparam \CLOCK_50_I~I .oe_async_reset = "none";
defparam \CLOCK_50_I~I .oe_power_up = "low";
defparam \CLOCK_50_I~I .oe_register_mode = "none";
defparam \CLOCK_50_I~I .oe_sync_reset = "none";
defparam \CLOCK_50_I~I .operation_mode = "input";
defparam \CLOCK_50_I~I .output_async_reset = "none";
defparam \CLOCK_50_I~I .output_power_up = "low";
defparam \CLOCK_50_I~I .output_register_mode = "none";
defparam \CLOCK_50_I~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50_I~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50_I~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50_I~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50_I~clkctrl .clock_type = "global clock";
defparam \CLOCK_50_I~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N10
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[0]~10 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[0]~10_combout  = \UART_unit|UART_RX|clock_count [0] $ (VCC)
// \UART_unit|UART_RX|clock_count[0]~11  = CARRY(\UART_unit|UART_RX|clock_count [0])

	.dataa(\UART_unit|UART_RX|clock_count [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[0]~10_combout ),
	.cout(\UART_unit|UART_RX|clock_count[0]~11 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[0]~10 .lut_mask = 16'h55AA;
defparam \UART_unit|UART_RX|clock_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N12
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[1]~15 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[1]~15_combout  = (\UART_unit|UART_RX|clock_count [1] & (!\UART_unit|UART_RX|clock_count[0]~11 )) # (!\UART_unit|UART_RX|clock_count [1] & ((\UART_unit|UART_RX|clock_count[0]~11 ) # (GND)))
// \UART_unit|UART_RX|clock_count[1]~16  = CARRY((!\UART_unit|UART_RX|clock_count[0]~11 ) # (!\UART_unit|UART_RX|clock_count [1]))

	.dataa(\UART_unit|UART_RX|clock_count [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[0]~11 ),
	.combout(\UART_unit|UART_RX|clock_count[1]~15_combout ),
	.cout(\UART_unit|UART_RX|clock_count[1]~16 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[1]~15 .lut_mask = 16'h5A5F;
defparam \UART_unit|UART_RX|clock_count[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N14
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[2]~17 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[2]~17_combout  = (\UART_unit|UART_RX|clock_count [2] & (\UART_unit|UART_RX|clock_count[1]~16  $ (GND))) # (!\UART_unit|UART_RX|clock_count [2] & (!\UART_unit|UART_RX|clock_count[1]~16  & VCC))
// \UART_unit|UART_RX|clock_count[2]~18  = CARRY((\UART_unit|UART_RX|clock_count [2] & !\UART_unit|UART_RX|clock_count[1]~16 ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|clock_count [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[1]~16 ),
	.combout(\UART_unit|UART_RX|clock_count[2]~17_combout ),
	.cout(\UART_unit|UART_RX|clock_count[2]~18 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[2]~17 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|clock_count[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SWITCH_I~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[17]));
// synopsys translate_off
defparam \SWITCH_I[17]~I .input_async_reset = "none";
defparam \SWITCH_I[17]~I .input_power_up = "low";
defparam \SWITCH_I[17]~I .input_register_mode = "none";
defparam \SWITCH_I[17]~I .input_sync_reset = "none";
defparam \SWITCH_I[17]~I .oe_async_reset = "none";
defparam \SWITCH_I[17]~I .oe_power_up = "low";
defparam \SWITCH_I[17]~I .oe_register_mode = "none";
defparam \SWITCH_I[17]~I .oe_sync_reset = "none";
defparam \SWITCH_I[17]~I .operation_mode = "input";
defparam \SWITCH_I[17]~I .output_async_reset = "none";
defparam \SWITCH_I[17]~I .output_power_up = "low";
defparam \SWITCH_I[17]~I .output_register_mode = "none";
defparam \SWITCH_I[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_1
cycloneii_pll \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(\SWITCH_I~combout [17]),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\CLOCK_50_I~combout }),
	.locked(\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked ),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .bandwidth = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .bandwidth_type = "low";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_high = 4;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_initial = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_low = 4;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_mode = "even";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c1_mode = "bypass";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c1_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c2_mode = "bypass";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c2_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .charge_pump_current = 80;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_counter = "c0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_divide_by = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_multiply_by = 2;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk1_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk1_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk2_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk2_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .compensate_clock = "clk0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .gate_lock_counter = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .gate_lock_signal = "no";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .inclk1_input_frequency = 20000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .loop_filter_c = 3;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .m = 16;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .m_initial = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .m_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .n = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .operation_mode = "normal";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .pfd_max = 100000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .pfd_min = 2484;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .pll_compensation_delay = 3582;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .simulation_type = "timing";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .valid_lock_multiplier = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_center = 1333;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_max = 2000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneii_lcell_comb resetn(
// Equation(s):
// \resetn~combout  = (\SWITCH_I~combout [17]) # (!\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked ),
	.datad(\SWITCH_I~combout [17]),
	.cin(gnd),
	.combout(\resetn~combout ),
	.cout());
// synopsys translate_off
defparam resetn.lut_mask = 16'hFF0F;
defparam resetn.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneii_clkctrl \resetn~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\resetn~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\resetn~clkctrl_outclk ));
// synopsys translate_off
defparam \resetn~clkctrl .clock_type = "global clock";
defparam \resetn~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \UART_RX_I~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\UART_RX_I~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_RX_I));
// synopsys translate_off
defparam \UART_RX_I~I .input_async_reset = "none";
defparam \UART_RX_I~I .input_power_up = "low";
defparam \UART_RX_I~I .input_register_mode = "none";
defparam \UART_RX_I~I .input_sync_reset = "none";
defparam \UART_RX_I~I .oe_async_reset = "none";
defparam \UART_RX_I~I .oe_power_up = "low";
defparam \UART_RX_I~I .oe_register_mode = "none";
defparam \UART_RX_I~I .oe_sync_reset = "none";
defparam \UART_RX_I~I .operation_mode = "input";
defparam \UART_RX_I~I .output_async_reset = "none";
defparam \UART_RX_I~I .output_power_up = "low";
defparam \UART_RX_I~I .output_register_mode = "none";
defparam \UART_RX_I~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X35_Y9_N9
cycloneii_lcell_ff \UART_unit|UART_RX|RX_data_in (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_I~combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RX_data_in~regout ));

// Location: LCCOMB_X34_Y9_N24
cycloneii_lcell_comb \UART_unit|UART_RX|Selector0~3 (
// Equation(s):
// \UART_unit|UART_RX|Selector0~3_combout  = (\UART_unit|UART_RX|RXC_state~8_regout  & (!\UART_unit|UART_RX|RXC_state~9_regout  & ((\UART_unit|UART_RX|RX_data_in~regout ) # (\UART_unit|UART_RX|always0~2_combout ))))

	.dataa(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datab(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datac(\UART_unit|UART_RX|RX_data_in~regout ),
	.datad(\UART_unit|UART_RX|always0~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector0~3 .lut_mask = 16'h2220;
defparam \UART_unit|UART_RX|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N26
cycloneii_lcell_comb \UART_unit|Selector26~0 (
// Equation(s):
// \UART_unit|Selector26~0_combout  = (\UART_unit|UART_SRAM_state~11_regout ) # ((\UART_unit|UART_RX|Empty~regout ) # ((!\UART_unit|UART_SRAM_state~12_regout  & !\UART_unit|UART_SRAM_state~13_regout )))

	.dataa(\UART_unit|UART_SRAM_state~11_regout ),
	.datab(\UART_unit|UART_SRAM_state~12_regout ),
	.datac(\UART_unit|UART_SRAM_state~13_regout ),
	.datad(\UART_unit|UART_RX|Empty~regout ),
	.cin(gnd),
	.combout(\UART_unit|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector26~0 .lut_mask = 16'hFFAB;
defparam \UART_unit|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N30
cycloneii_lcell_comb \UART_unit|Selector26~1 (
// Equation(s):
// \UART_unit|Selector26~1_combout  = (\UART_unit|UART_SRAM_state~11_regout  & ((\UART_unit|UART_RX|Empty~regout ) # ((\UART_unit|Selector26~0_combout  & \UART_unit|UART_rx_unload_data~regout )))) # (!\UART_unit|UART_SRAM_state~11_regout  & 
// (\UART_unit|Selector26~0_combout  & (\UART_unit|UART_rx_unload_data~regout )))

	.dataa(\UART_unit|UART_SRAM_state~11_regout ),
	.datab(\UART_unit|Selector26~0_combout ),
	.datac(\UART_unit|UART_rx_unload_data~regout ),
	.datad(\UART_unit|UART_RX|Empty~regout ),
	.cin(gnd),
	.combout(\UART_unit|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector26~1 .lut_mask = 16'hEAC0;
defparam \UART_unit|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N8
cycloneii_lcell_comb \UART_timer[1]~28 (
// Equation(s):
// \UART_timer[1]~28_combout  = (UART_timer[1] & (!\UART_timer[0]~27 )) # (!UART_timer[1] & ((\UART_timer[0]~27 ) # (GND)))
// \UART_timer[1]~29  = CARRY((!\UART_timer[0]~27 ) # (!UART_timer[1]))

	.dataa(vcc),
	.datab(UART_timer[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[0]~27 ),
	.combout(\UART_timer[1]~28_combout ),
	.cout(\UART_timer[1]~29 ));
// synopsys translate_off
defparam \UART_timer[1]~28 .lut_mask = 16'h3C3F;
defparam \UART_timer[1]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N18
cycloneii_lcell_comb \UART_unit|SRAM_address[1]~0 (
// Equation(s):
// \UART_unit|SRAM_address[1]~0_combout  = (!\UART_rx_initialize~regout  & (((\UART_unit|UART_RX|Empty~regout ) # (!\UART_unit|UART_SRAM_state~13_regout )) # (!\UART_unit|UART_SRAM_state~12_regout )))

	.dataa(\UART_unit|UART_SRAM_state~12_regout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|UART_SRAM_state~13_regout ),
	.datad(\UART_unit|UART_RX|Empty~regout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_address[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_address[1]~0 .lut_mask = 16'h3313;
defparam \UART_unit|SRAM_address[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N0
cycloneii_lcell_comb \UART_unit|SRAM_we_n~1 (
// Equation(s):
// \UART_unit|SRAM_we_n~1_combout  = (\UART_unit|SRAM_address[1]~0_combout  & ((\UART_unit|SRAM_we_n~regout ) # (!\UART_unit|SRAM_we_n~0_combout )))

	.dataa(\UART_unit|SRAM_we_n~0_combout ),
	.datab(vcc),
	.datac(\UART_unit|SRAM_we_n~regout ),
	.datad(\UART_unit|SRAM_address[1]~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_we_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_we_n~1 .lut_mask = 16'hF500;
defparam \UART_unit|SRAM_we_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N1
cycloneii_lcell_ff \UART_unit|SRAM_we_n (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_we_n~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_we_n~regout ));

// Location: LCCOMB_X29_Y7_N4
cycloneii_lcell_comb \always0~9 (
// Equation(s):
// \always0~9_combout  = (\UART_rx_initialize~regout ) # (\UART_unit|SRAM_we_n~regout )

	.dataa(vcc),
	.datab(\UART_rx_initialize~regout ),
	.datac(vcc),
	.datad(\UART_unit|SRAM_we_n~regout ),
	.cin(gnd),
	.combout(\always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \always0~9 .lut_mask = 16'hFFCC;
defparam \always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N9
cycloneii_lcell_ff \UART_timer[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[1]~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[1]));

// Location: LCCOMB_X27_Y10_N14
cycloneii_lcell_comb \UART_timer[4]~34 (
// Equation(s):
// \UART_timer[4]~34_combout  = (UART_timer[4] & (\UART_timer[3]~33  $ (GND))) # (!UART_timer[4] & (!\UART_timer[3]~33  & VCC))
// \UART_timer[4]~35  = CARRY((UART_timer[4] & !\UART_timer[3]~33 ))

	.dataa(vcc),
	.datab(UART_timer[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[3]~33 ),
	.combout(\UART_timer[4]~34_combout ),
	.cout(\UART_timer[4]~35 ));
// synopsys translate_off
defparam \UART_timer[4]~34 .lut_mask = 16'hC30C;
defparam \UART_timer[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y10_N15
cycloneii_lcell_ff \UART_timer[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[4]~34_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[4]));

// Location: LCCOMB_X27_Y10_N18
cycloneii_lcell_comb \UART_timer[6]~38 (
// Equation(s):
// \UART_timer[6]~38_combout  = (UART_timer[6] & (\UART_timer[5]~37  $ (GND))) # (!UART_timer[6] & (!\UART_timer[5]~37  & VCC))
// \UART_timer[6]~39  = CARRY((UART_timer[6] & !\UART_timer[5]~37 ))

	.dataa(vcc),
	.datab(UART_timer[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[5]~37 ),
	.combout(\UART_timer[6]~38_combout ),
	.cout(\UART_timer[6]~39 ));
// synopsys translate_off
defparam \UART_timer[6]~38 .lut_mask = 16'hC30C;
defparam \UART_timer[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y10_N19
cycloneii_lcell_ff \UART_timer[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[6]~38_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[6]));

// Location: LCCOMB_X27_Y10_N22
cycloneii_lcell_comb \UART_timer[8]~42 (
// Equation(s):
// \UART_timer[8]~42_combout  = (UART_timer[8] & (\UART_timer[7]~41  $ (GND))) # (!UART_timer[8] & (!\UART_timer[7]~41  & VCC))
// \UART_timer[8]~43  = CARRY((UART_timer[8] & !\UART_timer[7]~41 ))

	.dataa(vcc),
	.datab(UART_timer[8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[7]~41 ),
	.combout(\UART_timer[8]~42_combout ),
	.cout(\UART_timer[8]~43 ));
// synopsys translate_off
defparam \UART_timer[8]~42 .lut_mask = 16'hC30C;
defparam \UART_timer[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y10_N23
cycloneii_lcell_ff \UART_timer[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[8]~42_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[8]));

// Location: LCCOMB_X27_Y10_N26
cycloneii_lcell_comb \UART_timer[10]~46 (
// Equation(s):
// \UART_timer[10]~46_combout  = (UART_timer[10] & (\UART_timer[9]~45  $ (GND))) # (!UART_timer[10] & (!\UART_timer[9]~45  & VCC))
// \UART_timer[10]~47  = CARRY((UART_timer[10] & !\UART_timer[9]~45 ))

	.dataa(vcc),
	.datab(UART_timer[10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[9]~45 ),
	.combout(\UART_timer[10]~46_combout ),
	.cout(\UART_timer[10]~47 ));
// synopsys translate_off
defparam \UART_timer[10]~46 .lut_mask = 16'hC30C;
defparam \UART_timer[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y10_N27
cycloneii_lcell_ff \UART_timer[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[10]~46_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[10]));

// Location: LCCOMB_X27_Y10_N28
cycloneii_lcell_comb \UART_timer[11]~48 (
// Equation(s):
// \UART_timer[11]~48_combout  = (UART_timer[11] & (!\UART_timer[10]~47 )) # (!UART_timer[11] & ((\UART_timer[10]~47 ) # (GND)))
// \UART_timer[11]~49  = CARRY((!\UART_timer[10]~47 ) # (!UART_timer[11]))

	.dataa(vcc),
	.datab(UART_timer[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[10]~47 ),
	.combout(\UART_timer[11]~48_combout ),
	.cout(\UART_timer[11]~49 ));
// synopsys translate_off
defparam \UART_timer[11]~48 .lut_mask = 16'h3C3F;
defparam \UART_timer[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y10_N29
cycloneii_lcell_ff \UART_timer[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[11]~48_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[11]));

// Location: LCCOMB_X27_Y10_N30
cycloneii_lcell_comb \UART_timer[12]~50 (
// Equation(s):
// \UART_timer[12]~50_combout  = (UART_timer[12] & (\UART_timer[11]~49  $ (GND))) # (!UART_timer[12] & (!\UART_timer[11]~49  & VCC))
// \UART_timer[12]~51  = CARRY((UART_timer[12] & !\UART_timer[11]~49 ))

	.dataa(vcc),
	.datab(UART_timer[12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[11]~49 ),
	.combout(\UART_timer[12]~50_combout ),
	.cout(\UART_timer[12]~51 ));
// synopsys translate_off
defparam \UART_timer[12]~50 .lut_mask = 16'hC30C;
defparam \UART_timer[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y10_N31
cycloneii_lcell_ff \UART_timer[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[12]~50_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[12]));

// Location: LCCOMB_X27_Y9_N0
cycloneii_lcell_comb \UART_timer[13]~52 (
// Equation(s):
// \UART_timer[13]~52_combout  = (UART_timer[13] & (!\UART_timer[12]~51 )) # (!UART_timer[13] & ((\UART_timer[12]~51 ) # (GND)))
// \UART_timer[13]~53  = CARRY((!\UART_timer[12]~51 ) # (!UART_timer[13]))

	.dataa(vcc),
	.datab(UART_timer[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[12]~51 ),
	.combout(\UART_timer[13]~52_combout ),
	.cout(\UART_timer[13]~53 ));
// synopsys translate_off
defparam \UART_timer[13]~52 .lut_mask = 16'h3C3F;
defparam \UART_timer[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y9_N1
cycloneii_lcell_ff \UART_timer[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[13]~52_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[13]));

// Location: LCCOMB_X27_Y9_N2
cycloneii_lcell_comb \UART_timer[14]~54 (
// Equation(s):
// \UART_timer[14]~54_combout  = (UART_timer[14] & (\UART_timer[13]~53  $ (GND))) # (!UART_timer[14] & (!\UART_timer[13]~53  & VCC))
// \UART_timer[14]~55  = CARRY((UART_timer[14] & !\UART_timer[13]~53 ))

	.dataa(vcc),
	.datab(UART_timer[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[13]~53 ),
	.combout(\UART_timer[14]~54_combout ),
	.cout(\UART_timer[14]~55 ));
// synopsys translate_off
defparam \UART_timer[14]~54 .lut_mask = 16'hC30C;
defparam \UART_timer[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y9_N3
cycloneii_lcell_ff \UART_timer[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[14]~54_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[14]));

// Location: LCCOMB_X27_Y9_N4
cycloneii_lcell_comb \UART_timer[15]~56 (
// Equation(s):
// \UART_timer[15]~56_combout  = (UART_timer[15] & (!\UART_timer[14]~55 )) # (!UART_timer[15] & ((\UART_timer[14]~55 ) # (GND)))
// \UART_timer[15]~57  = CARRY((!\UART_timer[14]~55 ) # (!UART_timer[15]))

	.dataa(vcc),
	.datab(UART_timer[15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[14]~55 ),
	.combout(\UART_timer[15]~56_combout ),
	.cout(\UART_timer[15]~57 ));
// synopsys translate_off
defparam \UART_timer[15]~56 .lut_mask = 16'h3C3F;
defparam \UART_timer[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y9_N5
cycloneii_lcell_ff \UART_timer[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[15]~56_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[15]));

// Location: LCCOMB_X27_Y9_N8
cycloneii_lcell_comb \UART_timer[17]~60 (
// Equation(s):
// \UART_timer[17]~60_combout  = (UART_timer[17] & (!\UART_timer[16]~59 )) # (!UART_timer[17] & ((\UART_timer[16]~59 ) # (GND)))
// \UART_timer[17]~61  = CARRY((!\UART_timer[16]~59 ) # (!UART_timer[17]))

	.dataa(vcc),
	.datab(UART_timer[17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[16]~59 ),
	.combout(\UART_timer[17]~60_combout ),
	.cout(\UART_timer[17]~61 ));
// synopsys translate_off
defparam \UART_timer[17]~60 .lut_mask = 16'h3C3F;
defparam \UART_timer[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y9_N9
cycloneii_lcell_ff \UART_timer[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[17]~60_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[17]));

// Location: LCCOMB_X27_Y9_N10
cycloneii_lcell_comb \UART_timer[18]~62 (
// Equation(s):
// \UART_timer[18]~62_combout  = (UART_timer[18] & (\UART_timer[17]~61  $ (GND))) # (!UART_timer[18] & (!\UART_timer[17]~61  & VCC))
// \UART_timer[18]~63  = CARRY((UART_timer[18] & !\UART_timer[17]~61 ))

	.dataa(UART_timer[18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[17]~61 ),
	.combout(\UART_timer[18]~62_combout ),
	.cout(\UART_timer[18]~63 ));
// synopsys translate_off
defparam \UART_timer[18]~62 .lut_mask = 16'hA50A;
defparam \UART_timer[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N12
cycloneii_lcell_comb \UART_timer[19]~64 (
// Equation(s):
// \UART_timer[19]~64_combout  = (UART_timer[19] & (!\UART_timer[18]~63 )) # (!UART_timer[19] & ((\UART_timer[18]~63 ) # (GND)))
// \UART_timer[19]~65  = CARRY((!\UART_timer[18]~63 ) # (!UART_timer[19]))

	.dataa(UART_timer[19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[18]~63 ),
	.combout(\UART_timer[19]~64_combout ),
	.cout(\UART_timer[19]~65 ));
// synopsys translate_off
defparam \UART_timer[19]~64 .lut_mask = 16'h5A5F;
defparam \UART_timer[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N14
cycloneii_lcell_comb \UART_timer[20]~66 (
// Equation(s):
// \UART_timer[20]~66_combout  = (UART_timer[20] & (\UART_timer[19]~65  $ (GND))) # (!UART_timer[20] & (!\UART_timer[19]~65  & VCC))
// \UART_timer[20]~67  = CARRY((UART_timer[20] & !\UART_timer[19]~65 ))

	.dataa(vcc),
	.datab(UART_timer[20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[19]~65 ),
	.combout(\UART_timer[20]~66_combout ),
	.cout(\UART_timer[20]~67 ));
// synopsys translate_off
defparam \UART_timer[20]~66 .lut_mask = 16'hC30C;
defparam \UART_timer[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y9_N15
cycloneii_lcell_ff \UART_timer[20] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[20]~66_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[20]));

// Location: LCCOMB_X27_Y9_N18
cycloneii_lcell_comb \UART_timer[22]~70 (
// Equation(s):
// \UART_timer[22]~70_combout  = (UART_timer[22] & (\UART_timer[21]~69  $ (GND))) # (!UART_timer[22] & (!\UART_timer[21]~69  & VCC))
// \UART_timer[22]~71  = CARRY((UART_timer[22] & !\UART_timer[21]~69 ))

	.dataa(vcc),
	.datab(UART_timer[22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[21]~69 ),
	.combout(\UART_timer[22]~70_combout ),
	.cout(\UART_timer[22]~71 ));
// synopsys translate_off
defparam \UART_timer[22]~70 .lut_mask = 16'hC30C;
defparam \UART_timer[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y9_N19
cycloneii_lcell_ff \UART_timer[22] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[22]~70_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[22]));

// Location: LCCOMB_X27_Y9_N22
cycloneii_lcell_comb \UART_timer[24]~74 (
// Equation(s):
// \UART_timer[24]~74_combout  = (UART_timer[24] & (\UART_timer[23]~73  $ (GND))) # (!UART_timer[24] & (!\UART_timer[23]~73  & VCC))
// \UART_timer[24]~75  = CARRY((UART_timer[24] & !\UART_timer[23]~73 ))

	.dataa(vcc),
	.datab(UART_timer[24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[23]~73 ),
	.combout(\UART_timer[24]~74_combout ),
	.cout(\UART_timer[24]~75 ));
// synopsys translate_off
defparam \UART_timer[24]~74 .lut_mask = 16'hC30C;
defparam \UART_timer[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y9_N23
cycloneii_lcell_ff \UART_timer[24] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[24]~74_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[24]));

// Location: LCCOMB_X27_Y9_N24
cycloneii_lcell_comb \UART_timer[25]~76 (
// Equation(s):
// \UART_timer[25]~76_combout  = UART_timer[25] $ (\UART_timer[24]~75 )

	.dataa(UART_timer[25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_timer[24]~75 ),
	.combout(\UART_timer[25]~76_combout ),
	.cout());
// synopsys translate_off
defparam \UART_timer[25]~76 .lut_mask = 16'h5A5A;
defparam \UART_timer[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y9_N25
cycloneii_lcell_ff \UART_timer[25] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[25]~76_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[25]));

// Location: LCFF_X27_Y9_N11
cycloneii_lcell_ff \UART_timer[18] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[18]~62_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[18]));

// Location: LCFF_X27_Y9_N13
cycloneii_lcell_ff \UART_timer[19] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_timer[19]~64_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\always0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(UART_timer[19]));

// Location: LCCOMB_X27_Y9_N28
cycloneii_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = (!UART_timer[16] & (!UART_timer[18] & (UART_timer[17] & UART_timer[19])))

	.dataa(UART_timer[16]),
	.datab(UART_timer[18]),
	.datac(UART_timer[17]),
	.datad(UART_timer[19]),
	.cin(gnd),
	.combout(\always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \always0~5 .lut_mask = 16'h1000;
defparam \always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cycloneii_lcell_comb \always0~7 (
// Equation(s):
// \always0~7_combout  = (\always0~6_combout  & (UART_timer[25] & (!UART_timer[24] & \always0~5_combout )))

	.dataa(\always0~6_combout ),
	.datab(UART_timer[25]),
	.datac(UART_timer[24]),
	.datad(\always0~5_combout ),
	.cin(gnd),
	.combout(\always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \always0~7 .lut_mask = 16'h0800;
defparam \always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N16
cycloneii_lcell_comb \UART_unit|Add1~2 (
// Equation(s):
// \UART_unit|Add1~2_combout  = (\UART_unit|SRAM_address [1] & (!\UART_unit|Add1~1 )) # (!\UART_unit|SRAM_address [1] & ((\UART_unit|Add1~1 ) # (GND)))
// \UART_unit|Add1~3  = CARRY((!\UART_unit|Add1~1 ) # (!\UART_unit|SRAM_address [1]))

	.dataa(\UART_unit|SRAM_address [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~1 ),
	.combout(\UART_unit|Add1~2_combout ),
	.cout(\UART_unit|Add1~3 ));
// synopsys translate_off
defparam \UART_unit|Add1~2 .lut_mask = 16'h5A5F;
defparam \UART_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N20
cycloneii_lcell_comb \UART_unit|Add1~6 (
// Equation(s):
// \UART_unit|Add1~6_combout  = (\UART_unit|SRAM_address [3] & (!\UART_unit|Add1~5 )) # (!\UART_unit|SRAM_address [3] & ((\UART_unit|Add1~5 ) # (GND)))
// \UART_unit|Add1~7  = CARRY((!\UART_unit|Add1~5 ) # (!\UART_unit|SRAM_address [3]))

	.dataa(\UART_unit|SRAM_address [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~5 ),
	.combout(\UART_unit|Add1~6_combout ),
	.cout(\UART_unit|Add1~7 ));
// synopsys translate_off
defparam \UART_unit|Add1~6 .lut_mask = 16'h5A5F;
defparam \UART_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N16
cycloneii_lcell_comb \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0 (
// Equation(s):
// \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  = (\UART_unit|UART_SRAM_state~13_regout  & \UART_unit|UART_SRAM_state~12_regout )

	.dataa(vcc),
	.datab(\UART_unit|UART_SRAM_state~13_regout ),
	.datac(vcc),
	.datad(\UART_unit|UART_SRAM_state~12_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0 .lut_mask = 16'hCC00;
defparam \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
cycloneii_lcell_comb \UART_unit|Add1~34 (
// Equation(s):
// \UART_unit|Add1~34_combout  = (!\UART_rx_initialize~regout  & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & ((\UART_unit|Add1~32_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|Add1~32_combout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~34 .lut_mask = 16'h2030;
defparam \UART_unit|Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cycloneii_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\Selector3~0_combout  & (!top_state[1] & !top_state[0]))

	.dataa(\Selector3~0_combout ),
	.datab(top_state[1]),
	.datac(top_state[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'h0202;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y9_N23
cycloneii_lcell_ff \top_state[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector3~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(top_state[0]));

// Location: LCCOMB_X28_Y9_N4
cycloneii_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (top_state[1] & (!\always0~8_combout  & !top_state[0])) # (!top_state[1] & ((top_state[0])))

	.dataa(vcc),
	.datab(\always0~8_combout ),
	.datac(top_state[1]),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h0F30;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y9_N5
cycloneii_lcell_ff \top_state[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector2~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(top_state[1]));

// Location: LCCOMB_X23_Y8_N18
cycloneii_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!top_state[1] & top_state[0])

	.dataa(vcc),
	.datab(top_state[1]),
	.datac(vcc),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h3300;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y8_N19
cycloneii_lcell_ff UART_rx_enable(
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Equal3~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_rx_enable~regout ));

// Location: LCCOMB_X28_Y7_N12
cycloneii_lcell_comb \UART_unit|SRAM_address[1]~1 (
// Equation(s):
// \UART_unit|SRAM_address[1]~1_combout  = (\UART_unit|UART_SRAM_state~11_regout ) # (((\UART_unit|UART_SRAM_state~13_regout ) # (\UART_unit|UART_SRAM_state~12_regout )) # (!\UART_rx_enable~regout ))

	.dataa(\UART_unit|UART_SRAM_state~11_regout ),
	.datab(\UART_rx_enable~regout ),
	.datac(\UART_unit|UART_SRAM_state~13_regout ),
	.datad(\UART_unit|UART_SRAM_state~12_regout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_address[1]~1 .lut_mask = 16'hFFFB;
defparam \UART_unit|SRAM_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N2
cycloneii_lcell_comb \UART_unit|SRAM_address[1]~2 (
// Equation(s):
// \UART_unit|SRAM_address[1]~2_combout  = (!\UART_unit|SRAM_address[1]~1_combout ) # (!\UART_unit|SRAM_address[1]~0_combout )

	.dataa(vcc),
	.datab(\UART_unit|SRAM_address[1]~0_combout ),
	.datac(vcc),
	.datad(\UART_unit|SRAM_address[1]~1_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_address[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_address[1]~2 .lut_mask = 16'h33FF;
defparam \UART_unit|SRAM_address[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y8_N25
cycloneii_lcell_ff \UART_unit|SRAM_address[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~34_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [12]));

// Location: LCCOMB_X28_Y8_N10
cycloneii_lcell_comb \UART_unit|Add1~13 (
// Equation(s):
// \UART_unit|Add1~13_combout  = (!\UART_rx_initialize~regout  & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & ((\UART_unit|Add1~11_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|Add1~11_combout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~13 .lut_mask = 16'h2030;
defparam \UART_unit|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y8_N11
cycloneii_lcell_ff \UART_unit|SRAM_address[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~13_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [5]));

// Location: LCCOMB_X29_Y9_N26
cycloneii_lcell_comb \UART_unit|Add1~14 (
// Equation(s):
// \UART_unit|Add1~14_combout  = (\UART_unit|SRAM_address [6] & (\UART_unit|Add1~12  $ (GND))) # (!\UART_unit|SRAM_address [6] & (!\UART_unit|Add1~12  & VCC))
// \UART_unit|Add1~15  = CARRY((\UART_unit|SRAM_address [6] & !\UART_unit|Add1~12 ))

	.dataa(vcc),
	.datab(\UART_unit|SRAM_address [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~12 ),
	.combout(\UART_unit|Add1~14_combout ),
	.cout(\UART_unit|Add1~15 ));
// synopsys translate_off
defparam \UART_unit|Add1~14 .lut_mask = 16'hC30C;
defparam \UART_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cycloneii_lcell_comb \UART_unit|Add1~16 (
// Equation(s):
// \UART_unit|Add1~16_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~14_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|Add1~14_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~16 .lut_mask = 16'h2022;
defparam \UART_unit|Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y8_N29
cycloneii_lcell_ff \UART_unit|SRAM_address[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [6]));

// Location: LCCOMB_X29_Y9_N28
cycloneii_lcell_comb \UART_unit|Add1~17 (
// Equation(s):
// \UART_unit|Add1~17_combout  = (\UART_unit|SRAM_address [7] & (!\UART_unit|Add1~15 )) # (!\UART_unit|SRAM_address [7] & ((\UART_unit|Add1~15 ) # (GND)))
// \UART_unit|Add1~18  = CARRY((!\UART_unit|Add1~15 ) # (!\UART_unit|SRAM_address [7]))

	.dataa(\UART_unit|SRAM_address [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~15 ),
	.combout(\UART_unit|Add1~17_combout ),
	.cout(\UART_unit|Add1~18 ));
// synopsys translate_off
defparam \UART_unit|Add1~17 .lut_mask = 16'h5A5F;
defparam \UART_unit|Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N30
cycloneii_lcell_comb \UART_unit|Add1~20 (
// Equation(s):
// \UART_unit|Add1~20_combout  = (\UART_unit|SRAM_address [8] & (\UART_unit|Add1~18  $ (GND))) # (!\UART_unit|SRAM_address [8] & (!\UART_unit|Add1~18  & VCC))
// \UART_unit|Add1~21  = CARRY((\UART_unit|SRAM_address [8] & !\UART_unit|Add1~18 ))

	.dataa(vcc),
	.datab(\UART_unit|SRAM_address [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~18 ),
	.combout(\UART_unit|Add1~20_combout ),
	.cout(\UART_unit|Add1~21 ));
// synopsys translate_off
defparam \UART_unit|Add1~20 .lut_mask = 16'hC30C;
defparam \UART_unit|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
cycloneii_lcell_comb \UART_unit|Add1~22 (
// Equation(s):
// \UART_unit|Add1~22_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~20_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|Add1~20_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~22 .lut_mask = 16'h2022;
defparam \UART_unit|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y8_N17
cycloneii_lcell_ff \UART_unit|SRAM_address[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [8]));

// Location: LCCOMB_X29_Y8_N0
cycloneii_lcell_comb \UART_unit|Add1~23 (
// Equation(s):
// \UART_unit|Add1~23_combout  = (\UART_unit|SRAM_address [9] & (!\UART_unit|Add1~21 )) # (!\UART_unit|SRAM_address [9] & ((\UART_unit|Add1~21 ) # (GND)))
// \UART_unit|Add1~24  = CARRY((!\UART_unit|Add1~21 ) # (!\UART_unit|SRAM_address [9]))

	.dataa(vcc),
	.datab(\UART_unit|SRAM_address [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~21 ),
	.combout(\UART_unit|Add1~23_combout ),
	.cout(\UART_unit|Add1~24 ));
// synopsys translate_off
defparam \UART_unit|Add1~23 .lut_mask = 16'h3C3F;
defparam \UART_unit|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N18
cycloneii_lcell_comb \UART_unit|Add1~25 (
// Equation(s):
// \UART_unit|Add1~25_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~23_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|Add1~23_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~25 .lut_mask = 16'h2022;
defparam \UART_unit|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y8_N19
cycloneii_lcell_ff \UART_unit|SRAM_address[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~25_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [9]));

// Location: LCCOMB_X29_Y8_N2
cycloneii_lcell_comb \UART_unit|Add1~26 (
// Equation(s):
// \UART_unit|Add1~26_combout  = (\UART_unit|SRAM_address [10] & (\UART_unit|Add1~24  $ (GND))) # (!\UART_unit|SRAM_address [10] & (!\UART_unit|Add1~24  & VCC))
// \UART_unit|Add1~27  = CARRY((\UART_unit|SRAM_address [10] & !\UART_unit|Add1~24 ))

	.dataa(\UART_unit|SRAM_address [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~24 ),
	.combout(\UART_unit|Add1~26_combout ),
	.cout(\UART_unit|Add1~27 ));
// synopsys translate_off
defparam \UART_unit|Add1~26 .lut_mask = 16'hA50A;
defparam \UART_unit|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N8
cycloneii_lcell_comb \UART_unit|Add1~35 (
// Equation(s):
// \UART_unit|Add1~35_combout  = (\UART_unit|SRAM_address [13] & (!\UART_unit|Add1~33 )) # (!\UART_unit|SRAM_address [13] & ((\UART_unit|Add1~33 ) # (GND)))
// \UART_unit|Add1~36  = CARRY((!\UART_unit|Add1~33 ) # (!\UART_unit|SRAM_address [13]))

	.dataa(\UART_unit|SRAM_address [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~33 ),
	.combout(\UART_unit|Add1~35_combout ),
	.cout(\UART_unit|Add1~36 ));
// synopsys translate_off
defparam \UART_unit|Add1~35 .lut_mask = 16'h5A5F;
defparam \UART_unit|Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N10
cycloneii_lcell_comb \UART_unit|Add1~38 (
// Equation(s):
// \UART_unit|Add1~38_combout  = (\UART_unit|SRAM_address [14] & (\UART_unit|Add1~36  $ (GND))) # (!\UART_unit|SRAM_address [14] & (!\UART_unit|Add1~36  & VCC))
// \UART_unit|Add1~39  = CARRY((\UART_unit|SRAM_address [14] & !\UART_unit|Add1~36 ))

	.dataa(\UART_unit|SRAM_address [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~36 ),
	.combout(\UART_unit|Add1~38_combout ),
	.cout(\UART_unit|Add1~39 ));
// synopsys translate_off
defparam \UART_unit|Add1~38 .lut_mask = 16'hA50A;
defparam \UART_unit|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N12
cycloneii_lcell_comb \UART_unit|Add1~41 (
// Equation(s):
// \UART_unit|Add1~41_combout  = (\UART_unit|SRAM_address [15] & (!\UART_unit|Add1~39 )) # (!\UART_unit|SRAM_address [15] & ((\UART_unit|Add1~39 ) # (GND)))
// \UART_unit|Add1~42  = CARRY((!\UART_unit|Add1~39 ) # (!\UART_unit|SRAM_address [15]))

	.dataa(vcc),
	.datab(\UART_unit|SRAM_address [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~39 ),
	.combout(\UART_unit|Add1~41_combout ),
	.cout(\UART_unit|Add1~42 ));
// synopsys translate_off
defparam \UART_unit|Add1~41 .lut_mask = 16'h3C3F;
defparam \UART_unit|Add1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cycloneii_lcell_comb \UART_unit|Add1~43 (
// Equation(s):
// \UART_unit|Add1~43_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~41_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|Add1~41_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~43_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~43 .lut_mask = 16'h2022;
defparam \UART_unit|Add1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y8_N23
cycloneii_lcell_ff \UART_unit|SRAM_address[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~43_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [15]));

// Location: LCCOMB_X29_Y8_N14
cycloneii_lcell_comb \UART_unit|Add1~44 (
// Equation(s):
// \UART_unit|Add1~44_combout  = (\UART_unit|SRAM_address [16] & (\UART_unit|Add1~42  $ (GND))) # (!\UART_unit|SRAM_address [16] & (!\UART_unit|Add1~42  & VCC))
// \UART_unit|Add1~45  = CARRY((\UART_unit|SRAM_address [16] & !\UART_unit|Add1~42 ))

	.dataa(\UART_unit|SRAM_address [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|Add1~42 ),
	.combout(\UART_unit|Add1~44_combout ),
	.cout(\UART_unit|Add1~45 ));
// synopsys translate_off
defparam \UART_unit|Add1~44 .lut_mask = 16'hA50A;
defparam \UART_unit|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N16
cycloneii_lcell_comb \UART_unit|Add1~47 (
// Equation(s):
// \UART_unit|Add1~47_combout  = \UART_unit|Add1~45  $ (\UART_unit|SRAM_address [17])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_address [17]),
	.cin(\UART_unit|Add1~45 ),
	.combout(\UART_unit|Add1~47_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~47 .lut_mask = 16'h0FF0;
defparam \UART_unit|Add1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cycloneii_lcell_comb \UART_unit|Add1~49 (
// Equation(s):
// \UART_unit|Add1~49_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~47_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|Add1~47_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~49_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~49 .lut_mask = 16'h2022;
defparam \UART_unit|Add1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y8_N27
cycloneii_lcell_ff \UART_unit|SRAM_address[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~49_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [17]));

// Location: LCCOMB_X28_Y8_N20
cycloneii_lcell_comb \UART_unit|Add1~40 (
// Equation(s):
// \UART_unit|Add1~40_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~38_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|Add1~38_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~40_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~40 .lut_mask = 16'h2022;
defparam \UART_unit|Add1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y8_N21
cycloneii_lcell_ff \UART_unit|SRAM_address[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~40_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [14]));

// Location: LCCOMB_X29_Y8_N28
cycloneii_lcell_comb \UART_unit|LessThan1~0 (
// Equation(s):
// \UART_unit|LessThan1~0_combout  = (((!\UART_unit|SRAM_address [15]) # (!\UART_unit|SRAM_address [14])) # (!\UART_unit|SRAM_address [17])) # (!\UART_unit|SRAM_address [16])

	.dataa(\UART_unit|SRAM_address [16]),
	.datab(\UART_unit|SRAM_address [17]),
	.datac(\UART_unit|SRAM_address [14]),
	.datad(\UART_unit|SRAM_address [15]),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \UART_unit|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N30
cycloneii_lcell_comb \UART_unit|Add1~31 (
// Equation(s):
// \UART_unit|Add1~31_combout  = (!\UART_rx_initialize~regout  & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & ((\UART_unit|Add1~29_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|Add1~29_combout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~31_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~31 .lut_mask = 16'h2030;
defparam \UART_unit|Add1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y8_N31
cycloneii_lcell_ff \UART_unit|SRAM_address[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~31_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [11]));

// Location: LCCOMB_X28_Y8_N12
cycloneii_lcell_comb \UART_unit|Add1~28 (
// Equation(s):
// \UART_unit|Add1~28_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~26_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|Add1~26_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~28 .lut_mask = 16'h2022;
defparam \UART_unit|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y8_N13
cycloneii_lcell_ff \UART_unit|SRAM_address[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [10]));

// Location: LCCOMB_X29_Y8_N30
cycloneii_lcell_comb \UART_unit|LessThan1~1 (
// Equation(s):
// \UART_unit|LessThan1~1_combout  = (((!\UART_unit|SRAM_address [10]) # (!\UART_unit|SRAM_address [11])) # (!\UART_unit|SRAM_address [12])) # (!\UART_unit|SRAM_address [13])

	.dataa(\UART_unit|SRAM_address [13]),
	.datab(\UART_unit|SRAM_address [12]),
	.datac(\UART_unit|SRAM_address [11]),
	.datad(\UART_unit|SRAM_address [10]),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~1 .lut_mask = 16'h7FFF;
defparam \UART_unit|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N24
cycloneii_lcell_comb \UART_unit|LessThan1~2 (
// Equation(s):
// \UART_unit|LessThan1~2_combout  = (((!\UART_unit|SRAM_address [8]) # (!\UART_unit|SRAM_address [9])) # (!\UART_unit|SRAM_address [6])) # (!\UART_unit|SRAM_address [7])

	.dataa(\UART_unit|SRAM_address [7]),
	.datab(\UART_unit|SRAM_address [6]),
	.datac(\UART_unit|SRAM_address [9]),
	.datad(\UART_unit|SRAM_address [8]),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~2 .lut_mask = 16'h7FFF;
defparam \UART_unit|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cycloneii_lcell_comb \UART_unit|LessThan1~4 (
// Equation(s):
// \UART_unit|LessThan1~4_combout  = (\UART_unit|LessThan1~3_combout ) # ((\UART_unit|LessThan1~0_combout ) # ((\UART_unit|LessThan1~1_combout ) # (\UART_unit|LessThan1~2_combout )))

	.dataa(\UART_unit|LessThan1~3_combout ),
	.datab(\UART_unit|LessThan1~0_combout ),
	.datac(\UART_unit|LessThan1~1_combout ),
	.datad(\UART_unit|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~4 .lut_mask = 16'hFFFE;
defparam \UART_unit|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N22
cycloneii_lcell_comb \UART_unit|Add1~52 (
// Equation(s):
// \UART_unit|Add1~52_combout  = (!\UART_rx_initialize~regout  & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & ((\UART_unit|Add1~2_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|LessThan1~5_combout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datad(\UART_unit|Add1~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~52_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~52 .lut_mask = 16'h3010;
defparam \UART_unit|Add1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N23
cycloneii_lcell_ff \UART_unit|SRAM_address[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~52_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [1]));

// Location: LCCOMB_X29_Y9_N2
cycloneii_lcell_comb \UART_unit|LessThan1~5 (
// Equation(s):
// \UART_unit|LessThan1~5_combout  = ((\UART_unit|LessThan1~4_combout ) # (!\UART_unit|SRAM_address [1])) # (!\UART_unit|SRAM_address [0])

	.dataa(\UART_unit|SRAM_address [0]),
	.datab(\UART_unit|LessThan1~4_combout ),
	.datac(vcc),
	.datad(\UART_unit|SRAM_address [1]),
	.cin(gnd),
	.combout(\UART_unit|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|LessThan1~5 .lut_mask = 16'hDDFF;
defparam \UART_unit|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N4
cycloneii_lcell_comb \UART_unit|Add1~50 (
// Equation(s):
// \UART_unit|Add1~50_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~6_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|Add1~6_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~50 .lut_mask = 16'h2022;
defparam \UART_unit|Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y8_N5
cycloneii_lcell_ff \UART_unit|SRAM_address[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~50_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [3]));

// Location: LCCOMB_X28_Y8_N0
cycloneii_lcell_comb \UART_unit|Add1~10 (
// Equation(s):
// \UART_unit|Add1~10_combout  = (!\UART_rx_initialize~regout  & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & ((\UART_unit|Add1~8_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|Add1~8_combout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~10 .lut_mask = 16'h2030;
defparam \UART_unit|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y8_N1
cycloneii_lcell_ff \UART_unit|SRAM_address[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [4]));

// Location: LCCOMB_X28_Y8_N6
cycloneii_lcell_comb \UART_unit|Add1~51 (
// Equation(s):
// \UART_unit|Add1~51_combout  = (!\UART_rx_initialize~regout  & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & ((\UART_unit|Add1~4_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|Add1~4_combout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~51_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~51 .lut_mask = 16'h2030;
defparam \UART_unit|Add1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y8_N7
cycloneii_lcell_ff \UART_unit|SRAM_address[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~51_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [2]));

// Location: LCCOMB_X28_Y9_N2
cycloneii_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (!\UART_unit|SRAM_address [5] & (!\UART_unit|SRAM_address [3] & (!\UART_unit|SRAM_address [4] & !\UART_unit|SRAM_address [2])))

	.dataa(\UART_unit|SRAM_address [5]),
	.datab(\UART_unit|SRAM_address [3]),
	.datac(\UART_unit|SRAM_address [4]),
	.datad(\UART_unit|SRAM_address [2]),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'h0001;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N20
cycloneii_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (!\UART_unit|SRAM_address [13] & (!\UART_unit|SRAM_address [12] & (!\UART_unit|SRAM_address [11] & !\UART_unit|SRAM_address [10])))

	.dataa(\UART_unit|SRAM_address [13]),
	.datab(\UART_unit|SRAM_address [12]),
	.datac(\UART_unit|SRAM_address [11]),
	.datad(\UART_unit|SRAM_address [10]),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h0001;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N18
cycloneii_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!\UART_unit|SRAM_address [16] & (!\UART_unit|SRAM_address [17] & (!\UART_unit|SRAM_address [14] & !\UART_unit|SRAM_address [15])))

	.dataa(\UART_unit|SRAM_address [16]),
	.datab(\UART_unit|SRAM_address [17]),
	.datac(\UART_unit|SRAM_address [14]),
	.datad(\UART_unit|SRAM_address [15]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0001;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneii_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = (\Equal1~3_combout  & (\Equal1~4_combout  & (\Equal1~2_combout  & \Equal1~1_combout )))

	.dataa(\Equal1~3_combout ),
	.datab(\Equal1~4_combout ),
	.datac(\Equal1~2_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~5 .lut_mask = 16'h8000;
defparam \Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N24
cycloneii_lcell_comb \UART_unit|Add1~53 (
// Equation(s):
// \UART_unit|Add1~53_combout  = (!\UART_rx_initialize~regout  & (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & ((\UART_unit|Add1~0_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|Add1~0_combout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~53_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~53 .lut_mask = 16'h2030;
defparam \UART_unit|Add1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N25
cycloneii_lcell_ff \UART_unit|SRAM_address[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~53_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [0]));

// Location: LCCOMB_X29_Y9_N4
cycloneii_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!\UART_unit|SRAM_address [1] & !\UART_unit|SRAM_address [0])

	.dataa(\UART_unit|SRAM_address [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_address [0]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0055;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cycloneii_lcell_comb \always0~8 (
// Equation(s):
// \always0~8_combout  = (\always0~4_combout  & (\always0~7_combout  & ((!\Equal1~0_combout ) # (!\Equal1~5_combout ))))

	.dataa(\always0~4_combout ),
	.datab(\always0~7_combout ),
	.datac(\Equal1~5_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \always0~8 .lut_mask = 16'h0888;
defparam \always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneii_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!top_state[0] & ((top_state[1] & ((\always0~8_combout ))) # (!top_state[1] & (\Selector3~0_combout ))))

	.dataa(\Selector3~0_combout ),
	.datab(\always0~8_combout ),
	.datac(top_state[1]),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h00CA;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y9_N13
cycloneii_lcell_ff UART_rx_initialize(
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector1~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_rx_initialize~regout ));

// Location: LCFF_X28_Y7_N31
cycloneii_lcell_ff \UART_unit|UART_rx_unload_data (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Selector26~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_rx_initialize~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_rx_unload_data~regout ));

// Location: LCCOMB_X33_Y9_N8
cycloneii_lcell_comb \UART_unit|UART_RX|Empty~0 (
// Equation(s):
// \UART_unit|UART_RX|Empty~0_combout  = (\UART_unit|UART_RX|Frame_error[0]~14_combout  & (!\UART_unit|UART_rx_unload_data~regout  & (\UART_unit|UART_RX|Empty~regout ))) # (!\UART_unit|UART_RX|Frame_error[0]~14_combout  & 
// ((\UART_unit|UART_RX|RX_data_in~regout ) # ((!\UART_unit|UART_rx_unload_data~regout  & \UART_unit|UART_RX|Empty~regout ))))

	.dataa(\UART_unit|UART_RX|Frame_error[0]~14_combout ),
	.datab(\UART_unit|UART_rx_unload_data~regout ),
	.datac(\UART_unit|UART_RX|Empty~regout ),
	.datad(\UART_unit|UART_RX|RX_data_in~regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Empty~0 .lut_mask = 16'h7530;
defparam \UART_unit|UART_RX|Empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y9_N9
cycloneii_lcell_ff \UART_unit|UART_RX|Empty (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Empty~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|Empty~regout ));

// Location: LCCOMB_X28_Y7_N4
cycloneii_lcell_comb \UART_unit|UART_SRAM_state~14 (
// Equation(s):
// \UART_unit|UART_SRAM_state~14_combout  = (\UART_unit|UART_RX|Empty~regout  & ((\UART_unit|UART_SRAM_state~11_regout  & ((\UART_unit|UART_SRAM_state~13_regout ) # (!\UART_unit|UART_SRAM_state~12_regout ))) # (!\UART_unit|UART_SRAM_state~11_regout  & 
// (\UART_unit|UART_SRAM_state~12_regout ))))

	.dataa(\UART_unit|UART_SRAM_state~11_regout ),
	.datab(\UART_unit|UART_SRAM_state~12_regout ),
	.datac(\UART_unit|UART_SRAM_state~13_regout ),
	.datad(\UART_unit|UART_RX|Empty~regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state~14 .lut_mask = 16'hE600;
defparam \UART_unit|UART_SRAM_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N6
cycloneii_lcell_comb \UART_unit|new_line_count[1]~3 (
// Equation(s):
// \UART_unit|new_line_count[1]~3_combout  = (\UART_unit|new_line_count[1]~2_combout ) # ((\UART_unit|UART_RX|RX_data [0]) # (!\UART_unit|UART_RX|Empty~regout ))

	.dataa(\UART_unit|new_line_count[1]~2_combout ),
	.datab(vcc),
	.datac(\UART_unit|UART_RX|RX_data [0]),
	.datad(\UART_unit|UART_RX|Empty~regout ),
	.cin(gnd),
	.combout(\UART_unit|new_line_count[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|new_line_count[1]~3 .lut_mask = 16'hFAFF;
defparam \UART_unit|new_line_count[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N28
cycloneii_lcell_comb \UART_unit|UART_RX|Selector22~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector22~0_combout  = (!\UART_unit|UART_RX|RXC_state~8_regout  & (\UART_unit|UART_RX|RXC_state~9_regout  & \UART_unit|UART_RX|RX_data_in~regout ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datad(\UART_unit|UART_RX|RX_data_in~regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector22~0 .lut_mask = 16'h3000;
defparam \UART_unit|UART_RX|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N22
cycloneii_lcell_comb \UART_unit|UART_RX|data_buffer[7]~0 (
// Equation(s):
// \UART_unit|UART_RX|data_buffer[7]~0_combout  = (\UART_unit|UART_RX|RXC_state~9_regout  & (!\UART_unit|UART_RX|RXC_state~8_regout  & ((\UART_unit|UART_RX|Equal2~2_combout )))) # (!\UART_unit|UART_RX|RXC_state~9_regout  & 
// (\UART_unit|UART_RX|RXC_state~8_regout  & (\UART_unit|UART_RX|always0~2_combout )))

	.dataa(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_RX|always0~2_combout ),
	.datad(\UART_unit|UART_RX|Equal2~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|data_buffer[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|data_buffer[7]~0 .lut_mask = 16'h6240;
defparam \UART_unit|UART_RX|data_buffer[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y9_N29
cycloneii_lcell_ff \UART_unit|UART_RX|data_buffer[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Selector22~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_buffer [7]));

// Location: LCCOMB_X35_Y9_N16
cycloneii_lcell_comb \UART_unit|UART_RX|Selector23~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector23~0_combout  = (!\UART_unit|UART_RX|RXC_state~8_regout  & (\UART_unit|UART_RX|RXC_state~9_regout  & \UART_unit|UART_RX|data_buffer [7]))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datad(\UART_unit|UART_RX|data_buffer [7]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector23~0 .lut_mask = 16'h3000;
defparam \UART_unit|UART_RX|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y9_N17
cycloneii_lcell_ff \UART_unit|UART_RX|data_buffer[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Selector23~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_buffer [6]));

// Location: LCCOMB_X35_Y9_N10
cycloneii_lcell_comb \UART_unit|UART_RX|Selector24~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector24~0_combout  = (!\UART_unit|UART_RX|RXC_state~8_regout  & (\UART_unit|UART_RX|RXC_state~9_regout  & \UART_unit|UART_RX|data_buffer [6]))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datad(\UART_unit|UART_RX|data_buffer [6]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector24~0 .lut_mask = 16'h3000;
defparam \UART_unit|UART_RX|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y9_N11
cycloneii_lcell_ff \UART_unit|UART_RX|data_buffer[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Selector24~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_buffer [5]));

// Location: LCCOMB_X35_Y9_N6
cycloneii_lcell_comb \UART_unit|UART_RX|RX_data[7]~0 (
// Equation(s):
// \UART_unit|UART_RX|RX_data[7]~0_combout  = (\UART_unit|UART_RX|RX_data_in~regout  & (\UART_unit|UART_RX|RXC_state~8_regout  & (\UART_unit|UART_RX|RXC_state~9_regout  & \UART_unit|UART_RX|Equal2~2_combout )))

	.dataa(\UART_unit|UART_RX|RX_data_in~regout ),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datad(\UART_unit|UART_RX|Equal2~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[7]~0 .lut_mask = 16'h8000;
defparam \UART_unit|UART_RX|RX_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y9_N13
cycloneii_lcell_ff \UART_unit|UART_RX|RX_data[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|UART_RX|data_buffer [5]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RX_data [5]));

// Location: LCCOMB_X31_Y9_N10
cycloneii_lcell_comb \UART_unit|UART_RX|RX_data[6]~feeder (
// Equation(s):
// \UART_unit|UART_RX|RX_data[6]~feeder_combout  = \UART_unit|UART_RX|data_buffer [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|data_buffer [6]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RX_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[6]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|UART_RX|RX_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y9_N11
cycloneii_lcell_ff \UART_unit|UART_RX|RX_data[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|RX_data[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RX_data [6]));

// Location: LCCOMB_X31_Y9_N12
cycloneii_lcell_comb \UART_unit|new_line_count[1]~1 (
// Equation(s):
// \UART_unit|new_line_count[1]~1_combout  = (\UART_unit|new_line_count[1]~0_combout ) # ((\UART_unit|Equal1~0_combout ) # ((\UART_unit|UART_RX|RX_data [5]) # (\UART_unit|UART_RX|RX_data [6])))

	.dataa(\UART_unit|new_line_count[1]~0_combout ),
	.datab(\UART_unit|Equal1~0_combout ),
	.datac(\UART_unit|UART_RX|RX_data [5]),
	.datad(\UART_unit|UART_RX|RX_data [6]),
	.cin(gnd),
	.combout(\UART_unit|new_line_count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|new_line_count[1]~1 .lut_mask = 16'hFFFE;
defparam \UART_unit|new_line_count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cycloneii_lcell_comb \UART_unit|new_line_count[0]~4 (
// Equation(s):
// \UART_unit|new_line_count[0]~4_combout  = (!\UART_rx_initialize~regout  & (\UART_unit|new_line_count [0] $ (((!\UART_unit|new_line_count[1]~3_combout  & !\UART_unit|new_line_count[1]~1_combout )))))

	.dataa(\UART_rx_initialize~regout ),
	.datab(\UART_unit|new_line_count[1]~3_combout ),
	.datac(\UART_unit|new_line_count [0]),
	.datad(\UART_unit|new_line_count[1]~1_combout ),
	.cin(gnd),
	.combout(\UART_unit|new_line_count[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|new_line_count[0]~4 .lut_mask = 16'h5041;
defparam \UART_unit|new_line_count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y9_N11
cycloneii_lcell_ff \UART_unit|new_line_count[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|new_line_count[0]~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|new_line_count [0]));

// Location: LCCOMB_X28_Y9_N26
cycloneii_lcell_comb \UART_unit|Add0~0 (
// Equation(s):
// \UART_unit|Add0~0_combout  = \UART_unit|new_line_count [1] $ (\UART_unit|new_line_count [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_unit|new_line_count [1]),
	.datad(\UART_unit|new_line_count [0]),
	.cin(gnd),
	.combout(\UART_unit|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add0~0 .lut_mask = 16'h0FF0;
defparam \UART_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneii_lcell_comb \UART_unit|new_line_count[1]~5 (
// Equation(s):
// \UART_unit|new_line_count[1]~5_combout  = (\UART_rx_initialize~regout ) # ((!\UART_unit|new_line_count[1]~3_combout  & !\UART_unit|new_line_count[1]~1_combout ))

	.dataa(\UART_rx_initialize~regout ),
	.datab(vcc),
	.datac(\UART_unit|new_line_count[1]~3_combout ),
	.datad(\UART_unit|new_line_count[1]~1_combout ),
	.cin(gnd),
	.combout(\UART_unit|new_line_count[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|new_line_count[1]~5 .lut_mask = 16'hAAAF;
defparam \UART_unit|new_line_count[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y9_N27
cycloneii_lcell_ff \UART_unit|new_line_count[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add0~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_rx_initialize~regout ),
	.sload(gnd),
	.ena(\UART_unit|new_line_count[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|new_line_count [1]));

// Location: LCCOMB_X28_Y9_N28
cycloneii_lcell_comb \UART_unit|Equal1~0 (
// Equation(s):
// \UART_unit|Equal1~0_combout  = (\UART_unit|new_line_count [1] & \UART_unit|new_line_count [0])

	.dataa(vcc),
	.datab(\UART_unit|new_line_count [1]),
	.datac(vcc),
	.datad(\UART_unit|new_line_count [0]),
	.cin(gnd),
	.combout(\UART_unit|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Equal1~0 .lut_mask = 16'hCC00;
defparam \UART_unit|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N8
cycloneii_lcell_comb \UART_unit|Selector3~0 (
// Equation(s):
// \UART_unit|Selector3~0_combout  = (\UART_unit|UART_SRAM_state~12_regout  & ((\UART_unit|UART_SRAM_state~11_regout ) # ((!\UART_unit|UART_SRAM_state~13_regout  & \UART_unit|Equal1~0_combout ))))

	.dataa(\UART_unit|UART_SRAM_state~11_regout ),
	.datab(\UART_unit|UART_SRAM_state~13_regout ),
	.datac(\UART_unit|Equal1~0_combout ),
	.datad(\UART_unit|UART_SRAM_state~12_regout ),
	.cin(gnd),
	.combout(\UART_unit|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector3~0 .lut_mask = 16'hBA00;
defparam \UART_unit|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N2
cycloneii_lcell_comb \UART_unit|Selector3~1 (
// Equation(s):
// \UART_unit|Selector3~1_combout  = (!\UART_unit|UART_RX|Empty~regout  & ((\UART_unit|Selector3~0_combout ) # ((\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & \UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_unit|LessThan1~5_combout ),
	.datac(\UART_unit|Selector3~0_combout ),
	.datad(\UART_unit|UART_RX|Empty~regout ),
	.cin(gnd),
	.combout(\UART_unit|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector3~1 .lut_mask = 16'h00F8;
defparam \UART_unit|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cycloneii_lcell_comb \UART_unit|UART_SRAM_state~15 (
// Equation(s):
// \UART_unit|UART_SRAM_state~15_combout  = (\UART_unit|UART_SRAM_state~14_combout ) # (\UART_unit|Selector3~1_combout )

	.dataa(vcc),
	.datab(\UART_unit|UART_SRAM_state~14_combout ),
	.datac(vcc),
	.datad(\UART_unit|Selector3~1_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state~15 .lut_mask = 16'hFFCC;
defparam \UART_unit|UART_SRAM_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y9_N17
cycloneii_lcell_ff \UART_unit|UART_SRAM_state~12 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_SRAM_state~15_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_rx_initialize~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_SRAM_state~12_regout ));

// Location: LCCOMB_X28_Y7_N0
cycloneii_lcell_comb \UART_unit|UART_SRAM_state~16 (
// Equation(s):
// \UART_unit|UART_SRAM_state~16_combout  = (\UART_unit|UART_SRAM_state~11_regout  & ((\UART_unit|UART_SRAM_state~13_regout ) # ((\UART_unit|UART_SRAM_state~12_regout  & \UART_unit|UART_RX|Empty~regout )))) # (!\UART_unit|UART_SRAM_state~11_regout  & 
// (\UART_unit|UART_SRAM_state~13_regout  & ((\UART_unit|UART_RX|Empty~regout ) # (!\UART_unit|UART_SRAM_state~12_regout ))))

	.dataa(\UART_unit|UART_SRAM_state~11_regout ),
	.datab(\UART_unit|UART_SRAM_state~12_regout ),
	.datac(\UART_unit|UART_SRAM_state~13_regout ),
	.datad(\UART_unit|UART_RX|Empty~regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state~16 .lut_mask = 16'hF8B0;
defparam \UART_unit|UART_SRAM_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y7_N1
cycloneii_lcell_ff \UART_unit|UART_SRAM_state~13 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_SRAM_state~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_rx_initialize~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_SRAM_state~13_regout ));

// Location: LCCOMB_X28_Y7_N24
cycloneii_lcell_comb \UART_unit|Selector7~2 (
// Equation(s):
// \UART_unit|Selector7~2_combout  = (\UART_unit|UART_rx_enable~regout  & ((\UART_unit|LessThan1~5_combout ) # ((\UART_unit|UART_RX|Empty~regout ) # (!\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ))))

	.dataa(\UART_unit|UART_rx_enable~regout ),
	.datab(\UART_unit|LessThan1~5_combout ),
	.datac(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datad(\UART_unit|UART_RX|Empty~regout ),
	.cin(gnd),
	.combout(\UART_unit|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector7~2 .lut_mask = 16'hAA8A;
defparam \UART_unit|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N28
cycloneii_lcell_comb \UART_unit|Selector7~3 (
// Equation(s):
// \UART_unit|Selector7~3_combout  = (\UART_unit|Selector7~2_combout ) # ((!\UART_unit|SRAM_address[1]~1_combout  & ((!\UART_unit|UART_SRAM_state~12_regout ) # (!\UART_unit|UART_SRAM_state~13_regout ))))

	.dataa(\UART_unit|SRAM_address[1]~1_combout ),
	.datab(\UART_unit|UART_SRAM_state~13_regout ),
	.datac(\UART_unit|Selector7~2_combout ),
	.datad(\UART_unit|UART_SRAM_state~12_regout ),
	.cin(gnd),
	.combout(\UART_unit|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Selector7~3 .lut_mask = 16'hF1F5;
defparam \UART_unit|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y7_N29
cycloneii_lcell_ff \UART_unit|UART_rx_enable (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Selector7~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_rx_initialize~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_rx_enable~regout ));

// Location: LCCOMB_X34_Y9_N18
cycloneii_lcell_comb \UART_unit|UART_RX|Frame_error[0]~6 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[0]~6_combout  = (\UART_unit|UART_RX|RXC_state~8_regout ) # (((\UART_unit|UART_RX|RX_data_in~regout ) # (\UART_unit|UART_RX|RXC_state~9_regout )) # (!\UART_unit|UART_rx_enable~regout ))

	.dataa(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datab(\UART_unit|UART_rx_enable~regout ),
	.datac(\UART_unit|UART_RX|RX_data_in~regout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Frame_error[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[0]~6 .lut_mask = 16'hFFFB;
defparam \UART_unit|UART_RX|Frame_error[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N14
cycloneii_lcell_comb \UART_unit|UART_RX|Selector0~4 (
// Equation(s):
// \UART_unit|UART_RX|Selector0~4_combout  = (\UART_unit|UART_RX|Selector0~5_combout ) # ((\UART_unit|UART_RX|Selector0~3_combout ) # (!\UART_unit|UART_RX|Frame_error[0]~6_combout ))

	.dataa(\UART_unit|UART_RX|Selector0~5_combout ),
	.datab(vcc),
	.datac(\UART_unit|UART_RX|Selector0~3_combout ),
	.datad(\UART_unit|UART_RX|Frame_error[0]~6_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector0~4 .lut_mask = 16'hFAFF;
defparam \UART_unit|UART_RX|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N28
cycloneii_lcell_comb \UART_unit|UART_RX|RXC_state~13 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state~13_combout  = (\UART_unit|UART_RX|Selector0~5_combout ) # ((!\UART_unit|UART_RX|RXC_state~9_regout  & (\UART_unit|UART_RX|RXC_state~8_regout  & \UART_unit|UART_RX|always0~2_combout )))

	.dataa(\UART_unit|UART_RX|Selector0~5_combout ),
	.datab(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|always0~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state~13 .lut_mask = 16'hBAAA;
defparam \UART_unit|UART_RX|RXC_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N0
cycloneii_lcell_comb \UART_unit|UART_RX|RXC_state~14 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state~14_combout  = (\UART_unit|UART_RX|Frame_error[0]~14_combout  & ((\UART_unit|UART_RX|Selector0~4_combout  & ((\UART_unit|UART_RX|RXC_state~13_combout ))) # (!\UART_unit|UART_RX|Selector0~4_combout  & 
// (\UART_unit|UART_RX|RXC_state~9_regout ))))

	.dataa(\UART_unit|UART_RX|Frame_error[0]~14_combout ),
	.datab(\UART_unit|UART_RX|Selector0~4_combout ),
	.datac(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datad(\UART_unit|UART_RX|RXC_state~13_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state~14 .lut_mask = 16'hA820;
defparam \UART_unit|UART_RX|RXC_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y9_N1
cycloneii_lcell_ff \UART_unit|UART_RX|RXC_state~9 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|RXC_state~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RXC_state~9_regout ));

// Location: LCCOMB_X35_Y9_N0
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[0]~13 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[0]~13_combout  = (!\UART_unit|UART_RX|RXC_state~9_regout  & ((\UART_unit|UART_RX|RX_data_in~regout ) # ((!\UART_unit|UART_RX|RXC_state~8_regout  & !\UART_unit|UART_rx_enable~regout ))))

	.dataa(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_rx_enable~regout ),
	.datad(\UART_unit|UART_RX|RX_data_in~regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[0]~13 .lut_mask = 16'h5501;
defparam \UART_unit|UART_RX|clock_count[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N18
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[0]~14 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[0]~14_combout  = (!\UART_unit|UART_RX|clock_count[0]~13_combout  & (((!\UART_unit|UART_RX|RXC_state~9_regout ) # (!\UART_unit|UART_RX|RXC_state~8_regout )) # (!\UART_unit|UART_RX|Equal2~2_combout )))

	.dataa(\UART_unit|UART_RX|Equal2~2_combout ),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datad(\UART_unit|UART_RX|clock_count[0]~13_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[0]~14 .lut_mask = 16'h007F;
defparam \UART_unit|UART_RX|clock_count[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y9_N13
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[1]~15_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[0]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [1]));

// Location: LCCOMB_X36_Y9_N20
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[5]~23 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[5]~23_combout  = (\UART_unit|UART_RX|clock_count [5] & (!\UART_unit|UART_RX|clock_count[4]~22 )) # (!\UART_unit|UART_RX|clock_count [5] & ((\UART_unit|UART_RX|clock_count[4]~22 ) # (GND)))
// \UART_unit|UART_RX|clock_count[5]~24  = CARRY((!\UART_unit|UART_RX|clock_count[4]~22 ) # (!\UART_unit|UART_RX|clock_count [5]))

	.dataa(\UART_unit|UART_RX|clock_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[4]~22 ),
	.combout(\UART_unit|UART_RX|clock_count[5]~23_combout ),
	.cout(\UART_unit|UART_RX|clock_count[5]~24 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[5]~23 .lut_mask = 16'h5A5F;
defparam \UART_unit|UART_RX|clock_count[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y9_N21
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[5]~23_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[0]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [5]));

// Location: LCCOMB_X35_Y9_N8
cycloneii_lcell_comb \UART_unit|UART_RX|always0~0 (
// Equation(s):
// \UART_unit|UART_RX|always0~0_combout  = (\UART_unit|UART_RX|clock_count [2] & (\UART_unit|UART_RX|clock_count [1] & (!\UART_unit|UART_RX|RX_data_in~regout  & !\UART_unit|UART_RX|clock_count [5])))

	.dataa(\UART_unit|UART_RX|clock_count [2]),
	.datab(\UART_unit|UART_RX|clock_count [1]),
	.datac(\UART_unit|UART_RX|RX_data_in~regout ),
	.datad(\UART_unit|UART_RX|clock_count [5]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|always0~0 .lut_mask = 16'h0008;
defparam \UART_unit|UART_RX|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N24
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[7]~27 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[7]~27_combout  = (\UART_unit|UART_RX|clock_count [7] & (!\UART_unit|UART_RX|clock_count[6]~26 )) # (!\UART_unit|UART_RX|clock_count [7] & ((\UART_unit|UART_RX|clock_count[6]~26 ) # (GND)))
// \UART_unit|UART_RX|clock_count[7]~28  = CARRY((!\UART_unit|UART_RX|clock_count[6]~26 ) # (!\UART_unit|UART_RX|clock_count [7]))

	.dataa(\UART_unit|UART_RX|clock_count [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[6]~26 ),
	.combout(\UART_unit|UART_RX|clock_count[7]~27_combout ),
	.cout(\UART_unit|UART_RX|clock_count[7]~28 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[7]~27 .lut_mask = 16'h5A5F;
defparam \UART_unit|UART_RX|clock_count[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N26
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[8]~29 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[8]~29_combout  = (\UART_unit|UART_RX|clock_count [8] & (\UART_unit|UART_RX|clock_count[7]~28  $ (GND))) # (!\UART_unit|UART_RX|clock_count [8] & (!\UART_unit|UART_RX|clock_count[7]~28  & VCC))
// \UART_unit|UART_RX|clock_count[8]~30  = CARRY((\UART_unit|UART_RX|clock_count [8] & !\UART_unit|UART_RX|clock_count[7]~28 ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|clock_count [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[7]~28 ),
	.combout(\UART_unit|UART_RX|clock_count[8]~29_combout ),
	.cout(\UART_unit|UART_RX|clock_count[8]~30 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[8]~29 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|clock_count[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y9_N27
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[8]~29_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[0]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [8]));

// Location: LCCOMB_X35_Y9_N2
cycloneii_lcell_comb \UART_unit|UART_RX|always0~1 (
// Equation(s):
// \UART_unit|UART_RX|always0~1_combout  = (\UART_unit|UART_RX|clock_count [6] & !\UART_unit|UART_RX|clock_count [8])

	.dataa(\UART_unit|UART_RX|clock_count [6]),
	.datab(vcc),
	.datac(\UART_unit|UART_RX|clock_count [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|always0~1 .lut_mask = 16'h0A0A;
defparam \UART_unit|UART_RX|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N4
cycloneii_lcell_comb \UART_unit|UART_RX|always0~2 (
// Equation(s):
// \UART_unit|UART_RX|always0~2_combout  = (!\UART_unit|UART_RX|clock_count [9] & (\UART_unit|UART_RX|Equal2~0_combout  & (\UART_unit|UART_RX|always0~0_combout  & \UART_unit|UART_RX|always0~1_combout )))

	.dataa(\UART_unit|UART_RX|clock_count [9]),
	.datab(\UART_unit|UART_RX|Equal2~0_combout ),
	.datac(\UART_unit|UART_RX|always0~0_combout ),
	.datad(\UART_unit|UART_RX|always0~1_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|always0~2 .lut_mask = 16'h4000;
defparam \UART_unit|UART_RX|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N14
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[0]~12 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[0]~12_combout  = (\UART_unit|UART_RX|RXC_state~9_regout  & (!\UART_unit|UART_RX|RXC_state~8_regout  & ((\UART_unit|UART_RX|Equal2~2_combout )))) # (!\UART_unit|UART_RX|RXC_state~9_regout  & 
// (((\UART_unit|UART_RX|always0~2_combout )) # (!\UART_unit|UART_RX|RXC_state~8_regout )))

	.dataa(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_RX|always0~2_combout ),
	.datad(\UART_unit|UART_RX|Equal2~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[0]~12 .lut_mask = 16'h7351;
defparam \UART_unit|UART_RX|clock_count[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y9_N15
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[2]~17_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[0]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [2]));

// Location: LCCOMB_X36_Y9_N18
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[4]~21 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[4]~21_combout  = (\UART_unit|UART_RX|clock_count [4] & (\UART_unit|UART_RX|clock_count[3]~20  $ (GND))) # (!\UART_unit|UART_RX|clock_count [4] & (!\UART_unit|UART_RX|clock_count[3]~20  & VCC))
// \UART_unit|UART_RX|clock_count[4]~22  = CARRY((\UART_unit|UART_RX|clock_count [4] & !\UART_unit|UART_RX|clock_count[3]~20 ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|clock_count [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[3]~20 ),
	.combout(\UART_unit|UART_RX|clock_count[4]~21_combout ),
	.cout(\UART_unit|UART_RX|clock_count[4]~22 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[4]~21 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|clock_count[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y9_N19
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[4]~21_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[0]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [4]));

// Location: LCCOMB_X36_Y9_N22
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[6]~25 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[6]~25_combout  = (\UART_unit|UART_RX|clock_count [6] & (\UART_unit|UART_RX|clock_count[5]~24  $ (GND))) # (!\UART_unit|UART_RX|clock_count [6] & (!\UART_unit|UART_RX|clock_count[5]~24  & VCC))
// \UART_unit|UART_RX|clock_count[6]~26  = CARRY((\UART_unit|UART_RX|clock_count [6] & !\UART_unit|UART_RX|clock_count[5]~24 ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|clock_count [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[5]~24 ),
	.combout(\UART_unit|UART_RX|clock_count[6]~25_combout ),
	.cout(\UART_unit|UART_RX|clock_count[6]~26 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[6]~25 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|clock_count[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y9_N23
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[6]~25_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[0]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [6]));

// Location: LCFF_X36_Y9_N25
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[7]~27_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[0]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [7]));

// Location: LCFF_X36_Y9_N11
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[0]~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[0]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [0]));

// Location: LCCOMB_X35_Y9_N26
cycloneii_lcell_comb \UART_unit|UART_RX|Equal2~0 (
// Equation(s):
// \UART_unit|UART_RX|Equal2~0_combout  = (!\UART_unit|UART_RX|clock_count [3] & (\UART_unit|UART_RX|clock_count [7] & (\UART_unit|UART_RX|clock_count [0] & \UART_unit|UART_RX|clock_count [4])))

	.dataa(\UART_unit|UART_RX|clock_count [3]),
	.datab(\UART_unit|UART_RX|clock_count [7]),
	.datac(\UART_unit|UART_RX|clock_count [0]),
	.datad(\UART_unit|UART_RX|clock_count [4]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Equal2~0 .lut_mask = 16'h4000;
defparam \UART_unit|UART_RX|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N28
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[9]~31 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[9]~31_combout  = \UART_unit|UART_RX|clock_count[8]~30  $ (\UART_unit|UART_RX|clock_count [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|clock_count [9]),
	.cin(\UART_unit|UART_RX|clock_count[8]~30 ),
	.combout(\UART_unit|UART_RX|clock_count[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[9]~31 .lut_mask = 16'h0FF0;
defparam \UART_unit|UART_RX|clock_count[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y9_N29
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[9]~31_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[0]~12_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [9]));

// Location: LCCOMB_X35_Y9_N30
cycloneii_lcell_comb \UART_unit|UART_RX|Equal2~2 (
// Equation(s):
// \UART_unit|UART_RX|Equal2~2_combout  = (\UART_unit|UART_RX|Equal2~1_combout  & (\UART_unit|UART_RX|Equal2~0_combout  & (\UART_unit|UART_RX|clock_count [8] & !\UART_unit|UART_RX|clock_count [9])))

	.dataa(\UART_unit|UART_RX|Equal2~1_combout ),
	.datab(\UART_unit|UART_RX|Equal2~0_combout ),
	.datac(\UART_unit|UART_RX|clock_count [8]),
	.datad(\UART_unit|UART_RX|clock_count [9]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Equal2~2 .lut_mask = 16'h0080;
defparam \UART_unit|UART_RX|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N24
cycloneii_lcell_comb \UART_unit|UART_RX|RXC_state~15 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state~15_combout  = (\UART_unit|UART_RX|RXC_state~12_combout  & (((!\UART_unit|UART_RX|RXC_state~9_regout ) # (!\UART_unit|UART_RX|RXC_state~8_regout )) # (!\UART_unit|UART_RX|Equal2~2_combout )))

	.dataa(\UART_unit|UART_RX|RXC_state~12_combout ),
	.datab(\UART_unit|UART_RX|Equal2~2_combout ),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state~15 .lut_mask = 16'h2AAA;
defparam \UART_unit|UART_RX|RXC_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y9_N25
cycloneii_lcell_ff \UART_unit|UART_RX|RXC_state~8 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|RXC_state~15_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RXC_state~8_regout ));

// Location: LCCOMB_X32_Y9_N16
cycloneii_lcell_comb \UART_unit|UART_RX|Selector28~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector28~0_combout  = (\UART_unit|UART_RX|data_buffer [2] & (!\UART_unit|UART_RX|RXC_state~8_regout  & \UART_unit|UART_RX|RXC_state~9_regout ))

	.dataa(\UART_unit|UART_RX|data_buffer [2]),
	.datab(vcc),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector28~0 .lut_mask = 16'h0A00;
defparam \UART_unit|UART_RX|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y9_N17
cycloneii_lcell_ff \UART_unit|UART_RX|data_buffer[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Selector28~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_buffer [1]));

// Location: LCCOMB_X32_Y9_N26
cycloneii_lcell_comb \UART_unit|UART_RX|Selector29~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector29~0_combout  = (!\UART_unit|UART_RX|RXC_state~8_regout  & (\UART_unit|UART_RX|data_buffer [1] & \UART_unit|UART_RX|RXC_state~9_regout ))

	.dataa(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datab(vcc),
	.datac(\UART_unit|UART_RX|data_buffer [1]),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector29~0 .lut_mask = 16'h5000;
defparam \UART_unit|UART_RX|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y9_N27
cycloneii_lcell_ff \UART_unit|UART_RX|data_buffer[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Selector29~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_buffer [0]));

// Location: LCFF_X31_Y9_N7
cycloneii_lcell_ff \UART_unit|UART_RX|RX_data[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|UART_RX|data_buffer [0]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RX_data [0]));

// Location: LCCOMB_X31_Y9_N8
cycloneii_lcell_comb \UART_unit|SRAM_write_data~0 (
// Equation(s):
// \UART_unit|SRAM_write_data~0_combout  = (!\UART_rx_initialize~regout  & \UART_unit|UART_RX|RX_data [0])

	.dataa(\UART_rx_initialize~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|RX_data [0]),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~0 .lut_mask = 16'h5500;
defparam \UART_unit|SRAM_write_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N24
cycloneii_lcell_comb \UART_unit|SRAM_write_data[0]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[0]~feeder_combout  = \UART_unit|SRAM_write_data~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[0]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N20
cycloneii_lcell_comb \UART_unit|SRAM_write_data[4]~1 (
// Equation(s):
// \UART_unit|SRAM_write_data[4]~1_combout  = (\UART_rx_initialize~regout ) # ((\UART_unit|UART_SRAM_state~11_regout  & (\UART_unit|UART_SRAM_state~13_regout  & \UART_unit|UART_RX|Empty~regout )))

	.dataa(\UART_unit|UART_SRAM_state~11_regout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|UART_SRAM_state~13_regout ),
	.datad(\UART_unit|UART_RX|Empty~regout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[4]~1 .lut_mask = 16'hECCC;
defparam \UART_unit|SRAM_write_data[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y7_N25
cycloneii_lcell_ff \UART_unit|SRAM_write_data[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [0]));

// Location: LCCOMB_X29_Y7_N30
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[0]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[0]~feeder_combout  = \UART_unit|SRAM_write_data [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data [0]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[0]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N31
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [0]));

// Location: LCCOMB_X29_Y7_N26
cycloneii_lcell_comb \SRAM_we_n~0 (
// Equation(s):
// \SRAM_we_n~0_combout  = (top_state[0] $ (!top_state[1])) # (!\UART_unit|SRAM_we_n~regout )

	.dataa(top_state[0]),
	.datab(vcc),
	.datac(top_state[1]),
	.datad(\UART_unit|SRAM_we_n~regout ),
	.cin(gnd),
	.combout(\SRAM_we_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_we_n~0 .lut_mask = 16'hA5FF;
defparam \SRAM_we_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N28
cycloneii_lcell_comb \SRAM_unit|SRAM_WE_N_O~0 (
// Equation(s):
// \SRAM_unit|SRAM_WE_N_O~0_combout  = !\SRAM_we_n~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_we_n~0_combout ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_WE_N_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_WE_N_O~0 .lut_mask = 16'h00FF;
defparam \SRAM_unit|SRAM_WE_N_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N29
cycloneii_lcell_ff \SRAM_unit|SRAM_WE_N_O (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_WE_N_O~0_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_WE_N_O~regout ));

// Location: LCFF_X31_Y9_N5
cycloneii_lcell_ff \UART_unit|UART_RX|RX_data[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|UART_RX|data_buffer [1]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RX_data [1]));

// Location: LCCOMB_X31_Y9_N26
cycloneii_lcell_comb \UART_unit|SRAM_write_data~2 (
// Equation(s):
// \UART_unit|SRAM_write_data~2_combout  = (!\UART_rx_initialize~regout  & \UART_unit|UART_RX|RX_data [1])

	.dataa(\UART_rx_initialize~regout ),
	.datab(vcc),
	.datac(\UART_unit|UART_RX|RX_data [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~2 .lut_mask = 16'h5050;
defparam \UART_unit|SRAM_write_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N10
cycloneii_lcell_comb \UART_unit|SRAM_write_data[1]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[1]~feeder_combout  = \UART_unit|SRAM_write_data~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[1]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y7_N11
cycloneii_lcell_ff \UART_unit|SRAM_write_data[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [1]));

// Location: LCFF_X29_Y7_N17
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|SRAM_write_data [1]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [1]));

// Location: LCCOMB_X32_Y9_N12
cycloneii_lcell_comb \UART_unit|UART_RX|Selector27~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector27~0_combout  = (\UART_unit|UART_RX|data_buffer [3] & (!\UART_unit|UART_RX|RXC_state~8_regout  & \UART_unit|UART_RX|RXC_state~9_regout ))

	.dataa(\UART_unit|UART_RX|data_buffer [3]),
	.datab(vcc),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector27~0 .lut_mask = 16'h0A00;
defparam \UART_unit|UART_RX|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y9_N13
cycloneii_lcell_ff \UART_unit|UART_RX|data_buffer[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Selector27~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_buffer [2]));

// Location: LCFF_X31_Y9_N25
cycloneii_lcell_ff \UART_unit|UART_RX|RX_data[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|UART_RX|data_buffer [2]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RX_data [2]));

// Location: LCCOMB_X31_Y9_N28
cycloneii_lcell_comb \UART_unit|SRAM_write_data~3 (
// Equation(s):
// \UART_unit|SRAM_write_data~3_combout  = (!\UART_rx_initialize~regout  & \UART_unit|UART_RX|RX_data [2])

	.dataa(\UART_rx_initialize~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|RX_data [2]),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~3 .lut_mask = 16'h5500;
defparam \UART_unit|SRAM_write_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N4
cycloneii_lcell_comb \UART_unit|SRAM_write_data[2]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[2]~feeder_combout  = \UART_unit|SRAM_write_data~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data~3_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[2]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y7_N5
cycloneii_lcell_ff \UART_unit|SRAM_write_data[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [2]));

// Location: LCCOMB_X29_Y7_N18
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[2]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[2]~feeder_combout  = \UART_unit|SRAM_write_data [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data [2]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[2]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N19
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [2]));

// Location: LCCOMB_X35_Y9_N20
cycloneii_lcell_comb \UART_unit|UART_RX|Selector25~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector25~0_combout  = (!\UART_unit|UART_RX|RXC_state~8_regout  & (\UART_unit|UART_RX|RXC_state~9_regout  & \UART_unit|UART_RX|data_buffer [5]))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datad(\UART_unit|UART_RX|data_buffer [5]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector25~0 .lut_mask = 16'h3000;
defparam \UART_unit|UART_RX|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y9_N21
cycloneii_lcell_ff \UART_unit|UART_RX|data_buffer[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Selector25~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_buffer [4]));

// Location: LCCOMB_X32_Y9_N6
cycloneii_lcell_comb \UART_unit|UART_RX|Selector26~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector26~0_combout  = (\UART_unit|UART_RX|RXC_state~9_regout  & (!\UART_unit|UART_RX|RXC_state~8_regout  & \UART_unit|UART_RX|data_buffer [4]))

	.dataa(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datab(vcc),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|data_buffer [4]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector26~0 .lut_mask = 16'h0A00;
defparam \UART_unit|UART_RX|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y9_N7
cycloneii_lcell_ff \UART_unit|UART_RX|data_buffer[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Selector26~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|data_buffer[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_buffer [3]));

// Location: LCCOMB_X31_Y9_N2
cycloneii_lcell_comb \UART_unit|UART_RX|RX_data[3]~feeder (
// Equation(s):
// \UART_unit|UART_RX|RX_data[3]~feeder_combout  = \UART_unit|UART_RX|data_buffer [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|data_buffer [3]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RX_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[3]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|UART_RX|RX_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y9_N3
cycloneii_lcell_ff \UART_unit|UART_RX|RX_data[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|RX_data[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RX_data [3]));

// Location: LCCOMB_X31_Y9_N22
cycloneii_lcell_comb \UART_unit|SRAM_write_data~4 (
// Equation(s):
// \UART_unit|SRAM_write_data~4_combout  = (!\UART_rx_initialize~regout  & \UART_unit|UART_RX|RX_data [3])

	.dataa(\UART_rx_initialize~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|RX_data [3]),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~4 .lut_mask = 16'h5500;
defparam \UART_unit|SRAM_write_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N30
cycloneii_lcell_comb \UART_unit|SRAM_write_data[3]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[3]~feeder_combout  = \UART_unit|SRAM_write_data~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data~4_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[3]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y7_N31
cycloneii_lcell_ff \UART_unit|SRAM_write_data[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [3]));

// Location: LCCOMB_X29_Y7_N20
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[3]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[3]~feeder_combout  = \UART_unit|SRAM_write_data [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data [3]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N21
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [3]));

// Location: LCCOMB_X31_Y9_N30
cycloneii_lcell_comb \UART_unit|UART_RX|RX_data[4]~feeder (
// Equation(s):
// \UART_unit|UART_RX|RX_data[4]~feeder_combout  = \UART_unit|UART_RX|data_buffer [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|data_buffer [4]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RX_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RX_data[4]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|UART_RX|RX_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y9_N31
cycloneii_lcell_ff \UART_unit|UART_RX|RX_data[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|RX_data[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RX_data [4]));

// Location: LCCOMB_X31_Y9_N0
cycloneii_lcell_comb \UART_unit|SRAM_write_data~5 (
// Equation(s):
// \UART_unit|SRAM_write_data~5_combout  = (!\UART_rx_initialize~regout  & \UART_unit|UART_RX|RX_data [4])

	.dataa(\UART_rx_initialize~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|RX_data [4]),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~5 .lut_mask = 16'h5500;
defparam \UART_unit|SRAM_write_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N16
cycloneii_lcell_comb \UART_unit|SRAM_write_data[4]~feeder (
// Equation(s):
// \UART_unit|SRAM_write_data[4]~feeder_combout  = \UART_unit|SRAM_write_data~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[4]~feeder .lut_mask = 16'hFF00;
defparam \UART_unit|SRAM_write_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y7_N17
cycloneii_lcell_ff \UART_unit|SRAM_write_data[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [4]));

// Location: LCFF_X29_Y7_N15
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|SRAM_write_data [4]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [4]));

// Location: LCCOMB_X31_Y9_N18
cycloneii_lcell_comb \UART_unit|SRAM_write_data~6 (
// Equation(s):
// \UART_unit|SRAM_write_data~6_combout  = (!\UART_rx_initialize~regout  & \UART_unit|UART_RX|RX_data [5])

	.dataa(\UART_rx_initialize~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|RX_data [5]),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~6 .lut_mask = 16'h5500;
defparam \UART_unit|SRAM_write_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y7_N3
cycloneii_lcell_ff \UART_unit|SRAM_write_data[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|SRAM_write_data~6_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|SRAM_write_data[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [5]));

// Location: LCCOMB_X29_Y7_N8
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[5]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[5]~feeder_combout  = \UART_unit|SRAM_write_data [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data [5]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[5]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N9
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [5]));

// Location: LCCOMB_X31_Y9_N20
cycloneii_lcell_comb \UART_unit|SRAM_write_data~7 (
// Equation(s):
// \UART_unit|SRAM_write_data~7_combout  = (!\UART_rx_initialize~regout  & \UART_unit|UART_RX|RX_data [6])

	.dataa(\UART_rx_initialize~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|RX_data [6]),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~7 .lut_mask = 16'h5500;
defparam \UART_unit|SRAM_write_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y7_N13
cycloneii_lcell_ff \UART_unit|SRAM_write_data[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|SRAM_write_data~7_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|SRAM_write_data[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [6]));

// Location: LCFF_X29_Y7_N11
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|SRAM_write_data [6]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [6]));

// Location: LCFF_X31_Y9_N17
cycloneii_lcell_ff \UART_unit|UART_RX|RX_data[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|UART_RX|data_buffer [7]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|UART_RX|RX_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RX_data [7]));

// Location: LCCOMB_X31_Y9_N14
cycloneii_lcell_comb \UART_unit|SRAM_write_data~8 (
// Equation(s):
// \UART_unit|SRAM_write_data~8_combout  = (!\UART_rx_initialize~regout  & \UART_unit|UART_RX|RX_data [7])

	.dataa(\UART_rx_initialize~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|RX_data [7]),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data~8 .lut_mask = 16'h5500;
defparam \UART_unit|SRAM_write_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y7_N23
cycloneii_lcell_ff \UART_unit|SRAM_write_data[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|SRAM_write_data~8_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_unit|SRAM_write_data[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [7]));

// Location: LCCOMB_X29_Y7_N12
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[7]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[7]~feeder_combout  = \UART_unit|SRAM_write_data [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data [7]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[7]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N13
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [7]));

// Location: LCCOMB_X28_Y7_N6
cycloneii_lcell_comb \UART_unit|UART_SRAM_state~17 (
// Equation(s):
// \UART_unit|UART_SRAM_state~17_combout  = (\UART_unit|UART_SRAM_state~11_regout  & ((\UART_unit|UART_SRAM_state~13_regout ) # ((!\UART_unit|UART_SRAM_state~12_regout )))) # (!\UART_unit|UART_SRAM_state~11_regout  & ((\UART_unit|UART_SRAM_state~13_regout  & 
// ((!\UART_unit|UART_SRAM_state~12_regout ))) # (!\UART_unit|UART_SRAM_state~13_regout  & (!\UART_unit|Equal1~0_combout  & \UART_unit|UART_SRAM_state~12_regout ))))

	.dataa(\UART_unit|UART_SRAM_state~11_regout ),
	.datab(\UART_unit|UART_SRAM_state~13_regout ),
	.datac(\UART_unit|Equal1~0_combout ),
	.datad(\UART_unit|UART_SRAM_state~12_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state~17 .lut_mask = 16'h89EE;
defparam \UART_unit|UART_SRAM_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N10
cycloneii_lcell_comb \UART_unit|UART_SRAM_state~18 (
// Equation(s):
// \UART_unit|UART_SRAM_state~18_combout  = ((\UART_unit|Selector3~1_combout ) # ((\UART_unit|UART_SRAM_state~17_combout  & !\UART_unit|UART_RX|Empty~regout ))) # (!\UART_unit|SRAM_address[1]~1_combout )

	.dataa(\UART_unit|SRAM_address[1]~1_combout ),
	.datab(\UART_unit|Selector3~1_combout ),
	.datac(\UART_unit|UART_SRAM_state~17_combout ),
	.datad(\UART_unit|UART_RX|Empty~regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_SRAM_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_SRAM_state~18 .lut_mask = 16'hDDFD;
defparam \UART_unit|UART_SRAM_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y7_N11
cycloneii_lcell_ff \UART_unit|UART_SRAM_state~11 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_SRAM_state~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_rx_initialize~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_SRAM_state~11_regout ));

// Location: LCCOMB_X28_Y7_N22
cycloneii_lcell_comb \UART_unit|SRAM_write_data[10]~9 (
// Equation(s):
// \UART_unit|SRAM_write_data[10]~9_combout  = (\UART_rx_initialize~regout ) # ((\UART_unit|UART_SRAM_state~12_regout  & (\UART_unit|UART_SRAM_state~11_regout  & \UART_unit|UART_RX|Empty~regout )))

	.dataa(\UART_unit|UART_SRAM_state~12_regout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|UART_SRAM_state~11_regout ),
	.datad(\UART_unit|UART_RX|Empty~regout ),
	.cin(gnd),
	.combout(\UART_unit|SRAM_write_data[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|SRAM_write_data[10]~9 .lut_mask = 16'hECCC;
defparam \UART_unit|SRAM_write_data[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y9_N9
cycloneii_lcell_ff \UART_unit|SRAM_write_data[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[10]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [8]));

// Location: LCCOMB_X29_Y7_N6
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[8]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[8]~feeder_combout  = \UART_unit|SRAM_write_data [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data [8]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[8]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N7
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [8]));

// Location: LCFF_X31_Y9_N27
cycloneii_lcell_ff \UART_unit|SRAM_write_data[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[10]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [9]));

// Location: LCCOMB_X23_Y8_N4
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[9]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[9]~feeder_combout  = \UART_unit|SRAM_write_data [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data [9]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[9]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y8_N5
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [9]));

// Location: LCFF_X31_Y9_N29
cycloneii_lcell_ff \UART_unit|SRAM_write_data[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[10]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [10]));

// Location: LCFF_X23_Y8_N7
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|SRAM_write_data [10]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [10]));

// Location: LCFF_X31_Y9_N23
cycloneii_lcell_ff \UART_unit|SRAM_write_data[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[10]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [11]));

// Location: LCCOMB_X24_Y9_N16
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[11]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[11]~feeder_combout  = \UART_unit|SRAM_write_data [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data [11]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[11]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N17
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [11]));

// Location: LCFF_X31_Y9_N1
cycloneii_lcell_ff \UART_unit|SRAM_write_data[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data~5_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[10]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [12]));

// Location: LCFF_X24_Y9_N27
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_unit|SRAM_write_data [12]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [12]));

// Location: LCFF_X31_Y9_N19
cycloneii_lcell_ff \UART_unit|SRAM_write_data[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[10]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [13]));

// Location: LCCOMB_X24_Y9_N20
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[13]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[13]~feeder_combout  = \UART_unit|SRAM_write_data [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data [13]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[13]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N21
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [13]));

// Location: LCFF_X31_Y9_N21
cycloneii_lcell_ff \UART_unit|SRAM_write_data[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data~7_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[10]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [14]));

// Location: LCCOMB_X24_Y9_N6
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[14]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[14]~feeder_combout  = \UART_unit|SRAM_write_data [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data [14]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[14]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N7
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [14]));

// Location: LCFF_X31_Y9_N15
cycloneii_lcell_ff \UART_unit|SRAM_write_data[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|SRAM_write_data~8_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_write_data[10]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_write_data [15]));

// Location: LCCOMB_X24_Y9_N24
cycloneii_lcell_comb \SRAM_unit|SRAM_write_data_buf[15]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_write_data_buf[15]~feeder_combout  = \UART_unit|SRAM_write_data [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|SRAM_write_data [15]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_write_data_buf[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_write_data_buf[15]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_write_data_buf[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N25
cycloneii_lcell_ff \SRAM_unit|SRAM_write_data_buf[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_write_data_buf[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_write_data_buf [15]));

// Location: LCCOMB_X28_Y9_N0
cycloneii_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (!\Selector0~0_combout  & ((!top_state[1]) # (!\always0~8_combout )))

	.dataa(\Selector0~0_combout ),
	.datab(\always0~8_combout ),
	.datac(top_state[1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'h1515;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y9_N1
cycloneii_lcell_ff VGA_enable(
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector0~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_enable~regout ));

// Location: LCCOMB_X25_Y15_N8
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~26 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~26_combout  = (\VGA_unit|VGA_SRAM_state~16_regout  & (\VGA_unit|VGA_SRAM_state~15_regout  & (\VGA_unit|VGA_SRAM_state~14_regout  $ (\VGA_enable~regout )))) # (!\VGA_unit|VGA_SRAM_state~16_regout  & 
// (\VGA_unit|VGA_SRAM_state~14_regout  & ((!\VGA_enable~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~16_regout ),
	.datac(\VGA_unit|VGA_SRAM_state~15_regout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~26 .lut_mask = 16'h40A2;
defparam \VGA_unit|VGA_SRAM_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[0]~10 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[0]~10_combout  = \VGA_unit|VGA_unit|H_Cont [0] $ (VCC)
// \VGA_unit|VGA_unit|H_Cont[0]~11  = CARRY(\VGA_unit|VGA_unit|H_Cont [0])

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|H_Cont[0]~10_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[0]~11 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[0]~10 .lut_mask = 16'h33CC;
defparam \VGA_unit|VGA_unit|H_Cont[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[7]~24 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[7]~24_combout  = (\VGA_unit|VGA_unit|H_Cont [7] & (!\VGA_unit|VGA_unit|H_Cont[6]~23 )) # (!\VGA_unit|VGA_unit|H_Cont [7] & ((\VGA_unit|VGA_unit|H_Cont[6]~23 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[7]~25  = CARRY((!\VGA_unit|VGA_unit|H_Cont[6]~23 ) # (!\VGA_unit|VGA_unit|H_Cont [7]))

	.dataa(\VGA_unit|VGA_unit|H_Cont [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[6]~23 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[7]~24_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[7]~25 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[7]~24 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|H_Cont[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[8]~26 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[8]~26_combout  = (\VGA_unit|VGA_unit|H_Cont [8] & (\VGA_unit|VGA_unit|H_Cont[7]~25  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [8] & (!\VGA_unit|VGA_unit|H_Cont[7]~25  & VCC))
// \VGA_unit|VGA_unit|H_Cont[8]~27  = CARRY((\VGA_unit|VGA_unit|H_Cont [8] & !\VGA_unit|VGA_unit|H_Cont[7]~25 ))

	.dataa(\VGA_unit|VGA_unit|H_Cont [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[7]~25 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[8]~26_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[8]~27 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[8]~26 .lut_mask = 16'hA50A;
defparam \VGA_unit|VGA_unit|H_Cont[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[9]~28 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[9]~28_combout  = \VGA_unit|VGA_unit|H_Cont[8]~27  $ (\VGA_unit|VGA_unit|H_Cont [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|H_Cont [9]),
	.cin(\VGA_unit|VGA_unit|H_Cont[8]~27 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[9]~28 .lut_mask = 16'h0FF0;
defparam \VGA_unit|VGA_unit|H_Cont[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneii_lcell_comb \VGA_unit|VGA_unit|counter_enable~0 (
// Equation(s):
// \VGA_unit|VGA_unit|counter_enable~0_combout  = !\VGA_unit|VGA_unit|counter_enable~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|counter_enable~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|counter_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|counter_enable~0 .lut_mask = 16'h0F0F;
defparam \VGA_unit|VGA_unit|counter_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N29
cycloneii_lcell_ff \VGA_unit|VGA_unit|counter_enable (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|counter_enable~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|counter_enable~regout ));

// Location: LCFF_X25_Y16_N23
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[9]~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [9]));

// Location: LCFF_X25_Y16_N21
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[8]~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [8]));

// Location: LCCOMB_X25_Y16_N14
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[5]~20 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[5]~20_combout  = (\VGA_unit|VGA_unit|H_Cont [5] & (!\VGA_unit|VGA_unit|H_Cont[4]~19 )) # (!\VGA_unit|VGA_unit|H_Cont [5] & ((\VGA_unit|VGA_unit|H_Cont[4]~19 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[5]~21  = CARRY((!\VGA_unit|VGA_unit|H_Cont[4]~19 ) # (!\VGA_unit|VGA_unit|H_Cont [5]))

	.dataa(\VGA_unit|VGA_unit|H_Cont [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[4]~19 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[5]~20_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[5]~21 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[5]~20 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|H_Cont[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y16_N15
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[5]~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [5]));

// Location: LCCOMB_X27_Y16_N26
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan0~2 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan0~2_combout  = (\VGA_unit|VGA_unit|H_Cont [9] & (\VGA_unit|VGA_unit|H_Cont [8] & ((\VGA_unit|VGA_unit|LessThan0~1_combout ) # (\VGA_unit|VGA_unit|H_Cont [5]))))

	.dataa(\VGA_unit|VGA_unit|LessThan0~1_combout ),
	.datab(\VGA_unit|VGA_unit|H_Cont [9]),
	.datac(\VGA_unit|VGA_unit|H_Cont [8]),
	.datad(\VGA_unit|VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan0~2 .lut_mask = 16'hC080;
defparam \VGA_unit|VGA_unit|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N5
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[0]~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [0]));

// Location: LCCOMB_X25_Y16_N6
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[1]~12 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[1]~12_combout  = (\VGA_unit|VGA_unit|H_Cont [1] & (!\VGA_unit|VGA_unit|H_Cont[0]~11 )) # (!\VGA_unit|VGA_unit|H_Cont [1] & ((\VGA_unit|VGA_unit|H_Cont[0]~11 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[1]~13  = CARRY((!\VGA_unit|VGA_unit|H_Cont[0]~11 ) # (!\VGA_unit|VGA_unit|H_Cont [1]))

	.dataa(\VGA_unit|VGA_unit|H_Cont [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[0]~11 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[1]~12_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[1]~13 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[1]~12 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|H_Cont[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[2]~14 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[2]~14_combout  = (\VGA_unit|VGA_unit|H_Cont [2] & (\VGA_unit|VGA_unit|H_Cont[1]~13  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [2] & (!\VGA_unit|VGA_unit|H_Cont[1]~13  & VCC))
// \VGA_unit|VGA_unit|H_Cont[2]~15  = CARRY((\VGA_unit|VGA_unit|H_Cont [2] & !\VGA_unit|VGA_unit|H_Cont[1]~13 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[1]~13 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[2]~14_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[2]~15 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[2]~14 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|H_Cont[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y16_N9
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[2]~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [2]));

// Location: LCCOMB_X25_Y16_N12
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[4]~18 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[4]~18_combout  = (\VGA_unit|VGA_unit|H_Cont [4] & (\VGA_unit|VGA_unit|H_Cont[3]~17  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [4] & (!\VGA_unit|VGA_unit|H_Cont[3]~17  & VCC))
// \VGA_unit|VGA_unit|H_Cont[4]~19  = CARRY((\VGA_unit|VGA_unit|H_Cont [4] & !\VGA_unit|VGA_unit|H_Cont[3]~17 ))

	.dataa(\VGA_unit|VGA_unit|H_Cont [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[3]~17 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[4]~18_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[4]~19 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[4]~18 .lut_mask = 16'hA50A;
defparam \VGA_unit|VGA_unit|H_Cont[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[6]~22 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[6]~22_combout  = (\VGA_unit|VGA_unit|H_Cont [6] & (\VGA_unit|VGA_unit|H_Cont[5]~21  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [6] & (!\VGA_unit|VGA_unit|H_Cont[5]~21  & VCC))
// \VGA_unit|VGA_unit|H_Cont[6]~23  = CARRY((\VGA_unit|VGA_unit|H_Cont [6] & !\VGA_unit|VGA_unit|H_Cont[5]~21 ))

	.dataa(\VGA_unit|VGA_unit|H_Cont [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[5]~21 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[6]~22_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[6]~23 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[6]~22 .lut_mask = 16'hA50A;
defparam \VGA_unit|VGA_unit|H_Cont[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y16_N19
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[7]~24_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [7]));

// Location: LCFF_X25_Y16_N17
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[6]~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [6]));

// Location: LCFF_X25_Y16_N13
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[4]~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [4]));

// Location: LCCOMB_X25_Y15_N2
cycloneii_lcell_comb \VGA_unit|LessThan2~0 (
// Equation(s):
// \VGA_unit|LessThan2~0_combout  = (\VGA_unit|VGA_unit|H_Cont [7] & ((\VGA_unit|VGA_unit|H_Cont [5]) # ((\VGA_unit|VGA_unit|H_Cont [6]) # (\VGA_unit|VGA_unit|H_Cont [4])))) # (!\VGA_unit|VGA_unit|H_Cont [7] & (((!\VGA_unit|VGA_unit|H_Cont [5] & 
// !\VGA_unit|VGA_unit|H_Cont [4])) # (!\VGA_unit|VGA_unit|H_Cont [6])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [5]),
	.datab(\VGA_unit|VGA_unit|H_Cont [7]),
	.datac(\VGA_unit|VGA_unit|H_Cont [6]),
	.datad(\VGA_unit|VGA_unit|H_Cont [4]),
	.cin(gnd),
	.combout(\VGA_unit|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan2~0 .lut_mask = 16'hCFDB;
defparam \VGA_unit|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneii_lcell_comb \VGA_unit|Equal0~3 (
// Equation(s):
// \VGA_unit|Equal0~3_combout  = (\VGA_unit|Equal0~6_combout  & (!\VGA_unit|VGA_unit|H_Cont [9] & (\VGA_unit|VGA_unit|H_Cont [8] & !\VGA_unit|VGA_unit|H_Cont [7])))

	.dataa(\VGA_unit|Equal0~6_combout ),
	.datab(\VGA_unit|VGA_unit|H_Cont [9]),
	.datac(\VGA_unit|VGA_unit|H_Cont [8]),
	.datad(\VGA_unit|VGA_unit|H_Cont [7]),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~3 .lut_mask = 16'h0020;
defparam \VGA_unit|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneii_lcell_comb \VGA_unit|Equal0~24 (
// Equation(s):
// \VGA_unit|Equal0~24_combout  = (\VGA_unit|VGA_unit|H_Cont [5] & (!\VGA_unit|VGA_unit|H_Cont [6] & (!\VGA_unit|VGA_unit|H_Cont [4] & \VGA_unit|Equal0~3_combout )))

	.dataa(\VGA_unit|VGA_unit|H_Cont [5]),
	.datab(\VGA_unit|VGA_unit|H_Cont [6]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|Equal0~3_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal0~24_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal0~24 .lut_mask = 16'h0200;
defparam \VGA_unit|Equal0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[0]~10 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[0]~10_combout  = \VGA_unit|VGA_unit|V_Cont [0] $ (VCC)
// \VGA_unit|VGA_unit|V_Cont[0]~11  = CARRY(\VGA_unit|VGA_unit|V_Cont [0])

	.dataa(\VGA_unit|VGA_unit|V_Cont [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|V_Cont[0]~10_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[0]~11 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[0]~10 .lut_mask = 16'h55AA;
defparam \VGA_unit|VGA_unit|V_Cont[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[1]~12 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[1]~12_combout  = (\VGA_unit|VGA_unit|V_Cont [1] & (!\VGA_unit|VGA_unit|V_Cont[0]~11 )) # (!\VGA_unit|VGA_unit|V_Cont [1] & ((\VGA_unit|VGA_unit|V_Cont[0]~11 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[1]~13  = CARRY((!\VGA_unit|VGA_unit|V_Cont[0]~11 ) # (!\VGA_unit|VGA_unit|V_Cont [1]))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[0]~11 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[1]~12_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[1]~13 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[1]~12 .lut_mask = 16'h3C3F;
defparam \VGA_unit|VGA_unit|V_Cont[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[7]~24 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[7]~24_combout  = (\VGA_unit|VGA_unit|V_Cont [7] & (!\VGA_unit|VGA_unit|V_Cont[6]~23 )) # (!\VGA_unit|VGA_unit|V_Cont [7] & ((\VGA_unit|VGA_unit|V_Cont[6]~23 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[7]~25  = CARRY((!\VGA_unit|VGA_unit|V_Cont[6]~23 ) # (!\VGA_unit|VGA_unit|V_Cont [7]))

	.dataa(\VGA_unit|VGA_unit|V_Cont [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[6]~23 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[7]~24_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[7]~25 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[7]~24 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|V_Cont[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[8]~26 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[8]~26_combout  = (\VGA_unit|VGA_unit|V_Cont [8] & (\VGA_unit|VGA_unit|V_Cont[7]~25  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [8] & (!\VGA_unit|VGA_unit|V_Cont[7]~25  & VCC))
// \VGA_unit|VGA_unit|V_Cont[8]~27  = CARRY((\VGA_unit|VGA_unit|V_Cont [8] & !\VGA_unit|VGA_unit|V_Cont[7]~25 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[7]~25 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[8]~26_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[8]~27 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[8]~26 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|V_Cont[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~1 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout  = (!\VGA_unit|VGA_unit|H_Cont [5] & (!\VGA_unit|VGA_unit|H_Cont [6] & (!\VGA_unit|VGA_unit|H_Cont [4] & !\VGA_unit|VGA_unit|H_Cont [7])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [5]),
	.datab(\VGA_unit|VGA_unit|H_Cont [6]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [7]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~1 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~0 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout  = (!\VGA_unit|VGA_unit|H_Cont [8] & !\VGA_unit|VGA_unit|H_Cont [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|H_Cont [8]),
	.datad(\VGA_unit|VGA_unit|H_Cont [9]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~0 .lut_mask = 16'h000F;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~3 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout  = (\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout  & (\VGA_unit|VGA_unit|counter_enable~regout  & (\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout  & \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout )))

	.dataa(\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ),
	.datab(\VGA_unit|VGA_unit|counter_enable~regout ),
	.datac(\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ),
	.datad(\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~3 .lut_mask = 16'h8000;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N23
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[8]~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [8]));

// Location: LCCOMB_X27_Y16_N2
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan2~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan2~0_combout  = (!\VGA_unit|VGA_unit|V_Cont [7] & (!\VGA_unit|VGA_unit|V_Cont [8] & (!\VGA_unit|VGA_unit|V_Cont [4] & !\VGA_unit|VGA_unit|V_Cont [6])))

	.dataa(\VGA_unit|VGA_unit|V_Cont [7]),
	.datab(\VGA_unit|VGA_unit|V_Cont [8]),
	.datac(\VGA_unit|VGA_unit|V_Cont [4]),
	.datad(\VGA_unit|VGA_unit|V_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan2~0 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_unit|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[9]~28 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[9]~28_combout  = \VGA_unit|VGA_unit|V_Cont [9] $ (\VGA_unit|VGA_unit|V_Cont[8]~27 )

	.dataa(\VGA_unit|VGA_unit|V_Cont [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[8]~27 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[9]~28 .lut_mask = 16'h5A5A;
defparam \VGA_unit|VGA_unit|V_Cont[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y16_N25
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[9]~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [9]));

// Location: LCCOMB_X28_Y16_N10
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[2]~14 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[2]~14_combout  = (\VGA_unit|VGA_unit|V_Cont [2] & (\VGA_unit|VGA_unit|V_Cont[1]~13  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [2] & (!\VGA_unit|VGA_unit|V_Cont[1]~13  & VCC))
// \VGA_unit|VGA_unit|V_Cont[2]~15  = CARRY((\VGA_unit|VGA_unit|V_Cont [2] & !\VGA_unit|VGA_unit|V_Cont[1]~13 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[1]~13 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[2]~14_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[2]~15 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[2]~14 .lut_mask = 16'hA50A;
defparam \VGA_unit|VGA_unit|V_Cont[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y16_N11
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[2]~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [2]));

// Location: LCFF_X28_Y16_N7
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[0]~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [0]));

// Location: LCCOMB_X27_Y16_N12
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan2~1 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan2~1_combout  = ((!\VGA_unit|VGA_unit|V_Cont [2] & ((!\VGA_unit|VGA_unit|V_Cont [0]) # (!\VGA_unit|VGA_unit|V_Cont [1])))) # (!\VGA_unit|VGA_unit|V_Cont [3])

	.dataa(\VGA_unit|VGA_unit|V_Cont [3]),
	.datab(\VGA_unit|VGA_unit|V_Cont [2]),
	.datac(\VGA_unit|VGA_unit|V_Cont [1]),
	.datad(\VGA_unit|VGA_unit|V_Cont [0]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan2~1 .lut_mask = 16'h5777;
defparam \VGA_unit|VGA_unit|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan2~2 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan2~2_combout  = (\VGA_unit|VGA_unit|V_Cont [9] & ((\VGA_unit|VGA_unit|V_Cont [5]) # ((!\VGA_unit|VGA_unit|LessThan2~1_combout ) # (!\VGA_unit|VGA_unit|LessThan2~0_combout ))))

	.dataa(\VGA_unit|VGA_unit|V_Cont [5]),
	.datab(\VGA_unit|VGA_unit|LessThan2~0_combout ),
	.datac(\VGA_unit|VGA_unit|V_Cont [9]),
	.datad(\VGA_unit|VGA_unit|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan2~2 .lut_mask = 16'hB0F0;
defparam \VGA_unit|VGA_unit|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N9
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[1]~12_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [1]));

// Location: LCCOMB_X28_Y16_N12
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[3]~16 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[3]~16_combout  = (\VGA_unit|VGA_unit|V_Cont [3] & (!\VGA_unit|VGA_unit|V_Cont[2]~15 )) # (!\VGA_unit|VGA_unit|V_Cont [3] & ((\VGA_unit|VGA_unit|V_Cont[2]~15 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[3]~17  = CARRY((!\VGA_unit|VGA_unit|V_Cont[2]~15 ) # (!\VGA_unit|VGA_unit|V_Cont [3]))

	.dataa(\VGA_unit|VGA_unit|V_Cont [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[2]~15 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[3]~16_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[3]~17 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[3]~16 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|V_Cont[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[4]~18 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[4]~18_combout  = (\VGA_unit|VGA_unit|V_Cont [4] & (\VGA_unit|VGA_unit|V_Cont[3]~17  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [4] & (!\VGA_unit|VGA_unit|V_Cont[3]~17  & VCC))
// \VGA_unit|VGA_unit|V_Cont[4]~19  = CARRY((\VGA_unit|VGA_unit|V_Cont [4] & !\VGA_unit|VGA_unit|V_Cont[3]~17 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[3]~17 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[4]~18_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[4]~19 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[4]~18 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|V_Cont[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y16_N15
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[4]~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [4]));

// Location: LCCOMB_X28_Y16_N16
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[5]~20 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[5]~20_combout  = (\VGA_unit|VGA_unit|V_Cont [5] & (!\VGA_unit|VGA_unit|V_Cont[4]~19 )) # (!\VGA_unit|VGA_unit|V_Cont [5] & ((\VGA_unit|VGA_unit|V_Cont[4]~19 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[5]~21  = CARRY((!\VGA_unit|VGA_unit|V_Cont[4]~19 ) # (!\VGA_unit|VGA_unit|V_Cont [5]))

	.dataa(\VGA_unit|VGA_unit|V_Cont [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[4]~19 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[5]~20_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[5]~21 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[5]~20 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|V_Cont[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[6]~22 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[6]~22_combout  = (\VGA_unit|VGA_unit|V_Cont [6] & (\VGA_unit|VGA_unit|V_Cont[5]~21  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [6] & (!\VGA_unit|VGA_unit|V_Cont[5]~21  & VCC))
// \VGA_unit|VGA_unit|V_Cont[6]~23  = CARRY((\VGA_unit|VGA_unit|V_Cont [6] & !\VGA_unit|VGA_unit|V_Cont[5]~21 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[5]~21 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[6]~22_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[6]~23 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[6]~22 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|V_Cont[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y16_N19
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[6]~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [6]));

// Location: LCFF_X28_Y16_N21
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[7]~24_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [7]));

// Location: LCFF_X28_Y16_N13
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[3]~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [3]));

// Location: LCCOMB_X28_Y15_N0
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~0 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~0_combout  = \VGA_unit|VGA_unit|V_Cont [0] $ (VCC)
// \VGA_unit|VGA_unit|Add1~1  = CARRY(\VGA_unit|VGA_unit|V_Cont [0])

	.dataa(\VGA_unit|VGA_unit|V_Cont [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|Add1~0_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~1 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA_unit|VGA_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~2 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~2_combout  = (\VGA_unit|VGA_unit|V_Cont [1] & (\VGA_unit|VGA_unit|Add1~1  & VCC)) # (!\VGA_unit|VGA_unit|V_Cont [1] & (!\VGA_unit|VGA_unit|Add1~1 ))
// \VGA_unit|VGA_unit|Add1~3  = CARRY((!\VGA_unit|VGA_unit|V_Cont [1] & !\VGA_unit|VGA_unit|Add1~1 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~1 ),
	.combout(\VGA_unit|VGA_unit|Add1~2_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~3 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~2 .lut_mask = 16'hA505;
defparam \VGA_unit|VGA_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~4 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~4_combout  = (\VGA_unit|VGA_unit|V_Cont [2] & ((GND) # (!\VGA_unit|VGA_unit|Add1~3 ))) # (!\VGA_unit|VGA_unit|V_Cont [2] & (\VGA_unit|VGA_unit|Add1~3  $ (GND)))
// \VGA_unit|VGA_unit|Add1~5  = CARRY((\VGA_unit|VGA_unit|V_Cont [2]) # (!\VGA_unit|VGA_unit|Add1~3 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~3 ),
	.combout(\VGA_unit|VGA_unit|Add1~4_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~5 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~4 .lut_mask = 16'h3CCF;
defparam \VGA_unit|VGA_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~6 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~6_combout  = (\VGA_unit|VGA_unit|V_Cont [3] & (\VGA_unit|VGA_unit|Add1~5  & VCC)) # (!\VGA_unit|VGA_unit|V_Cont [3] & (!\VGA_unit|VGA_unit|Add1~5 ))
// \VGA_unit|VGA_unit|Add1~7  = CARRY((!\VGA_unit|VGA_unit|V_Cont [3] & !\VGA_unit|VGA_unit|Add1~5 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~5 ),
	.combout(\VGA_unit|VGA_unit|Add1~6_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~7 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~6 .lut_mask = 16'hC303;
defparam \VGA_unit|VGA_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~8 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~8_combout  = (\VGA_unit|VGA_unit|V_Cont [4] & ((GND) # (!\VGA_unit|VGA_unit|Add1~7 ))) # (!\VGA_unit|VGA_unit|V_Cont [4] & (\VGA_unit|VGA_unit|Add1~7  $ (GND)))
// \VGA_unit|VGA_unit|Add1~9  = CARRY((\VGA_unit|VGA_unit|V_Cont [4]) # (!\VGA_unit|VGA_unit|Add1~7 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~7 ),
	.combout(\VGA_unit|VGA_unit|Add1~8_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~9 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~8 .lut_mask = 16'h5AAF;
defparam \VGA_unit|VGA_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~10 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~10_combout  = (\VGA_unit|VGA_unit|V_Cont [5] & (!\VGA_unit|VGA_unit|Add1~9 )) # (!\VGA_unit|VGA_unit|V_Cont [5] & ((\VGA_unit|VGA_unit|Add1~9 ) # (GND)))
// \VGA_unit|VGA_unit|Add1~11  = CARRY((!\VGA_unit|VGA_unit|Add1~9 ) # (!\VGA_unit|VGA_unit|V_Cont [5]))

	.dataa(\VGA_unit|VGA_unit|V_Cont [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~9 ),
	.combout(\VGA_unit|VGA_unit|Add1~10_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~11 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~10 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~14 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~14_combout  = (\VGA_unit|VGA_unit|V_Cont [7] & (\VGA_unit|VGA_unit|Add1~13  & VCC)) # (!\VGA_unit|VGA_unit|V_Cont [7] & (!\VGA_unit|VGA_unit|Add1~13 ))
// \VGA_unit|VGA_unit|Add1~15  = CARRY((!\VGA_unit|VGA_unit|V_Cont [7] & !\VGA_unit|VGA_unit|Add1~13 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~13 ),
	.combout(\VGA_unit|VGA_unit|Add1~14_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~15 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~14 .lut_mask = 16'hC303;
defparam \VGA_unit|VGA_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~16 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~16_combout  = (\VGA_unit|VGA_unit|V_Cont [8] & ((GND) # (!\VGA_unit|VGA_unit|Add1~15 ))) # (!\VGA_unit|VGA_unit|V_Cont [8] & (\VGA_unit|VGA_unit|Add1~15  $ (GND)))
// \VGA_unit|VGA_unit|Add1~17  = CARRY((\VGA_unit|VGA_unit|V_Cont [8]) # (!\VGA_unit|VGA_unit|Add1~15 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~15 ),
	.combout(\VGA_unit|VGA_unit|Add1~16_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~17 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~16 .lut_mask = 16'h3CCF;
defparam \VGA_unit|VGA_unit|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~18 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~18_combout  = \VGA_unit|VGA_unit|Add1~17  $ (!\VGA_unit|VGA_unit|V_Cont [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|V_Cont [9]),
	.cin(\VGA_unit|VGA_unit|Add1~17 ),
	.combout(\VGA_unit|VGA_unit|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~18 .lut_mask = 16'hF00F;
defparam \VGA_unit|VGA_unit|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneii_lcell_comb \VGA_unit|always0~2 (
// Equation(s):
// \VGA_unit|always0~2_combout  = (\VGA_unit|always0~1_combout ) # ((\VGA_unit|VGA_unit|Add1~18_combout ) # ((\VGA_unit|VGA_unit|Add1~14_combout  & \VGA_unit|VGA_unit|Add1~16_combout )))

	.dataa(\VGA_unit|always0~1_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~14_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~18_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~2 .lut_mask = 16'hFEFA;
defparam \VGA_unit|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~19 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~19_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal0~24_combout  & !\VGA_unit|always0~2_combout ))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(vcc),
	.datac(\VGA_unit|Equal0~24_combout ),
	.datad(\VGA_unit|always0~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~19_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~19 .lut_mask = 16'h00A0;
defparam \VGA_unit|VGA_SRAM_state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~20 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~20_combout  = (\VGA_enable~regout  & (((\VGA_unit|VGA_SRAM_state~14_regout )))) # (!\VGA_enable~regout  & ((\VGA_unit|VGA_SRAM_state~19_combout ) # ((\VGA_unit|VGA_SRAM_state~18_combout  & !\VGA_unit|VGA_SRAM_state~14_regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~18_combout ),
	.datab(\VGA_unit|VGA_SRAM_state~19_combout ),
	.datac(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~20_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~20 .lut_mask = 16'hF0CE;
defparam \VGA_unit|VGA_SRAM_state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N1
cycloneii_lcell_ff \VGA_unit|VGA_SRAM_state~14 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_SRAM_state~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_SRAM_state~14_regout ));

// Location: LCCOMB_X22_Y15_N24
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~22 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~22_combout  = (\VGA_unit|VGA_SRAM_state~21_combout ) # ((\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_enable~regout ) # (!\VGA_unit|VGA_SRAM_state~14_regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~21_combout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~22 .lut_mask = 16'hFABA;
defparam \VGA_unit|VGA_SRAM_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y15_N25
cycloneii_lcell_ff \VGA_unit|VGA_SRAM_state~17 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_SRAM_state~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_SRAM_state~17_regout ));

// Location: LCCOMB_X25_Y15_N24
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~24 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~24_combout  = (\VGA_unit|VGA_unit|Add0~1_combout  & (\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_SRAM_state~17_regout  & !\VGA_enable~regout )))

	.dataa(\VGA_unit|VGA_unit|Add0~1_combout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~24_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~24 .lut_mask = 16'h0080;
defparam \VGA_unit|VGA_SRAM_state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N7
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[1]~12_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [1]));

// Location: LCCOMB_X25_Y16_N24
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add0~3 (
// Equation(s):
// \VGA_unit|VGA_unit|Add0~3_combout  = \VGA_unit|VGA_unit|H_Cont [5] $ (\VGA_unit|VGA_unit|H_Cont [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|H_Cont [5]),
	.datad(\VGA_unit|VGA_unit|H_Cont [4]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add0~3 .lut_mask = 16'h0FF0;
defparam \VGA_unit|VGA_unit|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add0~0 (
// Equation(s):
// \VGA_unit|VGA_unit|Add0~0_combout  = (\VGA_unit|VGA_unit|H_Cont [4]) # ((\VGA_unit|VGA_unit|H_Cont [5]) # (\VGA_unit|VGA_unit|H_Cont [6]))

	.dataa(\VGA_unit|VGA_unit|H_Cont [4]),
	.datab(\VGA_unit|VGA_unit|H_Cont [5]),
	.datac(\VGA_unit|VGA_unit|H_Cont [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add0~0 .lut_mask = 16'hFEFE;
defparam \VGA_unit|VGA_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add0~2 (
// Equation(s):
// \VGA_unit|VGA_unit|Add0~2_combout  = \VGA_unit|VGA_unit|H_Cont [8] $ (((\VGA_unit|VGA_unit|H_Cont [7] & \VGA_unit|VGA_unit|Add0~0_combout )))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [7]),
	.datac(\VGA_unit|VGA_unit|H_Cont [8]),
	.datad(\VGA_unit|VGA_unit|Add0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add0~2 .lut_mask = 16'h3CF0;
defparam \VGA_unit|VGA_unit|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneii_lcell_comb \VGA_unit|LessThan2~1 (
// Equation(s):
// \VGA_unit|LessThan2~1_combout  = (\VGA_unit|VGA_unit|Add0~2_combout ) # ((\VGA_unit|VGA_unit|Add0~3_combout  & ((!\VGA_unit|VGA_unit|H_Cont [1]) # (!\VGA_unit|Equal0~23_combout ))))

	.dataa(\VGA_unit|Equal0~23_combout ),
	.datab(\VGA_unit|VGA_unit|H_Cont [1]),
	.datac(\VGA_unit|VGA_unit|Add0~3_combout ),
	.datad(\VGA_unit|VGA_unit|Add0~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|LessThan2~1 .lut_mask = 16'hFF70;
defparam \VGA_unit|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~25 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~25_combout  = (\VGA_unit|VGA_SRAM_state~23_combout ) # ((\VGA_unit|VGA_SRAM_state~24_combout  & ((\VGA_unit|LessThan2~0_combout ) # (\VGA_unit|LessThan2~1_combout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~23_combout ),
	.datab(\VGA_unit|LessThan2~0_combout ),
	.datac(\VGA_unit|VGA_SRAM_state~24_combout ),
	.datad(\VGA_unit|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~25_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~25 .lut_mask = 16'hFAEA;
defparam \VGA_unit|VGA_SRAM_state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~27 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~27_combout  = (\VGA_unit|VGA_SRAM_state~25_combout ) # ((\VGA_unit|VGA_SRAM_state~26_combout  & (!\VGA_unit|VGA_SRAM_state~17_regout  & !\VGA_unit|VGA_SRAM_state~15_regout )) # (!\VGA_unit|VGA_SRAM_state~26_combout  & 
// ((\VGA_unit|VGA_SRAM_state~15_regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~26_combout ),
	.datac(\VGA_unit|VGA_SRAM_state~15_regout ),
	.datad(\VGA_unit|VGA_SRAM_state~25_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~27 .lut_mask = 16'hFF34;
defparam \VGA_unit|VGA_SRAM_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y15_N11
cycloneii_lcell_ff \VGA_unit|VGA_SRAM_state~15 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_SRAM_state~27_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_SRAM_state~15_regout ));

// Location: LCCOMB_X25_Y15_N26
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~28 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~28_combout  = (\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_SRAM_state~16_regout  & ((\VGA_enable~regout ))) # (!\VGA_unit|VGA_SRAM_state~16_regout  & (\VGA_unit|VGA_SRAM_state~15_regout  & !\VGA_enable~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_SRAM_state~16_regout  & ((!\VGA_enable~regout ) # (!\VGA_unit|VGA_SRAM_state~15_regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~16_regout ),
	.datac(\VGA_unit|VGA_SRAM_state~15_regout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~28 .lut_mask = 16'h8C64;
defparam \VGA_unit|VGA_SRAM_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~29 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~29_combout  = (\VGA_unit|VGA_SRAM_state~28_combout ) # (\VGA_unit|VGA_SRAM_state~25_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_SRAM_state~28_combout ),
	.datad(\VGA_unit|VGA_SRAM_state~25_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~29 .lut_mask = 16'hFFF0;
defparam \VGA_unit|VGA_SRAM_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y15_N17
cycloneii_lcell_ff \VGA_unit|VGA_SRAM_state~16 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_SRAM_state~29_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_SRAM_state~16_regout ));

// Location: LCCOMB_X25_Y15_N12
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  = (!\VGA_unit|VGA_SRAM_state~15_regout  & (!\VGA_unit|VGA_SRAM_state~16_regout  & (!\VGA_unit|VGA_SRAM_state~17_regout  & !\VGA_unit|VGA_SRAM_state~14_regout )))

	.dataa(\VGA_unit|VGA_SRAM_state~15_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~16_regout ),
	.datac(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N14
cycloneii_lcell_comb \VGA_unit|Add1~0 (
// Equation(s):
// \VGA_unit|Add1~0_combout  = \VGA_unit|SRAM_address [0] $ (VCC)
// \VGA_unit|Add1~1  = CARRY(\VGA_unit|SRAM_address [0])

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|Add1~0_combout ),
	.cout(\VGA_unit|Add1~1 ));
// synopsys translate_off
defparam \VGA_unit|Add1~0 .lut_mask = 16'h33CC;
defparam \VGA_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N6
cycloneii_lcell_comb \VGA_unit|Add1~37 (
// Equation(s):
// \VGA_unit|Add1~37_combout  = (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & \VGA_unit|Add1~0_combout )

	.dataa(vcc),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~37 .lut_mask = 16'h3030;
defparam \VGA_unit|Add1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneii_lcell_comb \VGA_unit|SRAM_address[4]~0 (
// Equation(s):
// \VGA_unit|SRAM_address[4]~0_combout  = (!\VGA_enable~regout  & ((!\VGA_unit|VGA_SRAM_state~14_regout ) # (!\VGA_unit|VGA_SRAM_state~15_regout )))

	.dataa(\VGA_unit|VGA_SRAM_state~15_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(vcc),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|SRAM_address[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|SRAM_address[4]~0 .lut_mask = 16'h0077;
defparam \VGA_unit|SRAM_address[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneii_lcell_comb \VGA_unit|Equal3~0 (
// Equation(s):
// \VGA_unit|Equal3~0_combout  = (!\VGA_unit|VGA_unit|Add1~16_combout  & (!\VGA_unit|VGA_unit|Add1~14_combout  & (!\VGA_unit|VGA_unit|Add1~0_combout  & !\VGA_unit|VGA_unit|Add1~2_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~16_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~14_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~0_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal3~0 .lut_mask = 16'h0001;
defparam \VGA_unit|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N28
cycloneii_lcell_comb \VGA_unit|Equal1~1 (
// Equation(s):
// \VGA_unit|Equal1~1_combout  = (((\VGA_unit|VGA_unit|Add1~4_combout ) # (\VGA_unit|VGA_unit|Add1~18_combout )) # (!\VGA_unit|Equal3~0_combout )) # (!\VGA_unit|Equal1~0_combout )

	.dataa(\VGA_unit|Equal1~0_combout ),
	.datab(\VGA_unit|Equal3~0_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~4_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~18_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal1~1 .lut_mask = 16'hFFF7;
defparam \VGA_unit|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N22
cycloneii_lcell_comb \VGA_unit|SRAM_address[1]~2 (
// Equation(s):
// \VGA_unit|SRAM_address[1]~2_combout  = (\VGA_unit|SRAM_address[4]~0_combout  & (((\VGA_unit|Equal0~24_combout  & !\VGA_unit|Equal1~1_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout )))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|Equal0~24_combout ),
	.datac(\VGA_unit|SRAM_address[4]~0_combout ),
	.datad(\VGA_unit|Equal1~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|SRAM_address[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|SRAM_address[1]~2 .lut_mask = 16'h50D0;
defparam \VGA_unit|SRAM_address[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y9_N7
cycloneii_lcell_ff \VGA_unit|SRAM_address[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Add1~37_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [0]));

// Location: LCCOMB_X30_Y9_N18
cycloneii_lcell_comb \VGA_unit|Add1~4 (
// Equation(s):
// \VGA_unit|Add1~4_combout  = (\VGA_unit|SRAM_address [2] & (\VGA_unit|Add1~3  $ (GND))) # (!\VGA_unit|SRAM_address [2] & (!\VGA_unit|Add1~3  & VCC))
// \VGA_unit|Add1~5  = CARRY((\VGA_unit|SRAM_address [2] & !\VGA_unit|Add1~3 ))

	.dataa(\VGA_unit|SRAM_address [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~3 ),
	.combout(\VGA_unit|Add1~4_combout ),
	.cout(\VGA_unit|Add1~5 ));
// synopsys translate_off
defparam \VGA_unit|Add1~4 .lut_mask = 16'hA50A;
defparam \VGA_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N20
cycloneii_lcell_comb \VGA_unit|Add1~6 (
// Equation(s):
// \VGA_unit|Add1~6_combout  = (\VGA_unit|SRAM_address [3] & (!\VGA_unit|Add1~5 )) # (!\VGA_unit|SRAM_address [3] & ((\VGA_unit|Add1~5 ) # (GND)))
// \VGA_unit|Add1~7  = CARRY((!\VGA_unit|Add1~5 ) # (!\VGA_unit|SRAM_address [3]))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~5 ),
	.combout(\VGA_unit|Add1~6_combout ),
	.cout(\VGA_unit|Add1~7 ));
// synopsys translate_off
defparam \VGA_unit|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGA_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N0
cycloneii_lcell_comb \VGA_unit|Add0~0 (
// Equation(s):
// \VGA_unit|Add0~0_combout  = \VGA_unit|SRAM_address [2] $ (VCC)
// \VGA_unit|Add0~1  = CARRY(\VGA_unit|SRAM_address [2])

	.dataa(\VGA_unit|SRAM_address [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|Add0~0_combout ),
	.cout(\VGA_unit|Add0~1 ));
// synopsys translate_off
defparam \VGA_unit|Add0~0 .lut_mask = 16'h55AA;
defparam \VGA_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N2
cycloneii_lcell_comb \VGA_unit|Add0~2 (
// Equation(s):
// \VGA_unit|Add0~2_combout  = (\VGA_unit|SRAM_address [3] & (\VGA_unit|Add0~1  & VCC)) # (!\VGA_unit|SRAM_address [3] & (!\VGA_unit|Add0~1 ))
// \VGA_unit|Add0~3  = CARRY((!\VGA_unit|SRAM_address [3] & !\VGA_unit|Add0~1 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~1 ),
	.combout(\VGA_unit|Add0~2_combout ),
	.cout(\VGA_unit|Add0~3 ));
// synopsys translate_off
defparam \VGA_unit|Add0~2 .lut_mask = 16'hC303;
defparam \VGA_unit|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N4
cycloneii_lcell_comb \VGA_unit|Selector14~0 (
// Equation(s):
// \VGA_unit|Selector14~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & ((\VGA_unit|Add0~2_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~6_combout 
// ))))

	.dataa(\VGA_unit|Equal1~1_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add1~6_combout ),
	.datad(\VGA_unit|Add0~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector14~0 .lut_mask = 16'hB830;
defparam \VGA_unit|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneii_lcell_comb \VGA_unit|SRAM_address[4]~1 (
// Equation(s):
// \VGA_unit|SRAM_address[4]~1_combout  = (\VGA_unit|SRAM_address[4]~0_combout  & (((\VGA_unit|Equal0~24_combout  & !\VGA_unit|always0~2_combout )) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout )))

	.dataa(\VGA_unit|Equal0~24_combout ),
	.datab(\VGA_unit|SRAM_address[4]~0_combout ),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datad(\VGA_unit|always0~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|SRAM_address[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|SRAM_address[4]~1 .lut_mask = 16'h0C8C;
defparam \VGA_unit|SRAM_address[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y9_N5
cycloneii_lcell_ff \VGA_unit|SRAM_address[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector14~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [3]));

// Location: LCCOMB_X31_Y8_N4
cycloneii_lcell_comb \VGA_unit|Add0~4 (
// Equation(s):
// \VGA_unit|Add0~4_combout  = (\VGA_unit|SRAM_address [4] & ((GND) # (!\VGA_unit|Add0~3 ))) # (!\VGA_unit|SRAM_address [4] & (\VGA_unit|Add0~3  $ (GND)))
// \VGA_unit|Add0~5  = CARRY((\VGA_unit|SRAM_address [4]) # (!\VGA_unit|Add0~3 ))

	.dataa(\VGA_unit|SRAM_address [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~3 ),
	.combout(\VGA_unit|Add0~4_combout ),
	.cout(\VGA_unit|Add0~5 ));
// synopsys translate_off
defparam \VGA_unit|Add0~4 .lut_mask = 16'h5AAF;
defparam \VGA_unit|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N22
cycloneii_lcell_comb \VGA_unit|Add1~8 (
// Equation(s):
// \VGA_unit|Add1~8_combout  = (\VGA_unit|SRAM_address [4] & (\VGA_unit|Add1~7  $ (GND))) # (!\VGA_unit|SRAM_address [4] & (!\VGA_unit|Add1~7  & VCC))
// \VGA_unit|Add1~9  = CARRY((\VGA_unit|SRAM_address [4] & !\VGA_unit|Add1~7 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~7 ),
	.combout(\VGA_unit|Add1~8_combout ),
	.cout(\VGA_unit|Add1~9 ));
// synopsys translate_off
defparam \VGA_unit|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N8
cycloneii_lcell_comb \VGA_unit|Selector13~0 (
// Equation(s):
// \VGA_unit|Selector13~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & (\VGA_unit|Add0~4_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~8_combout 
// ))))

	.dataa(\VGA_unit|Equal1~1_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add0~4_combout ),
	.datad(\VGA_unit|Add1~8_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector13~0 .lut_mask = 16'hB380;
defparam \VGA_unit|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y9_N9
cycloneii_lcell_ff \VGA_unit|SRAM_address[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector13~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [4]));

// Location: LCCOMB_X27_Y8_N24
cycloneii_lcell_comb \SRAM_address[4]~0 (
// Equation(s):
// \SRAM_address[4]~0_combout  = (top_state[1] & ((top_state[0] & ((\VGA_unit|SRAM_address [4]))) # (!top_state[0] & (\UART_unit|SRAM_address [4])))) # (!top_state[1] & ((top_state[0] & (\UART_unit|SRAM_address [4])) # (!top_state[0] & 
// ((\VGA_unit|SRAM_address [4])))))

	.dataa(top_state[1]),
	.datab(top_state[0]),
	.datac(\UART_unit|SRAM_address [4]),
	.datad(\VGA_unit|SRAM_address [4]),
	.cin(gnd),
	.combout(\SRAM_address[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[4]~0 .lut_mask = 16'hF960;
defparam \SRAM_address[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N24
cycloneii_lcell_comb \VGA_unit|Add1~10 (
// Equation(s):
// \VGA_unit|Add1~10_combout  = (\VGA_unit|SRAM_address [5] & (!\VGA_unit|Add1~9 )) # (!\VGA_unit|SRAM_address [5] & ((\VGA_unit|Add1~9 ) # (GND)))
// \VGA_unit|Add1~11  = CARRY((!\VGA_unit|Add1~9 ) # (!\VGA_unit|SRAM_address [5]))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~9 ),
	.combout(\VGA_unit|Add1~10_combout ),
	.cout(\VGA_unit|Add1~11 ));
// synopsys translate_off
defparam \VGA_unit|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA_unit|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N6
cycloneii_lcell_comb \VGA_unit|Add0~6 (
// Equation(s):
// \VGA_unit|Add0~6_combout  = (\VGA_unit|SRAM_address [5] & (\VGA_unit|Add0~5  & VCC)) # (!\VGA_unit|SRAM_address [5] & (!\VGA_unit|Add0~5 ))
// \VGA_unit|Add0~7  = CARRY((!\VGA_unit|SRAM_address [5] & !\VGA_unit|Add0~5 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~5 ),
	.combout(\VGA_unit|Add0~6_combout ),
	.cout(\VGA_unit|Add0~7 ));
// synopsys translate_off
defparam \VGA_unit|Add0~6 .lut_mask = 16'hC303;
defparam \VGA_unit|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N2
cycloneii_lcell_comb \VGA_unit|Selector12~0 (
// Equation(s):
// \VGA_unit|Selector12~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & ((\VGA_unit|Add0~6_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~10_combout 
// ))))

	.dataa(\VGA_unit|Equal1~1_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add1~10_combout ),
	.datad(\VGA_unit|Add0~6_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector12~0 .lut_mask = 16'hB830;
defparam \VGA_unit|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y9_N3
cycloneii_lcell_ff \VGA_unit|SRAM_address[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector12~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [5]));

// Location: LCCOMB_X31_Y8_N8
cycloneii_lcell_comb \VGA_unit|Add0~8 (
// Equation(s):
// \VGA_unit|Add0~8_combout  = (\VGA_unit|SRAM_address [6] & ((GND) # (!\VGA_unit|Add0~7 ))) # (!\VGA_unit|SRAM_address [6] & (\VGA_unit|Add0~7  $ (GND)))
// \VGA_unit|Add0~9  = CARRY((\VGA_unit|SRAM_address [6]) # (!\VGA_unit|Add0~7 ))

	.dataa(\VGA_unit|SRAM_address [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~7 ),
	.combout(\VGA_unit|Add0~8_combout ),
	.cout(\VGA_unit|Add0~9 ));
// synopsys translate_off
defparam \VGA_unit|Add0~8 .lut_mask = 16'h5AAF;
defparam \VGA_unit|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N10
cycloneii_lcell_comb \VGA_unit|Add0~10 (
// Equation(s):
// \VGA_unit|Add0~10_combout  = (\VGA_unit|SRAM_address [7] & (\VGA_unit|Add0~9  & VCC)) # (!\VGA_unit|SRAM_address [7] & (!\VGA_unit|Add0~9 ))
// \VGA_unit|Add0~11  = CARRY((!\VGA_unit|SRAM_address [7] & !\VGA_unit|Add0~9 ))

	.dataa(\VGA_unit|SRAM_address [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~9 ),
	.combout(\VGA_unit|Add0~10_combout ),
	.cout(\VGA_unit|Add0~11 ));
// synopsys translate_off
defparam \VGA_unit|Add0~10 .lut_mask = 16'hA505;
defparam \VGA_unit|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N26
cycloneii_lcell_comb \VGA_unit|Add1~12 (
// Equation(s):
// \VGA_unit|Add1~12_combout  = (\VGA_unit|SRAM_address [6] & (\VGA_unit|Add1~11  $ (GND))) # (!\VGA_unit|SRAM_address [6] & (!\VGA_unit|Add1~11  & VCC))
// \VGA_unit|Add1~13  = CARRY((\VGA_unit|SRAM_address [6] & !\VGA_unit|Add1~11 ))

	.dataa(\VGA_unit|SRAM_address [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~11 ),
	.combout(\VGA_unit|Add1~12_combout ),
	.cout(\VGA_unit|Add1~13 ));
// synopsys translate_off
defparam \VGA_unit|Add1~12 .lut_mask = 16'hA50A;
defparam \VGA_unit|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N28
cycloneii_lcell_comb \VGA_unit|Add1~14 (
// Equation(s):
// \VGA_unit|Add1~14_combout  = (\VGA_unit|SRAM_address [7] & (!\VGA_unit|Add1~13 )) # (!\VGA_unit|SRAM_address [7] & ((\VGA_unit|Add1~13 ) # (GND)))
// \VGA_unit|Add1~15  = CARRY((!\VGA_unit|Add1~13 ) # (!\VGA_unit|SRAM_address [7]))

	.dataa(\VGA_unit|SRAM_address [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~13 ),
	.combout(\VGA_unit|Add1~14_combout ),
	.cout(\VGA_unit|Add1~15 ));
// synopsys translate_off
defparam \VGA_unit|Add1~14 .lut_mask = 16'h5A5F;
defparam \VGA_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N6
cycloneii_lcell_comb \VGA_unit|Selector10~0 (
// Equation(s):
// \VGA_unit|Selector10~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & (\VGA_unit|Add0~10_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~14_combout 
// ))))

	.dataa(\VGA_unit|Equal1~1_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add0~10_combout ),
	.datad(\VGA_unit|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector10~0 .lut_mask = 16'hB380;
defparam \VGA_unit|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y9_N7
cycloneii_lcell_ff \VGA_unit|SRAM_address[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector10~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [7]));

// Location: LCCOMB_X28_Y8_N14
cycloneii_lcell_comb \UART_unit|Add1~19 (
// Equation(s):
// \UART_unit|Add1~19_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~17_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|Add1~17_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~19 .lut_mask = 16'h2022;
defparam \UART_unit|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y8_N15
cycloneii_lcell_ff \UART_unit|SRAM_address[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~19_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [7]));

// Location: LCCOMB_X27_Y8_N30
cycloneii_lcell_comb \SRAM_address[7]~3 (
// Equation(s):
// \SRAM_address[7]~3_combout  = (top_state[1] & ((top_state[0] & (\VGA_unit|SRAM_address [7])) # (!top_state[0] & ((\UART_unit|SRAM_address [7]))))) # (!top_state[1] & ((top_state[0] & ((\UART_unit|SRAM_address [7]))) # (!top_state[0] & 
// (\VGA_unit|SRAM_address [7]))))

	.dataa(top_state[1]),
	.datab(top_state[0]),
	.datac(\VGA_unit|SRAM_address [7]),
	.datad(\UART_unit|SRAM_address [7]),
	.cin(gnd),
	.combout(\SRAM_address[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[7]~3 .lut_mask = 16'hF690;
defparam \SRAM_address[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N12
cycloneii_lcell_comb \VGA_unit|Selector11~0 (
// Equation(s):
// \VGA_unit|Selector11~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & (\VGA_unit|Add0~8_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~12_combout 
// ))))

	.dataa(\VGA_unit|Equal1~1_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add0~8_combout ),
	.datad(\VGA_unit|Add1~12_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector11~0 .lut_mask = 16'hB380;
defparam \VGA_unit|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y9_N13
cycloneii_lcell_ff \VGA_unit|SRAM_address[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector11~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [6]));

// Location: LCCOMB_X27_Y8_N4
cycloneii_lcell_comb \SRAM_address[6]~2 (
// Equation(s):
// \SRAM_address[6]~2_combout  = (top_state[1] & ((top_state[0] & ((\VGA_unit|SRAM_address [6]))) # (!top_state[0] & (\UART_unit|SRAM_address [6])))) # (!top_state[1] & ((top_state[0] & (\UART_unit|SRAM_address [6])) # (!top_state[0] & 
// ((\VGA_unit|SRAM_address [6])))))

	.dataa(top_state[1]),
	.datab(top_state[0]),
	.datac(\UART_unit|SRAM_address [6]),
	.datad(\VGA_unit|SRAM_address [6]),
	.cin(gnd),
	.combout(\SRAM_address[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[6]~2 .lut_mask = 16'hF960;
defparam \SRAM_address[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N18
cycloneii_lcell_comb \SRAM_address[5]~1 (
// Equation(s):
// \SRAM_address[5]~1_combout  = (top_state[1] & ((top_state[0] & ((\VGA_unit|SRAM_address [5]))) # (!top_state[0] & (\UART_unit|SRAM_address [5])))) # (!top_state[1] & ((top_state[0] & (\UART_unit|SRAM_address [5])) # (!top_state[0] & 
// ((\VGA_unit|SRAM_address [5])))))

	.dataa(top_state[1]),
	.datab(top_state[0]),
	.datac(\UART_unit|SRAM_address [5]),
	.datad(\VGA_unit|SRAM_address [5]),
	.cin(gnd),
	.combout(\SRAM_address[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[5]~1 .lut_mask = 16'hF960;
defparam \SRAM_address[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N8
cycloneii_lcell_comb \unit0|WideOr6~0 (
// Equation(s):
// \unit0|WideOr6~0_combout  = (\SRAM_address[7]~3_combout  & (\SRAM_address[4]~0_combout  & (\SRAM_address[6]~2_combout  $ (\SRAM_address[5]~1_combout )))) # (!\SRAM_address[7]~3_combout  & (!\SRAM_address[5]~1_combout  & (\SRAM_address[4]~0_combout  $ 
// (\SRAM_address[6]~2_combout ))))

	.dataa(\SRAM_address[4]~0_combout ),
	.datab(\SRAM_address[7]~3_combout ),
	.datac(\SRAM_address[6]~2_combout ),
	.datad(\SRAM_address[5]~1_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr6~0 .lut_mask = 16'h0892;
defparam \unit0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N2
cycloneii_lcell_comb \unit0|WideOr5~0 (
// Equation(s):
// \unit0|WideOr5~0_combout  = (\SRAM_address[7]~3_combout  & ((\SRAM_address[4]~0_combout  & ((\SRAM_address[5]~1_combout ))) # (!\SRAM_address[4]~0_combout  & (\SRAM_address[6]~2_combout )))) # (!\SRAM_address[7]~3_combout  & (\SRAM_address[6]~2_combout  & 
// (\SRAM_address[4]~0_combout  $ (\SRAM_address[5]~1_combout ))))

	.dataa(\SRAM_address[4]~0_combout ),
	.datab(\SRAM_address[7]~3_combout ),
	.datac(\SRAM_address[6]~2_combout ),
	.datad(\SRAM_address[5]~1_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr5~0 .lut_mask = 16'hD860;
defparam \unit0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N12
cycloneii_lcell_comb \unit0|WideOr4~0 (
// Equation(s):
// \unit0|WideOr4~0_combout  = (\SRAM_address[7]~3_combout  & (\SRAM_address[6]~2_combout  & ((\SRAM_address[5]~1_combout ) # (!\SRAM_address[4]~0_combout )))) # (!\SRAM_address[7]~3_combout  & (!\SRAM_address[4]~0_combout  & (!\SRAM_address[6]~2_combout  & 
// \SRAM_address[5]~1_combout )))

	.dataa(\SRAM_address[4]~0_combout ),
	.datab(\SRAM_address[7]~3_combout ),
	.datac(\SRAM_address[6]~2_combout ),
	.datad(\SRAM_address[5]~1_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr4~0 .lut_mask = 16'hC140;
defparam \unit0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N6
cycloneii_lcell_comb \unit0|WideOr3~0 (
// Equation(s):
// \unit0|WideOr3~0_combout  = (\SRAM_address[4]~0_combout  & ((\SRAM_address[6]~2_combout  $ (!\SRAM_address[5]~1_combout )))) # (!\SRAM_address[4]~0_combout  & ((\SRAM_address[7]~3_combout  & (!\SRAM_address[6]~2_combout  & \SRAM_address[5]~1_combout )) # 
// (!\SRAM_address[7]~3_combout  & (\SRAM_address[6]~2_combout  & !\SRAM_address[5]~1_combout ))))

	.dataa(\SRAM_address[4]~0_combout ),
	.datab(\SRAM_address[7]~3_combout ),
	.datac(\SRAM_address[6]~2_combout ),
	.datad(\SRAM_address[5]~1_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr3~0 .lut_mask = 16'hA41A;
defparam \unit0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N0
cycloneii_lcell_comb \unit0|WideOr2~0 (
// Equation(s):
// \unit0|WideOr2~0_combout  = (\SRAM_address[5]~1_combout  & (\SRAM_address[4]~0_combout  & (!\SRAM_address[7]~3_combout ))) # (!\SRAM_address[5]~1_combout  & ((\SRAM_address[6]~2_combout  & ((!\SRAM_address[7]~3_combout ))) # (!\SRAM_address[6]~2_combout  
// & (\SRAM_address[4]~0_combout ))))

	.dataa(\SRAM_address[4]~0_combout ),
	.datab(\SRAM_address[7]~3_combout ),
	.datac(\SRAM_address[6]~2_combout ),
	.datad(\SRAM_address[5]~1_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr2~0 .lut_mask = 16'h223A;
defparam \unit0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N26
cycloneii_lcell_comb \unit0|WideOr1~0 (
// Equation(s):
// \unit0|WideOr1~0_combout  = (\SRAM_address[4]~0_combout  & (\SRAM_address[7]~3_combout  $ (((\SRAM_address[5]~1_combout ) # (!\SRAM_address[6]~2_combout ))))) # (!\SRAM_address[4]~0_combout  & (!\SRAM_address[7]~3_combout  & (!\SRAM_address[6]~2_combout  
// & \SRAM_address[5]~1_combout )))

	.dataa(\SRAM_address[4]~0_combout ),
	.datab(\SRAM_address[7]~3_combout ),
	.datac(\SRAM_address[6]~2_combout ),
	.datad(\SRAM_address[5]~1_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr1~0 .lut_mask = 16'h2382;
defparam \unit0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N20
cycloneii_lcell_comb \unit0|WideOr0~0 (
// Equation(s):
// \unit0|WideOr0~0_combout  = (\SRAM_address[4]~0_combout  & ((\SRAM_address[7]~3_combout ) # (\SRAM_address[6]~2_combout  $ (\SRAM_address[5]~1_combout )))) # (!\SRAM_address[4]~0_combout  & ((\SRAM_address[5]~1_combout ) # (\SRAM_address[7]~3_combout  $ 
// (\SRAM_address[6]~2_combout ))))

	.dataa(\SRAM_address[4]~0_combout ),
	.datab(\SRAM_address[7]~3_combout ),
	.datac(\SRAM_address[6]~2_combout ),
	.datad(\SRAM_address[5]~1_combout ),
	.cin(gnd),
	.combout(\unit0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr0~0 .lut_mask = 16'hDFBC;
defparam \unit0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N12
cycloneii_lcell_comb \VGA_unit|Add0~12 (
// Equation(s):
// \VGA_unit|Add0~12_combout  = (\VGA_unit|SRAM_address [8] & ((GND) # (!\VGA_unit|Add0~11 ))) # (!\VGA_unit|SRAM_address [8] & (\VGA_unit|Add0~11  $ (GND)))
// \VGA_unit|Add0~13  = CARRY((\VGA_unit|SRAM_address [8]) # (!\VGA_unit|Add0~11 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~11 ),
	.combout(\VGA_unit|Add0~12_combout ),
	.cout(\VGA_unit|Add0~13 ));
// synopsys translate_off
defparam \VGA_unit|Add0~12 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N30
cycloneii_lcell_comb \VGA_unit|Add1~16 (
// Equation(s):
// \VGA_unit|Add1~16_combout  = (\VGA_unit|SRAM_address [8] & (\VGA_unit|Add1~15  $ (GND))) # (!\VGA_unit|SRAM_address [8] & (!\VGA_unit|Add1~15  & VCC))
// \VGA_unit|Add1~17  = CARRY((\VGA_unit|SRAM_address [8] & !\VGA_unit|Add1~15 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~15 ),
	.combout(\VGA_unit|Add1~16_combout ),
	.cout(\VGA_unit|Add1~17 ));
// synopsys translate_off
defparam \VGA_unit|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA_unit|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N0
cycloneii_lcell_comb \VGA_unit|Selector9~0 (
// Equation(s):
// \VGA_unit|Selector9~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & (\VGA_unit|Add0~12_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~16_combout 
// ))))

	.dataa(\VGA_unit|Equal1~1_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Add0~12_combout ),
	.datad(\VGA_unit|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector9~0 .lut_mask = 16'hB380;
defparam \VGA_unit|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y9_N1
cycloneii_lcell_ff \VGA_unit|SRAM_address[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector9~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [8]));

// Location: LCCOMB_X31_Y8_N14
cycloneii_lcell_comb \VGA_unit|Add0~14 (
// Equation(s):
// \VGA_unit|Add0~14_combout  = (\VGA_unit|SRAM_address [9] & (\VGA_unit|Add0~13  & VCC)) # (!\VGA_unit|SRAM_address [9] & (!\VGA_unit|Add0~13 ))
// \VGA_unit|Add0~15  = CARRY((!\VGA_unit|SRAM_address [9] & !\VGA_unit|Add0~13 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~13 ),
	.combout(\VGA_unit|Add0~14_combout ),
	.cout(\VGA_unit|Add0~15 ));
// synopsys translate_off
defparam \VGA_unit|Add0~14 .lut_mask = 16'hC303;
defparam \VGA_unit|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N10
cycloneii_lcell_comb \VGA_unit|Selector8~0 (
// Equation(s):
// \VGA_unit|Selector8~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add0~14_combout  & \VGA_unit|Equal1~1_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add1~18_combout ))

	.dataa(\VGA_unit|Add1~18_combout ),
	.datab(\VGA_unit|Add0~14_combout ),
	.datac(\VGA_unit|Equal1~1_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector8~0 .lut_mask = 16'hC0AA;
defparam \VGA_unit|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N11
cycloneii_lcell_ff \VGA_unit|SRAM_address[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector8~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [9]));

// Location: LCCOMB_X32_Y8_N12
cycloneii_lcell_comb \SRAM_address[9]~5 (
// Equation(s):
// \SRAM_address[9]~5_combout  = (top_state[1] & ((top_state[0] & ((\VGA_unit|SRAM_address [9]))) # (!top_state[0] & (\UART_unit|SRAM_address [9])))) # (!top_state[1] & ((top_state[0] & (\UART_unit|SRAM_address [9])) # (!top_state[0] & 
// ((\VGA_unit|SRAM_address [9])))))

	.dataa(top_state[1]),
	.datab(top_state[0]),
	.datac(\UART_unit|SRAM_address [9]),
	.datad(\VGA_unit|SRAM_address [9]),
	.cin(gnd),
	.combout(\SRAM_address[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[9]~5 .lut_mask = 16'hF960;
defparam \SRAM_address[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N2
cycloneii_lcell_comb \VGA_unit|Add1~20 (
// Equation(s):
// \VGA_unit|Add1~20_combout  = (\VGA_unit|SRAM_address [10] & (\VGA_unit|Add1~19  $ (GND))) # (!\VGA_unit|SRAM_address [10] & (!\VGA_unit|Add1~19  & VCC))
// \VGA_unit|Add1~21  = CARRY((\VGA_unit|SRAM_address [10] & !\VGA_unit|Add1~19 ))

	.dataa(\VGA_unit|SRAM_address [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~19 ),
	.combout(\VGA_unit|Add1~20_combout ),
	.cout(\VGA_unit|Add1~21 ));
// synopsys translate_off
defparam \VGA_unit|Add1~20 .lut_mask = 16'hA50A;
defparam \VGA_unit|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N16
cycloneii_lcell_comb \VGA_unit|Add0~16 (
// Equation(s):
// \VGA_unit|Add0~16_combout  = (\VGA_unit|SRAM_address [10] & ((GND) # (!\VGA_unit|Add0~15 ))) # (!\VGA_unit|SRAM_address [10] & (\VGA_unit|Add0~15  $ (GND)))
// \VGA_unit|Add0~17  = CARRY((\VGA_unit|SRAM_address [10]) # (!\VGA_unit|Add0~15 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~15 ),
	.combout(\VGA_unit|Add0~16_combout ),
	.cout(\VGA_unit|Add0~17 ));
// synopsys translate_off
defparam \VGA_unit|Add0~16 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N22
cycloneii_lcell_comb \VGA_unit|Selector7~0 (
// Equation(s):
// \VGA_unit|Selector7~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Equal1~1_combout  & \VGA_unit|Add0~16_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add1~20_combout ))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|Add1~20_combout ),
	.datac(\VGA_unit|Equal1~1_combout ),
	.datad(\VGA_unit|Add0~16_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector7~0 .lut_mask = 16'hE444;
defparam \VGA_unit|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N23
cycloneii_lcell_ff \VGA_unit|SRAM_address[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [10]));

// Location: LCCOMB_X32_Y8_N8
cycloneii_lcell_comb \SRAM_address[10]~6 (
// Equation(s):
// \SRAM_address[10]~6_combout  = (\UART_unit|SRAM_address [10] & ((\VGA_unit|SRAM_address [10]) # (top_state[0] $ (top_state[1])))) # (!\UART_unit|SRAM_address [10] & (\VGA_unit|SRAM_address [10] & (top_state[0] $ (!top_state[1]))))

	.dataa(\UART_unit|SRAM_address [10]),
	.datab(top_state[0]),
	.datac(top_state[1]),
	.datad(\VGA_unit|SRAM_address [10]),
	.cin(gnd),
	.combout(\SRAM_address[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[10]~6 .lut_mask = 16'hEB28;
defparam \SRAM_address[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N24
cycloneii_lcell_comb \SRAM_address[8]~4 (
// Equation(s):
// \SRAM_address[8]~4_combout  = (top_state[1] & ((top_state[0] & (\VGA_unit|SRAM_address [8])) # (!top_state[0] & ((\UART_unit|SRAM_address [8]))))) # (!top_state[1] & ((top_state[0] & ((\UART_unit|SRAM_address [8]))) # (!top_state[0] & 
// (\VGA_unit|SRAM_address [8]))))

	.dataa(top_state[1]),
	.datab(top_state[0]),
	.datac(\VGA_unit|SRAM_address [8]),
	.datad(\UART_unit|SRAM_address [8]),
	.cin(gnd),
	.combout(\SRAM_address[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[8]~4 .lut_mask = 16'hF690;
defparam \SRAM_address[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N18
cycloneii_lcell_comb \VGA_unit|Add0~18 (
// Equation(s):
// \VGA_unit|Add0~18_combout  = (\VGA_unit|SRAM_address [11] & (\VGA_unit|Add0~17  & VCC)) # (!\VGA_unit|SRAM_address [11] & (!\VGA_unit|Add0~17 ))
// \VGA_unit|Add0~19  = CARRY((!\VGA_unit|SRAM_address [11] & !\VGA_unit|Add0~17 ))

	.dataa(\VGA_unit|SRAM_address [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~17 ),
	.combout(\VGA_unit|Add0~18_combout ),
	.cout(\VGA_unit|Add0~19 ));
// synopsys translate_off
defparam \VGA_unit|Add0~18 .lut_mask = 16'hA505;
defparam \VGA_unit|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N4
cycloneii_lcell_comb \VGA_unit|Add1~22 (
// Equation(s):
// \VGA_unit|Add1~22_combout  = (\VGA_unit|SRAM_address [11] & (!\VGA_unit|Add1~21 )) # (!\VGA_unit|SRAM_address [11] & ((\VGA_unit|Add1~21 ) # (GND)))
// \VGA_unit|Add1~23  = CARRY((!\VGA_unit|Add1~21 ) # (!\VGA_unit|SRAM_address [11]))

	.dataa(\VGA_unit|SRAM_address [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~21 ),
	.combout(\VGA_unit|Add1~22_combout ),
	.cout(\VGA_unit|Add1~23 ));
// synopsys translate_off
defparam \VGA_unit|Add1~22 .lut_mask = 16'h5A5F;
defparam \VGA_unit|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N2
cycloneii_lcell_comb \VGA_unit|Selector6~0 (
// Equation(s):
// \VGA_unit|Selector6~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add0~18_combout  & (\VGA_unit|Equal1~1_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~22_combout 
// ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|Add0~18_combout ),
	.datac(\VGA_unit|Equal1~1_combout ),
	.datad(\VGA_unit|Add1~22_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector6~0 .lut_mask = 16'hD580;
defparam \VGA_unit|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N3
cycloneii_lcell_ff \VGA_unit|SRAM_address[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [11]));

// Location: LCCOMB_X32_Y8_N28
cycloneii_lcell_comb \SRAM_address[11]~7 (
// Equation(s):
// \SRAM_address[11]~7_combout  = (top_state[1] & ((top_state[0] & ((\VGA_unit|SRAM_address [11]))) # (!top_state[0] & (\UART_unit|SRAM_address [11])))) # (!top_state[1] & ((top_state[0] & (\UART_unit|SRAM_address [11])) # (!top_state[0] & 
// ((\VGA_unit|SRAM_address [11])))))

	.dataa(top_state[1]),
	.datab(top_state[0]),
	.datac(\UART_unit|SRAM_address [11]),
	.datad(\VGA_unit|SRAM_address [11]),
	.cin(gnd),
	.combout(\SRAM_address[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[11]~7 .lut_mask = 16'hF960;
defparam \SRAM_address[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N30
cycloneii_lcell_comb \unit1|WideOr6~0 (
// Equation(s):
// \unit1|WideOr6~0_combout  = (\SRAM_address[10]~6_combout  & (!\SRAM_address[9]~5_combout  & (\SRAM_address[8]~4_combout  $ (!\SRAM_address[11]~7_combout )))) # (!\SRAM_address[10]~6_combout  & (\SRAM_address[8]~4_combout  & (\SRAM_address[9]~5_combout  $ 
// (!\SRAM_address[11]~7_combout ))))

	.dataa(\SRAM_address[9]~5_combout ),
	.datab(\SRAM_address[10]~6_combout ),
	.datac(\SRAM_address[8]~4_combout ),
	.datad(\SRAM_address[11]~7_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr6~0 .lut_mask = 16'h6014;
defparam \unit1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N16
cycloneii_lcell_comb \unit1|WideOr5~0 (
// Equation(s):
// \unit1|WideOr5~0_combout  = (\SRAM_address[9]~5_combout  & ((\SRAM_address[8]~4_combout  & ((\SRAM_address[11]~7_combout ))) # (!\SRAM_address[8]~4_combout  & (\SRAM_address[10]~6_combout )))) # (!\SRAM_address[9]~5_combout  & (\SRAM_address[10]~6_combout 
//  & (\SRAM_address[8]~4_combout  $ (\SRAM_address[11]~7_combout ))))

	.dataa(\SRAM_address[9]~5_combout ),
	.datab(\SRAM_address[10]~6_combout ),
	.datac(\SRAM_address[8]~4_combout ),
	.datad(\SRAM_address[11]~7_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr5~0 .lut_mask = 16'hAC48;
defparam \unit1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N18
cycloneii_lcell_comb \unit1|WideOr4~0 (
// Equation(s):
// \unit1|WideOr4~0_combout  = (\SRAM_address[10]~6_combout  & (\SRAM_address[11]~7_combout  & ((\SRAM_address[9]~5_combout ) # (!\SRAM_address[8]~4_combout )))) # (!\SRAM_address[10]~6_combout  & (\SRAM_address[9]~5_combout  & (!\SRAM_address[8]~4_combout  
// & !\SRAM_address[11]~7_combout )))

	.dataa(\SRAM_address[9]~5_combout ),
	.datab(\SRAM_address[10]~6_combout ),
	.datac(\SRAM_address[8]~4_combout ),
	.datad(\SRAM_address[11]~7_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr4~0 .lut_mask = 16'h8C02;
defparam \unit1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N4
cycloneii_lcell_comb \unit1|WideOr3~0 (
// Equation(s):
// \unit1|WideOr3~0_combout  = (\SRAM_address[8]~4_combout  & (\SRAM_address[9]~5_combout  $ ((!\SRAM_address[10]~6_combout )))) # (!\SRAM_address[8]~4_combout  & ((\SRAM_address[9]~5_combout  & (!\SRAM_address[10]~6_combout  & \SRAM_address[11]~7_combout )) 
// # (!\SRAM_address[9]~5_combout  & (\SRAM_address[10]~6_combout  & !\SRAM_address[11]~7_combout ))))

	.dataa(\SRAM_address[9]~5_combout ),
	.datab(\SRAM_address[10]~6_combout ),
	.datac(\SRAM_address[8]~4_combout ),
	.datad(\SRAM_address[11]~7_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr3~0 .lut_mask = 16'h9294;
defparam \unit1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N14
cycloneii_lcell_comb \unit1|WideOr2~0 (
// Equation(s):
// \unit1|WideOr2~0_combout  = (\SRAM_address[9]~5_combout  & (((\SRAM_address[8]~4_combout  & !\SRAM_address[11]~7_combout )))) # (!\SRAM_address[9]~5_combout  & ((\SRAM_address[10]~6_combout  & ((!\SRAM_address[11]~7_combout ))) # 
// (!\SRAM_address[10]~6_combout  & (\SRAM_address[8]~4_combout ))))

	.dataa(\SRAM_address[9]~5_combout ),
	.datab(\SRAM_address[10]~6_combout ),
	.datac(\SRAM_address[8]~4_combout ),
	.datad(\SRAM_address[11]~7_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr2~0 .lut_mask = 16'h10F4;
defparam \unit1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N0
cycloneii_lcell_comb \unit1|WideOr1~0 (
// Equation(s):
// \unit1|WideOr1~0_combout  = (\SRAM_address[9]~5_combout  & (!\SRAM_address[11]~7_combout  & ((\SRAM_address[8]~4_combout ) # (!\SRAM_address[10]~6_combout )))) # (!\SRAM_address[9]~5_combout  & (\SRAM_address[8]~4_combout  & (\SRAM_address[10]~6_combout  
// $ (!\SRAM_address[11]~7_combout ))))

	.dataa(\SRAM_address[9]~5_combout ),
	.datab(\SRAM_address[10]~6_combout ),
	.datac(\SRAM_address[8]~4_combout ),
	.datad(\SRAM_address[11]~7_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr1~0 .lut_mask = 16'h40B2;
defparam \unit1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N26
cycloneii_lcell_comb \unit1|WideOr0~0 (
// Equation(s):
// \unit1|WideOr0~0_combout  = (\SRAM_address[8]~4_combout  & ((\SRAM_address[11]~7_combout ) # (\SRAM_address[9]~5_combout  $ (\SRAM_address[10]~6_combout )))) # (!\SRAM_address[8]~4_combout  & ((\SRAM_address[9]~5_combout ) # (\SRAM_address[10]~6_combout  
// $ (\SRAM_address[11]~7_combout ))))

	.dataa(\SRAM_address[9]~5_combout ),
	.datab(\SRAM_address[10]~6_combout ),
	.datac(\SRAM_address[8]~4_combout ),
	.datad(\SRAM_address[11]~7_combout ),
	.cin(gnd),
	.combout(\unit1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr0~0 .lut_mask = 16'hFB6E;
defparam \unit1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N2
cycloneii_lcell_comb \UART_unit|Add1~37 (
// Equation(s):
// \UART_unit|Add1~37_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~35_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|Add1~35_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~37 .lut_mask = 16'h2022;
defparam \UART_unit|Add1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y8_N3
cycloneii_lcell_ff \UART_unit|SRAM_address[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~37_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [13]));

// Location: LCCOMB_X31_Y8_N20
cycloneii_lcell_comb \VGA_unit|Add0~20 (
// Equation(s):
// \VGA_unit|Add0~20_combout  = (\VGA_unit|SRAM_address [12] & ((GND) # (!\VGA_unit|Add0~19 ))) # (!\VGA_unit|SRAM_address [12] & (\VGA_unit|Add0~19  $ (GND)))
// \VGA_unit|Add0~21  = CARRY((\VGA_unit|SRAM_address [12]) # (!\VGA_unit|Add0~19 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~19 ),
	.combout(\VGA_unit|Add0~20_combout ),
	.cout(\VGA_unit|Add0~21 ));
// synopsys translate_off
defparam \VGA_unit|Add0~20 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N18
cycloneii_lcell_comb \VGA_unit|Selector5~0 (
// Equation(s):
// \VGA_unit|Selector5~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add0~20_combout  & \VGA_unit|Equal1~1_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add1~24_combout ))

	.dataa(\VGA_unit|Add1~24_combout ),
	.datab(\VGA_unit|Add0~20_combout ),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datad(\VGA_unit|Equal1~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector5~0 .lut_mask = 16'hCA0A;
defparam \VGA_unit|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y8_N19
cycloneii_lcell_ff \VGA_unit|SRAM_address[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [12]));

// Location: LCCOMB_X31_Y8_N22
cycloneii_lcell_comb \VGA_unit|Add0~22 (
// Equation(s):
// \VGA_unit|Add0~22_combout  = (\VGA_unit|SRAM_address [13] & (\VGA_unit|Add0~21  & VCC)) # (!\VGA_unit|SRAM_address [13] & (!\VGA_unit|Add0~21 ))
// \VGA_unit|Add0~23  = CARRY((!\VGA_unit|SRAM_address [13] & !\VGA_unit|Add0~21 ))

	.dataa(\VGA_unit|SRAM_address [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~21 ),
	.combout(\VGA_unit|Add0~22_combout ),
	.cout(\VGA_unit|Add0~23 ));
// synopsys translate_off
defparam \VGA_unit|Add0~22 .lut_mask = 16'hA505;
defparam \VGA_unit|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N10
cycloneii_lcell_comb \VGA_unit|Selector4~0 (
// Equation(s):
// \VGA_unit|Selector4~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Equal1~1_combout  & \VGA_unit|Add0~22_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add1~26_combout ))

	.dataa(\VGA_unit|Add1~26_combout ),
	.datab(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datac(\VGA_unit|Equal1~1_combout ),
	.datad(\VGA_unit|Add0~22_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector4~0 .lut_mask = 16'hE222;
defparam \VGA_unit|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y9_N11
cycloneii_lcell_ff \VGA_unit|SRAM_address[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [13]));

// Location: LCCOMB_X27_Y8_N16
cycloneii_lcell_comb \SRAM_address[13]~9 (
// Equation(s):
// \SRAM_address[13]~9_combout  = (top_state[1] & ((top_state[0] & ((\VGA_unit|SRAM_address [13]))) # (!top_state[0] & (\UART_unit|SRAM_address [13])))) # (!top_state[1] & ((top_state[0] & (\UART_unit|SRAM_address [13])) # (!top_state[0] & 
// ((\VGA_unit|SRAM_address [13])))))

	.dataa(top_state[1]),
	.datab(top_state[0]),
	.datac(\UART_unit|SRAM_address [13]),
	.datad(\VGA_unit|SRAM_address [13]),
	.cin(gnd),
	.combout(\SRAM_address[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[13]~9 .lut_mask = 16'hF960;
defparam \SRAM_address[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N22
cycloneii_lcell_comb \SRAM_address[12]~8 (
// Equation(s):
// \SRAM_address[12]~8_combout  = (top_state[1] & ((top_state[0] & ((\VGA_unit|SRAM_address [12]))) # (!top_state[0] & (\UART_unit|SRAM_address [12])))) # (!top_state[1] & ((top_state[0] & (\UART_unit|SRAM_address [12])) # (!top_state[0] & 
// ((\VGA_unit|SRAM_address [12])))))

	.dataa(top_state[1]),
	.datab(top_state[0]),
	.datac(\UART_unit|SRAM_address [12]),
	.datad(\VGA_unit|SRAM_address [12]),
	.cin(gnd),
	.combout(\SRAM_address[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[12]~8 .lut_mask = 16'hF960;
defparam \SRAM_address[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N24
cycloneii_lcell_comb \VGA_unit|Add0~24 (
// Equation(s):
// \VGA_unit|Add0~24_combout  = (\VGA_unit|SRAM_address [14] & ((GND) # (!\VGA_unit|Add0~23 ))) # (!\VGA_unit|SRAM_address [14] & (\VGA_unit|Add0~23  $ (GND)))
// \VGA_unit|Add0~25  = CARRY((\VGA_unit|SRAM_address [14]) # (!\VGA_unit|Add0~23 ))

	.dataa(\VGA_unit|SRAM_address [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~23 ),
	.combout(\VGA_unit|Add0~24_combout ),
	.cout(\VGA_unit|Add0~25 ));
// synopsys translate_off
defparam \VGA_unit|Add0~24 .lut_mask = 16'h5AAF;
defparam \VGA_unit|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N26
cycloneii_lcell_comb \VGA_unit|Add0~26 (
// Equation(s):
// \VGA_unit|Add0~26_combout  = (\VGA_unit|SRAM_address [15] & (\VGA_unit|Add0~25  & VCC)) # (!\VGA_unit|SRAM_address [15] & (!\VGA_unit|Add0~25 ))
// \VGA_unit|Add0~27  = CARRY((!\VGA_unit|SRAM_address [15] & !\VGA_unit|Add0~25 ))

	.dataa(\VGA_unit|SRAM_address [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~25 ),
	.combout(\VGA_unit|Add0~26_combout ),
	.cout(\VGA_unit|Add0~27 ));
// synopsys translate_off
defparam \VGA_unit|Add0~26 .lut_mask = 16'hA505;
defparam \VGA_unit|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N12
cycloneii_lcell_comb \VGA_unit|Add1~30 (
// Equation(s):
// \VGA_unit|Add1~30_combout  = (\VGA_unit|SRAM_address [15] & (!\VGA_unit|Add1~29 )) # (!\VGA_unit|SRAM_address [15] & ((\VGA_unit|Add1~29 ) # (GND)))
// \VGA_unit|Add1~31  = CARRY((!\VGA_unit|Add1~29 ) # (!\VGA_unit|SRAM_address [15]))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~29 ),
	.combout(\VGA_unit|Add1~30_combout ),
	.cout(\VGA_unit|Add1~31 ));
// synopsys translate_off
defparam \VGA_unit|Add1~30 .lut_mask = 16'h3C3F;
defparam \VGA_unit|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N30
cycloneii_lcell_comb \VGA_unit|Selector2~0 (
// Equation(s):
// \VGA_unit|Selector2~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & (\VGA_unit|Add0~26_combout ))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~30_combout 
// ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|Equal1~1_combout ),
	.datac(\VGA_unit|Add0~26_combout ),
	.datad(\VGA_unit|Add1~30_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector2~0 .lut_mask = 16'hD580;
defparam \VGA_unit|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y8_N31
cycloneii_lcell_ff \VGA_unit|SRAM_address[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [15]));

// Location: LCCOMB_X27_Y8_N10
cycloneii_lcell_comb \SRAM_address[15]~11 (
// Equation(s):
// \SRAM_address[15]~11_combout  = (top_state[1] & ((top_state[0] & ((\VGA_unit|SRAM_address [15]))) # (!top_state[0] & (\UART_unit|SRAM_address [15])))) # (!top_state[1] & ((top_state[0] & (\UART_unit|SRAM_address [15])) # (!top_state[0] & 
// ((\VGA_unit|SRAM_address [15])))))

	.dataa(top_state[1]),
	.datab(\UART_unit|SRAM_address [15]),
	.datac(top_state[0]),
	.datad(\VGA_unit|SRAM_address [15]),
	.cin(gnd),
	.combout(\SRAM_address[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[15]~11 .lut_mask = 16'hED48;
defparam \SRAM_address[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N20
cycloneii_lcell_comb \VGA_unit|Selector3~0 (
// Equation(s):
// \VGA_unit|Selector3~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add0~24_combout  & \VGA_unit|Equal1~1_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Add1~28_combout ))

	.dataa(\VGA_unit|Add1~28_combout ),
	.datab(\VGA_unit|Add0~24_combout ),
	.datac(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datad(\VGA_unit|Equal1~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector3~0 .lut_mask = 16'hCA0A;
defparam \VGA_unit|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y8_N21
cycloneii_lcell_ff \VGA_unit|SRAM_address[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [14]));

// Location: LCCOMB_X29_Y8_N26
cycloneii_lcell_comb \SRAM_address[14]~10 (
// Equation(s):
// \SRAM_address[14]~10_combout  = (top_state[1] & ((top_state[0] & ((\VGA_unit|SRAM_address [14]))) # (!top_state[0] & (\UART_unit|SRAM_address [14])))) # (!top_state[1] & ((top_state[0] & (\UART_unit|SRAM_address [14])) # (!top_state[0] & 
// ((\VGA_unit|SRAM_address [14])))))

	.dataa(top_state[1]),
	.datab(top_state[0]),
	.datac(\UART_unit|SRAM_address [14]),
	.datad(\VGA_unit|SRAM_address [14]),
	.cin(gnd),
	.combout(\SRAM_address[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[14]~10 .lut_mask = 16'hF960;
defparam \SRAM_address[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N16
cycloneii_lcell_comb \unit2|WideOr6~0 (
// Equation(s):
// \unit2|WideOr6~0_combout  = (\SRAM_address[15]~11_combout  & (\SRAM_address[12]~8_combout  & (\SRAM_address[13]~9_combout  $ (\SRAM_address[14]~10_combout )))) # (!\SRAM_address[15]~11_combout  & (!\SRAM_address[13]~9_combout  & 
// (\SRAM_address[12]~8_combout  $ (\SRAM_address[14]~10_combout ))))

	.dataa(\SRAM_address[13]~9_combout ),
	.datab(\SRAM_address[12]~8_combout ),
	.datac(\SRAM_address[15]~11_combout ),
	.datad(\SRAM_address[14]~10_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr6~0 .lut_mask = 16'h4184;
defparam \unit2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N10
cycloneii_lcell_comb \unit2|WideOr5~0 (
// Equation(s):
// \unit2|WideOr5~0_combout  = (\SRAM_address[13]~9_combout  & ((\SRAM_address[12]~8_combout  & (\SRAM_address[15]~11_combout )) # (!\SRAM_address[12]~8_combout  & ((\SRAM_address[14]~10_combout ))))) # (!\SRAM_address[13]~9_combout  & 
// (\SRAM_address[14]~10_combout  & (\SRAM_address[12]~8_combout  $ (\SRAM_address[15]~11_combout ))))

	.dataa(\SRAM_address[13]~9_combout ),
	.datab(\SRAM_address[12]~8_combout ),
	.datac(\SRAM_address[15]~11_combout ),
	.datad(\SRAM_address[14]~10_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr5~0 .lut_mask = 16'hB680;
defparam \unit2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N12
cycloneii_lcell_comb \unit2|WideOr4~0 (
// Equation(s):
// \unit2|WideOr4~0_combout  = (\SRAM_address[15]~11_combout  & (\SRAM_address[14]~10_combout  & ((\SRAM_address[13]~9_combout ) # (!\SRAM_address[12]~8_combout )))) # (!\SRAM_address[15]~11_combout  & (\SRAM_address[13]~9_combout  & 
// (!\SRAM_address[12]~8_combout  & !\SRAM_address[14]~10_combout )))

	.dataa(\SRAM_address[13]~9_combout ),
	.datab(\SRAM_address[12]~8_combout ),
	.datac(\SRAM_address[15]~11_combout ),
	.datad(\SRAM_address[14]~10_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr4~0 .lut_mask = 16'hB002;
defparam \unit2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N22
cycloneii_lcell_comb \unit2|WideOr3~0 (
// Equation(s):
// \unit2|WideOr3~0_combout  = (\SRAM_address[12]~8_combout  & (\SRAM_address[13]~9_combout  $ (((!\SRAM_address[14]~10_combout ))))) # (!\SRAM_address[12]~8_combout  & ((\SRAM_address[13]~9_combout  & (\SRAM_address[15]~11_combout  & 
// !\SRAM_address[14]~10_combout )) # (!\SRAM_address[13]~9_combout  & (!\SRAM_address[15]~11_combout  & \SRAM_address[14]~10_combout ))))

	.dataa(\SRAM_address[13]~9_combout ),
	.datab(\SRAM_address[12]~8_combout ),
	.datac(\SRAM_address[15]~11_combout ),
	.datad(\SRAM_address[14]~10_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr3~0 .lut_mask = 16'h8964;
defparam \unit2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N24
cycloneii_lcell_comb \unit2|WideOr2~0 (
// Equation(s):
// \unit2|WideOr2~0_combout  = (\SRAM_address[13]~9_combout  & (\SRAM_address[12]~8_combout  & (!\SRAM_address[15]~11_combout ))) # (!\SRAM_address[13]~9_combout  & ((\SRAM_address[14]~10_combout  & ((!\SRAM_address[15]~11_combout ))) # 
// (!\SRAM_address[14]~10_combout  & (\SRAM_address[12]~8_combout ))))

	.dataa(\SRAM_address[13]~9_combout ),
	.datab(\SRAM_address[12]~8_combout ),
	.datac(\SRAM_address[15]~11_combout ),
	.datad(\SRAM_address[14]~10_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \unit2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N26
cycloneii_lcell_comb \unit2|WideOr1~0 (
// Equation(s):
// \unit2|WideOr1~0_combout  = (\SRAM_address[13]~9_combout  & (!\SRAM_address[15]~11_combout  & ((\SRAM_address[12]~8_combout ) # (!\SRAM_address[14]~10_combout )))) # (!\SRAM_address[13]~9_combout  & (\SRAM_address[12]~8_combout  & 
// (\SRAM_address[15]~11_combout  $ (!\SRAM_address[14]~10_combout ))))

	.dataa(\SRAM_address[13]~9_combout ),
	.datab(\SRAM_address[12]~8_combout ),
	.datac(\SRAM_address[15]~11_combout ),
	.datad(\SRAM_address[14]~10_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr1~0 .lut_mask = 16'h480E;
defparam \unit2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y8_N4
cycloneii_lcell_comb \unit2|WideOr0~0 (
// Equation(s):
// \unit2|WideOr0~0_combout  = (\SRAM_address[12]~8_combout  & ((\SRAM_address[15]~11_combout ) # (\SRAM_address[13]~9_combout  $ (\SRAM_address[14]~10_combout )))) # (!\SRAM_address[12]~8_combout  & ((\SRAM_address[13]~9_combout ) # 
// (\SRAM_address[15]~11_combout  $ (\SRAM_address[14]~10_combout ))))

	.dataa(\SRAM_address[13]~9_combout ),
	.datab(\SRAM_address[12]~8_combout ),
	.datac(\SRAM_address[15]~11_combout ),
	.datad(\SRAM_address[14]~10_combout ),
	.cin(gnd),
	.combout(\unit2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \unit2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N14
cycloneii_lcell_comb \VGA_unit|Add1~32 (
// Equation(s):
// \VGA_unit|Add1~32_combout  = (\VGA_unit|SRAM_address [16] & (\VGA_unit|Add1~31  $ (GND))) # (!\VGA_unit|SRAM_address [16] & (!\VGA_unit|Add1~31  & VCC))
// \VGA_unit|Add1~33  = CARRY((\VGA_unit|SRAM_address [16] & !\VGA_unit|Add1~31 ))

	.dataa(\VGA_unit|SRAM_address [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add1~31 ),
	.combout(\VGA_unit|Add1~32_combout ),
	.cout(\VGA_unit|Add1~33 ));
// synopsys translate_off
defparam \VGA_unit|Add1~32 .lut_mask = 16'hA50A;
defparam \VGA_unit|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N16
cycloneii_lcell_comb \VGA_unit|Add1~34 (
// Equation(s):
// \VGA_unit|Add1~34_combout  = \VGA_unit|Add1~33  $ (\VGA_unit|SRAM_address [17])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|SRAM_address [17]),
	.cin(\VGA_unit|Add1~33 ),
	.combout(\VGA_unit|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add1~34 .lut_mask = 16'h0FF0;
defparam \VGA_unit|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N28
cycloneii_lcell_comb \VGA_unit|Add0~28 (
// Equation(s):
// \VGA_unit|Add0~28_combout  = (\VGA_unit|SRAM_address [16] & ((GND) # (!\VGA_unit|Add0~27 ))) # (!\VGA_unit|SRAM_address [16] & (\VGA_unit|Add0~27  $ (GND)))
// \VGA_unit|Add0~29  = CARRY((\VGA_unit|SRAM_address [16]) # (!\VGA_unit|Add0~27 ))

	.dataa(vcc),
	.datab(\VGA_unit|SRAM_address [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|Add0~27 ),
	.combout(\VGA_unit|Add0~28_combout ),
	.cout(\VGA_unit|Add0~29 ));
// synopsys translate_off
defparam \VGA_unit|Add0~28 .lut_mask = 16'h3CCF;
defparam \VGA_unit|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N24
cycloneii_lcell_comb \VGA_unit|Selector1~0 (
// Equation(s):
// \VGA_unit|Selector1~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & ((\VGA_unit|Add0~28_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~32_combout 
// ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|Equal1~1_combout ),
	.datac(\VGA_unit|Add1~32_combout ),
	.datad(\VGA_unit|Add0~28_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector1~0 .lut_mask = 16'hD850;
defparam \VGA_unit|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y8_N25
cycloneii_lcell_ff \VGA_unit|SRAM_address[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [16]));

// Location: LCCOMB_X31_Y8_N30
cycloneii_lcell_comb \VGA_unit|Add0~30 (
// Equation(s):
// \VGA_unit|Add0~30_combout  = \VGA_unit|Add0~29  $ (!\VGA_unit|SRAM_address [17])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|SRAM_address [17]),
	.cin(\VGA_unit|Add0~29 ),
	.combout(\VGA_unit|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Add0~30 .lut_mask = 16'hF00F;
defparam \VGA_unit|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N26
cycloneii_lcell_comb \VGA_unit|Selector0~0 (
// Equation(s):
// \VGA_unit|Selector0~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & ((\VGA_unit|Add0~30_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~34_combout 
// ))))

	.dataa(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.datab(\VGA_unit|Equal1~1_combout ),
	.datac(\VGA_unit|Add1~34_combout ),
	.datad(\VGA_unit|Add0~30_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector0~0 .lut_mask = 16'hD850;
defparam \VGA_unit|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y8_N27
cycloneii_lcell_ff \VGA_unit|SRAM_address[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [17]));

// Location: LCCOMB_X23_Y8_N8
cycloneii_lcell_comb \SRAM_address[17]~13 (
// Equation(s):
// \SRAM_address[17]~13_combout  = (\UART_unit|SRAM_address [17] & ((\VGA_unit|SRAM_address [17]) # (top_state[1] $ (top_state[0])))) # (!\UART_unit|SRAM_address [17] & (\VGA_unit|SRAM_address [17] & (top_state[1] $ (!top_state[0]))))

	.dataa(\UART_unit|SRAM_address [17]),
	.datab(top_state[1]),
	.datac(\VGA_unit|SRAM_address [17]),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\SRAM_address[17]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[17]~13 .lut_mask = 16'hE2B8;
defparam \SRAM_address[17]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N8
cycloneii_lcell_comb \UART_unit|Add1~46 (
// Equation(s):
// \UART_unit|Add1~46_combout  = (\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout  & (!\UART_rx_initialize~regout  & ((\UART_unit|Add1~44_combout ) # (!\UART_unit|LessThan1~5_combout ))))

	.dataa(\UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE~0_combout ),
	.datab(\UART_rx_initialize~regout ),
	.datac(\UART_unit|Add1~44_combout ),
	.datad(\UART_unit|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_unit|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|Add1~46 .lut_mask = 16'h2022;
defparam \UART_unit|Add1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y8_N9
cycloneii_lcell_ff \UART_unit|SRAM_address[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|Add1~46_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|SRAM_address[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|SRAM_address [16]));

// Location: LCCOMB_X27_Y8_N28
cycloneii_lcell_comb \SRAM_address[16]~12 (
// Equation(s):
// \SRAM_address[16]~12_combout  = (top_state[1] & ((top_state[0] & ((\VGA_unit|SRAM_address [16]))) # (!top_state[0] & (\UART_unit|SRAM_address [16])))) # (!top_state[1] & ((top_state[0] & (\UART_unit|SRAM_address [16])) # (!top_state[0] & 
// ((\VGA_unit|SRAM_address [16])))))

	.dataa(top_state[1]),
	.datab(top_state[0]),
	.datac(\UART_unit|SRAM_address [16]),
	.datad(\VGA_unit|SRAM_address [16]),
	.cin(gnd),
	.combout(\SRAM_address[16]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[16]~12 .lut_mask = 16'hF960;
defparam \SRAM_address[16]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneii_lcell_comb \unit3|Decoder0~0 (
// Equation(s):
// \unit3|Decoder0~0_combout  = (!\SRAM_address[17]~13_combout  & \SRAM_address[16]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SRAM_address[17]~13_combout ),
	.datad(\SRAM_address[16]~12_combout ),
	.cin(gnd),
	.combout(\unit3|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|Decoder0~0 .lut_mask = 16'h0F00;
defparam \unit3|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneii_lcell_comb \unit3|Decoder0~1 (
// Equation(s):
// \unit3|Decoder0~1_combout  = (\SRAM_address[17]~13_combout  & !\SRAM_address[16]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SRAM_address[17]~13_combout ),
	.datad(\SRAM_address[16]~12_combout ),
	.cin(gnd),
	.combout(\unit3|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|Decoder0~1 .lut_mask = 16'h00F0;
defparam \unit3|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneii_lcell_comb \unit3|Decoder0~2 (
// Equation(s):
// \unit3|Decoder0~2_combout  = (\SRAM_address[17]~13_combout ) # (\SRAM_address[16]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SRAM_address[17]~13_combout ),
	.datad(\SRAM_address[16]~12_combout ),
	.cin(gnd),
	.combout(\unit3|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|Decoder0~2 .lut_mask = 16'hFFF0;
defparam \unit3|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y13_N9
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[0]~0 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [0]));

// Location: LCFF_X12_Y13_N3
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[1]~1 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [1]));

// Location: LCFF_X12_Y13_N13
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[2]~2 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [2]));

// Location: LCFF_X12_Y13_N7
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[3]~3 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [3]));

// Location: LCCOMB_X12_Y13_N24
cycloneii_lcell_comb \unit4|WideOr6~0 (
// Equation(s):
// \unit4|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [2] & (!\SRAM_unit|SRAM_read_data [1] & (\SRAM_unit|SRAM_read_data [0] $ (!\SRAM_unit|SRAM_read_data [3])))) # (!\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [0] & 
// (\SRAM_unit|SRAM_read_data [1] $ (!\SRAM_unit|SRAM_read_data [3]))))

	.dataa(\SRAM_unit|SRAM_read_data [0]),
	.datab(\SRAM_unit|SRAM_read_data [1]),
	.datac(\SRAM_unit|SRAM_read_data [2]),
	.datad(\SRAM_unit|SRAM_read_data [3]),
	.cin(gnd),
	.combout(\unit4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr6~0 .lut_mask = 16'h2812;
defparam \unit4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneii_lcell_comb \unit4|WideOr5~0 (
// Equation(s):
// \unit4|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [1] & ((\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [3]))) # (!\SRAM_unit|SRAM_read_data [0] & (\SRAM_unit|SRAM_read_data [2])))) # (!\SRAM_unit|SRAM_read_data [1] & 
// (\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [0] $ (\SRAM_unit|SRAM_read_data [3]))))

	.dataa(\SRAM_unit|SRAM_read_data [2]),
	.datab(\SRAM_unit|SRAM_read_data [1]),
	.datac(\SRAM_unit|SRAM_read_data [0]),
	.datad(\SRAM_unit|SRAM_read_data [3]),
	.cin(gnd),
	.combout(\unit4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr5~0 .lut_mask = 16'hCA28;
defparam \unit4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneii_lcell_comb \unit4|WideOr4~0 (
// Equation(s):
// \unit4|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [3] & ((\SRAM_unit|SRAM_read_data [1]) # (!\SRAM_unit|SRAM_read_data [0])))) # (!\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [1] & 
// (!\SRAM_unit|SRAM_read_data [0] & !\SRAM_unit|SRAM_read_data [3])))

	.dataa(\SRAM_unit|SRAM_read_data [2]),
	.datab(\SRAM_unit|SRAM_read_data [1]),
	.datac(\SRAM_unit|SRAM_read_data [0]),
	.datad(\SRAM_unit|SRAM_read_data [3]),
	.cin(gnd),
	.combout(\unit4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr4~0 .lut_mask = 16'h8A04;
defparam \unit4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneii_lcell_comb \unit4|WideOr3~0 (
// Equation(s):
// \unit4|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [0] & (\SRAM_unit|SRAM_read_data [2] $ ((!\SRAM_unit|SRAM_read_data [1])))) # (!\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [2] & (!\SRAM_unit|SRAM_read_data [1] & 
// !\SRAM_unit|SRAM_read_data [3])) # (!\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [1] & \SRAM_unit|SRAM_read_data [3]))))

	.dataa(\SRAM_unit|SRAM_read_data [2]),
	.datab(\SRAM_unit|SRAM_read_data [1]),
	.datac(\SRAM_unit|SRAM_read_data [0]),
	.datad(\SRAM_unit|SRAM_read_data [3]),
	.cin(gnd),
	.combout(\unit4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr3~0 .lut_mask = 16'h9492;
defparam \unit4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneii_lcell_comb \unit4|WideOr2~0 (
// Equation(s):
// \unit4|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [1] & (((\SRAM_unit|SRAM_read_data [0] & !\SRAM_unit|SRAM_read_data [3])))) # (!\SRAM_unit|SRAM_read_data [1] & ((\SRAM_unit|SRAM_read_data [2] & ((!\SRAM_unit|SRAM_read_data [3]))) # 
// (!\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [0]))))

	.dataa(\SRAM_unit|SRAM_read_data [2]),
	.datab(\SRAM_unit|SRAM_read_data [0]),
	.datac(\SRAM_unit|SRAM_read_data [1]),
	.datad(\SRAM_unit|SRAM_read_data [3]),
	.cin(gnd),
	.combout(\unit4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr2~0 .lut_mask = 16'h04CE;
defparam \unit4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneii_lcell_comb \unit4|WideOr1~0 (
// Equation(s):
// \unit4|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [0] & (\SRAM_unit|SRAM_read_data [3] $ (((\SRAM_unit|SRAM_read_data [1]) # (!\SRAM_unit|SRAM_read_data [2]))))) # (!\SRAM_unit|SRAM_read_data [0] & (\SRAM_unit|SRAM_read_data [1] & 
// (!\SRAM_unit|SRAM_read_data [2] & !\SRAM_unit|SRAM_read_data [3])))

	.dataa(\SRAM_unit|SRAM_read_data [0]),
	.datab(\SRAM_unit|SRAM_read_data [1]),
	.datac(\SRAM_unit|SRAM_read_data [2]),
	.datad(\SRAM_unit|SRAM_read_data [3]),
	.cin(gnd),
	.combout(\unit4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr1~0 .lut_mask = 16'h208E;
defparam \unit4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneii_lcell_comb \unit4|WideOr0~0 (
// Equation(s):
// \unit4|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [3]) # (\SRAM_unit|SRAM_read_data [2] $ (\SRAM_unit|SRAM_read_data [1])))) # (!\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [1]) # 
// (\SRAM_unit|SRAM_read_data [2] $ (\SRAM_unit|SRAM_read_data [3]))))

	.dataa(\SRAM_unit|SRAM_read_data [2]),
	.datab(\SRAM_unit|SRAM_read_data [0]),
	.datac(\SRAM_unit|SRAM_read_data [3]),
	.datad(\SRAM_unit|SRAM_read_data [1]),
	.cin(gnd),
	.combout(\unit4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr0~0 .lut_mask = 16'hF7DA;
defparam \unit4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y13_N21
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[7]~7 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [7]));

// Location: LCFF_X12_Y13_N27
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[6]~6 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [6]));

// Location: LCFF_X12_Y13_N15
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[4]~4 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [4]));

// Location: LCFF_X12_Y13_N1
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[5]~5 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [5]));

// Location: LCCOMB_X12_Y13_N22
cycloneii_lcell_comb \unit5|WideOr6~0 (
// Equation(s):
// \unit5|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [7] & (\SRAM_unit|SRAM_read_data [4] & (\SRAM_unit|SRAM_read_data [6] $ (\SRAM_unit|SRAM_read_data [5])))) # (!\SRAM_unit|SRAM_read_data [7] & (!\SRAM_unit|SRAM_read_data [5] & 
// (\SRAM_unit|SRAM_read_data [6] $ (\SRAM_unit|SRAM_read_data [4]))))

	.dataa(\SRAM_unit|SRAM_read_data [7]),
	.datab(\SRAM_unit|SRAM_read_data [6]),
	.datac(\SRAM_unit|SRAM_read_data [4]),
	.datad(\SRAM_unit|SRAM_read_data [5]),
	.cin(gnd),
	.combout(\unit5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr6~0 .lut_mask = 16'h2094;
defparam \unit5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneii_lcell_comb \unit5|WideOr5~0 (
// Equation(s):
// \unit5|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [7] & ((\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [5]))) # (!\SRAM_unit|SRAM_read_data [4] & (\SRAM_unit|SRAM_read_data [6])))) # (!\SRAM_unit|SRAM_read_data [7] & 
// (\SRAM_unit|SRAM_read_data [6] & (\SRAM_unit|SRAM_read_data [4] $ (\SRAM_unit|SRAM_read_data [5]))))

	.dataa(\SRAM_unit|SRAM_read_data [7]),
	.datab(\SRAM_unit|SRAM_read_data [6]),
	.datac(\SRAM_unit|SRAM_read_data [4]),
	.datad(\SRAM_unit|SRAM_read_data [5]),
	.cin(gnd),
	.combout(\unit5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr5~0 .lut_mask = 16'hAC48;
defparam \unit5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneii_lcell_comb \unit5|WideOr4~0 (
// Equation(s):
// \unit5|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [7] & (\SRAM_unit|SRAM_read_data [6] & ((\SRAM_unit|SRAM_read_data [5]) # (!\SRAM_unit|SRAM_read_data [4])))) # (!\SRAM_unit|SRAM_read_data [7] & (!\SRAM_unit|SRAM_read_data [6] & 
// (!\SRAM_unit|SRAM_read_data [4] & \SRAM_unit|SRAM_read_data [5])))

	.dataa(\SRAM_unit|SRAM_read_data [7]),
	.datab(\SRAM_unit|SRAM_read_data [6]),
	.datac(\SRAM_unit|SRAM_read_data [4]),
	.datad(\SRAM_unit|SRAM_read_data [5]),
	.cin(gnd),
	.combout(\unit5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr4~0 .lut_mask = 16'h8908;
defparam \unit5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneii_lcell_comb \unit5|WideOr3~0 (
// Equation(s):
// \unit5|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [5] $ (!\SRAM_unit|SRAM_read_data [6])))) # (!\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [7] & (\SRAM_unit|SRAM_read_data [5] & 
// !\SRAM_unit|SRAM_read_data [6])) # (!\SRAM_unit|SRAM_read_data [7] & (!\SRAM_unit|SRAM_read_data [5] & \SRAM_unit|SRAM_read_data [6]))))

	.dataa(\SRAM_unit|SRAM_read_data [7]),
	.datab(\SRAM_unit|SRAM_read_data [5]),
	.datac(\SRAM_unit|SRAM_read_data [4]),
	.datad(\SRAM_unit|SRAM_read_data [6]),
	.cin(gnd),
	.combout(\unit5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr3~0 .lut_mask = 16'hC138;
defparam \unit5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneii_lcell_comb \unit5|WideOr2~0 (
// Equation(s):
// \unit5|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [5] & (!\SRAM_unit|SRAM_read_data [7] & (\SRAM_unit|SRAM_read_data [4]))) # (!\SRAM_unit|SRAM_read_data [5] & ((\SRAM_unit|SRAM_read_data [6] & (!\SRAM_unit|SRAM_read_data [7])) # 
// (!\SRAM_unit|SRAM_read_data [6] & ((\SRAM_unit|SRAM_read_data [4])))))

	.dataa(\SRAM_unit|SRAM_read_data [7]),
	.datab(\SRAM_unit|SRAM_read_data [4]),
	.datac(\SRAM_unit|SRAM_read_data [5]),
	.datad(\SRAM_unit|SRAM_read_data [6]),
	.cin(gnd),
	.combout(\unit5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr2~0 .lut_mask = 16'h454C;
defparam \unit5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneii_lcell_comb \unit5|WideOr1~0 (
// Equation(s):
// \unit5|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [4] & (\SRAM_unit|SRAM_read_data [7] $ (((\SRAM_unit|SRAM_read_data [5]) # (!\SRAM_unit|SRAM_read_data [6]))))) # (!\SRAM_unit|SRAM_read_data [4] & (!\SRAM_unit|SRAM_read_data [7] & 
// (!\SRAM_unit|SRAM_read_data [6] & \SRAM_unit|SRAM_read_data [5])))

	.dataa(\SRAM_unit|SRAM_read_data [7]),
	.datab(\SRAM_unit|SRAM_read_data [4]),
	.datac(\SRAM_unit|SRAM_read_data [6]),
	.datad(\SRAM_unit|SRAM_read_data [5]),
	.cin(gnd),
	.combout(\unit5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr1~0 .lut_mask = 16'h4584;
defparam \unit5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneii_lcell_comb \unit5|WideOr0~0 (
// Equation(s):
// \unit5|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [7]) # (\SRAM_unit|SRAM_read_data [6] $ (\SRAM_unit|SRAM_read_data [5])))) # (!\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [5]) # 
// (\SRAM_unit|SRAM_read_data [6] $ (\SRAM_unit|SRAM_read_data [7]))))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\SRAM_unit|SRAM_read_data [4]),
	.datac(\SRAM_unit|SRAM_read_data [7]),
	.datad(\SRAM_unit|SRAM_read_data [5]),
	.cin(gnd),
	.combout(\unit5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr0~0 .lut_mask = 16'hF7DA;
defparam \unit5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y13_N5
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[8]~8 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [8]));

// Location: LCFF_X23_Y8_N29
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[11]~11 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [11]));

// Location: LCFF_X23_Y8_N17
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[9]~9 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [9]));

// Location: LCFF_X23_Y8_N3
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[10]~10 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [10]));

// Location: LCCOMB_X21_Y17_N8
cycloneii_lcell_comb \unit6|WideOr6~0 (
// Equation(s):
// \unit6|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [11] & (\SRAM_unit|SRAM_read_data [8] & (\SRAM_unit|SRAM_read_data [9] $ (\SRAM_unit|SRAM_read_data [10])))) # (!\SRAM_unit|SRAM_read_data [11] & (!\SRAM_unit|SRAM_read_data [9] & 
// (\SRAM_unit|SRAM_read_data [8] $ (\SRAM_unit|SRAM_read_data [10]))))

	.dataa(\SRAM_unit|SRAM_read_data [8]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [9]),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\unit6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr6~0 .lut_mask = 16'h0982;
defparam \unit6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneii_lcell_comb \unit6|WideOr5~0 (
// Equation(s):
// \unit6|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [9] & ((\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [11]))) # (!\SRAM_unit|SRAM_read_data [8] & (\SRAM_unit|SRAM_read_data [10])))) # (!\SRAM_unit|SRAM_read_data [9] & 
// (\SRAM_unit|SRAM_read_data [10] & (\SRAM_unit|SRAM_read_data [11] $ (\SRAM_unit|SRAM_read_data [8]))))

	.dataa(\SRAM_unit|SRAM_read_data [9]),
	.datab(\SRAM_unit|SRAM_read_data [10]),
	.datac(\SRAM_unit|SRAM_read_data [11]),
	.datad(\SRAM_unit|SRAM_read_data [8]),
	.cin(gnd),
	.combout(\unit6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \unit6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneii_lcell_comb \unit6|WideOr4~0 (
// Equation(s):
// \unit6|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [11] & (\SRAM_unit|SRAM_read_data [10] & ((\SRAM_unit|SRAM_read_data [9]) # (!\SRAM_unit|SRAM_read_data [8])))) # (!\SRAM_unit|SRAM_read_data [11] & (!\SRAM_unit|SRAM_read_data [8] & 
// (\SRAM_unit|SRAM_read_data [9] & !\SRAM_unit|SRAM_read_data [10])))

	.dataa(\SRAM_unit|SRAM_read_data [8]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [9]),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\unit6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr4~0 .lut_mask = 16'hC410;
defparam \unit6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneii_lcell_comb \unit6|WideOr3~0 (
// Equation(s):
// \unit6|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [9] $ (!\SRAM_unit|SRAM_read_data [10])))) # (!\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [11] & (\SRAM_unit|SRAM_read_data [9] & 
// !\SRAM_unit|SRAM_read_data [10])) # (!\SRAM_unit|SRAM_read_data [11] & (!\SRAM_unit|SRAM_read_data [9] & \SRAM_unit|SRAM_read_data [10]))))

	.dataa(\SRAM_unit|SRAM_read_data [8]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [9]),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\unit6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr3~0 .lut_mask = 16'hA14A;
defparam \unit6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneii_lcell_comb \unit6|WideOr2~0 (
// Equation(s):
// \unit6|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [9] & (!\SRAM_unit|SRAM_read_data [11] & (\SRAM_unit|SRAM_read_data [8]))) # (!\SRAM_unit|SRAM_read_data [9] & ((\SRAM_unit|SRAM_read_data [10] & (!\SRAM_unit|SRAM_read_data [11])) # 
// (!\SRAM_unit|SRAM_read_data [10] & ((\SRAM_unit|SRAM_read_data [8])))))

	.dataa(\SRAM_unit|SRAM_read_data [11]),
	.datab(\SRAM_unit|SRAM_read_data [9]),
	.datac(\SRAM_unit|SRAM_read_data [8]),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\unit6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr2~0 .lut_mask = 16'h5170;
defparam \unit6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneii_lcell_comb \unit6|WideOr1~0 (
// Equation(s):
// \unit6|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [8] & (\SRAM_unit|SRAM_read_data [11] $ (((\SRAM_unit|SRAM_read_data [9]) # (!\SRAM_unit|SRAM_read_data [10]))))) # (!\SRAM_unit|SRAM_read_data [8] & (!\SRAM_unit|SRAM_read_data [11] & 
// (\SRAM_unit|SRAM_read_data [9] & !\SRAM_unit|SRAM_read_data [10])))

	.dataa(\SRAM_unit|SRAM_read_data [8]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [9]),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\unit6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr1~0 .lut_mask = 16'h2832;
defparam \unit6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneii_lcell_comb \unit6|WideOr0~0 (
// Equation(s):
// \unit6|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [11]) # (\SRAM_unit|SRAM_read_data [9] $ (\SRAM_unit|SRAM_read_data [10])))) # (!\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [9]) # 
// (\SRAM_unit|SRAM_read_data [11] $ (\SRAM_unit|SRAM_read_data [10]))))

	.dataa(\SRAM_unit|SRAM_read_data [9]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [10]),
	.datad(\SRAM_unit|SRAM_read_data [8]),
	.cin(gnd),
	.combout(\unit6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \unit6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y8_N11
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[14]~14 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [14]));

// Location: LCFF_X23_Y8_N1
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[13]~13 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [13]));

// Location: LCFF_X23_Y8_N31
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[12]~12 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [12]));

// Location: LCFF_X23_Y8_N13
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[15]~15 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [15]));

// Location: LCCOMB_X23_Y8_N30
cycloneii_lcell_comb \unit7|WideOr6~0 (
// Equation(s):
// \unit7|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [14] & (!\SRAM_unit|SRAM_read_data [13] & (\SRAM_unit|SRAM_read_data [12] $ (!\SRAM_unit|SRAM_read_data [15])))) # (!\SRAM_unit|SRAM_read_data [14] & (\SRAM_unit|SRAM_read_data [12] & 
// (\SRAM_unit|SRAM_read_data [13] $ (!\SRAM_unit|SRAM_read_data [15]))))

	.dataa(\SRAM_unit|SRAM_read_data [14]),
	.datab(\SRAM_unit|SRAM_read_data [13]),
	.datac(\SRAM_unit|SRAM_read_data [12]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr6~0 .lut_mask = 16'h6012;
defparam \unit7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneii_lcell_comb \unit7|WideOr5~0 (
// Equation(s):
// \unit7|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [13] & ((\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [15]))) # (!\SRAM_unit|SRAM_read_data [12] & (\SRAM_unit|SRAM_read_data [14])))) # (!\SRAM_unit|SRAM_read_data [13] & 
// (\SRAM_unit|SRAM_read_data [14] & (\SRAM_unit|SRAM_read_data [12] $ (\SRAM_unit|SRAM_read_data [15]))))

	.dataa(\SRAM_unit|SRAM_read_data [14]),
	.datab(\SRAM_unit|SRAM_read_data [12]),
	.datac(\SRAM_unit|SRAM_read_data [13]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr5~0 .lut_mask = 16'hE228;
defparam \unit7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneii_lcell_comb \unit7|WideOr4~0 (
// Equation(s):
// \unit7|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [15] & (\SRAM_unit|SRAM_read_data [14] & ((\SRAM_unit|SRAM_read_data [13]) # (!\SRAM_unit|SRAM_read_data [12])))) # (!\SRAM_unit|SRAM_read_data [15] & (\SRAM_unit|SRAM_read_data [13] & 
// (!\SRAM_unit|SRAM_read_data [14] & !\SRAM_unit|SRAM_read_data [12])))

	.dataa(\SRAM_unit|SRAM_read_data [15]),
	.datab(\SRAM_unit|SRAM_read_data [13]),
	.datac(\SRAM_unit|SRAM_read_data [14]),
	.datad(\SRAM_unit|SRAM_read_data [12]),
	.cin(gnd),
	.combout(\unit7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr4~0 .lut_mask = 16'h80A4;
defparam \unit7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneii_lcell_comb \unit7|WideOr3~0 (
// Equation(s):
// \unit7|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [12] & (\SRAM_unit|SRAM_read_data [13] $ ((!\SRAM_unit|SRAM_read_data [14])))) # (!\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [13] & (!\SRAM_unit|SRAM_read_data [14] & 
// \SRAM_unit|SRAM_read_data [15])) # (!\SRAM_unit|SRAM_read_data [13] & (\SRAM_unit|SRAM_read_data [14] & !\SRAM_unit|SRAM_read_data [15]))))

	.dataa(\SRAM_unit|SRAM_read_data [13]),
	.datab(\SRAM_unit|SRAM_read_data [12]),
	.datac(\SRAM_unit|SRAM_read_data [14]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr3~0 .lut_mask = 16'h8694;
defparam \unit7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneii_lcell_comb \unit7|WideOr2~0 (
// Equation(s):
// \unit7|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [13] & (\SRAM_unit|SRAM_read_data [12] & ((!\SRAM_unit|SRAM_read_data [15])))) # (!\SRAM_unit|SRAM_read_data [13] & ((\SRAM_unit|SRAM_read_data [14] & ((!\SRAM_unit|SRAM_read_data [15]))) # 
// (!\SRAM_unit|SRAM_read_data [14] & (\SRAM_unit|SRAM_read_data [12]))))

	.dataa(\SRAM_unit|SRAM_read_data [13]),
	.datab(\SRAM_unit|SRAM_read_data [12]),
	.datac(\SRAM_unit|SRAM_read_data [14]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr2~0 .lut_mask = 16'h04DC;
defparam \unit7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneii_lcell_comb \unit7|WideOr1~0 (
// Equation(s):
// \unit7|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [13] & (!\SRAM_unit|SRAM_read_data [15] & ((\SRAM_unit|SRAM_read_data [12]) # (!\SRAM_unit|SRAM_read_data [14])))) # (!\SRAM_unit|SRAM_read_data [13] & (\SRAM_unit|SRAM_read_data [12] & 
// (\SRAM_unit|SRAM_read_data [14] $ (!\SRAM_unit|SRAM_read_data [15]))))

	.dataa(\SRAM_unit|SRAM_read_data [13]),
	.datab(\SRAM_unit|SRAM_read_data [12]),
	.datac(\SRAM_unit|SRAM_read_data [14]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr1~0 .lut_mask = 16'h408E;
defparam \unit7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneii_lcell_comb \unit7|WideOr0~0 (
// Equation(s):
// \unit7|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [15]) # (\SRAM_unit|SRAM_read_data [14] $ (\SRAM_unit|SRAM_read_data [13])))) # (!\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [13]) # 
// (\SRAM_unit|SRAM_read_data [14] $ (\SRAM_unit|SRAM_read_data [15]))))

	.dataa(\SRAM_unit|SRAM_read_data [14]),
	.datab(\SRAM_unit|SRAM_read_data [13]),
	.datac(\SRAM_unit|SRAM_read_data [15]),
	.datad(\SRAM_unit|SRAM_read_data [12]),
	.cin(gnd),
	.combout(\unit7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \unit7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N22
cycloneii_lcell_comb \UART_unit|UART_RX|Frame_error[0]~4 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[0]~4_combout  = (\UART_unit|UART_RX|Frame_error [0] & (\UART_unit|UART_RX|RX_data_in~regout  $ (GND))) # (!\UART_unit|UART_RX|Frame_error [0] & (!\UART_unit|UART_RX|RX_data_in~regout  & VCC))
// \UART_unit|UART_RX|Frame_error[0]~5  = CARRY((\UART_unit|UART_RX|Frame_error [0] & !\UART_unit|UART_RX|RX_data_in~regout ))

	.dataa(\UART_unit|UART_RX|Frame_error [0]),
	.datab(\UART_unit|UART_RX|RX_data_in~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Frame_error[0]~4_combout ),
	.cout(\UART_unit|UART_RX|Frame_error[0]~5 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[0]~4 .lut_mask = 16'h9922;
defparam \UART_unit|UART_RX|Frame_error[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N18
cycloneii_lcell_comb \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout  = (!\UART_unit|UART_RX|RXC_state~9_regout ) # (!\UART_unit|UART_RX|RXC_state~8_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0 .lut_mask = 16'h0FFF;
defparam \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N4
cycloneii_lcell_comb \UART_unit|UART_RX|Frame_error[0]~7 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[0]~7_combout  = ((\UART_unit|UART_RX|RXC_state~9_regout  & (\UART_unit|UART_RX|RXC_state~8_regout  & \UART_unit|UART_RX|Equal2~2_combout ))) # (!\UART_unit|UART_RX|Frame_error[0]~6_combout )

	.dataa(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datab(\UART_unit|UART_RX|Frame_error[0]~6_combout ),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|Equal2~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Frame_error[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[0]~7 .lut_mask = 16'hB333;
defparam \UART_unit|UART_RX|Frame_error[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y9_N23
cycloneii_lcell_ff \UART_unit|UART_RX|Frame_error[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Frame_error[0]~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Frame_error[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|Frame_error [0]));

// Location: LCCOMB_X33_Y9_N24
cycloneii_lcell_comb \UART_unit|UART_RX|Frame_error[1]~8 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[1]~8_combout  = (\UART_unit|UART_RX|Frame_error [1] & (!\UART_unit|UART_RX|Frame_error[0]~5 )) # (!\UART_unit|UART_RX|Frame_error [1] & ((\UART_unit|UART_RX|Frame_error[0]~5 ) # (GND)))
// \UART_unit|UART_RX|Frame_error[1]~9  = CARRY((!\UART_unit|UART_RX|Frame_error[0]~5 ) # (!\UART_unit|UART_RX|Frame_error [1]))

	.dataa(\UART_unit|UART_RX|Frame_error [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|Frame_error[0]~5 ),
	.combout(\UART_unit|UART_RX|Frame_error[1]~8_combout ),
	.cout(\UART_unit|UART_RX|Frame_error[1]~9 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[1]~8 .lut_mask = 16'h5A5F;
defparam \UART_unit|UART_RX|Frame_error[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y9_N25
cycloneii_lcell_ff \UART_unit|UART_RX|Frame_error[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Frame_error[1]~8_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Frame_error[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|Frame_error [1]));

// Location: LCCOMB_X33_Y9_N26
cycloneii_lcell_comb \UART_unit|UART_RX|Frame_error[2]~10 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[2]~10_combout  = (\UART_unit|UART_RX|Frame_error [2] & (\UART_unit|UART_RX|Frame_error[1]~9  $ (GND))) # (!\UART_unit|UART_RX|Frame_error [2] & (!\UART_unit|UART_RX|Frame_error[1]~9  & VCC))
// \UART_unit|UART_RX|Frame_error[2]~11  = CARRY((\UART_unit|UART_RX|Frame_error [2] & !\UART_unit|UART_RX|Frame_error[1]~9 ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|Frame_error [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|Frame_error[1]~9 ),
	.combout(\UART_unit|UART_RX|Frame_error[2]~10_combout ),
	.cout(\UART_unit|UART_RX|Frame_error[2]~11 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[2]~10 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|Frame_error[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y9_N27
cycloneii_lcell_ff \UART_unit|UART_RX|Frame_error[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Frame_error[2]~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Frame_error[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|Frame_error [2]));

// Location: LCCOMB_X33_Y9_N28
cycloneii_lcell_comb \UART_unit|UART_RX|Frame_error[3]~12 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[3]~12_combout  = \UART_unit|UART_RX|Frame_error[2]~11  $ (\UART_unit|UART_RX|Frame_error [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|Frame_error [3]),
	.cin(\UART_unit|UART_RX|Frame_error[2]~11 ),
	.combout(\UART_unit|UART_RX|Frame_error[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[3]~12 .lut_mask = 16'h0FF0;
defparam \UART_unit|UART_RX|Frame_error[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y9_N29
cycloneii_lcell_ff \UART_unit|UART_RX|Frame_error[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Frame_error[3]~12_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT~0_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Frame_error[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|Frame_error [3]));

// Location: LCCOMB_X25_Y16_N0
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan1~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan1~0_combout  = (\VGA_unit|VGA_unit|H_Cont [7]) # (((\VGA_unit|VGA_unit|H_Cont [5] & \VGA_unit|VGA_unit|H_Cont [6])) # (!\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ))

	.dataa(\VGA_unit|VGA_unit|H_Cont [7]),
	.datab(\VGA_unit|VGA_unit|H_Cont [5]),
	.datac(\VGA_unit|VGA_unit|H_Cont [6]),
	.datad(\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan1~0 .lut_mask = 16'hEAFF;
defparam \VGA_unit|VGA_unit|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N1
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_H_SYNC (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|LessThan1~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_H_SYNC~regout ));

// Location: LCCOMB_X27_Y16_N4
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan6~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan6~0_combout  = (!\VGA_unit|VGA_unit|V_Cont [2] & (!\VGA_unit|VGA_unit|V_Cont [1] & !\VGA_unit|VGA_unit|V_Cont [3]))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [2]),
	.datac(\VGA_unit|VGA_unit|V_Cont [1]),
	.datad(\VGA_unit|VGA_unit|V_Cont [3]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan6~0 .lut_mask = 16'h0003;
defparam \VGA_unit|VGA_unit|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N17
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[5]~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [5]));

// Location: LCCOMB_X27_Y16_N14
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan6~1 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan6~1_combout  = (\VGA_unit|VGA_unit|LessThan6~0_combout  & (!\VGA_unit|VGA_unit|V_Cont [5] & \VGA_unit|VGA_unit|LessThan2~0_combout ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|LessThan6~0_combout ),
	.datac(\VGA_unit|VGA_unit|V_Cont [5]),
	.datad(\VGA_unit|VGA_unit|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan6~1 .lut_mask = 16'h0C00;
defparam \VGA_unit|VGA_unit|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~4 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout  = (\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout  & ((\VGA_unit|VGA_unit|V_Cont [9]) # ((!\VGA_unit|VGA_unit|LessThan6~1_combout )))) # (!\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout  & 
// (((\VGA_unit|VGA_unit|oVGA_V_SYNC~regout ))))

	.dataa(\VGA_unit|VGA_unit|V_Cont [9]),
	.datab(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.datac(\VGA_unit|VGA_unit|oVGA_V_SYNC~regout ),
	.datad(\VGA_unit|VGA_unit|LessThan6~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~4 .lut_mask = 16'hB8FC;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N1
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_V_SYNC (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_V_SYNC~regout ));

// Location: LCCOMB_X28_Y16_N2
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_BLANK (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_BLANK~combout  = (\VGA_unit|VGA_unit|oVGA_H_SYNC~regout  & \VGA_unit|VGA_unit|oVGA_V_SYNC~regout )

	.dataa(\VGA_unit|VGA_unit|oVGA_H_SYNC~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_V_SYNC~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_BLANK~combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_BLANK .lut_mask = 16'hAA00;
defparam \VGA_unit|VGA_unit|oVGA_BLANK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneii_lcell_comb \VGA_unit|VGA_blue[3]~7 (
// Equation(s):
// \VGA_unit|VGA_blue[3]~7_combout  = (!\VGA_enable~regout  & ((\VGA_unit|VGA_blue[3]~6_combout ) # (\VGA_unit|VGA_SRAM_state~14_regout )))

	.dataa(\VGA_unit|VGA_blue[3]~6_combout ),
	.datab(vcc),
	.datac(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue[3]~7 .lut_mask = 16'h00FA;
defparam \VGA_unit|VGA_blue[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneii_lcell_comb \VGA_unit|VGA_blue~8 (
// Equation(s):
// \VGA_unit|VGA_blue~8_combout  = (\VGA_unit|always0~7_combout ) # ((\VGA_unit|VGA_blue [0] & \VGA_unit|VGA_blue[3]~7_combout ))

	.dataa(\VGA_unit|always0~7_combout ),
	.datab(vcc),
	.datac(\VGA_unit|VGA_blue [0]),
	.datad(\VGA_unit|VGA_blue[3]~7_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~8 .lut_mask = 16'hFAAA;
defparam \VGA_unit|VGA_blue~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N3
cycloneii_lcell_ff \VGA_unit|VGA_blue[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_blue~8_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_blue [0]));

// Location: LCCOMB_X27_Y16_N18
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan4~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan4~0_combout  = ((!\VGA_unit|VGA_unit|H_Cont [5] & (!\VGA_unit|VGA_unit|H_Cont [6] & !\VGA_unit|VGA_unit|H_Cont [4]))) # (!\VGA_unit|VGA_unit|H_Cont [7])

	.dataa(\VGA_unit|VGA_unit|H_Cont [5]),
	.datab(\VGA_unit|VGA_unit|H_Cont [6]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(\VGA_unit|VGA_unit|H_Cont [7]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan4~0 .lut_mask = 16'h01FF;
defparam \VGA_unit|VGA_unit|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~0 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~0_combout  = (\VGA_unit|VGA_unit|H_Cont [8] & ((\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ) # ((!\VGA_unit|VGA_unit|H_Cont [9])))) # (!\VGA_unit|VGA_unit|H_Cont [8] & (((\VGA_unit|VGA_unit|H_Cont [9]) # 
// (!\VGA_unit|VGA_unit|LessThan4~0_combout ))))

	.dataa(\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ),
	.datab(\VGA_unit|VGA_unit|LessThan4~0_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [8]),
	.datad(\VGA_unit|VGA_unit|H_Cont [9]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~0 .lut_mask = 16'hAFF3;
defparam \VGA_unit|VGA_unit|oVGA_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan6~3 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan6~3_combout  = (!\VGA_unit|VGA_unit|V_Cont [7] & (!\VGA_unit|VGA_unit|V_Cont [8] & (!\VGA_unit|VGA_unit|V_Cont [9] & !\VGA_unit|VGA_unit|V_Cont [6])))

	.dataa(\VGA_unit|VGA_unit|V_Cont [7]),
	.datab(\VGA_unit|VGA_unit|V_Cont [8]),
	.datac(\VGA_unit|VGA_unit|V_Cont [9]),
	.datad(\VGA_unit|VGA_unit|V_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan6~3 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_unit|LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan6~2 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan6~2_combout  = ((\VGA_unit|VGA_unit|LessThan6~0_combout  & (!\VGA_unit|VGA_unit|V_Cont [4] & !\VGA_unit|VGA_unit|V_Cont [0]))) # (!\VGA_unit|VGA_unit|V_Cont [5])

	.dataa(\VGA_unit|VGA_unit|V_Cont [5]),
	.datab(\VGA_unit|VGA_unit|LessThan6~0_combout ),
	.datac(\VGA_unit|VGA_unit|V_Cont [4]),
	.datad(\VGA_unit|VGA_unit|V_Cont [0]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan6~2 .lut_mask = 16'h555D;
defparam \VGA_unit|VGA_unit|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~1 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~1_combout  = (\VGA_unit|VGA_unit|LessThan7~0_combout  & (\VGA_unit|VGA_unit|oVGA_R~0_combout  & ((!\VGA_unit|VGA_unit|LessThan6~2_combout ) # (!\VGA_unit|VGA_unit|LessThan6~3_combout ))))

	.dataa(\VGA_unit|VGA_unit|LessThan7~0_combout ),
	.datab(\VGA_unit|VGA_unit|oVGA_R~0_combout ),
	.datac(\VGA_unit|VGA_unit|LessThan6~3_combout ),
	.datad(\VGA_unit|VGA_unit|LessThan6~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~1 .lut_mask = 16'h0888;
defparam \VGA_unit|VGA_unit|oVGA_R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N8
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~2 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~2_combout  = (\VGA_unit|VGA_blue [0] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_blue [0]),
	.datad(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~2 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_R~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N9
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_R~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [0]));

// Location: LCFF_X24_Y32_N19
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~2_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [1]));

// Location: LCCOMB_X27_Y15_N28
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add0~1 (
// Equation(s):
// \VGA_unit|VGA_unit|Add0~1_combout  = \VGA_unit|VGA_unit|H_Cont [9] $ (((\VGA_unit|VGA_unit|H_Cont [8]) # ((\VGA_unit|VGA_unit|H_Cont [7] & \VGA_unit|VGA_unit|Add0~0_combout ))))

	.dataa(\VGA_unit|VGA_unit|H_Cont [8]),
	.datab(\VGA_unit|VGA_unit|H_Cont [9]),
	.datac(\VGA_unit|VGA_unit|H_Cont [7]),
	.datad(\VGA_unit|VGA_unit|Add0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add0~1 .lut_mask = 16'h3666;
defparam \VGA_unit|VGA_unit|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add0~4 (
// Equation(s):
// \VGA_unit|VGA_unit|Add0~4_combout  = \VGA_unit|VGA_unit|H_Cont [6] $ (((\VGA_unit|VGA_unit|H_Cont [5]) # (\VGA_unit|VGA_unit|H_Cont [4])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [6]),
	.datab(\VGA_unit|VGA_unit|H_Cont [5]),
	.datac(\VGA_unit|VGA_unit|H_Cont [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add0~4 .lut_mask = 16'h5656;
defparam \VGA_unit|VGA_unit|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneii_lcell_comb \VGA_unit|Equal2~0 (
// Equation(s):
// \VGA_unit|Equal2~0_combout  = (\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout  & (\VGA_unit|VGA_unit|H_Cont [4] & (\VGA_unit|VGA_unit|Add0~1_combout  & \VGA_unit|VGA_unit|Add0~4_combout )))

	.dataa(\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ),
	.datab(\VGA_unit|VGA_unit|H_Cont [4]),
	.datac(\VGA_unit|VGA_unit|Add0~1_combout ),
	.datad(\VGA_unit|VGA_unit|Add0~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal2~0 .lut_mask = 16'h8000;
defparam \VGA_unit|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneii_lcell_comb \VGA_unit|always0~3 (
// Equation(s):
// \VGA_unit|always0~3_combout  = (\VGA_unit|VGA_unit|H_Cont [8] & (!\VGA_unit|VGA_unit|H_Cont [7] & !\VGA_unit|VGA_unit|Add0~0_combout )) # (!\VGA_unit|VGA_unit|H_Cont [8] & (\VGA_unit|VGA_unit|H_Cont [7] & \VGA_unit|VGA_unit|Add0~0_combout ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [8]),
	.datac(\VGA_unit|VGA_unit|H_Cont [7]),
	.datad(\VGA_unit|VGA_unit|Add0~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~3 .lut_mask = 16'h300C;
defparam \VGA_unit|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneii_lcell_comb \VGA_unit|always0~6 (
// Equation(s):
// \VGA_unit|always0~6_combout  = (\VGA_unit|always0~3_combout  & ((\VGA_unit|always0~5_combout ) # ((\VGA_unit|Equal2~0_combout  & \VGA_unit|VGA_unit|Add0~3_combout ))))

	.dataa(\VGA_unit|always0~5_combout ),
	.datab(\VGA_unit|Equal2~0_combout ),
	.datac(\VGA_unit|always0~3_combout ),
	.datad(\VGA_unit|VGA_unit|Add0~3_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~6 .lut_mask = 16'hE0A0;
defparam \VGA_unit|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[2][8]~1 (
// Equation(s):
// \VGA_unit|VGA_sram_data[2][8]~1_combout  = (!\VGA_enable~regout  & (\VGA_unit|VGA_SRAM_state~14_regout  & \VGA_unit|VGA_SRAM_state~15_regout ))

	.dataa(\VGA_enable~regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_SRAM_state~15_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[2][8]~1 .lut_mask = 16'h4040;
defparam \VGA_unit|VGA_sram_data[2][8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N25
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [8]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][8]~regout ));

// Location: LCCOMB_X25_Y15_N22
cycloneii_lcell_comb \VGA_unit|VGA_SRAM_state~30 (
// Equation(s):
// \VGA_unit|VGA_SRAM_state~30_combout  = (\VGA_unit|VGA_SRAM_state~16_regout  & !\VGA_unit|VGA_SRAM_state~15_regout )

	.dataa(vcc),
	.datab(\VGA_unit|VGA_SRAM_state~16_regout ),
	.datac(vcc),
	.datad(\VGA_unit|VGA_SRAM_state~15_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_SRAM_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_SRAM_state~30 .lut_mask = 16'h00CC;
defparam \VGA_unit|VGA_SRAM_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[1][0]~0 (
// Equation(s):
// \VGA_unit|VGA_sram_data[1][0]~0_combout  = (!\VGA_enable~regout  & (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_SRAM_state~30_combout ) # (\VGA_unit|VGA_SRAM_state~17_regout ))))

	.dataa(\VGA_enable~regout ),
	.datab(\VGA_unit|VGA_SRAM_state~30_combout ),
	.datac(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][0]~0 .lut_mask = 16'h0054;
defparam \VGA_unit|VGA_sram_data[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N7
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [0]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][0]~regout ));

// Location: LCCOMB_X21_Y17_N24
cycloneii_lcell_comb \VGA_unit|VGA_red~0 (
// Equation(s):
// \VGA_unit|VGA_red~0_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[2][8]~regout )) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[1][0]~regout ))))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][8]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[2][8]~regout ),
	.datad(\VGA_unit|VGA_sram_data[1][0]~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~0 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_red~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneii_lcell_comb \VGA_unit|VGA_blue~9 (
// Equation(s):
// \VGA_unit|VGA_blue~9_combout  = (\VGA_unit|VGA_SRAM_state~14_regout ) # ((!\VGA_unit|VGA_SRAM_state~17_regout  & ((!\VGA_unit|VGA_SRAM_state~15_regout ) # (!\VGA_unit|VGA_SRAM_state~16_regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~16_regout ),
	.datac(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datad(\VGA_unit|VGA_SRAM_state~15_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~9 .lut_mask = 16'hABAF;
defparam \VGA_unit|VGA_blue~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneii_lcell_comb \VGA_unit|VGA_red~1 (
// Equation(s):
// \VGA_unit|VGA_red~1_combout  = (\VGA_unit|Equal3~2_combout ) # ((\VGA_unit|VGA_red~0_combout  & (!\VGA_enable~regout  & !\VGA_unit|VGA_blue~9_combout )))

	.dataa(\VGA_unit|Equal3~2_combout ),
	.datab(\VGA_unit|VGA_red~0_combout ),
	.datac(\VGA_enable~regout ),
	.datad(\VGA_unit|VGA_blue~9_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~1 .lut_mask = 16'hAAAE;
defparam \VGA_unit|VGA_red~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneii_lcell_comb \VGA_unit|Equal4~0 (
// Equation(s):
// \VGA_unit|Equal4~0_combout  = (\VGA_unit|VGA_unit|Add1~12_combout  & (\VGA_unit|VGA_unit|Add1~0_combout  & (\VGA_unit|VGA_unit|Add1~8_combout  & \VGA_unit|VGA_unit|Add1~6_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~12_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~0_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~8_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~6_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal4~0 .lut_mask = 16'h8000;
defparam \VGA_unit|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneii_lcell_comb \VGA_unit|VGA_red~2 (
// Equation(s):
// \VGA_unit|VGA_red~2_combout  = (\VGA_unit|always0~6_combout ) # ((\VGA_unit|VGA_red~1_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|Equal4~2_combout ),
	.datab(\VGA_unit|always0~6_combout ),
	.datac(\VGA_unit|VGA_red~1_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~2 .lut_mask = 16'hFEFC;
defparam \VGA_unit|VGA_red~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneii_lcell_comb \VGA_unit|Equal4~1 (
// Equation(s):
// \VGA_unit|Equal4~1_combout  = (\VGA_unit|VGA_unit|Add1~4_combout  & (!\VGA_unit|VGA_unit|Add1~10_combout  & \VGA_unit|VGA_unit|Add1~2_combout ))

	.dataa(\VGA_unit|VGA_unit|Add1~4_combout ),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|Add1~10_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal4~1 .lut_mask = 16'h0A00;
defparam \VGA_unit|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneii_lcell_comb \VGA_unit|Equal4~2 (
// Equation(s):
// \VGA_unit|Equal4~2_combout  = (\VGA_unit|VGA_unit|Add1~16_combout  & (\VGA_unit|Equal4~1_combout  & (\VGA_unit|VGA_unit|Add1~14_combout  & !\VGA_unit|VGA_unit|Add1~18_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~16_combout ),
	.datab(\VGA_unit|Equal4~1_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~14_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~18_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal4~2 .lut_mask = 16'h0080;
defparam \VGA_unit|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cycloneii_lcell_comb \VGA_unit|VGA_blue[3]~10 (
// Equation(s):
// \VGA_unit|VGA_blue[3]~10_combout  = (!\VGA_unit|Equal4~0_combout ) # (!\VGA_unit|Equal4~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|Equal4~2_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue[3]~10 .lut_mask = 16'h0FFF;
defparam \VGA_unit|VGA_blue[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneii_lcell_comb \VGA_unit|Equal3~1 (
// Equation(s):
// \VGA_unit|Equal3~1_combout  = (!\VGA_unit|VGA_unit|Add1~12_combout  & (!\VGA_unit|VGA_unit|Add1~8_combout  & (!\VGA_unit|VGA_unit|Add1~10_combout  & !\VGA_unit|VGA_unit|Add1~6_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~12_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~8_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~10_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~6_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal3~1 .lut_mask = 16'h0001;
defparam \VGA_unit|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneii_lcell_comb \VGA_unit|Equal3~2 (
// Equation(s):
// \VGA_unit|Equal3~2_combout  = (!\VGA_unit|VGA_unit|Add1~4_combout  & (\VGA_unit|Equal3~1_combout  & (\VGA_unit|Equal3~0_combout  & !\VGA_unit|VGA_unit|Add1~18_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~4_combout ),
	.datab(\VGA_unit|Equal3~1_combout ),
	.datac(\VGA_unit|Equal3~0_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~18_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Equal3~2 .lut_mask = 16'h0040;
defparam \VGA_unit|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneii_lcell_comb \VGA_unit|VGA_blue[3]~11 (
// Equation(s):
// \VGA_unit|VGA_blue[3]~11_combout  = (\VGA_unit|always0~6_combout ) # (((\VGA_unit|Equal3~2_combout ) # (!\VGA_unit|VGA_blue[3]~7_combout )) # (!\VGA_unit|VGA_blue[3]~10_combout ))

	.dataa(\VGA_unit|always0~6_combout ),
	.datab(\VGA_unit|VGA_blue[3]~10_combout ),
	.datac(\VGA_unit|Equal3~2_combout ),
	.datad(\VGA_unit|VGA_blue[3]~7_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue[3]~11 .lut_mask = 16'hFBFF;
defparam \VGA_unit|VGA_blue[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N13
cycloneii_lcell_ff \VGA_unit|VGA_red[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_red~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_red [2]));

// Location: LCCOMB_X24_Y32_N20
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~3 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~3_combout  = (\VGA_unit|VGA_red [2] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_red [2]),
	.datad(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~3 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_R~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N21
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_R~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [2]));

// Location: LCCOMB_X21_Y17_N2
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[1][1]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[1][1]~feeder_combout  = \SRAM_unit|SRAM_read_data [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [1]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][1]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N3
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][1]~regout ));

// Location: LCFF_X21_Y17_N29
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [9]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][9]~regout ));

// Location: LCCOMB_X21_Y17_N28
cycloneii_lcell_comb \VGA_unit|VGA_red~3 (
// Equation(s):
// \VGA_unit|VGA_red~3_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[2][9]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[1][1]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][9]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[1][1]~regout ),
	.datac(\VGA_unit|VGA_sram_data[2][9]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~3 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_red~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneii_lcell_comb \VGA_unit|VGA_red~4 (
// Equation(s):
// \VGA_unit|VGA_red~4_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (!\VGA_enable~regout  & \VGA_unit|VGA_red~3_combout )))

	.dataa(\VGA_unit|Equal3~2_combout ),
	.datab(\VGA_unit|VGA_blue~9_combout ),
	.datac(\VGA_enable~regout ),
	.datad(\VGA_unit|VGA_red~3_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~4 .lut_mask = 16'hABAA;
defparam \VGA_unit|VGA_red~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneii_lcell_comb \VGA_unit|VGA_red~5 (
// Equation(s):
// \VGA_unit|VGA_red~5_combout  = (\VGA_unit|always0~6_combout ) # ((\VGA_unit|VGA_red~4_combout ) # ((\VGA_unit|Equal4~0_combout  & \VGA_unit|Equal4~2_combout )))

	.dataa(\VGA_unit|Equal4~0_combout ),
	.datab(\VGA_unit|always0~6_combout ),
	.datac(\VGA_unit|Equal4~2_combout ),
	.datad(\VGA_unit|VGA_red~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~5 .lut_mask = 16'hFFEC;
defparam \VGA_unit|VGA_red~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N15
cycloneii_lcell_ff \VGA_unit|VGA_red[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_red~5_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_red [3]));

// Location: LCCOMB_X24_Y32_N6
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~4 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~4_combout  = (\VGA_unit|VGA_red [3] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_red [3]),
	.datad(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~4 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_R~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N7
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [3]));

// Location: LCCOMB_X23_Y17_N8
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[1][2]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[1][2]~feeder_combout  = \SRAM_unit|SRAM_read_data [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [2]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][2]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N9
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][2]~regout ));

// Location: LCFF_X23_Y17_N11
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [10]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][10]~regout ));

// Location: LCCOMB_X23_Y17_N10
cycloneii_lcell_comb \VGA_unit|VGA_red~6 (
// Equation(s):
// \VGA_unit|VGA_red~6_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[2][10]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[1][2]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][10]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[1][2]~regout ),
	.datac(\VGA_unit|VGA_sram_data[2][10]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~6 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_red~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneii_lcell_comb \VGA_unit|VGA_red~7 (
// Equation(s):
// \VGA_unit|VGA_red~7_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (\VGA_unit|VGA_red~6_combout  & !\VGA_enable~regout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_unit|Equal3~2_combout ),
	.datac(\VGA_unit|VGA_red~6_combout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~7 .lut_mask = 16'hCCDC;
defparam \VGA_unit|VGA_red~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneii_lcell_comb \VGA_unit|VGA_red~8 (
// Equation(s):
// \VGA_unit|VGA_red~8_combout  = (\VGA_unit|VGA_red~7_combout ) # ((\VGA_unit|always0~6_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|Equal4~2_combout ),
	.datab(\VGA_unit|VGA_red~7_combout ),
	.datac(\VGA_unit|always0~6_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~8 .lut_mask = 16'hFEFC;
defparam \VGA_unit|VGA_red~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y15_N9
cycloneii_lcell_ff \VGA_unit|VGA_red[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_red~8_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_red [4]));

// Location: LCCOMB_X24_Y32_N16
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~5 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~5_combout  = (\VGA_unit|VGA_red [4] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_red [4]),
	.datad(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~5 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_R~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N17
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_R~5_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [4]));

// Location: LCCOMB_X24_Y16_N20
cycloneii_lcell_comb \VGA_unit|VGA_red~10 (
// Equation(s):
// \VGA_unit|VGA_red~10_combout  = (\VGA_unit|Equal3~2_combout ) # ((\VGA_unit|VGA_red~9_combout  & (!\VGA_unit|VGA_blue~9_combout  & !\VGA_enable~regout )))

	.dataa(\VGA_unit|VGA_red~9_combout ),
	.datab(\VGA_unit|VGA_blue~9_combout ),
	.datac(\VGA_enable~regout ),
	.datad(\VGA_unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~10 .lut_mask = 16'hFF02;
defparam \VGA_unit|VGA_red~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneii_lcell_comb \VGA_unit|VGA_red~11 (
// Equation(s):
// \VGA_unit|VGA_red~11_combout  = (\VGA_unit|always0~6_combout ) # ((\VGA_unit|VGA_red~10_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|Equal4~2_combout ),
	.datab(\VGA_unit|always0~6_combout ),
	.datac(\VGA_unit|VGA_red~10_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~11 .lut_mask = 16'hFEFC;
defparam \VGA_unit|VGA_red~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y16_N17
cycloneii_lcell_ff \VGA_unit|VGA_red[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_red~11_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_red [5]));

// Location: LCCOMB_X24_Y32_N26
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~6 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~6_combout  = (\VGA_unit|VGA_red [5] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_red [5]),
	.datad(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~6 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_R~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N27
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_R~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [5]));

// Location: LCCOMB_X23_Y17_N4
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[1][4]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[1][4]~feeder_combout  = \SRAM_unit|SRAM_read_data [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [4]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[1][4]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N5
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[1][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][4]~regout ));

// Location: LCFF_X23_Y17_N31
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [12]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][12]~regout ));

// Location: LCCOMB_X23_Y17_N30
cycloneii_lcell_comb \VGA_unit|VGA_red~12 (
// Equation(s):
// \VGA_unit|VGA_red~12_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[2][12]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[1][4]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][12]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[1][4]~regout ),
	.datac(\VGA_unit|VGA_sram_data[2][12]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~12 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_red~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneii_lcell_comb \VGA_unit|VGA_red~13 (
// Equation(s):
// \VGA_unit|VGA_red~13_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (\VGA_unit|VGA_red~12_combout  & !\VGA_enable~regout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_unit|Equal3~2_combout ),
	.datac(\VGA_unit|VGA_red~12_combout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~13 .lut_mask = 16'hCCDC;
defparam \VGA_unit|VGA_red~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneii_lcell_comb \VGA_unit|VGA_red~14 (
// Equation(s):
// \VGA_unit|VGA_red~14_combout  = (\VGA_unit|always0~6_combout ) # ((\VGA_unit|VGA_red~13_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|always0~6_combout ),
	.datab(\VGA_unit|Equal4~2_combout ),
	.datac(\VGA_unit|VGA_red~13_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~14 .lut_mask = 16'hFEFA;
defparam \VGA_unit|VGA_red~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N17
cycloneii_lcell_ff \VGA_unit|VGA_red[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_red~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_red [6]));

// Location: LCCOMB_X24_Y32_N28
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~7 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~7_combout  = (\VGA_unit|VGA_red [6] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(vcc),
	.datab(\VGA_unit|VGA_red [6]),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~7 .lut_mask = 16'hCC00;
defparam \VGA_unit|VGA_unit|oVGA_R~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N29
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_R~7_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [6]));

// Location: LCCOMB_X24_Y17_N26
cycloneii_lcell_comb \VGA_unit|VGA_red~17 (
// Equation(s):
// \VGA_unit|VGA_red~17_combout  = (\VGA_unit|VGA_red~16_combout ) # ((\VGA_unit|always0~6_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|VGA_red~16_combout ),
	.datab(\VGA_unit|Equal4~2_combout ),
	.datac(\VGA_unit|always0~6_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_red~17_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_red~17 .lut_mask = 16'hFEFA;
defparam \VGA_unit|VGA_red~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N27
cycloneii_lcell_ff \VGA_unit|VGA_red[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_red~17_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_red [7]));

// Location: LCCOMB_X24_Y32_N14
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~8 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~8_combout  = (\VGA_unit|VGA_red [7] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(vcc),
	.datab(\VGA_unit|VGA_red [7]),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~8 .lut_mask = 16'hCC00;
defparam \VGA_unit|VGA_unit|oVGA_R~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N15
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_R~8_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [7]));

// Location: LCCOMB_X24_Y32_N24
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~9 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~9_combout  = (\VGA_unit|VGA_red [8] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(\VGA_unit|VGA_red [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~9 .lut_mask = 16'hAA00;
defparam \VGA_unit|VGA_unit|oVGA_R~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N25
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_R~9_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [8]));

// Location: LCCOMB_X24_Y32_N10
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~10 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~10_combout  = (\VGA_unit|VGA_red [9] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(\VGA_unit|VGA_red [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~10 .lut_mask = 16'hAA00;
defparam \VGA_unit|VGA_unit|oVGA_R~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N11
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_R~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [9]));

// Location: LCFF_X24_Y32_N13
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~2_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [0]));

// Location: LCFF_X24_Y32_N31
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~2_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [1]));

// Location: LCCOMB_X24_Y32_N0
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_G~0 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~0_combout  = (\VGA_unit|VGA_green [2] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(\VGA_unit|VGA_green [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~0 .lut_mask = 16'hAA00;
defparam \VGA_unit|VGA_unit|oVGA_G~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N1
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_G~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [2]));

// Location: LCCOMB_X24_Y17_N18
cycloneii_lcell_comb \VGA_unit|VGA_green~5 (
// Equation(s):
// \VGA_unit|VGA_green~5_combout  = (\VGA_unit|VGA_green~4_combout ) # ((\VGA_unit|always0~6_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|VGA_green~4_combout ),
	.datab(\VGA_unit|Equal4~2_combout ),
	.datac(\VGA_unit|always0~6_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~5 .lut_mask = 16'hFEFA;
defparam \VGA_unit|VGA_green~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N19
cycloneii_lcell_ff \VGA_unit|VGA_green[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_green~5_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_green [3]));

// Location: LCCOMB_X24_Y32_N2
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_G~1 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~1_combout  = (\VGA_unit|VGA_green [3] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_green [3]),
	.datad(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~1 .lut_mask = 16'hF000;
defparam \VGA_unit|VGA_unit|oVGA_G~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N3
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_G~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [3]));

// Location: LCCOMB_X24_Y17_N4
cycloneii_lcell_comb \VGA_unit|VGA_green~8 (
// Equation(s):
// \VGA_unit|VGA_green~8_combout  = (\VGA_unit|VGA_green~7_combout ) # ((\VGA_unit|always0~6_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|VGA_green~7_combout ),
	.datab(\VGA_unit|Equal4~2_combout ),
	.datac(\VGA_unit|always0~6_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~8 .lut_mask = 16'hFEFA;
defparam \VGA_unit|VGA_green~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N5
cycloneii_lcell_ff \VGA_unit|VGA_green[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_green~8_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_green [4]));

// Location: LCCOMB_X24_Y20_N24
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_G~2 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~2_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_green [4])

	.dataa(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datab(vcc),
	.datac(\VGA_unit|VGA_green [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~2 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|oVGA_G~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N25
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_G~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [4]));

// Location: LCCOMB_X24_Y17_N22
cycloneii_lcell_comb \VGA_unit|VGA_green~11 (
// Equation(s):
// \VGA_unit|VGA_green~11_combout  = (\VGA_unit|VGA_green~10_combout ) # ((\VGA_unit|always0~6_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|VGA_green~10_combout ),
	.datab(\VGA_unit|Equal4~2_combout ),
	.datac(\VGA_unit|always0~6_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~11 .lut_mask = 16'hFEFA;
defparam \VGA_unit|VGA_green~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N23
cycloneii_lcell_ff \VGA_unit|VGA_green[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_green~11_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_green [5]));

// Location: LCCOMB_X24_Y20_N26
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_G~3 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~3_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_green [5])

	.dataa(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datab(vcc),
	.datac(\VGA_unit|VGA_green [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~3 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|oVGA_G~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N27
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_G~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [5]));

// Location: LCCOMB_X24_Y20_N12
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_G~4 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~4_combout  = (\VGA_unit|VGA_green [6] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(\VGA_unit|VGA_green [6]),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~4 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|oVGA_G~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N13
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_G~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [6]));

// Location: LCCOMB_X22_Y17_N22
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[0][13]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][13]~feeder_combout  = \SRAM_unit|SRAM_read_data [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [13]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][13]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[0][8]~2 (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][8]~2_combout  = (!\VGA_enable~regout  & (\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_SRAM_state~30_combout ) # (\VGA_unit|VGA_SRAM_state~17_regout ))))

	.dataa(\VGA_enable~regout ),
	.datab(\VGA_unit|VGA_SRAM_state~30_combout ),
	.datac(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][8]~2 .lut_mask = 16'h5400;
defparam \VGA_unit|VGA_sram_data[0][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N23
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[0][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][13]~regout ));

// Location: LCFF_X23_Y17_N25
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [5]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][5]~regout ));

// Location: LCCOMB_X23_Y17_N24
cycloneii_lcell_comb \VGA_unit|VGA_green~15 (
// Equation(s):
// \VGA_unit|VGA_green~15_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[2][5]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[0][13]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][5]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[0][13]~regout ),
	.datac(\VGA_unit|VGA_sram_data[2][5]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~15 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_green~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneii_lcell_comb \VGA_unit|VGA_green~16 (
// Equation(s):
// \VGA_unit|VGA_green~16_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (!\VGA_enable~regout  & \VGA_unit|VGA_green~15_combout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_enable~regout ),
	.datac(\VGA_unit|VGA_green~15_combout ),
	.datad(\VGA_unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~16_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~16 .lut_mask = 16'hFF10;
defparam \VGA_unit|VGA_green~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneii_lcell_comb \VGA_unit|VGA_green~17 (
// Equation(s):
// \VGA_unit|VGA_green~17_combout  = (\VGA_unit|always0~6_combout ) # ((\VGA_unit|VGA_green~16_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|always0~6_combout ),
	.datab(\VGA_unit|Equal4~2_combout ),
	.datac(\VGA_unit|VGA_green~16_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~17_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~17 .lut_mask = 16'hFEFA;
defparam \VGA_unit|VGA_green~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N27
cycloneii_lcell_ff \VGA_unit|VGA_green[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_green~17_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_green [7]));

// Location: LCCOMB_X24_Y20_N30
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_G~5 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~5_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_green [7])

	.dataa(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datab(vcc),
	.datac(\VGA_unit|VGA_green [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~5 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|oVGA_G~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N31
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_G~5_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [7]));

// Location: LCCOMB_X22_Y17_N16
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[0][14]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][14]~feeder_combout  = \SRAM_unit|SRAM_read_data [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [14]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][14]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N17
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[0][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][14]~regout ));

// Location: LCFF_X23_Y17_N3
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [6]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][6]~regout ));

// Location: LCCOMB_X23_Y17_N2
cycloneii_lcell_comb \VGA_unit|VGA_green~18 (
// Equation(s):
// \VGA_unit|VGA_green~18_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[2][6]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[0][14]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][6]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[0][14]~regout ),
	.datac(\VGA_unit|VGA_sram_data[2][6]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~18 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_green~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneii_lcell_comb \VGA_unit|VGA_green~19 (
// Equation(s):
// \VGA_unit|VGA_green~19_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (!\VGA_enable~regout  & \VGA_unit|VGA_green~18_combout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_enable~regout ),
	.datac(\VGA_unit|VGA_green~18_combout ),
	.datad(\VGA_unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~19_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~19 .lut_mask = 16'hFF10;
defparam \VGA_unit|VGA_green~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneii_lcell_comb \VGA_unit|VGA_green~20 (
// Equation(s):
// \VGA_unit|VGA_green~20_combout  = (\VGA_unit|always0~6_combout ) # ((\VGA_unit|VGA_green~19_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|always0~6_combout ),
	.datab(\VGA_unit|Equal4~2_combout ),
	.datac(\VGA_unit|VGA_green~19_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~20_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~20 .lut_mask = 16'hFEFA;
defparam \VGA_unit|VGA_green~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N21
cycloneii_lcell_ff \VGA_unit|VGA_green[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_green~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_green [8]));

// Location: LCCOMB_X24_Y20_N0
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_G~6 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~6_combout  = (\VGA_unit|VGA_green [8] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(vcc),
	.datab(\VGA_unit|VGA_green [8]),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~6 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|oVGA_G~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N1
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_G~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [8]));

// Location: LCFF_X22_Y17_N27
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [15]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][15]~regout ));

// Location: LCFF_X23_Y17_N29
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[2][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [7]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[2][8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[2][7]~regout ));

// Location: LCCOMB_X23_Y17_N28
cycloneii_lcell_comb \VGA_unit|VGA_green~21 (
// Equation(s):
// \VGA_unit|VGA_green~21_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[2][7]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[0][15]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[2][7]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[0][15]~regout ),
	.datac(\VGA_unit|VGA_sram_data[2][7]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~21_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~21 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_green~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneii_lcell_comb \VGA_unit|VGA_green~22 (
// Equation(s):
// \VGA_unit|VGA_green~22_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (\VGA_unit|VGA_green~21_combout  & !\VGA_enable~regout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_unit|VGA_green~21_combout ),
	.datac(\VGA_enable~regout ),
	.datad(\VGA_unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~22_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~22 .lut_mask = 16'hFF04;
defparam \VGA_unit|VGA_green~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneii_lcell_comb \VGA_unit|VGA_green~23 (
// Equation(s):
// \VGA_unit|VGA_green~23_combout  = (\VGA_unit|always0~6_combout ) # ((\VGA_unit|VGA_green~22_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|always0~6_combout ),
	.datab(\VGA_unit|Equal4~2_combout ),
	.datac(\VGA_unit|VGA_green~22_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_green~23_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_green~23 .lut_mask = 16'hFEFA;
defparam \VGA_unit|VGA_green~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N23
cycloneii_lcell_ff \VGA_unit|VGA_green[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_green~23_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_green [9]));

// Location: LCCOMB_X24_Y20_N2
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_G~7 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G~7_combout  = (\VGA_unit|VGA_green [9] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(vcc),
	.datab(\VGA_unit|VGA_green [9]),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G~7 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|oVGA_G~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N3
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_G~7_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [9]));

// Location: LCFF_X24_Y32_N5
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~2_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [0]));

// Location: LCFF_X24_Y32_N23
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~2_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [1]));

// Location: LCFF_X22_Y17_N13
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [0]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][0]~regout ));

// Location: LCFF_X21_Y17_N13
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [8]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][8]~regout ));

// Location: LCCOMB_X21_Y17_N12
cycloneii_lcell_comb \VGA_unit|VGA_blue~12 (
// Equation(s):
// \VGA_unit|VGA_blue~12_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[1][8]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[0][0]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[1][8]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[0][0]~regout ),
	.datac(\VGA_unit|VGA_sram_data[1][8]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~12 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_blue~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneii_lcell_comb \VGA_unit|VGA_blue~13 (
// Equation(s):
// \VGA_unit|VGA_blue~13_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (\VGA_unit|VGA_blue~12_combout  & !\VGA_enable~regout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_unit|VGA_blue~12_combout ),
	.datac(\VGA_enable~regout ),
	.datad(\VGA_unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~13 .lut_mask = 16'hFF04;
defparam \VGA_unit|VGA_blue~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneii_lcell_comb \VGA_unit|VGA_blue~14 (
// Equation(s):
// \VGA_unit|VGA_blue~14_combout  = (\VGA_unit|always0~6_combout ) # ((\VGA_unit|VGA_blue~13_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|always0~6_combout ),
	.datab(\VGA_unit|Equal4~2_combout ),
	.datac(\VGA_unit|VGA_blue~13_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~14 .lut_mask = 16'hFEFA;
defparam \VGA_unit|VGA_blue~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N17
cycloneii_lcell_ff \VGA_unit|VGA_blue[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_blue~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_blue [2]));

// Location: LCCOMB_X24_Y20_N20
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B~0 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~0_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_blue [2])

	.dataa(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datab(vcc),
	.datac(\VGA_unit|VGA_blue [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~0 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|oVGA_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N21
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [2]));

// Location: LCCOMB_X22_Y17_N30
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[0][1]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][1]~feeder_combout  = \SRAM_unit|SRAM_read_data [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [1]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][1]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N31
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[0][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][1]~regout ));

// Location: LCFF_X21_Y17_N23
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [9]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][9]~regout ));

// Location: LCCOMB_X21_Y17_N22
cycloneii_lcell_comb \VGA_unit|VGA_blue~15 (
// Equation(s):
// \VGA_unit|VGA_blue~15_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[1][9]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[0][1]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[1][9]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[0][1]~regout ),
	.datac(\VGA_unit|VGA_sram_data[1][9]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~15 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_blue~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneii_lcell_comb \VGA_unit|VGA_blue~16 (
// Equation(s):
// \VGA_unit|VGA_blue~16_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (!\VGA_enable~regout  & \VGA_unit|VGA_blue~15_combout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_enable~regout ),
	.datac(\VGA_unit|VGA_blue~15_combout ),
	.datad(\VGA_unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~16_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~16 .lut_mask = 16'hFF10;
defparam \VGA_unit|VGA_blue~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneii_lcell_comb \VGA_unit|VGA_blue~17 (
// Equation(s):
// \VGA_unit|VGA_blue~17_combout  = (\VGA_unit|always0~6_combout ) # ((\VGA_unit|VGA_blue~16_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|always0~6_combout ),
	.datab(\VGA_unit|VGA_blue~16_combout ),
	.datac(\VGA_unit|Equal4~2_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~17_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~17 .lut_mask = 16'hFEEE;
defparam \VGA_unit|VGA_blue~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N11
cycloneii_lcell_ff \VGA_unit|VGA_blue[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_blue~17_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_blue [3]));

// Location: LCCOMB_X24_Y20_N6
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B~1 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~1_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_blue [3])

	.dataa(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datab(vcc),
	.datac(\VGA_unit|VGA_blue [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~1 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|oVGA_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N7
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [3]));

// Location: LCFF_X23_Y17_N7
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [10]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][10]~regout ));

// Location: LCFF_X22_Y17_N9
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [2]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][2]~regout ));

// Location: LCCOMB_X23_Y17_N6
cycloneii_lcell_comb \VGA_unit|VGA_blue~18 (
// Equation(s):
// \VGA_unit|VGA_blue~18_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[1][10]~regout )) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[0][2]~regout ))))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[1][10]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[1][10]~regout ),
	.datad(\VGA_unit|VGA_sram_data[0][2]~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~18 .lut_mask = 16'hF2D0;
defparam \VGA_unit|VGA_blue~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneii_lcell_comb \VGA_unit|VGA_blue~19 (
// Equation(s):
// \VGA_unit|VGA_blue~19_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (\VGA_unit|VGA_blue~18_combout  & !\VGA_enable~regout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_unit|VGA_blue~18_combout ),
	.datac(\VGA_enable~regout ),
	.datad(\VGA_unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~19_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~19 .lut_mask = 16'hFF04;
defparam \VGA_unit|VGA_blue~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneii_lcell_comb \VGA_unit|VGA_blue~20 (
// Equation(s):
// \VGA_unit|VGA_blue~20_combout  = (\VGA_unit|always0~6_combout ) # ((\VGA_unit|VGA_blue~19_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|always0~6_combout ),
	.datab(\VGA_unit|Equal4~2_combout ),
	.datac(\VGA_unit|VGA_blue~19_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~20_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~20 .lut_mask = 16'hFEFA;
defparam \VGA_unit|VGA_blue~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N13
cycloneii_lcell_ff \VGA_unit|VGA_blue[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_blue~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_blue [4]));

// Location: LCCOMB_X24_Y20_N16
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B~2 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~2_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_blue [4])

	.dataa(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datab(vcc),
	.datac(\VGA_unit|VGA_blue [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~2 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|oVGA_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N17
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [4]));

// Location: LCFF_X22_Y17_N19
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [3]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][3]~regout ));

// Location: LCFF_X21_Y17_N1
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [11]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][11]~regout ));

// Location: LCCOMB_X21_Y17_N0
cycloneii_lcell_comb \VGA_unit|VGA_blue~21 (
// Equation(s):
// \VGA_unit|VGA_blue~21_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[1][11]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[0][3]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[1][11]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[0][3]~regout ),
	.datac(\VGA_unit|VGA_sram_data[1][11]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~21_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~21 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_blue~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneii_lcell_comb \VGA_unit|VGA_blue~22 (
// Equation(s):
// \VGA_unit|VGA_blue~22_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (!\VGA_enable~regout  & \VGA_unit|VGA_blue~21_combout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_enable~regout ),
	.datac(\VGA_unit|VGA_blue~21_combout ),
	.datad(\VGA_unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~22_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~22 .lut_mask = 16'hFF10;
defparam \VGA_unit|VGA_blue~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneii_lcell_comb \VGA_unit|VGA_blue~23 (
// Equation(s):
// \VGA_unit|VGA_blue~23_combout  = (\VGA_unit|always0~6_combout ) # ((\VGA_unit|VGA_blue~22_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|always0~6_combout ),
	.datab(\VGA_unit|Equal4~2_combout ),
	.datac(\VGA_unit|VGA_blue~22_combout ),
	.datad(\VGA_unit|Equal4~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~23_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~23 .lut_mask = 16'hFEFA;
defparam \VGA_unit|VGA_blue~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N7
cycloneii_lcell_ff \VGA_unit|VGA_blue[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_blue~23_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_blue [5]));

// Location: LCCOMB_X24_Y20_N10
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B~3 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~3_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_blue [5])

	.dataa(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datab(vcc),
	.datac(\VGA_unit|VGA_blue [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~3 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|oVGA_B~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N11
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B~3_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [5]));

// Location: LCFF_X22_Y17_N5
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [4]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][4]~regout ));

// Location: LCFF_X23_Y16_N9
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [12]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][12]~regout ));

// Location: LCCOMB_X23_Y16_N8
cycloneii_lcell_comb \VGA_unit|VGA_blue~24 (
// Equation(s):
// \VGA_unit|VGA_blue~24_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[1][12]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[0][4]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[1][12]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[0][4]~regout ),
	.datac(\VGA_unit|VGA_sram_data[1][12]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~24_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~24 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_blue~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneii_lcell_comb \VGA_unit|VGA_blue~25 (
// Equation(s):
// \VGA_unit|VGA_blue~25_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (\VGA_unit|VGA_blue~24_combout  & !\VGA_enable~regout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_unit|Equal3~2_combout ),
	.datac(\VGA_unit|VGA_blue~24_combout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~25_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~25 .lut_mask = 16'hCCDC;
defparam \VGA_unit|VGA_blue~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneii_lcell_comb \VGA_unit|VGA_blue~26 (
// Equation(s):
// \VGA_unit|VGA_blue~26_combout  = (\VGA_unit|always0~6_combout ) # ((\VGA_unit|VGA_blue~25_combout ) # ((\VGA_unit|Equal4~0_combout  & \VGA_unit|Equal4~2_combout )))

	.dataa(\VGA_unit|Equal4~0_combout ),
	.datab(\VGA_unit|always0~6_combout ),
	.datac(\VGA_unit|Equal4~2_combout ),
	.datad(\VGA_unit|VGA_blue~25_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~26_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~26 .lut_mask = 16'hFFEC;
defparam \VGA_unit|VGA_blue~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N7
cycloneii_lcell_ff \VGA_unit|VGA_blue[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_blue~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_blue [6]));

// Location: LCCOMB_X24_Y20_N4
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B~4 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~4_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_blue [6])

	.dataa(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datab(vcc),
	.datac(\VGA_unit|VGA_blue [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~4 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|oVGA_B~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N5
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [6]));

// Location: LCFF_X23_Y16_N21
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [13]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][13]~regout ));

// Location: LCCOMB_X23_Y16_N20
cycloneii_lcell_comb \VGA_unit|VGA_blue~27 (
// Equation(s):
// \VGA_unit|VGA_blue~27_combout  = (\VGA_unit|VGA_SRAM_state~14_regout  & (((\VGA_unit|VGA_sram_data[1][13]~regout )))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_SRAM_state~17_regout  & (\VGA_unit|VGA_sram_data[0][5]~regout )) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_sram_data[1][13]~regout )))))

	.dataa(\VGA_unit|VGA_sram_data[0][5]~regout ),
	.datab(\VGA_unit|VGA_SRAM_state~14_regout ),
	.datac(\VGA_unit|VGA_sram_data[1][13]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~17_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~27_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~27 .lut_mask = 16'hE2F0;
defparam \VGA_unit|VGA_blue~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneii_lcell_comb \VGA_unit|VGA_blue~28 (
// Equation(s):
// \VGA_unit|VGA_blue~28_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (\VGA_unit|VGA_blue~27_combout  & !\VGA_enable~regout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_unit|Equal3~2_combout ),
	.datac(\VGA_unit|VGA_blue~27_combout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~28_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~28 .lut_mask = 16'hCCDC;
defparam \VGA_unit|VGA_blue~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneii_lcell_comb \VGA_unit|VGA_blue~29 (
// Equation(s):
// \VGA_unit|VGA_blue~29_combout  = (\VGA_unit|always0~6_combout ) # ((\VGA_unit|VGA_blue~28_combout ) # ((\VGA_unit|Equal4~0_combout  & \VGA_unit|Equal4~2_combout )))

	.dataa(\VGA_unit|Equal4~0_combout ),
	.datab(\VGA_unit|always0~6_combout ),
	.datac(\VGA_unit|Equal4~2_combout ),
	.datad(\VGA_unit|VGA_blue~28_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~29_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~29 .lut_mask = 16'hFFEC;
defparam \VGA_unit|VGA_blue~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N25
cycloneii_lcell_ff \VGA_unit|VGA_blue[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_blue~29_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_blue [7]));

// Location: LCCOMB_X24_Y20_N14
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B~5 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~5_combout  = (\VGA_unit|VGA_blue [7] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(vcc),
	.datab(\VGA_unit|VGA_blue [7]),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~5 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|oVGA_B~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N15
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B~5_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [7]));

// Location: LCCOMB_X22_Y16_N16
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[0][6]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][6]~feeder_combout  = \SRAM_unit|SRAM_read_data [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][6]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N17
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[0][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][6]~regout ));

// Location: LCFF_X23_Y16_N1
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [14]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][14]~regout ));

// Location: LCCOMB_X23_Y16_N0
cycloneii_lcell_comb \VGA_unit|VGA_blue~30 (
// Equation(s):
// \VGA_unit|VGA_blue~30_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[1][14]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[0][6]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[1][14]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[0][6]~regout ),
	.datac(\VGA_unit|VGA_sram_data[1][14]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~30_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~30 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_blue~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneii_lcell_comb \VGA_unit|VGA_blue~31 (
// Equation(s):
// \VGA_unit|VGA_blue~31_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (\VGA_unit|VGA_blue~30_combout  & !\VGA_enable~regout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_unit|VGA_blue~30_combout ),
	.datac(\VGA_unit|Equal3~2_combout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~31_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~31 .lut_mask = 16'hF0F4;
defparam \VGA_unit|VGA_blue~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneii_lcell_comb \VGA_unit|VGA_blue~32 (
// Equation(s):
// \VGA_unit|VGA_blue~32_combout  = (\VGA_unit|always0~6_combout ) # ((\VGA_unit|VGA_blue~31_combout ) # ((\VGA_unit|Equal4~0_combout  & \VGA_unit|Equal4~2_combout )))

	.dataa(\VGA_unit|Equal4~0_combout ),
	.datab(\VGA_unit|always0~6_combout ),
	.datac(\VGA_unit|Equal4~2_combout ),
	.datad(\VGA_unit|VGA_blue~31_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~32_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~32 .lut_mask = 16'hFFEC;
defparam \VGA_unit|VGA_blue~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N3
cycloneii_lcell_ff \VGA_unit|VGA_blue[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_blue~32_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_blue [8]));

// Location: LCCOMB_X24_Y20_N8
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B~6 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~6_combout  = (\VGA_unit|VGA_unit|oVGA_R~1_combout  & \VGA_unit|VGA_blue [8])

	.dataa(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datab(vcc),
	.datac(\VGA_unit|VGA_blue [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~6 .lut_mask = 16'hA0A0;
defparam \VGA_unit|VGA_unit|oVGA_B~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N9
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [8]));

// Location: LCCOMB_X22_Y16_N18
cycloneii_lcell_comb \VGA_unit|VGA_sram_data[0][7]~feeder (
// Equation(s):
// \VGA_unit|VGA_sram_data[0][7]~feeder_combout  = \SRAM_unit|SRAM_read_data [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_unit|SRAM_read_data [7]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_sram_data[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_sram_data[0][7]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_sram_data[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y16_N19
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[0][7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_sram_data[0][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_sram_data[0][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[0][7]~regout ));

// Location: LCFF_X23_Y16_N5
cycloneii_lcell_ff \VGA_unit|VGA_sram_data[1][15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_unit|SRAM_read_data [15]),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_sram_data[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_sram_data[1][15]~regout ));

// Location: LCCOMB_X23_Y16_N4
cycloneii_lcell_comb \VGA_unit|VGA_blue~33 (
// Equation(s):
// \VGA_unit|VGA_blue~33_combout  = (\VGA_unit|VGA_SRAM_state~17_regout  & ((\VGA_unit|VGA_SRAM_state~14_regout  & ((\VGA_unit|VGA_sram_data[1][15]~regout ))) # (!\VGA_unit|VGA_SRAM_state~14_regout  & (\VGA_unit|VGA_sram_data[0][7]~regout )))) # 
// (!\VGA_unit|VGA_SRAM_state~17_regout  & (((\VGA_unit|VGA_sram_data[1][15]~regout ))))

	.dataa(\VGA_unit|VGA_SRAM_state~17_regout ),
	.datab(\VGA_unit|VGA_sram_data[0][7]~regout ),
	.datac(\VGA_unit|VGA_sram_data[1][15]~regout ),
	.datad(\VGA_unit|VGA_SRAM_state~14_regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~33_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~33 .lut_mask = 16'hF0D8;
defparam \VGA_unit|VGA_blue~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneii_lcell_comb \VGA_unit|VGA_blue~34 (
// Equation(s):
// \VGA_unit|VGA_blue~34_combout  = (\VGA_unit|Equal3~2_combout ) # ((!\VGA_unit|VGA_blue~9_combout  & (\VGA_unit|VGA_blue~33_combout  & !\VGA_enable~regout )))

	.dataa(\VGA_unit|VGA_blue~9_combout ),
	.datab(\VGA_unit|VGA_blue~33_combout ),
	.datac(\VGA_unit|Equal3~2_combout ),
	.datad(\VGA_enable~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~34_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~34 .lut_mask = 16'hF0F4;
defparam \VGA_unit|VGA_blue~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneii_lcell_comb \VGA_unit|VGA_blue~35 (
// Equation(s):
// \VGA_unit|VGA_blue~35_combout  = (\VGA_unit|always0~6_combout ) # ((\VGA_unit|VGA_blue~34_combout ) # ((\VGA_unit|Equal4~2_combout  & \VGA_unit|Equal4~0_combout )))

	.dataa(\VGA_unit|Equal4~2_combout ),
	.datab(\VGA_unit|always0~6_combout ),
	.datac(\VGA_unit|Equal4~0_combout ),
	.datad(\VGA_unit|VGA_blue~34_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_blue~35_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_blue~35 .lut_mask = 16'hFFEC;
defparam \VGA_unit|VGA_blue~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N29
cycloneii_lcell_ff \VGA_unit|VGA_blue[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_blue~35_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_blue[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_blue [9]));

// Location: LCCOMB_X24_Y20_N18
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B~7 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B~7_combout  = (\VGA_unit|VGA_blue [9] & \VGA_unit|VGA_unit|oVGA_R~1_combout )

	.dataa(vcc),
	.datab(\VGA_unit|VGA_blue [9]),
	.datac(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B~7 .lut_mask = 16'hC0C0;
defparam \VGA_unit|VGA_unit|oVGA_B~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N19
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B~7_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [9]));

// Location: LCCOMB_X29_Y9_N8
cycloneii_lcell_comb \SRAM_address[0]~14 (
// Equation(s):
// \SRAM_address[0]~14_combout  = (\UART_unit|SRAM_address [0] & ((\VGA_unit|SRAM_address [0]) # (top_state[0] $ (top_state[1])))) # (!\UART_unit|SRAM_address [0] & (\VGA_unit|SRAM_address [0] & (top_state[0] $ (!top_state[1]))))

	.dataa(\UART_unit|SRAM_address [0]),
	.datab(top_state[0]),
	.datac(top_state[1]),
	.datad(\VGA_unit|SRAM_address [0]),
	.cin(gnd),
	.combout(\SRAM_address[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[0]~14 .lut_mask = 16'hEB28;
defparam \SRAM_address[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y9_N9
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[0]~14_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [0]));

// Location: LCCOMB_X29_Y9_N10
cycloneii_lcell_comb \SRAM_address[1]~15 (
// Equation(s):
// \SRAM_address[1]~15_combout  = (\VGA_unit|SRAM_address [1] & ((\UART_unit|SRAM_address [1]) # (top_state[0] $ (!top_state[1])))) # (!\VGA_unit|SRAM_address [1] & (\UART_unit|SRAM_address [1] & (top_state[0] $ (top_state[1]))))

	.dataa(\VGA_unit|SRAM_address [1]),
	.datab(top_state[0]),
	.datac(top_state[1]),
	.datad(\UART_unit|SRAM_address [1]),
	.cin(gnd),
	.combout(\SRAM_address[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[1]~15 .lut_mask = 16'hBE82;
defparam \SRAM_address[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y9_N11
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[1]~15_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [1]));

// Location: LCCOMB_X32_Y8_N6
cycloneii_lcell_comb \VGA_unit|Selector15~0 (
// Equation(s):
// \VGA_unit|Selector15~0_combout  = (\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (\VGA_unit|Equal1~1_combout  & ((\VGA_unit|Add0~0_combout )))) # (!\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout  & (((\VGA_unit|Add1~4_combout 
// ))))

	.dataa(\VGA_unit|Equal1~1_combout ),
	.datab(\VGA_unit|Add1~4_combout ),
	.datac(\VGA_unit|Add0~0_combout ),
	.datad(\VGA_unit|VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|Selector15~0 .lut_mask = 16'hA0CC;
defparam \VGA_unit|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N7
cycloneii_lcell_ff \VGA_unit|SRAM_address[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|Selector15~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|SRAM_address[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|SRAM_address [2]));

// Location: LCCOMB_X32_Y8_N20
cycloneii_lcell_comb \SRAM_address[2]~16 (
// Equation(s):
// \SRAM_address[2]~16_combout  = (top_state[1] & ((top_state[0] & ((\VGA_unit|SRAM_address [2]))) # (!top_state[0] & (\UART_unit|SRAM_address [2])))) # (!top_state[1] & ((top_state[0] & (\UART_unit|SRAM_address [2])) # (!top_state[0] & 
// ((\VGA_unit|SRAM_address [2])))))

	.dataa(top_state[1]),
	.datab(\UART_unit|SRAM_address [2]),
	.datac(top_state[0]),
	.datad(\VGA_unit|SRAM_address [2]),
	.cin(gnd),
	.combout(\SRAM_address[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[2]~16 .lut_mask = 16'hED48;
defparam \SRAM_address[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N21
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[2]~16_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [2]));

// Location: LCCOMB_X27_Y8_N14
cycloneii_lcell_comb \SRAM_address[3]~17 (
// Equation(s):
// \SRAM_address[3]~17_combout  = (top_state[1] & ((top_state[0] & (\VGA_unit|SRAM_address [3])) # (!top_state[0] & ((\UART_unit|SRAM_address [3]))))) # (!top_state[1] & ((top_state[0] & ((\UART_unit|SRAM_address [3]))) # (!top_state[0] & 
// (\VGA_unit|SRAM_address [3]))))

	.dataa(top_state[1]),
	.datab(top_state[0]),
	.datac(\VGA_unit|SRAM_address [3]),
	.datad(\UART_unit|SRAM_address [3]),
	.cin(gnd),
	.combout(\SRAM_address[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[3]~17 .lut_mask = 16'hF690;
defparam \SRAM_address[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y8_N15
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[3]~17_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [3]));

// Location: LCFF_X27_Y8_N25
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[4]~0_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [4]));

// Location: LCFF_X27_Y8_N19
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[5]~1_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [5]));

// Location: LCFF_X27_Y8_N5
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[6]~2_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [6]));

// Location: LCFF_X27_Y8_N31
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[7]~3_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [7]));

// Location: LCFF_X32_Y8_N25
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[8]~4_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [8]));

// Location: LCFF_X32_Y8_N13
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[9]~5_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [9]));

// Location: LCFF_X32_Y8_N9
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[10]~6_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [10]));

// Location: LCFF_X32_Y8_N29
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[11]~7_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [11]));

// Location: LCFF_X27_Y8_N23
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[12]~8_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [12]));

// Location: LCFF_X27_Y8_N17
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[13]~9_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [13]));

// Location: LCFF_X29_Y8_N27
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[14]~10_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [14]));

// Location: LCFF_X27_Y8_N11
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[15]~11_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [15]));

// Location: LCFF_X27_Y8_N29
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[16]~12_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [16]));

// Location: LCFF_X23_Y8_N9
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[17]~13_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [17]));

// Location: CLKCTRL_G3
cycloneii_clkctrl \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneii_lcell_comb \SRAM_unit|SRAM_LB_N_O~0 (
// Equation(s):
// \SRAM_unit|SRAM_LB_N_O~0_combout  = !\CLOCK_50_I~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CLOCK_50_I~combout ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_LB_N_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_LB_N_O~0 .lut_mask = 16'h00FF;
defparam \SRAM_unit|SRAM_LB_N_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y13_N31
cycloneii_lcell_ff \SRAM_unit|SRAM_LB_N_O (
	.clk(!\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_LB_N_O~0_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_LB_N_O~regout ));

// Location: LCCOMB_X23_Y8_N24
cycloneii_lcell_comb \SRAM_unit|SRAM_CE_N_O~feeder (
// Equation(s):
// \SRAM_unit|SRAM_CE_N_O~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_CE_N_O~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_CE_N_O~feeder .lut_mask = 16'hFFFF;
defparam \SRAM_unit|SRAM_CE_N_O~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y8_N25
cycloneii_lcell_ff \SRAM_unit|SRAM_CE_N_O (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_CE_N_O~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_CE_N_O~regout ));

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PUSH_BUTTON_I[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PUSH_BUTTON_I[1]));
// synopsys translate_off
defparam \PUSH_BUTTON_I[1]~I .input_async_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .input_power_up = "low";
defparam \PUSH_BUTTON_I[1]~I .input_register_mode = "none";
defparam \PUSH_BUTTON_I[1]~I .input_sync_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .oe_async_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .oe_power_up = "low";
defparam \PUSH_BUTTON_I[1]~I .oe_register_mode = "none";
defparam \PUSH_BUTTON_I[1]~I .oe_sync_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .operation_mode = "input";
defparam \PUSH_BUTTON_I[1]~I .output_async_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .output_power_up = "low";
defparam \PUSH_BUTTON_I[1]~I .output_register_mode = "none";
defparam \PUSH_BUTTON_I[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PUSH_BUTTON_I[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PUSH_BUTTON_I[2]));
// synopsys translate_off
defparam \PUSH_BUTTON_I[2]~I .input_async_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .input_power_up = "low";
defparam \PUSH_BUTTON_I[2]~I .input_register_mode = "none";
defparam \PUSH_BUTTON_I[2]~I .input_sync_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .oe_async_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .oe_power_up = "low";
defparam \PUSH_BUTTON_I[2]~I .oe_register_mode = "none";
defparam \PUSH_BUTTON_I[2]~I .oe_sync_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .operation_mode = "input";
defparam \PUSH_BUTTON_I[2]~I .output_async_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .output_power_up = "low";
defparam \PUSH_BUTTON_I[2]~I .output_register_mode = "none";
defparam \PUSH_BUTTON_I[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PUSH_BUTTON_I[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PUSH_BUTTON_I[3]));
// synopsys translate_off
defparam \PUSH_BUTTON_I[3]~I .input_async_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .input_power_up = "low";
defparam \PUSH_BUTTON_I[3]~I .input_register_mode = "none";
defparam \PUSH_BUTTON_I[3]~I .input_sync_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .oe_async_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .oe_power_up = "low";
defparam \PUSH_BUTTON_I[3]~I .oe_register_mode = "none";
defparam \PUSH_BUTTON_I[3]~I .oe_sync_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .operation_mode = "input";
defparam \PUSH_BUTTON_I[3]~I .output_async_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .output_power_up = "low";
defparam \PUSH_BUTTON_I[3]~I .output_register_mode = "none";
defparam \PUSH_BUTTON_I[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[1]));
// synopsys translate_off
defparam \SWITCH_I[1]~I .input_async_reset = "none";
defparam \SWITCH_I[1]~I .input_power_up = "low";
defparam \SWITCH_I[1]~I .input_register_mode = "none";
defparam \SWITCH_I[1]~I .input_sync_reset = "none";
defparam \SWITCH_I[1]~I .oe_async_reset = "none";
defparam \SWITCH_I[1]~I .oe_power_up = "low";
defparam \SWITCH_I[1]~I .oe_register_mode = "none";
defparam \SWITCH_I[1]~I .oe_sync_reset = "none";
defparam \SWITCH_I[1]~I .operation_mode = "input";
defparam \SWITCH_I[1]~I .output_async_reset = "none";
defparam \SWITCH_I[1]~I .output_power_up = "low";
defparam \SWITCH_I[1]~I .output_register_mode = "none";
defparam \SWITCH_I[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[2]));
// synopsys translate_off
defparam \SWITCH_I[2]~I .input_async_reset = "none";
defparam \SWITCH_I[2]~I .input_power_up = "low";
defparam \SWITCH_I[2]~I .input_register_mode = "none";
defparam \SWITCH_I[2]~I .input_sync_reset = "none";
defparam \SWITCH_I[2]~I .oe_async_reset = "none";
defparam \SWITCH_I[2]~I .oe_power_up = "low";
defparam \SWITCH_I[2]~I .oe_register_mode = "none";
defparam \SWITCH_I[2]~I .oe_sync_reset = "none";
defparam \SWITCH_I[2]~I .operation_mode = "input";
defparam \SWITCH_I[2]~I .output_async_reset = "none";
defparam \SWITCH_I[2]~I .output_power_up = "low";
defparam \SWITCH_I[2]~I .output_register_mode = "none";
defparam \SWITCH_I[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[3]));
// synopsys translate_off
defparam \SWITCH_I[3]~I .input_async_reset = "none";
defparam \SWITCH_I[3]~I .input_power_up = "low";
defparam \SWITCH_I[3]~I .input_register_mode = "none";
defparam \SWITCH_I[3]~I .input_sync_reset = "none";
defparam \SWITCH_I[3]~I .oe_async_reset = "none";
defparam \SWITCH_I[3]~I .oe_power_up = "low";
defparam \SWITCH_I[3]~I .oe_register_mode = "none";
defparam \SWITCH_I[3]~I .oe_sync_reset = "none";
defparam \SWITCH_I[3]~I .operation_mode = "input";
defparam \SWITCH_I[3]~I .output_async_reset = "none";
defparam \SWITCH_I[3]~I .output_power_up = "low";
defparam \SWITCH_I[3]~I .output_register_mode = "none";
defparam \SWITCH_I[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[4]));
// synopsys translate_off
defparam \SWITCH_I[4]~I .input_async_reset = "none";
defparam \SWITCH_I[4]~I .input_power_up = "low";
defparam \SWITCH_I[4]~I .input_register_mode = "none";
defparam \SWITCH_I[4]~I .input_sync_reset = "none";
defparam \SWITCH_I[4]~I .oe_async_reset = "none";
defparam \SWITCH_I[4]~I .oe_power_up = "low";
defparam \SWITCH_I[4]~I .oe_register_mode = "none";
defparam \SWITCH_I[4]~I .oe_sync_reset = "none";
defparam \SWITCH_I[4]~I .operation_mode = "input";
defparam \SWITCH_I[4]~I .output_async_reset = "none";
defparam \SWITCH_I[4]~I .output_power_up = "low";
defparam \SWITCH_I[4]~I .output_register_mode = "none";
defparam \SWITCH_I[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[5]));
// synopsys translate_off
defparam \SWITCH_I[5]~I .input_async_reset = "none";
defparam \SWITCH_I[5]~I .input_power_up = "low";
defparam \SWITCH_I[5]~I .input_register_mode = "none";
defparam \SWITCH_I[5]~I .input_sync_reset = "none";
defparam \SWITCH_I[5]~I .oe_async_reset = "none";
defparam \SWITCH_I[5]~I .oe_power_up = "low";
defparam \SWITCH_I[5]~I .oe_register_mode = "none";
defparam \SWITCH_I[5]~I .oe_sync_reset = "none";
defparam \SWITCH_I[5]~I .operation_mode = "input";
defparam \SWITCH_I[5]~I .output_async_reset = "none";
defparam \SWITCH_I[5]~I .output_power_up = "low";
defparam \SWITCH_I[5]~I .output_register_mode = "none";
defparam \SWITCH_I[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[6]));
// synopsys translate_off
defparam \SWITCH_I[6]~I .input_async_reset = "none";
defparam \SWITCH_I[6]~I .input_power_up = "low";
defparam \SWITCH_I[6]~I .input_register_mode = "none";
defparam \SWITCH_I[6]~I .input_sync_reset = "none";
defparam \SWITCH_I[6]~I .oe_async_reset = "none";
defparam \SWITCH_I[6]~I .oe_power_up = "low";
defparam \SWITCH_I[6]~I .oe_register_mode = "none";
defparam \SWITCH_I[6]~I .oe_sync_reset = "none";
defparam \SWITCH_I[6]~I .operation_mode = "input";
defparam \SWITCH_I[6]~I .output_async_reset = "none";
defparam \SWITCH_I[6]~I .output_power_up = "low";
defparam \SWITCH_I[6]~I .output_register_mode = "none";
defparam \SWITCH_I[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[7]));
// synopsys translate_off
defparam \SWITCH_I[7]~I .input_async_reset = "none";
defparam \SWITCH_I[7]~I .input_power_up = "low";
defparam \SWITCH_I[7]~I .input_register_mode = "none";
defparam \SWITCH_I[7]~I .input_sync_reset = "none";
defparam \SWITCH_I[7]~I .oe_async_reset = "none";
defparam \SWITCH_I[7]~I .oe_power_up = "low";
defparam \SWITCH_I[7]~I .oe_register_mode = "none";
defparam \SWITCH_I[7]~I .oe_sync_reset = "none";
defparam \SWITCH_I[7]~I .operation_mode = "input";
defparam \SWITCH_I[7]~I .output_async_reset = "none";
defparam \SWITCH_I[7]~I .output_power_up = "low";
defparam \SWITCH_I[7]~I .output_register_mode = "none";
defparam \SWITCH_I[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[8]));
// synopsys translate_off
defparam \SWITCH_I[8]~I .input_async_reset = "none";
defparam \SWITCH_I[8]~I .input_power_up = "low";
defparam \SWITCH_I[8]~I .input_register_mode = "none";
defparam \SWITCH_I[8]~I .input_sync_reset = "none";
defparam \SWITCH_I[8]~I .oe_async_reset = "none";
defparam \SWITCH_I[8]~I .oe_power_up = "low";
defparam \SWITCH_I[8]~I .oe_register_mode = "none";
defparam \SWITCH_I[8]~I .oe_sync_reset = "none";
defparam \SWITCH_I[8]~I .operation_mode = "input";
defparam \SWITCH_I[8]~I .output_async_reset = "none";
defparam \SWITCH_I[8]~I .output_power_up = "low";
defparam \SWITCH_I[8]~I .output_register_mode = "none";
defparam \SWITCH_I[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[9]));
// synopsys translate_off
defparam \SWITCH_I[9]~I .input_async_reset = "none";
defparam \SWITCH_I[9]~I .input_power_up = "low";
defparam \SWITCH_I[9]~I .input_register_mode = "none";
defparam \SWITCH_I[9]~I .input_sync_reset = "none";
defparam \SWITCH_I[9]~I .oe_async_reset = "none";
defparam \SWITCH_I[9]~I .oe_power_up = "low";
defparam \SWITCH_I[9]~I .oe_register_mode = "none";
defparam \SWITCH_I[9]~I .oe_sync_reset = "none";
defparam \SWITCH_I[9]~I .operation_mode = "input";
defparam \SWITCH_I[9]~I .output_async_reset = "none";
defparam \SWITCH_I[9]~I .output_power_up = "low";
defparam \SWITCH_I[9]~I .output_register_mode = "none";
defparam \SWITCH_I[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[10]));
// synopsys translate_off
defparam \SWITCH_I[10]~I .input_async_reset = "none";
defparam \SWITCH_I[10]~I .input_power_up = "low";
defparam \SWITCH_I[10]~I .input_register_mode = "none";
defparam \SWITCH_I[10]~I .input_sync_reset = "none";
defparam \SWITCH_I[10]~I .oe_async_reset = "none";
defparam \SWITCH_I[10]~I .oe_power_up = "low";
defparam \SWITCH_I[10]~I .oe_register_mode = "none";
defparam \SWITCH_I[10]~I .oe_sync_reset = "none";
defparam \SWITCH_I[10]~I .operation_mode = "input";
defparam \SWITCH_I[10]~I .output_async_reset = "none";
defparam \SWITCH_I[10]~I .output_power_up = "low";
defparam \SWITCH_I[10]~I .output_register_mode = "none";
defparam \SWITCH_I[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[11]));
// synopsys translate_off
defparam \SWITCH_I[11]~I .input_async_reset = "none";
defparam \SWITCH_I[11]~I .input_power_up = "low";
defparam \SWITCH_I[11]~I .input_register_mode = "none";
defparam \SWITCH_I[11]~I .input_sync_reset = "none";
defparam \SWITCH_I[11]~I .oe_async_reset = "none";
defparam \SWITCH_I[11]~I .oe_power_up = "low";
defparam \SWITCH_I[11]~I .oe_register_mode = "none";
defparam \SWITCH_I[11]~I .oe_sync_reset = "none";
defparam \SWITCH_I[11]~I .operation_mode = "input";
defparam \SWITCH_I[11]~I .output_async_reset = "none";
defparam \SWITCH_I[11]~I .output_power_up = "low";
defparam \SWITCH_I[11]~I .output_register_mode = "none";
defparam \SWITCH_I[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[12]));
// synopsys translate_off
defparam \SWITCH_I[12]~I .input_async_reset = "none";
defparam \SWITCH_I[12]~I .input_power_up = "low";
defparam \SWITCH_I[12]~I .input_register_mode = "none";
defparam \SWITCH_I[12]~I .input_sync_reset = "none";
defparam \SWITCH_I[12]~I .oe_async_reset = "none";
defparam \SWITCH_I[12]~I .oe_power_up = "low";
defparam \SWITCH_I[12]~I .oe_register_mode = "none";
defparam \SWITCH_I[12]~I .oe_sync_reset = "none";
defparam \SWITCH_I[12]~I .operation_mode = "input";
defparam \SWITCH_I[12]~I .output_async_reset = "none";
defparam \SWITCH_I[12]~I .output_power_up = "low";
defparam \SWITCH_I[12]~I .output_register_mode = "none";
defparam \SWITCH_I[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[13]));
// synopsys translate_off
defparam \SWITCH_I[13]~I .input_async_reset = "none";
defparam \SWITCH_I[13]~I .input_power_up = "low";
defparam \SWITCH_I[13]~I .input_register_mode = "none";
defparam \SWITCH_I[13]~I .input_sync_reset = "none";
defparam \SWITCH_I[13]~I .oe_async_reset = "none";
defparam \SWITCH_I[13]~I .oe_power_up = "low";
defparam \SWITCH_I[13]~I .oe_register_mode = "none";
defparam \SWITCH_I[13]~I .oe_sync_reset = "none";
defparam \SWITCH_I[13]~I .operation_mode = "input";
defparam \SWITCH_I[13]~I .output_async_reset = "none";
defparam \SWITCH_I[13]~I .output_power_up = "low";
defparam \SWITCH_I[13]~I .output_register_mode = "none";
defparam \SWITCH_I[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[14]));
// synopsys translate_off
defparam \SWITCH_I[14]~I .input_async_reset = "none";
defparam \SWITCH_I[14]~I .input_power_up = "low";
defparam \SWITCH_I[14]~I .input_register_mode = "none";
defparam \SWITCH_I[14]~I .input_sync_reset = "none";
defparam \SWITCH_I[14]~I .oe_async_reset = "none";
defparam \SWITCH_I[14]~I .oe_power_up = "low";
defparam \SWITCH_I[14]~I .oe_register_mode = "none";
defparam \SWITCH_I[14]~I .oe_sync_reset = "none";
defparam \SWITCH_I[14]~I .operation_mode = "input";
defparam \SWITCH_I[14]~I .output_async_reset = "none";
defparam \SWITCH_I[14]~I .output_power_up = "low";
defparam \SWITCH_I[14]~I .output_register_mode = "none";
defparam \SWITCH_I[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[15]));
// synopsys translate_off
defparam \SWITCH_I[15]~I .input_async_reset = "none";
defparam \SWITCH_I[15]~I .input_power_up = "low";
defparam \SWITCH_I[15]~I .input_register_mode = "none";
defparam \SWITCH_I[15]~I .input_sync_reset = "none";
defparam \SWITCH_I[15]~I .oe_async_reset = "none";
defparam \SWITCH_I[15]~I .oe_power_up = "low";
defparam \SWITCH_I[15]~I .oe_register_mode = "none";
defparam \SWITCH_I[15]~I .oe_sync_reset = "none";
defparam \SWITCH_I[15]~I .operation_mode = "input";
defparam \SWITCH_I[15]~I .output_async_reset = "none";
defparam \SWITCH_I[15]~I .output_power_up = "low";
defparam \SWITCH_I[15]~I .output_register_mode = "none";
defparam \SWITCH_I[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[16]));
// synopsys translate_off
defparam \SWITCH_I[16]~I .input_async_reset = "none";
defparam \SWITCH_I[16]~I .input_power_up = "low";
defparam \SWITCH_I[16]~I .input_register_mode = "none";
defparam \SWITCH_I[16]~I .input_sync_reset = "none";
defparam \SWITCH_I[16]~I .oe_async_reset = "none";
defparam \SWITCH_I[16]~I .oe_power_up = "low";
defparam \SWITCH_I[16]~I .oe_register_mode = "none";
defparam \SWITCH_I[16]~I .oe_sync_reset = "none";
defparam \SWITCH_I[16]~I .operation_mode = "input";
defparam \SWITCH_I[16]~I .output_async_reset = "none";
defparam \SWITCH_I[16]~I .output_power_up = "low";
defparam \SWITCH_I[16]~I .output_register_mode = "none";
defparam \SWITCH_I[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][0]~I (
	.datain(\unit0|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][1]~I (
	.datain(\unit0|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][2]~I (
	.datain(\unit0|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][3]~I (
	.datain(\unit0|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][4]~I (
	.datain(\unit0|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][5]~I (
	.datain(\unit0|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][6]~I (
	.datain(!\unit0|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][0]~I (
	.datain(\unit1|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][1]~I (
	.datain(\unit1|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][2]~I (
	.datain(\unit1|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][3]~I (
	.datain(\unit1|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][4]~I (
	.datain(\unit1|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][5]~I (
	.datain(\unit1|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][6]~I (
	.datain(!\unit1|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][0]~I (
	.datain(\unit2|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][1]~I (
	.datain(\unit2|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][2]~I (
	.datain(\unit2|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][3]~I (
	.datain(\unit2|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][4]~I (
	.datain(\unit2|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][5]~I (
	.datain(\unit2|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][6]~I (
	.datain(!\unit2|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][0]~I (
	.datain(\unit3|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][2]~I (
	.datain(\unit3|Decoder0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][3]~I (
	.datain(\unit3|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][4]~I (
	.datain(\SRAM_address[16]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][5]~I (
	.datain(\unit3|Decoder0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][6]~I (
	.datain(!\SRAM_address[17]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][0]~I (
	.datain(\unit4|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][1]~I (
	.datain(\unit4|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][2]~I (
	.datain(\unit4|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][3]~I (
	.datain(\unit4|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][4]~I (
	.datain(\unit4|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][5]~I (
	.datain(\unit4|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][6]~I (
	.datain(!\unit4|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][0]~I (
	.datain(\unit5|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][1]~I (
	.datain(\unit5|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][2]~I (
	.datain(\unit5|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][3]~I (
	.datain(\unit5|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][4]~I (
	.datain(\unit5|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][5]~I (
	.datain(\unit5|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][6]~I (
	.datain(!\unit5|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][0]~I (
	.datain(\unit6|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][1]~I (
	.datain(\unit6|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][2]~I (
	.datain(\unit6|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][3]~I (
	.datain(\unit6|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][4]~I (
	.datain(\unit6|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][5]~I (
	.datain(\unit6|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][6]~I (
	.datain(!\unit6|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][0]~I (
	.datain(\unit7|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][1]~I (
	.datain(\unit7|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][2]~I (
	.datain(\unit7|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][3]~I (
	.datain(\unit7|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][4]~I (
	.datain(\unit7|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][5]~I (
	.datain(\unit7|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][6]~I (
	.datain(!\unit7|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[0]~I (
	.datain(top_state[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[0]));
// synopsys translate_off
defparam \LED_GREEN_O[0]~I .input_async_reset = "none";
defparam \LED_GREEN_O[0]~I .input_power_up = "low";
defparam \LED_GREEN_O[0]~I .input_register_mode = "none";
defparam \LED_GREEN_O[0]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[0]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[0]~I .oe_power_up = "low";
defparam \LED_GREEN_O[0]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[0]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[0]~I .operation_mode = "output";
defparam \LED_GREEN_O[0]~I .output_async_reset = "none";
defparam \LED_GREEN_O[0]~I .output_power_up = "low";
defparam \LED_GREEN_O[0]~I .output_register_mode = "none";
defparam \LED_GREEN_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[1]~I (
	.datain(top_state[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[1]));
// synopsys translate_off
defparam \LED_GREEN_O[1]~I .input_async_reset = "none";
defparam \LED_GREEN_O[1]~I .input_power_up = "low";
defparam \LED_GREEN_O[1]~I .input_register_mode = "none";
defparam \LED_GREEN_O[1]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[1]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[1]~I .oe_power_up = "low";
defparam \LED_GREEN_O[1]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[1]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[1]~I .operation_mode = "output";
defparam \LED_GREEN_O[1]~I .output_async_reset = "none";
defparam \LED_GREEN_O[1]~I .output_power_up = "low";
defparam \LED_GREEN_O[1]~I .output_register_mode = "none";
defparam \LED_GREEN_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[2]~I (
	.datain(\UART_unit|UART_RX|Frame_error [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[2]));
// synopsys translate_off
defparam \LED_GREEN_O[2]~I .input_async_reset = "none";
defparam \LED_GREEN_O[2]~I .input_power_up = "low";
defparam \LED_GREEN_O[2]~I .input_register_mode = "none";
defparam \LED_GREEN_O[2]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[2]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[2]~I .oe_power_up = "low";
defparam \LED_GREEN_O[2]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[2]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[2]~I .operation_mode = "output";
defparam \LED_GREEN_O[2]~I .output_async_reset = "none";
defparam \LED_GREEN_O[2]~I .output_power_up = "low";
defparam \LED_GREEN_O[2]~I .output_register_mode = "none";
defparam \LED_GREEN_O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[3]~I (
	.datain(\UART_unit|UART_RX|Frame_error [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[3]));
// synopsys translate_off
defparam \LED_GREEN_O[3]~I .input_async_reset = "none";
defparam \LED_GREEN_O[3]~I .input_power_up = "low";
defparam \LED_GREEN_O[3]~I .input_register_mode = "none";
defparam \LED_GREEN_O[3]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[3]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[3]~I .oe_power_up = "low";
defparam \LED_GREEN_O[3]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[3]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[3]~I .operation_mode = "output";
defparam \LED_GREEN_O[3]~I .output_async_reset = "none";
defparam \LED_GREEN_O[3]~I .output_power_up = "low";
defparam \LED_GREEN_O[3]~I .output_register_mode = "none";
defparam \LED_GREEN_O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[4]~I (
	.datain(\UART_unit|UART_RX|Frame_error [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[4]));
// synopsys translate_off
defparam \LED_GREEN_O[4]~I .input_async_reset = "none";
defparam \LED_GREEN_O[4]~I .input_power_up = "low";
defparam \LED_GREEN_O[4]~I .input_register_mode = "none";
defparam \LED_GREEN_O[4]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[4]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[4]~I .oe_power_up = "low";
defparam \LED_GREEN_O[4]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[4]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[4]~I .operation_mode = "output";
defparam \LED_GREEN_O[4]~I .output_async_reset = "none";
defparam \LED_GREEN_O[4]~I .output_power_up = "low";
defparam \LED_GREEN_O[4]~I .output_register_mode = "none";
defparam \LED_GREEN_O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[5]~I (
	.datain(\UART_unit|UART_RX|Frame_error [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[5]));
// synopsys translate_off
defparam \LED_GREEN_O[5]~I .input_async_reset = "none";
defparam \LED_GREEN_O[5]~I .input_power_up = "low";
defparam \LED_GREEN_O[5]~I .input_register_mode = "none";
defparam \LED_GREEN_O[5]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[5]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[5]~I .oe_power_up = "low";
defparam \LED_GREEN_O[5]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[5]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[5]~I .operation_mode = "output";
defparam \LED_GREEN_O[5]~I .output_async_reset = "none";
defparam \LED_GREEN_O[5]~I .output_power_up = "low";
defparam \LED_GREEN_O[5]~I .output_register_mode = "none";
defparam \LED_GREEN_O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[6]~I (
	.datain(!\SRAM_we_n~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[6]));
// synopsys translate_off
defparam \LED_GREEN_O[6]~I .input_async_reset = "none";
defparam \LED_GREEN_O[6]~I .input_power_up = "low";
defparam \LED_GREEN_O[6]~I .input_register_mode = "none";
defparam \LED_GREEN_O[6]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[6]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[6]~I .oe_power_up = "low";
defparam \LED_GREEN_O[6]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[6]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[6]~I .operation_mode = "output";
defparam \LED_GREEN_O[6]~I .output_async_reset = "none";
defparam \LED_GREEN_O[6]~I .output_power_up = "low";
defparam \LED_GREEN_O[6]~I .output_register_mode = "none";
defparam \LED_GREEN_O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[7]~I (
	.datain(!\VGA_enable~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[7]));
// synopsys translate_off
defparam \LED_GREEN_O[7]~I .input_async_reset = "none";
defparam \LED_GREEN_O[7]~I .input_power_up = "low";
defparam \LED_GREEN_O[7]~I .input_register_mode = "none";
defparam \LED_GREEN_O[7]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[7]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[7]~I .oe_power_up = "low";
defparam \LED_GREEN_O[7]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[7]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[7]~I .operation_mode = "output";
defparam \LED_GREEN_O[7]~I .output_async_reset = "none";
defparam \LED_GREEN_O[7]~I .output_power_up = "low";
defparam \LED_GREEN_O[7]~I .output_register_mode = "none";
defparam \LED_GREEN_O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[8]~I (
	.datain(!\resetn~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[8]));
// synopsys translate_off
defparam \LED_GREEN_O[8]~I .input_async_reset = "none";
defparam \LED_GREEN_O[8]~I .input_power_up = "low";
defparam \LED_GREEN_O[8]~I .input_register_mode = "none";
defparam \LED_GREEN_O[8]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[8]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[8]~I .oe_power_up = "low";
defparam \LED_GREEN_O[8]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[8]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[8]~I .operation_mode = "output";
defparam \LED_GREEN_O[8]~I .output_async_reset = "none";
defparam \LED_GREEN_O[8]~I .output_power_up = "low";
defparam \LED_GREEN_O[8]~I .output_register_mode = "none";
defparam \LED_GREEN_O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_CLOCK_O~I (
	.datain(\CLOCK_50_I~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLOCK_O));
// synopsys translate_off
defparam \VGA_CLOCK_O~I .input_async_reset = "none";
defparam \VGA_CLOCK_O~I .input_power_up = "low";
defparam \VGA_CLOCK_O~I .input_register_mode = "none";
defparam \VGA_CLOCK_O~I .input_sync_reset = "none";
defparam \VGA_CLOCK_O~I .oe_async_reset = "none";
defparam \VGA_CLOCK_O~I .oe_power_up = "low";
defparam \VGA_CLOCK_O~I .oe_register_mode = "none";
defparam \VGA_CLOCK_O~I .oe_sync_reset = "none";
defparam \VGA_CLOCK_O~I .operation_mode = "output";
defparam \VGA_CLOCK_O~I .output_async_reset = "none";
defparam \VGA_CLOCK_O~I .output_power_up = "low";
defparam \VGA_CLOCK_O~I .output_register_mode = "none";
defparam \VGA_CLOCK_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_HSYNC_O~I (
	.datain(\VGA_unit|VGA_unit|oVGA_H_SYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HSYNC_O));
// synopsys translate_off
defparam \VGA_HSYNC_O~I .input_async_reset = "none";
defparam \VGA_HSYNC_O~I .input_power_up = "low";
defparam \VGA_HSYNC_O~I .input_register_mode = "none";
defparam \VGA_HSYNC_O~I .input_sync_reset = "none";
defparam \VGA_HSYNC_O~I .oe_async_reset = "none";
defparam \VGA_HSYNC_O~I .oe_power_up = "low";
defparam \VGA_HSYNC_O~I .oe_register_mode = "none";
defparam \VGA_HSYNC_O~I .oe_sync_reset = "none";
defparam \VGA_HSYNC_O~I .operation_mode = "output";
defparam \VGA_HSYNC_O~I .output_async_reset = "none";
defparam \VGA_HSYNC_O~I .output_power_up = "low";
defparam \VGA_HSYNC_O~I .output_register_mode = "none";
defparam \VGA_HSYNC_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_VSYNC_O~I (
	.datain(\VGA_unit|VGA_unit|oVGA_V_SYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VSYNC_O));
// synopsys translate_off
defparam \VGA_VSYNC_O~I .input_async_reset = "none";
defparam \VGA_VSYNC_O~I .input_power_up = "low";
defparam \VGA_VSYNC_O~I .input_register_mode = "none";
defparam \VGA_VSYNC_O~I .input_sync_reset = "none";
defparam \VGA_VSYNC_O~I .oe_async_reset = "none";
defparam \VGA_VSYNC_O~I .oe_power_up = "low";
defparam \VGA_VSYNC_O~I .oe_register_mode = "none";
defparam \VGA_VSYNC_O~I .oe_sync_reset = "none";
defparam \VGA_VSYNC_O~I .operation_mode = "output";
defparam \VGA_VSYNC_O~I .output_async_reset = "none";
defparam \VGA_VSYNC_O~I .output_power_up = "low";
defparam \VGA_VSYNC_O~I .output_register_mode = "none";
defparam \VGA_VSYNC_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLANK_O~I (
	.datain(\VGA_unit|VGA_unit|oVGA_BLANK~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK_O));
// synopsys translate_off
defparam \VGA_BLANK_O~I .input_async_reset = "none";
defparam \VGA_BLANK_O~I .input_power_up = "low";
defparam \VGA_BLANK_O~I .input_register_mode = "none";
defparam \VGA_BLANK_O~I .input_sync_reset = "none";
defparam \VGA_BLANK_O~I .oe_async_reset = "none";
defparam \VGA_BLANK_O~I .oe_power_up = "low";
defparam \VGA_BLANK_O~I .oe_register_mode = "none";
defparam \VGA_BLANK_O~I .oe_sync_reset = "none";
defparam \VGA_BLANK_O~I .operation_mode = "output";
defparam \VGA_BLANK_O~I .output_async_reset = "none";
defparam \VGA_BLANK_O~I .output_power_up = "low";
defparam \VGA_BLANK_O~I .output_register_mode = "none";
defparam \VGA_BLANK_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_SYNC_O~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC_O));
// synopsys translate_off
defparam \VGA_SYNC_O~I .input_async_reset = "none";
defparam \VGA_SYNC_O~I .input_power_up = "low";
defparam \VGA_SYNC_O~I .input_register_mode = "none";
defparam \VGA_SYNC_O~I .input_sync_reset = "none";
defparam \VGA_SYNC_O~I .oe_async_reset = "none";
defparam \VGA_SYNC_O~I .oe_power_up = "low";
defparam \VGA_SYNC_O~I .oe_register_mode = "none";
defparam \VGA_SYNC_O~I .oe_sync_reset = "none";
defparam \VGA_SYNC_O~I .operation_mode = "output";
defparam \VGA_SYNC_O~I .output_async_reset = "none";
defparam \VGA_SYNC_O~I .output_power_up = "low";
defparam \VGA_SYNC_O~I .output_register_mode = "none";
defparam \VGA_SYNC_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[0]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[0]));
// synopsys translate_off
defparam \VGA_RED_O[0]~I .input_async_reset = "none";
defparam \VGA_RED_O[0]~I .input_power_up = "low";
defparam \VGA_RED_O[0]~I .input_register_mode = "none";
defparam \VGA_RED_O[0]~I .input_sync_reset = "none";
defparam \VGA_RED_O[0]~I .oe_async_reset = "none";
defparam \VGA_RED_O[0]~I .oe_power_up = "low";
defparam \VGA_RED_O[0]~I .oe_register_mode = "none";
defparam \VGA_RED_O[0]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[0]~I .operation_mode = "output";
defparam \VGA_RED_O[0]~I .output_async_reset = "none";
defparam \VGA_RED_O[0]~I .output_power_up = "low";
defparam \VGA_RED_O[0]~I .output_register_mode = "none";
defparam \VGA_RED_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[1]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[1]));
// synopsys translate_off
defparam \VGA_RED_O[1]~I .input_async_reset = "none";
defparam \VGA_RED_O[1]~I .input_power_up = "low";
defparam \VGA_RED_O[1]~I .input_register_mode = "none";
defparam \VGA_RED_O[1]~I .input_sync_reset = "none";
defparam \VGA_RED_O[1]~I .oe_async_reset = "none";
defparam \VGA_RED_O[1]~I .oe_power_up = "low";
defparam \VGA_RED_O[1]~I .oe_register_mode = "none";
defparam \VGA_RED_O[1]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[1]~I .operation_mode = "output";
defparam \VGA_RED_O[1]~I .output_async_reset = "none";
defparam \VGA_RED_O[1]~I .output_power_up = "low";
defparam \VGA_RED_O[1]~I .output_register_mode = "none";
defparam \VGA_RED_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[2]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[2]));
// synopsys translate_off
defparam \VGA_RED_O[2]~I .input_async_reset = "none";
defparam \VGA_RED_O[2]~I .input_power_up = "low";
defparam \VGA_RED_O[2]~I .input_register_mode = "none";
defparam \VGA_RED_O[2]~I .input_sync_reset = "none";
defparam \VGA_RED_O[2]~I .oe_async_reset = "none";
defparam \VGA_RED_O[2]~I .oe_power_up = "low";
defparam \VGA_RED_O[2]~I .oe_register_mode = "none";
defparam \VGA_RED_O[2]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[2]~I .operation_mode = "output";
defparam \VGA_RED_O[2]~I .output_async_reset = "none";
defparam \VGA_RED_O[2]~I .output_power_up = "low";
defparam \VGA_RED_O[2]~I .output_register_mode = "none";
defparam \VGA_RED_O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[3]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[3]));
// synopsys translate_off
defparam \VGA_RED_O[3]~I .input_async_reset = "none";
defparam \VGA_RED_O[3]~I .input_power_up = "low";
defparam \VGA_RED_O[3]~I .input_register_mode = "none";
defparam \VGA_RED_O[3]~I .input_sync_reset = "none";
defparam \VGA_RED_O[3]~I .oe_async_reset = "none";
defparam \VGA_RED_O[3]~I .oe_power_up = "low";
defparam \VGA_RED_O[3]~I .oe_register_mode = "none";
defparam \VGA_RED_O[3]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[3]~I .operation_mode = "output";
defparam \VGA_RED_O[3]~I .output_async_reset = "none";
defparam \VGA_RED_O[3]~I .output_power_up = "low";
defparam \VGA_RED_O[3]~I .output_register_mode = "none";
defparam \VGA_RED_O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[4]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[4]));
// synopsys translate_off
defparam \VGA_RED_O[4]~I .input_async_reset = "none";
defparam \VGA_RED_O[4]~I .input_power_up = "low";
defparam \VGA_RED_O[4]~I .input_register_mode = "none";
defparam \VGA_RED_O[4]~I .input_sync_reset = "none";
defparam \VGA_RED_O[4]~I .oe_async_reset = "none";
defparam \VGA_RED_O[4]~I .oe_power_up = "low";
defparam \VGA_RED_O[4]~I .oe_register_mode = "none";
defparam \VGA_RED_O[4]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[4]~I .operation_mode = "output";
defparam \VGA_RED_O[4]~I .output_async_reset = "none";
defparam \VGA_RED_O[4]~I .output_power_up = "low";
defparam \VGA_RED_O[4]~I .output_register_mode = "none";
defparam \VGA_RED_O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[5]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[5]));
// synopsys translate_off
defparam \VGA_RED_O[5]~I .input_async_reset = "none";
defparam \VGA_RED_O[5]~I .input_power_up = "low";
defparam \VGA_RED_O[5]~I .input_register_mode = "none";
defparam \VGA_RED_O[5]~I .input_sync_reset = "none";
defparam \VGA_RED_O[5]~I .oe_async_reset = "none";
defparam \VGA_RED_O[5]~I .oe_power_up = "low";
defparam \VGA_RED_O[5]~I .oe_register_mode = "none";
defparam \VGA_RED_O[5]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[5]~I .operation_mode = "output";
defparam \VGA_RED_O[5]~I .output_async_reset = "none";
defparam \VGA_RED_O[5]~I .output_power_up = "low";
defparam \VGA_RED_O[5]~I .output_register_mode = "none";
defparam \VGA_RED_O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[6]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[6]));
// synopsys translate_off
defparam \VGA_RED_O[6]~I .input_async_reset = "none";
defparam \VGA_RED_O[6]~I .input_power_up = "low";
defparam \VGA_RED_O[6]~I .input_register_mode = "none";
defparam \VGA_RED_O[6]~I .input_sync_reset = "none";
defparam \VGA_RED_O[6]~I .oe_async_reset = "none";
defparam \VGA_RED_O[6]~I .oe_power_up = "low";
defparam \VGA_RED_O[6]~I .oe_register_mode = "none";
defparam \VGA_RED_O[6]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[6]~I .operation_mode = "output";
defparam \VGA_RED_O[6]~I .output_async_reset = "none";
defparam \VGA_RED_O[6]~I .output_power_up = "low";
defparam \VGA_RED_O[6]~I .output_register_mode = "none";
defparam \VGA_RED_O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[7]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[7]));
// synopsys translate_off
defparam \VGA_RED_O[7]~I .input_async_reset = "none";
defparam \VGA_RED_O[7]~I .input_power_up = "low";
defparam \VGA_RED_O[7]~I .input_register_mode = "none";
defparam \VGA_RED_O[7]~I .input_sync_reset = "none";
defparam \VGA_RED_O[7]~I .oe_async_reset = "none";
defparam \VGA_RED_O[7]~I .oe_power_up = "low";
defparam \VGA_RED_O[7]~I .oe_register_mode = "none";
defparam \VGA_RED_O[7]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[7]~I .operation_mode = "output";
defparam \VGA_RED_O[7]~I .output_async_reset = "none";
defparam \VGA_RED_O[7]~I .output_power_up = "low";
defparam \VGA_RED_O[7]~I .output_register_mode = "none";
defparam \VGA_RED_O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[8]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[8]));
// synopsys translate_off
defparam \VGA_RED_O[8]~I .input_async_reset = "none";
defparam \VGA_RED_O[8]~I .input_power_up = "low";
defparam \VGA_RED_O[8]~I .input_register_mode = "none";
defparam \VGA_RED_O[8]~I .input_sync_reset = "none";
defparam \VGA_RED_O[8]~I .oe_async_reset = "none";
defparam \VGA_RED_O[8]~I .oe_power_up = "low";
defparam \VGA_RED_O[8]~I .oe_register_mode = "none";
defparam \VGA_RED_O[8]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[8]~I .operation_mode = "output";
defparam \VGA_RED_O[8]~I .output_async_reset = "none";
defparam \VGA_RED_O[8]~I .output_power_up = "low";
defparam \VGA_RED_O[8]~I .output_register_mode = "none";
defparam \VGA_RED_O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[9]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[9]));
// synopsys translate_off
defparam \VGA_RED_O[9]~I .input_async_reset = "none";
defparam \VGA_RED_O[9]~I .input_power_up = "low";
defparam \VGA_RED_O[9]~I .input_register_mode = "none";
defparam \VGA_RED_O[9]~I .input_sync_reset = "none";
defparam \VGA_RED_O[9]~I .oe_async_reset = "none";
defparam \VGA_RED_O[9]~I .oe_power_up = "low";
defparam \VGA_RED_O[9]~I .oe_register_mode = "none";
defparam \VGA_RED_O[9]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[9]~I .operation_mode = "output";
defparam \VGA_RED_O[9]~I .output_async_reset = "none";
defparam \VGA_RED_O[9]~I .output_power_up = "low";
defparam \VGA_RED_O[9]~I .output_register_mode = "none";
defparam \VGA_RED_O[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[0]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[0]));
// synopsys translate_off
defparam \VGA_GREEN_O[0]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[0]~I .input_power_up = "low";
defparam \VGA_GREEN_O[0]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[0]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[0]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[0]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[0]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[0]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[0]~I .operation_mode = "output";
defparam \VGA_GREEN_O[0]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[0]~I .output_power_up = "low";
defparam \VGA_GREEN_O[0]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[1]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[1]));
// synopsys translate_off
defparam \VGA_GREEN_O[1]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[1]~I .input_power_up = "low";
defparam \VGA_GREEN_O[1]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[1]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[1]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[1]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[1]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[1]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[1]~I .operation_mode = "output";
defparam \VGA_GREEN_O[1]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[1]~I .output_power_up = "low";
defparam \VGA_GREEN_O[1]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[2]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[2]));
// synopsys translate_off
defparam \VGA_GREEN_O[2]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[2]~I .input_power_up = "low";
defparam \VGA_GREEN_O[2]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[2]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[2]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[2]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[2]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[2]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[2]~I .operation_mode = "output";
defparam \VGA_GREEN_O[2]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[2]~I .output_power_up = "low";
defparam \VGA_GREEN_O[2]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[3]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[3]));
// synopsys translate_off
defparam \VGA_GREEN_O[3]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[3]~I .input_power_up = "low";
defparam \VGA_GREEN_O[3]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[3]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[3]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[3]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[3]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[3]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[3]~I .operation_mode = "output";
defparam \VGA_GREEN_O[3]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[3]~I .output_power_up = "low";
defparam \VGA_GREEN_O[3]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[4]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[4]));
// synopsys translate_off
defparam \VGA_GREEN_O[4]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[4]~I .input_power_up = "low";
defparam \VGA_GREEN_O[4]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[4]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[4]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[4]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[4]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[4]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[4]~I .operation_mode = "output";
defparam \VGA_GREEN_O[4]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[4]~I .output_power_up = "low";
defparam \VGA_GREEN_O[4]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[5]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[5]));
// synopsys translate_off
defparam \VGA_GREEN_O[5]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[5]~I .input_power_up = "low";
defparam \VGA_GREEN_O[5]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[5]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[5]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[5]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[5]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[5]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[5]~I .operation_mode = "output";
defparam \VGA_GREEN_O[5]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[5]~I .output_power_up = "low";
defparam \VGA_GREEN_O[5]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[6]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[6]));
// synopsys translate_off
defparam \VGA_GREEN_O[6]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[6]~I .input_power_up = "low";
defparam \VGA_GREEN_O[6]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[6]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[6]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[6]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[6]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[6]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[6]~I .operation_mode = "output";
defparam \VGA_GREEN_O[6]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[6]~I .output_power_up = "low";
defparam \VGA_GREEN_O[6]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[7]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[7]));
// synopsys translate_off
defparam \VGA_GREEN_O[7]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[7]~I .input_power_up = "low";
defparam \VGA_GREEN_O[7]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[7]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[7]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[7]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[7]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[7]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[7]~I .operation_mode = "output";
defparam \VGA_GREEN_O[7]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[7]~I .output_power_up = "low";
defparam \VGA_GREEN_O[7]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[8]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[8]));
// synopsys translate_off
defparam \VGA_GREEN_O[8]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[8]~I .input_power_up = "low";
defparam \VGA_GREEN_O[8]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[8]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[8]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[8]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[8]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[8]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[8]~I .operation_mode = "output";
defparam \VGA_GREEN_O[8]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[8]~I .output_power_up = "low";
defparam \VGA_GREEN_O[8]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[9]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[9]));
// synopsys translate_off
defparam \VGA_GREEN_O[9]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[9]~I .input_power_up = "low";
defparam \VGA_GREEN_O[9]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[9]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[9]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[9]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[9]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[9]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[9]~I .operation_mode = "output";
defparam \VGA_GREEN_O[9]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[9]~I .output_power_up = "low";
defparam \VGA_GREEN_O[9]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[0]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[0]));
// synopsys translate_off
defparam \VGA_BLUE_O[0]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[0]~I .input_power_up = "low";
defparam \VGA_BLUE_O[0]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[0]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[0]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[0]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[0]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[0]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[0]~I .operation_mode = "output";
defparam \VGA_BLUE_O[0]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[0]~I .output_power_up = "low";
defparam \VGA_BLUE_O[0]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[1]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[1]));
// synopsys translate_off
defparam \VGA_BLUE_O[1]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[1]~I .input_power_up = "low";
defparam \VGA_BLUE_O[1]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[1]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[1]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[1]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[1]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[1]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[1]~I .operation_mode = "output";
defparam \VGA_BLUE_O[1]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[1]~I .output_power_up = "low";
defparam \VGA_BLUE_O[1]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[2]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[2]));
// synopsys translate_off
defparam \VGA_BLUE_O[2]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[2]~I .input_power_up = "low";
defparam \VGA_BLUE_O[2]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[2]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[2]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[2]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[2]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[2]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[2]~I .operation_mode = "output";
defparam \VGA_BLUE_O[2]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[2]~I .output_power_up = "low";
defparam \VGA_BLUE_O[2]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[3]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[3]));
// synopsys translate_off
defparam \VGA_BLUE_O[3]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[3]~I .input_power_up = "low";
defparam \VGA_BLUE_O[3]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[3]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[3]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[3]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[3]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[3]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[3]~I .operation_mode = "output";
defparam \VGA_BLUE_O[3]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[3]~I .output_power_up = "low";
defparam \VGA_BLUE_O[3]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[4]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[4]));
// synopsys translate_off
defparam \VGA_BLUE_O[4]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[4]~I .input_power_up = "low";
defparam \VGA_BLUE_O[4]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[4]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[4]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[4]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[4]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[4]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[4]~I .operation_mode = "output";
defparam \VGA_BLUE_O[4]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[4]~I .output_power_up = "low";
defparam \VGA_BLUE_O[4]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[5]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[5]));
// synopsys translate_off
defparam \VGA_BLUE_O[5]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[5]~I .input_power_up = "low";
defparam \VGA_BLUE_O[5]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[5]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[5]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[5]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[5]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[5]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[5]~I .operation_mode = "output";
defparam \VGA_BLUE_O[5]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[5]~I .output_power_up = "low";
defparam \VGA_BLUE_O[5]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[6]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[6]));
// synopsys translate_off
defparam \VGA_BLUE_O[6]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[6]~I .input_power_up = "low";
defparam \VGA_BLUE_O[6]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[6]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[6]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[6]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[6]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[6]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[6]~I .operation_mode = "output";
defparam \VGA_BLUE_O[6]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[6]~I .output_power_up = "low";
defparam \VGA_BLUE_O[6]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[7]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[7]));
// synopsys translate_off
defparam \VGA_BLUE_O[7]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[7]~I .input_power_up = "low";
defparam \VGA_BLUE_O[7]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[7]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[7]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[7]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[7]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[7]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[7]~I .operation_mode = "output";
defparam \VGA_BLUE_O[7]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[7]~I .output_power_up = "low";
defparam \VGA_BLUE_O[7]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[8]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[8]));
// synopsys translate_off
defparam \VGA_BLUE_O[8]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[8]~I .input_power_up = "low";
defparam \VGA_BLUE_O[8]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[8]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[8]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[8]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[8]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[8]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[8]~I .operation_mode = "output";
defparam \VGA_BLUE_O[8]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[8]~I .output_power_up = "low";
defparam \VGA_BLUE_O[8]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[9]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[9]));
// synopsys translate_off
defparam \VGA_BLUE_O[9]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[9]~I .input_power_up = "low";
defparam \VGA_BLUE_O[9]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[9]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[9]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[9]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[9]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[9]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[9]~I .operation_mode = "output";
defparam \VGA_BLUE_O[9]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[9]~I .output_power_up = "low";
defparam \VGA_BLUE_O[9]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[0]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[0]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[0]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[0]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[0]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[0]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[0]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[0]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[0]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[1]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[1]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[1]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[1]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[1]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[1]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[1]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[1]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[1]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[2]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[2]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[2]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[2]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[2]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[2]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[2]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[2]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[2]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[3]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[3]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[3]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[3]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[3]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[3]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[3]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[3]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[3]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[4]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[4]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[4]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[4]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[4]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[4]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[4]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[4]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[4]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[5]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[5]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[5]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[5]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[5]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[5]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[5]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[5]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[5]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[6]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[6]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[6]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[6]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[6]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[6]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[6]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[6]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[6]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[7]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[7]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[7]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[7]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[7]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[7]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[7]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[7]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[7]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[8]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[8]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[8]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[8]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[8]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[8]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[8]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[8]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[8]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[9]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[9]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[9]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[9]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[9]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[9]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[9]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[9]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[9]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[10]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[10]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[10]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[10]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[10]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[10]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[10]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[10]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[10]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[11]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[11]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[11]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[11]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[11]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[11]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[11]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[11]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[11]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[12]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[12]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[12]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[12]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[12]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[12]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[12]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[12]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[12]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[13]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[13]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[13]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[13]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[13]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[13]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[13]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[13]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[13]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[14]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[14]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[14]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[14]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[14]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[14]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[14]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[14]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[14]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[15]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[15]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[15]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[15]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[15]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[15]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[15]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[15]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[15]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[16]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[16]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[16]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[16]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[16]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[16]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[16]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[16]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[16]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[17]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[17]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[17]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[17]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[17]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[17]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[17]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[17]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[17]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_UB_N_O~I (
	.datain(\SRAM_unit|SRAM_LB_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_UB_N_O));
// synopsys translate_off
defparam \SRAM_UB_N_O~I .input_async_reset = "none";
defparam \SRAM_UB_N_O~I .input_power_up = "low";
defparam \SRAM_UB_N_O~I .input_register_mode = "none";
defparam \SRAM_UB_N_O~I .input_sync_reset = "none";
defparam \SRAM_UB_N_O~I .oe_async_reset = "none";
defparam \SRAM_UB_N_O~I .oe_power_up = "low";
defparam \SRAM_UB_N_O~I .oe_register_mode = "none";
defparam \SRAM_UB_N_O~I .oe_sync_reset = "none";
defparam \SRAM_UB_N_O~I .operation_mode = "output";
defparam \SRAM_UB_N_O~I .output_async_reset = "none";
defparam \SRAM_UB_N_O~I .output_power_up = "low";
defparam \SRAM_UB_N_O~I .output_register_mode = "none";
defparam \SRAM_UB_N_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_LB_N_O~I (
	.datain(\SRAM_unit|SRAM_LB_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_LB_N_O));
// synopsys translate_off
defparam \SRAM_LB_N_O~I .input_async_reset = "none";
defparam \SRAM_LB_N_O~I .input_power_up = "low";
defparam \SRAM_LB_N_O~I .input_register_mode = "none";
defparam \SRAM_LB_N_O~I .input_sync_reset = "none";
defparam \SRAM_LB_N_O~I .oe_async_reset = "none";
defparam \SRAM_LB_N_O~I .oe_power_up = "low";
defparam \SRAM_LB_N_O~I .oe_register_mode = "none";
defparam \SRAM_LB_N_O~I .oe_sync_reset = "none";
defparam \SRAM_LB_N_O~I .operation_mode = "output";
defparam \SRAM_LB_N_O~I .output_async_reset = "none";
defparam \SRAM_LB_N_O~I .output_power_up = "low";
defparam \SRAM_LB_N_O~I .output_register_mode = "none";
defparam \SRAM_LB_N_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_WE_N_O~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_WE_N_O));
// synopsys translate_off
defparam \SRAM_WE_N_O~I .input_async_reset = "none";
defparam \SRAM_WE_N_O~I .input_power_up = "low";
defparam \SRAM_WE_N_O~I .input_register_mode = "none";
defparam \SRAM_WE_N_O~I .input_sync_reset = "none";
defparam \SRAM_WE_N_O~I .oe_async_reset = "none";
defparam \SRAM_WE_N_O~I .oe_power_up = "low";
defparam \SRAM_WE_N_O~I .oe_register_mode = "none";
defparam \SRAM_WE_N_O~I .oe_sync_reset = "none";
defparam \SRAM_WE_N_O~I .operation_mode = "output";
defparam \SRAM_WE_N_O~I .output_async_reset = "none";
defparam \SRAM_WE_N_O~I .output_power_up = "low";
defparam \SRAM_WE_N_O~I .output_register_mode = "none";
defparam \SRAM_WE_N_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_CE_N_O~I (
	.datain(!\SRAM_unit|SRAM_CE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_CE_N_O));
// synopsys translate_off
defparam \SRAM_CE_N_O~I .input_async_reset = "none";
defparam \SRAM_CE_N_O~I .input_power_up = "low";
defparam \SRAM_CE_N_O~I .input_register_mode = "none";
defparam \SRAM_CE_N_O~I .input_sync_reset = "none";
defparam \SRAM_CE_N_O~I .oe_async_reset = "none";
defparam \SRAM_CE_N_O~I .oe_power_up = "low";
defparam \SRAM_CE_N_O~I .oe_register_mode = "none";
defparam \SRAM_CE_N_O~I .oe_sync_reset = "none";
defparam \SRAM_CE_N_O~I .operation_mode = "output";
defparam \SRAM_CE_N_O~I .output_async_reset = "none";
defparam \SRAM_CE_N_O~I .output_power_up = "low";
defparam \SRAM_CE_N_O~I .output_register_mode = "none";
defparam \SRAM_CE_N_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_OE_N_O~I (
	.datain(!\SRAM_unit|SRAM_CE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_OE_N_O));
// synopsys translate_off
defparam \SRAM_OE_N_O~I .input_async_reset = "none";
defparam \SRAM_OE_N_O~I .input_power_up = "low";
defparam \SRAM_OE_N_O~I .input_register_mode = "none";
defparam \SRAM_OE_N_O~I .input_sync_reset = "none";
defparam \SRAM_OE_N_O~I .oe_async_reset = "none";
defparam \SRAM_OE_N_O~I .oe_power_up = "low";
defparam \SRAM_OE_N_O~I .oe_register_mode = "none";
defparam \SRAM_OE_N_O~I .oe_sync_reset = "none";
defparam \SRAM_OE_N_O~I .operation_mode = "output";
defparam \SRAM_OE_N_O~I .output_async_reset = "none";
defparam \SRAM_OE_N_O~I .output_power_up = "low";
defparam \SRAM_OE_N_O~I .output_register_mode = "none";
defparam \SRAM_OE_N_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \UART_TX_O~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_TX_O));
// synopsys translate_off
defparam \UART_TX_O~I .input_async_reset = "none";
defparam \UART_TX_O~I .input_power_up = "low";
defparam \UART_TX_O~I .input_register_mode = "none";
defparam \UART_TX_O~I .input_sync_reset = "none";
defparam \UART_TX_O~I .oe_async_reset = "none";
defparam \UART_TX_O~I .oe_power_up = "low";
defparam \UART_TX_O~I .oe_register_mode = "none";
defparam \UART_TX_O~I .oe_sync_reset = "none";
defparam \UART_TX_O~I .operation_mode = "output";
defparam \UART_TX_O~I .output_async_reset = "none";
defparam \UART_TX_O~I .output_power_up = "low";
defparam \UART_TX_O~I .output_register_mode = "none";
defparam \UART_TX_O~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
