<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIMachineScheduler.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">SIMachineScheduler.h</div></div>
</div><!--header-->
<div class="contents">
<a href="SIMachineScheduler_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- SIMachineScheduler.h - SI Scheduler Interface -----------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// SI Machine Scheduler interface</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_SIMACHINESCHEDULER_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_SIMACHINESCHEDULER_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="MachineScheduler_8h.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterPressure_8h.html">llvm/CodeGen/RegisterPressure.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &lt;map&gt;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &lt;memory&gt;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &lt;set&gt;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06">   31</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06">SIScheduleCandReason</a> {</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">   32</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>,</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06aefdc051657574f00e43b0fa1f87e7336">   33</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06aefdc051657574f00e43b0fa1f87e7336">RegUsage</a>,</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">   34</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>,</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06add2496ae8d635f9f169602771c88d376">   35</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06add2496ae8d635f9f169602771c88d376">Successor</a>,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">   36</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>,</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>  <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">NodeOrder</a></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">   38</a></span>};</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structllvm_1_1SISchedulerCandidate.html">   40</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1SISchedulerCandidate.html">SISchedulerCandidate</a> {</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>  <span class="comment">// The reason for this candidate.</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structllvm_1_1SISchedulerCandidate.html#aad4e6825e23d2c00e13507242d24bc63">   42</a></span>  <a class="code hl_enumeration" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06">SIScheduleCandReason</a> <a class="code hl_variable" href="structllvm_1_1SISchedulerCandidate.html#aad4e6825e23d2c00e13507242d24bc63">Reason</a> = <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>  <span class="comment">// Set of reasons that apply to multiple candidates.</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structllvm_1_1SISchedulerCandidate.html#abcc1d3a9b49631a5056825db950e5655">   45</a></span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="structllvm_1_1SISchedulerCandidate.html#abcc1d3a9b49631a5056825db950e5655">RepeatReasonSet</a> = 0;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structllvm_1_1SISchedulerCandidate.html#a17d3df802fa62a00e7bf2b985eed9eff">   47</a></span>  <a class="code hl_function" href="structllvm_1_1SISchedulerCandidate.html#a17d3df802fa62a00e7bf2b985eed9eff">SISchedulerCandidate</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structllvm_1_1SISchedulerCandidate.html#aba4b03a5ed35271d57c5ba1cc6a33985">   49</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1SISchedulerCandidate.html#aba4b03a5ed35271d57c5ba1cc6a33985">isRepeat</a>(<a class="code hl_enumeration" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06">SIScheduleCandReason</a> R) { <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1SISchedulerCandidate.html#abcc1d3a9b49631a5056825db950e5655">RepeatReasonSet</a> &amp; (1 &lt;&lt; R); }</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structllvm_1_1SISchedulerCandidate.html#ad6034fabf889a5e1ac165bb89b95085e">   50</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1SISchedulerCandidate.html#ad6034fabf889a5e1ac165bb89b95085e">setRepeat</a>(<a class="code hl_enumeration" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06">SIScheduleCandReason</a> R) { <a class="code hl_variable" href="structllvm_1_1SISchedulerCandidate.html#abcc1d3a9b49631a5056825db950e5655">RepeatReasonSet</a> |= (1 &lt;&lt; R); }</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>};</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="keyword">class </span>SIScheduleDAGMI;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="keyword">class </span>SIScheduleBlockCreator;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884">   56</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884">SIScheduleBlockLinkKind</a> {</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884adb821963cdde3666eb90c03fbf068973">   57</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884adb821963cdde3666eb90c03fbf068973">NoData</a>,</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">   59</a></span>};</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html">   61</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> {</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  <a class="code hl_class" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> *DAG;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <a class="code hl_class" href="classllvm_1_1SIScheduleBlockCreator.html">SIScheduleBlockCreator</a> *BC;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  std::vector&lt;SUnit*&gt; SUnits;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  std::map&lt;unsigned, unsigned&gt; NodeNum2Index;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  std::vector&lt;SUnit*&gt; TopReadySUs;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  std::vector&lt;SUnit*&gt; ScheduledSUnits;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"></span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">  /// The top of the unscheduled zone.</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"></span>  <a class="code hl_struct" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> TopPressure;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  <a class="code hl_class" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> TopRPTracker;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <span class="comment">// Pressure: number of said class of registers needed to</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <span class="comment">// store the live virtual and real registers.</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  <span class="comment">// We do care only of SGPR32 and VGPR32 and do track only virtual registers.</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  <span class="comment">// Pressure of additional registers required inside the block.</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  std::vector&lt;unsigned&gt; InternalAdditionnalPressure;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  <span class="comment">// Pressure of input and output registers</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  std::vector&lt;unsigned&gt; LiveInPressure;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  std::vector&lt;unsigned&gt; LiveOutPressure;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  <span class="comment">// Registers required by the block, and outputs.</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  <span class="comment">// We do track only virtual registers.</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  <span class="comment">// Note that some registers are not 32 bits,</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  <span class="comment">// and thus the pressure is not equal</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <span class="comment">// to the number of live registers.</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  std::set&lt;unsigned&gt; LiveInRegs;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  std::set&lt;unsigned&gt; LiveOutRegs;</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  <span class="keywordtype">bool</span> Scheduled = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <span class="keywordtype">bool</span> HighLatencyBlock = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  std::vector&lt;unsigned&gt; HasLowLatencyNonWaitedParent;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <span class="comment">// Unique ID, the index of the Block in the SIScheduleDAGMI Blocks table.</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <span class="keywordtype">unsigned</span> ID;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  std::vector&lt;SIScheduleBlock*&gt; Preds;  <span class="comment">// All blocks predecessors.</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <span class="comment">// All blocks successors, and the kind of link</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  std::vector&lt;std::pair&lt;SIScheduleBlock*, SIScheduleBlockLinkKind&gt;&gt; Succs;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="keywordtype">unsigned</span> NumHighLatencySuccessors = 0;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a23864467110ed3fe73ef39f9c4d738c5">  104</a></span>  <a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#a23864467110ed3fe73ef39f9c4d738c5">SIScheduleBlock</a>(<a class="code hl_class" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> *DAG, <a class="code hl_class" href="classllvm_1_1SIScheduleBlockCreator.html">SIScheduleBlockCreator</a> *BC,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>                  <span class="keywordtype">unsigned</span> ID):</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    DAG(DAG), BC(BC), TopRPTracker(TopPressure), ID(ID) {}</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a5aef00a16eb39dab8c3bed67181440b1">  108</a></span>  <a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#a5aef00a16eb39dab8c3bed67181440b1">~SIScheduleBlock</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#ab05d7a100f8e67b13b938e88909f5979">  110</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#ab05d7a100f8e67b13b938e88909f5979">getID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ID; }</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"></span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">  /// Functions for Block construction.</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#adc6369cdcf8df8db8d72b47972b2b481">addUnit</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <span class="comment">// When all SUs have been added.</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#afbf733ebc24b55f69910a8099e213a97">finalizeUnits</a>();</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  <span class="comment">// Add block pred, which has instruction predecessor of SU.</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#a8915ed9b0e3f403897963568b030da4b">addPred</a>(<a class="code hl_class" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Pred);</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#a955b75300cd30db7c994aab819edb53c">addSucc</a>(<a class="code hl_class" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Succ, <a class="code hl_enumeration" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884">SIScheduleBlockLinkKind</a> Kind);</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a7546d5608aa7e1cfee575e9bdb7c4338">  122</a></span>  <span class="keyword">const</span> std::vector&lt;SIScheduleBlock*&gt;&amp; <a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#a7546d5608aa7e1cfee575e9bdb7c4338">getPreds</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Preds; }</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;SIScheduleBlock*, SIScheduleBlockLinkKind&gt;</a>&gt;</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a2f948ea308c5b8cef2537ad15e0daff4">  124</a></span>    <a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#a2f948ea308c5b8cef2537ad15e0daff4">getSuccs</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Succs; }</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#af3397dd1b4f904be65f1cd4a26ea2bef">  126</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="classllvm_1_1SIScheduleBlock.html#af3397dd1b4f904be65f1cd4a26ea2bef">Height</a>;  <span class="comment">// Maximum topdown path length to block without outputs</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a9e814a2d5e3dada8df25a0920eb5c70e">  127</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="classllvm_1_1SIScheduleBlock.html#a9e814a2d5e3dada8df25a0920eb5c70e">Depth</a>;   <span class="comment">// Maximum bottomup path length to block without inputs</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a1c0fd1cf7ee18f7ba99309fa49bebcef">  129</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#a1c0fd1cf7ee18f7ba99309fa49bebcef">getNumHighLatencySuccessors</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>    <span class="keywordflow">return</span> NumHighLatencySuccessors;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  }</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#af40b16d1e0a5c9cfae3c0d8156ccae52">  133</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#af40b16d1e0a5c9cfae3c0d8156ccae52">isHighLatencyBlock</a>() { <span class="keywordflow">return</span> HighLatencyBlock; }</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  <span class="comment">// This is approximative.</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  <span class="comment">// Ideally should take into accounts some instructions (rcp, etc)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  <span class="comment">// are 4 times slower.</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a4552a4b33917eab85744cb939e48abff">  138</a></span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#a4552a4b33917eab85744cb939e48abff">getCost</a>() { <span class="keywordflow">return</span> SUnits.size(); }</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  <span class="comment">// The block Predecessors and Successors must be all registered</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  <span class="comment">// before fastSchedule().</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  <span class="comment">// Fast schedule with no particular requirement.</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#a1b77136e20e39ef7c52d6a14ddcf5f6d">fastSchedule</a>();</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a9282b6e5344afd857a3d43e841596075">  145</a></span>  std::vector&lt;SUnit*&gt; <a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#a9282b6e5344afd857a3d43e841596075">getScheduledUnits</a>() { <span class="keywordflow">return</span> ScheduledSUnits; }</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <span class="comment">// Complete schedule that will try to minimize reg pressure and</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  <span class="comment">// low latencies, and will fill liveins and liveouts.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  <span class="comment">// Needs all MIs to be grouped between BeginBlock and EndBlock.</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>  <span class="comment">// The MIs can be moved after the scheduling,</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>  <span class="comment">// it is just used to allow correct track of live registers.</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#ad90a3deb55c0f82327a4ef72bd874948">schedule</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> BeginBlock,</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>                <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> EndBlock);</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#ad04888dc1180106291a728793f646a3c">  155</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#ad04888dc1180106291a728793f646a3c">isScheduled</a>() { <span class="keywordflow">return</span> Scheduled; }</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <span class="comment">// Needs the block to be scheduled inside</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  <span class="comment">// TODO: find a way to compute it.</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#ab34d6973b5e4cc6ad9d8c9b42e0fdb19">  159</a></span>  std::vector&lt;unsigned&gt; &amp;<a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#ab34d6973b5e4cc6ad9d8c9b42e0fdb19">getInternalAdditionnalRegUsage</a>() {</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    <span class="keywordflow">return</span> InternalAdditionnalPressure;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  }</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a3f168ccc39872d202c186727cce705f0">  163</a></span>  std::set&lt;unsigned&gt; &amp;<a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#a3f168ccc39872d202c186727cce705f0">getInRegs</a>() { <span class="keywordflow">return</span> LiveInRegs; }</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a38c1dfaa43dbfc5c484e8c4abfe4f52c">  164</a></span>  std::set&lt;unsigned&gt; &amp;<a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#a38c1dfaa43dbfc5c484e8c4abfe4f52c">getOutRegs</a>() { <span class="keywordflow">return</span> LiveOutRegs; }</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIScheduleBlock.html#a8cb11354c2e1d4086f2f8d0e11fec9f7">printDebug</a>(<span class="keywordtype">bool</span> Full);</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <span class="keyword">struct </span>SISchedCandidate : <a class="code hl_struct" href="structllvm_1_1SISchedulerCandidate.html">SISchedulerCandidate</a> {</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    <span class="comment">// The best SUnit candidate.</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <span class="keywordtype">unsigned</span> SGPRUsage;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    <span class="keywordtype">unsigned</span> VGPRUsage;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>    <span class="keywordtype">bool</span> IsLowLatency;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <span class="keywordtype">unsigned</span> LowLatencyOffset;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    <span class="keywordtype">bool</span> HasLowLatencyNonWaitedParent;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>    SISchedCandidate() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <span class="keywordtype">bool</span> isValid()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> SU; }</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    <span class="comment">// Copy the status of another candidate without changing policy.</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    <span class="keywordtype">void</span> setBest(SISchedCandidate &amp;Best) {</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Best.Reason != <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;uninitialized Sched candidate&quot;</span>);</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>      SU = Best.SU;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>      <a class="code hl_variable" href="structllvm_1_1SISchedulerCandidate.html#aad4e6825e23d2c00e13507242d24bc63">Reason</a> = Best.Reason;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>      SGPRUsage = Best.SGPRUsage;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>      VGPRUsage = Best.VGPRUsage;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>      IsLowLatency = Best.IsLowLatency;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>      LowLatencyOffset = Best.LowLatencyOffset;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>      HasLowLatencyNonWaitedParent = Best.HasLowLatencyNonWaitedParent;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    }</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  };</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <span class="keywordtype">void</span> undoSchedule();</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <span class="keywordtype">void</span> undoReleaseSucc(SUnit *SU, SDep *SuccEdge);</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <span class="keywordtype">void</span> releaseSucc(SUnit *SU, SDep *SuccEdge);</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <span class="comment">// InOrOutBlock: restrict to links pointing inside the block (true),</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="comment">// or restrict to links pointing outside the block (false).</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <span class="keywordtype">void</span> releaseSuccessors(SUnit *SU, <span class="keywordtype">bool</span> InOrOutBlock);</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <span class="keywordtype">void</span> nodeScheduled(SUnit *SU);</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <span class="keywordtype">void</span> tryCandidateTopDown(SISchedCandidate &amp;Cand, SISchedCandidate &amp;TryCand);</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  <span class="keywordtype">void</span> tryCandidateBottomUp(SISchedCandidate &amp;Cand, SISchedCandidate &amp;TryCand);</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  SUnit* pickNode();</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  <span class="keywordtype">void</span> traceCandidate(<span class="keyword">const</span> SISchedCandidate &amp;Cand);</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  <span class="keywordtype">void</span> initRegPressure(<a class="code hl_typedef" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> BeginBlock,</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>                       <a class="code hl_typedef" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> EndBlock);</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>};</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="structllvm_1_1SIScheduleBlocks.html">  213</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1SIScheduleBlocks.html">SIScheduleBlocks</a> {</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="structllvm_1_1SIScheduleBlocks.html#a6a79e93c55e348e776d39bf6194acc16">  214</a></span>  std::vector&lt;SIScheduleBlock*&gt; <a class="code hl_variable" href="structllvm_1_1SIScheduleBlocks.html#a6a79e93c55e348e776d39bf6194acc16">Blocks</a>;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="structllvm_1_1SIScheduleBlocks.html#a2a2fdd8b0adac5d7daacf7f6a515c4f0">  215</a></span>  std::vector&lt;int&gt; <a class="code hl_variable" href="structllvm_1_1SIScheduleBlocks.html#a2a2fdd8b0adac5d7daacf7f6a515c4f0">TopDownIndex2Block</a>;</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="structllvm_1_1SIScheduleBlocks.html#ab2c08a79b04d892064771771b1e85fe8">  216</a></span>  std::vector&lt;int&gt; <a class="code hl_variable" href="structllvm_1_1SIScheduleBlocks.html#ab2c08a79b04d892064771771b1e85fe8">TopDownBlock2Index</a>;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>};</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9">  219</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9">SISchedulerBlockCreatorVariant</a> {</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a477ab899a79ca5207be7eb9a80622b20">  220</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a477ab899a79ca5207be7eb9a80622b20">LatenciesAlone</a>,</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a663331d0e885ceddf1aabe2754ca48b4">  221</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a663331d0e885ceddf1aabe2754ca48b4">LatenciesGrouped</a>,</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <a class="code hl_enumvalue" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a0771d39c819fa1008d7c0d2f7960a6d8">LatenciesAlonePlusConsecutive</a></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a0771d39c819fa1008d7c0d2f7960a6d8">  223</a></span>};</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlockCreator.html">  225</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1SIScheduleBlockCreator.html">SIScheduleBlockCreator</a> {</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  <a class="code hl_class" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> *DAG;</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  <span class="comment">// unique_ptr handles freeing memory for us.</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  std::vector&lt;std::unique_ptr&lt;SIScheduleBlock&gt;&gt; BlockPtrs;</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  std::map&lt;<a class="code hl_enumeration" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9">SISchedulerBlockCreatorVariant</a>,</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>           <a class="code hl_struct" href="structllvm_1_1SIScheduleBlocks.html">SIScheduleBlocks</a>&gt; Blocks;</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  std::vector&lt;SIScheduleBlock*&gt; CurrentBlocks;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  std::vector&lt;int&gt; Node2CurrentBlock;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  <span class="comment">// Topological sort</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <span class="comment">// Maps topological index to the node number.</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  std::vector&lt;int&gt; TopDownIndex2Block;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  std::vector&lt;int&gt; TopDownBlock2Index;</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  std::vector&lt;int&gt; BottomUpIndex2Block;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  <span class="comment">// 0 -&gt; Color not given.</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  <span class="comment">// 1 to SUnits.size() -&gt; Reserved group (you should only add elements to them).</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <span class="comment">// Above -&gt; Other groups.</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <span class="keywordtype">int</span> NextReservedID;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  <span class="keywordtype">int</span> NextNonReservedID;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  std::vector&lt;int&gt; CurrentColoring;</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  std::vector&lt;int&gt; CurrentTopDownReservedDependencyColoring;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  std::vector&lt;int&gt; CurrentBottomUpReservedDependencyColoring;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <a class="code hl_class" href="classllvm_1_1SIScheduleBlockCreator.html">SIScheduleBlockCreator</a>(<a class="code hl_class" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> *DAG);</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlockCreator.html#a05bf59d862104c6ac807dd8a7f2c0a1e">  251</a></span>  <a class="code hl_function" href="classllvm_1_1SIScheduleBlockCreator.html#a05bf59d862104c6ac807dd8a7f2c0a1e">~SIScheduleBlockCreator</a>();</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <a class="code hl_struct" href="structllvm_1_1SIScheduleBlocks.html">SIScheduleBlocks</a></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <a class="code hl_function" href="classllvm_1_1SIScheduleBlockCreator.html#aaccfa769bd03ed022dbe0c68e5447f0c">getBlocks</a>(<a class="code hl_enumeration" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9">SISchedulerBlockCreatorVariant</a> BlockVariant);</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIScheduleBlockCreator.html#a25695e02f3a68587c54629bda36cb5cb">isSUInBlock</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> ID);</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <span class="comment">// Give a Reserved color to every high latency.</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <span class="keywordtype">void</span> colorHighLatenciesAlone();</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <span class="comment">// Create groups of high latencies with a Reserved color.</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  <span class="keywordtype">void</span> colorHighLatenciesGroups();</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  <span class="comment">// Compute coloring for topdown and bottom traversals with</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  <span class="comment">// different colors depending on dependencies on Reserved colors.</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  <span class="keywordtype">void</span> colorComputeReservedDependencies();</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  <span class="comment">// Give color to all non-colored SUs according to Reserved groups dependencies.</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <span class="keywordtype">void</span> colorAccordingToReservedDependencies();</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <span class="comment">// Divides Blocks having no bottom up or top down dependencies on Reserved groups.</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <span class="comment">// The new colors are computed according to the dependencies on the other blocks</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <span class="comment">// formed with colorAccordingToReservedDependencies.</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  <span class="keywordtype">void</span> colorEndsAccordingToDependencies();</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  <span class="comment">// Cut groups into groups with SUs in consecutive order (except for Reserved groups).</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  <span class="keywordtype">void</span> colorForceConsecutiveOrderInGroup();</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  <span class="comment">// Merge Constant loads that have all their users into another group to the group.</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  <span class="comment">// (TODO: else if all their users depend on the same group, put them there)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <span class="keywordtype">void</span> colorMergeConstantLoadsNextGroup();</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  <span class="comment">// Merge SUs that have all their users into another group to the group</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  <span class="keywordtype">void</span> colorMergeIfPossibleNextGroup();</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  <span class="comment">// Merge SUs that have all their users into another group to the group,</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  <span class="comment">// but only for Reserved groups.</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <span class="keywordtype">void</span> colorMergeIfPossibleNextGroupOnlyForReserved();</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  <span class="comment">// Merge SUs that have all their users into another group to the group,</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <span class="comment">// but only if the group is no more than a few SUs.</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <span class="keywordtype">void</span> colorMergeIfPossibleSmallGroupsToNextGroup();</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  <span class="comment">// Divides Blocks with important size.</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  <span class="comment">// Idea of implementation: attribute new colors depending on topdown and</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  <span class="comment">// bottom up links to other blocks.</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  <span class="keywordtype">void</span> cutHugeBlocks();</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  <span class="comment">// Put in one group all instructions with no users in this scheduling region</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  <span class="comment">// (we&#39;d want these groups be at the end).</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <span class="keywordtype">void</span> regroupNoUserInstructions();</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <span class="comment">// Give Reserved color to export instructions</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  <span class="keywordtype">void</span> colorExports();</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  <span class="keywordtype">void</span> createBlocksForVariant(<a class="code hl_enumeration" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9">SISchedulerBlockCreatorVariant</a> BlockVariant);</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  <span class="keywordtype">void</span> topologicalSort();</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  <span class="keywordtype">void</span> scheduleInsideBlocks();</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  <span class="keywordtype">void</span> fillStats();</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>};</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9">  316</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9">SISchedulerBlockSchedulerVariant</a> {</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9a4c3e89a4ea7af492ea5504b88a3ea671">  317</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9a4c3e89a4ea7af492ea5504b88a3ea671">BlockLatencyRegUsage</a>,</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9a647183744de9df06f83d3d4c23b0db07">  318</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9a647183744de9df06f83d3d4c23b0db07">BlockRegUsageLatency</a>,</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  <a class="code hl_enumvalue" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9aba717031a1b21be60de55bdfcaa459a9">BlockRegUsage</a></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9aba717031a1b21be60de55bdfcaa459a9">  320</a></span>};</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlockScheduler.html">  322</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1SIScheduleBlockScheduler.html">SIScheduleBlockScheduler</a> {</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  <a class="code hl_class" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> *DAG;</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  <a class="code hl_enumeration" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9">SISchedulerBlockSchedulerVariant</a> Variant;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  std::vector&lt;SIScheduleBlock*&gt; Blocks;</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  std::vector&lt;std::map&lt;unsigned, unsigned&gt;&gt; LiveOutRegsNumUsages;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  std::set&lt;unsigned&gt; LiveRegs;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  <span class="comment">// Num of schedulable unscheduled blocks reading the register.</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  std::map&lt;unsigned, unsigned&gt; LiveRegsConsumers;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span> </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  std::vector&lt;unsigned&gt; LastPosHighLatencyParentScheduled;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  <span class="keywordtype">int</span> LastPosWaitedHighLatency;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  std::vector&lt;SIScheduleBlock*&gt; BlocksScheduled;</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  <span class="keywordtype">unsigned</span> NumBlockScheduled;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  std::vector&lt;SIScheduleBlock*&gt; ReadyBlocks;</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span> </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  <span class="keywordtype">unsigned</span> VregCurrentUsage;</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  <span class="keywordtype">unsigned</span> SregCurrentUsage;</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span> </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>  <span class="comment">// Currently is only approximation.</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  <span class="keywordtype">unsigned</span> maxVregUsage;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  <span class="keywordtype">unsigned</span> maxSregUsage;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  std::vector&lt;unsigned&gt; BlockNumPredsLeft;</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>  std::vector&lt;unsigned&gt; BlockNumSuccsLeft;</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <a class="code hl_class" href="classllvm_1_1SIScheduleBlockScheduler.html">SIScheduleBlockScheduler</a>(<a class="code hl_class" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> *DAG,</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>                           <a class="code hl_enumeration" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9">SISchedulerBlockSchedulerVariant</a> Variant,</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>                           <a class="code hl_struct" href="structllvm_1_1SIScheduleBlocks.html">SIScheduleBlocks</a> BlocksStruct);</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlockScheduler.html#a899bac8046edfc06cea36d67cc518238">  353</a></span>  <a class="code hl_function" href="classllvm_1_1SIScheduleBlockScheduler.html#a899bac8046edfc06cea36d67cc518238">~SIScheduleBlockScheduler</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlockScheduler.html#ac46e15d49a0eb415664ede04b143cd90">  355</a></span>  std::vector&lt;SIScheduleBlock*&gt; <a class="code hl_function" href="classllvm_1_1SIScheduleBlockScheduler.html#ac46e15d49a0eb415664ede04b143cd90">getBlocks</a>() { <span class="keywordflow">return</span> BlocksScheduled; }</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlockScheduler.html#a729da31bd33107b0befbf11f9f24a8b2">  357</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIScheduleBlockScheduler.html#a729da31bd33107b0befbf11f9f24a8b2">getVGPRUsage</a>() { <span class="keywordflow">return</span> maxVregUsage; }</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlockScheduler.html#aa82328b887e4250add462e259fa32ce4">  358</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIScheduleBlockScheduler.html#aa82328b887e4250add462e259fa32ce4">getSGPRUsage</a>() { <span class="keywordflow">return</span> maxSregUsage; }</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  <span class="keyword">struct </span>SIBlockSchedCandidate : <a class="code hl_struct" href="structllvm_1_1SISchedulerCandidate.html">SISchedulerCandidate</a> {</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>    <span class="comment">// The best Block candidate.</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>    <a class="code hl_class" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>    <span class="keywordtype">bool</span> IsHighLatency;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>    <span class="keywordtype">int</span> VGPRUsageDiff;</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>    <span class="keywordtype">unsigned</span> NumSuccessors;</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>    <span class="keywordtype">unsigned</span> NumHighLatencySuccessors;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>    <span class="keywordtype">unsigned</span> LastPosHighLatParentScheduled;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>    <span class="keywordtype">unsigned</span> Height;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>    SIBlockSchedCandidate() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>    <span class="keywordtype">bool</span> isValid()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Block; }</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>    <span class="comment">// Copy the status of another candidate without changing policy.</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>    <span class="keywordtype">void</span> setBest(SIBlockSchedCandidate &amp;Best) {</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Best.Reason != <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;uninitialized Sched candidate&quot;</span>);</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>      Block = Best.Block;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>      <a class="code hl_variable" href="structllvm_1_1SISchedulerCandidate.html#aad4e6825e23d2c00e13507242d24bc63">Reason</a> = Best.Reason;</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>      IsHighLatency = Best.IsHighLatency;</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>      VGPRUsageDiff = Best.VGPRUsageDiff;</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>      NumSuccessors = Best.NumSuccessors;</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>      NumHighLatencySuccessors = Best.NumHighLatencySuccessors;</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>      LastPosHighLatParentScheduled = Best.LastPosHighLatParentScheduled;</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>      Height = Best.Height;</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>    }</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  };</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  <span class="keywordtype">bool</span> tryCandidateLatency(SIBlockSchedCandidate &amp;Cand,</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>                           SIBlockSchedCandidate &amp;TryCand);</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <span class="keywordtype">bool</span> tryCandidateRegUsage(SIBlockSchedCandidate &amp;Cand,</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>                            SIBlockSchedCandidate &amp;TryCand);</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  SIScheduleBlock *pickBlock();</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  <span class="keywordtype">void</span> addLiveRegs(std::set&lt;unsigned&gt; &amp;Regs);</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  <span class="keywordtype">void</span> decreaseLiveRegs(SIScheduleBlock *Block, std::set&lt;unsigned&gt; &amp;Regs);</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  <span class="keywordtype">void</span> releaseBlockSuccs(SIScheduleBlock *Parent);</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <span class="keywordtype">void</span> blockScheduled(SIScheduleBlock *Block);</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>  <span class="comment">// Check register pressure change</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <span class="comment">// by scheduling a block with these LiveIn and LiveOut.</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>  std::vector&lt;int&gt; checkRegUsageImpact(std::set&lt;unsigned&gt; &amp;InRegs,</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>                                       std::set&lt;unsigned&gt; &amp;OutRegs);</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <span class="keywordtype">void</span> schedule();</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>};</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="structllvm_1_1SIScheduleBlockResult.html">  409</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1SIScheduleBlockResult.html">SIScheduleBlockResult</a> {</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="structllvm_1_1SIScheduleBlockResult.html#afa48c69324d21c0d80e406f4731ed2ec">  410</a></span>  std::vector&lt;unsigned&gt; <a class="code hl_variable" href="structllvm_1_1SIScheduleBlockResult.html#afa48c69324d21c0d80e406f4731ed2ec">SUs</a>;</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="structllvm_1_1SIScheduleBlockResult.html#a8cfeb7a8501b147cf6ec6617706bf227">  411</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1SIScheduleBlockResult.html#a8cfeb7a8501b147cf6ec6617706bf227">MaxSGPRUsage</a>;</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="structllvm_1_1SIScheduleBlockResult.html#a7e76c8d566e3f09c1b3ffe2add8562e1">  412</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1SIScheduleBlockResult.html#a7e76c8d566e3f09c1b3ffe2add8562e1">MaxVGPRUsage</a>;</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>};</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span> </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduler.html">  415</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1SIScheduler.html">SIScheduler</a> {</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  <a class="code hl_class" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> *DAG;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  <a class="code hl_class" href="classllvm_1_1SIScheduleBlockCreator.html">SIScheduleBlockCreator</a> BlockCreator;</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduler.html#afcda4261a7ef310abb8ae1e4d1bcebe2">  420</a></span>  <a class="code hl_function" href="classllvm_1_1SIScheduler.html#afcda4261a7ef310abb8ae1e4d1bcebe2">SIScheduler</a>(<a class="code hl_class" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> *DAG) : DAG(DAG), BlockCreator(DAG) {}</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduler.html#ac183efcb4bced401aa24a2341f1607f4">  422</a></span>  <a class="code hl_function" href="classllvm_1_1SIScheduler.html#ac183efcb4bced401aa24a2341f1607f4">~SIScheduler</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1SIScheduleBlockResult.html">SIScheduleBlockResult</a></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  <a class="code hl_function" href="classllvm_1_1SIScheduler.html#a91522b1e12e9b5d9e9a05928732f15f9">scheduleVariant</a>(<a class="code hl_enumeration" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9">SISchedulerBlockCreatorVariant</a> BlockVariant,</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>                  <a class="code hl_enumeration" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9">SISchedulerBlockSchedulerVariant</a> ScheduleVariant);</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>};</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span> </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html">  429</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> final : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> {</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *SITII;</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *SITRI;</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span> </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  std::vector&lt;SUnit&gt; SUnitsLinksBackup;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span> </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  <span class="comment">// For moveLowLatencies. After all Scheduling variants are tested.</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  std::vector&lt;unsigned&gt; ScheduledSUnits;</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>  std::vector&lt;unsigned&gt; ScheduledSUnitsInv;</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  <span class="keywordtype">unsigned</span> VGPRSetID;</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  <span class="keywordtype">unsigned</span> SGPRSetID;</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  <a class="code hl_class" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a>(<a class="code hl_struct" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>);</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#abe716faf3c81cff4cf4e29422d1f0985">  445</a></span>  <a class="code hl_function" href="classllvm_1_1SIScheduleDAGMI.html#abe716faf3c81cff4cf4e29422d1f0985">~SIScheduleDAGMI</a>() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  <span class="comment">// Entry point for the schedule.</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIScheduleDAGMI.html#a543aa30430f7e566cc4baa20b271f377">schedule</a>() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  <span class="comment">// To init Block&#39;s RPTracker.</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#ab6c5bda21b39ff9494fc2661de4aa974">  451</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIScheduleDAGMI.html#ab6c5bda21b39ff9494fc2661de4aa974">initRPTracker</a>(<a class="code hl_class" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;<a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">RPTracker</a>) {</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>    <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">RPTracker</a>.<a class="code hl_function" href="classllvm_1_1RegPressureTracker.html#a5d044b599a2e3a1007e31a120105c9d7">init</a>(&amp;<a class="code hl_variable" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>, <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">RegClassInfo</a>, <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a>, <a class="code hl_variable" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>, <a class="code hl_variable" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a>, <span class="keyword">false</span>, <span class="keyword">false</span>);</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>  }</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span> </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#ab4ab68f9751f02633860848cb2e9b63d">  455</a></span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1SIScheduleDAGMI.html#ab4ab68f9751f02633860848cb2e9b63d">getBB</a>() { <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>; }</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a9ed7f9965b5fafd5e6f0dae05deb7c23">  456</a></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_function" href="classllvm_1_1SIScheduleDAGMI.html#a9ed7f9965b5fafd5e6f0dae05deb7c23">getCurrentTop</a>() { <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">CurrentTop</a>; }</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a7819978aa6afac57ceb568dc197ac8c3">  457</a></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_function" href="classllvm_1_1SIScheduleDAGMI.html#a7819978aa6afac57ceb568dc197ac8c3">getCurrentBottom</a>() { <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">CurrentBottom</a>; }</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a5cdf7bc92c67442fd90bd2dfaeae0383">  458</a></span>  <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="code hl_function" href="classllvm_1_1SIScheduleDAGMI.html#a5cdf7bc92c67442fd90bd2dfaeae0383">getLIS</a>() { <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a>; }</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a6c00bda859fc30b13be64312fd6cffc6">  459</a></span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_function" href="classllvm_1_1SIScheduleDAGMI.html#a6c00bda859fc30b13be64312fd6cffc6">getMRI</a>() { <span class="keywordflow">return</span> &amp;<a class="code hl_variable" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>; }</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#ae6da1408d8eb00d050466f094399b4b7">  460</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_function" href="classllvm_1_1SIScheduleDAGMI.html#ae6da1408d8eb00d050466f094399b4b7">getTRI</a>() { <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>; }</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a62cf6ab44f7fd7435eca1db81c914664">  461</a></span>  <a class="code hl_class" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a> *<a class="code hl_function" href="classllvm_1_1SIScheduleDAGMI.html#a62cf6ab44f7fd7435eca1db81c914664">GetTopo</a>() { <span class="keywordflow">return</span> &amp;<a class="code hl_variable" href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">Topo</a>; }</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a0eec08caac9b208bbb7bb95ed0e90f8f">  462</a></span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>&amp; <a class="code hl_function" href="classllvm_1_1SIScheduleDAGMI.html#a0eec08caac9b208bbb7bb95ed0e90f8f">getEntrySU</a>() { <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">EntrySU</a>; }</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a9fb8e9a77f63588d8ab5136847bbd7fc">  463</a></span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>&amp; <a class="code hl_function" href="classllvm_1_1SIScheduleDAGMI.html#a9fb8e9a77f63588d8ab5136847bbd7fc">getExitSU</a>() { <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>; }</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span> </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIScheduleDAGMI.html#a10557b7d33ea079f0523cac41ef279b8">restoreSULinksLeft</a>();</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  <span class="keyword">template</span>&lt;<span class="keyword">typename</span> _Iterator&gt; <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIScheduleDAGMI.html#a65716b8ea88f6ffb38b7f87fe4ee23ab">fillVgprSgprCost</a>(_Iterator First,</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>                                                     _Iterator End,</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>                                                     <span class="keywordtype">unsigned</span> &amp;VgprUsage,</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>                                                     <span class="keywordtype">unsigned</span> &amp;SgprUsage);</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#aabf86a8a420fbdfc8aca9bb8de1b2d4d">  472</a></span>  std::set&lt;unsigned&gt; <a class="code hl_function" href="classllvm_1_1SIScheduleDAGMI.html#aabf86a8a420fbdfc8aca9bb8de1b2d4d">getInRegs</a>() {</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>    std::set&lt;unsigned&gt; InRegs;</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;RegMaskPair : <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">RPTracker</a>.<a class="code hl_function" href="classllvm_1_1RegPressureTracker.html#a29d9f679a1642e0af0bd33637d808114">getPressure</a>().<a class="code hl_variable" href="structllvm_1_1RegisterPressure.html#aebd333786b81c9d709e0452813279d4c">LiveInRegs</a>) {</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>      InRegs.insert(RegMaskPair.RegUnit);</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>    }</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>    <span class="keywordflow">return</span> InRegs;</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  }</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#aba5a6d4d063ef267e00c9e98494449f7">  480</a></span>  std::set&lt;unsigned&gt; <a class="code hl_function" href="classllvm_1_1SIScheduleDAGMI.html#aba5a6d4d063ef267e00c9e98494449f7">getOutRegs</a>() {</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>    std::set&lt;unsigned&gt; OutRegs;</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;RegMaskPair : <a class="code hl_variable" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">RPTracker</a>.<a class="code hl_function" href="classllvm_1_1RegPressureTracker.html#a29d9f679a1642e0af0bd33637d808114">getPressure</a>().<a class="code hl_variable" href="structllvm_1_1RegisterPressure.html#af5f59be54525232bb3f236ee134b2d25">LiveOutRegs</a>) {</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>      OutRegs.insert(RegMaskPair.RegUnit);</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>    }</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>    <span class="keywordflow">return</span> OutRegs;</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>  };</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#ac08724e269f752b3d014ab1de10e8dc8">  488</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIScheduleDAGMI.html#ac08724e269f752b3d014ab1de10e8dc8">getVGPRSetID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> VGPRSetID; }</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#ae50f50d4f7e2cf064904e5ee7dafad02">  489</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIScheduleDAGMI.html#ae50f50d4f7e2cf064904e5ee7dafad02">getSGPRSetID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> SGPRSetID; }</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  <span class="keywordtype">void</span> topologicalSort();</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  <span class="comment">// After scheduling is done, improve low latency placements.</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>  <span class="keywordtype">void</span> moveLowLatencies();</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span> </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  <span class="comment">// Some stats for scheduling inside blocks.</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a9dbcf222026885cec7b4bd3e8e7653f2">  498</a></span>  std::vector&lt;unsigned&gt; <a class="code hl_variable" href="classllvm_1_1SIScheduleDAGMI.html#a9dbcf222026885cec7b4bd3e8e7653f2">IsLowLatencySU</a>;</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a44bdc6a2e8f452060f03765f830a834b">  499</a></span>  std::vector&lt;unsigned&gt; <a class="code hl_variable" href="classllvm_1_1SIScheduleDAGMI.html#a44bdc6a2e8f452060f03765f830a834b">LowLatencyOffset</a>;</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a3839c0faf9a49f67a183aaafe0cd7fe0">  500</a></span>  std::vector&lt;unsigned&gt; <a class="code hl_variable" href="classllvm_1_1SIScheduleDAGMI.html#a3839c0faf9a49f67a183aaafe0cd7fe0">IsHighLatencySU</a>;</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  <span class="comment">// Topological sort</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>  <span class="comment">// Maps topological index to the node number.</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a470670a7d9cc41bc1d5ed1b244fffd11">  503</a></span>  std::vector&lt;int&gt; <a class="code hl_variable" href="classllvm_1_1SIScheduleDAGMI.html#a470670a7d9cc41bc1d5ed1b244fffd11">TopDownIndex2SU</a>;</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a1e9f5df7b765366ff598beafbe9ecd37">  504</a></span>  std::vector&lt;int&gt; <a class="code hl_variable" href="classllvm_1_1SIScheduleDAGMI.html#a1e9f5df7b765366ff598beafbe9ecd37">BottomUpIndex2SU</a>;</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>};</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span> </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_LIB_TARGET_AMDGPU_SIMACHINESCHEDULER_H</span></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a694d9607a781d330039787de0726acc0"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a></div><div class="ttdeci">static GCRegistry::Add&lt; ShadowStackGC &gt; C(&quot;shadow-stack&quot;, &quot;Very portable GC for uncooperative code generators&quot;)</div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aMachineScheduler_8h_html"><div class="ttname"><a href="MachineScheduler_8h.html">MachineScheduler.h</a></div></div>
<div class="ttc" id="aRegisterPressure_8h_html"><div class="ttname"><a href="RegisterPressure_8h.html">RegisterPressure.h</a></div></div>
<div class="ttc" id="aSIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo.</div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ae34c996b58df9b9ce6695a0c8b70c533"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">MachineInstrBundleIterator&lt; MachineInstr &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00181">MachineBasicBlock.h:181</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegPressureTracker_html"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html">llvm::RegPressureTracker</a></div><div class="ttdoc">Track the current register pressure at some position in the instruction stream, and remember the high...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00355">RegisterPressure.h:355</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegPressureTracker_html_a29d9f679a1642e0af0bd33637d808114"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html#a29d9f679a1642e0af0bd33637d808114">llvm::RegPressureTracker::getPressure</a></div><div class="ttdeci">RegisterPressure &amp; getPressure()</div><div class="ttdoc">Get the resulting register pressure over the traversed region.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00456">RegisterPressure.h:456</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegPressureTracker_html_a5d044b599a2e3a1007e31a120105c9d7"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html#a5d044b599a2e3a1007e31a120105c9d7">llvm::RegPressureTracker::init</a></div><div class="ttdeci">void init(const MachineFunction *mf, const RegisterClassInfo *rci, const LiveIntervals *lis, const MachineBasicBlock *mbb, MachineBasicBlock::const_iterator pos, bool TrackLaneMasks, bool TrackUntiedDefs)</div><div class="ttdoc">Setup the RegPressureTracker.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l00247">RegisterPressure.cpp:247</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00045">SIInstrInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlockCreator_html"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockCreator.html">llvm::SIScheduleBlockCreator</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00225">SIMachineScheduler.h:225</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlockCreator_html_a05bf59d862104c6ac807dd8a7f2c0a1e"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockCreator.html#a05bf59d862104c6ac807dd8a7f2c0a1e">llvm::SIScheduleBlockCreator::~SIScheduleBlockCreator</a></div><div class="ttdeci">~SIScheduleBlockCreator()</div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlockCreator_html_a25695e02f3a68587c54629bda36cb5cb"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockCreator.html#a25695e02f3a68587c54629bda36cb5cb">llvm::SIScheduleBlockCreator::isSUInBlock</a></div><div class="ttdeci">bool isSUInBlock(SUnit *SU, unsigned ID)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00652">SIMachineScheduler.cpp:652</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlockCreator_html_aaccfa769bd03ed022dbe0c68e5447f0c"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockCreator.html#aaccfa769bd03ed022dbe0c68e5447f0c">llvm::SIScheduleBlockCreator::getBlocks</a></div><div class="ttdeci">SIScheduleBlocks getBlocks(SISchedulerBlockCreatorVariant BlockVariant)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00633">SIMachineScheduler.cpp:633</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlockScheduler_html"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockScheduler.html">llvm::SIScheduleBlockScheduler</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00322">SIMachineScheduler.h:322</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlockScheduler_html_a729da31bd33107b0befbf11f9f24a8b2"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockScheduler.html#a729da31bd33107b0befbf11f9f24a8b2">llvm::SIScheduleBlockScheduler::getVGPRUsage</a></div><div class="ttdeci">unsigned getVGPRUsage()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00357">SIMachineScheduler.h:357</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlockScheduler_html_a899bac8046edfc06cea36d67cc518238"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockScheduler.html#a899bac8046edfc06cea36d67cc518238">llvm::SIScheduleBlockScheduler::~SIScheduleBlockScheduler</a></div><div class="ttdeci">~SIScheduleBlockScheduler()=default</div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlockScheduler_html_aa82328b887e4250add462e259fa32ce4"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockScheduler.html#aa82328b887e4250add462e259fa32ce4">llvm::SIScheduleBlockScheduler::getSGPRUsage</a></div><div class="ttdeci">unsigned getSGPRUsage()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00358">SIMachineScheduler.h:358</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlockScheduler_html_ac46e15d49a0eb415664ede04b143cd90"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockScheduler.html#ac46e15d49a0eb415664ede04b143cd90">llvm::SIScheduleBlockScheduler::getBlocks</a></div><div class="ttdeci">std::vector&lt; SIScheduleBlock * &gt; getBlocks()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00355">SIMachineScheduler.h:355</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html">llvm::SIScheduleBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00061">SIMachineScheduler.h:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_a1b77136e20e39ef7c52d6a14ddcf5f6d"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a1b77136e20e39ef7c52d6a14ddcf5f6d">llvm::SIScheduleBlock::fastSchedule</a></div><div class="ttdeci">void fastSchedule()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00288">SIMachineScheduler.cpp:288</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_a1c0fd1cf7ee18f7ba99309fa49bebcef"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a1c0fd1cf7ee18f7ba99309fa49bebcef">llvm::SIScheduleBlock::getNumHighLatencySuccessors</a></div><div class="ttdeci">unsigned getNumHighLatencySuccessors() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00129">SIMachineScheduler.h:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_a23864467110ed3fe73ef39f9c4d738c5"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a23864467110ed3fe73ef39f9c4d738c5">llvm::SIScheduleBlock::SIScheduleBlock</a></div><div class="ttdeci">SIScheduleBlock(SIScheduleDAGMI *DAG, SIScheduleBlockCreator *BC, unsigned ID)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00104">SIMachineScheduler.h:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_a2f948ea308c5b8cef2537ad15e0daff4"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a2f948ea308c5b8cef2537ad15e0daff4">llvm::SIScheduleBlock::getSuccs</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; SIScheduleBlock *, SIScheduleBlockLinkKind &gt; &gt; getSuccs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00124">SIMachineScheduler.h:124</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_a38c1dfaa43dbfc5c484e8c4abfe4f52c"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a38c1dfaa43dbfc5c484e8c4abfe4f52c">llvm::SIScheduleBlock::getOutRegs</a></div><div class="ttdeci">std::set&lt; unsigned &gt; &amp; getOutRegs()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00164">SIMachineScheduler.h:164</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_a3f168ccc39872d202c186727cce705f0"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a3f168ccc39872d202c186727cce705f0">llvm::SIScheduleBlock::getInRegs</a></div><div class="ttdeci">std::set&lt; unsigned &gt; &amp; getInRegs()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00163">SIMachineScheduler.h:163</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_a4552a4b33917eab85744cb939e48abff"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a4552a4b33917eab85744cb939e48abff">llvm::SIScheduleBlock::getCost</a></div><div class="ttdeci">int getCost()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00138">SIMachineScheduler.h:138</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_a5aef00a16eb39dab8c3bed67181440b1"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a5aef00a16eb39dab8c3bed67181440b1">llvm::SIScheduleBlock::~SIScheduleBlock</a></div><div class="ttdeci">~SIScheduleBlock()=default</div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_a7546d5608aa7e1cfee575e9bdb7c4338"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a7546d5608aa7e1cfee575e9bdb7c4338">llvm::SIScheduleBlock::getPreds</a></div><div class="ttdeci">const std::vector&lt; SIScheduleBlock * &gt; &amp; getPreds() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00122">SIMachineScheduler.h:122</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_a8915ed9b0e3f403897963568b030da4b"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a8915ed9b0e3f403897963568b030da4b">llvm::SIScheduleBlock::addPred</a></div><div class="ttdeci">void addPred(SIScheduleBlock *Pred)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00537">SIMachineScheduler.cpp:537</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_a8cb11354c2e1d4086f2f8d0e11fec9f7"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a8cb11354c2e1d4086f2f8d0e11fec9f7">llvm::SIScheduleBlock::printDebug</a></div><div class="ttdeci">void printDebug(bool Full)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00578">SIMachineScheduler.cpp:578</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_a9282b6e5344afd857a3d43e841596075"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a9282b6e5344afd857a3d43e841596075">llvm::SIScheduleBlock::getScheduledUnits</a></div><div class="ttdeci">std::vector&lt; SUnit * &gt; getScheduledUnits()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00145">SIMachineScheduler.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_a955b75300cd30db7c994aab819edb53c"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a955b75300cd30db7c994aab819edb53c">llvm::SIScheduleBlock::addSucc</a></div><div class="ttdeci">void addSucc(SIScheduleBlock *Succ, SIScheduleBlockLinkKind Kind)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00555">SIMachineScheduler.cpp:555</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_a9e814a2d5e3dada8df25a0920eb5c70e"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a9e814a2d5e3dada8df25a0920eb5c70e">llvm::SIScheduleBlock::Depth</a></div><div class="ttdeci">unsigned Depth</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00127">SIMachineScheduler.h:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_ab05d7a100f8e67b13b938e88909f5979"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#ab05d7a100f8e67b13b938e88909f5979">llvm::SIScheduleBlock::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00110">SIMachineScheduler.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_ab34d6973b5e4cc6ad9d8c9b42e0fdb19"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#ab34d6973b5e4cc6ad9d8c9b42e0fdb19">llvm::SIScheduleBlock::getInternalAdditionnalRegUsage</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; &amp; getInternalAdditionnalRegUsage()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00159">SIMachineScheduler.h:159</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_ad04888dc1180106291a728793f646a3c"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#ad04888dc1180106291a728793f646a3c">llvm::SIScheduleBlock::isScheduled</a></div><div class="ttdeci">bool isScheduled()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00155">SIMachineScheduler.h:155</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_ad90a3deb55c0f82327a4ef72bd874948"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#ad90a3deb55c0f82327a4ef72bd874948">llvm::SIScheduleBlock::schedule</a></div><div class="ttdeci">void schedule(MachineBasicBlock::iterator BeginBlock, MachineBasicBlock::iterator EndBlock)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00398">SIMachineScheduler.cpp:398</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_adc6369cdcf8df8db8d72b47972b2b481"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#adc6369cdcf8df8db8d72b47972b2b481">llvm::SIScheduleBlock::addUnit</a></div><div class="ttdeci">void addUnit(SUnit *SU)</div><div class="ttdoc">Functions for Block construction.</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00197">SIMachineScheduler.cpp:197</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_af3397dd1b4f904be65f1cd4a26ea2bef"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#af3397dd1b4f904be65f1cd4a26ea2bef">llvm::SIScheduleBlock::Height</a></div><div class="ttdeci">unsigned Height</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00126">SIMachineScheduler.h:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_af40b16d1e0a5c9cfae3c0d8156ccae52"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#af40b16d1e0a5c9cfae3c0d8156ccae52">llvm::SIScheduleBlock::isHighLatencyBlock</a></div><div class="ttdeci">bool isHighLatencyBlock()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00133">SIMachineScheduler.h:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleBlock_html_afbf733ebc24b55f69910a8099e213a97"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#afbf733ebc24b55f69910a8099e213a97">llvm::SIScheduleBlock::finalizeUnits</a></div><div class="ttdeci">void finalizeUnits()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00526">SIMachineScheduler.cpp:526</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html">llvm::SIScheduleDAGMI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00429">SIMachineScheduler.h:429</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_a0eec08caac9b208bbb7bb95ed0e90f8f"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a0eec08caac9b208bbb7bb95ed0e90f8f">llvm::SIScheduleDAGMI::getEntrySU</a></div><div class="ttdeci">SUnit &amp; getEntrySU()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00462">SIMachineScheduler.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_a10557b7d33ea079f0523cac41ef279b8"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a10557b7d33ea079f0523cac41ef279b8">llvm::SIScheduleDAGMI::restoreSULinksLeft</a></div><div class="ttdeci">void restoreSULinksLeft()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l01897">SIMachineScheduler.cpp:1897</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_a1e9f5df7b765366ff598beafbe9ecd37"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a1e9f5df7b765366ff598beafbe9ecd37">llvm::SIScheduleDAGMI::BottomUpIndex2SU</a></div><div class="ttdeci">std::vector&lt; int &gt; BottomUpIndex2SU</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00504">SIMachineScheduler.h:504</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_a3839c0faf9a49f67a183aaafe0cd7fe0"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a3839c0faf9a49f67a183aaafe0cd7fe0">llvm::SIScheduleDAGMI::IsHighLatencySU</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; IsHighLatencySU</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00500">SIMachineScheduler.h:500</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_a44bdc6a2e8f452060f03765f830a834b"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a44bdc6a2e8f452060f03765f830a834b">llvm::SIScheduleDAGMI::LowLatencyOffset</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; LowLatencyOffset</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00499">SIMachineScheduler.h:499</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_a470670a7d9cc41bc1d5ed1b244fffd11"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a470670a7d9cc41bc1d5ed1b244fffd11">llvm::SIScheduleDAGMI::TopDownIndex2SU</a></div><div class="ttdeci">std::vector&lt; int &gt; TopDownIndex2SU</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00503">SIMachineScheduler.h:503</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_a543aa30430f7e566cc4baa20b271f377"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a543aa30430f7e566cc4baa20b271f377">llvm::SIScheduleDAGMI::schedule</a></div><div class="ttdeci">void schedule() override</div><div class="ttdoc">Implement ScheduleDAGInstrs interface for scheduling a sequence of reorderable instructions.</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l01928">SIMachineScheduler.cpp:1928</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_a5cdf7bc92c67442fd90bd2dfaeae0383"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a5cdf7bc92c67442fd90bd2dfaeae0383">llvm::SIScheduleDAGMI::getLIS</a></div><div class="ttdeci">LiveIntervals * getLIS()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00458">SIMachineScheduler.h:458</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_a62cf6ab44f7fd7435eca1db81c914664"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a62cf6ab44f7fd7435eca1db81c914664">llvm::SIScheduleDAGMI::GetTopo</a></div><div class="ttdeci">ScheduleDAGTopologicalSort * GetTopo()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00461">SIMachineScheduler.h:461</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_a65716b8ea88f6ffb38b7f87fe4ee23ab"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a65716b8ea88f6ffb38b7f87fe4ee23ab">llvm::SIScheduleDAGMI::fillVgprSgprCost</a></div><div class="ttdeci">void fillVgprSgprCost(_Iterator First, _Iterator End, unsigned &amp;VgprUsage, unsigned &amp;SgprUsage)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l01909">SIMachineScheduler.cpp:1909</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_a6c00bda859fc30b13be64312fd6cffc6"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a6c00bda859fc30b13be64312fd6cffc6">llvm::SIScheduleDAGMI::getMRI</a></div><div class="ttdeci">MachineRegisterInfo * getMRI()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00459">SIMachineScheduler.h:459</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_a7819978aa6afac57ceb568dc197ac8c3"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a7819978aa6afac57ceb568dc197ac8c3">llvm::SIScheduleDAGMI::getCurrentBottom</a></div><div class="ttdeci">MachineBasicBlock::iterator getCurrentBottom()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00457">SIMachineScheduler.h:457</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_a9dbcf222026885cec7b4bd3e8e7653f2"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a9dbcf222026885cec7b4bd3e8e7653f2">llvm::SIScheduleDAGMI::IsLowLatencySU</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; IsLowLatencySU</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00498">SIMachineScheduler.h:498</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_a9ed7f9965b5fafd5e6f0dae05deb7c23"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a9ed7f9965b5fafd5e6f0dae05deb7c23">llvm::SIScheduleDAGMI::getCurrentTop</a></div><div class="ttdeci">MachineBasicBlock::iterator getCurrentTop()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00456">SIMachineScheduler.h:456</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_a9fb8e9a77f63588d8ab5136847bbd7fc"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a9fb8e9a77f63588d8ab5136847bbd7fc">llvm::SIScheduleDAGMI::getExitSU</a></div><div class="ttdeci">SUnit &amp; getExitSU()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00463">SIMachineScheduler.h:463</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_aabf86a8a420fbdfc8aca9bb8de1b2d4d"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#aabf86a8a420fbdfc8aca9bb8de1b2d4d">llvm::SIScheduleDAGMI::getInRegs</a></div><div class="ttdeci">std::set&lt; unsigned &gt; getInRegs()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00472">SIMachineScheduler.h:472</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_ab4ab68f9751f02633860848cb2e9b63d"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#ab4ab68f9751f02633860848cb2e9b63d">llvm::SIScheduleDAGMI::getBB</a></div><div class="ttdeci">MachineBasicBlock * getBB()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00455">SIMachineScheduler.h:455</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_ab6c5bda21b39ff9494fc2661de4aa974"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#ab6c5bda21b39ff9494fc2661de4aa974">llvm::SIScheduleDAGMI::initRPTracker</a></div><div class="ttdeci">void initRPTracker(RegPressureTracker &amp;RPTracker)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00451">SIMachineScheduler.h:451</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_aba5a6d4d063ef267e00c9e98494449f7"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#aba5a6d4d063ef267e00c9e98494449f7">llvm::SIScheduleDAGMI::getOutRegs</a></div><div class="ttdeci">std::set&lt; unsigned &gt; getOutRegs()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00480">SIMachineScheduler.h:480</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_abe716faf3c81cff4cf4e29422d1f0985"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#abe716faf3c81cff4cf4e29422d1f0985">llvm::SIScheduleDAGMI::~SIScheduleDAGMI</a></div><div class="ttdeci">~SIScheduleDAGMI() override</div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_ac08724e269f752b3d014ab1de10e8dc8"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#ac08724e269f752b3d014ab1de10e8dc8">llvm::SIScheduleDAGMI::getVGPRSetID</a></div><div class="ttdeci">unsigned getVGPRSetID() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00488">SIMachineScheduler.h:488</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_ae50f50d4f7e2cf064904e5ee7dafad02"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#ae50f50d4f7e2cf064904e5ee7dafad02">llvm::SIScheduleDAGMI::getSGPRSetID</a></div><div class="ttdeci">unsigned getSGPRSetID() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00489">SIMachineScheduler.h:489</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduleDAGMI_html_ae6da1408d8eb00d050466f094399b4b7"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#ae6da1408d8eb00d050466f094399b4b7">llvm::SIScheduleDAGMI::getTRI</a></div><div class="ttdeci">const TargetRegisterInfo * getTRI()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00460">SIMachineScheduler.h:460</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduler_html"><div class="ttname"><a href="classllvm_1_1SIScheduler.html">llvm::SIScheduler</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00415">SIMachineScheduler.h:415</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduler_html_a91522b1e12e9b5d9e9a05928732f15f9"><div class="ttname"><a href="classllvm_1_1SIScheduler.html#a91522b1e12e9b5d9e9a05928732f15f9">llvm::SIScheduler::scheduleVariant</a></div><div class="ttdeci">struct SIScheduleBlockResult scheduleVariant(SISchedulerBlockCreatorVariant BlockVariant, SISchedulerBlockSchedulerVariant ScheduleVariant)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l01779">SIMachineScheduler.cpp:1779</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduler_html_ac183efcb4bced401aa24a2341f1607f4"><div class="ttname"><a href="classllvm_1_1SIScheduler.html#ac183efcb4bced401aa24a2341f1607f4">llvm::SIScheduler::~SIScheduler</a></div><div class="ttdeci">~SIScheduler()=default</div></div>
<div class="ttc" id="aclassllvm_1_1SIScheduler_html_afcda4261a7ef310abb8ae1e4d1bcebe2"><div class="ttname"><a href="classllvm_1_1SIScheduler.html#afcda4261a7ef310abb8ae1e4d1bcebe2">llvm::SIScheduler::SIScheduler</a></div><div class="ttdeci">SIScheduler(SIScheduleDAGMI *DAG)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00420">SIMachineScheduler.h:420</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a254403f7804208ade3cb68086201cb7a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">llvm::ScheduleDAGInstrs::BB</a></div><div class="ttdeci">MachineBasicBlock * BB</div><div class="ttdoc">The block in which to insert instructions.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00144">ScheduleDAGInstrs.h:144</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_a8cd3eede9e2a32c7139cc5c7c481e08b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">llvm::ScheduleDAGInstrs::Topo</a></div><div class="ttdeci">ScheduleDAGTopologicalSort Topo</div><div class="ttdoc">Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00240">ScheduleDAGInstrs.h:240</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_ae81ad8ece7681af658742f6d4e2fcfb1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">llvm::ScheduleDAGInstrs::RegionBegin</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionBegin</div><div class="ttdoc">The beginning of the range to be scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00147">ScheduleDAGInstrs.h:147</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></div><div class="ttdoc">ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00380">MachineScheduler.h:380</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a9539744d7a0c1681540a64e935b671dd"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">llvm::ScheduleDAGMILive::RegClassInfo</a></div><div class="ttdeci">RegisterClassInfo * RegClassInfo</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00382">MachineScheduler.h:382</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_abd3a9c68e31ad35d6468f200facdd0e3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">llvm::ScheduleDAGMILive::RPTracker</a></div><div class="ttdeci">RegPressureTracker RPTracker</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00403">MachineScheduler.h:403</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a7435e842606f5db4bca092e5829befc6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">llvm::ScheduleDAGMI::CurrentBottom</a></div><div class="ttdeci">MachineBasicBlock::iterator CurrentBottom</div><div class="ttdoc">The bottom of the unscheduled zone.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00274">MachineScheduler.h:274</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a9d67b1cafa36e90d7060d1da84907885"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">llvm::ScheduleDAGMI::LIS</a></div><div class="ttdeci">LiveIntervals * LIS</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00264">MachineScheduler.h:264</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_ac8abe1b0d869087bd0c14a6637356dc0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">llvm::ScheduleDAGMI::CurrentTop</a></div><div class="ttdeci">MachineBasicBlock::iterator CurrentTop</div><div class="ttdoc">The top of the unscheduled zone.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00271">MachineScheduler.h:271</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGTopologicalSort_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html">llvm::ScheduleDAGTopologicalSort</a></div><div class="ttdoc">This class can compute a topological ordering for SUnits and provides methods for dynamically updatin...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00689">ScheduleDAG.h:689</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a1b09f4d9c91e25f7bc2ac60b3b929d11"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">llvm::ScheduleDAG::MRI</a></div><div class="ttdeci">MachineRegisterInfo &amp; MRI</div><div class="ttdoc">Virtual/real register map.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00561">ScheduleDAG.h:561</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a418bc6d3f660325fa6d5b9fb269add62"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">llvm::ScheduleDAG::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdoc">Target processor register info.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00559">ScheduleDAG.h:559</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a521bf68518a92483130a58680716d153"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">llvm::ScheduleDAG::EntrySU</a></div><div class="ttdeci">SUnit EntrySU</div><div class="ttdoc">Special node for the region entry.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00563">ScheduleDAG.h:563</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a5a3d3d075a208011a24a0918b58d7daa"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">llvm::ScheduleDAG::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdoc">Machine function.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00560">ScheduleDAG.h:560</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_af81f734d7fb268c95c1c63c399a7c4a6"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">llvm::ScheduleDAG::ExitSU</a></div><div class="ttdeci">SUnit ExitSU</div><div class="ttdoc">Special node for the region exit.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00564">ScheduleDAG.h:564</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06">llvm::SIScheduleCandReason</a></div><div class="ttdeci">SIScheduleCandReason</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00031">SIMachineScheduler.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">llvm::Latency</a></div><div class="ttdeci">@ Latency</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00034">SIMachineScheduler.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">llvm::NodeOrder</a></div><div class="ttdeci">@ NodeOrder</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00038">SIMachineScheduler.h:37</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06add2496ae8d635f9f169602771c88d376"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06add2496ae8d635f9f169602771c88d376">llvm::Successor</a></div><div class="ttdeci">@ Successor</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00035">SIMachineScheduler.h:35</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06aefdc051657574f00e43b0fa1f87e7336"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06aefdc051657574f00e43b0fa1f87e7336">llvm::RegUsage</a></div><div class="ttdeci">@ RegUsage</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00033">SIMachineScheduler.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">llvm::NoCand</a></div><div class="ttdeci">@ NoCand</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00032">SIMachineScheduler.h:32</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4d977510474f80bfa4550c11b1b5b1c9"><div class="ttname"><a href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9">llvm::SISchedulerBlockSchedulerVariant</a></div><div class="ttdeci">SISchedulerBlockSchedulerVariant</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00316">SIMachineScheduler.h:316</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4d977510474f80bfa4550c11b1b5b1c9a4c3e89a4ea7af492ea5504b88a3ea671"><div class="ttname"><a href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9a4c3e89a4ea7af492ea5504b88a3ea671">llvm::BlockLatencyRegUsage</a></div><div class="ttdeci">@ BlockLatencyRegUsage</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00317">SIMachineScheduler.h:317</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4d977510474f80bfa4550c11b1b5b1c9a647183744de9df06f83d3d4c23b0db07"><div class="ttname"><a href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9a647183744de9df06f83d3d4c23b0db07">llvm::BlockRegUsageLatency</a></div><div class="ttdeci">@ BlockRegUsageLatency</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00318">SIMachineScheduler.h:318</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4d977510474f80bfa4550c11b1b5b1c9aba717031a1b21be60de55bdfcaa459a9"><div class="ttname"><a href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9aba717031a1b21be60de55bdfcaa459a9">llvm::BlockRegUsage</a></div><div class="ttdeci">@ BlockRegUsage</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00320">SIMachineScheduler.h:319</a></div></div>
<div class="ttc" id="anamespacellvm_html_a87e37096a7413b5df71c0af49d15d6b9"><div class="ttname"><a href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9">llvm::SISchedulerBlockCreatorVariant</a></div><div class="ttdeci">SISchedulerBlockCreatorVariant</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00219">SIMachineScheduler.h:219</a></div></div>
<div class="ttc" id="anamespacellvm_html_a87e37096a7413b5df71c0af49d15d6b9a0771d39c819fa1008d7c0d2f7960a6d8"><div class="ttname"><a href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a0771d39c819fa1008d7c0d2f7960a6d8">llvm::LatenciesAlonePlusConsecutive</a></div><div class="ttdeci">@ LatenciesAlonePlusConsecutive</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00223">SIMachineScheduler.h:222</a></div></div>
<div class="ttc" id="anamespacellvm_html_a87e37096a7413b5df71c0af49d15d6b9a477ab899a79ca5207be7eb9a80622b20"><div class="ttname"><a href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a477ab899a79ca5207be7eb9a80622b20">llvm::LatenciesAlone</a></div><div class="ttdeci">@ LatenciesAlone</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00220">SIMachineScheduler.h:220</a></div></div>
<div class="ttc" id="anamespacellvm_html_a87e37096a7413b5df71c0af49d15d6b9a663331d0e885ceddf1aabe2754ca48b4"><div class="ttname"><a href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a663331d0e885ceddf1aabe2754ca48b4">llvm::LatenciesGrouped</a></div><div class="ttdeci">@ LatenciesGrouped</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00221">SIMachineScheduler.h:221</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae551fe3e2b167b36005b26473e993884"><div class="ttname"><a href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884">llvm::SIScheduleBlockLinkKind</a></div><div class="ttdeci">SIScheduleBlockLinkKind</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00056">SIMachineScheduler.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d"><div class="ttname"><a href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">llvm::Data</a></div><div class="ttdeci">@ Data</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00059">SIMachineScheduler.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae551fe3e2b167b36005b26473e993884adb821963cdde3666eb90c03fbf068973"><div class="ttname"><a href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884adb821963cdde3666eb90c03fbf068973">llvm::NoData</a></div><div class="ttdeci">@ NoData</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00057">SIMachineScheduler.h:57</a></div></div>
<div class="ttc" id="astructllvm_1_1IntervalPressure_html"><div class="ttname"><a href="structllvm_1_1IntervalPressure.html">llvm::IntervalPressure</a></div><div class="ttdoc">RegisterPressure computed within a region of instructions delimited by TopIdx and BottomIdx.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00068">RegisterPressure.h:68</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedContext_html"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html">llvm::MachineSchedContext</a></div><div class="ttdoc">MachineSchedContext provides enough context from the MachineScheduler pass for the target to instanti...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00118">MachineScheduler.h:118</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterPressure_html_aebd333786b81c9d709e0452813279d4c"><div class="ttname"><a href="structllvm_1_1RegisterPressure.html#aebd333786b81c9d709e0452813279d4c">llvm::RegisterPressure::LiveInRegs</a></div><div class="ttdeci">SmallVector&lt; RegisterMaskPair, 8 &gt; LiveInRegs</div><div class="ttdoc">List of live in virtual registers or physical register units.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00053">RegisterPressure.h:53</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterPressure_html_af5f59be54525232bb3f236ee134b2d25"><div class="ttname"><a href="structllvm_1_1RegisterPressure.html#af5f59be54525232bb3f236ee134b2d25">llvm::RegisterPressure::LiveOutRegs</a></div><div class="ttdeci">SmallVector&lt; RegisterMaskPair, 8 &gt; LiveOutRegs</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00054">RegisterPressure.h:54</a></div></div>
<div class="ttc" id="astructllvm_1_1SIScheduleBlockResult_html"><div class="ttname"><a href="structllvm_1_1SIScheduleBlockResult.html">llvm::SIScheduleBlockResult</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00409">SIMachineScheduler.h:409</a></div></div>
<div class="ttc" id="astructllvm_1_1SIScheduleBlockResult_html_a7e76c8d566e3f09c1b3ffe2add8562e1"><div class="ttname"><a href="structllvm_1_1SIScheduleBlockResult.html#a7e76c8d566e3f09c1b3ffe2add8562e1">llvm::SIScheduleBlockResult::MaxVGPRUsage</a></div><div class="ttdeci">unsigned MaxVGPRUsage</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00412">SIMachineScheduler.h:412</a></div></div>
<div class="ttc" id="astructllvm_1_1SIScheduleBlockResult_html_a8cfeb7a8501b147cf6ec6617706bf227"><div class="ttname"><a href="structllvm_1_1SIScheduleBlockResult.html#a8cfeb7a8501b147cf6ec6617706bf227">llvm::SIScheduleBlockResult::MaxSGPRUsage</a></div><div class="ttdeci">unsigned MaxSGPRUsage</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00411">SIMachineScheduler.h:411</a></div></div>
<div class="ttc" id="astructllvm_1_1SIScheduleBlockResult_html_afa48c69324d21c0d80e406f4731ed2ec"><div class="ttname"><a href="structllvm_1_1SIScheduleBlockResult.html#afa48c69324d21c0d80e406f4731ed2ec">llvm::SIScheduleBlockResult::SUs</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; SUs</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00410">SIMachineScheduler.h:410</a></div></div>
<div class="ttc" id="astructllvm_1_1SIScheduleBlocks_html"><div class="ttname"><a href="structllvm_1_1SIScheduleBlocks.html">llvm::SIScheduleBlocks</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00213">SIMachineScheduler.h:213</a></div></div>
<div class="ttc" id="astructllvm_1_1SIScheduleBlocks_html_a2a2fdd8b0adac5d7daacf7f6a515c4f0"><div class="ttname"><a href="structllvm_1_1SIScheduleBlocks.html#a2a2fdd8b0adac5d7daacf7f6a515c4f0">llvm::SIScheduleBlocks::TopDownIndex2Block</a></div><div class="ttdeci">std::vector&lt; int &gt; TopDownIndex2Block</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00215">SIMachineScheduler.h:215</a></div></div>
<div class="ttc" id="astructllvm_1_1SIScheduleBlocks_html_a6a79e93c55e348e776d39bf6194acc16"><div class="ttname"><a href="structllvm_1_1SIScheduleBlocks.html#a6a79e93c55e348e776d39bf6194acc16">llvm::SIScheduleBlocks::Blocks</a></div><div class="ttdeci">std::vector&lt; SIScheduleBlock * &gt; Blocks</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00214">SIMachineScheduler.h:214</a></div></div>
<div class="ttc" id="astructllvm_1_1SIScheduleBlocks_html_ab2c08a79b04d892064771771b1e85fe8"><div class="ttname"><a href="structllvm_1_1SIScheduleBlocks.html#ab2c08a79b04d892064771771b1e85fe8">llvm::SIScheduleBlocks::TopDownBlock2Index</a></div><div class="ttdeci">std::vector&lt; int &gt; TopDownBlock2Index</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00216">SIMachineScheduler.h:216</a></div></div>
<div class="ttc" id="astructllvm_1_1SISchedulerCandidate_html"><div class="ttname"><a href="structllvm_1_1SISchedulerCandidate.html">llvm::SISchedulerCandidate</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00040">SIMachineScheduler.h:40</a></div></div>
<div class="ttc" id="astructllvm_1_1SISchedulerCandidate_html_a17d3df802fa62a00e7bf2b985eed9eff"><div class="ttname"><a href="structllvm_1_1SISchedulerCandidate.html#a17d3df802fa62a00e7bf2b985eed9eff">llvm::SISchedulerCandidate::SISchedulerCandidate</a></div><div class="ttdeci">SISchedulerCandidate()=default</div></div>
<div class="ttc" id="astructllvm_1_1SISchedulerCandidate_html_aad4e6825e23d2c00e13507242d24bc63"><div class="ttname"><a href="structllvm_1_1SISchedulerCandidate.html#aad4e6825e23d2c00e13507242d24bc63">llvm::SISchedulerCandidate::Reason</a></div><div class="ttdeci">SIScheduleCandReason Reason</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00042">SIMachineScheduler.h:42</a></div></div>
<div class="ttc" id="astructllvm_1_1SISchedulerCandidate_html_aba4b03a5ed35271d57c5ba1cc6a33985"><div class="ttname"><a href="structllvm_1_1SISchedulerCandidate.html#aba4b03a5ed35271d57c5ba1cc6a33985">llvm::SISchedulerCandidate::isRepeat</a></div><div class="ttdeci">bool isRepeat(SIScheduleCandReason R)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00049">SIMachineScheduler.h:49</a></div></div>
<div class="ttc" id="astructllvm_1_1SISchedulerCandidate_html_abcc1d3a9b49631a5056825db950e5655"><div class="ttname"><a href="structllvm_1_1SISchedulerCandidate.html#abcc1d3a9b49631a5056825db950e5655">llvm::SISchedulerCandidate::RepeatReasonSet</a></div><div class="ttdeci">uint32_t RepeatReasonSet</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00045">SIMachineScheduler.h:45</a></div></div>
<div class="ttc" id="astructllvm_1_1SISchedulerCandidate_html_ad6034fabf889a5e1ac165bb89b95085e"><div class="ttname"><a href="structllvm_1_1SISchedulerCandidate.html#ad6034fabf889a5e1ac165bb89b95085e">llvm::SISchedulerCandidate::setRepeat</a></div><div class="ttdeci">void setRepeat(SIScheduleCandReason R)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00050">SIMachineScheduler.h:50</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:23:44 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
