ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\ccQD0WRl.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gpio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_GPIO_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_GPIO_Init:
  25              	.LFB68:
  26              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * File Name          : gpio.c
   4:Core/Src/gpio.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/gpio.c ****   *                      of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/gpio.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/gpio.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE END 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  27:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  30:Core/Src/gpio.c **** 
  31:Core/Src/gpio.c **** /* USER CODE END 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\ccQD0WRl.s 			page 2


  33:Core/Src/gpio.c **** /** Configure pins as 
  34:Core/Src/gpio.c ****         * Analog 
  35:Core/Src/gpio.c ****         * Input 
  36:Core/Src/gpio.c ****         * Output
  37:Core/Src/gpio.c ****         * EVENT_OUT
  38:Core/Src/gpio.c ****         * EXTI
  39:Core/Src/gpio.c **** */
  40:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  41:Core/Src/gpio.c **** {
  27              		.loc 1 41 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 20
  34              		.cfi_offset 4, -20
  35              		.cfi_offset 5, -16
  36              		.cfi_offset 6, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 89B0     		sub	sp, sp, #36
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 56
  42:Core/Src/gpio.c **** 
  43:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 43 3 view .LVU1
  43              		.loc 1 43 20 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0494     		str	r4, [sp, #16]
  46 0008 0594     		str	r4, [sp, #20]
  47 000a 0694     		str	r4, [sp, #24]
  48 000c 0794     		str	r4, [sp, #28]
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  49              		.loc 1 46 3 is_stmt 1 view .LVU3
  50              	.LBB2:
  51              		.loc 1 46 3 view .LVU4
  52              		.loc 1 46 3 view .LVU5
  53 000e 204B     		ldr	r3, .L3
  54 0010 9A69     		ldr	r2, [r3, #24]
  55 0012 42F02002 		orr	r2, r2, #32
  56 0016 9A61     		str	r2, [r3, #24]
  57              		.loc 1 46 3 view .LVU6
  58 0018 9A69     		ldr	r2, [r3, #24]
  59 001a 02F02002 		and	r2, r2, #32
  60 001e 0192     		str	r2, [sp, #4]
  61              		.loc 1 46 3 view .LVU7
  62 0020 019A     		ldr	r2, [sp, #4]
  63              	.LBE2:
  64              		.loc 1 46 3 view .LVU8
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  65              		.loc 1 47 3 view .LVU9
  66              	.LBB3:
  67              		.loc 1 47 3 view .LVU10
  68              		.loc 1 47 3 view .LVU11
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\ccQD0WRl.s 			page 3


  69 0022 9A69     		ldr	r2, [r3, #24]
  70 0024 42F00402 		orr	r2, r2, #4
  71 0028 9A61     		str	r2, [r3, #24]
  72              		.loc 1 47 3 view .LVU12
  73 002a 9A69     		ldr	r2, [r3, #24]
  74 002c 02F00402 		and	r2, r2, #4
  75 0030 0292     		str	r2, [sp, #8]
  76              		.loc 1 47 3 view .LVU13
  77 0032 029A     		ldr	r2, [sp, #8]
  78              	.LBE3:
  79              		.loc 1 47 3 view .LVU14
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  80              		.loc 1 48 3 view .LVU15
  81              	.LBB4:
  82              		.loc 1 48 3 view .LVU16
  83              		.loc 1 48 3 view .LVU17
  84 0034 9A69     		ldr	r2, [r3, #24]
  85 0036 42F00802 		orr	r2, r2, #8
  86 003a 9A61     		str	r2, [r3, #24]
  87              		.loc 1 48 3 view .LVU18
  88 003c 9B69     		ldr	r3, [r3, #24]
  89 003e 03F00803 		and	r3, r3, #8
  90 0042 0393     		str	r3, [sp, #12]
  91              		.loc 1 48 3 view .LVU19
  92 0044 039B     		ldr	r3, [sp, #12]
  93              	.LBE4:
  94              		.loc 1 48 3 view .LVU20
  49:Core/Src/gpio.c **** 
  50:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  51:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
  95              		.loc 1 51 3 view .LVU21
  96 0046 134F     		ldr	r7, .L3+4
  97 0048 2246     		mov	r2, r4
  98 004a 3021     		movs	r1, #48
  99 004c 3846     		mov	r0, r7
 100 004e FFF7FEFF 		bl	HAL_GPIO_WritePin
 101              	.LVL0:
  52:Core/Src/gpio.c **** 
  53:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  54:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 102              		.loc 1 54 3 view .LVU22
 103 0052 114D     		ldr	r5, .L3+8
 104 0054 2246     		mov	r2, r4
 105 0056 4AF21801 		movw	r1, #40984
 106 005a 2846     		mov	r0, r5
 107 005c FFF7FEFF 		bl	HAL_GPIO_WritePin
 108              	.LVL1:
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pins : PA4 PA5 */
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 109              		.loc 1 57 3 view .LVU23
 110              		.loc 1 57 23 is_stmt 0 view .LVU24
 111 0060 3023     		movs	r3, #48
 112 0062 0493     		str	r3, [sp, #16]
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 113              		.loc 1 58 3 is_stmt 1 view .LVU25
 114              		.loc 1 58 24 is_stmt 0 view .LVU26
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\ccQD0WRl.s 			page 4


 115 0064 0126     		movs	r6, #1
 116 0066 0596     		str	r6, [sp, #20]
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 117              		.loc 1 59 3 is_stmt 1 view .LVU27
 118              		.loc 1 59 24 is_stmt 0 view .LVU28
 119 0068 0694     		str	r4, [sp, #24]
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 120              		.loc 1 60 3 is_stmt 1 view .LVU29
 121              		.loc 1 60 25 is_stmt 0 view .LVU30
 122 006a 0323     		movs	r3, #3
 123 006c 0793     		str	r3, [sp, #28]
  61:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 124              		.loc 1 61 3 is_stmt 1 view .LVU31
 125 006e 04A9     		add	r1, sp, #16
 126 0070 3846     		mov	r0, r7
 127 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 128              	.LVL2:
  62:Core/Src/gpio.c **** 
  63:Core/Src/gpio.c ****   /*Configure GPIO pins : PB13 PB15 PB3 PB4 */
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4;
 129              		.loc 1 64 3 view .LVU32
 130              		.loc 1 64 23 is_stmt 0 view .LVU33
 131 0076 4AF21803 		movw	r3, #40984
 132 007a 0493     		str	r3, [sp, #16]
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 133              		.loc 1 65 3 is_stmt 1 view .LVU34
 134              		.loc 1 65 24 is_stmt 0 view .LVU35
 135 007c 0596     		str	r6, [sp, #20]
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 136              		.loc 1 66 3 is_stmt 1 view .LVU36
 137              		.loc 1 66 24 is_stmt 0 view .LVU37
 138 007e 0694     		str	r4, [sp, #24]
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 139              		.loc 1 67 3 is_stmt 1 view .LVU38
 140              		.loc 1 67 25 is_stmt 0 view .LVU39
 141 0080 0223     		movs	r3, #2
 142 0082 0793     		str	r3, [sp, #28]
  68:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 143              		.loc 1 68 3 is_stmt 1 view .LVU40
 144 0084 04A9     		add	r1, sp, #16
 145 0086 2846     		mov	r0, r5
 146 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 147              	.LVL3:
  69:Core/Src/gpio.c **** 
  70:Core/Src/gpio.c **** }
 148              		.loc 1 70 1 is_stmt 0 view .LVU41
 149 008c 09B0     		add	sp, sp, #36
 150              	.LCFI2:
 151              		.cfi_def_cfa_offset 20
 152              		@ sp needed
 153 008e F0BD     		pop	{r4, r5, r6, r7, pc}
 154              	.L4:
 155              		.align	2
 156              	.L3:
 157 0090 00100240 		.word	1073876992
 158 0094 00080140 		.word	1073809408
 159 0098 000C0140 		.word	1073810432
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\ccQD0WRl.s 			page 5


 160              		.cfi_endproc
 161              	.LFE68:
 163              		.text
 164              	.Letext0:
 165              		.file 2 "e:\\clion\\gcc-arm-none-eabi\\10 2020-q4-major\\arm-none-eabi\\include\\machine\\_default
 166              		.file 3 "e:\\clion\\gcc-arm-none-eabi\\10 2020-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 167              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 168              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\ccQD0WRl.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQD0WRl.s:16     .text.MX_GPIO_Init:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQD0WRl.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQD0WRl.s:157    .text.MX_GPIO_Init:00000090 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
