Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  2 23:29:23 2020
| Host         : Clarencedc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1396)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1956)
5. checking no_input_delay (27)
6. checking no_output_delay (56)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1396)
---------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: auto/slowclk/M_ctr_q_reg[24]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: auto/slowclkedge/M_last_q_reg/Q (HIGH)

 There are 688 register/latch pins with no clock driven by root clock pin: game/slowclk/M_ctr_q_reg[24]/Q (HIGH)

 There are 688 register/latch pins with no clock driven by root clock pin: game/slowclkedge/M_last_q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: segtest/slowclk/M_ctr_q_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: segtest/slowclkedge/M_last_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1956)
---------------------------------------------------
 There are 1956 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (56)
--------------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.539        0.000                      0                 1471        0.073        0.000                      0                 1471        4.500        0.000                       0                   625  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.539        0.000                      0                 1471        0.073        0.000                      0                 1471        4.500        0.000                       0                   625  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.280ns  (logic 2.564ns (27.629%)  route 6.716ns (72.371%))
  Logic Levels:           17  (LUT5=1 LUT6=16)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.635     5.219    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X7Y44          FDSE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDSE (Prop_fdse_C_Q)         0.456     5.675 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/Q
                         net (fo=77, routed)          0.938     6.613    rand_auto/rand_gen/rand_gen/Q[0]
    SLICE_X7Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.737 f  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_11/O
                         net (fo=1, routed)           0.452     7.189    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_11_n_0
    SLICE_X7Y44          LUT6 (Prop_lut6_I0_O)        0.124     7.313 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_9/O
                         net (fo=1, routed)           0.455     7.768    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_9_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.892 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_6/O
                         net (fo=2, routed)           0.318     8.210    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_6_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.124     8.334 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[4]_i_4/O
                         net (fo=2, routed)           0.503     8.837    rand_auto/rand_gen/rand_gen/M_randint_temp_q[4]_i_4_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     8.961 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_4/O
                         net (fo=2, routed)           0.318     9.279    rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_4_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     9.403 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_4/O
                         net (fo=2, routed)           0.326     9.729    rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_4_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     9.853 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[7]_i_4/O
                         net (fo=2, routed)           0.303    10.156    rand_auto/rand_gen/rand_gen/M_randint_temp_q[7]_i_4_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.280 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_4/O
                         net (fo=2, routed)           0.391    10.671    rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_4_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.795 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_4/O
                         net (fo=2, routed)           0.161    10.956    rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_4_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I0_O)        0.124    11.080 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_4/O
                         net (fo=2, routed)           0.316    11.395    rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_4_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124    11.519 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_4/O
                         net (fo=2, routed)           0.183    11.702    rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_4_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124    11.826 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[12]_i_4/O
                         net (fo=2, routed)           0.328    12.154    rand_auto/rand_gen/rand_gen/M_randint_temp_q[12]_i_4_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I1_O)        0.124    12.278 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[13]_i_4/O
                         net (fo=2, routed)           0.294    12.573    rand_auto/rand_gen/rand_gen/M_randint_temp_q[13]_i_4_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.697 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_5/O
                         net (fo=2, routed)           0.461    13.158    rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_5_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.124    13.282 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_3/O
                         net (fo=2, routed)           0.456    13.738    rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_3_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.124    13.862 r  rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_2/O
                         net (fo=1, routed)           0.171    14.033    rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_2_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.124    14.157 r  rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_1/O
                         net (fo=2, routed)           0.343    14.500    rand_auto/rand_gen/M_randint1_d[0]
    SLICE_X9Y44          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.450    14.855    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X9Y44          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[0]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X9Y44          FDRE (Setup_fdre_C_D)       -0.040    15.039    rand_auto/rand_gen/M_randint_temp_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -14.500    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 2.564ns (27.626%)  route 6.717ns (72.374%))
  Logic Levels:           17  (LUT5=1 LUT6=16)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.635     5.219    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X7Y44          FDSE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDSE (Prop_fdse_C_Q)         0.456     5.675 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/Q
                         net (fo=77, routed)          0.938     6.613    rand_auto/rand_gen/rand_gen/Q[0]
    SLICE_X7Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.737 f  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_11/O
                         net (fo=1, routed)           0.452     7.189    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_11_n_0
    SLICE_X7Y44          LUT6 (Prop_lut6_I0_O)        0.124     7.313 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_9/O
                         net (fo=1, routed)           0.455     7.768    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_9_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.892 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_6/O
                         net (fo=2, routed)           0.318     8.210    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_6_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.124     8.334 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[4]_i_4/O
                         net (fo=2, routed)           0.503     8.837    rand_auto/rand_gen/rand_gen/M_randint_temp_q[4]_i_4_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     8.961 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_4/O
                         net (fo=2, routed)           0.318     9.279    rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_4_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     9.403 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_4/O
                         net (fo=2, routed)           0.326     9.729    rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_4_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     9.853 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[7]_i_4/O
                         net (fo=2, routed)           0.303    10.156    rand_auto/rand_gen/rand_gen/M_randint_temp_q[7]_i_4_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.280 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_4/O
                         net (fo=2, routed)           0.391    10.671    rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_4_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.795 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_4/O
                         net (fo=2, routed)           0.161    10.956    rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_4_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I0_O)        0.124    11.080 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_4/O
                         net (fo=2, routed)           0.316    11.395    rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_4_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124    11.519 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_4/O
                         net (fo=2, routed)           0.183    11.702    rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_4_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124    11.826 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[12]_i_4/O
                         net (fo=2, routed)           0.328    12.154    rand_auto/rand_gen/rand_gen/M_randint_temp_q[12]_i_4_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I1_O)        0.124    12.278 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[13]_i_4/O
                         net (fo=2, routed)           0.294    12.573    rand_auto/rand_gen/rand_gen/M_randint_temp_q[13]_i_4_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.697 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_5/O
                         net (fo=2, routed)           0.461    13.158    rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_5_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.124    13.282 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_3/O
                         net (fo=2, routed)           0.456    13.738    rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_3_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.124    13.862 r  rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_2/O
                         net (fo=1, routed)           0.171    14.033    rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_2_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.124    14.157 r  rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_1/O
                         net (fo=2, routed)           0.344    14.501    rand_auto/rand_gen/M_randint1_d[0]
    SLICE_X8Y43          FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.450    14.855    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[0]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)       -0.031    15.048    rand_auto/rand_gen/M_randint1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -14.501    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.951ns  (logic 4.919ns (54.953%)  route 4.032ns (45.047%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.635     5.219    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     5.675 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/Q
                         net (fo=82, routed)          1.810     7.485    rand_auto/rand_gen/alu/adder/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.152     7.637 r  rand_auto/rand_gen/alu/adder/s0_i_3__0/O
                         net (fo=1, routed)           0.673     8.311    rand_auto/rand_gen/alu/adder/M_alu_b[2]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[2]_P[2])
                                                      3.864    12.175 r  rand_auto/rand_gen/alu/adder/s0/P[2]
                         net (fo=1, routed)           0.590    12.765    rand_auto/rand_gen/alu/adder/s0_n_103
    SLICE_X11Y45         LUT5 (Prop_lut5_I4_O)        0.120    12.885 r  rand_auto/rand_gen/alu/adder/M_randint1_q[2]_i_7/O
                         net (fo=1, routed)           0.453    13.338    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[2]_1
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.327    13.665 r  rand_auto/rand_gen/rand_gen/M_randint1_q[2]_i_1/O
                         net (fo=2, routed)           0.506    14.171    rand_auto/rand_gen/M_randint1_d[2]
    SLICE_X10Y44         FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.451    14.856    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X10Y44         FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[2]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)       -0.045    15.035    rand_auto/rand_gen/M_randint1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -14.171    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.009ns  (logic 4.919ns (54.602%)  route 4.090ns (45.398%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.635     5.219    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     5.675 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/Q
                         net (fo=82, routed)          1.810     7.485    rand_auto/rand_gen/alu/adder/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.152     7.637 r  rand_auto/rand_gen/alu/adder/s0_i_3__0/O
                         net (fo=1, routed)           0.673     8.311    rand_auto/rand_gen/alu/adder/M_alu_b[2]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[2]_P[2])
                                                      3.864    12.175 r  rand_auto/rand_gen/alu/adder/s0/P[2]
                         net (fo=1, routed)           0.590    12.765    rand_auto/rand_gen/alu/adder/s0_n_103
    SLICE_X11Y45         LUT5 (Prop_lut5_I4_O)        0.120    12.885 r  rand_auto/rand_gen/alu/adder/M_randint1_q[2]_i_7/O
                         net (fo=1, routed)           0.453    13.338    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[2]_1
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.327    13.665 r  rand_auto/rand_gen/rand_gen/M_randint1_q[2]_i_1/O
                         net (fo=2, routed)           0.563    14.228    rand_auto/rand_gen/M_randint1_d[2]
    SLICE_X7Y44          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.517    14.922    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[2]/C
                         clock pessimism              0.297    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X7Y44          FDRE (Setup_fdre_C_D)       -0.047    15.137    rand_auto/rand_gen/M_randint_temp_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -14.228    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.485ns  (logic 4.720ns (55.631%)  route 3.765ns (44.369%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.635     5.219    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     5.675 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/Q
                         net (fo=82, routed)          1.810     7.485    rand_auto/rand_gen/alu/adder/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.152     7.637 r  rand_auto/rand_gen/alu/adder/s0_i_3__0/O
                         net (fo=1, routed)           0.673     8.311    rand_auto/rand_gen/alu/adder/M_alu_b[2]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[2]_P[3])
                                                      3.864    12.175 r  rand_auto/rand_gen/alu/adder/s0/P[3]
                         net (fo=1, routed)           0.610    12.785    rand_auto/rand_gen/rand_gen/P[2]
    SLICE_X10Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.909 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_5/O
                         net (fo=1, routed)           0.165    13.074    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_5_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.198 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_2/O
                         net (fo=2, routed)           0.506    13.704    rand_auto/rand_gen/M_randint1_d[3]
    SLICE_X9Y44          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.450    14.855    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X9Y44          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[3]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X9Y44          FDRE (Setup_fdre_C_D)       -0.047    15.032    rand_auto/rand_gen/M_randint_temp_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -13.704    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.573ns  (logic 4.720ns (55.058%)  route 3.853ns (44.942%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.635     5.219    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     5.675 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/Q
                         net (fo=82, routed)          1.810     7.485    rand_auto/rand_gen/alu/adder/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.152     7.637 r  rand_auto/rand_gen/alu/adder/s0_i_3__0/O
                         net (fo=1, routed)           0.673     8.311    rand_auto/rand_gen/alu/adder/M_alu_b[2]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.864    12.175 r  rand_auto/rand_gen/alu/adder/s0/P[14]
                         net (fo=1, routed)           0.917    13.092    rand_auto/rand_gen/rand_gen/P[13]
    SLICE_X10Y46         LUT6 (Prop_lut6_I2_O)        0.124    13.216 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[14]_i_3/O
                         net (fo=1, routed)           0.452    13.668    rand_auto/rand_gen/rand_gen/M_randint_temp_q[14]_i_3_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.792 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[14]_i_1/O
                         net (fo=1, routed)           0.000    13.792    rand_auto/rand_gen/M_alu_out[14]
    SLICE_X10Y46         FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.451    14.856    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[14]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X10Y46         FDRE (Setup_fdre_C_D)        0.077    15.157    rand_auto/rand_gen/M_randint_temp_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -13.792    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.517ns  (logic 2.440ns (28.650%)  route 6.077ns (71.350%))
  Logic Levels:           16  (LUT5=2 LUT6=14)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.635     5.219    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X7Y44          FDSE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDSE (Prop_fdse_C_Q)         0.456     5.675 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/Q
                         net (fo=77, routed)          0.938     6.613    rand_auto/rand_gen/rand_gen/Q[0]
    SLICE_X7Y44          LUT6 (Prop_lut6_I0_O)        0.124     6.737 f  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_11/O
                         net (fo=1, routed)           0.452     7.189    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_11_n_0
    SLICE_X7Y44          LUT6 (Prop_lut6_I0_O)        0.124     7.313 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_9/O
                         net (fo=1, routed)           0.455     7.768    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_9_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.892 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_6/O
                         net (fo=2, routed)           0.318     8.210    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_6_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.124     8.334 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[4]_i_4/O
                         net (fo=2, routed)           0.503     8.837    rand_auto/rand_gen/rand_gen/M_randint_temp_q[4]_i_4_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     8.961 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_4/O
                         net (fo=2, routed)           0.318     9.279    rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_4_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     9.403 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_4/O
                         net (fo=2, routed)           0.326     9.729    rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_4_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     9.853 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[7]_i_4/O
                         net (fo=2, routed)           0.303    10.156    rand_auto/rand_gen/rand_gen/M_randint_temp_q[7]_i_4_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.280 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_4/O
                         net (fo=2, routed)           0.391    10.671    rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_4_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.795 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_4/O
                         net (fo=2, routed)           0.161    10.956    rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_4_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I0_O)        0.124    11.080 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_4/O
                         net (fo=2, routed)           0.316    11.395    rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_4_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124    11.519 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_4/O
                         net (fo=2, routed)           0.183    11.702    rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_4_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124    11.826 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[12]_i_4/O
                         net (fo=2, routed)           0.328    12.154    rand_auto/rand_gen/rand_gen/M_randint_temp_q[12]_i_4_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I1_O)        0.124    12.278 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[13]_i_4/O
                         net (fo=2, routed)           0.294    12.573    rand_auto/rand_gen/rand_gen/M_randint_temp_q[13]_i_4_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.697 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_5/O
                         net (fo=2, routed)           0.461    13.158    rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_5_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.124    13.282 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_3/O
                         net (fo=2, routed)           0.330    13.612    rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_3_n_0
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.124    13.736 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_1/O
                         net (fo=1, routed)           0.000    13.736    rand_auto/rand_gen/M_alu_out[15]
    SLICE_X11Y46         FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.451    14.856    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X11Y46         FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[15]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.029    15.109    rand_auto/rand_gen/M_randint_temp_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.469ns  (logic 4.720ns (55.730%)  route 3.749ns (44.270%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.635     5.219    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     5.675 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/Q
                         net (fo=82, routed)          1.810     7.485    rand_auto/rand_gen/alu/adder/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.152     7.637 r  rand_auto/rand_gen/alu/adder/s0_i_3__0/O
                         net (fo=1, routed)           0.673     8.311    rand_auto/rand_gen/alu/adder/M_alu_b[2]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[2]_P[5])
                                                      3.864    12.175 r  rand_auto/rand_gen/alu/adder/s0/P[5]
                         net (fo=1, routed)           0.923    13.098    rand_auto/rand_gen/rand_gen/P[4]
    SLICE_X9Y45          LUT6 (Prop_lut6_I0_O)        0.124    13.222 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_3/O
                         net (fo=1, routed)           0.343    13.565    rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_3_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I3_O)        0.124    13.689 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_1/O
                         net (fo=1, routed)           0.000    13.689    rand_auto/rand_gen/M_alu_out[5]
    SLICE_X9Y44          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.450    14.855    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X9Y44          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[5]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X9Y44          FDRE (Setup_fdre_C_D)        0.029    15.108    rand_auto/rand_gen/M_randint_temp_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -13.689    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 4.720ns (56.714%)  route 3.602ns (43.286%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.635     5.219    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     5.675 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/Q
                         net (fo=82, routed)          1.810     7.485    rand_auto/rand_gen/alu/adder/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.152     7.637 r  rand_auto/rand_gen/alu/adder/s0_i_3__0/O
                         net (fo=1, routed)           0.673     8.311    rand_auto/rand_gen/alu/adder/M_alu_b[2]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[2]_P[3])
                                                      3.864    12.175 r  rand_auto/rand_gen/alu/adder/s0/P[3]
                         net (fo=1, routed)           0.610    12.785    rand_auto/rand_gen/rand_gen/P[2]
    SLICE_X10Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.909 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_5/O
                         net (fo=1, routed)           0.165    13.074    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_5_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.198 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_2/O
                         net (fo=2, routed)           0.344    13.542    rand_auto/rand_gen/M_randint1_d[3]
    SLICE_X10Y44         FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.451    14.856    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X10Y44         FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[3]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)       -0.028    15.052    rand_auto/rand_gen/M_randint1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 4.720ns (55.818%)  route 3.736ns (44.182%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.635     5.219    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     5.675 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/Q
                         net (fo=82, routed)          1.810     7.485    rand_auto/rand_gen/alu/adder/Q[2]
    SLICE_X9Y43          LUT3 (Prop_lut3_I1_O)        0.152     7.637 r  rand_auto/rand_gen/alu/adder/s0_i_3__0/O
                         net (fo=1, routed)           0.673     8.311    rand_auto/rand_gen/alu/adder/M_alu_b[2]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[2]_P[6])
                                                      3.864    12.175 r  rand_auto/rand_gen/alu/adder/s0/P[6]
                         net (fo=1, routed)           0.864    13.038    rand_auto/rand_gen/rand_gen/P[5]
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124    13.162 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_3/O
                         net (fo=1, routed)           0.389    13.551    rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_3_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I3_O)        0.124    13.675 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_1/O
                         net (fo=1, routed)           0.000    13.675    rand_auto/rand_gen/M_alu_out[6]
    SLICE_X7Y46          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.517    14.922    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[6]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X7Y46          FDRE (Setup_fdre_C_D)        0.029    15.188    rand_auto/rand_gen/M_randint_temp_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -13.675    
  -------------------------------------------------------------------
                         slack                                  1.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_w_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_z_q_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.741%)  route 0.249ns (60.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.594     1.538    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  rand_auto/rand_gen/rand_gen/M_w_q_reg[11]/Q
                         net (fo=4, routed)           0.249     1.950    rand_auto/rand_gen/rand_gen/M_rand_gen_num[11]
    SLICE_X4Y53          FDSE                                         r  rand_auto/rand_gen/rand_gen/M_z_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.861     2.051    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y53          FDSE                                         r  rand_auto/rand_gen/rand_gen/M_z_q_reg[11]/C
                         clock pessimism             -0.246     1.806    
    SLICE_X4Y53          FDSE (Hold_fdse_C_D)         0.072     1.878    rand_auto/rand_gen/rand_gen/M_z_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_y_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_x_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.509%)  route 0.232ns (64.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.594     1.538    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_y_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.128     1.666 r  rand_auto/rand_gen/rand_gen/M_y_q_reg[7]/Q
                         net (fo=1, routed)           0.232     1.898    rand_auto/rand_gen/rand_gen/M_y_q[7]
    SLICE_X5Y50          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_x_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.863     2.052    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_x_q_reg[7]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.018     1.825    rand_auto/rand_gen/rand_gen/M_x_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_w_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_z_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.561%)  route 0.251ns (60.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.594     1.538    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  rand_auto/rand_gen/rand_gen/M_w_q_reg[14]/Q
                         net (fo=4, routed)           0.251     1.952    rand_auto/rand_gen/rand_gen/M_rand_gen_num[14]
    SLICE_X6Y52          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_z_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.863     2.052    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X6Y52          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_z_q_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X6Y52          FDRE (Hold_fdre_C_D)         0.063     1.870    rand_auto/rand_gen/rand_gen/M_z_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 game/slowclk/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/slowclk/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.563     1.507    game/slowclk/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  game/slowclk/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  game/slowclk/M_ctr_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.785    game/slowclk/M_ctr_q_reg_n_0_[22]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  game/slowclk/M_ctr_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.942    game/slowclk/M_ctr_q_reg[20]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.995 r  game/slowclk/M_ctr_q_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.995    game/slowclk/M_ctr_q_reg[24]_i_1__0_n_7
    SLICE_X34Y50         FDRE                                         r  game/slowclk/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.829     2.019    game/slowclk/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  game/slowclk/M_ctr_q_reg[24]/C
                         clock pessimism             -0.246     1.774    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.908    game/slowclk/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_x_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_w_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.596     1.540    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_x_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  rand_auto/rand_gen/rand_gen/M_x_q_reg[8]/Q
                         net (fo=4, routed)           0.068     1.749    rand_auto/rand_gen/rand_gen/M_x_q[8]
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.045     1.794 r  rand_auto/rand_gen/rand_gen/M_w_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.794    rand_auto/rand_gen/rand_gen/M_w_d[8]
    SLICE_X2Y48          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.867     2.057    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[8]/C
                         clock pessimism             -0.504     1.553    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.120     1.673    rand_auto/rand_gen/rand_gen/M_w_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_x_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_w_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.226ns (45.699%)  route 0.269ns (54.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.592     1.536    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_x_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128     1.664 r  rand_auto/rand_gen/rand_gen/M_x_q_reg[7]/Q
                         net (fo=3, routed)           0.269     1.932    rand_auto/rand_gen/rand_gen/M_x_q[7]
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.098     2.030 r  rand_auto/rand_gen/rand_gen/M_w_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.030    rand_auto/rand_gen/rand_gen/M_w_d[7]
    SLICE_X4Y49          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.865     2.055    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[7]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.092     1.901    rand_auto/rand_gen/rand_gen/M_w_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_x_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_w_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.565     1.509    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_x_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  rand_auto/rand_gen/rand_gen/M_x_q_reg[31]/Q
                         net (fo=2, routed)           0.087     1.737    rand_auto/rand_gen/rand_gen/M_x_q[31]
    SLICE_X8Y52          LUT5 (Prop_lut5_I4_O)        0.048     1.785 r  rand_auto/rand_gen/rand_gen/M_w_q[31]_i_1/O
                         net (fo=1, routed)           0.000     1.785    rand_auto/rand_gen/rand_gen/M_w_d[31]
    SLICE_X8Y52          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.834     2.024    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[31]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X8Y52          FDRE (Hold_fdre_C_D)         0.133     1.655    rand_auto/rand_gen/rand_gen/M_w_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_x_q_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_w_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.231ns (43.685%)  route 0.298ns (56.315%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.592     1.536    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y52          FDSE                                         r  rand_auto/rand_gen/rand_gen/M_x_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDSE (Prop_fdse_C_Q)         0.141     1.677 r  rand_auto/rand_gen/rand_gen/M_x_q_reg[11]/Q
                         net (fo=4, routed)           0.209     1.886    rand_auto/rand_gen/rand_gen/M_x_q[11]
    SLICE_X6Y49          LUT6 (Prop_lut6_I4_O)        0.045     1.931 r  rand_auto/rand_gen/rand_gen/M_w_q[11]_i_2__0/O
                         net (fo=1, routed)           0.089     2.020    rand_auto/rand_gen/randseed/M_w_q_reg[11]
    SLICE_X6Y49          LUT3 (Prop_lut3_I2_O)        0.045     2.065 r  rand_auto/rand_gen/randseed/M_w_q[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.065    rand_auto/rand_gen/rand_gen/M_w_q_reg[12]_0[0]
    SLICE_X6Y49          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.865     2.055    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[11]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.121     1.930    rand_auto/rand_gen/rand_gen/M_w_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/rand_gen/M_w_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_w_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.083%)  route 0.316ns (62.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.592     1.536    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  rand_auto/rand_gen/rand_gen/M_w_q_reg[29]/Q
                         net (fo=3, routed)           0.316     1.992    rand_auto/rand_gen/rand_gen/M_w_q_reg_n_0_[29]
    SLICE_X4Y48          LUT6 (Prop_lut6_I4_O)        0.045     2.037 r  rand_auto/rand_gen/rand_gen/M_w_q[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.037    rand_auto/rand_gen/rand_gen/M_w_d[10]
    SLICE_X4Y48          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.865     2.055    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X4Y48          FDRE (Hold_fdre_C_D)         0.091     1.900    rand_auto/rand_gen/rand_gen/M_w_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rand_auto/rand_gen/randseed/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/rand_gen/M_w_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.184%)  route 0.358ns (65.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.592     1.536    rand_auto/rand_gen/randseed/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  rand_auto/rand_gen/randseed/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  rand_auto/rand_gen/randseed/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.358     2.035    rand_auto/rand_gen/rand_gen/M_randseed_value[17]
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.045     2.080 r  rand_auto/rand_gen/rand_gen/M_w_q[19]_i_1__0/O
                         net (fo=1, routed)           0.000     2.080    rand_auto/rand_gen/rand_gen/M_w_d[19]
    SLICE_X2Y49          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.867     2.057    rand_auto/rand_gen/rand_gen/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  rand_auto/rand_gen/rand_gen/M_w_q_reg[19]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.120     1.931    rand_auto/rand_gen/rand_gen/M_w_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y43    FSM_sequential_M_mode_controller_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y43    FSM_sequential_M_mode_controller_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y43    FSM_sequential_M_mode_controller_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y44    rand_auto/rand_gen/rand_gen/M_w_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y48    rand_auto/rand_gen/rand_gen/M_w_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y49    rand_auto/rand_gen/rand_gen/M_w_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y49    rand_auto/rand_gen/rand_gen/M_w_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y48    rand_auto/rand_gen/rand_gen/M_w_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y49    rand_auto/rand_gen/rand_gen/M_w_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    rand_auto/rand_gen/rand_gen/M_w_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48    rand_auto/rand_gen/rand_gen/M_w_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y46    rand_auto/rand_gen/rand_gen/M_x_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y49    rand_auto/rand_gen/rand_gen/M_x_q_reg[16]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y49    rand_auto/rand_gen/rand_gen/M_x_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y48    rand_auto/rand_gen/rand_gen/M_x_q_reg[24]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y48    rand_auto/rand_gen/rand_gen/M_x_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y48    rand_auto/rand_gen/rand_gen/M_x_q_reg[8]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y46    rand_auto/rand_gen/rand_gen/M_y_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y49    rand_auto/rand_gen/rand_gen/M_y_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y51    rand_auto/rand_gen/rand_gen/M_w_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    rand_auto/rand_gen/rand_gen/M_w_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y51    rand_auto/rand_gen/rand_gen/M_w_q_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50    rand_auto/rand_gen/rand_gen/M_w_q_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y50    rand_auto/rand_gen/rand_gen/M_w_q_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y51    rand_auto/rand_gen/rand_gen/M_w_q_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y51    rand_auto/rand_gen/rand_gen/M_w_q_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y51    rand_auto/rand_gen/rand_gen/M_w_q_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50    rand_auto/rand_gen/rand_gen/M_w_q_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50    rand_auto/rand_gen/rand_gen/M_w_q_reg[30]/C



