Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c8c94b36c41c41bba644ff9bf89476af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hybrid_adder_behav xil_defaultlib.tb_hybrid_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_calc
Compiling module xil_defaultlib.cla
Compiling module xil_defaultlib.hybrid_adder
Compiling module xil_defaultlib.tb_hybrid_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hybrid_adder_behav
