--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Jan 10 04:10:17 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     UniboardTop
Constraint file: UniboardTop_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 83.000000 -waveform { 0.000000 41.500000 } -name clk_12MHz [ get_ports { clk_12MHz } ]
            285 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 76.040ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \protocol_interface/uart_output/baud_gen/count_1673__i1  (from clk_12MHz +)
   Destination:    FD1S3AX    D              \protocol_interface/uart_output/baud_gen/clk_o_14  (to clk_12MHz +)

   Delay:                   6.800ns  (62.1% logic, 37.9% route), 18 logic levels.

 Constraint Details:

      6.800ns data_path \protocol_interface/uart_output/baud_gen/count_1673__i1 to \protocol_interface/uart_output/baud_gen/clk_o_14 meets
     83.000ns delay constraint less
      0.160ns L_S requirement (totaling 82.840ns) by 76.040ns

 Path Details: \protocol_interface/uart_output/baud_gen/count_1673__i1 to \protocol_interface/uart_output/baud_gen/clk_o_14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \protocol_interface/uart_output/baud_gen/count_1673__i1 (from clk_12MHz)
Route         2   e 1.315                                  \protocol_interface/uart_output/baud_gen/count[1]
A1_TO_FCO   ---     0.827           A[2] to COUT           \protocol_interface/uart_output/baud_gen/sub_1350_add_2_2
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n19618
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1350_add_2_4
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n19619
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1350_add_2_6
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n19620
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1350_add_2_8
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n19621
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1350_add_2_10
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n19622
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1350_add_2_12
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n19623
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1350_add_2_14
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n19624
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1350_add_2_16
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n19625
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1350_add_2_18
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n19626
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1350_add_2_20
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n19627
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1350_add_2_22
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n19628
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1350_add_2_24
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n19629
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1350_add_2_26
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n19630
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1350_add_2_28
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n19631
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1350_add_2_30
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n19632
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1350_add_2_32
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n19633
FCI_TO_F    ---     0.598            CIN to S[2]           \protocol_interface/uart_output/baud_gen/sub_1350_add_2_cout
Route         1   e 0.941                                  \protocol_interface/uart_output/baud_gen/n5221
                  --------
                    6.800  (62.1% logic, 37.9% route), 18 logic levels.


Passed:  The following path meets requirements by 76.040ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \protocol_interface/uart_input/baud_gen/count_1672__i1  (from clk_12MHz +)
   Destination:    FD1S3IX    D              \protocol_interface/uart_input/baud_gen/clk_o_14  (to clk_12MHz +)

   Delay:                   6.800ns  (62.1% logic, 37.9% route), 18 logic levels.

 Constraint Details:

      6.800ns data_path \protocol_interface/uart_input/baud_gen/count_1672__i1 to \protocol_interface/uart_input/baud_gen/clk_o_14 meets
     83.000ns delay constraint less
      0.160ns L_S requirement (totaling 82.840ns) by 76.040ns

 Path Details: \protocol_interface/uart_input/baud_gen/count_1672__i1 to \protocol_interface/uart_input/baud_gen/clk_o_14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \protocol_interface/uart_input/baud_gen/count_1672__i1 (from clk_12MHz)
Route         2   e 1.315                                  \protocol_interface/uart_input/baud_gen/count[1]
A1_TO_FCO   ---     0.827           A[2] to COUT           \protocol_interface/uart_input/baud_gen/sub_1348_add_2_2
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n19638
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1348_add_2_4
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n19639
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1348_add_2_6
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n19640
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1348_add_2_8
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n19641
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1348_add_2_10
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n19642
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1348_add_2_12
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n19643
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1348_add_2_14
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n19644
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1348_add_2_16
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n19645
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1348_add_2_18
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n19646
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1348_add_2_20
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n19647
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1348_add_2_22
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n19648
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1348_add_2_24
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n19649
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1348_add_2_26
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n19650
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1348_add_2_28
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n19651
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1348_add_2_30
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n19652
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1348_add_2_32
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n19653
FCI_TO_F    ---     0.598            CIN to S[2]           \protocol_interface/uart_input/baud_gen/sub_1348_add_2_cout
Route         1   e 0.941                                  \protocol_interface/uart_input/baud_gen/n5186
                  --------
                    6.800  (62.1% logic, 37.9% route), 18 logic levels.


Passed:  The following path meets requirements by 76.040ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \pwm_clk_div/count_1670__i0  (from clk_12MHz +)
   Destination:    FD1S3IX    D              \pwm_clk_div/count_1670__i31  (to clk_12MHz +)

   Delay:                   6.800ns  (62.1% logic, 37.9% route), 18 logic levels.

 Constraint Details:

      6.800ns data_path \pwm_clk_div/count_1670__i0 to \pwm_clk_div/count_1670__i31 meets
     83.000ns delay constraint less
      0.160ns L_S requirement (totaling 82.840ns) by 76.040ns

 Path Details: \pwm_clk_div/count_1670__i0 to \pwm_clk_div/count_1670__i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \pwm_clk_div/count_1670__i0 (from clk_12MHz)
Route         2   e 1.315                                  \pwm_clk_div/count[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \pwm_clk_div/count_1670_add_4_1
Route         1   e 0.020                                  \pwm_clk_div/n19702
FCI_TO_FCO  ---     0.157            CIN to COUT           \pwm_clk_div/count_1670_add_4_3
Route         1   e 0.020                                  \pwm_clk_div/n19703
FCI_TO_FCO  ---     0.157            CIN to COUT           \pwm_clk_div/count_1670_add_4_5
Route         1   e 0.020                                  \pwm_clk_div/n19704
FCI_TO_FCO  ---     0.157            CIN to COUT           \pwm_clk_div/count_1670_add_4_7
Route         1   e 0.020                                  \pwm_clk_div/n19705
FCI_TO_FCO  ---     0.157            CIN to COUT           \pwm_clk_div/count_1670_add_4_9
Route         1   e 0.020                                  \pwm_clk_div/n19706
FCI_TO_FCO  ---     0.157            CIN to COUT           \pwm_clk_div/count_1670_add_4_11
Route         1   e 0.020                                  \pwm_clk_div/n19707
FCI_TO_FCO  ---     0.157            CIN to COUT           \pwm_clk_div/count_1670_add_4_13
Route         1   e 0.020                                  \pwm_clk_div/n19708
FCI_TO_FCO  ---     0.157            CIN to COUT           \pwm_clk_div/count_1670_add_4_15
Route         1   e 0.020                                  \pwm_clk_div/n19709
FCI_TO_FCO  ---     0.157            CIN to COUT           \pwm_clk_div/count_1670_add_4_17
Route         1   e 0.020                                  \pwm_clk_div/n19710
FCI_TO_FCO  ---     0.157            CIN to COUT           \pwm_clk_div/count_1670_add_4_19
Route         1   e 0.020                                  \pwm_clk_div/n19711
FCI_TO_FCO  ---     0.157            CIN to COUT           \pwm_clk_div/count_1670_add_4_21
Route         1   e 0.020                                  \pwm_clk_div/n19712
FCI_TO_FCO  ---     0.157            CIN to COUT           \pwm_clk_div/count_1670_add_4_23
Route         1   e 0.020                                  \pwm_clk_div/n19713
FCI_TO_FCO  ---     0.157            CIN to COUT           \pwm_clk_div/count_1670_add_4_25
Route         1   e 0.020                                  \pwm_clk_div/n19714
FCI_TO_FCO  ---     0.157            CIN to COUT           \pwm_clk_div/count_1670_add_4_27
Route         1   e 0.020                                  \pwm_clk_div/n19715
FCI_TO_FCO  ---     0.157            CIN to COUT           \pwm_clk_div/count_1670_add_4_29
Route         1   e 0.020                                  \pwm_clk_div/n19716
FCI_TO_FCO  ---     0.157            CIN to COUT           \pwm_clk_div/count_1670_add_4_31
Route         1   e 0.020                                  \pwm_clk_div/n19717
FCI_TO_F    ---     0.598            CIN to S[2]           \pwm_clk_div/count_1670_add_4_33
Route         1   e 0.941                                  \pwm_clk_div/n135
                  --------
                    6.800  (62.1% logic, 37.9% route), 18 logic levels.

Report: 6.960 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 83.000000          |             |             |
-waveform { 0.000000 41.500000 } -name  |             |             |
clk_12MHz [ get_ports { clk_12MHz } ]   |    83.000 ns|     6.960 ns|    18  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  4300 paths, 932 nets, and 1802 connections (91.2% coverage)


Peak memory: 230645760 bytes, TRCE: 8192 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
