

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Mon Apr  3 17:59:22 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_24
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.632 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       16|       17|  0.160 us|  0.170 us|   16|   16|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |       16|       16|         5|          4|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.32ns)   --->   "%br_ln22 = br void %rewind_header" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:22]   --->   Operation 9 'br' 'br_ln22' <Predicate = true> <Delay = 1.32>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.inc.split, i1 1, void %for.end"   --->   Operation 10 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%in_stream_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_stream" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:18]   --->   Operation 11 'read' 'in_stream_read' <Predicate = (do_init)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%in_stream_read_1 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_stream" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:19]   --->   Operation 12 'read' 'in_stream_read_1' <Predicate = (do_init)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 1.32>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%bram_V_rewind = phi i32 0, void %entry, i32 %bram_V_phi, void %for.inc.split, i32 0, void %for.end" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:21]   --->   Operation 13 'phi' 'bram_V_rewind' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (1.32ns)   --->   "%br_ln0 = br i1 %do_init, void %for.inc.split, void %rewind_init"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 1.32>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%in_stream_read_2 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_stream" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:20]   --->   Operation 15 'read' 'in_stream_read_2' <Predicate = (do_init)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 4.63>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%i1 = phi i2 0, void %entry, i2 %i, void %for.inc.split, i2 0, void %for.end"   --->   Operation 16 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:12]   --->   Operation 17 'spectopmodule' 'spectopmodule_ln12' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_stream"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%in_stream_read_3 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_stream" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:21]   --->   Operation 20 'read' 'in_stream_read_3' <Predicate = (do_init)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%bram_V = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %in_stream_read_3, i8 %in_stream_read_2, i8 %in_stream_read_1, i8 %in_stream_read" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:21]   --->   Operation 21 'bitconcatenate' 'bram_V' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (1.32ns)   --->   "%br_ln22 = br void %for.inc.split" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:22]   --->   Operation 22 'br' 'br_ln22' <Predicate = (do_init)> <Delay = 1.32>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%bram_V_phi = phi i32 %bram_V, void %rewind_init, i32 %bram_V_rewind, void %rewind_header"   --->   Operation 23 'phi' 'bram_V_phi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %i1, i3 0" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:24]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i5 %shl_ln" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:24]   --->   Operation 25 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (3.30ns)   --->   "%lshr_ln24 = lshr i32 %bram_V_phi, i32 %zext_ln24" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:24]   --->   Operation 26 'lshr' 'lshr_ln24' <Predicate = true> <Delay = 3.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %lshr_ln24" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:24]   --->   Operation 27 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i8 %trunc_ln24"   --->   Operation 28 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (0.00ns)   --->   "%write_ln24 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream, i32 %zext_ln186" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:24]   --->   Operation 29 'write' 'write_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 30 [1/1] (1.20ns)   --->   "%i = add i2 %i1, i2 1" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:22]   --->   Operation 30 'add' 'i' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln22 = icmp_eq  i2 %i1, i2 3" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:22]   --->   Operation 31 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %rewind_header, void %for.end" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:22]   --->   Operation 32 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln26 = br void %rewind_header" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:26]   --->   Operation 33 'br' 'br_ln26' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:23]   --->   Operation 35 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:22]   --->   Operation 36 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/2] (0.00ns)   --->   "%write_ln24 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream, i32 %zext_ln186" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:24]   --->   Operation 37 'write' 'write_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%return_ln26 = return void @_ssdm_op_Return" [../../../../OneDrive/Desktop/vitis/bram_B.cpp:26]   --->   Operation 38 'return' 'return_ln26' <Predicate = (icmp_ln22)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
br_ln22            (br               ) [ 0111111]
do_init            (phi              ) [ 0011111]
in_stream_read     (read             ) [ 0001110]
in_stream_read_1   (read             ) [ 0000110]
bram_V_rewind      (phi              ) [ 0011111]
br_ln0             (br               ) [ 0011111]
in_stream_read_2   (read             ) [ 0000010]
i1                 (phi              ) [ 0011111]
spectopmodule_ln12 (spectopmodule    ) [ 0000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000]
in_stream_read_3   (read             ) [ 0000000]
bram_V             (bitconcatenate   ) [ 0000000]
br_ln22            (br               ) [ 0000000]
bram_V_phi         (phi              ) [ 0111111]
shl_ln             (bitconcatenate   ) [ 0000000]
zext_ln24          (zext             ) [ 0000000]
lshr_ln24          (lshr             ) [ 0000000]
trunc_ln24         (trunc            ) [ 0000000]
zext_ln186         (zext             ) [ 0010001]
i                  (add              ) [ 0111111]
icmp_ln22          (icmp             ) [ 0011111]
br_ln22            (br               ) [ 0111111]
br_ln26            (br               ) [ 0111111]
empty              (speclooptripcount) [ 0000000]
specpipeline_ln23  (specpipeline     ) [ 0000000]
specloopname_ln22  (specloopname     ) [ 0000000]
write_ln24         (write            ) [ 0000000]
return_ln26        (return           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="grp_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_stream_read/2 in_stream_read_1/3 in_stream_read_2/4 in_stream_read_3/5 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="8" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln24/5 "/>
</bind>
</comp>

<comp id="69" class="1005" name="do_init_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="do_init_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="1" slack="1"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="4" bw="1" slack="1"/>
<pin id="80" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="bram_V_rewind_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="1"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bram_V_rewind (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="bram_V_rewind_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="3"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="32" slack="1"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="4" bw="1" slack="1"/>
<pin id="96" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bram_V_rewind/4 "/>
</bind>
</comp>

<comp id="101" class="1005" name="i1_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="2" slack="4"/>
<pin id="103" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="i1_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="4"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="2" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="4" bw="1" slack="0"/>
<pin id="111" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/5 "/>
</bind>
</comp>

<comp id="115" class="1005" name="bram_V_phi_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bram_V_phi (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="bram_V_phi_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="32" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bram_V_phi/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="bram_V_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="0"/>
<pin id="130" dir="0" index="2" bw="8" slack="1"/>
<pin id="131" dir="0" index="3" bw="8" slack="2"/>
<pin id="132" dir="0" index="4" bw="8" slack="3"/>
<pin id="133" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="bram_V/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="shl_ln_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="2" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln24_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="lshr_ln24_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="5" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln24/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln24_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln186_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln22_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="return_ln26_fu_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln26/6 "/>
</bind>
</comp>

<comp id="178" class="1005" name="in_stream_read_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="3"/>
<pin id="180" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="in_stream_read "/>
</bind>
</comp>

<comp id="183" class="1005" name="in_stream_read_1_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="2"/>
<pin id="185" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="in_stream_read_1 "/>
</bind>
</comp>

<comp id="188" class="1005" name="in_stream_read_2_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="1"/>
<pin id="190" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_stream_read_2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="zext_ln186_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln186 "/>
</bind>
</comp>

<comp id="198" class="1005" name="i_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="203" class="1005" name="icmp_ln22_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="40" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="82"><net_src comp="69" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="69" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="84"><net_src comp="69" pin="1"/><net_sink comp="74" pin=4"/></net>

<net id="85"><net_src comp="74" pin="6"/><net_sink comp="69" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="86" pin="1"/><net_sink comp="90" pin=4"/></net>

<net id="100"><net_src comp="90" pin="6"/><net_sink comp="86" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="105" pin=4"/></net>

<net id="118"><net_src comp="115" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="125"><net_src comp="86" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="126"><net_src comp="119" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="56" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="127" pin="5"/><net_sink comp="119" pin=0"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="105" pin="6"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="119" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="145" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="168"><net_src comp="105" pin="6"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="105" pin="6"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="56" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="127" pin=4"/></net>

<net id="186"><net_src comp="56" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="127" pin=3"/></net>

<net id="191"><net_src comp="56" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="196"><net_src comp="159" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="201"><net_src comp="164" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="206"><net_src comp="170" pin="2"/><net_sink comp="203" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {6 }
 - Input state : 
	Port: dut : in_stream | {2 3 4 5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		bram_V_phi : 1
		shl_ln : 1
		zext_ln24 : 2
		lshr_ln24 : 2
		trunc_ln24 : 3
		zext_ln186 : 4
		write_ln24 : 5
		i : 1
		icmp_ln22 : 1
		br_ln22 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   lshr   |  lshr_ln24_fu_149  |    0    |   100   |
|----------|--------------------|---------|---------|
|    add   |      i_fu_164      |    0    |    10   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln22_fu_170  |    0    |    8    |
|----------|--------------------|---------|---------|
|   read   |   grp_read_fu_56   |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_62  |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|    bram_V_fu_127   |    0    |    0    |
|          |    shl_ln_fu_137   |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln24_fu_145  |    0    |    0    |
|          |  zext_ln186_fu_159 |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln24_fu_155 |    0    |    0    |
|----------|--------------------|---------|---------|
|  return  | return_ln26_fu_176 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   118   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   bram_V_phi_reg_115   |   32   |
|  bram_V_rewind_reg_86  |   32   |
|     do_init_reg_69     |    1   |
|       i1_reg_101       |    2   |
|        i_reg_198       |    2   |
|    icmp_ln22_reg_203   |    1   |
|in_stream_read_1_reg_183|    8   |
|in_stream_read_2_reg_188|    8   |
| in_stream_read_reg_178 |    8   |
|   zext_ln186_reg_193   |   32   |
+------------------------+--------+
|          Total         |   126  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_62   |  p2  |   2  |   8  |   16   ||    9    |
|    do_init_reg_69    |  p0  |   3  |   1  |    3   ||    9    |
| bram_V_rewind_reg_86 |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   83   || 3.99721 ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   118  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   27   |
|  Register |    -   |   126  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   126  |   145  |
+-----------+--------+--------+--------+
