{"Sang Woo Jun": [0.9993349462747574, ["BlueDBM: an appliance for big data analytics", ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "https://doi.org/10.1145/2749469.2750412", "isca", 2015]], "Ming Liu": [0, ["BlueDBM: an appliance for big data analytics", ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "https://doi.org/10.1145/2749469.2750412", "isca", 2015]], "Sungjin Lee": [0.8338429629802704, ["BlueDBM: an appliance for big data analytics", ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "https://doi.org/10.1145/2749469.2750412", "isca", 2015]], "Jamey Hicks": [0, ["BlueDBM: an appliance for big data analytics", ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "https://doi.org/10.1145/2749469.2750412", "isca", 2015]], "John Ankcorn": [0, ["BlueDBM: an appliance for big data analytics", ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "https://doi.org/10.1145/2749469.2750412", "isca", 2015]], "Myron King": [0, ["BlueDBM: an appliance for big data analytics", ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "https://doi.org/10.1145/2749469.2750412", "isca", 2015]], "Shuotao Xu": [0, ["BlueDBM: an appliance for big data analytics", ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "https://doi.org/10.1145/2749469.2750412", "isca", 2015]], "Arvind": [0, ["BlueDBM: an appliance for big data analytics", ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "https://doi.org/10.1145/2749469.2750412", "isca", 2015]], "Chao Li": [0, ["Towards sustainable in-situ server systems in the big data era", ["Chao Li", "Yang Hu", "Longjun Liu", "Juncheng Gu", "Mingcong Song", "Xiaoyao Liang", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2749469.2750381", "isca", 2015], ["HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy", ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Juncheng Gu", "Tao Li", "Jingmin Xin", "Nanning Zheng"], "https://doi.org/10.1145/2749469.2750384", "isca", 2015]], "Yang Hu": [0, ["Towards sustainable in-situ server systems in the big data era", ["Chao Li", "Yang Hu", "Longjun Liu", "Juncheng Gu", "Mingcong Song", "Xiaoyao Liang", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2749469.2750381", "isca", 2015], ["HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy", ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Juncheng Gu", "Tao Li", "Jingmin Xin", "Nanning Zheng"], "https://doi.org/10.1145/2749469.2750384", "isca", 2015]], "Longjun Liu": [0, ["Towards sustainable in-situ server systems in the big data era", ["Chao Li", "Yang Hu", "Longjun Liu", "Juncheng Gu", "Mingcong Song", "Xiaoyao Liang", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2749469.2750381", "isca", 2015], ["HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy", ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Juncheng Gu", "Tao Li", "Jingmin Xin", "Nanning Zheng"], "https://doi.org/10.1145/2749469.2750384", "isca", 2015]], "Juncheng Gu": [0.029289280995726585, ["Towards sustainable in-situ server systems in the big data era", ["Chao Li", "Yang Hu", "Longjun Liu", "Juncheng Gu", "Mingcong Song", "Xiaoyao Liang", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2749469.2750381", "isca", 2015], ["HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy", ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Juncheng Gu", "Tao Li", "Jingmin Xin", "Nanning Zheng"], "https://doi.org/10.1145/2749469.2750384", "isca", 2015]], "Mingcong Song": [9.97455686047033e-06, ["Towards sustainable in-situ server systems in the big data era", ["Chao Li", "Yang Hu", "Longjun Liu", "Juncheng Gu", "Mingcong Song", "Xiaoyao Liang", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2749469.2750381", "isca", 2015]], "Xiaoyao Liang": [0, ["Towards sustainable in-situ server systems in the big data era", ["Chao Li", "Yang Hu", "Longjun Liu", "Juncheng Gu", "Mingcong Song", "Xiaoyao Liang", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2749469.2750381", "isca", 2015]], "Jingling Yuan": [0, ["Towards sustainable in-situ server systems in the big data era", ["Chao Li", "Yang Hu", "Longjun Liu", "Juncheng Gu", "Mingcong Song", "Xiaoyao Liang", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2749469.2750381", "isca", 2015]], "Tao Li": [0, ["Towards sustainable in-situ server systems in the big data era", ["Chao Li", "Yang Hu", "Longjun Liu", "Juncheng Gu", "Mingcong Song", "Xiaoyao Liang", "Jingling Yuan", "Tao Li"], "https://doi.org/10.1145/2749469.2750381", "isca", 2015], ["HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy", ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Juncheng Gu", "Tao Li", "Jingmin Xin", "Nanning Zheng"], "https://doi.org/10.1145/2749469.2750384", "isca", 2015]], "Johann Hauswald": [0, ["DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers", ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2749469.2749472", "isca", 2015]], "Yiping Kang": [7.76787434375592e-08, ["DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers", ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2749469.2749472", "isca", 2015]], "Michael A. Laurenzano": [0, ["DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers", ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2749469.2749472", "isca", 2015]], "Quan Chen": [0, ["DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers", ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2749469.2749472", "isca", 2015]], "Cheng Li": [0, ["DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers", ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2749469.2749472", "isca", 2015]], "Trevor N. Mudge": [0, ["DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers", ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2749469.2749472", "isca", 2015]], "Ronald G. Dreslinski": [0, ["DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers", ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2749469.2749472", "isca", 2015], ["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "Jason Mars": [0, ["DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers", ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2749469.2749472", "isca", 2015], ["Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers", ["Matt Skach", "Manish Arora", "Chang-Hong Hsu", "Qi Li", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/2749469.2749474", "isca", 2015]], "Lingjia Tang": [0, ["DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers", ["Johann Hauswald", "Yiping Kang", "Michael A. Laurenzano", "Quan Chen", "Cheng Li", "Trevor N. Mudge", "Ronald G. Dreslinski", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2749469.2749472", "isca", 2015], ["Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers", ["Matt Skach", "Manish Arora", "Chang-Hong Hsu", "Qi Li", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/2749469.2749474", "isca", 2015]], "Nandita Vijaykumar": [0, ["A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps", ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "https://doi.org/10.1145/2749469.2750399", "isca", 2015]], "Gennady Pekhimenko": [0, ["A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps", ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "https://doi.org/10.1145/2749469.2750399", "isca", 2015], ["Page overlays: an enhanced virtual memory framework to enable fine-grained memory management", ["Vivek Seshadri", "Gennady Pekhimenko", "Olatunji Ruwase", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry", "Trishul M. Chilimbi"], "https://doi.org/10.1145/2749469.2750379", "isca", 2015]], "Adwait Jog": [0, ["A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps", ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "https://doi.org/10.1145/2749469.2750399", "isca", 2015]], "Abhishek Bhowmick": [0, ["A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps", ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "https://doi.org/10.1145/2749469.2750399", "isca", 2015]], "Rachata Ausavarungnirun": [0, ["A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps", ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "https://doi.org/10.1145/2749469.2750399", "isca", 2015]], "Chita R. Das": [0, ["A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps", ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "https://doi.org/10.1145/2749469.2750399", "isca", 2015], ["VIP: virtualizing IP chains on handheld platforms", ["Nachiappan Chidambaram Nachiappan", "Haibo Zhang", "Jihyun Ryoo", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2749469.2750382", "isca", 2015]], "Mahmut T. Kandemir": [0, ["A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps", ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "https://doi.org/10.1145/2749469.2750399", "isca", 2015], ["VIP: virtualizing IP chains on handheld platforms", ["Nachiappan Chidambaram Nachiappan", "Haibo Zhang", "Jihyun Ryoo", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2749469.2750382", "isca", 2015]], "Todd C. Mowry": [0, ["A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps", ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "https://doi.org/10.1145/2749469.2750399", "isca", 2015], ["Page overlays: an enhanced virtual memory framework to enable fine-grained memory management", ["Vivek Seshadri", "Gennady Pekhimenko", "Olatunji Ruwase", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry", "Trishul M. Chilimbi"], "https://doi.org/10.1145/2749469.2750379", "isca", 2015]], "Onur Mutlu": [0, ["A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps", ["Nandita Vijaykumar", "Gennady Pekhimenko", "Adwait Jog", "Abhishek Bhowmick", "Rachata Ausavarungnirun", "Chita R. Das", "Mahmut T. Kandemir", "Todd C. Mowry", "Onur Mutlu"], "https://doi.org/10.1145/2749469.2750399", "isca", 2015], ["Page overlays: an enhanced virtual memory framework to enable fine-grained memory management", ["Vivek Seshadri", "Gennady Pekhimenko", "Olatunji Ruwase", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry", "Trishul M. Chilimbi"], "https://doi.org/10.1145/2749469.2750379", "isca", 2015], ["A scalable processing-in-memory accelerator for parallel graph processing", ["Junwhan Ahn", "Sungpack Hong", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750386", "isca", 2015], ["PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture", ["Junwhan Ahn", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750385", "isca", 2015]], "Indrani Paul": [0, ["Harmonia: balancing compute and memory power in high-performance GPUs", ["Indrani Paul", "Wei Huang", "Manish Arora", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2749469.2750404", "isca", 2015]], "Wei Huang": [0, ["Harmonia: balancing compute and memory power in high-performance GPUs", ["Indrani Paul", "Wei Huang", "Manish Arora", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2749469.2750404", "isca", 2015]], "Manish Arora": [0, ["Harmonia: balancing compute and memory power in high-performance GPUs", ["Indrani Paul", "Wei Huang", "Manish Arora", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2749469.2750404", "isca", 2015], ["Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers", ["Matt Skach", "Manish Arora", "Chang-Hong Hsu", "Qi Li", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/2749469.2749474", "isca", 2015]], "Sudhakar Yalamanchili": [0, ["Harmonia: balancing compute and memory power in high-performance GPUs", ["Indrani Paul", "Wei Huang", "Manish Arora", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2749469.2750404", "isca", 2015], ["Dynamic thread block launch: a lightweight execution mechanism to support irregular applications on GPUs", ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2749469.2750393", "isca", 2015]], "Vasileios Karakostas": [0, ["Redundant memory mappings for fast access to large memories", ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1145/2749469.2749471", "isca", 2015]], "Jayneel Gandhi": [0, ["Redundant memory mappings for fast access to large memories", ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1145/2749469.2749471", "isca", 2015]], "Furkan Ayar": [0, ["Redundant memory mappings for fast access to large memories", ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1145/2749469.2749471", "isca", 2015]], "Adrian Cristal": [0, ["Redundant memory mappings for fast access to large memories", ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1145/2749469.2749471", "isca", 2015]], "Mark D. Hill": [0, ["Redundant memory mappings for fast access to large memories", ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1145/2749469.2749471", "isca", 2015]], "Kathryn S. McKinley": [0, ["Redundant memory mappings for fast access to large memories", ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1145/2749469.2749471", "isca", 2015], ["Computer performance microscopy with Shim", ["Xi Yang", "Stephen M. Blackburn", "Kathryn S. McKinley"], "https://doi.org/10.1145/2749469.2750401", "isca", 2015]], "Mario Nemirovsky": [0, ["Redundant memory mappings for fast access to large memories", ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1145/2749469.2749471", "isca", 2015]], "Michael M. Swift": [0, ["Redundant memory mappings for fast access to large memories", ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1145/2749469.2749471", "isca", 2015]], "Osman S. Unsal": [0, ["Redundant memory mappings for fast access to large memories", ["Vasileios Karakostas", "Jayneel Gandhi", "Furkan Ayar", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1145/2749469.2749471", "isca", 2015]], "Vivek Seshadri": [0, ["Page overlays: an enhanced virtual memory framework to enable fine-grained memory management", ["Vivek Seshadri", "Gennady Pekhimenko", "Olatunji Ruwase", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry", "Trishul M. Chilimbi"], "https://doi.org/10.1145/2749469.2750379", "isca", 2015]], "Olatunji Ruwase": [0, ["Page overlays: an enhanced virtual memory framework to enable fine-grained memory management", ["Vivek Seshadri", "Gennady Pekhimenko", "Olatunji Ruwase", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry", "Trishul M. Chilimbi"], "https://doi.org/10.1145/2749469.2750379", "isca", 2015]], "Phillip B. Gibbons": [0, ["Page overlays: an enhanced virtual memory framework to enable fine-grained memory management", ["Vivek Seshadri", "Gennady Pekhimenko", "Olatunji Ruwase", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry", "Trishul M. Chilimbi"], "https://doi.org/10.1145/2749469.2750379", "isca", 2015]], "Michael A. Kozuch": [0, ["Page overlays: an enhanced virtual memory framework to enable fine-grained memory management", ["Vivek Seshadri", "Gennady Pekhimenko", "Olatunji Ruwase", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry", "Trishul M. Chilimbi"], "https://doi.org/10.1145/2749469.2750379", "isca", 2015]], "Trishul M. Chilimbi": [0, ["Page overlays: an enhanced virtual memory framework to enable fine-grained memory management", ["Vivek Seshadri", "Gennady Pekhimenko", "Olatunji Ruwase", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry", "Trishul M. Chilimbi"], "https://doi.org/10.1145/2749469.2750379", "isca", 2015]], "Zidong Du": [0, ["ShiDianNao: shifting vision processing closer to the sensor", ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "https://doi.org/10.1145/2749469.2750389", "isca", 2015]], "Robert Fasthuber": [0, ["ShiDianNao: shifting vision processing closer to the sensor", ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "https://doi.org/10.1145/2749469.2750389", "isca", 2015]], "Tianshi Chen": [0, ["ShiDianNao: shifting vision processing closer to the sensor", ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "https://doi.org/10.1145/2749469.2750389", "isca", 2015]], "Paolo Ienne": [0, ["ShiDianNao: shifting vision processing closer to the sensor", ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "https://doi.org/10.1145/2749469.2750389", "isca", 2015]], "Ling Li": [0, ["ShiDianNao: shifting vision processing closer to the sensor", ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "https://doi.org/10.1145/2749469.2750389", "isca", 2015]], "Tao Luo": [0, ["ShiDianNao: shifting vision processing closer to the sensor", ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "https://doi.org/10.1145/2749469.2750389", "isca", 2015]], "Xiaobing Feng": [0, ["ShiDianNao: shifting vision processing closer to the sensor", ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "https://doi.org/10.1145/2749469.2750389", "isca", 2015]], "Yunji Chen": [0, ["ShiDianNao: shifting vision processing closer to the sensor", ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "https://doi.org/10.1145/2749469.2750389", "isca", 2015]], "Olivier Temam": [0, ["ShiDianNao: shifting vision processing closer to the sensor", ["Zidong Du", "Robert Fasthuber", "Tianshi Chen", "Paolo Ienne", "Ling Li", "Tao Luo", "Xiaobing Feng", "Yunji Chen", "Olivier Temam"], "https://doi.org/10.1145/2749469.2750389", "isca", 2015]], "Junwhan Ahn": [0.8861767500638962, ["A scalable processing-in-memory accelerator for parallel graph processing", ["Junwhan Ahn", "Sungpack Hong", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750386", "isca", 2015], ["PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture", ["Junwhan Ahn", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750385", "isca", 2015]], "Sungpack Hong": [0.9929379224777222, ["A scalable processing-in-memory accelerator for parallel graph processing", ["Junwhan Ahn", "Sungpack Hong", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750386", "isca", 2015]], "Sungjoo Yoo": [1, ["A scalable processing-in-memory accelerator for parallel graph processing", ["Junwhan Ahn", "Sungpack Hong", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750386", "isca", 2015], ["PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture", ["Junwhan Ahn", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750385", "isca", 2015]], "Kiyoung Choi": [1, ["A scalable processing-in-memory accelerator for parallel graph processing", ["Junwhan Ahn", "Sungpack Hong", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750386", "isca", 2015], ["PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture", ["Junwhan Ahn", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750385", "isca", 2015]], "Chen-Han Ho": [0, ["Efficient execution of memory access phases using dataflow specialization", ["Chen-Han Ho", "Sung Jin Kim", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2749469.2750390", "isca", 2015]], "Sung Jin Kim": [0.8338429629802704, ["Efficient execution of memory access phases using dataflow specialization", ["Chen-Han Ho", "Sung Jin Kim", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2749469.2750390", "isca", 2015]], "Karthikeyan Sankaralingam": [0, ["Efficient execution of memory access phases using dataflow specialization", ["Chen-Han Ho", "Sung Jin Kim", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2749469.2750390", "isca", 2015], ["Exploring the potential of heterogeneous von neumann/dataflow execution models", ["Tony Nowatzki", "Vinay Gangadhar", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2749469.2750380", "isca", 2015]], "Berkin Akin": [0, ["Data reorganization in memory using 3D-stacked DRAM", ["Berkin Akin", "Franz Franchetti", "James C. Hoe"], "https://doi.org/10.1145/2749469.2750397", "isca", 2015]], "Franz Franchetti": [0, ["Data reorganization in memory using 3D-stacked DRAM", ["Berkin Akin", "Franz Franchetti", "James C. Hoe"], "https://doi.org/10.1145/2749469.2750397", "isca", 2015]], "James C. Hoe": [0, ["Data reorganization in memory using 3D-stacked DRAM", ["Berkin Akin", "Franz Franchetti", "James C. Hoe"], "https://doi.org/10.1145/2749469.2750397", "isca", 2015]], "Takuya Nakaike": [0, ["Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8", ["Takuya Nakaike", "Rei Odaira", "Matthew Gaudet", "Maged M. Michael", "Hisanobu Tomari"], "https://doi.org/10.1145/2749469.2750403", "isca", 2015]], "Rei Odaira": [0, ["Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8", ["Takuya Nakaike", "Rei Odaira", "Matthew Gaudet", "Maged M. Michael", "Hisanobu Tomari"], "https://doi.org/10.1145/2749469.2750403", "isca", 2015]], "Matthew Gaudet": [0, ["Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8", ["Takuya Nakaike", "Rei Odaira", "Matthew Gaudet", "Maged M. Michael", "Hisanobu Tomari"], "https://doi.org/10.1145/2749469.2750403", "isca", 2015]], "Maged M. Michael": [0, ["Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8", ["Takuya Nakaike", "Rei Odaira", "Matthew Gaudet", "Maged M. Michael", "Hisanobu Tomari"], "https://doi.org/10.1145/2749469.2750403", "isca", 2015]], "Hisanobu Tomari": [0, ["Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8", ["Takuya Nakaike", "Rei Odaira", "Matthew Gaudet", "Maged M. Michael", "Hisanobu Tomari"], "https://doi.org/10.1145/2749469.2750403", "isca", 2015]], "Svilen Kanev": [0, ["Profiling a warehouse-scale computer", ["Svilen Kanev", "Juan Pablo Darago", "Kim M. Hazelwood", "Parthasarathy Ranganathan", "Tipp Moseley", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2749469.2750392", "isca", 2015]], "Juan Pablo Darago": [0, ["Profiling a warehouse-scale computer", ["Svilen Kanev", "Juan Pablo Darago", "Kim M. Hazelwood", "Parthasarathy Ranganathan", "Tipp Moseley", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2749469.2750392", "isca", 2015]], "Kim M. Hazelwood": [0, ["Profiling a warehouse-scale computer", ["Svilen Kanev", "Juan Pablo Darago", "Kim M. Hazelwood", "Parthasarathy Ranganathan", "Tipp Moseley", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2749469.2750392", "isca", 2015]], "Parthasarathy Ranganathan": [0, ["Profiling a warehouse-scale computer", ["Svilen Kanev", "Juan Pablo Darago", "Kim M. Hazelwood", "Parthasarathy Ranganathan", "Tipp Moseley", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2749469.2750392", "isca", 2015], ["Heracles: improving resource efficiency at scale", ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Parthasarathy Ranganathan", "Christos Kozyrakis"], "https://doi.org/10.1145/2749469.2749475", "isca", 2015]], "Tipp Moseley": [0, ["Profiling a warehouse-scale computer", ["Svilen Kanev", "Juan Pablo Darago", "Kim M. Hazelwood", "Parthasarathy Ranganathan", "Tipp Moseley", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2749469.2750392", "isca", 2015]], "Gu-Yeon Wei": [0, ["Profiling a warehouse-scale computer", ["Svilen Kanev", "Juan Pablo Darago", "Kim M. Hazelwood", "Parthasarathy Ranganathan", "Tipp Moseley", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2749469.2750392", "isca", 2015]], "David M. Brooks": [0, ["Profiling a warehouse-scale computer", ["Svilen Kanev", "Juan Pablo Darago", "Kim M. Hazelwood", "Parthasarathy Ranganathan", "Tipp Moseley", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/2749469.2750392", "isca", 2015]], "Xi Yang": [3.964116331189871e-06, ["Computer performance microscopy with Shim", ["Xi Yang", "Stephen M. Blackburn", "Kathryn S. McKinley"], "https://doi.org/10.1145/2749469.2750401", "isca", 2015]], "Stephen M. Blackburn": [0, ["Computer performance microscopy with Shim", ["Xi Yang", "Stephen M. Blackburn", "Kathryn S. McKinley"], "https://doi.org/10.1145/2749469.2750401", "isca", 2015]], "Mark Stephenson": [0, ["Flexible software profiling of GPU architectures", ["Mark Stephenson", "Siva Kumar Sastry Hari", "Yunsup Lee", "Eiman Ebrahimi", "Daniel R. Johnson", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750375", "isca", 2015]], "Siva Kumar Sastry Hari": [0, ["Flexible software profiling of GPU architectures", ["Mark Stephenson", "Siva Kumar Sastry Hari", "Yunsup Lee", "Eiman Ebrahimi", "Daniel R. Johnson", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750375", "isca", 2015]], "Yunsup Lee": [0.9917759895324707, ["Flexible software profiling of GPU architectures", ["Mark Stephenson", "Siva Kumar Sastry Hari", "Yunsup Lee", "Eiman Ebrahimi", "Daniel R. Johnson", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750375", "isca", 2015]], "Eiman Ebrahimi": [0, ["Flexible software profiling of GPU architectures", ["Mark Stephenson", "Siva Kumar Sastry Hari", "Yunsup Lee", "Eiman Ebrahimi", "Daniel R. Johnson", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750375", "isca", 2015]], "Daniel R. Johnson": [0, ["Flexible software profiling of GPU architectures", ["Mark Stephenson", "Siva Kumar Sastry Hari", "Yunsup Lee", "Eiman Ebrahimi", "Daniel R. Johnson", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750375", "isca", 2015], ["A variable warp size architecture", ["Timothy G. Rogers", "Daniel R. Johnson", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750410", "isca", 2015]], "David W. Nellans": [0, ["Flexible software profiling of GPU architectures", ["Mark Stephenson", "Siva Kumar Sastry Hari", "Yunsup Lee", "Eiman Ebrahimi", "Daniel R. Johnson", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750375", "isca", 2015]], "Mike OConnor": [0, ["Flexible software profiling of GPU architectures", ["Mark Stephenson", "Siva Kumar Sastry Hari", "Yunsup Lee", "Eiman Ebrahimi", "Daniel R. Johnson", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750375", "isca", 2015], ["A variable warp size architecture", ["Timothy G. Rogers", "Daniel R. Johnson", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750410", "isca", 2015]], "Stephen W. Keckler": [0, ["Flexible software profiling of GPU architectures", ["Mark Stephenson", "Siva Kumar Sastry Hari", "Yunsup Lee", "Eiman Ebrahimi", "Daniel R. Johnson", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750375", "isca", 2015], ["A variable warp size architecture", ["Timothy G. Rogers", "Daniel R. Johnson", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750410", "isca", 2015]], "Chia-Chen Chou": [0, ["BEAR: techniques for mitigating bandwidth bloat in gigascale DRAM caches", ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/2749469.2750387", "isca", 2015]], "Aamer Jaleel": [0, ["BEAR: techniques for mitigating bandwidth bloat in gigascale DRAM caches", ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/2749469.2750387", "isca", 2015]], "Moinuddin K. Qureshi": [0, ["BEAR: techniques for mitigating bandwidth bloat in gigascale DRAM caches", ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/2749469.2750387", "isca", 2015], ["Unified address translation for memory-mapped SSDs with FlashMap", ["Jian Huang", "Anirudh Badam", "Moinuddin K. Qureshi", "Karsten Schwan"], "https://doi.org/10.1145/2749469.2750420", "isca", 2015]], "Yongjun Lee": [0.6659563481807709, ["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Jongwon Kim": [0.9739078283309937, ["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Hakbeom Jang": [0.9966834485530853, ["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Hyunggyun Yang": [0.9926571846008301, ["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Jangwoo Kim": [1, ["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Jinkyu Jeong": [0.9958967119455338, ["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Jae W. Lee": [1, ["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Jungwhan Choi": [0.9998181909322739, ["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Wongyu Shin": [0.48471544682979584, ["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Jaemin Jang": [0.9150348603725433, ["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Jinwoong Suh": [0.9956647455692291, ["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Yongkee Kwon": [0.9923533797264099, ["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Youngsuk Moon": [0.9946821182966232, ["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Lee-Sup Kim": [0.9903254508972168, ["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Ishwar Bhati": [0, ["Flexible auto-refresh: enabling scalable and energy-efficient DRAM refresh reductions", ["Ishwar Bhati", "Zeshan Chishti", "Shih-Lien Lu", "Bruce Jacob"], "https://doi.org/10.1145/2749469.2750408", "isca", 2015]], "Zeshan Chishti": [0, ["Flexible auto-refresh: enabling scalable and energy-efficient DRAM refresh reductions", ["Ishwar Bhati", "Zeshan Chishti", "Shih-Lien Lu", "Bruce Jacob"], "https://doi.org/10.1145/2749469.2750408", "isca", 2015]], "Shih-Lien Lu": [0, ["Flexible auto-refresh: enabling scalable and energy-efficient DRAM refresh reductions", ["Ishwar Bhati", "Zeshan Chishti", "Shih-Lien Lu", "Bruce Jacob"], "https://doi.org/10.1145/2749469.2750408", "isca", 2015]], "Bruce Jacob": [0, ["Flexible auto-refresh: enabling scalable and energy-efficient DRAM refresh reductions", ["Ishwar Bhati", "Zeshan Chishti", "Shih-Lien Lu", "Bruce Jacob"], "https://doi.org/10.1145/2749469.2750408", "isca", 2015]], "Arthur Perais": [0, ["Cost-effective speculative scheduling in high performance processors", ["Arthur Perais", "Andre Seznec", "Pierre Michaud", "Andreas Sembrant", "Erik Hagersten"], "https://doi.org/10.1145/2749469.2749470", "isca", 2015]], "Andre Seznec": [0, ["Cost-effective speculative scheduling in high performance processors", ["Arthur Perais", "Andre Seznec", "Pierre Michaud", "Andreas Sembrant", "Erik Hagersten"], "https://doi.org/10.1145/2749469.2749470", "isca", 2015]], "Pierre Michaud": [0, ["Cost-effective speculative scheduling in high performance processors", ["Arthur Perais", "Andre Seznec", "Pierre Michaud", "Andreas Sembrant", "Erik Hagersten"], "https://doi.org/10.1145/2749469.2749470", "isca", 2015]], "Andreas Sembrant": [0, ["Cost-effective speculative scheduling in high performance processors", ["Arthur Perais", "Andre Seznec", "Pierre Michaud", "Andreas Sembrant", "Erik Hagersten"], "https://doi.org/10.1145/2749469.2749470", "isca", 2015]], "Erik Hagersten": [0, ["Cost-effective speculative scheduling in high performance processors", ["Arthur Perais", "Andre Seznec", "Pierre Michaud", "Andreas Sembrant", "Erik Hagersten"], "https://doi.org/10.1145/2749469.2749470", "isca", 2015]], "Gorkem Asilioglu": [0, ["LaZy superscalar", ["Gorkem Asilioglu", "Zhaoxiang Jin", "Murat Koksal", "Omkar Javeri", "Soner Onder"], "https://doi.org/10.1145/2749469.2750409", "isca", 2015]], "Zhaoxiang Jin": [3.700443176427519e-17, ["LaZy superscalar", ["Gorkem Asilioglu", "Zhaoxiang Jin", "Murat Koksal", "Omkar Javeri", "Soner Onder"], "https://doi.org/10.1145/2749469.2750409", "isca", 2015]], "Murat Koksal": [0, ["LaZy superscalar", ["Gorkem Asilioglu", "Zhaoxiang Jin", "Murat Koksal", "Omkar Javeri", "Soner Onder"], "https://doi.org/10.1145/2749469.2750409", "isca", 2015]], "Omkar Javeri": [0, ["LaZy superscalar", ["Gorkem Asilioglu", "Zhaoxiang Jin", "Murat Koksal", "Omkar Javeri", "Soner Onder"], "https://doi.org/10.1145/2749469.2750409", "isca", 2015]], "Soner Onder": [0, ["LaZy superscalar", ["Gorkem Asilioglu", "Zhaoxiang Jin", "Murat Koksal", "Omkar Javeri", "Soner Onder"], "https://doi.org/10.1145/2749469.2750409", "isca", 2015]], "Trevor E. Carlson": [0, ["The load slice core microarchitecture", ["Trevor E. Carlson", "Wim Heirman", "Osman Allam", "Stefanos Kaxiras", "Lieven Eeckhout"], "https://doi.org/10.1145/2749469.2750407", "isca", 2015]], "Wim Heirman": [0, ["The load slice core microarchitecture", ["Trevor E. Carlson", "Wim Heirman", "Osman Allam", "Stefanos Kaxiras", "Lieven Eeckhout"], "https://doi.org/10.1145/2749469.2750407", "isca", 2015]], "Osman Allam": [0, ["The load slice core microarchitecture", ["Trevor E. Carlson", "Wim Heirman", "Osman Allam", "Stefanos Kaxiras", "Lieven Eeckhout"], "https://doi.org/10.1145/2749469.2750407", "isca", 2015]], "Stefanos Kaxiras": [0, ["The load slice core microarchitecture", ["Trevor E. Carlson", "Wim Heirman", "Osman Allam", "Stefanos Kaxiras", "Lieven Eeckhout"], "https://doi.org/10.1145/2749469.2750407", "isca", 2015], ["Callback: efficient synchronization without invalidation with a directory just for spin-waiting", ["Alberto Ros", "Stefanos Kaxiras"], "https://doi.org/10.1145/2749469.2750405", "isca", 2015]], "Lieven Eeckhout": [0, ["The load slice core microarchitecture", ["Trevor E. Carlson", "Wim Heirman", "Osman Allam", "Stefanos Kaxiras", "Lieven Eeckhout"], "https://doi.org/10.1145/2749469.2750407", "isca", 2015]], "Leeor Peled": [0, ["Semantic locality and context-based prefetching using reinforcement learning", ["Leeor Peled", "Shie Mannor", "Uri C. Weiser", "Yoav Etsion"], "https://doi.org/10.1145/2749469.2749473", "isca", 2015]], "Shie Mannor": [0, ["Semantic locality and context-based prefetching using reinforcement learning", ["Leeor Peled", "Shie Mannor", "Uri C. Weiser", "Yoav Etsion"], "https://doi.org/10.1145/2749469.2749473", "isca", 2015]], "Uri C. Weiser": [0, ["Semantic locality and context-based prefetching using reinforcement learning", ["Leeor Peled", "Shie Mannor", "Uri C. Weiser", "Yoav Etsion"], "https://doi.org/10.1145/2749469.2749473", "isca", 2015]], "Yoav Etsion": [0, ["Semantic locality and context-based prefetching using reinforcement learning", ["Leeor Peled", "Shie Mannor", "Uri C. Weiser", "Yoav Etsion"], "https://doi.org/10.1145/2749469.2749473", "isca", 2015]], "Tony Nowatzki": [0, ["Exploring the potential of heterogeneous von neumann/dataflow execution models", ["Tony Nowatzki", "Vinay Gangadhar", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2749469.2750380", "isca", 2015]], "Vinay Gangadhar": [0, ["Exploring the potential of heterogeneous von neumann/dataflow execution models", ["Tony Nowatzki", "Vinay Gangadhar", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2749469.2750380", "isca", 2015]], "Bruno Cardoso Lopes": [0, ["SHRINK: reducing the ISA complexity via instruction recycling", ["Bruno Cardoso Lopes", "Rafael Auler", "Luiz Ramos", "Edson Borin", "Rodolfo Azevedo"], "https://doi.org/10.1145/2749469.2750391", "isca", 2015]], "Rafael Auler": [0, ["SHRINK: reducing the ISA complexity via instruction recycling", ["Bruno Cardoso Lopes", "Rafael Auler", "Luiz Ramos", "Edson Borin", "Rodolfo Azevedo"], "https://doi.org/10.1145/2749469.2750391", "isca", 2015]], "Luiz Ramos": [0, ["SHRINK: reducing the ISA complexity via instruction recycling", ["Bruno Cardoso Lopes", "Rafael Auler", "Luiz Ramos", "Edson Borin", "Rodolfo Azevedo"], "https://doi.org/10.1145/2749469.2750391", "isca", 2015]], "Edson Borin": [0, ["SHRINK: reducing the ISA complexity via instruction recycling", ["Bruno Cardoso Lopes", "Rafael Auler", "Luiz Ramos", "Edson Borin", "Rodolfo Azevedo"], "https://doi.org/10.1145/2749469.2750391", "isca", 2015]], "Rodolfo Azevedo": [0, ["SHRINK: reducing the ISA complexity via instruction recycling", ["Bruno Cardoso Lopes", "Rafael Auler", "Luiz Ramos", "Edson Borin", "Rodolfo Azevedo"], "https://doi.org/10.1145/2749469.2750391", "isca", 2015]], "Daniel S. McFarlin": [0, ["Branch vanguard: decomposing branch functionality into prediction and resolution instructions", ["Daniel S. McFarlin", "Craig B. Zilles"], "https://doi.org/10.1145/2749469.2750400", "isca", 2015]], "Craig B. Zilles": [0, ["Branch vanguard: decomposing branch functionality into prediction and resolution instructions", ["Daniel S. McFarlin", "Craig B. Zilles"], "https://doi.org/10.1145/2749469.2750400", "isca", 2015]], "Subhasis Das": [0, ["SLIP: reducing wire energy in the memory hierarchy", ["Subhasis Das", "Tor M. Aamodt", "William J. Dally"], "https://doi.org/10.1145/2749469.2750398", "isca", 2015]], "Tor M. Aamodt": [0, ["SLIP: reducing wire energy in the memory hierarchy", ["Subhasis Das", "Tor M. Aamodt", "William J. Dally"], "https://doi.org/10.1145/2749469.2750398", "isca", 2015]], "William J. Dally": [0, ["SLIP: reducing wire energy in the memory hierarchy", ["Subhasis Das", "Tor M. Aamodt", "William J. Dally"], "https://doi.org/10.1145/2749469.2750398", "isca", 2015]], "Tianwei Zhang": [0, ["CloudMonatt: an architecture for security health monitoring and attestation of virtual machines in cloud computing", ["Tianwei Zhang", "Ruby B. Lee"], "https://doi.org/10.1145/2749469.2750422", "isca", 2015]], "Ruby B. Lee": [5.7683184895296336e-09, ["CloudMonatt: an architecture for security health monitoring and attestation of virtual machines in cloud computing", ["Tianwei Zhang", "Ruby B. Lee"], "https://doi.org/10.1145/2749469.2750422", "isca", 2015]], "Wenhao Li": [0, ["Reducing world switches in virtualized environment with flexible cross-world calls", ["Wenhao Li", "Yubin Xia", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1145/2749469.2750406", "isca", 2015]], "Yubin Xia": [0, ["Reducing world switches in virtualized environment with flexible cross-world calls", ["Wenhao Li", "Yubin Xia", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1145/2749469.2750406", "isca", 2015]], "Haibo Chen": [0, ["Reducing world switches in virtualized environment with flexible cross-world calls", ["Wenhao Li", "Yubin Xia", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1145/2749469.2750406", "isca", 2015]], "Binyu Zang": [0, ["Reducing world switches in virtualized environment with flexible cross-world calls", ["Wenhao Li", "Yubin Xia", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1145/2749469.2750406", "isca", 2015]], "Haibing Guan": [0, ["Reducing world switches in virtualized environment with flexible cross-world calls", ["Wenhao Li", "Yubin Xia", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1145/2749469.2750406", "isca", 2015]], "Daniel Lustig": [0, ["ArMOR: defending against memory consistency model mismatches in heterogeneous architectures", ["Daniel Lustig", "Caroline Trippel", "Michael Pellauer", "Margaret Martonosi"], "https://doi.org/10.1145/2749469.2750378", "isca", 2015]], "Caroline Trippel": [0, ["ArMOR: defending against memory consistency model mismatches in heterogeneous architectures", ["Daniel Lustig", "Caroline Trippel", "Michael Pellauer", "Margaret Martonosi"], "https://doi.org/10.1145/2749469.2750378", "isca", 2015]], "Michael Pellauer": [0, ["ArMOR: defending against memory consistency model mismatches in heterogeneous architectures", ["Daniel Lustig", "Caroline Trippel", "Michael Pellauer", "Margaret Martonosi"], "https://doi.org/10.1145/2749469.2750378", "isca", 2015]], "Margaret Martonosi": [0, ["ArMOR: defending against memory consistency model mismatches in heterogeneous architectures", ["Daniel Lustig", "Caroline Trippel", "Michael Pellauer", "Margaret Martonosi"], "https://doi.org/10.1145/2749469.2750378", "isca", 2015]], "Cedomir Segulja": [0, ["Clean: a race detector with cleaner semantics", ["Cedomir Segulja", "Tarek S. Abdelrahman"], "https://doi.org/10.1145/2749469.2750395", "isca", 2015]], "Tarek S. Abdelrahman": [0, ["Clean: a race detector with cleaner semantics", ["Cedomir Segulja", "Tarek S. Abdelrahman"], "https://doi.org/10.1145/2749469.2750395", "isca", 2015]], "Ching-Kai Liang": [0, ["MiSAR: minimalistic synchronization accelerator with resource overflow management", ["Ching-Kai Liang", "Milos Prvulovic"], "https://doi.org/10.1145/2749469.2750396", "isca", 2015]], "Milos Prvulovic": [0, ["MiSAR: minimalistic synchronization accelerator with resource overflow management", ["Ching-Kai Liang", "Milos Prvulovic"], "https://doi.org/10.1145/2749469.2750396", "isca", 2015], ["FASE: finding amplitude-modulated side-channel emanations", ["Robert Locke Callan", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1145/2749469.2750394", "isca", 2015]], "Alberto Ros": [0, ["Callback: efficient synchronization without invalidation with a directory just for spin-waiting", ["Alberto Ros", "Stefanos Kaxiras"], "https://doi.org/10.1145/2749469.2750405", "isca", 2015]], "Matt Skach": [0, ["Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers", ["Matt Skach", "Manish Arora", "Chang-Hong Hsu", "Qi Li", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/2749469.2749474", "isca", 2015]], "Chang-Hong Hsu": [0, ["Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers", ["Matt Skach", "Manish Arora", "Chang-Hong Hsu", "Qi Li", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/2749469.2749474", "isca", 2015]], "Qi Li": [0, ["Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers", ["Matt Skach", "Manish Arora", "Chang-Hong Hsu", "Qi Li", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/2749469.2749474", "isca", 2015]], "Dean M. Tullsen": [0, ["Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers", ["Matt Skach", "Manish Arora", "Chang-Hong Hsu", "Qi Li", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1145/2749469.2749474", "isca", 2015]], "David Lo": [0, ["Heracles: improving resource efficiency at scale", ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Parthasarathy Ranganathan", "Christos Kozyrakis"], "https://doi.org/10.1145/2749469.2749475", "isca", 2015]], "Liqun Cheng": [0, ["Heracles: improving resource efficiency at scale", ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Parthasarathy Ranganathan", "Christos Kozyrakis"], "https://doi.org/10.1145/2749469.2749475", "isca", 2015]], "Rama Govindaraju": [0, ["Heracles: improving resource efficiency at scale", ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Parthasarathy Ranganathan", "Christos Kozyrakis"], "https://doi.org/10.1145/2749469.2749475", "isca", 2015]], "Christos Kozyrakis": [0, ["Heracles: improving resource efficiency at scale", ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Parthasarathy Ranganathan", "Christos Kozyrakis"], "https://doi.org/10.1145/2749469.2749475", "isca", 2015]], "Hongbin Sun": [0.2802835553884506, ["HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy", ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Juncheng Gu", "Tao Li", "Jingmin Xin", "Nanning Zheng"], "https://doi.org/10.1145/2749469.2750384", "isca", 2015]], "Jingmin Xin": [0, ["HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy", ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Juncheng Gu", "Tao Li", "Jingmin Xin", "Nanning Zheng"], "https://doi.org/10.1145/2749469.2750384", "isca", 2015]], "Nanning Zheng": [0, ["HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy", ["Longjun Liu", "Chao Li", "Hongbin Sun", "Yang Hu", "Juncheng Gu", "Tao Li", "Jingmin Xin", "Nanning Zheng"], "https://doi.org/10.1145/2749469.2750384", "isca", 2015]], "Sheng Li": [0, ["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Hyeontaek Lim": [0.9999938309192657, ["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Victor W. Lee": [6.6254228665851844e-12, ["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Jung Ho Ahn": [0.9047393798828125, ["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Anuj Kalia": [0, ["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Michael Kaminsky": [0, ["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "David G. Andersen": [0, ["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Seongil O": [0, ["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Sukhan Lee": [0.89878349006176, ["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Pradeep Dubey": [0, ["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Timothy G. Rogers": [0, ["A variable warp size architecture", ["Timothy G. Rogers", "Daniel R. Johnson", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750410", "isca", 2015]], "Sangpil Lee": [0.8079417645931244, ["Warped-compression: enabling power efficient GPUs through register compression", ["Sangpil Lee", "Keunsoo Kim", "Gunjae Koo", "Hyeran Jeon", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1145/2749469.2750417", "isca", 2015]], "Keunsoo Kim": [0.9999212324619293, ["Warped-compression: enabling power efficient GPUs through register compression", ["Sangpil Lee", "Keunsoo Kim", "Gunjae Koo", "Hyeran Jeon", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1145/2749469.2750417", "isca", 2015]], "Gunjae Koo": [0.9912931025028229, ["Warped-compression: enabling power efficient GPUs through register compression", ["Sangpil Lee", "Keunsoo Kim", "Gunjae Koo", "Hyeran Jeon", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1145/2749469.2750417", "isca", 2015]], "Hyeran Jeon": [0.9832432568073273, ["Warped-compression: enabling power efficient GPUs through register compression", ["Sangpil Lee", "Keunsoo Kim", "Gunjae Koo", "Hyeran Jeon", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1145/2749469.2750417", "isca", 2015]], "Won Woo Ro": [1, ["Warped-compression: enabling power efficient GPUs through register compression", ["Sangpil Lee", "Keunsoo Kim", "Gunjae Koo", "Hyeran Jeon", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1145/2749469.2750417", "isca", 2015]], "Murali Annavaram": [0, ["Warped-compression: enabling power efficient GPUs through register compression", ["Sangpil Lee", "Keunsoo Kim", "Gunjae Koo", "Hyeran Jeon", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1145/2749469.2750417", "isca", 2015]], "Shin-Ying Lee": [8.430065978615175e-09, ["CAWA: coordinated warp scheduling and cache prioritization for critical warp acceleration of GPGPU workloads", ["Shin-Ying Lee", "Akhil Arunkumar", "Carole-Jean Wu"], "https://doi.org/10.1145/2749469.2750418", "isca", 2015]], "Akhil Arunkumar": [0, ["CAWA: coordinated warp scheduling and cache prioritization for critical warp acceleration of GPGPU workloads", ["Shin-Ying Lee", "Akhil Arunkumar", "Carole-Jean Wu"], "https://doi.org/10.1145/2749469.2750418", "isca", 2015]], "Carole-Jean Wu": [3.22328934376781e-11, ["CAWA: coordinated warp scheduling and cache prioritization for critical warp acceleration of GPGPU workloads", ["Shin-Ying Lee", "Akhil Arunkumar", "Carole-Jean Wu"], "https://doi.org/10.1145/2749469.2750418", "isca", 2015]], "Jin Wang": [0.10449475049972534, ["Dynamic thread block launch: a lightweight execution mechanism to support irregular applications on GPUs", ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2749469.2750393", "isca", 2015]], "Norm Rubin": [0, ["Dynamic thread block launch: a lightweight execution mechanism to support irregular applications on GPUs", ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2749469.2750393", "isca", 2015]], "Albert Sidelnik": [0, ["Dynamic thread block launch: a lightweight execution mechanism to support irregular applications on GPUs", ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2749469.2750393", "isca", 2015]], "Feng Liu": [0, ["DynaSpAM: dynamic spatial architecture mapping using out of order instruction schedules", ["Feng Liu", "Heejin Ahn", "Stephen R. Beard", "Taewook Oh", "David I. August"], "https://doi.org/10.1145/2749469.2750414", "isca", 2015]], "Heejin Ahn": [0.9188795387744904, ["DynaSpAM: dynamic spatial architecture mapping using out of order instruction schedules", ["Feng Liu", "Heejin Ahn", "Stephen R. Beard", "Taewook Oh", "David I. August"], "https://doi.org/10.1145/2749469.2750414", "isca", 2015]], "Stephen R. Beard": [0, ["DynaSpAM: dynamic spatial architecture mapping using out of order instruction schedules", ["Feng Liu", "Heejin Ahn", "Stephen R. Beard", "Taewook Oh", "David I. August"], "https://doi.org/10.1145/2749469.2750414", "isca", 2015]], "Taewook Oh": [0.9535388648509979, ["DynaSpAM: dynamic spatial architecture mapping using out of order instruction schedules", ["Feng Liu", "Heejin Ahn", "Stephen R. Beard", "Taewook Oh", "David I. August"], "https://doi.org/10.1145/2749469.2750414", "isca", 2015]], "David I. August": [0, ["DynaSpAM: dynamic spatial architecture mapping using out of order instruction schedules", ["Feng Liu", "Heejin Ahn", "Stephen R. Beard", "Taewook Oh", "David I. August"], "https://doi.org/10.1145/2749469.2750414", "isca", 2015]], "Daya Shanker Khudia": [0, ["Rumba: an online quality management system for approximate computing", ["Daya Shanker Khudia", "Babak Zamirai", "Mehrzad Samadi", "Scott A. Mahlke"], "https://doi.org/10.1145/2749469.2750371", "isca", 2015]], "Babak Zamirai": [0, ["Rumba: an online quality management system for approximate computing", ["Daya Shanker Khudia", "Babak Zamirai", "Mehrzad Samadi", "Scott A. Mahlke"], "https://doi.org/10.1145/2749469.2750371", "isca", 2015]], "Mehrzad Samadi": [0, ["Rumba: an online quality management system for approximate computing", ["Daya Shanker Khudia", "Babak Zamirai", "Mehrzad Samadi", "Scott A. Mahlke"], "https://doi.org/10.1145/2749469.2750371", "isca", 2015]], "Scott A. Mahlke": [0, ["Rumba: an online quality management system for approximate computing", ["Daya Shanker Khudia", "Babak Zamirai", "Mehrzad Samadi", "Scott A. Mahlke"], "https://doi.org/10.1145/2749469.2750371", "isca", 2015], ["Accelerating asynchronous programs through event sneak peek", ["Gaurav Chadha", "Scott A. Mahlke", "Satish Narayanasamy"], "https://doi.org/10.1145/2749469.2750373", "isca", 2015]], "Alexandros Daglis": [0, ["Manycore network interfaces for in-memory rack-scale computing", ["Alexandros Daglis", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1145/2749469.2750415", "isca", 2015]], "Stanko Novakovic": [0, ["Manycore network interfaces for in-memory rack-scale computing", ["Alexandros Daglis", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1145/2749469.2750415", "isca", 2015]], "Edouard Bugnion": [0, ["Manycore network interfaces for in-memory rack-scale computing", ["Alexandros Daglis", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1145/2749469.2750415", "isca", 2015]], "Babak Falsafi": [0, ["Manycore network interfaces for in-memory rack-scale computing", ["Alexandros Daglis", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1145/2749469.2750415", "isca", 2015]], "Boris Grot": [0, ["Manycore network interfaces for in-memory rack-scale computing", ["Alexandros Daglis", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1145/2749469.2750415", "isca", 2015]], "Jian Huang": [0, ["Unified address translation for memory-mapped SSDs with FlashMap", ["Jian Huang", "Anirudh Badam", "Moinuddin K. Qureshi", "Karsten Schwan"], "https://doi.org/10.1145/2749469.2750420", "isca", 2015]], "Anirudh Badam": [0, ["Unified address translation for memory-mapped SSDs with FlashMap", ["Jian Huang", "Anirudh Badam", "Moinuddin K. Qureshi", "Karsten Schwan"], "https://doi.org/10.1145/2749469.2750420", "isca", 2015]], "Karsten Schwan": [0, ["Unified address translation for memory-mapped SSDs with FlashMap", ["Jian Huang", "Anirudh Badam", "Moinuddin K. Qureshi", "Karsten Schwan"], "https://doi.org/10.1145/2749469.2750420", "isca", 2015]], "Robert Locke Callan": [0, ["FASE: finding amplitude-modulated side-channel emanations", ["Robert Locke Callan", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1145/2749469.2750394", "isca", 2015]], "Alenka G. Zajic": [0, ["FASE: finding amplitude-modulated side-channel emanations", ["Robert Locke Callan", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1145/2749469.2750394", "isca", 2015]], "Amir Rahmati": [0, ["Probable cause: the deanonymizing effects of approximate DRAM", ["Amir Rahmati", "Matthew Hicks", "Daniel E. Holcomb", "Kevin Fu"], "https://doi.org/10.1145/2749469.2750419", "isca", 2015]], "Matthew Hicks": [0, ["Probable cause: the deanonymizing effects of approximate DRAM", ["Amir Rahmati", "Matthew Hicks", "Daniel E. Holcomb", "Kevin Fu"], "https://doi.org/10.1145/2749469.2750419", "isca", 2015]], "Daniel E. Holcomb": [0, ["Probable cause: the deanonymizing effects of approximate DRAM", ["Amir Rahmati", "Matthew Hicks", "Daniel E. Holcomb", "Kevin Fu"], "https://doi.org/10.1145/2749469.2750419", "isca", 2015]], "Kevin Fu": [0, ["Probable cause: the deanonymizing effects of approximate DRAM", ["Amir Rahmati", "Matthew Hicks", "Daniel E. Holcomb", "Kevin Fu"], "https://doi.org/10.1145/2749469.2750419", "isca", 2015]], "Xiangyao Yu": [2.002397881295699e-13, ["PrORAM: dynamic prefetcher for oblivious RAM", ["Xiangyao Yu", "Syed Kamran Haider", "Ling Ren", "Christopher W. Fletcher", "Albert Kwon", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2749469.2750413", "isca", 2015]], "Syed Kamran Haider": [0, ["PrORAM: dynamic prefetcher for oblivious RAM", ["Xiangyao Yu", "Syed Kamran Haider", "Ling Ren", "Christopher W. Fletcher", "Albert Kwon", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2749469.2750413", "isca", 2015]], "Ling Ren": [0, ["PrORAM: dynamic prefetcher for oblivious RAM", ["Xiangyao Yu", "Syed Kamran Haider", "Ling Ren", "Christopher W. Fletcher", "Albert Kwon", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2749469.2750413", "isca", 2015]], "Christopher W. Fletcher": [0, ["PrORAM: dynamic prefetcher for oblivious RAM", ["Xiangyao Yu", "Syed Kamran Haider", "Ling Ren", "Christopher W. Fletcher", "Albert Kwon", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2749469.2750413", "isca", 2015]], "Albert Kwon": [1.3879512122949578e-11, ["PrORAM: dynamic prefetcher for oblivious RAM", ["Xiangyao Yu", "Syed Kamran Haider", "Ling Ren", "Christopher W. Fletcher", "Albert Kwon", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2749469.2750413", "isca", 2015]], "Marten van Dijk": [0, ["PrORAM: dynamic prefetcher for oblivious RAM", ["Xiangyao Yu", "Syed Kamran Haider", "Ling Ren", "Christopher W. Fletcher", "Albert Kwon", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2749469.2750413", "isca", 2015]], "Srinivas Devadas": [0, ["PrORAM: dynamic prefetcher for oblivious RAM", ["Xiangyao Yu", "Syed Kamran Haider", "Ling Ren", "Christopher W. Fletcher", "Albert Kwon", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2749469.2750413", "isca", 2015]], "Pat Pannuto": [0, ["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "Yoonmyung Lee": [0.9997580647468567, ["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "Ye-Sheng Kuo": [0, ["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "Zhiyoong Foo": [0, ["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "Benjamin P. Kempke": [0, ["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "Gyouho Kim": [0.9955815970897675, ["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "David T. Blaauw": [0, ["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "Prabal Dutta": [0, ["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "Gaurav Chadha": [0, ["Accelerating asynchronous programs through event sneak peek", ["Gaurav Chadha", "Scott A. Mahlke", "Satish Narayanasamy"], "https://doi.org/10.1145/2749469.2750373", "isca", 2015]], "Satish Narayanasamy": [0, ["Accelerating asynchronous programs through event sneak peek", ["Gaurav Chadha", "Scott A. Mahlke", "Satish Narayanasamy"], "https://doi.org/10.1145/2749469.2750373", "isca", 2015]], "Nachiappan Chidambaram Nachiappan": [0, ["VIP: virtualizing IP chains on handheld platforms", ["Nachiappan Chidambaram Nachiappan", "Haibo Zhang", "Jihyun Ryoo", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2749469.2750382", "isca", 2015]], "Haibo Zhang": [0, ["VIP: virtualizing IP chains on handheld platforms", ["Nachiappan Chidambaram Nachiappan", "Haibo Zhang", "Jihyun Ryoo", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2749469.2750382", "isca", 2015]], "Jihyun Ryoo": [0, ["VIP: virtualizing IP chains on handheld platforms", ["Nachiappan Chidambaram Nachiappan", "Haibo Zhang", "Jihyun Ryoo", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2749469.2750382", "isca", 2015]], "Niranjan Soundararajan": [0, ["VIP: virtualizing IP chains on handheld platforms", ["Nachiappan Chidambaram Nachiappan", "Haibo Zhang", "Jihyun Ryoo", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2749469.2750382", "isca", 2015]], "Anand Sivasubramaniam": [0, ["VIP: virtualizing IP chains on handheld platforms", ["Nachiappan Chidambaram Nachiappan", "Haibo Zhang", "Jihyun Ryoo", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2749469.2750382", "isca", 2015]], "Ravishankar R. Iyer": [0, ["VIP: virtualizing IP chains on handheld platforms", ["Nachiappan Chidambaram Nachiappan", "Haibo Zhang", "Jihyun Ryoo", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2749469.2750382", "isca", 2015]], "Nitin": [0, ["FaultHound: value-locality-based soft-fault tolerance", ["Nitin", "Irith Pomeranz", "T. N. Vijaykumar"], "https://doi.org/10.1145/2749469.2750372", "isca", 2015]], "Irith Pomeranz": [0, ["FaultHound: value-locality-based soft-fault tolerance", ["Nitin", "Irith Pomeranz", "T. N. Vijaykumar"], "https://doi.org/10.1145/2749469.2750372", "isca", 2015]], "T. N. Vijaykumar": [0, ["FaultHound: value-locality-based soft-fault tolerance", ["Nitin", "Irith Pomeranz", "T. N. Vijaykumar"], "https://doi.org/10.1145/2749469.2750372", "isca", 2015]], "David J. Palframan": [0, ["COP: to compress and protect main memory", ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1145/2749469.2750377", "isca", 2015]], "Nam Sung Kim": [0.9872660338878632, ["COP: to compress and protect main memory", ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1145/2749469.2750377", "isca", 2015]], "Mikko H. Lipasti": [0, ["COP: to compress and protect main memory", ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1145/2749469.2750377", "isca", 2015]], "Chao Zhang": [0, ["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Guangyu Sun": [0.00010970059156534262, ["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Xian Zhang": [0, ["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Weiqi Zhang": [0, ["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Weisheng Zhao": [0, ["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Tao Wang": [0.0013258791295811534, ["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Yun Liang": [0, ["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Yongpan Liu": [0, ["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Yu Wang": [0, ["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Jiwu Shu": [0, ["Hi-fi playback: tolerating position errors in shift operations of racetrack memory", ["Chao Zhang", "Guangyu Sun", "Xian Zhang", "Weiqi Zhang", "Weisheng Zhao", "Tao Wang", "Yun Liang", "Yongpan Liu", "Yu Wang", "Jiwu Shu"], "https://doi.org/10.1145/2749469.2750388", "isca", 2015]], "Rakesh Komuravelli": [0, ["Stash: have your scratchpad and cache it too", ["Rakesh Komuravelli", "Matthew D. Sinclair", "Johnathan Alsop", "Muhammad Huzaifa", "Maria Kotsifakou", "Prakalp Srivastava", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1145/2749469.2750374", "isca", 2015]], "Matthew D. Sinclair": [0, ["Stash: have your scratchpad and cache it too", ["Rakesh Komuravelli", "Matthew D. Sinclair", "Johnathan Alsop", "Muhammad Huzaifa", "Maria Kotsifakou", "Prakalp Srivastava", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1145/2749469.2750374", "isca", 2015]], "Johnathan Alsop": [0, ["Stash: have your scratchpad and cache it too", ["Rakesh Komuravelli", "Matthew D. Sinclair", "Johnathan Alsop", "Muhammad Huzaifa", "Maria Kotsifakou", "Prakalp Srivastava", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1145/2749469.2750374", "isca", 2015]], "Muhammad Huzaifa": [0, ["Stash: have your scratchpad and cache it too", ["Rakesh Komuravelli", "Matthew D. Sinclair", "Johnathan Alsop", "Muhammad Huzaifa", "Maria Kotsifakou", "Prakalp Srivastava", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1145/2749469.2750374", "isca", 2015]], "Maria Kotsifakou": [0, ["Stash: have your scratchpad and cache it too", ["Rakesh Komuravelli", "Matthew D. Sinclair", "Johnathan Alsop", "Muhammad Huzaifa", "Maria Kotsifakou", "Prakalp Srivastava", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1145/2749469.2750374", "isca", 2015]], "Prakalp Srivastava": [0, ["Stash: have your scratchpad and cache it too", ["Rakesh Komuravelli", "Matthew D. Sinclair", "Johnathan Alsop", "Muhammad Huzaifa", "Maria Kotsifakou", "Prakalp Srivastava", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1145/2749469.2750374", "isca", 2015]], "Sarita V. Adve": [0, ["Stash: have your scratchpad and cache it too", ["Rakesh Komuravelli", "Matthew D. Sinclair", "Johnathan Alsop", "Muhammad Huzaifa", "Maria Kotsifakou", "Prakalp Srivastava", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1145/2749469.2750374", "isca", 2015]], "Vikram S. Adve": [0, ["Stash: have your scratchpad and cache it too", ["Rakesh Komuravelli", "Matthew D. Sinclair", "Johnathan Alsop", "Muhammad Huzaifa", "Maria Kotsifakou", "Prakalp Srivastava", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1145/2749469.2750374", "isca", 2015]], "Lluc Alvarez": [0, ["Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", ["Lluc Alvarez", "Lluis Vilanova", "Miquel Moreto", "Marc Casas", "Marc Gonzalez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/2749469.2750411", "isca", 2015]], "Lluis Vilanova": [0, ["Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", ["Lluc Alvarez", "Lluis Vilanova", "Miquel Moreto", "Marc Casas", "Marc Gonzalez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/2749469.2750411", "isca", 2015]], "Miquel Moreto": [0, ["Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", ["Lluc Alvarez", "Lluis Vilanova", "Miquel Moreto", "Marc Casas", "Marc Gonzalez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/2749469.2750411", "isca", 2015]], "Marc Casas": [0, ["Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", ["Lluc Alvarez", "Lluis Vilanova", "Miquel Moreto", "Marc Casas", "Marc Gonzalez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/2749469.2750411", "isca", 2015]], "Marc Gonzalez": [0, ["Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", ["Lluc Alvarez", "Lluis Vilanova", "Miquel Moreto", "Marc Casas", "Marc Gonzalez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/2749469.2750411", "isca", 2015]], "Xavier Martorell": [0, ["Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", ["Lluc Alvarez", "Lluis Vilanova", "Miquel Moreto", "Marc Casas", "Marc Gonzalez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/2749469.2750411", "isca", 2015]], "Nacho Navarro": [0, ["Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", ["Lluc Alvarez", "Lluis Vilanova", "Miquel Moreto", "Marc Casas", "Marc Gonzalez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/2749469.2750411", "isca", 2015]], "Eduard Ayguade": [0, ["Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", ["Lluc Alvarez", "Lluis Vilanova", "Miquel Moreto", "Marc Casas", "Marc Gonzalez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/2749469.2750411", "isca", 2015]], "Mateo Valero": [0, ["Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures", ["Lluc Alvarez", "Lluis Vilanova", "Miquel Moreto", "Marc Casas", "Marc Gonzalez", "Xavier Martorell", "Nacho Navarro", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/2749469.2750411", "isca", 2015]], "Snehasish Kumar": [0, ["Fusion: design tradeoffs in coherent cache hierarchies for accelerators", ["Snehasish Kumar", "Arrvindh Shriraman", "Naveen Vedula"], "https://doi.org/10.1145/2749469.2750421", "isca", 2015]], "Arrvindh Shriraman": [0, ["Fusion: design tradeoffs in coherent cache hierarchies for accelerators", ["Snehasish Kumar", "Arrvindh Shriraman", "Naveen Vedula"], "https://doi.org/10.1145/2749469.2750421", "isca", 2015]], "Naveen Vedula": [0, ["Fusion: design tradeoffs in coherent cache hierarchies for accelerators", ["Snehasish Kumar", "Arrvindh Shriraman", "Naveen Vedula"], "https://doi.org/10.1145/2749469.2750421", "isca", 2015]]}