

================================================================
== Vitis HLS Report for 'lab4_z1'
================================================================
* Date:           Sat Oct 21 15:48:10 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z1
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.470 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.770 us|  0.770 us|   78|   78|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2      |       76|       76|        19|          -|          -|     4|        no|
        | + L1     |       16|       16|         4|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    79|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   3|      0|    21|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    60|    -|
|Register         |        -|   -|    150|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   3|    150|   160|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   7|     ~0|     2|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln6_fu_128_p2    |         +|   0|  0|  11|           3|           1|
    |add_ln9_fu_145_p2    |         +|   0|  0|  11|           3|           1|
    |product_1_fu_159_p2  |         +|   0|  0|  39|          32|          32|
    |icmp_ln6_fu_122_p2   |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln9_fu_139_p2   |      icmp|   0|  0|   9|           3|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  79|          44|          42|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  33|          8|    1|          8|
    |i_reg_85        |   9|          2|    3|          6|
    |j_fu_42         |   9|          2|    3|          6|
    |product_reg_96  |   9|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           |  60|         14|   39|         84|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln6_reg_179    |   3|   0|    3|          0|
    |add_ln9_reg_197    |   3|   0|    3|          0|
    |ap_CS_fsm          |   7|   0|    7|          0|
    |i_reg_85           |   3|   0|    3|          0|
    |in_b_load_reg_207  |  32|   0|   32|          0|
    |j_fu_42            |   3|   0|    3|          0|
    |mul_ln10_reg_212   |  32|   0|   32|          0|
    |product_reg_96     |  32|   0|   32|          0|
    |temp_a_reg_189     |  32|   0|   32|          0|
    |zext_ln6_reg_171   |   3|   0|   64|         61|
    +-------------------+----+----+-----+-----------+
    |Total              | 150|   0|  211|         61|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab4_z1|  return value|
|in_a_address0      |  out|    2|   ap_memory|          in_a|         array|
|in_a_ce0           |  out|    1|   ap_memory|          in_a|         array|
|in_a_q0            |   in|   32|   ap_memory|          in_a|         array|
|in_b_address0      |  out|    2|   ap_memory|          in_b|         array|
|in_b_ce0           |  out|    1|   ap_memory|          in_b|         array|
|in_b_q0            |   in|   32|   ap_memory|          in_b|         array|
|res_address0       |  out|    2|   ap_memory|           res|         array|
|res_ce0            |  out|    1|   ap_memory|           res|         array|
|res_we0            |  out|    1|   ap_memory|           res|         array|
|res_d0             |  out|   32|   ap_memory|           res|         array|
+-------------------+-----+-----+------------+--------------+--------------+

