xrun(64): 23.09-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	23.09-s006: Started on Sep 04, 2024 at 15:10:11 EDT
xrun
	-define implication
	-rnm_package
	-nowarn COVFHT
	-nowarn COVCGN
	-nowarn COVUTA
	-nowarn ICFCLD
	-nowarn WSEM2009
	-input /home/norc2802/Bureau/S8/5_LAB3_2/S8APP1LABCADENCE/verif/scripts/misc_commands.tcl
	-run
	-exit
	-seed random
	-sv
	dut.v
	test_dut.sv
	dut_property.sv
Recompiling... reason: file './test_dut.sv' is newer than expected.
	expected: Wed Sep  4 15:05:31 2024
	actual:   Wed Sep  4 15:10:08 2024
file: test_dut.sv
	module worklib.test_dut:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		test_dut
		Caching library 'worklib' ....... Done
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.test_dut:sv <0x3d9c077f>
			streams:   5, words:  7356
		worklib.dut:v <0x73e0354a>
			streams:   3, words:  4467
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		             Instances  Unique
		Modules:             3       3
		Registers:           9       9
		Scalar wires:        4       -
		Named events:        2       2
		Always blocks:       8       8
		Initial blocks:      5       5
		Pseudo assignments:  3       -
		Assertions:          1       1
		Process Clocks:      1       1
	Writing initial simulation snapshot: worklib.test_dut:sv
Loading snapshot worklib.test_dut:sv .................... Done
SVSEED set randomly from command line: 1143147710
xcelium> source /mnt/opt/cmc/tools/cadence/XCELIUMMAIN23.09.006_lnx86/tools/xcelium/files/xmsimrc
xcelium> ########################################################################
xcelium> ## Author  :    Marc-Andre Tetrault
xcelium> ## Project :    Verification Primer
xcelium> ##
xcelium> ## Universite de Sherbrooke
xcelium> ########################################################################
xcelium> #
xcelium> # Purpose   :   Misc Commands sent to simulator
xcelium> ########################################################################
xcelium> 
xcelium> 
xcelium> # get the seed. Reference: "SystemVerilog Reference" from Cadence Help tool (cdnshelp)
xcelium> set RetrievedSeed [set svseed]
1143147710
xcelium> puts "The SystemVerilog seed is $RetrievedSeed"
The SystemVerilog seed is 1143147710
xcelium> 
xcelium> # set severity_pack_assert_off {warning}
xcelium> # set pack_assert_off {  numeric_std }
xcelium> 
xcelium> # set assert_stop_level never
xcelium> run
        10  clk=1 req=0 gnt=0
        30  clk=1 req=1 gnt=0
        50  clk=1 req=1 gnt=0
        70  clk=1 req=1 gnt=1
        70  		 test_dut.dut1.duy_test1.preqGnt PASS
        90  clk=1 req=1 gnt=1
        90  		 test_dut.dut1.duy_test1.preqGnt PASS
       110  clk=1 req=0 gnt=1
  @(posedge pclk) preq |-> ##1 preq ##1 pgnt;
                                  |
xmsim: *E,ASRTST (./dut_property.sv,16): (time 110 NS) Assertion test_dut.dut1.duy_test1.preqGnt has failed (2 cycles, starting 90 NS)
       110  		 test_dut.dut1.duy_test1.preqGnt FAIL
       130  clk=1 req=0 gnt=1
       150  clk=1 req=0 gnt=1
Memory Usage - Current physical: 54.6M, Current virtual: 347.5M
CPU Usage - 0.0s system + 0.0s user = 0.1s total (0.5% cpu)
Simulation complete via $finish(2) at time 150 NS + 0
./test_dut.sv:61 @(posedge sys_clk); $finish(2);
xcelium> exit
TOOL:	xrun(64)	23.09-s006: Exiting on Sep 04, 2024 at 15:10:22 EDT  (total: 00:00:11)
