<annotationInfo>
<annotationInfo>
<item  id="35" filename="conv/conv.cpp" linenumber="48" name="w_sumf" contextFuncName="conv" moduleName="conv" rtlName="w_sumf_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="49" filename="conv/conv.cpp" linenumber="71" name="c" contextFuncName="conv" moduleName="conv" rtlName="c_fu_931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="50" filename="conv/conv.cpp" linenumber="71" name="add_ln71_2" contextFuncName="conv" moduleName="conv" rtlName="add_ln71_2_fu_937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="51" filename="conv/conv.cpp" linenumber="51" name="icmp_ln51" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln51_fu_943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="52" filename="conv/conv.cpp" linenumber="51" name="add_ln51" contextFuncName="conv" moduleName="conv" rtlName="add_ln51_fu_949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="55" filename="conv/conv.cpp" linenumber="51" name="r" contextFuncName="conv" moduleName="conv" rtlName="r_fu_1064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="58" filename="conv/conv.cpp" linenumber="54" name="icmp_ln54" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln54_fu_955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="59" filename="conv/conv.cpp" linenumber="79" name="select_ln79" contextFuncName="conv" moduleName="conv" rtlName="select_ln79_fu_961_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="60" filename="conv/conv.cpp" linenumber="79" name="select_ln79_1" contextFuncName="conv" moduleName="conv" rtlName="select_ln79_1_fu_1070_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="61" filename="conv/conv.cpp" linenumber="79" name="zext_ln79" contextFuncName="conv" moduleName="conv" rtlName="grp_fu_1331_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="62" filename="conv/conv.cpp" linenumber="79" name="mul_ln79" contextFuncName="conv" moduleName="conv" rtlName="conv_mac_muladd_4wdI_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="63" filename="conv/conv.cpp" linenumber="79" name="select_ln79_2" contextFuncName="conv" moduleName="conv" rtlName="select_ln79_2_fu_969_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="64" filename="conv/conv.cpp" linenumber="79" name="select_ln79_3" contextFuncName="conv" moduleName="conv" rtlName="select_ln79_3_fu_977_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="65" filename="conv/conv.cpp" linenumber="79" name="xor_ln79" contextFuncName="conv" moduleName="conv" rtlName="xor_ln79_fu_985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="66" filename="conv/conv.cpp" linenumber="57" name="icmp_ln57" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln57_fu_991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="67" filename="conv/conv.cpp" linenumber="79" name="and_ln79" contextFuncName="conv" moduleName="conv" rtlName="and_ln79_fu_997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="68" filename="conv/conv.cpp" linenumber="71" name="add_ln71_3" contextFuncName="conv" moduleName="conv" rtlName="add_ln71_3_fu_1003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="70" filename="conv/conv.cpp" linenumber="79" name="or_ln79" contextFuncName="conv" moduleName="conv" rtlName="or_ln79_fu_1009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="71" filename="conv/conv.cpp" linenumber="79" name="select_ln79_4" contextFuncName="conv" moduleName="conv" rtlName="select_ln79_4_fu_1015_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="72" filename="conv/conv.cpp" linenumber="79" name="select_ln79_5" contextFuncName="conv" moduleName="conv" rtlName="select_ln79_5_fu_1023_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="73" filename="conv/conv.cpp" linenumber="79" name="zext_ln79_1" contextFuncName="conv" moduleName="conv" rtlName="zext_ln79_1_fu_1081_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="74" filename="conv/conv.cpp" linenumber="79" name="add_ln79" contextFuncName="conv" moduleName="conv" rtlName="conv_mac_muladd_4wdI_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="75" filename="conv/conv.cpp" linenumber="71" name="tmp_2_cast" contextFuncName="conv" moduleName="conv" rtlName="tmp_2_cast_fu_1084_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="76" filename="conv/conv.cpp" linenumber="71" name="add_ln71_4" contextFuncName="conv" moduleName="conv" rtlName="add_ln71_4_fu_1031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="77" filename="conv/conv.cpp" linenumber="79" name="select_ln79_6" contextFuncName="conv" moduleName="conv" rtlName="select_ln79_6_fu_1037_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="78" filename="conv/conv.cpp" linenumber="79" name="zext_ln79_2" contextFuncName="conv" moduleName="conv" rtlName="zext_ln79_2_fu_1091_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="79" filename="conv/conv.cpp" linenumber="71" name="add_ln71_5" contextFuncName="conv" moduleName="conv" rtlName="add_ln71_5_fu_1045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="80" filename="conv/conv.cpp" linenumber="79" name="select_ln79_7" contextFuncName="conv" moduleName="conv" rtlName="select_ln79_7_fu_1051_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="81" filename="conv/conv.cpp" linenumber="79" name="zext_ln79_3" contextFuncName="conv" moduleName="conv" rtlName="zext_ln79_3_fu_1094_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="84" filename="conv/conv.cpp" linenumber="59" name="zext_ln59" contextFuncName="conv" moduleName="conv" rtlName="zext_ln59_fu_1059_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="85" filename="conv/conv.cpp" linenumber="79" name="zext_ln79_4" contextFuncName="conv" moduleName="conv" rtlName="zext_ln79_4_fu_1097_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="86" filename="conv/conv.cpp" linenumber="79" name="zext_ln79_5" contextFuncName="conv" moduleName="conv" rtlName="zext_ln79_5_fu_1100_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="87" filename="conv/conv.cpp" linenumber="79" name="add_ln79_1" contextFuncName="conv" moduleName="conv" rtlName="add_ln79_1_fu_1103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="88" filename="conv/conv.cpp" linenumber="79" name="zext_ln79_6" contextFuncName="conv" moduleName="conv" rtlName="zext_ln79_6_fu_1109_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="95" filename="conv/conv.cpp" linenumber="60" name="icmp_ln60" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln60_fu_1114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="97" filename="conv/conv.cpp" linenumber="60" name="ch" contextFuncName="conv" moduleName="conv" rtlName="ch_fu_1120_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="100" filename="conv/conv.cpp" linenumber="61" name="zext_ln61" contextFuncName="conv" moduleName="conv" rtlName="zext_ln61_fu_1126_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="108" filename="conv/conv.cpp" linenumber="63" name="icmp_ln63" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln63_fu_1131_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="110" filename="conv/conv.cpp" linenumber="63" name="wr" contextFuncName="conv" moduleName="conv" rtlName="wr_fu_1137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="113" filename="conv/conv.cpp" linenumber="63" name="zext_ln63" contextFuncName="conv" moduleName="conv" rtlName="zext_ln63_fu_1143_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="117" filename="conv/conv.cpp" linenumber="71" name="tmp_7" contextFuncName="conv" moduleName="conv" rtlName="tmp_7_fu_1147_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="118" filename="conv/conv.cpp" linenumber="71" name="zext_ln71" contextFuncName="conv" moduleName="conv" rtlName="zext_ln71_fu_1155_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="119" filename="conv/conv.cpp" linenumber="71" name="add_ln71_6" contextFuncName="conv" moduleName="conv" rtlName="add_ln71_6_fu_1159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="120" filename="conv/conv.cpp" linenumber="71" name="zext_ln71_1" contextFuncName="conv" moduleName="conv" rtlName="zext_ln71_1_fu_1164_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="139" filename="conv/conv.cpp" linenumber="71" name="add_ln71" contextFuncName="conv" moduleName="conv" rtlName="add_ln71_fu_1186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="140" filename="conv/conv.cpp" linenumber="71" name="zext_ln71_2" contextFuncName="conv" moduleName="conv" rtlName="mul_ln71_fu_1195_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="141" filename="conv/conv.cpp" linenumber="71" name="mul_ln71" contextFuncName="conv" moduleName="conv" rtlName="mul_ln71_fu_1195_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="142" filename="conv/conv.cpp" linenumber="71" name="add_ln71_7" contextFuncName="conv" moduleName="conv" rtlName="add_ln71_7_fu_1201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="143" filename="conv/conv.cpp" linenumber="71" name="zext_ln71_3" contextFuncName="conv" moduleName="conv" rtlName="zext_ln71_3_fu_1206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="145" filename="conv/conv.cpp" linenumber="71" name="add_ln71_8" contextFuncName="conv" moduleName="conv" rtlName="add_ln71_8_fu_1216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="146" filename="conv/conv.cpp" linenumber="71" name="zext_ln71_4" contextFuncName="conv" moduleName="conv" rtlName="zext_ln71_4_fu_1221_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="148" filename="conv/conv.cpp" linenumber="71" name="add_ln71_9" contextFuncName="conv" moduleName="conv" rtlName="add_ln71_9_fu_1231_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="149" filename="conv/conv.cpp" linenumber="71" name="zext_ln71_5" contextFuncName="conv" moduleName="conv" rtlName="zext_ln71_5_fu_1236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="168" filename="conv/conv.cpp" linenumber="71" name="tmp_s" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="170" filename="conv/conv.cpp" linenumber="71" name="tmp_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="173" filename="conv/conv.cpp" linenumber="71" name="tmp_2_0_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="175" filename="conv/conv.cpp" linenumber="71" name="tmp_3_0_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="178" filename="conv/conv.cpp" linenumber="71" name="tmp_2_0_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="180" filename="conv/conv.cpp" linenumber="71" name="tmp_3_0_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="183" filename="conv/conv.cpp" linenumber="71" name="tmp_2_0_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="185" filename="conv/conv.cpp" linenumber="71" name="tmp_3_0_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="188" filename="conv/conv.cpp" linenumber="71" name="tmp_2_0_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="190" filename="conv/conv.cpp" linenumber="71" name="tmp_3_0_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="193" filename="conv/conv.cpp" linenumber="71" name="tmp_2_0_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="195" filename="conv/conv.cpp" linenumber="71" name="tmp_3_0_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U3" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="198" filename="conv/conv.cpp" linenumber="71" name="tmp_2_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="199" filename="conv/conv.cpp" linenumber="71" name="tmp_3_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="202" filename="conv/conv.cpp" linenumber="71" name="tmp_2_1_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="203" filename="conv/conv.cpp" linenumber="71" name="tmp_3_1_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="206" filename="conv/conv.cpp" linenumber="71" name="tmp_2_1_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="207" filename="conv/conv.cpp" linenumber="71" name="tmp_3_1_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="210" filename="conv/conv.cpp" linenumber="71" name="tmp_2_1_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="211" filename="conv/conv.cpp" linenumber="71" name="tmp_3_1_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="214" filename="conv/conv.cpp" linenumber="71" name="tmp_2_1_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="215" filename="conv/conv.cpp" linenumber="71" name="tmp_3_1_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="218" filename="conv/conv.cpp" linenumber="71" name="tmp_2_1_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="219" filename="conv/conv.cpp" linenumber="71" name="tmp_3_1_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U3" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="222" filename="conv/conv.cpp" linenumber="71" name="tmp_2_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="223" filename="conv/conv.cpp" linenumber="71" name="tmp_3_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="227" filename="conv/conv.cpp" linenumber="71" name="tmp_2_2_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="228" filename="conv/conv.cpp" linenumber="71" name="tmp_3_2_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="232" filename="conv/conv.cpp" linenumber="71" name="tmp_2_2_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="233" filename="conv/conv.cpp" linenumber="71" name="tmp_3_2_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="237" filename="conv/conv.cpp" linenumber="71" name="tmp_2_2_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="238" filename="conv/conv.cpp" linenumber="71" name="tmp_3_2_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="242" filename="conv/conv.cpp" linenumber="71" name="tmp_2_2_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U8" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="243" filename="conv/conv.cpp" linenumber="71" name="tmp_3_2_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="247" filename="conv/conv.cpp" linenumber="71" name="tmp_2_2_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32udo_U9" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="248" filename="conv/conv.cpp" linenumber="71" name="tmp_3_2_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U3" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="257" filename="conv/conv.cpp" linenumber="75" name="icmp_ln75" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln75_fu_1245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="259" filename="conv/conv.cpp" linenumber="75" name="ch_1" contextFuncName="conv" moduleName="conv" rtlName="ch_1_fu_1251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="262" filename="conv/conv.cpp" linenumber="76" name="zext_ln76" contextFuncName="conv" moduleName="conv" rtlName="zext_ln76_fu_1257_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="265" filename="conv/conv.cpp" linenumber="76" name="w_sum_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32tde_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="268" filename="conv/conv.cpp" linenumber="78" name="bitcast_ln78" contextFuncName="conv" moduleName="conv" rtlName="bitcast_ln78_fu_1280_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="269" filename="conv/conv.cpp" linenumber="78" name="tmp" contextFuncName="conv" moduleName="conv" rtlName="tmp_fu_1284_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="270" filename="conv/conv.cpp" linenumber="78" name="trunc_ln78" contextFuncName="conv" moduleName="conv" rtlName="trunc_ln78_fu_1294_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="271" filename="conv/conv.cpp" linenumber="78" name="icmp_ln78" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln78_fu_1298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="272" filename="conv/conv.cpp" linenumber="78" name="icmp_ln78_1" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln78_1_fu_1304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="273" filename="conv/conv.cpp" linenumber="78" name="or_ln78" contextFuncName="conv" moduleName="conv" rtlName="or_ln78_fu_1310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="274" filename="conv/conv.cpp" linenumber="78" name="tmp_6" contextFuncName="conv" moduleName="conv" rtlName="conv_fcmp_32ns_32vdy_U10" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="275" filename="conv/conv.cpp" linenumber="78" name="and_ln78" contextFuncName="conv" moduleName="conv" rtlName="and_ln78_fu_1316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="276" filename="conv/conv.cpp" linenumber="78" name="select_ln78" contextFuncName="conv" moduleName="conv" rtlName="conv_out_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="279" filename="conv/conv.cpp" linenumber="57" name="f" contextFuncName="conv" moduleName="conv" rtlName="f_fu_1262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="280" filename="conv/conv.cpp" linenumber="54" name="add_ln54" contextFuncName="conv" moduleName="conv" rtlName="add_ln54_fu_1267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="281" filename="conv/conv.cpp" linenumber="54" name="select_ln54" contextFuncName="conv" moduleName="conv" rtlName="select_ln54_fu_1273_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
