// Seed: 1592247112
module module_0 ();
  logic [7:0] id_2 = id_2[1'h0];
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri0 id_5 = (1);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  supply1 id_4;
  assign id_4 = 1;
endmodule
