//  Catapult Ultra Synthesis 10.5a/871028 (Production Release) Tue Apr 14 07:55:32 PDT 2020
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2020, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                 PROPERTY OF MENTOR GRAPHICS OR ITS LICENSORS
//  
//  Running on Linux root@localhost.localdomain 3.10.0-862.el7.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v23.5_1.0, HLS_PKGS v23.5_1.0, 
//                       SIF_TOOLKITS v23.5_1.0, SIF_XILINX v23.5_1.0, 
//                       SIF_ALTERA v23.5_1.0, CCS_LIBS v23.5_1.0, 
//                       CDS_PPRO v10.3c_2, CDS_DesigChecker v10.5a, 
//                       CDS_OASYS v19.1_3.7, CDS_PSR v19.2_0.9, 
//                       DesignPad v2.78_1.0
//  
//  Start time Thu Dec 16 07:23:43 2021
# -------------------------------------------------
# Logging session transcript to file "/tmp/log14736ec2b5610.0"
solution file add ./class_hier_design.cpp
# /INPUTFILES/1
solution file add ./TestBench.cpp -exclude true
# /INPUTFILES/2
solution file add ./class_hier_design.h
# /INPUTFILES/3
solution file add ./down_ln.h
# /INPUTFILES/4
solution file add ./down_shreg.h
# /INPUTFILES/5
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Moving session transcript to file "/home/tiger/workspace/DownSample/DownSample_v3/catapult.log"
# Front End called with arguments: -- /home/tiger/workspace/DownSample/DownSample_v3/down_shreg.h /home/tiger/workspace/DownSample/DownSample_v3/down_ln.h /home/tiger/workspace/DownSample/DownSample_v3/class_hier_design.h /home/tiger/workspace/DownSample/DownSample_v3/class_hier_design.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# $PROJECT_HOME/class_hier_design.cpp(3): Pragma 'hls_design<>' detected on routine 'DownSample' (CIN-6)
# $PROJECT_HOME/class_hier_design.cpp(35): Pragma 'hls_design<top>' detected on routine 'go' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.85 seconds, memory usage 1563468kB, peak memory usage 1563468kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'go.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/class_hier_design.cpp(4): Found design routine 'DownSample' specified by directive (CIN-52)
# $PROJECT_HOME/class_hier_design.cpp(36): Found top design routine 'go' specified by directive (CIN-52)
# $PROJECT_HOME/class_hier_design.cpp(36): Synthesizing routine 'go' (CIN-13)
# $PROJECT_HOME/class_hier_design.cpp(36): Inlining routine 'go' (CIN-14)
# $PROJECT_HOME/class_hier_design.cpp(4): Found design routine 'DownSample' specified by directive (CIN-52)
# $PROJECT_HOME/class_hier_design.cpp(4): Found design routine 'DownSample' specified by directive (CIN-52)
# $PROJECT_HOME/class_hier_design.cpp(4): Synthesizing routine 'DownSample' (CIN-13)
# $PROJECT_HOME/class_hier_design.cpp(4): Inlining routine 'DownSample' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<9, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<10, false>' (CIN-14)
# $PROJECT_HOME/down_ln.h(16): Inlining member function 'down_ln::process' on object 'raw_ln_data' (CIN-64)
# $PROJECT_HOME/down_shreg.h(11): Inlining member function 'down_shreg::process' on object 'raw_shreg_data' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator%<9, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator==<9, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator%<10, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator==<10, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator/<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator/<9, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator/<10, false>' (CIN-14)
# $PROJECT_HOME/class_hier_design.cpp(4): Optimizing block '/go/DownSample' ... (CIN-4)
# $PROJECT_HOME/class_hier_design.cpp(4): INOUT port 'Image' is only used as an input. (OPT-10)
# $PROJECT_HOME/class_hier_design.cpp(4): INOUT port 'DownImage' is only used as an output. (OPT-11)
# $PROJECT_HOME/class_hier_design.cpp(12): Loop '/go/DownSample/core/if:for:for' iterated at most 752 times. (LOOP-2)
# $PROJECT_HOME/class_hier_design.cpp(10): Loop '/go/DownSample/core/if:for' iterated at most 480 times. (LOOP-2)
# $PROJECT_HOME/class_hier_design.cpp(36): Optimizing block '/go' ... (CIN-4)
# $PROJECT_HOME/class_hier_design.cpp(36): INOUT port 'in' is only used as an input. (OPT-10)
# $PROJECT_HOME/class_hier_design.cpp(37): INOUT port 'out' is only used as an output. (OPT-11)
# Design 'go' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'DownSample' Instance 'DownSample:inst' $PROJECT_HOME/class_hier_design.cpp:4
# Info: CDesignChecker Shell script written to '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'go.v1': elapsed time 1.60 seconds, memory usage 1563820kB, peak memory usage 1563820kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 65, Real ops = 10, Vars = 20 (SOL-21)
solution library add mgc_Xilinx-KINTEX-7-1_beh -- -rtlsyntool Precision -manufacturer Xilinx -family KINTEX-7 -speed -1 -part xc7k70tfbv676-1
solution library add Xilinx_RAMS
solution library add Xilinx_ROMS
solution library add amba
solution library add ML_amba
solution library add ccs_fpga_hic
solution library add Xilinx_FIFO
go libraries
# Info: Starting transformation 'libraries' on solution 'go.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-KINTEX-7-1_beh.lib' [mgc_Xilinx-KINTEX-7-1_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_ROMS.lib' [Xilinx_ROMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/ML_amba.lib' [ML_amba]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_fpga_hic.lib' [ccs_fpga_hic]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_FIFO.lib' [Xilinx_FIFO]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'go.v1': elapsed time 0.49 seconds, memory usage 1563820kB, peak memory usage 1563820kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 65, Real ops = 10, Vars = 20 (SOL-21)
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'go.v1' (SOL-8)
# Info: $PROJECT_HOME/class_hier_design.cpp(36): Partition '/go/core' is found empty and is optimized away. (OPT-12)
# Info: Completed transformation 'assembly' on solution 'go.v1': elapsed time 0.20 seconds, memory usage 1563820kB, peak memory usage 1563820kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 58, Real ops = 8, Vars = 18 (SOL-21)
# Error: Queried parameter dataset could not be found on the queried module mgc_reg_pos on component ccs_axi4_lite_slave_indirect(0,1,8,8,0,12,32,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_mux on component ccs_axi4_lite_slave_indirect(0,1,8,8,0,12,32,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_reg_pos on component ML_ccs_axi4_master_fpga_instream_core(0,1,1,8,8,0,0,32,8,1,1,1,0,0,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_mux on component ML_ccs_axi4_master_fpga_instream_core(0,1,1,8,8,0,0,32,8,1,1,1,0,0,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_reg_pos on component ccs_axi4_lite_slave_indirect(0,7,8,8,0,12,32,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_mux on component ccs_axi4_lite_slave_indirect(0,7,8,8,0,12,32,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_reg_pos on component ML_ccs_axi4_master_fpga_instream_core(0,7,1,8,8,0,0,32,8,1,1,1,0,0,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_mux on component ML_ccs_axi4_master_fpga_instream_core(0,7,1,8,8,0,0,32,8,1,1,1,0,0,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_reg_pos on component ccs_axi4_lite_slave_indirect(0,7,8,8,0,12,32,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_mux on component ccs_axi4_lite_slave_indirect(0,7,8,8,0,12,32,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_reg_pos on component ML_ccs_axi4_master_fpga_instream_core(0,7,1,8,8,0,0,32,8,1,1,1,0,0,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_mux on component ML_ccs_axi4_master_fpga_instream_core(0,7,1,8,8,0,0,32,8,1,1,1,0,0,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_reg_pos on component ccs_axi4_lite_slave_indirect(0,1,8,8,0,12,32,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_mux on component ccs_axi4_lite_slave_indirect(0,1,8,8,0,12,32,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_reg_pos on component ML_ccs_axi4_master_fpga_instream_core(0,1,1,8,8,0,0,32,8,1,1,1,0,0,0). (LIB-219)
# Error: Queried parameter dataset could not be found on the queried module mgc_mux on component ML_ccs_axi4_master_fpga_instream_core(0,1,1,8,8,0,0,32,8,1,1,1,0,0,0). (LIB-219)
go compile
solution library remove *
# Info: Branching solution 'go.v2' at state 'compile' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'DownSample' Instance 'DownSample:inst' $PROJECT_HOME/class_hier_design.cpp:4
# Info: CDesignChecker Shell script written to '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/CDesignChecker/design_checker.sh'
solution library add mgc_Xilinx-KINTEX-7-1_beh -- -rtlsyntool Precision -manufacturer Xilinx -family KINTEX-7 -speed -1 -part xc7k70tfbv676-1
solution library add Xilinx_RAMS
solution library add Xilinx_ROMS
solution library add amba
solution library add Xilinx_FIFO
go libraries
# Info: Starting transformation 'libraries' on solution 'go.v2' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-KINTEX-7-1_beh.lib' [mgc_Xilinx-KINTEX-7-1_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_ROMS.lib' [Xilinx_ROMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_FIFO.lib' [Xilinx_FIFO]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'go.v2': elapsed time 0.48 seconds, memory usage 1563820kB, peak memory usage 1563820kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 65, Real ops = 10, Vars = 20 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'go.v2' (SOL-8)
# Info: $PROJECT_HOME/class_hier_design.cpp(36): Partition '/go/core' is found empty and is optimized away. (OPT-12)
# Info: Completed transformation 'assembly' on solution 'go.v2': elapsed time 0.19 seconds, memory usage 1563800kB, peak memory usage 1563820kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 58, Real ops = 8, Vars = 18 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'go.v2' (SOL-8)
# $PROJECT_HOME/class_hier_design.cpp(12): Loop '/go/DownSample/core/if:for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/class_hier_design.cpp(10): Loop '/go/DownSample/core/if:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/class_hier_design.cpp(4): Loop '/go/DownSample/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'go.v2': elapsed time 0.03 seconds, memory usage 1563800kB, peak memory usage 1563820kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 58, Real ops = 8, Vars = 18 (SOL-21)
# Info: Starting transformation 'memories' on solution 'go.v2' (SOL-8)
# $PROJECT_HOME/down_ln.h(14): Memory Resource '/go/DownSample/core/raw_ln_data.line0:rsc' (from var: raw_ln_data.line0) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 376 x 16). (MEM-4)
# Info: Completed transformation 'memories' on solution 'go.v2': elapsed time 0.90 seconds, memory usage 1563800kB, peak memory usage 1563820kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 62, Real ops = 10, Vars = 21 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'go.v2' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'go.v2': elapsed time 0.02 seconds, memory usage 1563800kB, peak memory usage 1563820kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 62, Real ops = 10, Vars = 21 (SOL-21)
# Info: Starting transformation 'architect' on solution 'go.v2' (SOL-8)
# Design 'go' contains '39' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'go.v2': elapsed time 0.09 seconds, memory usage 1563800kB, peak memory usage 1563820kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 214, Real ops = 39, Vars = 40 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'go.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/go/DownSample/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/class_hier_design.cpp(12): Prescheduled LOOP '/go/DownSample/core/if:for:for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(10): Prescheduled LOOP '/go/DownSample/core/if:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(4): Prescheduled LOOP '/go/DownSample/core/main' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(6): Prescheduled LOOP '/go/DownSample/core/raw_ln_data.line0:vinit' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(4): Prescheduled LOOP '/go/DownSample/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(4): Prescheduled SEQUENTIAL '/go/DownSample/core' (total length 1084114 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/class_hier_design.cpp(4): Initial schedule of SEQUENTIAL '/go/DownSample/core': Latency = 1083358, Area (Datapath, Register, Total) = 131.71, 0.00, 131.71 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/class_hier_design.cpp(4): Final schedule of SEQUENTIAL '/go/DownSample/core': Latency = 1083358, Area (Datapath, Register, Total) = 131.71, 0.00, 131.71 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Completed transformation 'allocate' on solution 'go.v2': elapsed time 0.16 seconds, memory usage 1563800kB, peak memory usage 1563820kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 214, Real ops = 39, Vars = 40 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'go.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/go/DownSample/core' (CRAAS-1)
# Global signal 'Image:rsc.rdy' added to design 'DownSample' for component 'Image:rsci' (LIB-3)
# Global signal 'Image:rsc.vld' added to design 'DownSample' for component 'Image:rsci' (LIB-3)
# Global signal 'Image:rsc.dat' added to design 'DownSample' for component 'Image:rsci' (LIB-3)
# Info: $PROJECT_HOME/class_hier_design.cpp(14): Creating buffer for wait controller for component 'Image:rsc' (SCHD-46)
# Global signal 'DownImage:rsc.rdy' added to design 'DownSample' for component 'DownImage:rsci' (LIB-3)
# Global signal 'DownImage:rsc.vld' added to design 'DownSample' for component 'DownImage:rsci' (LIB-3)
# Global signal 'DownImage:rsc.dat' added to design 'DownSample' for component 'DownImage:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.clken' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.q' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.radr' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.we' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.d' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.wadr' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'go.v2': elapsed time 1.80 seconds, memory usage 1563800kB, peak memory usage 1563820kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 430, Real ops = 53, Vars = 182 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'go.v2' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'raw_ln_data.line0:vinit.ndx.sva' for variables 'raw_ln_data.line0:vinit.ndx.sva, raw_ln_data:static_init:else:acc.itm, if:for:ln.sva' (2 registers deleted). (FSM-3)
# Warning: Extrapolation detected. Script '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'dpfsm' on solution 'go.v2': elapsed time 0.41 seconds, memory usage 1563800kB, peak memory usage 1563820kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 353, Real ops = 123, Vars = 160 (SOL-21)
# Info: Starting transformation 'instance' on solution 'go.v2' (SOL-8)
# Info: Completed transformation 'instance' on solution 'go.v2': elapsed time 0.36 seconds, memory usage 1563800kB, peak memory usage 1563820kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 355, Real ops = 107, Vars = 311 (SOL-21)
# Info: Starting transformation 'extract' on solution 'go.v2' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'rtl.vhdl.psr'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'concat_rtl.vhdl.psr'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'rtl.v.psr'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'concat_rtl.v.psr'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'go.v2': elapsed time 3.88 seconds, memory usage 1563800kB, peak memory usage 1563820kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 338, Real ops = 103, Vars = 153 (SOL-21)
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/concat_sim_rtl_v_msim'
# mkdir -p scverify/concat_sim_rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/eda/mentor/questa/questasim/bin/../modelsim.ini'
# cat "/eda/mentor/questa/questasim/bin/../modelsim.ini" >scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/concat_sim_rtl_v_msim/work'
# /eda/mentor/questa/questasim/bin/vlib scverify/concat_sim_rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/concat_sim_rtl_v_msim/work'
# /eda/mentor/questa/questasim/bin/vmap work \$SCVLIBS/scverify/concat_sim_rtl_v_msim/work
# QuestaSim-64 vmap 10.7g Lib Mapping Utility 2020.08 Aug  1 2020
# vmap work $SCVLIBS/scverify/concat_sim_rtl_v_msim/work 
# Modifying scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /eda/mentor/catapult/Mgc_home/bin/tclsh8.5 /eda/mentor/catapult/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/go.v2/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./Catapult/go.v2/.dut_inst_info.tcl ./Catapult/go.v2/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/go.v2/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./Catapult/go.v2/.dut_inst_info.tcl ./Catapult/go.v2/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: concat_sim_rtl.v
# /eda/mentor/questa/questasim/bin/vlog -work work     concat_sim_rtl.v
# QuestaSim-64 vlog 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 07:25:20 on Dec 16,2021
# vlog -work work concat_sim_rtl.v 
# -- Compiling module ccs_in_wait_v1
# -- Compiling module ccs_out_wait_v1
# -- Compiling module BLOCK_1R1W_RBW
# -- Compiling module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Compiling module DownSample_core_core_fsm
# -- Compiling module DownSample_core_staller
# -- Compiling module DownSample_core_wait_dp
# -- Compiling module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Compiling module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Compiling module DownSample_core_Image_rsci_Image_wait_dp
# -- Compiling module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Compiling module DownSample_core_DownImage_rsci
# -- Compiling module DownSample_core_Image_rsci
# -- Compiling module DownSample_core
# -- Compiling module DownSample
# -- Compiling module go
# 
# Top level modules:
# 	go
# End time: 07:25:20 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../class_hier_design.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../class_hier_design.cpp
# Start time: 07:25:20 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:25:21 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 07:25:21 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:25:23 on Dec 16,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# Start time: 07:25:23 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:25:24 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# Start time: 07:25:24 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# 
# In file included from /eda/mentor/questa/questasim/include/systemc/sc_buffer.h:32:0,
#                  from /eda/mentor/questa/questasim/include/systemc/systemc:82,
#                  from /eda/mentor/questa/questasim/include/systemc/systemc.h:211,
#                  from /eda/mentor/catapult/Mgc_home/shared/include/mc_scverify.h:159,
#                  from ./../../class_hier_design.h:9,
#                  from scverify/mc_testbench.h:28,
#                  from scverify/scverify_top.cpp:4:
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h: In instantiation of 'sc_core::sc_signal<sc_dt::sc_logic, POL>::sc_signal() [with sc_core::sc_writer_policy POL = (sc_core::sc_writer_policy)0u]':
# scverify/scverify_top.cpp:144:30:   required from here
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h:743:23: warning: 'sc_core::sc_signal<sc_dt::sc_logic>::m_posedge_event_p' will be initialized after [-Wreorder]
#      mutable sc_event* m_posedge_event_p; // positive edge event if present.
#                        ^
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h:740:23: warning:   'sc_dt::uint64 sc_core::sc_signal<sc_dt::sc_logic>::m_change_stamp' [-Wreorder]
#      sc_dt::uint64     m_change_stamp;    // delta of last event
#                        ^
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h:602:5: warning:   when initialized here [-Wreorder]
#      sc_signal()
#      ^
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/eda/mentor/catapult/Mgc_home/shared/include/mc_monitor.h, 144)
# End time: 07:25:27 on Dec 16,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 07:25:27 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:25:28 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 07:25:28 on Dec 16,2021
# vopt "+acc=npr" -L ./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /tmp/tiger@localhost.localdomain_dpi_15890/STUB_SYMS_OF_systemc.so
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Optimizing 16 design-units (inlining 0/16 module instances, 0/12 systemc instances):
# -- Optimizing module DownSample_core(fast)
# -- Optimizing module BLOCK_1R1W_RBW(fast)
# -- Optimizing module DownSample_core_core_fsm(fast)
# -- Optimizing module DownSample_core_Image_rsci_Image_wait_dp(fast)
# -- Optimizing module DownSample(fast)
# -- Optimizing module DownSample_core_Image_rsci(fast)
# -- Optimizing module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen(fast)
# -- Optimizing module DownSample_core_DownImage_rsci(fast)
# -- Optimizing module DownSample_core_DownImage_rsci_DownImage_wait_dp(fast)
# -- Optimizing module DownSample_core_Image_rsci_Image_wait_ctrl(fast)
# -- Optimizing module DownSample_core_DownImage_rsci_DownImage_wait_ctrl(fast)
# -- Optimizing module ccs_in_wait_v1(fast)
# -- Optimizing module ccs_out_wait_v1(fast)
# -- Optimizing module DownSample_core_wait_dp(fast)
# -- Optimizing module DownSample_core_staller(fast)
# -- Optimizing module go(fast)
# Optimized design name is scverify_top_opt
# End time: 07:25:28 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 15912
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 16352
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 17062
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 17672
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 18429
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 18969
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_vhdl_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_vhdl_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_vhdl_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/concat_sim_rtl_vhdl_msim'
# mkdir -p scverify/concat_sim_rtl_vhdl_msim
# ============================================
# Setting up default modelsim.ini file from '/eda/mentor/questa/questasim/bin/../modelsim.ini'
# cat "/eda/mentor/questa/questasim/bin/../modelsim.ini" >scverify/concat_sim_rtl_vhdl_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/concat_sim_rtl_vhdl_msim/work'
# /eda/mentor/questa/questasim/bin/vlib scverify/concat_sim_rtl_vhdl_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/concat_sim_rtl_vhdl_msim/work'
# /eda/mentor/questa/questasim/bin/vmap work \$SCVLIBS/scverify/concat_sim_rtl_vhdl_msim/work
# QuestaSim-64 vmap 10.7g Lib Mapping Utility 2020.08 Aug  1 2020
# vmap work $SCVLIBS/scverify/concat_sim_rtl_vhdl_msim/work 
# Modifying scverify/concat_sim_rtl_vhdl_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/concat_sim_rtl_vhdl_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /eda/mentor/catapult/Mgc_home/bin/tclsh8.5 /eda/mentor/catapult/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/go.v2/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_vhdl_msim/scverify_msim_wave.tcl ./Catapult/go.v2/.dut_inst_info.tcl ./Catapult/go.v2/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/go.v2/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_vhdl_msim/scverify_msim_wave.tcl ./Catapult/go.v2/.dut_inst_info.tcl ./Catapult/go.v2/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/concat_sim_rtl_vhdl_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling VHDL file: concat_sim_rtl.vhdl
# /eda/mentor/questa/questasim/bin/vcom -work work   concat_sim_rtl.vhdl
# QuestaSim-64 vcom 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 07:32:03 on Dec 16,2021
# vcom -work work concat_sim_rtl.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package ccs_in_wait_pkg_v1
# -- Compiling entity ccs_in_wait_v1
# -- Compiling architecture beh of ccs_in_wait_v1
# -- Compiling package ccs_out_wait_pkg_v1
# -- Compiling entity ccs_out_wait_v1
# -- Compiling architecture beh of ccs_out_wait_v1
# -- Loading package NUMERIC_STD
# -- Compiling package BLOCK_1R1W_RBW_pkg
# -- Compiling entity BLOCK_1R1W_RBW
# -- Compiling architecture rtl of BLOCK_1R1W_RBW
# -- Loading package ccs_in_wait_pkg_v1
# -- Loading package ccs_out_wait_pkg_v1
# -- Loading package BLOCK_1R1W_RBW_pkg
# -- Compiling entity DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Compiling architecture v2 of DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Compiling entity DownSample_core_core_fsm
# -- Compiling architecture v2 of DownSample_core_core_fsm
# -- Compiling entity DownSample_core_staller
# -- Compiling architecture v2 of DownSample_core_staller
# -- Compiling entity DownSample_core_wait_dp
# -- Compiling architecture v2 of DownSample_core_wait_dp
# -- Compiling entity DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Compiling architecture v2 of DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Compiling entity DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Compiling architecture v2 of DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Compiling entity DownSample_core_Image_rsci_Image_wait_dp
# -- Compiling architecture v2 of DownSample_core_Image_rsci_Image_wait_dp
# -- Compiling entity DownSample_core_Image_rsci_Image_wait_ctrl
# -- Compiling architecture v2 of DownSample_core_Image_rsci_Image_wait_ctrl
# -- Compiling entity DownSample_core_DownImage_rsci
# -- Compiling architecture v2 of DownSample_core_DownImage_rsci
# -- Compiling entity DownSample_core_Image_rsci
# -- Compiling architecture v2 of DownSample_core_Image_rsci
# -- Compiling entity DownSample_core
# -- Compiling architecture v2 of DownSample_core
# -- Compiling entity DownSample
# -- Compiling architecture v2 of DownSample
# -- Compiling entity go
# -- Compiling architecture v2 of go
# End time: 07:32:03 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../class_hier_design.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VHDL -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../class_hier_design.cpp
# Start time: 07:32:03 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:32:05 on Dec 16,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VHDL -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 07:32:05 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:32:06 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VHDL -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# Start time: 07:32:06 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:32:08 on Dec 16,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VHDL -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# Start time: 07:32:08 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# 
# In file included from /eda/mentor/questa/questasim/include/systemc/sc_buffer.h:32:0,
#                  from /eda/mentor/questa/questasim/include/systemc/systemc:82,
#                  from /eda/mentor/questa/questasim/include/systemc/systemc.h:211,
#                  from /eda/mentor/catapult/Mgc_home/shared/include/mc_scverify.h:159,
#                  from ./../../class_hier_design.h:9,
#                  from scverify/mc_testbench.h:28,
#                  from scverify/scverify_top.cpp:4:
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h: In instantiation of 'sc_core::sc_signal<sc_dt::sc_logic, POL>::sc_signal() [with sc_core::sc_writer_policy POL = (sc_core::sc_writer_policy)0u]':
# scverify/scverify_top.cpp:144:30:   required from here
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h:743:23: warning: 'sc_core::sc_signal<sc_dt::sc_logic>::m_posedge_event_p' will be initialized after [-Wreorder]
#      mutable sc_event* m_posedge_event_p; // positive edge event if present.
#                        ^
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h:740:23: warning:   'sc_dt::uint64 sc_core::sc_signal<sc_dt::sc_logic>::m_change_stamp' [-Wreorder]
#      sc_dt::uint64     m_change_stamp;    // delta of last event
#                        ^
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h:602:5: warning:   when initialized here [-Wreorder]
#      sc_signal()
#      ^
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/eda/mentor/catapult/Mgc_home/shared/include/mc_monitor.h, 144)
# End time: 07:32:11 on Dec 16,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 07:32:11 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:32:11 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v2/scverify/concat_sim_rtl_vhdl_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 07:32:11 on Dec 16,2021
# vopt "+acc=npr" -L ./Catapult/go.v2/scverify/concat_sim_rtl_vhdl_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /tmp/tiger@localhost.localdomain_dpi_19820/STUB_SYMS_OF_systemc.so
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_vhdl_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_vhdl_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package ccs_in_wait_pkg_v1
# -- Loading package ccs_out_wait_pkg_v1
# -- Loading package NUMERIC_STD
# -- Loading package BLOCK_1R1W_RBW_pkg
# -- Loading entity go
# -- Loading architecture v2 of go
# -- Loading entity DownSample
# -- Loading architecture v2 of DownSample
# -- Loading entity BLOCK_1R1W_RBW
# -- Loading entity DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading entity DownSample_core
# -- Loading architecture rtl of BLOCK_1R1W_RBW
# -- Loading architecture v2 of DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading architecture v2 of DownSample_core
# -- Loading entity DownSample_core_Image_rsci
# -- Loading entity DownSample_core_DownImage_rsci
# -- Loading entity DownSample_core_wait_dp
# -- Loading entity DownSample_core_staller
# -- Loading entity DownSample_core_core_fsm
# -- Loading architecture v2 of DownSample_core_Image_rsci
# -- Loading entity ccs_in_wait_v1
# -- Loading entity DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading entity DownSample_core_Image_rsci_Image_wait_dp
# -- Loading architecture beh of ccs_in_wait_v1
# -- Loading architecture v2 of DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading architecture v2 of DownSample_core_Image_rsci_Image_wait_dp
# -- Loading architecture v2 of DownSample_core_DownImage_rsci
# -- Loading entity ccs_out_wait_v1
# -- Loading entity DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading entity DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading architecture beh of ccs_out_wait_v1
# -- Loading architecture v2 of DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading architecture v2 of DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading architecture v2 of DownSample_core_wait_dp
# -- Loading architecture v2 of DownSample_core_staller
# -- Loading architecture v2 of DownSample_core_core_fsm
# Optimizing 19 design-units (inlining 0/16 architecture instances, 0/12 systemc instances):
# -- Optimizing architecture v2 of DownSample_core
# -- Optimizing architecture v2 of DownSample
# -- Optimizing architecture rtl of BLOCK_1R1W_RBW
# -- Optimizing architecture v2 of DownSample_core_Image_rsci
# -- Optimizing architecture v2 of DownSample_core_DownImage_rsci
# -- Optimizing architecture v2 of DownSample_core_core_fsm
# -- Optimizing architecture v2 of DownSample_core_Image_rsci_Image_wait_dp
# -- Optimizing architecture v2 of DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Optimizing architecture v2 of DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Optimizing package BLOCK_1R1W_RBW_pkg
# -- Optimizing architecture beh of ccs_in_wait_v1
# -- Optimizing architecture beh of ccs_out_wait_v1
# -- Optimizing architecture v2 of DownSample_core_Image_rsci_Image_wait_ctrl
# -- Optimizing architecture v2 of DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Optimizing package ccs_out_wait_pkg_v1
# -- Optimizing package ccs_in_wait_pkg_v1
# -- Optimizing architecture v2 of DownSample_core_wait_dp
# -- Optimizing architecture v2 of DownSample_core_staller
# -- Optimizing architecture v2 of go
# Optimized design name is scverify_top_opt
# End time: 07:32:12 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_vhdl_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 19842
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 20282
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 21123
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 21752
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 22301
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 23118
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 23965
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 24591
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 25032
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 07:45:49 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:45:50 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 07:45:50 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:45:51 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 07:45:51 on Dec 16,2021
# vopt "+acc=npr" -L ./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /tmp/tiger@localhost.localdomain_dpi_25721/STUB_SYMS_OF_systemc.so
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Incremental compilation check found no design-units have changed.
# Optimized design name is scverify_top_opt
# End time: 07:45:51 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 25740
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 07:46:23 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# 
# ../../TestBench.cpp: In member function 'int testbench::main()':
# ../../TestBench.cpp:21:18: warning: unused variable 'src' [-Wunused-variable]
#      ccs_bmpfile *src = new ccs_bmpfile(srcFilename);
#                   ^
# End time: 07:46:25 on Dec 16,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 07:46:25 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:46:25 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 07:46:25 on Dec 16,2021
# vopt "+acc=npr" -L ./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /tmp/tiger@localhost.localdomain_dpi_26259/STUB_SYMS_OF_systemc.so
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Incremental compilation check found no design-units have changed.
# Optimized design name is scverify_top_opt
# End time: 07:46:25 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 26278
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 07:47:12 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:47:13 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 07:47:13 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:47:13 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 07:47:13 on Dec 16,2021
# vopt "+acc=npr" -L ./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Incremental compilation check found no design-units have changed.
# Optimized design name is scverify_top_opt
# End time: 07:47:13 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 26886
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 27970
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 28517
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 07:54:21 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:54:23 on Dec 16,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 07:54:23 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:54:23 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 07:54:23 on Dec 16,2021
# vopt "+acc=npr" -L ./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Incremental compilation check found no design-units have changed.
# Optimized design name is scverify_top_opt
# End time: 07:54:23 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 29128
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 07:56:00 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:56:02 on Dec 16,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 07:56:02 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:56:03 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 07:56:03 on Dec 16,2021
# vopt "+acc=npr" -L ./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Incremental compilation check found no design-units have changed.
# Optimized design name is scverify_top_opt
# End time: 07:56:03 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 29882
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 07:58:22 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:58:24 on Dec 16,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 07:58:24 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:58:24 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 07:58:24 on Dec 16,2021
# vopt "+acc=npr" -L ./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /tmp/tiger@localhost.localdomain_dpi_30645/STUB_SYMS_OF_systemc.so
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Incremental compilation check found no design-units have changed.
# Optimized design name is scverify_top_opt
# End time: 07:58:24 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 30664
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 07:58:45 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:58:47 on Dec 16,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 07:58:47 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:58:47 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 07:58:47 on Dec 16,2021
# vopt "+acc=npr" -L ./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /tmp/tiger@localhost.localdomain_dpi_31257/STUB_SYMS_OF_systemc.so
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Incremental compilation check found no design-units have changed.
# Optimized design name is scverify_top_opt
# End time: 07:58:47 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 31276
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 31725
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 07:59:32 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# 
# ../../TestBench.cpp: In member function 'int testbench::main()':
# ../../TestBench.cpp:20:17: warning: unused variable 'srcFilename' [-Wunused-variable]
#     const char * srcFilename = "/home/tiger/2.bmp";
#                  ^
# End time: 07:59:34 on Dec 16,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 07:59:34 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 07:59:34 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 07:59:34 on Dec 16,2021
# vopt "+acc=npr" -L ./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Incremental compilation check found no design-units have changed.
# Optimized design name is scverify_top_opt
# End time: 07:59:35 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 32242
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 33006
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 08:02:41 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# 
# ../../TestBench.cpp: In member function 'int testbench::main()':
# ../../TestBench.cpp:21:17: warning: unused variable 'src' [-Wunused-variable]
#     ccs_bmpfile *src = new ccs_bmpfile(srcFilename);
#                  ^
# End time: 08:02:42 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 08:02:42 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 08:02:43 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 08:02:43 on Dec 16,2021
# vopt "+acc=npr" -L ./Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /tmp/tiger@localhost.localdomain_dpi_33525/STUB_SYMS_OF_systemc.so
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v2/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Incremental compilation check found no design-units have changed.
# Optimized design name is scverify_top_opt
# End time: 08:02:43 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 33544
go new
solution file add ./ccs_bmpfile.cpp
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
# /INPUTFILES/6
solution file add ./ccs_bmpfile.h
# /INPUTFILES/7
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/tiger/workspace/DownSample/DownSample_v3/ccs_bmpfile.h /home/tiger/workspace/DownSample/DownSample_v3/ccs_bmpfile.cpp /home/tiger/workspace/DownSample/DownSample_v3/down_shreg.h /home/tiger/workspace/DownSample/DownSample_v3/down_ln.h /home/tiger/workspace/DownSample/DownSample_v3/class_hier_design.h /home/tiger/workspace/DownSample/DownSample_v3/class_hier_design.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# $PROJECT_HOME/class_hier_design.cpp(3): Pragma 'hls_design<>' detected on routine 'DownSample' (CIN-6)
# $PROJECT_HOME/class_hier_design.cpp(35): Pragma 'hls_design<top>' detected on routine 'go' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 3.13 seconds, memory usage 1694680kB, peak memory usage 1694680kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'go.v3' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/class_hier_design.cpp(4): Found design routine 'DownSample' specified by directive (CIN-52)
# $PROJECT_HOME/class_hier_design.cpp(36): Found top design routine 'go' specified by directive (CIN-52)
# $PROJECT_HOME/class_hier_design.cpp(36): Synthesizing routine 'go' (CIN-13)
# $PROJECT_HOME/class_hier_design.cpp(36): Inlining routine 'go' (CIN-14)
# $PROJECT_HOME/class_hier_design.cpp(4): Found design routine 'DownSample' specified by directive (CIN-52)
# $PROJECT_HOME/class_hier_design.cpp(4): Found design routine 'DownSample' specified by directive (CIN-52)
# $PROJECT_HOME/class_hier_design.cpp(4): Synthesizing routine 'DownSample' (CIN-13)
# $PROJECT_HOME/class_hier_design.cpp(4): Inlining routine 'DownSample' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<9, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<10, false>' (CIN-14)
# $PROJECT_HOME/down_ln.h(16): Inlining member function 'down_ln::process' on object 'raw_ln_data' (CIN-64)
# $PROJECT_HOME/down_shreg.h(11): Inlining member function 'down_shreg::process' on object 'raw_shreg_data' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator%<9, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator==<9, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator%<10, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator==<10, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator/<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator/<9, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator/<10, false>' (CIN-14)
# $PROJECT_HOME/class_hier_design.cpp(4): Optimizing block '/go/DownSample' ... (CIN-4)
# $PROJECT_HOME/class_hier_design.cpp(4): INOUT port 'Image' is only used as an input. (OPT-10)
# $PROJECT_HOME/class_hier_design.cpp(4): INOUT port 'DownImage' is only used as an output. (OPT-11)
# $PROJECT_HOME/class_hier_design.cpp(12): Loop '/go/DownSample/core/if:for:for' iterated at most 752 times. (LOOP-2)
# $PROJECT_HOME/class_hier_design.cpp(10): Loop '/go/DownSample/core/if:for' iterated at most 480 times. (LOOP-2)
# $PROJECT_HOME/class_hier_design.cpp(36): Optimizing block '/go' ... (CIN-4)
# $PROJECT_HOME/class_hier_design.cpp(36): INOUT port 'in' is only used as an input. (OPT-10)
# $PROJECT_HOME/class_hier_design.cpp(37): INOUT port 'out' is only used as an output. (OPT-11)
# Design 'go' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'DownSample' Instance 'DownSample:inst' $PROJECT_HOME/class_hier_design.cpp:4
# Info: CDesignChecker Shell script written to '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'go.v3': elapsed time 1.62 seconds, memory usage 1694680kB, peak memory usage 1694680kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 65, Real ops = 10, Vars = 20 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'go.v3' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'go.v3': elapsed time 0.19 seconds, memory usage 1694680kB, peak memory usage 1694680kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 65, Real ops = 10, Vars = 20 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'go.v3' (SOL-8)
# Info: $PROJECT_HOME/class_hier_design.cpp(36): Partition '/go/core' is found empty and is optimized away. (OPT-12)
# Info: Completed transformation 'assembly' on solution 'go.v3': elapsed time 0.21 seconds, memory usage 1694680kB, peak memory usage 1694680kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 58, Real ops = 8, Vars = 18 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'go.v3' (SOL-8)
# $PROJECT_HOME/class_hier_design.cpp(12): Loop '/go/DownSample/core/if:for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/class_hier_design.cpp(10): Loop '/go/DownSample/core/if:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/class_hier_design.cpp(4): Loop '/go/DownSample/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'go.v3': elapsed time 0.05 seconds, memory usage 1694680kB, peak memory usage 1694680kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 58, Real ops = 8, Vars = 18 (SOL-21)
# Info: Starting transformation 'memories' on solution 'go.v3' (SOL-8)
# $PROJECT_HOME/down_ln.h(14): Memory Resource '/go/DownSample/core/raw_ln_data.line0:rsc' (from var: raw_ln_data.line0) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 376 x 16). (MEM-4)
# Info: Completed transformation 'memories' on solution 'go.v3': elapsed time 0.90 seconds, memory usage 1694680kB, peak memory usage 1694680kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 62, Real ops = 10, Vars = 21 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'go.v3' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'go.v3': elapsed time 0.02 seconds, memory usage 1694680kB, peak memory usage 1694680kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 62, Real ops = 10, Vars = 21 (SOL-21)
# Info: Starting transformation 'architect' on solution 'go.v3' (SOL-8)
# Design 'go' contains '39' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'go.v3': elapsed time 0.09 seconds, memory usage 1694680kB, peak memory usage 1694680kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 214, Real ops = 39, Vars = 40 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'go.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/go/DownSample/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/class_hier_design.cpp(12): Prescheduled LOOP '/go/DownSample/core/if:for:for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(10): Prescheduled LOOP '/go/DownSample/core/if:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(4): Prescheduled LOOP '/go/DownSample/core/main' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(6): Prescheduled LOOP '/go/DownSample/core/raw_ln_data.line0:vinit' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(4): Prescheduled LOOP '/go/DownSample/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(4): Prescheduled SEQUENTIAL '/go/DownSample/core' (total length 1084114 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/class_hier_design.cpp(4): Initial schedule of SEQUENTIAL '/go/DownSample/core': Latency = 1083358, Area (Datapath, Register, Total) = 131.71, 0.00, 131.71 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/class_hier_design.cpp(4): Final schedule of SEQUENTIAL '/go/DownSample/core': Latency = 1083358, Area (Datapath, Register, Total) = 131.71, 0.00, 131.71 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Completed transformation 'allocate' on solution 'go.v3': elapsed time 0.18 seconds, memory usage 1694680kB, peak memory usage 1694680kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 214, Real ops = 39, Vars = 40 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'go.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/go/DownSample/core' (CRAAS-1)
# Global signal 'Image:rsc.rdy' added to design 'DownSample' for component 'Image:rsci' (LIB-3)
# Global signal 'Image:rsc.vld' added to design 'DownSample' for component 'Image:rsci' (LIB-3)
# Global signal 'Image:rsc.dat' added to design 'DownSample' for component 'Image:rsci' (LIB-3)
# Info: $PROJECT_HOME/class_hier_design.cpp(14): Creating buffer for wait controller for component 'Image:rsc' (SCHD-46)
# Global signal 'DownImage:rsc.rdy' added to design 'DownSample' for component 'DownImage:rsci' (LIB-3)
# Global signal 'DownImage:rsc.vld' added to design 'DownSample' for component 'DownImage:rsci' (LIB-3)
# Global signal 'DownImage:rsc.dat' added to design 'DownSample' for component 'DownImage:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.clken' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.q' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.radr' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.we' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.d' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.wadr' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'go.v3': elapsed time 1.80 seconds, memory usage 1694680kB, peak memory usage 1694680kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 430, Real ops = 53, Vars = 182 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'go.v3' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'raw_ln_data.line0:vinit.ndx.sva' for variables 'raw_ln_data.line0:vinit.ndx.sva, raw_ln_data:static_init:else:acc.itm, if:for:ln.sva' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'go.v3': elapsed time 0.44 seconds, memory usage 1694680kB, peak memory usage 1694680kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 353, Real ops = 123, Vars = 160 (SOL-21)
# Info: Starting transformation 'instance' on solution 'go.v3' (SOL-8)
# Info: Completed transformation 'instance' on solution 'go.v3': elapsed time 0.38 seconds, memory usage 1694680kB, peak memory usage 1694680kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 355, Real ops = 107, Vars = 311 (SOL-21)
# Info: Starting transformation 'extract' on solution 'go.v3' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'rtl.vhdl.psr'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'concat_rtl.vhdl.psr'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'rtl.v.psr'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'concat_rtl.v.psr'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'go.v3': elapsed time 3.99 seconds, memory usage 1694680kB, peak memory usage 1694680kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 338, Real ops = 103, Vars = 153 (SOL-21)
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/concat_sim_rtl_v_msim'
# mkdir -p scverify/concat_sim_rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/eda/mentor/questa/questasim/bin/../modelsim.ini'
# cat "/eda/mentor/questa/questasim/bin/../modelsim.ini" >scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/concat_sim_rtl_v_msim/work'
# /eda/mentor/questa/questasim/bin/vlib scverify/concat_sim_rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/concat_sim_rtl_v_msim/work'
# /eda/mentor/questa/questasim/bin/vmap work \$SCVLIBS/scverify/concat_sim_rtl_v_msim/work
# QuestaSim-64 vmap 10.7g Lib Mapping Utility 2020.08 Aug  1 2020
# vmap work $SCVLIBS/scverify/concat_sim_rtl_v_msim/work 
# Modifying scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /eda/mentor/catapult/Mgc_home/bin/tclsh8.5 /eda/mentor/catapult/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/go.v3/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./Catapult/go.v3/.dut_inst_info.tcl ./Catapult/go.v3/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/go.v3/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./Catapult/go.v3/.dut_inst_info.tcl ./Catapult/go.v3/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: concat_sim_rtl.v
# /eda/mentor/questa/questasim/bin/vlog -work work     concat_sim_rtl.v
# QuestaSim-64 vlog 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 08:09:54 on Dec 16,2021
# vlog -work work concat_sim_rtl.v 
# -- Compiling module ccs_in_wait_v1
# -- Compiling module ccs_out_wait_v1
# -- Compiling module BLOCK_1R1W_RBW
# -- Compiling module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Compiling module DownSample_core_core_fsm
# -- Compiling module DownSample_core_staller
# -- Compiling module DownSample_core_wait_dp
# -- Compiling module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Compiling module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Compiling module DownSample_core_Image_rsci_Image_wait_dp
# -- Compiling module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Compiling module DownSample_core_DownImage_rsci
# -- Compiling module DownSample_core_Image_rsci
# -- Compiling module DownSample_core
# -- Compiling module DownSample
# -- Compiling module go
# 
# Top level modules:
# 	go
# End time: 08:09:54 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../class_hier_design.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../class_hier_design.cpp
# Start time: 08:09:54 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 08:09:57 on Dec 16,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 08:09:57 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# 
# ../../TestBench.cpp: In member function 'int testbench::main()':
# ../../TestBench.cpp:21:17: warning: unused variable 'src' [-Wunused-variable]
#     ccs_bmpfile *src = new ccs_bmpfile(srcFilename);
#                  ^
# End time: 08:09:59 on Dec 16,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../ccs_bmpfile.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../ccs_bmpfile.cpp
# Start time: 08:09:59 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 08:09:59 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# Start time: 08:09:59 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 08:10:02 on Dec 16,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# Start time: 08:10:02 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# 
# In file included from /eda/mentor/questa/questasim/include/systemc/sc_buffer.h:32:0,
#                  from /eda/mentor/questa/questasim/include/systemc/systemc:82,
#                  from /eda/mentor/questa/questasim/include/systemc/systemc.h:211,
#                  from /eda/mentor/catapult/Mgc_home/shared/include/mc_scverify.h:159,
#                  from ./../../class_hier_design.h:9,
#                  from scverify/mc_testbench.h:28,
#                  from scverify/scverify_top.cpp:4:
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h: In instantiation of 'sc_core::sc_signal<sc_dt::sc_logic, POL>::sc_signal() [with sc_core::sc_writer_policy POL = (sc_core::sc_writer_policy)0u]':
# scverify/scverify_top.cpp:144:30:   required from here
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h:743:23: warning: 'sc_core::sc_signal<sc_dt::sc_logic>::m_posedge_event_p' will be initialized after [-Wreorder]
#      mutable sc_event* m_posedge_event_p; // positive edge event if present.
#                        ^
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h:740:23: warning:   'sc_dt::uint64 sc_core::sc_signal<sc_dt::sc_logic>::m_change_stamp' [-Wreorder]
#      sc_dt::uint64     m_change_stamp;    // delta of last event
#                        ^
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h:602:5: warning:   when initialized here [-Wreorder]
#      sc_signal()
#      ^
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/eda/mentor/catapult/Mgc_home/shared/include/mc_monitor.h, 144)
# End time: 08:10:06 on Dec 16,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 08:10:06 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 08:10:06 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 08:10:06 on Dec 16,2021
# vopt "+acc=npr" -L ./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Optimizing 16 design-units (inlining 0/16 module instances, 0/12 systemc instances):
# -- Optimizing module DownSample_core(fast)
# -- Optimizing module BLOCK_1R1W_RBW(fast)
# -- Optimizing module DownSample_core_core_fsm(fast)
# -- Optimizing module DownSample_core_Image_rsci_Image_wait_dp(fast)
# -- Optimizing module DownSample(fast)
# -- Optimizing module DownSample_core_Image_rsci(fast)
# -- Optimizing module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen(fast)
# -- Optimizing module DownSample_core_DownImage_rsci(fast)
# -- Optimizing module DownSample_core_DownImage_rsci_DownImage_wait_dp(fast)
# -- Optimizing module DownSample_core_Image_rsci_Image_wait_ctrl(fast)
# -- Optimizing module DownSample_core_DownImage_rsci_DownImage_wait_ctrl(fast)
# -- Optimizing module ccs_in_wait_v1(fast)
# -- Optimizing module ccs_out_wait_v1(fast)
# -- Optimizing module DownSample_core_wait_dp(fast)
# -- Optimizing module DownSample_core_staller(fast)
# -- Optimizing module go(fast)
# Optimized design name is scverify_top_opt
# End time: 08:10:06 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 35311
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 08:10:54 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 08:10:57 on Dec 16,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 08:10:57 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 08:10:57 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 08:10:57 on Dec 16,2021
# vopt "+acc=npr" -L ./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Incremental compilation check found no design-units have changed.
# Optimized design name is scverify_top_opt
# End time: 08:10:58 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 35907
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 08:29:12 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# 
# ../../TestBench.cpp: In member function 'int testbench::main()':
# Error: ../../TestBench.cpp(59): error: no match for 'operator=' (operand types are 'ac_channel<mti_ac::ac_int<32, false> >' and 'mti_ac::ac_intN::uint32 {aka mti_ac::ac_int<32, false>}')
#      dout_test = test;
#                ^
# In file included from ../../TestBench.cpp:2:0:
# /eda/mentor/catapult/Mgc_home/shared/include/ac_channel.h:328:15: note: candidate: ac_channel<T>& ac_channel<T>::operator=(const ac_channel<T>&) [with T = mti_ac::ac_int<32, false>]
#    ac_channel& operator=(const ac_channel< T >&);
#                ^
# /eda/mentor/catapult/Mgc_home/shared/include/ac_channel.h:328:15: note:   no known conversion for argument 1 from 'mti_ac::ac_intN::uint32 {aka mti_ac::ac_int<32, false>}' to 'const ac_channel<mti_ac::ac_int<32, false> >&'
# ** Error: (sccom-6142) Compilation failed.
# End time: 08:29:15 on Dec 16,2021, Elapsed time: 0:00:03
# Errors: 1, Warnings: 0
# make: *** [scverify/concat_sim_rtl_v_msim/TestBench.cpp.cxxts] Error 11
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 08:29:23 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# 
# ../../TestBench.cpp: In member function 'int testbench::main()':
# Error: ../../TestBench.cpp(59): error: no match for 'operator=' (operand types are 'ac_channel<mti_ac::ac_int<32, false> >' and 'mti_ac::ac_intN::uint32 {aka mti_ac::ac_int<32, false>}')
#      dout_test = test;
#                ^
# In file included from ../../TestBench.cpp:2:0:
# /eda/mentor/catapult/Mgc_home/shared/include/ac_channel.h:328:15: note: candidate: ac_channel<T>& ac_channel<T>::operator=(const ac_channel<T>&) [with T = mti_ac::ac_int<32, false>]
#    ac_channel& operator=(const ac_channel< T >&);
#                ^
# /eda/mentor/catapult/Mgc_home/shared/include/ac_channel.h:328:15: note:   no known conversion for argument 1 from 'mti_ac::ac_intN::uint32 {aka mti_ac::ac_int<32, false>}' to 'const ac_channel<mti_ac::ac_int<32, false> >&'
# ** Error: (sccom-6142) Compilation failed.
# End time: 08:29:24 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# make: *** [scverify/concat_sim_rtl_v_msim/TestBench.cpp.cxxts] Error 11
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 08:30:42 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# 
# ../../TestBench.cpp: In member function 'int testbench::main()':
# Error: ../../TestBench.cpp(59): error: no match for 'operator=' (operand types are 'ac_channel<mti_ac::ac_int<32, false> >' and 'mti_ac::ac_intN::uint32 {aka mti_ac::ac_int<32, false>}')
#      dout_test = test;
#                ^
# In file included from ../../TestBench.cpp:2:0:
# /eda/mentor/catapult/Mgc_home/shared/include/ac_channel.h:328:15: note: candidate: ac_channel<T>& ac_channel<T>::operator=(const ac_channel<T>&) [with T = mti_ac::ac_int<32, false>]
#    ac_channel& operator=(const ac_channel< T >&);
#                ^
# /eda/mentor/catapult/Mgc_home/shared/include/ac_channel.h:328:15: note:   no known conversion for argument 1 from 'mti_ac::ac_intN::uint32 {aka mti_ac::ac_int<32, false>}' to 'const ac_channel<mti_ac::ac_int<32, false> >&'
# Error: ../../TestBench.cpp(60): error: no matching function for call to 'testbench::exec_go(ac_channel<mti_ac::ac_int<32, false> >&, ac_channel<mti_ac::ac_int<8, false> >&)'
#      CCS_DESIGN(go)(dout_test,dout);
#                                   ^
# In file included from ./scverify/mc_testbench.h:29:0,
#                  from /eda/mentor/catapult/Mgc_home/shared/include/mc_scverify.h:141,
#                  from ../../class_hier_design.h:9,
#                  from ../../TestBench.cpp:3:
# ./scverify/ccs_testbench.h:50:16: note: candidate: static void testbench::exec_go(ac_channel<mti_ac::ac_int<8, false> >&, ac_channel<mti_ac::ac_int<8, false> >&)
#     static void exec_go( ac_channel<ac_int<8, false > > &in,  ac_channel<ac_int<8, false > > &out);
#                 ^
# ./scverify/ccs_testbench.h:50:16: note:   no known conversion for argument 1 from 'ac_channel<mti_ac::ac_int<32, false> >' to 'ac_channel<mti_ac::ac_int<8, false> >&'
# ** Error: (sccom-6142) Compilation failed.
# End time: 08:30:43 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# make: *** [scverify/concat_sim_rtl_v_msim/TestBench.cpp.cxxts] Error 11
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 08:31:37 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# 
# ../../TestBench.cpp: In member function 'int testbench::main()':
# Error: ../../TestBench.cpp(54): error: 'class ac_channel<mti_ac::ac_int<32, false> >' has no member named 'set_slc'
#              dout_test.set_slc(ln_out*8/75,temp);
#                        ^
# Error: ../../TestBench.cpp(59): error: no match for 'operator=' (operand types are 'ac_channel<mti_ac::ac_int<32, false> >' and 'mti_ac::ac_intN::uint32 {aka mti_ac::ac_int<32, false>}')
#      dout_test = test;
#                ^
# In file included from ../../TestBench.cpp:2:0:
# /eda/mentor/catapult/Mgc_home/shared/include/ac_channel.h:328:15: note: candidate: ac_channel<T>& ac_channel<T>::operator=(const ac_channel<T>&) [with T = mti_ac::ac_int<32, false>]
#    ac_channel& operator=(const ac_channel< T >&);
#                ^
# /eda/mentor/catapult/Mgc_home/shared/include/ac_channel.h:328:15: note:   no known conversion for argument 1 from 'mti_ac::ac_intN::uint32 {aka mti_ac::ac_int<32, false>}' to 'const ac_channel<mti_ac::ac_int<32, false> >&'
# ** Error: (sccom-6142) Compilation failed.
# End time: 08:31:39 on Dec 16,2021, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
# make: *** [scverify/concat_sim_rtl_v_msim/TestBench.cpp.cxxts] Error 11
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 08:31:48 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 08:31:49 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 08:31:49 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 08:31:50 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 08:31:50 on Dec 16,2021
# vopt "+acc=npr" -L ./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Incremental compilation check found no design-units have changed.
# Optimized design name is scverify_top_opt
# End time: 08:31:50 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 38923
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 08:39:48 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 08:39:50 on Dec 16,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 08:39:50 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 08:39:50 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 08:39:50 on Dec 16,2021
# vopt "+acc=npr" -L ./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Incremental compilation check found no design-units have changed.
# Optimized design name is scverify_top_opt
# End time: 08:39:50 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 40166
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 40631
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 08:49:05 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# 
# ../../TestBench.cpp: In member function 'int testbench::main()':
# Error: ../../TestBench.cpp(59): error: a function-definition is not allowed here before '{' token
#      void watch (ac_channel<uint32> &a, ac_channel<uint32> &b){
#                                                               ^
# Error: ../../TestBench.cpp(62): error: 'watch' was not declared in this scope
#      watch(din_test , dout_watch);
#                                 ^
# ** Error: (sccom-6142) Compilation failed.
# End time: 08:49:08 on Dec 16,2021, Elapsed time: 0:00:03
# Errors: 1, Warnings: 0
# make: *** [scverify/concat_sim_rtl_v_msim/TestBench.cpp.cxxts] Error 11
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 09:02:47 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 09:02:50 on Dec 16,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 09:02:50 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 09:02:50 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 09:02:50 on Dec 16,2021
# vopt "+acc=npr" -L ./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Incremental compilation check found no design-units have changed.
# Optimized design name is scverify_top_opt
# End time: 09:02:51 on Dec 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 44107
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 09:03:59 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 09:04:01 on Dec 16,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 09:04:01 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 09:04:01 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 09:04:01 on Dec 16,2021
# vopt "+acc=npr" -L ./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Incremental compilation check found no design-units have changed.
# Optimized design name is scverify_top_opt
# End time: 09:04:01 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 45049
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 09:05:57 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 09:05:59 on Dec 16,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 09:05:59 on Dec 16,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 09:05:59 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 09:05:59 on Dec 16,2021
# vopt "+acc=npr" -L ./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Incremental compilation check found no design-units have changed.
# Optimized design name is scverify_top_opt
# End time: 09:05:59 on Dec 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 45737
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 02:39:36 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 02:39:38 on Dec 17,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 02:39:38 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 02:39:38 on Dec 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 02:39:38 on Dec 17,2021
# vopt "+acc=npr" -L ./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Incremental compilation check found no design-units have changed.
# Optimized design name is scverify_top_opt
# End time: 02:39:38 on Dec 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 48165
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 48587
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 49140
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 02:47:41 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 02:47:43 on Dec 17,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 02:47:43 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 02:47:43 on Dec 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 02:47:43 on Dec 17,2021
# vopt "+acc=npr" -L ./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Incremental compilation check found no design-units have changed.
# Optimized design name is scverify_top_opt
# End time: 02:47:43 on Dec 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 50412
# File '$PROJECT_HOME/TestBench.cpp' saved
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 02:49:38 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 02:49:40 on Dec 17,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 02:49:40 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 02:49:40 on Dec 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 02:49:40 on Dec 17,2021
# vopt "+acc=npr" -L ./Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v3/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Incremental compilation check found no design-units have changed.
# Optimized design name is scverify_top_opt
# End time: 02:49:40 on Dec 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 51101
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
# File '$PROJECT_HOME/TestBench.cpp' saved
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# CU_DESIGN sid4 ADD {} {VERSION v4 SID sid4 BRANCH_SID sid3 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/tiger/workspace/DownSample/DownSample_v3/Catapult/ SYNTHESIS_FLOWPKG Precision UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Precision/PARAMETERS/Xilinx/PARAMETERS/KINTEX-7/PARAMETERS/-1/PARAMETERS/xc7k70tfbv676-1/PARAMETERS/mgc_Xilinx-KINTEX-7-1_beh/140 /CONFIG/PARAMETERS/Precision/PARAMETERS/Xilinx/PARAMETERS/KINTEX-7/PARAMETERS/Xilinx_RAMS/183 /CONFIG/PARAMETERS/Precision/PARAMETERS/Xilinx/PARAMETERS/KINTEX-7/PARAMETERS/Xilinx_ROMS/184 /CONFIG/PARAMETERS/Precision/PARAMETERS/amba/211 /CONFIG/PARAMETERS/Precision/PARAMETERS/Xilinx/PARAMETERS/KINTEX-7/PARAMETERS/Xilinx_FIFO/182} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name go}: Race condition
# Info: Branching solution 'go.v4' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'DownSample' Instance 'DownSample:inst' $PROJECT_HOME/class_hier_design.cpp:4
# Info: CDesignChecker Shell script written to '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v4/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go extract
# Info: Starting transformation 'assembly' on solution 'go.v4' (SOL-8)
# Info: $PROJECT_HOME/class_hier_design.cpp(36): Partition '/go/core' is found empty and is optimized away. (OPT-12)
# Info: Completed transformation 'assembly' on solution 'go.v4': elapsed time 0.25 seconds, memory usage 1780324kB, peak memory usage 1780348kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 58, Real ops = 8, Vars = 18 (SOL-21)
# Info: Starting transformation 'loops' on solution 'go.v4' (SOL-8)
# $PROJECT_HOME/class_hier_design.cpp(12): Loop '/go/DownSample/core/if:for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/class_hier_design.cpp(10): Loop '/go/DownSample/core/if:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/class_hier_design.cpp(4): Loop '/go/DownSample/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'go.v4': elapsed time 0.02 seconds, memory usage 1780324kB, peak memory usage 1780348kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 58, Real ops = 8, Vars = 18 (SOL-21)
# Info: Starting transformation 'memories' on solution 'go.v4' (SOL-8)
# $PROJECT_HOME/down_ln.h(14): Memory Resource '/go/DownSample/core/raw_ln_data.line0:rsc' (from var: raw_ln_data.line0) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 376 x 16). (MEM-4)
# Info: Completed transformation 'memories' on solution 'go.v4': elapsed time 0.91 seconds, memory usage 1780324kB, peak memory usage 1780348kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 62, Real ops = 10, Vars = 21 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'go.v4' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'go.v4': elapsed time 0.02 seconds, memory usage 1780324kB, peak memory usage 1780348kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 62, Real ops = 10, Vars = 21 (SOL-21)
# Info: Starting transformation 'architect' on solution 'go.v4' (SOL-8)
# Design 'go' contains '39' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'go.v4': elapsed time 0.10 seconds, memory usage 1780324kB, peak memory usage 1780348kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 214, Real ops = 39, Vars = 40 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'go.v4' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/go/DownSample/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/class_hier_design.cpp(12): Prescheduled LOOP '/go/DownSample/core/if:for:for' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(10): Prescheduled LOOP '/go/DownSample/core/if:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(4): Prescheduled LOOP '/go/DownSample/core/main' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(6): Prescheduled LOOP '/go/DownSample/core/raw_ln_data.line0:vinit' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(4): Prescheduled LOOP '/go/DownSample/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(4): Prescheduled SEQUENTIAL '/go/DownSample/core' (total length 1084114 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/class_hier_design.cpp(4): Initial schedule of SEQUENTIAL '/go/DownSample/core': Latency = 1083358, Area (Datapath, Register, Total) = 131.71, 0.00, 131.71 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/class_hier_design.cpp(4): Final schedule of SEQUENTIAL '/go/DownSample/core': Latency = 1083358, Area (Datapath, Register, Total) = 131.71, 0.00, 131.71 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Completed transformation 'allocate' on solution 'go.v4': elapsed time 0.17 seconds, memory usage 1780324kB, peak memory usage 1780348kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 214, Real ops = 39, Vars = 40 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'go.v4' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/go/DownSample/core' (CRAAS-1)
# Global signal 'Image:rsc.rdy' added to design 'DownSample' for component 'Image:rsci' (LIB-3)
# Global signal 'Image:rsc.vld' added to design 'DownSample' for component 'Image:rsci' (LIB-3)
# Global signal 'Image:rsc.dat' added to design 'DownSample' for component 'Image:rsci' (LIB-3)
# Info: $PROJECT_HOME/class_hier_design.cpp(14): Creating buffer for wait controller for component 'Image:rsc' (SCHD-46)
# Global signal 'DownImage:rsc.rdy' added to design 'DownSample' for component 'DownImage:rsci' (LIB-3)
# Global signal 'DownImage:rsc.vld' added to design 'DownSample' for component 'DownImage:rsci' (LIB-3)
# Global signal 'DownImage:rsc.dat' added to design 'DownSample' for component 'DownImage:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.clken' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.q' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.radr' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.we' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.d' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.wadr' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'go.v4': elapsed time 1.78 seconds, memory usage 1780324kB, peak memory usage 1780348kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 430, Real ops = 53, Vars = 182 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'go.v4' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'raw_ln_data.line0:vinit.ndx.sva' for variables 'raw_ln_data.line0:vinit.ndx.sva, raw_ln_data:static_init:else:acc.itm, if:for:ln.sva' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'go.v4': elapsed time 0.44 seconds, memory usage 1780324kB, peak memory usage 1780348kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 353, Real ops = 123, Vars = 160 (SOL-21)
# Info: Starting transformation 'instance' on solution 'go.v4' (SOL-8)
# Info: Completed transformation 'instance' on solution 'go.v4': elapsed time 0.37 seconds, memory usage 1780324kB, peak memory usage 1780348kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 355, Real ops = 107, Vars = 311 (SOL-21)
# Info: Starting transformation 'extract' on solution 'go.v4' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v4/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v4/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'rtl.vhdl.psr'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'concat_rtl.vhdl.psr'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v4/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v4/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'rtl.v.psr'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'concat_rtl.v.psr'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'go.v4': elapsed time 4.13 seconds, memory usage 1780324kB, peak memory usage 1780348kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 338, Real ops = 103, Vars = 153 (SOL-21)
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v4'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/concat_sim_rtl_v_msim'
# mkdir -p scverify/concat_sim_rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/eda/mentor/questa/questasim/bin/../modelsim.ini'
# cat "/eda/mentor/questa/questasim/bin/../modelsim.ini" >scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/concat_sim_rtl_v_msim/work'
# /eda/mentor/questa/questasim/bin/vlib scverify/concat_sim_rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/concat_sim_rtl_v_msim/work'
# /eda/mentor/questa/questasim/bin/vmap work \$SCVLIBS/scverify/concat_sim_rtl_v_msim/work
# QuestaSim-64 vmap 10.7g Lib Mapping Utility 2020.08 Aug  1 2020
# vmap work $SCVLIBS/scverify/concat_sim_rtl_v_msim/work 
# Modifying scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /eda/mentor/catapult/Mgc_home/bin/tclsh8.5 /eda/mentor/catapult/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/go.v4/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./Catapult/go.v4/.dut_inst_info.tcl ./Catapult/go.v4/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/go.v4/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./Catapult/go.v4/.dut_inst_info.tcl ./Catapult/go.v4/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: concat_sim_rtl.v
# /eda/mentor/questa/questasim/bin/vlog -work work     concat_sim_rtl.v
# QuestaSim-64 vlog 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 02:56:04 on Dec 17,2021
# vlog -work work concat_sim_rtl.v 
# -- Compiling module ccs_in_wait_v1
# -- Compiling module ccs_out_wait_v1
# -- Compiling module BLOCK_1R1W_RBW
# -- Compiling module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Compiling module DownSample_core_core_fsm
# -- Compiling module DownSample_core_staller
# -- Compiling module DownSample_core_wait_dp
# -- Compiling module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Compiling module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Compiling module DownSample_core_Image_rsci_Image_wait_dp
# -- Compiling module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Compiling module DownSample_core_DownImage_rsci
# -- Compiling module DownSample_core_Image_rsci
# -- Compiling module DownSample_core
# -- Compiling module DownSample
# -- Compiling module go
# 
# Top level modules:
# 	go
# End time: 02:56:04 on Dec 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../class_hier_design.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../class_hier_design.cpp
# Start time: 02:56:04 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 02:56:06 on Dec 17,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 02:56:06 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 02:56:07 on Dec 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../ccs_bmpfile.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../ccs_bmpfile.cpp
# Start time: 02:56:07 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 02:56:07 on Dec 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# Start time: 02:56:07 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 02:56:09 on Dec 17,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# Start time: 02:56:09 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# 
# In file included from /eda/mentor/questa/questasim/include/systemc/sc_buffer.h:32:0,
#                  from /eda/mentor/questa/questasim/include/systemc/systemc:82,
#                  from /eda/mentor/questa/questasim/include/systemc/systemc.h:211,
#                  from /eda/mentor/catapult/Mgc_home/shared/include/mc_scverify.h:159,
#                  from ./../../class_hier_design.h:9,
#                  from scverify/mc_testbench.h:28,
#                  from scverify/scverify_top.cpp:4:
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h: In instantiation of 'sc_core::sc_signal<sc_dt::sc_logic, POL>::sc_signal() [with sc_core::sc_writer_policy POL = (sc_core::sc_writer_policy)0u]':
# scverify/scverify_top.cpp:144:30:   required from here
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h:743:23: warning: 'sc_core::sc_signal<sc_dt::sc_logic>::m_posedge_event_p' will be initialized after [-Wreorder]
#      mutable sc_event* m_posedge_event_p; // positive edge event if present.
#                        ^
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h:740:23: warning:   'sc_dt::uint64 sc_core::sc_signal<sc_dt::sc_logic>::m_change_stamp' [-Wreorder]
#      sc_dt::uint64     m_change_stamp;    // delta of last event
#                        ^
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h:602:5: warning:   when initialized here [-Wreorder]
#      sc_signal()
#      ^
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/eda/mentor/catapult/Mgc_home/shared/include/mc_monitor.h, 144)
# End time: 02:56:12 on Dec 17,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 02:56:12 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 02:56:12 on Dec 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v4/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 02:56:12 on Dec 17,2021
# vopt "+acc=npr" -L ./Catapult/go.v4/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v4/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v4/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '20 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Optimizing 16 design-units (inlining 0/16 module instances, 0/12 systemc instances):
# -- Optimizing module DownSample_core(fast)
# -- Optimizing module BLOCK_1R1W_RBW(fast)
# -- Optimizing module DownSample_core_core_fsm(fast)
# -- Optimizing module DownSample_core_Image_rsci_Image_wait_dp(fast)
# -- Optimizing module DownSample(fast)
# -- Optimizing module DownSample_core_Image_rsci(fast)
# -- Optimizing module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen(fast)
# -- Optimizing module DownSample_core_DownImage_rsci(fast)
# -- Optimizing module DownSample_core_DownImage_rsci_DownImage_wait_dp(fast)
# -- Optimizing module DownSample_core_Image_rsci_Image_wait_ctrl(fast)
# -- Optimizing module DownSample_core_DownImage_rsci_DownImage_wait_ctrl(fast)
# -- Optimizing module ccs_in_wait_v1(fast)
# -- Optimizing module ccs_out_wait_v1(fast)
# -- Optimizing module DownSample_core_wait_dp(fast)
# -- Optimizing module DownSample_core_staller(fast)
# -- Optimizing module go(fast)
# Optimized design name is scverify_top_opt
# End time: 02:56:12 on Dec 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 52692
go assembly
directive set /go/DownSample/core/if:for -PIPELINE_INIT_INTERVAL 1
# Info: Branching solution 'go.v5' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'DownSample' Instance 'DownSample:inst' $PROJECT_HOME/class_hier_design.cpp:4
# Info: CDesignChecker Shell script written to '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v5/CDesignChecker/design_checker.sh'
# /go/DownSample/core/if:for/PIPELINE_INIT_INTERVAL 1
directive set /go/DownSample/core/if:for:for -PIPELINE_INIT_INTERVAL 1
# /go/DownSample/core/if:for:for/PIPELINE_INIT_INTERVAL 1
go allocate
# Info: Starting transformation 'loops' on solution 'go.v5' (SOL-8)
# $PROJECT_HOME/class_hier_design.cpp(12): Loop '/go/DownSample/core/if:for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/class_hier_design.cpp(10): Loop '/go/DownSample/core/if:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/class_hier_design.cpp(4): Loop '/go/DownSample/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'go.v5': elapsed time 0.05 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 58, Real ops = 8, Vars = 18 (SOL-21)
# Info: Starting transformation 'memories' on solution 'go.v5' (SOL-8)
# $PROJECT_HOME/down_ln.h(14): Memory Resource '/go/DownSample/core/raw_ln_data.line0:rsc' (from var: raw_ln_data.line0) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 376 x 16). (MEM-4)
# Info: Completed transformation 'memories' on solution 'go.v5': elapsed time 1.14 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 62, Real ops = 10, Vars = 21 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'go.v5' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'go.v5': elapsed time 0.03 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 62, Real ops = 10, Vars = 21 (SOL-21)
# Info: Starting transformation 'architect' on solution 'go.v5' (SOL-8)
# Design 'go' contains '64' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'go.v5': elapsed time 1.22 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 265, Real ops = 64, Vars = 61 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'go.v5' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/go/DownSample/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/class_hier_design.cpp(10): Prescheduled LOOP '/go/DownSample/core/if:for' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(4): Prescheduled LOOP '/go/DownSample/core/main' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(6): Prescheduled LOOP '/go/DownSample/core/raw_ln_data.line0:vinit' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(4): Prescheduled LOOP '/go/DownSample/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(4): Prescheduled SEQUENTIAL '/go/DownSample/core' (total length 722674 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/class_hier_design.cpp(4): Initial schedule of SEQUENTIAL '/go/DownSample/core': Latency = 360960, Area (Datapath, Register, Total) = 281.71, 0.00, 281.71 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/class_hier_design.cpp(4): Final schedule of SEQUENTIAL '/go/DownSample/core': Latency = 360960, Area (Datapath, Register, Total) = 281.71, 0.00, 281.71 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Completed transformation 'allocate' on solution 'go.v5': elapsed time 0.23 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 265, Real ops = 64, Vars = 61 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'go.v5' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/go/DownSample/core' (CRAAS-1)
# Global signal 'Image:rsc.rdy' added to design 'DownSample' for component 'Image:rsci' (LIB-3)
# Global signal 'Image:rsc.vld' added to design 'DownSample' for component 'Image:rsci' (LIB-3)
# Global signal 'Image:rsc.dat' added to design 'DownSample' for component 'Image:rsci' (LIB-3)
# Info: $PROJECT_HOME/class_hier_design.cpp(14): Creating buffer for wait controller for component 'Image:rsc' (SCHD-46)
# Global signal 'DownImage:rsc.rdy' added to design 'DownSample' for component 'DownImage:rsci' (LIB-3)
# Global signal 'DownImage:rsc.vld' added to design 'DownSample' for component 'DownImage:rsci' (LIB-3)
# Global signal 'DownImage:rsc.dat' added to design 'DownSample' for component 'DownImage:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.clken' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.q' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.radr' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.we' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.d' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.wadr' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Info: $PROJECT_HOME/class_hier_design.cpp(10): Loop '/go/DownSample/core/if:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'go.v5': elapsed time 3.38 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 450, Real ops = 75, Vars = 227 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'go.v5' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'go.v5': elapsed time 0.82 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 499, Real ops = 252, Vars = 197 (SOL-21)
# Info: Starting transformation 'instance' on solution 'go.v5' (SOL-8)
# Info: Completed transformation 'instance' on solution 'go.v5': elapsed time 0.51 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 444, Real ops = 199, Vars = 409 (SOL-21)
# Info: Starting transformation 'extract' on solution 'go.v5' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v5/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v5/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'rtl.vhdl.psr'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'concat_rtl.vhdl.psr'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v5/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v5/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'rtl.v.psr'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'concat_rtl.v.psr'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'go.v5': elapsed time 4.57 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 440, Real ops = 196, Vars = 187 (SOL-21)
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v5'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/concat_sim_rtl_v_msim'
# mkdir -p scverify/concat_sim_rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/eda/mentor/questa/questasim/bin/../modelsim.ini'
# cat "/eda/mentor/questa/questasim/bin/../modelsim.ini" >scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/concat_sim_rtl_v_msim/work'
# /eda/mentor/questa/questasim/bin/vlib scverify/concat_sim_rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/concat_sim_rtl_v_msim/work'
# /eda/mentor/questa/questasim/bin/vmap work \$SCVLIBS/scverify/concat_sim_rtl_v_msim/work
# QuestaSim-64 vmap 10.7g Lib Mapping Utility 2020.08 Aug  1 2020
# vmap work $SCVLIBS/scverify/concat_sim_rtl_v_msim/work 
# Modifying scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /eda/mentor/catapult/Mgc_home/bin/tclsh8.5 /eda/mentor/catapult/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/go.v5/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./Catapult/go.v5/.dut_inst_info.tcl ./Catapult/go.v5/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/go.v5/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./Catapult/go.v5/.dut_inst_info.tcl ./Catapult/go.v5/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: concat_sim_rtl.v
# /eda/mentor/questa/questasim/bin/vlog -work work     concat_sim_rtl.v
# QuestaSim-64 vlog 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 04:27:34 on Dec 17,2021
# vlog -work work concat_sim_rtl.v 
# -- Compiling module ccs_in_wait_v1
# -- Compiling module ccs_out_wait_v1
# -- Compiling module BLOCK_1R1W_RBW
# -- Compiling module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Compiling module DownSample_core_core_fsm
# -- Compiling module DownSample_core_staller
# -- Compiling module DownSample_core_wait_dp
# -- Compiling module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Compiling module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Compiling module DownSample_core_Image_rsci_Image_wait_dp
# -- Compiling module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Compiling module DownSample_core_DownImage_rsci
# -- Compiling module DownSample_core_Image_rsci
# -- Compiling module DownSample_core
# -- Compiling module DownSample
# -- Compiling module go
# 
# Top level modules:
# 	go
# End time: 04:27:35 on Dec 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../class_hier_design.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../class_hier_design.cpp
# Start time: 04:27:35 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 04:27:39 on Dec 17,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 04:27:39 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 04:27:41 on Dec 17,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../ccs_bmpfile.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../ccs_bmpfile.cpp
# Start time: 04:27:41 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 04:27:41 on Dec 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# Start time: 04:27:41 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 04:27:43 on Dec 17,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# Start time: 04:27:43 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# 
# In file included from /eda/mentor/questa/questasim/include/systemc/sc_buffer.h:32:0,
#                  from /eda/mentor/questa/questasim/include/systemc/systemc:82,
#                  from /eda/mentor/questa/questasim/include/systemc/systemc.h:211,
#                  from /eda/mentor/catapult/Mgc_home/shared/include/mc_scverify.h:159,
#                  from ./../../class_hier_design.h:9,
#                  from scverify/mc_testbench.h:28,
#                  from scverify/scverify_top.cpp:4:
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h: In instantiation of 'sc_core::sc_signal<sc_dt::sc_logic, POL>::sc_signal() [with sc_core::sc_writer_policy POL = (sc_core::sc_writer_policy)0u]':
# scverify/scverify_top.cpp:144:30:   required from here
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h:743:23: warning: 'sc_core::sc_signal<sc_dt::sc_logic>::m_posedge_event_p' will be initialized after [-Wreorder]
#      mutable sc_event* m_posedge_event_p; // positive edge event if present.
#                        ^
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h:740:23: warning:   'sc_dt::uint64 sc_core::sc_signal<sc_dt::sc_logic>::m_change_stamp' [-Wreorder]
#      sc_dt::uint64     m_change_stamp;    // delta of last event
#                        ^
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h:602:5: warning:   when initialized here [-Wreorder]
#      sc_signal()
#      ^
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/eda/mentor/catapult/Mgc_home/shared/include/mc_monitor.h, 144)
# End time: 04:27:46 on Dec 17,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 04:27:46 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 04:27:47 on Dec 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v5/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 04:27:47 on Dec 17,2021
# vopt "+acc=npr" -L ./Catapult/go.v5/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v5/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v5/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '20 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Optimizing 16 design-units (inlining 0/16 module instances, 0/12 systemc instances):
# -- Optimizing module DownSample_core(fast)
# -- Optimizing module BLOCK_1R1W_RBW(fast)
# -- Optimizing module DownSample_core_core_fsm(fast)
# -- Optimizing module DownSample_core_Image_rsci_Image_wait_dp(fast)
# -- Optimizing module DownSample(fast)
# -- Optimizing module DownSample_core_Image_rsci(fast)
# -- Optimizing module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen(fast)
# -- Optimizing module DownSample_core_DownImage_rsci(fast)
# -- Optimizing module DownSample_core_DownImage_rsci_DownImage_wait_dp(fast)
# -- Optimizing module DownSample_core_Image_rsci_Image_wait_ctrl(fast)
# -- Optimizing module DownSample_core_DownImage_rsci_DownImage_wait_ctrl(fast)
# -- Optimizing module ccs_in_wait_v1(fast)
# -- Optimizing module ccs_out_wait_v1(fast)
# -- Optimizing module DownSample_core_wait_dp(fast)
# -- Optimizing module DownSample_core_staller(fast)
# -- Optimizing module go(fast)
# Optimized design name is scverify_top_opt
# End time: 04:27:48 on Dec 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 63283
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v5'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: Nothing to be done for `build'.
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 63872
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# CU_DESIGN sid6 ADD {} {VERSION v6 SID sid6 BRANCH_SID sid5 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/tiger/workspace/DownSample/DownSample_v3/Catapult/ SYNTHESIS_FLOWPKG Precision UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Precision/PARAMETERS/Xilinx/PARAMETERS/KINTEX-7/PARAMETERS/-1/PARAMETERS/xc7k70tfbv676-1/PARAMETERS/mgc_Xilinx-KINTEX-7-1_beh/140 /CONFIG/PARAMETERS/Precision/PARAMETERS/Xilinx/PARAMETERS/KINTEX-7/PARAMETERS/Xilinx_RAMS/183 /CONFIG/PARAMETERS/Precision/PARAMETERS/Xilinx/PARAMETERS/KINTEX-7/PARAMETERS/Xilinx_ROMS/184 /CONFIG/PARAMETERS/Precision/PARAMETERS/amba/211 /CONFIG/PARAMETERS/Precision/PARAMETERS/Xilinx/PARAMETERS/KINTEX-7/PARAMETERS/Xilinx_FIFO/182} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name go}: Race condition
# Info: Branching solution 'go.v6' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'DownSample' Instance 'DownSample:inst' $PROJECT_HOME/class_hier_design.cpp:4
# Info: CDesignChecker Shell script written to '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v6/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go extract
# Info: Starting transformation 'assembly' on solution 'go.v6' (SOL-8)
# Info: $PROJECT_HOME/class_hier_design.cpp(36): Partition '/go/core' is found empty and is optimized away. (OPT-12)
# Info: Completed transformation 'assembly' on solution 'go.v6': elapsed time 0.31 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 58, Real ops = 8, Vars = 18 (SOL-21)
# Info: Starting transformation 'loops' on solution 'go.v6' (SOL-8)
# $PROJECT_HOME/class_hier_design.cpp(12): Loop '/go/DownSample/core/if:for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/class_hier_design.cpp(10): Loop '/go/DownSample/core/if:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/class_hier_design.cpp(4): Loop '/go/DownSample/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'go.v6': elapsed time 0.02 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 58, Real ops = 8, Vars = 18 (SOL-21)
# Info: Starting transformation 'memories' on solution 'go.v6' (SOL-8)
# $PROJECT_HOME/down_ln.h(14): Memory Resource '/go/DownSample/core/raw_ln_data.line0:rsc' (from var: raw_ln_data.line0) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 376 x 16). (MEM-4)
# Info: Completed transformation 'memories' on solution 'go.v6': elapsed time 0.89 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 62, Real ops = 10, Vars = 21 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'go.v6' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'go.v6': elapsed time 0.03 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 62, Real ops = 10, Vars = 21 (SOL-21)
# Info: Starting transformation 'architect' on solution 'go.v6' (SOL-8)
# Design 'go' contains '64' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'go.v6': elapsed time 1.17 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 265, Real ops = 64, Vars = 61 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'go.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/go/DownSample/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/class_hier_design.cpp(10): Prescheduled LOOP '/go/DownSample/core/if:for' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(4): Prescheduled LOOP '/go/DownSample/core/main' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(6): Prescheduled LOOP '/go/DownSample/core/raw_ln_data.line0:vinit' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(4): Prescheduled LOOP '/go/DownSample/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(4): Prescheduled SEQUENTIAL '/go/DownSample/core' (total length 722674 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/class_hier_design.cpp(4): Initial schedule of SEQUENTIAL '/go/DownSample/core': Latency = 360960, Area (Datapath, Register, Total) = 281.71, 0.00, 281.71 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/class_hier_design.cpp(4): Final schedule of SEQUENTIAL '/go/DownSample/core': Latency = 360960, Area (Datapath, Register, Total) = 281.71, 0.00, 281.71 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Completed transformation 'allocate' on solution 'go.v6': elapsed time 0.21 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 265, Real ops = 64, Vars = 61 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'go.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/go/DownSample/core' (CRAAS-1)
# Global signal 'Image:rsc.rdy' added to design 'DownSample' for component 'Image:rsci' (LIB-3)
# Global signal 'Image:rsc.vld' added to design 'DownSample' for component 'Image:rsci' (LIB-3)
# Global signal 'Image:rsc.dat' added to design 'DownSample' for component 'Image:rsci' (LIB-3)
# Info: $PROJECT_HOME/class_hier_design.cpp(14): Creating buffer for wait controller for component 'Image:rsc' (SCHD-46)
# Global signal 'DownImage:rsc.rdy' added to design 'DownSample' for component 'DownImage:rsci' (LIB-3)
# Global signal 'DownImage:rsc.vld' added to design 'DownSample' for component 'DownImage:rsci' (LIB-3)
# Global signal 'DownImage:rsc.dat' added to design 'DownSample' for component 'DownImage:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.clken' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.q' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.radr' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.we' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.d' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.wadr' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Info: $PROJECT_HOME/class_hier_design.cpp(10): Loop '/go/DownSample/core/if:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'go.v6': elapsed time 3.05 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 450, Real ops = 75, Vars = 227 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'go.v6' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'raw_ln_data.rd_data(1).lpi#2.dfm#2' for variables 'raw_ln_data.rd_data(1).lpi#2.dfm#2, raw_ln_data.rd_data(1).sva, raw_ln_data.wr_buffer(7:0).pc0.sva' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'go.v6': elapsed time 0.76 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 504, Real ops = 253, Vars = 197 (SOL-21)
# Info: Starting transformation 'instance' on solution 'go.v6' (SOL-8)
# Info: Completed transformation 'instance' on solution 'go.v6': elapsed time 0.56 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 474, Real ops = 218, Vars = 439 (SOL-21)
# Info: Starting transformation 'extract' on solution 'go.v6' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v6/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v6/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'rtl.vhdl.psr'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'concat_rtl.vhdl.psr'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v6/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v6/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'rtl.v.psr'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'concat_rtl.v.psr'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'go.v6': elapsed time 4.40 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 474, Real ops = 218, Vars = 198 (SOL-21)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# CU_DESIGN sid7 ADD {} {VERSION v7 SID sid7 BRANCH_SID sid6 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/tiger/workspace/DownSample/DownSample_v3/Catapult/ SYNTHESIS_FLOWPKG Precision UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Precision/PARAMETERS/Xilinx/PARAMETERS/KINTEX-7/PARAMETERS/-1/PARAMETERS/xc7k70tfbv676-1/PARAMETERS/mgc_Xilinx-KINTEX-7-1_beh/140 /CONFIG/PARAMETERS/Precision/PARAMETERS/Xilinx/PARAMETERS/KINTEX-7/PARAMETERS/Xilinx_RAMS/183 /CONFIG/PARAMETERS/Precision/PARAMETERS/Xilinx/PARAMETERS/KINTEX-7/PARAMETERS/Xilinx_ROMS/184 /CONFIG/PARAMETERS/Precision/PARAMETERS/amba/211 /CONFIG/PARAMETERS/Precision/PARAMETERS/Xilinx/PARAMETERS/KINTEX-7/PARAMETERS/Xilinx_FIFO/182} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name go}: Race condition
# Info: Branching solution 'go.v7' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'DownSample' Instance 'DownSample:inst' $PROJECT_HOME/class_hier_design.cpp:4
# Info: CDesignChecker Shell script written to '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v7/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5.0 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND async -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5.0 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND async -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'go.v7' (SOL-8)
# Info: $PROJECT_HOME/class_hier_design.cpp(36): Partition '/go/core' is found empty and is optimized away. (OPT-12)
# Info: Completed transformation 'assembly' on solution 'go.v7': elapsed time 0.23 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 58, Real ops = 8, Vars = 18 (SOL-21)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5.0 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND async -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# CU_DESIGN sid8 ADD {} {VERSION v8 SID sid8 BRANCH_SID sid7 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/tiger/workspace/DownSample/DownSample_v3/Catapult/ SYNTHESIS_FLOWPKG Precision UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Precision/PARAMETERS/Xilinx/PARAMETERS/KINTEX-7/PARAMETERS/-1/PARAMETERS/xc7k70tfbv676-1/PARAMETERS/mgc_Xilinx-KINTEX-7-1_beh/140 /CONFIG/PARAMETERS/Precision/PARAMETERS/Xilinx/PARAMETERS/KINTEX-7/PARAMETERS/Xilinx_RAMS/183 /CONFIG/PARAMETERS/Precision/PARAMETERS/Xilinx/PARAMETERS/KINTEX-7/PARAMETERS/Xilinx_ROMS/184 /CONFIG/PARAMETERS/Precision/PARAMETERS/amba/211 /CONFIG/PARAMETERS/Precision/PARAMETERS/Xilinx/PARAMETERS/KINTEX-7/PARAMETERS/Xilinx_FIFO/182} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name go}: Race condition
# Info: Branching solution 'go.v8' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'DownSample' Instance 'DownSample:inst' $PROJECT_HOME/class_hier_design.cpp:4
# Info: CDesignChecker Shell script written to '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v8/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5.0 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND async -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5.0 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND async -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5.0 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND async -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'go.v8' (SOL-8)
# Info: $PROJECT_HOME/class_hier_design.cpp(36): Partition '/go/core' is found empty and is optimized away. (OPT-12)
# Info: Completed transformation 'assembly' on solution 'go.v8': elapsed time 0.25 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 58, Real ops = 8, Vars = 18 (SOL-21)
go allocate
# Info: Starting transformation 'loops' on solution 'go.v8' (SOL-8)
# $PROJECT_HOME/class_hier_design.cpp(12): Loop '/go/DownSample/core/if:for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/class_hier_design.cpp(10): Loop '/go/DownSample/core/if:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/class_hier_design.cpp(4): Loop '/go/DownSample/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'go.v8': elapsed time 0.04 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 58, Real ops = 8, Vars = 18 (SOL-21)
# Info: Starting transformation 'memories' on solution 'go.v8' (SOL-8)
# $PROJECT_HOME/down_ln.h(14): Memory Resource '/go/DownSample/core/raw_ln_data.line0:rsc' (from var: raw_ln_data.line0) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 376 x 16). (MEM-4)
# Info: Completed transformation 'memories' on solution 'go.v8': elapsed time 0.57 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 62, Real ops = 10, Vars = 21 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'go.v8' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'go.v8': elapsed time 0.03 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 62, Real ops = 10, Vars = 21 (SOL-21)
# Info: Starting transformation 'architect' on solution 'go.v8' (SOL-8)
# Design 'go' contains '64' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'go.v8': elapsed time 1.14 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 265, Real ops = 64, Vars = 61 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'go.v8' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/go/DownSample/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/class_hier_design.cpp(10): Prescheduled LOOP '/go/DownSample/core/if:for' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(4): Prescheduled LOOP '/go/DownSample/core/main' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(6): Prescheduled LOOP '/go/DownSample/core/raw_ln_data.line0:vinit' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(4): Prescheduled LOOP '/go/DownSample/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/class_hier_design.cpp(4): Prescheduled SEQUENTIAL '/go/DownSample/core' (total length 722674 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/class_hier_design.cpp(4): Initial schedule of SEQUENTIAL '/go/DownSample/core': Latency = 360960, Area (Datapath, Register, Total) = 281.71, 0.00, 281.71 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/class_hier_design.cpp(4): Final schedule of SEQUENTIAL '/go/DownSample/core': Latency = 360960, Area (Datapath, Register, Total) = 281.71, 0.00, 281.71 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Completed transformation 'allocate' on solution 'go.v8': elapsed time 0.19 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 265, Real ops = 64, Vars = 61 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'go.v8' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/go/DownSample/core' (CRAAS-1)
# Global signal 'Image:rsc.rdy' added to design 'DownSample' for component 'Image:rsci' (LIB-3)
# Global signal 'Image:rsc.vld' added to design 'DownSample' for component 'Image:rsci' (LIB-3)
# Global signal 'Image:rsc.dat' added to design 'DownSample' for component 'Image:rsci' (LIB-3)
# Info: $PROJECT_HOME/class_hier_design.cpp(14): Creating buffer for wait controller for component 'Image:rsc' (SCHD-46)
# Global signal 'DownImage:rsc.rdy' added to design 'DownSample' for component 'DownImage:rsci' (LIB-3)
# Global signal 'DownImage:rsc.vld' added to design 'DownSample' for component 'DownImage:rsci' (LIB-3)
# Global signal 'DownImage:rsc.dat' added to design 'DownSample' for component 'DownImage:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.clken' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.q' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.radr' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.we' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.d' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Global signal 'raw_ln_data.line0:rsc.wadr' added to design 'DownSample' for component 'raw_ln_data.line0:rsci' (LIB-3)
# Info: $PROJECT_HOME/class_hier_design.cpp(10): Loop '/go/DownSample/core/if:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'go.v8': elapsed time 2.83 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 450, Real ops = 75, Vars = 227 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'go.v8' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'raw_ln_data.rd_data(1).lpi#2.dfm#2' for variables 'raw_ln_data.rd_data(1).lpi#2.dfm#2, raw_ln_data.rd_data(1).sva, raw_ln_data.wr_buffer(7:0).pc0.sva' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'go.v8': elapsed time 0.81 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 505, Real ops = 254, Vars = 197 (SOL-21)
# Info: Starting transformation 'instance' on solution 'go.v8' (SOL-8)
# Info: Completed transformation 'instance' on solution 'go.v8': elapsed time 0.69 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 475, Real ops = 219, Vars = 439 (SOL-21)
# Info: Starting transformation 'extract' on solution 'go.v8' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v8/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v8/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'rtl.vhdl.psr'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'concat_rtl.vhdl.psr'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v8/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /eda/mentor/catapult/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v8/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'rtl.v.psr'
# Warning: Could not find Precision techlib file '$PRECISION_HOME/pkgs/psr/techlibs/xck7.ini'
# Warning: No matching part found
# Synthesis script written to file 'concat_rtl.v.psr'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'go.v8': elapsed time 4.40 seconds, memory usage 1780536kB, peak memory usage 1780536kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 475, Real ops = 219, Vars = 198 (SOL-21)
flow run /SCVerify/launch_make ./scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui'
# Make utility invoked from '/home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v8'
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/concat_sim_rtl_v_msim'
# mkdir -p scverify/concat_sim_rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/eda/mentor/questa/questasim/bin/../modelsim.ini'
# cat "/eda/mentor/questa/questasim/bin/../modelsim.ini" >scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/concat_sim_rtl_v_msim/work'
# /eda/mentor/questa/questasim/bin/vlib scverify/concat_sim_rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/concat_sim_rtl_v_msim/work'
# /eda/mentor/questa/questasim/bin/vmap work \$SCVLIBS/scverify/concat_sim_rtl_v_msim/work
# QuestaSim-64 vmap 10.7g Lib Mapping Utility 2020.08 Aug  1 2020
# vmap work $SCVLIBS/scverify/concat_sim_rtl_v_msim/work 
# Modifying scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /eda/mentor/catapult/Mgc_home/bin/tclsh8.5 /eda/mentor/catapult/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/go.v8/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./Catapult/go.v8/.dut_inst_info.tcl ./Catapult/go.v8/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/go.v8/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./Catapult/go.v8/.dut_inst_info.tcl ./Catapult/go.v8/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: concat_sim_rtl.v
# /eda/mentor/questa/questasim/bin/vlog -work work     concat_sim_rtl.v
# QuestaSim-64 vlog 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 04:38:02 on Dec 17,2021
# vlog -work work concat_sim_rtl.v 
# -- Compiling module ccs_in_wait_v1
# -- Compiling module ccs_out_wait_v1
# -- Compiling module BLOCK_1R1W_RBW
# -- Compiling module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Compiling module DownSample_core_core_fsm
# -- Compiling module DownSample_core_staller
# -- Compiling module DownSample_core_wait_dp
# -- Compiling module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Compiling module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Compiling module DownSample_core_Image_rsci_Image_wait_dp
# -- Compiling module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Compiling module DownSample_core_DownImage_rsci
# -- Compiling module DownSample_core_Image_rsci
# -- Compiling module DownSample_core
# -- Compiling module DownSample
# -- Compiling module go
# 
# Top level modules:
# 	go
# End time: 04:38:02 on Dec 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../class_hier_design.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../class_hier_design.cpp
# Start time: 04:38:02 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 04:38:05 on Dec 17,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../TestBench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../TestBench.cpp
# Start time: 04:38:05 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 04:38:06 on Dec 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../ccs_bmpfile.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../ccs_bmpfile.cpp
# Start time: 04:38:06 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 04:38:06 on Dec 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# Start time: 04:38:06 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 04:38:08 on Dec 17,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /eda/mentor/questa/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=go -DCCS_DESIGN_FUNC_go -DCCS_DESIGN_TOP_go -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/eda/mentor/catapult/Mgc_home/shared/include -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/src -I/eda/mentor/catapult/Mgc_home/pkgs/siflibs -I/eda/mentor/catapult/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# Start time: 04:38:08 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# 
# In file included from /eda/mentor/questa/questasim/include/systemc/sc_buffer.h:32:0,
#                  from /eda/mentor/questa/questasim/include/systemc/systemc:82,
#                  from /eda/mentor/questa/questasim/include/systemc/systemc.h:211,
#                  from /eda/mentor/catapult/Mgc_home/shared/include/mc_scverify.h:159,
#                  from ./../../class_hier_design.h:9,
#                  from scverify/mc_testbench.h:28,
#                  from scverify/scverify_top.cpp:4:
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h: In instantiation of 'sc_core::sc_signal<sc_dt::sc_logic, POL>::sc_signal() [with sc_core::sc_writer_policy POL = (sc_core::sc_writer_policy)0u]':
# scverify/scverify_top.cpp:144:30:   required from here
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h:743:23: warning: 'sc_core::sc_signal<sc_dt::sc_logic>::m_posedge_event_p' will be initialized after [-Wreorder]
#      mutable sc_event* m_posedge_event_p; // positive edge event if present.
#                        ^
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h:740:23: warning:   'sc_dt::uint64 sc_core::sc_signal<sc_dt::sc_logic>::m_change_stamp' [-Wreorder]
#      sc_dt::uint64     m_change_stamp;    // delta of last event
#                        ^
# /eda/mentor/questa/questasim/include/systemc/sc_signal.h:602:5: warning:   when initialized here [-Wreorder]
#      sc_signal()
#      ^
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/eda/mentor/catapult/Mgc_home/shared/include/mc_monitor.h, 144)
# End time: 04:38:11 on Dec 17,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
# ============================================
# Linking executable
# /eda/mentor/questa/questasim/bin/sccom -link     
# sccom -link 
# Start time: 04:38:11 on Dec 17,2021
# 
# QuestaSim-64 sccom 10.7g compiler 2020.08 Aug  1 2020
# End time: 04:38:12 on Dec 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; "/eda/mentor/questa/questasim/bin/vopt" +acc=npr     -L "./Catapult/go.v8/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 10.7g Compiler 2020.08 Aug  1 2020
# Start time: 04:38:12 on Dec 17,2021
# vopt "+acc=npr" -L ./Catapult/go.v8/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v8/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/tiger/workspace/DownSample/DownSample_v3/Catapult/go.v8/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module go
# -- Loading module DownSample
# -- Loading module BLOCK_1R1W_RBW
# -- Loading module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen
# -- Loading module DownSample_core
# -- Loading module DownSample_core_Image_rsci
# -- Loading module ccs_in_wait_v1
# -- Loading module DownSample_core_Image_rsci_Image_wait_ctrl
# -- Loading module DownSample_core_Image_rsci_Image_wait_dp
# -- Loading module DownSample_core_DownImage_rsci
# -- Loading module ccs_out_wait_v1
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_ctrl
# -- Loading module DownSample_core_DownImage_rsci_DownImage_wait_dp
# -- Loading module DownSample_core_wait_dp
# -- Loading module DownSample_core_staller
# -- Loading module DownSample_core_core_fsm
# Optimizing 16 design-units (inlining 0/16 module instances, 0/12 systemc instances):
# -- Optimizing module DownSample_core(fast)
# -- Optimizing module BLOCK_1R1W_RBW(fast)
# -- Optimizing module DownSample_core_core_fsm(fast)
# -- Optimizing module DownSample_core_Image_rsci_Image_wait_dp(fast)
# -- Optimizing module DownSample(fast)
# -- Optimizing module DownSample_core_Image_rsci(fast)
# -- Optimizing module DownSample_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_3_9_16_376_376_16_1_gen(fast)
# -- Optimizing module DownSample_core_DownImage_rsci(fast)
# -- Optimizing module DownSample_core_DownImage_rsci_DownImage_wait_dp(fast)
# -- Optimizing module DownSample_core_Image_rsci_Image_wait_ctrl(fast)
# -- Optimizing module DownSample_core_DownImage_rsci_DownImage_wait_ctrl(fast)
# -- Optimizing module ccs_in_wait_v1(fast)
# -- Optimizing module ccs_out_wait_v1(fast)
# -- Optimizing module DownSample_core_wait_dp(fast)
# -- Optimizing module DownSample_core_staller(fast)
# -- Optimizing module go(fast)
# Optimized design name is scverify_top_opt
# End time: 04:38:12 on Dec 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /eda/mentor/catapult/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
# 66034
quit
# Saving project file '/home/tiger/workspace/DownSample/DownSample_v3/Catapult.ccs'. (PRJ-5)
// Finish time Fri Dec 17 20:13:30 2021, time elapsed 36:49:47, peak memory 1.70GB, exit status 0
